#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001ff2f7c61e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ff2f1e2420 .scope package, "ternary_pkg" "ternary_pkg" 3 5;
 .timescale 0 0;
P_000001ff2f1e25b0 .param/l "TRIT27_ZERO" 1 3 156, C4<000000000000000000000000000000000000000000000000000000>;
P_000001ff2f1e25e8 .param/l "TRIT2_ZERO" 1 3 143, C4<0000>;
P_000001ff2f1e2620 .param/l "TRIT8_ONE" 1 3 146, C4<0000000000000001>;
P_000001ff2f1e2658 .param/l "TRIT8_TWO" 1 3 152, C4<0000000000000110>;
P_000001ff2f1e2690 .param/l "TRIT8_ZERO" 1 3 137, C4<0000000000000000>;
P_000001ff2f1e26c8 .param/l "TRIT9_ZERO" 1 3 140, C4<000000000000000000>;
enum000001ff2f26b9a0 .enum4 (2)
   "T_ZERO" 2'b00,
   "T_POS_ONE" 2'b01,
   "T_NEG_ONE" 2'b10,
   "T_INVALID" 2'b11
 ;
S_000001ff2f1ce760 .scope autofunction.vec4.s54, "bin_to_ternary" "bin_to_ternary" 3 76, 3 76 0, S_000001ff2f1e2420;
 .timescale 0 0;
; Variable bin_to_ternary is vec4 return value of scope S_000001ff2f1ce760
v000001ff2f7e3250_0 .var/2s "i", 31 0;
v000001ff2f7e2490_0 .var "result", 53 0;
v000001ff2f7e45b0_0 .var/s "temp", 31 0;
v000001ff2f7e3f70_0 .var/s "val", 31 0;
TD_ternary_pkg.bin_to_ternary ;
    %load/vec4 v000001ff2f7e3f70_0;
    %store/vec4 v000001ff2f7e45b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f7e3250_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001ff2f7e3250_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001ff2f7e45b0_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001ff2f7e3250_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f7e2490_0, 4, 2;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v000001ff2f7e3250_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f7e2490_0, 4, 2;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v000001ff2f7e3250_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f7e2490_0, 4, 2;
    %load/vec4 v000001ff2f7e45b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff2f7e45b0_0, 0, 32;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %load/vec4 v000001ff2f7e45b0_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %store/vec4 v000001ff2f7e45b0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f7e3250_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f7e3250_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v000001ff2f7e2490_0;
    %ret/vec4 0, 0, 54;  Assign to bin_to_ternary (store_vec4_to_lval)
    %disable/flow S_000001ff2f1ce760;
    %end;
S_000001ff2f1ce8f0 .scope autofunction.vec4.s2, "int_to_trit" "int_to_trit" 3 126, 3 126 0, S_000001ff2f1e2420;
 .timescale 0 0;
; Variable int_to_trit is vec4 return value of scope S_000001ff2f1ce8f0
v000001ff2f7e3c50_0 .var/2s "v", 31 0;
TD_ternary_pkg.int_to_trit ;
    %load/vec4 v000001ff2f7e3c50_0;
    %dup/vec4;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_000001ff2f1ce8f0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_000001ff2f1ce8f0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_000001ff2f1ce8f0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_000001ff2f1ce8f0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %end;
S_000001ff2f244850 .scope autofunction.vec4.s4, "t_add_trit" "t_add_trit" 3 51, 3 51 0, S_000001ff2f1e2420;
 .timescale 0 0;
v000001ff2f7e4290_0 .var "a", 1 0;
v000001ff2f7e2df0_0 .var "b", 1 0;
v000001ff2f7e2850_0 .var "cin", 1 0;
v000001ff2f7e3cf0_0 .var "cout", 1 0;
v000001ff2f7e48d0_0 .var "result", 1 0;
v000001ff2f7e25d0_0 .var/s "sum", 2 0;
; Variable t_add_trit is vec4 return value of scope S_000001ff2f244850
TD_ternary_pkg.t_add_trit ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ff2f7e4290_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ff2f7e4290_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %sub;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ff2f7e2df0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ff2f7e2df0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %sub;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ff2f7e2850_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ff2f7e2850_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %sub;
    %store/vec4 v000001ff2f7e25d0_0, 0, 3;
    %load/vec4 v000001ff2f7e25d0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ff2f7e48d0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ff2f7e3cf0_0, 0, 2;
    %jmp T_2.19;
T_2.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff2f7e48d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ff2f7e3cf0_0, 0, 2;
    %jmp T_2.19;
T_2.12 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ff2f7e48d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ff2f7e3cf0_0, 0, 2;
    %jmp T_2.19;
T_2.13 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ff2f7e48d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff2f7e3cf0_0, 0, 2;
    %jmp T_2.19;
T_2.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff2f7e48d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff2f7e3cf0_0, 0, 2;
    %jmp T_2.19;
T_2.15 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ff2f7e48d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff2f7e3cf0_0, 0, 2;
    %jmp T_2.19;
T_2.16 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ff2f7e48d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ff2f7e3cf0_0, 0, 2;
    %jmp T_2.19;
T_2.17 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff2f7e48d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ff2f7e3cf0_0, 0, 2;
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
    %load/vec4 v000001ff2f7e3cf0_0;
    %load/vec4 v000001ff2f7e48d0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 4;  Assign to t_add_trit (store_vec4_to_lval)
    %disable/flow S_000001ff2f244850;
    %end;
S_000001ff2f2449e0 .scope autofunction.vec4.s2, "t_max" "t_max" 3 43, 3 43 0, S_000001ff2f1e2420;
 .timescale 0 0;
v000001ff2f7e4970_0 .var "a", 1 0;
v000001ff2f7e2e90_0 .var "b", 1 0;
; Variable t_max is vec4 return value of scope S_000001ff2f2449e0
TD_ternary_pkg.t_max ;
    %load/vec4 v000001ff2f7e4970_0;
    %cmpi/e 3, 0, 2;
    %jmp/1 T_3.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ff2f7e2e90_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
T_3.22;
    %jmp/0xz  T_3.20, 4;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_000001ff2f2449e0;
T_3.20 ;
    %load/vec4 v000001ff2f7e4970_0;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_3.25, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ff2f7e2e90_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
T_3.25;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_000001ff2f2449e0;
T_3.23 ;
    %load/vec4 v000001ff2f7e4970_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_3.28, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ff2f7e2e90_0;
    %cmpi/e 0, 0, 2;
    %flag_or 4, 8;
T_3.28;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_000001ff2f2449e0;
T_3.26 ;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_000001ff2f2449e0;
    %end;
S_000001ff2f1751f0 .scope autofunction.vec4.s2, "t_min" "t_min" 3 35, 3 35 0, S_000001ff2f1e2420;
 .timescale 0 0;
v000001ff2f7e4330_0 .var "a", 1 0;
v000001ff2f7e3b10_0 .var "b", 1 0;
; Variable t_min is vec4 return value of scope S_000001ff2f1751f0
TD_ternary_pkg.t_min ;
    %load/vec4 v000001ff2f7e4330_0;
    %cmpi/e 3, 0, 2;
    %jmp/1 T_4.31, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ff2f7e3b10_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
T_4.31;
    %jmp/0xz  T_4.29, 4;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_000001ff2f1751f0;
T_4.29 ;
    %load/vec4 v000001ff2f7e4330_0;
    %cmpi/e 2, 0, 2;
    %jmp/1 T_4.34, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ff2f7e3b10_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_4.34;
    %jmp/0xz  T_4.32, 4;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_000001ff2f1751f0;
T_4.32 ;
    %load/vec4 v000001ff2f7e4330_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_4.37, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ff2f7e3b10_0;
    %cmpi/e 0, 0, 2;
    %flag_or 4, 8;
T_4.37;
    %jmp/0xz  T_4.35, 4;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_000001ff2f1751f0;
T_4.35 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_000001ff2f1751f0;
    %end;
S_000001ff2f175380 .scope autofunction.vec4.s2, "t_neg" "t_neg" 3 25, 3 25 0, S_000001ff2f1e2420;
 .timescale 0 0;
v000001ff2f7e3890_0 .var "a", 1 0;
; Variable t_neg is vec4 return value of scope S_000001ff2f175380
TD_ternary_pkg.t_neg ;
    %load/vec4 v000001ff2f7e3890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.38, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.40, 6;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_000001ff2f175380;
    %jmp T_5.42;
T_5.38 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_000001ff2f175380;
    %jmp T_5.42;
T_5.39 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_000001ff2f175380;
    %jmp T_5.42;
T_5.40 ;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_000001ff2f175380;
    %jmp T_5.42;
T_5.42 ;
    %pop/vec4 1;
    %end;
S_000001ff2f14ffe0 .scope autofunction.vec4.u32, "ternary_to_bin" "ternary_to_bin" 3 97, 3 97 0, S_000001ff2f1e2420;
 .timescale 0 0;
v000001ff2f7e41f0_0 .var/2s "i", 31 0;
v000001ff2f7e40b0_0 .var/s "power3", 31 0;
v000001ff2f7e2710_0 .var/s "result", 31 0;
; Variable ternary_to_bin is vec4 return value of scope S_000001ff2f14ffe0
v000001ff2f7e3930_0 .var "val", 53 0;
TD_ternary_pkg.ternary_to_bin ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f7e2710_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001ff2f7e40b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f7e41f0_0, 0, 32;
T_6.43 ;
    %load/vec4 v000001ff2f7e41f0_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_6.44, 5;
    %load/vec4 v000001ff2f7e3930_0;
    %load/vec4 v000001ff2f7e41f0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.46, 6;
    %jmp T_6.48;
T_6.45 ;
    %load/vec4 v000001ff2f7e2710_0;
    %load/vec4 v000001ff2f7e40b0_0;
    %sub;
    %store/vec4 v000001ff2f7e2710_0, 0, 32;
    %jmp T_6.48;
T_6.46 ;
    %load/vec4 v000001ff2f7e2710_0;
    %load/vec4 v000001ff2f7e40b0_0;
    %add;
    %store/vec4 v000001ff2f7e2710_0, 0, 32;
    %jmp T_6.48;
T_6.48 ;
    %pop/vec4 1;
    %load/vec4 v000001ff2f7e40b0_0;
    %muli 3, 0, 32;
    %store/vec4 v000001ff2f7e40b0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f7e41f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f7e41f0_0, 0, 32;
    %jmp T_6.43;
T_6.44 ;
    %load/vec4 v000001ff2f7e2710_0;
    %ret/vec4 0, 0, 32;  Assign to ternary_to_bin (store_vec4_to_lval)
    %disable/flow S_000001ff2f14ffe0;
    %end;
S_000001ff2f150170 .scope autofunction.vec2.u32, "trit_to_int" "trit_to_int" 3 116, 3 116 0, S_000001ff2f1e2420;
 .timescale 0 0;
v000001ff2f7e32f0_0 .var "t", 1 0;
; Variable trit_to_int is bool return value of scope S_000001ff2f150170
TD_ternary_pkg.trit_to_int ;
    %load/vec4 v000001ff2f7e32f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.49, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %pushi/vec4 99, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_000001ff2f150170;
    %jmp T_7.53;
T_7.49 ;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_000001ff2f150170;
    %jmp T_7.53;
T_7.50 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_000001ff2f150170;
    %jmp T_7.53;
T_7.51 ;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_000001ff2f150170;
    %jmp T_7.53;
T_7.53 ;
    %pop/vec4 1;
    %end;
S_000001ff2f1e2710 .scope module, "tb_ternary_cpu" "tb_ternary_cpu" 4 6;
 .timescale -9 -12;
P_000001ff2f231f10 .param/l "CLK_PERIOD" 1 4 14, +C4<00000000000000000000000000001010>;
P_000001ff2f231f48 .param/l "DMEM_DEPTH" 1 4 13, +C4<00000000000000000000001011011001>;
P_000001ff2f231f80 .param/l "IMEM_DEPTH" 1 4 12, +C4<00000000000000000000000011110011>;
P_000001ff2f231fb8 .param/l "IMM_0" 1 4 185, C4<0000>;
P_000001ff2f231ff0 .param/l "IMM_1" 1 4 186, C4<0001>;
P_000001ff2f232028 .param/l "IMM_N1" 1 4 187, C4<0010>;
P_000001ff2f232060 .param/l "OP_ADD" 1 4 165, C4<000000>;
P_000001ff2f232098 .param/l "OP_HALT" 1 4 175, C4<101001>;
P_000001ff2f2320d0 .param/l "OP_LD" 1 4 172, C4<100000>;
P_000001ff2f232108 .param/l "OP_MAX" 1 4 171, C4<010001>;
P_000001ff2f232140 .param/l "OP_MIN" 1 4 170, C4<010000>;
P_000001ff2f232178 .param/l "OP_NEG" 1 4 167, C4<000010>;
P_000001ff2f2321b0 .param/l "OP_NOP" 1 4 174, C4<101000>;
P_000001ff2f2321e8 .param/l "OP_SHL" 1 4 168, C4<000101>;
P_000001ff2f232220 .param/l "OP_SHR" 1 4 169, C4<000110>;
P_000001ff2f232258 .param/l "OP_ST" 1 4 173, C4<100001>;
P_000001ff2f232290 .param/l "OP_SUB" 1 4 166, C4<000001>;
P_000001ff2f2322c8 .param/l "R0" 1 4 178, C4<0000>;
P_000001ff2f232300 .param/l "R1" 1 4 179, C4<0001>;
P_000001ff2f232338 .param/l "R2" 1 4 180, C4<0010>;
P_000001ff2f232370 .param/l "R3" 1 4 181, C4<0100>;
P_000001ff2f2323a8 .param/l "R4" 1 4 182, C4<0101>;
P_000001ff2f2323e0 .param/l "TRIT_WIDTH" 1 4 11, +C4<00000000000000000000000000011011>;
v000001ff2f9562b0_0 .var "clk", 0 0;
v000001ff2f956350_0 .var/real "cpi", 0 0;
v000001ff2f9549b0_0 .var/2s "cycle_count", 31 0;
v000001ff2f956850_0 .net "dbg_reg_data", 53 0, L_000001ff2fa67cc0;  1 drivers
v000001ff2f955130_0 .var "dbg_reg_idx", 3 0;
v000001ff2f955450 .array "dmem", 0 728, 53 0;
v000001ff2f955b30_0 .net "dmem_addr", 17 0, L_000001ff2fad2d20;  1 drivers
v000001ff2f956990_0 .var "dmem_rdata", 53 0;
v000001ff2f954c30_0 .net "dmem_re", 0 0, L_000001ff2f842980;  1 drivers
v000001ff2f9554f0_0 .net "dmem_wdata", 53 0, L_000001ff2fad2dc0;  1 drivers
v000001ff2f957070_0 .net "dmem_we", 0 0, L_000001ff2f841b10;  1 drivers
v000001ff2f955630_0 .var/2s "forward_count", 31 0;
v000001ff2f9565d0_0 .net "fwd_a_out", 0 0, L_000001ff2f842d00;  1 drivers
v000001ff2f955a90_0 .net "fwd_b_out", 0 0, L_000001ff2f8426e0;  1 drivers
v000001ff2f954e10_0 .net "halted", 0 0, L_000001ff2f8428a0;  1 drivers
v000001ff2f955c70 .array "imem", 0 242, 17 0;
v000001ff2f956f30_0 .net "imem_addr", 15 0, L_000001ff2f83de40;  1 drivers
v000001ff2f955770_0 .var "imem_data", 35 0;
v000001ff2f9556d0_0 .var/2s "instruction_count", 31 0;
v000001ff2f954b90_0 .var/real "ipc", 0 0;
v000001ff2f9563f0_0 .net "ipc_out", 1 0, L_000001ff2fa63c60;  1 drivers
v000001ff2f955d10_0 .net "pc_out", 15 0, L_000001ff2f83ddd0;  1 drivers
v000001ff2f956490_0 .var "rst_n", 0 0;
v000001ff2f954eb0_0 .var/2s "stall_count", 31 0;
v000001ff2f954a50_0 .net "stall_out", 0 0, L_000001ff2f842590;  1 drivers
v000001ff2f954f50_0 .net "valid_out_a", 0 0, L_000001ff2f842910;  1 drivers
v000001ff2f954ff0_0 .net "valid_out_b", 0 0, L_000001ff2f842750;  1 drivers
E_000001ff2f78cd00 .event posedge, v000001ff2f937f10_0;
E_000001ff2f78d9c0 .event posedge, v000001ff2f951530_0;
E_000001ff2f78e9c0 .event anyedge, v000001ff2f951530_0;
v000001ff2f955450_0 .array/port v000001ff2f955450, 0;
v000001ff2f955450_1 .array/port v000001ff2f955450, 1;
v000001ff2f955450_2 .array/port v000001ff2f955450, 2;
E_000001ff2f78f140/0 .event anyedge, v000001ff2f94faf0_0, v000001ff2f955450_0, v000001ff2f955450_1, v000001ff2f955450_2;
v000001ff2f955450_3 .array/port v000001ff2f955450, 3;
v000001ff2f955450_4 .array/port v000001ff2f955450, 4;
v000001ff2f955450_5 .array/port v000001ff2f955450, 5;
v000001ff2f955450_6 .array/port v000001ff2f955450, 6;
E_000001ff2f78f140/1 .event anyedge, v000001ff2f955450_3, v000001ff2f955450_4, v000001ff2f955450_5, v000001ff2f955450_6;
v000001ff2f955450_7 .array/port v000001ff2f955450, 7;
v000001ff2f955450_8 .array/port v000001ff2f955450, 8;
v000001ff2f955450_9 .array/port v000001ff2f955450, 9;
v000001ff2f955450_10 .array/port v000001ff2f955450, 10;
E_000001ff2f78f140/2 .event anyedge, v000001ff2f955450_7, v000001ff2f955450_8, v000001ff2f955450_9, v000001ff2f955450_10;
v000001ff2f955450_11 .array/port v000001ff2f955450, 11;
v000001ff2f955450_12 .array/port v000001ff2f955450, 12;
v000001ff2f955450_13 .array/port v000001ff2f955450, 13;
v000001ff2f955450_14 .array/port v000001ff2f955450, 14;
E_000001ff2f78f140/3 .event anyedge, v000001ff2f955450_11, v000001ff2f955450_12, v000001ff2f955450_13, v000001ff2f955450_14;
v000001ff2f955450_15 .array/port v000001ff2f955450, 15;
v000001ff2f955450_16 .array/port v000001ff2f955450, 16;
v000001ff2f955450_17 .array/port v000001ff2f955450, 17;
v000001ff2f955450_18 .array/port v000001ff2f955450, 18;
E_000001ff2f78f140/4 .event anyedge, v000001ff2f955450_15, v000001ff2f955450_16, v000001ff2f955450_17, v000001ff2f955450_18;
v000001ff2f955450_19 .array/port v000001ff2f955450, 19;
v000001ff2f955450_20 .array/port v000001ff2f955450, 20;
v000001ff2f955450_21 .array/port v000001ff2f955450, 21;
v000001ff2f955450_22 .array/port v000001ff2f955450, 22;
E_000001ff2f78f140/5 .event anyedge, v000001ff2f955450_19, v000001ff2f955450_20, v000001ff2f955450_21, v000001ff2f955450_22;
v000001ff2f955450_23 .array/port v000001ff2f955450, 23;
v000001ff2f955450_24 .array/port v000001ff2f955450, 24;
v000001ff2f955450_25 .array/port v000001ff2f955450, 25;
v000001ff2f955450_26 .array/port v000001ff2f955450, 26;
E_000001ff2f78f140/6 .event anyedge, v000001ff2f955450_23, v000001ff2f955450_24, v000001ff2f955450_25, v000001ff2f955450_26;
v000001ff2f955450_27 .array/port v000001ff2f955450, 27;
v000001ff2f955450_28 .array/port v000001ff2f955450, 28;
v000001ff2f955450_29 .array/port v000001ff2f955450, 29;
v000001ff2f955450_30 .array/port v000001ff2f955450, 30;
E_000001ff2f78f140/7 .event anyedge, v000001ff2f955450_27, v000001ff2f955450_28, v000001ff2f955450_29, v000001ff2f955450_30;
v000001ff2f955450_31 .array/port v000001ff2f955450, 31;
v000001ff2f955450_32 .array/port v000001ff2f955450, 32;
v000001ff2f955450_33 .array/port v000001ff2f955450, 33;
v000001ff2f955450_34 .array/port v000001ff2f955450, 34;
E_000001ff2f78f140/8 .event anyedge, v000001ff2f955450_31, v000001ff2f955450_32, v000001ff2f955450_33, v000001ff2f955450_34;
v000001ff2f955450_35 .array/port v000001ff2f955450, 35;
v000001ff2f955450_36 .array/port v000001ff2f955450, 36;
v000001ff2f955450_37 .array/port v000001ff2f955450, 37;
v000001ff2f955450_38 .array/port v000001ff2f955450, 38;
E_000001ff2f78f140/9 .event anyedge, v000001ff2f955450_35, v000001ff2f955450_36, v000001ff2f955450_37, v000001ff2f955450_38;
v000001ff2f955450_39 .array/port v000001ff2f955450, 39;
v000001ff2f955450_40 .array/port v000001ff2f955450, 40;
v000001ff2f955450_41 .array/port v000001ff2f955450, 41;
v000001ff2f955450_42 .array/port v000001ff2f955450, 42;
E_000001ff2f78f140/10 .event anyedge, v000001ff2f955450_39, v000001ff2f955450_40, v000001ff2f955450_41, v000001ff2f955450_42;
v000001ff2f955450_43 .array/port v000001ff2f955450, 43;
v000001ff2f955450_44 .array/port v000001ff2f955450, 44;
v000001ff2f955450_45 .array/port v000001ff2f955450, 45;
v000001ff2f955450_46 .array/port v000001ff2f955450, 46;
E_000001ff2f78f140/11 .event anyedge, v000001ff2f955450_43, v000001ff2f955450_44, v000001ff2f955450_45, v000001ff2f955450_46;
v000001ff2f955450_47 .array/port v000001ff2f955450, 47;
v000001ff2f955450_48 .array/port v000001ff2f955450, 48;
v000001ff2f955450_49 .array/port v000001ff2f955450, 49;
v000001ff2f955450_50 .array/port v000001ff2f955450, 50;
E_000001ff2f78f140/12 .event anyedge, v000001ff2f955450_47, v000001ff2f955450_48, v000001ff2f955450_49, v000001ff2f955450_50;
v000001ff2f955450_51 .array/port v000001ff2f955450, 51;
v000001ff2f955450_52 .array/port v000001ff2f955450, 52;
v000001ff2f955450_53 .array/port v000001ff2f955450, 53;
v000001ff2f955450_54 .array/port v000001ff2f955450, 54;
E_000001ff2f78f140/13 .event anyedge, v000001ff2f955450_51, v000001ff2f955450_52, v000001ff2f955450_53, v000001ff2f955450_54;
v000001ff2f955450_55 .array/port v000001ff2f955450, 55;
v000001ff2f955450_56 .array/port v000001ff2f955450, 56;
v000001ff2f955450_57 .array/port v000001ff2f955450, 57;
v000001ff2f955450_58 .array/port v000001ff2f955450, 58;
E_000001ff2f78f140/14 .event anyedge, v000001ff2f955450_55, v000001ff2f955450_56, v000001ff2f955450_57, v000001ff2f955450_58;
v000001ff2f955450_59 .array/port v000001ff2f955450, 59;
v000001ff2f955450_60 .array/port v000001ff2f955450, 60;
v000001ff2f955450_61 .array/port v000001ff2f955450, 61;
v000001ff2f955450_62 .array/port v000001ff2f955450, 62;
E_000001ff2f78f140/15 .event anyedge, v000001ff2f955450_59, v000001ff2f955450_60, v000001ff2f955450_61, v000001ff2f955450_62;
v000001ff2f955450_63 .array/port v000001ff2f955450, 63;
v000001ff2f955450_64 .array/port v000001ff2f955450, 64;
v000001ff2f955450_65 .array/port v000001ff2f955450, 65;
v000001ff2f955450_66 .array/port v000001ff2f955450, 66;
E_000001ff2f78f140/16 .event anyedge, v000001ff2f955450_63, v000001ff2f955450_64, v000001ff2f955450_65, v000001ff2f955450_66;
v000001ff2f955450_67 .array/port v000001ff2f955450, 67;
v000001ff2f955450_68 .array/port v000001ff2f955450, 68;
v000001ff2f955450_69 .array/port v000001ff2f955450, 69;
v000001ff2f955450_70 .array/port v000001ff2f955450, 70;
E_000001ff2f78f140/17 .event anyedge, v000001ff2f955450_67, v000001ff2f955450_68, v000001ff2f955450_69, v000001ff2f955450_70;
v000001ff2f955450_71 .array/port v000001ff2f955450, 71;
v000001ff2f955450_72 .array/port v000001ff2f955450, 72;
v000001ff2f955450_73 .array/port v000001ff2f955450, 73;
v000001ff2f955450_74 .array/port v000001ff2f955450, 74;
E_000001ff2f78f140/18 .event anyedge, v000001ff2f955450_71, v000001ff2f955450_72, v000001ff2f955450_73, v000001ff2f955450_74;
v000001ff2f955450_75 .array/port v000001ff2f955450, 75;
v000001ff2f955450_76 .array/port v000001ff2f955450, 76;
v000001ff2f955450_77 .array/port v000001ff2f955450, 77;
v000001ff2f955450_78 .array/port v000001ff2f955450, 78;
E_000001ff2f78f140/19 .event anyedge, v000001ff2f955450_75, v000001ff2f955450_76, v000001ff2f955450_77, v000001ff2f955450_78;
v000001ff2f955450_79 .array/port v000001ff2f955450, 79;
v000001ff2f955450_80 .array/port v000001ff2f955450, 80;
v000001ff2f955450_81 .array/port v000001ff2f955450, 81;
v000001ff2f955450_82 .array/port v000001ff2f955450, 82;
E_000001ff2f78f140/20 .event anyedge, v000001ff2f955450_79, v000001ff2f955450_80, v000001ff2f955450_81, v000001ff2f955450_82;
v000001ff2f955450_83 .array/port v000001ff2f955450, 83;
v000001ff2f955450_84 .array/port v000001ff2f955450, 84;
v000001ff2f955450_85 .array/port v000001ff2f955450, 85;
v000001ff2f955450_86 .array/port v000001ff2f955450, 86;
E_000001ff2f78f140/21 .event anyedge, v000001ff2f955450_83, v000001ff2f955450_84, v000001ff2f955450_85, v000001ff2f955450_86;
v000001ff2f955450_87 .array/port v000001ff2f955450, 87;
v000001ff2f955450_88 .array/port v000001ff2f955450, 88;
v000001ff2f955450_89 .array/port v000001ff2f955450, 89;
v000001ff2f955450_90 .array/port v000001ff2f955450, 90;
E_000001ff2f78f140/22 .event anyedge, v000001ff2f955450_87, v000001ff2f955450_88, v000001ff2f955450_89, v000001ff2f955450_90;
v000001ff2f955450_91 .array/port v000001ff2f955450, 91;
v000001ff2f955450_92 .array/port v000001ff2f955450, 92;
v000001ff2f955450_93 .array/port v000001ff2f955450, 93;
v000001ff2f955450_94 .array/port v000001ff2f955450, 94;
E_000001ff2f78f140/23 .event anyedge, v000001ff2f955450_91, v000001ff2f955450_92, v000001ff2f955450_93, v000001ff2f955450_94;
v000001ff2f955450_95 .array/port v000001ff2f955450, 95;
v000001ff2f955450_96 .array/port v000001ff2f955450, 96;
v000001ff2f955450_97 .array/port v000001ff2f955450, 97;
v000001ff2f955450_98 .array/port v000001ff2f955450, 98;
E_000001ff2f78f140/24 .event anyedge, v000001ff2f955450_95, v000001ff2f955450_96, v000001ff2f955450_97, v000001ff2f955450_98;
v000001ff2f955450_99 .array/port v000001ff2f955450, 99;
v000001ff2f955450_100 .array/port v000001ff2f955450, 100;
v000001ff2f955450_101 .array/port v000001ff2f955450, 101;
v000001ff2f955450_102 .array/port v000001ff2f955450, 102;
E_000001ff2f78f140/25 .event anyedge, v000001ff2f955450_99, v000001ff2f955450_100, v000001ff2f955450_101, v000001ff2f955450_102;
v000001ff2f955450_103 .array/port v000001ff2f955450, 103;
v000001ff2f955450_104 .array/port v000001ff2f955450, 104;
v000001ff2f955450_105 .array/port v000001ff2f955450, 105;
v000001ff2f955450_106 .array/port v000001ff2f955450, 106;
E_000001ff2f78f140/26 .event anyedge, v000001ff2f955450_103, v000001ff2f955450_104, v000001ff2f955450_105, v000001ff2f955450_106;
v000001ff2f955450_107 .array/port v000001ff2f955450, 107;
v000001ff2f955450_108 .array/port v000001ff2f955450, 108;
v000001ff2f955450_109 .array/port v000001ff2f955450, 109;
v000001ff2f955450_110 .array/port v000001ff2f955450, 110;
E_000001ff2f78f140/27 .event anyedge, v000001ff2f955450_107, v000001ff2f955450_108, v000001ff2f955450_109, v000001ff2f955450_110;
v000001ff2f955450_111 .array/port v000001ff2f955450, 111;
v000001ff2f955450_112 .array/port v000001ff2f955450, 112;
v000001ff2f955450_113 .array/port v000001ff2f955450, 113;
v000001ff2f955450_114 .array/port v000001ff2f955450, 114;
E_000001ff2f78f140/28 .event anyedge, v000001ff2f955450_111, v000001ff2f955450_112, v000001ff2f955450_113, v000001ff2f955450_114;
v000001ff2f955450_115 .array/port v000001ff2f955450, 115;
v000001ff2f955450_116 .array/port v000001ff2f955450, 116;
v000001ff2f955450_117 .array/port v000001ff2f955450, 117;
v000001ff2f955450_118 .array/port v000001ff2f955450, 118;
E_000001ff2f78f140/29 .event anyedge, v000001ff2f955450_115, v000001ff2f955450_116, v000001ff2f955450_117, v000001ff2f955450_118;
v000001ff2f955450_119 .array/port v000001ff2f955450, 119;
v000001ff2f955450_120 .array/port v000001ff2f955450, 120;
v000001ff2f955450_121 .array/port v000001ff2f955450, 121;
v000001ff2f955450_122 .array/port v000001ff2f955450, 122;
E_000001ff2f78f140/30 .event anyedge, v000001ff2f955450_119, v000001ff2f955450_120, v000001ff2f955450_121, v000001ff2f955450_122;
v000001ff2f955450_123 .array/port v000001ff2f955450, 123;
v000001ff2f955450_124 .array/port v000001ff2f955450, 124;
v000001ff2f955450_125 .array/port v000001ff2f955450, 125;
v000001ff2f955450_126 .array/port v000001ff2f955450, 126;
E_000001ff2f78f140/31 .event anyedge, v000001ff2f955450_123, v000001ff2f955450_124, v000001ff2f955450_125, v000001ff2f955450_126;
v000001ff2f955450_127 .array/port v000001ff2f955450, 127;
v000001ff2f955450_128 .array/port v000001ff2f955450, 128;
v000001ff2f955450_129 .array/port v000001ff2f955450, 129;
v000001ff2f955450_130 .array/port v000001ff2f955450, 130;
E_000001ff2f78f140/32 .event anyedge, v000001ff2f955450_127, v000001ff2f955450_128, v000001ff2f955450_129, v000001ff2f955450_130;
v000001ff2f955450_131 .array/port v000001ff2f955450, 131;
v000001ff2f955450_132 .array/port v000001ff2f955450, 132;
v000001ff2f955450_133 .array/port v000001ff2f955450, 133;
v000001ff2f955450_134 .array/port v000001ff2f955450, 134;
E_000001ff2f78f140/33 .event anyedge, v000001ff2f955450_131, v000001ff2f955450_132, v000001ff2f955450_133, v000001ff2f955450_134;
v000001ff2f955450_135 .array/port v000001ff2f955450, 135;
v000001ff2f955450_136 .array/port v000001ff2f955450, 136;
v000001ff2f955450_137 .array/port v000001ff2f955450, 137;
v000001ff2f955450_138 .array/port v000001ff2f955450, 138;
E_000001ff2f78f140/34 .event anyedge, v000001ff2f955450_135, v000001ff2f955450_136, v000001ff2f955450_137, v000001ff2f955450_138;
v000001ff2f955450_139 .array/port v000001ff2f955450, 139;
v000001ff2f955450_140 .array/port v000001ff2f955450, 140;
v000001ff2f955450_141 .array/port v000001ff2f955450, 141;
v000001ff2f955450_142 .array/port v000001ff2f955450, 142;
E_000001ff2f78f140/35 .event anyedge, v000001ff2f955450_139, v000001ff2f955450_140, v000001ff2f955450_141, v000001ff2f955450_142;
v000001ff2f955450_143 .array/port v000001ff2f955450, 143;
v000001ff2f955450_144 .array/port v000001ff2f955450, 144;
v000001ff2f955450_145 .array/port v000001ff2f955450, 145;
v000001ff2f955450_146 .array/port v000001ff2f955450, 146;
E_000001ff2f78f140/36 .event anyedge, v000001ff2f955450_143, v000001ff2f955450_144, v000001ff2f955450_145, v000001ff2f955450_146;
v000001ff2f955450_147 .array/port v000001ff2f955450, 147;
v000001ff2f955450_148 .array/port v000001ff2f955450, 148;
v000001ff2f955450_149 .array/port v000001ff2f955450, 149;
v000001ff2f955450_150 .array/port v000001ff2f955450, 150;
E_000001ff2f78f140/37 .event anyedge, v000001ff2f955450_147, v000001ff2f955450_148, v000001ff2f955450_149, v000001ff2f955450_150;
v000001ff2f955450_151 .array/port v000001ff2f955450, 151;
v000001ff2f955450_152 .array/port v000001ff2f955450, 152;
v000001ff2f955450_153 .array/port v000001ff2f955450, 153;
v000001ff2f955450_154 .array/port v000001ff2f955450, 154;
E_000001ff2f78f140/38 .event anyedge, v000001ff2f955450_151, v000001ff2f955450_152, v000001ff2f955450_153, v000001ff2f955450_154;
v000001ff2f955450_155 .array/port v000001ff2f955450, 155;
v000001ff2f955450_156 .array/port v000001ff2f955450, 156;
v000001ff2f955450_157 .array/port v000001ff2f955450, 157;
v000001ff2f955450_158 .array/port v000001ff2f955450, 158;
E_000001ff2f78f140/39 .event anyedge, v000001ff2f955450_155, v000001ff2f955450_156, v000001ff2f955450_157, v000001ff2f955450_158;
v000001ff2f955450_159 .array/port v000001ff2f955450, 159;
v000001ff2f955450_160 .array/port v000001ff2f955450, 160;
v000001ff2f955450_161 .array/port v000001ff2f955450, 161;
v000001ff2f955450_162 .array/port v000001ff2f955450, 162;
E_000001ff2f78f140/40 .event anyedge, v000001ff2f955450_159, v000001ff2f955450_160, v000001ff2f955450_161, v000001ff2f955450_162;
v000001ff2f955450_163 .array/port v000001ff2f955450, 163;
v000001ff2f955450_164 .array/port v000001ff2f955450, 164;
v000001ff2f955450_165 .array/port v000001ff2f955450, 165;
v000001ff2f955450_166 .array/port v000001ff2f955450, 166;
E_000001ff2f78f140/41 .event anyedge, v000001ff2f955450_163, v000001ff2f955450_164, v000001ff2f955450_165, v000001ff2f955450_166;
v000001ff2f955450_167 .array/port v000001ff2f955450, 167;
v000001ff2f955450_168 .array/port v000001ff2f955450, 168;
v000001ff2f955450_169 .array/port v000001ff2f955450, 169;
v000001ff2f955450_170 .array/port v000001ff2f955450, 170;
E_000001ff2f78f140/42 .event anyedge, v000001ff2f955450_167, v000001ff2f955450_168, v000001ff2f955450_169, v000001ff2f955450_170;
v000001ff2f955450_171 .array/port v000001ff2f955450, 171;
v000001ff2f955450_172 .array/port v000001ff2f955450, 172;
v000001ff2f955450_173 .array/port v000001ff2f955450, 173;
v000001ff2f955450_174 .array/port v000001ff2f955450, 174;
E_000001ff2f78f140/43 .event anyedge, v000001ff2f955450_171, v000001ff2f955450_172, v000001ff2f955450_173, v000001ff2f955450_174;
v000001ff2f955450_175 .array/port v000001ff2f955450, 175;
v000001ff2f955450_176 .array/port v000001ff2f955450, 176;
v000001ff2f955450_177 .array/port v000001ff2f955450, 177;
v000001ff2f955450_178 .array/port v000001ff2f955450, 178;
E_000001ff2f78f140/44 .event anyedge, v000001ff2f955450_175, v000001ff2f955450_176, v000001ff2f955450_177, v000001ff2f955450_178;
v000001ff2f955450_179 .array/port v000001ff2f955450, 179;
v000001ff2f955450_180 .array/port v000001ff2f955450, 180;
v000001ff2f955450_181 .array/port v000001ff2f955450, 181;
v000001ff2f955450_182 .array/port v000001ff2f955450, 182;
E_000001ff2f78f140/45 .event anyedge, v000001ff2f955450_179, v000001ff2f955450_180, v000001ff2f955450_181, v000001ff2f955450_182;
v000001ff2f955450_183 .array/port v000001ff2f955450, 183;
v000001ff2f955450_184 .array/port v000001ff2f955450, 184;
v000001ff2f955450_185 .array/port v000001ff2f955450, 185;
v000001ff2f955450_186 .array/port v000001ff2f955450, 186;
E_000001ff2f78f140/46 .event anyedge, v000001ff2f955450_183, v000001ff2f955450_184, v000001ff2f955450_185, v000001ff2f955450_186;
v000001ff2f955450_187 .array/port v000001ff2f955450, 187;
v000001ff2f955450_188 .array/port v000001ff2f955450, 188;
v000001ff2f955450_189 .array/port v000001ff2f955450, 189;
v000001ff2f955450_190 .array/port v000001ff2f955450, 190;
E_000001ff2f78f140/47 .event anyedge, v000001ff2f955450_187, v000001ff2f955450_188, v000001ff2f955450_189, v000001ff2f955450_190;
v000001ff2f955450_191 .array/port v000001ff2f955450, 191;
v000001ff2f955450_192 .array/port v000001ff2f955450, 192;
v000001ff2f955450_193 .array/port v000001ff2f955450, 193;
v000001ff2f955450_194 .array/port v000001ff2f955450, 194;
E_000001ff2f78f140/48 .event anyedge, v000001ff2f955450_191, v000001ff2f955450_192, v000001ff2f955450_193, v000001ff2f955450_194;
v000001ff2f955450_195 .array/port v000001ff2f955450, 195;
v000001ff2f955450_196 .array/port v000001ff2f955450, 196;
v000001ff2f955450_197 .array/port v000001ff2f955450, 197;
v000001ff2f955450_198 .array/port v000001ff2f955450, 198;
E_000001ff2f78f140/49 .event anyedge, v000001ff2f955450_195, v000001ff2f955450_196, v000001ff2f955450_197, v000001ff2f955450_198;
v000001ff2f955450_199 .array/port v000001ff2f955450, 199;
v000001ff2f955450_200 .array/port v000001ff2f955450, 200;
v000001ff2f955450_201 .array/port v000001ff2f955450, 201;
v000001ff2f955450_202 .array/port v000001ff2f955450, 202;
E_000001ff2f78f140/50 .event anyedge, v000001ff2f955450_199, v000001ff2f955450_200, v000001ff2f955450_201, v000001ff2f955450_202;
v000001ff2f955450_203 .array/port v000001ff2f955450, 203;
v000001ff2f955450_204 .array/port v000001ff2f955450, 204;
v000001ff2f955450_205 .array/port v000001ff2f955450, 205;
v000001ff2f955450_206 .array/port v000001ff2f955450, 206;
E_000001ff2f78f140/51 .event anyedge, v000001ff2f955450_203, v000001ff2f955450_204, v000001ff2f955450_205, v000001ff2f955450_206;
v000001ff2f955450_207 .array/port v000001ff2f955450, 207;
v000001ff2f955450_208 .array/port v000001ff2f955450, 208;
v000001ff2f955450_209 .array/port v000001ff2f955450, 209;
v000001ff2f955450_210 .array/port v000001ff2f955450, 210;
E_000001ff2f78f140/52 .event anyedge, v000001ff2f955450_207, v000001ff2f955450_208, v000001ff2f955450_209, v000001ff2f955450_210;
v000001ff2f955450_211 .array/port v000001ff2f955450, 211;
v000001ff2f955450_212 .array/port v000001ff2f955450, 212;
v000001ff2f955450_213 .array/port v000001ff2f955450, 213;
v000001ff2f955450_214 .array/port v000001ff2f955450, 214;
E_000001ff2f78f140/53 .event anyedge, v000001ff2f955450_211, v000001ff2f955450_212, v000001ff2f955450_213, v000001ff2f955450_214;
v000001ff2f955450_215 .array/port v000001ff2f955450, 215;
v000001ff2f955450_216 .array/port v000001ff2f955450, 216;
v000001ff2f955450_217 .array/port v000001ff2f955450, 217;
v000001ff2f955450_218 .array/port v000001ff2f955450, 218;
E_000001ff2f78f140/54 .event anyedge, v000001ff2f955450_215, v000001ff2f955450_216, v000001ff2f955450_217, v000001ff2f955450_218;
v000001ff2f955450_219 .array/port v000001ff2f955450, 219;
v000001ff2f955450_220 .array/port v000001ff2f955450, 220;
v000001ff2f955450_221 .array/port v000001ff2f955450, 221;
v000001ff2f955450_222 .array/port v000001ff2f955450, 222;
E_000001ff2f78f140/55 .event anyedge, v000001ff2f955450_219, v000001ff2f955450_220, v000001ff2f955450_221, v000001ff2f955450_222;
v000001ff2f955450_223 .array/port v000001ff2f955450, 223;
v000001ff2f955450_224 .array/port v000001ff2f955450, 224;
v000001ff2f955450_225 .array/port v000001ff2f955450, 225;
v000001ff2f955450_226 .array/port v000001ff2f955450, 226;
E_000001ff2f78f140/56 .event anyedge, v000001ff2f955450_223, v000001ff2f955450_224, v000001ff2f955450_225, v000001ff2f955450_226;
v000001ff2f955450_227 .array/port v000001ff2f955450, 227;
v000001ff2f955450_228 .array/port v000001ff2f955450, 228;
v000001ff2f955450_229 .array/port v000001ff2f955450, 229;
v000001ff2f955450_230 .array/port v000001ff2f955450, 230;
E_000001ff2f78f140/57 .event anyedge, v000001ff2f955450_227, v000001ff2f955450_228, v000001ff2f955450_229, v000001ff2f955450_230;
v000001ff2f955450_231 .array/port v000001ff2f955450, 231;
v000001ff2f955450_232 .array/port v000001ff2f955450, 232;
v000001ff2f955450_233 .array/port v000001ff2f955450, 233;
v000001ff2f955450_234 .array/port v000001ff2f955450, 234;
E_000001ff2f78f140/58 .event anyedge, v000001ff2f955450_231, v000001ff2f955450_232, v000001ff2f955450_233, v000001ff2f955450_234;
v000001ff2f955450_235 .array/port v000001ff2f955450, 235;
v000001ff2f955450_236 .array/port v000001ff2f955450, 236;
v000001ff2f955450_237 .array/port v000001ff2f955450, 237;
v000001ff2f955450_238 .array/port v000001ff2f955450, 238;
E_000001ff2f78f140/59 .event anyedge, v000001ff2f955450_235, v000001ff2f955450_236, v000001ff2f955450_237, v000001ff2f955450_238;
v000001ff2f955450_239 .array/port v000001ff2f955450, 239;
v000001ff2f955450_240 .array/port v000001ff2f955450, 240;
v000001ff2f955450_241 .array/port v000001ff2f955450, 241;
v000001ff2f955450_242 .array/port v000001ff2f955450, 242;
E_000001ff2f78f140/60 .event anyedge, v000001ff2f955450_239, v000001ff2f955450_240, v000001ff2f955450_241, v000001ff2f955450_242;
v000001ff2f955450_243 .array/port v000001ff2f955450, 243;
v000001ff2f955450_244 .array/port v000001ff2f955450, 244;
v000001ff2f955450_245 .array/port v000001ff2f955450, 245;
v000001ff2f955450_246 .array/port v000001ff2f955450, 246;
E_000001ff2f78f140/61 .event anyedge, v000001ff2f955450_243, v000001ff2f955450_244, v000001ff2f955450_245, v000001ff2f955450_246;
v000001ff2f955450_247 .array/port v000001ff2f955450, 247;
v000001ff2f955450_248 .array/port v000001ff2f955450, 248;
v000001ff2f955450_249 .array/port v000001ff2f955450, 249;
v000001ff2f955450_250 .array/port v000001ff2f955450, 250;
E_000001ff2f78f140/62 .event anyedge, v000001ff2f955450_247, v000001ff2f955450_248, v000001ff2f955450_249, v000001ff2f955450_250;
v000001ff2f955450_251 .array/port v000001ff2f955450, 251;
v000001ff2f955450_252 .array/port v000001ff2f955450, 252;
v000001ff2f955450_253 .array/port v000001ff2f955450, 253;
v000001ff2f955450_254 .array/port v000001ff2f955450, 254;
E_000001ff2f78f140/63 .event anyedge, v000001ff2f955450_251, v000001ff2f955450_252, v000001ff2f955450_253, v000001ff2f955450_254;
v000001ff2f955450_255 .array/port v000001ff2f955450, 255;
v000001ff2f955450_256 .array/port v000001ff2f955450, 256;
v000001ff2f955450_257 .array/port v000001ff2f955450, 257;
v000001ff2f955450_258 .array/port v000001ff2f955450, 258;
E_000001ff2f78f140/64 .event anyedge, v000001ff2f955450_255, v000001ff2f955450_256, v000001ff2f955450_257, v000001ff2f955450_258;
v000001ff2f955450_259 .array/port v000001ff2f955450, 259;
v000001ff2f955450_260 .array/port v000001ff2f955450, 260;
v000001ff2f955450_261 .array/port v000001ff2f955450, 261;
v000001ff2f955450_262 .array/port v000001ff2f955450, 262;
E_000001ff2f78f140/65 .event anyedge, v000001ff2f955450_259, v000001ff2f955450_260, v000001ff2f955450_261, v000001ff2f955450_262;
v000001ff2f955450_263 .array/port v000001ff2f955450, 263;
v000001ff2f955450_264 .array/port v000001ff2f955450, 264;
v000001ff2f955450_265 .array/port v000001ff2f955450, 265;
v000001ff2f955450_266 .array/port v000001ff2f955450, 266;
E_000001ff2f78f140/66 .event anyedge, v000001ff2f955450_263, v000001ff2f955450_264, v000001ff2f955450_265, v000001ff2f955450_266;
v000001ff2f955450_267 .array/port v000001ff2f955450, 267;
v000001ff2f955450_268 .array/port v000001ff2f955450, 268;
v000001ff2f955450_269 .array/port v000001ff2f955450, 269;
v000001ff2f955450_270 .array/port v000001ff2f955450, 270;
E_000001ff2f78f140/67 .event anyedge, v000001ff2f955450_267, v000001ff2f955450_268, v000001ff2f955450_269, v000001ff2f955450_270;
v000001ff2f955450_271 .array/port v000001ff2f955450, 271;
v000001ff2f955450_272 .array/port v000001ff2f955450, 272;
v000001ff2f955450_273 .array/port v000001ff2f955450, 273;
v000001ff2f955450_274 .array/port v000001ff2f955450, 274;
E_000001ff2f78f140/68 .event anyedge, v000001ff2f955450_271, v000001ff2f955450_272, v000001ff2f955450_273, v000001ff2f955450_274;
v000001ff2f955450_275 .array/port v000001ff2f955450, 275;
v000001ff2f955450_276 .array/port v000001ff2f955450, 276;
v000001ff2f955450_277 .array/port v000001ff2f955450, 277;
v000001ff2f955450_278 .array/port v000001ff2f955450, 278;
E_000001ff2f78f140/69 .event anyedge, v000001ff2f955450_275, v000001ff2f955450_276, v000001ff2f955450_277, v000001ff2f955450_278;
v000001ff2f955450_279 .array/port v000001ff2f955450, 279;
v000001ff2f955450_280 .array/port v000001ff2f955450, 280;
v000001ff2f955450_281 .array/port v000001ff2f955450, 281;
v000001ff2f955450_282 .array/port v000001ff2f955450, 282;
E_000001ff2f78f140/70 .event anyedge, v000001ff2f955450_279, v000001ff2f955450_280, v000001ff2f955450_281, v000001ff2f955450_282;
v000001ff2f955450_283 .array/port v000001ff2f955450, 283;
v000001ff2f955450_284 .array/port v000001ff2f955450, 284;
v000001ff2f955450_285 .array/port v000001ff2f955450, 285;
v000001ff2f955450_286 .array/port v000001ff2f955450, 286;
E_000001ff2f78f140/71 .event anyedge, v000001ff2f955450_283, v000001ff2f955450_284, v000001ff2f955450_285, v000001ff2f955450_286;
v000001ff2f955450_287 .array/port v000001ff2f955450, 287;
v000001ff2f955450_288 .array/port v000001ff2f955450, 288;
v000001ff2f955450_289 .array/port v000001ff2f955450, 289;
v000001ff2f955450_290 .array/port v000001ff2f955450, 290;
E_000001ff2f78f140/72 .event anyedge, v000001ff2f955450_287, v000001ff2f955450_288, v000001ff2f955450_289, v000001ff2f955450_290;
v000001ff2f955450_291 .array/port v000001ff2f955450, 291;
v000001ff2f955450_292 .array/port v000001ff2f955450, 292;
v000001ff2f955450_293 .array/port v000001ff2f955450, 293;
v000001ff2f955450_294 .array/port v000001ff2f955450, 294;
E_000001ff2f78f140/73 .event anyedge, v000001ff2f955450_291, v000001ff2f955450_292, v000001ff2f955450_293, v000001ff2f955450_294;
v000001ff2f955450_295 .array/port v000001ff2f955450, 295;
v000001ff2f955450_296 .array/port v000001ff2f955450, 296;
v000001ff2f955450_297 .array/port v000001ff2f955450, 297;
v000001ff2f955450_298 .array/port v000001ff2f955450, 298;
E_000001ff2f78f140/74 .event anyedge, v000001ff2f955450_295, v000001ff2f955450_296, v000001ff2f955450_297, v000001ff2f955450_298;
v000001ff2f955450_299 .array/port v000001ff2f955450, 299;
v000001ff2f955450_300 .array/port v000001ff2f955450, 300;
v000001ff2f955450_301 .array/port v000001ff2f955450, 301;
v000001ff2f955450_302 .array/port v000001ff2f955450, 302;
E_000001ff2f78f140/75 .event anyedge, v000001ff2f955450_299, v000001ff2f955450_300, v000001ff2f955450_301, v000001ff2f955450_302;
v000001ff2f955450_303 .array/port v000001ff2f955450, 303;
v000001ff2f955450_304 .array/port v000001ff2f955450, 304;
v000001ff2f955450_305 .array/port v000001ff2f955450, 305;
v000001ff2f955450_306 .array/port v000001ff2f955450, 306;
E_000001ff2f78f140/76 .event anyedge, v000001ff2f955450_303, v000001ff2f955450_304, v000001ff2f955450_305, v000001ff2f955450_306;
v000001ff2f955450_307 .array/port v000001ff2f955450, 307;
v000001ff2f955450_308 .array/port v000001ff2f955450, 308;
v000001ff2f955450_309 .array/port v000001ff2f955450, 309;
v000001ff2f955450_310 .array/port v000001ff2f955450, 310;
E_000001ff2f78f140/77 .event anyedge, v000001ff2f955450_307, v000001ff2f955450_308, v000001ff2f955450_309, v000001ff2f955450_310;
v000001ff2f955450_311 .array/port v000001ff2f955450, 311;
v000001ff2f955450_312 .array/port v000001ff2f955450, 312;
v000001ff2f955450_313 .array/port v000001ff2f955450, 313;
v000001ff2f955450_314 .array/port v000001ff2f955450, 314;
E_000001ff2f78f140/78 .event anyedge, v000001ff2f955450_311, v000001ff2f955450_312, v000001ff2f955450_313, v000001ff2f955450_314;
v000001ff2f955450_315 .array/port v000001ff2f955450, 315;
v000001ff2f955450_316 .array/port v000001ff2f955450, 316;
v000001ff2f955450_317 .array/port v000001ff2f955450, 317;
v000001ff2f955450_318 .array/port v000001ff2f955450, 318;
E_000001ff2f78f140/79 .event anyedge, v000001ff2f955450_315, v000001ff2f955450_316, v000001ff2f955450_317, v000001ff2f955450_318;
v000001ff2f955450_319 .array/port v000001ff2f955450, 319;
v000001ff2f955450_320 .array/port v000001ff2f955450, 320;
v000001ff2f955450_321 .array/port v000001ff2f955450, 321;
v000001ff2f955450_322 .array/port v000001ff2f955450, 322;
E_000001ff2f78f140/80 .event anyedge, v000001ff2f955450_319, v000001ff2f955450_320, v000001ff2f955450_321, v000001ff2f955450_322;
v000001ff2f955450_323 .array/port v000001ff2f955450, 323;
v000001ff2f955450_324 .array/port v000001ff2f955450, 324;
v000001ff2f955450_325 .array/port v000001ff2f955450, 325;
v000001ff2f955450_326 .array/port v000001ff2f955450, 326;
E_000001ff2f78f140/81 .event anyedge, v000001ff2f955450_323, v000001ff2f955450_324, v000001ff2f955450_325, v000001ff2f955450_326;
v000001ff2f955450_327 .array/port v000001ff2f955450, 327;
v000001ff2f955450_328 .array/port v000001ff2f955450, 328;
v000001ff2f955450_329 .array/port v000001ff2f955450, 329;
v000001ff2f955450_330 .array/port v000001ff2f955450, 330;
E_000001ff2f78f140/82 .event anyedge, v000001ff2f955450_327, v000001ff2f955450_328, v000001ff2f955450_329, v000001ff2f955450_330;
v000001ff2f955450_331 .array/port v000001ff2f955450, 331;
v000001ff2f955450_332 .array/port v000001ff2f955450, 332;
v000001ff2f955450_333 .array/port v000001ff2f955450, 333;
v000001ff2f955450_334 .array/port v000001ff2f955450, 334;
E_000001ff2f78f140/83 .event anyedge, v000001ff2f955450_331, v000001ff2f955450_332, v000001ff2f955450_333, v000001ff2f955450_334;
v000001ff2f955450_335 .array/port v000001ff2f955450, 335;
v000001ff2f955450_336 .array/port v000001ff2f955450, 336;
v000001ff2f955450_337 .array/port v000001ff2f955450, 337;
v000001ff2f955450_338 .array/port v000001ff2f955450, 338;
E_000001ff2f78f140/84 .event anyedge, v000001ff2f955450_335, v000001ff2f955450_336, v000001ff2f955450_337, v000001ff2f955450_338;
v000001ff2f955450_339 .array/port v000001ff2f955450, 339;
v000001ff2f955450_340 .array/port v000001ff2f955450, 340;
v000001ff2f955450_341 .array/port v000001ff2f955450, 341;
v000001ff2f955450_342 .array/port v000001ff2f955450, 342;
E_000001ff2f78f140/85 .event anyedge, v000001ff2f955450_339, v000001ff2f955450_340, v000001ff2f955450_341, v000001ff2f955450_342;
v000001ff2f955450_343 .array/port v000001ff2f955450, 343;
v000001ff2f955450_344 .array/port v000001ff2f955450, 344;
v000001ff2f955450_345 .array/port v000001ff2f955450, 345;
v000001ff2f955450_346 .array/port v000001ff2f955450, 346;
E_000001ff2f78f140/86 .event anyedge, v000001ff2f955450_343, v000001ff2f955450_344, v000001ff2f955450_345, v000001ff2f955450_346;
v000001ff2f955450_347 .array/port v000001ff2f955450, 347;
v000001ff2f955450_348 .array/port v000001ff2f955450, 348;
v000001ff2f955450_349 .array/port v000001ff2f955450, 349;
v000001ff2f955450_350 .array/port v000001ff2f955450, 350;
E_000001ff2f78f140/87 .event anyedge, v000001ff2f955450_347, v000001ff2f955450_348, v000001ff2f955450_349, v000001ff2f955450_350;
v000001ff2f955450_351 .array/port v000001ff2f955450, 351;
v000001ff2f955450_352 .array/port v000001ff2f955450, 352;
v000001ff2f955450_353 .array/port v000001ff2f955450, 353;
v000001ff2f955450_354 .array/port v000001ff2f955450, 354;
E_000001ff2f78f140/88 .event anyedge, v000001ff2f955450_351, v000001ff2f955450_352, v000001ff2f955450_353, v000001ff2f955450_354;
v000001ff2f955450_355 .array/port v000001ff2f955450, 355;
v000001ff2f955450_356 .array/port v000001ff2f955450, 356;
v000001ff2f955450_357 .array/port v000001ff2f955450, 357;
v000001ff2f955450_358 .array/port v000001ff2f955450, 358;
E_000001ff2f78f140/89 .event anyedge, v000001ff2f955450_355, v000001ff2f955450_356, v000001ff2f955450_357, v000001ff2f955450_358;
v000001ff2f955450_359 .array/port v000001ff2f955450, 359;
v000001ff2f955450_360 .array/port v000001ff2f955450, 360;
v000001ff2f955450_361 .array/port v000001ff2f955450, 361;
v000001ff2f955450_362 .array/port v000001ff2f955450, 362;
E_000001ff2f78f140/90 .event anyedge, v000001ff2f955450_359, v000001ff2f955450_360, v000001ff2f955450_361, v000001ff2f955450_362;
v000001ff2f955450_363 .array/port v000001ff2f955450, 363;
v000001ff2f955450_364 .array/port v000001ff2f955450, 364;
v000001ff2f955450_365 .array/port v000001ff2f955450, 365;
v000001ff2f955450_366 .array/port v000001ff2f955450, 366;
E_000001ff2f78f140/91 .event anyedge, v000001ff2f955450_363, v000001ff2f955450_364, v000001ff2f955450_365, v000001ff2f955450_366;
v000001ff2f955450_367 .array/port v000001ff2f955450, 367;
v000001ff2f955450_368 .array/port v000001ff2f955450, 368;
v000001ff2f955450_369 .array/port v000001ff2f955450, 369;
v000001ff2f955450_370 .array/port v000001ff2f955450, 370;
E_000001ff2f78f140/92 .event anyedge, v000001ff2f955450_367, v000001ff2f955450_368, v000001ff2f955450_369, v000001ff2f955450_370;
v000001ff2f955450_371 .array/port v000001ff2f955450, 371;
v000001ff2f955450_372 .array/port v000001ff2f955450, 372;
v000001ff2f955450_373 .array/port v000001ff2f955450, 373;
v000001ff2f955450_374 .array/port v000001ff2f955450, 374;
E_000001ff2f78f140/93 .event anyedge, v000001ff2f955450_371, v000001ff2f955450_372, v000001ff2f955450_373, v000001ff2f955450_374;
v000001ff2f955450_375 .array/port v000001ff2f955450, 375;
v000001ff2f955450_376 .array/port v000001ff2f955450, 376;
v000001ff2f955450_377 .array/port v000001ff2f955450, 377;
v000001ff2f955450_378 .array/port v000001ff2f955450, 378;
E_000001ff2f78f140/94 .event anyedge, v000001ff2f955450_375, v000001ff2f955450_376, v000001ff2f955450_377, v000001ff2f955450_378;
v000001ff2f955450_379 .array/port v000001ff2f955450, 379;
v000001ff2f955450_380 .array/port v000001ff2f955450, 380;
v000001ff2f955450_381 .array/port v000001ff2f955450, 381;
v000001ff2f955450_382 .array/port v000001ff2f955450, 382;
E_000001ff2f78f140/95 .event anyedge, v000001ff2f955450_379, v000001ff2f955450_380, v000001ff2f955450_381, v000001ff2f955450_382;
v000001ff2f955450_383 .array/port v000001ff2f955450, 383;
v000001ff2f955450_384 .array/port v000001ff2f955450, 384;
v000001ff2f955450_385 .array/port v000001ff2f955450, 385;
v000001ff2f955450_386 .array/port v000001ff2f955450, 386;
E_000001ff2f78f140/96 .event anyedge, v000001ff2f955450_383, v000001ff2f955450_384, v000001ff2f955450_385, v000001ff2f955450_386;
v000001ff2f955450_387 .array/port v000001ff2f955450, 387;
v000001ff2f955450_388 .array/port v000001ff2f955450, 388;
v000001ff2f955450_389 .array/port v000001ff2f955450, 389;
v000001ff2f955450_390 .array/port v000001ff2f955450, 390;
E_000001ff2f78f140/97 .event anyedge, v000001ff2f955450_387, v000001ff2f955450_388, v000001ff2f955450_389, v000001ff2f955450_390;
v000001ff2f955450_391 .array/port v000001ff2f955450, 391;
v000001ff2f955450_392 .array/port v000001ff2f955450, 392;
v000001ff2f955450_393 .array/port v000001ff2f955450, 393;
v000001ff2f955450_394 .array/port v000001ff2f955450, 394;
E_000001ff2f78f140/98 .event anyedge, v000001ff2f955450_391, v000001ff2f955450_392, v000001ff2f955450_393, v000001ff2f955450_394;
v000001ff2f955450_395 .array/port v000001ff2f955450, 395;
v000001ff2f955450_396 .array/port v000001ff2f955450, 396;
v000001ff2f955450_397 .array/port v000001ff2f955450, 397;
v000001ff2f955450_398 .array/port v000001ff2f955450, 398;
E_000001ff2f78f140/99 .event anyedge, v000001ff2f955450_395, v000001ff2f955450_396, v000001ff2f955450_397, v000001ff2f955450_398;
v000001ff2f955450_399 .array/port v000001ff2f955450, 399;
v000001ff2f955450_400 .array/port v000001ff2f955450, 400;
v000001ff2f955450_401 .array/port v000001ff2f955450, 401;
v000001ff2f955450_402 .array/port v000001ff2f955450, 402;
E_000001ff2f78f140/100 .event anyedge, v000001ff2f955450_399, v000001ff2f955450_400, v000001ff2f955450_401, v000001ff2f955450_402;
v000001ff2f955450_403 .array/port v000001ff2f955450, 403;
v000001ff2f955450_404 .array/port v000001ff2f955450, 404;
v000001ff2f955450_405 .array/port v000001ff2f955450, 405;
v000001ff2f955450_406 .array/port v000001ff2f955450, 406;
E_000001ff2f78f140/101 .event anyedge, v000001ff2f955450_403, v000001ff2f955450_404, v000001ff2f955450_405, v000001ff2f955450_406;
v000001ff2f955450_407 .array/port v000001ff2f955450, 407;
v000001ff2f955450_408 .array/port v000001ff2f955450, 408;
v000001ff2f955450_409 .array/port v000001ff2f955450, 409;
v000001ff2f955450_410 .array/port v000001ff2f955450, 410;
E_000001ff2f78f140/102 .event anyedge, v000001ff2f955450_407, v000001ff2f955450_408, v000001ff2f955450_409, v000001ff2f955450_410;
v000001ff2f955450_411 .array/port v000001ff2f955450, 411;
v000001ff2f955450_412 .array/port v000001ff2f955450, 412;
v000001ff2f955450_413 .array/port v000001ff2f955450, 413;
v000001ff2f955450_414 .array/port v000001ff2f955450, 414;
E_000001ff2f78f140/103 .event anyedge, v000001ff2f955450_411, v000001ff2f955450_412, v000001ff2f955450_413, v000001ff2f955450_414;
v000001ff2f955450_415 .array/port v000001ff2f955450, 415;
v000001ff2f955450_416 .array/port v000001ff2f955450, 416;
v000001ff2f955450_417 .array/port v000001ff2f955450, 417;
v000001ff2f955450_418 .array/port v000001ff2f955450, 418;
E_000001ff2f78f140/104 .event anyedge, v000001ff2f955450_415, v000001ff2f955450_416, v000001ff2f955450_417, v000001ff2f955450_418;
v000001ff2f955450_419 .array/port v000001ff2f955450, 419;
v000001ff2f955450_420 .array/port v000001ff2f955450, 420;
v000001ff2f955450_421 .array/port v000001ff2f955450, 421;
v000001ff2f955450_422 .array/port v000001ff2f955450, 422;
E_000001ff2f78f140/105 .event anyedge, v000001ff2f955450_419, v000001ff2f955450_420, v000001ff2f955450_421, v000001ff2f955450_422;
v000001ff2f955450_423 .array/port v000001ff2f955450, 423;
v000001ff2f955450_424 .array/port v000001ff2f955450, 424;
v000001ff2f955450_425 .array/port v000001ff2f955450, 425;
v000001ff2f955450_426 .array/port v000001ff2f955450, 426;
E_000001ff2f78f140/106 .event anyedge, v000001ff2f955450_423, v000001ff2f955450_424, v000001ff2f955450_425, v000001ff2f955450_426;
v000001ff2f955450_427 .array/port v000001ff2f955450, 427;
v000001ff2f955450_428 .array/port v000001ff2f955450, 428;
v000001ff2f955450_429 .array/port v000001ff2f955450, 429;
v000001ff2f955450_430 .array/port v000001ff2f955450, 430;
E_000001ff2f78f140/107 .event anyedge, v000001ff2f955450_427, v000001ff2f955450_428, v000001ff2f955450_429, v000001ff2f955450_430;
v000001ff2f955450_431 .array/port v000001ff2f955450, 431;
v000001ff2f955450_432 .array/port v000001ff2f955450, 432;
v000001ff2f955450_433 .array/port v000001ff2f955450, 433;
v000001ff2f955450_434 .array/port v000001ff2f955450, 434;
E_000001ff2f78f140/108 .event anyedge, v000001ff2f955450_431, v000001ff2f955450_432, v000001ff2f955450_433, v000001ff2f955450_434;
v000001ff2f955450_435 .array/port v000001ff2f955450, 435;
v000001ff2f955450_436 .array/port v000001ff2f955450, 436;
v000001ff2f955450_437 .array/port v000001ff2f955450, 437;
v000001ff2f955450_438 .array/port v000001ff2f955450, 438;
E_000001ff2f78f140/109 .event anyedge, v000001ff2f955450_435, v000001ff2f955450_436, v000001ff2f955450_437, v000001ff2f955450_438;
v000001ff2f955450_439 .array/port v000001ff2f955450, 439;
v000001ff2f955450_440 .array/port v000001ff2f955450, 440;
v000001ff2f955450_441 .array/port v000001ff2f955450, 441;
v000001ff2f955450_442 .array/port v000001ff2f955450, 442;
E_000001ff2f78f140/110 .event anyedge, v000001ff2f955450_439, v000001ff2f955450_440, v000001ff2f955450_441, v000001ff2f955450_442;
v000001ff2f955450_443 .array/port v000001ff2f955450, 443;
v000001ff2f955450_444 .array/port v000001ff2f955450, 444;
v000001ff2f955450_445 .array/port v000001ff2f955450, 445;
v000001ff2f955450_446 .array/port v000001ff2f955450, 446;
E_000001ff2f78f140/111 .event anyedge, v000001ff2f955450_443, v000001ff2f955450_444, v000001ff2f955450_445, v000001ff2f955450_446;
v000001ff2f955450_447 .array/port v000001ff2f955450, 447;
v000001ff2f955450_448 .array/port v000001ff2f955450, 448;
v000001ff2f955450_449 .array/port v000001ff2f955450, 449;
v000001ff2f955450_450 .array/port v000001ff2f955450, 450;
E_000001ff2f78f140/112 .event anyedge, v000001ff2f955450_447, v000001ff2f955450_448, v000001ff2f955450_449, v000001ff2f955450_450;
v000001ff2f955450_451 .array/port v000001ff2f955450, 451;
v000001ff2f955450_452 .array/port v000001ff2f955450, 452;
v000001ff2f955450_453 .array/port v000001ff2f955450, 453;
v000001ff2f955450_454 .array/port v000001ff2f955450, 454;
E_000001ff2f78f140/113 .event anyedge, v000001ff2f955450_451, v000001ff2f955450_452, v000001ff2f955450_453, v000001ff2f955450_454;
v000001ff2f955450_455 .array/port v000001ff2f955450, 455;
v000001ff2f955450_456 .array/port v000001ff2f955450, 456;
v000001ff2f955450_457 .array/port v000001ff2f955450, 457;
v000001ff2f955450_458 .array/port v000001ff2f955450, 458;
E_000001ff2f78f140/114 .event anyedge, v000001ff2f955450_455, v000001ff2f955450_456, v000001ff2f955450_457, v000001ff2f955450_458;
v000001ff2f955450_459 .array/port v000001ff2f955450, 459;
v000001ff2f955450_460 .array/port v000001ff2f955450, 460;
v000001ff2f955450_461 .array/port v000001ff2f955450, 461;
v000001ff2f955450_462 .array/port v000001ff2f955450, 462;
E_000001ff2f78f140/115 .event anyedge, v000001ff2f955450_459, v000001ff2f955450_460, v000001ff2f955450_461, v000001ff2f955450_462;
v000001ff2f955450_463 .array/port v000001ff2f955450, 463;
v000001ff2f955450_464 .array/port v000001ff2f955450, 464;
v000001ff2f955450_465 .array/port v000001ff2f955450, 465;
v000001ff2f955450_466 .array/port v000001ff2f955450, 466;
E_000001ff2f78f140/116 .event anyedge, v000001ff2f955450_463, v000001ff2f955450_464, v000001ff2f955450_465, v000001ff2f955450_466;
v000001ff2f955450_467 .array/port v000001ff2f955450, 467;
v000001ff2f955450_468 .array/port v000001ff2f955450, 468;
v000001ff2f955450_469 .array/port v000001ff2f955450, 469;
v000001ff2f955450_470 .array/port v000001ff2f955450, 470;
E_000001ff2f78f140/117 .event anyedge, v000001ff2f955450_467, v000001ff2f955450_468, v000001ff2f955450_469, v000001ff2f955450_470;
v000001ff2f955450_471 .array/port v000001ff2f955450, 471;
v000001ff2f955450_472 .array/port v000001ff2f955450, 472;
v000001ff2f955450_473 .array/port v000001ff2f955450, 473;
v000001ff2f955450_474 .array/port v000001ff2f955450, 474;
E_000001ff2f78f140/118 .event anyedge, v000001ff2f955450_471, v000001ff2f955450_472, v000001ff2f955450_473, v000001ff2f955450_474;
v000001ff2f955450_475 .array/port v000001ff2f955450, 475;
v000001ff2f955450_476 .array/port v000001ff2f955450, 476;
v000001ff2f955450_477 .array/port v000001ff2f955450, 477;
v000001ff2f955450_478 .array/port v000001ff2f955450, 478;
E_000001ff2f78f140/119 .event anyedge, v000001ff2f955450_475, v000001ff2f955450_476, v000001ff2f955450_477, v000001ff2f955450_478;
v000001ff2f955450_479 .array/port v000001ff2f955450, 479;
v000001ff2f955450_480 .array/port v000001ff2f955450, 480;
v000001ff2f955450_481 .array/port v000001ff2f955450, 481;
v000001ff2f955450_482 .array/port v000001ff2f955450, 482;
E_000001ff2f78f140/120 .event anyedge, v000001ff2f955450_479, v000001ff2f955450_480, v000001ff2f955450_481, v000001ff2f955450_482;
v000001ff2f955450_483 .array/port v000001ff2f955450, 483;
v000001ff2f955450_484 .array/port v000001ff2f955450, 484;
v000001ff2f955450_485 .array/port v000001ff2f955450, 485;
v000001ff2f955450_486 .array/port v000001ff2f955450, 486;
E_000001ff2f78f140/121 .event anyedge, v000001ff2f955450_483, v000001ff2f955450_484, v000001ff2f955450_485, v000001ff2f955450_486;
v000001ff2f955450_487 .array/port v000001ff2f955450, 487;
v000001ff2f955450_488 .array/port v000001ff2f955450, 488;
v000001ff2f955450_489 .array/port v000001ff2f955450, 489;
v000001ff2f955450_490 .array/port v000001ff2f955450, 490;
E_000001ff2f78f140/122 .event anyedge, v000001ff2f955450_487, v000001ff2f955450_488, v000001ff2f955450_489, v000001ff2f955450_490;
v000001ff2f955450_491 .array/port v000001ff2f955450, 491;
v000001ff2f955450_492 .array/port v000001ff2f955450, 492;
v000001ff2f955450_493 .array/port v000001ff2f955450, 493;
v000001ff2f955450_494 .array/port v000001ff2f955450, 494;
E_000001ff2f78f140/123 .event anyedge, v000001ff2f955450_491, v000001ff2f955450_492, v000001ff2f955450_493, v000001ff2f955450_494;
v000001ff2f955450_495 .array/port v000001ff2f955450, 495;
v000001ff2f955450_496 .array/port v000001ff2f955450, 496;
v000001ff2f955450_497 .array/port v000001ff2f955450, 497;
v000001ff2f955450_498 .array/port v000001ff2f955450, 498;
E_000001ff2f78f140/124 .event anyedge, v000001ff2f955450_495, v000001ff2f955450_496, v000001ff2f955450_497, v000001ff2f955450_498;
v000001ff2f955450_499 .array/port v000001ff2f955450, 499;
v000001ff2f955450_500 .array/port v000001ff2f955450, 500;
v000001ff2f955450_501 .array/port v000001ff2f955450, 501;
v000001ff2f955450_502 .array/port v000001ff2f955450, 502;
E_000001ff2f78f140/125 .event anyedge, v000001ff2f955450_499, v000001ff2f955450_500, v000001ff2f955450_501, v000001ff2f955450_502;
v000001ff2f955450_503 .array/port v000001ff2f955450, 503;
v000001ff2f955450_504 .array/port v000001ff2f955450, 504;
v000001ff2f955450_505 .array/port v000001ff2f955450, 505;
v000001ff2f955450_506 .array/port v000001ff2f955450, 506;
E_000001ff2f78f140/126 .event anyedge, v000001ff2f955450_503, v000001ff2f955450_504, v000001ff2f955450_505, v000001ff2f955450_506;
v000001ff2f955450_507 .array/port v000001ff2f955450, 507;
v000001ff2f955450_508 .array/port v000001ff2f955450, 508;
v000001ff2f955450_509 .array/port v000001ff2f955450, 509;
v000001ff2f955450_510 .array/port v000001ff2f955450, 510;
E_000001ff2f78f140/127 .event anyedge, v000001ff2f955450_507, v000001ff2f955450_508, v000001ff2f955450_509, v000001ff2f955450_510;
v000001ff2f955450_511 .array/port v000001ff2f955450, 511;
v000001ff2f955450_512 .array/port v000001ff2f955450, 512;
v000001ff2f955450_513 .array/port v000001ff2f955450, 513;
v000001ff2f955450_514 .array/port v000001ff2f955450, 514;
E_000001ff2f78f140/128 .event anyedge, v000001ff2f955450_511, v000001ff2f955450_512, v000001ff2f955450_513, v000001ff2f955450_514;
v000001ff2f955450_515 .array/port v000001ff2f955450, 515;
v000001ff2f955450_516 .array/port v000001ff2f955450, 516;
v000001ff2f955450_517 .array/port v000001ff2f955450, 517;
v000001ff2f955450_518 .array/port v000001ff2f955450, 518;
E_000001ff2f78f140/129 .event anyedge, v000001ff2f955450_515, v000001ff2f955450_516, v000001ff2f955450_517, v000001ff2f955450_518;
v000001ff2f955450_519 .array/port v000001ff2f955450, 519;
v000001ff2f955450_520 .array/port v000001ff2f955450, 520;
v000001ff2f955450_521 .array/port v000001ff2f955450, 521;
v000001ff2f955450_522 .array/port v000001ff2f955450, 522;
E_000001ff2f78f140/130 .event anyedge, v000001ff2f955450_519, v000001ff2f955450_520, v000001ff2f955450_521, v000001ff2f955450_522;
v000001ff2f955450_523 .array/port v000001ff2f955450, 523;
v000001ff2f955450_524 .array/port v000001ff2f955450, 524;
v000001ff2f955450_525 .array/port v000001ff2f955450, 525;
v000001ff2f955450_526 .array/port v000001ff2f955450, 526;
E_000001ff2f78f140/131 .event anyedge, v000001ff2f955450_523, v000001ff2f955450_524, v000001ff2f955450_525, v000001ff2f955450_526;
v000001ff2f955450_527 .array/port v000001ff2f955450, 527;
v000001ff2f955450_528 .array/port v000001ff2f955450, 528;
v000001ff2f955450_529 .array/port v000001ff2f955450, 529;
v000001ff2f955450_530 .array/port v000001ff2f955450, 530;
E_000001ff2f78f140/132 .event anyedge, v000001ff2f955450_527, v000001ff2f955450_528, v000001ff2f955450_529, v000001ff2f955450_530;
v000001ff2f955450_531 .array/port v000001ff2f955450, 531;
v000001ff2f955450_532 .array/port v000001ff2f955450, 532;
v000001ff2f955450_533 .array/port v000001ff2f955450, 533;
v000001ff2f955450_534 .array/port v000001ff2f955450, 534;
E_000001ff2f78f140/133 .event anyedge, v000001ff2f955450_531, v000001ff2f955450_532, v000001ff2f955450_533, v000001ff2f955450_534;
v000001ff2f955450_535 .array/port v000001ff2f955450, 535;
v000001ff2f955450_536 .array/port v000001ff2f955450, 536;
v000001ff2f955450_537 .array/port v000001ff2f955450, 537;
v000001ff2f955450_538 .array/port v000001ff2f955450, 538;
E_000001ff2f78f140/134 .event anyedge, v000001ff2f955450_535, v000001ff2f955450_536, v000001ff2f955450_537, v000001ff2f955450_538;
v000001ff2f955450_539 .array/port v000001ff2f955450, 539;
v000001ff2f955450_540 .array/port v000001ff2f955450, 540;
v000001ff2f955450_541 .array/port v000001ff2f955450, 541;
v000001ff2f955450_542 .array/port v000001ff2f955450, 542;
E_000001ff2f78f140/135 .event anyedge, v000001ff2f955450_539, v000001ff2f955450_540, v000001ff2f955450_541, v000001ff2f955450_542;
v000001ff2f955450_543 .array/port v000001ff2f955450, 543;
v000001ff2f955450_544 .array/port v000001ff2f955450, 544;
v000001ff2f955450_545 .array/port v000001ff2f955450, 545;
v000001ff2f955450_546 .array/port v000001ff2f955450, 546;
E_000001ff2f78f140/136 .event anyedge, v000001ff2f955450_543, v000001ff2f955450_544, v000001ff2f955450_545, v000001ff2f955450_546;
v000001ff2f955450_547 .array/port v000001ff2f955450, 547;
v000001ff2f955450_548 .array/port v000001ff2f955450, 548;
v000001ff2f955450_549 .array/port v000001ff2f955450, 549;
v000001ff2f955450_550 .array/port v000001ff2f955450, 550;
E_000001ff2f78f140/137 .event anyedge, v000001ff2f955450_547, v000001ff2f955450_548, v000001ff2f955450_549, v000001ff2f955450_550;
v000001ff2f955450_551 .array/port v000001ff2f955450, 551;
v000001ff2f955450_552 .array/port v000001ff2f955450, 552;
v000001ff2f955450_553 .array/port v000001ff2f955450, 553;
v000001ff2f955450_554 .array/port v000001ff2f955450, 554;
E_000001ff2f78f140/138 .event anyedge, v000001ff2f955450_551, v000001ff2f955450_552, v000001ff2f955450_553, v000001ff2f955450_554;
v000001ff2f955450_555 .array/port v000001ff2f955450, 555;
v000001ff2f955450_556 .array/port v000001ff2f955450, 556;
v000001ff2f955450_557 .array/port v000001ff2f955450, 557;
v000001ff2f955450_558 .array/port v000001ff2f955450, 558;
E_000001ff2f78f140/139 .event anyedge, v000001ff2f955450_555, v000001ff2f955450_556, v000001ff2f955450_557, v000001ff2f955450_558;
v000001ff2f955450_559 .array/port v000001ff2f955450, 559;
v000001ff2f955450_560 .array/port v000001ff2f955450, 560;
v000001ff2f955450_561 .array/port v000001ff2f955450, 561;
v000001ff2f955450_562 .array/port v000001ff2f955450, 562;
E_000001ff2f78f140/140 .event anyedge, v000001ff2f955450_559, v000001ff2f955450_560, v000001ff2f955450_561, v000001ff2f955450_562;
v000001ff2f955450_563 .array/port v000001ff2f955450, 563;
v000001ff2f955450_564 .array/port v000001ff2f955450, 564;
v000001ff2f955450_565 .array/port v000001ff2f955450, 565;
v000001ff2f955450_566 .array/port v000001ff2f955450, 566;
E_000001ff2f78f140/141 .event anyedge, v000001ff2f955450_563, v000001ff2f955450_564, v000001ff2f955450_565, v000001ff2f955450_566;
v000001ff2f955450_567 .array/port v000001ff2f955450, 567;
v000001ff2f955450_568 .array/port v000001ff2f955450, 568;
v000001ff2f955450_569 .array/port v000001ff2f955450, 569;
v000001ff2f955450_570 .array/port v000001ff2f955450, 570;
E_000001ff2f78f140/142 .event anyedge, v000001ff2f955450_567, v000001ff2f955450_568, v000001ff2f955450_569, v000001ff2f955450_570;
v000001ff2f955450_571 .array/port v000001ff2f955450, 571;
v000001ff2f955450_572 .array/port v000001ff2f955450, 572;
v000001ff2f955450_573 .array/port v000001ff2f955450, 573;
v000001ff2f955450_574 .array/port v000001ff2f955450, 574;
E_000001ff2f78f140/143 .event anyedge, v000001ff2f955450_571, v000001ff2f955450_572, v000001ff2f955450_573, v000001ff2f955450_574;
v000001ff2f955450_575 .array/port v000001ff2f955450, 575;
v000001ff2f955450_576 .array/port v000001ff2f955450, 576;
v000001ff2f955450_577 .array/port v000001ff2f955450, 577;
v000001ff2f955450_578 .array/port v000001ff2f955450, 578;
E_000001ff2f78f140/144 .event anyedge, v000001ff2f955450_575, v000001ff2f955450_576, v000001ff2f955450_577, v000001ff2f955450_578;
v000001ff2f955450_579 .array/port v000001ff2f955450, 579;
v000001ff2f955450_580 .array/port v000001ff2f955450, 580;
v000001ff2f955450_581 .array/port v000001ff2f955450, 581;
v000001ff2f955450_582 .array/port v000001ff2f955450, 582;
E_000001ff2f78f140/145 .event anyedge, v000001ff2f955450_579, v000001ff2f955450_580, v000001ff2f955450_581, v000001ff2f955450_582;
v000001ff2f955450_583 .array/port v000001ff2f955450, 583;
v000001ff2f955450_584 .array/port v000001ff2f955450, 584;
v000001ff2f955450_585 .array/port v000001ff2f955450, 585;
v000001ff2f955450_586 .array/port v000001ff2f955450, 586;
E_000001ff2f78f140/146 .event anyedge, v000001ff2f955450_583, v000001ff2f955450_584, v000001ff2f955450_585, v000001ff2f955450_586;
v000001ff2f955450_587 .array/port v000001ff2f955450, 587;
v000001ff2f955450_588 .array/port v000001ff2f955450, 588;
v000001ff2f955450_589 .array/port v000001ff2f955450, 589;
v000001ff2f955450_590 .array/port v000001ff2f955450, 590;
E_000001ff2f78f140/147 .event anyedge, v000001ff2f955450_587, v000001ff2f955450_588, v000001ff2f955450_589, v000001ff2f955450_590;
v000001ff2f955450_591 .array/port v000001ff2f955450, 591;
v000001ff2f955450_592 .array/port v000001ff2f955450, 592;
v000001ff2f955450_593 .array/port v000001ff2f955450, 593;
v000001ff2f955450_594 .array/port v000001ff2f955450, 594;
E_000001ff2f78f140/148 .event anyedge, v000001ff2f955450_591, v000001ff2f955450_592, v000001ff2f955450_593, v000001ff2f955450_594;
v000001ff2f955450_595 .array/port v000001ff2f955450, 595;
v000001ff2f955450_596 .array/port v000001ff2f955450, 596;
v000001ff2f955450_597 .array/port v000001ff2f955450, 597;
v000001ff2f955450_598 .array/port v000001ff2f955450, 598;
E_000001ff2f78f140/149 .event anyedge, v000001ff2f955450_595, v000001ff2f955450_596, v000001ff2f955450_597, v000001ff2f955450_598;
v000001ff2f955450_599 .array/port v000001ff2f955450, 599;
v000001ff2f955450_600 .array/port v000001ff2f955450, 600;
v000001ff2f955450_601 .array/port v000001ff2f955450, 601;
v000001ff2f955450_602 .array/port v000001ff2f955450, 602;
E_000001ff2f78f140/150 .event anyedge, v000001ff2f955450_599, v000001ff2f955450_600, v000001ff2f955450_601, v000001ff2f955450_602;
v000001ff2f955450_603 .array/port v000001ff2f955450, 603;
v000001ff2f955450_604 .array/port v000001ff2f955450, 604;
v000001ff2f955450_605 .array/port v000001ff2f955450, 605;
v000001ff2f955450_606 .array/port v000001ff2f955450, 606;
E_000001ff2f78f140/151 .event anyedge, v000001ff2f955450_603, v000001ff2f955450_604, v000001ff2f955450_605, v000001ff2f955450_606;
v000001ff2f955450_607 .array/port v000001ff2f955450, 607;
v000001ff2f955450_608 .array/port v000001ff2f955450, 608;
v000001ff2f955450_609 .array/port v000001ff2f955450, 609;
v000001ff2f955450_610 .array/port v000001ff2f955450, 610;
E_000001ff2f78f140/152 .event anyedge, v000001ff2f955450_607, v000001ff2f955450_608, v000001ff2f955450_609, v000001ff2f955450_610;
v000001ff2f955450_611 .array/port v000001ff2f955450, 611;
v000001ff2f955450_612 .array/port v000001ff2f955450, 612;
v000001ff2f955450_613 .array/port v000001ff2f955450, 613;
v000001ff2f955450_614 .array/port v000001ff2f955450, 614;
E_000001ff2f78f140/153 .event anyedge, v000001ff2f955450_611, v000001ff2f955450_612, v000001ff2f955450_613, v000001ff2f955450_614;
v000001ff2f955450_615 .array/port v000001ff2f955450, 615;
v000001ff2f955450_616 .array/port v000001ff2f955450, 616;
v000001ff2f955450_617 .array/port v000001ff2f955450, 617;
v000001ff2f955450_618 .array/port v000001ff2f955450, 618;
E_000001ff2f78f140/154 .event anyedge, v000001ff2f955450_615, v000001ff2f955450_616, v000001ff2f955450_617, v000001ff2f955450_618;
v000001ff2f955450_619 .array/port v000001ff2f955450, 619;
v000001ff2f955450_620 .array/port v000001ff2f955450, 620;
v000001ff2f955450_621 .array/port v000001ff2f955450, 621;
v000001ff2f955450_622 .array/port v000001ff2f955450, 622;
E_000001ff2f78f140/155 .event anyedge, v000001ff2f955450_619, v000001ff2f955450_620, v000001ff2f955450_621, v000001ff2f955450_622;
v000001ff2f955450_623 .array/port v000001ff2f955450, 623;
v000001ff2f955450_624 .array/port v000001ff2f955450, 624;
v000001ff2f955450_625 .array/port v000001ff2f955450, 625;
v000001ff2f955450_626 .array/port v000001ff2f955450, 626;
E_000001ff2f78f140/156 .event anyedge, v000001ff2f955450_623, v000001ff2f955450_624, v000001ff2f955450_625, v000001ff2f955450_626;
v000001ff2f955450_627 .array/port v000001ff2f955450, 627;
v000001ff2f955450_628 .array/port v000001ff2f955450, 628;
v000001ff2f955450_629 .array/port v000001ff2f955450, 629;
v000001ff2f955450_630 .array/port v000001ff2f955450, 630;
E_000001ff2f78f140/157 .event anyedge, v000001ff2f955450_627, v000001ff2f955450_628, v000001ff2f955450_629, v000001ff2f955450_630;
v000001ff2f955450_631 .array/port v000001ff2f955450, 631;
v000001ff2f955450_632 .array/port v000001ff2f955450, 632;
v000001ff2f955450_633 .array/port v000001ff2f955450, 633;
v000001ff2f955450_634 .array/port v000001ff2f955450, 634;
E_000001ff2f78f140/158 .event anyedge, v000001ff2f955450_631, v000001ff2f955450_632, v000001ff2f955450_633, v000001ff2f955450_634;
v000001ff2f955450_635 .array/port v000001ff2f955450, 635;
v000001ff2f955450_636 .array/port v000001ff2f955450, 636;
v000001ff2f955450_637 .array/port v000001ff2f955450, 637;
v000001ff2f955450_638 .array/port v000001ff2f955450, 638;
E_000001ff2f78f140/159 .event anyedge, v000001ff2f955450_635, v000001ff2f955450_636, v000001ff2f955450_637, v000001ff2f955450_638;
v000001ff2f955450_639 .array/port v000001ff2f955450, 639;
v000001ff2f955450_640 .array/port v000001ff2f955450, 640;
v000001ff2f955450_641 .array/port v000001ff2f955450, 641;
v000001ff2f955450_642 .array/port v000001ff2f955450, 642;
E_000001ff2f78f140/160 .event anyedge, v000001ff2f955450_639, v000001ff2f955450_640, v000001ff2f955450_641, v000001ff2f955450_642;
v000001ff2f955450_643 .array/port v000001ff2f955450, 643;
v000001ff2f955450_644 .array/port v000001ff2f955450, 644;
v000001ff2f955450_645 .array/port v000001ff2f955450, 645;
v000001ff2f955450_646 .array/port v000001ff2f955450, 646;
E_000001ff2f78f140/161 .event anyedge, v000001ff2f955450_643, v000001ff2f955450_644, v000001ff2f955450_645, v000001ff2f955450_646;
v000001ff2f955450_647 .array/port v000001ff2f955450, 647;
v000001ff2f955450_648 .array/port v000001ff2f955450, 648;
v000001ff2f955450_649 .array/port v000001ff2f955450, 649;
v000001ff2f955450_650 .array/port v000001ff2f955450, 650;
E_000001ff2f78f140/162 .event anyedge, v000001ff2f955450_647, v000001ff2f955450_648, v000001ff2f955450_649, v000001ff2f955450_650;
v000001ff2f955450_651 .array/port v000001ff2f955450, 651;
v000001ff2f955450_652 .array/port v000001ff2f955450, 652;
v000001ff2f955450_653 .array/port v000001ff2f955450, 653;
v000001ff2f955450_654 .array/port v000001ff2f955450, 654;
E_000001ff2f78f140/163 .event anyedge, v000001ff2f955450_651, v000001ff2f955450_652, v000001ff2f955450_653, v000001ff2f955450_654;
v000001ff2f955450_655 .array/port v000001ff2f955450, 655;
v000001ff2f955450_656 .array/port v000001ff2f955450, 656;
v000001ff2f955450_657 .array/port v000001ff2f955450, 657;
v000001ff2f955450_658 .array/port v000001ff2f955450, 658;
E_000001ff2f78f140/164 .event anyedge, v000001ff2f955450_655, v000001ff2f955450_656, v000001ff2f955450_657, v000001ff2f955450_658;
v000001ff2f955450_659 .array/port v000001ff2f955450, 659;
v000001ff2f955450_660 .array/port v000001ff2f955450, 660;
v000001ff2f955450_661 .array/port v000001ff2f955450, 661;
v000001ff2f955450_662 .array/port v000001ff2f955450, 662;
E_000001ff2f78f140/165 .event anyedge, v000001ff2f955450_659, v000001ff2f955450_660, v000001ff2f955450_661, v000001ff2f955450_662;
v000001ff2f955450_663 .array/port v000001ff2f955450, 663;
v000001ff2f955450_664 .array/port v000001ff2f955450, 664;
v000001ff2f955450_665 .array/port v000001ff2f955450, 665;
v000001ff2f955450_666 .array/port v000001ff2f955450, 666;
E_000001ff2f78f140/166 .event anyedge, v000001ff2f955450_663, v000001ff2f955450_664, v000001ff2f955450_665, v000001ff2f955450_666;
v000001ff2f955450_667 .array/port v000001ff2f955450, 667;
v000001ff2f955450_668 .array/port v000001ff2f955450, 668;
v000001ff2f955450_669 .array/port v000001ff2f955450, 669;
v000001ff2f955450_670 .array/port v000001ff2f955450, 670;
E_000001ff2f78f140/167 .event anyedge, v000001ff2f955450_667, v000001ff2f955450_668, v000001ff2f955450_669, v000001ff2f955450_670;
v000001ff2f955450_671 .array/port v000001ff2f955450, 671;
v000001ff2f955450_672 .array/port v000001ff2f955450, 672;
v000001ff2f955450_673 .array/port v000001ff2f955450, 673;
v000001ff2f955450_674 .array/port v000001ff2f955450, 674;
E_000001ff2f78f140/168 .event anyedge, v000001ff2f955450_671, v000001ff2f955450_672, v000001ff2f955450_673, v000001ff2f955450_674;
v000001ff2f955450_675 .array/port v000001ff2f955450, 675;
v000001ff2f955450_676 .array/port v000001ff2f955450, 676;
v000001ff2f955450_677 .array/port v000001ff2f955450, 677;
v000001ff2f955450_678 .array/port v000001ff2f955450, 678;
E_000001ff2f78f140/169 .event anyedge, v000001ff2f955450_675, v000001ff2f955450_676, v000001ff2f955450_677, v000001ff2f955450_678;
v000001ff2f955450_679 .array/port v000001ff2f955450, 679;
v000001ff2f955450_680 .array/port v000001ff2f955450, 680;
v000001ff2f955450_681 .array/port v000001ff2f955450, 681;
v000001ff2f955450_682 .array/port v000001ff2f955450, 682;
E_000001ff2f78f140/170 .event anyedge, v000001ff2f955450_679, v000001ff2f955450_680, v000001ff2f955450_681, v000001ff2f955450_682;
v000001ff2f955450_683 .array/port v000001ff2f955450, 683;
v000001ff2f955450_684 .array/port v000001ff2f955450, 684;
v000001ff2f955450_685 .array/port v000001ff2f955450, 685;
v000001ff2f955450_686 .array/port v000001ff2f955450, 686;
E_000001ff2f78f140/171 .event anyedge, v000001ff2f955450_683, v000001ff2f955450_684, v000001ff2f955450_685, v000001ff2f955450_686;
v000001ff2f955450_687 .array/port v000001ff2f955450, 687;
v000001ff2f955450_688 .array/port v000001ff2f955450, 688;
v000001ff2f955450_689 .array/port v000001ff2f955450, 689;
v000001ff2f955450_690 .array/port v000001ff2f955450, 690;
E_000001ff2f78f140/172 .event anyedge, v000001ff2f955450_687, v000001ff2f955450_688, v000001ff2f955450_689, v000001ff2f955450_690;
v000001ff2f955450_691 .array/port v000001ff2f955450, 691;
v000001ff2f955450_692 .array/port v000001ff2f955450, 692;
v000001ff2f955450_693 .array/port v000001ff2f955450, 693;
v000001ff2f955450_694 .array/port v000001ff2f955450, 694;
E_000001ff2f78f140/173 .event anyedge, v000001ff2f955450_691, v000001ff2f955450_692, v000001ff2f955450_693, v000001ff2f955450_694;
v000001ff2f955450_695 .array/port v000001ff2f955450, 695;
v000001ff2f955450_696 .array/port v000001ff2f955450, 696;
v000001ff2f955450_697 .array/port v000001ff2f955450, 697;
v000001ff2f955450_698 .array/port v000001ff2f955450, 698;
E_000001ff2f78f140/174 .event anyedge, v000001ff2f955450_695, v000001ff2f955450_696, v000001ff2f955450_697, v000001ff2f955450_698;
v000001ff2f955450_699 .array/port v000001ff2f955450, 699;
v000001ff2f955450_700 .array/port v000001ff2f955450, 700;
v000001ff2f955450_701 .array/port v000001ff2f955450, 701;
v000001ff2f955450_702 .array/port v000001ff2f955450, 702;
E_000001ff2f78f140/175 .event anyedge, v000001ff2f955450_699, v000001ff2f955450_700, v000001ff2f955450_701, v000001ff2f955450_702;
v000001ff2f955450_703 .array/port v000001ff2f955450, 703;
v000001ff2f955450_704 .array/port v000001ff2f955450, 704;
v000001ff2f955450_705 .array/port v000001ff2f955450, 705;
v000001ff2f955450_706 .array/port v000001ff2f955450, 706;
E_000001ff2f78f140/176 .event anyedge, v000001ff2f955450_703, v000001ff2f955450_704, v000001ff2f955450_705, v000001ff2f955450_706;
v000001ff2f955450_707 .array/port v000001ff2f955450, 707;
v000001ff2f955450_708 .array/port v000001ff2f955450, 708;
v000001ff2f955450_709 .array/port v000001ff2f955450, 709;
v000001ff2f955450_710 .array/port v000001ff2f955450, 710;
E_000001ff2f78f140/177 .event anyedge, v000001ff2f955450_707, v000001ff2f955450_708, v000001ff2f955450_709, v000001ff2f955450_710;
v000001ff2f955450_711 .array/port v000001ff2f955450, 711;
v000001ff2f955450_712 .array/port v000001ff2f955450, 712;
v000001ff2f955450_713 .array/port v000001ff2f955450, 713;
v000001ff2f955450_714 .array/port v000001ff2f955450, 714;
E_000001ff2f78f140/178 .event anyedge, v000001ff2f955450_711, v000001ff2f955450_712, v000001ff2f955450_713, v000001ff2f955450_714;
v000001ff2f955450_715 .array/port v000001ff2f955450, 715;
v000001ff2f955450_716 .array/port v000001ff2f955450, 716;
v000001ff2f955450_717 .array/port v000001ff2f955450, 717;
v000001ff2f955450_718 .array/port v000001ff2f955450, 718;
E_000001ff2f78f140/179 .event anyedge, v000001ff2f955450_715, v000001ff2f955450_716, v000001ff2f955450_717, v000001ff2f955450_718;
v000001ff2f955450_719 .array/port v000001ff2f955450, 719;
v000001ff2f955450_720 .array/port v000001ff2f955450, 720;
v000001ff2f955450_721 .array/port v000001ff2f955450, 721;
v000001ff2f955450_722 .array/port v000001ff2f955450, 722;
E_000001ff2f78f140/180 .event anyedge, v000001ff2f955450_719, v000001ff2f955450_720, v000001ff2f955450_721, v000001ff2f955450_722;
v000001ff2f955450_723 .array/port v000001ff2f955450, 723;
v000001ff2f955450_724 .array/port v000001ff2f955450, 724;
v000001ff2f955450_725 .array/port v000001ff2f955450, 725;
v000001ff2f955450_726 .array/port v000001ff2f955450, 726;
E_000001ff2f78f140/181 .event anyedge, v000001ff2f955450_723, v000001ff2f955450_724, v000001ff2f955450_725, v000001ff2f955450_726;
v000001ff2f955450_727 .array/port v000001ff2f955450, 727;
v000001ff2f955450_728 .array/port v000001ff2f955450, 728;
E_000001ff2f78f140/182 .event anyedge, v000001ff2f955450_727, v000001ff2f955450_728;
E_000001ff2f78f140 .event/or E_000001ff2f78f140/0, E_000001ff2f78f140/1, E_000001ff2f78f140/2, E_000001ff2f78f140/3, E_000001ff2f78f140/4, E_000001ff2f78f140/5, E_000001ff2f78f140/6, E_000001ff2f78f140/7, E_000001ff2f78f140/8, E_000001ff2f78f140/9, E_000001ff2f78f140/10, E_000001ff2f78f140/11, E_000001ff2f78f140/12, E_000001ff2f78f140/13, E_000001ff2f78f140/14, E_000001ff2f78f140/15, E_000001ff2f78f140/16, E_000001ff2f78f140/17, E_000001ff2f78f140/18, E_000001ff2f78f140/19, E_000001ff2f78f140/20, E_000001ff2f78f140/21, E_000001ff2f78f140/22, E_000001ff2f78f140/23, E_000001ff2f78f140/24, E_000001ff2f78f140/25, E_000001ff2f78f140/26, E_000001ff2f78f140/27, E_000001ff2f78f140/28, E_000001ff2f78f140/29, E_000001ff2f78f140/30, E_000001ff2f78f140/31, E_000001ff2f78f140/32, E_000001ff2f78f140/33, E_000001ff2f78f140/34, E_000001ff2f78f140/35, E_000001ff2f78f140/36, E_000001ff2f78f140/37, E_000001ff2f78f140/38, E_000001ff2f78f140/39, E_000001ff2f78f140/40, E_000001ff2f78f140/41, E_000001ff2f78f140/42, E_000001ff2f78f140/43, E_000001ff2f78f140/44, E_000001ff2f78f140/45, E_000001ff2f78f140/46, E_000001ff2f78f140/47, E_000001ff2f78f140/48, E_000001ff2f78f140/49, E_000001ff2f78f140/50, E_000001ff2f78f140/51, E_000001ff2f78f140/52, E_000001ff2f78f140/53, E_000001ff2f78f140/54, E_000001ff2f78f140/55, E_000001ff2f78f140/56, E_000001ff2f78f140/57, E_000001ff2f78f140/58, E_000001ff2f78f140/59, E_000001ff2f78f140/60, E_000001ff2f78f140/61, E_000001ff2f78f140/62, E_000001ff2f78f140/63, E_000001ff2f78f140/64, E_000001ff2f78f140/65, E_000001ff2f78f140/66, E_000001ff2f78f140/67, E_000001ff2f78f140/68, E_000001ff2f78f140/69, E_000001ff2f78f140/70, E_000001ff2f78f140/71, E_000001ff2f78f140/72, E_000001ff2f78f140/73, E_000001ff2f78f140/74, E_000001ff2f78f140/75, E_000001ff2f78f140/76, E_000001ff2f78f140/77, E_000001ff2f78f140/78, E_000001ff2f78f140/79, E_000001ff2f78f140/80, E_000001ff2f78f140/81, E_000001ff2f78f140/82, E_000001ff2f78f140/83, E_000001ff2f78f140/84, E_000001ff2f78f140/85, E_000001ff2f78f140/86, E_000001ff2f78f140/87, E_000001ff2f78f140/88, E_000001ff2f78f140/89, E_000001ff2f78f140/90, E_000001ff2f78f140/91, E_000001ff2f78f140/92, E_000001ff2f78f140/93, E_000001ff2f78f140/94, E_000001ff2f78f140/95, E_000001ff2f78f140/96, E_000001ff2f78f140/97, E_000001ff2f78f140/98, E_000001ff2f78f140/99, E_000001ff2f78f140/100, E_000001ff2f78f140/101, E_000001ff2f78f140/102, E_000001ff2f78f140/103, E_000001ff2f78f140/104, E_000001ff2f78f140/105, E_000001ff2f78f140/106, E_000001ff2f78f140/107, E_000001ff2f78f140/108, E_000001ff2f78f140/109, E_000001ff2f78f140/110, E_000001ff2f78f140/111, E_000001ff2f78f140/112, E_000001ff2f78f140/113, E_000001ff2f78f140/114, E_000001ff2f78f140/115, E_000001ff2f78f140/116, E_000001ff2f78f140/117, E_000001ff2f78f140/118, E_000001ff2f78f140/119, E_000001ff2f78f140/120, E_000001ff2f78f140/121, E_000001ff2f78f140/122, E_000001ff2f78f140/123, E_000001ff2f78f140/124, E_000001ff2f78f140/125, E_000001ff2f78f140/126, E_000001ff2f78f140/127, E_000001ff2f78f140/128, E_000001ff2f78f140/129, E_000001ff2f78f140/130, E_000001ff2f78f140/131, E_000001ff2f78f140/132, E_000001ff2f78f140/133, E_000001ff2f78f140/134, E_000001ff2f78f140/135, E_000001ff2f78f140/136, E_000001ff2f78f140/137, E_000001ff2f78f140/138, E_000001ff2f78f140/139, E_000001ff2f78f140/140, E_000001ff2f78f140/141, E_000001ff2f78f140/142, E_000001ff2f78f140/143, E_000001ff2f78f140/144, E_000001ff2f78f140/145, E_000001ff2f78f140/146, E_000001ff2f78f140/147, E_000001ff2f78f140/148, E_000001ff2f78f140/149, E_000001ff2f78f140/150, E_000001ff2f78f140/151, E_000001ff2f78f140/152, E_000001ff2f78f140/153, E_000001ff2f78f140/154, E_000001ff2f78f140/155, E_000001ff2f78f140/156, E_000001ff2f78f140/157, E_000001ff2f78f140/158, E_000001ff2f78f140/159, E_000001ff2f78f140/160, E_000001ff2f78f140/161, E_000001ff2f78f140/162, E_000001ff2f78f140/163, E_000001ff2f78f140/164, E_000001ff2f78f140/165, E_000001ff2f78f140/166, E_000001ff2f78f140/167, E_000001ff2f78f140/168, E_000001ff2f78f140/169, E_000001ff2f78f140/170, E_000001ff2f78f140/171, E_000001ff2f78f140/172, E_000001ff2f78f140/173, E_000001ff2f78f140/174, E_000001ff2f78f140/175, E_000001ff2f78f140/176, E_000001ff2f78f140/177, E_000001ff2f78f140/178, E_000001ff2f78f140/179, E_000001ff2f78f140/180, E_000001ff2f78f140/181, E_000001ff2f78f140/182;
v000001ff2f955c70_0 .array/port v000001ff2f955c70, 0;
v000001ff2f955c70_1 .array/port v000001ff2f955c70, 1;
v000001ff2f955c70_2 .array/port v000001ff2f955c70, 2;
E_000001ff2f78e900/0 .event anyedge, v000001ff2f9545f0_0, v000001ff2f955c70_0, v000001ff2f955c70_1, v000001ff2f955c70_2;
v000001ff2f955c70_3 .array/port v000001ff2f955c70, 3;
v000001ff2f955c70_4 .array/port v000001ff2f955c70, 4;
v000001ff2f955c70_5 .array/port v000001ff2f955c70, 5;
v000001ff2f955c70_6 .array/port v000001ff2f955c70, 6;
E_000001ff2f78e900/1 .event anyedge, v000001ff2f955c70_3, v000001ff2f955c70_4, v000001ff2f955c70_5, v000001ff2f955c70_6;
v000001ff2f955c70_7 .array/port v000001ff2f955c70, 7;
v000001ff2f955c70_8 .array/port v000001ff2f955c70, 8;
v000001ff2f955c70_9 .array/port v000001ff2f955c70, 9;
v000001ff2f955c70_10 .array/port v000001ff2f955c70, 10;
E_000001ff2f78e900/2 .event anyedge, v000001ff2f955c70_7, v000001ff2f955c70_8, v000001ff2f955c70_9, v000001ff2f955c70_10;
v000001ff2f955c70_11 .array/port v000001ff2f955c70, 11;
v000001ff2f955c70_12 .array/port v000001ff2f955c70, 12;
v000001ff2f955c70_13 .array/port v000001ff2f955c70, 13;
v000001ff2f955c70_14 .array/port v000001ff2f955c70, 14;
E_000001ff2f78e900/3 .event anyedge, v000001ff2f955c70_11, v000001ff2f955c70_12, v000001ff2f955c70_13, v000001ff2f955c70_14;
v000001ff2f955c70_15 .array/port v000001ff2f955c70, 15;
v000001ff2f955c70_16 .array/port v000001ff2f955c70, 16;
v000001ff2f955c70_17 .array/port v000001ff2f955c70, 17;
v000001ff2f955c70_18 .array/port v000001ff2f955c70, 18;
E_000001ff2f78e900/4 .event anyedge, v000001ff2f955c70_15, v000001ff2f955c70_16, v000001ff2f955c70_17, v000001ff2f955c70_18;
v000001ff2f955c70_19 .array/port v000001ff2f955c70, 19;
v000001ff2f955c70_20 .array/port v000001ff2f955c70, 20;
v000001ff2f955c70_21 .array/port v000001ff2f955c70, 21;
v000001ff2f955c70_22 .array/port v000001ff2f955c70, 22;
E_000001ff2f78e900/5 .event anyedge, v000001ff2f955c70_19, v000001ff2f955c70_20, v000001ff2f955c70_21, v000001ff2f955c70_22;
v000001ff2f955c70_23 .array/port v000001ff2f955c70, 23;
v000001ff2f955c70_24 .array/port v000001ff2f955c70, 24;
v000001ff2f955c70_25 .array/port v000001ff2f955c70, 25;
v000001ff2f955c70_26 .array/port v000001ff2f955c70, 26;
E_000001ff2f78e900/6 .event anyedge, v000001ff2f955c70_23, v000001ff2f955c70_24, v000001ff2f955c70_25, v000001ff2f955c70_26;
v000001ff2f955c70_27 .array/port v000001ff2f955c70, 27;
v000001ff2f955c70_28 .array/port v000001ff2f955c70, 28;
v000001ff2f955c70_29 .array/port v000001ff2f955c70, 29;
v000001ff2f955c70_30 .array/port v000001ff2f955c70, 30;
E_000001ff2f78e900/7 .event anyedge, v000001ff2f955c70_27, v000001ff2f955c70_28, v000001ff2f955c70_29, v000001ff2f955c70_30;
v000001ff2f955c70_31 .array/port v000001ff2f955c70, 31;
v000001ff2f955c70_32 .array/port v000001ff2f955c70, 32;
v000001ff2f955c70_33 .array/port v000001ff2f955c70, 33;
v000001ff2f955c70_34 .array/port v000001ff2f955c70, 34;
E_000001ff2f78e900/8 .event anyedge, v000001ff2f955c70_31, v000001ff2f955c70_32, v000001ff2f955c70_33, v000001ff2f955c70_34;
v000001ff2f955c70_35 .array/port v000001ff2f955c70, 35;
v000001ff2f955c70_36 .array/port v000001ff2f955c70, 36;
v000001ff2f955c70_37 .array/port v000001ff2f955c70, 37;
v000001ff2f955c70_38 .array/port v000001ff2f955c70, 38;
E_000001ff2f78e900/9 .event anyedge, v000001ff2f955c70_35, v000001ff2f955c70_36, v000001ff2f955c70_37, v000001ff2f955c70_38;
v000001ff2f955c70_39 .array/port v000001ff2f955c70, 39;
v000001ff2f955c70_40 .array/port v000001ff2f955c70, 40;
v000001ff2f955c70_41 .array/port v000001ff2f955c70, 41;
v000001ff2f955c70_42 .array/port v000001ff2f955c70, 42;
E_000001ff2f78e900/10 .event anyedge, v000001ff2f955c70_39, v000001ff2f955c70_40, v000001ff2f955c70_41, v000001ff2f955c70_42;
v000001ff2f955c70_43 .array/port v000001ff2f955c70, 43;
v000001ff2f955c70_44 .array/port v000001ff2f955c70, 44;
v000001ff2f955c70_45 .array/port v000001ff2f955c70, 45;
v000001ff2f955c70_46 .array/port v000001ff2f955c70, 46;
E_000001ff2f78e900/11 .event anyedge, v000001ff2f955c70_43, v000001ff2f955c70_44, v000001ff2f955c70_45, v000001ff2f955c70_46;
v000001ff2f955c70_47 .array/port v000001ff2f955c70, 47;
v000001ff2f955c70_48 .array/port v000001ff2f955c70, 48;
v000001ff2f955c70_49 .array/port v000001ff2f955c70, 49;
v000001ff2f955c70_50 .array/port v000001ff2f955c70, 50;
E_000001ff2f78e900/12 .event anyedge, v000001ff2f955c70_47, v000001ff2f955c70_48, v000001ff2f955c70_49, v000001ff2f955c70_50;
v000001ff2f955c70_51 .array/port v000001ff2f955c70, 51;
v000001ff2f955c70_52 .array/port v000001ff2f955c70, 52;
v000001ff2f955c70_53 .array/port v000001ff2f955c70, 53;
v000001ff2f955c70_54 .array/port v000001ff2f955c70, 54;
E_000001ff2f78e900/13 .event anyedge, v000001ff2f955c70_51, v000001ff2f955c70_52, v000001ff2f955c70_53, v000001ff2f955c70_54;
v000001ff2f955c70_55 .array/port v000001ff2f955c70, 55;
v000001ff2f955c70_56 .array/port v000001ff2f955c70, 56;
v000001ff2f955c70_57 .array/port v000001ff2f955c70, 57;
v000001ff2f955c70_58 .array/port v000001ff2f955c70, 58;
E_000001ff2f78e900/14 .event anyedge, v000001ff2f955c70_55, v000001ff2f955c70_56, v000001ff2f955c70_57, v000001ff2f955c70_58;
v000001ff2f955c70_59 .array/port v000001ff2f955c70, 59;
v000001ff2f955c70_60 .array/port v000001ff2f955c70, 60;
v000001ff2f955c70_61 .array/port v000001ff2f955c70, 61;
v000001ff2f955c70_62 .array/port v000001ff2f955c70, 62;
E_000001ff2f78e900/15 .event anyedge, v000001ff2f955c70_59, v000001ff2f955c70_60, v000001ff2f955c70_61, v000001ff2f955c70_62;
v000001ff2f955c70_63 .array/port v000001ff2f955c70, 63;
v000001ff2f955c70_64 .array/port v000001ff2f955c70, 64;
v000001ff2f955c70_65 .array/port v000001ff2f955c70, 65;
v000001ff2f955c70_66 .array/port v000001ff2f955c70, 66;
E_000001ff2f78e900/16 .event anyedge, v000001ff2f955c70_63, v000001ff2f955c70_64, v000001ff2f955c70_65, v000001ff2f955c70_66;
v000001ff2f955c70_67 .array/port v000001ff2f955c70, 67;
v000001ff2f955c70_68 .array/port v000001ff2f955c70, 68;
v000001ff2f955c70_69 .array/port v000001ff2f955c70, 69;
v000001ff2f955c70_70 .array/port v000001ff2f955c70, 70;
E_000001ff2f78e900/17 .event anyedge, v000001ff2f955c70_67, v000001ff2f955c70_68, v000001ff2f955c70_69, v000001ff2f955c70_70;
v000001ff2f955c70_71 .array/port v000001ff2f955c70, 71;
v000001ff2f955c70_72 .array/port v000001ff2f955c70, 72;
v000001ff2f955c70_73 .array/port v000001ff2f955c70, 73;
v000001ff2f955c70_74 .array/port v000001ff2f955c70, 74;
E_000001ff2f78e900/18 .event anyedge, v000001ff2f955c70_71, v000001ff2f955c70_72, v000001ff2f955c70_73, v000001ff2f955c70_74;
v000001ff2f955c70_75 .array/port v000001ff2f955c70, 75;
v000001ff2f955c70_76 .array/port v000001ff2f955c70, 76;
v000001ff2f955c70_77 .array/port v000001ff2f955c70, 77;
v000001ff2f955c70_78 .array/port v000001ff2f955c70, 78;
E_000001ff2f78e900/19 .event anyedge, v000001ff2f955c70_75, v000001ff2f955c70_76, v000001ff2f955c70_77, v000001ff2f955c70_78;
v000001ff2f955c70_79 .array/port v000001ff2f955c70, 79;
v000001ff2f955c70_80 .array/port v000001ff2f955c70, 80;
v000001ff2f955c70_81 .array/port v000001ff2f955c70, 81;
v000001ff2f955c70_82 .array/port v000001ff2f955c70, 82;
E_000001ff2f78e900/20 .event anyedge, v000001ff2f955c70_79, v000001ff2f955c70_80, v000001ff2f955c70_81, v000001ff2f955c70_82;
v000001ff2f955c70_83 .array/port v000001ff2f955c70, 83;
v000001ff2f955c70_84 .array/port v000001ff2f955c70, 84;
v000001ff2f955c70_85 .array/port v000001ff2f955c70, 85;
v000001ff2f955c70_86 .array/port v000001ff2f955c70, 86;
E_000001ff2f78e900/21 .event anyedge, v000001ff2f955c70_83, v000001ff2f955c70_84, v000001ff2f955c70_85, v000001ff2f955c70_86;
v000001ff2f955c70_87 .array/port v000001ff2f955c70, 87;
v000001ff2f955c70_88 .array/port v000001ff2f955c70, 88;
v000001ff2f955c70_89 .array/port v000001ff2f955c70, 89;
v000001ff2f955c70_90 .array/port v000001ff2f955c70, 90;
E_000001ff2f78e900/22 .event anyedge, v000001ff2f955c70_87, v000001ff2f955c70_88, v000001ff2f955c70_89, v000001ff2f955c70_90;
v000001ff2f955c70_91 .array/port v000001ff2f955c70, 91;
v000001ff2f955c70_92 .array/port v000001ff2f955c70, 92;
v000001ff2f955c70_93 .array/port v000001ff2f955c70, 93;
v000001ff2f955c70_94 .array/port v000001ff2f955c70, 94;
E_000001ff2f78e900/23 .event anyedge, v000001ff2f955c70_91, v000001ff2f955c70_92, v000001ff2f955c70_93, v000001ff2f955c70_94;
v000001ff2f955c70_95 .array/port v000001ff2f955c70, 95;
v000001ff2f955c70_96 .array/port v000001ff2f955c70, 96;
v000001ff2f955c70_97 .array/port v000001ff2f955c70, 97;
v000001ff2f955c70_98 .array/port v000001ff2f955c70, 98;
E_000001ff2f78e900/24 .event anyedge, v000001ff2f955c70_95, v000001ff2f955c70_96, v000001ff2f955c70_97, v000001ff2f955c70_98;
v000001ff2f955c70_99 .array/port v000001ff2f955c70, 99;
v000001ff2f955c70_100 .array/port v000001ff2f955c70, 100;
v000001ff2f955c70_101 .array/port v000001ff2f955c70, 101;
v000001ff2f955c70_102 .array/port v000001ff2f955c70, 102;
E_000001ff2f78e900/25 .event anyedge, v000001ff2f955c70_99, v000001ff2f955c70_100, v000001ff2f955c70_101, v000001ff2f955c70_102;
v000001ff2f955c70_103 .array/port v000001ff2f955c70, 103;
v000001ff2f955c70_104 .array/port v000001ff2f955c70, 104;
v000001ff2f955c70_105 .array/port v000001ff2f955c70, 105;
v000001ff2f955c70_106 .array/port v000001ff2f955c70, 106;
E_000001ff2f78e900/26 .event anyedge, v000001ff2f955c70_103, v000001ff2f955c70_104, v000001ff2f955c70_105, v000001ff2f955c70_106;
v000001ff2f955c70_107 .array/port v000001ff2f955c70, 107;
v000001ff2f955c70_108 .array/port v000001ff2f955c70, 108;
v000001ff2f955c70_109 .array/port v000001ff2f955c70, 109;
v000001ff2f955c70_110 .array/port v000001ff2f955c70, 110;
E_000001ff2f78e900/27 .event anyedge, v000001ff2f955c70_107, v000001ff2f955c70_108, v000001ff2f955c70_109, v000001ff2f955c70_110;
v000001ff2f955c70_111 .array/port v000001ff2f955c70, 111;
v000001ff2f955c70_112 .array/port v000001ff2f955c70, 112;
v000001ff2f955c70_113 .array/port v000001ff2f955c70, 113;
v000001ff2f955c70_114 .array/port v000001ff2f955c70, 114;
E_000001ff2f78e900/28 .event anyedge, v000001ff2f955c70_111, v000001ff2f955c70_112, v000001ff2f955c70_113, v000001ff2f955c70_114;
v000001ff2f955c70_115 .array/port v000001ff2f955c70, 115;
v000001ff2f955c70_116 .array/port v000001ff2f955c70, 116;
v000001ff2f955c70_117 .array/port v000001ff2f955c70, 117;
v000001ff2f955c70_118 .array/port v000001ff2f955c70, 118;
E_000001ff2f78e900/29 .event anyedge, v000001ff2f955c70_115, v000001ff2f955c70_116, v000001ff2f955c70_117, v000001ff2f955c70_118;
v000001ff2f955c70_119 .array/port v000001ff2f955c70, 119;
v000001ff2f955c70_120 .array/port v000001ff2f955c70, 120;
v000001ff2f955c70_121 .array/port v000001ff2f955c70, 121;
v000001ff2f955c70_122 .array/port v000001ff2f955c70, 122;
E_000001ff2f78e900/30 .event anyedge, v000001ff2f955c70_119, v000001ff2f955c70_120, v000001ff2f955c70_121, v000001ff2f955c70_122;
v000001ff2f955c70_123 .array/port v000001ff2f955c70, 123;
v000001ff2f955c70_124 .array/port v000001ff2f955c70, 124;
v000001ff2f955c70_125 .array/port v000001ff2f955c70, 125;
v000001ff2f955c70_126 .array/port v000001ff2f955c70, 126;
E_000001ff2f78e900/31 .event anyedge, v000001ff2f955c70_123, v000001ff2f955c70_124, v000001ff2f955c70_125, v000001ff2f955c70_126;
v000001ff2f955c70_127 .array/port v000001ff2f955c70, 127;
v000001ff2f955c70_128 .array/port v000001ff2f955c70, 128;
v000001ff2f955c70_129 .array/port v000001ff2f955c70, 129;
v000001ff2f955c70_130 .array/port v000001ff2f955c70, 130;
E_000001ff2f78e900/32 .event anyedge, v000001ff2f955c70_127, v000001ff2f955c70_128, v000001ff2f955c70_129, v000001ff2f955c70_130;
v000001ff2f955c70_131 .array/port v000001ff2f955c70, 131;
v000001ff2f955c70_132 .array/port v000001ff2f955c70, 132;
v000001ff2f955c70_133 .array/port v000001ff2f955c70, 133;
v000001ff2f955c70_134 .array/port v000001ff2f955c70, 134;
E_000001ff2f78e900/33 .event anyedge, v000001ff2f955c70_131, v000001ff2f955c70_132, v000001ff2f955c70_133, v000001ff2f955c70_134;
v000001ff2f955c70_135 .array/port v000001ff2f955c70, 135;
v000001ff2f955c70_136 .array/port v000001ff2f955c70, 136;
v000001ff2f955c70_137 .array/port v000001ff2f955c70, 137;
v000001ff2f955c70_138 .array/port v000001ff2f955c70, 138;
E_000001ff2f78e900/34 .event anyedge, v000001ff2f955c70_135, v000001ff2f955c70_136, v000001ff2f955c70_137, v000001ff2f955c70_138;
v000001ff2f955c70_139 .array/port v000001ff2f955c70, 139;
v000001ff2f955c70_140 .array/port v000001ff2f955c70, 140;
v000001ff2f955c70_141 .array/port v000001ff2f955c70, 141;
v000001ff2f955c70_142 .array/port v000001ff2f955c70, 142;
E_000001ff2f78e900/35 .event anyedge, v000001ff2f955c70_139, v000001ff2f955c70_140, v000001ff2f955c70_141, v000001ff2f955c70_142;
v000001ff2f955c70_143 .array/port v000001ff2f955c70, 143;
v000001ff2f955c70_144 .array/port v000001ff2f955c70, 144;
v000001ff2f955c70_145 .array/port v000001ff2f955c70, 145;
v000001ff2f955c70_146 .array/port v000001ff2f955c70, 146;
E_000001ff2f78e900/36 .event anyedge, v000001ff2f955c70_143, v000001ff2f955c70_144, v000001ff2f955c70_145, v000001ff2f955c70_146;
v000001ff2f955c70_147 .array/port v000001ff2f955c70, 147;
v000001ff2f955c70_148 .array/port v000001ff2f955c70, 148;
v000001ff2f955c70_149 .array/port v000001ff2f955c70, 149;
v000001ff2f955c70_150 .array/port v000001ff2f955c70, 150;
E_000001ff2f78e900/37 .event anyedge, v000001ff2f955c70_147, v000001ff2f955c70_148, v000001ff2f955c70_149, v000001ff2f955c70_150;
v000001ff2f955c70_151 .array/port v000001ff2f955c70, 151;
v000001ff2f955c70_152 .array/port v000001ff2f955c70, 152;
v000001ff2f955c70_153 .array/port v000001ff2f955c70, 153;
v000001ff2f955c70_154 .array/port v000001ff2f955c70, 154;
E_000001ff2f78e900/38 .event anyedge, v000001ff2f955c70_151, v000001ff2f955c70_152, v000001ff2f955c70_153, v000001ff2f955c70_154;
v000001ff2f955c70_155 .array/port v000001ff2f955c70, 155;
v000001ff2f955c70_156 .array/port v000001ff2f955c70, 156;
v000001ff2f955c70_157 .array/port v000001ff2f955c70, 157;
v000001ff2f955c70_158 .array/port v000001ff2f955c70, 158;
E_000001ff2f78e900/39 .event anyedge, v000001ff2f955c70_155, v000001ff2f955c70_156, v000001ff2f955c70_157, v000001ff2f955c70_158;
v000001ff2f955c70_159 .array/port v000001ff2f955c70, 159;
v000001ff2f955c70_160 .array/port v000001ff2f955c70, 160;
v000001ff2f955c70_161 .array/port v000001ff2f955c70, 161;
v000001ff2f955c70_162 .array/port v000001ff2f955c70, 162;
E_000001ff2f78e900/40 .event anyedge, v000001ff2f955c70_159, v000001ff2f955c70_160, v000001ff2f955c70_161, v000001ff2f955c70_162;
v000001ff2f955c70_163 .array/port v000001ff2f955c70, 163;
v000001ff2f955c70_164 .array/port v000001ff2f955c70, 164;
v000001ff2f955c70_165 .array/port v000001ff2f955c70, 165;
v000001ff2f955c70_166 .array/port v000001ff2f955c70, 166;
E_000001ff2f78e900/41 .event anyedge, v000001ff2f955c70_163, v000001ff2f955c70_164, v000001ff2f955c70_165, v000001ff2f955c70_166;
v000001ff2f955c70_167 .array/port v000001ff2f955c70, 167;
v000001ff2f955c70_168 .array/port v000001ff2f955c70, 168;
v000001ff2f955c70_169 .array/port v000001ff2f955c70, 169;
v000001ff2f955c70_170 .array/port v000001ff2f955c70, 170;
E_000001ff2f78e900/42 .event anyedge, v000001ff2f955c70_167, v000001ff2f955c70_168, v000001ff2f955c70_169, v000001ff2f955c70_170;
v000001ff2f955c70_171 .array/port v000001ff2f955c70, 171;
v000001ff2f955c70_172 .array/port v000001ff2f955c70, 172;
v000001ff2f955c70_173 .array/port v000001ff2f955c70, 173;
v000001ff2f955c70_174 .array/port v000001ff2f955c70, 174;
E_000001ff2f78e900/43 .event anyedge, v000001ff2f955c70_171, v000001ff2f955c70_172, v000001ff2f955c70_173, v000001ff2f955c70_174;
v000001ff2f955c70_175 .array/port v000001ff2f955c70, 175;
v000001ff2f955c70_176 .array/port v000001ff2f955c70, 176;
v000001ff2f955c70_177 .array/port v000001ff2f955c70, 177;
v000001ff2f955c70_178 .array/port v000001ff2f955c70, 178;
E_000001ff2f78e900/44 .event anyedge, v000001ff2f955c70_175, v000001ff2f955c70_176, v000001ff2f955c70_177, v000001ff2f955c70_178;
v000001ff2f955c70_179 .array/port v000001ff2f955c70, 179;
v000001ff2f955c70_180 .array/port v000001ff2f955c70, 180;
v000001ff2f955c70_181 .array/port v000001ff2f955c70, 181;
v000001ff2f955c70_182 .array/port v000001ff2f955c70, 182;
E_000001ff2f78e900/45 .event anyedge, v000001ff2f955c70_179, v000001ff2f955c70_180, v000001ff2f955c70_181, v000001ff2f955c70_182;
v000001ff2f955c70_183 .array/port v000001ff2f955c70, 183;
v000001ff2f955c70_184 .array/port v000001ff2f955c70, 184;
v000001ff2f955c70_185 .array/port v000001ff2f955c70, 185;
v000001ff2f955c70_186 .array/port v000001ff2f955c70, 186;
E_000001ff2f78e900/46 .event anyedge, v000001ff2f955c70_183, v000001ff2f955c70_184, v000001ff2f955c70_185, v000001ff2f955c70_186;
v000001ff2f955c70_187 .array/port v000001ff2f955c70, 187;
v000001ff2f955c70_188 .array/port v000001ff2f955c70, 188;
v000001ff2f955c70_189 .array/port v000001ff2f955c70, 189;
v000001ff2f955c70_190 .array/port v000001ff2f955c70, 190;
E_000001ff2f78e900/47 .event anyedge, v000001ff2f955c70_187, v000001ff2f955c70_188, v000001ff2f955c70_189, v000001ff2f955c70_190;
v000001ff2f955c70_191 .array/port v000001ff2f955c70, 191;
v000001ff2f955c70_192 .array/port v000001ff2f955c70, 192;
v000001ff2f955c70_193 .array/port v000001ff2f955c70, 193;
v000001ff2f955c70_194 .array/port v000001ff2f955c70, 194;
E_000001ff2f78e900/48 .event anyedge, v000001ff2f955c70_191, v000001ff2f955c70_192, v000001ff2f955c70_193, v000001ff2f955c70_194;
v000001ff2f955c70_195 .array/port v000001ff2f955c70, 195;
v000001ff2f955c70_196 .array/port v000001ff2f955c70, 196;
v000001ff2f955c70_197 .array/port v000001ff2f955c70, 197;
v000001ff2f955c70_198 .array/port v000001ff2f955c70, 198;
E_000001ff2f78e900/49 .event anyedge, v000001ff2f955c70_195, v000001ff2f955c70_196, v000001ff2f955c70_197, v000001ff2f955c70_198;
v000001ff2f955c70_199 .array/port v000001ff2f955c70, 199;
v000001ff2f955c70_200 .array/port v000001ff2f955c70, 200;
v000001ff2f955c70_201 .array/port v000001ff2f955c70, 201;
v000001ff2f955c70_202 .array/port v000001ff2f955c70, 202;
E_000001ff2f78e900/50 .event anyedge, v000001ff2f955c70_199, v000001ff2f955c70_200, v000001ff2f955c70_201, v000001ff2f955c70_202;
v000001ff2f955c70_203 .array/port v000001ff2f955c70, 203;
v000001ff2f955c70_204 .array/port v000001ff2f955c70, 204;
v000001ff2f955c70_205 .array/port v000001ff2f955c70, 205;
v000001ff2f955c70_206 .array/port v000001ff2f955c70, 206;
E_000001ff2f78e900/51 .event anyedge, v000001ff2f955c70_203, v000001ff2f955c70_204, v000001ff2f955c70_205, v000001ff2f955c70_206;
v000001ff2f955c70_207 .array/port v000001ff2f955c70, 207;
v000001ff2f955c70_208 .array/port v000001ff2f955c70, 208;
v000001ff2f955c70_209 .array/port v000001ff2f955c70, 209;
v000001ff2f955c70_210 .array/port v000001ff2f955c70, 210;
E_000001ff2f78e900/52 .event anyedge, v000001ff2f955c70_207, v000001ff2f955c70_208, v000001ff2f955c70_209, v000001ff2f955c70_210;
v000001ff2f955c70_211 .array/port v000001ff2f955c70, 211;
v000001ff2f955c70_212 .array/port v000001ff2f955c70, 212;
v000001ff2f955c70_213 .array/port v000001ff2f955c70, 213;
v000001ff2f955c70_214 .array/port v000001ff2f955c70, 214;
E_000001ff2f78e900/53 .event anyedge, v000001ff2f955c70_211, v000001ff2f955c70_212, v000001ff2f955c70_213, v000001ff2f955c70_214;
v000001ff2f955c70_215 .array/port v000001ff2f955c70, 215;
v000001ff2f955c70_216 .array/port v000001ff2f955c70, 216;
v000001ff2f955c70_217 .array/port v000001ff2f955c70, 217;
v000001ff2f955c70_218 .array/port v000001ff2f955c70, 218;
E_000001ff2f78e900/54 .event anyedge, v000001ff2f955c70_215, v000001ff2f955c70_216, v000001ff2f955c70_217, v000001ff2f955c70_218;
v000001ff2f955c70_219 .array/port v000001ff2f955c70, 219;
v000001ff2f955c70_220 .array/port v000001ff2f955c70, 220;
v000001ff2f955c70_221 .array/port v000001ff2f955c70, 221;
v000001ff2f955c70_222 .array/port v000001ff2f955c70, 222;
E_000001ff2f78e900/55 .event anyedge, v000001ff2f955c70_219, v000001ff2f955c70_220, v000001ff2f955c70_221, v000001ff2f955c70_222;
v000001ff2f955c70_223 .array/port v000001ff2f955c70, 223;
v000001ff2f955c70_224 .array/port v000001ff2f955c70, 224;
v000001ff2f955c70_225 .array/port v000001ff2f955c70, 225;
v000001ff2f955c70_226 .array/port v000001ff2f955c70, 226;
E_000001ff2f78e900/56 .event anyedge, v000001ff2f955c70_223, v000001ff2f955c70_224, v000001ff2f955c70_225, v000001ff2f955c70_226;
v000001ff2f955c70_227 .array/port v000001ff2f955c70, 227;
v000001ff2f955c70_228 .array/port v000001ff2f955c70, 228;
v000001ff2f955c70_229 .array/port v000001ff2f955c70, 229;
v000001ff2f955c70_230 .array/port v000001ff2f955c70, 230;
E_000001ff2f78e900/57 .event anyedge, v000001ff2f955c70_227, v000001ff2f955c70_228, v000001ff2f955c70_229, v000001ff2f955c70_230;
v000001ff2f955c70_231 .array/port v000001ff2f955c70, 231;
v000001ff2f955c70_232 .array/port v000001ff2f955c70, 232;
v000001ff2f955c70_233 .array/port v000001ff2f955c70, 233;
v000001ff2f955c70_234 .array/port v000001ff2f955c70, 234;
E_000001ff2f78e900/58 .event anyedge, v000001ff2f955c70_231, v000001ff2f955c70_232, v000001ff2f955c70_233, v000001ff2f955c70_234;
v000001ff2f955c70_235 .array/port v000001ff2f955c70, 235;
v000001ff2f955c70_236 .array/port v000001ff2f955c70, 236;
v000001ff2f955c70_237 .array/port v000001ff2f955c70, 237;
v000001ff2f955c70_238 .array/port v000001ff2f955c70, 238;
E_000001ff2f78e900/59 .event anyedge, v000001ff2f955c70_235, v000001ff2f955c70_236, v000001ff2f955c70_237, v000001ff2f955c70_238;
v000001ff2f955c70_239 .array/port v000001ff2f955c70, 239;
v000001ff2f955c70_240 .array/port v000001ff2f955c70, 240;
v000001ff2f955c70_241 .array/port v000001ff2f955c70, 241;
v000001ff2f955c70_242 .array/port v000001ff2f955c70, 242;
E_000001ff2f78e900/60 .event anyedge, v000001ff2f955c70_239, v000001ff2f955c70_240, v000001ff2f955c70_241, v000001ff2f955c70_242;
E_000001ff2f78e900 .event/or E_000001ff2f78e900/0, E_000001ff2f78e900/1, E_000001ff2f78e900/2, E_000001ff2f78e900/3, E_000001ff2f78e900/4, E_000001ff2f78e900/5, E_000001ff2f78e900/6, E_000001ff2f78e900/7, E_000001ff2f78e900/8, E_000001ff2f78e900/9, E_000001ff2f78e900/10, E_000001ff2f78e900/11, E_000001ff2f78e900/12, E_000001ff2f78e900/13, E_000001ff2f78e900/14, E_000001ff2f78e900/15, E_000001ff2f78e900/16, E_000001ff2f78e900/17, E_000001ff2f78e900/18, E_000001ff2f78e900/19, E_000001ff2f78e900/20, E_000001ff2f78e900/21, E_000001ff2f78e900/22, E_000001ff2f78e900/23, E_000001ff2f78e900/24, E_000001ff2f78e900/25, E_000001ff2f78e900/26, E_000001ff2f78e900/27, E_000001ff2f78e900/28, E_000001ff2f78e900/29, E_000001ff2f78e900/30, E_000001ff2f78e900/31, E_000001ff2f78e900/32, E_000001ff2f78e900/33, E_000001ff2f78e900/34, E_000001ff2f78e900/35, E_000001ff2f78e900/36, E_000001ff2f78e900/37, E_000001ff2f78e900/38, E_000001ff2f78e900/39, E_000001ff2f78e900/40, E_000001ff2f78e900/41, E_000001ff2f78e900/42, E_000001ff2f78e900/43, E_000001ff2f78e900/44, E_000001ff2f78e900/45, E_000001ff2f78e900/46, E_000001ff2f78e900/47, E_000001ff2f78e900/48, E_000001ff2f78e900/49, E_000001ff2f78e900/50, E_000001ff2f78e900/51, E_000001ff2f78e900/52, E_000001ff2f78e900/53, E_000001ff2f78e900/54, E_000001ff2f78e900/55, E_000001ff2f78e900/56, E_000001ff2f78e900/57, E_000001ff2f78e900/58, E_000001ff2f78e900/59, E_000001ff2f78e900/60;
S_000001ff2f8829b0 .scope begin, "$ivl_for_loop14" "$ivl_for_loop14" 4 200, 4 200 0, S_000001ff2f1e2710;
 .timescale -9 -12;
v000001ff2f7e28f0_0 .var/2s "i", 31 0;
S_000001ff2f882b40 .scope begin, "$ivl_for_loop15" "$ivl_for_loop15" 4 201, 4 201 0, S_000001ff2f1e2710;
 .timescale -9 -12;
v000001ff2f7e4470_0 .var/2s "i", 31 0;
S_000001ff2f8fbb60 .scope begin, "$unm_blk_128" "$unm_blk_128" 4 81, 4 81 0, S_000001ff2f1e2710;
 .timescale -9 -12;
v000001ff2f7e3bb0_0 .var/2s "idx", 31 0;
S_000001ff2f8fb390 .scope begin, "$unm_blk_129" "$unm_blk_129" 4 99, 4 99 0, S_000001ff2f1e2710;
 .timescale -9 -12;
v000001ff2f7e4a10_0 .var/2s "idx", 31 0;
S_000001ff2f8fb840 .scope begin, "$unm_blk_131" "$unm_blk_131" 4 108, 4 108 0, S_000001ff2f1e2710;
 .timescale -9 -12;
v000001ff2f7e2670_0 .var/2s "idx", 31 0;
S_000001ff2f8fbcf0 .scope module, "dut" "ternary_cpu" 4 58, 5 11 0, S_000001ff2f1e2710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 16 "imem_addr";
    .port_info 3 /INPUT 36 "imem_data";
    .port_info 4 /OUTPUT 18 "dmem_addr";
    .port_info 5 /OUTPUT 54 "dmem_wdata";
    .port_info 6 /INPUT 54 "dmem_rdata";
    .port_info 7 /OUTPUT 1 "dmem_we";
    .port_info 8 /OUTPUT 1 "dmem_re";
    .port_info 9 /OUTPUT 1 "halted";
    .port_info 10 /OUTPUT 16 "pc_out";
    .port_info 11 /OUTPUT 1 "valid_out_a";
    .port_info 12 /OUTPUT 1 "valid_out_b";
    .port_info 13 /OUTPUT 2 "ipc_out";
    .port_info 14 /INPUT 4 "dbg_reg_idx";
    .port_info 15 /OUTPUT 54 "dbg_reg_data";
    .port_info 16 /OUTPUT 1 "stall_out";
    .port_info 17 /OUTPUT 1 "fwd_a_out";
    .port_info 18 /OUTPUT 1 "fwd_b_out";
P_000001ff2f78e640 .param/l "TRIT_WIDTH" 0 5 14, +C4<00000000000000000000000000011011>;
L_000001ff2f83ddd0 .functor BUFZ 16, v000001ff2f954050_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001ff2f83eb60 .functor AND 1, v000001ff2f952bb0_0, v000001ff2f952430_0, C4<1>, C4<1>;
L_000001ff2f83e8c0 .functor AND 1, L_000001ff2f83eb60, L_000001ff2fa65880, C4<1>, C4<1>;
L_000001ff2f83de40 .functor BUFZ 16, v000001ff2f954050_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001ff2f83ef50 .functor AND 1, v000001ff2f92cf70_0, L_000001ff2fa65060, C4<1>, C4<1>;
L_000001ff2f840a00 .functor AND 1, L_000001ff2f83ef50, L_000001ff2fa64c00, C4<1>, C4<1>;
L_000001ff2f840a70 .functor AND 1, v000001ff2f92cf70_0, L_000001ff2fa64a20, C4<1>, C4<1>;
L_000001ff2f83f880 .functor AND 1, L_000001ff2f840a70, L_000001ff2fa65100, C4<1>, C4<1>;
L_000001ff2f840290 .functor AND 1, L_000001ff2f83f880, L_000001ff2fa65380, C4<1>, C4<1>;
L_000001ff2f8407d0 .functor OR 1, L_000001ff2f840a00, L_000001ff2f840290, C4<0>, C4<0>;
L_000001ff2f83fea0 .functor AND 1, L_000001ff2f8407d0, v000001ff2f952bb0_0, C4<1>, C4<1>;
L_000001ff2f840450 .functor AND 1, L_000001ff2f83fea0, v000001ff2f952430_0, C4<1>, C4<1>;
L_000001ff2f841100 .functor OR 1, v000001ff2f92c110_0, v000001ff2f92ca70_0, C4<0>, C4<0>;
L_000001ff2f8412c0 .functor OR 1, v000001ff2f92da10_0, v000001ff2f92dc90_0, C4<0>, C4<0>;
L_000001ff2f840ed0 .functor AND 1, L_000001ff2f841100, L_000001ff2f8412c0, C4<1>, C4<1>;
L_000001ff2f840e60 .functor AND 1, L_000001ff2f840ed0, v000001ff2f952bb0_0, C4<1>, C4<1>;
L_000001ff2f840760 .functor AND 1, L_000001ff2f840e60, v000001ff2f952430_0, C4<1>, C4<1>;
L_000001ff2f841330 .functor OR 1, L_000001ff2f840450, L_000001ff2f840760, C4<0>, C4<0>;
L_000001ff2f83ff80 .functor AND 1, v000001ff2f94fa50_0, v000001ff2f951b70_0, C4<1>, C4<1>;
L_000001ff2f83fff0 .functor AND 1, v000001ff2f94fe10_0, v000001ff2f950810_0, C4<1>, C4<1>;
L_000001ff2f8406f0 .functor AND 1, v000001ff2f951670_0, v000001ff2f952390_0, C4<1>, C4<1>;
L_000001ff2f840840 .functor XOR 1, v000001ff2f9510d0_0, v000001ff2f952ed0_0, C4<0>, C4<0>;
L_000001ff2f8408b0 .functor AND 1, L_000001ff2f8406f0, L_000001ff2f840840, C4<1>, C4<1>;
L_000001ff2f840920 .functor AND 1, v000001ff2f951fd0_0, v000001ff2f952570_0, C4<1>, C4<1>;
L_000001ff2f8427c0 .functor XOR 1, v000001ff2f951210_0, v000001ff2f953150_0, C4<0>, C4<0>;
L_000001ff2f842050 .functor AND 1, L_000001ff2f840920, L_000001ff2f8427c0, C4<1>, C4<1>;
L_000001ff2f842ec0 .functor OR 1, v000001ff2f9506d0_0, v000001ff2f9518f0_0, C4<0>, C4<0>;
L_000001ff2f841aa0 .functor AND 1, v000001ff2f9518f0_0, v000001ff2f952390_0, C4<1>, C4<1>;
L_000001ff2f8414f0 .functor AND 1, v000001ff2f951c10_0, v000001ff2f952570_0, C4<1>, C4<1>;
L_000001ff2f841f70 .functor AND 1, L_000001ff2f8414f0, L_000001ff2fad39a0, C4<1>, C4<1>;
L_000001ff2f841b10 .functor OR 1, L_000001ff2f841aa0, L_000001ff2f841f70, C4<0>, C4<0>;
L_000001ff2f842ad0 .functor AND 1, v000001ff2f9506d0_0, v000001ff2f952390_0, C4<1>, C4<1>;
L_000001ff2f841d40 .functor AND 1, v000001ff2f950a90_0, v000001ff2f952570_0, C4<1>, C4<1>;
L_000001ff2f842360 .functor AND 1, L_000001ff2f841d40, L_000001ff2fad2e60, C4<1>, C4<1>;
L_000001ff2f842980 .functor OR 1, L_000001ff2f842ad0, L_000001ff2f842360, C4<0>, C4<0>;
L_000001ff2f842590 .functor BUFZ 1, L_000001ff2f843010, C4<0>, C4<0>, C4<0>;
L_000001ff2f842d00 .functor OR 1, L_000001ff2fad4ee0, L_000001ff2fad4620, C4<0>, C4<0>;
L_000001ff2f8426e0 .functor OR 1, L_000001ff2fad5020, L_000001ff2fad46c0, C4<0>, C4<0>;
L_000001ff2f842910 .functor BUFZ 1, v000001ff2f951b70_0, C4<0>, C4<0>, C4<0>;
L_000001ff2f842750 .functor BUFZ 1, v000001ff2f950810_0, C4<0>, C4<0>, C4<0>;
L_000001ff2f8428a0 .functor BUFZ 1, v000001ff2f94ff50_0, C4<0>, C4<0>, C4<0>;
L_000001ff2fa6ed48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f9353f0_0 .net/2u *"_ivl_10", 1 0, L_000001ff2fa6ed48;  1 drivers
v000001ff2f939bd0_0 .net *"_ivl_101", 0 0, L_000001ff2fa65060;  1 drivers
v000001ff2f937bf0_0 .net *"_ivl_103", 0 0, L_000001ff2f83ef50;  1 drivers
v000001ff2f937c90_0 .net *"_ivl_105", 0 0, L_000001ff2fa651a0;  1 drivers
v000001ff2f937d30_0 .net *"_ivl_107", 0 0, L_000001ff2fa64c00;  1 drivers
v000001ff2f937dd0_0 .net *"_ivl_111", 0 0, L_000001ff2fa64a20;  1 drivers
v000001ff2f937e70_0 .net *"_ivl_113", 0 0, L_000001ff2f840a70;  1 drivers
v000001ff2f937fb0_0 .net *"_ivl_115", 0 0, L_000001ff2fa65100;  1 drivers
v000001ff2f93ac10_0 .net *"_ivl_117", 0 0, L_000001ff2f83f880;  1 drivers
v000001ff2f93a2b0_0 .net *"_ivl_119", 0 0, L_000001ff2fa65f60;  1 drivers
v000001ff2f93a5d0_0 .net *"_ivl_121", 0 0, L_000001ff2fa65380;  1 drivers
v000001ff2f93a8f0_0 .net *"_ivl_125", 0 0, L_000001ff2f8407d0;  1 drivers
v000001ff2f93b430_0 .net *"_ivl_127", 0 0, L_000001ff2f83fea0;  1 drivers
v000001ff2f93aa30_0 .net *"_ivl_131", 0 0, L_000001ff2f841100;  1 drivers
v000001ff2f93a710_0 .net *"_ivl_133", 0 0, L_000001ff2f8412c0;  1 drivers
v000001ff2f93a170_0 .net *"_ivl_135", 0 0, L_000001ff2f840ed0;  1 drivers
v000001ff2f93bb10_0 .net *"_ivl_137", 0 0, L_000001ff2f840e60;  1 drivers
L_000001ff2fa6ed90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93bed0_0 .net/2u *"_ivl_14", 1 0, L_000001ff2fa6ed90;  1 drivers
v000001ff2f93a490_0 .net *"_ivl_161", 0 0, L_000001ff2f8406f0;  1 drivers
v000001ff2f93b750_0 .net *"_ivl_162", 0 0, L_000001ff2f840840;  1 drivers
v000001ff2f93afd0_0 .net *"_ivl_167", 0 0, L_000001ff2f840920;  1 drivers
v000001ff2f93ad50_0 .net *"_ivl_168", 0 0, L_000001ff2f8427c0;  1 drivers
v000001ff2f93b250_0 .net *"_ivl_173", 0 0, L_000001ff2f842ec0;  1 drivers
v000001ff2f93a3f0_0 .net *"_ivl_175", 17 0, L_000001ff2fad3900;  1 drivers
v000001ff2f93a7b0_0 .net *"_ivl_177", 17 0, L_000001ff2fad2c80;  1 drivers
L_000001ff2fa6edd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93c010_0 .net/2u *"_ivl_18", 1 0, L_000001ff2fa6edd8;  1 drivers
v000001ff2f93a670_0 .net *"_ivl_183", 0 0, L_000001ff2f841aa0;  1 drivers
v000001ff2f93b7f0_0 .net *"_ivl_185", 0 0, L_000001ff2f8414f0;  1 drivers
v000001ff2f93af30_0 .net *"_ivl_187", 0 0, L_000001ff2fad39a0;  1 drivers
v000001ff2f93a530_0 .net *"_ivl_189", 0 0, L_000001ff2f841f70;  1 drivers
v000001ff2f93b070_0 .net *"_ivl_193", 0 0, L_000001ff2f842ad0;  1 drivers
v000001ff2f93bd90_0 .net *"_ivl_195", 0 0, L_000001ff2f841d40;  1 drivers
v000001ff2f93bbb0_0 .net *"_ivl_197", 0 0, L_000001ff2fad2e60;  1 drivers
v000001ff2f93b110_0 .net *"_ivl_199", 0 0, L_000001ff2f842360;  1 drivers
L_000001ff2fa6ecb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ff2f93bf70_0 .net/2u *"_ivl_2", 1 0, L_000001ff2fa6ecb8;  1 drivers
L_000001ff2fa71028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93b1b0_0 .net/2u *"_ivl_202", 1 0, L_000001ff2fa71028;  1 drivers
L_000001ff2fa71070 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93a850_0 .net/2u *"_ivl_206", 1 0, L_000001ff2fa71070;  1 drivers
L_000001ff2fa710b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93b890_0 .net/2u *"_ivl_210", 1 0, L_000001ff2fa710b8;  1 drivers
L_000001ff2fa71100 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93b570_0 .net/2u *"_ivl_214", 1 0, L_000001ff2fa71100;  1 drivers
L_000001ff2fa71148 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93b2f0_0 .net/2u *"_ivl_218", 1 0, L_000001ff2fa71148;  1 drivers
L_000001ff2fa6ee20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93b930_0 .net/2u *"_ivl_22", 1 0, L_000001ff2fa6ee20;  1 drivers
L_000001ff2fa71190 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93a990_0 .net/2u *"_ivl_222", 1 0, L_000001ff2fa71190;  1 drivers
L_000001ff2fa711d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93b4d0_0 .net/2u *"_ivl_226", 1 0, L_000001ff2fa711d8;  1 drivers
L_000001ff2fa71220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93aad0_0 .net/2u *"_ivl_230", 1 0, L_000001ff2fa71220;  1 drivers
L_000001ff2fa712b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93acb0_0 .net/2u *"_ivl_238", 1 0, L_000001ff2fa712b0;  1 drivers
L_000001ff2fa712f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93ab70_0 .net/2u *"_ivl_242", 1 0, L_000001ff2fa712f8;  1 drivers
L_000001ff2fa714f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93b6b0_0 .net/2u *"_ivl_246", 1 0, L_000001ff2fa714f0;  1 drivers
L_000001ff2fa71538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93a210_0 .net/2u *"_ivl_250", 1 0, L_000001ff2fa71538;  1 drivers
L_000001ff2fa71730 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93ba70_0 .net/2u *"_ivl_256", 1 0, L_000001ff2fa71730;  1 drivers
v000001ff2f93a350_0 .net *"_ivl_258", 0 0, L_000001ff2fad4ee0;  1 drivers
L_000001ff2fa6ee68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93adf0_0 .net/2u *"_ivl_26", 1 0, L_000001ff2fa6ee68;  1 drivers
L_000001ff2fa71778 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93ae90_0 .net/2u *"_ivl_260", 1 0, L_000001ff2fa71778;  1 drivers
v000001ff2f93b390_0 .net *"_ivl_262", 0 0, L_000001ff2fad4620;  1 drivers
L_000001ff2fa717c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93b9d0_0 .net/2u *"_ivl_266", 1 0, L_000001ff2fa717c0;  1 drivers
v000001ff2f93b610_0 .net *"_ivl_268", 0 0, L_000001ff2fad5020;  1 drivers
L_000001ff2fa71808 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93bc50_0 .net/2u *"_ivl_270", 1 0, L_000001ff2fa71808;  1 drivers
v000001ff2f93bcf0_0 .net *"_ivl_272", 0 0, L_000001ff2fad46c0;  1 drivers
L_000001ff2fa6eeb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f93be30_0 .net/2u *"_ivl_31", 1 0, L_000001ff2fa6eeb0;  1 drivers
L_000001ff2fa6eef8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ff2f94d390_0 .net/2u *"_ivl_35", 1 0, L_000001ff2fa6eef8;  1 drivers
L_000001ff2fa6ef40 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ff2f94db10_0 .net/2u *"_ivl_39", 1 0, L_000001ff2fa6ef40;  1 drivers
L_000001ff2fa6ef88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f94d750_0 .net/2u *"_ivl_43", 1 0, L_000001ff2fa6ef88;  1 drivers
L_000001ff2fa6efd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f94eab0_0 .net/2u *"_ivl_47", 1 0, L_000001ff2fa6efd0;  1 drivers
L_000001ff2fa6f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f94e150_0 .net/2u *"_ivl_51", 1 0, L_000001ff2fa6f018;  1 drivers
L_000001ff2fa6f060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f94e1f0_0 .net/2u *"_ivl_55", 1 0, L_000001ff2fa6f060;  1 drivers
L_000001ff2fa6f0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f94f050_0 .net/2u *"_ivl_59", 1 0, L_000001ff2fa6f0a8;  1 drivers
L_000001ff2fa6ed00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f94efb0_0 .net/2u *"_ivl_6", 1 0, L_000001ff2fa6ed00;  1 drivers
L_000001ff2fa6f0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f94da70_0 .net/2u *"_ivl_64", 1 0, L_000001ff2fa6f0f0;  1 drivers
v000001ff2f94f190_0 .net *"_ivl_71", 1 0, L_000001ff2fa5f0c0;  1 drivers
v000001ff2f94de30_0 .net *"_ivl_72", 11 0, L_000001ff2fa5eb20;  1 drivers
v000001ff2f94dbb0_0 .net *"_ivl_77", 1 0, L_000001ff2fa62b80;  1 drivers
v000001ff2f94f230_0 .net *"_ivl_78", 11 0, L_000001ff2fa618c0;  1 drivers
v000001ff2f94dc50_0 .net *"_ivl_83", 0 0, L_000001ff2f83eb60;  1 drivers
v000001ff2f94e0b0_0 .net *"_ivl_85", 0 0, L_000001ff2fa65880;  1 drivers
L_000001ff2fa6f180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ff2f94f730_0 .net/2u *"_ivl_90", 1 0, L_000001ff2fa6f180;  1 drivers
L_000001ff2fa6f1c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ff2f94e8d0_0 .net/2u *"_ivl_92", 1 0, L_000001ff2fa6f1c8;  1 drivers
L_000001ff2fa6f210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f94f870_0 .net/2u *"_ivl_94", 1 0, L_000001ff2fa6f210;  1 drivers
v000001ff2f94d9d0_0 .net *"_ivl_96", 1 0, L_000001ff2fa64700;  1 drivers
v000001ff2f94ed30_0 .var "alu_a_op1", 53 0;
v000001ff2f94d6b0_0 .var "alu_a_op2", 53 0;
v000001ff2f94f2d0_0 .var "alu_b_op1", 53 0;
v000001ff2f94ebf0_0 .var "alu_b_op2", 53 0;
v000001ff2f94e650_0 .net "alu_carry_a", 1 0, L_000001ff2fae6be0;  1 drivers
v000001ff2f94f910_0 .net "alu_carry_b", 1 0, L_000001ff2fad3ae0;  1 drivers
v000001ff2f94d430_0 .net "alu_neg_a", 0 0, L_000001ff2fae7540;  1 drivers
v000001ff2f94ded0_0 .net "alu_neg_b", 0 0, L_000001ff2fad2aa0;  1 drivers
v000001ff2f94e010_0 .net "alu_result_a", 53 0, v000001ff2f9099b0_0;  1 drivers
v000001ff2f94e290_0 .net "alu_result_b", 53 0, v000001ff2f92adb0_0;  1 drivers
v000001ff2f94d2f0_0 .net "alu_zero_a", 0 0, L_000001ff2f8401b0;  1 drivers
v000001ff2f94dcf0_0 .net "alu_zero_b", 0 0, L_000001ff2f840220;  1 drivers
v000001ff2f94e790_0 .net "branch_carry_a", 1 0, L_000001ff2fa61820;  1 drivers
v000001ff2f94e330_0 .net "branch_carry_b", 1 0, L_000001ff2fa643e0;  1 drivers
v000001ff2f94eb50_0 .net "branch_offset_a", 15 0, L_000001ff2fa5f980;  1 drivers
v000001ff2f94f5f0_0 .net "branch_offset_b", 15 0, L_000001ff2fa61f00;  1 drivers
v000001ff2f94d4d0_0 .net "branch_target_a", 15 0, L_000001ff2fa61b40;  1 drivers
v000001ff2f94e3d0_0 .net "branch_target_b", 15 0, L_000001ff2fa648e0;  1 drivers
v000001ff2f94f0f0_0 .net "clk", 0 0, v000001ff2f9562b0_0;  1 drivers
v000001ff2f94f370_0 .net "const_one", 15 0, L_000001ff2fa59e40;  1 drivers
v000001ff2f94d930_0 .net "const_two", 15 0, L_000001ff2fa59ee0;  1 drivers
L_000001ff2fa6f138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f94f410_0 .net "const_zero_trit", 1 0, L_000001ff2fa6f138;  1 drivers
v000001ff2f94ef10_0 .var/i "cycle_count", 31 0;
v000001ff2f94e5b0_0 .net "dbg_reg_data", 53 0, L_000001ff2fa67cc0;  alias, 1 drivers
v000001ff2f94f4b0_0 .net "dbg_reg_idx", 3 0, v000001ff2f955130_0;  1 drivers
v000001ff2f94e970_0 .net "dec_alu_op_a", 2 0, v000001ff2f92d290_0;  1 drivers
v000001ff2f94e470_0 .net "dec_alu_op_b", 2 0, v000001ff2f92f3b0_0;  1 drivers
v000001ff2f94f550_0 .net "dec_alu_src_a", 0 0, v000001ff2f92cbb0_0;  1 drivers
v000001ff2f94dd90_0 .net "dec_alu_src_b", 0 0, v000001ff2f92ecd0_0;  1 drivers
v000001ff2f94e510_0 .net "dec_branch_a", 0 0, v000001ff2f92bd50_0;  1 drivers
v000001ff2f94e6f0_0 .net "dec_branch_b", 0 0, v000001ff2f92dbf0_0;  1 drivers
v000001ff2f94d1b0_0 .net "dec_branch_type_a", 1 0, v000001ff2f92c570_0;  1 drivers
v000001ff2f94f690_0 .net "dec_branch_type_b", 1 0, v000001ff2f92fef0_0;  1 drivers
v000001ff2f94e830_0 .net "dec_halt_a", 0 0, v000001ff2f92c9d0_0;  1 drivers
v000001ff2f94f7d0_0 .net "dec_halt_b", 0 0, v000001ff2f92ed70_0;  1 drivers
v000001ff2f94ea10_0 .net "dec_jump_a", 0 0, v000001ff2f92d510_0;  1 drivers
v000001ff2f94ec90_0 .net "dec_jump_b", 0 0, v000001ff2f92f4f0_0;  1 drivers
v000001ff2f94df70_0 .net "dec_lui_a", 0 0, v000001ff2f92b5d0_0;  1 drivers
v000001ff2f94d570_0 .net "dec_lui_b", 0 0, v000001ff2f92f630_0;  1 drivers
v000001ff2f94d250_0 .net "dec_mem_read_a", 0 0, v000001ff2f92c110_0;  1 drivers
v000001ff2f94edd0_0 .net "dec_mem_read_b", 0 0, v000001ff2f92da10_0;  1 drivers
v000001ff2f94ee70_0 .net "dec_mem_write_a", 0 0, v000001ff2f92ca70_0;  1 drivers
v000001ff2f94d610_0 .net "dec_mem_write_b", 0 0, v000001ff2f92dc90_0;  1 drivers
v000001ff2f94d890_0 .net "dec_opcode_a", 5 0, L_000001ff2fa65a60;  1 drivers
v000001ff2f94d7f0_0 .net "dec_opcode_b", 5 0, L_000001ff2fa639e0;  1 drivers
v000001ff2f9515d0_0 .net "dec_rd_a", 3 0, L_000001ff2fa63da0;  1 drivers
v000001ff2f950e50_0 .net "dec_rd_b", 3 0, L_000001ff2fa64de0;  1 drivers
v000001ff2f94f9b0_0 .net "dec_reg_write_a", 0 0, v000001ff2f92cf70_0;  1 drivers
v000001ff2f950b30_0 .net "dec_reg_write_b", 0 0, v000001ff2f931e30_0;  1 drivers
v000001ff2f951ad0_0 .net "dec_rs1_a", 3 0, L_000001ff2fa64840;  1 drivers
v000001ff2f9513f0_0 .net "dec_rs1_a_3t", 5 0, L_000001ff2fad2f00;  1 drivers
v000001ff2f950ef0_0 .net "dec_rs1_b", 3 0, L_000001ff2fa64e80;  1 drivers
v000001ff2f952110_0 .net "dec_rs1_b_3t", 5 0, L_000001ff2fad4a80;  1 drivers
v000001ff2f94fb90_0 .net "dec_rs2_a_3t", 5 0, L_000001ff2fad3860;  1 drivers
v000001ff2f94fd70_0 .net "dec_rs2_b_3t", 5 0, L_000001ff2fad5fc0;  1 drivers
v000001ff2f951cb0_0 .net "dec_rs2_imm_a", 3 0, L_000001ff2fa652e0;  1 drivers
v000001ff2f950770_0 .net "dec_rs2_imm_b", 3 0, L_000001ff2fa64f20;  1 drivers
v000001ff2f94faf0_0 .net "dmem_addr", 17 0, L_000001ff2fad2d20;  alias, 1 drivers
v000001ff2f951d50_0 .net "dmem_rdata", 53 0, v000001ff2f956990_0;  1 drivers
v000001ff2f950bd0_0 .net "dmem_re", 0 0, L_000001ff2f842980;  alias, 1 drivers
v000001ff2f9501d0_0 .net "dmem_wdata", 53 0, L_000001ff2fad2dc0;  alias, 1 drivers
v000001ff2f950310_0 .net "dmem_we", 0 0, L_000001ff2f841b10;  alias, 1 drivers
v000001ff2f951df0_0 .var "ex_wb_mem_data_a", 53 0;
v000001ff2f94fc30_0 .var "ex_wb_mem_data_b", 53 0;
v000001ff2f9509f0_0 .var "ex_wb_mem_read_a", 0 0;
v000001ff2f951170_0 .var "ex_wb_mem_read_b", 0 0;
v000001ff2f951e90_0 .var "ex_wb_rd_a", 3 0;
v000001ff2f950590_0 .net "ex_wb_rd_a_3t", 5 0, L_000001ff2fad5ac0;  1 drivers
v000001ff2f951990_0 .var "ex_wb_rd_b", 3 0;
v000001ff2f950130_0 .net "ex_wb_rd_b_3t", 5 0, L_000001ff2fad5b60;  1 drivers
v000001ff2f94fa50_0 .var "ex_wb_reg_write_a", 0 0;
v000001ff2f94fe10_0 .var "ex_wb_reg_write_b", 0 0;
v000001ff2f951850_0 .var "ex_wb_result_a", 53 0;
v000001ff2f9512b0_0 .var "ex_wb_result_b", 53 0;
v000001ff2f951b70_0 .var "ex_wb_valid_a", 0 0;
v000001ff2f950810_0 .var "ex_wb_valid_b", 0 0;
v000001ff2f951f30_0 .net "exe_result_a", 53 0, L_000001ff2fad21e0;  1 drivers
v000001ff2f951350_0 .net "exe_result_b", 53 0, L_000001ff2fad3e00;  1 drivers
v000001ff2f9503b0_0 .net "forward_a_rs1", 1 0, L_000001ff2fad6600;  1 drivers
v000001ff2f950450_0 .net "forward_a_rs2", 1 0, L_000001ff2fad3ea0;  1 drivers
v000001ff2f950270_0 .net "forward_b_rs1", 1 0, L_000001ff2fad57a0;  1 drivers
v000001ff2f94fcd0_0 .net "forward_b_rs2", 1 0, L_000001ff2fad4e40;  1 drivers
v000001ff2f950c70_0 .net "fwd_a_out", 0 0, L_000001ff2f842d00;  alias, 1 drivers
v000001ff2f94feb0_0 .net "fwd_b_out", 0 0, L_000001ff2f8426e0;  alias, 1 drivers
v000001ff2f94ff50_0 .var "halt_reg", 0 0;
v000001ff2f951530_0 .net "halted", 0 0, L_000001ff2f8428a0;  alias, 1 drivers
v000001ff2f950d10_0 .var "id_ex_alu_op_a", 2 0;
v000001ff2f951a30_0 .var "id_ex_alu_op_b", 2 0;
v000001ff2f94fff0_0 .var "id_ex_alu_src_a", 0 0;
v000001ff2f950f90_0 .var "id_ex_alu_src_b", 0 0;
v000001ff2f951670_0 .var "id_ex_branch_a", 0 0;
v000001ff2f951fd0_0 .var "id_ex_branch_b", 0 0;
v000001ff2f9504f0_0 .var "id_ex_branch_type_a", 1 0;
v000001ff2f951710_0 .var "id_ex_branch_type_b", 1 0;
v000001ff2f9508b0_0 .net "id_ex_flush_a", 0 0, L_000001ff2f842830;  1 drivers
v000001ff2f950090_0 .var "id_ex_imm_a", 3 0;
v000001ff2f952070_0 .var "id_ex_imm_b", 3 0;
v000001ff2f950950_0 .var "id_ex_jump_a", 0 0;
v000001ff2f9517b0_0 .var "id_ex_jump_b", 0 0;
v000001ff2f950630_0 .var "id_ex_lui_a", 0 0;
v000001ff2f950db0_0 .var "id_ex_lui_b", 0 0;
v000001ff2f9506d0_0 .var "id_ex_mem_read_a", 0 0;
v000001ff2f950a90_0 .var "id_ex_mem_read_b", 0 0;
v000001ff2f9518f0_0 .var "id_ex_mem_write_a", 0 0;
v000001ff2f951c10_0 .var "id_ex_mem_write_b", 0 0;
v000001ff2f951030_0 .var "id_ex_pc_a", 15 0;
v000001ff2f951490_0 .var "id_ex_pc_b", 15 0;
v000001ff2f9510d0_0 .var "id_ex_predict_a", 0 0;
v000001ff2f951210_0 .var "id_ex_predict_b", 0 0;
v000001ff2f954730_0 .var "id_ex_rd_a", 3 0;
v000001ff2f9533d0_0 .net "id_ex_rd_a_3t", 5 0, L_000001ff2fad1880;  1 drivers
v000001ff2f954410_0 .var "id_ex_rd_b", 3 0;
v000001ff2f953470_0 .net "id_ex_rd_b_3t", 5 0, L_000001ff2fad4800;  1 drivers
v000001ff2f9531f0_0 .var "id_ex_reg_write_a", 0 0;
v000001ff2f953330_0 .var "id_ex_reg_write_b", 0 0;
v000001ff2f954870_0 .var "id_ex_rs1_a", 3 0;
v000001ff2f953fb0_0 .net "id_ex_rs1_a_3t", 5 0, L_000001ff2fad48a0;  1 drivers
v000001ff2f9521b0_0 .var "id_ex_rs1_b", 3 0;
v000001ff2f953510_0 .net "id_ex_rs1_b_3t", 5 0, L_000001ff2fad4080;  1 drivers
v000001ff2f952a70_0 .var "id_ex_rs1_data_a", 53 0;
v000001ff2f953d30_0 .var "id_ex_rs1_data_b", 53 0;
v000001ff2f953bf0_0 .net "id_ex_rs2_a_3t", 5 0, L_000001ff2fad64c0;  1 drivers
v000001ff2f953970_0 .net "id_ex_rs2_b_3t", 5 0, L_000001ff2fad41c0;  1 drivers
v000001ff2f9538d0_0 .var "id_ex_rs2_data_a", 53 0;
v000001ff2f954910_0 .var "id_ex_rs2_data_b", 53 0;
v000001ff2f952390_0 .var "id_ex_valid_a", 0 0;
v000001ff2f952570_0 .var "id_ex_valid_b", 0 0;
v000001ff2f952250_0 .var "if_id_instr_a", 17 0;
v000001ff2f953650_0 .var "if_id_instr_b", 17 0;
v000001ff2f953790_0 .var "if_id_pc_a", 15 0;
v000001ff2f953a10_0 .var "if_id_pc_b", 15 0;
v000001ff2f9522f0_0 .net "if_id_stall_a", 0 0, L_000001ff2f841480;  1 drivers
v000001ff2f952bb0_0 .var "if_id_valid_a", 0 0;
v000001ff2f952430_0 .var "if_id_valid_b", 0 0;
v000001ff2f9545f0_0 .net "imem_addr", 15 0, L_000001ff2f83de40;  alias, 1 drivers
v000001ff2f9524d0_0 .net "imem_data", 35 0, v000001ff2f955770_0;  1 drivers
v000001ff2f9544b0_0 .net "imm_sign_trit_a", 1 0, L_000001ff2f95ced0;  1 drivers
v000001ff2f9535b0_0 .net "imm_sign_trit_b", 1 0, L_000001ff2fad8f40;  1 drivers
v000001ff2f954190_0 .net "interslot_raw_hazard", 0 0, L_000001ff2f840450;  1 drivers
v000001ff2f952750_0 .net "ipc_out", 1 0, L_000001ff2fa63c60;  alias, 1 drivers
v000001ff2f953830_0 .net "issue_both", 0 0, L_000001ff2f83e8c0;  1 drivers
v000001ff2f953dd0_0 .var "lui_result_a", 53 0;
v000001ff2f952610_0 .var "lui_result_b", 53 0;
v000001ff2f953010_0 .net "mem_forward_data_a", 53 0, L_000001ff2fa65e20;  1 drivers
v000001ff2f953290_0 .var "mem_op_was_slot_a", 0 0;
v000001ff2f9526b0_0 .net "memory_conflict", 0 0, L_000001ff2f840760;  1 drivers
v000001ff2f9536f0_0 .net "mispredicted_a", 0 0, L_000001ff2f8408b0;  1 drivers
v000001ff2f954550_0 .net "mispredicted_b", 0 0, L_000001ff2f842050;  1 drivers
v000001ff2f954230_0 .var "next_pc", 15 0;
v000001ff2f954050_0 .var "pc", 15 0;
v000001ff2f952f70_0 .net "pc_carry_1", 1 0, L_000001ff2fa5d9a0;  1 drivers
v000001ff2f9547d0_0 .net "pc_carry_2", 1 0, L_000001ff2fa5fde0;  1 drivers
v000001ff2f953ab0_0 .net "pc_out", 15 0, L_000001ff2f83ddd0;  alias, 1 drivers
v000001ff2f953f10_0 .net "pc_plus_one", 15 0, L_000001ff2fa5e6c0;  1 drivers
v000001ff2f953b50_0 .net "pc_plus_two", 15 0, L_000001ff2fa5f2a0;  1 drivers
v000001ff2f953c90_0 .net "pc_stall", 0 0, L_000001ff2f843010;  1 drivers
v000001ff2f9530b0_0 .net "predict_taken_a", 0 0, L_000001ff2f83fce0;  1 drivers
v000001ff2f9527f0_0 .net "predict_taken_b", 0 0, L_000001ff2f83fd50;  1 drivers
v000001ff2f952890_0 .net "rf_rs1_a_data", 53 0, L_000001ff2fa67860;  1 drivers
v000001ff2f953e70_0 .net "rf_rs1_b_data", 53 0, L_000001ff2fa66280;  1 drivers
v000001ff2f954690_0 .net "rf_rs2_a_data", 53 0, L_000001ff2fa66780;  1 drivers
v000001ff2f9540f0_0 .net "rf_rs2_b_data", 53 0, L_000001ff2fa66c80;  1 drivers
v000001ff2f9542d0_0 .net "rf_wr_data_a", 53 0, L_000001ff2fa67d60;  1 drivers
v000001ff2f954370_0 .net "rf_wr_data_b", 53 0, L_000001ff2fa65240;  1 drivers
v000001ff2f952e30_0 .net "rf_wr_en_a", 0 0, L_000001ff2f83ff80;  1 drivers
v000001ff2f952930_0 .net "rf_wr_en_b", 0 0, L_000001ff2f83fff0;  1 drivers
v000001ff2f9529d0_0 .net "rst_n", 0 0, v000001ff2f956490_0;  1 drivers
v000001ff2f952b10_0 .net "slot_a_writes_slot_b_rs1", 0 0, L_000001ff2f840a00;  1 drivers
v000001ff2f952c50_0 .net "slot_a_writes_slot_b_rs2", 0 0, L_000001ff2f840290;  1 drivers
v000001ff2f952cf0_0 .net "slot_b_stall", 0 0, L_000001ff2f841330;  1 drivers
v000001ff2f952d90_0 .net "stall_out", 0 0, L_000001ff2f842590;  alias, 1 drivers
v000001ff2f952ed0_0 .var "take_branch_a", 0 0;
v000001ff2f953150_0 .var "take_branch_b", 0 0;
v000001ff2f956cb0_0 .net "valid_out_a", 0 0, L_000001ff2f842910;  alias, 1 drivers
v000001ff2f956fd0_0 .net "valid_out_b", 0 0, L_000001ff2f842750;  alias, 1 drivers
E_000001ff2f78e780/0 .event anyedge, v000001ff2f951fd0_0, v000001ff2f952570_0, v000001ff2f951710_0, v000001ff2f929910_0;
E_000001ff2f78e780/1 .event anyedge, v000001ff2f92a590_0;
E_000001ff2f78e780 .event/or E_000001ff2f78e780/0, E_000001ff2f78e780/1;
E_000001ff2f78e7c0/0 .event anyedge, v000001ff2f951670_0, v000001ff2f952390_0, v000001ff2f9504f0_0, v000001ff2f90ad10_0;
E_000001ff2f78e7c0/1 .event anyedge, v000001ff2f909730_0;
E_000001ff2f78e7c0 .event/or E_000001ff2f78e7c0/0, E_000001ff2f78e7c0/1;
E_000001ff2f78ee00/0 .event anyedge, v000001ff2f928b50_0, v000001ff2f928b50_0, v000001ff2f928b50_0, v000001ff2f928b50_0;
E_000001ff2f78ee00/1 .event anyedge, v000001ff2f928b50_0, v000001ff2f928b50_0, v000001ff2f928b50_0, v000001ff2f928b50_0;
E_000001ff2f78ee00/2 .event anyedge, v000001ff2f928b50_0;
E_000001ff2f78ee00 .event/or E_000001ff2f78ee00/0, E_000001ff2f78ee00/1, E_000001ff2f78ee00/2;
E_000001ff2f78eb80/0 .event anyedge, v000001ff2f90a8b0_0, v000001ff2f90a8b0_0, v000001ff2f90a8b0_0, v000001ff2f90a8b0_0;
E_000001ff2f78eb80/1 .event anyedge, v000001ff2f90a8b0_0, v000001ff2f90a8b0_0, v000001ff2f90a8b0_0, v000001ff2f90a8b0_0;
E_000001ff2f78eb80/2 .event anyedge, v000001ff2f90a8b0_0;
E_000001ff2f78eb80 .event/or E_000001ff2f78eb80/0, E_000001ff2f78eb80/1, E_000001ff2f78eb80/2;
E_000001ff2f78ef00/0 .event anyedge, v000001ff2f950f90_0, v000001ff2f9535b0_0, v000001ff2f952070_0, v000001ff2f933cd0_0;
E_000001ff2f78ef00/1 .event anyedge, v000001ff2f953010_0, v000001ff2f954910_0;
E_000001ff2f78ef00 .event/or E_000001ff2f78ef00/0, E_000001ff2f78ef00/1;
E_000001ff2f78ec80 .event anyedge, v000001ff2f933c30_0, v000001ff2f953010_0, v000001ff2f953d30_0;
E_000001ff2f78e980/0 .event anyedge, v000001ff2f94fff0_0, v000001ff2f9544b0_0, v000001ff2f950090_0, v000001ff2f9307b0_0;
E_000001ff2f78e980/1 .event anyedge, v000001ff2f953010_0, v000001ff2f9538d0_0;
E_000001ff2f78e980 .event/or E_000001ff2f78e980/0, E_000001ff2f78e980/1;
E_000001ff2f78ee80 .event anyedge, v000001ff2f930350_0, v000001ff2f953010_0, v000001ff2f952a70_0;
E_000001ff2f78ef80/0 .event anyedge, v000001ff2f952ed0_0, v000001ff2f950950_0, v000001ff2f7e5ff0_0, v000001ff2f953150_0;
E_000001ff2f78ef80/1 .event anyedge, v000001ff2f9517b0_0, v000001ff2f7e95b0_0, v000001ff2f953830_0, v000001ff2f90c890_0;
E_000001ff2f78ef80/2 .event anyedge, v000001ff2f7745f0_0;
E_000001ff2f78ef80 .event/or E_000001ff2f78ef80/0, E_000001ff2f78ef80/1, E_000001ff2f78ef80/2;
LS_000001ff2fa59e40_0_0 .concat8 [ 2 2 2 2], L_000001ff2fa6ecb8, L_000001ff2fa6ed00, L_000001ff2fa6ed48, L_000001ff2fa6ed90;
LS_000001ff2fa59e40_0_4 .concat8 [ 2 2 2 2], L_000001ff2fa6edd8, L_000001ff2fa6ee20, L_000001ff2fa6ee68, L_000001ff2fa6eeb0;
L_000001ff2fa59e40 .concat8 [ 8 8 0 0], LS_000001ff2fa59e40_0_0, LS_000001ff2fa59e40_0_4;
LS_000001ff2fa59ee0_0_0 .concat8 [ 2 2 2 2], L_000001ff2fa6eef8, L_000001ff2fa6ef40, L_000001ff2fa6ef88, L_000001ff2fa6efd0;
LS_000001ff2fa59ee0_0_4 .concat8 [ 2 2 2 2], L_000001ff2fa6f018, L_000001ff2fa6f060, L_000001ff2fa6f0a8, L_000001ff2fa6f0f0;
L_000001ff2fa59ee0 .concat8 [ 8 8 0 0], LS_000001ff2fa59ee0_0_0, LS_000001ff2fa59ee0_0_4;
L_000001ff2fa5f0c0 .part v000001ff2f950090_0, 2, 2;
LS_000001ff2fa5eb20_0_0 .concat [ 2 2 2 2], L_000001ff2fa5f0c0, L_000001ff2fa5f0c0, L_000001ff2fa5f0c0, L_000001ff2fa5f0c0;
LS_000001ff2fa5eb20_0_4 .concat [ 2 2 0 0], L_000001ff2fa5f0c0, L_000001ff2fa5f0c0;
L_000001ff2fa5eb20 .concat [ 8 4 0 0], LS_000001ff2fa5eb20_0_0, LS_000001ff2fa5eb20_0_4;
L_000001ff2fa5f980 .concat [ 4 12 0 0], v000001ff2f950090_0, L_000001ff2fa5eb20;
L_000001ff2fa62b80 .part v000001ff2f952070_0, 2, 2;
LS_000001ff2fa618c0_0_0 .concat [ 2 2 2 2], L_000001ff2fa62b80, L_000001ff2fa62b80, L_000001ff2fa62b80, L_000001ff2fa62b80;
LS_000001ff2fa618c0_0_4 .concat [ 2 2 0 0], L_000001ff2fa62b80, L_000001ff2fa62b80;
L_000001ff2fa618c0 .concat [ 8 4 0 0], LS_000001ff2fa618c0_0_0, LS_000001ff2fa618c0_0_4;
L_000001ff2fa61f00 .concat [ 4 12 0 0], v000001ff2f952070_0, L_000001ff2fa618c0;
L_000001ff2fa65880 .reduce/nor L_000001ff2f841330;
L_000001ff2fa64700 .functor MUXZ 2, L_000001ff2fa6f210, L_000001ff2fa6f1c8, v000001ff2f952bb0_0, C4<>;
L_000001ff2fa63c60 .functor MUXZ 2, L_000001ff2fa64700, L_000001ff2fa6f180, L_000001ff2f83e8c0, C4<>;
L_000001ff2fa65060 .ufunc/vec4 TD_tb_ternary_cpu.dut.addr_eq_2t, 1, L_000001ff2fa63da0, L_000001ff2fa64e80 (v000001ff2f7e4510_0, v000001ff2f7e4650_0) S_000001ff2f8fb070;
L_000001ff2fa651a0 .ufunc/vec4 TD_tb_ternary_cpu.dut.is_r0_2t, 1, L_000001ff2fa63da0 (v000001ff2f7e9ab0_0) S_000001ff2f8fed10;
L_000001ff2fa64c00 .reduce/nor L_000001ff2fa651a0;
L_000001ff2fa64a20 .reduce/nor v000001ff2f92ecd0_0;
L_000001ff2fa65100 .ufunc/vec4 TD_tb_ternary_cpu.dut.addr_eq_2t, 1, L_000001ff2fa63da0, L_000001ff2fa64f20 (v000001ff2f7e4510_0, v000001ff2f7e4650_0) S_000001ff2f8fb070;
L_000001ff2fa65f60 .ufunc/vec4 TD_tb_ternary_cpu.dut.is_r0_2t, 1, L_000001ff2fa63da0 (v000001ff2f7e9ab0_0) S_000001ff2f8fed10;
L_000001ff2fa65380 .reduce/nor L_000001ff2fa65f60;
L_000001ff2fa67d60 .functor MUXZ 54, v000001ff2f951850_0, v000001ff2f951df0_0, v000001ff2f9509f0_0, C4<>;
L_000001ff2fa65240 .functor MUXZ 54, v000001ff2f9512b0_0, v000001ff2f94fc30_0, v000001ff2f951170_0, C4<>;
L_000001ff2fa65e20 .functor MUXZ 54, v000001ff2f951850_0, v000001ff2f951df0_0, v000001ff2f9509f0_0, C4<>;
L_000001ff2f95ced0 .part v000001ff2f950090_0, 2, 2;
L_000001ff2fad8f40 .part v000001ff2f952070_0, 2, 2;
L_000001ff2fad21e0 .functor MUXZ 54, v000001ff2f9099b0_0, v000001ff2f953dd0_0, v000001ff2f950630_0, C4<>;
L_000001ff2fad3e00 .functor MUXZ 54, v000001ff2f92adb0_0, v000001ff2f952610_0, v000001ff2f950db0_0, C4<>;
L_000001ff2fad3900 .part v000001ff2f9099b0_0, 0, 18;
L_000001ff2fad2c80 .part v000001ff2f92adb0_0, 0, 18;
L_000001ff2fad2d20 .functor MUXZ 18, L_000001ff2fad2c80, L_000001ff2fad3900, L_000001ff2f842ec0, C4<>;
L_000001ff2fad2dc0 .functor MUXZ 54, v000001ff2f954910_0, v000001ff2f9538d0_0, v000001ff2f9518f0_0, C4<>;
L_000001ff2fad39a0 .reduce/nor v000001ff2f9518f0_0;
L_000001ff2fad2e60 .reduce/nor v000001ff2f9506d0_0;
L_000001ff2fad2f00 .concat [ 4 2 0 0], L_000001ff2fa64840, L_000001ff2fa71028;
L_000001ff2fad3860 .concat [ 4 2 0 0], L_000001ff2fa652e0, L_000001ff2fa71070;
L_000001ff2fad1880 .concat [ 4 2 0 0], v000001ff2f954730_0, L_000001ff2fa710b8;
L_000001ff2fad5ac0 .concat [ 4 2 0 0], v000001ff2f951e90_0, L_000001ff2fa71100;
L_000001ff2fad4a80 .concat [ 4 2 0 0], L_000001ff2fa64e80, L_000001ff2fa71148;
L_000001ff2fad5fc0 .concat [ 4 2 0 0], L_000001ff2fa64f20, L_000001ff2fa71190;
L_000001ff2fad4800 .concat [ 4 2 0 0], v000001ff2f954410_0, L_000001ff2fa711d8;
L_000001ff2fad5b60 .concat [ 4 2 0 0], v000001ff2f951990_0, L_000001ff2fa71220;
L_000001ff2fad5e80 .reduce/nor v000001ff2f92cbb0_0;
L_000001ff2fad48a0 .concat [ 4 2 0 0], v000001ff2f954870_0, L_000001ff2fa712b0;
L_000001ff2fad64c0 .concat [ 4 2 0 0], v000001ff2f950090_0, L_000001ff2fa712f8;
L_000001ff2fad4080 .concat [ 4 2 0 0], v000001ff2f9521b0_0, L_000001ff2fa714f0;
L_000001ff2fad41c0 .concat [ 4 2 0 0], v000001ff2f952070_0, L_000001ff2fa71538;
L_000001ff2fad4ee0 .cmp/ne 2, L_000001ff2fad6600, L_000001ff2fa71730;
L_000001ff2fad4620 .cmp/ne 2, L_000001ff2fad3ea0, L_000001ff2fa71778;
L_000001ff2fad5020 .cmp/ne 2, L_000001ff2fad57a0, L_000001ff2fa717c0;
L_000001ff2fad46c0 .cmp/ne 2, L_000001ff2fad4e40, L_000001ff2fa71808;
S_000001ff2f8fb520 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 5 686, 5 686 0, S_000001ff2f8fbcf0;
 .timescale 0 0;
v000001ff2f7e4ab0_0 .var/2s "i", 31 0;
S_000001ff2f8fbe80 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 5 704, 5 704 0, S_000001ff2f8fbcf0;
 .timescale 0 0;
v000001ff2f7e3e30_0 .var/2s "i", 31 0;
S_000001ff2f8fb070 .scope autofunction.vec4.s1, "addr_eq_2t" "addr_eq_2t" 5 278, 5 278 0, S_000001ff2f8fbcf0;
 .timescale 0 0;
v000001ff2f7e4510_0 .var "a", 3 0;
; Variable addr_eq_2t is vec4 return value of scope S_000001ff2f8fb070
v000001ff2f7e4650_0 .var "b", 3 0;
TD_tb_ternary_cpu.dut.addr_eq_2t ;
    %load/vec4 v000001ff2f7e4510_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000001ff2f7e4650_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_8.54, 4;
    %load/vec4 v000001ff2f7e4510_0;
    %parti/s 2, 2, 3;
    %load/vec4 v000001ff2f7e4650_0;
    %parti/s 2, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.54;
    %ret/vec4 0, 0, 1;  Assign to addr_eq_2t (store_vec4_to_lval)
    %disable/flow S_000001ff2f8fb070;
    %end;
S_000001ff2f8fb200 .scope module, "branch_adder_a" "ternary_adder_8trit_cla" 5 185, 6 22 0, S_000001ff2f8fbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7e6090_0 .net "a", 15 0, v000001ff2f951030_0;  1 drivers
v000001ff2f7e61d0_0 .net "b", 15 0, L_000001ff2fa5f980;  alias, 1 drivers
v000001ff2f7e6a90_0 .net "cin", 1 0, L_000001ff2fa6f138;  alias, 1 drivers
v000001ff2f7e6270_0 .net "cout", 1 0, L_000001ff2fa61820;  alias, 1 drivers
v000001ff2f7e6310_0 .net "sum", 15 0, L_000001ff2fa61b40;  alias, 1 drivers
S_000001ff2f8fb6b0 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_000001ff2f8fb200;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_000001ff2f78ea00 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_000001ff2f83e5b0 .functor BUFZ 2, L_000001ff2fa6f138, C4<00>, C4<00>, C4<00>;
v000001ff2f7e5690_0 .net *"_ivl_61", 1 0, L_000001ff2f83e5b0;  1 drivers
v000001ff2f7e5730_0 .net "a", 15 0, v000001ff2f951030_0;  alias, 1 drivers
v000001ff2f7e5910_0 .net "b", 15 0, L_000001ff2fa5f980;  alias, 1 drivers
v000001ff2f7e6d10_0 .net "carry", 17 0, L_000001ff2fa63760;  1 drivers
v000001ff2f7e5d70_0 .net "cin", 1 0, L_000001ff2fa6f138;  alias, 1 drivers
v000001ff2f7e5e10_0 .net "cout", 1 0, L_000001ff2fa61820;  alias, 1 drivers
v000001ff2f7e5ff0_0 .net "sum", 15 0, L_000001ff2fa61b40;  alias, 1 drivers
L_000001ff2fa609c0 .part v000001ff2f951030_0, 0, 2;
L_000001ff2fa5fc00 .part L_000001ff2fa5f980, 0, 2;
L_000001ff2fa5e9e0 .part L_000001ff2fa63760, 0, 2;
L_000001ff2fa5fca0 .part v000001ff2f951030_0, 2, 2;
L_000001ff2fa602e0 .part L_000001ff2fa5f980, 2, 2;
L_000001ff2fa5ed00 .part L_000001ff2fa63760, 2, 2;
L_000001ff2fa60240 .part v000001ff2f951030_0, 4, 2;
L_000001ff2fa604c0 .part L_000001ff2fa5f980, 4, 2;
L_000001ff2fa60920 .part L_000001ff2fa63760, 4, 2;
L_000001ff2fa5eee0 .part v000001ff2f951030_0, 6, 2;
L_000001ff2fa5f200 .part L_000001ff2fa5f980, 6, 2;
L_000001ff2fa5f7a0 .part L_000001ff2fa63760, 6, 2;
L_000001ff2fa5f340 .part v000001ff2f951030_0, 8, 2;
L_000001ff2fa5f520 .part L_000001ff2fa5f980, 8, 2;
L_000001ff2fa607e0 .part L_000001ff2fa63760, 8, 2;
L_000001ff2fa633a0 .part v000001ff2f951030_0, 10, 2;
L_000001ff2fa61e60 .part L_000001ff2fa5f980, 10, 2;
L_000001ff2fa629a0 .part L_000001ff2fa63760, 10, 2;
L_000001ff2fa61780 .part v000001ff2f951030_0, 12, 2;
L_000001ff2fa62f40 .part L_000001ff2fa5f980, 12, 2;
L_000001ff2fa62d60 .part L_000001ff2fa63760, 12, 2;
L_000001ff2fa62a40 .part v000001ff2f951030_0, 14, 2;
L_000001ff2fa61320 .part L_000001ff2fa5f980, 14, 2;
L_000001ff2fa61aa0 .part L_000001ff2fa63760, 14, 2;
LS_000001ff2fa61b40_0_0 .concat8 [ 2 2 2 2], L_000001ff2fa5f5c0, L_000001ff2fa60a60, L_000001ff2fa60420, L_000001ff2fa60560;
LS_000001ff2fa61b40_0_4 .concat8 [ 2 2 2 2], L_000001ff2fa60740, L_000001ff2fa61140, L_000001ff2fa62ea0, L_000001ff2fa63440;
L_000001ff2fa61b40 .concat8 [ 8 8 0 0], LS_000001ff2fa61b40_0_0, LS_000001ff2fa61b40_0_4;
LS_000001ff2fa63760_0_0 .concat8 [ 2 2 2 2], L_000001ff2f83e5b0, L_000001ff2fa5e8a0, L_000001ff2fa5ec60, L_000001ff2fa5ee40;
LS_000001ff2fa63760_0_4 .concat8 [ 2 2 2 2], L_000001ff2fa5f840, L_000001ff2fa5ff20, L_000001ff2fa60b00, L_000001ff2fa61280;
LS_000001ff2fa63760_0_8 .concat8 [ 2 0 0 0], L_000001ff2fa63120;
L_000001ff2fa63760 .concat8 [ 8 8 2 0], LS_000001ff2fa63760_0_0, LS_000001ff2fa63760_0_4, LS_000001ff2fa63760_0_8;
L_000001ff2fa61820 .part L_000001ff2fa63760, 16, 2;
S_000001ff2f8fb9d0 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_000001ff2f8fb6b0;
 .timescale 0 0;
P_000001ff2f78e2c0 .param/l "i" 0 7 25, +C4<00>;
S_000001ff2f8fc9e0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f8fb9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7e4b50_0 .net "a", 1 0, L_000001ff2fa609c0;  1 drivers
v000001ff2f7e2990_0 .net "b", 1 0, L_000001ff2fa5fc00;  1 drivers
v000001ff2f7e7030_0 .net "cin", 1 0, L_000001ff2fa5e9e0;  1 drivers
v000001ff2f7e4f10_0 .net "cout", 1 0, L_000001ff2fa5e8a0;  1 drivers
v000001ff2f7e6450_0 .net "result", 3 0, L_000001ff2fa606a0;  1 drivers
v000001ff2f7e6590_0 .net "sum", 1 0, L_000001ff2fa5f5c0;  1 drivers
L_000001ff2fa606a0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa609c0, L_000001ff2fa5fc00, L_000001ff2fa5e9e0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa5e8a0 .part L_000001ff2fa606a0, 2, 2;
L_000001ff2fa5f5c0 .part L_000001ff2fa606a0, 0, 2;
S_000001ff2f8fdb10 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_000001ff2f8fb6b0;
 .timescale 0 0;
P_000001ff2f78f080 .param/l "i" 0 7 25, +C4<01>;
S_000001ff2f8fc080 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f8fdb10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7e7350_0 .net "a", 1 0, L_000001ff2fa5fca0;  1 drivers
v000001ff2f7e5550_0 .net "b", 1 0, L_000001ff2fa602e0;  1 drivers
v000001ff2f7e4c90_0 .net "cin", 1 0, L_000001ff2fa5ed00;  1 drivers
v000001ff2f7e6c70_0 .net "cout", 1 0, L_000001ff2fa5ec60;  1 drivers
v000001ff2f7e72b0_0 .net "result", 3 0, L_000001ff2fa5fd40;  1 drivers
v000001ff2f7e73f0_0 .net "sum", 1 0, L_000001ff2fa60a60;  1 drivers
L_000001ff2fa5fd40 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa5fca0, L_000001ff2fa602e0, L_000001ff2fa5ed00 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa5ec60 .part L_000001ff2fa5fd40, 2, 2;
L_000001ff2fa60a60 .part L_000001ff2fa5fd40, 0, 2;
S_000001ff2f8fd4d0 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_000001ff2f8fb6b0;
 .timescale 0 0;
P_000001ff2f78e540 .param/l "i" 0 7 25, +C4<010>;
S_000001ff2f8fce90 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f8fd4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7e70d0_0 .net "a", 1 0, L_000001ff2fa60240;  1 drivers
v000001ff2f7e5cd0_0 .net "b", 1 0, L_000001ff2fa604c0;  1 drivers
v000001ff2f7e5050_0 .net "cin", 1 0, L_000001ff2fa60920;  1 drivers
v000001ff2f7e6630_0 .net "cout", 1 0, L_000001ff2fa5ee40;  1 drivers
v000001ff2f7e7210_0 .net "result", 3 0, L_000001ff2fa5fe80;  1 drivers
v000001ff2f7e5b90_0 .net "sum", 1 0, L_000001ff2fa60420;  1 drivers
L_000001ff2fa5fe80 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa60240, L_000001ff2fa604c0, L_000001ff2fa60920 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa5ee40 .part L_000001ff2fa5fe80, 2, 2;
L_000001ff2fa60420 .part L_000001ff2fa5fe80, 0, 2;
S_000001ff2f8fcd00 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_000001ff2f8fb6b0;
 .timescale 0 0;
P_000001ff2f78ea40 .param/l "i" 0 7 25, +C4<011>;
S_000001ff2f8fde30 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f8fcd00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7e7170_0 .net "a", 1 0, L_000001ff2fa5eee0;  1 drivers
v000001ff2f7e54b0_0 .net "b", 1 0, L_000001ff2fa5f200;  1 drivers
v000001ff2f7e4dd0_0 .net "cin", 1 0, L_000001ff2fa5f7a0;  1 drivers
v000001ff2f7e4e70_0 .net "cout", 1 0, L_000001ff2fa5f840;  1 drivers
v000001ff2f7e5870_0 .net "result", 3 0, L_000001ff2fa5f700;  1 drivers
v000001ff2f7e6130_0 .net "sum", 1 0, L_000001ff2fa60560;  1 drivers
L_000001ff2fa5f700 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa5eee0, L_000001ff2fa5f200, L_000001ff2fa5f7a0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa5f840 .part L_000001ff2fa5f700, 2, 2;
L_000001ff2fa60560 .part L_000001ff2fa5f700, 0, 2;
S_000001ff2f8fc3a0 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_000001ff2f8fb6b0;
 .timescale 0 0;
P_000001ff2f78efc0 .param/l "i" 0 7 25, +C4<0100>;
S_000001ff2f8fdca0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f8fc3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7e5eb0_0 .net "a", 1 0, L_000001ff2fa5f340;  1 drivers
v000001ff2f7e66d0_0 .net "b", 1 0, L_000001ff2fa5f520;  1 drivers
v000001ff2f7e6770_0 .net "cin", 1 0, L_000001ff2fa607e0;  1 drivers
v000001ff2f7e6950_0 .net "cout", 1 0, L_000001ff2fa5ff20;  1 drivers
v000001ff2f7e64f0_0 .net "result", 3 0, L_000001ff2fa60600;  1 drivers
v000001ff2f7e5230_0 .net "sum", 1 0, L_000001ff2fa60740;  1 drivers
L_000001ff2fa60600 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa5f340, L_000001ff2fa5f520, L_000001ff2fa607e0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa5ff20 .part L_000001ff2fa60600, 2, 2;
L_000001ff2fa60740 .part L_000001ff2fa60600, 0, 2;
S_000001ff2f8fd020 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_000001ff2f8fb6b0;
 .timescale 0 0;
P_000001ff2f78f000 .param/l "i" 0 7 25, +C4<0101>;
S_000001ff2f8fd340 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f8fd020;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7e6810_0 .net "a", 1 0, L_000001ff2fa633a0;  1 drivers
v000001ff2f7e5c30_0 .net "b", 1 0, L_000001ff2fa61e60;  1 drivers
v000001ff2f7e6b30_0 .net "cin", 1 0, L_000001ff2fa629a0;  1 drivers
v000001ff2f7e57d0_0 .net "cout", 1 0, L_000001ff2fa60b00;  1 drivers
v000001ff2f7e4d30_0 .net "result", 3 0, L_000001ff2fa60880;  1 drivers
v000001ff2f7e4fb0_0 .net "sum", 1 0, L_000001ff2fa61140;  1 drivers
L_000001ff2fa60880 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa633a0, L_000001ff2fa61e60, L_000001ff2fa629a0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa60b00 .part L_000001ff2fa60880, 2, 2;
L_000001ff2fa61140 .part L_000001ff2fa60880, 0, 2;
S_000001ff2f8fc210 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_000001ff2f8fb6b0;
 .timescale 0 0;
P_000001ff2f78ea80 .param/l "i" 0 7 25, +C4<0110>;
S_000001ff2f8fd660 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f8fc210;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7e50f0_0 .net "a", 1 0, L_000001ff2fa61780;  1 drivers
v000001ff2f7e68b0_0 .net "b", 1 0, L_000001ff2fa62f40;  1 drivers
v000001ff2f7e5190_0 .net "cin", 1 0, L_000001ff2fa62d60;  1 drivers
v000001ff2f7e6f90_0 .net "cout", 1 0, L_000001ff2fa61280;  1 drivers
v000001ff2f7e5a50_0 .net "result", 3 0, L_000001ff2fa63300;  1 drivers
v000001ff2f7e52d0_0 .net "sum", 1 0, L_000001ff2fa62ea0;  1 drivers
L_000001ff2fa63300 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa61780, L_000001ff2fa62f40, L_000001ff2fa62d60 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa61280 .part L_000001ff2fa63300, 2, 2;
L_000001ff2fa62ea0 .part L_000001ff2fa63300, 0, 2;
S_000001ff2f8fc530 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_000001ff2f8fb6b0;
 .timescale 0 0;
P_000001ff2f78eac0 .param/l "i" 0 7 25, +C4<0111>;
S_000001ff2f8fc6c0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f8fc530;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7e55f0_0 .net "a", 1 0, L_000001ff2fa62a40;  1 drivers
v000001ff2f7e5f50_0 .net "b", 1 0, L_000001ff2fa61320;  1 drivers
v000001ff2f7e5af0_0 .net "cin", 1 0, L_000001ff2fa61aa0;  1 drivers
v000001ff2f7e59b0_0 .net "cout", 1 0, L_000001ff2fa63120;  1 drivers
v000001ff2f7e5370_0 .net "result", 3 0, L_000001ff2fa62400;  1 drivers
v000001ff2f7e5410_0 .net "sum", 1 0, L_000001ff2fa63440;  1 drivers
L_000001ff2fa62400 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa62a40, L_000001ff2fa61320, L_000001ff2fa61aa0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa63120 .part L_000001ff2fa62400, 2, 2;
L_000001ff2fa63440 .part L_000001ff2fa62400, 0, 2;
S_000001ff2f8fc850 .scope module, "branch_adder_b" "ternary_adder_8trit_cla" 5 202, 6 22 0, S_000001ff2f8fbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7e8570_0 .net "a", 15 0, v000001ff2f951490_0;  1 drivers
v000001ff2f7e9970_0 .net "b", 15 0, L_000001ff2fa61f00;  alias, 1 drivers
v000001ff2f7e8b10_0 .net "cin", 1 0, L_000001ff2fa6f138;  alias, 1 drivers
v000001ff2f7e7f30_0 .net "cout", 1 0, L_000001ff2fa643e0;  alias, 1 drivers
v000001ff2f7e89d0_0 .net "sum", 15 0, L_000001ff2fa648e0;  alias, 1 drivers
S_000001ff2f8fcb70 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_000001ff2f8fc850;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_000001ff2f78e680 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_000001ff2f83ea80 .functor BUFZ 2, L_000001ff2fa6f138, C4<00>, C4<00>, C4<00>;
v000001ff2f7e81b0_0 .net *"_ivl_61", 1 0, L_000001ff2f83ea80;  1 drivers
v000001ff2f7e96f0_0 .net "a", 15 0, v000001ff2f951490_0;  alias, 1 drivers
v000001ff2f7e8750_0 .net "b", 15 0, L_000001ff2fa61f00;  alias, 1 drivers
v000001ff2f7e8070_0 .net "carry", 17 0, L_000001ff2fa65420;  1 drivers
v000001ff2f7e8110_0 .net "cin", 1 0, L_000001ff2fa6f138;  alias, 1 drivers
v000001ff2f7e98d0_0 .net "cout", 1 0, L_000001ff2fa643e0;  alias, 1 drivers
v000001ff2f7e95b0_0 .net "sum", 15 0, L_000001ff2fa648e0;  alias, 1 drivers
L_000001ff2fa610a0 .part v000001ff2f951490_0, 0, 2;
L_000001ff2fa62cc0 .part L_000001ff2fa61f00, 0, 2;
L_000001ff2fa62fe0 .part L_000001ff2fa65420, 0, 2;
L_000001ff2fa615a0 .part v000001ff2f951490_0, 2, 2;
L_000001ff2fa62180 .part L_000001ff2fa61f00, 2, 2;
L_000001ff2fa631c0 .part L_000001ff2fa65420, 2, 2;
L_000001ff2fa61c80 .part v000001ff2f951490_0, 4, 2;
L_000001ff2fa627c0 .part L_000001ff2fa61f00, 4, 2;
L_000001ff2fa63260 .part L_000001ff2fa65420, 4, 2;
L_000001ff2fa62040 .part v000001ff2f951490_0, 6, 2;
L_000001ff2fa620e0 .part L_000001ff2fa61f00, 6, 2;
L_000001ff2fa63080 .part L_000001ff2fa65420, 6, 2;
L_000001ff2fa63620 .part v000001ff2f951490_0, 8, 2;
L_000001ff2fa624a0 .part L_000001ff2fa61f00, 8, 2;
L_000001ff2fa61000 .part L_000001ff2fa65420, 8, 2;
L_000001ff2fa611e0 .part v000001ff2f951490_0, 10, 2;
L_000001ff2fa62ae0 .part L_000001ff2fa61f00, 10, 2;
L_000001ff2fa62680 .part L_000001ff2fa65420, 10, 2;
L_000001ff2fa62e00 .part v000001ff2f951490_0, 12, 2;
L_000001ff2fa613c0 .part L_000001ff2fa61f00, 12, 2;
L_000001ff2fa62900 .part L_000001ff2fa65420, 12, 2;
L_000001ff2fa64fc0 .part v000001ff2f951490_0, 14, 2;
L_000001ff2fa63a80 .part L_000001ff2fa61f00, 14, 2;
L_000001ff2fa64160 .part L_000001ff2fa65420, 14, 2;
LS_000001ff2fa648e0_0_0 .concat8 [ 2 2 2 2], L_000001ff2fa62c20, L_000001ff2fa61dc0, L_000001ff2fa61500, L_000001ff2fa61fa0;
LS_000001ff2fa648e0_0_4 .concat8 [ 2 2 2 2], L_000001ff2fa61a00, L_000001ff2fa625e0, L_000001ff2fa62720, L_000001ff2fa64660;
L_000001ff2fa648e0 .concat8 [ 8 8 0 0], LS_000001ff2fa648e0_0_0, LS_000001ff2fa648e0_0_4;
LS_000001ff2fa65420_0_0 .concat8 [ 2 2 2 2], L_000001ff2f83ea80, L_000001ff2fa636c0, L_000001ff2fa62220, L_000001ff2fa61960;
LS_000001ff2fa65420_0_4 .concat8 [ 2 2 2 2], L_000001ff2fa622c0, L_000001ff2fa62360, L_000001ff2fa62540, L_000001ff2fa616e0;
LS_000001ff2fa65420_0_8 .concat8 [ 2 0 0 0], L_000001ff2fa640c0;
L_000001ff2fa65420 .concat8 [ 8 8 2 0], LS_000001ff2fa65420_0_0, LS_000001ff2fa65420_0_4, LS_000001ff2fa65420_0_8;
L_000001ff2fa643e0 .part L_000001ff2fa65420, 16, 2;
S_000001ff2f8fd1b0 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_000001ff2f8fcb70;
 .timescale 0 0;
P_000001ff2f78e240 .param/l "i" 0 7 25, +C4<00>;
S_000001ff2f8fd7f0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f8fd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7e63b0_0 .net "a", 1 0, L_000001ff2fa610a0;  1 drivers
v000001ff2f7e6ef0_0 .net "b", 1 0, L_000001ff2fa62cc0;  1 drivers
v000001ff2f7e69f0_0 .net "cin", 1 0, L_000001ff2fa62fe0;  1 drivers
v000001ff2f7e6bd0_0 .net "cout", 1 0, L_000001ff2fa636c0;  1 drivers
v000001ff2f7e6db0_0 .net "result", 3 0, L_000001ff2fa634e0;  1 drivers
v000001ff2f7e6e50_0 .net "sum", 1 0, L_000001ff2fa62c20;  1 drivers
L_000001ff2fa634e0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa610a0, L_000001ff2fa62cc0, L_000001ff2fa62fe0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa636c0 .part L_000001ff2fa634e0, 2, 2;
L_000001ff2fa62c20 .part L_000001ff2fa634e0, 0, 2;
S_000001ff2f8fd980 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_000001ff2f8fcb70;
 .timescale 0 0;
P_000001ff2f78eb00 .param/l "i" 0 7 25, +C4<01>;
S_000001ff2f8ff030 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f8fd980;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7e8a70_0 .net "a", 1 0, L_000001ff2fa615a0;  1 drivers
v000001ff2f7e84d0_0 .net "b", 1 0, L_000001ff2fa62180;  1 drivers
v000001ff2f7e8390_0 .net "cin", 1 0, L_000001ff2fa631c0;  1 drivers
v000001ff2f7e7530_0 .net "cout", 1 0, L_000001ff2fa62220;  1 drivers
v000001ff2f7e91f0_0 .net "result", 3 0, L_000001ff2fa61be0;  1 drivers
v000001ff2f7e7d50_0 .net "sum", 1 0, L_000001ff2fa61dc0;  1 drivers
L_000001ff2fa61be0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa615a0, L_000001ff2fa62180, L_000001ff2fa631c0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa62220 .part L_000001ff2fa61be0, 2, 2;
L_000001ff2fa61dc0 .part L_000001ff2fa61be0, 0, 2;
S_000001ff2f8fe220 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_000001ff2f8fcb70;
 .timescale 0 0;
P_000001ff2f78eb40 .param/l "i" 0 7 25, +C4<010>;
S_000001ff2f8ff1c0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f8fe220;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7e7c10_0 .net "a", 1 0, L_000001ff2fa61c80;  1 drivers
v000001ff2f7e7710_0 .net "b", 1 0, L_000001ff2fa627c0;  1 drivers
v000001ff2f7e90b0_0 .net "cin", 1 0, L_000001ff2fa63260;  1 drivers
v000001ff2f7e78f0_0 .net "cout", 1 0, L_000001ff2fa61960;  1 drivers
v000001ff2f7e9330_0 .net "result", 3 0, L_000001ff2fa61460;  1 drivers
v000001ff2f7e8250_0 .net "sum", 1 0, L_000001ff2fa61500;  1 drivers
L_000001ff2fa61460 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa61c80, L_000001ff2fa627c0, L_000001ff2fa63260 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa61960 .part L_000001ff2fa61460, 2, 2;
L_000001ff2fa61500 .part L_000001ff2fa61460, 0, 2;
S_000001ff2f8fe860 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_000001ff2f8fcb70;
 .timescale 0 0;
P_000001ff2f78ebc0 .param/l "i" 0 7 25, +C4<011>;
S_000001ff2f8ff350 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f8fe860;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7e8c50_0 .net "a", 1 0, L_000001ff2fa62040;  1 drivers
v000001ff2f7e7df0_0 .net "b", 1 0, L_000001ff2fa620e0;  1 drivers
v000001ff2f7e86b0_0 .net "cin", 1 0, L_000001ff2fa63080;  1 drivers
v000001ff2f7e82f0_0 .net "cout", 1 0, L_000001ff2fa622c0;  1 drivers
v000001ff2f7e7a30_0 .net "result", 3 0, L_000001ff2fa61d20;  1 drivers
v000001ff2f7e9830_0 .net "sum", 1 0, L_000001ff2fa61fa0;  1 drivers
L_000001ff2fa61d20 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa62040, L_000001ff2fa620e0, L_000001ff2fa63080 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa622c0 .part L_000001ff2fa61d20, 2, 2;
L_000001ff2fa61fa0 .part L_000001ff2fa61d20, 0, 2;
S_000001ff2f8fe540 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_000001ff2f8fcb70;
 .timescale 0 0;
P_000001ff2f78e180 .param/l "i" 0 7 25, +C4<0100>;
S_000001ff2f8fe6d0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f8fe540;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7e9650_0 .net "a", 1 0, L_000001ff2fa63620;  1 drivers
v000001ff2f7e8bb0_0 .net "b", 1 0, L_000001ff2fa624a0;  1 drivers
v000001ff2f7e93d0_0 .net "cin", 1 0, L_000001ff2fa61000;  1 drivers
v000001ff2f7e7fd0_0 .net "cout", 1 0, L_000001ff2fa62360;  1 drivers
v000001ff2f7e7850_0 .net "result", 3 0, L_000001ff2fa63580;  1 drivers
v000001ff2f7e8d90_0 .net "sum", 1 0, L_000001ff2fa61a00;  1 drivers
L_000001ff2fa63580 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa63620, L_000001ff2fa624a0, L_000001ff2fa61000 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa62360 .part L_000001ff2fa63580, 2, 2;
L_000001ff2fa61a00 .part L_000001ff2fa63580, 0, 2;
S_000001ff2f8ff800 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_000001ff2f8fcb70;
 .timescale 0 0;
P_000001ff2f78f0c0 .param/l "i" 0 7 25, +C4<0101>;
S_000001ff2f8ff990 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f8ff800;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7e7990_0 .net "a", 1 0, L_000001ff2fa611e0;  1 drivers
v000001ff2f7e8e30_0 .net "b", 1 0, L_000001ff2fa62ae0;  1 drivers
v000001ff2f7e8f70_0 .net "cin", 1 0, L_000001ff2fa62680;  1 drivers
v000001ff2f7e9790_0 .net "cout", 1 0, L_000001ff2fa62540;  1 drivers
v000001ff2f7e7b70_0 .net "result", 3 0, L_000001ff2fa62860;  1 drivers
v000001ff2f7e9b50_0 .net "sum", 1 0, L_000001ff2fa625e0;  1 drivers
L_000001ff2fa62860 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa611e0, L_000001ff2fa62ae0, L_000001ff2fa62680 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa62540 .part L_000001ff2fa62860, 2, 2;
L_000001ff2fa625e0 .part L_000001ff2fa62860, 0, 2;
S_000001ff2f8ff4e0 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_000001ff2f8fcb70;
 .timescale 0 0;
P_000001ff2f78e280 .param/l "i" 0 7 25, +C4<0110>;
S_000001ff2f8ff670 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f8ff4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7e9470_0 .net "a", 1 0, L_000001ff2fa62e00;  1 drivers
v000001ff2f7e8cf0_0 .net "b", 1 0, L_000001ff2fa613c0;  1 drivers
v000001ff2f7e9510_0 .net "cin", 1 0, L_000001ff2fa62900;  1 drivers
v000001ff2f7e7ad0_0 .net "cout", 1 0, L_000001ff2fa616e0;  1 drivers
v000001ff2f7e77b0_0 .net "result", 3 0, L_000001ff2fa61640;  1 drivers
v000001ff2f7e75d0_0 .net "sum", 1 0, L_000001ff2fa62720;  1 drivers
L_000001ff2fa61640 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa62e00, L_000001ff2fa613c0, L_000001ff2fa62900 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa616e0 .part L_000001ff2fa61640, 2, 2;
L_000001ff2fa62720 .part L_000001ff2fa61640, 0, 2;
S_000001ff2f8ffcb0 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_000001ff2f8fcb70;
 .timescale 0 0;
P_000001ff2f78ec00 .param/l "i" 0 7 25, +C4<0111>;
S_000001ff2f8fe9f0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f8ffcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7e8430_0 .net "a", 1 0, L_000001ff2fa64fc0;  1 drivers
v000001ff2f7e8ed0_0 .net "b", 1 0, L_000001ff2fa63a80;  1 drivers
v000001ff2f7e7cb0_0 .net "cin", 1 0, L_000001ff2fa64160;  1 drivers
v000001ff2f7e9010_0 .net "cout", 1 0, L_000001ff2fa640c0;  1 drivers
v000001ff2f7e7e90_0 .net "result", 3 0, L_000001ff2fa647a0;  1 drivers
v000001ff2f7e9a10_0 .net "sum", 1 0, L_000001ff2fa64660;  1 drivers
L_000001ff2fa647a0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa64fc0, L_000001ff2fa63a80, L_000001ff2fa64160 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa640c0 .part L_000001ff2fa647a0, 2, 2;
L_000001ff2fa64660 .part L_000001ff2fa647a0, 0, 2;
S_000001ff2f8fed10 .scope autofunction.vec4.s1, "is_r0_2t" "is_r0_2t" 5 283, 5 283 0, S_000001ff2f8fbcf0;
 .timescale 0 0;
v000001ff2f7e9ab0_0 .var "addr", 3 0;
; Variable is_r0_2t is vec4 return value of scope S_000001ff2f8fed10
TD_tb_ternary_cpu.dut.is_r0_2t ;
    %load/vec4 v000001ff2f7e9ab0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.55, 4;
    %load/vec4 v000001ff2f7e9ab0_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.55;
    %ret/vec4 0, 0, 1;  Assign to is_r0_2t (store_vec4_to_lval)
    %disable/flow S_000001ff2f8fed10;
    %end;
S_000001ff2f8ffb20 .scope module, "pc_incrementer_1" "ternary_adder_8trit_cla" 5 159, 6 22 0, S_000001ff2f8fbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f774690_0 .net "a", 15 0, v000001ff2f954050_0;  1 drivers
v000001ff2f773b50_0 .net "b", 15 0, L_000001ff2fa59e40;  alias, 1 drivers
v000001ff2f772cf0_0 .net "cin", 1 0, L_000001ff2fa6f138;  alias, 1 drivers
v000001ff2f7735b0_0 .net "cout", 1 0, L_000001ff2fa5d9a0;  alias, 1 drivers
v000001ff2f773c90_0 .net "sum", 15 0, L_000001ff2fa5e6c0;  alias, 1 drivers
S_000001ff2f8ffe40 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_000001ff2f8ffb20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_000001ff2f78e1c0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_000001ff2f83dd60 .functor BUFZ 2, L_000001ff2fa6f138, C4<00>, C4<00>, C4<00>;
v000001ff2f774c30_0 .net *"_ivl_61", 1 0, L_000001ff2f83dd60;  1 drivers
v000001ff2f773970_0 .net "a", 15 0, v000001ff2f954050_0;  alias, 1 drivers
v000001ff2f773ab0_0 .net "b", 15 0, L_000001ff2fa59e40;  alias, 1 drivers
v000001ff2f773470_0 .net "carry", 17 0, L_000001ff2fa5c0a0;  1 drivers
v000001ff2f774550_0 .net "cin", 1 0, L_000001ff2fa6f138;  alias, 1 drivers
v000001ff2f773f10_0 .net "cout", 1 0, L_000001ff2fa5d9a0;  alias, 1 drivers
v000001ff2f7745f0_0 .net "sum", 15 0, L_000001ff2fa5e6c0;  alias, 1 drivers
L_000001ff2fa5be20 .part v000001ff2f954050_0, 0, 2;
L_000001ff2fa5bc40 .part L_000001ff2fa59e40, 0, 2;
L_000001ff2fa5bf60 .part L_000001ff2fa5c0a0, 0, 2;
L_000001ff2fa5c320 .part v000001ff2f954050_0, 2, 2;
L_000001ff2fa5c460 .part L_000001ff2fa59e40, 2, 2;
L_000001ff2fa5dea0 .part L_000001ff2fa5c0a0, 2, 2;
L_000001ff2fa5df40 .part v000001ff2f954050_0, 4, 2;
L_000001ff2fa5cf00 .part L_000001ff2fa59e40, 4, 2;
L_000001ff2fa5e580 .part L_000001ff2fa5c0a0, 4, 2;
L_000001ff2fa5c5a0 .part v000001ff2f954050_0, 6, 2;
L_000001ff2fa5cfa0 .part L_000001ff2fa59e40, 6, 2;
L_000001ff2fa5e620 .part L_000001ff2fa5c0a0, 6, 2;
L_000001ff2fa5cc80 .part v000001ff2f954050_0, 8, 2;
L_000001ff2fa5c640 .part L_000001ff2fa59e40, 8, 2;
L_000001ff2fa5d220 .part L_000001ff2fa5c0a0, 8, 2;
L_000001ff2fa5d040 .part v000001ff2f954050_0, 10, 2;
L_000001ff2fa5c960 .part L_000001ff2fa59e40, 10, 2;
L_000001ff2fa5d0e0 .part L_000001ff2fa5c0a0, 10, 2;
L_000001ff2fa5c000 .part v000001ff2f954050_0, 12, 2;
L_000001ff2fa5e440 .part L_000001ff2fa59e40, 12, 2;
L_000001ff2fa5d2c0 .part L_000001ff2fa5c0a0, 12, 2;
L_000001ff2fa5c780 .part v000001ff2f954050_0, 14, 2;
L_000001ff2fa5d680 .part L_000001ff2fa59e40, 14, 2;
L_000001ff2fa5d860 .part L_000001ff2fa5c0a0, 14, 2;
LS_000001ff2fa5e6c0_0_0 .concat8 [ 2 2 2 2], L_000001ff2fa5bb00, L_000001ff2fa599e0, L_000001ff2fa5c500, L_000001ff2fa5e760;
LS_000001ff2fa5e6c0_0_4 .concat8 [ 2 2 2 2], L_000001ff2fa5da40, L_000001ff2fa5e300, L_000001ff2fa5d540, L_000001ff2fa5ca00;
L_000001ff2fa5e6c0 .concat8 [ 8 8 0 0], LS_000001ff2fa5e6c0_0_0, LS_000001ff2fa5e6c0_0_4;
LS_000001ff2fa5c0a0_0_0 .concat8 [ 2 2 2 2], L_000001ff2f83dd60, L_000001ff2fa5b880, L_000001ff2fa59940, L_000001ff2fa5ce60;
LS_000001ff2fa5c0a0_0_4 .concat8 [ 2 2 2 2], L_000001ff2fa5d400, L_000001ff2fa5cd20, L_000001ff2fa5cbe0, L_000001ff2fa5d4a0;
LS_000001ff2fa5c0a0_0_8 .concat8 [ 2 0 0 0], L_000001ff2fa5c6e0;
L_000001ff2fa5c0a0 .concat8 [ 8 8 2 0], LS_000001ff2fa5c0a0_0_0, LS_000001ff2fa5c0a0_0_4, LS_000001ff2fa5c0a0_0_8;
L_000001ff2fa5d9a0 .part L_000001ff2fa5c0a0, 16, 2;
S_000001ff2f8fe090 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_000001ff2f8ffe40;
 .timescale 0 0;
P_000001ff2f78e4c0 .param/l "i" 0 7 25, +C4<00>;
S_000001ff2f8fe3b0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f8fe090;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7e9bf0_0 .net "a", 1 0, L_000001ff2fa5be20;  1 drivers
v000001ff2f7e8610_0 .net "b", 1 0, L_000001ff2fa5bc40;  1 drivers
v000001ff2f7e7490_0 .net "cin", 1 0, L_000001ff2fa5bf60;  1 drivers
v000001ff2f7e7670_0 .net "cout", 1 0, L_000001ff2fa5b880;  1 drivers
v000001ff2f7e87f0_0 .net "result", 3 0, L_000001ff2fa5b560;  1 drivers
v000001ff2f7e8890_0 .net "sum", 1 0, L_000001ff2fa5bb00;  1 drivers
L_000001ff2fa5b560 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa5be20, L_000001ff2fa5bc40, L_000001ff2fa5bf60 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa5b880 .part L_000001ff2fa5b560, 2, 2;
L_000001ff2fa5bb00 .part L_000001ff2fa5b560, 0, 2;
S_000001ff2f8feb80 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_000001ff2f8ffe40;
 .timescale 0 0;
P_000001ff2f78ecc0 .param/l "i" 0 7 25, +C4<01>;
S_000001ff2f8feea0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f8feb80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7e8930_0 .net "a", 1 0, L_000001ff2fa5c320;  1 drivers
v000001ff2f7e9150_0 .net "b", 1 0, L_000001ff2fa5c460;  1 drivers
v000001ff2f7eacd0_0 .net "cin", 1 0, L_000001ff2fa5dea0;  1 drivers
v000001ff2f7eae10_0 .net "cout", 1 0, L_000001ff2fa59940;  1 drivers
v000001ff2f7eaff0_0 .net "result", 3 0, L_000001ff2fa598a0;  1 drivers
v000001ff2f7eb770_0 .net "sum", 1 0, L_000001ff2fa599e0;  1 drivers
L_000001ff2fa598a0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa5c320, L_000001ff2fa5c460, L_000001ff2fa5dea0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa59940 .part L_000001ff2fa598a0, 2, 2;
L_000001ff2fa599e0 .part L_000001ff2fa598a0, 0, 2;
S_000001ff2f900230 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_000001ff2f8ffe40;
 .timescale 0 0;
P_000001ff2f78e300 .param/l "i" 0 7 25, +C4<010>;
S_000001ff2f901680 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f900230;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f7ebe50_0 .net "a", 1 0, L_000001ff2fa5df40;  1 drivers
v000001ff2f7ebef0_0 .net "b", 1 0, L_000001ff2fa5cf00;  1 drivers
v000001ff2f7ec210_0 .net "cin", 1 0, L_000001ff2fa5e580;  1 drivers
v000001ff2f7ec350_0 .net "cout", 1 0, L_000001ff2fa5ce60;  1 drivers
v000001ff2f76b4f0_0 .net "result", 3 0, L_000001ff2fa5cdc0;  1 drivers
v000001ff2f76c0d0_0 .net "sum", 1 0, L_000001ff2fa5c500;  1 drivers
L_000001ff2fa5cdc0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa5df40, L_000001ff2fa5cf00, L_000001ff2fa5e580 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa5ce60 .part L_000001ff2fa5cdc0, 2, 2;
L_000001ff2fa5c500 .part L_000001ff2fa5cdc0, 0, 2;
S_000001ff2f901360 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_000001ff2f8ffe40;
 .timescale 0 0;
P_000001ff2f78e6c0 .param/l "i" 0 7 25, +C4<011>;
S_000001ff2f9011d0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f901360;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f76fff0_0 .net "a", 1 0, L_000001ff2fa5c5a0;  1 drivers
v000001ff2f76dc50_0 .net "b", 1 0, L_000001ff2fa5cfa0;  1 drivers
v000001ff2f76e290_0 .net "cin", 1 0, L_000001ff2fa5e620;  1 drivers
v000001ff2f76ec90_0 .net "cout", 1 0, L_000001ff2fa5d400;  1 drivers
v000001ff2f76e790_0 .net "result", 3 0, L_000001ff2fa5d180;  1 drivers
v000001ff2f76f050_0 .net "sum", 1 0, L_000001ff2fa5e760;  1 drivers
L_000001ff2fa5d180 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa5c5a0, L_000001ff2fa5cfa0, L_000001ff2fa5e620 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa5d400 .part L_000001ff2fa5d180, 2, 2;
L_000001ff2fa5e760 .part L_000001ff2fa5d180, 0, 2;
S_000001ff2f901810 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_000001ff2f8ffe40;
 .timescale 0 0;
P_000001ff2f78e200 .param/l "i" 0 7 25, +C4<0100>;
S_000001ff2f9019a0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f901810;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f76f550_0 .net "a", 1 0, L_000001ff2fa5cc80;  1 drivers
v000001ff2f772610_0 .net "b", 1 0, L_000001ff2fa5c640;  1 drivers
v000001ff2f7710d0_0 .net "cin", 1 0, L_000001ff2fa5d220;  1 drivers
v000001ff2f770bd0_0 .net "cout", 1 0, L_000001ff2fa5cd20;  1 drivers
v000001ff2f770310_0 .net "result", 3 0, L_000001ff2fa5c3c0;  1 drivers
v000001ff2f770c70_0 .net "sum", 1 0, L_000001ff2fa5da40;  1 drivers
L_000001ff2fa5c3c0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa5cc80, L_000001ff2fa5c640, L_000001ff2fa5d220 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa5cd20 .part L_000001ff2fa5c3c0, 2, 2;
L_000001ff2fa5da40 .part L_000001ff2fa5c3c0, 0, 2;
S_000001ff2f901b30 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_000001ff2f8ffe40;
 .timescale 0 0;
P_000001ff2f78ed00 .param/l "i" 0 7 25, +C4<0101>;
S_000001ff2f901040 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f901b30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f770630_0 .net "a", 1 0, L_000001ff2fa5d040;  1 drivers
v000001ff2f771210_0 .net "b", 1 0, L_000001ff2fa5c960;  1 drivers
v000001ff2f771b70_0 .net "cin", 1 0, L_000001ff2fa5d0e0;  1 drivers
v000001ff2f7706d0_0 .net "cout", 1 0, L_000001ff2fa5cbe0;  1 drivers
v000001ff2f770db0_0 .net "result", 3 0, L_000001ff2fa5c8c0;  1 drivers
v000001ff2f771850_0 .net "sum", 1 0, L_000001ff2fa5e300;  1 drivers
L_000001ff2fa5c8c0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa5d040, L_000001ff2fa5c960, L_000001ff2fa5d0e0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa5cbe0 .part L_000001ff2fa5c8c0, 2, 2;
L_000001ff2fa5e300 .part L_000001ff2fa5c8c0, 0, 2;
S_000001ff2f901cc0 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_000001ff2f8ffe40;
 .timescale 0 0;
P_000001ff2f78e340 .param/l "i" 0 7 25, +C4<0110>;
S_000001ff2f9003c0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f901cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f772250_0 .net "a", 1 0, L_000001ff2fa5c000;  1 drivers
v000001ff2f7713f0_0 .net "b", 1 0, L_000001ff2fa5e440;  1 drivers
v000001ff2f771530_0 .net "cin", 1 0, L_000001ff2fa5d2c0;  1 drivers
v000001ff2f771990_0 .net "cout", 1 0, L_000001ff2fa5d4a0;  1 drivers
v000001ff2f771710_0 .net "result", 3 0, L_000001ff2fa5d360;  1 drivers
v000001ff2f771e90_0 .net "sum", 1 0, L_000001ff2fa5d540;  1 drivers
L_000001ff2fa5d360 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa5c000, L_000001ff2fa5e440, L_000001ff2fa5d2c0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa5d4a0 .part L_000001ff2fa5d360, 2, 2;
L_000001ff2fa5d540 .part L_000001ff2fa5d360, 0, 2;
S_000001ff2f900870 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_000001ff2f8ffe40;
 .timescale 0 0;
P_000001ff2f78e380 .param/l "i" 0 7 25, +C4<0111>;
S_000001ff2f901e50 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f900870;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f774b90_0 .net "a", 1 0, L_000001ff2fa5c780;  1 drivers
v000001ff2f7729d0_0 .net "b", 1 0, L_000001ff2fa5d680;  1 drivers
v000001ff2f772e30_0 .net "cin", 1 0, L_000001ff2fa5d860;  1 drivers
v000001ff2f773290_0 .net "cout", 1 0, L_000001ff2fa5c6e0;  1 drivers
v000001ff2f772a70_0 .net "result", 3 0, L_000001ff2fa5d5e0;  1 drivers
v000001ff2f773790_0 .net "sum", 1 0, L_000001ff2fa5ca00;  1 drivers
L_000001ff2fa5d5e0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa5c780, L_000001ff2fa5d680, L_000001ff2fa5d860 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa5c6e0 .part L_000001ff2fa5d5e0, 2, 2;
L_000001ff2fa5ca00 .part L_000001ff2fa5d5e0, 0, 2;
S_000001ff2f9000a0 .scope module, "pc_incrementer_2" "ternary_adder_8trit_cla" 5 168, 6 22 0, S_000001ff2f8fbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f90ba30_0 .net "a", 15 0, v000001ff2f954050_0;  alias, 1 drivers
v000001ff2f90ca70_0 .net "b", 15 0, L_000001ff2fa59ee0;  alias, 1 drivers
v000001ff2f90c4d0_0 .net "cin", 1 0, L_000001ff2fa6f138;  alias, 1 drivers
v000001ff2f90c570_0 .net "cout", 1 0, L_000001ff2fa5fde0;  alias, 1 drivers
v000001ff2f90dc90_0 .net "sum", 15 0, L_000001ff2fa5f2a0;  alias, 1 drivers
S_000001ff2f900550 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_000001ff2f9000a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_000001ff2f78e700 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_000001ff2f83eaf0 .functor BUFZ 2, L_000001ff2fa6f138, C4<00>, C4<00>, C4<00>;
v000001ff2f52b4d0_0 .net *"_ivl_61", 1 0, L_000001ff2f83eaf0;  1 drivers
v000001ff2f69dd70_0 .net "a", 15 0, v000001ff2f954050_0;  alias, 1 drivers
v000001ff2f518230_0 .net "b", 15 0, L_000001ff2fa59ee0;  alias, 1 drivers
v000001ff2f90bd50_0 .net "carry", 17 0, L_000001ff2fa5e800;  1 drivers
v000001ff2f90c7f0_0 .net "cin", 1 0, L_000001ff2fa6f138;  alias, 1 drivers
v000001ff2f90cd90_0 .net "cout", 1 0, L_000001ff2fa5fde0;  alias, 1 drivers
v000001ff2f90c890_0 .net "sum", 15 0, L_000001ff2fa5f2a0;  alias, 1 drivers
L_000001ff2fa5d7c0 .part v000001ff2f954050_0, 0, 2;
L_000001ff2fa5d900 .part L_000001ff2fa59ee0, 0, 2;
L_000001ff2fa5e4e0 .part L_000001ff2fa5e800, 0, 2;
L_000001ff2fa5c820 .part v000001ff2f954050_0, 2, 2;
L_000001ff2fa5c1e0 .part L_000001ff2fa59ee0, 2, 2;
L_000001ff2fa5e120 .part L_000001ff2fa5e800, 2, 2;
L_000001ff2fa5db80 .part v000001ff2f954050_0, 4, 2;
L_000001ff2fa5cb40 .part L_000001ff2fa59ee0, 4, 2;
L_000001ff2fa5dcc0 .part L_000001ff2fa5e800, 4, 2;
L_000001ff2fa5de00 .part v000001ff2f954050_0, 6, 2;
L_000001ff2fa5ef80 .part L_000001ff2fa59ee0, 6, 2;
L_000001ff2fa60e20 .part L_000001ff2fa5e800, 6, 2;
L_000001ff2fa5fac0 .part v000001ff2f954050_0, 8, 2;
L_000001ff2fa5f480 .part L_000001ff2fa59ee0, 8, 2;
L_000001ff2fa60ba0 .part L_000001ff2fa5e800, 8, 2;
L_000001ff2fa60c40 .part v000001ff2f954050_0, 10, 2;
L_000001ff2fa5fa20 .part L_000001ff2fa59ee0, 10, 2;
L_000001ff2fa5ffc0 .part L_000001ff2fa5e800, 10, 2;
L_000001ff2fa5f3e0 .part v000001ff2f954050_0, 12, 2;
L_000001ff2fa60f60 .part L_000001ff2fa59ee0, 12, 2;
L_000001ff2fa601a0 .part L_000001ff2fa5e800, 12, 2;
L_000001ff2fa5ea80 .part v000001ff2f954050_0, 14, 2;
L_000001ff2fa5eda0 .part L_000001ff2fa59ee0, 14, 2;
L_000001ff2fa5f160 .part L_000001ff2fa5e800, 14, 2;
LS_000001ff2fa5f2a0_0_0 .concat8 [ 2 2 2 2], L_000001ff2fa5e3a0, L_000001ff2fa5e080, L_000001ff2fa5caa0, L_000001ff2fa5e260;
LS_000001ff2fa5f2a0_0_4 .concat8 [ 2 2 2 2], L_000001ff2fa60d80, L_000001ff2fa5e940, L_000001ff2fa60ec0, L_000001ff2fa5fb60;
L_000001ff2fa5f2a0 .concat8 [ 8 8 0 0], LS_000001ff2fa5f2a0_0_0, LS_000001ff2fa5f2a0_0_4;
LS_000001ff2fa5e800_0_0 .concat8 [ 2 2 2 2], L_000001ff2f83eaf0, L_000001ff2fa5d720, L_000001ff2fa5dfe0, L_000001ff2fa5c280;
LS_000001ff2fa5e800_0_4 .concat8 [ 2 2 2 2], L_000001ff2fa5e1c0, L_000001ff2fa60380, L_000001ff2fa5f020, L_000001ff2fa5f8e0;
LS_000001ff2fa5e800_0_8 .concat8 [ 2 0 0 0], L_000001ff2fa60100;
L_000001ff2fa5e800 .concat8 [ 8 8 2 0], LS_000001ff2fa5e800_0_0, LS_000001ff2fa5e800_0_4, LS_000001ff2fa5e800_0_8;
L_000001ff2fa5fde0 .part L_000001ff2fa5e800, 16, 2;
S_000001ff2f9006e0 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_000001ff2f900550;
 .timescale 0 0;
P_000001ff2f78e3c0 .param/l "i" 0 7 25, +C4<00>;
S_000001ff2f9014f0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9006e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f775590_0 .net "a", 1 0, L_000001ff2fa5d7c0;  1 drivers
v000001ff2f775310_0 .net "b", 1 0, L_000001ff2fa5d900;  1 drivers
v000001ff2f775db0_0 .net "cin", 1 0, L_000001ff2fa5e4e0;  1 drivers
v000001ff2f775d10_0 .net "cout", 1 0, L_000001ff2fa5d720;  1 drivers
v000001ff2f7758b0_0 .net "result", 3 0, L_000001ff2fa5dc20;  1 drivers
v000001ff2f775b30_0 .net "sum", 1 0, L_000001ff2fa5e3a0;  1 drivers
L_000001ff2fa5dc20 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa5d7c0, L_000001ff2fa5d900, L_000001ff2fa5e4e0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa5d720 .part L_000001ff2fa5dc20, 2, 2;
L_000001ff2fa5e3a0 .part L_000001ff2fa5dc20, 0, 2;
S_000001ff2f900eb0 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_000001ff2f900550;
 .timescale 0 0;
P_000001ff2f78e480 .param/l "i" 0 7 25, +C4<01>;
S_000001ff2f900d20 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f900eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f767cb0_0 .net "a", 1 0, L_000001ff2fa5c820;  1 drivers
v000001ff2f767fd0_0 .net "b", 1 0, L_000001ff2fa5c1e0;  1 drivers
v000001ff2f768250_0 .net "cin", 1 0, L_000001ff2fa5e120;  1 drivers
v000001ff2f768390_0 .net "cout", 1 0, L_000001ff2fa5dfe0;  1 drivers
v000001ff2f7661d0_0 .net "result", 3 0, L_000001ff2fa5c140;  1 drivers
v000001ff2f769790_0 .net "sum", 1 0, L_000001ff2fa5e080;  1 drivers
L_000001ff2fa5c140 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa5c820, L_000001ff2fa5c1e0, L_000001ff2fa5e120 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa5dfe0 .part L_000001ff2fa5c140, 2, 2;
L_000001ff2fa5e080 .part L_000001ff2fa5c140, 0, 2;
S_000001ff2f900a00 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_000001ff2f900550;
 .timescale 0 0;
P_000001ff2f78e400 .param/l "i" 0 7 25, +C4<010>;
S_000001ff2f900b90 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f900a00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f769830_0 .net "a", 1 0, L_000001ff2fa5db80;  1 drivers
v000001ff2f562460_0 .net "b", 1 0, L_000001ff2fa5cb40;  1 drivers
v000001ff2f5612e0_0 .net "cin", 1 0, L_000001ff2fa5dcc0;  1 drivers
v000001ff2f561600_0 .net "cout", 1 0, L_000001ff2fa5c280;  1 drivers
v000001ff2f561880_0 .net "result", 3 0, L_000001ff2fa5dae0;  1 drivers
v000001ff2f561ec0_0 .net "sum", 1 0, L_000001ff2fa5caa0;  1 drivers
L_000001ff2fa5dae0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa5db80, L_000001ff2fa5cb40, L_000001ff2fa5dcc0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa5c280 .part L_000001ff2fa5dae0, 2, 2;
L_000001ff2fa5caa0 .part L_000001ff2fa5dae0, 0, 2;
S_000001ff2f902560 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_000001ff2f900550;
 .timescale 0 0;
P_000001ff2f78e440 .param/l "i" 0 7 25, +C4<011>;
S_000001ff2f903050 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f902560;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f561b00_0 .net "a", 1 0, L_000001ff2fa5de00;  1 drivers
v000001ff2f5608e0_0 .net "b", 1 0, L_000001ff2fa5ef80;  1 drivers
v000001ff2f562280_0 .net "cin", 1 0, L_000001ff2fa60e20;  1 drivers
v000001ff2f560160_0 .net "cout", 1 0, L_000001ff2fa5e1c0;  1 drivers
v000001ff2f5602a0_0 .net "result", 3 0, L_000001ff2fa5dd60;  1 drivers
v000001ff2f564a80_0 .net "sum", 1 0, L_000001ff2fa5e260;  1 drivers
L_000001ff2fa5dd60 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa5de00, L_000001ff2fa5ef80, L_000001ff2fa60e20 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa5e1c0 .part L_000001ff2fa5dd60, 2, 2;
L_000001ff2fa5e260 .part L_000001ff2fa5dd60, 0, 2;
S_000001ff2f9026f0 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_000001ff2f900550;
 .timescale 0 0;
P_000001ff2f78e580 .param/l "i" 0 7 25, +C4<0100>;
S_000001ff2f902880 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9026f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f5625a0_0 .net "a", 1 0, L_000001ff2fa5fac0;  1 drivers
v000001ff2f563c20_0 .net "b", 1 0, L_000001ff2fa5f480;  1 drivers
v000001ff2f564580_0 .net "cin", 1 0, L_000001ff2fa60ba0;  1 drivers
v000001ff2f5637c0_0 .net "cout", 1 0, L_000001ff2fa60380;  1 drivers
v000001ff2f562aa0_0 .net "result", 3 0, L_000001ff2fa5f660;  1 drivers
v000001ff2f563f40_0 .net "sum", 1 0, L_000001ff2fa60d80;  1 drivers
L_000001ff2fa5f660 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa5fac0, L_000001ff2fa5f480, L_000001ff2fa60ba0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa60380 .part L_000001ff2fa5f660, 2, 2;
L_000001ff2fa60d80 .part L_000001ff2fa5f660, 0, 2;
S_000001ff2f903820 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_000001ff2f900550;
 .timescale 0 0;
P_000001ff2f78e5c0 .param/l "i" 0 7 25, +C4<0101>;
S_000001ff2f903e60 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f903820;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f564120_0 .net "a", 1 0, L_000001ff2fa60c40;  1 drivers
v000001ff2f562d20_0 .net "b", 1 0, L_000001ff2fa5fa20;  1 drivers
v000001ff2f564da0_0 .net "cin", 1 0, L_000001ff2fa5ffc0;  1 drivers
v000001ff2f6d7970_0 .net "cout", 1 0, L_000001ff2fa5f020;  1 drivers
v000001ff2f6d8ff0_0 .net "result", 3 0, L_000001ff2fa60060;  1 drivers
v000001ff2f6d6bb0_0 .net "sum", 1 0, L_000001ff2fa5e940;  1 drivers
L_000001ff2fa60060 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa60c40, L_000001ff2fa5fa20, L_000001ff2fa5ffc0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa5f020 .part L_000001ff2fa60060, 2, 2;
L_000001ff2fa5e940 .part L_000001ff2fa60060, 0, 2;
S_000001ff2f9020b0 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_000001ff2f900550;
 .timescale 0 0;
P_000001ff2f78e600 .param/l "i" 0 7 25, +C4<0110>;
S_000001ff2f9023d0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9020b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f6d70b0_0 .net "a", 1 0, L_000001ff2fa5f3e0;  1 drivers
v000001ff2f6d76f0_0 .net "b", 1 0, L_000001ff2fa60f60;  1 drivers
v000001ff2f6d9770_0 .net "cin", 1 0, L_000001ff2fa601a0;  1 drivers
v000001ff2f6cfe50_0 .net "cout", 1 0, L_000001ff2fa5f8e0;  1 drivers
v000001ff2f6d2010_0 .net "result", 3 0, L_000001ff2fa60ce0;  1 drivers
v000001ff2f6d3c30_0 .net "sum", 1 0, L_000001ff2fa60ec0;  1 drivers
L_000001ff2fa60ce0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa5f3e0, L_000001ff2fa60f60, L_000001ff2fa601a0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa5f8e0 .part L_000001ff2fa60ce0, 2, 2;
L_000001ff2fa60ec0 .part L_000001ff2fa60ce0, 0, 2;
S_000001ff2f902a10 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_000001ff2f900550;
 .timescale 0 0;
P_000001ff2f78fe40 .param/l "i" 0 7 25, +C4<0111>;
S_000001ff2f902240 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f902a10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f6d4090_0 .net "a", 1 0, L_000001ff2fa5ea80;  1 drivers
v000001ff2f6d5e90_0 .net "b", 1 0, L_000001ff2fa5eda0;  1 drivers
v000001ff2f6d4db0_0 .net "cin", 1 0, L_000001ff2fa5f160;  1 drivers
v000001ff2f6d6250_0 .net "cout", 1 0, L_000001ff2fa60100;  1 drivers
v000001ff2f6d64d0_0 .net "result", 3 0, L_000001ff2fa5ebc0;  1 drivers
v000001ff2f52c6f0_0 .net "sum", 1 0, L_000001ff2fa5fb60;  1 drivers
L_000001ff2fa5ebc0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fa5ea80, L_000001ff2fa5eda0, L_000001ff2fa5f160 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fa60100 .part L_000001ff2fa5ebc0, 2, 2;
L_000001ff2fa5fb60 .part L_000001ff2fa5ebc0, 0, 2;
S_000001ff2f902ba0 .scope autofunction.vec2.u32, "trit2_to_index" "trit2_to_index" 5 942, 5 942 0, S_000001ff2f8fbcf0;
 .timescale 0 0;
v000001ff2f90c110_0 .var "addr", 3 0;
; Variable trit2_to_index is bool return value of scope S_000001ff2f902ba0
v000001ff2f90c750_0 .var/2s "val0", 31 0;
v000001ff2f90c250_0 .var/2s "val1", 31 0;
TD_tb_ternary_cpu.dut.trit2_to_index ;
    %load/vec4 v000001ff2f90c110_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.56, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.57, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.58, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f90c750_0, 0, 32;
    %jmp T_10.60;
T_10.56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f90c750_0, 0, 32;
    %jmp T_10.60;
T_10.57 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001ff2f90c750_0, 0, 32;
    %jmp T_10.60;
T_10.58 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001ff2f90c750_0, 0, 32;
    %jmp T_10.60;
T_10.60 ;
    %pop/vec4 1;
    %load/vec4 v000001ff2f90c110_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.61, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.62, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.63, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f90c250_0, 0, 32;
    %jmp T_10.65;
T_10.61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f90c250_0, 0, 32;
    %jmp T_10.65;
T_10.62 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001ff2f90c250_0, 0, 32;
    %jmp T_10.65;
T_10.63 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000001ff2f90c250_0, 0, 32;
    %jmp T_10.65;
T_10.65 ;
    %pop/vec4 1;
    %load/vec4 v000001ff2f90c750_0;
    %load/vec4 v000001ff2f90c250_0;
    %add;
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to trit2_to_index (store_vec4_to_lval)
    %disable/flow S_000001ff2f902ba0;
    %end;
S_000001ff2f902d30 .scope module, "u_alu_a" "ternary_alu" 5 655, 9 14 0, S_000001ff2f8fbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 54 "a";
    .port_info 1 /INPUT 54 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 54 "result";
    .port_info 4 /OUTPUT 2 "carry";
    .port_info 5 /OUTPUT 1 "zero_flag";
    .port_info 6 /OUTPUT 1 "neg_flag";
P_000001ff2f132a80 .param/l "OP_ADD" 1 9 29, C4<000>;
P_000001ff2f132ab8 .param/l "OP_MAX" 1 9 33, C4<100>;
P_000001ff2f132af0 .param/l "OP_MIN" 1 9 32, C4<011>;
P_000001ff2f132b28 .param/l "OP_MUL" 1 9 36, C4<111>;
P_000001ff2f132b60 .param/l "OP_NEG" 1 9 31, C4<010>;
P_000001ff2f132b98 .param/l "OP_SHL" 1 9 34, C4<101>;
P_000001ff2f132bd0 .param/l "OP_SHR" 1 9 35, C4<110>;
P_000001ff2f132c08 .param/l "OP_SUB" 1 9 30, C4<001>;
P_000001ff2f132c40 .param/l "WIDTH" 0 9 17, +C4<00000000000000000000000000011011>;
L_000001ff2f840680 .functor OR 1, L_000001ff2fae70e0, L_000001ff2fae6f00, C4<0>, C4<0>;
L_000001ff2f8401b0 .functor BUFZ 1, v000001ff2f90a130_0, C4<0>, C4<0>, C4<0>;
L_000001ff2fa70bf0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ff2f90b490_0 .net/2u *"_ivl_386", 2 0, L_000001ff2fa70bf0;  1 drivers
v000001ff2f909910_0 .net *"_ivl_388", 0 0, L_000001ff2fae7c20;  1 drivers
v000001ff2f90ac70_0 .net *"_ivl_390", 53 0, L_000001ff2fae5f60;  1 drivers
L_000001ff2fa70c38 .functor BUFT 1, C4<00000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff2f90a270_0 .net *"_ivl_397", 37 0, L_000001ff2fa70c38;  1 drivers
v000001ff2f90a630_0 .net *"_ivl_402", 51 0, L_000001ff2fae6460;  1 drivers
v000001ff2f90a590_0 .net *"_ivl_406", 51 0, L_000001ff2fae65a0;  1 drivers
L_000001ff2fa70cc8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ff2f9090f0_0 .net/2u *"_ivl_409", 2 0, L_000001ff2fa70cc8;  1 drivers
v000001ff2f9092d0_0 .net *"_ivl_411", 0 0, L_000001ff2fae70e0;  1 drivers
L_000001ff2fa70d10 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ff2f909e10_0 .net/2u *"_ivl_413", 2 0, L_000001ff2fa70d10;  1 drivers
v000001ff2f90b3f0_0 .net *"_ivl_415", 0 0, L_000001ff2fae6f00;  1 drivers
v000001ff2f909eb0_0 .net *"_ivl_418", 0 0, L_000001ff2f840680;  1 drivers
L_000001ff2fa70d58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f909370_0 .net/2u *"_ivl_419", 1 0, L_000001ff2fa70d58;  1 drivers
v000001ff2f90b530_0 .net *"_ivl_426", 1 0, L_000001ff2fae57e0;  1 drivers
L_000001ff2fa70da0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ff2f90a310_0 .net/2u *"_ivl_427", 1 0, L_000001ff2fa70da0;  1 drivers
v000001ff2f90a8b0_0 .net "a", 53 0, v000001ff2f94ed30_0;  1 drivers
v000001ff2f90b5d0_0 .net "add_carry", 1 0, L_000001ff2fae60a0;  1 drivers
v000001ff2f90b350_0 .net "add_result", 53 0, L_000001ff2fae6b40;  1 drivers
v000001ff2f90a130_0 .var "all_zero", 0 0;
v000001ff2f90a950_0 .net "b", 53 0, v000001ff2f94d6b0_0;  1 drivers
v000001ff2f90af90_0 .net "b_negated", 53 0, L_000001ff2fadac00;  1 drivers
v000001ff2f909870_0 .net "carry", 1 0, L_000001ff2fae6be0;  alias, 1 drivers
L_000001ff2fa70ba8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f90b0d0_0 .net "const_zero_trit", 1 0, L_000001ff2fa70ba8;  1 drivers
v000001ff2f90ae50_0 .net "max_result", 53 0, L_000001ff2fae3300;  1 drivers
v000001ff2f90a6d0_0 .net "min_result", 53 0, L_000001ff2fae4b60;  1 drivers
v000001ff2f90b670_0 .var/s "mul_a_int", 15 0;
v000001ff2f90a9f0_0 .var/s "mul_b_int", 15 0;
v000001ff2f909f50_0 .var/s "mul_product", 15 0;
v000001ff2f909410_0 .var "mul_result", 53 0;
v000001ff2f909730_0 .net "neg_flag", 0 0, L_000001ff2fae7540;  alias, 1 drivers
v000001ff2f909a50_0 .net "neg_result", 53 0, L_000001ff2fae4f20;  1 drivers
v000001ff2f909b90_0 .net "op", 2 0, v000001ff2f950d10_0;  1 drivers
v000001ff2f9099b0_0 .var "result", 53 0;
L_000001ff2fa70c80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f909190_0 .net "shift_insert", 1 0, L_000001ff2fa70c80;  1 drivers
v000001ff2f90a3b0_0 .net "shl_result", 53 0, L_000001ff2fae74a0;  1 drivers
v000001ff2f90a450_0 .net "shr_result", 53 0, L_000001ff2fae7680;  1 drivers
v000001ff2f90ad10_0 .net "zero_flag", 0 0, L_000001ff2f8401b0;  alias, 1 drivers
E_000001ff2f78f740 .event anyedge, v000001ff2f9099b0_0;
E_000001ff2f78f240/0 .event anyedge, v000001ff2f909b90_0, v000001ff2f90b350_0, v000001ff2f909a50_0, v000001ff2f90a6d0_0;
E_000001ff2f78f240/1 .event anyedge, v000001ff2f90ae50_0, v000001ff2f90a3b0_0, v000001ff2f90a450_0, v000001ff2f909410_0;
E_000001ff2f78f240 .event/or E_000001ff2f78f240/0, E_000001ff2f78f240/1;
E_000001ff2f78f3c0 .event anyedge, v000001ff2f90a8b0_0, v000001ff2f90a950_0;
L_000001ff2fad9f80 .part v000001ff2f94d6b0_0, 0, 2;
L_000001ff2fadb060 .part v000001ff2f94d6b0_0, 2, 2;
L_000001ff2fadade0 .part v000001ff2f94d6b0_0, 4, 2;
L_000001ff2fad9260 .part v000001ff2f94d6b0_0, 6, 2;
L_000001ff2fad9440 .part v000001ff2f94d6b0_0, 8, 2;
L_000001ff2fad9b20 .part v000001ff2f94d6b0_0, 10, 2;
L_000001ff2fadafc0 .part v000001ff2f94d6b0_0, 12, 2;
L_000001ff2fadb240 .part v000001ff2f94d6b0_0, 14, 2;
L_000001ff2fad9580 .part v000001ff2f94d6b0_0, 16, 2;
L_000001ff2fadb560 .part v000001ff2f94d6b0_0, 18, 2;
L_000001ff2fada840 .part v000001ff2f94d6b0_0, 20, 2;
L_000001ff2fad9120 .part v000001ff2f94d6b0_0, 22, 2;
L_000001ff2fad9a80 .part v000001ff2f94d6b0_0, 24, 2;
L_000001ff2fadb600 .part v000001ff2f94d6b0_0, 26, 2;
L_000001ff2fadaa20 .part v000001ff2f94d6b0_0, 28, 2;
L_000001ff2fad94e0 .part v000001ff2f94d6b0_0, 30, 2;
L_000001ff2fadb2e0 .part v000001ff2f94d6b0_0, 32, 2;
L_000001ff2fada020 .part v000001ff2f94d6b0_0, 34, 2;
L_000001ff2fadaf20 .part v000001ff2f94d6b0_0, 36, 2;
L_000001ff2fadb100 .part v000001ff2f94d6b0_0, 38, 2;
L_000001ff2fada200 .part v000001ff2f94d6b0_0, 40, 2;
L_000001ff2fad9080 .part v000001ff2f94d6b0_0, 42, 2;
L_000001ff2fad9d00 .part v000001ff2f94d6b0_0, 44, 2;
L_000001ff2fadb420 .part v000001ff2f94d6b0_0, 46, 2;
L_000001ff2fada340 .part v000001ff2f94d6b0_0, 48, 2;
L_000001ff2fadab60 .part v000001ff2f94d6b0_0, 50, 2;
LS_000001ff2fadac00_0_0 .concat8 [ 2 2 2 2], L_000001ff2fad9c60, L_000001ff2fada2a0, L_000001ff2fada0c0, L_000001ff2fada7a0;
LS_000001ff2fadac00_0_4 .concat8 [ 2 2 2 2], L_000001ff2fada980, L_000001ff2fad9300, L_000001ff2fada8e0, L_000001ff2fada700;
LS_000001ff2fadac00_0_8 .concat8 [ 2 2 2 2], L_000001ff2fad8fe0, L_000001ff2fad93a0, L_000001ff2fadb1a0, L_000001ff2fada660;
LS_000001ff2fadac00_0_12 .concat8 [ 2 2 2 2], L_000001ff2fadb4c0, L_000001ff2fadad40, L_000001ff2fada160, L_000001ff2fada5c0;
LS_000001ff2fadac00_0_16 .concat8 [ 2 2 2 2], L_000001ff2fadae80, L_000001ff2fadaac0, L_000001ff2fad91c0, L_000001ff2fad9760;
LS_000001ff2fadac00_0_20 .concat8 [ 2 2 2 2], L_000001ff2fad9800, L_000001ff2fadaca0, L_000001ff2fadb380, L_000001ff2fad9bc0;
LS_000001ff2fadac00_0_24 .concat8 [ 2 2 2 0], L_000001ff2fad8ea0, L_000001ff2fad9620, L_000001ff2fad98a0;
LS_000001ff2fadac00_1_0 .concat8 [ 8 8 8 8], LS_000001ff2fadac00_0_0, LS_000001ff2fadac00_0_4, LS_000001ff2fadac00_0_8, LS_000001ff2fadac00_0_12;
LS_000001ff2fadac00_1_4 .concat8 [ 8 8 6 0], LS_000001ff2fadac00_0_16, LS_000001ff2fadac00_0_20, LS_000001ff2fadac00_0_24;
L_000001ff2fadac00 .concat8 [ 32 22 0 0], LS_000001ff2fadac00_1_0, LS_000001ff2fadac00_1_4;
L_000001ff2fad9da0 .part v000001ff2f94d6b0_0, 52, 2;
L_000001ff2fad9ee0 .part v000001ff2f94ed30_0, 0, 2;
L_000001ff2fad9e40 .part v000001ff2f94ed30_0, 0, 2;
L_000001ff2fad96c0 .part v000001ff2f94d6b0_0, 0, 2;
L_000001ff2fad9940 .part v000001ff2f94ed30_0, 0, 2;
L_000001ff2fada480 .part v000001ff2f94d6b0_0, 0, 2;
L_000001ff2fadd040 .part v000001ff2f94ed30_0, 2, 2;
L_000001ff2fadc780 .part v000001ff2f94ed30_0, 2, 2;
L_000001ff2faddb80 .part v000001ff2f94d6b0_0, 2, 2;
L_000001ff2fadd2c0 .part v000001ff2f94ed30_0, 2, 2;
L_000001ff2fadc320 .part v000001ff2f94d6b0_0, 2, 2;
L_000001ff2fadb920 .part v000001ff2f94ed30_0, 4, 2;
L_000001ff2fadcbe0 .part v000001ff2f94ed30_0, 4, 2;
L_000001ff2fadbb00 .part v000001ff2f94d6b0_0, 4, 2;
L_000001ff2faddc20 .part v000001ff2f94ed30_0, 4, 2;
L_000001ff2fadc460 .part v000001ff2f94d6b0_0, 4, 2;
L_000001ff2fadcaa0 .part v000001ff2f94ed30_0, 6, 2;
L_000001ff2fadc820 .part v000001ff2f94ed30_0, 6, 2;
L_000001ff2fadb880 .part v000001ff2f94d6b0_0, 6, 2;
L_000001ff2fadba60 .part v000001ff2f94ed30_0, 6, 2;
L_000001ff2fadd900 .part v000001ff2f94d6b0_0, 6, 2;
L_000001ff2fadc8c0 .part v000001ff2f94ed30_0, 8, 2;
L_000001ff2fadbba0 .part v000001ff2f94ed30_0, 8, 2;
L_000001ff2fadbd80 .part v000001ff2f94d6b0_0, 8, 2;
L_000001ff2fadd360 .part v000001ff2f94ed30_0, 8, 2;
L_000001ff2fadd0e0 .part v000001ff2f94d6b0_0, 8, 2;
L_000001ff2fadc640 .part v000001ff2f94ed30_0, 10, 2;
L_000001ff2fadbc40 .part v000001ff2f94ed30_0, 10, 2;
L_000001ff2fadca00 .part v000001ff2f94d6b0_0, 10, 2;
L_000001ff2fadcd20 .part v000001ff2f94ed30_0, 10, 2;
L_000001ff2fadc6e0 .part v000001ff2f94d6b0_0, 10, 2;
L_000001ff2fadb7e0 .part v000001ff2f94ed30_0, 12, 2;
L_000001ff2fadcf00 .part v000001ff2f94ed30_0, 12, 2;
L_000001ff2fadbe20 .part v000001ff2f94d6b0_0, 12, 2;
L_000001ff2fadbec0 .part v000001ff2f94ed30_0, 12, 2;
L_000001ff2fadbf60 .part v000001ff2f94d6b0_0, 12, 2;
L_000001ff2fadc000 .part v000001ff2f94ed30_0, 14, 2;
L_000001ff2fadc140 .part v000001ff2f94ed30_0, 14, 2;
L_000001ff2fadde00 .part v000001ff2f94d6b0_0, 14, 2;
L_000001ff2fadd400 .part v000001ff2f94ed30_0, 14, 2;
L_000001ff2fadda40 .part v000001ff2f94d6b0_0, 14, 2;
L_000001ff2fadd540 .part v000001ff2f94ed30_0, 16, 2;
L_000001ff2fadd720 .part v000001ff2f94ed30_0, 16, 2;
L_000001ff2fadd7c0 .part v000001ff2f94d6b0_0, 16, 2;
L_000001ff2faddae0 .part v000001ff2f94ed30_0, 16, 2;
L_000001ff2fadb6a0 .part v000001ff2f94d6b0_0, 16, 2;
L_000001ff2fadf660 .part v000001ff2f94ed30_0, 18, 2;
L_000001ff2fadfe80 .part v000001ff2f94ed30_0, 18, 2;
L_000001ff2fadfd40 .part v000001ff2f94d6b0_0, 18, 2;
L_000001ff2fade8a0 .part v000001ff2f94ed30_0, 18, 2;
L_000001ff2fadf7a0 .part v000001ff2f94d6b0_0, 18, 2;
L_000001ff2fade080 .part v000001ff2f94ed30_0, 20, 2;
L_000001ff2fadf5c0 .part v000001ff2f94ed30_0, 20, 2;
L_000001ff2fadf200 .part v000001ff2f94d6b0_0, 20, 2;
L_000001ff2fadf160 .part v000001ff2f94ed30_0, 20, 2;
L_000001ff2fae0600 .part v000001ff2f94d6b0_0, 20, 2;
L_000001ff2faded00 .part v000001ff2f94ed30_0, 22, 2;
L_000001ff2fade620 .part v000001ff2f94ed30_0, 22, 2;
L_000001ff2fadfb60 .part v000001ff2f94d6b0_0, 22, 2;
L_000001ff2fadf980 .part v000001ff2f94ed30_0, 22, 2;
L_000001ff2fadf0c0 .part v000001ff2f94d6b0_0, 22, 2;
L_000001ff2fadec60 .part v000001ff2f94ed30_0, 24, 2;
L_000001ff2fadeb20 .part v000001ff2f94ed30_0, 24, 2;
L_000001ff2fadf520 .part v000001ff2f94d6b0_0, 24, 2;
L_000001ff2fade760 .part v000001ff2f94ed30_0, 24, 2;
L_000001ff2fadfc00 .part v000001ff2f94d6b0_0, 24, 2;
L_000001ff2fadfca0 .part v000001ff2f94ed30_0, 26, 2;
L_000001ff2fade800 .part v000001ff2f94ed30_0, 26, 2;
L_000001ff2fade3a0 .part v000001ff2f94d6b0_0, 26, 2;
L_000001ff2fadeda0 .part v000001ff2f94ed30_0, 26, 2;
L_000001ff2faddf40 .part v000001ff2f94d6b0_0, 26, 2;
L_000001ff2faddfe0 .part v000001ff2f94ed30_0, 28, 2;
L_000001ff2fadeee0 .part v000001ff2f94ed30_0, 28, 2;
L_000001ff2fadf480 .part v000001ff2f94d6b0_0, 28, 2;
L_000001ff2fadf3e0 .part v000001ff2f94ed30_0, 28, 2;
L_000001ff2fade9e0 .part v000001ff2f94d6b0_0, 28, 2;
L_000001ff2fadff20 .part v000001ff2f94ed30_0, 30, 2;
L_000001ff2fadef80 .part v000001ff2f94ed30_0, 30, 2;
L_000001ff2fae0060 .part v000001ff2f94d6b0_0, 30, 2;
L_000001ff2fae0420 .part v000001ff2f94ed30_0, 30, 2;
L_000001ff2fadf2a0 .part v000001ff2f94d6b0_0, 30, 2;
L_000001ff2fae01a0 .part v000001ff2f94ed30_0, 32, 2;
L_000001ff2fade120 .part v000001ff2f94ed30_0, 32, 2;
L_000001ff2fae04c0 .part v000001ff2f94d6b0_0, 32, 2;
L_000001ff2fade1c0 .part v000001ff2f94ed30_0, 32, 2;
L_000001ff2fade580 .part v000001ff2f94d6b0_0, 32, 2;
L_000001ff2fae2d60 .part v000001ff2f94ed30_0, 34, 2;
L_000001ff2fae2540 .part v000001ff2f94ed30_0, 34, 2;
L_000001ff2fae1280 .part v000001ff2f94d6b0_0, 34, 2;
L_000001ff2fae2e00 .part v000001ff2f94ed30_0, 34, 2;
L_000001ff2fae1aa0 .part v000001ff2f94d6b0_0, 34, 2;
L_000001ff2fae1e60 .part v000001ff2f94ed30_0, 36, 2;
L_000001ff2fae0c40 .part v000001ff2f94ed30_0, 36, 2;
L_000001ff2fae20e0 .part v000001ff2f94d6b0_0, 36, 2;
L_000001ff2fae06a0 .part v000001ff2f94ed30_0, 36, 2;
L_000001ff2fae2720 .part v000001ff2f94d6b0_0, 36, 2;
L_000001ff2fae2220 .part v000001ff2f94ed30_0, 38, 2;
L_000001ff2fae0ce0 .part v000001ff2f94ed30_0, 38, 2;
L_000001ff2fae1f00 .part v000001ff2f94d6b0_0, 38, 2;
L_000001ff2fae0d80 .part v000001ff2f94ed30_0, 38, 2;
L_000001ff2fae22c0 .part v000001ff2f94d6b0_0, 38, 2;
L_000001ff2fae1b40 .part v000001ff2f94ed30_0, 40, 2;
L_000001ff2fae0740 .part v000001ff2f94ed30_0, 40, 2;
L_000001ff2fae1be0 .part v000001ff2f94d6b0_0, 40, 2;
L_000001ff2fae2400 .part v000001ff2f94ed30_0, 40, 2;
L_000001ff2fae1c80 .part v000001ff2f94d6b0_0, 40, 2;
L_000001ff2fae09c0 .part v000001ff2f94ed30_0, 42, 2;
L_000001ff2fae27c0 .part v000001ff2f94ed30_0, 42, 2;
L_000001ff2fae1d20 .part v000001ff2f94d6b0_0, 42, 2;
L_000001ff2fae07e0 .part v000001ff2f94ed30_0, 42, 2;
L_000001ff2fae24a0 .part v000001ff2f94d6b0_0, 42, 2;
L_000001ff2fae2c20 .part v000001ff2f94ed30_0, 44, 2;
L_000001ff2fae13c0 .part v000001ff2f94ed30_0, 44, 2;
L_000001ff2fae1fa0 .part v000001ff2f94d6b0_0, 44, 2;
L_000001ff2fae2180 .part v000001ff2f94ed30_0, 44, 2;
L_000001ff2fae0a60 .part v000001ff2f94d6b0_0, 44, 2;
L_000001ff2fae0ba0 .part v000001ff2f94ed30_0, 46, 2;
L_000001ff2fae25e0 .part v000001ff2f94ed30_0, 46, 2;
L_000001ff2fae2a40 .part v000001ff2f94d6b0_0, 46, 2;
L_000001ff2fae1000 .part v000001ff2f94ed30_0, 46, 2;
L_000001ff2fae2860 .part v000001ff2f94d6b0_0, 46, 2;
L_000001ff2fae29a0 .part v000001ff2f94ed30_0, 48, 2;
L_000001ff2fae2cc0 .part v000001ff2f94ed30_0, 48, 2;
L_000001ff2fae11e0 .part v000001ff2f94d6b0_0, 48, 2;
L_000001ff2fae1500 .part v000001ff2f94ed30_0, 48, 2;
L_000001ff2fae15a0 .part v000001ff2f94d6b0_0, 48, 2;
L_000001ff2fae4200 .part v000001ff2f94ed30_0, 50, 2;
L_000001ff2fae52e0 .part v000001ff2f94ed30_0, 50, 2;
L_000001ff2fae5380 .part v000001ff2f94d6b0_0, 50, 2;
L_000001ff2fae54c0 .part v000001ff2f94ed30_0, 50, 2;
L_000001ff2fae4e80 .part v000001ff2f94d6b0_0, 50, 2;
LS_000001ff2fae4f20_0_0 .concat8 [ 2 2 2 2], L_000001ff2fad99e0, L_000001ff2fadcb40, L_000001ff2fadc500, L_000001ff2fadd5e0;
LS_000001ff2fae4f20_0_4 .concat8 [ 2 2 2 2], L_000001ff2faddd60, L_000001ff2fadc1e0, L_000001ff2fadce60, L_000001ff2fadc0a0;
LS_000001ff2fae4f20_0_8 .concat8 [ 2 2 2 2], L_000001ff2fadd680, L_000001ff2fae0380, L_000001ff2fadf8e0, L_000001ff2fadf340;
LS_000001ff2fae4f20_0_12 .concat8 [ 2 2 2 2], L_000001ff2fadfac0, L_000001ff2fadffc0, L_000001ff2fadfde0, L_000001ff2fae0240;
LS_000001ff2fae4f20_0_16 .concat8 [ 2 2 2 2], L_000001ff2fae02e0, L_000001ff2fae1780, L_000001ff2fae18c0, L_000001ff2fae1820;
LS_000001ff2fae4f20_0_20 .concat8 [ 2 2 2 2], L_000001ff2fae0880, L_000001ff2fae2040, L_000001ff2fae1140, L_000001ff2fae0ec0;
LS_000001ff2fae4f20_0_24 .concat8 [ 2 2 2 0], L_000001ff2fae2ae0, L_000001ff2fae3940, L_000001ff2fae4a20;
LS_000001ff2fae4f20_1_0 .concat8 [ 8 8 8 8], LS_000001ff2fae4f20_0_0, LS_000001ff2fae4f20_0_4, LS_000001ff2fae4f20_0_8, LS_000001ff2fae4f20_0_12;
LS_000001ff2fae4f20_1_4 .concat8 [ 8 8 6 0], LS_000001ff2fae4f20_0_16, LS_000001ff2fae4f20_0_20, LS_000001ff2fae4f20_0_24;
L_000001ff2fae4f20 .concat8 [ 32 22 0 0], LS_000001ff2fae4f20_1_0, LS_000001ff2fae4f20_1_4;
L_000001ff2fae5420 .part v000001ff2f94ed30_0, 52, 2;
LS_000001ff2fae4b60_0_0 .concat8 [ 2 2 2 2], L_000001ff2fada3e0, L_000001ff2fadbce0, L_000001ff2fadcc80, L_000001ff2fadb9c0;
LS_000001ff2fae4b60_0_4 .concat8 [ 2 2 2 2], L_000001ff2fadc960, L_000001ff2fadc280, L_000001ff2fadd180, L_000001ff2fadc3c0;
LS_000001ff2fae4b60_0_8 .concat8 [ 2 2 2 2], L_000001ff2fadd860, L_000001ff2fadf840, L_000001ff2fade940, L_000001ff2fadebc0;
LS_000001ff2fae4b60_0_12 .concat8 [ 2 2 2 2], L_000001ff2faddea0, L_000001ff2fade440, L_000001ff2fadee40, L_000001ff2fadea80;
LS_000001ff2fae4b60_0_16 .concat8 [ 2 2 2 2], L_000001ff2fae0560, L_000001ff2fae2680, L_000001ff2fae1dc0, L_000001ff2fae0e20;
LS_000001ff2fae4b60_0_20 .concat8 [ 2 2 2 2], L_000001ff2fae2360, L_000001ff2fae2b80, L_000001ff2fae0920, L_000001ff2fae0f60;
LS_000001ff2fae4b60_0_24 .concat8 [ 2 2 2 0], L_000001ff2fae1460, L_000001ff2fae4020, L_000001ff2fae4840;
LS_000001ff2fae4b60_1_0 .concat8 [ 8 8 8 8], LS_000001ff2fae4b60_0_0, LS_000001ff2fae4b60_0_4, LS_000001ff2fae4b60_0_8, LS_000001ff2fae4b60_0_12;
LS_000001ff2fae4b60_1_4 .concat8 [ 8 8 6 0], LS_000001ff2fae4b60_0_16, LS_000001ff2fae4b60_0_20, LS_000001ff2fae4b60_0_24;
L_000001ff2fae4b60 .concat8 [ 32 22 0 0], LS_000001ff2fae4b60_1_0, LS_000001ff2fae4b60_1_4;
L_000001ff2fae2ea0 .part v000001ff2f94ed30_0, 52, 2;
L_000001ff2fae5560 .part v000001ff2f94d6b0_0, 52, 2;
LS_000001ff2fae3300_0_0 .concat8 [ 2 2 2 2], L_000001ff2fada520, L_000001ff2fadd220, L_000001ff2fadc5a0, L_000001ff2faddcc0;
LS_000001ff2fae3300_0_4 .concat8 [ 2 2 2 2], L_000001ff2fadd9a0, L_000001ff2fadcdc0, L_000001ff2fadcfa0, L_000001ff2fadd4a0;
LS_000001ff2fae3300_0_8 .concat8 [ 2 2 2 2], L_000001ff2fadb740, L_000001ff2fadf700, L_000001ff2fade260, L_000001ff2fadfa20;
LS_000001ff2fae3300_0_12 .concat8 [ 2 2 2 2], L_000001ff2fade300, L_000001ff2fadf020, L_000001ff2fade4e0, L_000001ff2fae0100;
LS_000001ff2fae3300_0_16 .concat8 [ 2 2 2 2], L_000001ff2fade6c0, L_000001ff2fae10a0, L_000001ff2fae1960, L_000001ff2fae1a00;
LS_000001ff2fae3300_0_20 .concat8 [ 2 2 2 2], L_000001ff2fae16e0, L_000001ff2fae1320, L_000001ff2fae0b00, L_000001ff2fae2900;
LS_000001ff2fae3300_0_24 .concat8 [ 2 2 2 0], L_000001ff2fae1640, L_000001ff2fae3440, L_000001ff2fae2f40;
LS_000001ff2fae3300_1_0 .concat8 [ 8 8 8 8], LS_000001ff2fae3300_0_0, LS_000001ff2fae3300_0_4, LS_000001ff2fae3300_0_8, LS_000001ff2fae3300_0_12;
LS_000001ff2fae3300_1_4 .concat8 [ 8 8 6 0], LS_000001ff2fae3300_0_16, LS_000001ff2fae3300_0_20, LS_000001ff2fae3300_0_24;
L_000001ff2fae3300 .concat8 [ 32 22 0 0], LS_000001ff2fae3300_1_0, LS_000001ff2fae3300_1_4;
L_000001ff2fae3c60 .part v000001ff2f94ed30_0, 52, 2;
L_000001ff2fae3e40 .part v000001ff2f94d6b0_0, 52, 2;
L_000001ff2fae6aa0 .part v000001ff2f94ed30_0, 0, 16;
L_000001ff2fae7c20 .cmp/eq 3, v000001ff2f950d10_0, L_000001ff2fa70bf0;
L_000001ff2fae5f60 .functor MUXZ 54, v000001ff2f94d6b0_0, L_000001ff2fadac00, L_000001ff2fae7c20, C4<>;
L_000001ff2fae6780 .part L_000001ff2fae5f60, 0, 16;
L_000001ff2fae6b40 .concat [ 16 38 0 0], L_000001ff2fae5920, L_000001ff2fa70c38;
L_000001ff2fae6460 .part v000001ff2f94ed30_0, 0, 52;
L_000001ff2fae74a0 .concat [ 2 52 0 0], L_000001ff2fa70c80, L_000001ff2fae6460;
L_000001ff2fae65a0 .part v000001ff2f94ed30_0, 2, 52;
L_000001ff2fae7680 .concat [ 52 2 0 0], L_000001ff2fae65a0, L_000001ff2fa70c80;
L_000001ff2fae70e0 .cmp/eq 3, v000001ff2f950d10_0, L_000001ff2fa70cc8;
L_000001ff2fae6f00 .cmp/eq 3, v000001ff2f950d10_0, L_000001ff2fa70d10;
L_000001ff2fae6be0 .functor MUXZ 2, L_000001ff2fa70d58, L_000001ff2fae60a0, L_000001ff2f840680, C4<>;
L_000001ff2fae57e0 .part v000001ff2f9099b0_0, 52, 2;
L_000001ff2fae7540 .cmp/eq 2, L_000001ff2fae57e0, L_000001ff2fa70da0;
S_000001ff2f902ec0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 163, 9 163 0, S_000001ff2f902d30;
 .timescale 0 0;
v000001ff2f90ddd0_0 .var/2s "k", 31 0;
S_000001ff2f9031e0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 9 175, 9 175 0, S_000001ff2f902d30;
 .timescale 0 0;
v000001ff2f90cf70_0 .var/2s "j", 31 0;
S_000001ff2f903370 .scope generate, "gen_bitwise[0]" "gen_bitwise[0]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78fe80 .param/l "i" 0 9 73, +C4<00>;
v000001ff2f90d8d0_0 .net *"_ivl_0", 1 0, L_000001ff2fad9ee0;  1 drivers
v000001ff2f90d010_0 .net *"_ivl_10", 1 0, L_000001ff2fada520;  1 drivers
v000001ff2f90bad0_0 .net *"_ivl_2", 1 0, L_000001ff2fad99e0;  1 drivers
v000001ff2f90d0b0_0 .net *"_ivl_3", 1 0, L_000001ff2fad9e40;  1 drivers
v000001ff2f90bb70_0 .net *"_ivl_4", 1 0, L_000001ff2fad96c0;  1 drivers
v000001ff2f90bcb0_0 .net *"_ivl_6", 1 0, L_000001ff2fada3e0;  1 drivers
v000001ff2f90d1f0_0 .net *"_ivl_7", 1 0, L_000001ff2fad9940;  1 drivers
v000001ff2f90de70_0 .net *"_ivl_8", 1 0, L_000001ff2fada480;  1 drivers
L_000001ff2fad99e0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fad9ee0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fada3e0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fad9e40, L_000001ff2fad96c0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fada520 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fad9940, L_000001ff2fada480 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f903500 .scope generate, "gen_bitwise[1]" "gen_bitwise[1]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78ffc0 .param/l "i" 0 9 73, +C4<01>;
v000001ff2f90df10_0 .net *"_ivl_0", 1 0, L_000001ff2fadd040;  1 drivers
v000001ff2f90b8f0_0 .net *"_ivl_10", 1 0, L_000001ff2fadd220;  1 drivers
v000001ff2f90d290_0 .net *"_ivl_2", 1 0, L_000001ff2fadcb40;  1 drivers
v000001ff2f90d830_0 .net *"_ivl_3", 1 0, L_000001ff2fadc780;  1 drivers
v000001ff2f90d150_0 .net *"_ivl_4", 1 0, L_000001ff2faddb80;  1 drivers
v000001ff2f90bf30_0 .net *"_ivl_6", 1 0, L_000001ff2fadbce0;  1 drivers
v000001ff2f90d330_0 .net *"_ivl_7", 1 0, L_000001ff2fadd2c0;  1 drivers
v000001ff2f90dfb0_0 .net *"_ivl_8", 1 0, L_000001ff2fadc320;  1 drivers
L_000001ff2fadcb40 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadd040 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fadbce0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fadc780, L_000001ff2faddb80 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fadd220 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fadd2c0, L_000001ff2fadc320 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f903690 .scope generate, "gen_bitwise[2]" "gen_bitwise[2]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f980 .param/l "i" 0 9 73, +C4<010>;
v000001ff2f90d3d0_0 .net *"_ivl_0", 1 0, L_000001ff2fadb920;  1 drivers
v000001ff2f90c930_0 .net *"_ivl_10", 1 0, L_000001ff2fadc5a0;  1 drivers
v000001ff2f90ce30_0 .net *"_ivl_2", 1 0, L_000001ff2fadc500;  1 drivers
v000001ff2f90d6f0_0 .net *"_ivl_3", 1 0, L_000001ff2fadcbe0;  1 drivers
v000001ff2f90bc10_0 .net *"_ivl_4", 1 0, L_000001ff2fadbb00;  1 drivers
v000001ff2f90c430_0 .net *"_ivl_6", 1 0, L_000001ff2fadcc80;  1 drivers
v000001ff2f90bdf0_0 .net *"_ivl_7", 1 0, L_000001ff2faddc20;  1 drivers
v000001ff2f90c2f0_0 .net *"_ivl_8", 1 0, L_000001ff2fadc460;  1 drivers
L_000001ff2fadc500 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadb920 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fadcc80 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fadcbe0, L_000001ff2fadbb00 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fadc5a0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faddc20, L_000001ff2fadc460 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9039b0 .scope generate, "gen_bitwise[3]" "gen_bitwise[3]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f540 .param/l "i" 0 9 73, +C4<011>;
v000001ff2f90e050_0 .net *"_ivl_0", 1 0, L_000001ff2fadcaa0;  1 drivers
v000001ff2f90c9d0_0 .net *"_ivl_10", 1 0, L_000001ff2faddcc0;  1 drivers
v000001ff2f90d510_0 .net *"_ivl_2", 1 0, L_000001ff2fadd5e0;  1 drivers
v000001ff2f90d470_0 .net *"_ivl_3", 1 0, L_000001ff2fadc820;  1 drivers
v000001ff2f90be90_0 .net *"_ivl_4", 1 0, L_000001ff2fadb880;  1 drivers
v000001ff2f90ced0_0 .net *"_ivl_6", 1 0, L_000001ff2fadb9c0;  1 drivers
v000001ff2f90c610_0 .net *"_ivl_7", 1 0, L_000001ff2fadba60;  1 drivers
v000001ff2f90ccf0_0 .net *"_ivl_8", 1 0, L_000001ff2fadd900;  1 drivers
L_000001ff2fadd5e0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadcaa0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fadb9c0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fadc820, L_000001ff2fadb880 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faddcc0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fadba60, L_000001ff2fadd900 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f903b40 .scope generate, "gen_bitwise[4]" "gen_bitwise[4]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78fb00 .param/l "i" 0 9 73, +C4<0100>;
v000001ff2f90bfd0_0 .net *"_ivl_0", 1 0, L_000001ff2fadc8c0;  1 drivers
v000001ff2f90c1b0_0 .net *"_ivl_10", 1 0, L_000001ff2fadd9a0;  1 drivers
v000001ff2f90dbf0_0 .net *"_ivl_2", 1 0, L_000001ff2faddd60;  1 drivers
v000001ff2f90cb10_0 .net *"_ivl_3", 1 0, L_000001ff2fadbba0;  1 drivers
v000001ff2f90d5b0_0 .net *"_ivl_4", 1 0, L_000001ff2fadbd80;  1 drivers
v000001ff2f90d650_0 .net *"_ivl_6", 1 0, L_000001ff2fadc960;  1 drivers
v000001ff2f90d790_0 .net *"_ivl_7", 1 0, L_000001ff2fadd360;  1 drivers
v000001ff2f90b990_0 .net *"_ivl_8", 1 0, L_000001ff2fadd0e0;  1 drivers
L_000001ff2faddd60 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadc8c0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fadc960 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fadbba0, L_000001ff2fadbd80 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fadd9a0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fadd360, L_000001ff2fadd0e0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f903cd0 .scope generate, "gen_bitwise[5]" "gen_bitwise[5]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f640 .param/l "i" 0 9 73, +C4<0101>;
v000001ff2f90d970_0 .net *"_ivl_0", 1 0, L_000001ff2fadc640;  1 drivers
v000001ff2f90c070_0 .net *"_ivl_10", 1 0, L_000001ff2fadcdc0;  1 drivers
v000001ff2f90c390_0 .net *"_ivl_2", 1 0, L_000001ff2fadc1e0;  1 drivers
v000001ff2f90da10_0 .net *"_ivl_3", 1 0, L_000001ff2fadbc40;  1 drivers
v000001ff2f90cbb0_0 .net *"_ivl_4", 1 0, L_000001ff2fadca00;  1 drivers
v000001ff2f90c6b0_0 .net *"_ivl_6", 1 0, L_000001ff2fadc280;  1 drivers
v000001ff2f90cc50_0 .net *"_ivl_7", 1 0, L_000001ff2fadcd20;  1 drivers
v000001ff2f90dab0_0 .net *"_ivl_8", 1 0, L_000001ff2fadc6e0;  1 drivers
L_000001ff2fadc1e0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadc640 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fadc280 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fadbc40, L_000001ff2fadca00 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fadcdc0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fadcd20, L_000001ff2fadc6e0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f914580 .scope generate, "gen_bitwise[6]" "gen_bitwise[6]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78fcc0 .param/l "i" 0 9 73, +C4<0110>;
v000001ff2f90dd30_0 .net *"_ivl_0", 1 0, L_000001ff2fadb7e0;  1 drivers
v000001ff2f90fc70_0 .net *"_ivl_10", 1 0, L_000001ff2fadcfa0;  1 drivers
v000001ff2f90ef50_0 .net *"_ivl_2", 1 0, L_000001ff2fadce60;  1 drivers
v000001ff2f90e370_0 .net *"_ivl_3", 1 0, L_000001ff2fadcf00;  1 drivers
v000001ff2f90e870_0 .net *"_ivl_4", 1 0, L_000001ff2fadbe20;  1 drivers
v000001ff2f90e410_0 .net *"_ivl_6", 1 0, L_000001ff2fadd180;  1 drivers
v000001ff2f90eff0_0 .net *"_ivl_7", 1 0, L_000001ff2fadbec0;  1 drivers
v000001ff2f90f1d0_0 .net *"_ivl_8", 1 0, L_000001ff2fadbf60;  1 drivers
L_000001ff2fadce60 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadb7e0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fadd180 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fadcf00, L_000001ff2fadbe20 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fadcfa0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fadbec0, L_000001ff2fadbf60 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9140d0 .scope generate, "gen_bitwise[7]" "gen_bitwise[7]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78ff80 .param/l "i" 0 9 73, +C4<0111>;
v000001ff2f90f270_0 .net *"_ivl_0", 1 0, L_000001ff2fadc000;  1 drivers
v000001ff2f90eeb0_0 .net *"_ivl_10", 1 0, L_000001ff2fadd4a0;  1 drivers
v000001ff2f90e7d0_0 .net *"_ivl_2", 1 0, L_000001ff2fadc0a0;  1 drivers
v000001ff2f90e230_0 .net *"_ivl_3", 1 0, L_000001ff2fadc140;  1 drivers
v000001ff2f90f590_0 .net *"_ivl_4", 1 0, L_000001ff2fadde00;  1 drivers
v000001ff2f90f4f0_0 .net *"_ivl_6", 1 0, L_000001ff2fadc3c0;  1 drivers
v000001ff2f90e690_0 .net *"_ivl_7", 1 0, L_000001ff2fadd400;  1 drivers
v000001ff2f90f6d0_0 .net *"_ivl_8", 1 0, L_000001ff2fadda40;  1 drivers
L_000001ff2fadc0a0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadc000 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fadc3c0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fadc140, L_000001ff2fadde00 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fadd4a0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fadd400, L_000001ff2fadda40 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9148a0 .scope generate, "gen_bitwise[8]" "gen_bitwise[8]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78fa00 .param/l "i" 0 9 73, +C4<01000>;
v000001ff2f90fef0_0 .net *"_ivl_0", 1 0, L_000001ff2fadd540;  1 drivers
v000001ff2f910530_0 .net *"_ivl_10", 1 0, L_000001ff2fadb740;  1 drivers
v000001ff2f9100d0_0 .net *"_ivl_2", 1 0, L_000001ff2fadd680;  1 drivers
v000001ff2f90f630_0 .net *"_ivl_3", 1 0, L_000001ff2fadd720;  1 drivers
v000001ff2f90e4b0_0 .net *"_ivl_4", 1 0, L_000001ff2fadd7c0;  1 drivers
v000001ff2f90ea50_0 .net *"_ivl_6", 1 0, L_000001ff2fadd860;  1 drivers
v000001ff2f9103f0_0 .net *"_ivl_7", 1 0, L_000001ff2faddae0;  1 drivers
v000001ff2f90e910_0 .net *"_ivl_8", 1 0, L_000001ff2fadb6a0;  1 drivers
L_000001ff2fadd680 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadd540 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fadd860 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fadd720, L_000001ff2fadd7c0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fadb740 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faddae0, L_000001ff2fadb6a0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f915cf0 .scope generate, "gen_bitwise[9]" "gen_bitwise[9]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78fd00 .param/l "i" 0 9 73, +C4<01001>;
v000001ff2f90fd10_0 .net *"_ivl_0", 1 0, L_000001ff2fadf660;  1 drivers
v000001ff2f90f310_0 .net *"_ivl_10", 1 0, L_000001ff2fadf700;  1 drivers
v000001ff2f90ecd0_0 .net *"_ivl_2", 1 0, L_000001ff2fae0380;  1 drivers
v000001ff2f90f770_0 .net *"_ivl_3", 1 0, L_000001ff2fadfe80;  1 drivers
v000001ff2f910850_0 .net *"_ivl_4", 1 0, L_000001ff2fadfd40;  1 drivers
v000001ff2f90f8b0_0 .net *"_ivl_6", 1 0, L_000001ff2fadf840;  1 drivers
v000001ff2f90f090_0 .net *"_ivl_7", 1 0, L_000001ff2fade8a0;  1 drivers
v000001ff2f90ff90_0 .net *"_ivl_8", 1 0, L_000001ff2fadf7a0;  1 drivers
L_000001ff2fae0380 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadf660 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fadf840 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fadfe80, L_000001ff2fadfd40 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fadf700 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fade8a0, L_000001ff2fadf7a0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f914bc0 .scope generate, "gen_bitwise[10]" "gen_bitwise[10]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78ff40 .param/l "i" 0 9 73, +C4<01010>;
v000001ff2f90f130_0 .net *"_ivl_0", 1 0, L_000001ff2fade080;  1 drivers
v000001ff2f90eaf0_0 .net *"_ivl_10", 1 0, L_000001ff2fade260;  1 drivers
v000001ff2f910350_0 .net *"_ivl_2", 1 0, L_000001ff2fadf8e0;  1 drivers
v000001ff2f90f3b0_0 .net *"_ivl_3", 1 0, L_000001ff2fadf5c0;  1 drivers
v000001ff2f910030_0 .net *"_ivl_4", 1 0, L_000001ff2fadf200;  1 drivers
v000001ff2f90ed70_0 .net *"_ivl_6", 1 0, L_000001ff2fade940;  1 drivers
v000001ff2f910710_0 .net *"_ivl_7", 1 0, L_000001ff2fadf160;  1 drivers
v000001ff2f90fa90_0 .net *"_ivl_8", 1 0, L_000001ff2fae0600;  1 drivers
L_000001ff2fadf8e0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fade080 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fade940 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fadf5c0, L_000001ff2fadf200 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fade260 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fadf160, L_000001ff2fae0600 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f914710 .scope generate, "gen_bitwise[11]" "gen_bitwise[11]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f580 .param/l "i" 0 9 73, +C4<01011>;
v000001ff2f90f950_0 .net *"_ivl_0", 1 0, L_000001ff2faded00;  1 drivers
v000001ff2f90f450_0 .net *"_ivl_10", 1 0, L_000001ff2fadfa20;  1 drivers
v000001ff2f90fb30_0 .net *"_ivl_2", 1 0, L_000001ff2fadf340;  1 drivers
v000001ff2f90eb90_0 .net *"_ivl_3", 1 0, L_000001ff2fade620;  1 drivers
v000001ff2f90ec30_0 .net *"_ivl_4", 1 0, L_000001ff2fadfb60;  1 drivers
v000001ff2f9105d0_0 .net *"_ivl_6", 1 0, L_000001ff2fadebc0;  1 drivers
v000001ff2f90f810_0 .net *"_ivl_7", 1 0, L_000001ff2fadf980;  1 drivers
v000001ff2f90e550_0 .net *"_ivl_8", 1 0, L_000001ff2fadf0c0;  1 drivers
L_000001ff2fadf340 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faded00 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fadebc0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fade620, L_000001ff2fadfb60 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fadfa20 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fadf980, L_000001ff2fadf0c0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f915e80 .scope generate, "gen_bitwise[12]" "gen_bitwise[12]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f880 .param/l "i" 0 9 73, +C4<01100>;
v000001ff2f90f9f0_0 .net *"_ivl_0", 1 0, L_000001ff2fadec60;  1 drivers
v000001ff2f90fbd0_0 .net *"_ivl_10", 1 0, L_000001ff2fade300;  1 drivers
v000001ff2f9107b0_0 .net *"_ivl_2", 1 0, L_000001ff2fadfac0;  1 drivers
v000001ff2f90fdb0_0 .net *"_ivl_3", 1 0, L_000001ff2fadeb20;  1 drivers
v000001ff2f90fe50_0 .net *"_ivl_4", 1 0, L_000001ff2fadf520;  1 drivers
v000001ff2f910170_0 .net *"_ivl_6", 1 0, L_000001ff2faddea0;  1 drivers
v000001ff2f910210_0 .net *"_ivl_7", 1 0, L_000001ff2fade760;  1 drivers
v000001ff2f9102b0_0 .net *"_ivl_8", 1 0, L_000001ff2fadfc00;  1 drivers
L_000001ff2fadfac0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadec60 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faddea0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fadeb20, L_000001ff2fadf520 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fade300 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fade760, L_000001ff2fadfc00 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f914260 .scope generate, "gen_bitwise[13]" "gen_bitwise[13]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f700 .param/l "i" 0 9 73, +C4<01101>;
v000001ff2f910490_0 .net *"_ivl_0", 1 0, L_000001ff2fadfca0;  1 drivers
v000001ff2f910670_0 .net *"_ivl_10", 1 0, L_000001ff2fadf020;  1 drivers
v000001ff2f90e0f0_0 .net *"_ivl_2", 1 0, L_000001ff2fadffc0;  1 drivers
v000001ff2f90e730_0 .net *"_ivl_3", 1 0, L_000001ff2fade800;  1 drivers
v000001ff2f90e190_0 .net *"_ivl_4", 1 0, L_000001ff2fade3a0;  1 drivers
v000001ff2f90e5f0_0 .net *"_ivl_6", 1 0, L_000001ff2fade440;  1 drivers
v000001ff2f90e2d0_0 .net *"_ivl_7", 1 0, L_000001ff2fadeda0;  1 drivers
v000001ff2f90e9b0_0 .net *"_ivl_8", 1 0, L_000001ff2faddf40;  1 drivers
L_000001ff2fadffc0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadfca0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fade440 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fade800, L_000001ff2fade3a0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fadf020 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fadeda0, L_000001ff2faddf40 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f915840 .scope generate, "gen_bitwise[14]" "gen_bitwise[14]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f6c0 .param/l "i" 0 9 73, +C4<01110>;
v000001ff2f90ee10_0 .net *"_ivl_0", 1 0, L_000001ff2faddfe0;  1 drivers
v000001ff2f911b10_0 .net *"_ivl_10", 1 0, L_000001ff2fade4e0;  1 drivers
v000001ff2f9114d0_0 .net *"_ivl_2", 1 0, L_000001ff2fadfde0;  1 drivers
v000001ff2f911f70_0 .net *"_ivl_3", 1 0, L_000001ff2fadeee0;  1 drivers
v000001ff2f912ab0_0 .net *"_ivl_4", 1 0, L_000001ff2fadf480;  1 drivers
v000001ff2f912010_0 .net *"_ivl_6", 1 0, L_000001ff2fadee40;  1 drivers
v000001ff2f912fb0_0 .net *"_ivl_7", 1 0, L_000001ff2fadf3e0;  1 drivers
v000001ff2f913050_0 .net *"_ivl_8", 1 0, L_000001ff2fade9e0;  1 drivers
L_000001ff2fadfde0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faddfe0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fadee40 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fadeee0, L_000001ff2fadf480 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fade4e0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fadf3e0, L_000001ff2fade9e0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9156b0 .scope generate, "gen_bitwise[15]" "gen_bitwise[15]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f790000 .param/l "i" 0 9 73, +C4<01111>;
v000001ff2f9120b0_0 .net *"_ivl_0", 1 0, L_000001ff2fadff20;  1 drivers
v000001ff2f912150_0 .net *"_ivl_10", 1 0, L_000001ff2fae0100;  1 drivers
v000001ff2f910e90_0 .net *"_ivl_2", 1 0, L_000001ff2fae0240;  1 drivers
v000001ff2f912f10_0 .net *"_ivl_3", 1 0, L_000001ff2fadef80;  1 drivers
v000001ff2f912290_0 .net *"_ivl_4", 1 0, L_000001ff2fae0060;  1 drivers
v000001ff2f911cf0_0 .net *"_ivl_6", 1 0, L_000001ff2fadea80;  1 drivers
v000001ff2f912bf0_0 .net *"_ivl_7", 1 0, L_000001ff2fae0420;  1 drivers
v000001ff2f9121f0_0 .net *"_ivl_8", 1 0, L_000001ff2fadf2a0;  1 drivers
L_000001ff2fae0240 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadff20 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fadea80 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fadef80, L_000001ff2fae0060 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fae0100 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fae0420, L_000001ff2fadf2a0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f914ee0 .scope generate, "gen_bitwise[16]" "gen_bitwise[16]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f280 .param/l "i" 0 9 73, +C4<010000>;
v000001ff2f910b70_0 .net *"_ivl_0", 1 0, L_000001ff2fae01a0;  1 drivers
v000001ff2f911390_0 .net *"_ivl_10", 1 0, L_000001ff2fade6c0;  1 drivers
v000001ff2f9112f0_0 .net *"_ivl_2", 1 0, L_000001ff2fae02e0;  1 drivers
v000001ff2f912330_0 .net *"_ivl_3", 1 0, L_000001ff2fade120;  1 drivers
v000001ff2f910c10_0 .net *"_ivl_4", 1 0, L_000001ff2fae04c0;  1 drivers
v000001ff2f912470_0 .net *"_ivl_6", 1 0, L_000001ff2fae0560;  1 drivers
v000001ff2f9108f0_0 .net *"_ivl_7", 1 0, L_000001ff2fade1c0;  1 drivers
v000001ff2f911d90_0 .net *"_ivl_8", 1 0, L_000001ff2fade580;  1 drivers
L_000001ff2fae02e0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae01a0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fae0560 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fade120, L_000001ff2fae04c0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fade6c0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fade1c0, L_000001ff2fade580 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f915520 .scope generate, "gen_bitwise[17]" "gen_bitwise[17]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78fc80 .param/l "i" 0 9 73, +C4<010001>;
v000001ff2f9111b0_0 .net *"_ivl_0", 1 0, L_000001ff2fae2d60;  1 drivers
v000001ff2f910cb0_0 .net *"_ivl_10", 1 0, L_000001ff2fae10a0;  1 drivers
v000001ff2f910990_0 .net *"_ivl_2", 1 0, L_000001ff2fae1780;  1 drivers
v000001ff2f9123d0_0 .net *"_ivl_3", 1 0, L_000001ff2fae2540;  1 drivers
v000001ff2f9119d0_0 .net *"_ivl_4", 1 0, L_000001ff2fae1280;  1 drivers
v000001ff2f9116b0_0 .net *"_ivl_6", 1 0, L_000001ff2fae2680;  1 drivers
v000001ff2f910a30_0 .net *"_ivl_7", 1 0, L_000001ff2fae2e00;  1 drivers
v000001ff2f912510_0 .net *"_ivl_8", 1 0, L_000001ff2fae1aa0;  1 drivers
L_000001ff2fae1780 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae2d60 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fae2680 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fae2540, L_000001ff2fae1280 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fae10a0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fae2e00, L_000001ff2fae1aa0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9159d0 .scope generate, "gen_bitwise[18]" "gen_bitwise[18]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f200 .param/l "i" 0 9 73, +C4<010010>;
v000001ff2f9125b0_0 .net *"_ivl_0", 1 0, L_000001ff2fae1e60;  1 drivers
v000001ff2f911250_0 .net *"_ivl_10", 1 0, L_000001ff2fae1960;  1 drivers
v000001ff2f911bb0_0 .net *"_ivl_2", 1 0, L_000001ff2fae18c0;  1 drivers
v000001ff2f911750_0 .net *"_ivl_3", 1 0, L_000001ff2fae0c40;  1 drivers
v000001ff2f910f30_0 .net *"_ivl_4", 1 0, L_000001ff2fae20e0;  1 drivers
v000001ff2f912c90_0 .net *"_ivl_6", 1 0, L_000001ff2fae1dc0;  1 drivers
v000001ff2f911610_0 .net *"_ivl_7", 1 0, L_000001ff2fae06a0;  1 drivers
v000001ff2f910fd0_0 .net *"_ivl_8", 1 0, L_000001ff2fae2720;  1 drivers
L_000001ff2fae18c0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae1e60 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fae1dc0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fae0c40, L_000001ff2fae20e0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fae1960 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fae06a0, L_000001ff2fae2720 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f914a30 .scope generate, "gen_bitwise[19]" "gen_bitwise[19]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78fbc0 .param/l "i" 0 9 73, +C4<010011>;
v000001ff2f912830_0 .net *"_ivl_0", 1 0, L_000001ff2fae2220;  1 drivers
v000001ff2f9128d0_0 .net *"_ivl_10", 1 0, L_000001ff2fae1a00;  1 drivers
v000001ff2f910ad0_0 .net *"_ivl_2", 1 0, L_000001ff2fae1820;  1 drivers
v000001ff2f910d50_0 .net *"_ivl_3", 1 0, L_000001ff2fae0ce0;  1 drivers
v000001ff2f912650_0 .net *"_ivl_4", 1 0, L_000001ff2fae1f00;  1 drivers
v000001ff2f912dd0_0 .net *"_ivl_6", 1 0, L_000001ff2fae0e20;  1 drivers
v000001ff2f912e70_0 .net *"_ivl_7", 1 0, L_000001ff2fae0d80;  1 drivers
v000001ff2f9126f0_0 .net *"_ivl_8", 1 0, L_000001ff2fae22c0;  1 drivers
L_000001ff2fae1820 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae2220 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fae0e20 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fae0ce0, L_000001ff2fae1f00 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fae1a00 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fae0d80, L_000001ff2fae22c0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f915070 .scope generate, "gen_bitwise[20]" "gen_bitwise[20]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f800 .param/l "i" 0 9 73, +C4<010100>;
v000001ff2f910df0_0 .net *"_ivl_0", 1 0, L_000001ff2fae1b40;  1 drivers
v000001ff2f911070_0 .net *"_ivl_10", 1 0, L_000001ff2fae16e0;  1 drivers
v000001ff2f911430_0 .net *"_ivl_2", 1 0, L_000001ff2fae0880;  1 drivers
v000001ff2f911570_0 .net *"_ivl_3", 1 0, L_000001ff2fae0740;  1 drivers
v000001ff2f9117f0_0 .net *"_ivl_4", 1 0, L_000001ff2fae1be0;  1 drivers
v000001ff2f911110_0 .net *"_ivl_6", 1 0, L_000001ff2fae2360;  1 drivers
v000001ff2f911890_0 .net *"_ivl_7", 1 0, L_000001ff2fae2400;  1 drivers
v000001ff2f911e30_0 .net *"_ivl_8", 1 0, L_000001ff2fae1c80;  1 drivers
L_000001ff2fae0880 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae1b40 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fae2360 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fae0740, L_000001ff2fae1be0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fae16e0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fae2400, L_000001ff2fae1c80 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f915200 .scope generate, "gen_bitwise[21]" "gen_bitwise[21]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f2c0 .param/l "i" 0 9 73, +C4<010101>;
v000001ff2f911ed0_0 .net *"_ivl_0", 1 0, L_000001ff2fae09c0;  1 drivers
v000001ff2f911930_0 .net *"_ivl_10", 1 0, L_000001ff2fae1320;  1 drivers
v000001ff2f912790_0 .net *"_ivl_2", 1 0, L_000001ff2fae2040;  1 drivers
v000001ff2f911a70_0 .net *"_ivl_3", 1 0, L_000001ff2fae27c0;  1 drivers
v000001ff2f912d30_0 .net *"_ivl_4", 1 0, L_000001ff2fae1d20;  1 drivers
v000001ff2f911c50_0 .net *"_ivl_6", 1 0, L_000001ff2fae2b80;  1 drivers
v000001ff2f912970_0 .net *"_ivl_7", 1 0, L_000001ff2fae07e0;  1 drivers
v000001ff2f912a10_0 .net *"_ivl_8", 1 0, L_000001ff2fae24a0;  1 drivers
L_000001ff2fae2040 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae09c0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fae2b80 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fae27c0, L_000001ff2fae1d20 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fae1320 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fae07e0, L_000001ff2fae24a0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f914d50 .scope generate, "gen_bitwise[22]" "gen_bitwise[22]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f790040 .param/l "i" 0 9 73, +C4<010110>;
v000001ff2f912b50_0 .net *"_ivl_0", 1 0, L_000001ff2fae2c20;  1 drivers
v000001ff2f913730_0 .net *"_ivl_10", 1 0, L_000001ff2fae0b00;  1 drivers
v000001ff2f9130f0_0 .net *"_ivl_2", 1 0, L_000001ff2fae1140;  1 drivers
v000001ff2f913190_0 .net *"_ivl_3", 1 0, L_000001ff2fae13c0;  1 drivers
v000001ff2f9137d0_0 .net *"_ivl_4", 1 0, L_000001ff2fae1fa0;  1 drivers
v000001ff2f913370_0 .net *"_ivl_6", 1 0, L_000001ff2fae0920;  1 drivers
v000001ff2f913550_0 .net *"_ivl_7", 1 0, L_000001ff2fae2180;  1 drivers
v000001ff2f913e10_0 .net *"_ivl_8", 1 0, L_000001ff2fae0a60;  1 drivers
L_000001ff2fae1140 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae2c20 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fae0920 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fae13c0, L_000001ff2fae1fa0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fae0b00 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fae2180, L_000001ff2fae0a60 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f915390 .scope generate, "gen_bitwise[23]" "gen_bitwise[23]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f790080 .param/l "i" 0 9 73, +C4<010111>;
v000001ff2f913a50_0 .net *"_ivl_0", 1 0, L_000001ff2fae0ba0;  1 drivers
v000001ff2f9132d0_0 .net *"_ivl_10", 1 0, L_000001ff2fae2900;  1 drivers
v000001ff2f9139b0_0 .net *"_ivl_2", 1 0, L_000001ff2fae0ec0;  1 drivers
v000001ff2f913410_0 .net *"_ivl_3", 1 0, L_000001ff2fae25e0;  1 drivers
v000001ff2f913eb0_0 .net *"_ivl_4", 1 0, L_000001ff2fae2a40;  1 drivers
v000001ff2f913690_0 .net *"_ivl_6", 1 0, L_000001ff2fae0f60;  1 drivers
v000001ff2f913af0_0 .net *"_ivl_7", 1 0, L_000001ff2fae1000;  1 drivers
v000001ff2f913b90_0 .net *"_ivl_8", 1 0, L_000001ff2fae2860;  1 drivers
L_000001ff2fae0ec0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae0ba0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fae0f60 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fae25e0, L_000001ff2fae2a40 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fae2900 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fae1000, L_000001ff2fae2860 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f915b60 .scope generate, "gen_bitwise[24]" "gen_bitwise[24]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f780 .param/l "i" 0 9 73, +C4<011000>;
v000001ff2f913c30_0 .net *"_ivl_0", 1 0, L_000001ff2fae29a0;  1 drivers
v000001ff2f913f50_0 .net *"_ivl_10", 1 0, L_000001ff2fae1640;  1 drivers
v000001ff2f913910_0 .net *"_ivl_2", 1 0, L_000001ff2fae2ae0;  1 drivers
v000001ff2f913cd0_0 .net *"_ivl_3", 1 0, L_000001ff2fae2cc0;  1 drivers
v000001ff2f913230_0 .net *"_ivl_4", 1 0, L_000001ff2fae11e0;  1 drivers
v000001ff2f913d70_0 .net *"_ivl_6", 1 0, L_000001ff2fae1460;  1 drivers
v000001ff2f9134b0_0 .net *"_ivl_7", 1 0, L_000001ff2fae1500;  1 drivers
v000001ff2f9135f0_0 .net *"_ivl_8", 1 0, L_000001ff2fae15a0;  1 drivers
L_000001ff2fae2ae0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae29a0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fae1460 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fae2cc0, L_000001ff2fae11e0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fae1640 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fae1500, L_000001ff2fae15a0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9143f0 .scope generate, "gen_bitwise[25]" "gen_bitwise[25]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f7900c0 .param/l "i" 0 9 73, +C4<011001>;
v000001ff2f913870_0 .net *"_ivl_0", 1 0, L_000001ff2fae4200;  1 drivers
v000001ff2f905f90_0 .net *"_ivl_10", 1 0, L_000001ff2fae3440;  1 drivers
v000001ff2f9056d0_0 .net *"_ivl_2", 1 0, L_000001ff2fae3940;  1 drivers
v000001ff2f904f50_0 .net *"_ivl_3", 1 0, L_000001ff2fae52e0;  1 drivers
v000001ff2f9042d0_0 .net *"_ivl_4", 1 0, L_000001ff2fae5380;  1 drivers
v000001ff2f904370_0 .net *"_ivl_6", 1 0, L_000001ff2fae4020;  1 drivers
v000001ff2f905950_0 .net *"_ivl_7", 1 0, L_000001ff2fae54c0;  1 drivers
v000001ff2f9040f0_0 .net *"_ivl_8", 1 0, L_000001ff2fae4e80;  1 drivers
L_000001ff2fae3940 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae4200 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fae4020 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fae52e0, L_000001ff2fae5380 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fae3440 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fae54c0, L_000001ff2fae4e80 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f917e90 .scope generate, "gen_bitwise[26]" "gen_bitwise[26]" 9 73, 9 73 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f900 .param/l "i" 0 9 73, +C4<011010>;
v000001ff2f9044b0_0 .net *"_ivl_0", 1 0, L_000001ff2fae5420;  1 drivers
v000001ff2f905270_0 .net *"_ivl_10", 1 0, L_000001ff2fae2f40;  1 drivers
v000001ff2f905590_0 .net *"_ivl_2", 1 0, L_000001ff2fae4a20;  1 drivers
v000001ff2f905770_0 .net *"_ivl_3", 1 0, L_000001ff2fae2ea0;  1 drivers
v000001ff2f9060d0_0 .net *"_ivl_4", 1 0, L_000001ff2fae5560;  1 drivers
v000001ff2f904690_0 .net *"_ivl_6", 1 0, L_000001ff2fae4840;  1 drivers
v000001ff2f904410_0 .net *"_ivl_7", 1 0, L_000001ff2fae3c60;  1 drivers
v000001ff2f904550_0 .net *"_ivl_8", 1 0, L_000001ff2fae3e40;  1 drivers
L_000001ff2fae4a20 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae5420 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fae4840 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fae2ea0, L_000001ff2fae5560 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fae2f40 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fae3c60, L_000001ff2fae3e40 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f917850 .scope generate, "gen_neg_b[0]" "gen_neg_b[0]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78ff00 .param/l "i" 0 9 52, +C4<00>;
v000001ff2f906670_0 .net *"_ivl_0", 1 0, L_000001ff2fad9f80;  1 drivers
v000001ff2f904eb0_0 .net *"_ivl_2", 1 0, L_000001ff2fad9c60;  1 drivers
L_000001ff2fad9c60 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fad9f80 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9173a0 .scope generate, "gen_neg_b[1]" "gen_neg_b[1]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78fd40 .param/l "i" 0 9 52, +C4<01>;
v000001ff2f906530_0 .net *"_ivl_0", 1 0, L_000001ff2fadb060;  1 drivers
v000001ff2f904e10_0 .net *"_ivl_2", 1 0, L_000001ff2fada2a0;  1 drivers
L_000001ff2fada2a0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadb060 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f917d00 .scope generate, "gen_neg_b[2]" "gen_neg_b[2]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f8c0 .param/l "i" 0 9 52, +C4<010>;
v000001ff2f904ff0_0 .net *"_ivl_0", 1 0, L_000001ff2fadade0;  1 drivers
v000001ff2f905090_0 .net *"_ivl_2", 1 0, L_000001ff2fada0c0;  1 drivers
L_000001ff2fada0c0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadade0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f916400 .scope generate, "gen_neg_b[3]" "gen_neg_b[3]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f790100 .param/l "i" 0 9 52, +C4<011>;
v000001ff2f904190_0 .net *"_ivl_0", 1 0, L_000001ff2fad9260;  1 drivers
v000001ff2f905a90_0 .net *"_ivl_2", 1 0, L_000001ff2fada7a0;  1 drivers
L_000001ff2fada7a0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fad9260 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9179e0 .scope generate, "gen_neg_b[4]" "gen_neg_b[4]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78fa80 .param/l "i" 0 9 52, +C4<0100>;
v000001ff2f904730_0 .net *"_ivl_0", 1 0, L_000001ff2fad9440;  1 drivers
v000001ff2f906350_0 .net *"_ivl_2", 1 0, L_000001ff2fada980;  1 drivers
L_000001ff2fada980 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fad9440 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f917530 .scope generate, "gen_neg_b[5]" "gen_neg_b[5]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f600 .param/l "i" 0 9 52, +C4<0101>;
v000001ff2f9065d0_0 .net *"_ivl_0", 1 0, L_000001ff2fad9b20;  1 drivers
v000001ff2f905810_0 .net *"_ivl_2", 1 0, L_000001ff2fad9300;  1 drivers
L_000001ff2fad9300 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fad9b20 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f917080 .scope generate, "gen_neg_b[6]" "gen_neg_b[6]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f300 .param/l "i" 0 9 52, +C4<0110>;
v000001ff2f904a50_0 .net *"_ivl_0", 1 0, L_000001ff2fadafc0;  1 drivers
v000001ff2f906710_0 .net *"_ivl_2", 1 0, L_000001ff2fada8e0;  1 drivers
L_000001ff2fada8e0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadafc0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f916d60 .scope generate, "gen_neg_b[7]" "gen_neg_b[7]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f340 .param/l "i" 0 9 52, +C4<0111>;
v000001ff2f905630_0 .net *"_ivl_0", 1 0, L_000001ff2fadb240;  1 drivers
v000001ff2f9045f0_0 .net *"_ivl_2", 1 0, L_000001ff2fada700;  1 drivers
L_000001ff2fada700 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadb240 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f917210 .scope generate, "gen_neg_b[8]" "gen_neg_b[8]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f680 .param/l "i" 0 9 52, +C4<01000>;
v000001ff2f906490_0 .net *"_ivl_0", 1 0, L_000001ff2fad9580;  1 drivers
v000001ff2f9047d0_0 .net *"_ivl_2", 1 0, L_000001ff2fad8fe0;  1 drivers
L_000001ff2fad8fe0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fad9580 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f916bd0 .scope generate, "gen_neg_b[9]" "gen_neg_b[9]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78fdc0 .param/l "i" 0 9 52, +C4<01001>;
v000001ff2f906170_0 .net *"_ivl_0", 1 0, L_000001ff2fadb560;  1 drivers
v000001ff2f904870_0 .net *"_ivl_2", 1 0, L_000001ff2fad93a0;  1 drivers
L_000001ff2fad93a0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadb560 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9176c0 .scope generate, "gen_neg_b[10]" "gen_neg_b[10]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f790140 .param/l "i" 0 9 52, +C4<01010>;
v000001ff2f904230_0 .net *"_ivl_0", 1 0, L_000001ff2fada840;  1 drivers
v000001ff2f906850_0 .net *"_ivl_2", 1 0, L_000001ff2fadb1a0;  1 drivers
L_000001ff2fadb1a0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fada840 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f917b70 .scope generate, "gen_neg_b[11]" "gen_neg_b[11]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f480 .param/l "i" 0 9 52, +C4<01011>;
v000001ff2f904910_0 .net *"_ivl_0", 1 0, L_000001ff2fad9120;  1 drivers
v000001ff2f9049b0_0 .net *"_ivl_2", 1 0, L_000001ff2fada660;  1 drivers
L_000001ff2fada660 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fad9120 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9160e0 .scope generate, "gen_neg_b[12]" "gen_neg_b[12]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78fb40 .param/l "i" 0 9 52, +C4<01100>;
v000001ff2f905310_0 .net *"_ivl_0", 1 0, L_000001ff2fad9a80;  1 drivers
v000001ff2f905b30_0 .net *"_ivl_2", 1 0, L_000001ff2fadb4c0;  1 drivers
L_000001ff2fadb4c0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fad9a80 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f916a40 .scope generate, "gen_neg_b[13]" "gen_neg_b[13]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f7c0 .param/l "i" 0 9 52, +C4<01101>;
v000001ff2f904af0_0 .net *"_ivl_0", 1 0, L_000001ff2fadb600;  1 drivers
v000001ff2f9053b0_0 .net *"_ivl_2", 1 0, L_000001ff2fadad40;  1 drivers
L_000001ff2fadad40 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadb600 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f916590 .scope generate, "gen_neg_b[14]" "gen_neg_b[14]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f180 .param/l "i" 0 9 52, +C4<01110>;
v000001ff2f906210_0 .net *"_ivl_0", 1 0, L_000001ff2fadaa20;  1 drivers
v000001ff2f9058b0_0 .net *"_ivl_2", 1 0, L_000001ff2fada160;  1 drivers
L_000001ff2fada160 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadaa20 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f916270 .scope generate, "gen_neg_b[15]" "gen_neg_b[15]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f500 .param/l "i" 0 9 52, +C4<01111>;
v000001ff2f904b90_0 .net *"_ivl_0", 1 0, L_000001ff2fad94e0;  1 drivers
v000001ff2f904c30_0 .net *"_ivl_2", 1 0, L_000001ff2fada5c0;  1 drivers
L_000001ff2fada5c0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fad94e0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f916720 .scope generate, "gen_neg_b[16]" "gen_neg_b[16]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f840 .param/l "i" 0 9 52, +C4<010000>;
v000001ff2f905130_0 .net *"_ivl_0", 1 0, L_000001ff2fadb2e0;  1 drivers
v000001ff2f904cd0_0 .net *"_ivl_2", 1 0, L_000001ff2fadae80;  1 drivers
L_000001ff2fadae80 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadb2e0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9168b0 .scope generate, "gen_neg_b[17]" "gen_neg_b[17]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f9c0 .param/l "i" 0 9 52, +C4<010001>;
v000001ff2f9067b0_0 .net *"_ivl_0", 1 0, L_000001ff2fada020;  1 drivers
v000001ff2f904d70_0 .net *"_ivl_2", 1 0, L_000001ff2fadaac0;  1 drivers
L_000001ff2fadaac0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fada020 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f916ef0 .scope generate, "gen_neg_b[18]" "gen_neg_b[18]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78fb80 .param/l "i" 0 9 52, +C4<010010>;
v000001ff2f905450_0 .net *"_ivl_0", 1 0, L_000001ff2fadaf20;  1 drivers
v000001ff2f905bd0_0 .net *"_ivl_2", 1 0, L_000001ff2fad91c0;  1 drivers
L_000001ff2fad91c0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadaf20 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9199f0 .scope generate, "gen_neg_b[19]" "gen_neg_b[19]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f940 .param/l "i" 0 9 52, +C4<010011>;
v000001ff2f9054f0_0 .net *"_ivl_0", 1 0, L_000001ff2fadb100;  1 drivers
v000001ff2f9051d0_0 .net *"_ivl_2", 1 0, L_000001ff2fad9760;  1 drivers
L_000001ff2fad9760 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadb100 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f919220 .scope generate, "gen_neg_b[20]" "gen_neg_b[20]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f1c0 .param/l "i" 0 9 52, +C4<010100>;
v000001ff2f9059f0_0 .net *"_ivl_0", 1 0, L_000001ff2fada200;  1 drivers
v000001ff2f906030_0 .net *"_ivl_2", 1 0, L_000001ff2fad9800;  1 drivers
L_000001ff2fad9800 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fada200 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9188c0 .scope generate, "gen_neg_b[21]" "gen_neg_b[21]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f380 .param/l "i" 0 9 52, +C4<010101>;
v000001ff2f905c70_0 .net *"_ivl_0", 1 0, L_000001ff2fad9080;  1 drivers
v000001ff2f905d10_0 .net *"_ivl_2", 1 0, L_000001ff2fadaca0;  1 drivers
L_000001ff2fadaca0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fad9080 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f918d70 .scope generate, "gen_neg_b[22]" "gen_neg_b[22]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78fd80 .param/l "i" 0 9 52, +C4<010110>;
v000001ff2f905db0_0 .net *"_ivl_0", 1 0, L_000001ff2fad9d00;  1 drivers
v000001ff2f9062b0_0 .net *"_ivl_2", 1 0, L_000001ff2fadb380;  1 drivers
L_000001ff2fadb380 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fad9d00 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f918be0 .scope generate, "gen_neg_b[23]" "gen_neg_b[23]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78fa40 .param/l "i" 0 9 52, +C4<010111>;
v000001ff2f905e50_0 .net *"_ivl_0", 1 0, L_000001ff2fadb420;  1 drivers
v000001ff2f905ef0_0 .net *"_ivl_2", 1 0, L_000001ff2fad9bc0;  1 drivers
L_000001ff2fad9bc0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadb420 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f919090 .scope generate, "gen_neg_b[24]" "gen_neg_b[24]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f400 .param/l "i" 0 9 52, +C4<011000>;
v000001ff2f9063f0_0 .net *"_ivl_0", 1 0, L_000001ff2fada340;  1 drivers
v000001ff2f907430_0 .net *"_ivl_2", 1 0, L_000001ff2fad8ea0;  1 drivers
L_000001ff2fad8ea0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fada340 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f918a50 .scope generate, "gen_neg_b[25]" "gen_neg_b[25]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f5c0 .param/l "i" 0 9 52, +C4<011001>;
v000001ff2f906d50_0 .net *"_ivl_0", 1 0, L_000001ff2fadab60;  1 drivers
v000001ff2f908bf0_0 .net *"_ivl_2", 1 0, L_000001ff2fad9620;  1 drivers
L_000001ff2fad9620 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fadab60 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9193b0 .scope generate, "gen_neg_b[26]" "gen_neg_b[26]" 9 52, 9 52 0, S_000001ff2f902d30;
 .timescale 0 0;
P_000001ff2f78f440 .param/l "i" 0 9 52, +C4<011010>;
v000001ff2f907570_0 .net *"_ivl_0", 1 0, L_000001ff2fad9da0;  1 drivers
v000001ff2f9068f0_0 .net *"_ivl_2", 1 0, L_000001ff2fad98a0;  1 drivers
L_000001ff2fad98a0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fad9da0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f919b80 .scope autofunction.vec4.s54, "int_to_trit" "int_to_trit" 9 118, 9 118 0, S_000001ff2f902d30;
 .timescale 0 0;
; Variable int_to_trit is vec4 return value of scope S_000001ff2f919b80
v000001ff2f907d90_0 .var/i "j", 31 0;
v000001ff2f908150_0 .var/s "rem", 15 0;
v000001ff2f907610_0 .var "t", 53 0;
v000001ff2f906c10_0 .var/s "v", 15 0;
v000001ff2f907110_0 .var/s "val", 15 0;
TD_tb_ternary_cpu.dut.u_alu_a.int_to_trit ;
    %load/vec4 v000001ff2f907110_0;
    %store/vec4 v000001ff2f906c10_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f907d90_0, 0, 32;
T_11.66 ;
    %load/vec4 v000001ff2f907d90_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_11.67, 5;
    %load/vec4 v000001ff2f906c10_0;
    %pad/s 32;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %pad/s 16;
    %store/vec4 v000001ff2f908150_0, 0, 16;
    %load/vec4 v000001ff2f908150_0;
    %pad/s 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.68, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001ff2f907d90_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f907610_0, 4, 2;
    %load/vec4 v000001ff2f906c10_0;
    %pad/s 32;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %pad/s 16;
    %store/vec4 v000001ff2f906c10_0, 0, 16;
    %jmp T_11.69;
T_11.68 ;
    %load/vec4 v000001ff2f908150_0;
    %pad/s 32;
    %cmpi/e 1, 0, 32;
    %jmp/1 T_11.72, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ff2f908150_0;
    %pad/s 32;
    %cmpi/e 4294967294, 0, 32;
    %flag_or 4, 8;
T_11.72;
    %jmp/0xz  T_11.70, 4;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v000001ff2f907d90_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f907610_0, 4, 2;
    %load/vec4 v000001ff2f906c10_0;
    %pad/s 32;
    %subi 1, 0, 32;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %pad/s 16;
    %store/vec4 v000001ff2f906c10_0, 0, 16;
    %jmp T_11.71;
T_11.70 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v000001ff2f907d90_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f907610_0, 4, 2;
    %load/vec4 v000001ff2f906c10_0;
    %pad/s 32;
    %addi 1, 0, 32;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %pad/s 16;
    %store/vec4 v000001ff2f906c10_0, 0, 16;
T_11.71 ;
T_11.69 ;
    %load/vec4 v000001ff2f907d90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff2f907d90_0, 0, 32;
    %jmp T_11.66;
T_11.67 ;
    %load/vec4 v000001ff2f907610_0;
    %ret/vec4 0, 0, 54;  Assign to int_to_trit (store_vec4_to_lval)
    %end;
S_000001ff2f919d10 .scope autofunction.vec4.u16, "trit_to_int" "trit_to_int" 9 100, 9 100 0, S_000001ff2f902d30;
 .timescale 0 0;
v000001ff2f908790_0 .var/i "j", 31 0;
v000001ff2f9071b0_0 .var "t", 53 0;
; Variable trit_to_int is vec4 return value of scope S_000001ff2f919d10
v000001ff2f906a30_0 .var/s "val", 15 0;
TD_tb_ternary_cpu.dut.u_alu_a.trit_to_int ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ff2f906a30_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f908790_0, 0, 32;
T_12.73 ;
    %load/vec4 v000001ff2f908790_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_12.74, 5;
    %load/vec4 v000001ff2f9071b0_0;
    %load/vec4 v000001ff2f908790_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.75, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.76, 6;
    %load/vec4 v000001ff2f906a30_0;
    %store/vec4 v000001ff2f906a30_0, 0, 16;
    %jmp T_12.78;
T_12.75 ;
    %load/vec4 v000001ff2f906a30_0;
    %pad/s 32;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001ff2f908790_0;
    %pow/s;
    %add;
    %pad/s 16;
    %store/vec4 v000001ff2f906a30_0, 0, 16;
    %jmp T_12.78;
T_12.76 ;
    %load/vec4 v000001ff2f906a30_0;
    %pad/s 32;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001ff2f908790_0;
    %pow/s;
    %sub;
    %pad/s 16;
    %store/vec4 v000001ff2f906a30_0, 0, 16;
    %jmp T_12.78;
T_12.78 ;
    %pop/vec4 1;
    %load/vec4 v000001ff2f908790_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff2f908790_0, 0, 32;
    %jmp T_12.73;
T_12.74 ;
    %load/vec4 v000001ff2f906a30_0;
    %ret/vec4 0, 0, 16;  Assign to trit_to_int (store_vec4_to_lval)
    %end;
S_000001ff2f918f00 .scope module, "u_adder" "ternary_adder_8trit_cla" 9 63, 6 22 0, S_000001ff2f902d30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f909230_0 .net "a", 15 0, L_000001ff2fae6aa0;  1 drivers
v000001ff2f909c30_0 .net "b", 15 0, L_000001ff2fae6780;  1 drivers
v000001ff2f909cd0_0 .net "cin", 1 0, L_000001ff2fa70ba8;  alias, 1 drivers
v000001ff2f9094b0_0 .net "cout", 1 0, L_000001ff2fae60a0;  alias, 1 drivers
v000001ff2f909550_0 .net "sum", 15 0, L_000001ff2fae5920;  1 drivers
S_000001ff2f919ea0 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_000001ff2f918f00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_000001ff2f78fac0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_000001ff2f840610 .functor BUFZ 2, L_000001ff2fa70ba8, C4<00>, C4<00>, C4<00>;
v000001ff2f908b50_0 .net *"_ivl_61", 1 0, L_000001ff2f840610;  1 drivers
v000001ff2f90b710_0 .net "a", 15 0, L_000001ff2fae6aa0;  alias, 1 drivers
v000001ff2f90b850_0 .net "b", 15 0, L_000001ff2fae6780;  alias, 1 drivers
v000001ff2f90a4f0_0 .net "carry", 17 0, L_000001ff2fae56a0;  1 drivers
v000001ff2f909690_0 .net "cin", 1 0, L_000001ff2fa70ba8;  alias, 1 drivers
v000001ff2f90b030_0 .net "cout", 1 0, L_000001ff2fae60a0;  alias, 1 drivers
v000001ff2f90aa90_0 .net "sum", 15 0, L_000001ff2fae5920;  alias, 1 drivers
L_000001ff2fae4160 .part L_000001ff2fae6aa0, 0, 2;
L_000001ff2fae4660 .part L_000001ff2fae6780, 0, 2;
L_000001ff2fae47a0 .part L_000001ff2fae56a0, 0, 2;
L_000001ff2fae3580 .part L_000001ff2fae6aa0, 2, 2;
L_000001ff2fae48e0 .part L_000001ff2fae6780, 2, 2;
L_000001ff2fae3a80 .part L_000001ff2fae56a0, 2, 2;
L_000001ff2fae33a0 .part L_000001ff2fae6aa0, 4, 2;
L_000001ff2fae5060 .part L_000001ff2fae6780, 4, 2;
L_000001ff2fae3b20 .part L_000001ff2fae56a0, 4, 2;
L_000001ff2fae31c0 .part L_000001ff2fae6aa0, 6, 2;
L_000001ff2fae3d00 .part L_000001ff2fae6780, 6, 2;
L_000001ff2fae3da0 .part L_000001ff2fae56a0, 6, 2;
L_000001ff2fae4ac0 .part L_000001ff2fae6aa0, 8, 2;
L_000001ff2fae45c0 .part L_000001ff2fae6780, 8, 2;
L_000001ff2fae38a0 .part L_000001ff2fae56a0, 8, 2;
L_000001ff2fae4c00 .part L_000001ff2fae6aa0, 10, 2;
L_000001ff2fae3620 .part L_000001ff2fae6780, 10, 2;
L_000001ff2fae3260 .part L_000001ff2fae56a0, 10, 2;
L_000001ff2fae36c0 .part L_000001ff2fae6aa0, 12, 2;
L_000001ff2fae3bc0 .part L_000001ff2fae6780, 12, 2;
L_000001ff2fae4d40 .part L_000001ff2fae56a0, 12, 2;
L_000001ff2fae79a0 .part L_000001ff2fae6aa0, 14, 2;
L_000001ff2fae6e60 .part L_000001ff2fae6780, 14, 2;
L_000001ff2fae6500 .part L_000001ff2fae56a0, 14, 2;
LS_000001ff2fae5920_0_0 .concat8 [ 2 2 2 2], L_000001ff2fae3f80, L_000001ff2fae4520, L_000001ff2fae39e0, L_000001ff2fae3080;
LS_000001ff2fae5920_0_4 .concat8 [ 2 2 2 2], L_000001ff2fae5240, L_000001ff2fae4980, L_000001ff2fae3800, L_000001ff2fae51a0;
L_000001ff2fae5920 .concat8 [ 8 8 0 0], LS_000001ff2fae5920_0_0, LS_000001ff2fae5920_0_4;
LS_000001ff2fae56a0_0_0 .concat8 [ 2 2 2 2], L_000001ff2f840610, L_000001ff2fae4480, L_000001ff2fae5600, L_000001ff2fae4fc0;
LS_000001ff2fae56a0_0_4 .concat8 [ 2 2 2 2], L_000001ff2fae4ca0, L_000001ff2fae43e0, L_000001ff2fae4700, L_000001ff2fae3ee0;
LS_000001ff2fae56a0_0_8 .concat8 [ 2 0 0 0], L_000001ff2fae4de0;
L_000001ff2fae56a0 .concat8 [ 8 8 2 0], LS_000001ff2fae56a0_0_0, LS_000001ff2fae56a0_0_4, LS_000001ff2fae56a0_0_8;
L_000001ff2fae60a0 .part L_000001ff2fae56a0, 16, 2;
S_000001ff2f919540 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_000001ff2f919ea0;
 .timescale 0 0;
P_000001ff2f78fc00 .param/l "i" 0 7 25, +C4<00>;
S_000001ff2f9196d0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f919540;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f907750_0 .net "a", 1 0, L_000001ff2fae4160;  1 drivers
v000001ff2f906b70_0 .net "b", 1 0, L_000001ff2fae4660;  1 drivers
v000001ff2f907250_0 .net "cin", 1 0, L_000001ff2fae47a0;  1 drivers
v000001ff2f9076b0_0 .net "cout", 1 0, L_000001ff2fae4480;  1 drivers
v000001ff2f9072f0_0 .net "result", 3 0, L_000001ff2fae40c0;  1 drivers
v000001ff2f908d30_0 .net "sum", 1 0, L_000001ff2fae3f80;  1 drivers
L_000001ff2fae40c0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fae4160, L_000001ff2fae4660, L_000001ff2fae47a0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fae4480 .part L_000001ff2fae40c0, 2, 2;
L_000001ff2fae3f80 .part L_000001ff2fae40c0, 0, 2;
S_000001ff2f919860 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_000001ff2f919ea0;
 .timescale 0 0;
P_000001ff2f78fc40 .param/l "i" 0 7 25, +C4<01>;
S_000001ff2f9180f0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f919860;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f906cb0_0 .net "a", 1 0, L_000001ff2fae3580;  1 drivers
v000001ff2f908510_0 .net "b", 1 0, L_000001ff2fae48e0;  1 drivers
v000001ff2f906df0_0 .net "cin", 1 0, L_000001ff2fae3a80;  1 drivers
v000001ff2f908dd0_0 .net "cout", 1 0, L_000001ff2fae5600;  1 drivers
v000001ff2f9077f0_0 .net "result", 3 0, L_000001ff2fae42a0;  1 drivers
v000001ff2f908fb0_0 .net "sum", 1 0, L_000001ff2fae4520;  1 drivers
L_000001ff2fae42a0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fae3580, L_000001ff2fae48e0, L_000001ff2fae3a80 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fae5600 .part L_000001ff2fae42a0, 2, 2;
L_000001ff2fae4520 .part L_000001ff2fae42a0, 0, 2;
S_000001ff2f918280 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_000001ff2f919ea0;
 .timescale 0 0;
P_000001ff2f78f4c0 .param/l "i" 0 7 25, +C4<010>;
S_000001ff2f918410 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f918280;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f908e70_0 .net "a", 1 0, L_000001ff2fae33a0;  1 drivers
v000001ff2f906e90_0 .net "b", 1 0, L_000001ff2fae5060;  1 drivers
v000001ff2f908f10_0 .net "cin", 1 0, L_000001ff2fae3b20;  1 drivers
v000001ff2f907930_0 .net "cout", 1 0, L_000001ff2fae4fc0;  1 drivers
v000001ff2f906f30_0 .net "result", 3 0, L_000001ff2fae2fe0;  1 drivers
v000001ff2f907a70_0 .net "sum", 1 0, L_000001ff2fae39e0;  1 drivers
L_000001ff2fae2fe0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fae33a0, L_000001ff2fae5060, L_000001ff2fae3b20 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fae4fc0 .part L_000001ff2fae2fe0, 2, 2;
L_000001ff2fae39e0 .part L_000001ff2fae2fe0, 0, 2;
S_000001ff2f9185a0 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_000001ff2f919ea0;
 .timescale 0 0;
P_000001ff2f78fe00 .param/l "i" 0 7 25, +C4<011>;
S_000001ff2f918730 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9185a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f908010_0 .net "a", 1 0, L_000001ff2fae31c0;  1 drivers
v000001ff2f908830_0 .net "b", 1 0, L_000001ff2fae3d00;  1 drivers
v000001ff2f907890_0 .net "cin", 1 0, L_000001ff2fae3da0;  1 drivers
v000001ff2f909050_0 .net "cout", 1 0, L_000001ff2fae4ca0;  1 drivers
v000001ff2f906ad0_0 .net "result", 3 0, L_000001ff2fae4340;  1 drivers
v000001ff2f9079d0_0 .net "sum", 1 0, L_000001ff2fae3080;  1 drivers
L_000001ff2fae4340 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fae31c0, L_000001ff2fae3d00, L_000001ff2fae3da0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fae4ca0 .part L_000001ff2fae4340, 2, 2;
L_000001ff2fae3080 .part L_000001ff2fae4340, 0, 2;
S_000001ff2f91b230 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_000001ff2f919ea0;
 .timescale 0 0;
P_000001ff2f7904c0 .param/l "i" 0 7 25, +C4<0100>;
S_000001ff2f91bb90 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f91b230;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9080b0_0 .net "a", 1 0, L_000001ff2fae4ac0;  1 drivers
v000001ff2f9081f0_0 .net "b", 1 0, L_000001ff2fae45c0;  1 drivers
v000001ff2f906fd0_0 .net "cin", 1 0, L_000001ff2fae38a0;  1 drivers
v000001ff2f906990_0 .net "cout", 1 0, L_000001ff2fae43e0;  1 drivers
v000001ff2f908290_0 .net "result", 3 0, L_000001ff2fae3120;  1 drivers
v000001ff2f907cf0_0 .net "sum", 1 0, L_000001ff2fae5240;  1 drivers
L_000001ff2fae3120 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fae4ac0, L_000001ff2fae45c0, L_000001ff2fae38a0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fae43e0 .part L_000001ff2fae3120, 2, 2;
L_000001ff2fae5240 .part L_000001ff2fae3120, 0, 2;
S_000001ff2f91abf0 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_000001ff2f919ea0;
 .timescale 0 0;
P_000001ff2f790240 .param/l "i" 0 7 25, +C4<0101>;
S_000001ff2f91a290 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f91abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f907b10_0 .net "a", 1 0, L_000001ff2fae4c00;  1 drivers
v000001ff2f907070_0 .net "b", 1 0, L_000001ff2fae3620;  1 drivers
v000001ff2f907bb0_0 .net "cin", 1 0, L_000001ff2fae3260;  1 drivers
v000001ff2f907390_0 .net "cout", 1 0, L_000001ff2fae4700;  1 drivers
v000001ff2f9088d0_0 .net "result", 3 0, L_000001ff2fae5100;  1 drivers
v000001ff2f908970_0 .net "sum", 1 0, L_000001ff2fae4980;  1 drivers
L_000001ff2fae5100 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fae4c00, L_000001ff2fae3620, L_000001ff2fae3260 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fae4700 .part L_000001ff2fae5100, 2, 2;
L_000001ff2fae4980 .part L_000001ff2fae5100, 0, 2;
S_000001ff2f91beb0 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_000001ff2f919ea0;
 .timescale 0 0;
P_000001ff2f7903c0 .param/l "i" 0 7 25, +C4<0110>;
S_000001ff2f91ad80 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f91beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f908a10_0 .net "a", 1 0, L_000001ff2fae36c0;  1 drivers
v000001ff2f907c50_0 .net "b", 1 0, L_000001ff2fae3bc0;  1 drivers
v000001ff2f907e30_0 .net "cin", 1 0, L_000001ff2fae4d40;  1 drivers
v000001ff2f907ed0_0 .net "cout", 1 0, L_000001ff2fae3ee0;  1 drivers
v000001ff2f908330_0 .net "result", 3 0, L_000001ff2fae34e0;  1 drivers
v000001ff2f9083d0_0 .net "sum", 1 0, L_000001ff2fae3800;  1 drivers
L_000001ff2fae34e0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fae36c0, L_000001ff2fae3bc0, L_000001ff2fae4d40 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fae3ee0 .part L_000001ff2fae34e0, 2, 2;
L_000001ff2fae3800 .part L_000001ff2fae34e0, 0, 2;
S_000001ff2f91a420 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_000001ff2f919ea0;
 .timescale 0 0;
P_000001ff2f790b00 .param/l "i" 0 7 25, +C4<0111>;
S_000001ff2f91b3c0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f91a420;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f907f70_0 .net "a", 1 0, L_000001ff2fae79a0;  1 drivers
v000001ff2f9085b0_0 .net "b", 1 0, L_000001ff2fae6e60;  1 drivers
v000001ff2f908ab0_0 .net "cin", 1 0, L_000001ff2fae6500;  1 drivers
v000001ff2f908470_0 .net "cout", 1 0, L_000001ff2fae4de0;  1 drivers
v000001ff2f908650_0 .net "result", 3 0, L_000001ff2fae3760;  1 drivers
v000001ff2f9086f0_0 .net "sum", 1 0, L_000001ff2fae51a0;  1 drivers
L_000001ff2fae3760 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fae79a0, L_000001ff2fae6e60, L_000001ff2fae6500 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fae4de0 .part L_000001ff2fae3760, 2, 2;
L_000001ff2fae51a0 .part L_000001ff2fae3760, 0, 2;
S_000001ff2f91b550 .scope module, "u_alu_b" "ternary_alu" 5 666, 9 14 0, S_000001ff2f8fbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 54 "a";
    .port_info 1 /INPUT 54 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 54 "result";
    .port_info 4 /OUTPUT 2 "carry";
    .port_info 5 /OUTPUT 1 "zero_flag";
    .port_info 6 /OUTPUT 1 "neg_flag";
P_000001ff2f16ecd0 .param/l "OP_ADD" 1 9 29, C4<000>;
P_000001ff2f16ed08 .param/l "OP_MAX" 1 9 33, C4<100>;
P_000001ff2f16ed40 .param/l "OP_MIN" 1 9 32, C4<011>;
P_000001ff2f16ed78 .param/l "OP_MUL" 1 9 36, C4<111>;
P_000001ff2f16edb0 .param/l "OP_NEG" 1 9 31, C4<010>;
P_000001ff2f16ede8 .param/l "OP_SHL" 1 9 34, C4<101>;
P_000001ff2f16ee20 .param/l "OP_SHR" 1 9 35, C4<110>;
P_000001ff2f16ee58 .param/l "OP_SUB" 1 9 30, C4<001>;
P_000001ff2f16ee90 .param/l "WIDTH" 0 9 17, +C4<00000000000000000000000000011011>;
L_000001ff2f840b50 .functor OR 1, L_000001ff2fad2a00, L_000001ff2fad2000, C4<0>, C4<0>;
L_000001ff2f840220 .functor BUFZ 1, v000001ff2f928970_0, C4<0>, C4<0>, C4<0>;
L_000001ff2fa70e30 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ff2f928d30_0 .net/2u *"_ivl_386", 2 0, L_000001ff2fa70e30;  1 drivers
v000001ff2f92a130_0 .net *"_ivl_388", 0 0, L_000001ff2fad1c40;  1 drivers
v000001ff2f92ad10_0 .net *"_ivl_390", 53 0, L_000001ff2fad1920;  1 drivers
L_000001ff2fa70e78 .functor BUFT 1, C4<00000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff2f928ab0_0 .net *"_ivl_397", 37 0, L_000001ff2fa70e78;  1 drivers
v000001ff2f9299b0_0 .net *"_ivl_402", 51 0, L_000001ff2fad1ec0;  1 drivers
v000001ff2f92ae50_0 .net *"_ivl_406", 51 0, L_000001ff2fad2140;  1 drivers
L_000001ff2fa70f08 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ff2f9295f0_0 .net/2u *"_ivl_409", 2 0, L_000001ff2fa70f08;  1 drivers
v000001ff2f92af90_0 .net *"_ivl_411", 0 0, L_000001ff2fad2a00;  1 drivers
L_000001ff2fa70f50 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ff2f9290f0_0 .net/2u *"_ivl_413", 2 0, L_000001ff2fa70f50;  1 drivers
v000001ff2f928dd0_0 .net *"_ivl_415", 0 0, L_000001ff2fad2000;  1 drivers
v000001ff2f92a810_0 .net *"_ivl_418", 0 0, L_000001ff2f840b50;  1 drivers
L_000001ff2fa70f98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f92ac70_0 .net/2u *"_ivl_419", 1 0, L_000001ff2fa70f98;  1 drivers
v000001ff2f92a270_0 .net *"_ivl_426", 1 0, L_000001ff2fad3720;  1 drivers
L_000001ff2fa70fe0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ff2f9297d0_0 .net/2u *"_ivl_427", 1 0, L_000001ff2fa70fe0;  1 drivers
v000001ff2f928b50_0 .net "a", 53 0, v000001ff2f94f2d0_0;  1 drivers
v000001ff2f928f10_0 .net "add_carry", 1 0, L_000001ff2fad3400;  1 drivers
v000001ff2f929410_0 .net "add_result", 53 0, L_000001ff2fad1e20;  1 drivers
v000001ff2f928970_0 .var "all_zero", 0 0;
v000001ff2f929370_0 .net "b", 53 0, v000001ff2f94ebf0_0;  1 drivers
v000001ff2f92a950_0 .net "b_negated", 53 0, L_000001ff2faea2e0;  1 drivers
v000001ff2f92aef0_0 .net "carry", 1 0, L_000001ff2fad3ae0;  alias, 1 drivers
L_000001ff2fa70de8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f928e70_0 .net "const_zero_trit", 1 0, L_000001ff2fa70de8;  1 drivers
v000001ff2f92a9f0_0 .net "max_result", 53 0, L_000001ff2faef9c0;  1 drivers
v000001ff2f929870_0 .net "min_result", 53 0, L_000001ff2faf1360;  1 drivers
v000001ff2f928fb0_0 .var/s "mul_a_int", 15 0;
v000001ff2f929f50_0 .var/s "mul_b_int", 15 0;
v000001ff2f92aa90_0 .var/s "mul_product", 15 0;
v000001ff2f929230_0 .var "mul_result", 53 0;
v000001ff2f92a590_0 .net "neg_flag", 0 0, L_000001ff2fad2aa0;  alias, 1 drivers
v000001ff2f929a50_0 .net "neg_result", 53 0, L_000001ff2faefd80;  1 drivers
v000001ff2f928a10_0 .net "op", 2 0, v000001ff2f951a30_0;  1 drivers
v000001ff2f92adb0_0 .var "result", 53 0;
L_000001ff2fa70ec0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f929730_0 .net "shift_insert", 1 0, L_000001ff2fa70ec0;  1 drivers
v000001ff2f92b030_0 .net "shl_result", 53 0, L_000001ff2fad3540;  1 drivers
v000001ff2f929af0_0 .net "shr_result", 53 0, L_000001ff2fad35e0;  1 drivers
v000001ff2f929910_0 .net "zero_flag", 0 0, L_000001ff2f840220;  alias, 1 drivers
E_000001ff2f790b80 .event anyedge, v000001ff2f92adb0_0;
E_000001ff2f790d40/0 .event anyedge, v000001ff2f928a10_0, v000001ff2f929410_0, v000001ff2f929a50_0, v000001ff2f929870_0;
E_000001ff2f790d40/1 .event anyedge, v000001ff2f92a9f0_0, v000001ff2f92b030_0, v000001ff2f929af0_0, v000001ff2f929230_0;
E_000001ff2f790d40 .event/or E_000001ff2f790d40/0, E_000001ff2f790d40/1;
E_000001ff2f790200 .event anyedge, v000001ff2f928b50_0, v000001ff2f929370_0;
L_000001ff2fae7ae0 .part v000001ff2f94ebf0_0, 0, 2;
L_000001ff2fae6280 .part v000001ff2f94ebf0_0, 2, 2;
L_000001ff2fae7720 .part v000001ff2f94ebf0_0, 4, 2;
L_000001ff2fae7a40 .part v000001ff2f94ebf0_0, 6, 2;
L_000001ff2fae6640 .part v000001ff2f94ebf0_0, 8, 2;
L_000001ff2fae7180 .part v000001ff2f94ebf0_0, 10, 2;
L_000001ff2fae6fa0 .part v000001ff2f94ebf0_0, 12, 2;
L_000001ff2fae7220 .part v000001ff2f94ebf0_0, 14, 2;
L_000001ff2fae68c0 .part v000001ff2f94ebf0_0, 16, 2;
L_000001ff2fae5b00 .part v000001ff2f94ebf0_0, 18, 2;
L_000001ff2fae75e0 .part v000001ff2f94ebf0_0, 20, 2;
L_000001ff2fae7860 .part v000001ff2f94ebf0_0, 22, 2;
L_000001ff2fae6140 .part v000001ff2f94ebf0_0, 24, 2;
L_000001ff2fae6960 .part v000001ff2f94ebf0_0, 26, 2;
L_000001ff2fae5a60 .part v000001ff2f94ebf0_0, 28, 2;
L_000001ff2fae7900 .part v000001ff2f94ebf0_0, 30, 2;
L_000001ff2fae5740 .part v000001ff2f94ebf0_0, 32, 2;
L_000001ff2fae61e0 .part v000001ff2f94ebf0_0, 34, 2;
L_000001ff2fae6000 .part v000001ff2f94ebf0_0, 36, 2;
L_000001ff2fae6320 .part v000001ff2f94ebf0_0, 38, 2;
L_000001ff2fae5e20 .part v000001ff2f94ebf0_0, 40, 2;
L_000001ff2fae5ec0 .part v000001ff2f94ebf0_0, 42, 2;
L_000001ff2fae8b20 .part v000001ff2f94ebf0_0, 44, 2;
L_000001ff2faea420 .part v000001ff2f94ebf0_0, 46, 2;
L_000001ff2faea4c0 .part v000001ff2f94ebf0_0, 48, 2;
L_000001ff2faea560 .part v000001ff2f94ebf0_0, 50, 2;
LS_000001ff2faea2e0_0_0 .concat8 [ 2 2 2 2], L_000001ff2fae66e0, L_000001ff2fae7040, L_000001ff2fae7b80, L_000001ff2fae72c0;
LS_000001ff2faea2e0_0_4 .concat8 [ 2 2 2 2], L_000001ff2fae7cc0, L_000001ff2fae6c80, L_000001ff2fae6a00, L_000001ff2fae77c0;
LS_000001ff2faea2e0_0_8 .concat8 [ 2 2 2 2], L_000001ff2fae7360, L_000001ff2fae7d60, L_000001ff2fae5c40, L_000001ff2fae7400;
LS_000001ff2faea2e0_0_12 .concat8 [ 2 2 2 2], L_000001ff2fae6d20, L_000001ff2fae59c0, L_000001ff2fae5ce0, L_000001ff2fae7e00;
LS_000001ff2faea2e0_0_16 .concat8 [ 2 2 2 2], L_000001ff2fae5880, L_000001ff2fae5ba0, L_000001ff2fae5d80, L_000001ff2fae6dc0;
LS_000001ff2faea2e0_0_20 .concat8 [ 2 2 2 2], L_000001ff2fae6820, L_000001ff2fae63c0, L_000001ff2fae8bc0, L_000001ff2fae90c0;
LS_000001ff2faea2e0_0_24 .concat8 [ 2 2 2 0], L_000001ff2fae8c60, L_000001ff2fae9ca0, L_000001ff2fae9c00;
LS_000001ff2faea2e0_1_0 .concat8 [ 8 8 8 8], LS_000001ff2faea2e0_0_0, LS_000001ff2faea2e0_0_4, LS_000001ff2faea2e0_0_8, LS_000001ff2faea2e0_0_12;
LS_000001ff2faea2e0_1_4 .concat8 [ 8 8 6 0], LS_000001ff2faea2e0_0_16, LS_000001ff2faea2e0_0_20, LS_000001ff2faea2e0_0_24;
L_000001ff2faea2e0 .concat8 [ 32 22 0 0], LS_000001ff2faea2e0_1_0, LS_000001ff2faea2e0_1_4;
L_000001ff2fae8120 .part v000001ff2f94ebf0_0, 52, 2;
L_000001ff2fae7ea0 .part v000001ff2f94f2d0_0, 0, 2;
L_000001ff2fae8260 .part v000001ff2f94f2d0_0, 0, 2;
L_000001ff2fae9a20 .part v000001ff2f94ebf0_0, 0, 2;
L_000001ff2fae88a0 .part v000001ff2f94f2d0_0, 0, 2;
L_000001ff2fae9160 .part v000001ff2f94ebf0_0, 0, 2;
L_000001ff2fae9ac0 .part v000001ff2f94f2d0_0, 2, 2;
L_000001ff2fae81c0 .part v000001ff2f94f2d0_0, 2, 2;
L_000001ff2fae7f40 .part v000001ff2f94ebf0_0, 2, 2;
L_000001ff2fae9200 .part v000001ff2f94f2d0_0, 2, 2;
L_000001ff2fae9b60 .part v000001ff2f94ebf0_0, 2, 2;
L_000001ff2fae9480 .part v000001ff2f94f2d0_0, 4, 2;
L_000001ff2fae8300 .part v000001ff2f94f2d0_0, 4, 2;
L_000001ff2faea600 .part v000001ff2f94ebf0_0, 4, 2;
L_000001ff2fae7fe0 .part v000001ff2f94f2d0_0, 4, 2;
L_000001ff2fae8440 .part v000001ff2f94ebf0_0, 4, 2;
L_000001ff2fae8da0 .part v000001ff2f94f2d0_0, 6, 2;
L_000001ff2fae92a0 .part v000001ff2f94f2d0_0, 6, 2;
L_000001ff2fae8080 .part v000001ff2f94ebf0_0, 6, 2;
L_000001ff2fae8e40 .part v000001ff2f94f2d0_0, 6, 2;
L_000001ff2fae9660 .part v000001ff2f94ebf0_0, 6, 2;
L_000001ff2fae8800 .part v000001ff2f94f2d0_0, 8, 2;
L_000001ff2fae9e80 .part v000001ff2f94f2d0_0, 8, 2;
L_000001ff2fae9de0 .part v000001ff2f94ebf0_0, 8, 2;
L_000001ff2fae93e0 .part v000001ff2f94f2d0_0, 8, 2;
L_000001ff2fae84e0 .part v000001ff2f94ebf0_0, 8, 2;
L_000001ff2fae8580 .part v000001ff2f94f2d0_0, 10, 2;
L_000001ff2fae9840 .part v000001ff2f94f2d0_0, 10, 2;
L_000001ff2fae9700 .part v000001ff2f94ebf0_0, 10, 2;
L_000001ff2fae97a0 .part v000001ff2f94f2d0_0, 10, 2;
L_000001ff2fae98e0 .part v000001ff2f94ebf0_0, 10, 2;
L_000001ff2fae9980 .part v000001ff2f94f2d0_0, 12, 2;
L_000001ff2fae8620 .part v000001ff2f94f2d0_0, 12, 2;
L_000001ff2fae86c0 .part v000001ff2f94ebf0_0, 12, 2;
L_000001ff2faebf00 .part v000001ff2f94f2d0_0, 12, 2;
L_000001ff2faec720 .part v000001ff2f94ebf0_0, 12, 2;
L_000001ff2faec220 .part v000001ff2f94f2d0_0, 14, 2;
L_000001ff2faeaa60 .part v000001ff2f94f2d0_0, 14, 2;
L_000001ff2faeb500 .part v000001ff2f94ebf0_0, 14, 2;
L_000001ff2faeace0 .part v000001ff2f94f2d0_0, 14, 2;
L_000001ff2faecd60 .part v000001ff2f94ebf0_0, 14, 2;
L_000001ff2faeac40 .part v000001ff2f94f2d0_0, 16, 2;
L_000001ff2faeb820 .part v000001ff2f94f2d0_0, 16, 2;
L_000001ff2faecb80 .part v000001ff2f94ebf0_0, 16, 2;
L_000001ff2faec360 .part v000001ff2f94f2d0_0, 16, 2;
L_000001ff2faeb320 .part v000001ff2f94ebf0_0, 16, 2;
L_000001ff2faeb140 .part v000001ff2f94f2d0_0, 18, 2;
L_000001ff2faebaa0 .part v000001ff2f94f2d0_0, 18, 2;
L_000001ff2faece00 .part v000001ff2f94ebf0_0, 18, 2;
L_000001ff2faea6a0 .part v000001ff2f94f2d0_0, 18, 2;
L_000001ff2faea740 .part v000001ff2f94ebf0_0, 18, 2;
L_000001ff2faeaba0 .part v000001ff2f94f2d0_0, 20, 2;
L_000001ff2faeca40 .part v000001ff2f94f2d0_0, 20, 2;
L_000001ff2faeaec0 .part v000001ff2f94ebf0_0, 20, 2;
L_000001ff2faec4a0 .part v000001ff2f94f2d0_0, 20, 2;
L_000001ff2faec540 .part v000001ff2f94ebf0_0, 20, 2;
L_000001ff2faec040 .part v000001ff2f94f2d0_0, 22, 2;
L_000001ff2faec9a0 .part v000001ff2f94f2d0_0, 22, 2;
L_000001ff2faebc80 .part v000001ff2f94ebf0_0, 22, 2;
L_000001ff2faea920 .part v000001ff2f94f2d0_0, 22, 2;
L_000001ff2faeaf60 .part v000001ff2f94ebf0_0, 22, 2;
L_000001ff2faeb1e0 .part v000001ff2f94f2d0_0, 24, 2;
L_000001ff2faeccc0 .part v000001ff2f94f2d0_0, 24, 2;
L_000001ff2faeb8c0 .part v000001ff2f94ebf0_0, 24, 2;
L_000001ff2faec680 .part v000001ff2f94f2d0_0, 24, 2;
L_000001ff2faeb960 .part v000001ff2f94ebf0_0, 24, 2;
L_000001ff2faea9c0 .part v000001ff2f94f2d0_0, 26, 2;
L_000001ff2faeb0a0 .part v000001ff2f94f2d0_0, 26, 2;
L_000001ff2faeb3c0 .part v000001ff2f94ebf0_0, 26, 2;
L_000001ff2faec5e0 .part v000001ff2f94f2d0_0, 26, 2;
L_000001ff2faeb6e0 .part v000001ff2f94ebf0_0, 26, 2;
L_000001ff2faebb40 .part v000001ff2f94f2d0_0, 28, 2;
L_000001ff2faebd20 .part v000001ff2f94f2d0_0, 28, 2;
L_000001ff2faebdc0 .part v000001ff2f94ebf0_0, 28, 2;
L_000001ff2faee0c0 .part v000001ff2f94f2d0_0, 28, 2;
L_000001ff2faee7a0 .part v000001ff2f94ebf0_0, 28, 2;
L_000001ff2faee980 .part v000001ff2f94f2d0_0, 30, 2;
L_000001ff2faee520 .part v000001ff2f94f2d0_0, 30, 2;
L_000001ff2faecea0 .part v000001ff2f94ebf0_0, 30, 2;
L_000001ff2faeeac0 .part v000001ff2f94f2d0_0, 30, 2;
L_000001ff2faed300 .part v000001ff2f94ebf0_0, 30, 2;
L_000001ff2faeefc0 .part v000001ff2f94f2d0_0, 32, 2;
L_000001ff2faed800 .part v000001ff2f94f2d0_0, 32, 2;
L_000001ff2faee3e0 .part v000001ff2f94ebf0_0, 32, 2;
L_000001ff2faef600 .part v000001ff2f94f2d0_0, 32, 2;
L_000001ff2faee020 .part v000001ff2f94ebf0_0, 32, 2;
L_000001ff2faeeca0 .part v000001ff2f94f2d0_0, 34, 2;
L_000001ff2faee480 .part v000001ff2f94f2d0_0, 34, 2;
L_000001ff2faedda0 .part v000001ff2f94ebf0_0, 34, 2;
L_000001ff2faed8a0 .part v000001ff2f94f2d0_0, 34, 2;
L_000001ff2faeda80 .part v000001ff2f94ebf0_0, 34, 2;
L_000001ff2faecf40 .part v000001ff2f94f2d0_0, 36, 2;
L_000001ff2faee5c0 .part v000001ff2f94f2d0_0, 36, 2;
L_000001ff2faef060 .part v000001ff2f94ebf0_0, 36, 2;
L_000001ff2faed440 .part v000001ff2f94f2d0_0, 36, 2;
L_000001ff2faeeb60 .part v000001ff2f94ebf0_0, 36, 2;
L_000001ff2faed080 .part v000001ff2f94f2d0_0, 38, 2;
L_000001ff2faee160 .part v000001ff2f94f2d0_0, 38, 2;
L_000001ff2faef1a0 .part v000001ff2f94ebf0_0, 38, 2;
L_000001ff2faee200 .part v000001ff2f94f2d0_0, 38, 2;
L_000001ff2faef240 .part v000001ff2f94ebf0_0, 38, 2;
L_000001ff2faed580 .part v000001ff2f94f2d0_0, 40, 2;
L_000001ff2faed940 .part v000001ff2f94f2d0_0, 40, 2;
L_000001ff2faed260 .part v000001ff2f94ebf0_0, 40, 2;
L_000001ff2faef560 .part v000001ff2f94f2d0_0, 40, 2;
L_000001ff2faee700 .part v000001ff2f94ebf0_0, 40, 2;
L_000001ff2faeede0 .part v000001ff2f94f2d0_0, 42, 2;
L_000001ff2faedbc0 .part v000001ff2f94f2d0_0, 42, 2;
L_000001ff2faef380 .part v000001ff2f94ebf0_0, 42, 2;
L_000001ff2faef420 .part v000001ff2f94f2d0_0, 42, 2;
L_000001ff2faedf80 .part v000001ff2f94ebf0_0, 42, 2;
L_000001ff2faed3a0 .part v000001ff2f94f2d0_0, 44, 2;
L_000001ff2faed6c0 .part v000001ff2f94f2d0_0, 44, 2;
L_000001ff2faed9e0 .part v000001ff2f94ebf0_0, 44, 2;
L_000001ff2faefa60 .part v000001ff2f94f2d0_0, 44, 2;
L_000001ff2faf0b40 .part v000001ff2f94ebf0_0, 44, 2;
L_000001ff2faf0320 .part v000001ff2f94f2d0_0, 46, 2;
L_000001ff2faf06e0 .part v000001ff2f94f2d0_0, 46, 2;
L_000001ff2faefba0 .part v000001ff2f94ebf0_0, 46, 2;
L_000001ff2faf0460 .part v000001ff2f94f2d0_0, 46, 2;
L_000001ff2faf0140 .part v000001ff2f94ebf0_0, 46, 2;
L_000001ff2faef740 .part v000001ff2f94f2d0_0, 48, 2;
L_000001ff2faf01e0 .part v000001ff2f94f2d0_0, 48, 2;
L_000001ff2faef880 .part v000001ff2f94ebf0_0, 48, 2;
L_000001ff2faefc40 .part v000001ff2f94f2d0_0, 48, 2;
L_000001ff2faefb00 .part v000001ff2f94ebf0_0, 48, 2;
L_000001ff2faef920 .part v000001ff2f94f2d0_0, 50, 2;
L_000001ff2faefe20 .part v000001ff2f94f2d0_0, 50, 2;
L_000001ff2faf1400 .part v000001ff2f94ebf0_0, 50, 2;
L_000001ff2faf0640 .part v000001ff2f94f2d0_0, 50, 2;
L_000001ff2faf12c0 .part v000001ff2f94ebf0_0, 50, 2;
LS_000001ff2faefd80_0_0 .concat8 [ 2 2 2 2], L_000001ff2faea380, L_000001ff2fae8f80, L_000001ff2fae9d40, L_000001ff2fae9520;
LS_000001ff2faefd80_0_4 .concat8 [ 2 2 2 2], L_000001ff2fae8940, L_000001ff2fae95c0, L_000001ff2fae9fc0, L_000001ff2faeab00;
LS_000001ff2faefd80_0_8 .concat8 [ 2 2 2 2], L_000001ff2faeae20, L_000001ff2faecc20, L_000001ff2faeb5a0, L_000001ff2faea7e0;
LS_000001ff2faefd80_0_12 .concat8 [ 2 2 2 2], L_000001ff2faea880, L_000001ff2faeb000, L_000001ff2faebbe0, L_000001ff2faee8e0;
LS_000001ff2faefd80_0_16 .concat8 [ 2 2 2 2], L_000001ff2faede40, L_000001ff2faecfe0, L_000001ff2faee2a0, L_000001ff2faeef20;
LS_000001ff2faefd80_0_20 .concat8 [ 2 2 2 2], L_000001ff2faeec00, L_000001ff2faee840, L_000001ff2faed620, L_000001ff2faeff60;
LS_000001ff2faefd80_0_24 .concat8 [ 2 2 2 0], L_000001ff2faf0500, L_000001ff2faefce0, L_000001ff2faf0000;
LS_000001ff2faefd80_1_0 .concat8 [ 8 8 8 8], LS_000001ff2faefd80_0_0, LS_000001ff2faefd80_0_4, LS_000001ff2faefd80_0_8, LS_000001ff2faefd80_0_12;
LS_000001ff2faefd80_1_4 .concat8 [ 8 8 6 0], LS_000001ff2faefd80_0_16, LS_000001ff2faefd80_0_20, LS_000001ff2faefd80_0_24;
L_000001ff2faefd80 .concat8 [ 32 22 0 0], LS_000001ff2faefd80_1_0, LS_000001ff2faefd80_1_4;
L_000001ff2faf0820 .part v000001ff2f94f2d0_0, 52, 2;
LS_000001ff2faf1360_0_0 .concat8 [ 2 2 2 2], L_000001ff2fae9020, L_000001ff2fae8d00, L_000001ff2fae83a0, L_000001ff2fae8a80;
LS_000001ff2faf1360_0_4 .concat8 [ 2 2 2 2], L_000001ff2fae9340, L_000001ff2fae89e0, L_000001ff2fae8760, L_000001ff2faebe60;
LS_000001ff2faf1360_0_8 .concat8 [ 2 2 2 2], L_000001ff2faead80, L_000001ff2faebfa0, L_000001ff2faeb640, L_000001ff2faec860;
LS_000001ff2faf1360_0_12 .concat8 [ 2 2 2 2], L_000001ff2faecae0, L_000001ff2faeb460, L_000001ff2faec180, L_000001ff2faef2e0;
LS_000001ff2faf1360_0_16 .concat8 [ 2 2 2 2], L_000001ff2faed4e0, L_000001ff2faed1c0, L_000001ff2faedee0, L_000001ff2faef100;
LS_000001ff2faf1360_0_20 .concat8 [ 2 2 2 2], L_000001ff2faed120, L_000001ff2faed760, L_000001ff2faedb20, L_000001ff2faf0c80;
LS_000001ff2faf1360_0_24 .concat8 [ 2 2 2 0], L_000001ff2faf0aa0, L_000001ff2faefec0, L_000001ff2faf08c0;
LS_000001ff2faf1360_1_0 .concat8 [ 8 8 8 8], LS_000001ff2faf1360_0_0, LS_000001ff2faf1360_0_4, LS_000001ff2faf1360_0_8, LS_000001ff2faf1360_0_12;
LS_000001ff2faf1360_1_4 .concat8 [ 8 8 6 0], LS_000001ff2faf1360_0_16, LS_000001ff2faf1360_0_20, LS_000001ff2faf1360_0_24;
L_000001ff2faf1360 .concat8 [ 32 22 0 0], LS_000001ff2faf1360_1_0, LS_000001ff2faf1360_1_4;
L_000001ff2faf00a0 .part v000001ff2f94f2d0_0, 52, 2;
L_000001ff2faf14a0 .part v000001ff2f94ebf0_0, 52, 2;
LS_000001ff2faef9c0_0_0 .concat8 [ 2 2 2 2], L_000001ff2faea100, L_000001ff2faea060, L_000001ff2fae8ee0, L_000001ff2faea1a0;
LS_000001ff2faef9c0_0_4 .concat8 [ 2 2 2 2], L_000001ff2fae9f20, L_000001ff2faea240, L_000001ff2faec2c0, L_000001ff2faeb780;
LS_000001ff2faef9c0_0_8 .concat8 [ 2 2 2 2], L_000001ff2faec400, L_000001ff2faec7c0, L_000001ff2faeb280, L_000001ff2faec0e0;
LS_000001ff2faef9c0_0_12 .concat8 [ 2 2 2 2], L_000001ff2faec900, L_000001ff2faeba00, L_000001ff2faedc60, L_000001ff2faeea20;
LS_000001ff2faef9c0_0_16 .concat8 [ 2 2 2 2], L_000001ff2faedd00, L_000001ff2faeee80, L_000001ff2faee660, L_000001ff2faee340;
LS_000001ff2faef9c0_0_20 .concat8 [ 2 2 2 2], L_000001ff2faeed40, L_000001ff2faef4c0, L_000001ff2faf1220, L_000001ff2faf03c0;
LS_000001ff2faef9c0_0_24 .concat8 [ 2 2 2 0], L_000001ff2faf0780, L_000001ff2faf0960, L_000001ff2faf1540;
LS_000001ff2faef9c0_1_0 .concat8 [ 8 8 8 8], LS_000001ff2faef9c0_0_0, LS_000001ff2faef9c0_0_4, LS_000001ff2faef9c0_0_8, LS_000001ff2faef9c0_0_12;
LS_000001ff2faef9c0_1_4 .concat8 [ 8 8 6 0], LS_000001ff2faef9c0_0_16, LS_000001ff2faef9c0_0_20, LS_000001ff2faef9c0_0_24;
L_000001ff2faef9c0 .concat8 [ 32 22 0 0], LS_000001ff2faef9c0_1_0, LS_000001ff2faef9c0_1_4;
L_000001ff2faf0e60 .part v000001ff2f94f2d0_0, 52, 2;
L_000001ff2faf0be0 .part v000001ff2f94ebf0_0, 52, 2;
L_000001ff2fad3a40 .part v000001ff2f94f2d0_0, 0, 16;
L_000001ff2fad1c40 .cmp/eq 3, v000001ff2f951a30_0, L_000001ff2fa70e30;
L_000001ff2fad1920 .functor MUXZ 54, v000001ff2f94ebf0_0, L_000001ff2faea2e0, L_000001ff2fad1c40, C4<>;
L_000001ff2fad3b80 .part L_000001ff2fad1920, 0, 16;
L_000001ff2fad1e20 .concat [ 16 38 0 0], L_000001ff2fad3180, L_000001ff2fa70e78;
L_000001ff2fad1ec0 .part v000001ff2f94f2d0_0, 0, 52;
L_000001ff2fad3540 .concat [ 2 52 0 0], L_000001ff2fa70ec0, L_000001ff2fad1ec0;
L_000001ff2fad2140 .part v000001ff2f94f2d0_0, 2, 52;
L_000001ff2fad35e0 .concat [ 52 2 0 0], L_000001ff2fad2140, L_000001ff2fa70ec0;
L_000001ff2fad2a00 .cmp/eq 3, v000001ff2f951a30_0, L_000001ff2fa70f08;
L_000001ff2fad2000 .cmp/eq 3, v000001ff2f951a30_0, L_000001ff2fa70f50;
L_000001ff2fad3ae0 .functor MUXZ 2, L_000001ff2fa70f98, L_000001ff2fad3400, L_000001ff2f840b50, C4<>;
L_000001ff2fad3720 .part v000001ff2f92adb0_0, 52, 2;
L_000001ff2fad2aa0 .cmp/eq 2, L_000001ff2fad3720, L_000001ff2fa70fe0;
S_000001ff2f91bd20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 163, 9 163 0, S_000001ff2f91b550;
 .timescale 0 0;
v000001ff2f9097d0_0 .var/2s "k", 31 0;
S_000001ff2f91b6e0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 9 175, 9 175 0, S_000001ff2f91b550;
 .timescale 0 0;
v000001ff2f9095f0_0 .var/2s "j", 31 0;
S_000001ff2f91a100 .scope generate, "gen_bitwise[0]" "gen_bitwise[0]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790800 .param/l "i" 0 9 73, +C4<00>;
v000001ff2f90b7b0_0 .net *"_ivl_0", 1 0, L_000001ff2fae7ea0;  1 drivers
v000001ff2f909af0_0 .net *"_ivl_10", 1 0, L_000001ff2faea100;  1 drivers
v000001ff2f909d70_0 .net *"_ivl_2", 1 0, L_000001ff2faea380;  1 drivers
v000001ff2f909ff0_0 .net *"_ivl_3", 1 0, L_000001ff2fae8260;  1 drivers
v000001ff2f90a090_0 .net *"_ivl_4", 1 0, L_000001ff2fae9a20;  1 drivers
v000001ff2f90a1d0_0 .net *"_ivl_6", 1 0, L_000001ff2fae9020;  1 drivers
v000001ff2f90a770_0 .net *"_ivl_7", 1 0, L_000001ff2fae88a0;  1 drivers
v000001ff2f90a810_0 .net *"_ivl_8", 1 0, L_000001ff2fae9160;  1 drivers
L_000001ff2faea380 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae7ea0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fae9020 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fae8260, L_000001ff2fae9a20 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faea100 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fae88a0, L_000001ff2fae9160 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f91a5b0 .scope generate, "gen_bitwise[1]" "gen_bitwise[1]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f7907c0 .param/l "i" 0 9 73, +C4<01>;
v000001ff2f90ab30_0 .net *"_ivl_0", 1 0, L_000001ff2fae9ac0;  1 drivers
v000001ff2f90abd0_0 .net *"_ivl_10", 1 0, L_000001ff2faea060;  1 drivers
v000001ff2f90adb0_0 .net *"_ivl_2", 1 0, L_000001ff2fae8f80;  1 drivers
v000001ff2f90aef0_0 .net *"_ivl_3", 1 0, L_000001ff2fae81c0;  1 drivers
v000001ff2f90b170_0 .net *"_ivl_4", 1 0, L_000001ff2fae7f40;  1 drivers
v000001ff2f90b210_0 .net *"_ivl_6", 1 0, L_000001ff2fae8d00;  1 drivers
v000001ff2f90b2b0_0 .net *"_ivl_7", 1 0, L_000001ff2fae9200;  1 drivers
v000001ff2f91d930_0 .net *"_ivl_8", 1 0, L_000001ff2fae9b60;  1 drivers
L_000001ff2fae8f80 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae9ac0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fae8d00 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fae81c0, L_000001ff2fae7f40 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faea060 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fae9200, L_000001ff2fae9b60 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f91af10 .scope generate, "gen_bitwise[2]" "gen_bitwise[2]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790340 .param/l "i" 0 9 73, +C4<010>;
v000001ff2f91e470_0 .net *"_ivl_0", 1 0, L_000001ff2fae9480;  1 drivers
v000001ff2f91d890_0 .net *"_ivl_10", 1 0, L_000001ff2fae8ee0;  1 drivers
v000001ff2f91c3f0_0 .net *"_ivl_2", 1 0, L_000001ff2fae9d40;  1 drivers
v000001ff2f91d610_0 .net *"_ivl_3", 1 0, L_000001ff2fae8300;  1 drivers
v000001ff2f91c170_0 .net *"_ivl_4", 1 0, L_000001ff2faea600;  1 drivers
v000001ff2f91e290_0 .net *"_ivl_6", 1 0, L_000001ff2fae83a0;  1 drivers
v000001ff2f91dbb0_0 .net *"_ivl_7", 1 0, L_000001ff2fae7fe0;  1 drivers
v000001ff2f91d250_0 .net *"_ivl_8", 1 0, L_000001ff2fae8440;  1 drivers
L_000001ff2fae9d40 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae9480 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fae83a0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fae8300, L_000001ff2faea600 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fae8ee0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fae7fe0, L_000001ff2fae8440 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f91b870 .scope generate, "gen_bitwise[3]" "gen_bitwise[3]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790b40 .param/l "i" 0 9 73, +C4<011>;
v000001ff2f91c530_0 .net *"_ivl_0", 1 0, L_000001ff2fae8da0;  1 drivers
v000001ff2f91cad0_0 .net *"_ivl_10", 1 0, L_000001ff2faea1a0;  1 drivers
v000001ff2f91e6f0_0 .net *"_ivl_2", 1 0, L_000001ff2fae9520;  1 drivers
v000001ff2f91d110_0 .net *"_ivl_3", 1 0, L_000001ff2fae92a0;  1 drivers
v000001ff2f91c490_0 .net *"_ivl_4", 1 0, L_000001ff2fae8080;  1 drivers
v000001ff2f91d6b0_0 .net *"_ivl_6", 1 0, L_000001ff2fae8a80;  1 drivers
v000001ff2f91c210_0 .net *"_ivl_7", 1 0, L_000001ff2fae8e40;  1 drivers
v000001ff2f91c2b0_0 .net *"_ivl_8", 1 0, L_000001ff2fae9660;  1 drivers
L_000001ff2fae9520 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae8da0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fae8a80 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fae92a0, L_000001ff2fae8080 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faea1a0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fae8e40, L_000001ff2fae9660 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f91b0a0 .scope generate, "gen_bitwise[4]" "gen_bitwise[4]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790640 .param/l "i" 0 9 73, +C4<0100>;
v000001ff2f91e8d0_0 .net *"_ivl_0", 1 0, L_000001ff2fae8800;  1 drivers
v000001ff2f91d9d0_0 .net *"_ivl_10", 1 0, L_000001ff2fae9f20;  1 drivers
v000001ff2f91c5d0_0 .net *"_ivl_2", 1 0, L_000001ff2fae8940;  1 drivers
v000001ff2f91d750_0 .net *"_ivl_3", 1 0, L_000001ff2fae9e80;  1 drivers
v000001ff2f91cb70_0 .net *"_ivl_4", 1 0, L_000001ff2fae9de0;  1 drivers
v000001ff2f91d390_0 .net *"_ivl_6", 1 0, L_000001ff2fae9340;  1 drivers
v000001ff2f91da70_0 .net *"_ivl_7", 1 0, L_000001ff2fae93e0;  1 drivers
v000001ff2f91e510_0 .net *"_ivl_8", 1 0, L_000001ff2fae84e0;  1 drivers
L_000001ff2fae8940 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae8800 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fae9340 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fae9e80, L_000001ff2fae9de0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fae9f20 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fae93e0, L_000001ff2fae84e0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f91a740 .scope generate, "gen_bitwise[5]" "gen_bitwise[5]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790d00 .param/l "i" 0 9 73, +C4<0101>;
v000001ff2f91df70_0 .net *"_ivl_0", 1 0, L_000001ff2fae8580;  1 drivers
v000001ff2f91cd50_0 .net *"_ivl_10", 1 0, L_000001ff2faea240;  1 drivers
v000001ff2f91e010_0 .net *"_ivl_2", 1 0, L_000001ff2fae95c0;  1 drivers
v000001ff2f91c350_0 .net *"_ivl_3", 1 0, L_000001ff2fae9840;  1 drivers
v000001ff2f91e0b0_0 .net *"_ivl_4", 1 0, L_000001ff2fae9700;  1 drivers
v000001ff2f91d7f0_0 .net *"_ivl_6", 1 0, L_000001ff2fae89e0;  1 drivers
v000001ff2f91db10_0 .net *"_ivl_7", 1 0, L_000001ff2fae97a0;  1 drivers
v000001ff2f91e5b0_0 .net *"_ivl_8", 1 0, L_000001ff2fae98e0;  1 drivers
L_000001ff2fae95c0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae8580 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fae89e0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fae9840, L_000001ff2fae9700 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faea240 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fae97a0, L_000001ff2fae98e0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f91a8d0 .scope generate, "gen_bitwise[6]" "gen_bitwise[6]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f7905c0 .param/l "i" 0 9 73, +C4<0110>;
v000001ff2f91c670_0 .net *"_ivl_0", 1 0, L_000001ff2fae9980;  1 drivers
v000001ff2f91c710_0 .net *"_ivl_10", 1 0, L_000001ff2faec2c0;  1 drivers
v000001ff2f91e650_0 .net *"_ivl_2", 1 0, L_000001ff2fae9fc0;  1 drivers
v000001ff2f91e790_0 .net *"_ivl_3", 1 0, L_000001ff2fae8620;  1 drivers
v000001ff2f91d2f0_0 .net *"_ivl_4", 1 0, L_000001ff2fae86c0;  1 drivers
v000001ff2f91dc50_0 .net *"_ivl_6", 1 0, L_000001ff2fae8760;  1 drivers
v000001ff2f91dcf0_0 .net *"_ivl_7", 1 0, L_000001ff2faebf00;  1 drivers
v000001ff2f91dd90_0 .net *"_ivl_8", 1 0, L_000001ff2faec720;  1 drivers
L_000001ff2fae9fc0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae9980 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fae8760 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fae8620, L_000001ff2fae86c0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faec2c0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faebf00, L_000001ff2faec720 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f91ba00 .scope generate, "gen_bitwise[7]" "gen_bitwise[7]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790740 .param/l "i" 0 9 73, +C4<0111>;
v000001ff2f91cfd0_0 .net *"_ivl_0", 1 0, L_000001ff2faec220;  1 drivers
v000001ff2f91e150_0 .net *"_ivl_10", 1 0, L_000001ff2faeb780;  1 drivers
v000001ff2f91cf30_0 .net *"_ivl_2", 1 0, L_000001ff2faeab00;  1 drivers
v000001ff2f91e830_0 .net *"_ivl_3", 1 0, L_000001ff2faeaa60;  1 drivers
v000001ff2f91d070_0 .net *"_ivl_4", 1 0, L_000001ff2faeb500;  1 drivers
v000001ff2f91de30_0 .net *"_ivl_6", 1 0, L_000001ff2faebe60;  1 drivers
v000001ff2f91ded0_0 .net *"_ivl_7", 1 0, L_000001ff2faeace0;  1 drivers
v000001ff2f91c7b0_0 .net *"_ivl_8", 1 0, L_000001ff2faecd60;  1 drivers
L_000001ff2faeab00 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faec220 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faebe60 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2faeaa60, L_000001ff2faeb500 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faeb780 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faeace0, L_000001ff2faecd60 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f91aa60 .scope generate, "gen_bitwise[8]" "gen_bitwise[8]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790400 .param/l "i" 0 9 73, +C4<01000>;
v000001ff2f91e1f0_0 .net *"_ivl_0", 1 0, L_000001ff2faeac40;  1 drivers
v000001ff2f91e330_0 .net *"_ivl_10", 1 0, L_000001ff2faec400;  1 drivers
v000001ff2f91d430_0 .net *"_ivl_2", 1 0, L_000001ff2faeae20;  1 drivers
v000001ff2f91e3d0_0 .net *"_ivl_3", 1 0, L_000001ff2faeb820;  1 drivers
v000001ff2f91c850_0 .net *"_ivl_4", 1 0, L_000001ff2faecb80;  1 drivers
v000001ff2f91c8f0_0 .net *"_ivl_6", 1 0, L_000001ff2faead80;  1 drivers
v000001ff2f91c990_0 .net *"_ivl_7", 1 0, L_000001ff2faec360;  1 drivers
v000001ff2f91ca30_0 .net *"_ivl_8", 1 0, L_000001ff2faeb320;  1 drivers
L_000001ff2faeae20 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faeac40 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faead80 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2faeb820, L_000001ff2faecb80 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faec400 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faec360, L_000001ff2faeb320 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f93ece0 .scope generate, "gen_bitwise[9]" "gen_bitwise[9]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f7901c0 .param/l "i" 0 9 73, +C4<01001>;
v000001ff2f91cc10_0 .net *"_ivl_0", 1 0, L_000001ff2faeb140;  1 drivers
v000001ff2f91ccb0_0 .net *"_ivl_10", 1 0, L_000001ff2faec7c0;  1 drivers
v000001ff2f91cdf0_0 .net *"_ivl_2", 1 0, L_000001ff2faecc20;  1 drivers
v000001ff2f91ce90_0 .net *"_ivl_3", 1 0, L_000001ff2faebaa0;  1 drivers
v000001ff2f91d1b0_0 .net *"_ivl_4", 1 0, L_000001ff2faece00;  1 drivers
v000001ff2f91d4d0_0 .net *"_ivl_6", 1 0, L_000001ff2faebfa0;  1 drivers
v000001ff2f91d570_0 .net *"_ivl_7", 1 0, L_000001ff2faea6a0;  1 drivers
v000001ff2f91feb0_0 .net *"_ivl_8", 1 0, L_000001ff2faea740;  1 drivers
L_000001ff2faecc20 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faeb140 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faebfa0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2faebaa0, L_000001ff2faece00 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faec7c0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faea6a0, L_000001ff2faea740 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f93c120 .scope generate, "gen_bitwise[10]" "gen_bitwise[10]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f791000 .param/l "i" 0 9 73, +C4<01010>;
v000001ff2f91ff50_0 .net *"_ivl_0", 1 0, L_000001ff2faeaba0;  1 drivers
v000001ff2f920f90_0 .net *"_ivl_10", 1 0, L_000001ff2faeb280;  1 drivers
v000001ff2f91f7d0_0 .net *"_ivl_2", 1 0, L_000001ff2faeb5a0;  1 drivers
v000001ff2f91f870_0 .net *"_ivl_3", 1 0, L_000001ff2faeca40;  1 drivers
v000001ff2f91fc30_0 .net *"_ivl_4", 1 0, L_000001ff2faeaec0;  1 drivers
v000001ff2f920950_0 .net *"_ivl_6", 1 0, L_000001ff2faeb640;  1 drivers
v000001ff2f920770_0 .net *"_ivl_7", 1 0, L_000001ff2faec4a0;  1 drivers
v000001ff2f91f730_0 .net *"_ivl_8", 1 0, L_000001ff2faec540;  1 drivers
L_000001ff2faeb5a0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faeaba0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faeb640 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2faeca40, L_000001ff2faeaec0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faeb280 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faec4a0, L_000001ff2faec540 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f93fe10 .scope generate, "gen_bitwise[11]" "gen_bitwise[11]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790bc0 .param/l "i" 0 9 73, +C4<01011>;
v000001ff2f9201d0_0 .net *"_ivl_0", 1 0, L_000001ff2faec040;  1 drivers
v000001ff2f920270_0 .net *"_ivl_10", 1 0, L_000001ff2faec0e0;  1 drivers
v000001ff2f91ef10_0 .net *"_ivl_2", 1 0, L_000001ff2faea7e0;  1 drivers
v000001ff2f920130_0 .net *"_ivl_3", 1 0, L_000001ff2faec9a0;  1 drivers
v000001ff2f91ed30_0 .net *"_ivl_4", 1 0, L_000001ff2faebc80;  1 drivers
v000001ff2f920ef0_0 .net *"_ivl_6", 1 0, L_000001ff2faec860;  1 drivers
v000001ff2f91f690_0 .net *"_ivl_7", 1 0, L_000001ff2faea920;  1 drivers
v000001ff2f920630_0 .net *"_ivl_8", 1 0, L_000001ff2faeaf60;  1 drivers
L_000001ff2faea7e0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faec040 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faec860 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2faec9a0, L_000001ff2faebc80 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faec0e0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faea920, L_000001ff2faeaf60 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f93c2b0 .scope generate, "gen_bitwise[12]" "gen_bitwise[12]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790fc0 .param/l "i" 0 9 73, +C4<01100>;
v000001ff2f920db0_0 .net *"_ivl_0", 1 0, L_000001ff2faeb1e0;  1 drivers
v000001ff2f91f230_0 .net *"_ivl_10", 1 0, L_000001ff2faec900;  1 drivers
v000001ff2f91edd0_0 .net *"_ivl_2", 1 0, L_000001ff2faea880;  1 drivers
v000001ff2f920c70_0 .net *"_ivl_3", 1 0, L_000001ff2faeccc0;  1 drivers
v000001ff2f9209f0_0 .net *"_ivl_4", 1 0, L_000001ff2faeb8c0;  1 drivers
v000001ff2f921030_0 .net *"_ivl_6", 1 0, L_000001ff2faecae0;  1 drivers
v000001ff2f9210d0_0 .net *"_ivl_7", 1 0, L_000001ff2faec680;  1 drivers
v000001ff2f920e50_0 .net *"_ivl_8", 1 0, L_000001ff2faeb960;  1 drivers
L_000001ff2faea880 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faeb1e0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faecae0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2faeccc0, L_000001ff2faeb8c0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faec900 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faec680, L_000001ff2faeb960 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f93fc80 .scope generate, "gen_bitwise[13]" "gen_bitwise[13]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790c00 .param/l "i" 0 9 73, +C4<01101>;
v000001ff2f91f2d0_0 .net *"_ivl_0", 1 0, L_000001ff2faea9c0;  1 drivers
v000001ff2f91f910_0 .net *"_ivl_10", 1 0, L_000001ff2faeba00;  1 drivers
v000001ff2f920810_0 .net *"_ivl_2", 1 0, L_000001ff2faeb000;  1 drivers
v000001ff2f91fa50_0 .net *"_ivl_3", 1 0, L_000001ff2faeb0a0;  1 drivers
v000001ff2f91f9b0_0 .net *"_ivl_4", 1 0, L_000001ff2faeb3c0;  1 drivers
v000001ff2f91fe10_0 .net *"_ivl_6", 1 0, L_000001ff2faeb460;  1 drivers
v000001ff2f91ee70_0 .net *"_ivl_7", 1 0, L_000001ff2faec5e0;  1 drivers
v000001ff2f91efb0_0 .net *"_ivl_8", 1 0, L_000001ff2faeb6e0;  1 drivers
L_000001ff2faeb000 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faea9c0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faeb460 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2faeb0a0, L_000001ff2faeb3c0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faeba00 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faec5e0, L_000001ff2faeb6e0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f93dbb0 .scope generate, "gen_bitwise[14]" "gen_bitwise[14]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790440 .param/l "i" 0 9 73, +C4<01110>;
v000001ff2f91e970_0 .net *"_ivl_0", 1 0, L_000001ff2faebb40;  1 drivers
v000001ff2f91f5f0_0 .net *"_ivl_10", 1 0, L_000001ff2faedc60;  1 drivers
v000001ff2f91ea10_0 .net *"_ivl_2", 1 0, L_000001ff2faebbe0;  1 drivers
v000001ff2f920a90_0 .net *"_ivl_3", 1 0, L_000001ff2faebd20;  1 drivers
v000001ff2f9203b0_0 .net *"_ivl_4", 1 0, L_000001ff2faebdc0;  1 drivers
v000001ff2f91fd70_0 .net *"_ivl_6", 1 0, L_000001ff2faec180;  1 drivers
v000001ff2f920310_0 .net *"_ivl_7", 1 0, L_000001ff2faee0c0;  1 drivers
v000001ff2f920450_0 .net *"_ivl_8", 1 0, L_000001ff2faee7a0;  1 drivers
L_000001ff2faebbe0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faebb40 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faec180 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2faebd20, L_000001ff2faebdc0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faedc60 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faee0c0, L_000001ff2faee7a0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f93da20 .scope generate, "gen_bitwise[15]" "gen_bitwise[15]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790780 .param/l "i" 0 9 73, +C4<01111>;
v000001ff2f91f0f0_0 .net *"_ivl_0", 1 0, L_000001ff2faee980;  1 drivers
v000001ff2f91f050_0 .net *"_ivl_10", 1 0, L_000001ff2faeea20;  1 drivers
v000001ff2f9204f0_0 .net *"_ivl_2", 1 0, L_000001ff2faee8e0;  1 drivers
v000001ff2f91eab0_0 .net *"_ivl_3", 1 0, L_000001ff2faee520;  1 drivers
v000001ff2f91eb50_0 .net *"_ivl_4", 1 0, L_000001ff2faecea0;  1 drivers
v000001ff2f91ebf0_0 .net *"_ivl_6", 1 0, L_000001ff2faef2e0;  1 drivers
v000001ff2f91ec90_0 .net *"_ivl_7", 1 0, L_000001ff2faeeac0;  1 drivers
v000001ff2f91f550_0 .net *"_ivl_8", 1 0, L_000001ff2faed300;  1 drivers
L_000001ff2faee8e0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faee980 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faef2e0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2faee520, L_000001ff2faecea0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faeea20 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faeeac0, L_000001ff2faed300 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f93c440 .scope generate, "gen_bitwise[16]" "gen_bitwise[16]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790c40 .param/l "i" 0 9 73, +C4<010000>;
v000001ff2f91fff0_0 .net *"_ivl_0", 1 0, L_000001ff2faeefc0;  1 drivers
v000001ff2f920590_0 .net *"_ivl_10", 1 0, L_000001ff2faedd00;  1 drivers
v000001ff2f9206d0_0 .net *"_ivl_2", 1 0, L_000001ff2faede40;  1 drivers
v000001ff2f91f190_0 .net *"_ivl_3", 1 0, L_000001ff2faed800;  1 drivers
v000001ff2f91f370_0 .net *"_ivl_4", 1 0, L_000001ff2faee3e0;  1 drivers
v000001ff2f9208b0_0 .net *"_ivl_6", 1 0, L_000001ff2faed4e0;  1 drivers
v000001ff2f91f410_0 .net *"_ivl_7", 1 0, L_000001ff2faef600;  1 drivers
v000001ff2f91f4b0_0 .net *"_ivl_8", 1 0, L_000001ff2faee020;  1 drivers
L_000001ff2faede40 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faeefc0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faed4e0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2faed800, L_000001ff2faee3e0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faedd00 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faef600, L_000001ff2faee020 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f93c5d0 .scope generate, "gen_bitwise[17]" "gen_bitwise[17]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f791140 .param/l "i" 0 9 73, +C4<010001>;
v000001ff2f920b30_0 .net *"_ivl_0", 1 0, L_000001ff2faeeca0;  1 drivers
v000001ff2f91faf0_0 .net *"_ivl_10", 1 0, L_000001ff2faeee80;  1 drivers
v000001ff2f920bd0_0 .net *"_ivl_2", 1 0, L_000001ff2faecfe0;  1 drivers
v000001ff2f91fb90_0 .net *"_ivl_3", 1 0, L_000001ff2faee480;  1 drivers
v000001ff2f91fcd0_0 .net *"_ivl_4", 1 0, L_000001ff2faedda0;  1 drivers
v000001ff2f920090_0 .net *"_ivl_6", 1 0, L_000001ff2faed1c0;  1 drivers
v000001ff2f920d10_0 .net *"_ivl_7", 1 0, L_000001ff2faed8a0;  1 drivers
v000001ff2f9229d0_0 .net *"_ivl_8", 1 0, L_000001ff2faeda80;  1 drivers
L_000001ff2faecfe0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faeeca0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faed1c0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2faee480, L_000001ff2faedda0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faeee80 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faed8a0, L_000001ff2faeda80 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f93dd40 .scope generate, "gen_bitwise[18]" "gen_bitwise[18]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790500 .param/l "i" 0 9 73, +C4<010010>;
v000001ff2f922390_0 .net *"_ivl_0", 1 0, L_000001ff2faecf40;  1 drivers
v000001ff2f921f30_0 .net *"_ivl_10", 1 0, L_000001ff2faee660;  1 drivers
v000001ff2f921e90_0 .net *"_ivl_2", 1 0, L_000001ff2faee2a0;  1 drivers
v000001ff2f921530_0 .net *"_ivl_3", 1 0, L_000001ff2faee5c0;  1 drivers
v000001ff2f923150_0 .net *"_ivl_4", 1 0, L_000001ff2faef060;  1 drivers
v000001ff2f921170_0 .net *"_ivl_6", 1 0, L_000001ff2faedee0;  1 drivers
v000001ff2f922430_0 .net *"_ivl_7", 1 0, L_000001ff2faed440;  1 drivers
v000001ff2f921a30_0 .net *"_ivl_8", 1 0, L_000001ff2faeeb60;  1 drivers
L_000001ff2faee2a0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faecf40 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faedee0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2faee5c0, L_000001ff2faef060 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faee660 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faed440, L_000001ff2faeeb60 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f93f190 .scope generate, "gen_bitwise[19]" "gen_bitwise[19]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790c80 .param/l "i" 0 9 73, +C4<010011>;
v000001ff2f923790_0 .net *"_ivl_0", 1 0, L_000001ff2faed080;  1 drivers
v000001ff2f923830_0 .net *"_ivl_10", 1 0, L_000001ff2faee340;  1 drivers
v000001ff2f9238d0_0 .net *"_ivl_2", 1 0, L_000001ff2faeef20;  1 drivers
v000001ff2f922570_0 .net *"_ivl_3", 1 0, L_000001ff2faee160;  1 drivers
v000001ff2f921710_0 .net *"_ivl_4", 1 0, L_000001ff2faef1a0;  1 drivers
v000001ff2f9230b0_0 .net *"_ivl_6", 1 0, L_000001ff2faef100;  1 drivers
v000001ff2f922b10_0 .net *"_ivl_7", 1 0, L_000001ff2faee200;  1 drivers
v000001ff2f922110_0 .net *"_ivl_8", 1 0, L_000001ff2faef240;  1 drivers
L_000001ff2faeef20 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faed080 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faef100 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2faee160, L_000001ff2faef1a0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faee340 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faee200, L_000001ff2faef240 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f93f640 .scope generate, "gen_bitwise[20]" "gen_bitwise[20]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790280 .param/l "i" 0 9 73, +C4<010100>;
v000001ff2f9231f0_0 .net *"_ivl_0", 1 0, L_000001ff2faed580;  1 drivers
v000001ff2f922930_0 .net *"_ivl_10", 1 0, L_000001ff2faeed40;  1 drivers
v000001ff2f9215d0_0 .net *"_ivl_2", 1 0, L_000001ff2faeec00;  1 drivers
v000001ff2f921ad0_0 .net *"_ivl_3", 1 0, L_000001ff2faed940;  1 drivers
v000001ff2f923470_0 .net *"_ivl_4", 1 0, L_000001ff2faed260;  1 drivers
v000001ff2f922890_0 .net *"_ivl_6", 1 0, L_000001ff2faed120;  1 drivers
v000001ff2f921210_0 .net *"_ivl_7", 1 0, L_000001ff2faef560;  1 drivers
v000001ff2f921990_0 .net *"_ivl_8", 1 0, L_000001ff2faee700;  1 drivers
L_000001ff2faeec00 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faed580 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faed120 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2faed940, L_000001ff2faed260 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faeed40 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faef560, L_000001ff2faee700 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f93f320 .scope generate, "gen_bitwise[21]" "gen_bitwise[21]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790380 .param/l "i" 0 9 73, +C4<010101>;
v000001ff2f9226b0_0 .net *"_ivl_0", 1 0, L_000001ff2faeede0;  1 drivers
v000001ff2f921d50_0 .net *"_ivl_10", 1 0, L_000001ff2faef4c0;  1 drivers
v000001ff2f9212b0_0 .net *"_ivl_2", 1 0, L_000001ff2faee840;  1 drivers
v000001ff2f922a70_0 .net *"_ivl_3", 1 0, L_000001ff2faedbc0;  1 drivers
v000001ff2f921fd0_0 .net *"_ivl_4", 1 0, L_000001ff2faef380;  1 drivers
v000001ff2f922070_0 .net *"_ivl_6", 1 0, L_000001ff2faed760;  1 drivers
v000001ff2f9218f0_0 .net *"_ivl_7", 1 0, L_000001ff2faef420;  1 drivers
v000001ff2f922750_0 .net *"_ivl_8", 1 0, L_000001ff2faedf80;  1 drivers
L_000001ff2faee840 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faeede0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faed760 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2faedbc0, L_000001ff2faef380 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faef4c0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faef420, L_000001ff2faedf80 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f93ded0 .scope generate, "gen_bitwise[22]" "gen_bitwise[22]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790cc0 .param/l "i" 0 9 73, +C4<010110>;
v000001ff2f922bb0_0 .net *"_ivl_0", 1 0, L_000001ff2faed3a0;  1 drivers
v000001ff2f922e30_0 .net *"_ivl_10", 1 0, L_000001ff2faf1220;  1 drivers
v000001ff2f922f70_0 .net *"_ivl_2", 1 0, L_000001ff2faed620;  1 drivers
v000001ff2f921df0_0 .net *"_ivl_3", 1 0, L_000001ff2faed6c0;  1 drivers
v000001ff2f921350_0 .net *"_ivl_4", 1 0, L_000001ff2faed9e0;  1 drivers
v000001ff2f922ed0_0 .net *"_ivl_6", 1 0, L_000001ff2faedb20;  1 drivers
v000001ff2f922610_0 .net *"_ivl_7", 1 0, L_000001ff2faefa60;  1 drivers
v000001ff2f923510_0 .net *"_ivl_8", 1 0, L_000001ff2faf0b40;  1 drivers
L_000001ff2faed620 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faed3a0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faedb20 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2faed6c0, L_000001ff2faed9e0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faf1220 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faefa60, L_000001ff2faf0b40 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f93ee70 .scope generate, "gen_bitwise[23]" "gen_bitwise[23]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790840 .param/l "i" 0 9 73, +C4<010111>;
v000001ff2f9213f0_0 .net *"_ivl_0", 1 0, L_000001ff2faf0320;  1 drivers
v000001ff2f921b70_0 .net *"_ivl_10", 1 0, L_000001ff2faf03c0;  1 drivers
v000001ff2f921cb0_0 .net *"_ivl_2", 1 0, L_000001ff2faeff60;  1 drivers
v000001ff2f921490_0 .net *"_ivl_3", 1 0, L_000001ff2faf06e0;  1 drivers
v000001ff2f9235b0_0 .net *"_ivl_4", 1 0, L_000001ff2faefba0;  1 drivers
v000001ff2f9222f0_0 .net *"_ivl_6", 1 0, L_000001ff2faf0c80;  1 drivers
v000001ff2f922cf0_0 .net *"_ivl_7", 1 0, L_000001ff2faf0460;  1 drivers
v000001ff2f921670_0 .net *"_ivl_8", 1 0, L_000001ff2faf0140;  1 drivers
L_000001ff2faeff60 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faf0320 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faf0c80 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2faf06e0, L_000001ff2faefba0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faf03c0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faf0460, L_000001ff2faf0140 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f93e6a0 .scope generate, "gen_bitwise[24]" "gen_bitwise[24]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790ac0 .param/l "i" 0 9 73, +C4<011000>;
v000001ff2f923290_0 .net *"_ivl_0", 1 0, L_000001ff2faef740;  1 drivers
v000001ff2f9217b0_0 .net *"_ivl_10", 1 0, L_000001ff2faf0780;  1 drivers
v000001ff2f922250_0 .net *"_ivl_2", 1 0, L_000001ff2faf0500;  1 drivers
v000001ff2f9224d0_0 .net *"_ivl_3", 1 0, L_000001ff2faf01e0;  1 drivers
v000001ff2f922c50_0 .net *"_ivl_4", 1 0, L_000001ff2faef880;  1 drivers
v000001ff2f922d90_0 .net *"_ivl_6", 1 0, L_000001ff2faf0aa0;  1 drivers
v000001ff2f923010_0 .net *"_ivl_7", 1 0, L_000001ff2faefc40;  1 drivers
v000001ff2f921850_0 .net *"_ivl_8", 1 0, L_000001ff2faefb00;  1 drivers
L_000001ff2faf0500 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faef740 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faf0aa0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2faf01e0, L_000001ff2faef880 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faf0780 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faefc40, L_000001ff2faefb00 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f93e060 .scope generate, "gen_bitwise[25]" "gen_bitwise[25]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f7908c0 .param/l "i" 0 9 73, +C4<011001>;
v000001ff2f9227f0_0 .net *"_ivl_0", 1 0, L_000001ff2faef920;  1 drivers
v000001ff2f923330_0 .net *"_ivl_10", 1 0, L_000001ff2faf0960;  1 drivers
v000001ff2f9236f0_0 .net *"_ivl_2", 1 0, L_000001ff2faefce0;  1 drivers
v000001ff2f9221b0_0 .net *"_ivl_3", 1 0, L_000001ff2faefe20;  1 drivers
v000001ff2f9233d0_0 .net *"_ivl_4", 1 0, L_000001ff2faf1400;  1 drivers
v000001ff2f923650_0 .net *"_ivl_6", 1 0, L_000001ff2faefec0;  1 drivers
v000001ff2f921c10_0 .net *"_ivl_7", 1 0, L_000001ff2faf0640;  1 drivers
v000001ff2f925d10_0 .net *"_ivl_8", 1 0, L_000001ff2faf12c0;  1 drivers
L_000001ff2faefce0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faef920 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faefec0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2faefe20, L_000001ff2faf1400 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faf0960 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faf0640, L_000001ff2faf12c0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f93d0c0 .scope generate, "gen_bitwise[26]" "gen_bitwise[26]" 9 73, 9 73 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f791080 .param/l "i" 0 9 73, +C4<011010>;
v000001ff2f923d30_0 .net *"_ivl_0", 1 0, L_000001ff2faf0820;  1 drivers
v000001ff2f925ef0_0 .net *"_ivl_10", 1 0, L_000001ff2faf1540;  1 drivers
v000001ff2f9249b0_0 .net *"_ivl_2", 1 0, L_000001ff2faf0000;  1 drivers
v000001ff2f925f90_0 .net *"_ivl_3", 1 0, L_000001ff2faf00a0;  1 drivers
v000001ff2f924af0_0 .net *"_ivl_4", 1 0, L_000001ff2faf14a0;  1 drivers
v000001ff2f924050_0 .net *"_ivl_6", 1 0, L_000001ff2faf08c0;  1 drivers
v000001ff2f925310_0 .net *"_ivl_7", 1 0, L_000001ff2faf0e60;  1 drivers
v000001ff2f924550_0 .net *"_ivl_8", 1 0, L_000001ff2faf0be0;  1 drivers
L_000001ff2faf0000 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faf0820 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2faf08c0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2faf00a0, L_000001ff2faf14a0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2faf1540 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2faf0e60, L_000001ff2faf0be0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f93cda0 .scope generate, "gen_neg_b[0]" "gen_neg_b[0]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790680 .param/l "i" 0 9 52, +C4<00>;
v000001ff2f925950_0 .net *"_ivl_0", 1 0, L_000001ff2fae7ae0;  1 drivers
v000001ff2f926030_0 .net *"_ivl_2", 1 0, L_000001ff2fae66e0;  1 drivers
L_000001ff2fae66e0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae7ae0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93e1f0 .scope generate, "gen_neg_b[1]" "gen_neg_b[1]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790980 .param/l "i" 0 9 52, +C4<01>;
v000001ff2f9251d0_0 .net *"_ivl_0", 1 0, L_000001ff2fae6280;  1 drivers
v000001ff2f924910_0 .net *"_ivl_2", 1 0, L_000001ff2fae7040;  1 drivers
L_000001ff2fae7040 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae6280 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93e830 .scope generate, "gen_neg_b[2]" "gen_neg_b[2]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790180 .param/l "i" 0 9 52, +C4<010>;
v000001ff2f923ab0_0 .net *"_ivl_0", 1 0, L_000001ff2fae7720;  1 drivers
v000001ff2f9259f0_0 .net *"_ivl_2", 1 0, L_000001ff2fae7b80;  1 drivers
L_000001ff2fae7b80 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae7720 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93eb50 .scope generate, "gen_neg_b[3]" "gen_neg_b[3]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790580 .param/l "i" 0 9 52, +C4<011>;
v000001ff2f923dd0_0 .net *"_ivl_0", 1 0, L_000001ff2fae7a40;  1 drivers
v000001ff2f925c70_0 .net *"_ivl_2", 1 0, L_000001ff2fae72c0;  1 drivers
L_000001ff2fae72c0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae7a40 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93f000 .scope generate, "gen_neg_b[4]" "gen_neg_b[4]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f791100 .param/l "i" 0 9 52, +C4<0100>;
v000001ff2f9245f0_0 .net *"_ivl_0", 1 0, L_000001ff2fae6640;  1 drivers
v000001ff2f923970_0 .net *"_ivl_2", 1 0, L_000001ff2fae7cc0;  1 drivers
L_000001ff2fae7cc0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae6640 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93faf0 .scope generate, "gen_neg_b[5]" "gen_neg_b[5]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790d80 .param/l "i" 0 9 52, +C4<0101>;
v000001ff2f924d70_0 .net *"_ivl_0", 1 0, L_000001ff2fae7180;  1 drivers
v000001ff2f924a50_0 .net *"_ivl_2", 1 0, L_000001ff2fae6c80;  1 drivers
L_000001ff2fae6c80 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae7180 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93cc10 .scope generate, "gen_neg_b[6]" "gen_neg_b[6]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790f80 .param/l "i" 0 9 52, +C4<0110>;
v000001ff2f923b50_0 .net *"_ivl_0", 1 0, L_000001ff2fae6fa0;  1 drivers
v000001ff2f924f50_0 .net *"_ivl_2", 1 0, L_000001ff2fae6a00;  1 drivers
L_000001ff2fae6a00 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae6fa0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93d3e0 .scope generate, "gen_neg_b[7]" "gen_neg_b[7]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790540 .param/l "i" 0 9 52, +C4<0111>;
v000001ff2f925bd0_0 .net *"_ivl_0", 1 0, L_000001ff2fae7220;  1 drivers
v000001ff2f924b90_0 .net *"_ivl_2", 1 0, L_000001ff2fae77c0;  1 drivers
L_000001ff2fae77c0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae7220 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93c760 .scope generate, "gen_neg_b[8]" "gen_neg_b[8]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f7906c0 .param/l "i" 0 9 52, +C4<01000>;
v000001ff2f925810_0 .net *"_ivl_0", 1 0, L_000001ff2fae68c0;  1 drivers
v000001ff2f9260d0_0 .net *"_ivl_2", 1 0, L_000001ff2fae7360;  1 drivers
L_000001ff2fae7360 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae68c0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93d890 .scope generate, "gen_neg_b[9]" "gen_neg_b[9]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790a40 .param/l "i" 0 9 52, +C4<01001>;
v000001ff2f9247d0_0 .net *"_ivl_0", 1 0, L_000001ff2fae5b00;  1 drivers
v000001ff2f923bf0_0 .net *"_ivl_2", 1 0, L_000001ff2fae7d60;  1 drivers
L_000001ff2fae7d60 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae5b00 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93d700 .scope generate, "gen_neg_b[10]" "gen_neg_b[10]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790600 .param/l "i" 0 9 52, +C4<01010>;
v000001ff2f924370_0 .net *"_ivl_0", 1 0, L_000001ff2fae75e0;  1 drivers
v000001ff2f925db0_0 .net *"_ivl_2", 1 0, L_000001ff2fae5c40;  1 drivers
L_000001ff2fae5c40 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae75e0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93e380 .scope generate, "gen_neg_b[11]" "gen_neg_b[11]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790dc0 .param/l "i" 0 9 52, +C4<01011>;
v000001ff2f924870_0 .net *"_ivl_0", 1 0, L_000001ff2fae7860;  1 drivers
v000001ff2f923c90_0 .net *"_ivl_2", 1 0, L_000001ff2fae7400;  1 drivers
L_000001ff2fae7400 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae7860 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93e510 .scope generate, "gen_neg_b[12]" "gen_neg_b[12]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790900 .param/l "i" 0 9 52, +C4<01100>;
v000001ff2f9240f0_0 .net *"_ivl_0", 1 0, L_000001ff2fae6140;  1 drivers
v000001ff2f923e70_0 .net *"_ivl_2", 1 0, L_000001ff2fae6d20;  1 drivers
L_000001ff2fae6d20 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae6140 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93f4b0 .scope generate, "gen_neg_b[13]" "gen_neg_b[13]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f791040 .param/l "i" 0 9 52, +C4<01101>;
v000001ff2f923f10_0 .net *"_ivl_0", 1 0, L_000001ff2fae6960;  1 drivers
v000001ff2f923a10_0 .net *"_ivl_2", 1 0, L_000001ff2fae59c0;  1 drivers
L_000001ff2fae59c0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae6960 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93f7d0 .scope generate, "gen_neg_b[14]" "gen_neg_b[14]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790480 .param/l "i" 0 9 52, +C4<01110>;
v000001ff2f924190_0 .net *"_ivl_0", 1 0, L_000001ff2fae5a60;  1 drivers
v000001ff2f923fb0_0 .net *"_ivl_2", 1 0, L_000001ff2fae5ce0;  1 drivers
L_000001ff2fae5ce0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae5a60 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93c8f0 .scope generate, "gen_neg_b[15]" "gen_neg_b[15]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790e00 .param/l "i" 0 9 52, +C4<01111>;
v000001ff2f924c30_0 .net *"_ivl_0", 1 0, L_000001ff2fae7900;  1 drivers
v000001ff2f9253b0_0 .net *"_ivl_2", 1 0, L_000001ff2fae7e00;  1 drivers
L_000001ff2fae7e00 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae7900 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93e9c0 .scope generate, "gen_neg_b[16]" "gen_neg_b[16]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790700 .param/l "i" 0 9 52, +C4<010000>;
v000001ff2f924230_0 .net *"_ivl_0", 1 0, L_000001ff2fae5740;  1 drivers
v000001ff2f924cd0_0 .net *"_ivl_2", 1 0, L_000001ff2fae5880;  1 drivers
L_000001ff2fae5880 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae5740 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93cf30 .scope generate, "gen_neg_b[17]" "gen_neg_b[17]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790e40 .param/l "i" 0 9 52, +C4<010001>;
v000001ff2f925a90_0 .net *"_ivl_0", 1 0, L_000001ff2fae61e0;  1 drivers
v000001ff2f925090_0 .net *"_ivl_2", 1 0, L_000001ff2fae5ba0;  1 drivers
L_000001ff2fae5ba0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae61e0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93ca80 .scope generate, "gen_neg_b[18]" "gen_neg_b[18]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790940 .param/l "i" 0 9 52, +C4<010010>;
v000001ff2f9242d0_0 .net *"_ivl_0", 1 0, L_000001ff2fae6000;  1 drivers
v000001ff2f924410_0 .net *"_ivl_2", 1 0, L_000001ff2fae5d80;  1 drivers
L_000001ff2fae5d80 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae6000 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93f960 .scope generate, "gen_neg_b[19]" "gen_neg_b[19]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f7909c0 .param/l "i" 0 9 52, +C4<010011>;
v000001ff2f924730_0 .net *"_ivl_0", 1 0, L_000001ff2fae6320;  1 drivers
v000001ff2f9244b0_0 .net *"_ivl_2", 1 0, L_000001ff2fae6dc0;  1 drivers
L_000001ff2fae6dc0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae6320 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93d570 .scope generate, "gen_neg_b[20]" "gen_neg_b[20]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790a00 .param/l "i" 0 9 52, +C4<010100>;
v000001ff2f925e50_0 .net *"_ivl_0", 1 0, L_000001ff2fae5e20;  1 drivers
v000001ff2f924690_0 .net *"_ivl_2", 1 0, L_000001ff2fae6820;  1 drivers
L_000001ff2fae6820 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae5e20 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f93d250 .scope generate, "gen_neg_b[21]" "gen_neg_b[21]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790e80 .param/l "i" 0 9 52, +C4<010101>;
v000001ff2f924e10_0 .net *"_ivl_0", 1 0, L_000001ff2fae5ec0;  1 drivers
v000001ff2f925450_0 .net *"_ivl_2", 1 0, L_000001ff2fae63c0;  1 drivers
L_000001ff2fae63c0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae5ec0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9413f0 .scope generate, "gen_neg_b[22]" "gen_neg_b[22]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790a80 .param/l "i" 0 9 52, +C4<010110>;
v000001ff2f924eb0_0 .net *"_ivl_0", 1 0, L_000001ff2fae8b20;  1 drivers
v000001ff2f924ff0_0 .net *"_ivl_2", 1 0, L_000001ff2fae8bc0;  1 drivers
L_000001ff2fae8bc0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae8b20 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f940130 .scope generate, "gen_neg_b[23]" "gen_neg_b[23]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f7910c0 .param/l "i" 0 9 52, +C4<010111>;
v000001ff2f925130_0 .net *"_ivl_0", 1 0, L_000001ff2faea420;  1 drivers
v000001ff2f9258b0_0 .net *"_ivl_2", 1 0, L_000001ff2fae90c0;  1 drivers
L_000001ff2fae90c0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faea420 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f941580 .scope generate, "gen_neg_b[24]" "gen_neg_b[24]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790300 .param/l "i" 0 9 52, +C4<011000>;
v000001ff2f925270_0 .net *"_ivl_0", 1 0, L_000001ff2faea4c0;  1 drivers
v000001ff2f9254f0_0 .net *"_ivl_2", 1 0, L_000001ff2fae8c60;  1 drivers
L_000001ff2fae8c60 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faea4c0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f941bc0 .scope generate, "gen_neg_b[25]" "gen_neg_b[25]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790ec0 .param/l "i" 0 9 52, +C4<011001>;
v000001ff2f925590_0 .net *"_ivl_0", 1 0, L_000001ff2faea560;  1 drivers
v000001ff2f925630_0 .net *"_ivl_2", 1 0, L_000001ff2fae9ca0;  1 drivers
L_000001ff2fae9ca0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2faea560 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f942200 .scope generate, "gen_neg_b[26]" "gen_neg_b[26]" 9 52, 9 52 0, S_000001ff2f91b550;
 .timescale 0 0;
P_000001ff2f790f00 .param/l "i" 0 9 52, +C4<011010>;
v000001ff2f9256d0_0 .net *"_ivl_0", 1 0, L_000001ff2fae8120;  1 drivers
v000001ff2f925770_0 .net *"_ivl_2", 1 0, L_000001ff2fae9c00;  1 drivers
L_000001ff2fae9c00 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fae8120 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f941d50 .scope autofunction.vec4.s54, "int_to_trit" "int_to_trit" 9 118, 9 118 0, S_000001ff2f91b550;
 .timescale 0 0;
; Variable int_to_trit is vec4 return value of scope S_000001ff2f941d50
v000001ff2f926df0_0 .var/i "j", 31 0;
v000001ff2f926170_0 .var/s "rem", 15 0;
v000001ff2f928290_0 .var "t", 53 0;
v000001ff2f927bb0_0 .var/s "v", 15 0;
v000001ff2f927570_0 .var/s "val", 15 0;
TD_tb_ternary_cpu.dut.u_alu_b.int_to_trit ;
    %load/vec4 v000001ff2f927570_0;
    %store/vec4 v000001ff2f927bb0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f926df0_0, 0, 32;
T_13.79 ;
    %load/vec4 v000001ff2f926df0_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_13.80, 5;
    %load/vec4 v000001ff2f927bb0_0;
    %pad/s 32;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %pad/s 16;
    %store/vec4 v000001ff2f926170_0, 0, 16;
    %load/vec4 v000001ff2f926170_0;
    %pad/s 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.81, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001ff2f926df0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f928290_0, 4, 2;
    %load/vec4 v000001ff2f927bb0_0;
    %pad/s 32;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %pad/s 16;
    %store/vec4 v000001ff2f927bb0_0, 0, 16;
    %jmp T_13.82;
T_13.81 ;
    %load/vec4 v000001ff2f926170_0;
    %pad/s 32;
    %cmpi/e 1, 0, 32;
    %jmp/1 T_13.85, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ff2f926170_0;
    %pad/s 32;
    %cmpi/e 4294967294, 0, 32;
    %flag_or 4, 8;
T_13.85;
    %jmp/0xz  T_13.83, 4;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v000001ff2f926df0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f928290_0, 4, 2;
    %load/vec4 v000001ff2f927bb0_0;
    %pad/s 32;
    %subi 1, 0, 32;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %pad/s 16;
    %store/vec4 v000001ff2f927bb0_0, 0, 16;
    %jmp T_13.84;
T_13.83 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v000001ff2f926df0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f928290_0, 4, 2;
    %load/vec4 v000001ff2f927bb0_0;
    %pad/s 32;
    %addi 1, 0, 32;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %pad/s 16;
    %store/vec4 v000001ff2f927bb0_0, 0, 16;
T_13.84 ;
T_13.82 ;
    %load/vec4 v000001ff2f926df0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff2f926df0_0, 0, 32;
    %jmp T_13.79;
T_13.80 ;
    %load/vec4 v000001ff2f928290_0;
    %ret/vec4 0, 0, 54;  Assign to int_to_trit (store_vec4_to_lval)
    %end;
S_000001ff2f942840 .scope autofunction.vec4.u16, "trit_to_int" "trit_to_int" 9 100, 9 100 0, S_000001ff2f91b550;
 .timescale 0 0;
v000001ff2f928470_0 .var/i "j", 31 0;
v000001ff2f927890_0 .var "t", 53 0;
; Variable trit_to_int is vec4 return value of scope S_000001ff2f942840
v000001ff2f926cb0_0 .var/s "val", 15 0;
TD_tb_ternary_cpu.dut.u_alu_b.trit_to_int ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ff2f926cb0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f928470_0, 0, 32;
T_14.86 ;
    %load/vec4 v000001ff2f928470_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_14.87, 5;
    %load/vec4 v000001ff2f927890_0;
    %load/vec4 v000001ff2f928470_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.88, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.89, 6;
    %load/vec4 v000001ff2f926cb0_0;
    %store/vec4 v000001ff2f926cb0_0, 0, 16;
    %jmp T_14.91;
T_14.88 ;
    %load/vec4 v000001ff2f926cb0_0;
    %pad/s 32;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001ff2f928470_0;
    %pow/s;
    %add;
    %pad/s 16;
    %store/vec4 v000001ff2f926cb0_0, 0, 16;
    %jmp T_14.91;
T_14.89 ;
    %load/vec4 v000001ff2f926cb0_0;
    %pad/s 32;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001ff2f928470_0;
    %pow/s;
    %sub;
    %pad/s 16;
    %store/vec4 v000001ff2f926cb0_0, 0, 16;
    %jmp T_14.91;
T_14.91 ;
    %pop/vec4 1;
    %load/vec4 v000001ff2f928470_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff2f928470_0, 0, 32;
    %jmp T_14.86;
T_14.87 ;
    %load/vec4 v000001ff2f926cb0_0;
    %ret/vec4 0, 0, 16;  Assign to trit_to_int (store_vec4_to_lval)
    %end;
S_000001ff2f940900 .scope module, "u_adder" "ternary_adder_8trit_cla" 9 63, 6 22 0, S_000001ff2f91b550;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f929550_0 .net "a", 15 0, L_000001ff2fad3a40;  1 drivers
v000001ff2f929e10_0 .net "b", 15 0, L_000001ff2fad3b80;  1 drivers
v000001ff2f92a1d0_0 .net "cin", 1 0, L_000001ff2fa70de8;  alias, 1 drivers
v000001ff2f929690_0 .net "cout", 1 0, L_000001ff2fad3400;  alias, 1 drivers
v000001ff2f928c90_0 .net "sum", 15 0, L_000001ff2fad3180;  1 drivers
S_000001ff2f9429d0 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_000001ff2f940900;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_000001ff2f790f40 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_000001ff2f840060 .functor BUFZ 2, L_000001ff2fa70de8, C4<00>, C4<00>, C4<00>;
v000001ff2f927d90_0 .net *"_ivl_61", 1 0, L_000001ff2f840060;  1 drivers
v000001ff2f9281f0_0 .net "a", 15 0, L_000001ff2fad3a40;  alias, 1 drivers
v000001ff2f927e30_0 .net "b", 15 0, L_000001ff2fad3b80;  alias, 1 drivers
v000001ff2f927f70_0 .net "carry", 17 0, L_000001ff2fad3d60;  1 drivers
v000001ff2f928150_0 .net "cin", 1 0, L_000001ff2fa70de8;  alias, 1 drivers
v000001ff2f928330_0 .net "cout", 1 0, L_000001ff2fad3400;  alias, 1 drivers
v000001ff2f9283d0_0 .net "sum", 15 0, L_000001ff2fad3180;  alias, 1 drivers
L_000001ff2faf05a0 .part L_000001ff2fad3a40, 0, 2;
L_000001ff2faf0d20 .part L_000001ff2fad3b80, 0, 2;
L_000001ff2faef7e0 .part L_000001ff2fad3d60, 0, 2;
L_000001ff2faf1040 .part L_000001ff2fad3a40, 2, 2;
L_000001ff2faf10e0 .part L_000001ff2fad3b80, 2, 2;
L_000001ff2faf1180 .part L_000001ff2fad3d60, 2, 2;
L_000001ff2fad3c20 .part L_000001ff2fad3a40, 4, 2;
L_000001ff2fad2500 .part L_000001ff2fad3b80, 4, 2;
L_000001ff2fad1740 .part L_000001ff2fad3d60, 4, 2;
L_000001ff2fad1a60 .part L_000001ff2fad3a40, 6, 2;
L_000001ff2fad2fa0 .part L_000001ff2fad3b80, 6, 2;
L_000001ff2fad3cc0 .part L_000001ff2fad3d60, 6, 2;
L_000001ff2fad3040 .part L_000001ff2fad3a40, 8, 2;
L_000001ff2fad2280 .part L_000001ff2fad3b80, 8, 2;
L_000001ff2fad1b00 .part L_000001ff2fad3d60, 8, 2;
L_000001ff2fad2be0 .part L_000001ff2fad3a40, 10, 2;
L_000001ff2fad3680 .part L_000001ff2fad3b80, 10, 2;
L_000001ff2fad25a0 .part L_000001ff2fad3d60, 10, 2;
L_000001ff2fad2820 .part L_000001ff2fad3a40, 12, 2;
L_000001ff2fad2960 .part L_000001ff2fad3b80, 12, 2;
L_000001ff2fad30e0 .part L_000001ff2fad3d60, 12, 2;
L_000001ff2fad2b40 .part L_000001ff2fad3a40, 14, 2;
L_000001ff2fad20a0 .part L_000001ff2fad3b80, 14, 2;
L_000001ff2fad37c0 .part L_000001ff2fad3d60, 14, 2;
LS_000001ff2fad3180_0_0 .concat8 [ 2 2 2 2], L_000001ff2faf0280, L_000001ff2faf0fa0, L_000001ff2fad2460, L_000001ff2fad1f60;
LS_000001ff2fad3180_0_4 .concat8 [ 2 2 2 2], L_000001ff2fad1d80, L_000001ff2fad1ba0, L_000001ff2fad17e0, L_000001ff2fad3360;
L_000001ff2fad3180 .concat8 [ 8 8 0 0], LS_000001ff2fad3180_0_0, LS_000001ff2fad3180_0_4;
LS_000001ff2fad3d60_0_0 .concat8 [ 2 2 2 2], L_000001ff2f840060, L_000001ff2faef6a0, L_000001ff2faf0f00, L_000001ff2fad19c0;
LS_000001ff2fad3d60_0_4 .concat8 [ 2 2 2 2], L_000001ff2fad23c0, L_000001ff2fad34a0, L_000001ff2fad2640, L_000001ff2fad16a0;
LS_000001ff2fad3d60_0_8 .concat8 [ 2 0 0 0], L_000001ff2fad28c0;
L_000001ff2fad3d60 .concat8 [ 8 8 2 0], LS_000001ff2fad3d60_0_0, LS_000001ff2fad3d60_0_4, LS_000001ff2fad3d60_0_8;
L_000001ff2fad3400 .part L_000001ff2fad3d60, 16, 2;
S_000001ff2f943330 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_000001ff2f9429d0;
 .timescale 0 0;
P_000001ff2f7902c0 .param/l "i" 0 7 25, +C4<00>;
S_000001ff2f941ee0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f943330;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f927930_0 .net "a", 1 0, L_000001ff2faf05a0;  1 drivers
v000001ff2f926530_0 .net "b", 1 0, L_000001ff2faf0d20;  1 drivers
v000001ff2f926ad0_0 .net "cin", 1 0, L_000001ff2faef7e0;  1 drivers
v000001ff2f9286f0_0 .net "cout", 1 0, L_000001ff2faef6a0;  1 drivers
v000001ff2f9279d0_0 .net "result", 3 0, L_000001ff2faf0a00;  1 drivers
v000001ff2f9263f0_0 .net "sum", 1 0, L_000001ff2faf0280;  1 drivers
L_000001ff2faf0a00 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2faf05a0, L_000001ff2faf0d20, L_000001ff2faef7e0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2faef6a0 .part L_000001ff2faf0a00, 2, 2;
L_000001ff2faf0280 .part L_000001ff2faf0a00, 0, 2;
S_000001ff2f942070 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_000001ff2f9429d0;
 .timescale 0 0;
P_000001ff2f791640 .param/l "i" 0 7 25, +C4<01>;
S_000001ff2f942390 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f942070;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9271b0_0 .net "a", 1 0, L_000001ff2faf1040;  1 drivers
v000001ff2f9265d0_0 .net "b", 1 0, L_000001ff2faf10e0;  1 drivers
v000001ff2f926fd0_0 .net "cin", 1 0, L_000001ff2faf1180;  1 drivers
v000001ff2f9268f0_0 .net "cout", 1 0, L_000001ff2faf0f00;  1 drivers
v000001ff2f927750_0 .net "result", 3 0, L_000001ff2faf0dc0;  1 drivers
v000001ff2f926990_0 .net "sum", 1 0, L_000001ff2faf0fa0;  1 drivers
L_000001ff2faf0dc0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2faf1040, L_000001ff2faf10e0, L_000001ff2faf1180 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2faf0f00 .part L_000001ff2faf0dc0, 2, 2;
L_000001ff2faf0fa0 .part L_000001ff2faf0dc0, 0, 2;
S_000001ff2f9426b0 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_000001ff2f9429d0;
 .timescale 0 0;
P_000001ff2f791b00 .param/l "i" 0 7 25, +C4<010>;
S_000001ff2f940a90 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9426b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9280b0_0 .net "a", 1 0, L_000001ff2fad3c20;  1 drivers
v000001ff2f9288d0_0 .net "b", 1 0, L_000001ff2fad2500;  1 drivers
v000001ff2f926b70_0 .net "cin", 1 0, L_000001ff2fad1740;  1 drivers
v000001ff2f927a70_0 .net "cout", 1 0, L_000001ff2fad19c0;  1 drivers
v000001ff2f927070_0 .net "result", 3 0, L_000001ff2fad32c0;  1 drivers
v000001ff2f926490_0 .net "sum", 1 0, L_000001ff2fad2460;  1 drivers
L_000001ff2fad32c0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fad3c20, L_000001ff2fad2500, L_000001ff2fad1740 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fad19c0 .part L_000001ff2fad32c0, 2, 2;
L_000001ff2fad2460 .part L_000001ff2fad32c0, 0, 2;
S_000001ff2f9402c0 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_000001ff2f9429d0;
 .timescale 0 0;
P_000001ff2f791180 .param/l "i" 0 7 25, +C4<011>;
S_000001ff2f942520 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9402c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f928510_0 .net "a", 1 0, L_000001ff2fad1a60;  1 drivers
v000001ff2f928790_0 .net "b", 1 0, L_000001ff2fad2fa0;  1 drivers
v000001ff2f926710_0 .net "cin", 1 0, L_000001ff2fad3cc0;  1 drivers
v000001ff2f926a30_0 .net "cout", 1 0, L_000001ff2fad23c0;  1 drivers
v000001ff2f928830_0 .net "result", 3 0, L_000001ff2fad3220;  1 drivers
v000001ff2f927110_0 .net "sum", 1 0, L_000001ff2fad1f60;  1 drivers
L_000001ff2fad3220 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fad1a60, L_000001ff2fad2fa0, L_000001ff2fad3cc0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fad23c0 .part L_000001ff2fad3220, 2, 2;
L_000001ff2fad1f60 .part L_000001ff2fad3220, 0, 2;
S_000001ff2f943b00 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_000001ff2f9429d0;
 .timescale 0 0;
P_000001ff2f791840 .param/l "i" 0 7 25, +C4<0100>;
S_000001ff2f9418a0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f943b00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f926d50_0 .net "a", 1 0, L_000001ff2fad3040;  1 drivers
v000001ff2f927ed0_0 .net "b", 1 0, L_000001ff2fad2280;  1 drivers
v000001ff2f9285b0_0 .net "cin", 1 0, L_000001ff2fad1b00;  1 drivers
v000001ff2f926e90_0 .net "cout", 1 0, L_000001ff2fad34a0;  1 drivers
v000001ff2f926c10_0 .net "result", 3 0, L_000001ff2fad26e0;  1 drivers
v000001ff2f927390_0 .net "sum", 1 0, L_000001ff2fad1d80;  1 drivers
L_000001ff2fad26e0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fad3040, L_000001ff2fad2280, L_000001ff2fad1b00 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fad34a0 .part L_000001ff2fad26e0, 2, 2;
L_000001ff2fad1d80 .part L_000001ff2fad26e0, 0, 2;
S_000001ff2f942b60 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_000001ff2f9429d0;
 .timescale 0 0;
P_000001ff2f791c00 .param/l "i" 0 7 25, +C4<0101>;
S_000001ff2f9434c0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f942b60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f928650_0 .net "a", 1 0, L_000001ff2fad2be0;  1 drivers
v000001ff2f926f30_0 .net "b", 1 0, L_000001ff2fad3680;  1 drivers
v000001ff2f926670_0 .net "cin", 1 0, L_000001ff2fad25a0;  1 drivers
v000001ff2f926210_0 .net "cout", 1 0, L_000001ff2fad2640;  1 drivers
v000001ff2f927b10_0 .net "result", 3 0, L_000001ff2fad2320;  1 drivers
v000001ff2f927c50_0 .net "sum", 1 0, L_000001ff2fad1ba0;  1 drivers
L_000001ff2fad2320 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fad2be0, L_000001ff2fad3680, L_000001ff2fad25a0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fad2640 .part L_000001ff2fad2320, 2, 2;
L_000001ff2fad1ba0 .part L_000001ff2fad2320, 0, 2;
S_000001ff2f940770 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_000001ff2f9429d0;
 .timescale 0 0;
P_000001ff2f791b40 .param/l "i" 0 7 25, +C4<0110>;
S_000001ff2f942cf0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f940770;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9267b0_0 .net "a", 1 0, L_000001ff2fad2820;  1 drivers
v000001ff2f9272f0_0 .net "b", 1 0, L_000001ff2fad2960;  1 drivers
v000001ff2f927250_0 .net "cin", 1 0, L_000001ff2fad30e0;  1 drivers
v000001ff2f9262b0_0 .net "cout", 1 0, L_000001ff2fad16a0;  1 drivers
v000001ff2f927430_0 .net "result", 3 0, L_000001ff2fad2780;  1 drivers
v000001ff2f9274d0_0 .net "sum", 1 0, L_000001ff2fad17e0;  1 drivers
L_000001ff2fad2780 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fad2820, L_000001ff2fad2960, L_000001ff2fad30e0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fad16a0 .part L_000001ff2fad2780, 2, 2;
L_000001ff2fad17e0 .part L_000001ff2fad2780, 0, 2;
S_000001ff2f940450 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_000001ff2f9429d0;
 .timescale 0 0;
P_000001ff2f791f40 .param/l "i" 0 7 25, +C4<0111>;
S_000001ff2f943010 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f940450;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f927610_0 .net "a", 1 0, L_000001ff2fad2b40;  1 drivers
v000001ff2f927cf0_0 .net "b", 1 0, L_000001ff2fad20a0;  1 drivers
v000001ff2f9276b0_0 .net "cin", 1 0, L_000001ff2fad37c0;  1 drivers
v000001ff2f9277f0_0 .net "cout", 1 0, L_000001ff2fad28c0;  1 drivers
v000001ff2f926350_0 .net "result", 3 0, L_000001ff2fad1ce0;  1 drivers
v000001ff2f926850_0 .net "sum", 1 0, L_000001ff2fad3360;  1 drivers
L_000001ff2fad1ce0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fad2b40, L_000001ff2fad20a0, L_000001ff2fad37c0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fad28c0 .part L_000001ff2fad1ce0, 2, 2;
L_000001ff2fad3360 .part L_000001ff2fad1ce0, 0, 2;
S_000001ff2f943650 .scope module, "u_decoder_a" "btisa_decoder" 5 366, 10 10 0, S_000001ff2f8fbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 18 "instruction";
    .port_info 1 /OUTPUT 6 "opcode";
    .port_info 2 /OUTPUT 4 "rd";
    .port_info 3 /OUTPUT 4 "rs1";
    .port_info 4 /OUTPUT 4 "rs2_imm";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 2 "branch_type";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 1 "alu_src";
    .port_info 12 /OUTPUT 3 "alu_op";
    .port_info 13 /OUTPUT 1 "halt";
    .port_info 14 /OUTPUT 1 "lui";
L_000001ff2f840fb0 .functor OR 1, L_000001ff2fa65600, L_000001ff2fa65c40, C4<0>, C4<0>;
L_000001ff2f8400d0 .functor OR 1, L_000001ff2f840fb0, L_000001ff2fa654c0, C4<0>, C4<0>;
L_000001ff2f840990 .functor OR 1, L_000001ff2f8400d0, L_000001ff2fa64480, C4<0>, C4<0>;
L_000001ff2f841410 .functor OR 1, L_000001ff2f840990, L_000001ff2fa65920, C4<0>, C4<0>;
L_000001ff2f83fdc0 .functor OR 1, L_000001ff2f841410, L_000001ff2fa64200, C4<0>, C4<0>;
L_000001ff2f840300 .functor OR 1, L_000001ff2fa63ee0, L_000001ff2fa642a0, C4<0>, C4<0>;
L_000001ff2f841170 .functor OR 1, L_000001ff2f840300, L_000001ff2fa656a0, C4<0>, C4<0>;
L_000001ff2f8404c0 .functor OR 1, L_000001ff2f841170, L_000001ff2fa65b00, C4<0>, C4<0>;
L_000001ff2f83fc70 .functor OR 1, L_000001ff2f8404c0, L_000001ff2fa64340, C4<0>, C4<0>;
L_000001ff2f83fe30 .functor OR 1, L_000001ff2f83fc70, L_000001ff2fa64b60, C4<0>, C4<0>;
L_000001ff2f840df0 .functor OR 1, L_000001ff2fa65d80, L_000001ff2fa65560, C4<0>, C4<0>;
L_000001ff2f841020 .functor OR 1, L_000001ff2f840df0, L_000001ff2fa64520, C4<0>, C4<0>;
L_000001ff2f83fa40 .functor OR 1, L_000001ff2fa645c0, L_000001ff2fa63940, C4<0>, C4<0>;
L_000001ff2f840ae0 .functor OR 1, L_000001ff2f83fa40, L_000001ff2fa63800, C4<0>, C4<0>;
L_000001ff2f83f8f0 .functor OR 1, L_000001ff2fa64980, L_000001ff2fa638a0, C4<0>, C4<0>;
L_000001ff2f83f960 .functor OR 1, L_000001ff2f83f8f0, L_000001ff2fa63b20, C4<0>, C4<0>;
L_000001ff2f840530 .functor OR 1, L_000001ff2f83f960, L_000001ff2fa63e40, C4<0>, C4<0>;
L_000001ff2f83fab0 .functor OR 1, L_000001ff2f840530, L_000001ff2fa63f80, C4<0>, C4<0>;
L_000001ff2fa6f8d0 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v000001ff2f929b90_0 .net/2u *"_ivl_100", 5 0, L_000001ff2fa6f8d0;  1 drivers
L_000001ff2fa6f918 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v000001ff2f92a310_0 .net/2u *"_ivl_104", 5 0, L_000001ff2fa6f918;  1 drivers
L_000001ff2fa6f960 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001ff2f92a3b0_0 .net/2u *"_ivl_108", 5 0, L_000001ff2fa6f960;  1 drivers
L_000001ff2fa6f9a8 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v000001ff2f92a450_0 .net/2u *"_ivl_112", 5 0, L_000001ff2fa6f9a8;  1 drivers
v000001ff2f929c30_0 .net *"_ivl_116", 0 0, L_000001ff2f840fb0;  1 drivers
v000001ff2f92b0d0_0 .net *"_ivl_118", 0 0, L_000001ff2f8400d0;  1 drivers
L_000001ff2fa6f2a0 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v000001ff2f929cd0_0 .net/2u *"_ivl_12", 5 0, L_000001ff2fa6f2a0;  1 drivers
v000001ff2f92abd0_0 .net *"_ivl_120", 0 0, L_000001ff2f840990;  1 drivers
v000001ff2f929d70_0 .net *"_ivl_122", 0 0, L_000001ff2f841410;  1 drivers
v000001ff2f92a4f0_0 .net *"_ivl_126", 0 0, L_000001ff2f840300;  1 drivers
v000001ff2f928bf0_0 .net *"_ivl_128", 0 0, L_000001ff2f841170;  1 drivers
v000001ff2f92a770_0 .net *"_ivl_130", 0 0, L_000001ff2f8404c0;  1 drivers
v000001ff2f929050_0 .net *"_ivl_132", 0 0, L_000001ff2f83fc70;  1 drivers
v000001ff2f929eb0_0 .net *"_ivl_136", 0 0, L_000001ff2f840df0;  1 drivers
v000001ff2f9292d0_0 .net *"_ivl_140", 0 0, L_000001ff2f83fa40;  1 drivers
v000001ff2f92a630_0 .net *"_ivl_144", 0 0, L_000001ff2f83f8f0;  1 drivers
v000001ff2f92a6d0_0 .net *"_ivl_146", 0 0, L_000001ff2f83f960;  1 drivers
v000001ff2f929190_0 .net *"_ivl_148", 0 0, L_000001ff2f840530;  1 drivers
L_000001ff2fa6f2e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ff2f9294b0_0 .net/2u *"_ivl_16", 5 0, L_000001ff2fa6f2e8;  1 drivers
L_000001ff2fa6f330 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v000001ff2f92a8b0_0 .net/2u *"_ivl_20", 5 0, L_000001ff2fa6f330;  1 drivers
L_000001ff2fa6f378 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v000001ff2f929ff0_0 .net/2u *"_ivl_24", 5 0, L_000001ff2fa6f378;  1 drivers
L_000001ff2fa6f3c0 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v000001ff2f92a090_0 .net/2u *"_ivl_28", 5 0, L_000001ff2fa6f3c0;  1 drivers
L_000001ff2fa6f408 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ff2f92ab30_0 .net/2u *"_ivl_32", 5 0, L_000001ff2fa6f408;  1 drivers
L_000001ff2fa6f450 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v000001ff2f92c750_0 .net/2u *"_ivl_36", 5 0, L_000001ff2fa6f450;  1 drivers
L_000001ff2fa6f498 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v000001ff2f92ba30_0 .net/2u *"_ivl_40", 5 0, L_000001ff2fa6f498;  1 drivers
L_000001ff2fa6f4e0 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v000001ff2f92c6b0_0 .net/2u *"_ivl_44", 5 0, L_000001ff2fa6f4e0;  1 drivers
L_000001ff2fa6f528 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v000001ff2f92b170_0 .net/2u *"_ivl_48", 5 0, L_000001ff2fa6f528;  1 drivers
L_000001ff2fa6f570 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v000001ff2f92d5b0_0 .net/2u *"_ivl_52", 5 0, L_000001ff2fa6f570;  1 drivers
L_000001ff2fa6f5b8 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v000001ff2f92c250_0 .net/2u *"_ivl_56", 5 0, L_000001ff2fa6f5b8;  1 drivers
L_000001ff2fa6f600 .functor BUFT 1, C4<010100>, C4<0>, C4<0>, C4<0>;
v000001ff2f92bfd0_0 .net/2u *"_ivl_60", 5 0, L_000001ff2fa6f600;  1 drivers
L_000001ff2fa6f648 .functor BUFT 1, C4<010101>, C4<0>, C4<0>, C4<0>;
v000001ff2f92c930_0 .net/2u *"_ivl_64", 5 0, L_000001ff2fa6f648;  1 drivers
L_000001ff2fa6f690 .functor BUFT 1, C4<010110>, C4<0>, C4<0>, C4<0>;
v000001ff2f92bb70_0 .net/2u *"_ivl_68", 5 0, L_000001ff2fa6f690;  1 drivers
L_000001ff2fa6f6d8 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v000001ff2f92d010_0 .net/2u *"_ivl_72", 5 0, L_000001ff2fa6f6d8;  1 drivers
L_000001ff2fa6f720 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v000001ff2f92ce30_0 .net/2u *"_ivl_76", 5 0, L_000001ff2fa6f720;  1 drivers
L_000001ff2fa6f258 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ff2f92d6f0_0 .net/2u *"_ivl_8", 5 0, L_000001ff2fa6f258;  1 drivers
L_000001ff2fa6f768 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v000001ff2f92c890_0 .net/2u *"_ivl_80", 5 0, L_000001ff2fa6f768;  1 drivers
L_000001ff2fa6f7b0 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v000001ff2f92d830_0 .net/2u *"_ivl_84", 5 0, L_000001ff2fa6f7b0;  1 drivers
L_000001ff2fa6f7f8 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v000001ff2f92b990_0 .net/2u *"_ivl_88", 5 0, L_000001ff2fa6f7f8;  1 drivers
L_000001ff2fa6f840 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v000001ff2f92ccf0_0 .net/2u *"_ivl_92", 5 0, L_000001ff2fa6f840;  1 drivers
L_000001ff2fa6f888 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v000001ff2f92b670_0 .net/2u *"_ivl_96", 5 0, L_000001ff2fa6f888;  1 drivers
v000001ff2f92d290_0 .var "alu_op", 2 0;
v000001ff2f92cbb0_0 .var "alu_src", 0 0;
v000001ff2f92bd50_0 .var "branch", 0 0;
v000001ff2f92c570_0 .var "branch_type", 1 0;
v000001ff2f92c9d0_0 .var "halt", 0 0;
v000001ff2f92b350_0 .net "instruction", 17 0, v000001ff2f952250_0;  1 drivers
v000001ff2f92b530_0 .net "is_arithmetic", 0 0, L_000001ff2f83fdc0;  1 drivers
v000001ff2f92b490_0 .net "is_branch", 0 0, L_000001ff2f841020;  1 drivers
v000001ff2f92c070_0 .net "is_jump", 0 0, L_000001ff2f840ae0;  1 drivers
v000001ff2f92c610_0 .net "is_logic", 0 0, L_000001ff2f83fe30;  1 drivers
v000001ff2f92b8f0_0 .net "is_memory", 0 0, L_000001ff2f83fab0;  1 drivers
v000001ff2f92d510_0 .var "jump", 0 0;
v000001ff2f92b5d0_0 .var "lui", 0 0;
v000001ff2f92c110_0 .var "mem_read", 0 0;
v000001ff2f92ca70_0 .var "mem_write", 0 0;
v000001ff2f92bad0_0 .net "op_is_add", 0 0, L_000001ff2fa65600;  1 drivers
v000001ff2f92d650_0 .net "op_is_addi", 0 0, L_000001ff2fa64ac0;  1 drivers
v000001ff2f92d3d0_0 .net "op_is_beq", 0 0, L_000001ff2fa65d80;  1 drivers
v000001ff2f92cb10_0 .net "op_is_blt", 0 0, L_000001ff2fa64520;  1 drivers
v000001ff2f92c1b0_0 .net "op_is_bne", 0 0, L_000001ff2fa65560;  1 drivers
v000001ff2f92cc50_0 .net "op_is_ecall", 0 0, L_000001ff2fa64ca0;  1 drivers
v000001ff2f92d790_0 .net "op_is_halt", 0 0, L_000001ff2fa64d40;  1 drivers
v000001ff2f92b710_0 .net "op_is_inv", 0 0, L_000001ff2fa65b00;  1 drivers
v000001ff2f92bc10_0 .net "op_is_jal", 0 0, L_000001ff2fa645c0;  1 drivers
v000001ff2f92d8d0_0 .net "op_is_jalr", 0 0, L_000001ff2fa63940;  1 drivers
v000001ff2f92bcb0_0 .net "op_is_jr", 0 0, L_000001ff2fa63800;  1 drivers
v000001ff2f92ced0_0 .net "op_is_ld", 0 0, L_000001ff2fa64980;  1 drivers
v000001ff2f92b7b0_0 .net "op_is_ldt", 0 0, L_000001ff2fa63b20;  1 drivers
v000001ff2f92d0b0_0 .net "op_is_lui", 0 0, L_000001ff2fa63f80;  1 drivers
v000001ff2f92d470_0 .net "op_is_max", 0 0, L_000001ff2fa642a0;  1 drivers
v000001ff2f92c7f0_0 .net "op_is_min", 0 0, L_000001ff2fa63ee0;  1 drivers
v000001ff2f92d330_0 .net "op_is_mul", 0 0, L_000001ff2fa64480;  1 drivers
v000001ff2f92c2f0_0 .net "op_is_neg", 0 0, L_000001ff2fa654c0;  1 drivers
v000001ff2f92b210_0 .net "op_is_nop", 0 0, L_000001ff2fa65ec0;  1 drivers
v000001ff2f92b3f0_0 .net "op_is_nti", 0 0, L_000001ff2fa64b60;  1 drivers
v000001ff2f92b850_0 .net "op_is_pti", 0 0, L_000001ff2fa64340;  1 drivers
v000001ff2f92bdf0_0 .net "op_is_shl", 0 0, L_000001ff2fa65920;  1 drivers
v000001ff2f92cd90_0 .net "op_is_shr", 0 0, L_000001ff2fa64200;  1 drivers
v000001ff2f92be90_0 .net "op_is_st", 0 0, L_000001ff2fa638a0;  1 drivers
v000001ff2f92bf30_0 .net "op_is_stt", 0 0, L_000001ff2fa63e40;  1 drivers
v000001ff2f92b2b0_0 .net "op_is_sub", 0 0, L_000001ff2fa65c40;  1 drivers
v000001ff2f92d150_0 .net "op_is_xor", 0 0, L_000001ff2fa656a0;  1 drivers
v000001ff2f92c430_0 .net "opcode", 5 0, L_000001ff2fa65a60;  alias, 1 drivers
v000001ff2f92c390_0 .net "rd", 3 0, L_000001ff2fa63da0;  alias, 1 drivers
v000001ff2f92cf70_0 .var "reg_write", 0 0;
v000001ff2f92c4d0_0 .net "rs1", 3 0, L_000001ff2fa64840;  alias, 1 drivers
v000001ff2f92d1f0_0 .net "rs2_imm", 3 0, L_000001ff2fa652e0;  alias, 1 drivers
E_000001ff2f78fec0/0 .event anyedge, v000001ff2f92b530_0, v000001ff2f92bad0_0, v000001ff2f92b2b0_0, v000001ff2f92c2f0_0;
E_000001ff2f78fec0/1 .event anyedge, v000001ff2f92d330_0, v000001ff2f92bdf0_0, v000001ff2f92cd90_0, v000001ff2f92c610_0;
E_000001ff2f78fec0/2 .event anyedge, v000001ff2f92c7f0_0, v000001ff2f92d470_0, v000001ff2f92d150_0, v000001ff2f92b710_0;
E_000001ff2f78fec0/3 .event anyedge, v000001ff2f92b850_0, v000001ff2f92b3f0_0, v000001ff2f92b490_0, v000001ff2f92d3d0_0;
E_000001ff2f78fec0/4 .event anyedge, v000001ff2f92c1b0_0, v000001ff2f92cb10_0, v000001ff2f92c070_0, v000001ff2f92bc10_0;
E_000001ff2f78fec0/5 .event anyedge, v000001ff2f92d8d0_0, v000001ff2f92ced0_0, v000001ff2f92b7b0_0, v000001ff2f92be90_0;
E_000001ff2f78fec0/6 .event anyedge, v000001ff2f92bf30_0, v000001ff2f92d0b0_0, v000001ff2f92d650_0, v000001ff2f92d790_0;
E_000001ff2f78fec0 .event/or E_000001ff2f78fec0/0, E_000001ff2f78fec0/1, E_000001ff2f78fec0/2, E_000001ff2f78fec0/3, E_000001ff2f78fec0/4, E_000001ff2f78fec0/5, E_000001ff2f78fec0/6;
L_000001ff2fa65a60 .part v000001ff2f952250_0, 12, 6;
L_000001ff2fa63da0 .part v000001ff2f952250_0, 8, 4;
L_000001ff2fa64840 .part v000001ff2f952250_0, 4, 4;
L_000001ff2fa652e0 .part v000001ff2f952250_0, 0, 4;
L_000001ff2fa65600 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f258;
L_000001ff2fa65c40 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f2a0;
L_000001ff2fa654c0 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f2e8;
L_000001ff2fa64480 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f330;
L_000001ff2fa65920 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f378;
L_000001ff2fa64200 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f3c0;
L_000001ff2fa64ac0 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f408;
L_000001ff2fa65d80 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f450;
L_000001ff2fa65560 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f498;
L_000001ff2fa64520 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f4e0;
L_000001ff2fa63ee0 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f528;
L_000001ff2fa642a0 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f570;
L_000001ff2fa656a0 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f5b8;
L_000001ff2fa65b00 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f600;
L_000001ff2fa64340 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f648;
L_000001ff2fa64b60 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f690;
L_000001ff2fa645c0 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f6d8;
L_000001ff2fa63940 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f720;
L_000001ff2fa63800 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f768;
L_000001ff2fa64980 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f7b0;
L_000001ff2fa638a0 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f7f8;
L_000001ff2fa63b20 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f840;
L_000001ff2fa63e40 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f888;
L_000001ff2fa63f80 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f8d0;
L_000001ff2fa65ec0 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f918;
L_000001ff2fa64ca0 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f960;
L_000001ff2fa64d40 .cmp/eq 6, L_000001ff2fa65a60, L_000001ff2fa6f9a8;
S_000001ff2f942e80 .scope module, "u_decoder_b" "btisa_decoder" 5 385, 10 10 0, S_000001ff2f8fbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 18 "instruction";
    .port_info 1 /OUTPUT 6 "opcode";
    .port_info 2 /OUTPUT 4 "rd";
    .port_info 3 /OUTPUT 4 "rs1";
    .port_info 4 /OUTPUT 4 "rs2_imm";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 2 "branch_type";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 1 "alu_src";
    .port_info 12 /OUTPUT 3 "alu_op";
    .port_info 13 /OUTPUT 1 "halt";
    .port_info 14 /OUTPUT 1 "lui";
L_000001ff2f83fb20 .functor OR 1, L_000001ff2fa65740, L_000001ff2fa63bc0, C4<0>, C4<0>;
L_000001ff2f840f40 .functor OR 1, L_000001ff2f83fb20, L_000001ff2fa659c0, C4<0>, C4<0>;
L_000001ff2f840d80 .functor OR 1, L_000001ff2f840f40, L_000001ff2fa65ba0, C4<0>, C4<0>;
L_000001ff2f840bc0 .functor OR 1, L_000001ff2f840d80, L_000001ff2fa65ce0, C4<0>, C4<0>;
L_000001ff2f840c30 .functor OR 1, L_000001ff2f840bc0, L_000001ff2fa63d00, C4<0>, C4<0>;
L_000001ff2f83fb90 .functor OR 1, L_000001ff2fa67400, L_000001ff2fa66460, C4<0>, C4<0>;
L_000001ff2f8413a0 .functor OR 1, L_000001ff2f83fb90, L_000001ff2fa661e0, C4<0>, C4<0>;
L_000001ff2f841090 .functor OR 1, L_000001ff2f8413a0, L_000001ff2fa66500, C4<0>, C4<0>;
L_000001ff2f8403e0 .functor OR 1, L_000001ff2f841090, L_000001ff2fa665a0, C4<0>, C4<0>;
L_000001ff2f840140 .functor OR 1, L_000001ff2f8403e0, L_000001ff2fa670e0, C4<0>, C4<0>;
L_000001ff2f8411e0 .functor OR 1, L_000001ff2fa67ea0, L_000001ff2fa660a0, C4<0>, C4<0>;
L_000001ff2f840ca0 .functor OR 1, L_000001ff2f8411e0, L_000001ff2fa66320, C4<0>, C4<0>;
L_000001ff2f841250 .functor OR 1, L_000001ff2fa67180, L_000001ff2fa66e60, C4<0>, C4<0>;
L_000001ff2f840370 .functor OR 1, L_000001ff2f841250, L_000001ff2fa66640, C4<0>, C4<0>;
L_000001ff2f8405a0 .functor OR 1, L_000001ff2fa66820, L_000001ff2fa66000, C4<0>, C4<0>;
L_000001ff2f840d10 .functor OR 1, L_000001ff2f8405a0, L_000001ff2fa67e00, C4<0>, C4<0>;
L_000001ff2f83f9d0 .functor OR 1, L_000001ff2f840d10, L_000001ff2fa67680, C4<0>, C4<0>;
L_000001ff2f83fc00 .functor OR 1, L_000001ff2f83f9d0, L_000001ff2fa67a40, C4<0>, C4<0>;
L_000001ff2fa70068 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v000001ff2f92e7d0_0 .net/2u *"_ivl_100", 5 0, L_000001ff2fa70068;  1 drivers
L_000001ff2fa700b0 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v000001ff2f92e730_0 .net/2u *"_ivl_104", 5 0, L_000001ff2fa700b0;  1 drivers
L_000001ff2fa700f8 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001ff2f92e2d0_0 .net/2u *"_ivl_108", 5 0, L_000001ff2fa700f8;  1 drivers
L_000001ff2fa70140 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v000001ff2f92eb90_0 .net/2u *"_ivl_112", 5 0, L_000001ff2fa70140;  1 drivers
v000001ff2f92f130_0 .net *"_ivl_116", 0 0, L_000001ff2f83fb20;  1 drivers
v000001ff2f92fdb0_0 .net *"_ivl_118", 0 0, L_000001ff2f840f40;  1 drivers
L_000001ff2fa6fa38 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v000001ff2f92dab0_0 .net/2u *"_ivl_12", 5 0, L_000001ff2fa6fa38;  1 drivers
v000001ff2f92e9b0_0 .net *"_ivl_120", 0 0, L_000001ff2f840d80;  1 drivers
v000001ff2f92f770_0 .net *"_ivl_122", 0 0, L_000001ff2f840bc0;  1 drivers
v000001ff2f92e550_0 .net *"_ivl_126", 0 0, L_000001ff2f83fb90;  1 drivers
v000001ff2f92ff90_0 .net *"_ivl_128", 0 0, L_000001ff2f8413a0;  1 drivers
v000001ff2f92f310_0 .net *"_ivl_130", 0 0, L_000001ff2f841090;  1 drivers
v000001ff2f92dd30_0 .net *"_ivl_132", 0 0, L_000001ff2f8403e0;  1 drivers
v000001ff2f92e370_0 .net *"_ivl_136", 0 0, L_000001ff2f8411e0;  1 drivers
v000001ff2f92ef50_0 .net *"_ivl_140", 0 0, L_000001ff2f841250;  1 drivers
v000001ff2f92f1d0_0 .net *"_ivl_144", 0 0, L_000001ff2f8405a0;  1 drivers
v000001ff2f92fd10_0 .net *"_ivl_146", 0 0, L_000001ff2f840d10;  1 drivers
v000001ff2f92df10_0 .net *"_ivl_148", 0 0, L_000001ff2f83f9d0;  1 drivers
L_000001ff2fa6fa80 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ff2f92e410_0 .net/2u *"_ivl_16", 5 0, L_000001ff2fa6fa80;  1 drivers
L_000001ff2fa6fac8 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v000001ff2f92e4b0_0 .net/2u *"_ivl_20", 5 0, L_000001ff2fa6fac8;  1 drivers
L_000001ff2fa6fb10 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v000001ff2f92e5f0_0 .net/2u *"_ivl_24", 5 0, L_000001ff2fa6fb10;  1 drivers
L_000001ff2fa6fb58 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v000001ff2f92f950_0 .net/2u *"_ivl_28", 5 0, L_000001ff2fa6fb58;  1 drivers
L_000001ff2fa6fba0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ff2f92fe50_0 .net/2u *"_ivl_32", 5 0, L_000001ff2fa6fba0;  1 drivers
L_000001ff2fa6fbe8 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v000001ff2f92ddd0_0 .net/2u *"_ivl_36", 5 0, L_000001ff2fa6fbe8;  1 drivers
L_000001ff2fa6fc30 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v000001ff2f92f9f0_0 .net/2u *"_ivl_40", 5 0, L_000001ff2fa6fc30;  1 drivers
L_000001ff2fa6fc78 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v000001ff2f92e870_0 .net/2u *"_ivl_44", 5 0, L_000001ff2fa6fc78;  1 drivers
L_000001ff2fa6fcc0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v000001ff2f92dfb0_0 .net/2u *"_ivl_48", 5 0, L_000001ff2fa6fcc0;  1 drivers
L_000001ff2fa6fd08 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v000001ff2f92eff0_0 .net/2u *"_ivl_52", 5 0, L_000001ff2fa6fd08;  1 drivers
L_000001ff2fa6fd50 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v000001ff2f92fa90_0 .net/2u *"_ivl_56", 5 0, L_000001ff2fa6fd50;  1 drivers
L_000001ff2fa6fd98 .functor BUFT 1, C4<010100>, C4<0>, C4<0>, C4<0>;
v000001ff2f92e230_0 .net/2u *"_ivl_60", 5 0, L_000001ff2fa6fd98;  1 drivers
L_000001ff2fa6fde0 .functor BUFT 1, C4<010101>, C4<0>, C4<0>, C4<0>;
v000001ff2f92f590_0 .net/2u *"_ivl_64", 5 0, L_000001ff2fa6fde0;  1 drivers
L_000001ff2fa6fe28 .functor BUFT 1, C4<010110>, C4<0>, C4<0>, C4<0>;
v000001ff2f92e910_0 .net/2u *"_ivl_68", 5 0, L_000001ff2fa6fe28;  1 drivers
L_000001ff2fa6fe70 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v000001ff2f92ec30_0 .net/2u *"_ivl_72", 5 0, L_000001ff2fa6fe70;  1 drivers
L_000001ff2fa6feb8 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v000001ff2f92f270_0 .net/2u *"_ivl_76", 5 0, L_000001ff2fa6feb8;  1 drivers
L_000001ff2fa6f9f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ff2f92ea50_0 .net/2u *"_ivl_8", 5 0, L_000001ff2fa6f9f0;  1 drivers
L_000001ff2fa6ff00 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v000001ff2f930030_0 .net/2u *"_ivl_80", 5 0, L_000001ff2fa6ff00;  1 drivers
L_000001ff2fa6ff48 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v000001ff2f92eaf0_0 .net/2u *"_ivl_84", 5 0, L_000001ff2fa6ff48;  1 drivers
L_000001ff2fa6ff90 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v000001ff2f92e690_0 .net/2u *"_ivl_88", 5 0, L_000001ff2fa6ff90;  1 drivers
L_000001ff2fa6ffd8 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v000001ff2f92db50_0 .net/2u *"_ivl_92", 5 0, L_000001ff2fa6ffd8;  1 drivers
L_000001ff2fa70020 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v000001ff2f92ee10_0 .net/2u *"_ivl_96", 5 0, L_000001ff2fa70020;  1 drivers
v000001ff2f92f3b0_0 .var "alu_op", 2 0;
v000001ff2f92ecd0_0 .var "alu_src", 0 0;
v000001ff2f92dbf0_0 .var "branch", 0 0;
v000001ff2f92fef0_0 .var "branch_type", 1 0;
v000001ff2f92ed70_0 .var "halt", 0 0;
v000001ff2f92f450_0 .net "instruction", 17 0, v000001ff2f953650_0;  1 drivers
v000001ff2f9300d0_0 .net "is_arithmetic", 0 0, L_000001ff2f840c30;  1 drivers
v000001ff2f92e050_0 .net "is_branch", 0 0, L_000001ff2f840ca0;  1 drivers
v000001ff2f92eeb0_0 .net "is_jump", 0 0, L_000001ff2f840370;  1 drivers
v000001ff2f92f090_0 .net "is_logic", 0 0, L_000001ff2f840140;  1 drivers
v000001ff2f92d970_0 .net "is_memory", 0 0, L_000001ff2f83fc00;  1 drivers
v000001ff2f92f4f0_0 .var "jump", 0 0;
v000001ff2f92f630_0 .var "lui", 0 0;
v000001ff2f92da10_0 .var "mem_read", 0 0;
v000001ff2f92dc90_0 .var "mem_write", 0 0;
v000001ff2f92f6d0_0 .net "op_is_add", 0 0, L_000001ff2fa65740;  1 drivers
v000001ff2f92f810_0 .net "op_is_addi", 0 0, L_000001ff2fa64020;  1 drivers
v000001ff2f92f8b0_0 .net "op_is_beq", 0 0, L_000001ff2fa67ea0;  1 drivers
v000001ff2f92de70_0 .net "op_is_blt", 0 0, L_000001ff2fa66320;  1 drivers
v000001ff2f92fb30_0 .net "op_is_bne", 0 0, L_000001ff2fa660a0;  1 drivers
v000001ff2f92fc70_0 .net "op_is_ecall", 0 0, L_000001ff2fa67ae0;  1 drivers
v000001ff2f92e0f0_0 .net "op_is_halt", 0 0, L_000001ff2fa666e0;  1 drivers
v000001ff2f92fbd0_0 .net "op_is_inv", 0 0, L_000001ff2fa66500;  1 drivers
v000001ff2f92e190_0 .net "op_is_jal", 0 0, L_000001ff2fa67180;  1 drivers
v000001ff2f932010_0 .net "op_is_jalr", 0 0, L_000001ff2fa66e60;  1 drivers
v000001ff2f9328d0_0 .net "op_is_jr", 0 0, L_000001ff2fa66640;  1 drivers
v000001ff2f930cb0_0 .net "op_is_ld", 0 0, L_000001ff2fa66820;  1 drivers
v000001ff2f931570_0 .net "op_is_ldt", 0 0, L_000001ff2fa67e00;  1 drivers
v000001ff2f932650_0 .net "op_is_lui", 0 0, L_000001ff2fa67a40;  1 drivers
v000001ff2f9319d0_0 .net "op_is_max", 0 0, L_000001ff2fa66460;  1 drivers
v000001ff2f931750_0 .net "op_is_min", 0 0, L_000001ff2fa67400;  1 drivers
v000001ff2f931110_0 .net "op_is_mul", 0 0, L_000001ff2fa65ba0;  1 drivers
v000001ff2f931b10_0 .net "op_is_neg", 0 0, L_000001ff2fa659c0;  1 drivers
v000001ff2f9316b0_0 .net "op_is_nop", 0 0, L_000001ff2fa67360;  1 drivers
v000001ff2f9320b0_0 .net "op_is_nti", 0 0, L_000001ff2fa670e0;  1 drivers
v000001ff2f931f70_0 .net "op_is_pti", 0 0, L_000001ff2fa665a0;  1 drivers
v000001ff2f9325b0_0 .net "op_is_shl", 0 0, L_000001ff2fa65ce0;  1 drivers
v000001ff2f930a30_0 .net "op_is_shr", 0 0, L_000001ff2fa63d00;  1 drivers
v000001ff2f9311b0_0 .net "op_is_st", 0 0, L_000001ff2fa66000;  1 drivers
v000001ff2f930fd0_0 .net "op_is_stt", 0 0, L_000001ff2fa67680;  1 drivers
v000001ff2f930df0_0 .net "op_is_sub", 0 0, L_000001ff2fa63bc0;  1 drivers
v000001ff2f931610_0 .net "op_is_xor", 0 0, L_000001ff2fa661e0;  1 drivers
v000001ff2f930b70_0 .net "opcode", 5 0, L_000001ff2fa639e0;  alias, 1 drivers
v000001ff2f932150_0 .net "rd", 3 0, L_000001ff2fa64de0;  alias, 1 drivers
v000001ff2f931e30_0 .var "reg_write", 0 0;
v000001ff2f932470_0 .net "rs1", 3 0, L_000001ff2fa64e80;  alias, 1 drivers
v000001ff2f930850_0 .net "rs2_imm", 3 0, L_000001ff2fa64f20;  alias, 1 drivers
E_000001ff2f7916c0/0 .event anyedge, v000001ff2f9300d0_0, v000001ff2f92f6d0_0, v000001ff2f930df0_0, v000001ff2f931b10_0;
E_000001ff2f7916c0/1 .event anyedge, v000001ff2f931110_0, v000001ff2f9325b0_0, v000001ff2f930a30_0, v000001ff2f92f090_0;
E_000001ff2f7916c0/2 .event anyedge, v000001ff2f931750_0, v000001ff2f9319d0_0, v000001ff2f931610_0, v000001ff2f92fbd0_0;
E_000001ff2f7916c0/3 .event anyedge, v000001ff2f931f70_0, v000001ff2f9320b0_0, v000001ff2f92e050_0, v000001ff2f92f8b0_0;
E_000001ff2f7916c0/4 .event anyedge, v000001ff2f92fb30_0, v000001ff2f92de70_0, v000001ff2f92eeb0_0, v000001ff2f92e190_0;
E_000001ff2f7916c0/5 .event anyedge, v000001ff2f932010_0, v000001ff2f930cb0_0, v000001ff2f931570_0, v000001ff2f9311b0_0;
E_000001ff2f7916c0/6 .event anyedge, v000001ff2f930fd0_0, v000001ff2f932650_0, v000001ff2f92f810_0, v000001ff2f92e0f0_0;
E_000001ff2f7916c0 .event/or E_000001ff2f7916c0/0, E_000001ff2f7916c0/1, E_000001ff2f7916c0/2, E_000001ff2f7916c0/3, E_000001ff2f7916c0/4, E_000001ff2f7916c0/5, E_000001ff2f7916c0/6;
L_000001ff2fa639e0 .part v000001ff2f953650_0, 12, 6;
L_000001ff2fa64de0 .part v000001ff2f953650_0, 8, 4;
L_000001ff2fa64e80 .part v000001ff2f953650_0, 4, 4;
L_000001ff2fa64f20 .part v000001ff2f953650_0, 0, 4;
L_000001ff2fa65740 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6f9f0;
L_000001ff2fa63bc0 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6fa38;
L_000001ff2fa659c0 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6fa80;
L_000001ff2fa65ba0 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6fac8;
L_000001ff2fa65ce0 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6fb10;
L_000001ff2fa63d00 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6fb58;
L_000001ff2fa64020 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6fba0;
L_000001ff2fa67ea0 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6fbe8;
L_000001ff2fa660a0 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6fc30;
L_000001ff2fa66320 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6fc78;
L_000001ff2fa67400 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6fcc0;
L_000001ff2fa66460 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6fd08;
L_000001ff2fa661e0 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6fd50;
L_000001ff2fa66500 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6fd98;
L_000001ff2fa665a0 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6fde0;
L_000001ff2fa670e0 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6fe28;
L_000001ff2fa67180 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6fe70;
L_000001ff2fa66e60 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6feb8;
L_000001ff2fa66640 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6ff00;
L_000001ff2fa66820 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6ff48;
L_000001ff2fa66000 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6ff90;
L_000001ff2fa67e00 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa6ffd8;
L_000001ff2fa67680 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa70020;
L_000001ff2fa67a40 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa70068;
L_000001ff2fa67360 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa700b0;
L_000001ff2fa67ae0 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa700f8;
L_000001ff2fa666e0 .cmp/eq 6, L_000001ff2fa639e0, L_000001ff2fa70140;
S_000001ff2f9431a0 .scope module, "u_forward_unit_a" "ternary_forward_unit" 5 866, 11 14 0, S_000001ff2f8fbcf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "ex_rs1";
    .port_info 1 /INPUT 6 "ex_rs2";
    .port_info 2 /INPUT 6 "mem_rd";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 6 "wb_rd";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
L_000001ff2f8422f0 .functor AND 1, v000001ff2f94fa50_0, L_000001ff2fad5c00, C4<1>, C4<1>;
L_000001ff2f8420c0 .functor AND 1, L_000001ff2f8422f0, L_000001ff2fad5ca0, C4<1>, C4<1>;
L_000001ff2f8423d0 .functor AND 1, v000001ff2f94fa50_0, L_000001ff2fad6420, C4<1>, C4<1>;
L_000001ff2f842130 .functor AND 1, L_000001ff2f8423d0, L_000001ff2fad4760, C4<1>, C4<1>;
L_000001ff2f8421a0 .functor AND 1, v000001ff2f94fa50_0, L_000001ff2fad5200, C4<1>, C4<1>;
L_000001ff2f841e20 .functor AND 1, L_000001ff2f8421a0, L_000001ff2fad62e0, C4<1>, C4<1>;
L_000001ff2f842280 .functor AND 1, v000001ff2f94fa50_0, L_000001ff2fad5340, C4<1>, C4<1>;
L_000001ff2f842440 .functor AND 1, L_000001ff2f842280, L_000001ff2fad4120, C4<1>, C4<1>;
v000001ff2f931cf0_0 .net *"_ivl_1", 0 0, L_000001ff2fad5c00;  1 drivers
v000001ff2f9312f0_0 .net *"_ivl_11", 0 0, L_000001ff2fad6420;  1 drivers
v000001ff2f930d50_0 .net *"_ivl_13", 0 0, L_000001ff2f8423d0;  1 drivers
v000001ff2f930e90_0 .net *"_ivl_15", 0 0, L_000001ff2fad4bc0;  1 drivers
v000001ff2f9326f0_0 .net *"_ivl_17", 0 0, L_000001ff2fad4760;  1 drivers
v000001ff2f931250_0 .net *"_ivl_21", 0 0, L_000001ff2fad5200;  1 drivers
v000001ff2f930f30_0 .net *"_ivl_23", 0 0, L_000001ff2f8421a0;  1 drivers
v000001ff2f931390_0 .net *"_ivl_25", 0 0, L_000001ff2fad5f20;  1 drivers
v000001ff2f931430_0 .net *"_ivl_27", 0 0, L_000001ff2fad62e0;  1 drivers
v000001ff2f9302b0_0 .net *"_ivl_3", 0 0, L_000001ff2f8422f0;  1 drivers
v000001ff2f930ad0_0 .net *"_ivl_31", 0 0, L_000001ff2fad5340;  1 drivers
v000001ff2f930530_0 .net *"_ivl_33", 0 0, L_000001ff2f842280;  1 drivers
v000001ff2f9314d0_0 .net *"_ivl_35", 0 0, L_000001ff2fad5700;  1 drivers
v000001ff2f931bb0_0 .net *"_ivl_37", 0 0, L_000001ff2fad4120;  1 drivers
L_000001ff2fa71340 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ff2f932790_0 .net/2u *"_ivl_40", 1 0, L_000001ff2fa71340;  1 drivers
L_000001ff2fa71388 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ff2f9323d0_0 .net/2u *"_ivl_42", 1 0, L_000001ff2fa71388;  1 drivers
L_000001ff2fa713d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f931ed0_0 .net/2u *"_ivl_44", 1 0, L_000001ff2fa713d0;  1 drivers
v000001ff2f9321f0_0 .net *"_ivl_46", 1 0, L_000001ff2fad6560;  1 drivers
v000001ff2f930710_0 .net *"_ivl_5", 0 0, L_000001ff2fad3f40;  1 drivers
L_000001ff2fa71418 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ff2f932290_0 .net/2u *"_ivl_50", 1 0, L_000001ff2fa71418;  1 drivers
L_000001ff2fa71460 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ff2f9308f0_0 .net/2u *"_ivl_52", 1 0, L_000001ff2fa71460;  1 drivers
L_000001ff2fa714a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f930170_0 .net/2u *"_ivl_54", 1 0, L_000001ff2fa714a8;  1 drivers
v000001ff2f932330_0 .net *"_ivl_56", 1 0, L_000001ff2fad3fe0;  1 drivers
v000001ff2f931a70_0 .net *"_ivl_7", 0 0, L_000001ff2fad5ca0;  1 drivers
v000001ff2f931930_0 .net "ex_rs1", 5 0, L_000001ff2fad48a0;  alias, 1 drivers
v000001ff2f9317f0_0 .net "ex_rs2", 5 0, L_000001ff2fad64c0;  alias, 1 drivers
v000001ff2f930350_0 .net "forward_a", 1 0, L_000001ff2fad6600;  alias, 1 drivers
v000001ff2f9307b0_0 .net "forward_b", 1 0, L_000001ff2fad3ea0;  alias, 1 drivers
v000001ff2f931890_0 .net "mem_fwd_a", 0 0, L_000001ff2f8420c0;  1 drivers
v000001ff2f931c50_0 .net "mem_fwd_b", 0 0, L_000001ff2f842130;  1 drivers
v000001ff2f930210_0 .net "mem_rd", 5 0, L_000001ff2fad5ac0;  alias, 1 drivers
v000001ff2f9303f0_0 .net "mem_reg_write", 0 0, v000001ff2f94fa50_0;  1 drivers
v000001ff2f932830_0 .net "wb_fwd_a", 0 0, L_000001ff2f841e20;  1 drivers
v000001ff2f931d90_0 .net "wb_fwd_b", 0 0, L_000001ff2f842440;  1 drivers
v000001ff2f930490_0 .net "wb_rd", 5 0, L_000001ff2fad5ac0;  alias, 1 drivers
v000001ff2f930670_0 .net "wb_reg_write", 0 0, v000001ff2f94fa50_0;  alias, 1 drivers
L_000001ff2fad5c00 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_a.addr_match, 1, L_000001ff2fad48a0, L_000001ff2fad5ac0 (v000001ff2f930c10_0, v000001ff2f931070_0) S_000001ff2f9437e0;
L_000001ff2fad3f40 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_a.is_r0, 1, L_000001ff2fad5ac0 (v000001ff2f932510_0) S_000001ff2f9410d0;
L_000001ff2fad5ca0 .reduce/nor L_000001ff2fad3f40;
L_000001ff2fad6420 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_a.addr_match, 1, L_000001ff2fad64c0, L_000001ff2fad5ac0 (v000001ff2f930c10_0, v000001ff2f931070_0) S_000001ff2f9437e0;
L_000001ff2fad4bc0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_a.is_r0, 1, L_000001ff2fad5ac0 (v000001ff2f932510_0) S_000001ff2f9410d0;
L_000001ff2fad4760 .reduce/nor L_000001ff2fad4bc0;
L_000001ff2fad5200 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_a.addr_match, 1, L_000001ff2fad48a0, L_000001ff2fad5ac0 (v000001ff2f930c10_0, v000001ff2f931070_0) S_000001ff2f9437e0;
L_000001ff2fad5f20 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_a.is_r0, 1, L_000001ff2fad5ac0 (v000001ff2f932510_0) S_000001ff2f9410d0;
L_000001ff2fad62e0 .reduce/nor L_000001ff2fad5f20;
L_000001ff2fad5340 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_a.addr_match, 1, L_000001ff2fad64c0, L_000001ff2fad5ac0 (v000001ff2f930c10_0, v000001ff2f931070_0) S_000001ff2f9437e0;
L_000001ff2fad5700 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_a.is_r0, 1, L_000001ff2fad5ac0 (v000001ff2f932510_0) S_000001ff2f9410d0;
L_000001ff2fad4120 .reduce/nor L_000001ff2fad5700;
L_000001ff2fad6560 .functor MUXZ 2, L_000001ff2fa713d0, L_000001ff2fa71388, L_000001ff2f841e20, C4<>;
L_000001ff2fad6600 .functor MUXZ 2, L_000001ff2fad6560, L_000001ff2fa71340, L_000001ff2f8420c0, C4<>;
L_000001ff2fad3fe0 .functor MUXZ 2, L_000001ff2fa714a8, L_000001ff2fa71460, L_000001ff2f842440, C4<>;
L_000001ff2fad3ea0 .functor MUXZ 2, L_000001ff2fad3fe0, L_000001ff2fa71418, L_000001ff2f842130, C4<>;
S_000001ff2f9437e0 .scope autofunction.vec4.s1, "addr_match" "addr_match" 11 41, 11 41 0, S_000001ff2f9431a0;
 .timescale -9 -12;
v000001ff2f930c10_0 .var "a", 5 0;
; Variable addr_match is vec4 return value of scope S_000001ff2f9437e0
v000001ff2f931070_0 .var "b", 5 0;
TD_tb_ternary_cpu.dut.u_forward_unit_a.addr_match ;
    %load/vec4 v000001ff2f930c10_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000001ff2f931070_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_15.93, 4;
    %load/vec4 v000001ff2f930c10_0;
    %parti/s 2, 2, 3;
    %load/vec4 v000001ff2f931070_0;
    %parti/s 2, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.93;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_15.92, 8;
    %load/vec4 v000001ff2f930c10_0;
    %parti/s 2, 4, 4;
    %load/vec4 v000001ff2f931070_0;
    %parti/s 2, 4, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.92;
    %ret/vec4 0, 0, 1;  Assign to addr_match (store_vec4_to_lval)
    %disable/flow S_000001ff2f9437e0;
    %end;
S_000001ff2f9410d0 .scope autofunction.vec4.s1, "is_r0" "is_r0" 11 46, 11 46 0, S_000001ff2f9431a0;
 .timescale -9 -12;
v000001ff2f932510_0 .var "addr", 5 0;
; Variable is_r0 is vec4 return value of scope S_000001ff2f9410d0
TD_tb_ternary_cpu.dut.u_forward_unit_a.is_r0 ;
    %load/vec4 v000001ff2f932510_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_16.95, 4;
    %load/vec4 v000001ff2f932510_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.95;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_16.94, 8;
    %load/vec4 v000001ff2f932510_0;
    %parti/s 2, 4, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.94;
    %ret/vec4 0, 0, 1;  Assign to is_r0 (store_vec4_to_lval)
    %disable/flow S_000001ff2f9410d0;
    %end;
S_000001ff2f943970 .scope module, "u_forward_unit_b" "ternary_forward_unit" 5 883, 11 14 0, S_000001ff2f8fbcf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "ex_rs1";
    .port_info 1 /INPUT 6 "ex_rs2";
    .port_info 2 /INPUT 6 "mem_rd";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 6 "wb_rd";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
L_000001ff2f841b80 .functor AND 1, v000001ff2f94fa50_0, L_000001ff2fad4300, C4<1>, C4<1>;
L_000001ff2f842600 .functor AND 1, L_000001ff2f841b80, L_000001ff2fad52a0, C4<1>, C4<1>;
L_000001ff2f842670 .functor AND 1, v000001ff2f94fa50_0, L_000001ff2fad50c0, C4<1>, C4<1>;
L_000001ff2f842bb0 .functor AND 1, L_000001ff2f842670, L_000001ff2fad4940, C4<1>, C4<1>;
L_000001ff2f842fa0 .functor AND 1, v000001ff2f94fa50_0, L_000001ff2fad43a0, C4<1>, C4<1>;
L_000001ff2f841bf0 .functor AND 1, L_000001ff2f842fa0, L_000001ff2fad4440, C4<1>, C4<1>;
L_000001ff2f8424b0 .functor AND 1, v000001ff2f94fa50_0, L_000001ff2fad44e0, C4<1>, C4<1>;
L_000001ff2f841560 .functor AND 1, L_000001ff2f8424b0, L_000001ff2fad4c60, C4<1>, C4<1>;
v000001ff2f934f90_0 .net *"_ivl_1", 0 0, L_000001ff2fad4300;  1 drivers
v000001ff2f934630_0 .net *"_ivl_11", 0 0, L_000001ff2fad50c0;  1 drivers
v000001ff2f933e10_0 .net *"_ivl_13", 0 0, L_000001ff2f842670;  1 drivers
v000001ff2f9341d0_0 .net *"_ivl_15", 0 0, L_000001ff2fad5660;  1 drivers
v000001ff2f933690_0 .net *"_ivl_17", 0 0, L_000001ff2fad4940;  1 drivers
v000001ff2f933230_0 .net *"_ivl_21", 0 0, L_000001ff2fad43a0;  1 drivers
v000001ff2f932d30_0 .net *"_ivl_23", 0 0, L_000001ff2f842fa0;  1 drivers
v000001ff2f932dd0_0 .net *"_ivl_25", 0 0, L_000001ff2fad49e0;  1 drivers
v000001ff2f9337d0_0 .net *"_ivl_27", 0 0, L_000001ff2fad4440;  1 drivers
v000001ff2f932fb0_0 .net *"_ivl_3", 0 0, L_000001ff2f841b80;  1 drivers
v000001ff2f9339b0_0 .net *"_ivl_31", 0 0, L_000001ff2fad44e0;  1 drivers
v000001ff2f9343b0_0 .net *"_ivl_33", 0 0, L_000001ff2f8424b0;  1 drivers
v000001ff2f934a90_0 .net *"_ivl_35", 0 0, L_000001ff2fad4580;  1 drivers
v000001ff2f933ff0_0 .net *"_ivl_37", 0 0, L_000001ff2fad4c60;  1 drivers
L_000001ff2fa71580 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ff2f932970_0 .net/2u *"_ivl_40", 1 0, L_000001ff2fa71580;  1 drivers
L_000001ff2fa715c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ff2f933b90_0 .net/2u *"_ivl_42", 1 0, L_000001ff2fa715c8;  1 drivers
L_000001ff2fa71610 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f9332d0_0 .net/2u *"_ivl_44", 1 0, L_000001ff2fa71610;  1 drivers
v000001ff2f932e70_0 .net *"_ivl_46", 1 0, L_000001ff2fad4f80;  1 drivers
v000001ff2f933550_0 .net *"_ivl_5", 0 0, L_000001ff2fad58e0;  1 drivers
L_000001ff2fa71658 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ff2f935030_0 .net/2u *"_ivl_50", 1 0, L_000001ff2fa71658;  1 drivers
L_000001ff2fa716a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ff2f934bd0_0 .net/2u *"_ivl_52", 1 0, L_000001ff2fa716a0;  1 drivers
L_000001ff2fa716e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f934810_0 .net/2u *"_ivl_54", 1 0, L_000001ff2fa716e8;  1 drivers
v000001ff2f933910_0 .net *"_ivl_56", 1 0, L_000001ff2fad4d00;  1 drivers
v000001ff2f933d70_0 .net *"_ivl_7", 0 0, L_000001ff2fad52a0;  1 drivers
v000001ff2f934e50_0 .net "ex_rs1", 5 0, L_000001ff2fad4080;  alias, 1 drivers
v000001ff2f934270_0 .net "ex_rs2", 5 0, L_000001ff2fad41c0;  alias, 1 drivers
v000001ff2f933c30_0 .net "forward_a", 1 0, L_000001ff2fad57a0;  alias, 1 drivers
v000001ff2f933cd0_0 .net "forward_b", 1 0, L_000001ff2fad4e40;  alias, 1 drivers
v000001ff2f9348b0_0 .net "mem_fwd_a", 0 0, L_000001ff2f842600;  1 drivers
v000001ff2f934770_0 .net "mem_fwd_b", 0 0, L_000001ff2f842bb0;  1 drivers
v000001ff2f934db0_0 .net "mem_rd", 5 0, L_000001ff2fad5ac0;  alias, 1 drivers
v000001ff2f933eb0_0 .net "mem_reg_write", 0 0, v000001ff2f94fa50_0;  alias, 1 drivers
v000001ff2f934950_0 .net "wb_fwd_a", 0 0, L_000001ff2f841bf0;  1 drivers
v000001ff2f933870_0 .net "wb_fwd_b", 0 0, L_000001ff2f841560;  1 drivers
v000001ff2f934130_0 .net "wb_rd", 5 0, L_000001ff2fad5ac0;  alias, 1 drivers
v000001ff2f9350d0_0 .net "wb_reg_write", 0 0, v000001ff2f94fa50_0;  alias, 1 drivers
L_000001ff2fad4300 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_b.addr_match, 1, L_000001ff2fad4080, L_000001ff2fad5ac0 (v000001ff2f932f10_0, v000001ff2f932a10_0) S_000001ff2f9405e0;
L_000001ff2fad58e0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_b.is_r0, 1, L_000001ff2fad5ac0 (v000001ff2f933af0_0) S_000001ff2f943c90;
L_000001ff2fad52a0 .reduce/nor L_000001ff2fad58e0;
L_000001ff2fad50c0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_b.addr_match, 1, L_000001ff2fad41c0, L_000001ff2fad5ac0 (v000001ff2f932f10_0, v000001ff2f932a10_0) S_000001ff2f9405e0;
L_000001ff2fad5660 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_b.is_r0, 1, L_000001ff2fad5ac0 (v000001ff2f933af0_0) S_000001ff2f943c90;
L_000001ff2fad4940 .reduce/nor L_000001ff2fad5660;
L_000001ff2fad43a0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_b.addr_match, 1, L_000001ff2fad4080, L_000001ff2fad5ac0 (v000001ff2f932f10_0, v000001ff2f932a10_0) S_000001ff2f9405e0;
L_000001ff2fad49e0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_b.is_r0, 1, L_000001ff2fad5ac0 (v000001ff2f933af0_0) S_000001ff2f943c90;
L_000001ff2fad4440 .reduce/nor L_000001ff2fad49e0;
L_000001ff2fad44e0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_b.addr_match, 1, L_000001ff2fad41c0, L_000001ff2fad5ac0 (v000001ff2f932f10_0, v000001ff2f932a10_0) S_000001ff2f9405e0;
L_000001ff2fad4580 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_b.is_r0, 1, L_000001ff2fad5ac0 (v000001ff2f933af0_0) S_000001ff2f943c90;
L_000001ff2fad4c60 .reduce/nor L_000001ff2fad4580;
L_000001ff2fad4f80 .functor MUXZ 2, L_000001ff2fa71610, L_000001ff2fa715c8, L_000001ff2f841bf0, C4<>;
L_000001ff2fad57a0 .functor MUXZ 2, L_000001ff2fad4f80, L_000001ff2fa71580, L_000001ff2f842600, C4<>;
L_000001ff2fad4d00 .functor MUXZ 2, L_000001ff2fa716e8, L_000001ff2fa716a0, L_000001ff2f841560, C4<>;
L_000001ff2fad4e40 .functor MUXZ 2, L_000001ff2fad4d00, L_000001ff2fa71658, L_000001ff2f842bb0, C4<>;
S_000001ff2f9405e0 .scope autofunction.vec4.s1, "addr_match" "addr_match" 11 41, 11 41 0, S_000001ff2f943970;
 .timescale -9 -12;
v000001ff2f932f10_0 .var "a", 5 0;
; Variable addr_match is vec4 return value of scope S_000001ff2f9405e0
v000001ff2f932a10_0 .var "b", 5 0;
TD_tb_ternary_cpu.dut.u_forward_unit_b.addr_match ;
    %load/vec4 v000001ff2f932f10_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000001ff2f932a10_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_17.97, 4;
    %load/vec4 v000001ff2f932f10_0;
    %parti/s 2, 2, 3;
    %load/vec4 v000001ff2f932a10_0;
    %parti/s 2, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.97;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_17.96, 8;
    %load/vec4 v000001ff2f932f10_0;
    %parti/s 2, 4, 4;
    %load/vec4 v000001ff2f932a10_0;
    %parti/s 2, 4, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.96;
    %ret/vec4 0, 0, 1;  Assign to addr_match (store_vec4_to_lval)
    %disable/flow S_000001ff2f9405e0;
    %end;
S_000001ff2f943c90 .scope autofunction.vec4.s1, "is_r0" "is_r0" 11 46, 11 46 0, S_000001ff2f943970;
 .timescale -9 -12;
v000001ff2f933af0_0 .var "addr", 5 0;
; Variable is_r0 is vec4 return value of scope S_000001ff2f943c90
TD_tb_ternary_cpu.dut.u_forward_unit_b.is_r0 ;
    %load/vec4 v000001ff2f933af0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_18.99, 4;
    %load/vec4 v000001ff2f933af0_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.99;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.98, 8;
    %load/vec4 v000001ff2f933af0_0;
    %parti/s 2, 4, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.98;
    %ret/vec4 0, 0, 1;  Assign to is_r0 (store_vec4_to_lval)
    %disable/flow S_000001ff2f943c90;
    %end;
S_000001ff2f941710 .scope module, "u_hazard_unit_a" "ternary_hazard_unit" 5 846, 12 11 0, S_000001ff2f8fbcf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_rs1";
    .port_info 1 /INPUT 6 "id_rs2";
    .port_info 2 /INPUT 1 "id_uses_rs1";
    .port_info 3 /INPUT 1 "id_uses_rs2";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 1 "ex_reg_write";
    .port_info 6 /INPUT 1 "ex_mem_read";
    .port_info 7 /INPUT 6 "mem_rd";
    .port_info 8 /INPUT 1 "mem_reg_write";
    .port_info 9 /OUTPUT 1 "pc_stall";
    .port_info 10 /OUTPUT 1 "if_id_stall";
    .port_info 11 /OUTPUT 1 "id_ex_flush";
L_000001ff2fa71268 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ff2f841fe0 .functor AND 1, L_000001ff2fa71268, v000001ff2f9531f0_0, C4<1>, C4<1>;
L_000001ff2f842de0 .functor AND 1, L_000001ff2f841fe0, L_000001ff2fad5d40, C4<1>, C4<1>;
L_000001ff2f842f30 .functor AND 1, L_000001ff2f842de0, L_000001ff2fad4da0, C4<1>, C4<1>;
L_000001ff2f842e50 .functor AND 1, L_000001ff2fad5e80, v000001ff2f9531f0_0, C4<1>, C4<1>;
L_000001ff2f841a30 .functor AND 1, L_000001ff2f842e50, L_000001ff2fad6240, C4<1>, C4<1>;
L_000001ff2f841cd0 .functor AND 1, L_000001ff2f841a30, L_000001ff2fad5160, C4<1>, C4<1>;
L_000001ff2f841db0 .functor AND 1, L_000001ff2fa71268, v000001ff2f94fa50_0, C4<1>, C4<1>;
L_000001ff2f842b40 .functor AND 1, L_000001ff2f841db0, L_000001ff2fad5520, C4<1>, C4<1>;
L_000001ff2f841790 .functor AND 1, L_000001ff2f842b40, L_000001ff2fad5840, C4<1>, C4<1>;
L_000001ff2f841640 .functor AND 1, L_000001ff2fad5e80, v000001ff2f94fa50_0, C4<1>, C4<1>;
L_000001ff2f8419c0 .functor AND 1, L_000001ff2f841640, L_000001ff2fad4b20, C4<1>, C4<1>;
L_000001ff2f841e90 .functor AND 1, L_000001ff2f8419c0, L_000001ff2fad55c0, C4<1>, C4<1>;
L_000001ff2f841870 .functor OR 1, L_000001ff2f842f30, L_000001ff2f841cd0, C4<0>, C4<0>;
L_000001ff2f842210 .functor AND 1, v000001ff2f9506d0_0, L_000001ff2f841870, C4<1>, C4<1>;
L_000001ff2f843010 .functor BUFZ 1, L_000001ff2f842210, C4<0>, C4<0>, C4<0>;
L_000001ff2f841480 .functor BUFZ 1, L_000001ff2f842210, C4<0>, C4<0>, C4<0>;
L_000001ff2f842830 .functor BUFZ 1, L_000001ff2f842210, C4<0>, C4<0>, C4<0>;
v000001ff2f933410_0 .net *"_ivl_1", 0 0, L_000001ff2f841fe0;  1 drivers
v000001ff2f934c70_0 .net *"_ivl_13", 0 0, L_000001ff2f842e50;  1 drivers
v000001ff2f9346d0_0 .net *"_ivl_15", 0 0, L_000001ff2fad6240;  1 drivers
v000001ff2f934090_0 .net *"_ivl_17", 0 0, L_000001ff2f841a30;  1 drivers
v000001ff2f934450_0 .net *"_ivl_19", 0 0, L_000001ff2fad6380;  1 drivers
v000001ff2f932bf0_0 .net *"_ivl_21", 0 0, L_000001ff2fad5160;  1 drivers
v000001ff2f933190_0 .net *"_ivl_25", 0 0, L_000001ff2f841db0;  1 drivers
v000001ff2f9344f0_0 .net *"_ivl_27", 0 0, L_000001ff2fad5520;  1 drivers
v000001ff2f932ab0_0 .net *"_ivl_29", 0 0, L_000001ff2f842b40;  1 drivers
v000001ff2f932b50_0 .net *"_ivl_3", 0 0, L_000001ff2fad5d40;  1 drivers
v000001ff2f9335f0_0 .net *"_ivl_31", 0 0, L_000001ff2fad4260;  1 drivers
v000001ff2f934590_0 .net *"_ivl_33", 0 0, L_000001ff2fad5840;  1 drivers
v000001ff2f934d10_0 .net *"_ivl_37", 0 0, L_000001ff2f841640;  1 drivers
v000001ff2f932c90_0 .net *"_ivl_39", 0 0, L_000001ff2fad4b20;  1 drivers
v000001ff2f933050_0 .net *"_ivl_41", 0 0, L_000001ff2f8419c0;  1 drivers
v000001ff2f934ef0_0 .net *"_ivl_43", 0 0, L_000001ff2fad5de0;  1 drivers
v000001ff2f9330f0_0 .net *"_ivl_45", 0 0, L_000001ff2fad55c0;  1 drivers
v000001ff2f9334b0_0 .net *"_ivl_49", 0 0, L_000001ff2f841870;  1 drivers
v000001ff2f9352b0_0 .net *"_ivl_5", 0 0, L_000001ff2f842de0;  1 drivers
v000001ff2f935ad0_0 .net *"_ivl_7", 0 0, L_000001ff2fad5480;  1 drivers
v000001ff2f935530_0 .net *"_ivl_9", 0 0, L_000001ff2fad4da0;  1 drivers
v000001ff2f935fd0_0 .net "ex_mem_read", 0 0, v000001ff2f9506d0_0;  1 drivers
v000001ff2f936930_0 .net "ex_rd", 5 0, L_000001ff2fad1880;  alias, 1 drivers
v000001ff2f937510_0 .net "ex_reg_write", 0 0, v000001ff2f9531f0_0;  1 drivers
v000001ff2f936a70_0 .net "id_ex_flush", 0 0, L_000001ff2f842830;  alias, 1 drivers
v000001ff2f935350_0 .net "id_rs1", 5 0, L_000001ff2fad2f00;  alias, 1 drivers
v000001ff2f9361b0_0 .net "id_rs2", 5 0, L_000001ff2fad3860;  alias, 1 drivers
v000001ff2f936f70_0 .net "id_uses_rs1", 0 0, L_000001ff2fa71268;  1 drivers
v000001ff2f937010_0 .net "id_uses_rs2", 0 0, L_000001ff2fad5e80;  1 drivers
v000001ff2f935d50_0 .net "if_id_stall", 0 0, L_000001ff2f841480;  alias, 1 drivers
v000001ff2f937150_0 .net "load_use_hazard", 0 0, L_000001ff2f842210;  1 drivers
v000001ff2f9370b0_0 .net "mem_rd", 5 0, L_000001ff2fad5ac0;  alias, 1 drivers
v000001ff2f936ed0_0 .net "mem_reg_write", 0 0, v000001ff2f94fa50_0;  alias, 1 drivers
v000001ff2f9355d0_0 .net "pc_stall", 0 0, L_000001ff2f843010;  alias, 1 drivers
v000001ff2f9371f0_0 .net "raw_hazard_ex_rs1", 0 0, L_000001ff2f842f30;  1 drivers
v000001ff2f937470_0 .net "raw_hazard_ex_rs2", 0 0, L_000001ff2f841cd0;  1 drivers
v000001ff2f936750_0 .net "raw_hazard_mem_rs1", 0 0, L_000001ff2f841790;  1 drivers
v000001ff2f937290_0 .net "raw_hazard_mem_rs2", 0 0, L_000001ff2f841e90;  1 drivers
L_000001ff2fad5d40 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_hazard_unit_a.addr_match, 1, L_000001ff2fad2f00, L_000001ff2fad1880 (v000001ff2f933370_0, v000001ff2f9349f0_0) S_000001ff2f943e20;
L_000001ff2fad5480 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_hazard_unit_a.is_r0, 1, L_000001ff2fad1880 (v000001ff2f934b30_0) S_000001ff2f941a30;
L_000001ff2fad4da0 .reduce/nor L_000001ff2fad5480;
L_000001ff2fad6240 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_hazard_unit_a.addr_match, 1, L_000001ff2fad3860, L_000001ff2fad1880 (v000001ff2f933370_0, v000001ff2f9349f0_0) S_000001ff2f943e20;
L_000001ff2fad6380 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_hazard_unit_a.is_r0, 1, L_000001ff2fad1880 (v000001ff2f934b30_0) S_000001ff2f941a30;
L_000001ff2fad5160 .reduce/nor L_000001ff2fad6380;
L_000001ff2fad5520 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_hazard_unit_a.addr_match, 1, L_000001ff2fad2f00, L_000001ff2fad5ac0 (v000001ff2f933370_0, v000001ff2f9349f0_0) S_000001ff2f943e20;
L_000001ff2fad4260 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_hazard_unit_a.is_r0, 1, L_000001ff2fad5ac0 (v000001ff2f934b30_0) S_000001ff2f941a30;
L_000001ff2fad5840 .reduce/nor L_000001ff2fad4260;
L_000001ff2fad4b20 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_hazard_unit_a.addr_match, 1, L_000001ff2fad3860, L_000001ff2fad5ac0 (v000001ff2f933370_0, v000001ff2f9349f0_0) S_000001ff2f943e20;
L_000001ff2fad5de0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_hazard_unit_a.is_r0, 1, L_000001ff2fad5ac0 (v000001ff2f934b30_0) S_000001ff2f941a30;
L_000001ff2fad55c0 .reduce/nor L_000001ff2fad5de0;
S_000001ff2f943e20 .scope autofunction.vec4.s1, "addr_match" "addr_match" 12 36, 12 36 0, S_000001ff2f941710;
 .timescale -9 -12;
v000001ff2f933370_0 .var "a", 5 0;
; Variable addr_match is vec4 return value of scope S_000001ff2f943e20
v000001ff2f9349f0_0 .var "b", 5 0;
TD_tb_ternary_cpu.dut.u_hazard_unit_a.addr_match ;
    %load/vec4 v000001ff2f933370_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000001ff2f9349f0_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_19.101, 4;
    %load/vec4 v000001ff2f933370_0;
    %parti/s 2, 2, 3;
    %load/vec4 v000001ff2f9349f0_0;
    %parti/s 2, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.101;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_19.100, 8;
    %load/vec4 v000001ff2f933370_0;
    %parti/s 2, 4, 4;
    %load/vec4 v000001ff2f9349f0_0;
    %parti/s 2, 4, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.100;
    %ret/vec4 0, 0, 1;  Assign to addr_match (store_vec4_to_lval)
    %disable/flow S_000001ff2f943e20;
    %end;
S_000001ff2f941a30 .scope autofunction.vec4.s1, "is_r0" "is_r0" 12 41, 12 41 0, S_000001ff2f941710;
 .timescale -9 -12;
v000001ff2f934b30_0 .var "addr", 5 0;
; Variable is_r0 is vec4 return value of scope S_000001ff2f941a30
TD_tb_ternary_cpu.dut.u_hazard_unit_a.is_r0 ;
    %load/vec4 v000001ff2f934b30_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_20.103, 4;
    %load/vec4 v000001ff2f934b30_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.103;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_20.102, 8;
    %load/vec4 v000001ff2f934b30_0;
    %parti/s 2, 4, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.102;
    %ret/vec4 0, 0, 1;  Assign to is_r0 (store_vec4_to_lval)
    %disable/flow S_000001ff2f941a30;
    %end;
S_000001ff2f940c20 .scope module, "u_predictor_a" "ternary_branch_predictor" 5 408, 13 16 0, S_000001ff2f8fbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "is_branch";
    .port_info 1 /INPUT 4 "branch_offset";
    .port_info 2 /OUTPUT 1 "predict_taken";
L_000001ff2f83fce0 .functor AND 1, v000001ff2f92bd50_0, v000001ff2f9362f0_0, C4<1>, C4<1>;
v000001ff2f937650_0 .net "branch_offset", 3 0, L_000001ff2fa652e0;  alias, 1 drivers
v000001ff2f9375b0_0 .net "is_branch", 0 0, v000001ff2f92bd50_0;  alias, 1 drivers
v000001ff2f9362f0_0 .var "offset_is_negative", 0 0;
v000001ff2f937330_0 .net "predict_taken", 0 0, L_000001ff2f83fce0;  alias, 1 drivers
E_000001ff2f791e40 .event anyedge, v000001ff2f92d1f0_0, v000001ff2f92d1f0_0;
S_000001ff2f940db0 .scope module, "u_predictor_b" "ternary_branch_predictor" 5 414, 13 16 0, S_000001ff2f8fbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "is_branch";
    .port_info 1 /INPUT 4 "branch_offset";
    .port_info 2 /OUTPUT 1 "predict_taken";
L_000001ff2f83fd50 .functor AND 1, v000001ff2f92dbf0_0, v000001ff2f936430_0, C4<1>, C4<1>;
v000001ff2f936070_0 .net "branch_offset", 3 0, L_000001ff2fa64f20;  alias, 1 drivers
v000001ff2f936110_0 .net "is_branch", 0 0, v000001ff2f92dbf0_0;  alias, 1 drivers
v000001ff2f936430_0 .var "offset_is_negative", 0 0;
v000001ff2f936b10_0 .net "predict_taken", 0 0, L_000001ff2f83fd50;  alias, 1 drivers
E_000001ff2f791280 .event anyedge, v000001ff2f930850_0, v000001ff2f930850_0;
S_000001ff2f940f40 .scope module, "u_regfile" "ternary_regfile" 5 430, 14 12 0, S_000001ff2f8fbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "rs1_a_addr";
    .port_info 3 /OUTPUT 54 "rs1_a_data";
    .port_info 4 /INPUT 4 "rs2_a_addr";
    .port_info 5 /OUTPUT 54 "rs2_a_data";
    .port_info 6 /INPUT 4 "rs1_b_addr";
    .port_info 7 /OUTPUT 54 "rs1_b_data";
    .port_info 8 /INPUT 4 "rs2_b_addr";
    .port_info 9 /OUTPUT 54 "rs2_b_data";
    .port_info 10 /INPUT 4 "rd_a_addr";
    .port_info 11 /INPUT 54 "rd_a_data";
    .port_info 12 /INPUT 1 "we_a";
    .port_info 13 /INPUT 4 "rd_b_addr";
    .port_info 14 /INPUT 54 "rd_b_data";
    .port_info 15 /INPUT 1 "we_b";
    .port_info 16 /INPUT 4 "dbg_reg_idx";
    .port_info 17 /OUTPUT 54 "dbg_reg_data";
P_000001ff2f336170 .param/l "NUM_REGS" 0 14 15, +C4<00000000000000000000000000001001>;
P_000001ff2f3361a8 .param/l "TRIT_WIDTH" 0 14 16, +C4<00000000000000000000000000011011>;
L_000001ff2f83ff10 .functor OR 1, L_000001ff2fa675e0, L_000001ff2fa67720, C4<0>, C4<0>;
v000001ff2f938230_0 .net/2u *"_ivl_100", 31 0, L_000001ff2fa67540;  1 drivers
v000001ff2f938910_0 .net *"_ivl_103", 31 0, L_000001ff2fa674a0;  1 drivers
L_000001ff2fa70a40 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff2f939770_0 .net *"_ivl_106", 27 0, L_000001ff2fa70a40;  1 drivers
L_000001ff2fa70a88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff2f938a50_0 .net/2u *"_ivl_107", 31 0, L_000001ff2fa70a88;  1 drivers
v000001ff2f9387d0_0 .net *"_ivl_109", 0 0, L_000001ff2fa675e0;  1 drivers
v000001ff2f939130_0 .net *"_ivl_111", 31 0, L_000001ff2fa66f00;  1 drivers
L_000001ff2fa70ad0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff2f938370_0 .net *"_ivl_114", 27 0, L_000001ff2fa70ad0;  1 drivers
L_000001ff2fa70b18 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v000001ff2f9398b0_0 .net/2u *"_ivl_115", 31 0, L_000001ff2fa70b18;  1 drivers
v000001ff2f939630_0 .net *"_ivl_117", 0 0, L_000001ff2fa67720;  1 drivers
v000001ff2f939ef0_0 .net *"_ivl_120", 0 0, L_000001ff2f83ff10;  1 drivers
v000001ff2f938050_0 .net *"_ivl_121", 53 0, L_000001ff2fa67b80;  1 drivers
v000001ff2f939d10_0 .net *"_ivl_123", 4 0, L_000001ff2fa677c0;  1 drivers
L_000001ff2fa70b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ff2f939590_0 .net *"_ivl_126", 0 0, L_000001ff2fa70b60;  1 drivers
v000001ff2f938e10_0 .net/2u *"_ivl_56", 31 0, L_000001ff2fa668c0;  1 drivers
L_000001ff2fa70920 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff2f937970_0 .net/2s *"_ivl_57", 31 0, L_000001ff2fa70920;  1 drivers
v000001ff2f937ab0_0 .net *"_ivl_59", 0 0, L_000001ff2fa66a00;  1 drivers
v000001ff2f938eb0_0 .net *"_ivl_61", 53 0, L_000001ff2fa66d20;  1 drivers
v000001ff2f938550_0 .net/2u *"_ivl_64", 31 0, L_000001ff2fa672c0;  1 drivers
v000001ff2f939db0_0 .net/2u *"_ivl_68", 31 0, L_000001ff2fa67c20;  1 drivers
L_000001ff2fa70968 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff2f9389b0_0 .net/2s *"_ivl_69", 31 0, L_000001ff2fa70968;  1 drivers
v000001ff2f938690_0 .net *"_ivl_71", 0 0, L_000001ff2fa663c0;  1 drivers
v000001ff2f938870_0 .net *"_ivl_73", 53 0, L_000001ff2fa66140;  1 drivers
v000001ff2f938af0_0 .net/2u *"_ivl_76", 31 0, L_000001ff2fa67040;  1 drivers
v000001ff2f937b50_0 .net/2u *"_ivl_80", 31 0, L_000001ff2fa67900;  1 drivers
L_000001ff2fa709b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff2f939f90_0 .net/2s *"_ivl_81", 31 0, L_000001ff2fa709b0;  1 drivers
v000001ff2f938b90_0 .net *"_ivl_83", 0 0, L_000001ff2fa66dc0;  1 drivers
v000001ff2f938190_0 .net *"_ivl_85", 53 0, L_000001ff2fa66aa0;  1 drivers
v000001ff2f9382d0_0 .net/2u *"_ivl_88", 31 0, L_000001ff2fa66be0;  1 drivers
v000001ff2f939310_0 .net/2u *"_ivl_92", 31 0, L_000001ff2fa679a0;  1 drivers
L_000001ff2fa709f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff2f939090_0 .net/2s *"_ivl_93", 31 0, L_000001ff2fa709f8;  1 drivers
v000001ff2f93a0d0_0 .net *"_ivl_95", 0 0, L_000001ff2fa66960;  1 drivers
v000001ff2f939950_0 .net *"_ivl_97", 53 0, L_000001ff2fa66b40;  1 drivers
v000001ff2f937f10_0 .net "clk", 0 0, v000001ff2f9562b0_0;  alias, 1 drivers
v000001ff2f9380f0_0 .net "dbg_reg_data", 53 0, L_000001ff2fa67cc0;  alias, 1 drivers
v000001ff2f9399f0_0 .net "dbg_reg_idx", 3 0, v000001ff2f955130_0;  alias, 1 drivers
v000001ff2f9396d0_0 .net "rd_a_addr", 3 0, v000001ff2f951e90_0;  1 drivers
v000001ff2f938d70_0 .net "rd_a_data", 53 0, L_000001ff2fa67d60;  alias, 1 drivers
v000001ff2f939c70_0 .net "rd_b_addr", 3 0, v000001ff2f951990_0;  1 drivers
v000001ff2f9391d0_0 .net "rd_b_data", 53 0, L_000001ff2fa65240;  alias, 1 drivers
v000001ff2f938c30 .array "regs", 0 8, 53 0;
v000001ff2f93a030_0 .net "rs1_a_addr", 3 0, L_000001ff2fa64840;  alias, 1 drivers
v000001ff2f9393b0_0 .net "rs1_a_data", 53 0, L_000001ff2fa67860;  alias, 1 drivers
v000001ff2f938410_0 .net "rs1_b_addr", 3 0, L_000001ff2fa64e80;  alias, 1 drivers
v000001ff2f9385f0_0 .net "rs1_b_data", 53 0, L_000001ff2fa66280;  alias, 1 drivers
v000001ff2f938730_0 .net "rs2_a_addr", 3 0, L_000001ff2fa652e0;  alias, 1 drivers
v000001ff2f937a10_0 .net "rs2_a_data", 53 0, L_000001ff2fa66780;  alias, 1 drivers
v000001ff2f938cd0_0 .net "rs2_b_addr", 3 0, L_000001ff2fa64f20;  alias, 1 drivers
v000001ff2f938f50_0 .net "rs2_b_data", 53 0, L_000001ff2fa66c80;  alias, 1 drivers
v000001ff2f9394f0_0 .net "rst_n", 0 0, v000001ff2f956490_0;  alias, 1 drivers
v000001ff2f938ff0_0 .net "we_a", 0 0, L_000001ff2f83ff80;  alias, 1 drivers
v000001ff2f939450_0 .net "we_b", 0 0, L_000001ff2f83fff0;  alias, 1 drivers
v000001ff2f939a90_0 .net "zero_val", 53 0, L_000001ff2fa66fa0;  1 drivers
E_000001ff2f791b80/0 .event negedge, v000001ff2f9394f0_0;
E_000001ff2f791b80/1 .event posedge, v000001ff2f937f10_0;
E_000001ff2f791b80 .event/or E_000001ff2f791b80/0, E_000001ff2f791b80/1;
L_000001ff2fa70188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa701d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa70218 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa70260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_000001ff2fa66fa0_0_0 .concat8 [ 2 2 2 2], L_000001ff2fa70188, L_000001ff2fa701d0, L_000001ff2fa70218, L_000001ff2fa70260;
L_000001ff2fa702a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa702f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa70338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa70380 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_000001ff2fa66fa0_0_4 .concat8 [ 2 2 2 2], L_000001ff2fa702a8, L_000001ff2fa702f0, L_000001ff2fa70338, L_000001ff2fa70380;
L_000001ff2fa703c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa70410 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa70458 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa704a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_000001ff2fa66fa0_0_8 .concat8 [ 2 2 2 2], L_000001ff2fa703c8, L_000001ff2fa70410, L_000001ff2fa70458, L_000001ff2fa704a0;
L_000001ff2fa704e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa70530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa70578 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa705c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_000001ff2fa66fa0_0_12 .concat8 [ 2 2 2 2], L_000001ff2fa704e8, L_000001ff2fa70530, L_000001ff2fa70578, L_000001ff2fa705c0;
L_000001ff2fa70608 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa70650 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa70698 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa706e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_000001ff2fa66fa0_0_16 .concat8 [ 2 2 2 2], L_000001ff2fa70608, L_000001ff2fa70650, L_000001ff2fa70698, L_000001ff2fa706e0;
L_000001ff2fa70728 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa70770 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa707b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa70800 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_000001ff2fa66fa0_0_20 .concat8 [ 2 2 2 2], L_000001ff2fa70728, L_000001ff2fa70770, L_000001ff2fa707b8, L_000001ff2fa70800;
L_000001ff2fa70848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa70890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa708d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_000001ff2fa66fa0_0_24 .concat8 [ 2 2 2 0], L_000001ff2fa70848, L_000001ff2fa70890, L_000001ff2fa708d8;
LS_000001ff2fa66fa0_1_0 .concat8 [ 8 8 8 8], LS_000001ff2fa66fa0_0_0, LS_000001ff2fa66fa0_0_4, LS_000001ff2fa66fa0_0_8, LS_000001ff2fa66fa0_0_12;
LS_000001ff2fa66fa0_1_4 .concat8 [ 8 8 6 0], LS_000001ff2fa66fa0_0_16, LS_000001ff2fa66fa0_0_20, LS_000001ff2fa66fa0_0_24;
L_000001ff2fa66fa0 .concat8 [ 32 22 0 0], LS_000001ff2fa66fa0_1_0, LS_000001ff2fa66fa0_1_4;
L_000001ff2fa668c0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, 32, L_000001ff2fa64840 (v000001ff2f935f30_0) S_000001ff2f944140;
L_000001ff2fa66a00 .cmp/eq 32, L_000001ff2fa668c0, L_000001ff2fa70920;
L_000001ff2fa66d20 .array/port v000001ff2f938c30, L_000001ff2fa672c0;
L_000001ff2fa672c0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, 32, L_000001ff2fa64840 (v000001ff2f935f30_0) S_000001ff2f944140;
L_000001ff2fa67860 .functor MUXZ 54, L_000001ff2fa66d20, L_000001ff2fa66fa0, L_000001ff2fa66a00, C4<>;
L_000001ff2fa67c20 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, 32, L_000001ff2fa652e0 (v000001ff2f935f30_0) S_000001ff2f944140;
L_000001ff2fa663c0 .cmp/eq 32, L_000001ff2fa67c20, L_000001ff2fa70968;
L_000001ff2fa66140 .array/port v000001ff2f938c30, L_000001ff2fa67040;
L_000001ff2fa67040 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, 32, L_000001ff2fa652e0 (v000001ff2f935f30_0) S_000001ff2f944140;
L_000001ff2fa66780 .functor MUXZ 54, L_000001ff2fa66140, L_000001ff2fa66fa0, L_000001ff2fa663c0, C4<>;
L_000001ff2fa67900 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, 32, L_000001ff2fa64e80 (v000001ff2f935f30_0) S_000001ff2f944140;
L_000001ff2fa66dc0 .cmp/eq 32, L_000001ff2fa67900, L_000001ff2fa709b0;
L_000001ff2fa66aa0 .array/port v000001ff2f938c30, L_000001ff2fa66be0;
L_000001ff2fa66be0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, 32, L_000001ff2fa64e80 (v000001ff2f935f30_0) S_000001ff2f944140;
L_000001ff2fa66280 .functor MUXZ 54, L_000001ff2fa66aa0, L_000001ff2fa66fa0, L_000001ff2fa66dc0, C4<>;
L_000001ff2fa679a0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, 32, L_000001ff2fa64f20 (v000001ff2f935f30_0) S_000001ff2f944140;
L_000001ff2fa66960 .cmp/eq 32, L_000001ff2fa679a0, L_000001ff2fa709f8;
L_000001ff2fa66b40 .array/port v000001ff2f938c30, L_000001ff2fa67540;
L_000001ff2fa67540 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, 32, L_000001ff2fa64f20 (v000001ff2f935f30_0) S_000001ff2f944140;
L_000001ff2fa66c80 .functor MUXZ 54, L_000001ff2fa66b40, L_000001ff2fa66fa0, L_000001ff2fa66960, C4<>;
L_000001ff2fa674a0 .concat [ 4 28 0 0], v000001ff2f955130_0, L_000001ff2fa70a40;
L_000001ff2fa675e0 .cmp/eq 32, L_000001ff2fa674a0, L_000001ff2fa70a88;
L_000001ff2fa66f00 .concat [ 4 28 0 0], v000001ff2f955130_0, L_000001ff2fa70ad0;
L_000001ff2fa67720 .cmp/ge 32, L_000001ff2fa66f00, L_000001ff2fa70b18;
L_000001ff2fa67b80 .array/port v000001ff2f938c30, L_000001ff2fa677c0;
L_000001ff2fa677c0 .concat [ 4 1 0 0], v000001ff2f955130_0, L_000001ff2fa70b60;
L_000001ff2fa67cc0 .functor MUXZ 54, L_000001ff2fa67b80, L_000001ff2fa66fa0, L_000001ff2f83ff10, C4<>;
S_000001ff2f941260 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 14 145, 14 145 0, S_000001ff2f940f40;
 .timescale 0 0;
v000001ff2f936390_0 .var/2s "i", 31 0;
S_000001ff2f945590 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 14 146, 14 146 0, S_000001ff2f941260;
 .timescale 0 0;
v000001ff2f935a30_0 .var/2s "j", 31 0;
S_000001ff2f945720 .scope task, "display_regs" "display_regs" 14 185, 14 185 0, S_000001ff2f940f40;
 .timescale 0 0;
TD_tb_ternary_cpu.dut.u_regfile.display_regs ;
    %vpi_call/w 14 186 "$display", "=== Register File ===" {0 0 0};
    %fork t_1, S_000001ff2f944910;
    %jmp t_0;
    .scope S_000001ff2f944910;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f936c50_0, 0, 32;
T_21.104 ;
    %load/vec4 v000001ff2f936c50_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_21.105, 5;
    %alloc S_000001ff2f9471b0;
    %load/vec4 v000001ff2f936c50_0;
    %store/vec4 v000001ff2f935cb0_0, 0, 32;
    %callf/str TD_tb_ternary_cpu.dut.u_regfile.reg_to_string, S_000001ff2f9471b0;
    %free S_000001ff2f9471b0;
    %alloc S_000001ff2f14ffe0;
    %ix/getv/s 4, v000001ff2f936c50_0;
    %load/vec4a v000001ff2f938c30, 4;
    %store/vec4 v000001ff2f7e3930_0, 0, 54;
    %callf/vec4 TD_ternary_pkg.ternary_to_bin, S_000001ff2f14ffe0;
    %free S_000001ff2f14ffe0;
    %vpi_call/w 14 188 "$display", "R%0d: %s (dec: %0d)", v000001ff2f936c50_0, S<0,str>, S<0,vec4,s32> {1 0 1};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f936c50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f936c50_0, 0, 32;
    %jmp T_21.104;
T_21.105 ;
    %end;
    .scope S_000001ff2f945720;
t_0 %join;
    %vpi_call/w 14 191 "$display", "====================" {0 0 0};
    %end;
S_000001ff2f944910 .scope begin, "$ivl_for_loop10" "$ivl_for_loop10" 14 187, 14 187 0, S_000001ff2f945720;
 .timescale 0 0;
v000001ff2f936c50_0 .var/2s "i", 31 0;
S_000001ff2f9474d0 .scope generate, "gen_zero[0]" "gen_zero[0]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f791340 .param/l "gi" 0 14 109, +C4<00>;
v000001ff2f9364d0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa70188;  1 drivers
S_000001ff2f945400 .scope generate, "gen_zero[1]" "gen_zero[1]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f791380 .param/l "gi" 0 14 109, +C4<01>;
v000001ff2f9376f0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa701d0;  1 drivers
S_000001ff2f946530 .scope generate, "gen_zero[2]" "gen_zero[2]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f791880 .param/l "gi" 0 14 109, +C4<010>;
v000001ff2f936570_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa70218;  1 drivers
S_000001ff2f947340 .scope generate, "gen_zero[3]" "gen_zero[3]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f791d80 .param/l "gi" 0 14 109, +C4<011>;
v000001ff2f936610_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa70260;  1 drivers
S_000001ff2f9458b0 .scope generate, "gen_zero[4]" "gen_zero[4]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f791200 .param/l "gi" 0 14 109, +C4<0100>;
v000001ff2f9366b0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa702a8;  1 drivers
S_000001ff2f946b70 .scope generate, "gen_zero[5]" "gen_zero[5]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f7912c0 .param/l "gi" 0 14 109, +C4<0101>;
v000001ff2f935670_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa702f0;  1 drivers
S_000001ff2f947660 .scope generate, "gen_zero[6]" "gen_zero[6]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f7913c0 .param/l "gi" 0 14 109, +C4<0110>;
v000001ff2f9367f0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa70338;  1 drivers
S_000001ff2f945a40 .scope generate, "gen_zero[7]" "gen_zero[7]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f791400 .param/l "gi" 0 14 109, +C4<0111>;
v000001ff2f936890_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa70380;  1 drivers
S_000001ff2f945bd0 .scope generate, "gen_zero[8]" "gen_zero[8]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f791440 .param/l "gi" 0 14 109, +C4<01000>;
v000001ff2f937790_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa703c8;  1 drivers
S_000001ff2f9466c0 .scope generate, "gen_zero[9]" "gen_zero[9]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f792100 .param/l "gi" 0 14 109, +C4<01001>;
v000001ff2f936250_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa70410;  1 drivers
S_000001ff2f944780 .scope generate, "gen_zero[10]" "gen_zero[10]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f791bc0 .param/l "gi" 0 14 109, +C4<01010>;
v000001ff2f9369d0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa70458;  1 drivers
S_000001ff2f946210 .scope generate, "gen_zero[11]" "gen_zero[11]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f791240 .param/l "gi" 0 14 109, +C4<01011>;
v000001ff2f935490_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa704a0;  1 drivers
S_000001ff2f9477f0 .scope generate, "gen_zero[12]" "gen_zero[12]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f791680 .param/l "gi" 0 14 109, +C4<01100>;
v000001ff2f935b70_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa704e8;  1 drivers
S_000001ff2f944aa0 .scope generate, "gen_zero[13]" "gen_zero[13]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f791780 .param/l "gi" 0 14 109, +C4<01101>;
v000001ff2f935850_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa70530;  1 drivers
S_000001ff2f947e30 .scope generate, "gen_zero[14]" "gen_zero[14]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f791700 .param/l "gi" 0 14 109, +C4<01110>;
v000001ff2f935170_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa70578;  1 drivers
S_000001ff2f947980 .scope generate, "gen_zero[15]" "gen_zero[15]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f791c40 .param/l "gi" 0 14 109, +C4<01111>;
v000001ff2f936bb0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa705c0;  1 drivers
S_000001ff2f945d60 .scope generate, "gen_zero[16]" "gen_zero[16]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f791740 .param/l "gi" 0 14 109, +C4<010000>;
v000001ff2f937830_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa70608;  1 drivers
S_000001ff2f9442d0 .scope generate, "gen_zero[17]" "gen_zero[17]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f791fc0 .param/l "gi" 0 14 109, +C4<010001>;
v000001ff2f936cf0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa70650;  1 drivers
S_000001ff2f944f50 .scope generate, "gen_zero[18]" "gen_zero[18]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f791c80 .param/l "gi" 0 14 109, +C4<010010>;
v000001ff2f936e30_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa70698;  1 drivers
S_000001ff2f947020 .scope generate, "gen_zero[19]" "gen_zero[19]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f791480 .param/l "gi" 0 14 109, +C4<010011>;
v000001ff2f9378d0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa706e0;  1 drivers
S_000001ff2f946e90 .scope generate, "gen_zero[20]" "gen_zero[20]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f791980 .param/l "gi" 0 14 109, +C4<010100>;
v000001ff2f936d90_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa70728;  1 drivers
S_000001ff2f946850 .scope generate, "gen_zero[21]" "gen_zero[21]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f792000 .param/l "gi" 0 14 109, +C4<010101>;
v000001ff2f935710_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa70770;  1 drivers
S_000001ff2f9469e0 .scope generate, "gen_zero[22]" "gen_zero[22]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f791300 .param/l "gi" 0 14 109, +C4<010110>;
v000001ff2f935210_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa707b8;  1 drivers
S_000001ff2f947b10 .scope generate, "gen_zero[23]" "gen_zero[23]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f7914c0 .param/l "gi" 0 14 109, +C4<010111>;
v000001ff2f9373d0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa70800;  1 drivers
S_000001ff2f946080 .scope generate, "gen_zero[24]" "gen_zero[24]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f791ac0 .param/l "gi" 0 14 109, +C4<011000>;
v000001ff2f9357b0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa70848;  1 drivers
S_000001ff2f944c30 .scope generate, "gen_zero[25]" "gen_zero[25]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f792080 .param/l "gi" 0 14 109, +C4<011001>;
v000001ff2f9358f0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa70890;  1 drivers
S_000001ff2f947ca0 .scope generate, "gen_zero[26]" "gen_zero[26]" 14 109, 14 109 0, S_000001ff2f940f40;
 .timescale 0 0;
P_000001ff2f7917c0 .param/l "gi" 0 14 109, +C4<011010>;
v000001ff2f935990_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa708d8;  1 drivers
S_000001ff2f9471b0 .scope autofunction.str, "reg_to_string" "reg_to_string" 14 170, 14 170 0, S_000001ff2f940f40;
 .timescale 0 0;
v000001ff2f935cb0_0 .var/2s "idx", 31 0;
; Variable reg_to_string is string return value of scope S_000001ff2f9471b0
v000001ff2f935e90_0 .var/str "s";
TD_tb_ternary_cpu.dut.u_regfile.reg_to_string ;
    %pushi/str "";
    %store/str v000001ff2f935e90_0;
    %fork t_3, S_000001ff2f944dc0;
    %jmp t_2;
    .scope S_000001ff2f944dc0;
t_3 ;
    %pushi/vec4 26, 0, 32;
    %store/vec4 v000001ff2f935c10_0, 0, 32;
T_22.106 ;
    %load/vec4 v000001ff2f935c10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_22.107, 5;
    %ix/getv/s 4, v000001ff2f935cb0_0;
    %load/vec4a v000001ff2f938c30, 4;
    %load/vec4 v000001ff2f935c10_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.108, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.109, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.110, 6;
    %load/str v000001ff2f935e90_0;
    %concati/str "?";
    %store/str v000001ff2f935e90_0;
    %jmp T_22.112;
T_22.108 ;
    %load/str v000001ff2f935e90_0;
    %concati/str "-";
    %store/str v000001ff2f935e90_0;
    %jmp T_22.112;
T_22.109 ;
    %load/str v000001ff2f935e90_0;
    %concati/str "0";
    %store/str v000001ff2f935e90_0;
    %jmp T_22.112;
T_22.110 ;
    %load/str v000001ff2f935e90_0;
    %concati/str "+";
    %store/str v000001ff2f935e90_0;
    %jmp T_22.112;
T_22.112 ;
    %pop/vec4 1;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v000001ff2f935c10_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v000001ff2f935c10_0, 0, 32;
    %jmp T_22.106;
T_22.107 ;
    %end;
    .scope S_000001ff2f9471b0;
t_2 %join;
    %load/str v000001ff2f935e90_0;
    %ret/str 0; Assign to reg_to_string
    %disable/flow S_000001ff2f9471b0;
    %end;
S_000001ff2f944dc0 .scope autobegin, "$ivl_for_loop9" "$ivl_for_loop9" 14 173, 14 173 0, S_000001ff2f9471b0;
 .timescale 0 0;
v000001ff2f935c10_0 .var/2s "i", 31 0;
S_000001ff2f944140 .scope autofunction.vec2.u32, "trit2_to_index" "trit2_to_index" 14 79, 14 79 0, S_000001ff2f940f40;
 .timescale 0 0;
v000001ff2f935f30_0 .var "addr", 3 0;
v000001ff2f939810_0 .var/2s "result", 31 0;
; Variable trit2_to_index is bool return value of scope S_000001ff2f944140
v000001ff2f939e50_0 .var/2s "val0", 31 0;
v000001ff2f939270_0 .var/2s "val1", 31 0;
TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index ;
    %load/vec4 v000001ff2f935f30_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.113, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.114, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.115, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f939e50_0, 0, 32;
    %jmp T_23.117;
T_23.113 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f939e50_0, 0, 32;
    %jmp T_23.117;
T_23.114 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001ff2f939e50_0, 0, 32;
    %jmp T_23.117;
T_23.115 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001ff2f939e50_0, 0, 32;
    %jmp T_23.117;
T_23.117 ;
    %pop/vec4 1;
    %load/vec4 v000001ff2f935f30_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.118, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.119, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.120, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f939270_0, 0, 32;
    %jmp T_23.122;
T_23.118 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f939270_0, 0, 32;
    %jmp T_23.122;
T_23.119 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001ff2f939270_0, 0, 32;
    %jmp T_23.122;
T_23.120 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000001ff2f939270_0, 0, 32;
    %jmp T_23.122;
T_23.122 ;
    %pop/vec4 1;
    %load/vec4 v000001ff2f939e50_0;
    %load/vec4 v000001ff2f939270_0;
    %add;
    %cast2;
    %store/vec4 v000001ff2f939810_0, 0, 32;
    %load/vec4 v000001ff2f939810_0;
    %cmpi/s 9, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_23.123, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f939810_0, 0, 32;
T_23.123 ;
    %load/vec4 v000001ff2f939810_0;
    %ret/vec4 0, 0, 32;  Assign to trit2_to_index (store_vec4_to_lval)
    %disable/flow S_000001ff2f944140;
    %end;
S_000001ff2f946d00 .scope autofunction.vec4.s18, "encode_instr" "encode_instr" 4 150, 4 150 0, S_000001ff2f1e2710;
 .timescale -9 -12;
; Variable encode_instr is vec4 return value of scope S_000001ff2f946d00
v000001ff2f9567b0_0 .var "instr", 17 0;
v000001ff2f955270_0 .var "opcode", 5 0;
v000001ff2f955810_0 .var "rd", 3 0;
v000001ff2f956170_0 .var "rs1", 3 0;
v000001ff2f954d70_0 .var "rs2_imm", 3 0;
TD_tb_ternary_cpu.encode_instr ;
    %load/vec4 v000001ff2f955270_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f9567b0_0, 4, 6;
    %load/vec4 v000001ff2f955810_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f9567b0_0, 4, 4;
    %load/vec4 v000001ff2f956170_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f9567b0_0, 4, 4;
    %load/vec4 v000001ff2f954d70_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f9567b0_0, 4, 4;
    %load/vec4 v000001ff2f9567b0_0;
    %ret/vec4 0, 0, 18;  Assign to encode_instr (store_vec4_to_lval)
    %disable/flow S_000001ff2f946d00;
    %end;
S_000001ff2f9450e0 .scope autofunction.vec2.u32, "trit8_to_int" "trit8_to_int" 4 118, 4 118 0, S_000001ff2f1e2710;
 .timescale -9 -12;
v000001ff2f956670_0 .var/2s "i", 31 0;
v000001ff2f955e50_0 .var/2s "power3", 31 0;
v000001ff2f956d50_0 .var/2s "result", 31 0;
; Variable trit8_to_int is bool return value of scope S_000001ff2f9450e0
v000001ff2f956530_0 .var "val", 15 0;
TD_tb_ternary_cpu.trit8_to_int ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f956d50_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001ff2f955e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f956670_0, 0, 32;
T_25.125 ;
    %load/vec4 v000001ff2f956670_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_25.126, 5;
    %load/vec4 v000001ff2f956530_0;
    %load/vec4 v000001ff2f956670_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.127, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.128, 6;
    %jmp T_25.130;
T_25.127 ;
    %load/vec4 v000001ff2f956d50_0;
    %load/vec4 v000001ff2f955e50_0;
    %sub;
    %cast2;
    %store/vec4 v000001ff2f956d50_0, 0, 32;
    %jmp T_25.130;
T_25.128 ;
    %load/vec4 v000001ff2f956d50_0;
    %load/vec4 v000001ff2f955e50_0;
    %add;
    %cast2;
    %store/vec4 v000001ff2f956d50_0, 0, 32;
    %jmp T_25.130;
T_25.130 ;
    %pop/vec4 1;
    %load/vec4 v000001ff2f955e50_0;
    %muli 3, 0, 32;
    %cast2;
    %store/vec4 v000001ff2f955e50_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f956670_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f956670_0, 0, 32;
    %jmp T_25.125;
T_25.126 ;
    %load/vec4 v000001ff2f956d50_0;
    %ret/vec4 0, 0, 32;  Assign to trit8_to_int (store_vec4_to_lval)
    %disable/flow S_000001ff2f9450e0;
    %end;
S_000001ff2f945ef0 .scope autofunction.vec2.u32, "trit9_to_int" "trit9_to_int" 4 133, 4 133 0, S_000001ff2f1e2710;
 .timescale -9 -12;
v000001ff2f955f90_0 .var/2s "i", 31 0;
v000001ff2f955590_0 .var/2s "power3", 31 0;
v000001ff2f957110_0 .var/2s "result", 31 0;
; Variable trit9_to_int is bool return value of scope S_000001ff2f945ef0
v000001ff2f9558b0_0 .var "val", 17 0;
TD_tb_ternary_cpu.trit9_to_int ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f957110_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001ff2f955590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f955f90_0, 0, 32;
T_26.131 ;
    %load/vec4 v000001ff2f955f90_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_26.132, 5;
    %load/vec4 v000001ff2f9558b0_0;
    %load/vec4 v000001ff2f955f90_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.133, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.134, 6;
    %jmp T_26.136;
T_26.133 ;
    %load/vec4 v000001ff2f957110_0;
    %load/vec4 v000001ff2f955590_0;
    %sub;
    %cast2;
    %store/vec4 v000001ff2f957110_0, 0, 32;
    %jmp T_26.136;
T_26.134 ;
    %load/vec4 v000001ff2f957110_0;
    %load/vec4 v000001ff2f955590_0;
    %add;
    %cast2;
    %store/vec4 v000001ff2f957110_0, 0, 32;
    %jmp T_26.136;
T_26.136 ;
    %pop/vec4 1;
    %load/vec4 v000001ff2f955590_0;
    %muli 3, 0, 32;
    %cast2;
    %store/vec4 v000001ff2f955590_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f955f90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f955f90_0, 0, 32;
    %jmp T_26.131;
T_26.132 ;
    %load/vec4 v000001ff2f957110_0;
    %ret/vec4 0, 0, 32;  Assign to trit9_to_int (store_vec4_to_lval)
    %disable/flow S_000001ff2f945ef0;
    %end;
S_000001ff2f9463a0 .scope autotask, "verify_register" "verify_register" 4 285, 4 285 0, S_000001ff2f1e2710;
 .timescale -9 -12;
v000001ff2f954af0_0 .var/2s "actual_val", 31 0;
v000001ff2f956030_0 .var/2s "expected_val", 31 0;
v000001ff2f955310_0 .var/str "msg";
v000001ff2f9553b0_0 .var/2s "reg_num", 31 0;
TD_tb_ternary_cpu.verify_register ;
    %load/vec4 v000001ff2f9553b0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001ff2f955130_0, 0, 4;
    %delay 1000, 0;
    %alloc S_000001ff2f14ffe0;
    %load/vec4 v000001ff2f956850_0;
    %store/vec4 v000001ff2f7e3930_0, 0, 54;
    %callf/vec4 TD_ternary_pkg.ternary_to_bin, S_000001ff2f14ffe0;
    %free S_000001ff2f14ffe0;
    %cast2;
    %store/vec4 v000001ff2f954af0_0, 0, 32;
    %load/vec4 v000001ff2f954af0_0;
    %load/vec4 v000001ff2f956030_0;
    %cmp/e;
    %jmp/0xz  T_27.137, 4;
    %vpi_call/w 4 295 "$display", "[PASS] %s: Expected=%0d, Got=%0d", v000001ff2f955310_0, v000001ff2f956030_0, v000001ff2f954af0_0 {0 0 0};
    %jmp T_27.138;
T_27.137 ;
    %vpi_call/w 4 297 "$display", "[FAIL] %s: Expected=%0d, Got=%0d", v000001ff2f955310_0, v000001ff2f956030_0, v000001ff2f954af0_0 {0 0 0};
T_27.138 ;
    %end;
S_000001ff2f232420 .scope module, "ternary_adder_configurable" "ternary_adder_configurable" 15 16;
 .timescale 0 0;
    .port_info 0 /INPUT 54 "a";
    .port_info 1 /INPUT 54 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 54 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_000001ff2f3365f0 .param/l "USE_CLA" 0 15 20, C4<0>;
P_000001ff2f336628 .param/l "WIDTH" 0 15 19, +C4<00000000000000000000000000011011>;
o000001ff2f8c5d58 .functor BUFZ 54, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ff2f95cd90_0 .net "a", 53 0, o000001ff2f8c5d58;  0 drivers
o000001ff2f8c5d88 .functor BUFZ 54, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ff2f95ce30_0 .net "b", 53 0, o000001ff2f8c5d88;  0 drivers
o000001ff2f8c5de8 .functor BUFZ 2, C4<zz>; HiZ drive
v000001ff2f95de70_0 .net "cin", 1 0, o000001ff2f8c5de8;  0 drivers
v000001ff2f95df10_0 .net "cout", 1 0, L_000001ff2fb01ff0;  1 drivers
v000001ff2f95c6b0_0 .net "sum", 53 0, L_000001ff2fb00790;  1 drivers
S_000001ff2f944460 .scope generate, "gen_ripple" "gen_ripple" 15 30, 15 30 0, S_000001ff2f232420;
 .timescale 0 0;
S_000001ff2f9445f0 .scope module, "u_adder" "ternary_adder" 15 41, 7 7 0, S_000001ff2f944460;
 .timescale 0 0;
    .port_info 0 /INPUT 54 "a";
    .port_info 1 /INPUT 54 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 54 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_000001ff2f791800 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000011011>;
L_000001ff2f8429f0 .functor BUFZ 2, o000001ff2f8c5de8, C4<00>, C4<00>, C4<00>;
v000001ff2f95d150_0 .net *"_ivl_194", 1 0, L_000001ff2f8429f0;  1 drivers
v000001ff2f95d6f0_0 .net "a", 53 0, o000001ff2f8c5d58;  alias, 0 drivers
v000001ff2f95dfb0_0 .net "b", 53 0, o000001ff2f8c5d88;  alias, 0 drivers
v000001ff2f95cc50_0 .net "carry", 55 0, L_000001ff2fb008d0;  1 drivers
v000001ff2f95e230_0 .net "cin", 1 0, o000001ff2f8c5de8;  alias, 0 drivers
v000001ff2f95d970_0 .net "cout", 1 0, L_000001ff2fb01ff0;  alias, 1 drivers
v000001ff2f95ccf0_0 .net "sum", 53 0, L_000001ff2fb00790;  alias, 1 drivers
L_000001ff2fad6100 .part o000001ff2f8c5d58, 0, 2;
L_000001ff2fad5a20 .part o000001ff2f8c5d88, 0, 2;
L_000001ff2fad61a0 .part L_000001ff2fb008d0, 0, 2;
L_000001ff2fad7e60 .part o000001ff2f8c5d58, 2, 2;
L_000001ff2fad6a60 .part o000001ff2f8c5d88, 2, 2;
L_000001ff2fad7c80 .part L_000001ff2fb008d0, 2, 2;
L_000001ff2fad84a0 .part o000001ff2f8c5d58, 4, 2;
L_000001ff2fad7820 .part o000001ff2f8c5d88, 4, 2;
L_000001ff2fad7640 .part L_000001ff2fb008d0, 4, 2;
L_000001ff2fad7f00 .part o000001ff2f8c5d58, 6, 2;
L_000001ff2fad8d60 .part o000001ff2f8c5d88, 6, 2;
L_000001ff2fad6ec0 .part L_000001ff2fb008d0, 6, 2;
L_000001ff2fad8e00 .part o000001ff2f8c5d58, 8, 2;
L_000001ff2fad6ba0 .part o000001ff2f8c5d88, 8, 2;
L_000001ff2fad8cc0 .part L_000001ff2fb008d0, 8, 2;
L_000001ff2fad8040 .part o000001ff2f8c5d58, 10, 2;
L_000001ff2fad8a40 .part o000001ff2f8c5d88, 10, 2;
L_000001ff2fad76e0 .part L_000001ff2fb008d0, 10, 2;
L_000001ff2fad8400 .part o000001ff2f8c5d58, 12, 2;
L_000001ff2fad8720 .part o000001ff2f8c5d88, 12, 2;
L_000001ff2fad7d20 .part L_000001ff2fb008d0, 12, 2;
L_000001ff2fad6ce0 .part o000001ff2f8c5d58, 14, 2;
L_000001ff2fad66a0 .part o000001ff2f8c5d88, 14, 2;
L_000001ff2fad8ae0 .part L_000001ff2fb008d0, 14, 2;
L_000001ff2fad7a00 .part o000001ff2f8c5d58, 16, 2;
L_000001ff2fad6740 .part o000001ff2f8c5d88, 16, 2;
L_000001ff2fad6d80 .part L_000001ff2fb008d0, 16, 2;
L_000001ff2fad6880 .part o000001ff2f8c5d58, 18, 2;
L_000001ff2fad7460 .part o000001ff2f8c5d88, 18, 2;
L_000001ff2fad8900 .part L_000001ff2fb008d0, 18, 2;
L_000001ff2fad6f60 .part o000001ff2f8c5d58, 20, 2;
L_000001ff2fad7000 .part o000001ff2f8c5d88, 20, 2;
L_000001ff2fad7140 .part L_000001ff2fb008d0, 20, 2;
L_000001ff2fad87c0 .part o000001ff2f8c5d58, 22, 2;
L_000001ff2fb00290 .part o000001ff2f8c5d88, 22, 2;
L_000001ff2faff070 .part L_000001ff2fb008d0, 22, 2;
L_000001ff2fafeb70 .part o000001ff2f8c5d58, 24, 2;
L_000001ff2fafef30 .part o000001ff2f8c5d88, 24, 2;
L_000001ff2fafe0d0 .part L_000001ff2fb008d0, 24, 2;
L_000001ff2fafed50 .part o000001ff2f8c5d58, 26, 2;
L_000001ff2fafe350 .part o000001ff2f8c5d88, 26, 2;
L_000001ff2faff930 .part L_000001ff2fb008d0, 26, 2;
L_000001ff2fafe210 .part o000001ff2f8c5d58, 28, 2;
L_000001ff2fafec10 .part o000001ff2f8c5d88, 28, 2;
L_000001ff2fafee90 .part L_000001ff2fb008d0, 28, 2;
L_000001ff2fafefd0 .part o000001ff2f8c5d58, 30, 2;
L_000001ff2faffb10 .part o000001ff2f8c5d88, 30, 2;
L_000001ff2fb005b0 .part L_000001ff2fb008d0, 30, 2;
L_000001ff2faff9d0 .part o000001ff2f8c5d58, 32, 2;
L_000001ff2fb003d0 .part o000001ff2f8c5d88, 32, 2;
L_000001ff2fafe490 .part L_000001ff2fb008d0, 32, 2;
L_000001ff2faffe30 .part o000001ff2f8c5d58, 34, 2;
L_000001ff2faffa70 .part o000001ff2f8c5d88, 34, 2;
L_000001ff2fb006f0 .part L_000001ff2fb008d0, 34, 2;
L_000001ff2faffc50 .part o000001ff2f8c5d58, 36, 2;
L_000001ff2fafe530 .part o000001ff2f8c5d88, 36, 2;
L_000001ff2fafe5d0 .part L_000001ff2fb008d0, 36, 2;
L_000001ff2fafe670 .part o000001ff2f8c5d58, 38, 2;
L_000001ff2fb00010 .part o000001ff2f8c5d88, 38, 2;
L_000001ff2fafe7b0 .part L_000001ff2fb008d0, 38, 2;
L_000001ff2faffd90 .part o000001ff2f8c5d58, 40, 2;
L_000001ff2faff2f0 .part o000001ff2f8c5d88, 40, 2;
L_000001ff2faff610 .part L_000001ff2fb008d0, 40, 2;
L_000001ff2fafea30 .part o000001ff2f8c5d58, 42, 2;
L_000001ff2fafead0 .part o000001ff2f8c5d88, 42, 2;
L_000001ff2faff750 .part L_000001ff2fb008d0, 42, 2;
L_000001ff2fb019b0 .part o000001ff2f8c5d58, 44, 2;
L_000001ff2fb02090 .part o000001ff2f8c5d88, 44, 2;
L_000001ff2fb01550 .part L_000001ff2fb008d0, 44, 2;
L_000001ff2fb00e70 .part o000001ff2f8c5d58, 46, 2;
L_000001ff2fb01af0 .part o000001ff2f8c5d88, 46, 2;
L_000001ff2fb01870 .part L_000001ff2fb008d0, 46, 2;
L_000001ff2fb01690 .part o000001ff2f8c5d58, 48, 2;
L_000001ff2fb02770 .part o000001ff2f8c5d88, 48, 2;
L_000001ff2fb00830 .part L_000001ff2fb008d0, 48, 2;
L_000001ff2fb01f50 .part o000001ff2f8c5d58, 50, 2;
L_000001ff2fb01cd0 .part o000001ff2f8c5d88, 50, 2;
L_000001ff2fb02130 .part L_000001ff2fb008d0, 50, 2;
L_000001ff2fb00bf0 .part o000001ff2f8c5d58, 52, 2;
L_000001ff2fb00f10 .part o000001ff2f8c5d88, 52, 2;
L_000001ff2fb01eb0 .part L_000001ff2fb008d0, 52, 2;
LS_000001ff2fb00790_0_0 .concat8 [ 2 2 2 2], L_000001ff2fad5980, L_000001ff2fad7be0, L_000001ff2fad8540, L_000001ff2fad8b80;
LS_000001ff2fb00790_0_4 .concat8 [ 2 2 2 2], L_000001ff2fad7b40, L_000001ff2fad75a0, L_000001ff2fad85e0, L_000001ff2fad7dc0;
LS_000001ff2fb00790_0_8 .concat8 [ 2 2 2 2], L_000001ff2fad70a0, L_000001ff2fad7aa0, L_000001ff2fad8180, L_000001ff2fad8220;
LS_000001ff2fb00790_0_12 .concat8 [ 2 2 2 2], L_000001ff2faffbb0, L_000001ff2fafe2b0, L_000001ff2fafedf0, L_000001ff2fb00330;
LS_000001ff2fb00790_0_16 .concat8 [ 2 2 2 2], L_000001ff2faff1b0, L_000001ff2fafe710, L_000001ff2fafdf90, L_000001ff2fafe030;
LS_000001ff2fb00790_0_20 .concat8 [ 2 2 2 2], L_000001ff2fafe8f0, L_000001ff2faff6b0, L_000001ff2fb02d10, L_000001ff2fb01e10;
LS_000001ff2fb00790_0_24 .concat8 [ 2 2 2 0], L_000001ff2fb02ef0, L_000001ff2fb00a10, L_000001ff2fb01410;
LS_000001ff2fb00790_1_0 .concat8 [ 8 8 8 8], LS_000001ff2fb00790_0_0, LS_000001ff2fb00790_0_4, LS_000001ff2fb00790_0_8, LS_000001ff2fb00790_0_12;
LS_000001ff2fb00790_1_4 .concat8 [ 8 8 6 0], LS_000001ff2fb00790_0_16, LS_000001ff2fb00790_0_20, LS_000001ff2fb00790_0_24;
L_000001ff2fb00790 .concat8 [ 32 22 0 0], LS_000001ff2fb00790_1_0, LS_000001ff2fb00790_1_4;
LS_000001ff2fb008d0_0_0 .concat8 [ 2 2 2 2], L_000001ff2f8429f0, L_000001ff2fad53e0, L_000001ff2fad89a0, L_000001ff2fad67e0;
LS_000001ff2fb008d0_0_4 .concat8 [ 2 2 2 2], L_000001ff2fad8680, L_000001ff2fad8c20, L_000001ff2fad6b00, L_000001ff2fad7320;
LS_000001ff2fb008d0_0_8 .concat8 [ 2 2 2 2], L_000001ff2fad6c40, L_000001ff2fad7960, L_000001ff2fad80e0, L_000001ff2fad8360;
LS_000001ff2fb008d0_0_12 .concat8 [ 2 2 2 2], L_000001ff2fad73c0, L_000001ff2faff4d0, L_000001ff2fafe170, L_000001ff2fb00470;
LS_000001ff2fb008d0_0_16 .concat8 [ 2 2 2 2], L_000001ff2fafecb0, L_000001ff2fafe3f0, L_000001ff2fb00650, L_000001ff2fb000b0;
LS_000001ff2fb008d0_0_20 .concat8 [ 2 2 2 2], L_000001ff2fafff70, L_000001ff2fafe850, L_000001ff2faffed0, L_000001ff2faff890;
LS_000001ff2fb008d0_0_24 .concat8 [ 2 2 2 2], L_000001ff2fb02e50, L_000001ff2fb015f0, L_000001ff2fb01910, L_000001ff2fb01d70;
LS_000001ff2fb008d0_1_0 .concat8 [ 8 8 8 8], LS_000001ff2fb008d0_0_0, LS_000001ff2fb008d0_0_4, LS_000001ff2fb008d0_0_8, LS_000001ff2fb008d0_0_12;
LS_000001ff2fb008d0_1_4 .concat8 [ 8 8 8 0], LS_000001ff2fb008d0_0_16, LS_000001ff2fb008d0_0_20, LS_000001ff2fb008d0_0_24;
L_000001ff2fb008d0 .concat8 [ 32 24 0 0], LS_000001ff2fb008d0_1_0, LS_000001ff2fb008d0_1_4;
L_000001ff2fb01ff0 .part L_000001ff2fb008d0, 54, 2;
S_000001ff2f945270 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f791500 .param/l "i" 0 7 25, +C4<00>;
S_000001ff2f97ed50 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f945270;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9559f0_0 .net "a", 1 0, L_000001ff2fad6100;  1 drivers
v000001ff2f954cd0_0 .net "b", 1 0, L_000001ff2fad5a20;  1 drivers
v000001ff2f956710_0 .net "cin", 1 0, L_000001ff2fad61a0;  1 drivers
v000001ff2f955090_0 .net "cout", 1 0, L_000001ff2fad53e0;  1 drivers
v000001ff2f956ad0_0 .net "result", 3 0, L_000001ff2fad6060;  1 drivers
v000001ff2f955950_0 .net "sum", 1 0, L_000001ff2fad5980;  1 drivers
L_000001ff2fad6060 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fad6100, L_000001ff2fad5a20, L_000001ff2fad61a0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fad53e0 .part L_000001ff2fad6060, 2, 2;
L_000001ff2fad5980 .part L_000001ff2fad6060, 0, 2;
S_000001ff2f97d450 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f791540 .param/l "i" 0 7 25, +C4<01>;
S_000001ff2f97d130 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97d450;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9568f0_0 .net "a", 1 0, L_000001ff2fad7e60;  1 drivers
v000001ff2f955bd0_0 .net "b", 1 0, L_000001ff2fad6a60;  1 drivers
v000001ff2f956df0_0 .net "cin", 1 0, L_000001ff2fad7c80;  1 drivers
v000001ff2f955db0_0 .net "cout", 1 0, L_000001ff2fad89a0;  1 drivers
v000001ff2f956a30_0 .net "result", 3 0, L_000001ff2fad7280;  1 drivers
v000001ff2f956e90_0 .net "sum", 1 0, L_000001ff2fad7be0;  1 drivers
L_000001ff2fad7280 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fad7e60, L_000001ff2fad6a60, L_000001ff2fad7c80 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fad89a0 .part L_000001ff2fad7280, 2, 2;
L_000001ff2fad7be0 .part L_000001ff2fad7280, 0, 2;
S_000001ff2f97d770 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f7919c0 .param/l "i" 0 7 25, +C4<010>;
S_000001ff2f97d900 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97d770;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f956b70_0 .net "a", 1 0, L_000001ff2fad84a0;  1 drivers
v000001ff2f956c10_0 .net "b", 1 0, L_000001ff2fad7820;  1 drivers
v000001ff2f957b10_0 .net "cin", 1 0, L_000001ff2fad7640;  1 drivers
v000001ff2f957cf0_0 .net "cout", 1 0, L_000001ff2fad67e0;  1 drivers
v000001ff2f957bb0_0 .net "result", 3 0, L_000001ff2fad82c0;  1 drivers
v000001ff2f9595f0_0 .net "sum", 1 0, L_000001ff2fad8540;  1 drivers
L_000001ff2fad82c0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fad84a0, L_000001ff2fad7820, L_000001ff2fad7640 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fad67e0 .part L_000001ff2fad82c0, 2, 2;
L_000001ff2fad8540 .part L_000001ff2fad82c0, 0, 2;
S_000001ff2f97caf0 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f791e80 .param/l "i" 0 7 25, +C4<011>;
S_000001ff2f97d5e0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97caf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9597d0_0 .net "a", 1 0, L_000001ff2fad7f00;  1 drivers
v000001ff2f958010_0 .net "b", 1 0, L_000001ff2fad8d60;  1 drivers
v000001ff2f9580b0_0 .net "cin", 1 0, L_000001ff2fad6ec0;  1 drivers
v000001ff2f959050_0 .net "cout", 1 0, L_000001ff2fad8680;  1 drivers
v000001ff2f959190_0 .net "result", 3 0, L_000001ff2fad69c0;  1 drivers
v000001ff2f959730_0 .net "sum", 1 0, L_000001ff2fad8b80;  1 drivers
L_000001ff2fad69c0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fad7f00, L_000001ff2fad8d60, L_000001ff2fad6ec0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fad8680 .part L_000001ff2fad69c0, 2, 2;
L_000001ff2fad8b80 .part L_000001ff2fad69c0, 0, 2;
S_000001ff2f97dc20 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f791580 .param/l "i" 0 7 25, +C4<0100>;
S_000001ff2f97da90 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97dc20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f957a70_0 .net "a", 1 0, L_000001ff2fad8e00;  1 drivers
v000001ff2f9583d0_0 .net "b", 1 0, L_000001ff2fad6ba0;  1 drivers
v000001ff2f957f70_0 .net "cin", 1 0, L_000001ff2fad8cc0;  1 drivers
v000001ff2f957ed0_0 .net "cout", 1 0, L_000001ff2fad8c20;  1 drivers
v000001ff2f958330_0 .net "result", 3 0, L_000001ff2fad7500;  1 drivers
v000001ff2f957e30_0 .net "sum", 1 0, L_000001ff2fad7b40;  1 drivers
L_000001ff2fad7500 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fad8e00, L_000001ff2fad6ba0, L_000001ff2fad8cc0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fad8c20 .part L_000001ff2fad7500, 2, 2;
L_000001ff2fad7b40 .part L_000001ff2fad7500, 0, 2;
S_000001ff2f97ebc0 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f791cc0 .param/l "i" 0 7 25, +C4<0101>;
S_000001ff2f97ddb0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97ebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f959230_0 .net "a", 1 0, L_000001ff2fad8040;  1 drivers
v000001ff2f959870_0 .net "b", 1 0, L_000001ff2fad8a40;  1 drivers
v000001ff2f957c50_0 .net "cin", 1 0, L_000001ff2fad76e0;  1 drivers
v000001ff2f957d90_0 .net "cout", 1 0, L_000001ff2fad6b00;  1 drivers
v000001ff2f958f10_0 .net "result", 3 0, L_000001ff2fad8860;  1 drivers
v000001ff2f958150_0 .net "sum", 1 0, L_000001ff2fad75a0;  1 drivers
L_000001ff2fad8860 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fad8040, L_000001ff2fad8a40, L_000001ff2fad76e0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fad6b00 .part L_000001ff2fad8860, 2, 2;
L_000001ff2fad75a0 .part L_000001ff2fad8860, 0, 2;
S_000001ff2f97df40 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f7915c0 .param/l "i" 0 7 25, +C4<0110>;
S_000001ff2f97c640 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97df40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9581f0_0 .net "a", 1 0, L_000001ff2fad8400;  1 drivers
v000001ff2f9579d0_0 .net "b", 1 0, L_000001ff2fad8720;  1 drivers
v000001ff2f959550_0 .net "cin", 1 0, L_000001ff2fad7d20;  1 drivers
v000001ff2f9572f0_0 .net "cout", 1 0, L_000001ff2fad7320;  1 drivers
v000001ff2f958290_0 .net "result", 3 0, L_000001ff2fad7780;  1 drivers
v000001ff2f959690_0 .net "sum", 1 0, L_000001ff2fad85e0;  1 drivers
L_000001ff2fad7780 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fad8400, L_000001ff2fad8720, L_000001ff2fad7d20 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fad7320 .part L_000001ff2fad7780, 2, 2;
L_000001ff2fad85e0 .part L_000001ff2fad7780, 0, 2;
S_000001ff2f97e0d0 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f791600 .param/l "i" 0 7 25, +C4<0111>;
S_000001ff2f97e710 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97e0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f958970_0 .net "a", 1 0, L_000001ff2fad6ce0;  1 drivers
v000001ff2f957390_0 .net "b", 1 0, L_000001ff2fad66a0;  1 drivers
v000001ff2f957430_0 .net "cin", 1 0, L_000001ff2fad8ae0;  1 drivers
v000001ff2f958470_0 .net "cout", 1 0, L_000001ff2fad6c40;  1 drivers
v000001ff2f957930_0 .net "result", 3 0, L_000001ff2fad7fa0;  1 drivers
v000001ff2f9592d0_0 .net "sum", 1 0, L_000001ff2fad7dc0;  1 drivers
L_000001ff2fad7fa0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fad6ce0, L_000001ff2fad66a0, L_000001ff2fad8ae0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fad6c40 .part L_000001ff2fad7fa0, 2, 2;
L_000001ff2fad7dc0 .part L_000001ff2fad7fa0, 0, 2;
S_000001ff2f97e260 .scope generate, "gen_adders[8]" "gen_adders[8]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f791ec0 .param/l "i" 0 7 25, +C4<01000>;
S_000001ff2f97e3f0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97e260;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f959910_0 .net "a", 1 0, L_000001ff2fad7a00;  1 drivers
v000001ff2f958510_0 .net "b", 1 0, L_000001ff2fad6740;  1 drivers
v000001ff2f9585b0_0 .net "cin", 1 0, L_000001ff2fad6d80;  1 drivers
v000001ff2f9590f0_0 .net "cout", 1 0, L_000001ff2fad7960;  1 drivers
v000001ff2f959370_0 .net "result", 3 0, L_000001ff2fad78c0;  1 drivers
v000001ff2f9571b0_0 .net "sum", 1 0, L_000001ff2fad70a0;  1 drivers
L_000001ff2fad78c0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fad7a00, L_000001ff2fad6740, L_000001ff2fad6d80 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fad7960 .part L_000001ff2fad78c0, 2, 2;
L_000001ff2fad70a0 .part L_000001ff2fad78c0, 0, 2;
S_000001ff2f97e580 .scope generate, "gen_adders[9]" "gen_adders[9]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f791d00 .param/l "i" 0 7 25, +C4<01001>;
S_000001ff2f97e8a0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97e580;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9574d0_0 .net "a", 1 0, L_000001ff2fad6880;  1 drivers
v000001ff2f957570_0 .net "b", 1 0, L_000001ff2fad7460;  1 drivers
v000001ff2f959410_0 .net "cin", 1 0, L_000001ff2fad8900;  1 drivers
v000001ff2f957750_0 .net "cout", 1 0, L_000001ff2fad80e0;  1 drivers
v000001ff2f958c90_0 .net "result", 3 0, L_000001ff2fad6e20;  1 drivers
v000001ff2f9594b0_0 .net "sum", 1 0, L_000001ff2fad7aa0;  1 drivers
L_000001ff2fad6e20 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fad6880, L_000001ff2fad7460, L_000001ff2fad8900 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fad80e0 .part L_000001ff2fad6e20, 2, 2;
L_000001ff2fad7aa0 .part L_000001ff2fad6e20, 0, 2;
S_000001ff2f97ea30 .scope generate, "gen_adders[10]" "gen_adders[10]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f7918c0 .param/l "i" 0 7 25, +C4<01010>;
S_000001ff2f97b060 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97ea30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f957250_0 .net "a", 1 0, L_000001ff2fad6f60;  1 drivers
v000001ff2f957610_0 .net "b", 1 0, L_000001ff2fad7000;  1 drivers
v000001ff2f9576b0_0 .net "cin", 1 0, L_000001ff2fad7140;  1 drivers
v000001ff2f9577f0_0 .net "cout", 1 0, L_000001ff2fad8360;  1 drivers
v000001ff2f958650_0 .net "result", 3 0, L_000001ff2fad6920;  1 drivers
v000001ff2f957890_0 .net "sum", 1 0, L_000001ff2fad8180;  1 drivers
L_000001ff2fad6920 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fad6f60, L_000001ff2fad7000, L_000001ff2fad7140 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fad8360 .part L_000001ff2fad6920, 2, 2;
L_000001ff2fad8180 .part L_000001ff2fad6920, 0, 2;
S_000001ff2f97b1f0 .scope generate, "gen_adders[11]" "gen_adders[11]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f791900 .param/l "i" 0 7 25, +C4<01011>;
S_000001ff2f97b380 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97b1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9586f0_0 .net "a", 1 0, L_000001ff2fad87c0;  1 drivers
v000001ff2f958790_0 .net "b", 1 0, L_000001ff2fb00290;  1 drivers
v000001ff2f958830_0 .net "cin", 1 0, L_000001ff2faff070;  1 drivers
v000001ff2f9588d0_0 .net "cout", 1 0, L_000001ff2fad73c0;  1 drivers
v000001ff2f958a10_0 .net "result", 3 0, L_000001ff2fad71e0;  1 drivers
v000001ff2f958dd0_0 .net "sum", 1 0, L_000001ff2fad8220;  1 drivers
L_000001ff2fad71e0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fad87c0, L_000001ff2fb00290, L_000001ff2faff070 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fad73c0 .part L_000001ff2fad71e0, 2, 2;
L_000001ff2fad8220 .part L_000001ff2fad71e0, 0, 2;
S_000001ff2f97b6a0 .scope generate, "gen_adders[12]" "gen_adders[12]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f791940 .param/l "i" 0 7 25, +C4<01100>;
S_000001ff2f97b510 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97b6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f958ab0_0 .net "a", 1 0, L_000001ff2fafeb70;  1 drivers
v000001ff2f958b50_0 .net "b", 1 0, L_000001ff2fafef30;  1 drivers
v000001ff2f958bf0_0 .net "cin", 1 0, L_000001ff2fafe0d0;  1 drivers
v000001ff2f958d30_0 .net "cout", 1 0, L_000001ff2faff4d0;  1 drivers
v000001ff2f958e70_0 .net "result", 3 0, L_000001ff2faff110;  1 drivers
v000001ff2f958fb0_0 .net "sum", 1 0, L_000001ff2faffbb0;  1 drivers
L_000001ff2faff110 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fafeb70, L_000001ff2fafef30, L_000001ff2fafe0d0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2faff4d0 .part L_000001ff2faff110, 2, 2;
L_000001ff2faffbb0 .part L_000001ff2faff110, 0, 2;
S_000001ff2f97b830 .scope generate, "gen_adders[13]" "gen_adders[13]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f791d40 .param/l "i" 0 7 25, +C4<01101>;
S_000001ff2f97b9c0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97b830;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f959f50_0 .net "a", 1 0, L_000001ff2fafed50;  1 drivers
v000001ff2f95b210_0 .net "b", 1 0, L_000001ff2fafe350;  1 drivers
v000001ff2f95a130_0 .net "cin", 1 0, L_000001ff2faff930;  1 drivers
v000001ff2f95b990_0 .net "cout", 1 0, L_000001ff2fafe170;  1 drivers
v000001ff2f95be90_0 .net "result", 3 0, L_000001ff2faff570;  1 drivers
v000001ff2f95bcb0_0 .net "sum", 1 0, L_000001ff2fafe2b0;  1 drivers
L_000001ff2faff570 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fafed50, L_000001ff2fafe350, L_000001ff2faff930 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fafe170 .part L_000001ff2faff570, 2, 2;
L_000001ff2fafe2b0 .part L_000001ff2faff570, 0, 2;
S_000001ff2f97be70 .scope generate, "gen_adders[14]" "gen_adders[14]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f791a00 .param/l "i" 0 7 25, +C4<01110>;
S_000001ff2f97c000 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97be70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f959cd0_0 .net "a", 1 0, L_000001ff2fafe210;  1 drivers
v000001ff2f959a50_0 .net "b", 1 0, L_000001ff2fafec10;  1 drivers
v000001ff2f95b2b0_0 .net "cin", 1 0, L_000001ff2fafee90;  1 drivers
v000001ff2f95b7b0_0 .net "cout", 1 0, L_000001ff2fb00470;  1 drivers
v000001ff2f95a770_0 .net "result", 3 0, L_000001ff2faff430;  1 drivers
v000001ff2f95a090_0 .net "sum", 1 0, L_000001ff2fafedf0;  1 drivers
L_000001ff2faff430 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fafe210, L_000001ff2fafec10, L_000001ff2fafee90 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb00470 .part L_000001ff2faff430, 2, 2;
L_000001ff2fafedf0 .part L_000001ff2faff430, 0, 2;
S_000001ff2f97bb50 .scope generate, "gen_adders[15]" "gen_adders[15]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f791dc0 .param/l "i" 0 7 25, +C4<01111>;
S_000001ff2f97c960 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97bb50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f959d70_0 .net "a", 1 0, L_000001ff2fafefd0;  1 drivers
v000001ff2f95bf30_0 .net "b", 1 0, L_000001ff2faffb10;  1 drivers
v000001ff2f95a9f0_0 .net "cin", 1 0, L_000001ff2fb005b0;  1 drivers
v000001ff2f95c070_0 .net "cout", 1 0, L_000001ff2fafecb0;  1 drivers
v000001ff2f95b850_0 .net "result", 3 0, L_000001ff2fb00510;  1 drivers
v000001ff2f95a1d0_0 .net "sum", 1 0, L_000001ff2fb00330;  1 drivers
L_000001ff2fb00510 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fafefd0, L_000001ff2faffb10, L_000001ff2fb005b0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fafecb0 .part L_000001ff2fb00510, 2, 2;
L_000001ff2fb00330 .part L_000001ff2fb00510, 0, 2;
S_000001ff2f97c320 .scope generate, "gen_adders[16]" "gen_adders[16]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f791f80 .param/l "i" 0 7 25, +C4<010000>;
S_000001ff2f97bce0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97c320;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95b530_0 .net "a", 1 0, L_000001ff2faff9d0;  1 drivers
v000001ff2f95a310_0 .net "b", 1 0, L_000001ff2fb003d0;  1 drivers
v000001ff2f95ae50_0 .net "cin", 1 0, L_000001ff2fafe490;  1 drivers
v000001ff2f95c110_0 .net "cout", 1 0, L_000001ff2fafe3f0;  1 drivers
v000001ff2f959af0_0 .net "result", 3 0, L_000001ff2fb00150;  1 drivers
v000001ff2f95b8f0_0 .net "sum", 1 0, L_000001ff2faff1b0;  1 drivers
L_000001ff2fb00150 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2faff9d0, L_000001ff2fb003d0, L_000001ff2fafe490 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fafe3f0 .part L_000001ff2fb00150, 2, 2;
L_000001ff2faff1b0 .part L_000001ff2fb00150, 0, 2;
S_000001ff2f97c190 .scope generate, "gen_adders[17]" "gen_adders[17]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f791a40 .param/l "i" 0 7 25, +C4<010001>;
S_000001ff2f97c4b0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97c190;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95a3b0_0 .net "a", 1 0, L_000001ff2faffe30;  1 drivers
v000001ff2f95a450_0 .net "b", 1 0, L_000001ff2faffa70;  1 drivers
v000001ff2f95a270_0 .net "cin", 1 0, L_000001ff2fb006f0;  1 drivers
v000001ff2f95b5d0_0 .net "cout", 1 0, L_000001ff2fb00650;  1 drivers
v000001ff2f95aef0_0 .net "result", 3 0, L_000001ff2faff250;  1 drivers
v000001ff2f959eb0_0 .net "sum", 1 0, L_000001ff2fafe710;  1 drivers
L_000001ff2faff250 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2faffe30, L_000001ff2faffa70, L_000001ff2fb006f0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb00650 .part L_000001ff2faff250, 2, 2;
L_000001ff2fafe710 .part L_000001ff2faff250, 0, 2;
S_000001ff2f97c7d0 .scope generate, "gen_adders[18]" "gen_adders[18]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f791a80 .param/l "i" 0 7 25, +C4<010010>;
S_000001ff2f97cc80 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97c7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95bd50_0 .net "a", 1 0, L_000001ff2faffc50;  1 drivers
v000001ff2f959b90_0 .net "b", 1 0, L_000001ff2fafe530;  1 drivers
v000001ff2f95af90_0 .net "cin", 1 0, L_000001ff2fafe5d0;  1 drivers
v000001ff2f95a4f0_0 .net "cout", 1 0, L_000001ff2fb000b0;  1 drivers
v000001ff2f95a590_0 .net "result", 3 0, L_000001ff2faff390;  1 drivers
v000001ff2f95bc10_0 .net "sum", 1 0, L_000001ff2fafdf90;  1 drivers
L_000001ff2faff390 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2faffc50, L_000001ff2fafe530, L_000001ff2fafe5d0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb000b0 .part L_000001ff2faff390, 2, 2;
L_000001ff2fafdf90 .part L_000001ff2faff390, 0, 2;
S_000001ff2f97ce10 .scope generate, "gen_adders[19]" "gen_adders[19]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f791e00 .param/l "i" 0 7 25, +C4<010011>;
S_000001ff2f97cfa0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95bfd0_0 .net "a", 1 0, L_000001ff2fafe670;  1 drivers
v000001ff2f959ff0_0 .net "b", 1 0, L_000001ff2fb00010;  1 drivers
v000001ff2f95a630_0 .net "cin", 1 0, L_000001ff2fafe7b0;  1 drivers
v000001ff2f959c30_0 .net "cout", 1 0, L_000001ff2fafff70;  1 drivers
v000001ff2f95a810_0 .net "result", 3 0, L_000001ff2faffcf0;  1 drivers
v000001ff2f95a8b0_0 .net "sum", 1 0, L_000001ff2fafe030;  1 drivers
L_000001ff2faffcf0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fafe670, L_000001ff2fb00010, L_000001ff2fafe7b0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fafff70 .part L_000001ff2faffcf0, 2, 2;
L_000001ff2fafe030 .part L_000001ff2faffcf0, 0, 2;
S_000001ff2f97d2c0 .scope generate, "gen_adders[20]" "gen_adders[20]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f791f00 .param/l "i" 0 7 25, +C4<010100>;
S_000001ff2f982400 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97d2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95b670_0 .net "a", 1 0, L_000001ff2faffd90;  1 drivers
v000001ff2f95ad10_0 .net "b", 1 0, L_000001ff2faff2f0;  1 drivers
v000001ff2f95a950_0 .net "cin", 1 0, L_000001ff2faff610;  1 drivers
v000001ff2f9599b0_0 .net "cout", 1 0, L_000001ff2fafe850;  1 drivers
v000001ff2f95abd0_0 .net "result", 3 0, L_000001ff2fb001f0;  1 drivers
v000001ff2f95aa90_0 .net "sum", 1 0, L_000001ff2fafe8f0;  1 drivers
L_000001ff2fb001f0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2faffd90, L_000001ff2faff2f0, L_000001ff2faff610 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fafe850 .part L_000001ff2fb001f0, 2, 2;
L_000001ff2fafe8f0 .part L_000001ff2fb001f0, 0, 2;
S_000001ff2f983080 .scope generate, "gen_adders[21]" "gen_adders[21]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f792040 .param/l "i" 0 7 25, +C4<010101>;
S_000001ff2f97fb60 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f983080;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95a6d0_0 .net "a", 1 0, L_000001ff2fafea30;  1 drivers
v000001ff2f959e10_0 .net "b", 1 0, L_000001ff2fafead0;  1 drivers
v000001ff2f95bdf0_0 .net "cin", 1 0, L_000001ff2faff750;  1 drivers
v000001ff2f95b0d0_0 .net "cout", 1 0, L_000001ff2faffed0;  1 drivers
v000001ff2f95ab30_0 .net "result", 3 0, L_000001ff2fafe990;  1 drivers
v000001ff2f95ac70_0 .net "sum", 1 0, L_000001ff2faff6b0;  1 drivers
L_000001ff2fafe990 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fafea30, L_000001ff2fafead0, L_000001ff2faff750 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2faffed0 .part L_000001ff2fafe990, 2, 2;
L_000001ff2faff6b0 .part L_000001ff2fafe990, 0, 2;
S_000001ff2f980330 .scope generate, "gen_adders[22]" "gen_adders[22]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f792880 .param/l "i" 0 7 25, +C4<010110>;
S_000001ff2f980970 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f980330;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95adb0_0 .net "a", 1 0, L_000001ff2fb019b0;  1 drivers
v000001ff2f95b030_0 .net "b", 1 0, L_000001ff2fb02090;  1 drivers
v000001ff2f95b170_0 .net "cin", 1 0, L_000001ff2fb01550;  1 drivers
v000001ff2f95b350_0 .net "cout", 1 0, L_000001ff2faff890;  1 drivers
v000001ff2f95ba30_0 .net "result", 3 0, L_000001ff2faff7f0;  1 drivers
v000001ff2f95b3f0_0 .net "sum", 1 0, L_000001ff2fb02d10;  1 drivers
L_000001ff2faff7f0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb019b0, L_000001ff2fb02090, L_000001ff2fb01550 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2faff890 .part L_000001ff2faff7f0, 2, 2;
L_000001ff2fb02d10 .part L_000001ff2faff7f0, 0, 2;
S_000001ff2f97f390 .scope generate, "gen_adders[23]" "gen_adders[23]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f792680 .param/l "i" 0 7 25, +C4<010111>;
S_000001ff2f97f070 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97f390;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95b490_0 .net "a", 1 0, L_000001ff2fb00e70;  1 drivers
v000001ff2f95b710_0 .net "b", 1 0, L_000001ff2fb01af0;  1 drivers
v000001ff2f95bad0_0 .net "cin", 1 0, L_000001ff2fb01870;  1 drivers
v000001ff2f95bb70_0 .net "cout", 1 0, L_000001ff2fb02e50;  1 drivers
v000001ff2f95d010_0 .net "result", 3 0, L_000001ff2fb01a50;  1 drivers
v000001ff2f95cf70_0 .net "sum", 1 0, L_000001ff2fb01e10;  1 drivers
L_000001ff2fb01a50 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb00e70, L_000001ff2fb01af0, L_000001ff2fb01870 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb02e50 .part L_000001ff2fb01a50, 2, 2;
L_000001ff2fb01e10 .part L_000001ff2fb01a50, 0, 2;
S_000001ff2f980b00 .scope generate, "gen_adders[24]" "gen_adders[24]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f792bc0 .param/l "i" 0 7 25, +C4<011000>;
S_000001ff2f981aa0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f980b00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95d1f0_0 .net "a", 1 0, L_000001ff2fb01690;  1 drivers
v000001ff2f95e690_0 .net "b", 1 0, L_000001ff2fb02770;  1 drivers
v000001ff2f95c930_0 .net "cin", 1 0, L_000001ff2fb00830;  1 drivers
v000001ff2f95c9d0_0 .net "cout", 1 0, L_000001ff2fb015f0;  1 drivers
v000001ff2f95e910_0 .net "result", 3 0, L_000001ff2fb01c30;  1 drivers
v000001ff2f95cbb0_0 .net "sum", 1 0, L_000001ff2fb02ef0;  1 drivers
L_000001ff2fb01c30 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb01690, L_000001ff2fb02770, L_000001ff2fb00830 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb015f0 .part L_000001ff2fb01c30, 2, 2;
L_000001ff2fb02ef0 .part L_000001ff2fb01c30, 0, 2;
S_000001ff2f982bd0 .scope generate, "gen_adders[25]" "gen_adders[25]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f792c00 .param/l "i" 0 7 25, +C4<011001>;
S_000001ff2f9804c0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f982bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95ca70_0 .net "a", 1 0, L_000001ff2fb01f50;  1 drivers
v000001ff2f95e190_0 .net "b", 1 0, L_000001ff2fb01cd0;  1 drivers
v000001ff2f95c1b0_0 .net "cin", 1 0, L_000001ff2fb02130;  1 drivers
v000001ff2f95c570_0 .net "cout", 1 0, L_000001ff2fb01910;  1 drivers
v000001ff2f95dab0_0 .net "result", 3 0, L_000001ff2fb01b90;  1 drivers
v000001ff2f95d470_0 .net "sum", 1 0, L_000001ff2fb00a10;  1 drivers
L_000001ff2fb01b90 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb01f50, L_000001ff2fb01cd0, L_000001ff2fb02130 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb01910 .part L_000001ff2fb01b90, 2, 2;
L_000001ff2fb00a10 .part L_000001ff2fb01b90, 0, 2;
S_000001ff2f980650 .scope generate, "gen_adders[26]" "gen_adders[26]" 7 25, 7 25 0, S_000001ff2f9445f0;
 .timescale 0 0;
P_000001ff2f792340 .param/l "i" 0 7 25, +C4<011010>;
S_000001ff2f980fb0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f980650;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95ddd0_0 .net "a", 1 0, L_000001ff2fb00bf0;  1 drivers
v000001ff2f95dbf0_0 .net "b", 1 0, L_000001ff2fb00f10;  1 drivers
v000001ff2f95e7d0_0 .net "cin", 1 0, L_000001ff2fb01eb0;  1 drivers
v000001ff2f95e870_0 .net "cout", 1 0, L_000001ff2fb01d70;  1 drivers
v000001ff2f95dd30_0 .net "result", 3 0, L_000001ff2fb01730;  1 drivers
v000001ff2f95cb10_0 .net "sum", 1 0, L_000001ff2fb01410;  1 drivers
L_000001ff2fb01730 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb00bf0, L_000001ff2fb00f10, L_000001ff2fb01eb0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb01d70 .part L_000001ff2fb01730, 2, 2;
L_000001ff2fb01410 .part L_000001ff2fb01730, 0, 2;
S_000001ff2f2325b0 .scope module, "ternary_cpu_system" "ternary_cpu_system" 16 6;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "prog_mode";
    .port_info 3 /INPUT 8 "prog_addr";
    .port_info 4 /INPUT 18 "prog_data";
    .port_info 5 /INPUT 1 "prog_we";
    .port_info 6 /OUTPUT 1 "halted";
    .port_info 7 /OUTPUT 16 "pc_out";
    .port_info 8 /OUTPUT 1 "valid_out_a";
    .port_info 9 /OUTPUT 1 "valid_out_b";
    .port_info 10 /OUTPUT 2 "ipc_out";
    .port_info 11 /INPUT 4 "debug_reg_addr";
    .port_info 12 /OUTPUT 54 "debug_reg_data";
P_000001ff2f222eb0 .param/l "DMEM_DEPTH" 0 16 11, +C4<00000000000000000000001011011001>;
P_000001ff2f222ee8 .param/l "IMEM_DEPTH" 0 16 10, +C4<00000000000000000000000011110011>;
P_000001ff2f222f20 .param/l "TRIT_WIDTH" 0 16 9, +C4<00000000000000000000000000011011>;
L_000001ff2fa743e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa5b9c0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa743e8;  1 drivers
v000001ff2fa5a200_0 .net *"_ivl_10", 0 0, L_000001ff2fb2d330;  1 drivers
v000001ff2fa5a8e0_0 .net *"_ivl_12", 4 0, L_000001ff2fb2d6f0;  1 drivers
v000001ff2fa5a020_0 .net *"_ivl_3", 1 0, L_000001ff2fb2d650;  1 drivers
v000001ff2fa5a480_0 .net *"_ivl_5", 1 0, L_000001ff2fb2c750;  1 drivers
L_000001ff2fa74430 .functor BUFT 1, C4<0z>, C4<0>, C4<0>, C4<0>;
v000001ff2fa5aac0_0 .net *"_ivl_6", 1 0, L_000001ff2fa74430;  1 drivers
o000001ff2f9d3638 .functor BUFZ 1, C4<z>; HiZ drive
v000001ff2fa5ade0_0 .net "clk", 0 0, o000001ff2f9d3638;  0 drivers
o000001ff2f9e1a98 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001ff2fa5a7a0_0 .net "debug_reg_addr", 3 0, o000001ff2f9e1a98;  0 drivers
v000001ff2fa5b600_0 .net "debug_reg_data", 53 0, L_000001ff2fb0ea70;  1 drivers
v000001ff2fa5a2a0_0 .net "dmem_addr", 17 0, L_000001ff2fb2a6d0;  1 drivers
v000001ff2fa5b7e0_0 .net "dmem_rdata", 53 0, v000001ff2fa5b920_0;  1 drivers
v000001ff2fa5a520_0 .net "dmem_re", 0 0, L_000001ff2fb62430;  1 drivers
v000001ff2fa5aca0_0 .net "dmem_wdata", 53 0, L_000001ff2fb2a310;  1 drivers
v000001ff2fa59bc0_0 .net "dmem_we", 0 0, L_000001ff2fb62350;  1 drivers
v000001ff2fa5b6a0_0 .net "fwd_a_status", 0 0, L_000001ff2fb60d70;  1 drivers
v000001ff2fa5a660_0 .net "fwd_b_status", 0 0, L_000001ff2fb60e50;  1 drivers
v000001ff2fa5ab60_0 .net "halted", 0 0, L_000001ff2fb618d0;  1 drivers
v000001ff2fa5ae80_0 .net "imem_addr", 15 0, L_000001ff2f8415d0;  1 drivers
v000001ff2fa5a700_0 .net "imem_data", 35 0, v000001ff2fa5b1a0_0;  1 drivers
v000001ff2fa59da0_0 .net "ipc_out", 1 0, L_000001ff2fb08350;  1 drivers
v000001ff2fa5ac00_0 .net "pc_out", 15 0, L_000001ff2f8416b0;  1 drivers
o000001ff2f9e1ac8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ff2fa5af20_0 .net "prog_addr", 7 0, o000001ff2f9e1ac8;  0 drivers
o000001ff2f9e1af8 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ff2fa5bd80_0 .net "prog_data", 17 0, o000001ff2f9e1af8;  0 drivers
o000001ff2f9e1b28 .functor BUFZ 1, C4<z>; HiZ drive
v000001ff2fa5b060_0 .net "prog_mode", 0 0, o000001ff2f9e1b28;  0 drivers
o000001ff2f9e1b58 .functor BUFZ 1, C4<z>; HiZ drive
v000001ff2fa5b240_0 .net "prog_we", 0 0, o000001ff2f9e1b58;  0 drivers
o000001ff2f9d3848 .functor BUFZ 1, C4<z>; HiZ drive
v000001ff2fa5b100_0 .net "rst_n", 0 0, o000001ff2f9d3848;  0 drivers
v000001ff2fa5b2e0_0 .net "stall_status", 0 0, L_000001ff2fb61710;  1 drivers
v000001ff2fa5bba0_0 .net "valid_out_a", 0 0, L_000001ff2fb617f0;  1 drivers
v000001ff2fa5b4c0_0 .net "valid_out_b", 0 0, L_000001ff2fb61860;  1 drivers
L_000001ff2fb2d650 .part o000001ff2f9e1a98, 2, 2;
L_000001ff2fb2c750 .part o000001ff2f9e1a98, 0, 2;
L_000001ff2fb2d330 .cmp/eq 2, L_000001ff2fb2c750, L_000001ff2fa74430;
L_000001ff2fb2d6f0 .concat [ 1 2 2 0], L_000001ff2fb2d330, L_000001ff2fb2d650, L_000001ff2fa743e8;
L_000001ff2fb2ced0 .part L_000001ff2fb2d6f0, 0, 4;
S_000001ff2f9812d0 .scope module, "u_cpu" "ternary_cpu" 16 65, 5 11 0, S_000001ff2f2325b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 16 "imem_addr";
    .port_info 3 /INPUT 36 "imem_data";
    .port_info 4 /OUTPUT 18 "dmem_addr";
    .port_info 5 /OUTPUT 54 "dmem_wdata";
    .port_info 6 /INPUT 54 "dmem_rdata";
    .port_info 7 /OUTPUT 1 "dmem_we";
    .port_info 8 /OUTPUT 1 "dmem_re";
    .port_info 9 /OUTPUT 1 "halted";
    .port_info 10 /OUTPUT 16 "pc_out";
    .port_info 11 /OUTPUT 1 "valid_out_a";
    .port_info 12 /OUTPUT 1 "valid_out_b";
    .port_info 13 /OUTPUT 2 "ipc_out";
    .port_info 14 /INPUT 4 "dbg_reg_idx";
    .port_info 15 /OUTPUT 54 "dbg_reg_data";
    .port_info 16 /OUTPUT 1 "stall_out";
    .port_info 17 /OUTPUT 1 "fwd_a_out";
    .port_info 18 /OUTPUT 1 "fwd_b_out";
P_000001ff2f792b40 .param/l "TRIT_WIDTH" 0 5 14, +C4<00000000000000000000000000011011>;
L_000001ff2f8416b0 .functor BUFZ 16, v000001ff2fa585e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001ff2f842c20 .functor AND 1, v000001ff2fa57dc0_0, v000001ff2fa57140_0, C4<1>, C4<1>;
L_000001ff2f842c90 .functor AND 1, L_000001ff2f842c20, L_000001ff2fb09430, C4<1>, C4<1>;
L_000001ff2f8415d0 .functor BUFZ 16, v000001ff2fa585e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001ff2f841800 .functor AND 1, v000001ff2f9aa170_0, L_000001ff2fb0a150, C4<1>, C4<1>;
L_000001ff2f841720 .functor AND 1, L_000001ff2f841800, L_000001ff2fb097f0, C4<1>, C4<1>;
L_000001ff2f8418e0 .functor AND 1, v000001ff2f9aa170_0, L_000001ff2fb0a330, C4<1>, C4<1>;
L_000001ff2f841f00 .functor AND 1, L_000001ff2f8418e0, L_000001ff2fb08710, C4<1>, C4<1>;
L_000001ff2f843a20 .functor AND 1, L_000001ff2f841f00, L_000001ff2fb0a510, C4<1>, C4<1>;
L_000001ff2f843630 .functor OR 1, L_000001ff2f841720, L_000001ff2f843a20, C4<0>, C4<0>;
L_000001ff2f843be0 .functor AND 1, L_000001ff2f843630, v000001ff2fa57dc0_0, C4<1>, C4<1>;
L_000001ff2f843320 .functor AND 1, L_000001ff2f843be0, v000001ff2fa57140_0, C4<1>, C4<1>;
L_000001ff2f843b70 .functor OR 1, v000001ff2f9aa670_0, v000001ff2f9a8cd0_0, C4<0>, C4<0>;
L_000001ff2f843da0 .functor OR 1, v000001ff2f9acd30_0, v000001ff2f9aafd0_0, C4<0>, C4<0>;
L_000001ff2f8435c0 .functor AND 1, L_000001ff2f843b70, L_000001ff2f843da0, C4<1>, C4<1>;
L_000001ff2f8432b0 .functor AND 1, L_000001ff2f8435c0, v000001ff2fa57dc0_0, C4<1>, C4<1>;
L_000001ff2f8437f0 .functor AND 1, L_000001ff2f8432b0, v000001ff2fa57140_0, C4<1>, C4<1>;
L_000001ff2f843f60 .functor OR 1, L_000001ff2f843320, L_000001ff2f8437f0, C4<0>, C4<0>;
L_000001ff2f23ab90 .functor AND 1, v000001ff2fa54bc0_0, v000001ff2fa56060_0, C4<1>, C4<1>;
L_000001ff2fb61cc0 .functor AND 1, v000001ff2fa55c00_0, v000001ff2fa55a20_0, C4<1>, C4<1>;
L_000001ff2fb61b00 .functor AND 1, v000001ff2fa56920_0, v000001ff2fa594e0_0, C4<1>, C4<1>;
L_000001ff2fb61010 .functor XOR 1, v000001ff2fa557a0_0, v000001ff2fa591c0_0, C4<0>, C4<0>;
L_000001ff2fb615c0 .functor AND 1, L_000001ff2fb61b00, L_000001ff2fb61010, C4<1>, C4<1>;
L_000001ff2fb61be0 .functor AND 1, v000001ff2fa54b20_0, v000001ff2fa57c80_0, C4<1>, C4<1>;
L_000001ff2fb61d30 .functor XOR 1, v000001ff2fa55480_0, v000001ff2fa58900_0, C4<0>, C4<0>;
L_000001ff2fb622e0 .functor AND 1, L_000001ff2fb61be0, L_000001ff2fb61d30, C4<1>, C4<1>;
L_000001ff2fb612b0 .functor OR 1, v000001ff2fa569c0_0, v000001ff2fa55d40_0, C4<0>, C4<0>;
L_000001ff2fb61a90 .functor AND 1, v000001ff2fa55d40_0, v000001ff2fa594e0_0, C4<1>, C4<1>;
L_000001ff2fb61470 .functor AND 1, v000001ff2fa56740_0, v000001ff2fa57c80_0, C4<1>, C4<1>;
L_000001ff2fb61550 .functor AND 1, L_000001ff2fb61470, L_000001ff2fb2ad10, C4<1>, C4<1>;
L_000001ff2fb62350 .functor OR 1, L_000001ff2fb61a90, L_000001ff2fb61550, C4<0>, C4<0>;
L_000001ff2fb61400 .functor AND 1, v000001ff2fa569c0_0, v000001ff2fa594e0_0, C4<1>, C4<1>;
L_000001ff2fb61b70 .functor AND 1, v000001ff2fa548a0_0, v000001ff2fa57c80_0, C4<1>, C4<1>;
L_000001ff2fb608a0 .functor AND 1, L_000001ff2fb61b70, L_000001ff2fb2a770, C4<1>, C4<1>;
L_000001ff2fb62430 .functor OR 1, L_000001ff2fb61400, L_000001ff2fb608a0, C4<0>, C4<0>;
L_000001ff2fb61710 .functor BUFZ 1, L_000001ff2fb61780, C4<0>, C4<0>, C4<0>;
L_000001ff2fb60d70 .functor OR 1, L_000001ff2fb2c2f0, L_000001ff2fb2ce30, C4<0>, C4<0>;
L_000001ff2fb60e50 .functor OR 1, L_000001ff2fb2d5b0, L_000001ff2fb2d150, C4<0>, C4<0>;
L_000001ff2fb617f0 .functor BUFZ 1, v000001ff2fa56060_0, C4<0>, C4<0>, C4<0>;
L_000001ff2fb61860 .functor BUFZ 1, v000001ff2fa55a20_0, C4<0>, C4<0>, C4<0>;
L_000001ff2fb618d0 .functor BUFZ 1, v000001ff2fa56b00_0, C4<0>, C4<0>, C4<0>;
L_000001ff2fa718e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa4bb60_0 .net/2u *"_ivl_10", 1 0, L_000001ff2fa718e0;  1 drivers
v000001ff2fa4d000_0 .net *"_ivl_101", 0 0, L_000001ff2fb0a150;  1 drivers
v000001ff2fa4ec20_0 .net *"_ivl_103", 0 0, L_000001ff2f841800;  1 drivers
v000001ff2fa4d0a0_0 .net *"_ivl_105", 0 0, L_000001ff2fb08490;  1 drivers
v000001ff2fa4d320_0 .net *"_ivl_107", 0 0, L_000001ff2fb097f0;  1 drivers
v000001ff2fa4ecc0_0 .net *"_ivl_111", 0 0, L_000001ff2fb0a330;  1 drivers
v000001ff2fa51f60_0 .net *"_ivl_113", 0 0, L_000001ff2f8418e0;  1 drivers
v000001ff2fa50660_0 .net *"_ivl_115", 0 0, L_000001ff2fb08710;  1 drivers
v000001ff2fa4f940_0 .net *"_ivl_117", 0 0, L_000001ff2f841f00;  1 drivers
v000001ff2fa51ba0_0 .net *"_ivl_119", 0 0, L_000001ff2fb080d0;  1 drivers
v000001ff2fa50a20_0 .net *"_ivl_121", 0 0, L_000001ff2fb0a510;  1 drivers
v000001ff2fa50020_0 .net *"_ivl_125", 0 0, L_000001ff2f843630;  1 drivers
v000001ff2fa511a0_0 .net *"_ivl_127", 0 0, L_000001ff2f843be0;  1 drivers
v000001ff2fa51c40_0 .net *"_ivl_131", 0 0, L_000001ff2f843b70;  1 drivers
v000001ff2fa4fc60_0 .net *"_ivl_133", 0 0, L_000001ff2f843da0;  1 drivers
v000001ff2fa507a0_0 .net *"_ivl_135", 0 0, L_000001ff2f8435c0;  1 drivers
v000001ff2fa4fa80_0 .net *"_ivl_137", 0 0, L_000001ff2f8432b0;  1 drivers
L_000001ff2fa71928 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa50fc0_0 .net/2u *"_ivl_14", 1 0, L_000001ff2fa71928;  1 drivers
v000001ff2fa516a0_0 .net *"_ivl_161", 0 0, L_000001ff2fb61b00;  1 drivers
v000001ff2fa503e0_0 .net *"_ivl_162", 0 0, L_000001ff2fb61010;  1 drivers
v000001ff2fa517e0_0 .net *"_ivl_167", 0 0, L_000001ff2fb61be0;  1 drivers
v000001ff2fa51740_0 .net *"_ivl_168", 0 0, L_000001ff2fb61d30;  1 drivers
v000001ff2fa51240_0 .net *"_ivl_173", 0 0, L_000001ff2fb612b0;  1 drivers
v000001ff2fa4f800_0 .net *"_ivl_175", 17 0, L_000001ff2fb29190;  1 drivers
v000001ff2fa51880_0 .net *"_ivl_177", 17 0, L_000001ff2fb28830;  1 drivers
L_000001ff2fa71970 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa51100_0 .net/2u *"_ivl_18", 1 0, L_000001ff2fa71970;  1 drivers
v000001ff2fa51920_0 .net *"_ivl_183", 0 0, L_000001ff2fb61a90;  1 drivers
v000001ff2fa50700_0 .net *"_ivl_185", 0 0, L_000001ff2fb61470;  1 drivers
v000001ff2fa51ce0_0 .net *"_ivl_187", 0 0, L_000001ff2fb2ad10;  1 drivers
v000001ff2fa4fb20_0 .net *"_ivl_189", 0 0, L_000001ff2fb61550;  1 drivers
v000001ff2fa4fda0_0 .net *"_ivl_193", 0 0, L_000001ff2fb61400;  1 drivers
v000001ff2fa50160_0 .net *"_ivl_195", 0 0, L_000001ff2fb61b70;  1 drivers
v000001ff2fa51060_0 .net *"_ivl_197", 0 0, L_000001ff2fb2a770;  1 drivers
v000001ff2fa4f8a0_0 .net *"_ivl_199", 0 0, L_000001ff2fb608a0;  1 drivers
L_000001ff2fa71850 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ff2fa50200_0 .net/2u *"_ivl_2", 1 0, L_000001ff2fa71850;  1 drivers
L_000001ff2fa73bc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa519c0_0 .net/2u *"_ivl_202", 1 0, L_000001ff2fa73bc0;  1 drivers
L_000001ff2fa73c08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa51d80_0 .net/2u *"_ivl_206", 1 0, L_000001ff2fa73c08;  1 drivers
L_000001ff2fa73c50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa4fbc0_0 .net/2u *"_ivl_210", 1 0, L_000001ff2fa73c50;  1 drivers
L_000001ff2fa73c98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa51a60_0 .net/2u *"_ivl_214", 1 0, L_000001ff2fa73c98;  1 drivers
L_000001ff2fa73ce0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa50840_0 .net/2u *"_ivl_218", 1 0, L_000001ff2fa73ce0;  1 drivers
L_000001ff2fa719b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa4fe40_0 .net/2u *"_ivl_22", 1 0, L_000001ff2fa719b8;  1 drivers
L_000001ff2fa73d28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa50de0_0 .net/2u *"_ivl_222", 1 0, L_000001ff2fa73d28;  1 drivers
L_000001ff2fa73d70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa51b00_0 .net/2u *"_ivl_226", 1 0, L_000001ff2fa73d70;  1 drivers
L_000001ff2fa73db8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa500c0_0 .net/2u *"_ivl_230", 1 0, L_000001ff2fa73db8;  1 drivers
L_000001ff2fa73e48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa51420_0 .net/2u *"_ivl_238", 1 0, L_000001ff2fa73e48;  1 drivers
L_000001ff2fa73e90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa508e0_0 .net/2u *"_ivl_242", 1 0, L_000001ff2fa73e90;  1 drivers
L_000001ff2fa74088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa50ac0_0 .net/2u *"_ivl_246", 1 0, L_000001ff2fa74088;  1 drivers
L_000001ff2fa740d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa512e0_0 .net/2u *"_ivl_250", 1 0, L_000001ff2fa740d0;  1 drivers
L_000001ff2fa742c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa50980_0 .net/2u *"_ivl_256", 1 0, L_000001ff2fa742c8;  1 drivers
v000001ff2fa51ec0_0 .net *"_ivl_258", 0 0, L_000001ff2fb2c2f0;  1 drivers
L_000001ff2fa71a00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa50b60_0 .net/2u *"_ivl_26", 1 0, L_000001ff2fa71a00;  1 drivers
L_000001ff2fa74310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa51e20_0 .net/2u *"_ivl_260", 1 0, L_000001ff2fa74310;  1 drivers
v000001ff2fa4f9e0_0 .net *"_ivl_262", 0 0, L_000001ff2fb2ce30;  1 drivers
L_000001ff2fa74358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa51380_0 .net/2u *"_ivl_266", 1 0, L_000001ff2fa74358;  1 drivers
v000001ff2fa4fd00_0 .net *"_ivl_268", 0 0, L_000001ff2fb2d5b0;  1 drivers
L_000001ff2fa743a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa50340_0 .net/2u *"_ivl_270", 1 0, L_000001ff2fa743a0;  1 drivers
v000001ff2fa50480_0 .net *"_ivl_272", 0 0, L_000001ff2fb2d150;  1 drivers
L_000001ff2fa71a48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa4fee0_0 .net/2u *"_ivl_31", 1 0, L_000001ff2fa71a48;  1 drivers
L_000001ff2fa71a90 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ff2fa514c0_0 .net/2u *"_ivl_35", 1 0, L_000001ff2fa71a90;  1 drivers
L_000001ff2fa71ad8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ff2fa4ff80_0 .net/2u *"_ivl_39", 1 0, L_000001ff2fa71ad8;  1 drivers
L_000001ff2fa71b20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa505c0_0 .net/2u *"_ivl_43", 1 0, L_000001ff2fa71b20;  1 drivers
L_000001ff2fa71b68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa502a0_0 .net/2u *"_ivl_47", 1 0, L_000001ff2fa71b68;  1 drivers
L_000001ff2fa71bb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa51560_0 .net/2u *"_ivl_51", 1 0, L_000001ff2fa71bb0;  1 drivers
L_000001ff2fa71bf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa50520_0 .net/2u *"_ivl_55", 1 0, L_000001ff2fa71bf8;  1 drivers
L_000001ff2fa71c40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa51600_0 .net/2u *"_ivl_59", 1 0, L_000001ff2fa71c40;  1 drivers
L_000001ff2fa71898 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa50c00_0 .net/2u *"_ivl_6", 1 0, L_000001ff2fa71898;  1 drivers
L_000001ff2fa71c88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa50ca0_0 .net/2u *"_ivl_64", 1 0, L_000001ff2fa71c88;  1 drivers
v000001ff2fa50d40_0 .net *"_ivl_71", 1 0, L_000001ff2fb05ab0;  1 drivers
v000001ff2fa50e80_0 .net *"_ivl_72", 11 0, L_000001ff2fb06370;  1 drivers
v000001ff2fa50f20_0 .net *"_ivl_77", 1 0, L_000001ff2fb06ff0;  1 drivers
v000001ff2fa537c0_0 .net *"_ivl_78", 11 0, L_000001ff2fb07090;  1 drivers
v000001ff2fa54120_0 .net *"_ivl_83", 0 0, L_000001ff2f842c20;  1 drivers
v000001ff2fa52fa0_0 .net *"_ivl_85", 0 0, L_000001ff2fb09430;  1 drivers
L_000001ff2fa71d18 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ff2fa52b40_0 .net/2u *"_ivl_90", 1 0, L_000001ff2fa71d18;  1 drivers
L_000001ff2fa71d60 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ff2fa52500_0 .net/2u *"_ivl_92", 1 0, L_000001ff2fa71d60;  1 drivers
L_000001ff2fa71da8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa53040_0 .net/2u *"_ivl_94", 1 0, L_000001ff2fa71da8;  1 drivers
v000001ff2fa52be0_0 .net *"_ivl_96", 1 0, L_000001ff2fb094d0;  1 drivers
v000001ff2fa52c80_0 .var "alu_a_op1", 53 0;
v000001ff2fa53180_0 .var "alu_a_op2", 53 0;
v000001ff2fa53540_0 .var "alu_b_op1", 53 0;
v000001ff2fa52000_0 .var "alu_b_op2", 53 0;
v000001ff2fa54440_0 .net "alu_carry_a", 1 0, L_000001ff2fb19c90;  1 drivers
v000001ff2fa530e0_0 .net "alu_carry_b", 1 0, L_000001ff2fb2a590;  1 drivers
v000001ff2fa52e60_0 .net "alu_neg_a", 0 0, L_000001ff2fb1a7d0;  1 drivers
v000001ff2fa52d20_0 .net "alu_neg_b", 0 0, L_000001ff2fb2a630;  1 drivers
v000001ff2fa523c0_0 .net "alu_result_a", 53 0, v000001ff2f997b10_0;  1 drivers
v000001ff2fa52dc0_0 .net "alu_result_b", 53 0, v000001ff2f9a7470_0;  1 drivers
v000001ff2fa525a0_0 .net "alu_zero_a", 0 0, L_000001ff2fb61ef0;  1 drivers
v000001ff2fa53220_0 .net "alu_zero_b", 0 0, L_000001ff2fb61f60;  1 drivers
v000001ff2fa532c0_0 .net "branch_carry_a", 1 0, L_000001ff2fb06690;  1 drivers
v000001ff2fa541c0_0 .net "branch_carry_b", 1 0, L_000001ff2fb08a30;  1 drivers
v000001ff2fa53680_0 .net "branch_offset_a", 15 0, L_000001ff2fb07d10;  1 drivers
v000001ff2fa526e0_0 .net "branch_offset_b", 15 0, L_000001ff2fb07270;  1 drivers
v000001ff2fa539a0_0 .net "branch_target_a", 15 0, L_000001ff2fb06b90;  1 drivers
v000001ff2fa52f00_0 .net "branch_target_b", 15 0, L_000001ff2fb096b0;  1 drivers
v000001ff2fa52460_0 .net "clk", 0 0, o000001ff2f9d3638;  alias, 0 drivers
v000001ff2fa53a40_0 .net "const_one", 15 0, L_000001ff2fb02310;  1 drivers
v000001ff2fa53860_0 .net "const_two", 15 0, L_000001ff2fb023b0;  1 drivers
L_000001ff2fa71cd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa54260_0 .net "const_zero_trit", 1 0, L_000001ff2fa71cd0;  1 drivers
v000001ff2fa53360_0 .var/i "cycle_count", 31 0;
v000001ff2fa528c0_0 .net "dbg_reg_data", 53 0, L_000001ff2fb0ea70;  alias, 1 drivers
v000001ff2fa52640_0 .net "dbg_reg_idx", 3 0, L_000001ff2fb2ced0;  1 drivers
v000001ff2fa52780_0 .net "dec_alu_op_a", 2 0, v000001ff2f9a8d70_0;  1 drivers
v000001ff2fa53400_0 .net "dec_alu_op_b", 2 0, v000001ff2f9ac510_0;  1 drivers
v000001ff2fa534a0_0 .net "dec_alu_src_a", 0 0, v000001ff2f9a8a50_0;  1 drivers
v000001ff2fa52140_0 .net "dec_alu_src_b", 0 0, v000001ff2f9ab890_0;  1 drivers
v000001ff2fa535e0_0 .net "dec_branch_a", 0 0, v000001ff2f9a84b0_0;  1 drivers
v000001ff2fa53ea0_0 .net "dec_branch_b", 0 0, v000001ff2f9aa990_0;  1 drivers
v000001ff2fa53e00_0 .net "dec_branch_type_a", 1 0, v000001ff2f9aa030_0;  1 drivers
v000001ff2fa521e0_0 .net "dec_branch_type_b", 1 0, v000001ff2f9acab0_0;  1 drivers
v000001ff2fa53720_0 .net "dec_halt_a", 0 0, v000001ff2f9a8af0_0;  1 drivers
v000001ff2fa53900_0 .net "dec_halt_b", 0 0, v000001ff2f9acb50_0;  1 drivers
v000001ff2fa53ae0_0 .net "dec_jump_a", 0 0, v000001ff2f9a9c70_0;  1 drivers
v000001ff2fa53b80_0 .net "dec_jump_b", 0 0, v000001ff2f9ac5b0_0;  1 drivers
v000001ff2fa52a00_0 .net "dec_lui_a", 0 0, v000001ff2f9a8c30_0;  1 drivers
v000001ff2fa54080_0 .net "dec_lui_b", 0 0, v000001ff2f9ac010_0;  1 drivers
v000001ff2fa52820_0 .net "dec_mem_read_a", 0 0, v000001ff2f9aa670_0;  1 drivers
v000001ff2fa52960_0 .net "dec_mem_read_b", 0 0, v000001ff2f9acd30_0;  1 drivers
v000001ff2fa52aa0_0 .net "dec_mem_write_a", 0 0, v000001ff2f9a8cd0_0;  1 drivers
v000001ff2fa53c20_0 .net "dec_mem_write_b", 0 0, v000001ff2f9aafd0_0;  1 drivers
v000001ff2fa53cc0_0 .net "dec_opcode_a", 5 0, L_000001ff2fb08b70;  1 drivers
v000001ff2fa546c0_0 .net "dec_opcode_b", 5 0, L_000001ff2fb0b190;  1 drivers
v000001ff2fa53d60_0 .net "dec_rd_a", 3 0, L_000001ff2fb0c770;  1 drivers
v000001ff2fa53f40_0 .net "dec_rd_b", 3 0, L_000001ff2fb0bff0;  1 drivers
v000001ff2fa544e0_0 .net "dec_reg_write_a", 0 0, v000001ff2f9aa170_0;  1 drivers
v000001ff2fa54300_0 .net "dec_reg_write_b", 0 0, v000001ff2f9adff0_0;  1 drivers
v000001ff2fa53fe0_0 .net "dec_rs1_a", 3 0, L_000001ff2fb0cdb0;  1 drivers
v000001ff2fa543a0_0 .net "dec_rs1_a_3t", 5 0, L_000001ff2fb28bf0;  1 drivers
v000001ff2fa54580_0 .net "dec_rs1_b", 3 0, L_000001ff2fb0b690;  1 drivers
v000001ff2fa54620_0 .net "dec_rs1_b_3t", 5 0, L_000001ff2fb29ff0;  1 drivers
v000001ff2fa54760_0 .net "dec_rs2_a_3t", 5 0, L_000001ff2fb29f50;  1 drivers
v000001ff2fa520a0_0 .net "dec_rs2_b_3t", 5 0, L_000001ff2fb29370;  1 drivers
v000001ff2fa52280_0 .net "dec_rs2_imm_a", 3 0, L_000001ff2fb0c4f0;  1 drivers
v000001ff2fa52320_0 .net "dec_rs2_imm_b", 3 0, L_000001ff2fb0ac90;  1 drivers
v000001ff2fa54f80_0 .net "dmem_addr", 17 0, L_000001ff2fb2a6d0;  alias, 1 drivers
v000001ff2fa55de0_0 .net "dmem_rdata", 53 0, v000001ff2fa5b920_0;  alias, 1 drivers
v000001ff2fa55660_0 .net "dmem_re", 0 0, L_000001ff2fb62430;  alias, 1 drivers
v000001ff2fa55fc0_0 .net "dmem_wdata", 53 0, L_000001ff2fb2a310;  alias, 1 drivers
v000001ff2fa56ba0_0 .net "dmem_we", 0 0, L_000001ff2fb62350;  alias, 1 drivers
v000001ff2fa54c60_0 .var "ex_wb_mem_data_a", 53 0;
v000001ff2fa56ec0_0 .var "ex_wb_mem_data_b", 53 0;
v000001ff2fa54a80_0 .var "ex_wb_mem_read_a", 0 0;
v000001ff2fa56600_0 .var "ex_wb_mem_read_b", 0 0;
v000001ff2fa566a0_0 .var "ex_wb_rd_a", 3 0;
v000001ff2fa55020_0 .net "ex_wb_rd_a_3t", 5 0, L_000001ff2fb29730;  1 drivers
v000001ff2fa56e20_0 .var "ex_wb_rd_b", 3 0;
v000001ff2fa561a0_0 .net "ex_wb_rd_b_3t", 5 0, L_000001ff2fb29230;  1 drivers
v000001ff2fa54bc0_0 .var "ex_wb_reg_write_a", 0 0;
v000001ff2fa55c00_0 .var "ex_wb_reg_write_b", 0 0;
v000001ff2fa55200_0 .var "ex_wb_result_a", 53 0;
v000001ff2fa55e80_0 .var "ex_wb_result_b", 53 0;
v000001ff2fa56060_0 .var "ex_wb_valid_a", 0 0;
v000001ff2fa55a20_0 .var "ex_wb_valid_b", 0 0;
v000001ff2fa549e0_0 .net "exe_result_a", 53 0, L_000001ff2fb29d70;  1 drivers
v000001ff2fa54da0_0 .net "exe_result_b", 53 0, L_000001ff2fb2ab30;  1 drivers
v000001ff2fa552a0_0 .net "forward_a_rs1", 1 0, L_000001ff2fb28790;  1 drivers
v000001ff2fa55340_0 .net "forward_a_rs2", 1 0, L_000001ff2fb288d0;  1 drivers
v000001ff2fa553e0_0 .net "forward_b_rs1", 1 0, L_000001ff2fb2c930;  1 drivers
v000001ff2fa567e0_0 .net "forward_b_rs2", 1 0, L_000001ff2fb2cbb0;  1 drivers
v000001ff2fa56ce0_0 .net "fwd_a_out", 0 0, L_000001ff2fb60d70;  alias, 1 drivers
v000001ff2fa55980_0 .net "fwd_b_out", 0 0, L_000001ff2fb60e50;  alias, 1 drivers
v000001ff2fa56b00_0 .var "halt_reg", 0 0;
v000001ff2fa56880_0 .net "halted", 0 0, L_000001ff2fb618d0;  alias, 1 drivers
v000001ff2fa56f60_0 .var "id_ex_alu_op_a", 2 0;
v000001ff2fa55ca0_0 .var "id_ex_alu_op_b", 2 0;
v000001ff2fa55f20_0 .var "id_ex_alu_src_a", 0 0;
v000001ff2fa550c0_0 .var "id_ex_alu_src_b", 0 0;
v000001ff2fa56920_0 .var "id_ex_branch_a", 0 0;
v000001ff2fa54b20_0 .var "id_ex_branch_b", 0 0;
v000001ff2fa54e40_0 .var "id_ex_branch_type_a", 1 0;
v000001ff2fa54d00_0 .var "id_ex_branch_type_b", 1 0;
v000001ff2fa54ee0_0 .net "id_ex_flush_a", 0 0, L_000001ff2fb61390;  1 drivers
v000001ff2fa55ac0_0 .var "id_ex_imm_a", 3 0;
v000001ff2fa56100_0 .var "id_ex_imm_b", 3 0;
v000001ff2fa558e0_0 .var "id_ex_jump_a", 0 0;
v000001ff2fa56d80_0 .var "id_ex_jump_b", 0 0;
v000001ff2fa555c0_0 .var "id_ex_lui_a", 0 0;
v000001ff2fa55700_0 .var "id_ex_lui_b", 0 0;
v000001ff2fa569c0_0 .var "id_ex_mem_read_a", 0 0;
v000001ff2fa548a0_0 .var "id_ex_mem_read_b", 0 0;
v000001ff2fa55d40_0 .var "id_ex_mem_write_a", 0 0;
v000001ff2fa56740_0 .var "id_ex_mem_write_b", 0 0;
v000001ff2fa54800_0 .var "id_ex_pc_a", 15 0;
v000001ff2fa55160_0 .var "id_ex_pc_b", 15 0;
v000001ff2fa557a0_0 .var "id_ex_predict_a", 0 0;
v000001ff2fa55480_0 .var "id_ex_predict_b", 0 0;
v000001ff2fa56240_0 .var "id_ex_rd_a", 3 0;
v000001ff2fa56a60_0 .net "id_ex_rd_a_3t", 5 0, L_000001ff2fb29eb0;  1 drivers
v000001ff2fa54940_0 .var "id_ex_rd_b", 3 0;
v000001ff2fa55840_0 .net "id_ex_rd_b_3t", 5 0, L_000001ff2fb2a130;  1 drivers
v000001ff2fa55b60_0 .var "id_ex_reg_write_a", 0 0;
v000001ff2fa562e0_0 .var "id_ex_reg_write_b", 0 0;
v000001ff2fa55520_0 .var "id_ex_rs1_a", 3 0;
v000001ff2fa56c40_0 .net "id_ex_rs1_a_3t", 5 0, L_000001ff2fb29690;  1 drivers
v000001ff2fa56380_0 .var "id_ex_rs1_b", 3 0;
v000001ff2fa56420_0 .net "id_ex_rs1_b_3t", 5 0, L_000001ff2fb28ab0;  1 drivers
v000001ff2fa564c0_0 .var "id_ex_rs1_data_a", 53 0;
v000001ff2fa56560_0 .var "id_ex_rs1_data_b", 53 0;
v000001ff2fa58c20_0 .net "id_ex_rs2_a_3t", 5 0, L_000001ff2fb297d0;  1 drivers
v000001ff2fa584a0_0 .net "id_ex_rs2_b_3t", 5 0, L_000001ff2fb28b50;  1 drivers
v000001ff2fa57a00_0 .var "id_ex_rs2_data_a", 53 0;
v000001ff2fa59120_0 .var "id_ex_rs2_data_b", 53 0;
v000001ff2fa594e0_0 .var "id_ex_valid_a", 0 0;
v000001ff2fa57c80_0 .var "id_ex_valid_b", 0 0;
v000001ff2fa58540_0 .var "if_id_instr_a", 17 0;
v000001ff2fa59760_0 .var "if_id_instr_b", 17 0;
v000001ff2fa59080_0 .var "if_id_pc_a", 15 0;
v000001ff2fa58360_0 .var "if_id_pc_b", 15 0;
v000001ff2fa57820_0 .net "if_id_stall_a", 0 0, L_000001ff2fb620b0;  1 drivers
v000001ff2fa57dc0_0 .var "if_id_valid_a", 0 0;
v000001ff2fa57140_0 .var "if_id_valid_b", 0 0;
v000001ff2fa57960_0 .net "imem_addr", 15 0, L_000001ff2f8415d0;  alias, 1 drivers
v000001ff2fa573c0_0 .net "imem_data", 35 0, v000001ff2fa5b1a0_0;  alias, 1 drivers
v000001ff2fa578c0_0 .net "imm_sign_trit_a", 1 0, L_000001ff2fb0d7b0;  1 drivers
v000001ff2fa57aa0_0 .net "imm_sign_trit_b", 1 0, L_000001ff2fb0ecf0;  1 drivers
v000001ff2fa57460_0 .net "interslot_raw_hazard", 0 0, L_000001ff2f843320;  1 drivers
v000001ff2fa57fa0_0 .net "ipc_out", 1 0, L_000001ff2fb08350;  alias, 1 drivers
v000001ff2fa580e0_0 .net "issue_both", 0 0, L_000001ff2f842c90;  1 drivers
v000001ff2fa587c0_0 .var "lui_result_a", 53 0;
v000001ff2fa58ea0_0 .var "lui_result_b", 53 0;
v000001ff2fa57780_0 .net "mem_forward_data_a", 53 0, L_000001ff2fb087b0;  1 drivers
v000001ff2fa58f40_0 .var "mem_op_was_slot_a", 0 0;
v000001ff2fa589a0_0 .net "memory_conflict", 0 0, L_000001ff2f8437f0;  1 drivers
v000001ff2fa57000_0 .net "mispredicted_a", 0 0, L_000001ff2fb615c0;  1 drivers
v000001ff2fa58400_0 .net "mispredicted_b", 0 0, L_000001ff2fb622e0;  1 drivers
v000001ff2fa57b40_0 .var "next_pc", 15 0;
v000001ff2fa585e0_0 .var "pc", 15 0;
v000001ff2fa58860_0 .net "pc_carry_1", 1 0, L_000001ff2fb04390;  1 drivers
v000001ff2fa593a0_0 .net "pc_carry_2", 1 0, L_000001ff2fb06910;  1 drivers
v000001ff2fa58a40_0 .net "pc_out", 15 0, L_000001ff2f8416b0;  alias, 1 drivers
v000001ff2fa57be0_0 .net "pc_plus_one", 15 0, L_000001ff2fb032b0;  1 drivers
v000001ff2fa57d20_0 .net "pc_plus_two", 15 0, L_000001ff2fb07b30;  1 drivers
v000001ff2fa57e60_0 .net "pc_stall", 0 0, L_000001ff2fb61780;  1 drivers
v000001ff2fa570a0_0 .net "predict_taken_a", 0 0, L_000001ff2f5c4300;  1 drivers
v000001ff2fa58fe0_0 .net "predict_taken_b", 0 0, L_000001ff2f5c64b0;  1 drivers
v000001ff2fa582c0_0 .net "rf_rs1_a_data", 53 0, L_000001ff2fb0d210;  1 drivers
v000001ff2fa58180_0 .net "rf_rs1_b_data", 53 0, L_000001ff2fb0f6f0;  1 drivers
v000001ff2fa58b80_0 .net "rf_rs2_a_data", 53 0, L_000001ff2fb0f0b0;  1 drivers
v000001ff2fa59620_0 .net "rf_rs2_b_data", 53 0, L_000001ff2fb0e070;  1 drivers
v000001ff2fa58680_0 .net "rf_wr_data_a", 53 0, L_000001ff2fb0dc10;  1 drivers
v000001ff2fa58720_0 .net "rf_wr_data_b", 53 0, L_000001ff2fb08ad0;  1 drivers
v000001ff2fa58cc0_0 .net "rf_wr_en_a", 0 0, L_000001ff2f23ab90;  1 drivers
v000001ff2fa596c0_0 .net "rf_wr_en_b", 0 0, L_000001ff2fb61cc0;  1 drivers
v000001ff2fa57f00_0 .net "rst_n", 0 0, o000001ff2f9d3848;  alias, 0 drivers
v000001ff2fa58040_0 .net "slot_a_writes_slot_b_rs1", 0 0, L_000001ff2f841720;  1 drivers
v000001ff2fa57320_0 .net "slot_a_writes_slot_b_rs2", 0 0, L_000001ff2f843a20;  1 drivers
v000001ff2fa58220_0 .net "slot_b_stall", 0 0, L_000001ff2f843f60;  1 drivers
v000001ff2fa571e0_0 .net "stall_out", 0 0, L_000001ff2fb61710;  alias, 1 drivers
v000001ff2fa591c0_0 .var "take_branch_a", 0 0;
v000001ff2fa58900_0 .var "take_branch_b", 0 0;
v000001ff2fa58ae0_0 .net "valid_out_a", 0 0, L_000001ff2fb617f0;  alias, 1 drivers
v000001ff2fa58e00_0 .net "valid_out_b", 0 0, L_000001ff2fb61860;  alias, 1 drivers
E_000001ff2f792300/0 .event anyedge, v000001ff2fa54b20_0, v000001ff2fa57c80_0, v000001ff2fa54d00_0, v000001ff2f9a8050_0;
E_000001ff2f792300/1 .event anyedge, v000001ff2f9a71f0_0;
E_000001ff2f792300 .event/or E_000001ff2f792300/0, E_000001ff2f792300/1;
E_000001ff2f792f80/0 .event anyedge, v000001ff2fa56920_0, v000001ff2fa594e0_0, v000001ff2fa54e40_0, v000001ff2f9980b0_0;
E_000001ff2f792f80/1 .event anyedge, v000001ff2f998a10_0;
E_000001ff2f792f80 .event/or E_000001ff2f792f80/0, E_000001ff2f792f80/1;
E_000001ff2f7929c0/0 .event anyedge, v000001ff2f9a7290_0, v000001ff2f9a7290_0, v000001ff2f9a7290_0, v000001ff2f9a7290_0;
E_000001ff2f7929c0/1 .event anyedge, v000001ff2f9a7290_0, v000001ff2f9a7290_0, v000001ff2f9a7290_0, v000001ff2f9a7290_0;
E_000001ff2f7929c0/2 .event anyedge, v000001ff2f9a7290_0;
E_000001ff2f7929c0 .event/or E_000001ff2f7929c0/0, E_000001ff2f7929c0/1, E_000001ff2f7929c0/2;
E_000001ff2f792540/0 .event anyedge, v000001ff2f9979d0_0, v000001ff2f9979d0_0, v000001ff2f9979d0_0, v000001ff2f9979d0_0;
E_000001ff2f792540/1 .event anyedge, v000001ff2f9979d0_0, v000001ff2f9979d0_0, v000001ff2f9979d0_0, v000001ff2f9979d0_0;
E_000001ff2f792540/2 .event anyedge, v000001ff2f9979d0_0;
E_000001ff2f792540 .event/or E_000001ff2f792540/0, E_000001ff2f792540/1, E_000001ff2f792540/2;
E_000001ff2f792380/0 .event anyedge, v000001ff2fa550c0_0, v000001ff2fa57aa0_0, v000001ff2fa56100_0, v000001ff2fa4a580_0;
E_000001ff2f792380/1 .event anyedge, v000001ff2fa57780_0, v000001ff2fa59120_0;
E_000001ff2f792380 .event/or E_000001ff2f792380/0, E_000001ff2f792380/1;
E_000001ff2f7924c0 .event anyedge, v000001ff2fa486e0_0, v000001ff2fa57780_0, v000001ff2fa56560_0;
E_000001ff2f792580/0 .event anyedge, v000001ff2fa55f20_0, v000001ff2fa578c0_0, v000001ff2fa55ac0_0, v000001ff2f9ae590_0;
E_000001ff2f792580/1 .event anyedge, v000001ff2fa57780_0, v000001ff2fa57a00_0;
E_000001ff2f792580 .event/or E_000001ff2f792580/0, E_000001ff2f792580/1;
E_000001ff2f792b80 .event anyedge, v000001ff2f9ae950_0, v000001ff2fa57780_0, v000001ff2fa564c0_0;
E_000001ff2f792ac0/0 .event anyedge, v000001ff2fa591c0_0, v000001ff2fa558e0_0, v000001ff2f95f3b0_0, v000001ff2fa58900_0;
E_000001ff2f792ac0/1 .event anyedge, v000001ff2fa56d80_0, v000001ff2f961cf0_0, v000001ff2fa580e0_0, v000001ff2f9662f0_0;
E_000001ff2f792ac0/2 .event anyedge, v000001ff2f9639b0_0;
E_000001ff2f792ac0 .event/or E_000001ff2f792ac0/0, E_000001ff2f792ac0/1, E_000001ff2f792ac0/2;
LS_000001ff2fb02310_0_0 .concat8 [ 2 2 2 2], L_000001ff2fa71850, L_000001ff2fa71898, L_000001ff2fa718e0, L_000001ff2fa71928;
LS_000001ff2fb02310_0_4 .concat8 [ 2 2 2 2], L_000001ff2fa71970, L_000001ff2fa719b8, L_000001ff2fa71a00, L_000001ff2fa71a48;
L_000001ff2fb02310 .concat8 [ 8 8 0 0], LS_000001ff2fb02310_0_0, LS_000001ff2fb02310_0_4;
LS_000001ff2fb023b0_0_0 .concat8 [ 2 2 2 2], L_000001ff2fa71a90, L_000001ff2fa71ad8, L_000001ff2fa71b20, L_000001ff2fa71b68;
LS_000001ff2fb023b0_0_4 .concat8 [ 2 2 2 2], L_000001ff2fa71bb0, L_000001ff2fa71bf8, L_000001ff2fa71c40, L_000001ff2fa71c88;
L_000001ff2fb023b0 .concat8 [ 8 8 0 0], LS_000001ff2fb023b0_0_0, LS_000001ff2fb023b0_0_4;
L_000001ff2fb05ab0 .part v000001ff2fa55ac0_0, 2, 2;
LS_000001ff2fb06370_0_0 .concat [ 2 2 2 2], L_000001ff2fb05ab0, L_000001ff2fb05ab0, L_000001ff2fb05ab0, L_000001ff2fb05ab0;
LS_000001ff2fb06370_0_4 .concat [ 2 2 0 0], L_000001ff2fb05ab0, L_000001ff2fb05ab0;
L_000001ff2fb06370 .concat [ 8 4 0 0], LS_000001ff2fb06370_0_0, LS_000001ff2fb06370_0_4;
L_000001ff2fb07d10 .concat [ 4 12 0 0], v000001ff2fa55ac0_0, L_000001ff2fb06370;
L_000001ff2fb06ff0 .part v000001ff2fa56100_0, 2, 2;
LS_000001ff2fb07090_0_0 .concat [ 2 2 2 2], L_000001ff2fb06ff0, L_000001ff2fb06ff0, L_000001ff2fb06ff0, L_000001ff2fb06ff0;
LS_000001ff2fb07090_0_4 .concat [ 2 2 0 0], L_000001ff2fb06ff0, L_000001ff2fb06ff0;
L_000001ff2fb07090 .concat [ 8 4 0 0], LS_000001ff2fb07090_0_0, LS_000001ff2fb07090_0_4;
L_000001ff2fb07270 .concat [ 4 12 0 0], v000001ff2fa56100_0, L_000001ff2fb07090;
L_000001ff2fb09430 .reduce/nor L_000001ff2f843f60;
L_000001ff2fb094d0 .functor MUXZ 2, L_000001ff2fa71da8, L_000001ff2fa71d60, v000001ff2fa57dc0_0, C4<>;
L_000001ff2fb08350 .functor MUXZ 2, L_000001ff2fb094d0, L_000001ff2fa71d18, L_000001ff2f842c90, C4<>;
L_000001ff2fb0a150 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.addr_eq_2t, 1, L_000001ff2fb0c770, L_000001ff2fb0b690 (v000001ff2f95e0f0_0, v000001ff2f95da10_0) S_000001ff2f97f200;
L_000001ff2fb08490 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.is_r0_2t, 1, L_000001ff2fb0c770 (v000001ff2f963050_0) S_000001ff2f984020;
L_000001ff2fb097f0 .reduce/nor L_000001ff2fb08490;
L_000001ff2fb0a330 .reduce/nor v000001ff2f9ab890_0;
L_000001ff2fb08710 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.addr_eq_2t, 1, L_000001ff2fb0c770, L_000001ff2fb0ac90 (v000001ff2f95e0f0_0, v000001ff2f95da10_0) S_000001ff2f97f200;
L_000001ff2fb080d0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.is_r0_2t, 1, L_000001ff2fb0c770 (v000001ff2f963050_0) S_000001ff2f984020;
L_000001ff2fb0a510 .reduce/nor L_000001ff2fb080d0;
L_000001ff2fb0dc10 .functor MUXZ 54, v000001ff2fa55200_0, v000001ff2fa54c60_0, v000001ff2fa54a80_0, C4<>;
L_000001ff2fb08ad0 .functor MUXZ 54, v000001ff2fa55e80_0, v000001ff2fa56ec0_0, v000001ff2fa56600_0, C4<>;
L_000001ff2fb087b0 .functor MUXZ 54, v000001ff2fa55200_0, v000001ff2fa54c60_0, v000001ff2fa54a80_0, C4<>;
L_000001ff2fb0d7b0 .part v000001ff2fa55ac0_0, 2, 2;
L_000001ff2fb0ecf0 .part v000001ff2fa56100_0, 2, 2;
L_000001ff2fb29d70 .functor MUXZ 54, v000001ff2f997b10_0, v000001ff2fa587c0_0, v000001ff2fa555c0_0, C4<>;
L_000001ff2fb2ab30 .functor MUXZ 54, v000001ff2f9a7470_0, v000001ff2fa58ea0_0, v000001ff2fa55700_0, C4<>;
L_000001ff2fb29190 .part v000001ff2f997b10_0, 0, 18;
L_000001ff2fb28830 .part v000001ff2f9a7470_0, 0, 18;
L_000001ff2fb2a6d0 .functor MUXZ 18, L_000001ff2fb28830, L_000001ff2fb29190, L_000001ff2fb612b0, C4<>;
L_000001ff2fb2a310 .functor MUXZ 54, v000001ff2fa59120_0, v000001ff2fa57a00_0, v000001ff2fa55d40_0, C4<>;
L_000001ff2fb2ad10 .reduce/nor v000001ff2fa55d40_0;
L_000001ff2fb2a770 .reduce/nor v000001ff2fa569c0_0;
L_000001ff2fb28bf0 .concat [ 4 2 0 0], L_000001ff2fb0cdb0, L_000001ff2fa73bc0;
L_000001ff2fb29f50 .concat [ 4 2 0 0], L_000001ff2fb0c4f0, L_000001ff2fa73c08;
L_000001ff2fb29eb0 .concat [ 4 2 0 0], v000001ff2fa56240_0, L_000001ff2fa73c50;
L_000001ff2fb29730 .concat [ 4 2 0 0], v000001ff2fa566a0_0, L_000001ff2fa73c98;
L_000001ff2fb29ff0 .concat [ 4 2 0 0], L_000001ff2fb0b690, L_000001ff2fa73ce0;
L_000001ff2fb29370 .concat [ 4 2 0 0], L_000001ff2fb0ac90, L_000001ff2fa73d28;
L_000001ff2fb2a130 .concat [ 4 2 0 0], v000001ff2fa54940_0, L_000001ff2fa73d70;
L_000001ff2fb29230 .concat [ 4 2 0 0], v000001ff2fa56e20_0, L_000001ff2fa73db8;
L_000001ff2fb2a1d0 .reduce/nor v000001ff2f9a8a50_0;
L_000001ff2fb29690 .concat [ 4 2 0 0], v000001ff2fa55520_0, L_000001ff2fa73e48;
L_000001ff2fb297d0 .concat [ 4 2 0 0], v000001ff2fa55ac0_0, L_000001ff2fa73e90;
L_000001ff2fb28ab0 .concat [ 4 2 0 0], v000001ff2fa56380_0, L_000001ff2fa74088;
L_000001ff2fb28b50 .concat [ 4 2 0 0], v000001ff2fa56100_0, L_000001ff2fa740d0;
L_000001ff2fb2c2f0 .cmp/ne 2, L_000001ff2fb28790, L_000001ff2fa742c8;
L_000001ff2fb2ce30 .cmp/ne 2, L_000001ff2fb288d0, L_000001ff2fa74310;
L_000001ff2fb2d5b0 .cmp/ne 2, L_000001ff2fb2c930, L_000001ff2fa74358;
L_000001ff2fb2d150 .cmp/ne 2, L_000001ff2fb2cbb0, L_000001ff2fa743a0;
S_000001ff2f983210 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 5 686, 5 686 0, S_000001ff2f9812d0;
 .timescale 0 0;
v000001ff2f95e730_0 .var/2s "i", 31 0;
S_000001ff2f97fe80 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 5 704, 5 704 0, S_000001ff2f9812d0;
 .timescale 0 0;
v000001ff2f95e050_0 .var/2s "i", 31 0;
S_000001ff2f97f200 .scope autofunction.vec4.s1, "addr_eq_2t" "addr_eq_2t" 5 278, 5 278 0, S_000001ff2f9812d0;
 .timescale 0 0;
v000001ff2f95e0f0_0 .var "a", 3 0;
; Variable addr_eq_2t is vec4 return value of scope S_000001ff2f97f200
v000001ff2f95da10_0 .var "b", 3 0;
TD_ternary_cpu_system.u_cpu.addr_eq_2t ;
    %load/vec4 v000001ff2f95e0f0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000001ff2f95da10_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_28.139, 4;
    %load/vec4 v000001ff2f95e0f0_0;
    %parti/s 2, 2, 3;
    %load/vec4 v000001ff2f95da10_0;
    %parti/s 2, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.139;
    %ret/vec4 0, 0, 1;  Assign to addr_eq_2t (store_vec4_to_lval)
    %disable/flow S_000001ff2f97f200;
    %end;
S_000001ff2f97f840 .scope module, "branch_adder_a" "ternary_adder_8trit_cla" 5 185, 6 22 0, S_000001ff2f9812d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95f950_0 .net "a", 15 0, v000001ff2fa54800_0;  1 drivers
v000001ff2f95fef0_0 .net "b", 15 0, L_000001ff2fb07d10;  alias, 1 drivers
v000001ff2f960850_0 .net "cin", 1 0, L_000001ff2fa71cd0;  alias, 1 drivers
v000001ff2f95f450_0 .net "cout", 1 0, L_000001ff2fb06690;  alias, 1 drivers
v000001ff2f960a30_0 .net "sum", 15 0, L_000001ff2fb06b90;  alias, 1 drivers
S_000001ff2f97f9d0 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_000001ff2f97f840;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_000001ff2f792c40 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_000001ff2f841c60 .functor BUFZ 2, L_000001ff2fa71cd0, C4<00>, C4<00>, C4<00>;
v000001ff2f961070_0 .net *"_ivl_61", 1 0, L_000001ff2f841c60;  1 drivers
v000001ff2f9605d0_0 .net "a", 15 0, v000001ff2fa54800_0;  alias, 1 drivers
v000001ff2f95f590_0 .net "b", 15 0, L_000001ff2fb07d10;  alias, 1 drivers
v000001ff2f960990_0 .net "carry", 17 0, L_000001ff2fb079f0;  1 drivers
v000001ff2f95eaf0_0 .net "cin", 1 0, L_000001ff2fa71cd0;  alias, 1 drivers
v000001ff2f95eb90_0 .net "cout", 1 0, L_000001ff2fb06690;  alias, 1 drivers
v000001ff2f95f3b0_0 .net "sum", 15 0, L_000001ff2fb06b90;  alias, 1 drivers
L_000001ff2fb065f0 .part v000001ff2fa54800_0, 0, 2;
L_000001ff2fb07db0 .part L_000001ff2fb07d10, 0, 2;
L_000001ff2fb07c70 .part L_000001ff2fb079f0, 0, 2;
L_000001ff2fb07450 .part v000001ff2fa54800_0, 2, 2;
L_000001ff2fb07ef0 .part L_000001ff2fb07d10, 2, 2;
L_000001ff2fb05b50 .part L_000001ff2fb079f0, 2, 2;
L_000001ff2fb05790 .part v000001ff2fa54800_0, 4, 2;
L_000001ff2fb064b0 .part L_000001ff2fb07d10, 4, 2;
L_000001ff2fb058d0 .part L_000001ff2fb079f0, 4, 2;
L_000001ff2fb069b0 .part v000001ff2fa54800_0, 6, 2;
L_000001ff2fb05bf0 .part L_000001ff2fb07d10, 6, 2;
L_000001ff2fb05c90 .part L_000001ff2fb079f0, 6, 2;
L_000001ff2fb05dd0 .part v000001ff2fa54800_0, 8, 2;
L_000001ff2fb06af0 .part L_000001ff2fb07d10, 8, 2;
L_000001ff2fb07630 .part L_000001ff2fb079f0, 8, 2;
L_000001ff2fb06cd0 .part v000001ff2fa54800_0, 10, 2;
L_000001ff2fb06d70 .part L_000001ff2fb07d10, 10, 2;
L_000001ff2fb05f10 .part L_000001ff2fb079f0, 10, 2;
L_000001ff2fb06190 .part v000001ff2fa54800_0, 12, 2;
L_000001ff2fb062d0 .part L_000001ff2fb07d10, 12, 2;
L_000001ff2fb06870 .part L_000001ff2fb079f0, 12, 2;
L_000001ff2fb06230 .part v000001ff2fa54800_0, 14, 2;
L_000001ff2fb06550 .part L_000001ff2fb07d10, 14, 2;
L_000001ff2fb071d0 .part L_000001ff2fb079f0, 14, 2;
LS_000001ff2fb06b90_0_0 .concat8 [ 2 2 2 2], L_000001ff2fb06410, L_000001ff2fb06730, L_000001ff2fb05a10, L_000001ff2fb078b0;
LS_000001ff2fb06b90_0_4 .concat8 [ 2 2 2 2], L_000001ff2fb05970, L_000001ff2fb05e70, L_000001ff2fb060f0, L_000001ff2fb07810;
L_000001ff2fb06b90 .concat8 [ 8 8 0 0], LS_000001ff2fb06b90_0_0, LS_000001ff2fb06b90_0_4;
LS_000001ff2fb079f0_0_0 .concat8 [ 2 2 2 2], L_000001ff2f841c60, L_000001ff2fb07e50, L_000001ff2fb07310, L_000001ff2fb067d0;
LS_000001ff2fb079f0_0_4 .concat8 [ 2 2 2 2], L_000001ff2fb07bd0, L_000001ff2fb07770, L_000001ff2fb06050, L_000001ff2fb06e10;
LS_000001ff2fb079f0_0_8 .concat8 [ 2 0 0 0], L_000001ff2fb076d0;
L_000001ff2fb079f0 .concat8 [ 8 8 2 0], LS_000001ff2fb079f0_0_0, LS_000001ff2fb079f0_0_4, LS_000001ff2fb079f0_0_8;
L_000001ff2fb06690 .part L_000001ff2fb079f0, 16, 2;
S_000001ff2f97f520 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_000001ff2f97f9d0;
 .timescale 0 0;
P_000001ff2f792900 .param/l "i" 0 7 25, +C4<00>;
S_000001ff2f97fcf0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f97f520;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95c250_0 .net "a", 1 0, L_000001ff2fb065f0;  1 drivers
v000001ff2f95c750_0 .net "b", 1 0, L_000001ff2fb07db0;  1 drivers
v000001ff2f95d0b0_0 .net "cin", 1 0, L_000001ff2fb07c70;  1 drivers
v000001ff2f95c430_0 .net "cout", 1 0, L_000001ff2fb07e50;  1 drivers
v000001ff2f95d290_0 .net "result", 3 0, L_000001ff2fb05d30;  1 drivers
v000001ff2f95d330_0 .net "sum", 1 0, L_000001ff2fb06410;  1 drivers
L_000001ff2fb05d30 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb065f0, L_000001ff2fb07db0, L_000001ff2fb07c70 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb07e50 .part L_000001ff2fb05d30, 2, 2;
L_000001ff2fb06410 .part L_000001ff2fb05d30, 0, 2;
S_000001ff2f981140 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_000001ff2f97f9d0;
 .timescale 0 0;
P_000001ff2f792700 .param/l "i" 0 7 25, +C4<01>;
S_000001ff2f982a40 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f981140;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95e2d0_0 .net "a", 1 0, L_000001ff2fb07450;  1 drivers
v000001ff2f95d510_0 .net "b", 1 0, L_000001ff2fb07ef0;  1 drivers
v000001ff2f95d3d0_0 .net "cin", 1 0, L_000001ff2fb05b50;  1 drivers
v000001ff2f95c2f0_0 .net "cout", 1 0, L_000001ff2fb07310;  1 drivers
v000001ff2f95d5b0_0 .net "result", 3 0, L_000001ff2fb06c30;  1 drivers
v000001ff2f95d650_0 .net "sum", 1 0, L_000001ff2fb06730;  1 drivers
L_000001ff2fb06c30 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb07450, L_000001ff2fb07ef0, L_000001ff2fb05b50 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb07310 .part L_000001ff2fb06c30, 2, 2;
L_000001ff2fb06730 .part L_000001ff2fb06c30, 0, 2;
S_000001ff2f983530 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_000001ff2f97f9d0;
 .timescale 0 0;
P_000001ff2f7930c0 .param/l "i" 0 7 25, +C4<010>;
S_000001ff2f980010 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f983530;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95d830_0 .net "a", 1 0, L_000001ff2fb05790;  1 drivers
v000001ff2f95d8d0_0 .net "b", 1 0, L_000001ff2fb064b0;  1 drivers
v000001ff2f95db50_0 .net "cin", 1 0, L_000001ff2fb058d0;  1 drivers
v000001ff2f95dc90_0 .net "cout", 1 0, L_000001ff2fb067d0;  1 drivers
v000001ff2f95e370_0 .net "result", 3 0, L_000001ff2fb06f50;  1 drivers
v000001ff2f95e410_0 .net "sum", 1 0, L_000001ff2fb05a10;  1 drivers
L_000001ff2fb06f50 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb05790, L_000001ff2fb064b0, L_000001ff2fb058d0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb067d0 .part L_000001ff2fb06f50, 2, 2;
L_000001ff2fb05a10 .part L_000001ff2fb06f50, 0, 2;
S_000001ff2f9807e0 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_000001ff2f97f9d0;
 .timescale 0 0;
P_000001ff2f792e80 .param/l "i" 0 7 25, +C4<011>;
S_000001ff2f980c90 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9807e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95e4b0_0 .net "a", 1 0, L_000001ff2fb069b0;  1 drivers
v000001ff2f95c390_0 .net "b", 1 0, L_000001ff2fb05bf0;  1 drivers
v000001ff2f95e550_0 .net "cin", 1 0, L_000001ff2fb05c90;  1 drivers
v000001ff2f95c4d0_0 .net "cout", 1 0, L_000001ff2fb07bd0;  1 drivers
v000001ff2f95c610_0 .net "result", 3 0, L_000001ff2fb07130;  1 drivers
v000001ff2f95e5f0_0 .net "sum", 1 0, L_000001ff2fb078b0;  1 drivers
L_000001ff2fb07130 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb069b0, L_000001ff2fb05bf0, L_000001ff2fb05c90 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb07bd0 .part L_000001ff2fb07130, 2, 2;
L_000001ff2fb078b0 .part L_000001ff2fb07130, 0, 2;
S_000001ff2f9801a0 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_000001ff2f97f9d0;
 .timescale 0 0;
P_000001ff2f792780 .param/l "i" 0 7 25, +C4<0100>;
S_000001ff2f980e20 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9801a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95c7f0_0 .net "a", 1 0, L_000001ff2fb05dd0;  1 drivers
v000001ff2f95c890_0 .net "b", 1 0, L_000001ff2fb06af0;  1 drivers
v000001ff2f95f310_0 .net "cin", 1 0, L_000001ff2fb07630;  1 drivers
v000001ff2f960c10_0 .net "cout", 1 0, L_000001ff2fb07770;  1 drivers
v000001ff2f960670_0 .net "result", 3 0, L_000001ff2fb07590;  1 drivers
v000001ff2f9607b0_0 .net "sum", 1 0, L_000001ff2fb05970;  1 drivers
L_000001ff2fb07590 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb05dd0, L_000001ff2fb06af0, L_000001ff2fb07630 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb07770 .part L_000001ff2fb07590, 2, 2;
L_000001ff2fb05970 .part L_000001ff2fb07590, 0, 2;
S_000001ff2f981460 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_000001ff2f97f9d0;
 .timescale 0 0;
P_000001ff2f793140 .param/l "i" 0 7 25, +C4<0101>;
S_000001ff2f9815f0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f981460;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f960ad0_0 .net "a", 1 0, L_000001ff2fb06cd0;  1 drivers
v000001ff2f960d50_0 .net "b", 1 0, L_000001ff2fb06d70;  1 drivers
v000001ff2f95ef50_0 .net "cin", 1 0, L_000001ff2fb05f10;  1 drivers
v000001ff2f960210_0 .net "cout", 1 0, L_000001ff2fb06050;  1 drivers
v000001ff2f95e9b0_0 .net "result", 3 0, L_000001ff2fb07950;  1 drivers
v000001ff2f961110_0 .net "sum", 1 0, L_000001ff2fb05e70;  1 drivers
L_000001ff2fb07950 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb06cd0, L_000001ff2fb06d70, L_000001ff2fb05f10 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb06050 .part L_000001ff2fb07950, 2, 2;
L_000001ff2fb05e70 .part L_000001ff2fb07950, 0, 2;
S_000001ff2f982590 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_000001ff2f97f9d0;
 .timescale 0 0;
P_000001ff2f793100 .param/l "i" 0 7 25, +C4<0110>;
S_000001ff2f981780 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f982590;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f960530_0 .net "a", 1 0, L_000001ff2fb06190;  1 drivers
v000001ff2f95f270_0 .net "b", 1 0, L_000001ff2fb062d0;  1 drivers
v000001ff2f95ecd0_0 .net "cin", 1 0, L_000001ff2fb06870;  1 drivers
v000001ff2f95ea50_0 .net "cout", 1 0, L_000001ff2fb06e10;  1 drivers
v000001ff2f960cb0_0 .net "result", 3 0, L_000001ff2fb05fb0;  1 drivers
v000001ff2f95fa90_0 .net "sum", 1 0, L_000001ff2fb060f0;  1 drivers
L_000001ff2fb05fb0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb06190, L_000001ff2fb062d0, L_000001ff2fb06870 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb06e10 .part L_000001ff2fb05fb0, 2, 2;
L_000001ff2fb060f0 .part L_000001ff2fb05fb0, 0, 2;
S_000001ff2f982d60 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_000001ff2f97f9d0;
 .timescale 0 0;
P_000001ff2f792980 .param/l "i" 0 7 25, +C4<0111>;
S_000001ff2f981910 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f982d60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95f770_0 .net "a", 1 0, L_000001ff2fb06230;  1 drivers
v000001ff2f960f30_0 .net "b", 1 0, L_000001ff2fb06550;  1 drivers
v000001ff2f95ed70_0 .net "cin", 1 0, L_000001ff2fb071d0;  1 drivers
v000001ff2f960fd0_0 .net "cout", 1 0, L_000001ff2fb076d0;  1 drivers
v000001ff2f95f6d0_0 .net "result", 3 0, L_000001ff2fb06eb0;  1 drivers
v000001ff2f9603f0_0 .net "sum", 1 0, L_000001ff2fb07810;  1 drivers
L_000001ff2fb06eb0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb06230, L_000001ff2fb06550, L_000001ff2fb071d0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb076d0 .part L_000001ff2fb06eb0, 2, 2;
L_000001ff2fb07810 .part L_000001ff2fb06eb0, 0, 2;
S_000001ff2f9828b0 .scope module, "branch_adder_b" "ternary_adder_8trit_cla" 5 202, 6 22 0, S_000001ff2f9812d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f961f70_0 .net "a", 15 0, v000001ff2fa55160_0;  1 drivers
v000001ff2f9634b0_0 .net "b", 15 0, L_000001ff2fb07270;  alias, 1 drivers
v000001ff2f9621f0_0 .net "cin", 1 0, L_000001ff2fa71cd0;  alias, 1 drivers
v000001ff2f962fb0_0 .net "cout", 1 0, L_000001ff2fb08a30;  alias, 1 drivers
v000001ff2f961750_0 .net "sum", 15 0, L_000001ff2fb096b0;  alias, 1 drivers
S_000001ff2f981c30 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_000001ff2f9828b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_000001ff2f7925c0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_000001ff2f842d70 .functor BUFZ 2, L_000001ff2fa71cd0, C4<00>, C4<00>, C4<00>;
v000001ff2f961e30_0 .net *"_ivl_61", 1 0, L_000001ff2f842d70;  1 drivers
v000001ff2f962790_0 .net "a", 15 0, v000001ff2fa55160_0;  alias, 1 drivers
v000001ff2f962a10_0 .net "b", 15 0, L_000001ff2fb07270;  alias, 1 drivers
v000001ff2f961ed0_0 .net "carry", 17 0, L_000001ff2fb0a010;  1 drivers
v000001ff2f9614d0_0 .net "cin", 1 0, L_000001ff2fa71cd0;  alias, 1 drivers
v000001ff2f9628d0_0 .net "cout", 1 0, L_000001ff2fb08a30;  alias, 1 drivers
v000001ff2f961cf0_0 .net "sum", 15 0, L_000001ff2fb096b0;  alias, 1 drivers
L_000001ff2fb0a0b0 .part v000001ff2fa55160_0, 0, 2;
L_000001ff2fb091b0 .part L_000001ff2fb07270, 0, 2;
L_000001ff2fb09930 .part L_000001ff2fb0a010, 0, 2;
L_000001ff2fb09110 .part v000001ff2fa55160_0, 2, 2;
L_000001ff2fb09f70 .part L_000001ff2fb07270, 2, 2;
L_000001ff2fb08df0 .part L_000001ff2fb0a010, 2, 2;
L_000001ff2fb0a3d0 .part v000001ff2fa55160_0, 4, 2;
L_000001ff2fb083f0 .part L_000001ff2fb07270, 4, 2;
L_000001ff2fb08030 .part L_000001ff2fb0a010, 4, 2;
L_000001ff2fb09ed0 .part v000001ff2fa55160_0, 6, 2;
L_000001ff2fb08c10 .part L_000001ff2fb07270, 6, 2;
L_000001ff2fb08cb0 .part L_000001ff2fb0a010, 6, 2;
L_000001ff2fb09a70 .part v000001ff2fa55160_0, 8, 2;
L_000001ff2fb0a650 .part L_000001ff2fb07270, 8, 2;
L_000001ff2fb09610 .part L_000001ff2fb0a010, 8, 2;
L_000001ff2fb09750 .part v000001ff2fa55160_0, 10, 2;
L_000001ff2fb08d50 .part L_000001ff2fb07270, 10, 2;
L_000001ff2fb0a290 .part L_000001ff2fb0a010, 10, 2;
L_000001ff2fb08e90 .part v000001ff2fa55160_0, 12, 2;
L_000001ff2fb09570 .part L_000001ff2fb07270, 12, 2;
L_000001ff2fb09d90 .part L_000001ff2fb0a010, 12, 2;
L_000001ff2fb085d0 .part v000001ff2fa55160_0, 14, 2;
L_000001ff2fb09e30 .part L_000001ff2fb07270, 14, 2;
L_000001ff2fb0a6f0 .part L_000001ff2fb0a010, 14, 2;
LS_000001ff2fb096b0_0_0 .concat8 [ 2 2 2 2], L_000001ff2fb09890, L_000001ff2fb09250, L_000001ff2fb09bb0, L_000001ff2fb0a470;
LS_000001ff2fb096b0_0_4 .concat8 [ 2 2 2 2], L_000001ff2fb08530, L_000001ff2fb099d0, L_000001ff2fb08f30, L_000001ff2fb08fd0;
L_000001ff2fb096b0 .concat8 [ 8 8 0 0], LS_000001ff2fb096b0_0_0, LS_000001ff2fb096b0_0_4;
LS_000001ff2fb0a010_0_0 .concat8 [ 2 2 2 2], L_000001ff2f842d70, L_000001ff2fb09390, L_000001ff2fb07f90, L_000001ff2fb082b0;
LS_000001ff2fb0a010_0_4 .concat8 [ 2 2 2 2], L_000001ff2fb09b10, L_000001ff2fb0a1f0, L_000001ff2fb09c50, L_000001ff2fb09cf0;
LS_000001ff2fb0a010_0_8 .concat8 [ 2 0 0 0], L_000001ff2fb092f0;
L_000001ff2fb0a010 .concat8 [ 8 8 2 0], LS_000001ff2fb0a010_0_0, LS_000001ff2fb0a010_0_4, LS_000001ff2fb0a010_0_8;
L_000001ff2fb08a30 .part L_000001ff2fb0a010, 16, 2;
S_000001ff2f982720 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_000001ff2f981c30;
 .timescale 0 0;
P_000001ff2f792c80 .param/l "i" 0 7 25, +C4<00>;
S_000001ff2f981dc0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f982720;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f960490_0 .net "a", 1 0, L_000001ff2fb0a0b0;  1 drivers
v000001ff2f95fdb0_0 .net "b", 1 0, L_000001ff2fb091b0;  1 drivers
v000001ff2f95f9f0_0 .net "cin", 1 0, L_000001ff2fb09930;  1 drivers
v000001ff2f95ee10_0 .net "cout", 1 0, L_000001ff2fb09390;  1 drivers
v000001ff2f960df0_0 .net "result", 3 0, L_000001ff2fb0a5b0;  1 drivers
v000001ff2f95ec30_0 .net "sum", 1 0, L_000001ff2fb09890;  1 drivers
L_000001ff2fb0a5b0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb0a0b0, L_000001ff2fb091b0, L_000001ff2fb09930 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb09390 .part L_000001ff2fb0a5b0, 2, 2;
L_000001ff2fb09890 .part L_000001ff2fb0a5b0, 0, 2;
S_000001ff2f981f50 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_000001ff2f981c30;
 .timescale 0 0;
P_000001ff2f793040 .param/l "i" 0 7 25, +C4<01>;
S_000001ff2f9820e0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f981f50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9608f0_0 .net "a", 1 0, L_000001ff2fb09110;  1 drivers
v000001ff2f95f630_0 .net "b", 1 0, L_000001ff2fb09f70;  1 drivers
v000001ff2f960b70_0 .net "cin", 1 0, L_000001ff2fb08df0;  1 drivers
v000001ff2f95eeb0_0 .net "cout", 1 0, L_000001ff2fb07f90;  1 drivers
v000001ff2f960e90_0 .net "result", 3 0, L_000001ff2fb08210;  1 drivers
v000001ff2f95ff90_0 .net "sum", 1 0, L_000001ff2fb09250;  1 drivers
L_000001ff2fb08210 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb09110, L_000001ff2fb09f70, L_000001ff2fb08df0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb07f90 .part L_000001ff2fb08210, 2, 2;
L_000001ff2fb09250 .part L_000001ff2fb08210, 0, 2;
S_000001ff2f982270 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_000001ff2f981c30;
 .timescale 0 0;
P_000001ff2f792600 .param/l "i" 0 7 25, +C4<010>;
S_000001ff2f97f6b0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f982270;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95eff0_0 .net "a", 1 0, L_000001ff2fb0a3d0;  1 drivers
v000001ff2f95f090_0 .net "b", 1 0, L_000001ff2fb083f0;  1 drivers
v000001ff2f960710_0 .net "cin", 1 0, L_000001ff2fb08030;  1 drivers
v000001ff2f95f810_0 .net "cout", 1 0, L_000001ff2fb082b0;  1 drivers
v000001ff2f95f130_0 .net "result", 3 0, L_000001ff2fb08990;  1 drivers
v000001ff2f95f1d0_0 .net "sum", 1 0, L_000001ff2fb09bb0;  1 drivers
L_000001ff2fb08990 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb0a3d0, L_000001ff2fb083f0, L_000001ff2fb08030 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb082b0 .part L_000001ff2fb08990, 2, 2;
L_000001ff2fb09bb0 .part L_000001ff2fb08990, 0, 2;
S_000001ff2f9833a0 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_000001ff2f981c30;
 .timescale 0 0;
P_000001ff2f7923c0 .param/l "i" 0 7 25, +C4<011>;
S_000001ff2f982ef0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9833a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95f4f0_0 .net "a", 1 0, L_000001ff2fb09ed0;  1 drivers
v000001ff2f95fb30_0 .net "b", 1 0, L_000001ff2fb08c10;  1 drivers
v000001ff2f95f8b0_0 .net "cin", 1 0, L_000001ff2fb08cb0;  1 drivers
v000001ff2f95fbd0_0 .net "cout", 1 0, L_000001ff2fb09b10;  1 drivers
v000001ff2f960030_0 .net "result", 3 0, L_000001ff2fb09070;  1 drivers
v000001ff2f95fc70_0 .net "sum", 1 0, L_000001ff2fb0a470;  1 drivers
L_000001ff2fb09070 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb09ed0, L_000001ff2fb08c10, L_000001ff2fb08cb0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb09b10 .part L_000001ff2fb09070, 2, 2;
L_000001ff2fb0a470 .part L_000001ff2fb09070, 0, 2;
S_000001ff2f983d00 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_000001ff2f981c30;
 .timescale 0 0;
P_000001ff2f793080 .param/l "i" 0 7 25, +C4<0100>;
S_000001ff2f985150 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f983d00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f95fd10_0 .net "a", 1 0, L_000001ff2fb09a70;  1 drivers
v000001ff2f95fe50_0 .net "b", 1 0, L_000001ff2fb0a650;  1 drivers
v000001ff2f9600d0_0 .net "cin", 1 0, L_000001ff2fb09610;  1 drivers
v000001ff2f960170_0 .net "cout", 1 0, L_000001ff2fb0a1f0;  1 drivers
v000001ff2f9602b0_0 .net "result", 3 0, L_000001ff2fb08850;  1 drivers
v000001ff2f960350_0 .net "sum", 1 0, L_000001ff2fb08530;  1 drivers
L_000001ff2fb08850 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb09a70, L_000001ff2fb0a650, L_000001ff2fb09610 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb0a1f0 .part L_000001ff2fb08850, 2, 2;
L_000001ff2fb08530 .part L_000001ff2fb08850, 0, 2;
S_000001ff2f9836c0 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_000001ff2f981c30;
 .timescale 0 0;
P_000001ff2f792940 .param/l "i" 0 7 25, +C4<0101>;
S_000001ff2f984e30 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9836c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f962970_0 .net "a", 1 0, L_000001ff2fb09750;  1 drivers
v000001ff2f962ab0_0 .net "b", 1 0, L_000001ff2fb08d50;  1 drivers
v000001ff2f962470_0 .net "cin", 1 0, L_000001ff2fb0a290;  1 drivers
v000001ff2f962c90_0 .net "cout", 1 0, L_000001ff2fb09c50;  1 drivers
v000001ff2f963870_0 .net "result", 3 0, L_000001ff2fb08670;  1 drivers
v000001ff2f962830_0 .net "sum", 1 0, L_000001ff2fb099d0;  1 drivers
L_000001ff2fb08670 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb09750, L_000001ff2fb08d50, L_000001ff2fb0a290 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb09c50 .part L_000001ff2fb08670, 2, 2;
L_000001ff2fb099d0 .part L_000001ff2fb08670, 0, 2;
S_000001ff2f984b10 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_000001ff2f981c30;
 .timescale 0 0;
P_000001ff2f792400 .param/l "i" 0 7 25, +C4<0110>;
S_000001ff2f983850 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f984b10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f963410_0 .net "a", 1 0, L_000001ff2fb08e90;  1 drivers
v000001ff2f962d30_0 .net "b", 1 0, L_000001ff2fb09570;  1 drivers
v000001ff2f961b10_0 .net "cin", 1 0, L_000001ff2fb09d90;  1 drivers
v000001ff2f962650_0 .net "cout", 1 0, L_000001ff2fb09cf0;  1 drivers
v000001ff2f961d90_0 .net "result", 3 0, L_000001ff2fb088f0;  1 drivers
v000001ff2f9612f0_0 .net "sum", 1 0, L_000001ff2fb08f30;  1 drivers
L_000001ff2fb088f0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb08e90, L_000001ff2fb09570, L_000001ff2fb09d90 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb09cf0 .part L_000001ff2fb088f0, 2, 2;
L_000001ff2fb08f30 .part L_000001ff2fb088f0, 0, 2;
S_000001ff2f983b70 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_000001ff2f981c30;
 .timescale 0 0;
P_000001ff2f792800 .param/l "i" 0 7 25, +C4<0111>;
S_000001ff2f984fc0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f983b70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f961570_0 .net "a", 1 0, L_000001ff2fb085d0;  1 drivers
v000001ff2f961bb0_0 .net "b", 1 0, L_000001ff2fb09e30;  1 drivers
v000001ff2f961c50_0 .net "cin", 1 0, L_000001ff2fb0a6f0;  1 drivers
v000001ff2f9619d0_0 .net "cout", 1 0, L_000001ff2fb092f0;  1 drivers
v000001ff2f961430_0 .net "result", 3 0, L_000001ff2fb08170;  1 drivers
v000001ff2f9626f0_0 .net "sum", 1 0, L_000001ff2fb08fd0;  1 drivers
L_000001ff2fb08170 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb085d0, L_000001ff2fb09e30, L_000001ff2fb0a6f0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb092f0 .part L_000001ff2fb08170, 2, 2;
L_000001ff2fb08fd0 .part L_000001ff2fb08170, 0, 2;
S_000001ff2f984020 .scope autofunction.vec4.s1, "is_r0_2t" "is_r0_2t" 5 283, 5 283 0, S_000001ff2f9812d0;
 .timescale 0 0;
v000001ff2f963050_0 .var "addr", 3 0;
; Variable is_r0_2t is vec4 return value of scope S_000001ff2f984020
TD_ternary_cpu_system.u_cpu.is_r0_2t ;
    %load/vec4 v000001ff2f963050_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_29.140, 4;
    %load/vec4 v000001ff2f963050_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.140;
    %ret/vec4 0, 0, 1;  Assign to is_r0_2t (store_vec4_to_lval)
    %disable/flow S_000001ff2f984020;
    %end;
S_000001ff2f9839e0 .scope module, "pc_incrementer_1" "ternary_adder_8trit_cla" 5 159, 6 22 0, S_000001ff2f9812d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f963a50_0 .net "a", 15 0, v000001ff2fa585e0_0;  1 drivers
v000001ff2f9655d0_0 .net "b", 15 0, L_000001ff2fb02310;  alias, 1 drivers
v000001ff2f9648b0_0 .net "cin", 1 0, L_000001ff2fa71cd0;  alias, 1 drivers
v000001ff2f963ff0_0 .net "cout", 1 0, L_000001ff2fb04390;  alias, 1 drivers
v000001ff2f964f90_0 .net "sum", 15 0, L_000001ff2fb032b0;  alias, 1 drivers
S_000001ff2f9841b0 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_000001ff2f9839e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_000001ff2f792440 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_000001ff2f842a60 .functor BUFZ 2, L_000001ff2fa71cd0, C4<00>, C4<00>, C4<00>;
v000001ff2f964db0_0 .net *"_ivl_61", 1 0, L_000001ff2f842a60;  1 drivers
v000001ff2f9652b0_0 .net "a", 15 0, v000001ff2fa585e0_0;  alias, 1 drivers
v000001ff2f965170_0 .net "b", 15 0, L_000001ff2fb02310;  alias, 1 drivers
v000001ff2f963b90_0 .net "carry", 17 0, L_000001ff2fb04250;  1 drivers
v000001ff2f963f50_0 .net "cin", 1 0, L_000001ff2fa71cd0;  alias, 1 drivers
v000001ff2f965210_0 .net "cout", 1 0, L_000001ff2fb04390;  alias, 1 drivers
v000001ff2f9639b0_0 .net "sum", 15 0, L_000001ff2fb032b0;  alias, 1 drivers
L_000001ff2fb021d0 .part v000001ff2fa585e0_0, 0, 2;
L_000001ff2fb02630 .part L_000001ff2fb02310, 0, 2;
L_000001ff2fb02810 .part L_000001ff2fb04250, 0, 2;
L_000001ff2fb02450 .part v000001ff2fa585e0_0, 2, 2;
L_000001ff2fb00b50 .part L_000001ff2fb02310, 2, 2;
L_000001ff2fb00d30 .part L_000001ff2fb04250, 2, 2;
L_000001ff2fb02b30 .part v000001ff2fa585e0_0, 4, 2;
L_000001ff2fb02db0 .part L_000001ff2fb02310, 4, 2;
L_000001ff2fb02590 .part L_000001ff2fb04250, 4, 2;
L_000001ff2fb02bd0 .part v000001ff2fa585e0_0, 6, 2;
L_000001ff2fb02c70 .part L_000001ff2fb02310, 6, 2;
L_000001ff2fb00dd0 .part L_000001ff2fb04250, 6, 2;
L_000001ff2fb01230 .part v000001ff2fa585e0_0, 8, 2;
L_000001ff2fb012d0 .part L_000001ff2fb02310, 8, 2;
L_000001ff2fb01370 .part L_000001ff2fb04250, 8, 2;
L_000001ff2fb04bb0 .part v000001ff2fa585e0_0, 10, 2;
L_000001ff2fb04f70 .part L_000001ff2fb02310, 10, 2;
L_000001ff2fb05650 .part L_000001ff2fb04250, 10, 2;
L_000001ff2fb04750 .part v000001ff2fa585e0_0, 12, 2;
L_000001ff2fb04e30 .part L_000001ff2fb02310, 12, 2;
L_000001ff2fb03710 .part L_000001ff2fb04250, 12, 2;
L_000001ff2fb047f0 .part v000001ff2fa585e0_0, 14, 2;
L_000001ff2fb05330 .part L_000001ff2fb02310, 14, 2;
L_000001ff2fb04930 .part L_000001ff2fb04250, 14, 2;
LS_000001ff2fb032b0_0_0 .concat8 [ 2 2 2 2], L_000001ff2fb00ab0, L_000001ff2fb028b0, L_000001ff2fb00970, L_000001ff2fb026d0;
LS_000001ff2fb032b0_0_4 .concat8 [ 2 2 2 2], L_000001ff2fb01190, L_000001ff2fb03f30, L_000001ff2fb03210, L_000001ff2fb04570;
L_000001ff2fb032b0 .concat8 [ 8 8 0 0], LS_000001ff2fb032b0_0_0, LS_000001ff2fb032b0_0_4;
LS_000001ff2fb04250_0_0 .concat8 [ 2 2 2 2], L_000001ff2f842a60, L_000001ff2fb00c90, L_000001ff2fb02a90, L_000001ff2fb02950;
LS_000001ff2fb04250_0_4 .concat8 [ 2 2 2 2], L_000001ff2fb01050, L_000001ff2fb010f0, L_000001ff2fb04b10, L_000001ff2fb033f0;
LS_000001ff2fb04250_0_8 .concat8 [ 2 0 0 0], L_000001ff2fb05010;
L_000001ff2fb04250 .concat8 [ 8 8 2 0], LS_000001ff2fb04250_0_0, LS_000001ff2fb04250_0_4, LS_000001ff2fb04250_0_8;
L_000001ff2fb04390 .part L_000001ff2fb04250, 16, 2;
S_000001ff2f9852e0 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_000001ff2f9841b0;
 .timescale 0 0;
P_000001ff2f792180 .param/l "i" 0 7 25, +C4<00>;
S_000001ff2f983e90 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9852e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f963550_0 .net "a", 1 0, L_000001ff2fb021d0;  1 drivers
v000001ff2f9637d0_0 .net "b", 1 0, L_000001ff2fb02630;  1 drivers
v000001ff2f9617f0_0 .net "cin", 1 0, L_000001ff2fb02810;  1 drivers
v000001ff2f961930_0 .net "cout", 1 0, L_000001ff2fb00c90;  1 drivers
v000001ff2f963910_0 .net "result", 3 0, L_000001ff2fb017d0;  1 drivers
v000001ff2f962010_0 .net "sum", 1 0, L_000001ff2fb00ab0;  1 drivers
L_000001ff2fb017d0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb021d0, L_000001ff2fb02630, L_000001ff2fb02810 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb00c90 .part L_000001ff2fb017d0, 2, 2;
L_000001ff2fb00ab0 .part L_000001ff2fb017d0, 0, 2;
S_000001ff2f984340 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_000001ff2f9841b0;
 .timescale 0 0;
P_000001ff2f7927c0 .param/l "i" 0 7 25, +C4<01>;
S_000001ff2f9844d0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f984340;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f963190_0 .net "a", 1 0, L_000001ff2fb02450;  1 drivers
v000001ff2f9625b0_0 .net "b", 1 0, L_000001ff2fb00b50;  1 drivers
v000001ff2f962bf0_0 .net "cin", 1 0, L_000001ff2fb00d30;  1 drivers
v000001ff2f962dd0_0 .net "cout", 1 0, L_000001ff2fb02a90;  1 drivers
v000001ff2f961610_0 .net "result", 3 0, L_000001ff2fb02270;  1 drivers
v000001ff2f9616b0_0 .net "sum", 1 0, L_000001ff2fb028b0;  1 drivers
L_000001ff2fb02270 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb02450, L_000001ff2fb00b50, L_000001ff2fb00d30 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb02a90 .part L_000001ff2fb02270, 2, 2;
L_000001ff2fb028b0 .part L_000001ff2fb02270, 0, 2;
S_000001ff2f984660 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_000001ff2f9841b0;
 .timescale 0 0;
P_000001ff2f792cc0 .param/l "i" 0 7 25, +C4<010>;
S_000001ff2f9847f0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f984660;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9635f0_0 .net "a", 1 0, L_000001ff2fb02b30;  1 drivers
v000001ff2f961a70_0 .net "b", 1 0, L_000001ff2fb02db0;  1 drivers
v000001ff2f961890_0 .net "cin", 1 0, L_000001ff2fb02590;  1 drivers
v000001ff2f963690_0 .net "cout", 1 0, L_000001ff2fb02950;  1 drivers
v000001ff2f963230_0 .net "result", 3 0, L_000001ff2fb024f0;  1 drivers
v000001ff2f9611b0_0 .net "sum", 1 0, L_000001ff2fb00970;  1 drivers
L_000001ff2fb024f0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb02b30, L_000001ff2fb02db0, L_000001ff2fb02590 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb02950 .part L_000001ff2fb024f0, 2, 2;
L_000001ff2fb00970 .part L_000001ff2fb024f0, 0, 2;
S_000001ff2f984980 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_000001ff2f9841b0;
 .timescale 0 0;
P_000001ff2f7926c0 .param/l "i" 0 7 25, +C4<011>;
S_000001ff2f984ca0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f984980;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9630f0_0 .net "a", 1 0, L_000001ff2fb02bd0;  1 drivers
v000001ff2f963730_0 .net "b", 1 0, L_000001ff2fb02c70;  1 drivers
v000001ff2f962290_0 .net "cin", 1 0, L_000001ff2fb00dd0;  1 drivers
v000001ff2f9620b0_0 .net "cout", 1 0, L_000001ff2fb01050;  1 drivers
v000001ff2f962150_0 .net "result", 3 0, L_000001ff2fb029f0;  1 drivers
v000001ff2f9632d0_0 .net "sum", 1 0, L_000001ff2fb026d0;  1 drivers
L_000001ff2fb029f0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb02bd0, L_000001ff2fb02c70, L_000001ff2fb00dd0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb01050 .part L_000001ff2fb029f0, 2, 2;
L_000001ff2fb026d0 .part L_000001ff2fb029f0, 0, 2;
S_000001ff2f985dd0 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_000001ff2f9841b0;
 .timescale 0 0;
P_000001ff2f792280 .param/l "i" 0 7 25, +C4<0100>;
S_000001ff2f9860f0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f985dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f962330_0 .net "a", 1 0, L_000001ff2fb01230;  1 drivers
v000001ff2f9623d0_0 .net "b", 1 0, L_000001ff2fb012d0;  1 drivers
v000001ff2f962e70_0 .net "cin", 1 0, L_000001ff2fb01370;  1 drivers
v000001ff2f962f10_0 .net "cout", 1 0, L_000001ff2fb010f0;  1 drivers
v000001ff2f963370_0 .net "result", 3 0, L_000001ff2fb00fb0;  1 drivers
v000001ff2f962510_0 .net "sum", 1 0, L_000001ff2fb01190;  1 drivers
L_000001ff2fb00fb0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb01230, L_000001ff2fb012d0, L_000001ff2fb01370 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb010f0 .part L_000001ff2fb00fb0, 2, 2;
L_000001ff2fb01190 .part L_000001ff2fb00fb0, 0, 2;
S_000001ff2f986280 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_000001ff2f9841b0;
 .timescale 0 0;
P_000001ff2f792840 .param/l "i" 0 7 25, +C4<0101>;
S_000001ff2f985ab0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f986280;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f961390_0 .net "a", 1 0, L_000001ff2fb04bb0;  1 drivers
v000001ff2f961250_0 .net "b", 1 0, L_000001ff2fb04f70;  1 drivers
v000001ff2f965850_0 .net "cin", 1 0, L_000001ff2fb05650;  1 drivers
v000001ff2f965990_0 .net "cout", 1 0, L_000001ff2fb04b10;  1 drivers
v000001ff2f964130_0 .net "result", 3 0, L_000001ff2fb014b0;  1 drivers
v000001ff2f963d70_0 .net "sum", 1 0, L_000001ff2fb03f30;  1 drivers
L_000001ff2fb014b0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb04bb0, L_000001ff2fb04f70, L_000001ff2fb05650 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb04b10 .part L_000001ff2fb014b0, 2, 2;
L_000001ff2fb03f30 .part L_000001ff2fb014b0, 0, 2;
S_000001ff2f986410 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_000001ff2f9841b0;
 .timescale 0 0;
P_000001ff2f792fc0 .param/l "i" 0 7 25, +C4<0110>;
S_000001ff2f985790 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f986410;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f964450_0 .net "a", 1 0, L_000001ff2fb04750;  1 drivers
v000001ff2f9643b0_0 .net "b", 1 0, L_000001ff2fb04e30;  1 drivers
v000001ff2f965df0_0 .net "cin", 1 0, L_000001ff2fb03710;  1 drivers
v000001ff2f964b30_0 .net "cout", 1 0, L_000001ff2fb033f0;  1 drivers
v000001ff2f965530_0 .net "result", 3 0, L_000001ff2fb03df0;  1 drivers
v000001ff2f964810_0 .net "sum", 1 0, L_000001ff2fb03210;  1 drivers
L_000001ff2fb03df0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb04750, L_000001ff2fb04e30, L_000001ff2fb03710 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb033f0 .part L_000001ff2fb03df0, 2, 2;
L_000001ff2fb03210 .part L_000001ff2fb03df0, 0, 2;
S_000001ff2f9868c0 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_000001ff2f9841b0;
 .timescale 0 0;
P_000001ff2f792500 .param/l "i" 0 7 25, +C4<0111>;
S_000001ff2f985600 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9868c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9641d0_0 .net "a", 1 0, L_000001ff2fb047f0;  1 drivers
v000001ff2f965d50_0 .net "b", 1 0, L_000001ff2fb05330;  1 drivers
v000001ff2f963af0_0 .net "cin", 1 0, L_000001ff2fb04930;  1 drivers
v000001ff2f966110_0 .net "cout", 1 0, L_000001ff2fb05010;  1 drivers
v000001ff2f965e90_0 .net "result", 3 0, L_000001ff2fb04ed0;  1 drivers
v000001ff2f964270_0 .net "sum", 1 0, L_000001ff2fb04570;  1 drivers
L_000001ff2fb04ed0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb047f0, L_000001ff2fb05330, L_000001ff2fb04930 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb05010 .part L_000001ff2fb04ed0, 2, 2;
L_000001ff2fb04570 .part L_000001ff2fb04ed0, 0, 2;
S_000001ff2f985920 .scope module, "pc_incrementer_2" "ternary_adder_8trit_cla" 5 168, 6 22 0, S_000001ff2f9812d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f966390_0 .net "a", 15 0, v000001ff2fa585e0_0;  alias, 1 drivers
v000001ff2f967d30_0 .net "b", 15 0, L_000001ff2fb023b0;  alias, 1 drivers
v000001ff2f967a10_0 .net "cin", 1 0, L_000001ff2fa71cd0;  alias, 1 drivers
v000001ff2f966ed0_0 .net "cout", 1 0, L_000001ff2fb06910;  alias, 1 drivers
v000001ff2f966b10_0 .net "sum", 15 0, L_000001ff2fb07b30;  alias, 1 drivers
S_000001ff2f985470 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_000001ff2f985920;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_000001ff2f7921c0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_000001ff2f841950 .functor BUFZ 2, L_000001ff2fa71cd0, C4<00>, C4<00>, C4<00>;
v000001ff2f967790_0 .net *"_ivl_61", 1 0, L_000001ff2f841950;  1 drivers
v000001ff2f966930_0 .net "a", 15 0, v000001ff2fa585e0_0;  alias, 1 drivers
v000001ff2f9664d0_0 .net "b", 15 0, L_000001ff2fb023b0;  alias, 1 drivers
v000001ff2f966250_0 .net "carry", 17 0, L_000001ff2fb074f0;  1 drivers
v000001ff2f967f10_0 .net "cin", 1 0, L_000001ff2fa71cd0;  alias, 1 drivers
v000001ff2f966d90_0 .net "cout", 1 0, L_000001ff2fb06910;  alias, 1 drivers
v000001ff2f9662f0_0 .net "sum", 15 0, L_000001ff2fb07b30;  alias, 1 drivers
L_000001ff2fb03350 .part v000001ff2fa585e0_0, 0, 2;
L_000001ff2fb03170 .part L_000001ff2fb023b0, 0, 2;
L_000001ff2fb055b0 .part L_000001ff2fb074f0, 0, 2;
L_000001ff2fb03cb0 .part v000001ff2fa585e0_0, 2, 2;
L_000001ff2fb03490 .part L_000001ff2fb023b0, 2, 2;
L_000001ff2fb04890 .part L_000001ff2fb074f0, 2, 2;
L_000001ff2fb04d90 .part v000001ff2fa585e0_0, 4, 2;
L_000001ff2fb03670 .part L_000001ff2fb023b0, 4, 2;
L_000001ff2fb04a70 .part L_000001ff2fb074f0, 4, 2;
L_000001ff2fb053d0 .part v000001ff2fa585e0_0, 6, 2;
L_000001ff2fb03530 .part L_000001ff2fb023b0, 6, 2;
L_000001ff2fb044d0 .part L_000001ff2fb074f0, 6, 2;
L_000001ff2fb051f0 .part v000001ff2fa585e0_0, 8, 2;
L_000001ff2fb05470 .part L_000001ff2fb023b0, 8, 2;
L_000001ff2fb04610 .part L_000001ff2fb074f0, 8, 2;
L_000001ff2fb046b0 .part v000001ff2fa585e0_0, 10, 2;
L_000001ff2fb03030 .part L_000001ff2fb023b0, 10, 2;
L_000001ff2fb037b0 .part L_000001ff2fb074f0, 10, 2;
L_000001ff2fb038f0 .part v000001ff2fa585e0_0, 12, 2;
L_000001ff2fb03a30 .part L_000001ff2fb023b0, 12, 2;
L_000001ff2fb03990 .part L_000001ff2fb074f0, 12, 2;
L_000001ff2fb05830 .part v000001ff2fa585e0_0, 14, 2;
L_000001ff2fb07a90 .part L_000001ff2fb023b0, 14, 2;
L_000001ff2fb06a50 .part L_000001ff2fb074f0, 14, 2;
LS_000001ff2fb07b30_0_0 .concat8 [ 2 2 2 2], L_000001ff2fb04430, L_000001ff2fb03c10, L_000001ff2fb056f0, L_000001ff2fb04070;
LS_000001ff2fb07b30_0_4 .concat8 [ 2 2 2 2], L_000001ff2fb05150, L_000001ff2fb02f90, L_000001ff2fb042f0, L_000001ff2fb073b0;
L_000001ff2fb07b30 .concat8 [ 8 8 0 0], LS_000001ff2fb07b30_0_0, LS_000001ff2fb07b30_0_4;
LS_000001ff2fb074f0_0_0 .concat8 [ 2 2 2 2], L_000001ff2f841950, L_000001ff2fb04c50, L_000001ff2fb04cf0, L_000001ff2fb03fd0;
LS_000001ff2fb074f0_0_4 .concat8 [ 2 2 2 2], L_000001ff2fb05290, L_000001ff2fb030d0, L_000001ff2fb04110, L_000001ff2fb041b0;
LS_000001ff2fb074f0_0_8 .concat8 [ 2 0 0 0], L_000001ff2fb03e90;
L_000001ff2fb074f0 .concat8 [ 8 8 2 0], LS_000001ff2fb074f0_0_0, LS_000001ff2fb074f0_0_4, LS_000001ff2fb074f0_0_8;
L_000001ff2fb06910 .part L_000001ff2fb074f0, 16, 2;
S_000001ff2f985c40 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_000001ff2f985470;
 .timescale 0 0;
P_000001ff2f7928c0 .param/l "i" 0 7 25, +C4<00>;
S_000001ff2f985f60 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f985c40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f964310_0 .net "a", 1 0, L_000001ff2fb03350;  1 drivers
v000001ff2f965350_0 .net "b", 1 0, L_000001ff2fb03170;  1 drivers
v000001ff2f963c30_0 .net "cin", 1 0, L_000001ff2fb055b0;  1 drivers
v000001ff2f963e10_0 .net "cout", 1 0, L_000001ff2fb04c50;  1 drivers
v000001ff2f9653f0_0 .net "result", 3 0, L_000001ff2fb05510;  1 drivers
v000001ff2f964c70_0 .net "sum", 1 0, L_000001ff2fb04430;  1 drivers
L_000001ff2fb05510 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb03350, L_000001ff2fb03170, L_000001ff2fb055b0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb04c50 .part L_000001ff2fb05510, 2, 2;
L_000001ff2fb04430 .part L_000001ff2fb05510, 0, 2;
S_000001ff2f986d70 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_000001ff2f985470;
 .timescale 0 0;
P_000001ff2f792200 .param/l "i" 0 7 25, +C4<01>;
S_000001ff2f9865a0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f986d70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f965670_0 .net "a", 1 0, L_000001ff2fb03cb0;  1 drivers
v000001ff2f964590_0 .net "b", 1 0, L_000001ff2fb03490;  1 drivers
v000001ff2f965a30_0 .net "cin", 1 0, L_000001ff2fb04890;  1 drivers
v000001ff2f966070_0 .net "cout", 1 0, L_000001ff2fb04cf0;  1 drivers
v000001ff2f963cd0_0 .net "result", 3 0, L_000001ff2fb03d50;  1 drivers
v000001ff2f963eb0_0 .net "sum", 1 0, L_000001ff2fb03c10;  1 drivers
L_000001ff2fb03d50 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb03cb0, L_000001ff2fb03490, L_000001ff2fb04890 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb04cf0 .part L_000001ff2fb03d50, 2, 2;
L_000001ff2fb03c10 .part L_000001ff2fb03d50, 0, 2;
S_000001ff2f986730 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_000001ff2f985470;
 .timescale 0 0;
P_000001ff2f792a00 .param/l "i" 0 7 25, +C4<010>;
S_000001ff2f986a50 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f986730;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9649f0_0 .net "a", 1 0, L_000001ff2fb04d90;  1 drivers
v000001ff2f964630_0 .net "b", 1 0, L_000001ff2fb03670;  1 drivers
v000001ff2f9644f0_0 .net "cin", 1 0, L_000001ff2fb04a70;  1 drivers
v000001ff2f964090_0 .net "cout", 1 0, L_000001ff2fb03fd0;  1 drivers
v000001ff2f9646d0_0 .net "result", 3 0, L_000001ff2fb049d0;  1 drivers
v000001ff2f964770_0 .net "sum", 1 0, L_000001ff2fb056f0;  1 drivers
L_000001ff2fb049d0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb04d90, L_000001ff2fb03670, L_000001ff2fb04a70 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb03fd0 .part L_000001ff2fb049d0, 2, 2;
L_000001ff2fb056f0 .part L_000001ff2fb049d0, 0, 2;
S_000001ff2f986be0 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_000001ff2f985470;
 .timescale 0 0;
P_000001ff2f792240 .param/l "i" 0 7 25, +C4<011>;
S_000001ff2f988e30 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f986be0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f964e50_0 .net "a", 1 0, L_000001ff2fb053d0;  1 drivers
v000001ff2f965490_0 .net "b", 1 0, L_000001ff2fb03530;  1 drivers
v000001ff2f964950_0 .net "cin", 1 0, L_000001ff2fb044d0;  1 drivers
v000001ff2f965cb0_0 .net "cout", 1 0, L_000001ff2fb05290;  1 drivers
v000001ff2f964ef0_0 .net "result", 3 0, L_000001ff2fb03b70;  1 drivers
v000001ff2f965f30_0 .net "sum", 1 0, L_000001ff2fb04070;  1 drivers
L_000001ff2fb03b70 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb053d0, L_000001ff2fb03530, L_000001ff2fb044d0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb05290 .part L_000001ff2fb03b70, 2, 2;
L_000001ff2fb04070 .part L_000001ff2fb03b70, 0, 2;
S_000001ff2f988020 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_000001ff2f985470;
 .timescale 0 0;
P_000001ff2f792a40 .param/l "i" 0 7 25, +C4<0100>;
S_000001ff2f988ca0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f988020;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9658f0_0 .net "a", 1 0, L_000001ff2fb051f0;  1 drivers
v000001ff2f965fd0_0 .net "b", 1 0, L_000001ff2fb05470;  1 drivers
v000001ff2f964a90_0 .net "cin", 1 0, L_000001ff2fb04610;  1 drivers
v000001ff2f964bd0_0 .net "cout", 1 0, L_000001ff2fb030d0;  1 drivers
v000001ff2f964d10_0 .net "result", 3 0, L_000001ff2fb050b0;  1 drivers
v000001ff2f965ad0_0 .net "sum", 1 0, L_000001ff2fb05150;  1 drivers
L_000001ff2fb050b0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb051f0, L_000001ff2fb05470, L_000001ff2fb04610 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb030d0 .part L_000001ff2fb050b0, 2, 2;
L_000001ff2fb05150 .part L_000001ff2fb050b0, 0, 2;
S_000001ff2f988b10 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_000001ff2f985470;
 .timescale 0 0;
P_000001ff2f7922c0 .param/l "i" 0 7 25, +C4<0101>;
S_000001ff2f9884d0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f988b10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f965030_0 .net "a", 1 0, L_000001ff2fb046b0;  1 drivers
v000001ff2f9650d0_0 .net "b", 1 0, L_000001ff2fb03030;  1 drivers
v000001ff2f965710_0 .net "cin", 1 0, L_000001ff2fb037b0;  1 drivers
v000001ff2f9657b0_0 .net "cout", 1 0, L_000001ff2fb04110;  1 drivers
v000001ff2f965b70_0 .net "result", 3 0, L_000001ff2fb035d0;  1 drivers
v000001ff2f965c10_0 .net "sum", 1 0, L_000001ff2fb02f90;  1 drivers
L_000001ff2fb035d0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb046b0, L_000001ff2fb03030, L_000001ff2fb037b0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb04110 .part L_000001ff2fb035d0, 2, 2;
L_000001ff2fb02f90 .part L_000001ff2fb035d0, 0, 2;
S_000001ff2f98aa50 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_000001ff2f985470;
 .timescale 0 0;
P_000001ff2f792a80 .param/l "i" 0 7 25, +C4<0110>;
S_000001ff2f989920 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f98aa50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f967c90_0 .net "a", 1 0, L_000001ff2fb038f0;  1 drivers
v000001ff2f966e30_0 .net "b", 1 0, L_000001ff2fb03a30;  1 drivers
v000001ff2f967e70_0 .net "cin", 1 0, L_000001ff2fb03990;  1 drivers
v000001ff2f966750_0 .net "cout", 1 0, L_000001ff2fb041b0;  1 drivers
v000001ff2f967970_0 .net "result", 3 0, L_000001ff2fb03850;  1 drivers
v000001ff2f968050_0 .net "sum", 1 0, L_000001ff2fb042f0;  1 drivers
L_000001ff2fb03850 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb038f0, L_000001ff2fb03a30, L_000001ff2fb03990 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb041b0 .part L_000001ff2fb03850, 2, 2;
L_000001ff2fb042f0 .part L_000001ff2fb03850, 0, 2;
S_000001ff2f98a5a0 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_000001ff2f985470;
 .timescale 0 0;
P_000001ff2f792b00 .param/l "i" 0 7 25, +C4<0111>;
S_000001ff2f989ab0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f98a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f967470_0 .net "a", 1 0, L_000001ff2fb05830;  1 drivers
v000001ff2f9667f0_0 .net "b", 1 0, L_000001ff2fb07a90;  1 drivers
v000001ff2f967ab0_0 .net "cin", 1 0, L_000001ff2fb06a50;  1 drivers
v000001ff2f9661b0_0 .net "cout", 1 0, L_000001ff2fb03e90;  1 drivers
v000001ff2f967dd0_0 .net "result", 3 0, L_000001ff2fb03ad0;  1 drivers
v000001ff2f967fb0_0 .net "sum", 1 0, L_000001ff2fb073b0;  1 drivers
L_000001ff2fb03ad0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb05830, L_000001ff2fb07a90, L_000001ff2fb06a50 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb03e90 .part L_000001ff2fb03ad0, 2, 2;
L_000001ff2fb073b0 .part L_000001ff2fb03ad0, 0, 2;
S_000001ff2f988fc0 .scope autofunction.vec2.u32, "trit2_to_index" "trit2_to_index" 5 942, 5 942 0, S_000001ff2f9812d0;
 .timescale 0 0;
v000001ff2f9670b0_0 .var "addr", 3 0;
; Variable trit2_to_index is bool return value of scope S_000001ff2f988fc0
v000001ff2f9676f0_0 .var/2s "val0", 31 0;
v000001ff2f966570_0 .var/2s "val1", 31 0;
TD_ternary_cpu_system.u_cpu.trit2_to_index ;
    %load/vec4 v000001ff2f9670b0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.141, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.142, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.143, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f9676f0_0, 0, 32;
    %jmp T_30.145;
T_30.141 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f9676f0_0, 0, 32;
    %jmp T_30.145;
T_30.142 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001ff2f9676f0_0, 0, 32;
    %jmp T_30.145;
T_30.143 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001ff2f9676f0_0, 0, 32;
    %jmp T_30.145;
T_30.145 ;
    %pop/vec4 1;
    %load/vec4 v000001ff2f9670b0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.146, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.147, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.148, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f966570_0, 0, 32;
    %jmp T_30.150;
T_30.146 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f966570_0, 0, 32;
    %jmp T_30.150;
T_30.147 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001ff2f966570_0, 0, 32;
    %jmp T_30.150;
T_30.148 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000001ff2f966570_0, 0, 32;
    %jmp T_30.150;
T_30.150 ;
    %pop/vec4 1;
    %load/vec4 v000001ff2f9676f0_0;
    %load/vec4 v000001ff2f966570_0;
    %add;
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to trit2_to_index (store_vec4_to_lval)
    %disable/flow S_000001ff2f988fc0;
    %end;
S_000001ff2f98af00 .scope module, "u_alu_a" "ternary_alu" 5 655, 9 14 0, S_000001ff2f9812d0;
 .timescale 0 0;
    .port_info 0 /INPUT 54 "a";
    .port_info 1 /INPUT 54 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 54 "result";
    .port_info 4 /OUTPUT 2 "carry";
    .port_info 5 /OUTPUT 1 "zero_flag";
    .port_info 6 /OUTPUT 1 "neg_flag";
P_000001ff2f885fb0 .param/l "OP_ADD" 1 9 29, C4<000>;
P_000001ff2f885fe8 .param/l "OP_MAX" 1 9 33, C4<100>;
P_000001ff2f886020 .param/l "OP_MIN" 1 9 32, C4<011>;
P_000001ff2f886058 .param/l "OP_MUL" 1 9 36, C4<111>;
P_000001ff2f886090 .param/l "OP_NEG" 1 9 31, C4<010>;
P_000001ff2f8860c8 .param/l "OP_SHL" 1 9 34, C4<101>;
P_000001ff2f886100 .param/l "OP_SHR" 1 9 35, C4<110>;
P_000001ff2f886138 .param/l "OP_SUB" 1 9 30, C4<001>;
P_000001ff2f886170 .param/l "WIDTH" 0 9 17, +C4<00000000000000000000000000011011>;
L_000001ff2fb60ec0 .functor OR 1, L_000001ff2fb1b310, L_000001ff2fb1a690, C4<0>, C4<0>;
L_000001ff2fb61ef0 .functor BUFZ 1, v000001ff2f996990_0, C4<0>, C4<0>, C4<0>;
L_000001ff2fa73788 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ff2f9963f0_0 .net/2u *"_ivl_386", 2 0, L_000001ff2fa73788;  1 drivers
v000001ff2f996cb0_0 .net *"_ivl_388", 0 0, L_000001ff2fb1aa50;  1 drivers
v000001ff2f9981f0_0 .net *"_ivl_390", 53 0, L_000001ff2fb1b270;  1 drivers
L_000001ff2fa737d0 .functor BUFT 1, C4<00000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff2f997bb0_0 .net *"_ivl_397", 37 0, L_000001ff2fa737d0;  1 drivers
v000001ff2f997930_0 .net *"_ivl_402", 51 0, L_000001ff2fb1b770;  1 drivers
v000001ff2f998fb0_0 .net *"_ivl_406", 51 0, L_000001ff2fb1bbd0;  1 drivers
L_000001ff2fa73860 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ff2f9986f0_0 .net/2u *"_ivl_409", 2 0, L_000001ff2fa73860;  1 drivers
v000001ff2f9968f0_0 .net *"_ivl_411", 0 0, L_000001ff2fb1b310;  1 drivers
L_000001ff2fa738a8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ff2f998d30_0 .net/2u *"_ivl_413", 2 0, L_000001ff2fa738a8;  1 drivers
v000001ff2f9971b0_0 .net *"_ivl_415", 0 0, L_000001ff2fb1a690;  1 drivers
v000001ff2f998510_0 .net *"_ivl_418", 0 0, L_000001ff2fb60ec0;  1 drivers
L_000001ff2fa738f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f996d50_0 .net/2u *"_ivl_419", 1 0, L_000001ff2fa738f0;  1 drivers
v000001ff2f9974d0_0 .net *"_ivl_426", 1 0, L_000001ff2fb1bef0;  1 drivers
L_000001ff2fa73938 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ff2f998f10_0 .net/2u *"_ivl_427", 1 0, L_000001ff2fa73938;  1 drivers
v000001ff2f9979d0_0 .net "a", 53 0, v000001ff2fa52c80_0;  1 drivers
v000001ff2f999050_0 .net "add_carry", 1 0, L_000001ff2fb1b090;  1 drivers
v000001ff2f9976b0_0 .net "add_result", 53 0, L_000001ff2fb1aaf0;  1 drivers
v000001ff2f996990_0 .var "all_zero", 0 0;
v000001ff2f997cf0_0 .net "b", 53 0, v000001ff2fa53180_0;  1 drivers
v000001ff2f998010_0 .net "b_negated", 53 0, L_000001ff2fb10ff0;  1 drivers
v000001ff2f997430_0 .net "carry", 1 0, L_000001ff2fb19c90;  alias, 1 drivers
L_000001ff2fa73740 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f997570_0 .net "const_zero_trit", 1 0, L_000001ff2fa73740;  1 drivers
v000001ff2f997250_0 .net "max_result", 53 0, L_000001ff2fb17e90;  1 drivers
v000001ff2f996df0_0 .net "min_result", 53 0, L_000001ff2fb17210;  1 drivers
v000001ff2f998290_0 .var/s "mul_a_int", 15 0;
v000001ff2f998e70_0 .var/s "mul_b_int", 15 0;
v000001ff2f997610_0 .var/s "mul_product", 15 0;
v000001ff2f997a70_0 .var "mul_result", 53 0;
v000001ff2f998a10_0 .net "neg_flag", 0 0, L_000001ff2fb1a7d0;  alias, 1 drivers
v000001ff2f998790_0 .net "neg_result", 53 0, L_000001ff2fb18570;  1 drivers
v000001ff2f996a30_0 .net "op", 2 0, v000001ff2fa56f60_0;  1 drivers
v000001ff2f997b10_0 .var "result", 53 0;
L_000001ff2fa73818 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f9972f0_0 .net "shift_insert", 1 0, L_000001ff2fa73818;  1 drivers
v000001ff2f998470_0 .net "shl_result", 53 0, L_000001ff2fb1ab90;  1 drivers
v000001ff2f998330_0 .net "shr_result", 53 0, L_000001ff2fb1b810;  1 drivers
v000001ff2f9980b0_0 .net "zero_flag", 0 0, L_000001ff2fb61ef0;  alias, 1 drivers
E_000001ff2f792640 .event anyedge, v000001ff2f997b10_0;
E_000001ff2f792480/0 .event anyedge, v000001ff2f996a30_0, v000001ff2f9976b0_0, v000001ff2f998790_0, v000001ff2f996df0_0;
E_000001ff2f792480/1 .event anyedge, v000001ff2f997250_0, v000001ff2f998470_0, v000001ff2f998330_0, v000001ff2f997a70_0;
E_000001ff2f792480 .event/or E_000001ff2f792480/0, E_000001ff2f792480/1;
E_000001ff2f792d00 .event anyedge, v000001ff2f9979d0_0, v000001ff2f997cf0_0;
L_000001ff2fb0cf90 .part v000001ff2fa53180_0, 0, 2;
L_000001ff2fb0de90 .part v000001ff2fa53180_0, 2, 2;
L_000001ff2fb0e570 .part v000001ff2fa53180_0, 4, 2;
L_000001ff2fb0f510 .part v000001ff2fa53180_0, 6, 2;
L_000001ff2fb0dad0 .part v000001ff2fa53180_0, 8, 2;
L_000001ff2fb0dcb0 .part v000001ff2fa53180_0, 10, 2;
L_000001ff2fb0e2f0 .part v000001ff2fa53180_0, 12, 2;
L_000001ff2fb0f470 .part v000001ff2fa53180_0, 14, 2;
L_000001ff2fb0d170 .part v000001ff2fa53180_0, 16, 2;
L_000001ff2fb0e1b0 .part v000001ff2fa53180_0, 18, 2;
L_000001ff2fb0ebb0 .part v000001ff2fa53180_0, 20, 2;
L_000001ff2fb0e4d0 .part v000001ff2fa53180_0, 22, 2;
L_000001ff2fb0e390 .part v000001ff2fa53180_0, 24, 2;
L_000001ff2fb0e610 .part v000001ff2fa53180_0, 26, 2;
L_000001ff2fb0e750 .part v000001ff2fa53180_0, 28, 2;
L_000001ff2fb0e890 .part v000001ff2fa53180_0, 30, 2;
L_000001ff2fb0ec50 .part v000001ff2fa53180_0, 32, 2;
L_000001ff2fb10e10 .part v000001ff2fa53180_0, 34, 2;
L_000001ff2fb10050 .part v000001ff2fa53180_0, 36, 2;
L_000001ff2fb11a90 .part v000001ff2fa53180_0, 38, 2;
L_000001ff2fb10af0 .part v000001ff2fa53180_0, 40, 2;
L_000001ff2fb11770 .part v000001ff2fa53180_0, 42, 2;
L_000001ff2fb0f8d0 .part v000001ff2fa53180_0, 44, 2;
L_000001ff2fb10230 .part v000001ff2fa53180_0, 46, 2;
L_000001ff2fb10550 .part v000001ff2fa53180_0, 48, 2;
L_000001ff2fb102d0 .part v000001ff2fa53180_0, 50, 2;
LS_000001ff2fb10ff0_0_0 .concat8 [ 2 2 2 2], L_000001ff2fb0ddf0, L_000001ff2fb0f650, L_000001ff2fb0d850, L_000001ff2fb0d8f0;
LS_000001ff2fb10ff0_0_4 .concat8 [ 2 2 2 2], L_000001ff2fb0f3d0, L_000001ff2fb0df30, L_000001ff2fb0d030, L_000001ff2fb0db70;
LS_000001ff2fb10ff0_0_8 .concat8 [ 2 2 2 2], L_000001ff2fb0ed90, L_000001ff2fb0dfd0, L_000001ff2fb0e110, L_000001ff2fb0e250;
LS_000001ff2fb10ff0_0_12 .concat8 [ 2 2 2 2], L_000001ff2fb0eb10, L_000001ff2fb0e6b0, L_000001ff2fb0e7f0, L_000001ff2fb0e9d0;
LS_000001ff2fb10ff0_0_16 .concat8 [ 2 2 2 2], L_000001ff2fb0eed0, L_000001ff2fb0fe70, L_000001ff2fb11310, L_000001ff2fb100f0;
LS_000001ff2fb10ff0_0_20 .concat8 [ 2 2 2 2], L_000001ff2fb10190, L_000001ff2fb10410, L_000001ff2fb111d0, L_000001ff2fb10910;
LS_000001ff2fb10ff0_0_24 .concat8 [ 2 2 2 0], L_000001ff2fb10690, L_000001ff2fb10870, L_000001ff2fb0f830;
LS_000001ff2fb10ff0_1_0 .concat8 [ 8 8 8 8], LS_000001ff2fb10ff0_0_0, LS_000001ff2fb10ff0_0_4, LS_000001ff2fb10ff0_0_8, LS_000001ff2fb10ff0_0_12;
LS_000001ff2fb10ff0_1_4 .concat8 [ 8 8 6 0], LS_000001ff2fb10ff0_0_16, LS_000001ff2fb10ff0_0_20, LS_000001ff2fb10ff0_0_24;
L_000001ff2fb10ff0 .concat8 [ 32 22 0 0], LS_000001ff2fb10ff0_1_0, LS_000001ff2fb10ff0_1_4;
L_000001ff2fb10eb0 .part v000001ff2fa53180_0, 52, 2;
L_000001ff2fb11e50 .part v000001ff2fa52c80_0, 0, 2;
L_000001ff2fb10370 .part v000001ff2fa52c80_0, 0, 2;
L_000001ff2fb11b30 .part v000001ff2fa53180_0, 0, 2;
L_000001ff2fb10f50 .part v000001ff2fa52c80_0, 0, 2;
L_000001ff2fb11630 .part v000001ff2fa53180_0, 0, 2;
L_000001ff2fb11130 .part v000001ff2fa52c80_0, 2, 2;
L_000001ff2fb11bd0 .part v000001ff2fa52c80_0, 2, 2;
L_000001ff2fb10d70 .part v000001ff2fa53180_0, 2, 2;
L_000001ff2fb0fa10 .part v000001ff2fa52c80_0, 2, 2;
L_000001ff2fb0fd30 .part v000001ff2fa53180_0, 2, 2;
L_000001ff2fb10cd0 .part v000001ff2fa52c80_0, 4, 2;
L_000001ff2fb0ffb0 .part v000001ff2fa52c80_0, 4, 2;
L_000001ff2fb10c30 .part v000001ff2fa53180_0, 4, 2;
L_000001ff2fb10a50 .part v000001ff2fa52c80_0, 4, 2;
L_000001ff2fb113b0 .part v000001ff2fa53180_0, 4, 2;
L_000001ff2fb10b90 .part v000001ff2fa52c80_0, 6, 2;
L_000001ff2fb11950 .part v000001ff2fa52c80_0, 6, 2;
L_000001ff2fb114f0 .part v000001ff2fa53180_0, 6, 2;
L_000001ff2fb11090 .part v000001ff2fa52c80_0, 6, 2;
L_000001ff2fb11590 .part v000001ff2fa53180_0, 6, 2;
L_000001ff2fb11810 .part v000001ff2fa52c80_0, 8, 2;
L_000001ff2fb11c70 .part v000001ff2fa52c80_0, 8, 2;
L_000001ff2fb0ff10 .part v000001ff2fa53180_0, 8, 2;
L_000001ff2fb11d10 .part v000001ff2fa52c80_0, 8, 2;
L_000001ff2fb11db0 .part v000001ff2fa53180_0, 8, 2;
L_000001ff2fb0f970 .part v000001ff2fa52c80_0, 10, 2;
L_000001ff2fb0fc90 .part v000001ff2fa52c80_0, 10, 2;
L_000001ff2fb139d0 .part v000001ff2fa53180_0, 10, 2;
L_000001ff2fb11f90 .part v000001ff2fa52c80_0, 10, 2;
L_000001ff2fb13f70 .part v000001ff2fa53180_0, 10, 2;
L_000001ff2fb13b10 .part v000001ff2fa52c80_0, 12, 2;
L_000001ff2fb131b0 .part v000001ff2fa52c80_0, 12, 2;
L_000001ff2fb140b0 .part v000001ff2fa53180_0, 12, 2;
L_000001ff2fb12530 .part v000001ff2fa52c80_0, 12, 2;
L_000001ff2fb13bb0 .part v000001ff2fa53180_0, 12, 2;
L_000001ff2fb13430 .part v000001ff2fa52c80_0, 14, 2;
L_000001ff2fb14650 .part v000001ff2fa52c80_0, 14, 2;
L_000001ff2fb13390 .part v000001ff2fa53180_0, 14, 2;
L_000001ff2fb13cf0 .part v000001ff2fa52c80_0, 14, 2;
L_000001ff2fb13570 .part v000001ff2fa53180_0, 14, 2;
L_000001ff2fb12210 .part v000001ff2fa52c80_0, 16, 2;
L_000001ff2fb13890 .part v000001ff2fa52c80_0, 16, 2;
L_000001ff2fb12d50 .part v000001ff2fa53180_0, 16, 2;
L_000001ff2fb13a70 .part v000001ff2fa52c80_0, 16, 2;
L_000001ff2fb14150 .part v000001ff2fa53180_0, 16, 2;
L_000001ff2fb13610 .part v000001ff2fa52c80_0, 18, 2;
L_000001ff2fb123f0 .part v000001ff2fa52c80_0, 18, 2;
L_000001ff2fb13e30 .part v000001ff2fa53180_0, 18, 2;
L_000001ff2fb13750 .part v000001ff2fa52c80_0, 18, 2;
L_000001ff2fb137f0 .part v000001ff2fa53180_0, 18, 2;
L_000001ff2fb14010 .part v000001ff2fa52c80_0, 20, 2;
L_000001ff2fb13930 .part v000001ff2fa52c80_0, 20, 2;
L_000001ff2fb12df0 .part v000001ff2fa53180_0, 20, 2;
L_000001ff2fb145b0 .part v000001ff2fa52c80_0, 20, 2;
L_000001ff2fb14330 .part v000001ff2fa53180_0, 20, 2;
L_000001ff2fb12e90 .part v000001ff2fa52c80_0, 22, 2;
L_000001ff2fb125d0 .part v000001ff2fa52c80_0, 22, 2;
L_000001ff2fb120d0 .part v000001ff2fa53180_0, 22, 2;
L_000001ff2fb12850 .part v000001ff2fa52c80_0, 22, 2;
L_000001ff2fb14470 .part v000001ff2fa53180_0, 22, 2;
L_000001ff2fb12670 .part v000001ff2fa52c80_0, 24, 2;
L_000001ff2fb12710 .part v000001ff2fa52c80_0, 24, 2;
L_000001ff2fb12f30 .part v000001ff2fa53180_0, 24, 2;
L_000001ff2fb128f0 .part v000001ff2fa52c80_0, 24, 2;
L_000001ff2fb12990 .part v000001ff2fa53180_0, 24, 2;
L_000001ff2fb12ad0 .part v000001ff2fa52c80_0, 26, 2;
L_000001ff2fb12fd0 .part v000001ff2fa52c80_0, 26, 2;
L_000001ff2fb152d0 .part v000001ff2fa53180_0, 26, 2;
L_000001ff2fb163b0 .part v000001ff2fa52c80_0, 26, 2;
L_000001ff2fb15410 .part v000001ff2fa53180_0, 26, 2;
L_000001ff2fb161d0 .part v000001ff2fa52c80_0, 28, 2;
L_000001ff2fb16c70 .part v000001ff2fa52c80_0, 28, 2;
L_000001ff2fb157d0 .part v000001ff2fa53180_0, 28, 2;
L_000001ff2fb16130 .part v000001ff2fa52c80_0, 28, 2;
L_000001ff2fb15c30 .part v000001ff2fa53180_0, 28, 2;
L_000001ff2fb15cd0 .part v000001ff2fa52c80_0, 30, 2;
L_000001ff2fb16450 .part v000001ff2fa52c80_0, 30, 2;
L_000001ff2fb154b0 .part v000001ff2fa53180_0, 30, 2;
L_000001ff2fb15230 .part v000001ff2fa52c80_0, 30, 2;
L_000001ff2fb16d10 .part v000001ff2fa53180_0, 30, 2;
L_000001ff2fb16090 .part v000001ff2fa52c80_0, 32, 2;
L_000001ff2fb15730 .part v000001ff2fa52c80_0, 32, 2;
L_000001ff2fb14830 .part v000001ff2fa53180_0, 32, 2;
L_000001ff2fb14b50 .part v000001ff2fa52c80_0, 32, 2;
L_000001ff2fb155f0 .part v000001ff2fa53180_0, 32, 2;
L_000001ff2fb14dd0 .part v000001ff2fa52c80_0, 34, 2;
L_000001ff2fb16590 .part v000001ff2fa52c80_0, 34, 2;
L_000001ff2fb16630 .part v000001ff2fa53180_0, 34, 2;
L_000001ff2fb16270 .part v000001ff2fa52c80_0, 34, 2;
L_000001ff2fb148d0 .part v000001ff2fa53180_0, 34, 2;
L_000001ff2fb164f0 .part v000001ff2fa52c80_0, 36, 2;
L_000001ff2fb14a10 .part v000001ff2fa52c80_0, 36, 2;
L_000001ff2fb14d30 .part v000001ff2fa53180_0, 36, 2;
L_000001ff2fb15690 .part v000001ff2fa52c80_0, 36, 2;
L_000001ff2fb14970 .part v000001ff2fa53180_0, 36, 2;
L_000001ff2fb14bf0 .part v000001ff2fa52c80_0, 38, 2;
L_000001ff2fb169f0 .part v000001ff2fa52c80_0, 38, 2;
L_000001ff2fb15910 .part v000001ff2fa53180_0, 38, 2;
L_000001ff2fb14ab0 .part v000001ff2fa52c80_0, 38, 2;
L_000001ff2fb14e70 .part v000001ff2fa53180_0, 38, 2;
L_000001ff2fb14f10 .part v000001ff2fa52c80_0, 40, 2;
L_000001ff2fb16bd0 .part v000001ff2fa52c80_0, 40, 2;
L_000001ff2fb14fb0 .part v000001ff2fa53180_0, 40, 2;
L_000001ff2fb16db0 .part v000001ff2fa52c80_0, 40, 2;
L_000001ff2fb15050 .part v000001ff2fa53180_0, 40, 2;
L_000001ff2fb15a50 .part v000001ff2fa52c80_0, 42, 2;
L_000001ff2fb15eb0 .part v000001ff2fa52c80_0, 42, 2;
L_000001ff2fb19330 .part v000001ff2fa53180_0, 42, 2;
L_000001ff2fb18110 .part v000001ff2fa52c80_0, 42, 2;
L_000001ff2fb19290 .part v000001ff2fa53180_0, 42, 2;
L_000001ff2fb181b0 .part v000001ff2fa52c80_0, 44, 2;
L_000001ff2fb195b0 .part v000001ff2fa52c80_0, 44, 2;
L_000001ff2fb17850 .part v000001ff2fa53180_0, 44, 2;
L_000001ff2fb178f0 .part v000001ff2fa52c80_0, 44, 2;
L_000001ff2fb172b0 .part v000001ff2fa53180_0, 44, 2;
L_000001ff2fb19650 .part v000001ff2fa52c80_0, 46, 2;
L_000001ff2fb170d0 .part v000001ff2fa52c80_0, 46, 2;
L_000001ff2fb18390 .part v000001ff2fa53180_0, 46, 2;
L_000001ff2fb17cb0 .part v000001ff2fa52c80_0, 46, 2;
L_000001ff2fb182f0 .part v000001ff2fa53180_0, 46, 2;
L_000001ff2fb18890 .part v000001ff2fa52c80_0, 48, 2;
L_000001ff2fb17fd0 .part v000001ff2fa52c80_0, 48, 2;
L_000001ff2fb18430 .part v000001ff2fa53180_0, 48, 2;
L_000001ff2fb17170 .part v000001ff2fa52c80_0, 48, 2;
L_000001ff2fb193d0 .part v000001ff2fa53180_0, 48, 2;
L_000001ff2fb173f0 .part v000001ff2fa52c80_0, 50, 2;
L_000001ff2fb17a30 .part v000001ff2fa52c80_0, 50, 2;
L_000001ff2fb18bb0 .part v000001ff2fa53180_0, 50, 2;
L_000001ff2fb184d0 .part v000001ff2fa52c80_0, 50, 2;
L_000001ff2fb175d0 .part v000001ff2fa53180_0, 50, 2;
LS_000001ff2fb18570_0_0 .concat8 [ 2 2 2 2], L_000001ff2fb109b0, L_000001ff2fb11ef0, L_000001ff2fb105f0, L_000001ff2fb11450;
LS_000001ff2fb18570_0_4 .concat8 [ 2 2 2 2], L_000001ff2fb0fab0, L_000001ff2fb0fb50, L_000001ff2fb13110, L_000001ff2fb12170;
LS_000001ff2fb18570_0_8 .concat8 [ 2 2 2 2], L_000001ff2fb14510, L_000001ff2fb146f0, L_000001ff2fb13ed0, L_000001ff2fb12490;
LS_000001ff2fb18570_0_12 .concat8 [ 2 2 2 2], L_000001ff2fb12cb0, L_000001ff2fb12b70, L_000001ff2fb14790, L_000001ff2fb15ff0;
LS_000001ff2fb18570_0_16 .concat8 [ 2 2 2 2], L_000001ff2fb14c90, L_000001ff2fb16e50, L_000001ff2fb166d0, L_000001ff2fb16950;
LS_000001ff2fb18570_0_20 .concat8 [ 2 2 2 2], L_000001ff2fb15e10, L_000001ff2fb15af0, L_000001ff2fb190b0, L_000001ff2fb18250;
LS_000001ff2fb18570_0_24 .concat8 [ 2 2 2 0], L_000001ff2fb17d50, L_000001ff2fb189d0, L_000001ff2fb17670;
LS_000001ff2fb18570_1_0 .concat8 [ 8 8 8 8], LS_000001ff2fb18570_0_0, LS_000001ff2fb18570_0_4, LS_000001ff2fb18570_0_8, LS_000001ff2fb18570_0_12;
LS_000001ff2fb18570_1_4 .concat8 [ 8 8 6 0], LS_000001ff2fb18570_0_16, LS_000001ff2fb18570_0_20, LS_000001ff2fb18570_0_24;
L_000001ff2fb18570 .concat8 [ 32 22 0 0], LS_000001ff2fb18570_1_0, LS_000001ff2fb18570_1_4;
L_000001ff2fb19470 .part v000001ff2fa52c80_0, 52, 2;
LS_000001ff2fb17210_0_0 .concat8 [ 2 2 2 2], L_000001ff2fb0fdd0, L_000001ff2fb118b0, L_000001ff2fb10730, L_000001ff2fb0fbf0;
LS_000001ff2fb17210_0_4 .concat8 [ 2 2 2 2], L_000001ff2fb119f0, L_000001ff2fb136b0, L_000001ff2fb132f0, L_000001ff2fb13c50;
LS_000001ff2fb17210_0_8 .concat8 [ 2 2 2 2], L_000001ff2fb134d0, L_000001ff2fb14290, L_000001ff2fb141f0, L_000001ff2fb143d0;
LS_000001ff2fb17210_0_12 .concat8 [ 2 2 2 2], L_000001ff2fb127b0, L_000001ff2fb150f0, L_000001ff2fb15d70, L_000001ff2fb16310;
LS_000001ff2fb17210_0_16 .concat8 [ 2 2 2 2], L_000001ff2fb16810, L_000001ff2fb15370, L_000001ff2fb16770, L_000001ff2fb16a90;
LS_000001ff2fb17210_0_20 .concat8 [ 2 2 2 2], L_000001ff2fb159b0, L_000001ff2fb196f0, L_000001ff2fb17df0, L_000001ff2fb18ed0;
LS_000001ff2fb17210_0_24 .concat8 [ 2 2 2 0], L_000001ff2fb16f90, L_000001ff2fb17350, L_000001ff2fb19150;
LS_000001ff2fb17210_1_0 .concat8 [ 8 8 8 8], LS_000001ff2fb17210_0_0, LS_000001ff2fb17210_0_4, LS_000001ff2fb17210_0_8, LS_000001ff2fb17210_0_12;
LS_000001ff2fb17210_1_4 .concat8 [ 8 8 6 0], LS_000001ff2fb17210_0_16, LS_000001ff2fb17210_0_20, LS_000001ff2fb17210_0_24;
L_000001ff2fb17210 .concat8 [ 32 22 0 0], LS_000001ff2fb17210_1_0, LS_000001ff2fb17210_1_4;
L_000001ff2fb17490 .part v000001ff2fa52c80_0, 52, 2;
L_000001ff2fb19010 .part v000001ff2fa53180_0, 52, 2;
LS_000001ff2fb17e90_0_0 .concat8 [ 2 2 2 2], L_000001ff2fb104b0, L_000001ff2fb11270, L_000001ff2fb107d0, L_000001ff2fb116d0;
LS_000001ff2fb17e90_0_4 .concat8 [ 2 2 2 2], L_000001ff2fb0f790, L_000001ff2fb13250, L_000001ff2fb13070, L_000001ff2fb12c10;
LS_000001ff2fb17e90_0_8 .concat8 [ 2 2 2 2], L_000001ff2fb13d90, L_000001ff2fb12350, L_000001ff2fb122b0, L_000001ff2fb12030;
LS_000001ff2fb17e90_0_12 .concat8 [ 2 2 2 2], L_000001ff2fb12a30, L_000001ff2fb16ef0, L_000001ff2fb15190, L_000001ff2fb15550;
LS_000001ff2fb17e90_0_16 .concat8 [ 2 2 2 2], L_000001ff2fb15f50, L_000001ff2fb15b90, L_000001ff2fb168b0, L_000001ff2fb16b30;
LS_000001ff2fb17e90_0_20 .concat8 [ 2 2 2 2], L_000001ff2fb15870, L_000001ff2fb18f70, L_000001ff2fb17030, L_000001ff2fb17990;
LS_000001ff2fb17e90_0_24 .concat8 [ 2 2 2 0], L_000001ff2fb18930, L_000001ff2fb18c50, L_000001ff2fb18610;
LS_000001ff2fb17e90_1_0 .concat8 [ 8 8 8 8], LS_000001ff2fb17e90_0_0, LS_000001ff2fb17e90_0_4, LS_000001ff2fb17e90_0_8, LS_000001ff2fb17e90_0_12;
LS_000001ff2fb17e90_1_4 .concat8 [ 8 8 6 0], LS_000001ff2fb17e90_0_16, LS_000001ff2fb17e90_0_20, LS_000001ff2fb17e90_0_24;
L_000001ff2fb17e90 .concat8 [ 32 22 0 0], LS_000001ff2fb17e90_1_0, LS_000001ff2fb17e90_1_4;
L_000001ff2fb18e30 .part v000001ff2fa52c80_0, 52, 2;
L_000001ff2fb19510 .part v000001ff2fa53180_0, 52, 2;
L_000001ff2fb1b130 .part v000001ff2fa52c80_0, 0, 16;
L_000001ff2fb1aa50 .cmp/eq 3, v000001ff2fa56f60_0, L_000001ff2fa73788;
L_000001ff2fb1b270 .functor MUXZ 54, v000001ff2fa53180_0, L_000001ff2fb10ff0, L_000001ff2fb1aa50, C4<>;
L_000001ff2fb1aeb0 .part L_000001ff2fb1b270, 0, 16;
L_000001ff2fb1aaf0 .concat [ 16 38 0 0], L_000001ff2fb1ba90, L_000001ff2fa737d0;
L_000001ff2fb1b770 .part v000001ff2fa52c80_0, 0, 52;
L_000001ff2fb1ab90 .concat [ 2 52 0 0], L_000001ff2fa73818, L_000001ff2fb1b770;
L_000001ff2fb1bbd0 .part v000001ff2fa52c80_0, 2, 52;
L_000001ff2fb1b810 .concat [ 52 2 0 0], L_000001ff2fb1bbd0, L_000001ff2fa73818;
L_000001ff2fb1b310 .cmp/eq 3, v000001ff2fa56f60_0, L_000001ff2fa73860;
L_000001ff2fb1a690 .cmp/eq 3, v000001ff2fa56f60_0, L_000001ff2fa738a8;
L_000001ff2fb19c90 .functor MUXZ 2, L_000001ff2fa738f0, L_000001ff2fb1b090, L_000001ff2fb60ec0, C4<>;
L_000001ff2fb1bef0 .part v000001ff2f997b10_0, 52, 2;
L_000001ff2fb1a7d0 .cmp/eq 2, L_000001ff2fb1bef0, L_000001ff2fa73938;
S_000001ff2f9876c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 163, 9 163 0, S_000001ff2f98af00;
 .timescale 0 0;
v000001ff2f966f70_0 .var/2s "k", 31 0;
S_000001ff2f989790 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 9 175, 9 175 0, S_000001ff2f98af00;
 .timescale 0 0;
v000001ff2f967150_0 .var/2s "j", 31 0;
S_000001ff2f987530 .scope generate, "gen_bitwise[0]" "gen_bitwise[0]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f792d40 .param/l "i" 0 9 73, +C4<00>;
v000001ff2f967010_0 .net *"_ivl_0", 1 0, L_000001ff2fb11e50;  1 drivers
v000001ff2f966610_0 .net *"_ivl_10", 1 0, L_000001ff2fb104b0;  1 drivers
v000001ff2f9675b0_0 .net *"_ivl_2", 1 0, L_000001ff2fb109b0;  1 drivers
v000001ff2f9669d0_0 .net *"_ivl_3", 1 0, L_000001ff2fb10370;  1 drivers
v000001ff2f9666b0_0 .net *"_ivl_4", 1 0, L_000001ff2fb11b30;  1 drivers
v000001ff2f966890_0 .net *"_ivl_6", 1 0, L_000001ff2fb0fdd0;  1 drivers
v000001ff2f966c50_0 .net *"_ivl_7", 1 0, L_000001ff2fb10f50;  1 drivers
v000001ff2f9671f0_0 .net *"_ivl_8", 1 0, L_000001ff2fb11630;  1 drivers
L_000001ff2fb109b0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb11e50 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb0fdd0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb10370, L_000001ff2fb11b30 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb104b0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb10f50, L_000001ff2fb11630 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f98b090 .scope generate, "gen_bitwise[1]" "gen_bitwise[1]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f792d80 .param/l "i" 0 9 73, +C4<01>;
v000001ff2f967830_0 .net *"_ivl_0", 1 0, L_000001ff2fb11130;  1 drivers
v000001ff2f9678d0_0 .net *"_ivl_10", 1 0, L_000001ff2fb11270;  1 drivers
v000001ff2f966a70_0 .net *"_ivl_2", 1 0, L_000001ff2fb11ef0;  1 drivers
v000001ff2f966bb0_0 .net *"_ivl_3", 1 0, L_000001ff2fb11bd0;  1 drivers
v000001ff2f967b50_0 .net *"_ivl_4", 1 0, L_000001ff2fb10d70;  1 drivers
v000001ff2f966cf0_0 .net *"_ivl_6", 1 0, L_000001ff2fb118b0;  1 drivers
v000001ff2f967290_0 .net *"_ivl_7", 1 0, L_000001ff2fb0fa10;  1 drivers
v000001ff2f967bf0_0 .net *"_ivl_8", 1 0, L_000001ff2fb0fd30;  1 drivers
L_000001ff2fb11ef0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb11130 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb118b0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb11bd0, L_000001ff2fb10d70 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb11270 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb0fa10, L_000001ff2fb0fd30 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f989c40 .scope generate, "gen_bitwise[2]" "gen_bitwise[2]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f792e00 .param/l "i" 0 9 73, +C4<010>;
v000001ff2f967330_0 .net *"_ivl_0", 1 0, L_000001ff2fb10cd0;  1 drivers
v000001ff2f9673d0_0 .net *"_ivl_10", 1 0, L_000001ff2fb107d0;  1 drivers
v000001ff2f967510_0 .net *"_ivl_2", 1 0, L_000001ff2fb105f0;  1 drivers
v000001ff2f967650_0 .net *"_ivl_3", 1 0, L_000001ff2fb0ffb0;  1 drivers
v000001ff2f94a870_0 .net *"_ivl_4", 1 0, L_000001ff2fb10c30;  1 drivers
v000001ff2f949830_0 .net *"_ivl_6", 1 0, L_000001ff2fb10730;  1 drivers
v000001ff2f948890_0 .net *"_ivl_7", 1 0, L_000001ff2fb10a50;  1 drivers
v000001ff2f949b50_0 .net *"_ivl_8", 1 0, L_000001ff2fb113b0;  1 drivers
L_000001ff2fb105f0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb10cd0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb10730 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb0ffb0, L_000001ff2fb10c30 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb107d0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb10a50, L_000001ff2fb113b0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f988340 .scope generate, "gen_bitwise[3]" "gen_bitwise[3]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f792e40 .param/l "i" 0 9 73, +C4<011>;
v000001ff2f94a4b0_0 .net *"_ivl_0", 1 0, L_000001ff2fb10b90;  1 drivers
v000001ff2f9498d0_0 .net *"_ivl_10", 1 0, L_000001ff2fb116d0;  1 drivers
v000001ff2f94a050_0 .net *"_ivl_2", 1 0, L_000001ff2fb11450;  1 drivers
v000001ff2f948570_0 .net *"_ivl_3", 1 0, L_000001ff2fb11950;  1 drivers
v000001ff2f948bb0_0 .net *"_ivl_4", 1 0, L_000001ff2fb114f0;  1 drivers
v000001ff2f948e30_0 .net *"_ivl_6", 1 0, L_000001ff2fb0fbf0;  1 drivers
v000001ff2f949150_0 .net *"_ivl_7", 1 0, L_000001ff2fb11090;  1 drivers
v000001ff2f948f70_0 .net *"_ivl_8", 1 0, L_000001ff2fb11590;  1 drivers
L_000001ff2fb11450 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb10b90 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb0fbf0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb11950, L_000001ff2fb114f0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb116d0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb11090, L_000001ff2fb11590 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f98a280 .scope generate, "gen_bitwise[4]" "gen_bitwise[4]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f792ec0 .param/l "i" 0 9 73, +C4<0100>;
v000001ff2f949290_0 .net *"_ivl_0", 1 0, L_000001ff2fb11810;  1 drivers
v000001ff2f949010_0 .net *"_ivl_10", 1 0, L_000001ff2fb0f790;  1 drivers
v000001ff2f948b10_0 .net *"_ivl_2", 1 0, L_000001ff2fb0fab0;  1 drivers
v000001ff2f94a0f0_0 .net *"_ivl_3", 1 0, L_000001ff2fb11c70;  1 drivers
v000001ff2f948c50_0 .net *"_ivl_4", 1 0, L_000001ff2fb0ff10;  1 drivers
v000001ff2f9481b0_0 .net *"_ivl_6", 1 0, L_000001ff2fb119f0;  1 drivers
v000001ff2f9489d0_0 .net *"_ivl_7", 1 0, L_000001ff2fb11d10;  1 drivers
v000001ff2f948430_0 .net *"_ivl_8", 1 0, L_000001ff2fb11db0;  1 drivers
L_000001ff2fb0fab0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb11810 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb119f0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb11c70, L_000001ff2fb0ff10 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb0f790 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb11d10, L_000001ff2fb11db0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f988660 .scope generate, "gen_bitwise[5]" "gen_bitwise[5]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f792f00 .param/l "i" 0 9 73, +C4<0101>;
v000001ff2f94a2d0_0 .net *"_ivl_0", 1 0, L_000001ff2fb0f970;  1 drivers
v000001ff2f949bf0_0 .net *"_ivl_10", 1 0, L_000001ff2fb13250;  1 drivers
v000001ff2f9495b0_0 .net *"_ivl_2", 1 0, L_000001ff2fb0fb50;  1 drivers
v000001ff2f9491f0_0 .net *"_ivl_3", 1 0, L_000001ff2fb0fc90;  1 drivers
v000001ff2f948ed0_0 .net *"_ivl_4", 1 0, L_000001ff2fb139d0;  1 drivers
v000001ff2f94a550_0 .net *"_ivl_6", 1 0, L_000001ff2fb136b0;  1 drivers
v000001ff2f949650_0 .net *"_ivl_7", 1 0, L_000001ff2fb11f90;  1 drivers
v000001ff2f948cf0_0 .net *"_ivl_8", 1 0, L_000001ff2fb13f70;  1 drivers
L_000001ff2fb0fb50 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb0f970 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb136b0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb0fc90, L_000001ff2fb139d0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb13250 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb11f90, L_000001ff2fb13f70 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f987850 .scope generate, "gen_bitwise[6]" "gen_bitwise[6]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f792f40 .param/l "i" 0 9 73, +C4<0110>;
v000001ff2f948610_0 .net *"_ivl_0", 1 0, L_000001ff2fb13b10;  1 drivers
v000001ff2f949970_0 .net *"_ivl_10", 1 0, L_000001ff2fb13070;  1 drivers
v000001ff2f949ab0_0 .net *"_ivl_2", 1 0, L_000001ff2fb13110;  1 drivers
v000001ff2f949470_0 .net *"_ivl_3", 1 0, L_000001ff2fb131b0;  1 drivers
v000001ff2f949330_0 .net *"_ivl_4", 1 0, L_000001ff2fb140b0;  1 drivers
v000001ff2f94a910_0 .net *"_ivl_6", 1 0, L_000001ff2fb132f0;  1 drivers
v000001ff2f949fb0_0 .net *"_ivl_7", 1 0, L_000001ff2fb12530;  1 drivers
v000001ff2f948250_0 .net *"_ivl_8", 1 0, L_000001ff2fb13bb0;  1 drivers
L_000001ff2fb13110 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb13b10 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb132f0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb131b0, L_000001ff2fb140b0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb13070 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb12530, L_000001ff2fb13bb0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f989150 .scope generate, "gen_bitwise[7]" "gen_bitwise[7]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793500 .param/l "i" 0 9 73, +C4<0111>;
v000001ff2f9486b0_0 .net *"_ivl_0", 1 0, L_000001ff2fb13430;  1 drivers
v000001ff2f94a5f0_0 .net *"_ivl_10", 1 0, L_000001ff2fb12c10;  1 drivers
v000001ff2f949a10_0 .net *"_ivl_2", 1 0, L_000001ff2fb12170;  1 drivers
v000001ff2f94a190_0 .net *"_ivl_3", 1 0, L_000001ff2fb14650;  1 drivers
v000001ff2f948d90_0 .net *"_ivl_4", 1 0, L_000001ff2fb13390;  1 drivers
v000001ff2f9490b0_0 .net *"_ivl_6", 1 0, L_000001ff2fb13c50;  1 drivers
v000001ff2f949f10_0 .net *"_ivl_7", 1 0, L_000001ff2fb13cf0;  1 drivers
v000001ff2f9482f0_0 .net *"_ivl_8", 1 0, L_000001ff2fb13570;  1 drivers
L_000001ff2fb12170 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb13430 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb13c50 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb14650, L_000001ff2fb13390 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb12c10 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb13cf0, L_000001ff2fb13570 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f987210 .scope generate, "gen_bitwise[8]" "gen_bitwise[8]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f7937c0 .param/l "i" 0 9 73, +C4<01000>;
v000001ff2f94a230_0 .net *"_ivl_0", 1 0, L_000001ff2fb12210;  1 drivers
v000001ff2f9493d0_0 .net *"_ivl_10", 1 0, L_000001ff2fb13d90;  1 drivers
v000001ff2f949510_0 .net *"_ivl_2", 1 0, L_000001ff2fb14510;  1 drivers
v000001ff2f9496f0_0 .net *"_ivl_3", 1 0, L_000001ff2fb13890;  1 drivers
v000001ff2f94a370_0 .net *"_ivl_4", 1 0, L_000001ff2fb12d50;  1 drivers
v000001ff2f949790_0 .net *"_ivl_6", 1 0, L_000001ff2fb134d0;  1 drivers
v000001ff2f949c90_0 .net *"_ivl_7", 1 0, L_000001ff2fb13a70;  1 drivers
v000001ff2f949d30_0 .net *"_ivl_8", 1 0, L_000001ff2fb14150;  1 drivers
L_000001ff2fb14510 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb12210 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb134d0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb13890, L_000001ff2fb12d50 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb13d90 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb13a70, L_000001ff2fb14150 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f987080 .scope generate, "gen_bitwise[9]" "gen_bitwise[9]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f7934c0 .param/l "i" 0 9 73, +C4<01001>;
v000001ff2f949dd0_0 .net *"_ivl_0", 1 0, L_000001ff2fb13610;  1 drivers
v000001ff2f94a410_0 .net *"_ivl_10", 1 0, L_000001ff2fb12350;  1 drivers
v000001ff2f949e70_0 .net *"_ivl_2", 1 0, L_000001ff2fb146f0;  1 drivers
v000001ff2f94a690_0 .net *"_ivl_3", 1 0, L_000001ff2fb123f0;  1 drivers
v000001ff2f94a730_0 .net *"_ivl_4", 1 0, L_000001ff2fb13e30;  1 drivers
v000001ff2f94a7d0_0 .net *"_ivl_6", 1 0, L_000001ff2fb14290;  1 drivers
v000001ff2f9484d0_0 .net *"_ivl_7", 1 0, L_000001ff2fb13750;  1 drivers
v000001ff2f948390_0 .net *"_ivl_8", 1 0, L_000001ff2fb137f0;  1 drivers
L_000001ff2fb146f0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb13610 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb14290 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb123f0, L_000001ff2fb13e30 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb12350 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb13750, L_000001ff2fb137f0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f987e90 .scope generate, "gen_bitwise[10]" "gen_bitwise[10]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793a40 .param/l "i" 0 9 73, +C4<01010>;
v000001ff2f948a70_0 .net *"_ivl_0", 1 0, L_000001ff2fb14010;  1 drivers
v000001ff2f948750_0 .net *"_ivl_10", 1 0, L_000001ff2fb122b0;  1 drivers
v000001ff2f9487f0_0 .net *"_ivl_2", 1 0, L_000001ff2fb13ed0;  1 drivers
v000001ff2f948930_0 .net *"_ivl_3", 1 0, L_000001ff2fb13930;  1 drivers
v000001ff2f94ce90_0 .net *"_ivl_4", 1 0, L_000001ff2fb12df0;  1 drivers
v000001ff2f94b130_0 .net *"_ivl_6", 1 0, L_000001ff2fb141f0;  1 drivers
v000001ff2f94c850_0 .net *"_ivl_7", 1 0, L_000001ff2fb145b0;  1 drivers
v000001ff2f94c710_0 .net *"_ivl_8", 1 0, L_000001ff2fb14330;  1 drivers
L_000001ff2fb13ed0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb14010 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb141f0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb13930, L_000001ff2fb12df0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb122b0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb145b0, L_000001ff2fb14330 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f989470 .scope generate, "gen_bitwise[11]" "gen_bitwise[11]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793f80 .param/l "i" 0 9 73, +C4<01011>;
v000001ff2f94cad0_0 .net *"_ivl_0", 1 0, L_000001ff2fb12e90;  1 drivers
v000001ff2f94cd50_0 .net *"_ivl_10", 1 0, L_000001ff2fb12030;  1 drivers
v000001ff2f94af50_0 .net *"_ivl_2", 1 0, L_000001ff2fb12490;  1 drivers
v000001ff2f94c210_0 .net *"_ivl_3", 1 0, L_000001ff2fb125d0;  1 drivers
v000001ff2f94a9b0_0 .net *"_ivl_4", 1 0, L_000001ff2fb120d0;  1 drivers
v000001ff2f94d110_0 .net *"_ivl_6", 1 0, L_000001ff2fb143d0;  1 drivers
v000001ff2f94bc70_0 .net *"_ivl_7", 1 0, L_000001ff2fb12850;  1 drivers
v000001ff2f94bb30_0 .net *"_ivl_8", 1 0, L_000001ff2fb14470;  1 drivers
L_000001ff2fb12490 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb12e90 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb143d0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb125d0, L_000001ff2fb120d0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb12030 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb12850, L_000001ff2fb14470 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f98a0f0 .scope generate, "gen_bitwise[12]" "gen_bitwise[12]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f7940c0 .param/l "i" 0 9 73, +C4<01100>;
v000001ff2f94aff0_0 .net *"_ivl_0", 1 0, L_000001ff2fb12670;  1 drivers
v000001ff2f94b1d0_0 .net *"_ivl_10", 1 0, L_000001ff2fb12a30;  1 drivers
v000001ff2f94ac30_0 .net *"_ivl_2", 1 0, L_000001ff2fb12cb0;  1 drivers
v000001ff2f94c5d0_0 .net *"_ivl_3", 1 0, L_000001ff2fb12710;  1 drivers
v000001ff2f94b810_0 .net *"_ivl_4", 1 0, L_000001ff2fb12f30;  1 drivers
v000001ff2f94c8f0_0 .net *"_ivl_6", 1 0, L_000001ff2fb127b0;  1 drivers
v000001ff2f94c990_0 .net *"_ivl_7", 1 0, L_000001ff2fb128f0;  1 drivers
v000001ff2f94c7b0_0 .net *"_ivl_8", 1 0, L_000001ff2fb12990;  1 drivers
L_000001ff2fb12cb0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb12670 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb127b0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb12710, L_000001ff2fb12f30 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb12a30 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb128f0, L_000001ff2fb12990 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f988980 .scope generate, "gen_bitwise[13]" "gen_bitwise[13]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793c80 .param/l "i" 0 9 73, +C4<01101>;
v000001ff2f94cf30_0 .net *"_ivl_0", 1 0, L_000001ff2fb12ad0;  1 drivers
v000001ff2f94b270_0 .net *"_ivl_10", 1 0, L_000001ff2fb16ef0;  1 drivers
v000001ff2f94c2b0_0 .net *"_ivl_2", 1 0, L_000001ff2fb12b70;  1 drivers
v000001ff2f94b950_0 .net *"_ivl_3", 1 0, L_000001ff2fb12fd0;  1 drivers
v000001ff2f94ca30_0 .net *"_ivl_4", 1 0, L_000001ff2fb152d0;  1 drivers
v000001ff2f94b310_0 .net *"_ivl_6", 1 0, L_000001ff2fb150f0;  1 drivers
v000001ff2f94cb70_0 .net *"_ivl_7", 1 0, L_000001ff2fb163b0;  1 drivers
v000001ff2f94b630_0 .net *"_ivl_8", 1 0, L_000001ff2fb15410;  1 drivers
L_000001ff2fb12b70 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb12ad0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb150f0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb12fd0, L_000001ff2fb152d0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb16ef0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb163b0, L_000001ff2fb15410 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9887f0 .scope generate, "gen_bitwise[14]" "gen_bitwise[14]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793dc0 .param/l "i" 0 9 73, +C4<01110>;
v000001ff2f94aa50_0 .net *"_ivl_0", 1 0, L_000001ff2fb161d0;  1 drivers
v000001ff2f94b3b0_0 .net *"_ivl_10", 1 0, L_000001ff2fb15190;  1 drivers
v000001ff2f94d070_0 .net *"_ivl_2", 1 0, L_000001ff2fb14790;  1 drivers
v000001ff2f94b6d0_0 .net *"_ivl_3", 1 0, L_000001ff2fb16c70;  1 drivers
v000001ff2f94b8b0_0 .net *"_ivl_4", 1 0, L_000001ff2fb157d0;  1 drivers
v000001ff2f94cc10_0 .net *"_ivl_6", 1 0, L_000001ff2fb15d70;  1 drivers
v000001ff2f94cfd0_0 .net *"_ivl_7", 1 0, L_000001ff2fb16130;  1 drivers
v000001ff2f94b590_0 .net *"_ivl_8", 1 0, L_000001ff2fb15c30;  1 drivers
L_000001ff2fb14790 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb161d0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb15d70 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb16c70, L_000001ff2fb157d0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb15190 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb16130, L_000001ff2fb15c30 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f98ad70 .scope generate, "gen_bitwise[15]" "gen_bitwise[15]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793800 .param/l "i" 0 9 73, +C4<01111>;
v000001ff2f94ad70_0 .net *"_ivl_0", 1 0, L_000001ff2fb15cd0;  1 drivers
v000001ff2f94b9f0_0 .net *"_ivl_10", 1 0, L_000001ff2fb15550;  1 drivers
v000001ff2f94b450_0 .net *"_ivl_2", 1 0, L_000001ff2fb15ff0;  1 drivers
v000001ff2f94ae10_0 .net *"_ivl_3", 1 0, L_000001ff2fb16450;  1 drivers
v000001ff2f94b4f0_0 .net *"_ivl_4", 1 0, L_000001ff2fb154b0;  1 drivers
v000001ff2f94cdf0_0 .net *"_ivl_6", 1 0, L_000001ff2fb16310;  1 drivers
v000001ff2f94ccb0_0 .net *"_ivl_7", 1 0, L_000001ff2fb15230;  1 drivers
v000001ff2f94c670_0 .net *"_ivl_8", 1 0, L_000001ff2fb16d10;  1 drivers
L_000001ff2fb15ff0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb15cd0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb16310 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb16450, L_000001ff2fb154b0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb15550 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb15230, L_000001ff2fb16d10 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f989dd0 .scope generate, "gen_bitwise[16]" "gen_bitwise[16]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793e00 .param/l "i" 0 9 73, +C4<010000>;
v000001ff2f94aaf0_0 .net *"_ivl_0", 1 0, L_000001ff2fb16090;  1 drivers
v000001ff2f94c350_0 .net *"_ivl_10", 1 0, L_000001ff2fb15f50;  1 drivers
v000001ff2f94bdb0_0 .net *"_ivl_2", 1 0, L_000001ff2fb14c90;  1 drivers
v000001ff2f94c3f0_0 .net *"_ivl_3", 1 0, L_000001ff2fb15730;  1 drivers
v000001ff2f94ab90_0 .net *"_ivl_4", 1 0, L_000001ff2fb14830;  1 drivers
v000001ff2f94acd0_0 .net *"_ivl_6", 1 0, L_000001ff2fb16810;  1 drivers
v000001ff2f94c490_0 .net *"_ivl_7", 1 0, L_000001ff2fb14b50;  1 drivers
v000001ff2f94b770_0 .net *"_ivl_8", 1 0, L_000001ff2fb155f0;  1 drivers
L_000001ff2fb14c90 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb16090 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb16810 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb15730, L_000001ff2fb14830 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb15f50 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb14b50, L_000001ff2fb155f0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9892e0 .scope generate, "gen_bitwise[17]" "gen_bitwise[17]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793480 .param/l "i" 0 9 73, +C4<010001>;
v000001ff2f94aeb0_0 .net *"_ivl_0", 1 0, L_000001ff2fb14dd0;  1 drivers
v000001ff2f94b090_0 .net *"_ivl_10", 1 0, L_000001ff2fb15b90;  1 drivers
v000001ff2f94c530_0 .net *"_ivl_2", 1 0, L_000001ff2fb16e50;  1 drivers
v000001ff2f94ba90_0 .net *"_ivl_3", 1 0, L_000001ff2fb16590;  1 drivers
v000001ff2f94bbd0_0 .net *"_ivl_4", 1 0, L_000001ff2fb16630;  1 drivers
v000001ff2f94bd10_0 .net *"_ivl_6", 1 0, L_000001ff2fb15370;  1 drivers
v000001ff2f94be50_0 .net *"_ivl_7", 1 0, L_000001ff2fb16270;  1 drivers
v000001ff2f94bef0_0 .net *"_ivl_8", 1 0, L_000001ff2fb148d0;  1 drivers
L_000001ff2fb16e50 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb14dd0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb15370 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb16590, L_000001ff2fb16630 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb15b90 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb16270, L_000001ff2fb148d0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9879e0 .scope generate, "gen_bitwise[18]" "gen_bitwise[18]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793340 .param/l "i" 0 9 73, +C4<010010>;
v000001ff2f94bf90_0 .net *"_ivl_0", 1 0, L_000001ff2fb164f0;  1 drivers
v000001ff2f94c030_0 .net *"_ivl_10", 1 0, L_000001ff2fb168b0;  1 drivers
v000001ff2f94c0d0_0 .net *"_ivl_2", 1 0, L_000001ff2fb166d0;  1 drivers
v000001ff2f94c170_0 .net *"_ivl_3", 1 0, L_000001ff2fb14a10;  1 drivers
v000001ff2f7e2f30_0 .net *"_ivl_4", 1 0, L_000001ff2fb14d30;  1 drivers
v000001ff2f9903b0_0 .net *"_ivl_6", 1 0, L_000001ff2fb16770;  1 drivers
v000001ff2f990f90_0 .net *"_ivl_7", 1 0, L_000001ff2fb15690;  1 drivers
v000001ff2f990e50_0 .net *"_ivl_8", 1 0, L_000001ff2fb14970;  1 drivers
L_000001ff2fb166d0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb164f0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb16770 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb14a10, L_000001ff2fb14d30 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb168b0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb15690, L_000001ff2fb14970 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f98b220 .scope generate, "gen_bitwise[19]" "gen_bitwise[19]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f7938c0 .param/l "i" 0 9 73, +C4<010011>;
v000001ff2f98feb0_0 .net *"_ivl_0", 1 0, L_000001ff2fb14bf0;  1 drivers
v000001ff2f98fe10_0 .net *"_ivl_10", 1 0, L_000001ff2fb16b30;  1 drivers
v000001ff2f990b30_0 .net *"_ivl_2", 1 0, L_000001ff2fb16950;  1 drivers
v000001ff2f990ef0_0 .net *"_ivl_3", 1 0, L_000001ff2fb169f0;  1 drivers
v000001ff2f98f0f0_0 .net *"_ivl_4", 1 0, L_000001ff2fb15910;  1 drivers
v000001ff2f990a90_0 .net *"_ivl_6", 1 0, L_000001ff2fb16a90;  1 drivers
v000001ff2f98fcd0_0 .net *"_ivl_7", 1 0, L_000001ff2fb14ab0;  1 drivers
v000001ff2f98f550_0 .net *"_ivl_8", 1 0, L_000001ff2fb14e70;  1 drivers
L_000001ff2fb16950 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb14bf0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb16a90 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb169f0, L_000001ff2fb15910 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb16b30 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb14ab0, L_000001ff2fb14e70 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f989600 .scope generate, "gen_bitwise[20]" "gen_bitwise[20]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f794100 .param/l "i" 0 9 73, +C4<010100>;
v000001ff2f991710_0 .net *"_ivl_0", 1 0, L_000001ff2fb14f10;  1 drivers
v000001ff2f98f2d0_0 .net *"_ivl_10", 1 0, L_000001ff2fb15870;  1 drivers
v000001ff2f991850_0 .net *"_ivl_2", 1 0, L_000001ff2fb15e10;  1 drivers
v000001ff2f991030_0 .net *"_ivl_3", 1 0, L_000001ff2fb16bd0;  1 drivers
v000001ff2f98f190_0 .net *"_ivl_4", 1 0, L_000001ff2fb14fb0;  1 drivers
v000001ff2f98ff50_0 .net *"_ivl_6", 1 0, L_000001ff2fb159b0;  1 drivers
v000001ff2f9915d0_0 .net *"_ivl_7", 1 0, L_000001ff2fb16db0;  1 drivers
v000001ff2f98fd70_0 .net *"_ivl_8", 1 0, L_000001ff2fb15050;  1 drivers
L_000001ff2fb15e10 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb14f10 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb159b0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb16bd0, L_000001ff2fb14fb0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb15870 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb16db0, L_000001ff2fb15050 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f98b3b0 .scope generate, "gen_bitwise[21]" "gen_bitwise[21]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793840 .param/l "i" 0 9 73, +C4<010101>;
v000001ff2f98f4b0_0 .net *"_ivl_0", 1 0, L_000001ff2fb15a50;  1 drivers
v000001ff2f98fff0_0 .net *"_ivl_10", 1 0, L_000001ff2fb18f70;  1 drivers
v000001ff2f98f870_0 .net *"_ivl_2", 1 0, L_000001ff2fb15af0;  1 drivers
v000001ff2f98f5f0_0 .net *"_ivl_3", 1 0, L_000001ff2fb15eb0;  1 drivers
v000001ff2f98f910_0 .net *"_ivl_4", 1 0, L_000001ff2fb19330;  1 drivers
v000001ff2f991490_0 .net *"_ivl_6", 1 0, L_000001ff2fb196f0;  1 drivers
v000001ff2f991350_0 .net *"_ivl_7", 1 0, L_000001ff2fb18110;  1 drivers
v000001ff2f990db0_0 .net *"_ivl_8", 1 0, L_000001ff2fb19290;  1 drivers
L_000001ff2fb15af0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb15a50 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb196f0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb15eb0, L_000001ff2fb19330 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb18f70 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb18110, L_000001ff2fb19290 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f989f60 .scope generate, "gen_bitwise[22]" "gen_bitwise[22]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793e40 .param/l "i" 0 9 73, +C4<010110>;
v000001ff2f9910d0_0 .net *"_ivl_0", 1 0, L_000001ff2fb181b0;  1 drivers
v000001ff2f990bd0_0 .net *"_ivl_10", 1 0, L_000001ff2fb17030;  1 drivers
v000001ff2f9904f0_0 .net *"_ivl_2", 1 0, L_000001ff2fb190b0;  1 drivers
v000001ff2f9909f0_0 .net *"_ivl_3", 1 0, L_000001ff2fb195b0;  1 drivers
v000001ff2f991210_0 .net *"_ivl_4", 1 0, L_000001ff2fb17850;  1 drivers
v000001ff2f991530_0 .net *"_ivl_6", 1 0, L_000001ff2fb17df0;  1 drivers
v000001ff2f990c70_0 .net *"_ivl_7", 1 0, L_000001ff2fb178f0;  1 drivers
v000001ff2f98fa50_0 .net *"_ivl_8", 1 0, L_000001ff2fb172b0;  1 drivers
L_000001ff2fb190b0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb181b0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb17df0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb195b0, L_000001ff2fb17850 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb17030 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb178f0, L_000001ff2fb172b0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f98a410 .scope generate, "gen_bitwise[23]" "gen_bitwise[23]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793540 .param/l "i" 0 9 73, +C4<010111>;
v000001ff2f991170_0 .net *"_ivl_0", 1 0, L_000001ff2fb19650;  1 drivers
v000001ff2f98f230_0 .net *"_ivl_10", 1 0, L_000001ff2fb17990;  1 drivers
v000001ff2f990d10_0 .net *"_ivl_2", 1 0, L_000001ff2fb18250;  1 drivers
v000001ff2f990090_0 .net *"_ivl_3", 1 0, L_000001ff2fb170d0;  1 drivers
v000001ff2f98f690_0 .net *"_ivl_4", 1 0, L_000001ff2fb18390;  1 drivers
v000001ff2f98f9b0_0 .net *"_ivl_6", 1 0, L_000001ff2fb18ed0;  1 drivers
v000001ff2f9917b0_0 .net *"_ivl_7", 1 0, L_000001ff2fb17cb0;  1 drivers
v000001ff2f98f730_0 .net *"_ivl_8", 1 0, L_000001ff2fb182f0;  1 drivers
L_000001ff2fb18250 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb19650 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb18ed0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb170d0, L_000001ff2fb18390 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb17990 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb17cb0, L_000001ff2fb182f0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f987b70 .scope generate, "gen_bitwise[24]" "gen_bitwise[24]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793380 .param/l "i" 0 9 73, +C4<011000>;
v000001ff2f9913f0_0 .net *"_ivl_0", 1 0, L_000001ff2fb18890;  1 drivers
v000001ff2f9901d0_0 .net *"_ivl_10", 1 0, L_000001ff2fb18930;  1 drivers
v000001ff2f990130_0 .net *"_ivl_2", 1 0, L_000001ff2fb17d50;  1 drivers
v000001ff2f9912b0_0 .net *"_ivl_3", 1 0, L_000001ff2fb17fd0;  1 drivers
v000001ff2f991670_0 .net *"_ivl_4", 1 0, L_000001ff2fb18430;  1 drivers
v000001ff2f98f370_0 .net *"_ivl_6", 1 0, L_000001ff2fb16f90;  1 drivers
v000001ff2f98f410_0 .net *"_ivl_7", 1 0, L_000001ff2fb17170;  1 drivers
v000001ff2f98f7d0_0 .net *"_ivl_8", 1 0, L_000001ff2fb193d0;  1 drivers
L_000001ff2fb17d50 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb18890 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb16f90 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb17fd0, L_000001ff2fb18430 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb18930 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb17170, L_000001ff2fb193d0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9881b0 .scope generate, "gen_bitwise[25]" "gen_bitwise[25]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793300 .param/l "i" 0 9 73, +C4<011001>;
v000001ff2f98faf0_0 .net *"_ivl_0", 1 0, L_000001ff2fb173f0;  1 drivers
v000001ff2f98fb90_0 .net *"_ivl_10", 1 0, L_000001ff2fb18c50;  1 drivers
v000001ff2f990270_0 .net *"_ivl_2", 1 0, L_000001ff2fb189d0;  1 drivers
v000001ff2f990310_0 .net *"_ivl_3", 1 0, L_000001ff2fb17a30;  1 drivers
v000001ff2f98fc30_0 .net *"_ivl_4", 1 0, L_000001ff2fb18bb0;  1 drivers
v000001ff2f990450_0 .net *"_ivl_6", 1 0, L_000001ff2fb17350;  1 drivers
v000001ff2f990590_0 .net *"_ivl_7", 1 0, L_000001ff2fb184d0;  1 drivers
v000001ff2f990630_0 .net *"_ivl_8", 1 0, L_000001ff2fb175d0;  1 drivers
L_000001ff2fb189d0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb173f0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb17350 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb17a30, L_000001ff2fb18bb0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb18c50 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb184d0, L_000001ff2fb175d0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f98a730 .scope generate, "gen_bitwise[26]" "gen_bitwise[26]" 9 73, 9 73 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793b00 .param/l "i" 0 9 73, +C4<011010>;
v000001ff2f9906d0_0 .net *"_ivl_0", 1 0, L_000001ff2fb19470;  1 drivers
v000001ff2f990770_0 .net *"_ivl_10", 1 0, L_000001ff2fb18610;  1 drivers
v000001ff2f990810_0 .net *"_ivl_2", 1 0, L_000001ff2fb17670;  1 drivers
v000001ff2f9908b0_0 .net *"_ivl_3", 1 0, L_000001ff2fb17490;  1 drivers
v000001ff2f990950_0 .net *"_ivl_4", 1 0, L_000001ff2fb19010;  1 drivers
v000001ff2f991a30_0 .net *"_ivl_6", 1 0, L_000001ff2fb19150;  1 drivers
v000001ff2f992890_0 .net *"_ivl_7", 1 0, L_000001ff2fb18e30;  1 drivers
v000001ff2f9936f0_0 .net *"_ivl_8", 1 0, L_000001ff2fb19510;  1 drivers
L_000001ff2fb17670 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb19470 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb19150 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb17490, L_000001ff2fb19010 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb18610 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb18e30, L_000001ff2fb19510 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f987d00 .scope generate, "gen_neg_b[0]" "gen_neg_b[0]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793880 .param/l "i" 0 9 52, +C4<00>;
v000001ff2f992570_0 .net *"_ivl_0", 1 0, L_000001ff2fb0cf90;  1 drivers
v000001ff2f9922f0_0 .net *"_ivl_2", 1 0, L_000001ff2fb0ddf0;  1 drivers
L_000001ff2fb0ddf0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb0cf90 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98a8c0 .scope generate, "gen_neg_b[1]" "gen_neg_b[1]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f794140 .param/l "i" 0 9 52, +C4<01>;
v000001ff2f992390_0 .net *"_ivl_0", 1 0, L_000001ff2fb0de90;  1 drivers
v000001ff2f993fb0_0 .net *"_ivl_2", 1 0, L_000001ff2fb0f650;  1 drivers
L_000001ff2fb0f650 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb0de90 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98abe0 .scope generate, "gen_neg_b[2]" "gen_neg_b[2]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793740 .param/l "i" 0 9 52, +C4<010>;
v000001ff2f993a10_0 .net *"_ivl_0", 1 0, L_000001ff2fb0e570;  1 drivers
v000001ff2f9930b0_0 .net *"_ivl_2", 1 0, L_000001ff2fb0d850;  1 drivers
L_000001ff2fb0d850 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb0e570 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9873a0 .scope generate, "gen_neg_b[3]" "gen_neg_b[3]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f7933c0 .param/l "i" 0 9 52, +C4<011>;
v000001ff2f992610_0 .net *"_ivl_0", 1 0, L_000001ff2fb0f510;  1 drivers
v000001ff2f992930_0 .net *"_ivl_2", 1 0, L_000001ff2fb0d8f0;  1 drivers
L_000001ff2fb0d8f0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb0f510 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98b860 .scope generate, "gen_neg_b[4]" "gen_neg_b[4]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793680 .param/l "i" 0 9 52, +C4<0100>;
v000001ff2f992430_0 .net *"_ivl_0", 1 0, L_000001ff2fb0dad0;  1 drivers
v000001ff2f9924d0_0 .net *"_ivl_2", 1 0, L_000001ff2fb0f3d0;  1 drivers
L_000001ff2fb0f3d0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb0dad0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98c990 .scope generate, "gen_neg_b[5]" "gen_neg_b[5]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793980 .param/l "i" 0 9 52, +C4<0101>;
v000001ff2f9929d0_0 .net *"_ivl_0", 1 0, L_000001ff2fb0dcb0;  1 drivers
v000001ff2f991cb0_0 .net *"_ivl_2", 1 0, L_000001ff2fb0df30;  1 drivers
L_000001ff2fb0df30 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb0dcb0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98ccb0 .scope generate, "gen_neg_b[6]" "gen_neg_b[6]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793200 .param/l "i" 0 9 52, +C4<0110>;
v000001ff2f992ed0_0 .net *"_ivl_0", 1 0, L_000001ff2fb0e2f0;  1 drivers
v000001ff2f992110_0 .net *"_ivl_2", 1 0, L_000001ff2fb0d030;  1 drivers
L_000001ff2fb0d030 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb0e2f0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98b540 .scope generate, "gen_neg_b[7]" "gen_neg_b[7]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793f40 .param/l "i" 0 9 52, +C4<0111>;
v000001ff2f992a70_0 .net *"_ivl_0", 1 0, L_000001ff2fb0f470;  1 drivers
v000001ff2f993dd0_0 .net *"_ivl_2", 1 0, L_000001ff2fb0db70;  1 drivers
L_000001ff2fb0db70 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb0f470 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98c350 .scope generate, "gen_neg_b[8]" "gen_neg_b[8]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793e80 .param/l "i" 0 9 52, +C4<01000>;
v000001ff2f994050_0 .net *"_ivl_0", 1 0, L_000001ff2fb0d170;  1 drivers
v000001ff2f9926b0_0 .net *"_ivl_2", 1 0, L_000001ff2fb0ed90;  1 drivers
L_000001ff2fb0ed90 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb0d170 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98b6d0 .scope generate, "gen_neg_b[9]" "gen_neg_b[9]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793780 .param/l "i" 0 9 52, +C4<01001>;
v000001ff2f991b70_0 .net *"_ivl_0", 1 0, L_000001ff2fb0e1b0;  1 drivers
v000001ff2f992250_0 .net *"_ivl_2", 1 0, L_000001ff2fb0dfd0;  1 drivers
L_000001ff2fb0dfd0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb0e1b0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98cb20 .scope generate, "gen_neg_b[10]" "gen_neg_b[10]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793580 .param/l "i" 0 9 52, +C4<01010>;
v000001ff2f993d30_0 .net *"_ivl_0", 1 0, L_000001ff2fb0ebb0;  1 drivers
v000001ff2f992b10_0 .net *"_ivl_2", 1 0, L_000001ff2fb0e110;  1 drivers
L_000001ff2fb0e110 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb0ebb0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98b9f0 .scope generate, "gen_neg_b[11]" "gen_neg_b[11]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793900 .param/l "i" 0 9 52, +C4<01011>;
v000001ff2f991c10_0 .net *"_ivl_0", 1 0, L_000001ff2fb0e4d0;  1 drivers
v000001ff2f993470_0 .net *"_ivl_2", 1 0, L_000001ff2fb0e250;  1 drivers
L_000001ff2fb0e250 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb0e4d0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98ce40 .scope generate, "gen_neg_b[12]" "gen_neg_b[12]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793cc0 .param/l "i" 0 9 52, +C4<01100>;
v000001ff2f991d50_0 .net *"_ivl_0", 1 0, L_000001ff2fb0e390;  1 drivers
v000001ff2f993bf0_0 .net *"_ivl_2", 1 0, L_000001ff2fb0eb10;  1 drivers
L_000001ff2fb0eb10 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb0e390 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98bb80 .scope generate, "gen_neg_b[13]" "gen_neg_b[13]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793180 .param/l "i" 0 9 52, +C4<01101>;
v000001ff2f993510_0 .net *"_ivl_0", 1 0, L_000001ff2fb0e610;  1 drivers
v000001ff2f993e70_0 .net *"_ivl_2", 1 0, L_000001ff2fb0e6b0;  1 drivers
L_000001ff2fb0e6b0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb0e610 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98bd10 .scope generate, "gen_neg_b[14]" "gen_neg_b[14]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f7931c0 .param/l "i" 0 9 52, +C4<01110>;
v000001ff2f993650_0 .net *"_ivl_0", 1 0, L_000001ff2fb0e750;  1 drivers
v000001ff2f993150_0 .net *"_ivl_2", 1 0, L_000001ff2fb0e7f0;  1 drivers
L_000001ff2fb0e7f0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb0e750 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98bea0 .scope generate, "gen_neg_b[15]" "gen_neg_b[15]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f794080 .param/l "i" 0 9 52, +C4<01111>;
v000001ff2f992bb0_0 .net *"_ivl_0", 1 0, L_000001ff2fb0e890;  1 drivers
v000001ff2f9918f0_0 .net *"_ivl_2", 1 0, L_000001ff2fb0e9d0;  1 drivers
L_000001ff2fb0e9d0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb0e890 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98c030 .scope generate, "gen_neg_b[16]" "gen_neg_b[16]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793440 .param/l "i" 0 9 52, +C4<010000>;
v000001ff2f991990_0 .net *"_ivl_0", 1 0, L_000001ff2fb0ec50;  1 drivers
v000001ff2f9935b0_0 .net *"_ivl_2", 1 0, L_000001ff2fb0eed0;  1 drivers
L_000001ff2fb0eed0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb0ec50 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98c1c0 .scope generate, "gen_neg_b[17]" "gen_neg_b[17]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793240 .param/l "i" 0 9 52, +C4<010001>;
v000001ff2f993f10_0 .net *"_ivl_0", 1 0, L_000001ff2fb10e10;  1 drivers
v000001ff2f991ad0_0 .net *"_ivl_2", 1 0, L_000001ff2fb0fe70;  1 drivers
L_000001ff2fb0fe70 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb10e10 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98c4e0 .scope generate, "gen_neg_b[18]" "gen_neg_b[18]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f7939c0 .param/l "i" 0 9 52, +C4<010010>;
v000001ff2f991df0_0 .net *"_ivl_0", 1 0, L_000001ff2fb10050;  1 drivers
v000001ff2f992750_0 .net *"_ivl_2", 1 0, L_000001ff2fb11310;  1 drivers
L_000001ff2fb11310 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb10050 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98c670 .scope generate, "gen_neg_b[19]" "gen_neg_b[19]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f794000 .param/l "i" 0 9 52, +C4<010011>;
v000001ff2f992c50_0 .net *"_ivl_0", 1 0, L_000001ff2fb11a90;  1 drivers
v000001ff2f9933d0_0 .net *"_ivl_2", 1 0, L_000001ff2fb100f0;  1 drivers
L_000001ff2fb100f0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb11a90 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98c800 .scope generate, "gen_neg_b[20]" "gen_neg_b[20]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793a80 .param/l "i" 0 9 52, +C4<010100>;
v000001ff2f991e90_0 .net *"_ivl_0", 1 0, L_000001ff2fb10af0;  1 drivers
v000001ff2f9921b0_0 .net *"_ivl_2", 1 0, L_000001ff2fb10190;  1 drivers
L_000001ff2fb10190 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb10af0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98cfd0 .scope generate, "gen_neg_b[21]" "gen_neg_b[21]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793640 .param/l "i" 0 9 52, +C4<010101>;
v000001ff2f9938d0_0 .net *"_ivl_0", 1 0, L_000001ff2fb11770;  1 drivers
v000001ff2f991f30_0 .net *"_ivl_2", 1 0, L_000001ff2fb10410;  1 drivers
L_000001ff2fb10410 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb11770 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98d160 .scope generate, "gen_neg_b[22]" "gen_neg_b[22]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793280 .param/l "i" 0 9 52, +C4<010110>;
v000001ff2f993790_0 .net *"_ivl_0", 1 0, L_000001ff2fb0f8d0;  1 drivers
v000001ff2f992cf0_0 .net *"_ivl_2", 1 0, L_000001ff2fb111d0;  1 drivers
L_000001ff2fb111d0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb0f8d0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98d2f0 .scope generate, "gen_neg_b[23]" "gen_neg_b[23]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f7932c0 .param/l "i" 0 9 52, +C4<010111>;
v000001ff2f991fd0_0 .net *"_ivl_0", 1 0, L_000001ff2fb10230;  1 drivers
v000001ff2f993970_0 .net *"_ivl_2", 1 0, L_000001ff2fb10910;  1 drivers
L_000001ff2fb10910 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb10230 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98e420 .scope generate, "gen_neg_b[24]" "gen_neg_b[24]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f7935c0 .param/l "i" 0 9 52, +C4<011000>;
v000001ff2f992070_0 .net *"_ivl_0", 1 0, L_000001ff2fb10550;  1 drivers
v000001ff2f9927f0_0 .net *"_ivl_2", 1 0, L_000001ff2fb10690;  1 drivers
L_000001ff2fb10690 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb10550 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98dde0 .scope generate, "gen_neg_b[25]" "gen_neg_b[25]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793400 .param/l "i" 0 9 52, +C4<011001>;
v000001ff2f992d90_0 .net *"_ivl_0", 1 0, L_000001ff2fb102d0;  1 drivers
v000001ff2f992e30_0 .net *"_ivl_2", 1 0, L_000001ff2fb10870;  1 drivers
L_000001ff2fb10870 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb102d0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98dac0 .scope generate, "gen_neg_b[26]" "gen_neg_b[26]" 9 52, 9 52 0, S_000001ff2f98af00;
 .timescale 0 0;
P_000001ff2f793c00 .param/l "i" 0 9 52, +C4<011010>;
v000001ff2f992f70_0 .net *"_ivl_0", 1 0, L_000001ff2fb10eb0;  1 drivers
v000001ff2f993010_0 .net *"_ivl_2", 1 0, L_000001ff2fb0f830;  1 drivers
L_000001ff2fb0f830 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb10eb0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f98d610 .scope autofunction.vec4.s54, "int_to_trit" "int_to_trit" 9 118, 9 118 0, S_000001ff2f98af00;
 .timescale 0 0;
; Variable int_to_trit is vec4 return value of scope S_000001ff2f98d610
v000001ff2f993290_0 .var/i "j", 31 0;
v000001ff2f993c90_0 .var/s "rem", 15 0;
v000001ff2f993330_0 .var "t", 53 0;
v000001ff2f993830_0 .var/s "v", 15 0;
v000001ff2f993ab0_0 .var/s "val", 15 0;
TD_ternary_cpu_system.u_cpu.u_alu_a.int_to_trit ;
    %load/vec4 v000001ff2f993ab0_0;
    %store/vec4 v000001ff2f993830_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f993290_0, 0, 32;
T_31.151 ;
    %load/vec4 v000001ff2f993290_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_31.152, 5;
    %load/vec4 v000001ff2f993830_0;
    %pad/s 32;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %pad/s 16;
    %store/vec4 v000001ff2f993c90_0, 0, 16;
    %load/vec4 v000001ff2f993c90_0;
    %pad/s 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.153, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001ff2f993290_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f993330_0, 4, 2;
    %load/vec4 v000001ff2f993830_0;
    %pad/s 32;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %pad/s 16;
    %store/vec4 v000001ff2f993830_0, 0, 16;
    %jmp T_31.154;
T_31.153 ;
    %load/vec4 v000001ff2f993c90_0;
    %pad/s 32;
    %cmpi/e 1, 0, 32;
    %jmp/1 T_31.157, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ff2f993c90_0;
    %pad/s 32;
    %cmpi/e 4294967294, 0, 32;
    %flag_or 4, 8;
T_31.157;
    %jmp/0xz  T_31.155, 4;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v000001ff2f993290_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f993330_0, 4, 2;
    %load/vec4 v000001ff2f993830_0;
    %pad/s 32;
    %subi 1, 0, 32;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %pad/s 16;
    %store/vec4 v000001ff2f993830_0, 0, 16;
    %jmp T_31.156;
T_31.155 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v000001ff2f993290_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f993330_0, 4, 2;
    %load/vec4 v000001ff2f993830_0;
    %pad/s 32;
    %addi 1, 0, 32;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %pad/s 16;
    %store/vec4 v000001ff2f993830_0, 0, 16;
T_31.156 ;
T_31.154 ;
    %load/vec4 v000001ff2f993290_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff2f993290_0, 0, 32;
    %jmp T_31.151;
T_31.152 ;
    %load/vec4 v000001ff2f993330_0;
    %ret/vec4 0, 0, 54;  Assign to int_to_trit (store_vec4_to_lval)
    %end;
S_000001ff2f98e290 .scope autofunction.vec4.u16, "trit_to_int" "trit_to_int" 9 100, 9 100 0, S_000001ff2f98af00;
 .timescale 0 0;
v000001ff2f993b50_0 .var/i "j", 31 0;
v000001ff2f9965d0_0 .var "t", 53 0;
; Variable trit_to_int is vec4 return value of scope S_000001ff2f98e290
v000001ff2f994910_0 .var/s "val", 15 0;
TD_ternary_cpu_system.u_cpu.u_alu_a.trit_to_int ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ff2f994910_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f993b50_0, 0, 32;
T_32.158 ;
    %load/vec4 v000001ff2f993b50_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_32.159, 5;
    %load/vec4 v000001ff2f9965d0_0;
    %load/vec4 v000001ff2f993b50_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.160, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.161, 6;
    %load/vec4 v000001ff2f994910_0;
    %store/vec4 v000001ff2f994910_0, 0, 16;
    %jmp T_32.163;
T_32.160 ;
    %load/vec4 v000001ff2f994910_0;
    %pad/s 32;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001ff2f993b50_0;
    %pow/s;
    %add;
    %pad/s 16;
    %store/vec4 v000001ff2f994910_0, 0, 16;
    %jmp T_32.163;
T_32.161 ;
    %load/vec4 v000001ff2f994910_0;
    %pad/s 32;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001ff2f993b50_0;
    %pow/s;
    %sub;
    %pad/s 16;
    %store/vec4 v000001ff2f994910_0, 0, 16;
    %jmp T_32.163;
T_32.163 ;
    %pop/vec4 1;
    %load/vec4 v000001ff2f993b50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff2f993b50_0, 0, 32;
    %jmp T_32.158;
T_32.159 ;
    %load/vec4 v000001ff2f994910_0;
    %ret/vec4 0, 0, 16;  Assign to trit_to_int (store_vec4_to_lval)
    %end;
S_000001ff2f98ed80 .scope module, "u_adder" "ternary_adder_8trit_cla" 9 63, 6 22 0, S_000001ff2f98af00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f996350_0 .net "a", 15 0, L_000001ff2fb1b130;  1 drivers
v000001ff2f995d10_0 .net "b", 15 0, L_000001ff2fb1aeb0;  1 drivers
v000001ff2f995db0_0 .net "cin", 1 0, L_000001ff2fa73740;  alias, 1 drivers
v000001ff2f995e50_0 .net "cout", 1 0, L_000001ff2fb1b090;  alias, 1 drivers
v000001ff2f995ef0_0 .net "sum", 15 0, L_000001ff2fb1ba90;  1 drivers
S_000001ff2f98dc50 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_000001ff2f98ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_000001ff2f793ac0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_000001ff2fb61e10 .functor BUFZ 2, L_000001ff2fa73740, C4<00>, C4<00>, C4<00>;
v000001ff2f9958b0_0 .net *"_ivl_61", 1 0, L_000001ff2fb61e10;  1 drivers
v000001ff2f9947d0_0 .net "a", 15 0, L_000001ff2fb1b130;  alias, 1 drivers
v000001ff2f9962b0_0 .net "b", 15 0, L_000001ff2fb1aeb0;  alias, 1 drivers
v000001ff2f995950_0 .net "carry", 17 0, L_000001ff2fb19d30;  1 drivers
v000001ff2f9959f0_0 .net "cin", 1 0, L_000001ff2fa73740;  alias, 1 drivers
v000001ff2f995a90_0 .net "cout", 1 0, L_000001ff2fb1b090;  alias, 1 drivers
v000001ff2f995bd0_0 .net "sum", 15 0, L_000001ff2fb1ba90;  alias, 1 drivers
L_000001ff2fb18070 .part L_000001ff2fb1b130, 0, 2;
L_000001ff2fb17710 .part L_000001ff2fb1aeb0, 0, 2;
L_000001ff2fb177b0 .part L_000001ff2fb19d30, 0, 2;
L_000001ff2fb18b10 .part L_000001ff2fb1b130, 2, 2;
L_000001ff2fb17b70 .part L_000001ff2fb1aeb0, 2, 2;
L_000001ff2fb18a70 .part L_000001ff2fb19d30, 2, 2;
L_000001ff2fb191f0 .part L_000001ff2fb1b130, 4, 2;
L_000001ff2fb1be50 .part L_000001ff2fb1aeb0, 4, 2;
L_000001ff2fb1ae10 .part L_000001ff2fb19d30, 4, 2;
L_000001ff2fb1af50 .part L_000001ff2fb1b130, 6, 2;
L_000001ff2fb19f10 .part L_000001ff2fb1aeb0, 6, 2;
L_000001ff2fb19ab0 .part L_000001ff2fb19d30, 6, 2;
L_000001ff2fb1a550 .part L_000001ff2fb1b130, 8, 2;
L_000001ff2fb19970 .part L_000001ff2fb1aeb0, 8, 2;
L_000001ff2fb19fb0 .part L_000001ff2fb19d30, 8, 2;
L_000001ff2fb1a190 .part L_000001ff2fb1b130, 10, 2;
L_000001ff2fb1a870 .part L_000001ff2fb1aeb0, 10, 2;
L_000001ff2fb1acd0 .part L_000001ff2fb19d30, 10, 2;
L_000001ff2fb1a230 .part L_000001ff2fb1b130, 12, 2;
L_000001ff2fb1a410 .part L_000001ff2fb1aeb0, 12, 2;
L_000001ff2fb1bb30 .part L_000001ff2fb19d30, 12, 2;
L_000001ff2fb19b50 .part L_000001ff2fb1b130, 14, 2;
L_000001ff2fb1a9b0 .part L_000001ff2fb1aeb0, 14, 2;
L_000001ff2fb1aff0 .part L_000001ff2fb19d30, 14, 2;
LS_000001ff2fb1ba90_0_0 .concat8 [ 2 2 2 2], L_000001ff2fb17530, L_000001ff2fb17ad0, L_000001ff2fb18d90, L_000001ff2fb1b1d0;
LS_000001ff2fb1ba90_0_4 .concat8 [ 2 2 2 2], L_000001ff2fb1a730, L_000001ff2fb19a10, L_000001ff2fb1bd10, L_000001ff2fb19bf0;
L_000001ff2fb1ba90 .concat8 [ 8 8 0 0], LS_000001ff2fb1ba90_0_0, LS_000001ff2fb1ba90_0_4;
LS_000001ff2fb19d30_0_0 .concat8 [ 2 2 2 2], L_000001ff2fb61e10, L_000001ff2fb186b0, L_000001ff2fb187f0, L_000001ff2fb18cf0;
LS_000001ff2fb19d30_0_4 .concat8 [ 2 2 2 2], L_000001ff2fb1b3b0, L_000001ff2fb1b4f0, L_000001ff2fb1a370, L_000001ff2fb1ac30;
LS_000001ff2fb19d30_0_8 .concat8 [ 2 0 0 0], L_000001ff2fb1b950;
L_000001ff2fb19d30 .concat8 [ 8 8 2 0], LS_000001ff2fb19d30_0_0, LS_000001ff2fb19d30_0_4, LS_000001ff2fb19d30_0_8;
L_000001ff2fb1b090 .part L_000001ff2fb19d30, 16, 2;
S_000001ff2f98ebf0 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_000001ff2f98dc50;
 .timescale 0 0;
P_000001ff2f793600 .param/l "i" 0 7 25, +C4<00>;
S_000001ff2f98e5b0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f98ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f994af0_0 .net "a", 1 0, L_000001ff2fb18070;  1 drivers
v000001ff2f996530_0 .net "b", 1 0, L_000001ff2fb17710;  1 drivers
v000001ff2f995270_0 .net "cin", 1 0, L_000001ff2fb177b0;  1 drivers
v000001ff2f9960d0_0 .net "cout", 1 0, L_000001ff2fb186b0;  1 drivers
v000001ff2f994f50_0 .net "result", 3 0, L_000001ff2fb17f30;  1 drivers
v000001ff2f994370_0 .net "sum", 1 0, L_000001ff2fb17530;  1 drivers
L_000001ff2fb17f30 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb18070, L_000001ff2fb17710, L_000001ff2fb177b0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb186b0 .part L_000001ff2fb17f30, 2, 2;
L_000001ff2fb17530 .part L_000001ff2fb17f30, 0, 2;
S_000001ff2f98d7a0 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_000001ff2f98dc50;
 .timescale 0 0;
P_000001ff2f793940 .param/l "i" 0 7 25, +C4<01>;
S_000001ff2f98e100 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f98d7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f994eb0_0 .net "a", 1 0, L_000001ff2fb18b10;  1 drivers
v000001ff2f9967b0_0 .net "b", 1 0, L_000001ff2fb17b70;  1 drivers
v000001ff2f995c70_0 .net "cin", 1 0, L_000001ff2fb18a70;  1 drivers
v000001ff2f996670_0 .net "cout", 1 0, L_000001ff2fb187f0;  1 drivers
v000001ff2f996030_0 .net "result", 3 0, L_000001ff2fb18750;  1 drivers
v000001ff2f996710_0 .net "sum", 1 0, L_000001ff2fb17ad0;  1 drivers
L_000001ff2fb18750 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb18b10, L_000001ff2fb17b70, L_000001ff2fb18a70 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb187f0 .part L_000001ff2fb18750, 2, 2;
L_000001ff2fb17ad0 .part L_000001ff2fb18750, 0, 2;
S_000001ff2f98d930 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_000001ff2f98dc50;
 .timescale 0 0;
P_000001ff2f793fc0 .param/l "i" 0 7 25, +C4<010>;
S_000001ff2f98df70 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f98d930;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9949b0_0 .net "a", 1 0, L_000001ff2fb191f0;  1 drivers
v000001ff2f996490_0 .net "b", 1 0, L_000001ff2fb1be50;  1 drivers
v000001ff2f994230_0 .net "cin", 1 0, L_000001ff2fb1ae10;  1 drivers
v000001ff2f996850_0 .net "cout", 1 0, L_000001ff2fb18cf0;  1 drivers
v000001ff2f9940f0_0 .net "result", 3 0, L_000001ff2fb17c10;  1 drivers
v000001ff2f994a50_0 .net "sum", 1 0, L_000001ff2fb18d90;  1 drivers
L_000001ff2fb17c10 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb191f0, L_000001ff2fb1be50, L_000001ff2fb1ae10 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb18cf0 .part L_000001ff2fb17c10, 2, 2;
L_000001ff2fb18d90 .part L_000001ff2fb17c10, 0, 2;
S_000001ff2f98e740 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_000001ff2f98dc50;
 .timescale 0 0;
P_000001ff2f794040 .param/l "i" 0 7 25, +C4<011>;
S_000001ff2f98ea60 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f98e740;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9942d0_0 .net "a", 1 0, L_000001ff2fb1af50;  1 drivers
v000001ff2f994410_0 .net "b", 1 0, L_000001ff2fb19f10;  1 drivers
v000001ff2f994b90_0 .net "cin", 1 0, L_000001ff2fb19ab0;  1 drivers
v000001ff2f994c30_0 .net "cout", 1 0, L_000001ff2fb1b3b0;  1 drivers
v000001ff2f996170_0 .net "result", 3 0, L_000001ff2fb19e70;  1 drivers
v000001ff2f994190_0 .net "sum", 1 0, L_000001ff2fb1b1d0;  1 drivers
L_000001ff2fb19e70 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb1af50, L_000001ff2fb19f10, L_000001ff2fb19ab0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb1b3b0 .part L_000001ff2fb19e70, 2, 2;
L_000001ff2fb1b1d0 .part L_000001ff2fb19e70, 0, 2;
S_000001ff2f98e8d0 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_000001ff2f98dc50;
 .timescale 0 0;
P_000001ff2f793b40 .param/l "i" 0 7 25, +C4<0100>;
S_000001ff2f98d480 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f98e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f994ff0_0 .net "a", 1 0, L_000001ff2fb1a550;  1 drivers
v000001ff2f995090_0 .net "b", 1 0, L_000001ff2fb19970;  1 drivers
v000001ff2f995f90_0 .net "cin", 1 0, L_000001ff2fb19fb0;  1 drivers
v000001ff2f995130_0 .net "cout", 1 0, L_000001ff2fb1b4f0;  1 drivers
v000001ff2f9944b0_0 .net "result", 3 0, L_000001ff2fb1a0f0;  1 drivers
v000001ff2f9951d0_0 .net "sum", 1 0, L_000001ff2fb1a730;  1 drivers
L_000001ff2fb1a0f0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb1a550, L_000001ff2fb19970, L_000001ff2fb19fb0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb1b4f0 .part L_000001ff2fb1a0f0, 2, 2;
L_000001ff2fb1a730 .part L_000001ff2fb1a0f0, 0, 2;
S_000001ff2f9b30b0 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_000001ff2f98dc50;
 .timescale 0 0;
P_000001ff2f7936c0 .param/l "i" 0 7 25, +C4<0101>;
S_000001ff2f9af3c0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9b30b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f995310_0 .net "a", 1 0, L_000001ff2fb1a190;  1 drivers
v000001ff2f9953b0_0 .net "b", 1 0, L_000001ff2fb1a870;  1 drivers
v000001ff2f994e10_0 .net "cin", 1 0, L_000001ff2fb1acd0;  1 drivers
v000001ff2f995b30_0 .net "cout", 1 0, L_000001ff2fb1a370;  1 drivers
v000001ff2f994d70_0 .net "result", 3 0, L_000001ff2fb1bc70;  1 drivers
v000001ff2f994550_0 .net "sum", 1 0, L_000001ff2fb19a10;  1 drivers
L_000001ff2fb1bc70 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb1a190, L_000001ff2fb1a870, L_000001ff2fb1acd0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb1a370 .part L_000001ff2fb1bc70, 2, 2;
L_000001ff2fb19a10 .part L_000001ff2fb1bc70, 0, 2;
S_000001ff2f9b1df0 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_000001ff2f98dc50;
 .timescale 0 0;
P_000001ff2f793c40 .param/l "i" 0 7 25, +C4<0110>;
S_000001ff2f9b2f20 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9b1df0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9945f0_0 .net "a", 1 0, L_000001ff2fb1a230;  1 drivers
v000001ff2f994cd0_0 .net "b", 1 0, L_000001ff2fb1a410;  1 drivers
v000001ff2f995450_0 .net "cin", 1 0, L_000001ff2fb1bb30;  1 drivers
v000001ff2f9954f0_0 .net "cout", 1 0, L_000001ff2fb1ac30;  1 drivers
v000001ff2f995590_0 .net "result", 3 0, L_000001ff2fb1a5f0;  1 drivers
v000001ff2f995630_0 .net "sum", 1 0, L_000001ff2fb1bd10;  1 drivers
L_000001ff2fb1a5f0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb1a230, L_000001ff2fb1a410, L_000001ff2fb1bb30 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb1ac30 .part L_000001ff2fb1a5f0, 2, 2;
L_000001ff2fb1bd10 .part L_000001ff2fb1a5f0, 0, 2;
S_000001ff2f9b0cc0 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_000001ff2f98dc50;
 .timescale 0 0;
P_000001ff2f793a00 .param/l "i" 0 7 25, +C4<0111>;
S_000001ff2f9b1170 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9b0cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f996210_0 .net "a", 1 0, L_000001ff2fb19b50;  1 drivers
v000001ff2f994690_0 .net "b", 1 0, L_000001ff2fb1a9b0;  1 drivers
v000001ff2f9956d0_0 .net "cin", 1 0, L_000001ff2fb1aff0;  1 drivers
v000001ff2f994730_0 .net "cout", 1 0, L_000001ff2fb1b950;  1 drivers
v000001ff2f995770_0 .net "result", 3 0, L_000001ff2fb1a4b0;  1 drivers
v000001ff2f995810_0 .net "sum", 1 0, L_000001ff2fb19bf0;  1 drivers
L_000001ff2fb1a4b0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb19b50, L_000001ff2fb1a9b0, L_000001ff2fb1aff0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb1b950 .part L_000001ff2fb1a4b0, 2, 2;
L_000001ff2fb19bf0 .part L_000001ff2fb1a4b0, 0, 2;
S_000001ff2f9b0040 .scope module, "u_alu_b" "ternary_alu" 5 666, 9 14 0, S_000001ff2f9812d0;
 .timescale 0 0;
    .port_info 0 /INPUT 54 "a";
    .port_info 1 /INPUT 54 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 54 "result";
    .port_info 4 /OUTPUT 2 "carry";
    .port_info 5 /OUTPUT 1 "zero_flag";
    .port_info 6 /OUTPUT 1 "neg_flag";
P_000001ff2fa0b220 .param/l "OP_ADD" 1 9 29, C4<000>;
P_000001ff2fa0b258 .param/l "OP_MAX" 1 9 33, C4<100>;
P_000001ff2fa0b290 .param/l "OP_MIN" 1 9 32, C4<011>;
P_000001ff2fa0b2c8 .param/l "OP_MUL" 1 9 36, C4<111>;
P_000001ff2fa0b300 .param/l "OP_NEG" 1 9 31, C4<010>;
P_000001ff2fa0b338 .param/l "OP_SHL" 1 9 34, C4<101>;
P_000001ff2fa0b370 .param/l "OP_SHR" 1 9 35, C4<110>;
P_000001ff2fa0b3a8 .param/l "OP_SUB" 1 9 30, C4<001>;
P_000001ff2fa0b3e0 .param/l "WIDTH" 0 9 17, +C4<00000000000000000000000000011011>;
L_000001ff2fb60d00 .functor OR 1, L_000001ff2fb27e30, L_000001ff2fb290f0, C4<0>, C4<0>;
L_000001ff2fb61f60 .functor BUFZ 1, v000001ff2f9a7330_0, C4<0>, C4<0>, C4<0>;
L_000001ff2fa739c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a4a90_0 .net/2u *"_ivl_386", 2 0, L_000001ff2fa739c8;  1 drivers
v000001ff2f9a3c30_0 .net *"_ivl_388", 0 0, L_000001ff2fb27390;  1 drivers
v000001ff2f9a4b30_0 .net *"_ivl_390", 53 0, L_000001ff2fb276b0;  1 drivers
L_000001ff2fa73a10 .functor BUFT 1, C4<00000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a4bd0_0 .net *"_ivl_397", 37 0, L_000001ff2fa73a10;  1 drivers
v000001ff2f9a4db0_0 .net *"_ivl_402", 51 0, L_000001ff2fb277f0;  1 drivers
v000001ff2f9a4e50_0 .net *"_ivl_406", 51 0, L_000001ff2fb27c50;  1 drivers
L_000001ff2fa73aa0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a5670_0 .net/2u *"_ivl_409", 2 0, L_000001ff2fa73aa0;  1 drivers
v000001ff2f9a6070_0 .net *"_ivl_411", 0 0, L_000001ff2fb27e30;  1 drivers
L_000001ff2fa73ae8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a7650_0 .net/2u *"_ivl_413", 2 0, L_000001ff2fa73ae8;  1 drivers
v000001ff2f9a7790_0 .net *"_ivl_415", 0 0, L_000001ff2fb290f0;  1 drivers
v000001ff2f9a7bf0_0 .net *"_ivl_418", 0 0, L_000001ff2fb60d00;  1 drivers
L_000001ff2fa73b30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a6ed0_0 .net/2u *"_ivl_419", 1 0, L_000001ff2fa73b30;  1 drivers
v000001ff2f9a70b0_0 .net *"_ivl_426", 1 0, L_000001ff2fb2a4f0;  1 drivers
L_000001ff2fa73b78 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a7c90_0 .net/2u *"_ivl_427", 1 0, L_000001ff2fa73b78;  1 drivers
v000001ff2f9a7290_0 .net "a", 53 0, v000001ff2fa53540_0;  1 drivers
v000001ff2f9a6250_0 .net "add_carry", 1 0, L_000001ff2fb274d0;  1 drivers
v000001ff2f9a6390_0 .net "add_result", 53 0, L_000001ff2fb279d0;  1 drivers
v000001ff2f9a7330_0 .var "all_zero", 0 0;
v000001ff2f9a7d30_0 .net "b", 53 0, v000001ff2fa52000_0;  1 drivers
v000001ff2f9a5f30_0 .net "b_negated", 53 0, L_000001ff2fb1c490;  1 drivers
v000001ff2f9a5b70_0 .net "carry", 1 0, L_000001ff2fb2a590;  alias, 1 drivers
L_000001ff2fa73980 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a7150_0 .net "const_zero_trit", 1 0, L_000001ff2fa73980;  1 drivers
v000001ff2f9a7830_0 .net "max_result", 53 0, L_000001ff2fb23970;  1 drivers
v000001ff2f9a6110_0 .net "min_result", 53 0, L_000001ff2fb23830;  1 drivers
v000001ff2f9a78d0_0 .var/s "mul_a_int", 15 0;
v000001ff2f9a76f0_0 .var/s "mul_b_int", 15 0;
v000001ff2f9a6cf0_0 .var/s "mul_product", 15 0;
v000001ff2f9a7dd0_0 .var "mul_result", 53 0;
v000001ff2f9a71f0_0 .net "neg_flag", 0 0, L_000001ff2fb2a630;  alias, 1 drivers
v000001ff2f9a73d0_0 .net "neg_result", 53 0, L_000001ff2fb24af0;  1 drivers
v000001ff2f9a7e70_0 .net "op", 2 0, v000001ff2fa55ca0_0;  1 drivers
v000001ff2f9a7470_0 .var "result", 53 0;
L_000001ff2fa73a58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a62f0_0 .net "shift_insert", 1 0, L_000001ff2fa73a58;  1 drivers
v000001ff2f9a6430_0 .net "shl_result", 53 0, L_000001ff2fb27890;  1 drivers
v000001ff2f9a61b0_0 .net "shr_result", 53 0, L_000001ff2fb27d90;  1 drivers
v000001ff2f9a8050_0 .net "zero_flag", 0 0, L_000001ff2fb61f60;  alias, 1 drivers
E_000001ff2f793b80 .event anyedge, v000001ff2f9a7470_0;
E_000001ff2f793700/0 .event anyedge, v000001ff2f9a7e70_0, v000001ff2f9a6390_0, v000001ff2f9a73d0_0, v000001ff2f9a6110_0;
E_000001ff2f793700/1 .event anyedge, v000001ff2f9a7830_0, v000001ff2f9a6430_0, v000001ff2f9a61b0_0, v000001ff2f9a7dd0_0;
E_000001ff2f793700 .event/or E_000001ff2f793700/0, E_000001ff2f793700/1;
E_000001ff2f793bc0 .event anyedge, v000001ff2f9a7290_0, v000001ff2f9a7d30_0;
L_000001ff2fb19790 .part v000001ff2fa52000_0, 0, 2;
L_000001ff2fb1ad70 .part v000001ff2fa52000_0, 2, 2;
L_000001ff2fb1b450 .part v000001ff2fa52000_0, 4, 2;
L_000001ff2fb1a050 .part v000001ff2fa52000_0, 6, 2;
L_000001ff2fb1b590 .part v000001ff2fa52000_0, 8, 2;
L_000001ff2fb1a2d0 .part v000001ff2fa52000_0, 10, 2;
L_000001ff2fb198d0 .part v000001ff2fa52000_0, 12, 2;
L_000001ff2fb1b9f0 .part v000001ff2fa52000_0, 14, 2;
L_000001ff2fb1c2b0 .part v000001ff2fa52000_0, 16, 2;
L_000001ff2fb1c8f0 .part v000001ff2fa52000_0, 18, 2;
L_000001ff2fb1d070 .part v000001ff2fa52000_0, 20, 2;
L_000001ff2fb1c710 .part v000001ff2fa52000_0, 22, 2;
L_000001ff2fb1c350 .part v000001ff2fa52000_0, 24, 2;
L_000001ff2fb1e0b0 .part v000001ff2fa52000_0, 26, 2;
L_000001ff2fb1c530 .part v000001ff2fa52000_0, 28, 2;
L_000001ff2fb1e330 .part v000001ff2fa52000_0, 30, 2;
L_000001ff2fb1d110 .part v000001ff2fa52000_0, 32, 2;
L_000001ff2fb1e010 .part v000001ff2fa52000_0, 34, 2;
L_000001ff2fb1e1f0 .part v000001ff2fa52000_0, 36, 2;
L_000001ff2fb1d2f0 .part v000001ff2fa52000_0, 38, 2;
L_000001ff2fb1c170 .part v000001ff2fa52000_0, 40, 2;
L_000001ff2fb1cd50 .part v000001ff2fa52000_0, 42, 2;
L_000001ff2fb1e290 .part v000001ff2fa52000_0, 44, 2;
L_000001ff2fb1d390 .part v000001ff2fa52000_0, 46, 2;
L_000001ff2fb1d890 .part v000001ff2fa52000_0, 48, 2;
L_000001ff2fb1da70 .part v000001ff2fa52000_0, 50, 2;
LS_000001ff2fb1c490_0_0 .concat8 [ 2 2 2 2], L_000001ff2fb1bdb0, L_000001ff2fb1a910, L_000001ff2fb19dd0, L_000001ff2fb19830;
LS_000001ff2fb1c490_0_4 .concat8 [ 2 2 2 2], L_000001ff2fb1b630, L_000001ff2fb1b6d0, L_000001ff2fb1b8b0, L_000001ff2fb1db10;
LS_000001ff2fb1c490_0_8 .concat8 [ 2 2 2 2], L_000001ff2fb1d1b0, L_000001ff2fb1c3f0, L_000001ff2fb1dd90, L_000001ff2fb1de30;
LS_000001ff2fb1c490_0_12 .concat8 [ 2 2 2 2], L_000001ff2fb1c990, L_000001ff2fb1d250, L_000001ff2fb1d6b0, L_000001ff2fb1df70;
LS_000001ff2fb1c490_0_16 .concat8 [ 2 2 2 2], L_000001ff2fb1dbb0, L_000001ff2fb1ca30, L_000001ff2fb1c850, L_000001ff2fb1cad0;
LS_000001ff2fb1c490_0_20 .concat8 [ 2 2 2 2], L_000001ff2fb1ded0, L_000001ff2fb1e150, L_000001ff2fb1cc10, L_000001ff2fb1e510;
LS_000001ff2fb1c490_0_24 .concat8 [ 2 2 2 0], L_000001ff2fb1e5b0, L_000001ff2fb1e650, L_000001ff2fb1c5d0;
LS_000001ff2fb1c490_1_0 .concat8 [ 8 8 8 8], LS_000001ff2fb1c490_0_0, LS_000001ff2fb1c490_0_4, LS_000001ff2fb1c490_0_8, LS_000001ff2fb1c490_0_12;
LS_000001ff2fb1c490_1_4 .concat8 [ 8 8 6 0], LS_000001ff2fb1c490_0_16, LS_000001ff2fb1c490_0_20, LS_000001ff2fb1c490_0_24;
L_000001ff2fb1c490 .concat8 [ 32 22 0 0], LS_000001ff2fb1c490_1_0, LS_000001ff2fb1c490_1_4;
L_000001ff2fb1d430 .part v000001ff2fa52000_0, 52, 2;
L_000001ff2fb1c670 .part v000001ff2fa53540_0, 0, 2;
L_000001ff2fb1e3d0 .part v000001ff2fa53540_0, 0, 2;
L_000001ff2fb1e470 .part v000001ff2fa52000_0, 0, 2;
L_000001ff2fb1d750 .part v000001ff2fa53540_0, 0, 2;
L_000001ff2fb1e6f0 .part v000001ff2fa52000_0, 0, 2;
L_000001ff2fb1c210 .part v000001ff2fa53540_0, 2, 2;
L_000001ff2fb1ccb0 .part v000001ff2fa53540_0, 2, 2;
L_000001ff2fb1c030 .part v000001ff2fa52000_0, 2, 2;
L_000001ff2fb1c0d0 .part v000001ff2fa53540_0, 2, 2;
L_000001ff2fb1ce90 .part v000001ff2fa52000_0, 2, 2;
L_000001ff2fb1cf30 .part v000001ff2fa53540_0, 4, 2;
L_000001ff2fb1d7f0 .part v000001ff2fa53540_0, 4, 2;
L_000001ff2fb1d4d0 .part v000001ff2fa52000_0, 4, 2;
L_000001ff2fb1d9d0 .part v000001ff2fa53540_0, 4, 2;
L_000001ff2fb1dc50 .part v000001ff2fa52000_0, 4, 2;
L_000001ff2fb1f5f0 .part v000001ff2fa53540_0, 6, 2;
L_000001ff2fb1f9b0 .part v000001ff2fa53540_0, 6, 2;
L_000001ff2fb209f0 .part v000001ff2fa52000_0, 6, 2;
L_000001ff2fb1f870 .part v000001ff2fa53540_0, 6, 2;
L_000001ff2fb1fc30 .part v000001ff2fa52000_0, 6, 2;
L_000001ff2fb1f910 .part v000001ff2fa53540_0, 8, 2;
L_000001ff2fb20310 .part v000001ff2fa53540_0, 8, 2;
L_000001ff2fb20950 .part v000001ff2fa52000_0, 8, 2;
L_000001ff2fb1f410 .part v000001ff2fa53540_0, 8, 2;
L_000001ff2fb1f4b0 .part v000001ff2fa52000_0, 8, 2;
L_000001ff2fb1faf0 .part v000001ff2fa53540_0, 10, 2;
L_000001ff2fb1ed30 .part v000001ff2fa53540_0, 10, 2;
L_000001ff2fb1f7d0 .part v000001ff2fa52000_0, 10, 2;
L_000001ff2fb1fe10 .part v000001ff2fa53540_0, 10, 2;
L_000001ff2fb1e790 .part v000001ff2fa52000_0, 10, 2;
L_000001ff2fb203b0 .part v000001ff2fa53540_0, 12, 2;
L_000001ff2fb1ff50 .part v000001ff2fa53540_0, 12, 2;
L_000001ff2fb1f050 .part v000001ff2fa52000_0, 12, 2;
L_000001ff2fb1f0f0 .part v000001ff2fa53540_0, 12, 2;
L_000001ff2fb1fcd0 .part v000001ff2fa52000_0, 12, 2;
L_000001ff2fb20ef0 .part v000001ff2fa53540_0, 14, 2;
L_000001ff2fb1e970 .part v000001ff2fa53540_0, 14, 2;
L_000001ff2fb1f550 .part v000001ff2fa52000_0, 14, 2;
L_000001ff2fb1feb0 .part v000001ff2fa53540_0, 14, 2;
L_000001ff2fb1f690 .part v000001ff2fa52000_0, 14, 2;
L_000001ff2fb1f230 .part v000001ff2fa53540_0, 16, 2;
L_000001ff2fb1f370 .part v000001ff2fa53540_0, 16, 2;
L_000001ff2fb1fff0 .part v000001ff2fa52000_0, 16, 2;
L_000001ff2fb1f730 .part v000001ff2fa53540_0, 16, 2;
L_000001ff2fb20130 .part v000001ff2fa52000_0, 16, 2;
L_000001ff2fb20270 .part v000001ff2fa53540_0, 18, 2;
L_000001ff2fb20630 .part v000001ff2fa53540_0, 18, 2;
L_000001ff2fb1eb50 .part v000001ff2fa52000_0, 18, 2;
L_000001ff2fb20770 .part v000001ff2fa53540_0, 18, 2;
L_000001ff2fb20810 .part v000001ff2fa52000_0, 18, 2;
L_000001ff2fb20a90 .part v000001ff2fa53540_0, 20, 2;
L_000001ff2fb20db0 .part v000001ff2fa53540_0, 20, 2;
L_000001ff2fb1ee70 .part v000001ff2fa52000_0, 20, 2;
L_000001ff2fb1e8d0 .part v000001ff2fa53540_0, 20, 2;
L_000001ff2fb1ef10 .part v000001ff2fa52000_0, 20, 2;
L_000001ff2fb23470 .part v000001ff2fa53540_0, 22, 2;
L_000001ff2fb229d0 .part v000001ff2fa53540_0, 22, 2;
L_000001ff2fb21cb0 .part v000001ff2fa52000_0, 22, 2;
L_000001ff2fb21030 .part v000001ff2fa53540_0, 22, 2;
L_000001ff2fb23010 .part v000001ff2fa52000_0, 22, 2;
L_000001ff2fb21df0 .part v000001ff2fa53540_0, 24, 2;
L_000001ff2fb213f0 .part v000001ff2fa53540_0, 24, 2;
L_000001ff2fb21f30 .part v000001ff2fa52000_0, 24, 2;
L_000001ff2fb22e30 .part v000001ff2fa53540_0, 24, 2;
L_000001ff2fb21b70 .part v000001ff2fa52000_0, 24, 2;
L_000001ff2fb236f0 .part v000001ff2fa53540_0, 26, 2;
L_000001ff2fb22570 .part v000001ff2fa53540_0, 26, 2;
L_000001ff2fb23150 .part v000001ff2fa52000_0, 26, 2;
L_000001ff2fb21530 .part v000001ff2fa53540_0, 26, 2;
L_000001ff2fb22a70 .part v000001ff2fa52000_0, 26, 2;
L_000001ff2fb20f90 .part v000001ff2fa53540_0, 28, 2;
L_000001ff2fb22110 .part v000001ff2fa53540_0, 28, 2;
L_000001ff2fb23290 .part v000001ff2fa52000_0, 28, 2;
L_000001ff2fb221b0 .part v000001ff2fa53540_0, 28, 2;
L_000001ff2fb233d0 .part v000001ff2fa52000_0, 28, 2;
L_000001ff2fb215d0 .part v000001ff2fa53540_0, 30, 2;
L_000001ff2fb218f0 .part v000001ff2fa53540_0, 30, 2;
L_000001ff2fb212b0 .part v000001ff2fa52000_0, 30, 2;
L_000001ff2fb23650 .part v000001ff2fa53540_0, 30, 2;
L_000001ff2fb222f0 .part v000001ff2fa52000_0, 30, 2;
L_000001ff2fb22cf0 .part v000001ff2fa53540_0, 32, 2;
L_000001ff2fb21d50 .part v000001ff2fa53540_0, 32, 2;
L_000001ff2fb224d0 .part v000001ff2fa52000_0, 32, 2;
L_000001ff2fb22890 .part v000001ff2fa53540_0, 32, 2;
L_000001ff2fb21fd0 .part v000001ff2fa52000_0, 32, 2;
L_000001ff2fb22d90 .part v000001ff2fa53540_0, 34, 2;
L_000001ff2fb21170 .part v000001ff2fa53540_0, 34, 2;
L_000001ff2fb235b0 .part v000001ff2fa52000_0, 34, 2;
L_000001ff2fb21350 .part v000001ff2fa53540_0, 34, 2;
L_000001ff2fb22ed0 .part v000001ff2fa52000_0, 34, 2;
L_000001ff2fb21670 .part v000001ff2fa53540_0, 36, 2;
L_000001ff2fb217b0 .part v000001ff2fa53540_0, 36, 2;
L_000001ff2fb21990 .part v000001ff2fa52000_0, 36, 2;
L_000001ff2fb21ad0 .part v000001ff2fa53540_0, 36, 2;
L_000001ff2fb21c10 .part v000001ff2fa52000_0, 36, 2;
L_000001ff2fb25c70 .part v000001ff2fa53540_0, 38, 2;
L_000001ff2fb25450 .part v000001ff2fa53540_0, 38, 2;
L_000001ff2fb244b0 .part v000001ff2fa52000_0, 38, 2;
L_000001ff2fb24a50 .part v000001ff2fa53540_0, 38, 2;
L_000001ff2fb25090 .part v000001ff2fa52000_0, 38, 2;
L_000001ff2fb25270 .part v000001ff2fa53540_0, 40, 2;
L_000001ff2fb24e10 .part v000001ff2fa53540_0, 40, 2;
L_000001ff2fb23790 .part v000001ff2fa52000_0, 40, 2;
L_000001ff2fb253b0 .part v000001ff2fa53540_0, 40, 2;
L_000001ff2fb23bf0 .part v000001ff2fa52000_0, 40, 2;
L_000001ff2fb23e70 .part v000001ff2fa53540_0, 42, 2;
L_000001ff2fb240f0 .part v000001ff2fa53540_0, 42, 2;
L_000001ff2fb24cd0 .part v000001ff2fa52000_0, 42, 2;
L_000001ff2fb25ef0 .part v000001ff2fa53540_0, 42, 2;
L_000001ff2fb24910 .part v000001ff2fa52000_0, 42, 2;
L_000001ff2fb23f10 .part v000001ff2fa53540_0, 44, 2;
L_000001ff2fb24d70 .part v000001ff2fa53540_0, 44, 2;
L_000001ff2fb24690 .part v000001ff2fa52000_0, 44, 2;
L_000001ff2fb24190 .part v000001ff2fa53540_0, 44, 2;
L_000001ff2fb23fb0 .part v000001ff2fa52000_0, 44, 2;
L_000001ff2fb25b30 .part v000001ff2fa53540_0, 46, 2;
L_000001ff2fb25590 .part v000001ff2fa53540_0, 46, 2;
L_000001ff2fb24230 .part v000001ff2fa52000_0, 46, 2;
L_000001ff2fb24b90 .part v000001ff2fa53540_0, 46, 2;
L_000001ff2fb24f50 .part v000001ff2fa52000_0, 46, 2;
L_000001ff2fb25e50 .part v000001ff2fa53540_0, 48, 2;
L_000001ff2fb25810 .part v000001ff2fa53540_0, 48, 2;
L_000001ff2fb25770 .part v000001ff2fa52000_0, 48, 2;
L_000001ff2fb25130 .part v000001ff2fa53540_0, 48, 2;
L_000001ff2fb242d0 .part v000001ff2fa52000_0, 48, 2;
L_000001ff2fb24870 .part v000001ff2fa53540_0, 50, 2;
L_000001ff2fb24370 .part v000001ff2fa53540_0, 50, 2;
L_000001ff2fb258b0 .part v000001ff2fa52000_0, 50, 2;
L_000001ff2fb24c30 .part v000001ff2fa53540_0, 50, 2;
L_000001ff2fb24410 .part v000001ff2fa52000_0, 50, 2;
LS_000001ff2fb24af0_0_0 .concat8 [ 2 2 2 2], L_000001ff2fb1d610, L_000001ff2fb1bf90, L_000001ff2fb1d930, L_000001ff2fb204f0;
LS_000001ff2fb24af0_0_4 .concat8 [ 2 2 2 2], L_000001ff2fb20d10, L_000001ff2fb20090, L_000001ff2fb1ec90, L_000001ff2fb1fd70;
LS_000001ff2fb24af0_0_8 .concat8 [ 2 2 2 2], L_000001ff2fb20590, L_000001ff2fb1e830, L_000001ff2fb20b30, L_000001ff2fb22390;
LS_000001ff2fb24af0_0_12 .concat8 [ 2 2 2 2], L_000001ff2fb22750, L_000001ff2fb22430, L_000001ff2fb231f0, L_000001ff2fb22bb0;
LS_000001ff2fb24af0_0_16 .concat8 [ 2 2 2 2], L_000001ff2fb22610, L_000001ff2fb23510, L_000001ff2fb21710, L_000001ff2fb25310;
LS_000001ff2fb24af0_0_20 .concat8 [ 2 2 2 2], L_000001ff2fb251d0, L_000001ff2fb24eb0, L_000001ff2fb25db0, L_000001ff2fb23a10;
LS_000001ff2fb24af0_0_24 .concat8 [ 2 2 2 0], L_000001ff2fb24ff0, L_000001ff2fb25630, L_000001ff2fb24050;
LS_000001ff2fb24af0_1_0 .concat8 [ 8 8 8 8], LS_000001ff2fb24af0_0_0, LS_000001ff2fb24af0_0_4, LS_000001ff2fb24af0_0_8, LS_000001ff2fb24af0_0_12;
LS_000001ff2fb24af0_1_4 .concat8 [ 8 8 6 0], LS_000001ff2fb24af0_0_16, LS_000001ff2fb24af0_0_20, LS_000001ff2fb24af0_0_24;
L_000001ff2fb24af0 .concat8 [ 32 22 0 0], LS_000001ff2fb24af0_1_0, LS_000001ff2fb24af0_1_4;
L_000001ff2fb259f0 .part v000001ff2fa53540_0, 52, 2;
LS_000001ff2fb23830_0_0 .concat8 [ 2 2 2 2], L_000001ff2fb1c7b0, L_000001ff2fb1cdf0, L_000001ff2fb1cfd0, L_000001ff2fb1ea10;
LS_000001ff2fb23830_0_4 .concat8 [ 2 2 2 2], L_000001ff2fb20c70, L_000001ff2fb1fb90, L_000001ff2fb20450, L_000001ff2fb1f190;
LS_000001ff2fb23830_0_8 .concat8 [ 2 2 2 2], L_000001ff2fb1f2d0, L_000001ff2fb206d0, L_000001ff2fb20e50, L_000001ff2fb22b10;
LS_000001ff2fb23830_0_12 .concat8 [ 2 2 2 2], L_000001ff2fb21210, L_000001ff2fb21e90, L_000001ff2fb23330, L_000001ff2fb210d0;
LS_000001ff2fb23830_0_16 .concat8 [ 2 2 2 2], L_000001ff2fb21850, L_000001ff2fb22930, L_000001ff2fb21a30, L_000001ff2fb249b0;
LS_000001ff2fb23830_0_20 .concat8 [ 2 2 2 2], L_000001ff2fb25bd0, L_000001ff2fb23dd0, L_000001ff2fb23ab0, L_000001ff2fb25d10;
LS_000001ff2fb23830_0_24 .concat8 [ 2 2 2 0], L_000001ff2fb23c90, L_000001ff2fb256d0, L_000001ff2fb238d0;
LS_000001ff2fb23830_1_0 .concat8 [ 8 8 8 8], LS_000001ff2fb23830_0_0, LS_000001ff2fb23830_0_4, LS_000001ff2fb23830_0_8, LS_000001ff2fb23830_0_12;
LS_000001ff2fb23830_1_4 .concat8 [ 8 8 6 0], LS_000001ff2fb23830_0_16, LS_000001ff2fb23830_0_20, LS_000001ff2fb23830_0_24;
L_000001ff2fb23830 .concat8 [ 32 22 0 0], LS_000001ff2fb23830_1_0, LS_000001ff2fb23830_1_4;
L_000001ff2fb24730 .part v000001ff2fa53540_0, 52, 2;
L_000001ff2fb247d0 .part v000001ff2fa52000_0, 52, 2;
LS_000001ff2fb23970_0_0 .concat8 [ 2 2 2 2], L_000001ff2fb1cb70, L_000001ff2fb1d570, L_000001ff2fb1dcf0, L_000001ff2fb1ebf0;
LS_000001ff2fb23970_0_4 .concat8 [ 2 2 2 2], L_000001ff2fb1fa50, L_000001ff2fb20bd0, L_000001ff2fb1edd0, L_000001ff2fb1eab0;
LS_000001ff2fb23970_0_8 .concat8 [ 2 2 2 2], L_000001ff2fb201d0, L_000001ff2fb208b0, L_000001ff2fb1efb0, L_000001ff2fb22f70;
LS_000001ff2fb23970_0_12 .concat8 [ 2 2 2 2], L_000001ff2fb230b0, L_000001ff2fb226b0, L_000001ff2fb22250, L_000001ff2fb22c50;
LS_000001ff2fb23970_0_16 .concat8 [ 2 2 2 2], L_000001ff2fb227f0, L_000001ff2fb21490, L_000001ff2fb22070, L_000001ff2fb24550;
LS_000001ff2fb23970_0_20 .concat8 [ 2 2 2 2], L_000001ff2fb254f0, L_000001ff2fb245f0, L_000001ff2fb23d30, L_000001ff2fb23b50;
LS_000001ff2fb23970_0_24 .concat8 [ 2 2 2 0], L_000001ff2fb25a90, L_000001ff2fb25950, L_000001ff2fb27430;
LS_000001ff2fb23970_1_0 .concat8 [ 8 8 8 8], LS_000001ff2fb23970_0_0, LS_000001ff2fb23970_0_4, LS_000001ff2fb23970_0_8, LS_000001ff2fb23970_0_12;
LS_000001ff2fb23970_1_4 .concat8 [ 8 8 6 0], LS_000001ff2fb23970_0_16, LS_000001ff2fb23970_0_20, LS_000001ff2fb23970_0_24;
L_000001ff2fb23970 .concat8 [ 32 22 0 0], LS_000001ff2fb23970_1_0, LS_000001ff2fb23970_1_4;
L_000001ff2fb26210 .part v000001ff2fa53540_0, 52, 2;
L_000001ff2fb267b0 .part v000001ff2fa52000_0, 52, 2;
L_000001ff2fb27070 .part v000001ff2fa53540_0, 0, 16;
L_000001ff2fb27390 .cmp/eq 3, v000001ff2fa55ca0_0, L_000001ff2fa739c8;
L_000001ff2fb276b0 .functor MUXZ 54, v000001ff2fa52000_0, L_000001ff2fb1c490, L_000001ff2fb27390, C4<>;
L_000001ff2fb27750 .part L_000001ff2fb276b0, 0, 16;
L_000001ff2fb279d0 .concat [ 16 38 0 0], L_000001ff2fb271b0, L_000001ff2fa73a10;
L_000001ff2fb277f0 .part v000001ff2fa53540_0, 0, 52;
L_000001ff2fb27890 .concat [ 2 52 0 0], L_000001ff2fa73a58, L_000001ff2fb277f0;
L_000001ff2fb27c50 .part v000001ff2fa53540_0, 2, 52;
L_000001ff2fb27d90 .concat [ 52 2 0 0], L_000001ff2fb27c50, L_000001ff2fa73a58;
L_000001ff2fb27e30 .cmp/eq 3, v000001ff2fa55ca0_0, L_000001ff2fa73aa0;
L_000001ff2fb290f0 .cmp/eq 3, v000001ff2fa55ca0_0, L_000001ff2fa73ae8;
L_000001ff2fb2a590 .functor MUXZ 2, L_000001ff2fa73b30, L_000001ff2fb274d0, L_000001ff2fb60d00, C4<>;
L_000001ff2fb2a4f0 .part v000001ff2f9a7470_0, 52, 2;
L_000001ff2fb2a630 .cmp/eq 2, L_000001ff2fb2a4f0, L_000001ff2fa73b78;
S_000001ff2f9af0a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 163, 9 163 0, S_000001ff2f9b0040;
 .timescale 0 0;
v000001ff2f996ad0_0 .var/2s "k", 31 0;
S_000001ff2f9b2c00 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 9 175, 9 175 0, S_000001ff2f9b0040;
 .timescale 0 0;
v000001ff2f9985b0_0 .var/2s "j", 31 0;
S_000001ff2f9b1f80 .scope generate, "gen_bitwise[0]" "gen_bitwise[0]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f793d00 .param/l "i" 0 9 73, +C4<00>;
v000001ff2f998dd0_0 .net *"_ivl_0", 1 0, L_000001ff2fb1c670;  1 drivers
v000001ff2f997d90_0 .net *"_ivl_10", 1 0, L_000001ff2fb1cb70;  1 drivers
v000001ff2f998150_0 .net *"_ivl_2", 1 0, L_000001ff2fb1d610;  1 drivers
v000001ff2f997390_0 .net *"_ivl_3", 1 0, L_000001ff2fb1e3d0;  1 drivers
v000001ff2f997f70_0 .net *"_ivl_4", 1 0, L_000001ff2fb1e470;  1 drivers
v000001ff2f997e30_0 .net *"_ivl_6", 1 0, L_000001ff2fb1c7b0;  1 drivers
v000001ff2f997750_0 .net *"_ivl_7", 1 0, L_000001ff2fb1d750;  1 drivers
v000001ff2f996e90_0 .net *"_ivl_8", 1 0, L_000001ff2fb1e6f0;  1 drivers
L_000001ff2fb1d610 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1c670 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb1c7b0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb1e3d0, L_000001ff2fb1e470 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb1cb70 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb1d750, L_000001ff2fb1e6f0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b01d0 .scope generate, "gen_bitwise[1]" "gen_bitwise[1]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f793d40 .param/l "i" 0 9 73, +C4<01>;
v000001ff2f998b50_0 .net *"_ivl_0", 1 0, L_000001ff2fb1c210;  1 drivers
v000001ff2f997c50_0 .net *"_ivl_10", 1 0, L_000001ff2fb1d570;  1 drivers
v000001ff2f9977f0_0 .net *"_ivl_2", 1 0, L_000001ff2fb1bf90;  1 drivers
v000001ff2f996b70_0 .net *"_ivl_3", 1 0, L_000001ff2fb1ccb0;  1 drivers
v000001ff2f997ed0_0 .net *"_ivl_4", 1 0, L_000001ff2fb1c030;  1 drivers
v000001ff2f997890_0 .net *"_ivl_6", 1 0, L_000001ff2fb1cdf0;  1 drivers
v000001ff2f996f30_0 .net *"_ivl_7", 1 0, L_000001ff2fb1c0d0;  1 drivers
v000001ff2f9983d0_0 .net *"_ivl_8", 1 0, L_000001ff2fb1ce90;  1 drivers
L_000001ff2fb1bf90 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1c210 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb1cdf0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb1ccb0, L_000001ff2fb1c030 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb1d570 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb1c0d0, L_000001ff2fb1ce90 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b3240 .scope generate, "gen_bitwise[2]" "gen_bitwise[2]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f793d80 .param/l "i" 0 9 73, +C4<010>;
v000001ff2f996fd0_0 .net *"_ivl_0", 1 0, L_000001ff2fb1cf30;  1 drivers
v000001ff2f996c10_0 .net *"_ivl_10", 1 0, L_000001ff2fb1dcf0;  1 drivers
v000001ff2f998650_0 .net *"_ivl_2", 1 0, L_000001ff2fb1d930;  1 drivers
v000001ff2f998830_0 .net *"_ivl_3", 1 0, L_000001ff2fb1d7f0;  1 drivers
v000001ff2f9988d0_0 .net *"_ivl_4", 1 0, L_000001ff2fb1d4d0;  1 drivers
v000001ff2f997070_0 .net *"_ivl_6", 1 0, L_000001ff2fb1cfd0;  1 drivers
v000001ff2f997110_0 .net *"_ivl_7", 1 0, L_000001ff2fb1d9d0;  1 drivers
v000001ff2f998970_0 .net *"_ivl_8", 1 0, L_000001ff2fb1dc50;  1 drivers
L_000001ff2fb1d930 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1cf30 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb1cfd0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb1d7f0, L_000001ff2fb1d4d0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb1dcf0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb1d9d0, L_000001ff2fb1dc50 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b09a0 .scope generate, "gen_bitwise[3]" "gen_bitwise[3]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f793f00 .param/l "i" 0 9 73, +C4<011>;
v000001ff2f998ab0_0 .net *"_ivl_0", 1 0, L_000001ff2fb1f5f0;  1 drivers
v000001ff2f998bf0_0 .net *"_ivl_10", 1 0, L_000001ff2fb1ebf0;  1 drivers
v000001ff2f998c90_0 .net *"_ivl_2", 1 0, L_000001ff2fb204f0;  1 drivers
v000001ff2f999910_0 .net *"_ivl_3", 1 0, L_000001ff2fb1f9b0;  1 drivers
v000001ff2f999370_0 .net *"_ivl_4", 1 0, L_000001ff2fb209f0;  1 drivers
v000001ff2f99a590_0 .net *"_ivl_6", 1 0, L_000001ff2fb1ea10;  1 drivers
v000001ff2f999af0_0 .net *"_ivl_7", 1 0, L_000001ff2fb1f870;  1 drivers
v000001ff2f99b210_0 .net *"_ivl_8", 1 0, L_000001ff2fb1fc30;  1 drivers
L_000001ff2fb204f0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1f5f0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb1ea10 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb1f9b0, L_000001ff2fb209f0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb1ebf0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb1f870, L_000001ff2fb1fc30 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9af230 .scope generate, "gen_bitwise[4]" "gen_bitwise[4]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794640 .param/l "i" 0 9 73, +C4<0100>;
v000001ff2f99b850_0 .net *"_ivl_0", 1 0, L_000001ff2fb1f910;  1 drivers
v000001ff2f99b170_0 .net *"_ivl_10", 1 0, L_000001ff2fb1fa50;  1 drivers
v000001ff2f99a770_0 .net *"_ivl_2", 1 0, L_000001ff2fb20d10;  1 drivers
v000001ff2f99a630_0 .net *"_ivl_3", 1 0, L_000001ff2fb20310;  1 drivers
v000001ff2f999a50_0 .net *"_ivl_4", 1 0, L_000001ff2fb20950;  1 drivers
v000001ff2f99a310_0 .net *"_ivl_6", 1 0, L_000001ff2fb20c70;  1 drivers
v000001ff2f99a8b0_0 .net *"_ivl_7", 1 0, L_000001ff2fb1f410;  1 drivers
v000001ff2f99b490_0 .net *"_ivl_8", 1 0, L_000001ff2fb1f4b0;  1 drivers
L_000001ff2fb20d10 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1f910 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb20c70 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb20310, L_000001ff2fb20950 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb1fa50 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb1f410, L_000001ff2fb1f4b0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b2d90 .scope generate, "gen_bitwise[5]" "gen_bitwise[5]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794d00 .param/l "i" 0 9 73, +C4<0101>;
v000001ff2f99aef0_0 .net *"_ivl_0", 1 0, L_000001ff2fb1faf0;  1 drivers
v000001ff2f999cd0_0 .net *"_ivl_10", 1 0, L_000001ff2fb20bd0;  1 drivers
v000001ff2f99af90_0 .net *"_ivl_2", 1 0, L_000001ff2fb20090;  1 drivers
v000001ff2f9990f0_0 .net *"_ivl_3", 1 0, L_000001ff2fb1ed30;  1 drivers
v000001ff2f99b030_0 .net *"_ivl_4", 1 0, L_000001ff2fb1f7d0;  1 drivers
v000001ff2f99a6d0_0 .net *"_ivl_6", 1 0, L_000001ff2fb1fb90;  1 drivers
v000001ff2f99a950_0 .net *"_ivl_7", 1 0, L_000001ff2fb1fe10;  1 drivers
v000001ff2f99b530_0 .net *"_ivl_8", 1 0, L_000001ff2fb1e790;  1 drivers
L_000001ff2fb20090 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1faf0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb1fb90 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb1ed30, L_000001ff2fb1f7d0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb20bd0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb1fe10, L_000001ff2fb1e790 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b2110 .scope generate, "gen_bitwise[6]" "gen_bitwise[6]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f7945c0 .param/l "i" 0 9 73, +C4<0110>;
v000001ff2f999190_0 .net *"_ivl_0", 1 0, L_000001ff2fb203b0;  1 drivers
v000001ff2f999230_0 .net *"_ivl_10", 1 0, L_000001ff2fb1edd0;  1 drivers
v000001ff2f99b5d0_0 .net *"_ivl_2", 1 0, L_000001ff2fb1ec90;  1 drivers
v000001ff2f99b3f0_0 .net *"_ivl_3", 1 0, L_000001ff2fb1ff50;  1 drivers
v000001ff2f99a270_0 .net *"_ivl_4", 1 0, L_000001ff2fb1f050;  1 drivers
v000001ff2f99a810_0 .net *"_ivl_6", 1 0, L_000001ff2fb20450;  1 drivers
v000001ff2f99a9f0_0 .net *"_ivl_7", 1 0, L_000001ff2fb1f0f0;  1 drivers
v000001ff2f99ac70_0 .net *"_ivl_8", 1 0, L_000001ff2fb1fcd0;  1 drivers
L_000001ff2fb1ec90 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb203b0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb20450 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb1ff50, L_000001ff2fb1f050 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb1edd0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb1f0f0, L_000001ff2fb1fcd0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9af870 .scope generate, "gen_bitwise[7]" "gen_bitwise[7]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794740 .param/l "i" 0 9 73, +C4<0111>;
v000001ff2f999f50_0 .net *"_ivl_0", 1 0, L_000001ff2fb20ef0;  1 drivers
v000001ff2f99b0d0_0 .net *"_ivl_10", 1 0, L_000001ff2fb1eab0;  1 drivers
v000001ff2f999eb0_0 .net *"_ivl_2", 1 0, L_000001ff2fb1fd70;  1 drivers
v000001ff2f99b7b0_0 .net *"_ivl_3", 1 0, L_000001ff2fb1e970;  1 drivers
v000001ff2f999ff0_0 .net *"_ivl_4", 1 0, L_000001ff2fb1f550;  1 drivers
v000001ff2f9992d0_0 .net *"_ivl_6", 1 0, L_000001ff2fb1f190;  1 drivers
v000001ff2f99ad10_0 .net *"_ivl_7", 1 0, L_000001ff2fb1feb0;  1 drivers
v000001ff2f999410_0 .net *"_ivl_8", 1 0, L_000001ff2fb1f690;  1 drivers
L_000001ff2fb1fd70 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb20ef0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb1f190 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb1e970, L_000001ff2fb1f550 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb1eab0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb1feb0, L_000001ff2fb1f690 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9afb90 .scope generate, "gen_bitwise[8]" "gen_bitwise[8]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794780 .param/l "i" 0 9 73, +C4<01000>;
v000001ff2f99aa90_0 .net *"_ivl_0", 1 0, L_000001ff2fb1f230;  1 drivers
v000001ff2f99ab30_0 .net *"_ivl_10", 1 0, L_000001ff2fb201d0;  1 drivers
v000001ff2f99a3b0_0 .net *"_ivl_2", 1 0, L_000001ff2fb20590;  1 drivers
v000001ff2f99abd0_0 .net *"_ivl_3", 1 0, L_000001ff2fb1f370;  1 drivers
v000001ff2f9994b0_0 .net *"_ivl_4", 1 0, L_000001ff2fb1fff0;  1 drivers
v000001ff2f999b90_0 .net *"_ivl_6", 1 0, L_000001ff2fb1f2d0;  1 drivers
v000001ff2f99b670_0 .net *"_ivl_7", 1 0, L_000001ff2fb1f730;  1 drivers
v000001ff2f99adb0_0 .net *"_ivl_8", 1 0, L_000001ff2fb20130;  1 drivers
L_000001ff2fb20590 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1f230 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb1f2d0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb1f370, L_000001ff2fb1fff0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb201d0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb1f730, L_000001ff2fb20130 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b1620 .scope generate, "gen_bitwise[9]" "gen_bitwise[9]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794580 .param/l "i" 0 9 73, +C4<01001>;
v000001ff2f999c30_0 .net *"_ivl_0", 1 0, L_000001ff2fb20270;  1 drivers
v000001ff2f999d70_0 .net *"_ivl_10", 1 0, L_000001ff2fb208b0;  1 drivers
v000001ff2f99b710_0 .net *"_ivl_2", 1 0, L_000001ff2fb1e830;  1 drivers
v000001ff2f99ae50_0 .net *"_ivl_3", 1 0, L_000001ff2fb20630;  1 drivers
v000001ff2f999550_0 .net *"_ivl_4", 1 0, L_000001ff2fb1eb50;  1 drivers
v000001ff2f99a090_0 .net *"_ivl_6", 1 0, L_000001ff2fb206d0;  1 drivers
v000001ff2f9995f0_0 .net *"_ivl_7", 1 0, L_000001ff2fb20770;  1 drivers
v000001ff2f999690_0 .net *"_ivl_8", 1 0, L_000001ff2fb20810;  1 drivers
L_000001ff2fb1e830 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb20270 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb206d0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb20630, L_000001ff2fb1eb50 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb208b0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb20770, L_000001ff2fb20810 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b1300 .scope generate, "gen_bitwise[10]" "gen_bitwise[10]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794b00 .param/l "i" 0 9 73, +C4<01010>;
v000001ff2f999730_0 .net *"_ivl_0", 1 0, L_000001ff2fb20a90;  1 drivers
v000001ff2f99b2b0_0 .net *"_ivl_10", 1 0, L_000001ff2fb1efb0;  1 drivers
v000001ff2f99b350_0 .net *"_ivl_2", 1 0, L_000001ff2fb20b30;  1 drivers
v000001ff2f9997d0_0 .net *"_ivl_3", 1 0, L_000001ff2fb20db0;  1 drivers
v000001ff2f999870_0 .net *"_ivl_4", 1 0, L_000001ff2fb1ee70;  1 drivers
v000001ff2f9999b0_0 .net *"_ivl_6", 1 0, L_000001ff2fb20e50;  1 drivers
v000001ff2f999e10_0 .net *"_ivl_7", 1 0, L_000001ff2fb1e8d0;  1 drivers
v000001ff2f99a130_0 .net *"_ivl_8", 1 0, L_000001ff2fb1ef10;  1 drivers
L_000001ff2fb20b30 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb20a90 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb20e50 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb20db0, L_000001ff2fb1ee70 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb1efb0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb1e8d0, L_000001ff2fb1ef10 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b1940 .scope generate, "gen_bitwise[11]" "gen_bitwise[11]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794b40 .param/l "i" 0 9 73, +C4<01011>;
v000001ff2f99a1d0_0 .net *"_ivl_0", 1 0, L_000001ff2fb23470;  1 drivers
v000001ff2f99a450_0 .net *"_ivl_10", 1 0, L_000001ff2fb22f70;  1 drivers
v000001ff2f99a4f0_0 .net *"_ivl_2", 1 0, L_000001ff2fb22390;  1 drivers
v000001ff2f99c2f0_0 .net *"_ivl_3", 1 0, L_000001ff2fb229d0;  1 drivers
v000001ff2f99d8d0_0 .net *"_ivl_4", 1 0, L_000001ff2fb21cb0;  1 drivers
v000001ff2f99e050_0 .net *"_ivl_6", 1 0, L_000001ff2fb22b10;  1 drivers
v000001ff2f99dbf0_0 .net *"_ivl_7", 1 0, L_000001ff2fb21030;  1 drivers
v000001ff2f99ca70_0 .net *"_ivl_8", 1 0, L_000001ff2fb23010;  1 drivers
L_000001ff2fb22390 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb23470 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb22b10 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb229d0, L_000001ff2fb21cb0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb22f70 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb21030, L_000001ff2fb23010 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b28e0 .scope generate, "gen_bitwise[12]" "gen_bitwise[12]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794280 .param/l "i" 0 9 73, +C4<01100>;
v000001ff2f99d470_0 .net *"_ivl_0", 1 0, L_000001ff2fb21df0;  1 drivers
v000001ff2f99c1b0_0 .net *"_ivl_10", 1 0, L_000001ff2fb230b0;  1 drivers
v000001ff2f99bc10_0 .net *"_ivl_2", 1 0, L_000001ff2fb22750;  1 drivers
v000001ff2f99b990_0 .net *"_ivl_3", 1 0, L_000001ff2fb213f0;  1 drivers
v000001ff2f99dc90_0 .net *"_ivl_4", 1 0, L_000001ff2fb21f30;  1 drivers
v000001ff2f99c9d0_0 .net *"_ivl_6", 1 0, L_000001ff2fb21210;  1 drivers
v000001ff2f99dfb0_0 .net *"_ivl_7", 1 0, L_000001ff2fb22e30;  1 drivers
v000001ff2f99c6b0_0 .net *"_ivl_8", 1 0, L_000001ff2fb21b70;  1 drivers
L_000001ff2fb22750 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb21df0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb21210 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb213f0, L_000001ff2fb21f30 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb230b0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb22e30, L_000001ff2fb21b70 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b33d0 .scope generate, "gen_bitwise[13]" "gen_bitwise[13]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794980 .param/l "i" 0 9 73, +C4<01101>;
v000001ff2f99b8f0_0 .net *"_ivl_0", 1 0, L_000001ff2fb236f0;  1 drivers
v000001ff2f99ce30_0 .net *"_ivl_10", 1 0, L_000001ff2fb226b0;  1 drivers
v000001ff2f99c250_0 .net *"_ivl_2", 1 0, L_000001ff2fb22430;  1 drivers
v000001ff2f99cb10_0 .net *"_ivl_3", 1 0, L_000001ff2fb22570;  1 drivers
v000001ff2f99db50_0 .net *"_ivl_4", 1 0, L_000001ff2fb23150;  1 drivers
v000001ff2f99be90_0 .net *"_ivl_6", 1 0, L_000001ff2fb21e90;  1 drivers
v000001ff2f99d3d0_0 .net *"_ivl_7", 1 0, L_000001ff2fb21530;  1 drivers
v000001ff2f99ba30_0 .net *"_ivl_8", 1 0, L_000001ff2fb22a70;  1 drivers
L_000001ff2fb22430 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb236f0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb21e90 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb22570, L_000001ff2fb23150 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb226b0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb21530, L_000001ff2fb22a70 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b25c0 .scope generate, "gen_bitwise[14]" "gen_bitwise[14]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794440 .param/l "i" 0 9 73, +C4<01110>;
v000001ff2f99bad0_0 .net *"_ivl_0", 1 0, L_000001ff2fb20f90;  1 drivers
v000001ff2f99d510_0 .net *"_ivl_10", 1 0, L_000001ff2fb22250;  1 drivers
v000001ff2f99c4d0_0 .net *"_ivl_2", 1 0, L_000001ff2fb231f0;  1 drivers
v000001ff2f99d970_0 .net *"_ivl_3", 1 0, L_000001ff2fb22110;  1 drivers
v000001ff2f99df10_0 .net *"_ivl_4", 1 0, L_000001ff2fb23290;  1 drivers
v000001ff2f99bfd0_0 .net *"_ivl_6", 1 0, L_000001ff2fb23330;  1 drivers
v000001ff2f99d5b0_0 .net *"_ivl_7", 1 0, L_000001ff2fb221b0;  1 drivers
v000001ff2f99da10_0 .net *"_ivl_8", 1 0, L_000001ff2fb233d0;  1 drivers
L_000001ff2fb231f0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb20f90 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb23330 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb22110, L_000001ff2fb23290 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb22250 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb221b0, L_000001ff2fb233d0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b0b30 .scope generate, "gen_bitwise[15]" "gen_bitwise[15]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f7947c0 .param/l "i" 0 9 73, +C4<01111>;
v000001ff2f99ced0_0 .net *"_ivl_0", 1 0, L_000001ff2fb215d0;  1 drivers
v000001ff2f99d6f0_0 .net *"_ivl_10", 1 0, L_000001ff2fb22c50;  1 drivers
v000001ff2f99c390_0 .net *"_ivl_2", 1 0, L_000001ff2fb22bb0;  1 drivers
v000001ff2f99c750_0 .net *"_ivl_3", 1 0, L_000001ff2fb218f0;  1 drivers
v000001ff2f99d0b0_0 .net *"_ivl_4", 1 0, L_000001ff2fb212b0;  1 drivers
v000001ff2f99bcb0_0 .net *"_ivl_6", 1 0, L_000001ff2fb210d0;  1 drivers
v000001ff2f99bd50_0 .net *"_ivl_7", 1 0, L_000001ff2fb23650;  1 drivers
v000001ff2f99bb70_0 .net *"_ivl_8", 1 0, L_000001ff2fb222f0;  1 drivers
L_000001ff2fb22bb0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb215d0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb210d0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb218f0, L_000001ff2fb212b0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb22c50 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb23650, L_000001ff2fb222f0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b1490 .scope generate, "gen_bitwise[16]" "gen_bitwise[16]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794ec0 .param/l "i" 0 9 73, +C4<010000>;
v000001ff2f99bdf0_0 .net *"_ivl_0", 1 0, L_000001ff2fb22cf0;  1 drivers
v000001ff2f99cbb0_0 .net *"_ivl_10", 1 0, L_000001ff2fb227f0;  1 drivers
v000001ff2f99c570_0 .net *"_ivl_2", 1 0, L_000001ff2fb22610;  1 drivers
v000001ff2f99bf30_0 .net *"_ivl_3", 1 0, L_000001ff2fb21d50;  1 drivers
v000001ff2f99dd30_0 .net *"_ivl_4", 1 0, L_000001ff2fb224d0;  1 drivers
v000001ff2f99d010_0 .net *"_ivl_6", 1 0, L_000001ff2fb21850;  1 drivers
v000001ff2f99c070_0 .net *"_ivl_7", 1 0, L_000001ff2fb22890;  1 drivers
v000001ff2f99c110_0 .net *"_ivl_8", 1 0, L_000001ff2fb21fd0;  1 drivers
L_000001ff2fb22610 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb22cf0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb21850 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb21d50, L_000001ff2fb224d0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb227f0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb22890, L_000001ff2fb21fd0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b22a0 .scope generate, "gen_bitwise[17]" "gen_bitwise[17]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794e80 .param/l "i" 0 9 73, +C4<010001>;
v000001ff2f99c610_0 .net *"_ivl_0", 1 0, L_000001ff2fb22d90;  1 drivers
v000001ff2f99c430_0 .net *"_ivl_10", 1 0, L_000001ff2fb21490;  1 drivers
v000001ff2f99d790_0 .net *"_ivl_2", 1 0, L_000001ff2fb23510;  1 drivers
v000001ff2f99ddd0_0 .net *"_ivl_3", 1 0, L_000001ff2fb21170;  1 drivers
v000001ff2f99cc50_0 .net *"_ivl_4", 1 0, L_000001ff2fb235b0;  1 drivers
v000001ff2f99c7f0_0 .net *"_ivl_6", 1 0, L_000001ff2fb22930;  1 drivers
v000001ff2f99cd90_0 .net *"_ivl_7", 1 0, L_000001ff2fb21350;  1 drivers
v000001ff2f99c890_0 .net *"_ivl_8", 1 0, L_000001ff2fb22ed0;  1 drivers
L_000001ff2fb23510 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb22d90 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb22930 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb21170, L_000001ff2fb235b0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb21490 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb21350, L_000001ff2fb22ed0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9afd20 .scope generate, "gen_bitwise[18]" "gen_bitwise[18]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f795140 .param/l "i" 0 9 73, +C4<010010>;
v000001ff2f99c930_0 .net *"_ivl_0", 1 0, L_000001ff2fb21670;  1 drivers
v000001ff2f99ccf0_0 .net *"_ivl_10", 1 0, L_000001ff2fb22070;  1 drivers
v000001ff2f99cf70_0 .net *"_ivl_2", 1 0, L_000001ff2fb21710;  1 drivers
v000001ff2f99d150_0 .net *"_ivl_3", 1 0, L_000001ff2fb217b0;  1 drivers
v000001ff2f99dab0_0 .net *"_ivl_4", 1 0, L_000001ff2fb21990;  1 drivers
v000001ff2f99d330_0 .net *"_ivl_6", 1 0, L_000001ff2fb21a30;  1 drivers
v000001ff2f99d1f0_0 .net *"_ivl_7", 1 0, L_000001ff2fb21ad0;  1 drivers
v000001ff2f99d290_0 .net *"_ivl_8", 1 0, L_000001ff2fb21c10;  1 drivers
L_000001ff2fb21710 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb21670 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb21a30 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb217b0, L_000001ff2fb21990 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb22070 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb21ad0, L_000001ff2fb21c10 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b17b0 .scope generate, "gen_bitwise[19]" "gen_bitwise[19]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f7941c0 .param/l "i" 0 9 73, +C4<010011>;
v000001ff2f99d650_0 .net *"_ivl_0", 1 0, L_000001ff2fb25c70;  1 drivers
v000001ff2f99d830_0 .net *"_ivl_10", 1 0, L_000001ff2fb24550;  1 drivers
v000001ff2f99de70_0 .net *"_ivl_2", 1 0, L_000001ff2fb25310;  1 drivers
v000001ff2f99f8b0_0 .net *"_ivl_3", 1 0, L_000001ff2fb25450;  1 drivers
v000001ff2f9a0490_0 .net *"_ivl_4", 1 0, L_000001ff2fb244b0;  1 drivers
v000001ff2f99e230_0 .net *"_ivl_6", 1 0, L_000001ff2fb249b0;  1 drivers
v000001ff2f99e370_0 .net *"_ivl_7", 1 0, L_000001ff2fb24a50;  1 drivers
v000001ff2f9a05d0_0 .net *"_ivl_8", 1 0, L_000001ff2fb25090;  1 drivers
L_000001ff2fb25310 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb25c70 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb249b0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb25450, L_000001ff2fb244b0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb24550 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb24a50, L_000001ff2fb25090 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b0810 .scope generate, "gen_bitwise[20]" "gen_bitwise[20]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f7950c0 .param/l "i" 0 9 73, +C4<010100>;
v000001ff2f99fe50_0 .net *"_ivl_0", 1 0, L_000001ff2fb25270;  1 drivers
v000001ff2f99ff90_0 .net *"_ivl_10", 1 0, L_000001ff2fb254f0;  1 drivers
v000001ff2f99f6d0_0 .net *"_ivl_2", 1 0, L_000001ff2fb251d0;  1 drivers
v000001ff2f99ef50_0 .net *"_ivl_3", 1 0, L_000001ff2fb24e10;  1 drivers
v000001ff2f99e2d0_0 .net *"_ivl_4", 1 0, L_000001ff2fb23790;  1 drivers
v000001ff2f99e410_0 .net *"_ivl_6", 1 0, L_000001ff2fb25bd0;  1 drivers
v000001ff2f99f950_0 .net *"_ivl_7", 1 0, L_000001ff2fb253b0;  1 drivers
v000001ff2f99e0f0_0 .net *"_ivl_8", 1 0, L_000001ff2fb23bf0;  1 drivers
L_000001ff2fb251d0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb25270 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb25bd0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb24e10, L_000001ff2fb23790 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb254f0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb253b0, L_000001ff2fb23bf0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9af550 .scope generate, "gen_bitwise[21]" "gen_bitwise[21]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f795000 .param/l "i" 0 9 73, +C4<010101>;
v000001ff2f99f270_0 .net *"_ivl_0", 1 0, L_000001ff2fb23e70;  1 drivers
v000001ff2f9a00d0_0 .net *"_ivl_10", 1 0, L_000001ff2fb245f0;  1 drivers
v000001ff2f9a0170_0 .net *"_ivl_2", 1 0, L_000001ff2fb24eb0;  1 drivers
v000001ff2f99f810_0 .net *"_ivl_3", 1 0, L_000001ff2fb240f0;  1 drivers
v000001ff2f99fc70_0 .net *"_ivl_4", 1 0, L_000001ff2fb24cd0;  1 drivers
v000001ff2f99e9b0_0 .net *"_ivl_6", 1 0, L_000001ff2fb23dd0;  1 drivers
v000001ff2f99fd10_0 .net *"_ivl_7", 1 0, L_000001ff2fb25ef0;  1 drivers
v000001ff2f99eff0_0 .net *"_ivl_8", 1 0, L_000001ff2fb24910;  1 drivers
L_000001ff2fb24eb0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb23e70 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb23dd0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb240f0, L_000001ff2fb24cd0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb245f0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb25ef0, L_000001ff2fb24910 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b1ad0 .scope generate, "gen_bitwise[22]" "gen_bitwise[22]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794b80 .param/l "i" 0 9 73, +C4<010110>;
v000001ff2f99fef0_0 .net *"_ivl_0", 1 0, L_000001ff2fb23f10;  1 drivers
v000001ff2f99f310_0 .net *"_ivl_10", 1 0, L_000001ff2fb23d30;  1 drivers
v000001ff2f9a02b0_0 .net *"_ivl_2", 1 0, L_000001ff2fb25db0;  1 drivers
v000001ff2f99fdb0_0 .net *"_ivl_3", 1 0, L_000001ff2fb24d70;  1 drivers
v000001ff2f9a0850_0 .net *"_ivl_4", 1 0, L_000001ff2fb24690;  1 drivers
v000001ff2f99f630_0 .net *"_ivl_6", 1 0, L_000001ff2fb23ab0;  1 drivers
v000001ff2f99e4b0_0 .net *"_ivl_7", 1 0, L_000001ff2fb24190;  1 drivers
v000001ff2f99f9f0_0 .net *"_ivl_8", 1 0, L_000001ff2fb23fb0;  1 drivers
L_000001ff2fb25db0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb23f10 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb23ab0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb24d70, L_000001ff2fb24690 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb23d30 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb24190, L_000001ff2fb23fb0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9afeb0 .scope generate, "gen_bitwise[23]" "gen_bitwise[23]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794700 .param/l "i" 0 9 73, +C4<010111>;
v000001ff2f99ee10_0 .net *"_ivl_0", 1 0, L_000001ff2fb25b30;  1 drivers
v000001ff2f99e690_0 .net *"_ivl_10", 1 0, L_000001ff2fb23b50;  1 drivers
v000001ff2f99e870_0 .net *"_ivl_2", 1 0, L_000001ff2fb23a10;  1 drivers
v000001ff2f99e550_0 .net *"_ivl_3", 1 0, L_000001ff2fb25590;  1 drivers
v000001ff2f99f090_0 .net *"_ivl_4", 1 0, L_000001ff2fb24230;  1 drivers
v000001ff2f99f130_0 .net *"_ivl_6", 1 0, L_000001ff2fb25d10;  1 drivers
v000001ff2f99f3b0_0 .net *"_ivl_7", 1 0, L_000001ff2fb24b90;  1 drivers
v000001ff2f99fa90_0 .net *"_ivl_8", 1 0, L_000001ff2fb24f50;  1 drivers
L_000001ff2fb23a10 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb25b30 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb25d10 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb25590, L_000001ff2fb24230 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb23b50 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb24b90, L_000001ff2fb24f50 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b1c60 .scope generate, "gen_bitwise[24]" "gen_bitwise[24]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f795100 .param/l "i" 0 9 73, +C4<011000>;
v000001ff2f9a0030_0 .net *"_ivl_0", 1 0, L_000001ff2fb25e50;  1 drivers
v000001ff2f9a0670_0 .net *"_ivl_10", 1 0, L_000001ff2fb25a90;  1 drivers
v000001ff2f99fb30_0 .net *"_ivl_2", 1 0, L_000001ff2fb24ff0;  1 drivers
v000001ff2f99e5f0_0 .net *"_ivl_3", 1 0, L_000001ff2fb25810;  1 drivers
v000001ff2f99f1d0_0 .net *"_ivl_4", 1 0, L_000001ff2fb25770;  1 drivers
v000001ff2f99fbd0_0 .net *"_ivl_6", 1 0, L_000001ff2fb23c90;  1 drivers
v000001ff2f99e730_0 .net *"_ivl_7", 1 0, L_000001ff2fb25130;  1 drivers
v000001ff2f99eeb0_0 .net *"_ivl_8", 1 0, L_000001ff2fb242d0;  1 drivers
L_000001ff2fb24ff0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb25e50 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb23c90 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb25810, L_000001ff2fb25770 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb25a90 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb25130, L_000001ff2fb242d0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b0360 .scope generate, "gen_bitwise[25]" "gen_bitwise[25]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794c40 .param/l "i" 0 9 73, +C4<011001>;
v000001ff2f9a0210_0 .net *"_ivl_0", 1 0, L_000001ff2fb24870;  1 drivers
v000001ff2f99e7d0_0 .net *"_ivl_10", 1 0, L_000001ff2fb25950;  1 drivers
v000001ff2f99f450_0 .net *"_ivl_2", 1 0, L_000001ff2fb25630;  1 drivers
v000001ff2f99ecd0_0 .net *"_ivl_3", 1 0, L_000001ff2fb24370;  1 drivers
v000001ff2f99e910_0 .net *"_ivl_4", 1 0, L_000001ff2fb258b0;  1 drivers
v000001ff2f9a03f0_0 .net *"_ivl_6", 1 0, L_000001ff2fb256d0;  1 drivers
v000001ff2f9a0350_0 .net *"_ivl_7", 1 0, L_000001ff2fb24c30;  1 drivers
v000001ff2f9a0710_0 .net *"_ivl_8", 1 0, L_000001ff2fb24410;  1 drivers
L_000001ff2fb25630 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb24870 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb256d0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb24370, L_000001ff2fb258b0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb25950 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb24c30, L_000001ff2fb24410 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b2430 .scope generate, "gen_bitwise[26]" "gen_bitwise[26]" 9 73, 9 73 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794400 .param/l "i" 0 9 73, +C4<011010>;
v000001ff2f9a0530_0 .net *"_ivl_0", 1 0, L_000001ff2fb259f0;  1 drivers
v000001ff2f99ed70_0 .net *"_ivl_10", 1 0, L_000001ff2fb27430;  1 drivers
v000001ff2f99ea50_0 .net *"_ivl_2", 1 0, L_000001ff2fb24050;  1 drivers
v000001ff2f9a07b0_0 .net *"_ivl_3", 1 0, L_000001ff2fb24730;  1 drivers
v000001ff2f99e190_0 .net *"_ivl_4", 1 0, L_000001ff2fb247d0;  1 drivers
v000001ff2f99f4f0_0 .net *"_ivl_6", 1 0, L_000001ff2fb238d0;  1 drivers
v000001ff2f99f590_0 .net *"_ivl_7", 1 0, L_000001ff2fb26210;  1 drivers
v000001ff2f99eaf0_0 .net *"_ivl_8", 1 0, L_000001ff2fb267b0;  1 drivers
L_000001ff2fb24050 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb259f0 (v000001ff2f7e3890_0) S_000001ff2f175380;
L_000001ff2fb238d0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_000001ff2fb24730, L_000001ff2fb247d0 (v000001ff2f7e4330_0, v000001ff2f7e3b10_0) S_000001ff2f1751f0;
L_000001ff2fb27430 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_000001ff2fb26210, L_000001ff2fb267b0 (v000001ff2f7e4970_0, v000001ff2f7e2e90_0) S_000001ff2f2449e0;
S_000001ff2f9b0680 .scope generate, "gen_neg_b[0]" "gen_neg_b[0]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794dc0 .param/l "i" 0 9 52, +C4<00>;
v000001ff2f99eb90_0 .net *"_ivl_0", 1 0, L_000001ff2fb19790;  1 drivers
v000001ff2f99ec30_0 .net *"_ivl_2", 1 0, L_000001ff2fb1bdb0;  1 drivers
L_000001ff2fb1bdb0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb19790 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b36f0 .scope generate, "gen_neg_b[1]" "gen_neg_b[1]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f7944c0 .param/l "i" 0 9 52, +C4<01>;
v000001ff2f99f770_0 .net *"_ivl_0", 1 0, L_000001ff2fb1ad70;  1 drivers
v000001ff2f9a2a10_0 .net *"_ivl_2", 1 0, L_000001ff2fb1a910;  1 drivers
L_000001ff2fb1a910 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1ad70 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b2750 .scope generate, "gen_neg_b[2]" "gen_neg_b[2]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f7949c0 .param/l "i" 0 9 52, +C4<010>;
v000001ff2f9a2150_0 .net *"_ivl_0", 1 0, L_000001ff2fb1b450;  1 drivers
v000001ff2f9a11b0_0 .net *"_ivl_2", 1 0, L_000001ff2fb19dd0;  1 drivers
L_000001ff2fb19dd0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1b450 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b0e50 .scope generate, "gen_neg_b[3]" "gen_neg_b[3]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794a00 .param/l "i" 0 9 52, +C4<011>;
v000001ff2f9a2c90_0 .net *"_ivl_0", 1 0, L_000001ff2fb1a050;  1 drivers
v000001ff2f9a1750_0 .net *"_ivl_2", 1 0, L_000001ff2fb19830;  1 drivers
L_000001ff2fb19830 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1a050 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b0fe0 .scope generate, "gen_neg_b[4]" "gen_neg_b[4]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794340 .param/l "i" 0 9 52, +C4<0100>;
v000001ff2f9a0b70_0 .net *"_ivl_0", 1 0, L_000001ff2fb1b590;  1 drivers
v000001ff2f9a26f0_0 .net *"_ivl_2", 1 0, L_000001ff2fb1b630;  1 drivers
L_000001ff2fb1b630 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1b590 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b2a70 .scope generate, "gen_neg_b[5]" "gen_neg_b[5]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794180 .param/l "i" 0 9 52, +C4<0101>;
v000001ff2f9a2650_0 .net *"_ivl_0", 1 0, L_000001ff2fb1a2d0;  1 drivers
v000001ff2f9a2790_0 .net *"_ivl_2", 1 0, L_000001ff2fb1b6d0;  1 drivers
L_000001ff2fb1b6d0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1a2d0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b3560 .scope generate, "gen_neg_b[6]" "gen_neg_b[6]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794bc0 .param/l "i" 0 9 52, +C4<0110>;
v000001ff2f9a0ad0_0 .net *"_ivl_0", 1 0, L_000001ff2fb198d0;  1 drivers
v000001ff2f9a0c10_0 .net *"_ivl_2", 1 0, L_000001ff2fb1b8b0;  1 drivers
L_000001ff2fb1b8b0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb198d0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9af6e0 .scope generate, "gen_neg_b[7]" "gen_neg_b[7]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794480 .param/l "i" 0 9 52, +C4<0111>;
v000001ff2f9a28d0_0 .net *"_ivl_0", 1 0, L_000001ff2fb1b9f0;  1 drivers
v000001ff2f9a3050_0 .net *"_ivl_2", 1 0, L_000001ff2fb1db10;  1 drivers
L_000001ff2fb1db10 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1b9f0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b3880 .scope generate, "gen_neg_b[8]" "gen_neg_b[8]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794200 .param/l "i" 0 9 52, +C4<01000>;
v000001ff2f9a1890_0 .net *"_ivl_0", 1 0, L_000001ff2fb1c2b0;  1 drivers
v000001ff2f9a1e30_0 .net *"_ivl_2", 1 0, L_000001ff2fb1d1b0;  1 drivers
L_000001ff2fb1d1b0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1c2b0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b3a10 .scope generate, "gen_neg_b[9]" "gen_neg_b[9]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794240 .param/l "i" 0 9 52, +C4<01001>;
v000001ff2f9a2970_0 .net *"_ivl_0", 1 0, L_000001ff2fb1c8f0;  1 drivers
v000001ff2f9a20b0_0 .net *"_ivl_2", 1 0, L_000001ff2fb1c3f0;  1 drivers
L_000001ff2fb1c3f0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1c8f0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b04f0 .scope generate, "gen_neg_b[10]" "gen_neg_b[10]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794380 .param/l "i" 0 9 52, +C4<01010>;
v000001ff2f9a1570_0 .net *"_ivl_0", 1 0, L_000001ff2fb1d070;  1 drivers
v000001ff2f9a1930_0 .net *"_ivl_2", 1 0, L_000001ff2fb1dd90;  1 drivers
L_000001ff2fb1dd90 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1d070 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9afa00 .scope generate, "gen_neg_b[11]" "gen_neg_b[11]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794680 .param/l "i" 0 9 52, +C4<01011>;
v000001ff2f9a12f0_0 .net *"_ivl_0", 1 0, L_000001ff2fb1c710;  1 drivers
v000001ff2f9a1390_0 .net *"_ivl_2", 1 0, L_000001ff2fb1de30;  1 drivers
L_000001ff2fb1de30 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1c710 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b4ff0 .scope generate, "gen_neg_b[12]" "gen_neg_b[12]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794a40 .param/l "i" 0 9 52, +C4<01100>;
v000001ff2f9a14d0_0 .net *"_ivl_0", 1 0, L_000001ff2fb1c350;  1 drivers
v000001ff2f9a0990_0 .net *"_ivl_2", 1 0, L_000001ff2fb1c990;  1 drivers
L_000001ff2fb1c990 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1c350 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b5310 .scope generate, "gen_neg_b[13]" "gen_neg_b[13]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f7942c0 .param/l "i" 0 9 52, +C4<01101>;
v000001ff2f9a1ed0_0 .net *"_ivl_0", 1 0, L_000001ff2fb1e0b0;  1 drivers
v000001ff2f9a1110_0 .net *"_ivl_2", 1 0, L_000001ff2fb1d250;  1 drivers
L_000001ff2fb1d250 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1e0b0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b3ba0 .scope generate, "gen_neg_b[14]" "gen_neg_b[14]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794500 .param/l "i" 0 9 52, +C4<01110>;
v000001ff2f9a19d0_0 .net *"_ivl_0", 1 0, L_000001ff2fb1c530;  1 drivers
v000001ff2f9a2dd0_0 .net *"_ivl_2", 1 0, L_000001ff2fb1d6b0;  1 drivers
L_000001ff2fb1d6b0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1c530 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b49b0 .scope generate, "gen_neg_b[15]" "gen_neg_b[15]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794e00 .param/l "i" 0 9 52, +C4<01111>;
v000001ff2f9a08f0_0 .net *"_ivl_0", 1 0, L_000001ff2fb1e330;  1 drivers
v000001ff2f9a1430_0 .net *"_ivl_2", 1 0, L_000001ff2fb1df70;  1 drivers
L_000001ff2fb1df70 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1e330 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b3d30 .scope generate, "gen_neg_b[16]" "gen_neg_b[16]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794800 .param/l "i" 0 9 52, +C4<010000>;
v000001ff2f9a0cb0_0 .net *"_ivl_0", 1 0, L_000001ff2fb1d110;  1 drivers
v000001ff2f9a1250_0 .net *"_ivl_2", 1 0, L_000001ff2fb1dbb0;  1 drivers
L_000001ff2fb1dbb0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1d110 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b5180 .scope generate, "gen_neg_b[17]" "gen_neg_b[17]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794600 .param/l "i" 0 9 52, +C4<010001>;
v000001ff2f9a2d30_0 .net *"_ivl_0", 1 0, L_000001ff2fb1e010;  1 drivers
v000001ff2f9a1a70_0 .net *"_ivl_2", 1 0, L_000001ff2fb1ca30;  1 drivers
L_000001ff2fb1ca30 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1e010 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b3ec0 .scope generate, "gen_neg_b[18]" "gen_neg_b[18]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794840 .param/l "i" 0 9 52, +C4<010010>;
v000001ff2f9a0d50_0 .net *"_ivl_0", 1 0, L_000001ff2fb1e1f0;  1 drivers
v000001ff2f9a2470_0 .net *"_ivl_2", 1 0, L_000001ff2fb1c850;  1 drivers
L_000001ff2fb1c850 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1e1f0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b4e60 .scope generate, "gen_neg_b[19]" "gen_neg_b[19]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794cc0 .param/l "i" 0 9 52, +C4<010011>;
v000001ff2f9a0df0_0 .net *"_ivl_0", 1 0, L_000001ff2fb1d2f0;  1 drivers
v000001ff2f9a2bf0_0 .net *"_ivl_2", 1 0, L_000001ff2fb1cad0;  1 drivers
L_000001ff2fb1cad0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1d2f0 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b4050 .scope generate, "gen_neg_b[20]" "gen_neg_b[20]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794300 .param/l "i" 0 9 52, +C4<010100>;
v000001ff2f9a2510_0 .net *"_ivl_0", 1 0, L_000001ff2fb1c170;  1 drivers
v000001ff2f9a2e70_0 .net *"_ivl_2", 1 0, L_000001ff2fb1ded0;  1 drivers
L_000001ff2fb1ded0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1c170 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b41e0 .scope generate, "gen_neg_b[21]" "gen_neg_b[21]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f7946c0 .param/l "i" 0 9 52, +C4<010101>;
v000001ff2f9a17f0_0 .net *"_ivl_0", 1 0, L_000001ff2fb1cd50;  1 drivers
v000001ff2f9a21f0_0 .net *"_ivl_2", 1 0, L_000001ff2fb1e150;  1 drivers
L_000001ff2fb1e150 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1cd50 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b4370 .scope generate, "gen_neg_b[22]" "gen_neg_b[22]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f795080 .param/l "i" 0 9 52, +C4<010110>;
v000001ff2f9a1b10_0 .net *"_ivl_0", 1 0, L_000001ff2fb1e290;  1 drivers
v000001ff2f9a2fb0_0 .net *"_ivl_2", 1 0, L_000001ff2fb1cc10;  1 drivers
L_000001ff2fb1cc10 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1e290 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b4500 .scope generate, "gen_neg_b[23]" "gen_neg_b[23]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794540 .param/l "i" 0 9 52, +C4<010111>;
v000001ff2f9a0a30_0 .net *"_ivl_0", 1 0, L_000001ff2fb1d390;  1 drivers
v000001ff2f9a25b0_0 .net *"_ivl_2", 1 0, L_000001ff2fb1e510;  1 drivers
L_000001ff2fb1e510 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1d390 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b4690 .scope generate, "gen_neg_b[24]" "gen_neg_b[24]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f7943c0 .param/l "i" 0 9 52, +C4<011000>;
v000001ff2f9a2f10_0 .net *"_ivl_0", 1 0, L_000001ff2fb1d890;  1 drivers
v000001ff2f9a0fd0_0 .net *"_ivl_2", 1 0, L_000001ff2fb1e5b0;  1 drivers
L_000001ff2fb1e5b0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1d890 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b4b40 .scope generate, "gen_neg_b[25]" "gen_neg_b[25]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794900 .param/l "i" 0 9 52, +C4<011001>;
v000001ff2f9a1610_0 .net *"_ivl_0", 1 0, L_000001ff2fb1da70;  1 drivers
v000001ff2f9a0e90_0 .net *"_ivl_2", 1 0, L_000001ff2fb1e650;  1 drivers
L_000001ff2fb1e650 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1da70 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b4820 .scope generate, "gen_neg_b[26]" "gen_neg_b[26]" 9 52, 9 52 0, S_000001ff2f9b0040;
 .timescale 0 0;
P_000001ff2f794880 .param/l "i" 0 9 52, +C4<011010>;
v000001ff2f9a1bb0_0 .net *"_ivl_0", 1 0, L_000001ff2fb1d430;  1 drivers
v000001ff2f9a1070_0 .net *"_ivl_2", 1 0, L_000001ff2fb1c5d0;  1 drivers
L_000001ff2fb1c5d0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_000001ff2fb1d430 (v000001ff2f7e3890_0) S_000001ff2f175380;
S_000001ff2f9b4cd0 .scope autofunction.vec4.s54, "int_to_trit" "int_to_trit" 9 118, 9 118 0, S_000001ff2f9b0040;
 .timescale 0 0;
; Variable int_to_trit is vec4 return value of scope S_000001ff2f9b4cd0
v000001ff2f9a16b0_0 .var/i "j", 31 0;
v000001ff2f9a0f30_0 .var/s "rem", 15 0;
v000001ff2f9a1cf0_0 .var "t", 53 0;
v000001ff2f9a2830_0 .var/s "v", 15 0;
v000001ff2f9a1d90_0 .var/s "val", 15 0;
TD_ternary_cpu_system.u_cpu.u_alu_b.int_to_trit ;
    %load/vec4 v000001ff2f9a1d90_0;
    %store/vec4 v000001ff2f9a2830_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f9a16b0_0, 0, 32;
T_33.164 ;
    %load/vec4 v000001ff2f9a16b0_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_33.165, 5;
    %load/vec4 v000001ff2f9a2830_0;
    %pad/s 32;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %pad/s 16;
    %store/vec4 v000001ff2f9a0f30_0, 0, 16;
    %load/vec4 v000001ff2f9a0f30_0;
    %pad/s 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.166, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001ff2f9a16b0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f9a1cf0_0, 4, 2;
    %load/vec4 v000001ff2f9a2830_0;
    %pad/s 32;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %pad/s 16;
    %store/vec4 v000001ff2f9a2830_0, 0, 16;
    %jmp T_33.167;
T_33.166 ;
    %load/vec4 v000001ff2f9a0f30_0;
    %pad/s 32;
    %cmpi/e 1, 0, 32;
    %jmp/1 T_33.170, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ff2f9a0f30_0;
    %pad/s 32;
    %cmpi/e 4294967294, 0, 32;
    %flag_or 4, 8;
T_33.170;
    %jmp/0xz  T_33.168, 4;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v000001ff2f9a16b0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f9a1cf0_0, 4, 2;
    %load/vec4 v000001ff2f9a2830_0;
    %pad/s 32;
    %subi 1, 0, 32;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %pad/s 16;
    %store/vec4 v000001ff2f9a2830_0, 0, 16;
    %jmp T_33.169;
T_33.168 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v000001ff2f9a16b0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f9a1cf0_0, 4, 2;
    %load/vec4 v000001ff2f9a2830_0;
    %pad/s 32;
    %addi 1, 0, 32;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %pad/s 16;
    %store/vec4 v000001ff2f9a2830_0, 0, 16;
T_33.169 ;
T_33.167 ;
    %load/vec4 v000001ff2f9a16b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff2f9a16b0_0, 0, 32;
    %jmp T_33.164;
T_33.165 ;
    %load/vec4 v000001ff2f9a1cf0_0;
    %ret/vec4 0, 0, 54;  Assign to int_to_trit (store_vec4_to_lval)
    %end;
S_000001ff2f9b6da0 .scope autofunction.vec4.u16, "trit_to_int" "trit_to_int" 9 100, 9 100 0, S_000001ff2f9b0040;
 .timescale 0 0;
v000001ff2f9a1f70_0 .var/i "j", 31 0;
v000001ff2f9a2010_0 .var "t", 53 0;
; Variable trit_to_int is vec4 return value of scope S_000001ff2f9b6da0
v000001ff2f9a2ab0_0 .var/s "val", 15 0;
TD_ternary_cpu_system.u_cpu.u_alu_b.trit_to_int ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ff2f9a2ab0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f9a1f70_0, 0, 32;
T_34.171 ;
    %load/vec4 v000001ff2f9a1f70_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_34.172, 5;
    %load/vec4 v000001ff2f9a2010_0;
    %load/vec4 v000001ff2f9a1f70_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.173, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.174, 6;
    %load/vec4 v000001ff2f9a2ab0_0;
    %store/vec4 v000001ff2f9a2ab0_0, 0, 16;
    %jmp T_34.176;
T_34.173 ;
    %load/vec4 v000001ff2f9a2ab0_0;
    %pad/s 32;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001ff2f9a1f70_0;
    %pow/s;
    %add;
    %pad/s 16;
    %store/vec4 v000001ff2f9a2ab0_0, 0, 16;
    %jmp T_34.176;
T_34.174 ;
    %load/vec4 v000001ff2f9a2ab0_0;
    %pad/s 32;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001ff2f9a1f70_0;
    %pow/s;
    %sub;
    %pad/s 16;
    %store/vec4 v000001ff2f9a2ab0_0, 0, 16;
    %jmp T_34.176;
T_34.176 ;
    %pop/vec4 1;
    %load/vec4 v000001ff2f9a1f70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff2f9a1f70_0, 0, 32;
    %jmp T_34.171;
T_34.172 ;
    %load/vec4 v000001ff2f9a2ab0_0;
    %ret/vec4 0, 0, 16;  Assign to trit_to_int (store_vec4_to_lval)
    %end;
S_000001ff2f9b5f90 .scope module, "u_adder" "ternary_adder_8trit_cla" 9 63, 6 22 0, S_000001ff2f9b0040;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9a46d0_0 .net "a", 15 0, L_000001ff2fb27070;  1 drivers
v000001ff2f9a5530_0 .net "b", 15 0, L_000001ff2fb27750;  1 drivers
v000001ff2f9a4770_0 .net "cin", 1 0, L_000001ff2fa73980;  alias, 1 drivers
v000001ff2f9a3910_0 .net "cout", 1 0, L_000001ff2fb274d0;  alias, 1 drivers
v000001ff2f9a4950_0 .net "sum", 15 0, L_000001ff2fb271b0;  1 drivers
S_000001ff2f9b65d0 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_000001ff2f9b5f90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_000001ff2f7948c0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_000001ff2fb623c0 .functor BUFZ 2, L_000001ff2fa73980, C4<00>, C4<00>, C4<00>;
v000001ff2f9a3b90_0 .net *"_ivl_61", 1 0, L_000001ff2fb623c0;  1 drivers
v000001ff2f9a35f0_0 .net "a", 15 0, L_000001ff2fb27070;  alias, 1 drivers
v000001ff2f9a4090_0 .net "b", 15 0, L_000001ff2fb27750;  alias, 1 drivers
v000001ff2f9a4130_0 .net "carry", 17 0, L_000001ff2fb260d0;  1 drivers
v000001ff2f9a3730_0 .net "cin", 1 0, L_000001ff2fa73980;  alias, 1 drivers
v000001ff2f9a4590_0 .net "cout", 1 0, L_000001ff2fb274d0;  alias, 1 drivers
v000001ff2f9a4630_0 .net "sum", 15 0, L_000001ff2fb271b0;  alias, 1 drivers
L_000001ff2fb27b10 .part L_000001ff2fb27070, 0, 2;
L_000001ff2fb26f30 .part L_000001ff2fb27750, 0, 2;
L_000001ff2fb28010 .part L_000001ff2fb260d0, 0, 2;
L_000001ff2fb28650 .part L_000001ff2fb27070, 2, 2;
L_000001ff2fb26350 .part L_000001ff2fb27750, 2, 2;
L_000001ff2fb28470 .part L_000001ff2fb260d0, 2, 2;
L_000001ff2fb27570 .part L_000001ff2fb27070, 4, 2;
L_000001ff2fb26df0 .part L_000001ff2fb27750, 4, 2;
L_000001ff2fb26490 .part L_000001ff2fb260d0, 4, 2;
L_000001ff2fb28510 .part L_000001ff2fb27070, 6, 2;
L_000001ff2fb265d0 .part L_000001ff2fb27750, 6, 2;
L_000001ff2fb28150 .part L_000001ff2fb260d0, 6, 2;
L_000001ff2fb27bb0 .part L_000001ff2fb27070, 8, 2;
L_000001ff2fb283d0 .part L_000001ff2fb27750, 8, 2;
L_000001ff2fb26670 .part L_000001ff2fb260d0, 8, 2;
L_000001ff2fb25f90 .part L_000001ff2fb27070, 10, 2;
L_000001ff2fb27ed0 .part L_000001ff2fb27750, 10, 2;
L_000001ff2fb26c10 .part L_000001ff2fb260d0, 10, 2;
L_000001ff2fb27250 .part L_000001ff2fb27070, 12, 2;
L_000001ff2fb27a70 .part L_000001ff2fb27750, 12, 2;
L_000001ff2fb272f0 .part L_000001ff2fb260d0, 12, 2;
L_000001ff2fb26e90 .part L_000001ff2fb27070, 14, 2;
L_000001ff2fb26170 .part L_000001ff2fb27750, 14, 2;
L_000001ff2fb26b70 .part L_000001ff2fb260d0, 14, 2;
LS_000001ff2fb271b0_0_0 .concat8 [ 2 2 2 2], L_000001ff2fb27110, L_000001ff2fb263f0, L_000001ff2fb26990, L_000001ff2fb27f70;
LS_000001ff2fb271b0_0_4 .concat8 [ 2 2 2 2], L_000001ff2fb26850, L_000001ff2fb28290, L_000001ff2fb28330, L_000001ff2fb26fd0;
L_000001ff2fb271b0 .concat8 [ 8 8 0 0], LS_000001ff2fb271b0_0_0, LS_000001ff2fb271b0_0_4;
LS_000001ff2fb260d0_0_0 .concat8 [ 2 2 2 2], L_000001ff2fb623c0, L_000001ff2fb27610, L_000001ff2fb27930, L_000001ff2fb286f0;
LS_000001ff2fb260d0_0_4 .concat8 [ 2 2 2 2], L_000001ff2fb26a30, L_000001ff2fb285b0, L_000001ff2fb26d50, L_000001ff2fb268f0;
LS_000001ff2fb260d0_0_8 .concat8 [ 2 0 0 0], L_000001ff2fb27cf0;
L_000001ff2fb260d0 .concat8 [ 8 8 2 0], LS_000001ff2fb260d0_0_0, LS_000001ff2fb260d0_0_4, LS_000001ff2fb260d0_0_8;
L_000001ff2fb274d0 .part L_000001ff2fb260d0, 16, 2;
S_000001ff2f9b5950 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_000001ff2f9b65d0;
 .timescale 0 0;
P_000001ff2f794e40 .param/l "i" 0 7 25, +C4<00>;
S_000001ff2f9b54a0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9b5950;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9a2b50_0 .net "a", 1 0, L_000001ff2fb27b10;  1 drivers
v000001ff2f9a2330_0 .net "b", 1 0, L_000001ff2fb26f30;  1 drivers
v000001ff2f9a23d0_0 .net "cin", 1 0, L_000001ff2fb28010;  1 drivers
v000001ff2f9a50d0_0 .net "cout", 1 0, L_000001ff2fb27610;  1 drivers
v000001ff2f9a39b0_0 .net "result", 3 0, L_000001ff2fb280b0;  1 drivers
v000001ff2f9a3410_0 .net "sum", 1 0, L_000001ff2fb27110;  1 drivers
L_000001ff2fb280b0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb27b10, L_000001ff2fb26f30, L_000001ff2fb28010 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb27610 .part L_000001ff2fb280b0, 2, 2;
L_000001ff2fb27110 .part L_000001ff2fb280b0, 0, 2;
S_000001ff2f9b6a80 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_000001ff2f9b65d0;
 .timescale 0 0;
P_000001ff2f794940 .param/l "i" 0 7 25, +C4<01>;
S_000001ff2f9b5e00 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9b6a80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9a55d0_0 .net "a", 1 0, L_000001ff2fb28650;  1 drivers
v000001ff2f9a4810_0 .net "b", 1 0, L_000001ff2fb26350;  1 drivers
v000001ff2f9a3550_0 .net "cin", 1 0, L_000001ff2fb28470;  1 drivers
v000001ff2f9a3370_0 .net "cout", 1 0, L_000001ff2fb27930;  1 drivers
v000001ff2f9a48b0_0 .net "result", 3 0, L_000001ff2fb262b0;  1 drivers
v000001ff2f9a49f0_0 .net "sum", 1 0, L_000001ff2fb263f0;  1 drivers
L_000001ff2fb262b0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb28650, L_000001ff2fb26350, L_000001ff2fb28470 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb27930 .part L_000001ff2fb262b0, 2, 2;
L_000001ff2fb263f0 .part L_000001ff2fb262b0, 0, 2;
S_000001ff2f9b6120 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_000001ff2f9b65d0;
 .timescale 0 0;
P_000001ff2f794a80 .param/l "i" 0 7 25, +C4<010>;
S_000001ff2f9b5630 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9b6120;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9a57b0_0 .net "a", 1 0, L_000001ff2fb27570;  1 drivers
v000001ff2f9a4c70_0 .net "b", 1 0, L_000001ff2fb26df0;  1 drivers
v000001ff2f9a3cd0_0 .net "cin", 1 0, L_000001ff2fb26490;  1 drivers
v000001ff2f9a5170_0 .net "cout", 1 0, L_000001ff2fb286f0;  1 drivers
v000001ff2f9a5710_0 .net "result", 3 0, L_000001ff2fb26710;  1 drivers
v000001ff2f9a37d0_0 .net "sum", 1 0, L_000001ff2fb26990;  1 drivers
L_000001ff2fb26710 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb27570, L_000001ff2fb26df0, L_000001ff2fb26490 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb286f0 .part L_000001ff2fb26710, 2, 2;
L_000001ff2fb26990 .part L_000001ff2fb26710, 0, 2;
S_000001ff2f9b62b0 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_000001ff2f9b65d0;
 .timescale 0 0;
P_000001ff2f794ac0 .param/l "i" 0 7 25, +C4<011>;
S_000001ff2f9b6760 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9b62b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9a4ef0_0 .net "a", 1 0, L_000001ff2fb28510;  1 drivers
v000001ff2f9a41d0_0 .net "b", 1 0, L_000001ff2fb265d0;  1 drivers
v000001ff2f9a3f50_0 .net "cin", 1 0, L_000001ff2fb28150;  1 drivers
v000001ff2f9a3a50_0 .net "cout", 1 0, L_000001ff2fb26a30;  1 drivers
v000001ff2f9a5210_0 .net "result", 3 0, L_000001ff2fb26530;  1 drivers
v000001ff2f9a3af0_0 .net "sum", 1 0, L_000001ff2fb27f70;  1 drivers
L_000001ff2fb26530 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb28510, L_000001ff2fb265d0, L_000001ff2fb28150 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb26a30 .part L_000001ff2fb26530, 2, 2;
L_000001ff2fb27f70 .part L_000001ff2fb26530, 0, 2;
S_000001ff2f9b57c0 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_000001ff2f9b65d0;
 .timescale 0 0;
P_000001ff2f794c00 .param/l "i" 0 7 25, +C4<0100>;
S_000001ff2f9b6440 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9b57c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9a43b0_0 .net "a", 1 0, L_000001ff2fb27bb0;  1 drivers
v000001ff2f9a30f0_0 .net "b", 1 0, L_000001ff2fb283d0;  1 drivers
v000001ff2f9a4450_0 .net "cin", 1 0, L_000001ff2fb26670;  1 drivers
v000001ff2f9a34b0_0 .net "cout", 1 0, L_000001ff2fb285b0;  1 drivers
v000001ff2f9a52b0_0 .net "result", 3 0, L_000001ff2fb281f0;  1 drivers
v000001ff2f9a5350_0 .net "sum", 1 0, L_000001ff2fb26850;  1 drivers
L_000001ff2fb281f0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb27bb0, L_000001ff2fb283d0, L_000001ff2fb26670 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb285b0 .part L_000001ff2fb281f0, 2, 2;
L_000001ff2fb26850 .part L_000001ff2fb281f0, 0, 2;
S_000001ff2f9b5ae0 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_000001ff2f9b65d0;
 .timescale 0 0;
P_000001ff2f794c80 .param/l "i" 0 7 25, +C4<0101>;
S_000001ff2f9b68f0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9b5ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9a4f90_0 .net "a", 1 0, L_000001ff2fb25f90;  1 drivers
v000001ff2f9a3eb0_0 .net "b", 1 0, L_000001ff2fb27ed0;  1 drivers
v000001ff2f9a5850_0 .net "cin", 1 0, L_000001ff2fb26c10;  1 drivers
v000001ff2f9a4d10_0 .net "cout", 1 0, L_000001ff2fb26d50;  1 drivers
v000001ff2f9a3190_0 .net "result", 3 0, L_000001ff2fb26030;  1 drivers
v000001ff2f9a5030_0 .net "sum", 1 0, L_000001ff2fb28290;  1 drivers
L_000001ff2fb26030 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb25f90, L_000001ff2fb27ed0, L_000001ff2fb26c10 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb26d50 .part L_000001ff2fb26030, 2, 2;
L_000001ff2fb28290 .part L_000001ff2fb26030, 0, 2;
S_000001ff2f9b6c10 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_000001ff2f9b65d0;
 .timescale 0 0;
P_000001ff2f794d40 .param/l "i" 0 7 25, +C4<0110>;
S_000001ff2f9b5c70 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2f9b6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9a3690_0 .net "a", 1 0, L_000001ff2fb27250;  1 drivers
v000001ff2f9a4270_0 .net "b", 1 0, L_000001ff2fb27a70;  1 drivers
v000001ff2f9a3d70_0 .net "cin", 1 0, L_000001ff2fb272f0;  1 drivers
v000001ff2f9a3230_0 .net "cout", 1 0, L_000001ff2fb268f0;  1 drivers
v000001ff2f9a4310_0 .net "result", 3 0, L_000001ff2fb26cb0;  1 drivers
v000001ff2f9a3e10_0 .net "sum", 1 0, L_000001ff2fb28330;  1 drivers
L_000001ff2fb26cb0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb27250, L_000001ff2fb27a70, L_000001ff2fb272f0 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb268f0 .part L_000001ff2fb26cb0, 2, 2;
L_000001ff2fb28330 .part L_000001ff2fb26cb0, 0, 2;
S_000001ff2fa20c40 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_000001ff2f9b65d0;
 .timescale 0 0;
P_000001ff2f794d80 .param/l "i" 0 7 25, +C4<0111>;
S_000001ff2fa1dd60 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_000001ff2fa20c40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001ff2f9a3870_0 .net "a", 1 0, L_000001ff2fb26e90;  1 drivers
v000001ff2f9a3ff0_0 .net "b", 1 0, L_000001ff2fb26170;  1 drivers
v000001ff2f9a32d0_0 .net "cin", 1 0, L_000001ff2fb26b70;  1 drivers
v000001ff2f9a53f0_0 .net "cout", 1 0, L_000001ff2fb27cf0;  1 drivers
v000001ff2f9a5490_0 .net "result", 3 0, L_000001ff2fb26ad0;  1 drivers
v000001ff2f9a44f0_0 .net "sum", 1 0, L_000001ff2fb26fd0;  1 drivers
L_000001ff2fb26ad0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001ff2fb26e90, L_000001ff2fb26170, L_000001ff2fb26b70 (v000001ff2f7e4290_0, v000001ff2f7e2df0_0, v000001ff2f7e2850_0) S_000001ff2f244850;
L_000001ff2fb27cf0 .part L_000001ff2fb26ad0, 2, 2;
L_000001ff2fb26fd0 .part L_000001ff2fb26ad0, 0, 2;
S_000001ff2fa20600 .scope module, "u_decoder_a" "btisa_decoder" 5 366, 10 10 0, S_000001ff2f9812d0;
 .timescale 0 0;
    .port_info 0 /INPUT 18 "instruction";
    .port_info 1 /OUTPUT 6 "opcode";
    .port_info 2 /OUTPUT 4 "rd";
    .port_info 3 /OUTPUT 4 "rs1";
    .port_info 4 /OUTPUT 4 "rs2_imm";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 2 "branch_type";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 1 "alu_src";
    .port_info 12 /OUTPUT 3 "alu_op";
    .port_info 13 /OUTPUT 1 "halt";
    .port_info 14 /OUTPUT 1 "lui";
L_000001ff2f843710 .functor OR 1, L_000001ff2fb0bb90, L_000001ff2fb0aa10, C4<0>, C4<0>;
L_000001ff2f843080 .functor OR 1, L_000001ff2f843710, L_000001ff2fb0b870, C4<0>, C4<0>;
L_000001ff2f843780 .functor OR 1, L_000001ff2f843080, L_000001ff2fb0aab0, C4<0>, C4<0>;
L_000001ff2f843550 .functor OR 1, L_000001ff2f843780, L_000001ff2fb0b910, C4<0>, C4<0>;
L_000001ff2f8430f0 .functor OR 1, L_000001ff2f843550, L_000001ff2fb0b9b0, C4<0>, C4<0>;
L_000001ff2f843160 .functor OR 1, L_000001ff2fb0c590, L_000001ff2fb0b550, C4<0>, C4<0>;
L_000001ff2f8431d0 .functor OR 1, L_000001ff2f843160, L_000001ff2fb0cd10, C4<0>, C4<0>;
L_000001ff2f843cc0 .functor OR 1, L_000001ff2f8431d0, L_000001ff2fb0a8d0, C4<0>, C4<0>;
L_000001ff2f8436a0 .functor OR 1, L_000001ff2f843cc0, L_000001ff2fb0ba50, C4<0>, C4<0>;
L_000001ff2f843a90 .functor OR 1, L_000001ff2f8436a0, L_000001ff2fb0ab50, C4<0>, C4<0>;
L_000001ff2f843400 .functor OR 1, L_000001ff2fb0ad30, L_000001ff2fb0cbd0, C4<0>, C4<0>;
L_000001ff2f843ef0 .functor OR 1, L_000001ff2f843400, L_000001ff2fb0bc30, C4<0>, C4<0>;
L_000001ff2f843240 .functor OR 1, L_000001ff2fb0b5f0, L_000001ff2fb0b7d0, C4<0>, C4<0>;
L_000001ff2f843860 .functor OR 1, L_000001ff2f843240, L_000001ff2fb0c8b0, C4<0>, C4<0>;
L_000001ff2f8438d0 .functor OR 1, L_000001ff2fb0a790, L_000001ff2fb0ce50, C4<0>, C4<0>;
L_000001ff2f843470 .functor OR 1, L_000001ff2f8438d0, L_000001ff2fb0abf0, C4<0>, C4<0>;
L_000001ff2f843940 .functor OR 1, L_000001ff2f843470, L_000001ff2fb0bf50, C4<0>, C4<0>;
L_000001ff2f843d30 .functor OR 1, L_000001ff2f843940, L_000001ff2fb0baf0, C4<0>, C4<0>;
L_000001ff2fa72468 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a6d90_0 .net/2u *"_ivl_100", 5 0, L_000001ff2fa72468;  1 drivers
L_000001ff2fa724b0 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a6f70_0 .net/2u *"_ivl_104", 5 0, L_000001ff2fa724b0;  1 drivers
L_000001ff2fa724f8 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a7f10_0 .net/2u *"_ivl_108", 5 0, L_000001ff2fa724f8;  1 drivers
L_000001ff2fa72540 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a6750_0 .net/2u *"_ivl_112", 5 0, L_000001ff2fa72540;  1 drivers
v000001ff2f9a69d0_0 .net *"_ivl_116", 0 0, L_000001ff2f843710;  1 drivers
v000001ff2f9a6bb0_0 .net *"_ivl_118", 0 0, L_000001ff2f843080;  1 drivers
L_000001ff2fa71e38 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a7510_0 .net/2u *"_ivl_12", 5 0, L_000001ff2fa71e38;  1 drivers
v000001ff2f9a6a70_0 .net *"_ivl_120", 0 0, L_000001ff2f843780;  1 drivers
v000001ff2f9a7fb0_0 .net *"_ivl_122", 0 0, L_000001ff2f843550;  1 drivers
v000001ff2f9a75b0_0 .net *"_ivl_126", 0 0, L_000001ff2f843160;  1 drivers
v000001ff2f9a5990_0 .net *"_ivl_128", 0 0, L_000001ff2f8431d0;  1 drivers
v000001ff2f9a7970_0 .net *"_ivl_130", 0 0, L_000001ff2f843cc0;  1 drivers
v000001ff2f9a58f0_0 .net *"_ivl_132", 0 0, L_000001ff2f8436a0;  1 drivers
v000001ff2f9a5d50_0 .net *"_ivl_136", 0 0, L_000001ff2f843400;  1 drivers
v000001ff2f9a67f0_0 .net *"_ivl_140", 0 0, L_000001ff2f843240;  1 drivers
v000001ff2f9a5a30_0 .net *"_ivl_144", 0 0, L_000001ff2f8438d0;  1 drivers
v000001ff2f9a6b10_0 .net *"_ivl_146", 0 0, L_000001ff2f843470;  1 drivers
v000001ff2f9a66b0_0 .net *"_ivl_148", 0 0, L_000001ff2f843940;  1 drivers
L_000001ff2fa71e80 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a5e90_0 .net/2u *"_ivl_16", 5 0, L_000001ff2fa71e80;  1 drivers
L_000001ff2fa71ec8 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a7a10_0 .net/2u *"_ivl_20", 5 0, L_000001ff2fa71ec8;  1 drivers
L_000001ff2fa71f10 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a5ad0_0 .net/2u *"_ivl_24", 5 0, L_000001ff2fa71f10;  1 drivers
L_000001ff2fa71f58 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a7ab0_0 .net/2u *"_ivl_28", 5 0, L_000001ff2fa71f58;  1 drivers
L_000001ff2fa71fa0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a5c10_0 .net/2u *"_ivl_32", 5 0, L_000001ff2fa71fa0;  1 drivers
L_000001ff2fa71fe8 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a6c50_0 .net/2u *"_ivl_36", 5 0, L_000001ff2fa71fe8;  1 drivers
L_000001ff2fa72030 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a64d0_0 .net/2u *"_ivl_40", 5 0, L_000001ff2fa72030;  1 drivers
L_000001ff2fa72078 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a7b50_0 .net/2u *"_ivl_44", 5 0, L_000001ff2fa72078;  1 drivers
L_000001ff2fa720c0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a5cb0_0 .net/2u *"_ivl_48", 5 0, L_000001ff2fa720c0;  1 drivers
L_000001ff2fa72108 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a5df0_0 .net/2u *"_ivl_52", 5 0, L_000001ff2fa72108;  1 drivers
L_000001ff2fa72150 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a5fd0_0 .net/2u *"_ivl_56", 5 0, L_000001ff2fa72150;  1 drivers
L_000001ff2fa72198 .functor BUFT 1, C4<010100>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a6890_0 .net/2u *"_ivl_60", 5 0, L_000001ff2fa72198;  1 drivers
L_000001ff2fa721e0 .functor BUFT 1, C4<010101>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a6570_0 .net/2u *"_ivl_64", 5 0, L_000001ff2fa721e0;  1 drivers
L_000001ff2fa72228 .functor BUFT 1, C4<010110>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a6610_0 .net/2u *"_ivl_68", 5 0, L_000001ff2fa72228;  1 drivers
L_000001ff2fa72270 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a6930_0 .net/2u *"_ivl_72", 5 0, L_000001ff2fa72270;  1 drivers
L_000001ff2fa722b8 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a6e30_0 .net/2u *"_ivl_76", 5 0, L_000001ff2fa722b8;  1 drivers
L_000001ff2fa71df0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a7010_0 .net/2u *"_ivl_8", 5 0, L_000001ff2fa71df0;  1 drivers
L_000001ff2fa72300 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a8eb0_0 .net/2u *"_ivl_80", 5 0, L_000001ff2fa72300;  1 drivers
L_000001ff2fa72348 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a9f90_0 .net/2u *"_ivl_84", 5 0, L_000001ff2fa72348;  1 drivers
L_000001ff2fa72390 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a9ef0_0 .net/2u *"_ivl_88", 5 0, L_000001ff2fa72390;  1 drivers
L_000001ff2fa723d8 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a89b0_0 .net/2u *"_ivl_92", 5 0, L_000001ff2fa723d8;  1 drivers
L_000001ff2fa72420 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v000001ff2f9aa0d0_0 .net/2u *"_ivl_96", 5 0, L_000001ff2fa72420;  1 drivers
v000001ff2f9a8d70_0 .var "alu_op", 2 0;
v000001ff2f9a8a50_0 .var "alu_src", 0 0;
v000001ff2f9a84b0_0 .var "branch", 0 0;
v000001ff2f9aa030_0 .var "branch_type", 1 0;
v000001ff2f9a8af0_0 .var "halt", 0 0;
v000001ff2f9a8e10_0 .net "instruction", 17 0, v000001ff2fa58540_0;  1 drivers
v000001ff2f9a8b90_0 .net "is_arithmetic", 0 0, L_000001ff2f8430f0;  1 drivers
v000001ff2f9a8910_0 .net "is_branch", 0 0, L_000001ff2f843ef0;  1 drivers
v000001ff2f9aa7b0_0 .net "is_jump", 0 0, L_000001ff2f843860;  1 drivers
v000001ff2f9a9d10_0 .net "is_logic", 0 0, L_000001ff2f843a90;  1 drivers
v000001ff2f9a8f50_0 .net "is_memory", 0 0, L_000001ff2f843d30;  1 drivers
v000001ff2f9a9c70_0 .var "jump", 0 0;
v000001ff2f9a8c30_0 .var "lui", 0 0;
v000001ff2f9aa670_0 .var "mem_read", 0 0;
v000001ff2f9a8cd0_0 .var "mem_write", 0 0;
v000001ff2f9aa5d0_0 .net "op_is_add", 0 0, L_000001ff2fb0bb90;  1 drivers
v000001ff2f9a8ff0_0 .net "op_is_addi", 0 0, L_000001ff2fb0cc70;  1 drivers
v000001ff2f9a9590_0 .net "op_is_beq", 0 0, L_000001ff2fb0ad30;  1 drivers
v000001ff2f9aa490_0 .net "op_is_blt", 0 0, L_000001ff2fb0bc30;  1 drivers
v000001ff2f9a9950_0 .net "op_is_bne", 0 0, L_000001ff2fb0cbd0;  1 drivers
v000001ff2f9a9630_0 .net "op_is_ecall", 0 0, L_000001ff2fb0c810;  1 drivers
v000001ff2f9a9090_0 .net "op_is_halt", 0 0, L_000001ff2fb0b370;  1 drivers
v000001ff2f9a87d0_0 .net "op_is_inv", 0 0, L_000001ff2fb0a8d0;  1 drivers
v000001ff2f9a9130_0 .net "op_is_jal", 0 0, L_000001ff2fb0b5f0;  1 drivers
v000001ff2f9a91d0_0 .net "op_is_jalr", 0 0, L_000001ff2fb0b7d0;  1 drivers
v000001ff2f9a8230_0 .net "op_is_jr", 0 0, L_000001ff2fb0c8b0;  1 drivers
v000001ff2f9a9270_0 .net "op_is_ld", 0 0, L_000001ff2fb0a790;  1 drivers
v000001ff2f9a96d0_0 .net "op_is_ldt", 0 0, L_000001ff2fb0abf0;  1 drivers
v000001ff2f9a9310_0 .net "op_is_lui", 0 0, L_000001ff2fb0baf0;  1 drivers
v000001ff2f9a93b0_0 .net "op_is_max", 0 0, L_000001ff2fb0b550;  1 drivers
v000001ff2f9a9b30_0 .net "op_is_min", 0 0, L_000001ff2fb0c590;  1 drivers
v000001ff2f9aa3f0_0 .net "op_is_mul", 0 0, L_000001ff2fb0aab0;  1 drivers
v000001ff2f9a98b0_0 .net "op_is_neg", 0 0, L_000001ff2fb0b870;  1 drivers
v000001ff2f9aa210_0 .net "op_is_nop", 0 0, L_000001ff2fb0b0f0;  1 drivers
v000001ff2f9a9450_0 .net "op_is_nti", 0 0, L_000001ff2fb0ab50;  1 drivers
v000001ff2f9a94f0_0 .net "op_is_pti", 0 0, L_000001ff2fb0ba50;  1 drivers
v000001ff2f9a9770_0 .net "op_is_shl", 0 0, L_000001ff2fb0b910;  1 drivers
v000001ff2f9a9810_0 .net "op_is_shr", 0 0, L_000001ff2fb0b9b0;  1 drivers
v000001ff2f9a99f0_0 .net "op_is_st", 0 0, L_000001ff2fb0ce50;  1 drivers
v000001ff2f9a8870_0 .net "op_is_stt", 0 0, L_000001ff2fb0bf50;  1 drivers
v000001ff2f9a9e50_0 .net "op_is_sub", 0 0, L_000001ff2fb0aa10;  1 drivers
v000001ff2f9a9a90_0 .net "op_is_xor", 0 0, L_000001ff2fb0cd10;  1 drivers
v000001ff2f9a9bd0_0 .net "opcode", 5 0, L_000001ff2fb08b70;  alias, 1 drivers
v000001ff2f9a9db0_0 .net "rd", 3 0, L_000001ff2fb0c770;  alias, 1 drivers
v000001ff2f9aa170_0 .var "reg_write", 0 0;
v000001ff2f9aa2b0_0 .net "rs1", 3 0, L_000001ff2fb0cdb0;  alias, 1 drivers
v000001ff2f9a82d0_0 .net "rs2_imm", 3 0, L_000001ff2fb0c4f0;  alias, 1 drivers
E_000001ff2f792dc0/0 .event anyedge, v000001ff2f9a8b90_0, v000001ff2f9aa5d0_0, v000001ff2f9a9e50_0, v000001ff2f9a98b0_0;
E_000001ff2f792dc0/1 .event anyedge, v000001ff2f9aa3f0_0, v000001ff2f9a9770_0, v000001ff2f9a9810_0, v000001ff2f9a9d10_0;
E_000001ff2f792dc0/2 .event anyedge, v000001ff2f9a9b30_0, v000001ff2f9a93b0_0, v000001ff2f9a9a90_0, v000001ff2f9a87d0_0;
E_000001ff2f792dc0/3 .event anyedge, v000001ff2f9a94f0_0, v000001ff2f9a9450_0, v000001ff2f9a8910_0, v000001ff2f9a9590_0;
E_000001ff2f792dc0/4 .event anyedge, v000001ff2f9a9950_0, v000001ff2f9aa490_0, v000001ff2f9aa7b0_0, v000001ff2f9a9130_0;
E_000001ff2f792dc0/5 .event anyedge, v000001ff2f9a91d0_0, v000001ff2f9a9270_0, v000001ff2f9a96d0_0, v000001ff2f9a99f0_0;
E_000001ff2f792dc0/6 .event anyedge, v000001ff2f9a8870_0, v000001ff2f9a9310_0, v000001ff2f9a8ff0_0, v000001ff2f9a9090_0;
E_000001ff2f792dc0 .event/or E_000001ff2f792dc0/0, E_000001ff2f792dc0/1, E_000001ff2f792dc0/2, E_000001ff2f792dc0/3, E_000001ff2f792dc0/4, E_000001ff2f792dc0/5, E_000001ff2f792dc0/6;
L_000001ff2fb08b70 .part v000001ff2fa58540_0, 12, 6;
L_000001ff2fb0c770 .part v000001ff2fa58540_0, 8, 4;
L_000001ff2fb0cdb0 .part v000001ff2fa58540_0, 4, 4;
L_000001ff2fb0c4f0 .part v000001ff2fa58540_0, 0, 4;
L_000001ff2fb0bb90 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa71df0;
L_000001ff2fb0aa10 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa71e38;
L_000001ff2fb0b870 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa71e80;
L_000001ff2fb0aab0 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa71ec8;
L_000001ff2fb0b910 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa71f10;
L_000001ff2fb0b9b0 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa71f58;
L_000001ff2fb0cc70 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa71fa0;
L_000001ff2fb0ad30 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa71fe8;
L_000001ff2fb0cbd0 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa72030;
L_000001ff2fb0bc30 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa72078;
L_000001ff2fb0c590 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa720c0;
L_000001ff2fb0b550 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa72108;
L_000001ff2fb0cd10 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa72150;
L_000001ff2fb0a8d0 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa72198;
L_000001ff2fb0ba50 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa721e0;
L_000001ff2fb0ab50 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa72228;
L_000001ff2fb0b5f0 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa72270;
L_000001ff2fb0b7d0 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa722b8;
L_000001ff2fb0c8b0 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa72300;
L_000001ff2fb0a790 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa72348;
L_000001ff2fb0ce50 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa72390;
L_000001ff2fb0abf0 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa723d8;
L_000001ff2fb0bf50 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa72420;
L_000001ff2fb0baf0 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa72468;
L_000001ff2fb0b0f0 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa724b0;
L_000001ff2fb0c810 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa724f8;
L_000001ff2fb0b370 .cmp/eq 6, L_000001ff2fb08b70, L_000001ff2fa72540;
S_000001ff2fa1e6c0 .scope module, "u_decoder_b" "btisa_decoder" 5 385, 10 10 0, S_000001ff2f9812d0;
 .timescale 0 0;
    .port_info 0 /INPUT 18 "instruction";
    .port_info 1 /OUTPUT 6 "opcode";
    .port_info 2 /OUTPUT 4 "rd";
    .port_info 3 /OUTPUT 4 "rs1";
    .port_info 4 /OUTPUT 4 "rs2_imm";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 2 "branch_type";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 1 "alu_src";
    .port_info 12 /OUTPUT 3 "alu_op";
    .port_info 13 /OUTPUT 1 "halt";
    .port_info 14 /OUTPUT 1 "lui";
L_000001ff2f843390 .functor OR 1, L_000001ff2fb0add0, L_000001ff2fb0bcd0, C4<0>, C4<0>;
L_000001ff2f843c50 .functor OR 1, L_000001ff2f843390, L_000001ff2fb0c950, C4<0>, C4<0>;
L_000001ff2f843e10 .functor OR 1, L_000001ff2f843c50, L_000001ff2fb0bd70, C4<0>, C4<0>;
L_000001ff2f843e80 .functor OR 1, L_000001ff2f843e10, L_000001ff2fb0be10, C4<0>, C4<0>;
L_000001ff2f8439b0 .functor OR 1, L_000001ff2f843e80, L_000001ff2fb0beb0, C4<0>, C4<0>;
L_000001ff2f8434e0 .functor OR 1, L_000001ff2fb0ae70, L_000001ff2fb0c130, C4<0>, C4<0>;
L_000001ff2f843b00 .functor OR 1, L_000001ff2f8434e0, L_000001ff2fb0cef0, C4<0>, C4<0>;
L_000001ff2f83eee0 .functor OR 1, L_000001ff2f843b00, L_000001ff2fb0a830, C4<0>, C4<0>;
L_000001ff2f5c41b0 .functor OR 1, L_000001ff2f83eee0, L_000001ff2fb0c1d0, C4<0>, C4<0>;
L_000001ff2f5c4ae0 .functor OR 1, L_000001ff2f5c41b0, L_000001ff2fb0c270, C4<0>, C4<0>;
L_000001ff2f5c3dc0 .functor OR 1, L_000001ff2fb0c6d0, L_000001ff2fb0c090, C4<0>, C4<0>;
L_000001ff2f5c4610 .functor OR 1, L_000001ff2f5c3dc0, L_000001ff2fb0cb30, C4<0>, C4<0>;
L_000001ff2f5c4ed0 .functor OR 1, L_000001ff2fb0a970, L_000001ff2fb0af10, C4<0>, C4<0>;
L_000001ff2f5c3b20 .functor OR 1, L_000001ff2f5c4ed0, L_000001ff2fb0afb0, C4<0>, C4<0>;
L_000001ff2f5c36c0 .functor OR 1, L_000001ff2fb0c310, L_000001ff2fb0ca90, C4<0>, C4<0>;
L_000001ff2f5c3d50 .functor OR 1, L_000001ff2f5c36c0, L_000001ff2fb0b730, C4<0>, C4<0>;
L_000001ff2f5c3960 .functor OR 1, L_000001ff2f5c3d50, L_000001ff2fb0b050, C4<0>, C4<0>;
L_000001ff2f5c4290 .functor OR 1, L_000001ff2f5c3960, L_000001ff2fb0b230, C4<0>, C4<0>;
L_000001ff2fa72c00 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v000001ff2f9aa350_0 .net/2u *"_ivl_100", 5 0, L_000001ff2fa72c00;  1 drivers
L_000001ff2fa72c48 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v000001ff2f9aa530_0 .net/2u *"_ivl_104", 5 0, L_000001ff2fa72c48;  1 drivers
L_000001ff2fa72c90 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001ff2f9aa710_0 .net/2u *"_ivl_108", 5 0, L_000001ff2fa72c90;  1 drivers
L_000001ff2fa72cd8 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v000001ff2f9aa850_0 .net/2u *"_ivl_112", 5 0, L_000001ff2fa72cd8;  1 drivers
v000001ff2f9a80f0_0 .net *"_ivl_116", 0 0, L_000001ff2f843390;  1 drivers
v000001ff2f9a8190_0 .net *"_ivl_118", 0 0, L_000001ff2f843c50;  1 drivers
L_000001ff2fa725d0 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v000001ff2f9a8370_0 .net/2u *"_ivl_12", 5 0, L_000001ff2fa725d0;  1 drivers
v000001ff2f9a8410_0 .net *"_ivl_120", 0 0, L_000001ff2f843e10;  1 drivers
v000001ff2f9a8550_0 .net *"_ivl_122", 0 0, L_000001ff2f843e80;  1 drivers
v000001ff2f9a85f0_0 .net *"_ivl_126", 0 0, L_000001ff2f8434e0;  1 drivers
v000001ff2f9a8690_0 .net *"_ivl_128", 0 0, L_000001ff2f843b00;  1 drivers
v000001ff2f9a8730_0 .net *"_ivl_130", 0 0, L_000001ff2f83eee0;  1 drivers
v000001ff2f9aacb0_0 .net *"_ivl_132", 0 0, L_000001ff2f5c41b0;  1 drivers
v000001ff2f9ab110_0 .net *"_ivl_136", 0 0, L_000001ff2f5c3dc0;  1 drivers
v000001ff2f9ab250_0 .net *"_ivl_140", 0 0, L_000001ff2f5c4ed0;  1 drivers
v000001ff2f9aad50_0 .net *"_ivl_144", 0 0, L_000001ff2f5c36c0;  1 drivers
v000001ff2f9acfb0_0 .net *"_ivl_146", 0 0, L_000001ff2f5c3d50;  1 drivers
v000001ff2f9ac0b0_0 .net *"_ivl_148", 0 0, L_000001ff2f5c3960;  1 drivers
L_000001ff2fa72618 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ff2f9ac790_0 .net/2u *"_ivl_16", 5 0, L_000001ff2fa72618;  1 drivers
L_000001ff2fa72660 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v000001ff2f9ab070_0 .net/2u *"_ivl_20", 5 0, L_000001ff2fa72660;  1 drivers
L_000001ff2fa726a8 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v000001ff2f9ac830_0 .net/2u *"_ivl_24", 5 0, L_000001ff2fa726a8;  1 drivers
L_000001ff2fa726f0 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v000001ff2f9ac650_0 .net/2u *"_ivl_28", 5 0, L_000001ff2fa726f0;  1 drivers
L_000001ff2fa72738 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ff2f9abcf0_0 .net/2u *"_ivl_32", 5 0, L_000001ff2fa72738;  1 drivers
L_000001ff2fa72780 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v000001ff2f9acbf0_0 .net/2u *"_ivl_36", 5 0, L_000001ff2fa72780;  1 drivers
L_000001ff2fa727c8 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v000001ff2f9ac150_0 .net/2u *"_ivl_40", 5 0, L_000001ff2fa727c8;  1 drivers
L_000001ff2fa72810 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v000001ff2f9ab750_0 .net/2u *"_ivl_44", 5 0, L_000001ff2fa72810;  1 drivers
L_000001ff2fa72858 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v000001ff2f9aaad0_0 .net/2u *"_ivl_48", 5 0, L_000001ff2fa72858;  1 drivers
L_000001ff2fa728a0 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v000001ff2f9aae90_0 .net/2u *"_ivl_52", 5 0, L_000001ff2fa728a0;  1 drivers
L_000001ff2fa728e8 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v000001ff2f9ab390_0 .net/2u *"_ivl_56", 5 0, L_000001ff2fa728e8;  1 drivers
L_000001ff2fa72930 .functor BUFT 1, C4<010100>, C4<0>, C4<0>, C4<0>;
v000001ff2f9ab430_0 .net/2u *"_ivl_60", 5 0, L_000001ff2fa72930;  1 drivers
L_000001ff2fa72978 .functor BUFT 1, C4<010101>, C4<0>, C4<0>, C4<0>;
v000001ff2f9ab2f0_0 .net/2u *"_ivl_64", 5 0, L_000001ff2fa72978;  1 drivers
L_000001ff2fa729c0 .functor BUFT 1, C4<010110>, C4<0>, C4<0>, C4<0>;
v000001ff2f9ac8d0_0 .net/2u *"_ivl_68", 5 0, L_000001ff2fa729c0;  1 drivers
L_000001ff2fa72a08 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v000001ff2f9acdd0_0 .net/2u *"_ivl_72", 5 0, L_000001ff2fa72a08;  1 drivers
L_000001ff2fa72a50 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v000001ff2f9aadf0_0 .net/2u *"_ivl_76", 5 0, L_000001ff2fa72a50;  1 drivers
L_000001ff2fa72588 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ff2f9ac970_0 .net/2u *"_ivl_8", 5 0, L_000001ff2fa72588;  1 drivers
L_000001ff2fa72a98 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v000001ff2f9ab7f0_0 .net/2u *"_ivl_80", 5 0, L_000001ff2fa72a98;  1 drivers
L_000001ff2fa72ae0 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v000001ff2f9aaf30_0 .net/2u *"_ivl_84", 5 0, L_000001ff2fa72ae0;  1 drivers
L_000001ff2fa72b28 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v000001ff2f9abed0_0 .net/2u *"_ivl_88", 5 0, L_000001ff2fa72b28;  1 drivers
L_000001ff2fa72b70 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v000001ff2f9aca10_0 .net/2u *"_ivl_92", 5 0, L_000001ff2fa72b70;  1 drivers
L_000001ff2fa72bb8 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v000001ff2f9ab1b0_0 .net/2u *"_ivl_96", 5 0, L_000001ff2fa72bb8;  1 drivers
v000001ff2f9ac510_0 .var "alu_op", 2 0;
v000001ff2f9ab890_0 .var "alu_src", 0 0;
v000001ff2f9aa990_0 .var "branch", 0 0;
v000001ff2f9acab0_0 .var "branch_type", 1 0;
v000001ff2f9acb50_0 .var "halt", 0 0;
v000001ff2f9ab9d0_0 .net "instruction", 17 0, v000001ff2fa59760_0;  1 drivers
v000001ff2f9ad050_0 .net "is_arithmetic", 0 0, L_000001ff2f8439b0;  1 drivers
v000001ff2f9aba70_0 .net "is_branch", 0 0, L_000001ff2f5c4610;  1 drivers
v000001ff2f9ac470_0 .net "is_jump", 0 0, L_000001ff2f5c3b20;  1 drivers
v000001ff2f9acc90_0 .net "is_logic", 0 0, L_000001ff2f5c4ae0;  1 drivers
v000001ff2f9ace70_0 .net "is_memory", 0 0, L_000001ff2f5c4290;  1 drivers
v000001ff2f9ac5b0_0 .var "jump", 0 0;
v000001ff2f9ac010_0 .var "lui", 0 0;
v000001ff2f9acd30_0 .var "mem_read", 0 0;
v000001ff2f9aafd0_0 .var "mem_write", 0 0;
v000001ff2f9ab4d0_0 .net "op_is_add", 0 0, L_000001ff2fb0add0;  1 drivers
v000001ff2f9aab70_0 .net "op_is_addi", 0 0, L_000001ff2fb0c9f0;  1 drivers
v000001ff2f9acf10_0 .net "op_is_beq", 0 0, L_000001ff2fb0c6d0;  1 drivers
v000001ff2f9ab570_0 .net "op_is_blt", 0 0, L_000001ff2fb0cb30;  1 drivers
v000001ff2f9ab610_0 .net "op_is_bne", 0 0, L_000001ff2fb0c090;  1 drivers
v000001ff2f9aa8f0_0 .net "op_is_ecall", 0 0, L_000001ff2fb0c3b0;  1 drivers
v000001ff2f9aaa30_0 .net "op_is_halt", 0 0, L_000001ff2fb0c450;  1 drivers
v000001ff2f9ab6b0_0 .net "op_is_inv", 0 0, L_000001ff2fb0a830;  1 drivers
v000001ff2f9ab930_0 .net "op_is_jal", 0 0, L_000001ff2fb0a970;  1 drivers
v000001ff2f9abb10_0 .net "op_is_jalr", 0 0, L_000001ff2fb0af10;  1 drivers
v000001ff2f9aac10_0 .net "op_is_jr", 0 0, L_000001ff2fb0afb0;  1 drivers
v000001ff2f9abbb0_0 .net "op_is_ld", 0 0, L_000001ff2fb0c310;  1 drivers
v000001ff2f9abf70_0 .net "op_is_ldt", 0 0, L_000001ff2fb0b730;  1 drivers
v000001ff2f9abc50_0 .net "op_is_lui", 0 0, L_000001ff2fb0b230;  1 drivers
v000001ff2f9abd90_0 .net "op_is_max", 0 0, L_000001ff2fb0c130;  1 drivers
v000001ff2f9ac290_0 .net "op_is_min", 0 0, L_000001ff2fb0ae70;  1 drivers
v000001ff2f9abe30_0 .net "op_is_mul", 0 0, L_000001ff2fb0bd70;  1 drivers
v000001ff2f9ac6f0_0 .net "op_is_neg", 0 0, L_000001ff2fb0c950;  1 drivers
v000001ff2f9ac1f0_0 .net "op_is_nop", 0 0, L_000001ff2fb0b2d0;  1 drivers
v000001ff2f9ac330_0 .net "op_is_nti", 0 0, L_000001ff2fb0c270;  1 drivers
v000001ff2f9ac3d0_0 .net "op_is_pti", 0 0, L_000001ff2fb0c1d0;  1 drivers
v000001ff2f9aed10_0 .net "op_is_shl", 0 0, L_000001ff2fb0be10;  1 drivers
v000001ff2f9ad2d0_0 .net "op_is_shr", 0 0, L_000001ff2fb0beb0;  1 drivers
v000001ff2f9ad550_0 .net "op_is_st", 0 0, L_000001ff2fb0ca90;  1 drivers
v000001ff2f9ad870_0 .net "op_is_stt", 0 0, L_000001ff2fb0b050;  1 drivers
v000001ff2f9ae3b0_0 .net "op_is_sub", 0 0, L_000001ff2fb0bcd0;  1 drivers
v000001ff2f9ad9b0_0 .net "op_is_xor", 0 0, L_000001ff2fb0cef0;  1 drivers
v000001ff2f9ad690_0 .net "opcode", 5 0, L_000001ff2fb0b190;  alias, 1 drivers
v000001ff2f9aef90_0 .net "rd", 3 0, L_000001ff2fb0bff0;  alias, 1 drivers
v000001ff2f9adff0_0 .var "reg_write", 0 0;
v000001ff2f9ad0f0_0 .net "rs1", 3 0, L_000001ff2fb0b690;  alias, 1 drivers
v000001ff2f9aedb0_0 .net "rs2_imm", 3 0, L_000001ff2fb0ac90;  alias, 1 drivers
E_000001ff2f794f00/0 .event anyedge, v000001ff2f9ad050_0, v000001ff2f9ab4d0_0, v000001ff2f9ae3b0_0, v000001ff2f9ac6f0_0;
E_000001ff2f794f00/1 .event anyedge, v000001ff2f9abe30_0, v000001ff2f9aed10_0, v000001ff2f9ad2d0_0, v000001ff2f9acc90_0;
E_000001ff2f794f00/2 .event anyedge, v000001ff2f9ac290_0, v000001ff2f9abd90_0, v000001ff2f9ad9b0_0, v000001ff2f9ab6b0_0;
E_000001ff2f794f00/3 .event anyedge, v000001ff2f9ac3d0_0, v000001ff2f9ac330_0, v000001ff2f9aba70_0, v000001ff2f9acf10_0;
E_000001ff2f794f00/4 .event anyedge, v000001ff2f9ab610_0, v000001ff2f9ab570_0, v000001ff2f9ac470_0, v000001ff2f9ab930_0;
E_000001ff2f794f00/5 .event anyedge, v000001ff2f9abb10_0, v000001ff2f9abbb0_0, v000001ff2f9abf70_0, v000001ff2f9ad550_0;
E_000001ff2f794f00/6 .event anyedge, v000001ff2f9ad870_0, v000001ff2f9abc50_0, v000001ff2f9aab70_0, v000001ff2f9aaa30_0;
E_000001ff2f794f00 .event/or E_000001ff2f794f00/0, E_000001ff2f794f00/1, E_000001ff2f794f00/2, E_000001ff2f794f00/3, E_000001ff2f794f00/4, E_000001ff2f794f00/5, E_000001ff2f794f00/6;
L_000001ff2fb0b190 .part v000001ff2fa59760_0, 12, 6;
L_000001ff2fb0bff0 .part v000001ff2fa59760_0, 8, 4;
L_000001ff2fb0b690 .part v000001ff2fa59760_0, 4, 4;
L_000001ff2fb0ac90 .part v000001ff2fa59760_0, 0, 4;
L_000001ff2fb0add0 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa72588;
L_000001ff2fb0bcd0 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa725d0;
L_000001ff2fb0c950 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa72618;
L_000001ff2fb0bd70 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa72660;
L_000001ff2fb0be10 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa726a8;
L_000001ff2fb0beb0 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa726f0;
L_000001ff2fb0c9f0 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa72738;
L_000001ff2fb0c6d0 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa72780;
L_000001ff2fb0c090 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa727c8;
L_000001ff2fb0cb30 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa72810;
L_000001ff2fb0ae70 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa72858;
L_000001ff2fb0c130 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa728a0;
L_000001ff2fb0cef0 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa728e8;
L_000001ff2fb0a830 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa72930;
L_000001ff2fb0c1d0 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa72978;
L_000001ff2fb0c270 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa729c0;
L_000001ff2fb0a970 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa72a08;
L_000001ff2fb0af10 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa72a50;
L_000001ff2fb0afb0 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa72a98;
L_000001ff2fb0c310 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa72ae0;
L_000001ff2fb0ca90 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa72b28;
L_000001ff2fb0b730 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa72b70;
L_000001ff2fb0b050 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa72bb8;
L_000001ff2fb0b230 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa72c00;
L_000001ff2fb0b2d0 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa72c48;
L_000001ff2fb0c3b0 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa72c90;
L_000001ff2fb0c450 .cmp/eq 6, L_000001ff2fb0b190, L_000001ff2fa72cd8;
S_000001ff2fa1e9e0 .scope module, "u_forward_unit_a" "ternary_forward_unit" 5 866, 11 14 0, S_000001ff2f9812d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "ex_rs1";
    .port_info 1 /INPUT 6 "ex_rs2";
    .port_info 2 /INPUT 6 "mem_rd";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 6 "wb_rd";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
L_000001ff2fb60a60 .functor AND 1, v000001ff2fa54bc0_0, L_000001ff2fb29870, C4<1>, C4<1>;
L_000001ff2fb62190 .functor AND 1, L_000001ff2fb60a60, L_000001ff2fb29cd0, C4<1>, C4<1>;
L_000001ff2fb61080 .functor AND 1, v000001ff2fa54bc0_0, L_000001ff2fb29c30, C4<1>, C4<1>;
L_000001ff2fb616a0 .functor AND 1, L_000001ff2fb61080, L_000001ff2fb29e10, C4<1>, C4<1>;
L_000001ff2fb62120 .functor AND 1, v000001ff2fa54bc0_0, L_000001ff2fb2a090, C4<1>, C4<1>;
L_000001ff2fb610f0 .functor AND 1, L_000001ff2fb62120, L_000001ff2fb2a3b0, C4<1>, C4<1>;
L_000001ff2fb62200 .functor AND 1, v000001ff2fa54bc0_0, L_000001ff2fb2a450, C4<1>, C4<1>;
L_000001ff2fb62270 .functor AND 1, L_000001ff2fb62200, L_000001ff2fb29a50, C4<1>, C4<1>;
v000001ff2f9ae450_0 .net *"_ivl_1", 0 0, L_000001ff2fb29870;  1 drivers
v000001ff2f9ad4b0_0 .net *"_ivl_11", 0 0, L_000001ff2fb29c30;  1 drivers
v000001ff2f9ad370_0 .net *"_ivl_13", 0 0, L_000001ff2fb61080;  1 drivers
v000001ff2f9ae4f0_0 .net *"_ivl_15", 0 0, L_000001ff2fb2ae50;  1 drivers
v000001ff2f9ad5f0_0 .net *"_ivl_17", 0 0, L_000001ff2fb29e10;  1 drivers
v000001ff2f9adc30_0 .net *"_ivl_21", 0 0, L_000001ff2fb2a090;  1 drivers
v000001ff2f9ad730_0 .net *"_ivl_23", 0 0, L_000001ff2fb62120;  1 drivers
v000001ff2f9ade10_0 .net *"_ivl_25", 0 0, L_000001ff2fb2aef0;  1 drivers
v000001ff2f9ae630_0 .net *"_ivl_27", 0 0, L_000001ff2fb2a3b0;  1 drivers
v000001ff2f9adaf0_0 .net *"_ivl_3", 0 0, L_000001ff2fb60a60;  1 drivers
v000001ff2f9ae310_0 .net *"_ivl_31", 0 0, L_000001ff2fb2a450;  1 drivers
v000001ff2f9ad7d0_0 .net *"_ivl_33", 0 0, L_000001ff2fb62200;  1 drivers
v000001ff2f9adf50_0 .net *"_ivl_35", 0 0, L_000001ff2fb2a810;  1 drivers
v000001ff2f9ad910_0 .net *"_ivl_37", 0 0, L_000001ff2fb29a50;  1 drivers
L_000001ff2fa73ed8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ff2f9ae770_0 .net/2u *"_ivl_40", 1 0, L_000001ff2fa73ed8;  1 drivers
L_000001ff2fa73f20 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ff2f9ad190_0 .net/2u *"_ivl_42", 1 0, L_000001ff2fa73f20;  1 drivers
L_000001ff2fa73f68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f9aee50_0 .net/2u *"_ivl_44", 1 0, L_000001ff2fa73f68;  1 drivers
v000001ff2f9aebd0_0 .net *"_ivl_46", 1 0, L_000001ff2fb29910;  1 drivers
v000001ff2f9adcd0_0 .net *"_ivl_5", 0 0, L_000001ff2fb28dd0;  1 drivers
L_000001ff2fa73fb0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ff2f9ada50_0 .net/2u *"_ivl_50", 1 0, L_000001ff2fa73fb0;  1 drivers
L_000001ff2fa73ff8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ff2f9adb90_0 .net/2u *"_ivl_52", 1 0, L_000001ff2fa73ff8;  1 drivers
L_000001ff2fa74040 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2f9add70_0 .net/2u *"_ivl_54", 1 0, L_000001ff2fa74040;  1 drivers
v000001ff2f9adeb0_0 .net *"_ivl_56", 1 0, L_000001ff2fb2a8b0;  1 drivers
v000001ff2f9ae1d0_0 .net *"_ivl_7", 0 0, L_000001ff2fb29cd0;  1 drivers
v000001ff2f9ad410_0 .net "ex_rs1", 5 0, L_000001ff2fb29690;  alias, 1 drivers
v000001ff2f9ae270_0 .net "ex_rs2", 5 0, L_000001ff2fb297d0;  alias, 1 drivers
v000001ff2f9ae950_0 .net "forward_a", 1 0, L_000001ff2fb28790;  alias, 1 drivers
v000001ff2f9ae590_0 .net "forward_b", 1 0, L_000001ff2fb288d0;  alias, 1 drivers
v000001ff2f9ae6d0_0 .net "mem_fwd_a", 0 0, L_000001ff2fb62190;  1 drivers
v000001ff2f9ae810_0 .net "mem_fwd_b", 0 0, L_000001ff2fb616a0;  1 drivers
v000001ff2f9ae9f0_0 .net "mem_rd", 5 0, L_000001ff2fb29730;  alias, 1 drivers
v000001ff2f9aec70_0 .net "mem_reg_write", 0 0, v000001ff2fa54bc0_0;  1 drivers
v000001ff2f9aeef0_0 .net "wb_fwd_a", 0 0, L_000001ff2fb610f0;  1 drivers
v000001ff2f9ad230_0 .net "wb_fwd_b", 0 0, L_000001ff2fb62270;  1 drivers
v000001ff2fa48640_0 .net "wb_rd", 5 0, L_000001ff2fb29730;  alias, 1 drivers
v000001ff2fa4a4e0_0 .net "wb_reg_write", 0 0, v000001ff2fa54bc0_0;  alias, 1 drivers
L_000001ff2fb29870 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_a.addr_match, 1, L_000001ff2fb29690, L_000001ff2fb29730 (v000001ff2f9ae090_0, v000001ff2f9ae8b0_0) S_000001ff2fa1eb70;
L_000001ff2fb28dd0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_a.is_r0, 1, L_000001ff2fb29730 (v000001ff2f9aeb30_0) S_000001ff2fa1ee90;
L_000001ff2fb29cd0 .reduce/nor L_000001ff2fb28dd0;
L_000001ff2fb29c30 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_a.addr_match, 1, L_000001ff2fb297d0, L_000001ff2fb29730 (v000001ff2f9ae090_0, v000001ff2f9ae8b0_0) S_000001ff2fa1eb70;
L_000001ff2fb2ae50 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_a.is_r0, 1, L_000001ff2fb29730 (v000001ff2f9aeb30_0) S_000001ff2fa1ee90;
L_000001ff2fb29e10 .reduce/nor L_000001ff2fb2ae50;
L_000001ff2fb2a090 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_a.addr_match, 1, L_000001ff2fb29690, L_000001ff2fb29730 (v000001ff2f9ae090_0, v000001ff2f9ae8b0_0) S_000001ff2fa1eb70;
L_000001ff2fb2aef0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_a.is_r0, 1, L_000001ff2fb29730 (v000001ff2f9aeb30_0) S_000001ff2fa1ee90;
L_000001ff2fb2a3b0 .reduce/nor L_000001ff2fb2aef0;
L_000001ff2fb2a450 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_a.addr_match, 1, L_000001ff2fb297d0, L_000001ff2fb29730 (v000001ff2f9ae090_0, v000001ff2f9ae8b0_0) S_000001ff2fa1eb70;
L_000001ff2fb2a810 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_a.is_r0, 1, L_000001ff2fb29730 (v000001ff2f9aeb30_0) S_000001ff2fa1ee90;
L_000001ff2fb29a50 .reduce/nor L_000001ff2fb2a810;
L_000001ff2fb29910 .functor MUXZ 2, L_000001ff2fa73f68, L_000001ff2fa73f20, L_000001ff2fb610f0, C4<>;
L_000001ff2fb28790 .functor MUXZ 2, L_000001ff2fb29910, L_000001ff2fa73ed8, L_000001ff2fb62190, C4<>;
L_000001ff2fb2a8b0 .functor MUXZ 2, L_000001ff2fa74040, L_000001ff2fa73ff8, L_000001ff2fb62270, C4<>;
L_000001ff2fb288d0 .functor MUXZ 2, L_000001ff2fb2a8b0, L_000001ff2fa73fb0, L_000001ff2fb616a0, C4<>;
S_000001ff2fa1eb70 .scope autofunction.vec4.s1, "addr_match" "addr_match" 11 41, 11 41 0, S_000001ff2fa1e9e0;
 .timescale -9 -12;
v000001ff2f9ae090_0 .var "a", 5 0;
; Variable addr_match is vec4 return value of scope S_000001ff2fa1eb70
v000001ff2f9ae8b0_0 .var "b", 5 0;
TD_ternary_cpu_system.u_cpu.u_forward_unit_a.addr_match ;
    %load/vec4 v000001ff2f9ae090_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000001ff2f9ae8b0_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_35.178, 4;
    %load/vec4 v000001ff2f9ae090_0;
    %parti/s 2, 2, 3;
    %load/vec4 v000001ff2f9ae8b0_0;
    %parti/s 2, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.178;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_35.177, 8;
    %load/vec4 v000001ff2f9ae090_0;
    %parti/s 2, 4, 4;
    %load/vec4 v000001ff2f9ae8b0_0;
    %parti/s 2, 4, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.177;
    %ret/vec4 0, 0, 1;  Assign to addr_match (store_vec4_to_lval)
    %disable/flow S_000001ff2fa1eb70;
    %end;
S_000001ff2fa1ee90 .scope autofunction.vec4.s1, "is_r0" "is_r0" 11 46, 11 46 0, S_000001ff2fa1e9e0;
 .timescale -9 -12;
v000001ff2f9aeb30_0 .var "addr", 5 0;
; Variable is_r0 is vec4 return value of scope S_000001ff2fa1ee90
TD_ternary_cpu_system.u_cpu.u_forward_unit_a.is_r0 ;
    %load/vec4 v000001ff2f9aeb30_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_36.180, 4;
    %load/vec4 v000001ff2f9aeb30_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.180;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_36.179, 8;
    %load/vec4 v000001ff2f9aeb30_0;
    %parti/s 2, 4, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.179;
    %ret/vec4 0, 0, 1;  Assign to is_r0 (store_vec4_to_lval)
    %disable/flow S_000001ff2fa1ee90;
    %end;
S_000001ff2fa1f340 .scope module, "u_forward_unit_b" "ternary_forward_unit" 5 883, 11 14 0, S_000001ff2f9812d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "ex_rs1";
    .port_info 1 /INPUT 6 "ex_rs2";
    .port_info 2 /INPUT 6 "mem_rd";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 6 "wb_rd";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
L_000001ff2fb61320 .functor AND 1, v000001ff2fa54bc0_0, L_000001ff2fb29af0, C4<1>, C4<1>;
L_000001ff2fb611d0 .functor AND 1, L_000001ff2fb61320, L_000001ff2fb29b90, C4<1>, C4<1>;
L_000001ff2fb60b40 .functor AND 1, v000001ff2fa54bc0_0, L_000001ff2fb28c90, C4<1>, C4<1>;
L_000001ff2fb609f0 .functor AND 1, L_000001ff2fb60b40, L_000001ff2fb2a9f0, C4<1>, C4<1>;
L_000001ff2fb60c90 .functor AND 1, v000001ff2fa54bc0_0, L_000001ff2fb28d30, C4<1>, C4<1>;
L_000001ff2fb60f30 .functor AND 1, L_000001ff2fb60c90, L_000001ff2fb28e70, C4<1>, C4<1>;
L_000001ff2fb60fa0 .functor AND 1, v000001ff2fa54bc0_0, L_000001ff2fb28f10, C4<1>, C4<1>;
L_000001ff2fb60de0 .functor AND 1, L_000001ff2fb60fa0, L_000001ff2fb2b0d0, C4<1>, C4<1>;
v000001ff2fa494a0_0 .net *"_ivl_1", 0 0, L_000001ff2fb29af0;  1 drivers
v000001ff2fa4a3a0_0 .net *"_ivl_11", 0 0, L_000001ff2fb28c90;  1 drivers
v000001ff2fa48e60_0 .net *"_ivl_13", 0 0, L_000001ff2fb60b40;  1 drivers
v000001ff2fa499a0_0 .net *"_ivl_15", 0 0, L_000001ff2fb2a950;  1 drivers
v000001ff2fa4a300_0 .net *"_ivl_17", 0 0, L_000001ff2fb2a9f0;  1 drivers
v000001ff2fa48fa0_0 .net *"_ivl_21", 0 0, L_000001ff2fb28d30;  1 drivers
v000001ff2fa490e0_0 .net *"_ivl_23", 0 0, L_000001ff2fb60c90;  1 drivers
v000001ff2fa497c0_0 .net *"_ivl_25", 0 0, L_000001ff2fb2aa90;  1 drivers
v000001ff2fa49ea0_0 .net *"_ivl_27", 0 0, L_000001ff2fb28e70;  1 drivers
v000001ff2fa48780_0 .net *"_ivl_3", 0 0, L_000001ff2fb61320;  1 drivers
v000001ff2fa4a620_0 .net *"_ivl_31", 0 0, L_000001ff2fb28f10;  1 drivers
v000001ff2fa49a40_0 .net *"_ivl_33", 0 0, L_000001ff2fb60fa0;  1 drivers
v000001ff2fa4a760_0 .net *"_ivl_35", 0 0, L_000001ff2fb28fb0;  1 drivers
v000001ff2fa49f40_0 .net *"_ivl_37", 0 0, L_000001ff2fb2b0d0;  1 drivers
L_000001ff2fa74118 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ff2fa4a440_0 .net/2u *"_ivl_40", 1 0, L_000001ff2fa74118;  1 drivers
L_000001ff2fa74160 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ff2fa48b40_0 .net/2u *"_ivl_42", 1 0, L_000001ff2fa74160;  1 drivers
L_000001ff2fa741a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa48be0_0 .net/2u *"_ivl_44", 1 0, L_000001ff2fa741a8;  1 drivers
v000001ff2fa48140_0 .net *"_ivl_46", 1 0, L_000001ff2fb2b2b0;  1 drivers
v000001ff2fa49040_0 .net *"_ivl_5", 0 0, L_000001ff2fb28970;  1 drivers
L_000001ff2fa741f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ff2fa49e00_0 .net/2u *"_ivl_50", 1 0, L_000001ff2fa741f0;  1 drivers
L_000001ff2fa74238 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ff2fa481e0_0 .net/2u *"_ivl_52", 1 0, L_000001ff2fa74238;  1 drivers
L_000001ff2fa74280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff2fa49180_0 .net/2u *"_ivl_54", 1 0, L_000001ff2fa74280;  1 drivers
v000001ff2fa48f00_0 .net *"_ivl_56", 1 0, L_000001ff2fb2c4d0;  1 drivers
v000001ff2fa49540_0 .net *"_ivl_7", 0 0, L_000001ff2fb29b90;  1 drivers
v000001ff2fa48d20_0 .net "ex_rs1", 5 0, L_000001ff2fb28ab0;  alias, 1 drivers
v000001ff2fa49fe0_0 .net "ex_rs2", 5 0, L_000001ff2fb28b50;  alias, 1 drivers
v000001ff2fa486e0_0 .net "forward_a", 1 0, L_000001ff2fb2c930;  alias, 1 drivers
v000001ff2fa4a580_0 .net "forward_b", 1 0, L_000001ff2fb2cbb0;  alias, 1 drivers
v000001ff2fa49860_0 .net "mem_fwd_a", 0 0, L_000001ff2fb611d0;  1 drivers
v000001ff2fa4a6c0_0 .net "mem_fwd_b", 0 0, L_000001ff2fb609f0;  1 drivers
v000001ff2fa48280_0 .net "mem_rd", 5 0, L_000001ff2fb29730;  alias, 1 drivers
v000001ff2fa48dc0_0 .net "mem_reg_write", 0 0, v000001ff2fa54bc0_0;  alias, 1 drivers
v000001ff2fa49b80_0 .net "wb_fwd_a", 0 0, L_000001ff2fb60f30;  1 drivers
v000001ff2fa49220_0 .net "wb_fwd_b", 0 0, L_000001ff2fb60de0;  1 drivers
v000001ff2fa48000_0 .net "wb_rd", 5 0, L_000001ff2fb29730;  alias, 1 drivers
v000001ff2fa492c0_0 .net "wb_reg_write", 0 0, v000001ff2fa54bc0_0;  alias, 1 drivers
L_000001ff2fb29af0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_b.addr_match, 1, L_000001ff2fb28ab0, L_000001ff2fb29730 (v000001ff2fa48aa0_0, v000001ff2fa49400_0) S_000001ff2fa20dd0;
L_000001ff2fb28970 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_b.is_r0, 1, L_000001ff2fb29730 (v000001ff2fa488c0_0) S_000001ff2fa1e530;
L_000001ff2fb29b90 .reduce/nor L_000001ff2fb28970;
L_000001ff2fb28c90 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_b.addr_match, 1, L_000001ff2fb28b50, L_000001ff2fb29730 (v000001ff2fa48aa0_0, v000001ff2fa49400_0) S_000001ff2fa20dd0;
L_000001ff2fb2a950 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_b.is_r0, 1, L_000001ff2fb29730 (v000001ff2fa488c0_0) S_000001ff2fa1e530;
L_000001ff2fb2a9f0 .reduce/nor L_000001ff2fb2a950;
L_000001ff2fb28d30 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_b.addr_match, 1, L_000001ff2fb28ab0, L_000001ff2fb29730 (v000001ff2fa48aa0_0, v000001ff2fa49400_0) S_000001ff2fa20dd0;
L_000001ff2fb2aa90 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_b.is_r0, 1, L_000001ff2fb29730 (v000001ff2fa488c0_0) S_000001ff2fa1e530;
L_000001ff2fb28e70 .reduce/nor L_000001ff2fb2aa90;
L_000001ff2fb28f10 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_b.addr_match, 1, L_000001ff2fb28b50, L_000001ff2fb29730 (v000001ff2fa48aa0_0, v000001ff2fa49400_0) S_000001ff2fa20dd0;
L_000001ff2fb28fb0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_b.is_r0, 1, L_000001ff2fb29730 (v000001ff2fa488c0_0) S_000001ff2fa1e530;
L_000001ff2fb2b0d0 .reduce/nor L_000001ff2fb28fb0;
L_000001ff2fb2b2b0 .functor MUXZ 2, L_000001ff2fa741a8, L_000001ff2fa74160, L_000001ff2fb60f30, C4<>;
L_000001ff2fb2c930 .functor MUXZ 2, L_000001ff2fb2b2b0, L_000001ff2fa74118, L_000001ff2fb611d0, C4<>;
L_000001ff2fb2c4d0 .functor MUXZ 2, L_000001ff2fa74280, L_000001ff2fa74238, L_000001ff2fb60de0, C4<>;
L_000001ff2fb2cbb0 .functor MUXZ 2, L_000001ff2fb2c4d0, L_000001ff2fa741f0, L_000001ff2fb609f0, C4<>;
S_000001ff2fa20dd0 .scope autofunction.vec4.s1, "addr_match" "addr_match" 11 41, 11 41 0, S_000001ff2fa1f340;
 .timescale -9 -12;
v000001ff2fa48aa0_0 .var "a", 5 0;
; Variable addr_match is vec4 return value of scope S_000001ff2fa20dd0
v000001ff2fa49400_0 .var "b", 5 0;
TD_ternary_cpu_system.u_cpu.u_forward_unit_b.addr_match ;
    %load/vec4 v000001ff2fa48aa0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000001ff2fa49400_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_37.182, 4;
    %load/vec4 v000001ff2fa48aa0_0;
    %parti/s 2, 2, 3;
    %load/vec4 v000001ff2fa49400_0;
    %parti/s 2, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_37.182;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_37.181, 8;
    %load/vec4 v000001ff2fa48aa0_0;
    %parti/s 2, 4, 4;
    %load/vec4 v000001ff2fa49400_0;
    %parti/s 2, 4, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_37.181;
    %ret/vec4 0, 0, 1;  Assign to addr_match (store_vec4_to_lval)
    %disable/flow S_000001ff2fa20dd0;
    %end;
S_000001ff2fa1e530 .scope autofunction.vec4.s1, "is_r0" "is_r0" 11 46, 11 46 0, S_000001ff2fa1f340;
 .timescale -9 -12;
v000001ff2fa488c0_0 .var "addr", 5 0;
; Variable is_r0 is vec4 return value of scope S_000001ff2fa1e530
TD_ternary_cpu_system.u_cpu.u_forward_unit_b.is_r0 ;
    %load/vec4 v000001ff2fa488c0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_38.184, 4;
    %load/vec4 v000001ff2fa488c0_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_38.184;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_38.183, 8;
    %load/vec4 v000001ff2fa488c0_0;
    %parti/s 2, 4, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_38.183;
    %ret/vec4 0, 0, 1;  Assign to is_r0 (store_vec4_to_lval)
    %disable/flow S_000001ff2fa1e530;
    %end;
S_000001ff2fa1f980 .scope module, "u_hazard_unit_a" "ternary_hazard_unit" 5 846, 12 11 0, S_000001ff2f9812d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_rs1";
    .port_info 1 /INPUT 6 "id_rs2";
    .port_info 2 /INPUT 1 "id_uses_rs1";
    .port_info 3 /INPUT 1 "id_uses_rs2";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 1 "ex_reg_write";
    .port_info 6 /INPUT 1 "ex_mem_read";
    .port_info 7 /INPUT 6 "mem_rd";
    .port_info 8 /INPUT 1 "mem_reg_write";
    .port_info 9 /OUTPUT 1 "pc_stall";
    .port_info 10 /OUTPUT 1 "if_id_stall";
    .port_info 11 /OUTPUT 1 "id_ex_flush";
L_000001ff2fa73e00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ff2fb61fd0 .functor AND 1, L_000001ff2fa73e00, v000001ff2fa55b60_0, C4<1>, C4<1>;
L_000001ff2fb61c50 .functor AND 1, L_000001ff2fb61fd0, L_000001ff2fb28a10, C4<1>, C4<1>;
L_000001ff2fb614e0 .functor AND 1, L_000001ff2fb61c50, L_000001ff2fb2abd0, C4<1>, C4<1>;
L_000001ff2fb60910 .functor AND 1, L_000001ff2fb2a1d0, v000001ff2fa55b60_0, C4<1>, C4<1>;
L_000001ff2fb60980 .functor AND 1, L_000001ff2fb60910, L_000001ff2fb29410, C4<1>, C4<1>;
L_000001ff2fb60ad0 .functor AND 1, L_000001ff2fb60980, L_000001ff2fb2ac70, C4<1>, C4<1>;
L_000001ff2fb61da0 .functor AND 1, L_000001ff2fa73e00, v000001ff2fa54bc0_0, C4<1>, C4<1>;
L_000001ff2fb60c20 .functor AND 1, L_000001ff2fb61da0, L_000001ff2fb29550, C4<1>, C4<1>;
L_000001ff2fb61940 .functor AND 1, L_000001ff2fb60c20, L_000001ff2fb299b0, C4<1>, C4<1>;
L_000001ff2fb61240 .functor AND 1, L_000001ff2fb2a1d0, v000001ff2fa54bc0_0, C4<1>, C4<1>;
L_000001ff2fb61160 .functor AND 1, L_000001ff2fb61240, L_000001ff2fb2a270, C4<1>, C4<1>;
L_000001ff2fb60bb0 .functor AND 1, L_000001ff2fb61160, L_000001ff2fb29050, C4<1>, C4<1>;
L_000001ff2fb62040 .functor OR 1, L_000001ff2fb614e0, L_000001ff2fb60ad0, C4<0>, C4<0>;
L_000001ff2fb61630 .functor AND 1, v000001ff2fa569c0_0, L_000001ff2fb62040, C4<1>, C4<1>;
L_000001ff2fb61780 .functor BUFZ 1, L_000001ff2fb61630, C4<0>, C4<0>, C4<0>;
L_000001ff2fb620b0 .functor BUFZ 1, L_000001ff2fb61630, C4<0>, C4<0>, C4<0>;
L_000001ff2fb61390 .functor BUFZ 1, L_000001ff2fb61630, C4<0>, C4<0>, C4<0>;
v000001ff2fa49680_0 .net *"_ivl_1", 0 0, L_000001ff2fb61fd0;  1 drivers
v000001ff2fa48320_0 .net *"_ivl_13", 0 0, L_000001ff2fb60910;  1 drivers
v000001ff2fa49900_0 .net *"_ivl_15", 0 0, L_000001ff2fb29410;  1 drivers
v000001ff2fa485a0_0 .net *"_ivl_17", 0 0, L_000001ff2fb60980;  1 drivers
v000001ff2fa49720_0 .net *"_ivl_19", 0 0, L_000001ff2fb295f0;  1 drivers
v000001ff2fa49ae0_0 .net *"_ivl_21", 0 0, L_000001ff2fb2ac70;  1 drivers
v000001ff2fa49d60_0 .net *"_ivl_25", 0 0, L_000001ff2fb61da0;  1 drivers
v000001ff2fa483c0_0 .net *"_ivl_27", 0 0, L_000001ff2fb29550;  1 drivers
v000001ff2fa49c20_0 .net *"_ivl_29", 0 0, L_000001ff2fb60c20;  1 drivers
v000001ff2fa49cc0_0 .net *"_ivl_3", 0 0, L_000001ff2fb28a10;  1 drivers
v000001ff2fa4a080_0 .net *"_ivl_31", 0 0, L_000001ff2fb294b0;  1 drivers
v000001ff2fa48460_0 .net *"_ivl_33", 0 0, L_000001ff2fb299b0;  1 drivers
v000001ff2fa48500_0 .net *"_ivl_37", 0 0, L_000001ff2fb61240;  1 drivers
v000001ff2fa4a120_0 .net *"_ivl_39", 0 0, L_000001ff2fb2a270;  1 drivers
v000001ff2fa4a1c0_0 .net *"_ivl_41", 0 0, L_000001ff2fb61160;  1 drivers
v000001ff2fa4a260_0 .net *"_ivl_43", 0 0, L_000001ff2fb2adb0;  1 drivers
v000001ff2fa4af80_0 .net *"_ivl_45", 0 0, L_000001ff2fb29050;  1 drivers
v000001ff2fa4cf60_0 .net *"_ivl_49", 0 0, L_000001ff2fb62040;  1 drivers
v000001ff2fa4cc40_0 .net *"_ivl_5", 0 0, L_000001ff2fb61c50;  1 drivers
v000001ff2fa4cce0_0 .net *"_ivl_7", 0 0, L_000001ff2fb292d0;  1 drivers
v000001ff2fa4abc0_0 .net *"_ivl_9", 0 0, L_000001ff2fb2abd0;  1 drivers
v000001ff2fa4c380_0 .net "ex_mem_read", 0 0, v000001ff2fa569c0_0;  1 drivers
v000001ff2fa4b980_0 .net "ex_rd", 5 0, L_000001ff2fb29eb0;  alias, 1 drivers
v000001ff2fa4c7e0_0 .net "ex_reg_write", 0 0, v000001ff2fa55b60_0;  1 drivers
v000001ff2fa4ada0_0 .net "id_ex_flush", 0 0, L_000001ff2fb61390;  alias, 1 drivers
v000001ff2fa4bf20_0 .net "id_rs1", 5 0, L_000001ff2fb28bf0;  alias, 1 drivers
v000001ff2fa4c420_0 .net "id_rs2", 5 0, L_000001ff2fb29f50;  alias, 1 drivers
v000001ff2fa4aa80_0 .net "id_uses_rs1", 0 0, L_000001ff2fa73e00;  1 drivers
v000001ff2fa4ae40_0 .net "id_uses_rs2", 0 0, L_000001ff2fb2a1d0;  1 drivers
v000001ff2fa4c4c0_0 .net "if_id_stall", 0 0, L_000001ff2fb620b0;  alias, 1 drivers
v000001ff2fa4b8e0_0 .net "load_use_hazard", 0 0, L_000001ff2fb61630;  1 drivers
v000001ff2fa4ac60_0 .net "mem_rd", 5 0, L_000001ff2fb29730;  alias, 1 drivers
v000001ff2fa4c6a0_0 .net "mem_reg_write", 0 0, v000001ff2fa54bc0_0;  alias, 1 drivers
v000001ff2fa4c100_0 .net "pc_stall", 0 0, L_000001ff2fb61780;  alias, 1 drivers
v000001ff2fa4b5c0_0 .net "raw_hazard_ex_rs1", 0 0, L_000001ff2fb614e0;  1 drivers
v000001ff2fa4c600_0 .net "raw_hazard_ex_rs2", 0 0, L_000001ff2fb60ad0;  1 drivers
v000001ff2fa4cec0_0 .net "raw_hazard_mem_rs1", 0 0, L_000001ff2fb61940;  1 drivers
v000001ff2fa4ba20_0 .net "raw_hazard_mem_rs2", 0 0, L_000001ff2fb60bb0;  1 drivers
L_000001ff2fb28a10 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_hazard_unit_a.addr_match, 1, L_000001ff2fb28bf0, L_000001ff2fb29eb0 (v000001ff2fa48820_0, v000001ff2fa48960_0) S_000001ff2fa20790;
L_000001ff2fb292d0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_hazard_unit_a.is_r0, 1, L_000001ff2fb29eb0 (v000001ff2fa495e0_0) S_000001ff2fa1d8b0;
L_000001ff2fb2abd0 .reduce/nor L_000001ff2fb292d0;
L_000001ff2fb29410 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_hazard_unit_a.addr_match, 1, L_000001ff2fb29f50, L_000001ff2fb29eb0 (v000001ff2fa48820_0, v000001ff2fa48960_0) S_000001ff2fa20790;
L_000001ff2fb295f0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_hazard_unit_a.is_r0, 1, L_000001ff2fb29eb0 (v000001ff2fa495e0_0) S_000001ff2fa1d8b0;
L_000001ff2fb2ac70 .reduce/nor L_000001ff2fb295f0;
L_000001ff2fb29550 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_hazard_unit_a.addr_match, 1, L_000001ff2fb28bf0, L_000001ff2fb29730 (v000001ff2fa48820_0, v000001ff2fa48960_0) S_000001ff2fa20790;
L_000001ff2fb294b0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_hazard_unit_a.is_r0, 1, L_000001ff2fb29730 (v000001ff2fa495e0_0) S_000001ff2fa1d8b0;
L_000001ff2fb299b0 .reduce/nor L_000001ff2fb294b0;
L_000001ff2fb2a270 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_hazard_unit_a.addr_match, 1, L_000001ff2fb29f50, L_000001ff2fb29730 (v000001ff2fa48820_0, v000001ff2fa48960_0) S_000001ff2fa20790;
L_000001ff2fb2adb0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_hazard_unit_a.is_r0, 1, L_000001ff2fb29730 (v000001ff2fa495e0_0) S_000001ff2fa1d8b0;
L_000001ff2fb29050 .reduce/nor L_000001ff2fb2adb0;
S_000001ff2fa20790 .scope autofunction.vec4.s1, "addr_match" "addr_match" 12 36, 12 36 0, S_000001ff2fa1f980;
 .timescale -9 -12;
v000001ff2fa48820_0 .var "a", 5 0;
; Variable addr_match is vec4 return value of scope S_000001ff2fa20790
v000001ff2fa48960_0 .var "b", 5 0;
TD_ternary_cpu_system.u_cpu.u_hazard_unit_a.addr_match ;
    %load/vec4 v000001ff2fa48820_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000001ff2fa48960_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_39.186, 4;
    %load/vec4 v000001ff2fa48820_0;
    %parti/s 2, 2, 3;
    %load/vec4 v000001ff2fa48960_0;
    %parti/s 2, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_39.186;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_39.185, 8;
    %load/vec4 v000001ff2fa48820_0;
    %parti/s 2, 4, 4;
    %load/vec4 v000001ff2fa48960_0;
    %parti/s 2, 4, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_39.185;
    %ret/vec4 0, 0, 1;  Assign to addr_match (store_vec4_to_lval)
    %disable/flow S_000001ff2fa20790;
    %end;
S_000001ff2fa1d8b0 .scope autofunction.vec4.s1, "is_r0" "is_r0" 12 41, 12 41 0, S_000001ff2fa1f980;
 .timescale -9 -12;
v000001ff2fa495e0_0 .var "addr", 5 0;
; Variable is_r0 is vec4 return value of scope S_000001ff2fa1d8b0
TD_ternary_cpu_system.u_cpu.u_hazard_unit_a.is_r0 ;
    %load/vec4 v000001ff2fa495e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_40.188, 4;
    %load/vec4 v000001ff2fa495e0_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_40.188;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_40.187, 8;
    %load/vec4 v000001ff2fa495e0_0;
    %parti/s 2, 4, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_40.187;
    %ret/vec4 0, 0, 1;  Assign to is_r0 (store_vec4_to_lval)
    %disable/flow S_000001ff2fa1d8b0;
    %end;
S_000001ff2fa1f4d0 .scope module, "u_predictor_a" "ternary_branch_predictor" 5 408, 13 16 0, S_000001ff2f9812d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "is_branch";
    .port_info 1 /INPUT 4 "branch_offset";
    .port_info 2 /OUTPUT 1 "predict_taken";
L_000001ff2f5c4300 .functor AND 1, v000001ff2f9a84b0_0, v000001ff2fa4aee0_0, C4<1>, C4<1>;
v000001ff2fa4bac0_0 .net "branch_offset", 3 0, L_000001ff2fb0c4f0;  alias, 1 drivers
v000001ff2fa4b660_0 .net "is_branch", 0 0, v000001ff2f9a84b0_0;  alias, 1 drivers
v000001ff2fa4aee0_0 .var "offset_is_negative", 0 0;
v000001ff2fa4c2e0_0 .net "predict_taken", 0 0, L_000001ff2f5c4300;  alias, 1 drivers
E_000001ff2f794f80 .event anyedge, v000001ff2f9a82d0_0, v000001ff2f9a82d0_0;
S_000001ff2fa202e0 .scope module, "u_predictor_b" "ternary_branch_predictor" 5 414, 13 16 0, S_000001ff2f9812d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "is_branch";
    .port_info 1 /INPUT 4 "branch_offset";
    .port_info 2 /OUTPUT 1 "predict_taken";
L_000001ff2f5c64b0 .functor AND 1, v000001ff2f9aa990_0, v000001ff2fa4a8a0_0, C4<1>, C4<1>;
v000001ff2fa4c1a0_0 .net "branch_offset", 3 0, L_000001ff2fb0ac90;  alias, 1 drivers
v000001ff2fa4c560_0 .net "is_branch", 0 0, v000001ff2f9aa990_0;  alias, 1 drivers
v000001ff2fa4a8a0_0 .var "offset_is_negative", 0 0;
v000001ff2fa4cb00_0 .net "predict_taken", 0 0, L_000001ff2f5c64b0;  alias, 1 drivers
E_000001ff2f795440 .event anyedge, v000001ff2f9aedb0_0, v000001ff2f9aedb0_0;
S_000001ff2fa1ed00 .scope module, "u_regfile" "ternary_regfile" 5 430, 14 12 0, S_000001ff2f9812d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "rs1_a_addr";
    .port_info 3 /OUTPUT 54 "rs1_a_data";
    .port_info 4 /INPUT 4 "rs2_a_addr";
    .port_info 5 /OUTPUT 54 "rs2_a_data";
    .port_info 6 /INPUT 4 "rs1_b_addr";
    .port_info 7 /OUTPUT 54 "rs1_b_data";
    .port_info 8 /INPUT 4 "rs2_b_addr";
    .port_info 9 /OUTPUT 54 "rs2_b_data";
    .port_info 10 /INPUT 4 "rd_a_addr";
    .port_info 11 /INPUT 54 "rd_a_data";
    .port_info 12 /INPUT 1 "we_a";
    .port_info 13 /INPUT 4 "rd_b_addr";
    .port_info 14 /INPUT 54 "rd_b_data";
    .port_info 15 /INPUT 1 "we_b";
    .port_info 16 /INPUT 4 "dbg_reg_idx";
    .port_info 17 /OUTPUT 54 "dbg_reg_data";
P_000001ff2f335bf0 .param/l "NUM_REGS" 0 14 15, +C4<00000000000000000000000000001001>;
P_000001ff2f335c28 .param/l "TRIT_WIDTH" 0 14 16, +C4<00000000000000000000000000011011>;
L_000001ff2f23a8f0 .functor OR 1, L_000001ff2fb0dd50, L_000001ff2fb0d0d0, C4<0>, C4<0>;
v000001ff2fa4d8c0_0 .net/2u *"_ivl_100", 31 0, L_000001ff2fb0d670;  1 drivers
v000001ff2fa4d500_0 .net *"_ivl_103", 31 0, L_000001ff2fb0e430;  1 drivers
L_000001ff2fa735d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff2fa4f300_0 .net *"_ivl_106", 27 0, L_000001ff2fa735d8;  1 drivers
L_000001ff2fa73620 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff2fa4f1c0_0 .net/2u *"_ivl_107", 31 0, L_000001ff2fa73620;  1 drivers
v000001ff2fa4ddc0_0 .net *"_ivl_109", 0 0, L_000001ff2fb0dd50;  1 drivers
v000001ff2fa4d960_0 .net *"_ivl_111", 31 0, L_000001ff2fb0f150;  1 drivers
L_000001ff2fa73668 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff2fa4d5a0_0 .net *"_ivl_114", 27 0, L_000001ff2fa73668;  1 drivers
L_000001ff2fa736b0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v000001ff2fa4d780_0 .net/2u *"_ivl_115", 31 0, L_000001ff2fa736b0;  1 drivers
v000001ff2fa4dc80_0 .net *"_ivl_117", 0 0, L_000001ff2fb0d0d0;  1 drivers
v000001ff2fa4dfa0_0 .net *"_ivl_120", 0 0, L_000001ff2f23a8f0;  1 drivers
v000001ff2fa4d140_0 .net *"_ivl_121", 53 0, L_000001ff2fb0d710;  1 drivers
v000001ff2fa4e040_0 .net *"_ivl_123", 4 0, L_000001ff2fb0f330;  1 drivers
L_000001ff2fa736f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ff2fa4ee00_0 .net *"_ivl_126", 0 0, L_000001ff2fa736f8;  1 drivers
v000001ff2fa4d1e0_0 .net/2u *"_ivl_56", 31 0, L_000001ff2fb0f010;  1 drivers
L_000001ff2fa734b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff2fa4e0e0_0 .net/2s *"_ivl_57", 31 0, L_000001ff2fa734b8;  1 drivers
v000001ff2fa4de60_0 .net *"_ivl_59", 0 0, L_000001ff2fb0d350;  1 drivers
v000001ff2fa4e7c0_0 .net *"_ivl_61", 53 0, L_000001ff2fb0e930;  1 drivers
v000001ff2fa4d640_0 .net/2u *"_ivl_64", 31 0, L_000001ff2fb0d3f0;  1 drivers
v000001ff2fa4d6e0_0 .net/2u *"_ivl_68", 31 0, L_000001ff2fb0d530;  1 drivers
L_000001ff2fa73500 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff2fa4e180_0 .net/2s *"_ivl_69", 31 0, L_000001ff2fa73500;  1 drivers
v000001ff2fa4e540_0 .net *"_ivl_71", 0 0, L_000001ff2fb0ee30;  1 drivers
v000001ff2fa4e860_0 .net *"_ivl_73", 53 0, L_000001ff2fb0d490;  1 drivers
v000001ff2fa4f6c0_0 .net/2u *"_ivl_76", 31 0, L_000001ff2fb0f290;  1 drivers
v000001ff2fa4d820_0 .net/2u *"_ivl_80", 31 0, L_000001ff2fb0d2b0;  1 drivers
L_000001ff2fa73548 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff2fa4eb80_0 .net/2s *"_ivl_81", 31 0, L_000001ff2fa73548;  1 drivers
v000001ff2fa4f4e0_0 .net *"_ivl_83", 0 0, L_000001ff2fb0d5d0;  1 drivers
v000001ff2fa4f260_0 .net *"_ivl_85", 53 0, L_000001ff2fb0da30;  1 drivers
v000001ff2fa4f580_0 .net/2u *"_ivl_88", 31 0, L_000001ff2fb0ef70;  1 drivers
v000001ff2fa4dbe0_0 .net/2u *"_ivl_92", 31 0, L_000001ff2fb0f5b0;  1 drivers
L_000001ff2fa73590 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff2fa4f3a0_0 .net/2s *"_ivl_93", 31 0, L_000001ff2fa73590;  1 drivers
v000001ff2fa4dd20_0 .net *"_ivl_95", 0 0, L_000001ff2fb0d990;  1 drivers
v000001ff2fa4f080_0 .net *"_ivl_97", 53 0, L_000001ff2fb0f1f0;  1 drivers
v000001ff2fa4da00_0 .net "clk", 0 0, o000001ff2f9d3638;  alias, 0 drivers
v000001ff2fa4df00_0 .net "dbg_reg_data", 53 0, L_000001ff2fb0ea70;  alias, 1 drivers
v000001ff2fa4daa0_0 .net "dbg_reg_idx", 3 0, L_000001ff2fb2ced0;  alias, 1 drivers
v000001ff2fa4e5e0_0 .net "rd_a_addr", 3 0, v000001ff2fa566a0_0;  1 drivers
v000001ff2fa4e220_0 .net "rd_a_data", 53 0, L_000001ff2fb0dc10;  alias, 1 drivers
v000001ff2fa4e9a0_0 .net "rd_b_addr", 3 0, v000001ff2fa56e20_0;  1 drivers
v000001ff2fa4f620_0 .net "rd_b_data", 53 0, L_000001ff2fb08ad0;  alias, 1 drivers
v000001ff2fa4e360 .array "regs", 0 8, 53 0;
v000001ff2fa4d280_0 .net "rs1_a_addr", 3 0, L_000001ff2fb0cdb0;  alias, 1 drivers
v000001ff2fa4e900_0 .net "rs1_a_data", 53 0, L_000001ff2fb0d210;  alias, 1 drivers
v000001ff2fa4eea0_0 .net "rs1_b_addr", 3 0, L_000001ff2fb0b690;  alias, 1 drivers
v000001ff2fa4db40_0 .net "rs1_b_data", 53 0, L_000001ff2fb0f6f0;  alias, 1 drivers
v000001ff2fa4ef40_0 .net "rs2_a_addr", 3 0, L_000001ff2fb0c4f0;  alias, 1 drivers
v000001ff2fa4ed60_0 .net "rs2_a_data", 53 0, L_000001ff2fb0f0b0;  alias, 1 drivers
v000001ff2fa4e400_0 .net "rs2_b_addr", 3 0, L_000001ff2fb0ac90;  alias, 1 drivers
v000001ff2fa4f760_0 .net "rs2_b_data", 53 0, L_000001ff2fb0e070;  alias, 1 drivers
v000001ff2fa4ea40_0 .net "rst_n", 0 0, o000001ff2f9d3848;  alias, 0 drivers
v000001ff2fa4e4a0_0 .net "we_a", 0 0, L_000001ff2f23ab90;  alias, 1 drivers
v000001ff2fa4e680_0 .net "we_b", 0 0, L_000001ff2fb61cc0;  alias, 1 drivers
v000001ff2fa4efe0_0 .net "zero_val", 53 0, L_000001ff2fb0b4b0;  1 drivers
E_000001ff2f7957c0/0 .event negedge, v000001ff2fa4ea40_0;
E_000001ff2f7957c0/1 .event posedge, v000001ff2fa4da00_0;
E_000001ff2f7957c0 .event/or E_000001ff2f7957c0/0, E_000001ff2f7957c0/1;
L_000001ff2fa72d20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa72d68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa72db0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa72df8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_000001ff2fb0b4b0_0_0 .concat8 [ 2 2 2 2], L_000001ff2fa72d20, L_000001ff2fa72d68, L_000001ff2fa72db0, L_000001ff2fa72df8;
L_000001ff2fa72e40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa72e88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa72ed0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa72f18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_000001ff2fb0b4b0_0_4 .concat8 [ 2 2 2 2], L_000001ff2fa72e40, L_000001ff2fa72e88, L_000001ff2fa72ed0, L_000001ff2fa72f18;
L_000001ff2fa72f60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa72fa8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa72ff0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa73038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_000001ff2fb0b4b0_0_8 .concat8 [ 2 2 2 2], L_000001ff2fa72f60, L_000001ff2fa72fa8, L_000001ff2fa72ff0, L_000001ff2fa73038;
L_000001ff2fa73080 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa730c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa73110 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa73158 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_000001ff2fb0b4b0_0_12 .concat8 [ 2 2 2 2], L_000001ff2fa73080, L_000001ff2fa730c8, L_000001ff2fa73110, L_000001ff2fa73158;
L_000001ff2fa731a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa731e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa73230 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa73278 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_000001ff2fb0b4b0_0_16 .concat8 [ 2 2 2 2], L_000001ff2fa731a0, L_000001ff2fa731e8, L_000001ff2fa73230, L_000001ff2fa73278;
L_000001ff2fa732c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa73308 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa73350 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa73398 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_000001ff2fb0b4b0_0_20 .concat8 [ 2 2 2 2], L_000001ff2fa732c0, L_000001ff2fa73308, L_000001ff2fa73350, L_000001ff2fa73398;
L_000001ff2fa733e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa73428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000001ff2fa73470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_000001ff2fb0b4b0_0_24 .concat8 [ 2 2 2 0], L_000001ff2fa733e0, L_000001ff2fa73428, L_000001ff2fa73470;
LS_000001ff2fb0b4b0_1_0 .concat8 [ 8 8 8 8], LS_000001ff2fb0b4b0_0_0, LS_000001ff2fb0b4b0_0_4, LS_000001ff2fb0b4b0_0_8, LS_000001ff2fb0b4b0_0_12;
LS_000001ff2fb0b4b0_1_4 .concat8 [ 8 8 6 0], LS_000001ff2fb0b4b0_0_16, LS_000001ff2fb0b4b0_0_20, LS_000001ff2fb0b4b0_0_24;
L_000001ff2fb0b4b0 .concat8 [ 32 22 0 0], LS_000001ff2fb0b4b0_1_0, LS_000001ff2fb0b4b0_1_4;
L_000001ff2fb0f010 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, 32, L_000001ff2fb0cdb0 (v000001ff2fa4e2c0_0) S_000001ff2fa22090;
L_000001ff2fb0d350 .cmp/eq 32, L_000001ff2fb0f010, L_000001ff2fa734b8;
L_000001ff2fb0e930 .array/port v000001ff2fa4e360, L_000001ff2fb0d3f0;
L_000001ff2fb0d3f0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, 32, L_000001ff2fb0cdb0 (v000001ff2fa4e2c0_0) S_000001ff2fa22090;
L_000001ff2fb0d210 .functor MUXZ 54, L_000001ff2fb0e930, L_000001ff2fb0b4b0, L_000001ff2fb0d350, C4<>;
L_000001ff2fb0d530 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, 32, L_000001ff2fb0c4f0 (v000001ff2fa4e2c0_0) S_000001ff2fa22090;
L_000001ff2fb0ee30 .cmp/eq 32, L_000001ff2fb0d530, L_000001ff2fa73500;
L_000001ff2fb0d490 .array/port v000001ff2fa4e360, L_000001ff2fb0f290;
L_000001ff2fb0f290 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, 32, L_000001ff2fb0c4f0 (v000001ff2fa4e2c0_0) S_000001ff2fa22090;
L_000001ff2fb0f0b0 .functor MUXZ 54, L_000001ff2fb0d490, L_000001ff2fb0b4b0, L_000001ff2fb0ee30, C4<>;
L_000001ff2fb0d2b0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, 32, L_000001ff2fb0b690 (v000001ff2fa4e2c0_0) S_000001ff2fa22090;
L_000001ff2fb0d5d0 .cmp/eq 32, L_000001ff2fb0d2b0, L_000001ff2fa73548;
L_000001ff2fb0da30 .array/port v000001ff2fa4e360, L_000001ff2fb0ef70;
L_000001ff2fb0ef70 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, 32, L_000001ff2fb0b690 (v000001ff2fa4e2c0_0) S_000001ff2fa22090;
L_000001ff2fb0f6f0 .functor MUXZ 54, L_000001ff2fb0da30, L_000001ff2fb0b4b0, L_000001ff2fb0d5d0, C4<>;
L_000001ff2fb0f5b0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, 32, L_000001ff2fb0ac90 (v000001ff2fa4e2c0_0) S_000001ff2fa22090;
L_000001ff2fb0d990 .cmp/eq 32, L_000001ff2fb0f5b0, L_000001ff2fa73590;
L_000001ff2fb0f1f0 .array/port v000001ff2fa4e360, L_000001ff2fb0d670;
L_000001ff2fb0d670 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, 32, L_000001ff2fb0ac90 (v000001ff2fa4e2c0_0) S_000001ff2fa22090;
L_000001ff2fb0e070 .functor MUXZ 54, L_000001ff2fb0f1f0, L_000001ff2fb0b4b0, L_000001ff2fb0d990, C4<>;
L_000001ff2fb0e430 .concat [ 4 28 0 0], L_000001ff2fb2ced0, L_000001ff2fa735d8;
L_000001ff2fb0dd50 .cmp/eq 32, L_000001ff2fb0e430, L_000001ff2fa73620;
L_000001ff2fb0f150 .concat [ 4 28 0 0], L_000001ff2fb2ced0, L_000001ff2fa73668;
L_000001ff2fb0d0d0 .cmp/ge 32, L_000001ff2fb0f150, L_000001ff2fa736b0;
L_000001ff2fb0d710 .array/port v000001ff2fa4e360, L_000001ff2fb0f330;
L_000001ff2fb0f330 .concat [ 4 1 0 0], L_000001ff2fb2ced0, L_000001ff2fa736f8;
L_000001ff2fb0ea70 .functor MUXZ 54, L_000001ff2fb0d710, L_000001ff2fb0b4b0, L_000001ff2f23a8f0, C4<>;
S_000001ff2fa1e850 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 14 145, 14 145 0, S_000001ff2fa1ed00;
 .timescale 0 0;
v000001ff2fa4bc00_0 .var/2s "i", 31 0;
S_000001ff2fa20470 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 14 146, 14 146 0, S_000001ff2fa1e850;
 .timescale 0 0;
v000001ff2fa4c740_0 .var/2s "j", 31 0;
S_000001ff2fa1f020 .scope task, "display_regs" "display_regs" 14 185, 14 185 0, S_000001ff2fa1ed00;
 .timescale 0 0;
TD_ternary_cpu_system.u_cpu.u_regfile.display_regs ;
    %vpi_call/w 14 186 "$display", "=== Register File ===" {0 0 0};
    %fork t_5, S_000001ff2fa1f660;
    %jmp t_4;
    .scope S_000001ff2fa1f660;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2fa4ad00_0, 0, 32;
T_41.189 ;
    %load/vec4 v000001ff2fa4ad00_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_41.190, 5;
    %alloc S_000001ff2fa21be0;
    %load/vec4 v000001ff2fa4ad00_0;
    %store/vec4 v000001ff2fa4bde0_0, 0, 32;
    %callf/str TD_ternary_cpu_system.u_cpu.u_regfile.reg_to_string, S_000001ff2fa21be0;
    %free S_000001ff2fa21be0;
    %alloc S_000001ff2f14ffe0;
    %ix/getv/s 4, v000001ff2fa4ad00_0;
    %load/vec4a v000001ff2fa4e360, 4;
    %store/vec4 v000001ff2f7e3930_0, 0, 54;
    %callf/vec4 TD_ternary_pkg.ternary_to_bin, S_000001ff2f14ffe0;
    %free S_000001ff2f14ffe0;
    %vpi_call/w 14 188 "$display", "R%0d: %s (dec: %0d)", v000001ff2fa4ad00_0, S<0,str>, S<0,vec4,s32> {1 0 1};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2fa4ad00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2fa4ad00_0, 0, 32;
    %jmp T_41.189;
T_41.190 ;
    %end;
    .scope S_000001ff2fa1f020;
t_4 %join;
    %vpi_call/w 14 191 "$display", "====================" {0 0 0};
    %end;
S_000001ff2fa1f660 .scope begin, "$ivl_for_loop10" "$ivl_for_loop10" 14 187, 14 187 0, S_000001ff2fa1f020;
 .timescale 0 0;
v000001ff2fa4ad00_0 .var/2s "i", 31 0;
S_000001ff2fa1e210 .scope generate, "gen_zero[0]" "gen_zero[0]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f796040 .param/l "gi" 0 14 109, +C4<00>;
v000001ff2fa4b700_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa72d20;  1 drivers
S_000001ff2fa1ffc0 .scope generate, "gen_zero[1]" "gen_zero[1]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f7959c0 .param/l "gi" 0 14 109, +C4<01>;
v000001ff2fa4cd80_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa72d68;  1 drivers
S_000001ff2fa1f1b0 .scope generate, "gen_zero[2]" "gen_zero[2]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795640 .param/l "gi" 0 14 109, +C4<010>;
v000001ff2fa4a800_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa72db0;  1 drivers
S_000001ff2fa20920 .scope generate, "gen_zero[3]" "gen_zero[3]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795480 .param/l "gi" 0 14 109, +C4<011>;
v000001ff2fa4b7a0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa72df8;  1 drivers
S_000001ff2fa1e3a0 .scope generate, "gen_zero[4]" "gen_zero[4]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795300 .param/l "gi" 0 14 109, +C4<0100>;
v000001ff2fa4bfc0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa72e40;  1 drivers
S_000001ff2fa20f60 .scope generate, "gen_zero[5]" "gen_zero[5]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795800 .param/l "gi" 0 14 109, +C4<0101>;
v000001ff2fa4ab20_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa72e88;  1 drivers
S_000001ff2fa20ab0 .scope generate, "gen_zero[6]" "gen_zero[6]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795e40 .param/l "gi" 0 14 109, +C4<0110>;
v000001ff2fa4c240_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa72ed0;  1 drivers
S_000001ff2fa1f7f0 .scope generate, "gen_zero[7]" "gen_zero[7]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795f80 .param/l "gi" 0 14 109, +C4<0111>;
v000001ff2fa4c920_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa72f18;  1 drivers
S_000001ff2fa210f0 .scope generate, "gen_zero[8]" "gen_zero[8]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795bc0 .param/l "gi" 0 14 109, +C4<01000>;
v000001ff2fa4b2a0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa72f60;  1 drivers
S_000001ff2fa1d270 .scope generate, "gen_zero[9]" "gen_zero[9]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795180 .param/l "gi" 0 14 109, +C4<01001>;
v000001ff2fa4bca0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa72fa8;  1 drivers
S_000001ff2fa1da40 .scope generate, "gen_zero[10]" "gen_zero[10]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795e80 .param/l "gi" 0 14 109, +C4<01010>;
v000001ff2fa4c880_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa72ff0;  1 drivers
S_000001ff2fa1fb10 .scope generate, "gen_zero[11]" "gen_zero[11]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795c80 .param/l "gi" 0 14 109, +C4<01011>;
v000001ff2fa4b0c0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa73038;  1 drivers
S_000001ff2fa1dbd0 .scope generate, "gen_zero[12]" "gen_zero[12]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795340 .param/l "gi" 0 14 109, +C4<01100>;
v000001ff2fa4cba0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa73080;  1 drivers
S_000001ff2fa1fca0 .scope generate, "gen_zero[13]" "gen_zero[13]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f796100 .param/l "gi" 0 14 109, +C4<01101>;
v000001ff2fa4c9c0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa730c8;  1 drivers
S_000001ff2fa21280 .scope generate, "gen_zero[14]" "gen_zero[14]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795ac0 .param/l "gi" 0 14 109, +C4<01110>;
v000001ff2fa4b020_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa73110;  1 drivers
S_000001ff2fa1d720 .scope generate, "gen_zero[15]" "gen_zero[15]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795b00 .param/l "gi" 0 14 109, +C4<01111>;
v000001ff2fa4ca60_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa73158;  1 drivers
S_000001ff2fa1fe30 .scope generate, "gen_zero[16]" "gen_zero[16]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795840 .param/l "gi" 0 14 109, +C4<010000>;
v000001ff2fa4a940_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa731a0;  1 drivers
S_000001ff2fa20150 .scope generate, "gen_zero[17]" "gen_zero[17]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f7954c0 .param/l "gi" 0 14 109, +C4<010001>;
v000001ff2fa4a9e0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa731e8;  1 drivers
S_000001ff2fa21410 .scope generate, "gen_zero[18]" "gen_zero[18]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795c00 .param/l "gi" 0 14 109, +C4<010010>;
v000001ff2fa4c060_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa73230;  1 drivers
S_000001ff2fa1d400 .scope generate, "gen_zero[19]" "gen_zero[19]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795540 .param/l "gi" 0 14 109, +C4<010011>;
v000001ff2fa4b160_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa73278;  1 drivers
S_000001ff2fa215a0 .scope generate, "gen_zero[20]" "gen_zero[20]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795680 .param/l "gi" 0 14 109, +C4<010100>;
v000001ff2fa4b840_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa732c0;  1 drivers
S_000001ff2fa1def0 .scope generate, "gen_zero[21]" "gen_zero[21]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795280 .param/l "gi" 0 14 109, +C4<010101>;
v000001ff2fa4b340_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa73308;  1 drivers
S_000001ff2fa1d590 .scope generate, "gen_zero[22]" "gen_zero[22]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795ec0 .param/l "gi" 0 14 109, +C4<010110>;
v000001ff2fa4b200_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa73350;  1 drivers
S_000001ff2fa21730 .scope generate, "gen_zero[23]" "gen_zero[23]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f7960c0 .param/l "gi" 0 14 109, +C4<010111>;
v000001ff2fa4b3e0_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa73398;  1 drivers
S_000001ff2fa218c0 .scope generate, "gen_zero[24]" "gen_zero[24]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f796140 .param/l "gi" 0 14 109, +C4<011000>;
v000001ff2fa4bd40_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa733e0;  1 drivers
S_000001ff2fa21a50 .scope generate, "gen_zero[25]" "gen_zero[25]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795900 .param/l "gi" 0 14 109, +C4<011001>;
v000001ff2fa4ce20_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa73428;  1 drivers
S_000001ff2fa21d70 .scope generate, "gen_zero[26]" "gen_zero[26]" 14 109, 14 109 0, S_000001ff2fa1ed00;
 .timescale 0 0;
P_000001ff2f795880 .param/l "gi" 0 14 109, +C4<011010>;
v000001ff2fa4b480_0 .net/2u *"_ivl_0", 1 0, L_000001ff2fa73470;  1 drivers
S_000001ff2fa21be0 .scope autofunction.str, "reg_to_string" "reg_to_string" 14 170, 14 170 0, S_000001ff2fa1ed00;
 .timescale 0 0;
v000001ff2fa4bde0_0 .var/2s "idx", 31 0;
; Variable reg_to_string is string return value of scope S_000001ff2fa21be0
v000001ff2fa4d3c0_0 .var/str "s";
TD_ternary_cpu_system.u_cpu.u_regfile.reg_to_string ;
    %pushi/str "";
    %store/str v000001ff2fa4d3c0_0;
    %fork t_7, S_000001ff2fa21f00;
    %jmp t_6;
    .scope S_000001ff2fa21f00;
t_7 ;
    %pushi/vec4 26, 0, 32;
    %store/vec4 v000001ff2fa4b520_0, 0, 32;
T_42.191 ;
    %load/vec4 v000001ff2fa4b520_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_42.192, 5;
    %ix/getv/s 4, v000001ff2fa4bde0_0;
    %load/vec4a v000001ff2fa4e360, 4;
    %load/vec4 v000001ff2fa4b520_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.193, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.194, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.195, 6;
    %load/str v000001ff2fa4d3c0_0;
    %concati/str "?";
    %store/str v000001ff2fa4d3c0_0;
    %jmp T_42.197;
T_42.193 ;
    %load/str v000001ff2fa4d3c0_0;
    %concati/str "-";
    %store/str v000001ff2fa4d3c0_0;
    %jmp T_42.197;
T_42.194 ;
    %load/str v000001ff2fa4d3c0_0;
    %concati/str "0";
    %store/str v000001ff2fa4d3c0_0;
    %jmp T_42.197;
T_42.195 ;
    %load/str v000001ff2fa4d3c0_0;
    %concati/str "+";
    %store/str v000001ff2fa4d3c0_0;
    %jmp T_42.197;
T_42.197 ;
    %pop/vec4 1;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v000001ff2fa4b520_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v000001ff2fa4b520_0, 0, 32;
    %jmp T_42.191;
T_42.192 ;
    %end;
    .scope S_000001ff2fa21be0;
t_6 %join;
    %load/str v000001ff2fa4d3c0_0;
    %ret/str 0; Assign to reg_to_string
    %disable/flow S_000001ff2fa21be0;
    %end;
S_000001ff2fa21f00 .scope autobegin, "$ivl_for_loop9" "$ivl_for_loop9" 14 173, 14 173 0, S_000001ff2fa21be0;
 .timescale 0 0;
v000001ff2fa4b520_0 .var/2s "i", 31 0;
S_000001ff2fa22090 .scope autofunction.vec2.u32, "trit2_to_index" "trit2_to_index" 14 79, 14 79 0, S_000001ff2fa1ed00;
 .timescale 0 0;
v000001ff2fa4e2c0_0 .var "addr", 3 0;
v000001ff2fa4eae0_0 .var/2s "result", 31 0;
; Variable trit2_to_index is bool return value of scope S_000001ff2fa22090
v000001ff2fa4d460_0 .var/2s "val0", 31 0;
v000001ff2fa4f440_0 .var/2s "val1", 31 0;
TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index ;
    %load/vec4 v000001ff2fa4e2c0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.198, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.199, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.200, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2fa4d460_0, 0, 32;
    %jmp T_43.202;
T_43.198 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2fa4d460_0, 0, 32;
    %jmp T_43.202;
T_43.199 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001ff2fa4d460_0, 0, 32;
    %jmp T_43.202;
T_43.200 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001ff2fa4d460_0, 0, 32;
    %jmp T_43.202;
T_43.202 ;
    %pop/vec4 1;
    %load/vec4 v000001ff2fa4e2c0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.203, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.204, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.205, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2fa4f440_0, 0, 32;
    %jmp T_43.207;
T_43.203 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2fa4f440_0, 0, 32;
    %jmp T_43.207;
T_43.204 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001ff2fa4f440_0, 0, 32;
    %jmp T_43.207;
T_43.205 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000001ff2fa4f440_0, 0, 32;
    %jmp T_43.207;
T_43.207 ;
    %pop/vec4 1;
    %load/vec4 v000001ff2fa4d460_0;
    %load/vec4 v000001ff2fa4f440_0;
    %add;
    %cast2;
    %store/vec4 v000001ff2fa4eae0_0, 0, 32;
    %load/vec4 v000001ff2fa4eae0_0;
    %cmpi/s 9, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_43.208, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2fa4eae0_0, 0, 32;
T_43.208 ;
    %load/vec4 v000001ff2fa4eae0_0;
    %ret/vec4 0, 0, 32;  Assign to trit2_to_index (store_vec4_to_lval)
    %disable/flow S_000001ff2fa22090;
    %end;
S_000001ff2fa1e080 .scope module, "u_memory" "ternary_memory" 16 97, 17 9 0, S_000001ff2f2325b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "imem_addr";
    .port_info 3 /OUTPUT 36 "imem_data";
    .port_info 4 /INPUT 18 "dmem_addr";
    .port_info 5 /INPUT 54 "dmem_wdata";
    .port_info 6 /OUTPUT 54 "dmem_rdata";
    .port_info 7 /INPUT 1 "dmem_we";
    .port_info 8 /INPUT 1 "dmem_re";
P_000001ff2fa6a390 .param/l "ADDR_WIDTH" 0 17 15, +C4<00000000000000000000000000001001>;
P_000001ff2fa6a3c8 .param/l "DMEM_DEPTH" 0 17 14, +C4<00000000000000000000001011011001>;
P_000001ff2fa6a400 .param/l "IMEM_DEPTH" 0 17 13, +C4<00000000000000000000000011110011>;
P_000001ff2fa6a438 .param/l "TRIT_WIDTH" 0 17 12, +C4<00000000000000000000000000011011>;
v000001ff2fa5aa20_0 .net "clk", 0 0, o000001ff2f9d3638;  alias, 0 drivers
v000001ff2fa5ba60 .array "dmem", 0 728, 53 0;
v000001ff2fa5afc0_0 .net "dmem_addr", 17 0, L_000001ff2fb2a6d0;  alias, 1 drivers
v000001ff2fa5b920_0 .var "dmem_rdata", 53 0;
v000001ff2fa5a340_0 .net "dmem_re", 0 0, L_000001ff2fb62430;  alias, 1 drivers
v000001ff2fa59d00_0 .net "dmem_wdata", 53 0, L_000001ff2fb2a310;  alias, 1 drivers
v000001ff2fa5a840_0 .net "dmem_we", 0 0, L_000001ff2fb62350;  alias, 1 drivers
v000001ff2fa59f80 .array "imem", 0 242, 17 0;
v000001ff2fa59800_0 .net "imem_addr", 15 0, L_000001ff2f8415d0;  alias, 1 drivers
v000001ff2fa5b1a0_0 .var "imem_data", 35 0;
v000001ff2fa5a3e0_0 .net "rst_n", 0 0, o000001ff2f9d3848;  alias, 0 drivers
E_000001ff2f795c40 .event posedge, v000001ff2fa4da00_0;
v000001ff2fa5ba60_0 .array/port v000001ff2fa5ba60, 0;
v000001ff2fa5ba60_1 .array/port v000001ff2fa5ba60, 1;
v000001ff2fa5ba60_2 .array/port v000001ff2fa5ba60, 2;
E_000001ff2f7956c0/0 .event anyedge, v000001ff2fa54f80_0, v000001ff2fa5ba60_0, v000001ff2fa5ba60_1, v000001ff2fa5ba60_2;
v000001ff2fa5ba60_3 .array/port v000001ff2fa5ba60, 3;
v000001ff2fa5ba60_4 .array/port v000001ff2fa5ba60, 4;
v000001ff2fa5ba60_5 .array/port v000001ff2fa5ba60, 5;
v000001ff2fa5ba60_6 .array/port v000001ff2fa5ba60, 6;
E_000001ff2f7956c0/1 .event anyedge, v000001ff2fa5ba60_3, v000001ff2fa5ba60_4, v000001ff2fa5ba60_5, v000001ff2fa5ba60_6;
v000001ff2fa5ba60_7 .array/port v000001ff2fa5ba60, 7;
v000001ff2fa5ba60_8 .array/port v000001ff2fa5ba60, 8;
v000001ff2fa5ba60_9 .array/port v000001ff2fa5ba60, 9;
v000001ff2fa5ba60_10 .array/port v000001ff2fa5ba60, 10;
E_000001ff2f7956c0/2 .event anyedge, v000001ff2fa5ba60_7, v000001ff2fa5ba60_8, v000001ff2fa5ba60_9, v000001ff2fa5ba60_10;
v000001ff2fa5ba60_11 .array/port v000001ff2fa5ba60, 11;
v000001ff2fa5ba60_12 .array/port v000001ff2fa5ba60, 12;
v000001ff2fa5ba60_13 .array/port v000001ff2fa5ba60, 13;
v000001ff2fa5ba60_14 .array/port v000001ff2fa5ba60, 14;
E_000001ff2f7956c0/3 .event anyedge, v000001ff2fa5ba60_11, v000001ff2fa5ba60_12, v000001ff2fa5ba60_13, v000001ff2fa5ba60_14;
v000001ff2fa5ba60_15 .array/port v000001ff2fa5ba60, 15;
v000001ff2fa5ba60_16 .array/port v000001ff2fa5ba60, 16;
v000001ff2fa5ba60_17 .array/port v000001ff2fa5ba60, 17;
v000001ff2fa5ba60_18 .array/port v000001ff2fa5ba60, 18;
E_000001ff2f7956c0/4 .event anyedge, v000001ff2fa5ba60_15, v000001ff2fa5ba60_16, v000001ff2fa5ba60_17, v000001ff2fa5ba60_18;
v000001ff2fa5ba60_19 .array/port v000001ff2fa5ba60, 19;
v000001ff2fa5ba60_20 .array/port v000001ff2fa5ba60, 20;
v000001ff2fa5ba60_21 .array/port v000001ff2fa5ba60, 21;
v000001ff2fa5ba60_22 .array/port v000001ff2fa5ba60, 22;
E_000001ff2f7956c0/5 .event anyedge, v000001ff2fa5ba60_19, v000001ff2fa5ba60_20, v000001ff2fa5ba60_21, v000001ff2fa5ba60_22;
v000001ff2fa5ba60_23 .array/port v000001ff2fa5ba60, 23;
v000001ff2fa5ba60_24 .array/port v000001ff2fa5ba60, 24;
v000001ff2fa5ba60_25 .array/port v000001ff2fa5ba60, 25;
v000001ff2fa5ba60_26 .array/port v000001ff2fa5ba60, 26;
E_000001ff2f7956c0/6 .event anyedge, v000001ff2fa5ba60_23, v000001ff2fa5ba60_24, v000001ff2fa5ba60_25, v000001ff2fa5ba60_26;
v000001ff2fa5ba60_27 .array/port v000001ff2fa5ba60, 27;
v000001ff2fa5ba60_28 .array/port v000001ff2fa5ba60, 28;
v000001ff2fa5ba60_29 .array/port v000001ff2fa5ba60, 29;
v000001ff2fa5ba60_30 .array/port v000001ff2fa5ba60, 30;
E_000001ff2f7956c0/7 .event anyedge, v000001ff2fa5ba60_27, v000001ff2fa5ba60_28, v000001ff2fa5ba60_29, v000001ff2fa5ba60_30;
v000001ff2fa5ba60_31 .array/port v000001ff2fa5ba60, 31;
v000001ff2fa5ba60_32 .array/port v000001ff2fa5ba60, 32;
v000001ff2fa5ba60_33 .array/port v000001ff2fa5ba60, 33;
v000001ff2fa5ba60_34 .array/port v000001ff2fa5ba60, 34;
E_000001ff2f7956c0/8 .event anyedge, v000001ff2fa5ba60_31, v000001ff2fa5ba60_32, v000001ff2fa5ba60_33, v000001ff2fa5ba60_34;
v000001ff2fa5ba60_35 .array/port v000001ff2fa5ba60, 35;
v000001ff2fa5ba60_36 .array/port v000001ff2fa5ba60, 36;
v000001ff2fa5ba60_37 .array/port v000001ff2fa5ba60, 37;
v000001ff2fa5ba60_38 .array/port v000001ff2fa5ba60, 38;
E_000001ff2f7956c0/9 .event anyedge, v000001ff2fa5ba60_35, v000001ff2fa5ba60_36, v000001ff2fa5ba60_37, v000001ff2fa5ba60_38;
v000001ff2fa5ba60_39 .array/port v000001ff2fa5ba60, 39;
v000001ff2fa5ba60_40 .array/port v000001ff2fa5ba60, 40;
v000001ff2fa5ba60_41 .array/port v000001ff2fa5ba60, 41;
v000001ff2fa5ba60_42 .array/port v000001ff2fa5ba60, 42;
E_000001ff2f7956c0/10 .event anyedge, v000001ff2fa5ba60_39, v000001ff2fa5ba60_40, v000001ff2fa5ba60_41, v000001ff2fa5ba60_42;
v000001ff2fa5ba60_43 .array/port v000001ff2fa5ba60, 43;
v000001ff2fa5ba60_44 .array/port v000001ff2fa5ba60, 44;
v000001ff2fa5ba60_45 .array/port v000001ff2fa5ba60, 45;
v000001ff2fa5ba60_46 .array/port v000001ff2fa5ba60, 46;
E_000001ff2f7956c0/11 .event anyedge, v000001ff2fa5ba60_43, v000001ff2fa5ba60_44, v000001ff2fa5ba60_45, v000001ff2fa5ba60_46;
v000001ff2fa5ba60_47 .array/port v000001ff2fa5ba60, 47;
v000001ff2fa5ba60_48 .array/port v000001ff2fa5ba60, 48;
v000001ff2fa5ba60_49 .array/port v000001ff2fa5ba60, 49;
v000001ff2fa5ba60_50 .array/port v000001ff2fa5ba60, 50;
E_000001ff2f7956c0/12 .event anyedge, v000001ff2fa5ba60_47, v000001ff2fa5ba60_48, v000001ff2fa5ba60_49, v000001ff2fa5ba60_50;
v000001ff2fa5ba60_51 .array/port v000001ff2fa5ba60, 51;
v000001ff2fa5ba60_52 .array/port v000001ff2fa5ba60, 52;
v000001ff2fa5ba60_53 .array/port v000001ff2fa5ba60, 53;
v000001ff2fa5ba60_54 .array/port v000001ff2fa5ba60, 54;
E_000001ff2f7956c0/13 .event anyedge, v000001ff2fa5ba60_51, v000001ff2fa5ba60_52, v000001ff2fa5ba60_53, v000001ff2fa5ba60_54;
v000001ff2fa5ba60_55 .array/port v000001ff2fa5ba60, 55;
v000001ff2fa5ba60_56 .array/port v000001ff2fa5ba60, 56;
v000001ff2fa5ba60_57 .array/port v000001ff2fa5ba60, 57;
v000001ff2fa5ba60_58 .array/port v000001ff2fa5ba60, 58;
E_000001ff2f7956c0/14 .event anyedge, v000001ff2fa5ba60_55, v000001ff2fa5ba60_56, v000001ff2fa5ba60_57, v000001ff2fa5ba60_58;
v000001ff2fa5ba60_59 .array/port v000001ff2fa5ba60, 59;
v000001ff2fa5ba60_60 .array/port v000001ff2fa5ba60, 60;
v000001ff2fa5ba60_61 .array/port v000001ff2fa5ba60, 61;
v000001ff2fa5ba60_62 .array/port v000001ff2fa5ba60, 62;
E_000001ff2f7956c0/15 .event anyedge, v000001ff2fa5ba60_59, v000001ff2fa5ba60_60, v000001ff2fa5ba60_61, v000001ff2fa5ba60_62;
v000001ff2fa5ba60_63 .array/port v000001ff2fa5ba60, 63;
v000001ff2fa5ba60_64 .array/port v000001ff2fa5ba60, 64;
v000001ff2fa5ba60_65 .array/port v000001ff2fa5ba60, 65;
v000001ff2fa5ba60_66 .array/port v000001ff2fa5ba60, 66;
E_000001ff2f7956c0/16 .event anyedge, v000001ff2fa5ba60_63, v000001ff2fa5ba60_64, v000001ff2fa5ba60_65, v000001ff2fa5ba60_66;
v000001ff2fa5ba60_67 .array/port v000001ff2fa5ba60, 67;
v000001ff2fa5ba60_68 .array/port v000001ff2fa5ba60, 68;
v000001ff2fa5ba60_69 .array/port v000001ff2fa5ba60, 69;
v000001ff2fa5ba60_70 .array/port v000001ff2fa5ba60, 70;
E_000001ff2f7956c0/17 .event anyedge, v000001ff2fa5ba60_67, v000001ff2fa5ba60_68, v000001ff2fa5ba60_69, v000001ff2fa5ba60_70;
v000001ff2fa5ba60_71 .array/port v000001ff2fa5ba60, 71;
v000001ff2fa5ba60_72 .array/port v000001ff2fa5ba60, 72;
v000001ff2fa5ba60_73 .array/port v000001ff2fa5ba60, 73;
v000001ff2fa5ba60_74 .array/port v000001ff2fa5ba60, 74;
E_000001ff2f7956c0/18 .event anyedge, v000001ff2fa5ba60_71, v000001ff2fa5ba60_72, v000001ff2fa5ba60_73, v000001ff2fa5ba60_74;
v000001ff2fa5ba60_75 .array/port v000001ff2fa5ba60, 75;
v000001ff2fa5ba60_76 .array/port v000001ff2fa5ba60, 76;
v000001ff2fa5ba60_77 .array/port v000001ff2fa5ba60, 77;
v000001ff2fa5ba60_78 .array/port v000001ff2fa5ba60, 78;
E_000001ff2f7956c0/19 .event anyedge, v000001ff2fa5ba60_75, v000001ff2fa5ba60_76, v000001ff2fa5ba60_77, v000001ff2fa5ba60_78;
v000001ff2fa5ba60_79 .array/port v000001ff2fa5ba60, 79;
v000001ff2fa5ba60_80 .array/port v000001ff2fa5ba60, 80;
v000001ff2fa5ba60_81 .array/port v000001ff2fa5ba60, 81;
v000001ff2fa5ba60_82 .array/port v000001ff2fa5ba60, 82;
E_000001ff2f7956c0/20 .event anyedge, v000001ff2fa5ba60_79, v000001ff2fa5ba60_80, v000001ff2fa5ba60_81, v000001ff2fa5ba60_82;
v000001ff2fa5ba60_83 .array/port v000001ff2fa5ba60, 83;
v000001ff2fa5ba60_84 .array/port v000001ff2fa5ba60, 84;
v000001ff2fa5ba60_85 .array/port v000001ff2fa5ba60, 85;
v000001ff2fa5ba60_86 .array/port v000001ff2fa5ba60, 86;
E_000001ff2f7956c0/21 .event anyedge, v000001ff2fa5ba60_83, v000001ff2fa5ba60_84, v000001ff2fa5ba60_85, v000001ff2fa5ba60_86;
v000001ff2fa5ba60_87 .array/port v000001ff2fa5ba60, 87;
v000001ff2fa5ba60_88 .array/port v000001ff2fa5ba60, 88;
v000001ff2fa5ba60_89 .array/port v000001ff2fa5ba60, 89;
v000001ff2fa5ba60_90 .array/port v000001ff2fa5ba60, 90;
E_000001ff2f7956c0/22 .event anyedge, v000001ff2fa5ba60_87, v000001ff2fa5ba60_88, v000001ff2fa5ba60_89, v000001ff2fa5ba60_90;
v000001ff2fa5ba60_91 .array/port v000001ff2fa5ba60, 91;
v000001ff2fa5ba60_92 .array/port v000001ff2fa5ba60, 92;
v000001ff2fa5ba60_93 .array/port v000001ff2fa5ba60, 93;
v000001ff2fa5ba60_94 .array/port v000001ff2fa5ba60, 94;
E_000001ff2f7956c0/23 .event anyedge, v000001ff2fa5ba60_91, v000001ff2fa5ba60_92, v000001ff2fa5ba60_93, v000001ff2fa5ba60_94;
v000001ff2fa5ba60_95 .array/port v000001ff2fa5ba60, 95;
v000001ff2fa5ba60_96 .array/port v000001ff2fa5ba60, 96;
v000001ff2fa5ba60_97 .array/port v000001ff2fa5ba60, 97;
v000001ff2fa5ba60_98 .array/port v000001ff2fa5ba60, 98;
E_000001ff2f7956c0/24 .event anyedge, v000001ff2fa5ba60_95, v000001ff2fa5ba60_96, v000001ff2fa5ba60_97, v000001ff2fa5ba60_98;
v000001ff2fa5ba60_99 .array/port v000001ff2fa5ba60, 99;
v000001ff2fa5ba60_100 .array/port v000001ff2fa5ba60, 100;
v000001ff2fa5ba60_101 .array/port v000001ff2fa5ba60, 101;
v000001ff2fa5ba60_102 .array/port v000001ff2fa5ba60, 102;
E_000001ff2f7956c0/25 .event anyedge, v000001ff2fa5ba60_99, v000001ff2fa5ba60_100, v000001ff2fa5ba60_101, v000001ff2fa5ba60_102;
v000001ff2fa5ba60_103 .array/port v000001ff2fa5ba60, 103;
v000001ff2fa5ba60_104 .array/port v000001ff2fa5ba60, 104;
v000001ff2fa5ba60_105 .array/port v000001ff2fa5ba60, 105;
v000001ff2fa5ba60_106 .array/port v000001ff2fa5ba60, 106;
E_000001ff2f7956c0/26 .event anyedge, v000001ff2fa5ba60_103, v000001ff2fa5ba60_104, v000001ff2fa5ba60_105, v000001ff2fa5ba60_106;
v000001ff2fa5ba60_107 .array/port v000001ff2fa5ba60, 107;
v000001ff2fa5ba60_108 .array/port v000001ff2fa5ba60, 108;
v000001ff2fa5ba60_109 .array/port v000001ff2fa5ba60, 109;
v000001ff2fa5ba60_110 .array/port v000001ff2fa5ba60, 110;
E_000001ff2f7956c0/27 .event anyedge, v000001ff2fa5ba60_107, v000001ff2fa5ba60_108, v000001ff2fa5ba60_109, v000001ff2fa5ba60_110;
v000001ff2fa5ba60_111 .array/port v000001ff2fa5ba60, 111;
v000001ff2fa5ba60_112 .array/port v000001ff2fa5ba60, 112;
v000001ff2fa5ba60_113 .array/port v000001ff2fa5ba60, 113;
v000001ff2fa5ba60_114 .array/port v000001ff2fa5ba60, 114;
E_000001ff2f7956c0/28 .event anyedge, v000001ff2fa5ba60_111, v000001ff2fa5ba60_112, v000001ff2fa5ba60_113, v000001ff2fa5ba60_114;
v000001ff2fa5ba60_115 .array/port v000001ff2fa5ba60, 115;
v000001ff2fa5ba60_116 .array/port v000001ff2fa5ba60, 116;
v000001ff2fa5ba60_117 .array/port v000001ff2fa5ba60, 117;
v000001ff2fa5ba60_118 .array/port v000001ff2fa5ba60, 118;
E_000001ff2f7956c0/29 .event anyedge, v000001ff2fa5ba60_115, v000001ff2fa5ba60_116, v000001ff2fa5ba60_117, v000001ff2fa5ba60_118;
v000001ff2fa5ba60_119 .array/port v000001ff2fa5ba60, 119;
v000001ff2fa5ba60_120 .array/port v000001ff2fa5ba60, 120;
v000001ff2fa5ba60_121 .array/port v000001ff2fa5ba60, 121;
v000001ff2fa5ba60_122 .array/port v000001ff2fa5ba60, 122;
E_000001ff2f7956c0/30 .event anyedge, v000001ff2fa5ba60_119, v000001ff2fa5ba60_120, v000001ff2fa5ba60_121, v000001ff2fa5ba60_122;
v000001ff2fa5ba60_123 .array/port v000001ff2fa5ba60, 123;
v000001ff2fa5ba60_124 .array/port v000001ff2fa5ba60, 124;
v000001ff2fa5ba60_125 .array/port v000001ff2fa5ba60, 125;
v000001ff2fa5ba60_126 .array/port v000001ff2fa5ba60, 126;
E_000001ff2f7956c0/31 .event anyedge, v000001ff2fa5ba60_123, v000001ff2fa5ba60_124, v000001ff2fa5ba60_125, v000001ff2fa5ba60_126;
v000001ff2fa5ba60_127 .array/port v000001ff2fa5ba60, 127;
v000001ff2fa5ba60_128 .array/port v000001ff2fa5ba60, 128;
v000001ff2fa5ba60_129 .array/port v000001ff2fa5ba60, 129;
v000001ff2fa5ba60_130 .array/port v000001ff2fa5ba60, 130;
E_000001ff2f7956c0/32 .event anyedge, v000001ff2fa5ba60_127, v000001ff2fa5ba60_128, v000001ff2fa5ba60_129, v000001ff2fa5ba60_130;
v000001ff2fa5ba60_131 .array/port v000001ff2fa5ba60, 131;
v000001ff2fa5ba60_132 .array/port v000001ff2fa5ba60, 132;
v000001ff2fa5ba60_133 .array/port v000001ff2fa5ba60, 133;
v000001ff2fa5ba60_134 .array/port v000001ff2fa5ba60, 134;
E_000001ff2f7956c0/33 .event anyedge, v000001ff2fa5ba60_131, v000001ff2fa5ba60_132, v000001ff2fa5ba60_133, v000001ff2fa5ba60_134;
v000001ff2fa5ba60_135 .array/port v000001ff2fa5ba60, 135;
v000001ff2fa5ba60_136 .array/port v000001ff2fa5ba60, 136;
v000001ff2fa5ba60_137 .array/port v000001ff2fa5ba60, 137;
v000001ff2fa5ba60_138 .array/port v000001ff2fa5ba60, 138;
E_000001ff2f7956c0/34 .event anyedge, v000001ff2fa5ba60_135, v000001ff2fa5ba60_136, v000001ff2fa5ba60_137, v000001ff2fa5ba60_138;
v000001ff2fa5ba60_139 .array/port v000001ff2fa5ba60, 139;
v000001ff2fa5ba60_140 .array/port v000001ff2fa5ba60, 140;
v000001ff2fa5ba60_141 .array/port v000001ff2fa5ba60, 141;
v000001ff2fa5ba60_142 .array/port v000001ff2fa5ba60, 142;
E_000001ff2f7956c0/35 .event anyedge, v000001ff2fa5ba60_139, v000001ff2fa5ba60_140, v000001ff2fa5ba60_141, v000001ff2fa5ba60_142;
v000001ff2fa5ba60_143 .array/port v000001ff2fa5ba60, 143;
v000001ff2fa5ba60_144 .array/port v000001ff2fa5ba60, 144;
v000001ff2fa5ba60_145 .array/port v000001ff2fa5ba60, 145;
v000001ff2fa5ba60_146 .array/port v000001ff2fa5ba60, 146;
E_000001ff2f7956c0/36 .event anyedge, v000001ff2fa5ba60_143, v000001ff2fa5ba60_144, v000001ff2fa5ba60_145, v000001ff2fa5ba60_146;
v000001ff2fa5ba60_147 .array/port v000001ff2fa5ba60, 147;
v000001ff2fa5ba60_148 .array/port v000001ff2fa5ba60, 148;
v000001ff2fa5ba60_149 .array/port v000001ff2fa5ba60, 149;
v000001ff2fa5ba60_150 .array/port v000001ff2fa5ba60, 150;
E_000001ff2f7956c0/37 .event anyedge, v000001ff2fa5ba60_147, v000001ff2fa5ba60_148, v000001ff2fa5ba60_149, v000001ff2fa5ba60_150;
v000001ff2fa5ba60_151 .array/port v000001ff2fa5ba60, 151;
v000001ff2fa5ba60_152 .array/port v000001ff2fa5ba60, 152;
v000001ff2fa5ba60_153 .array/port v000001ff2fa5ba60, 153;
v000001ff2fa5ba60_154 .array/port v000001ff2fa5ba60, 154;
E_000001ff2f7956c0/38 .event anyedge, v000001ff2fa5ba60_151, v000001ff2fa5ba60_152, v000001ff2fa5ba60_153, v000001ff2fa5ba60_154;
v000001ff2fa5ba60_155 .array/port v000001ff2fa5ba60, 155;
v000001ff2fa5ba60_156 .array/port v000001ff2fa5ba60, 156;
v000001ff2fa5ba60_157 .array/port v000001ff2fa5ba60, 157;
v000001ff2fa5ba60_158 .array/port v000001ff2fa5ba60, 158;
E_000001ff2f7956c0/39 .event anyedge, v000001ff2fa5ba60_155, v000001ff2fa5ba60_156, v000001ff2fa5ba60_157, v000001ff2fa5ba60_158;
v000001ff2fa5ba60_159 .array/port v000001ff2fa5ba60, 159;
v000001ff2fa5ba60_160 .array/port v000001ff2fa5ba60, 160;
v000001ff2fa5ba60_161 .array/port v000001ff2fa5ba60, 161;
v000001ff2fa5ba60_162 .array/port v000001ff2fa5ba60, 162;
E_000001ff2f7956c0/40 .event anyedge, v000001ff2fa5ba60_159, v000001ff2fa5ba60_160, v000001ff2fa5ba60_161, v000001ff2fa5ba60_162;
v000001ff2fa5ba60_163 .array/port v000001ff2fa5ba60, 163;
v000001ff2fa5ba60_164 .array/port v000001ff2fa5ba60, 164;
v000001ff2fa5ba60_165 .array/port v000001ff2fa5ba60, 165;
v000001ff2fa5ba60_166 .array/port v000001ff2fa5ba60, 166;
E_000001ff2f7956c0/41 .event anyedge, v000001ff2fa5ba60_163, v000001ff2fa5ba60_164, v000001ff2fa5ba60_165, v000001ff2fa5ba60_166;
v000001ff2fa5ba60_167 .array/port v000001ff2fa5ba60, 167;
v000001ff2fa5ba60_168 .array/port v000001ff2fa5ba60, 168;
v000001ff2fa5ba60_169 .array/port v000001ff2fa5ba60, 169;
v000001ff2fa5ba60_170 .array/port v000001ff2fa5ba60, 170;
E_000001ff2f7956c0/42 .event anyedge, v000001ff2fa5ba60_167, v000001ff2fa5ba60_168, v000001ff2fa5ba60_169, v000001ff2fa5ba60_170;
v000001ff2fa5ba60_171 .array/port v000001ff2fa5ba60, 171;
v000001ff2fa5ba60_172 .array/port v000001ff2fa5ba60, 172;
v000001ff2fa5ba60_173 .array/port v000001ff2fa5ba60, 173;
v000001ff2fa5ba60_174 .array/port v000001ff2fa5ba60, 174;
E_000001ff2f7956c0/43 .event anyedge, v000001ff2fa5ba60_171, v000001ff2fa5ba60_172, v000001ff2fa5ba60_173, v000001ff2fa5ba60_174;
v000001ff2fa5ba60_175 .array/port v000001ff2fa5ba60, 175;
v000001ff2fa5ba60_176 .array/port v000001ff2fa5ba60, 176;
v000001ff2fa5ba60_177 .array/port v000001ff2fa5ba60, 177;
v000001ff2fa5ba60_178 .array/port v000001ff2fa5ba60, 178;
E_000001ff2f7956c0/44 .event anyedge, v000001ff2fa5ba60_175, v000001ff2fa5ba60_176, v000001ff2fa5ba60_177, v000001ff2fa5ba60_178;
v000001ff2fa5ba60_179 .array/port v000001ff2fa5ba60, 179;
v000001ff2fa5ba60_180 .array/port v000001ff2fa5ba60, 180;
v000001ff2fa5ba60_181 .array/port v000001ff2fa5ba60, 181;
v000001ff2fa5ba60_182 .array/port v000001ff2fa5ba60, 182;
E_000001ff2f7956c0/45 .event anyedge, v000001ff2fa5ba60_179, v000001ff2fa5ba60_180, v000001ff2fa5ba60_181, v000001ff2fa5ba60_182;
v000001ff2fa5ba60_183 .array/port v000001ff2fa5ba60, 183;
v000001ff2fa5ba60_184 .array/port v000001ff2fa5ba60, 184;
v000001ff2fa5ba60_185 .array/port v000001ff2fa5ba60, 185;
v000001ff2fa5ba60_186 .array/port v000001ff2fa5ba60, 186;
E_000001ff2f7956c0/46 .event anyedge, v000001ff2fa5ba60_183, v000001ff2fa5ba60_184, v000001ff2fa5ba60_185, v000001ff2fa5ba60_186;
v000001ff2fa5ba60_187 .array/port v000001ff2fa5ba60, 187;
v000001ff2fa5ba60_188 .array/port v000001ff2fa5ba60, 188;
v000001ff2fa5ba60_189 .array/port v000001ff2fa5ba60, 189;
v000001ff2fa5ba60_190 .array/port v000001ff2fa5ba60, 190;
E_000001ff2f7956c0/47 .event anyedge, v000001ff2fa5ba60_187, v000001ff2fa5ba60_188, v000001ff2fa5ba60_189, v000001ff2fa5ba60_190;
v000001ff2fa5ba60_191 .array/port v000001ff2fa5ba60, 191;
v000001ff2fa5ba60_192 .array/port v000001ff2fa5ba60, 192;
v000001ff2fa5ba60_193 .array/port v000001ff2fa5ba60, 193;
v000001ff2fa5ba60_194 .array/port v000001ff2fa5ba60, 194;
E_000001ff2f7956c0/48 .event anyedge, v000001ff2fa5ba60_191, v000001ff2fa5ba60_192, v000001ff2fa5ba60_193, v000001ff2fa5ba60_194;
v000001ff2fa5ba60_195 .array/port v000001ff2fa5ba60, 195;
v000001ff2fa5ba60_196 .array/port v000001ff2fa5ba60, 196;
v000001ff2fa5ba60_197 .array/port v000001ff2fa5ba60, 197;
v000001ff2fa5ba60_198 .array/port v000001ff2fa5ba60, 198;
E_000001ff2f7956c0/49 .event anyedge, v000001ff2fa5ba60_195, v000001ff2fa5ba60_196, v000001ff2fa5ba60_197, v000001ff2fa5ba60_198;
v000001ff2fa5ba60_199 .array/port v000001ff2fa5ba60, 199;
v000001ff2fa5ba60_200 .array/port v000001ff2fa5ba60, 200;
v000001ff2fa5ba60_201 .array/port v000001ff2fa5ba60, 201;
v000001ff2fa5ba60_202 .array/port v000001ff2fa5ba60, 202;
E_000001ff2f7956c0/50 .event anyedge, v000001ff2fa5ba60_199, v000001ff2fa5ba60_200, v000001ff2fa5ba60_201, v000001ff2fa5ba60_202;
v000001ff2fa5ba60_203 .array/port v000001ff2fa5ba60, 203;
v000001ff2fa5ba60_204 .array/port v000001ff2fa5ba60, 204;
v000001ff2fa5ba60_205 .array/port v000001ff2fa5ba60, 205;
v000001ff2fa5ba60_206 .array/port v000001ff2fa5ba60, 206;
E_000001ff2f7956c0/51 .event anyedge, v000001ff2fa5ba60_203, v000001ff2fa5ba60_204, v000001ff2fa5ba60_205, v000001ff2fa5ba60_206;
v000001ff2fa5ba60_207 .array/port v000001ff2fa5ba60, 207;
v000001ff2fa5ba60_208 .array/port v000001ff2fa5ba60, 208;
v000001ff2fa5ba60_209 .array/port v000001ff2fa5ba60, 209;
v000001ff2fa5ba60_210 .array/port v000001ff2fa5ba60, 210;
E_000001ff2f7956c0/52 .event anyedge, v000001ff2fa5ba60_207, v000001ff2fa5ba60_208, v000001ff2fa5ba60_209, v000001ff2fa5ba60_210;
v000001ff2fa5ba60_211 .array/port v000001ff2fa5ba60, 211;
v000001ff2fa5ba60_212 .array/port v000001ff2fa5ba60, 212;
v000001ff2fa5ba60_213 .array/port v000001ff2fa5ba60, 213;
v000001ff2fa5ba60_214 .array/port v000001ff2fa5ba60, 214;
E_000001ff2f7956c0/53 .event anyedge, v000001ff2fa5ba60_211, v000001ff2fa5ba60_212, v000001ff2fa5ba60_213, v000001ff2fa5ba60_214;
v000001ff2fa5ba60_215 .array/port v000001ff2fa5ba60, 215;
v000001ff2fa5ba60_216 .array/port v000001ff2fa5ba60, 216;
v000001ff2fa5ba60_217 .array/port v000001ff2fa5ba60, 217;
v000001ff2fa5ba60_218 .array/port v000001ff2fa5ba60, 218;
E_000001ff2f7956c0/54 .event anyedge, v000001ff2fa5ba60_215, v000001ff2fa5ba60_216, v000001ff2fa5ba60_217, v000001ff2fa5ba60_218;
v000001ff2fa5ba60_219 .array/port v000001ff2fa5ba60, 219;
v000001ff2fa5ba60_220 .array/port v000001ff2fa5ba60, 220;
v000001ff2fa5ba60_221 .array/port v000001ff2fa5ba60, 221;
v000001ff2fa5ba60_222 .array/port v000001ff2fa5ba60, 222;
E_000001ff2f7956c0/55 .event anyedge, v000001ff2fa5ba60_219, v000001ff2fa5ba60_220, v000001ff2fa5ba60_221, v000001ff2fa5ba60_222;
v000001ff2fa5ba60_223 .array/port v000001ff2fa5ba60, 223;
v000001ff2fa5ba60_224 .array/port v000001ff2fa5ba60, 224;
v000001ff2fa5ba60_225 .array/port v000001ff2fa5ba60, 225;
v000001ff2fa5ba60_226 .array/port v000001ff2fa5ba60, 226;
E_000001ff2f7956c0/56 .event anyedge, v000001ff2fa5ba60_223, v000001ff2fa5ba60_224, v000001ff2fa5ba60_225, v000001ff2fa5ba60_226;
v000001ff2fa5ba60_227 .array/port v000001ff2fa5ba60, 227;
v000001ff2fa5ba60_228 .array/port v000001ff2fa5ba60, 228;
v000001ff2fa5ba60_229 .array/port v000001ff2fa5ba60, 229;
v000001ff2fa5ba60_230 .array/port v000001ff2fa5ba60, 230;
E_000001ff2f7956c0/57 .event anyedge, v000001ff2fa5ba60_227, v000001ff2fa5ba60_228, v000001ff2fa5ba60_229, v000001ff2fa5ba60_230;
v000001ff2fa5ba60_231 .array/port v000001ff2fa5ba60, 231;
v000001ff2fa5ba60_232 .array/port v000001ff2fa5ba60, 232;
v000001ff2fa5ba60_233 .array/port v000001ff2fa5ba60, 233;
v000001ff2fa5ba60_234 .array/port v000001ff2fa5ba60, 234;
E_000001ff2f7956c0/58 .event anyedge, v000001ff2fa5ba60_231, v000001ff2fa5ba60_232, v000001ff2fa5ba60_233, v000001ff2fa5ba60_234;
v000001ff2fa5ba60_235 .array/port v000001ff2fa5ba60, 235;
v000001ff2fa5ba60_236 .array/port v000001ff2fa5ba60, 236;
v000001ff2fa5ba60_237 .array/port v000001ff2fa5ba60, 237;
v000001ff2fa5ba60_238 .array/port v000001ff2fa5ba60, 238;
E_000001ff2f7956c0/59 .event anyedge, v000001ff2fa5ba60_235, v000001ff2fa5ba60_236, v000001ff2fa5ba60_237, v000001ff2fa5ba60_238;
v000001ff2fa5ba60_239 .array/port v000001ff2fa5ba60, 239;
v000001ff2fa5ba60_240 .array/port v000001ff2fa5ba60, 240;
v000001ff2fa5ba60_241 .array/port v000001ff2fa5ba60, 241;
v000001ff2fa5ba60_242 .array/port v000001ff2fa5ba60, 242;
E_000001ff2f7956c0/60 .event anyedge, v000001ff2fa5ba60_239, v000001ff2fa5ba60_240, v000001ff2fa5ba60_241, v000001ff2fa5ba60_242;
v000001ff2fa5ba60_243 .array/port v000001ff2fa5ba60, 243;
v000001ff2fa5ba60_244 .array/port v000001ff2fa5ba60, 244;
v000001ff2fa5ba60_245 .array/port v000001ff2fa5ba60, 245;
v000001ff2fa5ba60_246 .array/port v000001ff2fa5ba60, 246;
E_000001ff2f7956c0/61 .event anyedge, v000001ff2fa5ba60_243, v000001ff2fa5ba60_244, v000001ff2fa5ba60_245, v000001ff2fa5ba60_246;
v000001ff2fa5ba60_247 .array/port v000001ff2fa5ba60, 247;
v000001ff2fa5ba60_248 .array/port v000001ff2fa5ba60, 248;
v000001ff2fa5ba60_249 .array/port v000001ff2fa5ba60, 249;
v000001ff2fa5ba60_250 .array/port v000001ff2fa5ba60, 250;
E_000001ff2f7956c0/62 .event anyedge, v000001ff2fa5ba60_247, v000001ff2fa5ba60_248, v000001ff2fa5ba60_249, v000001ff2fa5ba60_250;
v000001ff2fa5ba60_251 .array/port v000001ff2fa5ba60, 251;
v000001ff2fa5ba60_252 .array/port v000001ff2fa5ba60, 252;
v000001ff2fa5ba60_253 .array/port v000001ff2fa5ba60, 253;
v000001ff2fa5ba60_254 .array/port v000001ff2fa5ba60, 254;
E_000001ff2f7956c0/63 .event anyedge, v000001ff2fa5ba60_251, v000001ff2fa5ba60_252, v000001ff2fa5ba60_253, v000001ff2fa5ba60_254;
v000001ff2fa5ba60_255 .array/port v000001ff2fa5ba60, 255;
v000001ff2fa5ba60_256 .array/port v000001ff2fa5ba60, 256;
v000001ff2fa5ba60_257 .array/port v000001ff2fa5ba60, 257;
v000001ff2fa5ba60_258 .array/port v000001ff2fa5ba60, 258;
E_000001ff2f7956c0/64 .event anyedge, v000001ff2fa5ba60_255, v000001ff2fa5ba60_256, v000001ff2fa5ba60_257, v000001ff2fa5ba60_258;
v000001ff2fa5ba60_259 .array/port v000001ff2fa5ba60, 259;
v000001ff2fa5ba60_260 .array/port v000001ff2fa5ba60, 260;
v000001ff2fa5ba60_261 .array/port v000001ff2fa5ba60, 261;
v000001ff2fa5ba60_262 .array/port v000001ff2fa5ba60, 262;
E_000001ff2f7956c0/65 .event anyedge, v000001ff2fa5ba60_259, v000001ff2fa5ba60_260, v000001ff2fa5ba60_261, v000001ff2fa5ba60_262;
v000001ff2fa5ba60_263 .array/port v000001ff2fa5ba60, 263;
v000001ff2fa5ba60_264 .array/port v000001ff2fa5ba60, 264;
v000001ff2fa5ba60_265 .array/port v000001ff2fa5ba60, 265;
v000001ff2fa5ba60_266 .array/port v000001ff2fa5ba60, 266;
E_000001ff2f7956c0/66 .event anyedge, v000001ff2fa5ba60_263, v000001ff2fa5ba60_264, v000001ff2fa5ba60_265, v000001ff2fa5ba60_266;
v000001ff2fa5ba60_267 .array/port v000001ff2fa5ba60, 267;
v000001ff2fa5ba60_268 .array/port v000001ff2fa5ba60, 268;
v000001ff2fa5ba60_269 .array/port v000001ff2fa5ba60, 269;
v000001ff2fa5ba60_270 .array/port v000001ff2fa5ba60, 270;
E_000001ff2f7956c0/67 .event anyedge, v000001ff2fa5ba60_267, v000001ff2fa5ba60_268, v000001ff2fa5ba60_269, v000001ff2fa5ba60_270;
v000001ff2fa5ba60_271 .array/port v000001ff2fa5ba60, 271;
v000001ff2fa5ba60_272 .array/port v000001ff2fa5ba60, 272;
v000001ff2fa5ba60_273 .array/port v000001ff2fa5ba60, 273;
v000001ff2fa5ba60_274 .array/port v000001ff2fa5ba60, 274;
E_000001ff2f7956c0/68 .event anyedge, v000001ff2fa5ba60_271, v000001ff2fa5ba60_272, v000001ff2fa5ba60_273, v000001ff2fa5ba60_274;
v000001ff2fa5ba60_275 .array/port v000001ff2fa5ba60, 275;
v000001ff2fa5ba60_276 .array/port v000001ff2fa5ba60, 276;
v000001ff2fa5ba60_277 .array/port v000001ff2fa5ba60, 277;
v000001ff2fa5ba60_278 .array/port v000001ff2fa5ba60, 278;
E_000001ff2f7956c0/69 .event anyedge, v000001ff2fa5ba60_275, v000001ff2fa5ba60_276, v000001ff2fa5ba60_277, v000001ff2fa5ba60_278;
v000001ff2fa5ba60_279 .array/port v000001ff2fa5ba60, 279;
v000001ff2fa5ba60_280 .array/port v000001ff2fa5ba60, 280;
v000001ff2fa5ba60_281 .array/port v000001ff2fa5ba60, 281;
v000001ff2fa5ba60_282 .array/port v000001ff2fa5ba60, 282;
E_000001ff2f7956c0/70 .event anyedge, v000001ff2fa5ba60_279, v000001ff2fa5ba60_280, v000001ff2fa5ba60_281, v000001ff2fa5ba60_282;
v000001ff2fa5ba60_283 .array/port v000001ff2fa5ba60, 283;
v000001ff2fa5ba60_284 .array/port v000001ff2fa5ba60, 284;
v000001ff2fa5ba60_285 .array/port v000001ff2fa5ba60, 285;
v000001ff2fa5ba60_286 .array/port v000001ff2fa5ba60, 286;
E_000001ff2f7956c0/71 .event anyedge, v000001ff2fa5ba60_283, v000001ff2fa5ba60_284, v000001ff2fa5ba60_285, v000001ff2fa5ba60_286;
v000001ff2fa5ba60_287 .array/port v000001ff2fa5ba60, 287;
v000001ff2fa5ba60_288 .array/port v000001ff2fa5ba60, 288;
v000001ff2fa5ba60_289 .array/port v000001ff2fa5ba60, 289;
v000001ff2fa5ba60_290 .array/port v000001ff2fa5ba60, 290;
E_000001ff2f7956c0/72 .event anyedge, v000001ff2fa5ba60_287, v000001ff2fa5ba60_288, v000001ff2fa5ba60_289, v000001ff2fa5ba60_290;
v000001ff2fa5ba60_291 .array/port v000001ff2fa5ba60, 291;
v000001ff2fa5ba60_292 .array/port v000001ff2fa5ba60, 292;
v000001ff2fa5ba60_293 .array/port v000001ff2fa5ba60, 293;
v000001ff2fa5ba60_294 .array/port v000001ff2fa5ba60, 294;
E_000001ff2f7956c0/73 .event anyedge, v000001ff2fa5ba60_291, v000001ff2fa5ba60_292, v000001ff2fa5ba60_293, v000001ff2fa5ba60_294;
v000001ff2fa5ba60_295 .array/port v000001ff2fa5ba60, 295;
v000001ff2fa5ba60_296 .array/port v000001ff2fa5ba60, 296;
v000001ff2fa5ba60_297 .array/port v000001ff2fa5ba60, 297;
v000001ff2fa5ba60_298 .array/port v000001ff2fa5ba60, 298;
E_000001ff2f7956c0/74 .event anyedge, v000001ff2fa5ba60_295, v000001ff2fa5ba60_296, v000001ff2fa5ba60_297, v000001ff2fa5ba60_298;
v000001ff2fa5ba60_299 .array/port v000001ff2fa5ba60, 299;
v000001ff2fa5ba60_300 .array/port v000001ff2fa5ba60, 300;
v000001ff2fa5ba60_301 .array/port v000001ff2fa5ba60, 301;
v000001ff2fa5ba60_302 .array/port v000001ff2fa5ba60, 302;
E_000001ff2f7956c0/75 .event anyedge, v000001ff2fa5ba60_299, v000001ff2fa5ba60_300, v000001ff2fa5ba60_301, v000001ff2fa5ba60_302;
v000001ff2fa5ba60_303 .array/port v000001ff2fa5ba60, 303;
v000001ff2fa5ba60_304 .array/port v000001ff2fa5ba60, 304;
v000001ff2fa5ba60_305 .array/port v000001ff2fa5ba60, 305;
v000001ff2fa5ba60_306 .array/port v000001ff2fa5ba60, 306;
E_000001ff2f7956c0/76 .event anyedge, v000001ff2fa5ba60_303, v000001ff2fa5ba60_304, v000001ff2fa5ba60_305, v000001ff2fa5ba60_306;
v000001ff2fa5ba60_307 .array/port v000001ff2fa5ba60, 307;
v000001ff2fa5ba60_308 .array/port v000001ff2fa5ba60, 308;
v000001ff2fa5ba60_309 .array/port v000001ff2fa5ba60, 309;
v000001ff2fa5ba60_310 .array/port v000001ff2fa5ba60, 310;
E_000001ff2f7956c0/77 .event anyedge, v000001ff2fa5ba60_307, v000001ff2fa5ba60_308, v000001ff2fa5ba60_309, v000001ff2fa5ba60_310;
v000001ff2fa5ba60_311 .array/port v000001ff2fa5ba60, 311;
v000001ff2fa5ba60_312 .array/port v000001ff2fa5ba60, 312;
v000001ff2fa5ba60_313 .array/port v000001ff2fa5ba60, 313;
v000001ff2fa5ba60_314 .array/port v000001ff2fa5ba60, 314;
E_000001ff2f7956c0/78 .event anyedge, v000001ff2fa5ba60_311, v000001ff2fa5ba60_312, v000001ff2fa5ba60_313, v000001ff2fa5ba60_314;
v000001ff2fa5ba60_315 .array/port v000001ff2fa5ba60, 315;
v000001ff2fa5ba60_316 .array/port v000001ff2fa5ba60, 316;
v000001ff2fa5ba60_317 .array/port v000001ff2fa5ba60, 317;
v000001ff2fa5ba60_318 .array/port v000001ff2fa5ba60, 318;
E_000001ff2f7956c0/79 .event anyedge, v000001ff2fa5ba60_315, v000001ff2fa5ba60_316, v000001ff2fa5ba60_317, v000001ff2fa5ba60_318;
v000001ff2fa5ba60_319 .array/port v000001ff2fa5ba60, 319;
v000001ff2fa5ba60_320 .array/port v000001ff2fa5ba60, 320;
v000001ff2fa5ba60_321 .array/port v000001ff2fa5ba60, 321;
v000001ff2fa5ba60_322 .array/port v000001ff2fa5ba60, 322;
E_000001ff2f7956c0/80 .event anyedge, v000001ff2fa5ba60_319, v000001ff2fa5ba60_320, v000001ff2fa5ba60_321, v000001ff2fa5ba60_322;
v000001ff2fa5ba60_323 .array/port v000001ff2fa5ba60, 323;
v000001ff2fa5ba60_324 .array/port v000001ff2fa5ba60, 324;
v000001ff2fa5ba60_325 .array/port v000001ff2fa5ba60, 325;
v000001ff2fa5ba60_326 .array/port v000001ff2fa5ba60, 326;
E_000001ff2f7956c0/81 .event anyedge, v000001ff2fa5ba60_323, v000001ff2fa5ba60_324, v000001ff2fa5ba60_325, v000001ff2fa5ba60_326;
v000001ff2fa5ba60_327 .array/port v000001ff2fa5ba60, 327;
v000001ff2fa5ba60_328 .array/port v000001ff2fa5ba60, 328;
v000001ff2fa5ba60_329 .array/port v000001ff2fa5ba60, 329;
v000001ff2fa5ba60_330 .array/port v000001ff2fa5ba60, 330;
E_000001ff2f7956c0/82 .event anyedge, v000001ff2fa5ba60_327, v000001ff2fa5ba60_328, v000001ff2fa5ba60_329, v000001ff2fa5ba60_330;
v000001ff2fa5ba60_331 .array/port v000001ff2fa5ba60, 331;
v000001ff2fa5ba60_332 .array/port v000001ff2fa5ba60, 332;
v000001ff2fa5ba60_333 .array/port v000001ff2fa5ba60, 333;
v000001ff2fa5ba60_334 .array/port v000001ff2fa5ba60, 334;
E_000001ff2f7956c0/83 .event anyedge, v000001ff2fa5ba60_331, v000001ff2fa5ba60_332, v000001ff2fa5ba60_333, v000001ff2fa5ba60_334;
v000001ff2fa5ba60_335 .array/port v000001ff2fa5ba60, 335;
v000001ff2fa5ba60_336 .array/port v000001ff2fa5ba60, 336;
v000001ff2fa5ba60_337 .array/port v000001ff2fa5ba60, 337;
v000001ff2fa5ba60_338 .array/port v000001ff2fa5ba60, 338;
E_000001ff2f7956c0/84 .event anyedge, v000001ff2fa5ba60_335, v000001ff2fa5ba60_336, v000001ff2fa5ba60_337, v000001ff2fa5ba60_338;
v000001ff2fa5ba60_339 .array/port v000001ff2fa5ba60, 339;
v000001ff2fa5ba60_340 .array/port v000001ff2fa5ba60, 340;
v000001ff2fa5ba60_341 .array/port v000001ff2fa5ba60, 341;
v000001ff2fa5ba60_342 .array/port v000001ff2fa5ba60, 342;
E_000001ff2f7956c0/85 .event anyedge, v000001ff2fa5ba60_339, v000001ff2fa5ba60_340, v000001ff2fa5ba60_341, v000001ff2fa5ba60_342;
v000001ff2fa5ba60_343 .array/port v000001ff2fa5ba60, 343;
v000001ff2fa5ba60_344 .array/port v000001ff2fa5ba60, 344;
v000001ff2fa5ba60_345 .array/port v000001ff2fa5ba60, 345;
v000001ff2fa5ba60_346 .array/port v000001ff2fa5ba60, 346;
E_000001ff2f7956c0/86 .event anyedge, v000001ff2fa5ba60_343, v000001ff2fa5ba60_344, v000001ff2fa5ba60_345, v000001ff2fa5ba60_346;
v000001ff2fa5ba60_347 .array/port v000001ff2fa5ba60, 347;
v000001ff2fa5ba60_348 .array/port v000001ff2fa5ba60, 348;
v000001ff2fa5ba60_349 .array/port v000001ff2fa5ba60, 349;
v000001ff2fa5ba60_350 .array/port v000001ff2fa5ba60, 350;
E_000001ff2f7956c0/87 .event anyedge, v000001ff2fa5ba60_347, v000001ff2fa5ba60_348, v000001ff2fa5ba60_349, v000001ff2fa5ba60_350;
v000001ff2fa5ba60_351 .array/port v000001ff2fa5ba60, 351;
v000001ff2fa5ba60_352 .array/port v000001ff2fa5ba60, 352;
v000001ff2fa5ba60_353 .array/port v000001ff2fa5ba60, 353;
v000001ff2fa5ba60_354 .array/port v000001ff2fa5ba60, 354;
E_000001ff2f7956c0/88 .event anyedge, v000001ff2fa5ba60_351, v000001ff2fa5ba60_352, v000001ff2fa5ba60_353, v000001ff2fa5ba60_354;
v000001ff2fa5ba60_355 .array/port v000001ff2fa5ba60, 355;
v000001ff2fa5ba60_356 .array/port v000001ff2fa5ba60, 356;
v000001ff2fa5ba60_357 .array/port v000001ff2fa5ba60, 357;
v000001ff2fa5ba60_358 .array/port v000001ff2fa5ba60, 358;
E_000001ff2f7956c0/89 .event anyedge, v000001ff2fa5ba60_355, v000001ff2fa5ba60_356, v000001ff2fa5ba60_357, v000001ff2fa5ba60_358;
v000001ff2fa5ba60_359 .array/port v000001ff2fa5ba60, 359;
v000001ff2fa5ba60_360 .array/port v000001ff2fa5ba60, 360;
v000001ff2fa5ba60_361 .array/port v000001ff2fa5ba60, 361;
v000001ff2fa5ba60_362 .array/port v000001ff2fa5ba60, 362;
E_000001ff2f7956c0/90 .event anyedge, v000001ff2fa5ba60_359, v000001ff2fa5ba60_360, v000001ff2fa5ba60_361, v000001ff2fa5ba60_362;
v000001ff2fa5ba60_363 .array/port v000001ff2fa5ba60, 363;
v000001ff2fa5ba60_364 .array/port v000001ff2fa5ba60, 364;
v000001ff2fa5ba60_365 .array/port v000001ff2fa5ba60, 365;
v000001ff2fa5ba60_366 .array/port v000001ff2fa5ba60, 366;
E_000001ff2f7956c0/91 .event anyedge, v000001ff2fa5ba60_363, v000001ff2fa5ba60_364, v000001ff2fa5ba60_365, v000001ff2fa5ba60_366;
v000001ff2fa5ba60_367 .array/port v000001ff2fa5ba60, 367;
v000001ff2fa5ba60_368 .array/port v000001ff2fa5ba60, 368;
v000001ff2fa5ba60_369 .array/port v000001ff2fa5ba60, 369;
v000001ff2fa5ba60_370 .array/port v000001ff2fa5ba60, 370;
E_000001ff2f7956c0/92 .event anyedge, v000001ff2fa5ba60_367, v000001ff2fa5ba60_368, v000001ff2fa5ba60_369, v000001ff2fa5ba60_370;
v000001ff2fa5ba60_371 .array/port v000001ff2fa5ba60, 371;
v000001ff2fa5ba60_372 .array/port v000001ff2fa5ba60, 372;
v000001ff2fa5ba60_373 .array/port v000001ff2fa5ba60, 373;
v000001ff2fa5ba60_374 .array/port v000001ff2fa5ba60, 374;
E_000001ff2f7956c0/93 .event anyedge, v000001ff2fa5ba60_371, v000001ff2fa5ba60_372, v000001ff2fa5ba60_373, v000001ff2fa5ba60_374;
v000001ff2fa5ba60_375 .array/port v000001ff2fa5ba60, 375;
v000001ff2fa5ba60_376 .array/port v000001ff2fa5ba60, 376;
v000001ff2fa5ba60_377 .array/port v000001ff2fa5ba60, 377;
v000001ff2fa5ba60_378 .array/port v000001ff2fa5ba60, 378;
E_000001ff2f7956c0/94 .event anyedge, v000001ff2fa5ba60_375, v000001ff2fa5ba60_376, v000001ff2fa5ba60_377, v000001ff2fa5ba60_378;
v000001ff2fa5ba60_379 .array/port v000001ff2fa5ba60, 379;
v000001ff2fa5ba60_380 .array/port v000001ff2fa5ba60, 380;
v000001ff2fa5ba60_381 .array/port v000001ff2fa5ba60, 381;
v000001ff2fa5ba60_382 .array/port v000001ff2fa5ba60, 382;
E_000001ff2f7956c0/95 .event anyedge, v000001ff2fa5ba60_379, v000001ff2fa5ba60_380, v000001ff2fa5ba60_381, v000001ff2fa5ba60_382;
v000001ff2fa5ba60_383 .array/port v000001ff2fa5ba60, 383;
v000001ff2fa5ba60_384 .array/port v000001ff2fa5ba60, 384;
v000001ff2fa5ba60_385 .array/port v000001ff2fa5ba60, 385;
v000001ff2fa5ba60_386 .array/port v000001ff2fa5ba60, 386;
E_000001ff2f7956c0/96 .event anyedge, v000001ff2fa5ba60_383, v000001ff2fa5ba60_384, v000001ff2fa5ba60_385, v000001ff2fa5ba60_386;
v000001ff2fa5ba60_387 .array/port v000001ff2fa5ba60, 387;
v000001ff2fa5ba60_388 .array/port v000001ff2fa5ba60, 388;
v000001ff2fa5ba60_389 .array/port v000001ff2fa5ba60, 389;
v000001ff2fa5ba60_390 .array/port v000001ff2fa5ba60, 390;
E_000001ff2f7956c0/97 .event anyedge, v000001ff2fa5ba60_387, v000001ff2fa5ba60_388, v000001ff2fa5ba60_389, v000001ff2fa5ba60_390;
v000001ff2fa5ba60_391 .array/port v000001ff2fa5ba60, 391;
v000001ff2fa5ba60_392 .array/port v000001ff2fa5ba60, 392;
v000001ff2fa5ba60_393 .array/port v000001ff2fa5ba60, 393;
v000001ff2fa5ba60_394 .array/port v000001ff2fa5ba60, 394;
E_000001ff2f7956c0/98 .event anyedge, v000001ff2fa5ba60_391, v000001ff2fa5ba60_392, v000001ff2fa5ba60_393, v000001ff2fa5ba60_394;
v000001ff2fa5ba60_395 .array/port v000001ff2fa5ba60, 395;
v000001ff2fa5ba60_396 .array/port v000001ff2fa5ba60, 396;
v000001ff2fa5ba60_397 .array/port v000001ff2fa5ba60, 397;
v000001ff2fa5ba60_398 .array/port v000001ff2fa5ba60, 398;
E_000001ff2f7956c0/99 .event anyedge, v000001ff2fa5ba60_395, v000001ff2fa5ba60_396, v000001ff2fa5ba60_397, v000001ff2fa5ba60_398;
v000001ff2fa5ba60_399 .array/port v000001ff2fa5ba60, 399;
v000001ff2fa5ba60_400 .array/port v000001ff2fa5ba60, 400;
v000001ff2fa5ba60_401 .array/port v000001ff2fa5ba60, 401;
v000001ff2fa5ba60_402 .array/port v000001ff2fa5ba60, 402;
E_000001ff2f7956c0/100 .event anyedge, v000001ff2fa5ba60_399, v000001ff2fa5ba60_400, v000001ff2fa5ba60_401, v000001ff2fa5ba60_402;
v000001ff2fa5ba60_403 .array/port v000001ff2fa5ba60, 403;
v000001ff2fa5ba60_404 .array/port v000001ff2fa5ba60, 404;
v000001ff2fa5ba60_405 .array/port v000001ff2fa5ba60, 405;
v000001ff2fa5ba60_406 .array/port v000001ff2fa5ba60, 406;
E_000001ff2f7956c0/101 .event anyedge, v000001ff2fa5ba60_403, v000001ff2fa5ba60_404, v000001ff2fa5ba60_405, v000001ff2fa5ba60_406;
v000001ff2fa5ba60_407 .array/port v000001ff2fa5ba60, 407;
v000001ff2fa5ba60_408 .array/port v000001ff2fa5ba60, 408;
v000001ff2fa5ba60_409 .array/port v000001ff2fa5ba60, 409;
v000001ff2fa5ba60_410 .array/port v000001ff2fa5ba60, 410;
E_000001ff2f7956c0/102 .event anyedge, v000001ff2fa5ba60_407, v000001ff2fa5ba60_408, v000001ff2fa5ba60_409, v000001ff2fa5ba60_410;
v000001ff2fa5ba60_411 .array/port v000001ff2fa5ba60, 411;
v000001ff2fa5ba60_412 .array/port v000001ff2fa5ba60, 412;
v000001ff2fa5ba60_413 .array/port v000001ff2fa5ba60, 413;
v000001ff2fa5ba60_414 .array/port v000001ff2fa5ba60, 414;
E_000001ff2f7956c0/103 .event anyedge, v000001ff2fa5ba60_411, v000001ff2fa5ba60_412, v000001ff2fa5ba60_413, v000001ff2fa5ba60_414;
v000001ff2fa5ba60_415 .array/port v000001ff2fa5ba60, 415;
v000001ff2fa5ba60_416 .array/port v000001ff2fa5ba60, 416;
v000001ff2fa5ba60_417 .array/port v000001ff2fa5ba60, 417;
v000001ff2fa5ba60_418 .array/port v000001ff2fa5ba60, 418;
E_000001ff2f7956c0/104 .event anyedge, v000001ff2fa5ba60_415, v000001ff2fa5ba60_416, v000001ff2fa5ba60_417, v000001ff2fa5ba60_418;
v000001ff2fa5ba60_419 .array/port v000001ff2fa5ba60, 419;
v000001ff2fa5ba60_420 .array/port v000001ff2fa5ba60, 420;
v000001ff2fa5ba60_421 .array/port v000001ff2fa5ba60, 421;
v000001ff2fa5ba60_422 .array/port v000001ff2fa5ba60, 422;
E_000001ff2f7956c0/105 .event anyedge, v000001ff2fa5ba60_419, v000001ff2fa5ba60_420, v000001ff2fa5ba60_421, v000001ff2fa5ba60_422;
v000001ff2fa5ba60_423 .array/port v000001ff2fa5ba60, 423;
v000001ff2fa5ba60_424 .array/port v000001ff2fa5ba60, 424;
v000001ff2fa5ba60_425 .array/port v000001ff2fa5ba60, 425;
v000001ff2fa5ba60_426 .array/port v000001ff2fa5ba60, 426;
E_000001ff2f7956c0/106 .event anyedge, v000001ff2fa5ba60_423, v000001ff2fa5ba60_424, v000001ff2fa5ba60_425, v000001ff2fa5ba60_426;
v000001ff2fa5ba60_427 .array/port v000001ff2fa5ba60, 427;
v000001ff2fa5ba60_428 .array/port v000001ff2fa5ba60, 428;
v000001ff2fa5ba60_429 .array/port v000001ff2fa5ba60, 429;
v000001ff2fa5ba60_430 .array/port v000001ff2fa5ba60, 430;
E_000001ff2f7956c0/107 .event anyedge, v000001ff2fa5ba60_427, v000001ff2fa5ba60_428, v000001ff2fa5ba60_429, v000001ff2fa5ba60_430;
v000001ff2fa5ba60_431 .array/port v000001ff2fa5ba60, 431;
v000001ff2fa5ba60_432 .array/port v000001ff2fa5ba60, 432;
v000001ff2fa5ba60_433 .array/port v000001ff2fa5ba60, 433;
v000001ff2fa5ba60_434 .array/port v000001ff2fa5ba60, 434;
E_000001ff2f7956c0/108 .event anyedge, v000001ff2fa5ba60_431, v000001ff2fa5ba60_432, v000001ff2fa5ba60_433, v000001ff2fa5ba60_434;
v000001ff2fa5ba60_435 .array/port v000001ff2fa5ba60, 435;
v000001ff2fa5ba60_436 .array/port v000001ff2fa5ba60, 436;
v000001ff2fa5ba60_437 .array/port v000001ff2fa5ba60, 437;
v000001ff2fa5ba60_438 .array/port v000001ff2fa5ba60, 438;
E_000001ff2f7956c0/109 .event anyedge, v000001ff2fa5ba60_435, v000001ff2fa5ba60_436, v000001ff2fa5ba60_437, v000001ff2fa5ba60_438;
v000001ff2fa5ba60_439 .array/port v000001ff2fa5ba60, 439;
v000001ff2fa5ba60_440 .array/port v000001ff2fa5ba60, 440;
v000001ff2fa5ba60_441 .array/port v000001ff2fa5ba60, 441;
v000001ff2fa5ba60_442 .array/port v000001ff2fa5ba60, 442;
E_000001ff2f7956c0/110 .event anyedge, v000001ff2fa5ba60_439, v000001ff2fa5ba60_440, v000001ff2fa5ba60_441, v000001ff2fa5ba60_442;
v000001ff2fa5ba60_443 .array/port v000001ff2fa5ba60, 443;
v000001ff2fa5ba60_444 .array/port v000001ff2fa5ba60, 444;
v000001ff2fa5ba60_445 .array/port v000001ff2fa5ba60, 445;
v000001ff2fa5ba60_446 .array/port v000001ff2fa5ba60, 446;
E_000001ff2f7956c0/111 .event anyedge, v000001ff2fa5ba60_443, v000001ff2fa5ba60_444, v000001ff2fa5ba60_445, v000001ff2fa5ba60_446;
v000001ff2fa5ba60_447 .array/port v000001ff2fa5ba60, 447;
v000001ff2fa5ba60_448 .array/port v000001ff2fa5ba60, 448;
v000001ff2fa5ba60_449 .array/port v000001ff2fa5ba60, 449;
v000001ff2fa5ba60_450 .array/port v000001ff2fa5ba60, 450;
E_000001ff2f7956c0/112 .event anyedge, v000001ff2fa5ba60_447, v000001ff2fa5ba60_448, v000001ff2fa5ba60_449, v000001ff2fa5ba60_450;
v000001ff2fa5ba60_451 .array/port v000001ff2fa5ba60, 451;
v000001ff2fa5ba60_452 .array/port v000001ff2fa5ba60, 452;
v000001ff2fa5ba60_453 .array/port v000001ff2fa5ba60, 453;
v000001ff2fa5ba60_454 .array/port v000001ff2fa5ba60, 454;
E_000001ff2f7956c0/113 .event anyedge, v000001ff2fa5ba60_451, v000001ff2fa5ba60_452, v000001ff2fa5ba60_453, v000001ff2fa5ba60_454;
v000001ff2fa5ba60_455 .array/port v000001ff2fa5ba60, 455;
v000001ff2fa5ba60_456 .array/port v000001ff2fa5ba60, 456;
v000001ff2fa5ba60_457 .array/port v000001ff2fa5ba60, 457;
v000001ff2fa5ba60_458 .array/port v000001ff2fa5ba60, 458;
E_000001ff2f7956c0/114 .event anyedge, v000001ff2fa5ba60_455, v000001ff2fa5ba60_456, v000001ff2fa5ba60_457, v000001ff2fa5ba60_458;
v000001ff2fa5ba60_459 .array/port v000001ff2fa5ba60, 459;
v000001ff2fa5ba60_460 .array/port v000001ff2fa5ba60, 460;
v000001ff2fa5ba60_461 .array/port v000001ff2fa5ba60, 461;
v000001ff2fa5ba60_462 .array/port v000001ff2fa5ba60, 462;
E_000001ff2f7956c0/115 .event anyedge, v000001ff2fa5ba60_459, v000001ff2fa5ba60_460, v000001ff2fa5ba60_461, v000001ff2fa5ba60_462;
v000001ff2fa5ba60_463 .array/port v000001ff2fa5ba60, 463;
v000001ff2fa5ba60_464 .array/port v000001ff2fa5ba60, 464;
v000001ff2fa5ba60_465 .array/port v000001ff2fa5ba60, 465;
v000001ff2fa5ba60_466 .array/port v000001ff2fa5ba60, 466;
E_000001ff2f7956c0/116 .event anyedge, v000001ff2fa5ba60_463, v000001ff2fa5ba60_464, v000001ff2fa5ba60_465, v000001ff2fa5ba60_466;
v000001ff2fa5ba60_467 .array/port v000001ff2fa5ba60, 467;
v000001ff2fa5ba60_468 .array/port v000001ff2fa5ba60, 468;
v000001ff2fa5ba60_469 .array/port v000001ff2fa5ba60, 469;
v000001ff2fa5ba60_470 .array/port v000001ff2fa5ba60, 470;
E_000001ff2f7956c0/117 .event anyedge, v000001ff2fa5ba60_467, v000001ff2fa5ba60_468, v000001ff2fa5ba60_469, v000001ff2fa5ba60_470;
v000001ff2fa5ba60_471 .array/port v000001ff2fa5ba60, 471;
v000001ff2fa5ba60_472 .array/port v000001ff2fa5ba60, 472;
v000001ff2fa5ba60_473 .array/port v000001ff2fa5ba60, 473;
v000001ff2fa5ba60_474 .array/port v000001ff2fa5ba60, 474;
E_000001ff2f7956c0/118 .event anyedge, v000001ff2fa5ba60_471, v000001ff2fa5ba60_472, v000001ff2fa5ba60_473, v000001ff2fa5ba60_474;
v000001ff2fa5ba60_475 .array/port v000001ff2fa5ba60, 475;
v000001ff2fa5ba60_476 .array/port v000001ff2fa5ba60, 476;
v000001ff2fa5ba60_477 .array/port v000001ff2fa5ba60, 477;
v000001ff2fa5ba60_478 .array/port v000001ff2fa5ba60, 478;
E_000001ff2f7956c0/119 .event anyedge, v000001ff2fa5ba60_475, v000001ff2fa5ba60_476, v000001ff2fa5ba60_477, v000001ff2fa5ba60_478;
v000001ff2fa5ba60_479 .array/port v000001ff2fa5ba60, 479;
v000001ff2fa5ba60_480 .array/port v000001ff2fa5ba60, 480;
v000001ff2fa5ba60_481 .array/port v000001ff2fa5ba60, 481;
v000001ff2fa5ba60_482 .array/port v000001ff2fa5ba60, 482;
E_000001ff2f7956c0/120 .event anyedge, v000001ff2fa5ba60_479, v000001ff2fa5ba60_480, v000001ff2fa5ba60_481, v000001ff2fa5ba60_482;
v000001ff2fa5ba60_483 .array/port v000001ff2fa5ba60, 483;
v000001ff2fa5ba60_484 .array/port v000001ff2fa5ba60, 484;
v000001ff2fa5ba60_485 .array/port v000001ff2fa5ba60, 485;
v000001ff2fa5ba60_486 .array/port v000001ff2fa5ba60, 486;
E_000001ff2f7956c0/121 .event anyedge, v000001ff2fa5ba60_483, v000001ff2fa5ba60_484, v000001ff2fa5ba60_485, v000001ff2fa5ba60_486;
v000001ff2fa5ba60_487 .array/port v000001ff2fa5ba60, 487;
v000001ff2fa5ba60_488 .array/port v000001ff2fa5ba60, 488;
v000001ff2fa5ba60_489 .array/port v000001ff2fa5ba60, 489;
v000001ff2fa5ba60_490 .array/port v000001ff2fa5ba60, 490;
E_000001ff2f7956c0/122 .event anyedge, v000001ff2fa5ba60_487, v000001ff2fa5ba60_488, v000001ff2fa5ba60_489, v000001ff2fa5ba60_490;
v000001ff2fa5ba60_491 .array/port v000001ff2fa5ba60, 491;
v000001ff2fa5ba60_492 .array/port v000001ff2fa5ba60, 492;
v000001ff2fa5ba60_493 .array/port v000001ff2fa5ba60, 493;
v000001ff2fa5ba60_494 .array/port v000001ff2fa5ba60, 494;
E_000001ff2f7956c0/123 .event anyedge, v000001ff2fa5ba60_491, v000001ff2fa5ba60_492, v000001ff2fa5ba60_493, v000001ff2fa5ba60_494;
v000001ff2fa5ba60_495 .array/port v000001ff2fa5ba60, 495;
v000001ff2fa5ba60_496 .array/port v000001ff2fa5ba60, 496;
v000001ff2fa5ba60_497 .array/port v000001ff2fa5ba60, 497;
v000001ff2fa5ba60_498 .array/port v000001ff2fa5ba60, 498;
E_000001ff2f7956c0/124 .event anyedge, v000001ff2fa5ba60_495, v000001ff2fa5ba60_496, v000001ff2fa5ba60_497, v000001ff2fa5ba60_498;
v000001ff2fa5ba60_499 .array/port v000001ff2fa5ba60, 499;
v000001ff2fa5ba60_500 .array/port v000001ff2fa5ba60, 500;
v000001ff2fa5ba60_501 .array/port v000001ff2fa5ba60, 501;
v000001ff2fa5ba60_502 .array/port v000001ff2fa5ba60, 502;
E_000001ff2f7956c0/125 .event anyedge, v000001ff2fa5ba60_499, v000001ff2fa5ba60_500, v000001ff2fa5ba60_501, v000001ff2fa5ba60_502;
v000001ff2fa5ba60_503 .array/port v000001ff2fa5ba60, 503;
v000001ff2fa5ba60_504 .array/port v000001ff2fa5ba60, 504;
v000001ff2fa5ba60_505 .array/port v000001ff2fa5ba60, 505;
v000001ff2fa5ba60_506 .array/port v000001ff2fa5ba60, 506;
E_000001ff2f7956c0/126 .event anyedge, v000001ff2fa5ba60_503, v000001ff2fa5ba60_504, v000001ff2fa5ba60_505, v000001ff2fa5ba60_506;
v000001ff2fa5ba60_507 .array/port v000001ff2fa5ba60, 507;
v000001ff2fa5ba60_508 .array/port v000001ff2fa5ba60, 508;
v000001ff2fa5ba60_509 .array/port v000001ff2fa5ba60, 509;
v000001ff2fa5ba60_510 .array/port v000001ff2fa5ba60, 510;
E_000001ff2f7956c0/127 .event anyedge, v000001ff2fa5ba60_507, v000001ff2fa5ba60_508, v000001ff2fa5ba60_509, v000001ff2fa5ba60_510;
v000001ff2fa5ba60_511 .array/port v000001ff2fa5ba60, 511;
v000001ff2fa5ba60_512 .array/port v000001ff2fa5ba60, 512;
v000001ff2fa5ba60_513 .array/port v000001ff2fa5ba60, 513;
v000001ff2fa5ba60_514 .array/port v000001ff2fa5ba60, 514;
E_000001ff2f7956c0/128 .event anyedge, v000001ff2fa5ba60_511, v000001ff2fa5ba60_512, v000001ff2fa5ba60_513, v000001ff2fa5ba60_514;
v000001ff2fa5ba60_515 .array/port v000001ff2fa5ba60, 515;
v000001ff2fa5ba60_516 .array/port v000001ff2fa5ba60, 516;
v000001ff2fa5ba60_517 .array/port v000001ff2fa5ba60, 517;
v000001ff2fa5ba60_518 .array/port v000001ff2fa5ba60, 518;
E_000001ff2f7956c0/129 .event anyedge, v000001ff2fa5ba60_515, v000001ff2fa5ba60_516, v000001ff2fa5ba60_517, v000001ff2fa5ba60_518;
v000001ff2fa5ba60_519 .array/port v000001ff2fa5ba60, 519;
v000001ff2fa5ba60_520 .array/port v000001ff2fa5ba60, 520;
v000001ff2fa5ba60_521 .array/port v000001ff2fa5ba60, 521;
v000001ff2fa5ba60_522 .array/port v000001ff2fa5ba60, 522;
E_000001ff2f7956c0/130 .event anyedge, v000001ff2fa5ba60_519, v000001ff2fa5ba60_520, v000001ff2fa5ba60_521, v000001ff2fa5ba60_522;
v000001ff2fa5ba60_523 .array/port v000001ff2fa5ba60, 523;
v000001ff2fa5ba60_524 .array/port v000001ff2fa5ba60, 524;
v000001ff2fa5ba60_525 .array/port v000001ff2fa5ba60, 525;
v000001ff2fa5ba60_526 .array/port v000001ff2fa5ba60, 526;
E_000001ff2f7956c0/131 .event anyedge, v000001ff2fa5ba60_523, v000001ff2fa5ba60_524, v000001ff2fa5ba60_525, v000001ff2fa5ba60_526;
v000001ff2fa5ba60_527 .array/port v000001ff2fa5ba60, 527;
v000001ff2fa5ba60_528 .array/port v000001ff2fa5ba60, 528;
v000001ff2fa5ba60_529 .array/port v000001ff2fa5ba60, 529;
v000001ff2fa5ba60_530 .array/port v000001ff2fa5ba60, 530;
E_000001ff2f7956c0/132 .event anyedge, v000001ff2fa5ba60_527, v000001ff2fa5ba60_528, v000001ff2fa5ba60_529, v000001ff2fa5ba60_530;
v000001ff2fa5ba60_531 .array/port v000001ff2fa5ba60, 531;
v000001ff2fa5ba60_532 .array/port v000001ff2fa5ba60, 532;
v000001ff2fa5ba60_533 .array/port v000001ff2fa5ba60, 533;
v000001ff2fa5ba60_534 .array/port v000001ff2fa5ba60, 534;
E_000001ff2f7956c0/133 .event anyedge, v000001ff2fa5ba60_531, v000001ff2fa5ba60_532, v000001ff2fa5ba60_533, v000001ff2fa5ba60_534;
v000001ff2fa5ba60_535 .array/port v000001ff2fa5ba60, 535;
v000001ff2fa5ba60_536 .array/port v000001ff2fa5ba60, 536;
v000001ff2fa5ba60_537 .array/port v000001ff2fa5ba60, 537;
v000001ff2fa5ba60_538 .array/port v000001ff2fa5ba60, 538;
E_000001ff2f7956c0/134 .event anyedge, v000001ff2fa5ba60_535, v000001ff2fa5ba60_536, v000001ff2fa5ba60_537, v000001ff2fa5ba60_538;
v000001ff2fa5ba60_539 .array/port v000001ff2fa5ba60, 539;
v000001ff2fa5ba60_540 .array/port v000001ff2fa5ba60, 540;
v000001ff2fa5ba60_541 .array/port v000001ff2fa5ba60, 541;
v000001ff2fa5ba60_542 .array/port v000001ff2fa5ba60, 542;
E_000001ff2f7956c0/135 .event anyedge, v000001ff2fa5ba60_539, v000001ff2fa5ba60_540, v000001ff2fa5ba60_541, v000001ff2fa5ba60_542;
v000001ff2fa5ba60_543 .array/port v000001ff2fa5ba60, 543;
v000001ff2fa5ba60_544 .array/port v000001ff2fa5ba60, 544;
v000001ff2fa5ba60_545 .array/port v000001ff2fa5ba60, 545;
v000001ff2fa5ba60_546 .array/port v000001ff2fa5ba60, 546;
E_000001ff2f7956c0/136 .event anyedge, v000001ff2fa5ba60_543, v000001ff2fa5ba60_544, v000001ff2fa5ba60_545, v000001ff2fa5ba60_546;
v000001ff2fa5ba60_547 .array/port v000001ff2fa5ba60, 547;
v000001ff2fa5ba60_548 .array/port v000001ff2fa5ba60, 548;
v000001ff2fa5ba60_549 .array/port v000001ff2fa5ba60, 549;
v000001ff2fa5ba60_550 .array/port v000001ff2fa5ba60, 550;
E_000001ff2f7956c0/137 .event anyedge, v000001ff2fa5ba60_547, v000001ff2fa5ba60_548, v000001ff2fa5ba60_549, v000001ff2fa5ba60_550;
v000001ff2fa5ba60_551 .array/port v000001ff2fa5ba60, 551;
v000001ff2fa5ba60_552 .array/port v000001ff2fa5ba60, 552;
v000001ff2fa5ba60_553 .array/port v000001ff2fa5ba60, 553;
v000001ff2fa5ba60_554 .array/port v000001ff2fa5ba60, 554;
E_000001ff2f7956c0/138 .event anyedge, v000001ff2fa5ba60_551, v000001ff2fa5ba60_552, v000001ff2fa5ba60_553, v000001ff2fa5ba60_554;
v000001ff2fa5ba60_555 .array/port v000001ff2fa5ba60, 555;
v000001ff2fa5ba60_556 .array/port v000001ff2fa5ba60, 556;
v000001ff2fa5ba60_557 .array/port v000001ff2fa5ba60, 557;
v000001ff2fa5ba60_558 .array/port v000001ff2fa5ba60, 558;
E_000001ff2f7956c0/139 .event anyedge, v000001ff2fa5ba60_555, v000001ff2fa5ba60_556, v000001ff2fa5ba60_557, v000001ff2fa5ba60_558;
v000001ff2fa5ba60_559 .array/port v000001ff2fa5ba60, 559;
v000001ff2fa5ba60_560 .array/port v000001ff2fa5ba60, 560;
v000001ff2fa5ba60_561 .array/port v000001ff2fa5ba60, 561;
v000001ff2fa5ba60_562 .array/port v000001ff2fa5ba60, 562;
E_000001ff2f7956c0/140 .event anyedge, v000001ff2fa5ba60_559, v000001ff2fa5ba60_560, v000001ff2fa5ba60_561, v000001ff2fa5ba60_562;
v000001ff2fa5ba60_563 .array/port v000001ff2fa5ba60, 563;
v000001ff2fa5ba60_564 .array/port v000001ff2fa5ba60, 564;
v000001ff2fa5ba60_565 .array/port v000001ff2fa5ba60, 565;
v000001ff2fa5ba60_566 .array/port v000001ff2fa5ba60, 566;
E_000001ff2f7956c0/141 .event anyedge, v000001ff2fa5ba60_563, v000001ff2fa5ba60_564, v000001ff2fa5ba60_565, v000001ff2fa5ba60_566;
v000001ff2fa5ba60_567 .array/port v000001ff2fa5ba60, 567;
v000001ff2fa5ba60_568 .array/port v000001ff2fa5ba60, 568;
v000001ff2fa5ba60_569 .array/port v000001ff2fa5ba60, 569;
v000001ff2fa5ba60_570 .array/port v000001ff2fa5ba60, 570;
E_000001ff2f7956c0/142 .event anyedge, v000001ff2fa5ba60_567, v000001ff2fa5ba60_568, v000001ff2fa5ba60_569, v000001ff2fa5ba60_570;
v000001ff2fa5ba60_571 .array/port v000001ff2fa5ba60, 571;
v000001ff2fa5ba60_572 .array/port v000001ff2fa5ba60, 572;
v000001ff2fa5ba60_573 .array/port v000001ff2fa5ba60, 573;
v000001ff2fa5ba60_574 .array/port v000001ff2fa5ba60, 574;
E_000001ff2f7956c0/143 .event anyedge, v000001ff2fa5ba60_571, v000001ff2fa5ba60_572, v000001ff2fa5ba60_573, v000001ff2fa5ba60_574;
v000001ff2fa5ba60_575 .array/port v000001ff2fa5ba60, 575;
v000001ff2fa5ba60_576 .array/port v000001ff2fa5ba60, 576;
v000001ff2fa5ba60_577 .array/port v000001ff2fa5ba60, 577;
v000001ff2fa5ba60_578 .array/port v000001ff2fa5ba60, 578;
E_000001ff2f7956c0/144 .event anyedge, v000001ff2fa5ba60_575, v000001ff2fa5ba60_576, v000001ff2fa5ba60_577, v000001ff2fa5ba60_578;
v000001ff2fa5ba60_579 .array/port v000001ff2fa5ba60, 579;
v000001ff2fa5ba60_580 .array/port v000001ff2fa5ba60, 580;
v000001ff2fa5ba60_581 .array/port v000001ff2fa5ba60, 581;
v000001ff2fa5ba60_582 .array/port v000001ff2fa5ba60, 582;
E_000001ff2f7956c0/145 .event anyedge, v000001ff2fa5ba60_579, v000001ff2fa5ba60_580, v000001ff2fa5ba60_581, v000001ff2fa5ba60_582;
v000001ff2fa5ba60_583 .array/port v000001ff2fa5ba60, 583;
v000001ff2fa5ba60_584 .array/port v000001ff2fa5ba60, 584;
v000001ff2fa5ba60_585 .array/port v000001ff2fa5ba60, 585;
v000001ff2fa5ba60_586 .array/port v000001ff2fa5ba60, 586;
E_000001ff2f7956c0/146 .event anyedge, v000001ff2fa5ba60_583, v000001ff2fa5ba60_584, v000001ff2fa5ba60_585, v000001ff2fa5ba60_586;
v000001ff2fa5ba60_587 .array/port v000001ff2fa5ba60, 587;
v000001ff2fa5ba60_588 .array/port v000001ff2fa5ba60, 588;
v000001ff2fa5ba60_589 .array/port v000001ff2fa5ba60, 589;
v000001ff2fa5ba60_590 .array/port v000001ff2fa5ba60, 590;
E_000001ff2f7956c0/147 .event anyedge, v000001ff2fa5ba60_587, v000001ff2fa5ba60_588, v000001ff2fa5ba60_589, v000001ff2fa5ba60_590;
v000001ff2fa5ba60_591 .array/port v000001ff2fa5ba60, 591;
v000001ff2fa5ba60_592 .array/port v000001ff2fa5ba60, 592;
v000001ff2fa5ba60_593 .array/port v000001ff2fa5ba60, 593;
v000001ff2fa5ba60_594 .array/port v000001ff2fa5ba60, 594;
E_000001ff2f7956c0/148 .event anyedge, v000001ff2fa5ba60_591, v000001ff2fa5ba60_592, v000001ff2fa5ba60_593, v000001ff2fa5ba60_594;
v000001ff2fa5ba60_595 .array/port v000001ff2fa5ba60, 595;
v000001ff2fa5ba60_596 .array/port v000001ff2fa5ba60, 596;
v000001ff2fa5ba60_597 .array/port v000001ff2fa5ba60, 597;
v000001ff2fa5ba60_598 .array/port v000001ff2fa5ba60, 598;
E_000001ff2f7956c0/149 .event anyedge, v000001ff2fa5ba60_595, v000001ff2fa5ba60_596, v000001ff2fa5ba60_597, v000001ff2fa5ba60_598;
v000001ff2fa5ba60_599 .array/port v000001ff2fa5ba60, 599;
v000001ff2fa5ba60_600 .array/port v000001ff2fa5ba60, 600;
v000001ff2fa5ba60_601 .array/port v000001ff2fa5ba60, 601;
v000001ff2fa5ba60_602 .array/port v000001ff2fa5ba60, 602;
E_000001ff2f7956c0/150 .event anyedge, v000001ff2fa5ba60_599, v000001ff2fa5ba60_600, v000001ff2fa5ba60_601, v000001ff2fa5ba60_602;
v000001ff2fa5ba60_603 .array/port v000001ff2fa5ba60, 603;
v000001ff2fa5ba60_604 .array/port v000001ff2fa5ba60, 604;
v000001ff2fa5ba60_605 .array/port v000001ff2fa5ba60, 605;
v000001ff2fa5ba60_606 .array/port v000001ff2fa5ba60, 606;
E_000001ff2f7956c0/151 .event anyedge, v000001ff2fa5ba60_603, v000001ff2fa5ba60_604, v000001ff2fa5ba60_605, v000001ff2fa5ba60_606;
v000001ff2fa5ba60_607 .array/port v000001ff2fa5ba60, 607;
v000001ff2fa5ba60_608 .array/port v000001ff2fa5ba60, 608;
v000001ff2fa5ba60_609 .array/port v000001ff2fa5ba60, 609;
v000001ff2fa5ba60_610 .array/port v000001ff2fa5ba60, 610;
E_000001ff2f7956c0/152 .event anyedge, v000001ff2fa5ba60_607, v000001ff2fa5ba60_608, v000001ff2fa5ba60_609, v000001ff2fa5ba60_610;
v000001ff2fa5ba60_611 .array/port v000001ff2fa5ba60, 611;
v000001ff2fa5ba60_612 .array/port v000001ff2fa5ba60, 612;
v000001ff2fa5ba60_613 .array/port v000001ff2fa5ba60, 613;
v000001ff2fa5ba60_614 .array/port v000001ff2fa5ba60, 614;
E_000001ff2f7956c0/153 .event anyedge, v000001ff2fa5ba60_611, v000001ff2fa5ba60_612, v000001ff2fa5ba60_613, v000001ff2fa5ba60_614;
v000001ff2fa5ba60_615 .array/port v000001ff2fa5ba60, 615;
v000001ff2fa5ba60_616 .array/port v000001ff2fa5ba60, 616;
v000001ff2fa5ba60_617 .array/port v000001ff2fa5ba60, 617;
v000001ff2fa5ba60_618 .array/port v000001ff2fa5ba60, 618;
E_000001ff2f7956c0/154 .event anyedge, v000001ff2fa5ba60_615, v000001ff2fa5ba60_616, v000001ff2fa5ba60_617, v000001ff2fa5ba60_618;
v000001ff2fa5ba60_619 .array/port v000001ff2fa5ba60, 619;
v000001ff2fa5ba60_620 .array/port v000001ff2fa5ba60, 620;
v000001ff2fa5ba60_621 .array/port v000001ff2fa5ba60, 621;
v000001ff2fa5ba60_622 .array/port v000001ff2fa5ba60, 622;
E_000001ff2f7956c0/155 .event anyedge, v000001ff2fa5ba60_619, v000001ff2fa5ba60_620, v000001ff2fa5ba60_621, v000001ff2fa5ba60_622;
v000001ff2fa5ba60_623 .array/port v000001ff2fa5ba60, 623;
v000001ff2fa5ba60_624 .array/port v000001ff2fa5ba60, 624;
v000001ff2fa5ba60_625 .array/port v000001ff2fa5ba60, 625;
v000001ff2fa5ba60_626 .array/port v000001ff2fa5ba60, 626;
E_000001ff2f7956c0/156 .event anyedge, v000001ff2fa5ba60_623, v000001ff2fa5ba60_624, v000001ff2fa5ba60_625, v000001ff2fa5ba60_626;
v000001ff2fa5ba60_627 .array/port v000001ff2fa5ba60, 627;
v000001ff2fa5ba60_628 .array/port v000001ff2fa5ba60, 628;
v000001ff2fa5ba60_629 .array/port v000001ff2fa5ba60, 629;
v000001ff2fa5ba60_630 .array/port v000001ff2fa5ba60, 630;
E_000001ff2f7956c0/157 .event anyedge, v000001ff2fa5ba60_627, v000001ff2fa5ba60_628, v000001ff2fa5ba60_629, v000001ff2fa5ba60_630;
v000001ff2fa5ba60_631 .array/port v000001ff2fa5ba60, 631;
v000001ff2fa5ba60_632 .array/port v000001ff2fa5ba60, 632;
v000001ff2fa5ba60_633 .array/port v000001ff2fa5ba60, 633;
v000001ff2fa5ba60_634 .array/port v000001ff2fa5ba60, 634;
E_000001ff2f7956c0/158 .event anyedge, v000001ff2fa5ba60_631, v000001ff2fa5ba60_632, v000001ff2fa5ba60_633, v000001ff2fa5ba60_634;
v000001ff2fa5ba60_635 .array/port v000001ff2fa5ba60, 635;
v000001ff2fa5ba60_636 .array/port v000001ff2fa5ba60, 636;
v000001ff2fa5ba60_637 .array/port v000001ff2fa5ba60, 637;
v000001ff2fa5ba60_638 .array/port v000001ff2fa5ba60, 638;
E_000001ff2f7956c0/159 .event anyedge, v000001ff2fa5ba60_635, v000001ff2fa5ba60_636, v000001ff2fa5ba60_637, v000001ff2fa5ba60_638;
v000001ff2fa5ba60_639 .array/port v000001ff2fa5ba60, 639;
v000001ff2fa5ba60_640 .array/port v000001ff2fa5ba60, 640;
v000001ff2fa5ba60_641 .array/port v000001ff2fa5ba60, 641;
v000001ff2fa5ba60_642 .array/port v000001ff2fa5ba60, 642;
E_000001ff2f7956c0/160 .event anyedge, v000001ff2fa5ba60_639, v000001ff2fa5ba60_640, v000001ff2fa5ba60_641, v000001ff2fa5ba60_642;
v000001ff2fa5ba60_643 .array/port v000001ff2fa5ba60, 643;
v000001ff2fa5ba60_644 .array/port v000001ff2fa5ba60, 644;
v000001ff2fa5ba60_645 .array/port v000001ff2fa5ba60, 645;
v000001ff2fa5ba60_646 .array/port v000001ff2fa5ba60, 646;
E_000001ff2f7956c0/161 .event anyedge, v000001ff2fa5ba60_643, v000001ff2fa5ba60_644, v000001ff2fa5ba60_645, v000001ff2fa5ba60_646;
v000001ff2fa5ba60_647 .array/port v000001ff2fa5ba60, 647;
v000001ff2fa5ba60_648 .array/port v000001ff2fa5ba60, 648;
v000001ff2fa5ba60_649 .array/port v000001ff2fa5ba60, 649;
v000001ff2fa5ba60_650 .array/port v000001ff2fa5ba60, 650;
E_000001ff2f7956c0/162 .event anyedge, v000001ff2fa5ba60_647, v000001ff2fa5ba60_648, v000001ff2fa5ba60_649, v000001ff2fa5ba60_650;
v000001ff2fa5ba60_651 .array/port v000001ff2fa5ba60, 651;
v000001ff2fa5ba60_652 .array/port v000001ff2fa5ba60, 652;
v000001ff2fa5ba60_653 .array/port v000001ff2fa5ba60, 653;
v000001ff2fa5ba60_654 .array/port v000001ff2fa5ba60, 654;
E_000001ff2f7956c0/163 .event anyedge, v000001ff2fa5ba60_651, v000001ff2fa5ba60_652, v000001ff2fa5ba60_653, v000001ff2fa5ba60_654;
v000001ff2fa5ba60_655 .array/port v000001ff2fa5ba60, 655;
v000001ff2fa5ba60_656 .array/port v000001ff2fa5ba60, 656;
v000001ff2fa5ba60_657 .array/port v000001ff2fa5ba60, 657;
v000001ff2fa5ba60_658 .array/port v000001ff2fa5ba60, 658;
E_000001ff2f7956c0/164 .event anyedge, v000001ff2fa5ba60_655, v000001ff2fa5ba60_656, v000001ff2fa5ba60_657, v000001ff2fa5ba60_658;
v000001ff2fa5ba60_659 .array/port v000001ff2fa5ba60, 659;
v000001ff2fa5ba60_660 .array/port v000001ff2fa5ba60, 660;
v000001ff2fa5ba60_661 .array/port v000001ff2fa5ba60, 661;
v000001ff2fa5ba60_662 .array/port v000001ff2fa5ba60, 662;
E_000001ff2f7956c0/165 .event anyedge, v000001ff2fa5ba60_659, v000001ff2fa5ba60_660, v000001ff2fa5ba60_661, v000001ff2fa5ba60_662;
v000001ff2fa5ba60_663 .array/port v000001ff2fa5ba60, 663;
v000001ff2fa5ba60_664 .array/port v000001ff2fa5ba60, 664;
v000001ff2fa5ba60_665 .array/port v000001ff2fa5ba60, 665;
v000001ff2fa5ba60_666 .array/port v000001ff2fa5ba60, 666;
E_000001ff2f7956c0/166 .event anyedge, v000001ff2fa5ba60_663, v000001ff2fa5ba60_664, v000001ff2fa5ba60_665, v000001ff2fa5ba60_666;
v000001ff2fa5ba60_667 .array/port v000001ff2fa5ba60, 667;
v000001ff2fa5ba60_668 .array/port v000001ff2fa5ba60, 668;
v000001ff2fa5ba60_669 .array/port v000001ff2fa5ba60, 669;
v000001ff2fa5ba60_670 .array/port v000001ff2fa5ba60, 670;
E_000001ff2f7956c0/167 .event anyedge, v000001ff2fa5ba60_667, v000001ff2fa5ba60_668, v000001ff2fa5ba60_669, v000001ff2fa5ba60_670;
v000001ff2fa5ba60_671 .array/port v000001ff2fa5ba60, 671;
v000001ff2fa5ba60_672 .array/port v000001ff2fa5ba60, 672;
v000001ff2fa5ba60_673 .array/port v000001ff2fa5ba60, 673;
v000001ff2fa5ba60_674 .array/port v000001ff2fa5ba60, 674;
E_000001ff2f7956c0/168 .event anyedge, v000001ff2fa5ba60_671, v000001ff2fa5ba60_672, v000001ff2fa5ba60_673, v000001ff2fa5ba60_674;
v000001ff2fa5ba60_675 .array/port v000001ff2fa5ba60, 675;
v000001ff2fa5ba60_676 .array/port v000001ff2fa5ba60, 676;
v000001ff2fa5ba60_677 .array/port v000001ff2fa5ba60, 677;
v000001ff2fa5ba60_678 .array/port v000001ff2fa5ba60, 678;
E_000001ff2f7956c0/169 .event anyedge, v000001ff2fa5ba60_675, v000001ff2fa5ba60_676, v000001ff2fa5ba60_677, v000001ff2fa5ba60_678;
v000001ff2fa5ba60_679 .array/port v000001ff2fa5ba60, 679;
v000001ff2fa5ba60_680 .array/port v000001ff2fa5ba60, 680;
v000001ff2fa5ba60_681 .array/port v000001ff2fa5ba60, 681;
v000001ff2fa5ba60_682 .array/port v000001ff2fa5ba60, 682;
E_000001ff2f7956c0/170 .event anyedge, v000001ff2fa5ba60_679, v000001ff2fa5ba60_680, v000001ff2fa5ba60_681, v000001ff2fa5ba60_682;
v000001ff2fa5ba60_683 .array/port v000001ff2fa5ba60, 683;
v000001ff2fa5ba60_684 .array/port v000001ff2fa5ba60, 684;
v000001ff2fa5ba60_685 .array/port v000001ff2fa5ba60, 685;
v000001ff2fa5ba60_686 .array/port v000001ff2fa5ba60, 686;
E_000001ff2f7956c0/171 .event anyedge, v000001ff2fa5ba60_683, v000001ff2fa5ba60_684, v000001ff2fa5ba60_685, v000001ff2fa5ba60_686;
v000001ff2fa5ba60_687 .array/port v000001ff2fa5ba60, 687;
v000001ff2fa5ba60_688 .array/port v000001ff2fa5ba60, 688;
v000001ff2fa5ba60_689 .array/port v000001ff2fa5ba60, 689;
v000001ff2fa5ba60_690 .array/port v000001ff2fa5ba60, 690;
E_000001ff2f7956c0/172 .event anyedge, v000001ff2fa5ba60_687, v000001ff2fa5ba60_688, v000001ff2fa5ba60_689, v000001ff2fa5ba60_690;
v000001ff2fa5ba60_691 .array/port v000001ff2fa5ba60, 691;
v000001ff2fa5ba60_692 .array/port v000001ff2fa5ba60, 692;
v000001ff2fa5ba60_693 .array/port v000001ff2fa5ba60, 693;
v000001ff2fa5ba60_694 .array/port v000001ff2fa5ba60, 694;
E_000001ff2f7956c0/173 .event anyedge, v000001ff2fa5ba60_691, v000001ff2fa5ba60_692, v000001ff2fa5ba60_693, v000001ff2fa5ba60_694;
v000001ff2fa5ba60_695 .array/port v000001ff2fa5ba60, 695;
v000001ff2fa5ba60_696 .array/port v000001ff2fa5ba60, 696;
v000001ff2fa5ba60_697 .array/port v000001ff2fa5ba60, 697;
v000001ff2fa5ba60_698 .array/port v000001ff2fa5ba60, 698;
E_000001ff2f7956c0/174 .event anyedge, v000001ff2fa5ba60_695, v000001ff2fa5ba60_696, v000001ff2fa5ba60_697, v000001ff2fa5ba60_698;
v000001ff2fa5ba60_699 .array/port v000001ff2fa5ba60, 699;
v000001ff2fa5ba60_700 .array/port v000001ff2fa5ba60, 700;
v000001ff2fa5ba60_701 .array/port v000001ff2fa5ba60, 701;
v000001ff2fa5ba60_702 .array/port v000001ff2fa5ba60, 702;
E_000001ff2f7956c0/175 .event anyedge, v000001ff2fa5ba60_699, v000001ff2fa5ba60_700, v000001ff2fa5ba60_701, v000001ff2fa5ba60_702;
v000001ff2fa5ba60_703 .array/port v000001ff2fa5ba60, 703;
v000001ff2fa5ba60_704 .array/port v000001ff2fa5ba60, 704;
v000001ff2fa5ba60_705 .array/port v000001ff2fa5ba60, 705;
v000001ff2fa5ba60_706 .array/port v000001ff2fa5ba60, 706;
E_000001ff2f7956c0/176 .event anyedge, v000001ff2fa5ba60_703, v000001ff2fa5ba60_704, v000001ff2fa5ba60_705, v000001ff2fa5ba60_706;
v000001ff2fa5ba60_707 .array/port v000001ff2fa5ba60, 707;
v000001ff2fa5ba60_708 .array/port v000001ff2fa5ba60, 708;
v000001ff2fa5ba60_709 .array/port v000001ff2fa5ba60, 709;
v000001ff2fa5ba60_710 .array/port v000001ff2fa5ba60, 710;
E_000001ff2f7956c0/177 .event anyedge, v000001ff2fa5ba60_707, v000001ff2fa5ba60_708, v000001ff2fa5ba60_709, v000001ff2fa5ba60_710;
v000001ff2fa5ba60_711 .array/port v000001ff2fa5ba60, 711;
v000001ff2fa5ba60_712 .array/port v000001ff2fa5ba60, 712;
v000001ff2fa5ba60_713 .array/port v000001ff2fa5ba60, 713;
v000001ff2fa5ba60_714 .array/port v000001ff2fa5ba60, 714;
E_000001ff2f7956c0/178 .event anyedge, v000001ff2fa5ba60_711, v000001ff2fa5ba60_712, v000001ff2fa5ba60_713, v000001ff2fa5ba60_714;
v000001ff2fa5ba60_715 .array/port v000001ff2fa5ba60, 715;
v000001ff2fa5ba60_716 .array/port v000001ff2fa5ba60, 716;
v000001ff2fa5ba60_717 .array/port v000001ff2fa5ba60, 717;
v000001ff2fa5ba60_718 .array/port v000001ff2fa5ba60, 718;
E_000001ff2f7956c0/179 .event anyedge, v000001ff2fa5ba60_715, v000001ff2fa5ba60_716, v000001ff2fa5ba60_717, v000001ff2fa5ba60_718;
v000001ff2fa5ba60_719 .array/port v000001ff2fa5ba60, 719;
v000001ff2fa5ba60_720 .array/port v000001ff2fa5ba60, 720;
v000001ff2fa5ba60_721 .array/port v000001ff2fa5ba60, 721;
v000001ff2fa5ba60_722 .array/port v000001ff2fa5ba60, 722;
E_000001ff2f7956c0/180 .event anyedge, v000001ff2fa5ba60_719, v000001ff2fa5ba60_720, v000001ff2fa5ba60_721, v000001ff2fa5ba60_722;
v000001ff2fa5ba60_723 .array/port v000001ff2fa5ba60, 723;
v000001ff2fa5ba60_724 .array/port v000001ff2fa5ba60, 724;
v000001ff2fa5ba60_725 .array/port v000001ff2fa5ba60, 725;
v000001ff2fa5ba60_726 .array/port v000001ff2fa5ba60, 726;
E_000001ff2f7956c0/181 .event anyedge, v000001ff2fa5ba60_723, v000001ff2fa5ba60_724, v000001ff2fa5ba60_725, v000001ff2fa5ba60_726;
v000001ff2fa5ba60_727 .array/port v000001ff2fa5ba60, 727;
v000001ff2fa5ba60_728 .array/port v000001ff2fa5ba60, 728;
E_000001ff2f7956c0/182 .event anyedge, v000001ff2fa5ba60_727, v000001ff2fa5ba60_728;
E_000001ff2f7956c0 .event/or E_000001ff2f7956c0/0, E_000001ff2f7956c0/1, E_000001ff2f7956c0/2, E_000001ff2f7956c0/3, E_000001ff2f7956c0/4, E_000001ff2f7956c0/5, E_000001ff2f7956c0/6, E_000001ff2f7956c0/7, E_000001ff2f7956c0/8, E_000001ff2f7956c0/9, E_000001ff2f7956c0/10, E_000001ff2f7956c0/11, E_000001ff2f7956c0/12, E_000001ff2f7956c0/13, E_000001ff2f7956c0/14, E_000001ff2f7956c0/15, E_000001ff2f7956c0/16, E_000001ff2f7956c0/17, E_000001ff2f7956c0/18, E_000001ff2f7956c0/19, E_000001ff2f7956c0/20, E_000001ff2f7956c0/21, E_000001ff2f7956c0/22, E_000001ff2f7956c0/23, E_000001ff2f7956c0/24, E_000001ff2f7956c0/25, E_000001ff2f7956c0/26, E_000001ff2f7956c0/27, E_000001ff2f7956c0/28, E_000001ff2f7956c0/29, E_000001ff2f7956c0/30, E_000001ff2f7956c0/31, E_000001ff2f7956c0/32, E_000001ff2f7956c0/33, E_000001ff2f7956c0/34, E_000001ff2f7956c0/35, E_000001ff2f7956c0/36, E_000001ff2f7956c0/37, E_000001ff2f7956c0/38, E_000001ff2f7956c0/39, E_000001ff2f7956c0/40, E_000001ff2f7956c0/41, E_000001ff2f7956c0/42, E_000001ff2f7956c0/43, E_000001ff2f7956c0/44, E_000001ff2f7956c0/45, E_000001ff2f7956c0/46, E_000001ff2f7956c0/47, E_000001ff2f7956c0/48, E_000001ff2f7956c0/49, E_000001ff2f7956c0/50, E_000001ff2f7956c0/51, E_000001ff2f7956c0/52, E_000001ff2f7956c0/53, E_000001ff2f7956c0/54, E_000001ff2f7956c0/55, E_000001ff2f7956c0/56, E_000001ff2f7956c0/57, E_000001ff2f7956c0/58, E_000001ff2f7956c0/59, E_000001ff2f7956c0/60, E_000001ff2f7956c0/61, E_000001ff2f7956c0/62, E_000001ff2f7956c0/63, E_000001ff2f7956c0/64, E_000001ff2f7956c0/65, E_000001ff2f7956c0/66, E_000001ff2f7956c0/67, E_000001ff2f7956c0/68, E_000001ff2f7956c0/69, E_000001ff2f7956c0/70, E_000001ff2f7956c0/71, E_000001ff2f7956c0/72, E_000001ff2f7956c0/73, E_000001ff2f7956c0/74, E_000001ff2f7956c0/75, E_000001ff2f7956c0/76, E_000001ff2f7956c0/77, E_000001ff2f7956c0/78, E_000001ff2f7956c0/79, E_000001ff2f7956c0/80, E_000001ff2f7956c0/81, E_000001ff2f7956c0/82, E_000001ff2f7956c0/83, E_000001ff2f7956c0/84, E_000001ff2f7956c0/85, E_000001ff2f7956c0/86, E_000001ff2f7956c0/87, E_000001ff2f7956c0/88, E_000001ff2f7956c0/89, E_000001ff2f7956c0/90, E_000001ff2f7956c0/91, E_000001ff2f7956c0/92, E_000001ff2f7956c0/93, E_000001ff2f7956c0/94, E_000001ff2f7956c0/95, E_000001ff2f7956c0/96, E_000001ff2f7956c0/97, E_000001ff2f7956c0/98, E_000001ff2f7956c0/99, E_000001ff2f7956c0/100, E_000001ff2f7956c0/101, E_000001ff2f7956c0/102, E_000001ff2f7956c0/103, E_000001ff2f7956c0/104, E_000001ff2f7956c0/105, E_000001ff2f7956c0/106, E_000001ff2f7956c0/107, E_000001ff2f7956c0/108, E_000001ff2f7956c0/109, E_000001ff2f7956c0/110, E_000001ff2f7956c0/111, E_000001ff2f7956c0/112, E_000001ff2f7956c0/113, E_000001ff2f7956c0/114, E_000001ff2f7956c0/115, E_000001ff2f7956c0/116, E_000001ff2f7956c0/117, E_000001ff2f7956c0/118, E_000001ff2f7956c0/119, E_000001ff2f7956c0/120, E_000001ff2f7956c0/121, E_000001ff2f7956c0/122, E_000001ff2f7956c0/123, E_000001ff2f7956c0/124, E_000001ff2f7956c0/125, E_000001ff2f7956c0/126, E_000001ff2f7956c0/127, E_000001ff2f7956c0/128, E_000001ff2f7956c0/129, E_000001ff2f7956c0/130, E_000001ff2f7956c0/131, E_000001ff2f7956c0/132, E_000001ff2f7956c0/133, E_000001ff2f7956c0/134, E_000001ff2f7956c0/135, E_000001ff2f7956c0/136, E_000001ff2f7956c0/137, E_000001ff2f7956c0/138, E_000001ff2f7956c0/139, E_000001ff2f7956c0/140, E_000001ff2f7956c0/141, E_000001ff2f7956c0/142, E_000001ff2f7956c0/143, E_000001ff2f7956c0/144, E_000001ff2f7956c0/145, E_000001ff2f7956c0/146, E_000001ff2f7956c0/147, E_000001ff2f7956c0/148, E_000001ff2f7956c0/149, E_000001ff2f7956c0/150, E_000001ff2f7956c0/151, E_000001ff2f7956c0/152, E_000001ff2f7956c0/153, E_000001ff2f7956c0/154, E_000001ff2f7956c0/155, E_000001ff2f7956c0/156, E_000001ff2f7956c0/157, E_000001ff2f7956c0/158, E_000001ff2f7956c0/159, E_000001ff2f7956c0/160, E_000001ff2f7956c0/161, E_000001ff2f7956c0/162, E_000001ff2f7956c0/163, E_000001ff2f7956c0/164, E_000001ff2f7956c0/165, E_000001ff2f7956c0/166, E_000001ff2f7956c0/167, E_000001ff2f7956c0/168, E_000001ff2f7956c0/169, E_000001ff2f7956c0/170, E_000001ff2f7956c0/171, E_000001ff2f7956c0/172, E_000001ff2f7956c0/173, E_000001ff2f7956c0/174, E_000001ff2f7956c0/175, E_000001ff2f7956c0/176, E_000001ff2f7956c0/177, E_000001ff2f7956c0/178, E_000001ff2f7956c0/179, E_000001ff2f7956c0/180, E_000001ff2f7956c0/181, E_000001ff2f7956c0/182;
v000001ff2fa59f80_0 .array/port v000001ff2fa59f80, 0;
v000001ff2fa59f80_1 .array/port v000001ff2fa59f80, 1;
v000001ff2fa59f80_2 .array/port v000001ff2fa59f80, 2;
E_000001ff2f795a80/0 .event anyedge, v000001ff2fa57960_0, v000001ff2fa59f80_0, v000001ff2fa59f80_1, v000001ff2fa59f80_2;
v000001ff2fa59f80_3 .array/port v000001ff2fa59f80, 3;
v000001ff2fa59f80_4 .array/port v000001ff2fa59f80, 4;
v000001ff2fa59f80_5 .array/port v000001ff2fa59f80, 5;
v000001ff2fa59f80_6 .array/port v000001ff2fa59f80, 6;
E_000001ff2f795a80/1 .event anyedge, v000001ff2fa59f80_3, v000001ff2fa59f80_4, v000001ff2fa59f80_5, v000001ff2fa59f80_6;
v000001ff2fa59f80_7 .array/port v000001ff2fa59f80, 7;
v000001ff2fa59f80_8 .array/port v000001ff2fa59f80, 8;
v000001ff2fa59f80_9 .array/port v000001ff2fa59f80, 9;
v000001ff2fa59f80_10 .array/port v000001ff2fa59f80, 10;
E_000001ff2f795a80/2 .event anyedge, v000001ff2fa59f80_7, v000001ff2fa59f80_8, v000001ff2fa59f80_9, v000001ff2fa59f80_10;
v000001ff2fa59f80_11 .array/port v000001ff2fa59f80, 11;
v000001ff2fa59f80_12 .array/port v000001ff2fa59f80, 12;
v000001ff2fa59f80_13 .array/port v000001ff2fa59f80, 13;
v000001ff2fa59f80_14 .array/port v000001ff2fa59f80, 14;
E_000001ff2f795a80/3 .event anyedge, v000001ff2fa59f80_11, v000001ff2fa59f80_12, v000001ff2fa59f80_13, v000001ff2fa59f80_14;
v000001ff2fa59f80_15 .array/port v000001ff2fa59f80, 15;
v000001ff2fa59f80_16 .array/port v000001ff2fa59f80, 16;
v000001ff2fa59f80_17 .array/port v000001ff2fa59f80, 17;
v000001ff2fa59f80_18 .array/port v000001ff2fa59f80, 18;
E_000001ff2f795a80/4 .event anyedge, v000001ff2fa59f80_15, v000001ff2fa59f80_16, v000001ff2fa59f80_17, v000001ff2fa59f80_18;
v000001ff2fa59f80_19 .array/port v000001ff2fa59f80, 19;
v000001ff2fa59f80_20 .array/port v000001ff2fa59f80, 20;
v000001ff2fa59f80_21 .array/port v000001ff2fa59f80, 21;
v000001ff2fa59f80_22 .array/port v000001ff2fa59f80, 22;
E_000001ff2f795a80/5 .event anyedge, v000001ff2fa59f80_19, v000001ff2fa59f80_20, v000001ff2fa59f80_21, v000001ff2fa59f80_22;
v000001ff2fa59f80_23 .array/port v000001ff2fa59f80, 23;
v000001ff2fa59f80_24 .array/port v000001ff2fa59f80, 24;
v000001ff2fa59f80_25 .array/port v000001ff2fa59f80, 25;
v000001ff2fa59f80_26 .array/port v000001ff2fa59f80, 26;
E_000001ff2f795a80/6 .event anyedge, v000001ff2fa59f80_23, v000001ff2fa59f80_24, v000001ff2fa59f80_25, v000001ff2fa59f80_26;
v000001ff2fa59f80_27 .array/port v000001ff2fa59f80, 27;
v000001ff2fa59f80_28 .array/port v000001ff2fa59f80, 28;
v000001ff2fa59f80_29 .array/port v000001ff2fa59f80, 29;
v000001ff2fa59f80_30 .array/port v000001ff2fa59f80, 30;
E_000001ff2f795a80/7 .event anyedge, v000001ff2fa59f80_27, v000001ff2fa59f80_28, v000001ff2fa59f80_29, v000001ff2fa59f80_30;
v000001ff2fa59f80_31 .array/port v000001ff2fa59f80, 31;
v000001ff2fa59f80_32 .array/port v000001ff2fa59f80, 32;
v000001ff2fa59f80_33 .array/port v000001ff2fa59f80, 33;
v000001ff2fa59f80_34 .array/port v000001ff2fa59f80, 34;
E_000001ff2f795a80/8 .event anyedge, v000001ff2fa59f80_31, v000001ff2fa59f80_32, v000001ff2fa59f80_33, v000001ff2fa59f80_34;
v000001ff2fa59f80_35 .array/port v000001ff2fa59f80, 35;
v000001ff2fa59f80_36 .array/port v000001ff2fa59f80, 36;
v000001ff2fa59f80_37 .array/port v000001ff2fa59f80, 37;
v000001ff2fa59f80_38 .array/port v000001ff2fa59f80, 38;
E_000001ff2f795a80/9 .event anyedge, v000001ff2fa59f80_35, v000001ff2fa59f80_36, v000001ff2fa59f80_37, v000001ff2fa59f80_38;
v000001ff2fa59f80_39 .array/port v000001ff2fa59f80, 39;
v000001ff2fa59f80_40 .array/port v000001ff2fa59f80, 40;
v000001ff2fa59f80_41 .array/port v000001ff2fa59f80, 41;
v000001ff2fa59f80_42 .array/port v000001ff2fa59f80, 42;
E_000001ff2f795a80/10 .event anyedge, v000001ff2fa59f80_39, v000001ff2fa59f80_40, v000001ff2fa59f80_41, v000001ff2fa59f80_42;
v000001ff2fa59f80_43 .array/port v000001ff2fa59f80, 43;
v000001ff2fa59f80_44 .array/port v000001ff2fa59f80, 44;
v000001ff2fa59f80_45 .array/port v000001ff2fa59f80, 45;
v000001ff2fa59f80_46 .array/port v000001ff2fa59f80, 46;
E_000001ff2f795a80/11 .event anyedge, v000001ff2fa59f80_43, v000001ff2fa59f80_44, v000001ff2fa59f80_45, v000001ff2fa59f80_46;
v000001ff2fa59f80_47 .array/port v000001ff2fa59f80, 47;
v000001ff2fa59f80_48 .array/port v000001ff2fa59f80, 48;
v000001ff2fa59f80_49 .array/port v000001ff2fa59f80, 49;
v000001ff2fa59f80_50 .array/port v000001ff2fa59f80, 50;
E_000001ff2f795a80/12 .event anyedge, v000001ff2fa59f80_47, v000001ff2fa59f80_48, v000001ff2fa59f80_49, v000001ff2fa59f80_50;
v000001ff2fa59f80_51 .array/port v000001ff2fa59f80, 51;
v000001ff2fa59f80_52 .array/port v000001ff2fa59f80, 52;
v000001ff2fa59f80_53 .array/port v000001ff2fa59f80, 53;
v000001ff2fa59f80_54 .array/port v000001ff2fa59f80, 54;
E_000001ff2f795a80/13 .event anyedge, v000001ff2fa59f80_51, v000001ff2fa59f80_52, v000001ff2fa59f80_53, v000001ff2fa59f80_54;
v000001ff2fa59f80_55 .array/port v000001ff2fa59f80, 55;
v000001ff2fa59f80_56 .array/port v000001ff2fa59f80, 56;
v000001ff2fa59f80_57 .array/port v000001ff2fa59f80, 57;
v000001ff2fa59f80_58 .array/port v000001ff2fa59f80, 58;
E_000001ff2f795a80/14 .event anyedge, v000001ff2fa59f80_55, v000001ff2fa59f80_56, v000001ff2fa59f80_57, v000001ff2fa59f80_58;
v000001ff2fa59f80_59 .array/port v000001ff2fa59f80, 59;
v000001ff2fa59f80_60 .array/port v000001ff2fa59f80, 60;
v000001ff2fa59f80_61 .array/port v000001ff2fa59f80, 61;
v000001ff2fa59f80_62 .array/port v000001ff2fa59f80, 62;
E_000001ff2f795a80/15 .event anyedge, v000001ff2fa59f80_59, v000001ff2fa59f80_60, v000001ff2fa59f80_61, v000001ff2fa59f80_62;
v000001ff2fa59f80_63 .array/port v000001ff2fa59f80, 63;
v000001ff2fa59f80_64 .array/port v000001ff2fa59f80, 64;
v000001ff2fa59f80_65 .array/port v000001ff2fa59f80, 65;
v000001ff2fa59f80_66 .array/port v000001ff2fa59f80, 66;
E_000001ff2f795a80/16 .event anyedge, v000001ff2fa59f80_63, v000001ff2fa59f80_64, v000001ff2fa59f80_65, v000001ff2fa59f80_66;
v000001ff2fa59f80_67 .array/port v000001ff2fa59f80, 67;
v000001ff2fa59f80_68 .array/port v000001ff2fa59f80, 68;
v000001ff2fa59f80_69 .array/port v000001ff2fa59f80, 69;
v000001ff2fa59f80_70 .array/port v000001ff2fa59f80, 70;
E_000001ff2f795a80/17 .event anyedge, v000001ff2fa59f80_67, v000001ff2fa59f80_68, v000001ff2fa59f80_69, v000001ff2fa59f80_70;
v000001ff2fa59f80_71 .array/port v000001ff2fa59f80, 71;
v000001ff2fa59f80_72 .array/port v000001ff2fa59f80, 72;
v000001ff2fa59f80_73 .array/port v000001ff2fa59f80, 73;
v000001ff2fa59f80_74 .array/port v000001ff2fa59f80, 74;
E_000001ff2f795a80/18 .event anyedge, v000001ff2fa59f80_71, v000001ff2fa59f80_72, v000001ff2fa59f80_73, v000001ff2fa59f80_74;
v000001ff2fa59f80_75 .array/port v000001ff2fa59f80, 75;
v000001ff2fa59f80_76 .array/port v000001ff2fa59f80, 76;
v000001ff2fa59f80_77 .array/port v000001ff2fa59f80, 77;
v000001ff2fa59f80_78 .array/port v000001ff2fa59f80, 78;
E_000001ff2f795a80/19 .event anyedge, v000001ff2fa59f80_75, v000001ff2fa59f80_76, v000001ff2fa59f80_77, v000001ff2fa59f80_78;
v000001ff2fa59f80_79 .array/port v000001ff2fa59f80, 79;
v000001ff2fa59f80_80 .array/port v000001ff2fa59f80, 80;
v000001ff2fa59f80_81 .array/port v000001ff2fa59f80, 81;
v000001ff2fa59f80_82 .array/port v000001ff2fa59f80, 82;
E_000001ff2f795a80/20 .event anyedge, v000001ff2fa59f80_79, v000001ff2fa59f80_80, v000001ff2fa59f80_81, v000001ff2fa59f80_82;
v000001ff2fa59f80_83 .array/port v000001ff2fa59f80, 83;
v000001ff2fa59f80_84 .array/port v000001ff2fa59f80, 84;
v000001ff2fa59f80_85 .array/port v000001ff2fa59f80, 85;
v000001ff2fa59f80_86 .array/port v000001ff2fa59f80, 86;
E_000001ff2f795a80/21 .event anyedge, v000001ff2fa59f80_83, v000001ff2fa59f80_84, v000001ff2fa59f80_85, v000001ff2fa59f80_86;
v000001ff2fa59f80_87 .array/port v000001ff2fa59f80, 87;
v000001ff2fa59f80_88 .array/port v000001ff2fa59f80, 88;
v000001ff2fa59f80_89 .array/port v000001ff2fa59f80, 89;
v000001ff2fa59f80_90 .array/port v000001ff2fa59f80, 90;
E_000001ff2f795a80/22 .event anyedge, v000001ff2fa59f80_87, v000001ff2fa59f80_88, v000001ff2fa59f80_89, v000001ff2fa59f80_90;
v000001ff2fa59f80_91 .array/port v000001ff2fa59f80, 91;
v000001ff2fa59f80_92 .array/port v000001ff2fa59f80, 92;
v000001ff2fa59f80_93 .array/port v000001ff2fa59f80, 93;
v000001ff2fa59f80_94 .array/port v000001ff2fa59f80, 94;
E_000001ff2f795a80/23 .event anyedge, v000001ff2fa59f80_91, v000001ff2fa59f80_92, v000001ff2fa59f80_93, v000001ff2fa59f80_94;
v000001ff2fa59f80_95 .array/port v000001ff2fa59f80, 95;
v000001ff2fa59f80_96 .array/port v000001ff2fa59f80, 96;
v000001ff2fa59f80_97 .array/port v000001ff2fa59f80, 97;
v000001ff2fa59f80_98 .array/port v000001ff2fa59f80, 98;
E_000001ff2f795a80/24 .event anyedge, v000001ff2fa59f80_95, v000001ff2fa59f80_96, v000001ff2fa59f80_97, v000001ff2fa59f80_98;
v000001ff2fa59f80_99 .array/port v000001ff2fa59f80, 99;
v000001ff2fa59f80_100 .array/port v000001ff2fa59f80, 100;
v000001ff2fa59f80_101 .array/port v000001ff2fa59f80, 101;
v000001ff2fa59f80_102 .array/port v000001ff2fa59f80, 102;
E_000001ff2f795a80/25 .event anyedge, v000001ff2fa59f80_99, v000001ff2fa59f80_100, v000001ff2fa59f80_101, v000001ff2fa59f80_102;
v000001ff2fa59f80_103 .array/port v000001ff2fa59f80, 103;
v000001ff2fa59f80_104 .array/port v000001ff2fa59f80, 104;
v000001ff2fa59f80_105 .array/port v000001ff2fa59f80, 105;
v000001ff2fa59f80_106 .array/port v000001ff2fa59f80, 106;
E_000001ff2f795a80/26 .event anyedge, v000001ff2fa59f80_103, v000001ff2fa59f80_104, v000001ff2fa59f80_105, v000001ff2fa59f80_106;
v000001ff2fa59f80_107 .array/port v000001ff2fa59f80, 107;
v000001ff2fa59f80_108 .array/port v000001ff2fa59f80, 108;
v000001ff2fa59f80_109 .array/port v000001ff2fa59f80, 109;
v000001ff2fa59f80_110 .array/port v000001ff2fa59f80, 110;
E_000001ff2f795a80/27 .event anyedge, v000001ff2fa59f80_107, v000001ff2fa59f80_108, v000001ff2fa59f80_109, v000001ff2fa59f80_110;
v000001ff2fa59f80_111 .array/port v000001ff2fa59f80, 111;
v000001ff2fa59f80_112 .array/port v000001ff2fa59f80, 112;
v000001ff2fa59f80_113 .array/port v000001ff2fa59f80, 113;
v000001ff2fa59f80_114 .array/port v000001ff2fa59f80, 114;
E_000001ff2f795a80/28 .event anyedge, v000001ff2fa59f80_111, v000001ff2fa59f80_112, v000001ff2fa59f80_113, v000001ff2fa59f80_114;
v000001ff2fa59f80_115 .array/port v000001ff2fa59f80, 115;
v000001ff2fa59f80_116 .array/port v000001ff2fa59f80, 116;
v000001ff2fa59f80_117 .array/port v000001ff2fa59f80, 117;
v000001ff2fa59f80_118 .array/port v000001ff2fa59f80, 118;
E_000001ff2f795a80/29 .event anyedge, v000001ff2fa59f80_115, v000001ff2fa59f80_116, v000001ff2fa59f80_117, v000001ff2fa59f80_118;
v000001ff2fa59f80_119 .array/port v000001ff2fa59f80, 119;
v000001ff2fa59f80_120 .array/port v000001ff2fa59f80, 120;
v000001ff2fa59f80_121 .array/port v000001ff2fa59f80, 121;
v000001ff2fa59f80_122 .array/port v000001ff2fa59f80, 122;
E_000001ff2f795a80/30 .event anyedge, v000001ff2fa59f80_119, v000001ff2fa59f80_120, v000001ff2fa59f80_121, v000001ff2fa59f80_122;
v000001ff2fa59f80_123 .array/port v000001ff2fa59f80, 123;
v000001ff2fa59f80_124 .array/port v000001ff2fa59f80, 124;
v000001ff2fa59f80_125 .array/port v000001ff2fa59f80, 125;
v000001ff2fa59f80_126 .array/port v000001ff2fa59f80, 126;
E_000001ff2f795a80/31 .event anyedge, v000001ff2fa59f80_123, v000001ff2fa59f80_124, v000001ff2fa59f80_125, v000001ff2fa59f80_126;
v000001ff2fa59f80_127 .array/port v000001ff2fa59f80, 127;
v000001ff2fa59f80_128 .array/port v000001ff2fa59f80, 128;
v000001ff2fa59f80_129 .array/port v000001ff2fa59f80, 129;
v000001ff2fa59f80_130 .array/port v000001ff2fa59f80, 130;
E_000001ff2f795a80/32 .event anyedge, v000001ff2fa59f80_127, v000001ff2fa59f80_128, v000001ff2fa59f80_129, v000001ff2fa59f80_130;
v000001ff2fa59f80_131 .array/port v000001ff2fa59f80, 131;
v000001ff2fa59f80_132 .array/port v000001ff2fa59f80, 132;
v000001ff2fa59f80_133 .array/port v000001ff2fa59f80, 133;
v000001ff2fa59f80_134 .array/port v000001ff2fa59f80, 134;
E_000001ff2f795a80/33 .event anyedge, v000001ff2fa59f80_131, v000001ff2fa59f80_132, v000001ff2fa59f80_133, v000001ff2fa59f80_134;
v000001ff2fa59f80_135 .array/port v000001ff2fa59f80, 135;
v000001ff2fa59f80_136 .array/port v000001ff2fa59f80, 136;
v000001ff2fa59f80_137 .array/port v000001ff2fa59f80, 137;
v000001ff2fa59f80_138 .array/port v000001ff2fa59f80, 138;
E_000001ff2f795a80/34 .event anyedge, v000001ff2fa59f80_135, v000001ff2fa59f80_136, v000001ff2fa59f80_137, v000001ff2fa59f80_138;
v000001ff2fa59f80_139 .array/port v000001ff2fa59f80, 139;
v000001ff2fa59f80_140 .array/port v000001ff2fa59f80, 140;
v000001ff2fa59f80_141 .array/port v000001ff2fa59f80, 141;
v000001ff2fa59f80_142 .array/port v000001ff2fa59f80, 142;
E_000001ff2f795a80/35 .event anyedge, v000001ff2fa59f80_139, v000001ff2fa59f80_140, v000001ff2fa59f80_141, v000001ff2fa59f80_142;
v000001ff2fa59f80_143 .array/port v000001ff2fa59f80, 143;
v000001ff2fa59f80_144 .array/port v000001ff2fa59f80, 144;
v000001ff2fa59f80_145 .array/port v000001ff2fa59f80, 145;
v000001ff2fa59f80_146 .array/port v000001ff2fa59f80, 146;
E_000001ff2f795a80/36 .event anyedge, v000001ff2fa59f80_143, v000001ff2fa59f80_144, v000001ff2fa59f80_145, v000001ff2fa59f80_146;
v000001ff2fa59f80_147 .array/port v000001ff2fa59f80, 147;
v000001ff2fa59f80_148 .array/port v000001ff2fa59f80, 148;
v000001ff2fa59f80_149 .array/port v000001ff2fa59f80, 149;
v000001ff2fa59f80_150 .array/port v000001ff2fa59f80, 150;
E_000001ff2f795a80/37 .event anyedge, v000001ff2fa59f80_147, v000001ff2fa59f80_148, v000001ff2fa59f80_149, v000001ff2fa59f80_150;
v000001ff2fa59f80_151 .array/port v000001ff2fa59f80, 151;
v000001ff2fa59f80_152 .array/port v000001ff2fa59f80, 152;
v000001ff2fa59f80_153 .array/port v000001ff2fa59f80, 153;
v000001ff2fa59f80_154 .array/port v000001ff2fa59f80, 154;
E_000001ff2f795a80/38 .event anyedge, v000001ff2fa59f80_151, v000001ff2fa59f80_152, v000001ff2fa59f80_153, v000001ff2fa59f80_154;
v000001ff2fa59f80_155 .array/port v000001ff2fa59f80, 155;
v000001ff2fa59f80_156 .array/port v000001ff2fa59f80, 156;
v000001ff2fa59f80_157 .array/port v000001ff2fa59f80, 157;
v000001ff2fa59f80_158 .array/port v000001ff2fa59f80, 158;
E_000001ff2f795a80/39 .event anyedge, v000001ff2fa59f80_155, v000001ff2fa59f80_156, v000001ff2fa59f80_157, v000001ff2fa59f80_158;
v000001ff2fa59f80_159 .array/port v000001ff2fa59f80, 159;
v000001ff2fa59f80_160 .array/port v000001ff2fa59f80, 160;
v000001ff2fa59f80_161 .array/port v000001ff2fa59f80, 161;
v000001ff2fa59f80_162 .array/port v000001ff2fa59f80, 162;
E_000001ff2f795a80/40 .event anyedge, v000001ff2fa59f80_159, v000001ff2fa59f80_160, v000001ff2fa59f80_161, v000001ff2fa59f80_162;
v000001ff2fa59f80_163 .array/port v000001ff2fa59f80, 163;
v000001ff2fa59f80_164 .array/port v000001ff2fa59f80, 164;
v000001ff2fa59f80_165 .array/port v000001ff2fa59f80, 165;
v000001ff2fa59f80_166 .array/port v000001ff2fa59f80, 166;
E_000001ff2f795a80/41 .event anyedge, v000001ff2fa59f80_163, v000001ff2fa59f80_164, v000001ff2fa59f80_165, v000001ff2fa59f80_166;
v000001ff2fa59f80_167 .array/port v000001ff2fa59f80, 167;
v000001ff2fa59f80_168 .array/port v000001ff2fa59f80, 168;
v000001ff2fa59f80_169 .array/port v000001ff2fa59f80, 169;
v000001ff2fa59f80_170 .array/port v000001ff2fa59f80, 170;
E_000001ff2f795a80/42 .event anyedge, v000001ff2fa59f80_167, v000001ff2fa59f80_168, v000001ff2fa59f80_169, v000001ff2fa59f80_170;
v000001ff2fa59f80_171 .array/port v000001ff2fa59f80, 171;
v000001ff2fa59f80_172 .array/port v000001ff2fa59f80, 172;
v000001ff2fa59f80_173 .array/port v000001ff2fa59f80, 173;
v000001ff2fa59f80_174 .array/port v000001ff2fa59f80, 174;
E_000001ff2f795a80/43 .event anyedge, v000001ff2fa59f80_171, v000001ff2fa59f80_172, v000001ff2fa59f80_173, v000001ff2fa59f80_174;
v000001ff2fa59f80_175 .array/port v000001ff2fa59f80, 175;
v000001ff2fa59f80_176 .array/port v000001ff2fa59f80, 176;
v000001ff2fa59f80_177 .array/port v000001ff2fa59f80, 177;
v000001ff2fa59f80_178 .array/port v000001ff2fa59f80, 178;
E_000001ff2f795a80/44 .event anyedge, v000001ff2fa59f80_175, v000001ff2fa59f80_176, v000001ff2fa59f80_177, v000001ff2fa59f80_178;
v000001ff2fa59f80_179 .array/port v000001ff2fa59f80, 179;
v000001ff2fa59f80_180 .array/port v000001ff2fa59f80, 180;
v000001ff2fa59f80_181 .array/port v000001ff2fa59f80, 181;
v000001ff2fa59f80_182 .array/port v000001ff2fa59f80, 182;
E_000001ff2f795a80/45 .event anyedge, v000001ff2fa59f80_179, v000001ff2fa59f80_180, v000001ff2fa59f80_181, v000001ff2fa59f80_182;
v000001ff2fa59f80_183 .array/port v000001ff2fa59f80, 183;
v000001ff2fa59f80_184 .array/port v000001ff2fa59f80, 184;
v000001ff2fa59f80_185 .array/port v000001ff2fa59f80, 185;
v000001ff2fa59f80_186 .array/port v000001ff2fa59f80, 186;
E_000001ff2f795a80/46 .event anyedge, v000001ff2fa59f80_183, v000001ff2fa59f80_184, v000001ff2fa59f80_185, v000001ff2fa59f80_186;
v000001ff2fa59f80_187 .array/port v000001ff2fa59f80, 187;
v000001ff2fa59f80_188 .array/port v000001ff2fa59f80, 188;
v000001ff2fa59f80_189 .array/port v000001ff2fa59f80, 189;
v000001ff2fa59f80_190 .array/port v000001ff2fa59f80, 190;
E_000001ff2f795a80/47 .event anyedge, v000001ff2fa59f80_187, v000001ff2fa59f80_188, v000001ff2fa59f80_189, v000001ff2fa59f80_190;
v000001ff2fa59f80_191 .array/port v000001ff2fa59f80, 191;
v000001ff2fa59f80_192 .array/port v000001ff2fa59f80, 192;
v000001ff2fa59f80_193 .array/port v000001ff2fa59f80, 193;
v000001ff2fa59f80_194 .array/port v000001ff2fa59f80, 194;
E_000001ff2f795a80/48 .event anyedge, v000001ff2fa59f80_191, v000001ff2fa59f80_192, v000001ff2fa59f80_193, v000001ff2fa59f80_194;
v000001ff2fa59f80_195 .array/port v000001ff2fa59f80, 195;
v000001ff2fa59f80_196 .array/port v000001ff2fa59f80, 196;
v000001ff2fa59f80_197 .array/port v000001ff2fa59f80, 197;
v000001ff2fa59f80_198 .array/port v000001ff2fa59f80, 198;
E_000001ff2f795a80/49 .event anyedge, v000001ff2fa59f80_195, v000001ff2fa59f80_196, v000001ff2fa59f80_197, v000001ff2fa59f80_198;
v000001ff2fa59f80_199 .array/port v000001ff2fa59f80, 199;
v000001ff2fa59f80_200 .array/port v000001ff2fa59f80, 200;
v000001ff2fa59f80_201 .array/port v000001ff2fa59f80, 201;
v000001ff2fa59f80_202 .array/port v000001ff2fa59f80, 202;
E_000001ff2f795a80/50 .event anyedge, v000001ff2fa59f80_199, v000001ff2fa59f80_200, v000001ff2fa59f80_201, v000001ff2fa59f80_202;
v000001ff2fa59f80_203 .array/port v000001ff2fa59f80, 203;
v000001ff2fa59f80_204 .array/port v000001ff2fa59f80, 204;
v000001ff2fa59f80_205 .array/port v000001ff2fa59f80, 205;
v000001ff2fa59f80_206 .array/port v000001ff2fa59f80, 206;
E_000001ff2f795a80/51 .event anyedge, v000001ff2fa59f80_203, v000001ff2fa59f80_204, v000001ff2fa59f80_205, v000001ff2fa59f80_206;
v000001ff2fa59f80_207 .array/port v000001ff2fa59f80, 207;
v000001ff2fa59f80_208 .array/port v000001ff2fa59f80, 208;
v000001ff2fa59f80_209 .array/port v000001ff2fa59f80, 209;
v000001ff2fa59f80_210 .array/port v000001ff2fa59f80, 210;
E_000001ff2f795a80/52 .event anyedge, v000001ff2fa59f80_207, v000001ff2fa59f80_208, v000001ff2fa59f80_209, v000001ff2fa59f80_210;
v000001ff2fa59f80_211 .array/port v000001ff2fa59f80, 211;
v000001ff2fa59f80_212 .array/port v000001ff2fa59f80, 212;
v000001ff2fa59f80_213 .array/port v000001ff2fa59f80, 213;
v000001ff2fa59f80_214 .array/port v000001ff2fa59f80, 214;
E_000001ff2f795a80/53 .event anyedge, v000001ff2fa59f80_211, v000001ff2fa59f80_212, v000001ff2fa59f80_213, v000001ff2fa59f80_214;
v000001ff2fa59f80_215 .array/port v000001ff2fa59f80, 215;
v000001ff2fa59f80_216 .array/port v000001ff2fa59f80, 216;
v000001ff2fa59f80_217 .array/port v000001ff2fa59f80, 217;
v000001ff2fa59f80_218 .array/port v000001ff2fa59f80, 218;
E_000001ff2f795a80/54 .event anyedge, v000001ff2fa59f80_215, v000001ff2fa59f80_216, v000001ff2fa59f80_217, v000001ff2fa59f80_218;
v000001ff2fa59f80_219 .array/port v000001ff2fa59f80, 219;
v000001ff2fa59f80_220 .array/port v000001ff2fa59f80, 220;
v000001ff2fa59f80_221 .array/port v000001ff2fa59f80, 221;
v000001ff2fa59f80_222 .array/port v000001ff2fa59f80, 222;
E_000001ff2f795a80/55 .event anyedge, v000001ff2fa59f80_219, v000001ff2fa59f80_220, v000001ff2fa59f80_221, v000001ff2fa59f80_222;
v000001ff2fa59f80_223 .array/port v000001ff2fa59f80, 223;
v000001ff2fa59f80_224 .array/port v000001ff2fa59f80, 224;
v000001ff2fa59f80_225 .array/port v000001ff2fa59f80, 225;
v000001ff2fa59f80_226 .array/port v000001ff2fa59f80, 226;
E_000001ff2f795a80/56 .event anyedge, v000001ff2fa59f80_223, v000001ff2fa59f80_224, v000001ff2fa59f80_225, v000001ff2fa59f80_226;
v000001ff2fa59f80_227 .array/port v000001ff2fa59f80, 227;
v000001ff2fa59f80_228 .array/port v000001ff2fa59f80, 228;
v000001ff2fa59f80_229 .array/port v000001ff2fa59f80, 229;
v000001ff2fa59f80_230 .array/port v000001ff2fa59f80, 230;
E_000001ff2f795a80/57 .event anyedge, v000001ff2fa59f80_227, v000001ff2fa59f80_228, v000001ff2fa59f80_229, v000001ff2fa59f80_230;
v000001ff2fa59f80_231 .array/port v000001ff2fa59f80, 231;
v000001ff2fa59f80_232 .array/port v000001ff2fa59f80, 232;
v000001ff2fa59f80_233 .array/port v000001ff2fa59f80, 233;
v000001ff2fa59f80_234 .array/port v000001ff2fa59f80, 234;
E_000001ff2f795a80/58 .event anyedge, v000001ff2fa59f80_231, v000001ff2fa59f80_232, v000001ff2fa59f80_233, v000001ff2fa59f80_234;
v000001ff2fa59f80_235 .array/port v000001ff2fa59f80, 235;
v000001ff2fa59f80_236 .array/port v000001ff2fa59f80, 236;
v000001ff2fa59f80_237 .array/port v000001ff2fa59f80, 237;
v000001ff2fa59f80_238 .array/port v000001ff2fa59f80, 238;
E_000001ff2f795a80/59 .event anyedge, v000001ff2fa59f80_235, v000001ff2fa59f80_236, v000001ff2fa59f80_237, v000001ff2fa59f80_238;
v000001ff2fa59f80_239 .array/port v000001ff2fa59f80, 239;
v000001ff2fa59f80_240 .array/port v000001ff2fa59f80, 240;
v000001ff2fa59f80_241 .array/port v000001ff2fa59f80, 241;
v000001ff2fa59f80_242 .array/port v000001ff2fa59f80, 242;
E_000001ff2f795a80/60 .event anyedge, v000001ff2fa59f80_239, v000001ff2fa59f80_240, v000001ff2fa59f80_241, v000001ff2fa59f80_242;
E_000001ff2f795a80 .event/or E_000001ff2f795a80/0, E_000001ff2f795a80/1, E_000001ff2f795a80/2, E_000001ff2f795a80/3, E_000001ff2f795a80/4, E_000001ff2f795a80/5, E_000001ff2f795a80/6, E_000001ff2f795a80/7, E_000001ff2f795a80/8, E_000001ff2f795a80/9, E_000001ff2f795a80/10, E_000001ff2f795a80/11, E_000001ff2f795a80/12, E_000001ff2f795a80/13, E_000001ff2f795a80/14, E_000001ff2f795a80/15, E_000001ff2f795a80/16, E_000001ff2f795a80/17, E_000001ff2f795a80/18, E_000001ff2f795a80/19, E_000001ff2f795a80/20, E_000001ff2f795a80/21, E_000001ff2f795a80/22, E_000001ff2f795a80/23, E_000001ff2f795a80/24, E_000001ff2f795a80/25, E_000001ff2f795a80/26, E_000001ff2f795a80/27, E_000001ff2f795a80/28, E_000001ff2f795a80/29, E_000001ff2f795a80/30, E_000001ff2f795a80/31, E_000001ff2f795a80/32, E_000001ff2f795a80/33, E_000001ff2f795a80/34, E_000001ff2f795a80/35, E_000001ff2f795a80/36, E_000001ff2f795a80/37, E_000001ff2f795a80/38, E_000001ff2f795a80/39, E_000001ff2f795a80/40, E_000001ff2f795a80/41, E_000001ff2f795a80/42, E_000001ff2f795a80/43, E_000001ff2f795a80/44, E_000001ff2f795a80/45, E_000001ff2f795a80/46, E_000001ff2f795a80/47, E_000001ff2f795a80/48, E_000001ff2f795a80/49, E_000001ff2f795a80/50, E_000001ff2f795a80/51, E_000001ff2f795a80/52, E_000001ff2f795a80/53, E_000001ff2f795a80/54, E_000001ff2f795a80/55, E_000001ff2f795a80/56, E_000001ff2f795a80/57, E_000001ff2f795a80/58, E_000001ff2f795a80/59, E_000001ff2f795a80/60;
S_000001ff2fa22220 .scope begin, "$ivl_for_loop11" "$ivl_for_loop11" 17 140, 17 140 0, S_000001ff2fa1e080;
 .timescale 0 0;
v000001ff2fa59260_0 .var/2s "i", 31 0;
S_000001ff2fa223b0 .scope begin, "$ivl_for_loop12" "$ivl_for_loop12" 17 142, 17 142 0, S_000001ff2fa1e080;
 .timescale 0 0;
v000001ff2fa57500_0 .var/2s "i", 31 0;
S_000001ff2fa22540 .scope begin, "$unm_blk_104" "$unm_blk_104" 17 91, 17 91 0, S_000001ff2fa1e080;
 .timescale 0 0;
v000001ff2fa59300_0 .var/2s "idx", 31 0;
S_000001ff2fa226d0 .scope begin, "$unm_blk_105" "$unm_blk_105" 17 113, 17 113 0, S_000001ff2fa1e080;
 .timescale 0 0;
v000001ff2fa59440_0 .var/2s "idx", 31 0;
S_000001ff2fa22ea0 .scope begin, "$unm_blk_107" "$unm_blk_107" 17 124, 17 124 0, S_000001ff2fa1e080;
 .timescale 0 0;
v000001ff2fa59580_0 .var/2s "idx", 31 0;
S_000001ff2fa22860 .scope task, "display_dmem" "display_dmem" 17 170, 17 170 0, S_000001ff2fa1e080;
 .timescale 0 0;
v000001ff2fa57640_0 .var/2s "count", 31 0;
v000001ff2fa576e0_0 .var/2s "start_addr", 31 0;
TD_ternary_cpu_system.u_memory.display_dmem ;
    %vpi_call/w 17 171 "$display", "=== Data Memory ===" {0 0 0};
    %fork t_9, S_000001ff2fa229f0;
    %jmp t_8;
    .scope S_000001ff2fa229f0;
t_9 ;
    %load/vec4 v000001ff2fa576e0_0;
    %store/vec4 v000001ff2fa575a0_0, 0, 32;
T_44.210 ;
    %load/vec4 v000001ff2fa575a0_0;
    %load/vec4 v000001ff2fa576e0_0;
    %load/vec4 v000001ff2fa57640_0;
    %add;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_44.212, 5;
    %load/vec4 v000001ff2fa575a0_0;
    %cmpi/s 729, 0, 32;
    %flag_get/vec4 5;
    %and;
T_44.212;
    %flag_set/vec4 8;
    %jmp/0xz T_44.211, 8;
    %alloc S_000001ff2f14ffe0;
    %ix/getv/s 4, v000001ff2fa575a0_0;
    %load/vec4a v000001ff2fa5ba60, 4;
    %store/vec4 v000001ff2f7e3930_0, 0, 54;
    %callf/vec4 TD_ternary_pkg.ternary_to_bin, S_000001ff2f14ffe0;
    %free S_000001ff2f14ffe0;
    %vpi_call/w 17 173 "$display", "DMEM[%0d] = %0d", v000001ff2fa575a0_0, S<0,vec4,s32> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2fa575a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2fa575a0_0, 0, 32;
    %jmp T_44.210;
T_44.211 ;
    %end;
    .scope S_000001ff2fa22860;
t_8 %join;
    %end;
S_000001ff2fa229f0 .scope begin, "$ivl_for_loop13" "$ivl_for_loop13" 17 172, 17 172 0, S_000001ff2fa22860;
 .timescale 0 0;
v000001ff2fa575a0_0 .var/2s "i", 31 0;
S_000001ff2fa22b80 .scope task, "load_program" "load_program" 17 150, 17 150 0, S_000001ff2fa1e080;
 .timescale 0 0;
v000001ff2fa5a980_0 .var/2s "size", 31 0;
TD_ternary_cpu_system.u_memory.load_program ;
    %vpi_call/w 17 151 "$display", "[MEM] load_program(array) unsupported under Icarus; initialize imem[] directly (size=%0d)", v000001ff2fa5a980_0 {0 0 0};
    %end;
S_000001ff2fa22d10 .scope autofunction.vec2.u32, "trit8_to_int" "trit8_to_int" 17 49, 17 49 0, S_000001ff2fa1e080;
 .timescale 0 0;
v000001ff2fa59a80_0 .var "addr", 15 0;
v000001ff2fa5b380_0 .var/2s "i", 31 0;
v000001ff2fa5a0c0_0 .var/2s "power3", 31 0;
v000001ff2fa59b20_0 .var/2s "result", 31 0;
; Variable trit8_to_int is bool return value of scope S_000001ff2fa22d10
TD_ternary_cpu_system.u_memory.trit8_to_int ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2fa59b20_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001ff2fa5a0c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2fa5b380_0, 0, 32;
T_46.213 ;
    %load/vec4 v000001ff2fa5b380_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_46.214, 5;
    %load/vec4 v000001ff2fa59a80_0;
    %load/vec4 v000001ff2fa5b380_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.215, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.216, 6;
    %jmp T_46.218;
T_46.215 ;
    %load/vec4 v000001ff2fa59b20_0;
    %load/vec4 v000001ff2fa5a0c0_0;
    %sub;
    %cast2;
    %store/vec4 v000001ff2fa59b20_0, 0, 32;
    %jmp T_46.218;
T_46.216 ;
    %load/vec4 v000001ff2fa59b20_0;
    %load/vec4 v000001ff2fa5a0c0_0;
    %add;
    %cast2;
    %store/vec4 v000001ff2fa59b20_0, 0, 32;
    %jmp T_46.218;
T_46.218 ;
    %pop/vec4 1;
    %load/vec4 v000001ff2fa5a0c0_0;
    %muli 3, 0, 32;
    %cast2;
    %store/vec4 v000001ff2fa5a0c0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2fa5b380_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2fa5b380_0, 0, 32;
    %jmp T_46.213;
T_46.214 ;
    %load/vec4 v000001ff2fa59b20_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_46.219, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2fa59b20_0, 0, 32;
T_46.219 ;
    %load/vec4 v000001ff2fa59b20_0;
    %ret/vec4 0, 0, 32;  Assign to trit8_to_int (store_vec4_to_lval)
    %disable/flow S_000001ff2fa22d10;
    %end;
S_000001ff2fa23030 .scope autofunction.vec2.u32, "trit9_to_int" "trit9_to_int" 17 67, 17 67 0, S_000001ff2fa1e080;
 .timescale 0 0;
v000001ff2fa5a5c0_0 .var "addr", 17 0;
v000001ff2fa5bec0_0 .var/2s "i", 31 0;
v000001ff2fa5b420_0 .var/2s "power3", 31 0;
v000001ff2fa5bce0_0 .var/2s "result", 31 0;
; Variable trit9_to_int is bool return value of scope S_000001ff2fa23030
TD_ternary_cpu_system.u_memory.trit9_to_int ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2fa5bce0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001ff2fa5b420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2fa5bec0_0, 0, 32;
T_47.221 ;
    %load/vec4 v000001ff2fa5bec0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_47.222, 5;
    %load/vec4 v000001ff2fa5a5c0_0;
    %load/vec4 v000001ff2fa5bec0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_47.223, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_47.224, 6;
    %jmp T_47.226;
T_47.223 ;
    %load/vec4 v000001ff2fa5bce0_0;
    %load/vec4 v000001ff2fa5b420_0;
    %sub;
    %cast2;
    %store/vec4 v000001ff2fa5bce0_0, 0, 32;
    %jmp T_47.226;
T_47.224 ;
    %load/vec4 v000001ff2fa5bce0_0;
    %load/vec4 v000001ff2fa5b420_0;
    %add;
    %cast2;
    %store/vec4 v000001ff2fa5bce0_0, 0, 32;
    %jmp T_47.226;
T_47.226 ;
    %pop/vec4 1;
    %load/vec4 v000001ff2fa5b420_0;
    %muli 3, 0, 32;
    %cast2;
    %store/vec4 v000001ff2fa5b420_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2fa5bec0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2fa5bec0_0, 0, 32;
    %jmp T_47.221;
T_47.222 ;
    %load/vec4 v000001ff2fa5bce0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_47.227, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2fa5bce0_0, 0, 32;
T_47.227 ;
    %load/vec4 v000001ff2fa5bce0_0;
    %ret/vec4 0, 0, 32;  Assign to trit9_to_int (store_vec4_to_lval)
    %disable/flow S_000001ff2fa23030;
    %end;
S_000001ff2fa231c0 .scope task, "write_data" "write_data" 17 163, 17 163 0, S_000001ff2fa1e080;
 .timescale 0 0;
v000001ff2fa5ad40_0 .var/2s "addr", 31 0;
v000001ff2fa5a160_0 .var "data", 53 0;
TD_ternary_cpu_system.u_memory.write_data ;
    %load/vec4 v000001ff2fa5ad40_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_48.231, 5;
    %load/vec4 v000001ff2fa5ad40_0;
    %cmpi/s 729, 0, 32;
    %flag_get/vec4 5;
    %and;
T_48.231;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.229, 8;
    %load/vec4 v000001ff2fa5a160_0;
    %ix/getv/s 4, v000001ff2fa5ad40_0;
    %store/vec4a v000001ff2fa5ba60, 4, 0;
T_48.229 ;
    %end;
    .scope S_000001ff2f943650;
T_49 ;
Ewait_0 .event/or E_000001ff2f78fec0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f92cf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f92c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f92ca70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f92bd50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff2f92c570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f92d510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f92cbb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f92d290_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f92c9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f92b5d0_0, 0, 1;
    %load/vec4 v000001ff2f92b530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92cf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92cbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ff2f92bad0_0;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f92b2b0_0;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f92c2f0_0;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f92d330_0;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f92bdf0_0;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f92cd90_0;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f92d290_0, 0, 3;
    %jmp T_49.9;
T_49.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f92d290_0, 0, 3;
    %jmp T_49.9;
T_49.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ff2f92d290_0, 0, 3;
    %jmp T_49.9;
T_49.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ff2f92d290_0, 0, 3;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001ff2f92d290_0, 0, 3;
    %jmp T_49.9;
T_49.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001ff2f92d290_0, 0, 3;
    %jmp T_49.9;
T_49.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001ff2f92d290_0, 0, 3;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
T_49.0 ;
    %load/vec4 v000001ff2f92c610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92cf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ff2f92c7f0_0;
    %cmp/u;
    %jmp/1 T_49.12, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f92d470_0;
    %cmp/u;
    %jmp/1 T_49.13, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f92d150_0;
    %cmp/u;
    %jmp/1 T_49.14, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f92b710_0;
    %cmp/u;
    %jmp/1 T_49.15, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f92b850_0;
    %cmp/u;
    %jmp/1 T_49.16, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f92b3f0_0;
    %cmp/u;
    %jmp/1 T_49.17, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001ff2f92d290_0, 0, 3;
    %jmp T_49.19;
T_49.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001ff2f92d290_0, 0, 3;
    %jmp T_49.19;
T_49.13 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001ff2f92d290_0, 0, 3;
    %jmp T_49.19;
T_49.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f92d290_0, 0, 3;
    %jmp T_49.19;
T_49.15 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ff2f92d290_0, 0, 3;
    %jmp T_49.19;
T_49.16 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ff2f92d290_0, 0, 3;
    %jmp T_49.19;
T_49.17 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ff2f92d290_0, 0, 3;
    %jmp T_49.19;
T_49.19 ;
    %pop/vec4 1;
T_49.10 ;
    %load/vec4 v000001ff2f92b490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92bd50_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ff2f92d290_0, 0, 3;
    %load/vec4 v000001ff2f92d3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.22, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ff2f92c570_0, 0, 2;
    %jmp T_49.23;
T_49.22 ;
    %load/vec4 v000001ff2f92c1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.24, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ff2f92c570_0, 0, 2;
    %jmp T_49.25;
T_49.24 ;
    %load/vec4 v000001ff2f92cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.26, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ff2f92c570_0, 0, 2;
T_49.26 ;
T_49.25 ;
T_49.23 ;
T_49.20 ;
    %load/vec4 v000001ff2f92c070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92d510_0, 0, 1;
    %load/vec4 v000001ff2f92bc10_0;
    %flag_set/vec4 8;
    %jmp/1 T_49.32, 8;
    %load/vec4 v000001ff2f92d8d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_49.32;
    %jmp/0xz  T_49.30, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92cf70_0, 0, 1;
T_49.30 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f92d290_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92cbb0_0, 0, 1;
T_49.28 ;
    %load/vec4 v000001ff2f92ced0_0;
    %flag_set/vec4 8;
    %jmp/1 T_49.35, 8;
    %load/vec4 v000001ff2f92b7b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_49.35;
    %jmp/0xz  T_49.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92cf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92c110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92cbb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f92d290_0, 0, 3;
T_49.33 ;
    %load/vec4 v000001ff2f92be90_0;
    %flag_set/vec4 8;
    %jmp/1 T_49.38, 8;
    %load/vec4 v000001ff2f92bf30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_49.38;
    %jmp/0xz  T_49.36, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92ca70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92cbb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f92d290_0, 0, 3;
T_49.36 ;
    %load/vec4 v000001ff2f92d0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92cf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f92cbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92b5d0_0, 0, 1;
T_49.39 ;
    %load/vec4 v000001ff2f92d650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.41, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92cf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92cbb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f92d290_0, 0, 3;
T_49.41 ;
    %load/vec4 v000001ff2f92d790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.43, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92c9d0_0, 0, 1;
T_49.43 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_000001ff2f942e80;
T_50 ;
Ewait_1 .event/or E_000001ff2f7916c0, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f931e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f92da10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f92dc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f92dbf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff2f92fef0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f92f4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f92ecd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f92f3b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f92ed70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f92f630_0, 0, 1;
    %load/vec4 v000001ff2f9300d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f931e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92ecd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ff2f92f6d0_0;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f930df0_0;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f931b10_0;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f931110_0;
    %cmp/u;
    %jmp/1 T_50.5, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9325b0_0;
    %cmp/u;
    %jmp/1 T_50.6, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f930a30_0;
    %cmp/u;
    %jmp/1 T_50.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f92f3b0_0, 0, 3;
    %jmp T_50.9;
T_50.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f92f3b0_0, 0, 3;
    %jmp T_50.9;
T_50.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ff2f92f3b0_0, 0, 3;
    %jmp T_50.9;
T_50.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ff2f92f3b0_0, 0, 3;
    %jmp T_50.9;
T_50.5 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001ff2f92f3b0_0, 0, 3;
    %jmp T_50.9;
T_50.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001ff2f92f3b0_0, 0, 3;
    %jmp T_50.9;
T_50.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001ff2f92f3b0_0, 0, 3;
    %jmp T_50.9;
T_50.9 ;
    %pop/vec4 1;
T_50.0 ;
    %load/vec4 v000001ff2f92f090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f931e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ff2f931750_0;
    %cmp/u;
    %jmp/1 T_50.12, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9319d0_0;
    %cmp/u;
    %jmp/1 T_50.13, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f931610_0;
    %cmp/u;
    %jmp/1 T_50.14, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f92fbd0_0;
    %cmp/u;
    %jmp/1 T_50.15, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f931f70_0;
    %cmp/u;
    %jmp/1 T_50.16, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9320b0_0;
    %cmp/u;
    %jmp/1 T_50.17, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001ff2f92f3b0_0, 0, 3;
    %jmp T_50.19;
T_50.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001ff2f92f3b0_0, 0, 3;
    %jmp T_50.19;
T_50.13 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001ff2f92f3b0_0, 0, 3;
    %jmp T_50.19;
T_50.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f92f3b0_0, 0, 3;
    %jmp T_50.19;
T_50.15 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ff2f92f3b0_0, 0, 3;
    %jmp T_50.19;
T_50.16 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ff2f92f3b0_0, 0, 3;
    %jmp T_50.19;
T_50.17 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ff2f92f3b0_0, 0, 3;
    %jmp T_50.19;
T_50.19 ;
    %pop/vec4 1;
T_50.10 ;
    %load/vec4 v000001ff2f92e050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92dbf0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ff2f92f3b0_0, 0, 3;
    %load/vec4 v000001ff2f92f8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.22, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ff2f92fef0_0, 0, 2;
    %jmp T_50.23;
T_50.22 ;
    %load/vec4 v000001ff2f92fb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.24, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ff2f92fef0_0, 0, 2;
    %jmp T_50.25;
T_50.24 ;
    %load/vec4 v000001ff2f92de70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.26, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ff2f92fef0_0, 0, 2;
T_50.26 ;
T_50.25 ;
T_50.23 ;
T_50.20 ;
    %load/vec4 v000001ff2f92eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92f4f0_0, 0, 1;
    %load/vec4 v000001ff2f92e190_0;
    %flag_set/vec4 8;
    %jmp/1 T_50.32, 8;
    %load/vec4 v000001ff2f932010_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_50.32;
    %jmp/0xz  T_50.30, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f931e30_0, 0, 1;
T_50.30 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f92f3b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92ecd0_0, 0, 1;
T_50.28 ;
    %load/vec4 v000001ff2f930cb0_0;
    %flag_set/vec4 8;
    %jmp/1 T_50.35, 8;
    %load/vec4 v000001ff2f931570_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_50.35;
    %jmp/0xz  T_50.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f931e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92da10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92ecd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f92f3b0_0, 0, 3;
T_50.33 ;
    %load/vec4 v000001ff2f9311b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_50.38, 8;
    %load/vec4 v000001ff2f930fd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_50.38;
    %jmp/0xz  T_50.36, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92dc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92ecd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f92f3b0_0, 0, 3;
T_50.36 ;
    %load/vec4 v000001ff2f932650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f931e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f92ecd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92f630_0, 0, 1;
T_50.39 ;
    %load/vec4 v000001ff2f92f810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.41, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f931e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92ecd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f92f3b0_0, 0, 3;
T_50.41 ;
    %load/vec4 v000001ff2f92e0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.43, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f92ed70_0, 0, 1;
T_50.43 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_000001ff2f940c20;
T_51 ;
Ewait_2 .event/or E_000001ff2f791e40, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9362f0_0, 0, 1;
    %load/vec4 v000001ff2f937650_0;
    %parti/s 2, 2, 3;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_51.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9362f0_0, 0, 1;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v000001ff2f937650_0;
    %parti/s 2, 2, 3;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_51.2, 4;
    %load/vec4 v000001ff2f937650_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_51.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9362f0_0, 0, 1;
T_51.4 ;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_000001ff2f940db0;
T_52 ;
Ewait_3 .event/or E_000001ff2f791280, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f936430_0, 0, 1;
    %load/vec4 v000001ff2f936070_0;
    %parti/s 2, 2, 3;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_52.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f936430_0, 0, 1;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v000001ff2f936070_0;
    %parti/s 2, 2, 3;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_52.2, 4;
    %load/vec4 v000001ff2f936070_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_52.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f936430_0, 0, 1;
T_52.4 ;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_000001ff2f940f40;
T_53 ;
    %wait E_000001ff2f791b80;
    %load/vec4 v000001ff2f9394f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %fork t_11, S_000001ff2f941260;
    %jmp t_10;
    .scope S_000001ff2f941260;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f936390_0, 0, 32;
T_53.2 ;
    %load/vec4 v000001ff2f936390_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_53.3, 5;
    %fork t_13, S_000001ff2f945590;
    %jmp t_12;
    .scope S_000001ff2f945590;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f935a30_0, 0, 32;
T_53.4 ;
    %load/vec4 v000001ff2f935a30_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_53.5, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v000001ff2f936390_0;
    %flag_mov 8, 4;
    %load/vec4 v000001ff2f935a30_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v000001ff2f938c30, 5, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f935a30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f935a30_0, 0, 32;
    %jmp T_53.4;
T_53.5 ;
    %end;
    .scope S_000001ff2f941260;
t_12 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f936390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f936390_0, 0, 32;
    %jmp T_53.2;
T_53.3 ;
    %end;
    .scope S_000001ff2f940f40;
t_10 %join;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v000001ff2f938ff0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.8, 9;
    %alloc S_000001ff2f944140;
    %load/vec4 v000001ff2f9396d0_0;
    %store/vec4 v000001ff2f935f30_0, 0, 4;
    %callf/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, S_000001ff2f944140;
    %free S_000001ff2f944140;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_53.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %load/vec4 v000001ff2f939450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.11, 9;
    %alloc S_000001ff2f944140;
    %load/vec4 v000001ff2f9396d0_0;
    %store/vec4 v000001ff2f935f30_0, 0, 4;
    %callf/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, S_000001ff2f944140;
    %free S_000001ff2f944140;
    %alloc S_000001ff2f944140;
    %load/vec4 v000001ff2f939c70_0;
    %store/vec4 v000001ff2f935f30_0, 0, 4;
    %callf/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, S_000001ff2f944140;
    %free S_000001ff2f944140;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_53.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.9, 8;
    %load/vec4 v000001ff2f938d70_0;
    %alloc S_000001ff2f944140;
    %load/vec4 v000001ff2f9396d0_0;
    %store/vec4 v000001ff2f935f30_0, 0, 4;
    %callf/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, S_000001ff2f944140;
    %free S_000001ff2f944140;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff2f938c30, 0, 4;
T_53.9 ;
T_53.6 ;
    %load/vec4 v000001ff2f939450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.14, 9;
    %alloc S_000001ff2f944140;
    %load/vec4 v000001ff2f939c70_0;
    %store/vec4 v000001ff2f935f30_0, 0, 4;
    %callf/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, S_000001ff2f944140;
    %free S_000001ff2f944140;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_53.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.12, 8;
    %load/vec4 v000001ff2f9391d0_0;
    %alloc S_000001ff2f944140;
    %load/vec4 v000001ff2f939c70_0;
    %store/vec4 v000001ff2f935f30_0, 0, 4;
    %callf/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, S_000001ff2f944140;
    %free S_000001ff2f944140;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff2f938c30, 0, 4;
T_53.12 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_000001ff2f902d30;
T_54 ;
Ewait_4 .event/or E_000001ff2f78f3c0, E_0x0;
    %wait Ewait_4;
    %alloc S_000001ff2f919d10;
    %load/vec4 v000001ff2f90a8b0_0;
    %store/vec4 v000001ff2f9071b0_0, 0, 54;
    %callf/vec4 TD_tb_ternary_cpu.dut.u_alu_a.trit_to_int, S_000001ff2f919d10;
    %free S_000001ff2f919d10;
    %store/vec4 v000001ff2f90b670_0, 0, 16;
    %alloc S_000001ff2f919d10;
    %load/vec4 v000001ff2f90a950_0;
    %store/vec4 v000001ff2f9071b0_0, 0, 54;
    %callf/vec4 TD_tb_ternary_cpu.dut.u_alu_a.trit_to_int, S_000001ff2f919d10;
    %free S_000001ff2f919d10;
    %store/vec4 v000001ff2f90a9f0_0, 0, 16;
    %load/vec4 v000001ff2f90b670_0;
    %load/vec4 v000001ff2f90a9f0_0;
    %mul;
    %store/vec4 v000001ff2f909f50_0, 0, 16;
    %alloc S_000001ff2f919b80;
    %load/vec4 v000001ff2f909f50_0;
    %store/vec4 v000001ff2f907110_0, 0, 16;
    %callf/vec4 TD_tb_ternary_cpu.dut.u_alu_a.int_to_trit, S_000001ff2f919b80;
    %free S_000001ff2f919b80;
    %store/vec4 v000001ff2f909410_0, 0, 54;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_000001ff2f902d30;
T_55 ;
Ewait_5 .event/or E_000001ff2f78f240, E_0x0;
    %wait Ewait_5;
    %load/vec4 v000001ff2f909b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %fork t_15, S_000001ff2f902ec0;
    %jmp t_14;
    .scope S_000001ff2f902ec0;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f90ddd0_0, 0, 32;
T_55.10 ;
    %load/vec4 v000001ff2f90ddd0_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_55.11, 5;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v000001ff2f90ddd0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f9099b0_0, 4, 2;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f90ddd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f90ddd0_0, 0, 32;
    %jmp T_55.10;
T_55.11 ;
    %end;
    .scope S_000001ff2f902d30;
t_14 %join;
    %jmp T_55.9;
T_55.0 ;
    %load/vec4 v000001ff2f90b350_0;
    %store/vec4 v000001ff2f9099b0_0, 0, 54;
    %jmp T_55.9;
T_55.1 ;
    %load/vec4 v000001ff2f90b350_0;
    %store/vec4 v000001ff2f9099b0_0, 0, 54;
    %jmp T_55.9;
T_55.2 ;
    %load/vec4 v000001ff2f909a50_0;
    %store/vec4 v000001ff2f9099b0_0, 0, 54;
    %jmp T_55.9;
T_55.3 ;
    %load/vec4 v000001ff2f90a6d0_0;
    %store/vec4 v000001ff2f9099b0_0, 0, 54;
    %jmp T_55.9;
T_55.4 ;
    %load/vec4 v000001ff2f90ae50_0;
    %store/vec4 v000001ff2f9099b0_0, 0, 54;
    %jmp T_55.9;
T_55.5 ;
    %load/vec4 v000001ff2f90a3b0_0;
    %store/vec4 v000001ff2f9099b0_0, 0, 54;
    %jmp T_55.9;
T_55.6 ;
    %load/vec4 v000001ff2f90a450_0;
    %store/vec4 v000001ff2f9099b0_0, 0, 54;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v000001ff2f909410_0;
    %store/vec4 v000001ff2f9099b0_0, 0, 54;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_000001ff2f902d30;
T_56 ;
Ewait_6 .event/or E_000001ff2f78f740, E_0x0;
    %wait Ewait_6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f90a130_0, 0, 1;
    %fork t_17, S_000001ff2f9031e0;
    %jmp t_16;
    .scope S_000001ff2f9031e0;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f90cf70_0, 0, 32;
T_56.0 ;
    %load/vec4 v000001ff2f90cf70_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_56.1, 5;
    %load/vec4 v000001ff2f9099b0_0;
    %load/vec4 v000001ff2f90cf70_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_56.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f90a130_0, 0, 1;
T_56.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f90cf70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f90cf70_0, 0, 32;
    %jmp T_56.0;
T_56.1 ;
    %end;
    .scope S_000001ff2f902d30;
t_16 %join;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_000001ff2f91b550;
T_57 ;
Ewait_7 .event/or E_000001ff2f790200, E_0x0;
    %wait Ewait_7;
    %alloc S_000001ff2f942840;
    %load/vec4 v000001ff2f928b50_0;
    %store/vec4 v000001ff2f927890_0, 0, 54;
    %callf/vec4 TD_tb_ternary_cpu.dut.u_alu_b.trit_to_int, S_000001ff2f942840;
    %free S_000001ff2f942840;
    %store/vec4 v000001ff2f928fb0_0, 0, 16;
    %alloc S_000001ff2f942840;
    %load/vec4 v000001ff2f929370_0;
    %store/vec4 v000001ff2f927890_0, 0, 54;
    %callf/vec4 TD_tb_ternary_cpu.dut.u_alu_b.trit_to_int, S_000001ff2f942840;
    %free S_000001ff2f942840;
    %store/vec4 v000001ff2f929f50_0, 0, 16;
    %load/vec4 v000001ff2f928fb0_0;
    %load/vec4 v000001ff2f929f50_0;
    %mul;
    %store/vec4 v000001ff2f92aa90_0, 0, 16;
    %alloc S_000001ff2f941d50;
    %load/vec4 v000001ff2f92aa90_0;
    %store/vec4 v000001ff2f927570_0, 0, 16;
    %callf/vec4 TD_tb_ternary_cpu.dut.u_alu_b.int_to_trit, S_000001ff2f941d50;
    %free S_000001ff2f941d50;
    %store/vec4 v000001ff2f929230_0, 0, 54;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_000001ff2f91b550;
T_58 ;
Ewait_8 .event/or E_000001ff2f790d40, E_0x0;
    %wait Ewait_8;
    %load/vec4 v000001ff2f928a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %fork t_19, S_000001ff2f91bd20;
    %jmp t_18;
    .scope S_000001ff2f91bd20;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f9097d0_0, 0, 32;
T_58.10 ;
    %load/vec4 v000001ff2f9097d0_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_58.11, 5;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v000001ff2f9097d0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f92adb0_0, 4, 2;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f9097d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f9097d0_0, 0, 32;
    %jmp T_58.10;
T_58.11 ;
    %end;
    .scope S_000001ff2f91b550;
t_18 %join;
    %jmp T_58.9;
T_58.0 ;
    %load/vec4 v000001ff2f929410_0;
    %store/vec4 v000001ff2f92adb0_0, 0, 54;
    %jmp T_58.9;
T_58.1 ;
    %load/vec4 v000001ff2f929410_0;
    %store/vec4 v000001ff2f92adb0_0, 0, 54;
    %jmp T_58.9;
T_58.2 ;
    %load/vec4 v000001ff2f929a50_0;
    %store/vec4 v000001ff2f92adb0_0, 0, 54;
    %jmp T_58.9;
T_58.3 ;
    %load/vec4 v000001ff2f929870_0;
    %store/vec4 v000001ff2f92adb0_0, 0, 54;
    %jmp T_58.9;
T_58.4 ;
    %load/vec4 v000001ff2f92a9f0_0;
    %store/vec4 v000001ff2f92adb0_0, 0, 54;
    %jmp T_58.9;
T_58.5 ;
    %load/vec4 v000001ff2f92b030_0;
    %store/vec4 v000001ff2f92adb0_0, 0, 54;
    %jmp T_58.9;
T_58.6 ;
    %load/vec4 v000001ff2f929af0_0;
    %store/vec4 v000001ff2f92adb0_0, 0, 54;
    %jmp T_58.9;
T_58.7 ;
    %load/vec4 v000001ff2f929230_0;
    %store/vec4 v000001ff2f92adb0_0, 0, 54;
    %jmp T_58.9;
T_58.9 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_000001ff2f91b550;
T_59 ;
Ewait_9 .event/or E_000001ff2f790b80, E_0x0;
    %wait Ewait_9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f928970_0, 0, 1;
    %fork t_21, S_000001ff2f91b6e0;
    %jmp t_20;
    .scope S_000001ff2f91b6e0;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f9095f0_0, 0, 32;
T_59.0 ;
    %load/vec4 v000001ff2f9095f0_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_59.1, 5;
    %load/vec4 v000001ff2f92adb0_0;
    %load/vec4 v000001ff2f9095f0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_59.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f928970_0, 0, 1;
T_59.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f9095f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f9095f0_0, 0, 32;
    %jmp T_59.0;
T_59.1 ;
    %end;
    .scope S_000001ff2f91b550;
t_20 %join;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_000001ff2f8fbcf0;
T_60 ;
Ewait_10 .event/or E_000001ff2f78ef80, E_0x0;
    %wait Ewait_10;
    %load/vec4 v000001ff2f952ed0_0;
    %flag_set/vec4 8;
    %jmp/1 T_60.2, 8;
    %load/vec4 v000001ff2f950950_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_60.2;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v000001ff2f94d4d0_0;
    %store/vec4 v000001ff2f954230_0, 0, 16;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v000001ff2f953150_0;
    %flag_set/vec4 8;
    %jmp/1 T_60.5, 8;
    %load/vec4 v000001ff2f9517b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_60.5;
    %jmp/0xz  T_60.3, 8;
    %load/vec4 v000001ff2f94e3d0_0;
    %store/vec4 v000001ff2f954230_0, 0, 16;
    %jmp T_60.4;
T_60.3 ;
    %load/vec4 v000001ff2f953830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.6, 8;
    %load/vec4 v000001ff2f953b50_0;
    %store/vec4 v000001ff2f954230_0, 0, 16;
    %jmp T_60.7;
T_60.6 ;
    %load/vec4 v000001ff2f953f10_0;
    %store/vec4 v000001ff2f954230_0, 0, 16;
T_60.7 ;
T_60.4 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_000001ff2f8fbcf0;
T_61 ;
    %wait E_000001ff2f791b80;
    %load/vec4 v000001ff2f9529d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ff2f954050_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v000001ff2f951530_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_61.4, 9;
    %load/vec4 v000001ff2f953c90_0;
    %nor/r;
    %and;
T_61.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v000001ff2f954230_0;
    %assign/vec4 v000001ff2f954050_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_000001ff2f8fbcf0;
T_62 ;
    %wait E_000001ff2f791b80;
    %load/vec4 v000001ff2f9529d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000001ff2f952250_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ff2f953790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f952bb0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v000001ff2f953c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v000001ff2f952ed0_0;
    %flag_set/vec4 8;
    %jmp/1 T_62.8, 8;
    %load/vec4 v000001ff2f950950_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_62.8;
    %jmp/1 T_62.7, 8;
    %load/vec4 v000001ff2f953150_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_62.7;
    %jmp/1 T_62.6, 8;
    %load/vec4 v000001ff2f9517b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_62.6;
    %jmp/0xz  T_62.4, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000001ff2f952250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f952bb0_0, 0;
    %jmp T_62.5;
T_62.4 ;
    %load/vec4 v000001ff2f9524d0_0;
    %parti/s 18, 0, 2;
    %assign/vec4 v000001ff2f952250_0, 0;
    %load/vec4 v000001ff2f954050_0;
    %assign/vec4 v000001ff2f953790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff2f952bb0_0, 0;
T_62.5 ;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_000001ff2f8fbcf0;
T_63 ;
    %wait E_000001ff2f791b80;
    %load/vec4 v000001ff2f9529d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000001ff2f953650_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ff2f953a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f952430_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v000001ff2f953c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v000001ff2f952ed0_0;
    %flag_set/vec4 8;
    %jmp/1 T_63.8, 8;
    %load/vec4 v000001ff2f950950_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_63.8;
    %jmp/1 T_63.7, 8;
    %load/vec4 v000001ff2f953150_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_63.7;
    %jmp/1 T_63.6, 8;
    %load/vec4 v000001ff2f9517b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_63.6;
    %jmp/0xz  T_63.4, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000001ff2f953650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f952430_0, 0;
    %jmp T_63.5;
T_63.4 ;
    %load/vec4 v000001ff2f952cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.9, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000001ff2f953650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f952430_0, 0;
    %jmp T_63.10;
T_63.9 ;
    %load/vec4 v000001ff2f9524d0_0;
    %parti/s 18, 18, 6;
    %assign/vec4 v000001ff2f953650_0, 0;
    %load/vec4 v000001ff2f953f10_0;
    %assign/vec4 v000001ff2f953a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff2f952430_0, 0;
T_63.10 ;
T_63.5 ;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_000001ff2f8fbcf0;
T_64 ;
    %wait E_000001ff2f791b80;
    %load/vec4 v000001ff2f9529d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v000001ff2f952a70_0, 0;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v000001ff2f9538d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff2f954730_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff2f954870_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff2f950090_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ff2f950d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f9531f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f9506d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f9518f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f94fff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f951670_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ff2f9504f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f9510d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f950950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f950630_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ff2f951030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f952390_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v000001ff2f953c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f9531f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f9506d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f9518f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f951670_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ff2f9504f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f9510d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f950950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f950630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f952390_0, 0;
    %jmp T_64.3;
T_64.2 ;
    %load/vec4 v000001ff2f952890_0;
    %assign/vec4 v000001ff2f952a70_0, 0;
    %load/vec4 v000001ff2f954690_0;
    %assign/vec4 v000001ff2f9538d0_0, 0;
    %load/vec4 v000001ff2f9515d0_0;
    %assign/vec4 v000001ff2f954730_0, 0;
    %load/vec4 v000001ff2f951ad0_0;
    %assign/vec4 v000001ff2f954870_0, 0;
    %load/vec4 v000001ff2f951cb0_0;
    %assign/vec4 v000001ff2f950090_0, 0;
    %load/vec4 v000001ff2f94e970_0;
    %assign/vec4 v000001ff2f950d10_0, 0;
    %load/vec4 v000001ff2f94f9b0_0;
    %assign/vec4 v000001ff2f9531f0_0, 0;
    %load/vec4 v000001ff2f94d250_0;
    %assign/vec4 v000001ff2f9506d0_0, 0;
    %load/vec4 v000001ff2f94ee70_0;
    %assign/vec4 v000001ff2f9518f0_0, 0;
    %load/vec4 v000001ff2f94f550_0;
    %assign/vec4 v000001ff2f94fff0_0, 0;
    %load/vec4 v000001ff2f94e510_0;
    %assign/vec4 v000001ff2f951670_0, 0;
    %load/vec4 v000001ff2f94d1b0_0;
    %assign/vec4 v000001ff2f9504f0_0, 0;
    %load/vec4 v000001ff2f9530b0_0;
    %assign/vec4 v000001ff2f9510d0_0, 0;
    %load/vec4 v000001ff2f94ea10_0;
    %assign/vec4 v000001ff2f950950_0, 0;
    %load/vec4 v000001ff2f94df70_0;
    %assign/vec4 v000001ff2f950630_0, 0;
    %load/vec4 v000001ff2f953790_0;
    %assign/vec4 v000001ff2f951030_0, 0;
    %load/vec4 v000001ff2f952bb0_0;
    %assign/vec4 v000001ff2f952390_0, 0;
T_64.3 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000001ff2f8fbcf0;
T_65 ;
    %wait E_000001ff2f791b80;
    %load/vec4 v000001ff2f9529d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v000001ff2f953d30_0, 0;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v000001ff2f954910_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff2f954410_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff2f9521b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff2f952070_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ff2f951a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f953330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f950a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f951c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f950f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f951fd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ff2f951710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f951210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f9517b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f950db0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ff2f951490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f952570_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v000001ff2f953c90_0;
    %flag_set/vec4 8;
    %jmp/1 T_65.4, 8;
    %load/vec4 v000001ff2f952cf0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_65.4;
    %jmp/0xz  T_65.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f953330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f950a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f951c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f951fd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ff2f951710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f951210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f9517b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f950db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f952570_0, 0;
    %jmp T_65.3;
T_65.2 ;
    %load/vec4 v000001ff2f953e70_0;
    %assign/vec4 v000001ff2f953d30_0, 0;
    %load/vec4 v000001ff2f9540f0_0;
    %assign/vec4 v000001ff2f954910_0, 0;
    %load/vec4 v000001ff2f950e50_0;
    %assign/vec4 v000001ff2f954410_0, 0;
    %load/vec4 v000001ff2f950ef0_0;
    %assign/vec4 v000001ff2f9521b0_0, 0;
    %load/vec4 v000001ff2f950770_0;
    %assign/vec4 v000001ff2f952070_0, 0;
    %load/vec4 v000001ff2f94e470_0;
    %assign/vec4 v000001ff2f951a30_0, 0;
    %load/vec4 v000001ff2f950b30_0;
    %assign/vec4 v000001ff2f953330_0, 0;
    %load/vec4 v000001ff2f94edd0_0;
    %assign/vec4 v000001ff2f950a90_0, 0;
    %load/vec4 v000001ff2f94d610_0;
    %assign/vec4 v000001ff2f951c10_0, 0;
    %load/vec4 v000001ff2f94dd90_0;
    %assign/vec4 v000001ff2f950f90_0, 0;
    %load/vec4 v000001ff2f94e6f0_0;
    %assign/vec4 v000001ff2f951fd0_0, 0;
    %load/vec4 v000001ff2f94f690_0;
    %assign/vec4 v000001ff2f951710_0, 0;
    %load/vec4 v000001ff2f9527f0_0;
    %assign/vec4 v000001ff2f951210_0, 0;
    %load/vec4 v000001ff2f94ec90_0;
    %assign/vec4 v000001ff2f9517b0_0, 0;
    %load/vec4 v000001ff2f94d570_0;
    %assign/vec4 v000001ff2f950db0_0, 0;
    %load/vec4 v000001ff2f953a10_0;
    %assign/vec4 v000001ff2f951490_0, 0;
    %load/vec4 v000001ff2f952430_0;
    %assign/vec4 v000001ff2f952570_0, 0;
T_65.3 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_000001ff2f8fbcf0;
T_66 ;
Ewait_11 .event/or E_000001ff2f78ee80, E_0x0;
    %wait Ewait_11;
    %load/vec4 v000001ff2f9503b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_66.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_66.1, 6;
    %load/vec4 v000001ff2f952a70_0;
    %store/vec4 v000001ff2f94ed30_0, 0, 54;
    %jmp T_66.3;
T_66.0 ;
    %load/vec4 v000001ff2f953010_0;
    %store/vec4 v000001ff2f94ed30_0, 0, 54;
    %jmp T_66.3;
T_66.1 ;
    %load/vec4 v000001ff2f953010_0;
    %store/vec4 v000001ff2f94ed30_0, 0, 54;
    %jmp T_66.3;
T_66.3 ;
    %pop/vec4 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_000001ff2f8fbcf0;
T_67 ;
Ewait_12 .event/or E_000001ff2f78e980, E_0x0;
    %wait Ewait_12;
    %load/vec4 v000001ff2f94fff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v000001ff2f9544b0_0;
    %replicate 25;
    %load/vec4 v000001ff2f950090_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff2f94d6b0_0, 0, 54;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v000001ff2f950450_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_67.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_67.3, 6;
    %load/vec4 v000001ff2f9538d0_0;
    %store/vec4 v000001ff2f94d6b0_0, 0, 54;
    %jmp T_67.5;
T_67.2 ;
    %load/vec4 v000001ff2f953010_0;
    %store/vec4 v000001ff2f94d6b0_0, 0, 54;
    %jmp T_67.5;
T_67.3 ;
    %load/vec4 v000001ff2f953010_0;
    %store/vec4 v000001ff2f94d6b0_0, 0, 54;
    %jmp T_67.5;
T_67.5 ;
    %pop/vec4 1;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_000001ff2f8fbcf0;
T_68 ;
Ewait_13 .event/or E_000001ff2f78ec80, E_0x0;
    %wait Ewait_13;
    %load/vec4 v000001ff2f950270_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_68.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_68.1, 6;
    %load/vec4 v000001ff2f953d30_0;
    %store/vec4 v000001ff2f94f2d0_0, 0, 54;
    %jmp T_68.3;
T_68.0 ;
    %load/vec4 v000001ff2f953010_0;
    %store/vec4 v000001ff2f94f2d0_0, 0, 54;
    %jmp T_68.3;
T_68.1 ;
    %load/vec4 v000001ff2f953010_0;
    %store/vec4 v000001ff2f94f2d0_0, 0, 54;
    %jmp T_68.3;
T_68.3 ;
    %pop/vec4 1;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_000001ff2f8fbcf0;
T_69 ;
Ewait_14 .event/or E_000001ff2f78ef00, E_0x0;
    %wait Ewait_14;
    %load/vec4 v000001ff2f950f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v000001ff2f9535b0_0;
    %replicate 25;
    %load/vec4 v000001ff2f952070_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff2f94ebf0_0, 0, 54;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v000001ff2f94fcd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_69.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_69.3, 6;
    %load/vec4 v000001ff2f954910_0;
    %store/vec4 v000001ff2f94ebf0_0, 0, 54;
    %jmp T_69.5;
T_69.2 ;
    %load/vec4 v000001ff2f953010_0;
    %store/vec4 v000001ff2f94ebf0_0, 0, 54;
    %jmp T_69.5;
T_69.3 ;
    %load/vec4 v000001ff2f953010_0;
    %store/vec4 v000001ff2f94ebf0_0, 0, 54;
    %jmp T_69.5;
T_69.5 ;
    %pop/vec4 1;
T_69.1 ;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_000001ff2f8fbcf0;
T_70 ;
Ewait_15 .event/or E_000001ff2f78eb80, E_0x0;
    %wait Ewait_15;
    %fork t_23, S_000001ff2f8fb520;
    %jmp t_22;
    .scope S_000001ff2f8fb520;
t_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f7e4ab0_0, 0, 32;
T_70.0 ;
    %load/vec4 v000001ff2f7e4ab0_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_70.1, 5;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001ff2f7e4ab0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f953dd0_0, 4, 2;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f7e4ab0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f7e4ab0_0, 0, 32;
    %jmp T_70.0;
T_70.1 ;
    %end;
    .scope S_000001ff2f8fbcf0;
t_22 %join;
    %load/vec4 v000001ff2f94ed30_0;
    %parti/s 2, 16, 6;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f953dd0_0, 4, 2;
    %load/vec4 v000001ff2f94ed30_0;
    %parti/s 2, 14, 5;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f953dd0_0, 4, 2;
    %load/vec4 v000001ff2f94ed30_0;
    %parti/s 2, 12, 5;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f953dd0_0, 4, 2;
    %load/vec4 v000001ff2f94ed30_0;
    %parti/s 2, 10, 5;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f953dd0_0, 4, 2;
    %load/vec4 v000001ff2f94ed30_0;
    %parti/s 2, 8, 5;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f953dd0_0, 4, 2;
    %load/vec4 v000001ff2f94ed30_0;
    %parti/s 2, 6, 4;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f953dd0_0, 4, 2;
    %load/vec4 v000001ff2f94ed30_0;
    %parti/s 2, 4, 4;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f953dd0_0, 4, 2;
    %load/vec4 v000001ff2f94ed30_0;
    %parti/s 2, 2, 3;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f953dd0_0, 4, 2;
    %load/vec4 v000001ff2f94ed30_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f953dd0_0, 4, 2;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_000001ff2f8fbcf0;
T_71 ;
Ewait_16 .event/or E_000001ff2f78ee00, E_0x0;
    %wait Ewait_16;
    %fork t_25, S_000001ff2f8fbe80;
    %jmp t_24;
    .scope S_000001ff2f8fbe80;
t_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f7e3e30_0, 0, 32;
T_71.0 ;
    %load/vec4 v000001ff2f7e3e30_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001ff2f7e3e30_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f952610_0, 4, 2;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f7e3e30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f7e3e30_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .scope S_000001ff2f8fbcf0;
t_24 %join;
    %load/vec4 v000001ff2f94f2d0_0;
    %parti/s 2, 16, 6;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f952610_0, 4, 2;
    %load/vec4 v000001ff2f94f2d0_0;
    %parti/s 2, 14, 5;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f952610_0, 4, 2;
    %load/vec4 v000001ff2f94f2d0_0;
    %parti/s 2, 12, 5;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f952610_0, 4, 2;
    %load/vec4 v000001ff2f94f2d0_0;
    %parti/s 2, 10, 5;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f952610_0, 4, 2;
    %load/vec4 v000001ff2f94f2d0_0;
    %parti/s 2, 8, 5;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f952610_0, 4, 2;
    %load/vec4 v000001ff2f94f2d0_0;
    %parti/s 2, 6, 4;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f952610_0, 4, 2;
    %load/vec4 v000001ff2f94f2d0_0;
    %parti/s 2, 4, 4;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f952610_0, 4, 2;
    %load/vec4 v000001ff2f94f2d0_0;
    %parti/s 2, 2, 3;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f952610_0, 4, 2;
    %load/vec4 v000001ff2f94f2d0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f952610_0, 4, 2;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_000001ff2f8fbcf0;
T_72 ;
Ewait_17 .event/or E_000001ff2f78e7c0, E_0x0;
    %wait Ewait_17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f952ed0_0, 0, 1;
    %load/vec4 v000001ff2f951670_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.2, 9;
    %load/vec4 v000001ff2f952390_0;
    %and;
T_72.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v000001ff2f9504f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f952ed0_0, 0, 1;
    %jmp T_72.7;
T_72.3 ;
    %load/vec4 v000001ff2f94d2f0_0;
    %store/vec4 v000001ff2f952ed0_0, 0, 1;
    %jmp T_72.7;
T_72.4 ;
    %load/vec4 v000001ff2f94d2f0_0;
    %nor/r;
    %store/vec4 v000001ff2f952ed0_0, 0, 1;
    %jmp T_72.7;
T_72.5 ;
    %load/vec4 v000001ff2f94d430_0;
    %store/vec4 v000001ff2f952ed0_0, 0, 1;
    %jmp T_72.7;
T_72.7 ;
    %pop/vec4 1;
T_72.0 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_000001ff2f8fbcf0;
T_73 ;
Ewait_18 .event/or E_000001ff2f78e780, E_0x0;
    %wait Ewait_18;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f953150_0, 0, 1;
    %load/vec4 v000001ff2f951fd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.2, 9;
    %load/vec4 v000001ff2f952570_0;
    %and;
T_73.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %load/vec4 v000001ff2f951710_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_73.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_73.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_73.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f953150_0, 0, 1;
    %jmp T_73.7;
T_73.3 ;
    %load/vec4 v000001ff2f94dcf0_0;
    %store/vec4 v000001ff2f953150_0, 0, 1;
    %jmp T_73.7;
T_73.4 ;
    %load/vec4 v000001ff2f94dcf0_0;
    %nor/r;
    %store/vec4 v000001ff2f953150_0, 0, 1;
    %jmp T_73.7;
T_73.5 ;
    %load/vec4 v000001ff2f94ded0_0;
    %store/vec4 v000001ff2f953150_0, 0, 1;
    %jmp T_73.7;
T_73.7 ;
    %pop/vec4 1;
T_73.0 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_000001ff2f8fbcf0;
T_74 ;
    %wait E_000001ff2f791b80;
    %load/vec4 v000001ff2f9529d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f953290_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v000001ff2f9506d0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_74.2, 8;
    %load/vec4 v000001ff2f9518f0_0;
    %or;
T_74.2;
    %assign/vec4 v000001ff2f953290_0, 0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_000001ff2f8fbcf0;
T_75 ;
    %wait E_000001ff2f791b80;
    %load/vec4 v000001ff2f9529d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v000001ff2f951850_0, 0;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v000001ff2f951df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff2f951e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f94fa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f9509f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f951b70_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v000001ff2f951f30_0;
    %assign/vec4 v000001ff2f951850_0, 0;
    %load/vec4 v000001ff2f9506d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.4, 9;
    %load/vec4 v000001ff2f952390_0;
    %and;
T_75.4;
    %flag_set/vec4 8;
    %jmp/0 T_75.2, 8;
    %load/vec4 v000001ff2f951d50_0;
    %jmp/1 T_75.3, 8;
T_75.2 ; End of true expr.
    %pushi/vec4 0, 0, 54;
    %jmp/0 T_75.3, 8;
 ; End of false expr.
    %blend;
T_75.3;
    %assign/vec4 v000001ff2f951df0_0, 0;
    %load/vec4 v000001ff2f954730_0;
    %assign/vec4 v000001ff2f951e90_0, 0;
    %load/vec4 v000001ff2f9531f0_0;
    %assign/vec4 v000001ff2f94fa50_0, 0;
    %load/vec4 v000001ff2f9506d0_0;
    %assign/vec4 v000001ff2f9509f0_0, 0;
    %load/vec4 v000001ff2f952390_0;
    %assign/vec4 v000001ff2f951b70_0, 0;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_000001ff2f8fbcf0;
T_76 ;
    %wait E_000001ff2f791b80;
    %load/vec4 v000001ff2f9529d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v000001ff2f9512b0_0, 0;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v000001ff2f94fc30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff2f951990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f94fe10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f951170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f950810_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v000001ff2f951350_0;
    %assign/vec4 v000001ff2f9512b0_0, 0;
    %load/vec4 v000001ff2f950a90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_76.5, 10;
    %load/vec4 v000001ff2f952570_0;
    %and;
T_76.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_76.4, 9;
    %load/vec4 v000001ff2f9506d0_0;
    %nor/r;
    %and;
T_76.4;
    %flag_set/vec4 8;
    %jmp/0 T_76.2, 8;
    %load/vec4 v000001ff2f951d50_0;
    %jmp/1 T_76.3, 8;
T_76.2 ; End of true expr.
    %pushi/vec4 0, 0, 54;
    %jmp/0 T_76.3, 8;
 ; End of false expr.
    %blend;
T_76.3;
    %assign/vec4 v000001ff2f94fc30_0, 0;
    %load/vec4 v000001ff2f954410_0;
    %assign/vec4 v000001ff2f951990_0, 0;
    %load/vec4 v000001ff2f953330_0;
    %assign/vec4 v000001ff2f94fe10_0, 0;
    %load/vec4 v000001ff2f950a90_0;
    %assign/vec4 v000001ff2f951170_0, 0;
    %load/vec4 v000001ff2f952570_0;
    %assign/vec4 v000001ff2f950810_0, 0;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_000001ff2f8fbcf0;
T_77 ;
    %wait E_000001ff2f791b80;
    %load/vec4 v000001ff2f9529d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2f94ff50_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v000001ff2f94e830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.5, 9;
    %load/vec4 v000001ff2f952bb0_0;
    %and;
T_77.5;
    %flag_set/vec4 8;
    %jmp/1 T_77.4, 8;
    %load/vec4 v000001ff2f94f7d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.6, 10;
    %load/vec4 v000001ff2f952430_0;
    %and;
T_77.6;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_77.4;
    %jmp/0xz  T_77.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff2f94ff50_0, 0;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_000001ff2f8fbcf0;
T_78 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f94ef10_0, 0, 32;
    %end;
    .thread T_78;
    .scope S_000001ff2f8fbcf0;
T_79 ;
    %wait E_000001ff2f791b80;
    %load/vec4 v000001ff2f9529d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ff2f94ef10_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v000001ff2f94ff50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v000001ff2f94ef10_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ff2f94ef10_0, 0;
    %alloc S_000001ff2f14ffe0;
    %pushi/vec4 0, 0, 38;
    %load/vec4 v000001ff2f954050_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff2f7e3930_0, 0, 54;
    %callf/vec4 TD_ternary_pkg.ternary_to_bin, S_000001ff2f14ffe0;
    %free S_000001ff2f14ffe0;
    %vpi_call/w 5 933 "$display", "[Cycle %0d] PC=%0d IPC=%0d ValidA=%b ValidB=%b", v000001ff2f94ef10_0, S<0,vec4,s32>, v000001ff2f952750_0, v000001ff2f952bb0_0, v000001ff2f952430_0 {1 0 0};
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_000001ff2f1e2710;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9562b0_0, 0, 1;
T_80.0 ;
    %delay 5000, 0;
    %load/vec4 v000001ff2f9562b0_0;
    %inv;
    %store/vec4 v000001ff2f9562b0_0, 0, 1;
    %jmp T_80.0;
    %end;
    .thread T_80;
    .scope S_000001ff2f1e2710;
T_81 ;
Ewait_19 .event/or E_000001ff2f78e900, E_0x0;
    %wait Ewait_19;
    %fork t_27, S_000001ff2f8fbb60;
    %jmp t_26;
    .scope S_000001ff2f8fbb60;
t_27 ;
    %alloc S_000001ff2f9450e0;
    %load/vec4 v000001ff2f956f30_0;
    %store/vec4 v000001ff2f956530_0, 0, 16;
    %callf/vec4 TD_tb_ternary_cpu.trit8_to_int, S_000001ff2f9450e0;
    %free S_000001ff2f9450e0;
    %store/vec4 v000001ff2f7e3bb0_0, 0, 32;
    %load/vec4 v000001ff2f7e3bb0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_81.2, 5;
    %load/vec4 v000001ff2f7e3bb0_0;
    %cmpi/s 243, 0, 32;
    %flag_get/vec4 5;
    %and;
T_81.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %ix/getv/s 4, v000001ff2f7e3bb0_0;
    %load/vec4a v000001ff2f955c70, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f955770_0, 4, 18;
    %jmp T_81.1;
T_81.0 ;
    %pushi/vec4 0, 0, 18;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f955770_0, 4, 18;
T_81.1 ;
    %load/vec4 v000001ff2f7e3bb0_0;
    %addi 1, 0, 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_81.5, 5;
    %load/vec4 v000001ff2f7e3bb0_0;
    %addi 1, 0, 32;
    %cmpi/s 243, 0, 32;
    %flag_get/vec4 5;
    %and;
T_81.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.3, 8;
    %load/vec4 v000001ff2f7e3bb0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ff2f955c70, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f955770_0, 4, 18;
    %jmp T_81.4;
T_81.3 ;
    %pushi/vec4 0, 0, 18;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2f955770_0, 4, 18;
T_81.4 ;
    %end;
    .scope S_000001ff2f1e2710;
t_26 %join;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_000001ff2f1e2710;
T_82 ;
    %wait E_000001ff2f78cd00;
    %fork t_29, S_000001ff2f8fb390;
    %jmp t_28;
    .scope S_000001ff2f8fb390;
t_29 ;
    %alloc S_000001ff2f945ef0;
    %load/vec4 v000001ff2f955b30_0;
    %store/vec4 v000001ff2f9558b0_0, 0, 18;
    %callf/vec4 TD_tb_ternary_cpu.trit9_to_int, S_000001ff2f945ef0;
    %free S_000001ff2f945ef0;
    %store/vec4 v000001ff2f7e4a10_0, 0, 32;
    %load/vec4 v000001ff2f957070_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_82.3, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ff2f7e4a10_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_82.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.2, 9;
    %load/vec4 v000001ff2f7e4a10_0;
    %cmpi/s 729, 0, 32;
    %flag_get/vec4 5;
    %and;
T_82.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %load/vec4 v000001ff2f9554f0_0;
    %ix/getv/s 3, v000001ff2f7e4a10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff2f955450, 0, 4;
    %alloc S_000001ff2f14ffe0;
    %load/vec4 v000001ff2f9554f0_0;
    %store/vec4 v000001ff2f7e3930_0, 0, 54;
    %callf/vec4 TD_ternary_pkg.ternary_to_bin, S_000001ff2f14ffe0;
    %free S_000001ff2f14ffe0;
    %vpi_call/w 4 104 "$display", "[MEM] Write: Addr=%0d Data=%0d", v000001ff2f7e4a10_0, S<0,vec4,s32> {1 0 0};
T_82.0 ;
    %end;
    .scope S_000001ff2f1e2710;
t_28 %join;
    %jmp T_82;
    .thread T_82;
    .scope S_000001ff2f1e2710;
T_83 ;
Ewait_20 .event/or E_000001ff2f78f140, E_0x0;
    %wait Ewait_20;
    %fork t_31, S_000001ff2f8fb840;
    %jmp t_30;
    .scope S_000001ff2f8fb840;
t_31 ;
    %alloc S_000001ff2f945ef0;
    %load/vec4 v000001ff2f955b30_0;
    %store/vec4 v000001ff2f9558b0_0, 0, 18;
    %callf/vec4 TD_tb_ternary_cpu.trit9_to_int, S_000001ff2f945ef0;
    %free S_000001ff2f945ef0;
    %store/vec4 v000001ff2f7e2670_0, 0, 32;
    %load/vec4 v000001ff2f7e2670_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_83.2, 5;
    %load/vec4 v000001ff2f7e2670_0;
    %cmpi/s 729, 0, 32;
    %flag_get/vec4 5;
    %and;
T_83.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %ix/getv/s 4, v000001ff2f7e2670_0;
    %load/vec4a v000001ff2f955450, 4;
    %store/vec4 v000001ff2f956990_0, 0, 54;
    %jmp T_83.1;
T_83.0 ;
    %pushi/vec4 0, 0, 54;
    %store/vec4 v000001ff2f956990_0, 0, 54;
T_83.1 ;
    %end;
    .scope S_000001ff2f1e2710;
t_30 %join;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_000001ff2f1e2710;
T_84 ;
    %vpi_call/w 4 191 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 192 "$display", "=== Balanced Ternary CPU Testbench ===" {0 0 0};
    %vpi_call/w 4 193 "$display", "=== Dual-Issue Superscalar Version ===" {0 0 0};
    %vpi_call/w 4 194 "$display", "===========================================" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff2f955130_0, 0, 4;
    %fork t_33, S_000001ff2f8829b0;
    %jmp t_32;
    .scope S_000001ff2f8829b0;
t_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f7e28f0_0, 0, 32;
T_84.0 ;
    %load/vec4 v000001ff2f7e28f0_0;
    %cmpi/s 243, 0, 32;
    %jmp/0xz T_84.1, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v000001ff2f7e28f0_0;
    %store/vec4a v000001ff2f955c70, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f7e28f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f7e28f0_0, 0, 32;
    %jmp T_84.0;
T_84.1 ;
    %end;
    .scope S_000001ff2f1e2710;
t_32 %join;
    %fork t_35, S_000001ff2f882b40;
    %jmp t_34;
    .scope S_000001ff2f882b40;
t_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f7e4470_0, 0, 32;
T_84.2 ;
    %load/vec4 v000001ff2f7e4470_0;
    %cmpi/s 729, 0, 32;
    %jmp/0xz T_84.3, 5;
    %pushi/vec4 0, 0, 54;
    %ix/getv/s 4, v000001ff2f7e4470_0;
    %store/vec4a v000001ff2f955450, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f7e4470_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f7e4470_0, 0, 32;
    %jmp T_84.2;
T_84.3 ;
    %end;
    .scope S_000001ff2f1e2710;
t_34 %join;
    %vpi_call/w 4 213 "$display", "\012--- Loading Test Program ---" {0 0 0};
    %alloc S_000001ff2f946d00;
    %pushi/vec4 0, 0, 6;
    %pushi/vec4 1, 0, 4;
    %pushi/vec4 0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ff2f954d70_0, 0, 4;
    %store/vec4 v000001ff2f956170_0, 0, 4;
    %store/vec4 v000001ff2f955810_0, 0, 4;
    %store/vec4 v000001ff2f955270_0, 0, 6;
    %callf/vec4 TD_tb_ternary_cpu.encode_instr, S_000001ff2f946d00;
    %free S_000001ff2f946d00;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ff2f955c70, 4, 0;
    %vpi_call/w 4 217 "$display", "IMEM[0]: ADD R1, R0, 1" {0 0 0};
    %alloc S_000001ff2f946d00;
    %pushi/vec4 0, 0, 6;
    %pushi/vec4 2, 0, 4;
    %pushi/vec4 1, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ff2f954d70_0, 0, 4;
    %store/vec4 v000001ff2f956170_0, 0, 4;
    %store/vec4 v000001ff2f955810_0, 0, 4;
    %store/vec4 v000001ff2f955270_0, 0, 6;
    %callf/vec4 TD_tb_ternary_cpu.encode_instr, S_000001ff2f946d00;
    %free S_000001ff2f946d00;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ff2f955c70, 4, 0;
    %vpi_call/w 4 221 "$display", "IMEM[1]: ADD R2, R1, 1" {0 0 0};
    %alloc S_000001ff2f946d00;
    %pushi/vec4 0, 0, 6;
    %pushi/vec4 4, 0, 4;
    %pushi/vec4 2, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ff2f954d70_0, 0, 4;
    %store/vec4 v000001ff2f956170_0, 0, 4;
    %store/vec4 v000001ff2f955810_0, 0, 4;
    %store/vec4 v000001ff2f955270_0, 0, 6;
    %callf/vec4 TD_tb_ternary_cpu.encode_instr, S_000001ff2f946d00;
    %free S_000001ff2f946d00;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ff2f955c70, 4, 0;
    %vpi_call/w 4 225 "$display", "IMEM[2]: ADD R3, R2, 1" {0 0 0};
    %alloc S_000001ff2f946d00;
    %pushi/vec4 0, 0, 6;
    %pushi/vec4 5, 0, 4;
    %pushi/vec4 4, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ff2f954d70_0, 0, 4;
    %store/vec4 v000001ff2f956170_0, 0, 4;
    %store/vec4 v000001ff2f955810_0, 0, 4;
    %store/vec4 v000001ff2f955270_0, 0, 6;
    %callf/vec4 TD_tb_ternary_cpu.encode_instr, S_000001ff2f946d00;
    %free S_000001ff2f946d00;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ff2f955c70, 4, 0;
    %vpi_call/w 4 229 "$display", "IMEM[3]: ADD R4, R3, 1" {0 0 0};
    %alloc S_000001ff2f946d00;
    %pushi/vec4 40, 0, 6;
    %pushi/vec4 0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff2f954d70_0, 0, 4;
    %store/vec4 v000001ff2f956170_0, 0, 4;
    %store/vec4 v000001ff2f955810_0, 0, 4;
    %store/vec4 v000001ff2f955270_0, 0, 6;
    %callf/vec4 TD_tb_ternary_cpu.encode_instr, S_000001ff2f946d00;
    %free S_000001ff2f946d00;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ff2f955c70, 4, 0;
    %vpi_call/w 4 233 "$display", "IMEM[4]: NOP" {0 0 0};
    %alloc S_000001ff2f946d00;
    %pushi/vec4 41, 0, 6;
    %pushi/vec4 0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff2f954d70_0, 0, 4;
    %store/vec4 v000001ff2f956170_0, 0, 4;
    %store/vec4 v000001ff2f955810_0, 0, 4;
    %store/vec4 v000001ff2f955270_0, 0, 6;
    %callf/vec4 TD_tb_ternary_cpu.encode_instr, S_000001ff2f946d00;
    %free S_000001ff2f946d00;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ff2f955c70, 4, 0;
    %vpi_call/w 4 237 "$display", "IMEM[5]: HALT" {0 0 0};
    %vpi_call/w 4 239 "$display", "\012--- Starting Simulation ---\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f956490_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f956490_0, 0, 1;
    %vpi_call/w 4 245 "$display", "[TB] Reset released at time %0t", $time {0 0 0};
    %fork t_37, S_000001ff2f1e2710;
    %fork t_38, S_000001ff2f1e2710;
    %join;
    %join/detach 1;
    %jmp t_36;
t_37 ;
T_84.4 ;
    %load/vec4 v000001ff2f954e10_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_84.5, 6;
    %wait E_000001ff2f78e9c0;
    %jmp T_84.4;
T_84.5 ;
    %vpi_call/w 4 251 "$display", "\012[TB] CPU halted at time %0t", $time {0 0 0};
    %end;
t_38 ;
    %delay 1000000, 0;
    %vpi_call/w 4 255 "$display", "\012[TB] TIMEOUT at time %0t", $time {0 0 0};
    %end;
    .scope S_000001ff2f1e2710;
t_36 ;
    %disable/fork;
    %delay 50000, 0;
    %vpi_call/w 4 264 "$display", "\012===========================================" {0 0 0};
    %vpi_call/w 4 265 "$display", "=== Final CPU State ===" {0 0 0};
    %vpi_call/w 4 266 "$display", "===========================================" {0 0 0};
    %alloc S_000001ff2f9450e0;
    %load/vec4 v000001ff2f955d10_0;
    %store/vec4 v000001ff2f956530_0, 0, 16;
    %callf/vec4 TD_tb_ternary_cpu.trit8_to_int, S_000001ff2f9450e0;
    %free S_000001ff2f9450e0;
    %vpi_call/w 4 267 "$display", "PC = %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 4 268 "$display", "Halted = %0d", v000001ff2f954e10_0 {0 0 0};
    %vpi_call/w 4 271 "$display", "\012--- Register Verification ---" {0 0 0};
    %alloc S_000001ff2f9463a0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001ff2f9553b0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001ff2f956030_0, 0, 32;
    %pushi/str "R1 = 1";
    %store/str v000001ff2f955310_0;
    %fork TD_tb_ternary_cpu.verify_register, S_000001ff2f9463a0;
    %join;
    %free S_000001ff2f9463a0;
    %alloc S_000001ff2f9463a0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001ff2f9553b0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001ff2f956030_0, 0, 32;
    %pushi/str "R2 = 2";
    %store/str v000001ff2f955310_0;
    %fork TD_tb_ternary_cpu.verify_register, S_000001ff2f9463a0;
    %join;
    %free S_000001ff2f9463a0;
    %alloc S_000001ff2f9463a0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001ff2f9553b0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001ff2f956030_0, 0, 32;
    %pushi/str "R3 = 3";
    %store/str v000001ff2f955310_0;
    %fork TD_tb_ternary_cpu.verify_register, S_000001ff2f9463a0;
    %join;
    %free S_000001ff2f9463a0;
    %alloc S_000001ff2f9463a0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001ff2f9553b0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001ff2f956030_0, 0, 32;
    %pushi/str "R4 = 4";
    %store/str v000001ff2f955310_0;
    %fork TD_tb_ternary_cpu.verify_register, S_000001ff2f9463a0;
    %join;
    %free S_000001ff2f9463a0;
    %vpi_call/w 4 277 "$display", "\012===========================================" {0 0 0};
    %vpi_call/w 4 278 "$display", "=== Test Complete ===" {0 0 0};
    %vpi_call/w 4 279 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 281 "$finish" {0 0 0};
    %end;
    .thread T_84;
    .scope S_000001ff2f1e2710;
T_85 ;
    %wait E_000001ff2f791b80;
    %load/vec4 v000001ff2f956490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ff2f9549b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ff2f9556d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ff2f954eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ff2f955630_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v000001ff2f9549b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v000001ff2f9549b0_0, 0;
    %load/vec4 v000001ff2f954f50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_85.4, 9;
    %load/vec4 v000001ff2f954a50_0;
    %nor/r;
    %and;
T_85.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v000001ff2f9556d0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v000001ff2f9556d0_0, 0;
T_85.2 ;
    %load/vec4 v000001ff2f954ff0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_85.7, 9;
    %load/vec4 v000001ff2f954a50_0;
    %nor/r;
    %and;
T_85.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.5, 8;
    %load/vec4 v000001ff2f9556d0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v000001ff2f9556d0_0, 0;
T_85.5 ;
    %load/vec4 v000001ff2f954a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.8, 8;
    %load/vec4 v000001ff2f954eb0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v000001ff2f954eb0_0, 0;
T_85.8 ;
    %load/vec4 v000001ff2f9565d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_85.12, 8;
    %load/vec4 v000001ff2f955a90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_85.12;
    %jmp/0xz  T_85.10, 8;
    %load/vec4 v000001ff2f955630_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v000001ff2f955630_0, 0;
T_85.10 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_000001ff2f1e2710;
T_86 ;
    %wait E_000001ff2f78d9c0;
    %delay 1000, 0;
    %load/vec4 v000001ff2f9556d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_86.0, 5;
    %load/vec4 v000001ff2f9549b0_0;
    %cvt/rv/s;
    %load/vec4 v000001ff2f9556d0_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v000001ff2f956350_0;
    %load/vec4 v000001ff2f9556d0_0;
    %cvt/rv/s;
    %load/vec4 v000001ff2f9549b0_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v000001ff2f954b90_0;
    %jmp T_86.1;
T_86.0 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v000001ff2f956350_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v000001ff2f954b90_0;
T_86.1 ;
    %vpi_call/w 4 345 "$display", "\012===========================================" {0 0 0};
    %vpi_call/w 4 346 "$display", "=== Performance Metrics (Dual-Issue) ===" {0 0 0};
    %vpi_call/w 4 347 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 348 "$display", "Total Cycles:       %0d", v000001ff2f9549b0_0 {0 0 0};
    %vpi_call/w 4 349 "$display", "Instructions:       %0d", v000001ff2f9556d0_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v000001ff2f954eb0_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v000001ff2f9549b0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 350 "$display", "Stall Cycles:       %0d (%.1f%%)", v000001ff2f954eb0_0, W<0,r> {0 1 0};
    %vpi_call/w 4 352 "$display", "Forward Events:     %0d", v000001ff2f955630_0 {0 0 0};
    %vpi_call/w 4 353 "$display", "CPI:                %.3f", v000001ff2f956350_0 {0 0 0};
    %vpi_call/w 4 354 "$display", "IPC:                %.3f (max 2.0 for dual-issue)", v000001ff2f954b90_0 {0 0 0};
    %vpi_call/w 4 355 "$display", "===========================================" {0 0 0};
    %jmp T_86;
    .thread T_86;
    .scope S_000001ff2f1e2710;
T_87 ;
    %wait E_000001ff2f78cd00;
    %load/vec4 v000001ff2f956490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.2, 9;
    %load/vec4 v000001ff2f954e10_0;
    %nor/r;
    %and;
T_87.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %alloc S_000001ff2f9450e0;
    %load/vec4 v000001ff2f955d10_0;
    %store/vec4 v000001ff2f956530_0, 0, 16;
    %callf/vec4 TD_tb_ternary_cpu.trit8_to_int, S_000001ff2f9450e0;
    %free S_000001ff2f9450e0;
    %load/vec4 v000001ff2f9565d0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_87.3, 8;
    %load/vec4 v000001ff2f955a90_0;
    %or;
T_87.3;
    %vpi_call/w 4 361 "$display", "[Cycle %0d] PC=%0d ValidA=%0d ValidB=%0d IPC=%0d Stall=%0d Fwd=%0d", v000001ff2f9549b0_0, S<1,vec4,s32>, v000001ff2f954f50_0, v000001ff2f954ff0_0, v000001ff2f9563f0_0, v000001ff2f954a50_0, S<0,vec4,u1> {2 0 0};
T_87.0 ;
    %jmp T_87;
    .thread T_87;
    .scope S_000001ff2fa20600;
T_88 ;
Ewait_21 .event/or E_000001ff2f792dc0, E_0x0;
    %wait Ewait_21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9aa170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9aa670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9a8cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9a84b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff2f9aa030_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9a9c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9a8a50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f9a8d70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9a8af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9a8c30_0, 0, 1;
    %load/vec4 v000001ff2f9a8b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9aa170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9a8a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ff2f9aa5d0_0;
    %cmp/u;
    %jmp/1 T_88.2, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9a9e50_0;
    %cmp/u;
    %jmp/1 T_88.3, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9a98b0_0;
    %cmp/u;
    %jmp/1 T_88.4, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9aa3f0_0;
    %cmp/u;
    %jmp/1 T_88.5, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9a9770_0;
    %cmp/u;
    %jmp/1 T_88.6, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9a9810_0;
    %cmp/u;
    %jmp/1 T_88.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f9a8d70_0, 0, 3;
    %jmp T_88.9;
T_88.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f9a8d70_0, 0, 3;
    %jmp T_88.9;
T_88.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ff2f9a8d70_0, 0, 3;
    %jmp T_88.9;
T_88.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ff2f9a8d70_0, 0, 3;
    %jmp T_88.9;
T_88.5 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001ff2f9a8d70_0, 0, 3;
    %jmp T_88.9;
T_88.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001ff2f9a8d70_0, 0, 3;
    %jmp T_88.9;
T_88.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001ff2f9a8d70_0, 0, 3;
    %jmp T_88.9;
T_88.9 ;
    %pop/vec4 1;
T_88.0 ;
    %load/vec4 v000001ff2f9a9d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9aa170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ff2f9a9b30_0;
    %cmp/u;
    %jmp/1 T_88.12, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9a93b0_0;
    %cmp/u;
    %jmp/1 T_88.13, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9a9a90_0;
    %cmp/u;
    %jmp/1 T_88.14, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9a87d0_0;
    %cmp/u;
    %jmp/1 T_88.15, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9a94f0_0;
    %cmp/u;
    %jmp/1 T_88.16, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9a9450_0;
    %cmp/u;
    %jmp/1 T_88.17, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001ff2f9a8d70_0, 0, 3;
    %jmp T_88.19;
T_88.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001ff2f9a8d70_0, 0, 3;
    %jmp T_88.19;
T_88.13 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001ff2f9a8d70_0, 0, 3;
    %jmp T_88.19;
T_88.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f9a8d70_0, 0, 3;
    %jmp T_88.19;
T_88.15 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ff2f9a8d70_0, 0, 3;
    %jmp T_88.19;
T_88.16 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ff2f9a8d70_0, 0, 3;
    %jmp T_88.19;
T_88.17 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ff2f9a8d70_0, 0, 3;
    %jmp T_88.19;
T_88.19 ;
    %pop/vec4 1;
T_88.10 ;
    %load/vec4 v000001ff2f9a8910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9a84b0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ff2f9a8d70_0, 0, 3;
    %load/vec4 v000001ff2f9a9590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.22, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ff2f9aa030_0, 0, 2;
    %jmp T_88.23;
T_88.22 ;
    %load/vec4 v000001ff2f9a9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.24, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ff2f9aa030_0, 0, 2;
    %jmp T_88.25;
T_88.24 ;
    %load/vec4 v000001ff2f9aa490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.26, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ff2f9aa030_0, 0, 2;
T_88.26 ;
T_88.25 ;
T_88.23 ;
T_88.20 ;
    %load/vec4 v000001ff2f9aa7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9a9c70_0, 0, 1;
    %load/vec4 v000001ff2f9a9130_0;
    %flag_set/vec4 8;
    %jmp/1 T_88.32, 8;
    %load/vec4 v000001ff2f9a91d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_88.32;
    %jmp/0xz  T_88.30, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9aa170_0, 0, 1;
T_88.30 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f9a8d70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9a8a50_0, 0, 1;
T_88.28 ;
    %load/vec4 v000001ff2f9a9270_0;
    %flag_set/vec4 8;
    %jmp/1 T_88.35, 8;
    %load/vec4 v000001ff2f9a96d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_88.35;
    %jmp/0xz  T_88.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9aa170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9aa670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9a8a50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f9a8d70_0, 0, 3;
T_88.33 ;
    %load/vec4 v000001ff2f9a99f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_88.38, 8;
    %load/vec4 v000001ff2f9a8870_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_88.38;
    %jmp/0xz  T_88.36, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9a8cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9a8a50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f9a8d70_0, 0, 3;
T_88.36 ;
    %load/vec4 v000001ff2f9a9310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9aa170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9a8a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9a8c30_0, 0, 1;
T_88.39 ;
    %load/vec4 v000001ff2f9a8ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.41, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9aa170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9a8a50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f9a8d70_0, 0, 3;
T_88.41 ;
    %load/vec4 v000001ff2f9a9090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.43, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9a8af0_0, 0, 1;
T_88.43 ;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_000001ff2fa1e6c0;
T_89 ;
Ewait_22 .event/or E_000001ff2f794f00, E_0x0;
    %wait Ewait_22;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9adff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9acd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9aafd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9aa990_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff2f9acab0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9ac5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9ab890_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f9ac510_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9acb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9ac010_0, 0, 1;
    %load/vec4 v000001ff2f9ad050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9adff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9ab890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ff2f9ab4d0_0;
    %cmp/u;
    %jmp/1 T_89.2, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9ae3b0_0;
    %cmp/u;
    %jmp/1 T_89.3, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9ac6f0_0;
    %cmp/u;
    %jmp/1 T_89.4, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9abe30_0;
    %cmp/u;
    %jmp/1 T_89.5, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9aed10_0;
    %cmp/u;
    %jmp/1 T_89.6, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9ad2d0_0;
    %cmp/u;
    %jmp/1 T_89.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f9ac510_0, 0, 3;
    %jmp T_89.9;
T_89.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f9ac510_0, 0, 3;
    %jmp T_89.9;
T_89.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ff2f9ac510_0, 0, 3;
    %jmp T_89.9;
T_89.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ff2f9ac510_0, 0, 3;
    %jmp T_89.9;
T_89.5 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001ff2f9ac510_0, 0, 3;
    %jmp T_89.9;
T_89.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001ff2f9ac510_0, 0, 3;
    %jmp T_89.9;
T_89.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001ff2f9ac510_0, 0, 3;
    %jmp T_89.9;
T_89.9 ;
    %pop/vec4 1;
T_89.0 ;
    %load/vec4 v000001ff2f9acc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9adff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ff2f9ac290_0;
    %cmp/u;
    %jmp/1 T_89.12, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9abd90_0;
    %cmp/u;
    %jmp/1 T_89.13, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9ad9b0_0;
    %cmp/u;
    %jmp/1 T_89.14, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9ab6b0_0;
    %cmp/u;
    %jmp/1 T_89.15, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9ac3d0_0;
    %cmp/u;
    %jmp/1 T_89.16, 6;
    %dup/vec4;
    %load/vec4 v000001ff2f9ac330_0;
    %cmp/u;
    %jmp/1 T_89.17, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001ff2f9ac510_0, 0, 3;
    %jmp T_89.19;
T_89.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001ff2f9ac510_0, 0, 3;
    %jmp T_89.19;
T_89.13 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001ff2f9ac510_0, 0, 3;
    %jmp T_89.19;
T_89.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f9ac510_0, 0, 3;
    %jmp T_89.19;
T_89.15 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ff2f9ac510_0, 0, 3;
    %jmp T_89.19;
T_89.16 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ff2f9ac510_0, 0, 3;
    %jmp T_89.19;
T_89.17 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ff2f9ac510_0, 0, 3;
    %jmp T_89.19;
T_89.19 ;
    %pop/vec4 1;
T_89.10 ;
    %load/vec4 v000001ff2f9aba70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9aa990_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ff2f9ac510_0, 0, 3;
    %load/vec4 v000001ff2f9acf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.22, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ff2f9acab0_0, 0, 2;
    %jmp T_89.23;
T_89.22 ;
    %load/vec4 v000001ff2f9ab610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.24, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ff2f9acab0_0, 0, 2;
    %jmp T_89.25;
T_89.24 ;
    %load/vec4 v000001ff2f9ab570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.26, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ff2f9acab0_0, 0, 2;
T_89.26 ;
T_89.25 ;
T_89.23 ;
T_89.20 ;
    %load/vec4 v000001ff2f9ac470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9ac5b0_0, 0, 1;
    %load/vec4 v000001ff2f9ab930_0;
    %flag_set/vec4 8;
    %jmp/1 T_89.32, 8;
    %load/vec4 v000001ff2f9abb10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_89.32;
    %jmp/0xz  T_89.30, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9adff0_0, 0, 1;
T_89.30 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f9ac510_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9ab890_0, 0, 1;
T_89.28 ;
    %load/vec4 v000001ff2f9abbb0_0;
    %flag_set/vec4 8;
    %jmp/1 T_89.35, 8;
    %load/vec4 v000001ff2f9abf70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_89.35;
    %jmp/0xz  T_89.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9adff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9acd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9ab890_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f9ac510_0, 0, 3;
T_89.33 ;
    %load/vec4 v000001ff2f9ad550_0;
    %flag_set/vec4 8;
    %jmp/1 T_89.38, 8;
    %load/vec4 v000001ff2f9ad870_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_89.38;
    %jmp/0xz  T_89.36, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9aafd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9ab890_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f9ac510_0, 0, 3;
T_89.36 ;
    %load/vec4 v000001ff2f9abc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9adff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9ab890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9ac010_0, 0, 1;
T_89.39 ;
    %load/vec4 v000001ff2f9aab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.41, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9adff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9ab890_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff2f9ac510_0, 0, 3;
T_89.41 ;
    %load/vec4 v000001ff2f9aaa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.43, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9acb50_0, 0, 1;
T_89.43 ;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_000001ff2fa1f4d0;
T_90 ;
Ewait_23 .event/or E_000001ff2f794f80, E_0x0;
    %wait Ewait_23;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2fa4aee0_0, 0, 1;
    %load/vec4 v000001ff2fa4bac0_0;
    %parti/s 2, 2, 3;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_90.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2fa4aee0_0, 0, 1;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v000001ff2fa4bac0_0;
    %parti/s 2, 2, 3;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_90.2, 4;
    %load/vec4 v000001ff2fa4bac0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_90.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2fa4aee0_0, 0, 1;
T_90.4 ;
T_90.2 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_000001ff2fa202e0;
T_91 ;
Ewait_24 .event/or E_000001ff2f795440, E_0x0;
    %wait Ewait_24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2fa4a8a0_0, 0, 1;
    %load/vec4 v000001ff2fa4c1a0_0;
    %parti/s 2, 2, 3;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_91.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2fa4a8a0_0, 0, 1;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v000001ff2fa4c1a0_0;
    %parti/s 2, 2, 3;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_91.2, 4;
    %load/vec4 v000001ff2fa4c1a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_91.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2fa4a8a0_0, 0, 1;
T_91.4 ;
T_91.2 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_000001ff2fa1ed00;
T_92 ;
    %wait E_000001ff2f7957c0;
    %load/vec4 v000001ff2fa4ea40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %fork t_40, S_000001ff2fa1e850;
    %jmp t_39;
    .scope S_000001ff2fa1e850;
t_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2fa4bc00_0, 0, 32;
T_92.2 ;
    %load/vec4 v000001ff2fa4bc00_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_92.3, 5;
    %fork t_42, S_000001ff2fa20470;
    %jmp t_41;
    .scope S_000001ff2fa20470;
t_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2fa4c740_0, 0, 32;
T_92.4 ;
    %load/vec4 v000001ff2fa4c740_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_92.5, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v000001ff2fa4bc00_0;
    %flag_mov 8, 4;
    %load/vec4 v000001ff2fa4c740_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v000001ff2fa4e360, 5, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2fa4c740_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2fa4c740_0, 0, 32;
    %jmp T_92.4;
T_92.5 ;
    %end;
    .scope S_000001ff2fa1e850;
t_41 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2fa4bc00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2fa4bc00_0, 0, 32;
    %jmp T_92.2;
T_92.3 ;
    %end;
    .scope S_000001ff2fa1ed00;
t_39 %join;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v000001ff2fa4e4a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_92.8, 9;
    %alloc S_000001ff2fa22090;
    %load/vec4 v000001ff2fa4e5e0_0;
    %store/vec4 v000001ff2fa4e2c0_0, 0, 4;
    %callf/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, S_000001ff2fa22090;
    %free S_000001ff2fa22090;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_92.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.6, 8;
    %load/vec4 v000001ff2fa4e680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_92.11, 9;
    %alloc S_000001ff2fa22090;
    %load/vec4 v000001ff2fa4e5e0_0;
    %store/vec4 v000001ff2fa4e2c0_0, 0, 4;
    %callf/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, S_000001ff2fa22090;
    %free S_000001ff2fa22090;
    %alloc S_000001ff2fa22090;
    %load/vec4 v000001ff2fa4e9a0_0;
    %store/vec4 v000001ff2fa4e2c0_0, 0, 4;
    %callf/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, S_000001ff2fa22090;
    %free S_000001ff2fa22090;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_92.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.9, 8;
    %load/vec4 v000001ff2fa4e220_0;
    %alloc S_000001ff2fa22090;
    %load/vec4 v000001ff2fa4e5e0_0;
    %store/vec4 v000001ff2fa4e2c0_0, 0, 4;
    %callf/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, S_000001ff2fa22090;
    %free S_000001ff2fa22090;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff2fa4e360, 0, 4;
T_92.9 ;
T_92.6 ;
    %load/vec4 v000001ff2fa4e680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_92.14, 9;
    %alloc S_000001ff2fa22090;
    %load/vec4 v000001ff2fa4e9a0_0;
    %store/vec4 v000001ff2fa4e2c0_0, 0, 4;
    %callf/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, S_000001ff2fa22090;
    %free S_000001ff2fa22090;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_92.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.12, 8;
    %load/vec4 v000001ff2fa4f620_0;
    %alloc S_000001ff2fa22090;
    %load/vec4 v000001ff2fa4e9a0_0;
    %store/vec4 v000001ff2fa4e2c0_0, 0, 4;
    %callf/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, S_000001ff2fa22090;
    %free S_000001ff2fa22090;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff2fa4e360, 0, 4;
T_92.12 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_000001ff2f98af00;
T_93 ;
Ewait_25 .event/or E_000001ff2f792d00, E_0x0;
    %wait Ewait_25;
    %alloc S_000001ff2f98e290;
    %load/vec4 v000001ff2f9979d0_0;
    %store/vec4 v000001ff2f9965d0_0, 0, 54;
    %callf/vec4 TD_ternary_cpu_system.u_cpu.u_alu_a.trit_to_int, S_000001ff2f98e290;
    %free S_000001ff2f98e290;
    %store/vec4 v000001ff2f998290_0, 0, 16;
    %alloc S_000001ff2f98e290;
    %load/vec4 v000001ff2f997cf0_0;
    %store/vec4 v000001ff2f9965d0_0, 0, 54;
    %callf/vec4 TD_ternary_cpu_system.u_cpu.u_alu_a.trit_to_int, S_000001ff2f98e290;
    %free S_000001ff2f98e290;
    %store/vec4 v000001ff2f998e70_0, 0, 16;
    %load/vec4 v000001ff2f998290_0;
    %load/vec4 v000001ff2f998e70_0;
    %mul;
    %store/vec4 v000001ff2f997610_0, 0, 16;
    %alloc S_000001ff2f98d610;
    %load/vec4 v000001ff2f997610_0;
    %store/vec4 v000001ff2f993ab0_0, 0, 16;
    %callf/vec4 TD_ternary_cpu_system.u_cpu.u_alu_a.int_to_trit, S_000001ff2f98d610;
    %free S_000001ff2f98d610;
    %store/vec4 v000001ff2f997a70_0, 0, 54;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_000001ff2f98af00;
T_94 ;
Ewait_26 .event/or E_000001ff2f792480, E_0x0;
    %wait Ewait_26;
    %load/vec4 v000001ff2f996a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_94.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_94.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_94.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_94.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_94.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_94.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_94.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_94.7, 6;
    %fork t_44, S_000001ff2f9876c0;
    %jmp t_43;
    .scope S_000001ff2f9876c0;
t_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f966f70_0, 0, 32;
T_94.10 ;
    %load/vec4 v000001ff2f966f70_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_94.11, 5;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v000001ff2f966f70_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f997b10_0, 4, 2;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f966f70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f966f70_0, 0, 32;
    %jmp T_94.10;
T_94.11 ;
    %end;
    .scope S_000001ff2f98af00;
t_43 %join;
    %jmp T_94.9;
T_94.0 ;
    %load/vec4 v000001ff2f9976b0_0;
    %store/vec4 v000001ff2f997b10_0, 0, 54;
    %jmp T_94.9;
T_94.1 ;
    %load/vec4 v000001ff2f9976b0_0;
    %store/vec4 v000001ff2f997b10_0, 0, 54;
    %jmp T_94.9;
T_94.2 ;
    %load/vec4 v000001ff2f998790_0;
    %store/vec4 v000001ff2f997b10_0, 0, 54;
    %jmp T_94.9;
T_94.3 ;
    %load/vec4 v000001ff2f996df0_0;
    %store/vec4 v000001ff2f997b10_0, 0, 54;
    %jmp T_94.9;
T_94.4 ;
    %load/vec4 v000001ff2f997250_0;
    %store/vec4 v000001ff2f997b10_0, 0, 54;
    %jmp T_94.9;
T_94.5 ;
    %load/vec4 v000001ff2f998470_0;
    %store/vec4 v000001ff2f997b10_0, 0, 54;
    %jmp T_94.9;
T_94.6 ;
    %load/vec4 v000001ff2f998330_0;
    %store/vec4 v000001ff2f997b10_0, 0, 54;
    %jmp T_94.9;
T_94.7 ;
    %load/vec4 v000001ff2f997a70_0;
    %store/vec4 v000001ff2f997b10_0, 0, 54;
    %jmp T_94.9;
T_94.9 ;
    %pop/vec4 1;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_000001ff2f98af00;
T_95 ;
Ewait_27 .event/or E_000001ff2f792640, E_0x0;
    %wait Ewait_27;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f996990_0, 0, 1;
    %fork t_46, S_000001ff2f989790;
    %jmp t_45;
    .scope S_000001ff2f989790;
t_46 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f967150_0, 0, 32;
T_95.0 ;
    %load/vec4 v000001ff2f967150_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_95.1, 5;
    %load/vec4 v000001ff2f997b10_0;
    %load/vec4 v000001ff2f967150_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_95.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f996990_0, 0, 1;
T_95.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f967150_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f967150_0, 0, 32;
    %jmp T_95.0;
T_95.1 ;
    %end;
    .scope S_000001ff2f98af00;
t_45 %join;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_000001ff2f9b0040;
T_96 ;
Ewait_28 .event/or E_000001ff2f793bc0, E_0x0;
    %wait Ewait_28;
    %alloc S_000001ff2f9b6da0;
    %load/vec4 v000001ff2f9a7290_0;
    %store/vec4 v000001ff2f9a2010_0, 0, 54;
    %callf/vec4 TD_ternary_cpu_system.u_cpu.u_alu_b.trit_to_int, S_000001ff2f9b6da0;
    %free S_000001ff2f9b6da0;
    %store/vec4 v000001ff2f9a78d0_0, 0, 16;
    %alloc S_000001ff2f9b6da0;
    %load/vec4 v000001ff2f9a7d30_0;
    %store/vec4 v000001ff2f9a2010_0, 0, 54;
    %callf/vec4 TD_ternary_cpu_system.u_cpu.u_alu_b.trit_to_int, S_000001ff2f9b6da0;
    %free S_000001ff2f9b6da0;
    %store/vec4 v000001ff2f9a76f0_0, 0, 16;
    %load/vec4 v000001ff2f9a78d0_0;
    %load/vec4 v000001ff2f9a76f0_0;
    %mul;
    %store/vec4 v000001ff2f9a6cf0_0, 0, 16;
    %alloc S_000001ff2f9b4cd0;
    %load/vec4 v000001ff2f9a6cf0_0;
    %store/vec4 v000001ff2f9a1d90_0, 0, 16;
    %callf/vec4 TD_ternary_cpu_system.u_cpu.u_alu_b.int_to_trit, S_000001ff2f9b4cd0;
    %free S_000001ff2f9b4cd0;
    %store/vec4 v000001ff2f9a7dd0_0, 0, 54;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_000001ff2f9b0040;
T_97 ;
Ewait_29 .event/or E_000001ff2f793700, E_0x0;
    %wait Ewait_29;
    %load/vec4 v000001ff2f9a7e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_97.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_97.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_97.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_97.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_97.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_97.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_97.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_97.7, 6;
    %fork t_48, S_000001ff2f9af0a0;
    %jmp t_47;
    .scope S_000001ff2f9af0a0;
t_48 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f996ad0_0, 0, 32;
T_97.10 ;
    %load/vec4 v000001ff2f996ad0_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_97.11, 5;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v000001ff2f996ad0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2f9a7470_0, 4, 2;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f996ad0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f996ad0_0, 0, 32;
    %jmp T_97.10;
T_97.11 ;
    %end;
    .scope S_000001ff2f9b0040;
t_47 %join;
    %jmp T_97.9;
T_97.0 ;
    %load/vec4 v000001ff2f9a6390_0;
    %store/vec4 v000001ff2f9a7470_0, 0, 54;
    %jmp T_97.9;
T_97.1 ;
    %load/vec4 v000001ff2f9a6390_0;
    %store/vec4 v000001ff2f9a7470_0, 0, 54;
    %jmp T_97.9;
T_97.2 ;
    %load/vec4 v000001ff2f9a73d0_0;
    %store/vec4 v000001ff2f9a7470_0, 0, 54;
    %jmp T_97.9;
T_97.3 ;
    %load/vec4 v000001ff2f9a6110_0;
    %store/vec4 v000001ff2f9a7470_0, 0, 54;
    %jmp T_97.9;
T_97.4 ;
    %load/vec4 v000001ff2f9a7830_0;
    %store/vec4 v000001ff2f9a7470_0, 0, 54;
    %jmp T_97.9;
T_97.5 ;
    %load/vec4 v000001ff2f9a6430_0;
    %store/vec4 v000001ff2f9a7470_0, 0, 54;
    %jmp T_97.9;
T_97.6 ;
    %load/vec4 v000001ff2f9a61b0_0;
    %store/vec4 v000001ff2f9a7470_0, 0, 54;
    %jmp T_97.9;
T_97.7 ;
    %load/vec4 v000001ff2f9a7dd0_0;
    %store/vec4 v000001ff2f9a7470_0, 0, 54;
    %jmp T_97.9;
T_97.9 ;
    %pop/vec4 1;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_000001ff2f9b0040;
T_98 ;
Ewait_30 .event/or E_000001ff2f793b80, E_0x0;
    %wait Ewait_30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2f9a7330_0, 0, 1;
    %fork t_50, S_000001ff2f9b2c00;
    %jmp t_49;
    .scope S_000001ff2f9b2c00;
t_50 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f9985b0_0, 0, 32;
T_98.0 ;
    %load/vec4 v000001ff2f9985b0_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_98.1, 5;
    %load/vec4 v000001ff2f9a7470_0;
    %load/vec4 v000001ff2f9985b0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_98.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2f9a7330_0, 0, 1;
T_98.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f9985b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f9985b0_0, 0, 32;
    %jmp T_98.0;
T_98.1 ;
    %end;
    .scope S_000001ff2f9b0040;
t_49 %join;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_000001ff2f9812d0;
T_99 ;
Ewait_31 .event/or E_000001ff2f792ac0, E_0x0;
    %wait Ewait_31;
    %load/vec4 v000001ff2fa591c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_99.2, 8;
    %load/vec4 v000001ff2fa558e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_99.2;
    %jmp/0xz  T_99.0, 8;
    %load/vec4 v000001ff2fa539a0_0;
    %store/vec4 v000001ff2fa57b40_0, 0, 16;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v000001ff2fa58900_0;
    %flag_set/vec4 8;
    %jmp/1 T_99.5, 8;
    %load/vec4 v000001ff2fa56d80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_99.5;
    %jmp/0xz  T_99.3, 8;
    %load/vec4 v000001ff2fa52f00_0;
    %store/vec4 v000001ff2fa57b40_0, 0, 16;
    %jmp T_99.4;
T_99.3 ;
    %load/vec4 v000001ff2fa580e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.6, 8;
    %load/vec4 v000001ff2fa57d20_0;
    %store/vec4 v000001ff2fa57b40_0, 0, 16;
    %jmp T_99.7;
T_99.6 ;
    %load/vec4 v000001ff2fa57be0_0;
    %store/vec4 v000001ff2fa57b40_0, 0, 16;
T_99.7 ;
T_99.4 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_000001ff2f9812d0;
T_100 ;
    %wait E_000001ff2f7957c0;
    %load/vec4 v000001ff2fa57f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ff2fa585e0_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v000001ff2fa56880_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_100.4, 9;
    %load/vec4 v000001ff2fa57e60_0;
    %nor/r;
    %and;
T_100.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v000001ff2fa57b40_0;
    %assign/vec4 v000001ff2fa585e0_0, 0;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_000001ff2f9812d0;
T_101 ;
    %wait E_000001ff2f7957c0;
    %load/vec4 v000001ff2fa57f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000001ff2fa58540_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ff2fa59080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa57dc0_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v000001ff2fa57e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %load/vec4 v000001ff2fa591c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_101.8, 8;
    %load/vec4 v000001ff2fa558e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_101.8;
    %jmp/1 T_101.7, 8;
    %load/vec4 v000001ff2fa58900_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_101.7;
    %jmp/1 T_101.6, 8;
    %load/vec4 v000001ff2fa56d80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_101.6;
    %jmp/0xz  T_101.4, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000001ff2fa58540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa57dc0_0, 0;
    %jmp T_101.5;
T_101.4 ;
    %load/vec4 v000001ff2fa573c0_0;
    %parti/s 18, 0, 2;
    %assign/vec4 v000001ff2fa58540_0, 0;
    %load/vec4 v000001ff2fa585e0_0;
    %assign/vec4 v000001ff2fa59080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff2fa57dc0_0, 0;
T_101.5 ;
T_101.2 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_000001ff2f9812d0;
T_102 ;
    %wait E_000001ff2f7957c0;
    %load/vec4 v000001ff2fa57f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000001ff2fa59760_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ff2fa58360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa57140_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v000001ff2fa57e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v000001ff2fa591c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_102.8, 8;
    %load/vec4 v000001ff2fa558e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_102.8;
    %jmp/1 T_102.7, 8;
    %load/vec4 v000001ff2fa58900_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_102.7;
    %jmp/1 T_102.6, 8;
    %load/vec4 v000001ff2fa56d80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_102.6;
    %jmp/0xz  T_102.4, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000001ff2fa59760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa57140_0, 0;
    %jmp T_102.5;
T_102.4 ;
    %load/vec4 v000001ff2fa58220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.9, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000001ff2fa59760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa57140_0, 0;
    %jmp T_102.10;
T_102.9 ;
    %load/vec4 v000001ff2fa573c0_0;
    %parti/s 18, 18, 6;
    %assign/vec4 v000001ff2fa59760_0, 0;
    %load/vec4 v000001ff2fa57be0_0;
    %assign/vec4 v000001ff2fa58360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff2fa57140_0, 0;
T_102.10 ;
T_102.5 ;
T_102.2 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_000001ff2f9812d0;
T_103 ;
    %wait E_000001ff2f7957c0;
    %load/vec4 v000001ff2fa57f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v000001ff2fa564c0_0, 0;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v000001ff2fa57a00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff2fa56240_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff2fa55520_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff2fa55ac0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ff2fa56f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa55b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa569c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa55d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa55f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa56920_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ff2fa54e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa557a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa558e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa555c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ff2fa54800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa594e0_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v000001ff2fa57e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa55b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa569c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa55d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa56920_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ff2fa54e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa557a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa558e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa555c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa594e0_0, 0;
    %jmp T_103.3;
T_103.2 ;
    %load/vec4 v000001ff2fa582c0_0;
    %assign/vec4 v000001ff2fa564c0_0, 0;
    %load/vec4 v000001ff2fa58b80_0;
    %assign/vec4 v000001ff2fa57a00_0, 0;
    %load/vec4 v000001ff2fa53d60_0;
    %assign/vec4 v000001ff2fa56240_0, 0;
    %load/vec4 v000001ff2fa53fe0_0;
    %assign/vec4 v000001ff2fa55520_0, 0;
    %load/vec4 v000001ff2fa52280_0;
    %assign/vec4 v000001ff2fa55ac0_0, 0;
    %load/vec4 v000001ff2fa52780_0;
    %assign/vec4 v000001ff2fa56f60_0, 0;
    %load/vec4 v000001ff2fa544e0_0;
    %assign/vec4 v000001ff2fa55b60_0, 0;
    %load/vec4 v000001ff2fa52820_0;
    %assign/vec4 v000001ff2fa569c0_0, 0;
    %load/vec4 v000001ff2fa52aa0_0;
    %assign/vec4 v000001ff2fa55d40_0, 0;
    %load/vec4 v000001ff2fa534a0_0;
    %assign/vec4 v000001ff2fa55f20_0, 0;
    %load/vec4 v000001ff2fa535e0_0;
    %assign/vec4 v000001ff2fa56920_0, 0;
    %load/vec4 v000001ff2fa53e00_0;
    %assign/vec4 v000001ff2fa54e40_0, 0;
    %load/vec4 v000001ff2fa570a0_0;
    %assign/vec4 v000001ff2fa557a0_0, 0;
    %load/vec4 v000001ff2fa53ae0_0;
    %assign/vec4 v000001ff2fa558e0_0, 0;
    %load/vec4 v000001ff2fa52a00_0;
    %assign/vec4 v000001ff2fa555c0_0, 0;
    %load/vec4 v000001ff2fa59080_0;
    %assign/vec4 v000001ff2fa54800_0, 0;
    %load/vec4 v000001ff2fa57dc0_0;
    %assign/vec4 v000001ff2fa594e0_0, 0;
T_103.3 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_000001ff2f9812d0;
T_104 ;
    %wait E_000001ff2f7957c0;
    %load/vec4 v000001ff2fa57f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v000001ff2fa56560_0, 0;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v000001ff2fa59120_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff2fa54940_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff2fa56380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff2fa56100_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ff2fa55ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa562e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa548a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa56740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa550c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa54b20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ff2fa54d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa55480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa56d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa55700_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ff2fa55160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa57c80_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v000001ff2fa57e60_0;
    %flag_set/vec4 8;
    %jmp/1 T_104.4, 8;
    %load/vec4 v000001ff2fa58220_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_104.4;
    %jmp/0xz  T_104.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa562e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa548a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa56740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa54b20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ff2fa54d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa55480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa56d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa55700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa57c80_0, 0;
    %jmp T_104.3;
T_104.2 ;
    %load/vec4 v000001ff2fa58180_0;
    %assign/vec4 v000001ff2fa56560_0, 0;
    %load/vec4 v000001ff2fa59620_0;
    %assign/vec4 v000001ff2fa59120_0, 0;
    %load/vec4 v000001ff2fa53f40_0;
    %assign/vec4 v000001ff2fa54940_0, 0;
    %load/vec4 v000001ff2fa54580_0;
    %assign/vec4 v000001ff2fa56380_0, 0;
    %load/vec4 v000001ff2fa52320_0;
    %assign/vec4 v000001ff2fa56100_0, 0;
    %load/vec4 v000001ff2fa53400_0;
    %assign/vec4 v000001ff2fa55ca0_0, 0;
    %load/vec4 v000001ff2fa54300_0;
    %assign/vec4 v000001ff2fa562e0_0, 0;
    %load/vec4 v000001ff2fa52960_0;
    %assign/vec4 v000001ff2fa548a0_0, 0;
    %load/vec4 v000001ff2fa53c20_0;
    %assign/vec4 v000001ff2fa56740_0, 0;
    %load/vec4 v000001ff2fa52140_0;
    %assign/vec4 v000001ff2fa550c0_0, 0;
    %load/vec4 v000001ff2fa53ea0_0;
    %assign/vec4 v000001ff2fa54b20_0, 0;
    %load/vec4 v000001ff2fa521e0_0;
    %assign/vec4 v000001ff2fa54d00_0, 0;
    %load/vec4 v000001ff2fa58fe0_0;
    %assign/vec4 v000001ff2fa55480_0, 0;
    %load/vec4 v000001ff2fa53b80_0;
    %assign/vec4 v000001ff2fa56d80_0, 0;
    %load/vec4 v000001ff2fa54080_0;
    %assign/vec4 v000001ff2fa55700_0, 0;
    %load/vec4 v000001ff2fa58360_0;
    %assign/vec4 v000001ff2fa55160_0, 0;
    %load/vec4 v000001ff2fa57140_0;
    %assign/vec4 v000001ff2fa57c80_0, 0;
T_104.3 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_000001ff2f9812d0;
T_105 ;
Ewait_32 .event/or E_000001ff2f792b80, E_0x0;
    %wait Ewait_32;
    %load/vec4 v000001ff2fa552a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_105.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_105.1, 6;
    %load/vec4 v000001ff2fa564c0_0;
    %store/vec4 v000001ff2fa52c80_0, 0, 54;
    %jmp T_105.3;
T_105.0 ;
    %load/vec4 v000001ff2fa57780_0;
    %store/vec4 v000001ff2fa52c80_0, 0, 54;
    %jmp T_105.3;
T_105.1 ;
    %load/vec4 v000001ff2fa57780_0;
    %store/vec4 v000001ff2fa52c80_0, 0, 54;
    %jmp T_105.3;
T_105.3 ;
    %pop/vec4 1;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_000001ff2f9812d0;
T_106 ;
Ewait_33 .event/or E_000001ff2f792580, E_0x0;
    %wait Ewait_33;
    %load/vec4 v000001ff2fa55f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v000001ff2fa578c0_0;
    %replicate 25;
    %load/vec4 v000001ff2fa55ac0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff2fa53180_0, 0, 54;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v000001ff2fa55340_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_106.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_106.3, 6;
    %load/vec4 v000001ff2fa57a00_0;
    %store/vec4 v000001ff2fa53180_0, 0, 54;
    %jmp T_106.5;
T_106.2 ;
    %load/vec4 v000001ff2fa57780_0;
    %store/vec4 v000001ff2fa53180_0, 0, 54;
    %jmp T_106.5;
T_106.3 ;
    %load/vec4 v000001ff2fa57780_0;
    %store/vec4 v000001ff2fa53180_0, 0, 54;
    %jmp T_106.5;
T_106.5 ;
    %pop/vec4 1;
T_106.1 ;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_000001ff2f9812d0;
T_107 ;
Ewait_34 .event/or E_000001ff2f7924c0, E_0x0;
    %wait Ewait_34;
    %load/vec4 v000001ff2fa553e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_107.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_107.1, 6;
    %load/vec4 v000001ff2fa56560_0;
    %store/vec4 v000001ff2fa53540_0, 0, 54;
    %jmp T_107.3;
T_107.0 ;
    %load/vec4 v000001ff2fa57780_0;
    %store/vec4 v000001ff2fa53540_0, 0, 54;
    %jmp T_107.3;
T_107.1 ;
    %load/vec4 v000001ff2fa57780_0;
    %store/vec4 v000001ff2fa53540_0, 0, 54;
    %jmp T_107.3;
T_107.3 ;
    %pop/vec4 1;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_000001ff2f9812d0;
T_108 ;
Ewait_35 .event/or E_000001ff2f792380, E_0x0;
    %wait Ewait_35;
    %load/vec4 v000001ff2fa550c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %load/vec4 v000001ff2fa57aa0_0;
    %replicate 25;
    %load/vec4 v000001ff2fa56100_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff2fa52000_0, 0, 54;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v000001ff2fa567e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_108.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_108.3, 6;
    %load/vec4 v000001ff2fa59120_0;
    %store/vec4 v000001ff2fa52000_0, 0, 54;
    %jmp T_108.5;
T_108.2 ;
    %load/vec4 v000001ff2fa57780_0;
    %store/vec4 v000001ff2fa52000_0, 0, 54;
    %jmp T_108.5;
T_108.3 ;
    %load/vec4 v000001ff2fa57780_0;
    %store/vec4 v000001ff2fa52000_0, 0, 54;
    %jmp T_108.5;
T_108.5 ;
    %pop/vec4 1;
T_108.1 ;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_000001ff2f9812d0;
T_109 ;
Ewait_36 .event/or E_000001ff2f792540, E_0x0;
    %wait Ewait_36;
    %fork t_52, S_000001ff2f983210;
    %jmp t_51;
    .scope S_000001ff2f983210;
t_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f95e730_0, 0, 32;
T_109.0 ;
    %load/vec4 v000001ff2f95e730_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_109.1, 5;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001ff2f95e730_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2fa587c0_0, 4, 2;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f95e730_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f95e730_0, 0, 32;
    %jmp T_109.0;
T_109.1 ;
    %end;
    .scope S_000001ff2f9812d0;
t_51 %join;
    %load/vec4 v000001ff2fa52c80_0;
    %parti/s 2, 16, 6;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa587c0_0, 4, 2;
    %load/vec4 v000001ff2fa52c80_0;
    %parti/s 2, 14, 5;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa587c0_0, 4, 2;
    %load/vec4 v000001ff2fa52c80_0;
    %parti/s 2, 12, 5;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa587c0_0, 4, 2;
    %load/vec4 v000001ff2fa52c80_0;
    %parti/s 2, 10, 5;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa587c0_0, 4, 2;
    %load/vec4 v000001ff2fa52c80_0;
    %parti/s 2, 8, 5;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa587c0_0, 4, 2;
    %load/vec4 v000001ff2fa52c80_0;
    %parti/s 2, 6, 4;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa587c0_0, 4, 2;
    %load/vec4 v000001ff2fa52c80_0;
    %parti/s 2, 4, 4;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa587c0_0, 4, 2;
    %load/vec4 v000001ff2fa52c80_0;
    %parti/s 2, 2, 3;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa587c0_0, 4, 2;
    %load/vec4 v000001ff2fa52c80_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa587c0_0, 4, 2;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_000001ff2f9812d0;
T_110 ;
Ewait_37 .event/or E_000001ff2f7929c0, E_0x0;
    %wait Ewait_37;
    %fork t_54, S_000001ff2f97fe80;
    %jmp t_53;
    .scope S_000001ff2f97fe80;
t_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2f95e050_0, 0, 32;
T_110.0 ;
    %load/vec4 v000001ff2f95e050_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_110.1, 5;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001ff2f95e050_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001ff2fa58ea0_0, 4, 2;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2f95e050_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2f95e050_0, 0, 32;
    %jmp T_110.0;
T_110.1 ;
    %end;
    .scope S_000001ff2f9812d0;
t_53 %join;
    %load/vec4 v000001ff2fa53540_0;
    %parti/s 2, 16, 6;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa58ea0_0, 4, 2;
    %load/vec4 v000001ff2fa53540_0;
    %parti/s 2, 14, 5;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa58ea0_0, 4, 2;
    %load/vec4 v000001ff2fa53540_0;
    %parti/s 2, 12, 5;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa58ea0_0, 4, 2;
    %load/vec4 v000001ff2fa53540_0;
    %parti/s 2, 10, 5;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa58ea0_0, 4, 2;
    %load/vec4 v000001ff2fa53540_0;
    %parti/s 2, 8, 5;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa58ea0_0, 4, 2;
    %load/vec4 v000001ff2fa53540_0;
    %parti/s 2, 6, 4;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa58ea0_0, 4, 2;
    %load/vec4 v000001ff2fa53540_0;
    %parti/s 2, 4, 4;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa58ea0_0, 4, 2;
    %load/vec4 v000001ff2fa53540_0;
    %parti/s 2, 2, 3;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa58ea0_0, 4, 2;
    %load/vec4 v000001ff2fa53540_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa58ea0_0, 4, 2;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_000001ff2f9812d0;
T_111 ;
Ewait_38 .event/or E_000001ff2f792f80, E_0x0;
    %wait Ewait_38;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2fa591c0_0, 0, 1;
    %load/vec4 v000001ff2fa56920_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_111.2, 9;
    %load/vec4 v000001ff2fa594e0_0;
    %and;
T_111.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %load/vec4 v000001ff2fa54e40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_111.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_111.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_111.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2fa591c0_0, 0, 1;
    %jmp T_111.7;
T_111.3 ;
    %load/vec4 v000001ff2fa525a0_0;
    %store/vec4 v000001ff2fa591c0_0, 0, 1;
    %jmp T_111.7;
T_111.4 ;
    %load/vec4 v000001ff2fa525a0_0;
    %nor/r;
    %store/vec4 v000001ff2fa591c0_0, 0, 1;
    %jmp T_111.7;
T_111.5 ;
    %load/vec4 v000001ff2fa52e60_0;
    %store/vec4 v000001ff2fa591c0_0, 0, 1;
    %jmp T_111.7;
T_111.7 ;
    %pop/vec4 1;
T_111.0 ;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_000001ff2f9812d0;
T_112 ;
Ewait_39 .event/or E_000001ff2f792300, E_0x0;
    %wait Ewait_39;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2fa58900_0, 0, 1;
    %load/vec4 v000001ff2fa54b20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_112.2, 9;
    %load/vec4 v000001ff2fa57c80_0;
    %and;
T_112.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %load/vec4 v000001ff2fa54d00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_112.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_112.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_112.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2fa58900_0, 0, 1;
    %jmp T_112.7;
T_112.3 ;
    %load/vec4 v000001ff2fa53220_0;
    %store/vec4 v000001ff2fa58900_0, 0, 1;
    %jmp T_112.7;
T_112.4 ;
    %load/vec4 v000001ff2fa53220_0;
    %nor/r;
    %store/vec4 v000001ff2fa58900_0, 0, 1;
    %jmp T_112.7;
T_112.5 ;
    %load/vec4 v000001ff2fa52d20_0;
    %store/vec4 v000001ff2fa58900_0, 0, 1;
    %jmp T_112.7;
T_112.7 ;
    %pop/vec4 1;
T_112.0 ;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_000001ff2f9812d0;
T_113 ;
    %wait E_000001ff2f7957c0;
    %load/vec4 v000001ff2fa57f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa58f40_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v000001ff2fa569c0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_113.2, 8;
    %load/vec4 v000001ff2fa55d40_0;
    %or;
T_113.2;
    %assign/vec4 v000001ff2fa58f40_0, 0;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_000001ff2f9812d0;
T_114 ;
    %wait E_000001ff2f7957c0;
    %load/vec4 v000001ff2fa57f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v000001ff2fa55200_0, 0;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v000001ff2fa54c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff2fa566a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa54bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa54a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa56060_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v000001ff2fa549e0_0;
    %assign/vec4 v000001ff2fa55200_0, 0;
    %load/vec4 v000001ff2fa569c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_114.4, 9;
    %load/vec4 v000001ff2fa594e0_0;
    %and;
T_114.4;
    %flag_set/vec4 8;
    %jmp/0 T_114.2, 8;
    %load/vec4 v000001ff2fa55de0_0;
    %jmp/1 T_114.3, 8;
T_114.2 ; End of true expr.
    %pushi/vec4 0, 0, 54;
    %jmp/0 T_114.3, 8;
 ; End of false expr.
    %blend;
T_114.3;
    %assign/vec4 v000001ff2fa54c60_0, 0;
    %load/vec4 v000001ff2fa56240_0;
    %assign/vec4 v000001ff2fa566a0_0, 0;
    %load/vec4 v000001ff2fa55b60_0;
    %assign/vec4 v000001ff2fa54bc0_0, 0;
    %load/vec4 v000001ff2fa569c0_0;
    %assign/vec4 v000001ff2fa54a80_0, 0;
    %load/vec4 v000001ff2fa594e0_0;
    %assign/vec4 v000001ff2fa56060_0, 0;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_000001ff2f9812d0;
T_115 ;
    %wait E_000001ff2f7957c0;
    %load/vec4 v000001ff2fa57f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v000001ff2fa55e80_0, 0;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v000001ff2fa56ec0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff2fa56e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa55c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa56600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa55a20_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v000001ff2fa54da0_0;
    %assign/vec4 v000001ff2fa55e80_0, 0;
    %load/vec4 v000001ff2fa548a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_115.5, 10;
    %load/vec4 v000001ff2fa57c80_0;
    %and;
T_115.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_115.4, 9;
    %load/vec4 v000001ff2fa569c0_0;
    %nor/r;
    %and;
T_115.4;
    %flag_set/vec4 8;
    %jmp/0 T_115.2, 8;
    %load/vec4 v000001ff2fa55de0_0;
    %jmp/1 T_115.3, 8;
T_115.2 ; End of true expr.
    %pushi/vec4 0, 0, 54;
    %jmp/0 T_115.3, 8;
 ; End of false expr.
    %blend;
T_115.3;
    %assign/vec4 v000001ff2fa56ec0_0, 0;
    %load/vec4 v000001ff2fa54940_0;
    %assign/vec4 v000001ff2fa56e20_0, 0;
    %load/vec4 v000001ff2fa562e0_0;
    %assign/vec4 v000001ff2fa55c00_0, 0;
    %load/vec4 v000001ff2fa548a0_0;
    %assign/vec4 v000001ff2fa56600_0, 0;
    %load/vec4 v000001ff2fa57c80_0;
    %assign/vec4 v000001ff2fa55a20_0, 0;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_000001ff2f9812d0;
T_116 ;
    %wait E_000001ff2f7957c0;
    %load/vec4 v000001ff2fa57f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff2fa56b00_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v000001ff2fa53720_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_116.5, 9;
    %load/vec4 v000001ff2fa57dc0_0;
    %and;
T_116.5;
    %flag_set/vec4 8;
    %jmp/1 T_116.4, 8;
    %load/vec4 v000001ff2fa53900_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_116.6, 10;
    %load/vec4 v000001ff2fa57140_0;
    %and;
T_116.6;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_116.4;
    %jmp/0xz  T_116.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff2fa56b00_0, 0;
T_116.2 ;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_000001ff2f9812d0;
T_117 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2fa53360_0, 0, 32;
    %end;
    .thread T_117;
    .scope S_000001ff2f9812d0;
T_118 ;
    %wait E_000001ff2f7957c0;
    %load/vec4 v000001ff2fa57f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ff2fa53360_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v000001ff2fa56b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.2, 8;
    %load/vec4 v000001ff2fa53360_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ff2fa53360_0, 0;
    %alloc S_000001ff2f14ffe0;
    %pushi/vec4 0, 0, 38;
    %load/vec4 v000001ff2fa585e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff2f7e3930_0, 0, 54;
    %callf/vec4 TD_ternary_pkg.ternary_to_bin, S_000001ff2f14ffe0;
    %free S_000001ff2f14ffe0;
    %vpi_call/w 5 933 "$display", "[Cycle %0d] PC=%0d IPC=%0d ValidA=%b ValidB=%b", v000001ff2fa53360_0, S<0,vec4,s32>, v000001ff2fa57fa0_0, v000001ff2fa57dc0_0, v000001ff2fa57140_0 {1 0 0};
T_118.2 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_000001ff2fa1e080;
T_119 ;
Ewait_40 .event/or E_000001ff2f795a80, E_0x0;
    %wait Ewait_40;
    %fork t_56, S_000001ff2fa22540;
    %jmp t_55;
    .scope S_000001ff2fa22540;
t_56 ;
    %alloc S_000001ff2fa22d10;
    %load/vec4 v000001ff2fa59800_0;
    %store/vec4 v000001ff2fa59a80_0, 0, 16;
    %callf/vec4 TD_ternary_cpu_system.u_memory.trit8_to_int, S_000001ff2fa22d10;
    %free S_000001ff2fa22d10;
    %store/vec4 v000001ff2fa59300_0, 0, 32;
    %load/vec4 v000001ff2fa59300_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_119.2, 5;
    %load/vec4 v000001ff2fa59300_0;
    %cmpi/s 243, 0, 32;
    %flag_get/vec4 5;
    %and;
T_119.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %ix/getv/s 4, v000001ff2fa59300_0;
    %load/vec4a v000001ff2fa59f80, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa5b1a0_0, 4, 18;
    %jmp T_119.1;
T_119.0 ;
    %pushi/vec4 0, 0, 18;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa5b1a0_0, 4, 18;
T_119.1 ;
    %load/vec4 v000001ff2fa59300_0;
    %addi 1, 0, 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_119.5, 5;
    %load/vec4 v000001ff2fa59300_0;
    %addi 1, 0, 32;
    %cmpi/s 243, 0, 32;
    %flag_get/vec4 5;
    %and;
T_119.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.3, 8;
    %load/vec4 v000001ff2fa59300_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ff2fa59f80, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa5b1a0_0, 4, 18;
    %jmp T_119.4;
T_119.3 ;
    %pushi/vec4 0, 0, 18;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff2fa5b1a0_0, 4, 18;
T_119.4 ;
    %end;
    .scope S_000001ff2fa1e080;
t_55 %join;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_000001ff2fa1e080;
T_120 ;
Ewait_41 .event/or E_000001ff2f7956c0, E_0x0;
    %wait Ewait_41;
    %fork t_58, S_000001ff2fa226d0;
    %jmp t_57;
    .scope S_000001ff2fa226d0;
t_58 ;
    %alloc S_000001ff2fa23030;
    %load/vec4 v000001ff2fa5afc0_0;
    %store/vec4 v000001ff2fa5a5c0_0, 0, 18;
    %callf/vec4 TD_ternary_cpu_system.u_memory.trit9_to_int, S_000001ff2fa23030;
    %free S_000001ff2fa23030;
    %store/vec4 v000001ff2fa59440_0, 0, 32;
    %load/vec4 v000001ff2fa59440_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_120.2, 5;
    %load/vec4 v000001ff2fa59440_0;
    %cmpi/s 729, 0, 32;
    %flag_get/vec4 5;
    %and;
T_120.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %ix/getv/s 4, v000001ff2fa59440_0;
    %load/vec4a v000001ff2fa5ba60, 4;
    %store/vec4 v000001ff2fa5b920_0, 0, 54;
    %jmp T_120.1;
T_120.0 ;
    %pushi/vec4 0, 0, 54;
    %store/vec4 v000001ff2fa5b920_0, 0, 54;
T_120.1 ;
    %end;
    .scope S_000001ff2fa1e080;
t_57 %join;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_000001ff2fa1e080;
T_121 ;
    %wait E_000001ff2f795c40;
    %load/vec4 v000001ff2fa5a840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %fork t_60, S_000001ff2fa22ea0;
    %jmp t_59;
    .scope S_000001ff2fa22ea0;
t_60 ;
    %alloc S_000001ff2fa23030;
    %load/vec4 v000001ff2fa5afc0_0;
    %store/vec4 v000001ff2fa5a5c0_0, 0, 18;
    %callf/vec4 TD_ternary_cpu_system.u_memory.trit9_to_int, S_000001ff2fa23030;
    %free S_000001ff2fa23030;
    %store/vec4 v000001ff2fa59580_0, 0, 32;
    %load/vec4 v000001ff2fa59580_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_121.4, 5;
    %load/vec4 v000001ff2fa59580_0;
    %cmpi/s 729, 0, 32;
    %flag_get/vec4 5;
    %and;
T_121.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.2, 8;
    %load/vec4 v000001ff2fa59d00_0;
    %ix/getv/s 3, v000001ff2fa59580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff2fa5ba60, 0, 4;
T_121.2 ;
    %end;
    .scope S_000001ff2fa1e080;
t_59 %join;
T_121.0 ;
    %jmp T_121;
    .thread T_121;
    .scope S_000001ff2fa1e080;
T_122 ;
    %fork t_62, S_000001ff2fa22220;
    %jmp t_61;
    .scope S_000001ff2fa22220;
t_62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2fa59260_0, 0, 32;
T_122.0 ;
    %load/vec4 v000001ff2fa59260_0;
    %cmpi/s 243, 0, 32;
    %jmp/0xz T_122.1, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v000001ff2fa59260_0;
    %store/vec4a v000001ff2fa59f80, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2fa59260_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2fa59260_0, 0, 32;
    %jmp T_122.0;
T_122.1 ;
    %end;
    .scope S_000001ff2fa1e080;
t_61 %join;
    %fork t_64, S_000001ff2fa223b0;
    %jmp t_63;
    .scope S_000001ff2fa223b0;
t_64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2fa57500_0, 0, 32;
T_122.2 ;
    %load/vec4 v000001ff2fa57500_0;
    %cmpi/s 729, 0, 32;
    %jmp/0xz T_122.3, 5;
    %pushi/vec4 0, 0, 54;
    %ix/getv/s 4, v000001ff2fa57500_0;
    %store/vec4a v000001ff2fa5ba60, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff2fa57500_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ff2fa57500_0, 0, 32;
    %jmp T_122.2;
T_122.3 ;
    %end;
    .scope S_000001ff2fa1e080;
t_63 %join;
    %end;
    .thread T_122;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "-";
    "rtl/ternary_pkg.sv";
    "tb/tb_ternary_cpu.sv";
    "rtl/ternary_cpu.sv";
    "rtl/ternary_adder_8trit_cla.sv";
    "rtl/ternary_adder.sv";
    "rtl/btfa.sv";
    "rtl/ternary_alu.sv";
    "rtl/btisa_decoder.sv";
    "rtl/ternary_forward_unit.sv";
    "rtl/ternary_hazard_unit.sv";
    "rtl/ternary_branch_predictor.sv";
    "rtl/ternary_regfile.sv";
    "rtl/ternary_adder_configurable.sv";
    "rtl/ternary_cpu_system.sv";
    "rtl/ternary_memory.sv";
