#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Nov  2 17:47:57 2021
# Process ID: 1388
# Current directory: C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2948 C:\Users\Legion\Desktop\Laborstor2SMP1\project_2Nou\project_2Nou.xpr
# Log file: C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/vivado.log
# Journal file: C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/diana/project_2Nou' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Legion/Desktop/Laborstor2SMP1/Downloads/ImprimantaToMC68000/MC68000P.V', nor could it be found using path 'C:/Users/diana/Downloads/ImprimantaToMC68000/MC68000P.V'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Legion/Desktop/Laborstor2SMP1/Downloads/ImprimantaToMC68000/MC68230.V', nor could it be found using path 'C:/Users/diana/Downloads/ImprimantaToMC68000/MC68230.V'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Legion/Desktop/Laborstor2SMP1/Downloads/ImprimantaToMC68000/REG.V', nor could it be found using path 'C:/Users/diana/Downloads/ImprimantaToMC68000/REG.V'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Legion/Desktop/Laborstor2SMP1/Downloads/ImprimantaToMC68000/DECADD.V', nor could it be found using path 'C:/Users/diana/Downloads/ImprimantaToMC68000/DECADD.V'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Legion/Desktop/Laborstor2SMP1/Downloads/ImprimantaToMC68000/ADRESS DECODE.V', nor could it be found using path 'C:/Users/diana/Downloads/ImprimantaToMC68000/ADRESS DECODE.V'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Legion/Desktop/Laborstor2SMP1/Downloads/ImprimantaToMC68000/ADRESS.V', nor could it be found using path 'C:/Users/diana/Downloads/ImprimantaToMC68000/ADRESS.V'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Legion/Desktop/Laborstor2SMP1/Downloads/ImprimantaToMC68000/DECODE.V', nor could it be found using path 'C:/Users/diana/Downloads/ImprimantaToMC68000/DECODE.V'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Legion/Desktop/Laborstor2SMP1/Downloads/ImprimantaToMC68000/MC68000PI.V', nor could it be found using path 'C:/Users/diana/Downloads/ImprimantaToMC68000/MC68000PI.V'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Legion/Desktop/Laborstor2SMP1/Downloads/ImprimantaToMC68000/PRINTER.V', nor could it be found using path 'C:/Users/diana/Downloads/ImprimantaToMC68000/PRINTER.V'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Project 1-230] Project 'project_2Nou.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1134.969 ; gain = 0.000
upgrade_project -migrate_output_products
WARNING: [IP_Flow 19-3571] IP 'design_1_MC68000p_0_0' is restricted:
* Module reference is stale and needs refreshing.
INFO: [BD 41-2712] Migrated 'design_1_MC68000p_0_0.xci'
  Source files are located in 'c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/ip/design_1_MC68000p_0_0'
  Output files are located in 'c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/ip/design_1_MC68000p_0_0'.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [IP_Flow 19-3571] IP 'design_1_MC68230_0_0' is restricted:
* Module reference is stale and needs refreshing.
INFO: [BD 41-2712] Migrated 'design_1_MC68230_0_0.xci'
  Source files are located in 'c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/ip/design_1_MC68230_0_0'
  Output files are located in 'c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/ip/design_1_MC68230_0_0'.
WARNING: [IP_Flow 19-3571] IP 'design_1_REG_0_0' is restricted:
* Module reference is stale and needs refreshing.
INFO: [BD 41-2712] Migrated 'design_1_REG_0_0.xci'
  Source files are located in 'c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/ip/design_1_REG_0_0'
  Output files are located in 'c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/ip/design_1_REG_0_0'.
WARNING: [IP_Flow 19-3571] IP 'design_1_Decadd_0_0' is restricted:
* Module reference is stale and needs refreshing.
INFO: [BD 41-2712] Migrated 'design_1_Decadd_0_0.xci'
  Source files are located in 'c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/ip/design_1_Decadd_0_0'
  Output files are located in 'c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/ip/design_1_Decadd_0_0'.
INFO: [Common 17-344] 'upgrade_project' was cancelled
update_compile_order -fileset sources_1
open_bd_design {c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:MC68000p:1.0 - MC68000p_0
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/MC68000p_0'.
Given inputs for module-source, Top-module name : MC68000p, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:MC68230:1.0 - MC68230_0
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/MC68230_0'.
Given inputs for module-source, Top-module name : MC68230, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:REG:1.0 - REG_0
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/REG_0'.
Given inputs for module-source, Top-module name : REG, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:Decadd:1.0 - Decadd_0
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/Decadd_0'.
Given inputs for module-source, Top-module name : Decadd, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Successfully read diagram <design_1> from block design file <c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.969 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'design_1_wrapper'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68000p_0_0/sim/design_1_MC68000p_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68000p_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68230_0_0/sim/design_1_MC68230_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68230_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_REG_0_0/sim/design_1_REG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_REG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_Decadd_0_0/sim/design_1_Decadd_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Decadd_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xelab -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/diana/Downloads/ImprimantaToMC68000/DECADD.V" Line 1. Module Decadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/diana/Downloads/ImprimantaToMC68000/MC68000P.V" Line 1. Module MC68000p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/diana/Downloads/ImprimantaToMC68000/MC68230.V" Line 1. Module MC68230 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/diana/Downloads/ImprimantaToMC68000/REG.V" Line 1. Module REG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/diana/Downloads/ImprimantaToMC68000/DECADD.V" Line 1. Module Decadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/diana/Downloads/ImprimantaToMC68000/MC68000P.V" Line 1. Module MC68000p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/diana/Downloads/ImprimantaToMC68000/MC68230.V" Line 1. Module MC68230 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/diana/Downloads/ImprimantaToMC68000/REG.V" Line 1. Module REG doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decadd
Compiling module xil_defaultlib.design_1_Decadd_0_0
Compiling module xil_defaultlib.MC68000p
Compiling module xil_defaultlib.design_1_MC68000p_0_0
Compiling module xil_defaultlib.MC68230
Compiling module xil_defaultlib.design_1_MC68230_0_0
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.design_1_REG_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.969 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1134.969 ; gain = 0.000
open_bd_design {c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xelab -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'clk_0' is not permitted [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:28]
WARNING: [VRFC 10-5021] port 'CLK_0' is not connected on this instance [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:28]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'clk_0' [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
make_wrapper -files [get_files C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd] -top
export_ip_user_files -of_objects  [get_files c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <c:\Users\Legion\Desktop\Laborstor2SMP1\project_2Nou\project_2Nou.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MC68230_0/D'(8) to pin '/MC68000p_0/D'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MC68230_0/D'(8) to pin '/MC68000p_0/D'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1169.719 ; gain = 34.750
add_files -norecurse c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse {C:/Users/Legion/Desktop/Laborstor2SMP1/DECADD.V C:/Users/Legion/Desktop/Laborstor2SMP1/REG.V C:/Users/Legion/Desktop/Laborstor2SMP1/MC68230.V C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets MC68000p_0_FC2] [get_bd_nets MC68000p_0_FC0] [get_bd_nets MC68000p_0_RESET] [get_bd_nets MC68230_0_DTACKi] [get_bd_nets IPL2_0_1] [get_bd_nets MC68000p_0_RW] [get_bd_nets IPL1_0_1] [get_bd_nets MC68000p_0_A] [get_bd_nets MC68000p_0_AS] [get_bd_nets IPL0_0_1] [get_bd_nets MC68000p_0_D] [get_bd_nets MC68000p_0_FC1] [get_bd_nets MC68000p_0_UDS] [get_bd_nets IRESET_0_1] [get_bd_cells MC68000p_0]
create_bd_cell -type module -reference MC68000 MC68000_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
startgroup
connect_bd_net [get_bd_pins MC68000_0/LDS] [get_bd_pins REG_0/A]
endgroup
delete_bd_objs [get_bd_nets MC68000_0_LDS]
connect_bd_net [get_bd_pins MC68000_0/A] [get_bd_pins REG_0/A]
startgroup
make_bd_pins_external  [get_bd_cells MC68000_0]
make_bd_intf_pins_external  [get_bd_cells MC68000_0]
INFO: [BD 5-409] No interface pins to be made external for /MC68000_0
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_cells MC68000_0]'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_cells MC68000_0]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
connect_bd_net [get_bd_pins MC68000_0/LDS] [get_bd_pins Decadd_0/LDSi]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins MC68000_0/FC2]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins MC68000_0/FC1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins MC68000_0/FC0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins MC68000_0/AS]
endgroup
connect_bd_net [get_bd_pins MC68000_0/UDS] [get_bd_pins Decadd_0/UDSi]
connect_bd_net [get_bd_pins MC68000_0/RW] [get_bd_pins MC68230_0/RW]
connect_bd_net [get_bd_pins MC68000_0/RESET] [get_bd_pins MC68230_0/RESET]
startgroup
make_bd_pins_external  [get_bd_pins MC68000_0/PC]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins MC68000_0/CLK]
endgroup
delete_bd_objs [get_bd_nets CLK_1_1]
connect_bd_net [get_bd_ports CLK_0] [get_bd_pins MC68000_0/CLK]
startgroup
make_bd_pins_external  [get_bd_pins MC68230_0/DTACKi]
endgroup
connect_bd_net [get_bd_pins MC68000_0/DTACK] [get_bd_pins MC68230_0/DTACKi]
startgroup
make_bd_pins_external  [get_bd_pins MC68000_0/IPL2]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins MC68000_0/IPL1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins MC68000_0/IPL0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins MC68000_0/IRESET]
endgroup
delete_bd_objs [get_bd_nets MC68000_0_A]
startgroup
make_bd_pins_external  [get_bd_cells REG_0]
make_bd_intf_pins_external  [get_bd_cells REG_0]
INFO: [BD 5-409] No interface pins to be made external for /REG_0
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_cells REG_0]'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_cells REG_0]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
make_bd_pins_external  [get_bd_pins REG_0/A]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_pins REG_0/A]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
make_bd_pins_external  [get_bd_pins REG_0/A]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_pins REG_0/A]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
connect_bd_net [get_bd_pins MC68000_0/LDS] [get_bd_pins REG_0/A]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins MC68000_0/LDS] [get_bd_pins REG_0/A]'
INFO: [Common 17-17] undo 'startgroup'
connect_bd_net [get_bd_pins REG_0/A] [get_bd_pins MC68000_0/A]
file mkdir C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/new
close [ open C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/new/util.v w ]
add_files C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/new/util.v
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins MC68000_0/D] [get_bd_pins MC68230_0/D]
save_bd_design
Wrote  : <c:\Users\Legion\Desktop\Laborstor2SMP1\project_2Nou\project_2Nou.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <c:\Users\Legion\Desktop\Laborstor2SMP1\project_2Nou\project_2Nou.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MC68230_0/D'(8) to pin '/MC68000_0/D'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MC68230_0/D'(8) to pin '/MC68000_0/D'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1029] Generation completed for the IP Integrator block MC68000_0 .
Exporting to file c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files -ipstatic_source_dir C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.cache/compile_simlib/modelsim} {questa=C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.cache/compile_simlib/questa} {riviera=C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.cache/compile_simlib/riviera} {activehdl=C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
INFO: [Vivado 12-12490] The selected simulation model for 'design_1_Decadd_0_0' IP changed to '' from 'rtl', the simulation run directory will be deleted.
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68230.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68230
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/REG.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/DECADD.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68000
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68230_0_0/sim/design_1_MC68230_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68230_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_REG_0_0/sim/design_1_REG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_REG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_Decadd_0_0/sim/design_1_Decadd_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Decadd_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68000_0_0/sim/design_1_MC68000_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68000_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-2989] 'clk_0' is not declared [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:83]
ERROR: [VRFC 10-2989] 'clk_0' is not declared [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:95]
ERROR: [VRFC 10-2865] module 'test' ignored due to previous errors [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68230.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68230
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/REG.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/DECADD.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68000
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68230_0_0/sim/design_1_MC68230_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68230_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_REG_0_0/sim/design_1_REG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_REG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_Decadd_0_0/sim/design_1_Decadd_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Decadd_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68000_0_0/sim/design_1_MC68000_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68000_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-2989] 'clk_0' is not declared [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:83]
ERROR: [VRFC 10-2989] 'clk_0' is not declared [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:95]
ERROR: [VRFC 10-2865] module 'test' ignored due to previous errors [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68230.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68230
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/REG.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/DECADD.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68000
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68230_0_0/sim/design_1_MC68230_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68230_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_REG_0_0/sim/design_1_REG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_REG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_Decadd_0_0/sim/design_1_Decadd_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Decadd_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68000_0_0/sim/design_1_MC68000_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68000_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xelab -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'CLK_0' [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'C_0' [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:58]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'CLK_0' is not permitted [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:55]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'H1_0' is not permitted [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:60]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'IPL0_0' is not permitted [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:62]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'IPL1_0' is not permitted [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:63]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'IPL2_0' is not permitted [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:64]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'IRESET_0' is not permitted [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:65]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'PA7_0' is not permitted [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:67]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'PC1_0' is not permitted [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:76]
WARNING: [VRFC 10-5021] port 'PC0_0' is not connected on this instance [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:54]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'CLK_0' [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:95]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
delete_bd_objs [get_bd_ports CLK_1]
delete_bd_objs [get_bd_ports IPL1_0]
delete_bd_objs [get_bd_ports IPL0_0]
delete_bd_objs [get_bd_ports IPL2_0]
delete_bd_objs [get_bd_ports IRESET_0]
delete_bd_objs [get_bd_ports FC0_0]
delete_bd_objs [get_bd_ports FC1_0]
delete_bd_objs [get_bd_ports FC2_0]
delete_bd_objs [get_bd_ports UDS_0]
delete_bd_objs [get_bd_ports AS_0]
save_bd_design
Wrote  : <c:\Users\Legion\Desktop\Laborstor2SMP1\project_2Nou\project_2Nou.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
export_ip_user_files -of_objects  [get_files c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd] -top
Wrote  : <c:\Users\Legion\Desktop\Laborstor2SMP1\project_2Nou\project_2Nou.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MC68230_0/D'(8) to pin '/MC68000_0/D'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MC68230_0/D'(8) to pin '/MC68000_0/D'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets IRESET_1_1] [get_bd_nets MC68000_0_FC1] [get_bd_nets IPL0_1_1] [get_bd_nets MC68000_0_A] [get_bd_nets IPL2_1_1] [get_bd_nets MC68000_0_FC0] [get_bd_nets MC68000_0_D] [get_bd_nets MC68000_0_FC2] [get_bd_nets MC68000_0_AS] [get_bd_nets MC68000_0_UDS] [get_bd_nets MC68000_0_RW] [get_bd_nets MC68000_0_RESET] [get_bd_nets IPL1_1_1] [get_bd_nets MC68000_0_PC] [get_bd_cells MC68000_0]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference MC68000 MC68000_0
add_files -norecurse C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000P.V
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_cells MC68000_0]
export_ip_user_files -of_objects  [get_files C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000P.V] -no_script -reset -force -quiet
remove_files  C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000P.V
export_ip_user_files -of_objects  [get_files C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V] -no_script -reset -force -quiet
remove_files  C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V
add_files -norecurse C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V
update_compile_order -fileset sources_1
create_bd_cell -type module -reference MC68000 MC68000_0
connect_bd_net [get_bd_pins MC68000_0/D] [get_bd_pins MC68230_0/D]
connect_bd_net [get_bd_pins MC68000_0/LDS] [get_bd_pins Decadd_0/LDSi]
connect_bd_net [get_bd_pins REG_0/A] [get_bd_pins MC68000_0/A]
connect_bd_net [get_bd_ports FC2_1] [get_bd_pins MC68000_0/FC2]
connect_bd_net [get_bd_ports FC1_1] [get_bd_pins MC68000_0/FC1]
connect_bd_net [get_bd_ports FC0_1] [get_bd_pins MC68000_0/FC0]
connect_bd_net [get_bd_ports AS_1] [get_bd_pins MC68000_0/AS]
connect_bd_net [get_bd_pins MC68000_0/UDS] [get_bd_pins Decadd_0/UDSi]
connect_bd_net [get_bd_pins MC68000_0/RW] [get_bd_pins MC68230_0/RW]
connect_bd_net [get_bd_pins MC68000_0/RESET] [get_bd_pins MC68230_0/RESET]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins MC68000_0/RESET] [get_bd_pins MC68230_0/RESET]'
connect_bd_net [get_bd_pins MC68000_0/RESET] [get_bd_pins MC68230_0/RESET]
connect_bd_net [get_bd_ports PC_0] [get_bd_pins MC68000_0/PC]
connect_bd_net [get_bd_ports CLK_0] [get_bd_pins MC68000_0/CLK]
connect_bd_net [get_bd_pins MC68000_0/DTACK] [get_bd_pins MC68230_0/DTACKi]
connect_bd_net [get_bd_ports IPL2_1] [get_bd_pins MC68000_0/IPL2]
connect_bd_net [get_bd_ports IPL1_1] [get_bd_pins MC68000_0/IPL1]
connect_bd_net [get_bd_ports IPL0_1] [get_bd_pins MC68000_0/IPL0]
connect_bd_net [get_bd_ports IRESET_1] [get_bd_pins MC68000_0/IRESET]
save_bd_design
Wrote  : <c:\Users\Legion\Desktop\Laborstor2SMP1\project_2Nou\project_2Nou.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd] -top
Wrote  : <c:\Users\Legion\Desktop\Laborstor2SMP1\project_2Nou\project_2Nou.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MC68230_0/D'(8) to pin '/MC68000_0/D'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MC68230_0/D'(8) to pin '/MC68000_0/D'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <c:\Users\Legion\Desktop\Laborstor2SMP1\project_2Nou\project_2Nou.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MC68230_0/D'(8) to pin '/MC68000_0/D'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MC68230_0/D'(8) to pin '/MC68000_0/D'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block MC68000_0 .
Exporting to file c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files -ipstatic_source_dir C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.cache/compile_simlib/modelsim} {questa=C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.cache/compile_simlib/questa} {riviera=C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.cache/compile_simlib/riviera} {activehdl=C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
INFO: [Vivado 12-12490] The selected simulation model for 'design_1_MC68000_0_2' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68230.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68230
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/REG.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/DECADD.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68000
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68230_0_0/sim/design_1_MC68230_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68230_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_REG_0_0/sim/design_1_REG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_REG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_Decadd_0_0/sim/design_1_Decadd_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Decadd_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68000_0_2/sim/design_1_MC68000_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68000_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xelab -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'PC_0' [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:79]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'H1_0' is not permitted [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:60]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'IPL0_0' is not permitted [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:62]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'PA7_0' is not permitted [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:67]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'PC0_0' is not permitted [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:75]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
make_wrapper -files [get_files C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <c:\Users\Legion\Desktop\Laborstor2SMP1\project_2Nou\project_2Nou.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MC68230_0/D'(8) to pin '/MC68000_0/D'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MC68230_0/D'(8) to pin '/MC68000_0/D'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target Simulation [get_files C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <c:\Users\Legion\Desktop\Laborstor2SMP1\project_2Nou\project_2Nou.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MC68230_0/D'(8) to pin '/MC68000_0/D'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MC68230_0/D'(8) to pin '/MC68000_0/D'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files -ipstatic_source_dir C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.cache/compile_simlib/modelsim} {questa=C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.cache/compile_simlib/questa} {riviera=C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.cache/compile_simlib/riviera} {activehdl=C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68230.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68230
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/REG.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/DECADD.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68000
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68230_0_0/sim/design_1_MC68230_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68230_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_REG_0_0/sim/design_1_REG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_REG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_Decadd_0_0/sim/design_1_Decadd_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Decadd_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68000_0_2/sim/design_1_MC68000_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68000_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xelab -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'PC_0' [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:79]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'H1_0' is not permitted [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:60]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'IPL0_0' is not permitted [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:62]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'PA7_0' is not permitted [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:67]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'PC0_0' is not permitted [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:75]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68230.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68230
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/REG.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/DECADD.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68000
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68230_0_0/sim/design_1_MC68230_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68230_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_REG_0_0/sim/design_1_REG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_REG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_Decadd_0_0/sim/design_1_Decadd_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Decadd_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68000_0_2/sim/design_1_MC68000_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68000_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol AS_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:54]
INFO: [VRFC 10-2458] undeclared symbol DTACKi_0, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:57]
INFO: [VRFC 10-2458] undeclared symbol FC0_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:58]
INFO: [VRFC 10-2458] undeclared symbol FC1_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:59]
INFO: [VRFC 10-2458] undeclared symbol FC2_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:60]
INFO: [VRFC 10-2458] undeclared symbol IPL0_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:63]
INFO: [VRFC 10-2458] undeclared symbol IPL1_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:64]
INFO: [VRFC 10-2458] undeclared symbol IPL2_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:65]
INFO: [VRFC 10-2458] undeclared symbol IRESET_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:66]
INFO: [VRFC 10-2458] undeclared symbol PC_0, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:79]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xelab -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'PC_0' [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:79]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/DECADD.V" Line 1. Module Decadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V" Line 1. Module MC68000 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68230.V" Line 1. Module MC68230 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/REG.V" Line 1. Module REG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/DECADD.V" Line 1. Module Decadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V" Line 1. Module MC68000 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68230.V" Line 1. Module MC68230 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/REG.V" Line 1. Module REG doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decadd
Compiling module xil_defaultlib.design_1_Decadd_0_0
Compiling module xil_defaultlib.MC68000
Compiling module xil_defaultlib.design_1_MC68000_0_2
Compiling module xil_defaultlib.MC68230
Compiling module xil_defaultlib.design_1_MC68230_0_0
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.design_1_REG_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/xsim.dir/test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov  2 19:34:32 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  2 19:34:32 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1228.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1251.379 ; gain = 23.227
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1254.648 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68230.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68230
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/REG.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/DECADD.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68000
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68230_0_0/sim/design_1_MC68230_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68230_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_REG_0_0/sim/design_1_REG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_REG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_Decadd_0_0/sim/design_1_Decadd_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Decadd_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68000_0_2/sim/design_1_MC68000_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68000_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol AS_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:54]
INFO: [VRFC 10-2458] undeclared symbol DTACKi_0, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:57]
INFO: [VRFC 10-2458] undeclared symbol FC0_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:58]
INFO: [VRFC 10-2458] undeclared symbol FC1_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:59]
INFO: [VRFC 10-2458] undeclared symbol FC2_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:60]
INFO: [VRFC 10-2458] undeclared symbol IPL0_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:63]
INFO: [VRFC 10-2458] undeclared symbol IPL1_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:64]
INFO: [VRFC 10-2458] undeclared symbol IPL2_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:65]
INFO: [VRFC 10-2458] undeclared symbol IRESET_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:66]
INFO: [VRFC 10-2458] undeclared symbol PC_0, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:79]
ERROR: [VRFC 10-2989] 'IRESET' is not declared [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:94]
ERROR: [VRFC 10-2865] module 'test' ignored due to previous errors [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68230.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68230
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/REG.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/DECADD.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68000
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68230_0_0/sim/design_1_MC68230_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68230_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_REG_0_0/sim/design_1_REG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_REG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_Decadd_0_0/sim/design_1_Decadd_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Decadd_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68000_0_2/sim/design_1_MC68000_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68000_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol AS_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:54]
INFO: [VRFC 10-2458] undeclared symbol DTACKi_0, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:57]
INFO: [VRFC 10-2458] undeclared symbol FC0_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:58]
INFO: [VRFC 10-2458] undeclared symbol FC1_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:59]
INFO: [VRFC 10-2458] undeclared symbol FC2_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:60]
INFO: [VRFC 10-2458] undeclared symbol IPL0_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:63]
INFO: [VRFC 10-2458] undeclared symbol IPL1_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:64]
INFO: [VRFC 10-2458] undeclared symbol IPL2_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:65]
INFO: [VRFC 10-2458] undeclared symbol IRESET_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:66]
INFO: [VRFC 10-2458] undeclared symbol PC_0, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:79]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1254.648 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xelab -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'PC_0' [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:79]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/DECADD.V" Line 1. Module Decadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V" Line 1. Module MC68000 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68230.V" Line 1. Module MC68230 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/REG.V" Line 1. Module REG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/DECADD.V" Line 1. Module Decadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V" Line 1. Module MC68000 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68230.V" Line 1. Module MC68230 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/REG.V" Line 1. Module REG doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decadd
Compiling module xil_defaultlib.design_1_Decadd_0_0
Compiling module xil_defaultlib.MC68000
Compiling module xil_defaultlib.design_1_MC68000_0_2
Compiling module xil_defaultlib.MC68230
Compiling module xil_defaultlib.design_1_MC68230_0_0
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.design_1_REG_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1254.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xelab -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'PC_0' [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:79]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1265.184 ; gain = 1.535
open_bd_design {c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xelab -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'PC_0' [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:79]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1265.379 ; gain = 0.000
open_bd_design {c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68230.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68230
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/REG.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/DECADD.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68000
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68230_0_0/sim/design_1_MC68230_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68230_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_REG_0_0/sim/design_1_REG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_REG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_Decadd_0_0/sim/design_1_Decadd_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Decadd_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68000_0_2/sim/design_1_MC68000_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68000_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol AS_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:54]
INFO: [VRFC 10-2458] undeclared symbol DTACKi_0, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:57]
INFO: [VRFC 10-2458] undeclared symbol FC0_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:58]
INFO: [VRFC 10-2458] undeclared symbol FC1_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:59]
INFO: [VRFC 10-2458] undeclared symbol FC2_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:60]
INFO: [VRFC 10-2458] undeclared symbol IRESET_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:66]
INFO: [VRFC 10-2458] undeclared symbol PC_0, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:79]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xelab -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'PC_0' [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:79]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/DECADD.V" Line 1. Module Decadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V" Line 1. Module MC68000 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68230.V" Line 1. Module MC68230 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/REG.V" Line 1. Module REG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/DECADD.V" Line 1. Module Decadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V" Line 1. Module MC68000 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68230.V" Line 1. Module MC68230 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/REG.V" Line 1. Module REG doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decadd
Compiling module xil_defaultlib.design_1_Decadd_0_0
Compiling module xil_defaultlib.MC68000
Compiling module xil_defaultlib.design_1_MC68000_0_2
Compiling module xil_defaultlib.MC68230
Compiling module xil_defaultlib.design_1_MC68230_0_0
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.design_1_REG_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1268.156 ; gain = 1.734
open_bd_design {c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <c:\Users\Legion\Desktop\Laborstor2SMP1\project_2Nou\project_2Nou.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MC68230_0/D'(8) to pin '/MC68000_0/D'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MC68230_0/D'(8) to pin '/MC68000_0/D'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <c:\Users\Legion\Desktop\Laborstor2SMP1\project_2Nou\project_2Nou.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MC68230_0/D'(8) to pin '/MC68000_0/D'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MC68230_0/D'(8) to pin '/MC68000_0/D'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68230.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68230
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/REG.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/DECADD.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68000
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68230_0_0/sim/design_1_MC68230_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68230_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_REG_0_0/sim/design_1_REG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_REG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_Decadd_0_0/sim/design_1_Decadd_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Decadd_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68000_0_2/sim/design_1_MC68000_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68000_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol AS_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:54]
INFO: [VRFC 10-2458] undeclared symbol DTACKi_0, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:57]
INFO: [VRFC 10-2458] undeclared symbol FC0_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:58]
INFO: [VRFC 10-2458] undeclared symbol FC1_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:59]
INFO: [VRFC 10-2458] undeclared symbol FC2_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:60]
INFO: [VRFC 10-2458] undeclared symbol IRESET_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:66]
INFO: [VRFC 10-2458] undeclared symbol PC_0, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:79]
ERROR: [VRFC 10-1280] procedural assignment to a non-register IRESET_1 is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:89]
ERROR: [VRFC 10-1280] procedural assignment to a non-register IRESET_1 is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:94]
ERROR: [VRFC 10-2865] module 'test' ignored due to previous errors [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1268.156 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68230.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68230
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/REG.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/DECADD.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC68000
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68230_0_0/sim/design_1_MC68230_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68230_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_REG_0_0/sim/design_1_REG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_REG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_Decadd_0_0/sim/design_1_Decadd_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Decadd_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.ip_user_files/bd/design_1/ip/design_1_MC68000_0_2/sim/design_1_MC68000_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MC68000_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol AS_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:54]
INFO: [VRFC 10-2458] undeclared symbol DTACKi_0, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:57]
INFO: [VRFC 10-2458] undeclared symbol FC0_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:58]
INFO: [VRFC 10-2458] undeclared symbol FC1_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:59]
INFO: [VRFC 10-2458] undeclared symbol FC2_1, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:60]
INFO: [VRFC 10-2458] undeclared symbol PC_0, assumed default net type wire [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:79]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.sim/sim_1/behav/xsim'
"xelab -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fefcda871b9b4fc8a427c3d4653a4ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'PC_0' [C:/Users/Legion/Desktop/Laborstor2SMP1/project_2Nou/project_2Nou.srcs/sim_1/new/test.v:79]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/DECADD.V" Line 1. Module Decadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V" Line 1. Module MC68000 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68230.V" Line 1. Module MC68230 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/REG.V" Line 1. Module REG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/DECADD.V" Line 1. Module Decadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68000PI.V" Line 1. Module MC68000 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/MC68230.V" Line 1. Module MC68230 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Legion/Desktop/Laborstor2SMP1/REG.V" Line 1. Module REG doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decadd
Compiling module xil_defaultlib.design_1_Decadd_0_0
Compiling module xil_defaultlib.MC68000
Compiling module xil_defaultlib.design_1_MC68000_0_2
Compiling module xil_defaultlib.MC68230
Compiling module xil_defaultlib.design_1_MC68230_0_0
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.design_1_REG_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1268.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  2 19:53:31 2021...
