// Seed: 1009095676
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    output uwire id_7,
    input supply1 id_8,
    output wand id_9,
    input tri0 id_10,
    input wire id_11,
    output supply0 id_12,
    output uwire id_13
);
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input wor id_2,
    input wand id_3,
    output wand id_4
    , id_9,
    input supply0 id_5,
    input tri1 id_6,
    output wor id_7
);
  always @(negedge "") begin
    id_7 = 1;
  end
  uwire id_10 = id_2, id_11;
  module_0(
      id_11, id_6, id_1, id_6, id_6, id_1, id_10, id_7, id_2, id_10, id_10, id_10, id_4, id_11
  );
endmodule
