// Seed: 393685889
`celldefine `default_nettype wire
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input logic id_3
);
  logic id_4;
  assign id_1 = id_2;
endmodule
