
---------- Begin Simulation Statistics ----------
final_tick                                81116635500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 259014                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669248                       # Number of bytes of host memory used
host_op_rate                                   259523                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   386.08                       # Real time elapsed on the host
host_tick_rate                              210103652                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081117                       # Number of seconds simulated
sim_ticks                                 81116635500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.622333                       # CPI: cycles per instruction
system.cpu.discardedOps                        191008                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        29800643                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.616396                       # IPC: instructions per cycle
system.cpu.numCycles                        162233271                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132432628                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        78605                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        190313                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          690                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       573603                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          416                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1148627                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            432                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486330                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3736001                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81008                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104244                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102151                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.900534                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65261                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             694                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              406                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51444923                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51444923                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51445503                       # number of overall hits
system.cpu.dcache.overall_hits::total        51445503                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       608051                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         608051                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       615890                       # number of overall misses
system.cpu.dcache.overall_misses::total        615890                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  18462406000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18462406000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  18462406000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18462406000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52052974                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52052974                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52061393                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52061393                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011681                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011681                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011830                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011830                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30363.252425                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30363.252425                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29976.791310                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29976.791310                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       539201                       # number of writebacks
system.cpu.dcache.writebacks::total            539201                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        37427                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        37427                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        37427                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        37427                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       570624                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       570624                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       574588                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       574588                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15342125500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15342125500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15762134000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15762134000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010962                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010962                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011037                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011037                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26886.575924                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26886.575924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27432.062626                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27432.062626                       # average overall mshr miss latency
system.cpu.dcache.replacements                 573564                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40796751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40796751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       307149                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        307149                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6230865000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6230865000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41103900                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41103900                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20286.131487                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20286.131487                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4011                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4011                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       303138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       303138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5693701000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5693701000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18782.537986                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18782.537986                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10648172                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10648172                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       300902                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       300902                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12231541000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12231541000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027482                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027482                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40649.583585                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40649.583585                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        33416                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33416                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       267486                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       267486                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9648424500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9648424500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36070.764451                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36070.764451                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          580                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           580                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7839                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7839                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.931108                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.931108                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3964                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3964                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    420008500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    420008500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.470840                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.470840                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105955.726539                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105955.726539                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  81116635500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.719852                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52020167                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            574588                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             90.534726                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.719852                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982148                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982148                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          452                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52636057                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52636057                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81116635500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81116635500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81116635500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42688179                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477270                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026047                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8530178                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8530178                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8530178                       # number of overall hits
system.cpu.icache.overall_hits::total         8530178                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          437                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            437                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          437                       # number of overall misses
system.cpu.icache.overall_misses::total           437                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36497000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36497000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36497000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36497000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8530615                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8530615                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8530615                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8530615                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83517.162471                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83517.162471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83517.162471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83517.162471                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           38                       # number of writebacks
system.cpu.icache.writebacks::total                38                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          437                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          437                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          437                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          437                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36060000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36060000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36060000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36060000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82517.162471                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82517.162471                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82517.162471                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82517.162471                       # average overall mshr miss latency
system.cpu.icache.replacements                     38                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8530178                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8530178                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          437                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           437                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36497000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36497000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8530615                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8530615                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83517.162471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83517.162471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36060000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36060000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82517.162471                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82517.162471                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  81116635500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           336.271694                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8530615                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               437                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19520.858124                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   336.271694                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.328390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.328390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          347                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.389648                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17061667                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17061667                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81116635500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81116635500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81116635500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  81116635500                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread17522.numOps               100196356                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   26                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               463275                       # number of demand (read+write) hits
system.l2.demand_hits::total                   463301                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  26                       # number of overall hits
system.l2.overall_hits::.cpu.data              463275                       # number of overall hits
system.l2.overall_hits::total                  463301                       # number of overall hits
system.l2.demand_misses::.cpu.inst                411                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             111313                       # number of demand (read+write) misses
system.l2.demand_misses::total                 111724                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               411                       # number of overall misses
system.l2.overall_misses::.cpu.data            111313                       # number of overall misses
system.l2.overall_misses::total                111724                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35095500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9932437000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9967532500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35095500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9932437000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9967532500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              437                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           574588                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               575025                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             437                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          574588                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              575025                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.940503                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.193727                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.194294                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.940503                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.193727                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.194294                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85390.510949                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89229.802449                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89215.678816                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85390.510949                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89229.802449                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89215.678816                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               47200                       # number of writebacks
system.l2.writebacks::total                     47200                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           411                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        111310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            111721                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          411                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       111310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           111721                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30985500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8819121000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8850106500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30985500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8819121000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8850106500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.940503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.193721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.194289                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.940503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.193721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.194289                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75390.510949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79230.266822                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79216.141101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75390.510949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79230.266822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79216.141101                       # average overall mshr miss latency
system.l2.replacements                          79019                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       539201                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           539201                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       539201                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       539201                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            188341                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                188341                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79251                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79251                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7234720500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7234720500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        267592                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            267592                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.296164                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.296164                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91288.696673                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91288.696673                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79251                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79251                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6442210500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6442210500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.296164                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.296164                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81288.696673                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81288.696673                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35095500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35095500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.940503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.940503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85390.510949                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85390.510949                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          411                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          411                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30985500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30985500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.940503                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.940503                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75390.510949                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75390.510949                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        274934                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            274934                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        32062                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32062                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2697716500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2697716500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       306996                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        306996                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.104438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.104438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84140.618177                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84140.618177                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32059                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32059                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2376910500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2376910500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.104428                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.104428                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74141.754266                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74141.754266                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  81116635500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26999.714416                       # Cycle average of tags in use
system.l2.tags.total_refs                     1147929                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    111745                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.272755                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.387367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       117.363560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26875.963489                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.820189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.823966                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32726                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2421                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30297                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998718                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1259682                       # Number of tag accesses
system.l2.tags.data_accesses                  1259682                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81116635500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     94396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    222601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002863572500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5733                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5733                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              392190                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              88841                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      111721                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47200                       # Number of write requests accepted
system.mem_ctrls.readBursts                    223442                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94400                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     19                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                223442                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94400                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   94525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   94738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   16966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         5733                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.951683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.093831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    142.679380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5720     99.77%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            9      0.16%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5733                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.461364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.436249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.941103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4527     78.96%     78.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.12%     79.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1085     18.93%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.16%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               84      1.47%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               21      0.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5733                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14300288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6041600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    176.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   81036192000                       # Total gap between requests
system.mem_ctrls.avgGap                     509914.94                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14246464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6039872                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 648547.608955008909                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 175629375.062036424875                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 74459104.014490336180                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          822                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       222620                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        94400                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     26224000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7917998500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1733048074000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31902.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35567.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18358560.11                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14247680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14300288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6041600                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6041600                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          411                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       111310                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         111721                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        47200                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         47200                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       648548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    175644366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        176292913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       648548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       648548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     74480407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        74480407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     74480407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       648548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    175644366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       250773320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               223423                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               94373                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        14136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14046                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        14024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13758                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5850                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6014                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6014                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5850                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         5836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5808                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3755041250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1117115000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7944222500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16806.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35556.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              190624                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              79239                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.32                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.96                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        47933                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   424.320280                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   264.334077                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   398.248771                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1722      3.59%      3.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        26467     55.22%     58.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2231      4.65%     63.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          666      1.39%     64.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          695      1.45%     66.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2002      4.18%     70.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          567      1.18%     71.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          478      1.00%     72.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13105     27.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        47933                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14299072                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6039872                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              176.277923                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               74.459104                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.96                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  81116635500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       174301680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        92643540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      802343220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     249448140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6402704880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15375595530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  18200918400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   41297955390                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   509.118199                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  47142855000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2708420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31265360500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       167939940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        89262195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      792897000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     243178920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6402704880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15007971750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  18510496320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   41214451005                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   508.088763                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  47954108250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2708420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  30454107250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  81116635500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32470                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        47200                       # Transaction distribution
system.membus.trans_dist::CleanEvict            31392                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79251                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79251                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32470                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       302034                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 302034                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20341888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20341888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            111721                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  111721    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              111721                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  81116635500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           596159500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1043128500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            307433                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       586401                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           66182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           267592                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          267592                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           437                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       306996                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          912                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1722740                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1723652                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        60800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    142564992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              142625792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           79019                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6041600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           654044                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001741                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042277                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 652921     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1107      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             654044                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  81116635500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1652791500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1092500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1436471497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
