
STM32F446_ADC_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003df4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08003fc4  08003fc4  00013fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004020  08004020  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08004020  08004020  00014020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004028  08004028  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004028  08004028  00014028  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800402c  0800402c  0001402c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08004030  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  20000074  080040a4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000240  080040a4  00020240  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009bf9  00000000  00000000  000200e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001cab  00000000  00000000  00029ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000850  00000000  00000000  0002b990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000650  00000000  00000000  0002c1e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021f08  00000000  00000000  0002c830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b193  00000000  00000000  0004e738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ca045  00000000  00000000  000598cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000027f4  00000000  00000000  00123910  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00126104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003fac 	.word	0x08003fac

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	08003fac 	.word	0x08003fac

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b970 	b.w	80005a8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	460f      	mov	r7, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4694      	mov	ip, r2
 80002f4:	d965      	bls.n	80003c2 <__udivmoddi4+0xe2>
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	b143      	cbz	r3, 800030e <__udivmoddi4+0x2e>
 80002fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000300:	f1c3 0220 	rsb	r2, r3, #32
 8000304:	409f      	lsls	r7, r3
 8000306:	fa20 f202 	lsr.w	r2, r0, r2
 800030a:	4317      	orrs	r7, r2
 800030c:	409c      	lsls	r4, r3
 800030e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000312:	fa1f f58c 	uxth.w	r5, ip
 8000316:	fbb7 f1fe 	udiv	r1, r7, lr
 800031a:	0c22      	lsrs	r2, r4, #16
 800031c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000320:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000324:	fb01 f005 	mul.w	r0, r1, r5
 8000328:	4290      	cmp	r0, r2
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x62>
 800032c:	eb1c 0202 	adds.w	r2, ip, r2
 8000330:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000334:	f080 811c 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000338:	4290      	cmp	r0, r2
 800033a:	f240 8119 	bls.w	8000570 <__udivmoddi4+0x290>
 800033e:	3902      	subs	r1, #2
 8000340:	4462      	add	r2, ip
 8000342:	1a12      	subs	r2, r2, r0
 8000344:	b2a4      	uxth	r4, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000352:	fb00 f505 	mul.w	r5, r0, r5
 8000356:	42a5      	cmp	r5, r4
 8000358:	d90a      	bls.n	8000370 <__udivmoddi4+0x90>
 800035a:	eb1c 0404 	adds.w	r4, ip, r4
 800035e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000362:	f080 8107 	bcs.w	8000574 <__udivmoddi4+0x294>
 8000366:	42a5      	cmp	r5, r4
 8000368:	f240 8104 	bls.w	8000574 <__udivmoddi4+0x294>
 800036c:	4464      	add	r4, ip
 800036e:	3802      	subs	r0, #2
 8000370:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000374:	1b64      	subs	r4, r4, r5
 8000376:	2100      	movs	r1, #0
 8000378:	b11e      	cbz	r6, 8000382 <__udivmoddi4+0xa2>
 800037a:	40dc      	lsrs	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	e9c6 4300 	strd	r4, r3, [r6]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0xbc>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80ed 	beq.w	800056a <__udivmoddi4+0x28a>
 8000390:	2100      	movs	r1, #0
 8000392:	e9c6 0500 	strd	r0, r5, [r6]
 8000396:	4608      	mov	r0, r1
 8000398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039c:	fab3 f183 	clz	r1, r3
 80003a0:	2900      	cmp	r1, #0
 80003a2:	d149      	bne.n	8000438 <__udivmoddi4+0x158>
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	d302      	bcc.n	80003ae <__udivmoddi4+0xce>
 80003a8:	4282      	cmp	r2, r0
 80003aa:	f200 80f8 	bhi.w	800059e <__udivmoddi4+0x2be>
 80003ae:	1a84      	subs	r4, r0, r2
 80003b0:	eb65 0203 	sbc.w	r2, r5, r3
 80003b4:	2001      	movs	r0, #1
 80003b6:	4617      	mov	r7, r2
 80003b8:	2e00      	cmp	r6, #0
 80003ba:	d0e2      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	e9c6 4700 	strd	r4, r7, [r6]
 80003c0:	e7df      	b.n	8000382 <__udivmoddi4+0xa2>
 80003c2:	b902      	cbnz	r2, 80003c6 <__udivmoddi4+0xe6>
 80003c4:	deff      	udf	#255	; 0xff
 80003c6:	fab2 f382 	clz	r3, r2
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8090 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d0:	1a8a      	subs	r2, r1, r2
 80003d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d6:	fa1f fe8c 	uxth.w	lr, ip
 80003da:	2101      	movs	r1, #1
 80003dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003e0:	fb07 2015 	mls	r0, r7, r5, r2
 80003e4:	0c22      	lsrs	r2, r4, #16
 80003e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ea:	fb0e f005 	mul.w	r0, lr, r5
 80003ee:	4290      	cmp	r0, r2
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f2:	eb1c 0202 	adds.w	r2, ip, r2
 80003f6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4290      	cmp	r0, r2
 80003fe:	f200 80cb 	bhi.w	8000598 <__udivmoddi4+0x2b8>
 8000402:	4645      	mov	r5, r8
 8000404:	1a12      	subs	r2, r2, r0
 8000406:	b2a4      	uxth	r4, r4
 8000408:	fbb2 f0f7 	udiv	r0, r2, r7
 800040c:	fb07 2210 	mls	r2, r7, r0, r2
 8000410:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000414:	fb0e fe00 	mul.w	lr, lr, r0
 8000418:	45a6      	cmp	lr, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x14e>
 800041c:	eb1c 0404 	adds.w	r4, ip, r4
 8000420:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x14c>
 8000426:	45a6      	cmp	lr, r4
 8000428:	f200 80bb 	bhi.w	80005a2 <__udivmoddi4+0x2c2>
 800042c:	4610      	mov	r0, r2
 800042e:	eba4 040e 	sub.w	r4, r4, lr
 8000432:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000436:	e79f      	b.n	8000378 <__udivmoddi4+0x98>
 8000438:	f1c1 0720 	rsb	r7, r1, #32
 800043c:	408b      	lsls	r3, r1
 800043e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000442:	ea4c 0c03 	orr.w	ip, ip, r3
 8000446:	fa05 f401 	lsl.w	r4, r5, r1
 800044a:	fa20 f307 	lsr.w	r3, r0, r7
 800044e:	40fd      	lsrs	r5, r7
 8000450:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000454:	4323      	orrs	r3, r4
 8000456:	fbb5 f8f9 	udiv	r8, r5, r9
 800045a:	fa1f fe8c 	uxth.w	lr, ip
 800045e:	fb09 5518 	mls	r5, r9, r8, r5
 8000462:	0c1c      	lsrs	r4, r3, #16
 8000464:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000468:	fb08 f50e 	mul.w	r5, r8, lr
 800046c:	42a5      	cmp	r5, r4
 800046e:	fa02 f201 	lsl.w	r2, r2, r1
 8000472:	fa00 f001 	lsl.w	r0, r0, r1
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000480:	f080 8088 	bcs.w	8000594 <__udivmoddi4+0x2b4>
 8000484:	42a5      	cmp	r5, r4
 8000486:	f240 8085 	bls.w	8000594 <__udivmoddi4+0x2b4>
 800048a:	f1a8 0802 	sub.w	r8, r8, #2
 800048e:	4464      	add	r4, ip
 8000490:	1b64      	subs	r4, r4, r5
 8000492:	b29d      	uxth	r5, r3
 8000494:	fbb4 f3f9 	udiv	r3, r4, r9
 8000498:	fb09 4413 	mls	r4, r9, r3, r4
 800049c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80004b0:	d26c      	bcs.n	800058c <__udivmoddi4+0x2ac>
 80004b2:	45a6      	cmp	lr, r4
 80004b4:	d96a      	bls.n	800058c <__udivmoddi4+0x2ac>
 80004b6:	3b02      	subs	r3, #2
 80004b8:	4464      	add	r4, ip
 80004ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004be:	fba3 9502 	umull	r9, r5, r3, r2
 80004c2:	eba4 040e 	sub.w	r4, r4, lr
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	46c8      	mov	r8, r9
 80004ca:	46ae      	mov	lr, r5
 80004cc:	d356      	bcc.n	800057c <__udivmoddi4+0x29c>
 80004ce:	d053      	beq.n	8000578 <__udivmoddi4+0x298>
 80004d0:	b156      	cbz	r6, 80004e8 <__udivmoddi4+0x208>
 80004d2:	ebb0 0208 	subs.w	r2, r0, r8
 80004d6:	eb64 040e 	sbc.w	r4, r4, lr
 80004da:	fa04 f707 	lsl.w	r7, r4, r7
 80004de:	40ca      	lsrs	r2, r1
 80004e0:	40cc      	lsrs	r4, r1
 80004e2:	4317      	orrs	r7, r2
 80004e4:	e9c6 7400 	strd	r7, r4, [r6]
 80004e8:	4618      	mov	r0, r3
 80004ea:	2100      	movs	r1, #0
 80004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f0:	f1c3 0120 	rsb	r1, r3, #32
 80004f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004f8:	fa20 f201 	lsr.w	r2, r0, r1
 80004fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000500:	409d      	lsls	r5, r3
 8000502:	432a      	orrs	r2, r5
 8000504:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000510:	fb07 1510 	mls	r5, r7, r0, r1
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800051a:	fb00 f50e 	mul.w	r5, r0, lr
 800051e:	428d      	cmp	r5, r1
 8000520:	fa04 f403 	lsl.w	r4, r4, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x258>
 8000526:	eb1c 0101 	adds.w	r1, ip, r1
 800052a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800052e:	d22f      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000530:	428d      	cmp	r5, r1
 8000532:	d92d      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000534:	3802      	subs	r0, #2
 8000536:	4461      	add	r1, ip
 8000538:	1b49      	subs	r1, r1, r5
 800053a:	b292      	uxth	r2, r2
 800053c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000540:	fb07 1115 	mls	r1, r7, r5, r1
 8000544:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000548:	fb05 f10e 	mul.w	r1, r5, lr
 800054c:	4291      	cmp	r1, r2
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x282>
 8000550:	eb1c 0202 	adds.w	r2, ip, r2
 8000554:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000558:	d216      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 800055a:	4291      	cmp	r1, r2
 800055c:	d914      	bls.n	8000588 <__udivmoddi4+0x2a8>
 800055e:	3d02      	subs	r5, #2
 8000560:	4462      	add	r2, ip
 8000562:	1a52      	subs	r2, r2, r1
 8000564:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000568:	e738      	b.n	80003dc <__udivmoddi4+0xfc>
 800056a:	4631      	mov	r1, r6
 800056c:	4630      	mov	r0, r6
 800056e:	e708      	b.n	8000382 <__udivmoddi4+0xa2>
 8000570:	4639      	mov	r1, r7
 8000572:	e6e6      	b.n	8000342 <__udivmoddi4+0x62>
 8000574:	4610      	mov	r0, r2
 8000576:	e6fb      	b.n	8000370 <__udivmoddi4+0x90>
 8000578:	4548      	cmp	r0, r9
 800057a:	d2a9      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 800057c:	ebb9 0802 	subs.w	r8, r9, r2
 8000580:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000584:	3b01      	subs	r3, #1
 8000586:	e7a3      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000588:	4645      	mov	r5, r8
 800058a:	e7ea      	b.n	8000562 <__udivmoddi4+0x282>
 800058c:	462b      	mov	r3, r5
 800058e:	e794      	b.n	80004ba <__udivmoddi4+0x1da>
 8000590:	4640      	mov	r0, r8
 8000592:	e7d1      	b.n	8000538 <__udivmoddi4+0x258>
 8000594:	46d0      	mov	r8, sl
 8000596:	e77b      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000598:	3d02      	subs	r5, #2
 800059a:	4462      	add	r2, ip
 800059c:	e732      	b.n	8000404 <__udivmoddi4+0x124>
 800059e:	4608      	mov	r0, r1
 80005a0:	e70a      	b.n	80003b8 <__udivmoddi4+0xd8>
 80005a2:	4464      	add	r4, ip
 80005a4:	3802      	subs	r0, #2
 80005a6:	e742      	b.n	800042e <__udivmoddi4+0x14e>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80005b4:	1d39      	adds	r1, r7, #4
 80005b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005ba:	2201      	movs	r2, #1
 80005bc:	4803      	ldr	r0, [pc, #12]	; (80005cc <__io_putchar+0x20>)
 80005be:	f001 fd96 	bl	80020ee <HAL_UART_Transmit>
  return ch;
 80005c2:	687b      	ldr	r3, [r7, #4]
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	3708      	adds	r7, #8
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	20000090 	.word	0x20000090

080005d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d4:	f000 fb04 	bl	8000be0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d8:	f000 f83c 	bl	8000654 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005dc:	f000 f8d6 	bl	800078c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005e0:	f000 f8aa 	bl	8000738 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // Start UART receive via interrupt
  HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 80005e4:	2201      	movs	r2, #1
 80005e6:	4914      	ldr	r1, [pc, #80]	; (8000638 <main+0x68>)
 80005e8:	4814      	ldr	r0, [pc, #80]	; (800063c <main+0x6c>)
 80005ea:	f001 fe12 	bl	8002212 <HAL_UART_Receive_IT>
  // Transmit startup message
  HAL_UART_Transmit(&huart2, StartupMsg, sizeof(StartupMsg), 1000);
 80005ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005f2:	220a      	movs	r2, #10
 80005f4:	4912      	ldr	r1, [pc, #72]	; (8000640 <main+0x70>)
 80005f6:	4811      	ldr	r0, [pc, #68]	; (800063c <main+0x6c>)
 80005f8:	f001 fd79 	bl	80020ee <HAL_UART_Transmit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin (GPIOA, GPIO_PIN_5);
 80005fc:	2120      	movs	r1, #32
 80005fe:	4811      	ldr	r0, [pc, #68]	; (8000644 <main+0x74>)
 8000600:	f000 fed5 	bl	80013ae <HAL_GPIO_TogglePin>
	  HAL_Delay (500);
 8000604:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000608:	f000 fb5c 	bl	8000cc4 <HAL_Delay>
	  if (rxCount > 0) {
 800060c:	4b0e      	ldr	r3, [pc, #56]	; (8000648 <main+0x78>)
 800060e:	881b      	ldrh	r3, [r3, #0]
 8000610:	2b00      	cmp	r3, #0
 8000612:	d0f3      	beq.n	80005fc <main+0x2c>
		  rx_buff[rxCount-1] = 0;	// set end of string
 8000614:	4b0c      	ldr	r3, [pc, #48]	; (8000648 <main+0x78>)
 8000616:	881b      	ldrh	r3, [r3, #0]
 8000618:	3b01      	subs	r3, #1
 800061a:	4a0c      	ldr	r2, [pc, #48]	; (800064c <main+0x7c>)
 800061c:	2100      	movs	r1, #0
 800061e:	54d1      	strb	r1, [r2, r3]
		  printf("rx[%d] = <%s>\r\n", rxCount, rx_buff);
 8000620:	4b09      	ldr	r3, [pc, #36]	; (8000648 <main+0x78>)
 8000622:	881b      	ldrh	r3, [r3, #0]
 8000624:	4a09      	ldr	r2, [pc, #36]	; (800064c <main+0x7c>)
 8000626:	4619      	mov	r1, r3
 8000628:	4809      	ldr	r0, [pc, #36]	; (8000650 <main+0x80>)
 800062a:	f002 fe4d 	bl	80032c8 <iprintf>
		  rxCount = 0;
 800062e:	4b06      	ldr	r3, [pc, #24]	; (8000648 <main+0x78>)
 8000630:	2200      	movs	r2, #0
 8000632:	801a      	strh	r2, [r3, #0]
	  HAL_GPIO_TogglePin (GPIOA, GPIO_PIN_5);
 8000634:	e7e2      	b.n	80005fc <main+0x2c>
 8000636:	bf00      	nop
 8000638:	200000d6 	.word	0x200000d6
 800063c:	20000090 	.word	0x20000090
 8000640:	20000000 	.word	0x20000000
 8000644:	40020000 	.word	0x40020000
 8000648:	200000d4 	.word	0x200000d4
 800064c:	200000d8 	.word	0x200000d8
 8000650:	08003fc4 	.word	0x08003fc4

08000654 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b094      	sub	sp, #80	; 0x50
 8000658:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065a:	f107 031c 	add.w	r3, r7, #28
 800065e:	2234      	movs	r2, #52	; 0x34
 8000660:	2100      	movs	r1, #0
 8000662:	4618      	mov	r0, r3
 8000664:	f002 fe42 	bl	80032ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000668:	f107 0308 	add.w	r3, r7, #8
 800066c:	2200      	movs	r2, #0
 800066e:	601a      	str	r2, [r3, #0]
 8000670:	605a      	str	r2, [r3, #4]
 8000672:	609a      	str	r2, [r3, #8]
 8000674:	60da      	str	r2, [r3, #12]
 8000676:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000678:	2300      	movs	r3, #0
 800067a:	607b      	str	r3, [r7, #4]
 800067c:	4b2c      	ldr	r3, [pc, #176]	; (8000730 <SystemClock_Config+0xdc>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000680:	4a2b      	ldr	r2, [pc, #172]	; (8000730 <SystemClock_Config+0xdc>)
 8000682:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000686:	6413      	str	r3, [r2, #64]	; 0x40
 8000688:	4b29      	ldr	r3, [pc, #164]	; (8000730 <SystemClock_Config+0xdc>)
 800068a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800068c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000690:	607b      	str	r3, [r7, #4]
 8000692:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000694:	2300      	movs	r3, #0
 8000696:	603b      	str	r3, [r7, #0]
 8000698:	4b26      	ldr	r3, [pc, #152]	; (8000734 <SystemClock_Config+0xe0>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a25      	ldr	r2, [pc, #148]	; (8000734 <SystemClock_Config+0xe0>)
 800069e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006a2:	6013      	str	r3, [r2, #0]
 80006a4:	4b23      	ldr	r3, [pc, #140]	; (8000734 <SystemClock_Config+0xe0>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006ac:	603b      	str	r3, [r7, #0]
 80006ae:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b0:	2302      	movs	r3, #2
 80006b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b4:	2301      	movs	r3, #1
 80006b6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b8:	2310      	movs	r3, #16
 80006ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006bc:	2302      	movs	r3, #2
 80006be:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006c0:	2300      	movs	r3, #0
 80006c2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006c4:	2308      	movs	r3, #8
 80006c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80006c8:	23b4      	movs	r3, #180	; 0xb4
 80006ca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006cc:	2302      	movs	r3, #2
 80006ce:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006d0:	2302      	movs	r3, #2
 80006d2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006d4:	2302      	movs	r3, #2
 80006d6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d8:	f107 031c 	add.w	r3, r7, #28
 80006dc:	4618      	mov	r0, r3
 80006de:	f001 fa1b 	bl	8001b18 <HAL_RCC_OscConfig>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006e8:	f000 f8e8 	bl	80008bc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80006ec:	f000 fe7a 	bl	80013e4 <HAL_PWREx_EnableOverDrive>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80006f6:	f000 f8e1 	bl	80008bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006fa:	230f      	movs	r3, #15
 80006fc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006fe:	2302      	movs	r3, #2
 8000700:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000702:	2300      	movs	r3, #0
 8000704:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000706:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800070a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800070c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000710:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000712:	f107 0308 	add.w	r3, r7, #8
 8000716:	2105      	movs	r1, #5
 8000718:	4618      	mov	r0, r3
 800071a:	f000 feb3 	bl	8001484 <HAL_RCC_ClockConfig>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000724:	f000 f8ca 	bl	80008bc <Error_Handler>
  }
}
 8000728:	bf00      	nop
 800072a:	3750      	adds	r7, #80	; 0x50
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	40023800 	.word	0x40023800
 8000734:	40007000 	.word	0x40007000

08000738 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800073c:	4b11      	ldr	r3, [pc, #68]	; (8000784 <MX_USART2_UART_Init+0x4c>)
 800073e:	4a12      	ldr	r2, [pc, #72]	; (8000788 <MX_USART2_UART_Init+0x50>)
 8000740:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000742:	4b10      	ldr	r3, [pc, #64]	; (8000784 <MX_USART2_UART_Init+0x4c>)
 8000744:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000748:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800074a:	4b0e      	ldr	r3, [pc, #56]	; (8000784 <MX_USART2_UART_Init+0x4c>)
 800074c:	2200      	movs	r2, #0
 800074e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000750:	4b0c      	ldr	r3, [pc, #48]	; (8000784 <MX_USART2_UART_Init+0x4c>)
 8000752:	2200      	movs	r2, #0
 8000754:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000756:	4b0b      	ldr	r3, [pc, #44]	; (8000784 <MX_USART2_UART_Init+0x4c>)
 8000758:	2200      	movs	r2, #0
 800075a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800075c:	4b09      	ldr	r3, [pc, #36]	; (8000784 <MX_USART2_UART_Init+0x4c>)
 800075e:	220c      	movs	r2, #12
 8000760:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000762:	4b08      	ldr	r3, [pc, #32]	; (8000784 <MX_USART2_UART_Init+0x4c>)
 8000764:	2200      	movs	r2, #0
 8000766:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000768:	4b06      	ldr	r3, [pc, #24]	; (8000784 <MX_USART2_UART_Init+0x4c>)
 800076a:	2200      	movs	r2, #0
 800076c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800076e:	4805      	ldr	r0, [pc, #20]	; (8000784 <MX_USART2_UART_Init+0x4c>)
 8000770:	f001 fc70 	bl	8002054 <HAL_UART_Init>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800077a:	f000 f89f 	bl	80008bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800077e:	bf00      	nop
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	20000090 	.word	0x20000090
 8000788:	40004400 	.word	0x40004400

0800078c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b08a      	sub	sp, #40	; 0x28
 8000790:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000792:	f107 0314 	add.w	r3, r7, #20
 8000796:	2200      	movs	r2, #0
 8000798:	601a      	str	r2, [r3, #0]
 800079a:	605a      	str	r2, [r3, #4]
 800079c:	609a      	str	r2, [r3, #8]
 800079e:	60da      	str	r2, [r3, #12]
 80007a0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	613b      	str	r3, [r7, #16]
 80007a6:	4b2d      	ldr	r3, [pc, #180]	; (800085c <MX_GPIO_Init+0xd0>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007aa:	4a2c      	ldr	r2, [pc, #176]	; (800085c <MX_GPIO_Init+0xd0>)
 80007ac:	f043 0304 	orr.w	r3, r3, #4
 80007b0:	6313      	str	r3, [r2, #48]	; 0x30
 80007b2:	4b2a      	ldr	r3, [pc, #168]	; (800085c <MX_GPIO_Init+0xd0>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	f003 0304 	and.w	r3, r3, #4
 80007ba:	613b      	str	r3, [r7, #16]
 80007bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	60fb      	str	r3, [r7, #12]
 80007c2:	4b26      	ldr	r3, [pc, #152]	; (800085c <MX_GPIO_Init+0xd0>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c6:	4a25      	ldr	r2, [pc, #148]	; (800085c <MX_GPIO_Init+0xd0>)
 80007c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007cc:	6313      	str	r3, [r2, #48]	; 0x30
 80007ce:	4b23      	ldr	r3, [pc, #140]	; (800085c <MX_GPIO_Init+0xd0>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007d6:	60fb      	str	r3, [r7, #12]
 80007d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	60bb      	str	r3, [r7, #8]
 80007de:	4b1f      	ldr	r3, [pc, #124]	; (800085c <MX_GPIO_Init+0xd0>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	4a1e      	ldr	r2, [pc, #120]	; (800085c <MX_GPIO_Init+0xd0>)
 80007e4:	f043 0301 	orr.w	r3, r3, #1
 80007e8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ea:	4b1c      	ldr	r3, [pc, #112]	; (800085c <MX_GPIO_Init+0xd0>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	f003 0301 	and.w	r3, r3, #1
 80007f2:	60bb      	str	r3, [r7, #8]
 80007f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	607b      	str	r3, [r7, #4]
 80007fa:	4b18      	ldr	r3, [pc, #96]	; (800085c <MX_GPIO_Init+0xd0>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fe:	4a17      	ldr	r2, [pc, #92]	; (800085c <MX_GPIO_Init+0xd0>)
 8000800:	f043 0302 	orr.w	r3, r3, #2
 8000804:	6313      	str	r3, [r2, #48]	; 0x30
 8000806:	4b15      	ldr	r3, [pc, #84]	; (800085c <MX_GPIO_Init+0xd0>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	f003 0302 	and.w	r3, r3, #2
 800080e:	607b      	str	r3, [r7, #4]
 8000810:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000812:	2200      	movs	r2, #0
 8000814:	2120      	movs	r1, #32
 8000816:	4812      	ldr	r0, [pc, #72]	; (8000860 <MX_GPIO_Init+0xd4>)
 8000818:	f000 fdb0 	bl	800137c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800081c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000820:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000822:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000826:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000828:	2300      	movs	r3, #0
 800082a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800082c:	f107 0314 	add.w	r3, r7, #20
 8000830:	4619      	mov	r1, r3
 8000832:	480c      	ldr	r0, [pc, #48]	; (8000864 <MX_GPIO_Init+0xd8>)
 8000834:	f000 fc0e 	bl	8001054 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000838:	2320      	movs	r3, #32
 800083a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800083c:	2301      	movs	r3, #1
 800083e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000840:	2300      	movs	r3, #0
 8000842:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000844:	2300      	movs	r3, #0
 8000846:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000848:	f107 0314 	add.w	r3, r7, #20
 800084c:	4619      	mov	r1, r3
 800084e:	4804      	ldr	r0, [pc, #16]	; (8000860 <MX_GPIO_Init+0xd4>)
 8000850:	f000 fc00 	bl	8001054 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000854:	bf00      	nop
 8000856:	3728      	adds	r7, #40	; 0x28
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	40023800 	.word	0x40023800
 8000860:	40020000 	.word	0x40020000
 8000864:	40020800 	.word	0x40020800

08000868 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
	if (rxCount >= sizeof(rx_buff)) {
 8000870:	4b0e      	ldr	r3, [pc, #56]	; (80008ac <HAL_UART_RxCpltCallback+0x44>)
 8000872:	881b      	ldrh	r3, [r3, #0]
 8000874:	2b13      	cmp	r3, #19
 8000876:	d902      	bls.n	800087e <HAL_UART_RxCpltCallback+0x16>
		rxCount = 0;		// wrap back to start
 8000878:	4b0c      	ldr	r3, [pc, #48]	; (80008ac <HAL_UART_RxCpltCallback+0x44>)
 800087a:	2200      	movs	r2, #0
 800087c:	801a      	strh	r2, [r3, #0]
	}
	if ( HAL_UART_Receive_IT(&huart2, &rx_byte, 1) == HAL_UART_ERROR_NONE) {
 800087e:	2201      	movs	r2, #1
 8000880:	490b      	ldr	r1, [pc, #44]	; (80008b0 <HAL_UART_RxCpltCallback+0x48>)
 8000882:	480c      	ldr	r0, [pc, #48]	; (80008b4 <HAL_UART_RxCpltCallback+0x4c>)
 8000884:	f001 fcc5 	bl	8002212 <HAL_UART_Receive_IT>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d10a      	bne.n	80008a4 <HAL_UART_RxCpltCallback+0x3c>
		rx_buff[rxCount++] = rx_byte;
 800088e:	4b07      	ldr	r3, [pc, #28]	; (80008ac <HAL_UART_RxCpltCallback+0x44>)
 8000890:	881b      	ldrh	r3, [r3, #0]
 8000892:	1c5a      	adds	r2, r3, #1
 8000894:	b291      	uxth	r1, r2
 8000896:	4a05      	ldr	r2, [pc, #20]	; (80008ac <HAL_UART_RxCpltCallback+0x44>)
 8000898:	8011      	strh	r1, [r2, #0]
 800089a:	461a      	mov	r2, r3
 800089c:	4b04      	ldr	r3, [pc, #16]	; (80008b0 <HAL_UART_RxCpltCallback+0x48>)
 800089e:	7819      	ldrb	r1, [r3, #0]
 80008a0:	4b05      	ldr	r3, [pc, #20]	; (80008b8 <HAL_UART_RxCpltCallback+0x50>)
 80008a2:	5499      	strb	r1, [r3, r2]
	} // else { x_error_count++; } // this should never happen
}
 80008a4:	bf00      	nop
 80008a6:	3708      	adds	r7, #8
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	200000d4 	.word	0x200000d4
 80008b0:	200000d6 	.word	0x200000d6
 80008b4:	20000090 	.word	0x20000090
 80008b8:	200000d8 	.word	0x200000d8

080008bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008c0:	b672      	cpsid	i
}
 80008c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008c4:	e7fe      	b.n	80008c4 <Error_Handler+0x8>
	...

080008c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	607b      	str	r3, [r7, #4]
 80008d2:	4b10      	ldr	r3, [pc, #64]	; (8000914 <HAL_MspInit+0x4c>)
 80008d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008d6:	4a0f      	ldr	r2, [pc, #60]	; (8000914 <HAL_MspInit+0x4c>)
 80008d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008dc:	6453      	str	r3, [r2, #68]	; 0x44
 80008de:	4b0d      	ldr	r3, [pc, #52]	; (8000914 <HAL_MspInit+0x4c>)
 80008e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	603b      	str	r3, [r7, #0]
 80008ee:	4b09      	ldr	r3, [pc, #36]	; (8000914 <HAL_MspInit+0x4c>)
 80008f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f2:	4a08      	ldr	r2, [pc, #32]	; (8000914 <HAL_MspInit+0x4c>)
 80008f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008f8:	6413      	str	r3, [r2, #64]	; 0x40
 80008fa:	4b06      	ldr	r3, [pc, #24]	; (8000914 <HAL_MspInit+0x4c>)
 80008fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000902:	603b      	str	r3, [r7, #0]
 8000904:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000906:	2007      	movs	r0, #7
 8000908:	f000 fad0 	bl	8000eac <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800090c:	bf00      	nop
 800090e:	3708      	adds	r7, #8
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	40023800 	.word	0x40023800

08000918 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b08a      	sub	sp, #40	; 0x28
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000920:	f107 0314 	add.w	r3, r7, #20
 8000924:	2200      	movs	r2, #0
 8000926:	601a      	str	r2, [r3, #0]
 8000928:	605a      	str	r2, [r3, #4]
 800092a:	609a      	str	r2, [r3, #8]
 800092c:	60da      	str	r2, [r3, #12]
 800092e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4a1d      	ldr	r2, [pc, #116]	; (80009ac <HAL_UART_MspInit+0x94>)
 8000936:	4293      	cmp	r3, r2
 8000938:	d133      	bne.n	80009a2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800093a:	2300      	movs	r3, #0
 800093c:	613b      	str	r3, [r7, #16]
 800093e:	4b1c      	ldr	r3, [pc, #112]	; (80009b0 <HAL_UART_MspInit+0x98>)
 8000940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000942:	4a1b      	ldr	r2, [pc, #108]	; (80009b0 <HAL_UART_MspInit+0x98>)
 8000944:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000948:	6413      	str	r3, [r2, #64]	; 0x40
 800094a:	4b19      	ldr	r3, [pc, #100]	; (80009b0 <HAL_UART_MspInit+0x98>)
 800094c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800094e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000952:	613b      	str	r3, [r7, #16]
 8000954:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000956:	2300      	movs	r3, #0
 8000958:	60fb      	str	r3, [r7, #12]
 800095a:	4b15      	ldr	r3, [pc, #84]	; (80009b0 <HAL_UART_MspInit+0x98>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095e:	4a14      	ldr	r2, [pc, #80]	; (80009b0 <HAL_UART_MspInit+0x98>)
 8000960:	f043 0301 	orr.w	r3, r3, #1
 8000964:	6313      	str	r3, [r2, #48]	; 0x30
 8000966:	4b12      	ldr	r3, [pc, #72]	; (80009b0 <HAL_UART_MspInit+0x98>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096a:	f003 0301 	and.w	r3, r3, #1
 800096e:	60fb      	str	r3, [r7, #12]
 8000970:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000972:	230c      	movs	r3, #12
 8000974:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000976:	2302      	movs	r3, #2
 8000978:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800097e:	2303      	movs	r3, #3
 8000980:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000982:	2307      	movs	r3, #7
 8000984:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000986:	f107 0314 	add.w	r3, r7, #20
 800098a:	4619      	mov	r1, r3
 800098c:	4809      	ldr	r0, [pc, #36]	; (80009b4 <HAL_UART_MspInit+0x9c>)
 800098e:	f000 fb61 	bl	8001054 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000992:	2200      	movs	r2, #0
 8000994:	2100      	movs	r1, #0
 8000996:	2026      	movs	r0, #38	; 0x26
 8000998:	f000 fa93 	bl	8000ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800099c:	2026      	movs	r0, #38	; 0x26
 800099e:	f000 faac 	bl	8000efa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80009a2:	bf00      	nop
 80009a4:	3728      	adds	r7, #40	; 0x28
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	40004400 	.word	0x40004400
 80009b0:	40023800 	.word	0x40023800
 80009b4:	40020000 	.word	0x40020000

080009b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009bc:	e7fe      	b.n	80009bc <NMI_Handler+0x4>

080009be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009be:	b480      	push	{r7}
 80009c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009c2:	e7fe      	b.n	80009c2 <HardFault_Handler+0x4>

080009c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009c8:	e7fe      	b.n	80009c8 <MemManage_Handler+0x4>

080009ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009ca:	b480      	push	{r7}
 80009cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009ce:	e7fe      	b.n	80009ce <BusFault_Handler+0x4>

080009d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009d4:	e7fe      	b.n	80009d4 <UsageFault_Handler+0x4>

080009d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009d6:	b480      	push	{r7}
 80009d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009da:	bf00      	nop
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr

080009e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009e8:	bf00      	nop
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr

080009f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009f2:	b480      	push	{r7}
 80009f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009f6:	bf00      	nop
 80009f8:	46bd      	mov	sp, r7
 80009fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fe:	4770      	bx	lr

08000a00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a04:	f000 f93e 	bl	8000c84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a08:	bf00      	nop
 8000a0a:	bd80      	pop	{r7, pc}

08000a0c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000a10:	4802      	ldr	r0, [pc, #8]	; (8000a1c <USART2_IRQHandler+0x10>)
 8000a12:	f001 fc2f 	bl	8002274 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000a16:	bf00      	nop
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	20000090 	.word	0x20000090

08000a20 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b086      	sub	sp, #24
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	60f8      	str	r0, [r7, #12]
 8000a28:	60b9      	str	r1, [r7, #8]
 8000a2a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	617b      	str	r3, [r7, #20]
 8000a30:	e00a      	b.n	8000a48 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a32:	f3af 8000 	nop.w
 8000a36:	4601      	mov	r1, r0
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	1c5a      	adds	r2, r3, #1
 8000a3c:	60ba      	str	r2, [r7, #8]
 8000a3e:	b2ca      	uxtb	r2, r1
 8000a40:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	3301      	adds	r3, #1
 8000a46:	617b      	str	r3, [r7, #20]
 8000a48:	697a      	ldr	r2, [r7, #20]
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	429a      	cmp	r2, r3
 8000a4e:	dbf0      	blt.n	8000a32 <_read+0x12>
  }

  return len;
 8000a50:	687b      	ldr	r3, [r7, #4]
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3718      	adds	r7, #24
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}

08000a5a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a5a:	b580      	push	{r7, lr}
 8000a5c:	b086      	sub	sp, #24
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	60f8      	str	r0, [r7, #12]
 8000a62:	60b9      	str	r1, [r7, #8]
 8000a64:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a66:	2300      	movs	r3, #0
 8000a68:	617b      	str	r3, [r7, #20]
 8000a6a:	e009      	b.n	8000a80 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a6c:	68bb      	ldr	r3, [r7, #8]
 8000a6e:	1c5a      	adds	r2, r3, #1
 8000a70:	60ba      	str	r2, [r7, #8]
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	4618      	mov	r0, r3
 8000a76:	f7ff fd99 	bl	80005ac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a7a:	697b      	ldr	r3, [r7, #20]
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	617b      	str	r3, [r7, #20]
 8000a80:	697a      	ldr	r2, [r7, #20]
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	429a      	cmp	r2, r3
 8000a86:	dbf1      	blt.n	8000a6c <_write+0x12>
  }
  return len;
 8000a88:	687b      	ldr	r3, [r7, #4]
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3718      	adds	r7, #24
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}

08000a92 <_close>:

int _close(int file)
{
 8000a92:	b480      	push	{r7}
 8000a94:	b083      	sub	sp, #12
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a9a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	370c      	adds	r7, #12
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr

08000aaa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000aaa:	b480      	push	{r7}
 8000aac:	b083      	sub	sp, #12
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	6078      	str	r0, [r7, #4]
 8000ab2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000aba:	605a      	str	r2, [r3, #4]
  return 0;
 8000abc:	2300      	movs	r3, #0
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	370c      	adds	r7, #12
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr

08000aca <_isatty>:

int _isatty(int file)
{
 8000aca:	b480      	push	{r7}
 8000acc:	b083      	sub	sp, #12
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ad2:	2301      	movs	r3, #1
}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	370c      	adds	r7, #12
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr

08000ae0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b085      	sub	sp, #20
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	60f8      	str	r0, [r7, #12]
 8000ae8:	60b9      	str	r1, [r7, #8]
 8000aea:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000aec:	2300      	movs	r3, #0
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	3714      	adds	r7, #20
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr
	...

08000afc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b086      	sub	sp, #24
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b04:	4a14      	ldr	r2, [pc, #80]	; (8000b58 <_sbrk+0x5c>)
 8000b06:	4b15      	ldr	r3, [pc, #84]	; (8000b5c <_sbrk+0x60>)
 8000b08:	1ad3      	subs	r3, r2, r3
 8000b0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b0c:	697b      	ldr	r3, [r7, #20]
 8000b0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b10:	4b13      	ldr	r3, [pc, #76]	; (8000b60 <_sbrk+0x64>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d102      	bne.n	8000b1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b18:	4b11      	ldr	r3, [pc, #68]	; (8000b60 <_sbrk+0x64>)
 8000b1a:	4a12      	ldr	r2, [pc, #72]	; (8000b64 <_sbrk+0x68>)
 8000b1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b1e:	4b10      	ldr	r3, [pc, #64]	; (8000b60 <_sbrk+0x64>)
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	4413      	add	r3, r2
 8000b26:	693a      	ldr	r2, [r7, #16]
 8000b28:	429a      	cmp	r2, r3
 8000b2a:	d207      	bcs.n	8000b3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b2c:	f002 fbe6 	bl	80032fc <__errno>
 8000b30:	4603      	mov	r3, r0
 8000b32:	220c      	movs	r2, #12
 8000b34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b3a:	e009      	b.n	8000b50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b3c:	4b08      	ldr	r3, [pc, #32]	; (8000b60 <_sbrk+0x64>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b42:	4b07      	ldr	r3, [pc, #28]	; (8000b60 <_sbrk+0x64>)
 8000b44:	681a      	ldr	r2, [r3, #0]
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4413      	add	r3, r2
 8000b4a:	4a05      	ldr	r2, [pc, #20]	; (8000b60 <_sbrk+0x64>)
 8000b4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b4e:	68fb      	ldr	r3, [r7, #12]
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	3718      	adds	r7, #24
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	20020000 	.word	0x20020000
 8000b5c:	00000400 	.word	0x00000400
 8000b60:	200000ec 	.word	0x200000ec
 8000b64:	20000240 	.word	0x20000240

08000b68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b6c:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <SystemInit+0x20>)
 8000b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b72:	4a05      	ldr	r2, [pc, #20]	; (8000b88 <SystemInit+0x20>)
 8000b74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b78:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b7c:	bf00      	nop
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	e000ed00 	.word	0xe000ed00

08000b8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bc4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b90:	480d      	ldr	r0, [pc, #52]	; (8000bc8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b92:	490e      	ldr	r1, [pc, #56]	; (8000bcc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b94:	4a0e      	ldr	r2, [pc, #56]	; (8000bd0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b98:	e002      	b.n	8000ba0 <LoopCopyDataInit>

08000b9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b9e:	3304      	adds	r3, #4

08000ba0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ba0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ba2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ba4:	d3f9      	bcc.n	8000b9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ba6:	4a0b      	ldr	r2, [pc, #44]	; (8000bd4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000ba8:	4c0b      	ldr	r4, [pc, #44]	; (8000bd8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000baa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bac:	e001      	b.n	8000bb2 <LoopFillZerobss>

08000bae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bb0:	3204      	adds	r2, #4

08000bb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bb4:	d3fb      	bcc.n	8000bae <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000bb6:	f7ff ffd7 	bl	8000b68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bba:	f002 fba5 	bl	8003308 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bbe:	f7ff fd07 	bl	80005d0 <main>
  bx  lr    
 8000bc2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000bc4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bcc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000bd0:	08004030 	.word	0x08004030
  ldr r2, =_sbss
 8000bd4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000bd8:	20000240 	.word	0x20000240

08000bdc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bdc:	e7fe      	b.n	8000bdc <ADC_IRQHandler>
	...

08000be0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000be4:	4b0e      	ldr	r3, [pc, #56]	; (8000c20 <HAL_Init+0x40>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a0d      	ldr	r2, [pc, #52]	; (8000c20 <HAL_Init+0x40>)
 8000bea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bf0:	4b0b      	ldr	r3, [pc, #44]	; (8000c20 <HAL_Init+0x40>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a0a      	ldr	r2, [pc, #40]	; (8000c20 <HAL_Init+0x40>)
 8000bf6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000bfa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bfc:	4b08      	ldr	r3, [pc, #32]	; (8000c20 <HAL_Init+0x40>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a07      	ldr	r2, [pc, #28]	; (8000c20 <HAL_Init+0x40>)
 8000c02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c08:	2003      	movs	r0, #3
 8000c0a:	f000 f94f 	bl	8000eac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c0e:	2000      	movs	r0, #0
 8000c10:	f000 f808 	bl	8000c24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c14:	f7ff fe58 	bl	80008c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c18:	2300      	movs	r3, #0
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	40023c00 	.word	0x40023c00

08000c24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c2c:	4b12      	ldr	r3, [pc, #72]	; (8000c78 <HAL_InitTick+0x54>)
 8000c2e:	681a      	ldr	r2, [r3, #0]
 8000c30:	4b12      	ldr	r3, [pc, #72]	; (8000c7c <HAL_InitTick+0x58>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	4619      	mov	r1, r3
 8000c36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c42:	4618      	mov	r0, r3
 8000c44:	f000 f967 	bl	8000f16 <HAL_SYSTICK_Config>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	e00e      	b.n	8000c70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2b0f      	cmp	r3, #15
 8000c56:	d80a      	bhi.n	8000c6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c58:	2200      	movs	r2, #0
 8000c5a:	6879      	ldr	r1, [r7, #4]
 8000c5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c60:	f000 f92f 	bl	8000ec2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c64:	4a06      	ldr	r2, [pc, #24]	; (8000c80 <HAL_InitTick+0x5c>)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	e000      	b.n	8000c70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3708      	adds	r7, #8
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	2000000c 	.word	0x2000000c
 8000c7c:	20000014 	.word	0x20000014
 8000c80:	20000010 	.word	0x20000010

08000c84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c88:	4b06      	ldr	r3, [pc, #24]	; (8000ca4 <HAL_IncTick+0x20>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	4b06      	ldr	r3, [pc, #24]	; (8000ca8 <HAL_IncTick+0x24>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4413      	add	r3, r2
 8000c94:	4a04      	ldr	r2, [pc, #16]	; (8000ca8 <HAL_IncTick+0x24>)
 8000c96:	6013      	str	r3, [r2, #0]
}
 8000c98:	bf00      	nop
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	20000014 	.word	0x20000014
 8000ca8:	200000f0 	.word	0x200000f0

08000cac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  return uwTick;
 8000cb0:	4b03      	ldr	r3, [pc, #12]	; (8000cc0 <HAL_GetTick+0x14>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	200000f0 	.word	0x200000f0

08000cc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ccc:	f7ff ffee 	bl	8000cac <HAL_GetTick>
 8000cd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000cdc:	d005      	beq.n	8000cea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cde:	4b0a      	ldr	r3, [pc, #40]	; (8000d08 <HAL_Delay+0x44>)
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	461a      	mov	r2, r3
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	4413      	add	r3, r2
 8000ce8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000cea:	bf00      	nop
 8000cec:	f7ff ffde 	bl	8000cac <HAL_GetTick>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	68bb      	ldr	r3, [r7, #8]
 8000cf4:	1ad3      	subs	r3, r2, r3
 8000cf6:	68fa      	ldr	r2, [r7, #12]
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d8f7      	bhi.n	8000cec <HAL_Delay+0x28>
  {
  }
}
 8000cfc:	bf00      	nop
 8000cfe:	bf00      	nop
 8000d00:	3710      	adds	r7, #16
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	20000014 	.word	0x20000014

08000d0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b085      	sub	sp, #20
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	f003 0307 	and.w	r3, r3, #7
 8000d1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d1c:	4b0c      	ldr	r3, [pc, #48]	; (8000d50 <__NVIC_SetPriorityGrouping+0x44>)
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d22:	68ba      	ldr	r2, [r7, #8]
 8000d24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d28:	4013      	ands	r3, r2
 8000d2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d3e:	4a04      	ldr	r2, [pc, #16]	; (8000d50 <__NVIC_SetPriorityGrouping+0x44>)
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	60d3      	str	r3, [r2, #12]
}
 8000d44:	bf00      	nop
 8000d46:	3714      	adds	r7, #20
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr
 8000d50:	e000ed00 	.word	0xe000ed00

08000d54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d58:	4b04      	ldr	r3, [pc, #16]	; (8000d6c <__NVIC_GetPriorityGrouping+0x18>)
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	0a1b      	lsrs	r3, r3, #8
 8000d5e:	f003 0307 	and.w	r3, r3, #7
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr
 8000d6c:	e000ed00 	.word	0xe000ed00

08000d70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	db0b      	blt.n	8000d9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d82:	79fb      	ldrb	r3, [r7, #7]
 8000d84:	f003 021f 	and.w	r2, r3, #31
 8000d88:	4907      	ldr	r1, [pc, #28]	; (8000da8 <__NVIC_EnableIRQ+0x38>)
 8000d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8e:	095b      	lsrs	r3, r3, #5
 8000d90:	2001      	movs	r0, #1
 8000d92:	fa00 f202 	lsl.w	r2, r0, r2
 8000d96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d9a:	bf00      	nop
 8000d9c:	370c      	adds	r7, #12
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	e000e100 	.word	0xe000e100

08000dac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	4603      	mov	r3, r0
 8000db4:	6039      	str	r1, [r7, #0]
 8000db6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000db8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	db0a      	blt.n	8000dd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	b2da      	uxtb	r2, r3
 8000dc4:	490c      	ldr	r1, [pc, #48]	; (8000df8 <__NVIC_SetPriority+0x4c>)
 8000dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dca:	0112      	lsls	r2, r2, #4
 8000dcc:	b2d2      	uxtb	r2, r2
 8000dce:	440b      	add	r3, r1
 8000dd0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dd4:	e00a      	b.n	8000dec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	b2da      	uxtb	r2, r3
 8000dda:	4908      	ldr	r1, [pc, #32]	; (8000dfc <__NVIC_SetPriority+0x50>)
 8000ddc:	79fb      	ldrb	r3, [r7, #7]
 8000dde:	f003 030f 	and.w	r3, r3, #15
 8000de2:	3b04      	subs	r3, #4
 8000de4:	0112      	lsls	r2, r2, #4
 8000de6:	b2d2      	uxtb	r2, r2
 8000de8:	440b      	add	r3, r1
 8000dea:	761a      	strb	r2, [r3, #24]
}
 8000dec:	bf00      	nop
 8000dee:	370c      	adds	r7, #12
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr
 8000df8:	e000e100 	.word	0xe000e100
 8000dfc:	e000ed00 	.word	0xe000ed00

08000e00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b089      	sub	sp, #36	; 0x24
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	60f8      	str	r0, [r7, #12]
 8000e08:	60b9      	str	r1, [r7, #8]
 8000e0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	f003 0307 	and.w	r3, r3, #7
 8000e12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e14:	69fb      	ldr	r3, [r7, #28]
 8000e16:	f1c3 0307 	rsb	r3, r3, #7
 8000e1a:	2b04      	cmp	r3, #4
 8000e1c:	bf28      	it	cs
 8000e1e:	2304      	movcs	r3, #4
 8000e20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e22:	69fb      	ldr	r3, [r7, #28]
 8000e24:	3304      	adds	r3, #4
 8000e26:	2b06      	cmp	r3, #6
 8000e28:	d902      	bls.n	8000e30 <NVIC_EncodePriority+0x30>
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	3b03      	subs	r3, #3
 8000e2e:	e000      	b.n	8000e32 <NVIC_EncodePriority+0x32>
 8000e30:	2300      	movs	r3, #0
 8000e32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e34:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e38:	69bb      	ldr	r3, [r7, #24]
 8000e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3e:	43da      	mvns	r2, r3
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	401a      	ands	r2, r3
 8000e44:	697b      	ldr	r3, [r7, #20]
 8000e46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e48:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e52:	43d9      	mvns	r1, r3
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e58:	4313      	orrs	r3, r2
         );
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3724      	adds	r7, #36	; 0x24
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr
	...

08000e68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	3b01      	subs	r3, #1
 8000e74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e78:	d301      	bcc.n	8000e7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e00f      	b.n	8000e9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e7e:	4a0a      	ldr	r2, [pc, #40]	; (8000ea8 <SysTick_Config+0x40>)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	3b01      	subs	r3, #1
 8000e84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e86:	210f      	movs	r1, #15
 8000e88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e8c:	f7ff ff8e 	bl	8000dac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e90:	4b05      	ldr	r3, [pc, #20]	; (8000ea8 <SysTick_Config+0x40>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e96:	4b04      	ldr	r3, [pc, #16]	; (8000ea8 <SysTick_Config+0x40>)
 8000e98:	2207      	movs	r2, #7
 8000e9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e9c:	2300      	movs	r3, #0
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	e000e010 	.word	0xe000e010

08000eac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eb4:	6878      	ldr	r0, [r7, #4]
 8000eb6:	f7ff ff29 	bl	8000d0c <__NVIC_SetPriorityGrouping>
}
 8000eba:	bf00      	nop
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	b086      	sub	sp, #24
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	4603      	mov	r3, r0
 8000eca:	60b9      	str	r1, [r7, #8]
 8000ecc:	607a      	str	r2, [r7, #4]
 8000ece:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ed4:	f7ff ff3e 	bl	8000d54 <__NVIC_GetPriorityGrouping>
 8000ed8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eda:	687a      	ldr	r2, [r7, #4]
 8000edc:	68b9      	ldr	r1, [r7, #8]
 8000ede:	6978      	ldr	r0, [r7, #20]
 8000ee0:	f7ff ff8e 	bl	8000e00 <NVIC_EncodePriority>
 8000ee4:	4602      	mov	r2, r0
 8000ee6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eea:	4611      	mov	r1, r2
 8000eec:	4618      	mov	r0, r3
 8000eee:	f7ff ff5d 	bl	8000dac <__NVIC_SetPriority>
}
 8000ef2:	bf00      	nop
 8000ef4:	3718      	adds	r7, #24
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000efa:	b580      	push	{r7, lr}
 8000efc:	b082      	sub	sp, #8
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	4603      	mov	r3, r0
 8000f02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff ff31 	bl	8000d70 <__NVIC_EnableIRQ>
}
 8000f0e:	bf00      	nop
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f16:	b580      	push	{r7, lr}
 8000f18:	b082      	sub	sp, #8
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f1e:	6878      	ldr	r0, [r7, #4]
 8000f20:	f7ff ffa2 	bl	8000e68 <SysTick_Config>
 8000f24:	4603      	mov	r3, r0
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}

08000f2e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f2e:	b580      	push	{r7, lr}
 8000f30:	b084      	sub	sp, #16
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f3a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000f3c:	f7ff feb6 	bl	8000cac <HAL_GetTick>
 8000f40:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	2b02      	cmp	r3, #2
 8000f4c:	d008      	beq.n	8000f60 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2280      	movs	r2, #128	; 0x80
 8000f52:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2200      	movs	r2, #0
 8000f58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	e052      	b.n	8001006 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	681a      	ldr	r2, [r3, #0]
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f022 0216 	bic.w	r2, r2, #22
 8000f6e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	695a      	ldr	r2, [r3, #20]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000f7e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d103      	bne.n	8000f90 <HAL_DMA_Abort+0x62>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d007      	beq.n	8000fa0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f022 0208 	bic.w	r2, r2, #8
 8000f9e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	681a      	ldr	r2, [r3, #0]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f022 0201 	bic.w	r2, r2, #1
 8000fae:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000fb0:	e013      	b.n	8000fda <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000fb2:	f7ff fe7b 	bl	8000cac <HAL_GetTick>
 8000fb6:	4602      	mov	r2, r0
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	1ad3      	subs	r3, r2, r3
 8000fbc:	2b05      	cmp	r3, #5
 8000fbe:	d90c      	bls.n	8000fda <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2220      	movs	r2, #32
 8000fc4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2203      	movs	r2, #3
 8000fca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	e015      	b.n	8001006 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f003 0301 	and.w	r3, r3, #1
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d1e4      	bne.n	8000fb2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000fec:	223f      	movs	r2, #63	; 0x3f
 8000fee:	409a      	lsls	r2, r3
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2200      	movs	r2, #0
 8001000:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001004:	2300      	movs	r3, #0
}
 8001006:	4618      	mov	r0, r3
 8001008:	3710      	adds	r7, #16
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800100e:	b480      	push	{r7}
 8001010:	b083      	sub	sp, #12
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800101c:	b2db      	uxtb	r3, r3
 800101e:	2b02      	cmp	r3, #2
 8001020:	d004      	beq.n	800102c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2280      	movs	r2, #128	; 0x80
 8001026:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001028:	2301      	movs	r3, #1
 800102a:	e00c      	b.n	8001046 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2205      	movs	r2, #5
 8001030:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f022 0201 	bic.w	r2, r2, #1
 8001042:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001044:	2300      	movs	r3, #0
}
 8001046:	4618      	mov	r0, r3
 8001048:	370c      	adds	r7, #12
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
	...

08001054 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001054:	b480      	push	{r7}
 8001056:	b089      	sub	sp, #36	; 0x24
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800105e:	2300      	movs	r3, #0
 8001060:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001062:	2300      	movs	r3, #0
 8001064:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001066:	2300      	movs	r3, #0
 8001068:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800106a:	2300      	movs	r3, #0
 800106c:	61fb      	str	r3, [r7, #28]
 800106e:	e165      	b.n	800133c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001070:	2201      	movs	r2, #1
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	fa02 f303 	lsl.w	r3, r2, r3
 8001078:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	697a      	ldr	r2, [r7, #20]
 8001080:	4013      	ands	r3, r2
 8001082:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001084:	693a      	ldr	r2, [r7, #16]
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	429a      	cmp	r2, r3
 800108a:	f040 8154 	bne.w	8001336 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	f003 0303 	and.w	r3, r3, #3
 8001096:	2b01      	cmp	r3, #1
 8001098:	d005      	beq.n	80010a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010a2:	2b02      	cmp	r3, #2
 80010a4:	d130      	bne.n	8001108 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	689b      	ldr	r3, [r3, #8]
 80010aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010ac:	69fb      	ldr	r3, [r7, #28]
 80010ae:	005b      	lsls	r3, r3, #1
 80010b0:	2203      	movs	r2, #3
 80010b2:	fa02 f303 	lsl.w	r3, r2, r3
 80010b6:	43db      	mvns	r3, r3
 80010b8:	69ba      	ldr	r2, [r7, #24]
 80010ba:	4013      	ands	r3, r2
 80010bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	68da      	ldr	r2, [r3, #12]
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	005b      	lsls	r3, r3, #1
 80010c6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	69ba      	ldr	r2, [r7, #24]
 80010d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010dc:	2201      	movs	r2, #1
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	fa02 f303 	lsl.w	r3, r2, r3
 80010e4:	43db      	mvns	r3, r3
 80010e6:	69ba      	ldr	r2, [r7, #24]
 80010e8:	4013      	ands	r3, r2
 80010ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	091b      	lsrs	r3, r3, #4
 80010f2:	f003 0201 	and.w	r2, r3, #1
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	fa02 f303 	lsl.w	r3, r2, r3
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	4313      	orrs	r3, r2
 8001100:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	69ba      	ldr	r2, [r7, #24]
 8001106:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	f003 0303 	and.w	r3, r3, #3
 8001110:	2b03      	cmp	r3, #3
 8001112:	d017      	beq.n	8001144 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	68db      	ldr	r3, [r3, #12]
 8001118:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	2203      	movs	r2, #3
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	43db      	mvns	r3, r3
 8001126:	69ba      	ldr	r2, [r7, #24]
 8001128:	4013      	ands	r3, r2
 800112a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	689a      	ldr	r2, [r3, #8]
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	005b      	lsls	r3, r3, #1
 8001134:	fa02 f303 	lsl.w	r3, r2, r3
 8001138:	69ba      	ldr	r2, [r7, #24]
 800113a:	4313      	orrs	r3, r2
 800113c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	69ba      	ldr	r2, [r7, #24]
 8001142:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f003 0303 	and.w	r3, r3, #3
 800114c:	2b02      	cmp	r3, #2
 800114e:	d123      	bne.n	8001198 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	08da      	lsrs	r2, r3, #3
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	3208      	adds	r2, #8
 8001158:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800115c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	f003 0307 	and.w	r3, r3, #7
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	220f      	movs	r2, #15
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	43db      	mvns	r3, r3
 800116e:	69ba      	ldr	r2, [r7, #24]
 8001170:	4013      	ands	r3, r2
 8001172:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	691a      	ldr	r2, [r3, #16]
 8001178:	69fb      	ldr	r3, [r7, #28]
 800117a:	f003 0307 	and.w	r3, r3, #7
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	fa02 f303 	lsl.w	r3, r2, r3
 8001184:	69ba      	ldr	r2, [r7, #24]
 8001186:	4313      	orrs	r3, r2
 8001188:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	08da      	lsrs	r2, r3, #3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	3208      	adds	r2, #8
 8001192:	69b9      	ldr	r1, [r7, #24]
 8001194:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	005b      	lsls	r3, r3, #1
 80011a2:	2203      	movs	r2, #3
 80011a4:	fa02 f303 	lsl.w	r3, r2, r3
 80011a8:	43db      	mvns	r3, r3
 80011aa:	69ba      	ldr	r2, [r7, #24]
 80011ac:	4013      	ands	r3, r2
 80011ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f003 0203 	and.w	r2, r3, #3
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	fa02 f303 	lsl.w	r3, r2, r3
 80011c0:	69ba      	ldr	r2, [r7, #24]
 80011c2:	4313      	orrs	r3, r2
 80011c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	69ba      	ldr	r2, [r7, #24]
 80011ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	f000 80ae 	beq.w	8001336 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	60fb      	str	r3, [r7, #12]
 80011de:	4b5d      	ldr	r3, [pc, #372]	; (8001354 <HAL_GPIO_Init+0x300>)
 80011e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011e2:	4a5c      	ldr	r2, [pc, #368]	; (8001354 <HAL_GPIO_Init+0x300>)
 80011e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011e8:	6453      	str	r3, [r2, #68]	; 0x44
 80011ea:	4b5a      	ldr	r3, [pc, #360]	; (8001354 <HAL_GPIO_Init+0x300>)
 80011ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011f6:	4a58      	ldr	r2, [pc, #352]	; (8001358 <HAL_GPIO_Init+0x304>)
 80011f8:	69fb      	ldr	r3, [r7, #28]
 80011fa:	089b      	lsrs	r3, r3, #2
 80011fc:	3302      	adds	r3, #2
 80011fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001202:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	f003 0303 	and.w	r3, r3, #3
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	220f      	movs	r2, #15
 800120e:	fa02 f303 	lsl.w	r3, r2, r3
 8001212:	43db      	mvns	r3, r3
 8001214:	69ba      	ldr	r2, [r7, #24]
 8001216:	4013      	ands	r3, r2
 8001218:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4a4f      	ldr	r2, [pc, #316]	; (800135c <HAL_GPIO_Init+0x308>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d025      	beq.n	800126e <HAL_GPIO_Init+0x21a>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	4a4e      	ldr	r2, [pc, #312]	; (8001360 <HAL_GPIO_Init+0x30c>)
 8001226:	4293      	cmp	r3, r2
 8001228:	d01f      	beq.n	800126a <HAL_GPIO_Init+0x216>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	4a4d      	ldr	r2, [pc, #308]	; (8001364 <HAL_GPIO_Init+0x310>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d019      	beq.n	8001266 <HAL_GPIO_Init+0x212>
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	4a4c      	ldr	r2, [pc, #304]	; (8001368 <HAL_GPIO_Init+0x314>)
 8001236:	4293      	cmp	r3, r2
 8001238:	d013      	beq.n	8001262 <HAL_GPIO_Init+0x20e>
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	4a4b      	ldr	r2, [pc, #300]	; (800136c <HAL_GPIO_Init+0x318>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d00d      	beq.n	800125e <HAL_GPIO_Init+0x20a>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4a4a      	ldr	r2, [pc, #296]	; (8001370 <HAL_GPIO_Init+0x31c>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d007      	beq.n	800125a <HAL_GPIO_Init+0x206>
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	4a49      	ldr	r2, [pc, #292]	; (8001374 <HAL_GPIO_Init+0x320>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d101      	bne.n	8001256 <HAL_GPIO_Init+0x202>
 8001252:	2306      	movs	r3, #6
 8001254:	e00c      	b.n	8001270 <HAL_GPIO_Init+0x21c>
 8001256:	2307      	movs	r3, #7
 8001258:	e00a      	b.n	8001270 <HAL_GPIO_Init+0x21c>
 800125a:	2305      	movs	r3, #5
 800125c:	e008      	b.n	8001270 <HAL_GPIO_Init+0x21c>
 800125e:	2304      	movs	r3, #4
 8001260:	e006      	b.n	8001270 <HAL_GPIO_Init+0x21c>
 8001262:	2303      	movs	r3, #3
 8001264:	e004      	b.n	8001270 <HAL_GPIO_Init+0x21c>
 8001266:	2302      	movs	r3, #2
 8001268:	e002      	b.n	8001270 <HAL_GPIO_Init+0x21c>
 800126a:	2301      	movs	r3, #1
 800126c:	e000      	b.n	8001270 <HAL_GPIO_Init+0x21c>
 800126e:	2300      	movs	r3, #0
 8001270:	69fa      	ldr	r2, [r7, #28]
 8001272:	f002 0203 	and.w	r2, r2, #3
 8001276:	0092      	lsls	r2, r2, #2
 8001278:	4093      	lsls	r3, r2
 800127a:	69ba      	ldr	r2, [r7, #24]
 800127c:	4313      	orrs	r3, r2
 800127e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001280:	4935      	ldr	r1, [pc, #212]	; (8001358 <HAL_GPIO_Init+0x304>)
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	089b      	lsrs	r3, r3, #2
 8001286:	3302      	adds	r3, #2
 8001288:	69ba      	ldr	r2, [r7, #24]
 800128a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800128e:	4b3a      	ldr	r3, [pc, #232]	; (8001378 <HAL_GPIO_Init+0x324>)
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001294:	693b      	ldr	r3, [r7, #16]
 8001296:	43db      	mvns	r3, r3
 8001298:	69ba      	ldr	r2, [r7, #24]
 800129a:	4013      	ands	r3, r2
 800129c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d003      	beq.n	80012b2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80012aa:	69ba      	ldr	r2, [r7, #24]
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	4313      	orrs	r3, r2
 80012b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012b2:	4a31      	ldr	r2, [pc, #196]	; (8001378 <HAL_GPIO_Init+0x324>)
 80012b4:	69bb      	ldr	r3, [r7, #24]
 80012b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012b8:	4b2f      	ldr	r3, [pc, #188]	; (8001378 <HAL_GPIO_Init+0x324>)
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012be:	693b      	ldr	r3, [r7, #16]
 80012c0:	43db      	mvns	r3, r3
 80012c2:	69ba      	ldr	r2, [r7, #24]
 80012c4:	4013      	ands	r3, r2
 80012c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d003      	beq.n	80012dc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80012d4:	69ba      	ldr	r2, [r7, #24]
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	4313      	orrs	r3, r2
 80012da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012dc:	4a26      	ldr	r2, [pc, #152]	; (8001378 <HAL_GPIO_Init+0x324>)
 80012de:	69bb      	ldr	r3, [r7, #24]
 80012e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80012e2:	4b25      	ldr	r3, [pc, #148]	; (8001378 <HAL_GPIO_Init+0x324>)
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	43db      	mvns	r3, r3
 80012ec:	69ba      	ldr	r2, [r7, #24]
 80012ee:	4013      	ands	r3, r2
 80012f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d003      	beq.n	8001306 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80012fe:	69ba      	ldr	r2, [r7, #24]
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	4313      	orrs	r3, r2
 8001304:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001306:	4a1c      	ldr	r2, [pc, #112]	; (8001378 <HAL_GPIO_Init+0x324>)
 8001308:	69bb      	ldr	r3, [r7, #24]
 800130a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800130c:	4b1a      	ldr	r3, [pc, #104]	; (8001378 <HAL_GPIO_Init+0x324>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	43db      	mvns	r3, r3
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	4013      	ands	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001324:	2b00      	cmp	r3, #0
 8001326:	d003      	beq.n	8001330 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	4313      	orrs	r3, r2
 800132e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001330:	4a11      	ldr	r2, [pc, #68]	; (8001378 <HAL_GPIO_Init+0x324>)
 8001332:	69bb      	ldr	r3, [r7, #24]
 8001334:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001336:	69fb      	ldr	r3, [r7, #28]
 8001338:	3301      	adds	r3, #1
 800133a:	61fb      	str	r3, [r7, #28]
 800133c:	69fb      	ldr	r3, [r7, #28]
 800133e:	2b0f      	cmp	r3, #15
 8001340:	f67f ae96 	bls.w	8001070 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001344:	bf00      	nop
 8001346:	bf00      	nop
 8001348:	3724      	adds	r7, #36	; 0x24
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	40023800 	.word	0x40023800
 8001358:	40013800 	.word	0x40013800
 800135c:	40020000 	.word	0x40020000
 8001360:	40020400 	.word	0x40020400
 8001364:	40020800 	.word	0x40020800
 8001368:	40020c00 	.word	0x40020c00
 800136c:	40021000 	.word	0x40021000
 8001370:	40021400 	.word	0x40021400
 8001374:	40021800 	.word	0x40021800
 8001378:	40013c00 	.word	0x40013c00

0800137c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	460b      	mov	r3, r1
 8001386:	807b      	strh	r3, [r7, #2]
 8001388:	4613      	mov	r3, r2
 800138a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800138c:	787b      	ldrb	r3, [r7, #1]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d003      	beq.n	800139a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001392:	887a      	ldrh	r2, [r7, #2]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001398:	e003      	b.n	80013a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800139a:	887b      	ldrh	r3, [r7, #2]
 800139c:	041a      	lsls	r2, r3, #16
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	619a      	str	r2, [r3, #24]
}
 80013a2:	bf00      	nop
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr

080013ae <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013ae:	b480      	push	{r7}
 80013b0:	b085      	sub	sp, #20
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	6078      	str	r0, [r7, #4]
 80013b6:	460b      	mov	r3, r1
 80013b8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	695b      	ldr	r3, [r3, #20]
 80013be:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80013c0:	887a      	ldrh	r2, [r7, #2]
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	4013      	ands	r3, r2
 80013c6:	041a      	lsls	r2, r3, #16
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	43d9      	mvns	r1, r3
 80013cc:	887b      	ldrh	r3, [r7, #2]
 80013ce:	400b      	ands	r3, r1
 80013d0:	431a      	orrs	r2, r3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	619a      	str	r2, [r3, #24]
}
 80013d6:	bf00      	nop
 80013d8:	3714      	adds	r7, #20
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
	...

080013e4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80013ea:	2300      	movs	r3, #0
 80013ec:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80013ee:	2300      	movs	r3, #0
 80013f0:	603b      	str	r3, [r7, #0]
 80013f2:	4b20      	ldr	r3, [pc, #128]	; (8001474 <HAL_PWREx_EnableOverDrive+0x90>)
 80013f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f6:	4a1f      	ldr	r2, [pc, #124]	; (8001474 <HAL_PWREx_EnableOverDrive+0x90>)
 80013f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013fc:	6413      	str	r3, [r2, #64]	; 0x40
 80013fe:	4b1d      	ldr	r3, [pc, #116]	; (8001474 <HAL_PWREx_EnableOverDrive+0x90>)
 8001400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001402:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001406:	603b      	str	r3, [r7, #0]
 8001408:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800140a:	4b1b      	ldr	r3, [pc, #108]	; (8001478 <HAL_PWREx_EnableOverDrive+0x94>)
 800140c:	2201      	movs	r2, #1
 800140e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001410:	f7ff fc4c 	bl	8000cac <HAL_GetTick>
 8001414:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001416:	e009      	b.n	800142c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001418:	f7ff fc48 	bl	8000cac <HAL_GetTick>
 800141c:	4602      	mov	r2, r0
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001426:	d901      	bls.n	800142c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001428:	2303      	movs	r3, #3
 800142a:	e01f      	b.n	800146c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800142c:	4b13      	ldr	r3, [pc, #76]	; (800147c <HAL_PWREx_EnableOverDrive+0x98>)
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001434:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001438:	d1ee      	bne.n	8001418 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800143a:	4b11      	ldr	r3, [pc, #68]	; (8001480 <HAL_PWREx_EnableOverDrive+0x9c>)
 800143c:	2201      	movs	r2, #1
 800143e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001440:	f7ff fc34 	bl	8000cac <HAL_GetTick>
 8001444:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001446:	e009      	b.n	800145c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001448:	f7ff fc30 	bl	8000cac <HAL_GetTick>
 800144c:	4602      	mov	r2, r0
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001456:	d901      	bls.n	800145c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001458:	2303      	movs	r3, #3
 800145a:	e007      	b.n	800146c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800145c:	4b07      	ldr	r3, [pc, #28]	; (800147c <HAL_PWREx_EnableOverDrive+0x98>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001464:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001468:	d1ee      	bne.n	8001448 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40023800 	.word	0x40023800
 8001478:	420e0040 	.word	0x420e0040
 800147c:	40007000 	.word	0x40007000
 8001480:	420e0044 	.word	0x420e0044

08001484 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d101      	bne.n	8001498 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001494:	2301      	movs	r3, #1
 8001496:	e0cc      	b.n	8001632 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001498:	4b68      	ldr	r3, [pc, #416]	; (800163c <HAL_RCC_ClockConfig+0x1b8>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f003 030f 	and.w	r3, r3, #15
 80014a0:	683a      	ldr	r2, [r7, #0]
 80014a2:	429a      	cmp	r2, r3
 80014a4:	d90c      	bls.n	80014c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014a6:	4b65      	ldr	r3, [pc, #404]	; (800163c <HAL_RCC_ClockConfig+0x1b8>)
 80014a8:	683a      	ldr	r2, [r7, #0]
 80014aa:	b2d2      	uxtb	r2, r2
 80014ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014ae:	4b63      	ldr	r3, [pc, #396]	; (800163c <HAL_RCC_ClockConfig+0x1b8>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f003 030f 	and.w	r3, r3, #15
 80014b6:	683a      	ldr	r2, [r7, #0]
 80014b8:	429a      	cmp	r2, r3
 80014ba:	d001      	beq.n	80014c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80014bc:	2301      	movs	r3, #1
 80014be:	e0b8      	b.n	8001632 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f003 0302 	and.w	r3, r3, #2
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d020      	beq.n	800150e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f003 0304 	and.w	r3, r3, #4
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d005      	beq.n	80014e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014d8:	4b59      	ldr	r3, [pc, #356]	; (8001640 <HAL_RCC_ClockConfig+0x1bc>)
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	4a58      	ldr	r2, [pc, #352]	; (8001640 <HAL_RCC_ClockConfig+0x1bc>)
 80014de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80014e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f003 0308 	and.w	r3, r3, #8
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d005      	beq.n	80014fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014f0:	4b53      	ldr	r3, [pc, #332]	; (8001640 <HAL_RCC_ClockConfig+0x1bc>)
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	4a52      	ldr	r2, [pc, #328]	; (8001640 <HAL_RCC_ClockConfig+0x1bc>)
 80014f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80014fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014fc:	4b50      	ldr	r3, [pc, #320]	; (8001640 <HAL_RCC_ClockConfig+0x1bc>)
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	494d      	ldr	r1, [pc, #308]	; (8001640 <HAL_RCC_ClockConfig+0x1bc>)
 800150a:	4313      	orrs	r3, r2
 800150c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	2b00      	cmp	r3, #0
 8001518:	d044      	beq.n	80015a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	2b01      	cmp	r3, #1
 8001520:	d107      	bne.n	8001532 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001522:	4b47      	ldr	r3, [pc, #284]	; (8001640 <HAL_RCC_ClockConfig+0x1bc>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800152a:	2b00      	cmp	r3, #0
 800152c:	d119      	bne.n	8001562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800152e:	2301      	movs	r3, #1
 8001530:	e07f      	b.n	8001632 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	2b02      	cmp	r3, #2
 8001538:	d003      	beq.n	8001542 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800153e:	2b03      	cmp	r3, #3
 8001540:	d107      	bne.n	8001552 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001542:	4b3f      	ldr	r3, [pc, #252]	; (8001640 <HAL_RCC_ClockConfig+0x1bc>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d109      	bne.n	8001562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800154e:	2301      	movs	r3, #1
 8001550:	e06f      	b.n	8001632 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001552:	4b3b      	ldr	r3, [pc, #236]	; (8001640 <HAL_RCC_ClockConfig+0x1bc>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0302 	and.w	r3, r3, #2
 800155a:	2b00      	cmp	r3, #0
 800155c:	d101      	bne.n	8001562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800155e:	2301      	movs	r3, #1
 8001560:	e067      	b.n	8001632 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001562:	4b37      	ldr	r3, [pc, #220]	; (8001640 <HAL_RCC_ClockConfig+0x1bc>)
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	f023 0203 	bic.w	r2, r3, #3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	4934      	ldr	r1, [pc, #208]	; (8001640 <HAL_RCC_ClockConfig+0x1bc>)
 8001570:	4313      	orrs	r3, r2
 8001572:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001574:	f7ff fb9a 	bl	8000cac <HAL_GetTick>
 8001578:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800157a:	e00a      	b.n	8001592 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800157c:	f7ff fb96 	bl	8000cac <HAL_GetTick>
 8001580:	4602      	mov	r2, r0
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	f241 3288 	movw	r2, #5000	; 0x1388
 800158a:	4293      	cmp	r3, r2
 800158c:	d901      	bls.n	8001592 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e04f      	b.n	8001632 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001592:	4b2b      	ldr	r3, [pc, #172]	; (8001640 <HAL_RCC_ClockConfig+0x1bc>)
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	f003 020c 	and.w	r2, r3, #12
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d1eb      	bne.n	800157c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80015a4:	4b25      	ldr	r3, [pc, #148]	; (800163c <HAL_RCC_ClockConfig+0x1b8>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f003 030f 	and.w	r3, r3, #15
 80015ac:	683a      	ldr	r2, [r7, #0]
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d20c      	bcs.n	80015cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015b2:	4b22      	ldr	r3, [pc, #136]	; (800163c <HAL_RCC_ClockConfig+0x1b8>)
 80015b4:	683a      	ldr	r2, [r7, #0]
 80015b6:	b2d2      	uxtb	r2, r2
 80015b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015ba:	4b20      	ldr	r3, [pc, #128]	; (800163c <HAL_RCC_ClockConfig+0x1b8>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 030f 	and.w	r3, r3, #15
 80015c2:	683a      	ldr	r2, [r7, #0]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d001      	beq.n	80015cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80015c8:	2301      	movs	r3, #1
 80015ca:	e032      	b.n	8001632 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f003 0304 	and.w	r3, r3, #4
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d008      	beq.n	80015ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015d8:	4b19      	ldr	r3, [pc, #100]	; (8001640 <HAL_RCC_ClockConfig+0x1bc>)
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	68db      	ldr	r3, [r3, #12]
 80015e4:	4916      	ldr	r1, [pc, #88]	; (8001640 <HAL_RCC_ClockConfig+0x1bc>)
 80015e6:	4313      	orrs	r3, r2
 80015e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 0308 	and.w	r3, r3, #8
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d009      	beq.n	800160a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015f6:	4b12      	ldr	r3, [pc, #72]	; (8001640 <HAL_RCC_ClockConfig+0x1bc>)
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	691b      	ldr	r3, [r3, #16]
 8001602:	00db      	lsls	r3, r3, #3
 8001604:	490e      	ldr	r1, [pc, #56]	; (8001640 <HAL_RCC_ClockConfig+0x1bc>)
 8001606:	4313      	orrs	r3, r2
 8001608:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800160a:	f000 f855 	bl	80016b8 <HAL_RCC_GetSysClockFreq>
 800160e:	4602      	mov	r2, r0
 8001610:	4b0b      	ldr	r3, [pc, #44]	; (8001640 <HAL_RCC_ClockConfig+0x1bc>)
 8001612:	689b      	ldr	r3, [r3, #8]
 8001614:	091b      	lsrs	r3, r3, #4
 8001616:	f003 030f 	and.w	r3, r3, #15
 800161a:	490a      	ldr	r1, [pc, #40]	; (8001644 <HAL_RCC_ClockConfig+0x1c0>)
 800161c:	5ccb      	ldrb	r3, [r1, r3]
 800161e:	fa22 f303 	lsr.w	r3, r2, r3
 8001622:	4a09      	ldr	r2, [pc, #36]	; (8001648 <HAL_RCC_ClockConfig+0x1c4>)
 8001624:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001626:	4b09      	ldr	r3, [pc, #36]	; (800164c <HAL_RCC_ClockConfig+0x1c8>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4618      	mov	r0, r3
 800162c:	f7ff fafa 	bl	8000c24 <HAL_InitTick>

  return HAL_OK;
 8001630:	2300      	movs	r3, #0
}
 8001632:	4618      	mov	r0, r3
 8001634:	3710      	adds	r7, #16
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	40023c00 	.word	0x40023c00
 8001640:	40023800 	.word	0x40023800
 8001644:	08003fd4 	.word	0x08003fd4
 8001648:	2000000c 	.word	0x2000000c
 800164c:	20000010 	.word	0x20000010

08001650 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001654:	4b03      	ldr	r3, [pc, #12]	; (8001664 <HAL_RCC_GetHCLKFreq+0x14>)
 8001656:	681b      	ldr	r3, [r3, #0]
}
 8001658:	4618      	mov	r0, r3
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	2000000c 	.word	0x2000000c

08001668 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800166c:	f7ff fff0 	bl	8001650 <HAL_RCC_GetHCLKFreq>
 8001670:	4602      	mov	r2, r0
 8001672:	4b05      	ldr	r3, [pc, #20]	; (8001688 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	0a9b      	lsrs	r3, r3, #10
 8001678:	f003 0307 	and.w	r3, r3, #7
 800167c:	4903      	ldr	r1, [pc, #12]	; (800168c <HAL_RCC_GetPCLK1Freq+0x24>)
 800167e:	5ccb      	ldrb	r3, [r1, r3]
 8001680:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001684:	4618      	mov	r0, r3
 8001686:	bd80      	pop	{r7, pc}
 8001688:	40023800 	.word	0x40023800
 800168c:	08003fe4 	.word	0x08003fe4

08001690 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001694:	f7ff ffdc 	bl	8001650 <HAL_RCC_GetHCLKFreq>
 8001698:	4602      	mov	r2, r0
 800169a:	4b05      	ldr	r3, [pc, #20]	; (80016b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	0b5b      	lsrs	r3, r3, #13
 80016a0:	f003 0307 	and.w	r3, r3, #7
 80016a4:	4903      	ldr	r1, [pc, #12]	; (80016b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80016a6:	5ccb      	ldrb	r3, [r1, r3]
 80016a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80016ac:	4618      	mov	r0, r3
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	40023800 	.word	0x40023800
 80016b4:	08003fe4 	.word	0x08003fe4

080016b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016bc:	b0ae      	sub	sp, #184	; 0xb8
 80016be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80016c0:	2300      	movs	r3, #0
 80016c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80016c6:	2300      	movs	r3, #0
 80016c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80016cc:	2300      	movs	r3, #0
 80016ce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80016d2:	2300      	movs	r3, #0
 80016d4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80016d8:	2300      	movs	r3, #0
 80016da:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016de:	4bcb      	ldr	r3, [pc, #812]	; (8001a0c <HAL_RCC_GetSysClockFreq+0x354>)
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	f003 030c 	and.w	r3, r3, #12
 80016e6:	2b0c      	cmp	r3, #12
 80016e8:	f200 8206 	bhi.w	8001af8 <HAL_RCC_GetSysClockFreq+0x440>
 80016ec:	a201      	add	r2, pc, #4	; (adr r2, 80016f4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80016ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016f2:	bf00      	nop
 80016f4:	08001729 	.word	0x08001729
 80016f8:	08001af9 	.word	0x08001af9
 80016fc:	08001af9 	.word	0x08001af9
 8001700:	08001af9 	.word	0x08001af9
 8001704:	08001731 	.word	0x08001731
 8001708:	08001af9 	.word	0x08001af9
 800170c:	08001af9 	.word	0x08001af9
 8001710:	08001af9 	.word	0x08001af9
 8001714:	08001739 	.word	0x08001739
 8001718:	08001af9 	.word	0x08001af9
 800171c:	08001af9 	.word	0x08001af9
 8001720:	08001af9 	.word	0x08001af9
 8001724:	08001929 	.word	0x08001929
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001728:	4bb9      	ldr	r3, [pc, #740]	; (8001a10 <HAL_RCC_GetSysClockFreq+0x358>)
 800172a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800172e:	e1e7      	b.n	8001b00 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001730:	4bb8      	ldr	r3, [pc, #736]	; (8001a14 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001732:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001736:	e1e3      	b.n	8001b00 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001738:	4bb4      	ldr	r3, [pc, #720]	; (8001a0c <HAL_RCC_GetSysClockFreq+0x354>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001740:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001744:	4bb1      	ldr	r3, [pc, #708]	; (8001a0c <HAL_RCC_GetSysClockFreq+0x354>)
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800174c:	2b00      	cmp	r3, #0
 800174e:	d071      	beq.n	8001834 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001750:	4bae      	ldr	r3, [pc, #696]	; (8001a0c <HAL_RCC_GetSysClockFreq+0x354>)
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	099b      	lsrs	r3, r3, #6
 8001756:	2200      	movs	r2, #0
 8001758:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800175c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001760:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001764:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001768:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800176c:	2300      	movs	r3, #0
 800176e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001772:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001776:	4622      	mov	r2, r4
 8001778:	462b      	mov	r3, r5
 800177a:	f04f 0000 	mov.w	r0, #0
 800177e:	f04f 0100 	mov.w	r1, #0
 8001782:	0159      	lsls	r1, r3, #5
 8001784:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001788:	0150      	lsls	r0, r2, #5
 800178a:	4602      	mov	r2, r0
 800178c:	460b      	mov	r3, r1
 800178e:	4621      	mov	r1, r4
 8001790:	1a51      	subs	r1, r2, r1
 8001792:	6439      	str	r1, [r7, #64]	; 0x40
 8001794:	4629      	mov	r1, r5
 8001796:	eb63 0301 	sbc.w	r3, r3, r1
 800179a:	647b      	str	r3, [r7, #68]	; 0x44
 800179c:	f04f 0200 	mov.w	r2, #0
 80017a0:	f04f 0300 	mov.w	r3, #0
 80017a4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80017a8:	4649      	mov	r1, r9
 80017aa:	018b      	lsls	r3, r1, #6
 80017ac:	4641      	mov	r1, r8
 80017ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80017b2:	4641      	mov	r1, r8
 80017b4:	018a      	lsls	r2, r1, #6
 80017b6:	4641      	mov	r1, r8
 80017b8:	1a51      	subs	r1, r2, r1
 80017ba:	63b9      	str	r1, [r7, #56]	; 0x38
 80017bc:	4649      	mov	r1, r9
 80017be:	eb63 0301 	sbc.w	r3, r3, r1
 80017c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80017c4:	f04f 0200 	mov.w	r2, #0
 80017c8:	f04f 0300 	mov.w	r3, #0
 80017cc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80017d0:	4649      	mov	r1, r9
 80017d2:	00cb      	lsls	r3, r1, #3
 80017d4:	4641      	mov	r1, r8
 80017d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80017da:	4641      	mov	r1, r8
 80017dc:	00ca      	lsls	r2, r1, #3
 80017de:	4610      	mov	r0, r2
 80017e0:	4619      	mov	r1, r3
 80017e2:	4603      	mov	r3, r0
 80017e4:	4622      	mov	r2, r4
 80017e6:	189b      	adds	r3, r3, r2
 80017e8:	633b      	str	r3, [r7, #48]	; 0x30
 80017ea:	462b      	mov	r3, r5
 80017ec:	460a      	mov	r2, r1
 80017ee:	eb42 0303 	adc.w	r3, r2, r3
 80017f2:	637b      	str	r3, [r7, #52]	; 0x34
 80017f4:	f04f 0200 	mov.w	r2, #0
 80017f8:	f04f 0300 	mov.w	r3, #0
 80017fc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001800:	4629      	mov	r1, r5
 8001802:	024b      	lsls	r3, r1, #9
 8001804:	4621      	mov	r1, r4
 8001806:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800180a:	4621      	mov	r1, r4
 800180c:	024a      	lsls	r2, r1, #9
 800180e:	4610      	mov	r0, r2
 8001810:	4619      	mov	r1, r3
 8001812:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001816:	2200      	movs	r2, #0
 8001818:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800181c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001820:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001824:	f7fe fd44 	bl	80002b0 <__aeabi_uldivmod>
 8001828:	4602      	mov	r2, r0
 800182a:	460b      	mov	r3, r1
 800182c:	4613      	mov	r3, r2
 800182e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001832:	e067      	b.n	8001904 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001834:	4b75      	ldr	r3, [pc, #468]	; (8001a0c <HAL_RCC_GetSysClockFreq+0x354>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	099b      	lsrs	r3, r3, #6
 800183a:	2200      	movs	r2, #0
 800183c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001840:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001844:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001848:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800184c:	67bb      	str	r3, [r7, #120]	; 0x78
 800184e:	2300      	movs	r3, #0
 8001850:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001852:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001856:	4622      	mov	r2, r4
 8001858:	462b      	mov	r3, r5
 800185a:	f04f 0000 	mov.w	r0, #0
 800185e:	f04f 0100 	mov.w	r1, #0
 8001862:	0159      	lsls	r1, r3, #5
 8001864:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001868:	0150      	lsls	r0, r2, #5
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	4621      	mov	r1, r4
 8001870:	1a51      	subs	r1, r2, r1
 8001872:	62b9      	str	r1, [r7, #40]	; 0x28
 8001874:	4629      	mov	r1, r5
 8001876:	eb63 0301 	sbc.w	r3, r3, r1
 800187a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800187c:	f04f 0200 	mov.w	r2, #0
 8001880:	f04f 0300 	mov.w	r3, #0
 8001884:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001888:	4649      	mov	r1, r9
 800188a:	018b      	lsls	r3, r1, #6
 800188c:	4641      	mov	r1, r8
 800188e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001892:	4641      	mov	r1, r8
 8001894:	018a      	lsls	r2, r1, #6
 8001896:	4641      	mov	r1, r8
 8001898:	ebb2 0a01 	subs.w	sl, r2, r1
 800189c:	4649      	mov	r1, r9
 800189e:	eb63 0b01 	sbc.w	fp, r3, r1
 80018a2:	f04f 0200 	mov.w	r2, #0
 80018a6:	f04f 0300 	mov.w	r3, #0
 80018aa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80018ae:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80018b2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80018b6:	4692      	mov	sl, r2
 80018b8:	469b      	mov	fp, r3
 80018ba:	4623      	mov	r3, r4
 80018bc:	eb1a 0303 	adds.w	r3, sl, r3
 80018c0:	623b      	str	r3, [r7, #32]
 80018c2:	462b      	mov	r3, r5
 80018c4:	eb4b 0303 	adc.w	r3, fp, r3
 80018c8:	627b      	str	r3, [r7, #36]	; 0x24
 80018ca:	f04f 0200 	mov.w	r2, #0
 80018ce:	f04f 0300 	mov.w	r3, #0
 80018d2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80018d6:	4629      	mov	r1, r5
 80018d8:	028b      	lsls	r3, r1, #10
 80018da:	4621      	mov	r1, r4
 80018dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80018e0:	4621      	mov	r1, r4
 80018e2:	028a      	lsls	r2, r1, #10
 80018e4:	4610      	mov	r0, r2
 80018e6:	4619      	mov	r1, r3
 80018e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80018ec:	2200      	movs	r2, #0
 80018ee:	673b      	str	r3, [r7, #112]	; 0x70
 80018f0:	677a      	str	r2, [r7, #116]	; 0x74
 80018f2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80018f6:	f7fe fcdb 	bl	80002b0 <__aeabi_uldivmod>
 80018fa:	4602      	mov	r2, r0
 80018fc:	460b      	mov	r3, r1
 80018fe:	4613      	mov	r3, r2
 8001900:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001904:	4b41      	ldr	r3, [pc, #260]	; (8001a0c <HAL_RCC_GetSysClockFreq+0x354>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	0c1b      	lsrs	r3, r3, #16
 800190a:	f003 0303 	and.w	r3, r3, #3
 800190e:	3301      	adds	r3, #1
 8001910:	005b      	lsls	r3, r3, #1
 8001912:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8001916:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800191a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800191e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001922:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001926:	e0eb      	b.n	8001b00 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001928:	4b38      	ldr	r3, [pc, #224]	; (8001a0c <HAL_RCC_GetSysClockFreq+0x354>)
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001930:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001934:	4b35      	ldr	r3, [pc, #212]	; (8001a0c <HAL_RCC_GetSysClockFreq+0x354>)
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800193c:	2b00      	cmp	r3, #0
 800193e:	d06b      	beq.n	8001a18 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001940:	4b32      	ldr	r3, [pc, #200]	; (8001a0c <HAL_RCC_GetSysClockFreq+0x354>)
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	099b      	lsrs	r3, r3, #6
 8001946:	2200      	movs	r2, #0
 8001948:	66bb      	str	r3, [r7, #104]	; 0x68
 800194a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800194c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800194e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001952:	663b      	str	r3, [r7, #96]	; 0x60
 8001954:	2300      	movs	r3, #0
 8001956:	667b      	str	r3, [r7, #100]	; 0x64
 8001958:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800195c:	4622      	mov	r2, r4
 800195e:	462b      	mov	r3, r5
 8001960:	f04f 0000 	mov.w	r0, #0
 8001964:	f04f 0100 	mov.w	r1, #0
 8001968:	0159      	lsls	r1, r3, #5
 800196a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800196e:	0150      	lsls	r0, r2, #5
 8001970:	4602      	mov	r2, r0
 8001972:	460b      	mov	r3, r1
 8001974:	4621      	mov	r1, r4
 8001976:	1a51      	subs	r1, r2, r1
 8001978:	61b9      	str	r1, [r7, #24]
 800197a:	4629      	mov	r1, r5
 800197c:	eb63 0301 	sbc.w	r3, r3, r1
 8001980:	61fb      	str	r3, [r7, #28]
 8001982:	f04f 0200 	mov.w	r2, #0
 8001986:	f04f 0300 	mov.w	r3, #0
 800198a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800198e:	4659      	mov	r1, fp
 8001990:	018b      	lsls	r3, r1, #6
 8001992:	4651      	mov	r1, sl
 8001994:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001998:	4651      	mov	r1, sl
 800199a:	018a      	lsls	r2, r1, #6
 800199c:	4651      	mov	r1, sl
 800199e:	ebb2 0801 	subs.w	r8, r2, r1
 80019a2:	4659      	mov	r1, fp
 80019a4:	eb63 0901 	sbc.w	r9, r3, r1
 80019a8:	f04f 0200 	mov.w	r2, #0
 80019ac:	f04f 0300 	mov.w	r3, #0
 80019b0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80019b4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80019b8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80019bc:	4690      	mov	r8, r2
 80019be:	4699      	mov	r9, r3
 80019c0:	4623      	mov	r3, r4
 80019c2:	eb18 0303 	adds.w	r3, r8, r3
 80019c6:	613b      	str	r3, [r7, #16]
 80019c8:	462b      	mov	r3, r5
 80019ca:	eb49 0303 	adc.w	r3, r9, r3
 80019ce:	617b      	str	r3, [r7, #20]
 80019d0:	f04f 0200 	mov.w	r2, #0
 80019d4:	f04f 0300 	mov.w	r3, #0
 80019d8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80019dc:	4629      	mov	r1, r5
 80019de:	024b      	lsls	r3, r1, #9
 80019e0:	4621      	mov	r1, r4
 80019e2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80019e6:	4621      	mov	r1, r4
 80019e8:	024a      	lsls	r2, r1, #9
 80019ea:	4610      	mov	r0, r2
 80019ec:	4619      	mov	r1, r3
 80019ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80019f2:	2200      	movs	r2, #0
 80019f4:	65bb      	str	r3, [r7, #88]	; 0x58
 80019f6:	65fa      	str	r2, [r7, #92]	; 0x5c
 80019f8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80019fc:	f7fe fc58 	bl	80002b0 <__aeabi_uldivmod>
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	4613      	mov	r3, r2
 8001a06:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001a0a:	e065      	b.n	8001ad8 <HAL_RCC_GetSysClockFreq+0x420>
 8001a0c:	40023800 	.word	0x40023800
 8001a10:	00f42400 	.word	0x00f42400
 8001a14:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a18:	4b3d      	ldr	r3, [pc, #244]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x458>)
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	099b      	lsrs	r3, r3, #6
 8001a1e:	2200      	movs	r2, #0
 8001a20:	4618      	mov	r0, r3
 8001a22:	4611      	mov	r1, r2
 8001a24:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a28:	653b      	str	r3, [r7, #80]	; 0x50
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	657b      	str	r3, [r7, #84]	; 0x54
 8001a2e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001a32:	4642      	mov	r2, r8
 8001a34:	464b      	mov	r3, r9
 8001a36:	f04f 0000 	mov.w	r0, #0
 8001a3a:	f04f 0100 	mov.w	r1, #0
 8001a3e:	0159      	lsls	r1, r3, #5
 8001a40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a44:	0150      	lsls	r0, r2, #5
 8001a46:	4602      	mov	r2, r0
 8001a48:	460b      	mov	r3, r1
 8001a4a:	4641      	mov	r1, r8
 8001a4c:	1a51      	subs	r1, r2, r1
 8001a4e:	60b9      	str	r1, [r7, #8]
 8001a50:	4649      	mov	r1, r9
 8001a52:	eb63 0301 	sbc.w	r3, r3, r1
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	f04f 0200 	mov.w	r2, #0
 8001a5c:	f04f 0300 	mov.w	r3, #0
 8001a60:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001a64:	4659      	mov	r1, fp
 8001a66:	018b      	lsls	r3, r1, #6
 8001a68:	4651      	mov	r1, sl
 8001a6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a6e:	4651      	mov	r1, sl
 8001a70:	018a      	lsls	r2, r1, #6
 8001a72:	4651      	mov	r1, sl
 8001a74:	1a54      	subs	r4, r2, r1
 8001a76:	4659      	mov	r1, fp
 8001a78:	eb63 0501 	sbc.w	r5, r3, r1
 8001a7c:	f04f 0200 	mov.w	r2, #0
 8001a80:	f04f 0300 	mov.w	r3, #0
 8001a84:	00eb      	lsls	r3, r5, #3
 8001a86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a8a:	00e2      	lsls	r2, r4, #3
 8001a8c:	4614      	mov	r4, r2
 8001a8e:	461d      	mov	r5, r3
 8001a90:	4643      	mov	r3, r8
 8001a92:	18e3      	adds	r3, r4, r3
 8001a94:	603b      	str	r3, [r7, #0]
 8001a96:	464b      	mov	r3, r9
 8001a98:	eb45 0303 	adc.w	r3, r5, r3
 8001a9c:	607b      	str	r3, [r7, #4]
 8001a9e:	f04f 0200 	mov.w	r2, #0
 8001aa2:	f04f 0300 	mov.w	r3, #0
 8001aa6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001aaa:	4629      	mov	r1, r5
 8001aac:	028b      	lsls	r3, r1, #10
 8001aae:	4621      	mov	r1, r4
 8001ab0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ab4:	4621      	mov	r1, r4
 8001ab6:	028a      	lsls	r2, r1, #10
 8001ab8:	4610      	mov	r0, r2
 8001aba:	4619      	mov	r1, r3
 8001abc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	64bb      	str	r3, [r7, #72]	; 0x48
 8001ac4:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001ac6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001aca:	f7fe fbf1 	bl	80002b0 <__aeabi_uldivmod>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001ad8:	4b0d      	ldr	r3, [pc, #52]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x458>)
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	0f1b      	lsrs	r3, r3, #28
 8001ade:	f003 0307 	and.w	r3, r3, #7
 8001ae2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8001ae6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001aea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001aee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001af2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001af6:	e003      	b.n	8001b00 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001af8:	4b06      	ldr	r3, [pc, #24]	; (8001b14 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001afa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001afe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b00:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	37b8      	adds	r7, #184	; 0xb8
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b0e:	bf00      	nop
 8001b10:	40023800 	.word	0x40023800
 8001b14:	00f42400 	.word	0x00f42400

08001b18 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d101      	bne.n	8001b2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e28d      	b.n	8002046 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	f000 8083 	beq.w	8001c3e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001b38:	4b94      	ldr	r3, [pc, #592]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	f003 030c 	and.w	r3, r3, #12
 8001b40:	2b04      	cmp	r3, #4
 8001b42:	d019      	beq.n	8001b78 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001b44:	4b91      	ldr	r3, [pc, #580]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001b4c:	2b08      	cmp	r3, #8
 8001b4e:	d106      	bne.n	8001b5e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001b50:	4b8e      	ldr	r3, [pc, #568]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b58:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b5c:	d00c      	beq.n	8001b78 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b5e:	4b8b      	ldr	r3, [pc, #556]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001b66:	2b0c      	cmp	r3, #12
 8001b68:	d112      	bne.n	8001b90 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b6a:	4b88      	ldr	r3, [pc, #544]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b76:	d10b      	bne.n	8001b90 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b78:	4b84      	ldr	r3, [pc, #528]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d05b      	beq.n	8001c3c <HAL_RCC_OscConfig+0x124>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d157      	bne.n	8001c3c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e25a      	b.n	8002046 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b98:	d106      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x90>
 8001b9a:	4b7c      	ldr	r3, [pc, #496]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a7b      	ldr	r2, [pc, #492]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001ba0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ba4:	6013      	str	r3, [r2, #0]
 8001ba6:	e01d      	b.n	8001be4 <HAL_RCC_OscConfig+0xcc>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bb0:	d10c      	bne.n	8001bcc <HAL_RCC_OscConfig+0xb4>
 8001bb2:	4b76      	ldr	r3, [pc, #472]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a75      	ldr	r2, [pc, #468]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001bb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bbc:	6013      	str	r3, [r2, #0]
 8001bbe:	4b73      	ldr	r3, [pc, #460]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a72      	ldr	r2, [pc, #456]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001bc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bc8:	6013      	str	r3, [r2, #0]
 8001bca:	e00b      	b.n	8001be4 <HAL_RCC_OscConfig+0xcc>
 8001bcc:	4b6f      	ldr	r3, [pc, #444]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a6e      	ldr	r2, [pc, #440]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001bd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bd6:	6013      	str	r3, [r2, #0]
 8001bd8:	4b6c      	ldr	r3, [pc, #432]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a6b      	ldr	r2, [pc, #428]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001bde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001be2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d013      	beq.n	8001c14 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bec:	f7ff f85e 	bl	8000cac <HAL_GetTick>
 8001bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bf2:	e008      	b.n	8001c06 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bf4:	f7ff f85a 	bl	8000cac <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	2b64      	cmp	r3, #100	; 0x64
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e21f      	b.n	8002046 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c06:	4b61      	ldr	r3, [pc, #388]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d0f0      	beq.n	8001bf4 <HAL_RCC_OscConfig+0xdc>
 8001c12:	e014      	b.n	8001c3e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c14:	f7ff f84a 	bl	8000cac <HAL_GetTick>
 8001c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c1a:	e008      	b.n	8001c2e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c1c:	f7ff f846 	bl	8000cac <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	2b64      	cmp	r3, #100	; 0x64
 8001c28:	d901      	bls.n	8001c2e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e20b      	b.n	8002046 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c2e:	4b57      	ldr	r3, [pc, #348]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d1f0      	bne.n	8001c1c <HAL_RCC_OscConfig+0x104>
 8001c3a:	e000      	b.n	8001c3e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d06f      	beq.n	8001d2a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001c4a:	4b50      	ldr	r3, [pc, #320]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	f003 030c 	and.w	r3, r3, #12
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d017      	beq.n	8001c86 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001c56:	4b4d      	ldr	r3, [pc, #308]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001c5e:	2b08      	cmp	r3, #8
 8001c60:	d105      	bne.n	8001c6e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001c62:	4b4a      	ldr	r3, [pc, #296]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d00b      	beq.n	8001c86 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c6e:	4b47      	ldr	r3, [pc, #284]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001c76:	2b0c      	cmp	r3, #12
 8001c78:	d11c      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c7a:	4b44      	ldr	r3, [pc, #272]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d116      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c86:	4b41      	ldr	r3, [pc, #260]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0302 	and.w	r3, r3, #2
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d005      	beq.n	8001c9e <HAL_RCC_OscConfig+0x186>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	68db      	ldr	r3, [r3, #12]
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d001      	beq.n	8001c9e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e1d3      	b.n	8002046 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c9e:	4b3b      	ldr	r3, [pc, #236]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	691b      	ldr	r3, [r3, #16]
 8001caa:	00db      	lsls	r3, r3, #3
 8001cac:	4937      	ldr	r1, [pc, #220]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cb2:	e03a      	b.n	8001d2a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d020      	beq.n	8001cfe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cbc:	4b34      	ldr	r3, [pc, #208]	; (8001d90 <HAL_RCC_OscConfig+0x278>)
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cc2:	f7fe fff3 	bl	8000cac <HAL_GetTick>
 8001cc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc8:	e008      	b.n	8001cdc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cca:	f7fe ffef 	bl	8000cac <HAL_GetTick>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	2b02      	cmp	r3, #2
 8001cd6:	d901      	bls.n	8001cdc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001cd8:	2303      	movs	r3, #3
 8001cda:	e1b4      	b.n	8002046 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cdc:	4b2b      	ldr	r3, [pc, #172]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f003 0302 	and.w	r3, r3, #2
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d0f0      	beq.n	8001cca <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ce8:	4b28      	ldr	r3, [pc, #160]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	691b      	ldr	r3, [r3, #16]
 8001cf4:	00db      	lsls	r3, r3, #3
 8001cf6:	4925      	ldr	r1, [pc, #148]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	600b      	str	r3, [r1, #0]
 8001cfc:	e015      	b.n	8001d2a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cfe:	4b24      	ldr	r3, [pc, #144]	; (8001d90 <HAL_RCC_OscConfig+0x278>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d04:	f7fe ffd2 	bl	8000cac <HAL_GetTick>
 8001d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d0a:	e008      	b.n	8001d1e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d0c:	f7fe ffce 	bl	8000cac <HAL_GetTick>
 8001d10:	4602      	mov	r2, r0
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d901      	bls.n	8001d1e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e193      	b.n	8002046 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d1e:	4b1b      	ldr	r3, [pc, #108]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1f0      	bne.n	8001d0c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0308 	and.w	r3, r3, #8
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d036      	beq.n	8001da4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d016      	beq.n	8001d6c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d3e:	4b15      	ldr	r3, [pc, #84]	; (8001d94 <HAL_RCC_OscConfig+0x27c>)
 8001d40:	2201      	movs	r2, #1
 8001d42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d44:	f7fe ffb2 	bl	8000cac <HAL_GetTick>
 8001d48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d4a:	e008      	b.n	8001d5e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d4c:	f7fe ffae 	bl	8000cac <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e173      	b.n	8002046 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d5e:	4b0b      	ldr	r3, [pc, #44]	; (8001d8c <HAL_RCC_OscConfig+0x274>)
 8001d60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d0f0      	beq.n	8001d4c <HAL_RCC_OscConfig+0x234>
 8001d6a:	e01b      	b.n	8001da4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d6c:	4b09      	ldr	r3, [pc, #36]	; (8001d94 <HAL_RCC_OscConfig+0x27c>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d72:	f7fe ff9b 	bl	8000cac <HAL_GetTick>
 8001d76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d78:	e00e      	b.n	8001d98 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d7a:	f7fe ff97 	bl	8000cac <HAL_GetTick>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	1ad3      	subs	r3, r2, r3
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	d907      	bls.n	8001d98 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	e15c      	b.n	8002046 <HAL_RCC_OscConfig+0x52e>
 8001d8c:	40023800 	.word	0x40023800
 8001d90:	42470000 	.word	0x42470000
 8001d94:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d98:	4b8a      	ldr	r3, [pc, #552]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001d9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d9c:	f003 0302 	and.w	r3, r3, #2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d1ea      	bne.n	8001d7a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 0304 	and.w	r3, r3, #4
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	f000 8097 	beq.w	8001ee0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001db2:	2300      	movs	r3, #0
 8001db4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001db6:	4b83      	ldr	r3, [pc, #524]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d10f      	bne.n	8001de2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	60bb      	str	r3, [r7, #8]
 8001dc6:	4b7f      	ldr	r3, [pc, #508]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dca:	4a7e      	ldr	r2, [pc, #504]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001dcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dd0:	6413      	str	r3, [r2, #64]	; 0x40
 8001dd2:	4b7c      	ldr	r3, [pc, #496]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dda:	60bb      	str	r3, [r7, #8]
 8001ddc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dde:	2301      	movs	r3, #1
 8001de0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de2:	4b79      	ldr	r3, [pc, #484]	; (8001fc8 <HAL_RCC_OscConfig+0x4b0>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d118      	bne.n	8001e20 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dee:	4b76      	ldr	r3, [pc, #472]	; (8001fc8 <HAL_RCC_OscConfig+0x4b0>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a75      	ldr	r2, [pc, #468]	; (8001fc8 <HAL_RCC_OscConfig+0x4b0>)
 8001df4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001df8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dfa:	f7fe ff57 	bl	8000cac <HAL_GetTick>
 8001dfe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e00:	e008      	b.n	8001e14 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e02:	f7fe ff53 	bl	8000cac <HAL_GetTick>
 8001e06:	4602      	mov	r2, r0
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d901      	bls.n	8001e14 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e118      	b.n	8002046 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e14:	4b6c      	ldr	r3, [pc, #432]	; (8001fc8 <HAL_RCC_OscConfig+0x4b0>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d0f0      	beq.n	8001e02 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d106      	bne.n	8001e36 <HAL_RCC_OscConfig+0x31e>
 8001e28:	4b66      	ldr	r3, [pc, #408]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001e2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e2c:	4a65      	ldr	r2, [pc, #404]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001e2e:	f043 0301 	orr.w	r3, r3, #1
 8001e32:	6713      	str	r3, [r2, #112]	; 0x70
 8001e34:	e01c      	b.n	8001e70 <HAL_RCC_OscConfig+0x358>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	2b05      	cmp	r3, #5
 8001e3c:	d10c      	bne.n	8001e58 <HAL_RCC_OscConfig+0x340>
 8001e3e:	4b61      	ldr	r3, [pc, #388]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001e40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e42:	4a60      	ldr	r2, [pc, #384]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001e44:	f043 0304 	orr.w	r3, r3, #4
 8001e48:	6713      	str	r3, [r2, #112]	; 0x70
 8001e4a:	4b5e      	ldr	r3, [pc, #376]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001e4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e4e:	4a5d      	ldr	r2, [pc, #372]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001e50:	f043 0301 	orr.w	r3, r3, #1
 8001e54:	6713      	str	r3, [r2, #112]	; 0x70
 8001e56:	e00b      	b.n	8001e70 <HAL_RCC_OscConfig+0x358>
 8001e58:	4b5a      	ldr	r3, [pc, #360]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001e5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e5c:	4a59      	ldr	r2, [pc, #356]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001e5e:	f023 0301 	bic.w	r3, r3, #1
 8001e62:	6713      	str	r3, [r2, #112]	; 0x70
 8001e64:	4b57      	ldr	r3, [pc, #348]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001e66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e68:	4a56      	ldr	r2, [pc, #344]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001e6a:	f023 0304 	bic.w	r3, r3, #4
 8001e6e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d015      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e78:	f7fe ff18 	bl	8000cac <HAL_GetTick>
 8001e7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e7e:	e00a      	b.n	8001e96 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e80:	f7fe ff14 	bl	8000cac <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e0d7      	b.n	8002046 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e96:	4b4b      	ldr	r3, [pc, #300]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001e98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e9a:	f003 0302 	and.w	r3, r3, #2
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d0ee      	beq.n	8001e80 <HAL_RCC_OscConfig+0x368>
 8001ea2:	e014      	b.n	8001ece <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ea4:	f7fe ff02 	bl	8000cac <HAL_GetTick>
 8001ea8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eaa:	e00a      	b.n	8001ec2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001eac:	f7fe fefe 	bl	8000cac <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d901      	bls.n	8001ec2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	e0c1      	b.n	8002046 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ec2:	4b40      	ldr	r3, [pc, #256]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d1ee      	bne.n	8001eac <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ece:	7dfb      	ldrb	r3, [r7, #23]
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d105      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ed4:	4b3b      	ldr	r3, [pc, #236]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed8:	4a3a      	ldr	r2, [pc, #232]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001eda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ede:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	699b      	ldr	r3, [r3, #24]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	f000 80ad 	beq.w	8002044 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001eea:	4b36      	ldr	r3, [pc, #216]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	f003 030c 	and.w	r3, r3, #12
 8001ef2:	2b08      	cmp	r3, #8
 8001ef4:	d060      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	699b      	ldr	r3, [r3, #24]
 8001efa:	2b02      	cmp	r3, #2
 8001efc:	d145      	bne.n	8001f8a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001efe:	4b33      	ldr	r3, [pc, #204]	; (8001fcc <HAL_RCC_OscConfig+0x4b4>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f04:	f7fe fed2 	bl	8000cac <HAL_GetTick>
 8001f08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f0a:	e008      	b.n	8001f1e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f0c:	f7fe fece 	bl	8000cac <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d901      	bls.n	8001f1e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e093      	b.n	8002046 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f1e:	4b29      	ldr	r3, [pc, #164]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d1f0      	bne.n	8001f0c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	69da      	ldr	r2, [r3, #28]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6a1b      	ldr	r3, [r3, #32]
 8001f32:	431a      	orrs	r2, r3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f38:	019b      	lsls	r3, r3, #6
 8001f3a:	431a      	orrs	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f40:	085b      	lsrs	r3, r3, #1
 8001f42:	3b01      	subs	r3, #1
 8001f44:	041b      	lsls	r3, r3, #16
 8001f46:	431a      	orrs	r2, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4c:	061b      	lsls	r3, r3, #24
 8001f4e:	431a      	orrs	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f54:	071b      	lsls	r3, r3, #28
 8001f56:	491b      	ldr	r1, [pc, #108]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f5c:	4b1b      	ldr	r3, [pc, #108]	; (8001fcc <HAL_RCC_OscConfig+0x4b4>)
 8001f5e:	2201      	movs	r2, #1
 8001f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f62:	f7fe fea3 	bl	8000cac <HAL_GetTick>
 8001f66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f68:	e008      	b.n	8001f7c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f6a:	f7fe fe9f 	bl	8000cac <HAL_GetTick>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d901      	bls.n	8001f7c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	e064      	b.n	8002046 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f7c:	4b11      	ldr	r3, [pc, #68]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d0f0      	beq.n	8001f6a <HAL_RCC_OscConfig+0x452>
 8001f88:	e05c      	b.n	8002044 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f8a:	4b10      	ldr	r3, [pc, #64]	; (8001fcc <HAL_RCC_OscConfig+0x4b4>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f90:	f7fe fe8c 	bl	8000cac <HAL_GetTick>
 8001f94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f96:	e008      	b.n	8001faa <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f98:	f7fe fe88 	bl	8000cac <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d901      	bls.n	8001faa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e04d      	b.n	8002046 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001faa:	4b06      	ldr	r3, [pc, #24]	; (8001fc4 <HAL_RCC_OscConfig+0x4ac>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d1f0      	bne.n	8001f98 <HAL_RCC_OscConfig+0x480>
 8001fb6:	e045      	b.n	8002044 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	699b      	ldr	r3, [r3, #24]
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d107      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e040      	b.n	8002046 <HAL_RCC_OscConfig+0x52e>
 8001fc4:	40023800 	.word	0x40023800
 8001fc8:	40007000 	.word	0x40007000
 8001fcc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001fd0:	4b1f      	ldr	r3, [pc, #124]	; (8002050 <HAL_RCC_OscConfig+0x538>)
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	699b      	ldr	r3, [r3, #24]
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d030      	beq.n	8002040 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d129      	bne.n	8002040 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d122      	bne.n	8002040 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ffa:	68fa      	ldr	r2, [r7, #12]
 8001ffc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002000:	4013      	ands	r3, r2
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002006:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002008:	4293      	cmp	r3, r2
 800200a:	d119      	bne.n	8002040 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002016:	085b      	lsrs	r3, r3, #1
 8002018:	3b01      	subs	r3, #1
 800201a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800201c:	429a      	cmp	r2, r3
 800201e:	d10f      	bne.n	8002040 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800202a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800202c:	429a      	cmp	r2, r3
 800202e:	d107      	bne.n	8002040 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800203c:	429a      	cmp	r2, r3
 800203e:	d001      	beq.n	8002044 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e000      	b.n	8002046 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	3718      	adds	r7, #24
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40023800 	.word	0x40023800

08002054 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d101      	bne.n	8002066 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e03f      	b.n	80020e6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800206c:	b2db      	uxtb	r3, r3
 800206e:	2b00      	cmp	r3, #0
 8002070:	d106      	bne.n	8002080 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f7fe fc4c 	bl	8000918 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2224      	movs	r2, #36	; 0x24
 8002084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	68da      	ldr	r2, [r3, #12]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002096:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002098:	6878      	ldr	r0, [r7, #4]
 800209a:	f000 fddf 	bl	8002c5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	691a      	ldr	r2, [r3, #16]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80020ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	695a      	ldr	r2, [r3, #20]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80020bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	68da      	ldr	r2, [r3, #12]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80020cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2220      	movs	r2, #32
 80020d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2220      	movs	r2, #32
 80020e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80020e4:	2300      	movs	r3, #0
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3708      	adds	r7, #8
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}

080020ee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020ee:	b580      	push	{r7, lr}
 80020f0:	b08a      	sub	sp, #40	; 0x28
 80020f2:	af02      	add	r7, sp, #8
 80020f4:	60f8      	str	r0, [r7, #12]
 80020f6:	60b9      	str	r1, [r7, #8]
 80020f8:	603b      	str	r3, [r7, #0]
 80020fa:	4613      	mov	r3, r2
 80020fc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80020fe:	2300      	movs	r3, #0
 8002100:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002108:	b2db      	uxtb	r3, r3
 800210a:	2b20      	cmp	r3, #32
 800210c:	d17c      	bne.n	8002208 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d002      	beq.n	800211a <HAL_UART_Transmit+0x2c>
 8002114:	88fb      	ldrh	r3, [r7, #6]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d101      	bne.n	800211e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e075      	b.n	800220a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002124:	2b01      	cmp	r3, #1
 8002126:	d101      	bne.n	800212c <HAL_UART_Transmit+0x3e>
 8002128:	2302      	movs	r3, #2
 800212a:	e06e      	b.n	800220a <HAL_UART_Transmit+0x11c>
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2201      	movs	r2, #1
 8002130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2200      	movs	r2, #0
 8002138:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	2221      	movs	r2, #33	; 0x21
 800213e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002142:	f7fe fdb3 	bl	8000cac <HAL_GetTick>
 8002146:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	88fa      	ldrh	r2, [r7, #6]
 800214c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	88fa      	ldrh	r2, [r7, #6]
 8002152:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800215c:	d108      	bne.n	8002170 <HAL_UART_Transmit+0x82>
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	691b      	ldr	r3, [r3, #16]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d104      	bne.n	8002170 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002166:	2300      	movs	r3, #0
 8002168:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	61bb      	str	r3, [r7, #24]
 800216e:	e003      	b.n	8002178 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002174:	2300      	movs	r3, #0
 8002176:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2200      	movs	r2, #0
 800217c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002180:	e02a      	b.n	80021d8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	9300      	str	r3, [sp, #0]
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	2200      	movs	r2, #0
 800218a:	2180      	movs	r1, #128	; 0x80
 800218c:	68f8      	ldr	r0, [r7, #12]
 800218e:	f000 fb1f 	bl	80027d0 <UART_WaitOnFlagUntilTimeout>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002198:	2303      	movs	r3, #3
 800219a:	e036      	b.n	800220a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d10b      	bne.n	80021ba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	881b      	ldrh	r3, [r3, #0]
 80021a6:	461a      	mov	r2, r3
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80021b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80021b2:	69bb      	ldr	r3, [r7, #24]
 80021b4:	3302      	adds	r3, #2
 80021b6:	61bb      	str	r3, [r7, #24]
 80021b8:	e007      	b.n	80021ca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	781a      	ldrb	r2, [r3, #0]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	3301      	adds	r3, #1
 80021c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80021ce:	b29b      	uxth	r3, r3
 80021d0:	3b01      	subs	r3, #1
 80021d2:	b29a      	uxth	r2, r3
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80021dc:	b29b      	uxth	r3, r3
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d1cf      	bne.n	8002182 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	9300      	str	r3, [sp, #0]
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	2200      	movs	r2, #0
 80021ea:	2140      	movs	r1, #64	; 0x40
 80021ec:	68f8      	ldr	r0, [r7, #12]
 80021ee:	f000 faef 	bl	80027d0 <UART_WaitOnFlagUntilTimeout>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80021f8:	2303      	movs	r3, #3
 80021fa:	e006      	b.n	800220a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2220      	movs	r2, #32
 8002200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002204:	2300      	movs	r3, #0
 8002206:	e000      	b.n	800220a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002208:	2302      	movs	r3, #2
  }
}
 800220a:	4618      	mov	r0, r3
 800220c:	3720      	adds	r7, #32
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002212:	b580      	push	{r7, lr}
 8002214:	b084      	sub	sp, #16
 8002216:	af00      	add	r7, sp, #0
 8002218:	60f8      	str	r0, [r7, #12]
 800221a:	60b9      	str	r1, [r7, #8]
 800221c:	4613      	mov	r3, r2
 800221e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002226:	b2db      	uxtb	r3, r3
 8002228:	2b20      	cmp	r3, #32
 800222a:	d11d      	bne.n	8002268 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d002      	beq.n	8002238 <HAL_UART_Receive_IT+0x26>
 8002232:	88fb      	ldrh	r3, [r7, #6]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d101      	bne.n	800223c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e016      	b.n	800226a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002242:	2b01      	cmp	r3, #1
 8002244:	d101      	bne.n	800224a <HAL_UART_Receive_IT+0x38>
 8002246:	2302      	movs	r3, #2
 8002248:	e00f      	b.n	800226a <HAL_UART_Receive_IT+0x58>
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	2201      	movs	r2, #1
 800224e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	2200      	movs	r2, #0
 8002256:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002258:	88fb      	ldrh	r3, [r7, #6]
 800225a:	461a      	mov	r2, r3
 800225c:	68b9      	ldr	r1, [r7, #8]
 800225e:	68f8      	ldr	r0, [r7, #12]
 8002260:	f000 fb24 	bl	80028ac <UART_Start_Receive_IT>
 8002264:	4603      	mov	r3, r0
 8002266:	e000      	b.n	800226a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002268:	2302      	movs	r3, #2
  }
}
 800226a:	4618      	mov	r0, r3
 800226c:	3710      	adds	r7, #16
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
	...

08002274 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b0ba      	sub	sp, #232	; 0xe8
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	695b      	ldr	r3, [r3, #20]
 8002296:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800229a:	2300      	movs	r3, #0
 800229c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80022a0:	2300      	movs	r3, #0
 80022a2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80022a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80022aa:	f003 030f 	and.w	r3, r3, #15
 80022ae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80022b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d10f      	bne.n	80022da <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80022ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80022be:	f003 0320 	and.w	r3, r3, #32
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d009      	beq.n	80022da <HAL_UART_IRQHandler+0x66>
 80022c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80022ca:	f003 0320 	and.w	r3, r3, #32
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d003      	beq.n	80022da <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f000 fc07 	bl	8002ae6 <UART_Receive_IT>
      return;
 80022d8:	e256      	b.n	8002788 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80022da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80022de:	2b00      	cmp	r3, #0
 80022e0:	f000 80de 	beq.w	80024a0 <HAL_UART_IRQHandler+0x22c>
 80022e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80022e8:	f003 0301 	and.w	r3, r3, #1
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d106      	bne.n	80022fe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80022f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80022f4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	f000 80d1 	beq.w	80024a0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80022fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002302:	f003 0301 	and.w	r3, r3, #1
 8002306:	2b00      	cmp	r3, #0
 8002308:	d00b      	beq.n	8002322 <HAL_UART_IRQHandler+0xae>
 800230a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800230e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002312:	2b00      	cmp	r3, #0
 8002314:	d005      	beq.n	8002322 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	f043 0201 	orr.w	r2, r3, #1
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002322:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002326:	f003 0304 	and.w	r3, r3, #4
 800232a:	2b00      	cmp	r3, #0
 800232c:	d00b      	beq.n	8002346 <HAL_UART_IRQHandler+0xd2>
 800232e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002332:	f003 0301 	and.w	r3, r3, #1
 8002336:	2b00      	cmp	r3, #0
 8002338:	d005      	beq.n	8002346 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233e:	f043 0202 	orr.w	r2, r3, #2
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002346:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800234a:	f003 0302 	and.w	r3, r3, #2
 800234e:	2b00      	cmp	r3, #0
 8002350:	d00b      	beq.n	800236a <HAL_UART_IRQHandler+0xf6>
 8002352:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002356:	f003 0301 	and.w	r3, r3, #1
 800235a:	2b00      	cmp	r3, #0
 800235c:	d005      	beq.n	800236a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002362:	f043 0204 	orr.w	r2, r3, #4
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800236a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800236e:	f003 0308 	and.w	r3, r3, #8
 8002372:	2b00      	cmp	r3, #0
 8002374:	d011      	beq.n	800239a <HAL_UART_IRQHandler+0x126>
 8002376:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800237a:	f003 0320 	and.w	r3, r3, #32
 800237e:	2b00      	cmp	r3, #0
 8002380:	d105      	bne.n	800238e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002382:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002386:	f003 0301 	and.w	r3, r3, #1
 800238a:	2b00      	cmp	r3, #0
 800238c:	d005      	beq.n	800239a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	f043 0208 	orr.w	r2, r3, #8
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239e:	2b00      	cmp	r3, #0
 80023a0:	f000 81ed 	beq.w	800277e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80023a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023a8:	f003 0320 	and.w	r3, r3, #32
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d008      	beq.n	80023c2 <HAL_UART_IRQHandler+0x14e>
 80023b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023b4:	f003 0320 	and.w	r3, r3, #32
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d002      	beq.n	80023c2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	f000 fb92 	bl	8002ae6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	695b      	ldr	r3, [r3, #20]
 80023c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023cc:	2b40      	cmp	r3, #64	; 0x40
 80023ce:	bf0c      	ite	eq
 80023d0:	2301      	moveq	r3, #1
 80023d2:	2300      	movne	r3, #0
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023de:	f003 0308 	and.w	r3, r3, #8
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d103      	bne.n	80023ee <HAL_UART_IRQHandler+0x17a>
 80023e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d04f      	beq.n	800248e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f000 fa9a 	bl	8002928 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	695b      	ldr	r3, [r3, #20]
 80023fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023fe:	2b40      	cmp	r3, #64	; 0x40
 8002400:	d141      	bne.n	8002486 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	3314      	adds	r3, #20
 8002408:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800240c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002410:	e853 3f00 	ldrex	r3, [r3]
 8002414:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002418:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800241c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002420:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	3314      	adds	r3, #20
 800242a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800242e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002432:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002436:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800243a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800243e:	e841 2300 	strex	r3, r2, [r1]
 8002442:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002446:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d1d9      	bne.n	8002402 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002452:	2b00      	cmp	r3, #0
 8002454:	d013      	beq.n	800247e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800245a:	4a7d      	ldr	r2, [pc, #500]	; (8002650 <HAL_UART_IRQHandler+0x3dc>)
 800245c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002462:	4618      	mov	r0, r3
 8002464:	f7fe fdd3 	bl	800100e <HAL_DMA_Abort_IT>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d016      	beq.n	800249c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002472:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002478:	4610      	mov	r0, r2
 800247a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800247c:	e00e      	b.n	800249c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f000 f990 	bl	80027a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002484:	e00a      	b.n	800249c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f000 f98c 	bl	80027a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800248c:	e006      	b.n	800249c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	f000 f988 	bl	80027a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2200      	movs	r2, #0
 8002498:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800249a:	e170      	b.n	800277e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800249c:	bf00      	nop
    return;
 800249e:	e16e      	b.n	800277e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	f040 814a 	bne.w	800273e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80024aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80024ae:	f003 0310 	and.w	r3, r3, #16
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	f000 8143 	beq.w	800273e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80024b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80024bc:	f003 0310 	and.w	r3, r3, #16
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	f000 813c 	beq.w	800273e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80024c6:	2300      	movs	r3, #0
 80024c8:	60bb      	str	r3, [r7, #8]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	60bb      	str	r3, [r7, #8]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	60bb      	str	r3, [r7, #8]
 80024da:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	695b      	ldr	r3, [r3, #20]
 80024e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024e6:	2b40      	cmp	r3, #64	; 0x40
 80024e8:	f040 80b4 	bne.w	8002654 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80024f8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	f000 8140 	beq.w	8002782 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002506:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800250a:	429a      	cmp	r2, r3
 800250c:	f080 8139 	bcs.w	8002782 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002516:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800251c:	69db      	ldr	r3, [r3, #28]
 800251e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002522:	f000 8088 	beq.w	8002636 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	330c      	adds	r3, #12
 800252c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002530:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002534:	e853 3f00 	ldrex	r3, [r3]
 8002538:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800253c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002540:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002544:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	330c      	adds	r3, #12
 800254e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002552:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002556:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800255a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800255e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002562:	e841 2300 	strex	r3, r2, [r1]
 8002566:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800256a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800256e:	2b00      	cmp	r3, #0
 8002570:	d1d9      	bne.n	8002526 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	3314      	adds	r3, #20
 8002578:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800257a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800257c:	e853 3f00 	ldrex	r3, [r3]
 8002580:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002582:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002584:	f023 0301 	bic.w	r3, r3, #1
 8002588:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	3314      	adds	r3, #20
 8002592:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002596:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800259a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800259c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800259e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80025a2:	e841 2300 	strex	r3, r2, [r1]
 80025a6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80025a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d1e1      	bne.n	8002572 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	3314      	adds	r3, #20
 80025b4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80025b8:	e853 3f00 	ldrex	r3, [r3]
 80025bc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80025be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80025c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80025c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	3314      	adds	r3, #20
 80025ce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80025d2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80025d4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025d6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80025d8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80025da:	e841 2300 	strex	r3, r2, [r1]
 80025de:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80025e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d1e3      	bne.n	80025ae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2220      	movs	r2, #32
 80025ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	330c      	adds	r3, #12
 80025fa:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025fe:	e853 3f00 	ldrex	r3, [r3]
 8002602:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002604:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002606:	f023 0310 	bic.w	r3, r3, #16
 800260a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	330c      	adds	r3, #12
 8002614:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002618:	65ba      	str	r2, [r7, #88]	; 0x58
 800261a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800261c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800261e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002620:	e841 2300 	strex	r3, r2, [r1]
 8002624:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002626:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002628:	2b00      	cmp	r3, #0
 800262a:	d1e3      	bne.n	80025f4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002630:	4618      	mov	r0, r3
 8002632:	f7fe fc7c 	bl	8000f2e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800263e:	b29b      	uxth	r3, r3
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	b29b      	uxth	r3, r3
 8002644:	4619      	mov	r1, r3
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f000 f8b6 	bl	80027b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800264c:	e099      	b.n	8002782 <HAL_UART_IRQHandler+0x50e>
 800264e:	bf00      	nop
 8002650:	080029ef 	.word	0x080029ef
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800265c:	b29b      	uxth	r3, r3
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002668:	b29b      	uxth	r3, r3
 800266a:	2b00      	cmp	r3, #0
 800266c:	f000 808b 	beq.w	8002786 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002670:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002674:	2b00      	cmp	r3, #0
 8002676:	f000 8086 	beq.w	8002786 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	330c      	adds	r3, #12
 8002680:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002684:	e853 3f00 	ldrex	r3, [r3]
 8002688:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800268a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800268c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002690:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	330c      	adds	r3, #12
 800269a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800269e:	647a      	str	r2, [r7, #68]	; 0x44
 80026a0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026a2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80026a4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80026a6:	e841 2300 	strex	r3, r2, [r1]
 80026aa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80026ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d1e3      	bne.n	800267a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	3314      	adds	r3, #20
 80026b8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026bc:	e853 3f00 	ldrex	r3, [r3]
 80026c0:	623b      	str	r3, [r7, #32]
   return(result);
 80026c2:	6a3b      	ldr	r3, [r7, #32]
 80026c4:	f023 0301 	bic.w	r3, r3, #1
 80026c8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	3314      	adds	r3, #20
 80026d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80026d6:	633a      	str	r2, [r7, #48]	; 0x30
 80026d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80026dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026de:	e841 2300 	strex	r3, r2, [r1]
 80026e2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80026e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d1e3      	bne.n	80026b2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2220      	movs	r2, #32
 80026ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2200      	movs	r2, #0
 80026f6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	330c      	adds	r3, #12
 80026fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	e853 3f00 	ldrex	r3, [r3]
 8002706:	60fb      	str	r3, [r7, #12]
   return(result);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f023 0310 	bic.w	r3, r3, #16
 800270e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	330c      	adds	r3, #12
 8002718:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800271c:	61fa      	str	r2, [r7, #28]
 800271e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002720:	69b9      	ldr	r1, [r7, #24]
 8002722:	69fa      	ldr	r2, [r7, #28]
 8002724:	e841 2300 	strex	r3, r2, [r1]
 8002728:	617b      	str	r3, [r7, #20]
   return(result);
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d1e3      	bne.n	80026f8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002730:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002734:	4619      	mov	r1, r3
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f000 f83e 	bl	80027b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800273c:	e023      	b.n	8002786 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800273e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002742:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002746:	2b00      	cmp	r3, #0
 8002748:	d009      	beq.n	800275e <HAL_UART_IRQHandler+0x4ea>
 800274a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800274e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002752:	2b00      	cmp	r3, #0
 8002754:	d003      	beq.n	800275e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f000 f95d 	bl	8002a16 <UART_Transmit_IT>
    return;
 800275c:	e014      	b.n	8002788 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800275e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002762:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002766:	2b00      	cmp	r3, #0
 8002768:	d00e      	beq.n	8002788 <HAL_UART_IRQHandler+0x514>
 800276a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800276e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002772:	2b00      	cmp	r3, #0
 8002774:	d008      	beq.n	8002788 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f000 f99d 	bl	8002ab6 <UART_EndTransmit_IT>
    return;
 800277c:	e004      	b.n	8002788 <HAL_UART_IRQHandler+0x514>
    return;
 800277e:	bf00      	nop
 8002780:	e002      	b.n	8002788 <HAL_UART_IRQHandler+0x514>
      return;
 8002782:	bf00      	nop
 8002784:	e000      	b.n	8002788 <HAL_UART_IRQHandler+0x514>
      return;
 8002786:	bf00      	nop
  }
}
 8002788:	37e8      	adds	r7, #232	; 0xe8
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop

08002790 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002798:	bf00      	nop
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr

080027a4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80027ac:	bf00      	nop
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	460b      	mov	r3, r1
 80027c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80027c4:	bf00      	nop
 80027c6:	370c      	adds	r7, #12
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr

080027d0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b090      	sub	sp, #64	; 0x40
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	60b9      	str	r1, [r7, #8]
 80027da:	603b      	str	r3, [r7, #0]
 80027dc:	4613      	mov	r3, r2
 80027de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027e0:	e050      	b.n	8002884 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80027e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80027e8:	d04c      	beq.n	8002884 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80027ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d007      	beq.n	8002800 <UART_WaitOnFlagUntilTimeout+0x30>
 80027f0:	f7fe fa5c 	bl	8000cac <HAL_GetTick>
 80027f4:	4602      	mov	r2, r0
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d241      	bcs.n	8002884 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	330c      	adds	r3, #12
 8002806:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800280a:	e853 3f00 	ldrex	r3, [r3]
 800280e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002812:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002816:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	330c      	adds	r3, #12
 800281e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002820:	637a      	str	r2, [r7, #52]	; 0x34
 8002822:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002824:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002826:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002828:	e841 2300 	strex	r3, r2, [r1]
 800282c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800282e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002830:	2b00      	cmp	r3, #0
 8002832:	d1e5      	bne.n	8002800 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	3314      	adds	r3, #20
 800283a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	e853 3f00 	ldrex	r3, [r3]
 8002842:	613b      	str	r3, [r7, #16]
   return(result);
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	f023 0301 	bic.w	r3, r3, #1
 800284a:	63bb      	str	r3, [r7, #56]	; 0x38
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	3314      	adds	r3, #20
 8002852:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002854:	623a      	str	r2, [r7, #32]
 8002856:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002858:	69f9      	ldr	r1, [r7, #28]
 800285a:	6a3a      	ldr	r2, [r7, #32]
 800285c:	e841 2300 	strex	r3, r2, [r1]
 8002860:	61bb      	str	r3, [r7, #24]
   return(result);
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d1e5      	bne.n	8002834 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2220      	movs	r2, #32
 800286c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2220      	movs	r2, #32
 8002874:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002880:	2303      	movs	r3, #3
 8002882:	e00f      	b.n	80028a4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	4013      	ands	r3, r2
 800288e:	68ba      	ldr	r2, [r7, #8]
 8002890:	429a      	cmp	r2, r3
 8002892:	bf0c      	ite	eq
 8002894:	2301      	moveq	r3, #1
 8002896:	2300      	movne	r3, #0
 8002898:	b2db      	uxtb	r3, r3
 800289a:	461a      	mov	r2, r3
 800289c:	79fb      	ldrb	r3, [r7, #7]
 800289e:	429a      	cmp	r2, r3
 80028a0:	d09f      	beq.n	80027e2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80028a2:	2300      	movs	r3, #0
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3740      	adds	r7, #64	; 0x40
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}

080028ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	4613      	mov	r3, r2
 80028b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	68ba      	ldr	r2, [r7, #8]
 80028be:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	88fa      	ldrh	r2, [r7, #6]
 80028c4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	88fa      	ldrh	r2, [r7, #6]
 80028ca:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2200      	movs	r2, #0
 80028d0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2222      	movs	r2, #34	; 0x22
 80028d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	691b      	ldr	r3, [r3, #16]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d007      	beq.n	80028fa <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	68da      	ldr	r2, [r3, #12]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028f8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	695a      	ldr	r2, [r3, #20]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f042 0201 	orr.w	r2, r2, #1
 8002908:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	68da      	ldr	r2, [r3, #12]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f042 0220 	orr.w	r2, r2, #32
 8002918:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800291a:	2300      	movs	r3, #0
}
 800291c:	4618      	mov	r0, r3
 800291e:	3714      	adds	r7, #20
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr

08002928 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002928:	b480      	push	{r7}
 800292a:	b095      	sub	sp, #84	; 0x54
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	330c      	adds	r3, #12
 8002936:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800293a:	e853 3f00 	ldrex	r3, [r3]
 800293e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002942:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002946:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	330c      	adds	r3, #12
 800294e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002950:	643a      	str	r2, [r7, #64]	; 0x40
 8002952:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002954:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002956:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002958:	e841 2300 	strex	r3, r2, [r1]
 800295c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800295e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002960:	2b00      	cmp	r3, #0
 8002962:	d1e5      	bne.n	8002930 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	3314      	adds	r3, #20
 800296a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800296c:	6a3b      	ldr	r3, [r7, #32]
 800296e:	e853 3f00 	ldrex	r3, [r3]
 8002972:	61fb      	str	r3, [r7, #28]
   return(result);
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	f023 0301 	bic.w	r3, r3, #1
 800297a:	64bb      	str	r3, [r7, #72]	; 0x48
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	3314      	adds	r3, #20
 8002982:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002984:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002986:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002988:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800298a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800298c:	e841 2300 	strex	r3, r2, [r1]
 8002990:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002994:	2b00      	cmp	r3, #0
 8002996:	d1e5      	bne.n	8002964 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299c:	2b01      	cmp	r3, #1
 800299e:	d119      	bne.n	80029d4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	330c      	adds	r3, #12
 80029a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	e853 3f00 	ldrex	r3, [r3]
 80029ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	f023 0310 	bic.w	r3, r3, #16
 80029b6:	647b      	str	r3, [r7, #68]	; 0x44
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	330c      	adds	r3, #12
 80029be:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80029c0:	61ba      	str	r2, [r7, #24]
 80029c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029c4:	6979      	ldr	r1, [r7, #20]
 80029c6:	69ba      	ldr	r2, [r7, #24]
 80029c8:	e841 2300 	strex	r3, r2, [r1]
 80029cc:	613b      	str	r3, [r7, #16]
   return(result);
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1e5      	bne.n	80029a0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2220      	movs	r2, #32
 80029d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2200      	movs	r2, #0
 80029e0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80029e2:	bf00      	nop
 80029e4:	3754      	adds	r7, #84	; 0x54
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr

080029ee <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80029ee:	b580      	push	{r7, lr}
 80029f0:	b084      	sub	sp, #16
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029fa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2200      	movs	r2, #0
 8002a00:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2200      	movs	r2, #0
 8002a06:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002a08:	68f8      	ldr	r0, [r7, #12]
 8002a0a:	f7ff fecb 	bl	80027a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002a0e:	bf00      	nop
 8002a10:	3710      	adds	r7, #16
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}

08002a16 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002a16:	b480      	push	{r7}
 8002a18:	b085      	sub	sp, #20
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	2b21      	cmp	r3, #33	; 0x21
 8002a28:	d13e      	bne.n	8002aa8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a32:	d114      	bne.n	8002a5e <UART_Transmit_IT+0x48>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	691b      	ldr	r3, [r3, #16]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d110      	bne.n	8002a5e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a1b      	ldr	r3, [r3, #32]
 8002a40:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	881b      	ldrh	r3, [r3, #0]
 8002a46:	461a      	mov	r2, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a50:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6a1b      	ldr	r3, [r3, #32]
 8002a56:	1c9a      	adds	r2, r3, #2
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	621a      	str	r2, [r3, #32]
 8002a5c:	e008      	b.n	8002a70 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6a1b      	ldr	r3, [r3, #32]
 8002a62:	1c59      	adds	r1, r3, #1
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	6211      	str	r1, [r2, #32]
 8002a68:	781a      	ldrb	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a74:	b29b      	uxth	r3, r3
 8002a76:	3b01      	subs	r3, #1
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	687a      	ldr	r2, [r7, #4]
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d10f      	bne.n	8002aa4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	68da      	ldr	r2, [r3, #12]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a92:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	68da      	ldr	r2, [r3, #12]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002aa2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	e000      	b.n	8002aaa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002aa8:	2302      	movs	r3, #2
  }
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3714      	adds	r7, #20
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr

08002ab6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002ab6:	b580      	push	{r7, lr}
 8002ab8:	b082      	sub	sp, #8
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	68da      	ldr	r2, [r3, #12]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002acc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2220      	movs	r2, #32
 8002ad2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002ad6:	6878      	ldr	r0, [r7, #4]
 8002ad8:	f7ff fe5a 	bl	8002790 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002adc:	2300      	movs	r3, #0
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3708      	adds	r7, #8
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	b08c      	sub	sp, #48	; 0x30
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b22      	cmp	r3, #34	; 0x22
 8002af8:	f040 80ab 	bne.w	8002c52 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b04:	d117      	bne.n	8002b36 <UART_Receive_IT+0x50>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	691b      	ldr	r3, [r3, #16]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d113      	bne.n	8002b36 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b16:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	b29b      	uxth	r3, r3
 8002b20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b24:	b29a      	uxth	r2, r3
 8002b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b28:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b2e:	1c9a      	adds	r2, r3, #2
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	629a      	str	r2, [r3, #40]	; 0x28
 8002b34:	e026      	b.n	8002b84 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b3a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b48:	d007      	beq.n	8002b5a <UART_Receive_IT+0x74>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d10a      	bne.n	8002b68 <UART_Receive_IT+0x82>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	691b      	ldr	r3, [r3, #16]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d106      	bne.n	8002b68 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	b2da      	uxtb	r2, r3
 8002b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b64:	701a      	strb	r2, [r3, #0]
 8002b66:	e008      	b.n	8002b7a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b74:	b2da      	uxtb	r2, r3
 8002b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b78:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b7e:	1c5a      	adds	r2, r3, #1
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	3b01      	subs	r3, #1
 8002b8c:	b29b      	uxth	r3, r3
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	4619      	mov	r1, r3
 8002b92:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d15a      	bne.n	8002c4e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	68da      	ldr	r2, [r3, #12]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f022 0220 	bic.w	r2, r2, #32
 8002ba6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	68da      	ldr	r2, [r3, #12]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002bb6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	695a      	ldr	r2, [r3, #20]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f022 0201 	bic.w	r2, r2, #1
 8002bc6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2220      	movs	r2, #32
 8002bcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d135      	bne.n	8002c44 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	330c      	adds	r3, #12
 8002be4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	e853 3f00 	ldrex	r3, [r3]
 8002bec:	613b      	str	r3, [r7, #16]
   return(result);
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	f023 0310 	bic.w	r3, r3, #16
 8002bf4:	627b      	str	r3, [r7, #36]	; 0x24
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	330c      	adds	r3, #12
 8002bfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bfe:	623a      	str	r2, [r7, #32]
 8002c00:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c02:	69f9      	ldr	r1, [r7, #28]
 8002c04:	6a3a      	ldr	r2, [r7, #32]
 8002c06:	e841 2300 	strex	r3, r2, [r1]
 8002c0a:	61bb      	str	r3, [r7, #24]
   return(result);
 8002c0c:	69bb      	ldr	r3, [r7, #24]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d1e5      	bne.n	8002bde <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f003 0310 	and.w	r3, r3, #16
 8002c1c:	2b10      	cmp	r3, #16
 8002c1e:	d10a      	bne.n	8002c36 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002c20:	2300      	movs	r3, #0
 8002c22:	60fb      	str	r3, [r7, #12]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	60fb      	str	r3, [r7, #12]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	60fb      	str	r3, [r7, #12]
 8002c34:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f7ff fdbb 	bl	80027b8 <HAL_UARTEx_RxEventCallback>
 8002c42:	e002      	b.n	8002c4a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	f7fd fe0f 	bl	8000868 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	e002      	b.n	8002c54 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	e000      	b.n	8002c54 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8002c52:	2302      	movs	r3, #2
  }
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3730      	adds	r7, #48	; 0x30
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c60:	b0c0      	sub	sp, #256	; 0x100
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	691b      	ldr	r3, [r3, #16]
 8002c70:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c78:	68d9      	ldr	r1, [r3, #12]
 8002c7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	ea40 0301 	orr.w	r3, r0, r1
 8002c84:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002c86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c8a:	689a      	ldr	r2, [r3, #8]
 8002c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c90:	691b      	ldr	r3, [r3, #16]
 8002c92:	431a      	orrs	r2, r3
 8002c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c98:	695b      	ldr	r3, [r3, #20]
 8002c9a:	431a      	orrs	r2, r3
 8002c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ca0:	69db      	ldr	r3, [r3, #28]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002cb4:	f021 010c 	bic.w	r1, r1, #12
 8002cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002cc2:	430b      	orrs	r3, r1
 8002cc4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	695b      	ldr	r3, [r3, #20]
 8002cce:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002cd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cd6:	6999      	ldr	r1, [r3, #24]
 8002cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	ea40 0301 	orr.w	r3, r0, r1
 8002ce2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	4b8f      	ldr	r3, [pc, #572]	; (8002f28 <UART_SetConfig+0x2cc>)
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d005      	beq.n	8002cfc <UART_SetConfig+0xa0>
 8002cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	4b8d      	ldr	r3, [pc, #564]	; (8002f2c <UART_SetConfig+0x2d0>)
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d104      	bne.n	8002d06 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002cfc:	f7fe fcc8 	bl	8001690 <HAL_RCC_GetPCLK2Freq>
 8002d00:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002d04:	e003      	b.n	8002d0e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002d06:	f7fe fcaf 	bl	8001668 <HAL_RCC_GetPCLK1Freq>
 8002d0a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d12:	69db      	ldr	r3, [r3, #28]
 8002d14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d18:	f040 810c 	bne.w	8002f34 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d20:	2200      	movs	r2, #0
 8002d22:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002d26:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002d2a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002d2e:	4622      	mov	r2, r4
 8002d30:	462b      	mov	r3, r5
 8002d32:	1891      	adds	r1, r2, r2
 8002d34:	65b9      	str	r1, [r7, #88]	; 0x58
 8002d36:	415b      	adcs	r3, r3
 8002d38:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002d3a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002d3e:	4621      	mov	r1, r4
 8002d40:	eb12 0801 	adds.w	r8, r2, r1
 8002d44:	4629      	mov	r1, r5
 8002d46:	eb43 0901 	adc.w	r9, r3, r1
 8002d4a:	f04f 0200 	mov.w	r2, #0
 8002d4e:	f04f 0300 	mov.w	r3, #0
 8002d52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d5e:	4690      	mov	r8, r2
 8002d60:	4699      	mov	r9, r3
 8002d62:	4623      	mov	r3, r4
 8002d64:	eb18 0303 	adds.w	r3, r8, r3
 8002d68:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002d6c:	462b      	mov	r3, r5
 8002d6e:	eb49 0303 	adc.w	r3, r9, r3
 8002d72:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002d76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002d82:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002d86:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002d8a:	460b      	mov	r3, r1
 8002d8c:	18db      	adds	r3, r3, r3
 8002d8e:	653b      	str	r3, [r7, #80]	; 0x50
 8002d90:	4613      	mov	r3, r2
 8002d92:	eb42 0303 	adc.w	r3, r2, r3
 8002d96:	657b      	str	r3, [r7, #84]	; 0x54
 8002d98:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002d9c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002da0:	f7fd fa86 	bl	80002b0 <__aeabi_uldivmod>
 8002da4:	4602      	mov	r2, r0
 8002da6:	460b      	mov	r3, r1
 8002da8:	4b61      	ldr	r3, [pc, #388]	; (8002f30 <UART_SetConfig+0x2d4>)
 8002daa:	fba3 2302 	umull	r2, r3, r3, r2
 8002dae:	095b      	lsrs	r3, r3, #5
 8002db0:	011c      	lsls	r4, r3, #4
 8002db2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002db6:	2200      	movs	r2, #0
 8002db8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002dbc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002dc0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002dc4:	4642      	mov	r2, r8
 8002dc6:	464b      	mov	r3, r9
 8002dc8:	1891      	adds	r1, r2, r2
 8002dca:	64b9      	str	r1, [r7, #72]	; 0x48
 8002dcc:	415b      	adcs	r3, r3
 8002dce:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002dd0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002dd4:	4641      	mov	r1, r8
 8002dd6:	eb12 0a01 	adds.w	sl, r2, r1
 8002dda:	4649      	mov	r1, r9
 8002ddc:	eb43 0b01 	adc.w	fp, r3, r1
 8002de0:	f04f 0200 	mov.w	r2, #0
 8002de4:	f04f 0300 	mov.w	r3, #0
 8002de8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002dec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002df0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002df4:	4692      	mov	sl, r2
 8002df6:	469b      	mov	fp, r3
 8002df8:	4643      	mov	r3, r8
 8002dfa:	eb1a 0303 	adds.w	r3, sl, r3
 8002dfe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002e02:	464b      	mov	r3, r9
 8002e04:	eb4b 0303 	adc.w	r3, fp, r3
 8002e08:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002e18:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002e1c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002e20:	460b      	mov	r3, r1
 8002e22:	18db      	adds	r3, r3, r3
 8002e24:	643b      	str	r3, [r7, #64]	; 0x40
 8002e26:	4613      	mov	r3, r2
 8002e28:	eb42 0303 	adc.w	r3, r2, r3
 8002e2c:	647b      	str	r3, [r7, #68]	; 0x44
 8002e2e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002e32:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002e36:	f7fd fa3b 	bl	80002b0 <__aeabi_uldivmod>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	4611      	mov	r1, r2
 8002e40:	4b3b      	ldr	r3, [pc, #236]	; (8002f30 <UART_SetConfig+0x2d4>)
 8002e42:	fba3 2301 	umull	r2, r3, r3, r1
 8002e46:	095b      	lsrs	r3, r3, #5
 8002e48:	2264      	movs	r2, #100	; 0x64
 8002e4a:	fb02 f303 	mul.w	r3, r2, r3
 8002e4e:	1acb      	subs	r3, r1, r3
 8002e50:	00db      	lsls	r3, r3, #3
 8002e52:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002e56:	4b36      	ldr	r3, [pc, #216]	; (8002f30 <UART_SetConfig+0x2d4>)
 8002e58:	fba3 2302 	umull	r2, r3, r3, r2
 8002e5c:	095b      	lsrs	r3, r3, #5
 8002e5e:	005b      	lsls	r3, r3, #1
 8002e60:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002e64:	441c      	add	r4, r3
 8002e66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002e70:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002e74:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002e78:	4642      	mov	r2, r8
 8002e7a:	464b      	mov	r3, r9
 8002e7c:	1891      	adds	r1, r2, r2
 8002e7e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002e80:	415b      	adcs	r3, r3
 8002e82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e84:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002e88:	4641      	mov	r1, r8
 8002e8a:	1851      	adds	r1, r2, r1
 8002e8c:	6339      	str	r1, [r7, #48]	; 0x30
 8002e8e:	4649      	mov	r1, r9
 8002e90:	414b      	adcs	r3, r1
 8002e92:	637b      	str	r3, [r7, #52]	; 0x34
 8002e94:	f04f 0200 	mov.w	r2, #0
 8002e98:	f04f 0300 	mov.w	r3, #0
 8002e9c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002ea0:	4659      	mov	r1, fp
 8002ea2:	00cb      	lsls	r3, r1, #3
 8002ea4:	4651      	mov	r1, sl
 8002ea6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002eaa:	4651      	mov	r1, sl
 8002eac:	00ca      	lsls	r2, r1, #3
 8002eae:	4610      	mov	r0, r2
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	4642      	mov	r2, r8
 8002eb6:	189b      	adds	r3, r3, r2
 8002eb8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002ebc:	464b      	mov	r3, r9
 8002ebe:	460a      	mov	r2, r1
 8002ec0:	eb42 0303 	adc.w	r3, r2, r3
 8002ec4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002ed4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002ed8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002edc:	460b      	mov	r3, r1
 8002ede:	18db      	adds	r3, r3, r3
 8002ee0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	eb42 0303 	adc.w	r3, r2, r3
 8002ee8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002eea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002eee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002ef2:	f7fd f9dd 	bl	80002b0 <__aeabi_uldivmod>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	460b      	mov	r3, r1
 8002efa:	4b0d      	ldr	r3, [pc, #52]	; (8002f30 <UART_SetConfig+0x2d4>)
 8002efc:	fba3 1302 	umull	r1, r3, r3, r2
 8002f00:	095b      	lsrs	r3, r3, #5
 8002f02:	2164      	movs	r1, #100	; 0x64
 8002f04:	fb01 f303 	mul.w	r3, r1, r3
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	00db      	lsls	r3, r3, #3
 8002f0c:	3332      	adds	r3, #50	; 0x32
 8002f0e:	4a08      	ldr	r2, [pc, #32]	; (8002f30 <UART_SetConfig+0x2d4>)
 8002f10:	fba2 2303 	umull	r2, r3, r2, r3
 8002f14:	095b      	lsrs	r3, r3, #5
 8002f16:	f003 0207 	and.w	r2, r3, #7
 8002f1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4422      	add	r2, r4
 8002f22:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002f24:	e106      	b.n	8003134 <UART_SetConfig+0x4d8>
 8002f26:	bf00      	nop
 8002f28:	40011000 	.word	0x40011000
 8002f2c:	40011400 	.word	0x40011400
 8002f30:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002f34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f38:	2200      	movs	r2, #0
 8002f3a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002f3e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002f42:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002f46:	4642      	mov	r2, r8
 8002f48:	464b      	mov	r3, r9
 8002f4a:	1891      	adds	r1, r2, r2
 8002f4c:	6239      	str	r1, [r7, #32]
 8002f4e:	415b      	adcs	r3, r3
 8002f50:	627b      	str	r3, [r7, #36]	; 0x24
 8002f52:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f56:	4641      	mov	r1, r8
 8002f58:	1854      	adds	r4, r2, r1
 8002f5a:	4649      	mov	r1, r9
 8002f5c:	eb43 0501 	adc.w	r5, r3, r1
 8002f60:	f04f 0200 	mov.w	r2, #0
 8002f64:	f04f 0300 	mov.w	r3, #0
 8002f68:	00eb      	lsls	r3, r5, #3
 8002f6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f6e:	00e2      	lsls	r2, r4, #3
 8002f70:	4614      	mov	r4, r2
 8002f72:	461d      	mov	r5, r3
 8002f74:	4643      	mov	r3, r8
 8002f76:	18e3      	adds	r3, r4, r3
 8002f78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002f7c:	464b      	mov	r3, r9
 8002f7e:	eb45 0303 	adc.w	r3, r5, r3
 8002f82:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002f86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002f92:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002f96:	f04f 0200 	mov.w	r2, #0
 8002f9a:	f04f 0300 	mov.w	r3, #0
 8002f9e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002fa2:	4629      	mov	r1, r5
 8002fa4:	008b      	lsls	r3, r1, #2
 8002fa6:	4621      	mov	r1, r4
 8002fa8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002fac:	4621      	mov	r1, r4
 8002fae:	008a      	lsls	r2, r1, #2
 8002fb0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002fb4:	f7fd f97c 	bl	80002b0 <__aeabi_uldivmod>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	460b      	mov	r3, r1
 8002fbc:	4b60      	ldr	r3, [pc, #384]	; (8003140 <UART_SetConfig+0x4e4>)
 8002fbe:	fba3 2302 	umull	r2, r3, r3, r2
 8002fc2:	095b      	lsrs	r3, r3, #5
 8002fc4:	011c      	lsls	r4, r3, #4
 8002fc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002fd0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002fd4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002fd8:	4642      	mov	r2, r8
 8002fda:	464b      	mov	r3, r9
 8002fdc:	1891      	adds	r1, r2, r2
 8002fde:	61b9      	str	r1, [r7, #24]
 8002fe0:	415b      	adcs	r3, r3
 8002fe2:	61fb      	str	r3, [r7, #28]
 8002fe4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002fe8:	4641      	mov	r1, r8
 8002fea:	1851      	adds	r1, r2, r1
 8002fec:	6139      	str	r1, [r7, #16]
 8002fee:	4649      	mov	r1, r9
 8002ff0:	414b      	adcs	r3, r1
 8002ff2:	617b      	str	r3, [r7, #20]
 8002ff4:	f04f 0200 	mov.w	r2, #0
 8002ff8:	f04f 0300 	mov.w	r3, #0
 8002ffc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003000:	4659      	mov	r1, fp
 8003002:	00cb      	lsls	r3, r1, #3
 8003004:	4651      	mov	r1, sl
 8003006:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800300a:	4651      	mov	r1, sl
 800300c:	00ca      	lsls	r2, r1, #3
 800300e:	4610      	mov	r0, r2
 8003010:	4619      	mov	r1, r3
 8003012:	4603      	mov	r3, r0
 8003014:	4642      	mov	r2, r8
 8003016:	189b      	adds	r3, r3, r2
 8003018:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800301c:	464b      	mov	r3, r9
 800301e:	460a      	mov	r2, r1
 8003020:	eb42 0303 	adc.w	r3, r2, r3
 8003024:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	67bb      	str	r3, [r7, #120]	; 0x78
 8003032:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003034:	f04f 0200 	mov.w	r2, #0
 8003038:	f04f 0300 	mov.w	r3, #0
 800303c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003040:	4649      	mov	r1, r9
 8003042:	008b      	lsls	r3, r1, #2
 8003044:	4641      	mov	r1, r8
 8003046:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800304a:	4641      	mov	r1, r8
 800304c:	008a      	lsls	r2, r1, #2
 800304e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003052:	f7fd f92d 	bl	80002b0 <__aeabi_uldivmod>
 8003056:	4602      	mov	r2, r0
 8003058:	460b      	mov	r3, r1
 800305a:	4611      	mov	r1, r2
 800305c:	4b38      	ldr	r3, [pc, #224]	; (8003140 <UART_SetConfig+0x4e4>)
 800305e:	fba3 2301 	umull	r2, r3, r3, r1
 8003062:	095b      	lsrs	r3, r3, #5
 8003064:	2264      	movs	r2, #100	; 0x64
 8003066:	fb02 f303 	mul.w	r3, r2, r3
 800306a:	1acb      	subs	r3, r1, r3
 800306c:	011b      	lsls	r3, r3, #4
 800306e:	3332      	adds	r3, #50	; 0x32
 8003070:	4a33      	ldr	r2, [pc, #204]	; (8003140 <UART_SetConfig+0x4e4>)
 8003072:	fba2 2303 	umull	r2, r3, r2, r3
 8003076:	095b      	lsrs	r3, r3, #5
 8003078:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800307c:	441c      	add	r4, r3
 800307e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003082:	2200      	movs	r2, #0
 8003084:	673b      	str	r3, [r7, #112]	; 0x70
 8003086:	677a      	str	r2, [r7, #116]	; 0x74
 8003088:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800308c:	4642      	mov	r2, r8
 800308e:	464b      	mov	r3, r9
 8003090:	1891      	adds	r1, r2, r2
 8003092:	60b9      	str	r1, [r7, #8]
 8003094:	415b      	adcs	r3, r3
 8003096:	60fb      	str	r3, [r7, #12]
 8003098:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800309c:	4641      	mov	r1, r8
 800309e:	1851      	adds	r1, r2, r1
 80030a0:	6039      	str	r1, [r7, #0]
 80030a2:	4649      	mov	r1, r9
 80030a4:	414b      	adcs	r3, r1
 80030a6:	607b      	str	r3, [r7, #4]
 80030a8:	f04f 0200 	mov.w	r2, #0
 80030ac:	f04f 0300 	mov.w	r3, #0
 80030b0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80030b4:	4659      	mov	r1, fp
 80030b6:	00cb      	lsls	r3, r1, #3
 80030b8:	4651      	mov	r1, sl
 80030ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80030be:	4651      	mov	r1, sl
 80030c0:	00ca      	lsls	r2, r1, #3
 80030c2:	4610      	mov	r0, r2
 80030c4:	4619      	mov	r1, r3
 80030c6:	4603      	mov	r3, r0
 80030c8:	4642      	mov	r2, r8
 80030ca:	189b      	adds	r3, r3, r2
 80030cc:	66bb      	str	r3, [r7, #104]	; 0x68
 80030ce:	464b      	mov	r3, r9
 80030d0:	460a      	mov	r2, r1
 80030d2:	eb42 0303 	adc.w	r3, r2, r3
 80030d6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80030d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	663b      	str	r3, [r7, #96]	; 0x60
 80030e2:	667a      	str	r2, [r7, #100]	; 0x64
 80030e4:	f04f 0200 	mov.w	r2, #0
 80030e8:	f04f 0300 	mov.w	r3, #0
 80030ec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80030f0:	4649      	mov	r1, r9
 80030f2:	008b      	lsls	r3, r1, #2
 80030f4:	4641      	mov	r1, r8
 80030f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80030fa:	4641      	mov	r1, r8
 80030fc:	008a      	lsls	r2, r1, #2
 80030fe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003102:	f7fd f8d5 	bl	80002b0 <__aeabi_uldivmod>
 8003106:	4602      	mov	r2, r0
 8003108:	460b      	mov	r3, r1
 800310a:	4b0d      	ldr	r3, [pc, #52]	; (8003140 <UART_SetConfig+0x4e4>)
 800310c:	fba3 1302 	umull	r1, r3, r3, r2
 8003110:	095b      	lsrs	r3, r3, #5
 8003112:	2164      	movs	r1, #100	; 0x64
 8003114:	fb01 f303 	mul.w	r3, r1, r3
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	011b      	lsls	r3, r3, #4
 800311c:	3332      	adds	r3, #50	; 0x32
 800311e:	4a08      	ldr	r2, [pc, #32]	; (8003140 <UART_SetConfig+0x4e4>)
 8003120:	fba2 2303 	umull	r2, r3, r2, r3
 8003124:	095b      	lsrs	r3, r3, #5
 8003126:	f003 020f 	and.w	r2, r3, #15
 800312a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4422      	add	r2, r4
 8003132:	609a      	str	r2, [r3, #8]
}
 8003134:	bf00      	nop
 8003136:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800313a:	46bd      	mov	sp, r7
 800313c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003140:	51eb851f 	.word	0x51eb851f

08003144 <std>:
 8003144:	2300      	movs	r3, #0
 8003146:	b510      	push	{r4, lr}
 8003148:	4604      	mov	r4, r0
 800314a:	e9c0 3300 	strd	r3, r3, [r0]
 800314e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003152:	6083      	str	r3, [r0, #8]
 8003154:	8181      	strh	r1, [r0, #12]
 8003156:	6643      	str	r3, [r0, #100]	; 0x64
 8003158:	81c2      	strh	r2, [r0, #14]
 800315a:	6183      	str	r3, [r0, #24]
 800315c:	4619      	mov	r1, r3
 800315e:	2208      	movs	r2, #8
 8003160:	305c      	adds	r0, #92	; 0x5c
 8003162:	f000 f8c3 	bl	80032ec <memset>
 8003166:	4b0d      	ldr	r3, [pc, #52]	; (800319c <std+0x58>)
 8003168:	6263      	str	r3, [r4, #36]	; 0x24
 800316a:	4b0d      	ldr	r3, [pc, #52]	; (80031a0 <std+0x5c>)
 800316c:	62a3      	str	r3, [r4, #40]	; 0x28
 800316e:	4b0d      	ldr	r3, [pc, #52]	; (80031a4 <std+0x60>)
 8003170:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003172:	4b0d      	ldr	r3, [pc, #52]	; (80031a8 <std+0x64>)
 8003174:	6323      	str	r3, [r4, #48]	; 0x30
 8003176:	4b0d      	ldr	r3, [pc, #52]	; (80031ac <std+0x68>)
 8003178:	6224      	str	r4, [r4, #32]
 800317a:	429c      	cmp	r4, r3
 800317c:	d006      	beq.n	800318c <std+0x48>
 800317e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8003182:	4294      	cmp	r4, r2
 8003184:	d002      	beq.n	800318c <std+0x48>
 8003186:	33d0      	adds	r3, #208	; 0xd0
 8003188:	429c      	cmp	r4, r3
 800318a:	d105      	bne.n	8003198 <std+0x54>
 800318c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003190:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003194:	f000 b8dc 	b.w	8003350 <__retarget_lock_init_recursive>
 8003198:	bd10      	pop	{r4, pc}
 800319a:	bf00      	nop
 800319c:	08003bb1 	.word	0x08003bb1
 80031a0:	08003bd3 	.word	0x08003bd3
 80031a4:	08003c0b 	.word	0x08003c0b
 80031a8:	08003c2f 	.word	0x08003c2f
 80031ac:	200000f4 	.word	0x200000f4

080031b0 <stdio_exit_handler>:
 80031b0:	4a02      	ldr	r2, [pc, #8]	; (80031bc <stdio_exit_handler+0xc>)
 80031b2:	4903      	ldr	r1, [pc, #12]	; (80031c0 <stdio_exit_handler+0x10>)
 80031b4:	4803      	ldr	r0, [pc, #12]	; (80031c4 <stdio_exit_handler+0x14>)
 80031b6:	f000 b869 	b.w	800328c <_fwalk_sglue>
 80031ba:	bf00      	nop
 80031bc:	20000018 	.word	0x20000018
 80031c0:	08003b49 	.word	0x08003b49
 80031c4:	20000024 	.word	0x20000024

080031c8 <cleanup_stdio>:
 80031c8:	6841      	ldr	r1, [r0, #4]
 80031ca:	4b0c      	ldr	r3, [pc, #48]	; (80031fc <cleanup_stdio+0x34>)
 80031cc:	4299      	cmp	r1, r3
 80031ce:	b510      	push	{r4, lr}
 80031d0:	4604      	mov	r4, r0
 80031d2:	d001      	beq.n	80031d8 <cleanup_stdio+0x10>
 80031d4:	f000 fcb8 	bl	8003b48 <_fflush_r>
 80031d8:	68a1      	ldr	r1, [r4, #8]
 80031da:	4b09      	ldr	r3, [pc, #36]	; (8003200 <cleanup_stdio+0x38>)
 80031dc:	4299      	cmp	r1, r3
 80031de:	d002      	beq.n	80031e6 <cleanup_stdio+0x1e>
 80031e0:	4620      	mov	r0, r4
 80031e2:	f000 fcb1 	bl	8003b48 <_fflush_r>
 80031e6:	68e1      	ldr	r1, [r4, #12]
 80031e8:	4b06      	ldr	r3, [pc, #24]	; (8003204 <cleanup_stdio+0x3c>)
 80031ea:	4299      	cmp	r1, r3
 80031ec:	d004      	beq.n	80031f8 <cleanup_stdio+0x30>
 80031ee:	4620      	mov	r0, r4
 80031f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031f4:	f000 bca8 	b.w	8003b48 <_fflush_r>
 80031f8:	bd10      	pop	{r4, pc}
 80031fa:	bf00      	nop
 80031fc:	200000f4 	.word	0x200000f4
 8003200:	2000015c 	.word	0x2000015c
 8003204:	200001c4 	.word	0x200001c4

08003208 <global_stdio_init.part.0>:
 8003208:	b510      	push	{r4, lr}
 800320a:	4b0b      	ldr	r3, [pc, #44]	; (8003238 <global_stdio_init.part.0+0x30>)
 800320c:	4c0b      	ldr	r4, [pc, #44]	; (800323c <global_stdio_init.part.0+0x34>)
 800320e:	4a0c      	ldr	r2, [pc, #48]	; (8003240 <global_stdio_init.part.0+0x38>)
 8003210:	601a      	str	r2, [r3, #0]
 8003212:	4620      	mov	r0, r4
 8003214:	2200      	movs	r2, #0
 8003216:	2104      	movs	r1, #4
 8003218:	f7ff ff94 	bl	8003144 <std>
 800321c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003220:	2201      	movs	r2, #1
 8003222:	2109      	movs	r1, #9
 8003224:	f7ff ff8e 	bl	8003144 <std>
 8003228:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800322c:	2202      	movs	r2, #2
 800322e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003232:	2112      	movs	r1, #18
 8003234:	f7ff bf86 	b.w	8003144 <std>
 8003238:	2000022c 	.word	0x2000022c
 800323c:	200000f4 	.word	0x200000f4
 8003240:	080031b1 	.word	0x080031b1

08003244 <__sfp_lock_acquire>:
 8003244:	4801      	ldr	r0, [pc, #4]	; (800324c <__sfp_lock_acquire+0x8>)
 8003246:	f000 b884 	b.w	8003352 <__retarget_lock_acquire_recursive>
 800324a:	bf00      	nop
 800324c:	20000231 	.word	0x20000231

08003250 <__sfp_lock_release>:
 8003250:	4801      	ldr	r0, [pc, #4]	; (8003258 <__sfp_lock_release+0x8>)
 8003252:	f000 b87f 	b.w	8003354 <__retarget_lock_release_recursive>
 8003256:	bf00      	nop
 8003258:	20000231 	.word	0x20000231

0800325c <__sinit>:
 800325c:	b510      	push	{r4, lr}
 800325e:	4604      	mov	r4, r0
 8003260:	f7ff fff0 	bl	8003244 <__sfp_lock_acquire>
 8003264:	6a23      	ldr	r3, [r4, #32]
 8003266:	b11b      	cbz	r3, 8003270 <__sinit+0x14>
 8003268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800326c:	f7ff bff0 	b.w	8003250 <__sfp_lock_release>
 8003270:	4b04      	ldr	r3, [pc, #16]	; (8003284 <__sinit+0x28>)
 8003272:	6223      	str	r3, [r4, #32]
 8003274:	4b04      	ldr	r3, [pc, #16]	; (8003288 <__sinit+0x2c>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d1f5      	bne.n	8003268 <__sinit+0xc>
 800327c:	f7ff ffc4 	bl	8003208 <global_stdio_init.part.0>
 8003280:	e7f2      	b.n	8003268 <__sinit+0xc>
 8003282:	bf00      	nop
 8003284:	080031c9 	.word	0x080031c9
 8003288:	2000022c 	.word	0x2000022c

0800328c <_fwalk_sglue>:
 800328c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003290:	4607      	mov	r7, r0
 8003292:	4688      	mov	r8, r1
 8003294:	4614      	mov	r4, r2
 8003296:	2600      	movs	r6, #0
 8003298:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800329c:	f1b9 0901 	subs.w	r9, r9, #1
 80032a0:	d505      	bpl.n	80032ae <_fwalk_sglue+0x22>
 80032a2:	6824      	ldr	r4, [r4, #0]
 80032a4:	2c00      	cmp	r4, #0
 80032a6:	d1f7      	bne.n	8003298 <_fwalk_sglue+0xc>
 80032a8:	4630      	mov	r0, r6
 80032aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80032ae:	89ab      	ldrh	r3, [r5, #12]
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d907      	bls.n	80032c4 <_fwalk_sglue+0x38>
 80032b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80032b8:	3301      	adds	r3, #1
 80032ba:	d003      	beq.n	80032c4 <_fwalk_sglue+0x38>
 80032bc:	4629      	mov	r1, r5
 80032be:	4638      	mov	r0, r7
 80032c0:	47c0      	blx	r8
 80032c2:	4306      	orrs	r6, r0
 80032c4:	3568      	adds	r5, #104	; 0x68
 80032c6:	e7e9      	b.n	800329c <_fwalk_sglue+0x10>

080032c8 <iprintf>:
 80032c8:	b40f      	push	{r0, r1, r2, r3}
 80032ca:	b507      	push	{r0, r1, r2, lr}
 80032cc:	4906      	ldr	r1, [pc, #24]	; (80032e8 <iprintf+0x20>)
 80032ce:	ab04      	add	r3, sp, #16
 80032d0:	6808      	ldr	r0, [r1, #0]
 80032d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80032d6:	6881      	ldr	r1, [r0, #8]
 80032d8:	9301      	str	r3, [sp, #4]
 80032da:	f000 f865 	bl	80033a8 <_vfiprintf_r>
 80032de:	b003      	add	sp, #12
 80032e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80032e4:	b004      	add	sp, #16
 80032e6:	4770      	bx	lr
 80032e8:	20000070 	.word	0x20000070

080032ec <memset>:
 80032ec:	4402      	add	r2, r0
 80032ee:	4603      	mov	r3, r0
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d100      	bne.n	80032f6 <memset+0xa>
 80032f4:	4770      	bx	lr
 80032f6:	f803 1b01 	strb.w	r1, [r3], #1
 80032fa:	e7f9      	b.n	80032f0 <memset+0x4>

080032fc <__errno>:
 80032fc:	4b01      	ldr	r3, [pc, #4]	; (8003304 <__errno+0x8>)
 80032fe:	6818      	ldr	r0, [r3, #0]
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	20000070 	.word	0x20000070

08003308 <__libc_init_array>:
 8003308:	b570      	push	{r4, r5, r6, lr}
 800330a:	4d0d      	ldr	r5, [pc, #52]	; (8003340 <__libc_init_array+0x38>)
 800330c:	4c0d      	ldr	r4, [pc, #52]	; (8003344 <__libc_init_array+0x3c>)
 800330e:	1b64      	subs	r4, r4, r5
 8003310:	10a4      	asrs	r4, r4, #2
 8003312:	2600      	movs	r6, #0
 8003314:	42a6      	cmp	r6, r4
 8003316:	d109      	bne.n	800332c <__libc_init_array+0x24>
 8003318:	4d0b      	ldr	r5, [pc, #44]	; (8003348 <__libc_init_array+0x40>)
 800331a:	4c0c      	ldr	r4, [pc, #48]	; (800334c <__libc_init_array+0x44>)
 800331c:	f000 fe46 	bl	8003fac <_init>
 8003320:	1b64      	subs	r4, r4, r5
 8003322:	10a4      	asrs	r4, r4, #2
 8003324:	2600      	movs	r6, #0
 8003326:	42a6      	cmp	r6, r4
 8003328:	d105      	bne.n	8003336 <__libc_init_array+0x2e>
 800332a:	bd70      	pop	{r4, r5, r6, pc}
 800332c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003330:	4798      	blx	r3
 8003332:	3601      	adds	r6, #1
 8003334:	e7ee      	b.n	8003314 <__libc_init_array+0xc>
 8003336:	f855 3b04 	ldr.w	r3, [r5], #4
 800333a:	4798      	blx	r3
 800333c:	3601      	adds	r6, #1
 800333e:	e7f2      	b.n	8003326 <__libc_init_array+0x1e>
 8003340:	08004028 	.word	0x08004028
 8003344:	08004028 	.word	0x08004028
 8003348:	08004028 	.word	0x08004028
 800334c:	0800402c 	.word	0x0800402c

08003350 <__retarget_lock_init_recursive>:
 8003350:	4770      	bx	lr

08003352 <__retarget_lock_acquire_recursive>:
 8003352:	4770      	bx	lr

08003354 <__retarget_lock_release_recursive>:
 8003354:	4770      	bx	lr

08003356 <__sfputc_r>:
 8003356:	6893      	ldr	r3, [r2, #8]
 8003358:	3b01      	subs	r3, #1
 800335a:	2b00      	cmp	r3, #0
 800335c:	b410      	push	{r4}
 800335e:	6093      	str	r3, [r2, #8]
 8003360:	da08      	bge.n	8003374 <__sfputc_r+0x1e>
 8003362:	6994      	ldr	r4, [r2, #24]
 8003364:	42a3      	cmp	r3, r4
 8003366:	db01      	blt.n	800336c <__sfputc_r+0x16>
 8003368:	290a      	cmp	r1, #10
 800336a:	d103      	bne.n	8003374 <__sfputc_r+0x1e>
 800336c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003370:	f000 bc61 	b.w	8003c36 <__swbuf_r>
 8003374:	6813      	ldr	r3, [r2, #0]
 8003376:	1c58      	adds	r0, r3, #1
 8003378:	6010      	str	r0, [r2, #0]
 800337a:	7019      	strb	r1, [r3, #0]
 800337c:	4608      	mov	r0, r1
 800337e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003382:	4770      	bx	lr

08003384 <__sfputs_r>:
 8003384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003386:	4606      	mov	r6, r0
 8003388:	460f      	mov	r7, r1
 800338a:	4614      	mov	r4, r2
 800338c:	18d5      	adds	r5, r2, r3
 800338e:	42ac      	cmp	r4, r5
 8003390:	d101      	bne.n	8003396 <__sfputs_r+0x12>
 8003392:	2000      	movs	r0, #0
 8003394:	e007      	b.n	80033a6 <__sfputs_r+0x22>
 8003396:	f814 1b01 	ldrb.w	r1, [r4], #1
 800339a:	463a      	mov	r2, r7
 800339c:	4630      	mov	r0, r6
 800339e:	f7ff ffda 	bl	8003356 <__sfputc_r>
 80033a2:	1c43      	adds	r3, r0, #1
 80033a4:	d1f3      	bne.n	800338e <__sfputs_r+0xa>
 80033a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080033a8 <_vfiprintf_r>:
 80033a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033ac:	460d      	mov	r5, r1
 80033ae:	b09d      	sub	sp, #116	; 0x74
 80033b0:	4614      	mov	r4, r2
 80033b2:	4698      	mov	r8, r3
 80033b4:	4606      	mov	r6, r0
 80033b6:	b118      	cbz	r0, 80033c0 <_vfiprintf_r+0x18>
 80033b8:	6a03      	ldr	r3, [r0, #32]
 80033ba:	b90b      	cbnz	r3, 80033c0 <_vfiprintf_r+0x18>
 80033bc:	f7ff ff4e 	bl	800325c <__sinit>
 80033c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80033c2:	07d9      	lsls	r1, r3, #31
 80033c4:	d405      	bmi.n	80033d2 <_vfiprintf_r+0x2a>
 80033c6:	89ab      	ldrh	r3, [r5, #12]
 80033c8:	059a      	lsls	r2, r3, #22
 80033ca:	d402      	bmi.n	80033d2 <_vfiprintf_r+0x2a>
 80033cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80033ce:	f7ff ffc0 	bl	8003352 <__retarget_lock_acquire_recursive>
 80033d2:	89ab      	ldrh	r3, [r5, #12]
 80033d4:	071b      	lsls	r3, r3, #28
 80033d6:	d501      	bpl.n	80033dc <_vfiprintf_r+0x34>
 80033d8:	692b      	ldr	r3, [r5, #16]
 80033da:	b99b      	cbnz	r3, 8003404 <_vfiprintf_r+0x5c>
 80033dc:	4629      	mov	r1, r5
 80033de:	4630      	mov	r0, r6
 80033e0:	f000 fc66 	bl	8003cb0 <__swsetup_r>
 80033e4:	b170      	cbz	r0, 8003404 <_vfiprintf_r+0x5c>
 80033e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80033e8:	07dc      	lsls	r4, r3, #31
 80033ea:	d504      	bpl.n	80033f6 <_vfiprintf_r+0x4e>
 80033ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80033f0:	b01d      	add	sp, #116	; 0x74
 80033f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033f6:	89ab      	ldrh	r3, [r5, #12]
 80033f8:	0598      	lsls	r0, r3, #22
 80033fa:	d4f7      	bmi.n	80033ec <_vfiprintf_r+0x44>
 80033fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80033fe:	f7ff ffa9 	bl	8003354 <__retarget_lock_release_recursive>
 8003402:	e7f3      	b.n	80033ec <_vfiprintf_r+0x44>
 8003404:	2300      	movs	r3, #0
 8003406:	9309      	str	r3, [sp, #36]	; 0x24
 8003408:	2320      	movs	r3, #32
 800340a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800340e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003412:	2330      	movs	r3, #48	; 0x30
 8003414:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80035c8 <_vfiprintf_r+0x220>
 8003418:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800341c:	f04f 0901 	mov.w	r9, #1
 8003420:	4623      	mov	r3, r4
 8003422:	469a      	mov	sl, r3
 8003424:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003428:	b10a      	cbz	r2, 800342e <_vfiprintf_r+0x86>
 800342a:	2a25      	cmp	r2, #37	; 0x25
 800342c:	d1f9      	bne.n	8003422 <_vfiprintf_r+0x7a>
 800342e:	ebba 0b04 	subs.w	fp, sl, r4
 8003432:	d00b      	beq.n	800344c <_vfiprintf_r+0xa4>
 8003434:	465b      	mov	r3, fp
 8003436:	4622      	mov	r2, r4
 8003438:	4629      	mov	r1, r5
 800343a:	4630      	mov	r0, r6
 800343c:	f7ff ffa2 	bl	8003384 <__sfputs_r>
 8003440:	3001      	adds	r0, #1
 8003442:	f000 80a9 	beq.w	8003598 <_vfiprintf_r+0x1f0>
 8003446:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003448:	445a      	add	r2, fp
 800344a:	9209      	str	r2, [sp, #36]	; 0x24
 800344c:	f89a 3000 	ldrb.w	r3, [sl]
 8003450:	2b00      	cmp	r3, #0
 8003452:	f000 80a1 	beq.w	8003598 <_vfiprintf_r+0x1f0>
 8003456:	2300      	movs	r3, #0
 8003458:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800345c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003460:	f10a 0a01 	add.w	sl, sl, #1
 8003464:	9304      	str	r3, [sp, #16]
 8003466:	9307      	str	r3, [sp, #28]
 8003468:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800346c:	931a      	str	r3, [sp, #104]	; 0x68
 800346e:	4654      	mov	r4, sl
 8003470:	2205      	movs	r2, #5
 8003472:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003476:	4854      	ldr	r0, [pc, #336]	; (80035c8 <_vfiprintf_r+0x220>)
 8003478:	f7fc feca 	bl	8000210 <memchr>
 800347c:	9a04      	ldr	r2, [sp, #16]
 800347e:	b9d8      	cbnz	r0, 80034b8 <_vfiprintf_r+0x110>
 8003480:	06d1      	lsls	r1, r2, #27
 8003482:	bf44      	itt	mi
 8003484:	2320      	movmi	r3, #32
 8003486:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800348a:	0713      	lsls	r3, r2, #28
 800348c:	bf44      	itt	mi
 800348e:	232b      	movmi	r3, #43	; 0x2b
 8003490:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003494:	f89a 3000 	ldrb.w	r3, [sl]
 8003498:	2b2a      	cmp	r3, #42	; 0x2a
 800349a:	d015      	beq.n	80034c8 <_vfiprintf_r+0x120>
 800349c:	9a07      	ldr	r2, [sp, #28]
 800349e:	4654      	mov	r4, sl
 80034a0:	2000      	movs	r0, #0
 80034a2:	f04f 0c0a 	mov.w	ip, #10
 80034a6:	4621      	mov	r1, r4
 80034a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80034ac:	3b30      	subs	r3, #48	; 0x30
 80034ae:	2b09      	cmp	r3, #9
 80034b0:	d94d      	bls.n	800354e <_vfiprintf_r+0x1a6>
 80034b2:	b1b0      	cbz	r0, 80034e2 <_vfiprintf_r+0x13a>
 80034b4:	9207      	str	r2, [sp, #28]
 80034b6:	e014      	b.n	80034e2 <_vfiprintf_r+0x13a>
 80034b8:	eba0 0308 	sub.w	r3, r0, r8
 80034bc:	fa09 f303 	lsl.w	r3, r9, r3
 80034c0:	4313      	orrs	r3, r2
 80034c2:	9304      	str	r3, [sp, #16]
 80034c4:	46a2      	mov	sl, r4
 80034c6:	e7d2      	b.n	800346e <_vfiprintf_r+0xc6>
 80034c8:	9b03      	ldr	r3, [sp, #12]
 80034ca:	1d19      	adds	r1, r3, #4
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	9103      	str	r1, [sp, #12]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	bfbb      	ittet	lt
 80034d4:	425b      	neglt	r3, r3
 80034d6:	f042 0202 	orrlt.w	r2, r2, #2
 80034da:	9307      	strge	r3, [sp, #28]
 80034dc:	9307      	strlt	r3, [sp, #28]
 80034de:	bfb8      	it	lt
 80034e0:	9204      	strlt	r2, [sp, #16]
 80034e2:	7823      	ldrb	r3, [r4, #0]
 80034e4:	2b2e      	cmp	r3, #46	; 0x2e
 80034e6:	d10c      	bne.n	8003502 <_vfiprintf_r+0x15a>
 80034e8:	7863      	ldrb	r3, [r4, #1]
 80034ea:	2b2a      	cmp	r3, #42	; 0x2a
 80034ec:	d134      	bne.n	8003558 <_vfiprintf_r+0x1b0>
 80034ee:	9b03      	ldr	r3, [sp, #12]
 80034f0:	1d1a      	adds	r2, r3, #4
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	9203      	str	r2, [sp, #12]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	bfb8      	it	lt
 80034fa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80034fe:	3402      	adds	r4, #2
 8003500:	9305      	str	r3, [sp, #20]
 8003502:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80035d8 <_vfiprintf_r+0x230>
 8003506:	7821      	ldrb	r1, [r4, #0]
 8003508:	2203      	movs	r2, #3
 800350a:	4650      	mov	r0, sl
 800350c:	f7fc fe80 	bl	8000210 <memchr>
 8003510:	b138      	cbz	r0, 8003522 <_vfiprintf_r+0x17a>
 8003512:	9b04      	ldr	r3, [sp, #16]
 8003514:	eba0 000a 	sub.w	r0, r0, sl
 8003518:	2240      	movs	r2, #64	; 0x40
 800351a:	4082      	lsls	r2, r0
 800351c:	4313      	orrs	r3, r2
 800351e:	3401      	adds	r4, #1
 8003520:	9304      	str	r3, [sp, #16]
 8003522:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003526:	4829      	ldr	r0, [pc, #164]	; (80035cc <_vfiprintf_r+0x224>)
 8003528:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800352c:	2206      	movs	r2, #6
 800352e:	f7fc fe6f 	bl	8000210 <memchr>
 8003532:	2800      	cmp	r0, #0
 8003534:	d03f      	beq.n	80035b6 <_vfiprintf_r+0x20e>
 8003536:	4b26      	ldr	r3, [pc, #152]	; (80035d0 <_vfiprintf_r+0x228>)
 8003538:	bb1b      	cbnz	r3, 8003582 <_vfiprintf_r+0x1da>
 800353a:	9b03      	ldr	r3, [sp, #12]
 800353c:	3307      	adds	r3, #7
 800353e:	f023 0307 	bic.w	r3, r3, #7
 8003542:	3308      	adds	r3, #8
 8003544:	9303      	str	r3, [sp, #12]
 8003546:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003548:	443b      	add	r3, r7
 800354a:	9309      	str	r3, [sp, #36]	; 0x24
 800354c:	e768      	b.n	8003420 <_vfiprintf_r+0x78>
 800354e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003552:	460c      	mov	r4, r1
 8003554:	2001      	movs	r0, #1
 8003556:	e7a6      	b.n	80034a6 <_vfiprintf_r+0xfe>
 8003558:	2300      	movs	r3, #0
 800355a:	3401      	adds	r4, #1
 800355c:	9305      	str	r3, [sp, #20]
 800355e:	4619      	mov	r1, r3
 8003560:	f04f 0c0a 	mov.w	ip, #10
 8003564:	4620      	mov	r0, r4
 8003566:	f810 2b01 	ldrb.w	r2, [r0], #1
 800356a:	3a30      	subs	r2, #48	; 0x30
 800356c:	2a09      	cmp	r2, #9
 800356e:	d903      	bls.n	8003578 <_vfiprintf_r+0x1d0>
 8003570:	2b00      	cmp	r3, #0
 8003572:	d0c6      	beq.n	8003502 <_vfiprintf_r+0x15a>
 8003574:	9105      	str	r1, [sp, #20]
 8003576:	e7c4      	b.n	8003502 <_vfiprintf_r+0x15a>
 8003578:	fb0c 2101 	mla	r1, ip, r1, r2
 800357c:	4604      	mov	r4, r0
 800357e:	2301      	movs	r3, #1
 8003580:	e7f0      	b.n	8003564 <_vfiprintf_r+0x1bc>
 8003582:	ab03      	add	r3, sp, #12
 8003584:	9300      	str	r3, [sp, #0]
 8003586:	462a      	mov	r2, r5
 8003588:	4b12      	ldr	r3, [pc, #72]	; (80035d4 <_vfiprintf_r+0x22c>)
 800358a:	a904      	add	r1, sp, #16
 800358c:	4630      	mov	r0, r6
 800358e:	f3af 8000 	nop.w
 8003592:	4607      	mov	r7, r0
 8003594:	1c78      	adds	r0, r7, #1
 8003596:	d1d6      	bne.n	8003546 <_vfiprintf_r+0x19e>
 8003598:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800359a:	07d9      	lsls	r1, r3, #31
 800359c:	d405      	bmi.n	80035aa <_vfiprintf_r+0x202>
 800359e:	89ab      	ldrh	r3, [r5, #12]
 80035a0:	059a      	lsls	r2, r3, #22
 80035a2:	d402      	bmi.n	80035aa <_vfiprintf_r+0x202>
 80035a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80035a6:	f7ff fed5 	bl	8003354 <__retarget_lock_release_recursive>
 80035aa:	89ab      	ldrh	r3, [r5, #12]
 80035ac:	065b      	lsls	r3, r3, #25
 80035ae:	f53f af1d 	bmi.w	80033ec <_vfiprintf_r+0x44>
 80035b2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80035b4:	e71c      	b.n	80033f0 <_vfiprintf_r+0x48>
 80035b6:	ab03      	add	r3, sp, #12
 80035b8:	9300      	str	r3, [sp, #0]
 80035ba:	462a      	mov	r2, r5
 80035bc:	4b05      	ldr	r3, [pc, #20]	; (80035d4 <_vfiprintf_r+0x22c>)
 80035be:	a904      	add	r1, sp, #16
 80035c0:	4630      	mov	r0, r6
 80035c2:	f000 f919 	bl	80037f8 <_printf_i>
 80035c6:	e7e4      	b.n	8003592 <_vfiprintf_r+0x1ea>
 80035c8:	08003fec 	.word	0x08003fec
 80035cc:	08003ff6 	.word	0x08003ff6
 80035d0:	00000000 	.word	0x00000000
 80035d4:	08003385 	.word	0x08003385
 80035d8:	08003ff2 	.word	0x08003ff2

080035dc <sbrk_aligned>:
 80035dc:	b570      	push	{r4, r5, r6, lr}
 80035de:	4e0e      	ldr	r6, [pc, #56]	; (8003618 <sbrk_aligned+0x3c>)
 80035e0:	460c      	mov	r4, r1
 80035e2:	6831      	ldr	r1, [r6, #0]
 80035e4:	4605      	mov	r5, r0
 80035e6:	b911      	cbnz	r1, 80035ee <sbrk_aligned+0x12>
 80035e8:	f000 fc72 	bl	8003ed0 <_sbrk_r>
 80035ec:	6030      	str	r0, [r6, #0]
 80035ee:	4621      	mov	r1, r4
 80035f0:	4628      	mov	r0, r5
 80035f2:	f000 fc6d 	bl	8003ed0 <_sbrk_r>
 80035f6:	1c43      	adds	r3, r0, #1
 80035f8:	d00a      	beq.n	8003610 <sbrk_aligned+0x34>
 80035fa:	1cc4      	adds	r4, r0, #3
 80035fc:	f024 0403 	bic.w	r4, r4, #3
 8003600:	42a0      	cmp	r0, r4
 8003602:	d007      	beq.n	8003614 <sbrk_aligned+0x38>
 8003604:	1a21      	subs	r1, r4, r0
 8003606:	4628      	mov	r0, r5
 8003608:	f000 fc62 	bl	8003ed0 <_sbrk_r>
 800360c:	3001      	adds	r0, #1
 800360e:	d101      	bne.n	8003614 <sbrk_aligned+0x38>
 8003610:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8003614:	4620      	mov	r0, r4
 8003616:	bd70      	pop	{r4, r5, r6, pc}
 8003618:	20000238 	.word	0x20000238

0800361c <_malloc_r>:
 800361c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003620:	1ccd      	adds	r5, r1, #3
 8003622:	f025 0503 	bic.w	r5, r5, #3
 8003626:	3508      	adds	r5, #8
 8003628:	2d0c      	cmp	r5, #12
 800362a:	bf38      	it	cc
 800362c:	250c      	movcc	r5, #12
 800362e:	2d00      	cmp	r5, #0
 8003630:	4607      	mov	r7, r0
 8003632:	db01      	blt.n	8003638 <_malloc_r+0x1c>
 8003634:	42a9      	cmp	r1, r5
 8003636:	d905      	bls.n	8003644 <_malloc_r+0x28>
 8003638:	230c      	movs	r3, #12
 800363a:	603b      	str	r3, [r7, #0]
 800363c:	2600      	movs	r6, #0
 800363e:	4630      	mov	r0, r6
 8003640:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003644:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003718 <_malloc_r+0xfc>
 8003648:	f000 faa6 	bl	8003b98 <__malloc_lock>
 800364c:	f8d8 3000 	ldr.w	r3, [r8]
 8003650:	461c      	mov	r4, r3
 8003652:	bb5c      	cbnz	r4, 80036ac <_malloc_r+0x90>
 8003654:	4629      	mov	r1, r5
 8003656:	4638      	mov	r0, r7
 8003658:	f7ff ffc0 	bl	80035dc <sbrk_aligned>
 800365c:	1c43      	adds	r3, r0, #1
 800365e:	4604      	mov	r4, r0
 8003660:	d155      	bne.n	800370e <_malloc_r+0xf2>
 8003662:	f8d8 4000 	ldr.w	r4, [r8]
 8003666:	4626      	mov	r6, r4
 8003668:	2e00      	cmp	r6, #0
 800366a:	d145      	bne.n	80036f8 <_malloc_r+0xdc>
 800366c:	2c00      	cmp	r4, #0
 800366e:	d048      	beq.n	8003702 <_malloc_r+0xe6>
 8003670:	6823      	ldr	r3, [r4, #0]
 8003672:	4631      	mov	r1, r6
 8003674:	4638      	mov	r0, r7
 8003676:	eb04 0903 	add.w	r9, r4, r3
 800367a:	f000 fc29 	bl	8003ed0 <_sbrk_r>
 800367e:	4581      	cmp	r9, r0
 8003680:	d13f      	bne.n	8003702 <_malloc_r+0xe6>
 8003682:	6821      	ldr	r1, [r4, #0]
 8003684:	1a6d      	subs	r5, r5, r1
 8003686:	4629      	mov	r1, r5
 8003688:	4638      	mov	r0, r7
 800368a:	f7ff ffa7 	bl	80035dc <sbrk_aligned>
 800368e:	3001      	adds	r0, #1
 8003690:	d037      	beq.n	8003702 <_malloc_r+0xe6>
 8003692:	6823      	ldr	r3, [r4, #0]
 8003694:	442b      	add	r3, r5
 8003696:	6023      	str	r3, [r4, #0]
 8003698:	f8d8 3000 	ldr.w	r3, [r8]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d038      	beq.n	8003712 <_malloc_r+0xf6>
 80036a0:	685a      	ldr	r2, [r3, #4]
 80036a2:	42a2      	cmp	r2, r4
 80036a4:	d12b      	bne.n	80036fe <_malloc_r+0xe2>
 80036a6:	2200      	movs	r2, #0
 80036a8:	605a      	str	r2, [r3, #4]
 80036aa:	e00f      	b.n	80036cc <_malloc_r+0xb0>
 80036ac:	6822      	ldr	r2, [r4, #0]
 80036ae:	1b52      	subs	r2, r2, r5
 80036b0:	d41f      	bmi.n	80036f2 <_malloc_r+0xd6>
 80036b2:	2a0b      	cmp	r2, #11
 80036b4:	d917      	bls.n	80036e6 <_malloc_r+0xca>
 80036b6:	1961      	adds	r1, r4, r5
 80036b8:	42a3      	cmp	r3, r4
 80036ba:	6025      	str	r5, [r4, #0]
 80036bc:	bf18      	it	ne
 80036be:	6059      	strne	r1, [r3, #4]
 80036c0:	6863      	ldr	r3, [r4, #4]
 80036c2:	bf08      	it	eq
 80036c4:	f8c8 1000 	streq.w	r1, [r8]
 80036c8:	5162      	str	r2, [r4, r5]
 80036ca:	604b      	str	r3, [r1, #4]
 80036cc:	4638      	mov	r0, r7
 80036ce:	f104 060b 	add.w	r6, r4, #11
 80036d2:	f000 fa67 	bl	8003ba4 <__malloc_unlock>
 80036d6:	f026 0607 	bic.w	r6, r6, #7
 80036da:	1d23      	adds	r3, r4, #4
 80036dc:	1af2      	subs	r2, r6, r3
 80036de:	d0ae      	beq.n	800363e <_malloc_r+0x22>
 80036e0:	1b9b      	subs	r3, r3, r6
 80036e2:	50a3      	str	r3, [r4, r2]
 80036e4:	e7ab      	b.n	800363e <_malloc_r+0x22>
 80036e6:	42a3      	cmp	r3, r4
 80036e8:	6862      	ldr	r2, [r4, #4]
 80036ea:	d1dd      	bne.n	80036a8 <_malloc_r+0x8c>
 80036ec:	f8c8 2000 	str.w	r2, [r8]
 80036f0:	e7ec      	b.n	80036cc <_malloc_r+0xb0>
 80036f2:	4623      	mov	r3, r4
 80036f4:	6864      	ldr	r4, [r4, #4]
 80036f6:	e7ac      	b.n	8003652 <_malloc_r+0x36>
 80036f8:	4634      	mov	r4, r6
 80036fa:	6876      	ldr	r6, [r6, #4]
 80036fc:	e7b4      	b.n	8003668 <_malloc_r+0x4c>
 80036fe:	4613      	mov	r3, r2
 8003700:	e7cc      	b.n	800369c <_malloc_r+0x80>
 8003702:	230c      	movs	r3, #12
 8003704:	603b      	str	r3, [r7, #0]
 8003706:	4638      	mov	r0, r7
 8003708:	f000 fa4c 	bl	8003ba4 <__malloc_unlock>
 800370c:	e797      	b.n	800363e <_malloc_r+0x22>
 800370e:	6025      	str	r5, [r4, #0]
 8003710:	e7dc      	b.n	80036cc <_malloc_r+0xb0>
 8003712:	605b      	str	r3, [r3, #4]
 8003714:	deff      	udf	#255	; 0xff
 8003716:	bf00      	nop
 8003718:	20000234 	.word	0x20000234

0800371c <_printf_common>:
 800371c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003720:	4616      	mov	r6, r2
 8003722:	4699      	mov	r9, r3
 8003724:	688a      	ldr	r2, [r1, #8]
 8003726:	690b      	ldr	r3, [r1, #16]
 8003728:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800372c:	4293      	cmp	r3, r2
 800372e:	bfb8      	it	lt
 8003730:	4613      	movlt	r3, r2
 8003732:	6033      	str	r3, [r6, #0]
 8003734:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003738:	4607      	mov	r7, r0
 800373a:	460c      	mov	r4, r1
 800373c:	b10a      	cbz	r2, 8003742 <_printf_common+0x26>
 800373e:	3301      	adds	r3, #1
 8003740:	6033      	str	r3, [r6, #0]
 8003742:	6823      	ldr	r3, [r4, #0]
 8003744:	0699      	lsls	r1, r3, #26
 8003746:	bf42      	ittt	mi
 8003748:	6833      	ldrmi	r3, [r6, #0]
 800374a:	3302      	addmi	r3, #2
 800374c:	6033      	strmi	r3, [r6, #0]
 800374e:	6825      	ldr	r5, [r4, #0]
 8003750:	f015 0506 	ands.w	r5, r5, #6
 8003754:	d106      	bne.n	8003764 <_printf_common+0x48>
 8003756:	f104 0a19 	add.w	sl, r4, #25
 800375a:	68e3      	ldr	r3, [r4, #12]
 800375c:	6832      	ldr	r2, [r6, #0]
 800375e:	1a9b      	subs	r3, r3, r2
 8003760:	42ab      	cmp	r3, r5
 8003762:	dc26      	bgt.n	80037b2 <_printf_common+0x96>
 8003764:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003768:	1e13      	subs	r3, r2, #0
 800376a:	6822      	ldr	r2, [r4, #0]
 800376c:	bf18      	it	ne
 800376e:	2301      	movne	r3, #1
 8003770:	0692      	lsls	r2, r2, #26
 8003772:	d42b      	bmi.n	80037cc <_printf_common+0xb0>
 8003774:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003778:	4649      	mov	r1, r9
 800377a:	4638      	mov	r0, r7
 800377c:	47c0      	blx	r8
 800377e:	3001      	adds	r0, #1
 8003780:	d01e      	beq.n	80037c0 <_printf_common+0xa4>
 8003782:	6823      	ldr	r3, [r4, #0]
 8003784:	6922      	ldr	r2, [r4, #16]
 8003786:	f003 0306 	and.w	r3, r3, #6
 800378a:	2b04      	cmp	r3, #4
 800378c:	bf02      	ittt	eq
 800378e:	68e5      	ldreq	r5, [r4, #12]
 8003790:	6833      	ldreq	r3, [r6, #0]
 8003792:	1aed      	subeq	r5, r5, r3
 8003794:	68a3      	ldr	r3, [r4, #8]
 8003796:	bf0c      	ite	eq
 8003798:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800379c:	2500      	movne	r5, #0
 800379e:	4293      	cmp	r3, r2
 80037a0:	bfc4      	itt	gt
 80037a2:	1a9b      	subgt	r3, r3, r2
 80037a4:	18ed      	addgt	r5, r5, r3
 80037a6:	2600      	movs	r6, #0
 80037a8:	341a      	adds	r4, #26
 80037aa:	42b5      	cmp	r5, r6
 80037ac:	d11a      	bne.n	80037e4 <_printf_common+0xc8>
 80037ae:	2000      	movs	r0, #0
 80037b0:	e008      	b.n	80037c4 <_printf_common+0xa8>
 80037b2:	2301      	movs	r3, #1
 80037b4:	4652      	mov	r2, sl
 80037b6:	4649      	mov	r1, r9
 80037b8:	4638      	mov	r0, r7
 80037ba:	47c0      	blx	r8
 80037bc:	3001      	adds	r0, #1
 80037be:	d103      	bne.n	80037c8 <_printf_common+0xac>
 80037c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80037c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037c8:	3501      	adds	r5, #1
 80037ca:	e7c6      	b.n	800375a <_printf_common+0x3e>
 80037cc:	18e1      	adds	r1, r4, r3
 80037ce:	1c5a      	adds	r2, r3, #1
 80037d0:	2030      	movs	r0, #48	; 0x30
 80037d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80037d6:	4422      	add	r2, r4
 80037d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80037dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80037e0:	3302      	adds	r3, #2
 80037e2:	e7c7      	b.n	8003774 <_printf_common+0x58>
 80037e4:	2301      	movs	r3, #1
 80037e6:	4622      	mov	r2, r4
 80037e8:	4649      	mov	r1, r9
 80037ea:	4638      	mov	r0, r7
 80037ec:	47c0      	blx	r8
 80037ee:	3001      	adds	r0, #1
 80037f0:	d0e6      	beq.n	80037c0 <_printf_common+0xa4>
 80037f2:	3601      	adds	r6, #1
 80037f4:	e7d9      	b.n	80037aa <_printf_common+0x8e>
	...

080037f8 <_printf_i>:
 80037f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80037fc:	7e0f      	ldrb	r7, [r1, #24]
 80037fe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003800:	2f78      	cmp	r7, #120	; 0x78
 8003802:	4691      	mov	r9, r2
 8003804:	4680      	mov	r8, r0
 8003806:	460c      	mov	r4, r1
 8003808:	469a      	mov	sl, r3
 800380a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800380e:	d807      	bhi.n	8003820 <_printf_i+0x28>
 8003810:	2f62      	cmp	r7, #98	; 0x62
 8003812:	d80a      	bhi.n	800382a <_printf_i+0x32>
 8003814:	2f00      	cmp	r7, #0
 8003816:	f000 80d4 	beq.w	80039c2 <_printf_i+0x1ca>
 800381a:	2f58      	cmp	r7, #88	; 0x58
 800381c:	f000 80c0 	beq.w	80039a0 <_printf_i+0x1a8>
 8003820:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003824:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003828:	e03a      	b.n	80038a0 <_printf_i+0xa8>
 800382a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800382e:	2b15      	cmp	r3, #21
 8003830:	d8f6      	bhi.n	8003820 <_printf_i+0x28>
 8003832:	a101      	add	r1, pc, #4	; (adr r1, 8003838 <_printf_i+0x40>)
 8003834:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003838:	08003891 	.word	0x08003891
 800383c:	080038a5 	.word	0x080038a5
 8003840:	08003821 	.word	0x08003821
 8003844:	08003821 	.word	0x08003821
 8003848:	08003821 	.word	0x08003821
 800384c:	08003821 	.word	0x08003821
 8003850:	080038a5 	.word	0x080038a5
 8003854:	08003821 	.word	0x08003821
 8003858:	08003821 	.word	0x08003821
 800385c:	08003821 	.word	0x08003821
 8003860:	08003821 	.word	0x08003821
 8003864:	080039a9 	.word	0x080039a9
 8003868:	080038d1 	.word	0x080038d1
 800386c:	08003963 	.word	0x08003963
 8003870:	08003821 	.word	0x08003821
 8003874:	08003821 	.word	0x08003821
 8003878:	080039cb 	.word	0x080039cb
 800387c:	08003821 	.word	0x08003821
 8003880:	080038d1 	.word	0x080038d1
 8003884:	08003821 	.word	0x08003821
 8003888:	08003821 	.word	0x08003821
 800388c:	0800396b 	.word	0x0800396b
 8003890:	682b      	ldr	r3, [r5, #0]
 8003892:	1d1a      	adds	r2, r3, #4
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	602a      	str	r2, [r5, #0]
 8003898:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800389c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80038a0:	2301      	movs	r3, #1
 80038a2:	e09f      	b.n	80039e4 <_printf_i+0x1ec>
 80038a4:	6820      	ldr	r0, [r4, #0]
 80038a6:	682b      	ldr	r3, [r5, #0]
 80038a8:	0607      	lsls	r7, r0, #24
 80038aa:	f103 0104 	add.w	r1, r3, #4
 80038ae:	6029      	str	r1, [r5, #0]
 80038b0:	d501      	bpl.n	80038b6 <_printf_i+0xbe>
 80038b2:	681e      	ldr	r6, [r3, #0]
 80038b4:	e003      	b.n	80038be <_printf_i+0xc6>
 80038b6:	0646      	lsls	r6, r0, #25
 80038b8:	d5fb      	bpl.n	80038b2 <_printf_i+0xba>
 80038ba:	f9b3 6000 	ldrsh.w	r6, [r3]
 80038be:	2e00      	cmp	r6, #0
 80038c0:	da03      	bge.n	80038ca <_printf_i+0xd2>
 80038c2:	232d      	movs	r3, #45	; 0x2d
 80038c4:	4276      	negs	r6, r6
 80038c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80038ca:	485a      	ldr	r0, [pc, #360]	; (8003a34 <_printf_i+0x23c>)
 80038cc:	230a      	movs	r3, #10
 80038ce:	e012      	b.n	80038f6 <_printf_i+0xfe>
 80038d0:	682b      	ldr	r3, [r5, #0]
 80038d2:	6820      	ldr	r0, [r4, #0]
 80038d4:	1d19      	adds	r1, r3, #4
 80038d6:	6029      	str	r1, [r5, #0]
 80038d8:	0605      	lsls	r5, r0, #24
 80038da:	d501      	bpl.n	80038e0 <_printf_i+0xe8>
 80038dc:	681e      	ldr	r6, [r3, #0]
 80038de:	e002      	b.n	80038e6 <_printf_i+0xee>
 80038e0:	0641      	lsls	r1, r0, #25
 80038e2:	d5fb      	bpl.n	80038dc <_printf_i+0xe4>
 80038e4:	881e      	ldrh	r6, [r3, #0]
 80038e6:	4853      	ldr	r0, [pc, #332]	; (8003a34 <_printf_i+0x23c>)
 80038e8:	2f6f      	cmp	r7, #111	; 0x6f
 80038ea:	bf0c      	ite	eq
 80038ec:	2308      	moveq	r3, #8
 80038ee:	230a      	movne	r3, #10
 80038f0:	2100      	movs	r1, #0
 80038f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80038f6:	6865      	ldr	r5, [r4, #4]
 80038f8:	60a5      	str	r5, [r4, #8]
 80038fa:	2d00      	cmp	r5, #0
 80038fc:	bfa2      	ittt	ge
 80038fe:	6821      	ldrge	r1, [r4, #0]
 8003900:	f021 0104 	bicge.w	r1, r1, #4
 8003904:	6021      	strge	r1, [r4, #0]
 8003906:	b90e      	cbnz	r6, 800390c <_printf_i+0x114>
 8003908:	2d00      	cmp	r5, #0
 800390a:	d04b      	beq.n	80039a4 <_printf_i+0x1ac>
 800390c:	4615      	mov	r5, r2
 800390e:	fbb6 f1f3 	udiv	r1, r6, r3
 8003912:	fb03 6711 	mls	r7, r3, r1, r6
 8003916:	5dc7      	ldrb	r7, [r0, r7]
 8003918:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800391c:	4637      	mov	r7, r6
 800391e:	42bb      	cmp	r3, r7
 8003920:	460e      	mov	r6, r1
 8003922:	d9f4      	bls.n	800390e <_printf_i+0x116>
 8003924:	2b08      	cmp	r3, #8
 8003926:	d10b      	bne.n	8003940 <_printf_i+0x148>
 8003928:	6823      	ldr	r3, [r4, #0]
 800392a:	07de      	lsls	r6, r3, #31
 800392c:	d508      	bpl.n	8003940 <_printf_i+0x148>
 800392e:	6923      	ldr	r3, [r4, #16]
 8003930:	6861      	ldr	r1, [r4, #4]
 8003932:	4299      	cmp	r1, r3
 8003934:	bfde      	ittt	le
 8003936:	2330      	movle	r3, #48	; 0x30
 8003938:	f805 3c01 	strble.w	r3, [r5, #-1]
 800393c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003940:	1b52      	subs	r2, r2, r5
 8003942:	6122      	str	r2, [r4, #16]
 8003944:	f8cd a000 	str.w	sl, [sp]
 8003948:	464b      	mov	r3, r9
 800394a:	aa03      	add	r2, sp, #12
 800394c:	4621      	mov	r1, r4
 800394e:	4640      	mov	r0, r8
 8003950:	f7ff fee4 	bl	800371c <_printf_common>
 8003954:	3001      	adds	r0, #1
 8003956:	d14a      	bne.n	80039ee <_printf_i+0x1f6>
 8003958:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800395c:	b004      	add	sp, #16
 800395e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003962:	6823      	ldr	r3, [r4, #0]
 8003964:	f043 0320 	orr.w	r3, r3, #32
 8003968:	6023      	str	r3, [r4, #0]
 800396a:	4833      	ldr	r0, [pc, #204]	; (8003a38 <_printf_i+0x240>)
 800396c:	2778      	movs	r7, #120	; 0x78
 800396e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003972:	6823      	ldr	r3, [r4, #0]
 8003974:	6829      	ldr	r1, [r5, #0]
 8003976:	061f      	lsls	r7, r3, #24
 8003978:	f851 6b04 	ldr.w	r6, [r1], #4
 800397c:	d402      	bmi.n	8003984 <_printf_i+0x18c>
 800397e:	065f      	lsls	r7, r3, #25
 8003980:	bf48      	it	mi
 8003982:	b2b6      	uxthmi	r6, r6
 8003984:	07df      	lsls	r7, r3, #31
 8003986:	bf48      	it	mi
 8003988:	f043 0320 	orrmi.w	r3, r3, #32
 800398c:	6029      	str	r1, [r5, #0]
 800398e:	bf48      	it	mi
 8003990:	6023      	strmi	r3, [r4, #0]
 8003992:	b91e      	cbnz	r6, 800399c <_printf_i+0x1a4>
 8003994:	6823      	ldr	r3, [r4, #0]
 8003996:	f023 0320 	bic.w	r3, r3, #32
 800399a:	6023      	str	r3, [r4, #0]
 800399c:	2310      	movs	r3, #16
 800399e:	e7a7      	b.n	80038f0 <_printf_i+0xf8>
 80039a0:	4824      	ldr	r0, [pc, #144]	; (8003a34 <_printf_i+0x23c>)
 80039a2:	e7e4      	b.n	800396e <_printf_i+0x176>
 80039a4:	4615      	mov	r5, r2
 80039a6:	e7bd      	b.n	8003924 <_printf_i+0x12c>
 80039a8:	682b      	ldr	r3, [r5, #0]
 80039aa:	6826      	ldr	r6, [r4, #0]
 80039ac:	6961      	ldr	r1, [r4, #20]
 80039ae:	1d18      	adds	r0, r3, #4
 80039b0:	6028      	str	r0, [r5, #0]
 80039b2:	0635      	lsls	r5, r6, #24
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	d501      	bpl.n	80039bc <_printf_i+0x1c4>
 80039b8:	6019      	str	r1, [r3, #0]
 80039ba:	e002      	b.n	80039c2 <_printf_i+0x1ca>
 80039bc:	0670      	lsls	r0, r6, #25
 80039be:	d5fb      	bpl.n	80039b8 <_printf_i+0x1c0>
 80039c0:	8019      	strh	r1, [r3, #0]
 80039c2:	2300      	movs	r3, #0
 80039c4:	6123      	str	r3, [r4, #16]
 80039c6:	4615      	mov	r5, r2
 80039c8:	e7bc      	b.n	8003944 <_printf_i+0x14c>
 80039ca:	682b      	ldr	r3, [r5, #0]
 80039cc:	1d1a      	adds	r2, r3, #4
 80039ce:	602a      	str	r2, [r5, #0]
 80039d0:	681d      	ldr	r5, [r3, #0]
 80039d2:	6862      	ldr	r2, [r4, #4]
 80039d4:	2100      	movs	r1, #0
 80039d6:	4628      	mov	r0, r5
 80039d8:	f7fc fc1a 	bl	8000210 <memchr>
 80039dc:	b108      	cbz	r0, 80039e2 <_printf_i+0x1ea>
 80039de:	1b40      	subs	r0, r0, r5
 80039e0:	6060      	str	r0, [r4, #4]
 80039e2:	6863      	ldr	r3, [r4, #4]
 80039e4:	6123      	str	r3, [r4, #16]
 80039e6:	2300      	movs	r3, #0
 80039e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039ec:	e7aa      	b.n	8003944 <_printf_i+0x14c>
 80039ee:	6923      	ldr	r3, [r4, #16]
 80039f0:	462a      	mov	r2, r5
 80039f2:	4649      	mov	r1, r9
 80039f4:	4640      	mov	r0, r8
 80039f6:	47d0      	blx	sl
 80039f8:	3001      	adds	r0, #1
 80039fa:	d0ad      	beq.n	8003958 <_printf_i+0x160>
 80039fc:	6823      	ldr	r3, [r4, #0]
 80039fe:	079b      	lsls	r3, r3, #30
 8003a00:	d413      	bmi.n	8003a2a <_printf_i+0x232>
 8003a02:	68e0      	ldr	r0, [r4, #12]
 8003a04:	9b03      	ldr	r3, [sp, #12]
 8003a06:	4298      	cmp	r0, r3
 8003a08:	bfb8      	it	lt
 8003a0a:	4618      	movlt	r0, r3
 8003a0c:	e7a6      	b.n	800395c <_printf_i+0x164>
 8003a0e:	2301      	movs	r3, #1
 8003a10:	4632      	mov	r2, r6
 8003a12:	4649      	mov	r1, r9
 8003a14:	4640      	mov	r0, r8
 8003a16:	47d0      	blx	sl
 8003a18:	3001      	adds	r0, #1
 8003a1a:	d09d      	beq.n	8003958 <_printf_i+0x160>
 8003a1c:	3501      	adds	r5, #1
 8003a1e:	68e3      	ldr	r3, [r4, #12]
 8003a20:	9903      	ldr	r1, [sp, #12]
 8003a22:	1a5b      	subs	r3, r3, r1
 8003a24:	42ab      	cmp	r3, r5
 8003a26:	dcf2      	bgt.n	8003a0e <_printf_i+0x216>
 8003a28:	e7eb      	b.n	8003a02 <_printf_i+0x20a>
 8003a2a:	2500      	movs	r5, #0
 8003a2c:	f104 0619 	add.w	r6, r4, #25
 8003a30:	e7f5      	b.n	8003a1e <_printf_i+0x226>
 8003a32:	bf00      	nop
 8003a34:	08003ffd 	.word	0x08003ffd
 8003a38:	0800400e 	.word	0x0800400e

08003a3c <__sflush_r>:
 8003a3c:	898a      	ldrh	r2, [r1, #12]
 8003a3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a42:	4605      	mov	r5, r0
 8003a44:	0710      	lsls	r0, r2, #28
 8003a46:	460c      	mov	r4, r1
 8003a48:	d458      	bmi.n	8003afc <__sflush_r+0xc0>
 8003a4a:	684b      	ldr	r3, [r1, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	dc05      	bgt.n	8003a5c <__sflush_r+0x20>
 8003a50:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	dc02      	bgt.n	8003a5c <__sflush_r+0x20>
 8003a56:	2000      	movs	r0, #0
 8003a58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003a5e:	2e00      	cmp	r6, #0
 8003a60:	d0f9      	beq.n	8003a56 <__sflush_r+0x1a>
 8003a62:	2300      	movs	r3, #0
 8003a64:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003a68:	682f      	ldr	r7, [r5, #0]
 8003a6a:	6a21      	ldr	r1, [r4, #32]
 8003a6c:	602b      	str	r3, [r5, #0]
 8003a6e:	d032      	beq.n	8003ad6 <__sflush_r+0x9a>
 8003a70:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003a72:	89a3      	ldrh	r3, [r4, #12]
 8003a74:	075a      	lsls	r2, r3, #29
 8003a76:	d505      	bpl.n	8003a84 <__sflush_r+0x48>
 8003a78:	6863      	ldr	r3, [r4, #4]
 8003a7a:	1ac0      	subs	r0, r0, r3
 8003a7c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003a7e:	b10b      	cbz	r3, 8003a84 <__sflush_r+0x48>
 8003a80:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003a82:	1ac0      	subs	r0, r0, r3
 8003a84:	2300      	movs	r3, #0
 8003a86:	4602      	mov	r2, r0
 8003a88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003a8a:	6a21      	ldr	r1, [r4, #32]
 8003a8c:	4628      	mov	r0, r5
 8003a8e:	47b0      	blx	r6
 8003a90:	1c43      	adds	r3, r0, #1
 8003a92:	89a3      	ldrh	r3, [r4, #12]
 8003a94:	d106      	bne.n	8003aa4 <__sflush_r+0x68>
 8003a96:	6829      	ldr	r1, [r5, #0]
 8003a98:	291d      	cmp	r1, #29
 8003a9a:	d82b      	bhi.n	8003af4 <__sflush_r+0xb8>
 8003a9c:	4a29      	ldr	r2, [pc, #164]	; (8003b44 <__sflush_r+0x108>)
 8003a9e:	410a      	asrs	r2, r1
 8003aa0:	07d6      	lsls	r6, r2, #31
 8003aa2:	d427      	bmi.n	8003af4 <__sflush_r+0xb8>
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	6062      	str	r2, [r4, #4]
 8003aa8:	04d9      	lsls	r1, r3, #19
 8003aaa:	6922      	ldr	r2, [r4, #16]
 8003aac:	6022      	str	r2, [r4, #0]
 8003aae:	d504      	bpl.n	8003aba <__sflush_r+0x7e>
 8003ab0:	1c42      	adds	r2, r0, #1
 8003ab2:	d101      	bne.n	8003ab8 <__sflush_r+0x7c>
 8003ab4:	682b      	ldr	r3, [r5, #0]
 8003ab6:	b903      	cbnz	r3, 8003aba <__sflush_r+0x7e>
 8003ab8:	6560      	str	r0, [r4, #84]	; 0x54
 8003aba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003abc:	602f      	str	r7, [r5, #0]
 8003abe:	2900      	cmp	r1, #0
 8003ac0:	d0c9      	beq.n	8003a56 <__sflush_r+0x1a>
 8003ac2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003ac6:	4299      	cmp	r1, r3
 8003ac8:	d002      	beq.n	8003ad0 <__sflush_r+0x94>
 8003aca:	4628      	mov	r0, r5
 8003acc:	f000 fa22 	bl	8003f14 <_free_r>
 8003ad0:	2000      	movs	r0, #0
 8003ad2:	6360      	str	r0, [r4, #52]	; 0x34
 8003ad4:	e7c0      	b.n	8003a58 <__sflush_r+0x1c>
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	4628      	mov	r0, r5
 8003ada:	47b0      	blx	r6
 8003adc:	1c41      	adds	r1, r0, #1
 8003ade:	d1c8      	bne.n	8003a72 <__sflush_r+0x36>
 8003ae0:	682b      	ldr	r3, [r5, #0]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d0c5      	beq.n	8003a72 <__sflush_r+0x36>
 8003ae6:	2b1d      	cmp	r3, #29
 8003ae8:	d001      	beq.n	8003aee <__sflush_r+0xb2>
 8003aea:	2b16      	cmp	r3, #22
 8003aec:	d101      	bne.n	8003af2 <__sflush_r+0xb6>
 8003aee:	602f      	str	r7, [r5, #0]
 8003af0:	e7b1      	b.n	8003a56 <__sflush_r+0x1a>
 8003af2:	89a3      	ldrh	r3, [r4, #12]
 8003af4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003af8:	81a3      	strh	r3, [r4, #12]
 8003afa:	e7ad      	b.n	8003a58 <__sflush_r+0x1c>
 8003afc:	690f      	ldr	r7, [r1, #16]
 8003afe:	2f00      	cmp	r7, #0
 8003b00:	d0a9      	beq.n	8003a56 <__sflush_r+0x1a>
 8003b02:	0793      	lsls	r3, r2, #30
 8003b04:	680e      	ldr	r6, [r1, #0]
 8003b06:	bf08      	it	eq
 8003b08:	694b      	ldreq	r3, [r1, #20]
 8003b0a:	600f      	str	r7, [r1, #0]
 8003b0c:	bf18      	it	ne
 8003b0e:	2300      	movne	r3, #0
 8003b10:	eba6 0807 	sub.w	r8, r6, r7
 8003b14:	608b      	str	r3, [r1, #8]
 8003b16:	f1b8 0f00 	cmp.w	r8, #0
 8003b1a:	dd9c      	ble.n	8003a56 <__sflush_r+0x1a>
 8003b1c:	6a21      	ldr	r1, [r4, #32]
 8003b1e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003b20:	4643      	mov	r3, r8
 8003b22:	463a      	mov	r2, r7
 8003b24:	4628      	mov	r0, r5
 8003b26:	47b0      	blx	r6
 8003b28:	2800      	cmp	r0, #0
 8003b2a:	dc06      	bgt.n	8003b3a <__sflush_r+0xfe>
 8003b2c:	89a3      	ldrh	r3, [r4, #12]
 8003b2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b32:	81a3      	strh	r3, [r4, #12]
 8003b34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003b38:	e78e      	b.n	8003a58 <__sflush_r+0x1c>
 8003b3a:	4407      	add	r7, r0
 8003b3c:	eba8 0800 	sub.w	r8, r8, r0
 8003b40:	e7e9      	b.n	8003b16 <__sflush_r+0xda>
 8003b42:	bf00      	nop
 8003b44:	dfbffffe 	.word	0xdfbffffe

08003b48 <_fflush_r>:
 8003b48:	b538      	push	{r3, r4, r5, lr}
 8003b4a:	690b      	ldr	r3, [r1, #16]
 8003b4c:	4605      	mov	r5, r0
 8003b4e:	460c      	mov	r4, r1
 8003b50:	b913      	cbnz	r3, 8003b58 <_fflush_r+0x10>
 8003b52:	2500      	movs	r5, #0
 8003b54:	4628      	mov	r0, r5
 8003b56:	bd38      	pop	{r3, r4, r5, pc}
 8003b58:	b118      	cbz	r0, 8003b62 <_fflush_r+0x1a>
 8003b5a:	6a03      	ldr	r3, [r0, #32]
 8003b5c:	b90b      	cbnz	r3, 8003b62 <_fflush_r+0x1a>
 8003b5e:	f7ff fb7d 	bl	800325c <__sinit>
 8003b62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d0f3      	beq.n	8003b52 <_fflush_r+0xa>
 8003b6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003b6c:	07d0      	lsls	r0, r2, #31
 8003b6e:	d404      	bmi.n	8003b7a <_fflush_r+0x32>
 8003b70:	0599      	lsls	r1, r3, #22
 8003b72:	d402      	bmi.n	8003b7a <_fflush_r+0x32>
 8003b74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b76:	f7ff fbec 	bl	8003352 <__retarget_lock_acquire_recursive>
 8003b7a:	4628      	mov	r0, r5
 8003b7c:	4621      	mov	r1, r4
 8003b7e:	f7ff ff5d 	bl	8003a3c <__sflush_r>
 8003b82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b84:	07da      	lsls	r2, r3, #31
 8003b86:	4605      	mov	r5, r0
 8003b88:	d4e4      	bmi.n	8003b54 <_fflush_r+0xc>
 8003b8a:	89a3      	ldrh	r3, [r4, #12]
 8003b8c:	059b      	lsls	r3, r3, #22
 8003b8e:	d4e1      	bmi.n	8003b54 <_fflush_r+0xc>
 8003b90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b92:	f7ff fbdf 	bl	8003354 <__retarget_lock_release_recursive>
 8003b96:	e7dd      	b.n	8003b54 <_fflush_r+0xc>

08003b98 <__malloc_lock>:
 8003b98:	4801      	ldr	r0, [pc, #4]	; (8003ba0 <__malloc_lock+0x8>)
 8003b9a:	f7ff bbda 	b.w	8003352 <__retarget_lock_acquire_recursive>
 8003b9e:	bf00      	nop
 8003ba0:	20000230 	.word	0x20000230

08003ba4 <__malloc_unlock>:
 8003ba4:	4801      	ldr	r0, [pc, #4]	; (8003bac <__malloc_unlock+0x8>)
 8003ba6:	f7ff bbd5 	b.w	8003354 <__retarget_lock_release_recursive>
 8003baa:	bf00      	nop
 8003bac:	20000230 	.word	0x20000230

08003bb0 <__sread>:
 8003bb0:	b510      	push	{r4, lr}
 8003bb2:	460c      	mov	r4, r1
 8003bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bb8:	f000 f978 	bl	8003eac <_read_r>
 8003bbc:	2800      	cmp	r0, #0
 8003bbe:	bfab      	itete	ge
 8003bc0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003bc2:	89a3      	ldrhlt	r3, [r4, #12]
 8003bc4:	181b      	addge	r3, r3, r0
 8003bc6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003bca:	bfac      	ite	ge
 8003bcc:	6563      	strge	r3, [r4, #84]	; 0x54
 8003bce:	81a3      	strhlt	r3, [r4, #12]
 8003bd0:	bd10      	pop	{r4, pc}

08003bd2 <__swrite>:
 8003bd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bd6:	461f      	mov	r7, r3
 8003bd8:	898b      	ldrh	r3, [r1, #12]
 8003bda:	05db      	lsls	r3, r3, #23
 8003bdc:	4605      	mov	r5, r0
 8003bde:	460c      	mov	r4, r1
 8003be0:	4616      	mov	r6, r2
 8003be2:	d505      	bpl.n	8003bf0 <__swrite+0x1e>
 8003be4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003be8:	2302      	movs	r3, #2
 8003bea:	2200      	movs	r2, #0
 8003bec:	f000 f94c 	bl	8003e88 <_lseek_r>
 8003bf0:	89a3      	ldrh	r3, [r4, #12]
 8003bf2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003bf6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003bfa:	81a3      	strh	r3, [r4, #12]
 8003bfc:	4632      	mov	r2, r6
 8003bfe:	463b      	mov	r3, r7
 8003c00:	4628      	mov	r0, r5
 8003c02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c06:	f000 b973 	b.w	8003ef0 <_write_r>

08003c0a <__sseek>:
 8003c0a:	b510      	push	{r4, lr}
 8003c0c:	460c      	mov	r4, r1
 8003c0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c12:	f000 f939 	bl	8003e88 <_lseek_r>
 8003c16:	1c43      	adds	r3, r0, #1
 8003c18:	89a3      	ldrh	r3, [r4, #12]
 8003c1a:	bf15      	itete	ne
 8003c1c:	6560      	strne	r0, [r4, #84]	; 0x54
 8003c1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003c22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003c26:	81a3      	strheq	r3, [r4, #12]
 8003c28:	bf18      	it	ne
 8003c2a:	81a3      	strhne	r3, [r4, #12]
 8003c2c:	bd10      	pop	{r4, pc}

08003c2e <__sclose>:
 8003c2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c32:	f000 b8f7 	b.w	8003e24 <_close_r>

08003c36 <__swbuf_r>:
 8003c36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c38:	460e      	mov	r6, r1
 8003c3a:	4614      	mov	r4, r2
 8003c3c:	4605      	mov	r5, r0
 8003c3e:	b118      	cbz	r0, 8003c48 <__swbuf_r+0x12>
 8003c40:	6a03      	ldr	r3, [r0, #32]
 8003c42:	b90b      	cbnz	r3, 8003c48 <__swbuf_r+0x12>
 8003c44:	f7ff fb0a 	bl	800325c <__sinit>
 8003c48:	69a3      	ldr	r3, [r4, #24]
 8003c4a:	60a3      	str	r3, [r4, #8]
 8003c4c:	89a3      	ldrh	r3, [r4, #12]
 8003c4e:	071a      	lsls	r2, r3, #28
 8003c50:	d525      	bpl.n	8003c9e <__swbuf_r+0x68>
 8003c52:	6923      	ldr	r3, [r4, #16]
 8003c54:	b31b      	cbz	r3, 8003c9e <__swbuf_r+0x68>
 8003c56:	6823      	ldr	r3, [r4, #0]
 8003c58:	6922      	ldr	r2, [r4, #16]
 8003c5a:	1a98      	subs	r0, r3, r2
 8003c5c:	6963      	ldr	r3, [r4, #20]
 8003c5e:	b2f6      	uxtb	r6, r6
 8003c60:	4283      	cmp	r3, r0
 8003c62:	4637      	mov	r7, r6
 8003c64:	dc04      	bgt.n	8003c70 <__swbuf_r+0x3a>
 8003c66:	4621      	mov	r1, r4
 8003c68:	4628      	mov	r0, r5
 8003c6a:	f7ff ff6d 	bl	8003b48 <_fflush_r>
 8003c6e:	b9e0      	cbnz	r0, 8003caa <__swbuf_r+0x74>
 8003c70:	68a3      	ldr	r3, [r4, #8]
 8003c72:	3b01      	subs	r3, #1
 8003c74:	60a3      	str	r3, [r4, #8]
 8003c76:	6823      	ldr	r3, [r4, #0]
 8003c78:	1c5a      	adds	r2, r3, #1
 8003c7a:	6022      	str	r2, [r4, #0]
 8003c7c:	701e      	strb	r6, [r3, #0]
 8003c7e:	6962      	ldr	r2, [r4, #20]
 8003c80:	1c43      	adds	r3, r0, #1
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d004      	beq.n	8003c90 <__swbuf_r+0x5a>
 8003c86:	89a3      	ldrh	r3, [r4, #12]
 8003c88:	07db      	lsls	r3, r3, #31
 8003c8a:	d506      	bpl.n	8003c9a <__swbuf_r+0x64>
 8003c8c:	2e0a      	cmp	r6, #10
 8003c8e:	d104      	bne.n	8003c9a <__swbuf_r+0x64>
 8003c90:	4621      	mov	r1, r4
 8003c92:	4628      	mov	r0, r5
 8003c94:	f7ff ff58 	bl	8003b48 <_fflush_r>
 8003c98:	b938      	cbnz	r0, 8003caa <__swbuf_r+0x74>
 8003c9a:	4638      	mov	r0, r7
 8003c9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c9e:	4621      	mov	r1, r4
 8003ca0:	4628      	mov	r0, r5
 8003ca2:	f000 f805 	bl	8003cb0 <__swsetup_r>
 8003ca6:	2800      	cmp	r0, #0
 8003ca8:	d0d5      	beq.n	8003c56 <__swbuf_r+0x20>
 8003caa:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8003cae:	e7f4      	b.n	8003c9a <__swbuf_r+0x64>

08003cb0 <__swsetup_r>:
 8003cb0:	b538      	push	{r3, r4, r5, lr}
 8003cb2:	4b2a      	ldr	r3, [pc, #168]	; (8003d5c <__swsetup_r+0xac>)
 8003cb4:	4605      	mov	r5, r0
 8003cb6:	6818      	ldr	r0, [r3, #0]
 8003cb8:	460c      	mov	r4, r1
 8003cba:	b118      	cbz	r0, 8003cc4 <__swsetup_r+0x14>
 8003cbc:	6a03      	ldr	r3, [r0, #32]
 8003cbe:	b90b      	cbnz	r3, 8003cc4 <__swsetup_r+0x14>
 8003cc0:	f7ff facc 	bl	800325c <__sinit>
 8003cc4:	89a3      	ldrh	r3, [r4, #12]
 8003cc6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003cca:	0718      	lsls	r0, r3, #28
 8003ccc:	d422      	bmi.n	8003d14 <__swsetup_r+0x64>
 8003cce:	06d9      	lsls	r1, r3, #27
 8003cd0:	d407      	bmi.n	8003ce2 <__swsetup_r+0x32>
 8003cd2:	2309      	movs	r3, #9
 8003cd4:	602b      	str	r3, [r5, #0]
 8003cd6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003cda:	81a3      	strh	r3, [r4, #12]
 8003cdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ce0:	e034      	b.n	8003d4c <__swsetup_r+0x9c>
 8003ce2:	0758      	lsls	r0, r3, #29
 8003ce4:	d512      	bpl.n	8003d0c <__swsetup_r+0x5c>
 8003ce6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003ce8:	b141      	cbz	r1, 8003cfc <__swsetup_r+0x4c>
 8003cea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003cee:	4299      	cmp	r1, r3
 8003cf0:	d002      	beq.n	8003cf8 <__swsetup_r+0x48>
 8003cf2:	4628      	mov	r0, r5
 8003cf4:	f000 f90e 	bl	8003f14 <_free_r>
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	6363      	str	r3, [r4, #52]	; 0x34
 8003cfc:	89a3      	ldrh	r3, [r4, #12]
 8003cfe:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003d02:	81a3      	strh	r3, [r4, #12]
 8003d04:	2300      	movs	r3, #0
 8003d06:	6063      	str	r3, [r4, #4]
 8003d08:	6923      	ldr	r3, [r4, #16]
 8003d0a:	6023      	str	r3, [r4, #0]
 8003d0c:	89a3      	ldrh	r3, [r4, #12]
 8003d0e:	f043 0308 	orr.w	r3, r3, #8
 8003d12:	81a3      	strh	r3, [r4, #12]
 8003d14:	6923      	ldr	r3, [r4, #16]
 8003d16:	b94b      	cbnz	r3, 8003d2c <__swsetup_r+0x7c>
 8003d18:	89a3      	ldrh	r3, [r4, #12]
 8003d1a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003d1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d22:	d003      	beq.n	8003d2c <__swsetup_r+0x7c>
 8003d24:	4621      	mov	r1, r4
 8003d26:	4628      	mov	r0, r5
 8003d28:	f000 f840 	bl	8003dac <__smakebuf_r>
 8003d2c:	89a0      	ldrh	r0, [r4, #12]
 8003d2e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003d32:	f010 0301 	ands.w	r3, r0, #1
 8003d36:	d00a      	beq.n	8003d4e <__swsetup_r+0x9e>
 8003d38:	2300      	movs	r3, #0
 8003d3a:	60a3      	str	r3, [r4, #8]
 8003d3c:	6963      	ldr	r3, [r4, #20]
 8003d3e:	425b      	negs	r3, r3
 8003d40:	61a3      	str	r3, [r4, #24]
 8003d42:	6923      	ldr	r3, [r4, #16]
 8003d44:	b943      	cbnz	r3, 8003d58 <__swsetup_r+0xa8>
 8003d46:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003d4a:	d1c4      	bne.n	8003cd6 <__swsetup_r+0x26>
 8003d4c:	bd38      	pop	{r3, r4, r5, pc}
 8003d4e:	0781      	lsls	r1, r0, #30
 8003d50:	bf58      	it	pl
 8003d52:	6963      	ldrpl	r3, [r4, #20]
 8003d54:	60a3      	str	r3, [r4, #8]
 8003d56:	e7f4      	b.n	8003d42 <__swsetup_r+0x92>
 8003d58:	2000      	movs	r0, #0
 8003d5a:	e7f7      	b.n	8003d4c <__swsetup_r+0x9c>
 8003d5c:	20000070 	.word	0x20000070

08003d60 <__swhatbuf_r>:
 8003d60:	b570      	push	{r4, r5, r6, lr}
 8003d62:	460c      	mov	r4, r1
 8003d64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d68:	2900      	cmp	r1, #0
 8003d6a:	b096      	sub	sp, #88	; 0x58
 8003d6c:	4615      	mov	r5, r2
 8003d6e:	461e      	mov	r6, r3
 8003d70:	da0d      	bge.n	8003d8e <__swhatbuf_r+0x2e>
 8003d72:	89a3      	ldrh	r3, [r4, #12]
 8003d74:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003d78:	f04f 0100 	mov.w	r1, #0
 8003d7c:	bf0c      	ite	eq
 8003d7e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8003d82:	2340      	movne	r3, #64	; 0x40
 8003d84:	2000      	movs	r0, #0
 8003d86:	6031      	str	r1, [r6, #0]
 8003d88:	602b      	str	r3, [r5, #0]
 8003d8a:	b016      	add	sp, #88	; 0x58
 8003d8c:	bd70      	pop	{r4, r5, r6, pc}
 8003d8e:	466a      	mov	r2, sp
 8003d90:	f000 f858 	bl	8003e44 <_fstat_r>
 8003d94:	2800      	cmp	r0, #0
 8003d96:	dbec      	blt.n	8003d72 <__swhatbuf_r+0x12>
 8003d98:	9901      	ldr	r1, [sp, #4]
 8003d9a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003d9e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003da2:	4259      	negs	r1, r3
 8003da4:	4159      	adcs	r1, r3
 8003da6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003daa:	e7eb      	b.n	8003d84 <__swhatbuf_r+0x24>

08003dac <__smakebuf_r>:
 8003dac:	898b      	ldrh	r3, [r1, #12]
 8003dae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003db0:	079d      	lsls	r5, r3, #30
 8003db2:	4606      	mov	r6, r0
 8003db4:	460c      	mov	r4, r1
 8003db6:	d507      	bpl.n	8003dc8 <__smakebuf_r+0x1c>
 8003db8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003dbc:	6023      	str	r3, [r4, #0]
 8003dbe:	6123      	str	r3, [r4, #16]
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	6163      	str	r3, [r4, #20]
 8003dc4:	b002      	add	sp, #8
 8003dc6:	bd70      	pop	{r4, r5, r6, pc}
 8003dc8:	ab01      	add	r3, sp, #4
 8003dca:	466a      	mov	r2, sp
 8003dcc:	f7ff ffc8 	bl	8003d60 <__swhatbuf_r>
 8003dd0:	9900      	ldr	r1, [sp, #0]
 8003dd2:	4605      	mov	r5, r0
 8003dd4:	4630      	mov	r0, r6
 8003dd6:	f7ff fc21 	bl	800361c <_malloc_r>
 8003dda:	b948      	cbnz	r0, 8003df0 <__smakebuf_r+0x44>
 8003ddc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003de0:	059a      	lsls	r2, r3, #22
 8003de2:	d4ef      	bmi.n	8003dc4 <__smakebuf_r+0x18>
 8003de4:	f023 0303 	bic.w	r3, r3, #3
 8003de8:	f043 0302 	orr.w	r3, r3, #2
 8003dec:	81a3      	strh	r3, [r4, #12]
 8003dee:	e7e3      	b.n	8003db8 <__smakebuf_r+0xc>
 8003df0:	89a3      	ldrh	r3, [r4, #12]
 8003df2:	6020      	str	r0, [r4, #0]
 8003df4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003df8:	81a3      	strh	r3, [r4, #12]
 8003dfa:	9b00      	ldr	r3, [sp, #0]
 8003dfc:	6163      	str	r3, [r4, #20]
 8003dfe:	9b01      	ldr	r3, [sp, #4]
 8003e00:	6120      	str	r0, [r4, #16]
 8003e02:	b15b      	cbz	r3, 8003e1c <__smakebuf_r+0x70>
 8003e04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003e08:	4630      	mov	r0, r6
 8003e0a:	f000 f82d 	bl	8003e68 <_isatty_r>
 8003e0e:	b128      	cbz	r0, 8003e1c <__smakebuf_r+0x70>
 8003e10:	89a3      	ldrh	r3, [r4, #12]
 8003e12:	f023 0303 	bic.w	r3, r3, #3
 8003e16:	f043 0301 	orr.w	r3, r3, #1
 8003e1a:	81a3      	strh	r3, [r4, #12]
 8003e1c:	89a3      	ldrh	r3, [r4, #12]
 8003e1e:	431d      	orrs	r5, r3
 8003e20:	81a5      	strh	r5, [r4, #12]
 8003e22:	e7cf      	b.n	8003dc4 <__smakebuf_r+0x18>

08003e24 <_close_r>:
 8003e24:	b538      	push	{r3, r4, r5, lr}
 8003e26:	4d06      	ldr	r5, [pc, #24]	; (8003e40 <_close_r+0x1c>)
 8003e28:	2300      	movs	r3, #0
 8003e2a:	4604      	mov	r4, r0
 8003e2c:	4608      	mov	r0, r1
 8003e2e:	602b      	str	r3, [r5, #0]
 8003e30:	f7fc fe2f 	bl	8000a92 <_close>
 8003e34:	1c43      	adds	r3, r0, #1
 8003e36:	d102      	bne.n	8003e3e <_close_r+0x1a>
 8003e38:	682b      	ldr	r3, [r5, #0]
 8003e3a:	b103      	cbz	r3, 8003e3e <_close_r+0x1a>
 8003e3c:	6023      	str	r3, [r4, #0]
 8003e3e:	bd38      	pop	{r3, r4, r5, pc}
 8003e40:	2000023c 	.word	0x2000023c

08003e44 <_fstat_r>:
 8003e44:	b538      	push	{r3, r4, r5, lr}
 8003e46:	4d07      	ldr	r5, [pc, #28]	; (8003e64 <_fstat_r+0x20>)
 8003e48:	2300      	movs	r3, #0
 8003e4a:	4604      	mov	r4, r0
 8003e4c:	4608      	mov	r0, r1
 8003e4e:	4611      	mov	r1, r2
 8003e50:	602b      	str	r3, [r5, #0]
 8003e52:	f7fc fe2a 	bl	8000aaa <_fstat>
 8003e56:	1c43      	adds	r3, r0, #1
 8003e58:	d102      	bne.n	8003e60 <_fstat_r+0x1c>
 8003e5a:	682b      	ldr	r3, [r5, #0]
 8003e5c:	b103      	cbz	r3, 8003e60 <_fstat_r+0x1c>
 8003e5e:	6023      	str	r3, [r4, #0]
 8003e60:	bd38      	pop	{r3, r4, r5, pc}
 8003e62:	bf00      	nop
 8003e64:	2000023c 	.word	0x2000023c

08003e68 <_isatty_r>:
 8003e68:	b538      	push	{r3, r4, r5, lr}
 8003e6a:	4d06      	ldr	r5, [pc, #24]	; (8003e84 <_isatty_r+0x1c>)
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	4604      	mov	r4, r0
 8003e70:	4608      	mov	r0, r1
 8003e72:	602b      	str	r3, [r5, #0]
 8003e74:	f7fc fe29 	bl	8000aca <_isatty>
 8003e78:	1c43      	adds	r3, r0, #1
 8003e7a:	d102      	bne.n	8003e82 <_isatty_r+0x1a>
 8003e7c:	682b      	ldr	r3, [r5, #0]
 8003e7e:	b103      	cbz	r3, 8003e82 <_isatty_r+0x1a>
 8003e80:	6023      	str	r3, [r4, #0]
 8003e82:	bd38      	pop	{r3, r4, r5, pc}
 8003e84:	2000023c 	.word	0x2000023c

08003e88 <_lseek_r>:
 8003e88:	b538      	push	{r3, r4, r5, lr}
 8003e8a:	4d07      	ldr	r5, [pc, #28]	; (8003ea8 <_lseek_r+0x20>)
 8003e8c:	4604      	mov	r4, r0
 8003e8e:	4608      	mov	r0, r1
 8003e90:	4611      	mov	r1, r2
 8003e92:	2200      	movs	r2, #0
 8003e94:	602a      	str	r2, [r5, #0]
 8003e96:	461a      	mov	r2, r3
 8003e98:	f7fc fe22 	bl	8000ae0 <_lseek>
 8003e9c:	1c43      	adds	r3, r0, #1
 8003e9e:	d102      	bne.n	8003ea6 <_lseek_r+0x1e>
 8003ea0:	682b      	ldr	r3, [r5, #0]
 8003ea2:	b103      	cbz	r3, 8003ea6 <_lseek_r+0x1e>
 8003ea4:	6023      	str	r3, [r4, #0]
 8003ea6:	bd38      	pop	{r3, r4, r5, pc}
 8003ea8:	2000023c 	.word	0x2000023c

08003eac <_read_r>:
 8003eac:	b538      	push	{r3, r4, r5, lr}
 8003eae:	4d07      	ldr	r5, [pc, #28]	; (8003ecc <_read_r+0x20>)
 8003eb0:	4604      	mov	r4, r0
 8003eb2:	4608      	mov	r0, r1
 8003eb4:	4611      	mov	r1, r2
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	602a      	str	r2, [r5, #0]
 8003eba:	461a      	mov	r2, r3
 8003ebc:	f7fc fdb0 	bl	8000a20 <_read>
 8003ec0:	1c43      	adds	r3, r0, #1
 8003ec2:	d102      	bne.n	8003eca <_read_r+0x1e>
 8003ec4:	682b      	ldr	r3, [r5, #0]
 8003ec6:	b103      	cbz	r3, 8003eca <_read_r+0x1e>
 8003ec8:	6023      	str	r3, [r4, #0]
 8003eca:	bd38      	pop	{r3, r4, r5, pc}
 8003ecc:	2000023c 	.word	0x2000023c

08003ed0 <_sbrk_r>:
 8003ed0:	b538      	push	{r3, r4, r5, lr}
 8003ed2:	4d06      	ldr	r5, [pc, #24]	; (8003eec <_sbrk_r+0x1c>)
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	4604      	mov	r4, r0
 8003ed8:	4608      	mov	r0, r1
 8003eda:	602b      	str	r3, [r5, #0]
 8003edc:	f7fc fe0e 	bl	8000afc <_sbrk>
 8003ee0:	1c43      	adds	r3, r0, #1
 8003ee2:	d102      	bne.n	8003eea <_sbrk_r+0x1a>
 8003ee4:	682b      	ldr	r3, [r5, #0]
 8003ee6:	b103      	cbz	r3, 8003eea <_sbrk_r+0x1a>
 8003ee8:	6023      	str	r3, [r4, #0]
 8003eea:	bd38      	pop	{r3, r4, r5, pc}
 8003eec:	2000023c 	.word	0x2000023c

08003ef0 <_write_r>:
 8003ef0:	b538      	push	{r3, r4, r5, lr}
 8003ef2:	4d07      	ldr	r5, [pc, #28]	; (8003f10 <_write_r+0x20>)
 8003ef4:	4604      	mov	r4, r0
 8003ef6:	4608      	mov	r0, r1
 8003ef8:	4611      	mov	r1, r2
 8003efa:	2200      	movs	r2, #0
 8003efc:	602a      	str	r2, [r5, #0]
 8003efe:	461a      	mov	r2, r3
 8003f00:	f7fc fdab 	bl	8000a5a <_write>
 8003f04:	1c43      	adds	r3, r0, #1
 8003f06:	d102      	bne.n	8003f0e <_write_r+0x1e>
 8003f08:	682b      	ldr	r3, [r5, #0]
 8003f0a:	b103      	cbz	r3, 8003f0e <_write_r+0x1e>
 8003f0c:	6023      	str	r3, [r4, #0]
 8003f0e:	bd38      	pop	{r3, r4, r5, pc}
 8003f10:	2000023c 	.word	0x2000023c

08003f14 <_free_r>:
 8003f14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003f16:	2900      	cmp	r1, #0
 8003f18:	d044      	beq.n	8003fa4 <_free_r+0x90>
 8003f1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f1e:	9001      	str	r0, [sp, #4]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	f1a1 0404 	sub.w	r4, r1, #4
 8003f26:	bfb8      	it	lt
 8003f28:	18e4      	addlt	r4, r4, r3
 8003f2a:	f7ff fe35 	bl	8003b98 <__malloc_lock>
 8003f2e:	4a1e      	ldr	r2, [pc, #120]	; (8003fa8 <_free_r+0x94>)
 8003f30:	9801      	ldr	r0, [sp, #4]
 8003f32:	6813      	ldr	r3, [r2, #0]
 8003f34:	b933      	cbnz	r3, 8003f44 <_free_r+0x30>
 8003f36:	6063      	str	r3, [r4, #4]
 8003f38:	6014      	str	r4, [r2, #0]
 8003f3a:	b003      	add	sp, #12
 8003f3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003f40:	f7ff be30 	b.w	8003ba4 <__malloc_unlock>
 8003f44:	42a3      	cmp	r3, r4
 8003f46:	d908      	bls.n	8003f5a <_free_r+0x46>
 8003f48:	6825      	ldr	r5, [r4, #0]
 8003f4a:	1961      	adds	r1, r4, r5
 8003f4c:	428b      	cmp	r3, r1
 8003f4e:	bf01      	itttt	eq
 8003f50:	6819      	ldreq	r1, [r3, #0]
 8003f52:	685b      	ldreq	r3, [r3, #4]
 8003f54:	1949      	addeq	r1, r1, r5
 8003f56:	6021      	streq	r1, [r4, #0]
 8003f58:	e7ed      	b.n	8003f36 <_free_r+0x22>
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	b10b      	cbz	r3, 8003f64 <_free_r+0x50>
 8003f60:	42a3      	cmp	r3, r4
 8003f62:	d9fa      	bls.n	8003f5a <_free_r+0x46>
 8003f64:	6811      	ldr	r1, [r2, #0]
 8003f66:	1855      	adds	r5, r2, r1
 8003f68:	42a5      	cmp	r5, r4
 8003f6a:	d10b      	bne.n	8003f84 <_free_r+0x70>
 8003f6c:	6824      	ldr	r4, [r4, #0]
 8003f6e:	4421      	add	r1, r4
 8003f70:	1854      	adds	r4, r2, r1
 8003f72:	42a3      	cmp	r3, r4
 8003f74:	6011      	str	r1, [r2, #0]
 8003f76:	d1e0      	bne.n	8003f3a <_free_r+0x26>
 8003f78:	681c      	ldr	r4, [r3, #0]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	6053      	str	r3, [r2, #4]
 8003f7e:	440c      	add	r4, r1
 8003f80:	6014      	str	r4, [r2, #0]
 8003f82:	e7da      	b.n	8003f3a <_free_r+0x26>
 8003f84:	d902      	bls.n	8003f8c <_free_r+0x78>
 8003f86:	230c      	movs	r3, #12
 8003f88:	6003      	str	r3, [r0, #0]
 8003f8a:	e7d6      	b.n	8003f3a <_free_r+0x26>
 8003f8c:	6825      	ldr	r5, [r4, #0]
 8003f8e:	1961      	adds	r1, r4, r5
 8003f90:	428b      	cmp	r3, r1
 8003f92:	bf04      	itt	eq
 8003f94:	6819      	ldreq	r1, [r3, #0]
 8003f96:	685b      	ldreq	r3, [r3, #4]
 8003f98:	6063      	str	r3, [r4, #4]
 8003f9a:	bf04      	itt	eq
 8003f9c:	1949      	addeq	r1, r1, r5
 8003f9e:	6021      	streq	r1, [r4, #0]
 8003fa0:	6054      	str	r4, [r2, #4]
 8003fa2:	e7ca      	b.n	8003f3a <_free_r+0x26>
 8003fa4:	b003      	add	sp, #12
 8003fa6:	bd30      	pop	{r4, r5, pc}
 8003fa8:	20000234 	.word	0x20000234

08003fac <_init>:
 8003fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fae:	bf00      	nop
 8003fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fb2:	bc08      	pop	{r3}
 8003fb4:	469e      	mov	lr, r3
 8003fb6:	4770      	bx	lr

08003fb8 <_fini>:
 8003fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fba:	bf00      	nop
 8003fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fbe:	bc08      	pop	{r3}
 8003fc0:	469e      	mov	lr, r3
 8003fc2:	4770      	bx	lr
