{
  "design": {
    "design_info": {
      "boundary_crc": "0x4EE9A21554C860A2",
      "device": "xc7z020clg484-1",
      "name": "VGA_source_bd",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "c_counter_binary_0": "",
      "proc_sys_reset_0": "",
      "v_tc_0": "",
      "bit_extraction_0": "",
      "v_vid_in_axi4s_0": "",
      "v_tc_1": "",
      "v_axi4s_vid_out_0": "",
      "const_VDD": "",
      "const_GND": "",
      "proc_sys_reset_1": ""
    },
    "ports": {
      "reset_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "VGA_source_bd_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "hsync_out_0": {
        "direction": "O"
      },
      "vsync_out_0": {
        "direction": "O"
      },
      "R": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "B": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "G": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "VGA_source_bd_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "114.767"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "87.466"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "108.00"
          },
          "CLKOUT2_JITTER": {
            "value": "155.403"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "87.466"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "25.200"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "11.875"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "11.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "47"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "true"
          }
        }
      },
      "c_counter_binary_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "VGA_source_bd_c_counter_binary_0_1",
        "parameters": {
          "CE": {
            "value": "true"
          },
          "Output_Width": {
            "value": "8"
          },
          "SCLR": {
            "value": "true"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "VGA_source_bd_proc_sys_reset_0_0"
      },
      "v_tc_0": {
        "vlnv": "xilinx.com:ip:v_tc:6.2",
        "xci_name": "VGA_source_bd_v_tc_0_0",
        "parameters": {
          "HAS_AXI4_LITE": {
            "value": "false"
          },
          "VIDEO_MODE": {
            "value": "480p"
          },
          "enable_detection": {
            "value": "false"
          }
        }
      },
      "bit_extraction_0": {
        "vlnv": "xilinx.com:module_ref:bit_extraction:1.0",
        "xci_name": "VGA_source_bd_bit_extraction_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bit_extraction",
          "boundary_crc": "0x0"
        },
        "ports": {
          "DIN": {
            "direction": "I",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 8}",
                "value_src": "ip_prop"
              }
            }
          },
          "Sel_ActVideo": {
            "direction": "I"
          },
          "DOUT": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "v_vid_in_axi4s_0": {
        "vlnv": "xilinx.com:ip:v_vid_in_axi4s:4.0",
        "xci_name": "VGA_source_bd_v_vid_in_axi4s_0_0",
        "parameters": {
          "C_HAS_ASYNC_CLK": {
            "value": "1"
          },
          "C_M_AXIS_VIDEO_FORMAT": {
            "value": "12"
          }
        }
      },
      "v_tc_1": {
        "vlnv": "xilinx.com:ip:v_tc:6.2",
        "xci_name": "VGA_source_bd_v_tc_1_0",
        "parameters": {
          "HAS_AXI4_LITE": {
            "value": "false"
          },
          "VIDEO_MODE": {
            "value": "480p"
          },
          "auto_generation_mode": {
            "value": "true"
          }
        }
      },
      "v_axi4s_vid_out_0": {
        "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
        "xci_name": "VGA_source_bd_v_axi4s_vid_out_0_0",
        "parameters": {
          "C_ADDR_WIDTH": {
            "value": "11"
          },
          "C_HAS_ASYNC_CLK": {
            "value": "1"
          },
          "C_S_AXIS_VIDEO_FORMAT": {
            "value": "12"
          }
        }
      },
      "const_VDD": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "VGA_source_bd_xlconstant_0_0"
      },
      "const_GND": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "VGA_source_bd_xlconstant_0_1"
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "VGA_source_bd_proc_sys_reset_1_0"
      }
    },
    "interface_nets": {
      "v_tc_1_vtiming_out": {
        "interface_ports": [
          "v_tc_1/vtiming_out",
          "v_axi4s_vid_out_0/vtiming_in"
        ]
      },
      "v_vid_in_axi4s_0_video_out": {
        "interface_ports": [
          "v_axi4s_vid_out_0/video_in",
          "v_vid_in_axi4s_0/video_out"
        ]
      },
      "v_vid_in_axi4s_0_vtiming_out": {
        "interface_ports": [
          "v_vid_in_axi4s_0/vtiming_out",
          "v_tc_1/vtiming_in"
        ]
      }
    },
    "nets": {
      "bit_extraction_0_DOUT": {
        "ports": [
          "bit_extraction_0/DOUT",
          "R",
          "G",
          "B"
        ]
      },
      "v_axi4s_vid_out_0_vid_active_video": {
        "ports": [
          "v_axi4s_vid_out_0/vid_active_video",
          "bit_extraction_0/Sel_ActVideo"
        ]
      },
      "v_axi4s_vid_out_0_vid_data": {
        "ports": [
          "v_axi4s_vid_out_0/vid_data",
          "bit_extraction_0/DIN"
        ]
      },
      "v_axi4s_vid_out_0_vid_hsync": {
        "ports": [
          "v_axi4s_vid_out_0/vid_hsync",
          "hsync_out_0"
        ]
      },
      "v_axi4s_vid_out_0_vid_vsync": {
        "ports": [
          "v_axi4s_vid_out_0/vid_vsync",
          "vsync_out_0"
        ]
      },
      "c_counter_binary_0_Q": {
        "ports": [
          "c_counter_binary_0/Q",
          "v_vid_in_axi4s_0/vid_data"
        ]
      },
      "v_tc_0_active_video_out": {
        "ports": [
          "v_tc_0/active_video_out",
          "c_counter_binary_0/CE",
          "v_vid_in_axi4s_0/vid_active_video"
        ]
      },
      "v_tc_0_hblank_out": {
        "ports": [
          "v_tc_0/hblank_out",
          "v_vid_in_axi4s_0/vid_hblank"
        ]
      },
      "v_tc_0_hsync_out": {
        "ports": [
          "v_tc_0/hsync_out",
          "v_vid_in_axi4s_0/vid_hsync",
          "c_counter_binary_0/SCLR"
        ]
      },
      "v_tc_0_vblank_out": {
        "ports": [
          "v_tc_0/vblank_out",
          "v_vid_in_axi4s_0/vid_vblank"
        ]
      },
      "v_tc_0_vsync_out": {
        "ports": [
          "v_tc_0/vsync_out",
          "v_vid_in_axi4s_0/vid_vsync"
        ]
      },
      "Net1": {
        "ports": [
          "const_VDD/dout",
          "v_vid_in_axi4s_0/vid_io_in_ce",
          "v_vid_in_axi4s_0/aclken",
          "v_tc_1/clken",
          "v_tc_1/det_clken",
          "v_axi4s_vid_out_0/vid_io_out_ce"
        ]
      },
      "const_GND_dout": {
        "ports": [
          "const_GND/dout",
          "v_vid_in_axi4s_0/vid_io_in_reset",
          "v_axi4s_vid_out_0/vid_io_out_reset"
        ]
      },
      "Net": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "v_axi4s_vid_out_0/vid_io_out_clk",
          "v_tc_1/clk",
          "c_counter_binary_0/CLK",
          "v_vid_in_axi4s_0/vid_io_in_clk",
          "v_tc_0/clk",
          "proc_sys_reset_1/slowest_sync_clk"
        ]
      },
      "v_axi4s_vid_out_0_vtg_ce": {
        "ports": [
          "v_axi4s_vid_out_0/vtg_ce",
          "v_tc_1/gen_clken"
        ]
      },
      "Net2": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "v_tc_1/resetn",
          "v_tc_0/resetn"
        ]
      },
      "Net3": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "v_vid_in_axi4s_0/aclk",
          "proc_sys_reset_0/slowest_sync_clk",
          "v_axi4s_vid_out_0/aclk"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "v_vid_in_axi4s_0/aresetn",
          "v_axi4s_vid_out_0/aresetn"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked",
          "proc_sys_reset_1/dcm_locked"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "reset_n_1": {
        "ports": [
          "reset_n",
          "clk_wiz_0/resetn",
          "proc_sys_reset_1/ext_reset_in",
          "proc_sys_reset_0/ext_reset_in"
        ]
      }
    }
  }
}