

================================================================
== Vitis HLS Report for 'conv2d_1'
================================================================
* Date:           Thu Dec 22 16:27:32 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnn_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15743|    15743|  0.157 ms|  0.157 ms|  15743|  15743|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3  |    15741|    15741|        67|          5|          1|  3136|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 68


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 68
* Pipeline : 1
  Pipeline-0 : II = 5, D = 68, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 70 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 71 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 72 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%och = alloca i32 1"   --->   Operation 73 'alloca' 'och' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten134 = alloca i32 1"   --->   Operation 74 'alloca' 'indvar_flatten134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln31 = store i12 0, i12 %indvar_flatten134" [cnn_ip/src/cnn.c:31]   --->   Operation 78 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln31 = store i3 0, i3 %och" [cnn_ip/src/cnn.c:31]   --->   Operation 79 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln31 = store i10 0, i10 %indvar_flatten" [cnn_ip/src/cnn.c:31]   --->   Operation 80 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln31 = store i5 0, i5 %h" [cnn_ip/src/cnn.c:31]   --->   Operation 81 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln31 = store i5 0, i5 %w" [cnn_ip/src/cnn.c:31]   --->   Operation 82 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_39_4" [cnn_ip/src/cnn.c:31]   --->   Operation 83 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.18>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%h_4 = load i5 %h"   --->   Operation 84 'load' 'h_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%och_2 = load i3 %och"   --->   Operation 85 'load' 'och_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%indvar_flatten134_load = load i12 %indvar_flatten134" [cnn_ip/src/cnn.c:31]   --->   Operation 86 'load' 'indvar_flatten134_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i3 %och_2" [cnn_ip/src/cnn.c:31]   --->   Operation 87 'zext' 'zext_ln31_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%empty = trunc i3 %och_2"   --->   Operation 88 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty, i2 0"   --->   Operation 89 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl3_cast2 = zext i4 %p_shl3"   --->   Operation 90 'zext' 'p_shl3_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.73ns)   --->   "%empty_143 = sub i5 %p_shl3_cast2, i5 %zext_ln31_3" [cnn_ip/src/cnn.c:31]   --->   Operation 91 'sub' 'empty_143' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_cast = sext i5 %empty_143" [cnn_ip/src/cnn.c:31]   --->   Operation 92 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%empty_144 = trunc i5 %empty_143" [cnn_ip/src/cnn.c:31]   --->   Operation 93 'trunc' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_144, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 94 'bitconcatenate' 'p_shl9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.82ns)   --->   "%empty_145 = sub i6 %p_shl9, i6 %p_cast" [cnn_ip/src/cnn.c:31]   --->   Operation 95 'sub' 'empty_145' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl10_0_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %h_4, i5 0"   --->   Operation 96 'bitconcatenate' 'p_shl10_0_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl11_0_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %h_4, i2 0"   --->   Operation 97 'bitconcatenate' 'p_shl11_0_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl11_0_1_cast = zext i7 %p_shl11_0_1"   --->   Operation 98 'zext' 'p_shl11_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.73ns)   --->   "%empty_158 = sub i10 %p_shl10_0_1, i10 %p_shl11_0_1_cast"   --->   Operation 99 'sub' 'empty_158' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.99ns)   --->   "%icmp_ln31 = icmp_eq  i12 %indvar_flatten134_load, i12 3136" [cnn_ip/src/cnn.c:31]   --->   Operation 100 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc69, void %for.end72" [cnn_ip/src/cnn.c:31]   --->   Operation 101 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%w_load = load i5 %w" [cnn_ip/src/cnn.c:35]   --->   Operation 102 'load' 'w_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [cnn_ip/src/cnn.c:33]   --->   Operation 103 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.65ns)   --->   "%add_ln31 = add i3 %och_2, i3 1" [cnn_ip/src/cnn.c:31]   --->   Operation 104 'add' 'add_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (1.77ns)   --->   "%icmp_ln33 = icmp_eq  i10 %indvar_flatten_load, i10 784" [cnn_ip/src/cnn.c:33]   --->   Operation 105 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (1.21ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i5 0, i5 %h_4" [cnn_ip/src/cnn.c:31]   --->   Operation 106 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i3 %add_ln31" [cnn_ip/src/cnn.c:31]   --->   Operation 107 'zext' 'zext_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%empty_162 = trunc i3 %add_ln31" [cnn_ip/src/cnn.c:31]   --->   Operation 108 'trunc' 'empty_162' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl3_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_162, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 109 'bitconcatenate' 'p_shl3_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl3_cast2_mid1 = zext i4 %p_shl3_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 110 'zext' 'p_shl3_cast2_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (1.73ns)   --->   "%p_mid152 = sub i5 %p_shl3_cast2_mid1, i5 %zext_ln31" [cnn_ip/src/cnn.c:31]   --->   Operation 111 'sub' 'p_mid152' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%p_cast_mid1 = sext i5 %p_mid152" [cnn_ip/src/cnn.c:31]   --->   Operation 112 'sext' 'p_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%empty_163 = trunc i5 %p_mid152" [cnn_ip/src/cnn.c:31]   --->   Operation 113 'trunc' 'empty_163' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_shl9_0_0_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_163, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 114 'bitconcatenate' 'p_shl9_0_0_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (1.82ns)   --->   "%p_mid154 = sub i6 %p_shl9_0_0_mid1, i6 %p_cast_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 115 'sub' 'p_mid154' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (1.18ns)   --->   "%select_ln31_33 = select i1 %icmp_ln33, i6 %p_mid154, i6 %empty_145" [cnn_ip/src/cnn.c:31]   --->   Operation 116 'select' 'select_ln31_33' <Predicate = (!icmp_ln31)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_22)   --->   "%select_ln31_37 = select i1 %icmp_ln33, i10 0, i10 %empty_158" [cnn_ip/src/cnn.c:31]   --->   Operation 117 'select' 'select_ln31_37' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.97ns)   --->   "%xor_ln31 = xor i1 %icmp_ln33, i1 1" [cnn_ip/src/cnn.c:31]   --->   Operation 118 'xor' 'xor_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.36ns)   --->   "%icmp_ln35 = icmp_eq  i5 %w_load, i5 28" [cnn_ip/src/cnn.c:35]   --->   Operation 119 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.97ns)   --->   "%and_ln31_2 = and i1 %icmp_ln35, i1 %xor_ln31" [cnn_ip/src/cnn.c:31]   --->   Operation 120 'and' 'and_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (1.78ns)   --->   "%p_dup7 = add i5 %select_ln31, i5 1" [cnn_ip/src/cnn.c:31]   --->   Operation 121 'add' 'p_dup7' <Predicate = (!icmp_ln31)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%or_ln33 = or i1 %and_ln31_2, i1 %icmp_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 122 'or' 'or_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %or_ln33, i5 0, i5 %w_load" [cnn_ip/src/cnn.c:33]   --->   Operation 123 'select' 'select_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl10_0_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_dup7, i5 0" [cnn_ip/src/cnn.c:31]   --->   Operation 124 'bitconcatenate' 'p_shl10_0_1_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl11_0_1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_dup7, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 125 'bitconcatenate' 'p_shl11_0_1_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl11_0_1_cast_mid1 = zext i7 %p_shl11_0_1_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 126 'zext' 'p_shl11_0_1_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (1.73ns)   --->   "%p_mid117 = sub i10 %p_shl10_0_1_mid1, i10 %p_shl11_0_1_cast_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 127 'sub' 'p_mid117' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln33_22 = select i1 %and_ln31_2, i10 %p_mid117, i10 %select_ln31_37" [cnn_ip/src/cnn.c:33]   --->   Operation 128 'select' 'select_ln33_22' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.87>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %empty, i5 0"   --->   Operation 129 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl"   --->   Operation 130 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %p_shl3"   --->   Operation 131 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.87ns)   --->   "%empty_142 = sub i8 %p_shl_cast, i8 %p_shl3_cast"   --->   Operation 132 'sub' 'empty_142' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (1.78ns)   --->   "%empty_146 = add i5 %empty_143, i5 1" [cnn_ip/src/cnn.c:31]   --->   Operation 133 'add' 'empty_146' <Predicate = (!icmp_ln33)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%p_cast4 = sext i5 %empty_146" [cnn_ip/src/cnn.c:31]   --->   Operation 134 'sext' 'p_cast4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%empty_147 = trunc i5 %empty_146" [cnn_ip/src/cnn.c:31]   --->   Operation 135 'trunc' 'empty_147' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%p_shl9_0_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_147, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 136 'bitconcatenate' 'p_shl9_0_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.82ns)   --->   "%empty_148 = sub i6 %p_shl9_0_1, i6 %p_cast4" [cnn_ip/src/cnn.c:31]   --->   Operation 137 'sub' 'empty_148' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (1.78ns)   --->   "%empty_149 = add i5 %empty_143, i5 2" [cnn_ip/src/cnn.c:31]   --->   Operation 138 'add' 'empty_149' <Predicate = (!icmp_ln33)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%p_cast5 = sext i5 %empty_149" [cnn_ip/src/cnn.c:31]   --->   Operation 139 'sext' 'p_cast5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%empty_150 = trunc i5 %empty_149" [cnn_ip/src/cnn.c:31]   --->   Operation 140 'trunc' 'empty_150' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%p_shl9_0_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_150, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 141 'bitconcatenate' 'p_shl9_0_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (1.82ns)   --->   "%empty_151 = sub i6 %p_shl9_0_2, i6 %p_cast5" [cnn_ip/src/cnn.c:31]   --->   Operation 142 'sub' 'empty_151' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i5 %h_4" [cnn_ip/src/cnn.c:33]   --->   Operation 143 'zext' 'zext_ln33_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln33_5 = zext i5 %h_4" [cnn_ip/src/cnn.c:33]   --->   Operation 144 'zext' 'zext_ln33_5' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (1.91ns)   --->   "%empty_152 = add i8 %zext_ln33_5, i8 %empty_142" [cnn_ip/src/cnn.c:33]   --->   Operation 145 'add' 'empty_152' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%empty_153 = trunc i8 %empty_152" [cnn_ip/src/cnn.c:33]   --->   Operation 146 'trunc' 'empty_153' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_153, i5 0" [cnn_ip/src/cnn.c:33]   --->   Operation 147 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_152, i2 0" [cnn_ip/src/cnn.c:33]   --->   Operation 148 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%p_shl5_cast = sext i10 %p_shl5" [cnn_ip/src/cnn.c:33]   --->   Operation 149 'sext' 'p_shl5_cast' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (1.54ns)   --->   "%empty_154 = sub i12 %p_shl4, i12 %p_shl5_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 150 'sub' 'empty_154' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (1.78ns)   --->   "%empty_155 = add i6 %zext_ln33_4, i6 63" [cnn_ip/src/cnn.c:33]   --->   Operation 151 'add' 'empty_155' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%empty_156 = trunc i6 %empty_155" [cnn_ip/src/cnn.c:33]   --->   Operation 152 'trunc' 'empty_156' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%p_shl10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_156, i5 0" [cnn_ip/src/cnn.c:33]   --->   Operation 153 'bitconcatenate' 'p_shl10' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%p_shl11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_155, i2 0" [cnn_ip/src/cnn.c:33]   --->   Operation 154 'bitconcatenate' 'p_shl11' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%p_shl11_0_0_cast = sext i8 %p_shl11" [cnn_ip/src/cnn.c:33]   --->   Operation 155 'sext' 'p_shl11_0_0_cast' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (1.73ns)   --->   "%empty_157 = sub i10 %p_shl10, i10 %p_shl11_0_0_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 156 'sub' 'empty_157' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %empty_155, i32 5" [cnn_ip/src/cnn.c:49]   --->   Operation 157 'bitselect' 'tmp' <Predicate = (!and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %empty_162, i5 0" [cnn_ip/src/cnn.c:31]   --->   Operation 158 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i7 %p_shl_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 159 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%p_shl3_cast_mid1 = zext i4 %p_shl3_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 160 'zext' 'p_shl3_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (1.87ns)   --->   "%p_mid148 = sub i8 %p_shl_cast_mid1, i8 %p_shl3_cast_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 161 'sub' 'p_mid148' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln31_29 = select i1 %icmp_ln33, i8 %p_mid148, i8 %empty_142" [cnn_ip/src/cnn.c:31]   --->   Operation 162 'select' 'select_ln31_29' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (1.78ns)   --->   "%p_mid156 = add i5 %p_mid152, i5 1" [cnn_ip/src/cnn.c:31]   --->   Operation 163 'add' 'p_mid156' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%p_cast4_mid1 = sext i5 %p_mid156" [cnn_ip/src/cnn.c:31]   --->   Operation 164 'sext' 'p_cast4_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%empty_164 = trunc i5 %p_mid156" [cnn_ip/src/cnn.c:31]   --->   Operation 165 'trunc' 'empty_164' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%p_shl9_0_1_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_164, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 166 'bitconcatenate' 'p_shl9_0_1_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (1.82ns)   --->   "%p_mid158 = sub i6 %p_shl9_0_1_mid1, i6 %p_cast4_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 167 'sub' 'p_mid158' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (1.18ns)   --->   "%select_ln31_31 = select i1 %icmp_ln33, i6 %p_mid158, i6 %empty_148" [cnn_ip/src/cnn.c:31]   --->   Operation 168 'select' 'select_ln31_31' <Predicate = (!icmp_ln31)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (1.78ns)   --->   "%p_mid160 = add i5 %p_mid152, i5 2" [cnn_ip/src/cnn.c:31]   --->   Operation 169 'add' 'p_mid160' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%p_cast5_mid1 = sext i5 %p_mid160" [cnn_ip/src/cnn.c:31]   --->   Operation 170 'sext' 'p_cast5_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%empty_165 = trunc i5 %p_mid160" [cnn_ip/src/cnn.c:31]   --->   Operation 171 'trunc' 'empty_165' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%p_shl9_0_2_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_165, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 172 'bitconcatenate' 'p_shl9_0_2_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (1.82ns)   --->   "%p_mid162 = sub i6 %p_shl9_0_2_mid1, i6 %p_cast5_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 173 'sub' 'p_mid162' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (1.18ns)   --->   "%select_ln31_32 = select i1 %icmp_ln33, i6 %p_mid162, i6 %empty_151" [cnn_ip/src/cnn.c:31]   --->   Operation 174 'select' 'select_ln31_32' <Predicate = (!icmp_ln31)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (1.82ns)   --->   "%add_ln31_26 = add i6 %select_ln31_33, i6 1" [cnn_ip/src/cnn.c:31]   --->   Operation 175 'add' 'add_ln31_26' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln31_45 = zext i6 %add_ln31_26" [cnn_ip/src/cnn.c:31]   --->   Operation 176 'zext' 'zext_ln31_45' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%weight0_addr_7 = getelementptr i32 %weight0, i64 0, i64 %zext_ln31_45" [cnn_ip/src/cnn.c:57]   --->   Operation 177 'getelementptr' 'weight0_addr_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 178 [2/2] (3.25ns)   --->   "%weight0_load_7 = load i6 %weight0_addr_7" [cnn_ip/src/cnn.c:31]   --->   Operation 178 'load' 'weight0_load_7' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln31_46 = zext i6 %select_ln31_33" [cnn_ip/src/cnn.c:31]   --->   Operation 179 'zext' 'zext_ln31_46' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%weight0_addr_8 = getelementptr i32 %weight0, i64 0, i64 %zext_ln31_46" [cnn_ip/src/cnn.c:57]   --->   Operation 180 'getelementptr' 'weight0_addr_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 181 [2/2] (3.25ns)   --->   "%weight0_load_8 = load i6 %weight0_addr_8" [cnn_ip/src/cnn.c:31]   --->   Operation 181 'load' 'weight0_load_8' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%empty_166 = trunc i8 %p_mid148" [cnn_ip/src/cnn.c:31]   --->   Operation 182 'trunc' 'empty_166' <Predicate = (!icmp_ln31 & icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%p_shl4_mid = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_166, i5 0" [cnn_ip/src/cnn.c:31]   --->   Operation 183 'bitconcatenate' 'p_shl4_mid' <Predicate = (!icmp_ln31 & icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%p_shl5_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_mid148, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 184 'bitconcatenate' 'p_shl5_mid' <Predicate = (!icmp_ln31 & icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%p_shl5_cast_mid182 = sext i10 %p_shl5_mid" [cnn_ip/src/cnn.c:31]   --->   Operation 185 'sext' 'p_shl5_cast_mid182' <Predicate = (!icmp_ln31 & icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (1.54ns)   --->   "%p_mid184 = sub i12 %p_shl4_mid, i12 %p_shl5_cast_mid182" [cnn_ip/src/cnn.c:31]   --->   Operation 186 'sub' 'p_mid184' <Predicate = (!icmp_ln31 & icmp_ln33 & !and_ln31_2)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln65)   --->   "%select_ln31_34 = select i1 %icmp_ln33, i12 %p_mid184, i12 %empty_154" [cnn_ip/src/cnn.c:31]   --->   Operation 187 'select' 'select_ln31_34' <Predicate = (!icmp_ln31 & !and_ln31_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_21)   --->   "%select_ln31_36 = select i1 %icmp_ln33, i10 996, i10 %empty_157" [cnn_ip/src/cnn.c:31]   --->   Operation 188 'select' 'select_ln31_36' <Predicate = (!icmp_ln31 & !and_ln31_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_25)   --->   "%or_ln31 = or i1 %icmp_ln33, i1 %tmp" [cnn_ip/src/cnn.c:31]   --->   Operation 189 'or' 'or_ln31' <Predicate = (!icmp_ln31 & !and_ln31_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i5 %p_dup7" [cnn_ip/src/cnn.c:33]   --->   Operation 190 'zext' 'zext_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%zext_ln33_6 = zext i5 %p_dup7" [cnn_ip/src/cnn.c:33]   --->   Operation 191 'zext' 'zext_ln33_6' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_mid1 = add i8 %zext_ln33_6, i8 %select_ln31_29" [cnn_ip/src/cnn.c:33]   --->   Operation 192 'add' 'p_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%empty_167 = trunc i8 %p_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 193 'trunc' 'empty_167' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%p_shl4_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_167, i5 0" [cnn_ip/src/cnn.c:33]   --->   Operation 194 'bitconcatenate' 'p_shl4_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%p_shl5_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_mid1, i2 0" [cnn_ip/src/cnn.c:33]   --->   Operation 195 'bitconcatenate' 'p_shl5_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%p_shl5_cast_mid1 = sext i10 %p_shl5_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 196 'sext' 'p_shl5_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (1.54ns)   --->   "%p_mid19 = sub i12 %p_shl4_mid1, i12 %p_shl5_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 197 'sub' 'p_mid19' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln65)   --->   "%select_ln33_19 = select i1 %and_ln31_2, i12 %p_mid19, i12 %select_ln31_34" [cnn_ip/src/cnn.c:33]   --->   Operation 198 'select' 'select_ln33_19' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (1.78ns)   --->   "%p_mid111 = add i6 %zext_ln33, i6 63" [cnn_ip/src/cnn.c:33]   --->   Operation 199 'add' 'p_mid111' <Predicate = (!icmp_ln31)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%empty_168 = trunc i6 %p_mid111" [cnn_ip/src/cnn.c:33]   --->   Operation 200 'trunc' 'empty_168' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%p_shl10_0_0_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_168, i5 0" [cnn_ip/src/cnn.c:33]   --->   Operation 201 'bitconcatenate' 'p_shl10_0_0_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%p_shl11_0_0_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_mid111, i2 0" [cnn_ip/src/cnn.c:33]   --->   Operation 202 'bitconcatenate' 'p_shl11_0_0_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%p_shl11_0_0_cast_mid1 = sext i8 %p_shl11_0_0_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 203 'sext' 'p_shl11_0_0_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (1.73ns)   --->   "%p_mid115 = sub i10 %p_shl10_0_0_mid1, i10 %p_shl11_0_0_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 204 'sub' 'p_mid115' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln33_21 = select i1 %and_ln31_2, i10 %p_mid115, i10 %select_ln31_36" [cnn_ip/src/cnn.c:33]   --->   Operation 205 'select' 'select_ln33_21' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_25)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_mid111, i32 5" [cnn_ip/src/cnn.c:49]   --->   Operation 206 'bitselect' 'tmp_4' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln33_25 = select i1 %and_ln31_2, i1 %tmp_4, i1 %or_ln31" [cnn_ip/src/cnn.c:33]   --->   Operation 207 'select' 'select_ln33_25' <Predicate = (!icmp_ln31)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node add_ln65)   --->   "%trunc_ln46_cast20 = zext i5 %select_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 208 'zext' 'trunc_ln46_cast20' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln46_cast18 = zext i5 %select_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 209 'zext' 'trunc_ln46_cast18' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln46_cast = zext i5 %select_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 210 'zext' 'trunc_ln46_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (1.78ns)   --->   "%add_ln46 = add i6 %trunc_ln46_cast, i6 63" [cnn_ip/src/cnn.c:46]   --->   Operation 211 'add' 'add_ln46' <Predicate = (!icmp_ln31)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i6 %add_ln46" [cnn_ip/src/cnn.c:49]   --->   Operation 212 'sext' 'sext_ln49' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46, i32 5" [cnn_ip/src/cnn.c:49]   --->   Operation 213 'bitselect' 'tmp_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (1.73ns)   --->   "%add_ln54_3 = add i10 %sext_ln49, i10 %select_ln33_22" [cnn_ip/src/cnn.c:54]   --->   Operation 214 'add' 'add_ln54_3' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln57_29 = zext i10 %add_ln54_3" [cnn_ip/src/cnn.c:57]   --->   Operation 215 'zext' 'zext_ln57_29' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%x_addr_44 = getelementptr i32 %x, i64 0, i64 %zext_ln57_29" [cnn_ip/src/cnn.c:57]   --->   Operation 216 'getelementptr' 'x_addr_44' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 217 [2/2] (3.25ns)   --->   "%x_load_44 = load i10 %x_addr_44" [cnn_ip/src/cnn.c:57]   --->   Operation 217 'load' 'x_load_44' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 218 [1/1] (1.73ns)   --->   "%add_ln54_4 = add i10 %trunc_ln46_cast18, i10 %select_ln33_22" [cnn_ip/src/cnn.c:54]   --->   Operation 218 'add' 'add_ln54_4' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln57_30 = zext i10 %add_ln54_4" [cnn_ip/src/cnn.c:57]   --->   Operation 219 'zext' 'zext_ln57_30' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%x_addr_45 = getelementptr i32 %x, i64 0, i64 %zext_ln57_30" [cnn_ip/src/cnn.c:57]   --->   Operation 220 'getelementptr' 'x_addr_45' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 221 [2/2] (3.25ns)   --->   "%x_load_45 = load i10 %x_addr_45" [cnn_ip/src/cnn.c:57]   --->   Operation 221 'load' 'x_load_45' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 222 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln65 = add i12 %trunc_ln46_cast20, i12 %select_ln33_19" [cnn_ip/src/cnn.c:65]   --->   Operation 222 'add' 'add_ln65' <Predicate = (!icmp_ln31)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln31_43 = zext i6 %select_ln31_31" [cnn_ip/src/cnn.c:31]   --->   Operation 223 'zext' 'zext_ln31_43' <Predicate = (!icmp_ln31 & !tmp_6)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%weight0_addr_5 = getelementptr i32 %weight0, i64 0, i64 %zext_ln31_43" [cnn_ip/src/cnn.c:57]   --->   Operation 224 'getelementptr' 'weight0_addr_5' <Predicate = (!icmp_ln31 & !tmp_6)> <Delay = 0.00>
ST_4 : Operation 225 [2/2] (3.25ns)   --->   "%weight0_load_5 = load i6 %weight0_addr_5" [cnn_ip/src/cnn.c:31]   --->   Operation 225 'load' 'weight0_load_5' <Predicate = (!icmp_ln31 & !tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 226 [1/1] (1.82ns)   --->   "%add_ln31_25 = add i6 %select_ln31_33, i6 2" [cnn_ip/src/cnn.c:31]   --->   Operation 226 'add' 'add_ln31_25' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln31_44 = zext i6 %add_ln31_25" [cnn_ip/src/cnn.c:31]   --->   Operation 227 'zext' 'zext_ln31_44' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%weight0_addr_6 = getelementptr i32 %weight0, i64 0, i64 %zext_ln31_44" [cnn_ip/src/cnn.c:57]   --->   Operation 228 'getelementptr' 'weight0_addr_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 229 [2/2] (3.25ns)   --->   "%weight0_load_6 = load i6 %weight0_addr_6" [cnn_ip/src/cnn.c:31]   --->   Operation 229 'load' 'weight0_load_6' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 230 [1/2] (3.25ns)   --->   "%weight0_load_7 = load i6 %weight0_addr_7" [cnn_ip/src/cnn.c:31]   --->   Operation 230 'load' 'weight0_load_7' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 231 [1/2] (3.25ns)   --->   "%weight0_load_8 = load i6 %weight0_addr_8" [cnn_ip/src/cnn.c:31]   --->   Operation 231 'load' 'weight0_load_8' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 232 [1/1] (1.73ns)   --->   "%add_ln54 = add i10 %sext_ln49, i10 %select_ln33_21" [cnn_ip/src/cnn.c:54]   --->   Operation 232 'add' 'add_ln54' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %add_ln54" [cnn_ip/src/cnn.c:57]   --->   Operation 233 'zext' 'zext_ln57' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln57" [cnn_ip/src/cnn.c:57]   --->   Operation 234 'getelementptr' 'x_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 235 [2/2] (3.25ns)   --->   "%x_load = load i10 %x_addr" [cnn_ip/src/cnn.c:57]   --->   Operation 235 'load' 'x_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 236 [1/1] (1.73ns)   --->   "%add_ln54_1 = add i10 %trunc_ln46_cast18, i10 %select_ln33_21" [cnn_ip/src/cnn.c:54]   --->   Operation 236 'add' 'add_ln54_1' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln57_27 = zext i10 %add_ln54_1" [cnn_ip/src/cnn.c:57]   --->   Operation 237 'zext' 'zext_ln57_27' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%x_addr_42 = getelementptr i32 %x, i64 0, i64 %zext_ln57_27" [cnn_ip/src/cnn.c:57]   --->   Operation 238 'getelementptr' 'x_addr_42' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 0.00>
ST_4 : Operation 239 [2/2] (3.25ns)   --->   "%x_load_42 = load i10 %x_addr_42" [cnn_ip/src/cnn.c:57]   --->   Operation 239 'load' 'x_load_42' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 240 [1/2] (3.25ns)   --->   "%x_load_44 = load i10 %x_addr_44" [cnn_ip/src/cnn.c:57]   --->   Operation 240 'load' 'x_load_44' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 241 [1/2] (3.25ns)   --->   "%x_load_45 = load i10 %x_addr_45" [cnn_ip/src/cnn.c:57]   --->   Operation 241 'load' 'x_load_45' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 5 <SV = 4> <Delay = 6.76>
ST_5 : Operation 242 [1/1] (1.78ns)   --->   "%empty_159 = add i5 %h_4, i5 1"   --->   Operation 242 'add' 'empty_159' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (1.36ns)   --->   "%cmp25_0_2 = icmp_ugt  i5 %empty_159, i5 27"   --->   Operation 243 'icmp' 'cmp25_0_2' <Predicate = (!and_ln31_2)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%p_shl10_0_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_159, i5 0"   --->   Operation 244 'bitconcatenate' 'p_shl10_0_2' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%p_shl11_0_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_159, i2 0"   --->   Operation 245 'bitconcatenate' 'p_shl11_0_2' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%p_shl11_0_2_cast = zext i7 %p_shl11_0_2"   --->   Operation 246 'zext' 'p_shl11_0_2_cast' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (1.73ns)   --->   "%empty_160 = sub i10 %p_shl10_0_2, i10 %p_shl11_0_2_cast"   --->   Operation 247 'sub' 'empty_160' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 248 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (1.54ns)   --->   "%add_ln31_27 = add i12 %indvar_flatten134_load, i12 1" [cnn_ip/src/cnn.c:31]   --->   Operation 249 'add' 'add_ln31_27' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (1.82ns)   --->   "%add_ln31_21 = add i6 %select_ln31_31, i6 1" [cnn_ip/src/cnn.c:31]   --->   Operation 250 'add' 'add_ln31_21' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln31_38 = zext i6 %add_ln31_21" [cnn_ip/src/cnn.c:31]   --->   Operation 251 'zext' 'zext_ln31_38' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%weight0_addr = getelementptr i32 %weight0, i64 0, i64 %zext_ln31_38" [cnn_ip/src/cnn.c:57]   --->   Operation 252 'getelementptr' 'weight0_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 253 [2/2] (3.25ns)   --->   "%weight0_load = load i6 %weight0_addr" [cnn_ip/src/cnn.c:31]   --->   Operation 253 'load' 'weight0_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 254 [1/1] (1.82ns)   --->   "%add_ln31_24 = add i6 %select_ln31_31, i6 2" [cnn_ip/src/cnn.c:31]   --->   Operation 254 'add' 'add_ln31_24' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln31_42 = zext i6 %add_ln31_24" [cnn_ip/src/cnn.c:31]   --->   Operation 255 'zext' 'zext_ln31_42' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%weight0_addr_4 = getelementptr i32 %weight0, i64 0, i64 %zext_ln31_42" [cnn_ip/src/cnn.c:57]   --->   Operation 256 'getelementptr' 'weight0_addr_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 257 [2/2] (3.25ns)   --->   "%weight0_load_4 = load i6 %weight0_addr_4" [cnn_ip/src/cnn.c:31]   --->   Operation 257 'load' 'weight0_load_4' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 258 [1/2] (3.25ns)   --->   "%weight0_load_5 = load i6 %weight0_addr_5" [cnn_ip/src/cnn.c:31]   --->   Operation 258 'load' 'weight0_load_5' <Predicate = (!icmp_ln31 & !tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 259 [1/2] (3.25ns)   --->   "%weight0_load_6 = load i6 %weight0_addr_6" [cnn_ip/src/cnn.c:31]   --->   Operation 259 'load' 'weight0_load_6' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_23)   --->   "%and_ln31 = and i1 %cmp25_0_2, i1 %xor_ln31" [cnn_ip/src/cnn.c:31]   --->   Operation 260 'and' 'and_ln31' <Predicate = (!icmp_ln31 & !and_ln31_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_24)   --->   "%select_ln31_38 = select i1 %icmp_ln33, i10 28, i10 %empty_160" [cnn_ip/src/cnn.c:31]   --->   Operation 261 'select' 'select_ln31_38' <Predicate = (!icmp_ln31 & !and_ln31_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 262 [1/1] (1.78ns)   --->   "%p_mid119 = add i5 %select_ln31, i5 2" [cnn_ip/src/cnn.c:31]   --->   Operation 262 'add' 'p_mid119' <Predicate = (!icmp_ln31)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (1.36ns)   --->   "%cmp25_0_2_mid1 = icmp_ugt  i5 %p_mid119, i5 27" [cnn_ip/src/cnn.c:31]   --->   Operation 263 'icmp' 'cmp25_0_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln33_23 = select i1 %and_ln31_2, i1 %cmp25_0_2_mid1, i1 %and_ln31" [cnn_ip/src/cnn.c:33]   --->   Operation 264 'select' 'select_ln33_23' <Predicate = (!icmp_ln31)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%p_shl10_0_2_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_mid119, i5 0" [cnn_ip/src/cnn.c:31]   --->   Operation 265 'bitconcatenate' 'p_shl10_0_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%p_shl11_0_2_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_mid119, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 266 'bitconcatenate' 'p_shl11_0_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%p_shl11_0_2_cast_mid1 = zext i7 %p_shl11_0_2_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 267 'zext' 'p_shl11_0_2_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (1.73ns)   --->   "%p_mid121 = sub i10 %p_shl10_0_2_mid1, i10 %p_shl11_0_2_cast_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 268 'sub' 'p_mid121' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 269 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln33_24 = select i1 %and_ln31_2, i10 %p_mid121, i10 %select_ln31_38" [cnn_ip/src/cnn.c:33]   --->   Operation 269 'select' 'select_ln33_24' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 270 [1/2] (3.25ns)   --->   "%x_load = load i10 %x_addr" [cnn_ip/src/cnn.c:57]   --->   Operation 270 'load' 'x_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 271 [1/2] (3.25ns)   --->   "%x_load_42 = load i10 %x_addr_42" [cnn_ip/src/cnn.c:57]   --->   Operation 271 'load' 'x_load_42' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 272 [1/1] (1.78ns)   --->   "%add_ln46_2 = add i5 %select_ln33, i5 1" [cnn_ip/src/cnn.c:46]   --->   Operation 272 'add' 'add_ln46_2' <Predicate = (!icmp_ln31)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i5 %add_ln46_2" [cnn_ip/src/cnn.c:49]   --->   Operation 273 'zext' 'zext_ln49' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (1.73ns)   --->   "%add_ln54_2 = add i10 %zext_ln49, i10 %select_ln33_21" [cnn_ip/src/cnn.c:54]   --->   Operation 274 'add' 'add_ln54_2' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln57_28 = zext i10 %add_ln54_2" [cnn_ip/src/cnn.c:57]   --->   Operation 275 'zext' 'zext_ln57_28' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%x_addr_43 = getelementptr i32 %x, i64 0, i64 %zext_ln57_28" [cnn_ip/src/cnn.c:57]   --->   Operation 276 'getelementptr' 'x_addr_43' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 277 [2/2] (3.25ns)   --->   "%x_load_43 = load i10 %x_addr_43" [cnn_ip/src/cnn.c:57]   --->   Operation 277 'load' 'x_load_43' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 278 [1/1] (1.73ns)   --->   "%add_ln54_5 = add i10 %zext_ln49, i10 %select_ln33_22" [cnn_ip/src/cnn.c:54]   --->   Operation 278 'add' 'add_ln54_5' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln57_31 = zext i10 %add_ln54_5" [cnn_ip/src/cnn.c:57]   --->   Operation 279 'zext' 'zext_ln57_31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%x_addr_46 = getelementptr i32 %x, i64 0, i64 %zext_ln57_31" [cnn_ip/src/cnn.c:57]   --->   Operation 280 'getelementptr' 'x_addr_46' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 281 [2/2] (3.25ns)   --->   "%x_load_46 = load i10 %x_addr_46" [cnn_ip/src/cnn.c:57]   --->   Operation 281 'load' 'x_load_46' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 282 [1/1] (1.73ns)   --->   "%add_ln54_6 = add i10 %sext_ln49, i10 %select_ln33_24" [cnn_ip/src/cnn.c:54]   --->   Operation 282 'add' 'add_ln54_6' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (1.73ns)   --->   "%add_ln54_7 = add i10 %trunc_ln46_cast18, i10 %select_ln33_24" [cnn_ip/src/cnn.c:54]   --->   Operation 283 'add' 'add_ln54_7' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [1/1] (1.73ns)   --->   "%add_ln54_8 = add i10 %zext_ln49, i10 %select_ln33_24" [cnn_ip/src/cnn.c:54]   --->   Operation 284 'add' 'add_ln54_8' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (1.58ns)   --->   "%store_ln35 = store i12 %add_ln31_27, i12 %indvar_flatten134" [cnn_ip/src/cnn.c:35]   --->   Operation 285 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_5 : Operation 286 [1/1] (1.58ns)   --->   "%store_ln35 = store i5 %add_ln46_2, i5 %w" [cnn_ip/src/cnn.c:35]   --->   Operation 286 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 287 [1/1] (0.98ns)   --->   "%select_ln31_30 = select i1 %icmp_ln33, i3 %add_ln31, i3 %och_2" [cnn_ip/src/cnn.c:31]   --->   Operation 287 'select' 'select_ln31_30' <Predicate = (!icmp_ln31)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 288 [1/2] (3.25ns)   --->   "%weight0_load = load i6 %weight0_addr" [cnn_ip/src/cnn.c:31]   --->   Operation 288 'load' 'weight0_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 289 [1/1] (1.82ns)   --->   "%add_ln31_23 = add i6 %select_ln31_32, i6 1" [cnn_ip/src/cnn.c:31]   --->   Operation 289 'add' 'add_ln31_23' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln31_40 = zext i6 %add_ln31_23" [cnn_ip/src/cnn.c:31]   --->   Operation 290 'zext' 'zext_ln31_40' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%weight0_addr_2 = getelementptr i32 %weight0, i64 0, i64 %zext_ln31_40" [cnn_ip/src/cnn.c:57]   --->   Operation 291 'getelementptr' 'weight0_addr_2' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 0.00>
ST_6 : Operation 292 [2/2] (3.25ns)   --->   "%weight0_load_2 = load i6 %weight0_addr_2" [cnn_ip/src/cnn.c:31]   --->   Operation 292 'load' 'weight0_load_2' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln31_41 = zext i6 %select_ln31_32" [cnn_ip/src/cnn.c:31]   --->   Operation 293 'zext' 'zext_ln31_41' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%weight0_addr_3 = getelementptr i32 %weight0, i64 0, i64 %zext_ln31_41" [cnn_ip/src/cnn.c:57]   --->   Operation 294 'getelementptr' 'weight0_addr_3' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 0.00>
ST_6 : Operation 295 [2/2] (3.25ns)   --->   "%weight0_load_3 = load i6 %weight0_addr_3" [cnn_ip/src/cnn.c:31]   --->   Operation 295 'load' 'weight0_load_3' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 296 [1/2] (3.25ns)   --->   "%weight0_load_4 = load i6 %weight0_addr_4" [cnn_ip/src/cnn.c:31]   --->   Operation 296 'load' 'weight0_load_4' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%bitcast_ln31_44 = bitcast i32 %weight0_load_7" [cnn_ip/src/cnn.c:31]   --->   Operation 297 'bitcast' 'bitcast_ln31_44' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%bitcast_ln31_45 = bitcast i32 %weight0_load_8" [cnn_ip/src/cnn.c:31]   --->   Operation 298 'bitcast' 'bitcast_ln31_45' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (1.21ns)   --->   "%select_ln33_26 = select i1 %and_ln31_2, i5 %p_dup7, i5 %select_ln31" [cnn_ip/src/cnn.c:33]   --->   Operation 299 'select' 'select_ln33_26' <Predicate = (!icmp_ln31)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %x_load" [cnn_ip/src/cnn.c:57]   --->   Operation 300 'bitcast' 'bitcast_ln57' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 301 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln57, i32 %bitcast_ln31_45" [cnn_ip/src/cnn.c:57]   --->   Operation 301 'fmul' 'mul' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%bitcast_ln57_1 = bitcast i32 %x_load_42" [cnn_ip/src/cnn.c:57]   --->   Operation 302 'bitcast' 'bitcast_ln57_1' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 0.00>
ST_6 : Operation 303 [4/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %bitcast_ln57_1, i32 %bitcast_ln31_44" [cnn_ip/src/cnn.c:57]   --->   Operation 303 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 304 [1/2] (3.25ns)   --->   "%x_load_43 = load i10 %x_addr_43" [cnn_ip/src/cnn.c:57]   --->   Operation 304 'load' 'x_load_43' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 305 [1/2] (3.25ns)   --->   "%x_load_46 = load i10 %x_addr_46" [cnn_ip/src/cnn.c:57]   --->   Operation 305 'load' 'x_load_46' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln57_32 = zext i10 %add_ln54_6" [cnn_ip/src/cnn.c:57]   --->   Operation 306 'zext' 'zext_ln57_32' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%x_addr_47 = getelementptr i32 %x, i64 0, i64 %zext_ln57_32" [cnn_ip/src/cnn.c:57]   --->   Operation 307 'getelementptr' 'x_addr_47' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 0.00>
ST_6 : Operation 308 [2/2] (3.25ns)   --->   "%x_load_47 = load i10 %x_addr_47" [cnn_ip/src/cnn.c:57]   --->   Operation 308 'load' 'x_load_47' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln57_33 = zext i10 %add_ln54_7" [cnn_ip/src/cnn.c:57]   --->   Operation 309 'zext' 'zext_ln57_33' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%x_addr_48 = getelementptr i32 %x, i64 0, i64 %zext_ln57_33" [cnn_ip/src/cnn.c:57]   --->   Operation 310 'getelementptr' 'x_addr_48' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 0.00>
ST_6 : Operation 311 [2/2] (3.25ns)   --->   "%x_load_48 = load i10 %x_addr_48" [cnn_ip/src/cnn.c:57]   --->   Operation 311 'load' 'x_load_48' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 312 [1/1] (1.73ns)   --->   "%add_ln33 = add i10 %indvar_flatten_load, i10 1" [cnn_ip/src/cnn.c:33]   --->   Operation 312 'add' 'add_ln33' <Predicate = (!icmp_ln31 & !icmp_ln33)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 313 [1/1] (0.68ns)   --->   "%select_ln33_27 = select i1 %icmp_ln33, i10 1, i10 %add_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 313 'select' 'select_ln33_27' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 314 [1/1] (1.58ns)   --->   "%store_ln35 = store i3 %select_ln31_30, i3 %och" [cnn_ip/src/cnn.c:35]   --->   Operation 314 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_6 : Operation 315 [1/1] (1.58ns)   --->   "%store_ln35 = store i10 %select_ln33_27, i10 %indvar_flatten" [cnn_ip/src/cnn.c:35]   --->   Operation 315 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_6 : Operation 316 [1/1] (1.58ns)   --->   "%store_ln35 = store i5 %select_ln33_26, i5 %h" [cnn_ip/src/cnn.c:35]   --->   Operation 316 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 317 [1/1] (1.82ns)   --->   "%add_ln31_22 = add i6 %select_ln31_32, i6 2" [cnn_ip/src/cnn.c:31]   --->   Operation 317 'add' 'add_ln31_22' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln31_39 = zext i6 %add_ln31_22" [cnn_ip/src/cnn.c:31]   --->   Operation 318 'zext' 'zext_ln31_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 319 [1/1] (0.00ns)   --->   "%weight0_addr_1 = getelementptr i32 %weight0, i64 0, i64 %zext_ln31_39" [cnn_ip/src/cnn.c:57]   --->   Operation 319 'getelementptr' 'weight0_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 320 [2/2] (3.25ns)   --->   "%weight0_load_1 = load i6 %weight0_addr_1" [cnn_ip/src/cnn.c:31]   --->   Operation 320 'load' 'weight0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 321 [1/2] (3.25ns)   --->   "%weight0_load_2 = load i6 %weight0_addr_2" [cnn_ip/src/cnn.c:31]   --->   Operation 321 'load' 'weight0_load_2' <Predicate = (!select_ln33_23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 322 [1/2] (3.25ns)   --->   "%weight0_load_3 = load i6 %weight0_addr_3" [cnn_ip/src/cnn.c:31]   --->   Operation 322 'load' 'weight0_load_3' <Predicate = (!select_ln33_23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "%bitcast_ln31_42 = bitcast i32 %weight0_load_5" [cnn_ip/src/cnn.c:31]   --->   Operation 323 'bitcast' 'bitcast_ln31_42' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_7 : Operation 324 [1/1] (0.00ns)   --->   "%bitcast_ln31_43 = bitcast i32 %weight0_load_6" [cnn_ip/src/cnn.c:31]   --->   Operation 324 'bitcast' 'bitcast_ln31_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 325 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln57, i32 %bitcast_ln31_45" [cnn_ip/src/cnn.c:57]   --->   Operation 325 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 326 [3/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %bitcast_ln57_1, i32 %bitcast_ln31_44" [cnn_ip/src/cnn.c:57]   --->   Operation 326 'fmul' 'mul_0_0_1' <Predicate = (!select_ln33_25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 327 [1/1] (1.36ns)   --->   "%icmp_ln49 = icmp_ugt  i5 %add_ln46_2, i5 27" [cnn_ip/src/cnn.c:49]   --->   Operation 327 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 328 [1/1] (0.00ns)   --->   "%bitcast_ln57_2 = bitcast i32 %x_load_43" [cnn_ip/src/cnn.c:57]   --->   Operation 328 'bitcast' 'bitcast_ln57_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 329 [4/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %bitcast_ln57_2, i32 %bitcast_ln31_43" [cnn_ip/src/cnn.c:57]   --->   Operation 329 'fmul' 'mul_0_0_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln57_3 = bitcast i32 %x_load_44" [cnn_ip/src/cnn.c:57]   --->   Operation 330 'bitcast' 'bitcast_ln57_3' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_7 : Operation 331 [4/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln57_3, i32 %bitcast_ln31_42" [cnn_ip/src/cnn.c:57]   --->   Operation 331 'fmul' 'mul_0_1' <Predicate = (!tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 332 [1/2] (3.25ns)   --->   "%x_load_47 = load i10 %x_addr_47" [cnn_ip/src/cnn.c:57]   --->   Operation 332 'load' 'x_load_47' <Predicate = (!select_ln33_23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_7 : Operation 333 [1/2] (3.25ns)   --->   "%x_load_48 = load i10 %x_addr_48" [cnn_ip/src/cnn.c:57]   --->   Operation 333 'load' 'x_load_48' <Predicate = (!select_ln33_23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln57_34 = zext i10 %add_ln54_8" [cnn_ip/src/cnn.c:57]   --->   Operation 334 'zext' 'zext_ln57_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 335 [1/1] (0.00ns)   --->   "%x_addr_49 = getelementptr i32 %x, i64 0, i64 %zext_ln57_34" [cnn_ip/src/cnn.c:57]   --->   Operation 335 'getelementptr' 'x_addr_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 336 [2/2] (3.25ns)   --->   "%x_load_49 = load i10 %x_addr_49" [cnn_ip/src/cnn.c:57]   --->   Operation 336 'load' 'x_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 337 [1/1] (0.00ns)   --->   "%bitcast_ln31_37 = bitcast i32 %weight0_load" [cnn_ip/src/cnn.c:31]   --->   Operation 337 'bitcast' 'bitcast_ln31_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 338 [1/2] (3.25ns)   --->   "%weight0_load_1 = load i6 %weight0_addr_1" [cnn_ip/src/cnn.c:31]   --->   Operation 338 'load' 'weight0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 339 [1/1] (0.00ns)   --->   "%bitcast_ln31_41 = bitcast i32 %weight0_load_4" [cnn_ip/src/cnn.c:31]   --->   Operation 339 'bitcast' 'bitcast_ln31_41' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_8 : Operation 340 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln57, i32 %bitcast_ln31_45" [cnn_ip/src/cnn.c:57]   --->   Operation 340 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 341 [2/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %bitcast_ln57_1, i32 %bitcast_ln31_44" [cnn_ip/src/cnn.c:57]   --->   Operation 341 'fmul' 'mul_0_0_1' <Predicate = (!select_ln33_25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 342 [3/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %bitcast_ln57_2, i32 %bitcast_ln31_43" [cnn_ip/src/cnn.c:57]   --->   Operation 342 'fmul' 'mul_0_0_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 343 [3/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln57_3, i32 %bitcast_ln31_42" [cnn_ip/src/cnn.c:57]   --->   Operation 343 'fmul' 'mul_0_1' <Predicate = (!tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 344 [1/1] (0.00ns)   --->   "%bitcast_ln57_4 = bitcast i32 %x_load_45" [cnn_ip/src/cnn.c:57]   --->   Operation 344 'bitcast' 'bitcast_ln57_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 345 [4/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %bitcast_ln57_4, i32 %bitcast_ln31_37" [cnn_ip/src/cnn.c:57]   --->   Operation 345 'fmul' 'mul_0_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 346 [1/1] (0.00ns)   --->   "%bitcast_ln57_5 = bitcast i32 %x_load_46" [cnn_ip/src/cnn.c:57]   --->   Operation 346 'bitcast' 'bitcast_ln57_5' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_8 : Operation 347 [4/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %bitcast_ln57_5, i32 %bitcast_ln31_41" [cnn_ip/src/cnn.c:57]   --->   Operation 347 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 348 [1/2] (3.25ns)   --->   "%x_load_49 = load i10 %x_addr_49" [cnn_ip/src/cnn.c:57]   --->   Operation 348 'load' 'x_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 349 [1/1] (0.00ns)   --->   "%bitcast_ln31_39 = bitcast i32 %weight0_load_2" [cnn_ip/src/cnn.c:31]   --->   Operation 349 'bitcast' 'bitcast_ln31_39' <Predicate = (!select_ln33_23)> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%bitcast_ln31_40 = bitcast i32 %weight0_load_3" [cnn_ip/src/cnn.c:31]   --->   Operation 350 'bitcast' 'bitcast_ln31_40' <Predicate = (!select_ln33_23)> <Delay = 0.00>
ST_9 : Operation 351 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln57, i32 %bitcast_ln31_45" [cnn_ip/src/cnn.c:57]   --->   Operation 351 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 352 [1/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %bitcast_ln57_1, i32 %bitcast_ln31_44" [cnn_ip/src/cnn.c:57]   --->   Operation 352 'fmul' 'mul_0_0_1' <Predicate = (!select_ln33_25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 353 [2/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %bitcast_ln57_2, i32 %bitcast_ln31_43" [cnn_ip/src/cnn.c:57]   --->   Operation 353 'fmul' 'mul_0_0_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 354 [2/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln57_3, i32 %bitcast_ln31_42" [cnn_ip/src/cnn.c:57]   --->   Operation 354 'fmul' 'mul_0_1' <Predicate = (!tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 355 [3/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %bitcast_ln57_4, i32 %bitcast_ln31_37" [cnn_ip/src/cnn.c:57]   --->   Operation 355 'fmul' 'mul_0_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 356 [3/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %bitcast_ln57_5, i32 %bitcast_ln31_41" [cnn_ip/src/cnn.c:57]   --->   Operation 356 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 357 [1/1] (0.00ns)   --->   "%bitcast_ln57_6 = bitcast i32 %x_load_47" [cnn_ip/src/cnn.c:57]   --->   Operation 357 'bitcast' 'bitcast_ln57_6' <Predicate = (!select_ln33_23)> <Delay = 0.00>
ST_9 : Operation 358 [4/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln57_6, i32 %bitcast_ln31_40" [cnn_ip/src/cnn.c:57]   --->   Operation 358 'fmul' 'mul_0_2' <Predicate = (!select_ln33_23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 359 [1/1] (0.00ns)   --->   "%bitcast_ln57_7 = bitcast i32 %x_load_48" [cnn_ip/src/cnn.c:57]   --->   Operation 359 'bitcast' 'bitcast_ln57_7' <Predicate = (!select_ln33_23)> <Delay = 0.00>
ST_9 : Operation 360 [4/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %bitcast_ln57_7, i32 %bitcast_ln31_39" [cnn_ip/src/cnn.c:57]   --->   Operation 360 'fmul' 'mul_0_2_1' <Predicate = (!select_ln33_23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 361 [1/1] (0.00ns)   --->   "%bitcast_ln31_38 = bitcast i32 %weight0_load_1" [cnn_ip/src/cnn.c:31]   --->   Operation 361 'bitcast' 'bitcast_ln31_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 362 [5/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul, i32 0" [cnn_ip/src/cnn.c:57]   --->   Operation 362 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 363 [1/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %bitcast_ln57_2, i32 %bitcast_ln31_43" [cnn_ip/src/cnn.c:57]   --->   Operation 363 'fmul' 'mul_0_0_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 364 [1/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln57_3, i32 %bitcast_ln31_42" [cnn_ip/src/cnn.c:57]   --->   Operation 364 'fmul' 'mul_0_1' <Predicate = (!tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 365 [2/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %bitcast_ln57_4, i32 %bitcast_ln31_37" [cnn_ip/src/cnn.c:57]   --->   Operation 365 'fmul' 'mul_0_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 366 [2/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %bitcast_ln57_5, i32 %bitcast_ln31_41" [cnn_ip/src/cnn.c:57]   --->   Operation 366 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 367 [3/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln57_6, i32 %bitcast_ln31_40" [cnn_ip/src/cnn.c:57]   --->   Operation 367 'fmul' 'mul_0_2' <Predicate = (!select_ln33_23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 368 [3/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %bitcast_ln57_7, i32 %bitcast_ln31_39" [cnn_ip/src/cnn.c:57]   --->   Operation 368 'fmul' 'mul_0_2_1' <Predicate = (!select_ln33_23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 369 [1/1] (0.00ns)   --->   "%bitcast_ln57_8 = bitcast i32 %x_load_49" [cnn_ip/src/cnn.c:57]   --->   Operation 369 'bitcast' 'bitcast_ln57_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 370 [4/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %bitcast_ln57_8, i32 %bitcast_ln31_38" [cnn_ip/src/cnn.c:57]   --->   Operation 370 'fmul' 'mul_0_2_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 371 [4/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul, i32 0" [cnn_ip/src/cnn.c:57]   --->   Operation 371 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 372 [1/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %bitcast_ln57_4, i32 %bitcast_ln31_37" [cnn_ip/src/cnn.c:57]   --->   Operation 372 'fmul' 'mul_0_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 373 [1/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %bitcast_ln57_5, i32 %bitcast_ln31_41" [cnn_ip/src/cnn.c:57]   --->   Operation 373 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 374 [2/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln57_6, i32 %bitcast_ln31_40" [cnn_ip/src/cnn.c:57]   --->   Operation 374 'fmul' 'mul_0_2' <Predicate = (!select_ln33_23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 375 [2/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %bitcast_ln57_7, i32 %bitcast_ln31_39" [cnn_ip/src/cnn.c:57]   --->   Operation 375 'fmul' 'mul_0_2_1' <Predicate = (!select_ln33_23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 376 [3/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %bitcast_ln57_8, i32 %bitcast_ln31_38" [cnn_ip/src/cnn.c:57]   --->   Operation 376 'fmul' 'mul_0_2_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 377 [3/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul, i32 0" [cnn_ip/src/cnn.c:57]   --->   Operation 377 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 378 [1/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln57_6, i32 %bitcast_ln31_40" [cnn_ip/src/cnn.c:57]   --->   Operation 378 'fmul' 'mul_0_2' <Predicate = (!select_ln33_23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 379 [1/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %bitcast_ln57_7, i32 %bitcast_ln31_39" [cnn_ip/src/cnn.c:57]   --->   Operation 379 'fmul' 'mul_0_2_1' <Predicate = (!select_ln33_23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 380 [2/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %bitcast_ln57_8, i32 %bitcast_ln31_38" [cnn_ip/src/cnn.c:57]   --->   Operation 380 'fmul' 'mul_0_2_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 381 [2/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul, i32 0" [cnn_ip/src/cnn.c:57]   --->   Operation 381 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 382 [1/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %bitcast_ln57_8, i32 %bitcast_ln31_38" [cnn_ip/src/cnn.c:57]   --->   Operation 382 'fmul' 'mul_0_2_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 383 [1/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul, i32 0" [cnn_ip/src/cnn.c:57]   --->   Operation 383 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.18>
ST_15 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%select_ln31_35 = select i1 %icmp_ln33, i6 32, i6 %empty_155" [cnn_ip/src/cnn.c:31]   --->   Operation 384 'select' 'select_ln31_35' <Predicate = (!and_ln31_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%select_ln33_20 = select i1 %and_ln31_2, i6 %p_mid111, i6 %select_ln31_35" [cnn_ip/src/cnn.c:33]   --->   Operation 385 'select' 'select_ln33_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%or_ln49 = or i6 %add_ln46, i6 %select_ln33_20" [cnn_ip/src/cnn.c:49]   --->   Operation 386 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %or_ln49, i32 5" [cnn_ip/src/cnn.c:49]   --->   Operation 387 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 388 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %tmp_5, i32 0, i32 %sum_9" [cnn_ip/src/cnn.c:49]   --->   Operation 388 'select' 'select_ln49' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 389 [5/5] (7.25ns)   --->   "%sum_9_0_0_1 = fadd i32 %select_ln49, i32 %mul_0_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 389 'fadd' 'sum_9_0_0_1' <Predicate = (!select_ln33_25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 390 [4/5] (7.25ns)   --->   "%sum_9_0_0_1 = fadd i32 %select_ln49, i32 %mul_0_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 390 'fadd' 'sum_9_0_0_1' <Predicate = (!select_ln33_25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 391 [3/5] (7.25ns)   --->   "%sum_9_0_0_1 = fadd i32 %select_ln49, i32 %mul_0_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 391 'fadd' 'sum_9_0_0_1' <Predicate = (!select_ln33_25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 392 [2/5] (7.25ns)   --->   "%sum_9_0_0_1 = fadd i32 %select_ln49, i32 %mul_0_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 392 'fadd' 'sum_9_0_0_1' <Predicate = (!select_ln33_25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 393 [1/5] (7.25ns)   --->   "%sum_9_0_0_1 = fadd i32 %select_ln49, i32 %mul_0_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 393 'fadd' 'sum_9_0_0_1' <Predicate = (!select_ln33_25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 0.69>
ST_21 : Operation 394 [1/1] (0.69ns)   --->   "%select_ln49_28 = select i1 %select_ln33_25, i32 %select_ln49, i32 %sum_9_0_0_1" [cnn_ip/src/cnn.c:49]   --->   Operation 394 'select' 'select_ln49_28' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 395 [5/5] (7.25ns)   --->   "%sum_9_0_0_2 = fadd i32 %select_ln49_28, i32 %mul_0_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 395 'fadd' 'sum_9_0_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 396 [4/5] (7.25ns)   --->   "%sum_9_0_0_2 = fadd i32 %select_ln49_28, i32 %mul_0_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 396 'fadd' 'sum_9_0_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 397 [3/5] (7.25ns)   --->   "%sum_9_0_0_2 = fadd i32 %select_ln49_28, i32 %mul_0_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 397 'fadd' 'sum_9_0_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 398 [2/5] (7.25ns)   --->   "%sum_9_0_0_2 = fadd i32 %select_ln49_28, i32 %mul_0_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 398 'fadd' 'sum_9_0_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 399 [1/5] (7.25ns)   --->   "%sum_9_0_0_2 = fadd i32 %select_ln49_28, i32 %mul_0_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 399 'fadd' 'sum_9_0_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 0.97>
ST_27 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_29)   --->   "%or_ln49_4 = or i1 %select_ln33_25, i1 %icmp_ln49" [cnn_ip/src/cnn.c:49]   --->   Operation 400 'or' 'or_ln49_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 401 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln49_29 = select i1 %or_ln49_4, i32 %select_ln49_28, i32 %sum_9_0_0_2" [cnn_ip/src/cnn.c:49]   --->   Operation 401 'select' 'select_ln49_29' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 402 [5/5] (7.25ns)   --->   "%sum_9_0_1 = fadd i32 %select_ln49_29, i32 %mul_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 402 'fadd' 'sum_9_0_1' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 403 [4/5] (7.25ns)   --->   "%sum_9_0_1 = fadd i32 %select_ln49_29, i32 %mul_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 403 'fadd' 'sum_9_0_1' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 404 [3/5] (7.25ns)   --->   "%sum_9_0_1 = fadd i32 %select_ln49_29, i32 %mul_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 404 'fadd' 'sum_9_0_1' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 405 [2/5] (7.25ns)   --->   "%sum_9_0_1 = fadd i32 %select_ln49_29, i32 %mul_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 405 'fadd' 'sum_9_0_1' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 406 [1/5] (7.25ns)   --->   "%sum_9_0_1 = fadd i32 %select_ln49_29, i32 %mul_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 406 'fadd' 'sum_9_0_1' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 0.69>
ST_33 : Operation 407 [1/1] (0.69ns)   --->   "%select_ln49_30 = select i1 %tmp_6, i32 %select_ln49_29, i32 %sum_9_0_1" [cnn_ip/src/cnn.c:49]   --->   Operation 407 'select' 'select_ln49_30' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 408 [5/5] (7.25ns)   --->   "%sum_9_0_1_1 = fadd i32 %select_ln49_30, i32 %mul_0_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 408 'fadd' 'sum_9_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 409 [4/5] (7.25ns)   --->   "%sum_9_0_1_1 = fadd i32 %select_ln49_30, i32 %mul_0_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 409 'fadd' 'sum_9_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 410 [3/5] (7.25ns)   --->   "%sum_9_0_1_1 = fadd i32 %select_ln49_30, i32 %mul_0_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 410 'fadd' 'sum_9_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 411 [2/5] (7.25ns)   --->   "%sum_9_0_1_1 = fadd i32 %select_ln49_30, i32 %mul_0_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 411 'fadd' 'sum_9_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 412 [1/5] (7.25ns)   --->   "%sum_9_0_1_1 = fadd i32 %select_ln49_30, i32 %mul_0_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 412 'fadd' 'sum_9_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 413 [5/5] (7.25ns)   --->   "%sum_9_0_1_2 = fadd i32 %sum_9_0_1_1, i32 %mul_0_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 413 'fadd' 'sum_9_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 414 [4/5] (7.25ns)   --->   "%sum_9_0_1_2 = fadd i32 %sum_9_0_1_1, i32 %mul_0_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 414 'fadd' 'sum_9_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 415 [3/5] (7.25ns)   --->   "%sum_9_0_1_2 = fadd i32 %sum_9_0_1_1, i32 %mul_0_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 415 'fadd' 'sum_9_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 416 [2/5] (7.25ns)   --->   "%sum_9_0_1_2 = fadd i32 %sum_9_0_1_1, i32 %mul_0_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 416 'fadd' 'sum_9_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 417 [1/5] (7.25ns)   --->   "%sum_9_0_1_2 = fadd i32 %sum_9_0_1_1, i32 %mul_0_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 417 'fadd' 'sum_9_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 0.69>
ST_44 : Operation 418 [1/1] (0.69ns)   --->   "%select_ln49_31 = select i1 %icmp_ln49, i32 %sum_9_0_1_1, i32 %sum_9_0_1_2" [cnn_ip/src/cnn.c:49]   --->   Operation 418 'select' 'select_ln49_31' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 419 [5/5] (7.25ns)   --->   "%sum_9_0_2 = fadd i32 %select_ln49_31, i32 %mul_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 419 'fadd' 'sum_9_0_2' <Predicate = (!select_ln33_23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 420 [4/5] (7.25ns)   --->   "%sum_9_0_2 = fadd i32 %select_ln49_31, i32 %mul_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 420 'fadd' 'sum_9_0_2' <Predicate = (!select_ln33_23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 421 [3/5] (7.25ns)   --->   "%sum_9_0_2 = fadd i32 %select_ln49_31, i32 %mul_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 421 'fadd' 'sum_9_0_2' <Predicate = (!select_ln33_23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 422 [2/5] (7.25ns)   --->   "%sum_9_0_2 = fadd i32 %select_ln49_31, i32 %mul_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 422 'fadd' 'sum_9_0_2' <Predicate = (!select_ln33_23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 423 [1/5] (7.25ns)   --->   "%sum_9_0_2 = fadd i32 %select_ln49_31, i32 %mul_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 423 'fadd' 'sum_9_0_2' <Predicate = (!select_ln33_23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 0.97>
ST_50 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_32)   --->   "%or_ln49_5 = or i1 %tmp_6, i1 %select_ln33_23" [cnn_ip/src/cnn.c:49]   --->   Operation 424 'or' 'or_ln49_5' <Predicate = (!select_ln33_23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 425 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln49_32 = select i1 %or_ln49_5, i32 %select_ln49_31, i32 %sum_9_0_2" [cnn_ip/src/cnn.c:49]   --->   Operation 425 'select' 'select_ln49_32' <Predicate = (!select_ln33_23)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 426 [5/5] (7.25ns)   --->   "%sum_9_0_2_1 = fadd i32 %select_ln49_32, i32 %mul_0_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 426 'fadd' 'sum_9_0_2_1' <Predicate = (!select_ln33_23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 427 [4/5] (7.25ns)   --->   "%sum_9_0_2_1 = fadd i32 %select_ln49_32, i32 %mul_0_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 427 'fadd' 'sum_9_0_2_1' <Predicate = (!select_ln33_23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 428 [3/5] (7.25ns)   --->   "%sum_9_0_2_1 = fadd i32 %select_ln49_32, i32 %mul_0_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 428 'fadd' 'sum_9_0_2_1' <Predicate = (!select_ln33_23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 429 [2/5] (7.25ns)   --->   "%sum_9_0_2_1 = fadd i32 %select_ln49_32, i32 %mul_0_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 429 'fadd' 'sum_9_0_2_1' <Predicate = (!select_ln33_23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 430 [1/5] (7.25ns)   --->   "%sum_9_0_2_1 = fadd i32 %select_ln49_32, i32 %mul_0_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 430 'fadd' 'sum_9_0_2_1' <Predicate = (!select_ln33_23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 0.69>
ST_56 : Operation 431 [1/1] (0.69ns)   --->   "%sum_3_0_2_1 = select i1 %select_ln33_23, i32 %select_ln49_31, i32 %sum_9_0_2_1" [cnn_ip/src/cnn.c:33]   --->   Operation 431 'select' 'sum_3_0_2_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln31_37 = zext i3 %select_ln31_30" [cnn_ip/src/cnn.c:31]   --->   Operation 432 'zext' 'zext_ln31_37' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 433 [1/1] (0.00ns)   --->   "%bias0_addr = getelementptr i32 %bias0, i64 0, i64 %zext_ln31_37" [cnn_ip/src/cnn.c:31]   --->   Operation 433 'getelementptr' 'bias0_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 434 [2/2] (2.32ns)   --->   "%bias0_load = load i2 %bias0_addr" [cnn_ip/src/cnn.c:31]   --->   Operation 434 'load' 'bias0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_57 : Operation 435 [5/5] (7.25ns)   --->   "%sum_9_0_2_2 = fadd i32 %sum_3_0_2_1, i32 %mul_0_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 435 'fadd' 'sum_9_0_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 436 [1/2] (2.32ns)   --->   "%bias0_load = load i2 %bias0_addr" [cnn_ip/src/cnn.c:31]   --->   Operation 436 'load' 'bias0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_58 : Operation 437 [4/5] (7.25ns)   --->   "%sum_9_0_2_2 = fadd i32 %sum_3_0_2_1, i32 %mul_0_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 437 'fadd' 'sum_9_0_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 438 [3/5] (7.25ns)   --->   "%sum_9_0_2_2 = fadd i32 %sum_3_0_2_1, i32 %mul_0_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 438 'fadd' 'sum_9_0_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 439 [2/5] (7.25ns)   --->   "%sum_9_0_2_2 = fadd i32 %sum_3_0_2_1, i32 %mul_0_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 439 'fadd' 'sum_9_0_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 440 [1/5] (7.25ns)   --->   "%sum_9_0_2_2 = fadd i32 %sum_3_0_2_1, i32 %mul_0_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 440 'fadd' 'sum_9_0_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 0.97>
ST_62 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_33)   --->   "%or_ln49_6 = or i1 %select_ln33_23, i1 %icmp_ln49" [cnn_ip/src/cnn.c:49]   --->   Operation 441 'or' 'or_ln49_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 442 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln49_33 = select i1 %or_ln49_6, i32 %sum_3_0_2_1, i32 %sum_9_0_2_2" [cnn_ip/src/cnn.c:49]   --->   Operation 442 'select' 'select_ln49_33' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 443 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %bias0_load" [cnn_ip/src/cnn.c:31]   --->   Operation 443 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 444 [5/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln49_33, i32 %bitcast_ln31" [cnn_ip/src/cnn.c:63]   --->   Operation 444 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 459 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [cnn_ip/src/cnn.c:69]   --->   Operation 459 'ret' 'ret_ln69' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 445 [4/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln49_33, i32 %bitcast_ln31" [cnn_ip/src/cnn.c:63]   --->   Operation 445 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 446 [3/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln49_33, i32 %bitcast_ln31" [cnn_ip/src/cnn.c:63]   --->   Operation 446 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 447 [2/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln49_33, i32 %bitcast_ln31" [cnn_ip/src/cnn.c:63]   --->   Operation 447 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 448 [1/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln49_33, i32 %bitcast_ln31" [cnn_ip/src/cnn.c:63]   --->   Operation 448 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.25>
ST_68 : Operation 449 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3_str"   --->   Operation 449 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 450 [1/1] (0.00ns)   --->   "%empty_161 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3136, i64 3136, i64 3136"   --->   Operation 450 'speclooptripcount' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 451 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 451 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 452 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_33_2_VITIS_LOOP_35_3_str"   --->   Operation 452 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 453 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 453 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 454 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [cnn_ip/src/cnn.c:35]   --->   Operation 454 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i12 %add_ln65" [cnn_ip/src/cnn.c:65]   --->   Operation 455 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 456 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln65" [cnn_ip/src/cnn.c:65]   --->   Operation 456 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 457 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %sum, i12 %y_addr" [cnn_ip/src/cnn.c:65]   --->   Operation 457 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3136> <RAM>
ST_68 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln35 = br void %VITIS_LOOP_39_4" [cnn_ip/src/cnn.c:35]   --->   Operation 458 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten134') [9]  (0 ns)
	'store' operation ('store_ln31', cnn_ip/src/cnn.c:31) of constant 0 on local variable 'indvar_flatten134' [13]  (1.59 ns)

 <State 2>: 7.18ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load', cnn_ip/src/cnn.c:33) on local variable 'indvar_flatten' [77]  (0 ns)
	'icmp' operation ('icmp_ln33', cnn_ip/src/cnn.c:33) [81]  (1.77 ns)
	'select' operation ('select_ln31', cnn_ip/src/cnn.c:31) [82]  (1.22 ns)
	'add' operation ('p_dup7', cnn_ip/src/cnn.c:31) [173]  (1.78 ns)
	'sub' operation ('p_mid117', cnn_ip/src/cnn.c:31) [197]  (1.73 ns)
	'select' operation ('select_ln33_22', cnn_ip/src/cnn.c:33) [198]  (0.687 ns)

 <State 3>: 6.88ns
The critical path consists of the following:
	'sub' operation ('empty_142') [30]  (1.87 ns)
	'add' operation ('empty_152', cnn_ip/src/cnn.c:33) [48]  (1.92 ns)
	'sub' operation ('empty_154', cnn_ip/src/cnn.c:33) [53]  (1.55 ns)
	'select' operation ('select_ln31_34', cnn_ip/src/cnn.c:31) [162]  (0 ns)
	'select' operation ('select_ln33_19', cnn_ip/src/cnn.c:33) [185]  (0 ns)
	'add' operation ('add_ln65', cnn_ip/src/cnn.c:65) [298]  (1.55 ns)

 <State 4>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln31_25', cnn_ip/src/cnn.c:31) [143]  (1.83 ns)
	'getelementptr' operation ('weight0_addr_6', cnn_ip/src/cnn.c:57) [145]  (0 ns)
	'load' operation ('weight0_load_6', cnn_ip/src/cnn.c:31) on array 'weight0' [146]  (3.25 ns)

 <State 5>: 6.77ns
The critical path consists of the following:
	'add' operation ('add_ln46_2', cnn_ip/src/cnn.c:46) [235]  (1.78 ns)
	'add' operation ('add_ln54_2', cnn_ip/src/cnn.c:54) [239]  (1.73 ns)
	'getelementptr' operation ('x_addr_43', cnn_ip/src/cnn.c:57) [241]  (0 ns)
	'load' operation ('x_load_43', cnn_ip/src/cnn.c:57) on array 'x' [242]  (3.25 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', cnn_ip/src/cnn.c:57) [224]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', cnn_ip/src/cnn.c:57) [224]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', cnn_ip/src/cnn.c:57) [224]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', cnn_ip/src/cnn.c:57) [224]  (5.7 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9', cnn_ip/src/cnn.c:57) [225]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9', cnn_ip/src/cnn.c:57) [225]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9', cnn_ip/src/cnn.c:57) [225]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9', cnn_ip/src/cnn.c:57) [225]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9', cnn_ip/src/cnn.c:57) [225]  (7.26 ns)

 <State 15>: 1.19ns
The critical path consists of the following:
	'select' operation ('select_ln31_35', cnn_ip/src/cnn.c:31) [163]  (0 ns)
	'select' operation ('select_ln33_20', cnn_ip/src/cnn.c:33) [187]  (0 ns)
	'or' operation ('or_ln49', cnn_ip/src/cnn.c:49) [217]  (0 ns)
	'select' operation ('select_ln49', cnn_ip/src/cnn.c:49) [226]  (1.19 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_1', cnn_ip/src/cnn.c:57) [233]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_1', cnn_ip/src/cnn.c:57) [233]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_1', cnn_ip/src/cnn.c:57) [233]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_1', cnn_ip/src/cnn.c:57) [233]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_1', cnn_ip/src/cnn.c:57) [233]  (7.26 ns)

 <State 21>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_28', cnn_ip/src/cnn.c:49) [234]  (0.698 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_2', cnn_ip/src/cnn.c:57) [245]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_2', cnn_ip/src/cnn.c:57) [245]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_2', cnn_ip/src/cnn.c:57) [245]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_2', cnn_ip/src/cnn.c:57) [245]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_2', cnn_ip/src/cnn.c:57) [245]  (7.26 ns)

 <State 27>: 0.978ns
The critical path consists of the following:
	'or' operation ('or_ln49_4', cnn_ip/src/cnn.c:49) [238]  (0 ns)
	'select' operation ('select_ln49_29', cnn_ip/src/cnn.c:49) [246]  (0.978 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1', cnn_ip/src/cnn.c:57) [254]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1', cnn_ip/src/cnn.c:57) [254]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1', cnn_ip/src/cnn.c:57) [254]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1', cnn_ip/src/cnn.c:57) [254]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1', cnn_ip/src/cnn.c:57) [254]  (7.26 ns)

 <State 33>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_30', cnn_ip/src/cnn.c:49) [255]  (0.698 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_1', cnn_ip/src/cnn.c:57) [262]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_1', cnn_ip/src/cnn.c:57) [262]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_1', cnn_ip/src/cnn.c:57) [262]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_1', cnn_ip/src/cnn.c:57) [262]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_1', cnn_ip/src/cnn.c:57) [262]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_2', cnn_ip/src/cnn.c:57) [269]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_2', cnn_ip/src/cnn.c:57) [269]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_2', cnn_ip/src/cnn.c:57) [269]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_2', cnn_ip/src/cnn.c:57) [269]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_2', cnn_ip/src/cnn.c:57) [269]  (7.26 ns)

 <State 44>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_31', cnn_ip/src/cnn.c:49) [270]  (0.698 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2', cnn_ip/src/cnn.c:57) [278]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2', cnn_ip/src/cnn.c:57) [278]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2', cnn_ip/src/cnn.c:57) [278]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2', cnn_ip/src/cnn.c:57) [278]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2', cnn_ip/src/cnn.c:57) [278]  (7.26 ns)

 <State 50>: 0.978ns
The critical path consists of the following:
	'or' operation ('or_ln49_5', cnn_ip/src/cnn.c:49) [271]  (0 ns)
	'select' operation ('select_ln49_32', cnn_ip/src/cnn.c:49) [279]  (0.978 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_1', cnn_ip/src/cnn.c:57) [286]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_1', cnn_ip/src/cnn.c:57) [286]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_1', cnn_ip/src/cnn.c:57) [286]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_1', cnn_ip/src/cnn.c:57) [286]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_1', cnn_ip/src/cnn.c:57) [286]  (7.26 ns)

 <State 56>: 0.698ns
The critical path consists of the following:
	'select' operation ('sum_3_0_2_1', cnn_ip/src/cnn.c:33) [287]  (0.698 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_2', cnn_ip/src/cnn.c:57) [295]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_2', cnn_ip/src/cnn.c:57) [295]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_2', cnn_ip/src/cnn.c:57) [295]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_2', cnn_ip/src/cnn.c:57) [295]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_2', cnn_ip/src/cnn.c:57) [295]  (7.26 ns)

 <State 62>: 0.978ns
The critical path consists of the following:
	'or' operation ('or_ln49_6', cnn_ip/src/cnn.c:49) [288]  (0 ns)
	'select' operation ('select_ln49_33', cnn_ip/src/cnn.c:49) [296]  (0.978 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:63) [297]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:63) [297]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:63) [297]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:63) [297]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:63) [297]  (7.26 ns)

 <State 68>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('y_addr', cnn_ip/src/cnn.c:65) [300]  (0 ns)
	'store' operation ('store_ln65', cnn_ip/src/cnn.c:65) of variable 'sum', cnn_ip/src/cnn.c:63 on array 'y' [301]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
