// Seed: 2273490876
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    output wire id_4,
    output tri0 id_5,
    output wor id_6,
    output wire id_7,
    output tri1 id_8,
    output wand id_9,
    inout uwire id_10,
    output tri0 id_11,
    output wor id_12,
    input supply1 id_13
);
  wire id_15;
  assign id_8 = id_3;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input wor id_2,
    input tri id_3,
    output uwire id_4,
    output uwire id_5,
    input wor id_6,
    output wor id_7,
    input supply0 id_8,
    input supply1 id_9
);
  wand id_11;
  wire id_12;
  assign id_11 = id_1;
  module_0(
      id_11, id_11, id_8, id_8, id_0, id_5, id_5, id_7, id_5, id_0, id_11, id_11, id_5, id_3
  );
endmodule
