
Tank_Dual_Pro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fa88  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002cf80  0800fc78  0800fc78  0001fc78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0803cbf8  0803cbf8  000502bc  2**0
                  CONTENTS
  4 .ARM          00000000  0803cbf8  0803cbf8  000502bc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0803cbf8  0803cbf8  000502bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0803cbf8  0803cbf8  0004cbf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0803cbfc  0803cbfc  0004cbfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002b0  20000000  0803cc00  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .nzds         0000000c  200002b0  0803ceb0  000502b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00007078  200002bc  0803cebc  000502bc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20007334  0803cebc  00057334  2**0
                  ALLOC
 12 .ARM.attributes 00000029  00000000  00000000  000502bc  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000502e5  2**0
                  CONTENTS, READONLY
 14 .debug_info   000334f2  00000000  00000000  00050328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00008758  00000000  00000000  0008381a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loclists 00010702  00000000  00000000  0008bf72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000024c0  00000000  00000000  0009c678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000020c1  00000000  00000000  0009eb38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0001a7ce  00000000  00000000  000a0bf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0003511f  00000000  00000000  000bb3c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0006979c  00000000  00000000  000f04e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00007ff4  00000000  00000000  00159c84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000090  00000000  00000000  00161c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200002bc 	.word	0x200002bc
 800020c:	00000000 	.word	0x00000000
 8000210:	0800fc60 	.word	0x0800fc60

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200002c0 	.word	0x200002c0
 800022c:	0800fc60 	.word	0x0800fc60

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__gedf2>:
 80009dc:	f04f 3cff 	mov.w	ip, #4294967295
 80009e0:	e006      	b.n	80009f0 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__ledf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	e002      	b.n	80009f0 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__cmpdf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a06:	d01b      	beq.n	8000a40 <__cmpdf2+0x54>
 8000a08:	b001      	add	sp, #4
 8000a0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a0e:	bf0c      	ite	eq
 8000a10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a14:	ea91 0f03 	teqne	r1, r3
 8000a18:	bf02      	ittt	eq
 8000a1a:	ea90 0f02 	teqeq	r0, r2
 8000a1e:	2000      	moveq	r0, #0
 8000a20:	4770      	bxeq	lr
 8000a22:	f110 0f00 	cmn.w	r0, #0
 8000a26:	ea91 0f03 	teq	r1, r3
 8000a2a:	bf58      	it	pl
 8000a2c:	4299      	cmppl	r1, r3
 8000a2e:	bf08      	it	eq
 8000a30:	4290      	cmpeq	r0, r2
 8000a32:	bf2c      	ite	cs
 8000a34:	17d8      	asrcs	r0, r3, #31
 8000a36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a3a:	f040 0001 	orr.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__cmpdf2+0x64>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d107      	bne.n	8000a60 <__cmpdf2+0x74>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d1d6      	bne.n	8000a08 <__cmpdf2+0x1c>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d0d3      	beq.n	8000a08 <__cmpdf2+0x1c>
 8000a60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdrcmple>:
 8000a68:	4684      	mov	ip, r0
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	468c      	mov	ip, r1
 8000a70:	4619      	mov	r1, r3
 8000a72:	4663      	mov	r3, ip
 8000a74:	e000      	b.n	8000a78 <__aeabi_cdcmpeq>
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdcmpeq>:
 8000a78:	b501      	push	{r0, lr}
 8000a7a:	f7ff ffb7 	bl	80009ec <__cmpdf2>
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	bf48      	it	mi
 8000a82:	f110 0f00 	cmnmi.w	r0, #0
 8000a86:	bd01      	pop	{r0, pc}

08000a88 <__aeabi_dcmpeq>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff fff4 	bl	8000a78 <__aeabi_cdcmpeq>
 8000a90:	bf0c      	ite	eq
 8000a92:	2001      	moveq	r0, #1
 8000a94:	2000      	movne	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmplt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffea 	bl	8000a78 <__aeabi_cdcmpeq>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmple>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffe0 	bl	8000a78 <__aeabi_cdcmpeq>
 8000ab8:	bf94      	ite	ls
 8000aba:	2001      	movls	r0, #1
 8000abc:	2000      	movhi	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpge>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffce 	bl	8000a68 <__aeabi_cdrcmple>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpgt>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffc4 	bl	8000a68 <__aeabi_cdrcmple>
 8000ae0:	bf34      	ite	cc
 8000ae2:	2001      	movcc	r0, #1
 8000ae4:	2000      	movcs	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpun>:
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x10>
 8000af6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afa:	d10a      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x20>
 8000b06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0a:	d102      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	f04f 0001 	mov.w	r0, #1
 8000b16:	4770      	bx	lr

08000b18 <__aeabi_d2iz>:
 8000b18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d215      	bcs.n	8000b4e <__aeabi_d2iz+0x36>
 8000b22:	d511      	bpl.n	8000b48 <__aeabi_d2iz+0x30>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d912      	bls.n	8000b54 <__aeabi_d2iz+0x3c>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	bf18      	it	ne
 8000b44:	4240      	negne	r0, r0
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b52:	d105      	bne.n	8000b60 <__aeabi_d2iz+0x48>
 8000b54:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	bf08      	it	eq
 8000b5a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b5e:	4770      	bx	lr
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2uiz>:
 8000b68:	004a      	lsls	r2, r1, #1
 8000b6a:	d211      	bcs.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d211      	bcs.n	8000b96 <__aeabi_d2uiz+0x2e>
 8000b72:	d50d      	bpl.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d40e      	bmi.n	8000b9c <__aeabi_d2uiz+0x34>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_d2uiz+0x3a>
 8000b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0000 	mov.w	r0, #0
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_frsub>:
 8000c48:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c4c:	e002      	b.n	8000c54 <__addsf3>
 8000c4e:	bf00      	nop

08000c50 <__aeabi_fsub>:
 8000c50:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c54 <__addsf3>:
 8000c54:	0042      	lsls	r2, r0, #1
 8000c56:	bf1f      	itttt	ne
 8000c58:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c5c:	ea92 0f03 	teqne	r2, r3
 8000c60:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c64:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c68:	d06a      	beq.n	8000d40 <__addsf3+0xec>
 8000c6a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c6e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c72:	bfc1      	itttt	gt
 8000c74:	18d2      	addgt	r2, r2, r3
 8000c76:	4041      	eorgt	r1, r0
 8000c78:	4048      	eorgt	r0, r1
 8000c7a:	4041      	eorgt	r1, r0
 8000c7c:	bfb8      	it	lt
 8000c7e:	425b      	neglt	r3, r3
 8000c80:	2b19      	cmp	r3, #25
 8000c82:	bf88      	it	hi
 8000c84:	4770      	bxhi	lr
 8000c86:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c8a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c8e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c92:	bf18      	it	ne
 8000c94:	4240      	negne	r0, r0
 8000c96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c9a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c9e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ca2:	bf18      	it	ne
 8000ca4:	4249      	negne	r1, r1
 8000ca6:	ea92 0f03 	teq	r2, r3
 8000caa:	d03f      	beq.n	8000d2c <__addsf3+0xd8>
 8000cac:	f1a2 0201 	sub.w	r2, r2, #1
 8000cb0:	fa41 fc03 	asr.w	ip, r1, r3
 8000cb4:	eb10 000c 	adds.w	r0, r0, ip
 8000cb8:	f1c3 0320 	rsb	r3, r3, #32
 8000cbc:	fa01 f103 	lsl.w	r1, r1, r3
 8000cc0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__addsf3+0x78>
 8000cc6:	4249      	negs	r1, r1
 8000cc8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ccc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cd0:	d313      	bcc.n	8000cfa <__addsf3+0xa6>
 8000cd2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cd6:	d306      	bcc.n	8000ce6 <__addsf3+0x92>
 8000cd8:	0840      	lsrs	r0, r0, #1
 8000cda:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cde:	f102 0201 	add.w	r2, r2, #1
 8000ce2:	2afe      	cmp	r2, #254	; 0xfe
 8000ce4:	d251      	bcs.n	8000d8a <__addsf3+0x136>
 8000ce6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000cea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cee:	bf08      	it	eq
 8000cf0:	f020 0001 	biceq.w	r0, r0, #1
 8000cf4:	ea40 0003 	orr.w	r0, r0, r3
 8000cf8:	4770      	bx	lr
 8000cfa:	0049      	lsls	r1, r1, #1
 8000cfc:	eb40 0000 	adc.w	r0, r0, r0
 8000d00:	3a01      	subs	r2, #1
 8000d02:	bf28      	it	cs
 8000d04:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d08:	d2ed      	bcs.n	8000ce6 <__addsf3+0x92>
 8000d0a:	fab0 fc80 	clz	ip, r0
 8000d0e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d12:	ebb2 020c 	subs.w	r2, r2, ip
 8000d16:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d1a:	bfaa      	itet	ge
 8000d1c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d20:	4252      	neglt	r2, r2
 8000d22:	4318      	orrge	r0, r3
 8000d24:	bfbc      	itt	lt
 8000d26:	40d0      	lsrlt	r0, r2
 8000d28:	4318      	orrlt	r0, r3
 8000d2a:	4770      	bx	lr
 8000d2c:	f092 0f00 	teq	r2, #0
 8000d30:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d34:	bf06      	itte	eq
 8000d36:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d3a:	3201      	addeq	r2, #1
 8000d3c:	3b01      	subne	r3, #1
 8000d3e:	e7b5      	b.n	8000cac <__addsf3+0x58>
 8000d40:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d48:	bf18      	it	ne
 8000d4a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d4e:	d021      	beq.n	8000d94 <__addsf3+0x140>
 8000d50:	ea92 0f03 	teq	r2, r3
 8000d54:	d004      	beq.n	8000d60 <__addsf3+0x10c>
 8000d56:	f092 0f00 	teq	r2, #0
 8000d5a:	bf08      	it	eq
 8000d5c:	4608      	moveq	r0, r1
 8000d5e:	4770      	bx	lr
 8000d60:	ea90 0f01 	teq	r0, r1
 8000d64:	bf1c      	itt	ne
 8000d66:	2000      	movne	r0, #0
 8000d68:	4770      	bxne	lr
 8000d6a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d6e:	d104      	bne.n	8000d7a <__addsf3+0x126>
 8000d70:	0040      	lsls	r0, r0, #1
 8000d72:	bf28      	it	cs
 8000d74:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d78:	4770      	bx	lr
 8000d7a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d7e:	bf3c      	itt	cc
 8000d80:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d84:	4770      	bxcc	lr
 8000d86:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d8a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d92:	4770      	bx	lr
 8000d94:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d98:	bf16      	itet	ne
 8000d9a:	4608      	movne	r0, r1
 8000d9c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000da0:	4601      	movne	r1, r0
 8000da2:	0242      	lsls	r2, r0, #9
 8000da4:	bf06      	itte	eq
 8000da6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000daa:	ea90 0f01 	teqeq	r0, r1
 8000dae:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000db2:	4770      	bx	lr

08000db4 <__aeabi_ui2f>:
 8000db4:	f04f 0300 	mov.w	r3, #0
 8000db8:	e004      	b.n	8000dc4 <__aeabi_i2f+0x8>
 8000dba:	bf00      	nop

08000dbc <__aeabi_i2f>:
 8000dbc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000dc0:	bf48      	it	mi
 8000dc2:	4240      	negmi	r0, r0
 8000dc4:	ea5f 0c00 	movs.w	ip, r0
 8000dc8:	bf08      	it	eq
 8000dca:	4770      	bxeq	lr
 8000dcc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dd0:	4601      	mov	r1, r0
 8000dd2:	f04f 0000 	mov.w	r0, #0
 8000dd6:	e01c      	b.n	8000e12 <__aeabi_l2f+0x2a>

08000dd8 <__aeabi_ul2f>:
 8000dd8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f04f 0300 	mov.w	r3, #0
 8000de4:	e00a      	b.n	8000dfc <__aeabi_l2f+0x14>
 8000de6:	bf00      	nop

08000de8 <__aeabi_l2f>:
 8000de8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dec:	bf08      	it	eq
 8000dee:	4770      	bxeq	lr
 8000df0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000df4:	d502      	bpl.n	8000dfc <__aeabi_l2f+0x14>
 8000df6:	4240      	negs	r0, r0
 8000df8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dfc:	ea5f 0c01 	movs.w	ip, r1
 8000e00:	bf02      	ittt	eq
 8000e02:	4684      	moveq	ip, r0
 8000e04:	4601      	moveq	r1, r0
 8000e06:	2000      	moveq	r0, #0
 8000e08:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e0c:	bf08      	it	eq
 8000e0e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e12:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e16:	fabc f28c 	clz	r2, ip
 8000e1a:	3a08      	subs	r2, #8
 8000e1c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e20:	db10      	blt.n	8000e44 <__aeabi_l2f+0x5c>
 8000e22:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e26:	4463      	add	r3, ip
 8000e28:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2c:	f1c2 0220 	rsb	r2, r2, #32
 8000e30:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e34:	fa20 f202 	lsr.w	r2, r0, r2
 8000e38:	eb43 0002 	adc.w	r0, r3, r2
 8000e3c:	bf08      	it	eq
 8000e3e:	f020 0001 	biceq.w	r0, r0, #1
 8000e42:	4770      	bx	lr
 8000e44:	f102 0220 	add.w	r2, r2, #32
 8000e48:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e4c:	f1c2 0220 	rsb	r2, r2, #32
 8000e50:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e54:	fa21 f202 	lsr.w	r2, r1, r2
 8000e58:	eb43 0002 	adc.w	r0, r3, r2
 8000e5c:	bf08      	it	eq
 8000e5e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e62:	4770      	bx	lr

08000e64 <__aeabi_fmul>:
 8000e64:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e68:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e6c:	bf1e      	ittt	ne
 8000e6e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e72:	ea92 0f0c 	teqne	r2, ip
 8000e76:	ea93 0f0c 	teqne	r3, ip
 8000e7a:	d06f      	beq.n	8000f5c <__aeabi_fmul+0xf8>
 8000e7c:	441a      	add	r2, r3
 8000e7e:	ea80 0c01 	eor.w	ip, r0, r1
 8000e82:	0240      	lsls	r0, r0, #9
 8000e84:	bf18      	it	ne
 8000e86:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e8a:	d01e      	beq.n	8000eca <__aeabi_fmul+0x66>
 8000e8c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e90:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e94:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e98:	fba0 3101 	umull	r3, r1, r0, r1
 8000e9c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ea0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ea4:	bf3e      	ittt	cc
 8000ea6:	0049      	lslcc	r1, r1, #1
 8000ea8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000eac:	005b      	lslcc	r3, r3, #1
 8000eae:	ea40 0001 	orr.w	r0, r0, r1
 8000eb2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000eb6:	2afd      	cmp	r2, #253	; 0xfd
 8000eb8:	d81d      	bhi.n	8000ef6 <__aeabi_fmul+0x92>
 8000eba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000ebe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ec2:	bf08      	it	eq
 8000ec4:	f020 0001 	biceq.w	r0, r0, #1
 8000ec8:	4770      	bx	lr
 8000eca:	f090 0f00 	teq	r0, #0
 8000ece:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ed2:	bf08      	it	eq
 8000ed4:	0249      	lsleq	r1, r1, #9
 8000ed6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eda:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ede:	3a7f      	subs	r2, #127	; 0x7f
 8000ee0:	bfc2      	ittt	gt
 8000ee2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ee6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eea:	4770      	bxgt	lr
 8000eec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef0:	f04f 0300 	mov.w	r3, #0
 8000ef4:	3a01      	subs	r2, #1
 8000ef6:	dc5d      	bgt.n	8000fb4 <__aeabi_fmul+0x150>
 8000ef8:	f112 0f19 	cmn.w	r2, #25
 8000efc:	bfdc      	itt	le
 8000efe:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000f02:	4770      	bxle	lr
 8000f04:	f1c2 0200 	rsb	r2, r2, #0
 8000f08:	0041      	lsls	r1, r0, #1
 8000f0a:	fa21 f102 	lsr.w	r1, r1, r2
 8000f0e:	f1c2 0220 	rsb	r2, r2, #32
 8000f12:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f16:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f1a:	f140 0000 	adc.w	r0, r0, #0
 8000f1e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f22:	bf08      	it	eq
 8000f24:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f28:	4770      	bx	lr
 8000f2a:	f092 0f00 	teq	r2, #0
 8000f2e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f32:	bf02      	ittt	eq
 8000f34:	0040      	lsleq	r0, r0, #1
 8000f36:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f3a:	3a01      	subeq	r2, #1
 8000f3c:	d0f9      	beq.n	8000f32 <__aeabi_fmul+0xce>
 8000f3e:	ea40 000c 	orr.w	r0, r0, ip
 8000f42:	f093 0f00 	teq	r3, #0
 8000f46:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f4a:	bf02      	ittt	eq
 8000f4c:	0049      	lsleq	r1, r1, #1
 8000f4e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f52:	3b01      	subeq	r3, #1
 8000f54:	d0f9      	beq.n	8000f4a <__aeabi_fmul+0xe6>
 8000f56:	ea41 010c 	orr.w	r1, r1, ip
 8000f5a:	e78f      	b.n	8000e7c <__aeabi_fmul+0x18>
 8000f5c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f60:	ea92 0f0c 	teq	r2, ip
 8000f64:	bf18      	it	ne
 8000f66:	ea93 0f0c 	teqne	r3, ip
 8000f6a:	d00a      	beq.n	8000f82 <__aeabi_fmul+0x11e>
 8000f6c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f70:	bf18      	it	ne
 8000f72:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f76:	d1d8      	bne.n	8000f2a <__aeabi_fmul+0xc6>
 8000f78:	ea80 0001 	eor.w	r0, r0, r1
 8000f7c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f80:	4770      	bx	lr
 8000f82:	f090 0f00 	teq	r0, #0
 8000f86:	bf17      	itett	ne
 8000f88:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f8c:	4608      	moveq	r0, r1
 8000f8e:	f091 0f00 	teqne	r1, #0
 8000f92:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f96:	d014      	beq.n	8000fc2 <__aeabi_fmul+0x15e>
 8000f98:	ea92 0f0c 	teq	r2, ip
 8000f9c:	d101      	bne.n	8000fa2 <__aeabi_fmul+0x13e>
 8000f9e:	0242      	lsls	r2, r0, #9
 8000fa0:	d10f      	bne.n	8000fc2 <__aeabi_fmul+0x15e>
 8000fa2:	ea93 0f0c 	teq	r3, ip
 8000fa6:	d103      	bne.n	8000fb0 <__aeabi_fmul+0x14c>
 8000fa8:	024b      	lsls	r3, r1, #9
 8000faa:	bf18      	it	ne
 8000fac:	4608      	movne	r0, r1
 8000fae:	d108      	bne.n	8000fc2 <__aeabi_fmul+0x15e>
 8000fb0:	ea80 0001 	eor.w	r0, r0, r1
 8000fb4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000fb8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fbc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fc0:	4770      	bx	lr
 8000fc2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fc6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000fca:	4770      	bx	lr

08000fcc <__aeabi_fdiv>:
 8000fcc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000fd0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fd4:	bf1e      	ittt	ne
 8000fd6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fda:	ea92 0f0c 	teqne	r2, ip
 8000fde:	ea93 0f0c 	teqne	r3, ip
 8000fe2:	d069      	beq.n	80010b8 <__aeabi_fdiv+0xec>
 8000fe4:	eba2 0203 	sub.w	r2, r2, r3
 8000fe8:	ea80 0c01 	eor.w	ip, r0, r1
 8000fec:	0249      	lsls	r1, r1, #9
 8000fee:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ff2:	d037      	beq.n	8001064 <__aeabi_fdiv+0x98>
 8000ff4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ff8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ffc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001000:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8001004:	428b      	cmp	r3, r1
 8001006:	bf38      	it	cc
 8001008:	005b      	lslcc	r3, r3, #1
 800100a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 800100e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8001012:	428b      	cmp	r3, r1
 8001014:	bf24      	itt	cs
 8001016:	1a5b      	subcs	r3, r3, r1
 8001018:	ea40 000c 	orrcs.w	r0, r0, ip
 800101c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001020:	bf24      	itt	cs
 8001022:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8001026:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800102a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800102e:	bf24      	itt	cs
 8001030:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001034:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001038:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800103c:	bf24      	itt	cs
 800103e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001042:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001046:	011b      	lsls	r3, r3, #4
 8001048:	bf18      	it	ne
 800104a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800104e:	d1e0      	bne.n	8001012 <__aeabi_fdiv+0x46>
 8001050:	2afd      	cmp	r2, #253	; 0xfd
 8001052:	f63f af50 	bhi.w	8000ef6 <__aeabi_fmul+0x92>
 8001056:	428b      	cmp	r3, r1
 8001058:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800105c:	bf08      	it	eq
 800105e:	f020 0001 	biceq.w	r0, r0, #1
 8001062:	4770      	bx	lr
 8001064:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001068:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800106c:	327f      	adds	r2, #127	; 0x7f
 800106e:	bfc2      	ittt	gt
 8001070:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8001074:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001078:	4770      	bxgt	lr
 800107a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800107e:	f04f 0300 	mov.w	r3, #0
 8001082:	3a01      	subs	r2, #1
 8001084:	e737      	b.n	8000ef6 <__aeabi_fmul+0x92>
 8001086:	f092 0f00 	teq	r2, #0
 800108a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800108e:	bf02      	ittt	eq
 8001090:	0040      	lsleq	r0, r0, #1
 8001092:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8001096:	3a01      	subeq	r2, #1
 8001098:	d0f9      	beq.n	800108e <__aeabi_fdiv+0xc2>
 800109a:	ea40 000c 	orr.w	r0, r0, ip
 800109e:	f093 0f00 	teq	r3, #0
 80010a2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80010a6:	bf02      	ittt	eq
 80010a8:	0049      	lsleq	r1, r1, #1
 80010aa:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80010ae:	3b01      	subeq	r3, #1
 80010b0:	d0f9      	beq.n	80010a6 <__aeabi_fdiv+0xda>
 80010b2:	ea41 010c 	orr.w	r1, r1, ip
 80010b6:	e795      	b.n	8000fe4 <__aeabi_fdiv+0x18>
 80010b8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010bc:	ea92 0f0c 	teq	r2, ip
 80010c0:	d108      	bne.n	80010d4 <__aeabi_fdiv+0x108>
 80010c2:	0242      	lsls	r2, r0, #9
 80010c4:	f47f af7d 	bne.w	8000fc2 <__aeabi_fmul+0x15e>
 80010c8:	ea93 0f0c 	teq	r3, ip
 80010cc:	f47f af70 	bne.w	8000fb0 <__aeabi_fmul+0x14c>
 80010d0:	4608      	mov	r0, r1
 80010d2:	e776      	b.n	8000fc2 <__aeabi_fmul+0x15e>
 80010d4:	ea93 0f0c 	teq	r3, ip
 80010d8:	d104      	bne.n	80010e4 <__aeabi_fdiv+0x118>
 80010da:	024b      	lsls	r3, r1, #9
 80010dc:	f43f af4c 	beq.w	8000f78 <__aeabi_fmul+0x114>
 80010e0:	4608      	mov	r0, r1
 80010e2:	e76e      	b.n	8000fc2 <__aeabi_fmul+0x15e>
 80010e4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010e8:	bf18      	it	ne
 80010ea:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010ee:	d1ca      	bne.n	8001086 <__aeabi_fdiv+0xba>
 80010f0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010f4:	f47f af5c 	bne.w	8000fb0 <__aeabi_fmul+0x14c>
 80010f8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010fc:	f47f af3c 	bne.w	8000f78 <__aeabi_fmul+0x114>
 8001100:	e75f      	b.n	8000fc2 <__aeabi_fmul+0x15e>
 8001102:	bf00      	nop

08001104 <__gesf2>:
 8001104:	f04f 3cff 	mov.w	ip, #4294967295
 8001108:	e006      	b.n	8001118 <__cmpsf2+0x4>
 800110a:	bf00      	nop

0800110c <__lesf2>:
 800110c:	f04f 0c01 	mov.w	ip, #1
 8001110:	e002      	b.n	8001118 <__cmpsf2+0x4>
 8001112:	bf00      	nop

08001114 <__cmpsf2>:
 8001114:	f04f 0c01 	mov.w	ip, #1
 8001118:	f84d cd04 	str.w	ip, [sp, #-4]!
 800111c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001120:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001124:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001128:	bf18      	it	ne
 800112a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800112e:	d011      	beq.n	8001154 <__cmpsf2+0x40>
 8001130:	b001      	add	sp, #4
 8001132:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001136:	bf18      	it	ne
 8001138:	ea90 0f01 	teqne	r0, r1
 800113c:	bf58      	it	pl
 800113e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001142:	bf88      	it	hi
 8001144:	17c8      	asrhi	r0, r1, #31
 8001146:	bf38      	it	cc
 8001148:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800114c:	bf18      	it	ne
 800114e:	f040 0001 	orrne.w	r0, r0, #1
 8001152:	4770      	bx	lr
 8001154:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001158:	d102      	bne.n	8001160 <__cmpsf2+0x4c>
 800115a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800115e:	d105      	bne.n	800116c <__cmpsf2+0x58>
 8001160:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001164:	d1e4      	bne.n	8001130 <__cmpsf2+0x1c>
 8001166:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800116a:	d0e1      	beq.n	8001130 <__cmpsf2+0x1c>
 800116c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop

08001174 <__aeabi_cfrcmple>:
 8001174:	4684      	mov	ip, r0
 8001176:	4608      	mov	r0, r1
 8001178:	4661      	mov	r1, ip
 800117a:	e7ff      	b.n	800117c <__aeabi_cfcmpeq>

0800117c <__aeabi_cfcmpeq>:
 800117c:	b50f      	push	{r0, r1, r2, r3, lr}
 800117e:	f7ff ffc9 	bl	8001114 <__cmpsf2>
 8001182:	2800      	cmp	r0, #0
 8001184:	bf48      	it	mi
 8001186:	f110 0f00 	cmnmi.w	r0, #0
 800118a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800118c <__aeabi_fcmpeq>:
 800118c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001190:	f7ff fff4 	bl	800117c <__aeabi_cfcmpeq>
 8001194:	bf0c      	ite	eq
 8001196:	2001      	moveq	r0, #1
 8001198:	2000      	movne	r0, #0
 800119a:	f85d fb08 	ldr.w	pc, [sp], #8
 800119e:	bf00      	nop

080011a0 <__aeabi_fcmplt>:
 80011a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011a4:	f7ff ffea 	bl	800117c <__aeabi_cfcmpeq>
 80011a8:	bf34      	ite	cc
 80011aa:	2001      	movcc	r0, #1
 80011ac:	2000      	movcs	r0, #0
 80011ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80011b2:	bf00      	nop

080011b4 <__aeabi_fcmple>:
 80011b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b8:	f7ff ffe0 	bl	800117c <__aeabi_cfcmpeq>
 80011bc:	bf94      	ite	ls
 80011be:	2001      	movls	r0, #1
 80011c0:	2000      	movhi	r0, #0
 80011c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011c6:	bf00      	nop

080011c8 <__aeabi_fcmpge>:
 80011c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011cc:	f7ff ffd2 	bl	8001174 <__aeabi_cfrcmple>
 80011d0:	bf94      	ite	ls
 80011d2:	2001      	movls	r0, #1
 80011d4:	2000      	movhi	r0, #0
 80011d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011da:	bf00      	nop

080011dc <__aeabi_fcmpgt>:
 80011dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011e0:	f7ff ffc8 	bl	8001174 <__aeabi_cfrcmple>
 80011e4:	bf34      	ite	cc
 80011e6:	2001      	movcc	r0, #1
 80011e8:	2000      	movcs	r0, #0
 80011ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80011ee:	bf00      	nop

080011f0 <__aeabi_f2iz>:
 80011f0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011f4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80011f8:	d30f      	bcc.n	800121a <__aeabi_f2iz+0x2a>
 80011fa:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80011fe:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001202:	d90d      	bls.n	8001220 <__aeabi_f2iz+0x30>
 8001204:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001208:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800120c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001210:	fa23 f002 	lsr.w	r0, r3, r2
 8001214:	bf18      	it	ne
 8001216:	4240      	negne	r0, r0
 8001218:	4770      	bx	lr
 800121a:	f04f 0000 	mov.w	r0, #0
 800121e:	4770      	bx	lr
 8001220:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001224:	d101      	bne.n	800122a <__aeabi_f2iz+0x3a>
 8001226:	0242      	lsls	r2, r0, #9
 8001228:	d105      	bne.n	8001236 <__aeabi_f2iz+0x46>
 800122a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800122e:	bf08      	it	eq
 8001230:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001234:	4770      	bx	lr
 8001236:	f04f 0000 	mov.w	r0, #0
 800123a:	4770      	bx	lr

0800123c <__aeabi_f2uiz>:
 800123c:	0042      	lsls	r2, r0, #1
 800123e:	d20e      	bcs.n	800125e <__aeabi_f2uiz+0x22>
 8001240:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001244:	d30b      	bcc.n	800125e <__aeabi_f2uiz+0x22>
 8001246:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800124a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800124e:	d409      	bmi.n	8001264 <__aeabi_f2uiz+0x28>
 8001250:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001254:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001258:	fa23 f002 	lsr.w	r0, r3, r2
 800125c:	4770      	bx	lr
 800125e:	f04f 0000 	mov.w	r0, #0
 8001262:	4770      	bx	lr
 8001264:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001268:	d101      	bne.n	800126e <__aeabi_f2uiz+0x32>
 800126a:	0242      	lsls	r2, r0, #9
 800126c:	d102      	bne.n	8001274 <__aeabi_f2uiz+0x38>
 800126e:	f04f 30ff 	mov.w	r0, #4294967295
 8001272:	4770      	bx	lr
 8001274:	f04f 0000 	mov.w	r0, #0
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop

0800127c <__aeabi_d2lz>:
 800127c:	b538      	push	{r3, r4, r5, lr}
 800127e:	4605      	mov	r5, r0
 8001280:	460c      	mov	r4, r1
 8001282:	2200      	movs	r2, #0
 8001284:	2300      	movs	r3, #0
 8001286:	4628      	mov	r0, r5
 8001288:	4621      	mov	r1, r4
 800128a:	f7ff fc07 	bl	8000a9c <__aeabi_dcmplt>
 800128e:	b928      	cbnz	r0, 800129c <__aeabi_d2lz+0x20>
 8001290:	4628      	mov	r0, r5
 8001292:	4621      	mov	r1, r4
 8001294:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001298:	f000 b80a 	b.w	80012b0 <__aeabi_d2ulz>
 800129c:	4628      	mov	r0, r5
 800129e:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 80012a2:	f000 f805 	bl	80012b0 <__aeabi_d2ulz>
 80012a6:	4240      	negs	r0, r0
 80012a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80012ac:	bd38      	pop	{r3, r4, r5, pc}
 80012ae:	bf00      	nop

080012b0 <__aeabi_d2ulz>:
 80012b0:	b5d0      	push	{r4, r6, r7, lr}
 80012b2:	2200      	movs	r2, #0
 80012b4:	4b0b      	ldr	r3, [pc, #44]	; (80012e4 <__aeabi_d2ulz+0x34>)
 80012b6:	4606      	mov	r6, r0
 80012b8:	460f      	mov	r7, r1
 80012ba:	f7ff f97d 	bl	80005b8 <__aeabi_dmul>
 80012be:	f7ff fc53 	bl	8000b68 <__aeabi_d2uiz>
 80012c2:	4604      	mov	r4, r0
 80012c4:	f7ff f8fe 	bl	80004c4 <__aeabi_ui2d>
 80012c8:	2200      	movs	r2, #0
 80012ca:	4b07      	ldr	r3, [pc, #28]	; (80012e8 <__aeabi_d2ulz+0x38>)
 80012cc:	f7ff f974 	bl	80005b8 <__aeabi_dmul>
 80012d0:	4602      	mov	r2, r0
 80012d2:	460b      	mov	r3, r1
 80012d4:	4630      	mov	r0, r6
 80012d6:	4639      	mov	r1, r7
 80012d8:	f7fe ffb6 	bl	8000248 <__aeabi_dsub>
 80012dc:	f7ff fc44 	bl	8000b68 <__aeabi_d2uiz>
 80012e0:	4621      	mov	r1, r4
 80012e2:	bdd0      	pop	{r4, r6, r7, pc}
 80012e4:	3df00000 	.word	0x3df00000
 80012e8:	41f00000 	.word	0x41f00000

080012ec <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 80012ec:	f380 8813 	msr	FAULTMASK, r0
}
 80012f0:	4770      	bx	lr
	...

080012f4 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80012f4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80012f6:	e003      	b.n	8001300 <LoopCopyDataInit>

080012f8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80012f8:	4b0a      	ldr	r3, [pc, #40]	; (8001324 <LoopFillZerobss+0x10>)
  ldr  r3, [r3, r1]
 80012fa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80012fc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80012fe:	3104      	adds	r1, #4

08001300 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001300:	4809      	ldr	r0, [pc, #36]	; (8001328 <LoopFillZerobss+0x14>)
  ldr  r3, =_edata
 8001302:	4b0a      	ldr	r3, [pc, #40]	; (800132c <LoopFillZerobss+0x18>)
  adds  r2, r0, r1
 8001304:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001306:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001308:	d3f6      	bcc.n	80012f8 <CopyDataInit>
  ldr  r2, =_sbss
 800130a:	4a09      	ldr	r2, [pc, #36]	; (8001330 <LoopFillZerobss+0x1c>)
  b  LoopFillZerobss
 800130c:	e002      	b.n	8001314 <LoopFillZerobss>

0800130e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800130e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001310:	f842 3b04 	str.w	r3, [r2], #4

08001314 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001314:	4b07      	ldr	r3, [pc, #28]	; (8001334 <LoopFillZerobss+0x20>)
  cmp  r2, r3
 8001316:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001318:	d3f9      	bcc.n	800130e <FillZerobss>
/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800131a:	f000 f80f 	bl	800133c <SystemInit>
/* Call the application's entry point.*/
  bl  main
 800131e:	f009 f81b 	bl	800a358 <main>
  bx  lr    
 8001322:	4770      	bx	lr
  ldr  r3, =_sidata
 8001324:	0803cc00 	.word	0x0803cc00
  ldr  r0, =_sdata
 8001328:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800132c:	200002b0 	.word	0x200002b0
  ldr  r2, =_sbss
 8001330:	200002bc 	.word	0x200002bc
  ldr  r3, = _ebss
 8001334:	20007334 	.word	0x20007334

08001338 <ADC1_2_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001338:	e7fe      	b.n	8001338 <ADC1_2_IRQHandler>
	...

0800133c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800133c:	4b37      	ldr	r3, [pc, #220]	; (800141c <SystemInit+0xe0>)
{
 800133e:	b082      	sub	sp, #8
  RCC->CR |= (uint32_t)0x00000001;
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	f042 0201 	orr.w	r2, r2, #1
 8001346:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001348:	6859      	ldr	r1, [r3, #4]
 800134a:	4a35      	ldr	r2, [pc, #212]	; (8001420 <SystemInit+0xe4>)
 800134c:	400a      	ands	r2, r1
 800134e:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001356:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800135a:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001362:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001364:	685a      	ldr	r2, [r3, #4]
 8001366:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800136a:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 800136c:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001370:	609a      	str	r2, [r3, #8]
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001372:	2200      	movs	r2, #0
 8001374:	9200      	str	r2, [sp, #0]
 8001376:	9201      	str	r2, [sp, #4]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800137e:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001386:	9201      	str	r2, [sp, #4]
    StartUpCounter++;  
 8001388:	9a00      	ldr	r2, [sp, #0]
 800138a:	3201      	adds	r2, #1
 800138c:	9200      	str	r2, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800138e:	9a01      	ldr	r2, [sp, #4]
 8001390:	b91a      	cbnz	r2, 800139a <SystemInit+0x5e>
 8001392:	9a00      	ldr	r2, [sp, #0]
 8001394:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 8001398:	d1f2      	bne.n	8001380 <SystemInit+0x44>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	f412 3200 	ands.w	r2, r2, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 80013a0:	bf18      	it	ne
 80013a2:	2201      	movne	r2, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80013a4:	9201      	str	r2, [sp, #4]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80013a6:	9a01      	ldr	r2, [sp, #4]
 80013a8:	2a01      	cmp	r2, #1
 80013aa:	d130      	bne.n	800140e <SystemInit+0xd2>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80013ac:	4a1d      	ldr	r2, [pc, #116]	; (8001424 <SystemInit+0xe8>)
 80013ae:	6811      	ldr	r1, [r2, #0]
 80013b0:	f041 0110 	orr.w	r1, r1, #16
 80013b4:	6011      	str	r1, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80013b6:	6811      	ldr	r1, [r2, #0]
 80013b8:	f021 0103 	bic.w	r1, r1, #3
 80013bc:	6011      	str	r1, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80013be:	6811      	ldr	r1, [r2, #0]
 80013c0:	f041 0102 	orr.w	r1, r1, #2
 80013c4:	6011      	str	r1, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80013c6:	685a      	ldr	r2, [r3, #4]
 80013c8:	605a      	str	r2, [r3, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80013ca:	685a      	ldr	r2, [r3, #4]
 80013cc:	605a      	str	r2, [r3, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80013ce:	685a      	ldr	r2, [r3, #4]
 80013d0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80013d4:	605a      	str	r2, [r3, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 80013d6:	685a      	ldr	r2, [r3, #4]
 80013d8:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 80013dc:	605a      	str	r2, [r3, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 80013de:	685a      	ldr	r2, [r3, #4]
 80013e0:	f442 12e8 	orr.w	r2, r2, #1900544	; 0x1d0000
 80013e4:	605a      	str	r2, [r3, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80013e6:	681a      	ldr	r2, [r3, #0]
 80013e8:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80013ec:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	0192      	lsls	r2, r2, #6
 80013f2:	d5fc      	bpl.n	80013ee <SystemInit+0xb2>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80013f4:	685a      	ldr	r2, [r3, #4]
 80013f6:	f022 0203 	bic.w	r2, r2, #3
 80013fa:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 80013fc:	685a      	ldr	r2, [r3, #4]
 80013fe:	f042 0202 	orr.w	r2, r2, #2
 8001402:	605a      	str	r2, [r3, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8001404:	685a      	ldr	r2, [r3, #4]
 8001406:	f002 020c 	and.w	r2, r2, #12
 800140a:	2a08      	cmp	r2, #8
 800140c:	d1fa      	bne.n	8001404 <SystemInit+0xc8>
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800140e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001412:	4b05      	ldr	r3, [pc, #20]	; (8001428 <SystemInit+0xec>)
 8001414:	609a      	str	r2, [r3, #8]
}
 8001416:	b002      	add	sp, #8
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	40021000 	.word	0x40021000
 8001420:	f8ff0000 	.word	0xf8ff0000
 8001424:	40022000 	.word	0x40022000
 8001428:	e000ed00 	.word	0xe000ed00

0800142c <ADCx_Init>:
  * @brief  ADC
  * @param  
  * @retval 
  */
void ADCx_Init(void)
{
 800142c:	b530      	push	{r4, r5, lr}
	ADC_GPIO_APBxClock_FUN ( ADC_GPIO_CLK, ENABLE );
 800142e:	2101      	movs	r1, #1
{
 8001430:	b091      	sub	sp, #68	; 0x44
	ADC_GPIO_APBxClock_FUN ( ADC_GPIO_CLK, ENABLE );
 8001432:	2004      	movs	r0, #4
 8001434:	f007 fc0a 	bl	8008c4c <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8001438:	2400      	movs	r4, #0
	GPIO_InitStructure.GPIO_Pin = 	ADC_PIN1|ADC_PIN2;
 800143a:	2330      	movs	r3, #48	; 0x30
	GPIO_Init(ADC_PORT, &GPIO_InitStructure);				
 800143c:	4838      	ldr	r0, [pc, #224]	; (8001520 <ADCx_Init+0xf4>)
 800143e:	a905      	add	r1, sp, #20
	GPIO_InitStructure.GPIO_Pin = 	ADC_PIN1|ADC_PIN2;
 8001440:	f8ad 3014 	strh.w	r3, [sp, #20]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8001444:	f88d 4017 	strb.w	r4, [sp, #23]
	GPIO_Init(ADC_PORT, &GPIO_InitStructure);				
 8001448:	f007 fa1e 	bl	8008888 <GPIO_Init>
	RCC_AHBPeriphClockCmd(ADC_DMA_CLK, ENABLE);
 800144c:	2101      	movs	r1, #1
 800144e:	4608      	mov	r0, r1
 8001450:	f007 fbf0 	bl	8008c34 <RCC_AHBPeriphClockCmd>
	ADC_APBxClock_FUN ( ADC_CLK, ENABLE );
 8001454:	2101      	movs	r1, #1
 8001456:	f44f 7000 	mov.w	r0, #512	; 0x200
 800145a:	f007 fbf7 	bl	8008c4c <RCC_APB2PeriphClockCmd>
	DMA_DeInit(ADC_DMA_CHANNEL);
 800145e:	4831      	ldr	r0, [pc, #196]	; (8001524 <ADCx_Init+0xf8>)
 8001460:	f007 f86c 	bl	800853c <DMA_DeInit>
	DMA_InitStructure.DMA_PeripheralBaseAddr = ( u32 ) ( & ( ADC_x->DR ) );
 8001464:	4b30      	ldr	r3, [pc, #192]	; (8001528 <ADCx_Init+0xfc>)
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8001466:	2280      	movs	r2, #128	; 0x80
	DMA_InitStructure.DMA_PeripheralBaseAddr = ( u32 ) ( & ( ADC_x->DR ) );
 8001468:	9305      	str	r3, [sp, #20]
	DMA_InitStructure.DMA_MemoryBaseAddr = (u32)ADC_ConvertedValue;
 800146a:	4b30      	ldr	r3, [pc, #192]	; (800152c <ADCx_Init+0x100>)
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;	
 800146c:	f44f 6180 	mov.w	r1, #1024	; 0x400
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 8001470:	e9cd 3406 	strd	r3, r4, [sp, #24]
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8001474:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001478:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;	
 800147c:	2320      	movs	r3, #32
	DMA_InitStructure.DMA_BufferSize = NOFCHANEL;
 800147e:	2502      	movs	r5, #2
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;	
 8001480:	e9cd 130c 	strd	r1, r3, [sp, #48]	; 0x30
	DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 8001484:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	DMA_Init(ADC_DMA_CHANNEL, &DMA_InitStructure);
 8001488:	4826      	ldr	r0, [pc, #152]	; (8001524 <ADCx_Init+0xf8>)
 800148a:	a905      	add	r1, sp, #20
	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 800148c:	e9cd 340e 	strd	r3, r4, [sp, #56]	; 0x38
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8001490:	e9cd 5408 	strd	r5, r4, [sp, #32]
	DMA_Init(ADC_DMA_CHANNEL, &DMA_InitStructure);
 8001494:	f007 f8cc 	bl	8008630 <DMA_Init>
	DMA_Cmd(ADC_DMA_CHANNEL , ENABLE);
 8001498:	2101      	movs	r1, #1
 800149a:	4822      	ldr	r0, [pc, #136]	; (8001524 <ADCx_Init+0xf8>)
 800149c:	f007 f8e6 	bl	800866c <DMA_Cmd>
	ADC_InitStructure.ADC_ScanConvMode = ENABLE ; 
 80014a0:	f240 1301 	movw	r3, #257	; 0x101
 80014a4:	f8ad 3004 	strh.w	r3, [sp, #4]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 80014a8:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
	ADC_Init(ADC_x, &ADC_InitStructure);
 80014ac:	4669      	mov	r1, sp
 80014ae:	4820      	ldr	r0, [pc, #128]	; (8001530 <ADCx_Init+0x104>)
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 80014b0:	e9cd 3402 	strd	r3, r4, [sp, #8]
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 80014b4:	9400      	str	r4, [sp, #0]
	ADC_InitStructure.ADC_NbrOfChannel = NOFCHANEL;	
 80014b6:	f88d 5010 	strb.w	r5, [sp, #16]
	ADC_Init(ADC_x, &ADC_InitStructure);
 80014ba:	f006 fe4f 	bl	800815c <ADC_Init>
	RCC_ADCCLKConfig(RCC_PCLK2_Div8); 
 80014be:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 80014c2:	f007 fb6d 	bl	8008ba0 <RCC_ADCCLKConfig>
	ADC_RegularChannelConfig(ADC_x, ADC_CHANNEL1, 1, ADC_SampleTime_55Cycles5);     // 
 80014c6:	2305      	movs	r3, #5
 80014c8:	2201      	movs	r2, #1
 80014ca:	2104      	movs	r1, #4
 80014cc:	4818      	ldr	r0, [pc, #96]	; (8001530 <ADCx_Init+0x104>)
 80014ce:	f006 fe96 	bl	80081fe <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC_x, ADC_CHANNEL2, 2, ADC_SampleTime_55Cycles5);			// 
 80014d2:	2305      	movs	r3, #5
 80014d4:	462a      	mov	r2, r5
 80014d6:	4619      	mov	r1, r3
 80014d8:	4815      	ldr	r0, [pc, #84]	; (8001530 <ADCx_Init+0x104>)
 80014da:	f006 fe90 	bl	80081fe <ADC_RegularChannelConfig>
	ADC_DMACmd(ADC_x, ENABLE);
 80014de:	2101      	movs	r1, #1
 80014e0:	4813      	ldr	r0, [pc, #76]	; (8001530 <ADCx_Init+0x104>)
 80014e2:	f006 fe68 	bl	80081b6 <ADC_DMACmd>
	ADC_Cmd(ADC_x, ENABLE);
 80014e6:	2101      	movs	r1, #1
 80014e8:	4811      	ldr	r0, [pc, #68]	; (8001530 <ADCx_Init+0x104>)
 80014ea:	f006 fe5b 	bl	80081a4 <ADC_Cmd>
	ADC_ResetCalibration(ADC_x);
 80014ee:	4810      	ldr	r0, [pc, #64]	; (8001530 <ADCx_Init+0x104>)
 80014f0:	f006 fe6a 	bl	80081c8 <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC_x));
 80014f4:	4c0e      	ldr	r4, [pc, #56]	; (8001530 <ADCx_Init+0x104>)
 80014f6:	4620      	mov	r0, r4
 80014f8:	f006 fe6b 	bl	80081d2 <ADC_GetResetCalibrationStatus>
 80014fc:	2800      	cmp	r0, #0
 80014fe:	d1fa      	bne.n	80014f6 <ADCx_Init+0xca>
	ADC_StartCalibration(ADC_x);
 8001500:	480b      	ldr	r0, [pc, #44]	; (8001530 <ADCx_Init+0x104>)
 8001502:	f006 fe6a 	bl	80081da <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC_x));
 8001506:	4c0a      	ldr	r4, [pc, #40]	; (8001530 <ADCx_Init+0x104>)
 8001508:	4620      	mov	r0, r4
 800150a:	f006 fe6b 	bl	80081e4 <ADC_GetCalibrationStatus>
 800150e:	2800      	cmp	r0, #0
 8001510:	d1fa      	bne.n	8001508 <ADCx_Init+0xdc>
	ADC_SoftwareStartConvCmd(ADC_x, ENABLE);
 8001512:	2101      	movs	r1, #1
 8001514:	4806      	ldr	r0, [pc, #24]	; (8001530 <ADCx_Init+0x104>)
 8001516:	f006 fe69 	bl	80081ec <ADC_SoftwareStartConvCmd>
	ADCx_GPIO_Config();
	ADCx_Mode_Config();
}
 800151a:	b011      	add	sp, #68	; 0x44
 800151c:	bd30      	pop	{r4, r5, pc}
 800151e:	bf00      	nop
 8001520:	40010800 	.word	0x40010800
 8001524:	40020008 	.word	0x40020008
 8001528:	4001244c 	.word	0x4001244c
 800152c:	200002d8 	.word	0x200002d8
 8001530:	40012400 	.word	0x40012400

08001534 <ak8963Init>:
{
	if (isInit)
		return;

	I2Cx = i2cPort;
	devAddr = AK8963_ADDRESS_00;
 8001534:	220c      	movs	r2, #12
	I2Cx = i2cPort;
 8001536:	4b02      	ldr	r3, [pc, #8]	; (8001540 <ak8963Init+0xc>)
 8001538:	6018      	str	r0, [r3, #0]
	devAddr = AK8963_ADDRESS_00;
 800153a:	4b02      	ldr	r3, [pc, #8]	; (8001544 <ak8963Init+0x10>)
 800153c:	701a      	strb	r2, [r3, #0]
}
 800153e:	4770      	bx	lr
 8001540:	200002e4 	.word	0x200002e4
 8001544:	200002ee 	.word	0x200002ee

08001548 <ak8963TestConnection>:
/** Verify the I2C connection.
 * Make sure the device is connected and responds as expected.
 * @return True if connection is valid, false otherwise
 */
bool ak8963TestConnection()
{
 8001548:	b510      	push	{r4, lr}
	if (i2cdevReadByte(I2Cx, devAddr, AK8963_RA_WIA, buffer) == 1)
 800154a:	4908      	ldr	r1, [pc, #32]	; (800156c <ak8963TestConnection+0x24>)
 800154c:	4c08      	ldr	r4, [pc, #32]	; (8001570 <ak8963TestConnection+0x28>)
 800154e:	4809      	ldr	r0, [pc, #36]	; (8001574 <ak8963TestConnection+0x2c>)
 8001550:	4623      	mov	r3, r4
 8001552:	2200      	movs	r2, #0
 8001554:	7809      	ldrb	r1, [r1, #0]
 8001556:	6800      	ldr	r0, [r0, #0]
 8001558:	f000 f9c2 	bl	80018e0 <i2cdevReadByte>
 800155c:	b120      	cbz	r0, 8001568 <ak8963TestConnection+0x20>
	{
		return (buffer[0] == 0x48);
 800155e:	7820      	ldrb	r0, [r4, #0]
 8001560:	f1a0 0348 	sub.w	r3, r0, #72	; 0x48
 8001564:	4258      	negs	r0, r3
 8001566:	4158      	adcs	r0, r3
	}
	return false;
}
 8001568:	bd10      	pop	{r4, pc}
 800156a:	bf00      	nop
 800156c:	200002ee 	.word	0x200002ee
 8001570:	200002e8 	.word	0x200002e8
 8001574:	200002e4 	.word	0x200002e4

08001578 <ak8963SetMode>:
{
	i2cdevReadByte(I2Cx, devAddr, AK8963_RA_CNTL, buffer);
	return buffer[0];
}
void ak8963SetMode(u8 mode)
{
 8001578:	4603      	mov	r3, r0
	i2cdevWriteByte(I2Cx, devAddr, AK8963_RA_CNTL, mode);
 800157a:	4903      	ldr	r1, [pc, #12]	; (8001588 <ak8963SetMode+0x10>)
 800157c:	4803      	ldr	r0, [pc, #12]	; (800158c <ak8963SetMode+0x14>)
 800157e:	220a      	movs	r2, #10
 8001580:	7809      	ldrb	r1, [r1, #0]
 8001582:	6800      	ldr	r0, [r0, #0]
 8001584:	f000 b9cf 	b.w	8001926 <i2cdevWriteByte>
 8001588:	200002ee 	.word	0x200002ee
 800158c:	200002e4 	.word	0x200002e4

08001590 <TIM6_IRQHandler>:
	TIM_Cmd(TIM6, DISABLE);
}


void TIM6_IRQHandler(void)
{
 8001590:	b508      	push	{r3, lr}
	if(TIM_GetITStatus(TIM6,TIM_IT_Update)!=RESET)
 8001592:	2101      	movs	r1, #1
 8001594:	4806      	ldr	r0, [pc, #24]	; (80015b0 <TIM6_IRQHandler+0x20>)
 8001596:	f007 fea9 	bl	80092ec <TIM_GetITStatus>
 800159a:	b140      	cbz	r0, 80015ae <TIM6_IRQHandler+0x1e>
	{
		TIM_ClearITPendingBit(TIM6,TIM_IT_Update); // 
 800159c:	2101      	movs	r1, #1
 800159e:	4804      	ldr	r0, [pc, #16]	; (80015b0 <TIM6_IRQHandler+0x20>)
 80015a0:	f007 feaf 	bl	8009302 <TIM_ClearITPendingBit>
		TOGGLE_BUZZER;
 80015a4:	4a03      	ldr	r2, [pc, #12]	; (80015b4 <TIM6_IRQHandler+0x24>)
 80015a6:	68d3      	ldr	r3, [r2, #12]
 80015a8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80015ac:	60d3      	str	r3, [r2, #12]
	}
}
 80015ae:	bd08      	pop	{r3, pc}
 80015b0:	40001000 	.word	0x40001000
 80015b4:	40010800 	.word	0x40010800

080015b8 <CAN_Mode_Init>:
// Fpclk136M,CAN_Mode_Init(CAN_SJW_1tq,CAN_BS2_8tq,CAN_BS1_9tq,4,CAN_Mode_LoopBack);
// :36M/((8+9+1)*4)=500Kbps
// :0,OK;
//		   ,;
uint8_t CAN_Mode_Init(uint8_t tsjw, uint8_t tbs2, uint8_t tbs1, uint16_t brp, uint8_t mode)
{ 
 80015b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80015bc:	4680      	mov	r8, r0
 80015be:	b089      	sub	sp, #36	; 0x24
 80015c0:	460e      	mov	r6, r1
	CAN_FilterInitTypeDef  	CAN_FilterInitStructure;
#if CAN_RX0_INT_ENABLE 
	NVIC_InitTypeDef  		NVIC_InitStructure;
#endif

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);//PORTA	                   											 
 80015c2:	2008      	movs	r0, #8
 80015c4:	2101      	movs	r1, #1
{ 
 80015c6:	4617      	mov	r7, r2
 80015c8:	461d      	mov	r5, r3
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_CAN1, ENABLE);//CAN1	

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;	//
	GPIO_Init(GPIOB, &GPIO_InitStructure);			//IO
 80015ca:	4c20      	ldr	r4, [pc, #128]	; (800164c <CAN_Mode_Init+0x94>)
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);//PORTA	                   											 
 80015cc:	f007 fb3e 	bl	8008c4c <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_CAN1, ENABLE);//CAN1	
 80015d0:	2101      	movs	r1, #1
 80015d2:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80015d6:	f007 fb45 	bl	8008c64 <RCC_APB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 80015da:	4b1d      	ldr	r3, [pc, #116]	; (8001650 <CAN_Mode_Init+0x98>)
	GPIO_Init(GPIOB, &GPIO_InitStructure);			//IO
 80015dc:	4669      	mov	r1, sp
 80015de:	4620      	mov	r0, r4

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 80015e0:	f44f 7980 	mov.w	r9, #256	; 0x100
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 80015e4:	9300      	str	r3, [sp, #0]
	GPIO_Init(GPIOB, &GPIO_InitStructure);			//IO
 80015e6:	f007 f94f 	bl	8008888 <GPIO_Init>
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;	//
 80015ea:	2348      	movs	r3, #72	; 0x48
	GPIO_Init(GPIOB, &GPIO_InitStructure);			//IO
 80015ec:	4620      	mov	r0, r4
	
	GPIO_PinRemapConfig(GPIO_Remap1_CAN1, ENABLE);

	//CAN
	CAN_InitStructure.CAN_TTCM=DISABLE;			//  
 80015ee:	2400      	movs	r4, #0
	GPIO_Init(GPIOB, &GPIO_InitStructure);			//IO
 80015f0:	4669      	mov	r1, sp
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;	//
 80015f2:	f88d 3003 	strb.w	r3, [sp, #3]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 80015f6:	f8ad 9000 	strh.w	r9, [sp]
	GPIO_Init(GPIOB, &GPIO_InitStructure);			//IO
 80015fa:	f007 f945 	bl	8008888 <GPIO_Init>
	GPIO_PinRemapConfig(GPIO_Remap1_CAN1, ENABLE);
 80015fe:	2101      	movs	r1, #1
 8001600:	f44f 10ea 	mov.w	r0, #1916928	; 0x1d4000
 8001604:	f007 f9a0 	bl	8008948 <GPIO_PinRemapConfig>
	CAN_InitStructure.CAN_ABOM=DISABLE;			//	 
	CAN_InitStructure.CAN_AWUM=DISABLE;			//(CAN->MCRSLEEP)
	CAN_InitStructure.CAN_NART=ENABLE;			// 
	CAN_InitStructure.CAN_RFLM=DISABLE;		 	//,  
	CAN_InitStructure.CAN_TXFP=DISABLE;			// 
	CAN_InitStructure.CAN_Mode= mode;	        // mode:0,;1,; 
 8001608:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
	//
	CAN_InitStructure.CAN_SJW=tsjw;				//(Tsjw)tsjw+1  CAN_SJW_1tq	 CAN_SJW_2tq CAN_SJW_3tq CAN_SJW_4tq
	CAN_InitStructure.CAN_BS1=tbs1; 			//Tbs1=tbs1+1CAN_BS1_1tq ~CAN_BS1_16tq
	CAN_InitStructure.CAN_BS2=tbs2;				//Tbs2=tbs2+1CAN_BS2_1tq ~	CAN_BS2_8tq
	CAN_InitStructure.CAN_Prescaler=brp;        //(Fdiv)brp+1	
	CAN_Init(CAN1, &CAN_InitStructure);        	//CAN1 
 800160c:	a901      	add	r1, sp, #4
 800160e:	4811      	ldr	r0, [pc, #68]	; (8001654 <CAN_Mode_Init+0x9c>)
	CAN_InitStructure.CAN_Mode= mode;	        // mode:0,;1,; 
 8001610:	f88d 3006 	strb.w	r3, [sp, #6]
	CAN_InitStructure.CAN_TTCM=DISABLE;			//  
 8001614:	f8ad 400a 	strh.w	r4, [sp, #10]
	CAN_InitStructure.CAN_AWUM=DISABLE;			//(CAN->MCRSLEEP)
 8001618:	f8cd 900c 	str.w	r9, [sp, #12]
	CAN_InitStructure.CAN_SJW=tsjw;				//(Tsjw)tsjw+1  CAN_SJW_1tq	 CAN_SJW_2tq CAN_SJW_3tq CAN_SJW_4tq
 800161c:	f88d 8007 	strb.w	r8, [sp, #7]
	CAN_InitStructure.CAN_BS1=tbs1; 			//Tbs1=tbs1+1CAN_BS1_1tq ~CAN_BS1_16tq
 8001620:	f88d 7008 	strb.w	r7, [sp, #8]
	CAN_InitStructure.CAN_BS2=tbs2;				//Tbs2=tbs2+1CAN_BS2_1tq ~	CAN_BS2_8tq
 8001624:	f88d 6009 	strb.w	r6, [sp, #9]
	CAN_InitStructure.CAN_Prescaler=brp;        //(Fdiv)brp+1	
 8001628:	f8ad 5004 	strh.w	r5, [sp, #4]
	CAN_Init(CAN1, &CAN_InitStructure);        	//CAN1 
 800162c:	f006 fe2c 	bl	8008288 <CAN_Init>

	CAN_FilterInitStructure.CAN_FilterNumber=0;	//0
	CAN_FilterInitStructure.CAN_FilterMode=CAN_FilterMode_IdMask; 	//
	CAN_FilterInitStructure.CAN_FilterScale=CAN_FilterScale_32bit; 	//32 
 8001630:	f240 1301 	movw	r3, #257	; 0x101
	CAN_FilterInitStructure.CAN_FilterMaskIdHigh=0x0000;//32MASK
	CAN_FilterInitStructure.CAN_FilterMaskIdLow=0x0000;
	CAN_FilterInitStructure.CAN_FilterFIFOAssignment=CAN_Filter_FIFO0;//0FIFO0
	CAN_FilterInitStructure.CAN_FilterActivation=ENABLE;//0

	CAN_FilterInit(&CAN_FilterInitStructure);			//
 8001634:	a804      	add	r0, sp, #16
	CAN_FilterInitStructure.CAN_FilterMaskIdHigh=0x0000;//32MASK
 8001636:	e9cd 4404 	strd	r4, r4, [sp, #16]
	CAN_FilterInitStructure.CAN_FilterFIFOAssignment=CAN_Filter_FIFO0;//0FIFO0
 800163a:	9406      	str	r4, [sp, #24]
	CAN_FilterInitStructure.CAN_FilterScale=CAN_FilterScale_32bit; 	//32 
 800163c:	f8ad 301c 	strh.w	r3, [sp, #28]
	CAN_FilterInit(&CAN_FilterInitStructure);			//
 8001640:	f006 fe8c 	bl	800835c <CAN_FilterInit>
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;            // 0
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
#endif
	return 0;
}   
 8001644:	4620      	mov	r0, r4
 8001646:	b009      	add	sp, #36	; 0x24
 8001648:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800164c:	40010c00 	.word	0x40010c00
 8001650:	18030200 	.word	0x18030200
 8001654:	40006400 	.word	0x40006400

08001658 <CanSendMsg>:
// len:(8)				     
// msg:,8.
// :0,;
//			 ,;
uint8_t CanSendMsg(uint8_t* msg, uint8_t len)
{	
 8001658:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t mbox;
	uint16_t i = 0;
	CanTxMsg TxMessage;
	TxMessage.StdId = 0x12;						//  
 800165a:	2312      	movs	r3, #18
	TxMessage.ExtId = 0x12;						//  
	TxMessage.IDE = CAN_Id_Standard; 	// 
 800165c:	2400      	movs	r4, #0
{	
 800165e:	b087      	sub	sp, #28
 8001660:	460a      	mov	r2, r1
	TxMessage.RTR = CAN_RTR_Data;			// 
	TxMessage.DLC = len;							// 
 8001662:	f88d 100e 	strb.w	r1, [sp, #14]
	
	for(i = 0; i < len; i++)
	{
		TxMessage.Data[i] = msg[i];
 8001666:	4601      	mov	r1, r0
 8001668:	f10d 000f 	add.w	r0, sp, #15
	TxMessage.ExtId = 0x12;						//  
 800166c:	e9cd 3301 	strd	r3, r3, [sp, #4]
	TxMessage.IDE = CAN_Id_Standard; 	// 
 8001670:	f8ad 400c 	strh.w	r4, [sp, #12]
		TxMessage.Data[i] = msg[i];
 8001674:	f00a ffab 	bl	800c5ce <memcpy>
	}
	
	mbox = CAN_Transmit(CAN1, &TxMessage);
 8001678:	480c      	ldr	r0, [pc, #48]	; (80016ac <CanSendMsg+0x54>)
 800167a:	a901      	add	r1, sp, #4
 800167c:	f006 fee0 	bl	8008440 <CAN_Transmit>
 8001680:	4606      	mov	r6, r0
	
	i = 0; 
	while((CAN_TransmitStatus(CAN1, mbox) == CAN_TxStatus_Failed)&&(i < 0XFFF))
 8001682:	4f0a      	ldr	r7, [pc, #40]	; (80016ac <CanSendMsg+0x54>)
 8001684:	4631      	mov	r1, r6
 8001686:	4638      	mov	r0, r7
 8001688:	b2a5      	uxth	r5, r4
 800168a:	f006 ff2b 	bl	80084e4 <CAN_TransmitStatus>
 800168e:	b930      	cbnz	r0, 800169e <CanSendMsg+0x46>
 8001690:	3401      	adds	r4, #1
 8001692:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8001696:	d1f5      	bne.n	8001684 <CanSendMsg+0x2c>
		i++;	//
	}
	
	if(i >= 0XFFF)
	{
		return 1;
 8001698:	2001      	movs	r0, #1
	}
	
	return 0;	 
}
 800169a:	b007      	add	sp, #28
 800169c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return 1;
 800169e:	f640 73ff 	movw	r3, #4095	; 0xfff
 80016a2:	1aeb      	subs	r3, r5, r3
 80016a4:	4258      	negs	r0, r3
 80016a6:	4158      	adcs	r0, r3
 80016a8:	e7f7      	b.n	800169a <CanSendMsg+0x42>
 80016aa:	bf00      	nop
 80016ac:	40006400 	.word	0x40006400

080016b0 <Delay_Init>:
// 
// OS,OS
// SYSTICKAHB1/8
// SYSCLK: 
void Delay_Init(uint8_t SYSCLK)
{
 80016b0:	b510      	push	{r4, lr}
 80016b2:	4604      	mov	r4, r0
//OS
#if SYSTEM_SUPPORT_OS
	uint32_t reload;
#endif
	
 	SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK);
 80016b4:	2004      	movs	r0, #4
 80016b6:	f006 fd45 	bl	8008144 <SysTick_CLKSourceConfig>
	// OS, fac_us
	fac_us = SYSCLK;
 80016ba:	4b0a      	ldr	r3, [pc, #40]	; (80016e4 <Delay_Init+0x34>)
	
	// configTICK_RATE_HZ
	// reload24,:16777216, 72M, 0.233017s	
	reload *= 1000000 /configTICK_RATE_HZ;
	
	fac_ms = 1000/configTICK_RATE_HZ;			//OS	   
 80016bc:	2201      	movs	r2, #1
	fac_us = SYSCLK;
 80016be:	601c      	str	r4, [r3, #0]
	reload *= 1000000 /configTICK_RATE_HZ;
 80016c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016c4:	435c      	muls	r4, r3
	fac_ms = 1000/configTICK_RATE_HZ;			//OS	   
 80016c6:	4b08      	ldr	r3, [pc, #32]	; (80016e8 <Delay_Init+0x38>)
 80016c8:	801a      	strh	r2, [r3, #0]
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;//SYSTICK
 80016ca:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80016ce:	691a      	ldr	r2, [r3, #16]
 80016d0:	f042 0202 	orr.w	r2, r2, #2
 80016d4:	611a      	str	r2, [r3, #16]
	SysTick->LOAD = reload; 					//1/delay_ostickspersec	
 80016d6:	615c      	str	r4, [r3, #20]
	SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;	//SYSTICK    
 80016d8:	691a      	ldr	r2, [r3, #16]
 80016da:	f042 0201 	orr.w	r2, r2, #1
 80016de:	611a      	str	r2, [r3, #16]
#else
	fac_ms = (uint16_t)fac_us * 1000;				//OS,mssystick   
#endif
}
 80016e0:	bd10      	pop	{r4, pc}
 80016e2:	bf00      	nop
 80016e4:	200002f4 	.word	0x200002f4
 80016e8:	200002f0 	.word	0x200002f0

080016ec <delay_us>:
#if SYSTEM_SUPPORT_OS 						//OS.
//nus
//nus:us.	
//nus:0~44739242(2^32/fac_us@fac_us=96)	    								   
void delay_us(uint32_t nus)
{		
 80016ec:	b570      	push	{r4, r5, r6, lr}
	uint32_t ticks;
	uint32_t told, tnow, tcnt = 0;
	uint32_t reload = SysTick->LOAD;				//LOAD	    	 
	ticks = nus * fac_us; 						// 
 80016ee:	4b0b      	ldr	r3, [pc, #44]	; (800171c <delay_us+0x30>)
	uint32_t reload = SysTick->LOAD;				//LOAD	    	 
 80016f0:	f04f 24e0 	mov.w	r4, #3758153728	; 0xe000e000
	ticks = nus * fac_us; 						// 
 80016f4:	681b      	ldr	r3, [r3, #0]
	uint32_t reload = SysTick->LOAD;				//LOAD	    	 
 80016f6:	6965      	ldr	r5, [r4, #20]
	ticks = nus * fac_us; 						// 
 80016f8:	4358      	muls	r0, r3
	uint32_t told, tnow, tcnt = 0;
 80016fa:	2300      	movs	r3, #0
	told = SysTick->VAL;        				//
 80016fc:	69a1      	ldr	r1, [r4, #24]
	while(1)
	{
		tnow = SysTick->VAL;	
 80016fe:	69a2      	ldr	r2, [r4, #24]
		if(tnow != told)
 8001700:	4291      	cmp	r1, r2
 8001702:	d0fc      	beq.n	80016fe <delay_us+0x12>
		{	    
			if(tnow<told)tcnt+=told-tnow;	//SYSTICK.
 8001704:	bf95      	itete	ls
 8001706:	1aae      	subls	r6, r5, r2
 8001708:	185b      	addhi	r3, r3, r1
 800170a:	199b      	addls	r3, r3, r6
 800170c:	1a9b      	subhi	r3, r3, r2
			else tcnt+=reload-tnow+told;	    
 800170e:	bf98      	it	ls
 8001710:	185b      	addls	r3, r3, r1
			told=tnow;
			if(tcnt>=ticks)break;			///,.
 8001712:	4283      	cmp	r3, r0
 8001714:	d300      	bcc.n	8001718 <delay_us+0x2c>
		}  
	};											    
}
 8001716:	bd70      	pop	{r4, r5, r6, pc}
 8001718:	4611      	mov	r1, r2
 800171a:	e7f0      	b.n	80016fe <delay_us+0x12>
 800171c:	200002f4 	.word	0x200002f4

08001720 <delay_ms>:

//nms
//nms:ms
//nms:0~65535
void delay_ms(uint16_t nms)
{	
 8001720:	b538      	push	{r3, r4, r5, lr}
 8001722:	4604      	mov	r4, r0
	if(xTaskGetSchedulerState()!=taskSCHEDULER_NOT_STARTED)//	    
 8001724:	f005 ffce 	bl	80076c4 <xTaskGetSchedulerState>
 8001728:	2801      	cmp	r0, #1
 800172a:	d00d      	beq.n	8001748 <delay_ms+0x28>
	{		 
		if(nms >= fac_ms)						//OS 
 800172c:	4d0a      	ldr	r5, [pc, #40]	; (8001758 <delay_ms+0x38>)
 800172e:	8828      	ldrh	r0, [r5, #0]
 8001730:	42a0      	cmp	r0, r4
 8001732:	d803      	bhi.n	800173c <delay_ms+0x1c>
		{ 
   			vTaskDelay(nms / fac_ms);	 		//FreeRTOS
 8001734:	fbb4 f0f0 	udiv	r0, r4, r0
 8001738:	f005 fe50 	bl	80073dc <vTaskDelay>
		}
		nms %= fac_ms;						//OS,    
 800173c:	882b      	ldrh	r3, [r5, #0]
 800173e:	fbb4 f2f3 	udiv	r2, r4, r3
 8001742:	fb03 4412 	mls	r4, r3, r2, r4
 8001746:	b2a4      	uxth	r4, r4
	}
	
	delay_us((uint32_t)(nms * 1000));				//
 8001748:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800174c:	4360      	muls	r0, r4
}
 800174e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	delay_us((uint32_t)(nms * 1000));				//
 8001752:	f7ff bfcb 	b.w	80016ec <delay_us>
 8001756:	bf00      	nop
 8001758:	200002f0 	.word	0x200002f0

0800175c <SaveConfigData>:
	
	FLASH_Status FLASHStatus = FLASH_COMPLETE;	//	
	bool programStatus = true;									//
	
	
	uint8_t config[CONFIG_DATA_SIZE] = {0};
 800175c:	2300      	movs	r3, #0
{
 800175e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001760:	b085      	sub	sp, #20
	uint8_t config[CONFIG_DATA_SIZE] = {0};
 8001762:	9303      	str	r3, [sp, #12]
	// 
	config[0] = configParam.radio.addr[0];
	config[1] = configParam.radio.addr[1];
	config[2] = configParam.radio.addr[2];
	config[3] = configParam.radio.addr[3];
	config[4] = configParam.radio.addr[4];
 8001764:	4b2a      	ldr	r3, [pc, #168]	; (8001810 <SaveConfigData+0xb4>)
	config[6] = configParam.fs_mark;
	config[7] = configParam.fs_mark >> 8;
	config[8] = configParam.fs_mark >> 16;
	config[9] = configParam.fs_mark >> 24;
	
	checkSum = CRC_Table(config, CONFIG_DATA_SIZE - 2);
 8001766:	a801      	add	r0, sp, #4
	config[4] = configParam.radio.addr[4];
 8001768:	7a1a      	ldrb	r2, [r3, #8]
	config[0] = configParam.radio.addr[0];
 800176a:	6859      	ldr	r1, [r3, #4]
	config[4] = configParam.radio.addr[4];
 800176c:	f88d 2008 	strb.w	r2, [sp, #8]
	config[5] = configParam.radio.channel;
 8001770:	789a      	ldrb	r2, [r3, #2]
	config[0] = configParam.radio.addr[0];
 8001772:	9101      	str	r1, [sp, #4]
	config[5] = configParam.radio.channel;
 8001774:	f88d 2009 	strb.w	r2, [sp, #9]
	config[6] = configParam.fs_mark;
 8001778:	68da      	ldr	r2, [r3, #12]
 800177a:	899b      	ldrh	r3, [r3, #12]
	checkSum = CRC_Table(config, CONFIG_DATA_SIZE - 2);
 800177c:	210a      	movs	r1, #10
	config[6] = configParam.fs_mark;
 800177e:	f8ad 300a 	strh.w	r3, [sp, #10]
	config[8] = configParam.fs_mark >> 16;
 8001782:	0c13      	lsrs	r3, r2, #16
	config[9] = configParam.fs_mark >> 24;
 8001784:	0e12      	lsrs	r2, r2, #24
	config[8] = configParam.fs_mark >> 16;
 8001786:	f88d 300c 	strb.w	r3, [sp, #12]
	config[9] = configParam.fs_mark >> 24;
 800178a:	f88d 200d 	strb.w	r2, [sp, #13]
	checkSum = CRC_Table(config, CONFIG_DATA_SIZE - 2);
 800178e:	f008 fd4b 	bl	800a228 <CRC_Table>
	config[10] = checkSum;
 8001792:	f8ad 000e 	strh.w	r0, [sp, #14]
	config[11] = checkSum >> 8;
	

  /*  */
  FLASH_Unlock();
 8001796:	f006 ffeb 	bl	8008770 <FLASH_Unlock>

  /*  */
  FLASH_ClearFlag(FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);	
 800179a:	2034      	movs	r0, #52	; 0x34
 800179c:	f006 fffc 	bl	8008798 <FLASH_ClearFlag>

  /* */
	FLASHStatus = FLASH_ErasePage(WRITE_START_ADDR);
 80017a0:	ac01      	add	r4, sp, #4
 80017a2:	481c      	ldr	r0, [pc, #112]	; (8001814 <SaveConfigData+0xb8>)
 80017a4:	f007 f824 	bl	80087f0 <FLASH_ErasePage>
 80017a8:	4626      	mov	r6, r4
  
  /* FLASH */
  address = WRITE_START_ADDR;
 80017aa:	4f1a      	ldr	r7, [pc, #104]	; (8001814 <SaveConfigData+0xb8>)
 80017ac:	4d1a      	ldr	r5, [pc, #104]	; (8001818 <SaveConfigData+0xbc>)
	i = 0;

  while((i < CONFIG_DATA_SIZE) && (FLASHStatus == FLASH_COMPLETE))
 80017ae:	2804      	cmp	r0, #4
 80017b0:	d111      	bne.n	80017d6 <SaveConfigData+0x7a>
  {
		data = 0;
		data = config[i] | (config[i + 1] << 8) | (config[i + 2] << 16) | (config[i + 3] << 24);
 80017b2:	78b3      	ldrb	r3, [r6, #2]
 80017b4:	7872      	ldrb	r2, [r6, #1]
 80017b6:	041b      	lsls	r3, r3, #16
 80017b8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80017bc:	7832      	ldrb	r2, [r6, #0]
 80017be:	78f1      	ldrb	r1, [r6, #3]
 80017c0:	4313      	orrs	r3, r2
    FLASHStatus = FLASH_ProgramWord(address, data);
 80017c2:	4638      	mov	r0, r7
 80017c4:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
    address += 4;
 80017c8:	3704      	adds	r7, #4
    FLASHStatus = FLASH_ProgramWord(address, data);
 80017ca:	f007 f831 	bl	8008830 <FLASH_ProgramWord>
  while((i < CONFIG_DATA_SIZE) && (FLASHStatus == FLASH_COMPLETE))
 80017ce:	42af      	cmp	r7, r5
 80017d0:	f106 0604 	add.w	r6, r6, #4
 80017d4:	d1eb      	bne.n	80017ae <SaveConfigData+0x52>
		i += 4;
  }

  FLASH_Lock();
 80017d6:	f006 ffd7 	bl	8008788 <FLASH_Lock>
  
  /*  */
  address = WRITE_START_ADDR;
 80017da:	4a0e      	ldr	r2, [pc, #56]	; (8001814 <SaveConfigData+0xb8>)
	i = 0;

  while((i < CONFIG_DATA_SIZE) && (programStatus != false))
  {
		data = config[i] | (config[i + 1] << 8) | (config[i + 2] << 16) | (config[i + 3] << 24);
 80017dc:	78a3      	ldrb	r3, [r4, #2]
 80017de:	7861      	ldrb	r1, [r4, #1]
 80017e0:	041b      	lsls	r3, r3, #16
 80017e2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80017e6:	7821      	ldrb	r1, [r4, #0]
		
    if((*(__IO uint32_t*) address) != data)
 80017e8:	f852 0b04 	ldr.w	r0, [r2], #4
		data = config[i] | (config[i + 1] << 8) | (config[i + 2] << 16) | (config[i + 3] << 24);
 80017ec:	430b      	orrs	r3, r1
 80017ee:	78e1      	ldrb	r1, [r4, #3]
  while((i < CONFIG_DATA_SIZE) && (programStatus != false))
 80017f0:	42aa      	cmp	r2, r5
		data = config[i] | (config[i + 1] << 8) | (config[i + 2] << 16) | (config[i + 3] << 24);
 80017f2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
  while((i < CONFIG_DATA_SIZE) && (programStatus != false))
 80017f6:	d006      	beq.n	8001806 <SaveConfigData+0xaa>
 80017f8:	4298      	cmp	r0, r3
 80017fa:	f104 0404 	add.w	r4, r4, #4
 80017fe:	d0ed      	beq.n	80017dc <SaveConfigData+0x80>
 8001800:	2000      	movs	r0, #0
		i += 4;
  }
	
	return programStatus;
	
}
 8001802:	b005      	add	sp, #20
 8001804:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((*(__IO uint32_t*) address) != data)
 8001806:	1ac3      	subs	r3, r0, r3
 8001808:	4258      	negs	r0, r3
 800180a:	4158      	adcs	r0, r3
 800180c:	e7f9      	b.n	8001802 <SaveConfigData+0xa6>
 800180e:	bf00      	nop
 8001810:	200045a8 	.word	0x200045a8
 8001814:	0803f800 	.word	0x0803f800
 8001818:	0803f80c 	.word	0x0803f80c

0800181c <LoadConfigData>:
{
 800181c:	b530      	push	{r4, r5, lr}
	uint8_t config[CONFIG_DATA_SIZE] = {0};
 800181e:	2500      	movs	r5, #0
{
 8001820:	b085      	sub	sp, #20
	uint8_t config[CONFIG_DATA_SIZE] = {0};
 8001822:	e9cd 5501 	strd	r5, r5, [sp, #4]
		data = *(__IO uint32_t*) address;
 8001826:	4b1a      	ldr	r3, [pc, #104]	; (8001890 <LoadConfigData+0x74>)
	uint8_t config[CONFIG_DATA_SIZE] = {0};
 8001828:	9503      	str	r5, [sp, #12]
		data = *(__IO uint32_t*) address;
 800182a:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
	checkSum = CRC_Table(config, CONFIG_DATA_SIZE - 2);
 800182e:	210a      	movs	r1, #10
		config[i]			= data;
 8001830:	9201      	str	r2, [sp, #4]
		data = *(__IO uint32_t*) address;
 8001832:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
	checkSum = CRC_Table(config, CONFIG_DATA_SIZE - 2);
 8001836:	a801      	add	r0, sp, #4
		config[i]			= data;
 8001838:	9202      	str	r2, [sp, #8]
		data = *(__IO uint32_t*) address;
 800183a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
		config[i + 3] = data >> 24;
 800183e:	4c15      	ldr	r4, [pc, #84]	; (8001894 <LoadConfigData+0x78>)
		config[i]			= data;
 8001840:	9303      	str	r3, [sp, #12]
	checkSum = CRC_Table(config, CONFIG_DATA_SIZE - 2);
 8001842:	f008 fcf1 	bl	800a228 <CRC_Table>
	if((config[10] != (checkSum & 0xFF)) || (config[11] != (checkSum >> 8)))
 8001846:	f89d 200e 	ldrb.w	r2, [sp, #14]
 800184a:	b2c3      	uxtb	r3, r0
 800184c:	429a      	cmp	r2, r3
 800184e:	d105      	bne.n	800185c <LoadConfigData+0x40>
 8001850:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8001854:	f3c0 200f 	ubfx	r0, r0, #8, #16
 8001858:	4283      	cmp	r3, r0
 800185a:	d00a      	beq.n	8001872 <LoadConfigData+0x56>
		printf("Error: Loading config data from flash failed!\nLoading default parameters and saving them to flash!");
 800185c:	480e      	ldr	r0, [pc, #56]	; (8001898 <LoadConfigData+0x7c>)
 800185e:	f00a fcdf 	bl	800c220 <iprintf>
		configParam = configParamDefault;
 8001862:	4b0e      	ldr	r3, [pc, #56]	; (800189c <LoadConfigData+0x80>)
 8001864:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001866:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		SaveConfigData();
 800186a:	f7ff ff77 	bl	800175c <SaveConfigData>
}
 800186e:	b005      	add	sp, #20
 8001870:	bd30      	pop	{r4, r5, pc}
		configParam.radio.addr[4] = config[4];
 8001872:	f89d 3008 	ldrb.w	r3, [sp, #8]
		configParam.radio.addr[0] = config[0];
 8001876:	9a01      	ldr	r2, [sp, #4]
		configParam.radio.addr[4] = config[4];
 8001878:	7223      	strb	r3, [r4, #8]
		configParam.radio.channel = config[5];
 800187a:	f89d 3009 	ldrb.w	r3, [sp, #9]
		configParam.radio.addr[0] = config[0];
 800187e:	6062      	str	r2, [r4, #4]
		configParam.radio.channel = config[5];
 8001880:	70a3      	strb	r3, [r4, #2]
		configParam.fs_mark = config[9] << 24;
 8001882:	f89d 300d 	ldrb.w	r3, [sp, #13]
		configParam.radio.dataRate = RADIO_DATARATE;
 8001886:	70e5      	strb	r5, [r4, #3]
		configParam.fs_mark = config[9] << 24;
 8001888:	061b      	lsls	r3, r3, #24
 800188a:	60e3      	str	r3, [r4, #12]
}
 800188c:	e7ef      	b.n	800186e <LoadConfigData+0x52>
 800188e:	bf00      	nop
 8001890:	0803f000 	.word	0x0803f000
 8001894:	200045a8 	.word	0x200045a8
 8001898:	0800fc78 	.word	0x0800fc78
 800189c:	200000b0 	.word	0x200000b0

080018a0 <i2cdevInit>:

/**
 * IIC
 */
int i2cdevInit(I2C_Dev *dev)
{
 80018a0:	b508      	push	{r3, lr}
	i2cdrvInit(dev);
 80018a2:	f000 f9e7 	bl	8001c74 <i2cdrvInit>

	return true;
}
 80018a6:	2001      	movs	r0, #1
 80018a8:	bd08      	pop	{r3, pc}

080018aa <i2cdevRead>:
}
/**
 * IIC
 */
bool i2cdevRead(I2C_Dev *dev, uint8_t devAddress, uint8_t memAddress, uint16_t len, uint8_t *data)
{
 80018aa:	b530      	push	{r4, r5, lr}
	I2cMessage message;

	if (memAddress == I2CDEV_NO_MEM_ADDR)
 80018ac:	2aff      	cmp	r2, #255	; 0xff
{
 80018ae:	b08b      	sub	sp, #44	; 0x2c
 80018b0:	4604      	mov	r4, r0
 80018b2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
	if (memAddress == I2CDEV_NO_MEM_ADDR)
 80018b4:	d10a      	bne.n	80018cc <i2cdevRead+0x22>
	{
		i2cdrvCreateMessage(&message, devAddress, i2cRead, len, data);
 80018b6:	2201      	movs	r2, #1
 80018b8:	9500      	str	r5, [sp, #0]
 80018ba:	a805      	add	r0, sp, #20
 80018bc:	f000 f9dc 	bl	8001c78 <i2cdrvCreateMessage>
	else
	{
		i2cdrvCreateMessageIntAddr(&message, devAddress, false, memAddress, i2cRead, len, data);
	}

	return i2cdrvMessageTransfer(dev, &message);
 80018c0:	4620      	mov	r0, r4
 80018c2:	a905      	add	r1, sp, #20
 80018c4:	f000 f9f6 	bl	8001cb4 <i2cdrvMessageTransfer>
}
 80018c8:	b00b      	add	sp, #44	; 0x2c
 80018ca:	bd30      	pop	{r4, r5, pc}
		i2cdrvCreateMessageIntAddr(&message, devAddress, false, memAddress, i2cRead, len, data);
 80018cc:	e9cd 3501 	strd	r3, r5, [sp, #4]
 80018d0:	2301      	movs	r3, #1
 80018d2:	a805      	add	r0, sp, #20
 80018d4:	9300      	str	r3, [sp, #0]
 80018d6:	4613      	mov	r3, r2
 80018d8:	2200      	movs	r2, #0
 80018da:	f000 f9db 	bl	8001c94 <i2cdrvCreateMessageIntAddr>
 80018de:	e7ef      	b.n	80018c0 <i2cdevRead+0x16>

080018e0 <i2cdevReadByte>:
{
 80018e0:	b507      	push	{r0, r1, r2, lr}
	return i2cdevRead(dev, devAddress, memAddress, 1, data);
 80018e2:	9300      	str	r3, [sp, #0]
 80018e4:	2301      	movs	r3, #1
 80018e6:	f7ff ffe0 	bl	80018aa <i2cdevRead>
}
 80018ea:	b003      	add	sp, #12
 80018ec:	f85d fb04 	ldr.w	pc, [sp], #4

080018f0 <i2cdevWrite>:
}
/**
 * IIC
 */
bool i2cdevWrite(I2C_Dev *dev, uint8_t devAddress, uint8_t memAddress, uint16_t len, uint8_t *data)
{
 80018f0:	b530      	push	{r4, r5, lr}
 80018f2:	4614      	mov	r4, r2
 80018f4:	b08b      	sub	sp, #44	; 0x2c
	I2cMessage message;

	if (memAddress == I2CDEV_NO_MEM_ADDR)
 80018f6:	2cff      	cmp	r4, #255	; 0xff
{
 80018f8:	4605      	mov	r5, r0
 80018fa:	980e      	ldr	r0, [sp, #56]	; 0x38
	if (memAddress == I2CDEV_NO_MEM_ADDR)
 80018fc:	d10a      	bne.n	8001914 <i2cdevWrite+0x24>
	{
		i2cdrvCreateMessage(&message, devAddress, i2cWrite, len, data);
 80018fe:	9000      	str	r0, [sp, #0]
 8001900:	2200      	movs	r2, #0
 8001902:	a805      	add	r0, sp, #20
 8001904:	f000 f9b8 	bl	8001c78 <i2cdrvCreateMessage>
	else
	{
		i2cdrvCreateMessageIntAddr(&message, devAddress, false, memAddress, i2cWrite, len, data);
	}

	return i2cdrvMessageTransfer(dev, &message);
 8001908:	4628      	mov	r0, r5
 800190a:	a905      	add	r1, sp, #20
 800190c:	f000 f9d2 	bl	8001cb4 <i2cdrvMessageTransfer>
}
 8001910:	b00b      	add	sp, #44	; 0x2c
 8001912:	bd30      	pop	{r4, r5, pc}
		i2cdrvCreateMessageIntAddr(&message, devAddress, false, memAddress, i2cWrite, len, data);
 8001914:	2200      	movs	r2, #0
 8001916:	e9cd 3001 	strd	r3, r0, [sp, #4]
 800191a:	9200      	str	r2, [sp, #0]
 800191c:	4623      	mov	r3, r4
 800191e:	a805      	add	r0, sp, #20
 8001920:	f000 f9b8 	bl	8001c94 <i2cdrvCreateMessageIntAddr>
 8001924:	e7f0      	b.n	8001908 <i2cdevWrite+0x18>

08001926 <i2cdevWriteByte>:
{
 8001926:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001928:	f88d 300f 	strb.w	r3, [sp, #15]
	return i2cdevWrite(dev, devAddress, memAddress, 1, &data);
 800192c:	f10d 030f 	add.w	r3, sp, #15
 8001930:	9300      	str	r3, [sp, #0]
 8001932:	2301      	movs	r3, #1
 8001934:	f7ff ffdc 	bl	80018f0 <i2cdevWrite>
}
 8001938:	b005      	add	sp, #20
 800193a:	f85d fb04 	ldr.w	pc, [sp], #4

0800193e <i2cdevWriteBit>:
{
 800193e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001942:	4698      	mov	r8, r3
    byte = (data != 0) ? (byte | (1 << bitNum)) : (byte & ~(1 << bitNum));
 8001944:	2401      	movs	r4, #1
{
 8001946:	f89d 9028 	ldrb.w	r9, [sp, #40]	; 0x28
    i2cdevReadByte(dev, devAddress, memAddress, &byte);
 800194a:	f10d 0307 	add.w	r3, sp, #7
{
 800194e:	4605      	mov	r5, r0
 8001950:	460e      	mov	r6, r1
 8001952:	4617      	mov	r7, r2
    byte = (data != 0) ? (byte | (1 << bitNum)) : (byte & ~(1 << bitNum));
 8001954:	fa04 f408 	lsl.w	r4, r4, r8
    i2cdevReadByte(dev, devAddress, memAddress, &byte);
 8001958:	f7ff ffc2 	bl	80018e0 <i2cdevReadByte>
    byte = (data != 0) ? (byte | (1 << bitNum)) : (byte & ~(1 << bitNum));
 800195c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001960:	f1b9 0f00 	cmp.w	r9, #0
 8001964:	d00b      	beq.n	800197e <i2cdevWriteBit+0x40>
 8001966:	4323      	orrs	r3, r4
 8001968:	b2db      	uxtb	r3, r3
    return i2cdevWriteByte(dev, devAddress, memAddress, byte);
 800196a:	463a      	mov	r2, r7
 800196c:	4631      	mov	r1, r6
 800196e:	4628      	mov	r0, r5
    byte = (data != 0) ? (byte | (1 << bitNum)) : (byte & ~(1 << bitNum));
 8001970:	f88d 3007 	strb.w	r3, [sp, #7]
    return i2cdevWriteByte(dev, devAddress, memAddress, byte);
 8001974:	f7ff ffd7 	bl	8001926 <i2cdevWriteByte>
}
 8001978:	b003      	add	sp, #12
 800197a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    byte = (data != 0) ? (byte | (1 << bitNum)) : (byte & ~(1 << bitNum));
 800197e:	ea23 0304 	bic.w	r3, r3, r4
 8001982:	e7f2      	b.n	800196a <i2cdevWriteBit+0x2c>

08001984 <i2cdevWriteBits>:
{
 8001984:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001988:	461c      	mov	r4, r3
	if ((status = i2cdevReadByte(dev, devAddress, memAddress, &byte)) == true)
 800198a:	f10d 0307 	add.w	r3, sp, #7
{
 800198e:	4605      	mov	r5, r0
 8001990:	460e      	mov	r6, r1
 8001992:	4617      	mov	r7, r2
 8001994:	f89d 8020 	ldrb.w	r8, [sp, #32]
	if ((status = i2cdevReadByte(dev, devAddress, memAddress, &byte)) == true)
 8001998:	f7ff ffa2 	bl	80018e0 <i2cdevReadByte>
 800199c:	b1c0      	cbz	r0, 80019d0 <i2cdevWriteBits+0x4c>
		uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
 800199e:	eba4 0308 	sub.w	r3, r4, r8
 80019a2:	2401      	movs	r4, #1
		data <<= (bitStart - length + 1); // shift data into correct position
 80019a4:	f89d 2024 	ldrb.w	r2, [sp, #36]	; 0x24
		uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
 80019a8:	fa04 f408 	lsl.w	r4, r4, r8
 80019ac:	3301      	adds	r3, #1
 80019ae:	3c01      	subs	r4, #1
 80019b0:	409c      	lsls	r4, r3
		data <<= (bitStart - length + 1); // shift data into correct position
 80019b2:	409a      	lsls	r2, r3
		byte &= ~(mask); // zero all important bits in existing byte
 80019b4:	f89d 3007 	ldrb.w	r3, [sp, #7]
		data <<= (bitStart - length + 1); // shift data into correct position
 80019b8:	b2d2      	uxtb	r2, r2
		data &= mask; // zero all non-important bits in data
 80019ba:	4022      	ands	r2, r4
		byte &= ~(mask); // zero all important bits in existing byte
 80019bc:	ea23 0304 	bic.w	r3, r3, r4
		byte |= data; // combine data with existing byte
 80019c0:	4313      	orrs	r3, r2
		status = i2cdevWriteByte(dev, devAddress, memAddress, byte);
 80019c2:	4631      	mov	r1, r6
 80019c4:	463a      	mov	r2, r7
 80019c6:	4628      	mov	r0, r5
		byte |= data; // combine data with existing byte
 80019c8:	f88d 3007 	strb.w	r3, [sp, #7]
		status = i2cdevWriteByte(dev, devAddress, memAddress, byte);
 80019cc:	f7ff ffab 	bl	8001926 <i2cdevWriteByte>
}
 80019d0:	b002      	add	sp, #8
 80019d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080019d6 <i2cdrvClearDMA>:
}
/**
 * DMA
 */
static void i2cdrvClearDMA(I2cDrv* i2c)
{
 80019d6:	b510      	push	{r4, lr}
 80019d8:	4604      	mov	r4, r0
	DMA_Cmd(i2c->def->dmaRxStream, DISABLE);
 80019da:	6803      	ldr	r3, [r0, #0]
 80019dc:	2100      	movs	r1, #0
 80019de:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80019e0:	f006 fe44 	bl	800866c <DMA_Cmd>
	DMA_ClearITPendingBit(i2c->def->dmaRxTCFlag);
 80019e4:	6823      	ldr	r3, [r4, #0]
 80019e6:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80019e8:	f006 fe6c 	bl	80086c4 <DMA_ClearITPendingBit>
	I2C_DMACmd(i2c->def->i2cPort, DISABLE);
 80019ec:	6823      	ldr	r3, [r4, #0]
 80019ee:	2100      	movs	r1, #0
 80019f0:	6818      	ldr	r0, [r3, #0]
 80019f2:	f007 f873 	bl	8008adc <I2C_DMACmd>
	I2C_DMALastTransferCmd(i2c->def->i2cPort, DISABLE);
 80019f6:	6823      	ldr	r3, [r4, #0]
 80019f8:	2100      	movs	r1, #0
 80019fa:	6818      	ldr	r0, [r3, #0]
 80019fc:	f007 f87a 	bl	8008af4 <I2C_DMALastTransferCmd>
	DMA_ITConfig(i2c->def->dmaRxStream, DMA_IT_TC | DMA_IT_TE, DISABLE);
 8001a00:	6823      	ldr	r3, [r4, #0]
 8001a02:	2200      	movs	r2, #0
//	DMA_Cmd(i2c->def->dmaTxStream, DISABLE);
//	DMA_ClearITPendingBit(i2c->def->dmaTxTCFlag);
//	I2C_DMACmd(i2c->def->i2cPort, DISABLE);
//	I2C_DMALastTransferCmd(i2c->def->i2cPort, DISABLE);
//	DMA_ITConfig(i2c->def->dmaTxStream, DMA_IT_TC | DMA_IT_TE, DISABLE);
}
 8001a04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	DMA_ITConfig(i2c->def->dmaRxStream, DMA_IT_TC | DMA_IT_TE, DISABLE);
 8001a08:	210a      	movs	r1, #10
 8001a0a:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8001a0c:	f006 be39 	b.w	8008682 <DMA_ITConfig>

08001a10 <i2cNotifyClient.constprop.0>:
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8001a10:	2300      	movs	r3, #0
static void i2cNotifyClient(I2cDrv* i2c)
 8001a12:	b507      	push	{r0, r1, r2, lr}
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8001a14:	9301      	str	r3, [sp, #4]
	xSemaphoreGiveFromISR(i2c->isBusFreeSemaphore, &xHigherPriorityTaskWoken);
 8001a16:	4b0a      	ldr	r3, [pc, #40]	; (8001a40 <i2cNotifyClient.constprop.0+0x30>)
 8001a18:	a901      	add	r1, sp, #4
 8001a1a:	6a18      	ldr	r0, [r3, #32]
 8001a1c:	f005 f896 	bl	8006b4c <xQueueGiveFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001a20:	9b01      	ldr	r3, [sp, #4]
 8001a22:	b14b      	cbz	r3, 8001a38 <i2cNotifyClient.constprop.0+0x28>
 8001a24:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001a28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a2c:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8001a30:	f3bf 8f4f 	dsb	sy
 8001a34:	f3bf 8f6f 	isb	sy
}
 8001a38:	b003      	add	sp, #12
 8001a3a:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a3e:	bf00      	nop
 8001a40:	20000000 	.word	0x20000000

08001a44 <i2cTryNextMessage.constprop.0>:
	i2c->def->i2cPort->CR1 = (I2C_CR1_STOP | I2C_CR1_PE);
 8001a44:	f240 2101 	movw	r1, #513	; 0x201
 8001a48:	4b05      	ldr	r3, [pc, #20]	; (8001a60 <i2cTryNextMessage.constprop.0+0x1c>)
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	6812      	ldr	r2, [r2, #0]
 8001a4e:	8011      	strh	r1, [r2, #0]
	I2C_ITConfig(i2c->def->i2cPort, I2C_IT_EVT | I2C_IT_BUF, DISABLE);
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	2200      	movs	r2, #0
 8001a54:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001a58:	6818      	ldr	r0, [r3, #0]
 8001a5a:	f007 b863 	b.w	8008b24 <I2C_ITConfig>
 8001a5e:	bf00      	nop
 8001a60:	20000000 	.word	0x20000000

08001a64 <i2cdrvRoughLoopDelay.constprop.0>:
	volatile uint32_t delay = 0;
 8001a64:	2300      	movs	r3, #0
	for(delay = 0; delay < I2CDEV_LOOPS_PER_US * us; ++delay) { };
 8001a66:	f242 720f 	movw	r2, #9999	; 0x270f
static inline void i2cdrvRoughLoopDelay(uint32_t us)
 8001a6a:	b082      	sub	sp, #8
	volatile uint32_t delay = 0;
 8001a6c:	9301      	str	r3, [sp, #4]
	for(delay = 0; delay < I2CDEV_LOOPS_PER_US * us; ++delay) { };
 8001a6e:	9301      	str	r3, [sp, #4]
 8001a70:	9b01      	ldr	r3, [sp, #4]
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d901      	bls.n	8001a7a <i2cdrvRoughLoopDelay.constprop.0+0x16>
}
 8001a76:	b002      	add	sp, #8
 8001a78:	4770      	bx	lr
	for(delay = 0; delay < I2CDEV_LOOPS_PER_US * us; ++delay) { };
 8001a7a:	9b01      	ldr	r3, [sp, #4]
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	9301      	str	r3, [sp, #4]
 8001a80:	e7f6      	b.n	8001a70 <i2cdrvRoughLoopDelay.constprop.0+0xc>
	...

08001a84 <i2cdrvInitBus>:
{
 8001a84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a88:	4604      	mov	r4, r0
	RCC_APB2PeriphClockCmd(i2c->def->gpioSDAPerif, ENABLE);
 8001a8a:	6803      	ldr	r3, [r0, #0]
{
 8001a8c:	b089      	sub	sp, #36	; 0x24
	RCC_APB2PeriphClockCmd(i2c->def->gpioSDAPerif, ENABLE);
 8001a8e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8001a90:	2101      	movs	r1, #1
 8001a92:	f007 f8db 	bl	8008c4c <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(i2c->def->gpioSCLPerif, ENABLE);
 8001a96:	6823      	ldr	r3, [r4, #0]
 8001a98:	2101      	movs	r1, #1
 8001a9a:	6958      	ldr	r0, [r3, #20]
 8001a9c:	f007 f8d6 	bl	8008c4c <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(i2c->def->i2cPerif, ENABLE);	
 8001aa0:	6823      	ldr	r3, [r4, #0]
 8001aa2:	2101      	movs	r1, #1
 8001aa4:	6858      	ldr	r0, [r3, #4]
 8001aa6:	f007 f8dd 	bl	8008c64 <RCC_APB1PeriphClockCmd>
	GPIO_StructInit(&GPIO_InitStructure);
 8001aaa:	a802      	add	r0, sp, #8
 8001aac:	f006 ff3b 	bl	8008926 <GPIO_StructInit>
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001ab0:	f241 4303 	movw	r3, #5123	; 0x1403
 8001ab4:	f8ad 300a 	strh.w	r3, [sp, #10]
	GPIO_InitStructure.GPIO_Pin = i2c->def->gpioSCLPin; // SCL
 8001ab8:	6823      	ldr	r3, [r4, #0]
	GPIO_Init(i2c->def->gpioSCLPort, &GPIO_InitStructure);
 8001aba:	a902      	add	r1, sp, #8
	GPIO_InitStructure.GPIO_Pin = i2c->def->gpioSCLPin; // SCL
 8001abc:	69da      	ldr	r2, [r3, #28]
	GPIO_Init(i2c->def->gpioSCLPort, &GPIO_InitStructure);
 8001abe:	6998      	ldr	r0, [r3, #24]
	GPIO_InitStructure.GPIO_Pin = i2c->def->gpioSCLPin; // SCL
 8001ac0:	f8ad 2008 	strh.w	r2, [sp, #8]
	GPIO_Init(i2c->def->gpioSCLPort, &GPIO_InitStructure);
 8001ac4:	f006 fee0 	bl	8008888 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin =  i2c->def->gpioSDAPin; // SDA
 8001ac8:	6823      	ldr	r3, [r4, #0]
	GPIO_Init(i2c->def->gpioSDAPort, &GPIO_InitStructure);
 8001aca:	a902      	add	r1, sp, #8
	GPIO_InitStructure.GPIO_Pin =  i2c->def->gpioSDAPin; // SDA
 8001acc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	GPIO_Init(i2c->def->gpioSDAPort, &GPIO_InitStructure);
 8001ace:	6a98      	ldr	r0, [r3, #40]	; 0x28
	GPIO_InitStructure.GPIO_Pin =  i2c->def->gpioSDAPin; // SDA
 8001ad0:	f8ad 2008 	strh.w	r2, [sp, #8]
	GPIO_Init(i2c->def->gpioSDAPort, &GPIO_InitStructure);
 8001ad4:	f006 fed8 	bl	8008888 <GPIO_Init>
	i2cdrvdevUnlockBus(i2c->def->gpioSCLPort, i2c->def->gpioSDAPort, i2c->def->gpioSCLPin, i2c->def->gpioSDAPin);
 8001ad8:	6823      	ldr	r3, [r4, #0]
 8001ada:	6a9f      	ldr	r7, [r3, #40]	; 0x28
 8001adc:	f8b3 802c 	ldrh.w	r8, [r3, #44]	; 0x2c
	GPIO_SetBits(portSDA, pinSDA);
 8001ae0:	4638      	mov	r0, r7
 8001ae2:	4641      	mov	r1, r8
	i2cdrvdevUnlockBus(i2c->def->gpioSCLPort, i2c->def->gpioSDAPort, i2c->def->gpioSCLPin, i2c->def->gpioSDAPin);
 8001ae4:	699d      	ldr	r5, [r3, #24]
 8001ae6:	8b9e      	ldrh	r6, [r3, #28]
	GPIO_SetBits(portSDA, pinSDA);
 8001ae8:	f006 ff2a 	bl	8008940 <GPIO_SetBits>
	while(GPIO_ReadInputDataBit(portSDA, pinSDA) == Bit_RESET)
 8001aec:	4641      	mov	r1, r8
 8001aee:	4638      	mov	r0, r7
 8001af0:	f006 ff20 	bl	8008934 <GPIO_ReadInputDataBit>
		GPIO_SetBits(portSCL, pinSCL);
 8001af4:	4631      	mov	r1, r6
	while(GPIO_ReadInputDataBit(portSDA, pinSDA) == Bit_RESET)
 8001af6:	2800      	cmp	r0, #0
 8001af8:	f000 809a 	beq.w	8001c30 <i2cdrvInitBus+0x1ac>
	GPIO_SetBits(portSCL, pinSCL);
 8001afc:	4628      	mov	r0, r5
 8001afe:	f006 ff1f 	bl	8008940 <GPIO_SetBits>
	GPIO_ResetBits(portSDA, pinSDA);
 8001b02:	4641      	mov	r1, r8
 8001b04:	4638      	mov	r0, r7
	i2cdrvRoughLoopDelay(I2CDEV_LOOPS_PER_US);
 8001b06:	f7ff ffad 	bl	8001a64 <i2cdrvRoughLoopDelay.constprop.0>
	GPIO_ResetBits(portSDA, pinSDA);
 8001b0a:	f006 ff1b 	bl	8008944 <GPIO_ResetBits>
	GPIO_ResetBits(portSDA, pinSDA);
 8001b0e:	4641      	mov	r1, r8
 8001b10:	4638      	mov	r0, r7
	i2cdrvRoughLoopDelay(I2CDEV_LOOPS_PER_US);
 8001b12:	f7ff ffa7 	bl	8001a64 <i2cdrvRoughLoopDelay.constprop.0>
	GPIO_ResetBits(portSDA, pinSDA);
 8001b16:	f006 ff15 	bl	8008944 <GPIO_ResetBits>
	GPIO_SetBits(portSDA, pinSDA);
 8001b1a:	4641      	mov	r1, r8
 8001b1c:	4638      	mov	r0, r7
	i2cdrvRoughLoopDelay(I2CDEV_LOOPS_PER_US);
 8001b1e:	f7ff ffa1 	bl	8001a64 <i2cdrvRoughLoopDelay.constprop.0>
	GPIO_SetBits(portSDA, pinSDA);
 8001b22:	f006 ff0d 	bl	8008940 <GPIO_SetBits>
	GPIO_SetBits(portSCL, pinSCL);
 8001b26:	4631      	mov	r1, r6
 8001b28:	4628      	mov	r0, r5
 8001b2a:	f006 ff09 	bl	8008940 <GPIO_SetBits>
	GPIO_WAIT_FOR_HIGH(portSCL, pinSCL, I2CDEV_LOOPS_PER_MS);
 8001b2e:	f8df 9138 	ldr.w	r9, [pc, #312]	; 8001c68 <i2cdrvInitBus+0x1e4>
 8001b32:	4631      	mov	r1, r6
 8001b34:	4628      	mov	r0, r5
 8001b36:	f006 fefd 	bl	8008934 <GPIO_ReadInputDataBit>
 8001b3a:	b910      	cbnz	r0, 8001b42 <i2cdrvInitBus+0xbe>
 8001b3c:	f1b9 0901 	subs.w	r9, r9, #1
 8001b40:	d1f7      	bne.n	8001b32 <i2cdrvInitBus+0xae>
 8001b42:	4d49      	ldr	r5, [pc, #292]	; (8001c68 <i2cdrvInitBus+0x1e4>)
	GPIO_WAIT_FOR_HIGH(portSDA, pinSDA, I2CDEV_LOOPS_PER_MS);
 8001b44:	4641      	mov	r1, r8
 8001b46:	4638      	mov	r0, r7
 8001b48:	f006 fef4 	bl	8008934 <GPIO_ReadInputDataBit>
 8001b4c:	b908      	cbnz	r0, 8001b52 <i2cdrvInitBus+0xce>
 8001b4e:	3d01      	subs	r5, #1
 8001b50:	d1f8      	bne.n	8001b44 <i2cdrvInitBus+0xc0>
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 8001b52:	231c      	movs	r3, #28
 8001b54:	f88d 300b 	strb.w	r3, [sp, #11]
	GPIO_InitStructure.GPIO_Pin = i2c->def->gpioSCLPin; // SCL
 8001b58:	6823      	ldr	r3, [r4, #0]
	GPIO_Init(i2c->def->gpioSCLPort, &GPIO_InitStructure);
 8001b5a:	a902      	add	r1, sp, #8
	GPIO_InitStructure.GPIO_Pin = i2c->def->gpioSCLPin; // SCL
 8001b5c:	69da      	ldr	r2, [r3, #28]
	GPIO_Init(i2c->def->gpioSCLPort, &GPIO_InitStructure);
 8001b5e:	6998      	ldr	r0, [r3, #24]
	GPIO_InitStructure.GPIO_Pin = i2c->def->gpioSCLPin; // SCL
 8001b60:	f8ad 2008 	strh.w	r2, [sp, #8]
	GPIO_Init(i2c->def->gpioSCLPort, &GPIO_InitStructure);
 8001b64:	f006 fe90 	bl	8008888 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin =  i2c->def->gpioSDAPin; // SDA
 8001b68:	6823      	ldr	r3, [r4, #0]
	GPIO_Init(i2c->def->gpioSDAPort, &GPIO_InitStructure);
 8001b6a:	a902      	add	r1, sp, #8
	GPIO_InitStructure.GPIO_Pin =  i2c->def->gpioSDAPin; // SDA
 8001b6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	GPIO_Init(i2c->def->gpioSDAPort, &GPIO_InitStructure);
 8001b6e:	6a98      	ldr	r0, [r3, #40]	; 0x28
	GPIO_InitStructure.GPIO_Pin =  i2c->def->gpioSDAPin; // SDA
 8001b70:	f8ad 2008 	strh.w	r2, [sp, #8]
	GPIO_Init(i2c->def->gpioSDAPort, &GPIO_InitStructure);
 8001b74:	f006 fe88 	bl	8008888 <GPIO_Init>
	I2C_DeInit(i2c->def->i2cPort);
 8001b78:	6823      	ldr	r3, [r4, #0]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 7;
 8001b7a:	2707      	movs	r7, #7
	I2C_DeInit(i2c->def->i2cPort);
 8001b7c:	6818      	ldr	r0, [r3, #0]
 8001b7e:	f006 ff29 	bl	80089d4 <I2C_DeInit>
	I2C_InitStructure.I2C_OwnAddress1 = I2C_SLAVE_ADDRESS7;
 8001b82:	4a3a      	ldr	r2, [pc, #232]	; (8001c6c <i2cdrvInitBus+0x1e8>)
 8001b84:	4b3a      	ldr	r3, [pc, #232]	; (8001c70 <i2cdrvInitBus+0x1ec>)
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001b86:	f44f 7680 	mov.w	r6, #256	; 0x100
	I2C_InitStructure.I2C_OwnAddress1 = I2C_SLAVE_ADDRESS7;
 8001b8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8001b8e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001b92:	f8ad 301c 	strh.w	r3, [sp, #28]
	I2C_InitStructure.I2C_ClockSpeed = i2c->def->i2cClockSpeed;
 8001b96:	6823      	ldr	r3, [r4, #0]
	I2C_Init(i2c->def->i2cPort, &I2C_InitStructure);
 8001b98:	a904      	add	r1, sp, #16
	I2C_InitStructure.I2C_ClockSpeed = i2c->def->i2cClockSpeed;
 8001b9a:	691a      	ldr	r2, [r3, #16]
	i2c->rxDMAStruct.DMA_MemoryBaseAddr = 0;
 8001b9c:	2500      	movs	r5, #0
	I2C_InitStructure.I2C_ClockSpeed = i2c->def->i2cClockSpeed;
 8001b9e:	9204      	str	r2, [sp, #16]
	I2C_Init(i2c->def->i2cPort, &I2C_InitStructure);
 8001ba0:	6818      	ldr	r0, [r3, #0]
 8001ba2:	f006 ff31 	bl	8008a08 <I2C_Init>
	I2C_ITConfig(i2c->def->i2cPort, I2C_IT_ERR, ENABLE);
 8001ba6:	6823      	ldr	r3, [r4, #0]
 8001ba8:	2201      	movs	r2, #1
 8001baa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001bae:	6818      	ldr	r0, [r3, #0]
 8001bb0:	f006 ffb8 	bl	8008b24 <I2C_ITConfig>
	NVIC_InitStructure.NVIC_IRQChannel = i2c->def->i2cEVIRQn;
 8001bb4:	6823      	ldr	r3, [r4, #0]
	NVIC_Init(&NVIC_InitStructure);
 8001bb6:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannel = i2c->def->i2cEVIRQn;
 8001bb8:	689b      	ldr	r3, [r3, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 7;
 8001bba:	f88d 7005 	strb.w	r7, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannel = i2c->def->i2cEVIRQn;
 8001bbe:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001bc2:	f8ad 6006 	strh.w	r6, [sp, #6]
	NVIC_Init(&NVIC_InitStructure);
 8001bc6:	f006 fa8b 	bl	80080e0 <NVIC_Init>
	NVIC_InitStructure.NVIC_IRQChannel = i2c->def->i2cERIRQn;
 8001bca:	6823      	ldr	r3, [r4, #0]
	NVIC_Init(&NVIC_InitStructure);
 8001bcc:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannel = i2c->def->i2cERIRQn;
 8001bce:	68db      	ldr	r3, [r3, #12]
 8001bd0:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_Init(&NVIC_InitStructure);
 8001bd4:	f006 fa84 	bl	80080e0 <NVIC_Init>
	RCC_AHBPeriphClockCmd(i2c->def->dmaPerif, ENABLE);
 8001bd8:	6823      	ldr	r3, [r4, #0]
 8001bda:	2101      	movs	r1, #1
 8001bdc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001bde:	f007 f829 	bl	8008c34 <RCC_AHBPeriphClockCmd>
	i2c->rxDMAStruct.DMA_PeripheralBaseAddr = (uint32_t)&i2c->def->i2cPort->DR;
 8001be2:	6822      	ldr	r2, [r4, #0]
	NVIC_Init(&NVIC_InitStructure);
 8001be4:	a803      	add	r0, sp, #12
	i2c->rxDMAStruct.DMA_PeripheralBaseAddr = (uint32_t)&i2c->def->i2cPort->DR;
 8001be6:	6813      	ldr	r3, [r2, #0]
	i2c->rxDMAStruct.DMA_DIR = DMA_DIR_PeripheralSRC;
 8001be8:	e9c4 550b 	strd	r5, r5, [r4, #44]	; 0x2c
	i2c->rxDMAStruct.DMA_PeripheralBaseAddr = (uint32_t)&i2c->def->i2cPort->DR;
 8001bec:	3310      	adds	r3, #16
 8001bee:	62a3      	str	r3, [r4, #40]	; 0x28
	i2c->rxDMAStruct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8001bf0:	2380      	movs	r3, #128	; 0x80
	i2c->rxDMAStruct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8001bf2:	e9c4 350f 	strd	r3, r5, [r4, #60]	; 0x3c
	i2c->rxDMAStruct.DMA_Priority = DMA_Priority_High;
 8001bf6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	i2c->rxDMAStruct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8001bfa:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
	i2c->rxDMAStruct.DMA_Mode = DMA_Mode_Normal;
 8001bfe:	e9c4 5511 	strd	r5, r5, [r4, #68]	; 0x44
	i2c->rxDMAStruct.DMA_Priority = DMA_Priority_High;
 8001c02:	64e3      	str	r3, [r4, #76]	; 0x4c
	NVIC_InitStructure.NVIC_IRQChannel = i2c->def->dmaRxIRQ;
 8001c04:	6c53      	ldr	r3, [r2, #68]	; 0x44
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 7;
 8001c06:	f88d 700d 	strb.w	r7, [sp, #13]
	NVIC_InitStructure.NVIC_IRQChannel = i2c->def->dmaRxIRQ;
 8001c0a:	f88d 300c 	strb.w	r3, [sp, #12]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001c0e:	f8ad 600e 	strh.w	r6, [sp, #14]
	NVIC_Init(&NVIC_InitStructure);
 8001c12:	f006 fa65 	bl	80080e0 <NVIC_Init>
	i2c->isBusFreeSemaphore = xSemaphoreCreateBinary();
 8001c16:	2203      	movs	r2, #3
 8001c18:	4629      	mov	r1, r5
 8001c1a:	2001      	movs	r0, #1
 8001c1c:	f004 fe38 	bl	8006890 <xQueueGenericCreate>
 8001c20:	6220      	str	r0, [r4, #32]
	i2c->isBusFreeMutex = xSemaphoreCreateMutex();
 8001c22:	2001      	movs	r0, #1
 8001c24:	f004 ff16 	bl	8006a54 <xQueueCreateMutex>
 8001c28:	6260      	str	r0, [r4, #36]	; 0x24
}
 8001c2a:	b009      	add	sp, #36	; 0x24
 8001c2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		GPIO_SetBits(portSCL, pinSCL);
 8001c30:	4628      	mov	r0, r5
 8001c32:	f006 fe85 	bl	8008940 <GPIO_SetBits>
		GPIO_WAIT_FOR_HIGH(portSCL, pinSCL, I2CDEV_LOOPS_PER_MS);
 8001c36:	f8df 9030 	ldr.w	r9, [pc, #48]	; 8001c68 <i2cdrvInitBus+0x1e4>
 8001c3a:	4631      	mov	r1, r6
 8001c3c:	4628      	mov	r0, r5
 8001c3e:	f006 fe79 	bl	8008934 <GPIO_ReadInputDataBit>
 8001c42:	b910      	cbnz	r0, 8001c4a <i2cdrvInitBus+0x1c6>
 8001c44:	f1b9 0901 	subs.w	r9, r9, #1
 8001c48:	d1f7      	bne.n	8001c3a <i2cdrvInitBus+0x1b6>
		GPIO_ResetBits(portSCL, pinSCL);
 8001c4a:	4631      	mov	r1, r6
 8001c4c:	4628      	mov	r0, r5
		i2cdrvRoughLoopDelay(I2CDEV_LOOPS_PER_US);
 8001c4e:	f7ff ff09 	bl	8001a64 <i2cdrvRoughLoopDelay.constprop.0>
		GPIO_ResetBits(portSCL, pinSCL);
 8001c52:	f006 fe77 	bl	8008944 <GPIO_ResetBits>
		GPIO_SetBits(portSCL, pinSCL);
 8001c56:	4631      	mov	r1, r6
 8001c58:	4628      	mov	r0, r5
		i2cdrvRoughLoopDelay(I2CDEV_LOOPS_PER_US);
 8001c5a:	f7ff ff03 	bl	8001a64 <i2cdrvRoughLoopDelay.constprop.0>
		GPIO_SetBits(portSCL, pinSCL);
 8001c5e:	f006 fe6f 	bl	8008940 <GPIO_SetBits>
		i2cdrvRoughLoopDelay(I2CDEV_LOOPS_PER_US);
 8001c62:	f7ff feff 	bl	8001a64 <i2cdrvRoughLoopDelay.constprop.0>
 8001c66:	e741      	b.n	8001aec <i2cdrvInitBus+0x68>
 8001c68:	000186a1 	.word	0x000186a1
 8001c6c:	bfff0000 	.word	0xbfff0000
 8001c70:	04000030 	.word	0x04000030

08001c74 <i2cdrvInit>:
	i2cdrvInitBus(i2c);
 8001c74:	f7ff bf06 	b.w	8001a84 <i2cdrvInitBus>

08001c78 <i2cdrvCreateMessage>:
	message->messageLength = length;
 8001c78:	6003      	str	r3, [r0, #0]
	message->buffer = buffer;
 8001c7a:	9b00      	ldr	r3, [sp, #0]
	message->slaveAddress = slaveAddress;
 8001c7c:	7101      	strb	r1, [r0, #4]
	message->direction = direction;
 8001c7e:	7182      	strb	r2, [r0, #6]
	message->internalAddress = I2C_NO_INTERNAL_ADDRESS;
 8001c80:	f64f 71ff 	movw	r1, #65535	; 0xffff
	message->isInternal16bit = false;
 8001c84:	2200      	movs	r2, #0
	message->buffer = buffer;
 8001c86:	6103      	str	r3, [r0, #16]
	message->nbrOfRetries = I2C_MAX_RETRIES;
 8001c88:	2302      	movs	r3, #2
	message->isInternal16bit = false;
 8001c8a:	7302      	strb	r2, [r0, #12]
	message->internalAddress = I2C_NO_INTERNAL_ADDRESS;
 8001c8c:	81c1      	strh	r1, [r0, #14]
	message->status = i2cAck;
 8001c8e:	71c2      	strb	r2, [r0, #7]
	message->nbrOfRetries = I2C_MAX_RETRIES;
 8001c90:	7143      	strb	r3, [r0, #5]
}
 8001c92:	4770      	bx	lr

08001c94 <i2cdrvCreateMessageIntAddr>:
	message->internalAddress = intAddress;
 8001c94:	81c3      	strh	r3, [r0, #14]
	message->messageLength = length;
 8001c96:	9b01      	ldr	r3, [sp, #4]
	message->slaveAddress = slaveAddress;
 8001c98:	7101      	strb	r1, [r0, #4]
	message->messageLength = length;
 8001c9a:	6003      	str	r3, [r0, #0]
	message->status = i2cAck;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	71c3      	strb	r3, [r0, #7]
	message->buffer = buffer;
 8001ca0:	9b02      	ldr	r3, [sp, #8]
	message->direction = direction;
 8001ca2:	f89d 1000 	ldrb.w	r1, [sp]
	message->buffer = buffer;
 8001ca6:	6103      	str	r3, [r0, #16]
	message->nbrOfRetries = I2C_MAX_RETRIES;
 8001ca8:	2302      	movs	r3, #2
	message->direction = direction;
 8001caa:	7181      	strb	r1, [r0, #6]
	message->isInternal16bit = IsInternal16;
 8001cac:	7302      	strb	r2, [r0, #12]
	message->nbrOfRetries = I2C_MAX_RETRIES;
 8001cae:	7143      	strb	r3, [r0, #5]
}
 8001cb0:	4770      	bx	lr
	...

08001cb4 <i2cdrvMessageTransfer>:
{
 8001cb4:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTake(i2c->isBusFreeMutex, portMAX_DELAY); // Protect message data
 8001cb6:	2300      	movs	r3, #0
{
 8001cb8:	460d      	mov	r5, r1
 8001cba:	4604      	mov	r4, r0
	xSemaphoreTake(i2c->isBusFreeMutex, portMAX_DELAY); // Protect message data
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	f04f 32ff 	mov.w	r2, #4294967295
 8001cc2:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001cc4:	f004 ff9c 	bl	8006c00 <xQueueGenericReceive>
	memcpy((char*)&i2c->txMessage, (char*)message, sizeof(I2cMessage));
 8001cc8:	4629      	mov	r1, r5
 8001cca:	1d23      	adds	r3, r4, #4
 8001ccc:	f105 0214 	add.w	r2, r5, #20
 8001cd0:	f851 0b04 	ldr.w	r0, [r1], #4
 8001cd4:	4291      	cmp	r1, r2
 8001cd6:	f843 0b04 	str.w	r0, [r3], #4
 8001cda:	d1f9      	bne.n	8001cd0 <i2cdrvMessageTransfer+0x1c>
	if (i2c->txMessage.direction == i2cRead)
 8001cdc:	7aa5      	ldrb	r5, [r4, #10]
 8001cde:	2d01      	cmp	r5, #1
 8001ce0:	d10e      	bne.n	8001d00 <i2cdrvMessageTransfer+0x4c>
		DMA_Init(i2c->def->dmaRxStream, &i2c->rxDMAStruct);
 8001ce2:	4621      	mov	r1, r4
		i2c->rxDMAStruct.DMA_BufferSize = i2c->txMessage.messageLength;
 8001ce4:	6863      	ldr	r3, [r4, #4]
 8001ce6:	6363      	str	r3, [r4, #52]	; 0x34
		i2c->rxDMAStruct.DMA_MemoryBaseAddr = (uint32_t)i2c->txMessage.buffer;
 8001ce8:	6963      	ldr	r3, [r4, #20]
 8001cea:	62e3      	str	r3, [r4, #44]	; 0x2c
		DMA_Init(i2c->def->dmaRxStream, &i2c->rxDMAStruct);
 8001cec:	f851 3b28 	ldr.w	r3, [r1], #40
 8001cf0:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8001cf2:	f006 fc9d 	bl	8008630 <DMA_Init>
		DMA_Cmd(i2c->def->dmaRxStream, ENABLE);
 8001cf6:	6823      	ldr	r3, [r4, #0]
 8001cf8:	4629      	mov	r1, r5
 8001cfa:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8001cfc:	f006 fcb6 	bl	800866c <DMA_Cmd>
	I2C_ITConfig(i2c->def->i2cPort, I2C_IT_BUF, DISABLE);
 8001d00:	6823      	ldr	r3, [r4, #0]
 8001d02:	2200      	movs	r2, #0
 8001d04:	6818      	ldr	r0, [r3, #0]
 8001d06:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d0a:	f006 ff0b 	bl	8008b24 <I2C_ITConfig>
	I2C_ITConfig(i2c->def->i2cPort, I2C_IT_EVT, ENABLE);
 8001d0e:	6823      	ldr	r3, [r4, #0]
 8001d10:	2201      	movs	r2, #1
 8001d12:	6818      	ldr	r0, [r3, #0]
 8001d14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d18:	f006 ff04 	bl	8008b24 <I2C_ITConfig>
	i2c->def->i2cPort->CR1 = (I2C_CR1_START | I2C_CR1_PE);
 8001d1c:	f240 1201 	movw	r2, #257	; 0x101
 8001d20:	6823      	ldr	r3, [r4, #0]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	801a      	strh	r2, [r3, #0]
	if (xSemaphoreTake(i2c->isBusFreeSemaphore, I2C_MESSAGE_TIMEOUT) == pdTRUE)
 8001d26:	2300      	movs	r3, #0
 8001d28:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	6a20      	ldr	r0, [r4, #32]
 8001d30:	f004 ff66 	bl	8006c00 <xQueueGenericReceive>
 8001d34:	2801      	cmp	r0, #1
 8001d36:	d10b      	bne.n	8001d50 <i2cdrvMessageTransfer+0x9c>
		if (i2c->txMessage.status == i2cAck)
 8001d38:	7ae5      	ldrb	r5, [r4, #11]
 8001d3a:	fab5 f585 	clz	r5, r5
 8001d3e:	096d      	lsrs	r5, r5, #5
	xSemaphoreGive(i2c->isBusFreeMutex);
 8001d40:	2300      	movs	r3, #0
 8001d42:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001d44:	461a      	mov	r2, r3
 8001d46:	4619      	mov	r1, r3
 8001d48:	f004 fdca 	bl	80068e0 <xQueueGenericSend>
}
 8001d4c:	4628      	mov	r0, r5
 8001d4e:	bd38      	pop	{r3, r4, r5, pc}
		i2cdrvClearDMA(i2c);
 8001d50:	4620      	mov	r0, r4
 8001d52:	f7ff fe40 	bl	80019d6 <i2cdrvClearDMA>
	i2cdrvInitBus(i2c);
 8001d56:	4620      	mov	r0, r4
 8001d58:	f7ff fe94 	bl	8001a84 <i2cdrvInitBus>
		printf("Restart I2C... \n");
 8001d5c:	4802      	ldr	r0, [pc, #8]	; (8001d68 <i2cdrvMessageTransfer+0xb4>)
 8001d5e:	f00a fac5 	bl	800c2ec <puts>
	bool status = false;
 8001d62:	2500      	movs	r5, #0
 8001d64:	e7ec      	b.n	8001d40 <i2cdrvMessageTransfer+0x8c>
 8001d66:	bf00      	nop
 8001d68:	0800fcdb 	.word	0x0800fcdb

08001d6c <I2C2_ER_IRQHandler>:
//	}
}


void I2C2_ER_IRQHandler(void)
{
 8001d6c:	b510      	push	{r4, lr}
	if (I2C_GetFlagStatus(i2c->def->i2cPort, I2C_FLAG_AF))
 8001d6e:	4c20      	ldr	r4, [pc, #128]	; (8001df0 <I2C2_ER_IRQHandler+0x84>)
 8001d70:	4920      	ldr	r1, [pc, #128]	; (8001df4 <I2C2_ER_IRQHandler+0x88>)
 8001d72:	6823      	ldr	r3, [r4, #0]
 8001d74:	6818      	ldr	r0, [r3, #0]
 8001d76:	f006 feec 	bl	8008b52 <I2C_GetFlagStatus>
 8001d7a:	b170      	cbz	r0, 8001d9a <I2C2_ER_IRQHandler+0x2e>
		if(i2c->txMessage.nbrOfRetries-- > 0)
 8001d7c:	7a63      	ldrb	r3, [r4, #9]
 8001d7e:	1e5a      	subs	r2, r3, #1
 8001d80:	7262      	strb	r2, [r4, #9]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d02c      	beq.n	8001de0 <I2C2_ER_IRQHandler+0x74>
			i2c->def->i2cPort->CR1 = (I2C_CR1_START | I2C_CR1_PE);
 8001d86:	f240 1201 	movw	r2, #257	; 0x101
 8001d8a:	6823      	ldr	r3, [r4, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	801a      	strh	r2, [r3, #0]
		I2C_ClearFlag(i2c->def->i2cPort, I2C_FLAG_AF);
 8001d90:	6823      	ldr	r3, [r4, #0]
 8001d92:	4918      	ldr	r1, [pc, #96]	; (8001df4 <I2C2_ER_IRQHandler+0x88>)
 8001d94:	6818      	ldr	r0, [r3, #0]
 8001d96:	f006 fef6 	bl	8008b86 <I2C_ClearFlag>
	if (I2C_GetFlagStatus(i2c->def->i2cPort, I2C_FLAG_BERR))
 8001d9a:	6823      	ldr	r3, [r4, #0]
 8001d9c:	4916      	ldr	r1, [pc, #88]	; (8001df8 <I2C2_ER_IRQHandler+0x8c>)
 8001d9e:	6818      	ldr	r0, [r3, #0]
 8001da0:	f006 fed7 	bl	8008b52 <I2C_GetFlagStatus>
 8001da4:	b120      	cbz	r0, 8001db0 <I2C2_ER_IRQHandler+0x44>
		I2C_ClearFlag(i2c->def->i2cPort, I2C_FLAG_BERR);
 8001da6:	6823      	ldr	r3, [r4, #0]
 8001da8:	4913      	ldr	r1, [pc, #76]	; (8001df8 <I2C2_ER_IRQHandler+0x8c>)
 8001daa:	6818      	ldr	r0, [r3, #0]
 8001dac:	f006 feeb 	bl	8008b86 <I2C_ClearFlag>
	if (I2C_GetFlagStatus(i2c->def->i2cPort, I2C_FLAG_OVR))
 8001db0:	6823      	ldr	r3, [r4, #0]
 8001db2:	4912      	ldr	r1, [pc, #72]	; (8001dfc <I2C2_ER_IRQHandler+0x90>)
 8001db4:	6818      	ldr	r0, [r3, #0]
 8001db6:	f006 fecc 	bl	8008b52 <I2C_GetFlagStatus>
 8001dba:	b120      	cbz	r0, 8001dc6 <I2C2_ER_IRQHandler+0x5a>
		I2C_ClearFlag(i2c->def->i2cPort, I2C_FLAG_OVR);
 8001dbc:	6823      	ldr	r3, [r4, #0]
 8001dbe:	490f      	ldr	r1, [pc, #60]	; (8001dfc <I2C2_ER_IRQHandler+0x90>)
 8001dc0:	6818      	ldr	r0, [r3, #0]
 8001dc2:	f006 fee0 	bl	8008b86 <I2C_ClearFlag>
	if (I2C_GetFlagStatus(i2c->def->i2cPort, I2C_FLAG_ARLO))
 8001dc6:	6823      	ldr	r3, [r4, #0]
 8001dc8:	490d      	ldr	r1, [pc, #52]	; (8001e00 <I2C2_ER_IRQHandler+0x94>)
 8001dca:	6818      	ldr	r0, [r3, #0]
 8001dcc:	f006 fec1 	bl	8008b52 <I2C_GetFlagStatus>
 8001dd0:	b168      	cbz	r0, 8001dee <I2C2_ER_IRQHandler+0x82>
		I2C_ClearFlag(i2c->def->i2cPort,I2C_FLAG_ARLO);
 8001dd2:	6823      	ldr	r3, [r4, #0]
 8001dd4:	490a      	ldr	r1, [pc, #40]	; (8001e00 <I2C2_ER_IRQHandler+0x94>)
 8001dd6:	6818      	ldr	r0, [r3, #0]
	i2cdrvErrorIsrHandler(&sensorsBus);
}
 8001dd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		I2C_ClearFlag(i2c->def->i2cPort,I2C_FLAG_ARLO);
 8001ddc:	f006 bed3 	b.w	8008b86 <I2C_ClearFlag>
			i2c->txMessage.status = i2cNack;
 8001de0:	2301      	movs	r3, #1
 8001de2:	72e3      	strb	r3, [r4, #11]
			i2cNotifyClient(i2c);
 8001de4:	f7ff fe14 	bl	8001a10 <i2cNotifyClient.constprop.0>
			i2cTryNextMessage(i2c);
 8001de8:	f7ff fe2c 	bl	8001a44 <i2cTryNextMessage.constprop.0>
 8001dec:	e7d0      	b.n	8001d90 <I2C2_ER_IRQHandler+0x24>
}
 8001dee:	bd10      	pop	{r4, pc}
 8001df0:	20000000 	.word	0x20000000
 8001df4:	10000400 	.word	0x10000400
 8001df8:	10000100 	.word	0x10000100
 8001dfc:	10000800 	.word	0x10000800
 8001e00:	10000200 	.word	0x10000200

08001e04 <I2C2_EV_IRQHandler>:

void I2C2_EV_IRQHandler(void)
{
 8001e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	SR1 = i2c->def->i2cPort->SR1;
 8001e06:	4c5c      	ldr	r4, [pc, #368]	; (8001f78 <I2C2_EV_IRQHandler+0x174>)
 8001e08:	6825      	ldr	r5, [r4, #0]
 8001e0a:	6828      	ldr	r0, [r5, #0]
 8001e0c:	8a81      	ldrh	r1, [r0, #20]
 8001e0e:	b28b      	uxth	r3, r1
	if (SR1 & I2C_SR1_SB)
 8001e10:	f011 0101 	ands.w	r1, r1, #1
 8001e14:	d01e      	beq.n	8001e54 <I2C2_EV_IRQHandler+0x50>
		i2c->messageIndex = 0;
 8001e16:	2300      	movs	r3, #0
 8001e18:	61a3      	str	r3, [r4, #24]
		if(i2c->txMessage.direction == i2cWrite ||
 8001e1a:	7aa3      	ldrb	r3, [r4, #10]
 8001e1c:	b123      	cbz	r3, 8001e28 <I2C2_EV_IRQHandler+0x24>
 8001e1e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e22:	8a62      	ldrh	r2, [r4, #18]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d009      	beq.n	8001e3c <I2C2_EV_IRQHandler+0x38>
			I2C_Send7bitAddress(i2c->def->i2cPort, i2c->txMessage.slaveAddress << 1, I2C_Direction_Transmitter);
 8001e28:	2200      	movs	r2, #0
 8001e2a:	7a21      	ldrb	r1, [r4, #8]
 8001e2c:	6828      	ldr	r0, [r5, #0]
 8001e2e:	0049      	lsls	r1, r1, #1
 8001e30:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	i2cdrvEventIsrHandler(&sensorsBus);
}
 8001e34:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			I2C_Send7bitAddress(i2c->def->i2cPort, i2c->txMessage.slaveAddress << 1, I2C_Direction_Receiver);
 8001e38:	f006 be82 	b.w	8008b40 <I2C_Send7bitAddress>
			I2C_AcknowledgeConfig(i2c->def->i2cPort, ENABLE);
 8001e3c:	2101      	movs	r1, #1
 8001e3e:	6828      	ldr	r0, [r5, #0]
 8001e40:	f006 fe64 	bl	8008b0c <I2C_AcknowledgeConfig>
			I2C_Send7bitAddress(i2c->def->i2cPort, i2c->txMessage.slaveAddress << 1, I2C_Direction_Receiver);
 8001e44:	7a21      	ldrb	r1, [r4, #8]
 8001e46:	6823      	ldr	r3, [r4, #0]
 8001e48:	0049      	lsls	r1, r1, #1
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	6818      	ldr	r0, [r3, #0]
 8001e4e:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
 8001e52:	e7ef      	b.n	8001e34 <I2C2_EV_IRQHandler+0x30>
	else if (SR1 & I2C_SR1_ADDR)
 8001e54:	079e      	lsls	r6, r3, #30
 8001e56:	d541      	bpl.n	8001edc <I2C2_EV_IRQHandler+0xd8>
		if(i2c->txMessage.direction == i2cWrite || i2c->txMessage.internalAddress != I2C_NO_INTERNAL_ADDRESS)
 8001e58:	7aa2      	ldrb	r2, [r4, #10]
		i2c->txMessage.internalAddress != I2C_NO_INTERNAL_ADDRESS)
 8001e5a:	8a63      	ldrh	r3, [r4, #18]
		if(i2c->txMessage.direction == i2cWrite || i2c->txMessage.internalAddress != I2C_NO_INTERNAL_ADDRESS)
 8001e5c:	b11a      	cbz	r2, 8001e66 <I2C2_EV_IRQHandler+0x62>
 8001e5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d019      	beq.n	8001e9a <I2C2_EV_IRQHandler+0x96>
			SR2 = i2c->def->i2cPort->SR2;                               // clear ADDR
 8001e66:	8b02      	ldrh	r2, [r0, #24]
			if (i2c->txMessage.internalAddress != I2C_NO_INTERNAL_ADDRESS)
 8001e68:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d00c      	beq.n	8001e8a <I2C2_EV_IRQHandler+0x86>
				if (i2c->txMessage.isInternal16bit)
 8001e70:	7c22      	ldrb	r2, [r4, #16]
 8001e72:	b182      	cbz	r2, 8001e96 <I2C2_EV_IRQHandler+0x92>
					I2C_SendData(i2c->def->i2cPort, (i2c->txMessage.internalAddress & 0xFF00) >> 8);
 8001e74:	0a19      	lsrs	r1, r3, #8
 8001e76:	f006 fe5e 	bl	8008b36 <I2C_SendData>
					I2C_SendData(i2c->def->i2cPort, (i2c->txMessage.internalAddress & 0x00FF));
 8001e7a:	6823      	ldr	r3, [r4, #0]
 8001e7c:	7ca1      	ldrb	r1, [r4, #18]
 8001e7e:	6818      	ldr	r0, [r3, #0]
					I2C_SendData(i2c->def->i2cPort, (i2c->txMessage.internalAddress & 0x00FF));
 8001e80:	f006 fe59 	bl	8008b36 <I2C_SendData>
				i2c->txMessage.internalAddress = I2C_NO_INTERNAL_ADDRESS;
 8001e84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e88:	8263      	strh	r3, [r4, #18]
			I2C_ITConfig(i2c->def->i2cPort, I2C_IT_BUF, ENABLE);        // allow us to have an EV7
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	6823      	ldr	r3, [r4, #0]
				I2C_ITConfig(i2c->def->i2cPort, I2C_IT_BUF, DISABLE);
 8001e8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e92:	6818      	ldr	r0, [r3, #0]
 8001e94:	e05d      	b.n	8001f52 <I2C2_EV_IRQHandler+0x14e>
					I2C_SendData(i2c->def->i2cPort, (i2c->txMessage.internalAddress & 0x00FF));
 8001e96:	b2d9      	uxtb	r1, r3
 8001e98:	e7f2      	b.n	8001e80 <I2C2_EV_IRQHandler+0x7c>
			if(i2c->txMessage.messageLength == 1)
 8001e9a:	6863      	ldr	r3, [r4, #4]
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d119      	bne.n	8001ed4 <I2C2_EV_IRQHandler+0xd0>
				I2C_AcknowledgeConfig(i2c->def->i2cPort, DISABLE);
 8001ea0:	f006 fe34 	bl	8008b0c <I2C_AcknowledgeConfig>
			I2C_ITConfig(i2c->def->i2cPort, I2C_IT_EVT | I2C_IT_BUF, DISABLE);
 8001ea4:	6823      	ldr	r3, [r4, #0]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	6818      	ldr	r0, [r3, #0]
 8001eaa:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001eae:	f006 fe39 	bl	8008b24 <I2C_ITConfig>
			DMA_ITConfig(i2c->def->dmaRxStream, DMA_IT_TC | DMA_IT_TE, ENABLE);
 8001eb2:	6823      	ldr	r3, [r4, #0]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8001eb8:	210a      	movs	r1, #10
 8001eba:	f006 fbe2 	bl	8008682 <DMA_ITConfig>
			I2C_DMACmd(i2c->def->i2cPort, ENABLE); // Enable before ADDR clear
 8001ebe:	6823      	ldr	r3, [r4, #0]
 8001ec0:	2101      	movs	r1, #1
 8001ec2:	6818      	ldr	r0, [r3, #0]
 8001ec4:	f006 fe0a 	bl	8008adc <I2C_DMACmd>
static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
static __INLINE void __SEV()                      { __ASM volatile ("sev"); }
static __INLINE void __ISB()                      { __ASM volatile ("isb"); }
static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
 8001ec8:	f3bf 8f5f 	dmb	sy
			SR2 = i2c->def->i2cPort->SR2;    // clear ADDR
 8001ecc:	6823      	ldr	r3, [r4, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	8b1b      	ldrh	r3, [r3, #24]
}
 8001ed2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				I2C_DMALastTransferCmd(i2c->def->i2cPort, ENABLE); // No repetitive start
 8001ed4:	2101      	movs	r1, #1
 8001ed6:	f006 fe0d 	bl	8008af4 <I2C_DMALastTransferCmd>
 8001eda:	e7e3      	b.n	8001ea4 <I2C2_EV_IRQHandler+0xa0>
	else if (SR1 & I2C_SR1_BTF)
 8001edc:	f013 0604 	ands.w	r6, r3, #4
 8001ee0:	d01e      	beq.n	8001f20 <I2C2_EV_IRQHandler+0x11c>
		SR2 = i2c->def->i2cPort->SR2;
 8001ee2:	8b03      	ldrh	r3, [r0, #24]
		if (SR2 & I2C_SR2_TRA) // In write mode?
 8001ee4:	075d      	lsls	r5, r3, #29
 8001ee6:	d50b      	bpl.n	8001f00 <I2C2_EV_IRQHandler+0xfc>
			if (i2c->txMessage.direction == i2cRead) // internal address read
 8001ee8:	7aa3      	ldrb	r3, [r4, #10]
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d113      	bne.n	8001f16 <I2C2_EV_IRQHandler+0x112>
				i2c->def->i2cPort->CR1 = (I2C_CR1_START | I2C_CR1_PE); // Generate start
 8001eee:	f240 1301 	movw	r3, #257	; 0x101
 8001ef2:	8003      	strh	r3, [r0, #0]
		while (i2c->def->i2cPort->CR1 & 0x0100) { ; }
 8001ef4:	6823      	ldr	r3, [r4, #0]
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	8813      	ldrh	r3, [r2, #0]
 8001efa:	05d9      	lsls	r1, r3, #23
 8001efc:	d4fc      	bmi.n	8001ef8 <I2C2_EV_IRQHandler+0xf4>
 8001efe:	e7e8      	b.n	8001ed2 <I2C2_EV_IRQHandler+0xce>
			i2c->txMessage.buffer[i2c->messageIndex++] = I2C_ReceiveData(i2c->def->i2cPort);
 8001f00:	e9d4 6505 	ldrd	r6, r5, [r4, #20]
 8001f04:	1c6b      	adds	r3, r5, #1
 8001f06:	61a3      	str	r3, [r4, #24]
 8001f08:	f006 fe17 	bl	8008b3a <I2C_ReceiveData>
 8001f0c:	5570      	strb	r0, [r6, r5]
			if(i2c->messageIndex == i2c->txMessage.messageLength)
 8001f0e:	69a2      	ldr	r2, [r4, #24]
 8001f10:	6863      	ldr	r3, [r4, #4]
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d1ee      	bne.n	8001ef4 <I2C2_EV_IRQHandler+0xf0>
				i2cNotifyClient(i2c);
 8001f16:	f7ff fd7b 	bl	8001a10 <i2cNotifyClient.constprop.0>
				i2cTryNextMessage(i2c);
 8001f1a:	f7ff fd93 	bl	8001a44 <i2cTryNextMessage.constprop.0>
 8001f1e:	e7e9      	b.n	8001ef4 <I2C2_EV_IRQHandler+0xf0>
	else if (SR1 & I2C_SR1_RXNE) // Should not happen when we use DMA for reception.
 8001f20:	f013 0540 	ands.w	r5, r3, #64	; 0x40
 8001f24:	d00d      	beq.n	8001f42 <I2C2_EV_IRQHandler+0x13e>
		i2c->txMessage.buffer[i2c->messageIndex++] = I2C_ReceiveData(i2c->def->i2cPort);
 8001f26:	e9d4 7505 	ldrd	r7, r5, [r4, #20]
 8001f2a:	1c6b      	adds	r3, r5, #1
 8001f2c:	61a3      	str	r3, [r4, #24]
 8001f2e:	f006 fe04 	bl	8008b3a <I2C_ReceiveData>
 8001f32:	5578      	strb	r0, [r7, r5]
		if(i2c->messageIndex == i2c->txMessage.messageLength)
 8001f34:	69a2      	ldr	r2, [r4, #24]
 8001f36:	6863      	ldr	r3, [r4, #4]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d1ca      	bne.n	8001ed2 <I2C2_EV_IRQHandler+0xce>
			I2C_ITConfig(i2c->def->i2cPort, I2C_IT_BUF, DISABLE);   // disable RXE to get BTF
 8001f3c:	4632      	mov	r2, r6
 8001f3e:	6823      	ldr	r3, [r4, #0]
 8001f40:	e7a5      	b.n	8001e8e <I2C2_EV_IRQHandler+0x8a>
	else if (SR1 & I2C_SR1_TXE)
 8001f42:	061b      	lsls	r3, r3, #24
 8001f44:	d5c5      	bpl.n	8001ed2 <I2C2_EV_IRQHandler+0xce>
		if (i2c->txMessage.direction == i2cRead)
 8001f46:	7aa3      	ldrb	r3, [r4, #10]
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d106      	bne.n	8001f5a <I2C2_EV_IRQHandler+0x156>
			I2C_ITConfig(i2c->def->i2cPort, I2C_IT_BUF, DISABLE);
 8001f4c:	462a      	mov	r2, r5
 8001f4e:	f44f 6180 	mov.w	r1, #1024	; 0x400
}
 8001f52:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				I2C_ITConfig(i2c->def->i2cPort, I2C_IT_BUF, DISABLE);
 8001f56:	f006 bde5 	b.w	8008b24 <I2C_ITConfig>
			I2C_SendData(i2c->def->i2cPort, i2c->txMessage.buffer[i2c->messageIndex++]);
 8001f5a:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
 8001f5e:	1c59      	adds	r1, r3, #1
 8001f60:	61a1      	str	r1, [r4, #24]
 8001f62:	5cd1      	ldrb	r1, [r2, r3]
 8001f64:	f006 fde7 	bl	8008b36 <I2C_SendData>
			if(i2c->messageIndex == i2c->txMessage.messageLength)
 8001f68:	69a2      	ldr	r2, [r4, #24]
 8001f6a:	6863      	ldr	r3, [r4, #4]
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	d1b0      	bne.n	8001ed2 <I2C2_EV_IRQHandler+0xce>
				I2C_ITConfig(i2c->def->i2cPort, I2C_IT_BUF, DISABLE);
 8001f70:	462a      	mov	r2, r5
 8001f72:	6823      	ldr	r3, [r4, #0]
 8001f74:	e78b      	b.n	8001e8e <I2C2_EV_IRQHandler+0x8a>
 8001f76:	bf00      	nop
 8001f78:	20000000 	.word	0x20000000

08001f7c <DMA1_Channel5_IRQHandler>:

void DMA1_Channel5_IRQHandler(void)
{
 8001f7c:	b510      	push	{r4, lr}
	if (DMA_GetFlagStatus(i2c->def->dmaRxTCFlag)) // Tranasfer complete
 8001f7e:	4c0f      	ldr	r4, [pc, #60]	; (8001fbc <DMA1_Channel5_IRQHandler+0x40>)
 8001f80:	6823      	ldr	r3, [r4, #0]
 8001f82:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8001f84:	f006 fb86 	bl	8008694 <DMA_GetFlagStatus>
 8001f88:	b130      	cbz	r0, 8001f98 <DMA1_Channel5_IRQHandler+0x1c>
		i2cdrvClearDMA(i2c);
 8001f8a:	4620      	mov	r0, r4
 8001f8c:	f7ff fd23 	bl	80019d6 <i2cdrvClearDMA>
		i2cNotifyClient(i2c);
 8001f90:	f7ff fd3e 	bl	8001a10 <i2cNotifyClient.constprop.0>
		i2cTryNextMessage(i2c);
 8001f94:	f7ff fd56 	bl	8001a44 <i2cTryNextMessage.constprop.0>
	if (DMA_GetFlagStatus(i2c->def->dmaRxTEFlag)) // Transfer error
 8001f98:	6823      	ldr	r3, [r4, #0]
 8001f9a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8001f9c:	f006 fb7a 	bl	8008694 <DMA_GetFlagStatus>
 8001fa0:	b158      	cbz	r0, 8001fba <DMA1_Channel5_IRQHandler+0x3e>
		DMA_ClearITPendingBit(i2c->def->dmaRxTEFlag);
 8001fa2:	6823      	ldr	r3, [r4, #0]
 8001fa4:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8001fa6:	f006 fb8d 	bl	80086c4 <DMA_ClearITPendingBit>
		i2c->txMessage.status = i2cNack;
 8001faa:	2301      	movs	r3, #1
 8001fac:	72e3      	strb	r3, [r4, #11]
		i2cNotifyClient(i2c);
 8001fae:	f7ff fd2f 	bl	8001a10 <i2cNotifyClient.constprop.0>
	i2cdrvDmaIsrHandler(&sensorsBus);
}
 8001fb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		i2cTryNextMessage(i2c);
 8001fb6:	f7ff bd45 	b.w	8001a44 <i2cTryNextMessage.constprop.0>
}
 8001fba:	bd10      	pop	{r4, pc}
 8001fbc:	20000000 	.word	0x20000000

08001fc0 <OLED_WriteCmd>:
}


// 
void OLED_WriteCmd(unsigned char I2C_Command)
{
 8001fc0:	4603      	mov	r3, r0
//	I2C2_WriteByte(0x00, I2C_Command);
//		printf("\nCMD: %x\n", I2C_Command);
	
	i2cdevWriteByte(I2C2_DEV, OLED_ADDRESS >> 1, 0x00, I2C_Command);
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	213c      	movs	r1, #60	; 0x3c
 8001fc6:	4801      	ldr	r0, [pc, #4]	; (8001fcc <OLED_WriteCmd+0xc>)
 8001fc8:	f7ff bcad 	b.w	8001926 <i2cdevWriteByte>
 8001fcc:	20000000 	.word	0x20000000

08001fd0 <OLED_Init>:
//	I2C2_WriteByte(0x40, I2C_Data);
	i2cdevWriteByte(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, I2C_Data);
}

void OLED_Init(void)
{
 8001fd0:	b508      	push	{r3, lr}
	// 
	delay_ms(500);
 8001fd2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001fd6:	f7ff fba3 	bl	8001720 <delay_ms>
	delay_ms(500);
 8001fda:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001fde:	f7ff fb9f 	bl	8001720 <delay_ms>
	
	OLED_WriteCmd(0xAE); //display off
 8001fe2:	20ae      	movs	r0, #174	; 0xae
 8001fe4:	f7ff ffec 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0x20);	//Set Memory Addressing Mode	
 8001fe8:	2020      	movs	r0, #32
 8001fea:	f7ff ffe9 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0x10);	//00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001fee:	2010      	movs	r0, #16
 8001ff0:	f7ff ffe6 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0xb0);	//Set Page Start Address for Page Addressing Mode,0-7
 8001ff4:	20b0      	movs	r0, #176	; 0xb0
 8001ff6:	f7ff ffe3 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0xc8);	//Set COM Output Scan Direction
 8001ffa:	20c8      	movs	r0, #200	; 0xc8
 8001ffc:	f7ff ffe0 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0x00); //---set low column address
 8002000:	2000      	movs	r0, #0
 8002002:	f7ff ffdd 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0x10); //---set high column address
 8002006:	2010      	movs	r0, #16
 8002008:	f7ff ffda 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0x40); //--set start line address
 800200c:	2040      	movs	r0, #64	; 0x40
 800200e:	f7ff ffd7 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0x81); //--set contrast control register
 8002012:	2081      	movs	r0, #129	; 0x81
 8002014:	f7ff ffd4 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0xff); // 0x00~0xff
 8002018:	20ff      	movs	r0, #255	; 0xff
 800201a:	f7ff ffd1 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0xa1); //--set segment re-map 0 to 127
 800201e:	20a1      	movs	r0, #161	; 0xa1
 8002020:	f7ff ffce 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0xa6); //--set normal display
 8002024:	20a6      	movs	r0, #166	; 0xa6
 8002026:	f7ff ffcb 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0xa8); //--set multiplex ratio(1 to 64)
 800202a:	20a8      	movs	r0, #168	; 0xa8
 800202c:	f7ff ffc8 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0x3F); //
 8002030:	203f      	movs	r0, #63	; 0x3f
 8002032:	f7ff ffc5 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0xa4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002036:	20a4      	movs	r0, #164	; 0xa4
 8002038:	f7ff ffc2 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0xd3); //-set display offset
 800203c:	20d3      	movs	r0, #211	; 0xd3
 800203e:	f7ff ffbf 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0x00); //-not offset
 8002042:	2000      	movs	r0, #0
 8002044:	f7ff ffbc 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0xd5); //--set display clock divide ratio/oscillator frequency
 8002048:	20d5      	movs	r0, #213	; 0xd5
 800204a:	f7ff ffb9 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0xf0); //--set divide ratio
 800204e:	20f0      	movs	r0, #240	; 0xf0
 8002050:	f7ff ffb6 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0xd9); //--set pre-charge period
 8002054:	20d9      	movs	r0, #217	; 0xd9
 8002056:	f7ff ffb3 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0x22); //
 800205a:	2022      	movs	r0, #34	; 0x22
 800205c:	f7ff ffb0 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0xda); //--set com pins hardware configuration
 8002060:	20da      	movs	r0, #218	; 0xda
 8002062:	f7ff ffad 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0x12);
 8002066:	2012      	movs	r0, #18
 8002068:	f7ff ffaa 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0xdb); //--set vcomh
 800206c:	20db      	movs	r0, #219	; 0xdb
 800206e:	f7ff ffa7 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0x20); //0x20,0.77xVcc
 8002072:	2020      	movs	r0, #32
 8002074:	f7ff ffa4 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0x8d); //--set DC-DC enable
 8002078:	208d      	movs	r0, #141	; 0x8d
 800207a:	f7ff ffa1 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0x14); //
 800207e:	2014      	movs	r0, #20
 8002080:	f7ff ff9e 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(0xaf); //--turn on oled panel
}
 8002084:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	OLED_WriteCmd(0xaf); //--turn on oled panel
 8002088:	20af      	movs	r0, #175	; 0xaf
 800208a:	f7ff bf99 	b.w	8001fc0 <OLED_WriteCmd>

0800208e <OLED_SetPos>:
	OLED_WriteCmd(0xaf); //--turn on oled panel
}

// 
void OLED_SetPos(unsigned char x, unsigned char y)
{
 800208e:	b510      	push	{r4, lr}
 8002090:	4604      	mov	r4, r0
	OLED_WriteCmd(0xb0+y);
 8002092:	f1a1 0050 	sub.w	r0, r1, #80	; 0x50
 8002096:	b2c0      	uxtb	r0, r0
 8002098:	f7ff ff92 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd(((x&0xf0)>>4)|0x10);
 800209c:	0920      	lsrs	r0, r4, #4
 800209e:	f040 0010 	orr.w	r0, r0, #16
 80020a2:	f7ff ff8d 	bl	8001fc0 <OLED_WriteCmd>
	OLED_WriteCmd((x&0x0f));
 80020a6:	f004 000f 	and.w	r0, r4, #15
}
 80020aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	OLED_WriteCmd((x&0x0f));
 80020ae:	f7ff bf87 	b.w	8001fc0 <OLED_WriteCmd>
	...

080020b4 <OLED_CLS>:
	}
}

void OLED_CLS(void)//
{
	uint8_t m, n[128] = {0};
 80020b4:	2100      	movs	r1, #0
{
 80020b6:	b530      	push	{r4, r5, lr}
 80020b8:	b0a3      	sub	sp, #140	; 0x8c
	uint8_t m, n[128] = {0};
 80020ba:	227c      	movs	r2, #124	; 0x7c
 80020bc:	a803      	add	r0, sp, #12
 80020be:	9102      	str	r1, [sp, #8]
 80020c0:	24b0      	movs	r4, #176	; 0xb0
 80020c2:	f00a fa13 	bl	800c4ec <memset>
	{
		OLED_WriteCmd(0xb0+m);	//page0-page1
		OLED_WriteCmd(0x00);		//low column start address
		OLED_WriteCmd(0x10);		//high column start address
		
		i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 128, n);
 80020c6:	4d0c      	ldr	r5, [pc, #48]	; (80020f8 <OLED_CLS+0x44>)
		OLED_WriteCmd(0xb0+m);	//page0-page1
 80020c8:	4620      	mov	r0, r4
 80020ca:	f7ff ff79 	bl	8001fc0 <OLED_WriteCmd>
		OLED_WriteCmd(0x00);		//low column start address
 80020ce:	2000      	movs	r0, #0
 80020d0:	f7ff ff76 	bl	8001fc0 <OLED_WriteCmd>
		OLED_WriteCmd(0x10);		//high column start address
 80020d4:	2010      	movs	r0, #16
 80020d6:	f7ff ff73 	bl	8001fc0 <OLED_WriteCmd>
	for(m=0;m<8;m++)
 80020da:	3401      	adds	r4, #1
		i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 128, n);
 80020dc:	ab02      	add	r3, sp, #8
 80020de:	9300      	str	r3, [sp, #0]
 80020e0:	2240      	movs	r2, #64	; 0x40
 80020e2:	2380      	movs	r3, #128	; 0x80
 80020e4:	213c      	movs	r1, #60	; 0x3c
 80020e6:	4628      	mov	r0, r5
	for(m=0;m<8;m++)
 80020e8:	b2e4      	uxtb	r4, r4
		i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 128, n);
 80020ea:	f7ff fc01 	bl	80018f0 <i2cdevWrite>
	for(m=0;m<8;m++)
 80020ee:	2cb8      	cmp	r4, #184	; 0xb8
 80020f0:	d1ea      	bne.n	80020c8 <OLED_CLS+0x14>
	}
}
 80020f2:	b023      	add	sp, #140	; 0x8c
 80020f4:	bd30      	pop	{r4, r5, pc}
 80020f6:	bf00      	nop
 80020f8:	20000000 	.word	0x20000000

080020fc <OLED_ShowStr>:
// Description    : codetab.hASCII,6*88*16
//--------------------------------------------------------------
void OLED_ShowStr(unsigned char x, unsigned char y, unsigned char ch[], unsigned char TextSize)
{
	unsigned char c = 0,i = 0,j = 0;
	switch(TextSize)
 80020fc:	2b01      	cmp	r3, #1
{
 80020fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002102:	4604      	mov	r4, r0
 8002104:	460d      	mov	r5, r1
 8002106:	4617      	mov	r7, r2
	switch(TextSize)
 8002108:	d022      	beq.n	8002150 <OLED_ShowStr+0x54>
 800210a:	2b02      	cmp	r3, #2
 800210c:	d059      	beq.n	80021c2 <OLED_ShowStr+0xc6>
				x += 8;
				j++;
			}
		}break;
	}
}
 800210e:	b003      	add	sp, #12
 8002110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if(x > 126)
 8002114:	2c7e      	cmp	r4, #126	; 0x7e
					x = 0;
 8002116:	bf82      	ittt	hi
 8002118:	2400      	movhi	r4, #0
					y++;
 800211a:	3501      	addhi	r5, #1
 800211c:	b2ed      	uxtbhi	r5, r5
				OLED_SetPos(x,y);
 800211e:	4620      	mov	r0, r4
				c = ch[j] - 32;
 8002120:	3b20      	subs	r3, #32
				OLED_SetPos(x,y);
 8002122:	4629      	mov	r1, r5
				c = ch[j] - 32;
 8002124:	b2de      	uxtb	r6, r3
				OLED_SetPos(x,y);
 8002126:	f7ff ffb2 	bl	800208e <OLED_SetPos>
				i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 6, (uint8_t*)&(F6x8[c]));
 800212a:	2306      	movs	r3, #6
 800212c:	fb03 9606 	mla	r6, r3, r6, r9
 8002130:	2240      	movs	r2, #64	; 0x40
 8002132:	213c      	movs	r1, #60	; 0x3c
 8002134:	4650      	mov	r0, sl
 8002136:	9600      	str	r6, [sp, #0]
 8002138:	f7ff fbda 	bl	80018f0 <i2cdevWrite>
				x += 6;
 800213c:	3406      	adds	r4, #6
 800213e:	b2e4      	uxtb	r4, r4
				j++;
 8002140:	f108 0801 	add.w	r8, r8, #1
			while(ch[j] != '\0')
 8002144:	fa5f f388 	uxtb.w	r3, r8
 8002148:	5cfb      	ldrb	r3, [r7, r3]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d1e2      	bne.n	8002114 <OLED_ShowStr+0x18>
 800214e:	e7de      	b.n	800210e <OLED_ShowStr+0x12>
	switch(TextSize)
 8002150:	f04f 0800 	mov.w	r8, #0
				i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 6, (uint8_t*)&(F6x8[c]));
 8002154:	f8df 9078 	ldr.w	r9, [pc, #120]	; 80021d0 <OLED_ShowStr+0xd4>
 8002158:	f8df a078 	ldr.w	sl, [pc, #120]	; 80021d4 <OLED_ShowStr+0xd8>
 800215c:	e7f2      	b.n	8002144 <OLED_ShowStr+0x48>
				if(x > 120)
 800215e:	2c78      	cmp	r4, #120	; 0x78
					x = 0;
 8002160:	bf84      	itt	hi
 8002162:	2400      	movhi	r4, #0
					y++;
 8002164:	3501      	addhi	r5, #1
				c = ch[j] - 32;
 8002166:	f1a6 0620 	sub.w	r6, r6, #32
					y++;
 800216a:	bf88      	it	hi
 800216c:	b2ed      	uxtbhi	r5, r5
				c = ch[j] - 32;
 800216e:	b2f6      	uxtb	r6, r6
				OLED_SetPos(x,y);
 8002170:	4620      	mov	r0, r4
 8002172:	4629      	mov	r1, r5
				i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 8, (uint8_t*)&(F8X16[c*16]));
 8002174:	ea4f 1b06 	mov.w	fp, r6, lsl #4
 8002178:	eb09 1606 	add.w	r6, r9, r6, lsl #4
				OLED_SetPos(x,y);
 800217c:	f7ff ff87 	bl	800208e <OLED_SetPos>
				i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 8, (uint8_t*)&(F8X16[c*16]));
 8002180:	2308      	movs	r3, #8
 8002182:	2240      	movs	r2, #64	; 0x40
 8002184:	213c      	movs	r1, #60	; 0x3c
 8002186:	4650      	mov	r0, sl
 8002188:	9600      	str	r6, [sp, #0]
 800218a:	f7ff fbb1 	bl	80018f0 <i2cdevWrite>
				OLED_SetPos(x,y+1);
 800218e:	1c69      	adds	r1, r5, #1
 8002190:	4620      	mov	r0, r4
 8002192:	b2c9      	uxtb	r1, r1
				i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 8, (uint8_t*)&(F8X16[c*16+8]));
 8002194:	f10b 0b08 	add.w	fp, fp, #8
				OLED_SetPos(x,y+1);
 8002198:	f7ff ff79 	bl	800208e <OLED_SetPos>
				i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 8, (uint8_t*)&(F8X16[c*16+8]));
 800219c:	eb09 030b 	add.w	r3, r9, fp
 80021a0:	9300      	str	r3, [sp, #0]
 80021a2:	2240      	movs	r2, #64	; 0x40
 80021a4:	2308      	movs	r3, #8
 80021a6:	213c      	movs	r1, #60	; 0x3c
 80021a8:	4650      	mov	r0, sl
 80021aa:	f7ff fba1 	bl	80018f0 <i2cdevWrite>
				x += 8;
 80021ae:	3408      	adds	r4, #8
 80021b0:	b2e4      	uxtb	r4, r4
				j++;
 80021b2:	f108 0801 	add.w	r8, r8, #1
			while(ch[j] != '\0')
 80021b6:	fa5f f388 	uxtb.w	r3, r8
 80021ba:	5cfe      	ldrb	r6, [r7, r3]
 80021bc:	2e00      	cmp	r6, #0
 80021be:	d1ce      	bne.n	800215e <OLED_ShowStr+0x62>
 80021c0:	e7a5      	b.n	800210e <OLED_ShowStr+0x12>
	switch(TextSize)
 80021c2:	f04f 0800 	mov.w	r8, #0
				i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 8, (uint8_t*)&(F8X16[c*16]));
 80021c6:	f8df 9010 	ldr.w	r9, [pc, #16]	; 80021d8 <OLED_ShowStr+0xdc>
 80021ca:	f8df a008 	ldr.w	sl, [pc, #8]	; 80021d4 <OLED_ShowStr+0xd8>
 80021ce:	e7f2      	b.n	80021b6 <OLED_ShowStr+0xba>
 80021d0:	0800fe30 	.word	0x0800fe30
 80021d4:	20000000 	.word	0x20000000
 80021d8:	08010058 	.word	0x08010058

080021dc <OLED_DrawBMP>:
// Calls          : 
// Parameters     : x0,y0 -- (x0:0~127, y0:0~7); x1,y1 -- ()(x1:1~128,y1:1~8)
// Description    : BMP
//--------------------------------------------------------------
void OLED_DrawBMP(unsigned char x0,unsigned char y0,unsigned char x1,unsigned char y1,unsigned char BMP[])
{
 80021dc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80021e0:	4607      	mov	r7, r0
 80021e2:	460c      	mov	r4, r1
 80021e4:	461d      	mov	r5, r3
	j=0;
	
  if(y1%8==0)
		y = y1/8;
  else
		y = y1/8 + 1;
 80021e6:	9e08      	ldr	r6, [sp, #32]
	for(y=y0;y<y1;y++)
	{
		OLED_SetPos(x0,y);
		
		i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 128, &BMP[j]);
 80021e8:	f8df 8028 	ldr.w	r8, [pc, #40]	; 8002214 <OLED_DrawBMP+0x38>
	for(y=y0;y<y1;y++)
 80021ec:	42ac      	cmp	r4, r5
 80021ee:	d302      	bcc.n	80021f6 <OLED_DrawBMP+0x1a>
//    for(x=x0;x<x1;x++)
//		{
//			OLED_WriteData(BMP[j++]);
//		}
	}
}
 80021f0:	b002      	add	sp, #8
 80021f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		OLED_SetPos(x0,y);
 80021f6:	4621      	mov	r1, r4
 80021f8:	4638      	mov	r0, r7
 80021fa:	f7ff ff48 	bl	800208e <OLED_SetPos>
	for(y=y0;y<y1;y++)
 80021fe:	3401      	adds	r4, #1
		i2cdevWrite(I2C2_DEV, OLED_ADDRESS >> 1, 0x40, 128, &BMP[j]);
 8002200:	9600      	str	r6, [sp, #0]
 8002202:	2380      	movs	r3, #128	; 0x80
 8002204:	2240      	movs	r2, #64	; 0x40
 8002206:	213c      	movs	r1, #60	; 0x3c
 8002208:	4640      	mov	r0, r8
 800220a:	f7ff fb71 	bl	80018f0 <i2cdevWrite>
	for(y=y0;y<y1;y++)
 800220e:	b2e4      	uxtb	r4, r4
 8002210:	3680      	adds	r6, #128	; 0x80
 8002212:	e7eb      	b.n	80021ec <OLED_DrawBMP+0x10>
 8002214:	20000000 	.word	0x20000000

08002218 <OLED_ShowParm>:
	}
}

//  
void OLED_ShowParm(void)
{
 8002218:	b510      	push	{r4, lr}
	char volt1[20],volt2[20],distance1[20],distance2[20],motor1[20],motor2[20];

	sprintf(volt2,"Main  Voltage:%5.2f",ADC_ConvertedValueLocal[1]);
 800221a:	4c2b      	ldr	r4, [pc, #172]	; (80022c8 <OLED_ShowParm+0xb0>)
{
 800221c:	b09e      	sub	sp, #120	; 0x78
	sprintf(volt2,"Main  Voltage:%5.2f",ADC_ConvertedValueLocal[1]);
 800221e:	6860      	ldr	r0, [r4, #4]
 8002220:	f7fe f972 	bl	8000508 <__aeabi_f2d>
 8002224:	4602      	mov	r2, r0
 8002226:	460b      	mov	r3, r1
 8002228:	a805      	add	r0, sp, #20
 800222a:	4928      	ldr	r1, [pc, #160]	; (80022cc <OLED_ShowParm+0xb4>)
 800222c:	f00a f866 	bl	800c2fc <siprintf>
	OLED_ShowStr(0,0,(uint8_t*)(&volt2),1);
 8002230:	2100      	movs	r1, #0
 8002232:	aa05      	add	r2, sp, #20
 8002234:	2301      	movs	r3, #1
 8002236:	4608      	mov	r0, r1
 8002238:	f7ff ff60 	bl	80020fc <OLED_ShowStr>
	
	sprintf(volt1, "Servo Voltage:%5.2f",ADC_ConvertedValueLocal[0]);
 800223c:	6820      	ldr	r0, [r4, #0]
 800223e:	f7fe f963 	bl	8000508 <__aeabi_f2d>
 8002242:	4602      	mov	r2, r0
 8002244:	460b      	mov	r3, r1
 8002246:	4668      	mov	r0, sp
 8002248:	4921      	ldr	r1, [pc, #132]	; (80022d0 <OLED_ShowParm+0xb8>)
 800224a:	f00a f857 	bl	800c2fc <siprintf>
	OLED_ShowStr(0,1,(uint8_t*)(&volt1),1);
 800224e:	2301      	movs	r3, #1
 8002250:	466a      	mov	r2, sp
 8002252:	4619      	mov	r1, r3
 8002254:	2000      	movs	r0, #0
 8002256:	f7ff ff51 	bl	80020fc <OLED_ShowStr>
	
	sprintf(distance1, "distance1:%5dmm", ultrasonic_distance1);
 800225a:	4b1e      	ldr	r3, [pc, #120]	; (80022d4 <OLED_ShowParm+0xbc>)
 800225c:	491e      	ldr	r1, [pc, #120]	; (80022d8 <OLED_ShowParm+0xc0>)
 800225e:	881a      	ldrh	r2, [r3, #0]
 8002260:	a80a      	add	r0, sp, #40	; 0x28
 8002262:	f00a f84b 	bl	800c2fc <siprintf>
	OLED_ShowStr(0, 2, (uint8_t*)(&distance1), 1);
 8002266:	aa0a      	add	r2, sp, #40	; 0x28
 8002268:	2301      	movs	r3, #1
 800226a:	2102      	movs	r1, #2
 800226c:	2000      	movs	r0, #0
 800226e:	f7ff ff45 	bl	80020fc <OLED_ShowStr>
	
	sprintf(distance2, "distance2:%5dmm", ultrasonic_distance2);
 8002272:	4b1a      	ldr	r3, [pc, #104]	; (80022dc <OLED_ShowParm+0xc4>)
	OLED_ShowStr(0, 3, (uint8_t*)(&distance2), 1);
	
	sprintf(motor1,"motor1_pwm:%5d",motorStatus.motor1_pwm);
 8002274:	4c1a      	ldr	r4, [pc, #104]	; (80022e0 <OLED_ShowParm+0xc8>)
	sprintf(distance2, "distance2:%5dmm", ultrasonic_distance2);
 8002276:	881a      	ldrh	r2, [r3, #0]
 8002278:	491a      	ldr	r1, [pc, #104]	; (80022e4 <OLED_ShowParm+0xcc>)
 800227a:	a80f      	add	r0, sp, #60	; 0x3c
 800227c:	f00a f83e 	bl	800c2fc <siprintf>
	OLED_ShowStr(0, 3, (uint8_t*)(&distance2), 1);
 8002280:	2301      	movs	r3, #1
 8002282:	aa0f      	add	r2, sp, #60	; 0x3c
 8002284:	2103      	movs	r1, #3
 8002286:	2000      	movs	r0, #0
 8002288:	f7ff ff38 	bl	80020fc <OLED_ShowStr>
	sprintf(motor1,"motor1_pwm:%5d",motorStatus.motor1_pwm);
 800228c:	f9b4 2000 	ldrsh.w	r2, [r4]
 8002290:	4915      	ldr	r1, [pc, #84]	; (80022e8 <OLED_ShowParm+0xd0>)
 8002292:	a814      	add	r0, sp, #80	; 0x50
 8002294:	f00a f832 	bl	800c2fc <siprintf>
	OLED_ShowStr(0,4,(uint8_t*)(&motor1),1);
 8002298:	2301      	movs	r3, #1
 800229a:	aa14      	add	r2, sp, #80	; 0x50
 800229c:	2104      	movs	r1, #4
 800229e:	2000      	movs	r0, #0
 80022a0:	f7ff ff2c 	bl	80020fc <OLED_ShowStr>
	
	sprintf(motor2,"motor2_pwm:%5d",motorStatus.motor2_pwm);
 80022a4:	f9b4 2002 	ldrsh.w	r2, [r4, #2]
 80022a8:	4910      	ldr	r1, [pc, #64]	; (80022ec <OLED_ShowParm+0xd4>)
 80022aa:	a819      	add	r0, sp, #100	; 0x64
 80022ac:	f00a f826 	bl	800c2fc <siprintf>
	OLED_ShowStr(0,5,(uint8_t*)(&motor2),1);
 80022b0:	2301      	movs	r3, #1
 80022b2:	2105      	movs	r1, #5
 80022b4:	aa19      	add	r2, sp, #100	; 0x64
 80022b6:	2000      	movs	r0, #0
 80022b8:	f7ff ff20 	bl	80020fc <OLED_ShowStr>
	
	vTaskDelay(50);	
 80022bc:	2032      	movs	r0, #50	; 0x32
 80022be:	f005 f88d 	bl	80073dc <vTaskDelay>
}
 80022c2:	b01e      	add	sp, #120	; 0x78
 80022c4:	bd10      	pop	{r4, pc}
 80022c6:	bf00      	nop
 80022c8:	200002dc 	.word	0x200002dc
 80022cc:	0800fd9d 	.word	0x0800fd9d
 80022d0:	0800fdb1 	.word	0x0800fdb1
 80022d4:	20000334 	.word	0x20000334
 80022d8:	0800fdc5 	.word	0x0800fdc5
 80022dc:	2000033a 	.word	0x2000033a
 80022e0:	200002fc 	.word	0x200002fc
 80022e4:	0800fdd5 	.word	0x0800fdd5
 80022e8:	0800fde5 	.word	0x0800fde5
 80022ec:	0800fdf4 	.word	0x0800fdf4

080022f0 <MenuTask>:
{
 80022f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	while(menu == MPU_INIT)
 80022f4:	4e55      	ldr	r6, [pc, #340]	; (800244c <MenuTask+0x15c>)
{
 80022f6:	f5ad 5da1 	sub.w	sp, sp, #5152	; 0x1420
 80022fa:	b084      	sub	sp, #16
	while(menu == MPU_INIT)
 80022fc:	7833      	ldrb	r3, [r6, #0]
 80022fe:	2b05      	cmp	r3, #5
 8002300:	d00a      	beq.n	8002318 <MenuTask+0x28>
	OLED_Init();
 8002302:	f7ff fe65 	bl	8001fd0 <OLED_Init>
					LED_TOGGLE;
 8002306:	4c52      	ldr	r4, [pc, #328]	; (8002450 <MenuTask+0x160>)
		switch(menu)
 8002308:	7833      	ldrb	r3, [r6, #0]
 800230a:	2b04      	cmp	r3, #4
 800230c:	d8fd      	bhi.n	800230a <MenuTask+0x1a>
 800230e:	e8df f003 	tbb	[pc, r3]
 8002312:	4107      	.short	0x4107
 8002314:	9470      	.short	0x9470
 8002316:	98          	.byte	0x98
 8002317:	00          	.byte	0x00
		vTaskDelay(50);
 8002318:	2032      	movs	r0, #50	; 0x32
 800231a:	f005 f85f 	bl	80073dc <vTaskDelay>
 800231e:	e7ed      	b.n	80022fc <MenuTask+0xc>
				res_flash = f_open(&fnew, "1:/res.bin",FA_OPEN_EXISTING | FA_READ); 
 8002320:	494c      	ldr	r1, [pc, #304]	; (8002454 <MenuTask+0x164>)
 8002322:	2201      	movs	r2, #1
 8002324:	f20d 400c 	addw	r0, sp, #1036	; 0x40c
 8002328:	f003 fb3e 	bl	80059a8 <f_open>
 800232c:	4605      	mov	r5, r0
				f_lseek(&fnew, 160*1024);
 800232e:	f44f 3120 	mov.w	r1, #163840	; 0x28000
 8002332:	f20d 400c 	addw	r0, sp, #1036	; 0x40c
 8002336:	f003 fce6 	bl	8005d06 <f_lseek>
				if ( res_flash == FR_OK )
 800233a:	bb1d      	cbnz	r5, 8002384 <MenuTask+0x94>
					while(i--)
 800233c:	f44f 7789 	mov.w	r7, #274	; 0x112
					printf(">>...\r\n");
 8002340:	4845      	ldr	r0, [pc, #276]	; (8002458 <MenuTask+0x168>)
 8002342:	f009 ffd3 	bl	800c2ec <puts>
						f_read(&fnew, bmp, 128*8, &fnum);
 8002346:	ab04      	add	r3, sp, #16
 8002348:	f10d 0808 	add.w	r8, sp, #8
 800234c:	1f1d      	subs	r5, r3, #4
					while(i--)
 800234e:	3f01      	subs	r7, #1
 8002350:	d108      	bne.n	8002364 <MenuTask+0x74>
				f_close(&fnew);	
 8002352:	f20d 400c 	addw	r0, sp, #1036	; 0x40c
 8002356:	f003 fccb 	bl	8005cf0 <f_close>
				OLED_CLS();
 800235a:	f7ff feab 	bl	80020b4 <OLED_CLS>
				menu = RUNNING;
 800235e:	2304      	movs	r3, #4
				menu = NOTDRAW;
 8002360:	7033      	strb	r3, [r6, #0]
				break;
 8002362:	e7d1      	b.n	8002308 <MenuTask+0x18>
						f_read(&fnew, bmp, 128*8, &fnum);
 8002364:	4643      	mov	r3, r8
 8002366:	4629      	mov	r1, r5
 8002368:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800236c:	f20d 400c 	addw	r0, sp, #1036	; 0x40c
 8002370:	f003 fbbc 	bl	8005aec <f_read>
						OLED_DrawBMP(0,0,128,8,(unsigned char *)bmp);
 8002374:	2100      	movs	r1, #0
 8002376:	2308      	movs	r3, #8
 8002378:	2280      	movs	r2, #128	; 0x80
 800237a:	4608      	mov	r0, r1
 800237c:	9500      	str	r5, [sp, #0]
 800237e:	f7ff ff2d 	bl	80021dc <OLED_DrawBMP>
 8002382:	e7e4      	b.n	800234e <MenuTask+0x5e>
					LED_TOGGLE;
 8002384:	68e3      	ldr	r3, [r4, #12]
					printf("!!....\r\n");
 8002386:	4835      	ldr	r0, [pc, #212]	; (800245c <MenuTask+0x16c>)
					LED_TOGGLE;
 8002388:	f083 0310 	eor.w	r3, r3, #16
 800238c:	60e3      	str	r3, [r4, #12]
					printf("!!....\r\n");
 800238e:	f009 ffad 	bl	800c2ec <puts>
 8002392:	e7de      	b.n	8002352 <MenuTask+0x62>
				res_flash = f_open(&fnew, "1:/res.bin",FA_OPEN_EXISTING | FA_READ); 
 8002394:	2201      	movs	r2, #1
 8002396:	492f      	ldr	r1, [pc, #188]	; (8002454 <MenuTask+0x164>)
 8002398:	f20d 400c 	addw	r0, sp, #1036	; 0x40c
 800239c:	f003 fb04 	bl	80059a8 <f_open>
				if ( res_flash == FR_OK )
 80023a0:	b9f8      	cbnz	r0, 80023e2 <MenuTask+0xf2>
					while(i--)
 80023a2:	27a1      	movs	r7, #161	; 0xa1
					printf(">>...\r\n");
 80023a4:	482c      	ldr	r0, [pc, #176]	; (8002458 <MenuTask+0x168>)
 80023a6:	f009 ffa1 	bl	800c2ec <puts>
						f_read(&fnew, bmp, 128*8, &fnum);
 80023aa:	ab04      	add	r3, sp, #16
 80023ac:	f10d 0808 	add.w	r8, sp, #8
 80023b0:	1f1d      	subs	r5, r3, #4
					while(i--)
 80023b2:	3f01      	subs	r7, #1
 80023b4:	d105      	bne.n	80023c2 <MenuTask+0xd2>
				f_close(&fnew);
 80023b6:	f20d 400c 	addw	r0, sp, #1036	; 0x40c
 80023ba:	f003 fc99 	bl	8005cf0 <f_close>
				menu = NOTDRAW;
 80023be:	2303      	movs	r3, #3
 80023c0:	e7ce      	b.n	8002360 <MenuTask+0x70>
						f_read(&fnew, bmp, 128*8, &fnum);
 80023c2:	4643      	mov	r3, r8
 80023c4:	4629      	mov	r1, r5
 80023c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023ca:	f20d 400c 	addw	r0, sp, #1036	; 0x40c
 80023ce:	f003 fb8d 	bl	8005aec <f_read>
						OLED_DrawBMP(0,0,128,8,(unsigned char *)bmp);
 80023d2:	2100      	movs	r1, #0
 80023d4:	2308      	movs	r3, #8
 80023d6:	2280      	movs	r2, #128	; 0x80
 80023d8:	4608      	mov	r0, r1
 80023da:	9500      	str	r5, [sp, #0]
 80023dc:	f7ff fefe 	bl	80021dc <OLED_DrawBMP>
 80023e0:	e7e7      	b.n	80023b2 <MenuTask+0xc2>
					LED_TOGGLE;
 80023e2:	68e3      	ldr	r3, [r4, #12]
					printf("!!....\r\n");
 80023e4:	481d      	ldr	r0, [pc, #116]	; (800245c <MenuTask+0x16c>)
					LED_TOGGLE;
 80023e6:	f083 0310 	eor.w	r3, r3, #16
 80023ea:	60e3      	str	r3, [r4, #12]
					printf("!!....\r\n");
 80023ec:	f009 ff7e 	bl	800c2ec <puts>
 80023f0:	e7e1      	b.n	80023b6 <MenuTask+0xc6>
				res_flash = f_open(&fnew, "1:/res.bin",FA_OPEN_EXISTING | FA_READ); 
 80023f2:	4918      	ldr	r1, [pc, #96]	; (8002454 <MenuTask+0x164>)
 80023f4:	2201      	movs	r2, #1
 80023f6:	f20d 400c 	addw	r0, sp, #1036	; 0x40c
 80023fa:	f003 fad5 	bl	80059a8 <f_open>
 80023fe:	4605      	mov	r5, r0
				f_lseek(&fnew, 434*1024);
 8002400:	f44f 21d9 	mov.w	r1, #444416	; 0x6c800
 8002404:	f20d 400c 	addw	r0, sp, #1036	; 0x40c
 8002408:	f003 fc7d 	bl	8005d06 <f_lseek>
				if ( res_flash == FR_OK )
 800240c:	2d00      	cmp	r5, #0
 800240e:	d1e8      	bne.n	80023e2 <MenuTask+0xf2>
					printf(">>...\r\n");
 8002410:	4811      	ldr	r0, [pc, #68]	; (8002458 <MenuTask+0x168>)
 8002412:	f009 ff6b 	bl	800c2ec <puts>
						f_read(&fnew, bmp, 128*8, &fnum);
 8002416:	af03      	add	r7, sp, #12
 8002418:	ab04      	add	r3, sp, #16
 800241a:	4639      	mov	r1, r7
 800241c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002420:	3b08      	subs	r3, #8
 8002422:	f20d 400c 	addw	r0, sp, #1036	; 0x40c
 8002426:	f003 fb61 	bl	8005aec <f_read>
						OLED_DrawBMP(0,0,128,8,(unsigned char *)bmp);
 800242a:	2308      	movs	r3, #8
 800242c:	2280      	movs	r2, #128	; 0x80
 800242e:	4629      	mov	r1, r5
 8002430:	4628      	mov	r0, r5
 8002432:	9700      	str	r7, [sp, #0]
 8002434:	f7ff fed2 	bl	80021dc <OLED_DrawBMP>
					while(i--)
 8002438:	e7bd      	b.n	80023b6 <MenuTask+0xc6>
				vTaskDelay(100);
 800243a:	2064      	movs	r0, #100	; 0x64
				vTaskDelay(50);
 800243c:	f004 ffce 	bl	80073dc <vTaskDelay>
				break;
 8002440:	e762      	b.n	8002308 <MenuTask+0x18>
				OLED_ShowParm();
 8002442:	f7ff fee9 	bl	8002218 <OLED_ShowParm>
				vTaskDelay(50);
 8002446:	2032      	movs	r0, #50	; 0x32
 8002448:	e7f8      	b.n	800243c <MenuTask+0x14c>
 800244a:	bf00      	nop
 800244c:	20000080 	.word	0x20000080
 8002450:	40011000 	.word	0x40011000
 8002454:	0800fd65 	.word	0x0800fd65
 8002458:	0800fe03 	.word	0x0800fe03
 800245c:	0800fe1a 	.word	0x0800fe1a

08002460 <UserKey_Init>:
  * @brief  
  * @param  
  * @retval 
  */
void UserKey_Init(void)
{		
 8002460:	b507      	push	{r0, r1, r2, lr}
	/*GPIO_InitTypeDef*/
	GPIO_InitTypeDef GPIO_InitStructure;

	/*LEDGPIO*/
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8002462:	2101      	movs	r1, #1
 8002464:	2008      	movs	r0, #8
 8002466:	f006 fbf1 	bl	8008c4c <RCC_APB2PeriphClockCmd>

	/*GPIO*/
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;	
 800246a:	4b04      	ldr	r3, [pc, #16]	; (800247c <UserKey_Init+0x1c>)

	/*50MHz */   
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; 

	/*GPIO*/
	GPIO_Init(GPIOB, &GPIO_InitStructure);	
 800246c:	4804      	ldr	r0, [pc, #16]	; (8002480 <UserKey_Init+0x20>)
 800246e:	a901      	add	r1, sp, #4
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;	
 8002470:	9301      	str	r3, [sp, #4]
	GPIO_Init(GPIOB, &GPIO_InitStructure);	
 8002472:	f006 fa09 	bl	8008888 <GPIO_Init>
}
 8002476:	b003      	add	sp, #12
 8002478:	f85d fb04 	ldr.w	pc, [sp], #4
 800247c:	28030004 	.word	0x28030004
 8002480:	40010c00 	.word	0x40010c00

08002484 <PowerKey_Init>:
  * @brief  
  * @param  
  * @retval 
  */
void PowerKey_Init(void)
{		
 8002484:	b507      	push	{r0, r1, r2, lr}
	/*GPIO_InitTypeDef*/
	GPIO_InitTypeDef GPIO_InitStructure;

	/*LEDGPIO*/
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8002486:	2101      	movs	r1, #1
 8002488:	2010      	movs	r0, #16
 800248a:	f006 fbdf 	bl	8008c4c <RCC_APB2PeriphClockCmd>
	
	/*GPIO*/
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;	
 800248e:	4b04      	ldr	r3, [pc, #16]	; (80024a0 <PowerKey_Init+0x1c>)
	
	/*50MHz */   
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; 
	
	/*GPIO*/
	GPIO_Init(GPIOC, &GPIO_InitStructure);	
 8002490:	4804      	ldr	r0, [pc, #16]	; (80024a4 <PowerKey_Init+0x20>)
 8002492:	a901      	add	r1, sp, #4
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;	
 8002494:	9301      	str	r3, [sp, #4]
	GPIO_Init(GPIOC, &GPIO_InitStructure);	
 8002496:	f006 f9f7 	bl	8008888 <GPIO_Init>
}
 800249a:	b003      	add	sp, #12
 800249c:	f85d fb04 	ldr.w	pc, [sp], #4
 80024a0:	48030002 	.word	0x48030002
 80024a4:	40011000 	.word	0x40011000

080024a8 <LED_Init>:
  * @brief  LEDIO
  * @param  
  * @retval 
  */
void LED_Init(void)
{		
 80024a8:	b513      	push	{r0, r1, r4, lr}

		/*50MHz */   
		GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; 

		/*GPIO*/
		GPIO_Init(LED_GPIO_PORT, &GPIO_InitStructure);	
 80024aa:	4c08      	ldr	r4, [pc, #32]	; (80024cc <LED_Init+0x24>)
		RCC_APB2PeriphClockCmd(LED_GPIO_CLK, ENABLE);
 80024ac:	2101      	movs	r1, #1
 80024ae:	2010      	movs	r0, #16
 80024b0:	f006 fbcc 	bl	8008c4c <RCC_APB2PeriphClockCmd>
		GPIO_InitStructure.GPIO_Pin = LED_GPIO_PIN;	
 80024b4:	4b06      	ldr	r3, [pc, #24]	; (80024d0 <LED_Init+0x28>)
		GPIO_Init(LED_GPIO_PORT, &GPIO_InitStructure);	
 80024b6:	4620      	mov	r0, r4
 80024b8:	a901      	add	r1, sp, #4
		GPIO_InitStructure.GPIO_Pin = LED_GPIO_PIN;	
 80024ba:	9301      	str	r3, [sp, #4]
		GPIO_Init(LED_GPIO_PORT, &GPIO_InitStructure);	
 80024bc:	f006 f9e4 	bl	8008888 <GPIO_Init>

		/* led	*/
		GPIO_SetBits(LED_GPIO_PORT, LED_GPIO_PIN);
 80024c0:	2110      	movs	r1, #16
 80024c2:	4620      	mov	r0, r4
 80024c4:	f006 fa3c 	bl	8008940 <GPIO_SetBits>
		
}
 80024c8:	b002      	add	sp, #8
 80024ca:	bd10      	pop	{r4, pc}
 80024cc:	40011000 	.word	0x40011000
 80024d0:	10030010 	.word	0x10030010

080024d4 <TIM1_Init>:



// 1A4950PWM
void TIM1_Init(void)
{
 80024d4:	b530      	push	{r4, r5, lr}
	GPIO_InitTypeDef GPIO_InitStructure;
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

	// GPIO 
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_TIM1, ENABLE);
 80024d6:	2101      	movs	r1, #1
{
 80024d8:	b089      	sub	sp, #36	; 0x24
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_TIM1, ENABLE);
 80024da:	f640 0004 	movw	r0, #2052	; 0x804
 80024de:	f006 fbb5 	bl	8008c4c <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_8 | GPIO_Pin_11;
 80024e2:	4b1a      	ldr	r3, [pc, #104]	; (800254c <TIM1_Init+0x78>)
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80024e4:	4669      	mov	r1, sp
 80024e6:	481a      	ldr	r0, [pc, #104]	; (8002550 <TIM1_Init+0x7c>)
	// 
	TIM_TimeBaseStructure.TIM_ClockDivision=TIM_CKD_DIV1;		
	// 
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;		
	// 
	TIM_TimeBaseStructure.TIM_RepetitionCounter=0;	
 80024e8:	2500      	movs	r5, #0
	GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_8 | GPIO_Pin_11;
 80024ea:	9300      	str	r3, [sp, #0]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80024ec:	f006 f9cc 	bl	8008888 <GPIO_Init>
	TIM_TimeBaseStructure.TIM_Period = MOTOR_PWM_RESOLUTION;	
 80024f0:	2247      	movs	r2, #71	; 0x47
 80024f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	// 
	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 80024f6:	4c17      	ldr	r4, [pc, #92]	; (8002554 <TIM1_Init+0x80>)
 80024f8:	a901      	add	r1, sp, #4
 80024fa:	4620      	mov	r0, r4
	TIM_TimeBaseStructure.TIM_Period = MOTOR_PWM_RESOLUTION;	
 80024fc:	e9cd 2301 	strd	r2, r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_RepetitionCounter=0;	
 8002500:	f88d 500c 	strb.w	r5, [sp, #12]
	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 8002504:	f006 fc6e 	bl	8008de4 <TIM_TimeBaseInit>
	
	/*---------------------------------------*/

	TIM_OCInitTypeDef  TIM_OCInitStructure;
	// PWM1
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8002508:	4b13      	ldr	r3, [pc, #76]	; (8002558 <TIM1_Init+0x84>)
	// 
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	
	//  1
	TIM_OCInitStructure.TIM_Pulse = MOTOR_DEFAULT_DUTY;
	TIM_OC1Init(TIM1, &TIM_OCInitStructure);
 800250a:	4620      	mov	r0, r4
 800250c:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800250e:	9304      	str	r3, [sp, #16]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8002510:	f8ad 5018 	strh.w	r5, [sp, #24]
	TIM_OCInitStructure.TIM_Pulse = MOTOR_DEFAULT_DUTY;
 8002514:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OC1Init(TIM1, &TIM_OCInitStructure);
 8002518:	f006 fcae 	bl	8008e78 <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM1, TIM_OCPreload_Enable);
 800251c:	4620      	mov	r0, r4
 800251e:	2108      	movs	r1, #8
 8002520:	f006 fdf3 	bl	800910a <TIM_OC1PreloadConfig>
	
	//  4
	TIM_OCInitStructure.TIM_Pulse = MOTOR_DEFAULT_DUTY;
	TIM_OC4Init(TIM1, &TIM_OCInitStructure);
 8002524:	4620      	mov	r0, r4
 8002526:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_Pulse = MOTOR_DEFAULT_DUTY;
 8002528:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OC4Init(TIM1, &TIM_OCInitStructure);
 800252c:	f006 fd66 	bl	8008ffc <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM1, TIM_OCPreload_Enable);
 8002530:	4620      	mov	r0, r4
 8002532:	2108      	movs	r1, #8
 8002534:	f006 fe03 	bl	800913e <TIM_OC4PreloadConfig>
	
	//TIM_ARRPreloadConfig(TIM1, ENABLE);
	// 
	TIM_Cmd(TIM1, ENABLE);
 8002538:	4620      	mov	r0, r4
 800253a:	2101      	movs	r1, #1
 800253c:	f006 fda3 	bl	8009086 <TIM_Cmd>
	
	// 
	TIM_CtrlPWMOutputs(TIM1, ENABLE);
 8002540:	2101      	movs	r1, #1
 8002542:	4620      	mov	r0, r4
 8002544:	f006 fdab 	bl	800909e <TIM_CtrlPWMOutputs>
}
 8002548:	b009      	add	sp, #36	; 0x24
 800254a:	bd30      	pop	{r4, r5, pc}
 800254c:	18030900 	.word	0x18030900
 8002550:	40010800 	.word	0x40010800
 8002554:	40012c00 	.word	0x40012c00
 8002558:	00010060 	.word	0x00010060

0800255c <TIM2_Init>:



// 2A4950PWM
void TIM2_Init(void)
{
 800255c:	b510      	push	{r4, lr}
	GPIO_InitTypeDef GPIO_InitStructure;
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	
	// GPIO 
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 800255e:	2101      	movs	r1, #1
{
 8002560:	b088      	sub	sp, #32
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8002562:	2004      	movs	r0, #4
 8002564:	f006 fb72 	bl	8008c4c <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_2 | GPIO_Pin_3;
 8002568:	4b1c      	ldr	r3, [pc, #112]	; (80025dc <TIM2_Init+0x80>)
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800256a:	4669      	mov	r1, sp
 800256c:	481c      	ldr	r0, [pc, #112]	; (80025e0 <TIM2_Init+0x84>)
	GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_2 | GPIO_Pin_3;
 800256e:	9300      	str	r3, [sp, #0]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002570:	f006 f98a 	bl	8008888 <GPIO_Init>
	
	// 
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8002574:	2101      	movs	r1, #1
 8002576:	4608      	mov	r0, r1
 8002578:	f006 fb74 	bl	8008c64 <RCC_APB1PeriphClockCmd>
	// 
	TIM_TimeBaseStructure.TIM_ClockDivision=TIM_CKD_DIV1;		
	// 
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;		
	// 
	TIM_TimeBaseStructure.TIM_RepetitionCounter=0;	
 800257c:	2400      	movs	r4, #0
	TIM_TimeBaseStructure.TIM_Period = MOTOR_PWM_RESOLUTION;	
 800257e:	2247      	movs	r2, #71	; 0x47
 8002580:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	// 
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8002584:	a901      	add	r1, sp, #4
 8002586:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_TimeBaseStructure.TIM_Period = MOTOR_PWM_RESOLUTION;	
 800258a:	e9cd 2301 	strd	r2, r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_RepetitionCounter=0;	
 800258e:	f88d 400c 	strb.w	r4, [sp, #12]
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8002592:	f006 fc27 	bl	8008de4 <TIM_TimeBaseInit>
	
	/*---------------------------------------*/

	TIM_OCInitTypeDef  TIM_OCInitStructure;
	// PWM1
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8002596:	4b13      	ldr	r3, [pc, #76]	; (80025e4 <TIM2_Init+0x88>)
	// 
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	
	//  3
	TIM_OCInitStructure.TIM_Pulse = MOTOR_DEFAULT_DUTY;
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
 8002598:	a904      	add	r1, sp, #16
 800259a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800259e:	9304      	str	r3, [sp, #16]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 80025a0:	f8ad 4018 	strh.w	r4, [sp, #24]
	TIM_OCInitStructure.TIM_Pulse = MOTOR_DEFAULT_DUTY;
 80025a4:	f8ad 4016 	strh.w	r4, [sp, #22]
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
 80025a8:	f006 fcea 	bl	8008f80 <TIM_OC3Init>
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 80025ac:	2108      	movs	r1, #8
 80025ae:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80025b2:	f006 fdbc 	bl	800912e <TIM_OC3PreloadConfig>
	
	//  4
	TIM_OCInitStructure.TIM_Pulse = MOTOR_DEFAULT_DUTY;
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 80025b6:	a904      	add	r1, sp, #16
 80025b8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_OCInitStructure.TIM_Pulse = MOTOR_DEFAULT_DUTY;
 80025bc:	f8ad 4016 	strh.w	r4, [sp, #22]
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 80025c0:	f006 fd1c 	bl	8008ffc <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Enable);
 80025c4:	2108      	movs	r1, #8
 80025c6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80025ca:	f006 fdb8 	bl	800913e <TIM_OC4PreloadConfig>
	
	//TIM_ARRPreloadConfig(TIM2, ENABLE);
	
	// 
	TIM_Cmd(TIM2, ENABLE);
 80025ce:	2101      	movs	r1, #1
 80025d0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80025d4:	f006 fd57 	bl	8009086 <TIM_Cmd>
}
 80025d8:	b008      	add	sp, #32
 80025da:	bd10      	pop	{r4, pc}
 80025dc:	1803000c 	.word	0x1803000c
 80025e0:	40010800 	.word	0x40010800
 80025e4:	00010060 	.word	0x00010060

080025e8 <Motor1_Encoder_Init>:


// 1,TIM5
void Motor1_Encoder_Init(void)
{
 80025e8:	b570      	push	{r4, r5, r6, lr}
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;  
  TIM_ICInitTypeDef TIM_ICInitStructure;  
  GPIO_InitTypeDef GPIO_InitStructure;
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);	// 5
 80025ea:	2101      	movs	r1, #1
{
 80025ec:	b088      	sub	sp, #32
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);	// 5
 80025ee:	2008      	movs	r0, #8
 80025f0:	f006 fb38 	bl	8008c64 <RCC_APB1PeriphClockCmd>
	
	/*GPIOAAFIO*/
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO, ENABLE);
 80025f4:	2101      	movs	r1, #1
 80025f6:	2005      	movs	r0, #5
 80025f8:	f006 fb28 	bl	8008c4c <RCC_APB2PeriphClockCmd>
	
	/*PA0PA1IN_FLOATING*/
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80025fc:	2304      	movs	r3, #4
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 80025fe:	2603      	movs	r6, #3
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002600:	eb0d 0103 	add.w	r1, sp, r3
 8002604:	481b      	ldr	r0, [pc, #108]	; (8002674 <Motor1_Encoder_Init+0x8c>)
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8002606:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 800260a:	f8ad 6004 	strh.w	r6, [sp, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800260e:	f006 f93b 	bl	8008888 <GPIO_Init>
	
  TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 8002612:	a802      	add	r0, sp, #8
 8002614:	f006 fd26 	bl	8009064 <TIM_TimeBaseStructInit>
  TIM_TimeBaseStructure.TIM_Prescaler = 0;			// 
  TIM_TimeBaseStructure.TIM_Period = 0xFFFF;		// 
 8002618:	2500      	movs	r5, #0
 800261a:	f64f 73ff 	movw	r3, #65535	; 0xffff
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;				// 
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;		// TIM
  TIM_TimeBaseInit(TIM5, &TIM_TimeBaseStructure);
 800261e:	4c16      	ldr	r4, [pc, #88]	; (8002678 <Motor1_Encoder_Init+0x90>)
 8002620:	a902      	add	r1, sp, #8
 8002622:	4620      	mov	r0, r4
  TIM_TimeBaseStructure.TIM_Period = 0xFFFF;		// 
 8002624:	e9cd 5302 	strd	r5, r3, [sp, #8]
  TIM_TimeBaseInit(TIM5, &TIM_TimeBaseStructure);
 8002628:	f006 fbdc 	bl	8008de4 <TIM_TimeBaseInit>
  TIM_EncoderInterfaceConfig(TIM5, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);	// 
 800262c:	462a      	mov	r2, r5
 800262e:	462b      	mov	r3, r5
 8002630:	4631      	mov	r1, r6
 8002632:	4620      	mov	r0, r4
 8002634:	f006 fd4a 	bl	80090cc <TIM_EncoderInterfaceConfig>
	
	TIM_ICStructInit(&TIM_ICInitStructure);
 8002638:	a805      	add	r0, sp, #20
 800263a:	f006 fd1c 	bl	8009076 <TIM_ICStructInit>
	TIM_ICInitStructure.TIM_ICFilter = 10;
 800263e:	230a      	movs	r3, #10
	TIM_ICInit(TIM5, &TIM_ICInitStructure);
 8002640:	4620      	mov	r0, r4
 8002642:	a905      	add	r1, sp, #20
	TIM_ICInitStructure.TIM_ICFilter = 10;
 8002644:	f8ad 301c 	strh.w	r3, [sp, #28]
	TIM_ICInit(TIM5, &TIM_ICInitStructure);
 8002648:	f006 fdb6 	bl	80091b8 <TIM_ICInit>
	
  TIM_ClearFlag(TIM5, TIM_FLAG_Update);				// TIM
 800264c:	4620      	mov	r0, r4
 800264e:	2101      	movs	r1, #1
 8002650:	f006 fe48 	bl	80092e4 <TIM_ClearFlag>
  TIM_ITConfig(TIM5, TIM_IT_Update, ENABLE);
 8002654:	2201      	movs	r2, #1
 8002656:	4620      	mov	r0, r4
 8002658:	4611      	mov	r1, r2
 800265a:	f006 fd2e 	bl	80090ba <TIM_ITConfig>
	
  TIM_SetCounter(TIM5, 0);		// 
 800265e:	4629      	mov	r1, r5
 8002660:	4620      	mov	r0, r4
 8002662:	f006 fd76 	bl	8009152 <TIM_SetCounter>
  TIM_Cmd(TIM5, ENABLE); 
 8002666:	2101      	movs	r1, #1
 8002668:	4620      	mov	r0, r4
 800266a:	f006 fd0c 	bl	8009086 <TIM_Cmd>
}
 800266e:	b008      	add	sp, #32
 8002670:	bd70      	pop	{r4, r5, r6, pc}
 8002672:	bf00      	nop
 8002674:	40010800 	.word	0x40010800
 8002678:	40000c00 	.word	0x40000c00

0800267c <Motor2_Encoder_Init>:


// 2,TIM4
void Motor2_Encoder_Init(void)
{
 800267c:	b530      	push	{r4, r5, lr}
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;  
  TIM_ICInitTypeDef TIM_ICInitStructure;  
  GPIO_InitTypeDef GPIO_InitStructure;
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);	// 5
 800267e:	2101      	movs	r1, #1
{
 8002680:	b089      	sub	sp, #36	; 0x24
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);	// 5
 8002682:	2004      	movs	r0, #4
 8002684:	f006 faee 	bl	8008c64 <RCC_APB1PeriphClockCmd>
	
	/*GPIOBAFIO*/
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB | RCC_APB2Periph_AFIO, ENABLE);
 8002688:	2101      	movs	r1, #1
 800268a:	2009      	movs	r0, #9
 800268c:	f006 fade 	bl	8008c4c <RCC_APB2PeriphClockCmd>
	
	/*PB6PB7IN_FLOATING*/
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 8002690:	23c0      	movs	r3, #192	; 0xc0
 8002692:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8002696:	2304      	movs	r3, #4
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002698:	481b      	ldr	r0, [pc, #108]	; (8002708 <Motor2_Encoder_Init+0x8c>)
 800269a:	eb0d 0103 	add.w	r1, sp, r3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800269e:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80026a2:	f006 f8f1 	bl	8008888 <GPIO_Init>
	
  TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 80026a6:	a802      	add	r0, sp, #8
 80026a8:	f006 fcdc 	bl	8009064 <TIM_TimeBaseStructInit>
  TIM_TimeBaseStructure.TIM_Prescaler = 0;			// 
  TIM_TimeBaseStructure.TIM_Period = 0xFFFF;		// 
 80026ac:	2500      	movs	r5, #0
 80026ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;				// 
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;		// TIM
  TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 80026b2:	4c16      	ldr	r4, [pc, #88]	; (800270c <Motor2_Encoder_Init+0x90>)
 80026b4:	a902      	add	r1, sp, #8
 80026b6:	4620      	mov	r0, r4
  TIM_TimeBaseStructure.TIM_Period = 0xFFFF;		// 
 80026b8:	e9cd 5302 	strd	r5, r3, [sp, #8]
  TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 80026bc:	f006 fb92 	bl	8008de4 <TIM_TimeBaseInit>
  TIM_EncoderInterfaceConfig(TIM4, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);	// 
 80026c0:	462a      	mov	r2, r5
 80026c2:	462b      	mov	r3, r5
 80026c4:	2103      	movs	r1, #3
 80026c6:	4620      	mov	r0, r4
 80026c8:	f006 fd00 	bl	80090cc <TIM_EncoderInterfaceConfig>
	
	TIM_ICStructInit(&TIM_ICInitStructure);
 80026cc:	a805      	add	r0, sp, #20
 80026ce:	f006 fcd2 	bl	8009076 <TIM_ICStructInit>
	TIM_ICInitStructure.TIM_ICFilter = 10;
 80026d2:	230a      	movs	r3, #10
	TIM_ICInit(TIM4, &TIM_ICInitStructure);
 80026d4:	4620      	mov	r0, r4
 80026d6:	a905      	add	r1, sp, #20
	TIM_ICInitStructure.TIM_ICFilter = 10;
 80026d8:	f8ad 301c 	strh.w	r3, [sp, #28]
	TIM_ICInit(TIM4, &TIM_ICInitStructure);
 80026dc:	f006 fd6c 	bl	80091b8 <TIM_ICInit>
	
  TIM_ClearFlag(TIM4, TIM_FLAG_Update);				// TIM
 80026e0:	4620      	mov	r0, r4
 80026e2:	2101      	movs	r1, #1
 80026e4:	f006 fdfe 	bl	80092e4 <TIM_ClearFlag>
  TIM_ITConfig(TIM4, TIM_IT_Update, ENABLE);
 80026e8:	2201      	movs	r2, #1
 80026ea:	4620      	mov	r0, r4
 80026ec:	4611      	mov	r1, r2
 80026ee:	f006 fce4 	bl	80090ba <TIM_ITConfig>
	
  TIM_SetCounter(TIM4, 0);		// 
 80026f2:	4629      	mov	r1, r5
 80026f4:	4620      	mov	r0, r4
 80026f6:	f006 fd2c 	bl	8009152 <TIM_SetCounter>
  TIM_Cmd(TIM4, ENABLE); 
 80026fa:	2101      	movs	r1, #1
 80026fc:	4620      	mov	r0, r4
 80026fe:	f006 fcc2 	bl	8009086 <TIM_Cmd>
}
 8002702:	b009      	add	sp, #36	; 0x24
 8002704:	bd30      	pop	{r4, r5, pc}
 8002706:	bf00      	nop
 8002708:	40010c00 	.word	0x40010c00
 800270c:	40000800 	.word	0x40000800

08002710 <TIM5_IRQHandler>:

int16_t motor1_cnt = 0, motor2_cnt = 0;

// TIM5
void TIM5_IRQHandler(void)
{
 8002710:	b508      	push	{r3, lr}
	if(TIM_GetITStatus(TIM5, TIM_IT_Update)!=RESET)
 8002712:	2101      	movs	r1, #1
 8002714:	4805      	ldr	r0, [pc, #20]	; (800272c <TIM5_IRQHandler+0x1c>)
 8002716:	f006 fde9 	bl	80092ec <TIM_GetITStatus>
 800271a:	b128      	cbz	r0, 8002728 <TIM5_IRQHandler+0x18>
	{
		TIM_ClearITPendingBit(TIM5, TIM_IT_Update);  // 
	}	    
}
 800271c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		TIM_ClearITPendingBit(TIM5, TIM_IT_Update);  // 
 8002720:	2101      	movs	r1, #1
 8002722:	4802      	ldr	r0, [pc, #8]	; (800272c <TIM5_IRQHandler+0x1c>)
 8002724:	f006 bded 	b.w	8009302 <TIM_ClearITPendingBit>
}
 8002728:	bd08      	pop	{r3, pc}
 800272a:	bf00      	nop
 800272c:	40000c00 	.word	0x40000c00

08002730 <TIM4_IRQHandler>:


// TIM4
void TIM4_IRQHandler(void)
{
 8002730:	b508      	push	{r3, lr}
	if(TIM_GetITStatus(TIM4, TIM_IT_Update)!=RESET)
 8002732:	2101      	movs	r1, #1
 8002734:	4805      	ldr	r0, [pc, #20]	; (800274c <TIM4_IRQHandler+0x1c>)
 8002736:	f006 fdd9 	bl	80092ec <TIM_GetITStatus>
 800273a:	b128      	cbz	r0, 8002748 <TIM4_IRQHandler+0x18>
	{
		TIM_ClearITPendingBit(TIM4, TIM_IT_Update);  // 
	}
}
 800273c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		TIM_ClearITPendingBit(TIM4, TIM_IT_Update);  // 
 8002740:	2101      	movs	r1, #1
 8002742:	4802      	ldr	r0, [pc, #8]	; (800274c <TIM4_IRQHandler+0x1c>)
 8002744:	f006 bddd 	b.w	8009302 <TIM_ClearITPendingBit>
}
 8002748:	bd08      	pop	{r3, pc}
 800274a:	bf00      	nop
 800274c:	40000800 	.word	0x40000800

08002750 <Read_Encoder>:
// ,
void Read_Encoder(void)
{
	// 1,short,
	motorStatus.motor1_pulse = -(short)TIM5 -> CNT;
	TIM5 -> CNT = 0;
 8002750:	2200      	movs	r2, #0
	motorStatus.motor1_pulse = -(short)TIM5 -> CNT;
 8002752:	4805      	ldr	r0, [pc, #20]	; (8002768 <Read_Encoder+0x18>)
 8002754:	4905      	ldr	r1, [pc, #20]	; (800276c <Read_Encoder+0x1c>)
 8002756:	8c83      	ldrh	r3, [r0, #36]	; 0x24
 8002758:	425b      	negs	r3, r3
 800275a:	818b      	strh	r3, [r1, #12]
	
	motorStatus.motor2_pulse = (short)TIM4 -> CNT;
 800275c:	4b04      	ldr	r3, [pc, #16]	; (8002770 <Read_Encoder+0x20>)
	TIM5 -> CNT = 0;
 800275e:	8482      	strh	r2, [r0, #36]	; 0x24
	motorStatus.motor2_pulse = (short)TIM4 -> CNT;
 8002760:	8c98      	ldrh	r0, [r3, #36]	; 0x24
 8002762:	81c8      	strh	r0, [r1, #14]
	TIM4 -> CNT = 0;
 8002764:	849a      	strh	r2, [r3, #36]	; 0x24
}
 8002766:	4770      	bx	lr
 8002768:	40000c00 	.word	0x40000c00
 800276c:	200002fc 	.word	0x200002fc
 8002770:	40000800 	.word	0x40000800

08002774 <Set_Motor1_PWM>:


// 1PWM-1000~1000, PWM,,0()
void Set_Motor1_PWM(int16_t motor1)
{
	if(motor1 > 1000)
 8002774:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002778:	4b0b      	ldr	r3, [pc, #44]	; (80027a8 <Set_Motor1_PWM+0x34>)
 800277a:	dc0b      	bgt.n	8002794 <Set_Motor1_PWM+0x20>
	{
		motor1 = 1000;
	}
	else if(motor1 < -1000)
 800277c:	f510 7f7a 	cmn.w	r0, #1000	; 0x3e8
 8002780:	db10      	blt.n	80027a4 <Set_Motor1_PWM+0x30>
	{
		motor1 = -1000;
	}
	
	// 
	if(motor1 >= 0)				// 
 8002782:	2800      	cmp	r0, #0
 8002784:	da08      	bge.n	8002798 <Set_Motor1_PWM+0x24>
		case 1: TIM1->CCR1 = duty; break;
 8002786:	2200      	movs	r2, #0
		Motor_PWM_Duty(2, 0);
	}
	else									// 
	{
		Motor_PWM_Duty(1, 0);
		Motor_PWM_Duty(2, -motor1);
 8002788:	4240      	negs	r0, r0
 800278a:	b280      	uxth	r0, r0
		case 1: TIM1->CCR1 = duty; break;
 800278c:	869a      	strh	r2, [r3, #52]	; 0x34
		case 2: TIM1->CCR4 = duty; break;
 800278e:	f8a3 0040 	strh.w	r0, [r3, #64]	; 0x40
	}
}
 8002792:	4770      	bx	lr
		motor1 = 1000;
 8002794:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
		case 2: TIM1->CCR4 = duty; break;
 8002798:	2200      	movs	r2, #0
		Motor_PWM_Duty(1, motor1);
 800279a:	b280      	uxth	r0, r0
		case 1: TIM1->CCR1 = duty; break;
 800279c:	8698      	strh	r0, [r3, #52]	; 0x34
		case 2: TIM1->CCR4 = duty; break;
 800279e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 80027a2:	4770      	bx	lr
		motor1 = -1000;
 80027a4:	4801      	ldr	r0, [pc, #4]	; (80027ac <Set_Motor1_PWM+0x38>)
 80027a6:	e7ee      	b.n	8002786 <Set_Motor1_PWM+0x12>
 80027a8:	40012c00 	.word	0x40012c00
 80027ac:	fffffc18 	.word	0xfffffc18

080027b0 <Set_Motor2_PWM>:


// 2PWM-1000~1000, PWM,,0()
void Set_Motor2_PWM(int16_t motor2)
{
	if(motor2 > 1000)
 80027b0:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80027b4:	dc0d      	bgt.n	80027d2 <Set_Motor2_PWM+0x22>
	{
		motor2 = 1000;
	}
	else if(motor2 < -1000)
 80027b6:	f510 7f7a 	cmn.w	r0, #1000	; 0x3e8
 80027ba:	db14      	blt.n	80027e6 <Set_Motor2_PWM+0x36>
	{
		motor2 = -1000;
	}
	
	// 
	if(motor2 >= 0)				// 
 80027bc:	2800      	cmp	r0, #0
 80027be:	da0a      	bge.n	80027d6 <Set_Motor2_PWM+0x26>
		case 3: TIM2->CCR3 = duty; break;
 80027c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
		case 4: TIM2->CCR4 = duty; break;
 80027c4:	2200      	movs	r2, #0
		Motor_PWM_Duty(3, 0);
		Motor_PWM_Duty(4, motor2);
	}
	else									// 
	{
		Motor_PWM_Duty(3, -motor2);
 80027c6:	4240      	negs	r0, r0
 80027c8:	b280      	uxth	r0, r0
		case 3: TIM2->CCR3 = duty; break;
 80027ca:	8798      	strh	r0, [r3, #60]	; 0x3c
		case 4: TIM2->CCR4 = duty; break;
 80027cc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
		Motor_PWM_Duty(4, 0);
	}
}
 80027d0:	4770      	bx	lr
		motor2 = 1000;
 80027d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
		case 3: TIM2->CCR3 = duty; break;
 80027d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80027da:	2200      	movs	r2, #0
		Motor_PWM_Duty(4, motor2);
 80027dc:	b280      	uxth	r0, r0
		case 3: TIM2->CCR3 = duty; break;
 80027de:	879a      	strh	r2, [r3, #60]	; 0x3c
		case 4: TIM2->CCR4 = duty; break;
 80027e0:	f8a3 0040 	strh.w	r0, [r3, #64]	; 0x40
 80027e4:	4770      	bx	lr
		motor2 = -1000;
 80027e6:	4801      	ldr	r0, [pc, #4]	; (80027ec <Set_Motor2_PWM+0x3c>)
 80027e8:	e7ea      	b.n	80027c0 <Set_Motor2_PWM+0x10>
 80027ea:	bf00      	nop
 80027ec:	fffffc18 	.word	0xfffffc18

080027f0 <Motor_Init>:



// 
void Motor_Init(void)
{
 80027f0:	b508      	push	{r3, lr}
	// PWM
	TIM1_Init();
 80027f2:	f7ff fe6f 	bl	80024d4 <TIM1_Init>
	TIM2_Init();
 80027f6:	f7ff feb1 	bl	800255c <TIM2_Init>
	
	// 12,
	Set_Motor1_PWM(0);
 80027fa:	2000      	movs	r0, #0
 80027fc:	f7ff ffba 	bl	8002774 <Set_Motor1_PWM>
	Set_Motor2_PWM(0);
 8002800:	2000      	movs	r0, #0
 8002802:	f7ff ffd5 	bl	80027b0 <Set_Motor2_PWM>
	
	// 1
	Motor1_Encoder_Init();
 8002806:	f7ff feef 	bl	80025e8 <Motor1_Encoder_Init>
	
	// 2
	Motor2_Encoder_Init();

}
 800280a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Motor2_Encoder_Init();
 800280e:	f7ff bf35 	b.w	800267c <Motor2_Encoder_Init>
	...

08002814 <Motor1_Brake>:
		case 1: TIM1->CCR1 = duty; break;
 8002814:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002818:	4b02      	ldr	r3, [pc, #8]	; (8002824 <Motor1_Brake+0x10>)
 800281a:	869a      	strh	r2, [r3, #52]	; 0x34
		case 2: TIM1->CCR4 = duty; break;
 800281c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
// , 
void Motor1_Brake(void)
{
	Motor_PWM_Duty(1, MOTOR_PWM_RESOLUTION);
	Motor_PWM_Duty(2, MOTOR_PWM_RESOLUTION);
}
 8002820:	4770      	bx	lr
 8002822:	bf00      	nop
 8002824:	40012c00 	.word	0x40012c00

08002828 <Motor2_Brake>:
		case 3: TIM2->CCR3 = duty; break;
 8002828:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800282c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002830:	879a      	strh	r2, [r3, #60]	; 0x3c
		case 4: TIM2->CCR4 = duty; break;
 8002832:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
// , 
void Motor2_Brake(void)
{
	Motor_PWM_Duty(3, MOTOR_PWM_RESOLUTION);
	Motor_PWM_Duty(4, MOTOR_PWM_RESOLUTION);
}
 8002836:	4770      	bx	lr

08002838 <Motor1_Speed_Control>:
 * PWM,:
 * PID,
 *
 */
void Motor1_Speed_Control(void)
{
 8002838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// 
	// target_speed2, 00:,01:,10:,11:,
	uint8_t motor1_mode = 0;
	int8_t motor1_sign = 1;
	
	motor1_mode = motorStatus.target_speed1 >> 14;
 800283a:	4c2d      	ldr	r4, [pc, #180]	; (80028f0 <Motor1_Speed_Control+0xb8>)
 800283c:	88a3      	ldrh	r3, [r4, #4]
	
	// 
	if(motor1_mode == 0)				// 
 800283e:	0b98      	lsrs	r0, r3, #14
	motor1_mode = motorStatus.target_speed1 >> 14;
 8002840:	ea4f 3293 	mov.w	r2, r3, lsr #14
	if(motor1_mode == 0)				// 
 8002844:	d104      	bne.n	8002850 <Motor1_Speed_Control+0x18>
	{
		motorStatus.motor1_pwm = 0;
 8002846:	8020      	strh	r0, [r4, #0]
	motorStatus.motor1_pwm = int16_temp;
	
	motor1_pulse_last_bias = motor1_pulse_bias;
	
	Set_Motor1_PWM(motorStatus.motor1_pwm);
}
 8002848:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	Set_Motor1_PWM(motorStatus.motor1_pwm);
 800284c:	f7ff bf92 	b.w	8002774 <Set_Motor1_PWM>
	else if(motor1_mode == 3)		// 
 8002850:	2803      	cmp	r0, #3
 8002852:	d105      	bne.n	8002860 <Motor1_Speed_Control+0x28>
		motorStatus.motor1_pwm = 0;
 8002854:	2300      	movs	r3, #0
 8002856:	8023      	strh	r3, [r4, #0]
}
 8002858:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Motor1_Brake();
 800285c:	f7ff bfda 	b.w	8002814 <Motor1_Brake>
		motor1_sign = -1;
 8002860:	2a01      	cmp	r2, #1
	motor1_pulse_target = motor1_sign * ((motorStatus.target_speed1 & 0x3FFF) / WHEEL_PERIMETER * MOTOR_PULSE) / (1000 / MOTOR_TIME_SLICE);
 8002862:	f3c3 000d 	ubfx	r0, r3, #0, #14
		motor1_sign = -1;
 8002866:	bf0c      	ite	eq
 8002868:	2501      	moveq	r5, #1
 800286a:	f04f 35ff 	movne.w	r5, #4294967295
	motor1_pulse_target = motor1_sign * ((motorStatus.target_speed1 & 0x3FFF) / WHEEL_PERIMETER * MOTOR_PULSE) / (1000 / MOTOR_TIME_SLICE);
 800286e:	f7fd fe39 	bl	80004e4 <__aeabi_i2d>
 8002872:	a31b      	add	r3, pc, #108	; (adr r3, 80028e0 <Motor1_Speed_Control+0xa8>)
 8002874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002878:	f7fd ffc8 	bl	800080c <__aeabi_ddiv>
 800287c:	a31a      	add	r3, pc, #104	; (adr r3, 80028e8 <Motor1_Speed_Control+0xb0>)
 800287e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002882:	f7fd fe99 	bl	80005b8 <__aeabi_dmul>
 8002886:	4606      	mov	r6, r0
 8002888:	4628      	mov	r0, r5
 800288a:	460f      	mov	r7, r1
 800288c:	f7fd fe2a 	bl	80004e4 <__aeabi_i2d>
 8002890:	4602      	mov	r2, r0
 8002892:	460b      	mov	r3, r1
 8002894:	4630      	mov	r0, r6
 8002896:	4639      	mov	r1, r7
 8002898:	f7fd fe8e 	bl	80005b8 <__aeabi_dmul>
 800289c:	2200      	movs	r2, #0
 800289e:	4b15      	ldr	r3, [pc, #84]	; (80028f4 <Motor1_Speed_Control+0xbc>)
 80028a0:	f7fd ffb4 	bl	800080c <__aeabi_ddiv>
 80028a4:	f7fe f938 	bl	8000b18 <__aeabi_d2iz>
	motor1_pulse_bias = motor1_pulse_target - motorStatus.motor1_pulse;
 80028a8:	89a3      	ldrh	r3, [r4, #12]
	int16_temp = motorStatus.motor1_pwm + motor1_pulse_bias * MOTOR_PID_P - motor1_pulse_last_bias * MOTOR_PID_D;
 80028aa:	4913      	ldr	r1, [pc, #76]	; (80028f8 <Motor1_Speed_Control+0xc0>)
	motor1_pulse_bias = motor1_pulse_target - motorStatus.motor1_pulse;
 80028ac:	1ac2      	subs	r2, r0, r3
	int16_temp = motorStatus.motor1_pwm + motor1_pulse_bias * MOTOR_PID_P - motor1_pulse_last_bias * MOTOR_PID_D;
 80028ae:	880b      	ldrh	r3, [r1, #0]
	motor1_pulse_bias = motor1_pulse_target - motorStatus.motor1_pulse;
 80028b0:	b292      	uxth	r2, r2
	int16_temp = motorStatus.motor1_pwm + motor1_pulse_bias * MOTOR_PID_P - motor1_pulse_last_bias * MOTOR_PID_D;
 80028b2:	ebc3 3003 	rsb	r0, r3, r3, lsl #12
 80028b6:	eb03 1000 	add.w	r0, r3, r0, lsl #4
 80028ba:	8823      	ldrh	r3, [r4, #0]
	motor1_pulse_last_bias = motor1_pulse_bias;
 80028bc:	800a      	strh	r2, [r1, #0]
	int16_temp = motorStatus.motor1_pwm + motor1_pulse_bias * MOTOR_PID_P - motor1_pulse_last_bias * MOTOR_PID_D;
 80028be:	4418      	add	r0, r3
 80028c0:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 80028c4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80028c8:	4b0c      	ldr	r3, [pc, #48]	; (80028fc <Motor1_Speed_Control+0xc4>)
 80028ca:	b200      	sxth	r0, r0
 80028cc:	4298      	cmp	r0, r3
 80028ce:	bfb8      	it	lt
 80028d0:	4618      	movlt	r0, r3
 80028d2:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80028d6:	bfa8      	it	ge
 80028d8:	f44f 707a 	movge.w	r0, #1000	; 0x3e8
	motorStatus.motor1_pwm = int16_temp;
 80028dc:	8020      	strh	r0, [r4, #0]
	motor1_pulse_last_bias = motor1_pulse_bias;
 80028de:	e7b3      	b.n	8002848 <Motor1_Speed_Control+0x10>
 80028e0:	41921ba1 	.word	0x41921ba1
 80028e4:	40698683 	.word	0x40698683
 80028e8:	00000000 	.word	0x00000000
 80028ec:	4074a000 	.word	0x4074a000
 80028f0:	200002fc 	.word	0x200002fc
 80028f4:	40490000 	.word	0x40490000
 80028f8:	200002f8 	.word	0x200002f8
 80028fc:	fffffc18 	.word	0xfffffc18

08002900 <Motor2_Speed_Control>:
 * PWM,:
 * PID,
 *
 */
void Motor2_Speed_Control(void)
{
 8002900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// 
	// target_speed2, 00:,01:,10:,11:,
	uint8_t motor2_mode = 0;
	int8_t motor2_sign = 1;
	
	motor2_mode = motorStatus.target_speed2 >> 14;
 8002902:	4c2d      	ldr	r4, [pc, #180]	; (80029b8 <Motor2_Speed_Control+0xb8>)
 8002904:	88e3      	ldrh	r3, [r4, #6]
	
	// 
	if(motor2_mode == 0)				// 
 8002906:	0b98      	lsrs	r0, r3, #14
	motor2_mode = motorStatus.target_speed2 >> 14;
 8002908:	ea4f 3293 	mov.w	r2, r3, lsr #14
	if(motor2_mode == 0)				// 
 800290c:	d104      	bne.n	8002918 <Motor2_Speed_Control+0x18>
	{
		motorStatus.motor2_pwm = 0;
 800290e:	8060      	strh	r0, [r4, #2]
	motorStatus.motor2_pwm = int16_temp;
	
	motor2_pulse_last_bias = motor2_pulse_bias;
	
	Set_Motor2_PWM(motorStatus.motor2_pwm);
}
 8002910:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	Set_Motor2_PWM(motorStatus.motor2_pwm);
 8002914:	f7ff bf4c 	b.w	80027b0 <Set_Motor2_PWM>
	else if(motor2_mode == 3)		// 
 8002918:	2803      	cmp	r0, #3
 800291a:	d105      	bne.n	8002928 <Motor2_Speed_Control+0x28>
		motorStatus.motor2_pwm = 0;
 800291c:	2300      	movs	r3, #0
 800291e:	8063      	strh	r3, [r4, #2]
}
 8002920:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Motor2_Brake();
 8002924:	f7ff bf80 	b.w	8002828 <Motor2_Brake>
		motor2_sign = -1;
 8002928:	2a01      	cmp	r2, #1
	motor2_pulse_target = motor2_sign * ((motorStatus.target_speed2 & 0x3FFF) / WHEEL_PERIMETER * MOTOR_PULSE) / (1000 / MOTOR_TIME_SLICE);
 800292a:	f3c3 000d 	ubfx	r0, r3, #0, #14
		motor2_sign = -1;
 800292e:	bf0c      	ite	eq
 8002930:	2501      	moveq	r5, #1
 8002932:	f04f 35ff 	movne.w	r5, #4294967295
	motor2_pulse_target = motor2_sign * ((motorStatus.target_speed2 & 0x3FFF) / WHEEL_PERIMETER * MOTOR_PULSE) / (1000 / MOTOR_TIME_SLICE);
 8002936:	f7fd fdd5 	bl	80004e4 <__aeabi_i2d>
 800293a:	a31b      	add	r3, pc, #108	; (adr r3, 80029a8 <Motor2_Speed_Control+0xa8>)
 800293c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002940:	f7fd ff64 	bl	800080c <__aeabi_ddiv>
 8002944:	a31a      	add	r3, pc, #104	; (adr r3, 80029b0 <Motor2_Speed_Control+0xb0>)
 8002946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800294a:	f7fd fe35 	bl	80005b8 <__aeabi_dmul>
 800294e:	4606      	mov	r6, r0
 8002950:	4628      	mov	r0, r5
 8002952:	460f      	mov	r7, r1
 8002954:	f7fd fdc6 	bl	80004e4 <__aeabi_i2d>
 8002958:	4602      	mov	r2, r0
 800295a:	460b      	mov	r3, r1
 800295c:	4630      	mov	r0, r6
 800295e:	4639      	mov	r1, r7
 8002960:	f7fd fe2a 	bl	80005b8 <__aeabi_dmul>
 8002964:	2200      	movs	r2, #0
 8002966:	4b15      	ldr	r3, [pc, #84]	; (80029bc <Motor2_Speed_Control+0xbc>)
 8002968:	f7fd ff50 	bl	800080c <__aeabi_ddiv>
 800296c:	f7fe f8d4 	bl	8000b18 <__aeabi_d2iz>
	motor2_pulse_bias = motor2_pulse_target - motorStatus.motor2_pulse;
 8002970:	89e3      	ldrh	r3, [r4, #14]
	int16_temp = motorStatus.motor2_pwm + motor2_pulse_bias * MOTOR_PID_P - motor2_pulse_last_bias * MOTOR_PID_D;
 8002972:	4913      	ldr	r1, [pc, #76]	; (80029c0 <Motor2_Speed_Control+0xc0>)
	motor2_pulse_bias = motor2_pulse_target - motorStatus.motor2_pulse;
 8002974:	1ac2      	subs	r2, r0, r3
	int16_temp = motorStatus.motor2_pwm + motor2_pulse_bias * MOTOR_PID_P - motor2_pulse_last_bias * MOTOR_PID_D;
 8002976:	880b      	ldrh	r3, [r1, #0]
	motor2_pulse_bias = motor2_pulse_target - motorStatus.motor2_pulse;
 8002978:	b292      	uxth	r2, r2
	int16_temp = motorStatus.motor2_pwm + motor2_pulse_bias * MOTOR_PID_P - motor2_pulse_last_bias * MOTOR_PID_D;
 800297a:	ebc3 3003 	rsb	r0, r3, r3, lsl #12
 800297e:	eb03 1000 	add.w	r0, r3, r0, lsl #4
 8002982:	8863      	ldrh	r3, [r4, #2]
	motor2_pulse_last_bias = motor2_pulse_bias;
 8002984:	800a      	strh	r2, [r1, #0]
	int16_temp = motorStatus.motor2_pwm + motor2_pulse_bias * MOTOR_PID_P - motor2_pulse_last_bias * MOTOR_PID_D;
 8002986:	4418      	add	r0, r3
 8002988:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 800298c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8002990:	4b0c      	ldr	r3, [pc, #48]	; (80029c4 <Motor2_Speed_Control+0xc4>)
 8002992:	b200      	sxth	r0, r0
 8002994:	4298      	cmp	r0, r3
 8002996:	bfb8      	it	lt
 8002998:	4618      	movlt	r0, r3
 800299a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800299e:	bfa8      	it	ge
 80029a0:	f44f 707a 	movge.w	r0, #1000	; 0x3e8
	motorStatus.motor2_pwm = int16_temp;
 80029a4:	8060      	strh	r0, [r4, #2]
	motor2_pulse_last_bias = motor2_pulse_bias;
 80029a6:	e7b3      	b.n	8002910 <Motor2_Speed_Control+0x10>
 80029a8:	41921ba1 	.word	0x41921ba1
 80029ac:	40698683 	.word	0x40698683
 80029b0:	00000000 	.word	0x00000000
 80029b4:	4074a000 	.word	0x4074a000
 80029b8:	200002fc 	.word	0x200002fc
 80029bc:	40490000 	.word	0x40490000
 80029c0:	200002fa 	.word	0x200002fa
 80029c4:	fffffc18 	.word	0xfffffc18

080029c8 <Motor_Speed_Calculate>:

// ,
void Motor_Speed_Calculate(void)
{
	int16_t m = 0;
	m = ((float)(motorStatus.motor1_pulse * (1000 / MOTOR_TIME_SLICE)) / MOTOR_PULSE * WHEEL_PERIMETER);
 80029c8:	2032      	movs	r0, #50	; 0x32
{
 80029ca:	b510      	push	{r4, lr}
	m = ((float)(motorStatus.motor1_pulse * (1000 / MOTOR_TIME_SLICE)) / MOTOR_PULSE * WHEEL_PERIMETER);
 80029cc:	4c26      	ldr	r4, [pc, #152]	; (8002a68 <Motor_Speed_Calculate+0xa0>)
 80029ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80029d2:	4358      	muls	r0, r3
 80029d4:	f7fe f9f2 	bl	8000dbc <__aeabi_i2f>
 80029d8:	4924      	ldr	r1, [pc, #144]	; (8002a6c <Motor_Speed_Calculate+0xa4>)
 80029da:	f7fe faf7 	bl	8000fcc <__aeabi_fdiv>
 80029de:	f7fd fd93 	bl	8000508 <__aeabi_f2d>
 80029e2:	a31f      	add	r3, pc, #124	; (adr r3, 8002a60 <Motor_Speed_Calculate+0x98>)
 80029e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029e8:	f7fd fde6 	bl	80005b8 <__aeabi_dmul>
 80029ec:	f7fe f894 	bl	8000b18 <__aeabi_d2iz>
 80029f0:	b200      	sxth	r0, r0
	if(m > 0)
 80029f2:	2800      	cmp	r0, #0
 80029f4:	dd1f      	ble.n	8002a36 <Motor_Speed_Calculate+0x6e>
	{
		motorStatus.current_speed1 = (1 << 14) | (m & 0x3FFF);
 80029f6:	f3c0 000d 	ubfx	r0, r0, #0, #14
 80029fa:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
 80029fe:	8120      	strh	r0, [r4, #8]
	else if(m == 0)
	{
		motorStatus.current_speed1 = motorStatus.target_speed1 & 0xC000;
	}
	
	m = ((float)(motorStatus.motor2_pulse * (1000 / MOTOR_TIME_SLICE)) / MOTOR_PULSE * WHEEL_PERIMETER);
 8002a00:	2032      	movs	r0, #50	; 0x32
 8002a02:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 8002a06:	4358      	muls	r0, r3
 8002a08:	f7fe f9d8 	bl	8000dbc <__aeabi_i2f>
 8002a0c:	4917      	ldr	r1, [pc, #92]	; (8002a6c <Motor_Speed_Calculate+0xa4>)
 8002a0e:	f7fe fadd 	bl	8000fcc <__aeabi_fdiv>
 8002a12:	f7fd fd79 	bl	8000508 <__aeabi_f2d>
 8002a16:	a312      	add	r3, pc, #72	; (adr r3, 8002a60 <Motor_Speed_Calculate+0x98>)
 8002a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a1c:	f7fd fdcc 	bl	80005b8 <__aeabi_dmul>
 8002a20:	f7fe f87a 	bl	8000b18 <__aeabi_d2iz>
 8002a24:	b200      	sxth	r0, r0
	if(m > 0)
 8002a26:	2800      	cmp	r0, #0
 8002a28:	dd0e      	ble.n	8002a48 <Motor_Speed_Calculate+0x80>
	{
		motorStatus.current_speed2 = (1 << 14) | (m & 0x3FFF);
 8002a2a:	f3c0 000d 	ubfx	r0, r0, #0, #14
 8002a2e:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
 8002a32:	8160      	strh	r0, [r4, #10]
	else if(m == 0)
	{
		motorStatus.current_speed2 = motorStatus.target_speed2 & 0xC000;
	}
	
}
 8002a34:	bd10      	pop	{r4, pc}
		motorStatus.current_speed1 = motorStatus.target_speed1 & 0xC000;
 8002a36:	bf0d      	iteet	eq
 8002a38:	88a0      	ldrheq	r0, [r4, #4]
		motorStatus.current_speed1 = (2 << 14) | (m & 0x3FFF);
 8002a3a:	f3c0 000d 	ubfxne	r0, r0, #0, #14
 8002a3e:	f440 4000 	orrne.w	r0, r0, #32768	; 0x8000
		motorStatus.current_speed1 = motorStatus.target_speed1 & 0xC000;
 8002a42:	f400 4040 	andeq.w	r0, r0, #49152	; 0xc000
 8002a46:	e7da      	b.n	80029fe <Motor_Speed_Calculate+0x36>
		motorStatus.current_speed2 = motorStatus.target_speed2 & 0xC000;
 8002a48:	bf0d      	iteet	eq
 8002a4a:	88e0      	ldrheq	r0, [r4, #6]
		motorStatus.current_speed2 = (2 << 14) | (m & 0x3FFF);
 8002a4c:	f3c0 000d 	ubfxne	r0, r0, #0, #14
 8002a50:	f440 4000 	orrne.w	r0, r0, #32768	; 0x8000
		motorStatus.current_speed2 = motorStatus.target_speed2 & 0xC000;
 8002a54:	f400 4040 	andeq.w	r0, r0, #49152	; 0xc000
 8002a58:	e7eb      	b.n	8002a32 <Motor_Speed_Calculate+0x6a>
 8002a5a:	bf00      	nop
 8002a5c:	f3af 8000 	nop.w
 8002a60:	41921ba1 	.word	0x41921ba1
 8002a64:	40698683 	.word	0x40698683
 8002a68:	200002fc 	.word	0x200002fc
 8002a6c:	43a50000 	.word	0x43a50000

08002a70 <MotorTask>:

extern uint8_t can_buf[8];

void MotorTask(void *param)
{
 8002a70:	b508      	push	{r3, lr}
	while(menu != RUNNING)
 8002a72:	4e30      	ldr	r6, [pc, #192]	; (8002b34 <MotorTask+0xc4>)
 8002a74:	7833      	ldrb	r3, [r6, #0]
 8002a76:	2b04      	cmp	r3, #4
 8002a78:	d116      	bne.n	8002aa8 <MotorTask+0x38>
	{
		vTaskDelay(100);
	}
	
	Motor_Init();
 8002a7a:	f7ff feb9 	bl	80027f0 <Motor_Init>
				Set_Servo_PWM(7, servoPWM.servo7);
				Set_Servo_PWM(8, servoPWM.servo8);
			}
			else														// ,
			{
				motorStatus.motor1_pwm = 0;
 8002a7e:	4d2e      	ldr	r5, [pc, #184]	; (8002b38 <MotorTask+0xc8>)
				Set_Servo_PWM(1, servoPWM.servo1);
 8002a80:	4c2e      	ldr	r4, [pc, #184]	; (8002b3c <MotorTask+0xcc>)
		if(menu == MPU_INIT || menu == SHUTDOWN || menu == START)
 8002a82:	7833      	ldrb	r3, [r6, #0]
 8002a84:	2b05      	cmp	r3, #5
 8002a86:	d001      	beq.n	8002a8c <MotorTask+0x1c>
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d811      	bhi.n	8002ab0 <MotorTask+0x40>
			Set_Motor1_PWM(0);
 8002a8c:	2000      	movs	r0, #0
 8002a8e:	f7ff fe71 	bl	8002774 <Set_Motor1_PWM>
			Set_Motor2_PWM(0);
 8002a92:	2000      	movs	r0, #0
 8002a94:	f7ff fe8c 	bl	80027b0 <Set_Motor2_PWM>
			vTaskDelay(50);
 8002a98:	2032      	movs	r0, #50	; 0x32
				motorStatus.motor2_pwm = 0;
				Set_Motor1_PWM(0);
				Set_Motor2_PWM(0);
			}
			vTaskDelay(MOTOR_TIME_SLICE);
 8002a9a:	f004 fc9f 	bl	80073dc <vTaskDelay>
		}
		
		CanSendMsg(can_buf,8);//8
 8002a9e:	2108      	movs	r1, #8
 8002aa0:	4827      	ldr	r0, [pc, #156]	; (8002b40 <MotorTask+0xd0>)
 8002aa2:	f7fe fdd9 	bl	8001658 <CanSendMsg>
		if(menu == MPU_INIT || menu == SHUTDOWN || menu == START)
 8002aa6:	e7ec      	b.n	8002a82 <MotorTask+0x12>
		vTaskDelay(100);
 8002aa8:	2064      	movs	r0, #100	; 0x64
 8002aaa:	f004 fc97 	bl	80073dc <vTaskDelay>
 8002aae:	e7e1      	b.n	8002a74 <MotorTask+0x4>
			Read_Encoder();
 8002ab0:	f7ff fe4e 	bl	8002750 <Read_Encoder>
			Motor_Speed_Calculate();
 8002ab4:	f7ff ff88 	bl	80029c8 <Motor_Speed_Calculate>
			if(radiolinkConnectStatus())		// ,,,
 8002ab8:	f006 ff6c 	bl	8009994 <radiolinkConnectStatus>
 8002abc:	b348      	cbz	r0, 8002b12 <MotorTask+0xa2>
				Set_Motor1_PWM(motorStatus.motor1_pwm);
 8002abe:	f9b5 0000 	ldrsh.w	r0, [r5]
 8002ac2:	f7ff fe57 	bl	8002774 <Set_Motor1_PWM>
				Set_Motor2_PWM(motorStatus.motor2_pwm);
 8002ac6:	f9b5 0002 	ldrsh.w	r0, [r5, #2]
 8002aca:	f7ff fe71 	bl	80027b0 <Set_Motor2_PWM>
				Set_Servo_PWM(1, servoPWM.servo1);
 8002ace:	2001      	movs	r0, #1
 8002ad0:	8821      	ldrh	r1, [r4, #0]
 8002ad2:	f000 feaf 	bl	8003834 <Set_Servo_PWM>
				Set_Servo_PWM(2, servoPWM.servo2);
 8002ad6:	2002      	movs	r0, #2
 8002ad8:	8861      	ldrh	r1, [r4, #2]
 8002ada:	f000 feab 	bl	8003834 <Set_Servo_PWM>
				Set_Servo_PWM(3, servoPWM.servo3);
 8002ade:	2003      	movs	r0, #3
 8002ae0:	88a1      	ldrh	r1, [r4, #4]
 8002ae2:	f000 fea7 	bl	8003834 <Set_Servo_PWM>
				Set_Servo_PWM(4, servoPWM.servo4);
 8002ae6:	2004      	movs	r0, #4
 8002ae8:	88e1      	ldrh	r1, [r4, #6]
 8002aea:	f000 fea3 	bl	8003834 <Set_Servo_PWM>
				Set_Servo_PWM(5, servoPWM.servo5);
 8002aee:	2005      	movs	r0, #5
 8002af0:	8921      	ldrh	r1, [r4, #8]
 8002af2:	f000 fe9f 	bl	8003834 <Set_Servo_PWM>
				Set_Servo_PWM(6, servoPWM.servo6);
 8002af6:	2006      	movs	r0, #6
 8002af8:	8961      	ldrh	r1, [r4, #10]
 8002afa:	f000 fe9b 	bl	8003834 <Set_Servo_PWM>
				Set_Servo_PWM(7, servoPWM.servo7);
 8002afe:	2007      	movs	r0, #7
 8002b00:	89a1      	ldrh	r1, [r4, #12]
 8002b02:	f000 fe97 	bl	8003834 <Set_Servo_PWM>
				Set_Servo_PWM(8, servoPWM.servo8);
 8002b06:	2008      	movs	r0, #8
 8002b08:	89e1      	ldrh	r1, [r4, #14]
 8002b0a:	f000 fe93 	bl	8003834 <Set_Servo_PWM>
			vTaskDelay(MOTOR_TIME_SLICE);
 8002b0e:	2014      	movs	r0, #20
 8002b10:	e7c3      	b.n	8002a9a <MotorTask+0x2a>
			else if(Usart1LinkStatus())			// USART1,
 8002b12:	f001 fa85 	bl	8004020 <Usart1LinkStatus>
 8002b16:	4601      	mov	r1, r0
 8002b18:	b120      	cbz	r0, 8002b24 <MotorTask+0xb4>
				Motor1_Speed_Control();
 8002b1a:	f7ff fe8d 	bl	8002838 <Motor1_Speed_Control>
				Motor2_Speed_Control();
 8002b1e:	f7ff feef 	bl	8002900 <Motor2_Speed_Control>
 8002b22:	e7d4      	b.n	8002ace <MotorTask+0x5e>
				motorStatus.motor1_pwm = 0;
 8002b24:	6028      	str	r0, [r5, #0]
				Set_Motor1_PWM(0);
 8002b26:	f7ff fe25 	bl	8002774 <Set_Motor1_PWM>
				Set_Motor2_PWM(0);
 8002b2a:	4608      	mov	r0, r1
 8002b2c:	f7ff fe40 	bl	80027b0 <Set_Motor2_PWM>
 8002b30:	e7ed      	b.n	8002b0e <MotorTask+0x9e>
 8002b32:	bf00      	nop
 8002b34:	20000080 	.word	0x20000080
 8002b38:	200002fc 	.word	0x200002fc
 8002b3c:	20000082 	.word	0x20000082
 8002b40:	200000e0 	.word	0x200000e0

08002b44 <mpu6500Init>:
/** Default constructor, uses default I2C address.
 * @see MPU6500_DEFAULT_ADDRESS
 */
void mpu6500Init(I2C_Dev *i2cPort)
{
  if (isInit)
 8002b44:	4b05      	ldr	r3, [pc, #20]	; (8002b5c <mpu6500Init+0x18>)
 8002b46:	781a      	ldrb	r2, [r3, #0]
 8002b48:	b932      	cbnz	r2, 8002b58 <mpu6500Init+0x14>
    return;

  I2Cx = i2cPort;
  devAddr = MPU6500_ADDRESS_AD0_LOW;
 8002b4a:	2168      	movs	r1, #104	; 0x68
  I2Cx = i2cPort;
 8002b4c:	4a04      	ldr	r2, [pc, #16]	; (8002b60 <mpu6500Init+0x1c>)
 8002b4e:	6010      	str	r0, [r2, #0]
  devAddr = MPU6500_ADDRESS_AD0_LOW;
 8002b50:	4a04      	ldr	r2, [pc, #16]	; (8002b64 <mpu6500Init+0x20>)
 8002b52:	7011      	strb	r1, [r2, #0]

  isInit = true;
 8002b54:	2201      	movs	r2, #1
 8002b56:	701a      	strb	r2, [r3, #0]
}
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	2000032b 	.word	0x2000032b
 8002b60:	20000318 	.word	0x20000318
 8002b64:	2000032a 	.word	0x2000032a

08002b68 <mpu6500SetRate>:
 * @param rate New sample rate divider
 * @see getRate()
 * @see MPU6500_RA_SMPLRT_DIV
 */
void mpu6500SetRate(uint8_t rate)
{
 8002b68:	4603      	mov	r3, r0
  i2cdevWriteByte(I2Cx, devAddr, MPU6500_RA_SMPLRT_DIV, rate);
 8002b6a:	4903      	ldr	r1, [pc, #12]	; (8002b78 <mpu6500SetRate+0x10>)
 8002b6c:	4803      	ldr	r0, [pc, #12]	; (8002b7c <mpu6500SetRate+0x14>)
 8002b6e:	2219      	movs	r2, #25
 8002b70:	7809      	ldrb	r1, [r1, #0]
 8002b72:	6800      	ldr	r0, [r0, #0]
 8002b74:	f7fe bed7 	b.w	8001926 <i2cdevWriteByte>
 8002b78:	2000032a 	.word	0x2000032a
 8002b7c:	20000318 	.word	0x20000318

08002b80 <mpu6500SetDLPFMode>:
 * @see MPU6500_CFG_DLPF_CFG_BIT
 * @see MPU6500_CFG_DLPF_CFG_LENGTH
 */
void mpu6500SetDLPFMode(uint8_t mode)
{
  i2cdevWriteBits(I2Cx, devAddr, MPU9250_RA_CONFIG, MPU9250_CFG_DLPF_CFG_BIT,
 8002b80:	2303      	movs	r3, #3
{
 8002b82:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBits(I2Cx, devAddr, MPU9250_RA_CONFIG, MPU9250_CFG_DLPF_CFG_BIT,
 8002b84:	4906      	ldr	r1, [pc, #24]	; (8002ba0 <mpu6500SetDLPFMode+0x20>)
 8002b86:	9001      	str	r0, [sp, #4]
 8002b88:	4806      	ldr	r0, [pc, #24]	; (8002ba4 <mpu6500SetDLPFMode+0x24>)
 8002b8a:	9300      	str	r3, [sp, #0]
 8002b8c:	221a      	movs	r2, #26
 8002b8e:	2300      	movs	r3, #0
 8002b90:	7809      	ldrb	r1, [r1, #0]
 8002b92:	6800      	ldr	r0, [r0, #0]
 8002b94:	f7fe fef6 	bl	8001984 <i2cdevWriteBits>
      MPU9250_CFG_DLPF_CFG_LENGTH, mode);
}
 8002b98:	b003      	add	sp, #12
 8002b9a:	f85d fb04 	ldr.w	pc, [sp], #4
 8002b9e:	bf00      	nop
 8002ba0:	2000032a 	.word	0x2000032a
 8002ba4:	20000318 	.word	0x20000318

08002ba8 <mpu6500SetFullScaleGyroRange>:
 * @see MPU6500_GCONFIG_FS_SEL_BIT
 * @see MPU6500_GCONFIG_FS_SEL_LENGTH
 */
void mpu6500SetFullScaleGyroRange(uint8_t range)
{
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_GYRO_CONFIG, MPU6500_GCONFIG_FS_SEL_BIT,
 8002ba8:	2302      	movs	r3, #2
{
 8002baa:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_GYRO_CONFIG, MPU6500_GCONFIG_FS_SEL_BIT,
 8002bac:	4906      	ldr	r1, [pc, #24]	; (8002bc8 <mpu6500SetFullScaleGyroRange+0x20>)
 8002bae:	9001      	str	r0, [sp, #4]
 8002bb0:	4806      	ldr	r0, [pc, #24]	; (8002bcc <mpu6500SetFullScaleGyroRange+0x24>)
 8002bb2:	9300      	str	r3, [sp, #0]
 8002bb4:	221b      	movs	r2, #27
 8002bb6:	2304      	movs	r3, #4
 8002bb8:	7809      	ldrb	r1, [r1, #0]
 8002bba:	6800      	ldr	r0, [r0, #0]
 8002bbc:	f7fe fee2 	bl	8001984 <i2cdevWriteBits>
      MPU6500_GCONFIG_FS_SEL_LENGTH, range);
}
 8002bc0:	b003      	add	sp, #12
 8002bc2:	f85d fb04 	ldr.w	pc, [sp], #4
 8002bc6:	bf00      	nop
 8002bc8:	2000032a 	.word	0x2000032a
 8002bcc:	20000318 	.word	0x20000318

08002bd0 <mpu6500SetFullScaleAccelRange>:
 * @param range New full-scale accelerometer range setting
 * @see getFullScaleAccelRange()
 */
void mpu6500SetFullScaleAccelRange(uint8_t range)
{
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_ACCEL_CONFIG, MPU6500_ACONFIG_AFS_SEL_BIT,
 8002bd0:	2302      	movs	r3, #2
{
 8002bd2:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_ACCEL_CONFIG, MPU6500_ACONFIG_AFS_SEL_BIT,
 8002bd4:	4906      	ldr	r1, [pc, #24]	; (8002bf0 <mpu6500SetFullScaleAccelRange+0x20>)
 8002bd6:	9001      	str	r0, [sp, #4]
 8002bd8:	4806      	ldr	r0, [pc, #24]	; (8002bf4 <mpu6500SetFullScaleAccelRange+0x24>)
 8002bda:	9300      	str	r3, [sp, #0]
 8002bdc:	221c      	movs	r2, #28
 8002bde:	2304      	movs	r3, #4
 8002be0:	7809      	ldrb	r1, [r1, #0]
 8002be2:	6800      	ldr	r0, [r0, #0]
 8002be4:	f7fe fece 	bl	8001984 <i2cdevWriteBits>
      MPU6500_ACONFIG_AFS_SEL_LENGTH, range);
}
 8002be8:	b003      	add	sp, #12
 8002bea:	f85d fb04 	ldr.w	pc, [sp], #4
 8002bee:	bf00      	nop
 8002bf0:	2000032a 	.word	0x2000032a
 8002bf4:	20000318 	.word	0x20000318

08002bf8 <mpu6500SetAccelDLPF>:
 * @see MPU6500_ACCEL_DLPF_BW_10
 * @see MPU6500_ACCEL_DLPF_BW_5
 */
void mpu6500SetAccelDLPF(uint8_t range)
{
	i2cdevWriteBits(I2Cx, devAddr, MPU9250_RA_ACCEL_CONFIG_2, MPU9250_ACONFIG2_DLPF_BIT,
 8002bf8:	2303      	movs	r3, #3
{
 8002bfa:	b507      	push	{r0, r1, r2, lr}
	i2cdevWriteBits(I2Cx, devAddr, MPU9250_RA_ACCEL_CONFIG_2, MPU9250_ACONFIG2_DLPF_BIT,
 8002bfc:	4906      	ldr	r1, [pc, #24]	; (8002c18 <mpu6500SetAccelDLPF+0x20>)
 8002bfe:	9001      	str	r0, [sp, #4]
 8002c00:	4806      	ldr	r0, [pc, #24]	; (8002c1c <mpu6500SetAccelDLPF+0x24>)
 8002c02:	9300      	str	r3, [sp, #0]
 8002c04:	221d      	movs	r2, #29
 8002c06:	2300      	movs	r3, #0
 8002c08:	7809      	ldrb	r1, [r1, #0]
 8002c0a:	6800      	ldr	r0, [r0, #0]
 8002c0c:	f7fe feba 	bl	8001984 <i2cdevWriteBits>
									MPU9250_ACONFIG2_DLPF_LENGTH, range);
}
 8002c10:	b003      	add	sp, #12
 8002c12:	f85d fb04 	ldr.w	pc, [sp], #4
 8002c16:	bf00      	nop
 8002c18:	2000032a 	.word	0x2000032a
 8002c1c:	20000318 	.word	0x20000318

08002c20 <mpu6500SetWaitForExternalSensorEnabled>:
 * @param enabled New wait-for-external-sensor-data enabled value
 * @see getWaitForExternalSensorEnabled()
 * @see MPU6500_RA_I2C_MST_CTRL
 */
void mpu6500SetWaitForExternalSensorEnabled(bool enabled)
{
 8002c20:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_I2C_MST_CTRL, MPU6500_WAIT_FOR_ES_BIT, enabled);
 8002c22:	4906      	ldr	r1, [pc, #24]	; (8002c3c <mpu6500SetWaitForExternalSensorEnabled+0x1c>)
 8002c24:	9000      	str	r0, [sp, #0]
 8002c26:	4806      	ldr	r0, [pc, #24]	; (8002c40 <mpu6500SetWaitForExternalSensorEnabled+0x20>)
 8002c28:	2306      	movs	r3, #6
 8002c2a:	2224      	movs	r2, #36	; 0x24
 8002c2c:	7809      	ldrb	r1, [r1, #0]
 8002c2e:	6800      	ldr	r0, [r0, #0]
 8002c30:	f7fe fe85 	bl	800193e <i2cdevWriteBit>
}
 8002c34:	b003      	add	sp, #12
 8002c36:	f85d fb04 	ldr.w	pc, [sp], #4
 8002c3a:	bf00      	nop
 8002c3c:	2000032a 	.word	0x2000032a
 8002c40:	20000318 	.word	0x20000318

08002c44 <mpu6500SetSlaveReadWriteTransitionEnabled>:
 * @param enabled New slave read/write transition enabled value
 * @see getSlaveReadWriteTransitionEnabled()
 * @see MPU6500_RA_I2C_MST_CTRL
 */
void mpu6500SetSlaveReadWriteTransitionEnabled(bool enabled)
{
 8002c44:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_I2C_MST_CTRL, MPU6500_I2C_MST_P_NSR_BIT, enabled);
 8002c46:	4906      	ldr	r1, [pc, #24]	; (8002c60 <mpu6500SetSlaveReadWriteTransitionEnabled+0x1c>)
 8002c48:	9000      	str	r0, [sp, #0]
 8002c4a:	4806      	ldr	r0, [pc, #24]	; (8002c64 <mpu6500SetSlaveReadWriteTransitionEnabled+0x20>)
 8002c4c:	2304      	movs	r3, #4
 8002c4e:	2224      	movs	r2, #36	; 0x24
 8002c50:	7809      	ldrb	r1, [r1, #0]
 8002c52:	6800      	ldr	r0, [r0, #0]
 8002c54:	f7fe fe73 	bl	800193e <i2cdevWriteBit>
}
 8002c58:	b003      	add	sp, #12
 8002c5a:	f85d fb04 	ldr.w	pc, [sp], #4
 8002c5e:	bf00      	nop
 8002c60:	2000032a 	.word	0x2000032a
 8002c64:	20000318 	.word	0x20000318

08002c68 <mpu6500SetMasterClockSpeed>:
 * @reparam speed Current I2C master clock speed
 * @see MPU6500_RA_I2C_MST_CTRL
 */
void mpu6500SetMasterClockSpeed(uint8_t speed)
{
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_I2C_MST_CTRL, MPU6500_I2C_MST_CLK_BIT,
 8002c68:	2304      	movs	r3, #4
{
 8002c6a:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_I2C_MST_CTRL, MPU6500_I2C_MST_CLK_BIT,
 8002c6c:	4906      	ldr	r1, [pc, #24]	; (8002c88 <mpu6500SetMasterClockSpeed+0x20>)
 8002c6e:	9001      	str	r0, [sp, #4]
 8002c70:	4806      	ldr	r0, [pc, #24]	; (8002c8c <mpu6500SetMasterClockSpeed+0x24>)
 8002c72:	9300      	str	r3, [sp, #0]
 8002c74:	2224      	movs	r2, #36	; 0x24
 8002c76:	2303      	movs	r3, #3
 8002c78:	7809      	ldrb	r1, [r1, #0]
 8002c7a:	6800      	ldr	r0, [r0, #0]
 8002c7c:	f7fe fe82 	bl	8001984 <i2cdevWriteBits>
      MPU6500_I2C_MST_CLK_LENGTH, speed);
}
 8002c80:	b003      	add	sp, #12
 8002c82:	f85d fb04 	ldr.w	pc, [sp], #4
 8002c86:	bf00      	nop
 8002c88:	2000032a 	.word	0x2000032a
 8002c8c:	20000318 	.word	0x20000318

08002c90 <mpu6500SetSlaveAddress>:
 * @see getSlaveAddress()
 * @see MPU6500_RA_I2C_SLV0_ADDR
 */
void mpu6500SetSlaveAddress(uint8_t num, uint8_t address)
{
  if (num > 3)
 8002c90:	2803      	cmp	r0, #3
{
 8002c92:	460b      	mov	r3, r1
  if (num > 3)
 8002c94:	d80a      	bhi.n	8002cac <mpu6500SetSlaveAddress+0x1c>
    return;
  i2cdevWriteByte(I2Cx, devAddr, MPU6500_RA_I2C_SLV0_ADDR + num * 3, address);
 8002c96:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002c9a:	f100 0225 	add.w	r2, r0, #37	; 0x25
 8002c9e:	4904      	ldr	r1, [pc, #16]	; (8002cb0 <mpu6500SetSlaveAddress+0x20>)
 8002ca0:	4804      	ldr	r0, [pc, #16]	; (8002cb4 <mpu6500SetSlaveAddress+0x24>)
 8002ca2:	7809      	ldrb	r1, [r1, #0]
 8002ca4:	6800      	ldr	r0, [r0, #0]
 8002ca6:	b2d2      	uxtb	r2, r2
 8002ca8:	f7fe be3d 	b.w	8001926 <i2cdevWriteByte>
}
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	2000032a 	.word	0x2000032a
 8002cb4:	20000318 	.word	0x20000318

08002cb8 <mpu6500SetSlaveRegister>:
 * @see getSlaveRegister()
 * @see MPU6500_RA_I2C_SLV0_REG
 */
void mpu6500SetSlaveRegister(uint8_t num, uint8_t reg)
{
  if (num > 3)
 8002cb8:	2803      	cmp	r0, #3
{
 8002cba:	460b      	mov	r3, r1
  if (num > 3)
 8002cbc:	d80a      	bhi.n	8002cd4 <mpu6500SetSlaveRegister+0x1c>
    return;
  i2cdevWriteByte(I2Cx, devAddr, MPU6500_RA_I2C_SLV0_REG + num * 3, reg);
 8002cbe:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002cc2:	f100 0226 	add.w	r2, r0, #38	; 0x26
 8002cc6:	4904      	ldr	r1, [pc, #16]	; (8002cd8 <mpu6500SetSlaveRegister+0x20>)
 8002cc8:	4804      	ldr	r0, [pc, #16]	; (8002cdc <mpu6500SetSlaveRegister+0x24>)
 8002cca:	7809      	ldrb	r1, [r1, #0]
 8002ccc:	6800      	ldr	r0, [r0, #0]
 8002cce:	b2d2      	uxtb	r2, r2
 8002cd0:	f7fe be29 	b.w	8001926 <i2cdevWriteByte>
}
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	2000032a 	.word	0x2000032a
 8002cdc:	20000318 	.word	0x20000318

08002ce0 <mpu6500SetSlaveEnabled>:
 * @see getSlaveEnabled()
 * @see MPU6500_RA_I2C_SLV0_CTRL
 */
void mpu6500SetSlaveEnabled(uint8_t num, bool enabled)
{
  if (num > 3)
 8002ce0:	2803      	cmp	r0, #3
{
 8002ce2:	b507      	push	{r0, r1, r2, lr}
  if (num > 3)
 8002ce4:	d80c      	bhi.n	8002d00 <mpu6500SetSlaveEnabled+0x20>
    return;
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_I2C_SLV0_CTRL + num * 3, MPU6500_I2C_SLV_EN_BIT,
 8002ce6:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002cea:	9100      	str	r1, [sp, #0]
 8002cec:	f100 0227 	add.w	r2, r0, #39	; 0x27
 8002cf0:	4905      	ldr	r1, [pc, #20]	; (8002d08 <mpu6500SetSlaveEnabled+0x28>)
 8002cf2:	4806      	ldr	r0, [pc, #24]	; (8002d0c <mpu6500SetSlaveEnabled+0x2c>)
 8002cf4:	2307      	movs	r3, #7
 8002cf6:	7809      	ldrb	r1, [r1, #0]
 8002cf8:	6800      	ldr	r0, [r0, #0]
 8002cfa:	b2d2      	uxtb	r2, r2
 8002cfc:	f7fe fe1f 	bl	800193e <i2cdevWriteBit>
      enabled);
}
 8002d00:	b003      	add	sp, #12
 8002d02:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d06:	bf00      	nop
 8002d08:	2000032a 	.word	0x2000032a
 8002d0c:	20000318 	.word	0x20000318

08002d10 <mpu6500SetSlaveDataLength>:
 * @see getSlaveDataLength()
 * @see MPU6500_RA_I2C_SLV0_CTRL
 */
void mpu6500SetSlaveDataLength(uint8_t num, uint8_t length)
{
  if (num > 3)
 8002d10:	2803      	cmp	r0, #3
{
 8002d12:	b507      	push	{r0, r1, r2, lr}
  if (num > 3)
 8002d14:	d80e      	bhi.n	8002d34 <mpu6500SetSlaveDataLength+0x24>
    return;
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_I2C_SLV0_CTRL + num * 3, MPU6500_I2C_SLV_LEN_BIT,
 8002d16:	2304      	movs	r3, #4
 8002d18:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002d1c:	9101      	str	r1, [sp, #4]
 8002d1e:	f100 0227 	add.w	r2, r0, #39	; 0x27
 8002d22:	4906      	ldr	r1, [pc, #24]	; (8002d3c <mpu6500SetSlaveDataLength+0x2c>)
 8002d24:	4806      	ldr	r0, [pc, #24]	; (8002d40 <mpu6500SetSlaveDataLength+0x30>)
 8002d26:	9300      	str	r3, [sp, #0]
 8002d28:	7809      	ldrb	r1, [r1, #0]
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	6800      	ldr	r0, [r0, #0]
 8002d2e:	b2d2      	uxtb	r2, r2
 8002d30:	f7fe fe28 	bl	8001984 <i2cdevWriteBits>
      MPU6500_I2C_SLV_LEN_LENGTH, length);
}
 8002d34:	b003      	add	sp, #12
 8002d36:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d3a:	bf00      	nop
 8002d3c:	2000032a 	.word	0x2000032a
 8002d40:	20000318 	.word	0x20000318

08002d44 <mpu6500SetSlave4MasterDelay>:
 * @see getSlave4MasterDelay()
 * @see MPU6500_RA_I2C_SLV4_CTRL
 */
void mpu6500SetSlave4MasterDelay(uint8_t delay)
{
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_I2C_SLV4_CTRL, MPU6500_I2C_SLV4_MST_DLY_BIT,
 8002d44:	2305      	movs	r3, #5
{
 8002d46:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_I2C_SLV4_CTRL, MPU6500_I2C_SLV4_MST_DLY_BIT,
 8002d48:	4906      	ldr	r1, [pc, #24]	; (8002d64 <mpu6500SetSlave4MasterDelay+0x20>)
 8002d4a:	9001      	str	r0, [sp, #4]
 8002d4c:	4806      	ldr	r0, [pc, #24]	; (8002d68 <mpu6500SetSlave4MasterDelay+0x24>)
 8002d4e:	9300      	str	r3, [sp, #0]
 8002d50:	2234      	movs	r2, #52	; 0x34
 8002d52:	2304      	movs	r3, #4
 8002d54:	7809      	ldrb	r1, [r1, #0]
 8002d56:	6800      	ldr	r0, [r0, #0]
 8002d58:	f7fe fe14 	bl	8001984 <i2cdevWriteBits>
      MPU6500_I2C_SLV4_MST_DLY_LENGTH, delay);
}
 8002d5c:	b003      	add	sp, #12
 8002d5e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d62:	bf00      	nop
 8002d64:	2000032a 	.word	0x2000032a
 8002d68:	20000318 	.word	0x20000318

08002d6c <mpu6500SetInterruptMode>:
 * @see getInterruptMode()
 * @see MPU6500_RA_INT_PIN_CFG
 * @see MPU6500_INTCFG_INT_LEVEL_BIT
 */
void mpu6500SetInterruptMode(bool mode)
{
 8002d6c:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_INT_PIN_CFG, MPU6500_INTCFG_INT_LEVEL_BIT, mode);
 8002d6e:	4906      	ldr	r1, [pc, #24]	; (8002d88 <mpu6500SetInterruptMode+0x1c>)
 8002d70:	9000      	str	r0, [sp, #0]
 8002d72:	4806      	ldr	r0, [pc, #24]	; (8002d8c <mpu6500SetInterruptMode+0x20>)
 8002d74:	2307      	movs	r3, #7
 8002d76:	2237      	movs	r2, #55	; 0x37
 8002d78:	7809      	ldrb	r1, [r1, #0]
 8002d7a:	6800      	ldr	r0, [r0, #0]
 8002d7c:	f7fe fddf 	bl	800193e <i2cdevWriteBit>
}
 8002d80:	b003      	add	sp, #12
 8002d82:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d86:	bf00      	nop
 8002d88:	2000032a 	.word	0x2000032a
 8002d8c:	20000318 	.word	0x20000318

08002d90 <mpu6500SetInterruptDrive>:
 * @see getInterruptDrive()
 * @see MPU6500_RA_INT_PIN_CFG
 * @see MPU6500_INTCFG_INT_OPEN_BIT
 */
void mpu6500SetInterruptDrive(bool drive)
{
 8002d90:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_INT_PIN_CFG, MPU6500_INTCFG_INT_OPEN_BIT, drive);
 8002d92:	4906      	ldr	r1, [pc, #24]	; (8002dac <mpu6500SetInterruptDrive+0x1c>)
 8002d94:	9000      	str	r0, [sp, #0]
 8002d96:	4806      	ldr	r0, [pc, #24]	; (8002db0 <mpu6500SetInterruptDrive+0x20>)
 8002d98:	2306      	movs	r3, #6
 8002d9a:	2237      	movs	r2, #55	; 0x37
 8002d9c:	7809      	ldrb	r1, [r1, #0]
 8002d9e:	6800      	ldr	r0, [r0, #0]
 8002da0:	f7fe fdcd 	bl	800193e <i2cdevWriteBit>
}
 8002da4:	b003      	add	sp, #12
 8002da6:	f85d fb04 	ldr.w	pc, [sp], #4
 8002daa:	bf00      	nop
 8002dac:	2000032a 	.word	0x2000032a
 8002db0:	20000318 	.word	0x20000318

08002db4 <mpu6500SetInterruptLatch>:
 * @see getInterruptLatch()
 * @see MPU6500_RA_INT_PIN_CFG
 * @see MPU6500_INTCFG_LATCH_INT_EN_BIT
 */
void mpu6500SetInterruptLatch(bool latch)
{
 8002db4:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_INT_PIN_CFG, MPU6500_INTCFG_LATCH_INT_EN_BIT, latch);
 8002db6:	4906      	ldr	r1, [pc, #24]	; (8002dd0 <mpu6500SetInterruptLatch+0x1c>)
 8002db8:	9000      	str	r0, [sp, #0]
 8002dba:	4806      	ldr	r0, [pc, #24]	; (8002dd4 <mpu6500SetInterruptLatch+0x20>)
 8002dbc:	2305      	movs	r3, #5
 8002dbe:	2237      	movs	r2, #55	; 0x37
 8002dc0:	7809      	ldrb	r1, [r1, #0]
 8002dc2:	6800      	ldr	r0, [r0, #0]
 8002dc4:	f7fe fdbb 	bl	800193e <i2cdevWriteBit>
}
 8002dc8:	b003      	add	sp, #12
 8002dca:	f85d fb04 	ldr.w	pc, [sp], #4
 8002dce:	bf00      	nop
 8002dd0:	2000032a 	.word	0x2000032a
 8002dd4:	20000318 	.word	0x20000318

08002dd8 <mpu6500SetInterruptLatchClear>:
 * @see getInterruptLatchClear()
 * @see MPU6500_RA_INT_PIN_CFG
 * @see MPU6500_INTCFG_INT_RD_CLEAR_BIT
 */
void mpu6500SetInterruptLatchClear(bool clear)
{
 8002dd8:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_INT_PIN_CFG, MPU6500_INTCFG_INT_RD_CLEAR_BIT, clear);
 8002dda:	4906      	ldr	r1, [pc, #24]	; (8002df4 <mpu6500SetInterruptLatchClear+0x1c>)
 8002ddc:	9000      	str	r0, [sp, #0]
 8002dde:	4806      	ldr	r0, [pc, #24]	; (8002df8 <mpu6500SetInterruptLatchClear+0x20>)
 8002de0:	2304      	movs	r3, #4
 8002de2:	2237      	movs	r2, #55	; 0x37
 8002de4:	7809      	ldrb	r1, [r1, #0]
 8002de6:	6800      	ldr	r0, [r0, #0]
 8002de8:	f7fe fda9 	bl	800193e <i2cdevWriteBit>
}
 8002dec:	b003      	add	sp, #12
 8002dee:	f85d fb04 	ldr.w	pc, [sp], #4
 8002df2:	bf00      	nop
 8002df4:	2000032a 	.word	0x2000032a
 8002df8:	20000318 	.word	0x20000318

08002dfc <mpu6500SetI2CBypassEnabled>:
 * @param enabled New I2C bypass enabled status
 * @see MPU6500_RA_INT_PIN_CFG
 * @see MPU6500_INTCFG_I2C_BYPASS_EN_BIT
 */
void mpu6500SetI2CBypassEnabled(bool enabled)
{
 8002dfc:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_INT_PIN_CFG, MPU6500_INTCFG_I2C_BYPASS_EN_BIT, enabled);
 8002dfe:	4906      	ldr	r1, [pc, #24]	; (8002e18 <mpu6500SetI2CBypassEnabled+0x1c>)
 8002e00:	9000      	str	r0, [sp, #0]
 8002e02:	4806      	ldr	r0, [pc, #24]	; (8002e1c <mpu6500SetI2CBypassEnabled+0x20>)
 8002e04:	2301      	movs	r3, #1
 8002e06:	2237      	movs	r2, #55	; 0x37
 8002e08:	7809      	ldrb	r1, [r1, #0]
 8002e0a:	6800      	ldr	r0, [r0, #0]
 8002e0c:	f7fe fd97 	bl	800193e <i2cdevWriteBit>
}
 8002e10:	b003      	add	sp, #12
 8002e12:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e16:	bf00      	nop
 8002e18:	2000032a 	.word	0x2000032a
 8002e1c:	20000318 	.word	0x20000318

08002e20 <mpu6500SetIntEnabled>:
 * @see getIntFreefallEnabled()
 * @see MPU6500_RA_INT_ENABLE
 * @see MPU6500_INTERRUPT_FF_BIT
 **/
void mpu6500SetIntEnabled(uint8_t enabled)
{
 8002e20:	4603      	mov	r3, r0
  i2cdevWriteByte(I2Cx, devAddr, MPU6500_RA_INT_ENABLE, enabled);
 8002e22:	4903      	ldr	r1, [pc, #12]	; (8002e30 <mpu6500SetIntEnabled+0x10>)
 8002e24:	4803      	ldr	r0, [pc, #12]	; (8002e34 <mpu6500SetIntEnabled+0x14>)
 8002e26:	2238      	movs	r2, #56	; 0x38
 8002e28:	7809      	ldrb	r1, [r1, #0]
 8002e2a:	6800      	ldr	r0, [r0, #0]
 8002e2c:	f7fe bd7b 	b.w	8001926 <i2cdevWriteByte>
 8002e30:	2000032a 	.word	0x2000032a
 8002e34:	20000318 	.word	0x20000318

08002e38 <mpu6500SetIntDataReadyEnabled>:
 * @see getIntDataReadyEnabled()
 * @see MPU6500_RA_INT_CFG
 * @see MPU6500_INTERRUPT_DATA_RDY_BIT
 */
void mpu6500SetIntDataReadyEnabled(bool enabled)
{
 8002e38:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_INT_ENABLE, MPU6500_INTERRUPT_DATA_RDY_BIT, enabled);
 8002e3a:	4906      	ldr	r1, [pc, #24]	; (8002e54 <mpu6500SetIntDataReadyEnabled+0x1c>)
 8002e3c:	9000      	str	r0, [sp, #0]
 8002e3e:	4806      	ldr	r0, [pc, #24]	; (8002e58 <mpu6500SetIntDataReadyEnabled+0x20>)
 8002e40:	2300      	movs	r3, #0
 8002e42:	2238      	movs	r2, #56	; 0x38
 8002e44:	7809      	ldrb	r1, [r1, #0]
 8002e46:	6800      	ldr	r0, [r0, #0]
 8002e48:	f7fe fd79 	bl	800193e <i2cdevWriteBit>
}
 8002e4c:	b003      	add	sp, #12
 8002e4e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e52:	bf00      	nop
 8002e54:	2000032a 	.word	0x2000032a
 8002e58:	20000318 	.word	0x20000318

08002e5c <mpu6500SetSlaveDelayEnabled>:
 * @param enabled New slave delay enabled status.
 * @see MPU6500_RA_I2C_MST_DELAY_CTRL
 * @see MPU6500_DELAYCTRL_I2C_SLV0_DLY_EN_BIT
 */
void mpu6500SetSlaveDelayEnabled(uint8_t num, bool enabled)
{
 8002e5c:	b507      	push	{r0, r1, r2, lr}
 8002e5e:	4603      	mov	r3, r0
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_I2C_MST_DELAY_CTRL, num, enabled);
 8002e60:	9100      	str	r1, [sp, #0]
 8002e62:	4805      	ldr	r0, [pc, #20]	; (8002e78 <mpu6500SetSlaveDelayEnabled+0x1c>)
 8002e64:	4905      	ldr	r1, [pc, #20]	; (8002e7c <mpu6500SetSlaveDelayEnabled+0x20>)
 8002e66:	2267      	movs	r2, #103	; 0x67
 8002e68:	7809      	ldrb	r1, [r1, #0]
 8002e6a:	6800      	ldr	r0, [r0, #0]
 8002e6c:	f7fe fd67 	bl	800193e <i2cdevWriteBit>
}
 8002e70:	b003      	add	sp, #12
 8002e72:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e76:	bf00      	nop
 8002e78:	20000318 	.word	0x20000318
 8002e7c:	2000032a 	.word	0x2000032a

08002e80 <mpu6500SetI2CMasterModeEnabled>:
 * @see getI2CMasterModeEnabled()
 * @see MPU6500_RA_USER_CTRL
 * @see MPU6500_USERCTRL_I2C_MST_EN_BIT
 */
void mpu6500SetI2CMasterModeEnabled(bool enabled)
{
 8002e80:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_USER_CTRL, MPU6500_USERCTRL_I2C_MST_EN_BIT, enabled);
 8002e82:	4906      	ldr	r1, [pc, #24]	; (8002e9c <mpu6500SetI2CMasterModeEnabled+0x1c>)
 8002e84:	9000      	str	r0, [sp, #0]
 8002e86:	4806      	ldr	r0, [pc, #24]	; (8002ea0 <mpu6500SetI2CMasterModeEnabled+0x20>)
 8002e88:	2305      	movs	r3, #5
 8002e8a:	226a      	movs	r2, #106	; 0x6a
 8002e8c:	7809      	ldrb	r1, [r1, #0]
 8002e8e:	6800      	ldr	r0, [r0, #0]
 8002e90:	f7fe fd55 	bl	800193e <i2cdevWriteBit>
}
 8002e94:	b003      	add	sp, #12
 8002e96:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e9a:	bf00      	nop
 8002e9c:	2000032a 	.word	0x2000032a
 8002ea0:	20000318 	.word	0x20000318

08002ea4 <mpu6500Reset>:
 * @see MPU6500_RA_PWR_MGMT_1
 * @see MPU6500_PWR1_DEVICE_RESET_BIT
 */
void mpu6500Reset()
{
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_PWR_MGMT_1, MPU6500_PWR1_DEVICE_RESET_BIT, 1);
 8002ea4:	2301      	movs	r3, #1
{
 8002ea6:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_PWR_MGMT_1, MPU6500_PWR1_DEVICE_RESET_BIT, 1);
 8002ea8:	4905      	ldr	r1, [pc, #20]	; (8002ec0 <mpu6500Reset+0x1c>)
 8002eaa:	4806      	ldr	r0, [pc, #24]	; (8002ec4 <mpu6500Reset+0x20>)
 8002eac:	9300      	str	r3, [sp, #0]
 8002eae:	226b      	movs	r2, #107	; 0x6b
 8002eb0:	2307      	movs	r3, #7
 8002eb2:	7809      	ldrb	r1, [r1, #0]
 8002eb4:	6800      	ldr	r0, [r0, #0]
 8002eb6:	f7fe fd42 	bl	800193e <i2cdevWriteBit>
}
 8002eba:	b003      	add	sp, #12
 8002ebc:	f85d fb04 	ldr.w	pc, [sp], #4
 8002ec0:	2000032a 	.word	0x2000032a
 8002ec4:	20000318 	.word	0x20000318

08002ec8 <mpu6500SetSleepEnabled>:
 * @see getSleepEnabled()
 * @see MPU6500_RA_PWR_MGMT_1
 * @see MPU6500_PWR1_SLEEP_BIT
 */
void mpu6500SetSleepEnabled(bool enabled)
{
 8002ec8:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_PWR_MGMT_1, MPU6500_PWR1_SLEEP_BIT, enabled);
 8002eca:	4906      	ldr	r1, [pc, #24]	; (8002ee4 <mpu6500SetSleepEnabled+0x1c>)
 8002ecc:	9000      	str	r0, [sp, #0]
 8002ece:	4806      	ldr	r0, [pc, #24]	; (8002ee8 <mpu6500SetSleepEnabled+0x20>)
 8002ed0:	2306      	movs	r3, #6
 8002ed2:	226b      	movs	r2, #107	; 0x6b
 8002ed4:	7809      	ldrb	r1, [r1, #0]
 8002ed6:	6800      	ldr	r0, [r0, #0]
 8002ed8:	f7fe fd31 	bl	800193e <i2cdevWriteBit>
}
 8002edc:	b003      	add	sp, #12
 8002ede:	f85d fb04 	ldr.w	pc, [sp], #4
 8002ee2:	bf00      	nop
 8002ee4:	2000032a 	.word	0x2000032a
 8002ee8:	20000318 	.word	0x20000318

08002eec <mpu6500SetTempSensorEnabled>:
 * @see getTempSensorEnabled()
 * @see MPU6500_RA_PWR_MGMT_1
 * @see MPU6500_PWR1_TEMP_DIS_BIT
 */
void mpu6500SetTempSensorEnabled(bool enabled)
{
 8002eec:	b507      	push	{r0, r1, r2, lr}
  // 1 is actually disabled here
  i2cdevWriteBit(I2Cx, devAddr, MPU6500_RA_PWR_MGMT_1, MPU6500_PWR1_TEMP_DIS_BIT, !enabled);
 8002eee:	f080 0001 	eor.w	r0, r0, #1
 8002ef2:	9000      	str	r0, [sp, #0]
 8002ef4:	4905      	ldr	r1, [pc, #20]	; (8002f0c <mpu6500SetTempSensorEnabled+0x20>)
 8002ef6:	4806      	ldr	r0, [pc, #24]	; (8002f10 <mpu6500SetTempSensorEnabled+0x24>)
 8002ef8:	2303      	movs	r3, #3
 8002efa:	226b      	movs	r2, #107	; 0x6b
 8002efc:	7809      	ldrb	r1, [r1, #0]
 8002efe:	6800      	ldr	r0, [r0, #0]
 8002f00:	f7fe fd1d 	bl	800193e <i2cdevWriteBit>
}
 8002f04:	b003      	add	sp, #12
 8002f06:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f0a:	bf00      	nop
 8002f0c:	2000032a 	.word	0x2000032a
 8002f10:	20000318 	.word	0x20000318

08002f14 <mpu6500SetClockSource>:
 * @see MPU6500_PWR1_CLKSEL_BIT
 * @see MPU6500_PWR1_CLKSEL_LENGTH
 */
void mpu6500SetClockSource(uint8_t source)
{
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_PWR_MGMT_1, MPU6500_PWR1_CLKSEL_BIT,
 8002f14:	2303      	movs	r3, #3
{
 8002f16:	b507      	push	{r0, r1, r2, lr}
  i2cdevWriteBits(I2Cx, devAddr, MPU6500_RA_PWR_MGMT_1, MPU6500_PWR1_CLKSEL_BIT,
 8002f18:	4906      	ldr	r1, [pc, #24]	; (8002f34 <mpu6500SetClockSource+0x20>)
 8002f1a:	9001      	str	r0, [sp, #4]
 8002f1c:	4806      	ldr	r0, [pc, #24]	; (8002f38 <mpu6500SetClockSource+0x24>)
 8002f1e:	9300      	str	r3, [sp, #0]
 8002f20:	226b      	movs	r2, #107	; 0x6b
 8002f22:	2302      	movs	r3, #2
 8002f24:	7809      	ldrb	r1, [r1, #0]
 8002f26:	6800      	ldr	r0, [r0, #0]
 8002f28:	f7fe fd2c 	bl	8001984 <i2cdevWriteBits>
      MPU6500_PWR1_CLKSEL_LENGTH, source);
}
 8002f2c:	b003      	add	sp, #12
 8002f2e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f32:	bf00      	nop
 8002f34:	2000032a 	.word	0x2000032a
 8002f38:	20000318 	.word	0x20000318

08002f3c <mpu6500GetDeviceID>:
 * @see MPU6500_RA_WHO_AM_I
 * @see MPU6500_WHO_AM_I_BIT
 * @see MPU6500_WHO_AM_I_LENGTH
 */
uint8_t mpu6500GetDeviceID()
{
 8002f3c:	b510      	push	{r4, lr}
//  i2cdevReadBits(I2Cx, devAddr, MPU6500_RA_WHO_AM_I, MPU6500_WHO_AM_I_BIT, MPU6500_WHO_AM_I_LENGTH,
//      buffer);
	i2cdevReadByte(I2Cx, devAddr,  MPU6500_RA_WHO_AM_I, buffer);
 8002f3e:	4905      	ldr	r1, [pc, #20]	; (8002f54 <mpu6500GetDeviceID+0x18>)
 8002f40:	4c05      	ldr	r4, [pc, #20]	; (8002f58 <mpu6500GetDeviceID+0x1c>)
 8002f42:	4806      	ldr	r0, [pc, #24]	; (8002f5c <mpu6500GetDeviceID+0x20>)
 8002f44:	4623      	mov	r3, r4
 8002f46:	2275      	movs	r2, #117	; 0x75
 8002f48:	7809      	ldrb	r1, [r1, #0]
 8002f4a:	6800      	ldr	r0, [r0, #0]
 8002f4c:	f7fe fcc8 	bl	80018e0 <i2cdevReadByte>
  return buffer[0];
}
 8002f50:	7820      	ldrb	r0, [r4, #0]
 8002f52:	bd10      	pop	{r4, pc}
 8002f54:	2000032a 	.word	0x2000032a
 8002f58:	2000031c 	.word	0x2000031c
 8002f5c:	20000318 	.word	0x20000318

08002f60 <NRF_LowLevel_Init>:

/***************************NRF24L01+***********************************/

/* NRFSTM32SPI3 */
static void NRF_LowLevel_Init(void)
{
 8002f60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
	
	/* NRFCE(PC5),NSS(PA15) */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5; 
 8002f64:	2520      	movs	r5, #32
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8002f66:	f04f 0810 	mov.w	r8, #16
	GPIO_Init(GPIOC, &GPIO_InitStructure);
	
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15; 
 8002f6a:	f44f 4700 	mov.w	r7, #32768	; 0x8000
{
 8002f6e:	b08b      	sub	sp, #44	; 0x2c
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_AFIO, ENABLE);
 8002f70:	2101      	movs	r1, #1
 8002f72:	200d      	movs	r0, #13
 8002f74:	f005 fe6a 	bl	8008c4c <RCC_APB2PeriphClockCmd>
	GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
 8002f78:	2101      	movs	r1, #1
 8002f7a:	4832      	ldr	r0, [pc, #200]	; (8003044 <NRF_LowLevel_Init+0xe4>)
 8002f7c:	f005 fce4 	bl	8008948 <GPIO_PinRemapConfig>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8002f80:	2101      	movs	r1, #1
 8002f82:	2010      	movs	r0, #16
 8002f84:	f005 fe62 	bl	8008c4c <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI3, ENABLE); 
 8002f88:	2101      	movs	r1, #1
 8002f8a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002f8e:	f005 fe69 	bl	8008c64 <RCC_APB1PeriphClockCmd>
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002f92:	4c2d      	ldr	r4, [pc, #180]	; (8003048 <NRF_LowLevel_Init+0xe8>)
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_4 | GPIO_Pin_5; 
 8002f94:	4b2d      	ldr	r3, [pc, #180]	; (800304c <NRF_LowLevel_Init+0xec>)
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002f96:	4e2e      	ldr	r6, [pc, #184]	; (8003050 <NRF_LowLevel_Init+0xf0>)
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002f98:	a902      	add	r1, sp, #8
 8002f9a:	482e      	ldr	r0, [pc, #184]	; (8003054 <NRF_LowLevel_Init+0xf4>)
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_4 | GPIO_Pin_5; 
 8002f9c:	9302      	str	r3, [sp, #8]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002f9e:	f005 fc73 	bl	8008888 <GPIO_Init>
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002fa2:	4620      	mov	r0, r4
 8002fa4:	a902      	add	r1, sp, #8
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8002fa6:	f88d 800b 	strb.w	r8, [sp, #11]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5; 
 8002faa:	f8ad 5008 	strh.w	r5, [sp, #8]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002fae:	f005 fc6b 	bl	8008888 <GPIO_Init>
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002fb2:	4630      	mov	r0, r6
 8002fb4:	a902      	add	r1, sp, #8
	
	/* NRFIRQ(PC13) */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 8002fb6:	f44f 5900 	mov.w	r9, #8192	; 0x2000
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15; 
 8002fba:	f8ad 7008 	strh.w	r7, [sp, #8]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002fbe:	f005 fc63 	bl	8008888 <GPIO_Init>
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 8002fc2:	2348      	movs	r3, #72	; 0x48
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002fc4:	4620      	mov	r0, r4
 8002fc6:	a902      	add	r1, sp, #8
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 8002fc8:	f88d 300b 	strb.w	r3, [sp, #11]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 8002fcc:	f8ad 9008 	strh.w	r9, [sp, #8]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002fd0:	f005 fc5a 	bl	8008888 <GPIO_Init>
	
	/* IRQ */
	GPIO_EXTILineConfig(GPIO_PortSourceGPIOC, GPIO_PinSource13);
 8002fd4:	210d      	movs	r1, #13
 8002fd6:	2002      	movs	r0, #2
 8002fd8:	f005 fce6 	bl	80089a8 <GPIO_EXTILineConfig>
	EXTI_InitStructure.EXTI_Line = EXTI_Line13;
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8002fdc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
	EXTI_InitStructure.EXTI_Line = EXTI_Line13;
 8002fe0:	f8cd 900c 	str.w	r9, [sp, #12]
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8002fe4:	f04f 0901 	mov.w	r9, #1
	EXTI_Init(&EXTI_InitStructure);
 8002fe8:	a803      	add	r0, sp, #12
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8002fea:	f8ad 3010 	strh.w	r3, [sp, #16]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8002fee:	f88d 9012 	strb.w	r9, [sp, #18]
	EXTI_Init(&EXTI_InitStructure);
 8002ff2:	f005 fb69 	bl	80086c8 <EXTI_Init>
  
	NVIC_InitStructure.NVIC_IRQChannel = EXTI15_10_IRQn;
 8002ff6:	4b18      	ldr	r3, [pc, #96]	; (8003058 <NRF_LowLevel_Init+0xf8>)
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 6;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8002ff8:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannel = EXTI15_10_IRQn;
 8002ffa:	9301      	str	r3, [sp, #4]
	NVIC_Init(&NVIC_InitStructure);
 8002ffc:	f005 f870 	bl	80080e0 <NVIC_Init>
	
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;			/* SPI:SPI */
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;											/* SPI:SPI */
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;										/* SPI:SPI8 */
 8003000:	f04f 7282 	mov.w	r2, #17039360	; 0x1040000
 8003004:	2300      	movs	r3, #0
 8003006:	e9cd 2305 	strd	r2, r3, [sp, #20]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;												/* : */
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;											/*  */
 800300a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;														/* NSSNSSSSI:NSSSSI */
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_8;			/* :4 */
 800300e:	e9cd 3807 	strd	r3, r8, [sp, #28]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;											/* MSBLSB:MSB */
	SPI_InitStructure.SPI_CRCPolynomial = 7;														/* CRC */
 8003012:	2307      	movs	r3, #7
	SPI_Init(SPI3, &SPI_InitStructure);  																	/* SPI_InitStructSPIx */
 8003014:	f8df 8044 	ldr.w	r8, [pc, #68]	; 800305c <NRF_LowLevel_Init+0xfc>
 8003018:	a905      	add	r1, sp, #20
 800301a:	4640      	mov	r0, r8
	SPI_InitStructure.SPI_CRCPolynomial = 7;														/* CRC */
 800301c:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	SPI_Init(SPI3, &SPI_InitStructure);  																	/* SPI_InitStructSPIx */
 8003020:	f005 fe38 	bl	8008c94 <SPI_Init>
 
	SPI_Cmd(SPI3, ENABLE);	/*SPI*/
 8003024:	4649      	mov	r1, r9
 8003026:	4640      	mov	r0, r8
 8003028:	f005 fe53 	bl	8008cd2 <SPI_Cmd>
	
	SPI3_NSS_H();
 800302c:	4639      	mov	r1, r7
 800302e:	4630      	mov	r0, r6
 8003030:	f005 fc86 	bl	8008940 <GPIO_SetBits>
	NRF_CE_L();
 8003034:	4629      	mov	r1, r5
 8003036:	4620      	mov	r0, r4
 8003038:	f005 fc84 	bl	8008944 <GPIO_ResetBits>
}
 800303c:	b00b      	add	sp, #44	; 0x2c
 800303e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003042:	bf00      	nop
 8003044:	00300200 	.word	0x00300200
 8003048:	40011000 	.word	0x40011000
 800304c:	18030038 	.word	0x18030038
 8003050:	40010800 	.word	0x40010800
 8003054:	40010c00 	.word	0x40010c00
 8003058:	01000628 	.word	0x01000628
 800305c:	40003c00 	.word	0x40003c00

08003060 <SPI_RWByte.constprop.0>:

static uint8_t SPI_RWByte(SPI_TypeDef* SPIx , uint8_t TxData)
 8003060:	4601      	mov	r1, r0
 8003062:	b510      	push	{r4, lr}
{			
	/* SPIx */
	SPI_I2S_SendData(SPIx, TxData);
 8003064:	480a      	ldr	r0, [pc, #40]	; (8003090 <SPI_RWByte.constprop.0+0x30>)
 8003066:	f005 fe40 	bl	8008cea <SPI_I2S_SendData>
	/* SPI:*/
	while (SPI_I2S_GetFlagStatus(SPIx, SPI_I2S_FLAG_TXE) == RESET);
 800306a:	4c09      	ldr	r4, [pc, #36]	; (8003090 <SPI_RWByte.constprop.0+0x30>)
 800306c:	2102      	movs	r1, #2
 800306e:	4620      	mov	r0, r4
 8003070:	f005 fe40 	bl	8008cf4 <SPI_I2S_GetFlagStatus>
 8003074:	2800      	cmp	r0, #0
 8003076:	d0f9      	beq.n	800306c <SPI_RWByte.constprop.0+0xc>
	
	/* SPI: */
	while (SPI_I2S_GetFlagStatus(SPIx, SPI_I2S_FLAG_RXNE) == RESET);
 8003078:	2101      	movs	r1, #1
 800307a:	4805      	ldr	r0, [pc, #20]	; (8003090 <SPI_RWByte.constprop.0+0x30>)
 800307c:	f005 fe3a 	bl	8008cf4 <SPI_I2S_GetFlagStatus>
 8003080:	2800      	cmp	r0, #0
 8003082:	d0f9      	beq.n	8003078 <SPI_RWByte.constprop.0+0x18>
	
	/* SPIx */
	return SPI_I2S_ReceiveData(SPIx); 	
 8003084:	4802      	ldr	r0, [pc, #8]	; (8003090 <SPI_RWByte.constprop.0+0x30>)
 8003086:	f005 fe32 	bl	8008cee <SPI_I2S_ReceiveData>
}
 800308a:	b2c0      	uxtb	r0, r0
 800308c:	bd10      	pop	{r4, pc}
 800308e:	bf00      	nop
 8003090:	40003c00 	.word	0x40003c00

08003094 <writeReg>:

/*  */
static uint8_t writeReg(uint8_t reg, uint8_t value)
{
 8003094:	b570      	push	{r4, r5, r6, lr}
 8003096:	4604      	mov	r4, r0
	uint8_t status;	
	SPI3_NSS_L();                	 	
 8003098:	4e0a      	ldr	r6, [pc, #40]	; (80030c4 <writeReg+0x30>)
{
 800309a:	460d      	mov	r5, r1
	SPI3_NSS_L();                	 	
 800309c:	4630      	mov	r0, r6
 800309e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80030a2:	f005 fc4f 	bl	8008944 <GPIO_ResetBits>
	status = SPI_RWByte(NRF_SPI, reg | CMD_W_REG);
 80030a6:	f044 0020 	orr.w	r0, r4, #32
 80030aa:	f7ff ffd9 	bl	8003060 <SPI_RWByte.constprop.0>
 80030ae:	4604      	mov	r4, r0
	SPI_RWByte(NRF_SPI, value); 	
 80030b0:	4628      	mov	r0, r5
 80030b2:	f7ff ffd5 	bl	8003060 <SPI_RWByte.constprop.0>
	SPI3_NSS_H();                 	  
 80030b6:	4630      	mov	r0, r6
 80030b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80030bc:	f005 fc40 	bl	8008940 <GPIO_SetBits>
	return status;       					
}
 80030c0:	4620      	mov	r0, r4
 80030c2:	bd70      	pop	{r4, r5, r6, pc}
 80030c4:	40010800 	.word	0x40010800

080030c8 <readReg>:

/*  */
static uint8_t readReg(uint8_t reg)
{
 80030c8:	b538      	push	{r3, r4, r5, lr}
 80030ca:	4604      	mov	r4, r0
	uint8_t reg_val;	    
 	SPI3_NSS_L();         		 			
 80030cc:	4d09      	ldr	r5, [pc, #36]	; (80030f4 <readReg+0x2c>)
 80030ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80030d2:	4628      	mov	r0, r5
 80030d4:	f005 fc36 	bl	8008944 <GPIO_ResetBits>
	SPI_RWByte(NRF_SPI, reg | CMD_R_REG);
 80030d8:	4620      	mov	r0, r4
 80030da:	f7ff ffc1 	bl	8003060 <SPI_RWByte.constprop.0>
	reg_val = SPI_RWByte(NRF_SPI, 0xA5);
 80030de:	20a5      	movs	r0, #165	; 0xa5
 80030e0:	f7ff ffbe 	bl	8003060 <SPI_RWByte.constprop.0>
 80030e4:	4604      	mov	r4, r0
	SPI3_NSS_H();     								    
 80030e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80030ea:	4628      	mov	r0, r5
 80030ec:	f005 fc28 	bl	8008940 <GPIO_SetBits>
	return reg_val;    						
}	
 80030f0:	4620      	mov	r0, r4
 80030f2:	bd38      	pop	{r3, r4, r5, pc}
 80030f4:	40010800 	.word	0x40010800

080030f8 <writeBuf>:
	return status;
}

/*  */
static uint8_t writeBuf(uint8_t cmd, uint8_t *pBuf, uint8_t len)
{
 80030f8:	b570      	push	{r4, r5, r6, lr}
 80030fa:	4606      	mov	r6, r0
 80030fc:	460c      	mov	r4, r1
	uint8_t status, i;	    
	SPI3_NSS_L();          
 80030fe:	480c      	ldr	r0, [pc, #48]	; (8003130 <writeBuf+0x38>)
 8003100:	f44f 4100 	mov.w	r1, #32768	; 0x8000
{
 8003104:	4615      	mov	r5, r2
	SPI3_NSS_L();          
 8003106:	f005 fc1d 	bl	8008944 <GPIO_ResetBits>
	status = SPI_RWByte(NRF_SPI, cmd);
 800310a:	4630      	mov	r0, r6
 800310c:	f7ff ffa8 	bl	8003060 <SPI_RWByte.constprop.0>
 8003110:	4606      	mov	r6, r0
	
	for(i = 0; i < len; i++)
 8003112:	4425      	add	r5, r4
 8003114:	42ac      	cmp	r4, r5
 8003116:	d106      	bne.n	8003126 <writeBuf+0x2e>
	{
		SPI_RWByte(NRF_SPI, *pBuf++);
	}
	SPI3_NSS_H();
 8003118:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800311c:	4804      	ldr	r0, [pc, #16]	; (8003130 <writeBuf+0x38>)
 800311e:	f005 fc0f 	bl	8008940 <GPIO_SetBits>
	return status;  
}
 8003122:	4630      	mov	r0, r6
 8003124:	bd70      	pop	{r4, r5, r6, pc}
		SPI_RWByte(NRF_SPI, *pBuf++);
 8003126:	f814 0b01 	ldrb.w	r0, [r4], #1
 800312a:	f7ff ff99 	bl	8003060 <SPI_RWByte.constprop.0>
	for(i = 0; i < len; i++)
 800312e:	e7f1      	b.n	8003114 <writeBuf+0x1c>
 8003130:	40010800 	.word	0x40010800

08003134 <readBuf.isra.0>:
static uint8_t readBuf(uint8_t cmd, uint8_t *pBuf, uint8_t len)
 8003134:	b570      	push	{r4, r5, r6, lr}
 8003136:	4606      	mov	r6, r0
 8003138:	460c      	mov	r4, r1
	SPI3_NSS_L();            
 800313a:	480c      	ldr	r0, [pc, #48]	; (800316c <readBuf.isra.0+0x38>)
 800313c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
static uint8_t readBuf(uint8_t cmd, uint8_t *pBuf, uint8_t len)
 8003140:	4615      	mov	r5, r2
	SPI3_NSS_L();            
 8003142:	f005 fbff 	bl	8008944 <GPIO_ResetBits>
	status = SPI_RWByte(NRF_SPI, cmd);
 8003146:	4630      	mov	r0, r6
 8003148:	f7ff ff8a 	bl	8003060 <SPI_RWByte.constprop.0>
	for(i = 0; i < len; i++)
 800314c:	4425      	add	r5, r4
 800314e:	42ac      	cmp	r4, r5
 8003150:	d106      	bne.n	8003160 <readBuf.isra.0+0x2c>
}
 8003152:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	SPI3_NSS_H();
 8003156:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800315a:	4804      	ldr	r0, [pc, #16]	; (800316c <readBuf.isra.0+0x38>)
 800315c:	f005 bbf0 	b.w	8008940 <GPIO_SetBits>
		pBuf[i] = SPI_RWByte(NRF_SPI, 0XFF);
 8003160:	20ff      	movs	r0, #255	; 0xff
 8003162:	f7ff ff7d 	bl	8003060 <SPI_RWByte.constprop.0>
 8003166:	f804 0b01 	strb.w	r0, [r4], #1
	for(i = 0; i < len; i++)
 800316a:	e7f0      	b.n	800314e <readBuf.isra.0+0x1a>
 800316c:	40010800 	.word	0x40010800

08003170 <nrf_txPacket_AP>:
	NRF_CE_H();		
}

/* ACK0(PRX) */
void nrf_txPacket_AP(uint8_t *tx_buf,uint8_t len)
{	
 8003170:	b570      	push	{r4, r5, r6, lr}
 8003172:	4604      	mov	r4, r0
 8003174:	460d      	mov	r5, r1
	NRF_CE_L();		 	
 8003176:	4e08      	ldr	r6, [pc, #32]	; (8003198 <nrf_txPacket_AP+0x28>)
 8003178:	2120      	movs	r1, #32
 800317a:	4630      	mov	r0, r6
 800317c:	f005 fbe2 	bl	8008944 <GPIO_ResetBits>
	writeBuf(CMD_W_ACK_PAYLOAD(0),tx_buf,len);
 8003180:	4621      	mov	r1, r4
 8003182:	462a      	mov	r2, r5
 8003184:	20a8      	movs	r0, #168	; 0xa8
 8003186:	f7ff ffb7 	bl	80030f8 <writeBuf>
	NRF_CE_H();		 
 800318a:	4630      	mov	r0, r6
}
 800318c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	NRF_CE_H();		 
 8003190:	2120      	movs	r1, #32
 8003192:	f005 bbd5 	b.w	8008940 <GPIO_SetBits>
 8003196:	bf00      	nop
 8003198:	40011000 	.word	0x40011000

0800319c <nrf_setAddress>:

/**************************NRF24L01+***********************************/
/*  */
void nrf_setAddress(uint8_t address[5])
{
	writeReg(REG_SETUP_AW, 0x03);											// 5
 800319c:	2103      	movs	r1, #3
{
 800319e:	b510      	push	{r4, lr}
 80031a0:	4604      	mov	r4, r0
	writeReg(REG_SETUP_AW, 0x03);											// 5
 80031a2:	4608      	mov	r0, r1
 80031a4:	f7ff ff76 	bl	8003094 <writeReg>
	writeBuf(CMD_W_REG | REG_RX_ADDR_P0, address, 5);	// P0
 80031a8:	4621      	mov	r1, r4
 80031aa:	2205      	movs	r2, #5
 80031ac:	202a      	movs	r0, #42	; 0x2a
 80031ae:	f7ff ffa3 	bl	80030f8 <writeBuf>
	writeBuf(CMD_W_REG | REG_TX_ADDR, address, 5); 		
 80031b2:	4621      	mov	r1, r4
}
 80031b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	writeBuf(CMD_W_REG | REG_TX_ADDR, address, 5); 		
 80031b8:	2205      	movs	r2, #5
 80031ba:	2030      	movs	r0, #48	; 0x30
 80031bc:	f7ff bf9c 	b.w	80030f8 <writeBuf>

080031c0 <nrf_setChannel>:

/* ,channel:0~125 */
void nrf_setChannel(uint8_t channel)
{
	if(channel <= 125)
 80031c0:	287d      	cmp	r0, #125	; 0x7d
{
 80031c2:	4601      	mov	r1, r0
	if(channel <= 125)
 80031c4:	d802      	bhi.n	80031cc <nrf_setChannel+0xc>
	{		
		writeReg(REG_RF_CH, channel);
 80031c6:	2005      	movs	r0, #5
 80031c8:	f7ff bf64 	b.w	8003094 <writeReg>
	}
}
 80031cc:	4770      	bx	lr

080031ce <nrf_setDataRate>:

/* dr:0->250KHz1->1MHz2->2MHz */
void nrf_setDataRate(enum nrfRate dataRate)
{
 80031ce:	b510      	push	{r4, lr}
 80031d0:	4604      	mov	r4, r0
	uint8_t reg_rf = readReg(REG_RF_SETUP);
 80031d2:	2006      	movs	r0, #6
 80031d4:	f7ff ff78 	bl	80030c8 <readReg>
	reg_rf &= ~((1<<5)|(1<<3));/*  */
 80031d8:	f000 01d7 	and.w	r1, r0, #215	; 0xd7
	switch(dataRate)
 80031dc:	b134      	cbz	r4, 80031ec <nrf_setDataRate+0x1e>
 80031de:	2c02      	cmp	r4, #2
 80031e0:	d007      	beq.n	80031f2 <nrf_setDataRate+0x24>
		case DATA_RATE_2M:
			reg_rf |= 0x08;
			break;	
	}
	writeReg(REG_RF_SETUP,reg_rf); 	
}
 80031e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	writeReg(REG_RF_SETUP,reg_rf); 	
 80031e6:	2006      	movs	r0, #6
 80031e8:	f7ff bf54 	b.w	8003094 <writeReg>
			reg_rf |= 0x20;
 80031ec:	f041 0120 	orr.w	r1, r1, #32
			break;
 80031f0:	e7f7      	b.n	80031e2 <nrf_setDataRate+0x14>
			reg_rf |= 0x08;
 80031f2:	f041 0108 	orr.w	r1, r1, #8
			break;	
 80031f6:	e7f4      	b.n	80031e2 <nrf_setDataRate+0x14>

080031f8 <nrf_setPower>:

/* ,power: 0->-18dB  1->-12dB  2->-6dB  3->0dB */
void nrf_setPower(enum nrfPower power)
{
 80031f8:	b510      	push	{r4, lr}
 80031fa:	4604      	mov	r4, r0
	uint8_t reg_rf = readReg(REG_RF_SETUP);
 80031fc:	2006      	movs	r0, #6
 80031fe:	f7ff ff63 	bl	80030c8 <readReg>
	reg_rf &= 0xF8;/*  */
	switch(power)
 8003202:	2c02      	cmp	r4, #2
	reg_rf &= 0xF8;/*  */
 8003204:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
	switch(power)
 8003208:	d00a      	beq.n	8003220 <nrf_setPower+0x28>
 800320a:	2c03      	cmp	r4, #3
 800320c:	d00b      	beq.n	8003226 <nrf_setPower+0x2e>
 800320e:	2c01      	cmp	r4, #1
 8003210:	d101      	bne.n	8003216 <nrf_setPower+0x1e>
	{
		case POWER_M18dBm:
			reg_rf |= 0x00;
			break;
		case POWER_M12dBm:
			reg_rf |= 0x02;
 8003212:	f041 0102 	orr.w	r1, r1, #2
			break;
		case POWER_0dBm:
			reg_rf |= 0x07;
			break;	
	}
	writeReg(REG_RF_SETUP,reg_rf);
 8003216:	2006      	movs	r0, #6
}
 8003218:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	writeReg(REG_RF_SETUP,reg_rf);
 800321c:	f7ff bf3a 	b.w	8003094 <writeReg>
			reg_rf |= 0x04;
 8003220:	f041 0104 	orr.w	r1, r1, #4
			break;
 8003224:	e7f7      	b.n	8003216 <nrf_setPower+0x1e>
			reg_rf |= 0x07;
 8003226:	f041 0107 	orr.w	r1, r1, #7
			break;	
 800322a:	e7f4      	b.n	8003216 <nrf_setPower+0x1e>

0800322c <nrf_setArd>:

/*  */
/* nrf24l01.datasheetP34. */
void nrf_setArd(void)
{
 800322c:	b510      	push	{r4, lr}
	uint8_t reg_rf, reg_retr;
	reg_rf = readReg(REG_RF_SETUP);
 800322e:	2006      	movs	r0, #6
 8003230:	f7ff ff4a 	bl	80030c8 <readReg>
 8003234:	4604      	mov	r4, r0
	reg_retr = readReg(REG_SETUP_RETR);
 8003236:	2004      	movs	r0, #4
 8003238:	f7ff ff46 	bl	80030c8 <readReg>
	
	if(!(reg_rf&0x20))	/* 250K(0x20) */
 800323c:	06a3      	lsls	r3, r4, #26
	{
		reg_retr|= 1<<4;/* (1+1)*250=500us,32 */
 800323e:	bf54      	ite	pl
 8003240:	f040 0110 	orrpl.w	r1, r0, #16
	}
	else
	{
		reg_retr|= 5<<4;/* (5+1)*250=1500us,32 */
 8003244:	f040 0150 	orrmi.w	r1, r0, #80	; 0x50
 8003248:	b2c9      	uxtb	r1, r1
	}
	
	writeReg(REG_SETUP_RETR,reg_retr);
 800324a:	2004      	movs	r0, #4
}
 800324c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	writeReg(REG_SETUP_RETR,reg_retr);
 8003250:	f7ff bf20 	b.w	8003094 <writeReg>

08003254 <NRF_Init>:
extern systemConfig_t configParam;

/* NRF24L01 */
/* model: PTX_MODEPRX_MODE */
void NRF_Init(enum nrfMode model)
{
 8003254:	b538      	push	{r3, r4, r5, lr}
	NRF_LowLevel_Init();
	nrf_setAddress(configParam.radio.addr);
	nrf_setChannel(configParam.radio.channel);
 8003256:	4d21      	ldr	r5, [pc, #132]	; (80032dc <NRF_Init+0x88>)
{
 8003258:	4604      	mov	r4, r0
	NRF_LowLevel_Init();
 800325a:	f7ff fe81 	bl	8002f60 <NRF_LowLevel_Init>
	nrf_setAddress(configParam.radio.addr);
 800325e:	4820      	ldr	r0, [pc, #128]	; (80032e0 <NRF_Init+0x8c>)
 8003260:	f7ff ff9c 	bl	800319c <nrf_setAddress>
	nrf_setChannel(configParam.radio.channel);
 8003264:	78a8      	ldrb	r0, [r5, #2]
 8003266:	f7ff ffab 	bl	80031c0 <nrf_setChannel>
	nrf_setDataRate(configParam.radio.dataRate);
 800326a:	78e8      	ldrb	r0, [r5, #3]
 800326c:	f7ff ffaf 	bl	80031ce <nrf_setDataRate>
	nrf_setPower(RADIO_POWER);		// 
 8003270:	2003      	movs	r0, #3
 8003272:	f7ff ffc1 	bl	80031f8 <nrf_setPower>
	nrf_setArd();										// 
 8003276:	f7ff ffd9 	bl	800322c <nrf_setArd>
	reg_retr = readReg(REG_SETUP_RETR);
 800327a:	2004      	movs	r0, #4
 800327c:	f7ff ff24 	bl	80030c8 <readReg>
	reg_retr |= arc;
 8003280:	f040 0103 	orr.w	r1, r0, #3
	writeReg(REG_SETUP_RETR, reg_retr);
 8003284:	b2c9      	uxtb	r1, r1
 8003286:	2004      	movs	r0, #4
 8003288:	f7ff ff04 	bl	8003094 <writeReg>
	nrf_setArc(3);										// 
	
	if(model == PRX_MODE)
 800328c:	2c01      	cmp	r4, #1
 800328e:	d119      	bne.n	80032c4 <NRF_Init+0x70>
	{
		writeReg(REG_CONFIG, 0x0f);   			/* IRQ,16CRC,PRX */
 8003290:	210f      	movs	r1, #15
 8003292:	2000      	movs	r0, #0
 8003294:	f7ff fefe 	bl	8003094 <writeReg>
		writeReg(REG_DYNPD,0x01);				/* RX_P0PLAYLOAD */
 8003298:	4621      	mov	r1, r4
 800329a:	201c      	movs	r0, #28
 800329c:	f7ff fefa 	bl	8003094 <writeReg>
		writeReg(REG_FEATURE,0x06);			/* PLAYLOADACK PLAYLOAD */
 80032a0:	2106      	movs	r1, #6
 80032a2:	201d      	movs	r0, #29
 80032a4:	f7ff fef6 	bl	8003094 <writeReg>
		
		writeReg(REG_EN_AA,0x01); 				/* 0 */
 80032a8:	4621      	mov	r1, r4
 80032aa:	4620      	mov	r0, r4
	}
	else							 	
	{
		writeReg(REG_CONFIG, 0x0E);			// TX Mode, Power ON, 2Bytes CRC, Enable CRC, IRQ 
		writeReg(REG_DYNPD, 0x01);			// RX_P0PLAYLOAD
		writeReg(REG_FEATURE, 0x06);			// ACK PLAYLOADW_TX_PAYLOAD_NOACK
 80032ac:	f7ff fef2 	bl	8003094 <writeReg>
		
		writeReg(CMD_FLUSH_TX, 0xFF);		// TX_FIFO
 80032b0:	21ff      	movs	r1, #255	; 0xff
 80032b2:	20e1      	movs	r0, #225	; 0xe1
 80032b4:	f7ff feee 	bl	8003094 <writeReg>
		writeReg(CMD_FLUSH_RX, 0xFF);
	}										
}
 80032b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		writeReg(CMD_FLUSH_RX, 0xFF);
 80032bc:	21ff      	movs	r1, #255	; 0xff
 80032be:	20e2      	movs	r0, #226	; 0xe2
 80032c0:	f7ff bee8 	b.w	8003094 <writeReg>
		writeReg(REG_CONFIG, 0x0E);			// TX Mode, Power ON, 2Bytes CRC, Enable CRC, IRQ 
 80032c4:	210e      	movs	r1, #14
 80032c6:	2000      	movs	r0, #0
 80032c8:	f7ff fee4 	bl	8003094 <writeReg>
		writeReg(REG_DYNPD, 0x01);			// RX_P0PLAYLOAD
 80032cc:	2101      	movs	r1, #1
 80032ce:	201c      	movs	r0, #28
 80032d0:	f7ff fee0 	bl	8003094 <writeReg>
		writeReg(REG_FEATURE, 0x06);			// ACK PLAYLOADW_TX_PAYLOAD_NOACK
 80032d4:	2106      	movs	r1, #6
 80032d6:	201d      	movs	r0, #29
 80032d8:	e7e8      	b.n	80032ac <NRF_Init+0x58>
 80032da:	bf00      	nop
 80032dc:	200045a8 	.word	0x200045a8
 80032e0:	200045ac 	.word	0x200045ac

080032e4 <nrf_check>:

/* MCU24l01 */
/*  */

ErrorStatus nrf_check(void)
{ 
 80032e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t addr[5] = {0x11, 0x22, 0x33, 0x44, 0x55}, read_addr[5], i;
 80032e6:	4b12      	ldr	r3, [pc, #72]	; (8003330 <nrf_check+0x4c>)
 80032e8:	6818      	ldr	r0, [r3, #0]
 80032ea:	791b      	ldrb	r3, [r3, #4]
 80032ec:	9000      	str	r0, [sp, #0]
 80032ee:	f88d 3004 	strb.w	r3, [sp, #4]
	
	NRF_LowLevel_Init();
 80032f2:	f7ff fe35 	bl	8002f60 <NRF_LowLevel_Init>
	writeBuf(CMD_W_REG | REG_TX_ADDR, addr, 5); 
 80032f6:	2205      	movs	r2, #5
 80032f8:	4669      	mov	r1, sp
 80032fa:	2030      	movs	r0, #48	; 0x30
 80032fc:	f7ff fefc 	bl	80030f8 <writeBuf>
	readBuf(CMD_R_REG | REG_TX_ADDR, read_addr, 5); 
 8003300:	2205      	movs	r2, #5
 8003302:	a902      	add	r1, sp, #8
 8003304:	2010      	movs	r0, #16
 8003306:	f7ff ff15 	bl	8003134 <readBuf.isra.0>
	
	for( i = 0; i < 5; i++ )
 800330a:	466b      	mov	r3, sp
	readBuf(CMD_R_REG | REG_TX_ADDR, read_addr, 5); 
 800330c:	2205      	movs	r2, #5
 800330e:	a902      	add	r1, sp, #8
	{
		if( addr[ i ] != read_addr[ i ] )
 8003310:	f813 4b01 	ldrb.w	r4, [r3], #1
 8003314:	f811 0b01 	ldrb.w	r0, [r1], #1
 8003318:	4284      	cmp	r4, r0
 800331a:	d106      	bne.n	800332a <nrf_check+0x46>
	for( i = 0; i < 5; i++ )
 800331c:	3a01      	subs	r2, #1
 800331e:	f012 02ff 	ands.w	r2, r2, #255	; 0xff
 8003322:	d1f5      	bne.n	8003310 <nrf_check+0x2c>
		{
			return ERROR;
		}	
	} 
	
	return SUCCESS;
 8003324:	2001      	movs	r0, #1
}
 8003326:	b004      	add	sp, #16
 8003328:	bd10      	pop	{r4, pc}
			return ERROR;
 800332a:	2000      	movs	r0, #0
 800332c:	e7fb      	b.n	8003326 <nrf_check+0x42>
 800332e:	bf00      	nop
 8003330:	08010648 	.word	0x08010648

08003334 <nrf_rxPacket>:

/* len */
uint8_t nrf_rxPacket(uint8_t *rx_buf)
{	
 8003334:	b538      	push	{r3, r4, r5, lr}
 8003336:	4605      	mov	r5, r0
	uint8_t rx_len = readReg(CMD_RX_PL_WID);
 8003338:	2060      	movs	r0, #96	; 0x60
 800333a:	f7ff fec5 	bl	80030c8 <readReg>
	if(rx_len>0 && rx_len<33)
 800333e:	1e43      	subs	r3, r0, #1
 8003340:	b2db      	uxtb	r3, r3
 8003342:	2b1f      	cmp	r3, #31
	uint8_t rx_len = readReg(CMD_RX_PL_WID);
 8003344:	4604      	mov	r4, r0
	if(rx_len>0 && rx_len<33)
 8003346:	d812      	bhi.n	800336e <nrf_rxPacket+0x3a>
	{
		NRF_CE_L();	
 8003348:	2120      	movs	r1, #32
 800334a:	480a      	ldr	r0, [pc, #40]	; (8003374 <nrf_rxPacket+0x40>)
 800334c:	f005 fafa 	bl	8008944 <GPIO_ResetBits>
		readBuf(CMD_R_RX_PAYLOAD,rx_buf,rx_len);
 8003350:	4629      	mov	r1, r5
 8003352:	2061      	movs	r0, #97	; 0x61
 8003354:	4622      	mov	r2, r4
 8003356:	f7ff feed 	bl	8003134 <readBuf.isra.0>
		NRF_CE_H();
 800335a:	2120      	movs	r1, #32
 800335c:	4805      	ldr	r0, [pc, #20]	; (8003374 <nrf_rxPacket+0x40>)
 800335e:	f005 faef 	bl	8008940 <GPIO_SetBits>
	}
	else 
		rx_len = 0;
	writeReg(CMD_FLUSH_RX,0xff);/* RX_FIFO */
 8003362:	21ff      	movs	r1, #255	; 0xff
 8003364:	20e2      	movs	r0, #226	; 0xe2
 8003366:	f7ff fe95 	bl	8003094 <writeReg>
	return rx_len;		
}
 800336a:	4620      	mov	r0, r4
 800336c:	bd38      	pop	{r3, r4, r5, pc}
		rx_len = 0;
 800336e:	2400      	movs	r4, #0
 8003370:	e7f7      	b.n	8003362 <nrf_rxPacket+0x2e>
 8003372:	bf00      	nop
 8003374:	40011000 	.word	0x40011000

08003378 <nrf_checkEventandRxPacket>:

/*  */
nrfEvent_e nrf_checkEventandRxPacket(uint8_t *ackBuf, uint8_t *acklen)
{
 8003378:	b538      	push	{r3, r4, r5, lr}
	nrfEvent_e nrfEvent = IDLE;
	*acklen = 0;
 800337a:	2300      	movs	r3, #0
{
 800337c:	4605      	mov	r5, r0
	*acklen = 0;
 800337e:	700b      	strb	r3, [r1, #0]
	uint8_t status = readReg(REG_STATUS);/**/
 8003380:	2007      	movs	r0, #7
{
 8003382:	460c      	mov	r4, r1
	uint8_t status = readReg(REG_STATUS);/**/
 8003384:	f7ff fea0 	bl	80030c8 <readReg>
	
//	printf("Radio task nrfEvent_e: %d\n", status);
	
	if(status&BIT_MAX_RT)/**/
 8003388:	06c2      	lsls	r2, r0, #27
 800338a:	d50d      	bpl.n	80033a8 <nrf_checkEventandRxPacket+0x30>
	{
		writeReg(CMD_FLUSH_TX,0xff);
 800338c:	21ff      	movs	r1, #255	; 0xff
 800338e:	20e1      	movs	r0, #225	; 0xe1
 8003390:	f7ff fe80 	bl	8003094 <writeReg>
		nrfEvent =  MAX_RT;
 8003394:	2401      	movs	r4, #1
	}
	else if(status&BIT_TX_DS)/*TX_FIFO*/
	{
		nrfEvent = TX_DS;
	}
	writeReg(REG_STATUS,0x70);/**/
 8003396:	2170      	movs	r1, #112	; 0x70
 8003398:	2007      	movs	r0, #7
 800339a:	f7ff fe7b 	bl	8003094 <writeReg>
	uint8_t status1 = readReg(REG_STATUS);/**/
 800339e:	2007      	movs	r0, #7
 80033a0:	f7ff fe92 	bl	80030c8 <readReg>
	status1 = status1;
	return nrfEvent;
}
 80033a4:	4620      	mov	r0, r4
 80033a6:	bd38      	pop	{r3, r4, r5, pc}
	else if(status&BIT_RX_DR)/*RX_FIFO*/
 80033a8:	0643      	lsls	r3, r0, #25
 80033aa:	d505      	bpl.n	80033b8 <nrf_checkEventandRxPacket+0x40>
		*acklen =  nrf_rxPacket(ackBuf);
 80033ac:	4628      	mov	r0, r5
 80033ae:	f7ff ffc1 	bl	8003334 <nrf_rxPacket>
 80033b2:	7020      	strb	r0, [r4, #0]
		nrfEvent = RX_DR;
 80033b4:	2403      	movs	r4, #3
 80033b6:	e7ee      	b.n	8003396 <nrf_checkEventandRxPacket+0x1e>
	else if(status&BIT_TX_DS)/*TX_FIFO*/
 80033b8:	f3c0 1040 	ubfx	r0, r0, #5, #1
 80033bc:	0044      	lsls	r4, r0, #1
 80033be:	e7ea      	b.n	8003396 <nrf_checkEventandRxPacket+0x1e>

080033c0 <nrf_setIterruptCallback>:
}

/*nrf*/
void nrf_setIterruptCallback(void(*cb)(void))
{
	interruptCb = cb;
 80033c0:	4b01      	ldr	r3, [pc, #4]	; (80033c8 <nrf_setIterruptCallback+0x8>)
 80033c2:	6018      	str	r0, [r3, #0]
}
 80033c4:	4770      	bx	lr
 80033c6:	bf00      	nop
 80033c8:	2000032c 	.word	0x2000032c

080033cc <EXTI15_10_IRQHandler>:

/**/
void EXTI15_10_IRQHandler(void)
{
	if (EXTI_GetITStatus(EXTI_Line13) == SET)
 80033cc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
{
 80033d0:	b508      	push	{r3, lr}
	if (EXTI_GetITStatus(EXTI_Line13) == SET)
 80033d2:	f005 f9b9 	bl	8008748 <EXTI_GetITStatus>
 80033d6:	2801      	cmp	r0, #1
 80033d8:	d109      	bne.n	80033ee <EXTI15_10_IRQHandler+0x22>
	{
		if(interruptCb)
 80033da:	4b05      	ldr	r3, [pc, #20]	; (80033f0 <EXTI15_10_IRQHandler+0x24>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	b103      	cbz	r3, 80033e2 <EXTI15_10_IRQHandler+0x16>
		{
			interruptCb();
 80033e0:	4798      	blx	r3
		}
		EXTI_ClearITPendingBit(EXTI_Line13);
	}
}
 80033e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		EXTI_ClearITPendingBit(EXTI_Line13);
 80033e6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80033ea:	f005 b9bb 	b.w	8008764 <EXTI_ClearITPendingBit>
}
 80033ee:	bd08      	pop	{r3, pc}
 80033f0:	2000032c 	.word	0x2000032c

080033f4 <ADJ_Outpt_Init>:
  * @brief  
  * @param  
  * @retval 
  */
void ADJ_Outpt_Init(void)
{		
 80033f4:	b513      	push	{r0, r1, r4, lr}

	/*50MHz */   
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz; 

	/*GPIO*/
	GPIO_Init(GPIOC, &GPIO_InitStructure);	
 80033f6:	4c09      	ldr	r4, [pc, #36]	; (800341c <ADJ_Outpt_Init+0x28>)
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 80033f8:	2101      	movs	r1, #1
 80033fa:	2010      	movs	r0, #16
 80033fc:	f005 fc26 	bl	8008c4c <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15;	
 8003400:	4b07      	ldr	r3, [pc, #28]	; (8003420 <ADJ_Outpt_Init+0x2c>)
	GPIO_Init(GPIOC, &GPIO_InitStructure);	
 8003402:	4620      	mov	r0, r4
 8003404:	a901      	add	r1, sp, #4
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15;	
 8003406:	9301      	str	r3, [sp, #4]
	GPIO_Init(GPIOC, &GPIO_InitStructure);	
 8003408:	f005 fa3e 	bl	8008888 <GPIO_Init>

	/* ADJ	*/
	GPIO_ResetBits(GPIOC, GPIO_Pin_15);
 800340c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003410:	4620      	mov	r0, r4
 8003412:	f005 fa97 	bl	8008944 <GPIO_ResetBits>
}
 8003416:	b002      	add	sp, #8
 8003418:	bd10      	pop	{r4, pc}
 800341a:	bf00      	nop
 800341c:	40011000 	.word	0x40011000
 8003420:	10028000 	.word	0x10028000

08003424 <MAIN_Output_Init>:
  * @brief  
  * @param  
  * @retval 
  */
void MAIN_Output_Init(void)
{		
 8003424:	b513      	push	{r0, r1, r4, lr}

	/*50MHz */   
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz; 

	/*GPIO*/
	GPIO_Init(GPIOC, &GPIO_InitStructure);	
 8003426:	4c09      	ldr	r4, [pc, #36]	; (800344c <MAIN_Output_Init+0x28>)
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8003428:	2101      	movs	r1, #1
 800342a:	2010      	movs	r0, #16
 800342c:	f005 fc0e 	bl	8008c4c <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;	
 8003430:	4b07      	ldr	r3, [pc, #28]	; (8003450 <MAIN_Output_Init+0x2c>)
	GPIO_Init(GPIOC, &GPIO_InitStructure);	
 8003432:	4620      	mov	r0, r4
 8003434:	a901      	add	r1, sp, #4
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;	
 8003436:	9301      	str	r3, [sp, #4]
	GPIO_Init(GPIOC, &GPIO_InitStructure);	
 8003438:	f005 fa26 	bl	8008888 <GPIO_Init>

	/* 	*/
	GPIO_ResetBits(GPIOC, GPIO_Pin_14);
 800343c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003440:	4620      	mov	r0, r4
 8003442:	f005 fa7f 	bl	8008944 <GPIO_ResetBits>
}
 8003446:	b002      	add	sp, #8
 8003448:	bd10      	pop	{r4, pc}
 800344a:	bf00      	nop
 800344c:	40011000 	.word	0x40011000
 8003450:	10024000 	.word	0x10024000

08003454 <PowerControl_Init>:
  * @brief  
  * @param  
  * @retval 
  */
void PowerControl_Init(void)
{		
 8003454:	b507      	push	{r0, r1, r2, lr}
	/*GPIO_InitTypeDef*/
	GPIO_InitTypeDef GPIO_InitStructure;

	/*LEDGPIO*/
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8003456:	2101      	movs	r1, #1
 8003458:	2010      	movs	r0, #16
 800345a:	f005 fbf7 	bl	8008c4c <RCC_APB2PeriphClockCmd>

	/*GPIO*/
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;	
 800345e:	4b04      	ldr	r3, [pc, #16]	; (8003470 <PowerControl_Init+0x1c>)

	/*50MHz */   
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; 

	/*GPIO*/
	GPIO_Init(GPIOC, &GPIO_InitStructure);	
 8003460:	4804      	ldr	r0, [pc, #16]	; (8003474 <PowerControl_Init+0x20>)
 8003462:	a901      	add	r1, sp, #4
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;	
 8003464:	9301      	str	r3, [sp, #4]
	GPIO_Init(GPIOC, &GPIO_InitStructure);	
 8003466:	f005 fa0f 	bl	8008888 <GPIO_Init>
	
//	GPIO_SetBits(GPIOC, GPIO_Pin_0);
}
 800346a:	b003      	add	sp, #12
 800346c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003470:	10030001 	.word	0x10030001
 8003474:	40011000 	.word	0x40011000

08003478 <PowerTask>:
uint8_t powerStatus = 0;


// 
void PowerTask(void *param)
{
 8003478:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
	ADJ_Outpt_Init();
 800347c:	f7ff ffba 	bl	80033f4 <ADJ_Outpt_Init>
	MAIN_Output_Init();
 8003480:	f7ff ffd0 	bl	8003424 <MAIN_Output_Init>
	PowerControl_Init();
 8003484:	f7ff ffe6 	bl	8003454 <PowerControl_Init>
	
	PowerKey_Init();
 8003488:	f7fe fffc 	bl	8002484 <PowerKey_Init>
	
HERE:
	
	// 1
	vTaskDelay(1000);
	if(!POWER_KEY_STATUS)
 800348c:	4c76      	ldr	r4, [pc, #472]	; (8003668 <PowerTask+0x1f0>)
	vTaskDelay(1000);
 800348e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003492:	f003 ffa3 	bl	80073dc <vTaskDelay>
	if(!POWER_KEY_STATUS)
 8003496:	2102      	movs	r1, #2
 8003498:	4620      	mov	r0, r4
 800349a:	f005 fa4b 	bl	8008934 <GPIO_ReadInputDataBit>
 800349e:	2800      	cmp	r0, #0
 80034a0:	d1f5      	bne.n	800348e <PowerTask+0x16>
	{
		POWER_ON;
 80034a2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80034a6:	2101      	movs	r1, #1
 80034a8:	f500 3088 	add.w	r0, r0, #69632	; 0x11000
 80034ac:	f005 fa48 	bl	8008940 <GPIO_SetBits>
//		{
//			vTaskDelay(100);
//		}
	}
	
	ADJ_OUTPUT_ON;
 80034b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80034b4:	486c      	ldr	r0, [pc, #432]	; (8003668 <PowerTask+0x1f0>)
 80034b6:	f005 fa43 	bl	8008940 <GPIO_SetBits>
	MAIN_OUTPUT_ON;
 80034ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80034be:	486a      	ldr	r0, [pc, #424]	; (8003668 <PowerTask+0x1f0>)
 80034c0:	f005 fa3e 	bl	8008940 <GPIO_SetBits>
	
	
	// 
	while(!POWER_KEY_STATUS)      // 
 80034c4:	4c68      	ldr	r4, [pc, #416]	; (8003668 <PowerTask+0x1f0>)
 80034c6:	2102      	movs	r1, #2
 80034c8:	4620      	mov	r0, r4
 80034ca:	f005 fa33 	bl	8008934 <GPIO_ReadInputDataBit>
 80034ce:	b360      	cbz	r0, 800352a <PowerTask+0xb2>
	{
		vTaskDelay(100);
	}
	
	while(menu == START)
 80034d0:	f8df 8198 	ldr.w	r8, [pc, #408]	; 800366c <PowerTask+0x1f4>
 80034d4:	f898 3000 	ldrb.w	r3, [r8]
 80034d8:	b35b      	cbz	r3, 8003532 <PowerTask+0xba>
				ADJ_OUTPUT_ON;
				MAIN_OUTPUT_ON;
			}
			
			// ADC
			ADC_ConvertedValueLocal[0] = ADC_ConvertedValueLocal[0] * (0.8) + (float) ADC_ConvertedValue[0]/4096*3.3*11 * (0.2);
 80034da:	f20f 1b6c 	addw	fp, pc, #364	; 0x16c
 80034de:	e9db ab00 	ldrd	sl, fp, [fp]
 80034e2:	f04f 5566 	mov.w	r5, #964689920	; 0x39800000
		if(!POWER_KEY_STATUS)
 80034e6:	2102      	movs	r1, #2
 80034e8:	485f      	ldr	r0, [pc, #380]	; (8003668 <PowerTask+0x1f0>)
 80034ea:	f005 fa23 	bl	8008934 <GPIO_ReadInputDataBit>
 80034ee:	bb20      	cbnz	r0, 800353a <PowerTask+0xc2>
			vTaskDelay(1500);
 80034f0:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80034f4:	f003 ff72 	bl	80073dc <vTaskDelay>
			if(!POWER_KEY_STATUS)
 80034f8:	2102      	movs	r1, #2
 80034fa:	485b      	ldr	r0, [pc, #364]	; (8003668 <PowerTask+0x1f0>)
 80034fc:	f005 fa1a 	bl	8008934 <GPIO_ReadInputDataBit>
 8003500:	2800      	cmp	r0, #0
 8003502:	d1f0      	bne.n	80034e6 <PowerTask+0x6e>
				menu = SHUTDOWN;
 8003504:	2301      	movs	r3, #1
				vTaskDelay(6000);		// ,,
 8003506:	f241 7070 	movw	r0, #6000	; 0x1770
				menu = SHUTDOWN;
 800350a:	f888 3000 	strb.w	r3, [r8]
				vTaskDelay(6000);		// ,,
 800350e:	f003 ff65 	bl	80073dc <vTaskDelay>
				while(!POWER_KEY_STATUS);
 8003512:	4c55      	ldr	r4, [pc, #340]	; (8003668 <PowerTask+0x1f0>)
 8003514:	2102      	movs	r1, #2
 8003516:	4620      	mov	r0, r4
 8003518:	f005 fa0c 	bl	8008934 <GPIO_ReadInputDataBit>
 800351c:	2800      	cmp	r0, #0
 800351e:	d0f9      	beq.n	8003514 <PowerTask+0x9c>
				POWER_OFF;
 8003520:	2101      	movs	r1, #1
 8003522:	4851      	ldr	r0, [pc, #324]	; (8003668 <PowerTask+0x1f0>)
 8003524:	f005 fa0e 	bl	8008944 <GPIO_ResetBits>
 8003528:	e7dd      	b.n	80034e6 <PowerTask+0x6e>
		vTaskDelay(100);
 800352a:	2064      	movs	r0, #100	; 0x64
 800352c:	f003 ff56 	bl	80073dc <vTaskDelay>
 8003530:	e7c9      	b.n	80034c6 <PowerTask+0x4e>
		vTaskDelay(100);
 8003532:	2064      	movs	r0, #100	; 0x64
 8003534:	f003 ff52 	bl	80073dc <vTaskDelay>
 8003538:	e7cc      	b.n	80034d4 <PowerTask+0x5c>
			if(powerStatus == 0x00)
 800353a:	4b4d      	ldr	r3, [pc, #308]	; (8003670 <PowerTask+0x1f8>)
 800353c:	781b      	ldrb	r3, [r3, #0]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d165      	bne.n	800360e <PowerTask+0x196>
				ADJ_OUTPUT_OFF;
 8003542:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003546:	4848      	ldr	r0, [pc, #288]	; (8003668 <PowerTask+0x1f0>)
 8003548:	f005 f9fc 	bl	8008944 <GPIO_ResetBits>
				MAIN_OUTPUT_OFF;
 800354c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003550:	4845      	ldr	r0, [pc, #276]	; (8003668 <PowerTask+0x1f0>)
 8003552:	f005 f9f7 	bl	8008944 <GPIO_ResetBits>
			ADC_ConvertedValueLocal[0] = ADC_ConvertedValueLocal[0] * (0.8) + (float) ADC_ConvertedValue[0]/4096*3.3*11 * (0.2);
 8003556:	f8df 911c 	ldr.w	r9, [pc, #284]	; 8003674 <PowerTask+0x1fc>
 800355a:	4c47      	ldr	r4, [pc, #284]	; (8003678 <PowerTask+0x200>)
 800355c:	f8b9 0000 	ldrh.w	r0, [r9]
 8003560:	b280      	uxth	r0, r0
 8003562:	f7fd fc27 	bl	8000db4 <__aeabi_ui2f>
 8003566:	4629      	mov	r1, r5
 8003568:	f7fd fc7c 	bl	8000e64 <__aeabi_fmul>
 800356c:	f7fc ffcc 	bl	8000508 <__aeabi_f2d>
 8003570:	4652      	mov	r2, sl
 8003572:	465b      	mov	r3, fp
 8003574:	f7fd f820 	bl	80005b8 <__aeabi_dmul>
 8003578:	2200      	movs	r2, #0
 800357a:	4b40      	ldr	r3, [pc, #256]	; (800367c <PowerTask+0x204>)
 800357c:	f7fd f81c 	bl	80005b8 <__aeabi_dmul>
 8003580:	a333      	add	r3, pc, #204	; (adr r3, 8003650 <PowerTask+0x1d8>)
 8003582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003586:	f7fd f817 	bl	80005b8 <__aeabi_dmul>
 800358a:	4606      	mov	r6, r0
 800358c:	6820      	ldr	r0, [r4, #0]
 800358e:	460f      	mov	r7, r1
 8003590:	f7fc ffba 	bl	8000508 <__aeabi_f2d>
 8003594:	a330      	add	r3, pc, #192	; (adr r3, 8003658 <PowerTask+0x1e0>)
 8003596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800359a:	f7fd f80d 	bl	80005b8 <__aeabi_dmul>
 800359e:	4602      	mov	r2, r0
 80035a0:	460b      	mov	r3, r1
 80035a2:	4630      	mov	r0, r6
 80035a4:	4639      	mov	r1, r7
 80035a6:	f7fc fe51 	bl	800024c <__adddf3>
 80035aa:	f7fd fafd 	bl	8000ba8 <__aeabi_d2f>
 80035ae:	6020      	str	r0, [r4, #0]
			
			// 
			ADC_ConvertedValueLocal[1] = ADC_ConvertedValueLocal[1] * (0.8) + (float) ADC_ConvertedValue[1]/4096*3.3*20.608 *(0.2);
 80035b0:	f8b9 0002 	ldrh.w	r0, [r9, #2]
 80035b4:	b280      	uxth	r0, r0
 80035b6:	f7fd fbfd 	bl	8000db4 <__aeabi_ui2f>
 80035ba:	4629      	mov	r1, r5
 80035bc:	f7fd fc52 	bl	8000e64 <__aeabi_fmul>
 80035c0:	f7fc ffa2 	bl	8000508 <__aeabi_f2d>
 80035c4:	4652      	mov	r2, sl
 80035c6:	465b      	mov	r3, fp
 80035c8:	f7fc fff6 	bl	80005b8 <__aeabi_dmul>
 80035cc:	a324      	add	r3, pc, #144	; (adr r3, 8003660 <PowerTask+0x1e8>)
 80035ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d2:	f7fc fff1 	bl	80005b8 <__aeabi_dmul>
 80035d6:	a31e      	add	r3, pc, #120	; (adr r3, 8003650 <PowerTask+0x1d8>)
 80035d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035dc:	f7fc ffec 	bl	80005b8 <__aeabi_dmul>
 80035e0:	4606      	mov	r6, r0
 80035e2:	6860      	ldr	r0, [r4, #4]
 80035e4:	460f      	mov	r7, r1
 80035e6:	f7fc ff8f 	bl	8000508 <__aeabi_f2d>
 80035ea:	a31b      	add	r3, pc, #108	; (adr r3, 8003658 <PowerTask+0x1e0>)
 80035ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035f0:	f7fc ffe2 	bl	80005b8 <__aeabi_dmul>
 80035f4:	4602      	mov	r2, r0
 80035f6:	460b      	mov	r3, r1
 80035f8:	4630      	mov	r0, r6
 80035fa:	4639      	mov	r1, r7
 80035fc:	f7fc fe26 	bl	800024c <__adddf3>
 8003600:	f7fd fad2 	bl	8000ba8 <__aeabi_d2f>
 8003604:	6060      	str	r0, [r4, #4]
			vTaskDelay(20);
 8003606:	2014      	movs	r0, #20
 8003608:	f003 fee8 	bl	80073dc <vTaskDelay>
 800360c:	e76b      	b.n	80034e6 <PowerTask+0x6e>
			else if(powerStatus == 0x01)
 800360e:	2b01      	cmp	r3, #1
 8003610:	d105      	bne.n	800361e <PowerTask+0x1a6>
				ADJ_OUTPUT_ON;
 8003612:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003616:	4814      	ldr	r0, [pc, #80]	; (8003668 <PowerTask+0x1f0>)
 8003618:	f005 f992 	bl	8008940 <GPIO_SetBits>
 800361c:	e796      	b.n	800354c <PowerTask+0xd4>
			else if(powerStatus == 0x02)
 800361e:	2b02      	cmp	r3, #2
 8003620:	d10a      	bne.n	8003638 <PowerTask+0x1c0>
				ADJ_OUTPUT_OFF;
 8003622:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003626:	4810      	ldr	r0, [pc, #64]	; (8003668 <PowerTask+0x1f0>)
 8003628:	f005 f98c 	bl	8008944 <GPIO_ResetBits>
				MAIN_OUTPUT_ON;
 800362c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003630:	480d      	ldr	r0, [pc, #52]	; (8003668 <PowerTask+0x1f0>)
 8003632:	f005 f985 	bl	8008940 <GPIO_SetBits>
 8003636:	e78e      	b.n	8003556 <PowerTask+0xde>
			else if(powerStatus == 0x03)
 8003638:	2b03      	cmp	r3, #3
 800363a:	d18c      	bne.n	8003556 <PowerTask+0xde>
				ADJ_OUTPUT_ON;
 800363c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003640:	4809      	ldr	r0, [pc, #36]	; (8003668 <PowerTask+0x1f0>)
 8003642:	f005 f97d 	bl	8008940 <GPIO_SetBits>
 8003646:	e7f1      	b.n	800362c <PowerTask+0x1b4>
 8003648:	66666666 	.word	0x66666666
 800364c:	400a6666 	.word	0x400a6666
 8003650:	9999999a 	.word	0x9999999a
 8003654:	3fc99999 	.word	0x3fc99999
 8003658:	9999999a 	.word	0x9999999a
 800365c:	3fe99999 	.word	0x3fe99999
 8003660:	e353f7cf 	.word	0xe353f7cf
 8003664:	40349ba5 	.word	0x40349ba5
 8003668:	40011000 	.word	0x40011000
 800366c:	20000080 	.word	0x20000080
 8003670:	20000330 	.word	0x20000330
 8003674:	200002d8 	.word	0x200002d8
 8003678:	200002dc 	.word	0x200002dc
 800367c:	40260000 	.word	0x40260000

08003680 <TIM3_Init>:
	1500
};

// PWM
void TIM3_Init(void)
{
 8003680:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

  // 12 GPIO 
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8003682:	2101      	movs	r1, #1
{
 8003684:	b089      	sub	sp, #36	; 0x24
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8003686:	2004      	movs	r0, #4
 8003688:	f005 fae0 	bl	8008c4c <RCC_APB2PeriphClockCmd>
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_6 | GPIO_Pin_7;
 800368c:	4b2a      	ldr	r3, [pc, #168]	; (8003738 <TIM3_Init+0xb8>)
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 800368e:	4669      	mov	r1, sp
 8003690:	482a      	ldr	r0, [pc, #168]	; (800373c <TIM3_Init+0xbc>)
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_6 | GPIO_Pin_7;
 8003692:	9300      	str	r3, [sp, #0]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003694:	f005 f8f8 	bl	8008888 <GPIO_Init>
	
	// 34 GPIO 
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8003698:	2101      	movs	r1, #1
 800369a:	2008      	movs	r0, #8
 800369c:	f005 fad6 	bl	8008c4c <RCC_APB2PeriphClockCmd>
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_0 | GPIO_Pin_1;
 80036a0:	4b27      	ldr	r3, [pc, #156]	; (8003740 <TIM3_Init+0xc0>)
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 80036a2:	4669      	mov	r1, sp
 80036a4:	4827      	ldr	r0, [pc, #156]	; (8003744 <TIM3_Init+0xc4>)
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_0 | GPIO_Pin_1;
 80036a6:	9300      	str	r3, [sp, #0]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 80036a8:	f005 f8ee 	bl	8008888 <GPIO_Init>
	
	
	// ,CK_INT=72M
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 80036ac:	2101      	movs	r1, #1
 80036ae:	2002      	movs	r0, #2
 80036b0:	f005 fad8 	bl	8008c64 <RCC_APB1PeriphClockCmd>
	//  
	TIM_TimeBaseStructure.TIM_ClockDivision=TIM_CKD_DIV1;		
	// 
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;		
	// 
	TIM_TimeBaseStructure.TIM_RepetitionCounter=0;	
 80036b4:	2500      	movs	r5, #0
	TIM_TimeBaseStructure.TIM_Period = SERVO_PWM_RESOLUTION;	
 80036b6:	2247      	movs	r2, #71	; 0x47
 80036b8:	f644 6320 	movw	r3, #20000	; 0x4e20
	// 
	TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure);
 80036bc:	4c22      	ldr	r4, [pc, #136]	; (8003748 <TIM3_Init+0xc8>)
 80036be:	a901      	add	r1, sp, #4
 80036c0:	4620      	mov	r0, r4
	TIM_TimeBaseStructure.TIM_Period = SERVO_PWM_RESOLUTION;	
 80036c2:	e9cd 2301 	strd	r2, r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_RepetitionCounter=0;	
 80036c6:	f88d 500c 	strb.w	r5, [sp, #12]
	TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure);
 80036ca:	f005 fb8b 	bl	8008de4 <TIM_TimeBaseInit>
	// PWM1
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	// 
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	// 	
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 80036ce:	f8ad 5018 	strh.w	r5, [sp, #24]
	
	//  1
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
 80036d2:	f240 55dc 	movw	r5, #1500	; 0x5dc
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80036d6:	4b1d      	ldr	r3, [pc, #116]	; (800374c <TIM3_Init+0xcc>)
	TIM_OC1Init(TIM3, &TIM_OCInitStructure);
 80036d8:	4620      	mov	r0, r4
 80036da:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80036dc:	9304      	str	r3, [sp, #16]
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
 80036de:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OC1Init(TIM3, &TIM_OCInitStructure);
 80036e2:	f005 fbc9 	bl	8008e78 <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM3, TIM_OCPreload_Enable);
 80036e6:	4620      	mov	r0, r4
 80036e8:	2108      	movs	r1, #8
 80036ea:	f005 fd0e 	bl	800910a <TIM_OC1PreloadConfig>
	
	//  2
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
	TIM_OC2Init(TIM3, &TIM_OCInitStructure);
 80036ee:	4620      	mov	r0, r4
 80036f0:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
 80036f2:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OC2Init(TIM3, &TIM_OCInitStructure);
 80036f6:	f005 fc03 	bl	8008f00 <TIM_OC2Init>
	TIM_OC2PreloadConfig(TIM3, TIM_OCPreload_Enable);
 80036fa:	4620      	mov	r0, r4
 80036fc:	2108      	movs	r1, #8
 80036fe:	f005 fd0c 	bl	800911a <TIM_OC2PreloadConfig>
	
	//  3
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
	TIM_OC3Init(TIM3, &TIM_OCInitStructure);
 8003702:	4620      	mov	r0, r4
 8003704:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
 8003706:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OC3Init(TIM3, &TIM_OCInitStructure);
 800370a:	f005 fc39 	bl	8008f80 <TIM_OC3Init>
	TIM_OC3PreloadConfig(TIM3, TIM_OCPreload_Enable);
 800370e:	4620      	mov	r0, r4
 8003710:	2108      	movs	r1, #8
 8003712:	f005 fd0c 	bl	800912e <TIM_OC3PreloadConfig>
	
	//  4
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
	TIM_OC4Init(TIM3, &TIM_OCInitStructure);
 8003716:	4620      	mov	r0, r4
 8003718:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
 800371a:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OC4Init(TIM3, &TIM_OCInitStructure);
 800371e:	f005 fc6d 	bl	8008ffc <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM3, TIM_OCPreload_Enable);
 8003722:	4620      	mov	r0, r4
 8003724:	2108      	movs	r1, #8
 8003726:	f005 fd0a 	bl	800913e <TIM_OC4PreloadConfig>
	
	// 
	TIM_Cmd(TIM3, ENABLE);
 800372a:	2101      	movs	r1, #1
 800372c:	4620      	mov	r0, r4
 800372e:	f005 fcaa 	bl	8009086 <TIM_Cmd>
}
 8003732:	b009      	add	sp, #36	; 0x24
 8003734:	bd30      	pop	{r4, r5, pc}
 8003736:	bf00      	nop
 8003738:	180300c0 	.word	0x180300c0
 800373c:	40010800 	.word	0x40010800
 8003740:	18030003 	.word	0x18030003
 8003744:	40010c00 	.word	0x40010c00
 8003748:	40000400 	.word	0x40000400
 800374c:	00010060 	.word	0x00010060

08003750 <TIM8_Init>:

// PWM
void TIM8_Init(void)
{
 8003750:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

  // GPIO 
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC | RCC_APB2Periph_TIM8, ENABLE);
 8003752:	2101      	movs	r1, #1
{
 8003754:	b089      	sub	sp, #36	; 0x24
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC | RCC_APB2Periph_TIM8, ENABLE);
 8003756:	f242 0010 	movw	r0, #8208	; 0x2010
 800375a:	f005 fa77 	bl	8008c4c <RCC_APB2PeriphClockCmd>
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_6 | GPIO_Pin_7 | GPIO_Pin_8 | GPIO_Pin_9;
 800375e:	4b25      	ldr	r3, [pc, #148]	; (80037f4 <TIM8_Init+0xa4>)
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003760:	4669      	mov	r1, sp
 8003762:	4825      	ldr	r0, [pc, #148]	; (80037f8 <TIM8_Init+0xa8>)
	//  
	TIM_TimeBaseStructure.TIM_ClockDivision=TIM_CKD_DIV1;		
	// 
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;		
	// 
	TIM_TimeBaseStructure.TIM_RepetitionCounter=0;	
 8003764:	2500      	movs	r5, #0
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_6 | GPIO_Pin_7 | GPIO_Pin_8 | GPIO_Pin_9;
 8003766:	9300      	str	r3, [sp, #0]
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003768:	f005 f88e 	bl	8008888 <GPIO_Init>
	TIM_TimeBaseStructure.TIM_Period = SERVO_PWM_RESOLUTION;	
 800376c:	2247      	movs	r2, #71	; 0x47
 800376e:	f644 6320 	movw	r3, #20000	; 0x4e20
	// 
	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure);
 8003772:	4c22      	ldr	r4, [pc, #136]	; (80037fc <TIM8_Init+0xac>)
 8003774:	a901      	add	r1, sp, #4
 8003776:	4620      	mov	r0, r4
	TIM_TimeBaseStructure.TIM_Period = SERVO_PWM_RESOLUTION;	
 8003778:	e9cd 2301 	strd	r2, r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_RepetitionCounter=0;	
 800377c:	f88d 500c 	strb.w	r5, [sp, #12]
	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure);
 8003780:	f005 fb30 	bl	8008de4 <TIM_TimeBaseInit>
	// PWM1
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	// 
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	// 	
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8003784:	f8ad 5018 	strh.w	r5, [sp, #24]
	
	//  1
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
 8003788:	f240 55dc 	movw	r5, #1500	; 0x5dc
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800378c:	4b1c      	ldr	r3, [pc, #112]	; (8003800 <TIM8_Init+0xb0>)
	TIM_OC1Init(TIM8, &TIM_OCInitStructure);
 800378e:	4620      	mov	r0, r4
 8003790:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8003792:	9304      	str	r3, [sp, #16]
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
 8003794:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OC1Init(TIM8, &TIM_OCInitStructure);
 8003798:	f005 fb6e 	bl	8008e78 <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM8, TIM_OCPreload_Enable);
 800379c:	4620      	mov	r0, r4
 800379e:	2108      	movs	r1, #8
 80037a0:	f005 fcb3 	bl	800910a <TIM_OC1PreloadConfig>
	
	//  2
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
	TIM_OC2Init(TIM8, &TIM_OCInitStructure);
 80037a4:	4620      	mov	r0, r4
 80037a6:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
 80037a8:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OC2Init(TIM8, &TIM_OCInitStructure);
 80037ac:	f005 fba8 	bl	8008f00 <TIM_OC2Init>
	TIM_OC2PreloadConfig(TIM8, TIM_OCPreload_Enable);
 80037b0:	4620      	mov	r0, r4
 80037b2:	2108      	movs	r1, #8
 80037b4:	f005 fcb1 	bl	800911a <TIM_OC2PreloadConfig>
	
	//  3
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
	TIM_OC3Init(TIM8, &TIM_OCInitStructure);
 80037b8:	4620      	mov	r0, r4
 80037ba:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
 80037bc:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OC3Init(TIM8, &TIM_OCInitStructure);
 80037c0:	f005 fbde 	bl	8008f80 <TIM_OC3Init>
	TIM_OC3PreloadConfig(TIM8, TIM_OCPreload_Enable);
 80037c4:	4620      	mov	r0, r4
 80037c6:	2108      	movs	r1, #8
 80037c8:	f005 fcb1 	bl	800912e <TIM_OC3PreloadConfig>
	
	//  4
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
	TIM_OC4Init(TIM8, &TIM_OCInitStructure);
 80037cc:	4620      	mov	r0, r4
 80037ce:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_Pulse = SERVO_DEFAULT_DUTY;
 80037d0:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OC4Init(TIM8, &TIM_OCInitStructure);
 80037d4:	f005 fc12 	bl	8008ffc <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM8, TIM_OCPreload_Enable);
 80037d8:	4620      	mov	r0, r4
 80037da:	2108      	movs	r1, #8
 80037dc:	f005 fcaf 	bl	800913e <TIM_OC4PreloadConfig>
	
	// 
	TIM_Cmd(TIM8, ENABLE);
 80037e0:	4620      	mov	r0, r4
 80037e2:	2101      	movs	r1, #1
 80037e4:	f005 fc4f 	bl	8009086 <TIM_Cmd>
	
	// 
	TIM_CtrlPWMOutputs(TIM8, ENABLE);
 80037e8:	2101      	movs	r1, #1
 80037ea:	4620      	mov	r0, r4
 80037ec:	f005 fc57 	bl	800909e <TIM_CtrlPWMOutputs>
}
 80037f0:	b009      	add	sp, #36	; 0x24
 80037f2:	bd30      	pop	{r4, r5, pc}
 80037f4:	180303c0 	.word	0x180303c0
 80037f8:	40011000 	.word	0x40011000
 80037fc:	40013400 	.word	0x40013400
 8003800:	00010060 	.word	0x00010060

08003804 <Servo_Init>:

// 
void Servo_Init(void)
{
 8003804:	b508      	push	{r3, lr}
	// PWM
	TIM3_Init();
 8003806:	f7ff ff3b 	bl	8003680 <TIM3_Init>
//	Set_Servo_PWM_Duty(4, 0.5);
//	Set_Servo_PWM_Duty(5, 0.5);
//	Set_Servo_PWM_Duty(6, 0.5);
//	Set_Servo_PWM_Duty(7, 0.5);
//	Set_Servo_PWM_Duty(8, 0.5);
}
 800380a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	TIM8_Init();
 800380e:	f7ff bf9f 	b.w	8003750 <TIM8_Init>
	...

08003814 <Duty_to_PWM>:
	* 0 ~ 1, 0500us, 12500us, , 1 ~ 8
  * @param    channel: 1~8, servo pwm duty range: 500us ~ 2500us, duty: 0~1
  * @retval None
  */
uint16_t Duty_to_PWM(float duty)
{
 8003814:	b508      	push	{r3, lr}
	return 2000 * duty + 500;
 8003816:	4905      	ldr	r1, [pc, #20]	; (800382c <Duty_to_PWM+0x18>)
 8003818:	f7fd fb24 	bl	8000e64 <__aeabi_fmul>
 800381c:	4904      	ldr	r1, [pc, #16]	; (8003830 <Duty_to_PWM+0x1c>)
 800381e:	f7fd fa19 	bl	8000c54 <__addsf3>
 8003822:	f7fd fd0b 	bl	800123c <__aeabi_f2uiz>
}
 8003826:	b280      	uxth	r0, r0
 8003828:	bd08      	pop	{r3, pc}
 800382a:	bf00      	nop
 800382c:	44fa0000 	.word	0x44fa0000
 8003830:	43fa0000 	.word	0x43fa0000

08003834 <Set_Servo_PWM>:
// PWM,500us~2500us,:1500us,1~8
void Set_Servo_PWM(uint8_t channel, uint16_t pwm)
{
	TIM_TypeDef *tim;
	
	if(channel > 8)
 8003834:	2808      	cmp	r0, #8
 8003836:	d81b      	bhi.n	8003870 <Set_Servo_PWM+0x3c>
	// PWM[500,2500],
	if(pwm > 2500)
	{
		return;
	}
	else if(pwm < 500)
 8003838:	f5a1 73fa 	sub.w	r3, r1, #500	; 0x1f4
 800383c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003840:	d816      	bhi.n	8003870 <Set_Servo_PWM+0x3c>
	{
		return;
	}
	
	if(channel > 4)
 8003842:	2804      	cmp	r0, #4
	{
		tim = TIM8;
		channel -= 4;
 8003844:	bf84      	itt	hi
 8003846:	3804      	subhi	r0, #4
 8003848:	b2c0      	uxtbhi	r0, r0
	}
	else
	{
		tim = TIM3;
	}
	switch(channel)
 800384a:	f100 30ff 	add.w	r0, r0, #4294967295
		tim = TIM8;
 800384e:	bf8c      	ite	hi
 8003850:	4b08      	ldrhi	r3, [pc, #32]	; (8003874 <Set_Servo_PWM+0x40>)
		tim = TIM3;
 8003852:	4b09      	ldrls	r3, [pc, #36]	; (8003878 <Set_Servo_PWM+0x44>)
	switch(channel)
 8003854:	2803      	cmp	r0, #3
 8003856:	d80b      	bhi.n	8003870 <Set_Servo_PWM+0x3c>
 8003858:	e8df f000 	tbb	[pc, r0]
 800385c:	08060402 	.word	0x08060402
	{
		case 1: tim->CCR1 = pwm; break;
 8003860:	8699      	strh	r1, [r3, #52]	; 0x34
 8003862:	4770      	bx	lr
		case 2: tim->CCR2 = pwm; break;
 8003864:	8719      	strh	r1, [r3, #56]	; 0x38
 8003866:	4770      	bx	lr
		case 3: tim->CCR3 = pwm; break;
 8003868:	8799      	strh	r1, [r3, #60]	; 0x3c
 800386a:	4770      	bx	lr
		case 4: tim->CCR4 = pwm; break;
 800386c:	f8a3 1040 	strh.w	r1, [r3, #64]	; 0x40
		default:
			break;
	}
}
 8003870:	4770      	bx	lr
 8003872:	bf00      	nop
 8003874:	40013400 	.word	0x40013400
 8003878:	40000400 	.word	0x40000400

0800387c <PWM>:
}


// PWM,PWM[0,1]
void PWM(float *duty)
{
 800387c:	b570      	push	{r4, r5, r6, lr}
	if(*duty > 1)
 800387e:	f04f 557e 	mov.w	r5, #1065353216	; 0x3f800000
 8003882:	6806      	ldr	r6, [r0, #0]
{
 8003884:	4604      	mov	r4, r0
	if(*duty > 1)
 8003886:	4629      	mov	r1, r5
 8003888:	4630      	mov	r0, r6
 800388a:	f7fd fca7 	bl	80011dc <__aeabi_fcmpgt>
 800388e:	b108      	cbz	r0, 8003894 <PWM+0x18>
	{
		*duty = 1;
	}
	else if(*duty < 0)
	{
		*duty = 0;
 8003890:	6025      	str	r5, [r4, #0]
	}
}
 8003892:	e006      	b.n	80038a2 <PWM+0x26>
	else if(*duty < 0)
 8003894:	2500      	movs	r5, #0
 8003896:	4630      	mov	r0, r6
 8003898:	4629      	mov	r1, r5
 800389a:	f7fd fc81 	bl	80011a0 <__aeabi_fcmplt>
 800389e:	2800      	cmp	r0, #0
 80038a0:	d1f6      	bne.n	8003890 <PWM+0x14>
}
 80038a2:	bd70      	pop	{r4, r5, r6, pc}

080038a4 <SPI_FLASH_Init>:
  * @brief  SPI_FLASH
  * @param  
  * @retval 
  */
void SPI_FLASH_Init(void)
{
 80038a4:	b510      	push	{r4, lr}
	SPI_InitTypeDef  SPI_InitStructure;
	GPIO_InitTypeDef GPIO_InitStructure;

	/* SPI */
	FLASH_SPI_APBxClock_FUN ( FLASH_SPI_CLK, ENABLE );
 80038a6:	2101      	movs	r1, #1
{
 80038a8:	b086      	sub	sp, #24
	FLASH_SPI_APBxClock_FUN ( FLASH_SPI_CLK, ENABLE );
 80038aa:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80038ae:	f005 f9d9 	bl	8008c64 <RCC_APB1PeriphClockCmd>

	/* SPI CSIO */
	GPIO_InitStructure.GPIO_Pin = FLASH_SPI_CS_PIN;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(FLASH_SPI_CS_PORT, &GPIO_InitStructure);
 80038b2:	4c22      	ldr	r4, [pc, #136]	; (800393c <SPI_FLASH_Init+0x98>)
	FLASH_SPI_CS_APBxClock_FUN ( FLASH_SPI_CS_CLK | FLASH_SPI_SCK_CLK | FLASH_SPI_MISO_PIN | FLASH_SPI_MOSI_PIN, ENABLE );
 80038b4:	2101      	movs	r1, #1
 80038b6:	f24c 0008 	movw	r0, #49160	; 0xc008
 80038ba:	f005 f9c7 	bl	8008c4c <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = FLASH_SPI_CS_PIN;
 80038be:	4b20      	ldr	r3, [pc, #128]	; (8003940 <SPI_FLASH_Init+0x9c>)
	GPIO_Init(FLASH_SPI_CS_PORT, &GPIO_InitStructure);
 80038c0:	4669      	mov	r1, sp
 80038c2:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Pin = FLASH_SPI_CS_PIN;
 80038c4:	9300      	str	r3, [sp, #0]
	GPIO_Init(FLASH_SPI_CS_PORT, &GPIO_InitStructure);
 80038c6:	f004 ffdf 	bl	8008888 <GPIO_Init>

	/* SPI SCK*/
	GPIO_InitStructure.GPIO_Pin = FLASH_SPI_SCK_PIN;
 80038ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80038ce:	f8ad 3000 	strh.w	r3, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80038d2:	2318      	movs	r3, #24
	GPIO_Init(FLASH_SPI_SCK_PORT, &GPIO_InitStructure);
 80038d4:	4669      	mov	r1, sp
 80038d6:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80038d8:	f88d 3003 	strb.w	r3, [sp, #3]
	GPIO_Init(FLASH_SPI_SCK_PORT, &GPIO_InitStructure);
 80038dc:	f004 ffd4 	bl	8008888 <GPIO_Init>

	/* SPI MISO*/
	GPIO_InitStructure.GPIO_Pin = FLASH_SPI_MISO_PIN;
 80038e0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
	GPIO_Init(FLASH_SPI_MISO_PORT, &GPIO_InitStructure);
 80038e4:	4669      	mov	r1, sp
 80038e6:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Pin = FLASH_SPI_MISO_PIN;
 80038e8:	f8ad 3000 	strh.w	r3, [sp]
	GPIO_Init(FLASH_SPI_MISO_PORT, &GPIO_InitStructure);
 80038ec:	f004 ffcc 	bl	8008888 <GPIO_Init>

	/* SPI MOSI*/
	GPIO_InitStructure.GPIO_Pin = FLASH_SPI_MOSI_PIN;
 80038f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
	GPIO_Init(FLASH_SPI_MOSI_PORT, &GPIO_InitStructure);
 80038f4:	4669      	mov	r1, sp
 80038f6:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Pin = FLASH_SPI_MOSI_PIN;
 80038f8:	f8ad 3000 	strh.w	r3, [sp]
	GPIO_Init(FLASH_SPI_MOSI_PORT, &GPIO_InitStructure);
 80038fc:	f004 ffc4 	bl	8008888 <GPIO_Init>

	/*  FLASH: CS*/
	SPI_FLASH_CS_HIGH();
 8003900:	4620      	mov	r0, r4
 8003902:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003906:	f005 f81b 	bl	8008940 <GPIO_SetBits>

	/* SPI  */
	// FLASH SPI03CPOL CPHA
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 800390a:	f04f 7282 	mov.w	r2, #17039360	; 0x1040000
 800390e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003912:	e9cd 2301 	strd	r2, r3, [sp, #4]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8003916:	2300      	movs	r3, #0
 8003918:	490a      	ldr	r1, [pc, #40]	; (8003944 <SPI_FLASH_Init+0xa0>)
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;
	SPI_Init(FLASH_SPIx , &SPI_InitStructure);
 800391a:	f5a4 4454 	sub.w	r4, r4, #54272	; 0xd400
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 800391e:	e9cd 1303 	strd	r1, r3, [sp, #12]
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 8003922:	2307      	movs	r3, #7
	SPI_Init(FLASH_SPIx , &SPI_InitStructure);
 8003924:	4620      	mov	r0, r4
 8003926:	a901      	add	r1, sp, #4
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 8003928:	f8ad 3014 	strh.w	r3, [sp, #20]
	SPI_Init(FLASH_SPIx , &SPI_InitStructure);
 800392c:	f005 f9b2 	bl	8008c94 <SPI_Init>

	/*  SPI  */
	SPI_Cmd(FLASH_SPIx , ENABLE);
 8003930:	2101      	movs	r1, #1
 8003932:	4620      	mov	r0, r4
 8003934:	f005 f9cd 	bl	8008cd2 <SPI_Cmd>
	
}
 8003938:	b006      	add	sp, #24
 800393a:	bd10      	pop	{r4, pc}
 800393c:	40010c00 	.word	0x40010c00
 8003940:	10031000 	.word	0x10031000
 8003944:	02000001 	.word	0x02000001

08003948 <SPI_FLASH_SendByte>:
  * @brief  SPI
  * @param  byte
  * @retval 
  */
u8 SPI_FLASH_SendByte(u8 byte)
{
 8003948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	 SPITimeout = SPIT_FLAG_TIMEOUT;
 800394a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
{
 800394e:	4606      	mov	r6, r0
	 SPITimeout = SPIT_FLAG_TIMEOUT;
 8003950:	4d16      	ldr	r5, [pc, #88]	; (80039ac <SPI_FLASH_SendByte+0x64>)
  /* TXE */
  while (SPI_I2S_GetFlagStatus(FLASH_SPIx , SPI_I2S_FLAG_TXE) == RESET)
 8003952:	4f17      	ldr	r7, [pc, #92]	; (80039b0 <SPI_FLASH_SendByte+0x68>)
	 SPITimeout = SPIT_FLAG_TIMEOUT;
 8003954:	602b      	str	r3, [r5, #0]
  while (SPI_I2S_GetFlagStatus(FLASH_SPIx , SPI_I2S_FLAG_TXE) == RESET)
 8003956:	2102      	movs	r1, #2
 8003958:	4638      	mov	r0, r7
 800395a:	f005 f9cb 	bl	8008cf4 <SPI_I2S_GetFlagStatus>
 800395e:	4604      	mov	r4, r0
 8003960:	b190      	cbz	r0, 8003988 <SPI_FLASH_SendByte+0x40>
	{
    if((SPITimeout--) == 0) return SPI_TIMEOUT_UserCallback(0);
   }

  /*  */
  SPI_I2S_SendData(FLASH_SPIx , byte);
 8003962:	4631      	mov	r1, r6
 8003964:	4812      	ldr	r0, [pc, #72]	; (80039b0 <SPI_FLASH_SendByte+0x68>)
 8003966:	f005 f9c0 	bl	8008cea <SPI_I2S_SendData>

	SPITimeout = SPIT_FLAG_TIMEOUT;
 800396a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  /* RXNE */
  while (SPI_I2S_GetFlagStatus(FLASH_SPIx , SPI_I2S_FLAG_RXNE) == RESET)
 800396e:	4e10      	ldr	r6, [pc, #64]	; (80039b0 <SPI_FLASH_SendByte+0x68>)
	SPITimeout = SPIT_FLAG_TIMEOUT;
 8003970:	602b      	str	r3, [r5, #0]
  while (SPI_I2S_GetFlagStatus(FLASH_SPIx , SPI_I2S_FLAG_RXNE) == RESET)
 8003972:	2101      	movs	r1, #1
 8003974:	4630      	mov	r0, r6
 8003976:	f005 f9bd 	bl	8008cf4 <SPI_I2S_GetFlagStatus>
 800397a:	4604      	mov	r4, r0
 800397c:	b178      	cbz	r0, 800399e <SPI_FLASH_SendByte+0x56>
  {
    if((SPITimeout--) == 0) return SPI_TIMEOUT_UserCallback(1);
   }

  /*  */
  return SPI_I2S_ReceiveData(FLASH_SPIx );
 800397e:	480c      	ldr	r0, [pc, #48]	; (80039b0 <SPI_FLASH_SendByte+0x68>)
 8003980:	f005 f9b5 	bl	8008cee <SPI_I2S_ReceiveData>
 8003984:	b2c4      	uxtb	r4, r0
 8003986:	e008      	b.n	800399a <SPI_FLASH_SendByte+0x52>
    if((SPITimeout--) == 0) return SPI_TIMEOUT_UserCallback(0);
 8003988:	682b      	ldr	r3, [r5, #0]
 800398a:	1e5a      	subs	r2, r3, #1
 800398c:	602a      	str	r2, [r5, #0]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d1e1      	bne.n	8003956 <SPI_FLASH_SendByte+0xe>
  * @retval None.
  */
static  uint16_t SPI_TIMEOUT_UserCallback(uint8_t errorCode)
{
  /* , */
  FLASH_ERROR("SPI !errorCode = %d",errorCode);
 8003992:	4621      	mov	r1, r4
 8003994:	4807      	ldr	r0, [pc, #28]	; (80039b4 <SPI_FLASH_SendByte+0x6c>)
 8003996:	f008 fc43 	bl	800c220 <iprintf>
}
 800399a:	4620      	mov	r0, r4
 800399c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((SPITimeout--) == 0) return SPI_TIMEOUT_UserCallback(1);
 800399e:	682b      	ldr	r3, [r5, #0]
 80039a0:	1e5a      	subs	r2, r3, #1
 80039a2:	602a      	str	r2, [r5, #0]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d1e4      	bne.n	8003972 <SPI_FLASH_SendByte+0x2a>
  FLASH_ERROR("SPI !errorCode = %d",errorCode);
 80039a8:	2101      	movs	r1, #1
 80039aa:	e7f3      	b.n	8003994 <SPI_FLASH_SendByte+0x4c>
 80039ac:	20000094 	.word	0x20000094
 80039b0:	40003800 	.word	0x40003800
 80039b4:	0801064e 	.word	0x0801064e

080039b8 <SPI_FLASH_BufferRead>:
{
 80039b8:	b570      	push	{r4, r5, r6, lr}
 80039ba:	460e      	mov	r6, r1
 80039bc:	4604      	mov	r4, r0
  SPI_FLASH_CS_LOW();
 80039be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80039c2:	4811      	ldr	r0, [pc, #68]	; (8003a08 <SPI_FLASH_BufferRead+0x50>)
{
 80039c4:	4615      	mov	r5, r2
  SPI_FLASH_CS_LOW();
 80039c6:	f004 ffbd 	bl	8008944 <GPIO_ResetBits>
  SPI_FLASH_SendByte(W25X_ReadData);
 80039ca:	2003      	movs	r0, #3
 80039cc:	f7ff ffbc 	bl	8003948 <SPI_FLASH_SendByte>
  SPI_FLASH_SendByte((ReadAddr & 0xFF0000) >> 16);
 80039d0:	f3c6 4007 	ubfx	r0, r6, #16, #8
 80039d4:	f7ff ffb8 	bl	8003948 <SPI_FLASH_SendByte>
  SPI_FLASH_SendByte((ReadAddr& 0xFF00) >> 8);
 80039d8:	f3c6 2007 	ubfx	r0, r6, #8, #8
 80039dc:	f7ff ffb4 	bl	8003948 <SPI_FLASH_SendByte>
  SPI_FLASH_SendByte(ReadAddr & 0xFF);
 80039e0:	b2f0      	uxtb	r0, r6
 80039e2:	f7ff ffb1 	bl	8003948 <SPI_FLASH_SendByte>
  while (NumByteToRead--) /* while there is data to be read */
 80039e6:	4425      	add	r5, r4
 80039e8:	42ac      	cmp	r4, r5
 80039ea:	d106      	bne.n	80039fa <SPI_FLASH_BufferRead+0x42>
}
 80039ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  SPI_FLASH_CS_HIGH();
 80039f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80039f4:	4804      	ldr	r0, [pc, #16]	; (8003a08 <SPI_FLASH_BufferRead+0x50>)
 80039f6:	f004 bfa3 	b.w	8008940 <GPIO_SetBits>
    *pBuffer = SPI_FLASH_SendByte(Dummy_Byte);
 80039fa:	20ff      	movs	r0, #255	; 0xff
 80039fc:	f7ff ffa4 	bl	8003948 <SPI_FLASH_SendByte>
 8003a00:	f804 0b01 	strb.w	r0, [r4], #1
    pBuffer++;
 8003a04:	e7f0      	b.n	80039e8 <SPI_FLASH_BufferRead+0x30>
 8003a06:	bf00      	nop
 8003a08:	40010c00 	.word	0x40010c00

08003a0c <SPI_FLASH_ReadID>:
{
 8003a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  SPI_FLASH_CS_LOW();
 8003a0e:	4f10      	ldr	r7, [pc, #64]	; (8003a50 <SPI_FLASH_ReadID+0x44>)
 8003a10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a14:	4638      	mov	r0, r7
 8003a16:	f004 ff95 	bl	8008944 <GPIO_ResetBits>
  SPI_FLASH_SendByte(W25X_JedecDeviceID);
 8003a1a:	209f      	movs	r0, #159	; 0x9f
 8003a1c:	f7ff ff94 	bl	8003948 <SPI_FLASH_SendByte>
  Temp0 = SPI_FLASH_SendByte(Dummy_Byte);
 8003a20:	20ff      	movs	r0, #255	; 0xff
 8003a22:	f7ff ff91 	bl	8003948 <SPI_FLASH_SendByte>
 8003a26:	4606      	mov	r6, r0
  Temp1 = SPI_FLASH_SendByte(Dummy_Byte);
 8003a28:	20ff      	movs	r0, #255	; 0xff
 8003a2a:	f7ff ff8d 	bl	8003948 <SPI_FLASH_SendByte>
 8003a2e:	4604      	mov	r4, r0
  Temp2 = SPI_FLASH_SendByte(Dummy_Byte);
 8003a30:	20ff      	movs	r0, #255	; 0xff
 8003a32:	f7ff ff89 	bl	8003948 <SPI_FLASH_SendByte>
 8003a36:	4605      	mov	r5, r0
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 8003a38:	0224      	lsls	r4, r4, #8
  SPI_FLASH_CS_HIGH();
 8003a3a:	4638      	mov	r0, r7
 8003a3c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 8003a40:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
  SPI_FLASH_CS_HIGH();
 8003a44:	f004 ff7c 	bl	8008940 <GPIO_SetBits>
}
 8003a48:	ea44 0005 	orr.w	r0, r4, r5
 8003a4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	40010c00 	.word	0x40010c00

08003a54 <SPI_FLASH_WriteEnable>:
{
 8003a54:	b510      	push	{r4, lr}
  SPI_FLASH_CS_LOW();
 8003a56:	4c08      	ldr	r4, [pc, #32]	; (8003a78 <SPI_FLASH_WriteEnable+0x24>)
 8003a58:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a5c:	4620      	mov	r0, r4
 8003a5e:	f004 ff71 	bl	8008944 <GPIO_ResetBits>
  SPI_FLASH_SendByte(W25X_WriteEnable);
 8003a62:	2006      	movs	r0, #6
 8003a64:	f7ff ff70 	bl	8003948 <SPI_FLASH_SendByte>
  SPI_FLASH_CS_HIGH();
 8003a68:	4620      	mov	r0, r4
}
 8003a6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SPI_FLASH_CS_HIGH();
 8003a6e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a72:	f004 bf65 	b.w	8008940 <GPIO_SetBits>
 8003a76:	bf00      	nop
 8003a78:	40010c00 	.word	0x40010c00

08003a7c <SPI_FLASH_WaitForWriteEnd>:
  SPI_FLASH_CS_LOW();
 8003a7c:	480a      	ldr	r0, [pc, #40]	; (8003aa8 <SPI_FLASH_WaitForWriteEnd+0x2c>)
 8003a7e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
{
 8003a82:	b508      	push	{r3, lr}
  SPI_FLASH_CS_LOW();
 8003a84:	f004 ff5e 	bl	8008944 <GPIO_ResetBits>
  SPI_FLASH_SendByte(W25X_ReadStatusReg);
 8003a88:	2005      	movs	r0, #5
 8003a8a:	f7ff ff5d 	bl	8003948 <SPI_FLASH_SendByte>
    FLASH_Status = SPI_FLASH_SendByte(Dummy_Byte);	 
 8003a8e:	20ff      	movs	r0, #255	; 0xff
 8003a90:	f7ff ff5a 	bl	8003948 <SPI_FLASH_SendByte>
  while ((FLASH_Status & WIP_Flag) == SET);  /*  */
 8003a94:	07c3      	lsls	r3, r0, #31
 8003a96:	d4fa      	bmi.n	8003a8e <SPI_FLASH_WaitForWriteEnd+0x12>
}
 8003a98:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SPI_FLASH_CS_HIGH();
 8003a9c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003aa0:	4801      	ldr	r0, [pc, #4]	; (8003aa8 <SPI_FLASH_WaitForWriteEnd+0x2c>)
 8003aa2:	f004 bf4d 	b.w	8008940 <GPIO_SetBits>
 8003aa6:	bf00      	nop
 8003aa8:	40010c00 	.word	0x40010c00

08003aac <SPI_FLASH_SectorErase>:
{
 8003aac:	b538      	push	{r3, r4, r5, lr}
 8003aae:	4604      	mov	r4, r0
  SPI_FLASH_CS_LOW();
 8003ab0:	4d10      	ldr	r5, [pc, #64]	; (8003af4 <SPI_FLASH_SectorErase+0x48>)
  SPI_FLASH_WriteEnable();
 8003ab2:	f7ff ffcf 	bl	8003a54 <SPI_FLASH_WriteEnable>
  SPI_FLASH_WaitForWriteEnd();
 8003ab6:	f7ff ffe1 	bl	8003a7c <SPI_FLASH_WaitForWriteEnd>
  SPI_FLASH_CS_LOW();
 8003aba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003abe:	4628      	mov	r0, r5
 8003ac0:	f004 ff40 	bl	8008944 <GPIO_ResetBits>
  SPI_FLASH_SendByte(W25X_SectorErase);
 8003ac4:	2020      	movs	r0, #32
 8003ac6:	f7ff ff3f 	bl	8003948 <SPI_FLASH_SendByte>
  SPI_FLASH_SendByte((SectorAddr & 0xFF0000) >> 16);
 8003aca:	f3c4 4007 	ubfx	r0, r4, #16, #8
 8003ace:	f7ff ff3b 	bl	8003948 <SPI_FLASH_SendByte>
  SPI_FLASH_SendByte((SectorAddr & 0xFF00) >> 8);
 8003ad2:	f3c4 2007 	ubfx	r0, r4, #8, #8
 8003ad6:	f7ff ff37 	bl	8003948 <SPI_FLASH_SendByte>
  SPI_FLASH_SendByte(SectorAddr & 0xFF);
 8003ada:	b2e0      	uxtb	r0, r4
 8003adc:	f7ff ff34 	bl	8003948 <SPI_FLASH_SendByte>
  SPI_FLASH_CS_HIGH();
 8003ae0:	4628      	mov	r0, r5
 8003ae2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ae6:	f004 ff2b 	bl	8008940 <GPIO_SetBits>
}
 8003aea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  SPI_FLASH_WaitForWriteEnd();
 8003aee:	f7ff bfc5 	b.w	8003a7c <SPI_FLASH_WaitForWriteEnd>
 8003af2:	bf00      	nop
 8003af4:	40010c00 	.word	0x40010c00

08003af8 <SPI_FLASH_PageWrite>:
{
 8003af8:	b570      	push	{r4, r5, r6, lr}
 8003afa:	460e      	mov	r6, r1
 8003afc:	4614      	mov	r4, r2
 8003afe:	4605      	mov	r5, r0
  SPI_FLASH_WriteEnable();
 8003b00:	f7ff ffa8 	bl	8003a54 <SPI_FLASH_WriteEnable>
  SPI_FLASH_CS_LOW();
 8003b04:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b08:	4814      	ldr	r0, [pc, #80]	; (8003b5c <SPI_FLASH_PageWrite+0x64>)
 8003b0a:	f004 ff1b 	bl	8008944 <GPIO_ResetBits>
  SPI_FLASH_SendByte(W25X_PageProgram);
 8003b0e:	2002      	movs	r0, #2
 8003b10:	f7ff ff1a 	bl	8003948 <SPI_FLASH_SendByte>
  SPI_FLASH_SendByte((WriteAddr & 0xFF0000) >> 16);
 8003b14:	f3c6 4007 	ubfx	r0, r6, #16, #8
 8003b18:	f7ff ff16 	bl	8003948 <SPI_FLASH_SendByte>
  SPI_FLASH_SendByte((WriteAddr & 0xFF00) >> 8);
 8003b1c:	f3c6 2007 	ubfx	r0, r6, #8, #8
 8003b20:	f7ff ff12 	bl	8003948 <SPI_FLASH_SendByte>
  SPI_FLASH_SendByte(WriteAddr & 0xFF);
 8003b24:	b2f0      	uxtb	r0, r6
 8003b26:	f7ff ff0f 	bl	8003948 <SPI_FLASH_SendByte>
  if(NumByteToWrite > SPI_FLASH_PerWritePageSize)
 8003b2a:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
 8003b2e:	d904      	bls.n	8003b3a <SPI_FLASH_PageWrite+0x42>
     FLASH_ERROR("SPI_FLASH_PageWrite too large!"); 
 8003b30:	480b      	ldr	r0, [pc, #44]	; (8003b60 <SPI_FLASH_PageWrite+0x68>)
 8003b32:	f008 fbdb 	bl	800c2ec <puts>
     NumByteToWrite = SPI_FLASH_PerWritePageSize;
 8003b36:	f44f 7480 	mov.w	r4, #256	; 0x100
 8003b3a:	442c      	add	r4, r5
  while (NumByteToWrite--)
 8003b3c:	42a5      	cmp	r5, r4
 8003b3e:	d108      	bne.n	8003b52 <SPI_FLASH_PageWrite+0x5a>
  SPI_FLASH_CS_HIGH();
 8003b40:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b44:	4805      	ldr	r0, [pc, #20]	; (8003b5c <SPI_FLASH_PageWrite+0x64>)
 8003b46:	f004 fefb 	bl	8008940 <GPIO_SetBits>
}
 8003b4a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  SPI_FLASH_WaitForWriteEnd();
 8003b4e:	f7ff bf95 	b.w	8003a7c <SPI_FLASH_WaitForWriteEnd>
    SPI_FLASH_SendByte(*pBuffer);
 8003b52:	f815 0b01 	ldrb.w	r0, [r5], #1
 8003b56:	f7ff fef7 	bl	8003948 <SPI_FLASH_SendByte>
    pBuffer++;
 8003b5a:	e7ef      	b.n	8003b3c <SPI_FLASH_PageWrite+0x44>
 8003b5c:	40010c00 	.word	0x40010c00
 8003b60:	0801067d 	.word	0x0801067d

08003b64 <SPI_FLASH_BufferWrite>:
{
 8003b64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (Addr == 0)
 8003b68:	f011 03ff 	ands.w	r3, r1, #255	; 0xff
{
 8003b6c:	4615      	mov	r5, r2
 8003b6e:	4604      	mov	r4, r0
 8003b70:	460f      	mov	r7, r1
  NumOfPage =  NumByteToWrite / SPI_FLASH_PageSize;
 8003b72:	ea4f 2212 	mov.w	r2, r2, lsr #8
  if (Addr == 0)
 8003b76:	d11a      	bne.n	8003bae <SPI_FLASH_BufferWrite+0x4a>
    if (NumOfPage == 0) 
 8003b78:	b16a      	cbz	r2, 8003b96 <SPI_FLASH_BufferWrite+0x32>
 8003b7a:	ea4f 2802 	mov.w	r8, r2, lsl #8
 8003b7e:	eb00 2602 	add.w	r6, r0, r2, lsl #8
 8003b82:	eba1 0900 	sub.w	r9, r1, r0
      while (NumOfPage--)
 8003b86:	42b4      	cmp	r4, r6
 8003b88:	eb04 0109 	add.w	r1, r4, r9
 8003b8c:	d107      	bne.n	8003b9e <SPI_FLASH_BufferWrite+0x3a>
      SPI_FLASH_PageWrite(pBuffer, WriteAddr, NumOfSingle);
 8003b8e:	b2ea      	uxtb	r2, r5
 8003b90:	eb07 0108 	add.w	r1, r7, r8
 8003b94:	e001      	b.n	8003b9a <SPI_FLASH_BufferWrite+0x36>
      SPI_FLASH_PageWrite(pBuffer, WriteAddr, NumByteToWrite);
 8003b96:	462a      	mov	r2, r5
 8003b98:	4639      	mov	r1, r7
        SPI_FLASH_PageWrite(pBuffer, WriteAddr, NumOfSingle);
 8003b9a:	4620      	mov	r0, r4
 8003b9c:	e015      	b.n	8003bca <SPI_FLASH_BufferWrite+0x66>
        SPI_FLASH_PageWrite(pBuffer, WriteAddr, SPI_FLASH_PageSize);
 8003b9e:	4620      	mov	r0, r4
 8003ba0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ba4:	f7ff ffa8 	bl	8003af8 <SPI_FLASH_PageWrite>
        pBuffer += SPI_FLASH_PageSize;
 8003ba8:	f504 7480 	add.w	r4, r4, #256	; 0x100
 8003bac:	e7eb      	b.n	8003b86 <SPI_FLASH_BufferWrite+0x22>
  count = SPI_FLASH_PageSize - Addr;
 8003bae:	425e      	negs	r6, r3
 8003bb0:	b2f6      	uxtb	r6, r6
    if (NumOfPage == 0)
 8003bb2:	b972      	cbnz	r2, 8003bd2 <SPI_FLASH_BufferWrite+0x6e>
  NumOfSingle = NumByteToWrite % SPI_FLASH_PageSize;
 8003bb4:	b2ea      	uxtb	r2, r5
      if (NumOfSingle > count) 
 8003bb6:	4296      	cmp	r6, r2
 8003bb8:	d2ed      	bcs.n	8003b96 <SPI_FLASH_BufferWrite+0x32>
        temp = NumOfSingle - count;
 8003bba:	4413      	add	r3, r2
 8003bbc:	b2dd      	uxtb	r5, r3
        SPI_FLASH_PageWrite(pBuffer, WriteAddr, count);
 8003bbe:	4632      	mov	r2, r6
 8003bc0:	f7ff ff9a 	bl	8003af8 <SPI_FLASH_PageWrite>
        SPI_FLASH_PageWrite(pBuffer, WriteAddr, temp);
 8003bc4:	462a      	mov	r2, r5
 8003bc6:	19f1      	adds	r1, r6, r7
 8003bc8:	19a0      	adds	r0, r4, r6
}
 8003bca:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
        SPI_FLASH_PageWrite(pBuffer, WriteAddr, NumOfSingle);
 8003bce:	f7ff bf93 	b.w	8003af8 <SPI_FLASH_PageWrite>
      SPI_FLASH_PageWrite(pBuffer, WriteAddr, count);
 8003bd2:	4632      	mov	r2, r6
 8003bd4:	f7ff ff90 	bl	8003af8 <SPI_FLASH_PageWrite>
      NumByteToWrite -= count;
 8003bd8:	1bad      	subs	r5, r5, r6
 8003bda:	fa1f f885 	uxth.w	r8, r5
      pBuffer += count;
 8003bde:	4434      	add	r4, r6
      WriteAddr +=  count;
 8003be0:	4437      	add	r7, r6
 8003be2:	f408 467f 	and.w	r6, r8, #65280	; 0xff00
      NumOfSingle = NumByteToWrite % SPI_FLASH_PageSize;
 8003be6:	b2ed      	uxtb	r5, r5
      while (NumOfPage--)
 8003be8:	eb04 0806 	add.w	r8, r4, r6
 8003bec:	eba7 0904 	sub.w	r9, r7, r4
 8003bf0:	4544      	cmp	r4, r8
 8003bf2:	eb04 0109 	add.w	r1, r4, r9
 8003bf6:	d103      	bne.n	8003c00 <SPI_FLASH_BufferWrite+0x9c>
 8003bf8:	19b9      	adds	r1, r7, r6
      if (NumOfSingle != 0)
 8003bfa:	b14d      	cbz	r5, 8003c10 <SPI_FLASH_BufferWrite+0xac>
        SPI_FLASH_PageWrite(pBuffer, WriteAddr, NumOfSingle);
 8003bfc:	462a      	mov	r2, r5
 8003bfe:	e7cc      	b.n	8003b9a <SPI_FLASH_BufferWrite+0x36>
        SPI_FLASH_PageWrite(pBuffer, WriteAddr, SPI_FLASH_PageSize);
 8003c00:	4620      	mov	r0, r4
 8003c02:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c06:	f7ff ff77 	bl	8003af8 <SPI_FLASH_PageWrite>
        pBuffer += SPI_FLASH_PageSize;
 8003c0a:	f504 7480 	add.w	r4, r4, #256	; 0x100
 8003c0e:	e7ef      	b.n	8003bf0 <SPI_FLASH_BufferWrite+0x8c>
}
 8003c10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08003c14 <SPI_Flash_WAKEUP>:
{
 8003c14:	b510      	push	{r4, lr}
  SPI_FLASH_CS_LOW();
 8003c16:	4c08      	ldr	r4, [pc, #32]	; (8003c38 <SPI_Flash_WAKEUP+0x24>)
 8003c18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c1c:	4620      	mov	r0, r4
 8003c1e:	f004 fe91 	bl	8008944 <GPIO_ResetBits>
  SPI_FLASH_SendByte(W25X_ReleasePowerDown);
 8003c22:	20ab      	movs	r0, #171	; 0xab
 8003c24:	f7ff fe90 	bl	8003948 <SPI_FLASH_SendByte>
  SPI_FLASH_CS_HIGH();
 8003c28:	4620      	mov	r0, r4
}   
 8003c2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SPI_FLASH_CS_HIGH();
 8003c2e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c32:	f004 be85 	b.w	8008940 <GPIO_SetBits>
 8003c36:	bf00      	nop
 8003c38:	40010c00 	.word	0x40010c00

08003c3c <UART4_Init>:
  * @brief  UART GPIO ,
  * @param  
  * @retval 
  */
void UART4_Init(uint32_t baudrate)
{
 8003c3c:	b530      	push	{r4, r5, lr}
	USART_InitTypeDef USART_InitStructure;
	USART_ClockInitTypeDef USART_ClockInitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	// GPIO
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC | RCC_APB2Periph_AFIO, ENABLE);
 8003c3e:	2101      	movs	r1, #1
{
 8003c40:	b089      	sub	sp, #36	; 0x24
 8003c42:	4604      	mov	r4, r0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC | RCC_APB2Periph_AFIO, ENABLE);
 8003c44:	2011      	movs	r0, #17
 8003c46:	f005 f801 	bl	8008c4c <RCC_APB2PeriphClockCmd>

	// USART TxGPIO
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003c4a:	4d1e      	ldr	r5, [pc, #120]	; (8003cc4 <UART4_Init+0x88>)
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART4,ENABLE);
 8003c4c:	2101      	movs	r1, #1
 8003c4e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003c52:	f005 f807 	bl	8008c64 <RCC_APB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8003c56:	4b1c      	ldr	r3, [pc, #112]	; (8003cc8 <UART4_Init+0x8c>)
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003c58:	4669      	mov	r1, sp
 8003c5a:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8003c5c:	9300      	str	r3, [sp, #0]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003c5e:	f004 fe13 	bl	8008888 <GPIO_Init>

  // USART RxGPIO
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
 8003c62:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003c66:	f8ad 3000 	strh.w	r3, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003c6a:	2304      	movs	r3, #4
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003c6c:	4669      	mov	r1, sp
 8003c6e:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003c70:	f88d 3003 	strb.w	r3, [sp, #3]
	//  
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	// 
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	// 
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003c74:	2500      	movs	r5, #0
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003c76:	f004 fe07 	bl	8008888 <GPIO_Init>
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003c7a:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
	USART_InitStructure.USART_BaudRate = baudrate;
 8003c7e:	9404      	str	r4, [sp, #16]
	// 
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	// 
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
	// 
	USART_Init(UART4, &USART_InitStructure);
 8003c80:	4c12      	ldr	r4, [pc, #72]	; (8003ccc <UART4_Init+0x90>)
 8003c82:	a904      	add	r1, sp, #16
 8003c84:	4620      	mov	r0, r4
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003c86:	e9cd 5305 	strd	r5, r3, [sp, #20]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003c8a:	f8ad 501c 	strh.w	r5, [sp, #28]
	USART_Init(UART4, &USART_InitStructure);
 8003c8e:	f005 fb3d 	bl	800930c <USART_Init>
	
	USART_ClockInitStructure.USART_Clock = USART_Clock_Disable;          // SCLK()
	USART_ClockInitStructure.USART_CPOL = USART_CPOL_Low;                // ()
	USART_ClockInitStructure.USART_CPHA = USART_CPHA_2Edge;              // ()
 8003c92:	f44f 7300 	mov.w	r3, #512	; 0x200
	USART_ClockInitStructure.USART_LastBit = USART_LastBit_Disable;      // ()
	USART_ClockInit(UART4, &USART_ClockInitStructure);
 8003c96:	a902      	add	r1, sp, #8
 8003c98:	4620      	mov	r0, r4
	USART_ClockInitStructure.USART_CPHA = USART_CPHA_2Edge;              // ()
 8003c9a:	9303      	str	r3, [sp, #12]
	USART_ClockInitStructure.USART_Clock = USART_Clock_Disable;          // SCLK()
 8003c9c:	9502      	str	r5, [sp, #8]
	USART_ClockInit(UART4, &USART_ClockInitStructure);
 8003c9e:	f005 fb87 	bl	80093b0 <USART_ClockInit>
	
	NVIC_InitStructure.NVIC_IRQChannel = UART4_IRQn;  
 8003ca2:	4b0b      	ldr	r3, [pc, #44]	; (8003cd0 <UART4_Init+0x94>)
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 6;  
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;  
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;  
	NVIC_Init(&NVIC_InitStructure); 
 8003ca4:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannel = UART4_IRQn;  
 8003ca6:	9301      	str	r3, [sp, #4]
	NVIC_Init(&NVIC_InitStructure); 
 8003ca8:	f004 fa1a 	bl	80080e0 <NVIC_Init>

	USART_ITConfig(UART4, USART_IT_RXNE, ENABLE);
 8003cac:	2201      	movs	r2, #1
 8003cae:	4620      	mov	r0, r4
 8003cb0:	f240 5125 	movw	r1, #1317	; 0x525
 8003cb4:	f005 fb98 	bl	80093e8 <USART_ITConfig>

	// 
	USART_Cmd(UART4, ENABLE);
 8003cb8:	2101      	movs	r1, #1
 8003cba:	4620      	mov	r0, r4
 8003cbc:	f005 fb88 	bl	80093d0 <USART_Cmd>
	
//	USART_SendData(UART4, 0x3A);
}
 8003cc0:	b009      	add	sp, #36	; 0x24
 8003cc2:	bd30      	pop	{r4, r5, pc}
 8003cc4:	40011000 	.word	0x40011000
 8003cc8:	18030400 	.word	0x18030400
 8003ccc:	40004c00 	.word	0x40004c00
 8003cd0:	01000634 	.word	0x01000634

08003cd4 <Uart4Task>:
uint8_t ultrasonic_state1 = 0;


void Uart4Task(void *param)
{
	vTaskDelay(3000);
 8003cd4:	f640 30b8 	movw	r0, #3000	; 0xbb8
{
 8003cd8:	b580      	push	{r7, lr}
	vTaskDelay(3000);
 8003cda:	f003 fb7f 	bl	80073dc <vTaskDelay>
	
	
	// US1000x55
	while(USART_GetFlagStatus(UART4, USART_FLAG_TXE)== RESET)
 8003cde:	4c14      	ldr	r4, [pc, #80]	; (8003d30 <Uart4Task+0x5c>)
 8003ce0:	2180      	movs	r1, #128	; 0x80
 8003ce2:	4620      	mov	r0, r4
 8003ce4:	f005 fba1 	bl	800942a <USART_GetFlagStatus>
 8003ce8:	2800      	cmp	r0, #0
 8003cea:	d0f9      	beq.n	8003ce0 <Uart4Task+0xc>
	{

	}
	USART_SendData(UART4, 0x55);
 8003cec:	2155      	movs	r1, #85	; 0x55
 8003cee:	4810      	ldr	r0, [pc, #64]	; (8003d30 <Uart4Task+0x5c>)
 8003cf0:	f005 fb93 	bl	800941a <USART_SendData>
	ultrasonic_state1 = 0;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	4c0f      	ldr	r4, [pc, #60]	; (8003d34 <Uart4Task+0x60>)
	
	while(1)
	{
		if(ultrasonic_state1 == 2)
		{
			printf("ultrasonic_distance: %d mm\n", ultrasonic_distance1);
 8003cf8:	4e0f      	ldr	r6, [pc, #60]	; (8003d38 <Uart4Task+0x64>)
 8003cfa:	4f10      	ldr	r7, [pc, #64]	; (8003d3c <Uart4Task+0x68>)
			
			// US1000x55
			while(USART_GetFlagStatus(UART4, USART_FLAG_TXE)== RESET)
 8003cfc:	4d0c      	ldr	r5, [pc, #48]	; (8003d30 <Uart4Task+0x5c>)
	ultrasonic_state1 = 0;
 8003cfe:	7023      	strb	r3, [r4, #0]
			USART_SendData(UART4, 0x55);
			ultrasonic_state1 = 0;
		}
		
		// 10
		vTaskDelay(100);
 8003d00:	2064      	movs	r0, #100	; 0x64
 8003d02:	f003 fb6b 	bl	80073dc <vTaskDelay>
		if(ultrasonic_state1 == 2)
 8003d06:	7823      	ldrb	r3, [r4, #0]
 8003d08:	2b02      	cmp	r3, #2
 8003d0a:	d1f9      	bne.n	8003d00 <Uart4Task+0x2c>
			printf("ultrasonic_distance: %d mm\n", ultrasonic_distance1);
 8003d0c:	4638      	mov	r0, r7
 8003d0e:	8831      	ldrh	r1, [r6, #0]
 8003d10:	f008 fa86 	bl	800c220 <iprintf>
			while(USART_GetFlagStatus(UART4, USART_FLAG_TXE)== RESET)
 8003d14:	2180      	movs	r1, #128	; 0x80
 8003d16:	4628      	mov	r0, r5
 8003d18:	f005 fb87 	bl	800942a <USART_GetFlagStatus>
 8003d1c:	2800      	cmp	r0, #0
 8003d1e:	d0f9      	beq.n	8003d14 <Uart4Task+0x40>
			USART_SendData(UART4, 0x55);
 8003d20:	2155      	movs	r1, #85	; 0x55
 8003d22:	4628      	mov	r0, r5
 8003d24:	f005 fb79 	bl	800941a <USART_SendData>
			ultrasonic_state1 = 0;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	7023      	strb	r3, [r4, #0]
 8003d2c:	e7e8      	b.n	8003d00 <Uart4Task+0x2c>
 8003d2e:	bf00      	nop
 8003d30:	40004c00 	.word	0x40004c00
 8003d34:	20000336 	.word	0x20000336
 8003d38:	20000334 	.word	0x20000334
 8003d3c:	080106ae 	.word	0x080106ae

08003d40 <UART4_IRQHandler>:



// 4,
void UART4_IRQHandler(void)
{
 8003d40:	b510      	push	{r4, lr}
	static uint16_t temp = 0;
	
	if(USART_GetITStatus(UART4, USART_IT_RXNE)!=RESET)
 8003d42:	f240 5125 	movw	r1, #1317	; 0x525
 8003d46:	4810      	ldr	r0, [pc, #64]	; (8003d88 <UART4_IRQHandler+0x48>)
 8003d48:	f005 fb75 	bl	8009436 <USART_GetITStatus>
 8003d4c:	b158      	cbz	r0, 8003d66 <UART4_IRQHandler+0x26>
	{
		if(ultrasonic_state1 == 0)
 8003d4e:	4c0f      	ldr	r4, [pc, #60]	; (8003d8c <UART4_IRQHandler+0x4c>)
		{
			temp = USART_ReceiveData(UART4) << 8;
 8003d50:	480d      	ldr	r0, [pc, #52]	; (8003d88 <UART4_IRQHandler+0x48>)
		if(ultrasonic_state1 == 0)
 8003d52:	7823      	ldrb	r3, [r4, #0]
 8003d54:	b943      	cbnz	r3, 8003d68 <UART4_IRQHandler+0x28>
			temp = USART_ReceiveData(UART4) << 8;
 8003d56:	f005 fb64 	bl	8009422 <USART_ReceiveData>
 8003d5a:	4b0d      	ldr	r3, [pc, #52]	; (8003d90 <UART4_IRQHandler+0x50>)
 8003d5c:	0200      	lsls	r0, r0, #8
			ultrasonic_state1 ++;
		}
		else if(ultrasonic_state1 == 1)
		{
			temp |= USART_ReceiveData(UART4);
			ultrasonic_distance1 = temp;
 8003d5e:	8018      	strh	r0, [r3, #0]
			ultrasonic_state1 ++;
 8003d60:	7823      	ldrb	r3, [r4, #0]
 8003d62:	3301      	adds	r3, #1
 8003d64:	7023      	strb	r3, [r4, #0]
		{
			USART_ReceiveData(UART4);
		}
		
	}
}
 8003d66:	bd10      	pop	{r4, pc}
		else if(ultrasonic_state1 == 1)
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d108      	bne.n	8003d7e <UART4_IRQHandler+0x3e>
			temp |= USART_ReceiveData(UART4);
 8003d6c:	f005 fb59 	bl	8009422 <USART_ReceiveData>
 8003d70:	4b07      	ldr	r3, [pc, #28]	; (8003d90 <UART4_IRQHandler+0x50>)
 8003d72:	881a      	ldrh	r2, [r3, #0]
 8003d74:	4310      	orrs	r0, r2
 8003d76:	b280      	uxth	r0, r0
 8003d78:	8018      	strh	r0, [r3, #0]
			ultrasonic_distance1 = temp;
 8003d7a:	4b06      	ldr	r3, [pc, #24]	; (8003d94 <UART4_IRQHandler+0x54>)
 8003d7c:	e7ef      	b.n	8003d5e <UART4_IRQHandler+0x1e>
}
 8003d7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			USART_ReceiveData(UART4);
 8003d82:	f005 bb4e 	b.w	8009422 <USART_ReceiveData>
 8003d86:	bf00      	nop
 8003d88:	40004c00 	.word	0x40004c00
 8003d8c:	20000336 	.word	0x20000336
 8003d90:	20000332 	.word	0x20000332
 8003d94:	20000334 	.word	0x20000334

08003d98 <UART5_Init>:
  * @brief  UART GPIO ,
  * @param  
  * @retval 
  */
void UART5_Init(uint32_t baudrate)
{
 8003d98:	b530      	push	{r4, r5, lr}
	USART_InitTypeDef USART_InitStructure;
	USART_ClockInitTypeDef USART_ClockInitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	// GPIO
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC | RCC_APB2Periph_GPIOD | RCC_APB2Periph_AFIO, ENABLE);
 8003d9a:	2101      	movs	r1, #1
{
 8003d9c:	b089      	sub	sp, #36	; 0x24
 8003d9e:	4604      	mov	r4, r0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC | RCC_APB2Periph_GPIOD | RCC_APB2Periph_AFIO, ENABLE);
 8003da0:	2031      	movs	r0, #49	; 0x31
 8003da2:	f004 ff53 	bl	8008c4c <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART5,ENABLE);
 8003da6:	2101      	movs	r1, #1
 8003da8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003dac:	f004 ff5a 	bl	8008c64 <RCC_APB1PeriphClockCmd>

	// USART TxGPIO
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8003db0:	4b1a      	ldr	r3, [pc, #104]	; (8003e1c <UART5_Init+0x84>)
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003db2:	4669      	mov	r1, sp
 8003db4:	481a      	ldr	r0, [pc, #104]	; (8003e20 <UART5_Init+0x88>)
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8003db6:	9300      	str	r3, [sp, #0]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003db8:	f004 fd66 	bl	8008888 <GPIO_Init>

  // USART RxGPIO
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 8003dbc:	2304      	movs	r3, #4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003dbe:	4669      	mov	r1, sp
 8003dc0:	4818      	ldr	r0, [pc, #96]	; (8003e24 <UART5_Init+0x8c>)
	//  
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	// 
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	// 
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003dc2:	2500      	movs	r5, #0
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 8003dc4:	f8ad 3000 	strh.w	r3, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003dc8:	f88d 3003 	strb.w	r3, [sp, #3]
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003dcc:	f004 fd5c 	bl	8008888 <GPIO_Init>
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003dd0:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
	USART_InitStructure.USART_BaudRate = baudrate;
 8003dd4:	9404      	str	r4, [sp, #16]
	// 
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	// 
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
	// 
	USART_Init(UART5, &USART_InitStructure);
 8003dd6:	4c14      	ldr	r4, [pc, #80]	; (8003e28 <UART5_Init+0x90>)
 8003dd8:	a904      	add	r1, sp, #16
 8003dda:	4620      	mov	r0, r4
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003ddc:	e9cd 5305 	strd	r5, r3, [sp, #20]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003de0:	f8ad 501c 	strh.w	r5, [sp, #28]
	USART_Init(UART5, &USART_InitStructure);
 8003de4:	f005 fa92 	bl	800930c <USART_Init>
	
	USART_ClockInitStructure.USART_Clock = USART_Clock_Disable;          // SCLK()
	USART_ClockInitStructure.USART_CPOL = USART_CPOL_Low;                // ()
	USART_ClockInitStructure.USART_CPHA = USART_CPHA_2Edge;              // ()
 8003de8:	f44f 7300 	mov.w	r3, #512	; 0x200
	USART_ClockInitStructure.USART_LastBit = USART_LastBit_Disable;      // ()
	USART_ClockInit(UART5, &USART_ClockInitStructure);
 8003dec:	a902      	add	r1, sp, #8
 8003dee:	4620      	mov	r0, r4
	USART_ClockInitStructure.USART_CPHA = USART_CPHA_2Edge;              // ()
 8003df0:	9303      	str	r3, [sp, #12]
	USART_ClockInitStructure.USART_Clock = USART_Clock_Disable;          // SCLK()
 8003df2:	9502      	str	r5, [sp, #8]
	USART_ClockInit(UART5, &USART_ClockInitStructure);
 8003df4:	f005 fadc 	bl	80093b0 <USART_ClockInit>
	
	NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQn;  
 8003df8:	4b0c      	ldr	r3, [pc, #48]	; (8003e2c <UART5_Init+0x94>)
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 6;  
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;  
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;  
	NVIC_Init(&NVIC_InitStructure); 
 8003dfa:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQn;  
 8003dfc:	9301      	str	r3, [sp, #4]
	NVIC_Init(&NVIC_InitStructure); 
 8003dfe:	f004 f96f 	bl	80080e0 <NVIC_Init>

	USART_ITConfig(UART5, USART_IT_RXNE, ENABLE);
 8003e02:	2201      	movs	r2, #1
 8003e04:	4620      	mov	r0, r4
 8003e06:	f240 5125 	movw	r1, #1317	; 0x525
 8003e0a:	f005 faed 	bl	80093e8 <USART_ITConfig>

	// 
	USART_Cmd(UART5, ENABLE);
 8003e0e:	2101      	movs	r1, #1
 8003e10:	4620      	mov	r0, r4
 8003e12:	f005 fadd 	bl	80093d0 <USART_Cmd>
	
//	USART_SendData(UART4, 0x3A);
}
 8003e16:	b009      	add	sp, #36	; 0x24
 8003e18:	bd30      	pop	{r4, r5, pc}
 8003e1a:	bf00      	nop
 8003e1c:	18031000 	.word	0x18031000
 8003e20:	40011000 	.word	0x40011000
 8003e24:	40011400 	.word	0x40011400
 8003e28:	40005000 	.word	0x40005000
 8003e2c:	01000635 	.word	0x01000635

08003e30 <Uart5Task>:
uint8_t ultrasonic_state2 = 0;


void Uart5Task(void *param)
{
	vTaskDelay(3000);
 8003e30:	f640 30b8 	movw	r0, #3000	; 0xbb8
{
 8003e34:	b580      	push	{r7, lr}
	vTaskDelay(3000);
 8003e36:	f003 fad1 	bl	80073dc <vTaskDelay>

	// US1000x55
	while(USART_GetFlagStatus(UART5, USART_FLAG_TXE)== RESET)
 8003e3a:	4c14      	ldr	r4, [pc, #80]	; (8003e8c <Uart5Task+0x5c>)
 8003e3c:	2180      	movs	r1, #128	; 0x80
 8003e3e:	4620      	mov	r0, r4
 8003e40:	f005 faf3 	bl	800942a <USART_GetFlagStatus>
 8003e44:	2800      	cmp	r0, #0
 8003e46:	d0f9      	beq.n	8003e3c <Uart5Task+0xc>
	{

	}
	USART_SendData(UART5, 0x55);
 8003e48:	2155      	movs	r1, #85	; 0x55
 8003e4a:	4810      	ldr	r0, [pc, #64]	; (8003e8c <Uart5Task+0x5c>)
 8003e4c:	f005 fae5 	bl	800941a <USART_SendData>
	ultrasonic_state2 = 0;
 8003e50:	2300      	movs	r3, #0
 8003e52:	4c0f      	ldr	r4, [pc, #60]	; (8003e90 <Uart5Task+0x60>)
	
	while(1)
	{
		if(ultrasonic_state2 == 2)
		{
			printf("ultrasonic_distance: %d mm\n", ultrasonic_distance2);
 8003e54:	4e0f      	ldr	r6, [pc, #60]	; (8003e94 <Uart5Task+0x64>)
 8003e56:	4f10      	ldr	r7, [pc, #64]	; (8003e98 <Uart5Task+0x68>)
			
			// US1000x55
			while(USART_GetFlagStatus(UART5, USART_FLAG_TXE)== RESET)
 8003e58:	4d0c      	ldr	r5, [pc, #48]	; (8003e8c <Uart5Task+0x5c>)
	ultrasonic_state2 = 0;
 8003e5a:	7023      	strb	r3, [r4, #0]
			USART_SendData(UART5, 0x55);
			ultrasonic_state2 = 0;
		}
		
		// 10
		vTaskDelay(100);
 8003e5c:	2064      	movs	r0, #100	; 0x64
 8003e5e:	f003 fabd 	bl	80073dc <vTaskDelay>
		if(ultrasonic_state2 == 2)
 8003e62:	7823      	ldrb	r3, [r4, #0]
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	d1f9      	bne.n	8003e5c <Uart5Task+0x2c>
			printf("ultrasonic_distance: %d mm\n", ultrasonic_distance2);
 8003e68:	4638      	mov	r0, r7
 8003e6a:	8831      	ldrh	r1, [r6, #0]
 8003e6c:	f008 f9d8 	bl	800c220 <iprintf>
			while(USART_GetFlagStatus(UART5, USART_FLAG_TXE)== RESET)
 8003e70:	2180      	movs	r1, #128	; 0x80
 8003e72:	4628      	mov	r0, r5
 8003e74:	f005 fad9 	bl	800942a <USART_GetFlagStatus>
 8003e78:	2800      	cmp	r0, #0
 8003e7a:	d0f9      	beq.n	8003e70 <Uart5Task+0x40>
			USART_SendData(UART5, 0x55);
 8003e7c:	2155      	movs	r1, #85	; 0x55
 8003e7e:	4628      	mov	r0, r5
 8003e80:	f005 facb 	bl	800941a <USART_SendData>
			ultrasonic_state2 = 0;
 8003e84:	2300      	movs	r3, #0
 8003e86:	7023      	strb	r3, [r4, #0]
 8003e88:	e7e8      	b.n	8003e5c <Uart5Task+0x2c>
 8003e8a:	bf00      	nop
 8003e8c:	40005000 	.word	0x40005000
 8003e90:	2000033c 	.word	0x2000033c
 8003e94:	2000033a 	.word	0x2000033a
 8003e98:	080106ae 	.word	0x080106ae

08003e9c <UART5_IRQHandler>:



// 5,
void UART5_IRQHandler(void)
{
 8003e9c:	b510      	push	{r4, lr}
	static uint16_t temp = 0;
	
	if(USART_GetITStatus(UART5, USART_IT_RXNE)!=RESET)
 8003e9e:	f240 5125 	movw	r1, #1317	; 0x525
 8003ea2:	4810      	ldr	r0, [pc, #64]	; (8003ee4 <UART5_IRQHandler+0x48>)
 8003ea4:	f005 fac7 	bl	8009436 <USART_GetITStatus>
 8003ea8:	b158      	cbz	r0, 8003ec2 <UART5_IRQHandler+0x26>
	{
		if(ultrasonic_state2 == 0)
 8003eaa:	4c0f      	ldr	r4, [pc, #60]	; (8003ee8 <UART5_IRQHandler+0x4c>)
		{
			temp = USART_ReceiveData(UART5) << 8;
 8003eac:	480d      	ldr	r0, [pc, #52]	; (8003ee4 <UART5_IRQHandler+0x48>)
		if(ultrasonic_state2 == 0)
 8003eae:	7823      	ldrb	r3, [r4, #0]
 8003eb0:	b943      	cbnz	r3, 8003ec4 <UART5_IRQHandler+0x28>
			temp = USART_ReceiveData(UART5) << 8;
 8003eb2:	f005 fab6 	bl	8009422 <USART_ReceiveData>
 8003eb6:	4b0d      	ldr	r3, [pc, #52]	; (8003eec <UART5_IRQHandler+0x50>)
 8003eb8:	0200      	lsls	r0, r0, #8
			ultrasonic_state2 ++;
		}
		else if(ultrasonic_state2 == 1)
		{
			temp |= USART_ReceiveData(UART5);
			ultrasonic_distance2 = temp;
 8003eba:	8018      	strh	r0, [r3, #0]
			ultrasonic_state2 ++;
 8003ebc:	7823      	ldrb	r3, [r4, #0]
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	7023      	strb	r3, [r4, #0]
		{
			USART_ReceiveData(UART5);
		}
		
	}
}
 8003ec2:	bd10      	pop	{r4, pc}
		else if(ultrasonic_state2 == 1)
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d108      	bne.n	8003eda <UART5_IRQHandler+0x3e>
			temp |= USART_ReceiveData(UART5);
 8003ec8:	f005 faab 	bl	8009422 <USART_ReceiveData>
 8003ecc:	4b07      	ldr	r3, [pc, #28]	; (8003eec <UART5_IRQHandler+0x50>)
 8003ece:	881a      	ldrh	r2, [r3, #0]
 8003ed0:	4310      	orrs	r0, r2
 8003ed2:	b280      	uxth	r0, r0
 8003ed4:	8018      	strh	r0, [r3, #0]
			ultrasonic_distance2 = temp;
 8003ed6:	4b06      	ldr	r3, [pc, #24]	; (8003ef0 <UART5_IRQHandler+0x54>)
 8003ed8:	e7ef      	b.n	8003eba <UART5_IRQHandler+0x1e>
}
 8003eda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			USART_ReceiveData(UART5);
 8003ede:	f005 baa0 	b.w	8009422 <USART_ReceiveData>
 8003ee2:	bf00      	nop
 8003ee4:	40005000 	.word	0x40005000
 8003ee8:	2000033c 	.word	0x2000033c
 8003eec:	20000338 	.word	0x20000338
 8003ef0:	2000033a 	.word	0x2000033a

08003ef4 <USART1_Init>:
  * @brief  USART GPIO ,
  * @param  
  * @retval 
  */
void USART1_Init(uint32_t baudrate)
{
 8003ef4:	b530      	push	{r4, r5, lr}
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	// GPIO
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_USART1, ENABLE);  
 8003ef6:	2101      	movs	r1, #1
{
 8003ef8:	b087      	sub	sp, #28
 8003efa:	4604      	mov	r4, r0

	// USART TxGPIO
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003efc:	4d19      	ldr	r5, [pc, #100]	; (8003f64 <USART1_Init+0x70>)
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_USART1, ENABLE);  
 8003efe:	f244 0004 	movw	r0, #16388	; 0x4004
 8003f02:	f004 fea3 	bl	8008c4c <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8003f06:	4b18      	ldr	r3, [pc, #96]	; (8003f68 <USART1_Init+0x74>)
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003f08:	4669      	mov	r1, sp
 8003f0a:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8003f0c:	9300      	str	r3, [sp, #0]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003f0e:	f004 fcbb 	bl	8008888 <GPIO_Init>

  // USART RxGPIO
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8003f12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f16:	f8ad 3000 	strh.w	r3, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003f1a:	2304      	movs	r3, #4
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003f1c:	4669      	mov	r1, sp
 8003f1e:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003f20:	f88d 3003 	strb.w	r3, [sp, #3]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003f24:	f004 fcb0 	bl	8008888 <GPIO_Init>
	//  
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	// 
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	// 
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
	USART_InitStructure.USART_BaudRate = baudrate;
 8003f2e:	9402      	str	r4, [sp, #8]
	// 
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	// 
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
	// 
	USART_Init(USART1, &USART_InitStructure);
 8003f30:	4c0e      	ldr	r4, [pc, #56]	; (8003f6c <USART1_Init+0x78>)
 8003f32:	a902      	add	r1, sp, #8
 8003f34:	4620      	mov	r0, r4
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003f36:	e9cd 3203 	strd	r3, r2, [sp, #12]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003f3a:	f8ad 3014 	strh.w	r3, [sp, #20]
	USART_Init(USART1, &USART_InitStructure);
 8003f3e:	f005 f9e5 	bl	800930c <USART_Init>
	
//	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;  
 8003f42:	4b0b      	ldr	r3, [pc, #44]	; (8003f70 <USART1_Init+0x7c>)
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 6;  
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;  
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;  
	NVIC_Init(&NVIC_InitStructure); 
 8003f44:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;  
 8003f46:	9301      	str	r3, [sp, #4]
	NVIC_Init(&NVIC_InitStructure); 
 8003f48:	f004 f8ca 	bl	80080e0 <NVIC_Init>

	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	4620      	mov	r0, r4
 8003f50:	f240 5125 	movw	r1, #1317	; 0x525
 8003f54:	f005 fa48 	bl	80093e8 <USART_ITConfig>
	

	// 
	USART_Cmd(USART1, ENABLE);
 8003f58:	2101      	movs	r1, #1
 8003f5a:	4620      	mov	r0, r4
 8003f5c:	f005 fa38 	bl	80093d0 <USART_Cmd>

//#ifdef __GNUC__
//	setvbuf(stdout, NULL, _IONBF, 0);
//#endif
}
 8003f60:	b007      	add	sp, #28
 8003f62:	bd30      	pop	{r4, r5, pc}
 8003f64:	40010800 	.word	0x40010800
 8003f68:	18030200 	.word	0x18030200
 8003f6c:	40013800 	.word	0x40013800
 8003f70:	01000625 	.word	0x01000625

08003f74 <USART1_IRQHandler>:
xQueueHandle  usart1RxQueue;


// 1, , 
void USART1_IRQHandler(void)
{
 8003f74:	b538      	push	{r3, r4, r5, lr}
	// temp
	uint8_t temp = 0;
	static radioMsg_t usartMsgTemp;
	
	if(USART_GetITStatus(USART1, USART_IT_RXNE)!=RESET)
 8003f76:	f240 5125 	movw	r1, #1317	; 0x525
 8003f7a:	4825      	ldr	r0, [pc, #148]	; (8004010 <USART1_IRQHandler+0x9c>)
 8003f7c:	f005 fa5b 	bl	8009436 <USART_GetITStatus>
 8003f80:	b1a8      	cbz	r0, 8003fae <USART1_IRQHandler+0x3a>
	{
		temp = USART_ReceiveData(USART1);
 8003f82:	4823      	ldr	r0, [pc, #140]	; (8004010 <USART1_IRQHandler+0x9c>)
 8003f84:	f005 fa4d 	bl	8009422 <USART_ReceiveData>
		
		if(usart1RecCount == 0)						// 
 8003f88:	4d22      	ldr	r5, [pc, #136]	; (8004014 <USART1_IRQHandler+0xa0>)
		temp = USART_ReceiveData(USART1);
 8003f8a:	b2c0      	uxtb	r0, r0
		if(usart1RecCount == 0)						// 
 8003f8c:	882b      	ldrh	r3, [r5, #0]
 8003f8e:	b923      	cbnz	r3, 8003f9a <USART1_IRQHandler+0x26>
		{
			if(temp == 0xAA)
 8003f90:	28aa      	cmp	r0, #170	; 0xaa
 8003f92:	d10c      	bne.n	8003fae <USART1_IRQHandler+0x3a>
			{
				usart1RecCount++;
 8003f94:	2301      	movs	r3, #1
			}
		}
		else if(usart1RecCount < usartMsgTemp.dataLen - 2)		// 
		{
			usartMsgTemp.data[usart1RecCount - 4] = temp;
			usart1RecCount++;
 8003f96:	802b      	strh	r3, [r5, #0]
 8003f98:	e009      	b.n	8003fae <USART1_IRQHandler+0x3a>
		else if(usart1RecCount == 1)			// 
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d10a      	bne.n	8003fb4 <USART1_IRQHandler+0x40>
			if(temp == 0xAA)
 8003f9e:	28aa      	cmp	r0, #170	; 0xaa
 8003fa0:	d106      	bne.n	8003fb0 <USART1_IRQHandler+0x3c>
				usart1RecCount++;
 8003fa2:	2302      	movs	r3, #2
				usartMsgTemp.head = 0xAAAA;
 8003fa4:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
				usart1RecCount++;
 8003fa8:	802b      	strh	r3, [r5, #0]
				usartMsgTemp.head = 0xAAAA;
 8003faa:	4b1b      	ldr	r3, [pc, #108]	; (8004018 <USART1_IRQHandler+0xa4>)
 8003fac:	801a      	strh	r2, [r3, #0]
			usartMsgTemp.dataLen = 0;
		}
		
		
	}
}
 8003fae:	bd38      	pop	{r3, r4, r5, pc}
				usart1RecCount = 0;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	e7f0      	b.n	8003f96 <USART1_IRQHandler+0x22>
		else if(usart1RecCount == 2)			// 
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	4c18      	ldr	r4, [pc, #96]	; (8004018 <USART1_IRQHandler+0xa4>)
 8003fb8:	d103      	bne.n	8003fc2 <USART1_IRQHandler+0x4e>
			usart1RecCount++;
 8003fba:	2303      	movs	r3, #3
			usartMsgTemp.msgID = temp;
 8003fbc:	70a0      	strb	r0, [r4, #2]
			usart1RecCount++;
 8003fbe:	802b      	strh	r3, [r5, #0]
			usartMsgTemp.msgID = temp;
 8003fc0:	e7f5      	b.n	8003fae <USART1_IRQHandler+0x3a>
		else if(usart1RecCount == 3)			// 
 8003fc2:	2b03      	cmp	r3, #3
 8003fc4:	d105      	bne.n	8003fd2 <USART1_IRQHandler+0x5e>
			usart1RecCount++;
 8003fc6:	2304      	movs	r3, #4
			if(temp <= 32)
 8003fc8:	2820      	cmp	r0, #32
			usart1RecCount++;
 8003fca:	802b      	strh	r3, [r5, #0]
			if(temp <= 32)
 8003fcc:	d81b      	bhi.n	8004006 <USART1_IRQHandler+0x92>
				usartMsgTemp.dataLen = temp;
 8003fce:	70e0      	strb	r0, [r4, #3]
 8003fd0:	e7ed      	b.n	8003fae <USART1_IRQHandler+0x3a>
		else if(usart1RecCount < usartMsgTemp.dataLen - 2)		// 
 8003fd2:	78e2      	ldrb	r2, [r4, #3]
 8003fd4:	1e91      	subs	r1, r2, #2
 8003fd6:	428b      	cmp	r3, r1
 8003fd8:	da02      	bge.n	8003fe0 <USART1_IRQHandler+0x6c>
			usartMsgTemp.data[usart1RecCount - 4] = temp;
 8003fda:	54e0      	strb	r0, [r4, r3]
			usart1RecCount++;
 8003fdc:	3301      	adds	r3, #1
 8003fde:	e7da      	b.n	8003f96 <USART1_IRQHandler+0x22>
		else if(usart1RecCount == usartMsgTemp.dataLen - 2)		// 
 8003fe0:	f102 32ff 	add.w	r2, r2, #4294967295
 8003fe4:	d102      	bne.n	8003fec <USART1_IRQHandler+0x78>
			usartMsgTemp.checksum = temp;
 8003fe6:	84a0      	strh	r0, [r4, #36]	; 0x24
			usart1RecCount++;
 8003fe8:	802a      	strh	r2, [r5, #0]
 8003fea:	e7e0      	b.n	8003fae <USART1_IRQHandler+0x3a>
		else if(usart1RecCount == usartMsgTemp.dataLen - 1)		// 
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d10a      	bne.n	8004006 <USART1_IRQHandler+0x92>
			usartMsgTemp.checksum = usartMsgTemp.checksum | temp << 8;
 8003ff0:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
			xQueueSendFromISR(usart1RxQueue, &usartMsgTemp, 0);
 8003ff2:	4621      	mov	r1, r4
			usartMsgTemp.checksum = usartMsgTemp.checksum | temp << 8;
 8003ff4:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8003ff8:	84a3      	strh	r3, [r4, #36]	; 0x24
			xQueueSendFromISR(usart1RxQueue, &usartMsgTemp, 0);
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	4807      	ldr	r0, [pc, #28]	; (800401c <USART1_IRQHandler+0xa8>)
 8003ffe:	461a      	mov	r2, r3
 8004000:	6800      	ldr	r0, [r0, #0]
 8004002:	f002 fd39 	bl	8006a78 <xQueueGenericSendFromISR>
			usart1RecCount = 0;
 8004006:	2300      	movs	r3, #0
 8004008:	802b      	strh	r3, [r5, #0]
			usartMsgTemp.dataLen = 0;
 800400a:	70e3      	strb	r3, [r4, #3]
}
 800400c:	e7cf      	b.n	8003fae <USART1_IRQHandler+0x3a>
 800400e:	bf00      	nop
 8004010:	40013800 	.word	0x40013800
 8004014:	2000033e 	.word	0x2000033e
 8004018:	20000344 	.word	0x20000344
 800401c:	20000340 	.word	0x20000340

08004020 <Usart1LinkStatus>:

/*USART1*/
bool Usart1LinkStatus(void)
{
	return usart1LinkStatus;
}
 8004020:	4b01      	ldr	r3, [pc, #4]	; (8004028 <Usart1LinkStatus+0x8>)
 8004022:	7818      	ldrb	r0, [r3, #0]
 8004024:	4770      	bx	lr
 8004026:	bf00      	nop
 8004028:	2000033d 	.word	0x2000033d

0800402c <ProcessMsg>:
extern xQueueHandle  radioTxQueue;


// , radio.h
void ProcessMsg(radioMsg_t *msg)
{
 800402c:	b570      	push	{r4, r5, r6, lr}
	radioMsg_t ackMsg;
	
	// 
	if(msg->msgID == CMD_APPTCB1)				// 1, 
 800402e:	7883      	ldrb	r3, [r0, #2]
{
 8004030:	b08a      	sub	sp, #40	; 0x28
	if(msg->msgID == CMD_APPTCB1)				// 1, 
 8004032:	2b11      	cmp	r3, #17
 8004034:	d140      	bne.n	80040b8 <ProcessMsg+0x8c>
	{
		ackMsg.head = 0xAAAA;
 8004036:	4bad      	ldr	r3, [pc, #692]	; (80042ec <ProcessMsg+0x2c0>)
		
		// 
		ackMsg.data[5] = configParam.radio.channel;
		
		// CRC16
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 8004038:	4668      	mov	r0, sp
		ackMsg.head = 0xAAAA;
 800403a:	9300      	str	r3, [sp, #0]
		ackMsg.data[4] = configParam.radio.addr[4];
 800403c:	4bac      	ldr	r3, [pc, #688]	; (80042f0 <ProcessMsg+0x2c4>)
 800403e:	466c      	mov	r4, sp
		ackMsg.data[0] = configParam.radio.addr[0];
 8004040:	6859      	ldr	r1, [r3, #4]
		ackMsg.data[4] = configParam.radio.addr[4];
 8004042:	7a1a      	ldrb	r2, [r3, #8]
		ackMsg.data[5] = configParam.radio.channel;
 8004044:	789b      	ldrb	r3, [r3, #2]
		ackMsg.data[0] = configParam.radio.addr[0];
 8004046:	9101      	str	r1, [sp, #4]
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 8004048:	210a      	movs	r1, #10
		ackMsg.data[4] = configParam.radio.addr[4];
 800404a:	f88d 2008 	strb.w	r2, [sp, #8]
		ackMsg.data[5] = configParam.radio.channel;
 800404e:	f88d 3009 	strb.w	r3, [sp, #9]
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 8004052:	f006 f8e9 	bl	800a228 <CRC_Table>
		
		// 
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 8004056:	2500      	movs	r5, #0
		{
			while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8004058:	4ea6      	ldr	r6, [pc, #664]	; (80042f4 <ProcessMsg+0x2c8>)
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 800405a:	f8ad 0024 	strh.w	r0, [sp, #36]	; 0x24
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 800405e:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004062:	3b02      	subs	r3, #2
 8004064:	42ab      	cmp	r3, r5
 8004066:	dc1a      	bgt.n	800409e <ProcessMsg+0x72>
			}
			USART_SendData(USART1, ((uint8_t *)&ackMsg)[i]);
		}
		
		// STM32, , 
		while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8004068:	4ca2      	ldr	r4, [pc, #648]	; (80042f4 <ProcessMsg+0x2c8>)
 800406a:	2180      	movs	r1, #128	; 0x80
 800406c:	4620      	mov	r0, r4
 800406e:	f005 f9dc 	bl	800942a <USART_GetFlagStatus>
 8004072:	2800      	cmp	r0, #0
 8004074:	d0f9      	beq.n	800406a <ProcessMsg+0x3e>
		{

		}
		USART_SendData(USART1, ackMsg.checksum);
 8004076:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 800407a:	489e      	ldr	r0, [pc, #632]	; (80042f4 <ProcessMsg+0x2c8>)
 800407c:	f005 f9cd 	bl	800941a <USART_SendData>
		
		// 
		while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8004080:	4c9c      	ldr	r4, [pc, #624]	; (80042f4 <ProcessMsg+0x2c8>)
 8004082:	2180      	movs	r1, #128	; 0x80
 8004084:	4620      	mov	r0, r4
 8004086:	f005 f9d0 	bl	800942a <USART_GetFlagStatus>
 800408a:	2800      	cmp	r0, #0
 800408c:	d0f9      	beq.n	8004082 <ProcessMsg+0x56>
		// 
		while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
		{

		}
		USART_SendData(USART1, ackMsg.checksum >> 8);
 800408e:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 8004092:	4898      	ldr	r0, [pc, #608]	; (80042f4 <ProcessMsg+0x2c8>)
 8004094:	0a09      	lsrs	r1, r1, #8
 8004096:	f005 f9c0 	bl	800941a <USART_SendData>
	else if((msg->msgID == RES_RTCB1) || (msg->msgID == RES_APPTCB5)) // , , 
	{
		xQueueSend(radioTxQueue, msg, 0);
	}
	
}
 800409a:	b00a      	add	sp, #40	; 0x28
 800409c:	bd70      	pop	{r4, r5, r6, pc}
			while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 800409e:	2180      	movs	r1, #128	; 0x80
 80040a0:	4630      	mov	r0, r6
 80040a2:	f005 f9c2 	bl	800942a <USART_GetFlagStatus>
 80040a6:	2800      	cmp	r0, #0
 80040a8:	d0f9      	beq.n	800409e <ProcessMsg+0x72>
			USART_SendData(USART1, ((uint8_t *)&ackMsg)[i]);
 80040aa:	4630      	mov	r0, r6
 80040ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040b0:	f005 f9b3 	bl	800941a <USART_SendData>
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 80040b4:	3501      	adds	r5, #1
 80040b6:	e7d2      	b.n	800405e <ProcessMsg+0x32>
	else if(msg->msgID == CMD_APPTCB2)				// 2, 
 80040b8:	2b09      	cmp	r3, #9
 80040ba:	f000 810c 	beq.w	80042d6 <ProcessMsg+0x2aa>
 80040be:	3b12      	subs	r3, #18
 80040c0:	b2da      	uxtb	r2, r3
 80040c2:	2a0f      	cmp	r2, #15
 80040c4:	d8e9      	bhi.n	800409a <ProcessMsg+0x6e>
 80040c6:	2b0f      	cmp	r3, #15
 80040c8:	d8e7      	bhi.n	800409a <ProcessMsg+0x6e>
 80040ca:	a201      	add	r2, pc, #4	; (adr r2, 80040d0 <ProcessMsg+0xa4>)
 80040cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040d0:	08004111 	.word	0x08004111
 80040d4:	08004191 	.word	0x08004191
 80040d8:	0800409b 	.word	0x0800409b
 80040dc:	08004201 	.word	0x08004201
 80040e0:	0800420b 	.word	0x0800420b
 80040e4:	0800409b 	.word	0x0800409b
 80040e8:	0800409b 	.word	0x0800409b
 80040ec:	0800409b 	.word	0x0800409b
 80040f0:	0800409b 	.word	0x0800409b
 80040f4:	0800409b 	.word	0x0800409b
 80040f8:	0800409b 	.word	0x0800409b
 80040fc:	080042d7 	.word	0x080042d7
 8004100:	0800409b 	.word	0x0800409b
 8004104:	0800409b 	.word	0x0800409b
 8004108:	0800409b 	.word	0x0800409b
 800410c:	080042bf 	.word	0x080042bf
		configParam.radio.addr[0] = msg->data[0];
 8004110:	7902      	ldrb	r2, [r0, #4]
 8004112:	4b77      	ldr	r3, [pc, #476]	; (80042f0 <ProcessMsg+0x2c4>)
 8004114:	466c      	mov	r4, sp
 8004116:	711a      	strb	r2, [r3, #4]
		configParam.radio.addr[1] = msg->data[1];
 8004118:	7942      	ldrb	r2, [r0, #5]
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 800411a:	2500      	movs	r5, #0
		configParam.radio.addr[1] = msg->data[1];
 800411c:	715a      	strb	r2, [r3, #5]
		configParam.radio.addr[2] = msg->data[2];
 800411e:	7982      	ldrb	r2, [r0, #6]
			while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8004120:	4e74      	ldr	r6, [pc, #464]	; (80042f4 <ProcessMsg+0x2c8>)
		configParam.radio.addr[2] = msg->data[2];
 8004122:	719a      	strb	r2, [r3, #6]
		configParam.radio.addr[3] = msg->data[3];
 8004124:	79c2      	ldrb	r2, [r0, #7]
 8004126:	71da      	strb	r2, [r3, #7]
		configParam.radio.addr[4] = msg->data[4];
 8004128:	7a02      	ldrb	r2, [r0, #8]
 800412a:	721a      	strb	r2, [r3, #8]
		if(SaveConfigData())
 800412c:	f7fd fb16 	bl	800175c <SaveConfigData>
		ackMsg.head = 0xAAAA;
 8004130:	4b71      	ldr	r3, [pc, #452]	; (80042f8 <ProcessMsg+0x2cc>)
 8004132:	f88d 0004 	strb.w	r0, [sp, #4]
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 8004136:	2105      	movs	r1, #5
 8004138:	4668      	mov	r0, sp
		ackMsg.head = 0xAAAA;
 800413a:	9300      	str	r3, [sp, #0]
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 800413c:	f006 f874 	bl	800a228 <CRC_Table>
 8004140:	f8ad 0024 	strh.w	r0, [sp, #36]	; 0x24
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 8004144:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004148:	3b02      	subs	r3, #2
 800414a:	42ab      	cmp	r3, r5
 800414c:	dc13      	bgt.n	8004176 <ProcessMsg+0x14a>
		while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 800414e:	4c69      	ldr	r4, [pc, #420]	; (80042f4 <ProcessMsg+0x2c8>)
 8004150:	2180      	movs	r1, #128	; 0x80
 8004152:	4620      	mov	r0, r4
 8004154:	f005 f969 	bl	800942a <USART_GetFlagStatus>
 8004158:	2800      	cmp	r0, #0
 800415a:	d0f9      	beq.n	8004150 <ProcessMsg+0x124>
		USART_SendData(USART1, ackMsg.checksum);
 800415c:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 8004160:	4864      	ldr	r0, [pc, #400]	; (80042f4 <ProcessMsg+0x2c8>)
 8004162:	f005 f95a 	bl	800941a <USART_SendData>
		while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8004166:	4c63      	ldr	r4, [pc, #396]	; (80042f4 <ProcessMsg+0x2c8>)
 8004168:	2180      	movs	r1, #128	; 0x80
 800416a:	4620      	mov	r0, r4
 800416c:	f005 f95d 	bl	800942a <USART_GetFlagStatus>
 8004170:	2800      	cmp	r0, #0
 8004172:	d0f9      	beq.n	8004168 <ProcessMsg+0x13c>
 8004174:	e78b      	b.n	800408e <ProcessMsg+0x62>
			while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8004176:	2180      	movs	r1, #128	; 0x80
 8004178:	4630      	mov	r0, r6
 800417a:	f005 f956 	bl	800942a <USART_GetFlagStatus>
 800417e:	2800      	cmp	r0, #0
 8004180:	d0f9      	beq.n	8004176 <ProcessMsg+0x14a>
			USART_SendData(USART1, ((uint8_t *)&ackMsg)[i]);
 8004182:	4630      	mov	r0, r6
 8004184:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004188:	f005 f947 	bl	800941a <USART_SendData>
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 800418c:	3501      	adds	r5, #1
 800418e:	e7d9      	b.n	8004144 <ProcessMsg+0x118>
		configParam.radio.channel = msg->data[0];
 8004190:	7902      	ldrb	r2, [r0, #4]
 8004192:	4b57      	ldr	r3, [pc, #348]	; (80042f0 <ProcessMsg+0x2c4>)
 8004194:	466c      	mov	r4, sp
 8004196:	709a      	strb	r2, [r3, #2]
		if(SaveConfigData())
 8004198:	f7fd fae0 	bl	800175c <SaveConfigData>
		ackMsg.head = 0xAAAA;
 800419c:	4b57      	ldr	r3, [pc, #348]	; (80042fc <ProcessMsg+0x2d0>)
 800419e:	f88d 0004 	strb.w	r0, [sp, #4]
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 80041a2:	2105      	movs	r1, #5
 80041a4:	4668      	mov	r0, sp
		ackMsg.head = 0xAAAA;
 80041a6:	9300      	str	r3, [sp, #0]
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 80041a8:	f006 f83e 	bl	800a228 <CRC_Table>
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 80041ac:	2500      	movs	r5, #0
			while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 80041ae:	4e51      	ldr	r6, [pc, #324]	; (80042f4 <ProcessMsg+0x2c8>)
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 80041b0:	f8ad 0024 	strh.w	r0, [sp, #36]	; 0x24
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 80041b4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80041b8:	3b02      	subs	r3, #2
 80041ba:	42ab      	cmp	r3, r5
 80041bc:	dc13      	bgt.n	80041e6 <ProcessMsg+0x1ba>
		while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 80041be:	4c4d      	ldr	r4, [pc, #308]	; (80042f4 <ProcessMsg+0x2c8>)
 80041c0:	2180      	movs	r1, #128	; 0x80
 80041c2:	4620      	mov	r0, r4
 80041c4:	f005 f931 	bl	800942a <USART_GetFlagStatus>
 80041c8:	2800      	cmp	r0, #0
 80041ca:	d0f9      	beq.n	80041c0 <ProcessMsg+0x194>
		USART_SendData(USART1, ackMsg.checksum);
 80041cc:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 80041d0:	4848      	ldr	r0, [pc, #288]	; (80042f4 <ProcessMsg+0x2c8>)
 80041d2:	f005 f922 	bl	800941a <USART_SendData>
		while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 80041d6:	4c47      	ldr	r4, [pc, #284]	; (80042f4 <ProcessMsg+0x2c8>)
 80041d8:	2180      	movs	r1, #128	; 0x80
 80041da:	4620      	mov	r0, r4
 80041dc:	f005 f925 	bl	800942a <USART_GetFlagStatus>
 80041e0:	2800      	cmp	r0, #0
 80041e2:	d0f9      	beq.n	80041d8 <ProcessMsg+0x1ac>
 80041e4:	e753      	b.n	800408e <ProcessMsg+0x62>
			while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 80041e6:	2180      	movs	r1, #128	; 0x80
 80041e8:	4630      	mov	r0, r6
 80041ea:	f005 f91e 	bl	800942a <USART_GetFlagStatus>
 80041ee:	2800      	cmp	r0, #0
 80041f0:	d0f9      	beq.n	80041e6 <ProcessMsg+0x1ba>
			USART_SendData(USART1, ((uint8_t *)&ackMsg)[i]);
 80041f2:	4630      	mov	r0, r6
 80041f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041f8:	f005 f90f 	bl	800941a <USART_SendData>
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 80041fc:	3501      	adds	r5, #1
 80041fe:	e7d9      	b.n	80041b4 <ProcessMsg+0x188>
}
 8004200:	b00a      	add	sp, #40	; 0x28
 8004202:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		ParseRadioMsg(msg);
 8004206:	f005 b9d3 	b.w	80095b0 <ParseRadioMsg>
		ackMsg.data[0] = 0;
 800420a:	2400      	movs	r4, #0
		servoPWM.servo1 = (msg->data[1] << 8) | msg->data[0];
 800420c:	8882      	ldrh	r2, [r0, #4]
 800420e:	4b3c      	ldr	r3, [pc, #240]	; (8004300 <ProcessMsg+0x2d4>)
		powerStatus = msg->data[20];
 8004210:	7e01      	ldrb	r1, [r0, #24]
		servoPWM.servo1 = (msg->data[1] << 8) | msg->data[0];
 8004212:	801a      	strh	r2, [r3, #0]
		servoPWM.servo2 = (msg->data[3] << 8) | msg->data[2];
 8004214:	88c2      	ldrh	r2, [r0, #6]
		ackMsg.data[0] = 0;
 8004216:	f88d 4004 	strb.w	r4, [sp, #4]
		servoPWM.servo2 = (msg->data[3] << 8) | msg->data[2];
 800421a:	805a      	strh	r2, [r3, #2]
		servoPWM.servo3 = (msg->data[5] << 8) | msg->data[4];
 800421c:	8902      	ldrh	r2, [r0, #8]
 800421e:	466d      	mov	r5, sp
 8004220:	809a      	strh	r2, [r3, #4]
		servoPWM.servo4 = (msg->data[7] << 8) | msg->data[6];
 8004222:	8942      	ldrh	r2, [r0, #10]
			while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8004224:	4e33      	ldr	r6, [pc, #204]	; (80042f4 <ProcessMsg+0x2c8>)
		servoPWM.servo4 = (msg->data[7] << 8) | msg->data[6];
 8004226:	80da      	strh	r2, [r3, #6]
		servoPWM.servo5 = (msg->data[9] << 8) | msg->data[8];
 8004228:	8982      	ldrh	r2, [r0, #12]
 800422a:	811a      	strh	r2, [r3, #8]
		servoPWM.servo6 = (msg->data[11] << 8) | msg->data[10];
 800422c:	89c2      	ldrh	r2, [r0, #14]
 800422e:	815a      	strh	r2, [r3, #10]
		servoPWM.servo7 = (msg->data[13] << 8) | msg->data[12];
 8004230:	8a02      	ldrh	r2, [r0, #16]
 8004232:	819a      	strh	r2, [r3, #12]
		servoPWM.servo8 = (msg->data[15] << 8) | msg->data[14];
 8004234:	8a42      	ldrh	r2, [r0, #18]
 8004236:	81da      	strh	r2, [r3, #14]
		motorStatus.target_speed1 = (msg->data[16] << 8) | msg->data[17];
 8004238:	8a82      	ldrh	r2, [r0, #20]
 800423a:	4b32      	ldr	r3, [pc, #200]	; (8004304 <ProcessMsg+0x2d8>)
 800423c:	ba52      	rev16	r2, r2
 800423e:	809a      	strh	r2, [r3, #4]
		motorStatus.target_speed2 = (msg->data[18] << 8) | msg->data[19];
 8004240:	8ac2      	ldrh	r2, [r0, #22]
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 8004242:	4668      	mov	r0, sp
		motorStatus.target_speed2 = (msg->data[18] << 8) | msg->data[19];
 8004244:	ba52      	rev16	r2, r2
 8004246:	80da      	strh	r2, [r3, #6]
		powerStatus = msg->data[20];
 8004248:	4a2f      	ldr	r2, [pc, #188]	; (8004308 <ProcessMsg+0x2dc>)
 800424a:	7011      	strb	r1, [r2, #0]
		ackMsg.head = 0xAAAA;
 800424c:	4a2f      	ldr	r2, [pc, #188]	; (800430c <ProcessMsg+0x2e0>)
 800424e:	9200      	str	r2, [sp, #0]
		ackMsg.data[1] = motorStatus.current_speed1 >> 8;
 8004250:	891a      	ldrh	r2, [r3, #8]
		ackMsg.data[3] = motorStatus.current_speed2 >> 8;
 8004252:	895b      	ldrh	r3, [r3, #10]
		ackMsg.data[1] = motorStatus.current_speed1 >> 8;
 8004254:	0a11      	lsrs	r1, r2, #8
 8004256:	f88d 1005 	strb.w	r1, [sp, #5]
		ackMsg.data[2] = motorStatus.current_speed1;
 800425a:	f88d 2006 	strb.w	r2, [sp, #6]
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 800425e:	210f      	movs	r1, #15
		ackMsg.data[3] = motorStatus.current_speed2 >> 8;
 8004260:	0a1a      	lsrs	r2, r3, #8
 8004262:	f88d 2007 	strb.w	r2, [sp, #7]
		ackMsg.data[4] = motorStatus.current_speed2;
 8004266:	f88d 3008 	strb.w	r3, [sp, #8]
		ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 800426a:	f005 ffdd 	bl	800a228 <CRC_Table>
 800426e:	f8ad 0024 	strh.w	r0, [sp, #36]	; 0x24
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 8004272:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004276:	3b02      	subs	r3, #2
 8004278:	42a3      	cmp	r3, r4
 800427a:	dc13      	bgt.n	80042a4 <ProcessMsg+0x278>
		while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 800427c:	4c1d      	ldr	r4, [pc, #116]	; (80042f4 <ProcessMsg+0x2c8>)
 800427e:	2180      	movs	r1, #128	; 0x80
 8004280:	4620      	mov	r0, r4
 8004282:	f005 f8d2 	bl	800942a <USART_GetFlagStatus>
 8004286:	2800      	cmp	r0, #0
 8004288:	d0f9      	beq.n	800427e <ProcessMsg+0x252>
		USART_SendData(USART1, ackMsg.checksum);
 800428a:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 800428e:	4819      	ldr	r0, [pc, #100]	; (80042f4 <ProcessMsg+0x2c8>)
 8004290:	f005 f8c3 	bl	800941a <USART_SendData>
		while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8004294:	4c17      	ldr	r4, [pc, #92]	; (80042f4 <ProcessMsg+0x2c8>)
 8004296:	2180      	movs	r1, #128	; 0x80
 8004298:	4620      	mov	r0, r4
 800429a:	f005 f8c6 	bl	800942a <USART_GetFlagStatus>
 800429e:	2800      	cmp	r0, #0
 80042a0:	d0f9      	beq.n	8004296 <ProcessMsg+0x26a>
 80042a2:	e6f4      	b.n	800408e <ProcessMsg+0x62>
			while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 80042a4:	2180      	movs	r1, #128	; 0x80
 80042a6:	4630      	mov	r0, r6
 80042a8:	f005 f8bf 	bl	800942a <USART_GetFlagStatus>
 80042ac:	2800      	cmp	r0, #0
 80042ae:	d0f9      	beq.n	80042a4 <ProcessMsg+0x278>
			USART_SendData(USART1, ((uint8_t *)&ackMsg)[i]);
 80042b0:	4630      	mov	r0, r6
 80042b2:	f815 1b01 	ldrb.w	r1, [r5], #1
 80042b6:	f005 f8b0 	bl	800941a <USART_SendData>
		for(int i = 0; i < ackMsg.dataLen - 2; i++)
 80042ba:	3401      	adds	r4, #1
 80042bc:	e7d9      	b.n	8004272 <ProcessMsg+0x246>
		if(msg->data[0] ==  1)
 80042be:	7903      	ldrb	r3, [r0, #4]
 80042c0:	4a13      	ldr	r2, [pc, #76]	; (8004310 <ProcessMsg+0x2e4>)
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d101      	bne.n	80042ca <ProcessMsg+0x29e>
			ak8963_CaliStage = 0;
 80042c6:	7013      	strb	r3, [r2, #0]
 80042c8:	e6e7      	b.n	800409a <ProcessMsg+0x6e>
		else if(msg->data[0] ==  2)
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d0fb      	beq.n	80042c6 <ProcessMsg+0x29a>
		else if(msg->data[0] == 3)
 80042ce:	2b03      	cmp	r3, #3
			ak8963_CaliStage = 0;
 80042d0:	bf18      	it	ne
 80042d2:	2300      	movne	r3, #0
 80042d4:	e7f7      	b.n	80042c6 <ProcessMsg+0x29a>
		xQueueSend(radioTxQueue, msg, 0);
 80042d6:	2300      	movs	r3, #0
 80042d8:	4601      	mov	r1, r0
 80042da:	461a      	mov	r2, r3
 80042dc:	480d      	ldr	r0, [pc, #52]	; (8004314 <ProcessMsg+0x2e8>)
 80042de:	6800      	ldr	r0, [r0, #0]
}
 80042e0:	b00a      	add	sp, #40	; 0x28
 80042e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		xQueueSend(radioTxQueue, msg, 0);
 80042e6:	f002 bafb 	b.w	80068e0 <xQueueGenericSend>
 80042ea:	bf00      	nop
 80042ec:	0c19aaaa 	.word	0x0c19aaaa
 80042f0:	200045a8 	.word	0x200045a8
 80042f4:	40013800 	.word	0x40013800
 80042f8:	071aaaaa 	.word	0x071aaaaa
 80042fc:	071baaaa 	.word	0x071baaaa
 8004300:	20000082 	.word	0x20000082
 8004304:	200002fc 	.word	0x200002fc
 8004308:	20000330 	.word	0x20000330
 800430c:	111eaaaa 	.word	0x111eaaaa
 8004310:	20004620 	.word	0x20004620
 8004314:	200045c4 	.word	0x200045c4

08004318 <Usart1Task>:
{
 8004318:	b5f0      	push	{r4, r5, r6, r7, lr}
	usart1RxQueue = xQueueCreate(USART1_RX_QUEUE_SIZE, sizeof(radioMsg_t));
 800431a:	2200      	movs	r2, #0
 800431c:	2126      	movs	r1, #38	; 0x26
 800431e:	200a      	movs	r0, #10
{
 8004320:	b08b      	sub	sp, #44	; 0x2c
	usart1RxQueue = xQueueCreate(USART1_RX_QUEUE_SIZE, sizeof(radioMsg_t));
 8004322:	f002 fab5 	bl	8006890 <xQueueGenericCreate>
 8004326:	4e12      	ldr	r6, [pc, #72]	; (8004370 <Usart1Task+0x58>)
			usart1LinkStatus = false;
 8004328:	4d12      	ldr	r5, [pc, #72]	; (8004374 <Usart1Task+0x5c>)
				printf("USART1 Error: Received checksum: %x, and calculated checkSum: %x, are not mached!\n", usart_msg.checksum, checkSum);
 800432a:	4f13      	ldr	r7, [pc, #76]	; (8004378 <Usart1Task+0x60>)
	usart1RxQueue = xQueueCreate(USART1_RX_QUEUE_SIZE, sizeof(radioMsg_t));
 800432c:	6030      	str	r0, [r6, #0]
		if(xQueueReceive(usart1RxQueue, &usart_msg, 200) == pdTRUE)
 800432e:	2300      	movs	r3, #0
 8004330:	22c8      	movs	r2, #200	; 0xc8
 8004332:	4669      	mov	r1, sp
 8004334:	6830      	ldr	r0, [r6, #0]
 8004336:	f002 fc63 	bl	8006c00 <xQueueGenericReceive>
 800433a:	2801      	cmp	r0, #1
 800433c:	4604      	mov	r4, r0
 800433e:	d114      	bne.n	800436a <Usart1Task+0x52>
			checkSum = CRC_Table((uint8_t *)&usart_msg, usart_msg.dataLen - 2);
 8004340:	f89d 1003 	ldrb.w	r1, [sp, #3]
 8004344:	4668      	mov	r0, sp
 8004346:	3902      	subs	r1, #2
 8004348:	b289      	uxth	r1, r1
 800434a:	f005 ff6d 	bl	800a228 <CRC_Table>
			if(usart_msg.checksum == checkSum)		// 
 800434e:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
			checkSum = CRC_Table((uint8_t *)&usart_msg, usart_msg.dataLen - 2);
 8004352:	4602      	mov	r2, r0
			if(usart_msg.checksum == checkSum)		// 
 8004354:	4281      	cmp	r1, r0
 8004356:	d104      	bne.n	8004362 <Usart1Task+0x4a>
				ProcessMsg(&usart_msg);
 8004358:	4668      	mov	r0, sp
 800435a:	f7ff fe67 	bl	800402c <ProcessMsg>
				usart1LinkStatus = true;
 800435e:	702c      	strb	r4, [r5, #0]
 8004360:	e7e5      	b.n	800432e <Usart1Task+0x16>
				printf("USART1 Error: Received checksum: %x, and calculated checkSum: %x, are not mached!\n", usart_msg.checksum, checkSum);
 8004362:	4638      	mov	r0, r7
 8004364:	f007 ff5c 	bl	800c220 <iprintf>
 8004368:	e7e1      	b.n	800432e <Usart1Task+0x16>
			usart1LinkStatus = false;
 800436a:	2300      	movs	r3, #0
 800436c:	702b      	strb	r3, [r5, #0]
 800436e:	e7de      	b.n	800432e <Usart1Task+0x16>
 8004370:	20000340 	.word	0x20000340
 8004374:	2000033d 	.word	0x2000033d
 8004378:	080106ca 	.word	0x080106ca

0800437c <_write>:
//  //errno = EBADF;
//  return 0;
//}

int _write(int fd, char *ptr, int len)
{
 800437c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800437e:	460e      	mov	r6, r1
 8004380:	4614      	mov	r4, r2
	for(int t=0; t<len; t++)
 8004382:	2500      	movs	r5, #0
	{
		while(USART_GetFlagStatus(USART1,USART_FLAG_TC)!=SET);
 8004384:	4f08      	ldr	r7, [pc, #32]	; (80043a8 <_write+0x2c>)
	for(int t=0; t<len; t++)
 8004386:	42a5      	cmp	r5, r4
 8004388:	db01      	blt.n	800438e <_write+0x12>
		USART_SendData(USART1, ptr[t]);
		//while(USART_GetFlagStatus(USART1, USART_FLAG_TXE) == RESET);
	}
	return len;
}
 800438a:	4620      	mov	r0, r4
 800438c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		while(USART_GetFlagStatus(USART1,USART_FLAG_TC)!=SET);
 800438e:	2140      	movs	r1, #64	; 0x40
 8004390:	4805      	ldr	r0, [pc, #20]	; (80043a8 <_write+0x2c>)
 8004392:	f005 f84a 	bl	800942a <USART_GetFlagStatus>
 8004396:	2801      	cmp	r0, #1
 8004398:	d1f9      	bne.n	800438e <_write+0x12>
		USART_SendData(USART1, ptr[t]);
 800439a:	5d71      	ldrb	r1, [r6, r5]
 800439c:	4638      	mov	r0, r7
 800439e:	f005 f83c 	bl	800941a <USART_SendData>
	for(int t=0; t<len; t++)
 80043a2:	3501      	adds	r5, #1
 80043a4:	e7ef      	b.n	8004386 <_write+0xa>
 80043a6:	bf00      	nop
 80043a8:	40013800 	.word	0x40013800

080043ac <EKF_AHRSInit>:
	// normalize z axis
	R[2] *= norm; R[5] *= norm; R[8] *= norm;
}

void EKF_AHRSInit(float *accel, float *mag)
{
 80043ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	R[2] = accel[0]; R[5] = accel[1]; R[8] = accel[2];
 80043b0:	6845      	ldr	r5, [r0, #4]
	R[0] = mag[0]; R[3] = mag[1]; R[6] = mag[2];
 80043b2:	f8d1 b008 	ldr.w	fp, [r1, #8]
	R[2] = accel[0]; R[5] = accel[1]; R[8] = accel[2];
 80043b6:	6806      	ldr	r6, [r0, #0]
 80043b8:	6884      	ldr	r4, [r0, #8]
{
 80043ba:	b08b      	sub	sp, #44	; 0x2c
	R[0] = mag[0]; R[3] = mag[1]; R[6] = mag[2];
 80043bc:	f8d1 a000 	ldr.w	sl, [r1]
 80043c0:	f8d1 9004 	ldr.w	r9, [r1, #4]
	R[1] = R[5] * R[6] - R[8] * R[3];
 80043c4:	4628      	mov	r0, r5
 80043c6:	4659      	mov	r1, fp
	R[2] = accel[0]; R[5] = accel[1]; R[8] = accel[2];
 80043c8:	9603      	str	r6, [sp, #12]
 80043ca:	9506      	str	r5, [sp, #24]
 80043cc:	9409      	str	r4, [sp, #36]	; 0x24
	R[1] = R[5] * R[6] - R[8] * R[3];
 80043ce:	f7fc fd49 	bl	8000e64 <__aeabi_fmul>
 80043d2:	4649      	mov	r1, r9
 80043d4:	4607      	mov	r7, r0
 80043d6:	4620      	mov	r0, r4
 80043d8:	f7fc fd44 	bl	8000e64 <__aeabi_fmul>
 80043dc:	4601      	mov	r1, r0
 80043de:	4638      	mov	r0, r7
 80043e0:	f7fc fc36 	bl	8000c50 <__aeabi_fsub>
	R[4] = R[8] * R[0] - R[2] * R[6];
 80043e4:	4651      	mov	r1, sl
	R[1] = R[5] * R[6] - R[8] * R[3];
 80043e6:	4680      	mov	r8, r0
 80043e8:	9002      	str	r0, [sp, #8]
	R[4] = R[8] * R[0] - R[2] * R[6];
 80043ea:	4620      	mov	r0, r4
 80043ec:	f7fc fd3a 	bl	8000e64 <__aeabi_fmul>
 80043f0:	4659      	mov	r1, fp
 80043f2:	4607      	mov	r7, r0
 80043f4:	4630      	mov	r0, r6
 80043f6:	f7fc fd35 	bl	8000e64 <__aeabi_fmul>
 80043fa:	4601      	mov	r1, r0
 80043fc:	4638      	mov	r0, r7
 80043fe:	f7fc fc27 	bl	8000c50 <__aeabi_fsub>
	R[7] = R[2] * R[3] - R[5] * R[0];
 8004402:	4649      	mov	r1, r9
	R[4] = R[8] * R[0] - R[2] * R[6];
 8004404:	4607      	mov	r7, r0
 8004406:	9005      	str	r0, [sp, #20]
	R[7] = R[2] * R[3] - R[5] * R[0];
 8004408:	4630      	mov	r0, r6
 800440a:	f7fc fd2b 	bl	8000e64 <__aeabi_fmul>
 800440e:	4651      	mov	r1, sl
 8004410:	4681      	mov	r9, r0
 8004412:	4628      	mov	r0, r5
 8004414:	f7fc fd26 	bl	8000e64 <__aeabi_fmul>
 8004418:	4601      	mov	r1, r0
 800441a:	4648      	mov	r0, r9
 800441c:	f7fc fc18 	bl	8000c50 <__aeabi_fsub>
	R[0] = R[4] * R[8] - R[7] * R[5];
 8004420:	4639      	mov	r1, r7
	R[7] = R[2] * R[3] - R[5] * R[0];
 8004422:	4681      	mov	r9, r0
 8004424:	9008      	str	r0, [sp, #32]
	R[0] = R[4] * R[8] - R[7] * R[5];
 8004426:	4620      	mov	r0, r4
 8004428:	f7fc fd1c 	bl	8000e64 <__aeabi_fmul>
 800442c:	4649      	mov	r1, r9
 800442e:	4682      	mov	sl, r0
 8004430:	4628      	mov	r0, r5
 8004432:	f7fc fd17 	bl	8000e64 <__aeabi_fmul>
 8004436:	4601      	mov	r1, r0
 8004438:	4650      	mov	r0, sl
 800443a:	f7fc fc09 	bl	8000c50 <__aeabi_fsub>
	R[3] = R[7] * R[2] - R[1] * R[8];
 800443e:	4649      	mov	r1, r9
	R[0] = R[4] * R[8] - R[7] * R[5];
 8004440:	9001      	str	r0, [sp, #4]
	R[3] = R[7] * R[2] - R[1] * R[8];
 8004442:	4630      	mov	r0, r6
 8004444:	f7fc fd0e 	bl	8000e64 <__aeabi_fmul>
 8004448:	4641      	mov	r1, r8
 800444a:	4681      	mov	r9, r0
 800444c:	4620      	mov	r0, r4
 800444e:	f7fc fd09 	bl	8000e64 <__aeabi_fmul>
 8004452:	4601      	mov	r1, r0
 8004454:	4648      	mov	r0, r9
 8004456:	f7fc fbfb 	bl	8000c50 <__aeabi_fsub>
	R[6] = R[1] * R[5] - R[4] * R[2];
 800445a:	4641      	mov	r1, r8
	R[3] = R[7] * R[2] - R[1] * R[8];
 800445c:	9004      	str	r0, [sp, #16]
	R[6] = R[1] * R[5] - R[4] * R[2];
 800445e:	4628      	mov	r0, r5
 8004460:	f7fc fd00 	bl	8000e64 <__aeabi_fmul>
 8004464:	4639      	mov	r1, r7
 8004466:	4680      	mov	r8, r0
 8004468:	4630      	mov	r0, r6
 800446a:	f7fc fcfb 	bl	8000e64 <__aeabi_fmul>
 800446e:	4601      	mov	r1, r0
 8004470:	4640      	mov	r0, r8
 8004472:	f7fc fbed 	bl	8000c50 <__aeabi_fsub>
	norm = FastSqrtI(accel[0] * accel[0] + accel[1] * accel[1] + accel[2] * accel[2]);
 8004476:	4631      	mov	r1, r6
	R[6] = R[1] * R[5] - R[4] * R[2];
 8004478:	9007      	str	r0, [sp, #28]
	norm = FastSqrtI(accel[0] * accel[0] + accel[1] * accel[1] + accel[2] * accel[2]);
 800447a:	4630      	mov	r0, r6
 800447c:	f7fc fcf2 	bl	8000e64 <__aeabi_fmul>
 8004480:	4629      	mov	r1, r5
 8004482:	4606      	mov	r6, r0
 8004484:	4628      	mov	r0, r5
 8004486:	f7fc fced 	bl	8000e64 <__aeabi_fmul>
 800448a:	4601      	mov	r1, r0
 800448c:	4630      	mov	r0, r6
 800448e:	f7fc fbe1 	bl	8000c54 <__addsf3>
 8004492:	4621      	mov	r1, r4
 8004494:	4605      	mov	r5, r0
 8004496:	4620      	mov	r0, r4
 8004498:	f7fc fce4 	bl	8000e64 <__aeabi_fmul>
 800449c:	4601      	mov	r1, r0
 800449e:	4628      	mov	r0, r5
 80044a0:	f7fc fbd8 	bl	8000c54 <__addsf3>
 80044a4:	f000 f86a 	bl	800457c <FastSqrtI>
	fmodx = FastSqrtI(R[0] * R[0] + R[3] * R[3] + R[6] * R[6]);
 80044a8:	9901      	ldr	r1, [sp, #4]
	norm = FastSqrtI(accel[0] * accel[0] + accel[1] * accel[1] + accel[2] * accel[2]);
 80044aa:	4604      	mov	r4, r0
	fmodx = FastSqrtI(R[0] * R[0] + R[3] * R[3] + R[6] * R[6]);
 80044ac:	4608      	mov	r0, r1
 80044ae:	f7fc fcd9 	bl	8000e64 <__aeabi_fmul>
 80044b2:	9904      	ldr	r1, [sp, #16]
 80044b4:	4605      	mov	r5, r0
 80044b6:	4608      	mov	r0, r1
 80044b8:	f7fc fcd4 	bl	8000e64 <__aeabi_fmul>
 80044bc:	4601      	mov	r1, r0
 80044be:	4628      	mov	r0, r5
 80044c0:	f7fc fbc8 	bl	8000c54 <__addsf3>
 80044c4:	9907      	ldr	r1, [sp, #28]
 80044c6:	4605      	mov	r5, r0
 80044c8:	4608      	mov	r0, r1
 80044ca:	f7fc fccb 	bl	8000e64 <__aeabi_fmul>
 80044ce:	4601      	mov	r1, r0
 80044d0:	4628      	mov	r0, r5
 80044d2:	f7fc fbbf 	bl	8000c54 <__addsf3>
 80044d6:	f000 f851 	bl	800457c <FastSqrtI>
	fmody = FastSqrtI(R[1] * R[1] + R[4] * R[4] + R[7] * R[7]);
 80044da:	9902      	ldr	r1, [sp, #8]
	fmodx = FastSqrtI(R[0] * R[0] + R[3] * R[3] + R[6] * R[6]);
 80044dc:	4606      	mov	r6, r0
	fmody = FastSqrtI(R[1] * R[1] + R[4] * R[4] + R[7] * R[7]);
 80044de:	4608      	mov	r0, r1
 80044e0:	f7fc fcc0 	bl	8000e64 <__aeabi_fmul>
 80044e4:	9905      	ldr	r1, [sp, #20]
 80044e6:	4605      	mov	r5, r0
 80044e8:	4608      	mov	r0, r1
 80044ea:	f7fc fcbb 	bl	8000e64 <__aeabi_fmul>
 80044ee:	4601      	mov	r1, r0
 80044f0:	4628      	mov	r0, r5
 80044f2:	f7fc fbaf 	bl	8000c54 <__addsf3>
 80044f6:	9908      	ldr	r1, [sp, #32]
 80044f8:	4605      	mov	r5, r0
 80044fa:	4608      	mov	r0, r1
 80044fc:	f7fc fcb2 	bl	8000e64 <__aeabi_fmul>
 8004500:	4601      	mov	r1, r0
 8004502:	4628      	mov	r0, r5
 8004504:	f7fc fba6 	bl	8000c54 <__addsf3>
 8004508:	f000 f838 	bl	800457c <FastSqrtI>
	R[0] *= fmodx; R[3] *= fmodx; R[6] *= fmodx;
 800450c:	4631      	mov	r1, r6
	fmody = FastSqrtI(R[1] * R[1] + R[4] * R[4] + R[7] * R[7]);
 800450e:	4605      	mov	r5, r0
	R[0] *= fmodx; R[3] *= fmodx; R[6] *= fmodx;
 8004510:	9801      	ldr	r0, [sp, #4]
 8004512:	f7fc fca7 	bl	8000e64 <__aeabi_fmul>
 8004516:	4631      	mov	r1, r6
 8004518:	9001      	str	r0, [sp, #4]
 800451a:	9804      	ldr	r0, [sp, #16]
 800451c:	f7fc fca2 	bl	8000e64 <__aeabi_fmul>
 8004520:	4631      	mov	r1, r6
 8004522:	9004      	str	r0, [sp, #16]
 8004524:	9807      	ldr	r0, [sp, #28]
 8004526:	f7fc fc9d 	bl	8000e64 <__aeabi_fmul>
	R[1] *= fmody; R[4] *= fmody; R[7] *= fmody;
 800452a:	4629      	mov	r1, r5
	R[0] *= fmodx; R[3] *= fmodx; R[6] *= fmodx;
 800452c:	9007      	str	r0, [sp, #28]
	R[1] *= fmody; R[4] *= fmody; R[7] *= fmody;
 800452e:	9802      	ldr	r0, [sp, #8]
 8004530:	f7fc fc98 	bl	8000e64 <__aeabi_fmul>
 8004534:	4629      	mov	r1, r5
 8004536:	9002      	str	r0, [sp, #8]
 8004538:	9805      	ldr	r0, [sp, #20]
 800453a:	f7fc fc93 	bl	8000e64 <__aeabi_fmul>
 800453e:	4629      	mov	r1, r5
 8004540:	9005      	str	r0, [sp, #20]
 8004542:	9808      	ldr	r0, [sp, #32]
 8004544:	f7fc fc8e 	bl	8000e64 <__aeabi_fmul>
	R[2] *= norm; R[5] *= norm; R[8] *= norm;
 8004548:	4621      	mov	r1, r4
	R[1] *= fmody; R[4] *= fmody; R[7] *= fmody;
 800454a:	9008      	str	r0, [sp, #32]
	R[2] *= norm; R[5] *= norm; R[8] *= norm;
 800454c:	9803      	ldr	r0, [sp, #12]
 800454e:	f7fc fc89 	bl	8000e64 <__aeabi_fmul>
 8004552:	4621      	mov	r1, r4
 8004554:	9003      	str	r0, [sp, #12]
 8004556:	9806      	ldr	r0, [sp, #24]
 8004558:	f7fc fc84 	bl	8000e64 <__aeabi_fmul>
 800455c:	4621      	mov	r1, r4
 800455e:	9006      	str	r0, [sp, #24]
 8004560:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004562:	f7fc fc7f 	bl	8000e64 <__aeabi_fmul>
	//3x3 rotation matrix
	float R[9];
	
	Calcultate_RotationMatrix(accel, mag, R);
	Quaternion_FromRotationMatrix(R, X);
 8004566:	4904      	ldr	r1, [pc, #16]	; (8004578 <EKF_AHRSInit+0x1cc>)
	R[2] *= norm; R[5] *= norm; R[8] *= norm;
 8004568:	9009      	str	r0, [sp, #36]	; 0x24
	Quaternion_FromRotationMatrix(R, X);
 800456a:	a801      	add	r0, sp, #4
 800456c:	f000 f82a 	bl	80045c4 <Quaternion_FromRotationMatrix>
}
 8004570:	b00b      	add	sp, #44	; 0x2c
 8004572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004576:	bf00      	nop
 8004578:	2000036c 	.word	0x2000036c

0800457c <FastSqrtI>:
	return result;
}

// Quake inverse square root
float FastSqrtI(float x)
{
 800457c:	b510      	push	{r4, lr}
	*/
	//////////////////////////////////////////////////////////////////////////
	union { unsigned int i; float f;} l2f;
	l2f.f = x;
	l2f.i = 0x5F1F1412 - (l2f.i >> 1);
	return l2f.f * (1.69000231f - 0.714158168f * x * l2f.f * l2f.f);
 800457e:	4c0a      	ldr	r4, [pc, #40]	; (80045a8 <FastSqrtI+0x2c>)
 8004580:	490a      	ldr	r1, [pc, #40]	; (80045ac <FastSqrtI+0x30>)
 8004582:	eba4 0450 	sub.w	r4, r4, r0, lsr #1
 8004586:	f7fc fc6d 	bl	8000e64 <__aeabi_fmul>
 800458a:	4621      	mov	r1, r4
 800458c:	f7fc fc6a 	bl	8000e64 <__aeabi_fmul>
 8004590:	4621      	mov	r1, r4
 8004592:	f7fc fc67 	bl	8000e64 <__aeabi_fmul>
 8004596:	4601      	mov	r1, r0
 8004598:	4805      	ldr	r0, [pc, #20]	; (80045b0 <FastSqrtI+0x34>)
 800459a:	f7fc fb59 	bl	8000c50 <__aeabi_fsub>
 800459e:	4621      	mov	r1, r4
 80045a0:	f7fc fc60 	bl	8000e64 <__aeabi_fmul>
}
 80045a4:	bd10      	pop	{r4, pc}
 80045a6:	bf00      	nop
 80045a8:	5f1f1412 	.word	0x5f1f1412
 80045ac:	3f36d312 	.word	0x3f36d312
 80045b0:	3fd851ff 	.word	0x3fd851ff

080045b4 <FastSqrt>:

float FastSqrt(float x)
{
 80045b4:	b510      	push	{r4, lr}
 80045b6:	4604      	mov	r4, r0
	return x * FastSqrtI(x);
 80045b8:	f7ff ffe0 	bl	800457c <FastSqrtI>
 80045bc:	4621      	mov	r1, r4
 80045be:	f7fc fc51 	bl	8000e64 <__aeabi_fmul>
}
 80045c2:	bd10      	pop	{r4, pc}

080045c4 <Quaternion_FromRotationMatrix>:
	//rpy[1] = RADTODEG(rpy[1]);
	//rpy[2] = RADTODEG(rpy[2]);
}

void Quaternion_FromRotationMatrix(float *R, float *Q)
{
 80045c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80045c8:	4605      	mov	r5, r0
 80045ca:	460c      	mov	r4, r1
	float fq0sq; // q0^2
	float recip4q0; // 1/4q0
	float fmag; // quaternion magnitude
#define SMALLQ0 0.01F // limit where rounding errors may appear
	// get q0^2 and q0
	fq0sq = 0.25f * (1.0f + R[0] + R[4] + R[8]);
 80045cc:	6800      	ldr	r0, [r0, #0]
 80045ce:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80045d2:	f7fc fb3f 	bl	8000c54 <__addsf3>
 80045d6:	6929      	ldr	r1, [r5, #16]
 80045d8:	f7fc fb3c 	bl	8000c54 <__addsf3>
 80045dc:	6a29      	ldr	r1, [r5, #32]
 80045de:	f7fc fb39 	bl	8000c54 <__addsf3>
 80045e2:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 80045e6:	f7fc fc3d 	bl	8000e64 <__aeabi_fmul>
 80045ea:	4606      	mov	r6, r0
	Q[0] = (float)FastSqrt(FastAbs(fq0sq));
 80045ec:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80045f0:	f7ff ffe0 	bl	80045b4 <FastSqrt>
	// normal case when q0 is not small meaning rotation angle not near 180 deg
	if (Q[0] > SMALLQ0){
 80045f4:	496a      	ldr	r1, [pc, #424]	; (80047a0 <Quaternion_FromRotationMatrix+0x1dc>)
	Q[0] = (float)FastSqrt(FastAbs(fq0sq));
 80045f6:	6020      	str	r0, [r4, #0]
 80045f8:	4607      	mov	r7, r0
	if (Q[0] > SMALLQ0){
 80045fa:	f7fc fdef 	bl	80011dc <__aeabi_fcmpgt>
 80045fe:	2800      	cmp	r0, #0
 8004600:	d059      	beq.n	80046b6 <Quaternion_FromRotationMatrix+0xf2>
		// calculate q1 to q3
		recip4q0 = 0.25F / Q[0];
 8004602:	4639      	mov	r1, r7
 8004604:	f04f 507a 	mov.w	r0, #1048576000	; 0x3e800000
 8004608:	f7fc fce0 	bl	8000fcc <__aeabi_fdiv>
 800460c:	4606      	mov	r6, r0
		Q[1] = recip4q0 * (R[5] - R[7]);
 800460e:	69e9      	ldr	r1, [r5, #28]
 8004610:	6968      	ldr	r0, [r5, #20]
 8004612:	f7fc fb1d 	bl	8000c50 <__aeabi_fsub>
 8004616:	4631      	mov	r1, r6
 8004618:	f7fc fc24 	bl	8000e64 <__aeabi_fmul>
 800461c:	6060      	str	r0, [r4, #4]
		Q[2] = recip4q0 * (R[6] - R[2]);
 800461e:	68a9      	ldr	r1, [r5, #8]
 8004620:	69a8      	ldr	r0, [r5, #24]
 8004622:	f7fc fb15 	bl	8000c50 <__aeabi_fsub>
 8004626:	4631      	mov	r1, r6
 8004628:	f7fc fc1c 	bl	8000e64 <__aeabi_fmul>
 800462c:	60a0      	str	r0, [r4, #8]
		Q[3] = recip4q0 * (R[1] - R[3]);
 800462e:	68e9      	ldr	r1, [r5, #12]
 8004630:	6868      	ldr	r0, [r5, #4]
 8004632:	f7fc fb0d 	bl	8000c50 <__aeabi_fsub>
 8004636:	4631      	mov	r1, r6
 8004638:	f7fc fc14 	bl	8000e64 <__aeabi_fmul>
 800463c:	60e0      	str	r0, [r4, #12]
			Q[2] = -Q[2];
			Q[3] = -Q[3];
		}
	}
	// finally re-normalize
	fmag = FastSqrtI(Q[0] * Q[0] + Q[1] * Q[1] + Q[2] * Q[2] + Q[3] * Q[3]);
 800463e:	6821      	ldr	r1, [r4, #0]
 8004640:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8004644:	4608      	mov	r0, r1
 8004646:	f7fc fc0d 	bl	8000e64 <__aeabi_fmul>
 800464a:	4641      	mov	r1, r8
 800464c:	4605      	mov	r5, r0
 800464e:	4640      	mov	r0, r8
 8004650:	f7fc fc08 	bl	8000e64 <__aeabi_fmul>
 8004654:	4601      	mov	r1, r0
 8004656:	4628      	mov	r0, r5
 8004658:	f7fc fafc 	bl	8000c54 <__addsf3>
 800465c:	68a7      	ldr	r7, [r4, #8]
 800465e:	4605      	mov	r5, r0
 8004660:	4639      	mov	r1, r7
 8004662:	4638      	mov	r0, r7
 8004664:	f7fc fbfe 	bl	8000e64 <__aeabi_fmul>
 8004668:	4601      	mov	r1, r0
 800466a:	4628      	mov	r0, r5
 800466c:	f7fc faf2 	bl	8000c54 <__addsf3>
 8004670:	68e6      	ldr	r6, [r4, #12]
 8004672:	4605      	mov	r5, r0
 8004674:	4631      	mov	r1, r6
 8004676:	4630      	mov	r0, r6
 8004678:	f7fc fbf4 	bl	8000e64 <__aeabi_fmul>
 800467c:	4601      	mov	r1, r0
 800467e:	4628      	mov	r0, r5
 8004680:	f7fc fae8 	bl	8000c54 <__addsf3>
 8004684:	f7ff ff7a 	bl	800457c <FastSqrtI>
 8004688:	4605      	mov	r5, r0
	Q[0] *= fmag;
 800468a:	4601      	mov	r1, r0
 800468c:	6820      	ldr	r0, [r4, #0]
 800468e:	f7fc fbe9 	bl	8000e64 <__aeabi_fmul>
	Q[1] *= fmag;
 8004692:	4629      	mov	r1, r5
	Q[0] *= fmag;
 8004694:	6020      	str	r0, [r4, #0]
	Q[1] *= fmag;
 8004696:	6860      	ldr	r0, [r4, #4]
 8004698:	f7fc fbe4 	bl	8000e64 <__aeabi_fmul>
	Q[2] *= fmag;
 800469c:	4629      	mov	r1, r5
	Q[1] *= fmag;
 800469e:	6060      	str	r0, [r4, #4]
	Q[2] *= fmag;
 80046a0:	68a0      	ldr	r0, [r4, #8]
 80046a2:	f7fc fbdf 	bl	8000e64 <__aeabi_fmul>
	Q[3] *= fmag;
 80046a6:	4629      	mov	r1, r5
	Q[2] *= fmag;
 80046a8:	60a0      	str	r0, [r4, #8]
	Q[3] *= fmag;
 80046aa:	68e0      	ldr	r0, [r4, #12]
 80046ac:	f7fc fbda 	bl	8000e64 <__aeabi_fmul>
 80046b0:	60e0      	str	r0, [r4, #12]
#endif
}
 80046b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		Q[1] = FastSqrt(FastAbs(0.5f * (1.0f + R[0]) - fq0sq));
 80046b6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80046ba:	6828      	ldr	r0, [r5, #0]
 80046bc:	f7fc faca 	bl	8000c54 <__addsf3>
 80046c0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80046c4:	f7fc fbce 	bl	8000e64 <__aeabi_fmul>
 80046c8:	4631      	mov	r1, r6
 80046ca:	f7fc fac1 	bl	8000c50 <__aeabi_fsub>
 80046ce:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80046d2:	f7ff ff6f 	bl	80045b4 <FastSqrt>
 80046d6:	6060      	str	r0, [r4, #4]
		Q[2] = FastSqrt(FastAbs(0.5f * (1.0f + R[4]) - fq0sq));
 80046d8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80046dc:	6928      	ldr	r0, [r5, #16]
 80046de:	f7fc fab9 	bl	8000c54 <__addsf3>
 80046e2:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80046e6:	f7fc fbbd 	bl	8000e64 <__aeabi_fmul>
 80046ea:	4631      	mov	r1, r6
 80046ec:	f7fc fab0 	bl	8000c50 <__aeabi_fsub>
 80046f0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80046f4:	f7ff ff5e 	bl	80045b4 <FastSqrt>
 80046f8:	60a0      	str	r0, [r4, #8]
		Q[3] = FastSqrt(FastAbs(0.5f * (1.0f + R[8]) - fq0sq));
 80046fa:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80046fe:	6a28      	ldr	r0, [r5, #32]
 8004700:	f7fc faa8 	bl	8000c54 <__addsf3>
 8004704:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004708:	f7fc fbac 	bl	8000e64 <__aeabi_fmul>
 800470c:	4631      	mov	r1, r6
 800470e:	f7fc fa9f 	bl	8000c50 <__aeabi_fsub>
 8004712:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004716:	f7ff ff4d 	bl	80045b4 <FastSqrt>
 800471a:	60e0      	str	r0, [r4, #12]
		if ((R[1] + R[3]) < 0.0f){
 800471c:	68e9      	ldr	r1, [r5, #12]
		Q[3] = FastSqrt(FastAbs(0.5f * (1.0f + R[8]) - fq0sq));
 800471e:	4606      	mov	r6, r0
		if ((R[1] + R[3]) < 0.0f){
 8004720:	6868      	ldr	r0, [r5, #4]
 8004722:	f7fc fa97 	bl	8000c54 <__addsf3>
 8004726:	2100      	movs	r1, #0
 8004728:	4607      	mov	r7, r0
 800472a:	f7fc fd39 	bl	80011a0 <__aeabi_fcmplt>
 800472e:	b328      	cbz	r0, 800477c <Quaternion_FromRotationMatrix+0x1b8>
			Q[2] = -Q[2];
 8004730:	68a3      	ldr	r3, [r4, #8]
 8004732:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004736:	60a3      	str	r3, [r4, #8]
			if ((R[5] + R[7]) > 0.0f){
 8004738:	69e9      	ldr	r1, [r5, #28]
 800473a:	6968      	ldr	r0, [r5, #20]
 800473c:	f7fc fa8a 	bl	8000c54 <__addsf3>
 8004740:	2100      	movs	r1, #0
 8004742:	f7fc fd4b 	bl	80011dc <__aeabi_fcmpgt>
			if ((R[5] + R[7]) < 0.0f){
 8004746:	b110      	cbz	r0, 800474e <Quaternion_FromRotationMatrix+0x18a>
				Q[3] = -Q[3];
 8004748:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800474c:	60e6      	str	r6, [r4, #12]
		if ((R[5] - R[7]) < 0.0f){
 800474e:	69e9      	ldr	r1, [r5, #28]
 8004750:	6968      	ldr	r0, [r5, #20]
 8004752:	f7fc fa7d 	bl	8000c50 <__aeabi_fsub>
 8004756:	2100      	movs	r1, #0
 8004758:	f7fc fd22 	bl	80011a0 <__aeabi_fcmplt>
 800475c:	2800      	cmp	r0, #0
 800475e:	f43f af6e 	beq.w	800463e <Quaternion_FromRotationMatrix+0x7a>
			Q[2] = -Q[2];
 8004762:	68a2      	ldr	r2, [r4, #8]
			Q[3] = -Q[3];
 8004764:	68e3      	ldr	r3, [r4, #12]
			Q[1] = -Q[1];
 8004766:	6861      	ldr	r1, [r4, #4]
			Q[2] = -Q[2];
 8004768:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
			Q[1] = -Q[1];
 800476c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
			Q[3] = -Q[3];
 8004770:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
			Q[1] = -Q[1];
 8004774:	6061      	str	r1, [r4, #4]
			Q[2] = -Q[2];
 8004776:	60a2      	str	r2, [r4, #8]
			Q[3] = -Q[3];
 8004778:	60e3      	str	r3, [r4, #12]
 800477a:	e760      	b.n	800463e <Quaternion_FromRotationMatrix+0x7a>
		else if ((R[1] + R[3]) > 0.0f){
 800477c:	2100      	movs	r1, #0
 800477e:	4638      	mov	r0, r7
			if ((R[5] + R[7]) < 0.0f){
 8004780:	f8d5 8014 	ldr.w	r8, [r5, #20]
 8004784:	f8d5 901c 	ldr.w	r9, [r5, #28]
		else if ((R[1] + R[3]) > 0.0f){
 8004788:	f7fc fd28 	bl	80011dc <__aeabi_fcmpgt>
 800478c:	2800      	cmp	r0, #0
 800478e:	d0de      	beq.n	800474e <Quaternion_FromRotationMatrix+0x18a>
			if ((R[5] + R[7]) < 0.0f){
 8004790:	4649      	mov	r1, r9
 8004792:	4640      	mov	r0, r8
 8004794:	f7fc fa5e 	bl	8000c54 <__addsf3>
 8004798:	2100      	movs	r1, #0
 800479a:	f7fc fd01 	bl	80011a0 <__aeabi_fcmplt>
 800479e:	e7d2      	b.n	8004746 <Quaternion_FromRotationMatrix+0x182>
 80047a0:	3c23d70a 	.word	0x3c23d70a

080047a4 <disk_status>:
)
{

	DSTATUS status = STA_NOINIT;
	
	switch (pdrv) {
 80047a4:	2801      	cmp	r0, #1
{
 80047a6:	b508      	push	{r3, lr}
	switch (pdrv) {
 80047a8:	d106      	bne.n	80047b8 <disk_status+0x14>
		case ATA:	/* SD CARD */
			break;
    
		case SPI_FLASH:      
      /* SPI FlashSPI Flash ID */
      if(sFLASH_ID == SPI_FLASH_ReadID())
 80047aa:	f7ff f92f 	bl	8003a0c <SPI_FLASH_ReadID>
	DSTATUS status = STA_NOINIT;
 80047ae:	4b03      	ldr	r3, [pc, #12]	; (80047bc <disk_status+0x18>)
 80047b0:	1ac0      	subs	r0, r0, r3
 80047b2:	bf18      	it	ne
 80047b4:	2001      	movne	r0, #1

		default:
			status = STA_NOINIT;
	}
	return status;
}
 80047b6:	bd08      	pop	{r3, pc}
	DSTATUS status = STA_NOINIT;
 80047b8:	2001      	movs	r0, #1
 80047ba:	e7fc      	b.n	80047b6 <disk_status+0x12>
 80047bc:	00ef4017 	.word	0x00ef4017

080047c0 <disk_initialize>:
	BYTE pdrv				/*  */
)
{
  uint16_t i;
	DSTATUS status = STA_NOINIT;	
	switch (pdrv) {
 80047c0:	2801      	cmp	r0, #1
{
 80047c2:	b508      	push	{r3, lr}
	switch (pdrv) {
 80047c4:	d10a      	bne.n	80047dc <disk_initialize+0x1c>
		case ATA:	         /* SD CARD */
			break;
    
		case SPI_FLASH:    /* SPI Flash */ 
      /* SPI Flash */
			SPI_FLASH_Init();
 80047c6:	f7ff f86d 	bl	80038a4 <SPI_FLASH_Init>
      /*  */
      i=500;
	    while(--i);	
      /* SPI Flash */
	    SPI_Flash_WAKEUP();
 80047ca:	f7ff fa23 	bl	8003c14 <SPI_Flash_WAKEUP>
      if(sFLASH_ID == SPI_FLASH_ReadID())
 80047ce:	f7ff f91d 	bl	8003a0c <SPI_FLASH_ReadID>
	DSTATUS status = STA_NOINIT;	
 80047d2:	4b03      	ldr	r3, [pc, #12]	; (80047e0 <disk_initialize+0x20>)
 80047d4:	1ac0      	subs	r0, r0, r3
 80047d6:	bf18      	it	ne
 80047d8:	2001      	movne	r0, #1
      
		default:
			status = STA_NOINIT;
	}
	return status;
}
 80047da:	bd08      	pop	{r3, pc}
	DSTATUS status = STA_NOINIT;	
 80047dc:	2001      	movs	r0, #1
 80047de:	e7fc      	b.n	80047da <disk_initialize+0x1a>
 80047e0:	00ef4017 	.word	0x00ef4017

080047e4 <disk_read>:
	BYTE pdrv,		/* (0..) */
	BYTE *buff,		/*  */
	DWORD sector,	/*  */
	UINT count		/* (1..128) */
)
{
 80047e4:	b510      	push	{r4, lr}
 80047e6:	4604      	mov	r4, r0
	DRESULT status = RES_PARERR;
	switch (pdrv) {
 80047e8:	2c01      	cmp	r4, #1
{
 80047ea:	4608      	mov	r0, r1
 80047ec:	4611      	mov	r1, r2
	switch (pdrv) {
 80047ee:	d107      	bne.n	8004800 <disk_read+0x1c>
			break;
    
		case SPI_FLASH:
      /* 2MBFlashSPI Flash6MB */
//      sector+=770;      
      SPI_FLASH_BufferRead(buff, sector <<12, count<<12);
 80047f0:	031b      	lsls	r3, r3, #12
 80047f2:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 80047f6:	0309      	lsls	r1, r1, #12
 80047f8:	f7ff f8de 	bl	80039b8 <SPI_FLASH_BufferRead>
      status = RES_OK;
 80047fc:	2000      	movs	r0, #0
    
		default:
			status = RES_PARERR;
	}
	return status;
}
 80047fe:	bd10      	pop	{r4, pc}
	DRESULT status = RES_PARERR;
 8004800:	2004      	movs	r0, #4
 8004802:	e7fc      	b.n	80047fe <disk_read+0x1a>

08004804 <disk_write>:
	BYTE pdrv,			  /* (0..) */
	const BYTE *buff,	/*  */
	DWORD sector,		  /*  */
	UINT count			  /* (1..128) */
)
{
 8004804:	b570      	push	{r4, r5, r6, lr}
 8004806:	460e      	mov	r6, r1
  uint32_t write_addr; 
	DRESULT status = RES_PARERR;
	if (!count) {
 8004808:	461d      	mov	r5, r3
 800480a:	b173      	cbz	r3, 800482a <disk_write+0x26>
		return RES_PARERR;		/* Check parameter */
	}

	switch (pdrv) {
 800480c:	2801      	cmp	r0, #1
 800480e:	d10c      	bne.n	800482a <disk_write+0x26>
		break;

		case SPI_FLASH:
      /* 2MBFlashSPI Flash6MB */
//			sector+=770;
      write_addr = sector<<12;    
 8004810:	0314      	lsls	r4, r2, #12
      SPI_FLASH_SectorErase(write_addr);
 8004812:	4620      	mov	r0, r4
 8004814:	f7ff f94a 	bl	8003aac <SPI_FLASH_SectorErase>
      SPI_FLASH_BufferWrite((u8 *)buff,write_addr,count<<12);
 8004818:	032a      	lsls	r2, r5, #12
 800481a:	4630      	mov	r0, r6
 800481c:	4621      	mov	r1, r4
 800481e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004822:	f7ff f99f 	bl	8003b64 <SPI_FLASH_BufferWrite>
      status = RES_OK;
 8004826:	2000      	movs	r0, #0
    
		default:
			status = RES_PARERR;
	}
	return status;
}
 8004828:	bd70      	pop	{r4, r5, r6, pc}
		return RES_PARERR;		/* Check parameter */
 800482a:	2004      	movs	r0, #4
 800482c:	e7fc      	b.n	8004828 <disk_write+0x24>

0800482e <disk_ioctl>:
	BYTE cmd,		  /*  */
	void *buff		/*  */
)
{
	DRESULT status = RES_PARERR;
	switch (pdrv) {
 800482e:	2801      	cmp	r0, #1
 8004830:	d110      	bne.n	8004854 <disk_ioctl+0x26>
		case ATA:	/* SD CARD */
			break;
    
		case SPI_FLASH:
			switch (cmd) {
 8004832:	2902      	cmp	r1, #2
 8004834:	d008      	beq.n	8004848 <disk_ioctl+0x1a>
 8004836:	2903      	cmp	r1, #3
 8004838:	d00a      	beq.n	8004850 <disk_ioctl+0x22>
 800483a:	2901      	cmp	r1, #1
 800483c:	d102      	bne.n	8004844 <disk_ioctl+0x16>
        /* 1280*4096/1024/1024=5(MB) */
        case GET_SECTOR_COUNT:
          *(DWORD * )buff = 2048;		
 800483e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004842:	6013      	str	r3, [r2, #0]
        break;
 8004844:	2000      	movs	r0, #0
    
		default:
			status = RES_PARERR;
	}
	return status;
}
 8004846:	4770      	bx	lr
          *(WORD * )buff = 4096;
 8004848:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800484c:	8013      	strh	r3, [r2, #0]
        break;
 800484e:	e7f9      	b.n	8004844 <disk_ioctl+0x16>
          *(DWORD * )buff = 1;
 8004850:	6010      	str	r0, [r2, #0]
        break;        
 8004852:	e7f7      	b.n	8004844 <disk_ioctl+0x16>
	DRESULT status = RES_PARERR;
 8004854:	2004      	movs	r0, #4
 8004856:	4770      	bx	lr

08004858 <get_fattime>:
			| ((DWORD)1 << 21)				/* Month 1 */
			| ((DWORD)1 << 16)				/* Mday 1 */
			| ((DWORD)0 << 11)				/* Hour 0 */
			| ((DWORD)0 << 5)				  /* Min 0 */
			| ((DWORD)0 >> 1);				/* Sec 0 */
}
 8004858:	4800      	ldr	r0, [pc, #0]	; (800485c <get_fattime+0x4>)
 800485a:	4770      	bx	lr
 800485c:	46210000 	.word	0x46210000

08004860 <mem_cpy>:
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8004860:	3801      	subs	r0, #1
 8004862:	440a      	add	r2, r1
 8004864:	4291      	cmp	r1, r2
 8004866:	d100      	bne.n	800486a <mem_cpy+0xa>
		*d++ = *s++;
}
 8004868:	4770      	bx	lr
		*d++ = *s++;
 800486a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800486e:	f800 3f01 	strb.w	r3, [r0, #1]!
 8004872:	e7f7      	b.n	8004864 <mem_cpy+0x4>

08004874 <mem_set>:
/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
	BYTE *d = (BYTE*)dst;

	while (cnt--)
 8004874:	4402      	add	r2, r0
 8004876:	4290      	cmp	r0, r2
 8004878:	d100      	bne.n	800487c <mem_set+0x8>
		*d++ = (BYTE)val;
}
 800487a:	4770      	bx	lr
		*d++ = (BYTE)val;
 800487c:	f800 1b01 	strb.w	r1, [r0], #1
 8004880:	e7f9      	b.n	8004876 <mem_set+0x2>

08004882 <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8004882:	4603      	mov	r3, r0
 8004884:	f100 010b 	add.w	r1, r0, #11
	BYTE sum = 0;
 8004888:	2000      	movs	r0, #0
	UINT n = 11;

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 800488a:	01c2      	lsls	r2, r0, #7
 800488c:	ea42 0250 	orr.w	r2, r2, r0, lsr #1
 8004890:	f813 0b01 	ldrb.w	r0, [r3], #1
 8004894:	4402      	add	r2, r0
 8004896:	428b      	cmp	r3, r1
 8004898:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 800489c:	d1f5      	bne.n	800488a <sum_sfn+0x8>
	return sum;
}
 800489e:	4770      	bx	lr

080048a0 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80048a0:	b510      	push	{r4, lr}
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80048a2:	6803      	ldr	r3, [r0, #0]
{
 80048a4:	4601      	mov	r1, r0
	if (*path) {	/* If the pointer is not a null */
 80048a6:	b153      	cbz	r3, 80048be <get_ldnumber+0x1e>
 80048a8:	4618      	mov	r0, r3
 80048aa:	4602      	mov	r2, r0
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80048ac:	f810 4b01 	ldrb.w	r4, [r0], #1
 80048b0:	2c1f      	cmp	r4, #31
 80048b2:	d910      	bls.n	80048d6 <get_ldnumber+0x36>
 80048b4:	2c3a      	cmp	r4, #58	; 0x3a
 80048b6:	d1f8      	bne.n	80048aa <get_ldnumber+0xa>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0'; 
 80048b8:	1c58      	adds	r0, r3, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80048ba:	4282      	cmp	r2, r0
 80048bc:	d002      	beq.n	80048c4 <get_ldnumber+0x24>
	int vol = -1;
 80048be:	f04f 30ff 	mov.w	r0, #4294967295
 80048c2:	e007      	b.n	80048d4 <get_ldnumber+0x34>
			i = *tp++ - '0'; 
 80048c4:	781b      	ldrb	r3, [r3, #0]
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80048c6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 80048ca:	b2c3      	uxtb	r3, r0
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d8f6      	bhi.n	80048be <get_ldnumber+0x1e>
					vol = (int)i;
					*path = ++tt;
 80048d0:	3201      	adds	r2, #1
 80048d2:	600a      	str	r2, [r1, #0]
#else
		vol = 0;		/* Drive 0 */
#endif
	}
	return vol;
}
 80048d4:	bd10      	pop	{r4, pc}
		vol = 0;		/* Drive 0 */
 80048d6:	2000      	movs	r0, #0
 80048d8:	e7fc      	b.n	80048d4 <get_ldnumber+0x34>

080048da <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 80048da:	b508      	push	{r3, lr}
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 80048dc:	b168      	cbz	r0, 80048fa <validate+0x20>
 80048de:	6803      	ldr	r3, [r0, #0]
 80048e0:	b15b      	cbz	r3, 80048fa <validate+0x20>
 80048e2:	781a      	ldrb	r2, [r3, #0]
 80048e4:	b14a      	cbz	r2, 80048fa <validate+0x20>
 80048e6:	88d9      	ldrh	r1, [r3, #6]
 80048e8:	8882      	ldrh	r2, [r0, #4]
 80048ea:	4291      	cmp	r1, r2
 80048ec:	d105      	bne.n	80048fa <validate+0x20>
 80048ee:	7858      	ldrb	r0, [r3, #1]
 80048f0:	f7ff ff58 	bl	80047a4 <disk_status>
 80048f4:	f010 0001 	ands.w	r0, r0, #1
 80048f8:	d000      	beq.n	80048fc <validate+0x22>
		return FR_INVALID_OBJECT;
 80048fa:	2009      	movs	r0, #9

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
}
 80048fc:	bd08      	pop	{r3, pc}

080048fe <get_fileinfo>:
{
 80048fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (dp->sect) {		/* Get SFN */
 8004900:	6902      	ldr	r2, [r0, #16]
{
 8004902:	460d      	mov	r5, r1
	p = fno->fname;
 8004904:	f101 0309 	add.w	r3, r1, #9
	if (dp->sect) {		/* Get SFN */
 8004908:	b362      	cbz	r2, 8004964 <get_fileinfo+0x66>
		i = 0;
 800490a:	2400      	movs	r4, #0
			if (i == 9) *p++ = '.';				/* Insert a . if extension is exist */
 800490c:	272e      	movs	r7, #46	; 0x2e
		dir = dp->dir;
 800490e:	6941      	ldr	r1, [r0, #20]
		while (i < 11) {		/* Copy name body and extension */
 8004910:	1e4e      	subs	r6, r1, #1
			c = (TCHAR)dir[i++];
 8004912:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 8004916:	3401      	adds	r4, #1
			if (c == ' ') continue;				/* Skip padding spaces */
 8004918:	2a20      	cmp	r2, #32
 800491a:	d019      	beq.n	8004950 <get_fileinfo+0x52>
			if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800491c:	2a05      	cmp	r2, #5
 800491e:	d04a      	beq.n	80049b6 <get_fileinfo+0xb8>
			if (i == 9) *p++ = '.';				/* Insert a . if extension is exist */
 8004920:	2c09      	cmp	r4, #9
 8004922:	d101      	bne.n	8004928 <get_fileinfo+0x2a>
 8004924:	f803 7b01 	strb.w	r7, [r3], #1
			if (IsUpper(c) && (dir[DIR_NTres] & (i >= 9 ? NS_EXT : NS_BODY)))
 8004928:	f1a2 0c41 	sub.w	ip, r2, #65	; 0x41
 800492c:	f1bc 0f19 	cmp.w	ip, #25
 8004930:	d80c      	bhi.n	800494c <get_fileinfo+0x4e>
 8004932:	2c08      	cmp	r4, #8
 8004934:	bf8c      	ite	hi
 8004936:	f04f 0c10 	movhi.w	ip, #16
 800493a:	f04f 0c08 	movls.w	ip, #8
 800493e:	f891 e00c 	ldrb.w	lr, [r1, #12]
 8004942:	ea1e 0f0c 	tst.w	lr, ip
				c += 0x20;			/* To lower */
 8004946:	bf1c      	itt	ne
 8004948:	3220      	addne	r2, #32
 800494a:	b2d2      	uxtbne	r2, r2
			*p++ = c;
 800494c:	f803 2b01 	strb.w	r2, [r3], #1
		while (i < 11) {		/* Copy name body and extension */
 8004950:	2c0b      	cmp	r4, #11
 8004952:	d1de      	bne.n	8004912 <get_fileinfo+0x14>
		fno->fattrib = dir[DIR_Attr];				/* Attribute */
 8004954:	7aca      	ldrb	r2, [r1, #11]
 8004956:	722a      	strb	r2, [r5, #8]
		fno->fsize = LD_DWORD(dir + DIR_FileSize);	/* Size */
 8004958:	69ca      	ldr	r2, [r1, #28]
 800495a:	602a      	str	r2, [r5, #0]
		fno->fdate = LD_WORD(dir + DIR_WrtDate);	/* Date */
 800495c:	8b0a      	ldrh	r2, [r1, #24]
 800495e:	80aa      	strh	r2, [r5, #4]
		fno->ftime = LD_WORD(dir + DIR_WrtTime);	/* Time */
 8004960:	8aca      	ldrh	r2, [r1, #22]
 8004962:	80ea      	strh	r2, [r5, #6]
	*p = 0;		/* Terminate SFN string by a \0 */
 8004964:	2400      	movs	r4, #0
 8004966:	701c      	strb	r4, [r3, #0]
	if (fno->lfname) {
 8004968:	69ae      	ldr	r6, [r5, #24]
 800496a:	b126      	cbz	r6, 8004976 <get_fileinfo+0x78>
		if (dp->sect && fno->lfsize && dp->lfn_idx != 0xFFFF) {	/* Get LFN if available */
 800496c:	6903      	ldr	r3, [r0, #16]
 800496e:	b91b      	cbnz	r3, 8004978 <get_fileinfo+0x7a>
		i = 0; p = fno->lfname;
 8004970:	2400      	movs	r4, #0
		p[i] = 0;	/* Terminate LFN string by a \0 */
 8004972:	2300      	movs	r3, #0
 8004974:	5533      	strb	r3, [r6, r4]
}
 8004976:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (dp->sect && fno->lfsize && dp->lfn_idx != 0xFFFF) {	/* Get LFN if available */
 8004978:	69eb      	ldr	r3, [r5, #28]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d0f8      	beq.n	8004970 <get_fileinfo+0x72>
 800497e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004982:	8c02      	ldrh	r2, [r0, #32]
 8004984:	429a      	cmp	r2, r3
 8004986:	d0f3      	beq.n	8004970 <get_fileinfo+0x72>
			lfn = dp->lfn;
 8004988:	69c7      	ldr	r7, [r0, #28]
			while ((w = *lfn++) != 0) {		/* Get an LFN character */
 800498a:	f837 0b02 	ldrh.w	r0, [r7], #2
 800498e:	2800      	cmp	r0, #0
 8004990:	d0ef      	beq.n	8004972 <get_fileinfo+0x74>
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 8004992:	2100      	movs	r1, #0
 8004994:	f001 fdec 	bl	8006570 <ff_convert>
				if (!w) { i = 0; break; }	/* No LFN if it could not be converted */
 8004998:	2800      	cmp	r0, #0
 800499a:	d0e9      	beq.n	8004970 <get_fileinfo+0x72>
				if (_DF1S && w >= 0x100)	/* Put 1st byte if it is a DBC (always false on SBCS cfg) */
 800499c:	28ff      	cmp	r0, #255	; 0xff
					p[i++] = (TCHAR)(w >> 8);
 800499e:	bf84      	itt	hi
 80049a0:	0a03      	lsrhi	r3, r0, #8
 80049a2:	5533      	strbhi	r3, [r6, r4]
				if (i >= fno->lfsize - 1) { i = 0; break; }	/* No LFN if buffer overflow */
 80049a4:	69eb      	ldr	r3, [r5, #28]
					p[i++] = (TCHAR)(w >> 8);
 80049a6:	bf88      	it	hi
 80049a8:	3401      	addhi	r4, #1
				if (i >= fno->lfsize - 1) { i = 0; break; }	/* No LFN if buffer overflow */
 80049aa:	3b01      	subs	r3, #1
 80049ac:	42a3      	cmp	r3, r4
 80049ae:	d9df      	bls.n	8004970 <get_fileinfo+0x72>
				p[i++] = (TCHAR)w;
 80049b0:	5530      	strb	r0, [r6, r4]
 80049b2:	3401      	adds	r4, #1
 80049b4:	e7e9      	b.n	800498a <get_fileinfo+0x8c>
			if (i == 9) *p++ = '.';				/* Insert a . if extension is exist */
 80049b6:	2c09      	cmp	r4, #9
			if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 80049b8:	f04f 02e5 	mov.w	r2, #229	; 0xe5
			if (i == 9) *p++ = '.';				/* Insert a . if extension is exist */
 80049bc:	d1c6      	bne.n	800494c <get_fileinfo+0x4e>
 80049be:	e7b1      	b.n	8004924 <get_fileinfo+0x26>

080049c0 <sync_window.part.0>:
FRESULT sync_window (	/* FR_OK:succeeded, !=0:error */
 80049c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		wsect = fs->winsect;	/* Current sector number */
 80049c4:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80049c6:	f100 0830 	add.w	r8, r0, #48	; 0x30
FRESULT sync_window (	/* FR_OK:succeeded, !=0:error */
 80049ca:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80049cc:	2301      	movs	r3, #1
 80049ce:	4632      	mov	r2, r6
 80049d0:	4641      	mov	r1, r8
 80049d2:	7840      	ldrb	r0, [r0, #1]
 80049d4:	f7ff ff16 	bl	8004804 <disk_write>
 80049d8:	4605      	mov	r5, r0
 80049da:	b9a8      	cbnz	r0, 8004a08 <sync_window.part.0+0x48>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80049dc:	6a23      	ldr	r3, [r4, #32]
 80049de:	69a2      	ldr	r2, [r4, #24]
 80049e0:	1af3      	subs	r3, r6, r3
 80049e2:	4293      	cmp	r3, r2
			fs->wflag = 0;
 80049e4:	7120      	strb	r0, [r4, #4]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80049e6:	d202      	bcs.n	80049ee <sync_window.part.0+0x2e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80049e8:	78e7      	ldrb	r7, [r4, #3]
 80049ea:	2f01      	cmp	r7, #1
 80049ec:	d802      	bhi.n	80049f4 <sync_window.part.0+0x34>
}
 80049ee:	4628      	mov	r0, r5
 80049f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					wsect += fs->fsize;
 80049f4:	69a3      	ldr	r3, [r4, #24]
					disk_write(fs->drv, fs->win, wsect, 1);
 80049f6:	4641      	mov	r1, r8
					wsect += fs->fsize;
 80049f8:	441e      	add	r6, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 80049fa:	4632      	mov	r2, r6
 80049fc:	2301      	movs	r3, #1
 80049fe:	7860      	ldrb	r0, [r4, #1]
 8004a00:	f7ff ff00 	bl	8004804 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004a04:	3f01      	subs	r7, #1
 8004a06:	e7f0      	b.n	80049ea <sync_window.part.0+0x2a>
			res = FR_DISK_ERR;
 8004a08:	2501      	movs	r5, #1
 8004a0a:	e7f0      	b.n	80049ee <sync_window.part.0+0x2e>

08004a0c <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8004a0c:	7903      	ldrb	r3, [r0, #4]
 8004a0e:	b10b      	cbz	r3, 8004a14 <sync_window+0x8>
 8004a10:	f7ff bfd6 	b.w	80049c0 <sync_window.part.0>
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	4770      	bx	lr

08004a18 <move_window>:
{
 8004a18:	b538      	push	{r3, r4, r5, lr}
	if (sector != fs->winsect) {	/* Window offset changed? */
 8004a1a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
{
 8004a1c:	4605      	mov	r5, r0
	if (sector != fs->winsect) {	/* Window offset changed? */
 8004a1e:	428b      	cmp	r3, r1
{
 8004a20:	460c      	mov	r4, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 8004a22:	d010      	beq.n	8004a46 <move_window+0x2e>
		res = sync_window(fs);		/* Write-back changes */
 8004a24:	f7ff fff2 	bl	8004a0c <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 8004a28:	b960      	cbnz	r0, 8004a44 <move_window+0x2c>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8004a2a:	4622      	mov	r2, r4
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	7868      	ldrb	r0, [r5, #1]
 8004a30:	f105 0130 	add.w	r1, r5, #48	; 0x30
 8004a34:	f7ff fed6 	bl	80047e4 <disk_read>
				res = FR_DISK_ERR;
 8004a38:	2800      	cmp	r0, #0
 8004a3a:	bf1c      	itt	ne
 8004a3c:	f04f 34ff 	movne.w	r4, #4294967295
 8004a40:	2001      	movne	r0, #1
			fs->winsect = sector;
 8004a42:	62ec      	str	r4, [r5, #44]	; 0x2c
}
 8004a44:	bd38      	pop	{r3, r4, r5, pc}
	FRESULT res = FR_OK;
 8004a46:	2000      	movs	r0, #0
 8004a48:	e7fc      	b.n	8004a44 <move_window+0x2c>
	...

08004a4c <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8004a4c:	2300      	movs	r3, #0
{
 8004a4e:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8004a50:	7103      	strb	r3, [r0, #4]
 8004a52:	f04f 33ff 	mov.w	r3, #4294967295
 8004a56:	62c3      	str	r3, [r0, #44]	; 0x2c
{
 8004a58:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8004a5a:	f7ff ffdd 	bl	8004a18 <move_window>
 8004a5e:	b9a0      	cbnz	r0, 8004a8a <check_fs+0x3e>
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8004a60:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8004a64:	f8b4 222e 	ldrh.w	r2, [r4, #558]	; 0x22e
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d110      	bne.n	8004a8e <check_fs+0x42>
	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8004a6c:	f8d4 3066 	ldr.w	r3, [r4, #102]	; 0x66
 8004a70:	4a08      	ldr	r2, [pc, #32]	; (8004a94 <check_fs+0x48>)
 8004a72:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d006      	beq.n	8004a88 <check_fs+0x3c>
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8004a7a:	f8d4 0082 	ldr.w	r0, [r4, #130]	; 0x82
 8004a7e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		return 3;
 8004a82:	1a80      	subs	r0, r0, r2
 8004a84:	bf18      	it	ne
 8004a86:	2001      	movne	r0, #1
}
 8004a88:	bd10      	pop	{r4, pc}
		return 3;
 8004a8a:	2003      	movs	r0, #3
 8004a8c:	e7fc      	b.n	8004a88 <check_fs+0x3c>
		return 2;
 8004a8e:	2002      	movs	r0, #2
 8004a90:	e7fa      	b.n	8004a88 <check_fs+0x3c>
 8004a92:	bf00      	nop
 8004a94:	00544146 	.word	0x00544146

08004a98 <find_volume>:
	*rfs = 0;
 8004a98:	2300      	movs	r3, #0
{
 8004a9a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	*rfs = 0;
 8004a9e:	6003      	str	r3, [r0, #0]
{
 8004aa0:	4607      	mov	r7, r0
 8004aa2:	b085      	sub	sp, #20
	vol = get_ldnumber(path);
 8004aa4:	4608      	mov	r0, r1
{
 8004aa6:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 8004aa8:	f7ff fefa 	bl	80048a0 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8004aac:	1e06      	subs	r6, r0, #0
 8004aae:	f2c0 8109 	blt.w	8004cc4 <find_volume+0x22c>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8004ab2:	4b87      	ldr	r3, [pc, #540]	; (8004cd0 <find_volume+0x238>)
 8004ab4:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8004ab8:	2c00      	cmp	r4, #0
 8004aba:	f000 8105 	beq.w	8004cc8 <find_volume+0x230>
	*rfs = fs;							/* Return pointer to the file system object */
 8004abe:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8004ac0:	7823      	ldrb	r3, [r4, #0]
 8004ac2:	b16b      	cbz	r3, 8004ae0 <find_volume+0x48>
		stat = disk_status(fs->drv);
 8004ac4:	7860      	ldrb	r0, [r4, #1]
 8004ac6:	f7ff fe6d 	bl	80047a4 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8004aca:	07c1      	lsls	r1, r0, #31
 8004acc:	d408      	bmi.n	8004ae0 <find_volume+0x48>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8004ace:	b11d      	cbz	r5, 8004ad8 <find_volume+0x40>
 8004ad0:	f010 0504 	ands.w	r5, r0, #4
 8004ad4:	d000      	beq.n	8004ad8 <find_volume+0x40>
				return FR_WRITE_PROTECTED;
 8004ad6:	250a      	movs	r5, #10
}
 8004ad8:	4628      	mov	r0, r5
 8004ada:	b005      	add	sp, #20
 8004adc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 8004ae0:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8004ae2:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 8004ae4:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8004ae6:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8004ae8:	f7ff fe6a 	bl	80047c0 <disk_initialize>
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8004aec:	07c2      	lsls	r2, r0, #31
 8004aee:	f100 80ed 	bmi.w	8004ccc <find_volume+0x234>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8004af2:	b10d      	cbz	r5, 8004af8 <find_volume+0x60>
 8004af4:	0743      	lsls	r3, r0, #29
 8004af6:	d4ee      	bmi.n	8004ad6 <find_volume+0x3e>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
 8004af8:	2102      	movs	r1, #2
 8004afa:	7860      	ldrb	r0, [r4, #1]
 8004afc:	f104 020a 	add.w	r2, r4, #10
 8004b00:	f7ff fe95 	bl	800482e <disk_ioctl>
 8004b04:	4605      	mov	r5, r0
 8004b06:	b108      	cbz	r0, 8004b0c <find_volume+0x74>
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
 8004b08:	2501      	movs	r5, #1
 8004b0a:	e7e5      	b.n	8004ad8 <find_volume+0x40>
 8004b0c:	8963      	ldrh	r3, [r4, #10]
 8004b0e:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8004b12:	b29b      	uxth	r3, r3
 8004b14:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 8004b18:	d8f6      	bhi.n	8004b08 <find_volume+0x70>
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8004b1a:	4601      	mov	r1, r0
 8004b1c:	4620      	mov	r0, r4
 8004b1e:	f7ff ff95 	bl	8004a4c <check_fs>
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8004b22:	2801      	cmp	r0, #1
 8004b24:	f040 80b4 	bne.w	8004c90 <find_volume+0x1f8>
 8004b28:	46e8      	mov	r8, sp
 8004b2a:	4641      	mov	r1, r8
 8004b2c:	f504 73f7 	add.w	r3, r4, #494	; 0x1ee
 8004b30:	f204 202e 	addw	r0, r4, #558	; 0x22e
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8004b34:	791a      	ldrb	r2, [r3, #4]
 8004b36:	b102      	cbz	r2, 8004b3a <find_volume+0xa2>
 8004b38:	689a      	ldr	r2, [r3, #8]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8004b3a:	3310      	adds	r3, #16
 8004b3c:	4283      	cmp	r3, r0
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8004b3e:	f841 2b04 	str.w	r2, [r1], #4
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8004b42:	d1f7      	bne.n	8004b34 <find_volume+0x9c>
 8004b44:	2600      	movs	r6, #0
			bsect = br[i];
 8004b46:	f858 7b04 	ldr.w	r7, [r8], #4
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8004b4a:	2f00      	cmp	r7, #0
 8004b4c:	f000 8098 	beq.w	8004c80 <find_volume+0x1e8>
 8004b50:	4639      	mov	r1, r7
 8004b52:	4620      	mov	r0, r4
 8004b54:	f7ff ff7a 	bl	8004a4c <check_fs>
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8004b58:	2800      	cmp	r0, #0
 8004b5a:	f040 8092 	bne.w	8004c82 <find_volume+0x1ea>
	if (LD_WORD(fs->win + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8004b5e:	f8b4 c00a 	ldrh.w	ip, [r4, #10]
 8004b62:	f8b4 303b 	ldrh.w	r3, [r4, #59]	; 0x3b
 8004b66:	4563      	cmp	r3, ip
 8004b68:	f040 8096 	bne.w	8004c98 <find_volume+0x200>
	fasize = LD_WORD(fs->win + BPB_FATSz16);			/* Number of sectors per FAT */
 8004b6c:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
	if (!fasize) fasize = LD_DWORD(fs->win + BPB_FATSz32);
 8004b70:	b901      	cbnz	r1, 8004b74 <find_volume+0xdc>
 8004b72:	6d61      	ldr	r1, [r4, #84]	; 0x54
	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 8004b74:	f894 e040 	ldrb.w	lr, [r4, #64]	; 0x40
	fs->fsize = fasize;
 8004b78:	61a1      	str	r1, [r4, #24]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8004b7a:	f10e 33ff 	add.w	r3, lr, #4294967295
 8004b7e:	2b01      	cmp	r3, #1
	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 8004b80:	f884 e003 	strb.w	lr, [r4, #3]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8004b84:	f200 8088 	bhi.w	8004c98 <find_volume+0x200>
	fs->csize = fs->win[BPB_SecPerClus];				/* Number of sectors per cluster */
 8004b88:	f894 603d 	ldrb.w	r6, [r4, #61]	; 0x3d
 8004b8c:	70a6      	strb	r6, [r4, #2]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8004b8e:	2e00      	cmp	r6, #0
 8004b90:	f000 8082 	beq.w	8004c98 <find_volume+0x200>
 8004b94:	1e73      	subs	r3, r6, #1
 8004b96:	4233      	tst	r3, r6
 8004b98:	d17e      	bne.n	8004c98 <find_volume+0x200>
	fs->n_rootdir = LD_WORD(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8004b9a:	f8b4 8041 	ldrh.w	r8, [r4, #65]	; 0x41
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8004b9e:	ea4f 135c 	mov.w	r3, ip, lsr #5
 8004ba2:	fbb8 f2f3 	udiv	r2, r8, r3
 8004ba6:	fb03 8312 	mls	r3, r3, r2, r8
 8004baa:	b29b      	uxth	r3, r3
	fs->n_rootdir = LD_WORD(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8004bac:	f8a4 8008 	strh.w	r8, [r4, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d171      	bne.n	8004c98 <find_volume+0x200>
	tsect = LD_WORD(fs->win + BPB_TotSec16);			/* Number of sectors on the volume */
 8004bb4:	f8b4 3043 	ldrh.w	r3, [r4, #67]	; 0x43
	if (!tsect) tsect = LD_DWORD(fs->win + BPB_TotSec32);
 8004bb8:	b903      	cbnz	r3, 8004bbc <find_volume+0x124>
 8004bba:	6d23      	ldr	r3, [r4, #80]	; 0x50
	nrsv = LD_WORD(fs->win + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8004bbc:	8fe0      	ldrh	r0, [r4, #62]	; 0x3e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8004bbe:	2800      	cmp	r0, #0
 8004bc0:	d06a      	beq.n	8004c98 <find_volume+0x200>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8004bc2:	fb01 fe0e 	mul.w	lr, r1, lr
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8004bc6:	4402      	add	r2, r0
 8004bc8:	4472      	add	r2, lr
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d364      	bcc.n	8004c98 <find_volume+0x200>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8004bce:	1a9b      	subs	r3, r3, r2
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8004bd0:	42b3      	cmp	r3, r6
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8004bd2:	fbb3 f9f6 	udiv	r9, r3, r6
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8004bd6:	d35f      	bcc.n	8004c98 <find_volume+0x200>
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8004bd8:	f640 73f5 	movw	r3, #4085	; 0xff5
 8004bdc:	4599      	cmp	r9, r3
 8004bde:	d95f      	bls.n	8004ca0 <find_volume+0x208>
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8004be0:	f64f 76f5 	movw	r6, #65525	; 0xfff5
 8004be4:	45b1      	cmp	r9, r6
 8004be6:	bf94      	ite	ls
 8004be8:	2602      	movls	r6, #2
 8004bea:	2603      	movhi	r6, #3
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8004bec:	f109 0302 	add.w	r3, r9, #2
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8004bf0:	4438      	add	r0, r7
	fs->database = bsect + sysect;						/* Data start sector */
 8004bf2:	443a      	add	r2, r7
	if (fmt == FS_FAT32) {
 8004bf4:	2e03      	cmp	r6, #3
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8004bf6:	6163      	str	r3, [r4, #20]
	fs->volbase = bsect;								/* Volume start sector */
 8004bf8:	61e7      	str	r7, [r4, #28]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8004bfa:	6220      	str	r0, [r4, #32]
	fs->database = bsect + sysect;						/* Data start sector */
 8004bfc:	62a2      	str	r2, [r4, #40]	; 0x28
	if (fmt == FS_FAT32) {
 8004bfe:	d151      	bne.n	8004ca4 <find_volume+0x20c>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8004c00:	f1b8 0f00 	cmp.w	r8, #0
 8004c04:	d148      	bne.n	8004c98 <find_volume+0x200>
		fs->dirbase = LD_DWORD(fs->win + BPB_RootClus);	/* Root directory start cluster */
 8004c06:	6de0      	ldr	r0, [r4, #92]	; 0x5c
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8004c08:	009b      	lsls	r3, r3, #2
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8004c0a:	f10c 32ff 	add.w	r2, ip, #4294967295
 8004c0e:	4413      	add	r3, r2
 8004c10:	fbb3 f3fc 	udiv	r3, r3, ip
 8004c14:	428b      	cmp	r3, r1
		fs->dirbase = LD_DWORD(fs->win + BPB_RootClus);	/* Root directory start cluster */
 8004c16:	6260      	str	r0, [r4, #36]	; 0x24
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8004c18:	d83e      	bhi.n	8004c98 <find_volume+0x200>
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8004c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8004c1e:	e9c4 3303 	strd	r3, r3, [r4, #12]
	fs->fsi_flag = 0x80;
 8004c22:	2380      	movs	r3, #128	; 0x80
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo == 1 */
 8004c24:	2e03      	cmp	r6, #3
	fs->fsi_flag = 0x80;
 8004c26:	7163      	strb	r3, [r4, #5]
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo == 1 */
 8004c28:	d122      	bne.n	8004c70 <find_volume+0x1d8>
		&& LD_WORD(fs->win + BPB_FSInfo) == 1
 8004c2a:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d11e      	bne.n	8004c70 <find_volume+0x1d8>
		&& move_window(fs, bsect + 1) == FR_OK)
 8004c32:	4620      	mov	r0, r4
 8004c34:	1c79      	adds	r1, r7, #1
 8004c36:	f7ff feef 	bl	8004a18 <move_window>
 8004c3a:	b9c8      	cbnz	r0, 8004c70 <find_volume+0x1d8>
		if (LD_WORD(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8004c3c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8004c40:	f8b4 222e 	ldrh.w	r2, [r4, #558]	; 0x22e
		fs->fsi_flag = 0;
 8004c44:	7160      	strb	r0, [r4, #5]
		if (LD_WORD(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d112      	bne.n	8004c70 <find_volume+0x1d8>
			&& LD_DWORD(fs->win + FSI_LeadSig) == 0x41615252
 8004c4a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004c4c:	4b21      	ldr	r3, [pc, #132]	; (8004cd4 <find_volume+0x23c>)
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d10e      	bne.n	8004c70 <find_volume+0x1d8>
			&& LD_DWORD(fs->win + FSI_StrucSig) == 0x61417272)
 8004c52:	f103 53ff 	add.w	r3, r3, #534773760	; 0x1fe00000
 8004c56:	f8d4 2214 	ldr.w	r2, [r4, #532]	; 0x214
 8004c5a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8004c5e:	3320      	adds	r3, #32
 8004c60:	429a      	cmp	r2, r3
			fs->free_clust = LD_DWORD(fs->win + FSI_Free_Count);
 8004c62:	bf01      	itttt	eq
 8004c64:	f8d4 3218 	ldreq.w	r3, [r4, #536]	; 0x218
 8004c68:	6123      	streq	r3, [r4, #16]
			fs->last_clust = LD_DWORD(fs->win + FSI_Nxt_Free);
 8004c6a:	f8d4 321c 	ldreq.w	r3, [r4, #540]	; 0x21c
 8004c6e:	60e3      	streq	r3, [r4, #12]
	fs->id = ++Fsid;	/* File system mount ID */
 8004c70:	4a19      	ldr	r2, [pc, #100]	; (8004cd8 <find_volume+0x240>)
	fs->fs_type = fmt;	/* FAT sub-type */
 8004c72:	7026      	strb	r6, [r4, #0]
	fs->id = ++Fsid;	/* File system mount ID */
 8004c74:	8813      	ldrh	r3, [r2, #0]
 8004c76:	3301      	adds	r3, #1
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	8013      	strh	r3, [r2, #0]
 8004c7c:	80e3      	strh	r3, [r4, #6]
	return FR_OK;
 8004c7e:	e72b      	b.n	8004ad8 <find_volume+0x40>
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8004c80:	2002      	movs	r0, #2
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8004c82:	3601      	adds	r6, #1
 8004c84:	2e04      	cmp	r6, #4
 8004c86:	f47f af5e 	bne.w	8004b46 <find_volume+0xae>
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8004c8a:	2803      	cmp	r0, #3
 8004c8c:	d104      	bne.n	8004c98 <find_volume+0x200>
 8004c8e:	e73b      	b.n	8004b08 <find_volume+0x70>
 8004c90:	2803      	cmp	r0, #3
 8004c92:	f43f af39 	beq.w	8004b08 <find_volume+0x70>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8004c96:	b108      	cbz	r0, 8004c9c <find_volume+0x204>
 8004c98:	250d      	movs	r5, #13
 8004c9a:	e71d      	b.n	8004ad8 <find_volume+0x40>
	bsect = 0;
 8004c9c:	462f      	mov	r7, r5
 8004c9e:	e75e      	b.n	8004b5e <find_volume+0xc6>
	fmt = FS_FAT12;
 8004ca0:	2601      	movs	r6, #1
 8004ca2:	e7a3      	b.n	8004bec <find_volume+0x154>
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8004ca4:	f1b8 0f00 	cmp.w	r8, #0
 8004ca8:	d0f6      	beq.n	8004c98 <find_volume+0x200>
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8004caa:	2e02      	cmp	r6, #2
 8004cac:	ea4f 0243 	mov.w	r2, r3, lsl #1
 8004cb0:	bf1a      	itte	ne
 8004cb2:	18d2      	addne	r2, r2, r3
 8004cb4:	f003 0301 	andne.w	r3, r3, #1
 8004cb8:	4613      	moveq	r3, r2
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8004cba:	4470      	add	r0, lr
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8004cbc:	bf18      	it	ne
 8004cbe:	eb03 0352 	addne.w	r3, r3, r2, lsr #1
 8004cc2:	e7a2      	b.n	8004c0a <find_volume+0x172>
	if (vol < 0) return FR_INVALID_DRIVE;
 8004cc4:	250b      	movs	r5, #11
 8004cc6:	e707      	b.n	8004ad8 <find_volume+0x40>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8004cc8:	250c      	movs	r5, #12
 8004cca:	e705      	b.n	8004ad8 <find_volume+0x40>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8004ccc:	2503      	movs	r5, #3
 8004cce:	e703      	b.n	8004ad8 <find_volume+0x40>
 8004cd0:	20000388 	.word	0x20000388
 8004cd4:	41615252 	.word	0x41615252
 8004cd8:	20000390 	.word	0x20000390

08004cdc <sync_fs>:
{
 8004cdc:	b570      	push	{r4, r5, r6, lr}
 8004cde:	4604      	mov	r4, r0
	res = sync_window(fs);
 8004ce0:	f7ff fe94 	bl	8004a0c <sync_window>
 8004ce4:	4605      	mov	r5, r0
	if (res == FR_OK) {
 8004ce6:	bb78      	cbnz	r0, 8004d48 <sync_fs+0x6c>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8004ce8:	7823      	ldrb	r3, [r4, #0]
 8004cea:	2b03      	cmp	r3, #3
 8004cec:	d124      	bne.n	8004d38 <sync_fs+0x5c>
 8004cee:	7963      	ldrb	r3, [r4, #5]
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d121      	bne.n	8004d38 <sync_fs+0x5c>
			mem_set(fs->win, 0, SS(fs));
 8004cf4:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004cf8:	4601      	mov	r1, r0
 8004cfa:	8962      	ldrh	r2, [r4, #10]
 8004cfc:	4630      	mov	r0, r6
 8004cfe:	f7ff fdb9 	bl	8004874 <mem_set>
			ST_WORD(fs->win + BS_55AA, 0xAA55);
 8004d02:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8004d06:	f8a4 222e 	strh.w	r2, [r4, #558]	; 0x22e
			ST_DWORD(fs->win + FSI_LeadSig, 0x41615252);
 8004d0a:	4a10      	ldr	r2, [pc, #64]	; (8004d4c <sync_fs+0x70>)
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8004d0c:	4631      	mov	r1, r6
			ST_DWORD(fs->win + FSI_LeadSig, 0x41615252);
 8004d0e:	6322      	str	r2, [r4, #48]	; 0x30
			ST_DWORD(fs->win + FSI_StrucSig, 0x61417272);
 8004d10:	f102 52ff 	add.w	r2, r2, #534773760	; 0x1fe00000
 8004d14:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8004d18:	3220      	adds	r2, #32
 8004d1a:	f8c4 2214 	str.w	r2, [r4, #532]	; 0x214
			ST_DWORD(fs->win + FSI_Free_Count, fs->free_clust);
 8004d1e:	6922      	ldr	r2, [r4, #16]
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8004d20:	7860      	ldrb	r0, [r4, #1]
			ST_DWORD(fs->win + FSI_Free_Count, fs->free_clust);
 8004d22:	f8c4 2218 	str.w	r2, [r4, #536]	; 0x218
			ST_DWORD(fs->win + FSI_Nxt_Free, fs->last_clust);
 8004d26:	68e2      	ldr	r2, [r4, #12]
 8004d28:	f8c4 221c 	str.w	r2, [r4, #540]	; 0x21c
			fs->winsect = fs->volbase + 1;
 8004d2c:	69e2      	ldr	r2, [r4, #28]
 8004d2e:	3201      	adds	r2, #1
 8004d30:	62e2      	str	r2, [r4, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8004d32:	f7ff fd67 	bl	8004804 <disk_write>
			fs->fsi_flag = 0;
 8004d36:	7165      	strb	r5, [r4, #5]
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8004d38:	2200      	movs	r2, #0
 8004d3a:	7860      	ldrb	r0, [r4, #1]
 8004d3c:	4611      	mov	r1, r2
 8004d3e:	f7ff fd76 	bl	800482e <disk_ioctl>
			res = FR_DISK_ERR;
 8004d42:	3800      	subs	r0, #0
 8004d44:	bf18      	it	ne
 8004d46:	2001      	movne	r0, #1
}
 8004d48:	bd70      	pop	{r4, r5, r6, pc}
 8004d4a:	bf00      	nop
 8004d4c:	41615252 	.word	0x41615252

08004d50 <ld_clust.isra.0>:
	if (fs->fs_type == FS_FAT32)
 8004d50:	2803      	cmp	r0, #3
	cl = LD_WORD(dir + DIR_FstClusLO);
 8004d52:	8b4b      	ldrh	r3, [r1, #26]
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8004d54:	bf04      	itt	eq
 8004d56:	8a8a      	ldrheq	r2, [r1, #20]
 8004d58:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	4770      	bx	lr

08004d60 <clust2sect>:
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004d60:	6943      	ldr	r3, [r0, #20]
	clst -= 2;
 8004d62:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004d64:	3b02      	subs	r3, #2
 8004d66:	428b      	cmp	r3, r1
	return clst * fs->csize + fs->database;
 8004d68:	bf83      	ittte	hi
 8004d6a:	7883      	ldrbhi	r3, [r0, #2]
 8004d6c:	6a80      	ldrhi	r0, [r0, #40]	; 0x28
 8004d6e:	fb01 0003 	mlahi	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004d72:	2000      	movls	r0, #0
}
 8004d74:	4770      	bx	lr

08004d76 <get_fat>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8004d76:	2901      	cmp	r1, #1
{
 8004d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d7a:	4606      	mov	r6, r0
 8004d7c:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8004d7e:	d972      	bls.n	8004e66 <get_fat+0xf0>
 8004d80:	6943      	ldr	r3, [r0, #20]
 8004d82:	428b      	cmp	r3, r1
 8004d84:	d96f      	bls.n	8004e66 <get_fat+0xf0>
		switch (fs->fs_type) {
 8004d86:	7803      	ldrb	r3, [r0, #0]
 8004d88:	2b02      	cmp	r3, #2
 8004d8a:	d032      	beq.n	8004df2 <get_fat+0x7c>
 8004d8c:	2b03      	cmp	r3, #3
 8004d8e:	d048      	beq.n	8004e22 <get_fat+0xac>
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d168      	bne.n	8004e66 <get_fat+0xf0>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004d94:	8943      	ldrh	r3, [r0, #10]
			bc = (UINT)clst; bc += bc / 2;
 8004d96:	eb01 0451 	add.w	r4, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004d9a:	fbb4 f3f3 	udiv	r3, r4, r3
 8004d9e:	6a01      	ldr	r1, [r0, #32]
 8004da0:	4419      	add	r1, r3
 8004da2:	f7ff fe39 	bl	8004a18 <move_window>
 8004da6:	b110      	cbz	r0, 8004dae <get_fat+0x38>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8004da8:	f04f 30ff 	mov.w	r0, #4294967295
}
 8004dac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 8004dae:	8971      	ldrh	r1, [r6, #10]
 8004db0:	1c67      	adds	r7, r4, #1
 8004db2:	fbb4 f3f1 	udiv	r3, r4, r1
 8004db6:	fb01 4413 	mls	r4, r1, r3, r4
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004dba:	fbb7 f1f1 	udiv	r1, r7, r1
 8004dbe:	6a33      	ldr	r3, [r6, #32]
			wc = fs->win[bc++ % SS(fs)];
 8004dc0:	4434      	add	r4, r6
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004dc2:	4630      	mov	r0, r6
 8004dc4:	4419      	add	r1, r3
			wc = fs->win[bc++ % SS(fs)];
 8004dc6:	f894 4030 	ldrb.w	r4, [r4, #48]	; 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004dca:	f7ff fe25 	bl	8004a18 <move_window>
 8004dce:	2800      	cmp	r0, #0
 8004dd0:	d1ea      	bne.n	8004da8 <get_fat+0x32>
			wc |= fs->win[bc % SS(fs)] << 8;
 8004dd2:	8973      	ldrh	r3, [r6, #10]
 8004dd4:	fbb7 f2f3 	udiv	r2, r7, r3
 8004dd8:	fb03 7712 	mls	r7, r3, r2, r7
 8004ddc:	4437      	add	r7, r6
 8004dde:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004de2:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8004de6:	07eb      	lsls	r3, r5, #31
 8004de8:	bf4c      	ite	mi
 8004dea:	0900      	lsrmi	r0, r0, #4
 8004dec:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 8004df0:	e7dc      	b.n	8004dac <get_fat+0x36>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004df2:	8943      	ldrh	r3, [r0, #10]
 8004df4:	085b      	lsrs	r3, r3, #1
 8004df6:	fbb1 f3f3 	udiv	r3, r1, r3
 8004dfa:	6a01      	ldr	r1, [r0, #32]
 8004dfc:	4419      	add	r1, r3
 8004dfe:	f7ff fe0b 	bl	8004a18 <move_window>
 8004e02:	2800      	cmp	r0, #0
 8004e04:	d1d0      	bne.n	8004da8 <get_fat+0x32>
			p = &fs->win[clst * 2 % SS(fs)];
 8004e06:	8973      	ldrh	r3, [r6, #10]
 8004e08:	006d      	lsls	r5, r5, #1
 8004e0a:	fbb5 f2f3 	udiv	r2, r5, r3
 8004e0e:	fb03 5512 	mls	r5, r3, r2, r5
			val = LD_WORD(p);
 8004e12:	4435      	add	r5, r6
 8004e14:	f895 3031 	ldrb.w	r3, [r5, #49]	; 0x31
 8004e18:	f895 0030 	ldrb.w	r0, [r5, #48]	; 0x30
 8004e1c:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
			break;
 8004e20:	e7c4      	b.n	8004dac <get_fat+0x36>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004e22:	8943      	ldrh	r3, [r0, #10]
 8004e24:	089b      	lsrs	r3, r3, #2
 8004e26:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e2a:	6a01      	ldr	r1, [r0, #32]
 8004e2c:	4419      	add	r1, r3
 8004e2e:	f7ff fdf3 	bl	8004a18 <move_window>
 8004e32:	2800      	cmp	r0, #0
 8004e34:	d1b8      	bne.n	8004da8 <get_fat+0x32>
			p = &fs->win[clst * 4 % SS(fs)];
 8004e36:	8973      	ldrh	r3, [r6, #10]
 8004e38:	00ad      	lsls	r5, r5, #2
 8004e3a:	fbb5 f2f3 	udiv	r2, r5, r3
 8004e3e:	fb03 5512 	mls	r5, r3, r2, r5
 8004e42:	f105 0230 	add.w	r2, r5, #48	; 0x30
 8004e46:	4432      	add	r2, r6
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8004e48:	7890      	ldrb	r0, [r2, #2]
 8004e4a:	78d3      	ldrb	r3, [r2, #3]
 8004e4c:	0400      	lsls	r0, r0, #16
 8004e4e:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8004e52:	1973      	adds	r3, r6, r5
 8004e54:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004e58:	4318      	orrs	r0, r3
 8004e5a:	7853      	ldrb	r3, [r2, #1]
 8004e5c:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8004e60:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
			break;
 8004e64:	e7a2      	b.n	8004dac <get_fat+0x36>
		switch (fs->fs_type) {
 8004e66:	2001      	movs	r0, #1
	return val;
 8004e68:	e7a0      	b.n	8004dac <get_fat+0x36>

08004e6a <dir_sdi>:
{
 8004e6a:	b570      	push	{r4, r5, r6, lr}
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8004e6c:	6882      	ldr	r2, [r0, #8]
{
 8004e6e:	4605      	mov	r5, r0
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8004e70:	2a01      	cmp	r2, #1
{
 8004e72:	460c      	mov	r4, r1
	dp->index = (WORD)idx;	/* Current index */
 8004e74:	80c1      	strh	r1, [r0, #6]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8004e76:	d101      	bne.n	8004e7c <dir_sdi+0x12>
		return FR_INT_ERR;
 8004e78:	2002      	movs	r0, #2
}
 8004e7a:	bd70      	pop	{r4, r5, r6, pc}
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8004e7c:	6803      	ldr	r3, [r0, #0]
 8004e7e:	6959      	ldr	r1, [r3, #20]
 8004e80:	4291      	cmp	r1, r2
 8004e82:	d9f9      	bls.n	8004e78 <dir_sdi+0xe>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8004e84:	b9fa      	cbnz	r2, 8004ec6 <dir_sdi+0x5c>
 8004e86:	7819      	ldrb	r1, [r3, #0]
 8004e88:	2903      	cmp	r1, #3
 8004e8a:	d101      	bne.n	8004e90 <dir_sdi+0x26>
		clst = dp->fs->dirbase;
 8004e8c:	6a59      	ldr	r1, [r3, #36]	; 0x24
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8004e8e:	b9d9      	cbnz	r1, 8004ec8 <dir_sdi+0x5e>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8004e90:	8919      	ldrh	r1, [r3, #8]
 8004e92:	42a1      	cmp	r1, r4
 8004e94:	d9f0      	bls.n	8004e78 <dir_sdi+0xe>
		sect = dp->fs->dirbase;
 8004e96:	6a58      	ldr	r0, [r3, #36]	; 0x24
	dp->clust = clst;	/* Current cluster# */
 8004e98:	60ea      	str	r2, [r5, #12]
	if (!sect) return FR_INT_ERR;
 8004e9a:	2800      	cmp	r0, #0
 8004e9c:	d0ec      	beq.n	8004e78 <dir_sdi+0xe>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8004e9e:	6829      	ldr	r1, [r5, #0]
 8004ea0:	894b      	ldrh	r3, [r1, #10]
	dp->dir = dp->fs->win + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8004ea2:	f101 0230 	add.w	r2, r1, #48	; 0x30
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8004ea6:	095b      	lsrs	r3, r3, #5
 8004ea8:	fbb4 f3f3 	udiv	r3, r4, r3
 8004eac:	4418      	add	r0, r3
 8004eae:	6128      	str	r0, [r5, #16]
	dp->dir = dp->fs->win + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8004eb0:	894b      	ldrh	r3, [r1, #10]
	return FR_OK;
 8004eb2:	2000      	movs	r0, #0
	dp->dir = dp->fs->win + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8004eb4:	095b      	lsrs	r3, r3, #5
 8004eb6:	fbb4 f1f3 	udiv	r1, r4, r3
 8004eba:	fb03 4411 	mls	r4, r3, r1, r4
 8004ebe:	eb02 1244 	add.w	r2, r2, r4, lsl #5
 8004ec2:	616a      	str	r2, [r5, #20]
	return FR_OK;
 8004ec4:	e7d9      	b.n	8004e7a <dir_sdi+0x10>
 8004ec6:	4611      	mov	r1, r2
		while (idx >= ic) {	/* Follow cluster chain */
 8004ec8:	460a      	mov	r2, r1
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8004eca:	895e      	ldrh	r6, [r3, #10]
 8004ecc:	789b      	ldrb	r3, [r3, #2]
 8004ece:	0976      	lsrs	r6, r6, #5
 8004ed0:	435e      	muls	r6, r3
		while (idx >= ic) {	/* Follow cluster chain */
 8004ed2:	42b4      	cmp	r4, r6
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8004ed4:	4611      	mov	r1, r2
 8004ed6:	6828      	ldr	r0, [r5, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 8004ed8:	d202      	bcs.n	8004ee0 <dir_sdi+0x76>
		sect = clust2sect(dp->fs, clst);
 8004eda:	f7ff ff41 	bl	8004d60 <clust2sect>
 8004ede:	e7db      	b.n	8004e98 <dir_sdi+0x2e>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8004ee0:	f7ff ff49 	bl	8004d76 <get_fat>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004ee4:	1c43      	adds	r3, r0, #1
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8004ee6:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004ee8:	d007      	beq.n	8004efa <dir_sdi+0x90>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8004eea:	2801      	cmp	r0, #1
 8004eec:	d9c4      	bls.n	8004e78 <dir_sdi+0xe>
 8004eee:	682b      	ldr	r3, [r5, #0]
 8004ef0:	695b      	ldr	r3, [r3, #20]
 8004ef2:	4283      	cmp	r3, r0
 8004ef4:	d9c0      	bls.n	8004e78 <dir_sdi+0xe>
			idx -= ic;
 8004ef6:	1ba4      	subs	r4, r4, r6
 8004ef8:	e7eb      	b.n	8004ed2 <dir_sdi+0x68>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004efa:	2001      	movs	r0, #1
 8004efc:	e7bd      	b.n	8004e7a <dir_sdi+0x10>

08004efe <put_fat>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8004efe:	2901      	cmp	r1, #1
{
 8004f00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f04:	4605      	mov	r5, r0
 8004f06:	460c      	mov	r4, r1
 8004f08:	4616      	mov	r6, r2
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8004f0a:	f240 8088 	bls.w	800501e <put_fat+0x120>
 8004f0e:	6943      	ldr	r3, [r0, #20]
 8004f10:	428b      	cmp	r3, r1
 8004f12:	f240 8084 	bls.w	800501e <put_fat+0x120>
		switch (fs->fs_type) {
 8004f16:	7803      	ldrb	r3, [r0, #0]
 8004f18:	2b02      	cmp	r3, #2
 8004f1a:	d045      	beq.n	8004fa8 <put_fat+0xaa>
 8004f1c:	2b03      	cmp	r3, #3
 8004f1e:	d05b      	beq.n	8004fd8 <put_fat+0xda>
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d17c      	bne.n	800501e <put_fat+0x120>
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004f24:	8943      	ldrh	r3, [r0, #10]
			bc = (UINT)clst; bc += bc / 2;
 8004f26:	eb01 0751 	add.w	r7, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004f2a:	fbb7 f3f3 	udiv	r3, r7, r3
 8004f2e:	6a01      	ldr	r1, [r0, #32]
 8004f30:	4419      	add	r1, r3
 8004f32:	f7ff fd71 	bl	8004a18 <move_window>
			if (res != FR_OK) break;
 8004f36:	bb68      	cbnz	r0, 8004f94 <put_fat+0x96>
			p = &fs->win[bc++ % SS(fs)];
 8004f38:	8969      	ldrh	r1, [r5, #10]
 8004f3a:	f107 0801 	add.w	r8, r7, #1
 8004f3e:	fbb7 f3f1 	udiv	r3, r7, r1
 8004f42:	fb01 7713 	mls	r7, r1, r3, r7
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8004f46:	f014 0401 	ands.w	r4, r4, #1
 8004f4a:	442f      	add	r7, r5
 8004f4c:	bf1f      	itttt	ne
 8004f4e:	f897 2030 	ldrbne.w	r2, [r7, #48]	; 0x30
 8004f52:	0133      	lslne	r3, r6, #4
 8004f54:	f003 03f0 	andne.w	r3, r3, #240	; 0xf0
 8004f58:	f002 020f 	andne.w	r2, r2, #15
 8004f5c:	bf14      	ite	ne
 8004f5e:	4313      	orrne	r3, r2
 8004f60:	b2f3      	uxtbeq	r3, r6
 8004f62:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
			fs->wflag = 1;
 8004f66:	2301      	movs	r3, #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004f68:	fbb8 f1f1 	udiv	r1, r8, r1
			fs->wflag = 1;
 8004f6c:	712b      	strb	r3, [r5, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004f6e:	6a2b      	ldr	r3, [r5, #32]
 8004f70:	4628      	mov	r0, r5
 8004f72:	4419      	add	r1, r3
 8004f74:	f7ff fd50 	bl	8004a18 <move_window>
			if (res != FR_OK) break;
 8004f78:	b960      	cbnz	r0, 8004f94 <put_fat+0x96>
			p = &fs->win[bc % SS(fs)];
 8004f7a:	896b      	ldrh	r3, [r5, #10]
 8004f7c:	fbb8 f2f3 	udiv	r2, r8, r3
 8004f80:	fb03 8312 	mls	r3, r3, r2, r8
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8004f84:	442b      	add	r3, r5
 8004f86:	b13c      	cbz	r4, 8004f98 <put_fat+0x9a>
 8004f88:	f3c6 1607 	ubfx	r6, r6, #4, #8
 8004f8c:	f883 6030 	strb.w	r6, [r3, #48]	; 0x30
			fs->wflag = 1;
 8004f90:	2301      	movs	r3, #1
 8004f92:	712b      	strb	r3, [r5, #4]
}
 8004f94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8004f98:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8004f9c:	f3c6 2603 	ubfx	r6, r6, #8, #4
 8004fa0:	f022 020f 	bic.w	r2, r2, #15
 8004fa4:	4316      	orrs	r6, r2
 8004fa6:	e7f1      	b.n	8004f8c <put_fat+0x8e>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8004fa8:	8943      	ldrh	r3, [r0, #10]
 8004faa:	085b      	lsrs	r3, r3, #1
 8004fac:	fbb1 f3f3 	udiv	r3, r1, r3
 8004fb0:	6a01      	ldr	r1, [r0, #32]
 8004fb2:	4419      	add	r1, r3
 8004fb4:	f7ff fd30 	bl	8004a18 <move_window>
			if (res != FR_OK) break;
 8004fb8:	2800      	cmp	r0, #0
 8004fba:	d1eb      	bne.n	8004f94 <put_fat+0x96>
			p = &fs->win[clst * 2 % SS(fs)];
 8004fbc:	896b      	ldrh	r3, [r5, #10]
 8004fbe:	0064      	lsls	r4, r4, #1
 8004fc0:	fbb4 f2f3 	udiv	r2, r4, r3
 8004fc4:	fb03 4412 	mls	r4, r3, r2, r4
			ST_WORD(p, (WORD)val);
 8004fc8:	442c      	add	r4, r5
 8004fca:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
 8004fce:	f3c6 2607 	ubfx	r6, r6, #8, #8
 8004fd2:	f884 6031 	strb.w	r6, [r4, #49]	; 0x31
			fs->wflag = 1;
 8004fd6:	e7db      	b.n	8004f90 <put_fat+0x92>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8004fd8:	8943      	ldrh	r3, [r0, #10]
 8004fda:	089b      	lsrs	r3, r3, #2
 8004fdc:	fbb1 f3f3 	udiv	r3, r1, r3
 8004fe0:	6a01      	ldr	r1, [r0, #32]
 8004fe2:	4419      	add	r1, r3
 8004fe4:	f7ff fd18 	bl	8004a18 <move_window>
			if (res != FR_OK) break;
 8004fe8:	2800      	cmp	r0, #0
 8004fea:	d1d3      	bne.n	8004f94 <put_fat+0x96>
			p = &fs->win[clst * 4 % SS(fs)];
 8004fec:	896b      	ldrh	r3, [r5, #10]
 8004fee:	00a4      	lsls	r4, r4, #2
 8004ff0:	fbb4 f2f3 	udiv	r2, r4, r3
 8004ff4:	fb03 4412 	mls	r4, r3, r2, r4
 8004ff8:	f104 0230 	add.w	r2, r4, #48	; 0x30
 8004ffc:	442a      	add	r2, r5
			val |= LD_DWORD(p) & 0xF0000000;
 8004ffe:	78d3      	ldrb	r3, [r2, #3]
 8005000:	442c      	add	r4, r5
 8005002:	061b      	lsls	r3, r3, #24
 8005004:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8005008:	4333      	orrs	r3, r6
			ST_DWORD(p, val);
 800500a:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800500e:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
 8005012:	7051      	strb	r1, [r2, #1]
 8005014:	0c19      	lsrs	r1, r3, #16
 8005016:	0e1b      	lsrs	r3, r3, #24
 8005018:	7091      	strb	r1, [r2, #2]
 800501a:	70d3      	strb	r3, [r2, #3]
 800501c:	e7b8      	b.n	8004f90 <put_fat+0x92>
		switch (fs->fs_type) {
 800501e:	2002      	movs	r0, #2
 8005020:	e7b8      	b.n	8004f94 <put_fat+0x96>

08005022 <create_chain>:
{
 8005022:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005024:	4605      	mov	r5, r0
	if (clst == 0) {		/* Create a new chain */
 8005026:	460f      	mov	r7, r1
 8005028:	b971      	cbnz	r1, 8005048 <create_chain+0x26>
		scl = fs->last_clust;			/* Get suggested start point */
 800502a:	68c6      	ldr	r6, [r0, #12]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 800502c:	b1de      	cbz	r6, 8005066 <create_chain+0x44>
 800502e:	6943      	ldr	r3, [r0, #20]
 8005030:	429e      	cmp	r6, r3
 8005032:	bf28      	it	cs
 8005034:	2601      	movcs	r6, #1
 8005036:	4634      	mov	r4, r6
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 8005038:	696b      	ldr	r3, [r5, #20]
		ncl++;							/* Next cluster */
 800503a:	3401      	adds	r4, #1
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 800503c:	42a3      	cmp	r3, r4
 800503e:	d815      	bhi.n	800506c <create_chain+0x4a>
			if (ncl > scl) return 0;	/* No free cluster */
 8005040:	2e01      	cmp	r6, #1
 8005042:	d112      	bne.n	800506a <create_chain+0x48>
 8005044:	2400      	movs	r4, #0
 8005046:	e005      	b.n	8005054 <create_chain+0x32>
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8005048:	f7ff fe95 	bl	8004d76 <get_fat>
		if (cs < 2) return 1;			/* Invalid value */
 800504c:	2801      	cmp	r0, #1
		cs = get_fat(fs, clst);			/* Check the cluster status */
 800504e:	4604      	mov	r4, r0
		if (cs < 2) return 1;			/* Invalid value */
 8005050:	d802      	bhi.n	8005058 <create_chain+0x36>
 8005052:	2401      	movs	r4, #1
}
 8005054:	4620      	mov	r0, r4
 8005056:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8005058:	1c60      	adds	r0, r4, #1
 800505a:	d02f      	beq.n	80050bc <create_chain+0x9a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800505c:	696b      	ldr	r3, [r5, #20]
 800505e:	42a3      	cmp	r3, r4
 8005060:	d8f8      	bhi.n	8005054 <create_chain+0x32>
 8005062:	463e      	mov	r6, r7
 8005064:	e7e7      	b.n	8005036 <create_chain+0x14>
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8005066:	2601      	movs	r6, #1
 8005068:	e7e5      	b.n	8005036 <create_chain+0x14>
			ncl = 2;
 800506a:	2402      	movs	r4, #2
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 800506c:	4621      	mov	r1, r4
 800506e:	4628      	mov	r0, r5
 8005070:	f7ff fe81 	bl	8004d76 <get_fat>
		if (cs == 0) break;				/* Found a free cluster */
 8005074:	b130      	cbz	r0, 8005084 <create_chain+0x62>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8005076:	1c41      	adds	r1, r0, #1
 8005078:	d020      	beq.n	80050bc <create_chain+0x9a>
 800507a:	2801      	cmp	r0, #1
 800507c:	d0e9      	beq.n	8005052 <create_chain+0x30>
		if (ncl == scl) return 0;		/* No free cluster */
 800507e:	42b4      	cmp	r4, r6
 8005080:	d1da      	bne.n	8005038 <create_chain+0x16>
 8005082:	e7df      	b.n	8005044 <create_chain+0x22>
	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8005084:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8005088:	4621      	mov	r1, r4
 800508a:	4628      	mov	r0, r5
 800508c:	f7ff ff37 	bl	8004efe <put_fat>
	if (res == FR_OK && clst != 0) {
 8005090:	b990      	cbnz	r0, 80050b8 <create_chain+0x96>
 8005092:	b957      	cbnz	r7, 80050aa <create_chain+0x88>
		if (fs->free_clust != 0xFFFFFFFF) {
 8005094:	692b      	ldr	r3, [r5, #16]
		fs->last_clust = ncl;			/* Update FSINFO */
 8005096:	60ec      	str	r4, [r5, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
 8005098:	1c5a      	adds	r2, r3, #1
 800509a:	d0db      	beq.n	8005054 <create_chain+0x32>
			fs->free_clust--;
 800509c:	3b01      	subs	r3, #1
 800509e:	612b      	str	r3, [r5, #16]
			fs->fsi_flag |= 1;
 80050a0:	796b      	ldrb	r3, [r5, #5]
 80050a2:	f043 0301 	orr.w	r3, r3, #1
 80050a6:	716b      	strb	r3, [r5, #5]
 80050a8:	e7d4      	b.n	8005054 <create_chain+0x32>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 80050aa:	4622      	mov	r2, r4
 80050ac:	4639      	mov	r1, r7
 80050ae:	4628      	mov	r0, r5
 80050b0:	f7ff ff25 	bl	8004efe <put_fat>
	if (res == FR_OK) {
 80050b4:	2800      	cmp	r0, #0
 80050b6:	d0ed      	beq.n	8005094 <create_chain+0x72>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 80050b8:	2801      	cmp	r0, #1
 80050ba:	d1ca      	bne.n	8005052 <create_chain+0x30>
 80050bc:	f04f 34ff 	mov.w	r4, #4294967295
 80050c0:	e7c8      	b.n	8005054 <create_chain+0x32>

080050c2 <dir_next>:
{
 80050c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	i = dp->index + 1;
 80050c6:	88c6      	ldrh	r6, [r0, #6]
{
 80050c8:	4604      	mov	r4, r0
	i = dp->index + 1;
 80050ca:	3601      	adds	r6, #1
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 80050cc:	b2b3      	uxth	r3, r6
{
 80050ce:	4688      	mov	r8, r1
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 80050d0:	b913      	cbnz	r3, 80050d8 <dir_next+0x16>
		return FR_NO_FILE;
 80050d2:	2004      	movs	r0, #4
}
 80050d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 80050d8:	6903      	ldr	r3, [r0, #16]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d0f9      	beq.n	80050d2 <dir_next+0x10>
	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 80050de:	6800      	ldr	r0, [r0, #0]
 80050e0:	8942      	ldrh	r2, [r0, #10]
 80050e2:	0952      	lsrs	r2, r2, #5
 80050e4:	fbb6 f1f2 	udiv	r1, r6, r2
 80050e8:	fb02 6211 	mls	r2, r2, r1, r6
 80050ec:	b932      	cbnz	r2, 80050fc <dir_next+0x3a>
		if (!dp->clust) {		/* Static table */
 80050ee:	68e1      	ldr	r1, [r4, #12]
		dp->sect++;					/* Next sector */
 80050f0:	3301      	adds	r3, #1
 80050f2:	6123      	str	r3, [r4, #16]
		if (!dp->clust) {		/* Static table */
 80050f4:	b989      	cbnz	r1, 800511a <dir_next+0x58>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 80050f6:	8903      	ldrh	r3, [r0, #8]
 80050f8:	42b3      	cmp	r3, r6
 80050fa:	d9ea      	bls.n	80050d2 <dir_next+0x10>
	dp->dir = dp->fs->win + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 80050fc:	6823      	ldr	r3, [r4, #0]
	dp->index = (WORD)i;	/* Current index */
 80050fe:	80e6      	strh	r6, [r4, #6]
	dp->dir = dp->fs->win + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8005100:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005104:	895b      	ldrh	r3, [r3, #10]
	return FR_OK;
 8005106:	2000      	movs	r0, #0
	dp->dir = dp->fs->win + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8005108:	095b      	lsrs	r3, r3, #5
 800510a:	fbb6 f1f3 	udiv	r1, r6, r3
 800510e:	fb03 6611 	mls	r6, r3, r1, r6
 8005112:	eb02 1246 	add.w	r2, r2, r6, lsl #5
 8005116:	6162      	str	r2, [r4, #20]
	return FR_OK;
 8005118:	e7dc      	b.n	80050d4 <dir_next+0x12>
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800511a:	8947      	ldrh	r7, [r0, #10]
 800511c:	7883      	ldrb	r3, [r0, #2]
 800511e:	097f      	lsrs	r7, r7, #5
 8005120:	fbb6 f7f7 	udiv	r7, r6, r7
 8005124:	3b01      	subs	r3, #1
 8005126:	401f      	ands	r7, r3
 8005128:	d1e8      	bne.n	80050fc <dir_next+0x3a>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800512a:	f7ff fe24 	bl	8004d76 <get_fat>
				if (clst <= 1) return FR_INT_ERR;
 800512e:	2801      	cmp	r0, #1
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8005130:	4605      	mov	r5, r0
				if (clst <= 1) return FR_INT_ERR;
 8005132:	d801      	bhi.n	8005138 <dir_next+0x76>
 8005134:	2002      	movs	r0, #2
 8005136:	e7cd      	b.n	80050d4 <dir_next+0x12>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8005138:	1c42      	adds	r2, r0, #1
 800513a:	d101      	bne.n	8005140 <dir_next+0x7e>
 800513c:	2001      	movs	r0, #1
 800513e:	e7c9      	b.n	80050d4 <dir_next+0x12>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8005140:	6820      	ldr	r0, [r4, #0]
 8005142:	6943      	ldr	r3, [r0, #20]
 8005144:	42ab      	cmp	r3, r5
 8005146:	d826      	bhi.n	8005196 <dir_next+0xd4>
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 8005148:	f1b8 0f00 	cmp.w	r8, #0
 800514c:	d0c1      	beq.n	80050d2 <dir_next+0x10>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 800514e:	68e1      	ldr	r1, [r4, #12]
 8005150:	f7ff ff67 	bl	8005022 <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8005154:	4605      	mov	r5, r0
 8005156:	2800      	cmp	r0, #0
 8005158:	d031      	beq.n	80051be <dir_next+0xfc>
					if (clst == 1) return FR_INT_ERR;
 800515a:	2801      	cmp	r0, #1
 800515c:	d0ea      	beq.n	8005134 <dir_next+0x72>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800515e:	1c43      	adds	r3, r0, #1
 8005160:	d0ec      	beq.n	800513c <dir_next+0x7a>
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 8005162:	6820      	ldr	r0, [r4, #0]
 8005164:	f7ff fc52 	bl	8004a0c <sync_window>
 8005168:	4601      	mov	r1, r0
 800516a:	2800      	cmp	r0, #0
 800516c:	d1e6      	bne.n	800513c <dir_next+0x7a>
					mem_set(dp->fs->win, 0, SS(dp->fs));		/* Clear window buffer */
 800516e:	6820      	ldr	r0, [r4, #0]
						dp->fs->wflag = 1;
 8005170:	f04f 0801 	mov.w	r8, #1
					mem_set(dp->fs->win, 0, SS(dp->fs));		/* Clear window buffer */
 8005174:	8942      	ldrh	r2, [r0, #10]
 8005176:	3030      	adds	r0, #48	; 0x30
 8005178:	f7ff fb7c 	bl	8004874 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 800517c:	6822      	ldr	r2, [r4, #0]
 800517e:	4629      	mov	r1, r5
 8005180:	4610      	mov	r0, r2
 8005182:	f7ff fded 	bl	8004d60 <clust2sect>
 8005186:	62d0      	str	r0, [r2, #44]	; 0x2c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8005188:	6823      	ldr	r3, [r4, #0]
 800518a:	789a      	ldrb	r2, [r3, #2]
 800518c:	42ba      	cmp	r2, r7
 800518e:	d809      	bhi.n	80051a4 <dir_next+0xe2>
					dp->fs->winsect -= c;						/* Rewind window offset */
 8005190:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005192:	1bd2      	subs	r2, r2, r7
 8005194:	62da      	str	r2, [r3, #44]	; 0x2c
				dp->sect = clust2sect(dp->fs, clst);
 8005196:	4629      	mov	r1, r5
 8005198:	6820      	ldr	r0, [r4, #0]
				dp->clust = clst;				/* Initialize data for new cluster */
 800519a:	60e5      	str	r5, [r4, #12]
				dp->sect = clust2sect(dp->fs, clst);
 800519c:	f7ff fde0 	bl	8004d60 <clust2sect>
 80051a0:	6120      	str	r0, [r4, #16]
 80051a2:	e7ab      	b.n	80050fc <dir_next+0x3a>
						dp->fs->wflag = 1;
 80051a4:	f883 8004 	strb.w	r8, [r3, #4]
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 80051a8:	6820      	ldr	r0, [r4, #0]
 80051aa:	f7ff fc2f 	bl	8004a0c <sync_window>
 80051ae:	2800      	cmp	r0, #0
 80051b0:	d1c4      	bne.n	800513c <dir_next+0x7a>
						dp->fs->winsect++;
 80051b2:	6822      	ldr	r2, [r4, #0]
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80051b4:	3701      	adds	r7, #1
						dp->fs->winsect++;
 80051b6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80051b8:	3301      	adds	r3, #1
 80051ba:	62d3      	str	r3, [r2, #44]	; 0x2c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80051bc:	e7e4      	b.n	8005188 <dir_next+0xc6>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80051be:	2007      	movs	r0, #7
 80051c0:	e788      	b.n	80050d4 <dir_next+0x12>
	...

080051c4 <dir_find>:
{
 80051c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80051c8:	2100      	movs	r1, #0
{
 80051ca:	b085      	sub	sp, #20
 80051cc:	4606      	mov	r6, r0
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80051ce:	f7ff fe4c 	bl	8004e6a <dir_sdi>
	if (res != FR_OK) return res;
 80051d2:	4607      	mov	r7, r0
 80051d4:	2800      	cmp	r0, #0
 80051d6:	d16a      	bne.n	80052ae <dir_find+0xea>
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 80051d8:	f04f 09ff 	mov.w	r9, #255	; 0xff
 80051dc:	f64f 7aff 	movw	sl, #65535	; 0xffff
 80051e0:	464c      	mov	r4, r9
 80051e2:	f8a6 a020 	strh.w	sl, [r6, #32]
		res = move_window(dp->fs, dp->sect);
 80051e6:	6931      	ldr	r1, [r6, #16]
 80051e8:	6830      	ldr	r0, [r6, #0]
 80051ea:	f7ff fc15 	bl	8004a18 <move_window>
		if (res != FR_OK) break;
 80051ee:	4607      	mov	r7, r0
 80051f0:	2800      	cmp	r0, #0
 80051f2:	d15c      	bne.n	80052ae <dir_find+0xea>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 80051f4:	6975      	ldr	r5, [r6, #20]
		c = dir[DIR_Name];
 80051f6:	782a      	ldrb	r2, [r5, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80051f8:	2a00      	cmp	r2, #0
 80051fa:	d079      	beq.n	80052f0 <dir_find+0x12c>
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80051fc:	2ae5      	cmp	r2, #229	; 0xe5
		a = dir[DIR_Attr] & AM_MASK;
 80051fe:	7ae9      	ldrb	r1, [r5, #11]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8005200:	d005      	beq.n	800520e <dir_find+0x4a>
		a = dir[DIR_Attr] & AM_MASK;
 8005202:	f001 033f 	and.w	r3, r1, #63	; 0x3f
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8005206:	0709      	lsls	r1, r1, #28
 8005208:	d504      	bpl.n	8005214 <dir_find+0x50>
 800520a:	2b0f      	cmp	r3, #15
 800520c:	d004      	beq.n	8005218 <dir_find+0x54>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800520e:	f8a6 a020 	strh.w	sl, [r6, #32]
 8005212:	e052      	b.n	80052ba <dir_find+0xf6>
			if (a == AM_LFN) {			/* An LFN entry is found */
 8005214:	2b0f      	cmp	r3, #15
 8005216:	d155      	bne.n	80052c4 <dir_find+0x100>
				if (dp->lfn) {
 8005218:	69f3      	ldr	r3, [r6, #28]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d040      	beq.n	80052a0 <dir_find+0xdc>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800521e:	0650      	lsls	r0, r2, #25
 8005220:	d549      	bpl.n	80052b6 <dir_find+0xf2>
						c &= ~LLEF; ord = c;	/* LFN start order */
 8005222:	f002 04bf 	and.w	r4, r2, #191	; 0xbf
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 8005226:	88f2      	ldrh	r2, [r6, #6]
						sum = dir[LDIR_Chksum];
 8005228:	f895 900d 	ldrb.w	r9, [r5, #13]
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 800522c:	8432      	strh	r2, [r6, #32]
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 800522e:	7b6a      	ldrb	r2, [r5, #13]
 8005230:	454a      	cmp	r2, r9
 8005232:	d142      	bne.n	80052ba <dir_find+0xf6>
	if (LD_WORD(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8005234:	8b6a      	ldrh	r2, [r5, #26]
 8005236:	2a00      	cmp	r2, #0
 8005238:	d13f      	bne.n	80052ba <dir_find+0xf6>
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800523a:	220d      	movs	r2, #13
 800523c:	782f      	ldrb	r7, [r5, #0]
 800523e:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 80052f4 <dir_find+0x130>
 8005242:	f007 073f 	and.w	r7, r7, #63	; 0x3f
 8005246:	3f01      	subs	r7, #1
 8005248:	4357      	muls	r7, r2
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800524a:	2201      	movs	r2, #1
		uc = LD_WORD(dir + LfnOfs[s]);		/* Pick an LFN character */
 800524c:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8005250:	1868      	adds	r0, r5, r1
 8005252:	7840      	ldrb	r0, [r0, #1]
 8005254:	f815 8001 	ldrb.w	r8, [r5, r1]
 8005258:	ea48 2800 	orr.w	r8, r8, r0, lsl #8
		if (wc) {
 800525c:	b37a      	cbz	r2, 80052be <dir_find+0xfa>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 800525e:	2ffe      	cmp	r7, #254	; 0xfe
 8005260:	9301      	str	r3, [sp, #4]
 8005262:	d82a      	bhi.n	80052ba <dir_find+0xf6>
 8005264:	4640      	mov	r0, r8
 8005266:	f001 f9a7 	bl	80065b8 <ff_wtoupper>
 800526a:	9b01      	ldr	r3, [sp, #4]
 800526c:	9003      	str	r0, [sp, #12]
 800526e:	1c79      	adds	r1, r7, #1
 8005270:	f833 0017 	ldrh.w	r0, [r3, r7, lsl #1]
 8005274:	9102      	str	r1, [sp, #8]
 8005276:	f001 f99f 	bl	80065b8 <ff_wtoupper>
 800527a:	9a03      	ldr	r2, [sp, #12]
 800527c:	4282      	cmp	r2, r0
 800527e:	d11c      	bne.n	80052ba <dir_find+0xf6>
 8005280:	9902      	ldr	r1, [sp, #8]
		uc = LD_WORD(dir + LfnOfs[s]);		/* Pick an LFN character */
 8005282:	4642      	mov	r2, r8
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 8005284:	460f      	mov	r7, r1
 8005286:	9b01      	ldr	r3, [sp, #4]
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005288:	491b      	ldr	r1, [pc, #108]	; (80052f8 <dir_find+0x134>)
 800528a:	4559      	cmp	r1, fp
 800528c:	d1de      	bne.n	800524c <dir_find+0x88>
	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 800528e:	7829      	ldrb	r1, [r5, #0]
 8005290:	0649      	lsls	r1, r1, #25
 8005292:	d503      	bpl.n	800529c <dir_find+0xd8>
 8005294:	b112      	cbz	r2, 800529c <dir_find+0xd8>
 8005296:	f833 3017 	ldrh.w	r3, [r3, r7, lsl #1]
 800529a:	b973      	cbnz	r3, 80052ba <dir_find+0xf6>
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 800529c:	3c01      	subs	r4, #1
 800529e:	b2e4      	uxtb	r4, r4
		res = dir_next(dp, 0);		/* Next entry */
 80052a0:	2100      	movs	r1, #0
 80052a2:	4630      	mov	r0, r6
 80052a4:	f7ff ff0d 	bl	80050c2 <dir_next>
	} while (res == FR_OK);
 80052a8:	4607      	mov	r7, r0
 80052aa:	2800      	cmp	r0, #0
 80052ac:	d09b      	beq.n	80051e6 <dir_find+0x22>
}
 80052ae:	4638      	mov	r0, r7
 80052b0:	b005      	add	sp, #20
 80052b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 80052b6:	42a2      	cmp	r2, r4
 80052b8:	d0b9      	beq.n	800522e <dir_find+0x6a>
 80052ba:	24ff      	movs	r4, #255	; 0xff
 80052bc:	e7f0      	b.n	80052a0 <dir_find+0xdc>
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80052be:	45d0      	cmp	r8, sl
 80052c0:	d0e2      	beq.n	8005288 <dir_find+0xc4>
 80052c2:	e7fa      	b.n	80052ba <dir_find+0xf6>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 80052c4:	b924      	cbnz	r4, 80052d0 <dir_find+0x10c>
 80052c6:	4628      	mov	r0, r5
 80052c8:	f7ff fadb 	bl	8004882 <sum_sfn>
 80052cc:	4548      	cmp	r0, r9
 80052ce:	d0ee      	beq.n	80052ae <dir_find+0xea>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 80052d0:	69b3      	ldr	r3, [r6, #24]
 80052d2:	7adf      	ldrb	r7, [r3, #11]
 80052d4:	f017 0701 	ands.w	r7, r7, #1
 80052d8:	d199      	bne.n	800520e <dir_find+0x4a>
 80052da:	f105 000b 	add.w	r0, r5, #11
	while (cnt-- && (r = *d++ - *s++) == 0) ;
 80052de:	4285      	cmp	r5, r0
 80052e0:	d0e5      	beq.n	80052ae <dir_find+0xea>
 80052e2:	f815 1b01 	ldrb.w	r1, [r5], #1
 80052e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80052ea:	4291      	cmp	r1, r2
 80052ec:	d0f7      	beq.n	80052de <dir_find+0x11a>
 80052ee:	e78e      	b.n	800520e <dir_find+0x4a>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80052f0:	2704      	movs	r7, #4
 80052f2:	e7dc      	b.n	80052ae <dir_find+0xea>
 80052f4:	08010761 	.word	0x08010761
 80052f8:	0801076e 	.word	0x0801076e

080052fc <follow_path>:
{
 80052fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8005300:	780b      	ldrb	r3, [r1, #0]
{
 8005302:	4607      	mov	r7, r0
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8005304:	2b2f      	cmp	r3, #47	; 0x2f
{
 8005306:	4688      	mov	r8, r1
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8005308:	d001      	beq.n	800530e <follow_path+0x12>
 800530a:	2b5c      	cmp	r3, #92	; 0x5c
 800530c:	d101      	bne.n	8005312 <follow_path+0x16>
		path++;
 800530e:	f108 0801 	add.w	r8, r8, #1
	dp->sclust = 0;							/* Always start from the root directory */
 8005312:	2300      	movs	r3, #0
 8005314:	60bb      	str	r3, [r7, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8005316:	f898 3000 	ldrb.w	r3, [r8]
 800531a:	2b1f      	cmp	r3, #31
 800531c:	f200 80ed 	bhi.w	80054fa <follow_path+0x1fe>
		res = dir_sdi(dp, 0);
 8005320:	2100      	movs	r1, #0
 8005322:	4638      	mov	r0, r7
 8005324:	f7ff fda1 	bl	8004e6a <dir_sdi>
		dp->dir = 0;
 8005328:	2300      	movs	r3, #0
 800532a:	617b      	str	r3, [r7, #20]
}
 800532c:	b003      	add	sp, #12
 800532e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		w = p[si++];					/* Get a character */
 8005332:	46c1      	mov	r9, r8
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8005334:	2101      	movs	r1, #1
 8005336:	4620      	mov	r0, r4
 8005338:	f001 f91a 	bl	8006570 <ff_convert>
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800533c:	2800      	cmp	r0, #0
 800533e:	f000 810f 	beq.w	8005560 <follow_path+0x264>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 8005342:	287f      	cmp	r0, #127	; 0x7f
 8005344:	d806      	bhi.n	8005354 <follow_path+0x58>
 8005346:	4995      	ldr	r1, [pc, #596]	; (800559c <follow_path+0x2a0>)
	while (*str && *str != chr) str++;
 8005348:	f811 2b01 	ldrb.w	r2, [r1], #1
 800534c:	b112      	cbz	r2, 8005354 <follow_path+0x58>
 800534e:	4282      	cmp	r2, r0
 8005350:	d1fa      	bne.n	8005348 <follow_path+0x4c>
 8005352:	e105      	b.n	8005560 <follow_path+0x264>
		lfn[di++] = w;					/* Store the Unicode character */
 8005354:	f82b 0015 	strh.w	r0, [fp, r5, lsl #1]
	for (;;) {
 8005358:	3501      	adds	r5, #1
		w = p[si++];					/* Get a character */
 800535a:	e0db      	b.n	8005514 <follow_path+0x218>
	*path = &p[si];						/* Return pointer to the next segment */
 800535c:	44b0      	add	r8, r6
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800535e:	f1ab 0602 	sub.w	r6, fp, #2
 8005362:	2d00      	cmp	r5, #0
 8005364:	f000 80fc 	beq.w	8005560 <follow_path+0x264>
		w = lfn[di - 1];
 8005368:	f836 2015 	ldrh.w	r2, [r6, r5, lsl #1]
		if (w != ' ' && w != '.') break;
 800536c:	2a20      	cmp	r2, #32
 800536e:	d002      	beq.n	8005376 <follow_path+0x7a>
 8005370:	2a2e      	cmp	r2, #46	; 0x2e
 8005372:	f040 80f9 	bne.w	8005568 <follow_path+0x26c>
		di--;
 8005376:	3d01      	subs	r5, #1
 8005378:	e7f3      	b.n	8005362 <follow_path+0x66>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800537a:	3101      	adds	r1, #1
 800537c:	f83b 2011 	ldrh.w	r2, [fp, r1, lsl #1]
 8005380:	2a20      	cmp	r2, #32
 8005382:	d0fa      	beq.n	800537a <follow_path+0x7e>
 8005384:	2a2e      	cmp	r2, #46	; 0x2e
 8005386:	d0f8      	beq.n	800537a <follow_path+0x7e>
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8005388:	2c1f      	cmp	r4, #31
 800538a:	bf8c      	ite	hi
 800538c:	2400      	movhi	r4, #0
 800538e:	2401      	movls	r4, #1
 8005390:	00a4      	lsls	r4, r4, #2
	if (si) cf |= NS_LOSS | NS_LFN;
 8005392:	b109      	cbz	r1, 8005398 <follow_path+0x9c>
 8005394:	f044 0403 	orr.w	r4, r4, #3
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8005398:	f836 2015 	ldrh.w	r2, [r6, r5, lsl #1]
 800539c:	2a2e      	cmp	r2, #46	; 0x2e
 800539e:	d001      	beq.n	80053a4 <follow_path+0xa8>
 80053a0:	3d01      	subs	r5, #1
 80053a2:	d1f9      	bne.n	8005398 <follow_path+0x9c>
		dp->fn[i++] = (BYTE)w;
 80053a4:	f04f 0900 	mov.w	r9, #0
 80053a8:	f04f 0a08 	mov.w	sl, #8
 80053ac:	464e      	mov	r6, r9
		w = lfn[si++];					/* Get an LFN character */
 80053ae:	f83b 0011 	ldrh.w	r0, [fp, r1, lsl #1]
 80053b2:	1c4a      	adds	r2, r1, #1
		if (!w) break;					/* Break on end of the LFN */
 80053b4:	b1d0      	cbz	r0, 80053ec <follow_path+0xf0>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80053b6:	2820      	cmp	r0, #32
 80053b8:	d003      	beq.n	80053c2 <follow_path+0xc6>
 80053ba:	282e      	cmp	r0, #46	; 0x2e
 80053bc:	d106      	bne.n	80053cc <follow_path+0xd0>
 80053be:	42aa      	cmp	r2, r5
 80053c0:	d008      	beq.n	80053d4 <follow_path+0xd8>
			cf |= NS_LOSS | NS_LFN; continue;
 80053c2:	f044 0403 	orr.w	r4, r4, #3
 80053c6:	b2e4      	uxtb	r4, r4
		dp->fn[i++] = (BYTE)w;
 80053c8:	4611      	mov	r1, r2
 80053ca:	e7f0      	b.n	80053ae <follow_path+0xb2>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80053cc:	45d1      	cmp	r9, sl
 80053ce:	d205      	bcs.n	80053dc <follow_path+0xe0>
 80053d0:	42aa      	cmp	r2, r5
 80053d2:	d14e      	bne.n	8005472 <follow_path+0x176>
			if (ni == 11) {				/* Long extension */
 80053d4:	f1ba 0f0b 	cmp.w	sl, #11
 80053d8:	d143      	bne.n	8005462 <follow_path+0x166>
 80053da:	e002      	b.n	80053e2 <follow_path+0xe6>
 80053dc:	f1ba 0f0b 	cmp.w	sl, #11
 80053e0:	d139      	bne.n	8005456 <follow_path+0x15a>
				cf |= NS_LOSS | NS_LFN; break;
 80053e2:	f04f 0a0b 	mov.w	sl, #11
 80053e6:	f044 0403 	orr.w	r4, r4, #3
 80053ea:	b2e4      	uxtb	r4, r4
	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80053ec:	69bb      	ldr	r3, [r7, #24]
 80053ee:	781a      	ldrb	r2, [r3, #0]
 80053f0:	2ae5      	cmp	r2, #229	; 0xe5
 80053f2:	bf04      	itt	eq
 80053f4:	2205      	moveq	r2, #5
 80053f6:	701a      	strbeq	r2, [r3, #0]
	if (ni == 8) b <<= 2;
 80053f8:	f1ba 0f08 	cmp.w	sl, #8
 80053fc:	bf04      	itt	eq
 80053fe:	00b6      	lsleq	r6, r6, #2
 8005400:	b2f6      	uxtbeq	r6, r6
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 8005402:	f006 030c 	and.w	r3, r6, #12
 8005406:	2b0c      	cmp	r3, #12
 8005408:	d003      	beq.n	8005412 <follow_path+0x116>
 800540a:	f006 0203 	and.w	r2, r6, #3
 800540e:	2a03      	cmp	r2, #3
 8005410:	d102      	bne.n	8005418 <follow_path+0x11c>
		cf |= NS_LFN;
 8005412:	f044 0402 	orr.w	r4, r4, #2
 8005416:	b2e4      	uxtb	r4, r4
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8005418:	07a1      	lsls	r1, r4, #30
 800541a:	d40b      	bmi.n	8005434 <follow_path+0x138>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800541c:	f006 0603 	and.w	r6, r6, #3
 8005420:	2e01      	cmp	r6, #1
 8005422:	bf04      	itt	eq
 8005424:	f044 0410 	orreq.w	r4, r4, #16
 8005428:	b2e4      	uxtbeq	r4, r4
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800542a:	2b04      	cmp	r3, #4
 800542c:	bf04      	itt	eq
 800542e:	f044 0408 	orreq.w	r4, r4, #8
 8005432:	b2e4      	uxtbeq	r4, r4
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8005434:	69bb      	ldr	r3, [r7, #24]
			res = dir_find(dp);				/* Find an object with the sagment name */
 8005436:	4638      	mov	r0, r7
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8005438:	72dc      	strb	r4, [r3, #11]
			res = dir_find(dp);				/* Find an object with the sagment name */
 800543a:	f7ff fec3 	bl	80051c4 <dir_find>
			ns = dp->fn[NSFLAG];
 800543e:	69bb      	ldr	r3, [r7, #24]
 8005440:	7adb      	ldrb	r3, [r3, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8005442:	2800      	cmp	r0, #0
 8005444:	d04d      	beq.n	80054e2 <follow_path+0x1e6>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8005446:	2804      	cmp	r0, #4
 8005448:	f47f af70 	bne.w	800532c <follow_path+0x30>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800544c:	f013 0f04 	tst.w	r3, #4
 8005450:	bf08      	it	eq
 8005452:	2005      	moveq	r0, #5
 8005454:	e76a      	b.n	800532c <follow_path+0x30>
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8005456:	42aa      	cmp	r2, r5
 8005458:	d003      	beq.n	8005462 <follow_path+0x166>
 800545a:	f044 0403 	orr.w	r4, r4, #3
 800545e:	b2e4      	uxtb	r4, r4
			if (si > di) break;			/* No extension */
 8005460:	d8c4      	bhi.n	80053ec <follow_path+0xf0>
			b <<= 2; continue;
 8005462:	00b6      	lsls	r6, r6, #2
 8005464:	462a      	mov	r2, r5
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8005466:	f04f 0a0b 	mov.w	sl, #11
 800546a:	f04f 0908 	mov.w	r9, #8
			b <<= 2; continue;
 800546e:	b2f6      	uxtb	r6, r6
 8005470:	e7aa      	b.n	80053c8 <follow_path+0xcc>
		if (w >= 0x80) {				/* Non ASCII character */
 8005472:	287f      	cmp	r0, #127	; 0x7f
 8005474:	d930      	bls.n	80054d8 <follow_path+0x1dc>
 8005476:	9201      	str	r2, [sp, #4]
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
 8005478:	f001 f89e 	bl	80065b8 <ff_wtoupper>
 800547c:	2100      	movs	r1, #0
 800547e:	f001 f877 	bl	8006570 <ff_convert>
			cf |= NS_LFN;				/* Force create LFN entry */
 8005482:	f044 0c02 	orr.w	ip, r4, #2
		if (_DF1S && w >= 0x100) {		/* Is this DBC? (always false at SBCS cfg) */
 8005486:	28ff      	cmp	r0, #255	; 0xff
 8005488:	9a01      	ldr	r2, [sp, #4]
			cf |= NS_LFN;				/* Force create LFN entry */
 800548a:	fa5f fc8c 	uxtb.w	ip, ip
		if (_DF1S && w >= 0x100) {		/* Is this DBC? (always false at SBCS cfg) */
 800548e:	d915      	bls.n	80054bc <follow_path+0x1c0>
			if (i >= ni - 1) {
 8005490:	f10a 31ff 	add.w	r1, sl, #4294967295
 8005494:	4589      	cmp	r9, r1
 8005496:	d304      	bcc.n	80054a2 <follow_path+0x1a6>
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
 8005498:	f044 0403 	orr.w	r4, r4, #3
 800549c:	46d1      	mov	r9, sl
 800549e:	b2e4      	uxtb	r4, r4
 80054a0:	e792      	b.n	80053c8 <follow_path+0xcc>
			dp->fn[i++] = (BYTE)(w >> 8);
 80054a2:	69b9      	ldr	r1, [r7, #24]
 80054a4:	0a04      	lsrs	r4, r0, #8
 80054a6:	f801 4009 	strb.w	r4, [r1, r9]
 80054aa:	f109 0901 	add.w	r9, r9, #1
		dp->fn[i++] = (BYTE)w;
 80054ae:	69b9      	ldr	r1, [r7, #24]
 80054b0:	4664      	mov	r4, ip
 80054b2:	f801 0009 	strb.w	r0, [r1, r9]
 80054b6:	f109 0901 	add.w	r9, r9, #1
 80054ba:	e785      	b.n	80053c8 <follow_path+0xcc>
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80054bc:	b130      	cbz	r0, 80054cc <follow_path+0x1d0>
	while (*str && *str != chr) str++;
 80054be:	4c38      	ldr	r4, [pc, #224]	; (80055a0 <follow_path+0x2a4>)
 80054c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054c4:	2900      	cmp	r1, #0
 80054c6:	d05a      	beq.n	800557e <follow_path+0x282>
 80054c8:	4281      	cmp	r1, r0
 80054ca:	d1f9      	bne.n	80054c0 <follow_path+0x1c4>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80054cc:	f04c 0c03 	orr.w	ip, ip, #3
 80054d0:	205f      	movs	r0, #95	; 0x5f
 80054d2:	fa5f fc8c 	uxtb.w	ip, ip
 80054d6:	e7ea      	b.n	80054ae <follow_path+0x1b2>
 80054d8:	46a4      	mov	ip, r4
 80054da:	e7f0      	b.n	80054be <follow_path+0x1c2>
					b |= 2;
 80054dc:	f046 0602 	orr.w	r6, r6, #2
 80054e0:	e7e5      	b.n	80054ae <follow_path+0x1b2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80054e2:	075a      	lsls	r2, r3, #29
 80054e4:	f53f af22 	bmi.w	800532c <follow_path+0x30>
			dir = dp->dir;						/* Follow the sub-directory */
 80054e8:	6979      	ldr	r1, [r7, #20]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 80054ea:	7acb      	ldrb	r3, [r1, #11]
 80054ec:	06db      	lsls	r3, r3, #27
 80054ee:	d539      	bpl.n	8005564 <follow_path+0x268>
			dp->sclust = ld_clust(dp->fs, dir);
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	7818      	ldrb	r0, [r3, #0]
 80054f4:	f7ff fc2c 	bl	8004d50 <ld_clust.isra.0>
 80054f8:	60b8      	str	r0, [r7, #8]
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 80054fa:	f898 3000 	ldrb.w	r3, [r8]
 80054fe:	4646      	mov	r6, r8
 8005500:	2b2f      	cmp	r3, #47	; 0x2f
 8005502:	f108 0801 	add.w	r8, r8, #1
 8005506:	d0f8      	beq.n	80054fa <follow_path+0x1fe>
 8005508:	2b5c      	cmp	r3, #92	; 0x5c
 800550a:	d0f6      	beq.n	80054fa <follow_path+0x1fe>
	lfn = dp->lfn;
 800550c:	2500      	movs	r5, #0
	si = di = 0;
 800550e:	46a9      	mov	r9, r5
	lfn = dp->lfn;
 8005510:	f8d7 b01c 	ldr.w	fp, [r7, #28]
		w = p[si++];					/* Get a character */
 8005514:	f816 2009 	ldrb.w	r2, [r6, r9]
 8005518:	f109 0801 	add.w	r8, r9, #1
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 800551c:	2a1f      	cmp	r2, #31
		w = p[si++];					/* Get a character */
 800551e:	4614      	mov	r4, r2
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 8005520:	f67f af1c 	bls.w	800535c <follow_path+0x60>
 8005524:	2a2f      	cmp	r2, #47	; 0x2f
 8005526:	f43f af19 	beq.w	800535c <follow_path+0x60>
 800552a:	2a5c      	cmp	r2, #92	; 0x5c
 800552c:	f43f af16 	beq.w	800535c <follow_path+0x60>
		if (di >= _MAX_LFN)				/* Reject too long name */
 8005530:	2dff      	cmp	r5, #255	; 0xff
 8005532:	d015      	beq.n	8005560 <follow_path+0x264>
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
 8005534:	327f      	adds	r2, #127	; 0x7f
 8005536:	b2d2      	uxtb	r2, r2
 8005538:	2a7d      	cmp	r2, #125	; 0x7d
 800553a:	f63f aefa 	bhi.w	8005332 <follow_path+0x36>
			b = (BYTE)p[si++];			/* Get 2nd byte */
 800553e:	f816 2008 	ldrb.w	r2, [r6, r8]
 8005542:	f109 0902 	add.w	r9, r9, #2
			if (!IsDBCS2(b))
 8005546:	f1a2 0140 	sub.w	r1, r2, #64	; 0x40
			w = (w << 8) + b;			/* Create a DBC */
 800554a:	eb02 2404 	add.w	r4, r2, r4, lsl #8
			if (!IsDBCS2(b))
 800554e:	293e      	cmp	r1, #62	; 0x3e
			w = (w << 8) + b;			/* Create a DBC */
 8005550:	b2a4      	uxth	r4, r4
			if (!IsDBCS2(b))
 8005552:	f67f aeef 	bls.w	8005334 <follow_path+0x38>
 8005556:	f082 0280 	eor.w	r2, r2, #128	; 0x80
 800555a:	2a7e      	cmp	r2, #126	; 0x7e
 800555c:	f67f aeea 	bls.w	8005334 <follow_path+0x38>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8005560:	2006      	movs	r0, #6
	return res;
 8005562:	e6e3      	b.n	800532c <follow_path+0x30>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8005564:	2005      	movs	r0, #5
 8005566:	e6e1      	b.n	800532c <follow_path+0x30>
	lfn[di] = 0;						/* LFN is created */
 8005568:	f04f 0300 	mov.w	r3, #0
 800556c:	f82b 3015 	strh.w	r3, [fp, r5, lsl #1]
	mem_set(dp->fn, ' ', 11);
 8005570:	2120      	movs	r1, #32
 8005572:	220b      	movs	r2, #11
 8005574:	69b8      	ldr	r0, [r7, #24]
 8005576:	f7ff f97d 	bl	8004874 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800557a:	2100      	movs	r1, #0
 800557c:	e6fe      	b.n	800537c <follow_path+0x80>
				if (IsUpper(w)) {		/* ASCII large capital */
 800557e:	f1a0 0141 	sub.w	r1, r0, #65	; 0x41
 8005582:	b289      	uxth	r1, r1
 8005584:	2919      	cmp	r1, #25
 8005586:	d9a9      	bls.n	80054dc <follow_path+0x1e0>
					if (IsLower(w)) {	/* ASCII small capital */
 8005588:	f1a0 0161 	sub.w	r1, r0, #97	; 0x61
 800558c:	b289      	uxth	r1, r1
 800558e:	2919      	cmp	r1, #25
						b |= 1; w -= 0x20;
 8005590:	bf9e      	ittt	ls
 8005592:	3820      	subls	r0, #32
 8005594:	f046 0601 	orrls.w	r6, r6, #1
 8005598:	b280      	uxthls	r0, r0
 800559a:	e788      	b.n	80054ae <follow_path+0x1b2>
 800559c:	0801071d 	.word	0x0801071d
 80055a0:	08010726 	.word	0x08010726

080055a4 <dir_register>:
	mem_cpy(sn, fn, 12);
 80055a4:	220c      	movs	r2, #12
{
 80055a6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055aa:	b087      	sub	sp, #28
	fn = dp->fn; lfn = dp->lfn;
 80055ac:	e9d0 6706 	ldrd	r6, r7, [r0, #24]
{
 80055b0:	4605      	mov	r5, r0
	mem_cpy(sn, fn, 12);
 80055b2:	4631      	mov	r1, r6
 80055b4:	eb0d 0002 	add.w	r0, sp, r2
 80055b8:	f7ff f952 	bl	8004860 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80055bc:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80055c0:	07db      	lsls	r3, r3, #31
 80055c2:	f140 808e 	bpl.w	80056e2 <dir_register+0x13e>
		fn[NSFLAG] = 0; dp->lfn = 0;			/* Find only SFN */
 80055c6:	2300      	movs	r3, #0
		for (n = 1; n < 100; n++) {
 80055c8:	f04f 0901 	mov.w	r9, #1
				if (sr & 0x10000) sr ^= 0x11021;
 80055cc:	f8df 8230 	ldr.w	r8, [pc, #560]	; 8005800 <dir_register+0x25c>
		fn[NSFLAG] = 0; dp->lfn = 0;			/* Find only SFN */
 80055d0:	72f3      	strb	r3, [r6, #11]
 80055d2:	61eb      	str	r3, [r5, #28]
	mem_cpy(dst, src, 11);
 80055d4:	220b      	movs	r2, #11
 80055d6:	4630      	mov	r0, r6
 80055d8:	a903      	add	r1, sp, #12
 80055da:	f7ff f941 	bl	8004860 <mem_cpy>
	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 80055de:	f1b9 0f05 	cmp.w	r9, #5
 80055e2:	d954      	bls.n	800568e <dir_register+0xea>
 80055e4:	464b      	mov	r3, r9
 80055e6:	1eb8      	subs	r0, r7, #2
		while (*lfn) {	/* Create a CRC */
 80055e8:	f830 2f02 	ldrh.w	r2, [r0, #2]!
 80055ec:	2a00      	cmp	r2, #0
 80055ee:	d140      	bne.n	8005672 <dir_register+0xce>
 80055f0:	2107      	movs	r1, #7
 80055f2:	ac03      	add	r4, sp, #12
		c = (seq % 16) + '0';
 80055f4:	f003 020f 	and.w	r2, r3, #15
 80055f8:	f102 0030 	add.w	r0, r2, #48	; 0x30
		if (c > '9') c += 7;
 80055fc:	2839      	cmp	r0, #57	; 0x39
 80055fe:	bf88      	it	hi
 8005600:	f102 0037 	addhi.w	r0, r2, #55	; 0x37
	} while (seq);
 8005604:	2b0f      	cmp	r3, #15
		ns[i--] = c;
 8005606:	f804 0d01 	strb.w	r0, [r4, #-1]!
 800560a:	f101 32ff 	add.w	r2, r1, #4294967295
		seq /= 16;
 800560e:	ea4f 1013 	mov.w	r0, r3, lsr #4
	} while (seq);
 8005612:	d83e      	bhi.n	8005692 <dir_register+0xee>
	ns[i] = '~';
 8005614:	207e      	movs	r0, #126	; 0x7e
 8005616:	f102 0318 	add.w	r3, r2, #24
 800561a:	446b      	add	r3, sp
 800561c:	f803 0c14 	strb.w	r0, [r3, #-20]
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8005620:	2300      	movs	r3, #0
			if (j == i - 1) break;
 8005622:	1e8c      	subs	r4, r1, #2
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8005624:	429a      	cmp	r2, r3
 8005626:	eb06 0003 	add.w	r0, r6, r3
 800562a:	d902      	bls.n	8005632 <dir_register+0x8e>
 800562c:	5cf1      	ldrb	r1, [r6, r3]
 800562e:	2920      	cmp	r1, #32
 8005630:	d132      	bne.n	8005698 <dir_register+0xf4>
 8005632:	4603      	mov	r3, r0
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8005634:	2a07      	cmp	r2, #7
 8005636:	bf8f      	iteee	hi
 8005638:	2120      	movhi	r1, #32
 800563a:	f102 0118 	addls.w	r1, r2, #24
 800563e:	4469      	addls	r1, sp
 8005640:	f811 1c14 	ldrbls.w	r1, [r1, #-20]
 8005644:	bf98      	it	ls
 8005646:	3201      	addls	r2, #1
 8005648:	f803 1b01 	strb.w	r1, [r3], #1
	} while (j < 8);
 800564c:	1b99      	subs	r1, r3, r6
 800564e:	2907      	cmp	r1, #7
 8005650:	d9f0      	bls.n	8005634 <dir_register+0x90>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8005652:	4628      	mov	r0, r5
 8005654:	f7ff fdb6 	bl	80051c4 <dir_find>
 8005658:	4604      	mov	r4, r0
			if (res != FR_OK) break;
 800565a:	2800      	cmp	r0, #0
 800565c:	d13b      	bne.n	80056d6 <dir_register+0x132>
		for (n = 1; n < 100; n++) {
 800565e:	f109 0901 	add.w	r9, r9, #1
 8005662:	f1b9 0f64 	cmp.w	r9, #100	; 0x64
 8005666:	d1b5      	bne.n	80055d4 <dir_register+0x30>
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8005668:	2407      	movs	r4, #7
}
 800566a:	4620      	mov	r0, r4
 800566c:	b007      	add	sp, #28
 800566e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005672:	2110      	movs	r1, #16
				sr = (sr << 1) + (wc & 1);
 8005674:	f002 0401 	and.w	r4, r2, #1
 8005678:	eb04 0343 	add.w	r3, r4, r3, lsl #1
				if (sr & 0x10000) sr ^= 0x11021;
 800567c:	03dc      	lsls	r4, r3, #15
 800567e:	bf48      	it	mi
 8005680:	ea83 0308 	eormi.w	r3, r3, r8
			for (i = 0; i < 16; i++) {
 8005684:	3901      	subs	r1, #1
				wc >>= 1;
 8005686:	ea4f 0252 	mov.w	r2, r2, lsr #1
			for (i = 0; i < 16; i++) {
 800568a:	d1f3      	bne.n	8005674 <dir_register+0xd0>
 800568c:	e7ac      	b.n	80055e8 <dir_register+0x44>
 800568e:	464b      	mov	r3, r9
 8005690:	e7ae      	b.n	80055f0 <dir_register+0x4c>
		ns[i--] = c;
 8005692:	4611      	mov	r1, r2
		seq /= 16;
 8005694:	4603      	mov	r3, r0
 8005696:	e7ad      	b.n	80055f4 <dir_register+0x50>
		if (IsDBCS1(dst[j])) {
 8005698:	317f      	adds	r1, #127	; 0x7f
 800569a:	b2c9      	uxtb	r1, r1
 800569c:	297d      	cmp	r1, #125	; 0x7d
 800569e:	d802      	bhi.n	80056a6 <dir_register+0x102>
			if (j == i - 1) break;
 80056a0:	429c      	cmp	r4, r3
 80056a2:	d0c6      	beq.n	8005632 <dir_register+0x8e>
			j++;
 80056a4:	3301      	adds	r3, #1
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80056a6:	3301      	adds	r3, #1
 80056a8:	e7bc      	b.n	8005624 <dir_register+0x80>
		for (n = 0; lfn[n]; n++) ;
 80056aa:	3601      	adds	r6, #1
 80056ac:	f837 3016 	ldrh.w	r3, [r7, r6, lsl #1]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d1fa      	bne.n	80056aa <dir_register+0x106>
		nent = (n + 25) / 13;
 80056b4:	230d      	movs	r3, #13
 80056b6:	3619      	adds	r6, #25
 80056b8:	fbb6 f6f3 	udiv	r6, r6, r3
 80056bc:	e016      	b.n	80056ec <dir_register+0x148>
		for (n = 0; lfn[n]; n++) ;
 80056be:	2600      	movs	r6, #0
 80056c0:	e7f4      	b.n	80056ac <dir_register+0x108>
				n = 0;					/* Not a blank entry. Restart to search */
 80056c2:	4607      	mov	r7, r0
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 80056c4:	2101      	movs	r1, #1
 80056c6:	4628      	mov	r0, r5
 80056c8:	f7ff fcfb 	bl	80050c2 <dir_next>
		} while (res == FR_OK);
 80056cc:	4604      	mov	r4, r0
 80056ce:	b1a8      	cbz	r0, 80056fc <dir_register+0x158>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80056d0:	2c04      	cmp	r4, #4
 80056d2:	d0c9      	beq.n	8005668 <dir_register+0xc4>
 80056d4:	e7c9      	b.n	800566a <dir_register+0xc6>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80056d6:	2804      	cmp	r0, #4
 80056d8:	d1c7      	bne.n	800566a <dir_register+0xc6>
		fn[NSFLAG] = sn[NSFLAG]; dp->lfn = lfn;
 80056da:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80056de:	72f3      	strb	r3, [r6, #11]
 80056e0:	61ef      	str	r7, [r5, #28]
	if (sn[NSFLAG] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 80056e2:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80056e6:	079b      	lsls	r3, r3, #30
 80056e8:	d4e9      	bmi.n	80056be <dir_register+0x11a>
		nent = 1;
 80056ea:	2601      	movs	r6, #1
	res = dir_sdi(dp, 0);
 80056ec:	2100      	movs	r1, #0
 80056ee:	4628      	mov	r0, r5
 80056f0:	f7ff fbbb 	bl	8004e6a <dir_sdi>
	if (res == FR_OK) {
 80056f4:	4604      	mov	r4, r0
 80056f6:	2800      	cmp	r0, #0
 80056f8:	d1ea      	bne.n	80056d0 <dir_register+0x12c>
		n = 0;
 80056fa:	4607      	mov	r7, r0
			res = move_window(dp->fs, dp->sect);
 80056fc:	6929      	ldr	r1, [r5, #16]
 80056fe:	6828      	ldr	r0, [r5, #0]
 8005700:	f7ff f98a 	bl	8004a18 <move_window>
			if (res != FR_OK) break;
 8005704:	4604      	mov	r4, r0
 8005706:	2800      	cmp	r0, #0
 8005708:	d1e2      	bne.n	80056d0 <dir_register+0x12c>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 800570a:	696b      	ldr	r3, [r5, #20]
 800570c:	781b      	ldrb	r3, [r3, #0]
 800570e:	2be5      	cmp	r3, #229	; 0xe5
 8005710:	d001      	beq.n	8005716 <dir_register+0x172>
 8005712:	2b00      	cmp	r3, #0
 8005714:	d1d5      	bne.n	80056c2 <dir_register+0x11e>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8005716:	3701      	adds	r7, #1
 8005718:	42be      	cmp	r6, r7
 800571a:	d1d3      	bne.n	80056c4 <dir_register+0x120>
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800571c:	3e01      	subs	r6, #1
 800571e:	d052      	beq.n	80057c6 <dir_register+0x222>
		res = dir_sdi(dp, dp->index - nent);
 8005720:	88e9      	ldrh	r1, [r5, #6]
 8005722:	4628      	mov	r0, r5
 8005724:	1b89      	subs	r1, r1, r6
 8005726:	f7ff fba0 	bl	8004e6a <dir_sdi>
		if (res == FR_OK) {
 800572a:	4604      	mov	r4, r0
 800572c:	2800      	cmp	r0, #0
 800572e:	d19c      	bne.n	800566a <dir_register+0xc6>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8005730:	69a8      	ldr	r0, [r5, #24]
 8005732:	f7ff f8a6 	bl	8004882 <sum_sfn>
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8005736:	f04f 080f 	mov.w	r8, #15
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800573a:	4607      	mov	r7, r0
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 800573c:	f64f 79ff 	movw	r9, #65535	; 0xffff
				res = move_window(dp->fs, dp->sect);
 8005740:	6929      	ldr	r1, [r5, #16]
 8005742:	6828      	ldr	r0, [r5, #0]
 8005744:	f7ff f968 	bl	8004a18 <move_window>
 8005748:	4603      	mov	r3, r0
 800574a:	4604      	mov	r4, r0
				if (res != FR_OK) break;
 800574c:	2800      	cmp	r0, #0
 800574e:	d18c      	bne.n	800566a <dir_register+0xc6>
	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8005750:	240d      	movs	r4, #13
	s = wc = 0;
 8005752:	469a      	mov	sl, r3
 8005754:	b2f0      	uxtb	r0, r6
	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8005756:	1e41      	subs	r1, r0, #1
 8005758:	4361      	muls	r1, r4
				fit_lfn(dp->lfn, dp->dir, (BYTE)nent, sum);
 800575a:	696a      	ldr	r2, [r5, #20]
 800575c:	f8df e0a4 	ldr.w	lr, [pc, #164]	; 8005804 <dir_register+0x260>
 8005760:	f8d5 c01c 	ldr.w	ip, [r5, #28]
	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8005764:	7357      	strb	r7, [r2, #13]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8005766:	f882 800b 	strb.w	r8, [r2, #11]
	dir[LDIR_Type] = 0;
 800576a:	7313      	strb	r3, [r2, #12]
	ST_WORD(dir + LDIR_FstClusLO, 0);
 800576c:	7693      	strb	r3, [r2, #26]
 800576e:	76d3      	strb	r3, [r2, #27]
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 8005770:	454b      	cmp	r3, r9
 8005772:	bf18      	it	ne
 8005774:	f83c 3011 	ldrhne.w	r3, [ip, r1, lsl #1]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 8005778:	f81e 4b01 	ldrb.w	r4, [lr], #1
	} while (++s < 13);
 800577c:	f10a 0a01 	add.w	sl, sl, #1
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 8005780:	5513      	strb	r3, [r2, r4]
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 8005782:	bf18      	it	ne
 8005784:	3101      	addne	r1, #1
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 8005786:	ea4f 2b13 	mov.w	fp, r3, lsr #8
 800578a:	4414      	add	r4, r2
		if (!wc) wc = 0xFFFF;		/* Padding characters following last character */
 800578c:	2b00      	cmp	r3, #0
 800578e:	bf08      	it	eq
 8005790:	464b      	moveq	r3, r9
	} while (++s < 13);
 8005792:	f1ba 0f0d 	cmp.w	sl, #13
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 8005796:	f884 b001 	strb.w	fp, [r4, #1]
	} while (++s < 13);
 800579a:	d1e9      	bne.n	8005770 <dir_register+0x1cc>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLEF;	/* Bottom LFN part is the start of LFN sequence */
 800579c:	454b      	cmp	r3, r9
 800579e:	d002      	beq.n	80057a6 <dir_register+0x202>
 80057a0:	f83c 3011 	ldrh.w	r3, [ip, r1, lsl #1]
 80057a4:	b90b      	cbnz	r3, 80057aa <dir_register+0x206>
 80057a6:	f040 0040 	orr.w	r0, r0, #64	; 0x40
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80057aa:	7010      	strb	r0, [r2, #0]
				dp->fs->wflag = 1;
 80057ac:	2201      	movs	r2, #1
 80057ae:	682b      	ldr	r3, [r5, #0]
				res = dir_next(dp, 0);	/* Next entry */
 80057b0:	2100      	movs	r1, #0
 80057b2:	4628      	mov	r0, r5
				dp->fs->wflag = 1;
 80057b4:	711a      	strb	r2, [r3, #4]
				res = dir_next(dp, 0);	/* Next entry */
 80057b6:	f7ff fc84 	bl	80050c2 <dir_next>
			} while (res == FR_OK && --nent);
 80057ba:	4604      	mov	r4, r0
 80057bc:	2800      	cmp	r0, #0
 80057be:	f47f af54 	bne.w	800566a <dir_register+0xc6>
 80057c2:	3e01      	subs	r6, #1
 80057c4:	d1bc      	bne.n	8005740 <dir_register+0x19c>
		res = move_window(dp->fs, dp->sect);
 80057c6:	6929      	ldr	r1, [r5, #16]
 80057c8:	6828      	ldr	r0, [r5, #0]
 80057ca:	f7ff f925 	bl	8004a18 <move_window>
		if (res == FR_OK) {
 80057ce:	4604      	mov	r4, r0
 80057d0:	2800      	cmp	r0, #0
 80057d2:	f47f af4a 	bne.w	800566a <dir_register+0xc6>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 80057d6:	4601      	mov	r1, r0
 80057d8:	2220      	movs	r2, #32
 80057da:	6968      	ldr	r0, [r5, #20]
 80057dc:	f7ff f84a 	bl	8004874 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 80057e0:	e9d5 0105 	ldrd	r0, r1, [r5, #20]
 80057e4:	220b      	movs	r2, #11
 80057e6:	f7ff f83b 	bl	8004860 <mem_cpy>
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 80057ea:	e9d5 2305 	ldrd	r2, r3, [r5, #20]
 80057ee:	7adb      	ldrb	r3, [r3, #11]
 80057f0:	f003 0318 	and.w	r3, r3, #24
 80057f4:	7313      	strb	r3, [r2, #12]
			dp->fs->wflag = 1;
 80057f6:	2201      	movs	r2, #1
 80057f8:	682b      	ldr	r3, [r5, #0]
 80057fa:	711a      	strb	r2, [r3, #4]
 80057fc:	e735      	b.n	800566a <dir_register+0xc6>
 80057fe:	bf00      	nop
 8005800:	00011021 	.word	0x00011021
 8005804:	08010761 	.word	0x08010761

08005808 <dir_read.constprop.0>:
FRESULT dir_read (
 8005808:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	BYTE ord = 0xFF, sum = 0xFF;
 800580c:	27ff      	movs	r7, #255	; 0xff
FRESULT dir_read (
 800580e:	4606      	mov	r6, r0
	BYTE ord = 0xFF, sum = 0xFF;
 8005810:	463c      	mov	r4, r7
	res = FR_NO_FILE;
 8005812:	2504      	movs	r5, #4
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8005814:	f64f 78ff 	movw	r8, #65535	; 0xffff
	while (dp->sect) {
 8005818:	6931      	ldr	r1, [r6, #16]
 800581a:	b911      	cbnz	r1, 8005822 <dir_read.constprop.0+0x1a>
	if (res != FR_OK) dp->sect = 0;
 800581c:	2d00      	cmp	r5, #0
 800581e:	d063      	beq.n	80058e8 <dir_read.constprop.0+0xe0>
 8005820:	e053      	b.n	80058ca <dir_read.constprop.0+0xc2>
		res = move_window(dp->fs, dp->sect);
 8005822:	6830      	ldr	r0, [r6, #0]
 8005824:	f7ff f8f8 	bl	8004a18 <move_window>
		if (res != FR_OK) break;
 8005828:	4605      	mov	r5, r0
 800582a:	2800      	cmp	r0, #0
 800582c:	d14d      	bne.n	80058ca <dir_read.constprop.0+0xc2>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 800582e:	6970      	ldr	r0, [r6, #20]
		c = dir[DIR_Name];
 8005830:	7803      	ldrb	r3, [r0, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8005832:	2b00      	cmp	r3, #0
 8005834:	d060      	beq.n	80058f8 <dir_read.constprop.0+0xf0>
		if (c == DDEM || (!_FS_RPATH && c == '.') || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 8005836:	2be5      	cmp	r3, #229	; 0xe5
		a = dir[DIR_Attr] & AM_MASK;
 8005838:	7ac2      	ldrb	r2, [r0, #11]
		if (c == DDEM || (!_FS_RPATH && c == '.') || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800583a:	d04b      	beq.n	80058d4 <dir_read.constprop.0+0xcc>
 800583c:	2b2e      	cmp	r3, #46	; 0x2e
 800583e:	d049      	beq.n	80058d4 <dir_read.constprop.0+0xcc>
		a = dir[DIR_Attr] & AM_MASK;
 8005840:	f002 013f 	and.w	r1, r2, #63	; 0x3f
		if (c == DDEM || (!_FS_RPATH && c == '.') || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 8005844:	f002 021f 	and.w	r2, r2, #31
 8005848:	2a08      	cmp	r2, #8
 800584a:	d043      	beq.n	80058d4 <dir_read.constprop.0+0xcc>
			if (a == AM_LFN) {			/* An LFN entry is found */
 800584c:	290f      	cmp	r1, #15
 800584e:	d146      	bne.n	80058de <dir_read.constprop.0+0xd6>
				if (c & LLEF) {			/* Is it start of LFN sequence? */
 8005850:	0659      	lsls	r1, r3, #25
 8005852:	d53d      	bpl.n	80058d0 <dir_read.constprop.0+0xc8>
					c &= ~LLEF; ord = c;
 8005854:	f003 04bf 	and.w	r4, r3, #191	; 0xbf
					dp->lfn_idx = dp->index;
 8005858:	88f3      	ldrh	r3, [r6, #6]
					sum = dir[LDIR_Chksum];
 800585a:	7b47      	ldrb	r7, [r0, #13]
					dp->lfn_idx = dp->index;
 800585c:	8433      	strh	r3, [r6, #32]
				ord = (c == ord && sum == dir[LDIR_Chksum] && pick_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 800585e:	7b43      	ldrb	r3, [r0, #13]
 8005860:	42bb      	cmp	r3, r7
 8005862:	d137      	bne.n	80058d4 <dir_read.constprop.0+0xcc>
	if (LD_WORD(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8005864:	8b42      	ldrh	r2, [r0, #26]
 8005866:	bbaa      	cbnz	r2, 80058d4 <dir_read.constprop.0+0xcc>
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8005868:	210d      	movs	r1, #13
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800586a:	f04f 0c01 	mov.w	ip, #1
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800586e:	7803      	ldrb	r3, [r0, #0]
				ord = (c == ord && sum == dir[LDIR_Chksum] && pick_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8005870:	69f5      	ldr	r5, [r6, #28]
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8005872:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005876:	3b01      	subs	r3, #1
 8005878:	434b      	muls	r3, r1
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800587a:	f8df e080 	ldr.w	lr, [pc, #128]	; 80058fc <dir_read.constprop.0+0xf4>
		uc = LD_WORD(dir + LfnOfs[s]);		/* Pick an LFN character */
 800587e:	f81e 1b01 	ldrb.w	r1, [lr], #1
 8005882:	eb00 0901 	add.w	r9, r0, r1
 8005886:	f899 9001 	ldrb.w	r9, [r9, #1]
 800588a:	5c41      	ldrb	r1, [r0, r1]
 800588c:	ea41 2109 	orr.w	r1, r1, r9, lsl #8
		if (wc) {
 8005890:	f1bc 0f00 	cmp.w	ip, #0
 8005894:	d020      	beq.n	80058d8 <dir_read.constprop.0+0xd0>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 8005896:	2bfe      	cmp	r3, #254	; 0xfe
 8005898:	d81c      	bhi.n	80058d4 <dir_read.constprop.0+0xcc>
		uc = LD_WORD(dir + LfnOfs[s]);		/* Pick an LFN character */
 800589a:	468c      	mov	ip, r1
			lfnbuf[i++] = wc = uc;			/* Store it */
 800589c:	f825 1013 	strh.w	r1, [r5, r3, lsl #1]
 80058a0:	3301      	adds	r3, #1
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80058a2:	3201      	adds	r2, #1
 80058a4:	2a0d      	cmp	r2, #13
 80058a6:	d1ea      	bne.n	800587e <dir_read.constprop.0+0x76>
	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 80058a8:	7802      	ldrb	r2, [r0, #0]
 80058aa:	0652      	lsls	r2, r2, #25
 80058ac:	d504      	bpl.n	80058b8 <dir_read.constprop.0+0xb0>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 80058ae:	2bfe      	cmp	r3, #254	; 0xfe
 80058b0:	d810      	bhi.n	80058d4 <dir_read.constprop.0+0xcc>
		lfnbuf[i] = 0;
 80058b2:	2200      	movs	r2, #0
 80058b4:	f825 2013 	strh.w	r2, [r5, r3, lsl #1]
				ord = (c == ord && sum == dir[LDIR_Chksum] && pick_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 80058b8:	3c01      	subs	r4, #1
 80058ba:	b2e4      	uxtb	r4, r4
		res = dir_next(dp, 0);				/* Next entry */
 80058bc:	2100      	movs	r1, #0
 80058be:	4630      	mov	r0, r6
 80058c0:	f7ff fbff 	bl	80050c2 <dir_next>
		if (res != FR_OK) break;
 80058c4:	4605      	mov	r5, r0
 80058c6:	2800      	cmp	r0, #0
 80058c8:	d0a6      	beq.n	8005818 <dir_read.constprop.0+0x10>
	if (res != FR_OK) dp->sect = 0;
 80058ca:	2300      	movs	r3, #0
 80058cc:	6133      	str	r3, [r6, #16]
 80058ce:	e00c      	b.n	80058ea <dir_read.constprop.0+0xe2>
				ord = (c == ord && sum == dir[LDIR_Chksum] && pick_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 80058d0:	42a3      	cmp	r3, r4
 80058d2:	d0c4      	beq.n	800585e <dir_read.constprop.0+0x56>
 80058d4:	24ff      	movs	r4, #255	; 0xff
 80058d6:	e7f1      	b.n	80058bc <dir_read.constprop.0+0xb4>
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80058d8:	4541      	cmp	r1, r8
 80058da:	d0e2      	beq.n	80058a2 <dir_read.constprop.0+0x9a>
 80058dc:	e7fa      	b.n	80058d4 <dir_read.constprop.0+0xcc>
				if (ord || sum != sum_sfn(dir))	/* Is there a valid LFN? */
 80058de:	b93c      	cbnz	r4, 80058f0 <dir_read.constprop.0+0xe8>
 80058e0:	f7fe ffcf 	bl	8004882 <sum_sfn>
 80058e4:	42b8      	cmp	r0, r7
 80058e6:	d103      	bne.n	80058f0 <dir_read.constprop.0+0xe8>
		res = move_window(dp->fs, dp->sect);
 80058e8:	2500      	movs	r5, #0
}
 80058ea:	4628      	mov	r0, r5
 80058ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					dp->lfn_idx = 0xFFFF;		/* It has no LFN. */
 80058f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80058f4:	8433      	strh	r3, [r6, #32]
	if (res != FR_OK) dp->sect = 0;
 80058f6:	e7f8      	b.n	80058ea <dir_read.constprop.0+0xe2>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80058f8:	2504      	movs	r5, #4
 80058fa:	e7e6      	b.n	80058ca <dir_read.constprop.0+0xc2>
 80058fc:	08010761 	.word	0x08010761

08005900 <remove_chain>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005900:	2901      	cmp	r1, #1
{
 8005902:	b570      	push	{r4, r5, r6, lr}
 8005904:	4605      	mov	r5, r0
 8005906:	460c      	mov	r4, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005908:	d923      	bls.n	8005952 <remove_chain+0x52>
 800590a:	6943      	ldr	r3, [r0, #20]
 800590c:	428b      	cmp	r3, r1
 800590e:	d920      	bls.n	8005952 <remove_chain+0x52>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8005910:	4621      	mov	r1, r4
 8005912:	4628      	mov	r0, r5
 8005914:	f7ff fa2f 	bl	8004d76 <get_fat>
			if (nxt == 0) break;				/* Empty cluster? */
 8005918:	4626      	mov	r6, r4
 800591a:	4604      	mov	r4, r0
 800591c:	b908      	cbnz	r0, 8005922 <remove_chain+0x22>
		res = FR_INT_ERR;
 800591e:	2000      	movs	r0, #0
}
 8005920:	bd70      	pop	{r4, r5, r6, pc}
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8005922:	2801      	cmp	r0, #1
 8005924:	d015      	beq.n	8005952 <remove_chain+0x52>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8005926:	1c41      	adds	r1, r0, #1
 8005928:	d015      	beq.n	8005956 <remove_chain+0x56>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 800592a:	2200      	movs	r2, #0
 800592c:	4631      	mov	r1, r6
 800592e:	4628      	mov	r0, r5
 8005930:	f7ff fae5 	bl	8004efe <put_fat>
			if (res != FR_OK) break;
 8005934:	2800      	cmp	r0, #0
 8005936:	d1f3      	bne.n	8005920 <remove_chain+0x20>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8005938:	692b      	ldr	r3, [r5, #16]
 800593a:	1c5a      	adds	r2, r3, #1
 800593c:	d005      	beq.n	800594a <remove_chain+0x4a>
				fs->free_clust++;
 800593e:	3301      	adds	r3, #1
 8005940:	612b      	str	r3, [r5, #16]
				fs->fsi_flag |= 1;
 8005942:	796b      	ldrb	r3, [r5, #5]
 8005944:	f043 0301 	orr.w	r3, r3, #1
 8005948:	716b      	strb	r3, [r5, #5]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800594a:	696b      	ldr	r3, [r5, #20]
 800594c:	429c      	cmp	r4, r3
 800594e:	d3df      	bcc.n	8005910 <remove_chain+0x10>
 8005950:	e7e5      	b.n	800591e <remove_chain+0x1e>
		res = FR_INT_ERR;
 8005952:	2002      	movs	r0, #2
 8005954:	e7e4      	b.n	8005920 <remove_chain+0x20>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8005956:	2001      	movs	r0, #1
 8005958:	e7e2      	b.n	8005920 <remove_chain+0x20>
	...

0800595c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800595c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800595e:	e9cd 1000 	strd	r1, r0, [sp]
	int vol;
	FRESULT res;
	const TCHAR *rp = path;


	vol = get_ldnumber(&rp);
 8005962:	a803      	add	r0, sp, #12
{
 8005964:	4614      	mov	r4, r2
	const TCHAR *rp = path;
 8005966:	9103      	str	r1, [sp, #12]
	vol = get_ldnumber(&rp);
 8005968:	f7fe ff9a 	bl	80048a0 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 800596c:	1e03      	subs	r3, r0, #0
 800596e:	db15      	blt.n	800599c <f_mount+0x40>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8005970:	4a0c      	ldr	r2, [pc, #48]	; (80059a4 <f_mount+0x48>)
 8005972:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]

	if (cfs) {
 8005976:	b109      	cbz	r1, 800597c <f_mount+0x20>
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8005978:	2000      	movs	r0, #0
 800597a:	7008      	strb	r0, [r1, #0]
	}

	if (fs) {
 800597c:	9801      	ldr	r0, [sp, #4]
 800597e:	b108      	cbz	r0, 8005984 <f_mount+0x28>
		fs->fs_type = 0;				/* Clear new fs object */
 8005980:	2100      	movs	r1, #0
 8005982:	7001      	strb	r1, [r0, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8005984:	f842 0023 	str.w	r0, [r2, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8005988:	b130      	cbz	r0, 8005998 <f_mount+0x3c>
 800598a:	2c01      	cmp	r4, #1
 800598c:	d108      	bne.n	80059a0 <f_mount+0x44>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 800598e:	2200      	movs	r2, #0
 8005990:	4669      	mov	r1, sp
 8005992:	a801      	add	r0, sp, #4
 8005994:	f7ff f880 	bl	8004a98 <find_volume>
	LEAVE_FF(fs, res);
}
 8005998:	b004      	add	sp, #16
 800599a:	bd10      	pop	{r4, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 800599c:	200b      	movs	r0, #11
 800599e:	e7fb      	b.n	8005998 <f_mount+0x3c>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80059a0:	2000      	movs	r0, #0
 80059a2:	e7f9      	b.n	8005998 <f_mount+0x3c>
 80059a4:	20000388 	.word	0x20000388

080059a8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80059a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80059ac:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 80059b0:	4614      	mov	r4, r2
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 80059b2:	4605      	mov	r5, r0
{
 80059b4:	9101      	str	r1, [sp, #4]
	if (!fp) return FR_INVALID_OBJECT;
 80059b6:	2800      	cmp	r0, #0
 80059b8:	f000 8092 	beq.w	8005ae0 <f_open+0x138>
	fp->fs = 0;			/* Clear file object */
 80059bc:	2300      	movs	r3, #0

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 80059be:	f002 021e 	and.w	r2, r2, #30
	fp->fs = 0;			/* Clear file object */
 80059c2:	6003      	str	r3, [r0, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 80059c4:	a901      	add	r1, sp, #4
 80059c6:	a805      	add	r0, sp, #20
 80059c8:	f7ff f866 	bl	8004a98 <find_volume>
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 80059cc:	b9c0      	cbnz	r0, 8005a00 <f_open+0x58>
		INIT_BUF(dj);
 80059ce:	ab02      	add	r3, sp, #8
 80059d0:	930b      	str	r3, [sp, #44]	; 0x2c
		res = follow_path(&dj, path);	/* Follow the file path */
 80059d2:	9901      	ldr	r1, [sp, #4]
		INIT_BUF(dj);
 80059d4:	ab0e      	add	r3, sp, #56	; 0x38
		res = follow_path(&dj, path);	/* Follow the file path */
 80059d6:	a805      	add	r0, sp, #20
		INIT_BUF(dj);
 80059d8:	930c      	str	r3, [sp, #48]	; 0x30
		res = follow_path(&dj, path);	/* Follow the file path */
 80059da:	f7ff fc8f 	bl	80052fc <follow_path>
		dir = dj.dir;
 80059de:	9e0a      	ldr	r6, [sp, #40]	; 0x28
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80059e0:	b910      	cbnz	r0, 80059e8 <f_open+0x40>
			if (!dir)	/* Default directory itself */
				res = FR_INVALID_NAME;
 80059e2:	2e00      	cmp	r6, #0
 80059e4:	bf08      	it	eq
 80059e6:	2006      	moveq	r0, #6
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80059e8:	f014 0f1c 	tst.w	r4, #28
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 80059ec:	f004 071f 	and.w	r7, r4, #31
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80059f0:	d06b      	beq.n	8005aca <f_open+0x122>
			if (res != FR_OK) {					/* No file, create new */
 80059f2:	b148      	cbz	r0, 8005a08 <f_open+0x60>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 80059f4:	2804      	cmp	r0, #4
 80059f6:	d103      	bne.n	8005a00 <f_open+0x58>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 80059f8:	a805      	add	r0, sp, #20
 80059fa:	f7ff fdd3 	bl	80055a4 <dir_register>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
						res = FR_EXIST;
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80059fe:	b160      	cbz	r0, 8005a1a <f_open+0x72>
			fp->id = fp->fs->id;
		}
	}

	LEAVE_FF(dj.fs, res);
}
 8005a00:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8005a04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8005a08:	7af3      	ldrb	r3, [r6, #11]
 8005a0a:	f013 0f11 	tst.w	r3, #17
 8005a0e:	d165      	bne.n	8005adc <f_open+0x134>
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8005a10:	0761      	lsls	r1, r4, #29
 8005a12:	d467      	bmi.n	8005ae4 <f_open+0x13c>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8005a14:	0723      	lsls	r3, r4, #28
 8005a16:	d53a      	bpl.n	8005a8e <f_open+0xe6>
 8005a18:	e002      	b.n	8005a20 <f_open+0x78>
				dir = dj.dir;					/* New entry */
 8005a1a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8005a1c:	f047 0708 	orr.w	r7, r7, #8
				dw = GET_FATTIME();
 8005a20:	f7fe ff1a 	bl	8004858 <get_fattime>
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8005a24:	2400      	movs	r4, #0
				ST_DWORD(dir + DIR_CrtTime, dw);/* Set created time */
 8005a26:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8005a2a:	b2c1      	uxtb	r1, r0
 8005a2c:	f3c0 2207 	ubfx	r2, r0, #8, #8
				cl = ld_clust(dj.fs, dir);		/* Get cluster chain */
 8005a30:	f8dd 8014 	ldr.w	r8, [sp, #20]
				ST_DWORD(dir + DIR_CrtTime, dw);/* Set created time */
 8005a34:	0e00      	lsrs	r0, r0, #24
 8005a36:	73b1      	strb	r1, [r6, #14]
 8005a38:	7433      	strb	r3, [r6, #16]
				ST_DWORD(dir + DIR_WrtTime, dw);/* Set modified time */
 8005a3a:	75b1      	strb	r1, [r6, #22]
 8005a3c:	7633      	strb	r3, [r6, #24]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8005a3e:	72f4      	strb	r4, [r6, #11]
				ST_DWORD(dir + DIR_FileSize, 0);/* Reset file size */
 8005a40:	7734      	strb	r4, [r6, #28]
 8005a42:	7774      	strb	r4, [r6, #29]
 8005a44:	77b4      	strb	r4, [r6, #30]
 8005a46:	77f4      	strb	r4, [r6, #31]
				ST_DWORD(dir + DIR_CrtTime, dw);/* Set created time */
 8005a48:	73f2      	strb	r2, [r6, #15]
 8005a4a:	7470      	strb	r0, [r6, #17]
				ST_DWORD(dir + DIR_WrtTime, dw);/* Set modified time */
 8005a4c:	75f2      	strb	r2, [r6, #23]
 8005a4e:	7670      	strb	r0, [r6, #25]
				cl = ld_clust(dj.fs, dir);		/* Get cluster chain */
 8005a50:	f898 0000 	ldrb.w	r0, [r8]
 8005a54:	4631      	mov	r1, r6
 8005a56:	f7ff f97b 	bl	8004d50 <ld_clust.isra.0>
				dj.fs->wflag = 1;
 8005a5a:	2301      	movs	r3, #1
	ST_WORD(dir + DIR_FstClusLO, cl);
 8005a5c:	76b4      	strb	r4, [r6, #26]
 8005a5e:	76f4      	strb	r4, [r6, #27]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8005a60:	7534      	strb	r4, [r6, #20]
 8005a62:	7574      	strb	r4, [r6, #21]
				if (cl) {						/* Remove the cluster chain if exist */
 8005a64:	4604      	mov	r4, r0
				dj.fs->wflag = 1;
 8005a66:	f888 3004 	strb.w	r3, [r8, #4]
				if (cl) {						/* Remove the cluster chain if exist */
 8005a6a:	b180      	cbz	r0, 8005a8e <f_open+0xe6>
					res = remove_chain(dj.fs, cl);
 8005a6c:	4601      	mov	r1, r0
 8005a6e:	4640      	mov	r0, r8
					dw = dj.fs->winsect;
 8005a70:	f8d8 902c 	ldr.w	r9, [r8, #44]	; 0x2c
					res = remove_chain(dj.fs, cl);
 8005a74:	f7ff ff44 	bl	8005900 <remove_chain>
					if (res == FR_OK) {
 8005a78:	2800      	cmp	r0, #0
 8005a7a:	d1c1      	bne.n	8005a00 <f_open+0x58>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8005a7c:	3c01      	subs	r4, #1
						res = move_window(dj.fs, dw);
 8005a7e:	4649      	mov	r1, r9
 8005a80:	4640      	mov	r0, r8
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8005a82:	f8c8 400c 	str.w	r4, [r8, #12]
						res = move_window(dj.fs, dw);
 8005a86:	f7fe ffc7 	bl	8004a18 <move_window>
		if (res == FR_OK) {
 8005a8a:	2800      	cmp	r0, #0
 8005a8c:	d1b8      	bne.n	8005a00 <f_open+0x58>
			fp->err = 0;						/* Clear error flag */
 8005a8e:	2400      	movs	r4, #0
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8005a90:	f8dd 8014 	ldr.w	r8, [sp, #20]
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8005a94:	073a      	lsls	r2, r7, #28
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8005a96:	f8d8 302c 	ldr.w	r3, [r8, #44]	; 0x2c
				mode |= FA__WRITTEN;
 8005a9a:	bf48      	it	mi
 8005a9c:	f047 0720 	orrmi.w	r7, r7, #32
			fp->dir_ptr = dir;
 8005aa0:	e9c5 3607 	strd	r3, r6, [r5, #28]
			fp->flag = mode;					/* File access mode */
 8005aa4:	71af      	strb	r7, [r5, #6]
			fp->err = 0;						/* Clear error flag */
 8005aa6:	71ec      	strb	r4, [r5, #7]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8005aa8:	f898 0000 	ldrb.w	r0, [r8]
 8005aac:	4631      	mov	r1, r6
 8005aae:	f7ff f94f 	bl	8004d50 <ld_clust.isra.0>
 8005ab2:	6128      	str	r0, [r5, #16]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8005ab4:	69f3      	ldr	r3, [r6, #28]
			fp->dsect = 0;
 8005ab6:	61ac      	str	r4, [r5, #24]
			fp->fptr = 0;						/* File pointer */
 8005ab8:	e9c5 4302 	strd	r4, r3, [r5, #8]
			fp->fs = dj.fs;	 					/* Validate file object */
 8005abc:	f8c5 8000 	str.w	r8, [r5]
			fp->id = fp->fs->id;
 8005ac0:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 8005ac4:	4620      	mov	r0, r4
 8005ac6:	80ab      	strh	r3, [r5, #4]
 8005ac8:	e79a      	b.n	8005a00 <f_open+0x58>
			if (res == FR_OK) {					/* Following succeeded */
 8005aca:	2800      	cmp	r0, #0
 8005acc:	d198      	bne.n	8005a00 <f_open+0x58>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8005ace:	7af3      	ldrb	r3, [r6, #11]
 8005ad0:	06da      	lsls	r2, r3, #27
 8005ad2:	d409      	bmi.n	8005ae8 <f_open+0x140>
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8005ad4:	07a0      	lsls	r0, r4, #30
 8005ad6:	d5da      	bpl.n	8005a8e <f_open+0xe6>
 8005ad8:	07d9      	lsls	r1, r3, #31
 8005ada:	d5d8      	bpl.n	8005a8e <f_open+0xe6>
					res = FR_DENIED;
 8005adc:	2007      	movs	r0, #7
 8005ade:	e78f      	b.n	8005a00 <f_open+0x58>
	if (!fp) return FR_INVALID_OBJECT;
 8005ae0:	2009      	movs	r0, #9
 8005ae2:	e78d      	b.n	8005a00 <f_open+0x58>
						res = FR_EXIST;
 8005ae4:	2008      	movs	r0, #8
 8005ae6:	e78b      	b.n	8005a00 <f_open+0x58>
					res = FR_NO_FILE;
 8005ae8:	2004      	movs	r0, #4
 8005aea:	e789      	b.n	8005a00 <f_open+0x58>

08005aec <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 8005aec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005af0:	4699      	mov	r9, r3
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 8005af2:	2300      	movs	r3, #0
 8005af4:	f8c9 3000 	str.w	r3, [r9]
{
 8005af8:	4604      	mov	r4, r0
 8005afa:	4688      	mov	r8, r1
 8005afc:	4617      	mov	r7, r2

	res = validate(fp);							/* Check validity */
 8005afe:	f7fe feec 	bl	80048da <validate>
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8005b02:	4605      	mov	r5, r0
 8005b04:	bb28      	cbnz	r0, 8005b52 <f_read+0x66>
	if (fp->err)								/* Check error */
 8005b06:	79e5      	ldrb	r5, [r4, #7]
 8005b08:	bb1d      	cbnz	r5, 8005b52 <f_read+0x66>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 8005b0a:	79a3      	ldrb	r3, [r4, #6]
 8005b0c:	f013 0301 	ands.w	r3, r3, #1
 8005b10:	9300      	str	r3, [sp, #0]
 8005b12:	f000 809a 	beq.w	8005c4a <f_read+0x15e>
		LEAVE_FF(fp->fs, FR_DENIED);
	remain = fp->fsize - fp->fptr;
 8005b16:	e9d4 3602 	ldrd	r3, r6, [r4, #8]
 8005b1a:	1af6      	subs	r6, r6, r3
 8005b1c:	42be      	cmp	r6, r7
 8005b1e:	bf28      	it	cs
 8005b20:	463e      	movcs	r6, r7
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf, SS(fp->fs));
 8005b22:	f104 0b24 	add.w	fp, r4, #36	; 0x24
	for ( ;  btr;								/* Repeat until all data read */
 8005b26:	b1a6      	cbz	r6, 8005b52 <f_read+0x66>
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 8005b28:	6820      	ldr	r0, [r4, #0]
 8005b2a:	68a1      	ldr	r1, [r4, #8]
 8005b2c:	8943      	ldrh	r3, [r0, #10]
 8005b2e:	fbb1 f7f3 	udiv	r7, r1, r3
 8005b32:	fb03 1317 	mls	r3, r3, r7, r1
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d175      	bne.n	8005c26 <f_read+0x13a>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8005b3a:	7882      	ldrb	r2, [r0, #2]
 8005b3c:	3a01      	subs	r2, #1
 8005b3e:	403a      	ands	r2, r7
			if (!csect) {						/* On the cluster boundary? */
 8005b40:	f012 02ff 	ands.w	r2, r2, #255	; 0xff
 8005b44:	d116      	bne.n	8005b74 <f_read+0x88>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8005b46:	b941      	cbnz	r1, 8005b5a <f_read+0x6e>
					clst = fp->sclust;			/* Follow from the origin */
 8005b48:	6920      	ldr	r0, [r4, #16]
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 8005b4a:	2801      	cmp	r0, #1
 8005b4c:	d80b      	bhi.n	8005b66 <f_read+0x7a>
 8005b4e:	2502      	movs	r5, #2
 8005b50:	71e5      	strb	r5, [r4, #7]
		mem_cpy(rbuff, &fp->buf[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
}
 8005b52:	4628      	mov	r0, r5
 8005b54:	b003      	add	sp, #12
 8005b56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 8005b5a:	6961      	ldr	r1, [r4, #20]
 8005b5c:	9201      	str	r2, [sp, #4]
 8005b5e:	f7ff f90a 	bl	8004d76 <get_fat>
 8005b62:	9a01      	ldr	r2, [sp, #4]
 8005b64:	e7f1      	b.n	8005b4a <f_read+0x5e>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8005b66:	1c41      	adds	r1, r0, #1
 8005b68:	d103      	bne.n	8005b72 <f_read+0x86>
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	9d00      	ldr	r5, [sp, #0]
 8005b6e:	71e3      	strb	r3, [r4, #7]
 8005b70:	e7ef      	b.n	8005b52 <f_read+0x66>
				fp->clust = clst;				/* Update current cluster */
 8005b72:	6160      	str	r0, [r4, #20]
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8005b74:	f8d4 a000 	ldr.w	sl, [r4]
 8005b78:	6961      	ldr	r1, [r4, #20]
 8005b7a:	4650      	mov	r0, sl
 8005b7c:	f7ff f8f0 	bl	8004d60 <clust2sect>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8005b80:	2800      	cmp	r0, #0
 8005b82:	d0e4      	beq.n	8005b4e <f_read+0x62>
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 8005b84:	f8ba 300a 	ldrh.w	r3, [sl, #10]
			sect += csect;
 8005b88:	1887      	adds	r7, r0, r2
			if (cc) {							/* Read maximum contiguous sectors directly */
 8005b8a:	42b3      	cmp	r3, r6
 8005b8c:	d82f      	bhi.n	8005bee <f_read+0x102>
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 8005b8e:	fbb6 f3f3 	udiv	r3, r6, r3
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8005b92:	f89a 1002 	ldrb.w	r1, [sl, #2]
 8005b96:	18d0      	adds	r0, r2, r3
 8005b98:	4288      	cmp	r0, r1
					cc = fp->fs->csize - csect;
 8005b9a:	bf88      	it	hi
 8005b9c:	1a8b      	subhi	r3, r1, r2
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 8005b9e:	f89a 0001 	ldrb.w	r0, [sl, #1]
 8005ba2:	463a      	mov	r2, r7
 8005ba4:	4641      	mov	r1, r8
 8005ba6:	9301      	str	r3, [sp, #4]
 8005ba8:	f7fe fe1c 	bl	80047e4 <disk_read>
 8005bac:	2800      	cmp	r0, #0
 8005bae:	d1dc      	bne.n	8005b6a <f_read+0x7e>
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 8005bb0:	79a2      	ldrb	r2, [r4, #6]
 8005bb2:	9b01      	ldr	r3, [sp, #4]
 8005bb4:	f012 0f40 	tst.w	r2, #64	; 0x40
 8005bb8:	d00b      	beq.n	8005bd2 <f_read+0xe6>
 8005bba:	69a0      	ldr	r0, [r4, #24]
 8005bbc:	1bc0      	subs	r0, r0, r7
 8005bbe:	4283      	cmp	r3, r0
 8005bc0:	d907      	bls.n	8005bd2 <f_read+0xe6>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf, SS(fp->fs));
 8005bc2:	6822      	ldr	r2, [r4, #0]
 8005bc4:	4659      	mov	r1, fp
 8005bc6:	8952      	ldrh	r2, [r2, #10]
 8005bc8:	fb02 8000 	mla	r0, r2, r0, r8
 8005bcc:	f7fe fe48 	bl	8004860 <mem_cpy>
 8005bd0:	9b01      	ldr	r3, [sp, #4]
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 8005bd2:	6822      	ldr	r2, [r4, #0]
 8005bd4:	8957      	ldrh	r7, [r2, #10]
 8005bd6:	435f      	muls	r7, r3
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8005bd8:	68a3      	ldr	r3, [r4, #8]
 8005bda:	44b8      	add	r8, r7
 8005bdc:	443b      	add	r3, r7
 8005bde:	60a3      	str	r3, [r4, #8]
 8005be0:	f8d9 3000 	ldr.w	r3, [r9]
 8005be4:	1bf6      	subs	r6, r6, r7
 8005be6:	443b      	add	r3, r7
 8005be8:	f8c9 3000 	str.w	r3, [r9]
 8005bec:	e79b      	b.n	8005b26 <f_read+0x3a>
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 8005bee:	69a2      	ldr	r2, [r4, #24]
 8005bf0:	4297      	cmp	r7, r2
 8005bf2:	d017      	beq.n	8005c24 <f_read+0x138>
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 8005bf4:	79a3      	ldrb	r3, [r4, #6]
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 8005bf6:	f89a 0001 	ldrb.w	r0, [sl, #1]
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 8005bfa:	065b      	lsls	r3, r3, #25
 8005bfc:	d509      	bpl.n	8005c12 <f_read+0x126>
					if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8005bfe:	2301      	movs	r3, #1
 8005c00:	4659      	mov	r1, fp
 8005c02:	f7fe fdff 	bl	8004804 <disk_write>
 8005c06:	2800      	cmp	r0, #0
 8005c08:	d1af      	bne.n	8005b6a <f_read+0x7e>
					fp->flag &= ~FA__DIRTY;
 8005c0a:	79a3      	ldrb	r3, [r4, #6]
 8005c0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c10:	71a3      	strb	r3, [r4, #6]
				if (disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)	/* Fill sector cache */
 8005c12:	6820      	ldr	r0, [r4, #0]
 8005c14:	2301      	movs	r3, #1
 8005c16:	463a      	mov	r2, r7
 8005c18:	4659      	mov	r1, fp
 8005c1a:	7840      	ldrb	r0, [r0, #1]
 8005c1c:	f7fe fde2 	bl	80047e4 <disk_read>
 8005c20:	2800      	cmp	r0, #0
 8005c22:	d1a2      	bne.n	8005b6a <f_read+0x7e>
			fp->dsect = sect;
 8005c24:	61a7      	str	r7, [r4, #24]
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 8005c26:	6823      	ldr	r3, [r4, #0]
 8005c28:	68a1      	ldr	r1, [r4, #8]
 8005c2a:	895f      	ldrh	r7, [r3, #10]
		mem_cpy(rbuff, &fp->buf[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 8005c2c:	4640      	mov	r0, r8
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 8005c2e:	fbb1 f3f7 	udiv	r3, r1, r7
 8005c32:	fb07 1113 	mls	r1, r7, r3, r1
 8005c36:	1a7f      	subs	r7, r7, r1
 8005c38:	42b7      	cmp	r7, r6
 8005c3a:	bf28      	it	cs
 8005c3c:	4637      	movcs	r7, r6
		mem_cpy(rbuff, &fp->buf[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 8005c3e:	3124      	adds	r1, #36	; 0x24
 8005c40:	463a      	mov	r2, r7
 8005c42:	4421      	add	r1, r4
 8005c44:	f7fe fe0c 	bl	8004860 <mem_cpy>
 8005c48:	e7c6      	b.n	8005bd8 <f_read+0xec>
		LEAVE_FF(fp->fs, FR_DENIED);
 8005c4a:	2507      	movs	r5, #7
 8005c4c:	e781      	b.n	8005b52 <f_read+0x66>

08005c4e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8005c4e:	b570      	push	{r4, r5, r6, lr}
 8005c50:	4604      	mov	r4, r0
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8005c52:	f7fe fe42 	bl	80048da <validate>
	if (res == FR_OK) {
 8005c56:	2800      	cmp	r0, #0
 8005c58:	d149      	bne.n	8005cee <f_sync+0xa0>
		if (fp->flag & FA__WRITTEN) {	/* Is there any change to the file? */
 8005c5a:	79a3      	ldrb	r3, [r4, #6]
 8005c5c:	f013 0020 	ands.w	r0, r3, #32
 8005c60:	d045      	beq.n	8005cee <f_sync+0xa0>
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {	/* Write-back cached data if needed */
 8005c62:	065b      	lsls	r3, r3, #25
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8005c64:	6820      	ldr	r0, [r4, #0]
			if (fp->flag & FA__DIRTY) {	/* Write-back cached data if needed */
 8005c66:	d50c      	bpl.n	8005c82 <f_sync+0x34>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8005c68:	2301      	movs	r3, #1
 8005c6a:	69a2      	ldr	r2, [r4, #24]
 8005c6c:	7840      	ldrb	r0, [r0, #1]
 8005c6e:	f104 0124 	add.w	r1, r4, #36	; 0x24
 8005c72:	f7fe fdc7 	bl	8004804 <disk_write>
 8005c76:	2800      	cmp	r0, #0
 8005c78:	d138      	bne.n	8005cec <f_sync+0x9e>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
 8005c7a:	79a3      	ldrb	r3, [r4, #6]
 8005c7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c80:	71a3      	strb	r3, [r4, #6]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8005c82:	69e1      	ldr	r1, [r4, #28]
 8005c84:	6820      	ldr	r0, [r4, #0]
 8005c86:	f7fe fec7 	bl	8004a18 <move_window>
 8005c8a:	4606      	mov	r6, r0
			if (res == FR_OK) {
 8005c8c:	bb78      	cbnz	r0, 8005cee <f_sync+0xa0>
				dir = fp->dir_ptr;
 8005c8e:	6a25      	ldr	r5, [r4, #32]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8005c90:	7aeb      	ldrb	r3, [r5, #11]
 8005c92:	f043 0320 	orr.w	r3, r3, #32
 8005c96:	72eb      	strb	r3, [r5, #11]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 8005c98:	68e3      	ldr	r3, [r4, #12]
 8005c9a:	772b      	strb	r3, [r5, #28]
 8005c9c:	89a3      	ldrh	r3, [r4, #12]
 8005c9e:	0a1b      	lsrs	r3, r3, #8
 8005ca0:	776b      	strb	r3, [r5, #29]
 8005ca2:	89e3      	ldrh	r3, [r4, #14]
 8005ca4:	77ab      	strb	r3, [r5, #30]
 8005ca6:	7be3      	ldrb	r3, [r4, #15]
 8005ca8:	77eb      	strb	r3, [r5, #31]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8005caa:	6923      	ldr	r3, [r4, #16]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8005cac:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8005cb0:	76ab      	strb	r3, [r5, #26]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8005cb2:	0c1b      	lsrs	r3, r3, #16
 8005cb4:	752b      	strb	r3, [r5, #20]
 8005cb6:	0a1b      	lsrs	r3, r3, #8
	ST_WORD(dir + DIR_FstClusLO, cl);
 8005cb8:	76ea      	strb	r2, [r5, #27]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8005cba:	756b      	strb	r3, [r5, #21]
				tm = GET_FATTIME();							/* Update modified time */
 8005cbc:	f7fe fdcc 	bl	8004858 <get_fattime>
				ST_DWORD(dir + DIR_WrtTime, tm);
				ST_WORD(dir + DIR_LstAccDate, 0);
				fp->flag &= ~FA__WRITTEN;
				fp->fs->wflag = 1;
 8005cc0:	2201      	movs	r2, #1
				ST_DWORD(dir + DIR_WrtTime, tm);
 8005cc2:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8005cc6:	75eb      	strb	r3, [r5, #23]
 8005cc8:	0c03      	lsrs	r3, r0, #16
 8005cca:	762b      	strb	r3, [r5, #24]
 8005ccc:	0e03      	lsrs	r3, r0, #24
 8005cce:	75a8      	strb	r0, [r5, #22]
 8005cd0:	766b      	strb	r3, [r5, #25]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8005cd2:	74ae      	strb	r6, [r5, #18]
 8005cd4:	74ee      	strb	r6, [r5, #19]
				fp->flag &= ~FA__WRITTEN;
 8005cd6:	79a3      	ldrb	r3, [r4, #6]
 8005cd8:	f023 0320 	bic.w	r3, r3, #32
 8005cdc:	71a3      	strb	r3, [r4, #6]
				fp->fs->wflag = 1;
 8005cde:	6823      	ldr	r3, [r4, #0]
 8005ce0:	711a      	strb	r2, [r3, #4]
				res = sync_fs(fp->fs);
 8005ce2:	6820      	ldr	r0, [r4, #0]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
}
 8005ce4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				res = sync_fs(fp->fs);
 8005ce8:	f7fe bff8 	b.w	8004cdc <sync_fs>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8005cec:	2001      	movs	r0, #1
}
 8005cee:	bd70      	pop	{r4, r5, r6, pc}

08005cf0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8005cf0:	b510      	push	{r4, lr}
 8005cf2:	4604      	mov	r4, r0
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8005cf4:	f7ff ffab 	bl	8005c4e <f_sync>
	if (res == FR_OK)
 8005cf8:	b920      	cbnz	r0, 8005d04 <f_close+0x14>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8005cfa:	4620      	mov	r0, r4
 8005cfc:	f7fe fded 	bl	80048da <validate>
		if (res == FR_OK) {
 8005d00:	b900      	cbnz	r0, 8005d04 <f_close+0x14>
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
			if (res == FR_OK)
#endif
				fp->fs = 0;				/* Invalidate file object */
 8005d02:	6020      	str	r0, [r4, #0]
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 8005d04:	bd10      	pop	{r4, pc}

08005d06 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 8005d06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d08:	4604      	mov	r4, r0
 8005d0a:	460d      	mov	r5, r1
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif


	res = validate(fp);					/* Check validity of the object */
 8005d0c:	f7fe fde5 	bl	80048da <validate>
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8005d10:	4606      	mov	r6, r0
 8005d12:	2800      	cmp	r0, #0
 8005d14:	d16f      	bne.n	8005df6 <f_lseek+0xf0>
	if (fp->err)						/* Check error */
 8005d16:	79e6      	ldrb	r6, [r4, #7]
 8005d18:	2e00      	cmp	r6, #0
 8005d1a:	d16c      	bne.n	8005df6 <f_lseek+0xf0>
	} else
#endif

	/* Normal Seek */
	{
		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 8005d1c:	68e3      	ldr	r3, [r4, #12]
 8005d1e:	42ab      	cmp	r3, r5
 8005d20:	d204      	bcs.n	8005d2c <f_lseek+0x26>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 8005d22:	79a2      	ldrb	r2, [r4, #6]
 8005d24:	f012 0f02 	tst.w	r2, #2
 8005d28:	bf08      	it	eq
 8005d2a:	461d      	moveq	r5, r3
#endif
			) ofs = fp->fsize;

		ifptr = fp->fptr;
		fp->fptr = nsect = 0;
 8005d2c:	2200      	movs	r2, #0
		ifptr = fp->fptr;
 8005d2e:	68a3      	ldr	r3, [r4, #8]
		if (ofs) {
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 8005d30:	6820      	ldr	r0, [r4, #0]
		fp->fptr = nsect = 0;
 8005d32:	60a2      	str	r2, [r4, #8]
		if (ofs) {
 8005d34:	2d00      	cmp	r5, #0
 8005d36:	d12f      	bne.n	8005d98 <f_lseek+0x92>
		fp->fptr = nsect = 0;
 8005d38:	2500      	movs	r5, #0
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
					nsect += ofs / SS(fp->fs);
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 8005d3a:	6821      	ldr	r1, [r4, #0]
 8005d3c:	68a3      	ldr	r3, [r4, #8]
 8005d3e:	894a      	ldrh	r2, [r1, #10]
 8005d40:	fbb3 f0f2 	udiv	r0, r3, r2
 8005d44:	fb02 3310 	mls	r3, r2, r0, r3
 8005d48:	b1e3      	cbz	r3, 8005d84 <f_lseek+0x7e>
 8005d4a:	69a2      	ldr	r2, [r4, #24]
 8005d4c:	42aa      	cmp	r2, r5
 8005d4e:	d019      	beq.n	8005d84 <f_lseek+0x7e>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 8005d50:	79a3      	ldrb	r3, [r4, #6]
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8005d52:	7848      	ldrb	r0, [r1, #1]
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 8005d54:	065b      	lsls	r3, r3, #25
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8005d56:	f104 0724 	add.w	r7, r4, #36	; 0x24
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 8005d5a:	d509      	bpl.n	8005d70 <f_lseek+0x6a>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	4639      	mov	r1, r7
 8005d60:	f7fe fd50 	bl	8004804 <disk_write>
 8005d64:	2800      	cmp	r0, #0
 8005d66:	d14a      	bne.n	8005dfe <f_lseek+0xf8>
					ABORT(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
 8005d68:	79a3      	ldrb	r3, [r4, #6]
 8005d6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d6e:	71a3      	strb	r3, [r4, #6]
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf, nsect, 1) != RES_OK)	/* Fill sector cache */
 8005d70:	6820      	ldr	r0, [r4, #0]
 8005d72:	2301      	movs	r3, #1
 8005d74:	462a      	mov	r2, r5
 8005d76:	4639      	mov	r1, r7
 8005d78:	7840      	ldrb	r0, [r0, #1]
 8005d7a:	f7fe fd33 	bl	80047e4 <disk_read>
 8005d7e:	2800      	cmp	r0, #0
 8005d80:	d13d      	bne.n	8005dfe <f_lseek+0xf8>
				ABORT(fp->fs, FR_DISK_ERR);
#endif
			fp->dsect = nsect;
 8005d82:	61a5      	str	r5, [r4, #24]
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 8005d84:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
 8005d88:	4293      	cmp	r3, r2
			fp->fsize = fp->fptr;
 8005d8a:	bf81      	itttt	hi
 8005d8c:	60e3      	strhi	r3, [r4, #12]
			fp->flag |= FA__WRITTEN;
 8005d8e:	79a3      	ldrbhi	r3, [r4, #6]
 8005d90:	f043 0320 	orrhi.w	r3, r3, #32
 8005d94:	71a3      	strbhi	r3, [r4, #6]
 8005d96:	e02e      	b.n	8005df6 <f_lseek+0xf0>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 8005d98:	7887      	ldrb	r7, [r0, #2]
 8005d9a:	8942      	ldrh	r2, [r0, #10]
 8005d9c:	4357      	muls	r7, r2
			if (ifptr > 0 &&
 8005d9e:	b30b      	cbz	r3, 8005de4 <f_lseek+0xde>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8005da0:	3b01      	subs	r3, #1
 8005da2:	1e6a      	subs	r2, r5, #1
 8005da4:	fbb2 f2f7 	udiv	r2, r2, r7
 8005da8:	fbb3 f1f7 	udiv	r1, r3, r7
			if (ifptr > 0 &&
 8005dac:	428a      	cmp	r2, r1
 8005dae:	d319      	bcc.n	8005de4 <f_lseek+0xde>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 8005db0:	427a      	negs	r2, r7
 8005db2:	4013      	ands	r3, r2
				clst = fp->clust;
 8005db4:	6961      	ldr	r1, [r4, #20]
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 8005db6:	60a3      	str	r3, [r4, #8]
				ofs -= fp->fptr;
 8005db8:	1aed      	subs	r5, r5, r3
			if (clst != 0) {
 8005dba:	2900      	cmp	r1, #0
 8005dbc:	d0bc      	beq.n	8005d38 <f_lseek+0x32>
				while (ofs > bcs) {						/* Cluster following loop */
 8005dbe:	42bd      	cmp	r5, r7
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 8005dc0:	6820      	ldr	r0, [r4, #0]
				while (ofs > bcs) {						/* Cluster following loop */
 8005dc2:	d821      	bhi.n	8005e08 <f_lseek+0x102>
				fp->fptr += ofs;
 8005dc4:	68a3      	ldr	r3, [r4, #8]
				if (ofs % SS(fp->fs)) {
 8005dc6:	6820      	ldr	r0, [r4, #0]
				fp->fptr += ofs;
 8005dc8:	442b      	add	r3, r5
 8005dca:	60a3      	str	r3, [r4, #8]
				if (ofs % SS(fp->fs)) {
 8005dcc:	8943      	ldrh	r3, [r0, #10]
 8005dce:	fbb5 f2f3 	udiv	r2, r5, r3
 8005dd2:	fb03 5512 	mls	r5, r3, r2, r5
 8005dd6:	2d00      	cmp	r5, #0
 8005dd8:	d0ae      	beq.n	8005d38 <f_lseek+0x32>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 8005dda:	f7fe ffc1 	bl	8004d60 <clust2sect>
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 8005dde:	b140      	cbz	r0, 8005df2 <f_lseek+0xec>
					nsect += ofs / SS(fp->fs);
 8005de0:	1815      	adds	r5, r2, r0
 8005de2:	e7aa      	b.n	8005d3a <f_lseek+0x34>
				clst = fp->sclust;						/* start from the first cluster */
 8005de4:	6921      	ldr	r1, [r4, #16]
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8005de6:	b969      	cbnz	r1, 8005e04 <f_lseek+0xfe>
					clst = create_chain(fp->fs, 0);
 8005de8:	f7ff f91b 	bl	8005022 <create_chain>
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8005dec:	2801      	cmp	r0, #1
					clst = create_chain(fp->fs, 0);
 8005dee:	4601      	mov	r1, r0
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8005df0:	d103      	bne.n	8005dfa <f_lseek+0xf4>
 8005df2:	2602      	movs	r6, #2
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8005df4:	71e6      	strb	r6, [r4, #7]
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
}
 8005df6:	4630      	mov	r0, r6
 8005df8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8005dfa:	1c42      	adds	r2, r0, #1
 8005dfc:	d101      	bne.n	8005e02 <f_lseek+0xfc>
 8005dfe:	2601      	movs	r6, #1
 8005e00:	e7f8      	b.n	8005df4 <f_lseek+0xee>
					fp->sclust = clst;
 8005e02:	6120      	str	r0, [r4, #16]
				fp->clust = clst;
 8005e04:	6161      	str	r1, [r4, #20]
 8005e06:	e7d8      	b.n	8005dba <f_lseek+0xb4>
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8005e08:	79a3      	ldrb	r3, [r4, #6]
 8005e0a:	079b      	lsls	r3, r3, #30
 8005e0c:	d505      	bpl.n	8005e1a <f_lseek+0x114>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 8005e0e:	f7ff f908 	bl	8005022 <create_chain>
						if (clst == 0) {				/* When disk gets full, clip file size */
 8005e12:	4601      	mov	r1, r0
 8005e14:	b920      	cbnz	r0, 8005e20 <f_lseek+0x11a>
 8005e16:	463d      	mov	r5, r7
 8005e18:	e7d4      	b.n	8005dc4 <f_lseek+0xbe>
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 8005e1a:	f7fe ffac 	bl	8004d76 <get_fat>
 8005e1e:	4601      	mov	r1, r0
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8005e20:	1c4a      	adds	r2, r1, #1
 8005e22:	d0ec      	beq.n	8005dfe <f_lseek+0xf8>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 8005e24:	2901      	cmp	r1, #1
 8005e26:	d9e4      	bls.n	8005df2 <f_lseek+0xec>
 8005e28:	6823      	ldr	r3, [r4, #0]
 8005e2a:	695b      	ldr	r3, [r3, #20]
 8005e2c:	428b      	cmp	r3, r1
 8005e2e:	d9e0      	bls.n	8005df2 <f_lseek+0xec>
					fp->fptr += bcs;
 8005e30:	68a3      	ldr	r3, [r4, #8]
					fp->clust = clst;
 8005e32:	6161      	str	r1, [r4, #20]
					fp->fptr += bcs;
 8005e34:	443b      	add	r3, r7
 8005e36:	60a3      	str	r3, [r4, #8]
					ofs -= bcs;
 8005e38:	1bed      	subs	r5, r5, r7
 8005e3a:	e7c0      	b.n	8005dbe <f_lseek+0xb8>

08005e3c <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8005e3c:	b530      	push	{r4, r5, lr}
 8005e3e:	f5ad 7d07 	sub.w	sp, sp, #540	; 0x21c
	FRESULT res;
	FATFS* fs;
	DEFINE_NAMEBUF;


	if (!dp) return FR_INVALID_OBJECT;
 8005e42:	4604      	mov	r4, r0
{
 8005e44:	9101      	str	r1, [sp, #4]
	if (!dp) return FR_INVALID_OBJECT;
 8005e46:	b350      	cbz	r0, 8005e9e <f_opendir+0x62>

	/* Get logical drive number */
	res = find_volume(&fs, &path, 0);
 8005e48:	2200      	movs	r2, #0
 8005e4a:	a901      	add	r1, sp, #4
 8005e4c:	a802      	add	r0, sp, #8
 8005e4e:	f7fe fe23 	bl	8004a98 <find_volume>
	if (res == FR_OK) {
 8005e52:	b980      	cbnz	r0, 8005e76 <f_opendir+0x3a>
		dp->fs = fs;
		INIT_BUF(*dp);
 8005e54:	ab03      	add	r3, sp, #12
		dp->fs = fs;
 8005e56:	9d02      	ldr	r5, [sp, #8]
		INIT_BUF(*dp);
 8005e58:	61a3      	str	r3, [r4, #24]
 8005e5a:	ab06      	add	r3, sp, #24
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8005e5c:	4620      	mov	r0, r4
 8005e5e:	9901      	ldr	r1, [sp, #4]
		dp->fs = fs;
 8005e60:	6025      	str	r5, [r4, #0]
		INIT_BUF(*dp);
 8005e62:	61e3      	str	r3, [r4, #28]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8005e64:	f7ff fa4a 	bl	80052fc <follow_path>
		FREE_BUF();
		if (res == FR_OK) {						/* Follow completed */
 8005e68:	b9d8      	cbnz	r0, 8005ea2 <f_opendir+0x66>
			if (dp->dir) {						/* It is not the origin directory itself */
 8005e6a:	6961      	ldr	r1, [r4, #20]
 8005e6c:	b151      	cbz	r1, 8005e84 <f_opendir+0x48>
				if (dp->dir[DIR_Attr] & AM_DIR)	/* The object is a sub directory */
 8005e6e:	7acb      	ldrb	r3, [r1, #11]
 8005e70:	06db      	lsls	r3, r3, #27
 8005e72:	d403      	bmi.n	8005e7c <f_opendir+0x40>
					dp->sclust = ld_clust(fs, dp->dir);
				else							/* The object is a file */
					res = FR_NO_PATH;
 8005e74:	2005      	movs	r0, #5
#endif
			}
		}
		if (res == FR_NO_FILE) res = FR_NO_PATH;
	}
	if (res != FR_OK) dp->fs = 0;		/* Invalidate the directory object if function faild */
 8005e76:	2300      	movs	r3, #0
 8005e78:	6023      	str	r3, [r4, #0]
 8005e7a:	e00d      	b.n	8005e98 <f_opendir+0x5c>
					dp->sclust = ld_clust(fs, dp->dir);
 8005e7c:	7828      	ldrb	r0, [r5, #0]
 8005e7e:	f7fe ff67 	bl	8004d50 <ld_clust.isra.0>
 8005e82:	60a0      	str	r0, [r4, #8]
				dp->id = fs->id;
 8005e84:	88eb      	ldrh	r3, [r5, #6]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8005e86:	2100      	movs	r1, #0
 8005e88:	4620      	mov	r0, r4
				dp->id = fs->id;
 8005e8a:	80a3      	strh	r3, [r4, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8005e8c:	f7fe ffed 	bl	8004e6a <dir_sdi>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8005e90:	2804      	cmp	r0, #4
 8005e92:	d0ef      	beq.n	8005e74 <f_opendir+0x38>
	if (res != FR_OK) dp->fs = 0;		/* Invalidate the directory object if function faild */
 8005e94:	2800      	cmp	r0, #0
 8005e96:	d1ee      	bne.n	8005e76 <f_opendir+0x3a>

	LEAVE_FF(fs, res);
}
 8005e98:	f50d 7d07 	add.w	sp, sp, #540	; 0x21c
 8005e9c:	bd30      	pop	{r4, r5, pc}
	if (!dp) return FR_INVALID_OBJECT;
 8005e9e:	2009      	movs	r0, #9
 8005ea0:	e7fa      	b.n	8005e98 <f_opendir+0x5c>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8005ea2:	2804      	cmp	r0, #4
 8005ea4:	d0e6      	beq.n	8005e74 <f_opendir+0x38>
 8005ea6:	e7e6      	b.n	8005e76 <f_opendir+0x3a>

08005ea8 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8005ea8:	b570      	push	{r4, r5, r6, lr}
 8005eaa:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 8005eae:	4604      	mov	r4, r0
 8005eb0:	460e      	mov	r6, r1
	FRESULT res;
	DEFINE_NAMEBUF;


	res = validate(dp);						/* Check validity of the object */
 8005eb2:	f7fe fd12 	bl	80048da <validate>
	if (res == FR_OK) {
 8005eb6:	4605      	mov	r5, r0
 8005eb8:	b9f0      	cbnz	r0, 8005ef8 <f_readdir+0x50>
		if (!fno) {
 8005eba:	b93e      	cbnz	r6, 8005ecc <f_readdir+0x24>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8005ebc:	4631      	mov	r1, r6
 8005ebe:	4620      	mov	r0, r4
			FREE_BUF();
		}
	}

	LEAVE_FF(dp->fs, res);
}
 8005ec0:	f50d 7d04 	add.w	sp, sp, #528	; 0x210
 8005ec4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8005ec8:	f7fe bfcf 	b.w	8004e6a <dir_sdi>
			INIT_BUF(*dp);
 8005ecc:	ab01      	add	r3, sp, #4
 8005ece:	61a3      	str	r3, [r4, #24]
 8005ed0:	ab04      	add	r3, sp, #16
			res = dir_read(dp, 0);			/* Read an item */
 8005ed2:	4620      	mov	r0, r4
			INIT_BUF(*dp);
 8005ed4:	61e3      	str	r3, [r4, #28]
			res = dir_read(dp, 0);			/* Read an item */
 8005ed6:	f7ff fc97 	bl	8005808 <dir_read.constprop.0>
			if (res == FR_NO_FILE) {		/* Reached end of directory */
 8005eda:	2804      	cmp	r0, #4
 8005edc:	d110      	bne.n	8005f00 <f_readdir+0x58>
				dp->sect = 0;
 8005ede:	6125      	str	r5, [r4, #16]
				get_fileinfo(dp, fno);		/* Get the object information */
 8005ee0:	4631      	mov	r1, r6
 8005ee2:	4620      	mov	r0, r4
 8005ee4:	f7fe fd0b 	bl	80048fe <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8005ee8:	2100      	movs	r1, #0
 8005eea:	4620      	mov	r0, r4
 8005eec:	f7ff f8e9 	bl	80050c2 <dir_next>
				if (res == FR_NO_FILE) {
 8005ef0:	2804      	cmp	r0, #4
 8005ef2:	d107      	bne.n	8005f04 <f_readdir+0x5c>
					dp->sect = 0;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	6123      	str	r3, [r4, #16]
}
 8005ef8:	4628      	mov	r0, r5
 8005efa:	f50d 7d04 	add.w	sp, sp, #528	; 0x210
 8005efe:	bd70      	pop	{r4, r5, r6, pc}
			if (res == FR_OK) {				/* A valid entry is found */
 8005f00:	2800      	cmp	r0, #0
 8005f02:	d0ed      	beq.n	8005ee0 <f_readdir+0x38>
 8005f04:	4605      	mov	r5, r0
 8005f06:	e7f7      	b.n	8005ef8 <f_readdir+0x50>

08005f08 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8005f08:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f0c:	4614      	mov	r4, r2
 8005f0e:	9001      	str	r0, [sp, #4]
 8005f10:	460f      	mov	r7, r1
	UINT i;
	BYTE fat, *p;


	/* Get logical drive number */
	res = find_volume(fatfs, &path, 0);
 8005f12:	2200      	movs	r2, #0
 8005f14:	4620      	mov	r0, r4
 8005f16:	a901      	add	r1, sp, #4
 8005f18:	f7fe fdbe 	bl	8004a98 <find_volume>
	fs = *fatfs;
	if (res == FR_OK) {
 8005f1c:	4605      	mov	r5, r0
 8005f1e:	b938      	cbnz	r0, 8005f30 <f_getfree+0x28>
	fs = *fatfs;
 8005f20:	6824      	ldr	r4, [r4, #0]
		/* If free_clust is valid, return it without full cluster scan */
		if (fs->free_clust <= fs->n_fatent - 2) {
 8005f22:	e9d4 3804 	ldrd	r3, r8, [r4, #16]
 8005f26:	f1a8 0202 	sub.w	r2, r8, #2
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d804      	bhi.n	8005f38 <f_getfree+0x30>
			*nclst = fs->free_clust;
 8005f2e:	603b      	str	r3, [r7, #0]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
			*nclst = nfree;			/* Return the free clusters */
		}
	}
	LEAVE_FF(fs, res);
}
 8005f30:	4628      	mov	r0, r5
 8005f32:	b002      	add	sp, #8
 8005f34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			fat = fs->fs_type;
 8005f38:	f894 9000 	ldrb.w	r9, [r4]
			if (fat == FS_FAT12) {	/* Sector unalighed entries: Search FAT via regular routine. */
 8005f3c:	f1b9 0f01 	cmp.w	r9, #1
 8005f40:	d118      	bne.n	8005f74 <f_getfree+0x6c>
				clst = 2;
 8005f42:	f04f 0802 	mov.w	r8, #2
			nfree = 0;
 8005f46:	4606      	mov	r6, r0
					stat = get_fat(fs, clst);
 8005f48:	4641      	mov	r1, r8
 8005f4a:	4620      	mov	r0, r4
 8005f4c:	f7fe ff13 	bl	8004d76 <get_fat>
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8005f50:	1c43      	adds	r3, r0, #1
 8005f52:	d032      	beq.n	8005fba <f_getfree+0xb2>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8005f54:	2801      	cmp	r0, #1
 8005f56:	d032      	beq.n	8005fbe <f_getfree+0xb6>
					if (stat == 0) nfree++;
 8005f58:	b900      	cbnz	r0, 8005f5c <f_getfree+0x54>
 8005f5a:	3601      	adds	r6, #1
				} while (++clst < fs->n_fatent);
 8005f5c:	6963      	ldr	r3, [r4, #20]
 8005f5e:	f108 0801 	add.w	r8, r8, #1
 8005f62:	4543      	cmp	r3, r8
 8005f64:	d8f0      	bhi.n	8005f48 <f_getfree+0x40>
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8005f66:	7963      	ldrb	r3, [r4, #5]
			fs->free_clust = nfree;	/* free_clust is valid */
 8005f68:	6126      	str	r6, [r4, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8005f6a:	f043 0301 	orr.w	r3, r3, #1
 8005f6e:	7163      	strb	r3, [r4, #5]
			*nclst = nfree;			/* Return the free clusters */
 8005f70:	603e      	str	r6, [r7, #0]
 8005f72:	e7dd      	b.n	8005f30 <f_getfree+0x28>
				i = 0; p = 0;
 8005f74:	4603      	mov	r3, r0
 8005f76:	4602      	mov	r2, r0
			nfree = 0;
 8005f78:	4606      	mov	r6, r0
				clst = fs->n_fatent; sect = fs->fatbase;
 8005f7a:	6a21      	ldr	r1, [r4, #32]
					if (!i) {
 8005f7c:	b94a      	cbnz	r2, 8005f92 <f_getfree+0x8a>
						res = move_window(fs, sect++);
 8005f7e:	4620      	mov	r0, r4
 8005f80:	f101 0a01 	add.w	sl, r1, #1
 8005f84:	f7fe fd48 	bl	8004a18 <move_window>
						if (res != FR_OK) break;
 8005f88:	b9d8      	cbnz	r0, 8005fc2 <f_getfree+0xba>
						res = move_window(fs, sect++);
 8005f8a:	4651      	mov	r1, sl
						i = SS(fs);
 8005f8c:	8962      	ldrh	r2, [r4, #10]
						p = fs->win;
 8005f8e:	f104 0330 	add.w	r3, r4, #48	; 0x30
					if (fat == FS_FAT16) {
 8005f92:	f1b9 0f02 	cmp.w	r9, #2
 8005f96:	d108      	bne.n	8005faa <f_getfree+0xa2>
						if (LD_WORD(p) == 0) nfree++;
 8005f98:	8818      	ldrh	r0, [r3, #0]
 8005f9a:	b900      	cbnz	r0, 8005f9e <f_getfree+0x96>
 8005f9c:	3601      	adds	r6, #1
						p += 2; i -= 2;
 8005f9e:	3302      	adds	r3, #2
 8005fa0:	3a02      	subs	r2, #2
				} while (--clst);
 8005fa2:	f1b8 0801 	subs.w	r8, r8, #1
 8005fa6:	d1e9      	bne.n	8005f7c <f_getfree+0x74>
 8005fa8:	e7dd      	b.n	8005f66 <f_getfree+0x5e>
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) nfree++;
 8005faa:	6818      	ldr	r0, [r3, #0]
						p += 4; i -= 4;
 8005fac:	3a04      	subs	r2, #4
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) nfree++;
 8005fae:	f030 4070 	bics.w	r0, r0, #4026531840	; 0xf0000000
 8005fb2:	bf08      	it	eq
 8005fb4:	3601      	addeq	r6, #1
						p += 4; i -= 4;
 8005fb6:	3304      	adds	r3, #4
 8005fb8:	e7f3      	b.n	8005fa2 <f_getfree+0x9a>
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8005fba:	2501      	movs	r5, #1
 8005fbc:	e7d3      	b.n	8005f66 <f_getfree+0x5e>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8005fbe:	2502      	movs	r5, #2
 8005fc0:	e7d1      	b.n	8005f66 <f_getfree+0x5e>
 8005fc2:	4605      	mov	r5, r0
 8005fc4:	e7cf      	b.n	8005f66 <f_getfree+0x5e>
	...

08005fc8 <f_mkfs>:
FRESULT f_mkfs (
	const TCHAR* path,	/* Logical drive number */
	BYTE sfd,			/* Partitioning rule 0:FDISK, 1:SFD */
	UINT au				/* Size of allocation unit in unit of byte or sector */
)
{
 8005fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	DWORD eb[2];
#endif


	/* Check mounted drive and clear work area */
	if (sfd > 1) return FR_INVALID_PARAMETER;
 8005fcc:	2901      	cmp	r1, #1
{
 8005fce:	b089      	sub	sp, #36	; 0x24
 8005fd0:	468b      	mov	fp, r1
 8005fd2:	4615      	mov	r5, r2
 8005fd4:	9005      	str	r0, [sp, #20]
	if (sfd > 1) return FR_INVALID_PARAMETER;
 8005fd6:	f200 82ae 	bhi.w	8006536 <f_mkfs+0x56e>
	vol = get_ldnumber(&path);
 8005fda:	a805      	add	r0, sp, #20
 8005fdc:	f7fe fc60 	bl	80048a0 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8005fe0:	1e06      	subs	r6, r0, #0
 8005fe2:	f2c0 82aa 	blt.w	800653a <f_mkfs+0x572>
	fs = FatFs[vol];
 8005fe6:	4b63      	ldr	r3, [pc, #396]	; (8006174 <f_mkfs+0x1ac>)
 8005fe8:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;
 8005fec:	2c00      	cmp	r4, #0
 8005fee:	f000 82a6 	beq.w	800653e <f_mkfs+0x576>
	fs->fs_type = 0;
 8005ff2:	2300      	movs	r3, #0
	pdrv = LD2PD(vol);	/* Physical drive */
 8005ff4:	b2f6      	uxtb	r6, r6
	part = LD2PT(vol);	/* Partition (0:auto detect, 1-4:get from partition table)*/

	/* Get disk statics */
	stat = disk_initialize(pdrv);
 8005ff6:	4630      	mov	r0, r6
	fs->fs_type = 0;
 8005ff8:	7023      	strb	r3, [r4, #0]
	stat = disk_initialize(pdrv);
 8005ffa:	f7fe fbe1 	bl	80047c0 <disk_initialize>
	if (stat & STA_NOINIT) return FR_NOT_READY;
 8005ffe:	07c2      	lsls	r2, r0, #31
 8006000:	f100 829f 	bmi.w	8006542 <f_mkfs+0x57a>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 8006004:	0743      	lsls	r3, r0, #29
 8006006:	f100 829e 	bmi.w	8006546 <f_mkfs+0x57e>
#if _MAX_SS != _MIN_SS		/* Get disk sector size */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK || SS(fs) > _MAX_SS || SS(fs) < _MIN_SS)
 800600a:	2102      	movs	r1, #2
 800600c:	4630      	mov	r0, r6
 800600e:	f104 020a 	add.w	r2, r4, #10
 8006012:	f7fe fc0c 	bl	800482e <disk_ioctl>
 8006016:	b118      	cbz	r0, 8006020 <f_mkfs+0x58>
		return FR_DISK_ERR;
 8006018:	2001      	movs	r0, #1
		disk_write(pdrv, tbl, b_vol + 1, 1);	/* Write original (VBR + 1) */
		disk_write(pdrv, tbl, b_vol + 7, 1);	/* Write backup (VBR + 7) */
	}

	return (disk_ioctl(pdrv, CTRL_SYNC, 0) == RES_OK) ? FR_OK : FR_DISK_ERR;
}
 800601a:	b009      	add	sp, #36	; 0x24
 800601c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK || SS(fs) > _MAX_SS || SS(fs) < _MIN_SS)
 8006020:	8963      	ldrh	r3, [r4, #10]
 8006022:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8006026:	b29b      	uxth	r3, r3
 8006028:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 800602c:	d8f4      	bhi.n	8006018 <f_mkfs+0x50>
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &n_vol) != RES_OK || n_vol < 128)
 800602e:	2101      	movs	r1, #1
 8006030:	4630      	mov	r0, r6
 8006032:	aa07      	add	r2, sp, #28
 8006034:	f7fe fbfb 	bl	800482e <disk_ioctl>
 8006038:	2800      	cmp	r0, #0
 800603a:	d1ed      	bne.n	8006018 <f_mkfs+0x50>
 800603c:	9a07      	ldr	r2, [sp, #28]
 800603e:	2a7f      	cmp	r2, #127	; 0x7f
 8006040:	d9ea      	bls.n	8006018 <f_mkfs+0x50>
		b_vol = (sfd) ? 0 : 63;		/* Volume start sector */
 8006042:	f1bb 0f00 	cmp.w	fp, #0
 8006046:	bf14      	ite	ne
 8006048:	f04f 0a00 	movne.w	sl, #0
 800604c:	f04f 0a3f 	moveq.w	sl, #63	; 0x3f
	if (au & (au - 1)) au = 0;
 8006050:	1e6b      	subs	r3, r5, #1
		n_vol -= b_vol;				/* Volume size */
 8006052:	eba2 020a 	sub.w	r2, r2, sl
	if (au & (au - 1)) au = 0;
 8006056:	422b      	tst	r3, r5
 8006058:	8961      	ldrh	r1, [r4, #10]
		n_vol -= b_vol;				/* Volume size */
 800605a:	9207      	str	r2, [sp, #28]
	if (au & (au - 1)) au = 0;
 800605c:	d100      	bne.n	8006060 <f_mkfs+0x98>
	if (!au) {						/* AU auto selection */
 800605e:	b97d      	cbnz	r5, 8006080 <f_mkfs+0xb8>
		vs = n_vol / (2000 / (SS(fs) / 512));
 8006060:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8006064:	0a48      	lsrs	r0, r1, #9
 8006066:	fbb3 f3f0 	udiv	r3, r3, r0
		for (i = 0; vs < vst[i]; i++) ;
 800606a:	2000      	movs	r0, #0
		vs = n_vol / (2000 / (SS(fs) / 512));
 800606c:	fbb2 f3f3 	udiv	r3, r2, r3
		for (i = 0; vs < vst[i]; i++) ;
 8006070:	4d41      	ldr	r5, [pc, #260]	; (8006178 <f_mkfs+0x1b0>)
 8006072:	f835 7b02 	ldrh.w	r7, [r5], #2
 8006076:	42bb      	cmp	r3, r7
 8006078:	d329      	bcc.n	80060ce <f_mkfs+0x106>
		au = cst[i];
 800607a:	4b40      	ldr	r3, [pc, #256]	; (800617c <f_mkfs+0x1b4>)
 800607c:	f833 5010 	ldrh.w	r5, [r3, r0, lsl #1]
	if (au >= _MIN_SS) au /= SS(fs);	/* Number of sectors per cluster */
 8006080:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8006084:	bf28      	it	cs
 8006086:	fbb5 f5f1 	udivcs	r5, r5, r1
	if (!au) au = 1;
 800608a:	2d80      	cmp	r5, #128	; 0x80
 800608c:	bf28      	it	cs
 800608e:	2580      	movcs	r5, #128	; 0x80
 8006090:	2d01      	cmp	r5, #1
 8006092:	462b      	mov	r3, r5
 8006094:	bf38      	it	cc
 8006096:	2301      	movcc	r3, #1
	if (n_clst >= MIN_FAT16) fmt = FS_FAT16;
 8006098:	f640 75f5 	movw	r5, #4085	; 0xff5
 800609c:	9301      	str	r3, [sp, #4]
	n_clst = n_vol / au;
 800609e:	fbb2 f3f3 	udiv	r3, r2, r3
	if (n_clst >= MIN_FAT16) fmt = FS_FAT16;
 80060a2:	42ab      	cmp	r3, r5
 80060a4:	f101 30ff 	add.w	r0, r1, #4294967295
 80060a8:	f200 824f 	bhi.w	800654a <f_mkfs+0x582>
	fmt = FS_FAT12;
 80060ac:	2701      	movs	r7, #1
		n_fat = (fmt == FS_FAT12) ? (n_clst * 3 + 1) / 2 + 3 : (n_clst * 2) + 4;
 80060ae:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80060b2:	3301      	adds	r3, #1
 80060b4:	085b      	lsrs	r3, r3, #1
 80060b6:	1cdd      	adds	r5, r3, #3
		n_dir = (DWORD)N_ROOTDIR * SZ_DIRE / SS(fs);
 80060b8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80060bc:	fbb3 f3f1 	udiv	r3, r3, r1
		n_fat = (n_fat + SS(fs) - 1) / SS(fs);
 80060c0:	4405      	add	r5, r0
 80060c2:	fbb5 f5f1 	udiv	r5, r5, r1
		n_rsv = 1;
 80060c6:	f04f 0901 	mov.w	r9, #1
		n_dir = (DWORD)N_ROOTDIR * SZ_DIRE / SS(fs);
 80060ca:	9303      	str	r3, [sp, #12]
 80060cc:	e00a      	b.n	80060e4 <f_mkfs+0x11c>
		for (i = 0; vs < vst[i]; i++) ;
 80060ce:	3001      	adds	r0, #1
 80060d0:	e7cf      	b.n	8006072 <f_mkfs+0xaa>
		n_dir = 0;
 80060d2:	2300      	movs	r3, #0
		n_fat = ((n_clst * 4) + 8 + SS(fs) - 1) / SS(fs);
 80060d4:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 80060d8:	fbb5 f5f1 	udiv	r5, r5, r1
		n_dir = 0;
 80060dc:	2703      	movs	r7, #3
		n_rsv = 32;
 80060de:	f04f 0920 	mov.w	r9, #32
		n_dir = 0;
 80060e2:	9303      	str	r3, [sp, #12]
	b_fat = b_vol + n_rsv;				/* FAT area start sector */
 80060e4:	eb09 030a 	add.w	r3, r9, sl
 80060e8:	9302      	str	r3, [sp, #8]
	b_data = b_dir + n_dir;				/* Data area start sector */
 80060ea:	9b03      	ldr	r3, [sp, #12]
 80060ec:	eb05 0803 	add.w	r8, r5, r3
 80060f0:	eb09 030a 	add.w	r3, r9, sl
 80060f4:	4498      	add	r8, r3
	if (n_vol < b_data + au - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 80060f6:	9b01      	ldr	r3, [sp, #4]
 80060f8:	eba3 030a 	sub.w	r3, r3, sl
 80060fc:	4443      	add	r3, r8
 80060fe:	429a      	cmp	r2, r3
 8006100:	d201      	bcs.n	8006106 <f_mkfs+0x13e>
 8006102:	200e      	movs	r0, #14
 8006104:	e789      	b.n	800601a <f_mkfs+0x52>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &n) != RES_OK || !n || n > 32768) n = 1;
 8006106:	2103      	movs	r1, #3
 8006108:	4630      	mov	r0, r6
 800610a:	aa06      	add	r2, sp, #24
 800610c:	f7fe fb8f 	bl	800482e <disk_ioctl>
 8006110:	b920      	cbnz	r0, 800611c <f_mkfs+0x154>
 8006112:	9b06      	ldr	r3, [sp, #24]
 8006114:	3b01      	subs	r3, #1
 8006116:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800611a:	d301      	bcc.n	8006120 <f_mkfs+0x158>
 800611c:	2301      	movs	r3, #1
 800611e:	9306      	str	r3, [sp, #24]
	n = (b_data + n - 1) & ~(n - 1);	/* Next nearest erase block from current data start */
 8006120:	9a06      	ldr	r2, [sp, #24]
	if (fmt == FS_FAT32) {		/* FAT32: Move FAT offset */
 8006122:	2f03      	cmp	r7, #3
	n = (b_data + n - 1) & ~(n - 1);	/* Next nearest erase block from current data start */
 8006124:	f102 33ff 	add.w	r3, r2, #4294967295
 8006128:	4443      	add	r3, r8
 800612a:	f1c2 0200 	rsb	r2, r2, #0
 800612e:	ea03 0302 	and.w	r3, r3, r2
		b_fat += n;
 8006132:	bf08      	it	eq
 8006134:	9a02      	ldreq	r2, [sp, #8]
	n = (n - b_data) / N_FATS;
 8006136:	eba3 0308 	sub.w	r3, r3, r8
		b_fat += n;
 800613a:	bf05      	ittet	eq
 800613c:	18d2      	addeq	r2, r2, r3
		n_rsv += n;
 800613e:	4499      	addeq	r9, r3
		n_fat += n;
 8006140:	18ed      	addne	r5, r5, r3
		b_fat += n;
 8006142:	9202      	streq	r2, [sp, #8]
	n = (n - b_data) / N_FATS;
 8006144:	9306      	str	r3, [sp, #24]
	n_clst = (n_vol - n_rsv - n_fat * N_FATS - n_dir) / au;
 8006146:	9a07      	ldr	r2, [sp, #28]
 8006148:	9b03      	ldr	r3, [sp, #12]
 800614a:	9901      	ldr	r1, [sp, #4]
 800614c:	1ad3      	subs	r3, r2, r3
 800614e:	eba3 0309 	sub.w	r3, r3, r9
 8006152:	1b5b      	subs	r3, r3, r5
 8006154:	fbb3 f3f1 	udiv	r3, r3, r1
	if (   (fmt == FS_FAT16 && n_clst < MIN_FAT16)
 8006158:	2f02      	cmp	r7, #2
	n_clst = (n_vol - n_rsv - n_fat * N_FATS - n_dir) / au;
 800615a:	9304      	str	r3, [sp, #16]
	if (   (fmt == FS_FAT16 && n_clst < MIN_FAT16)
 800615c:	d110      	bne.n	8006180 <f_mkfs+0x1b8>
 800615e:	f640 73f5 	movw	r3, #4085	; 0xff5
 8006162:	9904      	ldr	r1, [sp, #16]
 8006164:	4299      	cmp	r1, r3
 8006166:	d9cc      	bls.n	8006102 <f_mkfs+0x13a>
			sys = (n_vol < 0x10000) ? 0x04 : 0x06;	/* FAT16(<65536) : FAT12/16(>=65536) */
 8006168:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800616c:	bf2c      	ite	cs
 800616e:	2306      	movcs	r3, #6
 8006170:	2304      	movcc	r3, #4
 8006172:	e00e      	b.n	8006192 <f_mkfs+0x1ca>
 8006174:	20000388 	.word	0x20000388
 8006178:	08010784 	.word	0x08010784
 800617c:	0801076e 	.word	0x0801076e
		|| (fmt == FS_FAT32 && n_clst < MIN_FAT32))
 8006180:	2f03      	cmp	r7, #3
 8006182:	f040 8112 	bne.w	80063aa <f_mkfs+0x3e2>
 8006186:	f64f 73f5 	movw	r3, #65525	; 0xfff5
 800618a:	9a04      	ldr	r2, [sp, #16]
 800618c:	429a      	cmp	r2, r3
 800618e:	d9b8      	bls.n	8006102 <f_mkfs+0x13a>
		sys = 0x0C;		/* FAT32X */
 8006190:	230c      	movs	r3, #12
			mem_set(fs->win, 0, SS(fs));
 8006192:	8962      	ldrh	r2, [r4, #10]
 8006194:	f104 0830 	add.w	r8, r4, #48	; 0x30
		if (sfd) {	/* No partition table (SFD) */
 8006198:	f1bb 0f00 	cmp.w	fp, #0
 800619c:	f040 810e 	bne.w	80063bc <f_mkfs+0x3f4>
			mem_set(fs->win, 0, SS(fs));
 80061a0:	4659      	mov	r1, fp
 80061a2:	4640      	mov	r0, r8
 80061a4:	f7fe fb66 	bl	8004874 <mem_set>
			tbl[4] = sys;					/* System type */
 80061a8:	f884 31f2 	strb.w	r3, [r4, #498]	; 0x1f2
			tbl[5] = 254;					/* Partition end head */
 80061ac:	23fe      	movs	r3, #254	; 0xfe
 80061ae:	f884 31f3 	strb.w	r3, [r4, #499]	; 0x1f3
			n = (b_vol + n_vol) / 63 / 255;
 80061b2:	f643 63c1 	movw	r3, #16065	; 0x3ec1
 80061b6:	9a07      	ldr	r2, [sp, #28]
			tbl[1] = 1;						/* Partition start head */
 80061b8:	f04f 0c01 	mov.w	ip, #1
			n = (b_vol + n_vol) / 63 / 255;
 80061bc:	eb0a 0002 	add.w	r0, sl, r2
 80061c0:	fbb0 f0f3 	udiv	r0, r0, r3
			tbl[6] = (BYTE)(n >> 2 | 63);	/* Partition end sector */
 80061c4:	0883      	lsrs	r3, r0, #2
 80061c6:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 80061ca:	f884 31f4 	strb.w	r3, [r4, #500]	; 0x1f4
			ST_DWORD(tbl + 8, 63);			/* Partition start in LBA */
 80061ce:	233f      	movs	r3, #63	; 0x3f
 80061d0:	f884 31f6 	strb.w	r3, [r4, #502]	; 0x1f6
			ST_DWORD(tbl + 12, n_vol);		/* Partition size in LBA */
 80061d4:	f3c2 2307 	ubfx	r3, r2, #8, #8
 80061d8:	f884 31fb 	strb.w	r3, [r4, #507]	; 0x1fb
 80061dc:	0c13      	lsrs	r3, r2, #16
 80061de:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
			ST_WORD(fs->win + BS_55AA, 0xAA55);	/* MBR signature */
 80061e2:	f64a 2355 	movw	r3, #43605	; 0xaa55
			ST_DWORD(tbl + 12, n_vol);		/* Partition size in LBA */
 80061e6:	f884 21fa 	strb.w	r2, [r4, #506]	; 0x1fa
 80061ea:	0e12      	lsrs	r2, r2, #24
			n = (b_vol + n_vol) / 63 / 255;
 80061ec:	9006      	str	r0, [sp, #24]
			tbl[7] = (BYTE)n;				/* End cylinder */
 80061ee:	f884 01f5 	strb.w	r0, [r4, #501]	; 0x1f5
			ST_DWORD(tbl + 12, n_vol);		/* Partition size in LBA */
 80061f2:	f884 21fd 	strb.w	r2, [r4, #509]	; 0x1fd
			ST_WORD(fs->win + BS_55AA, 0xAA55);	/* MBR signature */
 80061f6:	f8a4 322e 	strh.w	r3, [r4, #558]	; 0x22e
			if (disk_write(pdrv, fs->win, 0, 1) != RES_OK)	/* Write it to the MBR */
 80061fa:	465a      	mov	r2, fp
 80061fc:	4663      	mov	r3, ip
 80061fe:	4641      	mov	r1, r8
 8006200:	4630      	mov	r0, r6
			tbl[1] = 1;						/* Partition start head */
 8006202:	f884 c1ef 	strb.w	ip, [r4, #495]	; 0x1ef
			tbl[2] = 1;						/* Partition start sector */
 8006206:	f884 c1f0 	strb.w	ip, [r4, #496]	; 0x1f0
			tbl[3] = 0;						/* Partition start cylinder */
 800620a:	f884 b1f1 	strb.w	fp, [r4, #497]	; 0x1f1
			ST_DWORD(tbl + 8, 63);			/* Partition start in LBA */
 800620e:	f884 b1f7 	strb.w	fp, [r4, #503]	; 0x1f7
 8006212:	f884 b1f8 	strb.w	fp, [r4, #504]	; 0x1f8
 8006216:	f884 b1f9 	strb.w	fp, [r4, #505]	; 0x1f9
			if (disk_write(pdrv, fs->win, 0, 1) != RES_OK)	/* Write it to the MBR */
 800621a:	f7fe faf3 	bl	8004804 <disk_write>
 800621e:	2800      	cmp	r0, #0
 8006220:	f47f aefa 	bne.w	8006018 <f_mkfs+0x50>
			md = 0xF8;
 8006224:	f04f 0bf8 	mov.w	fp, #248	; 0xf8
	mem_set(tbl, 0, SS(fs));
 8006228:	2100      	movs	r1, #0
 800622a:	4640      	mov	r0, r8
 800622c:	8962      	ldrh	r2, [r4, #10]
 800622e:	f7fe fb21 	bl	8004874 <mem_set>
	mem_cpy(tbl, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code, OEM name */
 8006232:	220b      	movs	r2, #11
 8006234:	4640      	mov	r0, r8
 8006236:	49ca      	ldr	r1, [pc, #808]	; (8006560 <f_mkfs+0x598>)
 8006238:	f7fe fb12 	bl	8004860 <mem_cpy>
	i = SS(fs);								/* Sector size */
 800623c:	8963      	ldrh	r3, [r4, #10]
	ST_WORD(tbl + BPB_RsvdSecCnt, n_rsv);	/* Reserved sectors */
 800623e:	f884 903e 	strb.w	r9, [r4, #62]	; 0x3e
	ST_WORD(tbl + BPB_BytsPerSec, i);
 8006242:	f884 303b 	strb.w	r3, [r4, #59]	; 0x3b
 8006246:	0a1b      	lsrs	r3, r3, #8
 8006248:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
	tbl[BPB_SecPerClus] = (BYTE)au;			/* Sectors per cluster */
 800624c:	9b01      	ldr	r3, [sp, #4]
	ST_WORD(tbl + BPB_RsvdSecCnt, n_rsv);	/* Reserved sectors */
 800624e:	f3c9 2907 	ubfx	r9, r9, #8, #8
	tbl[BPB_SecPerClus] = (BYTE)au;			/* Sectors per cluster */
 8006252:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
	tbl[BPB_NumFATs] = N_FATS;				/* Number of FATs */
 8006256:	2301      	movs	r3, #1
 8006258:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
	ST_WORD(tbl + BPB_RootEntCnt, i);
 800625c:	2300      	movs	r3, #0
 800625e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
	i = (fmt == FS_FAT32) ? 0 : N_ROOTDIR;	/* Number of root directory entries */
 8006262:	1efb      	subs	r3, r7, #3
 8006264:	bf18      	it	ne
 8006266:	2301      	movne	r3, #1
	ST_WORD(tbl + BPB_RootEntCnt, i);
 8006268:	005b      	lsls	r3, r3, #1
 800626a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
	if (n_vol < 0x10000) {					/* Number of total sectors */
 800626e:	9b07      	ldr	r3, [sp, #28]
	ST_WORD(tbl + BPB_RsvdSecCnt, n_rsv);	/* Reserved sectors */
 8006270:	f884 903f 	strb.w	r9, [r4, #63]	; 0x3f
	if (n_vol < 0x10000) {					/* Number of total sectors */
 8006274:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006278:	b29a      	uxth	r2, r3
 800627a:	f080 80a2 	bcs.w	80063c2 <f_mkfs+0x3fa>
		ST_WORD(tbl + BPB_TotSec16, n_vol);
 800627e:	0a12      	lsrs	r2, r2, #8
 8006280:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006284:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
	ST_WORD(tbl + BPB_SecPerTrk, 63);		/* Number of sectors per track */
 8006288:	233f      	movs	r3, #63	; 0x3f
 800628a:	f04f 0900 	mov.w	r9, #0
 800628e:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
	ST_WORD(tbl + BPB_NumHeads, 255);		/* Number of heads */
 8006292:	23ff      	movs	r3, #255	; 0xff
	tbl[BPB_Media] = md;					/* Media descriptor */
 8006294:	f884 b045 	strb.w	fp, [r4, #69]	; 0x45
	ST_WORD(tbl + BPB_NumHeads, 255);		/* Number of heads */
 8006298:	f884 304a 	strb.w	r3, [r4, #74]	; 0x4a
	ST_WORD(tbl + BPB_SecPerTrk, 63);		/* Number of sectors per track */
 800629c:	f884 9049 	strb.w	r9, [r4, #73]	; 0x49
	ST_WORD(tbl + BPB_NumHeads, 255);		/* Number of heads */
 80062a0:	f884 904b 	strb.w	r9, [r4, #75]	; 0x4b
	ST_DWORD(tbl + BPB_HiddSec, b_vol);		/* Hidden sectors */
 80062a4:	f884 a04c 	strb.w	sl, [r4, #76]	; 0x4c
 80062a8:	f884 904d 	strb.w	r9, [r4, #77]	; 0x4d
 80062ac:	f884 904e 	strb.w	r9, [r4, #78]	; 0x4e
 80062b0:	f884 904f 	strb.w	r9, [r4, #79]	; 0x4f
	n = GET_FATTIME();						/* Use current time as VSN */
 80062b4:	f7fe fad0 	bl	8004858 <get_fattime>
	if (fmt == FS_FAT32) {
 80062b8:	2f03      	cmp	r7, #3
	n = GET_FATTIME();						/* Use current time as VSN */
 80062ba:	9006      	str	r0, [sp, #24]
		ST_DWORD(tbl + BPB_FATSz32, n_fat);	/* Number of sectors per FAT */
 80062bc:	b2e9      	uxtb	r1, r5
 80062be:	f3c5 2207 	ubfx	r2, r5, #8, #8
 80062c2:	b283      	uxth	r3, r0
	if (fmt == FS_FAT32) {
 80062c4:	f040 8089 	bne.w	80063da <f_mkfs+0x412>
		ST_DWORD(tbl + BS_VolID32, n);		/* VSN */
 80062c8:	0a1b      	lsrs	r3, r3, #8
 80062ca:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
 80062ce:	0c03      	lsrs	r3, r0, #16
 80062d0:	f884 3075 	strb.w	r3, [r4, #117]	; 0x75
		ST_DWORD(tbl + BPB_FATSz32, n_fat);	/* Number of sectors per FAT */
 80062d4:	0c2b      	lsrs	r3, r5, #16
 80062d6:	f884 3056 	strb.w	r3, [r4, #86]	; 0x56
 80062da:	0e2b      	lsrs	r3, r5, #24
 80062dc:	f884 3057 	strb.w	r3, [r4, #87]	; 0x57
		ST_DWORD(tbl + BPB_RootClus, 2);	/* Root directory start cluster (2) */
 80062e0:	2302      	movs	r3, #2
 80062e2:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
		ST_WORD(tbl + BPB_FSInfo, 1);		/* FSINFO record offset (VBR + 1) */
 80062e6:	2301      	movs	r3, #1
 80062e8:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
		ST_WORD(tbl + BPB_BkBootSec, 6);	/* Backup boot record offset (VBR + 6) */
 80062ec:	2306      	movs	r3, #6
 80062ee:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
		tbl[BS_DrvNum32] = 0x80;			/* Drive number */
 80062f2:	2380      	movs	r3, #128	; 0x80
 80062f4:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
		tbl[BS_BootSig32] = 0x29;			/* Extended boot signature */
 80062f8:	2329      	movs	r3, #41	; 0x29
		ST_DWORD(tbl + BPB_FATSz32, n_fat);	/* Number of sectors per FAT */
 80062fa:	f884 2055 	strb.w	r2, [r4, #85]	; 0x55
		mem_cpy(tbl + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 80062fe:	2213      	movs	r2, #19
		ST_DWORD(tbl + BS_VolID32, n);		/* VSN */
 8006300:	f884 0073 	strb.w	r0, [r4, #115]	; 0x73
		ST_DWORD(tbl + BPB_FATSz32, n_fat);	/* Number of sectors per FAT */
 8006304:	f884 1054 	strb.w	r1, [r4, #84]	; 0x54
		ST_DWORD(tbl + BS_VolID32, n);		/* VSN */
 8006308:	0e00      	lsrs	r0, r0, #24
		mem_cpy(tbl + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 800630a:	4996      	ldr	r1, [pc, #600]	; (8006564 <f_mkfs+0x59c>)
		ST_DWORD(tbl + BS_VolID32, n);		/* VSN */
 800630c:	f884 0076 	strb.w	r0, [r4, #118]	; 0x76
		ST_DWORD(tbl + BPB_RootClus, 2);	/* Root directory start cluster (2) */
 8006310:	f884 905d 	strb.w	r9, [r4, #93]	; 0x5d
 8006314:	f884 905e 	strb.w	r9, [r4, #94]	; 0x5e
 8006318:	f884 905f 	strb.w	r9, [r4, #95]	; 0x5f
		ST_WORD(tbl + BPB_FSInfo, 1);		/* FSINFO record offset (VBR + 1) */
 800631c:	f884 9061 	strb.w	r9, [r4, #97]	; 0x61
		ST_WORD(tbl + BPB_BkBootSec, 6);	/* Backup boot record offset (VBR + 6) */
 8006320:	f884 9063 	strb.w	r9, [r4, #99]	; 0x63
		tbl[BS_BootSig32] = 0x29;			/* Extended boot signature */
 8006324:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
		mem_cpy(tbl + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 8006328:	f104 0077 	add.w	r0, r4, #119	; 0x77
		mem_cpy(tbl + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 800632c:	f7fe fa98 	bl	8004860 <mem_cpy>
	ST_WORD(tbl + BS_55AA, 0xAA55);			/* Signature (Offset is fixed here regardless of sector size) */
 8006330:	2355      	movs	r3, #85	; 0x55
 8006332:	f884 322e 	strb.w	r3, [r4, #558]	; 0x22e
 8006336:	23aa      	movs	r3, #170	; 0xaa
	if (disk_write(pdrv, tbl, b_vol, 1) != RES_OK)	/* Write it to the VBR sector */
 8006338:	4652      	mov	r2, sl
	ST_WORD(tbl + BS_55AA, 0xAA55);			/* Signature (Offset is fixed here regardless of sector size) */
 800633a:	f884 322f 	strb.w	r3, [r4, #559]	; 0x22f
	if (disk_write(pdrv, tbl, b_vol, 1) != RES_OK)	/* Write it to the VBR sector */
 800633e:	4641      	mov	r1, r8
 8006340:	2301      	movs	r3, #1
 8006342:	4630      	mov	r0, r6
 8006344:	f7fe fa5e 	bl	8004804 <disk_write>
 8006348:	2800      	cmp	r0, #0
 800634a:	f47f ae65 	bne.w	8006018 <f_mkfs+0x50>
	if (fmt == FS_FAT32)					/* Write it to the backup VBR if needed (VBR + 6) */
 800634e:	2f03      	cmp	r7, #3
 8006350:	d106      	bne.n	8006360 <f_mkfs+0x398>
		disk_write(pdrv, tbl, b_vol + 6, 1);
 8006352:	2301      	movs	r3, #1
 8006354:	4641      	mov	r1, r8
 8006356:	4630      	mov	r0, r6
 8006358:	f10a 0206 	add.w	r2, sl, #6
 800635c:	f7fe fa52 	bl	8004804 <disk_write>
		mem_set(tbl, 0, SS(fs));			/* 1st sector of the FAT  */
 8006360:	2100      	movs	r1, #0
 8006362:	4640      	mov	r0, r8
 8006364:	8962      	ldrh	r2, [r4, #10]
 8006366:	f7fe fa85 	bl	8004874 <mem_set>
		if (fmt != FS_FAT32) {
 800636a:	2f03      	cmp	r7, #3
 800636c:	d14f      	bne.n	800640e <f_mkfs+0x446>
			n |= 0xFFFFFF00;
 800636e:	f06b 03ff 	orn	r3, fp, #255	; 0xff
 8006372:	9306      	str	r3, [sp, #24]
			ST_DWORD(tbl + 0, n);			/* Reserve cluster #0-1 (FAT32) */
 8006374:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
 8006378:	23ff      	movs	r3, #255	; 0xff
 800637a:	f884 3031 	strb.w	r3, [r4, #49]	; 0x31
 800637e:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
 8006382:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
			ST_DWORD(tbl + 4, 0xFFFFFFFF);
 8006386:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 800638a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 800638e:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
 8006392:	f884 3037 	strb.w	r3, [r4, #55]	; 0x37
			ST_DWORD(tbl + 8, 0x0FFFFFFF);	/* Reserve cluster #2 for root directory */
 8006396:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 800639a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 800639e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
 80063a2:	230f      	movs	r3, #15
 80063a4:	f884 303b 	strb.w	r3, [r4, #59]	; 0x3b
 80063a8:	e043      	b.n	8006432 <f_mkfs+0x46a>
		if (fmt == FS_FAT12 && n_vol < 0x10000) {
 80063aa:	2f01      	cmp	r7, #1
 80063ac:	f47f aedc 	bne.w	8006168 <f_mkfs+0x1a0>
			sys = 0x01;	/* FAT12(<65536) */
 80063b0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80063b4:	bf2c      	ite	cs
 80063b6:	2306      	movcs	r3, #6
 80063b8:	2301      	movcc	r3, #1
 80063ba:	e6ea      	b.n	8006192 <f_mkfs+0x1ca>
			md = 0xF0;
 80063bc:	f04f 0bf0 	mov.w	fp, #240	; 0xf0
 80063c0:	e732      	b.n	8006228 <f_mkfs+0x260>
		ST_DWORD(tbl + BPB_TotSec32, n_vol);
 80063c2:	0a12      	lsrs	r2, r2, #8
 80063c4:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 80063c8:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
 80063cc:	0c1a      	lsrs	r2, r3, #16
 80063ce:	0e1b      	lsrs	r3, r3, #24
 80063d0:	f884 2052 	strb.w	r2, [r4, #82]	; 0x52
 80063d4:	f884 3053 	strb.w	r3, [r4, #83]	; 0x53
 80063d8:	e756      	b.n	8006288 <f_mkfs+0x2c0>
		ST_DWORD(tbl + BS_VolID, n);		/* VSN */
 80063da:	0a1b      	lsrs	r3, r3, #8
 80063dc:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 80063e0:	0c03      	lsrs	r3, r0, #16
 80063e2:	f884 3059 	strb.w	r3, [r4, #89]	; 0x59
		tbl[BS_DrvNum] = 0x80;				/* Drive number */
 80063e6:	2380      	movs	r3, #128	; 0x80
 80063e8:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
		tbl[BS_BootSig] = 0x29;				/* Extended boot signature */
 80063ec:	2329      	movs	r3, #41	; 0x29
		ST_DWORD(tbl + BS_VolID, n);		/* VSN */
 80063ee:	f884 0057 	strb.w	r0, [r4, #87]	; 0x57
 80063f2:	0e00      	lsrs	r0, r0, #24
 80063f4:	f884 005a 	strb.w	r0, [r4, #90]	; 0x5a
		ST_WORD(tbl + BPB_FATSz16, n_fat);	/* Number of sectors per FAT */
 80063f8:	f884 1046 	strb.w	r1, [r4, #70]	; 0x46
 80063fc:	f884 2047 	strb.w	r2, [r4, #71]	; 0x47
		mem_cpy(tbl + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 8006400:	4959      	ldr	r1, [pc, #356]	; (8006568 <f_mkfs+0x5a0>)
 8006402:	2213      	movs	r2, #19
		tbl[BS_BootSig] = 0x29;				/* Extended boot signature */
 8006404:	f884 3056 	strb.w	r3, [r4, #86]	; 0x56
		mem_cpy(tbl + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 8006408:	f104 005b 	add.w	r0, r4, #91	; 0x5b
 800640c:	e78e      	b.n	800632c <f_mkfs+0x364>
			n |= (fmt == FS_FAT12) ? 0x00FFFF00 : 0xFFFFFF00;
 800640e:	2f01      	cmp	r7, #1
 8006410:	4b56      	ldr	r3, [pc, #344]	; (800656c <f_mkfs+0x5a4>)
 8006412:	bf18      	it	ne
 8006414:	f06f 03ff 	mvnne.w	r3, #255	; 0xff
			ST_DWORD(tbl + 0, n);			/* Reserve cluster #0-1 (FAT12/16) */
 8006418:	22ff      	movs	r2, #255	; 0xff
			n |= (fmt == FS_FAT12) ? 0x00FFFF00 : 0xFFFFFF00;
 800641a:	ea43 030b 	orr.w	r3, r3, fp
 800641e:	9306      	str	r3, [sp, #24]
			ST_DWORD(tbl + 0, n);			/* Reserve cluster #0-1 (FAT12/16) */
 8006420:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
 8006424:	0e1b      	lsrs	r3, r3, #24
 8006426:	f884 2031 	strb.w	r2, [r4, #49]	; 0x31
 800642a:	f884 2032 	strb.w	r2, [r4, #50]	; 0x32
 800642e:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
		if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 8006432:	9b02      	ldr	r3, [sp, #8]
 8006434:	4641      	mov	r1, r8
 8006436:	4630      	mov	r0, r6
 8006438:	9a02      	ldr	r2, [sp, #8]
 800643a:	f103 0901 	add.w	r9, r3, #1
 800643e:	2301      	movs	r3, #1
 8006440:	f7fe f9e0 	bl	8004804 <disk_write>
 8006444:	4601      	mov	r1, r0
 8006446:	2800      	cmp	r0, #0
 8006448:	f47f ade6 	bne.w	8006018 <f_mkfs+0x50>
		mem_set(tbl, 0, SS(fs));			/* Fill following FAT entries with zero */
 800644c:	4640      	mov	r0, r8
 800644e:	8962      	ldrh	r2, [r4, #10]
 8006450:	f7fe fa10 	bl	8004874 <mem_set>
		for (n = 1; n < n_fat; n++) {		/* This loop may take a time on FAT32 volume due to many single sector writes */
 8006454:	2301      	movs	r3, #1
 8006456:	429d      	cmp	r5, r3
 8006458:	9306      	str	r3, [sp, #24]
			if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 800645a:	f109 0b01 	add.w	fp, r9, #1
		for (n = 1; n < n_fat; n++) {		/* This loop may take a time on FAT32 volume due to many single sector writes */
 800645e:	d85d      	bhi.n	800651c <f_mkfs+0x554>
	i = (fmt == FS_FAT32) ? au : (UINT)n_dir;
 8006460:	9b01      	ldr	r3, [sp, #4]
 8006462:	9a03      	ldr	r2, [sp, #12]
 8006464:	2f03      	cmp	r7, #3
 8006466:	bf18      	it	ne
 8006468:	4613      	movne	r3, r2
 800646a:	9301      	str	r3, [sp, #4]
	} while (--i);
 800646c:	eb09 0503 	add.w	r5, r9, r3
		if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 8006470:	2301      	movs	r3, #1
 8006472:	464a      	mov	r2, r9
 8006474:	4641      	mov	r1, r8
 8006476:	4630      	mov	r0, r6
 8006478:	4499      	add	r9, r3
 800647a:	f7fe f9c3 	bl	8004804 <disk_write>
 800647e:	2800      	cmp	r0, #0
 8006480:	f47f adca 	bne.w	8006018 <f_mkfs+0x50>
	} while (--i);
 8006484:	45a9      	cmp	r9, r5
 8006486:	d1f3      	bne.n	8006470 <f_mkfs+0x4a8>
	if (fmt == FS_FAT32) {
 8006488:	2f03      	cmp	r7, #3
 800648a:	d13e      	bne.n	800650a <f_mkfs+0x542>
		ST_DWORD(tbl + FSI_LeadSig, 0x41615252);
 800648c:	2352      	movs	r3, #82	; 0x52
 800648e:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
 8006492:	f884 3031 	strb.w	r3, [r4, #49]	; 0x31
 8006496:	2361      	movs	r3, #97	; 0x61
 8006498:	2241      	movs	r2, #65	; 0x41
 800649a:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
		ST_DWORD(tbl + FSI_StrucSig, 0x61417272);
 800649e:	f884 3217 	strb.w	r3, [r4, #535]	; 0x217
		ST_DWORD(tbl + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 80064a2:	9b04      	ldr	r3, [sp, #16]
		ST_DWORD(tbl + FSI_LeadSig, 0x41615252);
 80064a4:	f884 2033 	strb.w	r2, [r4, #51]	; 0x33
		ST_DWORD(tbl + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 80064a8:	3b01      	subs	r3, #1
		ST_DWORD(tbl + FSI_StrucSig, 0x61417272);
 80064aa:	f884 2216 	strb.w	r2, [r4, #534]	; 0x216
		ST_DWORD(tbl + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 80064ae:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80064b2:	f884 3218 	strb.w	r3, [r4, #536]	; 0x218
 80064b6:	f884 2219 	strb.w	r2, [r4, #537]	; 0x219
 80064ba:	0c1a      	lsrs	r2, r3, #16
 80064bc:	0e1b      	lsrs	r3, r3, #24
 80064be:	f884 321b 	strb.w	r3, [r4, #539]	; 0x21b
		ST_DWORD(tbl + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 80064c2:	2302      	movs	r3, #2
 80064c4:	f884 321c 	strb.w	r3, [r4, #540]	; 0x21c
		ST_WORD(tbl + BS_55AA, 0xAA55);
 80064c8:	2355      	movs	r3, #85	; 0x55
 80064ca:	f884 322e 	strb.w	r3, [r4, #558]	; 0x22e
 80064ce:	23aa      	movs	r3, #170	; 0xaa
		ST_DWORD(tbl + FSI_StrucSig, 0x61417272);
 80064d0:	2172      	movs	r1, #114	; 0x72
		ST_WORD(tbl + BS_55AA, 0xAA55);
 80064d2:	f884 322f 	strb.w	r3, [r4, #559]	; 0x22f
		disk_write(pdrv, tbl, b_vol + 1, 1);	/* Write original (VBR + 1) */
 80064d6:	2301      	movs	r3, #1
		ST_DWORD(tbl + FSI_StrucSig, 0x61417272);
 80064d8:	f884 1214 	strb.w	r1, [r4, #532]	; 0x214
 80064dc:	f884 1215 	strb.w	r1, [r4, #533]	; 0x215
		ST_DWORD(tbl + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 80064e0:	f884 221a 	strb.w	r2, [r4, #538]	; 0x21a
		disk_write(pdrv, tbl, b_vol + 1, 1);	/* Write original (VBR + 1) */
 80064e4:	4641      	mov	r1, r8
 80064e6:	eb0a 0203 	add.w	r2, sl, r3
		ST_DWORD(tbl + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 80064ea:	f884 021d 	strb.w	r0, [r4, #541]	; 0x21d
 80064ee:	f884 021e 	strb.w	r0, [r4, #542]	; 0x21e
 80064f2:	f884 021f 	strb.w	r0, [r4, #543]	; 0x21f
		disk_write(pdrv, tbl, b_vol + 1, 1);	/* Write original (VBR + 1) */
 80064f6:	4630      	mov	r0, r6
 80064f8:	f7fe f984 	bl	8004804 <disk_write>
		disk_write(pdrv, tbl, b_vol + 7, 1);	/* Write backup (VBR + 7) */
 80064fc:	2301      	movs	r3, #1
 80064fe:	4641      	mov	r1, r8
 8006500:	4630      	mov	r0, r6
 8006502:	f10a 0207 	add.w	r2, sl, #7
 8006506:	f7fe f97d 	bl	8004804 <disk_write>
	return (disk_ioctl(pdrv, CTRL_SYNC, 0) == RES_OK) ? FR_OK : FR_DISK_ERR;
 800650a:	2200      	movs	r2, #0
 800650c:	4630      	mov	r0, r6
 800650e:	4611      	mov	r1, r2
 8006510:	f7fe f98d 	bl	800482e <disk_ioctl>
 8006514:	3800      	subs	r0, #0
 8006516:	bf18      	it	ne
 8006518:	2001      	movne	r0, #1
 800651a:	e57e      	b.n	800601a <f_mkfs+0x52>
			if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 800651c:	2301      	movs	r3, #1
 800651e:	464a      	mov	r2, r9
 8006520:	4641      	mov	r1, r8
 8006522:	4630      	mov	r0, r6
 8006524:	f7fe f96e 	bl	8004804 <disk_write>
 8006528:	2800      	cmp	r0, #0
 800652a:	f47f ad75 	bne.w	8006018 <f_mkfs+0x50>
		for (n = 1; n < n_fat; n++) {		/* This loop may take a time on FAT32 volume due to many single sector writes */
 800652e:	9b06      	ldr	r3, [sp, #24]
			if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 8006530:	46d9      	mov	r9, fp
		for (n = 1; n < n_fat; n++) {		/* This loop may take a time on FAT32 volume due to many single sector writes */
 8006532:	3301      	adds	r3, #1
 8006534:	e78f      	b.n	8006456 <f_mkfs+0x48e>
	if (sfd > 1) return FR_INVALID_PARAMETER;
 8006536:	2013      	movs	r0, #19
 8006538:	e56f      	b.n	800601a <f_mkfs+0x52>
	if (vol < 0) return FR_INVALID_DRIVE;
 800653a:	200b      	movs	r0, #11
 800653c:	e56d      	b.n	800601a <f_mkfs+0x52>
	if (!fs) return FR_NOT_ENABLED;
 800653e:	200c      	movs	r0, #12
 8006540:	e56b      	b.n	800601a <f_mkfs+0x52>
	if (stat & STA_NOINIT) return FR_NOT_READY;
 8006542:	2003      	movs	r0, #3
 8006544:	e569      	b.n	800601a <f_mkfs+0x52>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 8006546:	200a      	movs	r0, #10
 8006548:	e567      	b.n	800601a <f_mkfs+0x52>
	if (n_clst >= MIN_FAT32) fmt = FS_FAT32;
 800654a:	f64f 77f5 	movw	r7, #65525	; 0xfff5
 800654e:	42bb      	cmp	r3, r7
		n_fat = ((n_clst * 4) + 8 + SS(fs) - 1) / SS(fs);
 8006550:	f103 0502 	add.w	r5, r3, #2
	if (n_clst >= MIN_FAT32) fmt = FS_FAT32;
 8006554:	f63f adbd 	bhi.w	80060d2 <f_mkfs+0x10a>
		n_fat = (fmt == FS_FAT12) ? (n_clst * 3 + 1) / 2 + 3 : (n_clst * 2) + 4;
 8006558:	2702      	movs	r7, #2
 800655a:	006d      	lsls	r5, r5, #1
 800655c:	e5ac      	b.n	80060b8 <f_mkfs+0xf0>
 800655e:	bf00      	nop
 8006560:	0801072d 	.word	0x0801072d
 8006564:	08010739 	.word	0x08010739
 8006568:	0801074d 	.word	0x0801074d
 800656c:	00ffff00 	.word	0x00ffff00

08006570 <ff_convert>:
	const WCHAR *p;
	WCHAR c;
	int i, n, li, hi;


	if (chr < 0x80) {	/* ASCII */
 8006570:	287f      	cmp	r0, #127	; 0x7f
{
 8006572:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (chr < 0x80) {	/* ASCII */
 8006574:	d918      	bls.n	80065a8 <ff_convert+0x38>
	} else {
		if (dir) {		/* OEM code to unicode */
			p = oem2uni;
			hi = sizeof oem2uni / 4 - 1;
		} else {		/* Unicode to OEM code */
			p = uni2oem;
 8006576:	4a0e      	ldr	r2, [pc, #56]	; (80065b0 <ff_convert+0x40>)
 8006578:	4b0e      	ldr	r3, [pc, #56]	; (80065b4 <ff_convert+0x44>)
 800657a:	f245 5520 	movw	r5, #21792	; 0x5520
 800657e:	2900      	cmp	r1, #0
 8006580:	bf08      	it	eq
 8006582:	461a      	moveq	r2, r3
			hi = sizeof uni2oem / 4 - 1;
		}
		li = 0;
 8006584:	2400      	movs	r4, #0
			p = uni2oem;
 8006586:	2110      	movs	r1, #16
		for (n = 16; n; n--) {
			i = li + (hi - li) / 2;
 8006588:	1b2b      	subs	r3, r5, r4
 800658a:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 800658e:	eb04 0363 	add.w	r3, r4, r3, asr #1
			if (chr == p[i * 2]) break;
 8006592:	f832 7023 	ldrh.w	r7, [r2, r3, lsl #2]
 8006596:	009e      	lsls	r6, r3, #2
 8006598:	4287      	cmp	r7, r0
 800659a:	d006      	beq.n	80065aa <ff_convert+0x3a>
			if (chr > p[i * 2])
				li = i;
 800659c:	bf34      	ite	cc
 800659e:	461c      	movcc	r4, r3
			else
				hi = i;
 80065a0:	461d      	movcs	r5, r3
		for (n = 16; n; n--) {
 80065a2:	3901      	subs	r1, #1
 80065a4:	d1f0      	bne.n	8006588 <ff_convert+0x18>
		}
		c = n ? p[i * 2 + 1] : 0;
 80065a6:	4608      	mov	r0, r1
	}

	return c;
}
 80065a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		c = n ? p[i * 2 + 1] : 0;
 80065aa:	4432      	add	r2, r6
 80065ac:	8850      	ldrh	r0, [r2, #2]
	return c;
 80065ae:	e7fb      	b.n	80065a8 <ff_convert+0x38>
 80065b0:	08010b76 	.word	0x08010b76
 80065b4:	08025ffa 	.word	0x08025ffa

080065b8 <ff_wtoupper>:
									0xFF21,0xFF22,0xFF23,0xFF24,0xFF25,0xFF26,0xFF27,0xFF28,0xFF29,0xFF2A,0xFF2B,0xFF2C,0xFF2D,0xFF2E,0xFF2F,0xFF30,0xFF31,0xFF32,0xFF33,0xFF34,0xFF35,0xFF36,0xFF37,0xFF38,0xFF39,0xFF3A
	};
	UINT i, n, hi, li;


	if (chr < 0x80) {	/* ASCII characters (acceleration) */
 80065b8:	287f      	cmp	r0, #127	; 0x7f
{
 80065ba:	b570      	push	{r4, r5, r6, lr}
	if (chr < 0x80) {	/* ASCII characters (acceleration) */
 80065bc:	d806      	bhi.n	80065cc <ff_wtoupper+0x14>
		if (chr >= 0x61 && chr <= 0x7A) chr -= 0x20;
 80065be:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80065c2:	2b19      	cmp	r3, #25
 80065c4:	d801      	bhi.n	80065ca <ff_wtoupper+0x12>
 80065c6:	3820      	subs	r0, #32
 80065c8:	b280      	uxth	r0, r0
		} while (--n);
		if (n) chr = upper[i];
	}

	return chr;
}
 80065ca:	bd70      	pop	{r4, r5, r6, pc}
 80065cc:	220c      	movs	r2, #12
		n = 12; li = 0; hi = sizeof lower / sizeof lower[0];
 80065ce:	2100      	movs	r1, #0
 80065d0:	f44f 74f7 	mov.w	r4, #494	; 0x1ee
			if (chr == lower[i]) break;
 80065d4:	4d08      	ldr	r5, [pc, #32]	; (80065f8 <ff_wtoupper+0x40>)
			i = li + (hi - li) / 2;
 80065d6:	1a63      	subs	r3, r4, r1
 80065d8:	eb01 0353 	add.w	r3, r1, r3, lsr #1
			if (chr == lower[i]) break;
 80065dc:	f835 6013 	ldrh.w	r6, [r5, r3, lsl #1]
 80065e0:	4286      	cmp	r6, r0
 80065e2:	d005      	beq.n	80065f0 <ff_wtoupper+0x38>
			i = li + (hi - li) / 2;
 80065e4:	bf2c      	ite	cs
 80065e6:	461c      	movcs	r4, r3
 80065e8:	4619      	movcc	r1, r3
		} while (--n);
 80065ea:	3a01      	subs	r2, #1
 80065ec:	d1f3      	bne.n	80065d6 <ff_wtoupper+0x1e>
 80065ee:	e7ec      	b.n	80065ca <ff_wtoupper+0x12>
		if (n) chr = upper[i];
 80065f0:	4a02      	ldr	r2, [pc, #8]	; (80065fc <ff_wtoupper+0x44>)
 80065f2:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
	return chr;
 80065f6:	e7e8      	b.n	80065ca <ff_wtoupper+0x12>
 80065f8:	0801079a 	.word	0x0801079a
 80065fc:	0803b47e 	.word	0x0803b47e

08006600 <vListInitialise>:
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006600:	f04f 32ff 	mov.w	r2, #4294967295
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006604:	f100 0308 	add.w	r3, r0, #8

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006608:	e9c0 2302 	strd	r2, r3, [r0, #8]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800660c:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800660e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006610:	2300      	movs	r3, #0
 8006612:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006614:	4770      	bx	lr

08006616 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8006616:	2300      	movs	r3, #0
 8006618:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800661a:	4770      	bx	lr

0800661c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800661c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800661e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006620:	689a      	ldr	r2, [r3, #8]
 8006622:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006624:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006626:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006628:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800662a:	6803      	ldr	r3, [r0, #0]
 800662c:	3301      	adds	r3, #1
 800662e:	6003      	str	r3, [r0, #0]
}
 8006630:	4770      	bx	lr

08006632 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006632:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006634:	680c      	ldr	r4, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006636:	1c63      	adds	r3, r4, #1
 8006638:	d10a      	bne.n	8006650 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800663a:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800663c:	685a      	ldr	r2, [r3, #4]
 800663e:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006640:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006642:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8006644:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006646:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8006648:	6803      	ldr	r3, [r0, #0]
 800664a:	3301      	adds	r3, #1
 800664c:	6003      	str	r3, [r0, #0]
}
 800664e:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006650:	f100 0208 	add.w	r2, r0, #8
 8006654:	4613      	mov	r3, r2
 8006656:	6852      	ldr	r2, [r2, #4]
 8006658:	6815      	ldr	r5, [r2, #0]
 800665a:	42a5      	cmp	r5, r4
 800665c:	d9fa      	bls.n	8006654 <vListInsert+0x22>
 800665e:	e7ed      	b.n	800663c <vListInsert+0xa>

08006660 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8006660:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006662:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
 8006666:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006668:	6841      	ldr	r1, [r0, #4]
 800666a:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800666c:	685a      	ldr	r2, [r3, #4]
 800666e:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006670:	bf04      	itt	eq
 8006672:	6882      	ldreq	r2, [r0, #8]
 8006674:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006676:	2200      	movs	r2, #0
 8006678:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800667a:	6818      	ldr	r0, [r3, #0]
 800667c:	3801      	subs	r0, #1
 800667e:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8006680:	4770      	bx	lr

08006682 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006682:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006684:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006686:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 8006688:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800668a:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800668c:	b952      	cbnz	r2, 80066a4 <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800668e:	6807      	ldr	r7, [r0, #0]
 8006690:	bb47      	cbnz	r7, 80066e4 <prvCopyDataToQueue+0x62>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8006692:	6840      	ldr	r0, [r0, #4]
 8006694:	f001 f870 	bl	8007778 <xTaskPriorityDisinherit>
 8006698:	4605      	mov	r5, r0
				pxQueue->pxMutexHolder = NULL;
 800669a:	6067      	str	r7, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800669c:	3601      	adds	r6, #1

	return xReturn;
}
 800669e:	4628      	mov	r0, r5
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80066a0:	63a6      	str	r6, [r4, #56]	; 0x38
}
 80066a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	else if( xPosition == queueSEND_TO_BACK )
 80066a4:	b965      	cbnz	r5, 80066c0 <prvCopyDataToQueue+0x3e>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80066a6:	6880      	ldr	r0, [r0, #8]
 80066a8:	f005 ff91 	bl	800c5ce <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80066ac:	68a3      	ldr	r3, [r4, #8]
 80066ae:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80066b0:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80066b2:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80066b4:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d3f0      	bcc.n	800669c <prvCopyDataToQueue+0x1a>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80066ba:	6823      	ldr	r3, [r4, #0]
 80066bc:	60a3      	str	r3, [r4, #8]
 80066be:	e7ed      	b.n	800669c <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066c0:	68c0      	ldr	r0, [r0, #12]
 80066c2:	f005 ff84 	bl	800c5ce <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80066c6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80066c8:	68e3      	ldr	r3, [r4, #12]
 80066ca:	4251      	negs	r1, r2
 80066cc:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80066ce:	6822      	ldr	r2, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80066d0:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80066d2:	4293      	cmp	r3, r2
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80066d4:	bf3e      	ittt	cc
 80066d6:	6863      	ldrcc	r3, [r4, #4]
 80066d8:	185b      	addcc	r3, r3, r1
 80066da:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80066dc:	2d02      	cmp	r5, #2
 80066de:	d101      	bne.n	80066e4 <prvCopyDataToQueue+0x62>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80066e0:	b116      	cbz	r6, 80066e8 <prvCopyDataToQueue+0x66>
				--uxMessagesWaiting;
 80066e2:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 80066e4:	2500      	movs	r5, #0
 80066e6:	e7d9      	b.n	800669c <prvCopyDataToQueue+0x1a>
 80066e8:	4635      	mov	r5, r6
 80066ea:	e7d7      	b.n	800669c <prvCopyDataToQueue+0x1a>

080066ec <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
 80066ec:	b573      	push	{r0, r1, r4, r5, r6, lr}
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 80066ee:	6c84      	ldr	r4, [r0, #72]	; 0x48
	{
 80066f0:	460e      	mov	r6, r1
 80066f2:	9001      	str	r0, [sp, #4]
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 80066f4:	b92c      	cbnz	r4, 8006702 <prvNotifyQueueSetContainer+0x16>
 80066f6:	f640 12ce 	movw	r2, #2510	; 0x9ce
 80066fa:	4918      	ldr	r1, [pc, #96]	; (800675c <prvNotifyQueueSetContainer+0x70>)
 80066fc:	4818      	ldr	r0, [pc, #96]	; (8006760 <prvNotifyQueueSetContainer+0x74>)
 80066fe:	f003 fd7b 	bl	800a1f8 <assertFail>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 8006702:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006704:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006706:	429a      	cmp	r2, r3
 8006708:	d305      	bcc.n	8006716 <prvNotifyQueueSetContainer+0x2a>
 800670a:	f640 12cf 	movw	r2, #2511	; 0x9cf
 800670e:	4913      	ldr	r1, [pc, #76]	; (800675c <prvNotifyQueueSetContainer+0x70>)
 8006710:	4814      	ldr	r0, [pc, #80]	; (8006764 <prvNotifyQueueSetContainer+0x78>)
 8006712:	f003 fd71 	bl	800a1f8 <assertFail>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 8006716:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006718:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800671a:	429a      	cmp	r2, r3
 800671c:	d21b      	bcs.n	8006756 <prvNotifyQueueSetContainer+0x6a>
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
 800671e:	4632      	mov	r2, r6
 8006720:	4620      	mov	r0, r4
 8006722:	a901      	add	r1, sp, #4
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 8006724:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
 8006728:	f7ff ffab 	bl	8006682 <prvCopyDataToQueue>
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 800672c:	b26d      	sxtb	r5, r5

			if( cTxLock == queueUNLOCKED )
 800672e:	1c6b      	adds	r3, r5, #1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
 8006730:	4606      	mov	r6, r0
			if( cTxLock == queueUNLOCKED )
 8006732:	d10b      	bne.n	800674c <prvNotifyQueueSetContainer+0x60>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 8006734:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006736:	b133      	cbz	r3, 8006746 <prvNotifyQueueSetContainer+0x5a>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 8006738:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800673c:	f000 ff28 	bl	8007590 <xTaskRemoveFromEventList>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 8006740:	2800      	cmp	r0, #0
 8006742:	bf18      	it	ne
 8006744:	2601      	movne	r6, #1
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
 8006746:	4630      	mov	r0, r6
 8006748:	b002      	add	sp, #8
 800674a:	bd70      	pop	{r4, r5, r6, pc}
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800674c:	3501      	adds	r5, #1
 800674e:	b26d      	sxtb	r5, r5
 8006750:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8006754:	e7f7      	b.n	8006746 <prvNotifyQueueSetContainer+0x5a>
	BaseType_t xReturn = pdFALSE;
 8006756:	2600      	movs	r6, #0
		return xReturn;
 8006758:	e7f5      	b.n	8006746 <prvNotifyQueueSetContainer+0x5a>
 800675a:	bf00      	nop
 800675c:	0803b85a 	.word	0x0803b85a
 8006760:	0803b872 	.word	0x0803b872
 8006764:	0803b886 	.word	0x0803b886

08006768 <prvCopyDataFromQueue>:
{
 8006768:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800676a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 800676c:	4608      	mov	r0, r1
 800676e:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006770:	b162      	cbz	r2, 800678c <prvCopyDataFromQueue+0x24>
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8006772:	68dc      	ldr	r4, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006774:	6859      	ldr	r1, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8006776:	4414      	add	r4, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006778:	428c      	cmp	r4, r1
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800677a:	bf28      	it	cs
 800677c:	6819      	ldrcs	r1, [r3, #0]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800677e:	60dc      	str	r4, [r3, #12]
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8006780:	bf28      	it	cs
 8006782:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8006784:	68d9      	ldr	r1, [r3, #12]
}
 8006786:	bc10      	pop	{r4}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8006788:	f005 bf21 	b.w	800c5ce <memcpy>
}
 800678c:	bc10      	pop	{r4}
 800678e:	4770      	bx	lr

08006790 <prvUnlockQueue>:
{
 8006790:	b570      	push	{r4, r5, r6, lr}
 8006792:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8006794:	f001 fa76 	bl	8007c84 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8006798:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800679c:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 80067a0:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80067a2:	2d00      	cmp	r5, #0
 80067a4:	dc14      	bgt.n	80067d0 <prvUnlockQueue+0x40>
		pxQueue->cTxLock = queueUNLOCKED;
 80067a6:	23ff      	movs	r3, #255	; 0xff
 80067a8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 80067ac:	f001 fa8c 	bl	8007cc8 <vPortExitCritical>
	taskENTER_CRITICAL();
 80067b0:	f001 fa68 	bl	8007c84 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80067b4:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067b8:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 80067bc:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80067be:	2d00      	cmp	r5, #0
 80067c0:	dc19      	bgt.n	80067f6 <prvUnlockQueue+0x66>
		pxQueue->cRxLock = queueUNLOCKED;
 80067c2:	23ff      	movs	r3, #255	; 0xff
 80067c4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 80067c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 80067cc:	f001 ba7c 	b.w	8007cc8 <vPortExitCritical>
				if( pxQueue->pxQueueSetContainer != NULL )
 80067d0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80067d2:	b14b      	cbz	r3, 80067e8 <prvUnlockQueue+0x58>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
 80067d4:	2100      	movs	r1, #0
 80067d6:	4620      	mov	r0, r4
 80067d8:	f7ff ff88 	bl	80066ec <prvNotifyQueueSetContainer>
 80067dc:	b108      	cbz	r0, 80067e2 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 80067de:	f000 ff6b 	bl	80076b8 <vTaskMissedYield>
			--cTxLock;
 80067e2:	3d01      	subs	r5, #1
 80067e4:	b26d      	sxtb	r5, r5
 80067e6:	e7dc      	b.n	80067a2 <prvUnlockQueue+0x12>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80067e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d0db      	beq.n	80067a6 <prvUnlockQueue+0x16>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80067ee:	4630      	mov	r0, r6
 80067f0:	f000 fece 	bl	8007590 <xTaskRemoveFromEventList>
 80067f4:	e7f2      	b.n	80067dc <prvUnlockQueue+0x4c>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80067f6:	6923      	ldr	r3, [r4, #16]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d0e2      	beq.n	80067c2 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067fc:	4630      	mov	r0, r6
 80067fe:	f000 fec7 	bl	8007590 <xTaskRemoveFromEventList>
 8006802:	b108      	cbz	r0, 8006808 <prvUnlockQueue+0x78>
					vTaskMissedYield();
 8006804:	f000 ff58 	bl	80076b8 <vTaskMissedYield>
				--cRxLock;
 8006808:	3d01      	subs	r5, #1
 800680a:	b26d      	sxtb	r5, r5
 800680c:	e7d7      	b.n	80067be <prvUnlockQueue+0x2e>
	...

08006810 <xQueueGenericReset>:
{
 8006810:	b538      	push	{r3, r4, r5, lr}
 8006812:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8006814:	4604      	mov	r4, r0
 8006816:	b928      	cbnz	r0, 8006824 <xQueueGenericReset+0x14>
 8006818:	f240 121b 	movw	r2, #283	; 0x11b
 800681c:	491a      	ldr	r1, [pc, #104]	; (8006888 <xQueueGenericReset+0x78>)
 800681e:	481b      	ldr	r0, [pc, #108]	; (800688c <xQueueGenericReset+0x7c>)
 8006820:	f003 fcea 	bl	800a1f8 <assertFail>
	taskENTER_CRITICAL();
 8006824:	f001 fa2e 	bl	8007c84 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006828:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	; 0x3c
 800682c:	434b      	muls	r3, r1
 800682e:	6822      	ldr	r2, [r4, #0]
 8006830:	18d0      	adds	r0, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006832:	1a5b      	subs	r3, r3, r1
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006834:	6060      	str	r0, [r4, #4]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006836:	60a2      	str	r2, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006838:	2000      	movs	r0, #0
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800683a:	441a      	add	r2, r3
		pxQueue->cRxLock = queueUNLOCKED;
 800683c:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800683e:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006840:	60e2      	str	r2, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006842:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006846:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 800684a:	b9a5      	cbnz	r5, 8006876 <xQueueGenericReset+0x66>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800684c:	6923      	ldr	r3, [r4, #16]
 800684e:	b173      	cbz	r3, 800686e <xQueueGenericReset+0x5e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006850:	f104 0010 	add.w	r0, r4, #16
 8006854:	f000 fe9c 	bl	8007590 <xTaskRemoveFromEventList>
 8006858:	b148      	cbz	r0, 800686e <xQueueGenericReset+0x5e>
					queueYIELD_IF_USING_PREEMPTION();
 800685a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800685e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006862:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8006866:	f3bf 8f4f 	dsb	sy
 800686a:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 800686e:	f001 fa2b 	bl	8007cc8 <vPortExitCritical>
}
 8006872:	2001      	movs	r0, #1
 8006874:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006876:	f104 0010 	add.w	r0, r4, #16
 800687a:	f7ff fec1 	bl	8006600 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800687e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006882:	f7ff febd 	bl	8006600 <vListInitialise>
 8006886:	e7f2      	b.n	800686e <xQueueGenericReset+0x5e>
 8006888:	0803b85a 	.word	0x0803b85a
 800688c:	0803b8cd 	.word	0x0803b8cd

08006890 <xQueueGenericCreate>:
	{
 8006890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006892:	460d      	mov	r5, r1
 8006894:	4617      	mov	r7, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006896:	4606      	mov	r6, r0
 8006898:	b928      	cbnz	r0, 80068a6 <xQueueGenericCreate+0x16>
 800689a:	f44f 72c4 	mov.w	r2, #392	; 0x188
 800689e:	490e      	ldr	r1, [pc, #56]	; (80068d8 <xQueueGenericCreate+0x48>)
 80068a0:	480e      	ldr	r0, [pc, #56]	; (80068dc <xQueueGenericCreate+0x4c>)
 80068a2:	f003 fca9 	bl	800a1f8 <assertFail>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068a6:	fb05 f006 	mul.w	r0, r5, r6
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80068aa:	3054      	adds	r0, #84	; 0x54
 80068ac:	f001 fb2c 	bl	8007f08 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80068b0:	4604      	mov	r4, r0
 80068b2:	b168      	cbz	r0, 80068d0 <xQueueGenericCreate+0x40>
	if( uxItemSize == ( UBaseType_t ) 0 )
 80068b4:	b175      	cbz	r5, 80068d4 <xQueueGenericCreate+0x44>
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80068b6:	f100 0354 	add.w	r3, r0, #84	; 0x54
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80068ba:	6023      	str	r3, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80068bc:	2101      	movs	r1, #1
 80068be:	4620      	mov	r0, r4
	pxNewQueue->uxItemSize = uxItemSize;
 80068c0:	e9c4 650f 	strd	r6, r5, [r4, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80068c4:	f7ff ffa4 	bl	8006810 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
 80068c8:	2300      	movs	r3, #0
		pxNewQueue->ucQueueType = ucQueueType;
 80068ca:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
		pxNewQueue->pxQueueSetContainer = NULL;
 80068ce:	64a3      	str	r3, [r4, #72]	; 0x48
	}
 80068d0:	4620      	mov	r0, r4
 80068d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068d4:	4603      	mov	r3, r0
 80068d6:	e7f0      	b.n	80068ba <xQueueGenericCreate+0x2a>
 80068d8:	0803b85a 	.word	0x0803b85a
 80068dc:	0803b8d5 	.word	0x0803b8d5

080068e0 <xQueueGenericSend>:
{
 80068e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80068e4:	b085      	sub	sp, #20
 80068e6:	460f      	mov	r7, r1
 80068e8:	461e      	mov	r6, r3
	configASSERT( pxQueue );
 80068ea:	4604      	mov	r4, r0
{
 80068ec:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 80068ee:	b928      	cbnz	r0, 80068fc <xQueueGenericSend+0x1c>
 80068f0:	f240 22d9 	movw	r2, #729	; 0x2d9
 80068f4:	4952      	ldr	r1, [pc, #328]	; (8006a40 <xQueueGenericSend+0x160>)
 80068f6:	4853      	ldr	r0, [pc, #332]	; (8006a44 <xQueueGenericSend+0x164>)
 80068f8:	f003 fc7e 	bl	800a1f8 <assertFail>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80068fc:	b93f      	cbnz	r7, 800690e <xQueueGenericSend+0x2e>
 80068fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006900:	b12b      	cbz	r3, 800690e <xQueueGenericSend+0x2e>
 8006902:	f240 22da 	movw	r2, #730	; 0x2da
 8006906:	494e      	ldr	r1, [pc, #312]	; (8006a40 <xQueueGenericSend+0x160>)
 8006908:	484f      	ldr	r0, [pc, #316]	; (8006a48 <xQueueGenericSend+0x168>)
 800690a:	f003 fc75 	bl	800a1f8 <assertFail>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800690e:	2e02      	cmp	r6, #2
 8006910:	d108      	bne.n	8006924 <xQueueGenericSend+0x44>
 8006912:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006914:	2b01      	cmp	r3, #1
 8006916:	d005      	beq.n	8006924 <xQueueGenericSend+0x44>
 8006918:	f240 22db 	movw	r2, #731	; 0x2db
 800691c:	4948      	ldr	r1, [pc, #288]	; (8006a40 <xQueueGenericSend+0x160>)
 800691e:	484b      	ldr	r0, [pc, #300]	; (8006a4c <xQueueGenericSend+0x16c>)
 8006920:	f003 fc6a 	bl	800a1f8 <assertFail>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006924:	f000 fece 	bl	80076c4 <xTaskGetSchedulerState>
 8006928:	b938      	cbnz	r0, 800693a <xQueueGenericSend+0x5a>
 800692a:	9b01      	ldr	r3, [sp, #4]
 800692c:	b12b      	cbz	r3, 800693a <xQueueGenericSend+0x5a>
 800692e:	f240 22de 	movw	r2, #734	; 0x2de
 8006932:	4943      	ldr	r1, [pc, #268]	; (8006a40 <xQueueGenericSend+0x160>)
 8006934:	4846      	ldr	r0, [pc, #280]	; (8006a50 <xQueueGenericSend+0x170>)
 8006936:	f003 fc5f 	bl	800a1f8 <assertFail>
{
 800693a:	f04f 0800 	mov.w	r8, #0
		prvLockQueue( pxQueue );
 800693e:	46c1      	mov	r9, r8
		taskENTER_CRITICAL();
 8006940:	f001 f9a0 	bl	8007c84 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006944:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006946:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006948:	429a      	cmp	r2, r3
 800694a:	d301      	bcc.n	8006950 <xQueueGenericSend+0x70>
 800694c:	2e02      	cmp	r6, #2
 800694e:	d123      	bne.n	8006998 <xQueueGenericSend+0xb8>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006950:	4632      	mov	r2, r6
 8006952:	4639      	mov	r1, r7
 8006954:	4620      	mov	r0, r4
 8006956:	f7ff fe94 	bl	8006682 <prvCopyDataToQueue>
					if( pxQueue->pxQueueSetContainer != NULL )
 800695a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800695c:	b1a3      	cbz	r3, 8006988 <xQueueGenericSend+0xa8>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 800695e:	4631      	mov	r1, r6
 8006960:	4620      	mov	r0, r4
 8006962:	f7ff fec3 	bl	80066ec <prvNotifyQueueSetContainer>
						else if( xYieldRequired != pdFALSE )
 8006966:	b148      	cbz	r0, 800697c <xQueueGenericSend+0x9c>
							queueYIELD_IF_USING_PREEMPTION();
 8006968:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800696c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006970:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8006974:	f3bf 8f4f 	dsb	sy
 8006978:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800697c:	f001 f9a4 	bl	8007cc8 <vPortExitCritical>
				return pdPASS;
 8006980:	2001      	movs	r0, #1
}
 8006982:	b005      	add	sp, #20
 8006984:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006988:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800698a:	2b00      	cmp	r3, #0
 800698c:	d0eb      	beq.n	8006966 <xQueueGenericSend+0x86>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800698e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006992:	f000 fdfd 	bl	8007590 <xTaskRemoveFromEventList>
 8006996:	e7e6      	b.n	8006966 <xQueueGenericSend+0x86>
				if( xTicksToWait == ( TickType_t ) 0 )
 8006998:	9d01      	ldr	r5, [sp, #4]
 800699a:	b91d      	cbnz	r5, 80069a4 <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
 800699c:	f001 f994 	bl	8007cc8 <vPortExitCritical>
			return errQUEUE_FULL;
 80069a0:	2000      	movs	r0, #0
 80069a2:	e7ee      	b.n	8006982 <xQueueGenericSend+0xa2>
				else if( xEntryTimeSet == pdFALSE )
 80069a4:	f1b8 0f00 	cmp.w	r8, #0
 80069a8:	d102      	bne.n	80069b0 <xQueueGenericSend+0xd0>
					vTaskSetTimeOutState( &xTimeOut );
 80069aa:	a802      	add	r0, sp, #8
 80069ac:	f000 fe32 	bl	8007614 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 80069b0:	f001 f98a 	bl	8007cc8 <vPortExitCritical>
		vTaskSuspendAll();
 80069b4:	f000 fbfa 	bl	80071ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80069b8:	f001 f964 	bl	8007c84 <vPortEnterCritical>
 80069bc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80069c0:	2bff      	cmp	r3, #255	; 0xff
 80069c2:	bf08      	it	eq
 80069c4:	f884 9044 	strbeq.w	r9, [r4, #68]	; 0x44
 80069c8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80069cc:	2bff      	cmp	r3, #255	; 0xff
 80069ce:	bf08      	it	eq
 80069d0:	f884 9045 	strbeq.w	r9, [r4, #69]	; 0x45
 80069d4:	f001 f978 	bl	8007cc8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80069d8:	a901      	add	r1, sp, #4
 80069da:	a802      	add	r0, sp, #8
 80069dc:	f000 fe32 	bl	8007644 <xTaskCheckForTimeOut>
 80069e0:	bb40      	cbnz	r0, 8006a34 <xQueueGenericSend+0x154>
	taskENTER_CRITICAL();
 80069e2:	f001 f94f 	bl	8007c84 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80069e6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80069e8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80069ea:	429a      	cmp	r2, r3
 80069ec:	d10f      	bne.n	8006a0e <xQueueGenericSend+0x12e>
	taskEXIT_CRITICAL();
 80069ee:	f001 f96b 	bl	8007cc8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80069f2:	9901      	ldr	r1, [sp, #4]
 80069f4:	f104 0010 	add.w	r0, r4, #16
 80069f8:	f000 fd8c 	bl	8007514 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80069fc:	4620      	mov	r0, r4
 80069fe:	f7ff fec7 	bl	8006790 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006a02:	f000 fc73 	bl	80072ec <xTaskResumeAll>
 8006a06:	b150      	cbz	r0, 8006a1e <xQueueGenericSend+0x13e>
{
 8006a08:	f04f 0801 	mov.w	r8, #1
 8006a0c:	e798      	b.n	8006940 <xQueueGenericSend+0x60>
	taskEXIT_CRITICAL();
 8006a0e:	f001 f95b 	bl	8007cc8 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8006a12:	4620      	mov	r0, r4
 8006a14:	f7ff febc 	bl	8006790 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006a18:	f000 fc68 	bl	80072ec <xTaskResumeAll>
 8006a1c:	e7f4      	b.n	8006a08 <xQueueGenericSend+0x128>
					portYIELD_WITHIN_API();
 8006a1e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006a22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a26:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8006a2a:	f3bf 8f4f 	dsb	sy
 8006a2e:	f3bf 8f6f 	isb	sy
 8006a32:	e7e9      	b.n	8006a08 <xQueueGenericSend+0x128>
			prvUnlockQueue( pxQueue );
 8006a34:	4620      	mov	r0, r4
 8006a36:	f7ff feab 	bl	8006790 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006a3a:	f000 fc57 	bl	80072ec <xTaskResumeAll>
 8006a3e:	e7af      	b.n	80069a0 <xQueueGenericSend+0xc0>
 8006a40:	0803b85a 	.word	0x0803b85a
 8006a44:	0803b8cd 	.word	0x0803b8cd
 8006a48:	0803b8f7 	.word	0x0803b8f7
 8006a4c:	0803b947 	.word	0x0803b947
 8006a50:	0803b98e 	.word	0x0803b98e

08006a54 <xQueueCreateMutex>:
	{
 8006a54:	4602      	mov	r2, r0
 8006a56:	b510      	push	{r4, lr}
		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006a58:	2100      	movs	r1, #0
 8006a5a:	2001      	movs	r0, #1
 8006a5c:	f7ff ff18 	bl	8006890 <xQueueGenericCreate>
		if( pxNewQueue != NULL )
 8006a60:	4604      	mov	r4, r0
 8006a62:	b138      	cbz	r0, 8006a74 <xQueueCreateMutex+0x20>
			pxNewQueue->pxMutexHolder = NULL;
 8006a64:	2300      	movs	r3, #0
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006a66:	461a      	mov	r2, r3
 8006a68:	4619      	mov	r1, r3
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006a6a:	e9c0 3300 	strd	r3, r3, [r0]
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8006a6e:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006a70:	f7ff ff36 	bl	80068e0 <xQueueGenericSend>
	}
 8006a74:	4620      	mov	r0, r4
 8006a76:	bd10      	pop	{r4, pc}

08006a78 <xQueueGenericSendFromISR>:
{
 8006a78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a7c:	4689      	mov	r9, r1
 8006a7e:	4690      	mov	r8, r2
 8006a80:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8006a82:	4604      	mov	r4, r0
 8006a84:	b928      	cbnz	r0, 8006a92 <xQueueGenericSendFromISR+0x1a>
 8006a86:	f240 329f 	movw	r2, #927	; 0x39f
 8006a8a:	492c      	ldr	r1, [pc, #176]	; (8006b3c <xQueueGenericSendFromISR+0xc4>)
 8006a8c:	482c      	ldr	r0, [pc, #176]	; (8006b40 <xQueueGenericSendFromISR+0xc8>)
 8006a8e:	f003 fbb3 	bl	800a1f8 <assertFail>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006a92:	f1b9 0f00 	cmp.w	r9, #0
 8006a96:	d107      	bne.n	8006aa8 <xQueueGenericSendFromISR+0x30>
 8006a98:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006a9a:	b12b      	cbz	r3, 8006aa8 <xQueueGenericSendFromISR+0x30>
 8006a9c:	f44f 7268 	mov.w	r2, #928	; 0x3a0
 8006aa0:	4926      	ldr	r1, [pc, #152]	; (8006b3c <xQueueGenericSendFromISR+0xc4>)
 8006aa2:	4828      	ldr	r0, [pc, #160]	; (8006b44 <xQueueGenericSendFromISR+0xcc>)
 8006aa4:	f003 fba8 	bl	800a1f8 <assertFail>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006aa8:	2f02      	cmp	r7, #2
 8006aaa:	d108      	bne.n	8006abe <xQueueGenericSendFromISR+0x46>
 8006aac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	d005      	beq.n	8006abe <xQueueGenericSendFromISR+0x46>
 8006ab2:	f240 32a1 	movw	r2, #929	; 0x3a1
 8006ab6:	4921      	ldr	r1, [pc, #132]	; (8006b3c <xQueueGenericSendFromISR+0xc4>)
 8006ab8:	4823      	ldr	r0, [pc, #140]	; (8006b48 <xQueueGenericSendFromISR+0xd0>)
 8006aba:	f003 fb9d 	bl	800a1f8 <assertFail>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006abe:	f001 f9cd 	bl	8007e5c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8006ac2:	f3ef 8611 	mrs	r6, BASEPRI
 8006ac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aca:	f383 8811 	msr	BASEPRI, r3
 8006ace:	f3bf 8f6f 	isb	sy
 8006ad2:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006ad6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006ad8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006ada:	429a      	cmp	r2, r3
 8006adc:	d301      	bcc.n	8006ae2 <xQueueGenericSendFromISR+0x6a>
 8006ade:	2f02      	cmp	r7, #2
 8006ae0:	d129      	bne.n	8006b36 <xQueueGenericSendFromISR+0xbe>
			const int8_t cTxLock = pxQueue->cTxLock;
 8006ae2:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006ae6:	463a      	mov	r2, r7
 8006ae8:	4649      	mov	r1, r9
 8006aea:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 8006aec:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006aee:	f7ff fdc8 	bl	8006682 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8006af2:	1c6b      	adds	r3, r5, #1
 8006af4:	d11a      	bne.n	8006b2c <xQueueGenericSendFromISR+0xb4>
					if( pxQueue->pxQueueSetContainer != NULL )
 8006af6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006af8:	b183      	cbz	r3, 8006b1c <xQueueGenericSendFromISR+0xa4>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 8006afa:	4639      	mov	r1, r7
 8006afc:	4620      	mov	r0, r4
 8006afe:	f7ff fdf5 	bl	80066ec <prvNotifyQueueSetContainer>
 8006b02:	b908      	cbnz	r0, 8006b08 <xQueueGenericSendFromISR+0x90>
			xReturn = pdPASS;
 8006b04:	2001      	movs	r0, #1
 8006b06:	e005      	b.n	8006b14 <xQueueGenericSendFromISR+0x9c>
							if( pxHigherPriorityTaskWoken != NULL )
 8006b08:	f1b8 0f00 	cmp.w	r8, #0
 8006b0c:	d0fa      	beq.n	8006b04 <xQueueGenericSendFromISR+0x8c>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006b0e:	2001      	movs	r0, #1
 8006b10:	f8c8 0000 	str.w	r0, [r8]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8006b14:	f386 8811 	msr	BASEPRI, r6
}
 8006b18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d0f0      	beq.n	8006b04 <xQueueGenericSendFromISR+0x8c>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b22:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006b26:	f000 fd33 	bl	8007590 <xTaskRemoveFromEventList>
 8006b2a:	e7ea      	b.n	8006b02 <xQueueGenericSendFromISR+0x8a>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006b2c:	3501      	adds	r5, #1
 8006b2e:	b26d      	sxtb	r5, r5
 8006b30:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8006b34:	e7e6      	b.n	8006b04 <xQueueGenericSendFromISR+0x8c>
			xReturn = errQUEUE_FULL;
 8006b36:	2000      	movs	r0, #0
 8006b38:	e7ec      	b.n	8006b14 <xQueueGenericSendFromISR+0x9c>
 8006b3a:	bf00      	nop
 8006b3c:	0803b85a 	.word	0x0803b85a
 8006b40:	0803b8cd 	.word	0x0803b8cd
 8006b44:	0803b8f7 	.word	0x0803b8f7
 8006b48:	0803b947 	.word	0x0803b947

08006b4c <xQueueGiveFromISR>:
{
 8006b4c:	b570      	push	{r4, r5, r6, lr}
 8006b4e:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8006b50:	4604      	mov	r4, r0
 8006b52:	b928      	cbnz	r0, 8006b60 <xQueueGiveFromISR+0x14>
 8006b54:	f240 423c 	movw	r2, #1084	; 0x43c
 8006b58:	4925      	ldr	r1, [pc, #148]	; (8006bf0 <xQueueGiveFromISR+0xa4>)
 8006b5a:	4826      	ldr	r0, [pc, #152]	; (8006bf4 <xQueueGiveFromISR+0xa8>)
 8006b5c:	f003 fb4c 	bl	800a1f8 <assertFail>
	configASSERT( pxQueue->uxItemSize == 0 );
 8006b60:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006b62:	b12b      	cbz	r3, 8006b70 <xQueueGiveFromISR+0x24>
 8006b64:	f44f 6288 	mov.w	r2, #1088	; 0x440
 8006b68:	4921      	ldr	r1, [pc, #132]	; (8006bf0 <xQueueGiveFromISR+0xa4>)
 8006b6a:	4823      	ldr	r0, [pc, #140]	; (8006bf8 <xQueueGiveFromISR+0xac>)
 8006b6c:	f003 fb44 	bl	800a1f8 <assertFail>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8006b70:	6823      	ldr	r3, [r4, #0]
 8006b72:	b93b      	cbnz	r3, 8006b84 <xQueueGiveFromISR+0x38>
 8006b74:	6863      	ldr	r3, [r4, #4]
 8006b76:	b12b      	cbz	r3, 8006b84 <xQueueGiveFromISR+0x38>
 8006b78:	f240 4245 	movw	r2, #1093	; 0x445
 8006b7c:	491c      	ldr	r1, [pc, #112]	; (8006bf0 <xQueueGiveFromISR+0xa4>)
 8006b7e:	481f      	ldr	r0, [pc, #124]	; (8006bfc <xQueueGiveFromISR+0xb0>)
 8006b80:	f003 fb3a 	bl	800a1f8 <assertFail>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006b84:	f001 f96a 	bl	8007e5c <vPortValidateInterruptPriority>
        __asm volatile
 8006b88:	f3ef 8611 	mrs	r6, BASEPRI
 8006b8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b90:	f383 8811 	msr	BASEPRI, r3
 8006b94:	f3bf 8f6f 	isb	sy
 8006b98:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b9c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006b9e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d923      	bls.n	8006bec <xQueueGiveFromISR+0xa0>
			const int8_t cTxLock = pxQueue->cTxLock;
 8006ba4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8006ba8:	3201      	adds	r2, #1
			if( cTxLock == queueUNLOCKED )
 8006baa:	29ff      	cmp	r1, #255	; 0xff
			const int8_t cTxLock = pxQueue->cTxLock;
 8006bac:	b24b      	sxtb	r3, r1
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8006bae:	63a2      	str	r2, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 8006bb0:	d117      	bne.n	8006be2 <xQueueGiveFromISR+0x96>
					if( pxQueue->pxQueueSetContainer != NULL )
 8006bb2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006bb4:	b16b      	cbz	r3, 8006bd2 <xQueueGiveFromISR+0x86>
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
 8006bb6:	2100      	movs	r1, #0
 8006bb8:	4620      	mov	r0, r4
 8006bba:	f7ff fd97 	bl	80066ec <prvNotifyQueueSetContainer>
 8006bbe:	b908      	cbnz	r0, 8006bc4 <xQueueGiveFromISR+0x78>
			xReturn = pdPASS;
 8006bc0:	2001      	movs	r0, #1
 8006bc2:	e003      	b.n	8006bcc <xQueueGiveFromISR+0x80>
							if( pxHigherPriorityTaskWoken != NULL )
 8006bc4:	2d00      	cmp	r5, #0
 8006bc6:	d0fb      	beq.n	8006bc0 <xQueueGiveFromISR+0x74>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006bc8:	2001      	movs	r0, #1
 8006bca:	6028      	str	r0, [r5, #0]
        __asm volatile
 8006bcc:	f386 8811 	msr	BASEPRI, r6
}
 8006bd0:	bd70      	pop	{r4, r5, r6, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006bd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d0f3      	beq.n	8006bc0 <xQueueGiveFromISR+0x74>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006bd8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006bdc:	f000 fcd8 	bl	8007590 <xTaskRemoveFromEventList>
 8006be0:	e7ed      	b.n	8006bbe <xQueueGiveFromISR+0x72>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006be2:	3301      	adds	r3, #1
 8006be4:	b25b      	sxtb	r3, r3
 8006be6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006bea:	e7e9      	b.n	8006bc0 <xQueueGiveFromISR+0x74>
			xReturn = errQUEUE_FULL;
 8006bec:	2000      	movs	r0, #0
 8006bee:	e7ed      	b.n	8006bcc <xQueueGiveFromISR+0x80>
 8006bf0:	0803b85a 	.word	0x0803b85a
 8006bf4:	0803b8cd 	.word	0x0803b8cd
 8006bf8:	0803b9e4 	.word	0x0803b9e4
 8006bfc:	0803b9fd 	.word	0x0803b9fd

08006c00 <xQueueGenericReceive>:
{
 8006c00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006c04:	b085      	sub	sp, #20
 8006c06:	460d      	mov	r5, r1
 8006c08:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8006c0a:	4604      	mov	r4, r0
{
 8006c0c:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8006c0e:	b928      	cbnz	r0, 8006c1c <xQueueGenericReceive+0x1c>
 8006c10:	f240 42dc 	movw	r2, #1244	; 0x4dc
 8006c14:	4956      	ldr	r1, [pc, #344]	; (8006d70 <xQueueGenericReceive+0x170>)
 8006c16:	4857      	ldr	r0, [pc, #348]	; (8006d74 <xQueueGenericReceive+0x174>)
 8006c18:	f003 faee 	bl	800a1f8 <assertFail>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c1c:	b93d      	cbnz	r5, 8006c2e <xQueueGenericReceive+0x2e>
 8006c1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c20:	b12b      	cbz	r3, 8006c2e <xQueueGenericReceive+0x2e>
 8006c22:	f240 42dd 	movw	r2, #1245	; 0x4dd
 8006c26:	4952      	ldr	r1, [pc, #328]	; (8006d70 <xQueueGenericReceive+0x170>)
 8006c28:	4853      	ldr	r0, [pc, #332]	; (8006d78 <xQueueGenericReceive+0x178>)
 8006c2a:	f003 fae5 	bl	800a1f8 <assertFail>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006c2e:	f000 fd49 	bl	80076c4 <xTaskGetSchedulerState>
 8006c32:	b938      	cbnz	r0, 8006c44 <xQueueGenericReceive+0x44>
 8006c34:	9b01      	ldr	r3, [sp, #4]
 8006c36:	b12b      	cbz	r3, 8006c44 <xQueueGenericReceive+0x44>
 8006c38:	f44f 629c 	mov.w	r2, #1248	; 0x4e0
 8006c3c:	494c      	ldr	r1, [pc, #304]	; (8006d70 <xQueueGenericReceive+0x170>)
 8006c3e:	484f      	ldr	r0, [pc, #316]	; (8006d7c <xQueueGenericReceive+0x17c>)
 8006c40:	f003 fada 	bl	800a1f8 <assertFail>
{
 8006c44:	f04f 0800 	mov.w	r8, #0
		prvLockQueue( pxQueue );
 8006c48:	46c1      	mov	r9, r8
		taskENTER_CRITICAL();
 8006c4a:	f001 f81b 	bl	8007c84 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006c4e:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006c50:	b366      	cbz	r6, 8006cac <xQueueGenericReceive+0xac>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006c52:	4629      	mov	r1, r5
 8006c54:	4620      	mov	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8006c56:	f8d4 800c 	ldr.w	r8, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006c5a:	f7ff fd85 	bl	8006768 <prvCopyDataFromQueue>
				if( xJustPeeking == pdFALSE )
 8006c5e:	b9ef      	cbnz	r7, 8006c9c <xQueueGenericReceive+0x9c>
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006c60:	6823      	ldr	r3, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8006c62:	3e01      	subs	r6, #1
 8006c64:	63a6      	str	r6, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006c66:	b913      	cbnz	r3, 8006c6e <xQueueGenericReceive+0x6e>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8006c68:	f000 fdd8 	bl	800781c <pvTaskIncrementMutexHeldCount>
 8006c6c:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c6e:	6923      	ldr	r3, [r4, #16]
 8006c70:	b173      	cbz	r3, 8006c90 <xQueueGenericReceive+0x90>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c72:	f104 0010 	add.w	r0, r4, #16
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c76:	f000 fc8b 	bl	8007590 <xTaskRemoveFromEventList>
 8006c7a:	b148      	cbz	r0, 8006c90 <xQueueGenericReceive+0x90>
							queueYIELD_IF_USING_PREEMPTION();
 8006c7c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006c80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c84:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8006c88:	f3bf 8f4f 	dsb	sy
 8006c8c:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8006c90:	f001 f81a 	bl	8007cc8 <vPortExitCritical>
				return pdPASS;
 8006c94:	2001      	movs	r0, #1
}
 8006c96:	b005      	add	sp, #20
 8006c98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8006c9e:	f8c4 800c 	str.w	r8, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d0f4      	beq.n	8006c90 <xQueueGenericReceive+0x90>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ca6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006caa:	e7e4      	b.n	8006c76 <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
 8006cac:	9b01      	ldr	r3, [sp, #4]
 8006cae:	b91b      	cbnz	r3, 8006cb8 <xQueueGenericReceive+0xb8>
					taskEXIT_CRITICAL();
 8006cb0:	f001 f80a 	bl	8007cc8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8006cb4:	2000      	movs	r0, #0
 8006cb6:	e7ee      	b.n	8006c96 <xQueueGenericReceive+0x96>
				else if( xEntryTimeSet == pdFALSE )
 8006cb8:	f1b8 0f00 	cmp.w	r8, #0
 8006cbc:	d102      	bne.n	8006cc4 <xQueueGenericReceive+0xc4>
					vTaskSetTimeOutState( &xTimeOut );
 8006cbe:	a802      	add	r0, sp, #8
 8006cc0:	f000 fca8 	bl	8007614 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8006cc4:	f001 f800 	bl	8007cc8 <vPortExitCritical>
		vTaskSuspendAll();
 8006cc8:	f000 fa70 	bl	80071ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006ccc:	f000 ffda 	bl	8007c84 <vPortEnterCritical>
 8006cd0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8006cd4:	2bff      	cmp	r3, #255	; 0xff
 8006cd6:	bf08      	it	eq
 8006cd8:	f884 9044 	strbeq.w	r9, [r4, #68]	; 0x44
 8006cdc:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8006ce0:	2bff      	cmp	r3, #255	; 0xff
 8006ce2:	bf08      	it	eq
 8006ce4:	f884 9045 	strbeq.w	r9, [r4, #69]	; 0x45
 8006ce8:	f000 ffee 	bl	8007cc8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006cec:	a901      	add	r1, sp, #4
 8006cee:	a802      	add	r0, sp, #8
 8006cf0:	f000 fca8 	bl	8007644 <xTaskCheckForTimeOut>
 8006cf4:	bb70      	cbnz	r0, 8006d54 <xQueueGenericReceive+0x154>
	taskENTER_CRITICAL();
 8006cf6:	f000 ffc5 	bl	8007c84 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006cfa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006cfc:	bb03      	cbnz	r3, 8006d40 <xQueueGenericReceive+0x140>
	taskEXIT_CRITICAL();
 8006cfe:	f000 ffe3 	bl	8007cc8 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006d02:	6823      	ldr	r3, [r4, #0]
 8006d04:	b933      	cbnz	r3, 8006d14 <xQueueGenericReceive+0x114>
						taskENTER_CRITICAL();
 8006d06:	f000 ffbd 	bl	8007c84 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8006d0a:	6860      	ldr	r0, [r4, #4]
 8006d0c:	f000 fcea 	bl	80076e4 <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 8006d10:	f000 ffda 	bl	8007cc8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006d14:	9901      	ldr	r1, [sp, #4]
 8006d16:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006d1a:	f000 fbfb 	bl	8007514 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006d1e:	4620      	mov	r0, r4
 8006d20:	f7ff fd36 	bl	8006790 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006d24:	f000 fae2 	bl	80072ec <xTaskResumeAll>
 8006d28:	b988      	cbnz	r0, 8006d4e <xQueueGenericReceive+0x14e>
					portYIELD_WITHIN_API();
 8006d2a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006d2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d32:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8006d36:	f3bf 8f4f 	dsb	sy
 8006d3a:	f3bf 8f6f 	isb	sy
 8006d3e:	e006      	b.n	8006d4e <xQueueGenericReceive+0x14e>
	taskEXIT_CRITICAL();
 8006d40:	f000 ffc2 	bl	8007cc8 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8006d44:	4620      	mov	r0, r4
 8006d46:	f7ff fd23 	bl	8006790 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006d4a:	f000 facf 	bl	80072ec <xTaskResumeAll>
{
 8006d4e:	f04f 0801 	mov.w	r8, #1
 8006d52:	e77a      	b.n	8006c4a <xQueueGenericReceive+0x4a>
			prvUnlockQueue( pxQueue );
 8006d54:	4620      	mov	r0, r4
 8006d56:	f7ff fd1b 	bl	8006790 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006d5a:	f000 fac7 	bl	80072ec <xTaskResumeAll>
	taskENTER_CRITICAL();
 8006d5e:	f000 ff91 	bl	8007c84 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006d62:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d0a3      	beq.n	8006cb0 <xQueueGenericReceive+0xb0>
	taskEXIT_CRITICAL();
 8006d68:	f000 ffae 	bl	8007cc8 <vPortExitCritical>
	return xReturn;
 8006d6c:	e7ef      	b.n	8006d4e <xQueueGenericReceive+0x14e>
 8006d6e:	bf00      	nop
 8006d70:	0803b85a 	.word	0x0803b85a
 8006d74:	0803b8cd 	.word	0x0803b8cd
 8006d78:	0803ba58 	.word	0x0803ba58
 8006d7c:	0803b98e 	.word	0x0803b98e

08006d80 <vQueueAddToRegistry>:
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d80:	2300      	movs	r3, #0
	{
 8006d82:	b510      	push	{r4, lr}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006d84:	4a06      	ldr	r2, [pc, #24]	; (8006da0 <vQueueAddToRegistry+0x20>)
 8006d86:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
 8006d8a:	b92c      	cbnz	r4, 8006d98 <vQueueAddToRegistry+0x18>
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006d8c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006d90:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8006d94:	6050      	str	r0, [r2, #4]
	}
 8006d96:	bd10      	pop	{r4, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d98:	3301      	adds	r3, #1
 8006d9a:	2b0a      	cmp	r3, #10
 8006d9c:	d1f3      	bne.n	8006d86 <vQueueAddToRegistry+0x6>
 8006d9e:	e7fa      	b.n	8006d96 <vQueueAddToRegistry+0x16>
 8006da0:	20000394 	.word	0x20000394

08006da4 <vQueueWaitForMessageRestricted>:
	{
 8006da4:	b570      	push	{r4, r5, r6, lr}
 8006da6:	4604      	mov	r4, r0
 8006da8:	460d      	mov	r5, r1
 8006daa:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
 8006dac:	f000 ff6a 	bl	8007c84 <vPortEnterCritical>
 8006db0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8006db4:	2bff      	cmp	r3, #255	; 0xff
 8006db6:	bf04      	itt	eq
 8006db8:	2300      	moveq	r3, #0
 8006dba:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8006dbe:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8006dc2:	2bff      	cmp	r3, #255	; 0xff
 8006dc4:	bf04      	itt	eq
 8006dc6:	2300      	moveq	r3, #0
 8006dc8:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8006dcc:	f000 ff7c 	bl	8007cc8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006dd0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006dd2:	b92b      	cbnz	r3, 8006de0 <vQueueWaitForMessageRestricted+0x3c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006dd4:	4632      	mov	r2, r6
 8006dd6:	4629      	mov	r1, r5
 8006dd8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006ddc:	f000 fbb6 	bl	800754c <vTaskPlaceOnEventListRestricted>
		prvUnlockQueue( pxQueue );
 8006de0:	4620      	mov	r0, r4
	}
 8006de2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8006de6:	f7ff bcd3 	b.w	8006790 <prvUnlockQueue>
	...

08006dec <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006dee:	4b1a      	ldr	r3, [pc, #104]	; (8006e58 <prvAddCurrentTaskToDelayedList+0x6c>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006df0:	4d1a      	ldr	r5, [pc, #104]	; (8006e5c <prvAddCurrentTaskToDelayedList+0x70>)
{
 8006df2:	4606      	mov	r6, r0
const TickType_t xConstTickCount = xTickCount;
 8006df4:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006df6:	6828      	ldr	r0, [r5, #0]
{
 8006df8:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006dfa:	3004      	adds	r0, #4
 8006dfc:	f7ff fc30 	bl	8006660 <uxListRemove>
 8006e00:	b940      	cbnz	r0, 8006e14 <prvAddCurrentTaskToDelayedList+0x28>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8006e02:	682a      	ldr	r2, [r5, #0]
 8006e04:	4916      	ldr	r1, [pc, #88]	; (8006e60 <prvAddCurrentTaskToDelayedList+0x74>)
 8006e06:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8006e08:	2201      	movs	r2, #1
 8006e0a:	680b      	ldr	r3, [r1, #0]
 8006e0c:	4082      	lsls	r2, r0
 8006e0e:	ea23 0302 	bic.w	r3, r3, r2
 8006e12:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006e14:	1c73      	adds	r3, r6, #1
 8006e16:	d107      	bne.n	8006e28 <prvAddCurrentTaskToDelayedList+0x3c>
 8006e18:	b137      	cbz	r7, 8006e28 <prvAddCurrentTaskToDelayedList+0x3c>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e1a:	6829      	ldr	r1, [r5, #0]
 8006e1c:	4811      	ldr	r0, [pc, #68]	; (8006e64 <prvAddCurrentTaskToDelayedList+0x78>)
 8006e1e:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006e20:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e24:	f7ff bbfa 	b.w	800661c <vListInsertEnd>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006e28:	682b      	ldr	r3, [r5, #0]
 8006e2a:	19a4      	adds	r4, r4, r6
 8006e2c:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006e2e:	d307      	bcc.n	8006e40 <prvAddCurrentTaskToDelayedList+0x54>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e30:	4b0d      	ldr	r3, [pc, #52]	; (8006e68 <prvAddCurrentTaskToDelayedList+0x7c>)
 8006e32:	6818      	ldr	r0, [r3, #0]
 8006e34:	6829      	ldr	r1, [r5, #0]
}
 8006e36:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e3a:	3104      	adds	r1, #4
 8006e3c:	f7ff bbf9 	b.w	8006632 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e40:	4b0a      	ldr	r3, [pc, #40]	; (8006e6c <prvAddCurrentTaskToDelayedList+0x80>)
 8006e42:	6818      	ldr	r0, [r3, #0]
 8006e44:	6829      	ldr	r1, [r5, #0]
 8006e46:	3104      	adds	r1, #4
 8006e48:	f7ff fbf3 	bl	8006632 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006e4c:	4b08      	ldr	r3, [pc, #32]	; (8006e70 <prvAddCurrentTaskToDelayedList+0x84>)
 8006e4e:	681a      	ldr	r2, [r3, #0]
 8006e50:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 8006e52:	bf88      	it	hi
 8006e54:	601c      	strhi	r4, [r3, #0]
}
 8006e56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e58:	20000544 	.word	0x20000544
 8006e5c:	200003e4 	.word	0x200003e4
 8006e60:	200004cc 	.word	0x200004cc
 8006e64:	2000051c 	.word	0x2000051c
 8006e68:	200003ec 	.word	0x200003ec
 8006e6c:	200003e8 	.word	0x200003e8
 8006e70:	200004fc 	.word	0x200004fc

08006e74 <prvResetNextTaskUnblockTime>:
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e74:	4a06      	ldr	r2, [pc, #24]	; (8006e90 <prvResetNextTaskUnblockTime+0x1c>)
 8006e76:	6813      	ldr	r3, [r2, #0]
 8006e78:	6819      	ldr	r1, [r3, #0]
 8006e7a:	4b06      	ldr	r3, [pc, #24]	; (8006e94 <prvResetNextTaskUnblockTime+0x20>)
 8006e7c:	b919      	cbnz	r1, 8006e86 <prvResetNextTaskUnblockTime+0x12>
		xNextTaskUnblockTime = portMAX_DELAY;
 8006e7e:	f04f 32ff 	mov.w	r2, #4294967295
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006e82:	601a      	str	r2, [r3, #0]
}
 8006e84:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006e86:	6812      	ldr	r2, [r2, #0]
 8006e88:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006e8a:	68d2      	ldr	r2, [r2, #12]
 8006e8c:	6852      	ldr	r2, [r2, #4]
 8006e8e:	e7f8      	b.n	8006e82 <prvResetNextTaskUnblockTime+0xe>
 8006e90:	200003e8 	.word	0x200003e8
 8006e94:	200004fc 	.word	0x200004fc

08006e98 <xTaskCreate>:
	{
 8006e98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e9c:	0095      	lsls	r5, r2, #2
	{
 8006e9e:	4607      	mov	r7, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ea0:	4628      	mov	r0, r5
	{
 8006ea2:	460e      	mov	r6, r1
 8006ea4:	4698      	mov	r8, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ea6:	f001 f82f 	bl	8007f08 <pvPortMalloc>
			if( pxStack != NULL )
 8006eaa:	4681      	mov	r9, r0
 8006eac:	2800      	cmp	r0, #0
 8006eae:	f000 80a3 	beq.w	8006ff8 <xTaskCreate+0x160>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006eb2:	2060      	movs	r0, #96	; 0x60
 8006eb4:	f001 f828 	bl	8007f08 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8006eb8:	4604      	mov	r4, r0
 8006eba:	2800      	cmp	r0, #0
 8006ebc:	f000 8099 	beq.w	8006ff2 <xTaskCreate+0x15a>
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006ec0:	462a      	mov	r2, r5
					pxNewTCB->pxStack = pxStack;
 8006ec2:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006ec6:	21a5      	movs	r1, #165	; 0xa5
 8006ec8:	4648      	mov	r0, r9
 8006eca:	f005 fb0f 	bl	800c4ec <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8006ece:	f8d4 b030 	ldr.w	fp, [r4, #48]	; 0x30
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006ed2:	1e73      	subs	r3, r6, #1
 8006ed4:	f104 0233 	add.w	r2, r4, #51	; 0x33
 8006ed8:	360f      	adds	r6, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006eda:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8006ede:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
 8006ee2:	b109      	cbz	r1, 8006ee8 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006ee4:	42b3      	cmp	r3, r6
 8006ee6:	d1f8      	bne.n	8006eda <xTaskCreate+0x42>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006ee8:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006eea:	f04f 0a00 	mov.w	sl, #0
 8006eee:	2e09      	cmp	r6, #9
 8006ef0:	bf28      	it	cs
 8006ef2:	2609      	movcs	r6, #9
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006ef4:	f104 0904 	add.w	r9, r4, #4
 8006ef8:	4648      	mov	r0, r9
		pxNewTCB->uxMutexesHeld = 0;
 8006efa:	e9c4 6a13 	strd	r6, sl, [r4, #76]	; 0x4c
	pxNewTCB->uxPriority = uxPriority;
 8006efe:	62e6      	str	r6, [r4, #44]	; 0x2c
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006f00:	f884 a043 	strb.w	sl, [r4, #67]	; 0x43
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006f04:	f7ff fb87 	bl	8006616 <vListInitialiseItem>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8006f08:	3d04      	subs	r5, #4
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006f0a:	f104 0018 	add.w	r0, r4, #24
 8006f0e:	f7ff fb82 	bl	8006616 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f12:	f1c6 060a 	rsb	r6, r6, #10
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8006f16:	eb0b 0005 	add.w	r0, fp, r5
		pxNewTCB->ulNotifiedValue = 0;
 8006f1a:	f8c4 a058 	str.w	sl, [r4, #88]	; 0x58
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006f1e:	4642      	mov	r2, r8
 8006f20:	4639      	mov	r1, r7
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006f22:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f24:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006f26:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->pxTaskTag = NULL;
 8006f28:	f8c4 a054 	str.w	sl, [r4, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006f2c:	f884 a05c 	strb.w	sl, [r4, #92]	; 0x5c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006f30:	f020 0007 	bic.w	r0, r0, #7
 8006f34:	f000 fe7e 	bl	8007c34 <pxPortInitialiseStack>
	if( ( void * ) pxCreatedTask != NULL )
 8006f38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006f3a:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8006f3c:	b103      	cbz	r3, 8006f40 <xTaskCreate+0xa8>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006f3e:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
 8006f40:	f000 fea0 	bl	8007c84 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8006f44:	4b33      	ldr	r3, [pc, #204]	; (8007014 <xTaskCreate+0x17c>)
		if( pxCurrentTCB == NULL )
 8006f46:	4e34      	ldr	r6, [pc, #208]	; (8007018 <xTaskCreate+0x180>)
		uxCurrentNumberOfTasks++;
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	4f34      	ldr	r7, [pc, #208]	; (800701c <xTaskCreate+0x184>)
 8006f4c:	3201      	adds	r2, #1
 8006f4e:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8006f50:	6835      	ldr	r5, [r6, #0]
 8006f52:	2d00      	cmp	r5, #0
 8006f54:	d153      	bne.n	8006ffe <xTaskCreate+0x166>
			pxCurrentTCB = pxNewTCB;
 8006f56:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d11f      	bne.n	8006f9e <xTaskCreate+0x106>
 8006f5e:	46b8      	mov	r8, r7
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006f60:	4640      	mov	r0, r8
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006f62:	3501      	adds	r5, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006f64:	f7ff fb4c 	bl	8006600 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006f68:	2d0a      	cmp	r5, #10
 8006f6a:	f108 0814 	add.w	r8, r8, #20
 8006f6e:	d1f7      	bne.n	8006f60 <xTaskCreate+0xc8>
	vListInitialise( &xDelayedTaskList1 );
 8006f70:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 8007020 <xTaskCreate+0x188>
	vListInitialise( &xDelayedTaskList2 );
 8006f74:	4d2b      	ldr	r5, [pc, #172]	; (8007024 <xTaskCreate+0x18c>)
	vListInitialise( &xDelayedTaskList1 );
 8006f76:	4640      	mov	r0, r8
 8006f78:	f7ff fb42 	bl	8006600 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006f7c:	4628      	mov	r0, r5
 8006f7e:	f7ff fb3f 	bl	8006600 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006f82:	4829      	ldr	r0, [pc, #164]	; (8007028 <xTaskCreate+0x190>)
 8006f84:	f7ff fb3c 	bl	8006600 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8006f88:	4828      	ldr	r0, [pc, #160]	; (800702c <xTaskCreate+0x194>)
 8006f8a:	f7ff fb39 	bl	8006600 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8006f8e:	4828      	ldr	r0, [pc, #160]	; (8007030 <xTaskCreate+0x198>)
 8006f90:	f7ff fb36 	bl	8006600 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8006f94:	4b27      	ldr	r3, [pc, #156]	; (8007034 <xTaskCreate+0x19c>)
 8006f96:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006f9a:	4b27      	ldr	r3, [pc, #156]	; (8007038 <xTaskCreate+0x1a0>)
 8006f9c:	601d      	str	r5, [r3, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8006f9e:	2501      	movs	r5, #1
		uxTaskNumber++;
 8006fa0:	4a26      	ldr	r2, [pc, #152]	; (800703c <xTaskCreate+0x1a4>)
		prvAddTaskToReadyList( pxNewTCB );
 8006fa2:	4927      	ldr	r1, [pc, #156]	; (8007040 <xTaskCreate+0x1a8>)
		uxTaskNumber++;
 8006fa4:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8006fa6:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8006fa8:	3301      	adds	r3, #1
 8006faa:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8006fac:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006fae:	6463      	str	r3, [r4, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 8006fb0:	fa05 f302 	lsl.w	r3, r5, r2
 8006fb4:	4303      	orrs	r3, r0
 8006fb6:	2014      	movs	r0, #20
 8006fb8:	600b      	str	r3, [r1, #0]
 8006fba:	fb00 7002 	mla	r0, r0, r2, r7
 8006fbe:	4649      	mov	r1, r9
 8006fc0:	f7ff fb2c 	bl	800661c <vListInsertEnd>
	taskEXIT_CRITICAL();
 8006fc4:	f000 fe80 	bl	8007cc8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8006fc8:	4b1e      	ldr	r3, [pc, #120]	; (8007044 <xTaskCreate+0x1ac>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	b173      	cbz	r3, 8006fec <xTaskCreate+0x154>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006fce:	6833      	ldr	r3, [r6, #0]
 8006fd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fd2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006fd4:	429a      	cmp	r2, r3
 8006fd6:	d209      	bcs.n	8006fec <xTaskCreate+0x154>
			taskYIELD_IF_USING_PREEMPTION();
 8006fd8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006fdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fe0:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8006fe4:	f3bf 8f4f 	dsb	sy
 8006fe8:	f3bf 8f6f 	isb	sy
	}
 8006fec:	4628      	mov	r0, r5
 8006fee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 8006ff2:	4648      	mov	r0, r9
 8006ff4:	f001 f824 	bl	8008040 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006ff8:	f04f 35ff 	mov.w	r5, #4294967295
 8006ffc:	e7f6      	b.n	8006fec <xTaskCreate+0x154>
			if( xSchedulerRunning == pdFALSE )
 8006ffe:	4b11      	ldr	r3, [pc, #68]	; (8007044 <xTaskCreate+0x1ac>)
 8007000:	681a      	ldr	r2, [r3, #0]
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007002:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
			if( xSchedulerRunning == pdFALSE )
 8007004:	2a00      	cmp	r2, #0
 8007006:	d1ca      	bne.n	8006f9e <xTaskCreate+0x106>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007008:	6832      	ldr	r2, [r6, #0]
 800700a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800700c:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 800700e:	bf98      	it	ls
 8007010:	6034      	strls	r4, [r6, #0]
 8007012:	e7c4      	b.n	8006f9e <xTaskCreate+0x106>
 8007014:	200004b8 	.word	0x200004b8
 8007018:	200003e4 	.word	0x200003e4
 800701c:	200003f0 	.word	0x200003f0
 8007020:	200004d0 	.word	0x200004d0
 8007024:	200004e4 	.word	0x200004e4
 8007028:	20000504 	.word	0x20000504
 800702c:	20000530 	.word	0x20000530
 8007030:	2000051c 	.word	0x2000051c
 8007034:	200003e8 	.word	0x200003e8
 8007038:	200003ec 	.word	0x200003ec
 800703c:	200004c8 	.word	0x200004c8
 8007040:	200004cc 	.word	0x200004cc
 8007044:	20000518 	.word	0x20000518

08007048 <vTaskDelete>:
	{
 8007048:	b570      	push	{r4, r5, r6, lr}
 800704a:	4604      	mov	r4, r0
 800704c:	4d2a      	ldr	r5, [pc, #168]	; (80070f8 <vTaskDelete+0xb0>)
		taskENTER_CRITICAL();
 800704e:	f000 fe19 	bl	8007c84 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8007052:	b904      	cbnz	r4, 8007056 <vTaskDelete+0xe>
 8007054:	682c      	ldr	r4, [r5, #0]
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007056:	1d26      	adds	r6, r4, #4
 8007058:	4630      	mov	r0, r6
 800705a:	f7ff fb01 	bl	8006660 <uxListRemove>
 800705e:	b960      	cbnz	r0, 800707a <vTaskDelete+0x32>
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007060:	2314      	movs	r3, #20
 8007062:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8007064:	4a25      	ldr	r2, [pc, #148]	; (80070fc <vTaskDelete+0xb4>)
 8007066:	4343      	muls	r3, r0
 8007068:	58d3      	ldr	r3, [r2, r3]
 800706a:	b933      	cbnz	r3, 800707a <vTaskDelete+0x32>
 800706c:	2201      	movs	r2, #1
 800706e:	4924      	ldr	r1, [pc, #144]	; (8007100 <vTaskDelete+0xb8>)
 8007070:	4082      	lsls	r2, r0
 8007072:	680b      	ldr	r3, [r1, #0]
 8007074:	ea23 0302 	bic.w	r3, r3, r2
 8007078:	600b      	str	r3, [r1, #0]
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800707a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800707c:	b11b      	cbz	r3, 8007086 <vTaskDelete+0x3e>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800707e:	f104 0018 	add.w	r0, r4, #24
 8007082:	f7ff faed 	bl	8006660 <uxListRemove>
			uxTaskNumber++;
 8007086:	4a1f      	ldr	r2, [pc, #124]	; (8007104 <vTaskDelete+0xbc>)
 8007088:	6813      	ldr	r3, [r2, #0]
 800708a:	3301      	adds	r3, #1
 800708c:	6013      	str	r3, [r2, #0]
			if( pxTCB == pxCurrentTCB )
 800708e:	682b      	ldr	r3, [r5, #0]
 8007090:	42a3      	cmp	r3, r4
 8007092:	d123      	bne.n	80070dc <vTaskDelete+0x94>
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8007094:	4631      	mov	r1, r6
 8007096:	481c      	ldr	r0, [pc, #112]	; (8007108 <vTaskDelete+0xc0>)
 8007098:	f7ff fac0 	bl	800661c <vListInsertEnd>
				++uxDeletedTasksWaitingCleanUp;
 800709c:	4a1b      	ldr	r2, [pc, #108]	; (800710c <vTaskDelete+0xc4>)
 800709e:	6813      	ldr	r3, [r2, #0]
 80070a0:	3301      	adds	r3, #1
 80070a2:	6013      	str	r3, [r2, #0]
		taskEXIT_CRITICAL();
 80070a4:	f000 fe10 	bl	8007cc8 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 80070a8:	4b19      	ldr	r3, [pc, #100]	; (8007110 <vTaskDelete+0xc8>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	b1ab      	cbz	r3, 80070da <vTaskDelete+0x92>
			if( pxTCB == pxCurrentTCB )
 80070ae:	682b      	ldr	r3, [r5, #0]
 80070b0:	42a3      	cmp	r3, r4
 80070b2:	d112      	bne.n	80070da <vTaskDelete+0x92>
				configASSERT( uxSchedulerSuspended == 0 );
 80070b4:	4b17      	ldr	r3, [pc, #92]	; (8007114 <vTaskDelete+0xcc>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	b12b      	cbz	r3, 80070c6 <vTaskDelete+0x7e>
 80070ba:	f240 4265 	movw	r2, #1125	; 0x465
 80070be:	4916      	ldr	r1, [pc, #88]	; (8007118 <vTaskDelete+0xd0>)
 80070c0:	4816      	ldr	r0, [pc, #88]	; (800711c <vTaskDelete+0xd4>)
 80070c2:	f003 f899 	bl	800a1f8 <assertFail>
				portYIELD_WITHIN_API();
 80070c6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80070ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070ce:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80070d2:	f3bf 8f4f 	dsb	sy
 80070d6:	f3bf 8f6f 	isb	sy
	}
 80070da:	bd70      	pop	{r4, r5, r6, pc}
				--uxCurrentNumberOfTasks;
 80070dc:	4a10      	ldr	r2, [pc, #64]	; (8007120 <vTaskDelete+0xd8>)
			vPortFree( pxTCB->pxStack );
 80070de:	6b20      	ldr	r0, [r4, #48]	; 0x30
				--uxCurrentNumberOfTasks;
 80070e0:	6813      	ldr	r3, [r2, #0]
 80070e2:	3b01      	subs	r3, #1
 80070e4:	6013      	str	r3, [r2, #0]
			vPortFree( pxTCB->pxStack );
 80070e6:	f000 ffab 	bl	8008040 <vPortFree>
			vPortFree( pxTCB );
 80070ea:	4620      	mov	r0, r4
 80070ec:	f000 ffa8 	bl	8008040 <vPortFree>
				prvResetNextTaskUnblockTime();
 80070f0:	f7ff fec0 	bl	8006e74 <prvResetNextTaskUnblockTime>
 80070f4:	e7d6      	b.n	80070a4 <vTaskDelete+0x5c>
 80070f6:	bf00      	nop
 80070f8:	200003e4 	.word	0x200003e4
 80070fc:	200003f0 	.word	0x200003f0
 8007100:	200004cc 	.word	0x200004cc
 8007104:	200004c8 	.word	0x200004c8
 8007108:	20000530 	.word	0x20000530
 800710c:	200004bc 	.word	0x200004bc
 8007110:	20000518 	.word	0x20000518
 8007114:	200004c4 	.word	0x200004c4
 8007118:	0803baa3 	.word	0x0803baa3
 800711c:	0803bac1 	.word	0x0803bac1
 8007120:	200004b8 	.word	0x200004b8

08007124 <vTaskStartScheduler>:
{
 8007124:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 8007126:	2400      	movs	r4, #0
 8007128:	4b18      	ldr	r3, [pc, #96]	; (800718c <vTaskStartScheduler+0x68>)
 800712a:	2296      	movs	r2, #150	; 0x96
 800712c:	9301      	str	r3, [sp, #4]
 800712e:	4918      	ldr	r1, [pc, #96]	; (8007190 <vTaskStartScheduler+0x6c>)
 8007130:	4623      	mov	r3, r4
 8007132:	4818      	ldr	r0, [pc, #96]	; (8007194 <vTaskStartScheduler+0x70>)
 8007134:	9400      	str	r4, [sp, #0]
 8007136:	f7ff feaf 	bl	8006e98 <xTaskCreate>
		if( xReturn == pdPASS )
 800713a:	2801      	cmp	r0, #1
 800713c:	d118      	bne.n	8007170 <vTaskStartScheduler+0x4c>
			xReturn = xTimerCreateTimerTask();
 800713e:	f000 fbc3 	bl	80078c8 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8007142:	2801      	cmp	r0, #1
 8007144:	d114      	bne.n	8007170 <vTaskStartScheduler+0x4c>
        __asm volatile
 8007146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800714a:	f383 8811 	msr	BASEPRI, r3
 800714e:	f3bf 8f6f 	isb	sy
 8007152:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8007156:	f04f 32ff 	mov.w	r2, #4294967295
 800715a:	4b0f      	ldr	r3, [pc, #60]	; (8007198 <vTaskStartScheduler+0x74>)
 800715c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800715e:	4b0f      	ldr	r3, [pc, #60]	; (800719c <vTaskStartScheduler+0x78>)
 8007160:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8007162:	4b0f      	ldr	r3, [pc, #60]	; (80071a0 <vTaskStartScheduler+0x7c>)
 8007164:	601c      	str	r4, [r3, #0]
}
 8007166:	b002      	add	sp, #8
 8007168:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 800716c:	f000 be0c 	b.w	8007d88 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007170:	3001      	adds	r0, #1
 8007172:	d108      	bne.n	8007186 <vTaskStartScheduler+0x62>
 8007174:	f240 7284 	movw	r2, #1924	; 0x784
 8007178:	490a      	ldr	r1, [pc, #40]	; (80071a4 <vTaskStartScheduler+0x80>)
 800717a:	480b      	ldr	r0, [pc, #44]	; (80071a8 <vTaskStartScheduler+0x84>)
}
 800717c:	b002      	add	sp, #8
 800717e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007182:	f003 b839 	b.w	800a1f8 <assertFail>
}
 8007186:	b002      	add	sp, #8
 8007188:	bd10      	pop	{r4, pc}
 800718a:	bf00      	nop
 800718c:	200004f8 	.word	0x200004f8
 8007190:	0803badb 	.word	0x0803badb
 8007194:	0800742d 	.word	0x0800742d
 8007198:	200004fc 	.word	0x200004fc
 800719c:	20000518 	.word	0x20000518
 80071a0:	20000544 	.word	0x20000544
 80071a4:	0803baa3 	.word	0x0803baa3
 80071a8:	0803bae0 	.word	0x0803bae0

080071ac <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80071ac:	4a02      	ldr	r2, [pc, #8]	; (80071b8 <vTaskSuspendAll+0xc>)
 80071ae:	6813      	ldr	r3, [r2, #0]
 80071b0:	3301      	adds	r3, #1
 80071b2:	6013      	str	r3, [r2, #0]
}
 80071b4:	4770      	bx	lr
 80071b6:	bf00      	nop
 80071b8:	200004c4 	.word	0x200004c4

080071bc <xTaskGetTickCount>:
		xTicks = xTickCount;
 80071bc:	4b01      	ldr	r3, [pc, #4]	; (80071c4 <xTaskGetTickCount+0x8>)
 80071be:	6818      	ldr	r0, [r3, #0]
}
 80071c0:	4770      	bx	lr
 80071c2:	bf00      	nop
 80071c4:	20000544 	.word	0x20000544

080071c8 <xTaskIncrementTick>:
{
 80071c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071cc:	4b3a      	ldr	r3, [pc, #232]	; (80072b8 <xTaskIncrementTick+0xf0>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d16b      	bne.n	80072ac <xTaskIncrementTick+0xe4>
		const TickType_t xConstTickCount = xTickCount + 1;
 80071d4:	4b39      	ldr	r3, [pc, #228]	; (80072bc <xTaskIncrementTick+0xf4>)
 80071d6:	681d      	ldr	r5, [r3, #0]
 80071d8:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 80071da:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 80071dc:	b9a5      	cbnz	r5, 8007208 <xTaskIncrementTick+0x40>
			taskSWITCH_DELAYED_LISTS();
 80071de:	4c38      	ldr	r4, [pc, #224]	; (80072c0 <xTaskIncrementTick+0xf8>)
 80071e0:	6823      	ldr	r3, [r4, #0]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	b12b      	cbz	r3, 80071f2 <xTaskIncrementTick+0x2a>
 80071e6:	f640 12d9 	movw	r2, #2521	; 0x9d9
 80071ea:	4936      	ldr	r1, [pc, #216]	; (80072c4 <xTaskIncrementTick+0xfc>)
 80071ec:	4836      	ldr	r0, [pc, #216]	; (80072c8 <xTaskIncrementTick+0x100>)
 80071ee:	f003 f803 	bl	800a1f8 <assertFail>
 80071f2:	4b36      	ldr	r3, [pc, #216]	; (80072cc <xTaskIncrementTick+0x104>)
 80071f4:	6822      	ldr	r2, [r4, #0]
 80071f6:	6819      	ldr	r1, [r3, #0]
 80071f8:	6021      	str	r1, [r4, #0]
 80071fa:	601a      	str	r2, [r3, #0]
 80071fc:	4a34      	ldr	r2, [pc, #208]	; (80072d0 <xTaskIncrementTick+0x108>)
 80071fe:	6813      	ldr	r3, [r2, #0]
 8007200:	3301      	adds	r3, #1
 8007202:	6013      	str	r3, [r2, #0]
 8007204:	f7ff fe36 	bl	8006e74 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007208:	4e32      	ldr	r6, [pc, #200]	; (80072d4 <xTaskIncrementTick+0x10c>)
BaseType_t xSwitchRequired = pdFALSE;
 800720a:	2400      	movs	r4, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 800720c:	6833      	ldr	r3, [r6, #0]
 800720e:	4f32      	ldr	r7, [pc, #200]	; (80072d8 <xTaskIncrementTick+0x110>)
 8007210:	42ab      	cmp	r3, r5
 8007212:	d910      	bls.n	8007236 <xTaskIncrementTick+0x6e>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007214:	2214      	movs	r2, #20
 8007216:	4b31      	ldr	r3, [pc, #196]	; (80072dc <xTaskIncrementTick+0x114>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800721c:	4353      	muls	r3, r2
 800721e:	58fb      	ldr	r3, [r7, r3]
				xSwitchRequired = pdTRUE;
 8007220:	2b02      	cmp	r3, #2
 8007222:	bf28      	it	cs
 8007224:	2401      	movcs	r4, #1
		if( xYieldPending != pdFALSE )
 8007226:	4b2e      	ldr	r3, [pc, #184]	; (80072e0 <xTaskIncrementTick+0x118>)
 8007228:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 800722a:	2b00      	cmp	r3, #0
}
 800722c:	bf0c      	ite	eq
 800722e:	4620      	moveq	r0, r4
 8007230:	2001      	movne	r0, #1
 8007232:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007236:	f8df a088 	ldr.w	sl, [pc, #136]	; 80072c0 <xTaskIncrementTick+0xf8>
					prvAddTaskToReadyList( pxTCB );
 800723a:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 80072e4 <xTaskIncrementTick+0x11c>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800723e:	f8da 3000 	ldr.w	r3, [sl]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	b91b      	cbnz	r3, 800724e <xTaskIncrementTick+0x86>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007246:	f04f 33ff 	mov.w	r3, #4294967295
 800724a:	6033      	str	r3, [r6, #0]
					break;
 800724c:	e7e2      	b.n	8007214 <xTaskIncrementTick+0x4c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800724e:	f8da 3000 	ldr.w	r3, [sl]
 8007252:	68db      	ldr	r3, [r3, #12]
 8007254:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007258:	f8db 2004 	ldr.w	r2, [fp, #4]
					if( xConstTickCount < xItemValue )
 800725c:	4295      	cmp	r5, r2
 800725e:	d201      	bcs.n	8007264 <xTaskIncrementTick+0x9c>
						xNextTaskUnblockTime = xItemValue;
 8007260:	6032      	str	r2, [r6, #0]
						break;
 8007262:	e7d7      	b.n	8007214 <xTaskIncrementTick+0x4c>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007264:	f10b 0804 	add.w	r8, fp, #4
 8007268:	4640      	mov	r0, r8
 800726a:	f7ff f9f9 	bl	8006660 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800726e:	f8db 2028 	ldr.w	r2, [fp, #40]	; 0x28
 8007272:	b11a      	cbz	r2, 800727c <xTaskIncrementTick+0xb4>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007274:	f10b 0018 	add.w	r0, fp, #24
 8007278:	f7ff f9f2 	bl	8006660 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800727c:	2201      	movs	r2, #1
 800727e:	f8db 002c 	ldr.w	r0, [fp, #44]	; 0x2c
 8007282:	f8d9 3000 	ldr.w	r3, [r9]
 8007286:	4082      	lsls	r2, r0
 8007288:	431a      	orrs	r2, r3
 800728a:	f8c9 2000 	str.w	r2, [r9]
 800728e:	2214      	movs	r2, #20
 8007290:	4641      	mov	r1, r8
 8007292:	fb02 7000 	mla	r0, r2, r0, r7
 8007296:	f7ff f9c1 	bl	800661c <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800729a:	4b10      	ldr	r3, [pc, #64]	; (80072dc <xTaskIncrementTick+0x114>)
 800729c:	f8db 202c 	ldr.w	r2, [fp, #44]	; 0x2c
 80072a0:	6819      	ldr	r1, [r3, #0]
 80072a2:	6acb      	ldr	r3, [r1, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 80072a4:	429a      	cmp	r2, r3
 80072a6:	bf28      	it	cs
 80072a8:	2401      	movcs	r4, #1
 80072aa:	e7c8      	b.n	800723e <xTaskIncrementTick+0x76>
		++uxPendedTicks;
 80072ac:	4a0e      	ldr	r2, [pc, #56]	; (80072e8 <xTaskIncrementTick+0x120>)
BaseType_t xSwitchRequired = pdFALSE;
 80072ae:	2400      	movs	r4, #0
		++uxPendedTicks;
 80072b0:	6813      	ldr	r3, [r2, #0]
 80072b2:	3301      	adds	r3, #1
 80072b4:	6013      	str	r3, [r2, #0]
 80072b6:	e7b6      	b.n	8007226 <xTaskIncrementTick+0x5e>
 80072b8:	200004c4 	.word	0x200004c4
 80072bc:	20000544 	.word	0x20000544
 80072c0:	200003e8 	.word	0x200003e8
 80072c4:	0803baa3 	.word	0x0803baa3
 80072c8:	0803bb11 	.word	0x0803bb11
 80072cc:	200003ec 	.word	0x200003ec
 80072d0:	20000500 	.word	0x20000500
 80072d4:	200004fc 	.word	0x200004fc
 80072d8:	200003f0 	.word	0x200003f0
 80072dc:	200003e4 	.word	0x200003e4
 80072e0:	20000548 	.word	0x20000548
 80072e4:	200004cc 	.word	0x200004cc
 80072e8:	200004c0 	.word	0x200004c0

080072ec <xTaskResumeAll>:
{
 80072ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 80072f0:	4c30      	ldr	r4, [pc, #192]	; (80073b4 <xTaskResumeAll+0xc8>)
 80072f2:	6823      	ldr	r3, [r4, #0]
 80072f4:	b92b      	cbnz	r3, 8007302 <xTaskResumeAll+0x16>
 80072f6:	f44f 62fd 	mov.w	r2, #2024	; 0x7e8
 80072fa:	492f      	ldr	r1, [pc, #188]	; (80073b8 <xTaskResumeAll+0xcc>)
 80072fc:	482f      	ldr	r0, [pc, #188]	; (80073bc <xTaskResumeAll+0xd0>)
 80072fe:	f002 ff7b 	bl	800a1f8 <assertFail>
	taskENTER_CRITICAL();
 8007302:	f000 fcbf 	bl	8007c84 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8007306:	6823      	ldr	r3, [r4, #0]
 8007308:	3b01      	subs	r3, #1
 800730a:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800730c:	6824      	ldr	r4, [r4, #0]
 800730e:	b12c      	cbz	r4, 800731c <xTaskResumeAll+0x30>
BaseType_t xAlreadyYielded = pdFALSE;
 8007310:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8007312:	f000 fcd9 	bl	8007cc8 <vPortExitCritical>
}
 8007316:	4620      	mov	r0, r4
 8007318:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800731c:	4b28      	ldr	r3, [pc, #160]	; (80073c0 <xTaskResumeAll+0xd4>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d0f5      	beq.n	8007310 <xTaskResumeAll+0x24>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007324:	4d27      	ldr	r5, [pc, #156]	; (80073c4 <xTaskResumeAll+0xd8>)
					prvAddTaskToReadyList( pxTCB );
 8007326:	4e28      	ldr	r6, [pc, #160]	; (80073c8 <xTaskResumeAll+0xdc>)
 8007328:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 80073cc <xTaskResumeAll+0xe0>
 800732c:	e01f      	b.n	800736e <xTaskResumeAll+0x82>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800732e:	68eb      	ldr	r3, [r5, #12]
					prvAddTaskToReadyList( pxTCB );
 8007330:	2701      	movs	r7, #1
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007332:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007334:	f104 0904 	add.w	r9, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007338:	f104 0018 	add.w	r0, r4, #24
 800733c:	f7ff f990 	bl	8006660 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007340:	4648      	mov	r0, r9
 8007342:	f7ff f98d 	bl	8006660 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007346:	2014      	movs	r0, #20
 8007348:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800734a:	6831      	ldr	r1, [r6, #0]
 800734c:	fa07 f302 	lsl.w	r3, r7, r2
 8007350:	430b      	orrs	r3, r1
 8007352:	fb00 8002 	mla	r0, r0, r2, r8
 8007356:	4649      	mov	r1, r9
 8007358:	6033      	str	r3, [r6, #0]
 800735a:	f7ff f95f 	bl	800661c <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800735e:	4b1c      	ldr	r3, [pc, #112]	; (80073d0 <xTaskResumeAll+0xe4>)
 8007360:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007366:	429a      	cmp	r2, r3
 8007368:	d301      	bcc.n	800736e <xTaskResumeAll+0x82>
						xYieldPending = pdTRUE;
 800736a:	4b1a      	ldr	r3, [pc, #104]	; (80073d4 <xTaskResumeAll+0xe8>)
 800736c:	601f      	str	r7, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800736e:	682b      	ldr	r3, [r5, #0]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d1dc      	bne.n	800732e <xTaskResumeAll+0x42>
				if( pxTCB != NULL )
 8007374:	b10c      	cbz	r4, 800737a <xTaskResumeAll+0x8e>
					prvResetNextTaskUnblockTime();
 8007376:	f7ff fd7d 	bl	8006e74 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800737a:	4d17      	ldr	r5, [pc, #92]	; (80073d8 <xTaskResumeAll+0xec>)
 800737c:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800737e:	b144      	cbz	r4, 8007392 <xTaskResumeAll+0xa6>
								xYieldPending = pdTRUE;
 8007380:	2701      	movs	r7, #1
 8007382:	4e14      	ldr	r6, [pc, #80]	; (80073d4 <xTaskResumeAll+0xe8>)
							if( xTaskIncrementTick() != pdFALSE )
 8007384:	f7ff ff20 	bl	80071c8 <xTaskIncrementTick>
 8007388:	b100      	cbz	r0, 800738c <xTaskResumeAll+0xa0>
								xYieldPending = pdTRUE;
 800738a:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800738c:	3c01      	subs	r4, #1
 800738e:	d1f9      	bne.n	8007384 <xTaskResumeAll+0x98>
						uxPendedTicks = 0;
 8007390:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8007392:	4b10      	ldr	r3, [pc, #64]	; (80073d4 <xTaskResumeAll+0xe8>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d0ba      	beq.n	8007310 <xTaskResumeAll+0x24>
					taskYIELD_IF_USING_PREEMPTION();
 800739a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800739e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073a2:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80073a6:	f3bf 8f4f 	dsb	sy
 80073aa:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80073ae:	2401      	movs	r4, #1
 80073b0:	e7af      	b.n	8007312 <xTaskResumeAll+0x26>
 80073b2:	bf00      	nop
 80073b4:	200004c4 	.word	0x200004c4
 80073b8:	0803baa3 	.word	0x0803baa3
 80073bc:	0803bb3c 	.word	0x0803bb3c
 80073c0:	200004b8 	.word	0x200004b8
 80073c4:	20000504 	.word	0x20000504
 80073c8:	200004cc 	.word	0x200004cc
 80073cc:	200003f0 	.word	0x200003f0
 80073d0:	200003e4 	.word	0x200003e4
 80073d4:	20000548 	.word	0x20000548
 80073d8:	200004c0 	.word	0x200004c0

080073dc <vTaskDelay>:
	{
 80073dc:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80073de:	4604      	mov	r4, r0
 80073e0:	b950      	cbnz	r0, 80073f8 <vTaskDelay+0x1c>
			portYIELD_WITHIN_API();
 80073e2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80073e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073ea:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80073ee:	f3bf 8f4f 	dsb	sy
 80073f2:	f3bf 8f6f 	isb	sy
	}
 80073f6:	bd10      	pop	{r4, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 80073f8:	4b09      	ldr	r3, [pc, #36]	; (8007420 <vTaskDelay+0x44>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	b12b      	cbz	r3, 800740a <vTaskDelay+0x2e>
 80073fe:	f240 42cf 	movw	r2, #1231	; 0x4cf
 8007402:	4908      	ldr	r1, [pc, #32]	; (8007424 <vTaskDelay+0x48>)
 8007404:	4808      	ldr	r0, [pc, #32]	; (8007428 <vTaskDelay+0x4c>)
 8007406:	f002 fef7 	bl	800a1f8 <assertFail>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800740a:	2100      	movs	r1, #0
 800740c:	4620      	mov	r0, r4
			vTaskSuspendAll();
 800740e:	f7ff fecd 	bl	80071ac <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007412:	f7ff fceb 	bl	8006dec <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8007416:	f7ff ff69 	bl	80072ec <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800741a:	2800      	cmp	r0, #0
 800741c:	d0e1      	beq.n	80073e2 <vTaskDelay+0x6>
 800741e:	e7ea      	b.n	80073f6 <vTaskDelay+0x1a>
 8007420:	200004c4 	.word	0x200004c4
 8007424:	0803baa3 	.word	0x0803baa3
 8007428:	0803bac1 	.word	0x0803bac1

0800742c <prvIdleTask>:
{
 800742c:	b508      	push	{r3, lr}
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800742e:	4e12      	ldr	r6, [pc, #72]	; (8007478 <prvIdleTask+0x4c>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007430:	4c12      	ldr	r4, [pc, #72]	; (800747c <prvIdleTask+0x50>)
 8007432:	6823      	ldr	r3, [r4, #0]
 8007434:	b913      	cbnz	r3, 800743c <prvIdleTask+0x10>
			vApplicationIdleHook();
 8007436:	f002 ffe5 	bl	800a404 <vApplicationIdleHook>
	for( ;; )
 800743a:	e7f9      	b.n	8007430 <prvIdleTask+0x4>
			vTaskSuspendAll();
 800743c:	f7ff feb6 	bl	80071ac <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8007440:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 8007442:	f7ff ff53 	bl	80072ec <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8007446:	2d00      	cmp	r5, #0
 8007448:	d0f3      	beq.n	8007432 <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 800744a:	f000 fc1b 	bl	8007c84 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800744e:	68f3      	ldr	r3, [r6, #12]
 8007450:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007452:	1d28      	adds	r0, r5, #4
 8007454:	f7ff f904 	bl	8006660 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8007458:	4a09      	ldr	r2, [pc, #36]	; (8007480 <prvIdleTask+0x54>)
 800745a:	6813      	ldr	r3, [r2, #0]
 800745c:	3b01      	subs	r3, #1
 800745e:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8007460:	6823      	ldr	r3, [r4, #0]
 8007462:	3b01      	subs	r3, #1
 8007464:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 8007466:	f000 fc2f 	bl	8007cc8 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 800746a:	6b28      	ldr	r0, [r5, #48]	; 0x30
 800746c:	f000 fde8 	bl	8008040 <vPortFree>
			vPortFree( pxTCB );
 8007470:	4628      	mov	r0, r5
 8007472:	f000 fde5 	bl	8008040 <vPortFree>
	}
 8007476:	e7dc      	b.n	8007432 <prvIdleTask+0x6>
 8007478:	20000530 	.word	0x20000530
 800747c:	200004bc 	.word	0x200004bc
 8007480:	200004b8 	.word	0x200004b8

08007484 <vTaskSwitchContext>:
{
 8007484:	b570      	push	{r4, r5, r6, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007486:	4b1c      	ldr	r3, [pc, #112]	; (80074f8 <vTaskSwitchContext+0x74>)
 8007488:	681a      	ldr	r2, [r3, #0]
 800748a:	4b1c      	ldr	r3, [pc, #112]	; (80074fc <vTaskSwitchContext+0x78>)
 800748c:	b112      	cbz	r2, 8007494 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 800748e:	2201      	movs	r2, #1
 8007490:	601a      	str	r2, [r3, #0]
}
 8007492:	bd70      	pop	{r4, r5, r6, pc}
		taskCHECK_FOR_STACK_OVERFLOW();
 8007494:	4e1a      	ldr	r6, [pc, #104]	; (8007500 <vTaskSwitchContext+0x7c>)
		xYieldPending = pdFALSE;
 8007496:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8007498:	6832      	ldr	r2, [r6, #0]
 800749a:	6833      	ldr	r3, [r6, #0]
 800749c:	6812      	ldr	r2, [r2, #0]
 800749e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074a0:	429a      	cmp	r2, r3
 80074a2:	d804      	bhi.n	80074ae <vTaskSwitchContext+0x2a>
 80074a4:	6830      	ldr	r0, [r6, #0]
 80074a6:	6831      	ldr	r1, [r6, #0]
 80074a8:	3134      	adds	r1, #52	; 0x34
 80074aa:	f002 ffcf 	bl	800a44c <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80074ae:	4b15      	ldr	r3, [pc, #84]	; (8007504 <vTaskSwitchContext+0x80>)
 80074b0:	681c      	ldr	r4, [r3, #0]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80074b2:	fab4 f484 	clz	r4, r4
 80074b6:	2314      	movs	r3, #20
 80074b8:	b2e4      	uxtb	r4, r4
 80074ba:	f1c4 041f 	rsb	r4, r4, #31
 80074be:	4363      	muls	r3, r4
 80074c0:	4d11      	ldr	r5, [pc, #68]	; (8007508 <vTaskSwitchContext+0x84>)
 80074c2:	58eb      	ldr	r3, [r5, r3]
 80074c4:	b92b      	cbnz	r3, 80074d2 <vTaskSwitchContext+0x4e>
 80074c6:	f640 22f6 	movw	r2, #2806	; 0xaf6
 80074ca:	4910      	ldr	r1, [pc, #64]	; (800750c <vTaskSwitchContext+0x88>)
 80074cc:	4810      	ldr	r0, [pc, #64]	; (8007510 <vTaskSwitchContext+0x8c>)
 80074ce:	f002 fe93 	bl	800a1f8 <assertFail>
 80074d2:	2014      	movs	r0, #20
 80074d4:	fb00 f304 	mul.w	r3, r0, r4
 80074d8:	18ea      	adds	r2, r5, r3
 80074da:	6851      	ldr	r1, [r2, #4]
 80074dc:	3308      	adds	r3, #8
 80074de:	6849      	ldr	r1, [r1, #4]
 80074e0:	442b      	add	r3, r5
 80074e2:	6051      	str	r1, [r2, #4]
 80074e4:	4299      	cmp	r1, r3
 80074e6:	fb00 5504 	mla	r5, r0, r4, r5
 80074ea:	bf04      	itt	eq
 80074ec:	684b      	ldreq	r3, [r1, #4]
 80074ee:	6053      	streq	r3, [r2, #4]
 80074f0:	686b      	ldr	r3, [r5, #4]
 80074f2:	68db      	ldr	r3, [r3, #12]
 80074f4:	6033      	str	r3, [r6, #0]
}
 80074f6:	e7cc      	b.n	8007492 <vTaskSwitchContext+0xe>
 80074f8:	200004c4 	.word	0x200004c4
 80074fc:	20000548 	.word	0x20000548
 8007500:	200003e4 	.word	0x200003e4
 8007504:	200004cc 	.word	0x200004cc
 8007508:	200003f0 	.word	0x200003f0
 800750c:	0803baa3 	.word	0x0803baa3
 8007510:	0803bb51 	.word	0x0803bb51

08007514 <vTaskPlaceOnEventList>:
{
 8007514:	b538      	push	{r3, r4, r5, lr}
 8007516:	460d      	mov	r5, r1
	configASSERT( pxEventList );
 8007518:	4604      	mov	r4, r0
 800751a:	b928      	cbnz	r0, 8007528 <vTaskPlaceOnEventList+0x14>
 800751c:	f640 3206 	movw	r2, #2822	; 0xb06
 8007520:	4907      	ldr	r1, [pc, #28]	; (8007540 <vTaskPlaceOnEventList+0x2c>)
 8007522:	4808      	ldr	r0, [pc, #32]	; (8007544 <vTaskPlaceOnEventList+0x30>)
 8007524:	f002 fe68 	bl	800a1f8 <assertFail>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007528:	4b07      	ldr	r3, [pc, #28]	; (8007548 <vTaskPlaceOnEventList+0x34>)
 800752a:	4620      	mov	r0, r4
 800752c:	6819      	ldr	r1, [r3, #0]
 800752e:	3118      	adds	r1, #24
 8007530:	f7ff f87f 	bl	8006632 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007534:	4628      	mov	r0, r5
}
 8007536:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800753a:	2101      	movs	r1, #1
 800753c:	f7ff bc56 	b.w	8006dec <prvAddCurrentTaskToDelayedList>
 8007540:	0803baa3 	.word	0x0803baa3
 8007544:	0803bb98 	.word	0x0803bb98
 8007548:	200003e4 	.word	0x200003e4

0800754c <vTaskPlaceOnEventListRestricted>:
	{
 800754c:	b570      	push	{r4, r5, r6, lr}
 800754e:	460e      	mov	r6, r1
 8007550:	4614      	mov	r4, r2
		configASSERT( pxEventList );
 8007552:	4605      	mov	r5, r0
 8007554:	b928      	cbnz	r0, 8007562 <vTaskPlaceOnEventListRestricted+0x16>
 8007556:	f640 3231 	movw	r2, #2865	; 0xb31
 800755a:	490a      	ldr	r1, [pc, #40]	; (8007584 <vTaskPlaceOnEventListRestricted+0x38>)
 800755c:	480a      	ldr	r0, [pc, #40]	; (8007588 <vTaskPlaceOnEventListRestricted+0x3c>)
 800755e:	f002 fe4b 	bl	800a1f8 <assertFail>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007562:	4b0a      	ldr	r3, [pc, #40]	; (800758c <vTaskPlaceOnEventListRestricted+0x40>)
 8007564:	4628      	mov	r0, r5
 8007566:	6819      	ldr	r1, [r3, #0]
 8007568:	3118      	adds	r1, #24
 800756a:	f7ff f857 	bl	800661c <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 800756e:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007570:	4621      	mov	r1, r4
 8007572:	bf08      	it	eq
 8007574:	4630      	moveq	r0, r6
	}
 8007576:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800757a:	bf18      	it	ne
 800757c:	f04f 30ff 	movne.w	r0, #4294967295
 8007580:	f7ff bc34 	b.w	8006dec <prvAddCurrentTaskToDelayedList>
 8007584:	0803baa3 	.word	0x0803baa3
 8007588:	0803bb98 	.word	0x0803bb98
 800758c:	200003e4 	.word	0x200003e4

08007590 <xTaskRemoveFromEventList>:
{
 8007590:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8007592:	68c3      	ldr	r3, [r0, #12]
 8007594:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8007596:	b92c      	cbnz	r4, 80075a4 <xTaskRemoveFromEventList+0x14>
 8007598:	f640 3261 	movw	r2, #2913	; 0xb61
 800759c:	4915      	ldr	r1, [pc, #84]	; (80075f4 <xTaskRemoveFromEventList+0x64>)
 800759e:	4816      	ldr	r0, [pc, #88]	; (80075f8 <xTaskRemoveFromEventList+0x68>)
 80075a0:	f002 fe2a 	bl	800a1f8 <assertFail>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80075a4:	f104 0518 	add.w	r5, r4, #24
 80075a8:	4628      	mov	r0, r5
 80075aa:	f7ff f859 	bl	8006660 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80075ae:	4b13      	ldr	r3, [pc, #76]	; (80075fc <xTaskRemoveFromEventList+0x6c>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	b9e3      	cbnz	r3, 80075ee <xTaskRemoveFromEventList+0x5e>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80075b4:	1d25      	adds	r5, r4, #4
 80075b6:	4628      	mov	r0, r5
 80075b8:	f7ff f852 	bl	8006660 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80075bc:	2301      	movs	r3, #1
 80075be:	4910      	ldr	r1, [pc, #64]	; (8007600 <xTaskRemoveFromEventList+0x70>)
 80075c0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80075c2:	6808      	ldr	r0, [r1, #0]
 80075c4:	4093      	lsls	r3, r2
 80075c6:	4303      	orrs	r3, r0
 80075c8:	2014      	movs	r0, #20
 80075ca:	600b      	str	r3, [r1, #0]
 80075cc:	4629      	mov	r1, r5
 80075ce:	4b0d      	ldr	r3, [pc, #52]	; (8007604 <xTaskRemoveFromEventList+0x74>)
 80075d0:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80075d4:	f7ff f822 	bl	800661c <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80075d8:	4b0b      	ldr	r3, [pc, #44]	; (8007608 <xTaskRemoveFromEventList+0x78>)
 80075da:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075e0:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 80075e2:	bf85      	ittet	hi
 80075e4:	2001      	movhi	r0, #1
 80075e6:	4b09      	ldrhi	r3, [pc, #36]	; (800760c <xTaskRemoveFromEventList+0x7c>)
		xReturn = pdFALSE;
 80075e8:	2000      	movls	r0, #0
		xYieldPending = pdTRUE;
 80075ea:	6018      	strhi	r0, [r3, #0]
}
 80075ec:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80075ee:	4629      	mov	r1, r5
 80075f0:	4807      	ldr	r0, [pc, #28]	; (8007610 <xTaskRemoveFromEventList+0x80>)
 80075f2:	e7ef      	b.n	80075d4 <xTaskRemoveFromEventList+0x44>
 80075f4:	0803baa3 	.word	0x0803baa3
 80075f8:	0803bba4 	.word	0x0803bba4
 80075fc:	200004c4 	.word	0x200004c4
 8007600:	200004cc 	.word	0x200004cc
 8007604:	200003f0 	.word	0x200003f0
 8007608:	200003e4 	.word	0x200003e4
 800760c:	20000548 	.word	0x20000548
 8007610:	20000504 	.word	0x20000504

08007614 <vTaskSetTimeOutState>:
{
 8007614:	b510      	push	{r4, lr}
	configASSERT( pxTimeOut );
 8007616:	4604      	mov	r4, r0
 8007618:	b928      	cbnz	r0, 8007626 <vTaskSetTimeOutState+0x12>
 800761a:	f640 32c1 	movw	r2, #3009	; 0xbc1
 800761e:	4905      	ldr	r1, [pc, #20]	; (8007634 <vTaskSetTimeOutState+0x20>)
 8007620:	4805      	ldr	r0, [pc, #20]	; (8007638 <vTaskSetTimeOutState+0x24>)
 8007622:	f002 fde9 	bl	800a1f8 <assertFail>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007626:	4b05      	ldr	r3, [pc, #20]	; (800763c <vTaskSetTimeOutState+0x28>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	6023      	str	r3, [r4, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800762c:	4b04      	ldr	r3, [pc, #16]	; (8007640 <vTaskSetTimeOutState+0x2c>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	6063      	str	r3, [r4, #4]
}
 8007632:	bd10      	pop	{r4, pc}
 8007634:	0803baa3 	.word	0x0803baa3
 8007638:	0803bbb3 	.word	0x0803bbb3
 800763c:	20000500 	.word	0x20000500
 8007640:	20000544 	.word	0x20000544

08007644 <xTaskCheckForTimeOut>:
{
 8007644:	b570      	push	{r4, r5, r6, lr}
 8007646:	460d      	mov	r5, r1
	configASSERT( pxTimeOut );
 8007648:	4604      	mov	r4, r0
 800764a:	b928      	cbnz	r0, 8007658 <xTaskCheckForTimeOut+0x14>
 800764c:	f640 32cb 	movw	r2, #3019	; 0xbcb
 8007650:	4914      	ldr	r1, [pc, #80]	; (80076a4 <xTaskCheckForTimeOut+0x60>)
 8007652:	4815      	ldr	r0, [pc, #84]	; (80076a8 <xTaskCheckForTimeOut+0x64>)
 8007654:	f002 fdd0 	bl	800a1f8 <assertFail>
	configASSERT( pxTicksToWait );
 8007658:	b92d      	cbnz	r5, 8007666 <xTaskCheckForTimeOut+0x22>
 800765a:	f640 32cc 	movw	r2, #3020	; 0xbcc
 800765e:	4911      	ldr	r1, [pc, #68]	; (80076a4 <xTaskCheckForTimeOut+0x60>)
 8007660:	4812      	ldr	r0, [pc, #72]	; (80076ac <xTaskCheckForTimeOut+0x68>)
 8007662:	f002 fdc9 	bl	800a1f8 <assertFail>
	taskENTER_CRITICAL();
 8007666:	f000 fb0d 	bl	8007c84 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800766a:	4b11      	ldr	r3, [pc, #68]	; (80076b0 <xTaskCheckForTimeOut+0x6c>)
 800766c:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 800766e:	682b      	ldr	r3, [r5, #0]
 8007670:	1c5a      	adds	r2, r3, #1
 8007672:	d010      	beq.n	8007696 <xTaskCheckForTimeOut+0x52>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007674:	4a0f      	ldr	r2, [pc, #60]	; (80076b4 <xTaskCheckForTimeOut+0x70>)
 8007676:	6810      	ldr	r0, [r2, #0]
 8007678:	e9d4 6200 	ldrd	r6, r2, [r4]
 800767c:	4286      	cmp	r6, r0
 800767e:	d001      	beq.n	8007684 <xTaskCheckForTimeOut+0x40>
 8007680:	4291      	cmp	r1, r2
 8007682:	d20d      	bcs.n	80076a0 <xTaskCheckForTimeOut+0x5c>
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007684:	1a88      	subs	r0, r1, r2
 8007686:	4283      	cmp	r3, r0
 8007688:	d90a      	bls.n	80076a0 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800768a:	1a5b      	subs	r3, r3, r1
 800768c:	4413      	add	r3, r2
			vTaskSetTimeOutState( pxTimeOut );
 800768e:	4620      	mov	r0, r4
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8007690:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8007692:	f7ff ffbf 	bl	8007614 <vTaskSetTimeOutState>
				xReturn = pdFALSE;
 8007696:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8007698:	f000 fb16 	bl	8007cc8 <vPortExitCritical>
}
 800769c:	4620      	mov	r0, r4
 800769e:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = pdTRUE;
 80076a0:	2401      	movs	r4, #1
 80076a2:	e7f9      	b.n	8007698 <xTaskCheckForTimeOut+0x54>
 80076a4:	0803baa3 	.word	0x0803baa3
 80076a8:	0803bbb3 	.word	0x0803bbb3
 80076ac:	0803bbbd 	.word	0x0803bbbd
 80076b0:	20000544 	.word	0x20000544
 80076b4:	20000500 	.word	0x20000500

080076b8 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 80076b8:	2201      	movs	r2, #1
 80076ba:	4b01      	ldr	r3, [pc, #4]	; (80076c0 <vTaskMissedYield+0x8>)
 80076bc:	601a      	str	r2, [r3, #0]
}
 80076be:	4770      	bx	lr
 80076c0:	20000548 	.word	0x20000548

080076c4 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80076c4:	4b05      	ldr	r3, [pc, #20]	; (80076dc <xTaskGetSchedulerState+0x18>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	b133      	cbz	r3, 80076d8 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80076ca:	4b05      	ldr	r3, [pc, #20]	; (80076e0 <xTaskGetSchedulerState+0x1c>)
 80076cc:	6818      	ldr	r0, [r3, #0]
 80076ce:	fab0 f080 	clz	r0, r0
 80076d2:	0940      	lsrs	r0, r0, #5
 80076d4:	0040      	lsls	r0, r0, #1
 80076d6:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 80076d8:	2001      	movs	r0, #1
	}
 80076da:	4770      	bx	lr
 80076dc:	20000518 	.word	0x20000518
 80076e0:	200004c4 	.word	0x200004c4

080076e4 <vTaskPriorityInherit>:
	{
 80076e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxMutexHolder != NULL )
 80076e8:	4604      	mov	r4, r0
 80076ea:	2800      	cmp	r0, #0
 80076ec:	d02f      	beq.n	800774e <vTaskPriorityInherit+0x6a>
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 80076ee:	4d1f      	ldr	r5, [pc, #124]	; (800776c <vTaskPriorityInherit+0x88>)
 80076f0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80076f2:	682a      	ldr	r2, [r5, #0]
 80076f4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d229      	bcs.n	800774e <vTaskPriorityInherit+0x6a>
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80076fa:	2614      	movs	r6, #20
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80076fc:	6982      	ldr	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80076fe:	4f1c      	ldr	r7, [pc, #112]	; (8007770 <vTaskPriorityInherit+0x8c>)
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007700:	2a00      	cmp	r2, #0
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007702:	bfa8      	it	ge
 8007704:	682a      	ldrge	r2, [r5, #0]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007706:	fb06 7303 	mla	r3, r6, r3, r7
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800770a:	bfa2      	ittt	ge
 800770c:	6ad2      	ldrge	r2, [r2, #44]	; 0x2c
 800770e:	f1c2 020a 	rsbge	r2, r2, #10
 8007712:	6182      	strge	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007714:	6942      	ldr	r2, [r0, #20]
 8007716:	429a      	cmp	r2, r3
 8007718:	d116      	bne.n	8007748 <vTaskPriorityInherit+0x64>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800771a:	f100 0804 	add.w	r8, r0, #4
 800771e:	4640      	mov	r0, r8
 8007720:	f7fe ff9e 	bl	8006660 <uxListRemove>
 8007724:	4a13      	ldr	r2, [pc, #76]	; (8007774 <vTaskPriorityInherit+0x90>)
 8007726:	b1a0      	cbz	r0, 8007752 <vTaskPriorityInherit+0x6e>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007728:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxTCB );
 800772a:	6811      	ldr	r1, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800772c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800772e:	2301      	movs	r3, #1
 8007730:	4083      	lsls	r3, r0
 8007732:	430b      	orrs	r3, r1
 8007734:	6013      	str	r3, [r2, #0]
 8007736:	2314      	movs	r3, #20
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007738:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800773a:	4641      	mov	r1, r8
 800773c:	fb03 7000 	mla	r0, r3, r0, r7
	}
 8007740:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					prvAddTaskToReadyList( pxTCB );
 8007744:	f7fe bf6a 	b.w	800661c <vListInsertEnd>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007748:	682b      	ldr	r3, [r5, #0]
 800774a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800774c:	62c3      	str	r3, [r0, #44]	; 0x2c
	}
 800774e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007752:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8007754:	4346      	muls	r6, r0
 8007756:	59bb      	ldr	r3, [r7, r6]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d1e5      	bne.n	8007728 <vTaskPriorityInherit+0x44>
 800775c:	2101      	movs	r1, #1
 800775e:	6813      	ldr	r3, [r2, #0]
 8007760:	4081      	lsls	r1, r0
 8007762:	ea23 0301 	bic.w	r3, r3, r1
 8007766:	6013      	str	r3, [r2, #0]
 8007768:	e7de      	b.n	8007728 <vTaskPriorityInherit+0x44>
 800776a:	bf00      	nop
 800776c:	200003e4 	.word	0x200003e4
 8007770:	200003f0 	.word	0x200003f0
 8007774:	200004cc 	.word	0x200004cc

08007778 <xTaskPriorityDisinherit>:
	{
 8007778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 800777a:	4604      	mov	r4, r0
 800777c:	b908      	cbnz	r0, 8007782 <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 800777e:	2000      	movs	r0, #0
	}
 8007780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8007782:	4b20      	ldr	r3, [pc, #128]	; (8007804 <xTaskPriorityDisinherit+0x8c>)
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4283      	cmp	r3, r0
 8007788:	d005      	beq.n	8007796 <xTaskPriorityDisinherit+0x1e>
 800778a:	f640 62c7 	movw	r2, #3783	; 0xec7
 800778e:	491e      	ldr	r1, [pc, #120]	; (8007808 <xTaskPriorityDisinherit+0x90>)
 8007790:	481e      	ldr	r0, [pc, #120]	; (800780c <xTaskPriorityDisinherit+0x94>)
 8007792:	f002 fd31 	bl	800a1f8 <assertFail>
			configASSERT( pxTCB->uxMutexesHeld );
 8007796:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8007798:	b92b      	cbnz	r3, 80077a6 <xTaskPriorityDisinherit+0x2e>
 800779a:	f640 62c9 	movw	r2, #3785	; 0xec9
 800779e:	491a      	ldr	r1, [pc, #104]	; (8007808 <xTaskPriorityDisinherit+0x90>)
 80077a0:	481b      	ldr	r0, [pc, #108]	; (8007810 <xTaskPriorityDisinherit+0x98>)
 80077a2:	f002 fd29 	bl	800a1f8 <assertFail>
			( pxTCB->uxMutexesHeld )--;
 80077a6:	6d23      	ldr	r3, [r4, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80077a8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80077aa:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
			( pxTCB->uxMutexesHeld )--;
 80077ac:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80077ae:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 80077b0:	6523      	str	r3, [r4, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80077b2:	d0e4      	beq.n	800777e <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d1e2      	bne.n	800777e <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80077b8:	1d26      	adds	r6, r4, #4
 80077ba:	4630      	mov	r0, r6
 80077bc:	f7fe ff50 	bl	8006660 <uxListRemove>
 80077c0:	4f14      	ldr	r7, [pc, #80]	; (8007814 <xTaskPriorityDisinherit+0x9c>)
 80077c2:	4a15      	ldr	r2, [pc, #84]	; (8007818 <xTaskPriorityDisinherit+0xa0>)
 80077c4:	b950      	cbnz	r0, 80077dc <xTaskPriorityDisinherit+0x64>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80077c6:	2314      	movs	r3, #20
 80077c8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80077ca:	434b      	muls	r3, r1
 80077cc:	58fb      	ldr	r3, [r7, r3]
 80077ce:	b92b      	cbnz	r3, 80077dc <xTaskPriorityDisinherit+0x64>
 80077d0:	2501      	movs	r5, #1
 80077d2:	6813      	ldr	r3, [r2, #0]
 80077d4:	408d      	lsls	r5, r1
 80077d6:	ea23 0305 	bic.w	r3, r3, r5
 80077da:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80077dc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
					prvAddTaskToReadyList( pxTCB );
 80077de:	2014      	movs	r0, #20
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077e0:	f1c3 010a 	rsb	r1, r3, #10
 80077e4:	61a1      	str	r1, [r4, #24]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80077e6:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80077e8:	2401      	movs	r4, #1
 80077ea:	6811      	ldr	r1, [r2, #0]
 80077ec:	fa04 f503 	lsl.w	r5, r4, r3
 80077f0:	fb00 7003 	mla	r0, r0, r3, r7
 80077f4:	430d      	orrs	r5, r1
 80077f6:	4631      	mov	r1, r6
 80077f8:	6015      	str	r5, [r2, #0]
 80077fa:	f7fe ff0f 	bl	800661c <vListInsertEnd>
					xReturn = pdTRUE;
 80077fe:	4620      	mov	r0, r4
		return xReturn;
 8007800:	e7be      	b.n	8007780 <xTaskPriorityDisinherit+0x8>
 8007802:	bf00      	nop
 8007804:	200003e4 	.word	0x200003e4
 8007808:	0803baa3 	.word	0x0803baa3
 800780c:	0803bbcb 	.word	0x0803bbcb
 8007810:	0803bbe1 	.word	0x0803bbe1
 8007814:	200003f0 	.word	0x200003f0
 8007818:	200004cc 	.word	0x200004cc

0800781c <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 800781c:	4b04      	ldr	r3, [pc, #16]	; (8007830 <pvTaskIncrementMutexHeldCount+0x14>)
 800781e:	681a      	ldr	r2, [r3, #0]
 8007820:	b11a      	cbz	r2, 800782a <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8007822:	6819      	ldr	r1, [r3, #0]
 8007824:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8007826:	3201      	adds	r2, #1
 8007828:	650a      	str	r2, [r1, #80]	; 0x50
		return pxCurrentTCB;
 800782a:	6818      	ldr	r0, [r3, #0]
	}
 800782c:	4770      	bx	lr
 800782e:	bf00      	nop
 8007830:	200003e4 	.word	0x200003e4

08007834 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 8007836:	4c0f      	ldr	r4, [pc, #60]	; (8007874 <prvCheckForValidListAndQueue+0x40>)
	taskENTER_CRITICAL();
 8007838:	f000 fa24 	bl	8007c84 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 800783c:	6825      	ldr	r5, [r4, #0]
 800783e:	b9ad      	cbnz	r5, 800786c <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
 8007840:	4f0d      	ldr	r7, [pc, #52]	; (8007878 <prvCheckForValidListAndQueue+0x44>)
			vListInitialise( &xActiveTimerList2 );
 8007842:	4e0e      	ldr	r6, [pc, #56]	; (800787c <prvCheckForValidListAndQueue+0x48>)
			vListInitialise( &xActiveTimerList1 );
 8007844:	4638      	mov	r0, r7
 8007846:	f7fe fedb 	bl	8006600 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800784a:	4630      	mov	r0, r6
 800784c:	f7fe fed8 	bl	8006600 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007850:	4b0b      	ldr	r3, [pc, #44]	; (8007880 <prvCheckForValidListAndQueue+0x4c>)

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8007852:	462a      	mov	r2, r5
			pxCurrentTimerList = &xActiveTimerList1;
 8007854:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007856:	4b0b      	ldr	r3, [pc, #44]	; (8007884 <prvCheckForValidListAndQueue+0x50>)
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8007858:	210c      	movs	r1, #12
 800785a:	2014      	movs	r0, #20
			pxOverflowTimerList = &xActiveTimerList2;
 800785c:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800785e:	f7ff f817 	bl	8006890 <xQueueGenericCreate>
 8007862:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007864:	b110      	cbz	r0, 800786c <prvCheckForValidListAndQueue+0x38>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007866:	4908      	ldr	r1, [pc, #32]	; (8007888 <prvCheckForValidListAndQueue+0x54>)
 8007868:	f7ff fa8a 	bl	8006d80 <vQueueAddToRegistry>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 800786c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 8007870:	f000 ba2a 	b.w	8007cc8 <vPortExitCritical>
 8007874:	20000580 	.word	0x20000580
 8007878:	20000554 	.word	0x20000554
 800787c:	20000568 	.word	0x20000568
 8007880:	2000054c 	.word	0x2000054c
 8007884:	20000550 	.word	0x20000550
 8007888:	0803bbf6 	.word	0x0803bbf6

0800788c <prvInsertTimerInActiveList>:
	if( xNextExpiryTime <= xTimeNow )
 800788c:	4291      	cmp	r1, r2
{
 800788e:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007890:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007892:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 8007894:	d80a      	bhi.n	80078ac <prvInsertTimerInActiveList+0x20>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007896:	1ad2      	subs	r2, r2, r3
 8007898:	6983      	ldr	r3, [r0, #24]
 800789a:	429a      	cmp	r2, r3
 800789c:	d20d      	bcs.n	80078ba <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800789e:	4b08      	ldr	r3, [pc, #32]	; (80078c0 <prvInsertTimerInActiveList+0x34>)
 80078a0:	1d01      	adds	r1, r0, #4
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80078a2:	6818      	ldr	r0, [r3, #0]
 80078a4:	f7fe fec5 	bl	8006632 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 80078a8:	2000      	movs	r0, #0
}
 80078aa:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80078ac:	429a      	cmp	r2, r3
 80078ae:	d201      	bcs.n	80078b4 <prvInsertTimerInActiveList+0x28>
 80078b0:	4299      	cmp	r1, r3
 80078b2:	d202      	bcs.n	80078ba <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80078b4:	4b03      	ldr	r3, [pc, #12]	; (80078c4 <prvInsertTimerInActiveList+0x38>)
 80078b6:	1d01      	adds	r1, r0, #4
 80078b8:	e7f3      	b.n	80078a2 <prvInsertTimerInActiveList+0x16>
			xProcessTimerNow = pdTRUE;
 80078ba:	2001      	movs	r0, #1
	return xProcessTimerNow;
 80078bc:	e7f5      	b.n	80078aa <prvInsertTimerInActiveList+0x1e>
 80078be:	bf00      	nop
 80078c0:	20000550 	.word	0x20000550
 80078c4:	2000054c 	.word	0x2000054c

080078c8 <xTimerCreateTimerTask>:
{
 80078c8:	b507      	push	{r0, r1, r2, lr}
	prvCheckForValidListAndQueue();
 80078ca:	f7ff ffb3 	bl	8007834 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 80078ce:	4b0d      	ldr	r3, [pc, #52]	; (8007904 <xTimerCreateTimerTask+0x3c>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	b94b      	cbnz	r3, 80078e8 <xTimerCreateTimerTask+0x20>
	configASSERT( xReturn );
 80078d4:	480c      	ldr	r0, [pc, #48]	; (8007908 <xTimerCreateTimerTask+0x40>)
 80078d6:	f240 1233 	movw	r2, #307	; 0x133
 80078da:	490c      	ldr	r1, [pc, #48]	; (800790c <xTimerCreateTimerTask+0x44>)
 80078dc:	f002 fc8c 	bl	800a1f8 <assertFail>
 80078e0:	2000      	movs	r0, #0
}
 80078e2:	b003      	add	sp, #12
 80078e4:	f85d fb04 	ldr.w	pc, [sp], #4
			xReturn = xTaskCreate(	prvTimerTask,
 80078e8:	4b09      	ldr	r3, [pc, #36]	; (8007910 <xTimerCreateTimerTask+0x48>)
 80078ea:	2296      	movs	r2, #150	; 0x96
 80078ec:	9301      	str	r3, [sp, #4]
 80078ee:	2301      	movs	r3, #1
 80078f0:	4908      	ldr	r1, [pc, #32]	; (8007914 <xTimerCreateTimerTask+0x4c>)
 80078f2:	9300      	str	r3, [sp, #0]
 80078f4:	4808      	ldr	r0, [pc, #32]	; (8007918 <xTimerCreateTimerTask+0x50>)
 80078f6:	2300      	movs	r3, #0
 80078f8:	f7ff face 	bl	8006e98 <xTaskCreate>
	configASSERT( xReturn );
 80078fc:	2800      	cmp	r0, #0
 80078fe:	d0e9      	beq.n	80078d4 <xTimerCreateTimerTask+0xc>
 8007900:	e7ef      	b.n	80078e2 <xTimerCreateTimerTask+0x1a>
 8007902:	bf00      	nop
 8007904:	20000580 	.word	0x20000580
 8007908:	0803bc14 	.word	0x0803bc14
 800790c:	0803bbfb 	.word	0x0803bbfb
 8007910:	20000584 	.word	0x20000584
 8007914:	0803bc1c 	.word	0x0803bc1c
 8007918:	08007a2d 	.word	0x08007a2d

0800791c <xTimerGenericCommand>:
{
 800791c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8007920:	460c      	mov	r4, r1
 8007922:	4690      	mov	r8, r2
 8007924:	461e      	mov	r6, r3
	configASSERT( xTimer );
 8007926:	4605      	mov	r5, r0
 8007928:	b928      	cbnz	r0, 8007936 <xTimerGenericCommand+0x1a>
 800792a:	f44f 72d3 	mov.w	r2, #422	; 0x1a6
 800792e:	4910      	ldr	r1, [pc, #64]	; (8007970 <xTimerGenericCommand+0x54>)
 8007930:	4810      	ldr	r0, [pc, #64]	; (8007974 <xTimerGenericCommand+0x58>)
 8007932:	f002 fc61 	bl	800a1f8 <assertFail>
	if( xTimerQueue != NULL )
 8007936:	4f10      	ldr	r7, [pc, #64]	; (8007978 <xTimerGenericCommand+0x5c>)
 8007938:	6838      	ldr	r0, [r7, #0]
 800793a:	b178      	cbz	r0, 800795c <xTimerGenericCommand+0x40>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800793c:	2c05      	cmp	r4, #5
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800793e:	e9cd 4801 	strd	r4, r8, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8007942:	9503      	str	r5, [sp, #12]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007944:	dc0d      	bgt.n	8007962 <xTimerGenericCommand+0x46>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007946:	f7ff febd 	bl	80076c4 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800794a:	2300      	movs	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800794c:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800794e:	bf14      	ite	ne
 8007950:	461a      	movne	r2, r3
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007952:	9a0a      	ldreq	r2, [sp, #40]	; 0x28
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007954:	6838      	ldr	r0, [r7, #0]
 8007956:	a901      	add	r1, sp, #4
 8007958:	f7fe ffc2 	bl	80068e0 <xQueueGenericSend>
}
 800795c:	b004      	add	sp, #16
 800795e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007962:	2300      	movs	r3, #0
 8007964:	4632      	mov	r2, r6
 8007966:	a901      	add	r1, sp, #4
 8007968:	f7ff f886 	bl	8006a78 <xQueueGenericSendFromISR>
 800796c:	e7f6      	b.n	800795c <xTimerGenericCommand+0x40>
 800796e:	bf00      	nop
 8007970:	0803bbfb 	.word	0x0803bbfb
 8007974:	0803bc24 	.word	0x0803bc24
 8007978:	20000580 	.word	0x20000580

0800797c <prvSampleTimeNow>:
{
 800797c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007980:	b085      	sub	sp, #20
 8007982:	4606      	mov	r6, r0
	xTimeNow = xTaskGetTickCount();
 8007984:	f7ff fc1a 	bl	80071bc <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8007988:	f8df 808c 	ldr.w	r8, [pc, #140]	; 8007a18 <prvSampleTimeNow+0x9c>
	xTimeNow = xTaskGetTickCount();
 800798c:	4605      	mov	r5, r0
	if( xTimeNow < xLastTime )
 800798e:	f8d8 3000 	ldr.w	r3, [r8]
 8007992:	4283      	cmp	r3, r0
 8007994:	d90d      	bls.n	80079b2 <prvSampleTimeNow+0x36>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007996:	4f21      	ldr	r7, [pc, #132]	; (8007a1c <prvSampleTimeNow+0xa0>)
				configASSERT( xResult );
 8007998:	f8df 9084 	ldr.w	r9, [pc, #132]	; 8007a20 <prvSampleTimeNow+0xa4>
 800799c:	f8df a084 	ldr.w	sl, [pc, #132]	; 8007a24 <prvSampleTimeNow+0xa8>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	681a      	ldr	r2, [r3, #0]
 80079a4:	b96a      	cbnz	r2, 80079c2 <prvSampleTimeNow+0x46>
	pxCurrentTimerList = pxOverflowTimerList;
 80079a6:	4a20      	ldr	r2, [pc, #128]	; (8007a28 <prvSampleTimeNow+0xac>)
 80079a8:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80079aa:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 80079ac:	6039      	str	r1, [r7, #0]
		*pxTimerListsWereSwitched = pdTRUE;
 80079ae:	2301      	movs	r3, #1
 80079b0:	e000      	b.n	80079b4 <prvSampleTimeNow+0x38>
 80079b2:	2300      	movs	r3, #0
}
 80079b4:	4628      	mov	r0, r5
		*pxTimerListsWereSwitched = pdTRUE;
 80079b6:	6033      	str	r3, [r6, #0]
	xLastTime = xTimeNow;
 80079b8:	f8c8 5000 	str.w	r5, [r8]
}
 80079bc:	b005      	add	sp, #20
 80079be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80079c2:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80079c4:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80079c6:	f8d3 b000 	ldr.w	fp, [r3]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80079ca:	1d21      	adds	r1, r4, #4
 80079cc:	4608      	mov	r0, r1
 80079ce:	9103      	str	r1, [sp, #12]
 80079d0:	f7fe fe46 	bl	8006660 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80079d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80079d6:	4620      	mov	r0, r4
 80079d8:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80079da:	69e3      	ldr	r3, [r4, #28]
 80079dc:	9903      	ldr	r1, [sp, #12]
 80079de:	2b01      	cmp	r3, #1
 80079e0:	d1de      	bne.n	80079a0 <prvSampleTimeNow+0x24>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80079e2:	69a3      	ldr	r3, [r4, #24]
 80079e4:	445b      	add	r3, fp
			if( xReloadTime > xNextExpireTime )
 80079e6:	459b      	cmp	fp, r3
 80079e8:	d205      	bcs.n	80079f6 <prvSampleTimeNow+0x7a>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80079ea:	6838      	ldr	r0, [r7, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80079ec:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80079ee:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80079f0:	f7fe fe1f 	bl	8006632 <vListInsert>
 80079f4:	e7d4      	b.n	80079a0 <prvSampleTimeNow+0x24>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80079f6:	2300      	movs	r3, #0
 80079f8:	465a      	mov	r2, fp
 80079fa:	4619      	mov	r1, r3
 80079fc:	4620      	mov	r0, r4
 80079fe:	9300      	str	r3, [sp, #0]
 8007a00:	f7ff ff8c 	bl	800791c <xTimerGenericCommand>
				configASSERT( xResult );
 8007a04:	2800      	cmp	r0, #0
 8007a06:	d1cb      	bne.n	80079a0 <prvSampleTimeNow+0x24>
 8007a08:	f240 3292 	movw	r2, #914	; 0x392
 8007a0c:	4649      	mov	r1, r9
 8007a0e:	4650      	mov	r0, sl
 8007a10:	f002 fbf2 	bl	800a1f8 <assertFail>
 8007a14:	e7c4      	b.n	80079a0 <prvSampleTimeNow+0x24>
 8007a16:	bf00      	nop
 8007a18:	2000057c 	.word	0x2000057c
 8007a1c:	2000054c 	.word	0x2000054c
 8007a20:	0803bbfb 	.word	0x0803bbfb
 8007a24:	0803bc2b 	.word	0x0803bc2b
 8007a28:	20000550 	.word	0x20000550

08007a2c <prvTimerTask>:
{
 8007a2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007a30:	4f62      	ldr	r7, [pc, #392]	; (8007bbc <prvTimerTask+0x190>)
			configASSERT( xResult );
 8007a32:	4e63      	ldr	r6, [pc, #396]	; (8007bc0 <prvTimerTask+0x194>)
{
 8007a34:	b086      	sub	sp, #24
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	681d      	ldr	r5, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007a3a:	2d00      	cmp	r5, #0
 8007a3c:	d066      	beq.n	8007b0c <prvTimerTask+0xe0>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007a3e:	68db      	ldr	r3, [r3, #12]
 8007a40:	f8d3 9000 	ldr.w	r9, [r3]
	vTaskSuspendAll();
 8007a44:	f7ff fbb2 	bl	80071ac <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007a48:	a803      	add	r0, sp, #12
 8007a4a:	f7ff ff97 	bl	800797c <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8007a4e:	9c03      	ldr	r4, [sp, #12]
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007a50:	4682      	mov	sl, r0
		if( xTimerListsWereSwitched == pdFALSE )
 8007a52:	f8df 8170 	ldr.w	r8, [pc, #368]	; 8007bc4 <prvTimerTask+0x198>
 8007a56:	2c00      	cmp	r4, #0
 8007a58:	d176      	bne.n	8007b48 <prvTimerTask+0x11c>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007a5a:	2d00      	cmp	r5, #0
 8007a5c:	d058      	beq.n	8007b10 <prvTimerTask+0xe4>
 8007a5e:	4548      	cmp	r0, r9
 8007a60:	d35c      	bcc.n	8007b1c <prvTimerTask+0xf0>
				( void ) xTaskResumeAll();
 8007a62:	f7ff fc43 	bl	80072ec <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	68db      	ldr	r3, [r3, #12]
 8007a6a:	68dd      	ldr	r5, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a6c:	1d28      	adds	r0, r5, #4
 8007a6e:	f7fe fdf7 	bl	8006660 <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007a72:	69eb      	ldr	r3, [r5, #28]
 8007a74:	2b01      	cmp	r3, #1
 8007a76:	d115      	bne.n	8007aa4 <prvTimerTask+0x78>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007a78:	69a9      	ldr	r1, [r5, #24]
 8007a7a:	464b      	mov	r3, r9
 8007a7c:	4652      	mov	r2, sl
 8007a7e:	4628      	mov	r0, r5
 8007a80:	4449      	add	r1, r9
 8007a82:	f7ff ff03 	bl	800788c <prvInsertTimerInActiveList>
 8007a86:	b168      	cbz	r0, 8007aa4 <prvTimerTask+0x78>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007a88:	4623      	mov	r3, r4
 8007a8a:	464a      	mov	r2, r9
 8007a8c:	4621      	mov	r1, r4
 8007a8e:	4628      	mov	r0, r5
 8007a90:	9400      	str	r4, [sp, #0]
 8007a92:	f7ff ff43 	bl	800791c <xTimerGenericCommand>
			configASSERT( xResult );
 8007a96:	b928      	cbnz	r0, 8007aa4 <prvTimerTask+0x78>
 8007a98:	f44f 7202 	mov.w	r2, #520	; 0x208
 8007a9c:	4631      	mov	r1, r6
 8007a9e:	484a      	ldr	r0, [pc, #296]	; (8007bc8 <prvTimerTask+0x19c>)
 8007aa0:	f002 fbaa 	bl	800a1f8 <assertFail>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007aa4:	4628      	mov	r0, r5
 8007aa6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007aa8:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007aaa:	2300      	movs	r3, #0
 8007aac:	f8d8 0000 	ldr.w	r0, [r8]
 8007ab0:	461a      	mov	r2, r3
 8007ab2:	a903      	add	r1, sp, #12
 8007ab4:	f7ff f8a4 	bl	8006c00 <xQueueGenericReceive>
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	d0bc      	beq.n	8007a36 <prvTimerTask+0xa>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007abc:	9b03      	ldr	r3, [sp, #12]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	dbf3      	blt.n	8007aaa <prvTimerTask+0x7e>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007ac2:	9c05      	ldr	r4, [sp, #20]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8007ac4:	6963      	ldr	r3, [r4, #20]
 8007ac6:	b113      	cbz	r3, 8007ace <prvTimerTask+0xa2>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007ac8:	1d20      	adds	r0, r4, #4
 8007aca:	f7fe fdc9 	bl	8006660 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007ace:	a802      	add	r0, sp, #8
 8007ad0:	f7ff ff54 	bl	800797c <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 8007ad4:	9b03      	ldr	r3, [sp, #12]
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007ad6:	4605      	mov	r5, r0
			switch( xMessage.xMessageID )
 8007ad8:	2b09      	cmp	r3, #9
 8007ada:	d8e6      	bhi.n	8007aaa <prvTimerTask+0x7e>
 8007adc:	a201      	add	r2, pc, #4	; (adr r2, 8007ae4 <prvTimerTask+0xb8>)
 8007ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ae2:	bf00      	nop
 8007ae4:	08007b4f 	.word	0x08007b4f
 8007ae8:	08007b4f 	.word	0x08007b4f
 8007aec:	08007b4f 	.word	0x08007b4f
 8007af0:	08007aab 	.word	0x08007aab
 8007af4:	08007b91 	.word	0x08007b91
 8007af8:	08007bb3 	.word	0x08007bb3
 8007afc:	08007b4f 	.word	0x08007b4f
 8007b00:	08007b4f 	.word	0x08007b4f
 8007b04:	08007aab 	.word	0x08007aab
 8007b08:	08007b91 	.word	0x08007b91
		xNextExpireTime = ( TickType_t ) 0U;
 8007b0c:	46a9      	mov	r9, r5
 8007b0e:	e799      	b.n	8007a44 <prvTimerTask+0x18>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007b10:	4b2e      	ldr	r3, [pc, #184]	; (8007bcc <prvTimerTask+0x1a0>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	681c      	ldr	r4, [r3, #0]
 8007b16:	fab4 f484 	clz	r4, r4
 8007b1a:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007b1c:	4622      	mov	r2, r4
 8007b1e:	f8d8 0000 	ldr.w	r0, [r8]
 8007b22:	eba9 010a 	sub.w	r1, r9, sl
 8007b26:	f7ff f93d 	bl	8006da4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007b2a:	f7ff fbdf 	bl	80072ec <xTaskResumeAll>
 8007b2e:	2800      	cmp	r0, #0
 8007b30:	d1bb      	bne.n	8007aaa <prvTimerTask+0x7e>
					portYIELD_WITHIN_API();
 8007b32:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007b36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b3a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8007b3e:	f3bf 8f4f 	dsb	sy
 8007b42:	f3bf 8f6f 	isb	sy
 8007b46:	e7b0      	b.n	8007aaa <prvTimerTask+0x7e>
			( void ) xTaskResumeAll();
 8007b48:	f7ff fbd0 	bl	80072ec <xTaskResumeAll>
}
 8007b4c:	e7ad      	b.n	8007aaa <prvTimerTask+0x7e>
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007b4e:	69a1      	ldr	r1, [r4, #24]
 8007b50:	9b04      	ldr	r3, [sp, #16]
 8007b52:	4602      	mov	r2, r0
 8007b54:	4419      	add	r1, r3
 8007b56:	4620      	mov	r0, r4
 8007b58:	f7ff fe98 	bl	800788c <prvInsertTimerInActiveList>
 8007b5c:	2800      	cmp	r0, #0
 8007b5e:	d0a4      	beq.n	8007aaa <prvTimerTask+0x7e>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007b60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b62:	4620      	mov	r0, r4
 8007b64:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007b66:	69e3      	ldr	r3, [r4, #28]
 8007b68:	2b01      	cmp	r3, #1
 8007b6a:	d19e      	bne.n	8007aaa <prvTimerTask+0x7e>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	69a2      	ldr	r2, [r4, #24]
 8007b70:	9904      	ldr	r1, [sp, #16]
 8007b72:	4620      	mov	r0, r4
 8007b74:	440a      	add	r2, r1
 8007b76:	9300      	str	r3, [sp, #0]
 8007b78:	4619      	mov	r1, r3
 8007b7a:	f7ff fecf 	bl	800791c <xTimerGenericCommand>
							configASSERT( xResult );
 8007b7e:	2800      	cmp	r0, #0
 8007b80:	d193      	bne.n	8007aaa <prvTimerTask+0x7e>
 8007b82:	f240 3221 	movw	r2, #801	; 0x321
 8007b86:	4631      	mov	r1, r6
 8007b88:	480f      	ldr	r0, [pc, #60]	; (8007bc8 <prvTimerTask+0x19c>)
 8007b8a:	f002 fb35 	bl	800a1f8 <assertFail>
 8007b8e:	e78c      	b.n	8007aaa <prvTimerTask+0x7e>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007b90:	9b04      	ldr	r3, [sp, #16]
 8007b92:	61a3      	str	r3, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007b94:	b92b      	cbnz	r3, 8007ba2 <prvTimerTask+0x176>
 8007b96:	f44f 724e 	mov.w	r2, #824	; 0x338
 8007b9a:	4631      	mov	r1, r6
 8007b9c:	480c      	ldr	r0, [pc, #48]	; (8007bd0 <prvTimerTask+0x1a4>)
 8007b9e:	f002 fb2b 	bl	800a1f8 <assertFail>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007ba2:	69a1      	ldr	r1, [r4, #24]
 8007ba4:	462b      	mov	r3, r5
 8007ba6:	462a      	mov	r2, r5
 8007ba8:	4620      	mov	r0, r4
 8007baa:	4429      	add	r1, r5
 8007bac:	f7ff fe6e 	bl	800788c <prvInsertTimerInActiveList>
					break;
 8007bb0:	e77b      	b.n	8007aaa <prvTimerTask+0x7e>
						vPortFree( pxTimer );
 8007bb2:	4620      	mov	r0, r4
 8007bb4:	f000 fa44 	bl	8008040 <vPortFree>
					break;
 8007bb8:	e777      	b.n	8007aaa <prvTimerTask+0x7e>
 8007bba:	bf00      	nop
 8007bbc:	2000054c 	.word	0x2000054c
 8007bc0:	0803bbfb 	.word	0x0803bbfb
 8007bc4:	20000580 	.word	0x20000580
 8007bc8:	0803bc2b 	.word	0x0803bc2b
 8007bcc:	20000550 	.word	0x20000550
 8007bd0:	0803bc33 	.word	0x0803bc33

08007bd4 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 8007bd4:	4806      	ldr	r0, [pc, #24]	; (8007bf0 <prvPortStartFirstTask+0x1c>)
 8007bd6:	6800      	ldr	r0, [r0, #0]
 8007bd8:	6800      	ldr	r0, [r0, #0]
 8007bda:	f380 8808 	msr	MSP, r0
 8007bde:	b662      	cpsie	i
 8007be0:	b661      	cpsie	f
 8007be2:	f3bf 8f4f 	dsb	sy
 8007be6:	f3bf 8f6f 	isb	sy
 8007bea:	df00      	svc	0
 8007bec:	bf00      	nop
 8007bee:	0000      	.short	0x0000
 8007bf0:	e000ed08 	.word	0xe000ed08

08007bf4 <prvTaskExitError>:
    volatile uint32_t ulDummy = 0UL;
 8007bf4:	2300      	movs	r3, #0
{
 8007bf6:	b507      	push	{r0, r1, r2, lr}
    volatile uint32_t ulDummy = 0UL;
 8007bf8:	9301      	str	r3, [sp, #4]
    configASSERT( uxCriticalNesting == ~0UL );
 8007bfa:	4b0b      	ldr	r3, [pc, #44]	; (8007c28 <prvTaskExitError+0x34>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	3301      	adds	r3, #1
 8007c00:	d004      	beq.n	8007c0c <prvTaskExitError+0x18>
 8007c02:	22ce      	movs	r2, #206	; 0xce
 8007c04:	4909      	ldr	r1, [pc, #36]	; (8007c2c <prvTaskExitError+0x38>)
 8007c06:	480a      	ldr	r0, [pc, #40]	; (8007c30 <prvTaskExitError+0x3c>)
 8007c08:	f002 faf6 	bl	800a1f8 <assertFail>
        __asm volatile
 8007c0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c10:	f383 8811 	msr	BASEPRI, r3
 8007c14:	f3bf 8f6f 	isb	sy
 8007c18:	f3bf 8f4f 	dsb	sy
    while( ulDummy == 0 )
 8007c1c:	9b01      	ldr	r3, [sp, #4]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d0fc      	beq.n	8007c1c <prvTaskExitError+0x28>
}
 8007c22:	b003      	add	sp, #12
 8007c24:	f85d fb04 	ldr.w	pc, [sp], #4
 8007c28:	20000098 	.word	0x20000098
 8007c2c:	0803bc58 	.word	0x0803bc58
 8007c30:	0803bc84 	.word	0x0803bc84

08007c34 <pxPortInitialiseStack>:
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8007c34:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007c38:	f840 3c04 	str.w	r3, [r0, #-4]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8007c3c:	4b05      	ldr	r3, [pc, #20]	; (8007c54 <pxPortInitialiseStack+0x20>)
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8007c3e:	f021 0101 	bic.w	r1, r1, #1
 8007c42:	f840 1c08 	str.w	r1, [r0, #-8]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8007c46:	f840 3c0c 	str.w	r3, [r0, #-12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8007c4a:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8007c4e:	3840      	subs	r0, #64	; 0x40
 8007c50:	4770      	bx	lr
 8007c52:	bf00      	nop
 8007c54:	08007bf5 	.word	0x08007bf5
	...

08007c60 <SVC_Handler>:
    __asm volatile (
 8007c60:	4b07      	ldr	r3, [pc, #28]	; (8007c80 <pxCurrentTCBConst2>)
 8007c62:	6819      	ldr	r1, [r3, #0]
 8007c64:	6808      	ldr	r0, [r1, #0]
 8007c66:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007c6a:	f380 8809 	msr	PSP, r0
 8007c6e:	f3bf 8f6f 	isb	sy
 8007c72:	f04f 0000 	mov.w	r0, #0
 8007c76:	f380 8811 	msr	BASEPRI, r0
 8007c7a:	f04e 0e0d 	orr.w	lr, lr, #13
 8007c7e:	4770      	bx	lr

08007c80 <pxCurrentTCBConst2>:
 8007c80:	200003e4 	.word	0x200003e4

08007c84 <vPortEnterCritical>:
 8007c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c88:	f383 8811 	msr	BASEPRI, r3
 8007c8c:	f3bf 8f6f 	isb	sy
 8007c90:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8007c94:	4a09      	ldr	r2, [pc, #36]	; (8007cbc <vPortEnterCritical+0x38>)
 8007c96:	6813      	ldr	r3, [r2, #0]
 8007c98:	3301      	adds	r3, #1
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8007c9a:	2b01      	cmp	r3, #1
    uxCriticalNesting++;
 8007c9c:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 1 )
 8007c9e:	d10b      	bne.n	8007cb8 <vPortEnterCritical+0x34>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007ca0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007ca4:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 8007ca8:	b2db      	uxtb	r3, r3
 8007caa:	b12b      	cbz	r3, 8007cb8 <vPortEnterCritical+0x34>
 8007cac:	f44f 72be 	mov.w	r2, #380	; 0x17c
 8007cb0:	4903      	ldr	r1, [pc, #12]	; (8007cc0 <vPortEnterCritical+0x3c>)
 8007cb2:	4804      	ldr	r0, [pc, #16]	; (8007cc4 <vPortEnterCritical+0x40>)
 8007cb4:	f002 baa0 	b.w	800a1f8 <assertFail>
    }
}
 8007cb8:	4770      	bx	lr
 8007cba:	bf00      	nop
 8007cbc:	20000098 	.word	0x20000098
 8007cc0:	0803bc58 	.word	0x0803bc58
 8007cc4:	0803bc9e 	.word	0x0803bc9e

08007cc8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007cc8:	b510      	push	{r4, lr}
    configASSERT( uxCriticalNesting );
 8007cca:	4c08      	ldr	r4, [pc, #32]	; (8007cec <vPortExitCritical+0x24>)
 8007ccc:	6823      	ldr	r3, [r4, #0]
 8007cce:	b92b      	cbnz	r3, 8007cdc <vPortExitCritical+0x14>
 8007cd0:	f240 1283 	movw	r2, #387	; 0x183
 8007cd4:	4906      	ldr	r1, [pc, #24]	; (8007cf0 <vPortExitCritical+0x28>)
 8007cd6:	4807      	ldr	r0, [pc, #28]	; (8007cf4 <vPortExitCritical+0x2c>)
 8007cd8:	f002 fa8e 	bl	800a1f8 <assertFail>
    uxCriticalNesting--;
 8007cdc:	6823      	ldr	r3, [r4, #0]
 8007cde:	3b01      	subs	r3, #1
 8007ce0:	6023      	str	r3, [r4, #0]

    if( uxCriticalNesting == 0 )
 8007ce2:	b90b      	cbnz	r3, 8007ce8 <vPortExitCritical+0x20>
        __asm volatile
 8007ce4:	f383 8811 	msr	BASEPRI, r3
    {
        portENABLE_INTERRUPTS();
    }
}
 8007ce8:	bd10      	pop	{r4, pc}
 8007cea:	bf00      	nop
 8007cec:	20000098 	.word	0x20000098
 8007cf0:	0803bc58 	.word	0x0803bc58
 8007cf4:	0803bcd3 	.word	0x0803bcd3
	...

08007d00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8007d00:	f3ef 8009 	mrs	r0, PSP
 8007d04:	f3bf 8f6f 	isb	sy
 8007d08:	4b0d      	ldr	r3, [pc, #52]	; (8007d40 <pxCurrentTCBConst>)
 8007d0a:	681a      	ldr	r2, [r3, #0]
 8007d0c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007d10:	6010      	str	r0, [r2, #0]
 8007d12:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007d16:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007d1a:	f380 8811 	msr	BASEPRI, r0
 8007d1e:	f7ff fbb1 	bl	8007484 <vTaskSwitchContext>
 8007d22:	f04f 0000 	mov.w	r0, #0
 8007d26:	f380 8811 	msr	BASEPRI, r0
 8007d2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007d2e:	6819      	ldr	r1, [r3, #0]
 8007d30:	6808      	ldr	r0, [r1, #0]
 8007d32:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007d36:	f380 8809 	msr	PSP, r0
 8007d3a:	f3bf 8f6f 	isb	sy
 8007d3e:	4770      	bx	lr

08007d40 <pxCurrentTCBConst>:
 8007d40:	200003e4 	.word	0x200003e4

08007d44 <xPortSysTickHandler>:
    );
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007d44:	b508      	push	{r3, lr}
        __asm volatile
 8007d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d4a:	f383 8811 	msr	BASEPRI, r3
 8007d4e:	f3bf 8f6f 	isb	sy
 8007d52:	f3bf 8f4f 	dsb	sy
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8007d56:	f7ff fa37 	bl	80071c8 <xTaskIncrementTick>
 8007d5a:	b128      	cbz	r0, 8007d68 <xPortSysTickHandler+0x24>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007d5c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007d60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d64:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
        __asm volatile
 8007d68:	2300      	movs	r3, #0
 8007d6a:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portENABLE_INTERRUPTS();
}
 8007d6e:	bd08      	pop	{r3, pc}

08007d70 <vPortSetupTimerInterrupt>:
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007d70:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007d74:	2200      	movs	r2, #0
 8007d76:	611a      	str	r2, [r3, #16]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007d78:	619a      	str	r2, [r3, #24]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007d7a:	4a02      	ldr	r2, [pc, #8]	; (8007d84 <vPortSetupTimerInterrupt+0x14>)
 8007d7c:	615a      	str	r2, [r3, #20]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007d7e:	2207      	movs	r2, #7
 8007d80:	611a      	str	r2, [r3, #16]
}
 8007d82:	4770      	bx	lr
 8007d84:	0001193f 	.word	0x0001193f

08007d88 <xPortStartScheduler>:
{
 8007d88:	b513      	push	{r0, r1, r4, lr}
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007d8a:	4b2d      	ldr	r3, [pc, #180]	; (8007e40 <xPortStartScheduler+0xb8>)
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007d8c:	4c2d      	ldr	r4, [pc, #180]	; (8007e44 <xPortStartScheduler+0xbc>)
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007d8e:	781a      	ldrb	r2, [r3, #0]
 8007d90:	b2d2      	uxtb	r2, r2
 8007d92:	9201      	str	r2, [sp, #4]
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007d94:	22ff      	movs	r2, #255	; 0xff
 8007d96:	701a      	strb	r2, [r3, #0]
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007d98:	781b      	ldrb	r3, [r3, #0]
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007d9a:	4a2b      	ldr	r2, [pc, #172]	; (8007e48 <xPortStartScheduler+0xc0>)
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007d9c:	b2db      	uxtb	r3, r3
 8007d9e:	f88d 3003 	strb.w	r3, [sp, #3]
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007da2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8007da6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007daa:	7013      	strb	r3, [r2, #0]
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007dac:	2307      	movs	r3, #7
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007dae:	2200      	movs	r2, #0
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007db0:	6023      	str	r3, [r4, #0]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007db2:	f89d 1003 	ldrb.w	r1, [sp, #3]
 8007db6:	1e58      	subs	r0, r3, #1
 8007db8:	0609      	lsls	r1, r1, #24
 8007dba:	d437      	bmi.n	8007e2c <xPortStartScheduler+0xa4>
 8007dbc:	b112      	cbz	r2, 8007dc4 <xPortStartScheduler+0x3c>
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 8007dbe:	2b03      	cmp	r3, #3
 8007dc0:	6023      	str	r3, [r4, #0]
 8007dc2:	d00e      	beq.n	8007de2 <xPortStartScheduler+0x5a>
 8007dc4:	f44f 729a 	mov.w	r2, #308	; 0x134
 8007dc8:	4920      	ldr	r1, [pc, #128]	; (8007e4c <xPortStartScheduler+0xc4>)
 8007dca:	4821      	ldr	r0, [pc, #132]	; (8007e50 <xPortStartScheduler+0xc8>)
 8007dcc:	f002 fa14 	bl	800a1f8 <assertFail>
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007dd0:	6823      	ldr	r3, [r4, #0]
 8007dd2:	2b03      	cmp	r3, #3
 8007dd4:	d005      	beq.n	8007de2 <xPortStartScheduler+0x5a>
 8007dd6:	f240 123d 	movw	r2, #317	; 0x13d
 8007dda:	491c      	ldr	r1, [pc, #112]	; (8007e4c <xPortStartScheduler+0xc4>)
 8007ddc:	481d      	ldr	r0, [pc, #116]	; (8007e54 <xPortStartScheduler+0xcc>)
 8007dde:	f002 fa0b 	bl	800a1f8 <assertFail>
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007de2:	6823      	ldr	r3, [r4, #0]
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8007de4:	4a16      	ldr	r2, [pc, #88]	; (8007e40 <xPortStartScheduler+0xb8>)
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007de6:	021b      	lsls	r3, r3, #8
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007de8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007dec:	6023      	str	r3, [r4, #0]
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8007dee:	9b01      	ldr	r3, [sp, #4]
    uxCriticalNesting = 0;
 8007df0:	2400      	movs	r4, #0
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8007df2:	b2db      	uxtb	r3, r3
 8007df4:	7013      	strb	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8007df6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007dfa:	f8d3 2d20 	ldr.w	r2, [r3, #3360]	; 0xd20
 8007dfe:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8007e02:	f8c3 2d20 	str.w	r2, [r3, #3360]	; 0xd20
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8007e06:	f8d3 2d20 	ldr.w	r2, [r3, #3360]	; 0xd20
 8007e0a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8007e0e:	f8c3 2d20 	str.w	r2, [r3, #3360]	; 0xd20
    vPortSetupTimerInterrupt();
 8007e12:	f7ff ffad 	bl	8007d70 <vPortSetupTimerInterrupt>
    uxCriticalNesting = 0;
 8007e16:	4b10      	ldr	r3, [pc, #64]	; (8007e58 <xPortStartScheduler+0xd0>)
 8007e18:	601c      	str	r4, [r3, #0]
    prvPortStartFirstTask();
 8007e1a:	f7ff fedb 	bl	8007bd4 <prvPortStartFirstTask>
    vTaskSwitchContext();
 8007e1e:	f7ff fb31 	bl	8007484 <vTaskSwitchContext>
    prvTaskExitError();
 8007e22:	f7ff fee7 	bl	8007bf4 <prvTaskExitError>
}
 8007e26:	4620      	mov	r0, r4
 8007e28:	b002      	add	sp, #8
 8007e2a:	bd10      	pop	{r4, pc}
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007e2c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8007e30:	2201      	movs	r2, #1
 8007e32:	005b      	lsls	r3, r3, #1
 8007e34:	b2db      	uxtb	r3, r3
 8007e36:	f88d 3003 	strb.w	r3, [sp, #3]
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	e7b9      	b.n	8007db2 <xPortStartScheduler+0x2a>
 8007e3e:	bf00      	nop
 8007e40:	e000e400 	.word	0xe000e400
 8007e44:	2000058c 	.word	0x2000058c
 8007e48:	20000588 	.word	0x20000588
 8007e4c:	0803bc58 	.word	0x0803bc58
 8007e50:	0803bce5 	.word	0x0803bce5
 8007e54:	0803bd28 	.word	0x0803bd28
 8007e58:	20000098 	.word	0x20000098

08007e5c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8007e5c:	b508      	push	{r3, lr}
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8007e5e:	f3ef 8305 	mrs	r3, IPSR

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007e62:	2b0f      	cmp	r3, #15
 8007e64:	d90b      	bls.n	8007e7e <vPortValidateInterruptPriority+0x22>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007e66:	4a0f      	ldr	r2, [pc, #60]	; (8007ea4 <vPortValidateInterruptPriority+0x48>)
 8007e68:	5c9b      	ldrb	r3, [r3, r2]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007e6a:	4a0f      	ldr	r2, [pc, #60]	; (8007ea8 <vPortValidateInterruptPriority+0x4c>)
 8007e6c:	7812      	ldrb	r2, [r2, #0]
 8007e6e:	429a      	cmp	r2, r3
 8007e70:	d905      	bls.n	8007e7e <vPortValidateInterruptPriority+0x22>
 8007e72:	f44f 722c 	mov.w	r2, #688	; 0x2b0
 8007e76:	490d      	ldr	r1, [pc, #52]	; (8007eac <vPortValidateInterruptPriority+0x50>)
 8007e78:	480d      	ldr	r0, [pc, #52]	; (8007eb0 <vPortValidateInterruptPriority+0x54>)
 8007e7a:	f002 f9bd 	bl	800a1f8 <assertFail>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007e7e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007e82:	4a0c      	ldr	r2, [pc, #48]	; (8007eb4 <vPortValidateInterruptPriority+0x58>)
 8007e84:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 8007e88:	6812      	ldr	r2, [r2, #0]
 8007e8a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d907      	bls.n	8007ea2 <vPortValidateInterruptPriority+0x46>
    }
 8007e92:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007e96:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 8007e9a:	4904      	ldr	r1, [pc, #16]	; (8007eac <vPortValidateInterruptPriority+0x50>)
 8007e9c:	4806      	ldr	r0, [pc, #24]	; (8007eb8 <vPortValidateInterruptPriority+0x5c>)
 8007e9e:	f002 b9ab 	b.w	800a1f8 <assertFail>
    }
 8007ea2:	bd08      	pop	{r3, pc}
 8007ea4:	e000e3f0 	.word	0xe000e3f0
 8007ea8:	20000588 	.word	0x20000588
 8007eac:	0803bc58 	.word	0x0803bc58
 8007eb0:	0803bd6a 	.word	0x0803bd6a
 8007eb4:	2000058c 	.word	0x2000058c
 8007eb8:	0803bd94 	.word	0x0803bd94

08007ebc <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007ebc:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007ebe:	4b10      	ldr	r3, [pc, #64]	; (8007f00 <prvInsertBlockIntoFreeList+0x44>)
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	4283      	cmp	r3, r0
 8007ec6:	d3fb      	bcc.n	8007ec0 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007ec8:	6854      	ldr	r4, [r2, #4]
 8007eca:	1911      	adds	r1, r2, r4
 8007ecc:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007ece:	bf01      	itttt	eq
 8007ed0:	6841      	ldreq	r1, [r0, #4]
 8007ed2:	4610      	moveq	r0, r2
 8007ed4:	1909      	addeq	r1, r1, r4
 8007ed6:	6051      	streq	r1, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007ed8:	6844      	ldr	r4, [r0, #4]
 8007eda:	1901      	adds	r1, r0, r4
 8007edc:	428b      	cmp	r3, r1
 8007ede:	d10d      	bne.n	8007efc <prvInsertBlockIntoFreeList+0x40>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007ee0:	4908      	ldr	r1, [pc, #32]	; (8007f04 <prvInsertBlockIntoFreeList+0x48>)
 8007ee2:	6809      	ldr	r1, [r1, #0]
 8007ee4:	428b      	cmp	r3, r1
 8007ee6:	d004      	beq.n	8007ef2 <prvInsertBlockIntoFreeList+0x36>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007ee8:	685b      	ldr	r3, [r3, #4]
 8007eea:	4423      	add	r3, r4
 8007eec:	6043      	str	r3, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007eee:	6813      	ldr	r3, [r2, #0]
 8007ef0:	6819      	ldr	r1, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007ef2:	4290      	cmp	r0, r2
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007ef4:	6001      	str	r1, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007ef6:	bf18      	it	ne
 8007ef8:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007efa:	bd10      	pop	{r4, pc}
 8007efc:	4619      	mov	r1, r3
 8007efe:	e7f8      	b.n	8007ef2 <prvInsertBlockIntoFreeList+0x36>
 8007f00:	200045a0 	.word	0x200045a0
 8007f04:	20000590 	.word	0x20000590

08007f08 <pvPortMalloc>:
{
 8007f08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f0c:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8007f0e:	f7ff f94d 	bl	80071ac <vTaskSuspendAll>
		if( pxEnd == NULL )
 8007f12:	4942      	ldr	r1, [pc, #264]	; (800801c <pvPortMalloc+0x114>)
 8007f14:	4e42      	ldr	r6, [pc, #264]	; (8008020 <pvPortMalloc+0x118>)
 8007f16:	680b      	ldr	r3, [r1, #0]
 8007f18:	bb0b      	cbnz	r3, 8007f5e <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 8007f1a:	4a42      	ldr	r2, [pc, #264]	; (8008024 <pvPortMalloc+0x11c>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007f1c:	4d42      	ldr	r5, [pc, #264]	; (8008028 <pvPortMalloc+0x120>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007f1e:	0750      	lsls	r0, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007f20:	bf1f      	itttt	ne
 8007f22:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007f24:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007f28:	f502 4280 	addne.w	r2, r2, #16384	; 0x4000
 8007f2c:	1a13      	subne	r3, r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007f2e:	bf0c      	ite	eq
 8007f30:	f44f 4380 	moveq.w	r3, #16384	; 0x4000
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007f34:	4602      	movne	r2, r0
	xStart.xBlockSize = ( size_t ) 0;
 8007f36:	2000      	movs	r0, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007f38:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8007f3a:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007f3c:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 8007f40:	6068      	str	r0, [r5, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007f42:	602a      	str	r2, [r5, #0]
	pxEnd->pxNextFreeBlock = NULL;
 8007f44:	e9c3 0000 	strd	r0, r0, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007f48:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007f4a:	e9c2 3000 	strd	r3, r0, [r2]
	pxEnd = ( void * ) uxAddress;
 8007f4e:	600b      	str	r3, [r1, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007f50:	4b36      	ldr	r3, [pc, #216]	; (800802c <pvPortMalloc+0x124>)
 8007f52:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007f54:	4b36      	ldr	r3, [pc, #216]	; (8008030 <pvPortMalloc+0x128>)
 8007f56:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007f58:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007f5c:	6033      	str	r3, [r6, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007f5e:	6833      	ldr	r3, [r6, #0]
 8007f60:	421c      	tst	r4, r3
 8007f62:	d007      	beq.n	8007f74 <pvPortMalloc+0x6c>
	( void ) xTaskResumeAll();
 8007f64:	f7ff f9c2 	bl	80072ec <xTaskResumeAll>
			vApplicationMallocFailedHook();
 8007f68:	2700      	movs	r7, #0
 8007f6a:	f002 fa59 	bl	800a420 <vApplicationMallocFailedHook>
}
 8007f6e:	4638      	mov	r0, r7
 8007f70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( xWantedSize > 0 )
 8007f74:	2c00      	cmp	r4, #0
 8007f76:	d0f5      	beq.n	8007f64 <pvPortMalloc+0x5c>
				xWantedSize += xHeapStructSize;
 8007f78:	f104 0508 	add.w	r5, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007f7c:	0762      	lsls	r2, r4, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007f7e:	bf1c      	itt	ne
 8007f80:	f025 0507 	bicne.w	r5, r5, #7
 8007f84:	3508      	addne	r5, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007f86:	2d00      	cmp	r5, #0
 8007f88:	d0ec      	beq.n	8007f64 <pvPortMalloc+0x5c>
 8007f8a:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8008030 <pvPortMalloc+0x128>
 8007f8e:	f8d8 3000 	ldr.w	r3, [r8]
 8007f92:	42ab      	cmp	r3, r5
 8007f94:	d3e6      	bcc.n	8007f64 <pvPortMalloc+0x5c>
				pxBlock = xStart.pxNextFreeBlock;
 8007f96:	4b24      	ldr	r3, [pc, #144]	; (8008028 <pvPortMalloc+0x120>)
 8007f98:	681c      	ldr	r4, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007f9a:	6862      	ldr	r2, [r4, #4]
 8007f9c:	42aa      	cmp	r2, r5
 8007f9e:	d202      	bcs.n	8007fa6 <pvPortMalloc+0x9e>
 8007fa0:	6822      	ldr	r2, [r4, #0]
 8007fa2:	2a00      	cmp	r2, #0
 8007fa4:	d137      	bne.n	8008016 <pvPortMalloc+0x10e>
				if( pxBlock != pxEnd )
 8007fa6:	680a      	ldr	r2, [r1, #0]
 8007fa8:	42a2      	cmp	r2, r4
 8007faa:	d0db      	beq.n	8007f64 <pvPortMalloc+0x5c>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007fac:	6822      	ldr	r2, [r4, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007fae:	681f      	ldr	r7, [r3, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007fb0:	601a      	str	r2, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007fb2:	6863      	ldr	r3, [r4, #4]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007fb4:	3708      	adds	r7, #8
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007fb6:	1b5b      	subs	r3, r3, r5
 8007fb8:	2b10      	cmp	r3, #16
 8007fba:	d911      	bls.n	8007fe0 <pvPortMalloc+0xd8>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007fbc:	eb04 0905 	add.w	r9, r4, r5
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007fc0:	f019 0f07 	tst.w	r9, #7
 8007fc4:	d004      	beq.n	8007fd0 <pvPortMalloc+0xc8>
 8007fc6:	22ec      	movs	r2, #236	; 0xec
 8007fc8:	491a      	ldr	r1, [pc, #104]	; (8008034 <pvPortMalloc+0x12c>)
 8007fca:	481b      	ldr	r0, [pc, #108]	; (8008038 <pvPortMalloc+0x130>)
 8007fcc:	f002 f914 	bl	800a1f8 <assertFail>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007fd0:	6863      	ldr	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007fd2:	4648      	mov	r0, r9
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007fd4:	1b5b      	subs	r3, r3, r5
 8007fd6:	f8c9 3004 	str.w	r3, [r9, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007fda:	6065      	str	r5, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007fdc:	f7ff ff6e 	bl	8007ebc <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007fe0:	4912      	ldr	r1, [pc, #72]	; (800802c <pvPortMalloc+0x124>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007fe2:	6862      	ldr	r2, [r4, #4]
 8007fe4:	f8d8 3000 	ldr.w	r3, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007fe8:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007fea:	1a9b      	subs	r3, r3, r2
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007fec:	4283      	cmp	r3, r0
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007fee:	bf38      	it	cc
 8007ff0:	600b      	strcc	r3, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007ff2:	f8c8 3000 	str.w	r3, [r8]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007ff6:	6833      	ldr	r3, [r6, #0]
 8007ff8:	4313      	orrs	r3, r2
 8007ffa:	6063      	str	r3, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 8008000:	f7ff f974 	bl	80072ec <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008004:	077b      	lsls	r3, r7, #29
 8008006:	d0b2      	beq.n	8007f6e <pvPortMalloc+0x66>
 8008008:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800800c:	4909      	ldr	r1, [pc, #36]	; (8008034 <pvPortMalloc+0x12c>)
 800800e:	480b      	ldr	r0, [pc, #44]	; (800803c <pvPortMalloc+0x134>)
 8008010:	f002 f8f2 	bl	800a1f8 <assertFail>
	return pvReturn;
 8008014:	e7ab      	b.n	8007f6e <pvPortMalloc+0x66>
 8008016:	4623      	mov	r3, r4
 8008018:	4614      	mov	r4, r2
 800801a:	e7be      	b.n	8007f9a <pvPortMalloc+0x92>
 800801c:	20000590 	.word	0x20000590
 8008020:	20004594 	.word	0x20004594
 8008024:	20000594 	.word	0x20000594
 8008028:	200045a0 	.word	0x200045a0
 800802c:	2000459c 	.word	0x2000459c
 8008030:	20004598 	.word	0x20004598
 8008034:	0803bdd6 	.word	0x0803bdd6
 8008038:	0803be00 	.word	0x0803be00
 800803c:	0803be41 	.word	0x0803be41

08008040 <vPortFree>:
{
 8008040:	b538      	push	{r3, r4, r5, lr}
	if( pv != NULL )
 8008042:	4604      	mov	r4, r0
 8008044:	b380      	cbz	r0, 80080a8 <vPortFree+0x68>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008046:	4d19      	ldr	r5, [pc, #100]	; (80080ac <vPortFree+0x6c>)
 8008048:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800804c:	682b      	ldr	r3, [r5, #0]
 800804e:	421a      	tst	r2, r3
 8008050:	d105      	bne.n	800805e <vPortFree+0x1e>
 8008052:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8008056:	4916      	ldr	r1, [pc, #88]	; (80080b0 <vPortFree+0x70>)
 8008058:	4816      	ldr	r0, [pc, #88]	; (80080b4 <vPortFree+0x74>)
 800805a:	f002 f8cd 	bl	800a1f8 <assertFail>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800805e:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8008062:	b12b      	cbz	r3, 8008070 <vPortFree+0x30>
 8008064:	f240 1241 	movw	r2, #321	; 0x141
 8008068:	4911      	ldr	r1, [pc, #68]	; (80080b0 <vPortFree+0x70>)
 800806a:	4813      	ldr	r0, [pc, #76]	; (80080b8 <vPortFree+0x78>)
 800806c:	f002 f8c4 	bl	800a1f8 <assertFail>
		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008070:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008074:	682a      	ldr	r2, [r5, #0]
 8008076:	4213      	tst	r3, r2
 8008078:	d016      	beq.n	80080a8 <vPortFree+0x68>
			if( pxLink->pxNextFreeBlock == NULL )
 800807a:	f854 1c08 	ldr.w	r1, [r4, #-8]
 800807e:	b999      	cbnz	r1, 80080a8 <vPortFree+0x68>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008080:	ea23 0302 	bic.w	r3, r3, r2
 8008084:	f844 3c04 	str.w	r3, [r4, #-4]
				vTaskSuspendAll();
 8008088:	f7ff f890 	bl	80071ac <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800808c:	4a0b      	ldr	r2, [pc, #44]	; (80080bc <vPortFree+0x7c>)
 800808e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008092:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008094:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008098:	440b      	add	r3, r1
 800809a:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800809c:	f7ff ff0e 	bl	8007ebc <prvInsertBlockIntoFreeList>
}
 80080a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				( void ) xTaskResumeAll();
 80080a4:	f7ff b922 	b.w	80072ec <xTaskResumeAll>
}
 80080a8:	bd38      	pop	{r3, r4, r5, pc}
 80080aa:	bf00      	nop
 80080ac:	20004594 	.word	0x20004594
 80080b0:	0803bdd6 	.word	0x0803bdd6
 80080b4:	0803be87 	.word	0x0803be87
 80080b8:	0803beb8 	.word	0x0803beb8
 80080bc:	20004598 	.word	0x20004598

080080c0 <xPortGetFreeHeapSize>:
}
 80080c0:	4b01      	ldr	r3, [pc, #4]	; (80080c8 <xPortGetFreeHeapSize+0x8>)
 80080c2:	6818      	ldr	r0, [r3, #0]
 80080c4:	4770      	bx	lr
 80080c6:	bf00      	nop
 80080c8:	20004598 	.word	0x20004598

080080cc <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80080cc:	4b03      	ldr	r3, [pc, #12]	; (80080dc <NVIC_PriorityGroupConfig+0x10>)
 80080ce:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80080d2:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 80080d6:	60d8      	str	r0, [r3, #12]
}
 80080d8:	4770      	bx	lr
 80080da:	bf00      	nop
 80080dc:	e000ed00 	.word	0xe000ed00

080080e0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80080e0:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80080e2:	78c3      	ldrb	r3, [r0, #3]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80080e4:	7802      	ldrb	r2, [r0, #0]
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80080e6:	b1f3      	cbz	r3, 8008126 <NVIC_Init+0x46>
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80080e8:	4b14      	ldr	r3, [pc, #80]	; (800813c <NVIC_Init+0x5c>)
    tmpsub = tmpsub >> tmppriority;
 80080ea:	250f      	movs	r5, #15
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80080ec:	68d9      	ldr	r1, [r3, #12]
    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80080ee:	7844      	ldrb	r4, [r0, #1]
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80080f0:	43c9      	mvns	r1, r1
 80080f2:	f3c1 2102 	ubfx	r1, r1, #8, #3
    tmppre = (0x4 - tmppriority);
 80080f6:	f1c1 0304 	rsb	r3, r1, #4
    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80080fa:	409c      	lsls	r4, r3
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80080fc:	7883      	ldrb	r3, [r0, #2]
    tmpsub = tmpsub >> tmppriority;
 80080fe:	fa25 f101 	lsr.w	r1, r5, r1
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8008102:	400b      	ands	r3, r1
 8008104:	4323      	orrs	r3, r4
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8008106:	490e      	ldr	r1, [pc, #56]	; (8008140 <NVIC_Init+0x60>)
    tmppriority = tmppriority << 0x04;
 8008108:	011b      	lsls	r3, r3, #4
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800810a:	b2db      	uxtb	r3, r3
 800810c:	440a      	add	r2, r1
 800810e:	f882 3300 	strb.w	r3, [r2, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8008112:	2201      	movs	r2, #1
 8008114:	7803      	ldrb	r3, [r0, #0]
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8008116:	0958      	lsrs	r0, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8008118:	f003 031f 	and.w	r3, r3, #31
 800811c:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8008120:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8008124:	bd30      	pop	{r4, r5, pc}
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8008126:	2101      	movs	r1, #1
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8008128:	0953      	lsrs	r3, r2, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800812a:	f002 021f 	and.w	r2, r2, #31
 800812e:	fa01 f202 	lsl.w	r2, r1, r2
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8008132:	4903      	ldr	r1, [pc, #12]	; (8008140 <NVIC_Init+0x60>)
 8008134:	3320      	adds	r3, #32
 8008136:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800813a:	e7f3      	b.n	8008124 <NVIC_Init+0x44>
 800813c:	e000ed00 	.word	0xe000ed00
 8008140:	e000e100 	.word	0xe000e100

08008144 <SysTick_CLKSourceConfig>:
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8008144:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8008148:	691a      	ldr	r2, [r3, #16]
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 800814a:	2804      	cmp	r0, #4
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 800814c:	bf0c      	ite	eq
 800814e:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8008152:	f022 0204 	bicne.w	r2, r2, #4
 8008156:	611a      	str	r2, [r3, #16]
  }
}
 8008158:	4770      	bx	lr
	...

0800815c <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 800815c:	6843      	ldr	r3, [r0, #4]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 800815e:	790a      	ldrb	r2, [r1, #4]
  tmpreg1 &= CR1_CLEAR_Mask;
 8008160:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8008164:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008168:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 800816c:	680a      	ldr	r2, [r1, #0]
{
 800816e:	b510      	push	{r4, lr}
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 8008170:	4313      	orrs	r3, r2
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8008172:	6043      	str	r3, [r0, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8008174:	6884      	ldr	r4, [r0, #8]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8008176:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800817a:	4313      	orrs	r3, r2
  tmpreg1 &= CR2_CLEAR_Mask;
 800817c:	4a08      	ldr	r2, [pc, #32]	; (80081a0 <ADC_Init+0x44>)
 800817e:	4022      	ands	r2, r4
 8008180:	4313      	orrs	r3, r2
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8008182:	794a      	ldrb	r2, [r1, #5]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8008184:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8008188:	6083      	str	r3, [r0, #8]
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 800818a:	7c0a      	ldrb	r2, [r1, #16]
  tmpreg1 = ADCx->SQR1;
 800818c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 800818e:	3a01      	subs	r2, #1
  tmpreg1 &= SQR1_CLEAR_Mask;
 8008190:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
 8008194:	b2d2      	uxtb	r2, r2
 8008196:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800819a:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 800819c:	bd10      	pop	{r4, pc}
 800819e:	bf00      	nop
 80081a0:	fff1f7fd 	.word	0xfff1f7fd

080081a4 <ADC_Cmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 80081a4:	6883      	ldr	r3, [r0, #8]
  if (NewState != DISABLE)
 80081a6:	b119      	cbz	r1, 80081b0 <ADC_Cmd+0xc>
    ADCx->CR2 |= CR2_ADON_Set;
 80081a8:	f043 0301 	orr.w	r3, r3, #1
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 80081ac:	6083      	str	r3, [r0, #8]
  }
}
 80081ae:	4770      	bx	lr
    ADCx->CR2 &= CR2_ADON_Reset;
 80081b0:	f023 0301 	bic.w	r3, r3, #1
 80081b4:	e7fa      	b.n	80081ac <ADC_Cmd+0x8>

080081b6 <ADC_DMACmd>:
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 80081b6:	6883      	ldr	r3, [r0, #8]
  if (NewState != DISABLE)
 80081b8:	b119      	cbz	r1, 80081c2 <ADC_DMACmd+0xc>
    ADCx->CR2 |= CR2_DMA_Set;
 80081ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 80081be:	6083      	str	r3, [r0, #8]
  }
}
 80081c0:	4770      	bx	lr
    ADCx->CR2 &= CR2_DMA_Reset;
 80081c2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80081c6:	e7fa      	b.n	80081be <ADC_DMACmd+0x8>

080081c8 <ADC_ResetCalibration>:
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibration registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 80081c8:	6883      	ldr	r3, [r0, #8]
 80081ca:	f043 0308 	orr.w	r3, r3, #8
 80081ce:	6083      	str	r3, [r0, #8]
}
 80081d0:	4770      	bx	lr

080081d2 <ADC_GetResetCalibrationStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 80081d2:	6880      	ldr	r0, [r0, #8]
    /* RSTCAL bit is reset */
    bitstatus = RESET;
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 80081d4:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 80081d8:	4770      	bx	lr

080081da <ADC_StartCalibration>:
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 80081da:	6883      	ldr	r3, [r0, #8]
 80081dc:	f043 0304 	orr.w	r3, r3, #4
 80081e0:	6083      	str	r3, [r0, #8]
}
 80081e2:	4770      	bx	lr

080081e4 <ADC_GetCalibrationStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 80081e4:	6880      	ldr	r0, [r0, #8]
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
  }
  /* Return the CAL bit status */
  return  bitstatus;
}
 80081e6:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80081ea:	4770      	bx	lr

080081ec <ADC_SoftwareStartConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 80081ec:	6883      	ldr	r3, [r0, #8]
  if (NewState != DISABLE)
 80081ee:	b119      	cbz	r1, 80081f8 <ADC_SoftwareStartConvCmd+0xc>
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 80081f0:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 80081f4:	6083      	str	r3, [r0, #8]
  }
}
 80081f6:	4770      	bx	lr
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 80081f8:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 80081fc:	e7fa      	b.n	80081f4 <ADC_SoftwareStartConvCmd+0x8>

080081fe <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80081fe:	2909      	cmp	r1, #9
{
 8008200:	b570      	push	{r4, r5, r6, lr}
  if (ADC_Channel > ADC_Channel_9)
 8008202:	d91b      	bls.n	800823c <ADC_RegularChannelConfig+0x3e>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8008204:	2607      	movs	r6, #7
 8008206:	f1a1 040a 	sub.w	r4, r1, #10
    tmpreg1 = ADCx->SMPR1;
 800820a:	68c5      	ldr	r5, [r0, #12]
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 800820c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8008210:	40a6      	lsls	r6, r4
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8008212:	ea25 0506 	bic.w	r5, r5, r6
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8008216:	fa03 f404 	lsl.w	r4, r3, r4
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 800821a:	432c      	orrs	r4, r5
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 800821c:	60c4      	str	r4, [r0, #12]
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 800821e:	2a06      	cmp	r2, #6
 8008220:	d817      	bhi.n	8008252 <ADC_RegularChannelConfig+0x54>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8008222:	241f      	movs	r4, #31
 8008224:	3a01      	subs	r2, #1
    tmpreg1 = ADCx->SQR3;
 8008226:	6b43      	ldr	r3, [r0, #52]	; 0x34
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8008228:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800822c:	4094      	lsls	r4, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800822e:	ea23 0304 	bic.w	r3, r3, r4
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8008232:	fa01 f202 	lsl.w	r2, r1, r2
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8008236:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8008238:	6342      	str	r2, [r0, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800823a:	bd70      	pop	{r4, r5, r6, pc}
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 800823c:	2507      	movs	r5, #7
    tmpreg1 = ADCx->SMPR2;
 800823e:	6904      	ldr	r4, [r0, #16]
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8008240:	eb01 0641 	add.w	r6, r1, r1, lsl #1
 8008244:	40b5      	lsls	r5, r6
    tmpreg1 &= ~tmpreg2;
 8008246:	ea24 0405 	bic.w	r4, r4, r5
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 800824a:	40b3      	lsls	r3, r6
    tmpreg1 |= tmpreg2;
 800824c:	4323      	orrs	r3, r4
    ADCx->SMPR2 = tmpreg1;
 800824e:	6103      	str	r3, [r0, #16]
 8008250:	e7e5      	b.n	800821e <ADC_RegularChannelConfig+0x20>
  else if (Rank < 13)
 8008252:	2a0c      	cmp	r2, #12
 8008254:	d80c      	bhi.n	8008270 <ADC_RegularChannelConfig+0x72>
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8008256:	241f      	movs	r4, #31
 8008258:	3a07      	subs	r2, #7
    tmpreg1 = ADCx->SQR2;
 800825a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 800825c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008260:	4094      	lsls	r4, r2
    tmpreg1 &= ~tmpreg2;
 8008262:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8008266:	fa01 f202 	lsl.w	r2, r1, r2
    tmpreg1 |= tmpreg2;
 800826a:	431a      	orrs	r2, r3
    ADCx->SQR2 = tmpreg1;
 800826c:	6302      	str	r2, [r0, #48]	; 0x30
 800826e:	e7e4      	b.n	800823a <ADC_RegularChannelConfig+0x3c>
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8008270:	241f      	movs	r4, #31
 8008272:	3a0d      	subs	r2, #13
    tmpreg1 = ADCx->SQR1;
 8008274:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8008276:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800827a:	4094      	lsls	r4, r2
    tmpreg1 &= ~tmpreg2;
 800827c:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8008280:	4091      	lsls	r1, r2
    tmpreg1 |= tmpreg2;
 8008282:	4319      	orrs	r1, r3
    ADCx->SQR1 = tmpreg1;
 8008284:	62c1      	str	r1, [r0, #44]	; 0x2c
}
 8008286:	e7d8      	b.n	800823a <ADC_RegularChannelConfig+0x3c>

08008288 <CAN_Init>:
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));

  /* Exit from sleep mode */
  CANx->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 8008288:	6802      	ldr	r2, [r0, #0]
{
 800828a:	4603      	mov	r3, r0
  CANx->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 800828c:	f022 0202 	bic.w	r2, r2, #2
 8008290:	6002      	str	r2, [r0, #0]

  /* Request initialisation */
  CANx->MCR |= CAN_MCR_INRQ ;
 8008292:	6802      	ldr	r2, [r0, #0]
 8008294:	f042 0201 	orr.w	r2, r2, #1
 8008298:	6002      	str	r2, [r0, #0]

  /* Wait the acknowledge */
  while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 800829a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800829e:	6858      	ldr	r0, [r3, #4]
 80082a0:	07c0      	lsls	r0, r0, #31
 80082a2:	d401      	bmi.n	80082a8 <CAN_Init+0x20>
 80082a4:	3a01      	subs	r2, #1
 80082a6:	d1fa      	bne.n	800829e <CAN_Init+0x16>
  {
    wait_ack++;
  }

  /* Check acknowledge */
  if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 80082a8:	6858      	ldr	r0, [r3, #4]
 80082aa:	f010 0001 	ands.w	r0, r0, #1
 80082ae:	d053      	beq.n	8008358 <CAN_Init+0xd0>
    InitStatus = CAN_InitStatus_Failed;
  }
  else 
  {
    /* Set the time triggered communication mode */
    if (CAN_InitStruct->CAN_TTCM == ENABLE)
 80082b0:	798a      	ldrb	r2, [r1, #6]
 80082b2:	2a01      	cmp	r2, #1
    {
      CANx->MCR |= CAN_MCR_TTCM;
 80082b4:	681a      	ldr	r2, [r3, #0]
 80082b6:	bf0c      	ite	eq
 80082b8:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TTCM;
 80082bc:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 80082c0:	601a      	str	r2, [r3, #0]
    }

    /* Set the automatic bus-off management */
    if (CAN_InitStruct->CAN_ABOM == ENABLE)
 80082c2:	79ca      	ldrb	r2, [r1, #7]
 80082c4:	2a01      	cmp	r2, #1
    {
      CANx->MCR |= CAN_MCR_ABOM;
 80082c6:	681a      	ldr	r2, [r3, #0]
 80082c8:	bf0c      	ite	eq
 80082ca:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_ABOM;
 80082ce:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 80082d2:	601a      	str	r2, [r3, #0]
    }

    /* Set the automatic wake-up mode */
    if (CAN_InitStruct->CAN_AWUM == ENABLE)
 80082d4:	7a0a      	ldrb	r2, [r1, #8]
 80082d6:	2a01      	cmp	r2, #1
    {
      CANx->MCR |= CAN_MCR_AWUM;
 80082d8:	681a      	ldr	r2, [r3, #0]
 80082da:	bf0c      	ite	eq
 80082dc:	f042 0220 	orreq.w	r2, r2, #32
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_AWUM;
 80082e0:	f022 0220 	bicne.w	r2, r2, #32
 80082e4:	601a      	str	r2, [r3, #0]
    }

    /* Set the no automatic retransmission */
    if (CAN_InitStruct->CAN_NART == ENABLE)
 80082e6:	7a4a      	ldrb	r2, [r1, #9]
 80082e8:	2a01      	cmp	r2, #1
    {
      CANx->MCR |= CAN_MCR_NART;
 80082ea:	681a      	ldr	r2, [r3, #0]
 80082ec:	bf0c      	ite	eq
 80082ee:	f042 0210 	orreq.w	r2, r2, #16
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_NART;
 80082f2:	f022 0210 	bicne.w	r2, r2, #16
 80082f6:	601a      	str	r2, [r3, #0]
    }

    /* Set the receive FIFO locked mode */
    if (CAN_InitStruct->CAN_RFLM == ENABLE)
 80082f8:	7a8a      	ldrb	r2, [r1, #10]
 80082fa:	2a01      	cmp	r2, #1
    {
      CANx->MCR |= CAN_MCR_RFLM;
 80082fc:	681a      	ldr	r2, [r3, #0]
 80082fe:	bf0c      	ite	eq
 8008300:	f042 0208 	orreq.w	r2, r2, #8
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_RFLM;
 8008304:	f022 0208 	bicne.w	r2, r2, #8
 8008308:	601a      	str	r2, [r3, #0]
    }

    /* Set the transmit FIFO priority */
    if (CAN_InitStruct->CAN_TXFP == ENABLE)
 800830a:	7aca      	ldrb	r2, [r1, #11]
 800830c:	2a01      	cmp	r2, #1
    {
      CANx->MCR |= CAN_MCR_TXFP;
 800830e:	681a      	ldr	r2, [r3, #0]
 8008310:	bf0c      	ite	eq
 8008312:	f042 0204 	orreq.w	r2, r2, #4
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
 8008316:	f022 0204 	bicne.w	r2, r2, #4
 800831a:	601a      	str	r2, [r3, #0]
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 800831c:	78ca      	ldrb	r2, [r1, #3]
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 800831e:	7888      	ldrb	r0, [r1, #2]
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 8008320:	0612      	lsls	r2, r2, #24
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 8008322:	ea42 7280 	orr.w	r2, r2, r0, lsl #30
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 8008326:	7908      	ldrb	r0, [r1, #4]
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 8008328:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 800832c:	7948      	ldrb	r0, [r1, #5]
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 800832e:	8809      	ldrh	r1, [r1, #0]
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 8008330:	ea42 5200 	orr.w	r2, r2, r0, lsl #20
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 8008334:	3901      	subs	r1, #1
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 8008336:	430a      	orrs	r2, r1
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 8008338:	61da      	str	r2, [r3, #28]

    /* Request leave initialisation */
    CANx->MCR &= ~(uint32_t)CAN_MCR_INRQ;
 800833a:	681a      	ldr	r2, [r3, #0]
 800833c:	f022 0201 	bic.w	r2, r2, #1
 8008340:	601a      	str	r2, [r3, #0]

   /* Wait the acknowledge */
   wait_ack = 0;

   while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 8008342:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8008346:	6859      	ldr	r1, [r3, #4]
 8008348:	07c9      	lsls	r1, r1, #31
 800834a:	d501      	bpl.n	8008350 <CAN_Init+0xc8>
 800834c:	3a01      	subs	r2, #1
 800834e:	d1fa      	bne.n	8008346 <CAN_Init+0xbe>
   {
     wait_ack++;
   }

    /* ...and check acknowledged */
    if ((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 8008350:	6858      	ldr	r0, [r3, #4]
 8008352:	43c0      	mvns	r0, r0
 8008354:	f000 0001 	and.w	r0, r0, #1
    }
  }

  /* At this step, return the status of initialization */
  return InitStatus;
}
 8008358:	4770      	bx	lr
	...

0800835c <CAN_FilterInit>:
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));

  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;
 800835c:	2201      	movs	r2, #1
{
 800835e:	b570      	push	{r4, r5, r6, lr}
  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;
 8008360:	7a83      	ldrb	r3, [r0, #10]
 8008362:	409a      	lsls	r2, r3

  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8008364:	4b35      	ldr	r3, [pc, #212]	; (800843c <CAN_FilterInit+0xe0>)
 8008366:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 800836a:	f041 0101 	orr.w	r1, r1, #1
 800836e:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200

  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 8008372:	f8d3 421c 	ldr.w	r4, [r3, #540]	; 0x21c
 8008376:	43d1      	mvns	r1, r2
 8008378:	ea24 0402 	bic.w	r4, r4, r2
 800837c:	f8c3 421c 	str.w	r4, [r3, #540]	; 0x21c

  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 8008380:	7b04      	ldrb	r4, [r0, #12]
 8008382:	b9ac      	cbnz	r4, 80083b0 <CAN_FilterInit+0x54>
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 8008384:	f8d3 420c 	ldr.w	r4, [r3, #524]	; 0x20c
 8008388:	400c      	ands	r4, r1
 800838a:	f8c3 420c 	str.w	r4, [r3, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 800838e:	88c6      	ldrh	r6, [r0, #6]
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8008390:	7a84      	ldrb	r4, [r0, #10]
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 8008392:	8845      	ldrh	r5, [r0, #2]
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8008394:	3448      	adds	r4, #72	; 0x48
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8008396:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 800839a:	f843 5034 	str.w	r5, [r3, r4, lsl #3]

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 800839e:	7a85      	ldrb	r5, [r0, #10]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 80083a0:	8886      	ldrh	r6, [r0, #4]
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh);
 80083a2:	8804      	ldrh	r4, [r0, #0]
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 80083a4:	3548      	adds	r5, #72	; 0x48
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 80083a6:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 80083aa:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80083ae:	605c      	str	r4, [r3, #4]
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
 80083b0:	7b03      	ldrb	r3, [r0, #12]
 80083b2:	2b01      	cmp	r3, #1
 80083b4:	d116      	bne.n	80083e4 <CAN_FilterInit+0x88>
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 80083b6:	4b21      	ldr	r3, [pc, #132]	; (800843c <CAN_FilterInit+0xe0>)
 80083b8:	f8d3 420c 	ldr.w	r4, [r3, #524]	; 0x20c
 80083bc:	4314      	orrs	r4, r2
 80083be:	f8c3 420c 	str.w	r4, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 80083c2:	8806      	ldrh	r6, [r0, #0]
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 80083c4:	7a84      	ldrb	r4, [r0, #10]
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 80083c6:	8845      	ldrh	r5, [r0, #2]
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 80083c8:	3448      	adds	r4, #72	; 0x48
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 80083ca:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 80083ce:	f843 5034 	str.w	r5, [r3, r4, lsl #3]
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 80083d2:	7a85      	ldrb	r5, [r0, #10]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 80083d4:	8886      	ldrh	r6, [r0, #4]
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow);
 80083d6:	88c4      	ldrh	r4, [r0, #6]
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 80083d8:	3548      	adds	r5, #72	; 0x48
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 80083da:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 80083de:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80083e2:	605c      	str	r4, [r3, #4]
  }

  /* Filter Mode */
  if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask)
 80083e4:	7ac4      	ldrb	r4, [r0, #11]
 80083e6:	4b15      	ldr	r3, [pc, #84]	; (800843c <CAN_FilterInit+0xe0>)
 80083e8:	bb1c      	cbnz	r4, 8008432 <CAN_FilterInit+0xd6>
  {
    /*Id/Mask mode for the filter*/
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
 80083ea:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
 80083ee:	400c      	ands	r4, r1
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 80083f0:	f8c3 4204 	str.w	r4, [r3, #516]	; 0x204
  }

  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO0)
 80083f4:	8904      	ldrh	r4, [r0, #8]
 80083f6:	b924      	cbnz	r4, 8008402 <CAN_FilterInit+0xa6>
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
 80083f8:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
 80083fc:	4021      	ands	r1, r4
 80083fe:	f8c3 1214 	str.w	r1, [r3, #532]	; 0x214
  }

  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO1)
 8008402:	8903      	ldrh	r3, [r0, #8]
 8008404:	2b01      	cmp	r3, #1
 8008406:	4b0d      	ldr	r3, [pc, #52]	; (800843c <CAN_FilterInit+0xe0>)
  {
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
 8008408:	bf02      	ittt	eq
 800840a:	f8d3 1214 	ldreq.w	r1, [r3, #532]	; 0x214
 800840e:	4311      	orreq	r1, r2
 8008410:	f8c3 1214 	streq.w	r1, [r3, #532]	; 0x214
  }
  
  /* Filter activation */
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
 8008414:	7b41      	ldrb	r1, [r0, #13]
 8008416:	2901      	cmp	r1, #1
  {
    CAN1->FA1R |= filter_number_bit_pos;
 8008418:	bf02      	ittt	eq
 800841a:	f8d3 121c 	ldreq.w	r1, [r3, #540]	; 0x21c
 800841e:	430a      	orreq	r2, r1
 8008420:	f8c3 221c 	streq.w	r2, [r3, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 8008424:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8008428:	f022 0201 	bic.w	r2, r2, #1
 800842c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8008430:	bd70      	pop	{r4, r5, r6, pc}
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 8008432:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
 8008436:	4314      	orrs	r4, r2
 8008438:	e7da      	b.n	80083f0 <CAN_FilterInit+0x94>
 800843a:	bf00      	nop
 800843c:	40006400 	.word	0x40006400

08008440 <CAN_Transmit>:
  *                    DLC and CAN data.
  * @retval The number of the mailbox that is used for transmission
  *                    or CAN_TxStatus_NoMailBox if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 8008440:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 8008442:	6883      	ldr	r3, [r0, #8]
{
 8008444:	4602      	mov	r2, r0
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 8008446:	015c      	lsls	r4, r3, #5
 8008448:	d43a      	bmi.n	80084c0 <CAN_Transmit+0x80>
  {
    transmit_mailbox = 0;
  }
  else if ((CANx->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
 800844a:	6883      	ldr	r3, [r0, #8]
 800844c:	0118      	lsls	r0, r3, #4
 800844e:	d439      	bmi.n	80084c4 <CAN_Transmit+0x84>
  {
    transmit_mailbox = 1;
  }
  else if ((CANx->TSR&CAN_TSR_TME2) == CAN_TSR_TME2)
 8008450:	6893      	ldr	r3, [r2, #8]
 8008452:	00db      	lsls	r3, r3, #3
 8008454:	d543      	bpl.n	80084de <CAN_Transmit+0x9e>
  {
    transmit_mailbox = 2;
 8008456:	2002      	movs	r0, #2
  }

  if (transmit_mailbox != CAN_TxStatus_NoMailBox)
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
 8008458:	eb02 1300 	add.w	r3, r2, r0, lsl #4
 800845c:	f8d3 4180 	ldr.w	r4, [r3, #384]	; 0x180
 8008460:	0106      	lsls	r6, r0, #4
 8008462:	f004 0401 	and.w	r4, r4, #1
 8008466:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
    if (TxMessage->IDE == CAN_Id_Standard)
 800846a:	7a0c      	ldrb	r4, [r1, #8]
 800846c:	7a4d      	ldrb	r5, [r1, #9]
 800846e:	bb5c      	cbnz	r4, 80084c8 <CAN_Transmit+0x88>
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
 8008470:	680f      	ldr	r7, [r1, #0]
 8008472:	f8d3 4180 	ldr.w	r4, [r3, #384]	; 0x180
 8008476:	ea45 5547 	orr.w	r5, r5, r7, lsl #21
 800847a:	4325      	orrs	r5, r4
 800847c:	f8c3 5180 	str.w	r5, [r3, #384]	; 0x180
                                                  TxMessage->IDE | \
                                                  TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 8008480:	7a8c      	ldrb	r4, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8008482:	4432      	add	r2, r6
    TxMessage->DLC &= (uint8_t)0x0000000F;
 8008484:	f004 040f 	and.w	r4, r4, #15
 8008488:	728c      	strb	r4, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 800848a:	f8d3 4184 	ldr.w	r4, [r3, #388]	; 0x184
 800848e:	f024 040f 	bic.w	r4, r4, #15
 8008492:	f8c3 4184 	str.w	r4, [r3, #388]	; 0x184
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
 8008496:	f8d3 5184 	ldr.w	r5, [r3, #388]	; 0x184
 800849a:	7a8c      	ldrb	r4, [r1, #10]
 800849c:	432c      	orrs	r4, r5
 800849e:	f8c3 4184 	str.w	r4, [r3, #388]	; 0x184
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 80084a2:	f8d1 400b 	ldr.w	r4, [r1, #11]
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 80084a6:	f8c2 4188 	str.w	r4, [r2, #392]	; 0x188
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 80084aa:	f8d1 100f 	ldr.w	r1, [r1, #15]
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 80084ae:	f8c2 118c 	str.w	r1, [r2, #396]	; 0x18c
                                             ((uint32_t)TxMessage->Data[4]));
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
 80084b2:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 80084b6:	f042 0201 	orr.w	r2, r2, #1
 80084ba:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
  return transmit_mailbox;
}
 80084be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    transmit_mailbox = 0;
 80084c0:	2000      	movs	r0, #0
 80084c2:	e7c9      	b.n	8008458 <CAN_Transmit+0x18>
    transmit_mailbox = 1;
 80084c4:	2001      	movs	r0, #1
 80084c6:	e7c7      	b.n	8008458 <CAN_Transmit+0x18>
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 80084c8:	f8d1 c004 	ldr.w	ip, [r1, #4]
 80084cc:	f8d3 7180 	ldr.w	r7, [r3, #384]	; 0x180
 80084d0:	ea44 04cc 	orr.w	r4, r4, ip, lsl #3
                                                  TxMessage->IDE | \
 80084d4:	432c      	orrs	r4, r5
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 80084d6:	433c      	orrs	r4, r7
 80084d8:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
 80084dc:	e7d0      	b.n	8008480 <CAN_Transmit+0x40>
    transmit_mailbox = CAN_TxStatus_NoMailBox;
 80084de:	2004      	movs	r0, #4
 80084e0:	e7ed      	b.n	80084be <CAN_Transmit+0x7e>
	...

080084e4 <CAN_TransmitStatus>:

  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(TransmitMailbox));
 
  switch (TransmitMailbox)
 80084e4:	2901      	cmp	r1, #1
{
 80084e6:	4603      	mov	r3, r0
 80084e8:	4608      	mov	r0, r1
  switch (TransmitMailbox)
 80084ea:	d00e      	beq.n	800850a <CAN_TransmitStatus+0x26>
 80084ec:	2902      	cmp	r1, #2
 80084ee:	d013      	beq.n	8008518 <CAN_TransmitStatus+0x34>
 80084f0:	b9e1      	cbnz	r1, 800852c <CAN_TransmitStatus+0x48>
  {
    case (CAN_TXMAILBOX_0): 
      state =   CANx->TSR &  (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0);
 80084f2:	689b      	ldr	r3, [r3, #8]
 80084f4:	f023 437b 	bic.w	r3, r3, #4211081216	; 0xfb000000
 80084f8:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80084fc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008500:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
      break;
    default:
      state = CAN_TxStatus_Failed;
      break;
  }
  switch (state)
 8008504:	b193      	cbz	r3, 800852c <CAN_TransmitStatus+0x48>
 8008506:	480a      	ldr	r0, [pc, #40]	; (8008530 <CAN_TransmitStatus+0x4c>)
 8008508:	e00c      	b.n	8008524 <CAN_TransmitStatus+0x40>
      state =   CANx->TSR &  (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1);
 800850a:	6899      	ldr	r1, [r3, #8]
 800850c:	4a09      	ldr	r2, [pc, #36]	; (8008534 <CAN_TransmitStatus+0x50>)
 800850e:	ea01 0302 	and.w	r3, r1, r2
  switch (state)
 8008512:	438a      	bics	r2, r1
 8008514:	d1f6      	bne.n	8008504 <CAN_TransmitStatus+0x20>
 8008516:	4770      	bx	lr
      state =   CANx->TSR &  (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2);
 8008518:	689b      	ldr	r3, [r3, #8]
 800851a:	4807      	ldr	r0, [pc, #28]	; (8008538 <CAN_TransmitStatus+0x54>)
  switch (state)
 800851c:	4a05      	ldr	r2, [pc, #20]	; (8008534 <CAN_TransmitStatus+0x50>)
      state =   CANx->TSR &  (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2);
 800851e:	4003      	ands	r3, r0
  switch (state)
 8008520:	4293      	cmp	r3, r2
 8008522:	d9ef      	bls.n	8008504 <CAN_TransmitStatus+0x20>
 8008524:	1a1b      	subs	r3, r3, r0
 8008526:	4258      	negs	r0, r3
 8008528:	4158      	adcs	r0, r3
 800852a:	4770      	bx	lr
  {
      /* transmit pending  */
    case (0x0): state = CAN_TxStatus_Pending;
 800852c:	2002      	movs	r0, #2
      break;
    default: state = CAN_TxStatus_Failed;
      break;
  }
  return (uint8_t) state;
}
 800852e:	4770      	bx	lr
 8008530:	04000003 	.word	0x04000003
 8008534:	08000300 	.word	0x08000300
 8008538:	10030000 	.word	0x10030000

0800853c <DMA_DeInit>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 800853c:	6803      	ldr	r3, [r0, #0]
 800853e:	f023 0301 	bic.w	r3, r3, #1
 8008542:	041b      	lsls	r3, r3, #16
 8008544:	0c1b      	lsrs	r3, r3, #16
 8008546:	6003      	str	r3, [r0, #0]
  
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 8008548:	2300      	movs	r3, #0
 800854a:	6003      	str	r3, [r0, #0]
  
  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
 800854c:	6043      	str	r3, [r0, #4]
  
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
 800854e:	6083      	str	r3, [r0, #8]
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
 8008550:	60c3      	str	r3, [r0, #12]
  
  if (DMAy_Channelx == DMA1_Channel1)
 8008552:	4b29      	ldr	r3, [pc, #164]	; (80085f8 <DMA_DeInit+0xbc>)
 8008554:	4298      	cmp	r0, r3
 8008556:	d104      	bne.n	8008562 <DMA_DeInit+0x26>
  {
    /* Reset interrupt pending bits for DMA1 Channel1 */
    DMA1->IFCR |= DMA1_Channel1_IT_Mask;
 8008558:	4a28      	ldr	r2, [pc, #160]	; (80085fc <DMA_DeInit+0xc0>)
    DMA1->IFCR |= DMA1_Channel7_IT_Mask;
  }
  else if (DMAy_Channelx == DMA2_Channel1)
  {
    /* Reset interrupt pending bits for DMA2 Channel1 */
    DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 800855a:	6853      	ldr	r3, [r2, #4]
 800855c:	f043 030f 	orr.w	r3, r3, #15
 8008560:	e026      	b.n	80085b0 <DMA_DeInit+0x74>
  else if (DMAy_Channelx == DMA1_Channel2)
 8008562:	4b27      	ldr	r3, [pc, #156]	; (8008600 <DMA_DeInit+0xc4>)
 8008564:	4298      	cmp	r0, r3
 8008566:	d104      	bne.n	8008572 <DMA_DeInit+0x36>
    DMA1->IFCR |= DMA1_Channel2_IT_Mask;
 8008568:	4a24      	ldr	r2, [pc, #144]	; (80085fc <DMA_DeInit+0xc0>)
  }
  else if (DMAy_Channelx == DMA2_Channel2)
  {
    /* Reset interrupt pending bits for DMA2 Channel2 */
    DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 800856a:	6853      	ldr	r3, [r2, #4]
 800856c:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8008570:	e01e      	b.n	80085b0 <DMA_DeInit+0x74>
  else if (DMAy_Channelx == DMA1_Channel3)
 8008572:	4b24      	ldr	r3, [pc, #144]	; (8008604 <DMA_DeInit+0xc8>)
 8008574:	4298      	cmp	r0, r3
 8008576:	d104      	bne.n	8008582 <DMA_DeInit+0x46>
    DMA1->IFCR |= DMA1_Channel3_IT_Mask;
 8008578:	4a20      	ldr	r2, [pc, #128]	; (80085fc <DMA_DeInit+0xc0>)
  }
  else if (DMAy_Channelx == DMA2_Channel3)
  {
    /* Reset interrupt pending bits for DMA2 Channel3 */
    DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 800857a:	6853      	ldr	r3, [r2, #4]
 800857c:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 8008580:	e016      	b.n	80085b0 <DMA_DeInit+0x74>
  else if (DMAy_Channelx == DMA1_Channel4)
 8008582:	4b21      	ldr	r3, [pc, #132]	; (8008608 <DMA_DeInit+0xcc>)
 8008584:	4298      	cmp	r0, r3
 8008586:	d104      	bne.n	8008592 <DMA_DeInit+0x56>
    DMA1->IFCR |= DMA1_Channel4_IT_Mask;
 8008588:	4a1c      	ldr	r2, [pc, #112]	; (80085fc <DMA_DeInit+0xc0>)
  }
  else if (DMAy_Channelx == DMA2_Channel4)
  {
    /* Reset interrupt pending bits for DMA2 Channel4 */
    DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 800858a:	6853      	ldr	r3, [r2, #4]
 800858c:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 8008590:	e00e      	b.n	80085b0 <DMA_DeInit+0x74>
  else if (DMAy_Channelx == DMA1_Channel5)
 8008592:	4b1e      	ldr	r3, [pc, #120]	; (800860c <DMA_DeInit+0xd0>)
 8008594:	4298      	cmp	r0, r3
 8008596:	d104      	bne.n	80085a2 <DMA_DeInit+0x66>
    DMA1->IFCR |= DMA1_Channel5_IT_Mask;
 8008598:	4a18      	ldr	r2, [pc, #96]	; (80085fc <DMA_DeInit+0xc0>)
  else
  { 
    if (DMAy_Channelx == DMA2_Channel5)
    {
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 800859a:	6853      	ldr	r3, [r2, #4]
 800859c:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 80085a0:	e006      	b.n	80085b0 <DMA_DeInit+0x74>
  else if (DMAy_Channelx == DMA1_Channel6)
 80085a2:	4b1b      	ldr	r3, [pc, #108]	; (8008610 <DMA_DeInit+0xd4>)
 80085a4:	4298      	cmp	r0, r3
 80085a6:	d105      	bne.n	80085b4 <DMA_DeInit+0x78>
    DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 80085a8:	4a14      	ldr	r2, [pc, #80]	; (80085fc <DMA_DeInit+0xc0>)
 80085aa:	6853      	ldr	r3, [r2, #4]
 80085ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 80085b0:	6053      	str	r3, [r2, #4]
    }
  }
}
 80085b2:	4770      	bx	lr
  else if (DMAy_Channelx == DMA1_Channel7)
 80085b4:	4b17      	ldr	r3, [pc, #92]	; (8008614 <DMA_DeInit+0xd8>)
 80085b6:	4298      	cmp	r0, r3
 80085b8:	d104      	bne.n	80085c4 <DMA_DeInit+0x88>
    DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 80085ba:	4a10      	ldr	r2, [pc, #64]	; (80085fc <DMA_DeInit+0xc0>)
 80085bc:	6853      	ldr	r3, [r2, #4]
 80085be:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 80085c2:	e7f5      	b.n	80085b0 <DMA_DeInit+0x74>
  else if (DMAy_Channelx == DMA2_Channel1)
 80085c4:	4b14      	ldr	r3, [pc, #80]	; (8008618 <DMA_DeInit+0xdc>)
 80085c6:	4298      	cmp	r0, r3
 80085c8:	d101      	bne.n	80085ce <DMA_DeInit+0x92>
    DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 80085ca:	4a14      	ldr	r2, [pc, #80]	; (800861c <DMA_DeInit+0xe0>)
 80085cc:	e7c5      	b.n	800855a <DMA_DeInit+0x1e>
  else if (DMAy_Channelx == DMA2_Channel2)
 80085ce:	4b14      	ldr	r3, [pc, #80]	; (8008620 <DMA_DeInit+0xe4>)
 80085d0:	4298      	cmp	r0, r3
 80085d2:	d101      	bne.n	80085d8 <DMA_DeInit+0x9c>
    DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 80085d4:	4a11      	ldr	r2, [pc, #68]	; (800861c <DMA_DeInit+0xe0>)
 80085d6:	e7c8      	b.n	800856a <DMA_DeInit+0x2e>
  else if (DMAy_Channelx == DMA2_Channel3)
 80085d8:	4b12      	ldr	r3, [pc, #72]	; (8008624 <DMA_DeInit+0xe8>)
 80085da:	4298      	cmp	r0, r3
 80085dc:	d101      	bne.n	80085e2 <DMA_DeInit+0xa6>
    DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 80085de:	4a0f      	ldr	r2, [pc, #60]	; (800861c <DMA_DeInit+0xe0>)
 80085e0:	e7cb      	b.n	800857a <DMA_DeInit+0x3e>
  else if (DMAy_Channelx == DMA2_Channel4)
 80085e2:	4b11      	ldr	r3, [pc, #68]	; (8008628 <DMA_DeInit+0xec>)
 80085e4:	4298      	cmp	r0, r3
 80085e6:	d101      	bne.n	80085ec <DMA_DeInit+0xb0>
    DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 80085e8:	4a0c      	ldr	r2, [pc, #48]	; (800861c <DMA_DeInit+0xe0>)
 80085ea:	e7ce      	b.n	800858a <DMA_DeInit+0x4e>
    if (DMAy_Channelx == DMA2_Channel5)
 80085ec:	4b0f      	ldr	r3, [pc, #60]	; (800862c <DMA_DeInit+0xf0>)
 80085ee:	4298      	cmp	r0, r3
 80085f0:	d1df      	bne.n	80085b2 <DMA_DeInit+0x76>
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 80085f2:	4a0a      	ldr	r2, [pc, #40]	; (800861c <DMA_DeInit+0xe0>)
 80085f4:	e7d1      	b.n	800859a <DMA_DeInit+0x5e>
 80085f6:	bf00      	nop
 80085f8:	40020008 	.word	0x40020008
 80085fc:	40020000 	.word	0x40020000
 8008600:	4002001c 	.word	0x4002001c
 8008604:	40020030 	.word	0x40020030
 8008608:	40020044 	.word	0x40020044
 800860c:	40020058 	.word	0x40020058
 8008610:	4002006c 	.word	0x4002006c
 8008614:	40020080 	.word	0x40020080
 8008618:	40020408 	.word	0x40020408
 800861c:	40020400 	.word	0x40020400
 8008620:	4002041c 	.word	0x4002041c
 8008624:	40020430 	.word	0x40020430
 8008628:	40020444 	.word	0x40020444
 800862c:	40020458 	.word	0x40020458

08008630 <DMA_Init>:
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8008630:	688b      	ldr	r3, [r1, #8]
{
 8008632:	b510      	push	{r4, lr}
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8008634:	6a0c      	ldr	r4, [r1, #32]
  tmpreg = DMAy_Channelx->CCR;
 8008636:	6802      	ldr	r2, [r0, #0]
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8008638:	4323      	orrs	r3, r4
 800863a:	690c      	ldr	r4, [r1, #16]
  tmpreg &= CCR_CLEAR_Mask;
 800863c:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8008640:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8008642:	694c      	ldr	r4, [r1, #20]
  tmpreg &= CCR_CLEAR_Mask;
 8008644:	f022 0270 	bic.w	r2, r2, #112	; 0x70
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8008648:	4323      	orrs	r3, r4
 800864a:	698c      	ldr	r4, [r1, #24]
 800864c:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800864e:	69cc      	ldr	r4, [r1, #28]
 8008650:	4323      	orrs	r3, r4
 8008652:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8008654:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8008656:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8008658:	4323      	orrs	r3, r4
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 800865a:	4313      	orrs	r3, r2

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 800865c:	6003      	str	r3, [r0, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 800865e:	68cb      	ldr	r3, [r1, #12]
 8008660:	6043      	str	r3, [r0, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8008662:	680b      	ldr	r3, [r1, #0]
 8008664:	6083      	str	r3, [r0, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 8008666:	684b      	ldr	r3, [r1, #4]
 8008668:	60c3      	str	r3, [r0, #12]
}
 800866a:	bd10      	pop	{r4, pc}

0800866c <DMA_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 800866c:	6803      	ldr	r3, [r0, #0]
  if (NewState != DISABLE)
 800866e:	b119      	cbz	r1, 8008678 <DMA_Cmd+0xc>
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 8008670:	f043 0301 	orr.w	r3, r3, #1
  }
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8008674:	6003      	str	r3, [r0, #0]
  }
}
 8008676:	4770      	bx	lr
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8008678:	f023 0301 	bic.w	r3, r3, #1
 800867c:	041b      	lsls	r3, r3, #16
 800867e:	0c1b      	lsrs	r3, r3, #16
 8008680:	e7f8      	b.n	8008674 <DMA_Cmd+0x8>

08008682 <DMA_ITConfig>:
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 8008682:	6803      	ldr	r3, [r0, #0]
  if (NewState != DISABLE)
 8008684:	b112      	cbz	r2, 800868c <DMA_ITConfig+0xa>
    DMAy_Channelx->CCR |= DMA_IT;
 8008686:	430b      	orrs	r3, r1
  }
  else
  {
    /* Disable the selected DMA interrupts */
    DMAy_Channelx->CCR &= ~DMA_IT;
 8008688:	6003      	str	r3, [r0, #0]
  }
}
 800868a:	4770      	bx	lr
    DMAy_Channelx->CCR &= ~DMA_IT;
 800868c:	ea23 0301 	bic.w	r3, r3, r1
 8008690:	e7fa      	b.n	8008688 <DMA_ITConfig+0x6>
	...

08008694 <DMA_GetFlagStatus>:
  
  /* Check the parameters */
  assert_param(IS_DMA_GET_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 8008694:	00c3      	lsls	r3, r0, #3
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
 8008696:	bf4c      	ite	mi
 8008698:	4b03      	ldrmi	r3, [pc, #12]	; (80086a8 <DMA_GetFlagStatus+0x14>)
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
 800869a:	4b04      	ldrpl	r3, [pc, #16]	; (80086ac <DMA_GetFlagStatus+0x18>)
 800869c:	681b      	ldr	r3, [r3, #0]
  }

  /* Check the status of the specified DMAy flag */
  if ((tmpreg & DMAy_FLAG) != (uint32_t)RESET)
 800869e:	4203      	tst	r3, r0
    bitstatus = RESET;
  }
  
  /* Return the DMAy_FLAG status */
  return  bitstatus;
}
 80086a0:	bf14      	ite	ne
 80086a2:	2001      	movne	r0, #1
 80086a4:	2000      	moveq	r0, #0
 80086a6:	4770      	bx	lr
 80086a8:	40020400 	.word	0x40020400
 80086ac:	40020000 	.word	0x40020000

080086b0 <DMA_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 80086b0:	00c3      	lsls	r3, r0, #3
  {
    /* Clear the selected DMAy flags */
    DMA2->IFCR = DMAy_FLAG;
 80086b2:	bf4c      	ite	mi
 80086b4:	4b01      	ldrmi	r3, [pc, #4]	; (80086bc <DMA_ClearFlag+0xc>)
  }
  else
  {
    /* Clear the selected DMAy flags */
    DMA1->IFCR = DMAy_FLAG;
 80086b6:	4b02      	ldrpl	r3, [pc, #8]	; (80086c0 <DMA_ClearFlag+0x10>)
 80086b8:	6058      	str	r0, [r3, #4]
  }
}
 80086ba:	4770      	bx	lr
 80086bc:	40020400 	.word	0x40020400
 80086c0:	40020000 	.word	0x40020000

080086c4 <DMA_ClearITPendingBit>:
 80086c4:	f7ff bff4 	b.w	80086b0 <DMA_ClearFlag>

080086c8 <EXTI_Init>:
  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80086c8:	6802      	ldr	r2, [r0, #0]
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80086ca:	7983      	ldrb	r3, [r0, #6]
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80086cc:	43d2      	mvns	r2, r2
{
 80086ce:	b510      	push	{r4, lr}
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d02f      	beq.n	8008734 <EXTI_Init+0x6c>
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80086d4:	4b1b      	ldr	r3, [pc, #108]	; (8008744 <EXTI_Init+0x7c>)
 80086d6:	6819      	ldr	r1, [r3, #0]
 80086d8:	400a      	ands	r2, r1
 80086da:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80086dc:	685a      	ldr	r2, [r3, #4]
 80086de:	6801      	ldr	r1, [r0, #0]
 80086e0:	ea22 0201 	bic.w	r2, r2, r1
 80086e4:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 80086e6:	7902      	ldrb	r2, [r0, #4]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80086e8:	6804      	ldr	r4, [r0, #0]
    tmp += EXTI_InitStruct->EXTI_Mode;
 80086ea:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80086ee:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80086f2:	6811      	ldr	r1, [r2, #0]
 80086f4:	4321      	orrs	r1, r4
 80086f6:	6011      	str	r1, [r2, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 80086f8:	689a      	ldr	r2, [r3, #8]
 80086fa:	6801      	ldr	r1, [r0, #0]
 80086fc:	ea22 0201 	bic.w	r2, r2, r1
 8008700:	609a      	str	r2, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8008702:	6801      	ldr	r1, [r0, #0]
 8008704:	68da      	ldr	r2, [r3, #12]
 8008706:	ea22 0201 	bic.w	r2, r2, r1
 800870a:	60da      	str	r2, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800870c:	7942      	ldrb	r2, [r0, #5]
 800870e:	6801      	ldr	r1, [r0, #0]
 8008710:	2a10      	cmp	r2, #16
 8008712:	d107      	bne.n	8008724 <EXTI_Init+0x5c>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8008714:	689a      	ldr	r2, [r3, #8]
 8008716:	430a      	orrs	r2, r1
 8008718:	609a      	str	r2, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 800871a:	68da      	ldr	r2, [r3, #12]
 800871c:	6801      	ldr	r1, [r0, #0]
 800871e:	430a      	orrs	r2, r1
 8008720:	60da      	str	r2, [r3, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8008722:	bd10      	pop	{r4, pc}
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8008724:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
 8008728:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800872c:	681a      	ldr	r2, [r3, #0]
 800872e:	430a      	orrs	r2, r1
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8008730:	601a      	str	r2, [r3, #0]
}
 8008732:	e7f6      	b.n	8008722 <EXTI_Init+0x5a>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8008734:	7903      	ldrb	r3, [r0, #4]
 8008736:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800873a:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 800873e:	6819      	ldr	r1, [r3, #0]
 8008740:	400a      	ands	r2, r1
 8008742:	e7f5      	b.n	8008730 <EXTI_Init+0x68>
 8008744:	40010400 	.word	0x40010400

08008748 <EXTI_GetITStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8008748:	4602      	mov	r2, r0
  ITStatus bitstatus = RESET;
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 800874a:	4b05      	ldr	r3, [pc, #20]	; (8008760 <EXTI_GetITStatus+0x18>)
 800874c:	6819      	ldr	r1, [r3, #0]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800874e:	6958      	ldr	r0, [r3, #20]
 8008750:	4010      	ands	r0, r2
 8008752:	d003      	beq.n	800875c <EXTI_GetITStatus+0x14>
 8008754:	4211      	tst	r1, r2
  {
    bitstatus = SET;
 8008756:	bf14      	ite	ne
 8008758:	2001      	movne	r0, #1
 800875a:	2000      	moveq	r0, #0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800875c:	4770      	bx	lr
 800875e:	bf00      	nop
 8008760:	40010400 	.word	0x40010400

08008764 <EXTI_ClearITPendingBit>:
 8008764:	4b01      	ldr	r3, [pc, #4]	; (800876c <EXTI_ClearITPendingBit+0x8>)
 8008766:	6158      	str	r0, [r3, #20]
 8008768:	4770      	bx	lr
 800876a:	bf00      	nop
 800876c:	40010400 	.word	0x40010400

08008770 <FLASH_Unlock>:
  * @retval None
  */
void FLASH_Unlock(void)
{
  /* Authorize the FPEC of Bank1 Access */
  FLASH->KEYR = FLASH_KEY1;
 8008770:	4b03      	ldr	r3, [pc, #12]	; (8008780 <FLASH_Unlock+0x10>)
 8008772:	4a04      	ldr	r2, [pc, #16]	; (8008784 <FLASH_Unlock+0x14>)
 8008774:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8008776:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 800877a:	605a      	str	r2, [r3, #4]
#ifdef STM32F10X_XL
  /* Authorize the FPEC of Bank2 Access */
  FLASH->KEYR2 = FLASH_KEY1;
  FLASH->KEYR2 = FLASH_KEY2;
#endif /* STM32F10X_XL */
}
 800877c:	4770      	bx	lr
 800877e:	bf00      	nop
 8008780:	40022000 	.word	0x40022000
 8008784:	45670123 	.word	0x45670123

08008788 <FLASH_Lock>:
  * @retval None
  */
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank1 */
  FLASH->CR |= CR_LOCK_Set;
 8008788:	4a02      	ldr	r2, [pc, #8]	; (8008794 <FLASH_Lock+0xc>)
 800878a:	6913      	ldr	r3, [r2, #16]
 800878c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008790:	6113      	str	r3, [r2, #16]

#ifdef STM32F10X_XL
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank2 */
  FLASH->CR2 |= CR_LOCK_Set;
#endif /* STM32F10X_XL */
}
 8008792:	4770      	bx	lr
 8008794:	40022000 	.word	0x40022000

08008798 <FLASH_ClearFlag>:
#else
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8008798:	4b01      	ldr	r3, [pc, #4]	; (80087a0 <FLASH_ClearFlag+0x8>)
 800879a:	60d8      	str	r0, [r3, #12]
#endif /* STM32F10X_XL */
}
 800879c:	4770      	bx	lr
 800879e:	bf00      	nop
 80087a0:	40022000 	.word	0x40022000

080087a4 <FLASH_GetBank1Status>:
  */
FLASH_Status FLASH_GetBank1Status(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BANK1_BSY) == FLASH_FLAG_BSY) 
 80087a4:	4b08      	ldr	r3, [pc, #32]	; (80087c8 <FLASH_GetBank1Status+0x24>)
 80087a6:	68da      	ldr	r2, [r3, #12]
 80087a8:	07d1      	lsls	r1, r2, #31
 80087aa:	d409      	bmi.n	80087c0 <FLASH_GetBank1Status+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_BANK1_PGERR) != 0)
 80087ac:	68da      	ldr	r2, [r3, #12]
 80087ae:	0752      	lsls	r2, r2, #29
 80087b0:	d408      	bmi.n	80087c4 <FLASH_GetBank1Status+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_BANK1_WRPRTERR) != 0 )
 80087b2:	68db      	ldr	r3, [r3, #12]
      {
        flashstatus = FLASH_ERROR_WRP;
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 80087b4:	f013 0f10 	tst.w	r3, #16
 80087b8:	bf14      	ite	ne
 80087ba:	2003      	movne	r0, #3
 80087bc:	2004      	moveq	r0, #4
 80087be:	4770      	bx	lr
    flashstatus = FLASH_BUSY;
 80087c0:	2001      	movs	r0, #1
 80087c2:	4770      	bx	lr
      flashstatus = FLASH_ERROR_PG;
 80087c4:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 80087c6:	4770      	bx	lr
 80087c8:	40022000 	.word	0x40022000

080087cc <FLASH_WaitForLastOperation>:
  * @param  Timeout: FLASH programming Timeout
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80087cc:	b510      	push	{r4, lr}
 80087ce:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
 80087d0:	f7ff ffe8 	bl	80087a4 <FLASH_GetBank1Status>
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80087d4:	2801      	cmp	r0, #1
 80087d6:	d106      	bne.n	80087e6 <FLASH_WaitForLastOperation+0x1a>
 80087d8:	b90c      	cbnz	r4, 80087de <FLASH_WaitForLastOperation+0x12>
    status = FLASH_GetBank1Status();
    Timeout--;
  }
  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 80087da:	2005      	movs	r0, #5
  }
  /* Return the operation status */
  return status;
}
 80087dc:	bd10      	pop	{r4, pc}
    status = FLASH_GetBank1Status();
 80087de:	f7ff ffe1 	bl	80087a4 <FLASH_GetBank1Status>
    Timeout--;
 80087e2:	3c01      	subs	r4, #1
 80087e4:	e7f6      	b.n	80087d4 <FLASH_WaitForLastOperation+0x8>
    status = FLASH_TIMEOUT;
 80087e6:	2c00      	cmp	r4, #0
 80087e8:	bf08      	it	eq
 80087ea:	2005      	moveq	r0, #5
 80087ec:	e7f6      	b.n	80087dc <FLASH_WaitForLastOperation+0x10>
	...

080087f0 <FLASH_ErasePage>:
{
 80087f0:	b538      	push	{r3, r4, r5, lr}
 80087f2:	4605      	mov	r5, r0
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80087f4:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 80087f8:	f7ff ffe8 	bl	80087cc <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 80087fc:	2804      	cmp	r0, #4
 80087fe:	d113      	bne.n	8008828 <FLASH_ErasePage+0x38>
    FLASH->CR|= CR_PER_Set;
 8008800:	4c0a      	ldr	r4, [pc, #40]	; (800882c <FLASH_ErasePage+0x3c>)
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8008802:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
    FLASH->CR|= CR_PER_Set;
 8008806:	6923      	ldr	r3, [r4, #16]
 8008808:	f043 0302 	orr.w	r3, r3, #2
 800880c:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 800880e:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8008810:	6923      	ldr	r3, [r4, #16]
 8008812:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008816:	6123      	str	r3, [r4, #16]
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8008818:	f7ff ffd8 	bl	80087cc <FLASH_WaitForLastOperation>
    FLASH->CR &= CR_PER_Reset;
 800881c:	6923      	ldr	r3, [r4, #16]
 800881e:	f023 0302 	bic.w	r3, r3, #2
 8008822:	04db      	lsls	r3, r3, #19
 8008824:	0cdb      	lsrs	r3, r3, #19
 8008826:	6123      	str	r3, [r4, #16]
}
 8008828:	bd38      	pop	{r3, r4, r5, pc}
 800882a:	bf00      	nop
 800882c:	40022000 	.word	0x40022000

08008830 <FLASH_ProgramWord>:
  __IO uint32_t tmp = 0;
 8008830:	2300      	movs	r3, #0
{
 8008832:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008834:	4606      	mov	r6, r0
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8008836:	f44f 5000 	mov.w	r0, #8192	; 0x2000
{
 800883a:	460d      	mov	r5, r1
  __IO uint32_t tmp = 0;
 800883c:	9301      	str	r3, [sp, #4]
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800883e:	f7ff ffc5 	bl	80087cc <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 8008842:	2804      	cmp	r0, #4
 8008844:	d11b      	bne.n	800887e <FLASH_ProgramWord+0x4e>
    FLASH->CR |= CR_PG_Set;
 8008846:	4c0f      	ldr	r4, [pc, #60]	; (8008884 <FLASH_ProgramWord+0x54>)
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8008848:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    FLASH->CR |= CR_PG_Set;
 800884c:	6923      	ldr	r3, [r4, #16]
 800884e:	f043 0301 	orr.w	r3, r3, #1
 8008852:	6123      	str	r3, [r4, #16]
    *(__IO uint16_t*)Address = (uint16_t)Data;
 8008854:	b2ab      	uxth	r3, r5
 8008856:	8033      	strh	r3, [r6, #0]
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8008858:	f7ff ffb8 	bl	80087cc <FLASH_WaitForLastOperation>
    if(status == FLASH_COMPLETE)
 800885c:	2804      	cmp	r0, #4
 800885e:	d108      	bne.n	8008872 <FLASH_ProgramWord+0x42>
      tmp = Address + 2;
 8008860:	3602      	adds	r6, #2
 8008862:	9601      	str	r6, [sp, #4]
      *(__IO uint16_t*) tmp = Data >> 16;
 8008864:	9b01      	ldr	r3, [sp, #4]
 8008866:	0c2d      	lsrs	r5, r5, #16
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8008868:	f44f 5000 	mov.w	r0, #8192	; 0x2000
      *(__IO uint16_t*) tmp = Data >> 16;
 800886c:	801d      	strh	r5, [r3, #0]
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800886e:	f7ff ffad 	bl	80087cc <FLASH_WaitForLastOperation>
      FLASH->CR &= CR_PG_Reset;
 8008872:	6923      	ldr	r3, [r4, #16]
 8008874:	f023 0301 	bic.w	r3, r3, #1
 8008878:	04db      	lsls	r3, r3, #19
 800887a:	0cdb      	lsrs	r3, r3, #19
 800887c:	6123      	str	r3, [r4, #16]
}
 800887e:	b002      	add	sp, #8
 8008880:	bd70      	pop	{r4, r5, r6, pc}
 8008882:	bf00      	nop
 8008884:	40022000 	.word	0x40022000

08008888 <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8008888:	78cb      	ldrb	r3, [r1, #3]
{
 800888a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800888c:	f003 040f 	and.w	r4, r3, #15
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8008890:	06db      	lsls	r3, r3, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8008892:	bf44      	itt	mi
 8008894:	788b      	ldrbmi	r3, [r1, #2]
 8008896:	431c      	orrmi	r4, r3
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8008898:	780b      	ldrb	r3, [r1, #0]
 800889a:	b1d3      	cbz	r3, 80088d2 <GPIO_Init+0x4a>
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800889c:	2200      	movs	r2, #0
    {
      pos = ((uint32_t)0x01) << pinpos;
 800889e:	2701      	movs	r7, #1
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80088a0:	f04f 0c0f 	mov.w	ip, #15
    tmpreg = GPIOx->CRL;
 80088a4:	6803      	ldr	r3, [r0, #0]
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80088a6:	880d      	ldrh	r5, [r1, #0]
      pos = ((uint32_t)0x01) << pinpos;
 80088a8:	fa07 f602 	lsl.w	r6, r7, r2
      if (currentpin == pos)
 80088ac:	ea36 0505 	bics.w	r5, r6, r5
 80088b0:	d10b      	bne.n	80088ca <GPIO_Init+0x42>
        pos = pinpos << 2;
 80088b2:	0095      	lsls	r5, r2, #2
        pinmask = ((uint32_t)0x0F) << pos;
 80088b4:	fa0c fe05 	lsl.w	lr, ip, r5
        tmpreg &= ~pinmask;
 80088b8:	ea23 030e 	bic.w	r3, r3, lr
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80088bc:	fa04 f505 	lsl.w	r5, r4, r5
 80088c0:	432b      	orrs	r3, r5
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80088c2:	78cd      	ldrb	r5, [r1, #3]
 80088c4:	2d28      	cmp	r5, #40	; 0x28
 80088c6:	d12a      	bne.n	800891e <GPIO_Init+0x96>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80088c8:	6146      	str	r6, [r0, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80088ca:	3201      	adds	r2, #1
 80088cc:	2a08      	cmp	r2, #8
 80088ce:	d1ea      	bne.n	80088a6 <GPIO_Init+0x1e>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80088d0:	6003      	str	r3, [r0, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80088d2:	880b      	ldrh	r3, [r1, #0]
 80088d4:	2bff      	cmp	r3, #255	; 0xff
 80088d6:	d921      	bls.n	800891c <GPIO_Init+0x94>
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80088d8:	2300      	movs	r3, #0
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 80088da:	f04f 0c01 	mov.w	ip, #1
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80088de:	f04f 0e0f 	mov.w	lr, #15
    tmpreg = GPIOx->CRH;
 80088e2:	6846      	ldr	r6, [r0, #4]
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80088e4:	880d      	ldrh	r5, [r1, #0]
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 80088e6:	f103 0208 	add.w	r2, r3, #8
 80088ea:	fa0c f202 	lsl.w	r2, ip, r2
      if (currentpin == pos)
 80088ee:	ea32 0505 	bics.w	r5, r2, r5
 80088f2:	d10f      	bne.n	8008914 <GPIO_Init+0x8c>
        pos = pinpos << 2;
 80088f4:	009d      	lsls	r5, r3, #2
        pinmask = ((uint32_t)0x0F) << pos;
 80088f6:	fa0e f705 	lsl.w	r7, lr, r5
        tmpreg &= ~pinmask;
 80088fa:	ea26 0607 	bic.w	r6, r6, r7
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80088fe:	fa04 f505 	lsl.w	r5, r4, r5
 8008902:	432e      	orrs	r6, r5
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8008904:	78cd      	ldrb	r5, [r1, #3]
 8008906:	2d28      	cmp	r5, #40	; 0x28
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8008908:	bf08      	it	eq
 800890a:	6142      	streq	r2, [r0, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800890c:	78cd      	ldrb	r5, [r1, #3]
 800890e:	2d48      	cmp	r5, #72	; 0x48
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8008910:	bf08      	it	eq
 8008912:	6102      	streq	r2, [r0, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8008914:	3301      	adds	r3, #1
 8008916:	2b08      	cmp	r3, #8
 8008918:	d1e4      	bne.n	80088e4 <GPIO_Init+0x5c>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 800891a:	6046      	str	r6, [r0, #4]
  }
}
 800891c:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800891e:	2d48      	cmp	r5, #72	; 0x48
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8008920:	bf08      	it	eq
 8008922:	6106      	streq	r6, [r0, #16]
 8008924:	e7d1      	b.n	80088ca <GPIO_Init+0x42>

08008926 <GPIO_StructInit>:
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8008926:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800892a:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800892c:	f240 4302 	movw	r3, #1026	; 0x402
 8008930:	8043      	strh	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
}
 8008932:	4770      	bx	lr

08008934 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8008934:	6883      	ldr	r3, [r0, #8]
 8008936:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8008938:	bf14      	ite	ne
 800893a:	2001      	movne	r0, #1
 800893c:	2000      	moveq	r0, #0
 800893e:	4770      	bx	lr

08008940 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8008940:	6101      	str	r1, [r0, #16]
}
 8008942:	4770      	bx	lr

08008944 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8008944:	6141      	str	r1, [r0, #20]
}
 8008946:	4770      	bx	lr

08008948 <GPIO_PinRemapConfig>:
  * @param  NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
 8008948:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
 800894a:	2800      	cmp	r0, #0
 800894c:	4a15      	ldr	r2, [pc, #84]	; (80089a4 <GPIO_PinRemapConfig+0x5c>)
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 800894e:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
    tmpreg = AFIO->MAPR2;
 8008952:	bfb4      	ite	lt
 8008954:	69d3      	ldrlt	r3, [r2, #28]
    tmpreg = AFIO->MAPR;
 8008956:	6853      	ldrge	r3, [r2, #4]
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8008958:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000
  tmp = GPIO_Remap & LSB_MASK;
 800895c:	b284      	uxth	r4, r0
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 800895e:	d110      	bne.n	8008982 <GPIO_PinRemapConfig+0x3a>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8008960:	6855      	ldr	r5, [r2, #4]
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8008962:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8008966:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 800896a:	6055      	str	r5, [r2, #4]
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }

  if (NewState != DISABLE)
 800896c:	b119      	cbz	r1, 8008976 <GPIO_PinRemapConfig+0x2e>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 800896e:	0d42      	lsrs	r2, r0, #21
 8008970:	0112      	lsls	r2, r2, #4
 8008972:	4094      	lsls	r4, r2
 8008974:	4323      	orrs	r3, r4
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
 8008976:	4a0b      	ldr	r2, [pc, #44]	; (80089a4 <GPIO_PinRemapConfig+0x5c>)
 8008978:	2800      	cmp	r0, #0
  {
    AFIO->MAPR2 = tmpreg;
 800897a:	bfb4      	ite	lt
 800897c:	61d3      	strlt	r3, [r2, #28]
  }
  else
  {
    AFIO->MAPR = tmpreg;
 800897e:	6053      	strge	r3, [r2, #4]
  }  
}
 8008980:	bd30      	pop	{r4, r5, pc}
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8008982:	02c2      	lsls	r2, r0, #11
    tmp1 = ((uint32_t)0x03) << tmpmask;
 8008984:	bf4d      	iteet	mi
 8008986:	2203      	movmi	r2, #3
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8008988:	0d42      	lsrpl	r2, r0, #21
 800898a:	0112      	lslpl	r2, r2, #4
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 800898c:	f3c0 4503 	ubfxmi	r5, r0, #16, #4
    tmp1 = ((uint32_t)0x03) << tmpmask;
 8008990:	bf4c      	ite	mi
 8008992:	40aa      	lslmi	r2, r5
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8008994:	fa04 f202 	lslpl.w	r2, r4, r2
 8008998:	ea23 0302 	bic.w	r3, r3, r2
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 800899c:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 80089a0:	e7e4      	b.n	800896c <GPIO_PinRemapConfig+0x24>
 80089a2:	bf00      	nop
 80089a4:	40010000 	.word	0x40010000

080089a8 <GPIO_EXTILineConfig>:
  * @param  GPIO_PinSource: specifies the EXTI line to be configured.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 80089a8:	b510      	push	{r4, lr}
  uint32_t tmp = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 80089aa:	240f      	movs	r4, #15
 80089ac:	f001 0303 	and.w	r3, r1, #3
 80089b0:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
 80089b4:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 80089b8:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 80089bc:	688a      	ldr	r2, [r1, #8]
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 80089be:	009b      	lsls	r3, r3, #2
 80089c0:	409c      	lsls	r4, r3
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 80089c2:	ea22 0204 	bic.w	r2, r2, r4
 80089c6:	608a      	str	r2, [r1, #8]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 80089c8:	688a      	ldr	r2, [r1, #8]
 80089ca:	4098      	lsls	r0, r3
 80089cc:	4310      	orrs	r0, r2
 80089ce:	6088      	str	r0, [r1, #8]
}
 80089d0:	bd10      	pop	{r4, pc}
	...

080089d4 <I2C_DeInit>:
  * @brief  Deinitializes the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 80089d4:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 80089d6:	4b0b      	ldr	r3, [pc, #44]	; (8008a04 <I2C_DeInit+0x30>)
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 80089d8:	2101      	movs	r1, #1
  if (I2Cx == I2C1)
 80089da:	4298      	cmp	r0, r3
 80089dc:	d10a      	bne.n	80089f4 <I2C_DeInit+0x20>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 80089de:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80089e2:	f000 f94b 	bl	8008c7c <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
 80089e6:	2100      	movs	r1, #0
 80089e8:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
  }
}
 80089ec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 80089f0:	f000 b944 	b.w	8008c7c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 80089f4:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80089f8:	f000 f940 	bl	8008c7c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 80089fc:	2100      	movs	r1, #0
 80089fe:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8008a02:	e7f3      	b.n	80089ec <I2C_DeInit+0x18>
 8008a04:	40005400 	.word	0x40005400

08008a08 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *   contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8008a08:	b570      	push	{r4, r5, r6, lr}
 8008a0a:	b086      	sub	sp, #24
 8008a0c:	4604      	mov	r4, r0
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 8008a0e:	8886      	ldrh	r6, [r0, #4]
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8008a10:	a801      	add	r0, sp, #4
{
 8008a12:	460d      	mov	r5, r1
  RCC_GetClocksFreq(&rcc_clocks);
 8008a14:	f000 f8ce 	bl	8008bb4 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 8008a18:	9b03      	ldr	r3, [sp, #12]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8008a1a:	492e      	ldr	r1, [pc, #184]	; (8008ad4 <I2C_Init+0xcc>)
  tmpreg &= CR2_FREQ_Reset;
 8008a1c:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
  freqrange = (uint16_t)(pclk1 / 1000000);
 8008a20:	fbb3 f1f1 	udiv	r1, r3, r1
  tmpreg &= CR2_FREQ_Reset;
 8008a24:	0436      	lsls	r6, r6, #16
 8008a26:	0c36      	lsrs	r6, r6, #16
  freqrange = (uint16_t)(pclk1 / 1000000);
 8008a28:	b288      	uxth	r0, r1
  tmpreg |= freqrange;
 8008a2a:	4306      	orrs	r6, r0
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 8008a2c:	80a6      	strh	r6, [r4, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8008a2e:	8822      	ldrh	r2, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8008a30:	4e29      	ldr	r6, [pc, #164]	; (8008ad8 <I2C_Init+0xd0>)
  I2Cx->CR1 &= CR1_PE_Reset;
 8008a32:	f022 0201 	bic.w	r2, r2, #1
 8008a36:	0412      	lsls	r2, r2, #16
 8008a38:	0c12      	lsrs	r2, r2, #16
 8008a3a:	8022      	strh	r2, [r4, #0]
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8008a3c:	682a      	ldr	r2, [r5, #0]
 8008a3e:	42b2      	cmp	r2, r6
 8008a40:	d823      	bhi.n	8008a8a <I2C_Init+0x82>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 8008a42:	0052      	lsls	r2, r2, #1
 8008a44:	fbb3 f2f2 	udiv	r2, r3, r2
 8008a48:	b293      	uxth	r3, r2
 8008a4a:	2b04      	cmp	r3, #4
 8008a4c:	bf38      	it	cc
 8008a4e:	2304      	movcc	r3, #4
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 8008a50:	3001      	adds	r0, #1
 8008a52:	b280      	uxth	r0, r0
 8008a54:	8420      	strh	r0, [r4, #32]
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 8008a56:	83a3      	strh	r3, [r4, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 8008a58:	8823      	ldrh	r3, [r4, #0]
 8008a5a:	b29b      	uxth	r3, r3
 8008a5c:	f043 0301 	orr.w	r3, r3, #1
 8008a60:	8023      	strh	r3, [r4, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 8008a62:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8008a64:	88aa      	ldrh	r2, [r5, #4]
  tmpreg &= CR1_CLEAR_Mask;
 8008a66:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8008a6a:	8969      	ldrh	r1, [r5, #10]
  tmpreg &= CR1_CLEAR_Mask;
 8008a6c:	f023 0302 	bic.w	r3, r3, #2
 8008a70:	041b      	lsls	r3, r3, #16
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8008a72:	430a      	orrs	r2, r1
  tmpreg &= CR1_CLEAR_Mask;
 8008a74:	0c1b      	lsrs	r3, r3, #16
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8008a76:	4313      	orrs	r3, r2
 8008a78:	b29b      	uxth	r3, r3
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 8008a7a:	8023      	strh	r3, [r4, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8008a7c:	89ab      	ldrh	r3, [r5, #12]
 8008a7e:	892a      	ldrh	r2, [r5, #8]
 8008a80:	4313      	orrs	r3, r2
 8008a82:	b29b      	uxth	r3, r3
 8008a84:	8123      	strh	r3, [r4, #8]
}
 8008a86:	b006      	add	sp, #24
 8008a88:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 8008a8a:	f64b 70ff 	movw	r0, #49151	; 0xbfff
 8008a8e:	88ee      	ldrh	r6, [r5, #6]
 8008a90:	4286      	cmp	r6, r0
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8008a92:	bf1b      	ittet	ne
 8008a94:	2019      	movne	r0, #25
 8008a96:	4342      	mulne	r2, r0
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8008a98:	eb02 0242 	addeq.w	r2, r2, r2, lsl #1
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8008a9c:	fbb3 f3f2 	udivne	r3, r3, r2
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8008aa0:	bf0b      	itete	eq
 8008aa2:	fbb3 f2f2 	udiveq	r2, r3, r2
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8008aa6:	b29b      	uxthne	r3, r3
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8008aa8:	b293      	uxtheq	r3, r2
      result |= I2C_DutyCycle_16_9;
 8008aaa:	f443 4380 	orrne.w	r3, r3, #16384	; 0x4000
    if ((result & CCR_CCR_Set) == 0)
 8008aae:	f3c3 020b 	ubfx	r2, r3, #0, #12
 8008ab2:	b90a      	cbnz	r2, 8008ab8 <I2C_Init+0xb0>
      result |= (uint16_t)0x0001;  
 8008ab4:	f043 0301 	orr.w	r3, r3, #1
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8008ab8:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008abc:	4351      	muls	r1, r2
 8008abe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008ac2:	fbb1 f1f2 	udiv	r1, r1, r2
 8008ac6:	3101      	adds	r1, #1
 8008ac8:	b289      	uxth	r1, r1
    tmpreg |= (uint16_t)(result | CCR_FS_Set);
 8008aca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8008ace:	8421      	strh	r1, [r4, #32]
 8008ad0:	e7c1      	b.n	8008a56 <I2C_Init+0x4e>
 8008ad2:	bf00      	nop
 8008ad4:	000f4240 	.word	0x000f4240
 8008ad8:	000186a0 	.word	0x000186a0

08008adc <I2C_DMACmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= CR2_DMAEN_Set;
 8008adc:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 8008ade:	b121      	cbz	r1, 8008aea <I2C_DMACmd+0xe>
    I2Cx->CR2 |= CR2_DMAEN_Set;
 8008ae0:	b29b      	uxth	r3, r3
 8008ae2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  }
  else
  {
    /* Disable the selected I2C DMA requests */
    I2Cx->CR2 &= CR2_DMAEN_Reset;
 8008ae6:	8083      	strh	r3, [r0, #4]
  }
}
 8008ae8:	4770      	bx	lr
    I2Cx->CR2 &= CR2_DMAEN_Reset;
 8008aea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008aee:	041b      	lsls	r3, r3, #16
 8008af0:	0c1b      	lsrs	r3, r3, #16
 8008af2:	e7f8      	b.n	8008ae6 <I2C_DMACmd+0xa>

08008af4 <I2C_DMALastTransferCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= CR2_LAST_Set;
 8008af4:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 8008af6:	b121      	cbz	r1, 8008b02 <I2C_DMALastTransferCmd+0xe>
    I2Cx->CR2 |= CR2_LAST_Set;
 8008af8:	b29b      	uxth	r3, r3
 8008afa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  }
  else
  {
    /* Next DMA transfer is not the last transfer */
    I2Cx->CR2 &= CR2_LAST_Reset;
 8008afe:	8083      	strh	r3, [r0, #4]
  }
}
 8008b00:	4770      	bx	lr
    I2Cx->CR2 &= CR2_LAST_Reset;
 8008b02:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008b06:	041b      	lsls	r3, r3, #16
 8008b08:	0c1b      	lsrs	r3, r3, #16
 8008b0a:	e7f8      	b.n	8008afe <I2C_DMALastTransferCmd+0xa>

08008b0c <I2C_AcknowledgeConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 8008b0c:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 8008b0e:	b121      	cbz	r1, 8008b1a <I2C_AcknowledgeConfig+0xe>
    I2Cx->CR1 |= CR1_ACK_Set;
 8008b10:	b29b      	uxth	r3, r3
 8008b12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= CR1_ACK_Reset;
 8008b16:	8003      	strh	r3, [r0, #0]
  }
}
 8008b18:	4770      	bx	lr
    I2Cx->CR1 &= CR1_ACK_Reset;
 8008b1a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008b1e:	041b      	lsls	r3, r3, #16
 8008b20:	0c1b      	lsrs	r3, r3, #16
 8008b22:	e7f8      	b.n	8008b16 <I2C_AcknowledgeConfig+0xa>

08008b24 <I2C_ITConfig>:
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8008b24:	8883      	ldrh	r3, [r0, #4]
 8008b26:	b29b      	uxth	r3, r3
  if (NewState != DISABLE)
 8008b28:	b112      	cbz	r2, 8008b30 <I2C_ITConfig+0xc>
    I2Cx->CR2 |= I2C_IT;
 8008b2a:	4319      	orrs	r1, r3
  }
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 8008b2c:	8081      	strh	r1, [r0, #4]
  }
}
 8008b2e:	4770      	bx	lr
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 8008b30:	ea23 0101 	bic.w	r1, r3, r1
 8008b34:	e7fa      	b.n	8008b2c <I2C_ITConfig+0x8>

08008b36 <I2C_SendData>:
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 8008b36:	8201      	strh	r1, [r0, #16]
}
 8008b38:	4770      	bx	lr

08008b3a <I2C_ReceiveData>:
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 8008b3a:	8a00      	ldrh	r0, [r0, #16]
}
 8008b3c:	b2c0      	uxtb	r0, r0
 8008b3e:	4770      	bx	lr

08008b40 <I2C_Send7bitAddress>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8008b40:	b122      	cbz	r2, 8008b4c <I2C_Send7bitAddress+0xc>
  {
    /* Set the address bit0 for read */
    Address |= OAR1_ADD0_Set;
 8008b42:	f041 0101 	orr.w	r1, r1, #1
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
  }
  /* Send the address */
  I2Cx->DR = Address;
 8008b46:	b289      	uxth	r1, r1
 8008b48:	8201      	strh	r1, [r0, #16]
}
 8008b4a:	4770      	bx	lr
    Address &= OAR1_ADD0_Reset;
 8008b4c:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
 8008b50:	e7f9      	b.n	8008b46 <I2C_Send7bitAddress+0x6>

08008b52 <I2C_GetFlagStatus>:
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
  FlagStatus bitstatus = RESET;
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 8008b52:	2300      	movs	r3, #0
{
 8008b54:	b082      	sub	sp, #8
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 8008b56:	9300      	str	r3, [sp, #0]
 8008b58:	9301      	str	r3, [sp, #4]

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 8008b5a:	0f0b      	lsrs	r3, r1, #28
  i2cxbase = (uint32_t)I2Cx;
 8008b5c:	9001      	str	r0, [sp, #4]
  i2creg = I2C_FLAG >> 28;
 8008b5e:	9300      	str	r3, [sp, #0]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_Mask;
  
  if(i2creg != 0)
 8008b60:	9b00      	ldr	r3, [sp, #0]
  I2C_FLAG &= FLAG_Mask;
 8008b62:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  if(i2creg != 0)
 8008b66:	b153      	cbz	r3, 8008b7e <I2C_GetFlagStatus+0x2c>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 8008b68:	9b01      	ldr	r3, [sp, #4]
 8008b6a:	3314      	adds	r3, #20
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 8008b6c:	9301      	str	r3, [sp, #4]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 8008b6e:	9b01      	ldr	r3, [sp, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	420b      	tst	r3, r1
    bitstatus = RESET;
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
}
 8008b74:	bf14      	ite	ne
 8008b76:	2001      	movne	r0, #1
 8008b78:	2000      	moveq	r0, #0
 8008b7a:	b002      	add	sp, #8
 8008b7c:	4770      	bx	lr
    i2cxbase += 0x18;
 8008b7e:	9b01      	ldr	r3, [sp, #4]
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 8008b80:	0c09      	lsrs	r1, r1, #16
    i2cxbase += 0x18;
 8008b82:	3318      	adds	r3, #24
 8008b84:	e7f2      	b.n	8008b6c <I2C_GetFlagStatus+0x1a>

08008b86 <I2C_ClearFlag>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
  /* Get the I2C flag position */
  flagpos = I2C_FLAG & FLAG_Mask;
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 8008b86:	43c9      	mvns	r1, r1
 8008b88:	b289      	uxth	r1, r1
 8008b8a:	8281      	strh	r1, [r0, #20]
}
 8008b8c:	4770      	bx	lr
	...

08008b90 <IWDG_ReloadCounter>:
  * @param  None
  * @retval None
  */
void IWDG_ReloadCounter(void)
{
  IWDG->KR = KR_KEY_Reload;
 8008b90:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8008b94:	4b01      	ldr	r3, [pc, #4]	; (8008b9c <IWDG_ReloadCounter+0xc>)
 8008b96:	601a      	str	r2, [r3, #0]
}
 8008b98:	4770      	bx	lr
 8008b9a:	bf00      	nop
 8008b9c:	40003000 	.word	0x40003000

08008ba0 <RCC_ADCCLKConfig>:
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 8008ba0:	4a03      	ldr	r2, [pc, #12]	; (8008bb0 <RCC_ADCCLKConfig+0x10>)
 8008ba2:	6853      	ldr	r3, [r2, #4]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8008ba4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8008ba8:	4303      	orrs	r3, r0
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8008baa:	6053      	str	r3, [r2, #4]
}
 8008bac:	4770      	bx	lr
 8008bae:	bf00      	nop
 8008bb0:	40021000 	.word	0x40021000

08008bb4 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8008bb4:	b510      	push	{r4, lr}
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8008bb6:	4a1a      	ldr	r2, [pc, #104]	; (8008c20 <RCC_GetClocksFreq+0x6c>)
 8008bb8:	6853      	ldr	r3, [r2, #4]
 8008bba:	f003 030c 	and.w	r3, r3, #12
  
  switch (tmp)
 8008bbe:	2b08      	cmp	r3, #8
 8008bc0:	d12c      	bne.n	8008c1c <RCC_GetClocksFreq+0x68>
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
      break;
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8008bc2:	6853      	ldr	r3, [r2, #4]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8008bc4:	6851      	ldr	r1, [r2, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8008bc6:	f3c3 4383 	ubfx	r3, r3, #18, #4
      
      if (pllsource == 0x00)
 8008bca:	03cc      	lsls	r4, r1, #15
      pllmull = ( pllmull >> 18) + 2;
 8008bcc:	f103 0302 	add.w	r3, r3, #2
      if (pllsource == 0x00)
 8008bd0:	d41f      	bmi.n	8008c12 <RCC_GetClocksFreq+0x5e>
       RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 #else
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8008bd2:	4914      	ldr	r1, [pc, #80]	; (8008c24 <RCC_GetClocksFreq+0x70>)
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8008bd4:	434b      	muls	r3, r1
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8008bd6:	6003      	str	r3, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8008bd8:	6851      	ldr	r1, [r2, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 8008bda:	4c13      	ldr	r4, [pc, #76]	; (8008c28 <RCC_GetClocksFreq+0x74>)
  tmp = tmp >> 4;
 8008bdc:	f3c1 1103 	ubfx	r1, r1, #4, #4
  presc = APBAHBPrescTable[tmp];
 8008be0:	5c61      	ldrb	r1, [r4, r1]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8008be2:	40cb      	lsrs	r3, r1
 8008be4:	6043      	str	r3, [r0, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8008be6:	6851      	ldr	r1, [r2, #4]
  tmp = tmp >> 8;
 8008be8:	f3c1 2102 	ubfx	r1, r1, #8, #3
  presc = APBAHBPrescTable[tmp];
 8008bec:	5c61      	ldrb	r1, [r4, r1]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8008bee:	fa23 f101 	lsr.w	r1, r3, r1
 8008bf2:	6081      	str	r1, [r0, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8008bf4:	6851      	ldr	r1, [r2, #4]
  tmp = tmp >> 11;
 8008bf6:	f3c1 21c2 	ubfx	r1, r1, #11, #3
  presc = APBAHBPrescTable[tmp];
 8008bfa:	5c61      	ldrb	r1, [r4, r1]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8008bfc:	40cb      	lsrs	r3, r1
 8008bfe:	60c3      	str	r3, [r0, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8008c00:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];
 8008c02:	490a      	ldr	r1, [pc, #40]	; (8008c2c <RCC_GetClocksFreq+0x78>)
  tmp = tmp >> 14;
 8008c04:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 8008c08:	5c8a      	ldrb	r2, [r1, r2]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8008c0a:	fbb3 f3f2 	udiv	r3, r3, r2
 8008c0e:	6103      	str	r3, [r0, #16]
}
 8008c10:	bd10      	pop	{r4, pc}
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8008c12:	6851      	ldr	r1, [r2, #4]
 8008c14:	0389      	lsls	r1, r1, #14
 8008c16:	d4dc      	bmi.n	8008bd2 <RCC_GetClocksFreq+0x1e>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8008c18:	4905      	ldr	r1, [pc, #20]	; (8008c30 <RCC_GetClocksFreq+0x7c>)
 8008c1a:	e7db      	b.n	8008bd4 <RCC_GetClocksFreq+0x20>
  switch (tmp)
 8008c1c:	4b04      	ldr	r3, [pc, #16]	; (8008c30 <RCC_GetClocksFreq+0x7c>)
 8008c1e:	e7da      	b.n	8008bd6 <RCC_GetClocksFreq+0x22>
 8008c20:	40021000 	.word	0x40021000
 8008c24:	003d0900 	.word	0x003d0900
 8008c28:	200000a0 	.word	0x200000a0
 8008c2c:	2000009c 	.word	0x2000009c
 8008c30:	007a1200 	.word	0x007a1200

08008c34 <RCC_AHBPeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8008c34:	4b04      	ldr	r3, [pc, #16]	; (8008c48 <RCC_AHBPeriphClockCmd+0x14>)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8008c36:	695a      	ldr	r2, [r3, #20]
  if (NewState != DISABLE)
 8008c38:	b111      	cbz	r1, 8008c40 <RCC_AHBPeriphClockCmd+0xc>
    RCC->AHBENR |= RCC_AHBPeriph;
 8008c3a:	4302      	orrs	r2, r0
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8008c3c:	615a      	str	r2, [r3, #20]
  }
}
 8008c3e:	4770      	bx	lr
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8008c40:	ea22 0200 	bic.w	r2, r2, r0
 8008c44:	e7fa      	b.n	8008c3c <RCC_AHBPeriphClockCmd+0x8>
 8008c46:	bf00      	nop
 8008c48:	40021000 	.word	0x40021000

08008c4c <RCC_APB2PeriphClockCmd>:
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8008c4c:	4b04      	ldr	r3, [pc, #16]	; (8008c60 <RCC_APB2PeriphClockCmd+0x14>)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8008c4e:	699a      	ldr	r2, [r3, #24]
  if (NewState != DISABLE)
 8008c50:	b111      	cbz	r1, 8008c58 <RCC_APB2PeriphClockCmd+0xc>
    RCC->APB2ENR |= RCC_APB2Periph;
 8008c52:	4302      	orrs	r2, r0
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8008c54:	619a      	str	r2, [r3, #24]
  }
}
 8008c56:	4770      	bx	lr
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8008c58:	ea22 0200 	bic.w	r2, r2, r0
 8008c5c:	e7fa      	b.n	8008c54 <RCC_APB2PeriphClockCmd+0x8>
 8008c5e:	bf00      	nop
 8008c60:	40021000 	.word	0x40021000

08008c64 <RCC_APB1PeriphClockCmd>:
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8008c64:	4b04      	ldr	r3, [pc, #16]	; (8008c78 <RCC_APB1PeriphClockCmd+0x14>)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8008c66:	69da      	ldr	r2, [r3, #28]
  if (NewState != DISABLE)
 8008c68:	b111      	cbz	r1, 8008c70 <RCC_APB1PeriphClockCmd+0xc>
    RCC->APB1ENR |= RCC_APB1Periph;
 8008c6a:	4302      	orrs	r2, r0
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8008c6c:	61da      	str	r2, [r3, #28]
  }
}
 8008c6e:	4770      	bx	lr
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8008c70:	ea22 0200 	bic.w	r2, r2, r0
 8008c74:	e7fa      	b.n	8008c6c <RCC_APB1PeriphClockCmd+0x8>
 8008c76:	bf00      	nop
 8008c78:	40021000 	.word	0x40021000

08008c7c <RCC_APB1PeriphResetCmd>:
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8008c7c:	4b04      	ldr	r3, [pc, #16]	; (8008c90 <RCC_APB1PeriphResetCmd+0x14>)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8008c7e:	691a      	ldr	r2, [r3, #16]
  if (NewState != DISABLE)
 8008c80:	b111      	cbz	r1, 8008c88 <RCC_APB1PeriphResetCmd+0xc>
    RCC->APB1RSTR |= RCC_APB1Periph;
 8008c82:	4302      	orrs	r2, r0
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8008c84:	611a      	str	r2, [r3, #16]
  }
}
 8008c86:	4770      	bx	lr
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8008c88:	ea22 0200 	bic.w	r2, r2, r0
 8008c8c:	e7fa      	b.n	8008c84 <RCC_APB1PeriphResetCmd+0x8>
 8008c8e:	bf00      	nop
 8008c90:	40021000 	.word	0x40021000

08008c94 <SPI_Init>:
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8008c94:	8803      	ldrh	r3, [r0, #0]
{
 8008c96:	b510      	push	{r4, lr}
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 8008c98:	f403 5241 	and.w	r2, r3, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8008c9c:	884c      	ldrh	r4, [r1, #2]
 8008c9e:	880b      	ldrh	r3, [r1, #0]
 8008ca0:	4323      	orrs	r3, r4
 8008ca2:	888c      	ldrh	r4, [r1, #4]
 8008ca4:	4323      	orrs	r3, r4
 8008ca6:	88cc      	ldrh	r4, [r1, #6]
 8008ca8:	4323      	orrs	r3, r4
 8008caa:	890c      	ldrh	r4, [r1, #8]
 8008cac:	4323      	orrs	r3, r4
 8008cae:	894c      	ldrh	r4, [r1, #10]
 8008cb0:	4323      	orrs	r3, r4
 8008cb2:	898c      	ldrh	r4, [r1, #12]
 8008cb4:	4323      	orrs	r3, r4
 8008cb6:	89cc      	ldrh	r4, [r1, #14]
 8008cb8:	4323      	orrs	r3, r4
 8008cba:	4313      	orrs	r3, r2
 8008cbc:	b29b      	uxth	r3, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8008cbe:	8003      	strh	r3, [r0, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8008cc0:	8b83      	ldrh	r3, [r0, #28]
 8008cc2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008cc6:	041b      	lsls	r3, r3, #16
 8008cc8:	0c1b      	lsrs	r3, r3, #16
 8008cca:	8383      	strh	r3, [r0, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8008ccc:	8a0b      	ldrh	r3, [r1, #16]
 8008cce:	8203      	strh	r3, [r0, #16]
}
 8008cd0:	bd10      	pop	{r4, pc}

08008cd2 <SPI_Cmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8008cd2:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 8008cd4:	b121      	cbz	r1, 8008ce0 <SPI_Cmd+0xe>
    SPIx->CR1 |= CR1_SPE_Set;
 8008cd6:	b29b      	uxth	r3, r3
 8008cd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 8008cdc:	8003      	strh	r3, [r0, #0]
  }
}
 8008cde:	4770      	bx	lr
    SPIx->CR1 &= CR1_SPE_Reset;
 8008ce0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ce4:	041b      	lsls	r3, r3, #16
 8008ce6:	0c1b      	lsrs	r3, r3, #16
 8008ce8:	e7f8      	b.n	8008cdc <SPI_Cmd+0xa>

08008cea <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8008cea:	8181      	strh	r1, [r0, #12]
}
 8008cec:	4770      	bx	lr

08008cee <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8008cee:	8980      	ldrh	r0, [r0, #12]
}
 8008cf0:	b280      	uxth	r0, r0
 8008cf2:	4770      	bx	lr

08008cf4 <SPI_I2S_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8008cf4:	8903      	ldrh	r3, [r0, #8]
 8008cf6:	4219      	tst	r1, r3
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
}
 8008cf8:	bf14      	ite	ne
 8008cfa:	2001      	movne	r0, #1
 8008cfc:	2000      	moveq	r0, #0
 8008cfe:	4770      	bx	lr

08008d00 <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8008d00:	b530      	push	{r4, r5, lr}
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 8008d02:	8c04      	ldrh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8008d04:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 8008d08:	f024 0401 	bic.w	r4, r4, #1
 8008d0c:	0424      	lsls	r4, r4, #16
 8008d0e:	0c24      	lsrs	r4, r4, #16
 8008d10:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d12:	8b04      	ldrh	r4, [r0, #24]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8008d14:	4b14      	ldr	r3, [pc, #80]	; (8008d68 <TI1_Config+0x68>)
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
 8008d16:	f024 04f3 	bic.w	r4, r4, #243	; 0xf3
 8008d1a:	0424      	lsls	r4, r4, #16
  tmpccer = TIMx->CCER;
 8008d1c:	8c05      	ldrh	r5, [r0, #32]
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
 8008d1e:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8008d20:	4314      	orrs	r4, r2
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8008d22:	4298      	cmp	r0, r3
  tmpccer = TIMx->CCER;
 8008d24:	b2ad      	uxth	r5, r5
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8008d26:	b2a4      	uxth	r4, r4
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8008d28:	d012      	beq.n	8008d50 <TI1_Config+0x50>
 8008d2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d2e:	4298      	cmp	r0, r3
 8008d30:	d00e      	beq.n	8008d50 <TI1_Config+0x50>
 8008d32:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8008d36:	d00b      	beq.n	8008d50 <TI1_Config+0x50>
 8008d38:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 8008d3c:	4298      	cmp	r0, r3
 8008d3e:	d007      	beq.n	8008d50 <TI1_Config+0x50>
 8008d40:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008d44:	4298      	cmp	r0, r3
 8008d46:	d003      	beq.n	8008d50 <TI1_Config+0x50>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8008d48:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008d4c:	4298      	cmp	r0, r3
 8008d4e:	d107      	bne.n	8008d60 <TI1_Config+0x60>
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
 8008d50:	f025 0502 	bic.w	r5, r5, #2
  }
  else
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8008d54:	4329      	orrs	r1, r5
 8008d56:	f041 0101 	orr.w	r1, r1, #1
  }

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008d5a:	8304      	strh	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 8008d5c:	8401      	strh	r1, [r0, #32]
}
 8008d5e:	bd30      	pop	{r4, r5, pc}
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008d60:	f025 050a 	bic.w	r5, r5, #10
 8008d64:	e7f6      	b.n	8008d54 <TI1_Config+0x54>
 8008d66:	bf00      	nop
 8008d68:	40012c00 	.word	0x40012c00

08008d6c <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8008d6c:	b570      	push	{r4, r5, r6, lr}
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 8008d6e:	8c04      	ldrh	r4, [r0, #32]
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8008d70:	0212      	lsls	r2, r2, #8
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 8008d72:	f024 0410 	bic.w	r4, r4, #16
 8008d76:	0424      	lsls	r4, r4, #16
 8008d78:	0c24      	lsrs	r4, r4, #16
 8008d7a:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d7c:	8b05      	ldrh	r5, [r0, #24]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8008d7e:	ea42 3203 	orr.w	r2, r2, r3, lsl #12
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
 8008d82:	f425 7540 	bic.w	r5, r5, #768	; 0x300
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8008d86:	4b16      	ldr	r3, [pc, #88]	; (8008de0 <TI2_Config+0x74>)
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
 8008d88:	052d      	lsls	r5, r5, #20
  tmpccer = TIMx->CCER;
 8008d8a:	8c04      	ldrh	r4, [r0, #32]
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
 8008d8c:	0d2d      	lsrs	r5, r5, #20
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 8008d8e:	010e      	lsls	r6, r1, #4
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8008d90:	4315      	orrs	r5, r2
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8008d92:	4298      	cmp	r0, r3
  tmpccer = TIMx->CCER;
 8008d94:	b2a4      	uxth	r4, r4
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 8008d96:	b2b6      	uxth	r6, r6
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8008d98:	b2ad      	uxth	r5, r5
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8008d9a:	d012      	beq.n	8008dc2 <TI2_Config+0x56>
 8008d9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008da0:	4298      	cmp	r0, r3
 8008da2:	d00e      	beq.n	8008dc2 <TI2_Config+0x56>
 8008da4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8008da8:	d00b      	beq.n	8008dc2 <TI2_Config+0x56>
 8008daa:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 8008dae:	4298      	cmp	r0, r3
 8008db0:	d007      	beq.n	8008dc2 <TI2_Config+0x56>
 8008db2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008db6:	4298      	cmp	r0, r3
 8008db8:	d003      	beq.n	8008dc2 <TI2_Config+0x56>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8008dba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008dbe:	4298      	cmp	r0, r3
 8008dc0:	d108      	bne.n	8008dd4 <TI2_Config+0x68>
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
 8008dc2:	f024 0320 	bic.w	r3, r4, #32
    tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8008dc6:	ea46 0403 	orr.w	r4, r6, r3
 8008dca:	f044 0110 	orr.w	r1, r4, #16
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
  }
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008dce:	8305      	strh	r5, [r0, #24]
  TIMx->CCER = tmpccer;
 8008dd0:	8401      	strh	r1, [r0, #32]
}
 8008dd2:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008dd4:	f024 04a0 	bic.w	r4, r4, #160	; 0xa0
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 8008dd8:	4321      	orrs	r1, r4
 8008dda:	f041 0110 	orr.w	r1, r1, #16
 8008dde:	e7f6      	b.n	8008dce <TI2_Config+0x62>
 8008de0:	40012c00 	.word	0x40012c00

08008de4 <TIM_TimeBaseInit>:
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8008de4:	4a22      	ldr	r2, [pc, #136]	; (8008e70 <TIM_TimeBaseInit+0x8c>)
  tmpcr1 = TIMx->CR1;  
 8008de6:	8803      	ldrh	r3, [r0, #0]
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8008de8:	4290      	cmp	r0, r2
  tmpcr1 = TIMx->CR1;  
 8008dea:	b29b      	uxth	r3, r3
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8008dec:	d012      	beq.n	8008e14 <TIM_TimeBaseInit+0x30>
 8008dee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008df2:	4290      	cmp	r0, r2
 8008df4:	d00e      	beq.n	8008e14 <TIM_TimeBaseInit+0x30>
 8008df6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8008dfa:	d00b      	beq.n	8008e14 <TIM_TimeBaseInit+0x30>
 8008dfc:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8008e00:	4290      	cmp	r0, r2
 8008e02:	d007      	beq.n	8008e14 <TIM_TimeBaseInit+0x30>
 8008e04:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008e08:	4290      	cmp	r0, r2
 8008e0a:	d003      	beq.n	8008e14 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8008e0c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008e10:	4290      	cmp	r0, r2
 8008e12:	d103      	bne.n	8008e1c <TIM_TimeBaseInit+0x38>
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8008e14:	884a      	ldrh	r2, [r1, #2]
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8008e16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8008e1a:	4313      	orrs	r3, r2
  if((TIMx != TIM6) && (TIMx != TIM7))
 8008e1c:	4a15      	ldr	r2, [pc, #84]	; (8008e74 <TIM_TimeBaseInit+0x90>)
 8008e1e:	4290      	cmp	r0, r2
 8008e20:	d008      	beq.n	8008e34 <TIM_TimeBaseInit+0x50>
 8008e22:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008e26:	4290      	cmp	r0, r2
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8008e28:	bf1f      	itttt	ne
 8008e2a:	f423 7340 	bicne.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8008e2e:	88ca      	ldrhne	r2, [r1, #6]
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8008e30:	b29b      	uxthne	r3, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8008e32:	4313      	orrne	r3, r2
  TIMx->CR1 = tmpcr1;
 8008e34:	8003      	strh	r3, [r0, #0]
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8008e36:	888b      	ldrh	r3, [r1, #4]
 8008e38:	8583      	strh	r3, [r0, #44]	; 0x2c
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8008e3a:	880b      	ldrh	r3, [r1, #0]
 8008e3c:	8503      	strh	r3, [r0, #40]	; 0x28
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 8008e3e:	4b0c      	ldr	r3, [pc, #48]	; (8008e70 <TIM_TimeBaseInit+0x8c>)
 8008e40:	4298      	cmp	r0, r3
 8008e42:	d00f      	beq.n	8008e64 <TIM_TimeBaseInit+0x80>
 8008e44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e48:	4298      	cmp	r0, r3
 8008e4a:	d00b      	beq.n	8008e64 <TIM_TimeBaseInit+0x80>
 8008e4c:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8008e50:	4298      	cmp	r0, r3
 8008e52:	d007      	beq.n	8008e64 <TIM_TimeBaseInit+0x80>
 8008e54:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008e58:	4298      	cmp	r0, r3
 8008e5a:	d003      	beq.n	8008e64 <TIM_TimeBaseInit+0x80>
 8008e5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008e60:	4298      	cmp	r0, r3
 8008e62:	d101      	bne.n	8008e68 <TIM_TimeBaseInit+0x84>
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8008e64:	7a0b      	ldrb	r3, [r1, #8]
 8008e66:	8603      	strh	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8008e68:	2301      	movs	r3, #1
 8008e6a:	8283      	strh	r3, [r0, #20]
}
 8008e6c:	4770      	bx	lr
 8008e6e:	bf00      	nop
 8008e70:	40012c00 	.word	0x40012c00
 8008e74:	40001000 	.word	0x40001000

08008e78 <TIM_OC1Init>:
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 8008e78:	8c03      	ldrh	r3, [r0, #32]
{
 8008e7a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 8008e7c:	f023 0301 	bic.w	r3, r3, #1
 8008e80:	041b      	lsls	r3, r3, #16
 8008e82:	0c1b      	lsrs	r3, r3, #16
 8008e84:	8403      	strh	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8008e86:	8c03      	ldrh	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8008e88:	8884      	ldrh	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8008e8a:	8b02      	ldrh	r2, [r0, #24]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8008e8c:	880d      	ldrh	r5, [r1, #0]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 8008e8e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8008e92:	0412      	lsls	r2, r2, #16
 8008e94:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8008e96:	884e      	ldrh	r6, [r1, #2]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8008e98:	432a      	orrs	r2, r5
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8008e9a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8008e9e:	890d      	ldrh	r5, [r1, #8]
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8008ea0:	041b      	lsls	r3, r3, #16
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8008ea2:	4335      	orrs	r5, r6
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8008ea4:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8008ea6:	432b      	orrs	r3, r5
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 8008ea8:	4d14      	ldr	r5, [pc, #80]	; (8008efc <TIM_OC1Init+0x84>)
  tmpcr2 =  TIMx->CR2;
 8008eaa:	b2a4      	uxth	r4, r4
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 8008eac:	42a8      	cmp	r0, r5
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8008eae:	b29b      	uxth	r3, r3
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 8008eb0:	d00f      	beq.n	8008ed2 <TIM_OC1Init+0x5a>
 8008eb2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008eb6:	42a8      	cmp	r0, r5
 8008eb8:	d00b      	beq.n	8008ed2 <TIM_OC1Init+0x5a>
 8008eba:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8008ebe:	42a8      	cmp	r0, r5
 8008ec0:	d007      	beq.n	8008ed2 <TIM_OC1Init+0x5a>
 8008ec2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008ec6:	42a8      	cmp	r0, r5
 8008ec8:	d003      	beq.n	8008ed2 <TIM_OC1Init+0x5a>
     (TIMx == TIM16)|| (TIMx == TIM17))
 8008eca:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008ece:	42a8      	cmp	r0, r5
 8008ed0:	d10e      	bne.n	8008ef0 <TIM_OC1Init+0x78>
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8008ed2:	894d      	ldrh	r5, [r1, #10]
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 8008ed4:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8008ed8:	432b      	orrs	r3, r5
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8008eda:	888d      	ldrh	r5, [r1, #4]
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 8008edc:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8008ee0:	89ce      	ldrh	r6, [r1, #14]
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8008ee2:	432b      	orrs	r3, r5
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8008ee4:	898d      	ldrh	r5, [r1, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 8008ee6:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8008eea:	4335      	orrs	r5, r6
 8008eec:	432c      	orrs	r4, r5
 8008eee:	b2a4      	uxth	r4, r4
  TIMx->CR2 = tmpcr2;
 8008ef0:	8084      	strh	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008ef2:	8302      	strh	r2, [r0, #24]
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 8008ef4:	88ca      	ldrh	r2, [r1, #6]
 8008ef6:	8682      	strh	r2, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8008ef8:	8403      	strh	r3, [r0, #32]
}
 8008efa:	bd70      	pop	{r4, r5, r6, pc}
 8008efc:	40012c00 	.word	0x40012c00

08008f00 <TIM_OC2Init>:
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 8008f00:	8c03      	ldrh	r3, [r0, #32]
{
 8008f02:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 8008f04:	f023 0310 	bic.w	r3, r3, #16
 8008f08:	041b      	lsls	r3, r3, #16
 8008f0a:	0c1b      	lsrs	r3, r3, #16
 8008f0c:	8403      	strh	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8008f0e:	8c03      	ldrh	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8008f10:	8884      	ldrh	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8008f12:	8b02      	ldrh	r2, [r0, #24]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8008f14:	880d      	ldrh	r5, [r1, #0]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 8008f16:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8008f1a:	0412      	lsls	r2, r2, #16
 8008f1c:	0c12      	lsrs	r2, r2, #16
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8008f1e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8008f22:	884e      	ldrh	r6, [r1, #2]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8008f24:	890d      	ldrh	r5, [r1, #8]
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 8008f26:	f023 0320 	bic.w	r3, r3, #32
 8008f2a:	041b      	lsls	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8008f2c:	4335      	orrs	r5, r6
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 8008f2e:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8008f30:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if((TIMx == TIM1) || (TIMx == TIM8))
 8008f34:	4d11      	ldr	r5, [pc, #68]	; (8008f7c <TIM_OC2Init+0x7c>)
  tmpcr2 =  TIMx->CR2;
 8008f36:	b2a4      	uxth	r4, r4
  if((TIMx == TIM1) || (TIMx == TIM8))
 8008f38:	42a8      	cmp	r0, r5
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8008f3a:	b292      	uxth	r2, r2
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8008f3c:	b29b      	uxth	r3, r3
  if((TIMx == TIM1) || (TIMx == TIM8))
 8008f3e:	d003      	beq.n	8008f48 <TIM_OC2Init+0x48>
 8008f40:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008f44:	42a8      	cmp	r0, r5
 8008f46:	d113      	bne.n	8008f70 <TIM_OC2Init+0x70>
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8008f48:	894d      	ldrh	r5, [r1, #10]
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 8008f4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8008f4e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 8008f52:	f64f 75bf 	movw	r5, #65471	; 0xffbf
 8008f56:	401d      	ands	r5, r3
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8008f58:	888b      	ldrh	r3, [r1, #4]
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8008f5a:	89ce      	ldrh	r6, [r1, #14]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8008f5c:	ea45 1503 	orr.w	r5, r5, r3, lsl #4
 8008f60:	b2ab      	uxth	r3, r5
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8008f62:	898d      	ldrh	r5, [r1, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 8008f64:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8008f68:	4335      	orrs	r5, r6
 8008f6a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8008f6e:	b2a4      	uxth	r4, r4
  TIMx->CR2 = tmpcr2;
 8008f70:	8084      	strh	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008f72:	8302      	strh	r2, [r0, #24]
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8008f74:	88ca      	ldrh	r2, [r1, #6]
 8008f76:	8702      	strh	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8008f78:	8403      	strh	r3, [r0, #32]
}
 8008f7a:	bd70      	pop	{r4, r5, r6, pc}
 8008f7c:	40012c00 	.word	0x40012c00

08008f80 <TIM_OC3Init>:
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 8008f80:	8c03      	ldrh	r3, [r0, #32]
{
 8008f82:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 8008f84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008f88:	041b      	lsls	r3, r3, #16
 8008f8a:	0c1b      	lsrs	r3, r3, #16
 8008f8c:	8403      	strh	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8008f8e:	8c03      	ldrh	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8008f90:	8882      	ldrh	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8008f92:	8b84      	ldrh	r4, [r0, #28]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8008f94:	880d      	ldrh	r5, [r1, #0]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 8008f96:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 8008f9a:	0424      	lsls	r4, r4, #16
 8008f9c:	0c24      	lsrs	r4, r4, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8008f9e:	884e      	ldrh	r6, [r1, #2]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8008fa0:	432c      	orrs	r4, r5
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 8008fa2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8008fa6:	890d      	ldrh	r5, [r1, #8]
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 8008fa8:	041b      	lsls	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8008faa:	4335      	orrs	r5, r6
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 8008fac:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8008fae:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  if((TIMx == TIM1) || (TIMx == TIM8))
 8008fb2:	4d11      	ldr	r5, [pc, #68]	; (8008ff8 <TIM_OC3Init+0x78>)
  tmpcr2 =  TIMx->CR2;
 8008fb4:	b292      	uxth	r2, r2
  if((TIMx == TIM1) || (TIMx == TIM8))
 8008fb6:	42a8      	cmp	r0, r5
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8008fb8:	b29b      	uxth	r3, r3
  if((TIMx == TIM1) || (TIMx == TIM8))
 8008fba:	d003      	beq.n	8008fc4 <TIM_OC3Init+0x44>
 8008fbc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008fc0:	42a8      	cmp	r0, r5
 8008fc2:	d113      	bne.n	8008fec <TIM_OC3Init+0x6c>
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8008fc4:	894d      	ldrh	r5, [r1, #10]
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 8008fc6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8008fca:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 8008fce:	f64f 35ff 	movw	r5, #64511	; 0xfbff
 8008fd2:	401d      	ands	r5, r3
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8008fd4:	888b      	ldrh	r3, [r1, #4]
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8008fd6:	89ce      	ldrh	r6, [r1, #14]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8008fd8:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
 8008fdc:	b2ab      	uxth	r3, r5
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8008fde:	898d      	ldrh	r5, [r1, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 8008fe0:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8008fe4:	4335      	orrs	r5, r6
 8008fe6:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8008fea:	b292      	uxth	r2, r2
  TIMx->CR2 = tmpcr2;
 8008fec:	8082      	strh	r2, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8008fee:	8384      	strh	r4, [r0, #28]
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8008ff0:	88ca      	ldrh	r2, [r1, #6]
 8008ff2:	8782      	strh	r2, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8008ff4:	8403      	strh	r3, [r0, #32]
}
 8008ff6:	bd70      	pop	{r4, r5, r6, pc}
 8008ff8:	40012c00 	.word	0x40012c00

08008ffc <TIM_OC4Init>:
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 8008ffc:	8c03      	ldrh	r3, [r0, #32]
{
 8008ffe:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 8009000:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009004:	041b      	lsls	r3, r3, #16
 8009006:	0c1b      	lsrs	r3, r3, #16
 8009008:	8403      	strh	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800900a:	8c03      	ldrh	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800900c:	8884      	ldrh	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 800900e:	8b82      	ldrh	r2, [r0, #28]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8009010:	880d      	ldrh	r5, [r1, #0]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 8009012:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8009016:	0412      	lsls	r2, r2, #16
 8009018:	0c12      	lsrs	r2, r2, #16
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800901a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 800901e:	884e      	ldrh	r6, [r1, #2]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8009020:	890d      	ldrh	r5, [r1, #8]
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 8009022:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009026:	041b      	lsls	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8009028:	4335      	orrs	r5, r6
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 800902a:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 800902c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  if((TIMx == TIM1) || (TIMx == TIM8))
 8009030:	4d0b      	ldr	r5, [pc, #44]	; (8009060 <TIM_OC4Init+0x64>)
  tmpcr2 =  TIMx->CR2;
 8009032:	b2a4      	uxth	r4, r4
  if((TIMx == TIM1) || (TIMx == TIM8))
 8009034:	42a8      	cmp	r0, r5
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8009036:	b292      	uxth	r2, r2
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8009038:	b29b      	uxth	r3, r3
  if((TIMx == TIM1) || (TIMx == TIM8))
 800903a:	d003      	beq.n	8009044 <TIM_OC4Init+0x48>
 800903c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009040:	42a8      	cmp	r0, r5
 8009042:	d105      	bne.n	8009050 <TIM_OC4Init+0x54>
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8009044:	898d      	ldrh	r5, [r1, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
 8009046:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 800904a:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 800904e:	b2a4      	uxth	r4, r4
  TIMx->CR2 = tmpcr2;
 8009050:	8084      	strh	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8009052:	8382      	strh	r2, [r0, #28]
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8009054:	88ca      	ldrh	r2, [r1, #6]
 8009056:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 800905a:	8403      	strh	r3, [r0, #32]
}
 800905c:	bd70      	pop	{r4, r5, r6, pc}
 800905e:	bf00      	nop
 8009060:	40012c00 	.word	0x40012c00

08009064 <TIM_TimeBaseStructInit>:
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8009064:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009068:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 800906a:	2300      	movs	r3, #0
 800906c:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800906e:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8009070:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8009072:	7203      	strb	r3, [r0, #8]
}
 8009074:	4770      	bx	lr

08009076 <TIM_ICStructInit>:
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8009076:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8009078:	2201      	movs	r2, #1
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 800907a:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 800907c:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 800907e:	8082      	strh	r2, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8009080:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8009082:	8103      	strh	r3, [r0, #8]
}
 8009084:	4770      	bx	lr

08009086 <TIM_Cmd>:
    TIMx->CR1 |= TIM_CR1_CEN;
 8009086:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 8009088:	b121      	cbz	r1, 8009094 <TIM_Cmd+0xe>
    TIMx->CR1 |= TIM_CR1_CEN;
 800908a:	b29b      	uxth	r3, r3
 800908c:	f043 0301 	orr.w	r3, r3, #1
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8009090:	8003      	strh	r3, [r0, #0]
}
 8009092:	4770      	bx	lr
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8009094:	f023 0301 	bic.w	r3, r3, #1
 8009098:	041b      	lsls	r3, r3, #16
 800909a:	0c1b      	lsrs	r3, r3, #16
 800909c:	e7f8      	b.n	8009090 <TIM_Cmd+0xa>

0800909e <TIM_CtrlPWMOutputs>:
    TIMx->BDTR |= TIM_BDTR_MOE;
 800909e:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
  if (NewState != DISABLE)
 80090a2:	b139      	cbz	r1, 80090b4 <TIM_CtrlPWMOutputs+0x16>
    TIMx->BDTR |= TIM_BDTR_MOE;
 80090a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090ac:	b29b      	uxth	r3, r3
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 80090ae:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
}
 80090b2:	4770      	bx	lr
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 80090b4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80090b8:	e7f9      	b.n	80090ae <TIM_CtrlPWMOutputs+0x10>

080090ba <TIM_ITConfig>:
    TIMx->DIER |= TIM_IT;
 80090ba:	8983      	ldrh	r3, [r0, #12]
 80090bc:	b29b      	uxth	r3, r3
  if (NewState != DISABLE)
 80090be:	b112      	cbz	r2, 80090c6 <TIM_ITConfig+0xc>
    TIMx->DIER |= TIM_IT;
 80090c0:	4319      	orrs	r1, r3
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80090c2:	8181      	strh	r1, [r0, #12]
}
 80090c4:	4770      	bx	lr
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80090c6:	ea23 0101 	bic.w	r1, r3, r1
 80090ca:	e7fa      	b.n	80090c2 <TIM_ITConfig+0x8>

080090cc <TIM_EncoderInterfaceConfig>:
{
 80090cc:	b570      	push	{r4, r5, r6, lr}
  tmpsmcr = TIMx->SMCR;
 80090ce:	8906      	ldrh	r6, [r0, #8]
  tmpccmr1 = TIMx->CCMR1;
 80090d0:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80090d2:	8c05      	ldrh	r5, [r0, #32]
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
 80090d4:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 80090d8:	f024 0403 	bic.w	r4, r4, #3
  tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
 80090dc:	f025 0522 	bic.w	r5, r5, #34	; 0x22
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 80090e0:	f026 0607 	bic.w	r6, r6, #7
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
 80090e4:	0424      	lsls	r4, r4, #16
  tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
 80090e6:	042d      	lsls	r5, r5, #16
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 80090e8:	0436      	lsls	r6, r6, #16
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
 80090ea:	0c24      	lsrs	r4, r4, #16
  tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
 80090ec:	0c2d      	lsrs	r5, r5, #16
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 80090ee:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 80090f2:	0c36      	lsrs	r6, r6, #16
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 80090f4:	f444 7480 	orr.w	r4, r4, #256	; 0x100
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 80090f8:	4315      	orrs	r5, r2
  tmpsmcr |= TIM_EncoderMode;
 80090fa:	430e      	orrs	r6, r1
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 80090fc:	f044 0401 	orr.w	r4, r4, #1
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8009100:	b2ad      	uxth	r5, r5
  TIMx->SMCR = tmpsmcr;
 8009102:	8106      	strh	r6, [r0, #8]
  TIMx->CCMR1 = tmpccmr1;
 8009104:	8304      	strh	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 8009106:	8405      	strh	r5, [r0, #32]
}
 8009108:	bd70      	pop	{r4, r5, r6, pc}

0800910a <TIM_OC1PreloadConfig>:
  tmpccmr1 = TIMx->CCMR1;
 800910a:	8b03      	ldrh	r3, [r0, #24]
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 800910c:	f023 0308 	bic.w	r3, r3, #8
 8009110:	041b      	lsls	r3, r3, #16
 8009112:	0c1b      	lsrs	r3, r3, #16
  tmpccmr1 |= TIM_OCPreload;
 8009114:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1;
 8009116:	8303      	strh	r3, [r0, #24]
}
 8009118:	4770      	bx	lr

0800911a <TIM_OC2PreloadConfig>:
  tmpccmr1 = TIMx->CCMR1;
 800911a:	8b03      	ldrh	r3, [r0, #24]
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 800911c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009120:	041b      	lsls	r3, r3, #16
 8009122:	0c1b      	lsrs	r3, r3, #16
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8009124:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8009128:	b29b      	uxth	r3, r3
  TIMx->CCMR1 = tmpccmr1;
 800912a:	8303      	strh	r3, [r0, #24]
}
 800912c:	4770      	bx	lr

0800912e <TIM_OC3PreloadConfig>:
  tmpccmr2 = TIMx->CCMR2;
 800912e:	8b83      	ldrh	r3, [r0, #28]
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 8009130:	f023 0308 	bic.w	r3, r3, #8
 8009134:	041b      	lsls	r3, r3, #16
 8009136:	0c1b      	lsrs	r3, r3, #16
  tmpccmr2 |= TIM_OCPreload;
 8009138:	430b      	orrs	r3, r1
  TIMx->CCMR2 = tmpccmr2;
 800913a:	8383      	strh	r3, [r0, #28]
}
 800913c:	4770      	bx	lr

0800913e <TIM_OC4PreloadConfig>:
  tmpccmr2 = TIMx->CCMR2;
 800913e:	8b83      	ldrh	r3, [r0, #28]
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 8009140:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009144:	041b      	lsls	r3, r3, #16
 8009146:	0c1b      	lsrs	r3, r3, #16
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8009148:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800914c:	b29b      	uxth	r3, r3
  TIMx->CCMR2 = tmpccmr2;
 800914e:	8383      	strh	r3, [r0, #28]
}
 8009150:	4770      	bx	lr

08009152 <TIM_SetCounter>:
  TIMx->CNT = Counter;
 8009152:	8481      	strh	r1, [r0, #36]	; 0x24
}
 8009154:	4770      	bx	lr

08009156 <TIM_SetIC1Prescaler>:
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 8009156:	8b03      	ldrh	r3, [r0, #24]
 8009158:	f023 030c 	bic.w	r3, r3, #12
 800915c:	041b      	lsls	r3, r3, #16
 800915e:	0c1b      	lsrs	r3, r3, #16
 8009160:	8303      	strh	r3, [r0, #24]
  TIMx->CCMR1 |= TIM_ICPSC;
 8009162:	8b03      	ldrh	r3, [r0, #24]
 8009164:	b29b      	uxth	r3, r3
 8009166:	430b      	orrs	r3, r1
 8009168:	8303      	strh	r3, [r0, #24]
}
 800916a:	4770      	bx	lr

0800916c <TIM_SetIC2Prescaler>:
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 800916c:	8b03      	ldrh	r3, [r0, #24]
 800916e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009172:	041b      	lsls	r3, r3, #16
 8009174:	0c1b      	lsrs	r3, r3, #16
 8009176:	8303      	strh	r3, [r0, #24]
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8009178:	8b03      	ldrh	r3, [r0, #24]
 800917a:	b29b      	uxth	r3, r3
 800917c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8009180:	b29b      	uxth	r3, r3
 8009182:	8303      	strh	r3, [r0, #24]
}
 8009184:	4770      	bx	lr

08009186 <TIM_SetIC3Prescaler>:
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
 8009186:	8b83      	ldrh	r3, [r0, #28]
 8009188:	f023 030c 	bic.w	r3, r3, #12
 800918c:	041b      	lsls	r3, r3, #16
 800918e:	0c1b      	lsrs	r3, r3, #16
 8009190:	8383      	strh	r3, [r0, #28]
  TIMx->CCMR2 |= TIM_ICPSC;
 8009192:	8b83      	ldrh	r3, [r0, #28]
 8009194:	b29b      	uxth	r3, r3
 8009196:	430b      	orrs	r3, r1
 8009198:	8383      	strh	r3, [r0, #28]
}
 800919a:	4770      	bx	lr

0800919c <TIM_SetIC4Prescaler>:
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
 800919c:	8b83      	ldrh	r3, [r0, #28]
 800919e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80091a2:	041b      	lsls	r3, r3, #16
 80091a4:	0c1b      	lsrs	r3, r3, #16
 80091a6:	8383      	strh	r3, [r0, #28]
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 80091a8:	8b83      	ldrh	r3, [r0, #28]
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80091b0:	b29b      	uxth	r3, r3
 80091b2:	8383      	strh	r3, [r0, #28]
}
 80091b4:	4770      	bx	lr
	...

080091b8 <TIM_ICInit>:
{
 80091b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091ba:	460d      	mov	r5, r1
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80091bc:	880e      	ldrh	r6, [r1, #0]
{
 80091be:	4604      	mov	r4, r0
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80091c0:	8849      	ldrh	r1, [r1, #2]
 80091c2:	88aa      	ldrh	r2, [r5, #4]
 80091c4:	892b      	ldrh	r3, [r5, #8]
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80091c6:	b936      	cbnz	r6, 80091d6 <TIM_ICInit+0x1e>
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80091c8:	f7ff fd9a 	bl	8008d00 <TI1_Config>
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80091cc:	88e9      	ldrh	r1, [r5, #6]
}
 80091ce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80091d2:	f7ff bfc0 	b.w	8009156 <TIM_SetIC1Prescaler>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 80091d6:	2e04      	cmp	r6, #4
 80091d8:	d106      	bne.n	80091e8 <TIM_ICInit+0x30>
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80091da:	f7ff fdc7 	bl	8008d6c <TI2_Config>
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80091de:	88e9      	ldrh	r1, [r5, #6]
}
 80091e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80091e4:	f7ff bfc2 	b.w	800916c <TIM_SetIC2Prescaler>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80091e8:	2e08      	cmp	r6, #8
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 80091ea:	8c00      	ldrh	r0, [r0, #32]
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80091ec:	d138      	bne.n	8009260 <TIM_ICInit+0xa8>
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 80091ee:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 80091f2:	0400      	lsls	r0, r0, #16
 80091f4:	0c00      	lsrs	r0, r0, #16
 80091f6:	8420      	strh	r0, [r4, #32]
  tmpccmr2 = TIMx->CCMR2;
 80091f8:	8ba6      	ldrh	r6, [r4, #28]
  tmpccer = TIMx->CCER;
 80091fa:	8c20      	ldrh	r0, [r4, #32]
  tmpccmr2 = TIMx->CCMR2;
 80091fc:	b2b6      	uxth	r6, r6
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
 80091fe:	f026 06f3 	bic.w	r6, r6, #243	; 0xf3
 8009202:	4316      	orrs	r6, r2
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8009204:	ea46 1603 	orr.w	r6, r6, r3, lsl #4
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8009208:	4b35      	ldr	r3, [pc, #212]	; (80092e0 <TIM_ICInit+0x128>)
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 800920a:	020f      	lsls	r7, r1, #8
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 800920c:	429c      	cmp	r4, r3
  tmpccer = TIMx->CCER;
 800920e:	b280      	uxth	r0, r0
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 8009210:	b2bf      	uxth	r7, r7
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8009212:	b2b6      	uxth	r6, r6
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8009214:	d012      	beq.n	800923c <TIM_ICInit+0x84>
 8009216:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800921a:	429c      	cmp	r4, r3
 800921c:	d00e      	beq.n	800923c <TIM_ICInit+0x84>
 800921e:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8009222:	d00b      	beq.n	800923c <TIM_ICInit+0x84>
 8009224:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 8009228:	429c      	cmp	r4, r3
 800922a:	d007      	beq.n	800923c <TIM_ICInit+0x84>
 800922c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009230:	429c      	cmp	r4, r3
 8009232:	d003      	beq.n	800923c <TIM_ICInit+0x84>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8009234:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009238:	429c      	cmp	r4, r3
 800923a:	d10d      	bne.n	8009258 <TIM_ICInit+0xa0>
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
 800923c:	f420 7300 	bic.w	r3, r0, #512	; 0x200
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 8009240:	ea47 0003 	orr.w	r0, r7, r3
  }
  else
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
 8009244:	f440 7080 	orr.w	r0, r0, #256	; 0x100
  }
  
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009248:	83a6      	strh	r6, [r4, #28]
  TIMx->CCER = tmpccer;
 800924a:	8420      	strh	r0, [r4, #32]
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800924c:	88e9      	ldrh	r1, [r5, #6]
 800924e:	4620      	mov	r0, r4
}
 8009250:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009254:	f7ff bf97 	b.w	8009186 <TIM_SetIC3Prescaler>
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8009258:	f420 6020 	bic.w	r0, r0, #2560	; 0xa00
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
 800925c:	4308      	orrs	r0, r1
 800925e:	e7f1      	b.n	8009244 <TIM_ICInit+0x8c>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

   /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 8009260:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
 8009264:	0400      	lsls	r0, r0, #16
 8009266:	0c00      	lsrs	r0, r0, #16
 8009268:	8420      	strh	r0, [r4, #32]
  tmpccmr2 = TIMx->CCMR2;
 800926a:	8ba6      	ldrh	r6, [r4, #28]
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 800926c:	031b      	lsls	r3, r3, #12
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
 800926e:	f426 7640 	bic.w	r6, r6, #768	; 0x300
 8009272:	0536      	lsls	r6, r6, #20
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8009274:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
 8009278:	0d36      	lsrs	r6, r6, #20
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 800927a:	431e      	orrs	r6, r3
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 800927c:	4b18      	ldr	r3, [pc, #96]	; (80092e0 <TIM_ICInit+0x128>)
  tmpccer = TIMx->CCER;
 800927e:	8c20      	ldrh	r0, [r4, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 8009280:	030f      	lsls	r7, r1, #12
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8009282:	429c      	cmp	r4, r3
  tmpccer = TIMx->CCER;
 8009284:	b280      	uxth	r0, r0
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 8009286:	b2bf      	uxth	r7, r7
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8009288:	b2b6      	uxth	r6, r6
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 800928a:	d012      	beq.n	80092b2 <TIM_ICInit+0xfa>
 800928c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009290:	429c      	cmp	r4, r3
 8009292:	d00e      	beq.n	80092b2 <TIM_ICInit+0xfa>
 8009294:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8009298:	d00b      	beq.n	80092b2 <TIM_ICInit+0xfa>
 800929a:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 800929e:	429c      	cmp	r4, r3
 80092a0:	d007      	beq.n	80092b2 <TIM_ICInit+0xfa>
 80092a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80092a6:	429c      	cmp	r4, r3
 80092a8:	d003      	beq.n	80092b2 <TIM_ICInit+0xfa>
     (TIMx == TIM4) ||(TIMx == TIM5))
 80092aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80092ae:	429c      	cmp	r4, r3
 80092b0:	d10d      	bne.n	80092ce <TIM_ICInit+0x116>
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
 80092b2:	f420 5300 	bic.w	r3, r0, #8192	; 0x2000
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 80092b6:	ea47 0003 	orr.w	r0, r7, r3
 80092ba:	f440 5380 	orr.w	r3, r0, #4096	; 0x1000
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
  }
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80092be:	83a6      	strh	r6, [r4, #28]
  TIMx->CCER = tmpccer;
 80092c0:	8423      	strh	r3, [r4, #32]
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80092c2:	4620      	mov	r0, r4
 80092c4:	88e9      	ldrh	r1, [r5, #6]
}
 80092c6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80092ca:	f7ff bf67 	b.w	800919c <TIM_SetIC4Prescaler>
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 80092ce:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 80092d2:	0440      	lsls	r0, r0, #17
 80092d4:	0c40      	lsrs	r0, r0, #17
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 80092d6:	ea41 0300 	orr.w	r3, r1, r0
 80092da:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80092de:	e7ee      	b.n	80092be <TIM_ICInit+0x106>
 80092e0:	40012c00 	.word	0x40012c00

080092e4 <TIM_ClearFlag>:
  TIMx->SR = (uint16_t)~TIM_FLAG;
 80092e4:	43c9      	mvns	r1, r1
 80092e6:	b289      	uxth	r1, r1
 80092e8:	8201      	strh	r1, [r0, #16]
}
 80092ea:	4770      	bx	lr

080092ec <TIM_GetITStatus>:
  itstatus = TIMx->SR & TIM_IT;
 80092ec:	8a03      	ldrh	r3, [r0, #16]
  itenable = TIMx->DIER & TIM_IT;
 80092ee:	8982      	ldrh	r2, [r0, #12]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80092f0:	ea11 0003 	ands.w	r0, r1, r3
  itenable = TIMx->DIER & TIM_IT;
 80092f4:	b292      	uxth	r2, r2
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80092f6:	d003      	beq.n	8009300 <TIM_GetITStatus+0x14>
 80092f8:	420a      	tst	r2, r1
    bitstatus = SET;
 80092fa:	bf14      	ite	ne
 80092fc:	2001      	movne	r0, #1
 80092fe:	2000      	moveq	r0, #0
}
 8009300:	4770      	bx	lr

08009302 <TIM_ClearITPendingBit>:
 8009302:	43c9      	mvns	r1, r1
 8009304:	b289      	uxth	r1, r1
 8009306:	8201      	strh	r1, [r0, #16]
 8009308:	4770      	bx	lr
	...

0800930c <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800930c:	b530      	push	{r4, r5, lr}
 800930e:	4604      	mov	r4, r0
  }

  usartxbase = (uint32_t)USARTx;

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8009310:	8a03      	ldrh	r3, [r0, #16]
 8009312:	88ca      	ldrh	r2, [r1, #6]
 8009314:	b29b      	uxth	r3, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8009316:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800931a:	4313      	orrs	r3, r2
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800931c:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800931e:	8983      	ldrh	r3, [r0, #12]
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8009320:	888a      	ldrh	r2, [r1, #4]
 8009322:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8009326:	f023 030c 	bic.w	r3, r3, #12
 800932a:	041b      	lsls	r3, r3, #16
 800932c:	0c1b      	lsrs	r3, r3, #16
 800932e:	4313      	orrs	r3, r2
 8009330:	890a      	ldrh	r2, [r1, #8]
{
 8009332:	b087      	sub	sp, #28
 8009334:	4313      	orrs	r3, r2
 8009336:	894a      	ldrh	r2, [r1, #10]
 8009338:	460d      	mov	r5, r1
 800933a:	4313      	orrs	r3, r2
 800933c:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800933e:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8009340:	8a83      	ldrh	r3, [r0, #20]
 8009342:	898a      	ldrh	r2, [r1, #12]
 8009344:	b29b      	uxth	r3, r3
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8009346:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800934a:	4313      	orrs	r3, r2
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800934c:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800934e:	a801      	add	r0, sp, #4
 8009350:	f7ff fc30 	bl	8008bb4 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8009354:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8009358:	4914      	ldr	r1, [pc, #80]	; (80093ac <USART_Init+0xa0>)
 800935a:	428c      	cmp	r4, r1
 800935c:	bf08      	it	eq
 800935e:	4613      	moveq	r3, r2
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8009360:	2219      	movs	r2, #25
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8009362:	89a1      	ldrh	r1, [r4, #12]
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8009364:	4353      	muls	r3, r2
 8009366:	682a      	ldr	r2, [r5, #0]
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8009368:	040d      	lsls	r5, r1, #16
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800936a:	bf4c      	ite	mi
 800936c:	0052      	lslmi	r2, r2, #1
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800936e:	0092      	lslpl	r2, r2, #2
  }
  tmpreg = (integerdivider / 100) << 4;
 8009370:	2164      	movs	r1, #100	; 0x64
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8009372:	fbb3 f3f2 	udiv	r3, r3, r2
  tmpreg = (integerdivider / 100) << 4;
 8009376:	fbb3 f0f1 	udiv	r0, r3, r1
 800937a:	fb01 3310 	mls	r3, r1, r0, r3
 800937e:	0102      	lsls	r2, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8009380:	89a0      	ldrh	r0, [r4, #12]
 8009382:	0400      	lsls	r0, r0, #16
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8009384:	bf4b      	itete	mi
 8009386:	00db      	lslmi	r3, r3, #3
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8009388:	011b      	lslpl	r3, r3, #4
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800938a:	3332      	addmi	r3, #50	; 0x32
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 800938c:	3332      	addpl	r3, #50	; 0x32
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800938e:	bf4b      	itete	mi
 8009390:	fbb3 f3f1 	udivmi	r3, r3, r1
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8009394:	fbb3 f3f1 	udivpl	r3, r3, r1
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8009398:	f003 0307 	andmi.w	r3, r3, #7
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 800939c:	f003 030f 	andpl.w	r3, r3, #15
 80093a0:	4313      	orrs	r3, r2
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 80093a2:	b29b      	uxth	r3, r3
 80093a4:	8123      	strh	r3, [r4, #8]
}
 80093a6:	b007      	add	sp, #28
 80093a8:	bd30      	pop	{r4, r5, pc}
 80093aa:	bf00      	nop
 80093ac:	40013800 	.word	0x40013800

080093b0 <USART_ClockInit>:
  *         USART peripheral.  
  * @note The Smart Card and Synchronous modes are not available for UART4 and UART5.
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 80093b0:	b510      	push	{r4, lr}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80093b2:	884c      	ldrh	r4, [r1, #2]
 80093b4:	880b      	ldrh	r3, [r1, #0]
  tmpreg = USARTx->CR2;
 80093b6:	8a02      	ldrh	r2, [r0, #16]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80093b8:	4323      	orrs	r3, r4
 80093ba:	888c      	ldrh	r4, [r1, #4]
 80093bc:	88c9      	ldrh	r1, [r1, #6]
  tmpreg = USARTx->CR2;
 80093be:	b292      	uxth	r2, r2
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80093c0:	4323      	orrs	r3, r4
 80093c2:	430b      	orrs	r3, r1
 80093c4:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 80093c8:	4313      	orrs	r3, r2
 80093ca:	b29b      	uxth	r3, r3
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80093cc:	8203      	strh	r3, [r0, #16]
}
 80093ce:	bd10      	pop	{r4, pc}

080093d0 <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80093d0:	8983      	ldrh	r3, [r0, #12]
  if (NewState != DISABLE)
 80093d2:	b121      	cbz	r1, 80093de <USART_Cmd+0xe>
    USARTx->CR1 |= CR1_UE_Set;
 80093d4:	b29b      	uxth	r3, r3
 80093d6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 80093da:	8183      	strh	r3, [r0, #12]
  }
}
 80093dc:	4770      	bx	lr
    USARTx->CR1 &= CR1_UE_Reset;
 80093de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80093e2:	041b      	lsls	r3, r3, #16
 80093e4:	0c1b      	lsrs	r3, r3, #16
 80093e6:	e7f8      	b.n	80093da <USART_Cmd+0xa>

080093e8 <USART_ITConfig>:
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 80093e8:	2301      	movs	r3, #1
{
 80093ea:	b510      	push	{r4, lr}
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80093ec:	f3c1 1442 	ubfx	r4, r1, #5, #3
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80093f0:	2c01      	cmp	r4, #1
  itpos = USART_IT & IT_Mask;
 80093f2:	f001 011f 	and.w	r1, r1, #31
  itmask = (((uint32_t)0x01) << itpos);
 80093f6:	fa03 f301 	lsl.w	r3, r3, r1
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80093fa:	d105      	bne.n	8009408 <USART_ITConfig+0x20>
  {
    usartxbase += 0x0C;
 80093fc:	300c      	adds	r0, #12
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 80093fe:	b142      	cbz	r2, 8009412 <USART_ITConfig+0x2a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8009400:	6802      	ldr	r2, [r0, #0]
 8009402:	4313      	orrs	r3, r2
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8009404:	6003      	str	r3, [r0, #0]
  }
}
 8009406:	bd10      	pop	{r4, pc}
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8009408:	2c02      	cmp	r4, #2
    usartxbase += 0x10;
 800940a:	bf0c      	ite	eq
 800940c:	3010      	addeq	r0, #16
    usartxbase += 0x14; 
 800940e:	3014      	addne	r0, #20
 8009410:	e7f5      	b.n	80093fe <USART_ITConfig+0x16>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8009412:	6802      	ldr	r2, [r0, #0]
 8009414:	ea22 0303 	bic.w	r3, r2, r3
 8009418:	e7f4      	b.n	8009404 <USART_ITConfig+0x1c>

0800941a <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 800941a:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800941e:	8081      	strh	r1, [r0, #4]
}
 8009420:	4770      	bx	lr

08009422 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8009422:	8880      	ldrh	r0, [r0, #4]
}
 8009424:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8009428:	4770      	bx	lr

0800942a <USART_GetFlagStatus>:
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 800942a:	8803      	ldrh	r3, [r0, #0]
 800942c:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800942e:	bf14      	ite	ne
 8009430:	2001      	movne	r0, #1
 8009432:	2000      	moveq	r0, #0
 8009434:	4770      	bx	lr

08009436 <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8009436:	4603      	mov	r3, r0
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
 8009438:	2001      	movs	r0, #1
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800943a:	f3c1 1242 	ubfx	r2, r1, #5, #3
{
 800943e:	b510      	push	{r4, lr}
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8009440:	2a01      	cmp	r2, #1
  itmask = USART_IT & IT_Mask;
 8009442:	f001 041f 	and.w	r4, r1, #31
  itmask = (uint32_t)0x01 << itmask;
 8009446:	fa00 f004 	lsl.w	r0, r0, r4
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800944a:	d10d      	bne.n	8009468 <USART_GetITStatus+0x32>
  {
    itmask &= USARTx->CR1;
 800944c:	899a      	ldrh	r2, [r3, #12]
  {
    itmask &= USARTx->CR2;
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800944e:	b292      	uxth	r2, r2
 8009450:	4010      	ands	r0, r2
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8009452:	881a      	ldrh	r2, [r3, #0]
 8009454:	b292      	uxth	r2, r2
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8009456:	b130      	cbz	r0, 8009466 <USART_GetITStatus+0x30>
  bitpos = (uint32_t)0x01 << bitpos;
 8009458:	2301      	movs	r3, #1
  bitpos = USART_IT >> 0x08;
 800945a:	0a09      	lsrs	r1, r1, #8
  bitpos = (uint32_t)0x01 << bitpos;
 800945c:	408b      	lsls	r3, r1
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 800945e:	421a      	tst	r2, r3
  {
    bitstatus = SET;
 8009460:	bf14      	ite	ne
 8009462:	2001      	movne	r0, #1
 8009464:	2000      	moveq	r0, #0
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 8009466:	bd10      	pop	{r4, pc}
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8009468:	2a02      	cmp	r2, #2
    itmask &= USARTx->CR2;
 800946a:	bf0c      	ite	eq
 800946c:	8a1a      	ldrheq	r2, [r3, #16]
    itmask &= USARTx->CR3;
 800946e:	8a9a      	ldrhne	r2, [r3, #20]
 8009470:	e7ed      	b.n	800944e <USART_GetITStatus+0x18>
	...

08009474 <lpf2pSetCutoffFreq>:

/**
 * 
 */
void lpf2pSetCutoffFreq(lpf2pData* lpfData, float sample_freq, float cutoff_freq)
{
 8009474:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009478:	4604      	mov	r4, r0
 800947a:	4608      	mov	r0, r1
	float fr = sample_freq/cutoff_freq;
 800947c:	4611      	mov	r1, r2
 800947e:	f7f7 fda5 	bl	8000fcc <__aeabi_fdiv>
 8009482:	4601      	mov	r1, r0
	float ohm = tanf(M_PI_F/fr);
 8009484:	481f      	ldr	r0, [pc, #124]	; (8009504 <lpf2pSetCutoffFreq+0x90>)
 8009486:	f7f7 fda1 	bl	8000fcc <__aeabi_fdiv>
 800948a:	f001 f9a7 	bl	800a7dc <tanf>
	float c = 1.0f+2.0f*cosf(M_PI_F/4.0f)*ohm+ohm*ohm;
 800948e:	491e      	ldr	r1, [pc, #120]	; (8009508 <lpf2pSetCutoffFreq+0x94>)
	float ohm = tanf(M_PI_F/fr);
 8009490:	4605      	mov	r5, r0
	float c = 1.0f+2.0f*cosf(M_PI_F/4.0f)*ohm+ohm*ohm;
 8009492:	f7f7 fce7 	bl	8000e64 <__aeabi_fmul>
 8009496:	4629      	mov	r1, r5
 8009498:	4680      	mov	r8, r0
 800949a:	4628      	mov	r0, r5
 800949c:	f7f7 fce2 	bl	8000e64 <__aeabi_fmul>
 80094a0:	4605      	mov	r5, r0
 80094a2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80094a6:	4640      	mov	r0, r8
 80094a8:	f7f7 fbd4 	bl	8000c54 <__addsf3>
 80094ac:	4629      	mov	r1, r5
 80094ae:	f7f7 fbd1 	bl	8000c54 <__addsf3>
 80094b2:	4606      	mov	r6, r0
	lpfData->b0 = ohm*ohm/c;
 80094b4:	4601      	mov	r1, r0
 80094b6:	4628      	mov	r0, r5
 80094b8:	f7f7 fd88 	bl	8000fcc <__aeabi_fdiv>
	lpfData->b1 = 2.0f*lpfData->b0;
 80094bc:	4601      	mov	r1, r0
	lpfData->b0 = ohm*ohm/c;
 80094be:	60a0      	str	r0, [r4, #8]
 80094c0:	4607      	mov	r7, r0
	lpfData->b1 = 2.0f*lpfData->b0;
 80094c2:	f7f7 fbc7 	bl	8000c54 <__addsf3>
	lpfData->b2 = lpfData->b0;
	lpfData->a1 = 2.0f*(ohm*ohm-1.0f)/c;
 80094c6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
	lpfData->b1 = 2.0f*lpfData->b0;
 80094ca:	60e0      	str	r0, [r4, #12]
	lpfData->b2 = lpfData->b0;
 80094cc:	6127      	str	r7, [r4, #16]
	lpfData->a1 = 2.0f*(ohm*ohm-1.0f)/c;
 80094ce:	4628      	mov	r0, r5
 80094d0:	f7f7 fbbe 	bl	8000c50 <__aeabi_fsub>
 80094d4:	4601      	mov	r1, r0
 80094d6:	f7f7 fbbd 	bl	8000c54 <__addsf3>
 80094da:	4631      	mov	r1, r6
 80094dc:	f7f7 fd76 	bl	8000fcc <__aeabi_fdiv>
	lpfData->a2 = (1.0f-2.0f*cosf(M_PI_F/4.0f)*ohm+ohm*ohm)/c;
 80094e0:	4641      	mov	r1, r8
	lpfData->a1 = 2.0f*(ohm*ohm-1.0f)/c;
 80094e2:	6020      	str	r0, [r4, #0]
	lpfData->a2 = (1.0f-2.0f*cosf(M_PI_F/4.0f)*ohm+ohm*ohm)/c;
 80094e4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80094e8:	f7f7 fbb2 	bl	8000c50 <__aeabi_fsub>
 80094ec:	4629      	mov	r1, r5
 80094ee:	f7f7 fbb1 	bl	8000c54 <__addsf3>
 80094f2:	4631      	mov	r1, r6
 80094f4:	f7f7 fd6a 	bl	8000fcc <__aeabi_fdiv>
	lpfData->delay_element_1 = 0.0f;
 80094f8:	2300      	movs	r3, #0
	lpfData->a2 = (1.0f-2.0f*cosf(M_PI_F/4.0f)*ohm+ohm*ohm)/c;
 80094fa:	6060      	str	r0, [r4, #4]
	lpfData->delay_element_1 = 0.0f;
 80094fc:	6163      	str	r3, [r4, #20]
	lpfData->delay_element_2 = 0.0f;
 80094fe:	61a3      	str	r3, [r4, #24]
}
 8009500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009504:	40490fdb 	.word	0x40490fdb
 8009508:	3fb504f3 	.word	0x3fb504f3

0800950c <lpf2pInit>:
{
 800950c:	b570      	push	{r4, r5, r6, lr}
 800950e:	460e      	mov	r6, r1
 8009510:	4615      	mov	r5, r2
	if (lpfData == NULL || cutoff_freq <= 0.0f) 
 8009512:	4604      	mov	r4, r0
 8009514:	b158      	cbz	r0, 800952e <lpf2pInit+0x22>
 8009516:	2100      	movs	r1, #0
 8009518:	4610      	mov	r0, r2
 800951a:	f7f7 fe4b 	bl	80011b4 <__aeabi_fcmple>
 800951e:	b930      	cbnz	r0, 800952e <lpf2pInit+0x22>
	lpf2pSetCutoffFreq(lpfData, sample_freq, cutoff_freq);
 8009520:	462a      	mov	r2, r5
 8009522:	4631      	mov	r1, r6
 8009524:	4620      	mov	r0, r4
}
 8009526:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	lpf2pSetCutoffFreq(lpfData, sample_freq, cutoff_freq);
 800952a:	f7ff bfa3 	b.w	8009474 <lpf2pSetCutoffFreq>
}
 800952e:	bd70      	pop	{r4, r5, r6, pc}

08009530 <nrf_interruptCallback>:
};

/*nrf*/
static void nrf_interruptCallback(void)
{
	portBASE_TYPE  xHigherPriorityTaskWoken = pdFALSE;
 8009530:	2300      	movs	r3, #0
{
 8009532:	b507      	push	{r0, r1, r2, lr}
	portBASE_TYPE  xHigherPriorityTaskWoken = pdFALSE;
 8009534:	9301      	str	r3, [sp, #4]
	xSemaphoreGiveFromISR(nrfIT, &xHigherPriorityTaskWoken);
 8009536:	4b04      	ldr	r3, [pc, #16]	; (8009548 <nrf_interruptCallback+0x18>)
 8009538:	a901      	add	r1, sp, #4
 800953a:	6818      	ldr	r0, [r3, #0]
 800953c:	f7fd fb06 	bl	8006b4c <xQueueGiveFromISR>
}
 8009540:	b003      	add	sp, #12
 8009542:	f85d fb04 	ldr.w	pc, [sp], #4
 8009546:	bf00      	nop
 8009548:	200045bc 	.word	0x200045bc

0800954c <radiolinkInit>:
}


/**/
void radiolinkInit(void)
{
 800954c:	b508      	push	{r3, lr}
	LoadConfigData();
 800954e:	f7f8 f965 	bl	800181c <LoadConfigData>
	if(nrf_check() == SUCCESS)
 8009552:	f7f9 fec7 	bl	80032e4 <nrf_check>
 8009556:	2801      	cmp	r0, #1
 8009558:	d119      	bne.n	800958e <radiolinkInit+0x42>
		NRF_Init(PRX_MODE);
 800955a:	f7f9 fe7b 	bl	8003254 <NRF_Init>
		nrf_setIterruptCallback(nrf_interruptCallback);
 800955e:	480e      	ldr	r0, [pc, #56]	; (8009598 <radiolinkInit+0x4c>)
 8009560:	f7f9 ff2e 	bl	80033c0 <nrf_setIterruptCallback>
	radioInit();
	
	radioTxQueue = xQueueCreate(RADIOLINK_TX_QUEUE_SIZE, sizeof(radioMsg_t));
 8009564:	2200      	movs	r2, #0
 8009566:	2126      	movs	r1, #38	; 0x26
 8009568:	2003      	movs	r0, #3
 800956a:	f7fd f991 	bl	8006890 <xQueueGenericCreate>
 800956e:	4b0b      	ldr	r3, [pc, #44]	; (800959c <radiolinkInit+0x50>)
 8009570:	6018      	str	r0, [r3, #0]
	ASSERT(radioTxQueue);
 8009572:	b920      	cbnz	r0, 800957e <radiolinkInit+0x32>
 8009574:	2262      	movs	r2, #98	; 0x62
 8009576:	490a      	ldr	r1, [pc, #40]	; (80095a0 <radiolinkInit+0x54>)
 8009578:	480a      	ldr	r0, [pc, #40]	; (80095a4 <radiolinkInit+0x58>)
 800957a:	f000 fe3d 	bl	800a1f8 <assertFail>
	
//	radioRxQueue = xQueueCreate(RADIOLINK_RX_QUEUE_SIZE, sizeof(radioMsg_t));
//	ASSERT(radioRxQueue);
	
	nrfIT = xSemaphoreCreateBinary();
 800957e:	2203      	movs	r2, #3
 8009580:	2100      	movs	r1, #0
 8009582:	2001      	movs	r0, #1
 8009584:	f7fd f984 	bl	8006890 <xQueueGenericCreate>
 8009588:	4b07      	ldr	r3, [pc, #28]	; (80095a8 <radiolinkInit+0x5c>)
 800958a:	6018      	str	r0, [r3, #0]
}
 800958c:	bd08      	pop	{r3, pc}
		printf("Radio check fail!/n");
 800958e:	4807      	ldr	r0, [pc, #28]	; (80095ac <radiolinkInit+0x60>)
 8009590:	f002 fe46 	bl	800c220 <iprintf>
		while(1);
 8009594:	e7fe      	b.n	8009594 <radiolinkInit+0x48>
 8009596:	bf00      	nop
 8009598:	08009531 	.word	0x08009531
 800959c:	200045c4 	.word	0x200045c4
 80095a0:	0803beec 	.word	0x0803beec
 80095a4:	0803bf02 	.word	0x0803bf02
 80095a8:	200045bc 	.word	0x200045bc
 80095ac:	0803bed8 	.word	0x0803bed8

080095b0 <ParseRadioMsg>:
extern servoPWM_t servoPWM;


// 
void ParseRadioMsg(radioMsg_t *msg)
{
 80095b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095b2:	4606      	mov	r6, r0
	int16_t pwm1 = 0, pwm2 = 0;
	static float duty[8] = {0.5, 0.5, 0.5, 0.5, 0.5, 0.5, 0.5, 0.5};
	uint16_t keys = 0;
	
	// PWM, data[4], 
	pwm1 = -(msg->data[4] - 0x7F) * 8;
 80095b4:	7a03      	ldrb	r3, [r0, #8]
	pwm2 = pwm1;
	
	// data[3], 
	pwm1 += (msg->data[3] - 0x7F) * 5;
 80095b6:	79c2      	ldrb	r2, [r0, #7]
	pwm1 = -(msg->data[4] - 0x7F) * 8;
 80095b8:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
	pwm1 += (msg->data[3] - 0x7F) * 5;
 80095bc:	3a7f      	subs	r2, #127	; 0x7f
	pwm1 = -(msg->data[4] - 0x7F) * 8;
 80095be:	00db      	lsls	r3, r3, #3
	pwm1 += (msg->data[3] - 0x7F) * 5;
 80095c0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80095c4:	b292      	uxth	r2, r2
	pwm2 -= (msg->data[3] - 0x7F) * 5;
	
	//ObstacleAvoidance(&pwm1, &pwm2);
	
	motorStatus.motor1_pwm = pwm1;
 80095c6:	49a6      	ldr	r1, [pc, #664]	; (8009860 <ParseRadioMsg+0x2b0>)
	pwm1 = -(msg->data[4] - 0x7F) * 8;
 80095c8:	b29b      	uxth	r3, r3
	pwm1 += (msg->data[3] - 0x7F) * 5;
 80095ca:	1898      	adds	r0, r3, r2
	motorStatus.motor1_pwm = pwm1;
 80095cc:	8008      	strh	r0, [r1, #0]
	motorStatus.motor2_pwm = pwm2;
	
	// 1, data[1], 
	duty[0] = -(float)(msg->data[1] - 0x7F) / 0x7F;
 80095ce:	7970      	ldrb	r0, [r6, #5]
	pwm2 -= (msg->data[3] - 0x7F) * 5;
 80095d0:	1a9b      	subs	r3, r3, r2
	motorStatus.motor2_pwm = pwm2;
 80095d2:	804b      	strh	r3, [r1, #2]
	duty[0] = -(float)(msg->data[1] - 0x7F) / 0x7F;
 80095d4:	387f      	subs	r0, #127	; 0x7f
 80095d6:	f7f7 fbf1 	bl	8000dbc <__aeabi_i2f>
 80095da:	49a2      	ldr	r1, [pc, #648]	; (8009864 <ParseRadioMsg+0x2b4>)
 80095dc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80095e0:	f7f7 fcf4 	bl	8000fcc <__aeabi_fdiv>
	// 6, 0.5
	duty[0] = duty[0] / 7 + 0.5;
 80095e4:	49a0      	ldr	r1, [pc, #640]	; (8009868 <ParseRadioMsg+0x2b8>)
 80095e6:	f7f7 fcf1 	bl	8000fcc <__aeabi_fdiv>
 80095ea:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80095ee:	f7f7 fb31 	bl	8000c54 <__addsf3>
 80095f2:	4c9e      	ldr	r4, [pc, #632]	; (800986c <ParseRadioMsg+0x2bc>)
	// 1
	PWM(&duty[0]);
	servoPWM.servo1 = Duty_to_PWM(duty[0]);
 80095f4:	4d9e      	ldr	r5, [pc, #632]	; (8009870 <ParseRadioMsg+0x2c0>)
	duty[0] = duty[0] / 7 + 0.5;
 80095f6:	6020      	str	r0, [r4, #0]
	PWM(&duty[0]);
 80095f8:	4620      	mov	r0, r4
 80095fa:	f7fa f93f 	bl	800387c <PWM>
	servoPWM.servo1 = Duty_to_PWM(duty[0]);
 80095fe:	6820      	ldr	r0, [r4, #0]
 8009600:	f7fa f908 	bl	8003814 <Duty_to_PWM>
 8009604:	f8b6 3009 	ldrh.w	r3, [r6, #9]
 8009608:	8028      	strh	r0, [r5, #0]
	
	// , , data[5]data[6]
	// data67, 16, 16,
	// 161, L2, L1, LU, LL, LD, LR, SE, ST, RL, RD, RR, RU, R1, R2, R-KEY, L-KEY
	// R-KEYL-KEY
	keys = (msg->data[5] << 8) | msg->data[6];
 800960a:	ba5b      	rev16	r3, r3
 800960c:	b29e      	uxth	r6, r3
 800960e:	b21f      	sxth	r7, r3
	
	// 2, L1R1,
	if((keys & (1 << 14)) && (!(keys & (1 << 3))))				// L1R1
 8009610:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8009614:	f023 0337 	bic.w	r3, r3, #55	; 0x37
 8009618:	045b      	lsls	r3, r3, #17
 800961a:	0c5b      	lsrs	r3, r3, #17
 800961c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009620:	f040 80ac 	bne.w	800977c <ParseRadioMsg+0x1cc>
	{
		duty[1] -= 0.005;
 8009624:	6860      	ldr	r0, [r4, #4]
 8009626:	f7f6 ff6f 	bl	8000508 <__aeabi_f2d>
 800962a:	a387      	add	r3, pc, #540	; (adr r3, 8009848 <ParseRadioMsg+0x298>)
 800962c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009630:	f7f6 fe0a 	bl	8000248 <__aeabi_dsub>
		PWM(&duty[1]);
		servoPWM.servo2 = Duty_to_PWM(duty[1]);
	}
	else if((!(keys & (1 << 14))) && (keys & (1 << 3)))		// L1R1
	{
		duty[1] += 0.005;
 8009634:	f7f7 fab8 	bl	8000ba8 <__aeabi_d2f>
 8009638:	4603      	mov	r3, r0
 800963a:	4620      	mov	r0, r4
 800963c:	f840 3f04 	str.w	r3, [r0, #4]!
		PWM(&duty[1]);
 8009640:	f7fa f91c 	bl	800387c <PWM>
		servoPWM.servo2 = Duty_to_PWM(duty[1]);
 8009644:	6860      	ldr	r0, [r4, #4]
 8009646:	f7fa f8e5 	bl	8003814 <Duty_to_PWM>
 800964a:	8068      	strh	r0, [r5, #2]
	}
	
	// 3, L2R2,
	if((keys & (1 << 15)) && (!(keys & (1 << 2))))				// L2R2
 800964c:	2f00      	cmp	r7, #0
 800964e:	f006 0304 	and.w	r3, r6, #4
 8009652:	f280 809f 	bge.w	8009794 <ParseRadioMsg+0x1e4>
 8009656:	b9e3      	cbnz	r3, 8009692 <ParseRadioMsg+0xe2>
	{
		duty[2] -= 0.005;
 8009658:	68a0      	ldr	r0, [r4, #8]
 800965a:	f7f6 ff55 	bl	8000508 <__aeabi_f2d>
 800965e:	a37a      	add	r3, pc, #488	; (adr r3, 8009848 <ParseRadioMsg+0x298>)
 8009660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009664:	f7f6 fdf0 	bl	8000248 <__aeabi_dsub>
 8009668:	f7f7 fa9e 	bl	8000ba8 <__aeabi_d2f>
 800966c:	60a0      	str	r0, [r4, #8]
		PWM(&duty[2]);
 800966e:	4881      	ldr	r0, [pc, #516]	; (8009874 <ParseRadioMsg+0x2c4>)
 8009670:	f7fa f904 	bl	800387c <PWM>
		if(duty[2] < 0.1)		// 
 8009674:	68a0      	ldr	r0, [r4, #8]
 8009676:	f7f6 ff47 	bl	8000508 <__aeabi_f2d>
 800967a:	a375      	add	r3, pc, #468	; (adr r3, 8009850 <ParseRadioMsg+0x2a0>)
 800967c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009680:	f7f7 fa0c 	bl	8000a9c <__aeabi_dcmplt>
 8009684:	b108      	cbz	r0, 800968a <ParseRadioMsg+0xda>
		{
			duty[2] = 0.1;
 8009686:	4b7c      	ldr	r3, [pc, #496]	; (8009878 <ParseRadioMsg+0x2c8>)
	{
		duty[2] += 0.005;
		PWM(&duty[2]);
		if(duty[2] > 0.9)		// 
		{
			duty[2] = 0.9;
 8009688:	60a3      	str	r3, [r4, #8]
		}
		servoPWM.servo3 = Duty_to_PWM(duty[2]);
 800968a:	68a0      	ldr	r0, [r4, #8]
 800968c:	f7fa f8c2 	bl	8003814 <Duty_to_PWM>
 8009690:	80a8      	strh	r0, [r5, #4]
	}
	
	// 4, LLLR,
	if((keys & (1 << 12)) && (!(keys & (1 << 10))))				// LLLR
 8009692:	f406 53a0 	and.w	r3, r6, #5120	; 0x1400
 8009696:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800969a:	f040 8099 	bne.w	80097d0 <ParseRadioMsg+0x220>
	{
		duty[3] -= 0.005;
 800969e:	68e0      	ldr	r0, [r4, #12]
 80096a0:	f7f6 ff32 	bl	8000508 <__aeabi_f2d>
 80096a4:	a368      	add	r3, pc, #416	; (adr r3, 8009848 <ParseRadioMsg+0x298>)
 80096a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096aa:	f7f6 fdcd 	bl	8000248 <__aeabi_dsub>
		PWM(&duty[3]);
		servoPWM.servo4 = Duty_to_PWM(duty[3]);
	}
	else if((!(keys & (1 << 12))) && (keys & (1 << 10)))		// LLLR
	{
		duty[3] += 0.005;
 80096ae:	f7f7 fa7b 	bl	8000ba8 <__aeabi_d2f>
 80096b2:	60e0      	str	r0, [r4, #12]
		PWM(&duty[3]);
 80096b4:	4871      	ldr	r0, [pc, #452]	; (800987c <ParseRadioMsg+0x2cc>)
 80096b6:	f7fa f8e1 	bl	800387c <PWM>
		servoPWM.servo4 = Duty_to_PWM(duty[3]);
 80096ba:	68e0      	ldr	r0, [r4, #12]
 80096bc:	f7fa f8aa 	bl	8003814 <Duty_to_PWM>
 80096c0:	80e8      	strh	r0, [r5, #6]
	}
	
	// 5, LULD,
	if((keys & (1 << 13)) && (!(keys & (1 << 11))))				// LULD
 80096c2:	f406 5320 	and.w	r3, r6, #10240	; 0x2800
 80096c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80096ca:	f040 808e 	bne.w	80097ea <ParseRadioMsg+0x23a>
	{
		duty[4] -= 0.005;
 80096ce:	6920      	ldr	r0, [r4, #16]
 80096d0:	f7f6 ff1a 	bl	8000508 <__aeabi_f2d>
 80096d4:	a35c      	add	r3, pc, #368	; (adr r3, 8009848 <ParseRadioMsg+0x298>)
 80096d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096da:	f7f6 fdb5 	bl	8000248 <__aeabi_dsub>
		PWM(&duty[4]);
		servoPWM.servo5 = Duty_to_PWM(duty[4]);
	}
	else if((!(keys & (1 << 13))) && (keys & (1 << 11)))		// LULD
	{
		duty[4] += 0.005;
 80096de:	f7f7 fa63 	bl	8000ba8 <__aeabi_d2f>
 80096e2:	6120      	str	r0, [r4, #16]
		PWM(&duty[4]);
 80096e4:	4866      	ldr	r0, [pc, #408]	; (8009880 <ParseRadioMsg+0x2d0>)
 80096e6:	f7fa f8c9 	bl	800387c <PWM>
		servoPWM.servo5 = Duty_to_PWM(duty[4]);
 80096ea:	6920      	ldr	r0, [r4, #16]
 80096ec:	f7fa f892 	bl	8003814 <Duty_to_PWM>
 80096f0:	8128      	strh	r0, [r5, #8]
	}
	
	// 6, RLRR,
	if((keys & (1 << 7)) && (!(keys & (1 << 5))))				// RLRR
 80096f2:	f006 03a0 	and.w	r3, r6, #160	; 0xa0
 80096f6:	2b80      	cmp	r3, #128	; 0x80
 80096f8:	f040 8083 	bne.w	8009802 <ParseRadioMsg+0x252>
	{
		duty[5] -= 0.005;
 80096fc:	6960      	ldr	r0, [r4, #20]
 80096fe:	f7f6 ff03 	bl	8000508 <__aeabi_f2d>
 8009702:	a351      	add	r3, pc, #324	; (adr r3, 8009848 <ParseRadioMsg+0x298>)
 8009704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009708:	f7f6 fd9e 	bl	8000248 <__aeabi_dsub>
		PWM(&duty[5]);
		servoPWM.servo6 = Duty_to_PWM(duty[5]);
	}
	else if((!(keys & (1 << 7))) && (keys & (1 << 5)))		// RLRR
	{
		duty[5] += 0.005;
 800970c:	f7f7 fa4c 	bl	8000ba8 <__aeabi_d2f>
 8009710:	6160      	str	r0, [r4, #20]
		PWM(&duty[5]);
 8009712:	485c      	ldr	r0, [pc, #368]	; (8009884 <ParseRadioMsg+0x2d4>)
 8009714:	f7fa f8b2 	bl	800387c <PWM>
		servoPWM.servo6 = Duty_to_PWM(duty[5]);
 8009718:	6960      	ldr	r0, [r4, #20]
 800971a:	f7fa f87b 	bl	8003814 <Duty_to_PWM>
 800971e:	8168      	strh	r0, [r5, #10]
	}
	
	// 7, RURD,
	if((keys & (1 << 4)) && (!(keys & (1 << 6))))				// RURD
 8009720:	f006 0350 	and.w	r3, r6, #80	; 0x50
 8009724:	2b10      	cmp	r3, #16
 8009726:	d177      	bne.n	8009818 <ParseRadioMsg+0x268>
	{
		duty[6] -= 0.005;
 8009728:	69a0      	ldr	r0, [r4, #24]
 800972a:	f7f6 feed 	bl	8000508 <__aeabi_f2d>
 800972e:	a346      	add	r3, pc, #280	; (adr r3, 8009848 <ParseRadioMsg+0x298>)
 8009730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009734:	f7f6 fd88 	bl	8000248 <__aeabi_dsub>
		PWM(&duty[6]);
		servoPWM.servo7 = Duty_to_PWM(duty[6]);
	}
	else if((!(keys & (1 << 4))) && (keys & (1 << 6)))		// RURD
	{
		duty[6] += 0.005;
 8009738:	f7f7 fa36 	bl	8000ba8 <__aeabi_d2f>
 800973c:	61a0      	str	r0, [r4, #24]
		PWM(&duty[6]);
 800973e:	4852      	ldr	r0, [pc, #328]	; (8009888 <ParseRadioMsg+0x2d8>)
 8009740:	f7fa f89c 	bl	800387c <PWM>
		servoPWM.servo7 = Duty_to_PWM(duty[6]);
 8009744:	69a0      	ldr	r0, [r4, #24]
 8009746:	f7fa f865 	bl	8003814 <Duty_to_PWM>
 800974a:	81a8      	strh	r0, [r5, #12]
	}
	
	// 8, SEST,
	if((keys & (1 << 9)) && (!(keys & (1 << 8))))					// SEST
 800974c:	f406 7640 	and.w	r6, r6, #768	; 0x300
 8009750:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8009754:	d16b      	bne.n	800982e <ParseRadioMsg+0x27e>
	{
		duty[7] -= 0.005;
 8009756:	69e0      	ldr	r0, [r4, #28]
 8009758:	f7f6 fed6 	bl	8000508 <__aeabi_f2d>
 800975c:	a33a      	add	r3, pc, #232	; (adr r3, 8009848 <ParseRadioMsg+0x298>)
 800975e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009762:	f7f6 fd71 	bl	8000248 <__aeabi_dsub>
		PWM(&duty[7]);
		servoPWM.servo8 = Duty_to_PWM(duty[7]);
	}
	else if((!(keys & (1 << 9))) && (keys & (1 << 8)))		// SEST
	{
		duty[7] += 0.005;
 8009766:	f7f7 fa1f 	bl	8000ba8 <__aeabi_d2f>
 800976a:	61e0      	str	r0, [r4, #28]
		PWM(&duty[7]);
 800976c:	4847      	ldr	r0, [pc, #284]	; (800988c <ParseRadioMsg+0x2dc>)
 800976e:	f7fa f885 	bl	800387c <PWM>
		servoPWM.servo8 = Duty_to_PWM(duty[7]);
 8009772:	69e0      	ldr	r0, [r4, #28]
 8009774:	f7fa f84e 	bl	8003814 <Duty_to_PWM>
 8009778:	81e8      	strh	r0, [r5, #14]
	}
	
}
 800977a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	else if((!(keys & (1 << 14))) && (keys & (1 << 3)))		// L1R1
 800977c:	2b08      	cmp	r3, #8
 800977e:	f47f af65 	bne.w	800964c <ParseRadioMsg+0x9c>
		duty[1] += 0.005;
 8009782:	6860      	ldr	r0, [r4, #4]
 8009784:	f7f6 fec0 	bl	8000508 <__aeabi_f2d>
 8009788:	a32f      	add	r3, pc, #188	; (adr r3, 8009848 <ParseRadioMsg+0x298>)
 800978a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800978e:	f7f6 fd5d 	bl	800024c <__adddf3>
 8009792:	e74f      	b.n	8009634 <ParseRadioMsg+0x84>
	else if((!(keys & (1 << 15))) && (keys & (1 << 2)))		// L2R2
 8009794:	2b00      	cmp	r3, #0
 8009796:	f43f af7c 	beq.w	8009692 <ParseRadioMsg+0xe2>
		duty[2] += 0.005;
 800979a:	68a0      	ldr	r0, [r4, #8]
 800979c:	f7f6 feb4 	bl	8000508 <__aeabi_f2d>
 80097a0:	a329      	add	r3, pc, #164	; (adr r3, 8009848 <ParseRadioMsg+0x298>)
 80097a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097a6:	f7f6 fd51 	bl	800024c <__adddf3>
 80097aa:	f7f7 f9fd 	bl	8000ba8 <__aeabi_d2f>
 80097ae:	60a0      	str	r0, [r4, #8]
		PWM(&duty[2]);
 80097b0:	4830      	ldr	r0, [pc, #192]	; (8009874 <ParseRadioMsg+0x2c4>)
 80097b2:	f7fa f863 	bl	800387c <PWM>
		if(duty[2] > 0.9)		// 
 80097b6:	68a0      	ldr	r0, [r4, #8]
 80097b8:	f7f6 fea6 	bl	8000508 <__aeabi_f2d>
 80097bc:	a326      	add	r3, pc, #152	; (adr r3, 8009858 <ParseRadioMsg+0x2a8>)
 80097be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097c2:	f7f7 f989 	bl	8000ad8 <__aeabi_dcmpgt>
 80097c6:	2800      	cmp	r0, #0
 80097c8:	f43f af5f 	beq.w	800968a <ParseRadioMsg+0xda>
			duty[2] = 0.9;
 80097cc:	4b30      	ldr	r3, [pc, #192]	; (8009890 <ParseRadioMsg+0x2e0>)
 80097ce:	e75b      	b.n	8009688 <ParseRadioMsg+0xd8>
	else if((!(keys & (1 << 12))) && (keys & (1 << 10)))		// LLLR
 80097d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80097d4:	f47f af75 	bne.w	80096c2 <ParseRadioMsg+0x112>
		duty[3] += 0.005;
 80097d8:	68e0      	ldr	r0, [r4, #12]
 80097da:	f7f6 fe95 	bl	8000508 <__aeabi_f2d>
 80097de:	a31a      	add	r3, pc, #104	; (adr r3, 8009848 <ParseRadioMsg+0x298>)
 80097e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e4:	f7f6 fd32 	bl	800024c <__adddf3>
 80097e8:	e761      	b.n	80096ae <ParseRadioMsg+0xfe>
	else if((!(keys & (1 << 13))) && (keys & (1 << 11)))		// LULD
 80097ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80097ee:	d180      	bne.n	80096f2 <ParseRadioMsg+0x142>
		duty[4] += 0.005;
 80097f0:	6920      	ldr	r0, [r4, #16]
 80097f2:	f7f6 fe89 	bl	8000508 <__aeabi_f2d>
 80097f6:	a314      	add	r3, pc, #80	; (adr r3, 8009848 <ParseRadioMsg+0x298>)
 80097f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097fc:	f7f6 fd26 	bl	800024c <__adddf3>
 8009800:	e76d      	b.n	80096de <ParseRadioMsg+0x12e>
	else if((!(keys & (1 << 7))) && (keys & (1 << 5)))		// RLRR
 8009802:	2b20      	cmp	r3, #32
 8009804:	d18c      	bne.n	8009720 <ParseRadioMsg+0x170>
		duty[5] += 0.005;
 8009806:	6960      	ldr	r0, [r4, #20]
 8009808:	f7f6 fe7e 	bl	8000508 <__aeabi_f2d>
 800980c:	a30e      	add	r3, pc, #56	; (adr r3, 8009848 <ParseRadioMsg+0x298>)
 800980e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009812:	f7f6 fd1b 	bl	800024c <__adddf3>
 8009816:	e779      	b.n	800970c <ParseRadioMsg+0x15c>
	else if((!(keys & (1 << 4))) && (keys & (1 << 6)))		// RURD
 8009818:	2b40      	cmp	r3, #64	; 0x40
 800981a:	d197      	bne.n	800974c <ParseRadioMsg+0x19c>
		duty[6] += 0.005;
 800981c:	69a0      	ldr	r0, [r4, #24]
 800981e:	f7f6 fe73 	bl	8000508 <__aeabi_f2d>
 8009822:	a309      	add	r3, pc, #36	; (adr r3, 8009848 <ParseRadioMsg+0x298>)
 8009824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009828:	f7f6 fd10 	bl	800024c <__adddf3>
 800982c:	e784      	b.n	8009738 <ParseRadioMsg+0x188>
	else if((!(keys & (1 << 9))) && (keys & (1 << 8)))		// SEST
 800982e:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8009832:	d1a2      	bne.n	800977a <ParseRadioMsg+0x1ca>
		duty[7] += 0.005;
 8009834:	69e0      	ldr	r0, [r4, #28]
 8009836:	f7f6 fe67 	bl	8000508 <__aeabi_f2d>
 800983a:	a303      	add	r3, pc, #12	; (adr r3, 8009848 <ParseRadioMsg+0x298>)
 800983c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009840:	f7f6 fd04 	bl	800024c <__adddf3>
 8009844:	e78f      	b.n	8009766 <ParseRadioMsg+0x1b6>
 8009846:	bf00      	nop
 8009848:	47ae147b 	.word	0x47ae147b
 800984c:	3f747ae1 	.word	0x3f747ae1
 8009850:	9999999a 	.word	0x9999999a
 8009854:	3fb99999 	.word	0x3fb99999
 8009858:	cccccccd 	.word	0xcccccccd
 800985c:	3feccccc 	.word	0x3feccccc
 8009860:	200002fc 	.word	0x200002fc
 8009864:	42fe0000 	.word	0x42fe0000
 8009868:	40e00000 	.word	0x40e00000
 800986c:	200000c0 	.word	0x200000c0
 8009870:	20000082 	.word	0x20000082
 8009874:	200000c8 	.word	0x200000c8
 8009878:	3dcccccd 	.word	0x3dcccccd
 800987c:	200000cc 	.word	0x200000cc
 8009880:	200000d0 	.word	0x200000d0
 8009884:	200000d4 	.word	0x200000d4
 8009888:	200000d8 	.word	0x200000d8
 800988c:	200000dc 	.word	0x200000dc
 8009890:	3f666666 	.word	0x3f666666

08009894 <RadioTask>:
{
 8009894:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009898:	b094      	sub	sp, #80	; 0x50
	radiolinkInit();	/**/
 800989a:	f7ff fe57 	bl	800954c <radiolinkInit>
	NRF_CE_H();
 800989e:	2120      	movs	r1, #32
 80098a0:	4837      	ldr	r0, [pc, #220]	; (8009980 <RadioTask+0xec>)
 80098a2:	f7ff f84d 	bl	8008940 <GPIO_SetBits>
		if(xQueueReceive(radioTxQueue, &rx_p, 0) == pdTRUE)
 80098a6:	2600      	movs	r6, #0
		LED_TOGGLE;
 80098a8:	4c35      	ldr	r4, [pc, #212]	; (8009980 <RadioTask+0xec>)
		if(xQueueReceive(radioTxQueue, &rx_p, 0) == pdTRUE)
 80098aa:	4d36      	ldr	r5, [pc, #216]	; (8009984 <RadioTask+0xf0>)
		LED_TOGGLE;
 80098ac:	68e3      	ldr	r3, [r4, #12]
		if(xQueueReceive(radioTxQueue, &rx_p, 0) == pdTRUE)
 80098ae:	4669      	mov	r1, sp
		LED_TOGGLE;
 80098b0:	f083 0310 	eor.w	r3, r3, #16
 80098b4:	60e3      	str	r3, [r4, #12]
		if(xQueueReceive(radioTxQueue, &rx_p, 0) == pdTRUE)
 80098b6:	2300      	movs	r3, #0
 80098b8:	6828      	ldr	r0, [r5, #0]
 80098ba:	461a      	mov	r2, r3
 80098bc:	f7fd f9a0 	bl	8006c00 <xQueueGenericReceive>
 80098c0:	2801      	cmp	r0, #1
 80098c2:	d11a      	bne.n	80098fa <RadioTask+0x66>
			memcpy(temp, (uint8_t *)&rx_p, rx_p.dataLen - 2);
 80098c4:	f89d 8003 	ldrb.w	r8, [sp, #3]
 80098c8:	4669      	mov	r1, sp
 80098ca:	f1a8 0702 	sub.w	r7, r8, #2
 80098ce:	463a      	mov	r2, r7
 80098d0:	a80a      	add	r0, sp, #40	; 0x28
 80098d2:	f002 fe7c 	bl	800c5ce <memcpy>
			temp[rx_p.dataLen - 2] = rx_p.checksum;
 80098d6:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 80098da:	f108 024e 	add.w	r2, r8, #78	; 0x4e
 80098de:	eb0d 0702 	add.w	r7, sp, r2
			temp[rx_p.dataLen - 1] = rx_p.checksum >> 8;
 80098e2:	f108 0250 	add.w	r2, r8, #80	; 0x50
			temp[rx_p.dataLen - 2] = rx_p.checksum;
 80098e6:	f807 3c28 	strb.w	r3, [r7, #-40]
			temp[rx_p.dataLen - 1] = rx_p.checksum >> 8;
 80098ea:	446a      	add	r2, sp
 80098ec:	0a1b      	lsrs	r3, r3, #8
			nrf_txPacket_AP(temp, rx_p.dataLen);
 80098ee:	4641      	mov	r1, r8
			temp[rx_p.dataLen - 1] = rx_p.checksum >> 8;
 80098f0:	f802 3c29 	strb.w	r3, [r2, #-41]
			nrf_txPacket_AP(temp, rx_p.dataLen);
 80098f4:	a80a      	add	r0, sp, #40	; 0x28
 80098f6:	f7f9 fc3b 	bl	8003170 <nrf_txPacket_AP>
		xSemaphoreTake(nrfIT, 100);
 80098fa:	2300      	movs	r3, #0
 80098fc:	4822      	ldr	r0, [pc, #136]	; (8009988 <RadioTask+0xf4>)
 80098fe:	4619      	mov	r1, r3
 8009900:	2264      	movs	r2, #100	; 0x64
 8009902:	6800      	ldr	r0, [r0, #0]
 8009904:	f7fd f97c 	bl	8006c00 <xQueueGenericReceive>
		nrfEvent_e status = nrf_checkEventandRxPacket((uint8_t *)&rx_p, &(rx_p.dataLen));
 8009908:	f10d 0103 	add.w	r1, sp, #3
 800990c:	4668      	mov	r0, sp
 800990e:	f7f9 fd33 	bl	8003378 <nrf_checkEventandRxPacket>
		rx_p.checksum = ((uint8_t *)&rx_p)[rx_p.dataLen - 2] | ((uint8_t *)&rx_p)[rx_p.dataLen - 1] << 8;
 8009912:	f89d 1003 	ldrb.w	r1, [sp, #3]
 8009916:	4f1d      	ldr	r7, [pc, #116]	; (800998c <RadioTask+0xf8>)
 8009918:	f101 0350 	add.w	r3, r1, #80	; 0x50
 800991c:	446b      	add	r3, sp
 800991e:	f813 2c51 	ldrb.w	r2, [r3, #-81]
 8009922:	f813 3c52 	ldrb.w	r3, [r3, #-82]
 8009926:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800992a:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
		if(status == IDLE)
 800992e:	b940      	cbnz	r0, 8009942 <RadioTask+0xae>
			failReceiveCount ++;
 8009930:	883b      	ldrh	r3, [r7, #0]
 8009932:	3301      	adds	r3, #1
 8009934:	b29b      	uxth	r3, r3
			if(failReceiveCount > 2)
 8009936:	2b02      	cmp	r3, #2
			failReceiveCount ++;
 8009938:	803b      	strh	r3, [r7, #0]
			if(failReceiveCount > 2)
 800993a:	d9b7      	bls.n	80098ac <RadioTask+0x18>
				radioConnectStatus = false;
 800993c:	4b14      	ldr	r3, [pc, #80]	; (8009990 <RadioTask+0xfc>)
 800993e:	701e      	strb	r6, [r3, #0]
 8009940:	e7b4      	b.n	80098ac <RadioTask+0x18>
		checkSum = CRC_Table((uint8_t *)&rx_p, rx_p.dataLen - 2);
 8009942:	3902      	subs	r1, #2
 8009944:	4668      	mov	r0, sp
 8009946:	b289      	uxth	r1, r1
 8009948:	f000 fc6e 	bl	800a228 <CRC_Table>
		if((rx_p.dataLen <= RADIO_MSG_MAX_SIZE) && ((rx_p.checksum & 0xFF) == (checkSum & 0xFF)) && ((rx_p.checksum >> 8) == (checkSum >> 8)))
 800994c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8009950:	2b20      	cmp	r3, #32
 8009952:	d8ed      	bhi.n	8009930 <RadioTask+0x9c>
 8009954:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8009958:	ea82 0300 	eor.w	r3, r2, r0
 800995c:	f013 08ff 	ands.w	r8, r3, #255	; 0xff
 8009960:	d1e6      	bne.n	8009930 <RadioTask+0x9c>
 8009962:	f3c0 200f 	ubfx	r0, r0, #8, #16
 8009966:	ebb0 2f12 	cmp.w	r0, r2, lsr #8
 800996a:	d1e1      	bne.n	8009930 <RadioTask+0x9c>
			ParseRadioMsg(&rx_p);
 800996c:	4668      	mov	r0, sp
 800996e:	f7ff fe1f 	bl	80095b0 <ParseRadioMsg>
			radioConnectStatus = true;
 8009972:	2201      	movs	r2, #1
 8009974:	4b06      	ldr	r3, [pc, #24]	; (8009990 <RadioTask+0xfc>)
			failReceiveCount = 0;
 8009976:	f8a7 8000 	strh.w	r8, [r7]
			radioConnectStatus = true;
 800997a:	701a      	strb	r2, [r3, #0]
 800997c:	e796      	b.n	80098ac <RadioTask+0x18>
 800997e:	bf00      	nop
 8009980:	40011000 	.word	0x40011000
 8009984:	200045c4 	.word	0x200045c4
 8009988:	200045bc 	.word	0x200045bc
 800998c:	200045b8 	.word	0x200045b8
 8009990:	200045c0 	.word	0x200045c0

08009994 <radiolinkConnectStatus>:

/**/
bool radiolinkConnectStatus(void)
{
	return radioConnectStatus;
}
 8009994:	4b01      	ldr	r3, [pc, #4]	; (800999c <radiolinkConnectStatus+0x8>)
 8009996:	7818      	ldrb	r0, [r3, #0]
 8009998:	4770      	bx	lr
 800999a:	bf00      	nop
 800999c:	200045c0 	.word	0x200045c0

080099a0 <sensorsReadGyro>:
void sensorsAddBiasValue(BiasObj* bias, int16_t x, int16_t y, int16_t z);


/**/
bool sensorsReadGyro(Axis3f *gyro)
{
 80099a0:	b508      	push	{r3, lr}
	return (pdTRUE == xQueueReceive(gyroDataQueue, gyro, 0));
 80099a2:	2300      	movs	r3, #0
{
 80099a4:	4601      	mov	r1, r0
	return (pdTRUE == xQueueReceive(gyroDataQueue, gyro, 0));
 80099a6:	4804      	ldr	r0, [pc, #16]	; (80099b8 <sensorsReadGyro+0x18>)
 80099a8:	461a      	mov	r2, r3
 80099aa:	6800      	ldr	r0, [r0, #0]
 80099ac:	f7fd f928 	bl	8006c00 <xQueueGenericReceive>
//		printf("\n(pdTRUE == xQueueReceive(gyroDataQueue, gyro, 0)   failed\n");
//	}
//	
	
	
}
 80099b0:	1e43      	subs	r3, r0, #1
 80099b2:	4258      	negs	r0, r3
 80099b4:	4158      	adcs	r0, r3
 80099b6:	bd08      	pop	{r3, pc}
 80099b8:	20005e58 	.word	0x20005e58

080099bc <sensorsReadAcc>:
/**/
bool sensorsReadAcc(Axis3f *acc)
{
 80099bc:	b508      	push	{r3, lr}
	return (pdTRUE == xQueueReceive(accelerometerDataQueue, acc, 0));
 80099be:	2300      	movs	r3, #0
{
 80099c0:	4601      	mov	r1, r0
	return (pdTRUE == xQueueReceive(accelerometerDataQueue, acc, 0));
 80099c2:	4804      	ldr	r0, [pc, #16]	; (80099d4 <sensorsReadAcc+0x18>)
 80099c4:	461a      	mov	r2, r3
 80099c6:	6800      	ldr	r0, [r0, #0]
 80099c8:	f7fd f91a 	bl	8006c00 <xQueueGenericReceive>
}
 80099cc:	1e43      	subs	r3, r0, #1
 80099ce:	4258      	negs	r0, r3
 80099d0:	4158      	adcs	r0, r3
 80099d2:	bd08      	pop	{r3, pc}
 80099d4:	2000461c 	.word	0x2000461c

080099d8 <sensorsReadMag>:
/**/
bool sensorsReadMag(Axis3f *mag)
{
 80099d8:	b508      	push	{r3, lr}
	return (pdTRUE == xQueueReceive(magnetometerDataQueue, mag, 0));
 80099da:	2300      	movs	r3, #0
{
 80099dc:	4601      	mov	r1, r0
	return (pdTRUE == xQueueReceive(magnetometerDataQueue, mag, 0));
 80099de:	4804      	ldr	r0, [pc, #16]	; (80099f0 <sensorsReadMag+0x18>)
 80099e0:	461a      	mov	r2, r3
 80099e2:	6800      	ldr	r0, [r0, #0]
 80099e4:	f7fd f90c 	bl	8006c00 <xQueueGenericReceive>
}
 80099e8:	1e43      	subs	r3, r0, #1
 80099ea:	4258      	negs	r0, r3
 80099ec:	4158      	adcs	r0, r3
 80099ee:	bd08      	pop	{r3, pc}
 80099f0:	20005eb4 	.word	0x20005eb4

080099f4 <sensorsInterruptInit>:

/**/
void sensorsInterruptInit(void)
{
 80099f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	GPIO_InitTypeDef GPIO_InitStructure;
	EXTI_InitTypeDef EXTI_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	
		/*GPIODAFIO*/
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC | RCC_APB2Periph_AFIO, ENABLE);
 80099f6:	2101      	movs	r1, #1
 80099f8:	2011      	movs	r0, #17
 80099fa:	f7ff f927 	bl	8008c4c <RCC_APB2PeriphClockCmd>

	/*MPU6500*/
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 80099fe:	4b16      	ldr	r3, [pc, #88]	; (8009a58 <sensorsInterruptInit+0x64>)
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; 
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8009a00:	4669      	mov	r1, sp
 8009a02:	4816      	ldr	r0, [pc, #88]	; (8009a5c <sensorsInterruptInit+0x68>)
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 8009a04:	9300      	str	r3, [sp, #0]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8009a06:	f7fe ff3f 	bl	8008888 <GPIO_Init>
	
	
	GPIO_EXTILineConfig(GPIO_PortSourceGPIOC, GPIO_PinSource2);
 8009a0a:	2102      	movs	r1, #2
 8009a0c:	4608      	mov	r0, r1
 8009a0e:	f7fe ffcb 	bl	80089a8 <GPIO_EXTILineConfig>
	EXTI_InitStructure.EXTI_Line = EXTI_Line2;
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8009a12:	f44f 6300 	mov.w	r3, #2048	; 0x800
	EXTI_InitStructure.EXTI_Line = EXTI_Line2;
 8009a16:	2404      	movs	r4, #4
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8009a18:	f8ad 300c 	strh.w	r3, [sp, #12]
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8009a1c:	2301      	movs	r3, #1
	EXTI_InitStructure.EXTI_Line = EXTI_Line2;
 8009a1e:	9402      	str	r4, [sp, #8]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8009a20:	f88d 300e 	strb.w	r3, [sp, #14]
        __asm volatile
 8009a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a28:	f383 8811 	msr	BASEPRI, r3
 8009a2c:	f3bf 8f6f 	isb	sy
 8009a30:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	EXTI_Init(&EXTI_InitStructure);
 8009a34:	a802      	add	r0, sp, #8
 8009a36:	f7fe fe47 	bl	80086c8 <EXTI_Init>
	EXTI_ClearITPendingBit(EXTI_Line2);
 8009a3a:	4620      	mov	r0, r4
 8009a3c:	f7fe fe92 	bl	8008764 <EXTI_ClearITPendingBit>
        __asm volatile
 8009a40:	2300      	movs	r3, #0
 8009a42:	f383 8811 	msr	BASEPRI, r3
	portENABLE_INTERRUPTS();
	
	NVIC_InitStructure.NVIC_IRQChannel = EXTI2_IRQn;
 8009a46:	4b06      	ldr	r3, [pc, #24]	; (8009a60 <sensorsInterruptInit+0x6c>)
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 6;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 8009a48:	eb0d 0004 	add.w	r0, sp, r4
	NVIC_InitStructure.NVIC_IRQChannel = EXTI2_IRQn;
 8009a4c:	9301      	str	r3, [sp, #4]
  NVIC_Init(&NVIC_InitStructure);
 8009a4e:	f7fe fb47 	bl	80080e0 <NVIC_Init>
}
 8009a52:	b004      	add	sp, #16
 8009a54:	bd10      	pop	{r4, pc}
 8009a56:	bf00      	nop
 8009a58:	28030004 	.word	0x28030004
 8009a5c:	40011000 	.word	0x40011000
 8009a60:	01000608 	.word	0x01000608

08009a64 <sensorsDeviceInit>:

/*  */
void sensorsDeviceInit(void)
{
 8009a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
//	int8_t asa[3] = {0};
//	i2cdevInit(I2C2_DEV);
	mpu6500Init(I2C2_DEV);
 8009a66:	483a      	ldr	r0, [pc, #232]	; (8009b50 <sensorsDeviceInit+0xec>)
 8009a68:	f7f9 f86c 	bl	8002b44 <mpu6500Init>
	vTaskDelay(10);
 8009a6c:	200a      	movs	r0, #10
 8009a6e:	f7fd fcb5 	bl	80073dc <vTaskDelay>
	
	mpu6500Reset();	// MPU6500
 8009a72:	f7f9 fa17 	bl	8002ea4 <mpu6500Reset>
	
	vTaskDelay(20);	// 
 8009a76:	2014      	movs	r0, #20
 8009a78:	f7fd fcb0 	bl	80073dc <vTaskDelay>
	
	u8 temp = mpu6500GetDeviceID();
 8009a7c:	f7f9 fa5e 	bl	8002f3c <mpu6500GetDeviceID>
	
	// MPU6500 Chip ID: 0x71
	if (temp == 0x71)
 8009a80:	2871      	cmp	r0, #113	; 0x71
	{
		isMPUPresent=true;
 8009a82:	bf03      	ittte	eq
 8009a84:	2201      	moveq	r2, #1
 8009a86:	4b33      	ldreq	r3, [pc, #204]	; (8009b54 <sensorsDeviceInit+0xf0>)
		printf("MPU6500 I2C connection [OK].\n");
 8009a88:	4833      	ldreq	r0, [pc, #204]	; (8009b58 <sensorsDeviceInit+0xf4>)
	}
	else
	{
		printf("MPU6500 I2C connection [FAIL].\n");
 8009a8a:	4834      	ldrne	r0, [pc, #208]	; (8009b5c <sensorsDeviceInit+0xf8>)
		isMPUPresent=true;
 8009a8c:	bf08      	it	eq
 8009a8e:	701a      	strbeq	r2, [r3, #0]
		printf("MPU6500 I2C connection [FAIL].\n");
 8009a90:	f002 fc2c 	bl	800c2ec <puts>
	}
	
	mpu6500SetSleepEnabled(false);												// MPU6500
 8009a94:	2000      	movs	r0, #0
 8009a96:	f7f9 fa17 	bl	8002ec8 <mpu6500SetSleepEnabled>
	vTaskDelay(10);		
 8009a9a:	200a      	movs	r0, #10
 8009a9c:	f7fd fc9e 	bl	80073dc <vTaskDelay>
	mpu6500SetClockSource(MPU6500_CLOCK_PLL_XGYRO);				// X
 8009aa0:	2001      	movs	r0, #1
 8009aa2:	f7f9 fa37 	bl	8002f14 <mpu6500SetClockSource>
	vTaskDelay(10);																				// 
 8009aa6:	200a      	movs	r0, #10
 8009aa8:	f7fd fc98 	bl	80073dc <vTaskDelay>
	mpu6500SetTempSensorEnabled(true);										// 
 8009aac:	2001      	movs	r0, #1
 8009aae:	f7f9 fa1d 	bl	8002eec <mpu6500SetTempSensorEnabled>
	mpu6500SetIntEnabled(false);													// 
 8009ab2:	2000      	movs	r0, #0
 8009ab4:	f7f9 f9b4 	bl	8002e20 <mpu6500SetIntEnabled>
	mpu6500SetI2CBypassEnabled(true);											// IIC
 8009ab8:	2001      	movs	r0, #1
 8009aba:	f7f9 f99f 	bl	8002dfc <mpu6500SetI2CBypassEnabled>
	mpu6500SetFullScaleGyroRange(SENSORS_GYRO_FS_CFG);		// , 2000/s
 8009abe:	2003      	movs	r0, #3
 8009ac0:	f7f9 f872 	bl	8002ba8 <mpu6500SetFullScaleGyroRange>
	mpu6500SetFullScaleAccelRange(SENSORS_ACCEL_FS_CFG);	// , 2G
 8009ac4:	2000      	movs	r0, #0
 8009ac6:	f7f9 f883 	bl	8002bd0 <mpu6500SetFullScaleAccelRange>
	mpu6500SetAccelDLPF(MPU9250_ACCEL_DLPF_BW_45);				// 
 8009aca:	2003      	movs	r0, #3
 8009acc:	f7f9 f894 	bl	8002bf8 <mpu6500SetAccelDLPF>

//	mpu6500SetRate(0);// : 1000 / (1 + 0) = 1000Hz
	mpu6500SetRate(4);																		// : 1000 / (1 + 4) = 200Hz
 8009ad0:	2004      	movs	r0, #4
 8009ad2:	f7f9 f849 	bl	8002b68 <mpu6500SetRate>
	mpu6500SetDLPFMode(MPU9250_GYRO_DLPF_BW_92);					// 
 8009ad6:	2002      	movs	r0, #2
 8009ad8:	f7f9 f852 	bl	8002b80 <mpu6500SetDLPFMode>
 8009adc:	2400      	movs	r4, #0
	
	for (uint8_t i = 0; i < 3; i++)												// 
	{
		lpf2pInit(&gyroLpf[i], 1000, GYRO_LPF_CUTOFF_FREQ);
 8009ade:	4f20      	ldr	r7, [pc, #128]	; (8009b60 <sensorsDeviceInit+0xfc>)
 8009ae0:	4d20      	ldr	r5, [pc, #128]	; (8009b64 <sensorsDeviceInit+0x100>)
		lpf2pInit(&accLpf[i],  1000, ACCEL_LPF_CUTOFF_FREQ);
 8009ae2:	4e21      	ldr	r6, [pc, #132]	; (8009b68 <sensorsDeviceInit+0x104>)
		lpf2pInit(&gyroLpf[i], 1000, GYRO_LPF_CUTOFF_FREQ);
 8009ae4:	4821      	ldr	r0, [pc, #132]	; (8009b6c <sensorsDeviceInit+0x108>)
 8009ae6:	463a      	mov	r2, r7
 8009ae8:	4420      	add	r0, r4
 8009aea:	4629      	mov	r1, r5
 8009aec:	f7ff fd0e 	bl	800950c <lpf2pInit>
		lpf2pInit(&accLpf[i],  1000, ACCEL_LPF_CUTOFF_FREQ);
 8009af0:	481f      	ldr	r0, [pc, #124]	; (8009b70 <sensorsDeviceInit+0x10c>)
 8009af2:	4632      	mov	r2, r6
 8009af4:	4420      	add	r0, r4
 8009af6:	4629      	mov	r1, r5
	for (uint8_t i = 0; i < 3; i++)												// 
 8009af8:	341c      	adds	r4, #28
		lpf2pInit(&accLpf[i],  1000, ACCEL_LPF_CUTOFF_FREQ);
 8009afa:	f7ff fd07 	bl	800950c <lpf2pInit>
	for (uint8_t i = 0; i < 3; i++)												// 
 8009afe:	2c54      	cmp	r4, #84	; 0x54
 8009b00:	d1f0      	bne.n	8009ae4 <sensorsDeviceInit+0x80>
	}
	
#ifdef SENSORS_ENABLE_MAG_AK8963
	ak8963Init(I2C2_DEV);	//ak8963
 8009b02:	4813      	ldr	r0, [pc, #76]	; (8009b50 <sensorsDeviceInit+0xec>)
 8009b04:	f7f7 fd16 	bl	8001534 <ak8963Init>
	if (ak8963TestConnection() == true)
 8009b08:	f7f7 fd1e 	bl	8001548 <ak8963TestConnection>
 8009b0c:	b1f0      	cbz	r0, 8009b4c <sensorsDeviceInit+0xe8>
	{
		isMagPresent = true;
 8009b0e:	2201      	movs	r2, #1
 8009b10:	4b18      	ldr	r3, [pc, #96]	; (8009b74 <sensorsDeviceInit+0x110>)
		ak8963SetMode(AK8963_MODE_16BIT | AK8963_MODE_CONT2); // 16bit 100Hz
 8009b12:	2016      	movs	r0, #22
		isMagPresent = true;
 8009b14:	701a      	strb	r2, [r3, #0]
		ak8963SetMode(AK8963_MODE_16BIT | AK8963_MODE_CONT2); // 16bit 100Hz
 8009b16:	f7f7 fd2f 	bl	8001578 <ak8963SetMode>
//		ak8963GetAdjustment(&asa[0], &asa[1], &asa[2]);
//		AK8963_ASA[0] = (int16_t)asa[0] + 128;
//		AK8963_ASA[1] = (int16_t)asa[1] + 128;
//		AK8963_ASA[2] = (int16_t)asa[2] + 128;
		
		printf("AK8963 I2C connection [OK].\n");
 8009b1a:	4817      	ldr	r0, [pc, #92]	; (8009b78 <sensorsDeviceInit+0x114>)
	}
	else
	{
		printf("AK8963 I2C connection [FAIL].\n");
 8009b1c:	f002 fbe6 	bl	800c2ec <puts>
	}
#endif

	/**/
	accelerometerDataQueue = xQueueCreate(1, sizeof(Axis3f));
 8009b20:	2200      	movs	r2, #0
 8009b22:	210c      	movs	r1, #12
 8009b24:	2001      	movs	r0, #1
 8009b26:	f7fc feb3 	bl	8006890 <xQueueGenericCreate>
 8009b2a:	4b14      	ldr	r3, [pc, #80]	; (8009b7c <sensorsDeviceInit+0x118>)
	gyroDataQueue = xQueueCreate(1, sizeof(Axis3f));
 8009b2c:	2200      	movs	r2, #0
	accelerometerDataQueue = xQueueCreate(1, sizeof(Axis3f));
 8009b2e:	6018      	str	r0, [r3, #0]
	gyroDataQueue = xQueueCreate(1, sizeof(Axis3f));
 8009b30:	210c      	movs	r1, #12
 8009b32:	2001      	movs	r0, #1
 8009b34:	f7fc feac 	bl	8006890 <xQueueGenericCreate>
 8009b38:	4b11      	ldr	r3, [pc, #68]	; (8009b80 <sensorsDeviceInit+0x11c>)
	magnetometerDataQueue = xQueueCreate(1, sizeof(Axis3f));
 8009b3a:	2200      	movs	r2, #0
	gyroDataQueue = xQueueCreate(1, sizeof(Axis3f));
 8009b3c:	6018      	str	r0, [r3, #0]
	magnetometerDataQueue = xQueueCreate(1, sizeof(Axis3f));
 8009b3e:	210c      	movs	r1, #12
 8009b40:	2001      	movs	r0, #1
 8009b42:	f7fc fea5 	bl	8006890 <xQueueGenericCreate>
 8009b46:	4b0f      	ldr	r3, [pc, #60]	; (8009b84 <sensorsDeviceInit+0x120>)
 8009b48:	6018      	str	r0, [r3, #0]
}
 8009b4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("AK8963 I2C connection [FAIL].\n");
 8009b4c:	480e      	ldr	r0, [pc, #56]	; (8009b88 <sensorsDeviceInit+0x124>)
 8009b4e:	e7e5      	b.n	8009b1c <sensorsDeviceInit+0xb8>
 8009b50:	20000000 	.word	0x20000000
 8009b54:	20005eb1 	.word	0x20005eb1
 8009b58:	0803bf0f 	.word	0x0803bf0f
 8009b5c:	0803bf2c 	.word	0x0803bf2c
 8009b60:	42a00000 	.word	0x42a00000
 8009b64:	447a0000 	.word	0x447a0000
 8009b68:	41f00000 	.word	0x41f00000
 8009b6c:	20005e5c 	.word	0x20005e5c
 8009b70:	200045c8 	.word	0x200045c8
 8009b74:	20005eb2 	.word	0x20005eb2
 8009b78:	0803bf4b 	.word	0x0803bf4b
 8009b7c:	2000461c 	.word	0x2000461c
 8009b80:	20005e58 	.word	0x20005e58
 8009b84:	20005eb4 	.word	0x20005eb4
 8009b88:	0803bf67 	.word	0x0803bf67

08009b8c <sensorsInit>:
	return foundbias;
}

/*  */
void sensorsInit(void)
{
 8009b8c:	b538      	push	{r3, r4, r5, lr}
	if(isInit) return;
 8009b8e:	4d0b      	ldr	r5, [pc, #44]	; (8009bbc <sensorsInit+0x30>)
 8009b90:	782c      	ldrb	r4, [r5, #0]
 8009b92:	b98c      	cbnz	r4, 8009bb8 <sensorsInit+0x2c>

	sensorsDataReady = xSemaphoreCreateBinary();/**/
 8009b94:	4621      	mov	r1, r4
 8009b96:	2203      	movs	r2, #3
 8009b98:	2001      	movs	r0, #1
 8009b9a:	f7fc fe79 	bl	8006890 <xQueueGenericCreate>
 8009b9e:	4b08      	ldr	r3, [pc, #32]	; (8009bc0 <sensorsInit+0x34>)
 8009ba0:	6018      	str	r0, [r3, #0]
	bias->isBufferFilled = false;
 8009ba2:	4b08      	ldr	r3, [pc, #32]	; (8009bc4 <sensorsInit+0x38>)
	bias->bufHead = bias->buffer;
 8009ba4:	f103 0214 	add.w	r2, r3, #20
	bias->isBufferFilled = false;
 8009ba8:	735c      	strb	r4, [r3, #13]
	bias->bufHead = bias->buffer;
 8009baa:	611a      	str	r2, [r3, #16]
	sensorsBiasObjInit(&gyroBiasRunning);
	sensorsDeviceInit();	/**/
 8009bac:	f7ff ff5a 	bl	8009a64 <sensorsDeviceInit>
	sensorsInterruptInit();	/**/
 8009bb0:	f7ff ff20 	bl	80099f4 <sensorsInterruptInit>
	
	isInit = true;
 8009bb4:	2301      	movs	r3, #1
 8009bb6:	702b      	strb	r3, [r5, #0]
}
 8009bb8:	bd38      	pop	{r3, r4, r5, pc}
 8009bba:	bf00      	nop
 8009bbc:	20005eb0 	.word	0x20005eb0
 8009bc0:	20005f00 	.word	0x20005f00
 8009bc4:	20004644 	.word	0x20004644

08009bc8 <sensorsSetupSlaveRead>:
/**/
void sensorsSetupSlaveRead(void)
{
 8009bc8:	b508      	push	{r3, lr}
	mpu6500SetSlave4MasterDelay(9); 	// : 100Hz = (1000Hz / (1 + 9))
 8009bca:	2009      	movs	r0, #9
 8009bcc:	f7f9 f8ba 	bl	8002d44 <mpu6500SetSlave4MasterDelay>

	mpu6500SetI2CBypassEnabled(false);	//
 8009bd0:	2000      	movs	r0, #0
 8009bd2:	f7f9 f913 	bl	8002dfc <mpu6500SetI2CBypassEnabled>
	mpu6500SetWaitForExternalSensorEnabled(true); 	
 8009bd6:	2001      	movs	r0, #1
 8009bd8:	f7f9 f822 	bl	8002c20 <mpu6500SetWaitForExternalSensorEnabled>
	mpu6500SetInterruptMode(0); 		// 
 8009bdc:	2000      	movs	r0, #0
 8009bde:	f7f9 f8c5 	bl	8002d6c <mpu6500SetInterruptMode>
	mpu6500SetInterruptDrive(0); 		// 
 8009be2:	2000      	movs	r0, #0
 8009be4:	f7f9 f8d4 	bl	8002d90 <mpu6500SetInterruptDrive>
	mpu6500SetInterruptLatch(0); 		// (0=50us-pulse, 1=latch-until-int-cleared)
 8009be8:	2000      	movs	r0, #0
 8009bea:	f7f9 f8e3 	bl	8002db4 <mpu6500SetInterruptLatch>
	mpu6500SetInterruptLatchClear(1); 	// (0=status-read-only, 1=any-register-read)
 8009bee:	2001      	movs	r0, #1
 8009bf0:	f7f9 f8f2 	bl	8002dd8 <mpu6500SetInterruptLatchClear>
	mpu6500SetSlaveReadWriteTransitionEnabled(false); // 
 8009bf4:	2000      	movs	r0, #0
 8009bf6:	f7f9 f825 	bl	8002c44 <mpu6500SetSlaveReadWriteTransitionEnabled>
	mpu6500SetMasterClockSpeed(13); 	// i2c400kHz
 8009bfa:	200d      	movs	r0, #13
 8009bfc:	f7f9 f834 	bl	8002c68 <mpu6500SetMasterClockSpeed>

#ifdef SENSORS_ENABLE_MAG_AK8963
	if (isMagPresent)
 8009c00:	4b0f      	ldr	r3, [pc, #60]	; (8009c40 <sensorsSetupSlaveRead+0x78>)
 8009c02:	781b      	ldrb	r3, [r3, #0]
 8009c04:	b19b      	cbz	r3, 8009c2e <sensorsSetupSlaveRead+0x66>
	{
		// MPU6500
		mpu6500SetSlaveAddress(0, 0x80 | AK8963_ADDRESS_00); 	// 0
 8009c06:	218c      	movs	r1, #140	; 0x8c
 8009c08:	2000      	movs	r0, #0
 8009c0a:	f7f9 f841 	bl	8002c90 <mpu6500SetSlaveAddress>
		mpu6500SetSlaveRegister(0, AK8963_RA_ST1); 				// 0
 8009c0e:	2102      	movs	r1, #2
 8009c10:	2000      	movs	r0, #0
 8009c12:	f7f9 f851 	bl	8002cb8 <mpu6500SetSlaveRegister>
		mpu6500SetSlaveDataLength(0, SENSORS_MAG_BUFF_LEN); 	// 8(ST1, x, y, z heading, ST2 (overflow check))
 8009c16:	2108      	movs	r1, #8
 8009c18:	2000      	movs	r0, #0
 8009c1a:	f7f9 f879 	bl	8002d10 <mpu6500SetSlaveDataLength>
		mpu6500SetSlaveDelayEnabled(0, true);
 8009c1e:	2101      	movs	r1, #1
 8009c20:	2000      	movs	r0, #0
 8009c22:	f7f9 f91b 	bl	8002e5c <mpu6500SetSlaveDelayEnabled>
		mpu6500SetSlaveEnabled(0, true);
 8009c26:	2101      	movs	r1, #1
 8009c28:	2000      	movs	r0, #0
 8009c2a:	f7f9 f859 	bl	8002ce0 <mpu6500SetSlaveEnabled>
	}
#endif
	
	mpu6500SetI2CMasterModeEnabled(true);	//mpu6500
 8009c2e:	2001      	movs	r0, #1
 8009c30:	f7f9 f926 	bl	8002e80 <mpu6500SetI2CMasterModeEnabled>
	mpu6500SetIntDataReadyEnabled(true);	//
}
 8009c34:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	mpu6500SetIntDataReadyEnabled(true);	//
 8009c38:	2001      	movs	r0, #1
 8009c3a:	f7f9 b8fd 	b.w	8002e38 <mpu6500SetIntDataReadyEnabled>
 8009c3e:	bf00      	nop
 8009c40:	20005eb2 	.word	0x20005eb2

08009c44 <Get_AccGyroData>:
// MPU9250, 
int16_t sensor_raw[9] = {0};

// 
void Get_AccGyroData(const uint8_t *buffer)
{
 8009c44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c48:	f8b0 a000 	ldrh.w	sl, [r0]
	int16_t gx = (((int16_t) buffer[8]) << 8) | buffer[9];
	int16_t gy = (((int16_t) buffer[10]) << 8) | buffer[11];
	int16_t gz = (((int16_t) buffer[12]) << 8) | buffer[13];
	
	// 
	sensor_raw[0] = ax;
 8009c4c:	4b30      	ldr	r3, [pc, #192]	; (8009d10 <Get_AccGyroData+0xcc>)
 8009c4e:	f8b0 e002 	ldrh.w	lr, [r0, #2]
 8009c52:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 8009c56:	8902      	ldrh	r2, [r0, #8]
 8009c58:	8944      	ldrh	r4, [r0, #10]
 8009c5a:	8981      	ldrh	r1, [r0, #12]
 8009c5c:	fa9a fa9a 	rev16.w	sl, sl
 8009c60:	fa9e fe9e 	rev16.w	lr, lr
 8009c64:	fa9c fc9c 	rev16.w	ip, ip
 8009c68:	ba52      	rev16	r2, r2
 8009c6a:	f8a3 a000 	strh.w	sl, [r3]
 8009c6e:	ba49      	rev16	r1, r1
 8009c70:	ba64      	rev16	r4, r4
 8009c72:	fa0f f78a 	sxth.w	r7, sl
	sensor_raw[2] = az;
	sensor_raw[3] = gx;
	sensor_raw[4] = gy;
	sensor_raw[5] = gz;
	
	sensors.gyro.x =  (gx - gyroBias.x) * SENSORS_DEG_PER_LSB_CFG;	//  /s
 8009c76:	f8df a09c 	ldr.w	sl, [pc, #156]	; 8009d14 <Get_AccGyroData+0xd0>
	sensor_raw[4] = gy;
 8009c7a:	811c      	strh	r4, [r3, #8]
	sensor_raw[5] = gz;
 8009c7c:	8159      	strh	r1, [r3, #10]
	sensor_raw[1] = ay;
 8009c7e:	f8a3 e002 	strh.w	lr, [r3, #2]
	sensor_raw[2] = az;
 8009c82:	f8a3 c004 	strh.w	ip, [r3, #4]
	sensor_raw[3] = gx;
 8009c86:	80da      	strh	r2, [r3, #6]
	sensors.gyro.x =  (gx - gyroBias.x) * SENSORS_DEG_PER_LSB_CFG;	//  /s
 8009c88:	b210      	sxth	r0, r2
 8009c8a:	fa0f f68e 	sxth.w	r6, lr
	int16_t az = (((int16_t) buffer[4]) << 8) | buffer[5];
 8009c8e:	fa0f f58c 	sxth.w	r5, ip
	int16_t gy = (((int16_t) buffer[10]) << 8) | buffer[11];
 8009c92:	fa0f f981 	sxth.w	r9, r1
	sensors.gyro.x =  (gx - gyroBias.x) * SENSORS_DEG_PER_LSB_CFG;	//  /s
 8009c96:	f7f7 f891 	bl	8000dbc <__aeabi_i2f>
 8009c9a:	f8da 1000 	ldr.w	r1, [sl]
 8009c9e:	f7f6 ffd7 	bl	8000c50 <__aeabi_fsub>
 8009ca2:	491d      	ldr	r1, [pc, #116]	; (8009d18 <Get_AccGyroData+0xd4>)
 8009ca4:	f7f7 f8de 	bl	8000e64 <__aeabi_fmul>
 8009ca8:	fa0f f884 	sxth.w	r8, r4
 8009cac:	4c1b      	ldr	r4, [pc, #108]	; (8009d1c <Get_AccGyroData+0xd8>)
 8009cae:	60e0      	str	r0, [r4, #12]
	sensors.gyro.y =  (gy - gyroBias.y) * SENSORS_DEG_PER_LSB_CFG;
 8009cb0:	4640      	mov	r0, r8
 8009cb2:	f7f7 f883 	bl	8000dbc <__aeabi_i2f>
 8009cb6:	f8da 1004 	ldr.w	r1, [sl, #4]
 8009cba:	f7f6 ffc9 	bl	8000c50 <__aeabi_fsub>
 8009cbe:	4916      	ldr	r1, [pc, #88]	; (8009d18 <Get_AccGyroData+0xd4>)
 8009cc0:	f7f7 f8d0 	bl	8000e64 <__aeabi_fmul>
 8009cc4:	6120      	str	r0, [r4, #16]
	sensors.gyro.z =  (gz - gyroBias.z) * SENSORS_DEG_PER_LSB_CFG;
 8009cc6:	4648      	mov	r0, r9
 8009cc8:	f7f7 f878 	bl	8000dbc <__aeabi_i2f>
 8009ccc:	f8da 1008 	ldr.w	r1, [sl, #8]
 8009cd0:	f7f6 ffbe 	bl	8000c50 <__aeabi_fsub>
 8009cd4:	4910      	ldr	r1, [pc, #64]	; (8009d18 <Get_AccGyroData+0xd4>)
 8009cd6:	f7f7 f8c5 	bl	8000e64 <__aeabi_fmul>
 8009cda:	6160      	str	r0, [r4, #20]
	
	sensors.acc.x =  (ax) * SENSORS_G_PER_LSB_CFG;
 8009cdc:	4638      	mov	r0, r7
 8009cde:	f7f7 f86d 	bl	8000dbc <__aeabi_i2f>
 8009ce2:	f04f 5162 	mov.w	r1, #947912704	; 0x38800000
 8009ce6:	f7f7 f8bd 	bl	8000e64 <__aeabi_fmul>
 8009cea:	6020      	str	r0, [r4, #0]
	sensors.acc.y =  (ay) * SENSORS_G_PER_LSB_CFG;
 8009cec:	4630      	mov	r0, r6
 8009cee:	f7f7 f865 	bl	8000dbc <__aeabi_i2f>
 8009cf2:	f04f 5162 	mov.w	r1, #947912704	; 0x38800000
 8009cf6:	f7f7 f8b5 	bl	8000e64 <__aeabi_fmul>
 8009cfa:	6060      	str	r0, [r4, #4]
	sensors.acc.z =  (az) * SENSORS_G_PER_LSB_CFG;
 8009cfc:	4628      	mov	r0, r5
 8009cfe:	f7f7 f85d 	bl	8000dbc <__aeabi_i2f>
 8009d02:	f04f 5162 	mov.w	r1, #947912704	; 0x38800000
 8009d06:	f7f7 f8ad 	bl	8000e64 <__aeabi_fmul>
 8009d0a:	60a0      	str	r0, [r4, #8]
}
 8009d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d10:	20005eb8 	.word	0x20005eb8
 8009d14:	20004638 	.word	0x20004638
 8009d18:	3d7a0000 	.word	0x3d7a0000
 8009d1c:	20005ecc 	.word	0x20005ecc

08009d20 <Get_MagData>:

// 
void Get_MagData(const uint8_t *buffer)
{
 8009d20:	b570      	push	{r4, r5, r6, lr}
	// NED
	if (buffer[0] & (1 << AK8963_ST1_DRDY_BIT)) 
 8009d22:	7802      	ldrb	r2, [r0, #0]
{
 8009d24:	4603      	mov	r3, r0
	if (buffer[0] & (1 << AK8963_ST1_DRDY_BIT)) 
 8009d26:	07d2      	lsls	r2, r2, #31
 8009d28:	d515      	bpl.n	8009d56 <Get_MagData+0x36>
	{
		int16_t mx = (((int16_t) buffer[2]) << 8) | buffer[1];
 8009d2a:	f9b0 0001 	ldrsh.w	r0, [r0, #1]
		int16_t my = (((int16_t) buffer[4]) << 8) | buffer[3];
 8009d2e:	f9b3 6003 	ldrsh.w	r6, [r3, #3]
		int16_t mz = (((int16_t) buffer[6]) << 8) | buffer[5];
 8009d32:	f9b3 5005 	ldrsh.w	r5, [r3, #5]
		
		// 
		sensor_raw[6] = mx;
 8009d36:	4b08      	ldr	r3, [pc, #32]	; (8009d58 <Get_MagData+0x38>)
		sensor_raw[7] = my;
		sensor_raw[8] = mz;
		
		sensors.mag.x = (float)mx;// / MAG_GAUSS_PER_LSB;
 8009d38:	4c08      	ldr	r4, [pc, #32]	; (8009d5c <Get_MagData+0x3c>)
		sensor_raw[6] = mx;
 8009d3a:	8198      	strh	r0, [r3, #12]
		sensor_raw[7] = my;
 8009d3c:	81de      	strh	r6, [r3, #14]
		sensor_raw[8] = mz;
 8009d3e:	821d      	strh	r5, [r3, #16]
		sensors.mag.x = (float)mx;// / MAG_GAUSS_PER_LSB;
 8009d40:	f7f7 f83c 	bl	8000dbc <__aeabi_i2f>
 8009d44:	61a0      	str	r0, [r4, #24]
		sensors.mag.y = (float)my;// / MAG_GAUSS_PER_LSB;
 8009d46:	4630      	mov	r0, r6
 8009d48:	f7f7 f838 	bl	8000dbc <__aeabi_i2f>
 8009d4c:	61e0      	str	r0, [r4, #28]
		sensors.mag.z = (float)mz;// / MAG_GAUSS_PER_LSB;
 8009d4e:	4628      	mov	r0, r5
 8009d50:	f7f7 f834 	bl	8000dbc <__aeabi_i2f>
 8009d54:	6220      	str	r0, [r4, #32]
	}
}
 8009d56:	bd70      	pop	{r4, r5, r6, pc}
 8009d58:	20005eb8 	.word	0x20005eb8
 8009d5c:	20005ecc 	.word	0x20005ecc

08009d60 <sensorsAcquire>:



/**/
void sensorsAcquire(sensorData_t *sensors, const u32 tick)	
{	
 8009d60:	b510      	push	{r4, lr}
 8009d62:	4604      	mov	r4, r0
	sensorsReadGyro(&sensors->gyro);
 8009d64:	300c      	adds	r0, #12
 8009d66:	f7ff fe1b 	bl	80099a0 <sensorsReadGyro>
	sensorsReadAcc(&sensors->acc);
 8009d6a:	4620      	mov	r0, r4
 8009d6c:	f7ff fe26 	bl	80099bc <sensorsReadAcc>
	sensorsReadMag(&sensors->mag);
 8009d70:	f104 0018 	add.w	r0, r4, #24
}
 8009d74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	sensorsReadMag(&sensors->mag);
 8009d78:	f7ff be2e 	b.w	80099d8 <sensorsReadMag>
 8009d7c:	0000      	movs	r0, r0
	...

08009d80 <SensorTask>:
{
 8009d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d84:	b08d      	sub	sp, #52	; 0x34
	uint32_t tick = getSysTickCnt();
 8009d86:	f000 fb8d 	bl	800a4a4 <getSysTickCnt>
 8009d8a:	4607      	mov	r7, r0
	sensorsInit();	/**/
 8009d8c:	f7ff fefe 	bl	8009b8c <sensorsInit>
	sensorsSetupSlaveRead();/**/
 8009d90:	f7ff ff1a 	bl	8009bc8 <sensorsSetupSlaveRead>
	menu = START;
 8009d94:	2300      	movs	r3, #0
 8009d96:	4c8a      	ldr	r4, [pc, #552]	; (8009fc0 <SensorTask+0x240>)
 8009d98:	7023      	strb	r3, [r4, #0]
		vTaskDelay(100);
 8009d9a:	2064      	movs	r0, #100	; 0x64
 8009d9c:	f7fd fb1e 	bl	80073dc <vTaskDelay>
	while(menu == START)
 8009da0:	7823      	ldrb	r3, [r4, #0]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d0f9      	beq.n	8009d9a <SensorTask+0x1a>
				state.attitude.yaw = 270 + atan(temp_a / temp_b) * 57.2957796f;
 8009da6:	f20f 2900 	addw	r9, pc, #512	; 0x200
 8009daa:	e9d9 8900 	ldrd	r8, r9, [r9]
	sensorsAcquire(&sensors, tick);
 8009dae:	4639      	mov	r1, r7
 8009db0:	4884      	ldr	r0, [pc, #528]	; (8009fc4 <SensorTask+0x244>)
 8009db2:	f7ff ffd5 	bl	8009d60 <sensorsAcquire>
	EKF_AHRSInit((float *)&sensors.acc, (float *)&sensors.mag);
 8009db6:	4984      	ldr	r1, [pc, #528]	; (8009fc8 <SensorTask+0x248>)
	uint32_t lastWakeTime = 0, lastPlay = 0;
 8009db8:	f04f 0b00 	mov.w	fp, #0
	EKF_AHRSInit((float *)&sensors.acc, (float *)&sensors.mag);
 8009dbc:	f1a1 0018 	sub.w	r0, r1, #24
 8009dc0:	f7fa faf4 	bl	80043ac <EKF_AHRSInit>
			state.attitude.roll = attitude[0];
 8009dc4:	2600      	movs	r6, #0
		if (pdTRUE == xSemaphoreTake(sensorsDataReady, portMAX_DELAY))
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	4880      	ldr	r0, [pc, #512]	; (8009fcc <SensorTask+0x24c>)
 8009dca:	f04f 32ff 	mov.w	r2, #4294967295
 8009dce:	4619      	mov	r1, r3
 8009dd0:	6800      	ldr	r0, [r0, #0]
 8009dd2:	f7fc ff15 	bl	8006c00 <xQueueGenericReceive>
 8009dd6:	2801      	cmp	r0, #1
 8009dd8:	f040 8087 	bne.w	8009eea <SensorTask+0x16a>
			tick = getSysTickCnt();
 8009ddc:	f000 fb62 	bl	800a4a4 <getSysTickCnt>
			u8 dataLen = (u8) (SENSORS_MPU6500_BUFF_LEN + (isMagPresent ? SENSORS_MAG_BUFF_LEN : 0));
 8009de0:	4d7b      	ldr	r5, [pc, #492]	; (8009fd0 <SensorTask+0x250>)
			i2cdevRead(I2C2_DEV, MPU6500_ADDRESS_AD0_LOW, MPU6500_RA_ACCEL_XOUT_H, dataLen, buffer);
 8009de2:	4c7c      	ldr	r4, [pc, #496]	; (8009fd4 <SensorTask+0x254>)
			u8 dataLen = (u8) (SENSORS_MPU6500_BUFF_LEN + (isMagPresent ? SENSORS_MAG_BUFF_LEN : 0));
 8009de4:	782b      	ldrb	r3, [r5, #0]
			i2cdevRead(I2C2_DEV, MPU6500_ADDRESS_AD0_LOW, MPU6500_RA_ACCEL_XOUT_H, dataLen, buffer);
 8009de6:	223b      	movs	r2, #59	; 0x3b
			u8 dataLen = (u8) (SENSORS_MPU6500_BUFF_LEN + (isMagPresent ? SENSORS_MAG_BUFF_LEN : 0));
 8009de8:	2b00      	cmp	r3, #0
			i2cdevRead(I2C2_DEV, MPU6500_ADDRESS_AD0_LOW, MPU6500_RA_ACCEL_XOUT_H, dataLen, buffer);
 8009dea:	bf14      	ite	ne
 8009dec:	2316      	movne	r3, #22
 8009dee:	230e      	moveq	r3, #14
 8009df0:	2168      	movs	r1, #104	; 0x68
			tick = getSysTickCnt();
 8009df2:	4607      	mov	r7, r0
			i2cdevRead(I2C2_DEV, MPU6500_ADDRESS_AD0_LOW, MPU6500_RA_ACCEL_XOUT_H, dataLen, buffer);
 8009df4:	9400      	str	r4, [sp, #0]
 8009df6:	4878      	ldr	r0, [pc, #480]	; (8009fd8 <SensorTask+0x258>)
 8009df8:	f7f7 fd57 	bl	80018aa <i2cdevRead>
			Get_AccGyroData(&(buffer[0]));
 8009dfc:	4620      	mov	r0, r4
 8009dfe:	f7ff ff21 	bl	8009c44 <Get_AccGyroData>
			if (isMagPresent)
 8009e02:	782b      	ldrb	r3, [r5, #0]
 8009e04:	b11b      	cbz	r3, 8009e0e <SensorTask+0x8e>
				Get_MagData(&(buffer[SENSORS_MPU6500_BUFF_LEN]));
 8009e06:	f104 000e 	add.w	r0, r4, #14
 8009e0a:	f7ff ff89 	bl	8009d20 <Get_MagData>
			temp_a = (sensor_raw[6] - 241) / 1.04;
 8009e0e:	4d73      	ldr	r5, [pc, #460]	; (8009fdc <SensorTask+0x25c>)
			state.attitude.roll = attitude[0];
 8009e10:	f8df a1cc 	ldr.w	sl, [pc, #460]	; 8009fe0 <SensorTask+0x260>
			temp_a = (sensor_raw[6] - 241) / 1.04;
 8009e14:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
			state.attitude.roll = attitude[0];
 8009e18:	f8ca 6004 	str.w	r6, [sl, #4]
			state.attitude.pitch = attitude[1];
 8009e1c:	f8ca 6008 	str.w	r6, [sl, #8]
			temp_a = (sensor_raw[6] - 241) / 1.04;
 8009e20:	38f1      	subs	r0, #241	; 0xf1
 8009e22:	f7f6 fb5f 	bl	80004e4 <__aeabi_i2d>
 8009e26:	a362      	add	r3, pc, #392	; (adr r3, 8009fb0 <SensorTask+0x230>)
 8009e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e2c:	f7f6 fcee 	bl	800080c <__aeabi_ddiv>
 8009e30:	f7f6 feba 	bl	8000ba8 <__aeabi_d2f>
 8009e34:	4604      	mov	r4, r0
			temp_b = sensor_raw[7] - 72;
 8009e36:	f9b5 000e 	ldrsh.w	r0, [r5, #14]
 8009e3a:	3848      	subs	r0, #72	; 0x48
 8009e3c:	f7f6 ffbe 	bl	8000dbc <__aeabi_i2f>
			if((temp_a >= 0) && (temp_b < 0))
 8009e40:	2100      	movs	r1, #0
			temp_b = sensor_raw[7] - 72;
 8009e42:	4605      	mov	r5, r0
			if((temp_a >= 0) && (temp_b < 0))
 8009e44:	4620      	mov	r0, r4
 8009e46:	f7f7 f9bf 	bl	80011c8 <__aeabi_fcmpge>
 8009e4a:	b1c8      	cbz	r0, 8009e80 <SensorTask+0x100>
 8009e4c:	4631      	mov	r1, r6
 8009e4e:	4628      	mov	r0, r5
 8009e50:	f7f7 f9a6 	bl	80011a0 <__aeabi_fcmplt>
 8009e54:	b1a0      	cbz	r0, 8009e80 <SensorTask+0x100>
				state.attitude.yaw = 90 + atan(temp_a / temp_b) * 57.2957796f;
 8009e56:	4629      	mov	r1, r5
 8009e58:	4620      	mov	r0, r4
 8009e5a:	f7f7 f8b7 	bl	8000fcc <__aeabi_fdiv>
 8009e5e:	f7f6 fb53 	bl	8000508 <__aeabi_f2d>
 8009e62:	f000 fb2d 	bl	800a4c0 <atan>
 8009e66:	4642      	mov	r2, r8
 8009e68:	464b      	mov	r3, r9
 8009e6a:	f7f6 fba5 	bl	80005b8 <__aeabi_dmul>
 8009e6e:	2200      	movs	r2, #0
 8009e70:	4b5c      	ldr	r3, [pc, #368]	; (8009fe4 <SensorTask+0x264>)
				state.attitude.yaw = 270 + atan(temp_a / temp_b) * 57.2957796f;
 8009e72:	f7f6 f9eb 	bl	800024c <__adddf3>
 8009e76:	f7f6 fe97 	bl	8000ba8 <__aeabi_d2f>
 8009e7a:	f8ca 000c 	str.w	r0, [sl, #12]
 8009e7e:	e02f      	b.n	8009ee0 <SensorTask+0x160>
			else if((temp_a < 0) && (temp_b <= 0))
 8009e80:	4631      	mov	r1, r6
 8009e82:	4620      	mov	r0, r4
 8009e84:	f7f7 f98c 	bl	80011a0 <__aeabi_fcmplt>
 8009e88:	4631      	mov	r1, r6
 8009e8a:	b1c8      	cbz	r0, 8009ec0 <SensorTask+0x140>
 8009e8c:	4628      	mov	r0, r5
 8009e8e:	f7f7 f991 	bl	80011b4 <__aeabi_fcmple>
 8009e92:	2800      	cmp	r0, #0
 8009e94:	d1df      	bne.n	8009e56 <SensorTask+0xd6>
			else if((temp_a <= 0) && (temp_b > 0))
 8009e96:	4631      	mov	r1, r6
 8009e98:	4628      	mov	r0, r5
 8009e9a:	f7f7 f99f 	bl	80011dc <__aeabi_fcmpgt>
 8009e9e:	b1a0      	cbz	r0, 8009eca <SensorTask+0x14a>
				state.attitude.yaw = 270 + atan(temp_a / temp_b) * 57.2957796f;
 8009ea0:	4629      	mov	r1, r5
 8009ea2:	4620      	mov	r0, r4
 8009ea4:	f7f7 f892 	bl	8000fcc <__aeabi_fdiv>
 8009ea8:	f7f6 fb2e 	bl	8000508 <__aeabi_f2d>
 8009eac:	f000 fb08 	bl	800a4c0 <atan>
 8009eb0:	4642      	mov	r2, r8
 8009eb2:	464b      	mov	r3, r9
 8009eb4:	f7f6 fb80 	bl	80005b8 <__aeabi_dmul>
 8009eb8:	a33f      	add	r3, pc, #252	; (adr r3, 8009fb8 <SensorTask+0x238>)
 8009eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ebe:	e7d8      	b.n	8009e72 <SensorTask+0xf2>
			else if((temp_a <= 0) && (temp_b > 0))
 8009ec0:	4620      	mov	r0, r4
 8009ec2:	f7f7 f977 	bl	80011b4 <__aeabi_fcmple>
 8009ec6:	2800      	cmp	r0, #0
 8009ec8:	d1e5      	bne.n	8009e96 <SensorTask+0x116>
			else if((temp_a > 0) && (temp_b >= 0))
 8009eca:	4631      	mov	r1, r6
 8009ecc:	4620      	mov	r0, r4
 8009ece:	f7f7 f985 	bl	80011dc <__aeabi_fcmpgt>
 8009ed2:	b128      	cbz	r0, 8009ee0 <SensorTask+0x160>
 8009ed4:	4631      	mov	r1, r6
 8009ed6:	4628      	mov	r0, r5
 8009ed8:	f7f7 f976 	bl	80011c8 <__aeabi_fcmpge>
 8009edc:	2800      	cmp	r0, #0
 8009ede:	d1df      	bne.n	8009ea0 <SensorTask+0x120>
			LED_TOGGLE;
 8009ee0:	4a41      	ldr	r2, [pc, #260]	; (8009fe8 <SensorTask+0x268>)
 8009ee2:	68d3      	ldr	r3, [r2, #12]
 8009ee4:	f083 0310 	eor.w	r3, r3, #16
 8009ee8:	60d3      	str	r3, [r2, #12]
		if(ak8963_CaliStage == 1)
 8009eea:	4b40      	ldr	r3, [pc, #256]	; (8009fec <SensorTask+0x26c>)
 8009eec:	781b      	ldrb	r3, [r3, #0]
 8009eee:	2b01      	cmp	r3, #1
 8009ef0:	f47f af69 	bne.w	8009dc6 <SensorTask+0x46>
			if(tick - lastPlay > 10)
 8009ef4:	eba7 030b 	sub.w	r3, r7, fp
 8009ef8:	2b0a      	cmp	r3, #10
 8009efa:	f67f af64 	bls.w	8009dc6 <SensorTask+0x46>
				ackMsg.head = 0xAAAA;
 8009efe:	4b3c      	ldr	r3, [pc, #240]	; (8009ff0 <SensorTask+0x270>)
				ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 8009f00:	2116      	movs	r1, #22
				ackMsg.head = 0xAAAA;
 8009f02:	9302      	str	r3, [sp, #8]
				ackMsg.data[0] = sensor_raw[0];
 8009f04:	4b35      	ldr	r3, [pc, #212]	; (8009fdc <SensorTask+0x25c>)
				ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 8009f06:	a802      	add	r0, sp, #8
				ackMsg.data[0] = sensor_raw[0];
 8009f08:	881a      	ldrh	r2, [r3, #0]
				for(int i = 0; i < ackMsg.dataLen - 2; i++)
 8009f0a:	2500      	movs	r5, #0
				ackMsg.data[0] = sensor_raw[0];
 8009f0c:	f8ad 200c 	strh.w	r2, [sp, #12]
				ackMsg.data[2] = sensor_raw[1];
 8009f10:	885a      	ldrh	r2, [r3, #2]
					while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8009f12:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 8009ff4 <SensorTask+0x274>
				ackMsg.data[2] = sensor_raw[1];
 8009f16:	f8ad 200e 	strh.w	r2, [sp, #14]
				ackMsg.data[4] = sensor_raw[2];
 8009f1a:	889a      	ldrh	r2, [r3, #4]
 8009f1c:	ac02      	add	r4, sp, #8
 8009f1e:	f8ad 2010 	strh.w	r2, [sp, #16]
				ackMsg.data[6] = sensor_raw[3];
 8009f22:	88da      	ldrh	r2, [r3, #6]
 8009f24:	f8ad 2012 	strh.w	r2, [sp, #18]
				ackMsg.data[8] = sensor_raw[4];
 8009f28:	891a      	ldrh	r2, [r3, #8]
 8009f2a:	f8ad 2014 	strh.w	r2, [sp, #20]
				ackMsg.data[10] = sensor_raw[5];
 8009f2e:	895a      	ldrh	r2, [r3, #10]
 8009f30:	f8ad 2016 	strh.w	r2, [sp, #22]
				ackMsg.data[12] = sensor_raw[6];
 8009f34:	899a      	ldrh	r2, [r3, #12]
 8009f36:	f8ad 2018 	strh.w	r2, [sp, #24]
				ackMsg.data[14] = sensor_raw[7];
 8009f3a:	89da      	ldrh	r2, [r3, #14]
				ackMsg.data[16] = sensor_raw[8];
 8009f3c:	8a1b      	ldrh	r3, [r3, #16]
				ackMsg.data[14] = sensor_raw[7];
 8009f3e:	f8ad 201a 	strh.w	r2, [sp, #26]
				ackMsg.data[16] = sensor_raw[8];
 8009f42:	f8ad 301c 	strh.w	r3, [sp, #28]
				ackMsg.checksum = CRC_Table((uint8_t *)&ackMsg, ackMsg.dataLen - 2);
 8009f46:	f000 f96f 	bl	800a228 <CRC_Table>
 8009f4a:	f8ad 002c 	strh.w	r0, [sp, #44]	; 0x2c
				for(int i = 0; i < ackMsg.dataLen - 2; i++)
 8009f4e:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8009f52:	3b02      	subs	r3, #2
 8009f54:	42ab      	cmp	r3, r5
 8009f56:	dc1a      	bgt.n	8009f8e <SensorTask+0x20e>
				while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8009f58:	4c26      	ldr	r4, [pc, #152]	; (8009ff4 <SensorTask+0x274>)
 8009f5a:	2180      	movs	r1, #128	; 0x80
 8009f5c:	4620      	mov	r0, r4
 8009f5e:	f7ff fa64 	bl	800942a <USART_GetFlagStatus>
 8009f62:	2800      	cmp	r0, #0
 8009f64:	d0f9      	beq.n	8009f5a <SensorTask+0x1da>
				USART_SendData(USART1, ackMsg.checksum);
 8009f66:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 8009f6a:	4822      	ldr	r0, [pc, #136]	; (8009ff4 <SensorTask+0x274>)
 8009f6c:	f7ff fa55 	bl	800941a <USART_SendData>
				while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8009f70:	4c20      	ldr	r4, [pc, #128]	; (8009ff4 <SensorTask+0x274>)
 8009f72:	2180      	movs	r1, #128	; 0x80
 8009f74:	4620      	mov	r0, r4
 8009f76:	f7ff fa58 	bl	800942a <USART_GetFlagStatus>
 8009f7a:	2800      	cmp	r0, #0
 8009f7c:	d0f9      	beq.n	8009f72 <SensorTask+0x1f2>
				USART_SendData(USART1, ackMsg.checksum >> 8);
 8009f7e:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 8009f82:	481c      	ldr	r0, [pc, #112]	; (8009ff4 <SensorTask+0x274>)
 8009f84:	0a09      	lsrs	r1, r1, #8
 8009f86:	f7ff fa48 	bl	800941a <USART_SendData>
				lastPlay = tick;
 8009f8a:	46bb      	mov	fp, r7
 8009f8c:	e71b      	b.n	8009dc6 <SensorTask+0x46>
					while(USART_GetFlagStatus(USART1, USART_FLAG_TXE)== RESET)
 8009f8e:	2180      	movs	r1, #128	; 0x80
 8009f90:	4650      	mov	r0, sl
 8009f92:	f7ff fa4a 	bl	800942a <USART_GetFlagStatus>
 8009f96:	2800      	cmp	r0, #0
 8009f98:	d0f9      	beq.n	8009f8e <SensorTask+0x20e>
					USART_SendData(USART1, ((uint8_t *)&ackMsg)[i]);
 8009f9a:	4650      	mov	r0, sl
 8009f9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fa0:	f7ff fa3b 	bl	800941a <USART_SendData>
				for(int i = 0; i < ackMsg.dataLen - 2; i++)
 8009fa4:	3501      	adds	r5, #1
 8009fa6:	e7d2      	b.n	8009f4e <SensorTask+0x1ce>
 8009fa8:	20000000 	.word	0x20000000
 8009fac:	404ca5dc 	.word	0x404ca5dc
 8009fb0:	0a3d70a4 	.word	0x0a3d70a4
 8009fb4:	3ff0a3d7 	.word	0x3ff0a3d7
 8009fb8:	00000000 	.word	0x00000000
 8009fbc:	4070e000 	.word	0x4070e000
 8009fc0:	20000080 	.word	0x20000080
 8009fc4:	20005ecc 	.word	0x20005ecc
 8009fc8:	20005ee4 	.word	0x20005ee4
 8009fcc:	20005f00 	.word	0x20005f00
 8009fd0:	20005eb2 	.word	0x20005eb2
 8009fd4:	20004621 	.word	0x20004621
 8009fd8:	20000000 	.word	0x20000000
 8009fdc:	20005eb8 	.word	0x20005eb8
 8009fe0:	20005f04 	.word	0x20005f04
 8009fe4:	40568000 	.word	0x40568000
 8009fe8:	40011000 	.word	0x40011000
 8009fec:	20004620 	.word	0x20004620
 8009ff0:	1829aaaa 	.word	0x1829aaaa
 8009ff4:	40013800 	.word	0x40013800

08009ff8 <EXTI2_IRQHandler>:
	return value;
}


void EXTI2_IRQHandler(void)
{
 8009ff8:	b507      	push	{r0, r1, r2, lr}
	// sensor
	if (EXTI_GetITStatus(EXTI_Line2) == SET)
 8009ffa:	2004      	movs	r0, #4
 8009ffc:	f7fe fba4 	bl	8008748 <EXTI_GetITStatus>
 800a000:	2801      	cmp	r0, #1
 800a002:	d115      	bne.n	800a030 <EXTI2_IRQHandler+0x38>
	{
		EXTI_ClearITPendingBit(EXTI_Line2);
 800a004:	2004      	movs	r0, #4
 800a006:	f7fe fbad 	bl	8008764 <EXTI_ClearITPendingBit>
		
		
		portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 800a00a:	2300      	movs	r3, #0
 800a00c:	9301      	str	r3, [sp, #4]
		xSemaphoreGiveFromISR(sensorsDataReady, &xHigherPriorityTaskWoken);
 800a00e:	4b0a      	ldr	r3, [pc, #40]	; (800a038 <EXTI2_IRQHandler+0x40>)
 800a010:	a901      	add	r1, sp, #4
 800a012:	6818      	ldr	r0, [r3, #0]
 800a014:	f7fc fd9a 	bl	8006b4c <xQueueGiveFromISR>

		if (xHigherPriorityTaskWoken)
 800a018:	9b01      	ldr	r3, [sp, #4]
 800a01a:	b14b      	cbz	r3, 800a030 <EXTI2_IRQHandler+0x38>
		{
			portYIELD();
 800a01c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800a020:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a024:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800a028:	f3bf 8f4f 	dsb	sy
 800a02c:	f3bf 8f6f 	isb	sy
		}
		
	}
}
 800a030:	b003      	add	sp, #12
 800a032:	f85d fb04 	ldr.w	pc, [sp], #4
 800a036:	bf00      	nop
 800a038:	20005f00 	.word	0x20005f00

0800a03c <scan_files>:
  * @brief  scan_files FatFs
  * @param  path:
  * @retval result:
  */
FRESULT scan_files (char* path) 
{ 
 800a03c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	
#if _USE_LFN 
  /*  */
  /* 2*/
  static char lfn[_MAX_LFN*2 + 1]; 	
  fno.lfname = lfn; 
 800a040:	4b1d      	ldr	r3, [pc, #116]	; (800a0b8 <scan_files+0x7c>)
{ 
 800a042:	b092      	sub	sp, #72	; 0x48
  fno.lfname = lfn; 
 800a044:	9307      	str	r3, [sp, #28]
  fno.lfsize = sizeof(lfn); 
 800a046:	f240 13ff 	movw	r3, #511	; 0x1ff
{ 
 800a04a:	4604      	mov	r4, r0
#endif 
  //
  res = f_opendir(&dir, path); 
 800a04c:	4601      	mov	r1, r0
 800a04e:	a809      	add	r0, sp, #36	; 0x24
  fno.lfsize = sizeof(lfn); 
 800a050:	9308      	str	r3, [sp, #32]
  res = f_opendir(&dir, path); 
 800a052:	f7fb fef3 	bl	8005e3c <f_opendir>
  if (res == FR_OK) 
 800a056:	bb38      	cbnz	r0, 800a0a8 <scan_files+0x6c>
	{ 
    i = strlen(path); 
 800a058:	4620      	mov	r0, r4
 800a05a:	f7f6 f8e9 	bl	8000230 <strlen>
 800a05e:	4605      	mov	r5, r0
        if (res != FR_OK) 
					break; 
      } 
			else 
			{ 
				printf("%s/%s\r\n", path, fn);								//
 800a060:	4e16      	ldr	r6, [pc, #88]	; (800a0bc <scan_files+0x80>)
        sprintf(&path[i], "/%s", fn); 		
 800a062:	f8df 805c 	ldr.w	r8, [pc, #92]	; 800a0c0 <scan_files+0x84>
      fn = *fno.lfname ? fno.lfname : fno.fname; 
 800a066:	f10d 070d 	add.w	r7, sp, #13
      res = f_readdir(&dir, &fno); 								
 800a06a:	a901      	add	r1, sp, #4
 800a06c:	a809      	add	r0, sp, #36	; 0x24
 800a06e:	f7fb ff1b 	bl	8005ea8 <f_readdir>
      if (res != FR_OK || fno.fname[0] == 0) break; 	
 800a072:	b9c8      	cbnz	r0, 800a0a8 <scan_files+0x6c>
 800a074:	f89d 000d 	ldrb.w	r0, [sp, #13]
 800a078:	b1b0      	cbz	r0, 800a0a8 <scan_files+0x6c>
      fn = *fno.lfname ? fno.lfname : fno.fname; 
 800a07a:	9a07      	ldr	r2, [sp, #28]
 800a07c:	7813      	ldrb	r3, [r2, #0]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	bf08      	it	eq
 800a082:	463a      	moveq	r2, r7
      if (*fn == '.') continue; 	
 800a084:	7813      	ldrb	r3, [r2, #0]
 800a086:	2b2e      	cmp	r3, #46	; 0x2e
 800a088:	d0ef      	beq.n	800a06a <scan_files+0x2e>
      if (fno.fattrib & AM_DIR)         
 800a08a:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800a08e:	06db      	lsls	r3, r3, #27
 800a090:	d50d      	bpl.n	800a0ae <scan_files+0x72>
        sprintf(&path[i], "/%s", fn); 		
 800a092:	4641      	mov	r1, r8
 800a094:	1960      	adds	r0, r4, r5
 800a096:	f002 f931 	bl	800c2fc <siprintf>
        res = scan_files(path);	
 800a09a:	4620      	mov	r0, r4
 800a09c:	f7ff ffce 	bl	800a03c <scan_files>
        path[i] = 0;         
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	5563      	strb	r3, [r4, r5]
        if (res != FR_OK) 
 800a0a4:	2800      	cmp	r0, #0
 800a0a6:	d0e0      	beq.n	800a06a <scan_files+0x2e>
        /*  */
      }//else
    } //for
  } 
  return res; 
}
 800a0a8:	b012      	add	sp, #72	; 0x48
 800a0aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				printf("%s/%s\r\n", path, fn);								//
 800a0ae:	4621      	mov	r1, r4
 800a0b0:	4630      	mov	r0, r6
 800a0b2:	f002 f8b5 	bl	800c220 <iprintf>
 800a0b6:	e7d8      	b.n	800a06a <scan_files+0x2e>
 800a0b8:	20006fdc 	.word	0x20006fdc
 800a0bc:	0803bf89 	.word	0x0803bf89
 800a0c0:	0803bf85 	.word	0x0803bf85

0800a0c4 <FileSystem_Init>:
{
 800a0c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
	res_flash = f_mount(&fs,"1:",1);
 800a0c6:	493a      	ldr	r1, [pc, #232]	; (800a1b0 <FileSystem_Init+0xec>)
 800a0c8:	2201      	movs	r2, #1
 800a0ca:	483a      	ldr	r0, [pc, #232]	; (800a1b4 <FileSystem_Init+0xf0>)
 800a0cc:	f7fb fc46 	bl	800595c <f_mount>
 800a0d0:	4c39      	ldr	r4, [pc, #228]	; (800a1b8 <FileSystem_Init+0xf4>)
	if(res_flash == FR_NO_FILESYSTEM)
 800a0d2:	280d      	cmp	r0, #13
	res_flash = f_mount(&fs,"1:",1);
 800a0d4:	4601      	mov	r1, r0
 800a0d6:	7020      	strb	r0, [r4, #0]
	if(res_flash == FR_NO_FILESYSTEM)
 800a0d8:	d156      	bne.n	800a188 <FileSystem_Init+0xc4>
		if(configParam.fs_mark == FS_MARK)
 800a0da:	4b38      	ldr	r3, [pc, #224]	; (800a1bc <FileSystem_Init+0xf8>)
 800a0dc:	68da      	ldr	r2, [r3, #12]
 800a0de:	4b38      	ldr	r3, [pc, #224]	; (800a1c0 <FileSystem_Init+0xfc>)
 800a0e0:	429a      	cmp	r2, r3
 800a0e2:	d10c      	bne.n	800a0fe <FileSystem_Init+0x3a>
			__set_FAULTMASK(1); // 
 800a0e4:	2001      	movs	r0, #1
 800a0e6:	f7f7 f901 	bl	80012ec <__set_FAULTMASK>
 * Initiate a system reset request to reset the MCU
 */
static __INLINE void NVIC_SystemReset(void)
{
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      | 
                 (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | 
 800a0ea:	4936      	ldr	r1, [pc, #216]	; (800a1c4 <FileSystem_Init+0x100>)
 800a0ec:	4b36      	ldr	r3, [pc, #216]	; (800a1c8 <FileSystem_Init+0x104>)
 800a0ee:	68ca      	ldr	r2, [r1, #12]
 800a0f0:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800a0f4:	4313      	orrs	r3, r2
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      | 
 800a0f6:	60cb      	str	r3, [r1, #12]
static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
 800a0f8:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
  __DSB();                                                     /* Ensure completion of memory access */              
  while(1);                                                    /* wait until reset */
 800a0fc:	e7fe      	b.n	800a0fc <FileSystem_Init+0x38>
		printf(">>SPI FLASH,...\r\n");
 800a0fe:	4833      	ldr	r0, [pc, #204]	; (800a1cc <FileSystem_Init+0x108>)
 800a100:	f002 f8f4 	bl	800c2ec <puts>
		res_flash=f_mkfs("1:",0,0);							
 800a104:	2200      	movs	r2, #0
 800a106:	482a      	ldr	r0, [pc, #168]	; (800a1b0 <FileSystem_Init+0xec>)
 800a108:	4611      	mov	r1, r2
 800a10a:	f7fb ff5d 	bl	8005fc8 <f_mkfs>
 800a10e:	4605      	mov	r5, r0
 800a110:	7020      	strb	r0, [r4, #0]
		if(res_flash == FR_OK)
 800a112:	2800      	cmp	r0, #0
 800a114:	d12f      	bne.n	800a176 <FileSystem_Init+0xb2>
			printf(">>SPI FLASH...\r\n");
 800a116:	482e      	ldr	r0, [pc, #184]	; (800a1d0 <FileSystem_Init+0x10c>)
 800a118:	f002 f8e8 	bl	800c2ec <puts>
			res_flash = f_mount(NULL,"1:",1);			
 800a11c:	2201      	movs	r2, #1
 800a11e:	4924      	ldr	r1, [pc, #144]	; (800a1b0 <FileSystem_Init+0xec>)
 800a120:	4628      	mov	r0, r5
 800a122:	f7fb fc1b 	bl	800595c <f_mount>
			res_flash = f_mount(&fs,"1:",1);
 800a126:	2201      	movs	r2, #1
			res_flash = f_mount(NULL,"1:",1);			
 800a128:	7020      	strb	r0, [r4, #0]
			res_flash = f_mount(&fs,"1:",1);
 800a12a:	4921      	ldr	r1, [pc, #132]	; (800a1b0 <FileSystem_Init+0xec>)
 800a12c:	4821      	ldr	r0, [pc, #132]	; (800a1b4 <FileSystem_Init+0xf0>)
 800a12e:	f7fb fc15 	bl	800595c <f_mount>
 800a132:	7020      	strb	r0, [r4, #0]
	printf("\n***************  ***************\r\n");
 800a134:	4827      	ldr	r0, [pc, #156]	; (800a1d4 <FileSystem_Init+0x110>)
 800a136:	f002 f8d9 	bl	800c2ec <puts>
  res_flash = f_getfree("1:", &fre_clust, &pfs);
 800a13a:	466a      	mov	r2, sp
 800a13c:	a901      	add	r1, sp, #4
 800a13e:	481c      	ldr	r0, [pc, #112]	; (800a1b0 <FileSystem_Init+0xec>)
 800a140:	f7fb fee2 	bl	8005f08 <f_getfree>
  tot_sect = (pfs->n_fatent - 2) * pfs->csize;
 800a144:	9900      	ldr	r1, [sp, #0]
  printf("\n>>%10lu KB.\n>>  %10lu KB.\n", tot_sect *4, fre_sect *4);
 800a146:	9a01      	ldr	r2, [sp, #4]
  tot_sect = (pfs->n_fatent - 2) * pfs->csize;
 800a148:	788b      	ldrb	r3, [r1, #2]
 800a14a:	6949      	ldr	r1, [r1, #20]
  printf("\n>>%10lu KB.\n>>  %10lu KB.\n", tot_sect *4, fre_sect *4);
 800a14c:	435a      	muls	r2, r3
  tot_sect = (pfs->n_fatent - 2) * pfs->csize;
 800a14e:	3902      	subs	r1, #2
 800a150:	4359      	muls	r1, r3
  printf("\n>>%10lu KB.\n>>  %10lu KB.\n", tot_sect *4, fre_sect *4);
 800a152:	0092      	lsls	r2, r2, #2
  res_flash = f_getfree("1:", &fre_clust, &pfs);
 800a154:	7020      	strb	r0, [r4, #0]
  printf("\n>>%10lu KB.\n>>  %10lu KB.\n", tot_sect *4, fre_sect *4);
 800a156:	0089      	lsls	r1, r1, #2
 800a158:	481f      	ldr	r0, [pc, #124]	; (800a1d8 <FileSystem_Init+0x114>)
 800a15a:	f002 f861 	bl	800c220 <iprintf>
	printf("*******************************\r\n");
 800a15e:	481f      	ldr	r0, [pc, #124]	; (800a1dc <FileSystem_Init+0x118>)
 800a160:	f002 f8c4 	bl	800c2ec <puts>
  strcpy(fpath,"1:");
 800a164:	4912      	ldr	r1, [pc, #72]	; (800a1b0 <FileSystem_Init+0xec>)
 800a166:	481e      	ldr	r0, [pc, #120]	; (800a1e0 <FileSystem_Init+0x11c>)
 800a168:	f002 fa1b 	bl	800c5a2 <strcpy>
  scan_files(fpath);
 800a16c:	481c      	ldr	r0, [pc, #112]	; (800a1e0 <FileSystem_Init+0x11c>)
 800a16e:	f7ff ff65 	bl	800a03c <scan_files>
}
 800a172:	b003      	add	sp, #12
 800a174:	bd30      	pop	{r4, r5, pc}
			LED_TOGGLE;
 800a176:	4a1b      	ldr	r2, [pc, #108]	; (800a1e4 <FileSystem_Init+0x120>)
			printf("!!SPI FLASH...\r\n");
 800a178:	481b      	ldr	r0, [pc, #108]	; (800a1e8 <FileSystem_Init+0x124>)
			LED_TOGGLE;
 800a17a:	68d3      	ldr	r3, [r2, #12]
 800a17c:	f083 0310 	eor.w	r3, r3, #16
 800a180:	60d3      	str	r3, [r2, #12]
			printf("!!SPI FLASH...\r\n");
 800a182:	f002 f8b3 	bl	800c2ec <puts>
			while(1);
 800a186:	e7fe      	b.n	800a186 <FileSystem_Init+0xc2>
  else if(res_flash != FR_OK)
 800a188:	b130      	cbz	r0, 800a198 <FileSystem_Init+0xd4>
    printf("!!SPI FLASH...(%d)\r\n",res_flash);
 800a18a:	4818      	ldr	r0, [pc, #96]	; (800a1ec <FileSystem_Init+0x128>)
 800a18c:	f002 f848 	bl	800c220 <iprintf>
    printf("!!,SPI FLASH...\r\n");
 800a190:	4817      	ldr	r0, [pc, #92]	; (800a1f0 <FileSystem_Init+0x12c>)
 800a192:	f002 f8ab 	bl	800c2ec <puts>
		while(1);
 800a196:	e7fe      	b.n	800a196 <FileSystem_Init+0xd2>
		if(configParam.fs_mark != FS_MARK)
 800a198:	4b08      	ldr	r3, [pc, #32]	; (800a1bc <FileSystem_Init+0xf8>)
 800a19a:	68da      	ldr	r2, [r3, #12]
 800a19c:	4b08      	ldr	r3, [pc, #32]	; (800a1c0 <FileSystem_Init+0xfc>)
 800a19e:	429a      	cmp	r2, r3
 800a1a0:	d001      	beq.n	800a1a6 <FileSystem_Init+0xe2>
			SaveConfigData();
 800a1a2:	f7f7 fadb 	bl	800175c <SaveConfigData>
    printf(">>SPI FLASH...\r\n");
 800a1a6:	4813      	ldr	r0, [pc, #76]	; (800a1f4 <FileSystem_Init+0x130>)
 800a1a8:	f002 f8a0 	bl	800c2ec <puts>
 800a1ac:	e7c2      	b.n	800a134 <FileSystem_Init+0x70>
 800a1ae:	bf00      	nop
 800a1b0:	0803bf91 	.word	0x0803bf91
 800a1b4:	20005fac 	.word	0x20005fac
 800a1b8:	200071db 	.word	0x200071db
 800a1bc:	200045a8 	.word	0x200045a8
 800a1c0:	aabbccdd 	.word	0xaabbccdd
 800a1c4:	e000ed00 	.word	0xe000ed00
 800a1c8:	05fa0004 	.word	0x05fa0004
 800a1cc:	0803bf94 	.word	0x0803bf94
 800a1d0:	0803bfc3 	.word	0x0803bfc3
 800a1d4:	0803c061 	.word	0x0803c061
 800a1d8:	0803c090 	.word	0x0803c090
 800a1dc:	0803c0c2 	.word	0x0803c0c2
 800a1e0:	20005f48 	.word	0x20005f48
 800a1e4:	40011000 	.word	0x40011000
 800a1e8:	0803bfdd 	.word	0x0803bfdd
 800a1ec:	0803bff7 	.word	0x0803bff7
 800a1f0:	0803c01c 	.word	0x0803c01c
 800a1f4:	0803c041 	.word	0x0803c041

0800a1f8 <assertFail>:
	snapshot.fileName = file;
	snapshot.line = line;
}

void assertFail(char *exp, char *file, int line)
{
 800a1f8:	b508      	push	{r3, lr}
        __asm volatile
 800a1fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1fe:	f383 8811 	msr	BASEPRI, r3
 800a202:	f3bf 8f6f 	isb	sy
 800a206:	f3bf 8f4f 	dsb	sy
	snapshot.magicNumber = MAGIC_ASSERT_INDICATOR;
 800a20a:	4b04      	ldr	r3, [pc, #16]	; (800a21c <assertFail+0x24>)
 800a20c:	4d04      	ldr	r5, [pc, #16]	; (800a220 <assertFail+0x28>)
	portDISABLE_INTERRUPTS();
	storeAssertSnapshotData(file, line);
	printf("Assert failed %s:%d\n", file, line);
 800a20e:	4805      	ldr	r0, [pc, #20]	; (800a224 <assertFail+0x2c>)
	snapshot.fileName = file;
 800a210:	e9c3 5100 	strd	r5, r1, [r3]
	snapshot.line = line;
 800a214:	609a      	str	r2, [r3, #8]
	printf("Assert failed %s:%d\n", file, line);
 800a216:	f002 f803 	bl	800c220 <iprintf>

	while (1);
 800a21a:	e7fe      	b.n	800a21a <assertFail+0x22>
 800a21c:	200002b0 	.word	0x200002b0
 800a220:	2f8a001f 	.word	0x2f8a001f
 800a224:	0803c0ef 	.word	0x0803c0ef

0800a228 <CRC_Table>:

// Modbus CRC16, : 16, :x16+x15+x2+x1, Hex: 8005, : FFFF, XOROUT: 0000
uint16_t CRC_Table(uint8_t *ptr, uint16_t len)
{
	uint8_t crchi = 0xff;
	uint8_t crclo = 0xff; 
 800a228:	23ff      	movs	r3, #255	; 0xff
{
 800a22a:	b570      	push	{r4, r5, r6, lr}
	uint8_t crchi = 0xff;
 800a22c:	461c      	mov	r4, r3
	uint16_t index;
	while(len--) 
	{
		index = crclo ^ *ptr++; 
		crclo = crchi ^ crcTableHigh[index];
 800a22e:	4d07      	ldr	r5, [pc, #28]	; (800a24c <CRC_Table+0x24>)
		crchi = crcTableLow[index];
 800a230:	4e07      	ldr	r6, [pc, #28]	; (800a250 <CRC_Table+0x28>)
 800a232:	4401      	add	r1, r0
	while(len--) 
 800a234:	4281      	cmp	r1, r0
 800a236:	d102      	bne.n	800a23e <CRC_Table+0x16>
	}
	return (crchi << 8 | crclo);
}
 800a238:	ea43 2004 	orr.w	r0, r3, r4, lsl #8
 800a23c:	bd70      	pop	{r4, r5, r6, pc}
		index = crclo ^ *ptr++; 
 800a23e:	f810 2b01 	ldrb.w	r2, [r0], #1
		crclo = crchi ^ crcTableHigh[index];
 800a242:	405a      	eors	r2, r3
 800a244:	5cab      	ldrb	r3, [r5, r2]
 800a246:	4063      	eors	r3, r4
		crchi = crcTableLow[index];
 800a248:	5cb4      	ldrb	r4, [r6, r2]
 800a24a:	e7f3      	b.n	800a234 <CRC_Table+0xc>
 800a24c:	0803c104 	.word	0x0803c104
 800a250:	0803c204 	.word	0x0803c204

0800a254 <startTask>:
}


// 
void startTask(void *arg)
{
 800a254:	b537      	push	{r0, r1, r2, r4, r5, lr}
	// 
	taskENTER_CRITICAL();
 800a256:	f7fd fd15 	bl	8007c84 <vPortEnterCritical>
	
	printf("Free heap before starting: %d bytes\n", xPortGetFreeHeapSize());
 800a25a:	f7fd ff31 	bl	80080c0 <xPortGetFreeHeapSize>
	
	xTaskCreate(SensorTask, "SENSORS", 300, NULL, 5, NULL);			        /**/
 800a25e:	2400      	movs	r4, #0
 800a260:	2505      	movs	r5, #5
	printf("Free heap before starting: %d bytes\n", xPortGetFreeHeapSize());
 800a262:	4601      	mov	r1, r0
 800a264:	4829      	ldr	r0, [pc, #164]	; (800a30c <startTask+0xb8>)
 800a266:	f001 ffdb 	bl	800c220 <iprintf>
	xTaskCreate(SensorTask, "SENSORS", 300, NULL, 5, NULL);			        /**/
 800a26a:	4623      	mov	r3, r4
 800a26c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800a270:	e9cd 5400 	strd	r5, r4, [sp]
 800a274:	4926      	ldr	r1, [pc, #152]	; (800a310 <startTask+0xbc>)
 800a276:	4827      	ldr	r0, [pc, #156]	; (800a314 <startTask+0xc0>)
 800a278:	f7fc fe0e 	bl	8006e98 <xTaskCreate>

	xTaskCreate(MenuTask, "MENU", 1600, NULL, 5, NULL);										/**/
 800a27c:	4623      	mov	r3, r4
 800a27e:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800a282:	e9cd 5400 	strd	r5, r4, [sp]
 800a286:	4924      	ldr	r1, [pc, #144]	; (800a318 <startTask+0xc4>)
 800a288:	4824      	ldr	r0, [pc, #144]	; (800a31c <startTask+0xc8>)
 800a28a:	f7fc fe05 	bl	8006e98 <xTaskCreate>
	
	//xTaskCreate(PlayMusic, "PlayMusic", 200, NULL, 4, NULL);			      /**/
	
	xTaskCreate(PowerTask, "POWER", 100, NULL, 5, NULL);
 800a28e:	4623      	mov	r3, r4
 800a290:	2264      	movs	r2, #100	; 0x64
 800a292:	e9cd 5400 	strd	r5, r4, [sp]
 800a296:	4922      	ldr	r1, [pc, #136]	; (800a320 <startTask+0xcc>)
 800a298:	4822      	ldr	r0, [pc, #136]	; (800a324 <startTask+0xd0>)
 800a29a:	f7fc fdfd 	bl	8006e98 <xTaskCreate>
	
	xTaskCreate(MotorTask, "MOTOR", 100, NULL, 5, NULL);
 800a29e:	4623      	mov	r3, r4
 800a2a0:	2264      	movs	r2, #100	; 0x64
 800a2a2:	e9cd 5400 	strd	r5, r4, [sp]
 800a2a6:	4920      	ldr	r1, [pc, #128]	; (800a328 <startTask+0xd4>)
 800a2a8:	4820      	ldr	r0, [pc, #128]	; (800a32c <startTask+0xd8>)
 800a2aa:	f7fc fdf5 	bl	8006e98 <xTaskCreate>
	
	xTaskCreate(RadioTask, "RADIO", 100, NULL, 5, NULL);
 800a2ae:	4623      	mov	r3, r4
 800a2b0:	2264      	movs	r2, #100	; 0x64
 800a2b2:	e9cd 5400 	strd	r5, r4, [sp]
 800a2b6:	491e      	ldr	r1, [pc, #120]	; (800a330 <startTask+0xdc>)
 800a2b8:	481e      	ldr	r0, [pc, #120]	; (800a334 <startTask+0xe0>)
 800a2ba:	f7fc fded 	bl	8006e98 <xTaskCreate>

	xTaskCreate(Usart1Task, "USART1", 200, NULL, 5, NULL);
 800a2be:	4623      	mov	r3, r4
 800a2c0:	22c8      	movs	r2, #200	; 0xc8
 800a2c2:	e9cd 5400 	strd	r5, r4, [sp]
 800a2c6:	491c      	ldr	r1, [pc, #112]	; (800a338 <startTask+0xe4>)
 800a2c8:	481c      	ldr	r0, [pc, #112]	; (800a33c <startTask+0xe8>)
 800a2ca:	f7fc fde5 	bl	8006e98 <xTaskCreate>
	
	xTaskCreate(Uart4Task, "UART4", 100, NULL, 5, NULL);
 800a2ce:	4623      	mov	r3, r4
 800a2d0:	2264      	movs	r2, #100	; 0x64
 800a2d2:	e9cd 5400 	strd	r5, r4, [sp]
 800a2d6:	491a      	ldr	r1, [pc, #104]	; (800a340 <startTask+0xec>)
 800a2d8:	481a      	ldr	r0, [pc, #104]	; (800a344 <startTask+0xf0>)
 800a2da:	f7fc fddd 	bl	8006e98 <xTaskCreate>
	
	xTaskCreate(Uart5Task, "UART5", 100, NULL, 5, NULL);
 800a2de:	4623      	mov	r3, r4
 800a2e0:	2264      	movs	r2, #100	; 0x64
 800a2e2:	4919      	ldr	r1, [pc, #100]	; (800a348 <startTask+0xf4>)
 800a2e4:	e9cd 5400 	strd	r5, r4, [sp]
 800a2e8:	4818      	ldr	r0, [pc, #96]	; (800a34c <startTask+0xf8>)
 800a2ea:	f7fc fdd5 	bl	8006e98 <xTaskCreate>
	
	// 
	printf("Free heap after starting: %d bytes\n", xPortGetFreeHeapSize());
 800a2ee:	f7fd fee7 	bl	80080c0 <xPortGetFreeHeapSize>
 800a2f2:	4601      	mov	r1, r0
 800a2f4:	4816      	ldr	r0, [pc, #88]	; (800a350 <startTask+0xfc>)
 800a2f6:	f001 ff93 	bl	800c220 <iprintf>
	
	// 
	vTaskDelete(startTaskHandle);
 800a2fa:	4b16      	ldr	r3, [pc, #88]	; (800a354 <startTask+0x100>)
 800a2fc:	6818      	ldr	r0, [r3, #0]
 800a2fe:	f7fc fea3 	bl	8007048 <vTaskDelete>
	
	// 
	taskEXIT_CRITICAL();
} 
 800a302:	b003      	add	sp, #12
 800a304:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	taskEXIT_CRITICAL();
 800a308:	f7fd bcde 	b.w	8007cc8 <vPortExitCritical>
 800a30c:	0803c304 	.word	0x0803c304
 800a310:	0803c329 	.word	0x0803c329
 800a314:	08009d81 	.word	0x08009d81
 800a318:	0803c331 	.word	0x0803c331
 800a31c:	080022f1 	.word	0x080022f1
 800a320:	0803c336 	.word	0x0803c336
 800a324:	08003479 	.word	0x08003479
 800a328:	0803c33c 	.word	0x0803c33c
 800a32c:	08002a71 	.word	0x08002a71
 800a330:	0803c342 	.word	0x0803c342
 800a334:	08009895 	.word	0x08009895
 800a338:	0803c348 	.word	0x0803c348
 800a33c:	08004319 	.word	0x08004319
 800a340:	0803c34f 	.word	0x0803c34f
 800a344:	08003cd5 	.word	0x08003cd5
 800a348:	0803c355 	.word	0x0803c355
 800a34c:	08003e31 	.word	0x08003e31
 800a350:	0803c35b 	.word	0x0803c35b
 800a354:	200071dc 	.word	0x200071dc

0800a358 <main>:
{
 800a358:	b537      	push	{r0, r1, r2, r4, r5, lr}
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 800a35a:	f44f 7040 	mov.w	r0, #768	; 0x300
 800a35e:	f7fd feb5 	bl	80080cc <NVIC_PriorityGroupConfig>
	Delay_Init(72);
 800a362:	2048      	movs	r0, #72	; 0x48
 800a364:	f7f7 f9a4 	bl	80016b0 <Delay_Init>
	UserKey_Init();
 800a368:	f7f8 f87a 	bl	8002460 <UserKey_Init>
	LED_Init();
 800a36c:	f7f8 f89c 	bl	80024a8 <LED_Init>
	USART1_Init(115200);
 800a370:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 800a374:	f7f9 fdbe 	bl	8003ef4 <USART1_Init>
	printf("Hello  world !\r\n");
 800a378:	481b      	ldr	r0, [pc, #108]	; (800a3e8 <main+0x90>)
 800a37a:	f001 ffb7 	bl	800c2ec <puts>
	UART4_Init(9600);
 800a37e:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 800a382:	f7f9 fc5b 	bl	8003c3c <UART4_Init>
	UART5_Init(9600);
 800a386:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 800a38a:	f7f9 fd05 	bl	8003d98 <UART5_Init>
	i2cdevInit(I2C2_DEV);
 800a38e:	4817      	ldr	r0, [pc, #92]	; (800a3ec <main+0x94>)
 800a390:	f7f7 fa86 	bl	80018a0 <i2cdevInit>
	CAN_Mode_Init(CAN_SJW_1tq,CAN_BS1_4tq,CAN_BS1_4tq,4,CAN_Mode_Normal);//CAN,1Mbps
 800a394:	2400      	movs	r4, #0
	LoadConfigData();
 800a396:	f7f7 fa41 	bl	800181c <LoadConfigData>
	FileSystem_Init();
 800a39a:	f7ff fe93 	bl	800a0c4 <FileSystem_Init>
	ADCx_Init();
 800a39e:	f7f7 f845 	bl	800142c <ADCx_Init>
	Servo_Init();
 800a3a2:	f7f9 fa2f 	bl	8003804 <Servo_Init>
	CAN_Mode_Init(CAN_SJW_1tq,CAN_BS1_4tq,CAN_BS1_4tq,4,CAN_Mode_Normal);//CAN,1Mbps
 800a3a6:	2203      	movs	r2, #3
	xTaskCreate(startTask, "START_TASK", 300, NULL, 1, &startTaskHandle);	/**/
 800a3a8:	2501      	movs	r5, #1
	CAN_Mode_Init(CAN_SJW_1tq,CAN_BS1_4tq,CAN_BS1_4tq,4,CAN_Mode_Normal);//CAN,1Mbps
 800a3aa:	4611      	mov	r1, r2
 800a3ac:	2304      	movs	r3, #4
 800a3ae:	4620      	mov	r0, r4
 800a3b0:	9400      	str	r4, [sp, #0]
 800a3b2:	f7f7 f901 	bl	80015b8 <CAN_Mode_Init>
	xTaskCreate(startTask, "START_TASK", 300, NULL, 1, &startTaskHandle);	/**/
 800a3b6:	4b0e      	ldr	r3, [pc, #56]	; (800a3f0 <main+0x98>)
 800a3b8:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800a3bc:	490d      	ldr	r1, [pc, #52]	; (800a3f4 <main+0x9c>)
 800a3be:	9301      	str	r3, [sp, #4]
 800a3c0:	9500      	str	r5, [sp, #0]
 800a3c2:	4623      	mov	r3, r4
 800a3c4:	480c      	ldr	r0, [pc, #48]	; (800a3f8 <main+0xa0>)
 800a3c6:	f7fc fd67 	bl	8006e98 <xTaskCreate>
	vTaskStartScheduler();	/**/
 800a3ca:	f7fc feab 	bl	8007124 <vTaskStartScheduler>
	f_mount(NULL,"1:",1);
 800a3ce:	462a      	mov	r2, r5
 800a3d0:	4620      	mov	r0, r4
 800a3d2:	490a      	ldr	r1, [pc, #40]	; (800a3fc <main+0xa4>)
 800a3d4:	f7fb fac2 	bl	800595c <f_mount>
}
 800a3d8:	4620      	mov	r0, r4
	LED_TOGGLE;
 800a3da:	4a09      	ldr	r2, [pc, #36]	; (800a400 <main+0xa8>)
 800a3dc:	68d3      	ldr	r3, [r2, #12]
 800a3de:	f083 0310 	eor.w	r3, r3, #16
 800a3e2:	60d3      	str	r3, [r2, #12]
}
 800a3e4:	b003      	add	sp, #12
 800a3e6:	bd30      	pop	{r4, r5, pc}
 800a3e8:	0803c37f 	.word	0x0803c37f
 800a3ec:	20000000 	.word	0x20000000
 800a3f0:	200071dc 	.word	0x200071dc
 800a3f4:	0803c38f 	.word	0x0803c38f
 800a3f8:	0800a255 	.word	0x0800a255
 800a3fc:	0803bf91 	.word	0x0803bf91
 800a400:	40011000 	.word	0x40011000

0800a404 <vApplicationIdleHook>:



// ,CPU
void vApplicationIdleHook( void )
{
 800a404:	b508      	push	{r3, lr}
//	static u32 tickWatchdogReset = 0;
//	static char pWriteBuffer[2024];

	portTickType tickCount = getSysTickCnt();
 800a406:	f000 f84d 	bl	800a4a4 <getSysTickCnt>

//	if (tickCount - tickWatchdogReset > WATCHDOG_RESET_MS)
	{
//		tickWatchdogReset = tickCount;
		watchdogReset();
 800a40a:	f7fe fbc1 	bl	8008b90 <IWDG_ReloadCounter>
	
//	vTaskList((char *)&pWriteBuffer);
//	printf("task_name  task_state  priority  stack  tasK_num\n");
//	printf("%s\n", pWriteBuffer);
	
	CanSendMsg(can_buf,8);//8
 800a40e:	2108      	movs	r1, #8
 800a410:	4802      	ldr	r0, [pc, #8]	; (800a41c <vApplicationIdleHook+0x18>)
 800a412:	f7f7 f921 	bl	8001658 <CanSendMsg>
static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
 800a416:	bf30      	wfi
	
	__WFI();	/**/
}
 800a418:	bd08      	pop	{r3, pc}
 800a41a:	bf00      	nop
 800a41c:	200000e0 	.word	0x200000e0

0800a420 <vApplicationMallocFailedHook>:




void vApplicationMallocFailedHook( void )
{
 800a420:	b508      	push	{r3, lr}
 800a422:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a426:	f383 8811 	msr	BASEPRI, r3
 800a42a:	f3bf 8f6f 	isb	sy
 800a42e:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	printf("\nMalloc failed!\n");
 800a432:	4804      	ldr	r0, [pc, #16]	; (800a444 <vApplicationMallocFailedHook+0x24>)
 800a434:	f001 ff5a 	bl	800c2ec <puts>
	LED_TOGGLE;
 800a438:	4a03      	ldr	r2, [pc, #12]	; (800a448 <vApplicationMallocFailedHook+0x28>)
 800a43a:	68d3      	ldr	r3, [r2, #12]
 800a43c:	f083 0310 	eor.w	r3, r3, #16
 800a440:	60d3      	str	r3, [r2, #12]
	while(1);
 800a442:	e7fe      	b.n	800a442 <vApplicationMallocFailedHook+0x22>
 800a444:	0803c39a 	.word	0x0803c39a
 800a448:	40011000 	.word	0x40011000

0800a44c <vApplicationStackOverflowHook>:
}

#if (configCHECK_FOR_STACK_OVERFLOW == 1)
void vApplicationStackOverflowHook(xTaskHandle *pxTask, signed portCHAR *pcTaskName)
{
 800a44c:	b508      	push	{r3, lr}
 800a44e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a452:	f383 8811 	msr	BASEPRI, r3
 800a456:	f3bf 8f6f 	isb	sy
 800a45a:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	printf("\nStack overflow!\n");
 800a45e:	4804      	ldr	r0, [pc, #16]	; (800a470 <vApplicationStackOverflowHook+0x24>)
 800a460:	f001 ff44 	bl	800c2ec <puts>
	LED_TOGGLE;
 800a464:	4a03      	ldr	r2, [pc, #12]	; (800a474 <vApplicationStackOverflowHook+0x28>)
 800a466:	68d3      	ldr	r3, [r2, #12]
 800a468:	f083 0310 	eor.w	r3, r3, #16
 800a46c:	60d3      	str	r3, [r2, #12]
	while(1);
 800a46e:	e7fe      	b.n	800a46e <vApplicationStackOverflowHook+0x22>
 800a470:	0803c3aa 	.word	0x0803c3aa
 800a474:	40011000 	.word	0x40011000

0800a478 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 800a478:	4770      	bx	lr

0800a47a <MemManage_Handler>:
  * @retval None
  */
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800a47a:	e7fe      	b.n	800a47a <MemManage_Handler>

0800a47c <BusFault_Handler>:
  * @retval None
  */
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800a47c:	e7fe      	b.n	800a47c <BusFault_Handler>

0800a47e <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800a47e:	e7fe      	b.n	800a47e <UsageFault_Handler>

0800a480 <DebugMon_Handler>:
 800a480:	4770      	bx	lr
	...

0800a484 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800a484:	b508      	push	{r3, lr}
	if(xTaskGetSchedulerState()!=taskSCHEDULER_NOT_STARTED)	/**/
 800a486:	f7fd f91d 	bl	80076c4 <xTaskGetSchedulerState>
 800a48a:	2801      	cmp	r0, #1
 800a48c:	d003      	beq.n	800a496 <SysTick_Handler+0x12>
	}
	else
	{
		sysTickCnt++;	/**/
	}
}
 800a48e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		xPortSysTickHandler();	
 800a492:	f7fd bc57 	b.w	8007d44 <xPortSysTickHandler>
		sysTickCnt++;	/**/
 800a496:	4a02      	ldr	r2, [pc, #8]	; (800a4a0 <SysTick_Handler+0x1c>)
 800a498:	6813      	ldr	r3, [r2, #0]
 800a49a:	3301      	adds	r3, #1
 800a49c:	6013      	str	r3, [r2, #0]
}
 800a49e:	bd08      	pop	{r3, pc}
 800a4a0:	200071e0 	.word	0x200071e0

0800a4a4 <getSysTickCnt>:
*getSysTickCnt()
*  sysTickCnt
*  xTaskGetTickCount()
*********************************************************/
uint32_t getSysTickCnt(void)
{
 800a4a4:	b508      	push	{r3, lr}
	if(xTaskGetSchedulerState()!=taskSCHEDULER_NOT_STARTED)	/**/
 800a4a6:	f7fd f90d 	bl	80076c4 <xTaskGetSchedulerState>
 800a4aa:	2801      	cmp	r0, #1
 800a4ac:	d003      	beq.n	800a4b6 <getSysTickCnt+0x12>
		return xTaskGetTickCount();
	else
		return sysTickCnt;
}
 800a4ae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		return xTaskGetTickCount();
 800a4b2:	f7fc be83 	b.w	80071bc <xTaskGetTickCount>
}
 800a4b6:	4b01      	ldr	r3, [pc, #4]	; (800a4bc <getSysTickCnt+0x18>)
 800a4b8:	6818      	ldr	r0, [r3, #0]
 800a4ba:	bd08      	pop	{r3, pc}
 800a4bc:	200071e0 	.word	0x200071e0

0800a4c0 <atan>:
 800a4c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4c4:	4bb6      	ldr	r3, [pc, #728]	; (800a7a0 <atan+0x2e0>)
 800a4c6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a4ca:	429e      	cmp	r6, r3
 800a4cc:	4604      	mov	r4, r0
 800a4ce:	460d      	mov	r5, r1
 800a4d0:	468b      	mov	fp, r1
 800a4d2:	dd17      	ble.n	800a504 <atan+0x44>
 800a4d4:	4bb3      	ldr	r3, [pc, #716]	; (800a7a4 <atan+0x2e4>)
 800a4d6:	429e      	cmp	r6, r3
 800a4d8:	dc01      	bgt.n	800a4de <atan+0x1e>
 800a4da:	d109      	bne.n	800a4f0 <atan+0x30>
 800a4dc:	b140      	cbz	r0, 800a4f0 <atan+0x30>
 800a4de:	4622      	mov	r2, r4
 800a4e0:	462b      	mov	r3, r5
 800a4e2:	4620      	mov	r0, r4
 800a4e4:	4629      	mov	r1, r5
 800a4e6:	f7f5 feb1 	bl	800024c <__adddf3>
 800a4ea:	4604      	mov	r4, r0
 800a4ec:	460d      	mov	r5, r1
 800a4ee:	e005      	b.n	800a4fc <atan+0x3c>
 800a4f0:	f1bb 0f00 	cmp.w	fp, #0
 800a4f4:	4cac      	ldr	r4, [pc, #688]	; (800a7a8 <atan+0x2e8>)
 800a4f6:	f300 8121 	bgt.w	800a73c <atan+0x27c>
 800a4fa:	4dac      	ldr	r5, [pc, #688]	; (800a7ac <atan+0x2ec>)
 800a4fc:	4620      	mov	r0, r4
 800a4fe:	4629      	mov	r1, r5
 800a500:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a504:	4baa      	ldr	r3, [pc, #680]	; (800a7b0 <atan+0x2f0>)
 800a506:	429e      	cmp	r6, r3
 800a508:	dc11      	bgt.n	800a52e <atan+0x6e>
 800a50a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800a50e:	429e      	cmp	r6, r3
 800a510:	dc0a      	bgt.n	800a528 <atan+0x68>
 800a512:	a38b      	add	r3, pc, #556	; (adr r3, 800a740 <atan+0x280>)
 800a514:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a518:	f7f5 fe98 	bl	800024c <__adddf3>
 800a51c:	2200      	movs	r2, #0
 800a51e:	4ba5      	ldr	r3, [pc, #660]	; (800a7b4 <atan+0x2f4>)
 800a520:	f7f6 fada 	bl	8000ad8 <__aeabi_dcmpgt>
 800a524:	2800      	cmp	r0, #0
 800a526:	d1e9      	bne.n	800a4fc <atan+0x3c>
 800a528:	f04f 3aff 	mov.w	sl, #4294967295
 800a52c:	e027      	b.n	800a57e <atan+0xbe>
 800a52e:	f000 f951 	bl	800a7d4 <fabs>
 800a532:	4ba1      	ldr	r3, [pc, #644]	; (800a7b8 <atan+0x2f8>)
 800a534:	4604      	mov	r4, r0
 800a536:	429e      	cmp	r6, r3
 800a538:	460d      	mov	r5, r1
 800a53a:	f300 80b8 	bgt.w	800a6ae <atan+0x1ee>
 800a53e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800a542:	429e      	cmp	r6, r3
 800a544:	f300 809c 	bgt.w	800a680 <atan+0x1c0>
 800a548:	4602      	mov	r2, r0
 800a54a:	460b      	mov	r3, r1
 800a54c:	f7f5 fe7e 	bl	800024c <__adddf3>
 800a550:	2200      	movs	r2, #0
 800a552:	4b98      	ldr	r3, [pc, #608]	; (800a7b4 <atan+0x2f4>)
 800a554:	f7f5 fe78 	bl	8000248 <__aeabi_dsub>
 800a558:	2200      	movs	r2, #0
 800a55a:	4606      	mov	r6, r0
 800a55c:	460f      	mov	r7, r1
 800a55e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a562:	4620      	mov	r0, r4
 800a564:	4629      	mov	r1, r5
 800a566:	f7f5 fe71 	bl	800024c <__adddf3>
 800a56a:	4602      	mov	r2, r0
 800a56c:	460b      	mov	r3, r1
 800a56e:	4630      	mov	r0, r6
 800a570:	4639      	mov	r1, r7
 800a572:	f7f6 f94b 	bl	800080c <__aeabi_ddiv>
 800a576:	f04f 0a00 	mov.w	sl, #0
 800a57a:	4604      	mov	r4, r0
 800a57c:	460d      	mov	r5, r1
 800a57e:	4622      	mov	r2, r4
 800a580:	462b      	mov	r3, r5
 800a582:	4620      	mov	r0, r4
 800a584:	4629      	mov	r1, r5
 800a586:	f7f6 f817 	bl	80005b8 <__aeabi_dmul>
 800a58a:	4602      	mov	r2, r0
 800a58c:	460b      	mov	r3, r1
 800a58e:	4680      	mov	r8, r0
 800a590:	4689      	mov	r9, r1
 800a592:	f7f6 f811 	bl	80005b8 <__aeabi_dmul>
 800a596:	a36c      	add	r3, pc, #432	; (adr r3, 800a748 <atan+0x288>)
 800a598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a59c:	4606      	mov	r6, r0
 800a59e:	460f      	mov	r7, r1
 800a5a0:	f7f6 f80a 	bl	80005b8 <__aeabi_dmul>
 800a5a4:	a36a      	add	r3, pc, #424	; (adr r3, 800a750 <atan+0x290>)
 800a5a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5aa:	f7f5 fe4f 	bl	800024c <__adddf3>
 800a5ae:	4632      	mov	r2, r6
 800a5b0:	463b      	mov	r3, r7
 800a5b2:	f7f6 f801 	bl	80005b8 <__aeabi_dmul>
 800a5b6:	a368      	add	r3, pc, #416	; (adr r3, 800a758 <atan+0x298>)
 800a5b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5bc:	f7f5 fe46 	bl	800024c <__adddf3>
 800a5c0:	4632      	mov	r2, r6
 800a5c2:	463b      	mov	r3, r7
 800a5c4:	f7f5 fff8 	bl	80005b8 <__aeabi_dmul>
 800a5c8:	a365      	add	r3, pc, #404	; (adr r3, 800a760 <atan+0x2a0>)
 800a5ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ce:	f7f5 fe3d 	bl	800024c <__adddf3>
 800a5d2:	4632      	mov	r2, r6
 800a5d4:	463b      	mov	r3, r7
 800a5d6:	f7f5 ffef 	bl	80005b8 <__aeabi_dmul>
 800a5da:	a363      	add	r3, pc, #396	; (adr r3, 800a768 <atan+0x2a8>)
 800a5dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5e0:	f7f5 fe34 	bl	800024c <__adddf3>
 800a5e4:	4632      	mov	r2, r6
 800a5e6:	463b      	mov	r3, r7
 800a5e8:	f7f5 ffe6 	bl	80005b8 <__aeabi_dmul>
 800a5ec:	a360      	add	r3, pc, #384	; (adr r3, 800a770 <atan+0x2b0>)
 800a5ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5f2:	f7f5 fe2b 	bl	800024c <__adddf3>
 800a5f6:	4642      	mov	r2, r8
 800a5f8:	464b      	mov	r3, r9
 800a5fa:	f7f5 ffdd 	bl	80005b8 <__aeabi_dmul>
 800a5fe:	a35e      	add	r3, pc, #376	; (adr r3, 800a778 <atan+0x2b8>)
 800a600:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a604:	4680      	mov	r8, r0
 800a606:	4689      	mov	r9, r1
 800a608:	4630      	mov	r0, r6
 800a60a:	4639      	mov	r1, r7
 800a60c:	f7f5 ffd4 	bl	80005b8 <__aeabi_dmul>
 800a610:	a35b      	add	r3, pc, #364	; (adr r3, 800a780 <atan+0x2c0>)
 800a612:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a616:	f7f5 fe17 	bl	8000248 <__aeabi_dsub>
 800a61a:	4632      	mov	r2, r6
 800a61c:	463b      	mov	r3, r7
 800a61e:	f7f5 ffcb 	bl	80005b8 <__aeabi_dmul>
 800a622:	a359      	add	r3, pc, #356	; (adr r3, 800a788 <atan+0x2c8>)
 800a624:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a628:	f7f5 fe0e 	bl	8000248 <__aeabi_dsub>
 800a62c:	4632      	mov	r2, r6
 800a62e:	463b      	mov	r3, r7
 800a630:	f7f5 ffc2 	bl	80005b8 <__aeabi_dmul>
 800a634:	a356      	add	r3, pc, #344	; (adr r3, 800a790 <atan+0x2d0>)
 800a636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a63a:	f7f5 fe05 	bl	8000248 <__aeabi_dsub>
 800a63e:	4632      	mov	r2, r6
 800a640:	463b      	mov	r3, r7
 800a642:	f7f5 ffb9 	bl	80005b8 <__aeabi_dmul>
 800a646:	a354      	add	r3, pc, #336	; (adr r3, 800a798 <atan+0x2d8>)
 800a648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a64c:	f7f5 fdfc 	bl	8000248 <__aeabi_dsub>
 800a650:	4632      	mov	r2, r6
 800a652:	463b      	mov	r3, r7
 800a654:	f7f5 ffb0 	bl	80005b8 <__aeabi_dmul>
 800a658:	4602      	mov	r2, r0
 800a65a:	460b      	mov	r3, r1
 800a65c:	4640      	mov	r0, r8
 800a65e:	4649      	mov	r1, r9
 800a660:	f7f5 fdf4 	bl	800024c <__adddf3>
 800a664:	4622      	mov	r2, r4
 800a666:	462b      	mov	r3, r5
 800a668:	f7f5 ffa6 	bl	80005b8 <__aeabi_dmul>
 800a66c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a670:	4602      	mov	r2, r0
 800a672:	460b      	mov	r3, r1
 800a674:	d144      	bne.n	800a700 <atan+0x240>
 800a676:	4620      	mov	r0, r4
 800a678:	4629      	mov	r1, r5
 800a67a:	f7f5 fde5 	bl	8000248 <__aeabi_dsub>
 800a67e:	e734      	b.n	800a4ea <atan+0x2a>
 800a680:	2200      	movs	r2, #0
 800a682:	4b4c      	ldr	r3, [pc, #304]	; (800a7b4 <atan+0x2f4>)
 800a684:	f7f5 fde0 	bl	8000248 <__aeabi_dsub>
 800a688:	2200      	movs	r2, #0
 800a68a:	4606      	mov	r6, r0
 800a68c:	460f      	mov	r7, r1
 800a68e:	4620      	mov	r0, r4
 800a690:	4629      	mov	r1, r5
 800a692:	4b48      	ldr	r3, [pc, #288]	; (800a7b4 <atan+0x2f4>)
 800a694:	f7f5 fdda 	bl	800024c <__adddf3>
 800a698:	4602      	mov	r2, r0
 800a69a:	460b      	mov	r3, r1
 800a69c:	4630      	mov	r0, r6
 800a69e:	4639      	mov	r1, r7
 800a6a0:	f7f6 f8b4 	bl	800080c <__aeabi_ddiv>
 800a6a4:	f04f 0a01 	mov.w	sl, #1
 800a6a8:	4604      	mov	r4, r0
 800a6aa:	460d      	mov	r5, r1
 800a6ac:	e767      	b.n	800a57e <atan+0xbe>
 800a6ae:	4b43      	ldr	r3, [pc, #268]	; (800a7bc <atan+0x2fc>)
 800a6b0:	429e      	cmp	r6, r3
 800a6b2:	da1a      	bge.n	800a6ea <atan+0x22a>
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	4b42      	ldr	r3, [pc, #264]	; (800a7c0 <atan+0x300>)
 800a6b8:	f7f5 fdc6 	bl	8000248 <__aeabi_dsub>
 800a6bc:	2200      	movs	r2, #0
 800a6be:	4606      	mov	r6, r0
 800a6c0:	460f      	mov	r7, r1
 800a6c2:	4620      	mov	r0, r4
 800a6c4:	4629      	mov	r1, r5
 800a6c6:	4b3e      	ldr	r3, [pc, #248]	; (800a7c0 <atan+0x300>)
 800a6c8:	f7f5 ff76 	bl	80005b8 <__aeabi_dmul>
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	4b39      	ldr	r3, [pc, #228]	; (800a7b4 <atan+0x2f4>)
 800a6d0:	f7f5 fdbc 	bl	800024c <__adddf3>
 800a6d4:	4602      	mov	r2, r0
 800a6d6:	460b      	mov	r3, r1
 800a6d8:	4630      	mov	r0, r6
 800a6da:	4639      	mov	r1, r7
 800a6dc:	f7f6 f896 	bl	800080c <__aeabi_ddiv>
 800a6e0:	f04f 0a02 	mov.w	sl, #2
 800a6e4:	4604      	mov	r4, r0
 800a6e6:	460d      	mov	r5, r1
 800a6e8:	e749      	b.n	800a57e <atan+0xbe>
 800a6ea:	4602      	mov	r2, r0
 800a6ec:	460b      	mov	r3, r1
 800a6ee:	2000      	movs	r0, #0
 800a6f0:	4934      	ldr	r1, [pc, #208]	; (800a7c4 <atan+0x304>)
 800a6f2:	f7f6 f88b 	bl	800080c <__aeabi_ddiv>
 800a6f6:	f04f 0a03 	mov.w	sl, #3
 800a6fa:	4604      	mov	r4, r0
 800a6fc:	460d      	mov	r5, r1
 800a6fe:	e73e      	b.n	800a57e <atan+0xbe>
 800a700:	4b31      	ldr	r3, [pc, #196]	; (800a7c8 <atan+0x308>)
 800a702:	4e32      	ldr	r6, [pc, #200]	; (800a7cc <atan+0x30c>)
 800a704:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a70c:	f7f5 fd9c 	bl	8000248 <__aeabi_dsub>
 800a710:	4622      	mov	r2, r4
 800a712:	462b      	mov	r3, r5
 800a714:	f7f5 fd98 	bl	8000248 <__aeabi_dsub>
 800a718:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800a71c:	4602      	mov	r2, r0
 800a71e:	460b      	mov	r3, r1
 800a720:	e9d6 0100 	ldrd	r0, r1, [r6]
 800a724:	f7f5 fd90 	bl	8000248 <__aeabi_dsub>
 800a728:	f1bb 0f00 	cmp.w	fp, #0
 800a72c:	4604      	mov	r4, r0
 800a72e:	460d      	mov	r5, r1
 800a730:	f6bf aee4 	bge.w	800a4fc <atan+0x3c>
 800a734:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a738:	461d      	mov	r5, r3
 800a73a:	e6df      	b.n	800a4fc <atan+0x3c>
 800a73c:	4d24      	ldr	r5, [pc, #144]	; (800a7d0 <atan+0x310>)
 800a73e:	e6dd      	b.n	800a4fc <atan+0x3c>
 800a740:	8800759c 	.word	0x8800759c
 800a744:	7e37e43c 	.word	0x7e37e43c
 800a748:	e322da11 	.word	0xe322da11
 800a74c:	3f90ad3a 	.word	0x3f90ad3a
 800a750:	24760deb 	.word	0x24760deb
 800a754:	3fa97b4b 	.word	0x3fa97b4b
 800a758:	a0d03d51 	.word	0xa0d03d51
 800a75c:	3fb10d66 	.word	0x3fb10d66
 800a760:	c54c206e 	.word	0xc54c206e
 800a764:	3fb745cd 	.word	0x3fb745cd
 800a768:	920083ff 	.word	0x920083ff
 800a76c:	3fc24924 	.word	0x3fc24924
 800a770:	5555550d 	.word	0x5555550d
 800a774:	3fd55555 	.word	0x3fd55555
 800a778:	2c6a6c2f 	.word	0x2c6a6c2f
 800a77c:	bfa2b444 	.word	0xbfa2b444
 800a780:	52defd9a 	.word	0x52defd9a
 800a784:	3fadde2d 	.word	0x3fadde2d
 800a788:	af749a6d 	.word	0xaf749a6d
 800a78c:	3fb3b0f2 	.word	0x3fb3b0f2
 800a790:	fe231671 	.word	0xfe231671
 800a794:	3fbc71c6 	.word	0x3fbc71c6
 800a798:	9998ebc4 	.word	0x9998ebc4
 800a79c:	3fc99999 	.word	0x3fc99999
 800a7a0:	440fffff 	.word	0x440fffff
 800a7a4:	7ff00000 	.word	0x7ff00000
 800a7a8:	54442d18 	.word	0x54442d18
 800a7ac:	bff921fb 	.word	0xbff921fb
 800a7b0:	3fdbffff 	.word	0x3fdbffff
 800a7b4:	3ff00000 	.word	0x3ff00000
 800a7b8:	3ff2ffff 	.word	0x3ff2ffff
 800a7bc:	40038000 	.word	0x40038000
 800a7c0:	3ff80000 	.word	0x3ff80000
 800a7c4:	bff00000 	.word	0xbff00000
 800a7c8:	0803c3e0 	.word	0x0803c3e0
 800a7cc:	0803c3c0 	.word	0x0803c3c0
 800a7d0:	3ff921fb 	.word	0x3ff921fb

0800a7d4 <fabs>:
 800a7d4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a7d8:	4619      	mov	r1, r3
 800a7da:	4770      	bx	lr

0800a7dc <tanf>:
 800a7dc:	b507      	push	{r0, r1, r2, lr}
 800a7de:	4a11      	ldr	r2, [pc, #68]	; (800a824 <tanf+0x48>)
 800a7e0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800a7e4:	4293      	cmp	r3, r2
 800a7e6:	4601      	mov	r1, r0
 800a7e8:	dc06      	bgt.n	800a7f8 <tanf+0x1c>
 800a7ea:	2201      	movs	r2, #1
 800a7ec:	2100      	movs	r1, #0
 800a7ee:	b003      	add	sp, #12
 800a7f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7f4:	f000 b818 	b.w	800a828 <__kernel_tanf>
 800a7f8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a7fc:	db04      	blt.n	800a808 <tanf+0x2c>
 800a7fe:	f7f6 fa27 	bl	8000c50 <__aeabi_fsub>
 800a802:	b003      	add	sp, #12
 800a804:	f85d fb04 	ldr.w	pc, [sp], #4
 800a808:	4669      	mov	r1, sp
 800a80a:	f000 f939 	bl	800aa80 <__ieee754_rem_pio2f>
 800a80e:	0042      	lsls	r2, r0, #1
 800a810:	f002 0202 	and.w	r2, r2, #2
 800a814:	9901      	ldr	r1, [sp, #4]
 800a816:	9800      	ldr	r0, [sp, #0]
 800a818:	f1c2 0201 	rsb	r2, r2, #1
 800a81c:	f000 f804 	bl	800a828 <__kernel_tanf>
 800a820:	e7ef      	b.n	800a802 <tanf+0x26>
 800a822:	bf00      	nop
 800a824:	3f490fda 	.word	0x3f490fda

0800a828 <__kernel_tanf>:
 800a828:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a82c:	f020 4a00 	bic.w	sl, r0, #2147483648	; 0x80000000
 800a830:	f1ba 5f46 	cmp.w	sl, #830472192	; 0x31800000
 800a834:	4604      	mov	r4, r0
 800a836:	460e      	mov	r6, r1
 800a838:	4690      	mov	r8, r2
 800a83a:	4607      	mov	r7, r0
 800a83c:	da1a      	bge.n	800a874 <__kernel_tanf+0x4c>
 800a83e:	f7f6 fcd7 	bl	80011f0 <__aeabi_f2iz>
 800a842:	bb70      	cbnz	r0, 800a8a2 <__kernel_tanf+0x7a>
 800a844:	f108 0301 	add.w	r3, r8, #1
 800a848:	ea53 030a 	orrs.w	r3, r3, sl
 800a84c:	d10c      	bne.n	800a868 <__kernel_tanf+0x40>
 800a84e:	4620      	mov	r0, r4
 800a850:	f000 fa74 	bl	800ad3c <fabsf>
 800a854:	4601      	mov	r1, r0
 800a856:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a85a:	f7f6 fbb7 	bl	8000fcc <__aeabi_fdiv>
 800a85e:	4604      	mov	r4, r0
 800a860:	4620      	mov	r0, r4
 800a862:	b003      	add	sp, #12
 800a864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a868:	f1b8 0f01 	cmp.w	r8, #1
 800a86c:	d0f8      	beq.n	800a860 <__kernel_tanf+0x38>
 800a86e:	4621      	mov	r1, r4
 800a870:	4871      	ldr	r0, [pc, #452]	; (800aa38 <__kernel_tanf+0x210>)
 800a872:	e7f2      	b.n	800a85a <__kernel_tanf+0x32>
 800a874:	4b71      	ldr	r3, [pc, #452]	; (800aa3c <__kernel_tanf+0x214>)
 800a876:	459a      	cmp	sl, r3
 800a878:	db13      	blt.n	800a8a2 <__kernel_tanf+0x7a>
 800a87a:	2800      	cmp	r0, #0
 800a87c:	bfbc      	itt	lt
 800a87e:	f100 4400 	addlt.w	r4, r0, #2147483648	; 0x80000000
 800a882:	f101 4600 	addlt.w	r6, r1, #2147483648	; 0x80000000
 800a886:	486e      	ldr	r0, [pc, #440]	; (800aa40 <__kernel_tanf+0x218>)
 800a888:	4621      	mov	r1, r4
 800a88a:	f7f6 f9e1 	bl	8000c50 <__aeabi_fsub>
 800a88e:	4604      	mov	r4, r0
 800a890:	4631      	mov	r1, r6
 800a892:	486c      	ldr	r0, [pc, #432]	; (800aa44 <__kernel_tanf+0x21c>)
 800a894:	f7f6 f9dc 	bl	8000c50 <__aeabi_fsub>
 800a898:	4621      	mov	r1, r4
 800a89a:	f7f6 f9db 	bl	8000c54 <__addsf3>
 800a89e:	2600      	movs	r6, #0
 800a8a0:	4604      	mov	r4, r0
 800a8a2:	4621      	mov	r1, r4
 800a8a4:	4620      	mov	r0, r4
 800a8a6:	f7f6 fadd 	bl	8000e64 <__aeabi_fmul>
 800a8aa:	4601      	mov	r1, r0
 800a8ac:	4681      	mov	r9, r0
 800a8ae:	f7f6 fad9 	bl	8000e64 <__aeabi_fmul>
 800a8b2:	4649      	mov	r1, r9
 800a8b4:	4605      	mov	r5, r0
 800a8b6:	4620      	mov	r0, r4
 800a8b8:	f7f6 fad4 	bl	8000e64 <__aeabi_fmul>
 800a8bc:	4962      	ldr	r1, [pc, #392]	; (800aa48 <__kernel_tanf+0x220>)
 800a8be:	4683      	mov	fp, r0
 800a8c0:	4628      	mov	r0, r5
 800a8c2:	f7f6 facf 	bl	8000e64 <__aeabi_fmul>
 800a8c6:	4961      	ldr	r1, [pc, #388]	; (800aa4c <__kernel_tanf+0x224>)
 800a8c8:	f7f6 f9c4 	bl	8000c54 <__addsf3>
 800a8cc:	4629      	mov	r1, r5
 800a8ce:	f7f6 fac9 	bl	8000e64 <__aeabi_fmul>
 800a8d2:	495f      	ldr	r1, [pc, #380]	; (800aa50 <__kernel_tanf+0x228>)
 800a8d4:	f7f6 f9be 	bl	8000c54 <__addsf3>
 800a8d8:	4629      	mov	r1, r5
 800a8da:	f7f6 fac3 	bl	8000e64 <__aeabi_fmul>
 800a8de:	495d      	ldr	r1, [pc, #372]	; (800aa54 <__kernel_tanf+0x22c>)
 800a8e0:	f7f6 f9b8 	bl	8000c54 <__addsf3>
 800a8e4:	4629      	mov	r1, r5
 800a8e6:	f7f6 fabd 	bl	8000e64 <__aeabi_fmul>
 800a8ea:	495b      	ldr	r1, [pc, #364]	; (800aa58 <__kernel_tanf+0x230>)
 800a8ec:	f7f6 f9b2 	bl	8000c54 <__addsf3>
 800a8f0:	4629      	mov	r1, r5
 800a8f2:	f7f6 fab7 	bl	8000e64 <__aeabi_fmul>
 800a8f6:	4959      	ldr	r1, [pc, #356]	; (800aa5c <__kernel_tanf+0x234>)
 800a8f8:	f7f6 f9ac 	bl	8000c54 <__addsf3>
 800a8fc:	4649      	mov	r1, r9
 800a8fe:	f7f6 fab1 	bl	8000e64 <__aeabi_fmul>
 800a902:	4957      	ldr	r1, [pc, #348]	; (800aa60 <__kernel_tanf+0x238>)
 800a904:	9001      	str	r0, [sp, #4]
 800a906:	4628      	mov	r0, r5
 800a908:	f7f6 faac 	bl	8000e64 <__aeabi_fmul>
 800a90c:	4955      	ldr	r1, [pc, #340]	; (800aa64 <__kernel_tanf+0x23c>)
 800a90e:	f7f6 f9a1 	bl	8000c54 <__addsf3>
 800a912:	4629      	mov	r1, r5
 800a914:	f7f6 faa6 	bl	8000e64 <__aeabi_fmul>
 800a918:	4953      	ldr	r1, [pc, #332]	; (800aa68 <__kernel_tanf+0x240>)
 800a91a:	f7f6 f99b 	bl	8000c54 <__addsf3>
 800a91e:	4629      	mov	r1, r5
 800a920:	f7f6 faa0 	bl	8000e64 <__aeabi_fmul>
 800a924:	4951      	ldr	r1, [pc, #324]	; (800aa6c <__kernel_tanf+0x244>)
 800a926:	f7f6 f995 	bl	8000c54 <__addsf3>
 800a92a:	4629      	mov	r1, r5
 800a92c:	f7f6 fa9a 	bl	8000e64 <__aeabi_fmul>
 800a930:	494f      	ldr	r1, [pc, #316]	; (800aa70 <__kernel_tanf+0x248>)
 800a932:	f7f6 f98f 	bl	8000c54 <__addsf3>
 800a936:	4629      	mov	r1, r5
 800a938:	f7f6 fa94 	bl	8000e64 <__aeabi_fmul>
 800a93c:	494d      	ldr	r1, [pc, #308]	; (800aa74 <__kernel_tanf+0x24c>)
 800a93e:	f7f6 f989 	bl	8000c54 <__addsf3>
 800a942:	9b01      	ldr	r3, [sp, #4]
 800a944:	4601      	mov	r1, r0
 800a946:	4618      	mov	r0, r3
 800a948:	f7f6 f984 	bl	8000c54 <__addsf3>
 800a94c:	4659      	mov	r1, fp
 800a94e:	f7f6 fa89 	bl	8000e64 <__aeabi_fmul>
 800a952:	4631      	mov	r1, r6
 800a954:	f7f6 f97e 	bl	8000c54 <__addsf3>
 800a958:	4649      	mov	r1, r9
 800a95a:	f7f6 fa83 	bl	8000e64 <__aeabi_fmul>
 800a95e:	4631      	mov	r1, r6
 800a960:	f7f6 f978 	bl	8000c54 <__addsf3>
 800a964:	4605      	mov	r5, r0
 800a966:	4944      	ldr	r1, [pc, #272]	; (800aa78 <__kernel_tanf+0x250>)
 800a968:	4658      	mov	r0, fp
 800a96a:	f7f6 fa7b 	bl	8000e64 <__aeabi_fmul>
 800a96e:	4629      	mov	r1, r5
 800a970:	f7f6 f970 	bl	8000c54 <__addsf3>
 800a974:	4601      	mov	r1, r0
 800a976:	4681      	mov	r9, r0
 800a978:	4620      	mov	r0, r4
 800a97a:	f7f6 f96b 	bl	8000c54 <__addsf3>
 800a97e:	4b2f      	ldr	r3, [pc, #188]	; (800aa3c <__kernel_tanf+0x214>)
 800a980:	4605      	mov	r5, r0
 800a982:	459a      	cmp	sl, r3
 800a984:	db2b      	blt.n	800a9de <__kernel_tanf+0x1b6>
 800a986:	4640      	mov	r0, r8
 800a988:	f7f6 fa18 	bl	8000dbc <__aeabi_i2f>
 800a98c:	4629      	mov	r1, r5
 800a98e:	4606      	mov	r6, r0
 800a990:	4628      	mov	r0, r5
 800a992:	f7f6 fa67 	bl	8000e64 <__aeabi_fmul>
 800a996:	4631      	mov	r1, r6
 800a998:	4680      	mov	r8, r0
 800a99a:	4628      	mov	r0, r5
 800a99c:	f7f6 f95a 	bl	8000c54 <__addsf3>
 800a9a0:	4601      	mov	r1, r0
 800a9a2:	4640      	mov	r0, r8
 800a9a4:	f7f6 fb12 	bl	8000fcc <__aeabi_fdiv>
 800a9a8:	4649      	mov	r1, r9
 800a9aa:	f7f6 f951 	bl	8000c50 <__aeabi_fsub>
 800a9ae:	4601      	mov	r1, r0
 800a9b0:	4620      	mov	r0, r4
 800a9b2:	f7f6 f94d 	bl	8000c50 <__aeabi_fsub>
 800a9b6:	4601      	mov	r1, r0
 800a9b8:	f7f6 f94c 	bl	8000c54 <__addsf3>
 800a9bc:	4601      	mov	r1, r0
 800a9be:	4630      	mov	r0, r6
 800a9c0:	f7f6 f946 	bl	8000c50 <__aeabi_fsub>
 800a9c4:	17bf      	asrs	r7, r7, #30
 800a9c6:	f007 0702 	and.w	r7, r7, #2
 800a9ca:	4604      	mov	r4, r0
 800a9cc:	f1c7 0001 	rsb	r0, r7, #1
 800a9d0:	f7f6 f9f4 	bl	8000dbc <__aeabi_i2f>
 800a9d4:	4601      	mov	r1, r0
 800a9d6:	4620      	mov	r0, r4
 800a9d8:	f7f6 fa44 	bl	8000e64 <__aeabi_fmul>
 800a9dc:	e73f      	b.n	800a85e <__kernel_tanf+0x36>
 800a9de:	f1b8 0f01 	cmp.w	r8, #1
 800a9e2:	d027      	beq.n	800aa34 <__kernel_tanf+0x20c>
 800a9e4:	4e25      	ldr	r6, [pc, #148]	; (800aa7c <__kernel_tanf+0x254>)
 800a9e6:	4601      	mov	r1, r0
 800a9e8:	ea06 0800 	and.w	r8, r6, r0
 800a9ec:	4812      	ldr	r0, [pc, #72]	; (800aa38 <__kernel_tanf+0x210>)
 800a9ee:	f7f6 faed 	bl	8000fcc <__aeabi_fdiv>
 800a9f2:	4621      	mov	r1, r4
 800a9f4:	4006      	ands	r6, r0
 800a9f6:	4607      	mov	r7, r0
 800a9f8:	4640      	mov	r0, r8
 800a9fa:	f7f6 f929 	bl	8000c50 <__aeabi_fsub>
 800a9fe:	4601      	mov	r1, r0
 800aa00:	4648      	mov	r0, r9
 800aa02:	f7f6 f925 	bl	8000c50 <__aeabi_fsub>
 800aa06:	4631      	mov	r1, r6
 800aa08:	f7f6 fa2c 	bl	8000e64 <__aeabi_fmul>
 800aa0c:	4631      	mov	r1, r6
 800aa0e:	4604      	mov	r4, r0
 800aa10:	4640      	mov	r0, r8
 800aa12:	f7f6 fa27 	bl	8000e64 <__aeabi_fmul>
 800aa16:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800aa1a:	f7f6 f91b 	bl	8000c54 <__addsf3>
 800aa1e:	4601      	mov	r1, r0
 800aa20:	4620      	mov	r0, r4
 800aa22:	f7f6 f917 	bl	8000c54 <__addsf3>
 800aa26:	4639      	mov	r1, r7
 800aa28:	f7f6 fa1c 	bl	8000e64 <__aeabi_fmul>
 800aa2c:	4631      	mov	r1, r6
 800aa2e:	f7f6 f911 	bl	8000c54 <__addsf3>
 800aa32:	e714      	b.n	800a85e <__kernel_tanf+0x36>
 800aa34:	4604      	mov	r4, r0
 800aa36:	e713      	b.n	800a860 <__kernel_tanf+0x38>
 800aa38:	bf800000 	.word	0xbf800000
 800aa3c:	3f2ca140 	.word	0x3f2ca140
 800aa40:	3f490fda 	.word	0x3f490fda
 800aa44:	33222168 	.word	0x33222168
 800aa48:	37d95384 	.word	0x37d95384
 800aa4c:	3895c07a 	.word	0x3895c07a
 800aa50:	398137b9 	.word	0x398137b9
 800aa54:	3abede48 	.word	0x3abede48
 800aa58:	3c11371f 	.word	0x3c11371f
 800aa5c:	3d5d0dd1 	.word	0x3d5d0dd1
 800aa60:	b79bae5f 	.word	0xb79bae5f
 800aa64:	38a3f445 	.word	0x38a3f445
 800aa68:	3a1a26c8 	.word	0x3a1a26c8
 800aa6c:	3b6b6916 	.word	0x3b6b6916
 800aa70:	3cb327a4 	.word	0x3cb327a4
 800aa74:	3e088889 	.word	0x3e088889
 800aa78:	3eaaaaab 	.word	0x3eaaaaab
 800aa7c:	fffff000 	.word	0xfffff000

0800aa80 <__ieee754_rem_pio2f>:
 800aa80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa84:	4aa0      	ldr	r2, [pc, #640]	; (800ad08 <__ieee754_rem_pio2f+0x288>)
 800aa86:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800aa8a:	4296      	cmp	r6, r2
 800aa8c:	460c      	mov	r4, r1
 800aa8e:	4682      	mov	sl, r0
 800aa90:	b087      	sub	sp, #28
 800aa92:	dc04      	bgt.n	800aa9e <__ieee754_rem_pio2f+0x1e>
 800aa94:	2300      	movs	r3, #0
 800aa96:	6008      	str	r0, [r1, #0]
 800aa98:	604b      	str	r3, [r1, #4]
 800aa9a:	2500      	movs	r5, #0
 800aa9c:	e01a      	b.n	800aad4 <__ieee754_rem_pio2f+0x54>
 800aa9e:	4a9b      	ldr	r2, [pc, #620]	; (800ad0c <__ieee754_rem_pio2f+0x28c>)
 800aaa0:	4296      	cmp	r6, r2
 800aaa2:	dc4b      	bgt.n	800ab3c <__ieee754_rem_pio2f+0xbc>
 800aaa4:	2800      	cmp	r0, #0
 800aaa6:	499a      	ldr	r1, [pc, #616]	; (800ad10 <__ieee754_rem_pio2f+0x290>)
 800aaa8:	4f9a      	ldr	r7, [pc, #616]	; (800ad14 <__ieee754_rem_pio2f+0x294>)
 800aaaa:	f026 060f 	bic.w	r6, r6, #15
 800aaae:	dd23      	ble.n	800aaf8 <__ieee754_rem_pio2f+0x78>
 800aab0:	f7f6 f8ce 	bl	8000c50 <__aeabi_fsub>
 800aab4:	42be      	cmp	r6, r7
 800aab6:	4605      	mov	r5, r0
 800aab8:	d010      	beq.n	800aadc <__ieee754_rem_pio2f+0x5c>
 800aaba:	4997      	ldr	r1, [pc, #604]	; (800ad18 <__ieee754_rem_pio2f+0x298>)
 800aabc:	f7f6 f8c8 	bl	8000c50 <__aeabi_fsub>
 800aac0:	4601      	mov	r1, r0
 800aac2:	6020      	str	r0, [r4, #0]
 800aac4:	4628      	mov	r0, r5
 800aac6:	f7f6 f8c3 	bl	8000c50 <__aeabi_fsub>
 800aaca:	4993      	ldr	r1, [pc, #588]	; (800ad18 <__ieee754_rem_pio2f+0x298>)
 800aacc:	f7f6 f8c0 	bl	8000c50 <__aeabi_fsub>
 800aad0:	2501      	movs	r5, #1
 800aad2:	6060      	str	r0, [r4, #4]
 800aad4:	4628      	mov	r0, r5
 800aad6:	b007      	add	sp, #28
 800aad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aadc:	498f      	ldr	r1, [pc, #572]	; (800ad1c <__ieee754_rem_pio2f+0x29c>)
 800aade:	f7f6 f8b7 	bl	8000c50 <__aeabi_fsub>
 800aae2:	498f      	ldr	r1, [pc, #572]	; (800ad20 <__ieee754_rem_pio2f+0x2a0>)
 800aae4:	4605      	mov	r5, r0
 800aae6:	f7f6 f8b3 	bl	8000c50 <__aeabi_fsub>
 800aaea:	4601      	mov	r1, r0
 800aaec:	6020      	str	r0, [r4, #0]
 800aaee:	4628      	mov	r0, r5
 800aaf0:	f7f6 f8ae 	bl	8000c50 <__aeabi_fsub>
 800aaf4:	498a      	ldr	r1, [pc, #552]	; (800ad20 <__ieee754_rem_pio2f+0x2a0>)
 800aaf6:	e7e9      	b.n	800aacc <__ieee754_rem_pio2f+0x4c>
 800aaf8:	f7f6 f8ac 	bl	8000c54 <__addsf3>
 800aafc:	42be      	cmp	r6, r7
 800aafe:	4605      	mov	r5, r0
 800ab00:	d00e      	beq.n	800ab20 <__ieee754_rem_pio2f+0xa0>
 800ab02:	4985      	ldr	r1, [pc, #532]	; (800ad18 <__ieee754_rem_pio2f+0x298>)
 800ab04:	f7f6 f8a6 	bl	8000c54 <__addsf3>
 800ab08:	4601      	mov	r1, r0
 800ab0a:	6020      	str	r0, [r4, #0]
 800ab0c:	4628      	mov	r0, r5
 800ab0e:	f7f6 f89f 	bl	8000c50 <__aeabi_fsub>
 800ab12:	4981      	ldr	r1, [pc, #516]	; (800ad18 <__ieee754_rem_pio2f+0x298>)
 800ab14:	f7f6 f89e 	bl	8000c54 <__addsf3>
 800ab18:	f04f 35ff 	mov.w	r5, #4294967295
 800ab1c:	6060      	str	r0, [r4, #4]
 800ab1e:	e7d9      	b.n	800aad4 <__ieee754_rem_pio2f+0x54>
 800ab20:	497e      	ldr	r1, [pc, #504]	; (800ad1c <__ieee754_rem_pio2f+0x29c>)
 800ab22:	f7f6 f897 	bl	8000c54 <__addsf3>
 800ab26:	497e      	ldr	r1, [pc, #504]	; (800ad20 <__ieee754_rem_pio2f+0x2a0>)
 800ab28:	4605      	mov	r5, r0
 800ab2a:	f7f6 f893 	bl	8000c54 <__addsf3>
 800ab2e:	4601      	mov	r1, r0
 800ab30:	6020      	str	r0, [r4, #0]
 800ab32:	4628      	mov	r0, r5
 800ab34:	f7f6 f88c 	bl	8000c50 <__aeabi_fsub>
 800ab38:	4979      	ldr	r1, [pc, #484]	; (800ad20 <__ieee754_rem_pio2f+0x2a0>)
 800ab3a:	e7eb      	b.n	800ab14 <__ieee754_rem_pio2f+0x94>
 800ab3c:	4a79      	ldr	r2, [pc, #484]	; (800ad24 <__ieee754_rem_pio2f+0x2a4>)
 800ab3e:	4296      	cmp	r6, r2
 800ab40:	f300 8091 	bgt.w	800ac66 <__ieee754_rem_pio2f+0x1e6>
 800ab44:	f000 f8fa 	bl	800ad3c <fabsf>
 800ab48:	4977      	ldr	r1, [pc, #476]	; (800ad28 <__ieee754_rem_pio2f+0x2a8>)
 800ab4a:	4607      	mov	r7, r0
 800ab4c:	f7f6 f98a 	bl	8000e64 <__aeabi_fmul>
 800ab50:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800ab54:	f7f6 f87e 	bl	8000c54 <__addsf3>
 800ab58:	f7f6 fb4a 	bl	80011f0 <__aeabi_f2iz>
 800ab5c:	4605      	mov	r5, r0
 800ab5e:	f7f6 f92d 	bl	8000dbc <__aeabi_i2f>
 800ab62:	496b      	ldr	r1, [pc, #428]	; (800ad10 <__ieee754_rem_pio2f+0x290>)
 800ab64:	4681      	mov	r9, r0
 800ab66:	f7f6 f97d 	bl	8000e64 <__aeabi_fmul>
 800ab6a:	4601      	mov	r1, r0
 800ab6c:	4638      	mov	r0, r7
 800ab6e:	f7f6 f86f 	bl	8000c50 <__aeabi_fsub>
 800ab72:	4969      	ldr	r1, [pc, #420]	; (800ad18 <__ieee754_rem_pio2f+0x298>)
 800ab74:	4680      	mov	r8, r0
 800ab76:	4648      	mov	r0, r9
 800ab78:	f7f6 f974 	bl	8000e64 <__aeabi_fmul>
 800ab7c:	2d1f      	cmp	r5, #31
 800ab7e:	4607      	mov	r7, r0
 800ab80:	dc0c      	bgt.n	800ab9c <__ieee754_rem_pio2f+0x11c>
 800ab82:	4a6a      	ldr	r2, [pc, #424]	; (800ad2c <__ieee754_rem_pio2f+0x2ac>)
 800ab84:	1e69      	subs	r1, r5, #1
 800ab86:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800ab8a:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 800ab8e:	4293      	cmp	r3, r2
 800ab90:	d004      	beq.n	800ab9c <__ieee754_rem_pio2f+0x11c>
 800ab92:	4639      	mov	r1, r7
 800ab94:	4640      	mov	r0, r8
 800ab96:	f7f6 f85b 	bl	8000c50 <__aeabi_fsub>
 800ab9a:	e00b      	b.n	800abb4 <__ieee754_rem_pio2f+0x134>
 800ab9c:	4639      	mov	r1, r7
 800ab9e:	4640      	mov	r0, r8
 800aba0:	f7f6 f856 	bl	8000c50 <__aeabi_fsub>
 800aba4:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800aba8:	ebc3 53d6 	rsb	r3, r3, r6, lsr #23
 800abac:	2b08      	cmp	r3, #8
 800abae:	ea4f 5be6 	mov.w	fp, r6, asr #23
 800abb2:	dc01      	bgt.n	800abb8 <__ieee754_rem_pio2f+0x138>
 800abb4:	6020      	str	r0, [r4, #0]
 800abb6:	e026      	b.n	800ac06 <__ieee754_rem_pio2f+0x186>
 800abb8:	4958      	ldr	r1, [pc, #352]	; (800ad1c <__ieee754_rem_pio2f+0x29c>)
 800abba:	4648      	mov	r0, r9
 800abbc:	f7f6 f952 	bl	8000e64 <__aeabi_fmul>
 800abc0:	4607      	mov	r7, r0
 800abc2:	4601      	mov	r1, r0
 800abc4:	4640      	mov	r0, r8
 800abc6:	f7f6 f843 	bl	8000c50 <__aeabi_fsub>
 800abca:	4601      	mov	r1, r0
 800abcc:	4606      	mov	r6, r0
 800abce:	4640      	mov	r0, r8
 800abd0:	f7f6 f83e 	bl	8000c50 <__aeabi_fsub>
 800abd4:	4639      	mov	r1, r7
 800abd6:	f7f6 f83b 	bl	8000c50 <__aeabi_fsub>
 800abda:	4607      	mov	r7, r0
 800abdc:	4950      	ldr	r1, [pc, #320]	; (800ad20 <__ieee754_rem_pio2f+0x2a0>)
 800abde:	4648      	mov	r0, r9
 800abe0:	f7f6 f940 	bl	8000e64 <__aeabi_fmul>
 800abe4:	4639      	mov	r1, r7
 800abe6:	f7f6 f833 	bl	8000c50 <__aeabi_fsub>
 800abea:	4601      	mov	r1, r0
 800abec:	4607      	mov	r7, r0
 800abee:	4630      	mov	r0, r6
 800abf0:	f7f6 f82e 	bl	8000c50 <__aeabi_fsub>
 800abf4:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800abf8:	ebab 0b03 	sub.w	fp, fp, r3
 800abfc:	f1bb 0f19 	cmp.w	fp, #25
 800ac00:	dc16      	bgt.n	800ac30 <__ieee754_rem_pio2f+0x1b0>
 800ac02:	46b0      	mov	r8, r6
 800ac04:	6020      	str	r0, [r4, #0]
 800ac06:	6826      	ldr	r6, [r4, #0]
 800ac08:	4640      	mov	r0, r8
 800ac0a:	4631      	mov	r1, r6
 800ac0c:	f7f6 f820 	bl	8000c50 <__aeabi_fsub>
 800ac10:	4639      	mov	r1, r7
 800ac12:	f7f6 f81d 	bl	8000c50 <__aeabi_fsub>
 800ac16:	f1ba 0f00 	cmp.w	sl, #0
 800ac1a:	6060      	str	r0, [r4, #4]
 800ac1c:	f6bf af5a 	bge.w	800aad4 <__ieee754_rem_pio2f+0x54>
 800ac20:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800ac24:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800ac28:	6026      	str	r6, [r4, #0]
 800ac2a:	6060      	str	r0, [r4, #4]
 800ac2c:	426d      	negs	r5, r5
 800ac2e:	e751      	b.n	800aad4 <__ieee754_rem_pio2f+0x54>
 800ac30:	493f      	ldr	r1, [pc, #252]	; (800ad30 <__ieee754_rem_pio2f+0x2b0>)
 800ac32:	4648      	mov	r0, r9
 800ac34:	f7f6 f916 	bl	8000e64 <__aeabi_fmul>
 800ac38:	4607      	mov	r7, r0
 800ac3a:	4601      	mov	r1, r0
 800ac3c:	4630      	mov	r0, r6
 800ac3e:	f7f6 f807 	bl	8000c50 <__aeabi_fsub>
 800ac42:	4601      	mov	r1, r0
 800ac44:	4680      	mov	r8, r0
 800ac46:	4630      	mov	r0, r6
 800ac48:	f7f6 f802 	bl	8000c50 <__aeabi_fsub>
 800ac4c:	4639      	mov	r1, r7
 800ac4e:	f7f5 ffff 	bl	8000c50 <__aeabi_fsub>
 800ac52:	4606      	mov	r6, r0
 800ac54:	4937      	ldr	r1, [pc, #220]	; (800ad34 <__ieee754_rem_pio2f+0x2b4>)
 800ac56:	4648      	mov	r0, r9
 800ac58:	f7f6 f904 	bl	8000e64 <__aeabi_fmul>
 800ac5c:	4631      	mov	r1, r6
 800ac5e:	f7f5 fff7 	bl	8000c50 <__aeabi_fsub>
 800ac62:	4607      	mov	r7, r0
 800ac64:	e795      	b.n	800ab92 <__ieee754_rem_pio2f+0x112>
 800ac66:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800ac6a:	db05      	blt.n	800ac78 <__ieee754_rem_pio2f+0x1f8>
 800ac6c:	4601      	mov	r1, r0
 800ac6e:	f7f5 ffef 	bl	8000c50 <__aeabi_fsub>
 800ac72:	6060      	str	r0, [r4, #4]
 800ac74:	6020      	str	r0, [r4, #0]
 800ac76:	e710      	b.n	800aa9a <__ieee754_rem_pio2f+0x1a>
 800ac78:	15f7      	asrs	r7, r6, #23
 800ac7a:	3f86      	subs	r7, #134	; 0x86
 800ac7c:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 800ac80:	4630      	mov	r0, r6
 800ac82:	f7f6 fab5 	bl	80011f0 <__aeabi_f2iz>
 800ac86:	f7f6 f899 	bl	8000dbc <__aeabi_i2f>
 800ac8a:	4601      	mov	r1, r0
 800ac8c:	9003      	str	r0, [sp, #12]
 800ac8e:	4630      	mov	r0, r6
 800ac90:	f7f5 ffde 	bl	8000c50 <__aeabi_fsub>
 800ac94:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800ac98:	f7f6 f8e4 	bl	8000e64 <__aeabi_fmul>
 800ac9c:	4606      	mov	r6, r0
 800ac9e:	f7f6 faa7 	bl	80011f0 <__aeabi_f2iz>
 800aca2:	f7f6 f88b 	bl	8000dbc <__aeabi_i2f>
 800aca6:	4601      	mov	r1, r0
 800aca8:	9004      	str	r0, [sp, #16]
 800acaa:	4605      	mov	r5, r0
 800acac:	4630      	mov	r0, r6
 800acae:	f7f5 ffcf 	bl	8000c50 <__aeabi_fsub>
 800acb2:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800acb6:	f7f6 f8d5 	bl	8000e64 <__aeabi_fmul>
 800acba:	2100      	movs	r1, #0
 800acbc:	9005      	str	r0, [sp, #20]
 800acbe:	f7f6 fa65 	bl	800118c <__aeabi_fcmpeq>
 800acc2:	b1f0      	cbz	r0, 800ad02 <__ieee754_rem_pio2f+0x282>
 800acc4:	2100      	movs	r1, #0
 800acc6:	4628      	mov	r0, r5
 800acc8:	f7f6 fa60 	bl	800118c <__aeabi_fcmpeq>
 800accc:	2800      	cmp	r0, #0
 800acce:	bf14      	ite	ne
 800acd0:	2301      	movne	r3, #1
 800acd2:	2302      	moveq	r3, #2
 800acd4:	4a18      	ldr	r2, [pc, #96]	; (800ad38 <__ieee754_rem_pio2f+0x2b8>)
 800acd6:	4621      	mov	r1, r4
 800acd8:	9201      	str	r2, [sp, #4]
 800acda:	2202      	movs	r2, #2
 800acdc:	a803      	add	r0, sp, #12
 800acde:	9200      	str	r2, [sp, #0]
 800ace0:	463a      	mov	r2, r7
 800ace2:	f000 f82f 	bl	800ad44 <__kernel_rem_pio2f>
 800ace6:	f1ba 0f00 	cmp.w	sl, #0
 800acea:	4605      	mov	r5, r0
 800acec:	f6bf aef2 	bge.w	800aad4 <__ieee754_rem_pio2f+0x54>
 800acf0:	6823      	ldr	r3, [r4, #0]
 800acf2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800acf6:	6023      	str	r3, [r4, #0]
 800acf8:	6863      	ldr	r3, [r4, #4]
 800acfa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800acfe:	6063      	str	r3, [r4, #4]
 800ad00:	e794      	b.n	800ac2c <__ieee754_rem_pio2f+0x1ac>
 800ad02:	2303      	movs	r3, #3
 800ad04:	e7e6      	b.n	800acd4 <__ieee754_rem_pio2f+0x254>
 800ad06:	bf00      	nop
 800ad08:	3f490fd8 	.word	0x3f490fd8
 800ad0c:	4016cbe3 	.word	0x4016cbe3
 800ad10:	3fc90f80 	.word	0x3fc90f80
 800ad14:	3fc90fd0 	.word	0x3fc90fd0
 800ad18:	37354443 	.word	0x37354443
 800ad1c:	37354400 	.word	0x37354400
 800ad20:	2e85a308 	.word	0x2e85a308
 800ad24:	43490f80 	.word	0x43490f80
 800ad28:	3f22f984 	.word	0x3f22f984
 800ad2c:	0803c400 	.word	0x0803c400
 800ad30:	2e85a300 	.word	0x2e85a300
 800ad34:	248d3132 	.word	0x248d3132
 800ad38:	0803c480 	.word	0x0803c480

0800ad3c <fabsf>:
 800ad3c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800ad40:	4770      	bx	lr
	...

0800ad44 <__kernel_rem_pio2f>:
 800ad44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad48:	b0db      	sub	sp, #364	; 0x16c
 800ad4a:	9202      	str	r2, [sp, #8]
 800ad4c:	9304      	str	r3, [sp, #16]
 800ad4e:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800ad50:	4bbb      	ldr	r3, [pc, #748]	; (800b040 <__kernel_rem_pio2f+0x2fc>)
 800ad52:	9005      	str	r0, [sp, #20]
 800ad54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad58:	9100      	str	r1, [sp, #0]
 800ad5a:	9301      	str	r3, [sp, #4]
 800ad5c:	9b04      	ldr	r3, [sp, #16]
 800ad5e:	3b01      	subs	r3, #1
 800ad60:	9303      	str	r3, [sp, #12]
 800ad62:	9b02      	ldr	r3, [sp, #8]
 800ad64:	1d1a      	adds	r2, r3, #4
 800ad66:	f2c0 809b 	blt.w	800aea0 <__kernel_rem_pio2f+0x15c>
 800ad6a:	1edc      	subs	r4, r3, #3
 800ad6c:	bf48      	it	mi
 800ad6e:	1d1c      	addmi	r4, r3, #4
 800ad70:	10e4      	asrs	r4, r4, #3
 800ad72:	2500      	movs	r5, #0
 800ad74:	f04f 0b00 	mov.w	fp, #0
 800ad78:	1c67      	adds	r7, r4, #1
 800ad7a:	00fb      	lsls	r3, r7, #3
 800ad7c:	9306      	str	r3, [sp, #24]
 800ad7e:	9b02      	ldr	r3, [sp, #8]
 800ad80:	9a03      	ldr	r2, [sp, #12]
 800ad82:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 800ad86:	9b01      	ldr	r3, [sp, #4]
 800ad88:	eba4 0802 	sub.w	r8, r4, r2
 800ad8c:	eb03 0902 	add.w	r9, r3, r2
 800ad90:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800ad92:	ae1e      	add	r6, sp, #120	; 0x78
 800ad94:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 800ad98:	454d      	cmp	r5, r9
 800ad9a:	f340 8083 	ble.w	800aea4 <__kernel_rem_pio2f+0x160>
 800ad9e:	9a04      	ldr	r2, [sp, #16]
 800ada0:	ab1e      	add	r3, sp, #120	; 0x78
 800ada2:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 800ada6:	f04f 0900 	mov.w	r9, #0
 800adaa:	2300      	movs	r3, #0
 800adac:	f50d 7b8c 	add.w	fp, sp, #280	; 0x118
 800adb0:	9a01      	ldr	r2, [sp, #4]
 800adb2:	4591      	cmp	r9, r2
 800adb4:	f340 809e 	ble.w	800aef4 <__kernel_rem_pio2f+0x1b0>
 800adb8:	4613      	mov	r3, r2
 800adba:	aa0a      	add	r2, sp, #40	; 0x28
 800adbc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800adc0:	9308      	str	r3, [sp, #32]
 800adc2:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800adc4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800adc8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800adcc:	9307      	str	r3, [sp, #28]
 800adce:	ac0a      	add	r4, sp, #40	; 0x28
 800add0:	4626      	mov	r6, r4
 800add2:	46c3      	mov	fp, r8
 800add4:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 800add8:	ab5a      	add	r3, sp, #360	; 0x168
 800adda:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 800adde:	f853 5c50 	ldr.w	r5, [r3, #-80]
 800ade2:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 800ade6:	f1bb 0f00 	cmp.w	fp, #0
 800adea:	f300 8088 	bgt.w	800aefe <__kernel_rem_pio2f+0x1ba>
 800adee:	4639      	mov	r1, r7
 800adf0:	4628      	mov	r0, r5
 800adf2:	f000 fa5b 	bl	800b2ac <scalbnf>
 800adf6:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 800adfa:	4605      	mov	r5, r0
 800adfc:	f7f6 f832 	bl	8000e64 <__aeabi_fmul>
 800ae00:	f000 faa0 	bl	800b344 <floorf>
 800ae04:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 800ae08:	f7f6 f82c 	bl	8000e64 <__aeabi_fmul>
 800ae0c:	4601      	mov	r1, r0
 800ae0e:	4628      	mov	r0, r5
 800ae10:	f7f5 ff1e 	bl	8000c50 <__aeabi_fsub>
 800ae14:	4605      	mov	r5, r0
 800ae16:	f7f6 f9eb 	bl	80011f0 <__aeabi_f2iz>
 800ae1a:	4606      	mov	r6, r0
 800ae1c:	f7f5 ffce 	bl	8000dbc <__aeabi_i2f>
 800ae20:	4601      	mov	r1, r0
 800ae22:	4628      	mov	r0, r5
 800ae24:	f7f5 ff14 	bl	8000c50 <__aeabi_fsub>
 800ae28:	2f00      	cmp	r7, #0
 800ae2a:	4681      	mov	r9, r0
 800ae2c:	f340 8086 	ble.w	800af3c <__kernel_rem_pio2f+0x1f8>
 800ae30:	f108 32ff 	add.w	r2, r8, #4294967295
 800ae34:	ab0a      	add	r3, sp, #40	; 0x28
 800ae36:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 800ae3a:	f1c7 0108 	rsb	r1, r7, #8
 800ae3e:	fa45 f301 	asr.w	r3, r5, r1
 800ae42:	441e      	add	r6, r3
 800ae44:	408b      	lsls	r3, r1
 800ae46:	1aed      	subs	r5, r5, r3
 800ae48:	ab0a      	add	r3, sp, #40	; 0x28
 800ae4a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800ae4e:	f1c7 0307 	rsb	r3, r7, #7
 800ae52:	411d      	asrs	r5, r3
 800ae54:	2d00      	cmp	r5, #0
 800ae56:	dd7f      	ble.n	800af58 <__kernel_rem_pio2f+0x214>
 800ae58:	2200      	movs	r2, #0
 800ae5a:	4692      	mov	sl, r2
 800ae5c:	3601      	adds	r6, #1
 800ae5e:	4590      	cmp	r8, r2
 800ae60:	f300 80b0 	bgt.w	800afc4 <__kernel_rem_pio2f+0x280>
 800ae64:	2f00      	cmp	r7, #0
 800ae66:	dd05      	ble.n	800ae74 <__kernel_rem_pio2f+0x130>
 800ae68:	2f01      	cmp	r7, #1
 800ae6a:	f000 80bd 	beq.w	800afe8 <__kernel_rem_pio2f+0x2a4>
 800ae6e:	2f02      	cmp	r7, #2
 800ae70:	f000 80c5 	beq.w	800affe <__kernel_rem_pio2f+0x2ba>
 800ae74:	2d02      	cmp	r5, #2
 800ae76:	d16f      	bne.n	800af58 <__kernel_rem_pio2f+0x214>
 800ae78:	4649      	mov	r1, r9
 800ae7a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800ae7e:	f7f5 fee7 	bl	8000c50 <__aeabi_fsub>
 800ae82:	4681      	mov	r9, r0
 800ae84:	f1ba 0f00 	cmp.w	sl, #0
 800ae88:	d066      	beq.n	800af58 <__kernel_rem_pio2f+0x214>
 800ae8a:	4639      	mov	r1, r7
 800ae8c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800ae90:	f000 fa0c 	bl	800b2ac <scalbnf>
 800ae94:	4601      	mov	r1, r0
 800ae96:	4648      	mov	r0, r9
 800ae98:	f7f5 feda 	bl	8000c50 <__aeabi_fsub>
 800ae9c:	4681      	mov	r9, r0
 800ae9e:	e05b      	b.n	800af58 <__kernel_rem_pio2f+0x214>
 800aea0:	2400      	movs	r4, #0
 800aea2:	e766      	b.n	800ad72 <__kernel_rem_pio2f+0x2e>
 800aea4:	eb18 0f05 	cmn.w	r8, r5
 800aea8:	d407      	bmi.n	800aeba <__kernel_rem_pio2f+0x176>
 800aeaa:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 800aeae:	f7f5 ff85 	bl	8000dbc <__aeabi_i2f>
 800aeb2:	f846 0b04 	str.w	r0, [r6], #4
 800aeb6:	3501      	adds	r5, #1
 800aeb8:	e76e      	b.n	800ad98 <__kernel_rem_pio2f+0x54>
 800aeba:	4658      	mov	r0, fp
 800aebc:	e7f9      	b.n	800aeb2 <__kernel_rem_pio2f+0x16e>
 800aebe:	9307      	str	r3, [sp, #28]
 800aec0:	9b05      	ldr	r3, [sp, #20]
 800aec2:	f8da 1000 	ldr.w	r1, [sl]
 800aec6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800aeca:	f7f5 ffcb 	bl	8000e64 <__aeabi_fmul>
 800aece:	4601      	mov	r1, r0
 800aed0:	4630      	mov	r0, r6
 800aed2:	f7f5 febf 	bl	8000c54 <__addsf3>
 800aed6:	4606      	mov	r6, r0
 800aed8:	9b07      	ldr	r3, [sp, #28]
 800aeda:	f108 0801 	add.w	r8, r8, #1
 800aede:	9a03      	ldr	r2, [sp, #12]
 800aee0:	f1aa 0a04 	sub.w	sl, sl, #4
 800aee4:	4590      	cmp	r8, r2
 800aee6:	ddea      	ble.n	800aebe <__kernel_rem_pio2f+0x17a>
 800aee8:	f84b 6b04 	str.w	r6, [fp], #4
 800aeec:	f109 0901 	add.w	r9, r9, #1
 800aef0:	3504      	adds	r5, #4
 800aef2:	e75d      	b.n	800adb0 <__kernel_rem_pio2f+0x6c>
 800aef4:	46aa      	mov	sl, r5
 800aef6:	461e      	mov	r6, r3
 800aef8:	f04f 0800 	mov.w	r8, #0
 800aefc:	e7ef      	b.n	800aede <__kernel_rem_pio2f+0x19a>
 800aefe:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800af02:	4628      	mov	r0, r5
 800af04:	f7f5 ffae 	bl	8000e64 <__aeabi_fmul>
 800af08:	f7f6 f972 	bl	80011f0 <__aeabi_f2iz>
 800af0c:	f7f5 ff56 	bl	8000dbc <__aeabi_i2f>
 800af10:	4649      	mov	r1, r9
 800af12:	9009      	str	r0, [sp, #36]	; 0x24
 800af14:	f7f5 ffa6 	bl	8000e64 <__aeabi_fmul>
 800af18:	4601      	mov	r1, r0
 800af1a:	4628      	mov	r0, r5
 800af1c:	f7f5 fe98 	bl	8000c50 <__aeabi_fsub>
 800af20:	f7f6 f966 	bl	80011f0 <__aeabi_f2iz>
 800af24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af26:	f10b 3bff 	add.w	fp, fp, #4294967295
 800af2a:	f846 0b04 	str.w	r0, [r6], #4
 800af2e:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 800af32:	4618      	mov	r0, r3
 800af34:	f7f5 fe8e 	bl	8000c54 <__addsf3>
 800af38:	4605      	mov	r5, r0
 800af3a:	e754      	b.n	800ade6 <__kernel_rem_pio2f+0xa2>
 800af3c:	d106      	bne.n	800af4c <__kernel_rem_pio2f+0x208>
 800af3e:	f108 33ff 	add.w	r3, r8, #4294967295
 800af42:	aa0a      	add	r2, sp, #40	; 0x28
 800af44:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 800af48:	11ed      	asrs	r5, r5, #7
 800af4a:	e783      	b.n	800ae54 <__kernel_rem_pio2f+0x110>
 800af4c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800af50:	f7f6 f93a 	bl	80011c8 <__aeabi_fcmpge>
 800af54:	4605      	mov	r5, r0
 800af56:	bb98      	cbnz	r0, 800afc0 <__kernel_rem_pio2f+0x27c>
 800af58:	2100      	movs	r1, #0
 800af5a:	4648      	mov	r0, r9
 800af5c:	f7f6 f916 	bl	800118c <__aeabi_fcmpeq>
 800af60:	2800      	cmp	r0, #0
 800af62:	f000 8098 	beq.w	800b096 <__kernel_rem_pio2f+0x352>
 800af66:	f108 34ff 	add.w	r4, r8, #4294967295
 800af6a:	4623      	mov	r3, r4
 800af6c:	2200      	movs	r2, #0
 800af6e:	9901      	ldr	r1, [sp, #4]
 800af70:	428b      	cmp	r3, r1
 800af72:	da4c      	bge.n	800b00e <__kernel_rem_pio2f+0x2ca>
 800af74:	2a00      	cmp	r2, #0
 800af76:	d067      	beq.n	800b048 <__kernel_rem_pio2f+0x304>
 800af78:	ab0a      	add	r3, sp, #40	; 0x28
 800af7a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800af7e:	3f08      	subs	r7, #8
 800af80:	2b00      	cmp	r3, #0
 800af82:	f000 8086 	beq.w	800b092 <__kernel_rem_pio2f+0x34e>
 800af86:	4639      	mov	r1, r7
 800af88:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800af8c:	f000 f98e 	bl	800b2ac <scalbnf>
 800af90:	46a2      	mov	sl, r4
 800af92:	4681      	mov	r9, r0
 800af94:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 800af98:	af46      	add	r7, sp, #280	; 0x118
 800af9a:	f1ba 0f00 	cmp.w	sl, #0
 800af9e:	f280 80af 	bge.w	800b100 <__kernel_rem_pio2f+0x3bc>
 800afa2:	4627      	mov	r7, r4
 800afa4:	2200      	movs	r2, #0
 800afa6:	2f00      	cmp	r7, #0
 800afa8:	f2c0 80d9 	blt.w	800b15e <__kernel_rem_pio2f+0x41a>
 800afac:	a946      	add	r1, sp, #280	; 0x118
 800afae:	4690      	mov	r8, r2
 800afb0:	f04f 0a00 	mov.w	sl, #0
 800afb4:	4b23      	ldr	r3, [pc, #140]	; (800b044 <__kernel_rem_pio2f+0x300>)
 800afb6:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 800afba:	eba4 0907 	sub.w	r9, r4, r7
 800afbe:	e0c2      	b.n	800b146 <__kernel_rem_pio2f+0x402>
 800afc0:	2502      	movs	r5, #2
 800afc2:	e749      	b.n	800ae58 <__kernel_rem_pio2f+0x114>
 800afc4:	6823      	ldr	r3, [r4, #0]
 800afc6:	f1ba 0f00 	cmp.w	sl, #0
 800afca:	d108      	bne.n	800afde <__kernel_rem_pio2f+0x29a>
 800afcc:	b11b      	cbz	r3, 800afd6 <__kernel_rem_pio2f+0x292>
 800afce:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800afd2:	6023      	str	r3, [r4, #0]
 800afd4:	2301      	movs	r3, #1
 800afd6:	469a      	mov	sl, r3
 800afd8:	3201      	adds	r2, #1
 800afda:	3404      	adds	r4, #4
 800afdc:	e73f      	b.n	800ae5e <__kernel_rem_pio2f+0x11a>
 800afde:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800afe2:	6023      	str	r3, [r4, #0]
 800afe4:	4653      	mov	r3, sl
 800afe6:	e7f6      	b.n	800afd6 <__kernel_rem_pio2f+0x292>
 800afe8:	f108 32ff 	add.w	r2, r8, #4294967295
 800afec:	ab0a      	add	r3, sp, #40	; 0x28
 800afee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aff2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aff6:	a90a      	add	r1, sp, #40	; 0x28
 800aff8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800affc:	e73a      	b.n	800ae74 <__kernel_rem_pio2f+0x130>
 800affe:	f108 32ff 	add.w	r2, r8, #4294967295
 800b002:	ab0a      	add	r3, sp, #40	; 0x28
 800b004:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b008:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b00c:	e7f3      	b.n	800aff6 <__kernel_rem_pio2f+0x2b2>
 800b00e:	a90a      	add	r1, sp, #40	; 0x28
 800b010:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800b014:	3b01      	subs	r3, #1
 800b016:	430a      	orrs	r2, r1
 800b018:	e7a9      	b.n	800af6e <__kernel_rem_pio2f+0x22a>
 800b01a:	3401      	adds	r4, #1
 800b01c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b020:	2a00      	cmp	r2, #0
 800b022:	d0fa      	beq.n	800b01a <__kernel_rem_pio2f+0x2d6>
 800b024:	9b04      	ldr	r3, [sp, #16]
 800b026:	aa1e      	add	r2, sp, #120	; 0x78
 800b028:	4443      	add	r3, r8
 800b02a:	f108 0601 	add.w	r6, r8, #1
 800b02e:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800b032:	4444      	add	r4, r8
 800b034:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 800b038:	42b4      	cmp	r4, r6
 800b03a:	da08      	bge.n	800b04e <__kernel_rem_pio2f+0x30a>
 800b03c:	46a0      	mov	r8, r4
 800b03e:	e6c6      	b.n	800adce <__kernel_rem_pio2f+0x8a>
 800b040:	0803c7c4 	.word	0x0803c7c4
 800b044:	0803c798 	.word	0x0803c798
 800b048:	2401      	movs	r4, #1
 800b04a:	9b08      	ldr	r3, [sp, #32]
 800b04c:	e7e6      	b.n	800b01c <__kernel_rem_pio2f+0x2d8>
 800b04e:	9b07      	ldr	r3, [sp, #28]
 800b050:	46ab      	mov	fp, r5
 800b052:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b056:	f7f5 feb1 	bl	8000dbc <__aeabi_i2f>
 800b05a:	f04f 0a00 	mov.w	sl, #0
 800b05e:	f04f 0800 	mov.w	r8, #0
 800b062:	6028      	str	r0, [r5, #0]
 800b064:	9b03      	ldr	r3, [sp, #12]
 800b066:	459a      	cmp	sl, r3
 800b068:	dd04      	ble.n	800b074 <__kernel_rem_pio2f+0x330>
 800b06a:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 800b06e:	3504      	adds	r5, #4
 800b070:	3601      	adds	r6, #1
 800b072:	e7e1      	b.n	800b038 <__kernel_rem_pio2f+0x2f4>
 800b074:	9b05      	ldr	r3, [sp, #20]
 800b076:	f85b 0904 	ldr.w	r0, [fp], #-4
 800b07a:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 800b07e:	f7f5 fef1 	bl	8000e64 <__aeabi_fmul>
 800b082:	4601      	mov	r1, r0
 800b084:	4640      	mov	r0, r8
 800b086:	f7f5 fde5 	bl	8000c54 <__addsf3>
 800b08a:	f10a 0a01 	add.w	sl, sl, #1
 800b08e:	4680      	mov	r8, r0
 800b090:	e7e8      	b.n	800b064 <__kernel_rem_pio2f+0x320>
 800b092:	3c01      	subs	r4, #1
 800b094:	e770      	b.n	800af78 <__kernel_rem_pio2f+0x234>
 800b096:	9b06      	ldr	r3, [sp, #24]
 800b098:	9a02      	ldr	r2, [sp, #8]
 800b09a:	4648      	mov	r0, r9
 800b09c:	1a99      	subs	r1, r3, r2
 800b09e:	f000 f905 	bl	800b2ac <scalbnf>
 800b0a2:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800b0a6:	4604      	mov	r4, r0
 800b0a8:	f7f6 f88e 	bl	80011c8 <__aeabi_fcmpge>
 800b0ac:	b300      	cbz	r0, 800b0f0 <__kernel_rem_pio2f+0x3ac>
 800b0ae:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800b0b2:	4620      	mov	r0, r4
 800b0b4:	f7f5 fed6 	bl	8000e64 <__aeabi_fmul>
 800b0b8:	f7f6 f89a 	bl	80011f0 <__aeabi_f2iz>
 800b0bc:	f7f5 fe7e 	bl	8000dbc <__aeabi_i2f>
 800b0c0:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800b0c4:	4681      	mov	r9, r0
 800b0c6:	f7f5 fecd 	bl	8000e64 <__aeabi_fmul>
 800b0ca:	4601      	mov	r1, r0
 800b0cc:	4620      	mov	r0, r4
 800b0ce:	f7f5 fdbf 	bl	8000c50 <__aeabi_fsub>
 800b0d2:	f7f6 f88d 	bl	80011f0 <__aeabi_f2iz>
 800b0d6:	ab0a      	add	r3, sp, #40	; 0x28
 800b0d8:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800b0dc:	4648      	mov	r0, r9
 800b0de:	f7f6 f887 	bl	80011f0 <__aeabi_f2iz>
 800b0e2:	f108 0401 	add.w	r4, r8, #1
 800b0e6:	ab0a      	add	r3, sp, #40	; 0x28
 800b0e8:	3708      	adds	r7, #8
 800b0ea:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b0ee:	e74a      	b.n	800af86 <__kernel_rem_pio2f+0x242>
 800b0f0:	4620      	mov	r0, r4
 800b0f2:	f7f6 f87d 	bl	80011f0 <__aeabi_f2iz>
 800b0f6:	ab0a      	add	r3, sp, #40	; 0x28
 800b0f8:	4644      	mov	r4, r8
 800b0fa:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800b0fe:	e742      	b.n	800af86 <__kernel_rem_pio2f+0x242>
 800b100:	ab0a      	add	r3, sp, #40	; 0x28
 800b102:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800b106:	f7f5 fe59 	bl	8000dbc <__aeabi_i2f>
 800b10a:	4649      	mov	r1, r9
 800b10c:	f7f5 feaa 	bl	8000e64 <__aeabi_fmul>
 800b110:	4641      	mov	r1, r8
 800b112:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 800b116:	4648      	mov	r0, r9
 800b118:	f7f5 fea4 	bl	8000e64 <__aeabi_fmul>
 800b11c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b120:	4681      	mov	r9, r0
 800b122:	e73a      	b.n	800af9a <__kernel_rem_pio2f+0x256>
 800b124:	f853 0b04 	ldr.w	r0, [r3], #4
 800b128:	f85b 1b04 	ldr.w	r1, [fp], #4
 800b12c:	9203      	str	r2, [sp, #12]
 800b12e:	9302      	str	r3, [sp, #8]
 800b130:	f7f5 fe98 	bl	8000e64 <__aeabi_fmul>
 800b134:	4601      	mov	r1, r0
 800b136:	4640      	mov	r0, r8
 800b138:	f7f5 fd8c 	bl	8000c54 <__addsf3>
 800b13c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b140:	4680      	mov	r8, r0
 800b142:	f10a 0a01 	add.w	sl, sl, #1
 800b146:	9901      	ldr	r1, [sp, #4]
 800b148:	458a      	cmp	sl, r1
 800b14a:	dc01      	bgt.n	800b150 <__kernel_rem_pio2f+0x40c>
 800b14c:	45ca      	cmp	sl, r9
 800b14e:	dde9      	ble.n	800b124 <__kernel_rem_pio2f+0x3e0>
 800b150:	ab5a      	add	r3, sp, #360	; 0x168
 800b152:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 800b156:	f849 8ca0 	str.w	r8, [r9, #-160]
 800b15a:	3f01      	subs	r7, #1
 800b15c:	e723      	b.n	800afa6 <__kernel_rem_pio2f+0x262>
 800b15e:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800b160:	2b02      	cmp	r3, #2
 800b162:	dc07      	bgt.n	800b174 <__kernel_rem_pio2f+0x430>
 800b164:	2b00      	cmp	r3, #0
 800b166:	dc4e      	bgt.n	800b206 <__kernel_rem_pio2f+0x4c2>
 800b168:	d02e      	beq.n	800b1c8 <__kernel_rem_pio2f+0x484>
 800b16a:	f006 0007 	and.w	r0, r6, #7
 800b16e:	b05b      	add	sp, #364	; 0x16c
 800b170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b174:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800b176:	2b03      	cmp	r3, #3
 800b178:	d1f7      	bne.n	800b16a <__kernel_rem_pio2f+0x426>
 800b17a:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 800b17e:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 800b182:	46b8      	mov	r8, r7
 800b184:	46a2      	mov	sl, r4
 800b186:	f1ba 0f00 	cmp.w	sl, #0
 800b18a:	dc49      	bgt.n	800b220 <__kernel_rem_pio2f+0x4dc>
 800b18c:	46a1      	mov	r9, r4
 800b18e:	f1b9 0f01 	cmp.w	r9, #1
 800b192:	dc60      	bgt.n	800b256 <__kernel_rem_pio2f+0x512>
 800b194:	2000      	movs	r0, #0
 800b196:	2c01      	cmp	r4, #1
 800b198:	dc76      	bgt.n	800b288 <__kernel_rem_pio2f+0x544>
 800b19a:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 800b19c:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 800b19e:	2d00      	cmp	r5, #0
 800b1a0:	d178      	bne.n	800b294 <__kernel_rem_pio2f+0x550>
 800b1a2:	9900      	ldr	r1, [sp, #0]
 800b1a4:	600a      	str	r2, [r1, #0]
 800b1a6:	460a      	mov	r2, r1
 800b1a8:	604b      	str	r3, [r1, #4]
 800b1aa:	6090      	str	r0, [r2, #8]
 800b1ac:	e7dd      	b.n	800b16a <__kernel_rem_pio2f+0x426>
 800b1ae:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 800b1b2:	f7f5 fd4f 	bl	8000c54 <__addsf3>
 800b1b6:	3c01      	subs	r4, #1
 800b1b8:	2c00      	cmp	r4, #0
 800b1ba:	daf8      	bge.n	800b1ae <__kernel_rem_pio2f+0x46a>
 800b1bc:	b10d      	cbz	r5, 800b1c2 <__kernel_rem_pio2f+0x47e>
 800b1be:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800b1c2:	9b00      	ldr	r3, [sp, #0]
 800b1c4:	6018      	str	r0, [r3, #0]
 800b1c6:	e7d0      	b.n	800b16a <__kernel_rem_pio2f+0x426>
 800b1c8:	2000      	movs	r0, #0
 800b1ca:	af32      	add	r7, sp, #200	; 0xc8
 800b1cc:	e7f4      	b.n	800b1b8 <__kernel_rem_pio2f+0x474>
 800b1ce:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 800b1d2:	f7f5 fd3f 	bl	8000c54 <__addsf3>
 800b1d6:	f108 38ff 	add.w	r8, r8, #4294967295
 800b1da:	f1b8 0f00 	cmp.w	r8, #0
 800b1de:	daf6      	bge.n	800b1ce <__kernel_rem_pio2f+0x48a>
 800b1e0:	b1ad      	cbz	r5, 800b20e <__kernel_rem_pio2f+0x4ca>
 800b1e2:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 800b1e6:	9a00      	ldr	r2, [sp, #0]
 800b1e8:	4601      	mov	r1, r0
 800b1ea:	6013      	str	r3, [r2, #0]
 800b1ec:	9832      	ldr	r0, [sp, #200]	; 0xc8
 800b1ee:	f7f5 fd2f 	bl	8000c50 <__aeabi_fsub>
 800b1f2:	f04f 0801 	mov.w	r8, #1
 800b1f6:	4544      	cmp	r4, r8
 800b1f8:	da0b      	bge.n	800b212 <__kernel_rem_pio2f+0x4ce>
 800b1fa:	b10d      	cbz	r5, 800b200 <__kernel_rem_pio2f+0x4bc>
 800b1fc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800b200:	9b00      	ldr	r3, [sp, #0]
 800b202:	6058      	str	r0, [r3, #4]
 800b204:	e7b1      	b.n	800b16a <__kernel_rem_pio2f+0x426>
 800b206:	46a0      	mov	r8, r4
 800b208:	2000      	movs	r0, #0
 800b20a:	af32      	add	r7, sp, #200	; 0xc8
 800b20c:	e7e5      	b.n	800b1da <__kernel_rem_pio2f+0x496>
 800b20e:	4603      	mov	r3, r0
 800b210:	e7e9      	b.n	800b1e6 <__kernel_rem_pio2f+0x4a2>
 800b212:	f857 1f04 	ldr.w	r1, [r7, #4]!
 800b216:	f7f5 fd1d 	bl	8000c54 <__addsf3>
 800b21a:	f108 0801 	add.w	r8, r8, #1
 800b21e:	e7ea      	b.n	800b1f6 <__kernel_rem_pio2f+0x4b2>
 800b220:	f8d8 3000 	ldr.w	r3, [r8]
 800b224:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800b228:	4619      	mov	r1, r3
 800b22a:	4610      	mov	r0, r2
 800b22c:	9302      	str	r3, [sp, #8]
 800b22e:	9201      	str	r2, [sp, #4]
 800b230:	f7f5 fd10 	bl	8000c54 <__addsf3>
 800b234:	9a01      	ldr	r2, [sp, #4]
 800b236:	4601      	mov	r1, r0
 800b238:	4681      	mov	r9, r0
 800b23a:	4610      	mov	r0, r2
 800b23c:	f7f5 fd08 	bl	8000c50 <__aeabi_fsub>
 800b240:	9b02      	ldr	r3, [sp, #8]
 800b242:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b246:	4619      	mov	r1, r3
 800b248:	f7f5 fd04 	bl	8000c54 <__addsf3>
 800b24c:	f848 0904 	str.w	r0, [r8], #-4
 800b250:	f8c8 9000 	str.w	r9, [r8]
 800b254:	e797      	b.n	800b186 <__kernel_rem_pio2f+0x442>
 800b256:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800b25a:	f8d7 a000 	ldr.w	sl, [r7]
 800b25e:	4618      	mov	r0, r3
 800b260:	4651      	mov	r1, sl
 800b262:	9301      	str	r3, [sp, #4]
 800b264:	f7f5 fcf6 	bl	8000c54 <__addsf3>
 800b268:	9b01      	ldr	r3, [sp, #4]
 800b26a:	4601      	mov	r1, r0
 800b26c:	4680      	mov	r8, r0
 800b26e:	4618      	mov	r0, r3
 800b270:	f7f5 fcee 	bl	8000c50 <__aeabi_fsub>
 800b274:	4651      	mov	r1, sl
 800b276:	f7f5 fced 	bl	8000c54 <__addsf3>
 800b27a:	f847 0904 	str.w	r0, [r7], #-4
 800b27e:	f109 39ff 	add.w	r9, r9, #4294967295
 800b282:	f8c7 8000 	str.w	r8, [r7]
 800b286:	e782      	b.n	800b18e <__kernel_rem_pio2f+0x44a>
 800b288:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 800b28c:	f7f5 fce2 	bl	8000c54 <__addsf3>
 800b290:	3c01      	subs	r4, #1
 800b292:	e780      	b.n	800b196 <__kernel_rem_pio2f+0x452>
 800b294:	9900      	ldr	r1, [sp, #0]
 800b296:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 800b29a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b29e:	600a      	str	r2, [r1, #0]
 800b2a0:	604b      	str	r3, [r1, #4]
 800b2a2:	460a      	mov	r2, r1
 800b2a4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800b2a8:	e77f      	b.n	800b1aa <__kernel_rem_pio2f+0x466>
 800b2aa:	bf00      	nop

0800b2ac <scalbnf>:
 800b2ac:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800b2b0:	b538      	push	{r3, r4, r5, lr}
 800b2b2:	4603      	mov	r3, r0
 800b2b4:	460d      	mov	r5, r1
 800b2b6:	4604      	mov	r4, r0
 800b2b8:	d02e      	beq.n	800b318 <scalbnf+0x6c>
 800b2ba:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800b2be:	d304      	bcc.n	800b2ca <scalbnf+0x1e>
 800b2c0:	4601      	mov	r1, r0
 800b2c2:	f7f5 fcc7 	bl	8000c54 <__addsf3>
 800b2c6:	4603      	mov	r3, r0
 800b2c8:	e026      	b.n	800b318 <scalbnf+0x6c>
 800b2ca:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 800b2ce:	d118      	bne.n	800b302 <scalbnf+0x56>
 800b2d0:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800b2d4:	f7f5 fdc6 	bl	8000e64 <__aeabi_fmul>
 800b2d8:	4a17      	ldr	r2, [pc, #92]	; (800b338 <scalbnf+0x8c>)
 800b2da:	4603      	mov	r3, r0
 800b2dc:	4295      	cmp	r5, r2
 800b2de:	db0c      	blt.n	800b2fa <scalbnf+0x4e>
 800b2e0:	4604      	mov	r4, r0
 800b2e2:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800b2e6:	3a19      	subs	r2, #25
 800b2e8:	f24c 3150 	movw	r1, #50000	; 0xc350
 800b2ec:	428d      	cmp	r5, r1
 800b2ee:	dd0a      	ble.n	800b306 <scalbnf+0x5a>
 800b2f0:	4912      	ldr	r1, [pc, #72]	; (800b33c <scalbnf+0x90>)
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	f361 001e 	bfi	r0, r1, #0, #31
 800b2f8:	e000      	b.n	800b2fc <scalbnf+0x50>
 800b2fa:	4911      	ldr	r1, [pc, #68]	; (800b340 <scalbnf+0x94>)
 800b2fc:	f7f5 fdb2 	bl	8000e64 <__aeabi_fmul>
 800b300:	e7e1      	b.n	800b2c6 <scalbnf+0x1a>
 800b302:	0dd2      	lsrs	r2, r2, #23
 800b304:	e7f0      	b.n	800b2e8 <scalbnf+0x3c>
 800b306:	1951      	adds	r1, r2, r5
 800b308:	29fe      	cmp	r1, #254	; 0xfe
 800b30a:	dcf1      	bgt.n	800b2f0 <scalbnf+0x44>
 800b30c:	2900      	cmp	r1, #0
 800b30e:	dd05      	ble.n	800b31c <scalbnf+0x70>
 800b310:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 800b314:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 800b318:	4618      	mov	r0, r3
 800b31a:	bd38      	pop	{r3, r4, r5, pc}
 800b31c:	f111 0f16 	cmn.w	r1, #22
 800b320:	da01      	bge.n	800b326 <scalbnf+0x7a>
 800b322:	4907      	ldr	r1, [pc, #28]	; (800b340 <scalbnf+0x94>)
 800b324:	e7e5      	b.n	800b2f2 <scalbnf+0x46>
 800b326:	f101 0019 	add.w	r0, r1, #25
 800b32a:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 800b32e:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 800b332:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 800b336:	e7e1      	b.n	800b2fc <scalbnf+0x50>
 800b338:	ffff3cb0 	.word	0xffff3cb0
 800b33c:	7149f2ca 	.word	0x7149f2ca
 800b340:	0da24260 	.word	0x0da24260

0800b344 <floorf>:
 800b344:	b570      	push	{r4, r5, r6, lr}
 800b346:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 800b34a:	3d7f      	subs	r5, #127	; 0x7f
 800b34c:	2d16      	cmp	r5, #22
 800b34e:	4601      	mov	r1, r0
 800b350:	4604      	mov	r4, r0
 800b352:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800b356:	dc25      	bgt.n	800b3a4 <floorf+0x60>
 800b358:	2d00      	cmp	r5, #0
 800b35a:	da0e      	bge.n	800b37a <floorf+0x36>
 800b35c:	4916      	ldr	r1, [pc, #88]	; (800b3b8 <floorf+0x74>)
 800b35e:	f7f5 fc79 	bl	8000c54 <__addsf3>
 800b362:	2100      	movs	r1, #0
 800b364:	f7f5 ff3a 	bl	80011dc <__aeabi_fcmpgt>
 800b368:	b128      	cbz	r0, 800b376 <floorf+0x32>
 800b36a:	2c00      	cmp	r4, #0
 800b36c:	da22      	bge.n	800b3b4 <floorf+0x70>
 800b36e:	4b13      	ldr	r3, [pc, #76]	; (800b3bc <floorf+0x78>)
 800b370:	2e00      	cmp	r6, #0
 800b372:	bf18      	it	ne
 800b374:	461c      	movne	r4, r3
 800b376:	4621      	mov	r1, r4
 800b378:	e01a      	b.n	800b3b0 <floorf+0x6c>
 800b37a:	4e11      	ldr	r6, [pc, #68]	; (800b3c0 <floorf+0x7c>)
 800b37c:	412e      	asrs	r6, r5
 800b37e:	4230      	tst	r0, r6
 800b380:	d016      	beq.n	800b3b0 <floorf+0x6c>
 800b382:	490d      	ldr	r1, [pc, #52]	; (800b3b8 <floorf+0x74>)
 800b384:	f7f5 fc66 	bl	8000c54 <__addsf3>
 800b388:	2100      	movs	r1, #0
 800b38a:	f7f5 ff27 	bl	80011dc <__aeabi_fcmpgt>
 800b38e:	2800      	cmp	r0, #0
 800b390:	d0f1      	beq.n	800b376 <floorf+0x32>
 800b392:	2c00      	cmp	r4, #0
 800b394:	bfbe      	ittt	lt
 800b396:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 800b39a:	412b      	asrlt	r3, r5
 800b39c:	18e4      	addlt	r4, r4, r3
 800b39e:	ea24 0406 	bic.w	r4, r4, r6
 800b3a2:	e7e8      	b.n	800b376 <floorf+0x32>
 800b3a4:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800b3a8:	d302      	bcc.n	800b3b0 <floorf+0x6c>
 800b3aa:	f7f5 fc53 	bl	8000c54 <__addsf3>
 800b3ae:	4601      	mov	r1, r0
 800b3b0:	4608      	mov	r0, r1
 800b3b2:	bd70      	pop	{r4, r5, r6, pc}
 800b3b4:	2400      	movs	r4, #0
 800b3b6:	e7de      	b.n	800b376 <floorf+0x32>
 800b3b8:	7149f2ca 	.word	0x7149f2ca
 800b3bc:	bf800000 	.word	0xbf800000
 800b3c0:	007fffff 	.word	0x007fffff

0800b3c4 <__cvt>:
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3ca:	461f      	mov	r7, r3
 800b3cc:	bfbb      	ittet	lt
 800b3ce:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800b3d2:	461f      	movlt	r7, r3
 800b3d4:	2300      	movge	r3, #0
 800b3d6:	232d      	movlt	r3, #45	; 0x2d
 800b3d8:	b088      	sub	sp, #32
 800b3da:	4614      	mov	r4, r2
 800b3dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b3de:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800b3e0:	7013      	strb	r3, [r2, #0]
 800b3e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b3e4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800b3e8:	f023 0820 	bic.w	r8, r3, #32
 800b3ec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b3f0:	d005      	beq.n	800b3fe <__cvt+0x3a>
 800b3f2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b3f6:	d100      	bne.n	800b3fa <__cvt+0x36>
 800b3f8:	3501      	adds	r5, #1
 800b3fa:	2302      	movs	r3, #2
 800b3fc:	e000      	b.n	800b400 <__cvt+0x3c>
 800b3fe:	2303      	movs	r3, #3
 800b400:	aa07      	add	r2, sp, #28
 800b402:	9204      	str	r2, [sp, #16]
 800b404:	aa06      	add	r2, sp, #24
 800b406:	e9cd a202 	strd	sl, r2, [sp, #8]
 800b40a:	e9cd 3500 	strd	r3, r5, [sp]
 800b40e:	4622      	mov	r2, r4
 800b410:	463b      	mov	r3, r7
 800b412:	f001 f979 	bl	800c708 <_dtoa_r>
 800b416:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b41a:	4606      	mov	r6, r0
 800b41c:	d102      	bne.n	800b424 <__cvt+0x60>
 800b41e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b420:	07db      	lsls	r3, r3, #31
 800b422:	d522      	bpl.n	800b46a <__cvt+0xa6>
 800b424:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b428:	eb06 0905 	add.w	r9, r6, r5
 800b42c:	d110      	bne.n	800b450 <__cvt+0x8c>
 800b42e:	7833      	ldrb	r3, [r6, #0]
 800b430:	2b30      	cmp	r3, #48	; 0x30
 800b432:	d10a      	bne.n	800b44a <__cvt+0x86>
 800b434:	2200      	movs	r2, #0
 800b436:	2300      	movs	r3, #0
 800b438:	4620      	mov	r0, r4
 800b43a:	4639      	mov	r1, r7
 800b43c:	f7f5 fb24 	bl	8000a88 <__aeabi_dcmpeq>
 800b440:	b918      	cbnz	r0, 800b44a <__cvt+0x86>
 800b442:	f1c5 0501 	rsb	r5, r5, #1
 800b446:	f8ca 5000 	str.w	r5, [sl]
 800b44a:	f8da 3000 	ldr.w	r3, [sl]
 800b44e:	4499      	add	r9, r3
 800b450:	2200      	movs	r2, #0
 800b452:	2300      	movs	r3, #0
 800b454:	4620      	mov	r0, r4
 800b456:	4639      	mov	r1, r7
 800b458:	f7f5 fb16 	bl	8000a88 <__aeabi_dcmpeq>
 800b45c:	b108      	cbz	r0, 800b462 <__cvt+0x9e>
 800b45e:	f8cd 901c 	str.w	r9, [sp, #28]
 800b462:	2230      	movs	r2, #48	; 0x30
 800b464:	9b07      	ldr	r3, [sp, #28]
 800b466:	454b      	cmp	r3, r9
 800b468:	d307      	bcc.n	800b47a <__cvt+0xb6>
 800b46a:	4630      	mov	r0, r6
 800b46c:	9b07      	ldr	r3, [sp, #28]
 800b46e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b470:	1b9b      	subs	r3, r3, r6
 800b472:	6013      	str	r3, [r2, #0]
 800b474:	b008      	add	sp, #32
 800b476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b47a:	1c59      	adds	r1, r3, #1
 800b47c:	9107      	str	r1, [sp, #28]
 800b47e:	701a      	strb	r2, [r3, #0]
 800b480:	e7f0      	b.n	800b464 <__cvt+0xa0>

0800b482 <__exponent>:
 800b482:	4603      	mov	r3, r0
 800b484:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b486:	2900      	cmp	r1, #0
 800b488:	f803 2b02 	strb.w	r2, [r3], #2
 800b48c:	bfb6      	itet	lt
 800b48e:	222d      	movlt	r2, #45	; 0x2d
 800b490:	222b      	movge	r2, #43	; 0x2b
 800b492:	4249      	neglt	r1, r1
 800b494:	2909      	cmp	r1, #9
 800b496:	7042      	strb	r2, [r0, #1]
 800b498:	dd2a      	ble.n	800b4f0 <__exponent+0x6e>
 800b49a:	f10d 0207 	add.w	r2, sp, #7
 800b49e:	4617      	mov	r7, r2
 800b4a0:	260a      	movs	r6, #10
 800b4a2:	fb91 f5f6 	sdiv	r5, r1, r6
 800b4a6:	4694      	mov	ip, r2
 800b4a8:	fb06 1415 	mls	r4, r6, r5, r1
 800b4ac:	3430      	adds	r4, #48	; 0x30
 800b4ae:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b4b2:	460c      	mov	r4, r1
 800b4b4:	2c63      	cmp	r4, #99	; 0x63
 800b4b6:	4629      	mov	r1, r5
 800b4b8:	f102 32ff 	add.w	r2, r2, #4294967295
 800b4bc:	dcf1      	bgt.n	800b4a2 <__exponent+0x20>
 800b4be:	3130      	adds	r1, #48	; 0x30
 800b4c0:	f1ac 0402 	sub.w	r4, ip, #2
 800b4c4:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b4c8:	4622      	mov	r2, r4
 800b4ca:	1c41      	adds	r1, r0, #1
 800b4cc:	42ba      	cmp	r2, r7
 800b4ce:	d30a      	bcc.n	800b4e6 <__exponent+0x64>
 800b4d0:	f10d 0209 	add.w	r2, sp, #9
 800b4d4:	eba2 020c 	sub.w	r2, r2, ip
 800b4d8:	42bc      	cmp	r4, r7
 800b4da:	bf88      	it	hi
 800b4dc:	2200      	movhi	r2, #0
 800b4de:	4413      	add	r3, r2
 800b4e0:	1a18      	subs	r0, r3, r0
 800b4e2:	b003      	add	sp, #12
 800b4e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b4e6:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b4ea:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b4ee:	e7ed      	b.n	800b4cc <__exponent+0x4a>
 800b4f0:	2330      	movs	r3, #48	; 0x30
 800b4f2:	3130      	adds	r1, #48	; 0x30
 800b4f4:	7083      	strb	r3, [r0, #2]
 800b4f6:	70c1      	strb	r1, [r0, #3]
 800b4f8:	1d03      	adds	r3, r0, #4
 800b4fa:	e7f1      	b.n	800b4e0 <__exponent+0x5e>

0800b4fc <_printf_float>:
 800b4fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b500:	b091      	sub	sp, #68	; 0x44
 800b502:	460c      	mov	r4, r1
 800b504:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800b508:	4616      	mov	r6, r2
 800b50a:	461f      	mov	r7, r3
 800b50c:	4605      	mov	r5, r0
 800b50e:	f000 fff5 	bl	800c4fc <_localeconv_r>
 800b512:	6803      	ldr	r3, [r0, #0]
 800b514:	4618      	mov	r0, r3
 800b516:	9309      	str	r3, [sp, #36]	; 0x24
 800b518:	f7f4 fe8a 	bl	8000230 <strlen>
 800b51c:	2300      	movs	r3, #0
 800b51e:	930e      	str	r3, [sp, #56]	; 0x38
 800b520:	f8d8 3000 	ldr.w	r3, [r8]
 800b524:	900a      	str	r0, [sp, #40]	; 0x28
 800b526:	3307      	adds	r3, #7
 800b528:	f023 0307 	bic.w	r3, r3, #7
 800b52c:	f103 0208 	add.w	r2, r3, #8
 800b530:	f894 9018 	ldrb.w	r9, [r4, #24]
 800b534:	f8d4 b000 	ldr.w	fp, [r4]
 800b538:	f8c8 2000 	str.w	r2, [r8]
 800b53c:	e9d3 a800 	ldrd	sl, r8, [r3]
 800b540:	4652      	mov	r2, sl
 800b542:	4643      	mov	r3, r8
 800b544:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b548:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 800b54c:	930b      	str	r3, [sp, #44]	; 0x2c
 800b54e:	f04f 32ff 	mov.w	r2, #4294967295
 800b552:	4650      	mov	r0, sl
 800b554:	4b9c      	ldr	r3, [pc, #624]	; (800b7c8 <_printf_float+0x2cc>)
 800b556:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b558:	f7f5 fac8 	bl	8000aec <__aeabi_dcmpun>
 800b55c:	bb70      	cbnz	r0, 800b5bc <_printf_float+0xc0>
 800b55e:	f04f 32ff 	mov.w	r2, #4294967295
 800b562:	4650      	mov	r0, sl
 800b564:	4b98      	ldr	r3, [pc, #608]	; (800b7c8 <_printf_float+0x2cc>)
 800b566:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b568:	f7f5 faa2 	bl	8000ab0 <__aeabi_dcmple>
 800b56c:	bb30      	cbnz	r0, 800b5bc <_printf_float+0xc0>
 800b56e:	2200      	movs	r2, #0
 800b570:	2300      	movs	r3, #0
 800b572:	4650      	mov	r0, sl
 800b574:	4641      	mov	r1, r8
 800b576:	f7f5 fa91 	bl	8000a9c <__aeabi_dcmplt>
 800b57a:	b110      	cbz	r0, 800b582 <_printf_float+0x86>
 800b57c:	232d      	movs	r3, #45	; 0x2d
 800b57e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b582:	4a92      	ldr	r2, [pc, #584]	; (800b7cc <_printf_float+0x2d0>)
 800b584:	4b92      	ldr	r3, [pc, #584]	; (800b7d0 <_printf_float+0x2d4>)
 800b586:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800b58a:	bf94      	ite	ls
 800b58c:	4690      	movls	r8, r2
 800b58e:	4698      	movhi	r8, r3
 800b590:	2303      	movs	r3, #3
 800b592:	f04f 0a00 	mov.w	sl, #0
 800b596:	6123      	str	r3, [r4, #16]
 800b598:	f02b 0304 	bic.w	r3, fp, #4
 800b59c:	6023      	str	r3, [r4, #0]
 800b59e:	4633      	mov	r3, r6
 800b5a0:	4621      	mov	r1, r4
 800b5a2:	4628      	mov	r0, r5
 800b5a4:	9700      	str	r7, [sp, #0]
 800b5a6:	aa0f      	add	r2, sp, #60	; 0x3c
 800b5a8:	f000 f9d6 	bl	800b958 <_printf_common>
 800b5ac:	3001      	adds	r0, #1
 800b5ae:	f040 8090 	bne.w	800b6d2 <_printf_float+0x1d6>
 800b5b2:	f04f 30ff 	mov.w	r0, #4294967295
 800b5b6:	b011      	add	sp, #68	; 0x44
 800b5b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5bc:	4652      	mov	r2, sl
 800b5be:	4643      	mov	r3, r8
 800b5c0:	4650      	mov	r0, sl
 800b5c2:	4641      	mov	r1, r8
 800b5c4:	f7f5 fa92 	bl	8000aec <__aeabi_dcmpun>
 800b5c8:	b148      	cbz	r0, 800b5de <_printf_float+0xe2>
 800b5ca:	f1b8 0f00 	cmp.w	r8, #0
 800b5ce:	bfb8      	it	lt
 800b5d0:	232d      	movlt	r3, #45	; 0x2d
 800b5d2:	4a80      	ldr	r2, [pc, #512]	; (800b7d4 <_printf_float+0x2d8>)
 800b5d4:	bfb8      	it	lt
 800b5d6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b5da:	4b7f      	ldr	r3, [pc, #508]	; (800b7d8 <_printf_float+0x2dc>)
 800b5dc:	e7d3      	b.n	800b586 <_printf_float+0x8a>
 800b5de:	6863      	ldr	r3, [r4, #4]
 800b5e0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800b5e4:	1c5a      	adds	r2, r3, #1
 800b5e6:	d142      	bne.n	800b66e <_printf_float+0x172>
 800b5e8:	2306      	movs	r3, #6
 800b5ea:	6063      	str	r3, [r4, #4]
 800b5ec:	2200      	movs	r2, #0
 800b5ee:	9206      	str	r2, [sp, #24]
 800b5f0:	aa0e      	add	r2, sp, #56	; 0x38
 800b5f2:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800b5f6:	aa0d      	add	r2, sp, #52	; 0x34
 800b5f8:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800b5fc:	9203      	str	r2, [sp, #12]
 800b5fe:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800b602:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800b606:	6023      	str	r3, [r4, #0]
 800b608:	6863      	ldr	r3, [r4, #4]
 800b60a:	4652      	mov	r2, sl
 800b60c:	9300      	str	r3, [sp, #0]
 800b60e:	4628      	mov	r0, r5
 800b610:	4643      	mov	r3, r8
 800b612:	910b      	str	r1, [sp, #44]	; 0x2c
 800b614:	f7ff fed6 	bl	800b3c4 <__cvt>
 800b618:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b61a:	4680      	mov	r8, r0
 800b61c:	2947      	cmp	r1, #71	; 0x47
 800b61e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b620:	d108      	bne.n	800b634 <_printf_float+0x138>
 800b622:	1cc8      	adds	r0, r1, #3
 800b624:	db02      	blt.n	800b62c <_printf_float+0x130>
 800b626:	6863      	ldr	r3, [r4, #4]
 800b628:	4299      	cmp	r1, r3
 800b62a:	dd40      	ble.n	800b6ae <_printf_float+0x1b2>
 800b62c:	f1a9 0902 	sub.w	r9, r9, #2
 800b630:	fa5f f989 	uxtb.w	r9, r9
 800b634:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800b638:	d81f      	bhi.n	800b67a <_printf_float+0x17e>
 800b63a:	464a      	mov	r2, r9
 800b63c:	3901      	subs	r1, #1
 800b63e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b642:	910d      	str	r1, [sp, #52]	; 0x34
 800b644:	f7ff ff1d 	bl	800b482 <__exponent>
 800b648:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b64a:	4682      	mov	sl, r0
 800b64c:	1813      	adds	r3, r2, r0
 800b64e:	2a01      	cmp	r2, #1
 800b650:	6123      	str	r3, [r4, #16]
 800b652:	dc02      	bgt.n	800b65a <_printf_float+0x15e>
 800b654:	6822      	ldr	r2, [r4, #0]
 800b656:	07d2      	lsls	r2, r2, #31
 800b658:	d501      	bpl.n	800b65e <_printf_float+0x162>
 800b65a:	3301      	adds	r3, #1
 800b65c:	6123      	str	r3, [r4, #16]
 800b65e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800b662:	2b00      	cmp	r3, #0
 800b664:	d09b      	beq.n	800b59e <_printf_float+0xa2>
 800b666:	232d      	movs	r3, #45	; 0x2d
 800b668:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b66c:	e797      	b.n	800b59e <_printf_float+0xa2>
 800b66e:	2947      	cmp	r1, #71	; 0x47
 800b670:	d1bc      	bne.n	800b5ec <_printf_float+0xf0>
 800b672:	2b00      	cmp	r3, #0
 800b674:	d1ba      	bne.n	800b5ec <_printf_float+0xf0>
 800b676:	2301      	movs	r3, #1
 800b678:	e7b7      	b.n	800b5ea <_printf_float+0xee>
 800b67a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800b67e:	d118      	bne.n	800b6b2 <_printf_float+0x1b6>
 800b680:	2900      	cmp	r1, #0
 800b682:	6863      	ldr	r3, [r4, #4]
 800b684:	dd0b      	ble.n	800b69e <_printf_float+0x1a2>
 800b686:	6121      	str	r1, [r4, #16]
 800b688:	b913      	cbnz	r3, 800b690 <_printf_float+0x194>
 800b68a:	6822      	ldr	r2, [r4, #0]
 800b68c:	07d0      	lsls	r0, r2, #31
 800b68e:	d502      	bpl.n	800b696 <_printf_float+0x19a>
 800b690:	3301      	adds	r3, #1
 800b692:	440b      	add	r3, r1
 800b694:	6123      	str	r3, [r4, #16]
 800b696:	f04f 0a00 	mov.w	sl, #0
 800b69a:	65a1      	str	r1, [r4, #88]	; 0x58
 800b69c:	e7df      	b.n	800b65e <_printf_float+0x162>
 800b69e:	b913      	cbnz	r3, 800b6a6 <_printf_float+0x1aa>
 800b6a0:	6822      	ldr	r2, [r4, #0]
 800b6a2:	07d2      	lsls	r2, r2, #31
 800b6a4:	d501      	bpl.n	800b6aa <_printf_float+0x1ae>
 800b6a6:	3302      	adds	r3, #2
 800b6a8:	e7f4      	b.n	800b694 <_printf_float+0x198>
 800b6aa:	2301      	movs	r3, #1
 800b6ac:	e7f2      	b.n	800b694 <_printf_float+0x198>
 800b6ae:	f04f 0967 	mov.w	r9, #103	; 0x67
 800b6b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b6b4:	4299      	cmp	r1, r3
 800b6b6:	db05      	blt.n	800b6c4 <_printf_float+0x1c8>
 800b6b8:	6823      	ldr	r3, [r4, #0]
 800b6ba:	6121      	str	r1, [r4, #16]
 800b6bc:	07d8      	lsls	r0, r3, #31
 800b6be:	d5ea      	bpl.n	800b696 <_printf_float+0x19a>
 800b6c0:	1c4b      	adds	r3, r1, #1
 800b6c2:	e7e7      	b.n	800b694 <_printf_float+0x198>
 800b6c4:	2900      	cmp	r1, #0
 800b6c6:	bfcc      	ite	gt
 800b6c8:	2201      	movgt	r2, #1
 800b6ca:	f1c1 0202 	rsble	r2, r1, #2
 800b6ce:	4413      	add	r3, r2
 800b6d0:	e7e0      	b.n	800b694 <_printf_float+0x198>
 800b6d2:	6823      	ldr	r3, [r4, #0]
 800b6d4:	055a      	lsls	r2, r3, #21
 800b6d6:	d407      	bmi.n	800b6e8 <_printf_float+0x1ec>
 800b6d8:	6923      	ldr	r3, [r4, #16]
 800b6da:	4642      	mov	r2, r8
 800b6dc:	4631      	mov	r1, r6
 800b6de:	4628      	mov	r0, r5
 800b6e0:	47b8      	blx	r7
 800b6e2:	3001      	adds	r0, #1
 800b6e4:	d12b      	bne.n	800b73e <_printf_float+0x242>
 800b6e6:	e764      	b.n	800b5b2 <_printf_float+0xb6>
 800b6e8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800b6ec:	f240 80dd 	bls.w	800b8aa <_printf_float+0x3ae>
 800b6f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	f7f5 f9c6 	bl	8000a88 <__aeabi_dcmpeq>
 800b6fc:	2800      	cmp	r0, #0
 800b6fe:	d033      	beq.n	800b768 <_printf_float+0x26c>
 800b700:	2301      	movs	r3, #1
 800b702:	4631      	mov	r1, r6
 800b704:	4628      	mov	r0, r5
 800b706:	4a35      	ldr	r2, [pc, #212]	; (800b7dc <_printf_float+0x2e0>)
 800b708:	47b8      	blx	r7
 800b70a:	3001      	adds	r0, #1
 800b70c:	f43f af51 	beq.w	800b5b2 <_printf_float+0xb6>
 800b710:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800b714:	429a      	cmp	r2, r3
 800b716:	db02      	blt.n	800b71e <_printf_float+0x222>
 800b718:	6823      	ldr	r3, [r4, #0]
 800b71a:	07d8      	lsls	r0, r3, #31
 800b71c:	d50f      	bpl.n	800b73e <_printf_float+0x242>
 800b71e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b722:	4631      	mov	r1, r6
 800b724:	4628      	mov	r0, r5
 800b726:	47b8      	blx	r7
 800b728:	3001      	adds	r0, #1
 800b72a:	f43f af42 	beq.w	800b5b2 <_printf_float+0xb6>
 800b72e:	f04f 0800 	mov.w	r8, #0
 800b732:	f104 091a 	add.w	r9, r4, #26
 800b736:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b738:	3b01      	subs	r3, #1
 800b73a:	4543      	cmp	r3, r8
 800b73c:	dc09      	bgt.n	800b752 <_printf_float+0x256>
 800b73e:	6823      	ldr	r3, [r4, #0]
 800b740:	079b      	lsls	r3, r3, #30
 800b742:	f100 8104 	bmi.w	800b94e <_printf_float+0x452>
 800b746:	68e0      	ldr	r0, [r4, #12]
 800b748:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b74a:	4298      	cmp	r0, r3
 800b74c:	bfb8      	it	lt
 800b74e:	4618      	movlt	r0, r3
 800b750:	e731      	b.n	800b5b6 <_printf_float+0xba>
 800b752:	2301      	movs	r3, #1
 800b754:	464a      	mov	r2, r9
 800b756:	4631      	mov	r1, r6
 800b758:	4628      	mov	r0, r5
 800b75a:	47b8      	blx	r7
 800b75c:	3001      	adds	r0, #1
 800b75e:	f43f af28 	beq.w	800b5b2 <_printf_float+0xb6>
 800b762:	f108 0801 	add.w	r8, r8, #1
 800b766:	e7e6      	b.n	800b736 <_printf_float+0x23a>
 800b768:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	dc38      	bgt.n	800b7e0 <_printf_float+0x2e4>
 800b76e:	2301      	movs	r3, #1
 800b770:	4631      	mov	r1, r6
 800b772:	4628      	mov	r0, r5
 800b774:	4a19      	ldr	r2, [pc, #100]	; (800b7dc <_printf_float+0x2e0>)
 800b776:	47b8      	blx	r7
 800b778:	3001      	adds	r0, #1
 800b77a:	f43f af1a 	beq.w	800b5b2 <_printf_float+0xb6>
 800b77e:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800b782:	4313      	orrs	r3, r2
 800b784:	d102      	bne.n	800b78c <_printf_float+0x290>
 800b786:	6823      	ldr	r3, [r4, #0]
 800b788:	07d9      	lsls	r1, r3, #31
 800b78a:	d5d8      	bpl.n	800b73e <_printf_float+0x242>
 800b78c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b790:	4631      	mov	r1, r6
 800b792:	4628      	mov	r0, r5
 800b794:	47b8      	blx	r7
 800b796:	3001      	adds	r0, #1
 800b798:	f43f af0b 	beq.w	800b5b2 <_printf_float+0xb6>
 800b79c:	f04f 0900 	mov.w	r9, #0
 800b7a0:	f104 0a1a 	add.w	sl, r4, #26
 800b7a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b7a6:	425b      	negs	r3, r3
 800b7a8:	454b      	cmp	r3, r9
 800b7aa:	dc01      	bgt.n	800b7b0 <_printf_float+0x2b4>
 800b7ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b7ae:	e794      	b.n	800b6da <_printf_float+0x1de>
 800b7b0:	2301      	movs	r3, #1
 800b7b2:	4652      	mov	r2, sl
 800b7b4:	4631      	mov	r1, r6
 800b7b6:	4628      	mov	r0, r5
 800b7b8:	47b8      	blx	r7
 800b7ba:	3001      	adds	r0, #1
 800b7bc:	f43f aef9 	beq.w	800b5b2 <_printf_float+0xb6>
 800b7c0:	f109 0901 	add.w	r9, r9, #1
 800b7c4:	e7ee      	b.n	800b7a4 <_printf_float+0x2a8>
 800b7c6:	bf00      	nop
 800b7c8:	7fefffff 	.word	0x7fefffff
 800b7cc:	0803c7d0 	.word	0x0803c7d0
 800b7d0:	0803c7d4 	.word	0x0803c7d4
 800b7d4:	0803c7d8 	.word	0x0803c7d8
 800b7d8:	0803c7dc 	.word	0x0803c7dc
 800b7dc:	0803b8f5 	.word	0x0803b8f5
 800b7e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b7e2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b7e4:	429a      	cmp	r2, r3
 800b7e6:	bfa8      	it	ge
 800b7e8:	461a      	movge	r2, r3
 800b7ea:	2a00      	cmp	r2, #0
 800b7ec:	4691      	mov	r9, r2
 800b7ee:	dc37      	bgt.n	800b860 <_printf_float+0x364>
 800b7f0:	f04f 0b00 	mov.w	fp, #0
 800b7f4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b7f8:	f104 021a 	add.w	r2, r4, #26
 800b7fc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800b800:	ebaa 0309 	sub.w	r3, sl, r9
 800b804:	455b      	cmp	r3, fp
 800b806:	dc33      	bgt.n	800b870 <_printf_float+0x374>
 800b808:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800b80c:	429a      	cmp	r2, r3
 800b80e:	db3b      	blt.n	800b888 <_printf_float+0x38c>
 800b810:	6823      	ldr	r3, [r4, #0]
 800b812:	07da      	lsls	r2, r3, #31
 800b814:	d438      	bmi.n	800b888 <_printf_float+0x38c>
 800b816:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800b81a:	eba2 0903 	sub.w	r9, r2, r3
 800b81e:	eba2 020a 	sub.w	r2, r2, sl
 800b822:	4591      	cmp	r9, r2
 800b824:	bfa8      	it	ge
 800b826:	4691      	movge	r9, r2
 800b828:	f1b9 0f00 	cmp.w	r9, #0
 800b82c:	dc34      	bgt.n	800b898 <_printf_float+0x39c>
 800b82e:	f04f 0800 	mov.w	r8, #0
 800b832:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b836:	f104 0a1a 	add.w	sl, r4, #26
 800b83a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800b83e:	1a9b      	subs	r3, r3, r2
 800b840:	eba3 0309 	sub.w	r3, r3, r9
 800b844:	4543      	cmp	r3, r8
 800b846:	f77f af7a 	ble.w	800b73e <_printf_float+0x242>
 800b84a:	2301      	movs	r3, #1
 800b84c:	4652      	mov	r2, sl
 800b84e:	4631      	mov	r1, r6
 800b850:	4628      	mov	r0, r5
 800b852:	47b8      	blx	r7
 800b854:	3001      	adds	r0, #1
 800b856:	f43f aeac 	beq.w	800b5b2 <_printf_float+0xb6>
 800b85a:	f108 0801 	add.w	r8, r8, #1
 800b85e:	e7ec      	b.n	800b83a <_printf_float+0x33e>
 800b860:	4613      	mov	r3, r2
 800b862:	4631      	mov	r1, r6
 800b864:	4642      	mov	r2, r8
 800b866:	4628      	mov	r0, r5
 800b868:	47b8      	blx	r7
 800b86a:	3001      	adds	r0, #1
 800b86c:	d1c0      	bne.n	800b7f0 <_printf_float+0x2f4>
 800b86e:	e6a0      	b.n	800b5b2 <_printf_float+0xb6>
 800b870:	2301      	movs	r3, #1
 800b872:	4631      	mov	r1, r6
 800b874:	4628      	mov	r0, r5
 800b876:	920b      	str	r2, [sp, #44]	; 0x2c
 800b878:	47b8      	blx	r7
 800b87a:	3001      	adds	r0, #1
 800b87c:	f43f ae99 	beq.w	800b5b2 <_printf_float+0xb6>
 800b880:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b882:	f10b 0b01 	add.w	fp, fp, #1
 800b886:	e7b9      	b.n	800b7fc <_printf_float+0x300>
 800b888:	4631      	mov	r1, r6
 800b88a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b88e:	4628      	mov	r0, r5
 800b890:	47b8      	blx	r7
 800b892:	3001      	adds	r0, #1
 800b894:	d1bf      	bne.n	800b816 <_printf_float+0x31a>
 800b896:	e68c      	b.n	800b5b2 <_printf_float+0xb6>
 800b898:	464b      	mov	r3, r9
 800b89a:	4631      	mov	r1, r6
 800b89c:	4628      	mov	r0, r5
 800b89e:	eb08 020a 	add.w	r2, r8, sl
 800b8a2:	47b8      	blx	r7
 800b8a4:	3001      	adds	r0, #1
 800b8a6:	d1c2      	bne.n	800b82e <_printf_float+0x332>
 800b8a8:	e683      	b.n	800b5b2 <_printf_float+0xb6>
 800b8aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b8ac:	2a01      	cmp	r2, #1
 800b8ae:	dc01      	bgt.n	800b8b4 <_printf_float+0x3b8>
 800b8b0:	07db      	lsls	r3, r3, #31
 800b8b2:	d539      	bpl.n	800b928 <_printf_float+0x42c>
 800b8b4:	2301      	movs	r3, #1
 800b8b6:	4642      	mov	r2, r8
 800b8b8:	4631      	mov	r1, r6
 800b8ba:	4628      	mov	r0, r5
 800b8bc:	47b8      	blx	r7
 800b8be:	3001      	adds	r0, #1
 800b8c0:	f43f ae77 	beq.w	800b5b2 <_printf_float+0xb6>
 800b8c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b8c8:	4631      	mov	r1, r6
 800b8ca:	4628      	mov	r0, r5
 800b8cc:	47b8      	blx	r7
 800b8ce:	3001      	adds	r0, #1
 800b8d0:	f43f ae6f 	beq.w	800b5b2 <_printf_float+0xb6>
 800b8d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b8d8:	2200      	movs	r2, #0
 800b8da:	2300      	movs	r3, #0
 800b8dc:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 800b8e0:	f7f5 f8d2 	bl	8000a88 <__aeabi_dcmpeq>
 800b8e4:	b9d8      	cbnz	r0, 800b91e <_printf_float+0x422>
 800b8e6:	f109 33ff 	add.w	r3, r9, #4294967295
 800b8ea:	f108 0201 	add.w	r2, r8, #1
 800b8ee:	4631      	mov	r1, r6
 800b8f0:	4628      	mov	r0, r5
 800b8f2:	47b8      	blx	r7
 800b8f4:	3001      	adds	r0, #1
 800b8f6:	d10e      	bne.n	800b916 <_printf_float+0x41a>
 800b8f8:	e65b      	b.n	800b5b2 <_printf_float+0xb6>
 800b8fa:	2301      	movs	r3, #1
 800b8fc:	464a      	mov	r2, r9
 800b8fe:	4631      	mov	r1, r6
 800b900:	4628      	mov	r0, r5
 800b902:	47b8      	blx	r7
 800b904:	3001      	adds	r0, #1
 800b906:	f43f ae54 	beq.w	800b5b2 <_printf_float+0xb6>
 800b90a:	f108 0801 	add.w	r8, r8, #1
 800b90e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b910:	3b01      	subs	r3, #1
 800b912:	4543      	cmp	r3, r8
 800b914:	dcf1      	bgt.n	800b8fa <_printf_float+0x3fe>
 800b916:	4653      	mov	r3, sl
 800b918:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b91c:	e6de      	b.n	800b6dc <_printf_float+0x1e0>
 800b91e:	f04f 0800 	mov.w	r8, #0
 800b922:	f104 091a 	add.w	r9, r4, #26
 800b926:	e7f2      	b.n	800b90e <_printf_float+0x412>
 800b928:	2301      	movs	r3, #1
 800b92a:	4642      	mov	r2, r8
 800b92c:	e7df      	b.n	800b8ee <_printf_float+0x3f2>
 800b92e:	2301      	movs	r3, #1
 800b930:	464a      	mov	r2, r9
 800b932:	4631      	mov	r1, r6
 800b934:	4628      	mov	r0, r5
 800b936:	47b8      	blx	r7
 800b938:	3001      	adds	r0, #1
 800b93a:	f43f ae3a 	beq.w	800b5b2 <_printf_float+0xb6>
 800b93e:	f108 0801 	add.w	r8, r8, #1
 800b942:	68e3      	ldr	r3, [r4, #12]
 800b944:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b946:	1a5b      	subs	r3, r3, r1
 800b948:	4543      	cmp	r3, r8
 800b94a:	dcf0      	bgt.n	800b92e <_printf_float+0x432>
 800b94c:	e6fb      	b.n	800b746 <_printf_float+0x24a>
 800b94e:	f04f 0800 	mov.w	r8, #0
 800b952:	f104 0919 	add.w	r9, r4, #25
 800b956:	e7f4      	b.n	800b942 <_printf_float+0x446>

0800b958 <_printf_common>:
 800b958:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b95c:	4616      	mov	r6, r2
 800b95e:	4699      	mov	r9, r3
 800b960:	688a      	ldr	r2, [r1, #8]
 800b962:	690b      	ldr	r3, [r1, #16]
 800b964:	4607      	mov	r7, r0
 800b966:	4293      	cmp	r3, r2
 800b968:	bfb8      	it	lt
 800b96a:	4613      	movlt	r3, r2
 800b96c:	6033      	str	r3, [r6, #0]
 800b96e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b972:	460c      	mov	r4, r1
 800b974:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b978:	b10a      	cbz	r2, 800b97e <_printf_common+0x26>
 800b97a:	3301      	adds	r3, #1
 800b97c:	6033      	str	r3, [r6, #0]
 800b97e:	6823      	ldr	r3, [r4, #0]
 800b980:	0699      	lsls	r1, r3, #26
 800b982:	bf42      	ittt	mi
 800b984:	6833      	ldrmi	r3, [r6, #0]
 800b986:	3302      	addmi	r3, #2
 800b988:	6033      	strmi	r3, [r6, #0]
 800b98a:	6825      	ldr	r5, [r4, #0]
 800b98c:	f015 0506 	ands.w	r5, r5, #6
 800b990:	d106      	bne.n	800b9a0 <_printf_common+0x48>
 800b992:	f104 0a19 	add.w	sl, r4, #25
 800b996:	68e3      	ldr	r3, [r4, #12]
 800b998:	6832      	ldr	r2, [r6, #0]
 800b99a:	1a9b      	subs	r3, r3, r2
 800b99c:	42ab      	cmp	r3, r5
 800b99e:	dc2b      	bgt.n	800b9f8 <_printf_common+0xa0>
 800b9a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b9a4:	1e13      	subs	r3, r2, #0
 800b9a6:	6822      	ldr	r2, [r4, #0]
 800b9a8:	bf18      	it	ne
 800b9aa:	2301      	movne	r3, #1
 800b9ac:	0692      	lsls	r2, r2, #26
 800b9ae:	d430      	bmi.n	800ba12 <_printf_common+0xba>
 800b9b0:	4649      	mov	r1, r9
 800b9b2:	4638      	mov	r0, r7
 800b9b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b9b8:	47c0      	blx	r8
 800b9ba:	3001      	adds	r0, #1
 800b9bc:	d023      	beq.n	800ba06 <_printf_common+0xae>
 800b9be:	6823      	ldr	r3, [r4, #0]
 800b9c0:	6922      	ldr	r2, [r4, #16]
 800b9c2:	f003 0306 	and.w	r3, r3, #6
 800b9c6:	2b04      	cmp	r3, #4
 800b9c8:	bf14      	ite	ne
 800b9ca:	2500      	movne	r5, #0
 800b9cc:	6833      	ldreq	r3, [r6, #0]
 800b9ce:	f04f 0600 	mov.w	r6, #0
 800b9d2:	bf08      	it	eq
 800b9d4:	68e5      	ldreq	r5, [r4, #12]
 800b9d6:	f104 041a 	add.w	r4, r4, #26
 800b9da:	bf08      	it	eq
 800b9dc:	1aed      	subeq	r5, r5, r3
 800b9de:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800b9e2:	bf08      	it	eq
 800b9e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b9e8:	4293      	cmp	r3, r2
 800b9ea:	bfc4      	itt	gt
 800b9ec:	1a9b      	subgt	r3, r3, r2
 800b9ee:	18ed      	addgt	r5, r5, r3
 800b9f0:	42b5      	cmp	r5, r6
 800b9f2:	d11a      	bne.n	800ba2a <_printf_common+0xd2>
 800b9f4:	2000      	movs	r0, #0
 800b9f6:	e008      	b.n	800ba0a <_printf_common+0xb2>
 800b9f8:	2301      	movs	r3, #1
 800b9fa:	4652      	mov	r2, sl
 800b9fc:	4649      	mov	r1, r9
 800b9fe:	4638      	mov	r0, r7
 800ba00:	47c0      	blx	r8
 800ba02:	3001      	adds	r0, #1
 800ba04:	d103      	bne.n	800ba0e <_printf_common+0xb6>
 800ba06:	f04f 30ff 	mov.w	r0, #4294967295
 800ba0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba0e:	3501      	adds	r5, #1
 800ba10:	e7c1      	b.n	800b996 <_printf_common+0x3e>
 800ba12:	2030      	movs	r0, #48	; 0x30
 800ba14:	18e1      	adds	r1, r4, r3
 800ba16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ba1a:	1c5a      	adds	r2, r3, #1
 800ba1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ba20:	4422      	add	r2, r4
 800ba22:	3302      	adds	r3, #2
 800ba24:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ba28:	e7c2      	b.n	800b9b0 <_printf_common+0x58>
 800ba2a:	2301      	movs	r3, #1
 800ba2c:	4622      	mov	r2, r4
 800ba2e:	4649      	mov	r1, r9
 800ba30:	4638      	mov	r0, r7
 800ba32:	47c0      	blx	r8
 800ba34:	3001      	adds	r0, #1
 800ba36:	d0e6      	beq.n	800ba06 <_printf_common+0xae>
 800ba38:	3601      	adds	r6, #1
 800ba3a:	e7d9      	b.n	800b9f0 <_printf_common+0x98>

0800ba3c <_printf_i>:
 800ba3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ba40:	7e0f      	ldrb	r7, [r1, #24]
 800ba42:	4691      	mov	r9, r2
 800ba44:	2f78      	cmp	r7, #120	; 0x78
 800ba46:	4680      	mov	r8, r0
 800ba48:	460c      	mov	r4, r1
 800ba4a:	469a      	mov	sl, r3
 800ba4c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ba4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ba52:	d807      	bhi.n	800ba64 <_printf_i+0x28>
 800ba54:	2f62      	cmp	r7, #98	; 0x62
 800ba56:	d80a      	bhi.n	800ba6e <_printf_i+0x32>
 800ba58:	2f00      	cmp	r7, #0
 800ba5a:	f000 80d5 	beq.w	800bc08 <_printf_i+0x1cc>
 800ba5e:	2f58      	cmp	r7, #88	; 0x58
 800ba60:	f000 80c1 	beq.w	800bbe6 <_printf_i+0x1aa>
 800ba64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ba6c:	e03a      	b.n	800bae4 <_printf_i+0xa8>
 800ba6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ba72:	2b15      	cmp	r3, #21
 800ba74:	d8f6      	bhi.n	800ba64 <_printf_i+0x28>
 800ba76:	a101      	add	r1, pc, #4	; (adr r1, 800ba7c <_printf_i+0x40>)
 800ba78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ba7c:	0800bad5 	.word	0x0800bad5
 800ba80:	0800bae9 	.word	0x0800bae9
 800ba84:	0800ba65 	.word	0x0800ba65
 800ba88:	0800ba65 	.word	0x0800ba65
 800ba8c:	0800ba65 	.word	0x0800ba65
 800ba90:	0800ba65 	.word	0x0800ba65
 800ba94:	0800bae9 	.word	0x0800bae9
 800ba98:	0800ba65 	.word	0x0800ba65
 800ba9c:	0800ba65 	.word	0x0800ba65
 800baa0:	0800ba65 	.word	0x0800ba65
 800baa4:	0800ba65 	.word	0x0800ba65
 800baa8:	0800bbef 	.word	0x0800bbef
 800baac:	0800bb15 	.word	0x0800bb15
 800bab0:	0800bba9 	.word	0x0800bba9
 800bab4:	0800ba65 	.word	0x0800ba65
 800bab8:	0800ba65 	.word	0x0800ba65
 800babc:	0800bc11 	.word	0x0800bc11
 800bac0:	0800ba65 	.word	0x0800ba65
 800bac4:	0800bb15 	.word	0x0800bb15
 800bac8:	0800ba65 	.word	0x0800ba65
 800bacc:	0800ba65 	.word	0x0800ba65
 800bad0:	0800bbb1 	.word	0x0800bbb1
 800bad4:	682b      	ldr	r3, [r5, #0]
 800bad6:	1d1a      	adds	r2, r3, #4
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	602a      	str	r2, [r5, #0]
 800badc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bae0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bae4:	2301      	movs	r3, #1
 800bae6:	e0a0      	b.n	800bc2a <_printf_i+0x1ee>
 800bae8:	6820      	ldr	r0, [r4, #0]
 800baea:	682b      	ldr	r3, [r5, #0]
 800baec:	0607      	lsls	r7, r0, #24
 800baee:	f103 0104 	add.w	r1, r3, #4
 800baf2:	6029      	str	r1, [r5, #0]
 800baf4:	d501      	bpl.n	800bafa <_printf_i+0xbe>
 800baf6:	681e      	ldr	r6, [r3, #0]
 800baf8:	e003      	b.n	800bb02 <_printf_i+0xc6>
 800bafa:	0646      	lsls	r6, r0, #25
 800bafc:	d5fb      	bpl.n	800baf6 <_printf_i+0xba>
 800bafe:	f9b3 6000 	ldrsh.w	r6, [r3]
 800bb02:	2e00      	cmp	r6, #0
 800bb04:	da03      	bge.n	800bb0e <_printf_i+0xd2>
 800bb06:	232d      	movs	r3, #45	; 0x2d
 800bb08:	4276      	negs	r6, r6
 800bb0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bb0e:	230a      	movs	r3, #10
 800bb10:	4859      	ldr	r0, [pc, #356]	; (800bc78 <_printf_i+0x23c>)
 800bb12:	e012      	b.n	800bb3a <_printf_i+0xfe>
 800bb14:	682b      	ldr	r3, [r5, #0]
 800bb16:	6820      	ldr	r0, [r4, #0]
 800bb18:	1d19      	adds	r1, r3, #4
 800bb1a:	6029      	str	r1, [r5, #0]
 800bb1c:	0605      	lsls	r5, r0, #24
 800bb1e:	d501      	bpl.n	800bb24 <_printf_i+0xe8>
 800bb20:	681e      	ldr	r6, [r3, #0]
 800bb22:	e002      	b.n	800bb2a <_printf_i+0xee>
 800bb24:	0641      	lsls	r1, r0, #25
 800bb26:	d5fb      	bpl.n	800bb20 <_printf_i+0xe4>
 800bb28:	881e      	ldrh	r6, [r3, #0]
 800bb2a:	2f6f      	cmp	r7, #111	; 0x6f
 800bb2c:	bf0c      	ite	eq
 800bb2e:	2308      	moveq	r3, #8
 800bb30:	230a      	movne	r3, #10
 800bb32:	4851      	ldr	r0, [pc, #324]	; (800bc78 <_printf_i+0x23c>)
 800bb34:	2100      	movs	r1, #0
 800bb36:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bb3a:	6865      	ldr	r5, [r4, #4]
 800bb3c:	2d00      	cmp	r5, #0
 800bb3e:	bfa8      	it	ge
 800bb40:	6821      	ldrge	r1, [r4, #0]
 800bb42:	60a5      	str	r5, [r4, #8]
 800bb44:	bfa4      	itt	ge
 800bb46:	f021 0104 	bicge.w	r1, r1, #4
 800bb4a:	6021      	strge	r1, [r4, #0]
 800bb4c:	b90e      	cbnz	r6, 800bb52 <_printf_i+0x116>
 800bb4e:	2d00      	cmp	r5, #0
 800bb50:	d04b      	beq.n	800bbea <_printf_i+0x1ae>
 800bb52:	4615      	mov	r5, r2
 800bb54:	fbb6 f1f3 	udiv	r1, r6, r3
 800bb58:	fb03 6711 	mls	r7, r3, r1, r6
 800bb5c:	5dc7      	ldrb	r7, [r0, r7]
 800bb5e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bb62:	4637      	mov	r7, r6
 800bb64:	42bb      	cmp	r3, r7
 800bb66:	460e      	mov	r6, r1
 800bb68:	d9f4      	bls.n	800bb54 <_printf_i+0x118>
 800bb6a:	2b08      	cmp	r3, #8
 800bb6c:	d10b      	bne.n	800bb86 <_printf_i+0x14a>
 800bb6e:	6823      	ldr	r3, [r4, #0]
 800bb70:	07de      	lsls	r6, r3, #31
 800bb72:	d508      	bpl.n	800bb86 <_printf_i+0x14a>
 800bb74:	6923      	ldr	r3, [r4, #16]
 800bb76:	6861      	ldr	r1, [r4, #4]
 800bb78:	4299      	cmp	r1, r3
 800bb7a:	bfde      	ittt	le
 800bb7c:	2330      	movle	r3, #48	; 0x30
 800bb7e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bb82:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bb86:	1b52      	subs	r2, r2, r5
 800bb88:	6122      	str	r2, [r4, #16]
 800bb8a:	464b      	mov	r3, r9
 800bb8c:	4621      	mov	r1, r4
 800bb8e:	4640      	mov	r0, r8
 800bb90:	f8cd a000 	str.w	sl, [sp]
 800bb94:	aa03      	add	r2, sp, #12
 800bb96:	f7ff fedf 	bl	800b958 <_printf_common>
 800bb9a:	3001      	adds	r0, #1
 800bb9c:	d14a      	bne.n	800bc34 <_printf_i+0x1f8>
 800bb9e:	f04f 30ff 	mov.w	r0, #4294967295
 800bba2:	b004      	add	sp, #16
 800bba4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bba8:	6823      	ldr	r3, [r4, #0]
 800bbaa:	f043 0320 	orr.w	r3, r3, #32
 800bbae:	6023      	str	r3, [r4, #0]
 800bbb0:	2778      	movs	r7, #120	; 0x78
 800bbb2:	4832      	ldr	r0, [pc, #200]	; (800bc7c <_printf_i+0x240>)
 800bbb4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bbb8:	6823      	ldr	r3, [r4, #0]
 800bbba:	6829      	ldr	r1, [r5, #0]
 800bbbc:	061f      	lsls	r7, r3, #24
 800bbbe:	f851 6b04 	ldr.w	r6, [r1], #4
 800bbc2:	d402      	bmi.n	800bbca <_printf_i+0x18e>
 800bbc4:	065f      	lsls	r7, r3, #25
 800bbc6:	bf48      	it	mi
 800bbc8:	b2b6      	uxthmi	r6, r6
 800bbca:	07df      	lsls	r7, r3, #31
 800bbcc:	bf48      	it	mi
 800bbce:	f043 0320 	orrmi.w	r3, r3, #32
 800bbd2:	6029      	str	r1, [r5, #0]
 800bbd4:	bf48      	it	mi
 800bbd6:	6023      	strmi	r3, [r4, #0]
 800bbd8:	b91e      	cbnz	r6, 800bbe2 <_printf_i+0x1a6>
 800bbda:	6823      	ldr	r3, [r4, #0]
 800bbdc:	f023 0320 	bic.w	r3, r3, #32
 800bbe0:	6023      	str	r3, [r4, #0]
 800bbe2:	2310      	movs	r3, #16
 800bbe4:	e7a6      	b.n	800bb34 <_printf_i+0xf8>
 800bbe6:	4824      	ldr	r0, [pc, #144]	; (800bc78 <_printf_i+0x23c>)
 800bbe8:	e7e4      	b.n	800bbb4 <_printf_i+0x178>
 800bbea:	4615      	mov	r5, r2
 800bbec:	e7bd      	b.n	800bb6a <_printf_i+0x12e>
 800bbee:	682b      	ldr	r3, [r5, #0]
 800bbf0:	6826      	ldr	r6, [r4, #0]
 800bbf2:	1d18      	adds	r0, r3, #4
 800bbf4:	6961      	ldr	r1, [r4, #20]
 800bbf6:	6028      	str	r0, [r5, #0]
 800bbf8:	0635      	lsls	r5, r6, #24
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	d501      	bpl.n	800bc02 <_printf_i+0x1c6>
 800bbfe:	6019      	str	r1, [r3, #0]
 800bc00:	e002      	b.n	800bc08 <_printf_i+0x1cc>
 800bc02:	0670      	lsls	r0, r6, #25
 800bc04:	d5fb      	bpl.n	800bbfe <_printf_i+0x1c2>
 800bc06:	8019      	strh	r1, [r3, #0]
 800bc08:	2300      	movs	r3, #0
 800bc0a:	4615      	mov	r5, r2
 800bc0c:	6123      	str	r3, [r4, #16]
 800bc0e:	e7bc      	b.n	800bb8a <_printf_i+0x14e>
 800bc10:	682b      	ldr	r3, [r5, #0]
 800bc12:	2100      	movs	r1, #0
 800bc14:	1d1a      	adds	r2, r3, #4
 800bc16:	602a      	str	r2, [r5, #0]
 800bc18:	681d      	ldr	r5, [r3, #0]
 800bc1a:	6862      	ldr	r2, [r4, #4]
 800bc1c:	4628      	mov	r0, r5
 800bc1e:	f000 fcc8 	bl	800c5b2 <memchr>
 800bc22:	b108      	cbz	r0, 800bc28 <_printf_i+0x1ec>
 800bc24:	1b40      	subs	r0, r0, r5
 800bc26:	6060      	str	r0, [r4, #4]
 800bc28:	6863      	ldr	r3, [r4, #4]
 800bc2a:	6123      	str	r3, [r4, #16]
 800bc2c:	2300      	movs	r3, #0
 800bc2e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bc32:	e7aa      	b.n	800bb8a <_printf_i+0x14e>
 800bc34:	462a      	mov	r2, r5
 800bc36:	4649      	mov	r1, r9
 800bc38:	4640      	mov	r0, r8
 800bc3a:	6923      	ldr	r3, [r4, #16]
 800bc3c:	47d0      	blx	sl
 800bc3e:	3001      	adds	r0, #1
 800bc40:	d0ad      	beq.n	800bb9e <_printf_i+0x162>
 800bc42:	6823      	ldr	r3, [r4, #0]
 800bc44:	079b      	lsls	r3, r3, #30
 800bc46:	d413      	bmi.n	800bc70 <_printf_i+0x234>
 800bc48:	68e0      	ldr	r0, [r4, #12]
 800bc4a:	9b03      	ldr	r3, [sp, #12]
 800bc4c:	4298      	cmp	r0, r3
 800bc4e:	bfb8      	it	lt
 800bc50:	4618      	movlt	r0, r3
 800bc52:	e7a6      	b.n	800bba2 <_printf_i+0x166>
 800bc54:	2301      	movs	r3, #1
 800bc56:	4632      	mov	r2, r6
 800bc58:	4649      	mov	r1, r9
 800bc5a:	4640      	mov	r0, r8
 800bc5c:	47d0      	blx	sl
 800bc5e:	3001      	adds	r0, #1
 800bc60:	d09d      	beq.n	800bb9e <_printf_i+0x162>
 800bc62:	3501      	adds	r5, #1
 800bc64:	68e3      	ldr	r3, [r4, #12]
 800bc66:	9903      	ldr	r1, [sp, #12]
 800bc68:	1a5b      	subs	r3, r3, r1
 800bc6a:	42ab      	cmp	r3, r5
 800bc6c:	dcf2      	bgt.n	800bc54 <_printf_i+0x218>
 800bc6e:	e7eb      	b.n	800bc48 <_printf_i+0x20c>
 800bc70:	2500      	movs	r5, #0
 800bc72:	f104 0619 	add.w	r6, r4, #25
 800bc76:	e7f5      	b.n	800bc64 <_printf_i+0x228>
 800bc78:	0803c7e0 	.word	0x0803c7e0
 800bc7c:	0803c7f1 	.word	0x0803c7f1

0800bc80 <_scanf_float>:
 800bc80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc84:	b087      	sub	sp, #28
 800bc86:	9303      	str	r3, [sp, #12]
 800bc88:	688b      	ldr	r3, [r1, #8]
 800bc8a:	4617      	mov	r7, r2
 800bc8c:	1e5a      	subs	r2, r3, #1
 800bc8e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800bc92:	bf85      	ittet	hi
 800bc94:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800bc98:	195b      	addhi	r3, r3, r5
 800bc9a:	2300      	movls	r3, #0
 800bc9c:	9302      	strhi	r3, [sp, #8]
 800bc9e:	bf88      	it	hi
 800bca0:	f240 135d 	movwhi	r3, #349	; 0x15d
 800bca4:	468b      	mov	fp, r1
 800bca6:	f04f 0500 	mov.w	r5, #0
 800bcaa:	bf8c      	ite	hi
 800bcac:	608b      	strhi	r3, [r1, #8]
 800bcae:	9302      	strls	r3, [sp, #8]
 800bcb0:	680b      	ldr	r3, [r1, #0]
 800bcb2:	4680      	mov	r8, r0
 800bcb4:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800bcb8:	f84b 3b1c 	str.w	r3, [fp], #28
 800bcbc:	460c      	mov	r4, r1
 800bcbe:	465e      	mov	r6, fp
 800bcc0:	46aa      	mov	sl, r5
 800bcc2:	46a9      	mov	r9, r5
 800bcc4:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800bcc8:	9501      	str	r5, [sp, #4]
 800bcca:	68a2      	ldr	r2, [r4, #8]
 800bccc:	b152      	cbz	r2, 800bce4 <_scanf_float+0x64>
 800bcce:	683b      	ldr	r3, [r7, #0]
 800bcd0:	781b      	ldrb	r3, [r3, #0]
 800bcd2:	2b4e      	cmp	r3, #78	; 0x4e
 800bcd4:	d864      	bhi.n	800bda0 <_scanf_float+0x120>
 800bcd6:	2b40      	cmp	r3, #64	; 0x40
 800bcd8:	d83c      	bhi.n	800bd54 <_scanf_float+0xd4>
 800bcda:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800bcde:	b2c8      	uxtb	r0, r1
 800bce0:	280e      	cmp	r0, #14
 800bce2:	d93a      	bls.n	800bd5a <_scanf_float+0xda>
 800bce4:	f1b9 0f00 	cmp.w	r9, #0
 800bce8:	d003      	beq.n	800bcf2 <_scanf_float+0x72>
 800bcea:	6823      	ldr	r3, [r4, #0]
 800bcec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bcf0:	6023      	str	r3, [r4, #0]
 800bcf2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bcf6:	f1ba 0f01 	cmp.w	sl, #1
 800bcfa:	f200 8113 	bhi.w	800bf24 <_scanf_float+0x2a4>
 800bcfe:	455e      	cmp	r6, fp
 800bd00:	f200 8105 	bhi.w	800bf0e <_scanf_float+0x28e>
 800bd04:	2501      	movs	r5, #1
 800bd06:	4628      	mov	r0, r5
 800bd08:	b007      	add	sp, #28
 800bd0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd0e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800bd12:	2a0d      	cmp	r2, #13
 800bd14:	d8e6      	bhi.n	800bce4 <_scanf_float+0x64>
 800bd16:	a101      	add	r1, pc, #4	; (adr r1, 800bd1c <_scanf_float+0x9c>)
 800bd18:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bd1c:	0800be5b 	.word	0x0800be5b
 800bd20:	0800bce5 	.word	0x0800bce5
 800bd24:	0800bce5 	.word	0x0800bce5
 800bd28:	0800bce5 	.word	0x0800bce5
 800bd2c:	0800bebb 	.word	0x0800bebb
 800bd30:	0800be93 	.word	0x0800be93
 800bd34:	0800bce5 	.word	0x0800bce5
 800bd38:	0800bce5 	.word	0x0800bce5
 800bd3c:	0800be69 	.word	0x0800be69
 800bd40:	0800bce5 	.word	0x0800bce5
 800bd44:	0800bce5 	.word	0x0800bce5
 800bd48:	0800bce5 	.word	0x0800bce5
 800bd4c:	0800bce5 	.word	0x0800bce5
 800bd50:	0800be21 	.word	0x0800be21
 800bd54:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800bd58:	e7db      	b.n	800bd12 <_scanf_float+0x92>
 800bd5a:	290e      	cmp	r1, #14
 800bd5c:	d8c2      	bhi.n	800bce4 <_scanf_float+0x64>
 800bd5e:	a001      	add	r0, pc, #4	; (adr r0, 800bd64 <_scanf_float+0xe4>)
 800bd60:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800bd64:	0800be13 	.word	0x0800be13
 800bd68:	0800bce5 	.word	0x0800bce5
 800bd6c:	0800be13 	.word	0x0800be13
 800bd70:	0800bea7 	.word	0x0800bea7
 800bd74:	0800bce5 	.word	0x0800bce5
 800bd78:	0800bdc1 	.word	0x0800bdc1
 800bd7c:	0800bdfd 	.word	0x0800bdfd
 800bd80:	0800bdfd 	.word	0x0800bdfd
 800bd84:	0800bdfd 	.word	0x0800bdfd
 800bd88:	0800bdfd 	.word	0x0800bdfd
 800bd8c:	0800bdfd 	.word	0x0800bdfd
 800bd90:	0800bdfd 	.word	0x0800bdfd
 800bd94:	0800bdfd 	.word	0x0800bdfd
 800bd98:	0800bdfd 	.word	0x0800bdfd
 800bd9c:	0800bdfd 	.word	0x0800bdfd
 800bda0:	2b6e      	cmp	r3, #110	; 0x6e
 800bda2:	d809      	bhi.n	800bdb8 <_scanf_float+0x138>
 800bda4:	2b60      	cmp	r3, #96	; 0x60
 800bda6:	d8b2      	bhi.n	800bd0e <_scanf_float+0x8e>
 800bda8:	2b54      	cmp	r3, #84	; 0x54
 800bdaa:	d077      	beq.n	800be9c <_scanf_float+0x21c>
 800bdac:	2b59      	cmp	r3, #89	; 0x59
 800bdae:	d199      	bne.n	800bce4 <_scanf_float+0x64>
 800bdb0:	2d07      	cmp	r5, #7
 800bdb2:	d197      	bne.n	800bce4 <_scanf_float+0x64>
 800bdb4:	2508      	movs	r5, #8
 800bdb6:	e029      	b.n	800be0c <_scanf_float+0x18c>
 800bdb8:	2b74      	cmp	r3, #116	; 0x74
 800bdba:	d06f      	beq.n	800be9c <_scanf_float+0x21c>
 800bdbc:	2b79      	cmp	r3, #121	; 0x79
 800bdbe:	e7f6      	b.n	800bdae <_scanf_float+0x12e>
 800bdc0:	6821      	ldr	r1, [r4, #0]
 800bdc2:	05c8      	lsls	r0, r1, #23
 800bdc4:	d51a      	bpl.n	800bdfc <_scanf_float+0x17c>
 800bdc6:	9b02      	ldr	r3, [sp, #8]
 800bdc8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800bdcc:	6021      	str	r1, [r4, #0]
 800bdce:	f109 0901 	add.w	r9, r9, #1
 800bdd2:	b11b      	cbz	r3, 800bddc <_scanf_float+0x15c>
 800bdd4:	3b01      	subs	r3, #1
 800bdd6:	3201      	adds	r2, #1
 800bdd8:	9302      	str	r3, [sp, #8]
 800bdda:	60a2      	str	r2, [r4, #8]
 800bddc:	68a3      	ldr	r3, [r4, #8]
 800bdde:	3b01      	subs	r3, #1
 800bde0:	60a3      	str	r3, [r4, #8]
 800bde2:	6923      	ldr	r3, [r4, #16]
 800bde4:	3301      	adds	r3, #1
 800bde6:	6123      	str	r3, [r4, #16]
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	3b01      	subs	r3, #1
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	607b      	str	r3, [r7, #4]
 800bdf0:	f340 8084 	ble.w	800befc <_scanf_float+0x27c>
 800bdf4:	683b      	ldr	r3, [r7, #0]
 800bdf6:	3301      	adds	r3, #1
 800bdf8:	603b      	str	r3, [r7, #0]
 800bdfa:	e766      	b.n	800bcca <_scanf_float+0x4a>
 800bdfc:	eb1a 0f05 	cmn.w	sl, r5
 800be00:	f47f af70 	bne.w	800bce4 <_scanf_float+0x64>
 800be04:	6822      	ldr	r2, [r4, #0]
 800be06:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800be0a:	6022      	str	r2, [r4, #0]
 800be0c:	f806 3b01 	strb.w	r3, [r6], #1
 800be10:	e7e4      	b.n	800bddc <_scanf_float+0x15c>
 800be12:	6822      	ldr	r2, [r4, #0]
 800be14:	0610      	lsls	r0, r2, #24
 800be16:	f57f af65 	bpl.w	800bce4 <_scanf_float+0x64>
 800be1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800be1e:	e7f4      	b.n	800be0a <_scanf_float+0x18a>
 800be20:	f1ba 0f00 	cmp.w	sl, #0
 800be24:	d10e      	bne.n	800be44 <_scanf_float+0x1c4>
 800be26:	f1b9 0f00 	cmp.w	r9, #0
 800be2a:	d10e      	bne.n	800be4a <_scanf_float+0x1ca>
 800be2c:	6822      	ldr	r2, [r4, #0]
 800be2e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800be32:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800be36:	d108      	bne.n	800be4a <_scanf_float+0x1ca>
 800be38:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800be3c:	f04f 0a01 	mov.w	sl, #1
 800be40:	6022      	str	r2, [r4, #0]
 800be42:	e7e3      	b.n	800be0c <_scanf_float+0x18c>
 800be44:	f1ba 0f02 	cmp.w	sl, #2
 800be48:	d055      	beq.n	800bef6 <_scanf_float+0x276>
 800be4a:	2d01      	cmp	r5, #1
 800be4c:	d002      	beq.n	800be54 <_scanf_float+0x1d4>
 800be4e:	2d04      	cmp	r5, #4
 800be50:	f47f af48 	bne.w	800bce4 <_scanf_float+0x64>
 800be54:	3501      	adds	r5, #1
 800be56:	b2ed      	uxtb	r5, r5
 800be58:	e7d8      	b.n	800be0c <_scanf_float+0x18c>
 800be5a:	f1ba 0f01 	cmp.w	sl, #1
 800be5e:	f47f af41 	bne.w	800bce4 <_scanf_float+0x64>
 800be62:	f04f 0a02 	mov.w	sl, #2
 800be66:	e7d1      	b.n	800be0c <_scanf_float+0x18c>
 800be68:	b97d      	cbnz	r5, 800be8a <_scanf_float+0x20a>
 800be6a:	f1b9 0f00 	cmp.w	r9, #0
 800be6e:	f47f af3c 	bne.w	800bcea <_scanf_float+0x6a>
 800be72:	6822      	ldr	r2, [r4, #0]
 800be74:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800be78:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800be7c:	f47f af39 	bne.w	800bcf2 <_scanf_float+0x72>
 800be80:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800be84:	2501      	movs	r5, #1
 800be86:	6022      	str	r2, [r4, #0]
 800be88:	e7c0      	b.n	800be0c <_scanf_float+0x18c>
 800be8a:	2d03      	cmp	r5, #3
 800be8c:	d0e2      	beq.n	800be54 <_scanf_float+0x1d4>
 800be8e:	2d05      	cmp	r5, #5
 800be90:	e7de      	b.n	800be50 <_scanf_float+0x1d0>
 800be92:	2d02      	cmp	r5, #2
 800be94:	f47f af26 	bne.w	800bce4 <_scanf_float+0x64>
 800be98:	2503      	movs	r5, #3
 800be9a:	e7b7      	b.n	800be0c <_scanf_float+0x18c>
 800be9c:	2d06      	cmp	r5, #6
 800be9e:	f47f af21 	bne.w	800bce4 <_scanf_float+0x64>
 800bea2:	2507      	movs	r5, #7
 800bea4:	e7b2      	b.n	800be0c <_scanf_float+0x18c>
 800bea6:	6822      	ldr	r2, [r4, #0]
 800bea8:	0591      	lsls	r1, r2, #22
 800beaa:	f57f af1b 	bpl.w	800bce4 <_scanf_float+0x64>
 800beae:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800beb2:	6022      	str	r2, [r4, #0]
 800beb4:	f8cd 9004 	str.w	r9, [sp, #4]
 800beb8:	e7a8      	b.n	800be0c <_scanf_float+0x18c>
 800beba:	6822      	ldr	r2, [r4, #0]
 800bebc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800bec0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800bec4:	d006      	beq.n	800bed4 <_scanf_float+0x254>
 800bec6:	0550      	lsls	r0, r2, #21
 800bec8:	f57f af0c 	bpl.w	800bce4 <_scanf_float+0x64>
 800becc:	f1b9 0f00 	cmp.w	r9, #0
 800bed0:	f43f af0f 	beq.w	800bcf2 <_scanf_float+0x72>
 800bed4:	0591      	lsls	r1, r2, #22
 800bed6:	bf58      	it	pl
 800bed8:	9901      	ldrpl	r1, [sp, #4]
 800beda:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bede:	bf58      	it	pl
 800bee0:	eba9 0101 	subpl.w	r1, r9, r1
 800bee4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800bee8:	f04f 0900 	mov.w	r9, #0
 800beec:	bf58      	it	pl
 800beee:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800bef2:	6022      	str	r2, [r4, #0]
 800bef4:	e78a      	b.n	800be0c <_scanf_float+0x18c>
 800bef6:	f04f 0a03 	mov.w	sl, #3
 800befa:	e787      	b.n	800be0c <_scanf_float+0x18c>
 800befc:	4639      	mov	r1, r7
 800befe:	4640      	mov	r0, r8
 800bf00:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bf04:	4798      	blx	r3
 800bf06:	2800      	cmp	r0, #0
 800bf08:	f43f aedf 	beq.w	800bcca <_scanf_float+0x4a>
 800bf0c:	e6ea      	b.n	800bce4 <_scanf_float+0x64>
 800bf0e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bf12:	463a      	mov	r2, r7
 800bf14:	4640      	mov	r0, r8
 800bf16:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bf1a:	4798      	blx	r3
 800bf1c:	6923      	ldr	r3, [r4, #16]
 800bf1e:	3b01      	subs	r3, #1
 800bf20:	6123      	str	r3, [r4, #16]
 800bf22:	e6ec      	b.n	800bcfe <_scanf_float+0x7e>
 800bf24:	1e6b      	subs	r3, r5, #1
 800bf26:	2b06      	cmp	r3, #6
 800bf28:	d825      	bhi.n	800bf76 <_scanf_float+0x2f6>
 800bf2a:	2d02      	cmp	r5, #2
 800bf2c:	d836      	bhi.n	800bf9c <_scanf_float+0x31c>
 800bf2e:	455e      	cmp	r6, fp
 800bf30:	f67f aee8 	bls.w	800bd04 <_scanf_float+0x84>
 800bf34:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bf38:	463a      	mov	r2, r7
 800bf3a:	4640      	mov	r0, r8
 800bf3c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bf40:	4798      	blx	r3
 800bf42:	6923      	ldr	r3, [r4, #16]
 800bf44:	3b01      	subs	r3, #1
 800bf46:	6123      	str	r3, [r4, #16]
 800bf48:	e7f1      	b.n	800bf2e <_scanf_float+0x2ae>
 800bf4a:	9802      	ldr	r0, [sp, #8]
 800bf4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bf50:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800bf54:	463a      	mov	r2, r7
 800bf56:	9002      	str	r0, [sp, #8]
 800bf58:	4640      	mov	r0, r8
 800bf5a:	4798      	blx	r3
 800bf5c:	6923      	ldr	r3, [r4, #16]
 800bf5e:	3b01      	subs	r3, #1
 800bf60:	6123      	str	r3, [r4, #16]
 800bf62:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bf66:	fa5f fa8a 	uxtb.w	sl, sl
 800bf6a:	f1ba 0f02 	cmp.w	sl, #2
 800bf6e:	d1ec      	bne.n	800bf4a <_scanf_float+0x2ca>
 800bf70:	3d03      	subs	r5, #3
 800bf72:	b2ed      	uxtb	r5, r5
 800bf74:	1b76      	subs	r6, r6, r5
 800bf76:	6823      	ldr	r3, [r4, #0]
 800bf78:	05da      	lsls	r2, r3, #23
 800bf7a:	d52f      	bpl.n	800bfdc <_scanf_float+0x35c>
 800bf7c:	055b      	lsls	r3, r3, #21
 800bf7e:	d510      	bpl.n	800bfa2 <_scanf_float+0x322>
 800bf80:	455e      	cmp	r6, fp
 800bf82:	f67f aebf 	bls.w	800bd04 <_scanf_float+0x84>
 800bf86:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bf8a:	463a      	mov	r2, r7
 800bf8c:	4640      	mov	r0, r8
 800bf8e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bf92:	4798      	blx	r3
 800bf94:	6923      	ldr	r3, [r4, #16]
 800bf96:	3b01      	subs	r3, #1
 800bf98:	6123      	str	r3, [r4, #16]
 800bf9a:	e7f1      	b.n	800bf80 <_scanf_float+0x300>
 800bf9c:	46aa      	mov	sl, r5
 800bf9e:	9602      	str	r6, [sp, #8]
 800bfa0:	e7df      	b.n	800bf62 <_scanf_float+0x2e2>
 800bfa2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bfa6:	6923      	ldr	r3, [r4, #16]
 800bfa8:	2965      	cmp	r1, #101	; 0x65
 800bfaa:	f103 33ff 	add.w	r3, r3, #4294967295
 800bfae:	f106 35ff 	add.w	r5, r6, #4294967295
 800bfb2:	6123      	str	r3, [r4, #16]
 800bfb4:	d00c      	beq.n	800bfd0 <_scanf_float+0x350>
 800bfb6:	2945      	cmp	r1, #69	; 0x45
 800bfb8:	d00a      	beq.n	800bfd0 <_scanf_float+0x350>
 800bfba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bfbe:	463a      	mov	r2, r7
 800bfc0:	4640      	mov	r0, r8
 800bfc2:	4798      	blx	r3
 800bfc4:	6923      	ldr	r3, [r4, #16]
 800bfc6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800bfca:	3b01      	subs	r3, #1
 800bfcc:	1eb5      	subs	r5, r6, #2
 800bfce:	6123      	str	r3, [r4, #16]
 800bfd0:	463a      	mov	r2, r7
 800bfd2:	4640      	mov	r0, r8
 800bfd4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bfd8:	4798      	blx	r3
 800bfda:	462e      	mov	r6, r5
 800bfdc:	6825      	ldr	r5, [r4, #0]
 800bfde:	f015 0510 	ands.w	r5, r5, #16
 800bfe2:	d155      	bne.n	800c090 <_scanf_float+0x410>
 800bfe4:	7035      	strb	r5, [r6, #0]
 800bfe6:	6823      	ldr	r3, [r4, #0]
 800bfe8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800bfec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bff0:	d11d      	bne.n	800c02e <_scanf_float+0x3ae>
 800bff2:	9b01      	ldr	r3, [sp, #4]
 800bff4:	454b      	cmp	r3, r9
 800bff6:	eba3 0209 	sub.w	r2, r3, r9
 800bffa:	d125      	bne.n	800c048 <_scanf_float+0x3c8>
 800bffc:	2200      	movs	r2, #0
 800bffe:	4659      	mov	r1, fp
 800c000:	4640      	mov	r0, r8
 800c002:	f002 fd15 	bl	800ea30 <_strtod_r>
 800c006:	9b03      	ldr	r3, [sp, #12]
 800c008:	f8d4 c000 	ldr.w	ip, [r4]
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	f01c 0f02 	tst.w	ip, #2
 800c012:	4606      	mov	r6, r0
 800c014:	460f      	mov	r7, r1
 800c016:	f103 0204 	add.w	r2, r3, #4
 800c01a:	d020      	beq.n	800c05e <_scanf_float+0x3de>
 800c01c:	9903      	ldr	r1, [sp, #12]
 800c01e:	600a      	str	r2, [r1, #0]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	e9c3 6700 	strd	r6, r7, [r3]
 800c026:	68e3      	ldr	r3, [r4, #12]
 800c028:	3301      	adds	r3, #1
 800c02a:	60e3      	str	r3, [r4, #12]
 800c02c:	e66b      	b.n	800bd06 <_scanf_float+0x86>
 800c02e:	9b04      	ldr	r3, [sp, #16]
 800c030:	2b00      	cmp	r3, #0
 800c032:	d0e3      	beq.n	800bffc <_scanf_float+0x37c>
 800c034:	9905      	ldr	r1, [sp, #20]
 800c036:	230a      	movs	r3, #10
 800c038:	462a      	mov	r2, r5
 800c03a:	4640      	mov	r0, r8
 800c03c:	3101      	adds	r1, #1
 800c03e:	f002 fd7b 	bl	800eb38 <_strtol_r>
 800c042:	9b04      	ldr	r3, [sp, #16]
 800c044:	9e05      	ldr	r6, [sp, #20]
 800c046:	1ac2      	subs	r2, r0, r3
 800c048:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800c04c:	429e      	cmp	r6, r3
 800c04e:	bf28      	it	cs
 800c050:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800c054:	4630      	mov	r0, r6
 800c056:	490f      	ldr	r1, [pc, #60]	; (800c094 <_scanf_float+0x414>)
 800c058:	f000 f950 	bl	800c2fc <siprintf>
 800c05c:	e7ce      	b.n	800bffc <_scanf_float+0x37c>
 800c05e:	f01c 0f04 	tst.w	ip, #4
 800c062:	d1db      	bne.n	800c01c <_scanf_float+0x39c>
 800c064:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800c068:	f8cc 2000 	str.w	r2, [ip]
 800c06c:	f8d3 8000 	ldr.w	r8, [r3]
 800c070:	4602      	mov	r2, r0
 800c072:	460b      	mov	r3, r1
 800c074:	f7f4 fd3a 	bl	8000aec <__aeabi_dcmpun>
 800c078:	b128      	cbz	r0, 800c086 <_scanf_float+0x406>
 800c07a:	4807      	ldr	r0, [pc, #28]	; (800c098 <_scanf_float+0x418>)
 800c07c:	f000 fab6 	bl	800c5ec <nanf>
 800c080:	f8c8 0000 	str.w	r0, [r8]
 800c084:	e7cf      	b.n	800c026 <_scanf_float+0x3a6>
 800c086:	4630      	mov	r0, r6
 800c088:	4639      	mov	r1, r7
 800c08a:	f7f4 fd8d 	bl	8000ba8 <__aeabi_d2f>
 800c08e:	e7f7      	b.n	800c080 <_scanf_float+0x400>
 800c090:	2500      	movs	r5, #0
 800c092:	e638      	b.n	800bd06 <_scanf_float+0x86>
 800c094:	0803c802 	.word	0x0803c802
 800c098:	0803c01b 	.word	0x0803c01b

0800c09c <std>:
 800c09c:	2300      	movs	r3, #0
 800c09e:	b510      	push	{r4, lr}
 800c0a0:	4604      	mov	r4, r0
 800c0a2:	e9c0 3300 	strd	r3, r3, [r0]
 800c0a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c0aa:	6083      	str	r3, [r0, #8]
 800c0ac:	8181      	strh	r1, [r0, #12]
 800c0ae:	6643      	str	r3, [r0, #100]	; 0x64
 800c0b0:	81c2      	strh	r2, [r0, #14]
 800c0b2:	6183      	str	r3, [r0, #24]
 800c0b4:	4619      	mov	r1, r3
 800c0b6:	2208      	movs	r2, #8
 800c0b8:	305c      	adds	r0, #92	; 0x5c
 800c0ba:	f000 fa17 	bl	800c4ec <memset>
 800c0be:	4b0d      	ldr	r3, [pc, #52]	; (800c0f4 <std+0x58>)
 800c0c0:	6224      	str	r4, [r4, #32]
 800c0c2:	6263      	str	r3, [r4, #36]	; 0x24
 800c0c4:	4b0c      	ldr	r3, [pc, #48]	; (800c0f8 <std+0x5c>)
 800c0c6:	62a3      	str	r3, [r4, #40]	; 0x28
 800c0c8:	4b0c      	ldr	r3, [pc, #48]	; (800c0fc <std+0x60>)
 800c0ca:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c0cc:	4b0c      	ldr	r3, [pc, #48]	; (800c100 <std+0x64>)
 800c0ce:	6323      	str	r3, [r4, #48]	; 0x30
 800c0d0:	4b0c      	ldr	r3, [pc, #48]	; (800c104 <std+0x68>)
 800c0d2:	429c      	cmp	r4, r3
 800c0d4:	d006      	beq.n	800c0e4 <std+0x48>
 800c0d6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800c0da:	4294      	cmp	r4, r2
 800c0dc:	d002      	beq.n	800c0e4 <std+0x48>
 800c0de:	33d0      	adds	r3, #208	; 0xd0
 800c0e0:	429c      	cmp	r4, r3
 800c0e2:	d105      	bne.n	800c0f0 <std+0x54>
 800c0e4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c0e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c0ec:	f000 ba56 	b.w	800c59c <__retarget_lock_init_recursive>
 800c0f0:	bd10      	pop	{r4, pc}
 800c0f2:	bf00      	nop
 800c0f4:	0800c33d 	.word	0x0800c33d
 800c0f8:	0800c35f 	.word	0x0800c35f
 800c0fc:	0800c397 	.word	0x0800c397
 800c100:	0800c3bb 	.word	0x0800c3bb
 800c104:	200071e4 	.word	0x200071e4

0800c108 <stdio_exit_handler>:
 800c108:	4a02      	ldr	r2, [pc, #8]	; (800c114 <stdio_exit_handler+0xc>)
 800c10a:	4903      	ldr	r1, [pc, #12]	; (800c118 <stdio_exit_handler+0x10>)
 800c10c:	4803      	ldr	r0, [pc, #12]	; (800c11c <stdio_exit_handler+0x14>)
 800c10e:	f000 b869 	b.w	800c1e4 <_fwalk_sglue>
 800c112:	bf00      	nop
 800c114:	200000e8 	.word	0x200000e8
 800c118:	0800f175 	.word	0x0800f175
 800c11c:	200000f4 	.word	0x200000f4

0800c120 <cleanup_stdio>:
 800c120:	6841      	ldr	r1, [r0, #4]
 800c122:	4b0c      	ldr	r3, [pc, #48]	; (800c154 <cleanup_stdio+0x34>)
 800c124:	b510      	push	{r4, lr}
 800c126:	4299      	cmp	r1, r3
 800c128:	4604      	mov	r4, r0
 800c12a:	d001      	beq.n	800c130 <cleanup_stdio+0x10>
 800c12c:	f003 f822 	bl	800f174 <_fflush_r>
 800c130:	68a1      	ldr	r1, [r4, #8]
 800c132:	4b09      	ldr	r3, [pc, #36]	; (800c158 <cleanup_stdio+0x38>)
 800c134:	4299      	cmp	r1, r3
 800c136:	d002      	beq.n	800c13e <cleanup_stdio+0x1e>
 800c138:	4620      	mov	r0, r4
 800c13a:	f003 f81b 	bl	800f174 <_fflush_r>
 800c13e:	68e1      	ldr	r1, [r4, #12]
 800c140:	4b06      	ldr	r3, [pc, #24]	; (800c15c <cleanup_stdio+0x3c>)
 800c142:	4299      	cmp	r1, r3
 800c144:	d004      	beq.n	800c150 <cleanup_stdio+0x30>
 800c146:	4620      	mov	r0, r4
 800c148:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c14c:	f003 b812 	b.w	800f174 <_fflush_r>
 800c150:	bd10      	pop	{r4, pc}
 800c152:	bf00      	nop
 800c154:	200071e4 	.word	0x200071e4
 800c158:	2000724c 	.word	0x2000724c
 800c15c:	200072b4 	.word	0x200072b4

0800c160 <global_stdio_init.part.0>:
 800c160:	b510      	push	{r4, lr}
 800c162:	4b0b      	ldr	r3, [pc, #44]	; (800c190 <global_stdio_init.part.0+0x30>)
 800c164:	4c0b      	ldr	r4, [pc, #44]	; (800c194 <global_stdio_init.part.0+0x34>)
 800c166:	4a0c      	ldr	r2, [pc, #48]	; (800c198 <global_stdio_init.part.0+0x38>)
 800c168:	4620      	mov	r0, r4
 800c16a:	601a      	str	r2, [r3, #0]
 800c16c:	2104      	movs	r1, #4
 800c16e:	2200      	movs	r2, #0
 800c170:	f7ff ff94 	bl	800c09c <std>
 800c174:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800c178:	2201      	movs	r2, #1
 800c17a:	2109      	movs	r1, #9
 800c17c:	f7ff ff8e 	bl	800c09c <std>
 800c180:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800c184:	2202      	movs	r2, #2
 800c186:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c18a:	2112      	movs	r1, #18
 800c18c:	f7ff bf86 	b.w	800c09c <std>
 800c190:	2000731c 	.word	0x2000731c
 800c194:	200071e4 	.word	0x200071e4
 800c198:	0800c109 	.word	0x0800c109

0800c19c <__sfp_lock_acquire>:
 800c19c:	4801      	ldr	r0, [pc, #4]	; (800c1a4 <__sfp_lock_acquire+0x8>)
 800c19e:	f000 b9fe 	b.w	800c59e <__retarget_lock_acquire_recursive>
 800c1a2:	bf00      	nop
 800c1a4:	20007325 	.word	0x20007325

0800c1a8 <__sfp_lock_release>:
 800c1a8:	4801      	ldr	r0, [pc, #4]	; (800c1b0 <__sfp_lock_release+0x8>)
 800c1aa:	f000 b9f9 	b.w	800c5a0 <__retarget_lock_release_recursive>
 800c1ae:	bf00      	nop
 800c1b0:	20007325 	.word	0x20007325

0800c1b4 <__sinit>:
 800c1b4:	b510      	push	{r4, lr}
 800c1b6:	4604      	mov	r4, r0
 800c1b8:	f7ff fff0 	bl	800c19c <__sfp_lock_acquire>
 800c1bc:	6a23      	ldr	r3, [r4, #32]
 800c1be:	b11b      	cbz	r3, 800c1c8 <__sinit+0x14>
 800c1c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c1c4:	f7ff bff0 	b.w	800c1a8 <__sfp_lock_release>
 800c1c8:	4b04      	ldr	r3, [pc, #16]	; (800c1dc <__sinit+0x28>)
 800c1ca:	6223      	str	r3, [r4, #32]
 800c1cc:	4b04      	ldr	r3, [pc, #16]	; (800c1e0 <__sinit+0x2c>)
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d1f5      	bne.n	800c1c0 <__sinit+0xc>
 800c1d4:	f7ff ffc4 	bl	800c160 <global_stdio_init.part.0>
 800c1d8:	e7f2      	b.n	800c1c0 <__sinit+0xc>
 800c1da:	bf00      	nop
 800c1dc:	0800c121 	.word	0x0800c121
 800c1e0:	2000731c 	.word	0x2000731c

0800c1e4 <_fwalk_sglue>:
 800c1e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1e8:	4607      	mov	r7, r0
 800c1ea:	4688      	mov	r8, r1
 800c1ec:	4614      	mov	r4, r2
 800c1ee:	2600      	movs	r6, #0
 800c1f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c1f4:	f1b9 0901 	subs.w	r9, r9, #1
 800c1f8:	d505      	bpl.n	800c206 <_fwalk_sglue+0x22>
 800c1fa:	6824      	ldr	r4, [r4, #0]
 800c1fc:	2c00      	cmp	r4, #0
 800c1fe:	d1f7      	bne.n	800c1f0 <_fwalk_sglue+0xc>
 800c200:	4630      	mov	r0, r6
 800c202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c206:	89ab      	ldrh	r3, [r5, #12]
 800c208:	2b01      	cmp	r3, #1
 800c20a:	d907      	bls.n	800c21c <_fwalk_sglue+0x38>
 800c20c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c210:	3301      	adds	r3, #1
 800c212:	d003      	beq.n	800c21c <_fwalk_sglue+0x38>
 800c214:	4629      	mov	r1, r5
 800c216:	4638      	mov	r0, r7
 800c218:	47c0      	blx	r8
 800c21a:	4306      	orrs	r6, r0
 800c21c:	3568      	adds	r5, #104	; 0x68
 800c21e:	e7e9      	b.n	800c1f4 <_fwalk_sglue+0x10>

0800c220 <iprintf>:
 800c220:	b40f      	push	{r0, r1, r2, r3}
 800c222:	b507      	push	{r0, r1, r2, lr}
 800c224:	4906      	ldr	r1, [pc, #24]	; (800c240 <iprintf+0x20>)
 800c226:	ab04      	add	r3, sp, #16
 800c228:	6808      	ldr	r0, [r1, #0]
 800c22a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c22e:	6881      	ldr	r1, [r0, #8]
 800c230:	9301      	str	r3, [sp, #4]
 800c232:	f002 fe03 	bl	800ee3c <_vfiprintf_r>
 800c236:	b003      	add	sp, #12
 800c238:	f85d eb04 	ldr.w	lr, [sp], #4
 800c23c:	b004      	add	sp, #16
 800c23e:	4770      	bx	lr
 800c240:	20000140 	.word	0x20000140

0800c244 <_puts_r>:
 800c244:	6a03      	ldr	r3, [r0, #32]
 800c246:	b570      	push	{r4, r5, r6, lr}
 800c248:	4605      	mov	r5, r0
 800c24a:	460e      	mov	r6, r1
 800c24c:	6884      	ldr	r4, [r0, #8]
 800c24e:	b90b      	cbnz	r3, 800c254 <_puts_r+0x10>
 800c250:	f7ff ffb0 	bl	800c1b4 <__sinit>
 800c254:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c256:	07db      	lsls	r3, r3, #31
 800c258:	d405      	bmi.n	800c266 <_puts_r+0x22>
 800c25a:	89a3      	ldrh	r3, [r4, #12]
 800c25c:	0598      	lsls	r0, r3, #22
 800c25e:	d402      	bmi.n	800c266 <_puts_r+0x22>
 800c260:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c262:	f000 f99c 	bl	800c59e <__retarget_lock_acquire_recursive>
 800c266:	89a3      	ldrh	r3, [r4, #12]
 800c268:	0719      	lsls	r1, r3, #28
 800c26a:	d513      	bpl.n	800c294 <_puts_r+0x50>
 800c26c:	6923      	ldr	r3, [r4, #16]
 800c26e:	b18b      	cbz	r3, 800c294 <_puts_r+0x50>
 800c270:	3e01      	subs	r6, #1
 800c272:	68a3      	ldr	r3, [r4, #8]
 800c274:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c278:	3b01      	subs	r3, #1
 800c27a:	60a3      	str	r3, [r4, #8]
 800c27c:	b9e9      	cbnz	r1, 800c2ba <_puts_r+0x76>
 800c27e:	2b00      	cmp	r3, #0
 800c280:	da2e      	bge.n	800c2e0 <_puts_r+0x9c>
 800c282:	4622      	mov	r2, r4
 800c284:	210a      	movs	r1, #10
 800c286:	4628      	mov	r0, r5
 800c288:	f000 f89b 	bl	800c3c2 <__swbuf_r>
 800c28c:	3001      	adds	r0, #1
 800c28e:	d007      	beq.n	800c2a0 <_puts_r+0x5c>
 800c290:	250a      	movs	r5, #10
 800c292:	e007      	b.n	800c2a4 <_puts_r+0x60>
 800c294:	4621      	mov	r1, r4
 800c296:	4628      	mov	r0, r5
 800c298:	f000 f8d0 	bl	800c43c <__swsetup_r>
 800c29c:	2800      	cmp	r0, #0
 800c29e:	d0e7      	beq.n	800c270 <_puts_r+0x2c>
 800c2a0:	f04f 35ff 	mov.w	r5, #4294967295
 800c2a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c2a6:	07da      	lsls	r2, r3, #31
 800c2a8:	d405      	bmi.n	800c2b6 <_puts_r+0x72>
 800c2aa:	89a3      	ldrh	r3, [r4, #12]
 800c2ac:	059b      	lsls	r3, r3, #22
 800c2ae:	d402      	bmi.n	800c2b6 <_puts_r+0x72>
 800c2b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c2b2:	f000 f975 	bl	800c5a0 <__retarget_lock_release_recursive>
 800c2b6:	4628      	mov	r0, r5
 800c2b8:	bd70      	pop	{r4, r5, r6, pc}
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	da04      	bge.n	800c2c8 <_puts_r+0x84>
 800c2be:	69a2      	ldr	r2, [r4, #24]
 800c2c0:	429a      	cmp	r2, r3
 800c2c2:	dc06      	bgt.n	800c2d2 <_puts_r+0x8e>
 800c2c4:	290a      	cmp	r1, #10
 800c2c6:	d004      	beq.n	800c2d2 <_puts_r+0x8e>
 800c2c8:	6823      	ldr	r3, [r4, #0]
 800c2ca:	1c5a      	adds	r2, r3, #1
 800c2cc:	6022      	str	r2, [r4, #0]
 800c2ce:	7019      	strb	r1, [r3, #0]
 800c2d0:	e7cf      	b.n	800c272 <_puts_r+0x2e>
 800c2d2:	4622      	mov	r2, r4
 800c2d4:	4628      	mov	r0, r5
 800c2d6:	f000 f874 	bl	800c3c2 <__swbuf_r>
 800c2da:	3001      	adds	r0, #1
 800c2dc:	d1c9      	bne.n	800c272 <_puts_r+0x2e>
 800c2de:	e7df      	b.n	800c2a0 <_puts_r+0x5c>
 800c2e0:	250a      	movs	r5, #10
 800c2e2:	6823      	ldr	r3, [r4, #0]
 800c2e4:	1c5a      	adds	r2, r3, #1
 800c2e6:	6022      	str	r2, [r4, #0]
 800c2e8:	701d      	strb	r5, [r3, #0]
 800c2ea:	e7db      	b.n	800c2a4 <_puts_r+0x60>

0800c2ec <puts>:
 800c2ec:	4b02      	ldr	r3, [pc, #8]	; (800c2f8 <puts+0xc>)
 800c2ee:	4601      	mov	r1, r0
 800c2f0:	6818      	ldr	r0, [r3, #0]
 800c2f2:	f7ff bfa7 	b.w	800c244 <_puts_r>
 800c2f6:	bf00      	nop
 800c2f8:	20000140 	.word	0x20000140

0800c2fc <siprintf>:
 800c2fc:	b40e      	push	{r1, r2, r3}
 800c2fe:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c302:	b500      	push	{lr}
 800c304:	b09c      	sub	sp, #112	; 0x70
 800c306:	ab1d      	add	r3, sp, #116	; 0x74
 800c308:	9002      	str	r0, [sp, #8]
 800c30a:	9006      	str	r0, [sp, #24]
 800c30c:	9107      	str	r1, [sp, #28]
 800c30e:	9104      	str	r1, [sp, #16]
 800c310:	4808      	ldr	r0, [pc, #32]	; (800c334 <siprintf+0x38>)
 800c312:	4909      	ldr	r1, [pc, #36]	; (800c338 <siprintf+0x3c>)
 800c314:	f853 2b04 	ldr.w	r2, [r3], #4
 800c318:	9105      	str	r1, [sp, #20]
 800c31a:	6800      	ldr	r0, [r0, #0]
 800c31c:	a902      	add	r1, sp, #8
 800c31e:	9301      	str	r3, [sp, #4]
 800c320:	f002 fc66 	bl	800ebf0 <_svfiprintf_r>
 800c324:	2200      	movs	r2, #0
 800c326:	9b02      	ldr	r3, [sp, #8]
 800c328:	701a      	strb	r2, [r3, #0]
 800c32a:	b01c      	add	sp, #112	; 0x70
 800c32c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c330:	b003      	add	sp, #12
 800c332:	4770      	bx	lr
 800c334:	20000140 	.word	0x20000140
 800c338:	ffff0208 	.word	0xffff0208

0800c33c <__sread>:
 800c33c:	b510      	push	{r4, lr}
 800c33e:	460c      	mov	r4, r1
 800c340:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c344:	f000 f900 	bl	800c548 <_read_r>
 800c348:	2800      	cmp	r0, #0
 800c34a:	bfab      	itete	ge
 800c34c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c34e:	89a3      	ldrhlt	r3, [r4, #12]
 800c350:	181b      	addge	r3, r3, r0
 800c352:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c356:	bfac      	ite	ge
 800c358:	6563      	strge	r3, [r4, #84]	; 0x54
 800c35a:	81a3      	strhlt	r3, [r4, #12]
 800c35c:	bd10      	pop	{r4, pc}

0800c35e <__swrite>:
 800c35e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c362:	461f      	mov	r7, r3
 800c364:	898b      	ldrh	r3, [r1, #12]
 800c366:	4605      	mov	r5, r0
 800c368:	05db      	lsls	r3, r3, #23
 800c36a:	460c      	mov	r4, r1
 800c36c:	4616      	mov	r6, r2
 800c36e:	d505      	bpl.n	800c37c <__swrite+0x1e>
 800c370:	2302      	movs	r3, #2
 800c372:	2200      	movs	r2, #0
 800c374:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c378:	f000 f8d4 	bl	800c524 <_lseek_r>
 800c37c:	89a3      	ldrh	r3, [r4, #12]
 800c37e:	4632      	mov	r2, r6
 800c380:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c384:	81a3      	strh	r3, [r4, #12]
 800c386:	4628      	mov	r0, r5
 800c388:	463b      	mov	r3, r7
 800c38a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c38e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c392:	f000 b8eb 	b.w	800c56c <_write_r>

0800c396 <__sseek>:
 800c396:	b510      	push	{r4, lr}
 800c398:	460c      	mov	r4, r1
 800c39a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c39e:	f000 f8c1 	bl	800c524 <_lseek_r>
 800c3a2:	1c43      	adds	r3, r0, #1
 800c3a4:	89a3      	ldrh	r3, [r4, #12]
 800c3a6:	bf15      	itete	ne
 800c3a8:	6560      	strne	r0, [r4, #84]	; 0x54
 800c3aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c3ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c3b2:	81a3      	strheq	r3, [r4, #12]
 800c3b4:	bf18      	it	ne
 800c3b6:	81a3      	strhne	r3, [r4, #12]
 800c3b8:	bd10      	pop	{r4, pc}

0800c3ba <__sclose>:
 800c3ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3be:	f000 b8a1 	b.w	800c504 <_close_r>

0800c3c2 <__swbuf_r>:
 800c3c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3c4:	460e      	mov	r6, r1
 800c3c6:	4614      	mov	r4, r2
 800c3c8:	4605      	mov	r5, r0
 800c3ca:	b118      	cbz	r0, 800c3d4 <__swbuf_r+0x12>
 800c3cc:	6a03      	ldr	r3, [r0, #32]
 800c3ce:	b90b      	cbnz	r3, 800c3d4 <__swbuf_r+0x12>
 800c3d0:	f7ff fef0 	bl	800c1b4 <__sinit>
 800c3d4:	69a3      	ldr	r3, [r4, #24]
 800c3d6:	60a3      	str	r3, [r4, #8]
 800c3d8:	89a3      	ldrh	r3, [r4, #12]
 800c3da:	071a      	lsls	r2, r3, #28
 800c3dc:	d525      	bpl.n	800c42a <__swbuf_r+0x68>
 800c3de:	6923      	ldr	r3, [r4, #16]
 800c3e0:	b31b      	cbz	r3, 800c42a <__swbuf_r+0x68>
 800c3e2:	6823      	ldr	r3, [r4, #0]
 800c3e4:	6922      	ldr	r2, [r4, #16]
 800c3e6:	b2f6      	uxtb	r6, r6
 800c3e8:	1a98      	subs	r0, r3, r2
 800c3ea:	6963      	ldr	r3, [r4, #20]
 800c3ec:	4637      	mov	r7, r6
 800c3ee:	4283      	cmp	r3, r0
 800c3f0:	dc04      	bgt.n	800c3fc <__swbuf_r+0x3a>
 800c3f2:	4621      	mov	r1, r4
 800c3f4:	4628      	mov	r0, r5
 800c3f6:	f002 febd 	bl	800f174 <_fflush_r>
 800c3fa:	b9e0      	cbnz	r0, 800c436 <__swbuf_r+0x74>
 800c3fc:	68a3      	ldr	r3, [r4, #8]
 800c3fe:	3b01      	subs	r3, #1
 800c400:	60a3      	str	r3, [r4, #8]
 800c402:	6823      	ldr	r3, [r4, #0]
 800c404:	1c5a      	adds	r2, r3, #1
 800c406:	6022      	str	r2, [r4, #0]
 800c408:	701e      	strb	r6, [r3, #0]
 800c40a:	6962      	ldr	r2, [r4, #20]
 800c40c:	1c43      	adds	r3, r0, #1
 800c40e:	429a      	cmp	r2, r3
 800c410:	d004      	beq.n	800c41c <__swbuf_r+0x5a>
 800c412:	89a3      	ldrh	r3, [r4, #12]
 800c414:	07db      	lsls	r3, r3, #31
 800c416:	d506      	bpl.n	800c426 <__swbuf_r+0x64>
 800c418:	2e0a      	cmp	r6, #10
 800c41a:	d104      	bne.n	800c426 <__swbuf_r+0x64>
 800c41c:	4621      	mov	r1, r4
 800c41e:	4628      	mov	r0, r5
 800c420:	f002 fea8 	bl	800f174 <_fflush_r>
 800c424:	b938      	cbnz	r0, 800c436 <__swbuf_r+0x74>
 800c426:	4638      	mov	r0, r7
 800c428:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c42a:	4621      	mov	r1, r4
 800c42c:	4628      	mov	r0, r5
 800c42e:	f000 f805 	bl	800c43c <__swsetup_r>
 800c432:	2800      	cmp	r0, #0
 800c434:	d0d5      	beq.n	800c3e2 <__swbuf_r+0x20>
 800c436:	f04f 37ff 	mov.w	r7, #4294967295
 800c43a:	e7f4      	b.n	800c426 <__swbuf_r+0x64>

0800c43c <__swsetup_r>:
 800c43c:	b538      	push	{r3, r4, r5, lr}
 800c43e:	4b2a      	ldr	r3, [pc, #168]	; (800c4e8 <__swsetup_r+0xac>)
 800c440:	4605      	mov	r5, r0
 800c442:	6818      	ldr	r0, [r3, #0]
 800c444:	460c      	mov	r4, r1
 800c446:	b118      	cbz	r0, 800c450 <__swsetup_r+0x14>
 800c448:	6a03      	ldr	r3, [r0, #32]
 800c44a:	b90b      	cbnz	r3, 800c450 <__swsetup_r+0x14>
 800c44c:	f7ff feb2 	bl	800c1b4 <__sinit>
 800c450:	89a3      	ldrh	r3, [r4, #12]
 800c452:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c456:	0718      	lsls	r0, r3, #28
 800c458:	d422      	bmi.n	800c4a0 <__swsetup_r+0x64>
 800c45a:	06d9      	lsls	r1, r3, #27
 800c45c:	d407      	bmi.n	800c46e <__swsetup_r+0x32>
 800c45e:	2309      	movs	r3, #9
 800c460:	602b      	str	r3, [r5, #0]
 800c462:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c466:	f04f 30ff 	mov.w	r0, #4294967295
 800c46a:	81a3      	strh	r3, [r4, #12]
 800c46c:	e034      	b.n	800c4d8 <__swsetup_r+0x9c>
 800c46e:	0758      	lsls	r0, r3, #29
 800c470:	d512      	bpl.n	800c498 <__swsetup_r+0x5c>
 800c472:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c474:	b141      	cbz	r1, 800c488 <__swsetup_r+0x4c>
 800c476:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c47a:	4299      	cmp	r1, r3
 800c47c:	d002      	beq.n	800c484 <__swsetup_r+0x48>
 800c47e:	4628      	mov	r0, r5
 800c480:	f000 ff26 	bl	800d2d0 <_free_r>
 800c484:	2300      	movs	r3, #0
 800c486:	6363      	str	r3, [r4, #52]	; 0x34
 800c488:	89a3      	ldrh	r3, [r4, #12]
 800c48a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c48e:	81a3      	strh	r3, [r4, #12]
 800c490:	2300      	movs	r3, #0
 800c492:	6063      	str	r3, [r4, #4]
 800c494:	6923      	ldr	r3, [r4, #16]
 800c496:	6023      	str	r3, [r4, #0]
 800c498:	89a3      	ldrh	r3, [r4, #12]
 800c49a:	f043 0308 	orr.w	r3, r3, #8
 800c49e:	81a3      	strh	r3, [r4, #12]
 800c4a0:	6923      	ldr	r3, [r4, #16]
 800c4a2:	b94b      	cbnz	r3, 800c4b8 <__swsetup_r+0x7c>
 800c4a4:	89a3      	ldrh	r3, [r4, #12]
 800c4a6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c4aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c4ae:	d003      	beq.n	800c4b8 <__swsetup_r+0x7c>
 800c4b0:	4621      	mov	r1, r4
 800c4b2:	4628      	mov	r0, r5
 800c4b4:	f002 feab 	bl	800f20e <__smakebuf_r>
 800c4b8:	89a0      	ldrh	r0, [r4, #12]
 800c4ba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c4be:	f010 0301 	ands.w	r3, r0, #1
 800c4c2:	d00a      	beq.n	800c4da <__swsetup_r+0x9e>
 800c4c4:	2300      	movs	r3, #0
 800c4c6:	60a3      	str	r3, [r4, #8]
 800c4c8:	6963      	ldr	r3, [r4, #20]
 800c4ca:	425b      	negs	r3, r3
 800c4cc:	61a3      	str	r3, [r4, #24]
 800c4ce:	6923      	ldr	r3, [r4, #16]
 800c4d0:	b943      	cbnz	r3, 800c4e4 <__swsetup_r+0xa8>
 800c4d2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c4d6:	d1c4      	bne.n	800c462 <__swsetup_r+0x26>
 800c4d8:	bd38      	pop	{r3, r4, r5, pc}
 800c4da:	0781      	lsls	r1, r0, #30
 800c4dc:	bf58      	it	pl
 800c4de:	6963      	ldrpl	r3, [r4, #20]
 800c4e0:	60a3      	str	r3, [r4, #8]
 800c4e2:	e7f4      	b.n	800c4ce <__swsetup_r+0x92>
 800c4e4:	2000      	movs	r0, #0
 800c4e6:	e7f7      	b.n	800c4d8 <__swsetup_r+0x9c>
 800c4e8:	20000140 	.word	0x20000140

0800c4ec <memset>:
 800c4ec:	4603      	mov	r3, r0
 800c4ee:	4402      	add	r2, r0
 800c4f0:	4293      	cmp	r3, r2
 800c4f2:	d100      	bne.n	800c4f6 <memset+0xa>
 800c4f4:	4770      	bx	lr
 800c4f6:	f803 1b01 	strb.w	r1, [r3], #1
 800c4fa:	e7f9      	b.n	800c4f0 <memset+0x4>

0800c4fc <_localeconv_r>:
 800c4fc:	4800      	ldr	r0, [pc, #0]	; (800c500 <_localeconv_r+0x4>)
 800c4fe:	4770      	bx	lr
 800c500:	20000234 	.word	0x20000234

0800c504 <_close_r>:
 800c504:	b538      	push	{r3, r4, r5, lr}
 800c506:	2300      	movs	r3, #0
 800c508:	4d05      	ldr	r5, [pc, #20]	; (800c520 <_close_r+0x1c>)
 800c50a:	4604      	mov	r4, r0
 800c50c:	4608      	mov	r0, r1
 800c50e:	602b      	str	r3, [r5, #0]
 800c510:	f003 fb5e 	bl	800fbd0 <_close>
 800c514:	1c43      	adds	r3, r0, #1
 800c516:	d102      	bne.n	800c51e <_close_r+0x1a>
 800c518:	682b      	ldr	r3, [r5, #0]
 800c51a:	b103      	cbz	r3, 800c51e <_close_r+0x1a>
 800c51c:	6023      	str	r3, [r4, #0]
 800c51e:	bd38      	pop	{r3, r4, r5, pc}
 800c520:	20007320 	.word	0x20007320

0800c524 <_lseek_r>:
 800c524:	b538      	push	{r3, r4, r5, lr}
 800c526:	4604      	mov	r4, r0
 800c528:	4608      	mov	r0, r1
 800c52a:	4611      	mov	r1, r2
 800c52c:	2200      	movs	r2, #0
 800c52e:	4d05      	ldr	r5, [pc, #20]	; (800c544 <_lseek_r+0x20>)
 800c530:	602a      	str	r2, [r5, #0]
 800c532:	461a      	mov	r2, r3
 800c534:	f003 fb74 	bl	800fc20 <_lseek>
 800c538:	1c43      	adds	r3, r0, #1
 800c53a:	d102      	bne.n	800c542 <_lseek_r+0x1e>
 800c53c:	682b      	ldr	r3, [r5, #0]
 800c53e:	b103      	cbz	r3, 800c542 <_lseek_r+0x1e>
 800c540:	6023      	str	r3, [r4, #0]
 800c542:	bd38      	pop	{r3, r4, r5, pc}
 800c544:	20007320 	.word	0x20007320

0800c548 <_read_r>:
 800c548:	b538      	push	{r3, r4, r5, lr}
 800c54a:	4604      	mov	r4, r0
 800c54c:	4608      	mov	r0, r1
 800c54e:	4611      	mov	r1, r2
 800c550:	2200      	movs	r2, #0
 800c552:	4d05      	ldr	r5, [pc, #20]	; (800c568 <_read_r+0x20>)
 800c554:	602a      	str	r2, [r5, #0]
 800c556:	461a      	mov	r2, r3
 800c558:	f003 fb6a 	bl	800fc30 <_read>
 800c55c:	1c43      	adds	r3, r0, #1
 800c55e:	d102      	bne.n	800c566 <_read_r+0x1e>
 800c560:	682b      	ldr	r3, [r5, #0]
 800c562:	b103      	cbz	r3, 800c566 <_read_r+0x1e>
 800c564:	6023      	str	r3, [r4, #0]
 800c566:	bd38      	pop	{r3, r4, r5, pc}
 800c568:	20007320 	.word	0x20007320

0800c56c <_write_r>:
 800c56c:	b538      	push	{r3, r4, r5, lr}
 800c56e:	4604      	mov	r4, r0
 800c570:	4608      	mov	r0, r1
 800c572:	4611      	mov	r1, r2
 800c574:	2200      	movs	r2, #0
 800c576:	4d05      	ldr	r5, [pc, #20]	; (800c58c <_write_r+0x20>)
 800c578:	602a      	str	r2, [r5, #0]
 800c57a:	461a      	mov	r2, r3
 800c57c:	f7f7 fefe 	bl	800437c <_write>
 800c580:	1c43      	adds	r3, r0, #1
 800c582:	d102      	bne.n	800c58a <_write_r+0x1e>
 800c584:	682b      	ldr	r3, [r5, #0]
 800c586:	b103      	cbz	r3, 800c58a <_write_r+0x1e>
 800c588:	6023      	str	r3, [r4, #0]
 800c58a:	bd38      	pop	{r3, r4, r5, pc}
 800c58c:	20007320 	.word	0x20007320

0800c590 <__errno>:
 800c590:	4b01      	ldr	r3, [pc, #4]	; (800c598 <__errno+0x8>)
 800c592:	6818      	ldr	r0, [r3, #0]
 800c594:	4770      	bx	lr
 800c596:	bf00      	nop
 800c598:	20000140 	.word	0x20000140

0800c59c <__retarget_lock_init_recursive>:
 800c59c:	4770      	bx	lr

0800c59e <__retarget_lock_acquire_recursive>:
 800c59e:	4770      	bx	lr

0800c5a0 <__retarget_lock_release_recursive>:
 800c5a0:	4770      	bx	lr

0800c5a2 <strcpy>:
 800c5a2:	4603      	mov	r3, r0
 800c5a4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c5a8:	f803 2b01 	strb.w	r2, [r3], #1
 800c5ac:	2a00      	cmp	r2, #0
 800c5ae:	d1f9      	bne.n	800c5a4 <strcpy+0x2>
 800c5b0:	4770      	bx	lr

0800c5b2 <memchr>:
 800c5b2:	4603      	mov	r3, r0
 800c5b4:	b510      	push	{r4, lr}
 800c5b6:	b2c9      	uxtb	r1, r1
 800c5b8:	4402      	add	r2, r0
 800c5ba:	4293      	cmp	r3, r2
 800c5bc:	4618      	mov	r0, r3
 800c5be:	d101      	bne.n	800c5c4 <memchr+0x12>
 800c5c0:	2000      	movs	r0, #0
 800c5c2:	e003      	b.n	800c5cc <memchr+0x1a>
 800c5c4:	7804      	ldrb	r4, [r0, #0]
 800c5c6:	3301      	adds	r3, #1
 800c5c8:	428c      	cmp	r4, r1
 800c5ca:	d1f6      	bne.n	800c5ba <memchr+0x8>
 800c5cc:	bd10      	pop	{r4, pc}

0800c5ce <memcpy>:
 800c5ce:	440a      	add	r2, r1
 800c5d0:	4291      	cmp	r1, r2
 800c5d2:	f100 33ff 	add.w	r3, r0, #4294967295
 800c5d6:	d100      	bne.n	800c5da <memcpy+0xc>
 800c5d8:	4770      	bx	lr
 800c5da:	b510      	push	{r4, lr}
 800c5dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c5e0:	4291      	cmp	r1, r2
 800c5e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c5e6:	d1f9      	bne.n	800c5dc <memcpy+0xe>
 800c5e8:	bd10      	pop	{r4, pc}
	...

0800c5ec <nanf>:
 800c5ec:	4800      	ldr	r0, [pc, #0]	; (800c5f0 <nanf+0x4>)
 800c5ee:	4770      	bx	lr
 800c5f0:	7fc00000 	.word	0x7fc00000

0800c5f4 <quorem>:
 800c5f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5f8:	6903      	ldr	r3, [r0, #16]
 800c5fa:	690c      	ldr	r4, [r1, #16]
 800c5fc:	4607      	mov	r7, r0
 800c5fe:	42a3      	cmp	r3, r4
 800c600:	db7f      	blt.n	800c702 <quorem+0x10e>
 800c602:	3c01      	subs	r4, #1
 800c604:	f100 0514 	add.w	r5, r0, #20
 800c608:	f101 0814 	add.w	r8, r1, #20
 800c60c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c610:	9301      	str	r3, [sp, #4]
 800c612:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c616:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c61a:	3301      	adds	r3, #1
 800c61c:	429a      	cmp	r2, r3
 800c61e:	fbb2 f6f3 	udiv	r6, r2, r3
 800c622:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c626:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c62a:	d331      	bcc.n	800c690 <quorem+0x9c>
 800c62c:	f04f 0e00 	mov.w	lr, #0
 800c630:	4640      	mov	r0, r8
 800c632:	46ac      	mov	ip, r5
 800c634:	46f2      	mov	sl, lr
 800c636:	f850 2b04 	ldr.w	r2, [r0], #4
 800c63a:	b293      	uxth	r3, r2
 800c63c:	fb06 e303 	mla	r3, r6, r3, lr
 800c640:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c644:	0c1a      	lsrs	r2, r3, #16
 800c646:	b29b      	uxth	r3, r3
 800c648:	fb06 220e 	mla	r2, r6, lr, r2
 800c64c:	ebaa 0303 	sub.w	r3, sl, r3
 800c650:	f8dc a000 	ldr.w	sl, [ip]
 800c654:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c658:	fa1f fa8a 	uxth.w	sl, sl
 800c65c:	4453      	add	r3, sl
 800c65e:	f8dc a000 	ldr.w	sl, [ip]
 800c662:	b292      	uxth	r2, r2
 800c664:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c668:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c66c:	b29b      	uxth	r3, r3
 800c66e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c672:	4581      	cmp	r9, r0
 800c674:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c678:	f84c 3b04 	str.w	r3, [ip], #4
 800c67c:	d2db      	bcs.n	800c636 <quorem+0x42>
 800c67e:	f855 300b 	ldr.w	r3, [r5, fp]
 800c682:	b92b      	cbnz	r3, 800c690 <quorem+0x9c>
 800c684:	9b01      	ldr	r3, [sp, #4]
 800c686:	3b04      	subs	r3, #4
 800c688:	429d      	cmp	r5, r3
 800c68a:	461a      	mov	r2, r3
 800c68c:	d32d      	bcc.n	800c6ea <quorem+0xf6>
 800c68e:	613c      	str	r4, [r7, #16]
 800c690:	4638      	mov	r0, r7
 800c692:	f001 f9dd 	bl	800da50 <__mcmp>
 800c696:	2800      	cmp	r0, #0
 800c698:	db23      	blt.n	800c6e2 <quorem+0xee>
 800c69a:	4629      	mov	r1, r5
 800c69c:	2000      	movs	r0, #0
 800c69e:	3601      	adds	r6, #1
 800c6a0:	f858 2b04 	ldr.w	r2, [r8], #4
 800c6a4:	f8d1 c000 	ldr.w	ip, [r1]
 800c6a8:	b293      	uxth	r3, r2
 800c6aa:	1ac3      	subs	r3, r0, r3
 800c6ac:	0c12      	lsrs	r2, r2, #16
 800c6ae:	fa1f f08c 	uxth.w	r0, ip
 800c6b2:	4403      	add	r3, r0
 800c6b4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800c6b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c6bc:	b29b      	uxth	r3, r3
 800c6be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c6c2:	45c1      	cmp	r9, r8
 800c6c4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c6c8:	f841 3b04 	str.w	r3, [r1], #4
 800c6cc:	d2e8      	bcs.n	800c6a0 <quorem+0xac>
 800c6ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c6d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c6d6:	b922      	cbnz	r2, 800c6e2 <quorem+0xee>
 800c6d8:	3b04      	subs	r3, #4
 800c6da:	429d      	cmp	r5, r3
 800c6dc:	461a      	mov	r2, r3
 800c6de:	d30a      	bcc.n	800c6f6 <quorem+0x102>
 800c6e0:	613c      	str	r4, [r7, #16]
 800c6e2:	4630      	mov	r0, r6
 800c6e4:	b003      	add	sp, #12
 800c6e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6ea:	6812      	ldr	r2, [r2, #0]
 800c6ec:	3b04      	subs	r3, #4
 800c6ee:	2a00      	cmp	r2, #0
 800c6f0:	d1cd      	bne.n	800c68e <quorem+0x9a>
 800c6f2:	3c01      	subs	r4, #1
 800c6f4:	e7c8      	b.n	800c688 <quorem+0x94>
 800c6f6:	6812      	ldr	r2, [r2, #0]
 800c6f8:	3b04      	subs	r3, #4
 800c6fa:	2a00      	cmp	r2, #0
 800c6fc:	d1f0      	bne.n	800c6e0 <quorem+0xec>
 800c6fe:	3c01      	subs	r4, #1
 800c700:	e7eb      	b.n	800c6da <quorem+0xe6>
 800c702:	2000      	movs	r0, #0
 800c704:	e7ee      	b.n	800c6e4 <quorem+0xf0>
	...

0800c708 <_dtoa_r>:
 800c708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c70c:	4616      	mov	r6, r2
 800c70e:	461f      	mov	r7, r3
 800c710:	69c4      	ldr	r4, [r0, #28]
 800c712:	b099      	sub	sp, #100	; 0x64
 800c714:	4605      	mov	r5, r0
 800c716:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800c71a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800c71e:	b974      	cbnz	r4, 800c73e <_dtoa_r+0x36>
 800c720:	2010      	movs	r0, #16
 800c722:	f000 fe1d 	bl	800d360 <malloc>
 800c726:	4602      	mov	r2, r0
 800c728:	61e8      	str	r0, [r5, #28]
 800c72a:	b920      	cbnz	r0, 800c736 <_dtoa_r+0x2e>
 800c72c:	21ef      	movs	r1, #239	; 0xef
 800c72e:	4bac      	ldr	r3, [pc, #688]	; (800c9e0 <_dtoa_r+0x2d8>)
 800c730:	48ac      	ldr	r0, [pc, #688]	; (800c9e4 <_dtoa_r+0x2dc>)
 800c732:	f002 fe0d 	bl	800f350 <__assert_func>
 800c736:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c73a:	6004      	str	r4, [r0, #0]
 800c73c:	60c4      	str	r4, [r0, #12]
 800c73e:	69eb      	ldr	r3, [r5, #28]
 800c740:	6819      	ldr	r1, [r3, #0]
 800c742:	b151      	cbz	r1, 800c75a <_dtoa_r+0x52>
 800c744:	685a      	ldr	r2, [r3, #4]
 800c746:	2301      	movs	r3, #1
 800c748:	4093      	lsls	r3, r2
 800c74a:	604a      	str	r2, [r1, #4]
 800c74c:	608b      	str	r3, [r1, #8]
 800c74e:	4628      	mov	r0, r5
 800c750:	f000 fefa 	bl	800d548 <_Bfree>
 800c754:	2200      	movs	r2, #0
 800c756:	69eb      	ldr	r3, [r5, #28]
 800c758:	601a      	str	r2, [r3, #0]
 800c75a:	1e3b      	subs	r3, r7, #0
 800c75c:	bfaf      	iteee	ge
 800c75e:	2300      	movge	r3, #0
 800c760:	2201      	movlt	r2, #1
 800c762:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c766:	9305      	strlt	r3, [sp, #20]
 800c768:	bfa8      	it	ge
 800c76a:	f8c8 3000 	strge.w	r3, [r8]
 800c76e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800c772:	4b9d      	ldr	r3, [pc, #628]	; (800c9e8 <_dtoa_r+0x2e0>)
 800c774:	bfb8      	it	lt
 800c776:	f8c8 2000 	strlt.w	r2, [r8]
 800c77a:	ea33 0309 	bics.w	r3, r3, r9
 800c77e:	d119      	bne.n	800c7b4 <_dtoa_r+0xac>
 800c780:	f242 730f 	movw	r3, #9999	; 0x270f
 800c784:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c786:	6013      	str	r3, [r2, #0]
 800c788:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c78c:	4333      	orrs	r3, r6
 800c78e:	f000 8589 	beq.w	800d2a4 <_dtoa_r+0xb9c>
 800c792:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c794:	b953      	cbnz	r3, 800c7ac <_dtoa_r+0xa4>
 800c796:	4b95      	ldr	r3, [pc, #596]	; (800c9ec <_dtoa_r+0x2e4>)
 800c798:	e023      	b.n	800c7e2 <_dtoa_r+0xda>
 800c79a:	4b95      	ldr	r3, [pc, #596]	; (800c9f0 <_dtoa_r+0x2e8>)
 800c79c:	9303      	str	r3, [sp, #12]
 800c79e:	3308      	adds	r3, #8
 800c7a0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c7a2:	6013      	str	r3, [r2, #0]
 800c7a4:	9803      	ldr	r0, [sp, #12]
 800c7a6:	b019      	add	sp, #100	; 0x64
 800c7a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7ac:	4b8f      	ldr	r3, [pc, #572]	; (800c9ec <_dtoa_r+0x2e4>)
 800c7ae:	9303      	str	r3, [sp, #12]
 800c7b0:	3303      	adds	r3, #3
 800c7b2:	e7f5      	b.n	800c7a0 <_dtoa_r+0x98>
 800c7b4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800c7b8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800c7bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c7c0:	2200      	movs	r2, #0
 800c7c2:	2300      	movs	r3, #0
 800c7c4:	f7f4 f960 	bl	8000a88 <__aeabi_dcmpeq>
 800c7c8:	4680      	mov	r8, r0
 800c7ca:	b160      	cbz	r0, 800c7e6 <_dtoa_r+0xde>
 800c7cc:	2301      	movs	r3, #1
 800c7ce:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c7d0:	6013      	str	r3, [r2, #0]
 800c7d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	f000 8562 	beq.w	800d29e <_dtoa_r+0xb96>
 800c7da:	4b86      	ldr	r3, [pc, #536]	; (800c9f4 <_dtoa_r+0x2ec>)
 800c7dc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c7de:	6013      	str	r3, [r2, #0]
 800c7e0:	3b01      	subs	r3, #1
 800c7e2:	9303      	str	r3, [sp, #12]
 800c7e4:	e7de      	b.n	800c7a4 <_dtoa_r+0x9c>
 800c7e6:	ab16      	add	r3, sp, #88	; 0x58
 800c7e8:	9301      	str	r3, [sp, #4]
 800c7ea:	ab17      	add	r3, sp, #92	; 0x5c
 800c7ec:	9300      	str	r3, [sp, #0]
 800c7ee:	4628      	mov	r0, r5
 800c7f0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c7f4:	f001 fa3c 	bl	800dc70 <__d2b>
 800c7f8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800c7fc:	4682      	mov	sl, r0
 800c7fe:	2c00      	cmp	r4, #0
 800c800:	d07e      	beq.n	800c900 <_dtoa_r+0x1f8>
 800c802:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c806:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c808:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800c80c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c810:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c814:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c818:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800c81c:	4619      	mov	r1, r3
 800c81e:	2200      	movs	r2, #0
 800c820:	4b75      	ldr	r3, [pc, #468]	; (800c9f8 <_dtoa_r+0x2f0>)
 800c822:	f7f3 fd11 	bl	8000248 <__aeabi_dsub>
 800c826:	a368      	add	r3, pc, #416	; (adr r3, 800c9c8 <_dtoa_r+0x2c0>)
 800c828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c82c:	f7f3 fec4 	bl	80005b8 <__aeabi_dmul>
 800c830:	a367      	add	r3, pc, #412	; (adr r3, 800c9d0 <_dtoa_r+0x2c8>)
 800c832:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c836:	f7f3 fd09 	bl	800024c <__adddf3>
 800c83a:	4606      	mov	r6, r0
 800c83c:	4620      	mov	r0, r4
 800c83e:	460f      	mov	r7, r1
 800c840:	f7f3 fe50 	bl	80004e4 <__aeabi_i2d>
 800c844:	a364      	add	r3, pc, #400	; (adr r3, 800c9d8 <_dtoa_r+0x2d0>)
 800c846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c84a:	f7f3 feb5 	bl	80005b8 <__aeabi_dmul>
 800c84e:	4602      	mov	r2, r0
 800c850:	460b      	mov	r3, r1
 800c852:	4630      	mov	r0, r6
 800c854:	4639      	mov	r1, r7
 800c856:	f7f3 fcf9 	bl	800024c <__adddf3>
 800c85a:	4606      	mov	r6, r0
 800c85c:	460f      	mov	r7, r1
 800c85e:	f7f4 f95b 	bl	8000b18 <__aeabi_d2iz>
 800c862:	2200      	movs	r2, #0
 800c864:	4683      	mov	fp, r0
 800c866:	2300      	movs	r3, #0
 800c868:	4630      	mov	r0, r6
 800c86a:	4639      	mov	r1, r7
 800c86c:	f7f4 f916 	bl	8000a9c <__aeabi_dcmplt>
 800c870:	b148      	cbz	r0, 800c886 <_dtoa_r+0x17e>
 800c872:	4658      	mov	r0, fp
 800c874:	f7f3 fe36 	bl	80004e4 <__aeabi_i2d>
 800c878:	4632      	mov	r2, r6
 800c87a:	463b      	mov	r3, r7
 800c87c:	f7f4 f904 	bl	8000a88 <__aeabi_dcmpeq>
 800c880:	b908      	cbnz	r0, 800c886 <_dtoa_r+0x17e>
 800c882:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c886:	f1bb 0f16 	cmp.w	fp, #22
 800c88a:	d857      	bhi.n	800c93c <_dtoa_r+0x234>
 800c88c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c890:	4b5a      	ldr	r3, [pc, #360]	; (800c9fc <_dtoa_r+0x2f4>)
 800c892:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c89a:	f7f4 f8ff 	bl	8000a9c <__aeabi_dcmplt>
 800c89e:	2800      	cmp	r0, #0
 800c8a0:	d04e      	beq.n	800c940 <_dtoa_r+0x238>
 800c8a2:	2300      	movs	r3, #0
 800c8a4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c8a8:	930f      	str	r3, [sp, #60]	; 0x3c
 800c8aa:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c8ac:	1b1b      	subs	r3, r3, r4
 800c8ae:	1e5a      	subs	r2, r3, #1
 800c8b0:	bf46      	itte	mi
 800c8b2:	f1c3 0901 	rsbmi	r9, r3, #1
 800c8b6:	2300      	movmi	r3, #0
 800c8b8:	f04f 0900 	movpl.w	r9, #0
 800c8bc:	9209      	str	r2, [sp, #36]	; 0x24
 800c8be:	bf48      	it	mi
 800c8c0:	9309      	strmi	r3, [sp, #36]	; 0x24
 800c8c2:	f1bb 0f00 	cmp.w	fp, #0
 800c8c6:	db3d      	blt.n	800c944 <_dtoa_r+0x23c>
 800c8c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8ca:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800c8ce:	445b      	add	r3, fp
 800c8d0:	9309      	str	r3, [sp, #36]	; 0x24
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	930a      	str	r3, [sp, #40]	; 0x28
 800c8d6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c8d8:	2b09      	cmp	r3, #9
 800c8da:	d867      	bhi.n	800c9ac <_dtoa_r+0x2a4>
 800c8dc:	2b05      	cmp	r3, #5
 800c8de:	bfc4      	itt	gt
 800c8e0:	3b04      	subgt	r3, #4
 800c8e2:	9322      	strgt	r3, [sp, #136]	; 0x88
 800c8e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c8e6:	bfc8      	it	gt
 800c8e8:	2400      	movgt	r4, #0
 800c8ea:	f1a3 0302 	sub.w	r3, r3, #2
 800c8ee:	bfd8      	it	le
 800c8f0:	2401      	movle	r4, #1
 800c8f2:	2b03      	cmp	r3, #3
 800c8f4:	f200 8086 	bhi.w	800ca04 <_dtoa_r+0x2fc>
 800c8f8:	e8df f003 	tbb	[pc, r3]
 800c8fc:	5637392c 	.word	0x5637392c
 800c900:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800c904:	441c      	add	r4, r3
 800c906:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800c90a:	2b20      	cmp	r3, #32
 800c90c:	bfc1      	itttt	gt
 800c90e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c912:	fa09 f903 	lslgt.w	r9, r9, r3
 800c916:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 800c91a:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c91e:	bfd6      	itet	le
 800c920:	f1c3 0320 	rsble	r3, r3, #32
 800c924:	ea49 0003 	orrgt.w	r0, r9, r3
 800c928:	fa06 f003 	lslle.w	r0, r6, r3
 800c92c:	f7f3 fdca 	bl	80004c4 <__aeabi_ui2d>
 800c930:	2201      	movs	r2, #1
 800c932:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c936:	3c01      	subs	r4, #1
 800c938:	9213      	str	r2, [sp, #76]	; 0x4c
 800c93a:	e76f      	b.n	800c81c <_dtoa_r+0x114>
 800c93c:	2301      	movs	r3, #1
 800c93e:	e7b3      	b.n	800c8a8 <_dtoa_r+0x1a0>
 800c940:	900f      	str	r0, [sp, #60]	; 0x3c
 800c942:	e7b2      	b.n	800c8aa <_dtoa_r+0x1a2>
 800c944:	f1cb 0300 	rsb	r3, fp, #0
 800c948:	930a      	str	r3, [sp, #40]	; 0x28
 800c94a:	2300      	movs	r3, #0
 800c94c:	eba9 090b 	sub.w	r9, r9, fp
 800c950:	930e      	str	r3, [sp, #56]	; 0x38
 800c952:	e7c0      	b.n	800c8d6 <_dtoa_r+0x1ce>
 800c954:	2300      	movs	r3, #0
 800c956:	930b      	str	r3, [sp, #44]	; 0x2c
 800c958:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	dc55      	bgt.n	800ca0a <_dtoa_r+0x302>
 800c95e:	2301      	movs	r3, #1
 800c960:	461a      	mov	r2, r3
 800c962:	9306      	str	r3, [sp, #24]
 800c964:	9308      	str	r3, [sp, #32]
 800c966:	9223      	str	r2, [sp, #140]	; 0x8c
 800c968:	e00b      	b.n	800c982 <_dtoa_r+0x27a>
 800c96a:	2301      	movs	r3, #1
 800c96c:	e7f3      	b.n	800c956 <_dtoa_r+0x24e>
 800c96e:	2300      	movs	r3, #0
 800c970:	930b      	str	r3, [sp, #44]	; 0x2c
 800c972:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c974:	445b      	add	r3, fp
 800c976:	9306      	str	r3, [sp, #24]
 800c978:	3301      	adds	r3, #1
 800c97a:	2b01      	cmp	r3, #1
 800c97c:	9308      	str	r3, [sp, #32]
 800c97e:	bfb8      	it	lt
 800c980:	2301      	movlt	r3, #1
 800c982:	2100      	movs	r1, #0
 800c984:	2204      	movs	r2, #4
 800c986:	69e8      	ldr	r0, [r5, #28]
 800c988:	f102 0614 	add.w	r6, r2, #20
 800c98c:	429e      	cmp	r6, r3
 800c98e:	d940      	bls.n	800ca12 <_dtoa_r+0x30a>
 800c990:	6041      	str	r1, [r0, #4]
 800c992:	4628      	mov	r0, r5
 800c994:	f000 fd98 	bl	800d4c8 <_Balloc>
 800c998:	9003      	str	r0, [sp, #12]
 800c99a:	2800      	cmp	r0, #0
 800c99c:	d13c      	bne.n	800ca18 <_dtoa_r+0x310>
 800c99e:	4602      	mov	r2, r0
 800c9a0:	f240 11af 	movw	r1, #431	; 0x1af
 800c9a4:	4b16      	ldr	r3, [pc, #88]	; (800ca00 <_dtoa_r+0x2f8>)
 800c9a6:	e6c3      	b.n	800c730 <_dtoa_r+0x28>
 800c9a8:	2301      	movs	r3, #1
 800c9aa:	e7e1      	b.n	800c970 <_dtoa_r+0x268>
 800c9ac:	2401      	movs	r4, #1
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	940b      	str	r4, [sp, #44]	; 0x2c
 800c9b2:	9322      	str	r3, [sp, #136]	; 0x88
 800c9b4:	f04f 33ff 	mov.w	r3, #4294967295
 800c9b8:	2200      	movs	r2, #0
 800c9ba:	9306      	str	r3, [sp, #24]
 800c9bc:	9308      	str	r3, [sp, #32]
 800c9be:	2312      	movs	r3, #18
 800c9c0:	e7d1      	b.n	800c966 <_dtoa_r+0x25e>
 800c9c2:	bf00      	nop
 800c9c4:	f3af 8000 	nop.w
 800c9c8:	636f4361 	.word	0x636f4361
 800c9cc:	3fd287a7 	.word	0x3fd287a7
 800c9d0:	8b60c8b3 	.word	0x8b60c8b3
 800c9d4:	3fc68a28 	.word	0x3fc68a28
 800c9d8:	509f79fb 	.word	0x509f79fb
 800c9dc:	3fd34413 	.word	0x3fd34413
 800c9e0:	0803c814 	.word	0x0803c814
 800c9e4:	0803c82b 	.word	0x0803c82b
 800c9e8:	7ff00000 	.word	0x7ff00000
 800c9ec:	0803c810 	.word	0x0803c810
 800c9f0:	0803c807 	.word	0x0803c807
 800c9f4:	0803b8f6 	.word	0x0803b8f6
 800c9f8:	3ff80000 	.word	0x3ff80000
 800c9fc:	0803c918 	.word	0x0803c918
 800ca00:	0803c883 	.word	0x0803c883
 800ca04:	2301      	movs	r3, #1
 800ca06:	930b      	str	r3, [sp, #44]	; 0x2c
 800ca08:	e7d4      	b.n	800c9b4 <_dtoa_r+0x2ac>
 800ca0a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ca0c:	9306      	str	r3, [sp, #24]
 800ca0e:	9308      	str	r3, [sp, #32]
 800ca10:	e7b7      	b.n	800c982 <_dtoa_r+0x27a>
 800ca12:	3101      	adds	r1, #1
 800ca14:	0052      	lsls	r2, r2, #1
 800ca16:	e7b7      	b.n	800c988 <_dtoa_r+0x280>
 800ca18:	69eb      	ldr	r3, [r5, #28]
 800ca1a:	9a03      	ldr	r2, [sp, #12]
 800ca1c:	601a      	str	r2, [r3, #0]
 800ca1e:	9b08      	ldr	r3, [sp, #32]
 800ca20:	2b0e      	cmp	r3, #14
 800ca22:	f200 80a8 	bhi.w	800cb76 <_dtoa_r+0x46e>
 800ca26:	2c00      	cmp	r4, #0
 800ca28:	f000 80a5 	beq.w	800cb76 <_dtoa_r+0x46e>
 800ca2c:	f1bb 0f00 	cmp.w	fp, #0
 800ca30:	dd34      	ble.n	800ca9c <_dtoa_r+0x394>
 800ca32:	4b9a      	ldr	r3, [pc, #616]	; (800cc9c <_dtoa_r+0x594>)
 800ca34:	f00b 020f 	and.w	r2, fp, #15
 800ca38:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ca3c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800ca40:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ca44:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800ca48:	ea4f 142b 	mov.w	r4, fp, asr #4
 800ca4c:	d016      	beq.n	800ca7c <_dtoa_r+0x374>
 800ca4e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ca52:	4b93      	ldr	r3, [pc, #588]	; (800cca0 <_dtoa_r+0x598>)
 800ca54:	2703      	movs	r7, #3
 800ca56:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ca5a:	f7f3 fed7 	bl	800080c <__aeabi_ddiv>
 800ca5e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ca62:	f004 040f 	and.w	r4, r4, #15
 800ca66:	4e8e      	ldr	r6, [pc, #568]	; (800cca0 <_dtoa_r+0x598>)
 800ca68:	b954      	cbnz	r4, 800ca80 <_dtoa_r+0x378>
 800ca6a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ca6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca72:	f7f3 fecb 	bl	800080c <__aeabi_ddiv>
 800ca76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ca7a:	e029      	b.n	800cad0 <_dtoa_r+0x3c8>
 800ca7c:	2702      	movs	r7, #2
 800ca7e:	e7f2      	b.n	800ca66 <_dtoa_r+0x35e>
 800ca80:	07e1      	lsls	r1, r4, #31
 800ca82:	d508      	bpl.n	800ca96 <_dtoa_r+0x38e>
 800ca84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ca88:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ca8c:	f7f3 fd94 	bl	80005b8 <__aeabi_dmul>
 800ca90:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ca94:	3701      	adds	r7, #1
 800ca96:	1064      	asrs	r4, r4, #1
 800ca98:	3608      	adds	r6, #8
 800ca9a:	e7e5      	b.n	800ca68 <_dtoa_r+0x360>
 800ca9c:	f000 80a5 	beq.w	800cbea <_dtoa_r+0x4e2>
 800caa0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800caa4:	f1cb 0400 	rsb	r4, fp, #0
 800caa8:	4b7c      	ldr	r3, [pc, #496]	; (800cc9c <_dtoa_r+0x594>)
 800caaa:	f004 020f 	and.w	r2, r4, #15
 800caae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cab6:	f7f3 fd7f 	bl	80005b8 <__aeabi_dmul>
 800caba:	2702      	movs	r7, #2
 800cabc:	2300      	movs	r3, #0
 800cabe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cac2:	4e77      	ldr	r6, [pc, #476]	; (800cca0 <_dtoa_r+0x598>)
 800cac4:	1124      	asrs	r4, r4, #4
 800cac6:	2c00      	cmp	r4, #0
 800cac8:	f040 8084 	bne.w	800cbd4 <_dtoa_r+0x4cc>
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d1d2      	bne.n	800ca76 <_dtoa_r+0x36e>
 800cad0:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800cad4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800cad8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cada:	2b00      	cmp	r3, #0
 800cadc:	f000 8087 	beq.w	800cbee <_dtoa_r+0x4e6>
 800cae0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cae4:	2200      	movs	r2, #0
 800cae6:	4b6f      	ldr	r3, [pc, #444]	; (800cca4 <_dtoa_r+0x59c>)
 800cae8:	f7f3 ffd8 	bl	8000a9c <__aeabi_dcmplt>
 800caec:	2800      	cmp	r0, #0
 800caee:	d07e      	beq.n	800cbee <_dtoa_r+0x4e6>
 800caf0:	9b08      	ldr	r3, [sp, #32]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d07b      	beq.n	800cbee <_dtoa_r+0x4e6>
 800caf6:	9b06      	ldr	r3, [sp, #24]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	dd38      	ble.n	800cb6e <_dtoa_r+0x466>
 800cafc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cb00:	2200      	movs	r2, #0
 800cb02:	4b69      	ldr	r3, [pc, #420]	; (800cca8 <_dtoa_r+0x5a0>)
 800cb04:	f7f3 fd58 	bl	80005b8 <__aeabi_dmul>
 800cb08:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cb0c:	9c06      	ldr	r4, [sp, #24]
 800cb0e:	f10b 38ff 	add.w	r8, fp, #4294967295
 800cb12:	3701      	adds	r7, #1
 800cb14:	4638      	mov	r0, r7
 800cb16:	f7f3 fce5 	bl	80004e4 <__aeabi_i2d>
 800cb1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb1e:	f7f3 fd4b 	bl	80005b8 <__aeabi_dmul>
 800cb22:	2200      	movs	r2, #0
 800cb24:	4b61      	ldr	r3, [pc, #388]	; (800ccac <_dtoa_r+0x5a4>)
 800cb26:	f7f3 fb91 	bl	800024c <__adddf3>
 800cb2a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800cb2e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800cb32:	9611      	str	r6, [sp, #68]	; 0x44
 800cb34:	2c00      	cmp	r4, #0
 800cb36:	d15d      	bne.n	800cbf4 <_dtoa_r+0x4ec>
 800cb38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb3c:	2200      	movs	r2, #0
 800cb3e:	4b5c      	ldr	r3, [pc, #368]	; (800ccb0 <_dtoa_r+0x5a8>)
 800cb40:	f7f3 fb82 	bl	8000248 <__aeabi_dsub>
 800cb44:	4602      	mov	r2, r0
 800cb46:	460b      	mov	r3, r1
 800cb48:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cb4c:	4633      	mov	r3, r6
 800cb4e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cb50:	f7f3 ffc2 	bl	8000ad8 <__aeabi_dcmpgt>
 800cb54:	2800      	cmp	r0, #0
 800cb56:	f040 8295 	bne.w	800d084 <_dtoa_r+0x97c>
 800cb5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb5e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cb60:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800cb64:	f7f3 ff9a 	bl	8000a9c <__aeabi_dcmplt>
 800cb68:	2800      	cmp	r0, #0
 800cb6a:	f040 8289 	bne.w	800d080 <_dtoa_r+0x978>
 800cb6e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800cb72:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800cb76:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	f2c0 8151 	blt.w	800ce20 <_dtoa_r+0x718>
 800cb7e:	f1bb 0f0e 	cmp.w	fp, #14
 800cb82:	f300 814d 	bgt.w	800ce20 <_dtoa_r+0x718>
 800cb86:	4b45      	ldr	r3, [pc, #276]	; (800cc9c <_dtoa_r+0x594>)
 800cb88:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800cb8c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800cb90:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800cb94:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	f280 80da 	bge.w	800cd50 <_dtoa_r+0x648>
 800cb9c:	9b08      	ldr	r3, [sp, #32]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	f300 80d6 	bgt.w	800cd50 <_dtoa_r+0x648>
 800cba4:	f040 826b 	bne.w	800d07e <_dtoa_r+0x976>
 800cba8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cbac:	2200      	movs	r2, #0
 800cbae:	4b40      	ldr	r3, [pc, #256]	; (800ccb0 <_dtoa_r+0x5a8>)
 800cbb0:	f7f3 fd02 	bl	80005b8 <__aeabi_dmul>
 800cbb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cbb8:	f7f3 ff84 	bl	8000ac4 <__aeabi_dcmpge>
 800cbbc:	9c08      	ldr	r4, [sp, #32]
 800cbbe:	4626      	mov	r6, r4
 800cbc0:	2800      	cmp	r0, #0
 800cbc2:	f040 8241 	bne.w	800d048 <_dtoa_r+0x940>
 800cbc6:	2331      	movs	r3, #49	; 0x31
 800cbc8:	9f03      	ldr	r7, [sp, #12]
 800cbca:	f10b 0b01 	add.w	fp, fp, #1
 800cbce:	f807 3b01 	strb.w	r3, [r7], #1
 800cbd2:	e23d      	b.n	800d050 <_dtoa_r+0x948>
 800cbd4:	07e2      	lsls	r2, r4, #31
 800cbd6:	d505      	bpl.n	800cbe4 <_dtoa_r+0x4dc>
 800cbd8:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cbdc:	f7f3 fcec 	bl	80005b8 <__aeabi_dmul>
 800cbe0:	2301      	movs	r3, #1
 800cbe2:	3701      	adds	r7, #1
 800cbe4:	1064      	asrs	r4, r4, #1
 800cbe6:	3608      	adds	r6, #8
 800cbe8:	e76d      	b.n	800cac6 <_dtoa_r+0x3be>
 800cbea:	2702      	movs	r7, #2
 800cbec:	e770      	b.n	800cad0 <_dtoa_r+0x3c8>
 800cbee:	46d8      	mov	r8, fp
 800cbf0:	9c08      	ldr	r4, [sp, #32]
 800cbf2:	e78f      	b.n	800cb14 <_dtoa_r+0x40c>
 800cbf4:	9903      	ldr	r1, [sp, #12]
 800cbf6:	4b29      	ldr	r3, [pc, #164]	; (800cc9c <_dtoa_r+0x594>)
 800cbf8:	4421      	add	r1, r4
 800cbfa:	9112      	str	r1, [sp, #72]	; 0x48
 800cbfc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cbfe:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cc02:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800cc06:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cc0a:	2900      	cmp	r1, #0
 800cc0c:	d054      	beq.n	800ccb8 <_dtoa_r+0x5b0>
 800cc0e:	2000      	movs	r0, #0
 800cc10:	4928      	ldr	r1, [pc, #160]	; (800ccb4 <_dtoa_r+0x5ac>)
 800cc12:	f7f3 fdfb 	bl	800080c <__aeabi_ddiv>
 800cc16:	463b      	mov	r3, r7
 800cc18:	4632      	mov	r2, r6
 800cc1a:	f7f3 fb15 	bl	8000248 <__aeabi_dsub>
 800cc1e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800cc22:	9f03      	ldr	r7, [sp, #12]
 800cc24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc28:	f7f3 ff76 	bl	8000b18 <__aeabi_d2iz>
 800cc2c:	4604      	mov	r4, r0
 800cc2e:	f7f3 fc59 	bl	80004e4 <__aeabi_i2d>
 800cc32:	4602      	mov	r2, r0
 800cc34:	460b      	mov	r3, r1
 800cc36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc3a:	f7f3 fb05 	bl	8000248 <__aeabi_dsub>
 800cc3e:	4602      	mov	r2, r0
 800cc40:	460b      	mov	r3, r1
 800cc42:	3430      	adds	r4, #48	; 0x30
 800cc44:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cc48:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cc4c:	f807 4b01 	strb.w	r4, [r7], #1
 800cc50:	f7f3 ff24 	bl	8000a9c <__aeabi_dcmplt>
 800cc54:	2800      	cmp	r0, #0
 800cc56:	d173      	bne.n	800cd40 <_dtoa_r+0x638>
 800cc58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc5c:	2000      	movs	r0, #0
 800cc5e:	4911      	ldr	r1, [pc, #68]	; (800cca4 <_dtoa_r+0x59c>)
 800cc60:	f7f3 faf2 	bl	8000248 <__aeabi_dsub>
 800cc64:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cc68:	f7f3 ff18 	bl	8000a9c <__aeabi_dcmplt>
 800cc6c:	2800      	cmp	r0, #0
 800cc6e:	f040 80b6 	bne.w	800cdde <_dtoa_r+0x6d6>
 800cc72:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cc74:	429f      	cmp	r7, r3
 800cc76:	f43f af7a 	beq.w	800cb6e <_dtoa_r+0x466>
 800cc7a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cc7e:	2200      	movs	r2, #0
 800cc80:	4b09      	ldr	r3, [pc, #36]	; (800cca8 <_dtoa_r+0x5a0>)
 800cc82:	f7f3 fc99 	bl	80005b8 <__aeabi_dmul>
 800cc86:	2200      	movs	r2, #0
 800cc88:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800cc8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc90:	4b05      	ldr	r3, [pc, #20]	; (800cca8 <_dtoa_r+0x5a0>)
 800cc92:	f7f3 fc91 	bl	80005b8 <__aeabi_dmul>
 800cc96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cc9a:	e7c3      	b.n	800cc24 <_dtoa_r+0x51c>
 800cc9c:	0803c918 	.word	0x0803c918
 800cca0:	0803c8f0 	.word	0x0803c8f0
 800cca4:	3ff00000 	.word	0x3ff00000
 800cca8:	40240000 	.word	0x40240000
 800ccac:	401c0000 	.word	0x401c0000
 800ccb0:	40140000 	.word	0x40140000
 800ccb4:	3fe00000 	.word	0x3fe00000
 800ccb8:	4630      	mov	r0, r6
 800ccba:	4639      	mov	r1, r7
 800ccbc:	f7f3 fc7c 	bl	80005b8 <__aeabi_dmul>
 800ccc0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ccc2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ccc6:	9c03      	ldr	r4, [sp, #12]
 800ccc8:	9314      	str	r3, [sp, #80]	; 0x50
 800ccca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ccce:	f7f3 ff23 	bl	8000b18 <__aeabi_d2iz>
 800ccd2:	9015      	str	r0, [sp, #84]	; 0x54
 800ccd4:	f7f3 fc06 	bl	80004e4 <__aeabi_i2d>
 800ccd8:	4602      	mov	r2, r0
 800ccda:	460b      	mov	r3, r1
 800ccdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cce0:	f7f3 fab2 	bl	8000248 <__aeabi_dsub>
 800cce4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cce6:	4606      	mov	r6, r0
 800cce8:	3330      	adds	r3, #48	; 0x30
 800ccea:	f804 3b01 	strb.w	r3, [r4], #1
 800ccee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ccf0:	460f      	mov	r7, r1
 800ccf2:	429c      	cmp	r4, r3
 800ccf4:	f04f 0200 	mov.w	r2, #0
 800ccf8:	d124      	bne.n	800cd44 <_dtoa_r+0x63c>
 800ccfa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ccfe:	4baf      	ldr	r3, [pc, #700]	; (800cfbc <_dtoa_r+0x8b4>)
 800cd00:	f7f3 faa4 	bl	800024c <__adddf3>
 800cd04:	4602      	mov	r2, r0
 800cd06:	460b      	mov	r3, r1
 800cd08:	4630      	mov	r0, r6
 800cd0a:	4639      	mov	r1, r7
 800cd0c:	f7f3 fee4 	bl	8000ad8 <__aeabi_dcmpgt>
 800cd10:	2800      	cmp	r0, #0
 800cd12:	d163      	bne.n	800cddc <_dtoa_r+0x6d4>
 800cd14:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cd18:	2000      	movs	r0, #0
 800cd1a:	49a8      	ldr	r1, [pc, #672]	; (800cfbc <_dtoa_r+0x8b4>)
 800cd1c:	f7f3 fa94 	bl	8000248 <__aeabi_dsub>
 800cd20:	4602      	mov	r2, r0
 800cd22:	460b      	mov	r3, r1
 800cd24:	4630      	mov	r0, r6
 800cd26:	4639      	mov	r1, r7
 800cd28:	f7f3 feb8 	bl	8000a9c <__aeabi_dcmplt>
 800cd2c:	2800      	cmp	r0, #0
 800cd2e:	f43f af1e 	beq.w	800cb6e <_dtoa_r+0x466>
 800cd32:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800cd34:	1e7b      	subs	r3, r7, #1
 800cd36:	9314      	str	r3, [sp, #80]	; 0x50
 800cd38:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800cd3c:	2b30      	cmp	r3, #48	; 0x30
 800cd3e:	d0f8      	beq.n	800cd32 <_dtoa_r+0x62a>
 800cd40:	46c3      	mov	fp, r8
 800cd42:	e03b      	b.n	800cdbc <_dtoa_r+0x6b4>
 800cd44:	4b9e      	ldr	r3, [pc, #632]	; (800cfc0 <_dtoa_r+0x8b8>)
 800cd46:	f7f3 fc37 	bl	80005b8 <__aeabi_dmul>
 800cd4a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cd4e:	e7bc      	b.n	800ccca <_dtoa_r+0x5c2>
 800cd50:	9f03      	ldr	r7, [sp, #12]
 800cd52:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800cd56:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cd5a:	4640      	mov	r0, r8
 800cd5c:	4649      	mov	r1, r9
 800cd5e:	f7f3 fd55 	bl	800080c <__aeabi_ddiv>
 800cd62:	f7f3 fed9 	bl	8000b18 <__aeabi_d2iz>
 800cd66:	4604      	mov	r4, r0
 800cd68:	f7f3 fbbc 	bl	80004e4 <__aeabi_i2d>
 800cd6c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cd70:	f7f3 fc22 	bl	80005b8 <__aeabi_dmul>
 800cd74:	4602      	mov	r2, r0
 800cd76:	460b      	mov	r3, r1
 800cd78:	4640      	mov	r0, r8
 800cd7a:	4649      	mov	r1, r9
 800cd7c:	f7f3 fa64 	bl	8000248 <__aeabi_dsub>
 800cd80:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800cd84:	f807 6b01 	strb.w	r6, [r7], #1
 800cd88:	9e03      	ldr	r6, [sp, #12]
 800cd8a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800cd8e:	1bbe      	subs	r6, r7, r6
 800cd90:	45b4      	cmp	ip, r6
 800cd92:	4602      	mov	r2, r0
 800cd94:	460b      	mov	r3, r1
 800cd96:	d136      	bne.n	800ce06 <_dtoa_r+0x6fe>
 800cd98:	f7f3 fa58 	bl	800024c <__adddf3>
 800cd9c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cda0:	4680      	mov	r8, r0
 800cda2:	4689      	mov	r9, r1
 800cda4:	f7f3 fe98 	bl	8000ad8 <__aeabi_dcmpgt>
 800cda8:	bb58      	cbnz	r0, 800ce02 <_dtoa_r+0x6fa>
 800cdaa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cdae:	4640      	mov	r0, r8
 800cdb0:	4649      	mov	r1, r9
 800cdb2:	f7f3 fe69 	bl	8000a88 <__aeabi_dcmpeq>
 800cdb6:	b108      	cbz	r0, 800cdbc <_dtoa_r+0x6b4>
 800cdb8:	07e3      	lsls	r3, r4, #31
 800cdba:	d422      	bmi.n	800ce02 <_dtoa_r+0x6fa>
 800cdbc:	4651      	mov	r1, sl
 800cdbe:	4628      	mov	r0, r5
 800cdc0:	f000 fbc2 	bl	800d548 <_Bfree>
 800cdc4:	2300      	movs	r3, #0
 800cdc6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800cdc8:	703b      	strb	r3, [r7, #0]
 800cdca:	f10b 0301 	add.w	r3, fp, #1
 800cdce:	6013      	str	r3, [r2, #0]
 800cdd0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	f43f ace6 	beq.w	800c7a4 <_dtoa_r+0x9c>
 800cdd8:	601f      	str	r7, [r3, #0]
 800cdda:	e4e3      	b.n	800c7a4 <_dtoa_r+0x9c>
 800cddc:	4627      	mov	r7, r4
 800cdde:	463b      	mov	r3, r7
 800cde0:	461f      	mov	r7, r3
 800cde2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cde6:	2a39      	cmp	r2, #57	; 0x39
 800cde8:	d107      	bne.n	800cdfa <_dtoa_r+0x6f2>
 800cdea:	9a03      	ldr	r2, [sp, #12]
 800cdec:	429a      	cmp	r2, r3
 800cdee:	d1f7      	bne.n	800cde0 <_dtoa_r+0x6d8>
 800cdf0:	2230      	movs	r2, #48	; 0x30
 800cdf2:	9903      	ldr	r1, [sp, #12]
 800cdf4:	f108 0801 	add.w	r8, r8, #1
 800cdf8:	700a      	strb	r2, [r1, #0]
 800cdfa:	781a      	ldrb	r2, [r3, #0]
 800cdfc:	3201      	adds	r2, #1
 800cdfe:	701a      	strb	r2, [r3, #0]
 800ce00:	e79e      	b.n	800cd40 <_dtoa_r+0x638>
 800ce02:	46d8      	mov	r8, fp
 800ce04:	e7eb      	b.n	800cdde <_dtoa_r+0x6d6>
 800ce06:	2200      	movs	r2, #0
 800ce08:	4b6d      	ldr	r3, [pc, #436]	; (800cfc0 <_dtoa_r+0x8b8>)
 800ce0a:	f7f3 fbd5 	bl	80005b8 <__aeabi_dmul>
 800ce0e:	2200      	movs	r2, #0
 800ce10:	2300      	movs	r3, #0
 800ce12:	4680      	mov	r8, r0
 800ce14:	4689      	mov	r9, r1
 800ce16:	f7f3 fe37 	bl	8000a88 <__aeabi_dcmpeq>
 800ce1a:	2800      	cmp	r0, #0
 800ce1c:	d09b      	beq.n	800cd56 <_dtoa_r+0x64e>
 800ce1e:	e7cd      	b.n	800cdbc <_dtoa_r+0x6b4>
 800ce20:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ce22:	2a00      	cmp	r2, #0
 800ce24:	f000 80c4 	beq.w	800cfb0 <_dtoa_r+0x8a8>
 800ce28:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800ce2a:	2a01      	cmp	r2, #1
 800ce2c:	f300 80a8 	bgt.w	800cf80 <_dtoa_r+0x878>
 800ce30:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ce32:	2a00      	cmp	r2, #0
 800ce34:	f000 80a0 	beq.w	800cf78 <_dtoa_r+0x870>
 800ce38:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ce3c:	464f      	mov	r7, r9
 800ce3e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ce40:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ce42:	2101      	movs	r1, #1
 800ce44:	441a      	add	r2, r3
 800ce46:	4628      	mov	r0, r5
 800ce48:	4499      	add	r9, r3
 800ce4a:	9209      	str	r2, [sp, #36]	; 0x24
 800ce4c:	f000 fc7c 	bl	800d748 <__i2b>
 800ce50:	4606      	mov	r6, r0
 800ce52:	b15f      	cbz	r7, 800ce6c <_dtoa_r+0x764>
 800ce54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	dd08      	ble.n	800ce6c <_dtoa_r+0x764>
 800ce5a:	42bb      	cmp	r3, r7
 800ce5c:	bfa8      	it	ge
 800ce5e:	463b      	movge	r3, r7
 800ce60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ce62:	eba9 0903 	sub.w	r9, r9, r3
 800ce66:	1aff      	subs	r7, r7, r3
 800ce68:	1ad3      	subs	r3, r2, r3
 800ce6a:	9309      	str	r3, [sp, #36]	; 0x24
 800ce6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce6e:	b1f3      	cbz	r3, 800ceae <_dtoa_r+0x7a6>
 800ce70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	f000 80a0 	beq.w	800cfb8 <_dtoa_r+0x8b0>
 800ce78:	2c00      	cmp	r4, #0
 800ce7a:	dd10      	ble.n	800ce9e <_dtoa_r+0x796>
 800ce7c:	4631      	mov	r1, r6
 800ce7e:	4622      	mov	r2, r4
 800ce80:	4628      	mov	r0, r5
 800ce82:	f000 fd1f 	bl	800d8c4 <__pow5mult>
 800ce86:	4652      	mov	r2, sl
 800ce88:	4601      	mov	r1, r0
 800ce8a:	4606      	mov	r6, r0
 800ce8c:	4628      	mov	r0, r5
 800ce8e:	f000 fc71 	bl	800d774 <__multiply>
 800ce92:	4680      	mov	r8, r0
 800ce94:	4651      	mov	r1, sl
 800ce96:	4628      	mov	r0, r5
 800ce98:	f000 fb56 	bl	800d548 <_Bfree>
 800ce9c:	46c2      	mov	sl, r8
 800ce9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cea0:	1b1a      	subs	r2, r3, r4
 800cea2:	d004      	beq.n	800ceae <_dtoa_r+0x7a6>
 800cea4:	4651      	mov	r1, sl
 800cea6:	4628      	mov	r0, r5
 800cea8:	f000 fd0c 	bl	800d8c4 <__pow5mult>
 800ceac:	4682      	mov	sl, r0
 800ceae:	2101      	movs	r1, #1
 800ceb0:	4628      	mov	r0, r5
 800ceb2:	f000 fc49 	bl	800d748 <__i2b>
 800ceb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ceb8:	4604      	mov	r4, r0
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	f340 8082 	ble.w	800cfc4 <_dtoa_r+0x8bc>
 800cec0:	461a      	mov	r2, r3
 800cec2:	4601      	mov	r1, r0
 800cec4:	4628      	mov	r0, r5
 800cec6:	f000 fcfd 	bl	800d8c4 <__pow5mult>
 800ceca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cecc:	4604      	mov	r4, r0
 800cece:	2b01      	cmp	r3, #1
 800ced0:	dd7b      	ble.n	800cfca <_dtoa_r+0x8c2>
 800ced2:	f04f 0800 	mov.w	r8, #0
 800ced6:	6923      	ldr	r3, [r4, #16]
 800ced8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cedc:	6918      	ldr	r0, [r3, #16]
 800cede:	f000 fbe5 	bl	800d6ac <__hi0bits>
 800cee2:	f1c0 0020 	rsb	r0, r0, #32
 800cee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cee8:	4418      	add	r0, r3
 800ceea:	f010 001f 	ands.w	r0, r0, #31
 800ceee:	f000 8092 	beq.w	800d016 <_dtoa_r+0x90e>
 800cef2:	f1c0 0320 	rsb	r3, r0, #32
 800cef6:	2b04      	cmp	r3, #4
 800cef8:	f340 8085 	ble.w	800d006 <_dtoa_r+0x8fe>
 800cefc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cefe:	f1c0 001c 	rsb	r0, r0, #28
 800cf02:	4403      	add	r3, r0
 800cf04:	4481      	add	r9, r0
 800cf06:	4407      	add	r7, r0
 800cf08:	9309      	str	r3, [sp, #36]	; 0x24
 800cf0a:	f1b9 0f00 	cmp.w	r9, #0
 800cf0e:	dd05      	ble.n	800cf1c <_dtoa_r+0x814>
 800cf10:	4651      	mov	r1, sl
 800cf12:	464a      	mov	r2, r9
 800cf14:	4628      	mov	r0, r5
 800cf16:	f000 fd2f 	bl	800d978 <__lshift>
 800cf1a:	4682      	mov	sl, r0
 800cf1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	dd05      	ble.n	800cf2e <_dtoa_r+0x826>
 800cf22:	4621      	mov	r1, r4
 800cf24:	461a      	mov	r2, r3
 800cf26:	4628      	mov	r0, r5
 800cf28:	f000 fd26 	bl	800d978 <__lshift>
 800cf2c:	4604      	mov	r4, r0
 800cf2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d072      	beq.n	800d01a <_dtoa_r+0x912>
 800cf34:	4621      	mov	r1, r4
 800cf36:	4650      	mov	r0, sl
 800cf38:	f000 fd8a 	bl	800da50 <__mcmp>
 800cf3c:	2800      	cmp	r0, #0
 800cf3e:	da6c      	bge.n	800d01a <_dtoa_r+0x912>
 800cf40:	2300      	movs	r3, #0
 800cf42:	4651      	mov	r1, sl
 800cf44:	220a      	movs	r2, #10
 800cf46:	4628      	mov	r0, r5
 800cf48:	f000 fb20 	bl	800d58c <__multadd>
 800cf4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf4e:	4682      	mov	sl, r0
 800cf50:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	f000 81ac 	beq.w	800d2b2 <_dtoa_r+0xbaa>
 800cf5a:	2300      	movs	r3, #0
 800cf5c:	4631      	mov	r1, r6
 800cf5e:	220a      	movs	r2, #10
 800cf60:	4628      	mov	r0, r5
 800cf62:	f000 fb13 	bl	800d58c <__multadd>
 800cf66:	9b06      	ldr	r3, [sp, #24]
 800cf68:	4606      	mov	r6, r0
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	f300 8093 	bgt.w	800d096 <_dtoa_r+0x98e>
 800cf70:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cf72:	2b02      	cmp	r3, #2
 800cf74:	dc59      	bgt.n	800d02a <_dtoa_r+0x922>
 800cf76:	e08e      	b.n	800d096 <_dtoa_r+0x98e>
 800cf78:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800cf7a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800cf7e:	e75d      	b.n	800ce3c <_dtoa_r+0x734>
 800cf80:	9b08      	ldr	r3, [sp, #32]
 800cf82:	1e5c      	subs	r4, r3, #1
 800cf84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf86:	42a3      	cmp	r3, r4
 800cf88:	bfbf      	itttt	lt
 800cf8a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800cf8c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800cf8e:	1ae3      	sublt	r3, r4, r3
 800cf90:	18d2      	addlt	r2, r2, r3
 800cf92:	bfa8      	it	ge
 800cf94:	1b1c      	subge	r4, r3, r4
 800cf96:	9b08      	ldr	r3, [sp, #32]
 800cf98:	bfbe      	ittt	lt
 800cf9a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800cf9c:	920e      	strlt	r2, [sp, #56]	; 0x38
 800cf9e:	2400      	movlt	r4, #0
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	bfb5      	itete	lt
 800cfa4:	eba9 0703 	sublt.w	r7, r9, r3
 800cfa8:	464f      	movge	r7, r9
 800cfaa:	2300      	movlt	r3, #0
 800cfac:	9b08      	ldrge	r3, [sp, #32]
 800cfae:	e747      	b.n	800ce40 <_dtoa_r+0x738>
 800cfb0:	464f      	mov	r7, r9
 800cfb2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800cfb4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800cfb6:	e74c      	b.n	800ce52 <_dtoa_r+0x74a>
 800cfb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cfba:	e773      	b.n	800cea4 <_dtoa_r+0x79c>
 800cfbc:	3fe00000 	.word	0x3fe00000
 800cfc0:	40240000 	.word	0x40240000
 800cfc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cfc6:	2b01      	cmp	r3, #1
 800cfc8:	dc18      	bgt.n	800cffc <_dtoa_r+0x8f4>
 800cfca:	9b04      	ldr	r3, [sp, #16]
 800cfcc:	b9b3      	cbnz	r3, 800cffc <_dtoa_r+0x8f4>
 800cfce:	9b05      	ldr	r3, [sp, #20]
 800cfd0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cfd4:	b993      	cbnz	r3, 800cffc <_dtoa_r+0x8f4>
 800cfd6:	9b05      	ldr	r3, [sp, #20]
 800cfd8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cfdc:	0d1b      	lsrs	r3, r3, #20
 800cfde:	051b      	lsls	r3, r3, #20
 800cfe0:	b17b      	cbz	r3, 800d002 <_dtoa_r+0x8fa>
 800cfe2:	f04f 0801 	mov.w	r8, #1
 800cfe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cfe8:	f109 0901 	add.w	r9, r9, #1
 800cfec:	3301      	adds	r3, #1
 800cfee:	9309      	str	r3, [sp, #36]	; 0x24
 800cff0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	f47f af6f 	bne.w	800ced6 <_dtoa_r+0x7ce>
 800cff8:	2001      	movs	r0, #1
 800cffa:	e774      	b.n	800cee6 <_dtoa_r+0x7de>
 800cffc:	f04f 0800 	mov.w	r8, #0
 800d000:	e7f6      	b.n	800cff0 <_dtoa_r+0x8e8>
 800d002:	4698      	mov	r8, r3
 800d004:	e7f4      	b.n	800cff0 <_dtoa_r+0x8e8>
 800d006:	d080      	beq.n	800cf0a <_dtoa_r+0x802>
 800d008:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d00a:	331c      	adds	r3, #28
 800d00c:	441a      	add	r2, r3
 800d00e:	4499      	add	r9, r3
 800d010:	441f      	add	r7, r3
 800d012:	9209      	str	r2, [sp, #36]	; 0x24
 800d014:	e779      	b.n	800cf0a <_dtoa_r+0x802>
 800d016:	4603      	mov	r3, r0
 800d018:	e7f6      	b.n	800d008 <_dtoa_r+0x900>
 800d01a:	9b08      	ldr	r3, [sp, #32]
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	dc34      	bgt.n	800d08a <_dtoa_r+0x982>
 800d020:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d022:	2b02      	cmp	r3, #2
 800d024:	dd31      	ble.n	800d08a <_dtoa_r+0x982>
 800d026:	9b08      	ldr	r3, [sp, #32]
 800d028:	9306      	str	r3, [sp, #24]
 800d02a:	9b06      	ldr	r3, [sp, #24]
 800d02c:	b963      	cbnz	r3, 800d048 <_dtoa_r+0x940>
 800d02e:	4621      	mov	r1, r4
 800d030:	2205      	movs	r2, #5
 800d032:	4628      	mov	r0, r5
 800d034:	f000 faaa 	bl	800d58c <__multadd>
 800d038:	4601      	mov	r1, r0
 800d03a:	4604      	mov	r4, r0
 800d03c:	4650      	mov	r0, sl
 800d03e:	f000 fd07 	bl	800da50 <__mcmp>
 800d042:	2800      	cmp	r0, #0
 800d044:	f73f adbf 	bgt.w	800cbc6 <_dtoa_r+0x4be>
 800d048:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d04a:	9f03      	ldr	r7, [sp, #12]
 800d04c:	ea6f 0b03 	mvn.w	fp, r3
 800d050:	f04f 0800 	mov.w	r8, #0
 800d054:	4621      	mov	r1, r4
 800d056:	4628      	mov	r0, r5
 800d058:	f000 fa76 	bl	800d548 <_Bfree>
 800d05c:	2e00      	cmp	r6, #0
 800d05e:	f43f aead 	beq.w	800cdbc <_dtoa_r+0x6b4>
 800d062:	f1b8 0f00 	cmp.w	r8, #0
 800d066:	d005      	beq.n	800d074 <_dtoa_r+0x96c>
 800d068:	45b0      	cmp	r8, r6
 800d06a:	d003      	beq.n	800d074 <_dtoa_r+0x96c>
 800d06c:	4641      	mov	r1, r8
 800d06e:	4628      	mov	r0, r5
 800d070:	f000 fa6a 	bl	800d548 <_Bfree>
 800d074:	4631      	mov	r1, r6
 800d076:	4628      	mov	r0, r5
 800d078:	f000 fa66 	bl	800d548 <_Bfree>
 800d07c:	e69e      	b.n	800cdbc <_dtoa_r+0x6b4>
 800d07e:	2400      	movs	r4, #0
 800d080:	4626      	mov	r6, r4
 800d082:	e7e1      	b.n	800d048 <_dtoa_r+0x940>
 800d084:	46c3      	mov	fp, r8
 800d086:	4626      	mov	r6, r4
 800d088:	e59d      	b.n	800cbc6 <_dtoa_r+0x4be>
 800d08a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	f000 80c8 	beq.w	800d222 <_dtoa_r+0xb1a>
 800d092:	9b08      	ldr	r3, [sp, #32]
 800d094:	9306      	str	r3, [sp, #24]
 800d096:	2f00      	cmp	r7, #0
 800d098:	dd05      	ble.n	800d0a6 <_dtoa_r+0x99e>
 800d09a:	4631      	mov	r1, r6
 800d09c:	463a      	mov	r2, r7
 800d09e:	4628      	mov	r0, r5
 800d0a0:	f000 fc6a 	bl	800d978 <__lshift>
 800d0a4:	4606      	mov	r6, r0
 800d0a6:	f1b8 0f00 	cmp.w	r8, #0
 800d0aa:	d05b      	beq.n	800d164 <_dtoa_r+0xa5c>
 800d0ac:	4628      	mov	r0, r5
 800d0ae:	6871      	ldr	r1, [r6, #4]
 800d0b0:	f000 fa0a 	bl	800d4c8 <_Balloc>
 800d0b4:	4607      	mov	r7, r0
 800d0b6:	b928      	cbnz	r0, 800d0c4 <_dtoa_r+0x9bc>
 800d0b8:	4602      	mov	r2, r0
 800d0ba:	f240 21ef 	movw	r1, #751	; 0x2ef
 800d0be:	4b81      	ldr	r3, [pc, #516]	; (800d2c4 <_dtoa_r+0xbbc>)
 800d0c0:	f7ff bb36 	b.w	800c730 <_dtoa_r+0x28>
 800d0c4:	6932      	ldr	r2, [r6, #16]
 800d0c6:	f106 010c 	add.w	r1, r6, #12
 800d0ca:	3202      	adds	r2, #2
 800d0cc:	0092      	lsls	r2, r2, #2
 800d0ce:	300c      	adds	r0, #12
 800d0d0:	f7ff fa7d 	bl	800c5ce <memcpy>
 800d0d4:	2201      	movs	r2, #1
 800d0d6:	4639      	mov	r1, r7
 800d0d8:	4628      	mov	r0, r5
 800d0da:	f000 fc4d 	bl	800d978 <__lshift>
 800d0de:	46b0      	mov	r8, r6
 800d0e0:	4606      	mov	r6, r0
 800d0e2:	9b03      	ldr	r3, [sp, #12]
 800d0e4:	9a03      	ldr	r2, [sp, #12]
 800d0e6:	3301      	adds	r3, #1
 800d0e8:	9308      	str	r3, [sp, #32]
 800d0ea:	9b06      	ldr	r3, [sp, #24]
 800d0ec:	4413      	add	r3, r2
 800d0ee:	930b      	str	r3, [sp, #44]	; 0x2c
 800d0f0:	9b04      	ldr	r3, [sp, #16]
 800d0f2:	f003 0301 	and.w	r3, r3, #1
 800d0f6:	930a      	str	r3, [sp, #40]	; 0x28
 800d0f8:	9b08      	ldr	r3, [sp, #32]
 800d0fa:	4621      	mov	r1, r4
 800d0fc:	3b01      	subs	r3, #1
 800d0fe:	4650      	mov	r0, sl
 800d100:	9304      	str	r3, [sp, #16]
 800d102:	f7ff fa77 	bl	800c5f4 <quorem>
 800d106:	4641      	mov	r1, r8
 800d108:	9006      	str	r0, [sp, #24]
 800d10a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800d10e:	4650      	mov	r0, sl
 800d110:	f000 fc9e 	bl	800da50 <__mcmp>
 800d114:	4632      	mov	r2, r6
 800d116:	9009      	str	r0, [sp, #36]	; 0x24
 800d118:	4621      	mov	r1, r4
 800d11a:	4628      	mov	r0, r5
 800d11c:	f000 fcb4 	bl	800da88 <__mdiff>
 800d120:	68c2      	ldr	r2, [r0, #12]
 800d122:	4607      	mov	r7, r0
 800d124:	bb02      	cbnz	r2, 800d168 <_dtoa_r+0xa60>
 800d126:	4601      	mov	r1, r0
 800d128:	4650      	mov	r0, sl
 800d12a:	f000 fc91 	bl	800da50 <__mcmp>
 800d12e:	4602      	mov	r2, r0
 800d130:	4639      	mov	r1, r7
 800d132:	4628      	mov	r0, r5
 800d134:	920c      	str	r2, [sp, #48]	; 0x30
 800d136:	f000 fa07 	bl	800d548 <_Bfree>
 800d13a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d13c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d13e:	9f08      	ldr	r7, [sp, #32]
 800d140:	ea43 0102 	orr.w	r1, r3, r2
 800d144:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d146:	4319      	orrs	r1, r3
 800d148:	d110      	bne.n	800d16c <_dtoa_r+0xa64>
 800d14a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d14e:	d029      	beq.n	800d1a4 <_dtoa_r+0xa9c>
 800d150:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d152:	2b00      	cmp	r3, #0
 800d154:	dd02      	ble.n	800d15c <_dtoa_r+0xa54>
 800d156:	9b06      	ldr	r3, [sp, #24]
 800d158:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800d15c:	9b04      	ldr	r3, [sp, #16]
 800d15e:	f883 9000 	strb.w	r9, [r3]
 800d162:	e777      	b.n	800d054 <_dtoa_r+0x94c>
 800d164:	4630      	mov	r0, r6
 800d166:	e7ba      	b.n	800d0de <_dtoa_r+0x9d6>
 800d168:	2201      	movs	r2, #1
 800d16a:	e7e1      	b.n	800d130 <_dtoa_r+0xa28>
 800d16c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d16e:	2b00      	cmp	r3, #0
 800d170:	db04      	blt.n	800d17c <_dtoa_r+0xa74>
 800d172:	9922      	ldr	r1, [sp, #136]	; 0x88
 800d174:	430b      	orrs	r3, r1
 800d176:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d178:	430b      	orrs	r3, r1
 800d17a:	d120      	bne.n	800d1be <_dtoa_r+0xab6>
 800d17c:	2a00      	cmp	r2, #0
 800d17e:	dded      	ble.n	800d15c <_dtoa_r+0xa54>
 800d180:	4651      	mov	r1, sl
 800d182:	2201      	movs	r2, #1
 800d184:	4628      	mov	r0, r5
 800d186:	f000 fbf7 	bl	800d978 <__lshift>
 800d18a:	4621      	mov	r1, r4
 800d18c:	4682      	mov	sl, r0
 800d18e:	f000 fc5f 	bl	800da50 <__mcmp>
 800d192:	2800      	cmp	r0, #0
 800d194:	dc03      	bgt.n	800d19e <_dtoa_r+0xa96>
 800d196:	d1e1      	bne.n	800d15c <_dtoa_r+0xa54>
 800d198:	f019 0f01 	tst.w	r9, #1
 800d19c:	d0de      	beq.n	800d15c <_dtoa_r+0xa54>
 800d19e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d1a2:	d1d8      	bne.n	800d156 <_dtoa_r+0xa4e>
 800d1a4:	2339      	movs	r3, #57	; 0x39
 800d1a6:	9a04      	ldr	r2, [sp, #16]
 800d1a8:	7013      	strb	r3, [r2, #0]
 800d1aa:	463b      	mov	r3, r7
 800d1ac:	461f      	mov	r7, r3
 800d1ae:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800d1b2:	3b01      	subs	r3, #1
 800d1b4:	2a39      	cmp	r2, #57	; 0x39
 800d1b6:	d06b      	beq.n	800d290 <_dtoa_r+0xb88>
 800d1b8:	3201      	adds	r2, #1
 800d1ba:	701a      	strb	r2, [r3, #0]
 800d1bc:	e74a      	b.n	800d054 <_dtoa_r+0x94c>
 800d1be:	2a00      	cmp	r2, #0
 800d1c0:	dd07      	ble.n	800d1d2 <_dtoa_r+0xaca>
 800d1c2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d1c6:	d0ed      	beq.n	800d1a4 <_dtoa_r+0xa9c>
 800d1c8:	9a04      	ldr	r2, [sp, #16]
 800d1ca:	f109 0301 	add.w	r3, r9, #1
 800d1ce:	7013      	strb	r3, [r2, #0]
 800d1d0:	e740      	b.n	800d054 <_dtoa_r+0x94c>
 800d1d2:	9b08      	ldr	r3, [sp, #32]
 800d1d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d1d6:	f803 9c01 	strb.w	r9, [r3, #-1]
 800d1da:	4293      	cmp	r3, r2
 800d1dc:	d042      	beq.n	800d264 <_dtoa_r+0xb5c>
 800d1de:	4651      	mov	r1, sl
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	220a      	movs	r2, #10
 800d1e4:	4628      	mov	r0, r5
 800d1e6:	f000 f9d1 	bl	800d58c <__multadd>
 800d1ea:	45b0      	cmp	r8, r6
 800d1ec:	4682      	mov	sl, r0
 800d1ee:	f04f 0300 	mov.w	r3, #0
 800d1f2:	f04f 020a 	mov.w	r2, #10
 800d1f6:	4641      	mov	r1, r8
 800d1f8:	4628      	mov	r0, r5
 800d1fa:	d107      	bne.n	800d20c <_dtoa_r+0xb04>
 800d1fc:	f000 f9c6 	bl	800d58c <__multadd>
 800d200:	4680      	mov	r8, r0
 800d202:	4606      	mov	r6, r0
 800d204:	9b08      	ldr	r3, [sp, #32]
 800d206:	3301      	adds	r3, #1
 800d208:	9308      	str	r3, [sp, #32]
 800d20a:	e775      	b.n	800d0f8 <_dtoa_r+0x9f0>
 800d20c:	f000 f9be 	bl	800d58c <__multadd>
 800d210:	4631      	mov	r1, r6
 800d212:	4680      	mov	r8, r0
 800d214:	2300      	movs	r3, #0
 800d216:	220a      	movs	r2, #10
 800d218:	4628      	mov	r0, r5
 800d21a:	f000 f9b7 	bl	800d58c <__multadd>
 800d21e:	4606      	mov	r6, r0
 800d220:	e7f0      	b.n	800d204 <_dtoa_r+0xafc>
 800d222:	9b08      	ldr	r3, [sp, #32]
 800d224:	9306      	str	r3, [sp, #24]
 800d226:	9f03      	ldr	r7, [sp, #12]
 800d228:	4621      	mov	r1, r4
 800d22a:	4650      	mov	r0, sl
 800d22c:	f7ff f9e2 	bl	800c5f4 <quorem>
 800d230:	9b03      	ldr	r3, [sp, #12]
 800d232:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800d236:	f807 9b01 	strb.w	r9, [r7], #1
 800d23a:	1afa      	subs	r2, r7, r3
 800d23c:	9b06      	ldr	r3, [sp, #24]
 800d23e:	4293      	cmp	r3, r2
 800d240:	dd07      	ble.n	800d252 <_dtoa_r+0xb4a>
 800d242:	4651      	mov	r1, sl
 800d244:	2300      	movs	r3, #0
 800d246:	220a      	movs	r2, #10
 800d248:	4628      	mov	r0, r5
 800d24a:	f000 f99f 	bl	800d58c <__multadd>
 800d24e:	4682      	mov	sl, r0
 800d250:	e7ea      	b.n	800d228 <_dtoa_r+0xb20>
 800d252:	9b06      	ldr	r3, [sp, #24]
 800d254:	f04f 0800 	mov.w	r8, #0
 800d258:	2b00      	cmp	r3, #0
 800d25a:	bfcc      	ite	gt
 800d25c:	461f      	movgt	r7, r3
 800d25e:	2701      	movle	r7, #1
 800d260:	9b03      	ldr	r3, [sp, #12]
 800d262:	441f      	add	r7, r3
 800d264:	4651      	mov	r1, sl
 800d266:	2201      	movs	r2, #1
 800d268:	4628      	mov	r0, r5
 800d26a:	f000 fb85 	bl	800d978 <__lshift>
 800d26e:	4621      	mov	r1, r4
 800d270:	4682      	mov	sl, r0
 800d272:	f000 fbed 	bl	800da50 <__mcmp>
 800d276:	2800      	cmp	r0, #0
 800d278:	dc97      	bgt.n	800d1aa <_dtoa_r+0xaa2>
 800d27a:	d102      	bne.n	800d282 <_dtoa_r+0xb7a>
 800d27c:	f019 0f01 	tst.w	r9, #1
 800d280:	d193      	bne.n	800d1aa <_dtoa_r+0xaa2>
 800d282:	463b      	mov	r3, r7
 800d284:	461f      	mov	r7, r3
 800d286:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d28a:	2a30      	cmp	r2, #48	; 0x30
 800d28c:	d0fa      	beq.n	800d284 <_dtoa_r+0xb7c>
 800d28e:	e6e1      	b.n	800d054 <_dtoa_r+0x94c>
 800d290:	9a03      	ldr	r2, [sp, #12]
 800d292:	429a      	cmp	r2, r3
 800d294:	d18a      	bne.n	800d1ac <_dtoa_r+0xaa4>
 800d296:	2331      	movs	r3, #49	; 0x31
 800d298:	f10b 0b01 	add.w	fp, fp, #1
 800d29c:	e797      	b.n	800d1ce <_dtoa_r+0xac6>
 800d29e:	4b0a      	ldr	r3, [pc, #40]	; (800d2c8 <_dtoa_r+0xbc0>)
 800d2a0:	f7ff ba9f 	b.w	800c7e2 <_dtoa_r+0xda>
 800d2a4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	f47f aa77 	bne.w	800c79a <_dtoa_r+0x92>
 800d2ac:	4b07      	ldr	r3, [pc, #28]	; (800d2cc <_dtoa_r+0xbc4>)
 800d2ae:	f7ff ba98 	b.w	800c7e2 <_dtoa_r+0xda>
 800d2b2:	9b06      	ldr	r3, [sp, #24]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	dcb6      	bgt.n	800d226 <_dtoa_r+0xb1e>
 800d2b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d2ba:	2b02      	cmp	r3, #2
 800d2bc:	f73f aeb5 	bgt.w	800d02a <_dtoa_r+0x922>
 800d2c0:	e7b1      	b.n	800d226 <_dtoa_r+0xb1e>
 800d2c2:	bf00      	nop
 800d2c4:	0803c883 	.word	0x0803c883
 800d2c8:	0803b8f5 	.word	0x0803b8f5
 800d2cc:	0803c807 	.word	0x0803c807

0800d2d0 <_free_r>:
 800d2d0:	b538      	push	{r3, r4, r5, lr}
 800d2d2:	4605      	mov	r5, r0
 800d2d4:	2900      	cmp	r1, #0
 800d2d6:	d040      	beq.n	800d35a <_free_r+0x8a>
 800d2d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d2dc:	1f0c      	subs	r4, r1, #4
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	bfb8      	it	lt
 800d2e2:	18e4      	addlt	r4, r4, r3
 800d2e4:	f000 f8e4 	bl	800d4b0 <__malloc_lock>
 800d2e8:	4a1c      	ldr	r2, [pc, #112]	; (800d35c <_free_r+0x8c>)
 800d2ea:	6813      	ldr	r3, [r2, #0]
 800d2ec:	b933      	cbnz	r3, 800d2fc <_free_r+0x2c>
 800d2ee:	6063      	str	r3, [r4, #4]
 800d2f0:	6014      	str	r4, [r2, #0]
 800d2f2:	4628      	mov	r0, r5
 800d2f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d2f8:	f000 b8e0 	b.w	800d4bc <__malloc_unlock>
 800d2fc:	42a3      	cmp	r3, r4
 800d2fe:	d908      	bls.n	800d312 <_free_r+0x42>
 800d300:	6820      	ldr	r0, [r4, #0]
 800d302:	1821      	adds	r1, r4, r0
 800d304:	428b      	cmp	r3, r1
 800d306:	bf01      	itttt	eq
 800d308:	6819      	ldreq	r1, [r3, #0]
 800d30a:	685b      	ldreq	r3, [r3, #4]
 800d30c:	1809      	addeq	r1, r1, r0
 800d30e:	6021      	streq	r1, [r4, #0]
 800d310:	e7ed      	b.n	800d2ee <_free_r+0x1e>
 800d312:	461a      	mov	r2, r3
 800d314:	685b      	ldr	r3, [r3, #4]
 800d316:	b10b      	cbz	r3, 800d31c <_free_r+0x4c>
 800d318:	42a3      	cmp	r3, r4
 800d31a:	d9fa      	bls.n	800d312 <_free_r+0x42>
 800d31c:	6811      	ldr	r1, [r2, #0]
 800d31e:	1850      	adds	r0, r2, r1
 800d320:	42a0      	cmp	r0, r4
 800d322:	d10b      	bne.n	800d33c <_free_r+0x6c>
 800d324:	6820      	ldr	r0, [r4, #0]
 800d326:	4401      	add	r1, r0
 800d328:	1850      	adds	r0, r2, r1
 800d32a:	4283      	cmp	r3, r0
 800d32c:	6011      	str	r1, [r2, #0]
 800d32e:	d1e0      	bne.n	800d2f2 <_free_r+0x22>
 800d330:	6818      	ldr	r0, [r3, #0]
 800d332:	685b      	ldr	r3, [r3, #4]
 800d334:	4408      	add	r0, r1
 800d336:	6010      	str	r0, [r2, #0]
 800d338:	6053      	str	r3, [r2, #4]
 800d33a:	e7da      	b.n	800d2f2 <_free_r+0x22>
 800d33c:	d902      	bls.n	800d344 <_free_r+0x74>
 800d33e:	230c      	movs	r3, #12
 800d340:	602b      	str	r3, [r5, #0]
 800d342:	e7d6      	b.n	800d2f2 <_free_r+0x22>
 800d344:	6820      	ldr	r0, [r4, #0]
 800d346:	1821      	adds	r1, r4, r0
 800d348:	428b      	cmp	r3, r1
 800d34a:	bf01      	itttt	eq
 800d34c:	6819      	ldreq	r1, [r3, #0]
 800d34e:	685b      	ldreq	r3, [r3, #4]
 800d350:	1809      	addeq	r1, r1, r0
 800d352:	6021      	streq	r1, [r4, #0]
 800d354:	6063      	str	r3, [r4, #4]
 800d356:	6054      	str	r4, [r2, #4]
 800d358:	e7cb      	b.n	800d2f2 <_free_r+0x22>
 800d35a:	bd38      	pop	{r3, r4, r5, pc}
 800d35c:	20007328 	.word	0x20007328

0800d360 <malloc>:
 800d360:	4b02      	ldr	r3, [pc, #8]	; (800d36c <malloc+0xc>)
 800d362:	4601      	mov	r1, r0
 800d364:	6818      	ldr	r0, [r3, #0]
 800d366:	f000 b823 	b.w	800d3b0 <_malloc_r>
 800d36a:	bf00      	nop
 800d36c:	20000140 	.word	0x20000140

0800d370 <sbrk_aligned>:
 800d370:	b570      	push	{r4, r5, r6, lr}
 800d372:	4e0e      	ldr	r6, [pc, #56]	; (800d3ac <sbrk_aligned+0x3c>)
 800d374:	460c      	mov	r4, r1
 800d376:	6831      	ldr	r1, [r6, #0]
 800d378:	4605      	mov	r5, r0
 800d37a:	b911      	cbnz	r1, 800d382 <sbrk_aligned+0x12>
 800d37c:	f001 ffd2 	bl	800f324 <_sbrk_r>
 800d380:	6030      	str	r0, [r6, #0]
 800d382:	4621      	mov	r1, r4
 800d384:	4628      	mov	r0, r5
 800d386:	f001 ffcd 	bl	800f324 <_sbrk_r>
 800d38a:	1c43      	adds	r3, r0, #1
 800d38c:	d00a      	beq.n	800d3a4 <sbrk_aligned+0x34>
 800d38e:	1cc4      	adds	r4, r0, #3
 800d390:	f024 0403 	bic.w	r4, r4, #3
 800d394:	42a0      	cmp	r0, r4
 800d396:	d007      	beq.n	800d3a8 <sbrk_aligned+0x38>
 800d398:	1a21      	subs	r1, r4, r0
 800d39a:	4628      	mov	r0, r5
 800d39c:	f001 ffc2 	bl	800f324 <_sbrk_r>
 800d3a0:	3001      	adds	r0, #1
 800d3a2:	d101      	bne.n	800d3a8 <sbrk_aligned+0x38>
 800d3a4:	f04f 34ff 	mov.w	r4, #4294967295
 800d3a8:	4620      	mov	r0, r4
 800d3aa:	bd70      	pop	{r4, r5, r6, pc}
 800d3ac:	2000732c 	.word	0x2000732c

0800d3b0 <_malloc_r>:
 800d3b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d3b4:	1ccd      	adds	r5, r1, #3
 800d3b6:	f025 0503 	bic.w	r5, r5, #3
 800d3ba:	3508      	adds	r5, #8
 800d3bc:	2d0c      	cmp	r5, #12
 800d3be:	bf38      	it	cc
 800d3c0:	250c      	movcc	r5, #12
 800d3c2:	2d00      	cmp	r5, #0
 800d3c4:	4607      	mov	r7, r0
 800d3c6:	db01      	blt.n	800d3cc <_malloc_r+0x1c>
 800d3c8:	42a9      	cmp	r1, r5
 800d3ca:	d905      	bls.n	800d3d8 <_malloc_r+0x28>
 800d3cc:	230c      	movs	r3, #12
 800d3ce:	2600      	movs	r6, #0
 800d3d0:	603b      	str	r3, [r7, #0]
 800d3d2:	4630      	mov	r0, r6
 800d3d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d3d8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800d4ac <_malloc_r+0xfc>
 800d3dc:	f000 f868 	bl	800d4b0 <__malloc_lock>
 800d3e0:	f8d8 3000 	ldr.w	r3, [r8]
 800d3e4:	461c      	mov	r4, r3
 800d3e6:	bb5c      	cbnz	r4, 800d440 <_malloc_r+0x90>
 800d3e8:	4629      	mov	r1, r5
 800d3ea:	4638      	mov	r0, r7
 800d3ec:	f7ff ffc0 	bl	800d370 <sbrk_aligned>
 800d3f0:	1c43      	adds	r3, r0, #1
 800d3f2:	4604      	mov	r4, r0
 800d3f4:	d155      	bne.n	800d4a2 <_malloc_r+0xf2>
 800d3f6:	f8d8 4000 	ldr.w	r4, [r8]
 800d3fa:	4626      	mov	r6, r4
 800d3fc:	2e00      	cmp	r6, #0
 800d3fe:	d145      	bne.n	800d48c <_malloc_r+0xdc>
 800d400:	2c00      	cmp	r4, #0
 800d402:	d048      	beq.n	800d496 <_malloc_r+0xe6>
 800d404:	6823      	ldr	r3, [r4, #0]
 800d406:	4631      	mov	r1, r6
 800d408:	4638      	mov	r0, r7
 800d40a:	eb04 0903 	add.w	r9, r4, r3
 800d40e:	f001 ff89 	bl	800f324 <_sbrk_r>
 800d412:	4581      	cmp	r9, r0
 800d414:	d13f      	bne.n	800d496 <_malloc_r+0xe6>
 800d416:	6821      	ldr	r1, [r4, #0]
 800d418:	4638      	mov	r0, r7
 800d41a:	1a6d      	subs	r5, r5, r1
 800d41c:	4629      	mov	r1, r5
 800d41e:	f7ff ffa7 	bl	800d370 <sbrk_aligned>
 800d422:	3001      	adds	r0, #1
 800d424:	d037      	beq.n	800d496 <_malloc_r+0xe6>
 800d426:	6823      	ldr	r3, [r4, #0]
 800d428:	442b      	add	r3, r5
 800d42a:	6023      	str	r3, [r4, #0]
 800d42c:	f8d8 3000 	ldr.w	r3, [r8]
 800d430:	2b00      	cmp	r3, #0
 800d432:	d038      	beq.n	800d4a6 <_malloc_r+0xf6>
 800d434:	685a      	ldr	r2, [r3, #4]
 800d436:	42a2      	cmp	r2, r4
 800d438:	d12b      	bne.n	800d492 <_malloc_r+0xe2>
 800d43a:	2200      	movs	r2, #0
 800d43c:	605a      	str	r2, [r3, #4]
 800d43e:	e00f      	b.n	800d460 <_malloc_r+0xb0>
 800d440:	6822      	ldr	r2, [r4, #0]
 800d442:	1b52      	subs	r2, r2, r5
 800d444:	d41f      	bmi.n	800d486 <_malloc_r+0xd6>
 800d446:	2a0b      	cmp	r2, #11
 800d448:	d917      	bls.n	800d47a <_malloc_r+0xca>
 800d44a:	1961      	adds	r1, r4, r5
 800d44c:	42a3      	cmp	r3, r4
 800d44e:	6025      	str	r5, [r4, #0]
 800d450:	bf18      	it	ne
 800d452:	6059      	strne	r1, [r3, #4]
 800d454:	6863      	ldr	r3, [r4, #4]
 800d456:	bf08      	it	eq
 800d458:	f8c8 1000 	streq.w	r1, [r8]
 800d45c:	5162      	str	r2, [r4, r5]
 800d45e:	604b      	str	r3, [r1, #4]
 800d460:	4638      	mov	r0, r7
 800d462:	f104 060b 	add.w	r6, r4, #11
 800d466:	f000 f829 	bl	800d4bc <__malloc_unlock>
 800d46a:	f026 0607 	bic.w	r6, r6, #7
 800d46e:	1d23      	adds	r3, r4, #4
 800d470:	1af2      	subs	r2, r6, r3
 800d472:	d0ae      	beq.n	800d3d2 <_malloc_r+0x22>
 800d474:	1b9b      	subs	r3, r3, r6
 800d476:	50a3      	str	r3, [r4, r2]
 800d478:	e7ab      	b.n	800d3d2 <_malloc_r+0x22>
 800d47a:	42a3      	cmp	r3, r4
 800d47c:	6862      	ldr	r2, [r4, #4]
 800d47e:	d1dd      	bne.n	800d43c <_malloc_r+0x8c>
 800d480:	f8c8 2000 	str.w	r2, [r8]
 800d484:	e7ec      	b.n	800d460 <_malloc_r+0xb0>
 800d486:	4623      	mov	r3, r4
 800d488:	6864      	ldr	r4, [r4, #4]
 800d48a:	e7ac      	b.n	800d3e6 <_malloc_r+0x36>
 800d48c:	4634      	mov	r4, r6
 800d48e:	6876      	ldr	r6, [r6, #4]
 800d490:	e7b4      	b.n	800d3fc <_malloc_r+0x4c>
 800d492:	4613      	mov	r3, r2
 800d494:	e7cc      	b.n	800d430 <_malloc_r+0x80>
 800d496:	230c      	movs	r3, #12
 800d498:	4638      	mov	r0, r7
 800d49a:	603b      	str	r3, [r7, #0]
 800d49c:	f000 f80e 	bl	800d4bc <__malloc_unlock>
 800d4a0:	e797      	b.n	800d3d2 <_malloc_r+0x22>
 800d4a2:	6025      	str	r5, [r4, #0]
 800d4a4:	e7dc      	b.n	800d460 <_malloc_r+0xb0>
 800d4a6:	605b      	str	r3, [r3, #4]
 800d4a8:	deff      	udf	#255	; 0xff
 800d4aa:	bf00      	nop
 800d4ac:	20007328 	.word	0x20007328

0800d4b0 <__malloc_lock>:
 800d4b0:	4801      	ldr	r0, [pc, #4]	; (800d4b8 <__malloc_lock+0x8>)
 800d4b2:	f7ff b874 	b.w	800c59e <__retarget_lock_acquire_recursive>
 800d4b6:	bf00      	nop
 800d4b8:	20007324 	.word	0x20007324

0800d4bc <__malloc_unlock>:
 800d4bc:	4801      	ldr	r0, [pc, #4]	; (800d4c4 <__malloc_unlock+0x8>)
 800d4be:	f7ff b86f 	b.w	800c5a0 <__retarget_lock_release_recursive>
 800d4c2:	bf00      	nop
 800d4c4:	20007324 	.word	0x20007324

0800d4c8 <_Balloc>:
 800d4c8:	b570      	push	{r4, r5, r6, lr}
 800d4ca:	69c6      	ldr	r6, [r0, #28]
 800d4cc:	4604      	mov	r4, r0
 800d4ce:	460d      	mov	r5, r1
 800d4d0:	b976      	cbnz	r6, 800d4f0 <_Balloc+0x28>
 800d4d2:	2010      	movs	r0, #16
 800d4d4:	f7ff ff44 	bl	800d360 <malloc>
 800d4d8:	4602      	mov	r2, r0
 800d4da:	61e0      	str	r0, [r4, #28]
 800d4dc:	b920      	cbnz	r0, 800d4e8 <_Balloc+0x20>
 800d4de:	216b      	movs	r1, #107	; 0x6b
 800d4e0:	4b17      	ldr	r3, [pc, #92]	; (800d540 <_Balloc+0x78>)
 800d4e2:	4818      	ldr	r0, [pc, #96]	; (800d544 <_Balloc+0x7c>)
 800d4e4:	f001 ff34 	bl	800f350 <__assert_func>
 800d4e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d4ec:	6006      	str	r6, [r0, #0]
 800d4ee:	60c6      	str	r6, [r0, #12]
 800d4f0:	69e6      	ldr	r6, [r4, #28]
 800d4f2:	68f3      	ldr	r3, [r6, #12]
 800d4f4:	b183      	cbz	r3, 800d518 <_Balloc+0x50>
 800d4f6:	69e3      	ldr	r3, [r4, #28]
 800d4f8:	68db      	ldr	r3, [r3, #12]
 800d4fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d4fe:	b9b8      	cbnz	r0, 800d530 <_Balloc+0x68>
 800d500:	2101      	movs	r1, #1
 800d502:	fa01 f605 	lsl.w	r6, r1, r5
 800d506:	1d72      	adds	r2, r6, #5
 800d508:	4620      	mov	r0, r4
 800d50a:	0092      	lsls	r2, r2, #2
 800d50c:	f001 ff3e 	bl	800f38c <_calloc_r>
 800d510:	b160      	cbz	r0, 800d52c <_Balloc+0x64>
 800d512:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d516:	e00e      	b.n	800d536 <_Balloc+0x6e>
 800d518:	2221      	movs	r2, #33	; 0x21
 800d51a:	2104      	movs	r1, #4
 800d51c:	4620      	mov	r0, r4
 800d51e:	f001 ff35 	bl	800f38c <_calloc_r>
 800d522:	69e3      	ldr	r3, [r4, #28]
 800d524:	60f0      	str	r0, [r6, #12]
 800d526:	68db      	ldr	r3, [r3, #12]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d1e4      	bne.n	800d4f6 <_Balloc+0x2e>
 800d52c:	2000      	movs	r0, #0
 800d52e:	bd70      	pop	{r4, r5, r6, pc}
 800d530:	6802      	ldr	r2, [r0, #0]
 800d532:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d536:	2300      	movs	r3, #0
 800d538:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d53c:	e7f7      	b.n	800d52e <_Balloc+0x66>
 800d53e:	bf00      	nop
 800d540:	0803c814 	.word	0x0803c814
 800d544:	0803c894 	.word	0x0803c894

0800d548 <_Bfree>:
 800d548:	b570      	push	{r4, r5, r6, lr}
 800d54a:	69c6      	ldr	r6, [r0, #28]
 800d54c:	4605      	mov	r5, r0
 800d54e:	460c      	mov	r4, r1
 800d550:	b976      	cbnz	r6, 800d570 <_Bfree+0x28>
 800d552:	2010      	movs	r0, #16
 800d554:	f7ff ff04 	bl	800d360 <malloc>
 800d558:	4602      	mov	r2, r0
 800d55a:	61e8      	str	r0, [r5, #28]
 800d55c:	b920      	cbnz	r0, 800d568 <_Bfree+0x20>
 800d55e:	218f      	movs	r1, #143	; 0x8f
 800d560:	4b08      	ldr	r3, [pc, #32]	; (800d584 <_Bfree+0x3c>)
 800d562:	4809      	ldr	r0, [pc, #36]	; (800d588 <_Bfree+0x40>)
 800d564:	f001 fef4 	bl	800f350 <__assert_func>
 800d568:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d56c:	6006      	str	r6, [r0, #0]
 800d56e:	60c6      	str	r6, [r0, #12]
 800d570:	b13c      	cbz	r4, 800d582 <_Bfree+0x3a>
 800d572:	69eb      	ldr	r3, [r5, #28]
 800d574:	6862      	ldr	r2, [r4, #4]
 800d576:	68db      	ldr	r3, [r3, #12]
 800d578:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d57c:	6021      	str	r1, [r4, #0]
 800d57e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d582:	bd70      	pop	{r4, r5, r6, pc}
 800d584:	0803c814 	.word	0x0803c814
 800d588:	0803c894 	.word	0x0803c894

0800d58c <__multadd>:
 800d58c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d590:	4607      	mov	r7, r0
 800d592:	460c      	mov	r4, r1
 800d594:	461e      	mov	r6, r3
 800d596:	2000      	movs	r0, #0
 800d598:	690d      	ldr	r5, [r1, #16]
 800d59a:	f101 0c14 	add.w	ip, r1, #20
 800d59e:	f8dc 3000 	ldr.w	r3, [ip]
 800d5a2:	3001      	adds	r0, #1
 800d5a4:	b299      	uxth	r1, r3
 800d5a6:	fb02 6101 	mla	r1, r2, r1, r6
 800d5aa:	0c1e      	lsrs	r6, r3, #16
 800d5ac:	0c0b      	lsrs	r3, r1, #16
 800d5ae:	fb02 3306 	mla	r3, r2, r6, r3
 800d5b2:	b289      	uxth	r1, r1
 800d5b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d5b8:	4285      	cmp	r5, r0
 800d5ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d5be:	f84c 1b04 	str.w	r1, [ip], #4
 800d5c2:	dcec      	bgt.n	800d59e <__multadd+0x12>
 800d5c4:	b30e      	cbz	r6, 800d60a <__multadd+0x7e>
 800d5c6:	68a3      	ldr	r3, [r4, #8]
 800d5c8:	42ab      	cmp	r3, r5
 800d5ca:	dc19      	bgt.n	800d600 <__multadd+0x74>
 800d5cc:	6861      	ldr	r1, [r4, #4]
 800d5ce:	4638      	mov	r0, r7
 800d5d0:	3101      	adds	r1, #1
 800d5d2:	f7ff ff79 	bl	800d4c8 <_Balloc>
 800d5d6:	4680      	mov	r8, r0
 800d5d8:	b928      	cbnz	r0, 800d5e6 <__multadd+0x5a>
 800d5da:	4602      	mov	r2, r0
 800d5dc:	21ba      	movs	r1, #186	; 0xba
 800d5de:	4b0c      	ldr	r3, [pc, #48]	; (800d610 <__multadd+0x84>)
 800d5e0:	480c      	ldr	r0, [pc, #48]	; (800d614 <__multadd+0x88>)
 800d5e2:	f001 feb5 	bl	800f350 <__assert_func>
 800d5e6:	6922      	ldr	r2, [r4, #16]
 800d5e8:	f104 010c 	add.w	r1, r4, #12
 800d5ec:	3202      	adds	r2, #2
 800d5ee:	0092      	lsls	r2, r2, #2
 800d5f0:	300c      	adds	r0, #12
 800d5f2:	f7fe ffec 	bl	800c5ce <memcpy>
 800d5f6:	4621      	mov	r1, r4
 800d5f8:	4638      	mov	r0, r7
 800d5fa:	f7ff ffa5 	bl	800d548 <_Bfree>
 800d5fe:	4644      	mov	r4, r8
 800d600:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d604:	3501      	adds	r5, #1
 800d606:	615e      	str	r6, [r3, #20]
 800d608:	6125      	str	r5, [r4, #16]
 800d60a:	4620      	mov	r0, r4
 800d60c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d610:	0803c883 	.word	0x0803c883
 800d614:	0803c894 	.word	0x0803c894

0800d618 <__s2b>:
 800d618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d61c:	4615      	mov	r5, r2
 800d61e:	2209      	movs	r2, #9
 800d620:	461f      	mov	r7, r3
 800d622:	3308      	adds	r3, #8
 800d624:	460c      	mov	r4, r1
 800d626:	fb93 f3f2 	sdiv	r3, r3, r2
 800d62a:	4606      	mov	r6, r0
 800d62c:	2201      	movs	r2, #1
 800d62e:	2100      	movs	r1, #0
 800d630:	429a      	cmp	r2, r3
 800d632:	db09      	blt.n	800d648 <__s2b+0x30>
 800d634:	4630      	mov	r0, r6
 800d636:	f7ff ff47 	bl	800d4c8 <_Balloc>
 800d63a:	b940      	cbnz	r0, 800d64e <__s2b+0x36>
 800d63c:	4602      	mov	r2, r0
 800d63e:	21d3      	movs	r1, #211	; 0xd3
 800d640:	4b18      	ldr	r3, [pc, #96]	; (800d6a4 <__s2b+0x8c>)
 800d642:	4819      	ldr	r0, [pc, #100]	; (800d6a8 <__s2b+0x90>)
 800d644:	f001 fe84 	bl	800f350 <__assert_func>
 800d648:	0052      	lsls	r2, r2, #1
 800d64a:	3101      	adds	r1, #1
 800d64c:	e7f0      	b.n	800d630 <__s2b+0x18>
 800d64e:	9b08      	ldr	r3, [sp, #32]
 800d650:	2d09      	cmp	r5, #9
 800d652:	6143      	str	r3, [r0, #20]
 800d654:	f04f 0301 	mov.w	r3, #1
 800d658:	6103      	str	r3, [r0, #16]
 800d65a:	dd16      	ble.n	800d68a <__s2b+0x72>
 800d65c:	f104 0909 	add.w	r9, r4, #9
 800d660:	46c8      	mov	r8, r9
 800d662:	442c      	add	r4, r5
 800d664:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d668:	4601      	mov	r1, r0
 800d66a:	220a      	movs	r2, #10
 800d66c:	4630      	mov	r0, r6
 800d66e:	3b30      	subs	r3, #48	; 0x30
 800d670:	f7ff ff8c 	bl	800d58c <__multadd>
 800d674:	45a0      	cmp	r8, r4
 800d676:	d1f5      	bne.n	800d664 <__s2b+0x4c>
 800d678:	f1a5 0408 	sub.w	r4, r5, #8
 800d67c:	444c      	add	r4, r9
 800d67e:	1b2d      	subs	r5, r5, r4
 800d680:	1963      	adds	r3, r4, r5
 800d682:	42bb      	cmp	r3, r7
 800d684:	db04      	blt.n	800d690 <__s2b+0x78>
 800d686:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d68a:	2509      	movs	r5, #9
 800d68c:	340a      	adds	r4, #10
 800d68e:	e7f6      	b.n	800d67e <__s2b+0x66>
 800d690:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d694:	4601      	mov	r1, r0
 800d696:	220a      	movs	r2, #10
 800d698:	4630      	mov	r0, r6
 800d69a:	3b30      	subs	r3, #48	; 0x30
 800d69c:	f7ff ff76 	bl	800d58c <__multadd>
 800d6a0:	e7ee      	b.n	800d680 <__s2b+0x68>
 800d6a2:	bf00      	nop
 800d6a4:	0803c883 	.word	0x0803c883
 800d6a8:	0803c894 	.word	0x0803c894

0800d6ac <__hi0bits>:
 800d6ac:	0c02      	lsrs	r2, r0, #16
 800d6ae:	0412      	lsls	r2, r2, #16
 800d6b0:	4603      	mov	r3, r0
 800d6b2:	b9ca      	cbnz	r2, 800d6e8 <__hi0bits+0x3c>
 800d6b4:	0403      	lsls	r3, r0, #16
 800d6b6:	2010      	movs	r0, #16
 800d6b8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d6bc:	bf04      	itt	eq
 800d6be:	021b      	lsleq	r3, r3, #8
 800d6c0:	3008      	addeq	r0, #8
 800d6c2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d6c6:	bf04      	itt	eq
 800d6c8:	011b      	lsleq	r3, r3, #4
 800d6ca:	3004      	addeq	r0, #4
 800d6cc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d6d0:	bf04      	itt	eq
 800d6d2:	009b      	lsleq	r3, r3, #2
 800d6d4:	3002      	addeq	r0, #2
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	db05      	blt.n	800d6e6 <__hi0bits+0x3a>
 800d6da:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800d6de:	f100 0001 	add.w	r0, r0, #1
 800d6e2:	bf08      	it	eq
 800d6e4:	2020      	moveq	r0, #32
 800d6e6:	4770      	bx	lr
 800d6e8:	2000      	movs	r0, #0
 800d6ea:	e7e5      	b.n	800d6b8 <__hi0bits+0xc>

0800d6ec <__lo0bits>:
 800d6ec:	6803      	ldr	r3, [r0, #0]
 800d6ee:	4602      	mov	r2, r0
 800d6f0:	f013 0007 	ands.w	r0, r3, #7
 800d6f4:	d00b      	beq.n	800d70e <__lo0bits+0x22>
 800d6f6:	07d9      	lsls	r1, r3, #31
 800d6f8:	d421      	bmi.n	800d73e <__lo0bits+0x52>
 800d6fa:	0798      	lsls	r0, r3, #30
 800d6fc:	bf49      	itett	mi
 800d6fe:	085b      	lsrmi	r3, r3, #1
 800d700:	089b      	lsrpl	r3, r3, #2
 800d702:	2001      	movmi	r0, #1
 800d704:	6013      	strmi	r3, [r2, #0]
 800d706:	bf5c      	itt	pl
 800d708:	2002      	movpl	r0, #2
 800d70a:	6013      	strpl	r3, [r2, #0]
 800d70c:	4770      	bx	lr
 800d70e:	b299      	uxth	r1, r3
 800d710:	b909      	cbnz	r1, 800d716 <__lo0bits+0x2a>
 800d712:	2010      	movs	r0, #16
 800d714:	0c1b      	lsrs	r3, r3, #16
 800d716:	b2d9      	uxtb	r1, r3
 800d718:	b909      	cbnz	r1, 800d71e <__lo0bits+0x32>
 800d71a:	3008      	adds	r0, #8
 800d71c:	0a1b      	lsrs	r3, r3, #8
 800d71e:	0719      	lsls	r1, r3, #28
 800d720:	bf04      	itt	eq
 800d722:	091b      	lsreq	r3, r3, #4
 800d724:	3004      	addeq	r0, #4
 800d726:	0799      	lsls	r1, r3, #30
 800d728:	bf04      	itt	eq
 800d72a:	089b      	lsreq	r3, r3, #2
 800d72c:	3002      	addeq	r0, #2
 800d72e:	07d9      	lsls	r1, r3, #31
 800d730:	d403      	bmi.n	800d73a <__lo0bits+0x4e>
 800d732:	085b      	lsrs	r3, r3, #1
 800d734:	f100 0001 	add.w	r0, r0, #1
 800d738:	d003      	beq.n	800d742 <__lo0bits+0x56>
 800d73a:	6013      	str	r3, [r2, #0]
 800d73c:	4770      	bx	lr
 800d73e:	2000      	movs	r0, #0
 800d740:	4770      	bx	lr
 800d742:	2020      	movs	r0, #32
 800d744:	4770      	bx	lr
	...

0800d748 <__i2b>:
 800d748:	b510      	push	{r4, lr}
 800d74a:	460c      	mov	r4, r1
 800d74c:	2101      	movs	r1, #1
 800d74e:	f7ff febb 	bl	800d4c8 <_Balloc>
 800d752:	4602      	mov	r2, r0
 800d754:	b928      	cbnz	r0, 800d762 <__i2b+0x1a>
 800d756:	f240 1145 	movw	r1, #325	; 0x145
 800d75a:	4b04      	ldr	r3, [pc, #16]	; (800d76c <__i2b+0x24>)
 800d75c:	4804      	ldr	r0, [pc, #16]	; (800d770 <__i2b+0x28>)
 800d75e:	f001 fdf7 	bl	800f350 <__assert_func>
 800d762:	2301      	movs	r3, #1
 800d764:	6144      	str	r4, [r0, #20]
 800d766:	6103      	str	r3, [r0, #16]
 800d768:	bd10      	pop	{r4, pc}
 800d76a:	bf00      	nop
 800d76c:	0803c883 	.word	0x0803c883
 800d770:	0803c894 	.word	0x0803c894

0800d774 <__multiply>:
 800d774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d778:	4691      	mov	r9, r2
 800d77a:	690a      	ldr	r2, [r1, #16]
 800d77c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d780:	460c      	mov	r4, r1
 800d782:	429a      	cmp	r2, r3
 800d784:	bfbe      	ittt	lt
 800d786:	460b      	movlt	r3, r1
 800d788:	464c      	movlt	r4, r9
 800d78a:	4699      	movlt	r9, r3
 800d78c:	6927      	ldr	r7, [r4, #16]
 800d78e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d792:	68a3      	ldr	r3, [r4, #8]
 800d794:	6861      	ldr	r1, [r4, #4]
 800d796:	eb07 060a 	add.w	r6, r7, sl
 800d79a:	42b3      	cmp	r3, r6
 800d79c:	b085      	sub	sp, #20
 800d79e:	bfb8      	it	lt
 800d7a0:	3101      	addlt	r1, #1
 800d7a2:	f7ff fe91 	bl	800d4c8 <_Balloc>
 800d7a6:	b930      	cbnz	r0, 800d7b6 <__multiply+0x42>
 800d7a8:	4602      	mov	r2, r0
 800d7aa:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d7ae:	4b43      	ldr	r3, [pc, #268]	; (800d8bc <__multiply+0x148>)
 800d7b0:	4843      	ldr	r0, [pc, #268]	; (800d8c0 <__multiply+0x14c>)
 800d7b2:	f001 fdcd 	bl	800f350 <__assert_func>
 800d7b6:	f100 0514 	add.w	r5, r0, #20
 800d7ba:	462b      	mov	r3, r5
 800d7bc:	2200      	movs	r2, #0
 800d7be:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d7c2:	4543      	cmp	r3, r8
 800d7c4:	d321      	bcc.n	800d80a <__multiply+0x96>
 800d7c6:	f104 0314 	add.w	r3, r4, #20
 800d7ca:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d7ce:	f109 0314 	add.w	r3, r9, #20
 800d7d2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d7d6:	9202      	str	r2, [sp, #8]
 800d7d8:	1b3a      	subs	r2, r7, r4
 800d7da:	3a15      	subs	r2, #21
 800d7dc:	f022 0203 	bic.w	r2, r2, #3
 800d7e0:	3204      	adds	r2, #4
 800d7e2:	f104 0115 	add.w	r1, r4, #21
 800d7e6:	428f      	cmp	r7, r1
 800d7e8:	bf38      	it	cc
 800d7ea:	2204      	movcc	r2, #4
 800d7ec:	9201      	str	r2, [sp, #4]
 800d7ee:	9a02      	ldr	r2, [sp, #8]
 800d7f0:	9303      	str	r3, [sp, #12]
 800d7f2:	429a      	cmp	r2, r3
 800d7f4:	d80c      	bhi.n	800d810 <__multiply+0x9c>
 800d7f6:	2e00      	cmp	r6, #0
 800d7f8:	dd03      	ble.n	800d802 <__multiply+0x8e>
 800d7fa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d05a      	beq.n	800d8b8 <__multiply+0x144>
 800d802:	6106      	str	r6, [r0, #16]
 800d804:	b005      	add	sp, #20
 800d806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d80a:	f843 2b04 	str.w	r2, [r3], #4
 800d80e:	e7d8      	b.n	800d7c2 <__multiply+0x4e>
 800d810:	f8b3 a000 	ldrh.w	sl, [r3]
 800d814:	f1ba 0f00 	cmp.w	sl, #0
 800d818:	d023      	beq.n	800d862 <__multiply+0xee>
 800d81a:	46a9      	mov	r9, r5
 800d81c:	f04f 0c00 	mov.w	ip, #0
 800d820:	f104 0e14 	add.w	lr, r4, #20
 800d824:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d828:	f8d9 1000 	ldr.w	r1, [r9]
 800d82c:	fa1f fb82 	uxth.w	fp, r2
 800d830:	b289      	uxth	r1, r1
 800d832:	fb0a 110b 	mla	r1, sl, fp, r1
 800d836:	4461      	add	r1, ip
 800d838:	f8d9 c000 	ldr.w	ip, [r9]
 800d83c:	0c12      	lsrs	r2, r2, #16
 800d83e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800d842:	fb0a c202 	mla	r2, sl, r2, ip
 800d846:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d84a:	b289      	uxth	r1, r1
 800d84c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d850:	4577      	cmp	r7, lr
 800d852:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d856:	f849 1b04 	str.w	r1, [r9], #4
 800d85a:	d8e3      	bhi.n	800d824 <__multiply+0xb0>
 800d85c:	9a01      	ldr	r2, [sp, #4]
 800d85e:	f845 c002 	str.w	ip, [r5, r2]
 800d862:	9a03      	ldr	r2, [sp, #12]
 800d864:	3304      	adds	r3, #4
 800d866:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d86a:	f1b9 0f00 	cmp.w	r9, #0
 800d86e:	d021      	beq.n	800d8b4 <__multiply+0x140>
 800d870:	46ae      	mov	lr, r5
 800d872:	f04f 0a00 	mov.w	sl, #0
 800d876:	6829      	ldr	r1, [r5, #0]
 800d878:	f104 0c14 	add.w	ip, r4, #20
 800d87c:	f8bc b000 	ldrh.w	fp, [ip]
 800d880:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d884:	b289      	uxth	r1, r1
 800d886:	fb09 220b 	mla	r2, r9, fp, r2
 800d88a:	4452      	add	r2, sl
 800d88c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d890:	f84e 1b04 	str.w	r1, [lr], #4
 800d894:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d898:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d89c:	f8be 1000 	ldrh.w	r1, [lr]
 800d8a0:	4567      	cmp	r7, ip
 800d8a2:	fb09 110a 	mla	r1, r9, sl, r1
 800d8a6:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d8aa:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d8ae:	d8e5      	bhi.n	800d87c <__multiply+0x108>
 800d8b0:	9a01      	ldr	r2, [sp, #4]
 800d8b2:	50a9      	str	r1, [r5, r2]
 800d8b4:	3504      	adds	r5, #4
 800d8b6:	e79a      	b.n	800d7ee <__multiply+0x7a>
 800d8b8:	3e01      	subs	r6, #1
 800d8ba:	e79c      	b.n	800d7f6 <__multiply+0x82>
 800d8bc:	0803c883 	.word	0x0803c883
 800d8c0:	0803c894 	.word	0x0803c894

0800d8c4 <__pow5mult>:
 800d8c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8c8:	4615      	mov	r5, r2
 800d8ca:	f012 0203 	ands.w	r2, r2, #3
 800d8ce:	4606      	mov	r6, r0
 800d8d0:	460f      	mov	r7, r1
 800d8d2:	d007      	beq.n	800d8e4 <__pow5mult+0x20>
 800d8d4:	4c25      	ldr	r4, [pc, #148]	; (800d96c <__pow5mult+0xa8>)
 800d8d6:	3a01      	subs	r2, #1
 800d8d8:	2300      	movs	r3, #0
 800d8da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d8de:	f7ff fe55 	bl	800d58c <__multadd>
 800d8e2:	4607      	mov	r7, r0
 800d8e4:	10ad      	asrs	r5, r5, #2
 800d8e6:	d03d      	beq.n	800d964 <__pow5mult+0xa0>
 800d8e8:	69f4      	ldr	r4, [r6, #28]
 800d8ea:	b97c      	cbnz	r4, 800d90c <__pow5mult+0x48>
 800d8ec:	2010      	movs	r0, #16
 800d8ee:	f7ff fd37 	bl	800d360 <malloc>
 800d8f2:	4602      	mov	r2, r0
 800d8f4:	61f0      	str	r0, [r6, #28]
 800d8f6:	b928      	cbnz	r0, 800d904 <__pow5mult+0x40>
 800d8f8:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d8fc:	4b1c      	ldr	r3, [pc, #112]	; (800d970 <__pow5mult+0xac>)
 800d8fe:	481d      	ldr	r0, [pc, #116]	; (800d974 <__pow5mult+0xb0>)
 800d900:	f001 fd26 	bl	800f350 <__assert_func>
 800d904:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d908:	6004      	str	r4, [r0, #0]
 800d90a:	60c4      	str	r4, [r0, #12]
 800d90c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d910:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d914:	b94c      	cbnz	r4, 800d92a <__pow5mult+0x66>
 800d916:	f240 2171 	movw	r1, #625	; 0x271
 800d91a:	4630      	mov	r0, r6
 800d91c:	f7ff ff14 	bl	800d748 <__i2b>
 800d920:	2300      	movs	r3, #0
 800d922:	4604      	mov	r4, r0
 800d924:	f8c8 0008 	str.w	r0, [r8, #8]
 800d928:	6003      	str	r3, [r0, #0]
 800d92a:	f04f 0900 	mov.w	r9, #0
 800d92e:	07eb      	lsls	r3, r5, #31
 800d930:	d50a      	bpl.n	800d948 <__pow5mult+0x84>
 800d932:	4639      	mov	r1, r7
 800d934:	4622      	mov	r2, r4
 800d936:	4630      	mov	r0, r6
 800d938:	f7ff ff1c 	bl	800d774 <__multiply>
 800d93c:	4680      	mov	r8, r0
 800d93e:	4639      	mov	r1, r7
 800d940:	4630      	mov	r0, r6
 800d942:	f7ff fe01 	bl	800d548 <_Bfree>
 800d946:	4647      	mov	r7, r8
 800d948:	106d      	asrs	r5, r5, #1
 800d94a:	d00b      	beq.n	800d964 <__pow5mult+0xa0>
 800d94c:	6820      	ldr	r0, [r4, #0]
 800d94e:	b938      	cbnz	r0, 800d960 <__pow5mult+0x9c>
 800d950:	4622      	mov	r2, r4
 800d952:	4621      	mov	r1, r4
 800d954:	4630      	mov	r0, r6
 800d956:	f7ff ff0d 	bl	800d774 <__multiply>
 800d95a:	6020      	str	r0, [r4, #0]
 800d95c:	f8c0 9000 	str.w	r9, [r0]
 800d960:	4604      	mov	r4, r0
 800d962:	e7e4      	b.n	800d92e <__pow5mult+0x6a>
 800d964:	4638      	mov	r0, r7
 800d966:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d96a:	bf00      	nop
 800d96c:	0803c9e0 	.word	0x0803c9e0
 800d970:	0803c814 	.word	0x0803c814
 800d974:	0803c894 	.word	0x0803c894

0800d978 <__lshift>:
 800d978:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d97c:	460c      	mov	r4, r1
 800d97e:	4607      	mov	r7, r0
 800d980:	4691      	mov	r9, r2
 800d982:	6923      	ldr	r3, [r4, #16]
 800d984:	6849      	ldr	r1, [r1, #4]
 800d986:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d98a:	68a3      	ldr	r3, [r4, #8]
 800d98c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d990:	f108 0601 	add.w	r6, r8, #1
 800d994:	42b3      	cmp	r3, r6
 800d996:	db0b      	blt.n	800d9b0 <__lshift+0x38>
 800d998:	4638      	mov	r0, r7
 800d99a:	f7ff fd95 	bl	800d4c8 <_Balloc>
 800d99e:	4605      	mov	r5, r0
 800d9a0:	b948      	cbnz	r0, 800d9b6 <__lshift+0x3e>
 800d9a2:	4602      	mov	r2, r0
 800d9a4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d9a8:	4b27      	ldr	r3, [pc, #156]	; (800da48 <__lshift+0xd0>)
 800d9aa:	4828      	ldr	r0, [pc, #160]	; (800da4c <__lshift+0xd4>)
 800d9ac:	f001 fcd0 	bl	800f350 <__assert_func>
 800d9b0:	3101      	adds	r1, #1
 800d9b2:	005b      	lsls	r3, r3, #1
 800d9b4:	e7ee      	b.n	800d994 <__lshift+0x1c>
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	f100 0114 	add.w	r1, r0, #20
 800d9bc:	f100 0210 	add.w	r2, r0, #16
 800d9c0:	4618      	mov	r0, r3
 800d9c2:	4553      	cmp	r3, sl
 800d9c4:	db33      	blt.n	800da2e <__lshift+0xb6>
 800d9c6:	6920      	ldr	r0, [r4, #16]
 800d9c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d9cc:	f104 0314 	add.w	r3, r4, #20
 800d9d0:	f019 091f 	ands.w	r9, r9, #31
 800d9d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d9d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d9dc:	d02b      	beq.n	800da36 <__lshift+0xbe>
 800d9de:	468a      	mov	sl, r1
 800d9e0:	2200      	movs	r2, #0
 800d9e2:	f1c9 0e20 	rsb	lr, r9, #32
 800d9e6:	6818      	ldr	r0, [r3, #0]
 800d9e8:	fa00 f009 	lsl.w	r0, r0, r9
 800d9ec:	4310      	orrs	r0, r2
 800d9ee:	f84a 0b04 	str.w	r0, [sl], #4
 800d9f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9f6:	459c      	cmp	ip, r3
 800d9f8:	fa22 f20e 	lsr.w	r2, r2, lr
 800d9fc:	d8f3      	bhi.n	800d9e6 <__lshift+0x6e>
 800d9fe:	ebac 0304 	sub.w	r3, ip, r4
 800da02:	3b15      	subs	r3, #21
 800da04:	f023 0303 	bic.w	r3, r3, #3
 800da08:	3304      	adds	r3, #4
 800da0a:	f104 0015 	add.w	r0, r4, #21
 800da0e:	4584      	cmp	ip, r0
 800da10:	bf38      	it	cc
 800da12:	2304      	movcc	r3, #4
 800da14:	50ca      	str	r2, [r1, r3]
 800da16:	b10a      	cbz	r2, 800da1c <__lshift+0xa4>
 800da18:	f108 0602 	add.w	r6, r8, #2
 800da1c:	3e01      	subs	r6, #1
 800da1e:	4638      	mov	r0, r7
 800da20:	4621      	mov	r1, r4
 800da22:	612e      	str	r6, [r5, #16]
 800da24:	f7ff fd90 	bl	800d548 <_Bfree>
 800da28:	4628      	mov	r0, r5
 800da2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da2e:	f842 0f04 	str.w	r0, [r2, #4]!
 800da32:	3301      	adds	r3, #1
 800da34:	e7c5      	b.n	800d9c2 <__lshift+0x4a>
 800da36:	3904      	subs	r1, #4
 800da38:	f853 2b04 	ldr.w	r2, [r3], #4
 800da3c:	459c      	cmp	ip, r3
 800da3e:	f841 2f04 	str.w	r2, [r1, #4]!
 800da42:	d8f9      	bhi.n	800da38 <__lshift+0xc0>
 800da44:	e7ea      	b.n	800da1c <__lshift+0xa4>
 800da46:	bf00      	nop
 800da48:	0803c883 	.word	0x0803c883
 800da4c:	0803c894 	.word	0x0803c894

0800da50 <__mcmp>:
 800da50:	4603      	mov	r3, r0
 800da52:	690a      	ldr	r2, [r1, #16]
 800da54:	6900      	ldr	r0, [r0, #16]
 800da56:	b530      	push	{r4, r5, lr}
 800da58:	1a80      	subs	r0, r0, r2
 800da5a:	d10d      	bne.n	800da78 <__mcmp+0x28>
 800da5c:	3314      	adds	r3, #20
 800da5e:	3114      	adds	r1, #20
 800da60:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800da64:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800da68:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800da6c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800da70:	4295      	cmp	r5, r2
 800da72:	d002      	beq.n	800da7a <__mcmp+0x2a>
 800da74:	d304      	bcc.n	800da80 <__mcmp+0x30>
 800da76:	2001      	movs	r0, #1
 800da78:	bd30      	pop	{r4, r5, pc}
 800da7a:	42a3      	cmp	r3, r4
 800da7c:	d3f4      	bcc.n	800da68 <__mcmp+0x18>
 800da7e:	e7fb      	b.n	800da78 <__mcmp+0x28>
 800da80:	f04f 30ff 	mov.w	r0, #4294967295
 800da84:	e7f8      	b.n	800da78 <__mcmp+0x28>
	...

0800da88 <__mdiff>:
 800da88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da8c:	460d      	mov	r5, r1
 800da8e:	4607      	mov	r7, r0
 800da90:	4611      	mov	r1, r2
 800da92:	4628      	mov	r0, r5
 800da94:	4614      	mov	r4, r2
 800da96:	f7ff ffdb 	bl	800da50 <__mcmp>
 800da9a:	1e06      	subs	r6, r0, #0
 800da9c:	d111      	bne.n	800dac2 <__mdiff+0x3a>
 800da9e:	4631      	mov	r1, r6
 800daa0:	4638      	mov	r0, r7
 800daa2:	f7ff fd11 	bl	800d4c8 <_Balloc>
 800daa6:	4602      	mov	r2, r0
 800daa8:	b928      	cbnz	r0, 800dab6 <__mdiff+0x2e>
 800daaa:	f240 2137 	movw	r1, #567	; 0x237
 800daae:	4b3a      	ldr	r3, [pc, #232]	; (800db98 <__mdiff+0x110>)
 800dab0:	483a      	ldr	r0, [pc, #232]	; (800db9c <__mdiff+0x114>)
 800dab2:	f001 fc4d 	bl	800f350 <__assert_func>
 800dab6:	2301      	movs	r3, #1
 800dab8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800dabc:	4610      	mov	r0, r2
 800dabe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dac2:	bfa4      	itt	ge
 800dac4:	4623      	movge	r3, r4
 800dac6:	462c      	movge	r4, r5
 800dac8:	4638      	mov	r0, r7
 800daca:	6861      	ldr	r1, [r4, #4]
 800dacc:	bfa6      	itte	ge
 800dace:	461d      	movge	r5, r3
 800dad0:	2600      	movge	r6, #0
 800dad2:	2601      	movlt	r6, #1
 800dad4:	f7ff fcf8 	bl	800d4c8 <_Balloc>
 800dad8:	4602      	mov	r2, r0
 800dada:	b918      	cbnz	r0, 800dae4 <__mdiff+0x5c>
 800dadc:	f240 2145 	movw	r1, #581	; 0x245
 800dae0:	4b2d      	ldr	r3, [pc, #180]	; (800db98 <__mdiff+0x110>)
 800dae2:	e7e5      	b.n	800dab0 <__mdiff+0x28>
 800dae4:	f102 0814 	add.w	r8, r2, #20
 800dae8:	46c2      	mov	sl, r8
 800daea:	f04f 0c00 	mov.w	ip, #0
 800daee:	6927      	ldr	r7, [r4, #16]
 800daf0:	60c6      	str	r6, [r0, #12]
 800daf2:	692e      	ldr	r6, [r5, #16]
 800daf4:	f104 0014 	add.w	r0, r4, #20
 800daf8:	f105 0914 	add.w	r9, r5, #20
 800dafc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800db00:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800db04:	3410      	adds	r4, #16
 800db06:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800db0a:	f859 3b04 	ldr.w	r3, [r9], #4
 800db0e:	fa1f f18b 	uxth.w	r1, fp
 800db12:	4461      	add	r1, ip
 800db14:	fa1f fc83 	uxth.w	ip, r3
 800db18:	0c1b      	lsrs	r3, r3, #16
 800db1a:	eba1 010c 	sub.w	r1, r1, ip
 800db1e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800db22:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800db26:	b289      	uxth	r1, r1
 800db28:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800db2c:	454e      	cmp	r6, r9
 800db2e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800db32:	f84a 1b04 	str.w	r1, [sl], #4
 800db36:	d8e6      	bhi.n	800db06 <__mdiff+0x7e>
 800db38:	1b73      	subs	r3, r6, r5
 800db3a:	3b15      	subs	r3, #21
 800db3c:	f023 0303 	bic.w	r3, r3, #3
 800db40:	3515      	adds	r5, #21
 800db42:	3304      	adds	r3, #4
 800db44:	42ae      	cmp	r6, r5
 800db46:	bf38      	it	cc
 800db48:	2304      	movcc	r3, #4
 800db4a:	4418      	add	r0, r3
 800db4c:	4443      	add	r3, r8
 800db4e:	461e      	mov	r6, r3
 800db50:	4605      	mov	r5, r0
 800db52:	4575      	cmp	r5, lr
 800db54:	d30e      	bcc.n	800db74 <__mdiff+0xec>
 800db56:	f10e 0103 	add.w	r1, lr, #3
 800db5a:	1a09      	subs	r1, r1, r0
 800db5c:	f021 0103 	bic.w	r1, r1, #3
 800db60:	3803      	subs	r0, #3
 800db62:	4586      	cmp	lr, r0
 800db64:	bf38      	it	cc
 800db66:	2100      	movcc	r1, #0
 800db68:	440b      	add	r3, r1
 800db6a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800db6e:	b189      	cbz	r1, 800db94 <__mdiff+0x10c>
 800db70:	6117      	str	r7, [r2, #16]
 800db72:	e7a3      	b.n	800dabc <__mdiff+0x34>
 800db74:	f855 8b04 	ldr.w	r8, [r5], #4
 800db78:	fa1f f188 	uxth.w	r1, r8
 800db7c:	4461      	add	r1, ip
 800db7e:	140c      	asrs	r4, r1, #16
 800db80:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800db84:	b289      	uxth	r1, r1
 800db86:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800db8a:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800db8e:	f846 1b04 	str.w	r1, [r6], #4
 800db92:	e7de      	b.n	800db52 <__mdiff+0xca>
 800db94:	3f01      	subs	r7, #1
 800db96:	e7e8      	b.n	800db6a <__mdiff+0xe2>
 800db98:	0803c883 	.word	0x0803c883
 800db9c:	0803c894 	.word	0x0803c894

0800dba0 <__ulp>:
 800dba0:	4b0e      	ldr	r3, [pc, #56]	; (800dbdc <__ulp+0x3c>)
 800dba2:	400b      	ands	r3, r1
 800dba4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	dc08      	bgt.n	800dbbe <__ulp+0x1e>
 800dbac:	425b      	negs	r3, r3
 800dbae:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800dbb2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800dbb6:	da04      	bge.n	800dbc2 <__ulp+0x22>
 800dbb8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800dbbc:	4113      	asrs	r3, r2
 800dbbe:	2200      	movs	r2, #0
 800dbc0:	e008      	b.n	800dbd4 <__ulp+0x34>
 800dbc2:	f1a2 0314 	sub.w	r3, r2, #20
 800dbc6:	2b1e      	cmp	r3, #30
 800dbc8:	bfd6      	itet	le
 800dbca:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800dbce:	2201      	movgt	r2, #1
 800dbd0:	40da      	lsrle	r2, r3
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	4619      	mov	r1, r3
 800dbd6:	4610      	mov	r0, r2
 800dbd8:	4770      	bx	lr
 800dbda:	bf00      	nop
 800dbdc:	7ff00000 	.word	0x7ff00000

0800dbe0 <__b2d>:
 800dbe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbe2:	6905      	ldr	r5, [r0, #16]
 800dbe4:	f100 0714 	add.w	r7, r0, #20
 800dbe8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800dbec:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800dbf0:	1f2e      	subs	r6, r5, #4
 800dbf2:	4620      	mov	r0, r4
 800dbf4:	f7ff fd5a 	bl	800d6ac <__hi0bits>
 800dbf8:	f1c0 0220 	rsb	r2, r0, #32
 800dbfc:	280a      	cmp	r0, #10
 800dbfe:	4603      	mov	r3, r0
 800dc00:	f8df c068 	ldr.w	ip, [pc, #104]	; 800dc6c <__b2d+0x8c>
 800dc04:	600a      	str	r2, [r1, #0]
 800dc06:	dc12      	bgt.n	800dc2e <__b2d+0x4e>
 800dc08:	f1c0 0e0b 	rsb	lr, r0, #11
 800dc0c:	fa24 f20e 	lsr.w	r2, r4, lr
 800dc10:	42b7      	cmp	r7, r6
 800dc12:	ea42 010c 	orr.w	r1, r2, ip
 800dc16:	bf2c      	ite	cs
 800dc18:	2200      	movcs	r2, #0
 800dc1a:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800dc1e:	3315      	adds	r3, #21
 800dc20:	fa04 f303 	lsl.w	r3, r4, r3
 800dc24:	fa22 f20e 	lsr.w	r2, r2, lr
 800dc28:	431a      	orrs	r2, r3
 800dc2a:	4610      	mov	r0, r2
 800dc2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc2e:	42b7      	cmp	r7, r6
 800dc30:	bf2e      	itee	cs
 800dc32:	2200      	movcs	r2, #0
 800dc34:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800dc38:	f1a5 0608 	subcc.w	r6, r5, #8
 800dc3c:	3b0b      	subs	r3, #11
 800dc3e:	d012      	beq.n	800dc66 <__b2d+0x86>
 800dc40:	f1c3 0520 	rsb	r5, r3, #32
 800dc44:	fa22 f105 	lsr.w	r1, r2, r5
 800dc48:	409c      	lsls	r4, r3
 800dc4a:	430c      	orrs	r4, r1
 800dc4c:	42be      	cmp	r6, r7
 800dc4e:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 800dc52:	bf94      	ite	ls
 800dc54:	2400      	movls	r4, #0
 800dc56:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800dc5a:	409a      	lsls	r2, r3
 800dc5c:	40ec      	lsrs	r4, r5
 800dc5e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800dc62:	4322      	orrs	r2, r4
 800dc64:	e7e1      	b.n	800dc2a <__b2d+0x4a>
 800dc66:	ea44 010c 	orr.w	r1, r4, ip
 800dc6a:	e7de      	b.n	800dc2a <__b2d+0x4a>
 800dc6c:	3ff00000 	.word	0x3ff00000

0800dc70 <__d2b>:
 800dc70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc72:	2101      	movs	r1, #1
 800dc74:	4617      	mov	r7, r2
 800dc76:	461c      	mov	r4, r3
 800dc78:	9e08      	ldr	r6, [sp, #32]
 800dc7a:	f7ff fc25 	bl	800d4c8 <_Balloc>
 800dc7e:	4605      	mov	r5, r0
 800dc80:	b930      	cbnz	r0, 800dc90 <__d2b+0x20>
 800dc82:	4602      	mov	r2, r0
 800dc84:	f240 310f 	movw	r1, #783	; 0x30f
 800dc88:	4b22      	ldr	r3, [pc, #136]	; (800dd14 <__d2b+0xa4>)
 800dc8a:	4823      	ldr	r0, [pc, #140]	; (800dd18 <__d2b+0xa8>)
 800dc8c:	f001 fb60 	bl	800f350 <__assert_func>
 800dc90:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800dc94:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800dc98:	bb24      	cbnz	r4, 800dce4 <__d2b+0x74>
 800dc9a:	2f00      	cmp	r7, #0
 800dc9c:	9301      	str	r3, [sp, #4]
 800dc9e:	d026      	beq.n	800dcee <__d2b+0x7e>
 800dca0:	4668      	mov	r0, sp
 800dca2:	9700      	str	r7, [sp, #0]
 800dca4:	f7ff fd22 	bl	800d6ec <__lo0bits>
 800dca8:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dcac:	b1e8      	cbz	r0, 800dcea <__d2b+0x7a>
 800dcae:	f1c0 0320 	rsb	r3, r0, #32
 800dcb2:	fa02 f303 	lsl.w	r3, r2, r3
 800dcb6:	430b      	orrs	r3, r1
 800dcb8:	40c2      	lsrs	r2, r0
 800dcba:	616b      	str	r3, [r5, #20]
 800dcbc:	9201      	str	r2, [sp, #4]
 800dcbe:	9b01      	ldr	r3, [sp, #4]
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	bf14      	ite	ne
 800dcc4:	2102      	movne	r1, #2
 800dcc6:	2101      	moveq	r1, #1
 800dcc8:	61ab      	str	r3, [r5, #24]
 800dcca:	6129      	str	r1, [r5, #16]
 800dccc:	b1bc      	cbz	r4, 800dcfe <__d2b+0x8e>
 800dcce:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800dcd2:	4404      	add	r4, r0
 800dcd4:	6034      	str	r4, [r6, #0]
 800dcd6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800dcda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dcdc:	6018      	str	r0, [r3, #0]
 800dcde:	4628      	mov	r0, r5
 800dce0:	b003      	add	sp, #12
 800dce2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dce4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dce8:	e7d7      	b.n	800dc9a <__d2b+0x2a>
 800dcea:	6169      	str	r1, [r5, #20]
 800dcec:	e7e7      	b.n	800dcbe <__d2b+0x4e>
 800dcee:	a801      	add	r0, sp, #4
 800dcf0:	f7ff fcfc 	bl	800d6ec <__lo0bits>
 800dcf4:	9b01      	ldr	r3, [sp, #4]
 800dcf6:	2101      	movs	r1, #1
 800dcf8:	616b      	str	r3, [r5, #20]
 800dcfa:	3020      	adds	r0, #32
 800dcfc:	e7e5      	b.n	800dcca <__d2b+0x5a>
 800dcfe:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800dd02:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800dd06:	6030      	str	r0, [r6, #0]
 800dd08:	6918      	ldr	r0, [r3, #16]
 800dd0a:	f7ff fccf 	bl	800d6ac <__hi0bits>
 800dd0e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800dd12:	e7e2      	b.n	800dcda <__d2b+0x6a>
 800dd14:	0803c883 	.word	0x0803c883
 800dd18:	0803c894 	.word	0x0803c894

0800dd1c <__ratio>:
 800dd1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd20:	4688      	mov	r8, r1
 800dd22:	4669      	mov	r1, sp
 800dd24:	4681      	mov	r9, r0
 800dd26:	f7ff ff5b 	bl	800dbe0 <__b2d>
 800dd2a:	460f      	mov	r7, r1
 800dd2c:	4604      	mov	r4, r0
 800dd2e:	460d      	mov	r5, r1
 800dd30:	4640      	mov	r0, r8
 800dd32:	a901      	add	r1, sp, #4
 800dd34:	f7ff ff54 	bl	800dbe0 <__b2d>
 800dd38:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800dd3c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800dd40:	468b      	mov	fp, r1
 800dd42:	eba3 0c02 	sub.w	ip, r3, r2
 800dd46:	e9dd 3200 	ldrd	r3, r2, [sp]
 800dd4a:	1a9b      	subs	r3, r3, r2
 800dd4c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	bfd5      	itete	le
 800dd54:	460a      	movle	r2, r1
 800dd56:	462a      	movgt	r2, r5
 800dd58:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800dd5c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800dd60:	bfd8      	it	le
 800dd62:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800dd66:	465b      	mov	r3, fp
 800dd68:	4602      	mov	r2, r0
 800dd6a:	4639      	mov	r1, r7
 800dd6c:	4620      	mov	r0, r4
 800dd6e:	f7f2 fd4d 	bl	800080c <__aeabi_ddiv>
 800dd72:	b003      	add	sp, #12
 800dd74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dd78 <__copybits>:
 800dd78:	3901      	subs	r1, #1
 800dd7a:	b570      	push	{r4, r5, r6, lr}
 800dd7c:	1149      	asrs	r1, r1, #5
 800dd7e:	6914      	ldr	r4, [r2, #16]
 800dd80:	3101      	adds	r1, #1
 800dd82:	f102 0314 	add.w	r3, r2, #20
 800dd86:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800dd8a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800dd8e:	1f05      	subs	r5, r0, #4
 800dd90:	42a3      	cmp	r3, r4
 800dd92:	d30c      	bcc.n	800ddae <__copybits+0x36>
 800dd94:	1aa3      	subs	r3, r4, r2
 800dd96:	3b11      	subs	r3, #17
 800dd98:	f023 0303 	bic.w	r3, r3, #3
 800dd9c:	3211      	adds	r2, #17
 800dd9e:	42a2      	cmp	r2, r4
 800dda0:	bf88      	it	hi
 800dda2:	2300      	movhi	r3, #0
 800dda4:	4418      	add	r0, r3
 800dda6:	2300      	movs	r3, #0
 800dda8:	4288      	cmp	r0, r1
 800ddaa:	d305      	bcc.n	800ddb8 <__copybits+0x40>
 800ddac:	bd70      	pop	{r4, r5, r6, pc}
 800ddae:	f853 6b04 	ldr.w	r6, [r3], #4
 800ddb2:	f845 6f04 	str.w	r6, [r5, #4]!
 800ddb6:	e7eb      	b.n	800dd90 <__copybits+0x18>
 800ddb8:	f840 3b04 	str.w	r3, [r0], #4
 800ddbc:	e7f4      	b.n	800dda8 <__copybits+0x30>

0800ddbe <__any_on>:
 800ddbe:	f100 0214 	add.w	r2, r0, #20
 800ddc2:	6900      	ldr	r0, [r0, #16]
 800ddc4:	114b      	asrs	r3, r1, #5
 800ddc6:	4298      	cmp	r0, r3
 800ddc8:	b510      	push	{r4, lr}
 800ddca:	db11      	blt.n	800ddf0 <__any_on+0x32>
 800ddcc:	dd0a      	ble.n	800dde4 <__any_on+0x26>
 800ddce:	f011 011f 	ands.w	r1, r1, #31
 800ddd2:	d007      	beq.n	800dde4 <__any_on+0x26>
 800ddd4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ddd8:	fa24 f001 	lsr.w	r0, r4, r1
 800dddc:	fa00 f101 	lsl.w	r1, r0, r1
 800dde0:	428c      	cmp	r4, r1
 800dde2:	d10b      	bne.n	800ddfc <__any_on+0x3e>
 800dde4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dde8:	4293      	cmp	r3, r2
 800ddea:	d803      	bhi.n	800ddf4 <__any_on+0x36>
 800ddec:	2000      	movs	r0, #0
 800ddee:	bd10      	pop	{r4, pc}
 800ddf0:	4603      	mov	r3, r0
 800ddf2:	e7f7      	b.n	800dde4 <__any_on+0x26>
 800ddf4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ddf8:	2900      	cmp	r1, #0
 800ddfa:	d0f5      	beq.n	800dde8 <__any_on+0x2a>
 800ddfc:	2001      	movs	r0, #1
 800ddfe:	e7f6      	b.n	800ddee <__any_on+0x30>

0800de00 <sulp>:
 800de00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de04:	460f      	mov	r7, r1
 800de06:	4690      	mov	r8, r2
 800de08:	f7ff feca 	bl	800dba0 <__ulp>
 800de0c:	4604      	mov	r4, r0
 800de0e:	460d      	mov	r5, r1
 800de10:	f1b8 0f00 	cmp.w	r8, #0
 800de14:	d011      	beq.n	800de3a <sulp+0x3a>
 800de16:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800de1a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800de1e:	2b00      	cmp	r3, #0
 800de20:	dd0b      	ble.n	800de3a <sulp+0x3a>
 800de22:	2400      	movs	r4, #0
 800de24:	051b      	lsls	r3, r3, #20
 800de26:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800de2a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800de2e:	4622      	mov	r2, r4
 800de30:	462b      	mov	r3, r5
 800de32:	f7f2 fbc1 	bl	80005b8 <__aeabi_dmul>
 800de36:	4604      	mov	r4, r0
 800de38:	460d      	mov	r5, r1
 800de3a:	4620      	mov	r0, r4
 800de3c:	4629      	mov	r1, r5
 800de3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de42:	0000      	movs	r0, r0
 800de44:	0000      	movs	r0, r0
	...

0800de48 <_strtod_l>:
 800de48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de4c:	b09f      	sub	sp, #124	; 0x7c
 800de4e:	9217      	str	r2, [sp, #92]	; 0x5c
 800de50:	2200      	movs	r2, #0
 800de52:	4604      	mov	r4, r0
 800de54:	921a      	str	r2, [sp, #104]	; 0x68
 800de56:	460d      	mov	r5, r1
 800de58:	f04f 0800 	mov.w	r8, #0
 800de5c:	f04f 0900 	mov.w	r9, #0
 800de60:	460a      	mov	r2, r1
 800de62:	9219      	str	r2, [sp, #100]	; 0x64
 800de64:	7811      	ldrb	r1, [r2, #0]
 800de66:	292b      	cmp	r1, #43	; 0x2b
 800de68:	d04a      	beq.n	800df00 <_strtod_l+0xb8>
 800de6a:	d838      	bhi.n	800dede <_strtod_l+0x96>
 800de6c:	290d      	cmp	r1, #13
 800de6e:	d832      	bhi.n	800ded6 <_strtod_l+0x8e>
 800de70:	2908      	cmp	r1, #8
 800de72:	d832      	bhi.n	800deda <_strtod_l+0x92>
 800de74:	2900      	cmp	r1, #0
 800de76:	d03b      	beq.n	800def0 <_strtod_l+0xa8>
 800de78:	2200      	movs	r2, #0
 800de7a:	920e      	str	r2, [sp, #56]	; 0x38
 800de7c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800de7e:	7832      	ldrb	r2, [r6, #0]
 800de80:	2a30      	cmp	r2, #48	; 0x30
 800de82:	f040 80b2 	bne.w	800dfea <_strtod_l+0x1a2>
 800de86:	7872      	ldrb	r2, [r6, #1]
 800de88:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800de8c:	2a58      	cmp	r2, #88	; 0x58
 800de8e:	d16e      	bne.n	800df6e <_strtod_l+0x126>
 800de90:	9302      	str	r3, [sp, #8]
 800de92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800de94:	4620      	mov	r0, r4
 800de96:	9301      	str	r3, [sp, #4]
 800de98:	ab1a      	add	r3, sp, #104	; 0x68
 800de9a:	9300      	str	r3, [sp, #0]
 800de9c:	4a8c      	ldr	r2, [pc, #560]	; (800e0d0 <_strtod_l+0x288>)
 800de9e:	ab1b      	add	r3, sp, #108	; 0x6c
 800dea0:	a919      	add	r1, sp, #100	; 0x64
 800dea2:	f001 faef 	bl	800f484 <__gethex>
 800dea6:	f010 070f 	ands.w	r7, r0, #15
 800deaa:	4605      	mov	r5, r0
 800deac:	d005      	beq.n	800deba <_strtod_l+0x72>
 800deae:	2f06      	cmp	r7, #6
 800deb0:	d128      	bne.n	800df04 <_strtod_l+0xbc>
 800deb2:	2300      	movs	r3, #0
 800deb4:	3601      	adds	r6, #1
 800deb6:	9619      	str	r6, [sp, #100]	; 0x64
 800deb8:	930e      	str	r3, [sp, #56]	; 0x38
 800deba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800debc:	2b00      	cmp	r3, #0
 800debe:	f040 85a0 	bne.w	800ea02 <_strtod_l+0xbba>
 800dec2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dec4:	b1cb      	cbz	r3, 800defa <_strtod_l+0xb2>
 800dec6:	4642      	mov	r2, r8
 800dec8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800decc:	4610      	mov	r0, r2
 800dece:	4619      	mov	r1, r3
 800ded0:	b01f      	add	sp, #124	; 0x7c
 800ded2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ded6:	2920      	cmp	r1, #32
 800ded8:	d1ce      	bne.n	800de78 <_strtod_l+0x30>
 800deda:	3201      	adds	r2, #1
 800dedc:	e7c1      	b.n	800de62 <_strtod_l+0x1a>
 800dede:	292d      	cmp	r1, #45	; 0x2d
 800dee0:	d1ca      	bne.n	800de78 <_strtod_l+0x30>
 800dee2:	2101      	movs	r1, #1
 800dee4:	910e      	str	r1, [sp, #56]	; 0x38
 800dee6:	1c51      	adds	r1, r2, #1
 800dee8:	9119      	str	r1, [sp, #100]	; 0x64
 800deea:	7852      	ldrb	r2, [r2, #1]
 800deec:	2a00      	cmp	r2, #0
 800deee:	d1c5      	bne.n	800de7c <_strtod_l+0x34>
 800def0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800def2:	9519      	str	r5, [sp, #100]	; 0x64
 800def4:	2b00      	cmp	r3, #0
 800def6:	f040 8582 	bne.w	800e9fe <_strtod_l+0xbb6>
 800defa:	4642      	mov	r2, r8
 800defc:	464b      	mov	r3, r9
 800defe:	e7e5      	b.n	800decc <_strtod_l+0x84>
 800df00:	2100      	movs	r1, #0
 800df02:	e7ef      	b.n	800dee4 <_strtod_l+0x9c>
 800df04:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800df06:	b13a      	cbz	r2, 800df18 <_strtod_l+0xd0>
 800df08:	2135      	movs	r1, #53	; 0x35
 800df0a:	a81c      	add	r0, sp, #112	; 0x70
 800df0c:	f7ff ff34 	bl	800dd78 <__copybits>
 800df10:	4620      	mov	r0, r4
 800df12:	991a      	ldr	r1, [sp, #104]	; 0x68
 800df14:	f7ff fb18 	bl	800d548 <_Bfree>
 800df18:	3f01      	subs	r7, #1
 800df1a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800df1c:	2f04      	cmp	r7, #4
 800df1e:	d806      	bhi.n	800df2e <_strtod_l+0xe6>
 800df20:	e8df f007 	tbb	[pc, r7]
 800df24:	201d0314 	.word	0x201d0314
 800df28:	14          	.byte	0x14
 800df29:	00          	.byte	0x00
 800df2a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800df2e:	05e9      	lsls	r1, r5, #23
 800df30:	bf48      	it	mi
 800df32:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800df36:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800df3a:	0d1b      	lsrs	r3, r3, #20
 800df3c:	051b      	lsls	r3, r3, #20
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d1bb      	bne.n	800deba <_strtod_l+0x72>
 800df42:	f7fe fb25 	bl	800c590 <__errno>
 800df46:	2322      	movs	r3, #34	; 0x22
 800df48:	6003      	str	r3, [r0, #0]
 800df4a:	e7b6      	b.n	800deba <_strtod_l+0x72>
 800df4c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800df50:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800df54:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800df58:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800df5c:	e7e7      	b.n	800df2e <_strtod_l+0xe6>
 800df5e:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800e0d4 <_strtod_l+0x28c>
 800df62:	e7e4      	b.n	800df2e <_strtod_l+0xe6>
 800df64:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800df68:	f04f 38ff 	mov.w	r8, #4294967295
 800df6c:	e7df      	b.n	800df2e <_strtod_l+0xe6>
 800df6e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800df70:	1c5a      	adds	r2, r3, #1
 800df72:	9219      	str	r2, [sp, #100]	; 0x64
 800df74:	785b      	ldrb	r3, [r3, #1]
 800df76:	2b30      	cmp	r3, #48	; 0x30
 800df78:	d0f9      	beq.n	800df6e <_strtod_l+0x126>
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d09d      	beq.n	800deba <_strtod_l+0x72>
 800df7e:	2301      	movs	r3, #1
 800df80:	f04f 0a00 	mov.w	sl, #0
 800df84:	220a      	movs	r2, #10
 800df86:	46d3      	mov	fp, sl
 800df88:	9305      	str	r3, [sp, #20]
 800df8a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800df8c:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 800df90:	930b      	str	r3, [sp, #44]	; 0x2c
 800df92:	9819      	ldr	r0, [sp, #100]	; 0x64
 800df94:	7806      	ldrb	r6, [r0, #0]
 800df96:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800df9a:	b2d9      	uxtb	r1, r3
 800df9c:	2909      	cmp	r1, #9
 800df9e:	d926      	bls.n	800dfee <_strtod_l+0x1a6>
 800dfa0:	2201      	movs	r2, #1
 800dfa2:	494d      	ldr	r1, [pc, #308]	; (800e0d8 <_strtod_l+0x290>)
 800dfa4:	f001 f989 	bl	800f2ba <strncmp>
 800dfa8:	2800      	cmp	r0, #0
 800dfaa:	d030      	beq.n	800e00e <_strtod_l+0x1c6>
 800dfac:	2000      	movs	r0, #0
 800dfae:	4632      	mov	r2, r6
 800dfb0:	4603      	mov	r3, r0
 800dfb2:	465e      	mov	r6, fp
 800dfb4:	9008      	str	r0, [sp, #32]
 800dfb6:	2a65      	cmp	r2, #101	; 0x65
 800dfb8:	d001      	beq.n	800dfbe <_strtod_l+0x176>
 800dfba:	2a45      	cmp	r2, #69	; 0x45
 800dfbc:	d113      	bne.n	800dfe6 <_strtod_l+0x19e>
 800dfbe:	b91e      	cbnz	r6, 800dfc8 <_strtod_l+0x180>
 800dfc0:	9a05      	ldr	r2, [sp, #20]
 800dfc2:	4302      	orrs	r2, r0
 800dfc4:	d094      	beq.n	800def0 <_strtod_l+0xa8>
 800dfc6:	2600      	movs	r6, #0
 800dfc8:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800dfca:	1c6a      	adds	r2, r5, #1
 800dfcc:	9219      	str	r2, [sp, #100]	; 0x64
 800dfce:	786a      	ldrb	r2, [r5, #1]
 800dfd0:	2a2b      	cmp	r2, #43	; 0x2b
 800dfd2:	d074      	beq.n	800e0be <_strtod_l+0x276>
 800dfd4:	2a2d      	cmp	r2, #45	; 0x2d
 800dfd6:	d078      	beq.n	800e0ca <_strtod_l+0x282>
 800dfd8:	f04f 0c00 	mov.w	ip, #0
 800dfdc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800dfe0:	2909      	cmp	r1, #9
 800dfe2:	d97f      	bls.n	800e0e4 <_strtod_l+0x29c>
 800dfe4:	9519      	str	r5, [sp, #100]	; 0x64
 800dfe6:	2700      	movs	r7, #0
 800dfe8:	e09e      	b.n	800e128 <_strtod_l+0x2e0>
 800dfea:	2300      	movs	r3, #0
 800dfec:	e7c8      	b.n	800df80 <_strtod_l+0x138>
 800dfee:	f1bb 0f08 	cmp.w	fp, #8
 800dff2:	bfd8      	it	le
 800dff4:	990a      	ldrle	r1, [sp, #40]	; 0x28
 800dff6:	f100 0001 	add.w	r0, r0, #1
 800dffa:	bfd6      	itet	le
 800dffc:	fb02 3301 	mlale	r3, r2, r1, r3
 800e000:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800e004:	930a      	strle	r3, [sp, #40]	; 0x28
 800e006:	f10b 0b01 	add.w	fp, fp, #1
 800e00a:	9019      	str	r0, [sp, #100]	; 0x64
 800e00c:	e7c1      	b.n	800df92 <_strtod_l+0x14a>
 800e00e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e010:	1c5a      	adds	r2, r3, #1
 800e012:	9219      	str	r2, [sp, #100]	; 0x64
 800e014:	785a      	ldrb	r2, [r3, #1]
 800e016:	f1bb 0f00 	cmp.w	fp, #0
 800e01a:	d037      	beq.n	800e08c <_strtod_l+0x244>
 800e01c:	465e      	mov	r6, fp
 800e01e:	9008      	str	r0, [sp, #32]
 800e020:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800e024:	2b09      	cmp	r3, #9
 800e026:	d912      	bls.n	800e04e <_strtod_l+0x206>
 800e028:	2301      	movs	r3, #1
 800e02a:	e7c4      	b.n	800dfb6 <_strtod_l+0x16e>
 800e02c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e02e:	3001      	adds	r0, #1
 800e030:	1c5a      	adds	r2, r3, #1
 800e032:	9219      	str	r2, [sp, #100]	; 0x64
 800e034:	785a      	ldrb	r2, [r3, #1]
 800e036:	2a30      	cmp	r2, #48	; 0x30
 800e038:	d0f8      	beq.n	800e02c <_strtod_l+0x1e4>
 800e03a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800e03e:	2b08      	cmp	r3, #8
 800e040:	f200 84e4 	bhi.w	800ea0c <_strtod_l+0xbc4>
 800e044:	9008      	str	r0, [sp, #32]
 800e046:	2000      	movs	r0, #0
 800e048:	4606      	mov	r6, r0
 800e04a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e04c:	930b      	str	r3, [sp, #44]	; 0x2c
 800e04e:	3a30      	subs	r2, #48	; 0x30
 800e050:	f100 0301 	add.w	r3, r0, #1
 800e054:	d014      	beq.n	800e080 <_strtod_l+0x238>
 800e056:	9908      	ldr	r1, [sp, #32]
 800e058:	eb00 0c06 	add.w	ip, r0, r6
 800e05c:	4419      	add	r1, r3
 800e05e:	9108      	str	r1, [sp, #32]
 800e060:	4633      	mov	r3, r6
 800e062:	210a      	movs	r1, #10
 800e064:	4563      	cmp	r3, ip
 800e066:	d113      	bne.n	800e090 <_strtod_l+0x248>
 800e068:	1833      	adds	r3, r6, r0
 800e06a:	2b08      	cmp	r3, #8
 800e06c:	f106 0601 	add.w	r6, r6, #1
 800e070:	4406      	add	r6, r0
 800e072:	dc1a      	bgt.n	800e0aa <_strtod_l+0x262>
 800e074:	230a      	movs	r3, #10
 800e076:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e078:	fb03 2301 	mla	r3, r3, r1, r2
 800e07c:	930a      	str	r3, [sp, #40]	; 0x28
 800e07e:	2300      	movs	r3, #0
 800e080:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800e082:	4618      	mov	r0, r3
 800e084:	1c51      	adds	r1, r2, #1
 800e086:	9119      	str	r1, [sp, #100]	; 0x64
 800e088:	7852      	ldrb	r2, [r2, #1]
 800e08a:	e7c9      	b.n	800e020 <_strtod_l+0x1d8>
 800e08c:	4658      	mov	r0, fp
 800e08e:	e7d2      	b.n	800e036 <_strtod_l+0x1ee>
 800e090:	2b08      	cmp	r3, #8
 800e092:	f103 0301 	add.w	r3, r3, #1
 800e096:	dc03      	bgt.n	800e0a0 <_strtod_l+0x258>
 800e098:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800e09a:	434f      	muls	r7, r1
 800e09c:	970a      	str	r7, [sp, #40]	; 0x28
 800e09e:	e7e1      	b.n	800e064 <_strtod_l+0x21c>
 800e0a0:	2b10      	cmp	r3, #16
 800e0a2:	bfd8      	it	le
 800e0a4:	fb01 fa0a 	mulle.w	sl, r1, sl
 800e0a8:	e7dc      	b.n	800e064 <_strtod_l+0x21c>
 800e0aa:	2e10      	cmp	r6, #16
 800e0ac:	bfdc      	itt	le
 800e0ae:	230a      	movle	r3, #10
 800e0b0:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800e0b4:	e7e3      	b.n	800e07e <_strtod_l+0x236>
 800e0b6:	2300      	movs	r3, #0
 800e0b8:	9308      	str	r3, [sp, #32]
 800e0ba:	2301      	movs	r3, #1
 800e0bc:	e780      	b.n	800dfc0 <_strtod_l+0x178>
 800e0be:	f04f 0c00 	mov.w	ip, #0
 800e0c2:	1caa      	adds	r2, r5, #2
 800e0c4:	9219      	str	r2, [sp, #100]	; 0x64
 800e0c6:	78aa      	ldrb	r2, [r5, #2]
 800e0c8:	e788      	b.n	800dfdc <_strtod_l+0x194>
 800e0ca:	f04f 0c01 	mov.w	ip, #1
 800e0ce:	e7f8      	b.n	800e0c2 <_strtod_l+0x27a>
 800e0d0:	0803c9ec 	.word	0x0803c9ec
 800e0d4:	7ff00000 	.word	0x7ff00000
 800e0d8:	0803bf2a 	.word	0x0803bf2a
 800e0dc:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800e0de:	1c51      	adds	r1, r2, #1
 800e0e0:	9119      	str	r1, [sp, #100]	; 0x64
 800e0e2:	7852      	ldrb	r2, [r2, #1]
 800e0e4:	2a30      	cmp	r2, #48	; 0x30
 800e0e6:	d0f9      	beq.n	800e0dc <_strtod_l+0x294>
 800e0e8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800e0ec:	2908      	cmp	r1, #8
 800e0ee:	f63f af7a 	bhi.w	800dfe6 <_strtod_l+0x19e>
 800e0f2:	3a30      	subs	r2, #48	; 0x30
 800e0f4:	9209      	str	r2, [sp, #36]	; 0x24
 800e0f6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800e0f8:	920c      	str	r2, [sp, #48]	; 0x30
 800e0fa:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800e0fc:	1c57      	adds	r7, r2, #1
 800e0fe:	9719      	str	r7, [sp, #100]	; 0x64
 800e100:	7852      	ldrb	r2, [r2, #1]
 800e102:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800e106:	f1be 0f09 	cmp.w	lr, #9
 800e10a:	d938      	bls.n	800e17e <_strtod_l+0x336>
 800e10c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e10e:	1a7f      	subs	r7, r7, r1
 800e110:	2f08      	cmp	r7, #8
 800e112:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800e116:	dc03      	bgt.n	800e120 <_strtod_l+0x2d8>
 800e118:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e11a:	428f      	cmp	r7, r1
 800e11c:	bfa8      	it	ge
 800e11e:	460f      	movge	r7, r1
 800e120:	f1bc 0f00 	cmp.w	ip, #0
 800e124:	d000      	beq.n	800e128 <_strtod_l+0x2e0>
 800e126:	427f      	negs	r7, r7
 800e128:	2e00      	cmp	r6, #0
 800e12a:	d14f      	bne.n	800e1cc <_strtod_l+0x384>
 800e12c:	9905      	ldr	r1, [sp, #20]
 800e12e:	4301      	orrs	r1, r0
 800e130:	f47f aec3 	bne.w	800deba <_strtod_l+0x72>
 800e134:	2b00      	cmp	r3, #0
 800e136:	f47f aedb 	bne.w	800def0 <_strtod_l+0xa8>
 800e13a:	2a69      	cmp	r2, #105	; 0x69
 800e13c:	d029      	beq.n	800e192 <_strtod_l+0x34a>
 800e13e:	dc26      	bgt.n	800e18e <_strtod_l+0x346>
 800e140:	2a49      	cmp	r2, #73	; 0x49
 800e142:	d026      	beq.n	800e192 <_strtod_l+0x34a>
 800e144:	2a4e      	cmp	r2, #78	; 0x4e
 800e146:	f47f aed3 	bne.w	800def0 <_strtod_l+0xa8>
 800e14a:	499a      	ldr	r1, [pc, #616]	; (800e3b4 <_strtod_l+0x56c>)
 800e14c:	a819      	add	r0, sp, #100	; 0x64
 800e14e:	f001 fbdb 	bl	800f908 <__match>
 800e152:	2800      	cmp	r0, #0
 800e154:	f43f aecc 	beq.w	800def0 <_strtod_l+0xa8>
 800e158:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e15a:	781b      	ldrb	r3, [r3, #0]
 800e15c:	2b28      	cmp	r3, #40	; 0x28
 800e15e:	d12f      	bne.n	800e1c0 <_strtod_l+0x378>
 800e160:	4995      	ldr	r1, [pc, #596]	; (800e3b8 <_strtod_l+0x570>)
 800e162:	aa1c      	add	r2, sp, #112	; 0x70
 800e164:	a819      	add	r0, sp, #100	; 0x64
 800e166:	f001 fbe3 	bl	800f930 <__hexnan>
 800e16a:	2805      	cmp	r0, #5
 800e16c:	d128      	bne.n	800e1c0 <_strtod_l+0x378>
 800e16e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e170:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800e174:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800e178:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800e17c:	e69d      	b.n	800deba <_strtod_l+0x72>
 800e17e:	210a      	movs	r1, #10
 800e180:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800e182:	fb01 2107 	mla	r1, r1, r7, r2
 800e186:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800e18a:	9209      	str	r2, [sp, #36]	; 0x24
 800e18c:	e7b5      	b.n	800e0fa <_strtod_l+0x2b2>
 800e18e:	2a6e      	cmp	r2, #110	; 0x6e
 800e190:	e7d9      	b.n	800e146 <_strtod_l+0x2fe>
 800e192:	498a      	ldr	r1, [pc, #552]	; (800e3bc <_strtod_l+0x574>)
 800e194:	a819      	add	r0, sp, #100	; 0x64
 800e196:	f001 fbb7 	bl	800f908 <__match>
 800e19a:	2800      	cmp	r0, #0
 800e19c:	f43f aea8 	beq.w	800def0 <_strtod_l+0xa8>
 800e1a0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e1a2:	4987      	ldr	r1, [pc, #540]	; (800e3c0 <_strtod_l+0x578>)
 800e1a4:	3b01      	subs	r3, #1
 800e1a6:	a819      	add	r0, sp, #100	; 0x64
 800e1a8:	9319      	str	r3, [sp, #100]	; 0x64
 800e1aa:	f001 fbad 	bl	800f908 <__match>
 800e1ae:	b910      	cbnz	r0, 800e1b6 <_strtod_l+0x36e>
 800e1b0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e1b2:	3301      	adds	r3, #1
 800e1b4:	9319      	str	r3, [sp, #100]	; 0x64
 800e1b6:	f04f 0800 	mov.w	r8, #0
 800e1ba:	f8df 9208 	ldr.w	r9, [pc, #520]	; 800e3c4 <_strtod_l+0x57c>
 800e1be:	e67c      	b.n	800deba <_strtod_l+0x72>
 800e1c0:	4881      	ldr	r0, [pc, #516]	; (800e3c8 <_strtod_l+0x580>)
 800e1c2:	f001 f8bf 	bl	800f344 <nan>
 800e1c6:	4680      	mov	r8, r0
 800e1c8:	4689      	mov	r9, r1
 800e1ca:	e676      	b.n	800deba <_strtod_l+0x72>
 800e1cc:	9b08      	ldr	r3, [sp, #32]
 800e1ce:	f1bb 0f00 	cmp.w	fp, #0
 800e1d2:	bf08      	it	eq
 800e1d4:	46b3      	moveq	fp, r6
 800e1d6:	1afb      	subs	r3, r7, r3
 800e1d8:	2e10      	cmp	r6, #16
 800e1da:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e1dc:	4635      	mov	r5, r6
 800e1de:	9309      	str	r3, [sp, #36]	; 0x24
 800e1e0:	bfa8      	it	ge
 800e1e2:	2510      	movge	r5, #16
 800e1e4:	f7f2 f96e 	bl	80004c4 <__aeabi_ui2d>
 800e1e8:	2e09      	cmp	r6, #9
 800e1ea:	4680      	mov	r8, r0
 800e1ec:	4689      	mov	r9, r1
 800e1ee:	dd13      	ble.n	800e218 <_strtod_l+0x3d0>
 800e1f0:	4b76      	ldr	r3, [pc, #472]	; (800e3cc <_strtod_l+0x584>)
 800e1f2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800e1f6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800e1fa:	f7f2 f9dd 	bl	80005b8 <__aeabi_dmul>
 800e1fe:	4680      	mov	r8, r0
 800e200:	4650      	mov	r0, sl
 800e202:	4689      	mov	r9, r1
 800e204:	f7f2 f95e 	bl	80004c4 <__aeabi_ui2d>
 800e208:	4602      	mov	r2, r0
 800e20a:	460b      	mov	r3, r1
 800e20c:	4640      	mov	r0, r8
 800e20e:	4649      	mov	r1, r9
 800e210:	f7f2 f81c 	bl	800024c <__adddf3>
 800e214:	4680      	mov	r8, r0
 800e216:	4689      	mov	r9, r1
 800e218:	2e0f      	cmp	r6, #15
 800e21a:	dc36      	bgt.n	800e28a <_strtod_l+0x442>
 800e21c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e21e:	2b00      	cmp	r3, #0
 800e220:	f43f ae4b 	beq.w	800deba <_strtod_l+0x72>
 800e224:	dd22      	ble.n	800e26c <_strtod_l+0x424>
 800e226:	2b16      	cmp	r3, #22
 800e228:	dc09      	bgt.n	800e23e <_strtod_l+0x3f6>
 800e22a:	4968      	ldr	r1, [pc, #416]	; (800e3cc <_strtod_l+0x584>)
 800e22c:	4642      	mov	r2, r8
 800e22e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e232:	464b      	mov	r3, r9
 800e234:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e238:	f7f2 f9be 	bl	80005b8 <__aeabi_dmul>
 800e23c:	e7c3      	b.n	800e1c6 <_strtod_l+0x37e>
 800e23e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e240:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800e244:	4293      	cmp	r3, r2
 800e246:	db20      	blt.n	800e28a <_strtod_l+0x442>
 800e248:	4c60      	ldr	r4, [pc, #384]	; (800e3cc <_strtod_l+0x584>)
 800e24a:	f1c6 060f 	rsb	r6, r6, #15
 800e24e:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800e252:	4642      	mov	r2, r8
 800e254:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e258:	464b      	mov	r3, r9
 800e25a:	f7f2 f9ad 	bl	80005b8 <__aeabi_dmul>
 800e25e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e260:	1b9e      	subs	r6, r3, r6
 800e262:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800e266:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e26a:	e7e5      	b.n	800e238 <_strtod_l+0x3f0>
 800e26c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e26e:	3316      	adds	r3, #22
 800e270:	db0b      	blt.n	800e28a <_strtod_l+0x442>
 800e272:	9b08      	ldr	r3, [sp, #32]
 800e274:	4640      	mov	r0, r8
 800e276:	1bdf      	subs	r7, r3, r7
 800e278:	4b54      	ldr	r3, [pc, #336]	; (800e3cc <_strtod_l+0x584>)
 800e27a:	4649      	mov	r1, r9
 800e27c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800e280:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e284:	f7f2 fac2 	bl	800080c <__aeabi_ddiv>
 800e288:	e79d      	b.n	800e1c6 <_strtod_l+0x37e>
 800e28a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e28c:	1b75      	subs	r5, r6, r5
 800e28e:	441d      	add	r5, r3
 800e290:	2d00      	cmp	r5, #0
 800e292:	dd70      	ble.n	800e376 <_strtod_l+0x52e>
 800e294:	f015 030f 	ands.w	r3, r5, #15
 800e298:	d00a      	beq.n	800e2b0 <_strtod_l+0x468>
 800e29a:	494c      	ldr	r1, [pc, #304]	; (800e3cc <_strtod_l+0x584>)
 800e29c:	4642      	mov	r2, r8
 800e29e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e2a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e2a6:	464b      	mov	r3, r9
 800e2a8:	f7f2 f986 	bl	80005b8 <__aeabi_dmul>
 800e2ac:	4680      	mov	r8, r0
 800e2ae:	4689      	mov	r9, r1
 800e2b0:	f035 050f 	bics.w	r5, r5, #15
 800e2b4:	d04d      	beq.n	800e352 <_strtod_l+0x50a>
 800e2b6:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800e2ba:	dd22      	ble.n	800e302 <_strtod_l+0x4ba>
 800e2bc:	2600      	movs	r6, #0
 800e2be:	46b3      	mov	fp, r6
 800e2c0:	960b      	str	r6, [sp, #44]	; 0x2c
 800e2c2:	9608      	str	r6, [sp, #32]
 800e2c4:	2322      	movs	r3, #34	; 0x22
 800e2c6:	f04f 0800 	mov.w	r8, #0
 800e2ca:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 800e3c4 <_strtod_l+0x57c>
 800e2ce:	6023      	str	r3, [r4, #0]
 800e2d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	f43f adf1 	beq.w	800deba <_strtod_l+0x72>
 800e2d8:	4620      	mov	r0, r4
 800e2da:	991a      	ldr	r1, [sp, #104]	; 0x68
 800e2dc:	f7ff f934 	bl	800d548 <_Bfree>
 800e2e0:	4620      	mov	r0, r4
 800e2e2:	9908      	ldr	r1, [sp, #32]
 800e2e4:	f7ff f930 	bl	800d548 <_Bfree>
 800e2e8:	4659      	mov	r1, fp
 800e2ea:	4620      	mov	r0, r4
 800e2ec:	f7ff f92c 	bl	800d548 <_Bfree>
 800e2f0:	4620      	mov	r0, r4
 800e2f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e2f4:	f7ff f928 	bl	800d548 <_Bfree>
 800e2f8:	4631      	mov	r1, r6
 800e2fa:	4620      	mov	r0, r4
 800e2fc:	f7ff f924 	bl	800d548 <_Bfree>
 800e300:	e5db      	b.n	800deba <_strtod_l+0x72>
 800e302:	4b33      	ldr	r3, [pc, #204]	; (800e3d0 <_strtod_l+0x588>)
 800e304:	4640      	mov	r0, r8
 800e306:	9305      	str	r3, [sp, #20]
 800e308:	2300      	movs	r3, #0
 800e30a:	4649      	mov	r1, r9
 800e30c:	469a      	mov	sl, r3
 800e30e:	112d      	asrs	r5, r5, #4
 800e310:	2d01      	cmp	r5, #1
 800e312:	dc21      	bgt.n	800e358 <_strtod_l+0x510>
 800e314:	b10b      	cbz	r3, 800e31a <_strtod_l+0x4d2>
 800e316:	4680      	mov	r8, r0
 800e318:	4689      	mov	r9, r1
 800e31a:	492d      	ldr	r1, [pc, #180]	; (800e3d0 <_strtod_l+0x588>)
 800e31c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800e320:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800e324:	4642      	mov	r2, r8
 800e326:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e32a:	464b      	mov	r3, r9
 800e32c:	f7f2 f944 	bl	80005b8 <__aeabi_dmul>
 800e330:	4b24      	ldr	r3, [pc, #144]	; (800e3c4 <_strtod_l+0x57c>)
 800e332:	460a      	mov	r2, r1
 800e334:	400b      	ands	r3, r1
 800e336:	4927      	ldr	r1, [pc, #156]	; (800e3d4 <_strtod_l+0x58c>)
 800e338:	4680      	mov	r8, r0
 800e33a:	428b      	cmp	r3, r1
 800e33c:	d8be      	bhi.n	800e2bc <_strtod_l+0x474>
 800e33e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800e342:	428b      	cmp	r3, r1
 800e344:	bf86      	itte	hi
 800e346:	f04f 38ff 	movhi.w	r8, #4294967295
 800e34a:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 800e3d8 <_strtod_l+0x590>
 800e34e:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800e352:	2300      	movs	r3, #0
 800e354:	9305      	str	r3, [sp, #20]
 800e356:	e07b      	b.n	800e450 <_strtod_l+0x608>
 800e358:	07ea      	lsls	r2, r5, #31
 800e35a:	d505      	bpl.n	800e368 <_strtod_l+0x520>
 800e35c:	9b05      	ldr	r3, [sp, #20]
 800e35e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e362:	f7f2 f929 	bl	80005b8 <__aeabi_dmul>
 800e366:	2301      	movs	r3, #1
 800e368:	9a05      	ldr	r2, [sp, #20]
 800e36a:	f10a 0a01 	add.w	sl, sl, #1
 800e36e:	3208      	adds	r2, #8
 800e370:	106d      	asrs	r5, r5, #1
 800e372:	9205      	str	r2, [sp, #20]
 800e374:	e7cc      	b.n	800e310 <_strtod_l+0x4c8>
 800e376:	d0ec      	beq.n	800e352 <_strtod_l+0x50a>
 800e378:	426d      	negs	r5, r5
 800e37a:	f015 020f 	ands.w	r2, r5, #15
 800e37e:	d00a      	beq.n	800e396 <_strtod_l+0x54e>
 800e380:	4b12      	ldr	r3, [pc, #72]	; (800e3cc <_strtod_l+0x584>)
 800e382:	4640      	mov	r0, r8
 800e384:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e388:	4649      	mov	r1, r9
 800e38a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e38e:	f7f2 fa3d 	bl	800080c <__aeabi_ddiv>
 800e392:	4680      	mov	r8, r0
 800e394:	4689      	mov	r9, r1
 800e396:	112d      	asrs	r5, r5, #4
 800e398:	d0db      	beq.n	800e352 <_strtod_l+0x50a>
 800e39a:	2d1f      	cmp	r5, #31
 800e39c:	dd1e      	ble.n	800e3dc <_strtod_l+0x594>
 800e39e:	2600      	movs	r6, #0
 800e3a0:	46b3      	mov	fp, r6
 800e3a2:	960b      	str	r6, [sp, #44]	; 0x2c
 800e3a4:	9608      	str	r6, [sp, #32]
 800e3a6:	2322      	movs	r3, #34	; 0x22
 800e3a8:	f04f 0800 	mov.w	r8, #0
 800e3ac:	f04f 0900 	mov.w	r9, #0
 800e3b0:	6023      	str	r3, [r4, #0]
 800e3b2:	e78d      	b.n	800e2d0 <_strtod_l+0x488>
 800e3b4:	0803c7dd 	.word	0x0803c7dd
 800e3b8:	0803ca00 	.word	0x0803ca00
 800e3bc:	0803c7d5 	.word	0x0803c7d5
 800e3c0:	0803c80a 	.word	0x0803c80a
 800e3c4:	7ff00000 	.word	0x7ff00000
 800e3c8:	0803c01b 	.word	0x0803c01b
 800e3cc:	0803c918 	.word	0x0803c918
 800e3d0:	0803c8f0 	.word	0x0803c8f0
 800e3d4:	7ca00000 	.word	0x7ca00000
 800e3d8:	7fefffff 	.word	0x7fefffff
 800e3dc:	f015 0310 	ands.w	r3, r5, #16
 800e3e0:	bf18      	it	ne
 800e3e2:	236a      	movne	r3, #106	; 0x6a
 800e3e4:	4640      	mov	r0, r8
 800e3e6:	9305      	str	r3, [sp, #20]
 800e3e8:	4649      	mov	r1, r9
 800e3ea:	2300      	movs	r3, #0
 800e3ec:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 800e6b8 <_strtod_l+0x870>
 800e3f0:	07ea      	lsls	r2, r5, #31
 800e3f2:	d504      	bpl.n	800e3fe <_strtod_l+0x5b6>
 800e3f4:	e9da 2300 	ldrd	r2, r3, [sl]
 800e3f8:	f7f2 f8de 	bl	80005b8 <__aeabi_dmul>
 800e3fc:	2301      	movs	r3, #1
 800e3fe:	106d      	asrs	r5, r5, #1
 800e400:	f10a 0a08 	add.w	sl, sl, #8
 800e404:	d1f4      	bne.n	800e3f0 <_strtod_l+0x5a8>
 800e406:	b10b      	cbz	r3, 800e40c <_strtod_l+0x5c4>
 800e408:	4680      	mov	r8, r0
 800e40a:	4689      	mov	r9, r1
 800e40c:	9b05      	ldr	r3, [sp, #20]
 800e40e:	b1bb      	cbz	r3, 800e440 <_strtod_l+0x5f8>
 800e410:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800e414:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800e418:	2b00      	cmp	r3, #0
 800e41a:	4649      	mov	r1, r9
 800e41c:	dd10      	ble.n	800e440 <_strtod_l+0x5f8>
 800e41e:	2b1f      	cmp	r3, #31
 800e420:	f340 8128 	ble.w	800e674 <_strtod_l+0x82c>
 800e424:	2b34      	cmp	r3, #52	; 0x34
 800e426:	bfd8      	it	le
 800e428:	f04f 33ff 	movle.w	r3, #4294967295
 800e42c:	f04f 0800 	mov.w	r8, #0
 800e430:	bfcf      	iteee	gt
 800e432:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800e436:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800e43a:	4093      	lslle	r3, r2
 800e43c:	ea03 0901 	andle.w	r9, r3, r1
 800e440:	2200      	movs	r2, #0
 800e442:	2300      	movs	r3, #0
 800e444:	4640      	mov	r0, r8
 800e446:	4649      	mov	r1, r9
 800e448:	f7f2 fb1e 	bl	8000a88 <__aeabi_dcmpeq>
 800e44c:	2800      	cmp	r0, #0
 800e44e:	d1a6      	bne.n	800e39e <_strtod_l+0x556>
 800e450:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e452:	465a      	mov	r2, fp
 800e454:	9300      	str	r3, [sp, #0]
 800e456:	4620      	mov	r0, r4
 800e458:	4633      	mov	r3, r6
 800e45a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e45c:	f7ff f8dc 	bl	800d618 <__s2b>
 800e460:	900b      	str	r0, [sp, #44]	; 0x2c
 800e462:	2800      	cmp	r0, #0
 800e464:	f43f af2a 	beq.w	800e2bc <_strtod_l+0x474>
 800e468:	2600      	movs	r6, #0
 800e46a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e46c:	9b08      	ldr	r3, [sp, #32]
 800e46e:	2a00      	cmp	r2, #0
 800e470:	eba3 0307 	sub.w	r3, r3, r7
 800e474:	bfa8      	it	ge
 800e476:	2300      	movge	r3, #0
 800e478:	46b3      	mov	fp, r6
 800e47a:	9312      	str	r3, [sp, #72]	; 0x48
 800e47c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e480:	9316      	str	r3, [sp, #88]	; 0x58
 800e482:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e484:	4620      	mov	r0, r4
 800e486:	6859      	ldr	r1, [r3, #4]
 800e488:	f7ff f81e 	bl	800d4c8 <_Balloc>
 800e48c:	9008      	str	r0, [sp, #32]
 800e48e:	2800      	cmp	r0, #0
 800e490:	f43f af18 	beq.w	800e2c4 <_strtod_l+0x47c>
 800e494:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e496:	300c      	adds	r0, #12
 800e498:	691a      	ldr	r2, [r3, #16]
 800e49a:	f103 010c 	add.w	r1, r3, #12
 800e49e:	3202      	adds	r2, #2
 800e4a0:	0092      	lsls	r2, r2, #2
 800e4a2:	f7fe f894 	bl	800c5ce <memcpy>
 800e4a6:	ab1c      	add	r3, sp, #112	; 0x70
 800e4a8:	9301      	str	r3, [sp, #4]
 800e4aa:	ab1b      	add	r3, sp, #108	; 0x6c
 800e4ac:	9300      	str	r3, [sp, #0]
 800e4ae:	4642      	mov	r2, r8
 800e4b0:	464b      	mov	r3, r9
 800e4b2:	4620      	mov	r0, r4
 800e4b4:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800e4b8:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 800e4bc:	f7ff fbd8 	bl	800dc70 <__d2b>
 800e4c0:	901a      	str	r0, [sp, #104]	; 0x68
 800e4c2:	2800      	cmp	r0, #0
 800e4c4:	f43f aefe 	beq.w	800e2c4 <_strtod_l+0x47c>
 800e4c8:	2101      	movs	r1, #1
 800e4ca:	4620      	mov	r0, r4
 800e4cc:	f7ff f93c 	bl	800d748 <__i2b>
 800e4d0:	4683      	mov	fp, r0
 800e4d2:	2800      	cmp	r0, #0
 800e4d4:	f43f aef6 	beq.w	800e2c4 <_strtod_l+0x47c>
 800e4d8:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800e4da:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800e4dc:	2f00      	cmp	r7, #0
 800e4de:	bfab      	itete	ge
 800e4e0:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 800e4e2:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800e4e4:	eb07 0a03 	addge.w	sl, r7, r3
 800e4e8:	1bdd      	sublt	r5, r3, r7
 800e4ea:	9b05      	ldr	r3, [sp, #20]
 800e4ec:	bfa8      	it	ge
 800e4ee:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800e4f0:	eba7 0703 	sub.w	r7, r7, r3
 800e4f4:	4417      	add	r7, r2
 800e4f6:	4b71      	ldr	r3, [pc, #452]	; (800e6bc <_strtod_l+0x874>)
 800e4f8:	f107 37ff 	add.w	r7, r7, #4294967295
 800e4fc:	bfb8      	it	lt
 800e4fe:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 800e502:	429f      	cmp	r7, r3
 800e504:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800e508:	f280 80c7 	bge.w	800e69a <_strtod_l+0x852>
 800e50c:	1bdb      	subs	r3, r3, r7
 800e50e:	2b1f      	cmp	r3, #31
 800e510:	f04f 0101 	mov.w	r1, #1
 800e514:	eba2 0203 	sub.w	r2, r2, r3
 800e518:	f300 80b3 	bgt.w	800e682 <_strtod_l+0x83a>
 800e51c:	fa01 f303 	lsl.w	r3, r1, r3
 800e520:	9313      	str	r3, [sp, #76]	; 0x4c
 800e522:	2300      	movs	r3, #0
 800e524:	9310      	str	r3, [sp, #64]	; 0x40
 800e526:	eb0a 0702 	add.w	r7, sl, r2
 800e52a:	9b05      	ldr	r3, [sp, #20]
 800e52c:	45ba      	cmp	sl, r7
 800e52e:	4415      	add	r5, r2
 800e530:	441d      	add	r5, r3
 800e532:	4653      	mov	r3, sl
 800e534:	bfa8      	it	ge
 800e536:	463b      	movge	r3, r7
 800e538:	42ab      	cmp	r3, r5
 800e53a:	bfa8      	it	ge
 800e53c:	462b      	movge	r3, r5
 800e53e:	2b00      	cmp	r3, #0
 800e540:	bfc2      	ittt	gt
 800e542:	1aff      	subgt	r7, r7, r3
 800e544:	1aed      	subgt	r5, r5, r3
 800e546:	ebaa 0a03 	subgt.w	sl, sl, r3
 800e54a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	dd17      	ble.n	800e580 <_strtod_l+0x738>
 800e550:	4659      	mov	r1, fp
 800e552:	461a      	mov	r2, r3
 800e554:	4620      	mov	r0, r4
 800e556:	f7ff f9b5 	bl	800d8c4 <__pow5mult>
 800e55a:	4683      	mov	fp, r0
 800e55c:	2800      	cmp	r0, #0
 800e55e:	f43f aeb1 	beq.w	800e2c4 <_strtod_l+0x47c>
 800e562:	4601      	mov	r1, r0
 800e564:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800e566:	4620      	mov	r0, r4
 800e568:	f7ff f904 	bl	800d774 <__multiply>
 800e56c:	900a      	str	r0, [sp, #40]	; 0x28
 800e56e:	2800      	cmp	r0, #0
 800e570:	f43f aea8 	beq.w	800e2c4 <_strtod_l+0x47c>
 800e574:	4620      	mov	r0, r4
 800e576:	991a      	ldr	r1, [sp, #104]	; 0x68
 800e578:	f7fe ffe6 	bl	800d548 <_Bfree>
 800e57c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e57e:	931a      	str	r3, [sp, #104]	; 0x68
 800e580:	2f00      	cmp	r7, #0
 800e582:	f300 808f 	bgt.w	800e6a4 <_strtod_l+0x85c>
 800e586:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e588:	2b00      	cmp	r3, #0
 800e58a:	dd08      	ble.n	800e59e <_strtod_l+0x756>
 800e58c:	4620      	mov	r0, r4
 800e58e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e590:	9908      	ldr	r1, [sp, #32]
 800e592:	f7ff f997 	bl	800d8c4 <__pow5mult>
 800e596:	9008      	str	r0, [sp, #32]
 800e598:	2800      	cmp	r0, #0
 800e59a:	f43f ae93 	beq.w	800e2c4 <_strtod_l+0x47c>
 800e59e:	2d00      	cmp	r5, #0
 800e5a0:	dd08      	ble.n	800e5b4 <_strtod_l+0x76c>
 800e5a2:	462a      	mov	r2, r5
 800e5a4:	4620      	mov	r0, r4
 800e5a6:	9908      	ldr	r1, [sp, #32]
 800e5a8:	f7ff f9e6 	bl	800d978 <__lshift>
 800e5ac:	9008      	str	r0, [sp, #32]
 800e5ae:	2800      	cmp	r0, #0
 800e5b0:	f43f ae88 	beq.w	800e2c4 <_strtod_l+0x47c>
 800e5b4:	f1ba 0f00 	cmp.w	sl, #0
 800e5b8:	dd08      	ble.n	800e5cc <_strtod_l+0x784>
 800e5ba:	4659      	mov	r1, fp
 800e5bc:	4652      	mov	r2, sl
 800e5be:	4620      	mov	r0, r4
 800e5c0:	f7ff f9da 	bl	800d978 <__lshift>
 800e5c4:	4683      	mov	fp, r0
 800e5c6:	2800      	cmp	r0, #0
 800e5c8:	f43f ae7c 	beq.w	800e2c4 <_strtod_l+0x47c>
 800e5cc:	4620      	mov	r0, r4
 800e5ce:	9a08      	ldr	r2, [sp, #32]
 800e5d0:	991a      	ldr	r1, [sp, #104]	; 0x68
 800e5d2:	f7ff fa59 	bl	800da88 <__mdiff>
 800e5d6:	4606      	mov	r6, r0
 800e5d8:	2800      	cmp	r0, #0
 800e5da:	f43f ae73 	beq.w	800e2c4 <_strtod_l+0x47c>
 800e5de:	2500      	movs	r5, #0
 800e5e0:	68c3      	ldr	r3, [r0, #12]
 800e5e2:	4659      	mov	r1, fp
 800e5e4:	60c5      	str	r5, [r0, #12]
 800e5e6:	930a      	str	r3, [sp, #40]	; 0x28
 800e5e8:	f7ff fa32 	bl	800da50 <__mcmp>
 800e5ec:	42a8      	cmp	r0, r5
 800e5ee:	da6b      	bge.n	800e6c8 <_strtod_l+0x880>
 800e5f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e5f2:	ea53 0308 	orrs.w	r3, r3, r8
 800e5f6:	f040 808f 	bne.w	800e718 <_strtod_l+0x8d0>
 800e5fa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	f040 808a 	bne.w	800e718 <_strtod_l+0x8d0>
 800e604:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e608:	0d1b      	lsrs	r3, r3, #20
 800e60a:	051b      	lsls	r3, r3, #20
 800e60c:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800e610:	f240 8082 	bls.w	800e718 <_strtod_l+0x8d0>
 800e614:	6973      	ldr	r3, [r6, #20]
 800e616:	b913      	cbnz	r3, 800e61e <_strtod_l+0x7d6>
 800e618:	6933      	ldr	r3, [r6, #16]
 800e61a:	2b01      	cmp	r3, #1
 800e61c:	dd7c      	ble.n	800e718 <_strtod_l+0x8d0>
 800e61e:	4631      	mov	r1, r6
 800e620:	2201      	movs	r2, #1
 800e622:	4620      	mov	r0, r4
 800e624:	f7ff f9a8 	bl	800d978 <__lshift>
 800e628:	4659      	mov	r1, fp
 800e62a:	4606      	mov	r6, r0
 800e62c:	f7ff fa10 	bl	800da50 <__mcmp>
 800e630:	2800      	cmp	r0, #0
 800e632:	dd71      	ble.n	800e718 <_strtod_l+0x8d0>
 800e634:	9905      	ldr	r1, [sp, #20]
 800e636:	464b      	mov	r3, r9
 800e638:	4a21      	ldr	r2, [pc, #132]	; (800e6c0 <_strtod_l+0x878>)
 800e63a:	2900      	cmp	r1, #0
 800e63c:	f000 808d 	beq.w	800e75a <_strtod_l+0x912>
 800e640:	ea02 0109 	and.w	r1, r2, r9
 800e644:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800e648:	f300 8087 	bgt.w	800e75a <_strtod_l+0x912>
 800e64c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800e650:	f77f aea9 	ble.w	800e3a6 <_strtod_l+0x55e>
 800e654:	4640      	mov	r0, r8
 800e656:	4649      	mov	r1, r9
 800e658:	4b1a      	ldr	r3, [pc, #104]	; (800e6c4 <_strtod_l+0x87c>)
 800e65a:	2200      	movs	r2, #0
 800e65c:	f7f1 ffac 	bl	80005b8 <__aeabi_dmul>
 800e660:	4b17      	ldr	r3, [pc, #92]	; (800e6c0 <_strtod_l+0x878>)
 800e662:	4680      	mov	r8, r0
 800e664:	400b      	ands	r3, r1
 800e666:	4689      	mov	r9, r1
 800e668:	2b00      	cmp	r3, #0
 800e66a:	f47f ae35 	bne.w	800e2d8 <_strtod_l+0x490>
 800e66e:	2322      	movs	r3, #34	; 0x22
 800e670:	6023      	str	r3, [r4, #0]
 800e672:	e631      	b.n	800e2d8 <_strtod_l+0x490>
 800e674:	f04f 32ff 	mov.w	r2, #4294967295
 800e678:	fa02 f303 	lsl.w	r3, r2, r3
 800e67c:	ea03 0808 	and.w	r8, r3, r8
 800e680:	e6de      	b.n	800e440 <_strtod_l+0x5f8>
 800e682:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 800e686:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 800e68a:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 800e68e:	37e2      	adds	r7, #226	; 0xe2
 800e690:	fa01 f307 	lsl.w	r3, r1, r7
 800e694:	9310      	str	r3, [sp, #64]	; 0x40
 800e696:	9113      	str	r1, [sp, #76]	; 0x4c
 800e698:	e745      	b.n	800e526 <_strtod_l+0x6de>
 800e69a:	2300      	movs	r3, #0
 800e69c:	9310      	str	r3, [sp, #64]	; 0x40
 800e69e:	2301      	movs	r3, #1
 800e6a0:	9313      	str	r3, [sp, #76]	; 0x4c
 800e6a2:	e740      	b.n	800e526 <_strtod_l+0x6de>
 800e6a4:	463a      	mov	r2, r7
 800e6a6:	4620      	mov	r0, r4
 800e6a8:	991a      	ldr	r1, [sp, #104]	; 0x68
 800e6aa:	f7ff f965 	bl	800d978 <__lshift>
 800e6ae:	901a      	str	r0, [sp, #104]	; 0x68
 800e6b0:	2800      	cmp	r0, #0
 800e6b2:	f47f af68 	bne.w	800e586 <_strtod_l+0x73e>
 800e6b6:	e605      	b.n	800e2c4 <_strtod_l+0x47c>
 800e6b8:	0803ca18 	.word	0x0803ca18
 800e6bc:	fffffc02 	.word	0xfffffc02
 800e6c0:	7ff00000 	.word	0x7ff00000
 800e6c4:	39500000 	.word	0x39500000
 800e6c8:	46ca      	mov	sl, r9
 800e6ca:	d165      	bne.n	800e798 <_strtod_l+0x950>
 800e6cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e6ce:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e6d2:	b352      	cbz	r2, 800e72a <_strtod_l+0x8e2>
 800e6d4:	4a9e      	ldr	r2, [pc, #632]	; (800e950 <_strtod_l+0xb08>)
 800e6d6:	4293      	cmp	r3, r2
 800e6d8:	d12a      	bne.n	800e730 <_strtod_l+0x8e8>
 800e6da:	9b05      	ldr	r3, [sp, #20]
 800e6dc:	4641      	mov	r1, r8
 800e6de:	b1fb      	cbz	r3, 800e720 <_strtod_l+0x8d8>
 800e6e0:	4b9c      	ldr	r3, [pc, #624]	; (800e954 <_strtod_l+0xb0c>)
 800e6e2:	f04f 32ff 	mov.w	r2, #4294967295
 800e6e6:	ea09 0303 	and.w	r3, r9, r3
 800e6ea:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800e6ee:	d81a      	bhi.n	800e726 <_strtod_l+0x8de>
 800e6f0:	0d1b      	lsrs	r3, r3, #20
 800e6f2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e6f6:	fa02 f303 	lsl.w	r3, r2, r3
 800e6fa:	4299      	cmp	r1, r3
 800e6fc:	d118      	bne.n	800e730 <_strtod_l+0x8e8>
 800e6fe:	4b96      	ldr	r3, [pc, #600]	; (800e958 <_strtod_l+0xb10>)
 800e700:	459a      	cmp	sl, r3
 800e702:	d102      	bne.n	800e70a <_strtod_l+0x8c2>
 800e704:	3101      	adds	r1, #1
 800e706:	f43f addd 	beq.w	800e2c4 <_strtod_l+0x47c>
 800e70a:	f04f 0800 	mov.w	r8, #0
 800e70e:	4b91      	ldr	r3, [pc, #580]	; (800e954 <_strtod_l+0xb0c>)
 800e710:	ea0a 0303 	and.w	r3, sl, r3
 800e714:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800e718:	9b05      	ldr	r3, [sp, #20]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d19a      	bne.n	800e654 <_strtod_l+0x80c>
 800e71e:	e5db      	b.n	800e2d8 <_strtod_l+0x490>
 800e720:	f04f 33ff 	mov.w	r3, #4294967295
 800e724:	e7e9      	b.n	800e6fa <_strtod_l+0x8b2>
 800e726:	4613      	mov	r3, r2
 800e728:	e7e7      	b.n	800e6fa <_strtod_l+0x8b2>
 800e72a:	ea53 0308 	orrs.w	r3, r3, r8
 800e72e:	d081      	beq.n	800e634 <_strtod_l+0x7ec>
 800e730:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e732:	b1e3      	cbz	r3, 800e76e <_strtod_l+0x926>
 800e734:	ea13 0f0a 	tst.w	r3, sl
 800e738:	d0ee      	beq.n	800e718 <_strtod_l+0x8d0>
 800e73a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e73c:	4640      	mov	r0, r8
 800e73e:	4649      	mov	r1, r9
 800e740:	9a05      	ldr	r2, [sp, #20]
 800e742:	b1c3      	cbz	r3, 800e776 <_strtod_l+0x92e>
 800e744:	f7ff fb5c 	bl	800de00 <sulp>
 800e748:	4602      	mov	r2, r0
 800e74a:	460b      	mov	r3, r1
 800e74c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e74e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e750:	f7f1 fd7c 	bl	800024c <__adddf3>
 800e754:	4680      	mov	r8, r0
 800e756:	4689      	mov	r9, r1
 800e758:	e7de      	b.n	800e718 <_strtod_l+0x8d0>
 800e75a:	4013      	ands	r3, r2
 800e75c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800e760:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800e764:	f04f 38ff 	mov.w	r8, #4294967295
 800e768:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800e76c:	e7d4      	b.n	800e718 <_strtod_l+0x8d0>
 800e76e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e770:	ea13 0f08 	tst.w	r3, r8
 800e774:	e7e0      	b.n	800e738 <_strtod_l+0x8f0>
 800e776:	f7ff fb43 	bl	800de00 <sulp>
 800e77a:	4602      	mov	r2, r0
 800e77c:	460b      	mov	r3, r1
 800e77e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e780:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e782:	f7f1 fd61 	bl	8000248 <__aeabi_dsub>
 800e786:	2200      	movs	r2, #0
 800e788:	2300      	movs	r3, #0
 800e78a:	4680      	mov	r8, r0
 800e78c:	4689      	mov	r9, r1
 800e78e:	f7f2 f97b 	bl	8000a88 <__aeabi_dcmpeq>
 800e792:	2800      	cmp	r0, #0
 800e794:	d0c0      	beq.n	800e718 <_strtod_l+0x8d0>
 800e796:	e606      	b.n	800e3a6 <_strtod_l+0x55e>
 800e798:	4659      	mov	r1, fp
 800e79a:	4630      	mov	r0, r6
 800e79c:	f7ff fabe 	bl	800dd1c <__ratio>
 800e7a0:	4602      	mov	r2, r0
 800e7a2:	460b      	mov	r3, r1
 800e7a4:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800e7a8:	2200      	movs	r2, #0
 800e7aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e7ae:	f7f2 f97f 	bl	8000ab0 <__aeabi_dcmple>
 800e7b2:	2800      	cmp	r0, #0
 800e7b4:	d06f      	beq.n	800e896 <_strtod_l+0xa4e>
 800e7b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d17c      	bne.n	800e8b6 <_strtod_l+0xa6e>
 800e7bc:	f1b8 0f00 	cmp.w	r8, #0
 800e7c0:	d159      	bne.n	800e876 <_strtod_l+0xa2e>
 800e7c2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	d17b      	bne.n	800e8c2 <_strtod_l+0xa7a>
 800e7ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e7ce:	2200      	movs	r2, #0
 800e7d0:	4b62      	ldr	r3, [pc, #392]	; (800e95c <_strtod_l+0xb14>)
 800e7d2:	f7f2 f963 	bl	8000a9c <__aeabi_dcmplt>
 800e7d6:	2800      	cmp	r0, #0
 800e7d8:	d15a      	bne.n	800e890 <_strtod_l+0xa48>
 800e7da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e7de:	2200      	movs	r2, #0
 800e7e0:	4b5f      	ldr	r3, [pc, #380]	; (800e960 <_strtod_l+0xb18>)
 800e7e2:	f7f1 fee9 	bl	80005b8 <__aeabi_dmul>
 800e7e6:	4605      	mov	r5, r0
 800e7e8:	460f      	mov	r7, r1
 800e7ea:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800e7ee:	9506      	str	r5, [sp, #24]
 800e7f0:	9307      	str	r3, [sp, #28]
 800e7f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e7f6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800e7fa:	4b56      	ldr	r3, [pc, #344]	; (800e954 <_strtod_l+0xb0c>)
 800e7fc:	4a55      	ldr	r2, [pc, #340]	; (800e954 <_strtod_l+0xb0c>)
 800e7fe:	ea0a 0303 	and.w	r3, sl, r3
 800e802:	9313      	str	r3, [sp, #76]	; 0x4c
 800e804:	4b57      	ldr	r3, [pc, #348]	; (800e964 <_strtod_l+0xb1c>)
 800e806:	ea0a 0202 	and.w	r2, sl, r2
 800e80a:	429a      	cmp	r2, r3
 800e80c:	f040 80b0 	bne.w	800e970 <_strtod_l+0xb28>
 800e810:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800e814:	4640      	mov	r0, r8
 800e816:	4649      	mov	r1, r9
 800e818:	f7ff f9c2 	bl	800dba0 <__ulp>
 800e81c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e820:	f7f1 feca 	bl	80005b8 <__aeabi_dmul>
 800e824:	4642      	mov	r2, r8
 800e826:	464b      	mov	r3, r9
 800e828:	f7f1 fd10 	bl	800024c <__adddf3>
 800e82c:	f8df a124 	ldr.w	sl, [pc, #292]	; 800e954 <_strtod_l+0xb0c>
 800e830:	4a4d      	ldr	r2, [pc, #308]	; (800e968 <_strtod_l+0xb20>)
 800e832:	ea01 0a0a 	and.w	sl, r1, sl
 800e836:	4592      	cmp	sl, r2
 800e838:	4680      	mov	r8, r0
 800e83a:	d948      	bls.n	800e8ce <_strtod_l+0xa86>
 800e83c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e83e:	4b46      	ldr	r3, [pc, #280]	; (800e958 <_strtod_l+0xb10>)
 800e840:	429a      	cmp	r2, r3
 800e842:	d103      	bne.n	800e84c <_strtod_l+0xa04>
 800e844:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e846:	3301      	adds	r3, #1
 800e848:	f43f ad3c 	beq.w	800e2c4 <_strtod_l+0x47c>
 800e84c:	f04f 38ff 	mov.w	r8, #4294967295
 800e850:	f8df 9104 	ldr.w	r9, [pc, #260]	; 800e958 <_strtod_l+0xb10>
 800e854:	4620      	mov	r0, r4
 800e856:	991a      	ldr	r1, [sp, #104]	; 0x68
 800e858:	f7fe fe76 	bl	800d548 <_Bfree>
 800e85c:	4620      	mov	r0, r4
 800e85e:	9908      	ldr	r1, [sp, #32]
 800e860:	f7fe fe72 	bl	800d548 <_Bfree>
 800e864:	4659      	mov	r1, fp
 800e866:	4620      	mov	r0, r4
 800e868:	f7fe fe6e 	bl	800d548 <_Bfree>
 800e86c:	4631      	mov	r1, r6
 800e86e:	4620      	mov	r0, r4
 800e870:	f7fe fe6a 	bl	800d548 <_Bfree>
 800e874:	e605      	b.n	800e482 <_strtod_l+0x63a>
 800e876:	f1b8 0f01 	cmp.w	r8, #1
 800e87a:	d103      	bne.n	800e884 <_strtod_l+0xa3c>
 800e87c:	f1b9 0f00 	cmp.w	r9, #0
 800e880:	f43f ad91 	beq.w	800e3a6 <_strtod_l+0x55e>
 800e884:	2200      	movs	r2, #0
 800e886:	4b39      	ldr	r3, [pc, #228]	; (800e96c <_strtod_l+0xb24>)
 800e888:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800e88a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e88e:	e016      	b.n	800e8be <_strtod_l+0xa76>
 800e890:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800e892:	4f33      	ldr	r7, [pc, #204]	; (800e960 <_strtod_l+0xb18>)
 800e894:	e7a9      	b.n	800e7ea <_strtod_l+0x9a2>
 800e896:	4b32      	ldr	r3, [pc, #200]	; (800e960 <_strtod_l+0xb18>)
 800e898:	2200      	movs	r2, #0
 800e89a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e89e:	f7f1 fe8b 	bl	80005b8 <__aeabi_dmul>
 800e8a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e8a4:	4605      	mov	r5, r0
 800e8a6:	460f      	mov	r7, r1
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d09e      	beq.n	800e7ea <_strtod_l+0x9a2>
 800e8ac:	4602      	mov	r2, r0
 800e8ae:	460b      	mov	r3, r1
 800e8b0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e8b4:	e79d      	b.n	800e7f2 <_strtod_l+0x9aa>
 800e8b6:	2200      	movs	r2, #0
 800e8b8:	4b28      	ldr	r3, [pc, #160]	; (800e95c <_strtod_l+0xb14>)
 800e8ba:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e8be:	4f27      	ldr	r7, [pc, #156]	; (800e95c <_strtod_l+0xb14>)
 800e8c0:	e797      	b.n	800e7f2 <_strtod_l+0x9aa>
 800e8c2:	2200      	movs	r2, #0
 800e8c4:	4b29      	ldr	r3, [pc, #164]	; (800e96c <_strtod_l+0xb24>)
 800e8c6:	4645      	mov	r5, r8
 800e8c8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e8cc:	e7f7      	b.n	800e8be <_strtod_l+0xa76>
 800e8ce:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 800e8d2:	9b05      	ldr	r3, [sp, #20]
 800e8d4:	46ca      	mov	sl, r9
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d1bc      	bne.n	800e854 <_strtod_l+0xa0c>
 800e8da:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e8de:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e8e0:	0d1b      	lsrs	r3, r3, #20
 800e8e2:	051b      	lsls	r3, r3, #20
 800e8e4:	429a      	cmp	r2, r3
 800e8e6:	d1b5      	bne.n	800e854 <_strtod_l+0xa0c>
 800e8e8:	4628      	mov	r0, r5
 800e8ea:	4639      	mov	r1, r7
 800e8ec:	f7f2 fcc6 	bl	800127c <__aeabi_d2lz>
 800e8f0:	f7f1 fe34 	bl	800055c <__aeabi_l2d>
 800e8f4:	4602      	mov	r2, r0
 800e8f6:	460b      	mov	r3, r1
 800e8f8:	4628      	mov	r0, r5
 800e8fa:	4639      	mov	r1, r7
 800e8fc:	f7f1 fca4 	bl	8000248 <__aeabi_dsub>
 800e900:	460b      	mov	r3, r1
 800e902:	4602      	mov	r2, r0
 800e904:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 800e908:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800e90c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e90e:	ea4a 0a08 	orr.w	sl, sl, r8
 800e912:	ea5a 0a03 	orrs.w	sl, sl, r3
 800e916:	d06c      	beq.n	800e9f2 <_strtod_l+0xbaa>
 800e918:	a309      	add	r3, pc, #36	; (adr r3, 800e940 <_strtod_l+0xaf8>)
 800e91a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e91e:	f7f2 f8bd 	bl	8000a9c <__aeabi_dcmplt>
 800e922:	2800      	cmp	r0, #0
 800e924:	f47f acd8 	bne.w	800e2d8 <_strtod_l+0x490>
 800e928:	a307      	add	r3, pc, #28	; (adr r3, 800e948 <_strtod_l+0xb00>)
 800e92a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e92e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e932:	f7f2 f8d1 	bl	8000ad8 <__aeabi_dcmpgt>
 800e936:	2800      	cmp	r0, #0
 800e938:	d08c      	beq.n	800e854 <_strtod_l+0xa0c>
 800e93a:	e4cd      	b.n	800e2d8 <_strtod_l+0x490>
 800e93c:	f3af 8000 	nop.w
 800e940:	94a03595 	.word	0x94a03595
 800e944:	3fdfffff 	.word	0x3fdfffff
 800e948:	35afe535 	.word	0x35afe535
 800e94c:	3fe00000 	.word	0x3fe00000
 800e950:	000fffff 	.word	0x000fffff
 800e954:	7ff00000 	.word	0x7ff00000
 800e958:	7fefffff 	.word	0x7fefffff
 800e95c:	3ff00000 	.word	0x3ff00000
 800e960:	3fe00000 	.word	0x3fe00000
 800e964:	7fe00000 	.word	0x7fe00000
 800e968:	7c9fffff 	.word	0x7c9fffff
 800e96c:	bff00000 	.word	0xbff00000
 800e970:	9b05      	ldr	r3, [sp, #20]
 800e972:	b333      	cbz	r3, 800e9c2 <_strtod_l+0xb7a>
 800e974:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e976:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800e97a:	d822      	bhi.n	800e9c2 <_strtod_l+0xb7a>
 800e97c:	a328      	add	r3, pc, #160	; (adr r3, 800ea20 <_strtod_l+0xbd8>)
 800e97e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e982:	4628      	mov	r0, r5
 800e984:	4639      	mov	r1, r7
 800e986:	f7f2 f893 	bl	8000ab0 <__aeabi_dcmple>
 800e98a:	b1a0      	cbz	r0, 800e9b6 <_strtod_l+0xb6e>
 800e98c:	4639      	mov	r1, r7
 800e98e:	4628      	mov	r0, r5
 800e990:	f7f2 f8ea 	bl	8000b68 <__aeabi_d2uiz>
 800e994:	2801      	cmp	r0, #1
 800e996:	bf38      	it	cc
 800e998:	2001      	movcc	r0, #1
 800e99a:	f7f1 fd93 	bl	80004c4 <__aeabi_ui2d>
 800e99e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e9a0:	4605      	mov	r5, r0
 800e9a2:	460f      	mov	r7, r1
 800e9a4:	bb03      	cbnz	r3, 800e9e8 <_strtod_l+0xba0>
 800e9a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e9aa:	9014      	str	r0, [sp, #80]	; 0x50
 800e9ac:	9315      	str	r3, [sp, #84]	; 0x54
 800e9ae:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800e9b2:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800e9b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e9b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e9ba:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800e9be:	1a9b      	subs	r3, r3, r2
 800e9c0:	9311      	str	r3, [sp, #68]	; 0x44
 800e9c2:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e9c4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e9c6:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800e9ca:	f7ff f8e9 	bl	800dba0 <__ulp>
 800e9ce:	4602      	mov	r2, r0
 800e9d0:	460b      	mov	r3, r1
 800e9d2:	4640      	mov	r0, r8
 800e9d4:	4649      	mov	r1, r9
 800e9d6:	f7f1 fdef 	bl	80005b8 <__aeabi_dmul>
 800e9da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e9dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e9de:	f7f1 fc35 	bl	800024c <__adddf3>
 800e9e2:	4680      	mov	r8, r0
 800e9e4:	4689      	mov	r9, r1
 800e9e6:	e774      	b.n	800e8d2 <_strtod_l+0xa8a>
 800e9e8:	4602      	mov	r2, r0
 800e9ea:	460b      	mov	r3, r1
 800e9ec:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800e9f0:	e7dd      	b.n	800e9ae <_strtod_l+0xb66>
 800e9f2:	a30d      	add	r3, pc, #52	; (adr r3, 800ea28 <_strtod_l+0xbe0>)
 800e9f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9f8:	f7f2 f850 	bl	8000a9c <__aeabi_dcmplt>
 800e9fc:	e79b      	b.n	800e936 <_strtod_l+0xaee>
 800e9fe:	2300      	movs	r3, #0
 800ea00:	930e      	str	r3, [sp, #56]	; 0x38
 800ea02:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ea04:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ea06:	6013      	str	r3, [r2, #0]
 800ea08:	f7ff ba5b 	b.w	800dec2 <_strtod_l+0x7a>
 800ea0c:	2a65      	cmp	r2, #101	; 0x65
 800ea0e:	f43f ab52 	beq.w	800e0b6 <_strtod_l+0x26e>
 800ea12:	2a45      	cmp	r2, #69	; 0x45
 800ea14:	f43f ab4f 	beq.w	800e0b6 <_strtod_l+0x26e>
 800ea18:	2301      	movs	r3, #1
 800ea1a:	f7ff bb87 	b.w	800e12c <_strtod_l+0x2e4>
 800ea1e:	bf00      	nop
 800ea20:	ffc00000 	.word	0xffc00000
 800ea24:	41dfffff 	.word	0x41dfffff
 800ea28:	94a03595 	.word	0x94a03595
 800ea2c:	3fcfffff 	.word	0x3fcfffff

0800ea30 <_strtod_r>:
 800ea30:	4b01      	ldr	r3, [pc, #4]	; (800ea38 <_strtod_r+0x8>)
 800ea32:	f7ff ba09 	b.w	800de48 <_strtod_l>
 800ea36:	bf00      	nop
 800ea38:	20000144 	.word	0x20000144

0800ea3c <_strtol_l.constprop.0>:
 800ea3c:	2b01      	cmp	r3, #1
 800ea3e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ea42:	4686      	mov	lr, r0
 800ea44:	4690      	mov	r8, r2
 800ea46:	d001      	beq.n	800ea4c <_strtol_l.constprop.0+0x10>
 800ea48:	2b24      	cmp	r3, #36	; 0x24
 800ea4a:	d906      	bls.n	800ea5a <_strtol_l.constprop.0+0x1e>
 800ea4c:	f7fd fda0 	bl	800c590 <__errno>
 800ea50:	2316      	movs	r3, #22
 800ea52:	6003      	str	r3, [r0, #0]
 800ea54:	2000      	movs	r0, #0
 800ea56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea5a:	460d      	mov	r5, r1
 800ea5c:	4835      	ldr	r0, [pc, #212]	; (800eb34 <_strtol_l.constprop.0+0xf8>)
 800ea5e:	462a      	mov	r2, r5
 800ea60:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ea64:	5d06      	ldrb	r6, [r0, r4]
 800ea66:	f016 0608 	ands.w	r6, r6, #8
 800ea6a:	d1f8      	bne.n	800ea5e <_strtol_l.constprop.0+0x22>
 800ea6c:	2c2d      	cmp	r4, #45	; 0x2d
 800ea6e:	d12e      	bne.n	800eace <_strtol_l.constprop.0+0x92>
 800ea70:	2601      	movs	r6, #1
 800ea72:	782c      	ldrb	r4, [r5, #0]
 800ea74:	1c95      	adds	r5, r2, #2
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d057      	beq.n	800eb2a <_strtol_l.constprop.0+0xee>
 800ea7a:	2b10      	cmp	r3, #16
 800ea7c:	d109      	bne.n	800ea92 <_strtol_l.constprop.0+0x56>
 800ea7e:	2c30      	cmp	r4, #48	; 0x30
 800ea80:	d107      	bne.n	800ea92 <_strtol_l.constprop.0+0x56>
 800ea82:	782a      	ldrb	r2, [r5, #0]
 800ea84:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800ea88:	2a58      	cmp	r2, #88	; 0x58
 800ea8a:	d149      	bne.n	800eb20 <_strtol_l.constprop.0+0xe4>
 800ea8c:	2310      	movs	r3, #16
 800ea8e:	786c      	ldrb	r4, [r5, #1]
 800ea90:	3502      	adds	r5, #2
 800ea92:	2200      	movs	r2, #0
 800ea94:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 800ea98:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ea9c:	fbbc f9f3 	udiv	r9, ip, r3
 800eaa0:	4610      	mov	r0, r2
 800eaa2:	fb03 ca19 	mls	sl, r3, r9, ip
 800eaa6:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800eaaa:	2f09      	cmp	r7, #9
 800eaac:	d814      	bhi.n	800ead8 <_strtol_l.constprop.0+0x9c>
 800eaae:	463c      	mov	r4, r7
 800eab0:	42a3      	cmp	r3, r4
 800eab2:	dd20      	ble.n	800eaf6 <_strtol_l.constprop.0+0xba>
 800eab4:	1c57      	adds	r7, r2, #1
 800eab6:	d007      	beq.n	800eac8 <_strtol_l.constprop.0+0x8c>
 800eab8:	4581      	cmp	r9, r0
 800eaba:	d319      	bcc.n	800eaf0 <_strtol_l.constprop.0+0xb4>
 800eabc:	d101      	bne.n	800eac2 <_strtol_l.constprop.0+0x86>
 800eabe:	45a2      	cmp	sl, r4
 800eac0:	db16      	blt.n	800eaf0 <_strtol_l.constprop.0+0xb4>
 800eac2:	2201      	movs	r2, #1
 800eac4:	fb00 4003 	mla	r0, r0, r3, r4
 800eac8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800eacc:	e7eb      	b.n	800eaa6 <_strtol_l.constprop.0+0x6a>
 800eace:	2c2b      	cmp	r4, #43	; 0x2b
 800ead0:	bf04      	itt	eq
 800ead2:	782c      	ldrbeq	r4, [r5, #0]
 800ead4:	1c95      	addeq	r5, r2, #2
 800ead6:	e7ce      	b.n	800ea76 <_strtol_l.constprop.0+0x3a>
 800ead8:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800eadc:	2f19      	cmp	r7, #25
 800eade:	d801      	bhi.n	800eae4 <_strtol_l.constprop.0+0xa8>
 800eae0:	3c37      	subs	r4, #55	; 0x37
 800eae2:	e7e5      	b.n	800eab0 <_strtol_l.constprop.0+0x74>
 800eae4:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800eae8:	2f19      	cmp	r7, #25
 800eaea:	d804      	bhi.n	800eaf6 <_strtol_l.constprop.0+0xba>
 800eaec:	3c57      	subs	r4, #87	; 0x57
 800eaee:	e7df      	b.n	800eab0 <_strtol_l.constprop.0+0x74>
 800eaf0:	f04f 32ff 	mov.w	r2, #4294967295
 800eaf4:	e7e8      	b.n	800eac8 <_strtol_l.constprop.0+0x8c>
 800eaf6:	1c53      	adds	r3, r2, #1
 800eaf8:	d108      	bne.n	800eb0c <_strtol_l.constprop.0+0xd0>
 800eafa:	2322      	movs	r3, #34	; 0x22
 800eafc:	4660      	mov	r0, ip
 800eafe:	f8ce 3000 	str.w	r3, [lr]
 800eb02:	f1b8 0f00 	cmp.w	r8, #0
 800eb06:	d0a6      	beq.n	800ea56 <_strtol_l.constprop.0+0x1a>
 800eb08:	1e69      	subs	r1, r5, #1
 800eb0a:	e006      	b.n	800eb1a <_strtol_l.constprop.0+0xde>
 800eb0c:	b106      	cbz	r6, 800eb10 <_strtol_l.constprop.0+0xd4>
 800eb0e:	4240      	negs	r0, r0
 800eb10:	f1b8 0f00 	cmp.w	r8, #0
 800eb14:	d09f      	beq.n	800ea56 <_strtol_l.constprop.0+0x1a>
 800eb16:	2a00      	cmp	r2, #0
 800eb18:	d1f6      	bne.n	800eb08 <_strtol_l.constprop.0+0xcc>
 800eb1a:	f8c8 1000 	str.w	r1, [r8]
 800eb1e:	e79a      	b.n	800ea56 <_strtol_l.constprop.0+0x1a>
 800eb20:	2430      	movs	r4, #48	; 0x30
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	d1b5      	bne.n	800ea92 <_strtol_l.constprop.0+0x56>
 800eb26:	2308      	movs	r3, #8
 800eb28:	e7b3      	b.n	800ea92 <_strtol_l.constprop.0+0x56>
 800eb2a:	2c30      	cmp	r4, #48	; 0x30
 800eb2c:	d0a9      	beq.n	800ea82 <_strtol_l.constprop.0+0x46>
 800eb2e:	230a      	movs	r3, #10
 800eb30:	e7af      	b.n	800ea92 <_strtol_l.constprop.0+0x56>
 800eb32:	bf00      	nop
 800eb34:	0803ca41 	.word	0x0803ca41

0800eb38 <_strtol_r>:
 800eb38:	f7ff bf80 	b.w	800ea3c <_strtol_l.constprop.0>

0800eb3c <__ssputs_r>:
 800eb3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb40:	461f      	mov	r7, r3
 800eb42:	688e      	ldr	r6, [r1, #8]
 800eb44:	4682      	mov	sl, r0
 800eb46:	42be      	cmp	r6, r7
 800eb48:	460c      	mov	r4, r1
 800eb4a:	4690      	mov	r8, r2
 800eb4c:	680b      	ldr	r3, [r1, #0]
 800eb4e:	d82c      	bhi.n	800ebaa <__ssputs_r+0x6e>
 800eb50:	898a      	ldrh	r2, [r1, #12]
 800eb52:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800eb56:	d026      	beq.n	800eba6 <__ssputs_r+0x6a>
 800eb58:	6965      	ldr	r5, [r4, #20]
 800eb5a:	6909      	ldr	r1, [r1, #16]
 800eb5c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800eb60:	eba3 0901 	sub.w	r9, r3, r1
 800eb64:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800eb68:	1c7b      	adds	r3, r7, #1
 800eb6a:	444b      	add	r3, r9
 800eb6c:	106d      	asrs	r5, r5, #1
 800eb6e:	429d      	cmp	r5, r3
 800eb70:	bf38      	it	cc
 800eb72:	461d      	movcc	r5, r3
 800eb74:	0553      	lsls	r3, r2, #21
 800eb76:	d527      	bpl.n	800ebc8 <__ssputs_r+0x8c>
 800eb78:	4629      	mov	r1, r5
 800eb7a:	f7fe fc19 	bl	800d3b0 <_malloc_r>
 800eb7e:	4606      	mov	r6, r0
 800eb80:	b360      	cbz	r0, 800ebdc <__ssputs_r+0xa0>
 800eb82:	464a      	mov	r2, r9
 800eb84:	6921      	ldr	r1, [r4, #16]
 800eb86:	f7fd fd22 	bl	800c5ce <memcpy>
 800eb8a:	89a3      	ldrh	r3, [r4, #12]
 800eb8c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800eb90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eb94:	81a3      	strh	r3, [r4, #12]
 800eb96:	6126      	str	r6, [r4, #16]
 800eb98:	444e      	add	r6, r9
 800eb9a:	6026      	str	r6, [r4, #0]
 800eb9c:	463e      	mov	r6, r7
 800eb9e:	6165      	str	r5, [r4, #20]
 800eba0:	eba5 0509 	sub.w	r5, r5, r9
 800eba4:	60a5      	str	r5, [r4, #8]
 800eba6:	42be      	cmp	r6, r7
 800eba8:	d900      	bls.n	800ebac <__ssputs_r+0x70>
 800ebaa:	463e      	mov	r6, r7
 800ebac:	4632      	mov	r2, r6
 800ebae:	4641      	mov	r1, r8
 800ebb0:	6820      	ldr	r0, [r4, #0]
 800ebb2:	f000 fb68 	bl	800f286 <memmove>
 800ebb6:	2000      	movs	r0, #0
 800ebb8:	68a3      	ldr	r3, [r4, #8]
 800ebba:	1b9b      	subs	r3, r3, r6
 800ebbc:	60a3      	str	r3, [r4, #8]
 800ebbe:	6823      	ldr	r3, [r4, #0]
 800ebc0:	4433      	add	r3, r6
 800ebc2:	6023      	str	r3, [r4, #0]
 800ebc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebc8:	462a      	mov	r2, r5
 800ebca:	f000 ff5e 	bl	800fa8a <_realloc_r>
 800ebce:	4606      	mov	r6, r0
 800ebd0:	2800      	cmp	r0, #0
 800ebd2:	d1e0      	bne.n	800eb96 <__ssputs_r+0x5a>
 800ebd4:	4650      	mov	r0, sl
 800ebd6:	6921      	ldr	r1, [r4, #16]
 800ebd8:	f7fe fb7a 	bl	800d2d0 <_free_r>
 800ebdc:	230c      	movs	r3, #12
 800ebde:	f8ca 3000 	str.w	r3, [sl]
 800ebe2:	89a3      	ldrh	r3, [r4, #12]
 800ebe4:	f04f 30ff 	mov.w	r0, #4294967295
 800ebe8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ebec:	81a3      	strh	r3, [r4, #12]
 800ebee:	e7e9      	b.n	800ebc4 <__ssputs_r+0x88>

0800ebf0 <_svfiprintf_r>:
 800ebf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebf4:	4698      	mov	r8, r3
 800ebf6:	898b      	ldrh	r3, [r1, #12]
 800ebf8:	4607      	mov	r7, r0
 800ebfa:	061b      	lsls	r3, r3, #24
 800ebfc:	460d      	mov	r5, r1
 800ebfe:	4614      	mov	r4, r2
 800ec00:	b09d      	sub	sp, #116	; 0x74
 800ec02:	d50e      	bpl.n	800ec22 <_svfiprintf_r+0x32>
 800ec04:	690b      	ldr	r3, [r1, #16]
 800ec06:	b963      	cbnz	r3, 800ec22 <_svfiprintf_r+0x32>
 800ec08:	2140      	movs	r1, #64	; 0x40
 800ec0a:	f7fe fbd1 	bl	800d3b0 <_malloc_r>
 800ec0e:	6028      	str	r0, [r5, #0]
 800ec10:	6128      	str	r0, [r5, #16]
 800ec12:	b920      	cbnz	r0, 800ec1e <_svfiprintf_r+0x2e>
 800ec14:	230c      	movs	r3, #12
 800ec16:	603b      	str	r3, [r7, #0]
 800ec18:	f04f 30ff 	mov.w	r0, #4294967295
 800ec1c:	e0d0      	b.n	800edc0 <_svfiprintf_r+0x1d0>
 800ec1e:	2340      	movs	r3, #64	; 0x40
 800ec20:	616b      	str	r3, [r5, #20]
 800ec22:	2300      	movs	r3, #0
 800ec24:	9309      	str	r3, [sp, #36]	; 0x24
 800ec26:	2320      	movs	r3, #32
 800ec28:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ec2c:	2330      	movs	r3, #48	; 0x30
 800ec2e:	f04f 0901 	mov.w	r9, #1
 800ec32:	f8cd 800c 	str.w	r8, [sp, #12]
 800ec36:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800edd8 <_svfiprintf_r+0x1e8>
 800ec3a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ec3e:	4623      	mov	r3, r4
 800ec40:	469a      	mov	sl, r3
 800ec42:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ec46:	b10a      	cbz	r2, 800ec4c <_svfiprintf_r+0x5c>
 800ec48:	2a25      	cmp	r2, #37	; 0x25
 800ec4a:	d1f9      	bne.n	800ec40 <_svfiprintf_r+0x50>
 800ec4c:	ebba 0b04 	subs.w	fp, sl, r4
 800ec50:	d00b      	beq.n	800ec6a <_svfiprintf_r+0x7a>
 800ec52:	465b      	mov	r3, fp
 800ec54:	4622      	mov	r2, r4
 800ec56:	4629      	mov	r1, r5
 800ec58:	4638      	mov	r0, r7
 800ec5a:	f7ff ff6f 	bl	800eb3c <__ssputs_r>
 800ec5e:	3001      	adds	r0, #1
 800ec60:	f000 80a9 	beq.w	800edb6 <_svfiprintf_r+0x1c6>
 800ec64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ec66:	445a      	add	r2, fp
 800ec68:	9209      	str	r2, [sp, #36]	; 0x24
 800ec6a:	f89a 3000 	ldrb.w	r3, [sl]
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	f000 80a1 	beq.w	800edb6 <_svfiprintf_r+0x1c6>
 800ec74:	2300      	movs	r3, #0
 800ec76:	f04f 32ff 	mov.w	r2, #4294967295
 800ec7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ec7e:	f10a 0a01 	add.w	sl, sl, #1
 800ec82:	9304      	str	r3, [sp, #16]
 800ec84:	9307      	str	r3, [sp, #28]
 800ec86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ec8a:	931a      	str	r3, [sp, #104]	; 0x68
 800ec8c:	4654      	mov	r4, sl
 800ec8e:	2205      	movs	r2, #5
 800ec90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec94:	4850      	ldr	r0, [pc, #320]	; (800edd8 <_svfiprintf_r+0x1e8>)
 800ec96:	f7fd fc8c 	bl	800c5b2 <memchr>
 800ec9a:	9a04      	ldr	r2, [sp, #16]
 800ec9c:	b9d8      	cbnz	r0, 800ecd6 <_svfiprintf_r+0xe6>
 800ec9e:	06d0      	lsls	r0, r2, #27
 800eca0:	bf44      	itt	mi
 800eca2:	2320      	movmi	r3, #32
 800eca4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eca8:	0711      	lsls	r1, r2, #28
 800ecaa:	bf44      	itt	mi
 800ecac:	232b      	movmi	r3, #43	; 0x2b
 800ecae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ecb2:	f89a 3000 	ldrb.w	r3, [sl]
 800ecb6:	2b2a      	cmp	r3, #42	; 0x2a
 800ecb8:	d015      	beq.n	800ece6 <_svfiprintf_r+0xf6>
 800ecba:	4654      	mov	r4, sl
 800ecbc:	2000      	movs	r0, #0
 800ecbe:	f04f 0c0a 	mov.w	ip, #10
 800ecc2:	9a07      	ldr	r2, [sp, #28]
 800ecc4:	4621      	mov	r1, r4
 800ecc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ecca:	3b30      	subs	r3, #48	; 0x30
 800eccc:	2b09      	cmp	r3, #9
 800ecce:	d94d      	bls.n	800ed6c <_svfiprintf_r+0x17c>
 800ecd0:	b1b0      	cbz	r0, 800ed00 <_svfiprintf_r+0x110>
 800ecd2:	9207      	str	r2, [sp, #28]
 800ecd4:	e014      	b.n	800ed00 <_svfiprintf_r+0x110>
 800ecd6:	eba0 0308 	sub.w	r3, r0, r8
 800ecda:	fa09 f303 	lsl.w	r3, r9, r3
 800ecde:	4313      	orrs	r3, r2
 800ece0:	46a2      	mov	sl, r4
 800ece2:	9304      	str	r3, [sp, #16]
 800ece4:	e7d2      	b.n	800ec8c <_svfiprintf_r+0x9c>
 800ece6:	9b03      	ldr	r3, [sp, #12]
 800ece8:	1d19      	adds	r1, r3, #4
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	9103      	str	r1, [sp, #12]
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	bfbb      	ittet	lt
 800ecf2:	425b      	neglt	r3, r3
 800ecf4:	f042 0202 	orrlt.w	r2, r2, #2
 800ecf8:	9307      	strge	r3, [sp, #28]
 800ecfa:	9307      	strlt	r3, [sp, #28]
 800ecfc:	bfb8      	it	lt
 800ecfe:	9204      	strlt	r2, [sp, #16]
 800ed00:	7823      	ldrb	r3, [r4, #0]
 800ed02:	2b2e      	cmp	r3, #46	; 0x2e
 800ed04:	d10c      	bne.n	800ed20 <_svfiprintf_r+0x130>
 800ed06:	7863      	ldrb	r3, [r4, #1]
 800ed08:	2b2a      	cmp	r3, #42	; 0x2a
 800ed0a:	d134      	bne.n	800ed76 <_svfiprintf_r+0x186>
 800ed0c:	9b03      	ldr	r3, [sp, #12]
 800ed0e:	3402      	adds	r4, #2
 800ed10:	1d1a      	adds	r2, r3, #4
 800ed12:	681b      	ldr	r3, [r3, #0]
 800ed14:	9203      	str	r2, [sp, #12]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	bfb8      	it	lt
 800ed1a:	f04f 33ff 	movlt.w	r3, #4294967295
 800ed1e:	9305      	str	r3, [sp, #20]
 800ed20:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800eddc <_svfiprintf_r+0x1ec>
 800ed24:	2203      	movs	r2, #3
 800ed26:	4650      	mov	r0, sl
 800ed28:	7821      	ldrb	r1, [r4, #0]
 800ed2a:	f7fd fc42 	bl	800c5b2 <memchr>
 800ed2e:	b138      	cbz	r0, 800ed40 <_svfiprintf_r+0x150>
 800ed30:	2240      	movs	r2, #64	; 0x40
 800ed32:	9b04      	ldr	r3, [sp, #16]
 800ed34:	eba0 000a 	sub.w	r0, r0, sl
 800ed38:	4082      	lsls	r2, r0
 800ed3a:	4313      	orrs	r3, r2
 800ed3c:	3401      	adds	r4, #1
 800ed3e:	9304      	str	r3, [sp, #16]
 800ed40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed44:	2206      	movs	r2, #6
 800ed46:	4826      	ldr	r0, [pc, #152]	; (800ede0 <_svfiprintf_r+0x1f0>)
 800ed48:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ed4c:	f7fd fc31 	bl	800c5b2 <memchr>
 800ed50:	2800      	cmp	r0, #0
 800ed52:	d038      	beq.n	800edc6 <_svfiprintf_r+0x1d6>
 800ed54:	4b23      	ldr	r3, [pc, #140]	; (800ede4 <_svfiprintf_r+0x1f4>)
 800ed56:	bb1b      	cbnz	r3, 800eda0 <_svfiprintf_r+0x1b0>
 800ed58:	9b03      	ldr	r3, [sp, #12]
 800ed5a:	3307      	adds	r3, #7
 800ed5c:	f023 0307 	bic.w	r3, r3, #7
 800ed60:	3308      	adds	r3, #8
 800ed62:	9303      	str	r3, [sp, #12]
 800ed64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ed66:	4433      	add	r3, r6
 800ed68:	9309      	str	r3, [sp, #36]	; 0x24
 800ed6a:	e768      	b.n	800ec3e <_svfiprintf_r+0x4e>
 800ed6c:	460c      	mov	r4, r1
 800ed6e:	2001      	movs	r0, #1
 800ed70:	fb0c 3202 	mla	r2, ip, r2, r3
 800ed74:	e7a6      	b.n	800ecc4 <_svfiprintf_r+0xd4>
 800ed76:	2300      	movs	r3, #0
 800ed78:	f04f 0c0a 	mov.w	ip, #10
 800ed7c:	4619      	mov	r1, r3
 800ed7e:	3401      	adds	r4, #1
 800ed80:	9305      	str	r3, [sp, #20]
 800ed82:	4620      	mov	r0, r4
 800ed84:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ed88:	3a30      	subs	r2, #48	; 0x30
 800ed8a:	2a09      	cmp	r2, #9
 800ed8c:	d903      	bls.n	800ed96 <_svfiprintf_r+0x1a6>
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d0c6      	beq.n	800ed20 <_svfiprintf_r+0x130>
 800ed92:	9105      	str	r1, [sp, #20]
 800ed94:	e7c4      	b.n	800ed20 <_svfiprintf_r+0x130>
 800ed96:	4604      	mov	r4, r0
 800ed98:	2301      	movs	r3, #1
 800ed9a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ed9e:	e7f0      	b.n	800ed82 <_svfiprintf_r+0x192>
 800eda0:	ab03      	add	r3, sp, #12
 800eda2:	9300      	str	r3, [sp, #0]
 800eda4:	462a      	mov	r2, r5
 800eda6:	4638      	mov	r0, r7
 800eda8:	4b0f      	ldr	r3, [pc, #60]	; (800ede8 <_svfiprintf_r+0x1f8>)
 800edaa:	a904      	add	r1, sp, #16
 800edac:	f7fc fba6 	bl	800b4fc <_printf_float>
 800edb0:	1c42      	adds	r2, r0, #1
 800edb2:	4606      	mov	r6, r0
 800edb4:	d1d6      	bne.n	800ed64 <_svfiprintf_r+0x174>
 800edb6:	89ab      	ldrh	r3, [r5, #12]
 800edb8:	065b      	lsls	r3, r3, #25
 800edba:	f53f af2d 	bmi.w	800ec18 <_svfiprintf_r+0x28>
 800edbe:	9809      	ldr	r0, [sp, #36]	; 0x24
 800edc0:	b01d      	add	sp, #116	; 0x74
 800edc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800edc6:	ab03      	add	r3, sp, #12
 800edc8:	9300      	str	r3, [sp, #0]
 800edca:	462a      	mov	r2, r5
 800edcc:	4638      	mov	r0, r7
 800edce:	4b06      	ldr	r3, [pc, #24]	; (800ede8 <_svfiprintf_r+0x1f8>)
 800edd0:	a904      	add	r1, sp, #16
 800edd2:	f7fc fe33 	bl	800ba3c <_printf_i>
 800edd6:	e7eb      	b.n	800edb0 <_svfiprintf_r+0x1c0>
 800edd8:	0803cb41 	.word	0x0803cb41
 800eddc:	0803cb47 	.word	0x0803cb47
 800ede0:	0803cb4b 	.word	0x0803cb4b
 800ede4:	0800b4fd 	.word	0x0800b4fd
 800ede8:	0800eb3d 	.word	0x0800eb3d

0800edec <__sfputc_r>:
 800edec:	6893      	ldr	r3, [r2, #8]
 800edee:	b410      	push	{r4}
 800edf0:	3b01      	subs	r3, #1
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	6093      	str	r3, [r2, #8]
 800edf6:	da07      	bge.n	800ee08 <__sfputc_r+0x1c>
 800edf8:	6994      	ldr	r4, [r2, #24]
 800edfa:	42a3      	cmp	r3, r4
 800edfc:	db01      	blt.n	800ee02 <__sfputc_r+0x16>
 800edfe:	290a      	cmp	r1, #10
 800ee00:	d102      	bne.n	800ee08 <__sfputc_r+0x1c>
 800ee02:	bc10      	pop	{r4}
 800ee04:	f7fd badd 	b.w	800c3c2 <__swbuf_r>
 800ee08:	6813      	ldr	r3, [r2, #0]
 800ee0a:	1c58      	adds	r0, r3, #1
 800ee0c:	6010      	str	r0, [r2, #0]
 800ee0e:	7019      	strb	r1, [r3, #0]
 800ee10:	4608      	mov	r0, r1
 800ee12:	bc10      	pop	{r4}
 800ee14:	4770      	bx	lr

0800ee16 <__sfputs_r>:
 800ee16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee18:	4606      	mov	r6, r0
 800ee1a:	460f      	mov	r7, r1
 800ee1c:	4614      	mov	r4, r2
 800ee1e:	18d5      	adds	r5, r2, r3
 800ee20:	42ac      	cmp	r4, r5
 800ee22:	d101      	bne.n	800ee28 <__sfputs_r+0x12>
 800ee24:	2000      	movs	r0, #0
 800ee26:	e007      	b.n	800ee38 <__sfputs_r+0x22>
 800ee28:	463a      	mov	r2, r7
 800ee2a:	4630      	mov	r0, r6
 800ee2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee30:	f7ff ffdc 	bl	800edec <__sfputc_r>
 800ee34:	1c43      	adds	r3, r0, #1
 800ee36:	d1f3      	bne.n	800ee20 <__sfputs_r+0xa>
 800ee38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ee3c <_vfiprintf_r>:
 800ee3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee40:	460d      	mov	r5, r1
 800ee42:	4614      	mov	r4, r2
 800ee44:	4698      	mov	r8, r3
 800ee46:	4606      	mov	r6, r0
 800ee48:	b09d      	sub	sp, #116	; 0x74
 800ee4a:	b118      	cbz	r0, 800ee54 <_vfiprintf_r+0x18>
 800ee4c:	6a03      	ldr	r3, [r0, #32]
 800ee4e:	b90b      	cbnz	r3, 800ee54 <_vfiprintf_r+0x18>
 800ee50:	f7fd f9b0 	bl	800c1b4 <__sinit>
 800ee54:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ee56:	07d9      	lsls	r1, r3, #31
 800ee58:	d405      	bmi.n	800ee66 <_vfiprintf_r+0x2a>
 800ee5a:	89ab      	ldrh	r3, [r5, #12]
 800ee5c:	059a      	lsls	r2, r3, #22
 800ee5e:	d402      	bmi.n	800ee66 <_vfiprintf_r+0x2a>
 800ee60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ee62:	f7fd fb9c 	bl	800c59e <__retarget_lock_acquire_recursive>
 800ee66:	89ab      	ldrh	r3, [r5, #12]
 800ee68:	071b      	lsls	r3, r3, #28
 800ee6a:	d501      	bpl.n	800ee70 <_vfiprintf_r+0x34>
 800ee6c:	692b      	ldr	r3, [r5, #16]
 800ee6e:	b99b      	cbnz	r3, 800ee98 <_vfiprintf_r+0x5c>
 800ee70:	4629      	mov	r1, r5
 800ee72:	4630      	mov	r0, r6
 800ee74:	f7fd fae2 	bl	800c43c <__swsetup_r>
 800ee78:	b170      	cbz	r0, 800ee98 <_vfiprintf_r+0x5c>
 800ee7a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ee7c:	07dc      	lsls	r4, r3, #31
 800ee7e:	d504      	bpl.n	800ee8a <_vfiprintf_r+0x4e>
 800ee80:	f04f 30ff 	mov.w	r0, #4294967295
 800ee84:	b01d      	add	sp, #116	; 0x74
 800ee86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee8a:	89ab      	ldrh	r3, [r5, #12]
 800ee8c:	0598      	lsls	r0, r3, #22
 800ee8e:	d4f7      	bmi.n	800ee80 <_vfiprintf_r+0x44>
 800ee90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ee92:	f7fd fb85 	bl	800c5a0 <__retarget_lock_release_recursive>
 800ee96:	e7f3      	b.n	800ee80 <_vfiprintf_r+0x44>
 800ee98:	2300      	movs	r3, #0
 800ee9a:	9309      	str	r3, [sp, #36]	; 0x24
 800ee9c:	2320      	movs	r3, #32
 800ee9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800eea2:	2330      	movs	r3, #48	; 0x30
 800eea4:	f04f 0901 	mov.w	r9, #1
 800eea8:	f8cd 800c 	str.w	r8, [sp, #12]
 800eeac:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800f05c <_vfiprintf_r+0x220>
 800eeb0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800eeb4:	4623      	mov	r3, r4
 800eeb6:	469a      	mov	sl, r3
 800eeb8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eebc:	b10a      	cbz	r2, 800eec2 <_vfiprintf_r+0x86>
 800eebe:	2a25      	cmp	r2, #37	; 0x25
 800eec0:	d1f9      	bne.n	800eeb6 <_vfiprintf_r+0x7a>
 800eec2:	ebba 0b04 	subs.w	fp, sl, r4
 800eec6:	d00b      	beq.n	800eee0 <_vfiprintf_r+0xa4>
 800eec8:	465b      	mov	r3, fp
 800eeca:	4622      	mov	r2, r4
 800eecc:	4629      	mov	r1, r5
 800eece:	4630      	mov	r0, r6
 800eed0:	f7ff ffa1 	bl	800ee16 <__sfputs_r>
 800eed4:	3001      	adds	r0, #1
 800eed6:	f000 80a9 	beq.w	800f02c <_vfiprintf_r+0x1f0>
 800eeda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800eedc:	445a      	add	r2, fp
 800eede:	9209      	str	r2, [sp, #36]	; 0x24
 800eee0:	f89a 3000 	ldrb.w	r3, [sl]
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	f000 80a1 	beq.w	800f02c <_vfiprintf_r+0x1f0>
 800eeea:	2300      	movs	r3, #0
 800eeec:	f04f 32ff 	mov.w	r2, #4294967295
 800eef0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eef4:	f10a 0a01 	add.w	sl, sl, #1
 800eef8:	9304      	str	r3, [sp, #16]
 800eefa:	9307      	str	r3, [sp, #28]
 800eefc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ef00:	931a      	str	r3, [sp, #104]	; 0x68
 800ef02:	4654      	mov	r4, sl
 800ef04:	2205      	movs	r2, #5
 800ef06:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef0a:	4854      	ldr	r0, [pc, #336]	; (800f05c <_vfiprintf_r+0x220>)
 800ef0c:	f7fd fb51 	bl	800c5b2 <memchr>
 800ef10:	9a04      	ldr	r2, [sp, #16]
 800ef12:	b9d8      	cbnz	r0, 800ef4c <_vfiprintf_r+0x110>
 800ef14:	06d1      	lsls	r1, r2, #27
 800ef16:	bf44      	itt	mi
 800ef18:	2320      	movmi	r3, #32
 800ef1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ef1e:	0713      	lsls	r3, r2, #28
 800ef20:	bf44      	itt	mi
 800ef22:	232b      	movmi	r3, #43	; 0x2b
 800ef24:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ef28:	f89a 3000 	ldrb.w	r3, [sl]
 800ef2c:	2b2a      	cmp	r3, #42	; 0x2a
 800ef2e:	d015      	beq.n	800ef5c <_vfiprintf_r+0x120>
 800ef30:	4654      	mov	r4, sl
 800ef32:	2000      	movs	r0, #0
 800ef34:	f04f 0c0a 	mov.w	ip, #10
 800ef38:	9a07      	ldr	r2, [sp, #28]
 800ef3a:	4621      	mov	r1, r4
 800ef3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ef40:	3b30      	subs	r3, #48	; 0x30
 800ef42:	2b09      	cmp	r3, #9
 800ef44:	d94d      	bls.n	800efe2 <_vfiprintf_r+0x1a6>
 800ef46:	b1b0      	cbz	r0, 800ef76 <_vfiprintf_r+0x13a>
 800ef48:	9207      	str	r2, [sp, #28]
 800ef4a:	e014      	b.n	800ef76 <_vfiprintf_r+0x13a>
 800ef4c:	eba0 0308 	sub.w	r3, r0, r8
 800ef50:	fa09 f303 	lsl.w	r3, r9, r3
 800ef54:	4313      	orrs	r3, r2
 800ef56:	46a2      	mov	sl, r4
 800ef58:	9304      	str	r3, [sp, #16]
 800ef5a:	e7d2      	b.n	800ef02 <_vfiprintf_r+0xc6>
 800ef5c:	9b03      	ldr	r3, [sp, #12]
 800ef5e:	1d19      	adds	r1, r3, #4
 800ef60:	681b      	ldr	r3, [r3, #0]
 800ef62:	9103      	str	r1, [sp, #12]
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	bfbb      	ittet	lt
 800ef68:	425b      	neglt	r3, r3
 800ef6a:	f042 0202 	orrlt.w	r2, r2, #2
 800ef6e:	9307      	strge	r3, [sp, #28]
 800ef70:	9307      	strlt	r3, [sp, #28]
 800ef72:	bfb8      	it	lt
 800ef74:	9204      	strlt	r2, [sp, #16]
 800ef76:	7823      	ldrb	r3, [r4, #0]
 800ef78:	2b2e      	cmp	r3, #46	; 0x2e
 800ef7a:	d10c      	bne.n	800ef96 <_vfiprintf_r+0x15a>
 800ef7c:	7863      	ldrb	r3, [r4, #1]
 800ef7e:	2b2a      	cmp	r3, #42	; 0x2a
 800ef80:	d134      	bne.n	800efec <_vfiprintf_r+0x1b0>
 800ef82:	9b03      	ldr	r3, [sp, #12]
 800ef84:	3402      	adds	r4, #2
 800ef86:	1d1a      	adds	r2, r3, #4
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	9203      	str	r2, [sp, #12]
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	bfb8      	it	lt
 800ef90:	f04f 33ff 	movlt.w	r3, #4294967295
 800ef94:	9305      	str	r3, [sp, #20]
 800ef96:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f060 <_vfiprintf_r+0x224>
 800ef9a:	2203      	movs	r2, #3
 800ef9c:	4650      	mov	r0, sl
 800ef9e:	7821      	ldrb	r1, [r4, #0]
 800efa0:	f7fd fb07 	bl	800c5b2 <memchr>
 800efa4:	b138      	cbz	r0, 800efb6 <_vfiprintf_r+0x17a>
 800efa6:	2240      	movs	r2, #64	; 0x40
 800efa8:	9b04      	ldr	r3, [sp, #16]
 800efaa:	eba0 000a 	sub.w	r0, r0, sl
 800efae:	4082      	lsls	r2, r0
 800efb0:	4313      	orrs	r3, r2
 800efb2:	3401      	adds	r4, #1
 800efb4:	9304      	str	r3, [sp, #16]
 800efb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800efba:	2206      	movs	r2, #6
 800efbc:	4829      	ldr	r0, [pc, #164]	; (800f064 <_vfiprintf_r+0x228>)
 800efbe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800efc2:	f7fd faf6 	bl	800c5b2 <memchr>
 800efc6:	2800      	cmp	r0, #0
 800efc8:	d03f      	beq.n	800f04a <_vfiprintf_r+0x20e>
 800efca:	4b27      	ldr	r3, [pc, #156]	; (800f068 <_vfiprintf_r+0x22c>)
 800efcc:	bb1b      	cbnz	r3, 800f016 <_vfiprintf_r+0x1da>
 800efce:	9b03      	ldr	r3, [sp, #12]
 800efd0:	3307      	adds	r3, #7
 800efd2:	f023 0307 	bic.w	r3, r3, #7
 800efd6:	3308      	adds	r3, #8
 800efd8:	9303      	str	r3, [sp, #12]
 800efda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800efdc:	443b      	add	r3, r7
 800efde:	9309      	str	r3, [sp, #36]	; 0x24
 800efe0:	e768      	b.n	800eeb4 <_vfiprintf_r+0x78>
 800efe2:	460c      	mov	r4, r1
 800efe4:	2001      	movs	r0, #1
 800efe6:	fb0c 3202 	mla	r2, ip, r2, r3
 800efea:	e7a6      	b.n	800ef3a <_vfiprintf_r+0xfe>
 800efec:	2300      	movs	r3, #0
 800efee:	f04f 0c0a 	mov.w	ip, #10
 800eff2:	4619      	mov	r1, r3
 800eff4:	3401      	adds	r4, #1
 800eff6:	9305      	str	r3, [sp, #20]
 800eff8:	4620      	mov	r0, r4
 800effa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800effe:	3a30      	subs	r2, #48	; 0x30
 800f000:	2a09      	cmp	r2, #9
 800f002:	d903      	bls.n	800f00c <_vfiprintf_r+0x1d0>
 800f004:	2b00      	cmp	r3, #0
 800f006:	d0c6      	beq.n	800ef96 <_vfiprintf_r+0x15a>
 800f008:	9105      	str	r1, [sp, #20]
 800f00a:	e7c4      	b.n	800ef96 <_vfiprintf_r+0x15a>
 800f00c:	4604      	mov	r4, r0
 800f00e:	2301      	movs	r3, #1
 800f010:	fb0c 2101 	mla	r1, ip, r1, r2
 800f014:	e7f0      	b.n	800eff8 <_vfiprintf_r+0x1bc>
 800f016:	ab03      	add	r3, sp, #12
 800f018:	9300      	str	r3, [sp, #0]
 800f01a:	462a      	mov	r2, r5
 800f01c:	4630      	mov	r0, r6
 800f01e:	4b13      	ldr	r3, [pc, #76]	; (800f06c <_vfiprintf_r+0x230>)
 800f020:	a904      	add	r1, sp, #16
 800f022:	f7fc fa6b 	bl	800b4fc <_printf_float>
 800f026:	4607      	mov	r7, r0
 800f028:	1c78      	adds	r0, r7, #1
 800f02a:	d1d6      	bne.n	800efda <_vfiprintf_r+0x19e>
 800f02c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f02e:	07d9      	lsls	r1, r3, #31
 800f030:	d405      	bmi.n	800f03e <_vfiprintf_r+0x202>
 800f032:	89ab      	ldrh	r3, [r5, #12]
 800f034:	059a      	lsls	r2, r3, #22
 800f036:	d402      	bmi.n	800f03e <_vfiprintf_r+0x202>
 800f038:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f03a:	f7fd fab1 	bl	800c5a0 <__retarget_lock_release_recursive>
 800f03e:	89ab      	ldrh	r3, [r5, #12]
 800f040:	065b      	lsls	r3, r3, #25
 800f042:	f53f af1d 	bmi.w	800ee80 <_vfiprintf_r+0x44>
 800f046:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f048:	e71c      	b.n	800ee84 <_vfiprintf_r+0x48>
 800f04a:	ab03      	add	r3, sp, #12
 800f04c:	9300      	str	r3, [sp, #0]
 800f04e:	462a      	mov	r2, r5
 800f050:	4630      	mov	r0, r6
 800f052:	4b06      	ldr	r3, [pc, #24]	; (800f06c <_vfiprintf_r+0x230>)
 800f054:	a904      	add	r1, sp, #16
 800f056:	f7fc fcf1 	bl	800ba3c <_printf_i>
 800f05a:	e7e4      	b.n	800f026 <_vfiprintf_r+0x1ea>
 800f05c:	0803cb41 	.word	0x0803cb41
 800f060:	0803cb47 	.word	0x0803cb47
 800f064:	0803cb4b 	.word	0x0803cb4b
 800f068:	0800b4fd 	.word	0x0800b4fd
 800f06c:	0800ee17 	.word	0x0800ee17

0800f070 <__sflush_r>:
 800f070:	898a      	ldrh	r2, [r1, #12]
 800f072:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f074:	4605      	mov	r5, r0
 800f076:	0710      	lsls	r0, r2, #28
 800f078:	460c      	mov	r4, r1
 800f07a:	d457      	bmi.n	800f12c <__sflush_r+0xbc>
 800f07c:	684b      	ldr	r3, [r1, #4]
 800f07e:	2b00      	cmp	r3, #0
 800f080:	dc04      	bgt.n	800f08c <__sflush_r+0x1c>
 800f082:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f084:	2b00      	cmp	r3, #0
 800f086:	dc01      	bgt.n	800f08c <__sflush_r+0x1c>
 800f088:	2000      	movs	r0, #0
 800f08a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f08c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f08e:	2e00      	cmp	r6, #0
 800f090:	d0fa      	beq.n	800f088 <__sflush_r+0x18>
 800f092:	2300      	movs	r3, #0
 800f094:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f098:	682f      	ldr	r7, [r5, #0]
 800f09a:	6a21      	ldr	r1, [r4, #32]
 800f09c:	602b      	str	r3, [r5, #0]
 800f09e:	d032      	beq.n	800f106 <__sflush_r+0x96>
 800f0a0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f0a2:	89a3      	ldrh	r3, [r4, #12]
 800f0a4:	075a      	lsls	r2, r3, #29
 800f0a6:	d505      	bpl.n	800f0b4 <__sflush_r+0x44>
 800f0a8:	6863      	ldr	r3, [r4, #4]
 800f0aa:	1ac0      	subs	r0, r0, r3
 800f0ac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f0ae:	b10b      	cbz	r3, 800f0b4 <__sflush_r+0x44>
 800f0b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f0b2:	1ac0      	subs	r0, r0, r3
 800f0b4:	2300      	movs	r3, #0
 800f0b6:	4602      	mov	r2, r0
 800f0b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f0ba:	4628      	mov	r0, r5
 800f0bc:	6a21      	ldr	r1, [r4, #32]
 800f0be:	47b0      	blx	r6
 800f0c0:	1c43      	adds	r3, r0, #1
 800f0c2:	89a3      	ldrh	r3, [r4, #12]
 800f0c4:	d106      	bne.n	800f0d4 <__sflush_r+0x64>
 800f0c6:	6829      	ldr	r1, [r5, #0]
 800f0c8:	291d      	cmp	r1, #29
 800f0ca:	d82b      	bhi.n	800f124 <__sflush_r+0xb4>
 800f0cc:	4a28      	ldr	r2, [pc, #160]	; (800f170 <__sflush_r+0x100>)
 800f0ce:	410a      	asrs	r2, r1
 800f0d0:	07d6      	lsls	r6, r2, #31
 800f0d2:	d427      	bmi.n	800f124 <__sflush_r+0xb4>
 800f0d4:	2200      	movs	r2, #0
 800f0d6:	6062      	str	r2, [r4, #4]
 800f0d8:	6922      	ldr	r2, [r4, #16]
 800f0da:	04d9      	lsls	r1, r3, #19
 800f0dc:	6022      	str	r2, [r4, #0]
 800f0de:	d504      	bpl.n	800f0ea <__sflush_r+0x7a>
 800f0e0:	1c42      	adds	r2, r0, #1
 800f0e2:	d101      	bne.n	800f0e8 <__sflush_r+0x78>
 800f0e4:	682b      	ldr	r3, [r5, #0]
 800f0e6:	b903      	cbnz	r3, 800f0ea <__sflush_r+0x7a>
 800f0e8:	6560      	str	r0, [r4, #84]	; 0x54
 800f0ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f0ec:	602f      	str	r7, [r5, #0]
 800f0ee:	2900      	cmp	r1, #0
 800f0f0:	d0ca      	beq.n	800f088 <__sflush_r+0x18>
 800f0f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f0f6:	4299      	cmp	r1, r3
 800f0f8:	d002      	beq.n	800f100 <__sflush_r+0x90>
 800f0fa:	4628      	mov	r0, r5
 800f0fc:	f7fe f8e8 	bl	800d2d0 <_free_r>
 800f100:	2000      	movs	r0, #0
 800f102:	6360      	str	r0, [r4, #52]	; 0x34
 800f104:	e7c1      	b.n	800f08a <__sflush_r+0x1a>
 800f106:	2301      	movs	r3, #1
 800f108:	4628      	mov	r0, r5
 800f10a:	47b0      	blx	r6
 800f10c:	1c41      	adds	r1, r0, #1
 800f10e:	d1c8      	bne.n	800f0a2 <__sflush_r+0x32>
 800f110:	682b      	ldr	r3, [r5, #0]
 800f112:	2b00      	cmp	r3, #0
 800f114:	d0c5      	beq.n	800f0a2 <__sflush_r+0x32>
 800f116:	2b1d      	cmp	r3, #29
 800f118:	d001      	beq.n	800f11e <__sflush_r+0xae>
 800f11a:	2b16      	cmp	r3, #22
 800f11c:	d101      	bne.n	800f122 <__sflush_r+0xb2>
 800f11e:	602f      	str	r7, [r5, #0]
 800f120:	e7b2      	b.n	800f088 <__sflush_r+0x18>
 800f122:	89a3      	ldrh	r3, [r4, #12]
 800f124:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f128:	81a3      	strh	r3, [r4, #12]
 800f12a:	e7ae      	b.n	800f08a <__sflush_r+0x1a>
 800f12c:	690f      	ldr	r7, [r1, #16]
 800f12e:	2f00      	cmp	r7, #0
 800f130:	d0aa      	beq.n	800f088 <__sflush_r+0x18>
 800f132:	0793      	lsls	r3, r2, #30
 800f134:	bf18      	it	ne
 800f136:	2300      	movne	r3, #0
 800f138:	680e      	ldr	r6, [r1, #0]
 800f13a:	bf08      	it	eq
 800f13c:	694b      	ldreq	r3, [r1, #20]
 800f13e:	1bf6      	subs	r6, r6, r7
 800f140:	600f      	str	r7, [r1, #0]
 800f142:	608b      	str	r3, [r1, #8]
 800f144:	2e00      	cmp	r6, #0
 800f146:	dd9f      	ble.n	800f088 <__sflush_r+0x18>
 800f148:	4633      	mov	r3, r6
 800f14a:	463a      	mov	r2, r7
 800f14c:	4628      	mov	r0, r5
 800f14e:	6a21      	ldr	r1, [r4, #32]
 800f150:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800f154:	47e0      	blx	ip
 800f156:	2800      	cmp	r0, #0
 800f158:	dc06      	bgt.n	800f168 <__sflush_r+0xf8>
 800f15a:	89a3      	ldrh	r3, [r4, #12]
 800f15c:	f04f 30ff 	mov.w	r0, #4294967295
 800f160:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f164:	81a3      	strh	r3, [r4, #12]
 800f166:	e790      	b.n	800f08a <__sflush_r+0x1a>
 800f168:	4407      	add	r7, r0
 800f16a:	1a36      	subs	r6, r6, r0
 800f16c:	e7ea      	b.n	800f144 <__sflush_r+0xd4>
 800f16e:	bf00      	nop
 800f170:	dfbffffe 	.word	0xdfbffffe

0800f174 <_fflush_r>:
 800f174:	b538      	push	{r3, r4, r5, lr}
 800f176:	690b      	ldr	r3, [r1, #16]
 800f178:	4605      	mov	r5, r0
 800f17a:	460c      	mov	r4, r1
 800f17c:	b913      	cbnz	r3, 800f184 <_fflush_r+0x10>
 800f17e:	2500      	movs	r5, #0
 800f180:	4628      	mov	r0, r5
 800f182:	bd38      	pop	{r3, r4, r5, pc}
 800f184:	b118      	cbz	r0, 800f18e <_fflush_r+0x1a>
 800f186:	6a03      	ldr	r3, [r0, #32]
 800f188:	b90b      	cbnz	r3, 800f18e <_fflush_r+0x1a>
 800f18a:	f7fd f813 	bl	800c1b4 <__sinit>
 800f18e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f192:	2b00      	cmp	r3, #0
 800f194:	d0f3      	beq.n	800f17e <_fflush_r+0xa>
 800f196:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f198:	07d0      	lsls	r0, r2, #31
 800f19a:	d404      	bmi.n	800f1a6 <_fflush_r+0x32>
 800f19c:	0599      	lsls	r1, r3, #22
 800f19e:	d402      	bmi.n	800f1a6 <_fflush_r+0x32>
 800f1a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f1a2:	f7fd f9fc 	bl	800c59e <__retarget_lock_acquire_recursive>
 800f1a6:	4628      	mov	r0, r5
 800f1a8:	4621      	mov	r1, r4
 800f1aa:	f7ff ff61 	bl	800f070 <__sflush_r>
 800f1ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f1b0:	4605      	mov	r5, r0
 800f1b2:	07da      	lsls	r2, r3, #31
 800f1b4:	d4e4      	bmi.n	800f180 <_fflush_r+0xc>
 800f1b6:	89a3      	ldrh	r3, [r4, #12]
 800f1b8:	059b      	lsls	r3, r3, #22
 800f1ba:	d4e1      	bmi.n	800f180 <_fflush_r+0xc>
 800f1bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f1be:	f7fd f9ef 	bl	800c5a0 <__retarget_lock_release_recursive>
 800f1c2:	e7dd      	b.n	800f180 <_fflush_r+0xc>

0800f1c4 <__swhatbuf_r>:
 800f1c4:	b570      	push	{r4, r5, r6, lr}
 800f1c6:	460c      	mov	r4, r1
 800f1c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f1cc:	4615      	mov	r5, r2
 800f1ce:	2900      	cmp	r1, #0
 800f1d0:	461e      	mov	r6, r3
 800f1d2:	b096      	sub	sp, #88	; 0x58
 800f1d4:	da0c      	bge.n	800f1f0 <__swhatbuf_r+0x2c>
 800f1d6:	89a3      	ldrh	r3, [r4, #12]
 800f1d8:	2100      	movs	r1, #0
 800f1da:	f013 0f80 	tst.w	r3, #128	; 0x80
 800f1de:	bf0c      	ite	eq
 800f1e0:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800f1e4:	2340      	movne	r3, #64	; 0x40
 800f1e6:	2000      	movs	r0, #0
 800f1e8:	6031      	str	r1, [r6, #0]
 800f1ea:	602b      	str	r3, [r5, #0]
 800f1ec:	b016      	add	sp, #88	; 0x58
 800f1ee:	bd70      	pop	{r4, r5, r6, pc}
 800f1f0:	466a      	mov	r2, sp
 800f1f2:	f000 f875 	bl	800f2e0 <_fstat_r>
 800f1f6:	2800      	cmp	r0, #0
 800f1f8:	dbed      	blt.n	800f1d6 <__swhatbuf_r+0x12>
 800f1fa:	9901      	ldr	r1, [sp, #4]
 800f1fc:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800f200:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800f204:	4259      	negs	r1, r3
 800f206:	4159      	adcs	r1, r3
 800f208:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f20c:	e7eb      	b.n	800f1e6 <__swhatbuf_r+0x22>

0800f20e <__smakebuf_r>:
 800f20e:	898b      	ldrh	r3, [r1, #12]
 800f210:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f212:	079d      	lsls	r5, r3, #30
 800f214:	4606      	mov	r6, r0
 800f216:	460c      	mov	r4, r1
 800f218:	d507      	bpl.n	800f22a <__smakebuf_r+0x1c>
 800f21a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f21e:	6023      	str	r3, [r4, #0]
 800f220:	6123      	str	r3, [r4, #16]
 800f222:	2301      	movs	r3, #1
 800f224:	6163      	str	r3, [r4, #20]
 800f226:	b002      	add	sp, #8
 800f228:	bd70      	pop	{r4, r5, r6, pc}
 800f22a:	466a      	mov	r2, sp
 800f22c:	ab01      	add	r3, sp, #4
 800f22e:	f7ff ffc9 	bl	800f1c4 <__swhatbuf_r>
 800f232:	9900      	ldr	r1, [sp, #0]
 800f234:	4605      	mov	r5, r0
 800f236:	4630      	mov	r0, r6
 800f238:	f7fe f8ba 	bl	800d3b0 <_malloc_r>
 800f23c:	b948      	cbnz	r0, 800f252 <__smakebuf_r+0x44>
 800f23e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f242:	059a      	lsls	r2, r3, #22
 800f244:	d4ef      	bmi.n	800f226 <__smakebuf_r+0x18>
 800f246:	f023 0303 	bic.w	r3, r3, #3
 800f24a:	f043 0302 	orr.w	r3, r3, #2
 800f24e:	81a3      	strh	r3, [r4, #12]
 800f250:	e7e3      	b.n	800f21a <__smakebuf_r+0xc>
 800f252:	89a3      	ldrh	r3, [r4, #12]
 800f254:	6020      	str	r0, [r4, #0]
 800f256:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f25a:	81a3      	strh	r3, [r4, #12]
 800f25c:	9b00      	ldr	r3, [sp, #0]
 800f25e:	6120      	str	r0, [r4, #16]
 800f260:	6163      	str	r3, [r4, #20]
 800f262:	9b01      	ldr	r3, [sp, #4]
 800f264:	b15b      	cbz	r3, 800f27e <__smakebuf_r+0x70>
 800f266:	4630      	mov	r0, r6
 800f268:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f26c:	f000 f84a 	bl	800f304 <_isatty_r>
 800f270:	b128      	cbz	r0, 800f27e <__smakebuf_r+0x70>
 800f272:	89a3      	ldrh	r3, [r4, #12]
 800f274:	f023 0303 	bic.w	r3, r3, #3
 800f278:	f043 0301 	orr.w	r3, r3, #1
 800f27c:	81a3      	strh	r3, [r4, #12]
 800f27e:	89a3      	ldrh	r3, [r4, #12]
 800f280:	431d      	orrs	r5, r3
 800f282:	81a5      	strh	r5, [r4, #12]
 800f284:	e7cf      	b.n	800f226 <__smakebuf_r+0x18>

0800f286 <memmove>:
 800f286:	4288      	cmp	r0, r1
 800f288:	b510      	push	{r4, lr}
 800f28a:	eb01 0402 	add.w	r4, r1, r2
 800f28e:	d902      	bls.n	800f296 <memmove+0x10>
 800f290:	4284      	cmp	r4, r0
 800f292:	4623      	mov	r3, r4
 800f294:	d807      	bhi.n	800f2a6 <memmove+0x20>
 800f296:	1e43      	subs	r3, r0, #1
 800f298:	42a1      	cmp	r1, r4
 800f29a:	d008      	beq.n	800f2ae <memmove+0x28>
 800f29c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f2a0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f2a4:	e7f8      	b.n	800f298 <memmove+0x12>
 800f2a6:	4601      	mov	r1, r0
 800f2a8:	4402      	add	r2, r0
 800f2aa:	428a      	cmp	r2, r1
 800f2ac:	d100      	bne.n	800f2b0 <memmove+0x2a>
 800f2ae:	bd10      	pop	{r4, pc}
 800f2b0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f2b4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f2b8:	e7f7      	b.n	800f2aa <memmove+0x24>

0800f2ba <strncmp>:
 800f2ba:	b510      	push	{r4, lr}
 800f2bc:	b16a      	cbz	r2, 800f2da <strncmp+0x20>
 800f2be:	3901      	subs	r1, #1
 800f2c0:	1884      	adds	r4, r0, r2
 800f2c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f2c6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f2ca:	429a      	cmp	r2, r3
 800f2cc:	d103      	bne.n	800f2d6 <strncmp+0x1c>
 800f2ce:	42a0      	cmp	r0, r4
 800f2d0:	d001      	beq.n	800f2d6 <strncmp+0x1c>
 800f2d2:	2a00      	cmp	r2, #0
 800f2d4:	d1f5      	bne.n	800f2c2 <strncmp+0x8>
 800f2d6:	1ad0      	subs	r0, r2, r3
 800f2d8:	bd10      	pop	{r4, pc}
 800f2da:	4610      	mov	r0, r2
 800f2dc:	e7fc      	b.n	800f2d8 <strncmp+0x1e>
	...

0800f2e0 <_fstat_r>:
 800f2e0:	b538      	push	{r3, r4, r5, lr}
 800f2e2:	2300      	movs	r3, #0
 800f2e4:	4d06      	ldr	r5, [pc, #24]	; (800f300 <_fstat_r+0x20>)
 800f2e6:	4604      	mov	r4, r0
 800f2e8:	4608      	mov	r0, r1
 800f2ea:	4611      	mov	r1, r2
 800f2ec:	602b      	str	r3, [r5, #0]
 800f2ee:	f000 fc77 	bl	800fbe0 <_fstat>
 800f2f2:	1c43      	adds	r3, r0, #1
 800f2f4:	d102      	bne.n	800f2fc <_fstat_r+0x1c>
 800f2f6:	682b      	ldr	r3, [r5, #0]
 800f2f8:	b103      	cbz	r3, 800f2fc <_fstat_r+0x1c>
 800f2fa:	6023      	str	r3, [r4, #0]
 800f2fc:	bd38      	pop	{r3, r4, r5, pc}
 800f2fe:	bf00      	nop
 800f300:	20007320 	.word	0x20007320

0800f304 <_isatty_r>:
 800f304:	b538      	push	{r3, r4, r5, lr}
 800f306:	2300      	movs	r3, #0
 800f308:	4d05      	ldr	r5, [pc, #20]	; (800f320 <_isatty_r+0x1c>)
 800f30a:	4604      	mov	r4, r0
 800f30c:	4608      	mov	r0, r1
 800f30e:	602b      	str	r3, [r5, #0]
 800f310:	f000 fc76 	bl	800fc00 <_isatty>
 800f314:	1c43      	adds	r3, r0, #1
 800f316:	d102      	bne.n	800f31e <_isatty_r+0x1a>
 800f318:	682b      	ldr	r3, [r5, #0]
 800f31a:	b103      	cbz	r3, 800f31e <_isatty_r+0x1a>
 800f31c:	6023      	str	r3, [r4, #0]
 800f31e:	bd38      	pop	{r3, r4, r5, pc}
 800f320:	20007320 	.word	0x20007320

0800f324 <_sbrk_r>:
 800f324:	b538      	push	{r3, r4, r5, lr}
 800f326:	2300      	movs	r3, #0
 800f328:	4d05      	ldr	r5, [pc, #20]	; (800f340 <_sbrk_r+0x1c>)
 800f32a:	4604      	mov	r4, r0
 800f32c:	4608      	mov	r0, r1
 800f32e:	602b      	str	r3, [r5, #0]
 800f330:	f000 fc86 	bl	800fc40 <_sbrk>
 800f334:	1c43      	adds	r3, r0, #1
 800f336:	d102      	bne.n	800f33e <_sbrk_r+0x1a>
 800f338:	682b      	ldr	r3, [r5, #0]
 800f33a:	b103      	cbz	r3, 800f33e <_sbrk_r+0x1a>
 800f33c:	6023      	str	r3, [r4, #0]
 800f33e:	bd38      	pop	{r3, r4, r5, pc}
 800f340:	20007320 	.word	0x20007320

0800f344 <nan>:
 800f344:	2000      	movs	r0, #0
 800f346:	4901      	ldr	r1, [pc, #4]	; (800f34c <nan+0x8>)
 800f348:	4770      	bx	lr
 800f34a:	bf00      	nop
 800f34c:	7ff80000 	.word	0x7ff80000

0800f350 <__assert_func>:
 800f350:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f352:	4614      	mov	r4, r2
 800f354:	461a      	mov	r2, r3
 800f356:	4b09      	ldr	r3, [pc, #36]	; (800f37c <__assert_func+0x2c>)
 800f358:	4605      	mov	r5, r0
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	68d8      	ldr	r0, [r3, #12]
 800f35e:	b14c      	cbz	r4, 800f374 <__assert_func+0x24>
 800f360:	4b07      	ldr	r3, [pc, #28]	; (800f380 <__assert_func+0x30>)
 800f362:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f366:	9100      	str	r1, [sp, #0]
 800f368:	462b      	mov	r3, r5
 800f36a:	4906      	ldr	r1, [pc, #24]	; (800f384 <__assert_func+0x34>)
 800f36c:	f000 fbca 	bl	800fb04 <fiprintf>
 800f370:	f000 fbda 	bl	800fb28 <abort>
 800f374:	4b04      	ldr	r3, [pc, #16]	; (800f388 <__assert_func+0x38>)
 800f376:	461c      	mov	r4, r3
 800f378:	e7f3      	b.n	800f362 <__assert_func+0x12>
 800f37a:	bf00      	nop
 800f37c:	20000140 	.word	0x20000140
 800f380:	0803cb5a 	.word	0x0803cb5a
 800f384:	0803cb67 	.word	0x0803cb67
 800f388:	0803c01b 	.word	0x0803c01b

0800f38c <_calloc_r>:
 800f38c:	b570      	push	{r4, r5, r6, lr}
 800f38e:	fba1 5402 	umull	r5, r4, r1, r2
 800f392:	b934      	cbnz	r4, 800f3a2 <_calloc_r+0x16>
 800f394:	4629      	mov	r1, r5
 800f396:	f7fe f80b 	bl	800d3b0 <_malloc_r>
 800f39a:	4606      	mov	r6, r0
 800f39c:	b928      	cbnz	r0, 800f3aa <_calloc_r+0x1e>
 800f39e:	4630      	mov	r0, r6
 800f3a0:	bd70      	pop	{r4, r5, r6, pc}
 800f3a2:	220c      	movs	r2, #12
 800f3a4:	2600      	movs	r6, #0
 800f3a6:	6002      	str	r2, [r0, #0]
 800f3a8:	e7f9      	b.n	800f39e <_calloc_r+0x12>
 800f3aa:	462a      	mov	r2, r5
 800f3ac:	4621      	mov	r1, r4
 800f3ae:	f7fd f89d 	bl	800c4ec <memset>
 800f3b2:	e7f4      	b.n	800f39e <_calloc_r+0x12>

0800f3b4 <rshift>:
 800f3b4:	6903      	ldr	r3, [r0, #16]
 800f3b6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f3ba:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f3be:	f100 0414 	add.w	r4, r0, #20
 800f3c2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f3c6:	dd46      	ble.n	800f456 <rshift+0xa2>
 800f3c8:	f011 011f 	ands.w	r1, r1, #31
 800f3cc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f3d0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f3d4:	d10c      	bne.n	800f3f0 <rshift+0x3c>
 800f3d6:	4629      	mov	r1, r5
 800f3d8:	f100 0710 	add.w	r7, r0, #16
 800f3dc:	42b1      	cmp	r1, r6
 800f3de:	d335      	bcc.n	800f44c <rshift+0x98>
 800f3e0:	1a9b      	subs	r3, r3, r2
 800f3e2:	009b      	lsls	r3, r3, #2
 800f3e4:	1eea      	subs	r2, r5, #3
 800f3e6:	4296      	cmp	r6, r2
 800f3e8:	bf38      	it	cc
 800f3ea:	2300      	movcc	r3, #0
 800f3ec:	4423      	add	r3, r4
 800f3ee:	e015      	b.n	800f41c <rshift+0x68>
 800f3f0:	46a1      	mov	r9, r4
 800f3f2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f3f6:	f1c1 0820 	rsb	r8, r1, #32
 800f3fa:	40cf      	lsrs	r7, r1
 800f3fc:	f105 0e04 	add.w	lr, r5, #4
 800f400:	4576      	cmp	r6, lr
 800f402:	46f4      	mov	ip, lr
 800f404:	d816      	bhi.n	800f434 <rshift+0x80>
 800f406:	1a9a      	subs	r2, r3, r2
 800f408:	0092      	lsls	r2, r2, #2
 800f40a:	3a04      	subs	r2, #4
 800f40c:	3501      	adds	r5, #1
 800f40e:	42ae      	cmp	r6, r5
 800f410:	bf38      	it	cc
 800f412:	2200      	movcc	r2, #0
 800f414:	18a3      	adds	r3, r4, r2
 800f416:	50a7      	str	r7, [r4, r2]
 800f418:	b107      	cbz	r7, 800f41c <rshift+0x68>
 800f41a:	3304      	adds	r3, #4
 800f41c:	42a3      	cmp	r3, r4
 800f41e:	eba3 0204 	sub.w	r2, r3, r4
 800f422:	bf08      	it	eq
 800f424:	2300      	moveq	r3, #0
 800f426:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f42a:	6102      	str	r2, [r0, #16]
 800f42c:	bf08      	it	eq
 800f42e:	6143      	streq	r3, [r0, #20]
 800f430:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f434:	f8dc c000 	ldr.w	ip, [ip]
 800f438:	fa0c fc08 	lsl.w	ip, ip, r8
 800f43c:	ea4c 0707 	orr.w	r7, ip, r7
 800f440:	f849 7b04 	str.w	r7, [r9], #4
 800f444:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f448:	40cf      	lsrs	r7, r1
 800f44a:	e7d9      	b.n	800f400 <rshift+0x4c>
 800f44c:	f851 cb04 	ldr.w	ip, [r1], #4
 800f450:	f847 cf04 	str.w	ip, [r7, #4]!
 800f454:	e7c2      	b.n	800f3dc <rshift+0x28>
 800f456:	4623      	mov	r3, r4
 800f458:	e7e0      	b.n	800f41c <rshift+0x68>

0800f45a <__hexdig_fun>:
 800f45a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800f45e:	2b09      	cmp	r3, #9
 800f460:	d802      	bhi.n	800f468 <__hexdig_fun+0xe>
 800f462:	3820      	subs	r0, #32
 800f464:	b2c0      	uxtb	r0, r0
 800f466:	4770      	bx	lr
 800f468:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800f46c:	2b05      	cmp	r3, #5
 800f46e:	d801      	bhi.n	800f474 <__hexdig_fun+0x1a>
 800f470:	3847      	subs	r0, #71	; 0x47
 800f472:	e7f7      	b.n	800f464 <__hexdig_fun+0xa>
 800f474:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800f478:	2b05      	cmp	r3, #5
 800f47a:	d801      	bhi.n	800f480 <__hexdig_fun+0x26>
 800f47c:	3827      	subs	r0, #39	; 0x27
 800f47e:	e7f1      	b.n	800f464 <__hexdig_fun+0xa>
 800f480:	2000      	movs	r0, #0
 800f482:	4770      	bx	lr

0800f484 <__gethex>:
 800f484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f488:	4681      	mov	r9, r0
 800f48a:	468a      	mov	sl, r1
 800f48c:	4617      	mov	r7, r2
 800f48e:	680a      	ldr	r2, [r1, #0]
 800f490:	b085      	sub	sp, #20
 800f492:	f102 0b02 	add.w	fp, r2, #2
 800f496:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800f49a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800f49e:	9302      	str	r3, [sp, #8]
 800f4a0:	32fe      	adds	r2, #254	; 0xfe
 800f4a2:	eb02 030b 	add.w	r3, r2, fp
 800f4a6:	46d8      	mov	r8, fp
 800f4a8:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800f4ac:	9301      	str	r3, [sp, #4]
 800f4ae:	2830      	cmp	r0, #48	; 0x30
 800f4b0:	d0f7      	beq.n	800f4a2 <__gethex+0x1e>
 800f4b2:	f7ff ffd2 	bl	800f45a <__hexdig_fun>
 800f4b6:	4604      	mov	r4, r0
 800f4b8:	2800      	cmp	r0, #0
 800f4ba:	d138      	bne.n	800f52e <__gethex+0xaa>
 800f4bc:	2201      	movs	r2, #1
 800f4be:	4640      	mov	r0, r8
 800f4c0:	49a7      	ldr	r1, [pc, #668]	; (800f760 <__gethex+0x2dc>)
 800f4c2:	f7ff fefa 	bl	800f2ba <strncmp>
 800f4c6:	4606      	mov	r6, r0
 800f4c8:	2800      	cmp	r0, #0
 800f4ca:	d169      	bne.n	800f5a0 <__gethex+0x11c>
 800f4cc:	f898 0001 	ldrb.w	r0, [r8, #1]
 800f4d0:	465d      	mov	r5, fp
 800f4d2:	f7ff ffc2 	bl	800f45a <__hexdig_fun>
 800f4d6:	2800      	cmp	r0, #0
 800f4d8:	d064      	beq.n	800f5a4 <__gethex+0x120>
 800f4da:	465a      	mov	r2, fp
 800f4dc:	7810      	ldrb	r0, [r2, #0]
 800f4de:	4690      	mov	r8, r2
 800f4e0:	2830      	cmp	r0, #48	; 0x30
 800f4e2:	f102 0201 	add.w	r2, r2, #1
 800f4e6:	d0f9      	beq.n	800f4dc <__gethex+0x58>
 800f4e8:	f7ff ffb7 	bl	800f45a <__hexdig_fun>
 800f4ec:	2301      	movs	r3, #1
 800f4ee:	fab0 f480 	clz	r4, r0
 800f4f2:	465e      	mov	r6, fp
 800f4f4:	0964      	lsrs	r4, r4, #5
 800f4f6:	9301      	str	r3, [sp, #4]
 800f4f8:	4642      	mov	r2, r8
 800f4fa:	4615      	mov	r5, r2
 800f4fc:	7828      	ldrb	r0, [r5, #0]
 800f4fe:	3201      	adds	r2, #1
 800f500:	f7ff ffab 	bl	800f45a <__hexdig_fun>
 800f504:	2800      	cmp	r0, #0
 800f506:	d1f8      	bne.n	800f4fa <__gethex+0x76>
 800f508:	2201      	movs	r2, #1
 800f50a:	4628      	mov	r0, r5
 800f50c:	4994      	ldr	r1, [pc, #592]	; (800f760 <__gethex+0x2dc>)
 800f50e:	f7ff fed4 	bl	800f2ba <strncmp>
 800f512:	b978      	cbnz	r0, 800f534 <__gethex+0xb0>
 800f514:	b946      	cbnz	r6, 800f528 <__gethex+0xa4>
 800f516:	1c6e      	adds	r6, r5, #1
 800f518:	4632      	mov	r2, r6
 800f51a:	4615      	mov	r5, r2
 800f51c:	7828      	ldrb	r0, [r5, #0]
 800f51e:	3201      	adds	r2, #1
 800f520:	f7ff ff9b 	bl	800f45a <__hexdig_fun>
 800f524:	2800      	cmp	r0, #0
 800f526:	d1f8      	bne.n	800f51a <__gethex+0x96>
 800f528:	1b73      	subs	r3, r6, r5
 800f52a:	009e      	lsls	r6, r3, #2
 800f52c:	e004      	b.n	800f538 <__gethex+0xb4>
 800f52e:	2400      	movs	r4, #0
 800f530:	4626      	mov	r6, r4
 800f532:	e7e1      	b.n	800f4f8 <__gethex+0x74>
 800f534:	2e00      	cmp	r6, #0
 800f536:	d1f7      	bne.n	800f528 <__gethex+0xa4>
 800f538:	782b      	ldrb	r3, [r5, #0]
 800f53a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f53e:	2b50      	cmp	r3, #80	; 0x50
 800f540:	d13d      	bne.n	800f5be <__gethex+0x13a>
 800f542:	786b      	ldrb	r3, [r5, #1]
 800f544:	2b2b      	cmp	r3, #43	; 0x2b
 800f546:	d02f      	beq.n	800f5a8 <__gethex+0x124>
 800f548:	2b2d      	cmp	r3, #45	; 0x2d
 800f54a:	d031      	beq.n	800f5b0 <__gethex+0x12c>
 800f54c:	f04f 0b00 	mov.w	fp, #0
 800f550:	1c69      	adds	r1, r5, #1
 800f552:	7808      	ldrb	r0, [r1, #0]
 800f554:	f7ff ff81 	bl	800f45a <__hexdig_fun>
 800f558:	1e42      	subs	r2, r0, #1
 800f55a:	b2d2      	uxtb	r2, r2
 800f55c:	2a18      	cmp	r2, #24
 800f55e:	d82e      	bhi.n	800f5be <__gethex+0x13a>
 800f560:	f1a0 0210 	sub.w	r2, r0, #16
 800f564:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f568:	f7ff ff77 	bl	800f45a <__hexdig_fun>
 800f56c:	f100 3cff 	add.w	ip, r0, #4294967295
 800f570:	fa5f fc8c 	uxtb.w	ip, ip
 800f574:	f1bc 0f18 	cmp.w	ip, #24
 800f578:	d91d      	bls.n	800f5b6 <__gethex+0x132>
 800f57a:	f1bb 0f00 	cmp.w	fp, #0
 800f57e:	d000      	beq.n	800f582 <__gethex+0xfe>
 800f580:	4252      	negs	r2, r2
 800f582:	4416      	add	r6, r2
 800f584:	f8ca 1000 	str.w	r1, [sl]
 800f588:	b1dc      	cbz	r4, 800f5c2 <__gethex+0x13e>
 800f58a:	9b01      	ldr	r3, [sp, #4]
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	bf14      	ite	ne
 800f590:	f04f 0800 	movne.w	r8, #0
 800f594:	f04f 0806 	moveq.w	r8, #6
 800f598:	4640      	mov	r0, r8
 800f59a:	b005      	add	sp, #20
 800f59c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5a0:	4645      	mov	r5, r8
 800f5a2:	4626      	mov	r6, r4
 800f5a4:	2401      	movs	r4, #1
 800f5a6:	e7c7      	b.n	800f538 <__gethex+0xb4>
 800f5a8:	f04f 0b00 	mov.w	fp, #0
 800f5ac:	1ca9      	adds	r1, r5, #2
 800f5ae:	e7d0      	b.n	800f552 <__gethex+0xce>
 800f5b0:	f04f 0b01 	mov.w	fp, #1
 800f5b4:	e7fa      	b.n	800f5ac <__gethex+0x128>
 800f5b6:	230a      	movs	r3, #10
 800f5b8:	fb03 0002 	mla	r0, r3, r2, r0
 800f5bc:	e7d0      	b.n	800f560 <__gethex+0xdc>
 800f5be:	4629      	mov	r1, r5
 800f5c0:	e7e0      	b.n	800f584 <__gethex+0x100>
 800f5c2:	4621      	mov	r1, r4
 800f5c4:	eba5 0308 	sub.w	r3, r5, r8
 800f5c8:	3b01      	subs	r3, #1
 800f5ca:	2b07      	cmp	r3, #7
 800f5cc:	dc0a      	bgt.n	800f5e4 <__gethex+0x160>
 800f5ce:	4648      	mov	r0, r9
 800f5d0:	f7fd ff7a 	bl	800d4c8 <_Balloc>
 800f5d4:	4604      	mov	r4, r0
 800f5d6:	b940      	cbnz	r0, 800f5ea <__gethex+0x166>
 800f5d8:	4602      	mov	r2, r0
 800f5da:	21e4      	movs	r1, #228	; 0xe4
 800f5dc:	4b61      	ldr	r3, [pc, #388]	; (800f764 <__gethex+0x2e0>)
 800f5de:	4862      	ldr	r0, [pc, #392]	; (800f768 <__gethex+0x2e4>)
 800f5e0:	f7ff feb6 	bl	800f350 <__assert_func>
 800f5e4:	3101      	adds	r1, #1
 800f5e6:	105b      	asrs	r3, r3, #1
 800f5e8:	e7ef      	b.n	800f5ca <__gethex+0x146>
 800f5ea:	2300      	movs	r3, #0
 800f5ec:	469b      	mov	fp, r3
 800f5ee:	f100 0a14 	add.w	sl, r0, #20
 800f5f2:	f8cd a004 	str.w	sl, [sp, #4]
 800f5f6:	45a8      	cmp	r8, r5
 800f5f8:	d344      	bcc.n	800f684 <__gethex+0x200>
 800f5fa:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800f5fe:	4658      	mov	r0, fp
 800f600:	f848 bb04 	str.w	fp, [r8], #4
 800f604:	eba8 080a 	sub.w	r8, r8, sl
 800f608:	ea4f 02a8 	mov.w	r2, r8, asr #2
 800f60c:	6122      	str	r2, [r4, #16]
 800f60e:	ea4f 1842 	mov.w	r8, r2, lsl #5
 800f612:	f7fe f84b 	bl	800d6ac <__hi0bits>
 800f616:	683d      	ldr	r5, [r7, #0]
 800f618:	eba8 0800 	sub.w	r8, r8, r0
 800f61c:	45a8      	cmp	r8, r5
 800f61e:	dd59      	ble.n	800f6d4 <__gethex+0x250>
 800f620:	eba8 0805 	sub.w	r8, r8, r5
 800f624:	4641      	mov	r1, r8
 800f626:	4620      	mov	r0, r4
 800f628:	f7fe fbc9 	bl	800ddbe <__any_on>
 800f62c:	4683      	mov	fp, r0
 800f62e:	b1b8      	cbz	r0, 800f660 <__gethex+0x1dc>
 800f630:	f04f 0b01 	mov.w	fp, #1
 800f634:	f108 33ff 	add.w	r3, r8, #4294967295
 800f638:	1159      	asrs	r1, r3, #5
 800f63a:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800f63e:	f003 021f 	and.w	r2, r3, #31
 800f642:	fa0b f202 	lsl.w	r2, fp, r2
 800f646:	420a      	tst	r2, r1
 800f648:	d00a      	beq.n	800f660 <__gethex+0x1dc>
 800f64a:	455b      	cmp	r3, fp
 800f64c:	dd06      	ble.n	800f65c <__gethex+0x1d8>
 800f64e:	4620      	mov	r0, r4
 800f650:	f1a8 0102 	sub.w	r1, r8, #2
 800f654:	f7fe fbb3 	bl	800ddbe <__any_on>
 800f658:	2800      	cmp	r0, #0
 800f65a:	d138      	bne.n	800f6ce <__gethex+0x24a>
 800f65c:	f04f 0b02 	mov.w	fp, #2
 800f660:	4641      	mov	r1, r8
 800f662:	4620      	mov	r0, r4
 800f664:	f7ff fea6 	bl	800f3b4 <rshift>
 800f668:	4446      	add	r6, r8
 800f66a:	68bb      	ldr	r3, [r7, #8]
 800f66c:	42b3      	cmp	r3, r6
 800f66e:	da41      	bge.n	800f6f4 <__gethex+0x270>
 800f670:	4621      	mov	r1, r4
 800f672:	4648      	mov	r0, r9
 800f674:	f7fd ff68 	bl	800d548 <_Bfree>
 800f678:	2300      	movs	r3, #0
 800f67a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f67c:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800f680:	6013      	str	r3, [r2, #0]
 800f682:	e789      	b.n	800f598 <__gethex+0x114>
 800f684:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800f688:	2a2e      	cmp	r2, #46	; 0x2e
 800f68a:	d014      	beq.n	800f6b6 <__gethex+0x232>
 800f68c:	2b20      	cmp	r3, #32
 800f68e:	d106      	bne.n	800f69e <__gethex+0x21a>
 800f690:	9b01      	ldr	r3, [sp, #4]
 800f692:	f843 bb04 	str.w	fp, [r3], #4
 800f696:	f04f 0b00 	mov.w	fp, #0
 800f69a:	9301      	str	r3, [sp, #4]
 800f69c:	465b      	mov	r3, fp
 800f69e:	7828      	ldrb	r0, [r5, #0]
 800f6a0:	9303      	str	r3, [sp, #12]
 800f6a2:	f7ff feda 	bl	800f45a <__hexdig_fun>
 800f6a6:	9b03      	ldr	r3, [sp, #12]
 800f6a8:	f000 000f 	and.w	r0, r0, #15
 800f6ac:	4098      	lsls	r0, r3
 800f6ae:	ea4b 0b00 	orr.w	fp, fp, r0
 800f6b2:	3304      	adds	r3, #4
 800f6b4:	e79f      	b.n	800f5f6 <__gethex+0x172>
 800f6b6:	45a8      	cmp	r8, r5
 800f6b8:	d8e8      	bhi.n	800f68c <__gethex+0x208>
 800f6ba:	2201      	movs	r2, #1
 800f6bc:	4628      	mov	r0, r5
 800f6be:	4928      	ldr	r1, [pc, #160]	; (800f760 <__gethex+0x2dc>)
 800f6c0:	9303      	str	r3, [sp, #12]
 800f6c2:	f7ff fdfa 	bl	800f2ba <strncmp>
 800f6c6:	9b03      	ldr	r3, [sp, #12]
 800f6c8:	2800      	cmp	r0, #0
 800f6ca:	d1df      	bne.n	800f68c <__gethex+0x208>
 800f6cc:	e793      	b.n	800f5f6 <__gethex+0x172>
 800f6ce:	f04f 0b03 	mov.w	fp, #3
 800f6d2:	e7c5      	b.n	800f660 <__gethex+0x1dc>
 800f6d4:	da0b      	bge.n	800f6ee <__gethex+0x26a>
 800f6d6:	eba5 0808 	sub.w	r8, r5, r8
 800f6da:	4621      	mov	r1, r4
 800f6dc:	4642      	mov	r2, r8
 800f6de:	4648      	mov	r0, r9
 800f6e0:	f7fe f94a 	bl	800d978 <__lshift>
 800f6e4:	4604      	mov	r4, r0
 800f6e6:	eba6 0608 	sub.w	r6, r6, r8
 800f6ea:	f100 0a14 	add.w	sl, r0, #20
 800f6ee:	f04f 0b00 	mov.w	fp, #0
 800f6f2:	e7ba      	b.n	800f66a <__gethex+0x1e6>
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	42b3      	cmp	r3, r6
 800f6f8:	dd74      	ble.n	800f7e4 <__gethex+0x360>
 800f6fa:	1b9e      	subs	r6, r3, r6
 800f6fc:	42b5      	cmp	r5, r6
 800f6fe:	dc35      	bgt.n	800f76c <__gethex+0x2e8>
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	2b02      	cmp	r3, #2
 800f704:	d023      	beq.n	800f74e <__gethex+0x2ca>
 800f706:	2b03      	cmp	r3, #3
 800f708:	d025      	beq.n	800f756 <__gethex+0x2d2>
 800f70a:	2b01      	cmp	r3, #1
 800f70c:	d115      	bne.n	800f73a <__gethex+0x2b6>
 800f70e:	42b5      	cmp	r5, r6
 800f710:	d113      	bne.n	800f73a <__gethex+0x2b6>
 800f712:	2d01      	cmp	r5, #1
 800f714:	d10b      	bne.n	800f72e <__gethex+0x2aa>
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	9a02      	ldr	r2, [sp, #8]
 800f71a:	f04f 0862 	mov.w	r8, #98	; 0x62
 800f71e:	6013      	str	r3, [r2, #0]
 800f720:	2301      	movs	r3, #1
 800f722:	6123      	str	r3, [r4, #16]
 800f724:	f8ca 3000 	str.w	r3, [sl]
 800f728:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f72a:	601c      	str	r4, [r3, #0]
 800f72c:	e734      	b.n	800f598 <__gethex+0x114>
 800f72e:	4620      	mov	r0, r4
 800f730:	1e69      	subs	r1, r5, #1
 800f732:	f7fe fb44 	bl	800ddbe <__any_on>
 800f736:	2800      	cmp	r0, #0
 800f738:	d1ed      	bne.n	800f716 <__gethex+0x292>
 800f73a:	4621      	mov	r1, r4
 800f73c:	4648      	mov	r0, r9
 800f73e:	f7fd ff03 	bl	800d548 <_Bfree>
 800f742:	2300      	movs	r3, #0
 800f744:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f746:	f04f 0850 	mov.w	r8, #80	; 0x50
 800f74a:	6013      	str	r3, [r2, #0]
 800f74c:	e724      	b.n	800f598 <__gethex+0x114>
 800f74e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f750:	2b00      	cmp	r3, #0
 800f752:	d1f2      	bne.n	800f73a <__gethex+0x2b6>
 800f754:	e7df      	b.n	800f716 <__gethex+0x292>
 800f756:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d1dc      	bne.n	800f716 <__gethex+0x292>
 800f75c:	e7ed      	b.n	800f73a <__gethex+0x2b6>
 800f75e:	bf00      	nop
 800f760:	0803bf2a 	.word	0x0803bf2a
 800f764:	0803c883 	.word	0x0803c883
 800f768:	0803cb96 	.word	0x0803cb96
 800f76c:	f106 38ff 	add.w	r8, r6, #4294967295
 800f770:	f1bb 0f00 	cmp.w	fp, #0
 800f774:	d133      	bne.n	800f7de <__gethex+0x35a>
 800f776:	f1b8 0f00 	cmp.w	r8, #0
 800f77a:	d004      	beq.n	800f786 <__gethex+0x302>
 800f77c:	4641      	mov	r1, r8
 800f77e:	4620      	mov	r0, r4
 800f780:	f7fe fb1d 	bl	800ddbe <__any_on>
 800f784:	4683      	mov	fp, r0
 800f786:	2301      	movs	r3, #1
 800f788:	ea4f 1268 	mov.w	r2, r8, asr #5
 800f78c:	f008 081f 	and.w	r8, r8, #31
 800f790:	fa03 f308 	lsl.w	r3, r3, r8
 800f794:	f04f 0802 	mov.w	r8, #2
 800f798:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f79c:	4631      	mov	r1, r6
 800f79e:	4213      	tst	r3, r2
 800f7a0:	4620      	mov	r0, r4
 800f7a2:	bf18      	it	ne
 800f7a4:	f04b 0b02 	orrne.w	fp, fp, #2
 800f7a8:	1bad      	subs	r5, r5, r6
 800f7aa:	f7ff fe03 	bl	800f3b4 <rshift>
 800f7ae:	687e      	ldr	r6, [r7, #4]
 800f7b0:	f1bb 0f00 	cmp.w	fp, #0
 800f7b4:	d04a      	beq.n	800f84c <__gethex+0x3c8>
 800f7b6:	68fb      	ldr	r3, [r7, #12]
 800f7b8:	2b02      	cmp	r3, #2
 800f7ba:	d016      	beq.n	800f7ea <__gethex+0x366>
 800f7bc:	2b03      	cmp	r3, #3
 800f7be:	d018      	beq.n	800f7f2 <__gethex+0x36e>
 800f7c0:	2b01      	cmp	r3, #1
 800f7c2:	d109      	bne.n	800f7d8 <__gethex+0x354>
 800f7c4:	f01b 0f02 	tst.w	fp, #2
 800f7c8:	d006      	beq.n	800f7d8 <__gethex+0x354>
 800f7ca:	f8da 3000 	ldr.w	r3, [sl]
 800f7ce:	ea4b 0b03 	orr.w	fp, fp, r3
 800f7d2:	f01b 0f01 	tst.w	fp, #1
 800f7d6:	d10f      	bne.n	800f7f8 <__gethex+0x374>
 800f7d8:	f048 0810 	orr.w	r8, r8, #16
 800f7dc:	e036      	b.n	800f84c <__gethex+0x3c8>
 800f7de:	f04f 0b01 	mov.w	fp, #1
 800f7e2:	e7d0      	b.n	800f786 <__gethex+0x302>
 800f7e4:	f04f 0801 	mov.w	r8, #1
 800f7e8:	e7e2      	b.n	800f7b0 <__gethex+0x32c>
 800f7ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f7ec:	f1c3 0301 	rsb	r3, r3, #1
 800f7f0:	930f      	str	r3, [sp, #60]	; 0x3c
 800f7f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d0ef      	beq.n	800f7d8 <__gethex+0x354>
 800f7f8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f7fc:	f104 0214 	add.w	r2, r4, #20
 800f800:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800f804:	9301      	str	r3, [sp, #4]
 800f806:	2300      	movs	r3, #0
 800f808:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800f80c:	4694      	mov	ip, r2
 800f80e:	f852 1b04 	ldr.w	r1, [r2], #4
 800f812:	f1b1 3fff 	cmp.w	r1, #4294967295
 800f816:	d01e      	beq.n	800f856 <__gethex+0x3d2>
 800f818:	3101      	adds	r1, #1
 800f81a:	f8cc 1000 	str.w	r1, [ip]
 800f81e:	f1b8 0f02 	cmp.w	r8, #2
 800f822:	f104 0214 	add.w	r2, r4, #20
 800f826:	d13d      	bne.n	800f8a4 <__gethex+0x420>
 800f828:	683b      	ldr	r3, [r7, #0]
 800f82a:	3b01      	subs	r3, #1
 800f82c:	42ab      	cmp	r3, r5
 800f82e:	d10b      	bne.n	800f848 <__gethex+0x3c4>
 800f830:	2301      	movs	r3, #1
 800f832:	1169      	asrs	r1, r5, #5
 800f834:	f005 051f 	and.w	r5, r5, #31
 800f838:	fa03 f505 	lsl.w	r5, r3, r5
 800f83c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f840:	421d      	tst	r5, r3
 800f842:	bf18      	it	ne
 800f844:	f04f 0801 	movne.w	r8, #1
 800f848:	f048 0820 	orr.w	r8, r8, #32
 800f84c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f84e:	601c      	str	r4, [r3, #0]
 800f850:	9b02      	ldr	r3, [sp, #8]
 800f852:	601e      	str	r6, [r3, #0]
 800f854:	e6a0      	b.n	800f598 <__gethex+0x114>
 800f856:	4290      	cmp	r0, r2
 800f858:	f842 3c04 	str.w	r3, [r2, #-4]
 800f85c:	d8d6      	bhi.n	800f80c <__gethex+0x388>
 800f85e:	68a2      	ldr	r2, [r4, #8]
 800f860:	4593      	cmp	fp, r2
 800f862:	db17      	blt.n	800f894 <__gethex+0x410>
 800f864:	6861      	ldr	r1, [r4, #4]
 800f866:	4648      	mov	r0, r9
 800f868:	3101      	adds	r1, #1
 800f86a:	f7fd fe2d 	bl	800d4c8 <_Balloc>
 800f86e:	4682      	mov	sl, r0
 800f870:	b918      	cbnz	r0, 800f87a <__gethex+0x3f6>
 800f872:	4602      	mov	r2, r0
 800f874:	2184      	movs	r1, #132	; 0x84
 800f876:	4b1a      	ldr	r3, [pc, #104]	; (800f8e0 <__gethex+0x45c>)
 800f878:	e6b1      	b.n	800f5de <__gethex+0x15a>
 800f87a:	6922      	ldr	r2, [r4, #16]
 800f87c:	f104 010c 	add.w	r1, r4, #12
 800f880:	3202      	adds	r2, #2
 800f882:	0092      	lsls	r2, r2, #2
 800f884:	300c      	adds	r0, #12
 800f886:	f7fc fea2 	bl	800c5ce <memcpy>
 800f88a:	4621      	mov	r1, r4
 800f88c:	4648      	mov	r0, r9
 800f88e:	f7fd fe5b 	bl	800d548 <_Bfree>
 800f892:	4654      	mov	r4, sl
 800f894:	6922      	ldr	r2, [r4, #16]
 800f896:	1c51      	adds	r1, r2, #1
 800f898:	6121      	str	r1, [r4, #16]
 800f89a:	2101      	movs	r1, #1
 800f89c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800f8a0:	6151      	str	r1, [r2, #20]
 800f8a2:	e7bc      	b.n	800f81e <__gethex+0x39a>
 800f8a4:	6921      	ldr	r1, [r4, #16]
 800f8a6:	4559      	cmp	r1, fp
 800f8a8:	dd0b      	ble.n	800f8c2 <__gethex+0x43e>
 800f8aa:	2101      	movs	r1, #1
 800f8ac:	4620      	mov	r0, r4
 800f8ae:	f7ff fd81 	bl	800f3b4 <rshift>
 800f8b2:	68bb      	ldr	r3, [r7, #8]
 800f8b4:	3601      	adds	r6, #1
 800f8b6:	42b3      	cmp	r3, r6
 800f8b8:	f6ff aeda 	blt.w	800f670 <__gethex+0x1ec>
 800f8bc:	f04f 0801 	mov.w	r8, #1
 800f8c0:	e7c2      	b.n	800f848 <__gethex+0x3c4>
 800f8c2:	f015 051f 	ands.w	r5, r5, #31
 800f8c6:	d0f9      	beq.n	800f8bc <__gethex+0x438>
 800f8c8:	9b01      	ldr	r3, [sp, #4]
 800f8ca:	f1c5 0520 	rsb	r5, r5, #32
 800f8ce:	441a      	add	r2, r3
 800f8d0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800f8d4:	f7fd feea 	bl	800d6ac <__hi0bits>
 800f8d8:	42a8      	cmp	r0, r5
 800f8da:	dbe6      	blt.n	800f8aa <__gethex+0x426>
 800f8dc:	e7ee      	b.n	800f8bc <__gethex+0x438>
 800f8de:	bf00      	nop
 800f8e0:	0803c883 	.word	0x0803c883

0800f8e4 <L_shift>:
 800f8e4:	f1c2 0208 	rsb	r2, r2, #8
 800f8e8:	0092      	lsls	r2, r2, #2
 800f8ea:	b570      	push	{r4, r5, r6, lr}
 800f8ec:	f1c2 0620 	rsb	r6, r2, #32
 800f8f0:	6843      	ldr	r3, [r0, #4]
 800f8f2:	6804      	ldr	r4, [r0, #0]
 800f8f4:	fa03 f506 	lsl.w	r5, r3, r6
 800f8f8:	432c      	orrs	r4, r5
 800f8fa:	40d3      	lsrs	r3, r2
 800f8fc:	6004      	str	r4, [r0, #0]
 800f8fe:	f840 3f04 	str.w	r3, [r0, #4]!
 800f902:	4288      	cmp	r0, r1
 800f904:	d3f4      	bcc.n	800f8f0 <L_shift+0xc>
 800f906:	bd70      	pop	{r4, r5, r6, pc}

0800f908 <__match>:
 800f908:	b530      	push	{r4, r5, lr}
 800f90a:	6803      	ldr	r3, [r0, #0]
 800f90c:	3301      	adds	r3, #1
 800f90e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f912:	b914      	cbnz	r4, 800f91a <__match+0x12>
 800f914:	6003      	str	r3, [r0, #0]
 800f916:	2001      	movs	r0, #1
 800f918:	bd30      	pop	{r4, r5, pc}
 800f91a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f91e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800f922:	2d19      	cmp	r5, #25
 800f924:	bf98      	it	ls
 800f926:	3220      	addls	r2, #32
 800f928:	42a2      	cmp	r2, r4
 800f92a:	d0f0      	beq.n	800f90e <__match+0x6>
 800f92c:	2000      	movs	r0, #0
 800f92e:	e7f3      	b.n	800f918 <__match+0x10>

0800f930 <__hexnan>:
 800f930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f934:	2500      	movs	r5, #0
 800f936:	680b      	ldr	r3, [r1, #0]
 800f938:	4682      	mov	sl, r0
 800f93a:	115e      	asrs	r6, r3, #5
 800f93c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f940:	f013 031f 	ands.w	r3, r3, #31
 800f944:	bf18      	it	ne
 800f946:	3604      	addne	r6, #4
 800f948:	1f37      	subs	r7, r6, #4
 800f94a:	4690      	mov	r8, r2
 800f94c:	46b9      	mov	r9, r7
 800f94e:	463c      	mov	r4, r7
 800f950:	46ab      	mov	fp, r5
 800f952:	b087      	sub	sp, #28
 800f954:	6801      	ldr	r1, [r0, #0]
 800f956:	9301      	str	r3, [sp, #4]
 800f958:	f846 5c04 	str.w	r5, [r6, #-4]
 800f95c:	9502      	str	r5, [sp, #8]
 800f95e:	784a      	ldrb	r2, [r1, #1]
 800f960:	1c4b      	adds	r3, r1, #1
 800f962:	9303      	str	r3, [sp, #12]
 800f964:	b342      	cbz	r2, 800f9b8 <__hexnan+0x88>
 800f966:	4610      	mov	r0, r2
 800f968:	9105      	str	r1, [sp, #20]
 800f96a:	9204      	str	r2, [sp, #16]
 800f96c:	f7ff fd75 	bl	800f45a <__hexdig_fun>
 800f970:	2800      	cmp	r0, #0
 800f972:	d14f      	bne.n	800fa14 <__hexnan+0xe4>
 800f974:	9a04      	ldr	r2, [sp, #16]
 800f976:	9905      	ldr	r1, [sp, #20]
 800f978:	2a20      	cmp	r2, #32
 800f97a:	d818      	bhi.n	800f9ae <__hexnan+0x7e>
 800f97c:	9b02      	ldr	r3, [sp, #8]
 800f97e:	459b      	cmp	fp, r3
 800f980:	dd13      	ble.n	800f9aa <__hexnan+0x7a>
 800f982:	454c      	cmp	r4, r9
 800f984:	d206      	bcs.n	800f994 <__hexnan+0x64>
 800f986:	2d07      	cmp	r5, #7
 800f988:	dc04      	bgt.n	800f994 <__hexnan+0x64>
 800f98a:	462a      	mov	r2, r5
 800f98c:	4649      	mov	r1, r9
 800f98e:	4620      	mov	r0, r4
 800f990:	f7ff ffa8 	bl	800f8e4 <L_shift>
 800f994:	4544      	cmp	r4, r8
 800f996:	d950      	bls.n	800fa3a <__hexnan+0x10a>
 800f998:	2300      	movs	r3, #0
 800f99a:	f1a4 0904 	sub.w	r9, r4, #4
 800f99e:	f844 3c04 	str.w	r3, [r4, #-4]
 800f9a2:	461d      	mov	r5, r3
 800f9a4:	464c      	mov	r4, r9
 800f9a6:	f8cd b008 	str.w	fp, [sp, #8]
 800f9aa:	9903      	ldr	r1, [sp, #12]
 800f9ac:	e7d7      	b.n	800f95e <__hexnan+0x2e>
 800f9ae:	2a29      	cmp	r2, #41	; 0x29
 800f9b0:	d155      	bne.n	800fa5e <__hexnan+0x12e>
 800f9b2:	3102      	adds	r1, #2
 800f9b4:	f8ca 1000 	str.w	r1, [sl]
 800f9b8:	f1bb 0f00 	cmp.w	fp, #0
 800f9bc:	d04f      	beq.n	800fa5e <__hexnan+0x12e>
 800f9be:	454c      	cmp	r4, r9
 800f9c0:	d206      	bcs.n	800f9d0 <__hexnan+0xa0>
 800f9c2:	2d07      	cmp	r5, #7
 800f9c4:	dc04      	bgt.n	800f9d0 <__hexnan+0xa0>
 800f9c6:	462a      	mov	r2, r5
 800f9c8:	4649      	mov	r1, r9
 800f9ca:	4620      	mov	r0, r4
 800f9cc:	f7ff ff8a 	bl	800f8e4 <L_shift>
 800f9d0:	4544      	cmp	r4, r8
 800f9d2:	d934      	bls.n	800fa3e <__hexnan+0x10e>
 800f9d4:	4623      	mov	r3, r4
 800f9d6:	f1a8 0204 	sub.w	r2, r8, #4
 800f9da:	f853 1b04 	ldr.w	r1, [r3], #4
 800f9de:	429f      	cmp	r7, r3
 800f9e0:	f842 1f04 	str.w	r1, [r2, #4]!
 800f9e4:	d2f9      	bcs.n	800f9da <__hexnan+0xaa>
 800f9e6:	1b3b      	subs	r3, r7, r4
 800f9e8:	f023 0303 	bic.w	r3, r3, #3
 800f9ec:	3304      	adds	r3, #4
 800f9ee:	3e03      	subs	r6, #3
 800f9f0:	3401      	adds	r4, #1
 800f9f2:	42a6      	cmp	r6, r4
 800f9f4:	bf38      	it	cc
 800f9f6:	2304      	movcc	r3, #4
 800f9f8:	2200      	movs	r2, #0
 800f9fa:	4443      	add	r3, r8
 800f9fc:	f843 2b04 	str.w	r2, [r3], #4
 800fa00:	429f      	cmp	r7, r3
 800fa02:	d2fb      	bcs.n	800f9fc <__hexnan+0xcc>
 800fa04:	683b      	ldr	r3, [r7, #0]
 800fa06:	b91b      	cbnz	r3, 800fa10 <__hexnan+0xe0>
 800fa08:	4547      	cmp	r7, r8
 800fa0a:	d126      	bne.n	800fa5a <__hexnan+0x12a>
 800fa0c:	2301      	movs	r3, #1
 800fa0e:	603b      	str	r3, [r7, #0]
 800fa10:	2005      	movs	r0, #5
 800fa12:	e025      	b.n	800fa60 <__hexnan+0x130>
 800fa14:	3501      	adds	r5, #1
 800fa16:	2d08      	cmp	r5, #8
 800fa18:	f10b 0b01 	add.w	fp, fp, #1
 800fa1c:	dd06      	ble.n	800fa2c <__hexnan+0xfc>
 800fa1e:	4544      	cmp	r4, r8
 800fa20:	d9c3      	bls.n	800f9aa <__hexnan+0x7a>
 800fa22:	2300      	movs	r3, #0
 800fa24:	2501      	movs	r5, #1
 800fa26:	f844 3c04 	str.w	r3, [r4, #-4]
 800fa2a:	3c04      	subs	r4, #4
 800fa2c:	6822      	ldr	r2, [r4, #0]
 800fa2e:	f000 000f 	and.w	r0, r0, #15
 800fa32:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800fa36:	6020      	str	r0, [r4, #0]
 800fa38:	e7b7      	b.n	800f9aa <__hexnan+0x7a>
 800fa3a:	2508      	movs	r5, #8
 800fa3c:	e7b5      	b.n	800f9aa <__hexnan+0x7a>
 800fa3e:	9b01      	ldr	r3, [sp, #4]
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d0df      	beq.n	800fa04 <__hexnan+0xd4>
 800fa44:	f04f 32ff 	mov.w	r2, #4294967295
 800fa48:	f1c3 0320 	rsb	r3, r3, #32
 800fa4c:	40da      	lsrs	r2, r3
 800fa4e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800fa52:	4013      	ands	r3, r2
 800fa54:	f846 3c04 	str.w	r3, [r6, #-4]
 800fa58:	e7d4      	b.n	800fa04 <__hexnan+0xd4>
 800fa5a:	3f04      	subs	r7, #4
 800fa5c:	e7d2      	b.n	800fa04 <__hexnan+0xd4>
 800fa5e:	2004      	movs	r0, #4
 800fa60:	b007      	add	sp, #28
 800fa62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fa66 <__ascii_mbtowc>:
 800fa66:	b082      	sub	sp, #8
 800fa68:	b901      	cbnz	r1, 800fa6c <__ascii_mbtowc+0x6>
 800fa6a:	a901      	add	r1, sp, #4
 800fa6c:	b142      	cbz	r2, 800fa80 <__ascii_mbtowc+0x1a>
 800fa6e:	b14b      	cbz	r3, 800fa84 <__ascii_mbtowc+0x1e>
 800fa70:	7813      	ldrb	r3, [r2, #0]
 800fa72:	600b      	str	r3, [r1, #0]
 800fa74:	7812      	ldrb	r2, [r2, #0]
 800fa76:	1e10      	subs	r0, r2, #0
 800fa78:	bf18      	it	ne
 800fa7a:	2001      	movne	r0, #1
 800fa7c:	b002      	add	sp, #8
 800fa7e:	4770      	bx	lr
 800fa80:	4610      	mov	r0, r2
 800fa82:	e7fb      	b.n	800fa7c <__ascii_mbtowc+0x16>
 800fa84:	f06f 0001 	mvn.w	r0, #1
 800fa88:	e7f8      	b.n	800fa7c <__ascii_mbtowc+0x16>

0800fa8a <_realloc_r>:
 800fa8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa8e:	4680      	mov	r8, r0
 800fa90:	4614      	mov	r4, r2
 800fa92:	460e      	mov	r6, r1
 800fa94:	b921      	cbnz	r1, 800faa0 <_realloc_r+0x16>
 800fa96:	4611      	mov	r1, r2
 800fa98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fa9c:	f7fd bc88 	b.w	800d3b0 <_malloc_r>
 800faa0:	b92a      	cbnz	r2, 800faae <_realloc_r+0x24>
 800faa2:	f7fd fc15 	bl	800d2d0 <_free_r>
 800faa6:	4625      	mov	r5, r4
 800faa8:	4628      	mov	r0, r5
 800faaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800faae:	f000 f842 	bl	800fb36 <_malloc_usable_size_r>
 800fab2:	4284      	cmp	r4, r0
 800fab4:	4607      	mov	r7, r0
 800fab6:	d802      	bhi.n	800fabe <_realloc_r+0x34>
 800fab8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fabc:	d812      	bhi.n	800fae4 <_realloc_r+0x5a>
 800fabe:	4621      	mov	r1, r4
 800fac0:	4640      	mov	r0, r8
 800fac2:	f7fd fc75 	bl	800d3b0 <_malloc_r>
 800fac6:	4605      	mov	r5, r0
 800fac8:	2800      	cmp	r0, #0
 800faca:	d0ed      	beq.n	800faa8 <_realloc_r+0x1e>
 800facc:	42bc      	cmp	r4, r7
 800face:	4622      	mov	r2, r4
 800fad0:	4631      	mov	r1, r6
 800fad2:	bf28      	it	cs
 800fad4:	463a      	movcs	r2, r7
 800fad6:	f7fc fd7a 	bl	800c5ce <memcpy>
 800fada:	4631      	mov	r1, r6
 800fadc:	4640      	mov	r0, r8
 800fade:	f7fd fbf7 	bl	800d2d0 <_free_r>
 800fae2:	e7e1      	b.n	800faa8 <_realloc_r+0x1e>
 800fae4:	4635      	mov	r5, r6
 800fae6:	e7df      	b.n	800faa8 <_realloc_r+0x1e>

0800fae8 <__ascii_wctomb>:
 800fae8:	4603      	mov	r3, r0
 800faea:	4608      	mov	r0, r1
 800faec:	b141      	cbz	r1, 800fb00 <__ascii_wctomb+0x18>
 800faee:	2aff      	cmp	r2, #255	; 0xff
 800faf0:	d904      	bls.n	800fafc <__ascii_wctomb+0x14>
 800faf2:	228a      	movs	r2, #138	; 0x8a
 800faf4:	f04f 30ff 	mov.w	r0, #4294967295
 800faf8:	601a      	str	r2, [r3, #0]
 800fafa:	4770      	bx	lr
 800fafc:	2001      	movs	r0, #1
 800fafe:	700a      	strb	r2, [r1, #0]
 800fb00:	4770      	bx	lr
	...

0800fb04 <fiprintf>:
 800fb04:	b40e      	push	{r1, r2, r3}
 800fb06:	b503      	push	{r0, r1, lr}
 800fb08:	4601      	mov	r1, r0
 800fb0a:	ab03      	add	r3, sp, #12
 800fb0c:	4805      	ldr	r0, [pc, #20]	; (800fb24 <fiprintf+0x20>)
 800fb0e:	f853 2b04 	ldr.w	r2, [r3], #4
 800fb12:	6800      	ldr	r0, [r0, #0]
 800fb14:	9301      	str	r3, [sp, #4]
 800fb16:	f7ff f991 	bl	800ee3c <_vfiprintf_r>
 800fb1a:	b002      	add	sp, #8
 800fb1c:	f85d eb04 	ldr.w	lr, [sp], #4
 800fb20:	b003      	add	sp, #12
 800fb22:	4770      	bx	lr
 800fb24:	20000140 	.word	0x20000140

0800fb28 <abort>:
 800fb28:	2006      	movs	r0, #6
 800fb2a:	b508      	push	{r3, lr}
 800fb2c:	f000 f834 	bl	800fb98 <raise>
 800fb30:	2001      	movs	r0, #1
 800fb32:	f000 f893 	bl	800fc5c <_exit>

0800fb36 <_malloc_usable_size_r>:
 800fb36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fb3a:	1f18      	subs	r0, r3, #4
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	bfbc      	itt	lt
 800fb40:	580b      	ldrlt	r3, [r1, r0]
 800fb42:	18c0      	addlt	r0, r0, r3
 800fb44:	4770      	bx	lr

0800fb46 <_raise_r>:
 800fb46:	291f      	cmp	r1, #31
 800fb48:	b538      	push	{r3, r4, r5, lr}
 800fb4a:	4604      	mov	r4, r0
 800fb4c:	460d      	mov	r5, r1
 800fb4e:	d904      	bls.n	800fb5a <_raise_r+0x14>
 800fb50:	2316      	movs	r3, #22
 800fb52:	6003      	str	r3, [r0, #0]
 800fb54:	f04f 30ff 	mov.w	r0, #4294967295
 800fb58:	bd38      	pop	{r3, r4, r5, pc}
 800fb5a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800fb5c:	b112      	cbz	r2, 800fb64 <_raise_r+0x1e>
 800fb5e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fb62:	b94b      	cbnz	r3, 800fb78 <_raise_r+0x32>
 800fb64:	4620      	mov	r0, r4
 800fb66:	f000 f831 	bl	800fbcc <_getpid_r>
 800fb6a:	462a      	mov	r2, r5
 800fb6c:	4601      	mov	r1, r0
 800fb6e:	4620      	mov	r0, r4
 800fb70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fb74:	f000 b818 	b.w	800fba8 <_kill_r>
 800fb78:	2b01      	cmp	r3, #1
 800fb7a:	d00a      	beq.n	800fb92 <_raise_r+0x4c>
 800fb7c:	1c59      	adds	r1, r3, #1
 800fb7e:	d103      	bne.n	800fb88 <_raise_r+0x42>
 800fb80:	2316      	movs	r3, #22
 800fb82:	6003      	str	r3, [r0, #0]
 800fb84:	2001      	movs	r0, #1
 800fb86:	e7e7      	b.n	800fb58 <_raise_r+0x12>
 800fb88:	2400      	movs	r4, #0
 800fb8a:	4628      	mov	r0, r5
 800fb8c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800fb90:	4798      	blx	r3
 800fb92:	2000      	movs	r0, #0
 800fb94:	e7e0      	b.n	800fb58 <_raise_r+0x12>
	...

0800fb98 <raise>:
 800fb98:	4b02      	ldr	r3, [pc, #8]	; (800fba4 <raise+0xc>)
 800fb9a:	4601      	mov	r1, r0
 800fb9c:	6818      	ldr	r0, [r3, #0]
 800fb9e:	f7ff bfd2 	b.w	800fb46 <_raise_r>
 800fba2:	bf00      	nop
 800fba4:	20000140 	.word	0x20000140

0800fba8 <_kill_r>:
 800fba8:	b538      	push	{r3, r4, r5, lr}
 800fbaa:	2300      	movs	r3, #0
 800fbac:	4d06      	ldr	r5, [pc, #24]	; (800fbc8 <_kill_r+0x20>)
 800fbae:	4604      	mov	r4, r0
 800fbb0:	4608      	mov	r0, r1
 800fbb2:	4611      	mov	r1, r2
 800fbb4:	602b      	str	r3, [r5, #0]
 800fbb6:	f000 f82b 	bl	800fc10 <_kill>
 800fbba:	1c43      	adds	r3, r0, #1
 800fbbc:	d102      	bne.n	800fbc4 <_kill_r+0x1c>
 800fbbe:	682b      	ldr	r3, [r5, #0]
 800fbc0:	b103      	cbz	r3, 800fbc4 <_kill_r+0x1c>
 800fbc2:	6023      	str	r3, [r4, #0]
 800fbc4:	bd38      	pop	{r3, r4, r5, pc}
 800fbc6:	bf00      	nop
 800fbc8:	20007320 	.word	0x20007320

0800fbcc <_getpid_r>:
 800fbcc:	f000 b810 	b.w	800fbf0 <_getpid>

0800fbd0 <_close>:
 800fbd0:	2258      	movs	r2, #88	; 0x58
 800fbd2:	4b02      	ldr	r3, [pc, #8]	; (800fbdc <_close+0xc>)
 800fbd4:	f04f 30ff 	mov.w	r0, #4294967295
 800fbd8:	601a      	str	r2, [r3, #0]
 800fbda:	4770      	bx	lr
 800fbdc:	20007320 	.word	0x20007320

0800fbe0 <_fstat>:
 800fbe0:	2258      	movs	r2, #88	; 0x58
 800fbe2:	4b02      	ldr	r3, [pc, #8]	; (800fbec <_fstat+0xc>)
 800fbe4:	f04f 30ff 	mov.w	r0, #4294967295
 800fbe8:	601a      	str	r2, [r3, #0]
 800fbea:	4770      	bx	lr
 800fbec:	20007320 	.word	0x20007320

0800fbf0 <_getpid>:
 800fbf0:	2258      	movs	r2, #88	; 0x58
 800fbf2:	4b02      	ldr	r3, [pc, #8]	; (800fbfc <_getpid+0xc>)
 800fbf4:	f04f 30ff 	mov.w	r0, #4294967295
 800fbf8:	601a      	str	r2, [r3, #0]
 800fbfa:	4770      	bx	lr
 800fbfc:	20007320 	.word	0x20007320

0800fc00 <_isatty>:
 800fc00:	2258      	movs	r2, #88	; 0x58
 800fc02:	4b02      	ldr	r3, [pc, #8]	; (800fc0c <_isatty+0xc>)
 800fc04:	2000      	movs	r0, #0
 800fc06:	601a      	str	r2, [r3, #0]
 800fc08:	4770      	bx	lr
 800fc0a:	bf00      	nop
 800fc0c:	20007320 	.word	0x20007320

0800fc10 <_kill>:
 800fc10:	2258      	movs	r2, #88	; 0x58
 800fc12:	4b02      	ldr	r3, [pc, #8]	; (800fc1c <_kill+0xc>)
 800fc14:	f04f 30ff 	mov.w	r0, #4294967295
 800fc18:	601a      	str	r2, [r3, #0]
 800fc1a:	4770      	bx	lr
 800fc1c:	20007320 	.word	0x20007320

0800fc20 <_lseek>:
 800fc20:	2258      	movs	r2, #88	; 0x58
 800fc22:	4b02      	ldr	r3, [pc, #8]	; (800fc2c <_lseek+0xc>)
 800fc24:	f04f 30ff 	mov.w	r0, #4294967295
 800fc28:	601a      	str	r2, [r3, #0]
 800fc2a:	4770      	bx	lr
 800fc2c:	20007320 	.word	0x20007320

0800fc30 <_read>:
 800fc30:	2258      	movs	r2, #88	; 0x58
 800fc32:	4b02      	ldr	r3, [pc, #8]	; (800fc3c <_read+0xc>)
 800fc34:	f04f 30ff 	mov.w	r0, #4294967295
 800fc38:	601a      	str	r2, [r3, #0]
 800fc3a:	4770      	bx	lr
 800fc3c:	20007320 	.word	0x20007320

0800fc40 <_sbrk>:
 800fc40:	4a04      	ldr	r2, [pc, #16]	; (800fc54 <_sbrk+0x14>)
 800fc42:	4603      	mov	r3, r0
 800fc44:	6811      	ldr	r1, [r2, #0]
 800fc46:	b909      	cbnz	r1, 800fc4c <_sbrk+0xc>
 800fc48:	4903      	ldr	r1, [pc, #12]	; (800fc58 <_sbrk+0x18>)
 800fc4a:	6011      	str	r1, [r2, #0]
 800fc4c:	6810      	ldr	r0, [r2, #0]
 800fc4e:	4403      	add	r3, r0
 800fc50:	6013      	str	r3, [r2, #0]
 800fc52:	4770      	bx	lr
 800fc54:	20007330 	.word	0x20007330
 800fc58:	20007338 	.word	0x20007338

0800fc5c <_exit>:
 800fc5c:	e7fe      	b.n	800fc5c <_exit>
	...

0800fc60 <_init>:
 800fc60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc62:	bf00      	nop
 800fc64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fc66:	bc08      	pop	{r3}
 800fc68:	469e      	mov	lr, r3
 800fc6a:	4770      	bx	lr

0800fc6c <_fini>:
 800fc6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc6e:	bf00      	nop
 800fc70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fc72:	bc08      	pop	{r3}
 800fc74:	469e      	mov	lr, r3
 800fc76:	4770      	bx	lr
