# Ignore build/generated files and folders
*.runs/
*.cache/
*.hw/
*.log
*.jou
sim_1/
*.wdb
*.str
*.html
*.xml
*.pb
*.pb.bak
*.pb_upr
*.pb_cdc
*.pb_ct
*.ltx
*.bin
*.bgn
*.qpf
*.qsf
*.sdc
*.xml
*.xpr.backup
*.data
*.hwdef
*.backup
ip_user_files/
ip_repo/

# Ignore OS files
.DS_Store
Thumbs.db

# Do NOT ignore source files - track all design sources including new files
!AXI2WB_bridge\ test.srcs/
!AXI2WB_bridge\ test.srcs/sources_1/
!AXI2WB_bridge\ test.srcs/sources_1/new/
!AXI2WB_bridge\ test.srcs/sources_1/new/**

# Optionally, explicitly track Verilog and constraint files globally
!*.v
!*.sv
!*.xdc
