 module branch_comp (
	input  [31:0]  in_A,
	input  [31:0]  in_B,
	input  [1:0]   BrUn,
    	output logic   BrEq,
    	output logic   BrLT
);
    	always_comb
    	begin
    		if (brUn == 1'b1)
    		begin
    			if(in_A = in_B) assign BrEq = 1b'1;
    		end
    	end
    	
 endmodule
