

================================================================
== Vivado HLS Report for 'calc'
================================================================
* Date:           Sat May 15 00:01:23 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_gapjuntion_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |   51|  50000049|   51|  50000049|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+----------+----------+-----------+-----------+--------------+----------+
        |          |     Latency    | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name| min |    max   |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+-----+----------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |   44|  50000042|        45|          2|          2| 1 ~ 25000000 |    yes   |
        +----------+-----+----------+----------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 45


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 1
  Pipeline-0 : II = 2, D = 45, States = { 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	52  / (exitcond_flatten)
	8  / (!exitcond_flatten)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	7  / true
52 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 53 [1/1] (2.18ns)   --->   "%simConfig_rowsToSimu = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_rowsToSimulate_V)"   --->   Operation 53 'read' 'simConfig_rowsToSimu' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>
ST_1 : Operation 54 [1/1] (2.18ns)   --->   "%simConfig_BLOCK_NUMB = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V)"   --->   Operation 54 'read' 'simConfig_BLOCK_NUMB' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>
ST_1 : Operation 55 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_rowsToSimulate_V_out, i27 %simConfig_rowsToSimu)"   --->   Operation 55 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>
ST_1 : Operation 56 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V_out, i27 %simConfig_BLOCK_NUMB)"   --->   Operation 56 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 3.33>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_V = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %simConfig_BLOCK_NUMB, i2 0)" [modules/calc/calc.cpp:40]   --->   Operation 57 'bitconcatenate' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%cast = zext i27 %simConfig_rowsToSimu to i56"   --->   Operation 58 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%cast1 = zext i29 %ret_V to i56" [modules/calc/calc.cpp:40]   --->   Operation 59 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [5/5] (3.33ns)   --->   "%bound = mul i56 %cast, %cast1" [modules/calc/calc.cpp:40]   --->   Operation 60 'mul' 'bound' <Predicate = true> <Delay = 3.33> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.33>
ST_3 : Operation 61 [4/5] (3.33ns)   --->   "%bound = mul i56 %cast, %cast1" [modules/calc/calc.cpp:40]   --->   Operation 61 'mul' 'bound' <Predicate = true> <Delay = 3.33> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 62 [3/5] (3.33ns)   --->   "%bound = mul i56 %cast, %cast1" [modules/calc/calc.cpp:40]   --->   Operation 62 'mul' 'bound' <Predicate = true> <Delay = 3.33> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 63 [2/5] (3.33ns)   --->   "%bound = mul i56 %cast, %cast1" [modules/calc/calc.cpp:40]   --->   Operation 63 'mul' 'bound' <Predicate = true> <Delay = 3.33> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @fixedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @fixedData_V_tlast_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @fixedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @fixedData_V_tlast_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/5] (3.33ns)   --->   "%bound = mul i56 %cast, %cast1" [modules/calc/calc.cpp:40]   --->   Operation 96 'mul' 'bound' <Predicate = true> <Delay = 3.33> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.46ns)   --->   "br label %.preheader.i.i" [modules/calc/calc.cpp:36]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.46>

State 7 <SV = 6> <Delay = 2.49>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i56 [ 0, %entry ], [ %indvar_flatten_next, %.preheader152.i.i ]"   --->   Operation 98 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (2.28ns)   --->   "%exitcond_flatten = icmp eq i56 %indvar_flatten, %bound" [modules/calc/calc.cpp:40]   --->   Operation 99 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (2.49ns)   --->   "%indvar_flatten_next = add i56 %indvar_flatten, 1"   --->   Operation 100 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.exit, label %.preheader152.i.i" [modules/calc/calc.cpp:40]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 102 [1/1] (2.18ns)   --->   "%empty = call { float, float, float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @processedData_V_data, float* @processedData_V_data_1, float* @processedData_V_data_2, float* @processedData_V_data_3)" [modules/calc/calc.cpp:5->modules/calc/calc.cpp:43]   --->   Operation 102 'read' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_data_0_2 = extractvalue { float, float, float, float } %empty, 0" [modules/calc/calc.cpp:5->modules/calc/calc.cpp:43]   --->   Operation 103 'extractvalue' 'tmp_data_0_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_data_1_2 = extractvalue { float, float, float, float } %empty, 1" [modules/calc/calc.cpp:5->modules/calc/calc.cpp:43]   --->   Operation 104 'extractvalue' 'tmp_data_1_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_data_2_2 = extractvalue { float, float, float, float } %empty, 2" [modules/calc/calc.cpp:5->modules/calc/calc.cpp:43]   --->   Operation 105 'extractvalue' 'tmp_data_2_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_data_3_2 = extractvalue { float, float, float, float } %empty, 3" [modules/calc/calc.cpp:5->modules/calc/calc.cpp:43]   --->   Operation 106 'extractvalue' 'tmp_data_3_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (2.18ns)   --->   "%empty_55 = call { float, i1 } @_ssdm_op_Read.ap_fifo.volatile.floatP.i1P(float* @fixedData_V_data, i1* @fixedData_V_tlast_V)" [modules/calc/calc.cpp:10->modules/calc/calc.cpp:44]   --->   Operation 107 'read' 'empty_55' <Predicate = (!exitcond_flatten)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue { float, i1 } %empty_55, 0" [modules/calc/calc.cpp:10->modules/calc/calc.cpp:44]   --->   Operation 108 'extractvalue' 'tmp_data' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.32>
ST_9 : Operation 109 [8/8] (4.32ns)   --->   "%tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 109 'fsub' 'tmp_data_0_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [8/8] (4.32ns)   --->   "%tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 110 'fsub' 'tmp_data_1_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.32>
ST_10 : Operation 111 [7/8] (4.32ns)   --->   "%tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 111 'fsub' 'tmp_data_0_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [7/8] (4.32ns)   --->   "%tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 112 'fsub' 'tmp_data_1_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [8/8] (4.32ns)   --->   "%tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 113 'fsub' 'tmp_data_2_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [8/8] (4.32ns)   --->   "%tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 114 'fsub' 'tmp_data_3_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.32>
ST_11 : Operation 115 [6/8] (4.32ns)   --->   "%tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 115 'fsub' 'tmp_data_0_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [6/8] (4.32ns)   --->   "%tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 116 'fsub' 'tmp_data_1_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [7/8] (4.32ns)   --->   "%tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 117 'fsub' 'tmp_data_2_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [7/8] (4.32ns)   --->   "%tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 118 'fsub' 'tmp_data_3_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.32>
ST_12 : Operation 119 [5/8] (4.32ns)   --->   "%tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 119 'fsub' 'tmp_data_0_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [5/8] (4.32ns)   --->   "%tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 120 'fsub' 'tmp_data_1_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [6/8] (4.32ns)   --->   "%tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 121 'fsub' 'tmp_data_2_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [6/8] (4.32ns)   --->   "%tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 122 'fsub' 'tmp_data_3_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.32>
ST_13 : Operation 123 [4/8] (4.32ns)   --->   "%tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 123 'fsub' 'tmp_data_0_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [4/8] (4.32ns)   --->   "%tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 124 'fsub' 'tmp_data_1_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [5/8] (4.32ns)   --->   "%tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 125 'fsub' 'tmp_data_2_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [5/8] (4.32ns)   --->   "%tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 126 'fsub' 'tmp_data_3_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.32>
ST_14 : Operation 127 [3/8] (4.32ns)   --->   "%tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 127 'fsub' 'tmp_data_0_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [3/8] (4.32ns)   --->   "%tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 128 'fsub' 'tmp_data_1_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [4/8] (4.32ns)   --->   "%tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 129 'fsub' 'tmp_data_2_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [4/8] (4.32ns)   --->   "%tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 130 'fsub' 'tmp_data_3_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.32>
ST_15 : Operation 131 [2/8] (4.32ns)   --->   "%tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 131 'fsub' 'tmp_data_0_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [2/8] (4.32ns)   --->   "%tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 132 'fsub' 'tmp_data_1_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [3/8] (4.32ns)   --->   "%tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 133 'fsub' 'tmp_data_2_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [3/8] (4.32ns)   --->   "%tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 134 'fsub' 'tmp_data_3_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.32>
ST_16 : Operation 135 [1/8] (4.32ns)   --->   "%tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 135 'fsub' 'tmp_data_0_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 136 [1/8] (4.32ns)   --->   "%tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 136 'fsub' 'tmp_data_1_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 137 [2/8] (4.32ns)   --->   "%tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 137 'fsub' 'tmp_data_2_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [2/8] (4.32ns)   --->   "%tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 138 'fsub' 'tmp_data_3_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.32>
ST_17 : Operation 139 [1/8] (4.32ns)   --->   "%tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 139 'fsub' 'tmp_data_2_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [1/8] (4.32ns)   --->   "%tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 140 'fsub' 'tmp_data_3_3' <Predicate = (!exitcond_flatten)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [5/5] (3.66ns)   --->   "%tmp_57_i_i_i = fmul float %tmp_data_0_3, %tmp_data_0_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 141 'fmul' 'tmp_57_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [5/5] (3.66ns)   --->   "%tmp_57_1_i_i_i = fmul float %tmp_data_1_3, %tmp_data_1_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 142 'fmul' 'tmp_57_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.66>
ST_18 : Operation 143 [4/5] (3.66ns)   --->   "%tmp_57_i_i_i = fmul float %tmp_data_0_3, %tmp_data_0_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 143 'fmul' 'tmp_57_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 144 [4/5] (3.66ns)   --->   "%tmp_57_1_i_i_i = fmul float %tmp_data_1_3, %tmp_data_1_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 144 'fmul' 'tmp_57_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [5/5] (3.66ns)   --->   "%tmp_57_2_i_i_i = fmul float %tmp_data_2_3, %tmp_data_2_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 145 'fmul' 'tmp_57_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [5/5] (3.66ns)   --->   "%tmp_57_3_i_i_i = fmul float %tmp_data_3_3, %tmp_data_3_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 146 'fmul' 'tmp_57_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.66>
ST_19 : Operation 147 [3/5] (3.66ns)   --->   "%tmp_57_i_i_i = fmul float %tmp_data_0_3, %tmp_data_0_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 147 'fmul' 'tmp_57_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 148 [3/5] (3.66ns)   --->   "%tmp_57_1_i_i_i = fmul float %tmp_data_1_3, %tmp_data_1_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 148 'fmul' 'tmp_57_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 149 [4/5] (3.66ns)   --->   "%tmp_57_2_i_i_i = fmul float %tmp_data_2_3, %tmp_data_2_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 149 'fmul' 'tmp_57_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 150 [4/5] (3.66ns)   --->   "%tmp_57_3_i_i_i = fmul float %tmp_data_3_3, %tmp_data_3_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 150 'fmul' 'tmp_57_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.66>
ST_20 : Operation 151 [2/5] (3.66ns)   --->   "%tmp_57_i_i_i = fmul float %tmp_data_0_3, %tmp_data_0_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 151 'fmul' 'tmp_57_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 152 [2/5] (3.66ns)   --->   "%tmp_57_1_i_i_i = fmul float %tmp_data_1_3, %tmp_data_1_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 152 'fmul' 'tmp_57_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 153 [3/5] (3.66ns)   --->   "%tmp_57_2_i_i_i = fmul float %tmp_data_2_3, %tmp_data_2_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 153 'fmul' 'tmp_57_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 154 [3/5] (3.66ns)   --->   "%tmp_57_3_i_i_i = fmul float %tmp_data_3_3, %tmp_data_3_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 154 'fmul' 'tmp_57_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.66>
ST_21 : Operation 155 [1/5] (3.66ns)   --->   "%tmp_57_i_i_i = fmul float %tmp_data_0_3, %tmp_data_0_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 155 'fmul' 'tmp_57_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 156 [1/5] (3.66ns)   --->   "%tmp_57_1_i_i_i = fmul float %tmp_data_1_3, %tmp_data_1_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 156 'fmul' 'tmp_57_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 157 [2/5] (3.66ns)   --->   "%tmp_57_2_i_i_i = fmul float %tmp_data_2_3, %tmp_data_2_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 157 'fmul' 'tmp_57_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 158 [2/5] (3.66ns)   --->   "%tmp_57_3_i_i_i = fmul float %tmp_data_3_3, %tmp_data_3_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 158 'fmul' 'tmp_57_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.66>
ST_22 : Operation 159 [5/5] (3.66ns)   --->   "%tmp_58_i_i_i = fmul float %tmp_57_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 159 'fmul' 'tmp_58_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 160 [5/5] (3.66ns)   --->   "%tmp_58_1_i_i_i = fmul float %tmp_57_1_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 160 'fmul' 'tmp_58_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [1/5] (3.66ns)   --->   "%tmp_57_2_i_i_i = fmul float %tmp_data_2_3, %tmp_data_2_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 161 'fmul' 'tmp_57_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [1/5] (3.66ns)   --->   "%tmp_57_3_i_i_i = fmul float %tmp_data_3_3, %tmp_data_3_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 162 'fmul' 'tmp_57_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.66>
ST_23 : Operation 163 [4/5] (3.66ns)   --->   "%tmp_58_i_i_i = fmul float %tmp_57_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 163 'fmul' 'tmp_58_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 164 [4/5] (3.66ns)   --->   "%tmp_58_1_i_i_i = fmul float %tmp_57_1_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 164 'fmul' 'tmp_58_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 165 [5/5] (3.66ns)   --->   "%tmp_58_2_i_i_i = fmul float %tmp_57_2_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 165 'fmul' 'tmp_58_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 166 [5/5] (3.66ns)   --->   "%tmp_58_3_i_i_i = fmul float %tmp_57_3_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 166 'fmul' 'tmp_58_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.66>
ST_24 : Operation 167 [3/5] (3.66ns)   --->   "%tmp_58_i_i_i = fmul float %tmp_57_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 167 'fmul' 'tmp_58_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 168 [3/5] (3.66ns)   --->   "%tmp_58_1_i_i_i = fmul float %tmp_57_1_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 168 'fmul' 'tmp_58_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 169 [4/5] (3.66ns)   --->   "%tmp_58_2_i_i_i = fmul float %tmp_57_2_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 169 'fmul' 'tmp_58_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 170 [4/5] (3.66ns)   --->   "%tmp_58_3_i_i_i = fmul float %tmp_57_3_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 170 'fmul' 'tmp_58_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.66>
ST_25 : Operation 171 [2/5] (3.66ns)   --->   "%tmp_58_i_i_i = fmul float %tmp_57_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 171 'fmul' 'tmp_58_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 172 [2/5] (3.66ns)   --->   "%tmp_58_1_i_i_i = fmul float %tmp_57_1_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 172 'fmul' 'tmp_58_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 173 [3/5] (3.66ns)   --->   "%tmp_58_2_i_i_i = fmul float %tmp_57_2_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 173 'fmul' 'tmp_58_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 174 [3/5] (3.66ns)   --->   "%tmp_58_3_i_i_i = fmul float %tmp_57_3_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 174 'fmul' 'tmp_58_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.66>
ST_26 : Operation 175 [1/5] (3.66ns)   --->   "%tmp_58_i_i_i = fmul float %tmp_57_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 175 'fmul' 'tmp_58_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 176 [1/5] (3.66ns)   --->   "%tmp_58_1_i_i_i = fmul float %tmp_57_1_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 176 'fmul' 'tmp_58_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 177 [2/5] (3.66ns)   --->   "%tmp_58_2_i_i_i = fmul float %tmp_57_2_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 177 'fmul' 'tmp_58_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 178 [2/5] (3.66ns)   --->   "%tmp_58_3_i_i_i = fmul float %tmp_57_3_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 178 'fmul' 'tmp_58_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.66>
ST_27 : Operation 179 [18/18] (3.52ns)   --->   "%tmp_59_i_i_i = call float @llvm.exp.f32(float %tmp_58_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 179 'fexp' 'tmp_59_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 180 [18/18] (3.52ns)   --->   "%tmp_59_1_i_i_i = call float @llvm.exp.f32(float %tmp_58_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 180 'fexp' 'tmp_59_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 181 [1/5] (3.66ns)   --->   "%tmp_58_2_i_i_i = fmul float %tmp_57_2_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 181 'fmul' 'tmp_58_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 182 [1/5] (3.66ns)   --->   "%tmp_58_3_i_i_i = fmul float %tmp_57_3_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 182 'fmul' 'tmp_58_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.52>
ST_28 : Operation 183 [17/18] (3.52ns)   --->   "%tmp_59_i_i_i = call float @llvm.exp.f32(float %tmp_58_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 183 'fexp' 'tmp_59_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 184 [17/18] (3.52ns)   --->   "%tmp_59_1_i_i_i = call float @llvm.exp.f32(float %tmp_58_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 184 'fexp' 'tmp_59_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 185 [18/18] (3.52ns)   --->   "%tmp_59_2_i_i_i = call float @llvm.exp.f32(float %tmp_58_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 185 'fexp' 'tmp_59_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 186 [18/18] (3.52ns)   --->   "%tmp_59_3_i_i_i = call float @llvm.exp.f32(float %tmp_58_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 186 'fexp' 'tmp_59_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.52>
ST_29 : Operation 187 [16/18] (3.52ns)   --->   "%tmp_59_i_i_i = call float @llvm.exp.f32(float %tmp_58_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 187 'fexp' 'tmp_59_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 188 [16/18] (3.52ns)   --->   "%tmp_59_1_i_i_i = call float @llvm.exp.f32(float %tmp_58_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 188 'fexp' 'tmp_59_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 189 [17/18] (3.52ns)   --->   "%tmp_59_2_i_i_i = call float @llvm.exp.f32(float %tmp_58_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 189 'fexp' 'tmp_59_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 190 [17/18] (3.52ns)   --->   "%tmp_59_3_i_i_i = call float @llvm.exp.f32(float %tmp_58_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 190 'fexp' 'tmp_59_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.52>
ST_30 : Operation 191 [15/18] (3.52ns)   --->   "%tmp_59_i_i_i = call float @llvm.exp.f32(float %tmp_58_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 191 'fexp' 'tmp_59_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 192 [15/18] (3.52ns)   --->   "%tmp_59_1_i_i_i = call float @llvm.exp.f32(float %tmp_58_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 192 'fexp' 'tmp_59_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 193 [16/18] (3.52ns)   --->   "%tmp_59_2_i_i_i = call float @llvm.exp.f32(float %tmp_58_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 193 'fexp' 'tmp_59_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 194 [16/18] (3.52ns)   --->   "%tmp_59_3_i_i_i = call float @llvm.exp.f32(float %tmp_58_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 194 'fexp' 'tmp_59_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.52>
ST_31 : Operation 195 [14/18] (3.52ns)   --->   "%tmp_59_i_i_i = call float @llvm.exp.f32(float %tmp_58_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 195 'fexp' 'tmp_59_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 196 [14/18] (3.52ns)   --->   "%tmp_59_1_i_i_i = call float @llvm.exp.f32(float %tmp_58_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 196 'fexp' 'tmp_59_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 197 [15/18] (3.52ns)   --->   "%tmp_59_2_i_i_i = call float @llvm.exp.f32(float %tmp_58_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 197 'fexp' 'tmp_59_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 198 [15/18] (3.52ns)   --->   "%tmp_59_3_i_i_i = call float @llvm.exp.f32(float %tmp_58_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 198 'fexp' 'tmp_59_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.52>
ST_32 : Operation 199 [13/18] (3.52ns)   --->   "%tmp_59_i_i_i = call float @llvm.exp.f32(float %tmp_58_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 199 'fexp' 'tmp_59_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 200 [13/18] (3.52ns)   --->   "%tmp_59_1_i_i_i = call float @llvm.exp.f32(float %tmp_58_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 200 'fexp' 'tmp_59_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 201 [14/18] (3.52ns)   --->   "%tmp_59_2_i_i_i = call float @llvm.exp.f32(float %tmp_58_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 201 'fexp' 'tmp_59_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 202 [14/18] (3.52ns)   --->   "%tmp_59_3_i_i_i = call float @llvm.exp.f32(float %tmp_58_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 202 'fexp' 'tmp_59_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.52>
ST_33 : Operation 203 [12/18] (3.52ns)   --->   "%tmp_59_i_i_i = call float @llvm.exp.f32(float %tmp_58_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 203 'fexp' 'tmp_59_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 204 [12/18] (3.52ns)   --->   "%tmp_59_1_i_i_i = call float @llvm.exp.f32(float %tmp_58_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 204 'fexp' 'tmp_59_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 205 [13/18] (3.52ns)   --->   "%tmp_59_2_i_i_i = call float @llvm.exp.f32(float %tmp_58_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 205 'fexp' 'tmp_59_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 206 [13/18] (3.52ns)   --->   "%tmp_59_3_i_i_i = call float @llvm.exp.f32(float %tmp_58_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 206 'fexp' 'tmp_59_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.52>
ST_34 : Operation 207 [11/18] (3.52ns)   --->   "%tmp_59_i_i_i = call float @llvm.exp.f32(float %tmp_58_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 207 'fexp' 'tmp_59_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 208 [11/18] (3.52ns)   --->   "%tmp_59_1_i_i_i = call float @llvm.exp.f32(float %tmp_58_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 208 'fexp' 'tmp_59_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 209 [12/18] (3.52ns)   --->   "%tmp_59_2_i_i_i = call float @llvm.exp.f32(float %tmp_58_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 209 'fexp' 'tmp_59_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 210 [12/18] (3.52ns)   --->   "%tmp_59_3_i_i_i = call float @llvm.exp.f32(float %tmp_58_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 210 'fexp' 'tmp_59_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.52>
ST_35 : Operation 211 [10/18] (3.52ns)   --->   "%tmp_59_i_i_i = call float @llvm.exp.f32(float %tmp_58_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 211 'fexp' 'tmp_59_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 212 [10/18] (3.52ns)   --->   "%tmp_59_1_i_i_i = call float @llvm.exp.f32(float %tmp_58_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 212 'fexp' 'tmp_59_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 213 [11/18] (3.52ns)   --->   "%tmp_59_2_i_i_i = call float @llvm.exp.f32(float %tmp_58_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 213 'fexp' 'tmp_59_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 214 [11/18] (3.52ns)   --->   "%tmp_59_3_i_i_i = call float @llvm.exp.f32(float %tmp_58_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 214 'fexp' 'tmp_59_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.52>
ST_36 : Operation 215 [9/18] (3.52ns)   --->   "%tmp_59_i_i_i = call float @llvm.exp.f32(float %tmp_58_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 215 'fexp' 'tmp_59_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 216 [9/18] (3.52ns)   --->   "%tmp_59_1_i_i_i = call float @llvm.exp.f32(float %tmp_58_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 216 'fexp' 'tmp_59_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 217 [10/18] (3.52ns)   --->   "%tmp_59_2_i_i_i = call float @llvm.exp.f32(float %tmp_58_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 217 'fexp' 'tmp_59_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 218 [10/18] (3.52ns)   --->   "%tmp_59_3_i_i_i = call float @llvm.exp.f32(float %tmp_58_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 218 'fexp' 'tmp_59_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.52>
ST_37 : Operation 219 [8/18] (3.52ns)   --->   "%tmp_59_i_i_i = call float @llvm.exp.f32(float %tmp_58_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 219 'fexp' 'tmp_59_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 220 [8/18] (3.52ns)   --->   "%tmp_59_1_i_i_i = call float @llvm.exp.f32(float %tmp_58_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 220 'fexp' 'tmp_59_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 221 [9/18] (3.52ns)   --->   "%tmp_59_2_i_i_i = call float @llvm.exp.f32(float %tmp_58_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 221 'fexp' 'tmp_59_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 222 [9/18] (3.52ns)   --->   "%tmp_59_3_i_i_i = call float @llvm.exp.f32(float %tmp_58_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 222 'fexp' 'tmp_59_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.52>
ST_38 : Operation 223 [7/18] (3.52ns)   --->   "%tmp_59_i_i_i = call float @llvm.exp.f32(float %tmp_58_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 223 'fexp' 'tmp_59_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 224 [7/18] (3.52ns)   --->   "%tmp_59_1_i_i_i = call float @llvm.exp.f32(float %tmp_58_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 224 'fexp' 'tmp_59_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 225 [8/18] (3.52ns)   --->   "%tmp_59_2_i_i_i = call float @llvm.exp.f32(float %tmp_58_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 225 'fexp' 'tmp_59_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 226 [8/18] (3.52ns)   --->   "%tmp_59_3_i_i_i = call float @llvm.exp.f32(float %tmp_58_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 226 'fexp' 'tmp_59_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.52>
ST_39 : Operation 227 [6/18] (3.52ns)   --->   "%tmp_59_i_i_i = call float @llvm.exp.f32(float %tmp_58_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 227 'fexp' 'tmp_59_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 228 [6/18] (3.52ns)   --->   "%tmp_59_1_i_i_i = call float @llvm.exp.f32(float %tmp_58_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 228 'fexp' 'tmp_59_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 229 [7/18] (3.52ns)   --->   "%tmp_59_2_i_i_i = call float @llvm.exp.f32(float %tmp_58_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 229 'fexp' 'tmp_59_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 230 [7/18] (3.52ns)   --->   "%tmp_59_3_i_i_i = call float @llvm.exp.f32(float %tmp_58_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 230 'fexp' 'tmp_59_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.52>
ST_40 : Operation 231 [5/18] (3.52ns)   --->   "%tmp_59_i_i_i = call float @llvm.exp.f32(float %tmp_58_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 231 'fexp' 'tmp_59_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 232 [5/18] (3.52ns)   --->   "%tmp_59_1_i_i_i = call float @llvm.exp.f32(float %tmp_58_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 232 'fexp' 'tmp_59_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 233 [6/18] (3.52ns)   --->   "%tmp_59_2_i_i_i = call float @llvm.exp.f32(float %tmp_58_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 233 'fexp' 'tmp_59_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 234 [6/18] (3.52ns)   --->   "%tmp_59_3_i_i_i = call float @llvm.exp.f32(float %tmp_58_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 234 'fexp' 'tmp_59_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.52>
ST_41 : Operation 235 [4/18] (3.52ns)   --->   "%tmp_59_i_i_i = call float @llvm.exp.f32(float %tmp_58_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 235 'fexp' 'tmp_59_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 236 [4/18] (3.52ns)   --->   "%tmp_59_1_i_i_i = call float @llvm.exp.f32(float %tmp_58_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 236 'fexp' 'tmp_59_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 237 [5/18] (3.52ns)   --->   "%tmp_59_2_i_i_i = call float @llvm.exp.f32(float %tmp_58_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 237 'fexp' 'tmp_59_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 238 [5/18] (3.52ns)   --->   "%tmp_59_3_i_i_i = call float @llvm.exp.f32(float %tmp_58_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 238 'fexp' 'tmp_59_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.52>
ST_42 : Operation 239 [3/18] (3.52ns)   --->   "%tmp_59_i_i_i = call float @llvm.exp.f32(float %tmp_58_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 239 'fexp' 'tmp_59_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 240 [3/18] (3.52ns)   --->   "%tmp_59_1_i_i_i = call float @llvm.exp.f32(float %tmp_58_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 240 'fexp' 'tmp_59_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 241 [4/18] (3.52ns)   --->   "%tmp_59_2_i_i_i = call float @llvm.exp.f32(float %tmp_58_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 241 'fexp' 'tmp_59_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 242 [4/18] (3.52ns)   --->   "%tmp_59_3_i_i_i = call float @llvm.exp.f32(float %tmp_58_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 242 'fexp' 'tmp_59_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.52>
ST_43 : Operation 243 [2/18] (3.52ns)   --->   "%tmp_59_i_i_i = call float @llvm.exp.f32(float %tmp_58_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 243 'fexp' 'tmp_59_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 244 [2/18] (3.52ns)   --->   "%tmp_59_1_i_i_i = call float @llvm.exp.f32(float %tmp_58_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 244 'fexp' 'tmp_59_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 245 [3/18] (3.52ns)   --->   "%tmp_59_2_i_i_i = call float @llvm.exp.f32(float %tmp_58_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 245 'fexp' 'tmp_59_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 246 [3/18] (3.52ns)   --->   "%tmp_59_3_i_i_i = call float @llvm.exp.f32(float %tmp_58_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 246 'fexp' 'tmp_59_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.52>
ST_44 : Operation 247 [1/18] (3.52ns)   --->   "%tmp_59_i_i_i = call float @llvm.exp.f32(float %tmp_58_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 247 'fexp' 'tmp_59_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 248 [1/18] (3.52ns)   --->   "%tmp_59_1_i_i_i = call float @llvm.exp.f32(float %tmp_58_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 248 'fexp' 'tmp_59_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 249 [2/18] (3.52ns)   --->   "%tmp_59_2_i_i_i = call float @llvm.exp.f32(float %tmp_58_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 249 'fexp' 'tmp_59_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 250 [2/18] (3.52ns)   --->   "%tmp_59_3_i_i_i = call float @llvm.exp.f32(float %tmp_58_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 250 'fexp' 'tmp_59_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.66>
ST_45 : Operation 251 [5/5] (3.66ns)   --->   "%tmp_data_0 = fmul float %tmp_59_i_i_i, %tmp_data_0_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 251 'fmul' 'tmp_data_0' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 252 [5/5] (3.66ns)   --->   "%tmp_data_1 = fmul float %tmp_59_1_i_i_i, %tmp_data_1_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 252 'fmul' 'tmp_data_1' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 253 [1/18] (3.52ns)   --->   "%tmp_59_2_i_i_i = call float @llvm.exp.f32(float %tmp_58_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 253 'fexp' 'tmp_59_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 254 [1/18] (3.52ns)   --->   "%tmp_59_3_i_i_i = call float @llvm.exp.f32(float %tmp_58_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 254 'fexp' 'tmp_59_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.66>
ST_46 : Operation 255 [4/5] (3.66ns)   --->   "%tmp_data_0 = fmul float %tmp_59_i_i_i, %tmp_data_0_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 255 'fmul' 'tmp_data_0' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 256 [4/5] (3.66ns)   --->   "%tmp_data_1 = fmul float %tmp_59_1_i_i_i, %tmp_data_1_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 256 'fmul' 'tmp_data_1' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 257 [5/5] (3.66ns)   --->   "%tmp_data_2 = fmul float %tmp_59_2_i_i_i, %tmp_data_2_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 257 'fmul' 'tmp_data_2' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 258 [5/5] (3.66ns)   --->   "%tmp_data_3 = fmul float %tmp_59_3_i_i_i, %tmp_data_3_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 258 'fmul' 'tmp_data_3' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.66>
ST_47 : Operation 259 [3/5] (3.66ns)   --->   "%tmp_data_0 = fmul float %tmp_59_i_i_i, %tmp_data_0_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 259 'fmul' 'tmp_data_0' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 260 [3/5] (3.66ns)   --->   "%tmp_data_1 = fmul float %tmp_59_1_i_i_i, %tmp_data_1_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 260 'fmul' 'tmp_data_1' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 261 [4/5] (3.66ns)   --->   "%tmp_data_2 = fmul float %tmp_59_2_i_i_i, %tmp_data_2_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 261 'fmul' 'tmp_data_2' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 262 [4/5] (3.66ns)   --->   "%tmp_data_3 = fmul float %tmp_59_3_i_i_i, %tmp_data_3_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 262 'fmul' 'tmp_data_3' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.66>
ST_48 : Operation 263 [2/5] (3.66ns)   --->   "%tmp_data_0 = fmul float %tmp_59_i_i_i, %tmp_data_0_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 263 'fmul' 'tmp_data_0' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 264 [2/5] (3.66ns)   --->   "%tmp_data_1 = fmul float %tmp_59_1_i_i_i, %tmp_data_1_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 264 'fmul' 'tmp_data_1' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 265 [3/5] (3.66ns)   --->   "%tmp_data_2 = fmul float %tmp_59_2_i_i_i, %tmp_data_2_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 265 'fmul' 'tmp_data_2' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 266 [3/5] (3.66ns)   --->   "%tmp_data_3 = fmul float %tmp_59_3_i_i_i, %tmp_data_3_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 266 'fmul' 'tmp_data_3' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.66>
ST_49 : Operation 267 [1/5] (3.66ns)   --->   "%tmp_data_0 = fmul float %tmp_59_i_i_i, %tmp_data_0_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 267 'fmul' 'tmp_data_0' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 268 [1/5] (3.66ns)   --->   "%tmp_data_1 = fmul float %tmp_59_1_i_i_i, %tmp_data_1_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 268 'fmul' 'tmp_data_1' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 269 [2/5] (3.66ns)   --->   "%tmp_data_2 = fmul float %tmp_59_2_i_i_i, %tmp_data_2_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 269 'fmul' 'tmp_data_2' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 270 [2/5] (3.66ns)   --->   "%tmp_data_3 = fmul float %tmp_59_3_i_i_i, %tmp_data_3_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 270 'fmul' 'tmp_data_3' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.66>
ST_50 : Operation 271 [1/5] (3.66ns)   --->   "%tmp_data_2 = fmul float %tmp_59_2_i_i_i, %tmp_data_2_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 271 'fmul' 'tmp_data_2' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 272 [1/5] (3.66ns)   --->   "%tmp_data_3 = fmul float %tmp_59_3_i_i_i, %tmp_data_3_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 272 'fmul' 'tmp_data_3' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.18>
ST_51 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 25000000, i64 0)"   --->   Operation 273 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_51 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_10_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [modules/calc/calc.cpp:40]   --->   Operation 274 'specregionbegin' 'tmp_10_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_51 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [modules/calc/calc.cpp:42]   --->   Operation 275 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_51 : Operation 276 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @V_V_data_0, float* @V_V_data_1, float* @V_V_data_2, float* @V_V_data_3, float %tmp_data_0_3, float %tmp_data_1_3, float %tmp_data_2_3, float %tmp_data_3_3)" [modules/calc/calc.cpp:18->modules/calc/calc.cpp:45]   --->   Operation 276 'write' <Predicate = (!exitcond_flatten)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>
ST_51 : Operation 277 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @F_V_data_0, float* @F_V_data_1, float* @F_V_data_2, float* @F_V_data_3, float %tmp_data_0, float %tmp_data_1, float %tmp_data_2, float %tmp_data_3)" [modules/calc/calc.cpp:26->modules/calc/calc.cpp:46]   --->   Operation 277 'write' <Predicate = (!exitcond_flatten)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>
ST_51 : Operation 278 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_10_i_i)" [modules/calc/calc.cpp:47]   --->   Operation 278 'specregionend' 'empty_56' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_51 : Operation 279 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [modules/calc/calc.cpp:40]   --->   Operation 279 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 52 <SV = 7> <Delay = 0.00>
ST_52 : Operation 280 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 280 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ simConfig_rowsToSimulate_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_BLOCK_NUMBERS_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_rowsToSimulate_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_BLOCK_NUMBERS_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ fixedData_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ fixedData_V_tlast_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_V_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_V_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_V_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_V_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_V_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_V_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_V_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_V_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
simConfig_rowsToSimu (read             ) [ 00100000000000000000000000000000000000000000000000000]
simConfig_BLOCK_NUMB (read             ) [ 00100000000000000000000000000000000000000000000000000]
StgValue_55          (write            ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_56          (write            ) [ 00000000000000000000000000000000000000000000000000000]
ret_V                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000]
cast                 (zext             ) [ 00011110000000000000000000000000000000000000000000000]
cast1                (zext             ) [ 00011110000000000000000000000000000000000000000000000]
StgValue_64          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_65          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_66          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_67          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_68          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_69          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_70          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_71          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_72          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_73          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_74          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_75          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_76          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_77          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_78          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_79          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_80          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_81          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_82          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_83          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_84          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_85          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_86          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_87          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_88          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_89          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_90          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_91          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_92          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_93          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_94          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_95          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
bound                (mul              ) [ 00000001111111111111111111111111111111111111111111110]
StgValue_97          (br               ) [ 00000011111111111111111111111111111111111111111111110]
indvar_flatten       (phi              ) [ 00000001000000000000000000000000000000000000000000000]
exitcond_flatten     (icmp             ) [ 00000001111111111111111111111111111111111111111111110]
indvar_flatten_next  (add              ) [ 00000011111111111111111111111111111111111111111111110]
StgValue_101         (br               ) [ 00000000000000000000000000000000000000000000000000000]
empty                (read             ) [ 00000000000000000000000000000000000000000000000000000]
tmp_data_0_2         (extractvalue     ) [ 00000001111111111000000000000000000000000000000000000]
tmp_data_1_2         (extractvalue     ) [ 00000001111111111000000000000000000000000000000000000]
tmp_data_2_2         (extractvalue     ) [ 00000001111111111100000000000000000000000000000000000]
tmp_data_3_2         (extractvalue     ) [ 00000001111111111100000000000000000000000000000000000]
empty_55             (read             ) [ 00000000000000000000000000000000000000000000000000000]
tmp_data             (extractvalue     ) [ 00000001111111111100000000000000000000000000000000000]
tmp_data_0_3         (fsub             ) [ 00000001100000000111111111111111111111111111111111110]
tmp_data_1_3         (fsub             ) [ 00000001100000000111111111111111111111111111111111110]
tmp_data_2_3         (fsub             ) [ 00000001100000000011111111111111111111111111111111110]
tmp_data_3_3         (fsub             ) [ 00000001100000000011111111111111111111111111111111110]
tmp_57_i_i_i         (fmul             ) [ 00000001100000000000001111100000000000000000000000000]
tmp_57_1_i_i_i       (fmul             ) [ 00000001100000000000001111100000000000000000000000000]
tmp_57_2_i_i_i       (fmul             ) [ 00000001100000000000000111110000000000000000000000000]
tmp_57_3_i_i_i       (fmul             ) [ 00000001100000000000000111110000000000000000000000000]
tmp_58_i_i_i         (fmul             ) [ 00000001100000000000000000011111111111111111100000000]
tmp_58_1_i_i_i       (fmul             ) [ 00000001100000000000000000011111111111111111100000000]
tmp_58_2_i_i_i       (fmul             ) [ 00000001100000000000000000001111111111111111110000000]
tmp_58_3_i_i_i       (fmul             ) [ 00000001100000000000000000001111111111111111110000000]
tmp_59_i_i_i         (fexp             ) [ 00000001100000000000000000000000000000000000011111000]
tmp_59_1_i_i_i       (fexp             ) [ 00000001100000000000000000000000000000000000011111000]
tmp_59_2_i_i_i       (fexp             ) [ 00000001100000000000000000000000000000000000001111100]
tmp_59_3_i_i_i       (fexp             ) [ 00000001100000000000000000000000000000000000001111100]
tmp_data_0           (fmul             ) [ 00000001100000000000000000000000000000000000000000110]
tmp_data_1           (fmul             ) [ 00000001100000000000000000000000000000000000000000110]
tmp_data_2           (fmul             ) [ 00000001000000000000000000000000000000000000000000010]
tmp_data_3           (fmul             ) [ 00000001000000000000000000000000000000000000000000010]
StgValue_273         (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000]
tmp_10_i_i           (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_275         (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_276         (write            ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_277         (write            ) [ 00000000000000000000000000000000000000000000000000000]
empty_56             (specregionend    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_279         (br               ) [ 00000011111111111111111111111111111111111111111111110]
StgValue_280         (ret              ) [ 00000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="simConfig_rowsToSimulate_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowsToSimulate_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="simConfig_BLOCK_NUMBERS_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMBERS_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="simConfig_rowsToSimulate_V_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowsToSimulate_V_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="simConfig_BLOCK_NUMBERS_V_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMBERS_V_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="processedData_V_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="processedData_V_data_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="processedData_V_data_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="processedData_V_data_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fixedData_V_data">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fixedData_V_data"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fixedData_V_tlast_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fixedData_V_tlast_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="V_V_data_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="V_V_data_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="V_V_data_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="V_V_data_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="F_V_data_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="F_V_data_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="F_V_data_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="F_V_data_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i27P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i27P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i27.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP.i1P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP.floatP.floatP.floatP"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="simConfig_rowsToSimu_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="27" slack="0"/>
<pin id="94" dir="0" index="1" bw="27" slack="0"/>
<pin id="95" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_rowsToSimu/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="simConfig_BLOCK_NUMB_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="27" slack="0"/>
<pin id="100" dir="0" index="1" bw="27" slack="0"/>
<pin id="101" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_BLOCK_NUMB/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="StgValue_55_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="27" slack="0"/>
<pin id="107" dir="0" index="2" bw="27" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_55/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="StgValue_56_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="27" slack="0"/>
<pin id="115" dir="0" index="2" bw="27" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_56/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="empty_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="128" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="0" index="3" bw="32" slack="0"/>
<pin id="125" dir="0" index="4" bw="32" slack="0"/>
<pin id="126" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/8 "/>
</bind>
</comp>

<comp id="132" class="1004" name="empty_55_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="33" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_55/8 "/>
</bind>
</comp>

<comp id="140" class="1004" name="StgValue_276_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="0" index="3" bw="32" slack="0"/>
<pin id="145" dir="0" index="4" bw="32" slack="0"/>
<pin id="146" dir="0" index="5" bw="32" slack="35"/>
<pin id="147" dir="0" index="6" bw="32" slack="35"/>
<pin id="148" dir="0" index="7" bw="32" slack="34"/>
<pin id="149" dir="0" index="8" bw="32" slack="34"/>
<pin id="150" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_276/51 "/>
</bind>
</comp>

<comp id="156" class="1004" name="StgValue_277_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="0" index="3" bw="32" slack="0"/>
<pin id="161" dir="0" index="4" bw="32" slack="0"/>
<pin id="162" dir="0" index="5" bw="32" slack="2"/>
<pin id="163" dir="0" index="6" bw="32" slack="2"/>
<pin id="164" dir="0" index="7" bw="32" slack="1"/>
<pin id="165" dir="0" index="8" bw="32" slack="1"/>
<pin id="166" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_277/51 "/>
</bind>
</comp>

<comp id="172" class="1005" name="indvar_flatten_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="56" slack="1"/>
<pin id="174" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="indvar_flatten_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="56" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/7 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="0" index="1" bw="32" slack="1"/>
<pin id="186" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_data_0_3/9 tmp_data_2_3/10 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="0" index="1" bw="32" slack="1"/>
<pin id="190" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_data_1_3/9 tmp_data_3_3/10 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="0" index="1" bw="32" slack="1"/>
<pin id="194" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_57_i_i_i/17 tmp_57_2_i_i_i/18 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="0" index="1" bw="32" slack="1"/>
<pin id="198" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_57_1_i_i_i/17 tmp_57_3_i_i_i/18 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_58_i_i_i/22 tmp_58_2_i_i_i/23 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_58_1_i_i_i/22 tmp_58_3_i_i_i/23 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="32" slack="29"/>
<pin id="212" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_data_0/45 tmp_data_2/46 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="0" index="1" bw="32" slack="29"/>
<pin id="216" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_data_1/45 tmp_data_3/46 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="1"/>
<pin id="220" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_59_i_i_i/27 tmp_59_2_i_i_i/28 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="1"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_59_1_i_i_i/27 tmp_59_3_i_i_i/28 "/>
</bind>
</comp>

<comp id="227" class="1004" name="ret_V_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="29" slack="0"/>
<pin id="229" dir="0" index="1" bw="27" slack="1"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="27" slack="1"/>
<pin id="236" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="cast1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="29" slack="0"/>
<pin id="239" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="27" slack="0"/>
<pin id="243" dir="0" index="1" bw="29" slack="0"/>
<pin id="244" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="exitcond_flatten_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="56" slack="0"/>
<pin id="249" dir="0" index="1" bw="56" slack="1"/>
<pin id="250" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/7 "/>
</bind>
</comp>

<comp id="252" class="1004" name="indvar_flatten_next_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="56" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/7 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_data_0_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="128" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_2/8 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_data_1_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="128" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_2/8 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_data_2_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="128" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_2/8 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_data_3_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="128" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_2/8 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_data_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="33" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/8 "/>
</bind>
</comp>

<comp id="278" class="1005" name="simConfig_rowsToSimu_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="27" slack="1"/>
<pin id="280" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="simConfig_rowsToSimu "/>
</bind>
</comp>

<comp id="283" class="1005" name="simConfig_BLOCK_NUMB_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="27" slack="1"/>
<pin id="285" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="simConfig_BLOCK_NUMB "/>
</bind>
</comp>

<comp id="288" class="1005" name="cast_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="56" slack="1"/>
<pin id="290" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="293" class="1005" name="cast1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="56" slack="1"/>
<pin id="295" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="298" class="1005" name="bound_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="56" slack="1"/>
<pin id="300" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="303" class="1005" name="exitcond_flatten_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="307" class="1005" name="indvar_flatten_next_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="56" slack="0"/>
<pin id="309" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="312" class="1005" name="tmp_data_0_2_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_2 "/>
</bind>
</comp>

<comp id="317" class="1005" name="tmp_data_1_2_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="tmp_data_2_2_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="2"/>
<pin id="324" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_2_2 "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_data_3_2_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="2"/>
<pin id="329" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_3_2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_data_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_data_0_3_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_3 "/>
</bind>
</comp>

<comp id="346" class="1005" name="tmp_data_1_3_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_3 "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_data_2_3_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_3 "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_data_3_3_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_3 "/>
</bind>
</comp>

<comp id="370" class="1005" name="tmp_57_i_i_i_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57_i_i_i "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_57_1_i_i_i_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57_1_i_i_i "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_57_2_i_i_i_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57_2_i_i_i "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_57_3_i_i_i_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57_3_i_i_i "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_58_i_i_i_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58_i_i_i "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_58_1_i_i_i_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58_1_i_i_i "/>
</bind>
</comp>

<comp id="400" class="1005" name="tmp_58_2_i_i_i_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58_2_i_i_i "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_58_3_i_i_i_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58_3_i_i_i "/>
</bind>
</comp>

<comp id="410" class="1005" name="tmp_59_i_i_i_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59_i_i_i "/>
</bind>
</comp>

<comp id="415" class="1005" name="tmp_59_1_i_i_i_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59_1_i_i_i "/>
</bind>
</comp>

<comp id="420" class="1005" name="tmp_59_2_i_i_i_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59_2_i_i_i "/>
</bind>
</comp>

<comp id="425" class="1005" name="tmp_59_3_i_i_i_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59_3_i_i_i "/>
</bind>
</comp>

<comp id="430" class="1005" name="tmp_data_0_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="2"/>
<pin id="432" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_0 "/>
</bind>
</comp>

<comp id="435" class="1005" name="tmp_data_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="2"/>
<pin id="437" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_1 "/>
</bind>
</comp>

<comp id="440" class="1005" name="tmp_data_2_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2 "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_data_3_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="92" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="98" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="127"><net_src comp="62" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="137"><net_src comp="64" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="151"><net_src comp="88" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="167"><net_src comp="88" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="175"><net_src comp="58" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="203"><net_src comp="66" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="66" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="221"><net_src comp="68" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="68" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="240"><net_src comp="227" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="234" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="176" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="176" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="60" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="120" pin="5"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="120" pin="5"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="120" pin="5"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="120" pin="5"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="132" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="92" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="286"><net_src comp="98" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="291"><net_src comp="234" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="296"><net_src comp="237" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="301"><net_src comp="241" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="306"><net_src comp="247" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="252" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="315"><net_src comp="258" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="320"><net_src comp="262" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="325"><net_src comp="266" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="330"><net_src comp="270" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="335"><net_src comp="274" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="341"><net_src comp="183" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="140" pin=5"/></net>

<net id="349"><net_src comp="187" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="353"><net_src comp="346" pin="1"/><net_sink comp="140" pin=6"/></net>

<net id="357"><net_src comp="183" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="361"><net_src comp="354" pin="1"/><net_sink comp="140" pin=7"/></net>

<net id="365"><net_src comp="187" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="369"><net_src comp="362" pin="1"/><net_sink comp="140" pin=8"/></net>

<net id="373"><net_src comp="191" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="378"><net_src comp="195" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="383"><net_src comp="191" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="388"><net_src comp="195" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="393"><net_src comp="199" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="398"><net_src comp="204" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="403"><net_src comp="199" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="408"><net_src comp="204" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="413"><net_src comp="217" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="418"><net_src comp="222" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="423"><net_src comp="217" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="428"><net_src comp="222" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="433"><net_src comp="209" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="156" pin=5"/></net>

<net id="438"><net_src comp="213" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="156" pin=6"/></net>

<net id="443"><net_src comp="209" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="156" pin=7"/></net>

<net id="448"><net_src comp="213" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="156" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: simConfig_rowsToSimulate_V_out | {1 }
	Port: simConfig_BLOCK_NUMBERS_V_out | {1 }
	Port: V_V_data_0 | {51 }
	Port: V_V_data_1 | {51 }
	Port: V_V_data_2 | {51 }
	Port: V_V_data_3 | {51 }
	Port: F_V_data_0 | {51 }
	Port: F_V_data_1 | {51 }
	Port: F_V_data_2 | {51 }
	Port: F_V_data_3 | {51 }
 - Input state : 
	Port: calc : simConfig_rowsToSimulate_V | {1 }
	Port: calc : simConfig_BLOCK_NUMBERS_V | {1 }
	Port: calc : processedData_V_data | {8 }
	Port: calc : processedData_V_data_1 | {8 }
	Port: calc : processedData_V_data_2 | {8 }
	Port: calc : processedData_V_data_3 | {8 }
	Port: calc : fixedData_V_data | {8 }
	Port: calc : fixedData_V_tlast_V | {8 }
  - Chain level:
	State 1
	State 2
		cast1 : 1
		bound : 2
	State 3
	State 4
	State 5
	State 6
	State 7
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_101 : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
		empty_56 : 1
	State 52


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   fexp   |            grp_fu_217           |    7    |   474   |   1041  |
|          |            grp_fu_222           |    7    |   474   |   1041  |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_191           |    3    |   151   |   324   |
|          |            grp_fu_195           |    3    |   151   |   324   |
|   fmul   |            grp_fu_199           |    3    |   151   |   324   |
|          |            grp_fu_204           |    3    |   151   |   324   |
|          |            grp_fu_209           |    3    |   151   |   324   |
|          |            grp_fu_213           |    3    |   151   |   324   |
|----------|---------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_183           |    2    |   296   |   432   |
|          |            grp_fu_187           |    2    |   296   |   432   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |            grp_fu_241           |    4    |   115   |    4    |
|----------|---------------------------------|---------|---------|---------|
|    add   |    indvar_flatten_next_fu_252   |    0    |    0    |    56   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |     exitcond_flatten_fu_247     |    0    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|
|          | simConfig_rowsToSimu_read_fu_92 |    0    |    0    |    0    |
|   read   | simConfig_BLOCK_NUMB_read_fu_98 |    0    |    0    |    0    |
|          |        empty_read_fu_120        |    0    |    0    |    0    |
|          |       empty_55_read_fu_132      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     StgValue_55_write_fu_104    |    0    |    0    |    0    |
|   write  |     StgValue_56_write_fu_112    |    0    |    0    |    0    |
|          |    StgValue_276_write_fu_140    |    0    |    0    |    0    |
|          |    StgValue_277_write_fu_156    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|           ret_V_fu_227          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   zext   |           cast_fu_234           |    0    |    0    |    0    |
|          |           cast1_fu_237          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       tmp_data_0_2_fu_258       |    0    |    0    |    0    |
|          |       tmp_data_1_2_fu_262       |    0    |    0    |    0    |
|extractvalue|       tmp_data_2_2_fu_266       |    0    |    0    |    0    |
|          |       tmp_data_3_2_fu_270       |    0    |    0    |    0    |
|          |         tmp_data_fu_274         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    40   |   2561  |   4970  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        bound_reg_298       |   56   |
|        cast1_reg_293       |   56   |
|        cast_reg_288        |   56   |
|  exitcond_flatten_reg_303  |    1   |
| indvar_flatten_next_reg_307|   56   |
|   indvar_flatten_reg_172   |   56   |
|simConfig_BLOCK_NUMB_reg_283|   27   |
|simConfig_rowsToSimu_reg_278|   27   |
|   tmp_57_1_i_i_i_reg_375   |   32   |
|   tmp_57_2_i_i_i_reg_380   |   32   |
|   tmp_57_3_i_i_i_reg_385   |   32   |
|    tmp_57_i_i_i_reg_370    |   32   |
|   tmp_58_1_i_i_i_reg_395   |   32   |
|   tmp_58_2_i_i_i_reg_400   |   32   |
|   tmp_58_3_i_i_i_reg_405   |   32   |
|    tmp_58_i_i_i_reg_390    |   32   |
|   tmp_59_1_i_i_i_reg_415   |   32   |
|   tmp_59_2_i_i_i_reg_420   |   32   |
|   tmp_59_3_i_i_i_reg_425   |   32   |
|    tmp_59_i_i_i_reg_410    |   32   |
|    tmp_data_0_2_reg_312    |   32   |
|    tmp_data_0_3_reg_338    |   32   |
|     tmp_data_0_reg_430     |   32   |
|    tmp_data_1_2_reg_317    |   32   |
|    tmp_data_1_3_reg_346    |   32   |
|     tmp_data_1_reg_435     |   32   |
|    tmp_data_2_2_reg_322    |   32   |
|    tmp_data_2_3_reg_354    |   32   |
|     tmp_data_2_reg_440     |   32   |
|    tmp_data_3_2_reg_327    |   32   |
|    tmp_data_3_3_reg_362    |   32   |
|     tmp_data_3_reg_445     |   32   |
|      tmp_data_reg_332      |   32   |
+----------------------------+--------+
|            Total           |  1135  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_183 |  p1  |   2  |  32  |   64   ||    3    |
| grp_fu_187 |  p1  |   2  |  32  |   64   ||    3    |
| grp_fu_191 |  p0  |   2  |  32  |   64   ||    3    |
| grp_fu_191 |  p1  |   2  |  32  |   64   ||    3    |
| grp_fu_195 |  p0  |   2  |  32  |   64   ||    3    |
| grp_fu_195 |  p1  |   2  |  32  |   64   ||    3    |
| grp_fu_199 |  p0  |   2  |  32  |   64   ||    3    |
| grp_fu_204 |  p0  |   2  |  32  |   64   ||    3    |
| grp_fu_209 |  p0  |   2  |  32  |   64   ||    3    |
| grp_fu_209 |  p1  |   2  |  32  |   64   ||    3    |
| grp_fu_213 |  p0  |   2  |  32  |   64   ||    3    |
| grp_fu_213 |  p1  |   2  |  32  |   64   ||    3    |
| grp_fu_217 |  p1  |   2  |  32  |   64   ||    3    |
| grp_fu_222 |  p1  |   2  |  32  |   64   ||    3    |
| grp_fu_241 |  p0  |   2  |  27  |   54   ||    3    |
| grp_fu_241 |  p1  |   2  |  29  |   58   ||    3    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1008  ||  7.456  ||    48   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |    -   |  2561  |  4970  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   48   |
|  Register |    -   |    -   |  1135  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |    7   |  3696  |  5018  |
+-----------+--------+--------+--------+--------+
