--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf board.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 215349905 paths analyzed, 4357 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.250ns.
--------------------------------------------------------------------------------

Paths for end point encrypt/v1_31 (SLICE_X25Y95.D5), 24539975 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               encrypt/round_2 (FF)
  Destination:          encrypt/v1_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.209ns (Levels of Logic = 13)
  Clock Path Skew:      -0.006ns (0.298 - 0.304)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: encrypt/round_2 to encrypt/v1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y86.AMUX    Tshcko                0.518   encrypt/round<4>
                                                       encrypt/round_2
    SLICE_X23Y86.B2      net (fanout=10)       1.896   encrypt/round<2>
    SLICE_X23Y86.B       Tilo                  0.259   encrypt/GND_23_o_round[5]_equal_1_o<5>11_1
                                                       encrypt/GND_23_o_round[5]_equal_1_o<5>11_3
    SLICE_X22Y85.B3      net (fanout=13)       0.662   encrypt/GND_23_o_round[5]_equal_1_o<5>11_1
    SLICE_X22Y85.COUT    Topcyb                0.483   encrypt/Madd_n0098_cy<7>
                                                       encrypt/Madd_n0098_lut<5>
                                                       encrypt/Madd_n0098_cy<7>
    SLICE_X22Y86.CIN     net (fanout=1)        0.003   encrypt/Madd_n0098_cy<7>
    SLICE_X22Y86.CMUX    Tcinc                 0.279   encrypt/Madd_n0098_cy<11>
                                                       encrypt/Madd_n0098_cy<11>
    SLICE_X24Y86.C1      net (fanout=4)        1.454   encrypt/n0098<10>
    SLICE_X24Y86.COUT    Topcyc                0.325   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_lut<10>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
    SLICE_X24Y87.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
    SLICE_X24Y87.COUT    Tbyp                  0.091   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
    SLICE_X24Y88.CIN     net (fanout=1)        0.082   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
    SLICE_X24Y88.COUT    Tbyp                  0.091   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
    SLICE_X24Y89.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
    SLICE_X24Y89.BMUX    Tcinb                 0.277   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<23>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<23>
    SLICE_X18Y91.B1      net (fanout=1)        2.030   encrypt/v1[31]_sum[31]_add_7_OUT<21>
    SLICE_X18Y91.COUT    Topcyb                0.483   encrypt/Madd_n0107_cy<23>
                                                       encrypt/Madd_n0107_lut<21>
                                                       encrypt/Madd_n0107_cy<23>
    SLICE_X18Y92.CIN     net (fanout=1)        0.003   encrypt/Madd_n0107_cy<23>
    SLICE_X18Y92.BMUX    Tcinb                 0.310   encrypt/Madd_n0107_cy<27>
                                                       encrypt/Madd_n0107_cy<27>
    SLICE_X20Y91.B3      net (fanout=5)        0.686   encrypt/n0107<25>
    SLICE_X20Y91.CMUX    Topbc                 0.613   encrypt/Madd_v0[31]_sum[31]_add_13_OUT_cy<27>
                                                       encrypt/Madd_v0[31]_sum[31]_add_13_OUT_lut<25>
                                                       encrypt/Madd_v0[31]_sum[31]_add_13_OUT_cy<27>
    SLICE_X28Y95.C5      net (fanout=1)        1.926   encrypt/v0[31]_sum[31]_add_13_OUT<26>
    SLICE_X28Y95.COUT    Topcyc                0.325   encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_lut<26>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
    SLICE_X28Y96.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
    SLICE_X28Y96.DMUX    Tcind                 0.289   encrypt/v1[31]_v0[31]_add_17_OUT<31>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_xor<31>
    SLICE_X25Y95.D5      net (fanout=1)        0.742   encrypt/v1[31]_v0[31]_add_17_OUT<31>
    SLICE_X25Y95.CLK     Tas                   0.373   encrypt/v1<31>
                                                       encrypt/Mmux_v1[31]_v1[31]_mux_22_OUT251
                                                       encrypt/v1_31
    -------------------------------------------------  ---------------------------
    Total                                     14.209ns (4.716ns logic, 9.493ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               encrypt/round_2 (FF)
  Destination:          encrypt/v1_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.192ns (Levels of Logic = 13)
  Clock Path Skew:      -0.006ns (0.298 - 0.304)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: encrypt/round_2 to encrypt/v1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y86.AMUX    Tshcko                0.518   encrypt/round<4>
                                                       encrypt/round_2
    SLICE_X23Y86.B2      net (fanout=10)       1.896   encrypt/round<2>
    SLICE_X23Y86.B       Tilo                  0.259   encrypt/GND_23_o_round[5]_equal_1_o<5>11_1
                                                       encrypt/GND_23_o_round[5]_equal_1_o<5>11_3
    SLICE_X22Y85.D2      net (fanout=13)       0.816   encrypt/GND_23_o_round[5]_equal_1_o<5>11_1
    SLICE_X22Y85.COUT    Topcyd                0.312   encrypt/Madd_n0098_cy<7>
                                                       encrypt/Madd_n0098_lut<7>
                                                       encrypt/Madd_n0098_cy<7>
    SLICE_X22Y86.CIN     net (fanout=1)        0.003   encrypt/Madd_n0098_cy<7>
    SLICE_X22Y86.CMUX    Tcinc                 0.279   encrypt/Madd_n0098_cy<11>
                                                       encrypt/Madd_n0098_cy<11>
    SLICE_X24Y86.C1      net (fanout=4)        1.454   encrypt/n0098<10>
    SLICE_X24Y86.COUT    Topcyc                0.325   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_lut<10>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
    SLICE_X24Y87.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
    SLICE_X24Y87.COUT    Tbyp                  0.091   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
    SLICE_X24Y88.CIN     net (fanout=1)        0.082   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
    SLICE_X24Y88.COUT    Tbyp                  0.091   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
    SLICE_X24Y89.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
    SLICE_X24Y89.BMUX    Tcinb                 0.277   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<23>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<23>
    SLICE_X18Y91.B1      net (fanout=1)        2.030   encrypt/v1[31]_sum[31]_add_7_OUT<21>
    SLICE_X18Y91.COUT    Topcyb                0.483   encrypt/Madd_n0107_cy<23>
                                                       encrypt/Madd_n0107_lut<21>
                                                       encrypt/Madd_n0107_cy<23>
    SLICE_X18Y92.CIN     net (fanout=1)        0.003   encrypt/Madd_n0107_cy<23>
    SLICE_X18Y92.BMUX    Tcinb                 0.310   encrypt/Madd_n0107_cy<27>
                                                       encrypt/Madd_n0107_cy<27>
    SLICE_X20Y91.B3      net (fanout=5)        0.686   encrypt/n0107<25>
    SLICE_X20Y91.CMUX    Topbc                 0.613   encrypt/Madd_v0[31]_sum[31]_add_13_OUT_cy<27>
                                                       encrypt/Madd_v0[31]_sum[31]_add_13_OUT_lut<25>
                                                       encrypt/Madd_v0[31]_sum[31]_add_13_OUT_cy<27>
    SLICE_X28Y95.C5      net (fanout=1)        1.926   encrypt/v0[31]_sum[31]_add_13_OUT<26>
    SLICE_X28Y95.COUT    Topcyc                0.325   encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_lut<26>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
    SLICE_X28Y96.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
    SLICE_X28Y96.DMUX    Tcind                 0.289   encrypt/v1[31]_v0[31]_add_17_OUT<31>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_xor<31>
    SLICE_X25Y95.D5      net (fanout=1)        0.742   encrypt/v1[31]_v0[31]_add_17_OUT<31>
    SLICE_X25Y95.CLK     Tas                   0.373   encrypt/v1<31>
                                                       encrypt/Mmux_v1[31]_v1[31]_mux_22_OUT251
                                                       encrypt/v1_31
    -------------------------------------------------  ---------------------------
    Total                                     14.192ns (4.545ns logic, 9.647ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               encrypt/round_2 (FF)
  Destination:          encrypt/v1_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.153ns (Levels of Logic = 14)
  Clock Path Skew:      -0.006ns (0.298 - 0.304)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: encrypt/round_2 to encrypt/v1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y86.AMUX    Tshcko                0.518   encrypt/round<4>
                                                       encrypt/round_2
    SLICE_X23Y86.B2      net (fanout=10)       1.896   encrypt/round<2>
    SLICE_X23Y86.B       Tilo                  0.259   encrypt/GND_23_o_round[5]_equal_1_o<5>11_1
                                                       encrypt/GND_23_o_round[5]_equal_1_o<5>11_3
    SLICE_X22Y84.A5      net (fanout=13)       0.519   encrypt/GND_23_o_round[5]_equal_1_o<5>11_1
    SLICE_X22Y84.COUT    Topcya                0.474   encrypt/Madd_n0098_cy<3>
                                                       encrypt/Madd_n0098_lut<0>
                                                       encrypt/Madd_n0098_cy<3>
    SLICE_X22Y85.CIN     net (fanout=1)        0.003   encrypt/Madd_n0098_cy<3>
    SLICE_X22Y85.COUT    Tbyp                  0.093   encrypt/Madd_n0098_cy<7>
                                                       encrypt/Madd_n0098_cy<7>
    SLICE_X22Y86.CIN     net (fanout=1)        0.003   encrypt/Madd_n0098_cy<7>
    SLICE_X22Y86.CMUX    Tcinc                 0.279   encrypt/Madd_n0098_cy<11>
                                                       encrypt/Madd_n0098_cy<11>
    SLICE_X24Y86.C1      net (fanout=4)        1.454   encrypt/n0098<10>
    SLICE_X24Y86.COUT    Topcyc                0.325   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_lut<10>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
    SLICE_X24Y87.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
    SLICE_X24Y87.COUT    Tbyp                  0.091   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
    SLICE_X24Y88.CIN     net (fanout=1)        0.082   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
    SLICE_X24Y88.COUT    Tbyp                  0.091   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
    SLICE_X24Y89.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
    SLICE_X24Y89.BMUX    Tcinb                 0.277   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<23>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<23>
    SLICE_X18Y91.B1      net (fanout=1)        2.030   encrypt/v1[31]_sum[31]_add_7_OUT<21>
    SLICE_X18Y91.COUT    Topcyb                0.483   encrypt/Madd_n0107_cy<23>
                                                       encrypt/Madd_n0107_lut<21>
                                                       encrypt/Madd_n0107_cy<23>
    SLICE_X18Y92.CIN     net (fanout=1)        0.003   encrypt/Madd_n0107_cy<23>
    SLICE_X18Y92.BMUX    Tcinb                 0.310   encrypt/Madd_n0107_cy<27>
                                                       encrypt/Madd_n0107_cy<27>
    SLICE_X20Y91.B3      net (fanout=5)        0.686   encrypt/n0107<25>
    SLICE_X20Y91.CMUX    Topbc                 0.613   encrypt/Madd_v0[31]_sum[31]_add_13_OUT_cy<27>
                                                       encrypt/Madd_v0[31]_sum[31]_add_13_OUT_lut<25>
                                                       encrypt/Madd_v0[31]_sum[31]_add_13_OUT_cy<27>
    SLICE_X28Y95.C5      net (fanout=1)        1.926   encrypt/v0[31]_sum[31]_add_13_OUT<26>
    SLICE_X28Y95.COUT    Topcyc                0.325   encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_lut<26>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
    SLICE_X28Y96.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
    SLICE_X28Y96.DMUX    Tcind                 0.289   encrypt/v1[31]_v0[31]_add_17_OUT<31>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_xor<31>
    SLICE_X25Y95.D5      net (fanout=1)        0.742   encrypt/v1[31]_v0[31]_add_17_OUT<31>
    SLICE_X25Y95.CLK     Tas                   0.373   encrypt/v1<31>
                                                       encrypt/Mmux_v1[31]_v1[31]_mux_22_OUT251
                                                       encrypt/v1_31
    -------------------------------------------------  ---------------------------
    Total                                     14.153ns (4.800ns logic, 9.353ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point encrypt/v1_30 (SLICE_X25Y95.C5), 21680316 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               encrypt/round_2 (FF)
  Destination:          encrypt/v1_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.176ns (Levels of Logic = 13)
  Clock Path Skew:      -0.006ns (0.298 - 0.304)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: encrypt/round_2 to encrypt/v1_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y86.AMUX    Tshcko                0.518   encrypt/round<4>
                                                       encrypt/round_2
    SLICE_X23Y86.B2      net (fanout=10)       1.896   encrypt/round<2>
    SLICE_X23Y86.B       Tilo                  0.259   encrypt/GND_23_o_round[5]_equal_1_o<5>11_1
                                                       encrypt/GND_23_o_round[5]_equal_1_o<5>11_3
    SLICE_X22Y85.B3      net (fanout=13)       0.662   encrypt/GND_23_o_round[5]_equal_1_o<5>11_1
    SLICE_X22Y85.COUT    Topcyb                0.483   encrypt/Madd_n0098_cy<7>
                                                       encrypt/Madd_n0098_lut<5>
                                                       encrypt/Madd_n0098_cy<7>
    SLICE_X22Y86.CIN     net (fanout=1)        0.003   encrypt/Madd_n0098_cy<7>
    SLICE_X22Y86.CMUX    Tcinc                 0.279   encrypt/Madd_n0098_cy<11>
                                                       encrypt/Madd_n0098_cy<11>
    SLICE_X24Y86.C1      net (fanout=4)        1.454   encrypt/n0098<10>
    SLICE_X24Y86.COUT    Topcyc                0.325   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_lut<10>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
    SLICE_X24Y87.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
    SLICE_X24Y87.COUT    Tbyp                  0.091   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
    SLICE_X24Y88.CIN     net (fanout=1)        0.082   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
    SLICE_X24Y88.COUT    Tbyp                  0.091   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
    SLICE_X24Y89.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
    SLICE_X24Y89.BMUX    Tcinb                 0.277   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<23>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<23>
    SLICE_X18Y91.B1      net (fanout=1)        2.030   encrypt/v1[31]_sum[31]_add_7_OUT<21>
    SLICE_X18Y91.COUT    Topcyb                0.483   encrypt/Madd_n0107_cy<23>
                                                       encrypt/Madd_n0107_lut<21>
                                                       encrypt/Madd_n0107_cy<23>
    SLICE_X18Y92.CIN     net (fanout=1)        0.003   encrypt/Madd_n0107_cy<23>
    SLICE_X18Y92.BMUX    Tcinb                 0.310   encrypt/Madd_n0107_cy<27>
                                                       encrypt/Madd_n0107_cy<27>
    SLICE_X20Y91.B3      net (fanout=5)        0.686   encrypt/n0107<25>
    SLICE_X20Y91.CMUX    Topbc                 0.613   encrypt/Madd_v0[31]_sum[31]_add_13_OUT_cy<27>
                                                       encrypt/Madd_v0[31]_sum[31]_add_13_OUT_lut<25>
                                                       encrypt/Madd_v0[31]_sum[31]_add_13_OUT_cy<27>
    SLICE_X28Y95.C5      net (fanout=1)        1.926   encrypt/v0[31]_sum[31]_add_13_OUT<26>
    SLICE_X28Y95.COUT    Topcyc                0.325   encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_lut<26>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
    SLICE_X28Y96.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
    SLICE_X28Y96.CMUX    Tcinc                 0.289   encrypt/v1[31]_v0[31]_add_17_OUT<31>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_xor<31>
    SLICE_X25Y95.C5      net (fanout=1)        0.709   encrypt/v1[31]_v0[31]_add_17_OUT<30>
    SLICE_X25Y95.CLK     Tas                   0.373   encrypt/v1<31>
                                                       encrypt/Mmux_v1[31]_v1[31]_mux_22_OUT241
                                                       encrypt/v1_30
    -------------------------------------------------  ---------------------------
    Total                                     14.176ns (4.716ns logic, 9.460ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               encrypt/round_2 (FF)
  Destination:          encrypt/v1_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.159ns (Levels of Logic = 13)
  Clock Path Skew:      -0.006ns (0.298 - 0.304)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: encrypt/round_2 to encrypt/v1_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y86.AMUX    Tshcko                0.518   encrypt/round<4>
                                                       encrypt/round_2
    SLICE_X23Y86.B2      net (fanout=10)       1.896   encrypt/round<2>
    SLICE_X23Y86.B       Tilo                  0.259   encrypt/GND_23_o_round[5]_equal_1_o<5>11_1
                                                       encrypt/GND_23_o_round[5]_equal_1_o<5>11_3
    SLICE_X22Y85.D2      net (fanout=13)       0.816   encrypt/GND_23_o_round[5]_equal_1_o<5>11_1
    SLICE_X22Y85.COUT    Topcyd                0.312   encrypt/Madd_n0098_cy<7>
                                                       encrypt/Madd_n0098_lut<7>
                                                       encrypt/Madd_n0098_cy<7>
    SLICE_X22Y86.CIN     net (fanout=1)        0.003   encrypt/Madd_n0098_cy<7>
    SLICE_X22Y86.CMUX    Tcinc                 0.279   encrypt/Madd_n0098_cy<11>
                                                       encrypt/Madd_n0098_cy<11>
    SLICE_X24Y86.C1      net (fanout=4)        1.454   encrypt/n0098<10>
    SLICE_X24Y86.COUT    Topcyc                0.325   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_lut<10>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
    SLICE_X24Y87.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
    SLICE_X24Y87.COUT    Tbyp                  0.091   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
    SLICE_X24Y88.CIN     net (fanout=1)        0.082   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
    SLICE_X24Y88.COUT    Tbyp                  0.091   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
    SLICE_X24Y89.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
    SLICE_X24Y89.BMUX    Tcinb                 0.277   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<23>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<23>
    SLICE_X18Y91.B1      net (fanout=1)        2.030   encrypt/v1[31]_sum[31]_add_7_OUT<21>
    SLICE_X18Y91.COUT    Topcyb                0.483   encrypt/Madd_n0107_cy<23>
                                                       encrypt/Madd_n0107_lut<21>
                                                       encrypt/Madd_n0107_cy<23>
    SLICE_X18Y92.CIN     net (fanout=1)        0.003   encrypt/Madd_n0107_cy<23>
    SLICE_X18Y92.BMUX    Tcinb                 0.310   encrypt/Madd_n0107_cy<27>
                                                       encrypt/Madd_n0107_cy<27>
    SLICE_X20Y91.B3      net (fanout=5)        0.686   encrypt/n0107<25>
    SLICE_X20Y91.CMUX    Topbc                 0.613   encrypt/Madd_v0[31]_sum[31]_add_13_OUT_cy<27>
                                                       encrypt/Madd_v0[31]_sum[31]_add_13_OUT_lut<25>
                                                       encrypt/Madd_v0[31]_sum[31]_add_13_OUT_cy<27>
    SLICE_X28Y95.C5      net (fanout=1)        1.926   encrypt/v0[31]_sum[31]_add_13_OUT<26>
    SLICE_X28Y95.COUT    Topcyc                0.325   encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_lut<26>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
    SLICE_X28Y96.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
    SLICE_X28Y96.CMUX    Tcinc                 0.289   encrypt/v1[31]_v0[31]_add_17_OUT<31>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_xor<31>
    SLICE_X25Y95.C5      net (fanout=1)        0.709   encrypt/v1[31]_v0[31]_add_17_OUT<30>
    SLICE_X25Y95.CLK     Tas                   0.373   encrypt/v1<31>
                                                       encrypt/Mmux_v1[31]_v1[31]_mux_22_OUT241
                                                       encrypt/v1_30
    -------------------------------------------------  ---------------------------
    Total                                     14.159ns (4.545ns logic, 9.614ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               encrypt/round_2 (FF)
  Destination:          encrypt/v1_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.120ns (Levels of Logic = 14)
  Clock Path Skew:      -0.006ns (0.298 - 0.304)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: encrypt/round_2 to encrypt/v1_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y86.AMUX    Tshcko                0.518   encrypt/round<4>
                                                       encrypt/round_2
    SLICE_X23Y86.B2      net (fanout=10)       1.896   encrypt/round<2>
    SLICE_X23Y86.B       Tilo                  0.259   encrypt/GND_23_o_round[5]_equal_1_o<5>11_1
                                                       encrypt/GND_23_o_round[5]_equal_1_o<5>11_3
    SLICE_X22Y84.A5      net (fanout=13)       0.519   encrypt/GND_23_o_round[5]_equal_1_o<5>11_1
    SLICE_X22Y84.COUT    Topcya                0.474   encrypt/Madd_n0098_cy<3>
                                                       encrypt/Madd_n0098_lut<0>
                                                       encrypt/Madd_n0098_cy<3>
    SLICE_X22Y85.CIN     net (fanout=1)        0.003   encrypt/Madd_n0098_cy<3>
    SLICE_X22Y85.COUT    Tbyp                  0.093   encrypt/Madd_n0098_cy<7>
                                                       encrypt/Madd_n0098_cy<7>
    SLICE_X22Y86.CIN     net (fanout=1)        0.003   encrypt/Madd_n0098_cy<7>
    SLICE_X22Y86.CMUX    Tcinc                 0.279   encrypt/Madd_n0098_cy<11>
                                                       encrypt/Madd_n0098_cy<11>
    SLICE_X24Y86.C1      net (fanout=4)        1.454   encrypt/n0098<10>
    SLICE_X24Y86.COUT    Topcyc                0.325   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_lut<10>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
    SLICE_X24Y87.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
    SLICE_X24Y87.COUT    Tbyp                  0.091   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
    SLICE_X24Y88.CIN     net (fanout=1)        0.082   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
    SLICE_X24Y88.COUT    Tbyp                  0.091   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
    SLICE_X24Y89.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
    SLICE_X24Y89.BMUX    Tcinb                 0.277   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<23>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<23>
    SLICE_X18Y91.B1      net (fanout=1)        2.030   encrypt/v1[31]_sum[31]_add_7_OUT<21>
    SLICE_X18Y91.COUT    Topcyb                0.483   encrypt/Madd_n0107_cy<23>
                                                       encrypt/Madd_n0107_lut<21>
                                                       encrypt/Madd_n0107_cy<23>
    SLICE_X18Y92.CIN     net (fanout=1)        0.003   encrypt/Madd_n0107_cy<23>
    SLICE_X18Y92.BMUX    Tcinb                 0.310   encrypt/Madd_n0107_cy<27>
                                                       encrypt/Madd_n0107_cy<27>
    SLICE_X20Y91.B3      net (fanout=5)        0.686   encrypt/n0107<25>
    SLICE_X20Y91.CMUX    Topbc                 0.613   encrypt/Madd_v0[31]_sum[31]_add_13_OUT_cy<27>
                                                       encrypt/Madd_v0[31]_sum[31]_add_13_OUT_lut<25>
                                                       encrypt/Madd_v0[31]_sum[31]_add_13_OUT_cy<27>
    SLICE_X28Y95.C5      net (fanout=1)        1.926   encrypt/v0[31]_sum[31]_add_13_OUT<26>
    SLICE_X28Y95.COUT    Topcyc                0.325   encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_lut<26>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
    SLICE_X28Y96.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
    SLICE_X28Y96.CMUX    Tcinc                 0.289   encrypt/v1[31]_v0[31]_add_17_OUT<31>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_xor<31>
    SLICE_X25Y95.C5      net (fanout=1)        0.709   encrypt/v1[31]_v0[31]_add_17_OUT<30>
    SLICE_X25Y95.CLK     Tas                   0.373   encrypt/v1<31>
                                                       encrypt/Mmux_v1[31]_v1[31]_mux_22_OUT241
                                                       encrypt/v1_30
    -------------------------------------------------  ---------------------------
    Total                                     14.120ns (4.800ns logic, 9.320ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point encrypt/v1_29 (SLICE_X25Y95.B6), 19057383 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               encrypt/round_2 (FF)
  Destination:          encrypt/v1_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.106ns (Levels of Logic = 13)
  Clock Path Skew:      -0.006ns (0.298 - 0.304)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: encrypt/round_2 to encrypt/v1_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y86.AMUX    Tshcko                0.518   encrypt/round<4>
                                                       encrypt/round_2
    SLICE_X23Y86.B2      net (fanout=10)       1.896   encrypt/round<2>
    SLICE_X23Y86.B       Tilo                  0.259   encrypt/GND_23_o_round[5]_equal_1_o<5>11_1
                                                       encrypt/GND_23_o_round[5]_equal_1_o<5>11_3
    SLICE_X22Y85.B3      net (fanout=13)       0.662   encrypt/GND_23_o_round[5]_equal_1_o<5>11_1
    SLICE_X22Y85.COUT    Topcyb                0.483   encrypt/Madd_n0098_cy<7>
                                                       encrypt/Madd_n0098_lut<5>
                                                       encrypt/Madd_n0098_cy<7>
    SLICE_X22Y86.CIN     net (fanout=1)        0.003   encrypt/Madd_n0098_cy<7>
    SLICE_X22Y86.CMUX    Tcinc                 0.279   encrypt/Madd_n0098_cy<11>
                                                       encrypt/Madd_n0098_cy<11>
    SLICE_X24Y86.C1      net (fanout=4)        1.454   encrypt/n0098<10>
    SLICE_X24Y86.COUT    Topcyc                0.325   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_lut<10>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
    SLICE_X24Y87.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
    SLICE_X24Y87.COUT    Tbyp                  0.091   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
    SLICE_X24Y88.CIN     net (fanout=1)        0.082   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
    SLICE_X24Y88.COUT    Tbyp                  0.091   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
    SLICE_X24Y89.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
    SLICE_X24Y89.BMUX    Tcinb                 0.277   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<23>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<23>
    SLICE_X18Y91.B1      net (fanout=1)        2.030   encrypt/v1[31]_sum[31]_add_7_OUT<21>
    SLICE_X18Y91.COUT    Topcyb                0.483   encrypt/Madd_n0107_cy<23>
                                                       encrypt/Madd_n0107_lut<21>
                                                       encrypt/Madd_n0107_cy<23>
    SLICE_X18Y92.CIN     net (fanout=1)        0.003   encrypt/Madd_n0107_cy<23>
    SLICE_X18Y92.BMUX    Tcinb                 0.310   encrypt/Madd_n0107_cy<27>
                                                       encrypt/Madd_n0107_cy<27>
    SLICE_X20Y91.B3      net (fanout=5)        0.686   encrypt/n0107<25>
    SLICE_X20Y91.CMUX    Topbc                 0.613   encrypt/Madd_v0[31]_sum[31]_add_13_OUT_cy<27>
                                                       encrypt/Madd_v0[31]_sum[31]_add_13_OUT_lut<25>
                                                       encrypt/Madd_v0[31]_sum[31]_add_13_OUT_cy<27>
    SLICE_X28Y95.C5      net (fanout=1)        1.926   encrypt/v0[31]_sum[31]_add_13_OUT<26>
    SLICE_X28Y95.COUT    Topcyc                0.325   encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_lut<26>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
    SLICE_X28Y96.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
    SLICE_X28Y96.BMUX    Tcinb                 0.277   encrypt/v1[31]_v0[31]_add_17_OUT<31>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_xor<31>
    SLICE_X25Y95.B6      net (fanout=1)        0.651   encrypt/v1[31]_v0[31]_add_17_OUT<29>
    SLICE_X25Y95.CLK     Tas                   0.373   encrypt/v1<31>
                                                       encrypt/Mmux_v1[31]_v1[31]_mux_22_OUT221
                                                       encrypt/v1_29
    -------------------------------------------------  ---------------------------
    Total                                     14.106ns (4.704ns logic, 9.402ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               encrypt/round_2 (FF)
  Destination:          encrypt/v1_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.089ns (Levels of Logic = 13)
  Clock Path Skew:      -0.006ns (0.298 - 0.304)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: encrypt/round_2 to encrypt/v1_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y86.AMUX    Tshcko                0.518   encrypt/round<4>
                                                       encrypt/round_2
    SLICE_X23Y86.B2      net (fanout=10)       1.896   encrypt/round<2>
    SLICE_X23Y86.B       Tilo                  0.259   encrypt/GND_23_o_round[5]_equal_1_o<5>11_1
                                                       encrypt/GND_23_o_round[5]_equal_1_o<5>11_3
    SLICE_X22Y85.D2      net (fanout=13)       0.816   encrypt/GND_23_o_round[5]_equal_1_o<5>11_1
    SLICE_X22Y85.COUT    Topcyd                0.312   encrypt/Madd_n0098_cy<7>
                                                       encrypt/Madd_n0098_lut<7>
                                                       encrypt/Madd_n0098_cy<7>
    SLICE_X22Y86.CIN     net (fanout=1)        0.003   encrypt/Madd_n0098_cy<7>
    SLICE_X22Y86.CMUX    Tcinc                 0.279   encrypt/Madd_n0098_cy<11>
                                                       encrypt/Madd_n0098_cy<11>
    SLICE_X24Y86.C1      net (fanout=4)        1.454   encrypt/n0098<10>
    SLICE_X24Y86.COUT    Topcyc                0.325   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_lut<10>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
    SLICE_X24Y87.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
    SLICE_X24Y87.COUT    Tbyp                  0.091   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
    SLICE_X24Y88.CIN     net (fanout=1)        0.082   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
    SLICE_X24Y88.COUT    Tbyp                  0.091   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
    SLICE_X24Y89.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
    SLICE_X24Y89.BMUX    Tcinb                 0.277   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<23>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<23>
    SLICE_X18Y91.B1      net (fanout=1)        2.030   encrypt/v1[31]_sum[31]_add_7_OUT<21>
    SLICE_X18Y91.COUT    Topcyb                0.483   encrypt/Madd_n0107_cy<23>
                                                       encrypt/Madd_n0107_lut<21>
                                                       encrypt/Madd_n0107_cy<23>
    SLICE_X18Y92.CIN     net (fanout=1)        0.003   encrypt/Madd_n0107_cy<23>
    SLICE_X18Y92.BMUX    Tcinb                 0.310   encrypt/Madd_n0107_cy<27>
                                                       encrypt/Madd_n0107_cy<27>
    SLICE_X20Y91.B3      net (fanout=5)        0.686   encrypt/n0107<25>
    SLICE_X20Y91.CMUX    Topbc                 0.613   encrypt/Madd_v0[31]_sum[31]_add_13_OUT_cy<27>
                                                       encrypt/Madd_v0[31]_sum[31]_add_13_OUT_lut<25>
                                                       encrypt/Madd_v0[31]_sum[31]_add_13_OUT_cy<27>
    SLICE_X28Y95.C5      net (fanout=1)        1.926   encrypt/v0[31]_sum[31]_add_13_OUT<26>
    SLICE_X28Y95.COUT    Topcyc                0.325   encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_lut<26>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
    SLICE_X28Y96.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
    SLICE_X28Y96.BMUX    Tcinb                 0.277   encrypt/v1[31]_v0[31]_add_17_OUT<31>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_xor<31>
    SLICE_X25Y95.B6      net (fanout=1)        0.651   encrypt/v1[31]_v0[31]_add_17_OUT<29>
    SLICE_X25Y95.CLK     Tas                   0.373   encrypt/v1<31>
                                                       encrypt/Mmux_v1[31]_v1[31]_mux_22_OUT221
                                                       encrypt/v1_29
    -------------------------------------------------  ---------------------------
    Total                                     14.089ns (4.533ns logic, 9.556ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               encrypt/round_2 (FF)
  Destination:          encrypt/v1_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.050ns (Levels of Logic = 14)
  Clock Path Skew:      -0.006ns (0.298 - 0.304)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: encrypt/round_2 to encrypt/v1_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y86.AMUX    Tshcko                0.518   encrypt/round<4>
                                                       encrypt/round_2
    SLICE_X23Y86.B2      net (fanout=10)       1.896   encrypt/round<2>
    SLICE_X23Y86.B       Tilo                  0.259   encrypt/GND_23_o_round[5]_equal_1_o<5>11_1
                                                       encrypt/GND_23_o_round[5]_equal_1_o<5>11_3
    SLICE_X22Y84.A5      net (fanout=13)       0.519   encrypt/GND_23_o_round[5]_equal_1_o<5>11_1
    SLICE_X22Y84.COUT    Topcya                0.474   encrypt/Madd_n0098_cy<3>
                                                       encrypt/Madd_n0098_lut<0>
                                                       encrypt/Madd_n0098_cy<3>
    SLICE_X22Y85.CIN     net (fanout=1)        0.003   encrypt/Madd_n0098_cy<3>
    SLICE_X22Y85.COUT    Tbyp                  0.093   encrypt/Madd_n0098_cy<7>
                                                       encrypt/Madd_n0098_cy<7>
    SLICE_X22Y86.CIN     net (fanout=1)        0.003   encrypt/Madd_n0098_cy<7>
    SLICE_X22Y86.CMUX    Tcinc                 0.279   encrypt/Madd_n0098_cy<11>
                                                       encrypt/Madd_n0098_cy<11>
    SLICE_X24Y86.C1      net (fanout=4)        1.454   encrypt/n0098<10>
    SLICE_X24Y86.COUT    Topcyc                0.325   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_lut<10>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
    SLICE_X24Y87.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<11>
    SLICE_X24Y87.COUT    Tbyp                  0.091   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
    SLICE_X24Y88.CIN     net (fanout=1)        0.082   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<15>
    SLICE_X24Y88.COUT    Tbyp                  0.091   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
    SLICE_X24Y89.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<19>
    SLICE_X24Y89.BMUX    Tcinb                 0.277   encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<23>
                                                       encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<23>
    SLICE_X18Y91.B1      net (fanout=1)        2.030   encrypt/v1[31]_sum[31]_add_7_OUT<21>
    SLICE_X18Y91.COUT    Topcyb                0.483   encrypt/Madd_n0107_cy<23>
                                                       encrypt/Madd_n0107_lut<21>
                                                       encrypt/Madd_n0107_cy<23>
    SLICE_X18Y92.CIN     net (fanout=1)        0.003   encrypt/Madd_n0107_cy<23>
    SLICE_X18Y92.BMUX    Tcinb                 0.310   encrypt/Madd_n0107_cy<27>
                                                       encrypt/Madd_n0107_cy<27>
    SLICE_X20Y91.B3      net (fanout=5)        0.686   encrypt/n0107<25>
    SLICE_X20Y91.CMUX    Topbc                 0.613   encrypt/Madd_v0[31]_sum[31]_add_13_OUT_cy<27>
                                                       encrypt/Madd_v0[31]_sum[31]_add_13_OUT_lut<25>
                                                       encrypt/Madd_v0[31]_sum[31]_add_13_OUT_cy<27>
    SLICE_X28Y95.C5      net (fanout=1)        1.926   encrypt/v0[31]_sum[31]_add_13_OUT<26>
    SLICE_X28Y95.COUT    Topcyc                0.325   encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_lut<26>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
    SLICE_X28Y96.CIN     net (fanout=1)        0.003   encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<27>
    SLICE_X28Y96.BMUX    Tcinb                 0.277   encrypt/v1[31]_v0[31]_add_17_OUT<31>
                                                       encrypt/Madd_v1[31]_v0[31]_add_17_OUT_xor<31>
    SLICE_X25Y95.B6      net (fanout=1)        0.651   encrypt/v1[31]_v0[31]_add_17_OUT<29>
    SLICE_X25Y95.CLK     Tas                   0.373   encrypt/v1<31>
                                                       encrypt/Mmux_v1[31]_v1[31]_mux_22_OUT221
                                                       encrypt/v1_29
    -------------------------------------------------  ---------------------------
    Total                                     14.050ns (4.788ns logic, 9.262ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point en_input_1 (SLICE_X16Y91.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_process.input_eight_bytes_1 (FF)
  Destination:          en_input_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: main_process.input_eight_bytes_1 to en_input_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y91.AQ      Tcko                  0.198   main_process.input_eight_bytes<8>
                                                       main_process.input_eight_bytes_1
    SLICE_X16Y91.B6      net (fanout=2)        0.024   main_process.input_eight_bytes<1>
    SLICE_X16Y91.CLK     Tah         (-Th)    -0.190   en_input<3>
                                                       Mmux_main_process.input_eight_bytes[0]_sw_in[0]_MUX_295_o111
                                                       en_input_1
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.388ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point main_process.response_from_host_42 (SLICE_X0Y114.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_process.response_from_host_42 (FF)
  Destination:          main_process.response_from_host_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: main_process.response_from_host_42 to main_process.response_from_host_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y114.DQ      Tcko                  0.200   main_process.response_from_host<42>
                                                       main_process.response_from_host_42
    SLICE_X0Y114.D6      net (fanout=2)        0.024   main_process.response_from_host<42>
    SLICE_X0Y114.CLK     Tah         (-Th)    -0.190   main_process.response_from_host<42>
                                                       Mmux__n1125141
                                                       main_process.response_from_host_42
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point main_process.check_for_host_response_4 (SLICE_X24Y111.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_process.check_for_host_response_4 (FF)
  Destination:          main_process.check_for_host_response_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: main_process.check_for_host_response_4 to main_process.check_for_host_response_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y111.AQ     Tcko                  0.200   main_process.check_for_host_response<5>
                                                       main_process.check_for_host_response_4
    SLICE_X24Y111.A6     net (fanout=2)        0.024   main_process.check_for_host_response<4>
    SLICE_X24Y111.CLK    Tah         (-Th)    -0.190   main_process.check_for_host_response<5>
                                                       Mmux__n112741
                                                       main_process.check_for_host_response_4
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: data_in_debouncer/count<3>/CLK
  Logical resource: data_in_debouncer/count_0/CK
  Location pin: SLICE_X10Y46.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: data_in_debouncer/count<3>/CLK
  Logical resource: data_in_debouncer/count_1/CK
  Location pin: SLICE_X10Y46.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   14.250|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 215349905 paths, 0 nets, and 6907 connections

Design statistics:
   Minimum period:  14.250ns{1}   (Maximum frequency:  70.175MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 27 15:11:53 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 470 MB



