<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>nandpsu: Nandpsu_v1_3</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">nandpsu
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__nandpsu__v1__3.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">Nandpsu_v1_3</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_nand_psu___config.html">XNandPsu_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="struct_x_nand_psu___config.html" title="The XNandPsu_Config structure contains configuration information for NAND controller. ">XNandPsu_Config</a> structure contains configuration information for NAND controller.  <a href="struct_x_nand_psu___config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_nand_psu___bbt_desc.html">XNandPsu_BbtDesc</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bad block table descriptor.  <a href="struct_x_nand_psu___bbt_desc.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_nand_psu___bad_block_pattern.html">XNandPsu_BadBlockPattern</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bad block pattern.  <a href="struct_x_nand_psu___bad_block_pattern.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_nand_psu___geometry.html">XNandPsu_Geometry</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="struct_x_nand_psu___geometry.html" title="The XNandPsu_Geometry structure contains the ONFI geometry information. ">XNandPsu_Geometry</a> structure contains the ONFI geometry information.  <a href="struct_x_nand_psu___geometry.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_nand_psu___features.html">XNandPsu_Features</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="struct_x_nand_psu___features.html" title="The XNandPsu_Features structure contains the ONFI features information. ">XNandPsu_Features</a> structure contains the ONFI features information.  <a href="struct_x_nand_psu___features.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_nand_psu___ecc_matrix.html">XNandPsu_EccMatrix</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="struct_x_nand_psu___ecc_matrix.html" title="The XNandPsu_EccMatrix structure contains ECC features information. ">XNandPsu_EccMatrix</a> structure contains ECC features information.  <a href="struct_x_nand_psu___ecc_matrix.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_nand_psu___ecc_cfg.html">XNandPsu_EccCfg</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="struct_x_nand_psu___ecc_cfg.html" title="The XNandPsu_EccCfg structure contains ECC configuration. ">XNandPsu_EccCfg</a> structure contains ECC configuration.  <a href="struct_x_nand_psu___ecc_cfg.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> structure contains the driver instance data.  <a href="struct_x_nand_psu.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1d00cce9eaed03608e36937d80b446ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga1d00cce9eaed03608e36937d80b446ab">XNANDPSU_MAX_TARGETS</a>&#160;&#160;&#160;1U</td></tr>
<tr class="memdesc:ga1d00cce9eaed03608e36937d80b446ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">ce_n0, ce_n1  <a href="#ga1d00cce9eaed03608e36937d80b446ab">More...</a><br /></td></tr>
<tr class="separator:ga1d00cce9eaed03608e36937d80b446ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga030f35fc80496f2361cccd92b4362fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga030f35fc80496f2361cccd92b4362fc0">XNANDPSU_MAX_PKT_SIZE</a>&#160;&#160;&#160;0x7FFU</td></tr>
<tr class="memdesc:ga030f35fc80496f2361cccd92b4362fc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max packet size.  <a href="#ga030f35fc80496f2361cccd92b4362fc0">More...</a><br /></td></tr>
<tr class="separator:ga030f35fc80496f2361cccd92b4362fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b07414cb64b71cc9d0b2aa22d8e550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gac0b07414cb64b71cc9d0b2aa22d8e550">XNANDPSU_MAX_PKT_COUNT</a>&#160;&#160;&#160;0xFFFU</td></tr>
<tr class="memdesc:gac0b07414cb64b71cc9d0b2aa22d8e550"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max packet count.  <a href="#gac0b07414cb64b71cc9d0b2aa22d8e550">More...</a><br /></td></tr>
<tr class="separator:gac0b07414cb64b71cc9d0b2aa22d8e550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abe1ddcbfeb68ca07f9a8e43a735146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga4abe1ddcbfeb68ca07f9a8e43a735146">XNANDPSU_PAGE_SIZE_512</a>&#160;&#160;&#160;512U</td></tr>
<tr class="memdesc:ga4abe1ddcbfeb68ca07f9a8e43a735146"><td class="mdescLeft">&#160;</td><td class="mdescRight">512 bytes page  <a href="#ga4abe1ddcbfeb68ca07f9a8e43a735146">More...</a><br /></td></tr>
<tr class="separator:ga4abe1ddcbfeb68ca07f9a8e43a735146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35000ed01e262b18a57410eeee1d7ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaf35000ed01e262b18a57410eeee1d7ad">XNANDPSU_PAGE_SIZE_2K</a>&#160;&#160;&#160;2048U</td></tr>
<tr class="memdesc:gaf35000ed01e262b18a57410eeee1d7ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">2K bytes page  <a href="#gaf35000ed01e262b18a57410eeee1d7ad">More...</a><br /></td></tr>
<tr class="separator:gaf35000ed01e262b18a57410eeee1d7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga371967b2be339f919b6f41de5fe32560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga371967b2be339f919b6f41de5fe32560">XNANDPSU_PAGE_SIZE_4K</a>&#160;&#160;&#160;4096U</td></tr>
<tr class="memdesc:ga371967b2be339f919b6f41de5fe32560"><td class="mdescLeft">&#160;</td><td class="mdescRight">4K bytes page  <a href="#ga371967b2be339f919b6f41de5fe32560">More...</a><br /></td></tr>
<tr class="separator:ga371967b2be339f919b6f41de5fe32560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31915f9c8a6eebd7bf3c2a9f73ea0aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga31915f9c8a6eebd7bf3c2a9f73ea0aa8">XNANDPSU_PAGE_SIZE_8K</a>&#160;&#160;&#160;8192U</td></tr>
<tr class="memdesc:ga31915f9c8a6eebd7bf3c2a9f73ea0aa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">8K bytes page  <a href="#ga31915f9c8a6eebd7bf3c2a9f73ea0aa8">More...</a><br /></td></tr>
<tr class="separator:ga31915f9c8a6eebd7bf3c2a9f73ea0aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694bbcd77efd1f02f8c81892128b8326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga694bbcd77efd1f02f8c81892128b8326">XNANDPSU_PAGE_SIZE_16K</a>&#160;&#160;&#160;16384U</td></tr>
<tr class="memdesc:ga694bbcd77efd1f02f8c81892128b8326"><td class="mdescLeft">&#160;</td><td class="mdescRight">16K bytes page  <a href="#ga694bbcd77efd1f02f8c81892128b8326">More...</a><br /></td></tr>
<tr class="separator:ga694bbcd77efd1f02f8c81892128b8326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77f959e443ba8be91a9001d2c306d63b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga77f959e443ba8be91a9001d2c306d63b">XNANDPSU_PAGE_SIZE_1K_16BIT</a>&#160;&#160;&#160;1024U</td></tr>
<tr class="memdesc:ga77f959e443ba8be91a9001d2c306d63b"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit 2K bytes page  <a href="#ga77f959e443ba8be91a9001d2c306d63b">More...</a><br /></td></tr>
<tr class="separator:ga77f959e443ba8be91a9001d2c306d63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63813d961faa82776631b0c04e690a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga63813d961faa82776631b0c04e690a8a">XNANDPSU_MAX_PAGE_SIZE</a>&#160;&#160;&#160;16384U</td></tr>
<tr class="memdesc:ga63813d961faa82776631b0c04e690a8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max page size supported.  <a href="#ga63813d961faa82776631b0c04e690a8a">More...</a><br /></td></tr>
<tr class="separator:ga63813d961faa82776631b0c04e690a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga619f76f21351e27aa851479a26a6c489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga619f76f21351e27aa851479a26a6c489">XNANDPSU_HAMMING</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="memdesc:ga619f76f21351e27aa851479a26a6c489"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hamming Flash.  <a href="#ga619f76f21351e27aa851479a26a6c489">More...</a><br /></td></tr>
<tr class="separator:ga619f76f21351e27aa851479a26a6c489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab930920a8bf8a2366cf8e39778adf84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaab930920a8bf8a2366cf8e39778adf84">XNANDPSU_BCH</a>&#160;&#160;&#160;0x2U</td></tr>
<tr class="memdesc:gaab930920a8bf8a2366cf8e39778adf84"><td class="mdescLeft">&#160;</td><td class="mdescRight">BCH Flash.  <a href="#gaab930920a8bf8a2366cf8e39778adf84">More...</a><br /></td></tr>
<tr class="separator:gaab930920a8bf8a2366cf8e39778adf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc1e2efdc26ce51713091aae6c196cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga3cc1e2efdc26ce51713091aae6c196cb">XNANDPSU_MAX_BLOCKS</a>&#160;&#160;&#160;16384U</td></tr>
<tr class="memdesc:ga3cc1e2efdc26ce51713091aae6c196cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max number of Blocks.  <a href="#ga3cc1e2efdc26ce51713091aae6c196cb">More...</a><br /></td></tr>
<tr class="separator:ga3cc1e2efdc26ce51713091aae6c196cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a66b690b59fd716924d174074bb13a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga59a66b690b59fd716924d174074bb13a">XNANDPSU_MAX_SPARE_SIZE</a>&#160;&#160;&#160;0x800U</td></tr>
<tr class="memdesc:ga59a66b690b59fd716924d174074bb13a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max spare bytes of a NAND flash page of 16K.  <a href="#ga59a66b690b59fd716924d174074bb13a">More...</a><br /></td></tr>
<tr class="separator:ga59a66b690b59fd716924d174074bb13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81badc5b18ca1a15e6842549eaeaaaec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga81badc5b18ca1a15e6842549eaeaaaec">XNandPsu_SetBits</a>(InstancePtr,  RegOffset,  BitMask)</td></tr>
<tr class="memdesc:ga81badc5b18ca1a15e6842549eaeaaaec"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro sets the bitmask in the register.  <a href="#ga81badc5b18ca1a15e6842549eaeaaaec">More...</a><br /></td></tr>
<tr class="separator:ga81badc5b18ca1a15e6842549eaeaaaec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a7a1715cbf95a1f16b34e6d0041d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gac4a7a1715cbf95a1f16b34e6d0041d2d">XNandPsu_ClrBits</a>(InstancePtr,  RegOffset,  BitMask)</td></tr>
<tr class="memdesc:gac4a7a1715cbf95a1f16b34e6d0041d2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro clears the bitmask in the register.  <a href="#gac4a7a1715cbf95a1f16b34e6d0041d2d">More...</a><br /></td></tr>
<tr class="separator:gac4a7a1715cbf95a1f16b34e6d0041d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e32b273f1cd2144727aa99c22c29185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga5e32b273f1cd2144727aa99c22c29185">XNandPsu_ReadModifyWrite</a>(InstancePtr,  RegOffset,  Mask,  Value)</td></tr>
<tr class="memdesc:ga5e32b273f1cd2144727aa99c22c29185"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro clears and updates the bitmask in the register.  <a href="#ga5e32b273f1cd2144727aa99c22c29185">More...</a><br /></td></tr>
<tr class="separator:ga5e32b273f1cd2144727aa99c22c29185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e0d12404004b3c5191177cdb122b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaa8e0d12404004b3c5191177cdb122b3f">XNandPsu_IntrSigEnable</a>(InstancePtr,  Mask)</td></tr>
<tr class="memdesc:gaa8e0d12404004b3c5191177cdb122b3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro enables bitmask in Interrupt Signal Enable register.  <a href="#gaa8e0d12404004b3c5191177cdb122b3f">More...</a><br /></td></tr>
<tr class="separator:gaa8e0d12404004b3c5191177cdb122b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f6ec689766f40ed35cee8b48880dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga27f6ec689766f40ed35cee8b48880dd8">XNandPsu_IntrSigClear</a>(InstancePtr,  Mask)</td></tr>
<tr class="memdesc:ga27f6ec689766f40ed35cee8b48880dd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro clears bitmask in Interrupt Signal Enable register.  <a href="#ga27f6ec689766f40ed35cee8b48880dd8">More...</a><br /></td></tr>
<tr class="separator:ga27f6ec689766f40ed35cee8b48880dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c46ed7cc6fd5fe94f1077d02138bd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga66c46ed7cc6fd5fe94f1077d02138bd7">XNandPsu_IntrStsEnable</a>(InstancePtr,  Mask)</td></tr>
<tr class="memdesc:ga66c46ed7cc6fd5fe94f1077d02138bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro enables bitmask in Interrupt Status Enable register.  <a href="#ga66c46ed7cc6fd5fe94f1077d02138bd7">More...</a><br /></td></tr>
<tr class="separator:ga66c46ed7cc6fd5fe94f1077d02138bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf541edc53a66ed48f638b75789dce6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaf541edc53a66ed48f638b75789dce6d7">IS_ONFI</a>(Buff)</td></tr>
<tr class="memdesc:gaf541edc53a66ed48f638b75789dce6d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro checks for the ONFI ID.  <a href="#gaf541edc53a66ed48f638b75789dce6d7">More...</a><br /></td></tr>
<tr class="separator:gaf541edc53a66ed48f638b75789dce6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a8698138bec588951e84cdb865f74b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga89a8698138bec588951e84cdb865f74b">XNANDPSU_BLOCK_GOOD</a>&#160;&#160;&#160;0x0U</td></tr>
<tr class="memdesc:ga89a8698138bec588951e84cdb865f74b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block is good.  <a href="#ga89a8698138bec588951e84cdb865f74b">More...</a><br /></td></tr>
<tr class="separator:ga89a8698138bec588951e84cdb865f74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac47b1d1d15d7a802c9e1df6fdeef077e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gac47b1d1d15d7a802c9e1df6fdeef077e">XNANDPSU_BLOCK_BAD</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="memdesc:gac47b1d1d15d7a802c9e1df6fdeef077e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block is bad.  <a href="#gac47b1d1d15d7a802c9e1df6fdeef077e">More...</a><br /></td></tr>
<tr class="separator:gac47b1d1d15d7a802c9e1df6fdeef077e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169a802d7c58b5cf2cfdefeb3b3d0ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga169a802d7c58b5cf2cfdefeb3b3d0ff6">XNANDPSU_BLOCK_RESERVED</a>&#160;&#160;&#160;0x2U</td></tr>
<tr class="memdesc:ga169a802d7c58b5cf2cfdefeb3b3d0ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved block.  <a href="#ga169a802d7c58b5cf2cfdefeb3b3d0ff6">More...</a><br /></td></tr>
<tr class="separator:ga169a802d7c58b5cf2cfdefeb3b3d0ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348168c700fc08a01f4e7461411b5990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga348168c700fc08a01f4e7461411b5990">XNANDPSU_BLOCK_FACTORY_BAD</a>&#160;&#160;&#160;0x3U</td></tr>
<tr class="memdesc:ga348168c700fc08a01f4e7461411b5990"><td class="mdescLeft">&#160;</td><td class="mdescRight">Factory marked bad block.  <a href="#ga348168c700fc08a01f4e7461411b5990">More...</a><br /></td></tr>
<tr class="separator:ga348168c700fc08a01f4e7461411b5990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ba461e03dbae5d9ebcd877e343bf35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga09ba461e03dbae5d9ebcd877e343bf35">XNANDPSU_FLASH_BLOCK_GOOD</a>&#160;&#160;&#160;0x3U</td></tr>
<tr class="memdesc:ga09ba461e03dbae5d9ebcd877e343bf35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block is good.  <a href="#ga09ba461e03dbae5d9ebcd877e343bf35">More...</a><br /></td></tr>
<tr class="separator:ga09ba461e03dbae5d9ebcd877e343bf35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ff9b734dac37ebfdfd4fd14566d1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga33ff9b734dac37ebfdfd4fd14566d1e4">XNANDPSU_FLASH_BLOCK_BAD</a>&#160;&#160;&#160;0x2U</td></tr>
<tr class="memdesc:ga33ff9b734dac37ebfdfd4fd14566d1e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block is bad.  <a href="#ga33ff9b734dac37ebfdfd4fd14566d1e4">More...</a><br /></td></tr>
<tr class="separator:ga33ff9b734dac37ebfdfd4fd14566d1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga826c467ea25f101a5f84c16ad7855236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga826c467ea25f101a5f84c16ad7855236">XNANDPSU_FLASH_BLOCK_RESERVED</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="memdesc:ga826c467ea25f101a5f84c16ad7855236"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved block.  <a href="#ga826c467ea25f101a5f84c16ad7855236">More...</a><br /></td></tr>
<tr class="separator:ga826c467ea25f101a5f84c16ad7855236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7c61be4fdbf2d0cf3ed3b2cbecf7f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gae7c61be4fdbf2d0cf3ed3b2cbecf7f7e">XNANDPSU_FLASH_BLOCK_FAC_BAD</a>&#160;&#160;&#160;0x0U</td></tr>
<tr class="memdesc:gae7c61be4fdbf2d0cf3ed3b2cbecf7f7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Factory marked bad block.  <a href="#gae7c61be4fdbf2d0cf3ed3b2cbecf7f7e">More...</a><br /></td></tr>
<tr class="separator:gae7c61be4fdbf2d0cf3ed3b2cbecf7f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764b27fa4ceeeaa725b270aa67a56f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga764b27fa4ceeeaa725b270aa67a56f37">XNANDPSU_BBT_SCAN_2ND_PAGE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga764b27fa4ceeeaa725b270aa67a56f37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scan the second page for bad block information.  <a href="#ga764b27fa4ceeeaa725b270aa67a56f37">More...</a><br /></td></tr>
<tr class="separator:ga764b27fa4ceeeaa725b270aa67a56f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e75208945a1b28f29b5443b5e065b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga10e75208945a1b28f29b5443b5e065b1">XNANDPSU_BBT_DESC_PAGE_OFFSET</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga10e75208945a1b28f29b5443b5e065b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Page offset of Bad Block Table Desc.  <a href="#ga10e75208945a1b28f29b5443b5e065b1">More...</a><br /></td></tr>
<tr class="separator:ga10e75208945a1b28f29b5443b5e065b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fbae911237f1098fa3b1c20a91fb8d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga2fbae911237f1098fa3b1c20a91fb8d8">XNANDPSU_BBT_DESC_SIG_OFFSET</a>&#160;&#160;&#160;8U</td></tr>
<tr class="memdesc:ga2fbae911237f1098fa3b1c20a91fb8d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bad Block Table signature offset.  <a href="#ga2fbae911237f1098fa3b1c20a91fb8d8">More...</a><br /></td></tr>
<tr class="separator:ga2fbae911237f1098fa3b1c20a91fb8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9156c2546dd4cacddafd3d7994dd18c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga9156c2546dd4cacddafd3d7994dd18c0">XNANDPSU_BBT_DESC_VER_OFFSET</a>&#160;&#160;&#160;12U</td></tr>
<tr class="memdesc:ga9156c2546dd4cacddafd3d7994dd18c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bad block Table version offset.  <a href="#ga9156c2546dd4cacddafd3d7994dd18c0">More...</a><br /></td></tr>
<tr class="separator:ga9156c2546dd4cacddafd3d7994dd18c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cced6d5f2de0897b10a63b3053aa396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga1cced6d5f2de0897b10a63b3053aa396">XNANDPSU_NO_OOB_BBT_DESC_SIG_OFFSET</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga1cced6d5f2de0897b10a63b3053aa396"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bad Block Table signature offset in page memory.  <a href="#ga1cced6d5f2de0897b10a63b3053aa396">More...</a><br /></td></tr>
<tr class="separator:ga1cced6d5f2de0897b10a63b3053aa396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbbc1091620f2fd24b645edaee05331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga9dbbc1091620f2fd24b645edaee05331">XNANDPSU_NO_OOB_BBT_DESC_VER_OFFSET</a>&#160;&#160;&#160;4U</td></tr>
<tr class="memdesc:ga9dbbc1091620f2fd24b645edaee05331"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bad block Table version offset in page memory.  <a href="#ga9dbbc1091620f2fd24b645edaee05331">More...</a><br /></td></tr>
<tr class="separator:ga9dbbc1091620f2fd24b645edaee05331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0efed392553c9331ae3fb9baa78836d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gad0efed392553c9331ae3fb9baa78836d">XNANDPSU_BBT_DESC_SIG_LEN</a>&#160;&#160;&#160;4U</td></tr>
<tr class="memdesc:gad0efed392553c9331ae3fb9baa78836d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bad block Table signature length.  <a href="#gad0efed392553c9331ae3fb9baa78836d">More...</a><br /></td></tr>
<tr class="separator:gad0efed392553c9331ae3fb9baa78836d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ff4a8ea1edf29af83fc31d5e2daa41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gab8ff4a8ea1edf29af83fc31d5e2daa41">XNANDPSU_BBT_DESC_MAX_BLOCKS</a>&#160;&#160;&#160;64U</td></tr>
<tr class="memdesc:gab8ff4a8ea1edf29af83fc31d5e2daa41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bad block Table max blocks.  <a href="#gab8ff4a8ea1edf29af83fc31d5e2daa41">More...</a><br /></td></tr>
<tr class="separator:gab8ff4a8ea1edf29af83fc31d5e2daa41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad347e168120f24a56851f8c5620c131f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gad347e168120f24a56851f8c5620c131f">XNANDPSU_BBT_BLOCK_SHIFT</a>&#160;&#160;&#160;2U</td></tr>
<tr class="memdesc:gad347e168120f24a56851f8c5620c131f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block shift value for a block in BBT.  <a href="#gad347e168120f24a56851f8c5620c131f">More...</a><br /></td></tr>
<tr class="separator:gad347e168120f24a56851f8c5620c131f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586b68531dbfde53fda300a8c759c331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga586b68531dbfde53fda300a8c759c331">XNANDPSU_BBT_ENTRY_NUM_BLOCKS</a>&#160;&#160;&#160;4U</td></tr>
<tr class="memdesc:ga586b68531dbfde53fda300a8c759c331"><td class="mdescLeft">&#160;</td><td class="mdescRight">Num of blocks in one BBT entry.  <a href="#ga586b68531dbfde53fda300a8c759c331">More...</a><br /></td></tr>
<tr class="separator:ga586b68531dbfde53fda300a8c759c331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga057429ec300b458dc1afa9dd250a35e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga057429ec300b458dc1afa9dd250a35e8">XNANDPSU_BB_PTRN_OFF_SML_PAGE</a>&#160;&#160;&#160;5U</td></tr>
<tr class="memdesc:ga057429ec300b458dc1afa9dd250a35e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bad block pattern offset in a page.  <a href="#ga057429ec300b458dc1afa9dd250a35e8">More...</a><br /></td></tr>
<tr class="separator:ga057429ec300b458dc1afa9dd250a35e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2fca85db01dd8042d55ef9c941c14d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaf2fca85db01dd8042d55ef9c941c14d2">XNANDPSU_BB_PTRN_LEN_SML_PAGE</a>&#160;&#160;&#160;1U</td></tr>
<tr class="memdesc:gaf2fca85db01dd8042d55ef9c941c14d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bad block pattern length.  <a href="#gaf2fca85db01dd8042d55ef9c941c14d2">More...</a><br /></td></tr>
<tr class="separator:gaf2fca85db01dd8042d55ef9c941c14d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4756f4b4142832eac6140bec053d3321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga4756f4b4142832eac6140bec053d3321">XNANDPSU_BB_PTRN_OFF_LARGE_PAGE</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga4756f4b4142832eac6140bec053d3321"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bad block pattern offset in a large page.  <a href="#ga4756f4b4142832eac6140bec053d3321">More...</a><br /></td></tr>
<tr class="separator:ga4756f4b4142832eac6140bec053d3321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551969de298499c9b9ae02fb0492b3c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga551969de298499c9b9ae02fb0492b3c5">XNANDPSU_BB_PTRN_LEN_LARGE_PAGE</a>&#160;&#160;&#160;2U</td></tr>
<tr class="memdesc:ga551969de298499c9b9ae02fb0492b3c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bad block pattern length.  <a href="#ga551969de298499c9b9ae02fb0492b3c5">More...</a><br /></td></tr>
<tr class="separator:ga551969de298499c9b9ae02fb0492b3c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44468a12c0daa5d41e199571492dc127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga44468a12c0daa5d41e199571492dc127">XNANDPSU_BB_PATTERN</a>&#160;&#160;&#160;0xFFU</td></tr>
<tr class="memdesc:ga44468a12c0daa5d41e199571492dc127"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bad block pattern to search in a page.  <a href="#ga44468a12c0daa5d41e199571492dc127">More...</a><br /></td></tr>
<tr class="separator:ga44468a12c0daa5d41e199571492dc127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32360ae4d4d3035b35a3f825d6afa3cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga32360ae4d4d3035b35a3f825d6afa3cf">XNANDPSU_BLOCK_TYPE_MASK</a>&#160;&#160;&#160;0x03U</td></tr>
<tr class="memdesc:ga32360ae4d4d3035b35a3f825d6afa3cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block type mask.  <a href="#ga32360ae4d4d3035b35a3f825d6afa3cf">More...</a><br /></td></tr>
<tr class="separator:ga32360ae4d4d3035b35a3f825d6afa3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf04d553b388771f817eebe4916a48bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gacf04d553b388771f817eebe4916a48bb">XNANDPSU_BLOCK_SHIFT_MASK</a>&#160;&#160;&#160;0x06U</td></tr>
<tr class="memdesc:gacf04d553b388771f817eebe4916a48bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block shift mask for a Bad Block Table entry byte.  <a href="#gacf04d553b388771f817eebe4916a48bb">More...</a><br /></td></tr>
<tr class="separator:gacf04d553b388771f817eebe4916a48bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff73343551dffb555cf517e534367dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaff73343551dffb555cf517e534367dba">XNandPsu_BbtBlockShift</a>(Block)&#160;&#160;&#160;(u8)(((Block) * 2U) &amp; XNANDPSU_BLOCK_SHIFT_MASK)</td></tr>
<tr class="memdesc:gaff73343551dffb555cf517e534367dba"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro returns the Block shift value corresponding to a Block.  <a href="#gaff73343551dffb555cf517e534367dba">More...</a><br /></td></tr>
<tr class="separator:gaff73343551dffb555cf517e534367dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04482e1a4b37499e238e82b3052ea587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga04482e1a4b37499e238e82b3052ea587">XNANDPSU_PKT_OFFSET</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga04482e1a4b37499e238e82b3052ea587"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet Register.  <a href="#ga04482e1a4b37499e238e82b3052ea587">More...</a><br /></td></tr>
<tr class="separator:ga04482e1a4b37499e238e82b3052ea587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8332ffd41c06df1898fb85c3d0a2264c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga8332ffd41c06df1898fb85c3d0a2264c">XNANDPSU_MEM_ADDR1_OFFSET</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:ga8332ffd41c06df1898fb85c3d0a2264c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory Address Register 1.  <a href="#ga8332ffd41c06df1898fb85c3d0a2264c">More...</a><br /></td></tr>
<tr class="separator:ga8332ffd41c06df1898fb85c3d0a2264c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed3f1b12deeb3408475e87ed937e1440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaed3f1b12deeb3408475e87ed937e1440">XNANDPSU_MEM_ADDR2_OFFSET</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:gaed3f1b12deeb3408475e87ed937e1440"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory Address Register 2.  <a href="#gaed3f1b12deeb3408475e87ed937e1440">More...</a><br /></td></tr>
<tr class="separator:gaed3f1b12deeb3408475e87ed937e1440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a770f895919f2a9f22b109fc2dc4ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga8a770f895919f2a9f22b109fc2dc4ddd">XNANDPSU_CMD_OFFSET</a>&#160;&#160;&#160;0x0CU</td></tr>
<tr class="memdesc:ga8a770f895919f2a9f22b109fc2dc4ddd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command Register.  <a href="#ga8a770f895919f2a9f22b109fc2dc4ddd">More...</a><br /></td></tr>
<tr class="separator:ga8a770f895919f2a9f22b109fc2dc4ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd02fc694047f74abeeec4f52bfd384d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gadd02fc694047f74abeeec4f52bfd384d">XNANDPSU_PROG_OFFSET</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:gadd02fc694047f74abeeec4f52bfd384d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program Register.  <a href="#gadd02fc694047f74abeeec4f52bfd384d">More...</a><br /></td></tr>
<tr class="separator:gadd02fc694047f74abeeec4f52bfd384d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b3c15277fa67d8d1dd55492fa3173a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaf3b3c15277fa67d8d1dd55492fa3173a">XNANDPSU_INTR_STS_EN_OFFSET</a>&#160;&#160;&#160;0x14U</td></tr>
<tr class="memdesc:gaf3b3c15277fa67d8d1dd55492fa3173a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status Enable Register.  <a href="#gaf3b3c15277fa67d8d1dd55492fa3173a">More...</a><br /></td></tr>
<tr class="separator:gaf3b3c15277fa67d8d1dd55492fa3173a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a25f700e1e33ac4bdb4be3681fdb477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga8a25f700e1e33ac4bdb4be3681fdb477">XNANDPSU_INTR_SIG_EN_OFFSET</a>&#160;&#160;&#160;0x18U</td></tr>
<tr class="memdesc:ga8a25f700e1e33ac4bdb4be3681fdb477"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Signal Enable Register.  <a href="#ga8a25f700e1e33ac4bdb4be3681fdb477">More...</a><br /></td></tr>
<tr class="separator:ga8a25f700e1e33ac4bdb4be3681fdb477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6809a4525da95b43bdfcf841e679698a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga6809a4525da95b43bdfcf841e679698a">XNANDPSU_INTR_STS_OFFSET</a>&#160;&#160;&#160;0x1CU</td></tr>
<tr class="memdesc:ga6809a4525da95b43bdfcf841e679698a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status Register.  <a href="#ga6809a4525da95b43bdfcf841e679698a">More...</a><br /></td></tr>
<tr class="separator:ga6809a4525da95b43bdfcf841e679698a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd2d6d5ea689b58c981538948fe32e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gabd2d6d5ea689b58c981538948fe32e10">XNANDPSU_READY_BUSY_OFFSET</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:gabd2d6d5ea689b58c981538948fe32e10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ready/Busy status Register.  <a href="#gabd2d6d5ea689b58c981538948fe32e10">More...</a><br /></td></tr>
<tr class="separator:gabd2d6d5ea689b58c981538948fe32e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5f11ea56bdac764873705a28405205f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gab5f11ea56bdac764873705a28405205f">XNANDPSU_FLASH_STS_OFFSET</a>&#160;&#160;&#160;0x28U</td></tr>
<tr class="memdesc:gab5f11ea56bdac764873705a28405205f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Status Register.  <a href="#gab5f11ea56bdac764873705a28405205f">More...</a><br /></td></tr>
<tr class="separator:gab5f11ea56bdac764873705a28405205f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5323a1a40087286e737def2534d90e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaf5323a1a40087286e737def2534d90e6">XNANDPSU_TIMING_OFFSET</a>&#160;&#160;&#160;0x2CU</td></tr>
<tr class="memdesc:gaf5323a1a40087286e737def2534d90e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timing Register.  <a href="#gaf5323a1a40087286e737def2534d90e6">More...</a><br /></td></tr>
<tr class="separator:gaf5323a1a40087286e737def2534d90e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1890472a2b558a5800d21e32c78b6d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga1890472a2b558a5800d21e32c78b6d30">XNANDPSU_BUF_DATA_PORT_OFFSET</a>&#160;&#160;&#160;0x30U</td></tr>
<tr class="memdesc:ga1890472a2b558a5800d21e32c78b6d30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer Data Port Register.  <a href="#ga1890472a2b558a5800d21e32c78b6d30">More...</a><br /></td></tr>
<tr class="separator:ga1890472a2b558a5800d21e32c78b6d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc4b3c32366da83a20eef8095b80bd25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gacc4b3c32366da83a20eef8095b80bd25">XNANDPSU_ECC_OFFSET</a>&#160;&#160;&#160;0x34U</td></tr>
<tr class="memdesc:gacc4b3c32366da83a20eef8095b80bd25"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC Register.  <a href="#gacc4b3c32366da83a20eef8095b80bd25">More...</a><br /></td></tr>
<tr class="separator:gacc4b3c32366da83a20eef8095b80bd25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a27b4f50dae98e829483817b036e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga14a27b4f50dae98e829483817b036e9e">XNANDPSU_ECC_ERR_CNT_OFFSET</a>&#160;&#160;&#160;0x38U</td></tr>
<tr class="memdesc:ga14a27b4f50dae98e829483817b036e9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC Error Count Register.  <a href="#ga14a27b4f50dae98e829483817b036e9e">More...</a><br /></td></tr>
<tr class="separator:ga14a27b4f50dae98e829483817b036e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bbee4cc41eb49c38026cef011117911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga6bbee4cc41eb49c38026cef011117911">XNANDPSU_ECC_SPR_CMD_OFFSET</a>&#160;&#160;&#160;0x3CU</td></tr>
<tr class="memdesc:ga6bbee4cc41eb49c38026cef011117911"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC Spare Command Register.  <a href="#ga6bbee4cc41eb49c38026cef011117911">More...</a><br /></td></tr>
<tr class="separator:ga6bbee4cc41eb49c38026cef011117911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6af724c38008c62af9e04e835f674de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaa6af724c38008c62af9e04e835f674de">XNANDPSU_ECC_CNT_1BIT_OFFSET</a>&#160;&#160;&#160;0x40U</td></tr>
<tr class="memdesc:gaa6af724c38008c62af9e04e835f674de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Count 1bit Register.  <a href="#gaa6af724c38008c62af9e04e835f674de">More...</a><br /></td></tr>
<tr class="separator:gaa6af724c38008c62af9e04e835f674de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga113ad40b30839f92d3fb32c4eb32cda6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga113ad40b30839f92d3fb32c4eb32cda6">XNANDPSU_ECC_CNT_2BIT_OFFSET</a>&#160;&#160;&#160;0x44U</td></tr>
<tr class="memdesc:ga113ad40b30839f92d3fb32c4eb32cda6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Count 2bit Register.  <a href="#ga113ad40b30839f92d3fb32c4eb32cda6">More...</a><br /></td></tr>
<tr class="separator:ga113ad40b30839f92d3fb32c4eb32cda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a76ee78e6ef81ce10f36332fa35c335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga0a76ee78e6ef81ce10f36332fa35c335">XNANDPSU_ECC_CNT_3BIT_OFFSET</a>&#160;&#160;&#160;0x48U</td></tr>
<tr class="memdesc:ga0a76ee78e6ef81ce10f36332fa35c335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Count 3bit Register.  <a href="#ga0a76ee78e6ef81ce10f36332fa35c335">More...</a><br /></td></tr>
<tr class="separator:ga0a76ee78e6ef81ce10f36332fa35c335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29bfde2fa3767d6c75cdc481eb1f828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaa29bfde2fa3767d6c75cdc481eb1f828">XNANDPSU_ECC_CNT_4BIT_OFFSET</a>&#160;&#160;&#160;0x4CU</td></tr>
<tr class="memdesc:gaa29bfde2fa3767d6c75cdc481eb1f828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Count 4bit Register.  <a href="#gaa29bfde2fa3767d6c75cdc481eb1f828">More...</a><br /></td></tr>
<tr class="separator:gaa29bfde2fa3767d6c75cdc481eb1f828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10e945915722b188807af980c2efe96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaf10e945915722b188807af980c2efe96">XNANDPSU_CPU_REL_OFFSET</a>&#160;&#160;&#160;0x58U</td></tr>
<tr class="memdesc:gaf10e945915722b188807af980c2efe96"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU Release Register.  <a href="#gaf10e945915722b188807af980c2efe96">More...</a><br /></td></tr>
<tr class="separator:gaf10e945915722b188807af980c2efe96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9804e05977896127c90dbefc67395634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga9804e05977896127c90dbefc67395634">XNANDPSU_ECC_CNT_5BIT_OFFSET</a>&#160;&#160;&#160;0x5CU</td></tr>
<tr class="memdesc:ga9804e05977896127c90dbefc67395634"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Count 5bit Register.  <a href="#ga9804e05977896127c90dbefc67395634">More...</a><br /></td></tr>
<tr class="separator:ga9804e05977896127c90dbefc67395634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga527de0539b282e03ee0c1645c88dbe47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga527de0539b282e03ee0c1645c88dbe47">XNANDPSU_ECC_CNT_6BIT_OFFSET</a>&#160;&#160;&#160;0x60U</td></tr>
<tr class="memdesc:ga527de0539b282e03ee0c1645c88dbe47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Count 6bit Register.  <a href="#ga527de0539b282e03ee0c1645c88dbe47">More...</a><br /></td></tr>
<tr class="separator:ga527de0539b282e03ee0c1645c88dbe47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga610b05baec03fc0018cedf3c308d653c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga610b05baec03fc0018cedf3c308d653c">XNANDPSU_ECC_CNT_7BIT_OFFSET</a>&#160;&#160;&#160;0x64U</td></tr>
<tr class="memdesc:ga610b05baec03fc0018cedf3c308d653c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Count 7bit Register.  <a href="#ga610b05baec03fc0018cedf3c308d653c">More...</a><br /></td></tr>
<tr class="separator:ga610b05baec03fc0018cedf3c308d653c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60fd7f278f66bd43e44c51fa0b9ca75e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga60fd7f278f66bd43e44c51fa0b9ca75e">XNANDPSU_ECC_CNT_8BIT_OFFSET</a>&#160;&#160;&#160;0x68U</td></tr>
<tr class="memdesc:ga60fd7f278f66bd43e44c51fa0b9ca75e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Count 8bit Register.  <a href="#ga60fd7f278f66bd43e44c51fa0b9ca75e">More...</a><br /></td></tr>
<tr class="separator:ga60fd7f278f66bd43e44c51fa0b9ca75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5efd1c0220097175784dd8da2cddd526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga5efd1c0220097175784dd8da2cddd526">XNANDPSU_DATA_INTF_OFFSET</a>&#160;&#160;&#160;0x6CU</td></tr>
<tr class="memdesc:ga5efd1c0220097175784dd8da2cddd526"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Interface Register.  <a href="#ga5efd1c0220097175784dd8da2cddd526">More...</a><br /></td></tr>
<tr class="separator:ga5efd1c0220097175784dd8da2cddd526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4243b86bd0cbfdc5297e2cf36a2fa090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga4243b86bd0cbfdc5297e2cf36a2fa090">XNANDPSU_DMA_SYS_ADDR0_OFFSET</a>&#160;&#160;&#160;0x50U</td></tr>
<tr class="memdesc:ga4243b86bd0cbfdc5297e2cf36a2fa090"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA System Address 0 Register.  <a href="#ga4243b86bd0cbfdc5297e2cf36a2fa090">More...</a><br /></td></tr>
<tr class="separator:ga4243b86bd0cbfdc5297e2cf36a2fa090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e975d98d4e0cf4cf3099382376905bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga4e975d98d4e0cf4cf3099382376905bf">XNANDPSU_DMA_SYS_ADDR1_OFFSET</a>&#160;&#160;&#160;0x24U</td></tr>
<tr class="memdesc:ga4e975d98d4e0cf4cf3099382376905bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA System Address 1 Register.  <a href="#ga4e975d98d4e0cf4cf3099382376905bf">More...</a><br /></td></tr>
<tr class="separator:ga4e975d98d4e0cf4cf3099382376905bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1b5cb5b764c262a5ee379e5bd83162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga1a1b5cb5b764c262a5ee379e5bd83162">XNANDPSU_DMA_BUF_BND_OFFSET</a>&#160;&#160;&#160;0x54U</td></tr>
<tr class="memdesc:ga1a1b5cb5b764c262a5ee379e5bd83162"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Buffer Boundary Register.  <a href="#ga1a1b5cb5b764c262a5ee379e5bd83162">More...</a><br /></td></tr>
<tr class="separator:ga1a1b5cb5b764c262a5ee379e5bd83162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6f2cce5132af6fb7aded086e100abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga6e6f2cce5132af6fb7aded086e100abb">XNANDPSU_SLV_DMA_CONF_OFFSET</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:ga6e6f2cce5132af6fb7aded086e100abb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave DMA Configuration Register.  <a href="#ga6e6f2cce5132af6fb7aded086e100abb">More...</a><br /></td></tr>
<tr class="separator:ga6e6f2cce5132af6fb7aded086e100abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541264d14f94a94ef2db439d66eaef00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga541264d14f94a94ef2db439d66eaef00">XNandPsu_ReadReg</a>(BaseAddress,  RegOffset)&#160;&#160;&#160;Xil_In32((BaseAddress) + (RegOffset))</td></tr>
<tr class="memdesc:ga541264d14f94a94ef2db439d66eaef00"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro reads the given register.  <a href="#ga541264d14f94a94ef2db439d66eaef00">More...</a><br /></td></tr>
<tr class="separator:ga541264d14f94a94ef2db439d66eaef00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13968ef2c371ba365d36cfb05c27d1f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga13968ef2c371ba365d36cfb05c27d1f9">XNandPsu_WriteReg</a>(BaseAddress,  RegOffset,  Data)&#160;&#160;&#160;Xil_Out32(((BaseAddress) + (RegOffset)), (Data))</td></tr>
<tr class="memdesc:ga13968ef2c371ba365d36cfb05c27d1f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro writes the given register.  <a href="#ga13968ef2c371ba365d36cfb05c27d1f9">More...</a><br /></td></tr>
<tr class="separator:ga13968ef2c371ba365d36cfb05c27d1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga882d3dbf73690c171ccd6350170efbf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga882d3dbf73690c171ccd6350170efbf3">ONFI_CMD_RD1</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga882d3dbf73690c171ccd6350170efbf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read (1st cycle)  <a href="#ga882d3dbf73690c171ccd6350170efbf3">More...</a><br /></td></tr>
<tr class="separator:ga882d3dbf73690c171ccd6350170efbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f5f42939c183b9460e4e67de68940d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga5f5f42939c183b9460e4e67de68940d5">ONFI_CMD_RD2</a>&#160;&#160;&#160;0x30U</td></tr>
<tr class="memdesc:ga5f5f42939c183b9460e4e67de68940d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read (2nd cycle)  <a href="#ga5f5f42939c183b9460e4e67de68940d5">More...</a><br /></td></tr>
<tr class="separator:ga5f5f42939c183b9460e4e67de68940d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8dd0c75824e4e2287de9934909e049a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gab8dd0c75824e4e2287de9934909e049a">ONFI_CMD_CHNG_RD_COL1</a>&#160;&#160;&#160;0x05U</td></tr>
<tr class="memdesc:gab8dd0c75824e4e2287de9934909e049a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change Read Column (1st cycle)  <a href="#gab8dd0c75824e4e2287de9934909e049a">More...</a><br /></td></tr>
<tr class="separator:gab8dd0c75824e4e2287de9934909e049a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f0c90948d7aac2b79d281979cb522eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga8f0c90948d7aac2b79d281979cb522eb">ONFI_CMD_CHNG_RD_COL2</a>&#160;&#160;&#160;0xE0U</td></tr>
<tr class="memdesc:ga8f0c90948d7aac2b79d281979cb522eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change Read Column (2nd cycle)  <a href="#ga8f0c90948d7aac2b79d281979cb522eb">More...</a><br /></td></tr>
<tr class="separator:ga8f0c90948d7aac2b79d281979cb522eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff2f5361a5afcca1ac79a1c5bbd5f64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga1ff2f5361a5afcca1ac79a1c5bbd5f64">ONFI_CMD_BLK_ERASE1</a>&#160;&#160;&#160;0x60U</td></tr>
<tr class="memdesc:ga1ff2f5361a5afcca1ac79a1c5bbd5f64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block Erase (1st cycle)  <a href="#ga1ff2f5361a5afcca1ac79a1c5bbd5f64">More...</a><br /></td></tr>
<tr class="separator:ga1ff2f5361a5afcca1ac79a1c5bbd5f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7414a02d236c632060d2c27d712c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga6f7414a02d236c632060d2c27d712c43">ONFI_CMD_BLK_ERASE2</a>&#160;&#160;&#160;0xD0U</td></tr>
<tr class="memdesc:ga6f7414a02d236c632060d2c27d712c43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block Erase (2nd cycle)  <a href="#ga6f7414a02d236c632060d2c27d712c43">More...</a><br /></td></tr>
<tr class="separator:ga6f7414a02d236c632060d2c27d712c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc076484b91097a58870efb6bc414f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga8bc076484b91097a58870efb6bc414f8">ONFI_CMD_RD_STS</a>&#160;&#160;&#160;0x70U</td></tr>
<tr class="memdesc:ga8bc076484b91097a58870efb6bc414f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Status.  <a href="#ga8bc076484b91097a58870efb6bc414f8">More...</a><br /></td></tr>
<tr class="separator:ga8bc076484b91097a58870efb6bc414f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2b66ac14eb5e67c578e633647a7bdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga0d2b66ac14eb5e67c578e633647a7bdb">ONFI_CMD_PG_PROG1</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:ga0d2b66ac14eb5e67c578e633647a7bdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Page Program(1st cycle)  <a href="#ga0d2b66ac14eb5e67c578e633647a7bdb">More...</a><br /></td></tr>
<tr class="separator:ga0d2b66ac14eb5e67c578e633647a7bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca1d174aee44b4db6b12be18f7e3d7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaca1d174aee44b4db6b12be18f7e3d7af">ONFI_CMD_PG_PROG2</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:gaca1d174aee44b4db6b12be18f7e3d7af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Page Program(2nd cycle)  <a href="#gaca1d174aee44b4db6b12be18f7e3d7af">More...</a><br /></td></tr>
<tr class="separator:gaca1d174aee44b4db6b12be18f7e3d7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f736760eaf832cdf8cf267cec5115f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaa6f736760eaf832cdf8cf267cec5115f">ONFI_CMD_CHNG_WR_COL</a>&#160;&#160;&#160;0x85U</td></tr>
<tr class="memdesc:gaa6f736760eaf832cdf8cf267cec5115f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change Write Column.  <a href="#gaa6f736760eaf832cdf8cf267cec5115f">More...</a><br /></td></tr>
<tr class="separator:gaa6f736760eaf832cdf8cf267cec5115f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74128470f016d4664c3f7cc9f499d021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga74128470f016d4664c3f7cc9f499d021">ONFI_CMD_RD_ID</a>&#160;&#160;&#160;0x90U</td></tr>
<tr class="memdesc:ga74128470f016d4664c3f7cc9f499d021"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read ID.  <a href="#ga74128470f016d4664c3f7cc9f499d021">More...</a><br /></td></tr>
<tr class="separator:ga74128470f016d4664c3f7cc9f499d021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134e224e99c932ce36a2c454b50d6bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga134e224e99c932ce36a2c454b50d6bda">ONFI_CMD_RD_PRM_PG</a>&#160;&#160;&#160;0xECU</td></tr>
<tr class="memdesc:ga134e224e99c932ce36a2c454b50d6bda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Parameter Page.  <a href="#ga134e224e99c932ce36a2c454b50d6bda">More...</a><br /></td></tr>
<tr class="separator:ga134e224e99c932ce36a2c454b50d6bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2886bb9abee48f2c8b97561cffa9eafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga2886bb9abee48f2c8b97561cffa9eafa">ONFI_CMD_RST</a>&#160;&#160;&#160;0xFFU</td></tr>
<tr class="memdesc:ga2886bb9abee48f2c8b97561cffa9eafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset.  <a href="#ga2886bb9abee48f2c8b97561cffa9eafa">More...</a><br /></td></tr>
<tr class="separator:ga2886bb9abee48f2c8b97561cffa9eafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e0a2b7d1a78f0ff77d0eb7f95a07242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga0e0a2b7d1a78f0ff77d0eb7f95a07242">ONFI_CMD_MUL_RD1</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga0e0a2b7d1a78f0ff77d0eb7f95a07242"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplane Read (1st cycle)  <a href="#ga0e0a2b7d1a78f0ff77d0eb7f95a07242">More...</a><br /></td></tr>
<tr class="separator:ga0e0a2b7d1a78f0ff77d0eb7f95a07242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636e1b823da3ff7f5690e501635169fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga636e1b823da3ff7f5690e501635169fc">ONFI_CMD_MUL_RD2</a>&#160;&#160;&#160;0x32U</td></tr>
<tr class="memdesc:ga636e1b823da3ff7f5690e501635169fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplane Read (2nd cycle)  <a href="#ga636e1b823da3ff7f5690e501635169fc">More...</a><br /></td></tr>
<tr class="separator:ga636e1b823da3ff7f5690e501635169fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6bf889c87e1df148c6f8f793e57e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaad6bf889c87e1df148c6f8f793e57e33">ONFI_CMD_CPBK_RD1</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gaad6bf889c87e1df148c6f8f793e57e33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyback Read (1st cycle)  <a href="#gaad6bf889c87e1df148c6f8f793e57e33">More...</a><br /></td></tr>
<tr class="separator:gaad6bf889c87e1df148c6f8f793e57e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac27116a174cc275670311c5f892f368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaac27116a174cc275670311c5f892f368">ONFI_CMD_CPBK_RD2</a>&#160;&#160;&#160;0x35U</td></tr>
<tr class="memdesc:gaac27116a174cc275670311c5f892f368"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyback Read (2nd cycle)  <a href="#gaac27116a174cc275670311c5f892f368">More...</a><br /></td></tr>
<tr class="separator:gaac27116a174cc275670311c5f892f368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd359408a3ee261032c73810ab64fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaebd359408a3ee261032c73810ab64fc9">ONFI_CMD_CHNG_RD_COL_ENHCD1</a>&#160;&#160;&#160;0x06U</td></tr>
<tr class="memdesc:gaebd359408a3ee261032c73810ab64fc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change Read Column Enhanced (1st cycle)  <a href="#gaebd359408a3ee261032c73810ab64fc9">More...</a><br /></td></tr>
<tr class="separator:gaebd359408a3ee261032c73810ab64fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99babd0c64a4b5e57c734dd233dd5f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga99babd0c64a4b5e57c734dd233dd5f82">ONFI_CMD_CHNG_RD_COL_ENHCD2</a>&#160;&#160;&#160;0xE0U</td></tr>
<tr class="memdesc:ga99babd0c64a4b5e57c734dd233dd5f82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change Read Column Enhanced (2nd cycle)  <a href="#ga99babd0c64a4b5e57c734dd233dd5f82">More...</a><br /></td></tr>
<tr class="separator:ga99babd0c64a4b5e57c734dd233dd5f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad48e9d0fcfb6db06eada59479233e0b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gad48e9d0fcfb6db06eada59479233e0b4">ONFI_CMD_RD_CACHE_RND1</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gad48e9d0fcfb6db06eada59479233e0b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Cache Random (1st cycle)  <a href="#gad48e9d0fcfb6db06eada59479233e0b4">More...</a><br /></td></tr>
<tr class="separator:gad48e9d0fcfb6db06eada59479233e0b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabe7628dd03a2aa3382897c7567ece2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaabe7628dd03a2aa3382897c7567ece2d">ONFI_CMD_RD_CACHE_RND2</a>&#160;&#160;&#160;0x31U</td></tr>
<tr class="memdesc:gaabe7628dd03a2aa3382897c7567ece2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Cache Random (2nd cycle)  <a href="#gaabe7628dd03a2aa3382897c7567ece2d">More...</a><br /></td></tr>
<tr class="separator:gaabe7628dd03a2aa3382897c7567ece2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed43fd1490dd75d904e4e281c6f2852a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaed43fd1490dd75d904e4e281c6f2852a">ONFI_CMD_RD_CACHE_SEQ</a>&#160;&#160;&#160;0x31U</td></tr>
<tr class="memdesc:gaed43fd1490dd75d904e4e281c6f2852a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Cache Sequential.  <a href="#gaed43fd1490dd75d904e4e281c6f2852a">More...</a><br /></td></tr>
<tr class="separator:gaed43fd1490dd75d904e4e281c6f2852a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga513449407d5fac435cf50a8e12bc47e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga513449407d5fac435cf50a8e12bc47e6">ONFI_CMD_RD_CACHE_END</a>&#160;&#160;&#160;0x3FU</td></tr>
<tr class="memdesc:ga513449407d5fac435cf50a8e12bc47e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Cache End.  <a href="#ga513449407d5fac435cf50a8e12bc47e6">More...</a><br /></td></tr>
<tr class="separator:ga513449407d5fac435cf50a8e12bc47e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9812feaf3d2b58bb2b0dee40450d0180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga9812feaf3d2b58bb2b0dee40450d0180">ONFI_CMD_MUL_BLK_ERASE1</a>&#160;&#160;&#160;0x60U</td></tr>
<tr class="memdesc:ga9812feaf3d2b58bb2b0dee40450d0180"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplane Block Erase (1st cycle)  <a href="#ga9812feaf3d2b58bb2b0dee40450d0180">More...</a><br /></td></tr>
<tr class="separator:ga9812feaf3d2b58bb2b0dee40450d0180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec11b0d84d963fcfddb1ddb480533a9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaec11b0d84d963fcfddb1ddb480533a9d">ONFI_CMD_MUL_BLK_ERASE2</a>&#160;&#160;&#160;0xD1U</td></tr>
<tr class="memdesc:gaec11b0d84d963fcfddb1ddb480533a9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplane Block Erase (2nd cycle)  <a href="#gaec11b0d84d963fcfddb1ddb480533a9d">More...</a><br /></td></tr>
<tr class="separator:gaec11b0d84d963fcfddb1ddb480533a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b7c6c1bbf89946629c6c78f127a297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaa5b7c6c1bbf89946629c6c78f127a297">ONFI_CMD_RD_STS_ENHCD</a>&#160;&#160;&#160;0x78U</td></tr>
<tr class="memdesc:gaa5b7c6c1bbf89946629c6c78f127a297"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Status Enhanced.  <a href="#gaa5b7c6c1bbf89946629c6c78f127a297">More...</a><br /></td></tr>
<tr class="separator:gaa5b7c6c1bbf89946629c6c78f127a297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadccfae0e7570f7460d2ac8b59b7ebe1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gadccfae0e7570f7460d2ac8b59b7ebe1c">ONFI_CMD_BLK_ERASE_INTRLVD2</a>&#160;&#160;&#160;0xD1U</td></tr>
<tr class="memdesc:gadccfae0e7570f7460d2ac8b59b7ebe1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block Erase Interleaved (2nd cycle)  <a href="#gadccfae0e7570f7460d2ac8b59b7ebe1c">More...</a><br /></td></tr>
<tr class="separator:gadccfae0e7570f7460d2ac8b59b7ebe1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5022e4458110a20b09835f7d4dd448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga5c5022e4458110a20b09835f7d4dd448">ONFI_CMD_MUL_PG_PROG1</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:ga5c5022e4458110a20b09835f7d4dd448"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplane Page Program (1st cycle)  <a href="#ga5c5022e4458110a20b09835f7d4dd448">More...</a><br /></td></tr>
<tr class="separator:ga5c5022e4458110a20b09835f7d4dd448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91b7da3e79f8076aad22e88abc85701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gac91b7da3e79f8076aad22e88abc85701">ONFI_CMD_MUL_PG_PROG2</a>&#160;&#160;&#160;0x11U</td></tr>
<tr class="memdesc:gac91b7da3e79f8076aad22e88abc85701"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplane Page Program (2nd cycle)  <a href="#gac91b7da3e79f8076aad22e88abc85701">More...</a><br /></td></tr>
<tr class="separator:gac91b7da3e79f8076aad22e88abc85701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad303d3b12b2244d624b40059bea15627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gad303d3b12b2244d624b40059bea15627">ONFI_CMD_PG_CACHE_PROG1</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:gad303d3b12b2244d624b40059bea15627"><td class="mdescLeft">&#160;</td><td class="mdescRight">Page Cache Program (1st cycle)  <a href="#gad303d3b12b2244d624b40059bea15627">More...</a><br /></td></tr>
<tr class="separator:gad303d3b12b2244d624b40059bea15627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e98fe595f9b2c90a40990bc992afacd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga7e98fe595f9b2c90a40990bc992afacd">ONFI_CMD_PG_CACHE_PROG2</a>&#160;&#160;&#160;0x15U</td></tr>
<tr class="memdesc:ga7e98fe595f9b2c90a40990bc992afacd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Page Cache Program (2nd cycle)  <a href="#ga7e98fe595f9b2c90a40990bc992afacd">More...</a><br /></td></tr>
<tr class="separator:ga7e98fe595f9b2c90a40990bc992afacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb625e11c21f820e10eb8da31868d0d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaeb625e11c21f820e10eb8da31868d0d3">ONFI_CMD_CPBK_PROG1</a>&#160;&#160;&#160;0x85U</td></tr>
<tr class="memdesc:gaeb625e11c21f820e10eb8da31868d0d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyback Program (1st cycle)  <a href="#gaeb625e11c21f820e10eb8da31868d0d3">More...</a><br /></td></tr>
<tr class="separator:gaeb625e11c21f820e10eb8da31868d0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d40c71034e3782bb23a6d6badb0b264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga8d40c71034e3782bb23a6d6badb0b264">ONFI_CMD_CPBK_PROG2</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga8d40c71034e3782bb23a6d6badb0b264"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyback Program (2nd cycle)  <a href="#ga8d40c71034e3782bb23a6d6badb0b264">More...</a><br /></td></tr>
<tr class="separator:ga8d40c71034e3782bb23a6d6badb0b264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ebef0f3fd6a4895581f7a869156122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gad5ebef0f3fd6a4895581f7a869156122">ONFI_CMD_MUL_CPBK_PROG1</a>&#160;&#160;&#160;0x85U</td></tr>
<tr class="memdesc:gad5ebef0f3fd6a4895581f7a869156122"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplane Copyback Program (1st cycle)  <a href="#gad5ebef0f3fd6a4895581f7a869156122">More...</a><br /></td></tr>
<tr class="separator:gad5ebef0f3fd6a4895581f7a869156122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82654fc958524c5d97841507992086a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga82654fc958524c5d97841507992086a8">ONFI_CMD_MUL_CPBK_PROG2</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga82654fc958524c5d97841507992086a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplane Copyback Program (2nd cycle)  <a href="#ga82654fc958524c5d97841507992086a8">More...</a><br /></td></tr>
<tr class="separator:ga82654fc958524c5d97841507992086a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa18558ec576017710850ae614160be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaaa18558ec576017710850ae614160be7">ONFI_CMD_SMALL_DATA_MV1</a>&#160;&#160;&#160;0x85U</td></tr>
<tr class="memdesc:gaaa18558ec576017710850ae614160be7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Small Data Move (1st cycle)  <a href="#gaaa18558ec576017710850ae614160be7">More...</a><br /></td></tr>
<tr class="separator:gaaa18558ec576017710850ae614160be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0096421df4b9df614fba1857b2760c78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga0096421df4b9df614fba1857b2760c78">ONFI_CMD_SMALL_DATA_MV2</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga0096421df4b9df614fba1857b2760c78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Small Data Move (2nd cycle)  <a href="#ga0096421df4b9df614fba1857b2760c78">More...</a><br /></td></tr>
<tr class="separator:ga0096421df4b9df614fba1857b2760c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cac13f9363cd4d04c42a6a374a9eb0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga1cac13f9363cd4d04c42a6a374a9eb0e">ONFI_CMD_CHNG_ROW_ADDR</a>&#160;&#160;&#160;0x85U</td></tr>
<tr class="memdesc:ga1cac13f9363cd4d04c42a6a374a9eb0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change Row Address.  <a href="#ga1cac13f9363cd4d04c42a6a374a9eb0e">More...</a><br /></td></tr>
<tr class="separator:ga1cac13f9363cd4d04c42a6a374a9eb0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga006cfe733cdff5b4696d25b67290a131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga006cfe733cdff5b4696d25b67290a131">ONFI_CMD_VOL_SEL</a>&#160;&#160;&#160;0xE1U</td></tr>
<tr class="memdesc:ga006cfe733cdff5b4696d25b67290a131"><td class="mdescLeft">&#160;</td><td class="mdescRight">Volume Select.  <a href="#ga006cfe733cdff5b4696d25b67290a131">More...</a><br /></td></tr>
<tr class="separator:ga006cfe733cdff5b4696d25b67290a131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8d8f6cfacfabf327a4623d05310bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga3e8d8f6cfacfabf327a4623d05310bbe">ONFI_CMD_ODT_CONF</a>&#160;&#160;&#160;0xE2U</td></tr>
<tr class="memdesc:ga3e8d8f6cfacfabf327a4623d05310bbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">ODT Configure.  <a href="#ga3e8d8f6cfacfabf327a4623d05310bbe">More...</a><br /></td></tr>
<tr class="separator:ga3e8d8f6cfacfabf327a4623d05310bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5562fcfa40c1a1ed1af6bb226f532860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga5562fcfa40c1a1ed1af6bb226f532860">ONFI_CMD_RD_UNIQID</a>&#160;&#160;&#160;0xEDU</td></tr>
<tr class="memdesc:ga5562fcfa40c1a1ed1af6bb226f532860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Unique ID.  <a href="#ga5562fcfa40c1a1ed1af6bb226f532860">More...</a><br /></td></tr>
<tr class="separator:ga5562fcfa40c1a1ed1af6bb226f532860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbf8afcdec47ffb5e24a9e2f580bc9e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gadbf8afcdec47ffb5e24a9e2f580bc9e4">ONFI_CMD_GET_FEATURES</a>&#160;&#160;&#160;0xEEU</td></tr>
<tr class="memdesc:gadbf8afcdec47ffb5e24a9e2f580bc9e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Features.  <a href="#gadbf8afcdec47ffb5e24a9e2f580bc9e4">More...</a><br /></td></tr>
<tr class="separator:gadbf8afcdec47ffb5e24a9e2f580bc9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a77a047f11adfcb8b2b226bd674adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga09a77a047f11adfcb8b2b226bd674adf">ONFI_CMD_SET_FEATURES</a>&#160;&#160;&#160;0xEFU</td></tr>
<tr class="memdesc:ga09a77a047f11adfcb8b2b226bd674adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Features.  <a href="#ga09a77a047f11adfcb8b2b226bd674adf">More...</a><br /></td></tr>
<tr class="separator:ga09a77a047f11adfcb8b2b226bd674adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c2f54918f2486a5a6d1c3417dd1b298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga8c2f54918f2486a5a6d1c3417dd1b298">ONFI_CMD_LUN_GET_FEATURES</a>&#160;&#160;&#160;0xD4U</td></tr>
<tr class="memdesc:ga8c2f54918f2486a5a6d1c3417dd1b298"><td class="mdescLeft">&#160;</td><td class="mdescRight">LUN Get Features.  <a href="#ga8c2f54918f2486a5a6d1c3417dd1b298">More...</a><br /></td></tr>
<tr class="separator:ga8c2f54918f2486a5a6d1c3417dd1b298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a60ad45ff02404e8a578a75e406d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gab6a60ad45ff02404e8a578a75e406d30">ONFI_CMD_LUN_SET_FEATURES</a>&#160;&#160;&#160;0xD5U</td></tr>
<tr class="memdesc:gab6a60ad45ff02404e8a578a75e406d30"><td class="mdescLeft">&#160;</td><td class="mdescRight">LUN Set Features.  <a href="#gab6a60ad45ff02404e8a578a75e406d30">More...</a><br /></td></tr>
<tr class="separator:gab6a60ad45ff02404e8a578a75e406d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa94c1ee47f8fdd7d0688b1f58c7a4a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaa94c1ee47f8fdd7d0688b1f58c7a4a67">ONFI_CMD_RST_LUN</a>&#160;&#160;&#160;0xFAU</td></tr>
<tr class="memdesc:gaa94c1ee47f8fdd7d0688b1f58c7a4a67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset LUN.  <a href="#gaa94c1ee47f8fdd7d0688b1f58c7a4a67">More...</a><br /></td></tr>
<tr class="separator:gaa94c1ee47f8fdd7d0688b1f58c7a4a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050803e462a1b680d607c8bd55c182a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga050803e462a1b680d607c8bd55c182a9">ONFI_CMD_SYN_RST</a>&#160;&#160;&#160;0xFCU</td></tr>
<tr class="memdesc:ga050803e462a1b680d607c8bd55c182a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous Reset.  <a href="#ga050803e462a1b680d607c8bd55c182a9">More...</a><br /></td></tr>
<tr class="separator:ga050803e462a1b680d607c8bd55c182a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga566f7236a328a4a270204560fe7c64e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga566f7236a328a4a270204560fe7c64e4">ONFI_STS_FAIL</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="memdesc:ga566f7236a328a4a270204560fe7c64e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">FAIL.  <a href="#ga566f7236a328a4a270204560fe7c64e4">More...</a><br /></td></tr>
<tr class="separator:ga566f7236a328a4a270204560fe7c64e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3652e61be8a96fc39945ef0a7f6904b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga3652e61be8a96fc39945ef0a7f6904b3">ONFI_STS_FAILC</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:ga3652e61be8a96fc39945ef0a7f6904b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">FAILC.  <a href="#ga3652e61be8a96fc39945ef0a7f6904b3">More...</a><br /></td></tr>
<tr class="separator:ga3652e61be8a96fc39945ef0a7f6904b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ed9da55fa39a8dad4eb68f736def00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaa6ed9da55fa39a8dad4eb68f736def00">ONFI_STS_CSP</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:gaa6ed9da55fa39a8dad4eb68f736def00"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP.  <a href="#gaa6ed9da55fa39a8dad4eb68f736def00">More...</a><br /></td></tr>
<tr class="separator:gaa6ed9da55fa39a8dad4eb68f736def00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03dc9921d6d5bfcfa3649bc0944febd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga03dc9921d6d5bfcfa3649bc0944febd3">ONFI_STS_VSP</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga03dc9921d6d5bfcfa3649bc0944febd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">VSP.  <a href="#ga03dc9921d6d5bfcfa3649bc0944febd3">More...</a><br /></td></tr>
<tr class="separator:ga03dc9921d6d5bfcfa3649bc0944febd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb9beeb39cce1a530069a82e89388a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gacb9beeb39cce1a530069a82e89388a30">ONFI_STS_ARDY</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:gacb9beeb39cce1a530069a82e89388a30"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARDY.  <a href="#gacb9beeb39cce1a530069a82e89388a30">More...</a><br /></td></tr>
<tr class="separator:gacb9beeb39cce1a530069a82e89388a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga570354476303fffc18f281b3a9e9d552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga570354476303fffc18f281b3a9e9d552">ONFI_STS_RDY</a>&#160;&#160;&#160;0x40U</td></tr>
<tr class="memdesc:ga570354476303fffc18f281b3a9e9d552"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDY.  <a href="#ga570354476303fffc18f281b3a9e9d552">More...</a><br /></td></tr>
<tr class="separator:ga570354476303fffc18f281b3a9e9d552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73b6d8376b77fcbae275da4003ef16a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga73b6d8376b77fcbae275da4003ef16a3">ONFI_STS_WP</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:ga73b6d8376b77fcbae275da4003ef16a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">WP_n.  <a href="#ga73b6d8376b77fcbae275da4003ef16a3">More...</a><br /></td></tr>
<tr class="separator:ga73b6d8376b77fcbae275da4003ef16a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga227f8d8d7d2de58dd0b2d6da3006f03e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga227f8d8d7d2de58dd0b2d6da3006f03e">ONFI_CRC_LEN</a>&#160;&#160;&#160;254U</td></tr>
<tr class="memdesc:ga227f8d8d7d2de58dd0b2d6da3006f03e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ONFI CRC Buf Length.  <a href="#ga227f8d8d7d2de58dd0b2d6da3006f03e">More...</a><br /></td></tr>
<tr class="separator:ga227f8d8d7d2de58dd0b2d6da3006f03e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd68e6a60bca7357f93abc8c4c508a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gadd68e6a60bca7357f93abc8c4c508a3b">ONFI_PRM_PG_LEN</a>&#160;&#160;&#160;256U</td></tr>
<tr class="memdesc:gadd68e6a60bca7357f93abc8c4c508a3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parameter Page Length.  <a href="#gadd68e6a60bca7357f93abc8c4c508a3b">More...</a><br /></td></tr>
<tr class="separator:gadd68e6a60bca7357f93abc8c4c508a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd9c44d14d7735aa52faa9d0375c4e84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gadd9c44d14d7735aa52faa9d0375c4e84">ONFI_MND_PRM_PGS</a>&#160;&#160;&#160;3U</td></tr>
<tr class="memdesc:gadd9c44d14d7735aa52faa9d0375c4e84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of mandatory parameter pages.  <a href="#gadd9c44d14d7735aa52faa9d0375c4e84">More...</a><br /></td></tr>
<tr class="separator:gadd9c44d14d7735aa52faa9d0375c4e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8c9c449c2876b31c6f709e0b566cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga5b8c9c449c2876b31c6f709e0b566cb1">ONFI_SIG_LEN</a>&#160;&#160;&#160;4U</td></tr>
<tr class="memdesc:ga5b8c9c449c2876b31c6f709e0b566cb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signature Length.  <a href="#ga5b8c9c449c2876b31c6f709e0b566cb1">More...</a><br /></td></tr>
<tr class="separator:ga5b8c9c449c2876b31c6f709e0b566cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1515e541e1f6e5bd5408cf7de0f98c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaa1515e541e1f6e5bd5408cf7de0f98c2">ONFI_CMD_INVALID</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gaa1515e541e1f6e5bd5408cf7de0f98c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalid Command.  <a href="#gaa1515e541e1f6e5bd5408cf7de0f98c2">More...</a><br /></td></tr>
<tr class="separator:gaa1515e541e1f6e5bd5408cf7de0f98c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8156fa20f5a5f2a0f850ae8e3623795e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga8156fa20f5a5f2a0f850ae8e3623795e">ONFI_READ_ID_LEN</a>&#160;&#160;&#160;4U</td></tr>
<tr class="memdesc:ga8156fa20f5a5f2a0f850ae8e3623795e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ONFI ID length.  <a href="#ga8156fa20f5a5f2a0f850ae8e3623795e">More...</a><br /></td></tr>
<tr class="separator:ga8156fa20f5a5f2a0f850ae8e3623795e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9824e832d027e271f3fb20ff8f04ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaa9824e832d027e271f3fb20ff8f04ba1">ONFI_READ_ID_ADDR</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:gaa9824e832d027e271f3fb20ff8f04ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ONFI Read ID Address.  <a href="#gaa9824e832d027e271f3fb20ff8f04ba1">More...</a><br /></td></tr>
<tr class="separator:gaa9824e832d027e271f3fb20ff8f04ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf68f04880bea3f52a3f6e8871e49dd71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaf68f04880bea3f52a3f6e8871e49dd71">ONFI_READ_ID_ADDR_CYCLES</a>&#160;&#160;&#160;1U</td></tr>
<tr class="memdesc:gaf68f04880bea3f52a3f6e8871e49dd71"><td class="mdescLeft">&#160;</td><td class="mdescRight">ONFI Read ID Address cycles.  <a href="#gaf68f04880bea3f52a3f6e8871e49dd71">More...</a><br /></td></tr>
<tr class="separator:gaf68f04880bea3f52a3f6e8871e49dd71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bed31113a376ac8567d14f4b05cd11b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga6bed31113a376ac8567d14f4b05cd11b">ONFI_PRM_PG_ADDR_CYCLES</a>&#160;&#160;&#160;1U</td></tr>
<tr class="memdesc:ga6bed31113a376ac8567d14f4b05cd11b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ONFI Read Parameter page address cycles.  <a href="#ga6bed31113a376ac8567d14f4b05cd11b">More...</a><br /></td></tr>
<tr class="separator:ga6bed31113a376ac8567d14f4b05cd11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gad3bf507eb42aeef24d208ad336af2354"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gad3bf507eb42aeef24d208ad336af2354">XNandPsu_DataInterface</a> { <a class="el" href="group__nandpsu__v1__3.html#ggad3bf507eb42aeef24d208ad336af2354a93958477d9cccb30ca163194cd149129">XNANDPSU_SDR</a> = 0U, 
<a class="el" href="group__nandpsu__v1__3.html#ggad3bf507eb42aeef24d208ad336af2354acc4e25c296abb500483efc1237b5a357">XNANDPSU_NVDDR</a>
 }<tr class="memdesc:gad3bf507eb42aeef24d208ad336af2354"><td class="mdescLeft">&#160;</td><td class="mdescRight">The XNandPsu_DataInterface enum contains flash operating mode.  <a href="group__nandpsu__v1__3.html#gad3bf507eb42aeef24d208ad336af2354">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gad3bf507eb42aeef24d208ad336af2354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9703b0526518be68242c0ed0d6752e57"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga9703b0526518be68242c0ed0d6752e57">XNandPsu_TimingMode</a> <tr class="memdesc:ga9703b0526518be68242c0ed0d6752e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">XNandPsu_TimingMode enum contains timing modes.  <a href="group__nandpsu__v1__3.html#ga9703b0526518be68242c0ed0d6752e57">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga9703b0526518be68242c0ed0d6752e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd5e9dd87632b8d7e505a3453e1b60d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga1cd5e9dd87632b8d7e505a3453e1b60d">XNandPsu_SWMode</a> { <a class="el" href="group__nandpsu__v1__3.html#gga1cd5e9dd87632b8d7e505a3453e1b60da5345cd378efad32554b36da87b3aba80">XNANDPSU_POLLING</a> = 0, 
<a class="el" href="group__nandpsu__v1__3.html#gga1cd5e9dd87632b8d7e505a3453e1b60da9343a1cc4c75a2c071588349d8f40f19">XNANDPSU_INTERRUPT</a>
 }<tr class="memdesc:ga1cd5e9dd87632b8d7e505a3453e1b60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The XNandPsu_SWMode enum contains the driver operating mode.  <a href="group__nandpsu__v1__3.html#ga1cd5e9dd87632b8d7e505a3453e1b60d">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga1cd5e9dd87632b8d7e505a3453e1b60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a6c72f07b7c94b4bc7efc53ac773b0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga39a6c72f07b7c94b4bc7efc53ac773b0">XNandPsu_DmaMode</a> { <a class="el" href="group__nandpsu__v1__3.html#gga39a6c72f07b7c94b4bc7efc53ac773b0a0946609c88db24ae434b1ca54b26104d">XNANDPSU_PIO</a> = 0, 
<a class="el" href="group__nandpsu__v1__3.html#gga39a6c72f07b7c94b4bc7efc53ac773b0a775bc8e520ecc947a1cb2ebd70d147e8">XNANDPSU_SDMA</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga39a6c72f07b7c94b4bc7efc53ac773b0a05d5497c8b2d7bb983128b08b637094c">XNANDPSU_MDMA</a>
 }<tr class="memdesc:ga39a6c72f07b7c94b4bc7efc53ac773b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The XNandPsu_DmaMode enum contains the controller MDMA mode.  <a href="group__nandpsu__v1__3.html#ga39a6c72f07b7c94b4bc7efc53ac773b0">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga39a6c72f07b7c94b4bc7efc53ac773b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9382565edcb944d473966aac464a58b9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga9382565edcb944d473966aac464a58b9">XNandPsu_EccMode</a> <tr class="memdesc:ga9382565edcb944d473966aac464a58b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The XNandPsu_EccMode enum contains ECC functionality.  <a href="group__nandpsu__v1__3.html#ga9382565edcb944d473966aac464a58b9">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga9382565edcb944d473966aac464a58b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc7c90cb423455c9cbde71127180a6f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga5cc7c90cb423455c9cbde71127180a6f">OnfiCommandList</a> { <br />
&#160;&#160;<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6facb9be765f361bb7efb9073730aac92c6">READ</a> =0, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fac1bb4d3f98660dd9ff544df54865a1a4">MULTIPLANE_READ</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa5e386fa2aa66aa27acf9e361598e5416">COPYBACK_READ</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa93048e7702ea73781e031c18191f6aec">CHANGE_READ_COLUMN</a>, 
<br />
&#160;&#160;<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6faae171823eacd5415967d6e3e3dc5b018">CHANGE_READ_COLUMN_ENHANCED</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa8b269d64de6c130671c1413fd0f2bbb2">READ_CACHE_RANDOM</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa6e10f0cad738041acd1fa97975cc23da">READ_CACHE_SEQUENTIAL</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fafb87592a6a94debf1a77991a2c091967">READ_CACHE_END</a>, 
<br />
&#160;&#160;<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa07c1d6a795c348f8633600a052d26dfd">BLOCK_ERASE</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa6da55484c58c5d7d9c21896cc81e8325">MULTIPLANE_BLOCK_ERASE</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa451fb3a060f895e40024da81e03fe45a">READ_STATUS</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa0bce0059c1fc409f6e99f4b33f5814b8">READ_STATUS_ENHANCED</a>, 
<br />
&#160;&#160;<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fabe9758bc5df677605dcc22e1557c853a">PAGE_PROGRAM</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa9fc6b1d18d6fa77cd74261e9af82f9bc">MULTIPLANE_PAGE_PROGRAM</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa917fd89fc6851edcf198f44f133ddf3a">PAGE_CACHE_PROGRAM</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa80e6a5038c80f1e097965a5a825476ac">COPYBACK_PROGRAM</a>, 
<br />
&#160;&#160;<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fae8ac05fa8c462fb961ed3ccb90923953">MULTIPLANE_COPYBACK_PROGRAM</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa3b12f9ab803cb22e00b53c0135f8fb6c">SMALL_DATA_MOVE</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa7b8cd11c9f3d97de2d293b68927899d6">CHANGE_WRITE_COLUMN</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa6f2fb4ba79d81e825ce5cbfddf394753">CHANGE_ROW_ADDR</a>, 
<br />
&#160;&#160;<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa08d1641fdf7c1a20c4f1563f57d958e8">READ_ID</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa36f72d840fdfef0b83c31ea9aa56e125">VOLUME_SELECT</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa8e5a71b09ac2c50474a1e77fa8fe9f88">ODT_CONFIGURE</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa1589226dbb8a8f0493a8a6df64943518">READ_PARAM_PAGE</a>, 
<br />
&#160;&#160;<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6facef231a1a72298b8f7d1d0013220a79e">READ_UNIQUE_ID</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa9bf6ffa4f6227023e81c1b4ebd1ae5a1">GET_FEATURES</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa4dbe92307b1ecfc6eb4dfb3ee1f59cb7">SET_FEATURES</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa3ce8065a5c78af7c1757640919d376ab">LUN_GET_FEATURES</a>, 
<br />
&#160;&#160;<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6faa383f73d58164c0bc8e2e0abe15dda57">LUN_SET_FEATURES</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fada0346eceffe7ed4a8b311eb93ce6bc0">RESET_LUN</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa27377eb8b77bd38c1b51eda69bd3d888">SYN_RESET</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>, 
<br />
&#160;&#160;<a class="el" href="group__nandpsu__v1__3.html#gga5cc7c90cb423455c9cbde71127180a6fa4d3d3fa486f828228b6a8b5aac3100b0">MAX_CMDS</a>
<br />
 }<tr class="memdesc:ga5cc7c90cb423455c9cbde71127180a6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum defines the ONFI 3.1 commands.  <a href="group__nandpsu__v1__3.html#ga5cc7c90cb423455c9cbde71127180a6f">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga5cc7c90cb423455c9cbde71127180a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga8268e05a9d1a0339dc2ec672d7dd8c79"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga8268e05a9d1a0339dc2ec672d7dd8c79">XNandPsu_CfgInitialize</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, <a class="el" href="struct_x_nand_psu___config.html">XNandPsu_Config</a> *ConfigPtr, u32 EffectiveAddr)</td></tr>
<tr class="memdesc:ga8268e05a9d1a0339dc2ec672d7dd8c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function initializes a specific <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance.  <a href="#ga8268e05a9d1a0339dc2ec672d7dd8c79">More...</a><br /></td></tr>
<tr class="separator:ga8268e05a9d1a0339dc2ec672d7dd8c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37ffc74066c48716b787438f19b70684"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga37ffc74066c48716b787438f19b70684">XNandPsu_EnableDmaMode</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga37ffc74066c48716b787438f19b70684"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables DMA mode of controller operation.  <a href="#ga37ffc74066c48716b787438f19b70684">More...</a><br /></td></tr>
<tr class="separator:ga37ffc74066c48716b787438f19b70684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5768fde1d2659e318fc72562300253c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaa5768fde1d2659e318fc72562300253c">XNandPsu_DisableDmaMode</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr)</td></tr>
<tr class="memdesc:gaa5768fde1d2659e318fc72562300253c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disables DMA mode of driver/controller operation.  <a href="#gaa5768fde1d2659e318fc72562300253c">More...</a><br /></td></tr>
<tr class="separator:gaa5768fde1d2659e318fc72562300253c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f80ab5f2d18a988eb6f6672fdc99d7e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga0f80ab5f2d18a988eb6f6672fdc99d7e">XNandPsu_EnableEccMode</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga0f80ab5f2d18a988eb6f6672fdc99d7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables ECC mode of driver/controller operation.  <a href="#ga0f80ab5f2d18a988eb6f6672fdc99d7e">More...</a><br /></td></tr>
<tr class="separator:ga0f80ab5f2d18a988eb6f6672fdc99d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c8c1204e6c83f910cb4a2b1df423ed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga02c8c1204e6c83f910cb4a2b1df423ed">XNandPsu_DisableEccMode</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga02c8c1204e6c83f910cb4a2b1df423ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disables ECC mode of driver/controller operation.  <a href="#ga02c8c1204e6c83f910cb4a2b1df423ed">More...</a><br /></td></tr>
<tr class="separator:ga02c8c1204e6c83f910cb4a2b1df423ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf276d363e46822efd9ff8ee7b55b906c"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaf276d363e46822efd9ff8ee7b55b906c">XNandPsu_Write</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u64 Offset, u64 Length, u8 *SrcBuf)</td></tr>
<tr class="memdesc:gaf276d363e46822efd9ff8ee7b55b906c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function writes to the flash.  <a href="#gaf276d363e46822efd9ff8ee7b55b906c">More...</a><br /></td></tr>
<tr class="separator:gaf276d363e46822efd9ff8ee7b55b906c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e291db556ad9d33fbd06aa6ab79cb6"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gad7e291db556ad9d33fbd06aa6ab79cb6">XNandPsu_Read</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u64 Offset, u64 Length, u8 *DestBuf)</td></tr>
<tr class="memdesc:gad7e291db556ad9d33fbd06aa6ab79cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads from the flash.  <a href="#gad7e291db556ad9d33fbd06aa6ab79cb6">More...</a><br /></td></tr>
<tr class="separator:gad7e291db556ad9d33fbd06aa6ab79cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb413a5f75317e698fe97ba12fc7d44"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga7fb413a5f75317e698fe97ba12fc7d44">XNandPsu_Erase</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u64 Offset, u64 Length)</td></tr>
<tr class="memdesc:ga7fb413a5f75317e698fe97ba12fc7d44"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function erases the flash.  <a href="#ga7fb413a5f75317e698fe97ba12fc7d44">More...</a><br /></td></tr>
<tr class="separator:ga7fb413a5f75317e698fe97ba12fc7d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4f4816209d1d66b9de152735046b0f"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga7c4f4816209d1d66b9de152735046b0f">XNandPsu_WriteSpareBytes</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u32 Page, u8 *Buf)</td></tr>
<tr class="memdesc:ga7c4f4816209d1d66b9de152735046b0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sends ONFI Program Page command to flash.  <a href="#ga7c4f4816209d1d66b9de152735046b0f">More...</a><br /></td></tr>
<tr class="separator:ga7c4f4816209d1d66b9de152735046b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3f550f53d5c1d7ffead626cf0dd7c3"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga1a3f550f53d5c1d7ffead626cf0dd7c3">XNandPsu_ReadSpareBytes</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u32 Page, u8 *Buf)</td></tr>
<tr class="memdesc:ga1a3f550f53d5c1d7ffead626cf0dd7c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads spare bytes from flash.  <a href="#ga1a3f550f53d5c1d7ffead626cf0dd7c3">More...</a><br /></td></tr>
<tr class="separator:ga1a3f550f53d5c1d7ffead626cf0dd7c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59942044a415eacf3399b77b70fe3a20"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga59942044a415eacf3399b77b70fe3a20">XNandPsu_EraseBlock</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u32 Target, u32 Block)</td></tr>
<tr class="memdesc:ga59942044a415eacf3399b77b70fe3a20"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sends ONFI block erase command to the flash.  <a href="#ga59942044a415eacf3399b77b70fe3a20">More...</a><br /></td></tr>
<tr class="separator:ga59942044a415eacf3399b77b70fe3a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6725c5aa761078a438094bad802045e"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaa6725c5aa761078a438094bad802045e">XNandPsu_GetFeature</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u32 Target, u8 Feature, u8 *Buf)</td></tr>
<tr class="memdesc:gaa6725c5aa761078a438094bad802045e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sends ONFI Get Feature command to flash.  <a href="#gaa6725c5aa761078a438094bad802045e">More...</a><br /></td></tr>
<tr class="separator:gaa6725c5aa761078a438094bad802045e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga785eaf418c8f7e7c3fb6098ba327b720"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga785eaf418c8f7e7c3fb6098ba327b720">XNandPsu_SetFeature</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u32 Target, u8 Feature, u8 *Buf)</td></tr>
<tr class="memdesc:ga785eaf418c8f7e7c3fb6098ba327b720"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sends ONFI Set Feature command to flash.  <a href="#ga785eaf418c8f7e7c3fb6098ba327b720">More...</a><br /></td></tr>
<tr class="separator:ga785eaf418c8f7e7c3fb6098ba327b720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22080a2813ff692c0b64e0bbd9715f91"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga22080a2813ff692c0b64e0bbd9715f91">XNandPsu_ChangeTimingMode</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, <a class="el" href="group__nandpsu__v1__3.html#gad3bf507eb42aeef24d208ad336af2354">XNandPsu_DataInterface</a> NewIntf, <a class="el" href="group__nandpsu__v1__3.html#ga9703b0526518be68242c0ed0d6752e57">XNandPsu_TimingMode</a> NewMode)</td></tr>
<tr class="memdesc:ga22080a2813ff692c0b64e0bbd9715f91"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function changes the data interface and timing mode.  <a href="#ga22080a2813ff692c0b64e0bbd9715f91">More...</a><br /></td></tr>
<tr class="separator:ga22080a2813ff692c0b64e0bbd9715f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb036fc0238a5c54de831574c371450"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gabfb036fc0238a5c54de831574c371450">XNandPsu_Prepare_Cmd</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u8 Cmd1, u8 Cmd2, u8 EccState, u8 DmaMode, u8 AddrCycles)</td></tr>
<tr class="memdesc:gabfb036fc0238a5c54de831574c371450"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function prepares command to be written into command register.  <a href="#gabfb036fc0238a5c54de831574c371450">More...</a><br /></td></tr>
<tr class="separator:gabfb036fc0238a5c54de831574c371450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga834baaa423d26638d10ad7195ba097fa"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga834baaa423d26638d10ad7195ba097fa">XNandPsu_ScanBbt</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga834baaa423d26638d10ad7195ba097fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the Bad Block Table(BBT) if present in flash.  <a href="#ga834baaa423d26638d10ad7195ba097fa">More...</a><br /></td></tr>
<tr class="separator:ga834baaa423d26638d10ad7195ba097fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d3500cacdc26941b76db6a74f8e2b0f"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga8d3500cacdc26941b76db6a74f8e2b0f">XNandPsu_MarkBlockBad</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u32 Block)</td></tr>
<tr class="memdesc:ga8d3500cacdc26941b76db6a74f8e2b0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function marks a block as bad in the RAM based Bad Block Table(BBT).  <a href="#ga8d3500cacdc26941b76db6a74f8e2b0f">More...</a><br /></td></tr>
<tr class="separator:ga8d3500cacdc26941b76db6a74f8e2b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6df6679bb2c84faa7bbec9f4e776ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_nand_psu___config.html">XNandPsu_Config</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga4d6df6679bb2c84faa7bbec9f4e776ee">XNandPsu_LookupConfig</a> (u16 DevID)</td></tr>
<tr class="memdesc:ga4d6df6679bb2c84faa7bbec9f4e776ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Looks up the controller configuration based on the unique controller ID.  <a href="#ga4d6df6679bb2c84faa7bbec9f4e776ee">More...</a><br /></td></tr>
<tr class="separator:ga4d6df6679bb2c84faa7bbec9f4e776ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81efec47413599300b874c98ceffee81"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga81efec47413599300b874c98ceffee81">XNandPsu_InitBbtDesc</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga81efec47413599300b874c98ceffee81"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function initializes the Bad Block Table(BBT) descriptors with a predefined pattern for searching Bad Block Table(BBT) in flash.  <a href="#ga81efec47413599300b874c98ceffee81">More...</a><br /></td></tr>
<tr class="separator:ga81efec47413599300b874c98ceffee81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0696c149568a16f2d804da9bf0b16047"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga0696c149568a16f2d804da9bf0b16047">XNandPsu_IsBlockBad</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u32 Block)</td></tr>
<tr class="memdesc:ga0696c149568a16f2d804da9bf0b16047"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function checks whether a block is bad or not.  <a href="#ga0696c149568a16f2d804da9bf0b16047">More...</a><br /></td></tr>
<tr class="separator:ga0696c149568a16f2d804da9bf0b16047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga474cec95b9bf91d0ae8ec1988792cdd2"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga474cec95b9bf91d0ae8ec1988792cdd2">XNandPsu_OnfiParamPageCrc</a> (u8 *ParamBuf, u32 StartOff, u32 Length)</td></tr>
<tr class="memdesc:ga474cec95b9bf91d0ae8ec1988792cdd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function calculates ONFI paramater page CRC.  <a href="#ga474cec95b9bf91d0ae8ec1988792cdd2">More...</a><br /></td></tr>
<tr class="separator:ga474cec95b9bf91d0ae8ec1988792cdd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga3fcff3ef431cd8ee0f292f0703fe4157"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_nand_psu___config.html">XNandPsu_Config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga3fcff3ef431cd8ee0f292f0703fe4157">XNandPsu_ConfigTable</a> []</td></tr>
<tr class="memdesc:ga3fcff3ef431cd8ee0f292f0703fe4157"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> device in the system has an entry in this table.  <a href="#ga3fcff3ef431cd8ee0f292f0703fe4157">More...</a><br /></td></tr>
<tr class="separator:ga3fcff3ef431cd8ee0f292f0703fe4157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fcff3ef431cd8ee0f292f0703fe4157"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_nand_psu___config.html">XNandPsu_Config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga3fcff3ef431cd8ee0f292f0703fe4157">XNandPsu_ConfigTable</a> []</td></tr>
<tr class="memdesc:ga3fcff3ef431cd8ee0f292f0703fe4157"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> device in the system has an entry in this table.  <a href="#ga3fcff3ef431cd8ee0f292f0703fe4157">More...</a><br /></td></tr>
<tr class="separator:ga3fcff3ef431cd8ee0f292f0703fe4157"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Packet Register bit definitions and masks</h2></td></tr>
<tr class="memitem:gaff5a4f3cd89dbc99bfe07ff67fb33bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaff5a4f3cd89dbc99bfe07ff67fb33bcd">XNANDPSU_PKT_PKT_SIZE_MASK</a>&#160;&#160;&#160;0x000007FFU</td></tr>
<tr class="memdesc:gaff5a4f3cd89dbc99bfe07ff67fb33bcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet Size.  <a href="#gaff5a4f3cd89dbc99bfe07ff67fb33bcd">More...</a><br /></td></tr>
<tr class="separator:gaff5a4f3cd89dbc99bfe07ff67fb33bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94bec18e6ac1a4a005acc2dcb5bb6ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gae94bec18e6ac1a4a005acc2dcb5bb6ca">XNANDPSU_PKT_PKT_CNT_MASK</a>&#160;&#160;&#160;0x00FFF000U</td></tr>
<tr class="memdesc:gae94bec18e6ac1a4a005acc2dcb5bb6ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet Count.  <a href="#gae94bec18e6ac1a4a005acc2dcb5bb6ca">More...</a><br /></td></tr>
<tr class="separator:gae94bec18e6ac1a4a005acc2dcb5bb6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bb914b32ccd8525663a08d8539194e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga7bb914b32ccd8525663a08d8539194e6">XNANDPSU_PKT_PKT_CNT_SHIFT</a>&#160;&#160;&#160;12U</td></tr>
<tr class="memdesc:ga7bb914b32ccd8525663a08d8539194e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet Count Shift.  <a href="#ga7bb914b32ccd8525663a08d8539194e6">More...</a><br /></td></tr>
<tr class="separator:ga7bb914b32ccd8525663a08d8539194e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Memory Address Register 1 bit definitions and masks</h2></td></tr>
<tr class="memitem:ga54ddf708eea2b687890ecdba14d03bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga54ddf708eea2b687890ecdba14d03bb6">XNANDPSU_MEM_ADDR1_COL_ADDR_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga54ddf708eea2b687890ecdba14d03bb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Column Address Mask.  <a href="#ga54ddf708eea2b687890ecdba14d03bb6">More...</a><br /></td></tr>
<tr class="separator:ga54ddf708eea2b687890ecdba14d03bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6eff2647f2f5aa81b257379c2816db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gab6eff2647f2f5aa81b257379c2816db0">XNANDPSU_MEM_ADDR1_PG_ADDR_MASK</a>&#160;&#160;&#160;0xFFFF0000U</td></tr>
<tr class="memdesc:gab6eff2647f2f5aa81b257379c2816db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Page, Block Address Mask.  <a href="#gab6eff2647f2f5aa81b257379c2816db0">More...</a><br /></td></tr>
<tr class="separator:gab6eff2647f2f5aa81b257379c2816db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63bb75546ca3b8263c258c51938b282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gac63bb75546ca3b8263c258c51938b282">XNANDPSU_MEM_ADDR1_PG_ADDR_SHIFT</a>&#160;&#160;&#160;16U</td></tr>
<tr class="memdesc:gac63bb75546ca3b8263c258c51938b282"><td class="mdescLeft">&#160;</td><td class="mdescRight">Page Shift.  <a href="#gac63bb75546ca3b8263c258c51938b282">More...</a><br /></td></tr>
<tr class="separator:gac63bb75546ca3b8263c258c51938b282"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Memory Address Register 2 bit definitions and masks</h2></td></tr>
<tr class="memitem:gaf9f73670a35803702bd1fe6e630523d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaf9f73670a35803702bd1fe6e630523d5">XNANDPSU_MEM_ADDR2_MEM_ADDR_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gaf9f73670a35803702bd1fe6e630523d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory Address.  <a href="#gaf9f73670a35803702bd1fe6e630523d5">More...</a><br /></td></tr>
<tr class="separator:gaf9f73670a35803702bd1fe6e630523d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d13fe52622748d57ad0951c49ff54fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga9d13fe52622748d57ad0951c49ff54fa">XNANDPSU_MEM_ADDR2_BUS_WIDTH_MASK</a>&#160;&#160;&#160;0x01000000U</td></tr>
<tr class="memdesc:ga9d13fe52622748d57ad0951c49ff54fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus Width.  <a href="#ga9d13fe52622748d57ad0951c49ff54fa">More...</a><br /></td></tr>
<tr class="separator:ga9d13fe52622748d57ad0951c49ff54fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53497f5949cc23126b7e3190bd3a6908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga53497f5949cc23126b7e3190bd3a6908">XNANDPSU_MEM_ADDR2_NFC_BCH_MODE_MASK</a>&#160;&#160;&#160;0x0E000000U</td></tr>
<tr class="memdesc:ga53497f5949cc23126b7e3190bd3a6908"><td class="mdescLeft">&#160;</td><td class="mdescRight">BCH Mode Value.  <a href="#ga53497f5949cc23126b7e3190bd3a6908">More...</a><br /></td></tr>
<tr class="separator:ga53497f5949cc23126b7e3190bd3a6908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be27399c2b11f93bb8f2952a162be6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga9be27399c2b11f93bb8f2952a162be6a">XNANDPSU_MEM_ADDR2_MODE_MASK</a>&#160;&#160;&#160;0x30000000U</td></tr>
<tr class="memdesc:ga9be27399c2b11f93bb8f2952a162be6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Connection Mode.  <a href="#ga9be27399c2b11f93bb8f2952a162be6a">More...</a><br /></td></tr>
<tr class="separator:ga9be27399c2b11f93bb8f2952a162be6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababdf3c8f51458162c74b799162a66fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gababdf3c8f51458162c74b799162a66fe">XNANDPSU_MEM_ADDR2_CHIP_SEL_MASK</a>&#160;&#160;&#160;0xC0000000U</td></tr>
<tr class="memdesc:gababdf3c8f51458162c74b799162a66fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip Select.  <a href="#gababdf3c8f51458162c74b799162a66fe">More...</a><br /></td></tr>
<tr class="separator:gababdf3c8f51458162c74b799162a66fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef00be8ac500da3751aea47e8427004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga6ef00be8ac500da3751aea47e8427004">XNANDPSU_MEM_ADDR2_CHIP_SEL_SHIFT</a>&#160;&#160;&#160;30U</td></tr>
<tr class="memdesc:ga6ef00be8ac500da3751aea47e8427004"><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip select shift.  <a href="#ga6ef00be8ac500da3751aea47e8427004">More...</a><br /></td></tr>
<tr class="separator:ga6ef00be8ac500da3751aea47e8427004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af3aa809592a351d652abc03746f6b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga9af3aa809592a351d652abc03746f6b4">XNANDPSU_MEM_ADDR2_BUS_WIDTH_SHIFT</a>&#160;&#160;&#160;24U</td></tr>
<tr class="memdesc:ga9af3aa809592a351d652abc03746f6b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus width shift.  <a href="#ga9af3aa809592a351d652abc03746f6b4">More...</a><br /></td></tr>
<tr class="separator:ga9af3aa809592a351d652abc03746f6b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9c9a193fb3b27e3436d2e81e95f26a"><td class="memItemLeft" align="right" valign="top"><a id="ga8b9c9a193fb3b27e3436d2e81e95f26a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XNANDPSU_MEM_ADDR2_NFC_BCH_MODE_SHIFT</b>&#160;&#160;&#160;25U</td></tr>
<tr class="separator:ga8b9c9a193fb3b27e3436d2e81e95f26a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Command Register bit definitions and masks</h2></td></tr>
<tr class="memitem:ga8be14703559f7520d8a3117232e64c06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga8be14703559f7520d8a3117232e64c06">XNANDPSU_CMD_CMD1_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga8be14703559f7520d8a3117232e64c06"><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Cycle Command  <a href="#ga8be14703559f7520d8a3117232e64c06">More...</a><br /></td></tr>
<tr class="separator:ga8be14703559f7520d8a3117232e64c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadb4a6cbb11dd64c3d6be90a5ccf820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gacadb4a6cbb11dd64c3d6be90a5ccf820">XNANDPSU_CMD_CMD2_MASK</a>&#160;&#160;&#160;0x0000FF00U</td></tr>
<tr class="memdesc:gacadb4a6cbb11dd64c3d6be90a5ccf820"><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Cycle Command  <a href="#gacadb4a6cbb11dd64c3d6be90a5ccf820">More...</a><br /></td></tr>
<tr class="separator:gacadb4a6cbb11dd64c3d6be90a5ccf820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e360fc42464429db754164c281e833f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga6e360fc42464429db754164c281e833f">XNANDPSU_CMD_PG_SIZE_MASK</a>&#160;&#160;&#160;0x03800000U</td></tr>
<tr class="memdesc:ga6e360fc42464429db754164c281e833f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Page Size.  <a href="#ga6e360fc42464429db754164c281e833f">More...</a><br /></td></tr>
<tr class="separator:ga6e360fc42464429db754164c281e833f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1165fe99133cfe6c3c3f6dea1bddd81d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga1165fe99133cfe6c3c3f6dea1bddd81d">XNANDPSU_CMD_DMA_EN_MASK</a>&#160;&#160;&#160;0x0C000000U</td></tr>
<tr class="memdesc:ga1165fe99133cfe6c3c3f6dea1bddd81d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Enable Mode.  <a href="#ga1165fe99133cfe6c3c3f6dea1bddd81d">More...</a><br /></td></tr>
<tr class="separator:ga1165fe99133cfe6c3c3f6dea1bddd81d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b6a2ad4deb045b9ecb3e2309438585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaa1b6a2ad4deb045b9ecb3e2309438585">XNANDPSU_CMD_ADDR_CYCLES_MASK</a>&#160;&#160;&#160;0x70000000U</td></tr>
<tr class="memdesc:gaa1b6a2ad4deb045b9ecb3e2309438585"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Address Cycles.  <a href="#gaa1b6a2ad4deb045b9ecb3e2309438585">More...</a><br /></td></tr>
<tr class="separator:gaa1b6a2ad4deb045b9ecb3e2309438585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d4edc9daf720b8a6dd430b1b41037e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gae9d4edc9daf720b8a6dd430b1b41037e">XNANDPSU_CMD_ECC_ON_MASK</a>&#160;&#160;&#160;0x80000000U</td></tr>
<tr class="memdesc:gae9d4edc9daf720b8a6dd430b1b41037e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC ON/OFF.  <a href="#gae9d4edc9daf720b8a6dd430b1b41037e">More...</a><br /></td></tr>
<tr class="separator:gae9d4edc9daf720b8a6dd430b1b41037e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548e02649547dbb26d3ba373b67a185a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga548e02649547dbb26d3ba373b67a185a">XNANDPSU_CMD_CMD2_SHIFT</a>&#160;&#160;&#160;8U</td></tr>
<tr class="memdesc:ga548e02649547dbb26d3ba373b67a185a"><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Cycle Command Shift  <a href="#ga548e02649547dbb26d3ba373b67a185a">More...</a><br /></td></tr>
<tr class="separator:ga548e02649547dbb26d3ba373b67a185a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d66adb5ed5172971ccd6133e493ee45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga7d66adb5ed5172971ccd6133e493ee45">XNANDPSU_CMD_PG_SIZE_SHIFT</a>&#160;&#160;&#160;23U</td></tr>
<tr class="memdesc:ga7d66adb5ed5172971ccd6133e493ee45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Page Size Shift.  <a href="#ga7d66adb5ed5172971ccd6133e493ee45">More...</a><br /></td></tr>
<tr class="separator:ga7d66adb5ed5172971ccd6133e493ee45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31cd55caad2584c9d1dcf333c526e7ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga31cd55caad2584c9d1dcf333c526e7ca">XNANDPSU_CMD_DMA_EN_SHIFT</a>&#160;&#160;&#160;26U</td></tr>
<tr class="memdesc:ga31cd55caad2584c9d1dcf333c526e7ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Enable Shift.  <a href="#ga31cd55caad2584c9d1dcf333c526e7ca">More...</a><br /></td></tr>
<tr class="separator:ga31cd55caad2584c9d1dcf333c526e7ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4289b87f7c202422ab0c90fe284d759e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga4289b87f7c202422ab0c90fe284d759e">XNANDPSU_CMD_ADDR_CYCLES_SHIFT</a>&#160;&#160;&#160;28U</td></tr>
<tr class="memdesc:ga4289b87f7c202422ab0c90fe284d759e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Address Cycles Shift.  <a href="#ga4289b87f7c202422ab0c90fe284d759e">More...</a><br /></td></tr>
<tr class="separator:ga4289b87f7c202422ab0c90fe284d759e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390ead6fc832b4423d5769094880951f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga390ead6fc832b4423d5769094880951f">XNANDPSU_CMD_ECC_ON_SHIFT</a>&#160;&#160;&#160;31U</td></tr>
<tr class="memdesc:ga390ead6fc832b4423d5769094880951f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC ON/OFF.  <a href="#ga390ead6fc832b4423d5769094880951f">More...</a><br /></td></tr>
<tr class="separator:ga390ead6fc832b4423d5769094880951f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Program Register bit definitions and masks</h2></td></tr>
<tr class="memitem:ga3c38a395e56cd70c7c6bb4cba7b31d43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga3c38a395e56cd70c7c6bb4cba7b31d43">XNANDPSU_PROG_RD_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga3c38a395e56cd70c7c6bb4cba7b31d43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read.  <a href="#ga3c38a395e56cd70c7c6bb4cba7b31d43">More...</a><br /></td></tr>
<tr class="separator:ga3c38a395e56cd70c7c6bb4cba7b31d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e62fd307ad3929f6bd3cadfe6042e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga1e62fd307ad3929f6bd3cadfe6042e23">XNANDPSU_PROG_MUL_DIE_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga1e62fd307ad3929f6bd3cadfe6042e23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multi Die.  <a href="#ga1e62fd307ad3929f6bd3cadfe6042e23">More...</a><br /></td></tr>
<tr class="separator:ga1e62fd307ad3929f6bd3cadfe6042e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438b57de344713f8444fcd11496d1098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga438b57de344713f8444fcd11496d1098">XNANDPSU_PROG_BLK_ERASE_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga438b57de344713f8444fcd11496d1098"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block Erase.  <a href="#ga438b57de344713f8444fcd11496d1098">More...</a><br /></td></tr>
<tr class="separator:ga438b57de344713f8444fcd11496d1098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d41547ab7fd4a73c30439f12f7d4b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga81d41547ab7fd4a73c30439f12f7d4b4">XNANDPSU_PROG_RD_STS_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga81d41547ab7fd4a73c30439f12f7d4b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Status.  <a href="#ga81d41547ab7fd4a73c30439f12f7d4b4">More...</a><br /></td></tr>
<tr class="separator:ga81d41547ab7fd4a73c30439f12f7d4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8283bf247a2fdc39f13634b42da12938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga8283bf247a2fdc39f13634b42da12938">XNANDPSU_PROG_PG_PROG_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:ga8283bf247a2fdc39f13634b42da12938"><td class="mdescLeft">&#160;</td><td class="mdescRight">Page Program.  <a href="#ga8283bf247a2fdc39f13634b42da12938">More...</a><br /></td></tr>
<tr class="separator:ga8283bf247a2fdc39f13634b42da12938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ebdac84eff62e4c0acb55178e58ae6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga4ebdac84eff62e4c0acb55178e58ae6f">XNANDPSU_PROG_MUL_DIE_RD_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:ga4ebdac84eff62e4c0acb55178e58ae6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multi Die Rd.  <a href="#ga4ebdac84eff62e4c0acb55178e58ae6f">More...</a><br /></td></tr>
<tr class="separator:ga4ebdac84eff62e4c0acb55178e58ae6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga174d9c67daa7ee1eb90f9527b8e944f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga174d9c67daa7ee1eb90f9527b8e944f7">XNANDPSU_PROG_RD_ID_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga174d9c67daa7ee1eb90f9527b8e944f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read ID.  <a href="#ga174d9c67daa7ee1eb90f9527b8e944f7">More...</a><br /></td></tr>
<tr class="separator:ga174d9c67daa7ee1eb90f9527b8e944f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ec25683ecf1c52b4386aec2c56e799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga09ec25683ecf1c52b4386aec2c56e799">XNANDPSU_PROG_RD_PRM_PG_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga09ec25683ecf1c52b4386aec2c56e799"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Param Page.  <a href="#ga09ec25683ecf1c52b4386aec2c56e799">More...</a><br /></td></tr>
<tr class="separator:ga09ec25683ecf1c52b4386aec2c56e799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db90a714c444e48f2837a6550baf03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga9db90a714c444e48f2837a6550baf03b">XNANDPSU_PROG_RST_MASK</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="memdesc:ga9db90a714c444e48f2837a6550baf03b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset.  <a href="#ga9db90a714c444e48f2837a6550baf03b">More...</a><br /></td></tr>
<tr class="separator:ga9db90a714c444e48f2837a6550baf03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db393ae018d58368f3fff85591c84fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga6db393ae018d58368f3fff85591c84fe">XNANDPSU_PROG_GET_FEATURES_MASK</a>&#160;&#160;&#160;0x00000200U</td></tr>
<tr class="memdesc:ga6db393ae018d58368f3fff85591c84fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Features.  <a href="#ga6db393ae018d58368f3fff85591c84fe">More...</a><br /></td></tr>
<tr class="separator:ga6db393ae018d58368f3fff85591c84fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf472233e7c587746e007d035d5c6807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gadf472233e7c587746e007d035d5c6807">XNANDPSU_PROG_SET_FEATURES_MASK</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="memdesc:gadf472233e7c587746e007d035d5c6807"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Features.  <a href="#gadf472233e7c587746e007d035d5c6807">More...</a><br /></td></tr>
<tr class="separator:gadf472233e7c587746e007d035d5c6807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda8fb5fcc322128f76db97b6d83a64d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gabda8fb5fcc322128f76db97b6d83a64d">XNANDPSU_PROG_RD_UNQ_ID_MASK</a>&#160;&#160;&#160;0x00000800U</td></tr>
<tr class="memdesc:gabda8fb5fcc322128f76db97b6d83a64d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Unique ID.  <a href="#gabda8fb5fcc322128f76db97b6d83a64d">More...</a><br /></td></tr>
<tr class="separator:gabda8fb5fcc322128f76db97b6d83a64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7739734fff8dd0b231b2b1b617fde0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga7739734fff8dd0b231b2b1b617fde0a4">XNANDPSU_PROG_RD_STS_ENH_MASK</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="memdesc:ga7739734fff8dd0b231b2b1b617fde0a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Status Enhanced.  <a href="#ga7739734fff8dd0b231b2b1b617fde0a4">More...</a><br /></td></tr>
<tr class="separator:ga7739734fff8dd0b231b2b1b617fde0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9ef1217ed97793344622228e3107a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga2c9ef1217ed97793344622228e3107a6">XNANDPSU_PROG_RD_INTRLVD_MASK</a>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="memdesc:ga2c9ef1217ed97793344622228e3107a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Interleaved.  <a href="#ga2c9ef1217ed97793344622228e3107a6">More...</a><br /></td></tr>
<tr class="separator:ga2c9ef1217ed97793344622228e3107a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadf5933321faab54c9b4a9745b2c0288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaadf5933321faab54c9b4a9745b2c0288">XNANDPSU_PROG_CHNG_RD_COL_ENH_MASK</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="memdesc:gaadf5933321faab54c9b4a9745b2c0288"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change Read Column Enhanced.  <a href="#gaadf5933321faab54c9b4a9745b2c0288">More...</a><br /></td></tr>
<tr class="separator:gaadf5933321faab54c9b4a9745b2c0288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1218c07eb4ca421ebebe66ad437e70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gab1218c07eb4ca421ebebe66ad437e70f">XNANDPSU_PROG_COPY_BACK_INTRLVD_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:gab1218c07eb4ca421ebebe66ad437e70f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copy Back Interleaved.  <a href="#gab1218c07eb4ca421ebebe66ad437e70f">More...</a><br /></td></tr>
<tr class="separator:gab1218c07eb4ca421ebebe66ad437e70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb66fdf840870fec5f181204179e3f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaeb66fdf840870fec5f181204179e3f1a">XNANDPSU_PROG_RD_CACHE_START_MASK</a>&#160;&#160;&#160;0x00010000U</td></tr>
<tr class="memdesc:gaeb66fdf840870fec5f181204179e3f1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Cache Start.  <a href="#gaeb66fdf840870fec5f181204179e3f1a">More...</a><br /></td></tr>
<tr class="separator:gaeb66fdf840870fec5f181204179e3f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6418bbc8604bf65ebe368fe07a0fa891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga6418bbc8604bf65ebe368fe07a0fa891">XNANDPSU_PROG_RD_CACHE_SEQ_MASK</a>&#160;&#160;&#160;0x00020000U</td></tr>
<tr class="memdesc:ga6418bbc8604bf65ebe368fe07a0fa891"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Cache Sequential.  <a href="#ga6418bbc8604bf65ebe368fe07a0fa891">More...</a><br /></td></tr>
<tr class="separator:ga6418bbc8604bf65ebe368fe07a0fa891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1126f95d5a98b2375d0266c6db3e92e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga1126f95d5a98b2375d0266c6db3e92e5">XNANDPSU_PROG_RD_CACHE_RAND_MASK</a>&#160;&#160;&#160;0x00040000U</td></tr>
<tr class="memdesc:ga1126f95d5a98b2375d0266c6db3e92e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Cache Random.  <a href="#ga1126f95d5a98b2375d0266c6db3e92e5">More...</a><br /></td></tr>
<tr class="separator:ga1126f95d5a98b2375d0266c6db3e92e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8166724a7206cd0c5564f97977ff444e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga8166724a7206cd0c5564f97977ff444e">XNANDPSU_PROG_RD_CACHE_END_MASK</a>&#160;&#160;&#160;0x00080000U</td></tr>
<tr class="memdesc:ga8166724a7206cd0c5564f97977ff444e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Cache End.  <a href="#ga8166724a7206cd0c5564f97977ff444e">More...</a><br /></td></tr>
<tr class="separator:ga8166724a7206cd0c5564f97977ff444e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca5b1533ad5ea4b17b9a932221c3189a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaca5b1533ad5ea4b17b9a932221c3189a">XNANDPSU_PROG_SMALL_DATA_MOVE_MASK</a>&#160;&#160;&#160;0x00100000U</td></tr>
<tr class="memdesc:gaca5b1533ad5ea4b17b9a932221c3189a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Small Data Move.  <a href="#gaca5b1533ad5ea4b17b9a932221c3189a">More...</a><br /></td></tr>
<tr class="separator:gaca5b1533ad5ea4b17b9a932221c3189a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52a34b9e6851425cef6986b01daf7d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaf52a34b9e6851425cef6986b01daf7d7">XNANDPSU_PROG_CHNG_ROW_ADDR_MASK</a>&#160;&#160;&#160;0x00200000U</td></tr>
<tr class="memdesc:gaf52a34b9e6851425cef6986b01daf7d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change Row Address.  <a href="#gaf52a34b9e6851425cef6986b01daf7d7">More...</a><br /></td></tr>
<tr class="separator:gaf52a34b9e6851425cef6986b01daf7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd3c66bd83d79ea5e89a220e4459a121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gafd3c66bd83d79ea5e89a220e4459a121">XNANDPSU_PROG_CHNG_ROW_ADDR_END_MASK</a>&#160;&#160;&#160;0x00400000U</td></tr>
<tr class="memdesc:gafd3c66bd83d79ea5e89a220e4459a121"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change Row Address End.  <a href="#gafd3c66bd83d79ea5e89a220e4459a121">More...</a><br /></td></tr>
<tr class="separator:gafd3c66bd83d79ea5e89a220e4459a121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7420ae607c46fc1a461eaad42b5310cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga7420ae607c46fc1a461eaad42b5310cc">XNANDPSU_PROG_RST_LUN_MASK</a>&#160;&#160;&#160;0x00800000U</td></tr>
<tr class="memdesc:ga7420ae607c46fc1a461eaad42b5310cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset LUN.  <a href="#ga7420ae607c46fc1a461eaad42b5310cc">More...</a><br /></td></tr>
<tr class="separator:ga7420ae607c46fc1a461eaad42b5310cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa789076d269cb48b93e89cf3c7f82719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaa789076d269cb48b93e89cf3c7f82719">XNANDPSU_PROG_PGM_PG_CLR_MASK</a>&#160;&#160;&#160;0x01000000U</td></tr>
<tr class="memdesc:gaa789076d269cb48b93e89cf3c7f82719"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced Program Page Register Clear.  <a href="#gaa789076d269cb48b93e89cf3c7f82719">More...</a><br /></td></tr>
<tr class="separator:gaa789076d269cb48b93e89cf3c7f82719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff674fd5d8a065adfa37d2c284deee88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaff674fd5d8a065adfa37d2c284deee88">XNANDPSU_PROG_VOL_SEL_MASK</a>&#160;&#160;&#160;0x02000000U</td></tr>
<tr class="memdesc:gaff674fd5d8a065adfa37d2c284deee88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Volume Select.  <a href="#gaff674fd5d8a065adfa37d2c284deee88">More...</a><br /></td></tr>
<tr class="separator:gaff674fd5d8a065adfa37d2c284deee88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccbe018ae70ca6e190c73e8c2b7ca0d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaccbe018ae70ca6e190c73e8c2b7ca0d8">XNANDPSU_PROG_ODT_CONF_MASK</a>&#160;&#160;&#160;0x04000000U</td></tr>
<tr class="memdesc:gaccbe018ae70ca6e190c73e8c2b7ca0d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ODT Configure.  <a href="#gaccbe018ae70ca6e190c73e8c2b7ca0d8">More...</a><br /></td></tr>
<tr class="separator:gaccbe018ae70ca6e190c73e8c2b7ca0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Interrupt Status Enable Register bit definitions and masks</h2></td></tr>
<tr class="memitem:gafb9c672287fcc76bbb63e86e04c596ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gafb9c672287fcc76bbb63e86e04c596ac">XNANDPSU_INTR_STS_EN_BUFF_WR_RDY_STS_EN_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gafb9c672287fcc76bbb63e86e04c596ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer Write Ready Status Enable.  <a href="#gafb9c672287fcc76bbb63e86e04c596ac">More...</a><br /></td></tr>
<tr class="separator:gafb9c672287fcc76bbb63e86e04c596ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145b9b3fbd465190f747e8fb3ff1935a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga145b9b3fbd465190f747e8fb3ff1935a">XNANDPSU_INTR_STS_EN_BUFF_RD_RDY_STS_EN_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga145b9b3fbd465190f747e8fb3ff1935a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer Read Ready Status Enable.  <a href="#ga145b9b3fbd465190f747e8fb3ff1935a">More...</a><br /></td></tr>
<tr class="separator:ga145b9b3fbd465190f747e8fb3ff1935a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad19965121768bf4ada7285e14ad831a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gad19965121768bf4ada7285e14ad831a0">XNANDPSU_INTR_STS_EN_TRANS_COMP_STS_EN_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:gad19965121768bf4ada7285e14ad831a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Complete Status Enable.  <a href="#gad19965121768bf4ada7285e14ad831a0">More...</a><br /></td></tr>
<tr class="separator:gad19965121768bf4ada7285e14ad831a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225e3c2c1e47f366e201862df3f2a425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga225e3c2c1e47f366e201862df3f2a425">XNANDPSU_INTR_STS_EN_MUL_BIT_ERR_STS_EN_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga225e3c2c1e47f366e201862df3f2a425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multi Bit Error Status Enable.  <a href="#ga225e3c2c1e47f366e201862df3f2a425">More...</a><br /></td></tr>
<tr class="separator:ga225e3c2c1e47f366e201862df3f2a425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18cc911e7b742c86aca0cd41427f5709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga18cc911e7b742c86aca0cd41427f5709">XNANDPSU_INTR_STS_EN_ERR_INTR_STS_EN_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:ga18cc911e7b742c86aca0cd41427f5709"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Bit Error Status Enable, BCH Detect Error Status Enable.  <a href="#ga18cc911e7b742c86aca0cd41427f5709">More...</a><br /></td></tr>
<tr class="separator:ga18cc911e7b742c86aca0cd41427f5709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b8ba65fd47a9bcc532ddd420600be16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga1b8ba65fd47a9bcc532ddd420600be16">XNANDPSU_INTR_STS_EN_DMA_INT_STS_EN_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga1b8ba65fd47a9bcc532ddd420600be16"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Status Enable.  <a href="#ga1b8ba65fd47a9bcc532ddd420600be16">More...</a><br /></td></tr>
<tr class="separator:ga1b8ba65fd47a9bcc532ddd420600be16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4991de46bf5054ac551c643f601ac985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga4991de46bf5054ac551c643f601ac985">XNANDPSU_INTR_STS_EN_ERR_AHB_STS_EN_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga4991de46bf5054ac551c643f601ac985"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error AHB Status Enable.  <a href="#ga4991de46bf5054ac551c643f601ac985">More...</a><br /></td></tr>
<tr class="separator:ga4991de46bf5054ac551c643f601ac985"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Interrupt Signal Enable Register bit definitions and masks</h2></td></tr>
<tr class="memitem:ga1992e66b7033b24922ed9ceadd0246b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga1992e66b7033b24922ed9ceadd0246b1">XNANDPSU_INTR_SIG_EN_BUFF_WR_RDY_STS_EN_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga1992e66b7033b24922ed9ceadd0246b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer Write Ready Signal Enable.  <a href="#ga1992e66b7033b24922ed9ceadd0246b1">More...</a><br /></td></tr>
<tr class="separator:ga1992e66b7033b24922ed9ceadd0246b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f422c1d70ba95d7192e18ff0d2ccdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaa3f422c1d70ba95d7192e18ff0d2ccdd">XNANDPSU_INTR_SIG_EN_BUFF_RD_RDY_STS_EN_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:gaa3f422c1d70ba95d7192e18ff0d2ccdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer Read Ready Signal Enable.  <a href="#gaa3f422c1d70ba95d7192e18ff0d2ccdd">More...</a><br /></td></tr>
<tr class="separator:gaa3f422c1d70ba95d7192e18ff0d2ccdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9d3570d2544d2538356983fbc93aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaec9d3570d2544d2538356983fbc93aef">XNANDPSU_INTR_SIG_EN_TRANS_COMP_STS_EN_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:gaec9d3570d2544d2538356983fbc93aef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Complete Signal Enable.  <a href="#gaec9d3570d2544d2538356983fbc93aef">More...</a><br /></td></tr>
<tr class="separator:gaec9d3570d2544d2538356983fbc93aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf834d31e334684f1c3edc2ba85ed4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaccf834d31e334684f1c3edc2ba85ed4b">XNANDPSU_INTR_SIG_EN_MUL_BIT_ERR_STS_EN_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:gaccf834d31e334684f1c3edc2ba85ed4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multi Bit Error Signal Enable.  <a href="#gaccf834d31e334684f1c3edc2ba85ed4b">More...</a><br /></td></tr>
<tr class="separator:gaccf834d31e334684f1c3edc2ba85ed4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4793212af4be840c53cc4fd5100809f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gac4793212af4be840c53cc4fd5100809f">XNANDPSU_INTR_SIG_EN_ERR_INTR_STS_EN_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gac4793212af4be840c53cc4fd5100809f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Bit Error Signal Enable, BCH Detect Error Signal Enable.  <a href="#gac4793212af4be840c53cc4fd5100809f">More...</a><br /></td></tr>
<tr class="separator:gac4793212af4be840c53cc4fd5100809f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f1a8eb12f60f4bcb62e80fa5ea1427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaf0f1a8eb12f60f4bcb62e80fa5ea1427">XNANDPSU_INTR_SIG_EN_DMA_INT_STS_EN_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:gaf0f1a8eb12f60f4bcb62e80fa5ea1427"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Signal Enable.  <a href="#gaf0f1a8eb12f60f4bcb62e80fa5ea1427">More...</a><br /></td></tr>
<tr class="separator:gaf0f1a8eb12f60f4bcb62e80fa5ea1427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cab16ebdaea1fa3b25b94c4a38faa2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga6cab16ebdaea1fa3b25b94c4a38faa2f">XNANDPSU_INTR_SIG_EN_ERR_AHB_STS_EN_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga6cab16ebdaea1fa3b25b94c4a38faa2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error AHB Signal Enable.  <a href="#ga6cab16ebdaea1fa3b25b94c4a38faa2f">More...</a><br /></td></tr>
<tr class="separator:ga6cab16ebdaea1fa3b25b94c4a38faa2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Interrupt Status Register bit definitions and masks</h2></td></tr>
<tr class="memitem:gae62e6f19f413fd5a342a6bad4109a14c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gae62e6f19f413fd5a342a6bad4109a14c">XNANDPSU_INTR_STS_BUFF_WR_RDY_STS_EN_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gae62e6f19f413fd5a342a6bad4109a14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer Write Ready.  <a href="#gae62e6f19f413fd5a342a6bad4109a14c">More...</a><br /></td></tr>
<tr class="separator:gae62e6f19f413fd5a342a6bad4109a14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5bb4ebb8858c80a0fbc70bc9ec1c8c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaa5bb4ebb8858c80a0fbc70bc9ec1c8c4">XNANDPSU_INTR_STS_BUFF_RD_RDY_STS_EN_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:gaa5bb4ebb8858c80a0fbc70bc9ec1c8c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer Read Ready.  <a href="#gaa5bb4ebb8858c80a0fbc70bc9ec1c8c4">More...</a><br /></td></tr>
<tr class="separator:gaa5bb4ebb8858c80a0fbc70bc9ec1c8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97422ad3a8c3a3467e9690f34c2d4b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga97422ad3a8c3a3467e9690f34c2d4b6d">XNANDPSU_INTR_STS_TRANS_COMP_STS_EN_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga97422ad3a8c3a3467e9690f34c2d4b6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Complete.  <a href="#ga97422ad3a8c3a3467e9690f34c2d4b6d">More...</a><br /></td></tr>
<tr class="separator:ga97422ad3a8c3a3467e9690f34c2d4b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc22839b9c591d69f1c8d493e846cb5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gacc22839b9c591d69f1c8d493e846cb5f">XNANDPSU_INTR_STS_MUL_BIT_ERR_STS_EN_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:gacc22839b9c591d69f1c8d493e846cb5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multi Bit Error.  <a href="#gacc22839b9c591d69f1c8d493e846cb5f">More...</a><br /></td></tr>
<tr class="separator:gacc22839b9c591d69f1c8d493e846cb5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a21ebd02928d9a6ad5cde4921518a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga55a21ebd02928d9a6ad5cde4921518a0">XNANDPSU_INTR_STS_ERR_INTR_STS_EN_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:ga55a21ebd02928d9a6ad5cde4921518a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Bit Error, BCH Detect Error.  <a href="#ga55a21ebd02928d9a6ad5cde4921518a0">More...</a><br /></td></tr>
<tr class="separator:ga55a21ebd02928d9a6ad5cde4921518a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a79e28e9cd6a7578ca9acb05f887c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga80a79e28e9cd6a7578ca9acb05f887c5">XNANDPSU_INTR_STS_DMA_INT_STS_EN_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga80a79e28e9cd6a7578ca9acb05f887c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Interrupt.  <a href="#ga80a79e28e9cd6a7578ca9acb05f887c5">More...</a><br /></td></tr>
<tr class="separator:ga80a79e28e9cd6a7578ca9acb05f887c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89851ad93665e6d0f4cda642cd0b29f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga89851ad93665e6d0f4cda642cd0b29f4">XNANDPSU_INTR_STS_ERR_AHB_STS_EN_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga89851ad93665e6d0f4cda642cd0b29f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error AHB.  <a href="#ga89851ad93665e6d0f4cda642cd0b29f4">More...</a><br /></td></tr>
<tr class="separator:ga89851ad93665e6d0f4cda642cd0b29f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Interrupt bit definitions and masks</h2></td></tr>
<tr class="memitem:ga1a2ebef7b0dce3076218b70769c9dd4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga1a2ebef7b0dce3076218b70769c9dd4e">XNANDPSU_INTR_BUFF_WR_RDY_STS_EN_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga1a2ebef7b0dce3076218b70769c9dd4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer Write Ready Status Enable.  <a href="#ga1a2ebef7b0dce3076218b70769c9dd4e">More...</a><br /></td></tr>
<tr class="separator:ga1a2ebef7b0dce3076218b70769c9dd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6e729c0707474c208d2d53fd8f4d78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaf6e729c0707474c208d2d53fd8f4d78b">XNANDPSU_INTR_BUFF_RD_RDY_STS_EN_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:gaf6e729c0707474c208d2d53fd8f4d78b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer Read Ready Status Enable.  <a href="#gaf6e729c0707474c208d2d53fd8f4d78b">More...</a><br /></td></tr>
<tr class="separator:gaf6e729c0707474c208d2d53fd8f4d78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90c8386b1051e1a22edbd499e22277d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga90c8386b1051e1a22edbd499e22277d3">XNANDPSU_INTR_TRANS_COMP_STS_EN_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga90c8386b1051e1a22edbd499e22277d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Complete Status Enable.  <a href="#ga90c8386b1051e1a22edbd499e22277d3">More...</a><br /></td></tr>
<tr class="separator:ga90c8386b1051e1a22edbd499e22277d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00080c00cd52f8d759207f46da1812e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga00080c00cd52f8d759207f46da1812e6">XNANDPSU_INTR_MUL_BIT_ERR_STS_EN_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga00080c00cd52f8d759207f46da1812e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multi Bit Error Status Enable.  <a href="#ga00080c00cd52f8d759207f46da1812e6">More...</a><br /></td></tr>
<tr class="separator:ga00080c00cd52f8d759207f46da1812e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae759a24262ac1abeef7f21b4588537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gafae759a24262ac1abeef7f21b4588537">XNANDPSU_INTR_ERR_INTR_STS_EN_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gafae759a24262ac1abeef7f21b4588537"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Bit Error Status Enable, BCH Detect Error Status Enable.  <a href="#gafae759a24262ac1abeef7f21b4588537">More...</a><br /></td></tr>
<tr class="separator:gafae759a24262ac1abeef7f21b4588537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb73feb9da2cd28883dd8791505a9d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga5bb73feb9da2cd28883dd8791505a9d3">XNANDPSU_INTR_DMA_INT_STS_EN_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga5bb73feb9da2cd28883dd8791505a9d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Status Enable.  <a href="#ga5bb73feb9da2cd28883dd8791505a9d3">More...</a><br /></td></tr>
<tr class="separator:ga5bb73feb9da2cd28883dd8791505a9d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8453a8e2c46bbe91ea858c0733d547a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaf8453a8e2c46bbe91ea858c0733d547a">XNANDPSU_INTR_ERR_AHB_STS_EN_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:gaf8453a8e2c46bbe91ea858c0733d547a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error AHB Status Enable.  <a href="#gaf8453a8e2c46bbe91ea858c0733d547a">More...</a><br /></td></tr>
<tr class="separator:gaf8453a8e2c46bbe91ea858c0733d547a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ID2 Register bit definitions and masks</h2></td></tr>
<tr class="memitem:gacd278344026a53c088f8e57e15e10b4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gacd278344026a53c088f8e57e15e10b4e">XNANDPSU_ID2_DEVICE_ID2_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gacd278344026a53c088f8e57e15e10b4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSB Device ID.  <a href="#gacd278344026a53c088f8e57e15e10b4e">More...</a><br /></td></tr>
<tr class="separator:gacd278344026a53c088f8e57e15e10b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Flash Status Register bit definitions and masks</h2></td></tr>
<tr class="memitem:ga50e271f7688c49f944f5fdd11a28008a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga50e271f7688c49f944f5fdd11a28008a">XNANDPSU_FLASH_STS_FLASH_STS_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga50e271f7688c49f944f5fdd11a28008a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Status Value.  <a href="#ga50e271f7688c49f944f5fdd11a28008a">More...</a><br /></td></tr>
<tr class="separator:ga50e271f7688c49f944f5fdd11a28008a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Timing Register bit definitions and masks</h2></td></tr>
<tr class="memitem:ga6654ac2cca76bc95aca0a3612fe3b435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga6654ac2cca76bc95aca0a3612fe3b435">XNANDPSU_TIMING_TCCS_TIME_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga6654ac2cca76bc95aca0a3612fe3b435"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change column setup time.  <a href="#ga6654ac2cca76bc95aca0a3612fe3b435">More...</a><br /></td></tr>
<tr class="separator:ga6654ac2cca76bc95aca0a3612fe3b435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06d45acea908c6857ef14851bd5e9c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga06d45acea908c6857ef14851bd5e9c63">XNANDPSU_TIMING_SLOW_FAST_TCAD_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga06d45acea908c6857ef14851bd5e9c63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slow/Fast device.  <a href="#ga06d45acea908c6857ef14851bd5e9c63">More...</a><br /></td></tr>
<tr class="separator:ga06d45acea908c6857ef14851bd5e9c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf007d0dffc14a704592683dff2ca981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gacf007d0dffc14a704592683dff2ca981">XNANDPSU_TIMING_DQS_BUFF_SEL_MASK</a>&#160;&#160;&#160;0x00000078U</td></tr>
<tr class="memdesc:gacf007d0dffc14a704592683dff2ca981"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write/Read data transaction value.  <a href="#gacf007d0dffc14a704592683dff2ca981">More...</a><br /></td></tr>
<tr class="separator:gacf007d0dffc14a704592683dff2ca981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8d1587d7dc738a35c3ec367b605a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga5a8d1587d7dc738a35c3ec367b605a92">XNANDPSU_TIMING_TADL_TIME_MASK</a>&#160;&#160;&#160;0x00007F80U</td></tr>
<tr class="memdesc:ga5a8d1587d7dc738a35c3ec367b605a92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address latch enable to Data loading time.  <a href="#ga5a8d1587d7dc738a35c3ec367b605a92">More...</a><br /></td></tr>
<tr class="separator:ga5a8d1587d7dc738a35c3ec367b605a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ECC Register bit definitions and masks</h2></td></tr>
<tr class="memitem:gaa15d3fa3bf04e12027240dd40fa6dfc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaa15d3fa3bf04e12027240dd40fa6dfc1">XNANDPSU_ECC_ADDR_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gaa15d3fa3bf04e12027240dd40fa6dfc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC address.  <a href="#gaa15d3fa3bf04e12027240dd40fa6dfc1">More...</a><br /></td></tr>
<tr class="separator:gaa15d3fa3bf04e12027240dd40fa6dfc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd72b80bb40b06903b297413e34dd1c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gabd72b80bb40b06903b297413e34dd1c0">XNANDPSU_ECC_SIZE_MASK</a>&#160;&#160;&#160;0x01FF0000U</td></tr>
<tr class="memdesc:gabd72b80bb40b06903b297413e34dd1c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC size.  <a href="#gabd72b80bb40b06903b297413e34dd1c0">More...</a><br /></td></tr>
<tr class="separator:gabd72b80bb40b06903b297413e34dd1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e4296f9673030022b7a75c12fec561e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga3e4296f9673030022b7a75c12fec561e">XNANDPSU_ECC_HAMMING_BCH_MASK</a>&#160;&#160;&#160;0x02000000U</td></tr>
<tr class="memdesc:ga3e4296f9673030022b7a75c12fec561e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hamming/BCH support.  <a href="#ga3e4296f9673030022b7a75c12fec561e">More...</a><br /></td></tr>
<tr class="separator:ga3e4296f9673030022b7a75c12fec561e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ECC Error Count Register bit definitions and masks</h2></td></tr>
<tr class="memitem:ga620d7a1db0f858f953768fe5529dd0fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga620d7a1db0f858f953768fe5529dd0fe">XNANDPSU_ECC_ERR_CNT_PKT_BND_ERR_CNT_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga620d7a1db0f858f953768fe5529dd0fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet bound error count.  <a href="#ga620d7a1db0f858f953768fe5529dd0fe">More...</a><br /></td></tr>
<tr class="separator:ga620d7a1db0f858f953768fe5529dd0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b650601243772063b53a755fb91e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaa4b650601243772063b53a755fb91e5b">XNANDPSU_ECC_ERR_CNT_PG_BND_ERR_CNT_MASK</a>&#160;&#160;&#160;0x0000FF00U</td></tr>
<tr class="memdesc:gaa4b650601243772063b53a755fb91e5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Page bound error count.  <a href="#gaa4b650601243772063b53a755fb91e5b">More...</a><br /></td></tr>
<tr class="separator:gaa4b650601243772063b53a755fb91e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ECC Spare Command Register bit definitions and masks</h2></td></tr>
<tr class="memitem:ga50abec7f8c788073e486877a8734c58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga50abec7f8c788073e486877a8734c58e">XNANDPSU_ECC_SPR_CMD_SPR_CMD_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga50abec7f8c788073e486877a8734c58e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC spare command.  <a href="#ga50abec7f8c788073e486877a8734c58e">More...</a><br /></td></tr>
<tr class="separator:ga50abec7f8c788073e486877a8734c58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71944613f55039e041250518447d300a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga71944613f55039e041250518447d300a">XNANDPSU_ECC_SPR_CMD_ECC_ADDR_CYCLES_MASK</a>&#160;&#160;&#160;0x70000000U</td></tr>
<tr class="memdesc:ga71944613f55039e041250518447d300a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of ECC/ spare address cycles.  <a href="#ga71944613f55039e041250518447d300a">More...</a><br /></td></tr>
<tr class="separator:ga71944613f55039e041250518447d300a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Data Interface Register bit definitions and masks</h2></td></tr>
<tr class="memitem:ga0814a2358814f9ecd61b675a3b05a3e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga0814a2358814f9ecd61b675a3b05a3e6">XNANDPSU_DATA_INTF_SDR_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:ga0814a2358814f9ecd61b675a3b05a3e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDR mode.  <a href="#ga0814a2358814f9ecd61b675a3b05a3e6">More...</a><br /></td></tr>
<tr class="separator:ga0814a2358814f9ecd61b675a3b05a3e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2af319aa44c2289c2ad189f85adc64af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga2af319aa44c2289c2ad189f85adc64af">XNANDPSU_DATA_INTF_NVDDR_MASK</a>&#160;&#160;&#160;0x00000038U</td></tr>
<tr class="memdesc:ga2af319aa44c2289c2ad189f85adc64af"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVDDR mode.  <a href="#ga2af319aa44c2289c2ad189f85adc64af">More...</a><br /></td></tr>
<tr class="separator:ga2af319aa44c2289c2ad189f85adc64af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga735bb9e568cf60cb8900b3b6d8546ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga735bb9e568cf60cb8900b3b6d8546ebc">XNANDPSU_DATA_INTF_NVDDR2_MASK</a>&#160;&#160;&#160;0x000001C0U</td></tr>
<tr class="memdesc:ga735bb9e568cf60cb8900b3b6d8546ebc"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVDDR2 mode.  <a href="#ga735bb9e568cf60cb8900b3b6d8546ebc">More...</a><br /></td></tr>
<tr class="separator:ga735bb9e568cf60cb8900b3b6d8546ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f9ceae9a7e9e68fdf6e99a8bdf6f049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga2f9ceae9a7e9e68fdf6e99a8bdf6f049">XNANDPSU_DATA_INTF_DATA_INTF_MASK</a>&#160;&#160;&#160;0x00000600U</td></tr>
<tr class="memdesc:ga2f9ceae9a7e9e68fdf6e99a8bdf6f049"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Interface.  <a href="#ga2f9ceae9a7e9e68fdf6e99a8bdf6f049">More...</a><br /></td></tr>
<tr class="separator:ga2f9ceae9a7e9e68fdf6e99a8bdf6f049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a9a4d7449ae8c2c8c6dbea6cbc93cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga59a9a4d7449ae8c2c8c6dbea6cbc93cc">XNANDPSU_DATA_INTF_NVDDR_SHIFT</a>&#160;&#160;&#160;3U</td></tr>
<tr class="memdesc:ga59a9a4d7449ae8c2c8c6dbea6cbc93cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVDDR mode shift.  <a href="#ga59a9a4d7449ae8c2c8c6dbea6cbc93cc">More...</a><br /></td></tr>
<tr class="separator:ga59a9a4d7449ae8c2c8c6dbea6cbc93cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44655d50665d8b4ae9064abcc3dd125b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga44655d50665d8b4ae9064abcc3dd125b">XNANDPSU_DATA_INTF_DATA_INTF_SHIFT</a>&#160;&#160;&#160;9U</td></tr>
<tr class="memdesc:ga44655d50665d8b4ae9064abcc3dd125b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Interface Shift.  <a href="#ga44655d50665d8b4ae9064abcc3dd125b">More...</a><br /></td></tr>
<tr class="separator:ga44655d50665d8b4ae9064abcc3dd125b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DMA Buffer Boundary Register bit definitions and masks</h2></td></tr>
<tr class="memitem:ga5a52ede33796646e263eccb79de35e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga5a52ede33796646e263eccb79de35e4c">XNANDPSU_DMA_BUF_BND_BND_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:ga5a52ede33796646e263eccb79de35e4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA buffer boundary.  <a href="#ga5a52ede33796646e263eccb79de35e4c">More...</a><br /></td></tr>
<tr class="separator:ga5a52ede33796646e263eccb79de35e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a30a7722ba522b2ded438107a1b1d85"><td class="memItemLeft" align="right" valign="top"><a id="ga1a30a7722ba522b2ded438107a1b1d85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XNANDPSU_DMA_BUF_BND_4K</b>&#160;&#160;&#160;0x0U</td></tr>
<tr class="separator:ga1a30a7722ba522b2ded438107a1b1d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d03cdc92c07f64b644cb72bf6f09b7"><td class="memItemLeft" align="right" valign="top"><a id="gaf4d03cdc92c07f64b644cb72bf6f09b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XNANDPSU_DMA_BUF_BND_8K</b>&#160;&#160;&#160;0x1U</td></tr>
<tr class="separator:gaf4d03cdc92c07f64b644cb72bf6f09b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5e0b4cdbe94dd80c6a06e8e0bd7411"><td class="memItemLeft" align="right" valign="top"><a id="ga4d5e0b4cdbe94dd80c6a06e8e0bd7411"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XNANDPSU_DMA_BUF_BND_16K</b>&#160;&#160;&#160;0x2U</td></tr>
<tr class="separator:ga4d5e0b4cdbe94dd80c6a06e8e0bd7411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga577823d119c58459a85fcfd216a11040"><td class="memItemLeft" align="right" valign="top"><a id="ga577823d119c58459a85fcfd216a11040"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XNANDPSU_DMA_BUF_BND_32K</b>&#160;&#160;&#160;0x3U</td></tr>
<tr class="separator:ga577823d119c58459a85fcfd216a11040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e5c076af97cf2bd83e1ab09855798e7"><td class="memItemLeft" align="right" valign="top"><a id="ga5e5c076af97cf2bd83e1ab09855798e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XNANDPSU_DMA_BUF_BND_64K</b>&#160;&#160;&#160;0x4U</td></tr>
<tr class="separator:ga5e5c076af97cf2bd83e1ab09855798e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41cd2daa2f115be27f6ba0a5b70c1e22"><td class="memItemLeft" align="right" valign="top"><a id="ga41cd2daa2f115be27f6ba0a5b70c1e22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XNANDPSU_DMA_BUF_BND_128K</b>&#160;&#160;&#160;0x5U</td></tr>
<tr class="separator:ga41cd2daa2f115be27f6ba0a5b70c1e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ee94423e3d58af1184800d09d440e2d"><td class="memItemLeft" align="right" valign="top"><a id="ga9ee94423e3d58af1184800d09d440e2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XNANDPSU_DMA_BUF_BND_256K</b>&#160;&#160;&#160;0x6U</td></tr>
<tr class="separator:ga9ee94423e3d58af1184800d09d440e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74c3eee06ddff89dc0187ec43482cf0"><td class="memItemLeft" align="right" valign="top"><a id="gaa74c3eee06ddff89dc0187ec43482cf0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XNANDPSU_DMA_BUF_BND_512K</b>&#160;&#160;&#160;0x7U</td></tr>
<tr class="separator:gaa74c3eee06ddff89dc0187ec43482cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Slave DMA Configuration Register bit definitions and masks</h2></td></tr>
<tr class="memitem:gac7be29ad840652c3fc1e630ccbdf27ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gac7be29ad840652c3fc1e630ccbdf27ef">XNANDPSU_SLV_DMA_CONF_SDMA_TX_RX_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gac7be29ad840652c3fc1e630ccbdf27ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave DMA Transfer Direction.  <a href="#gac7be29ad840652c3fc1e630ccbdf27ef">More...</a><br /></td></tr>
<tr class="separator:gac7be29ad840652c3fc1e630ccbdf27ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a94a156a69e8c0f1e4df1b569b4e5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga5a94a156a69e8c0f1e4df1b569b4e5fd">XNANDPSU_SLV_DMA_CONF_DMA_TRANS_CNT_MASK</a>&#160;&#160;&#160;0x001FFFFEU</td></tr>
<tr class="memdesc:ga5a94a156a69e8c0f1e4df1b569b4e5fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave DMA Transfer Count.  <a href="#ga5a94a156a69e8c0f1e4df1b569b4e5fd">More...</a><br /></td></tr>
<tr class="separator:ga5a94a156a69e8c0f1e4df1b569b4e5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c0fb19838e962ee547fd98412d4148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga61c0fb19838e962ee547fd98412d4148">XNANDPSU_SLV_DMA_CONF_DMA_BURST_SIZE_MASK</a>&#160;&#160;&#160;0x00E00000U</td></tr>
<tr class="memdesc:ga61c0fb19838e962ee547fd98412d4148"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave DMA Burst Size.  <a href="#ga61c0fb19838e962ee547fd98412d4148">More...</a><br /></td></tr>
<tr class="separator:ga61c0fb19838e962ee547fd98412d4148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga617818e7f37f8a06b1be1b225745b4aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga617818e7f37f8a06b1be1b225745b4aa">XNANDPSU_SLV_DMA_CONF_DMA_TMOUT_CNT_VAL_MASK</a>&#160;&#160;&#160;0x0F000000U</td></tr>
<tr class="memdesc:ga617818e7f37f8a06b1be1b225745b4aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Timeout Counter Value.  <a href="#ga617818e7f37f8a06b1be1b225745b4aa">More...</a><br /></td></tr>
<tr class="separator:ga617818e7f37f8a06b1be1b225745b4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108ad1c6e87db6855e6ea8a785078e99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga108ad1c6e87db6855e6ea8a785078e99">XNANDPSU_SLV_DMA_CONF_SDMA_EN_MASK</a>&#160;&#160;&#160;0x10000000U</td></tr>
<tr class="memdesc:ga108ad1c6e87db6855e6ea8a785078e99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave DMA Enable.  <a href="#ga108ad1c6e87db6855e6ea8a785078e99">More...</a><br /></td></tr>
<tr class="separator:ga108ad1c6e87db6855e6ea8a785078e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaf541edc53a66ed48f638b75789dce6d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf541edc53a66ed48f638b75789dce6d7">&#9670;&nbsp;</a></span>IS_ONFI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_ONFI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Buff</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((Buff)[0] == (u8)<span class="charliteral">&#39;O&#39;</span>) &amp;&amp; ((Buff)[1] == (u8)<span class="charliteral">&#39;N&#39;</span>) &amp;&amp;     \</div><div class="line">        ((Buff)[2] == (u8)<span class="charliteral">&#39;F&#39;</span>) &amp;&amp; ((Buff)[3] == (u8)<span class="charliteral">&#39;I&#39;</span>)</div></div><!-- fragment -->
<p>This macro checks for the ONFI ID. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Buff</td><td>is the buffer holding ONFI ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>none. </dd></dl>

</div>
</div>
<a id="ga1ff2f5361a5afcca1ac79a1c5bbd5f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ff2f5361a5afcca1ac79a1c5bbd5f64">&#9670;&nbsp;</a></span>ONFI_CMD_BLK_ERASE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_BLK_ERASE1&#160;&#160;&#160;0x60U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Block Erase (1st cycle) </p>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#ga59942044a415eacf3399b77b70fe3a20">XNandPsu_EraseBlock()</a>.</p>

</div>
</div>
<a id="ga6f7414a02d236c632060d2c27d712c43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f7414a02d236c632060d2c27d712c43">&#9670;&nbsp;</a></span>ONFI_CMD_BLK_ERASE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_BLK_ERASE2&#160;&#160;&#160;0xD0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Block Erase (2nd cycle) </p>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#ga59942044a415eacf3399b77b70fe3a20">XNandPsu_EraseBlock()</a>.</p>

</div>
</div>
<a id="gadccfae0e7570f7460d2ac8b59b7ebe1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadccfae0e7570f7460d2ac8b59b7ebe1c">&#9670;&nbsp;</a></span>ONFI_CMD_BLK_ERASE_INTRLVD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_BLK_ERASE_INTRLVD2&#160;&#160;&#160;0xD1U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Block Erase Interleaved (2nd cycle) </p>

</div>
</div>
<a id="gab8dd0c75824e4e2287de9934909e049a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8dd0c75824e4e2287de9934909e049a">&#9670;&nbsp;</a></span>ONFI_CMD_CHNG_RD_COL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_CHNG_RD_COL1&#160;&#160;&#160;0x05U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Change Read Column (1st cycle) </p>

</div>
</div>
<a id="ga8f0c90948d7aac2b79d281979cb522eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f0c90948d7aac2b79d281979cb522eb">&#9670;&nbsp;</a></span>ONFI_CMD_CHNG_RD_COL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_CHNG_RD_COL2&#160;&#160;&#160;0xE0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Change Read Column (2nd cycle) </p>

</div>
</div>
<a id="gaebd359408a3ee261032c73810ab64fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebd359408a3ee261032c73810ab64fc9">&#9670;&nbsp;</a></span>ONFI_CMD_CHNG_RD_COL_ENHCD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_CHNG_RD_COL_ENHCD1&#160;&#160;&#160;0x06U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Change Read Column Enhanced (1st cycle) </p>

</div>
</div>
<a id="ga99babd0c64a4b5e57c734dd233dd5f82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99babd0c64a4b5e57c734dd233dd5f82">&#9670;&nbsp;</a></span>ONFI_CMD_CHNG_RD_COL_ENHCD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_CHNG_RD_COL_ENHCD2&#160;&#160;&#160;0xE0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Change Read Column Enhanced (2nd cycle) </p>

</div>
</div>
<a id="ga1cac13f9363cd4d04c42a6a374a9eb0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cac13f9363cd4d04c42a6a374a9eb0e">&#9670;&nbsp;</a></span>ONFI_CMD_CHNG_ROW_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_CHNG_ROW_ADDR&#160;&#160;&#160;0x85U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Change Row Address. </p>

</div>
</div>
<a id="gaa6f736760eaf832cdf8cf267cec5115f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6f736760eaf832cdf8cf267cec5115f">&#9670;&nbsp;</a></span>ONFI_CMD_CHNG_WR_COL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_CHNG_WR_COL&#160;&#160;&#160;0x85U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Change Write Column. </p>

</div>
</div>
<a id="gaeb625e11c21f820e10eb8da31868d0d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb625e11c21f820e10eb8da31868d0d3">&#9670;&nbsp;</a></span>ONFI_CMD_CPBK_PROG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_CPBK_PROG1&#160;&#160;&#160;0x85U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Copyback Program (1st cycle) </p>

</div>
</div>
<a id="ga8d40c71034e3782bb23a6d6badb0b264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d40c71034e3782bb23a6d6badb0b264">&#9670;&nbsp;</a></span>ONFI_CMD_CPBK_PROG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_CPBK_PROG2&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Copyback Program (2nd cycle) </p>

</div>
</div>
<a id="gaad6bf889c87e1df148c6f8f793e57e33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad6bf889c87e1df148c6f8f793e57e33">&#9670;&nbsp;</a></span>ONFI_CMD_CPBK_RD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_CPBK_RD1&#160;&#160;&#160;0x00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Copyback Read (1st cycle) </p>

</div>
</div>
<a id="gaac27116a174cc275670311c5f892f368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac27116a174cc275670311c5f892f368">&#9670;&nbsp;</a></span>ONFI_CMD_CPBK_RD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_CPBK_RD2&#160;&#160;&#160;0x35U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Copyback Read (2nd cycle) </p>

</div>
</div>
<a id="gadbf8afcdec47ffb5e24a9e2f580bc9e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbf8afcdec47ffb5e24a9e2f580bc9e4">&#9670;&nbsp;</a></span>ONFI_CMD_GET_FEATURES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_GET_FEATURES&#160;&#160;&#160;0xEEU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Get Features. </p>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#gaa6725c5aa761078a438094bad802045e">XNandPsu_GetFeature()</a>.</p>

</div>
</div>
<a id="gaa1515e541e1f6e5bd5408cf7de0f98c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1515e541e1f6e5bd5408cf7de0f98c2">&#9670;&nbsp;</a></span>ONFI_CMD_INVALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_INVALID&#160;&#160;&#160;0x00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Invalid Command. </p>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#gaa6725c5aa761078a438094bad802045e">XNandPsu_GetFeature()</a>, and <a class="el" href="group__nandpsu__v1__3.html#ga785eaf418c8f7e7c3fb6098ba327b720">XNandPsu_SetFeature()</a>.</p>

</div>
</div>
<a id="ga8c2f54918f2486a5a6d1c3417dd1b298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c2f54918f2486a5a6d1c3417dd1b298">&#9670;&nbsp;</a></span>ONFI_CMD_LUN_GET_FEATURES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_LUN_GET_FEATURES&#160;&#160;&#160;0xD4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>LUN Get Features. </p>

</div>
</div>
<a id="gab6a60ad45ff02404e8a578a75e406d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6a60ad45ff02404e8a578a75e406d30">&#9670;&nbsp;</a></span>ONFI_CMD_LUN_SET_FEATURES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_LUN_SET_FEATURES&#160;&#160;&#160;0xD5U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>LUN Set Features. </p>

</div>
</div>
<a id="ga9812feaf3d2b58bb2b0dee40450d0180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9812feaf3d2b58bb2b0dee40450d0180">&#9670;&nbsp;</a></span>ONFI_CMD_MUL_BLK_ERASE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_MUL_BLK_ERASE1&#160;&#160;&#160;0x60U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Multiplane Block Erase (1st cycle) </p>

</div>
</div>
<a id="gaec11b0d84d963fcfddb1ddb480533a9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec11b0d84d963fcfddb1ddb480533a9d">&#9670;&nbsp;</a></span>ONFI_CMD_MUL_BLK_ERASE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_MUL_BLK_ERASE2&#160;&#160;&#160;0xD1U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Multiplane Block Erase (2nd cycle) </p>

</div>
</div>
<a id="gad5ebef0f3fd6a4895581f7a869156122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5ebef0f3fd6a4895581f7a869156122">&#9670;&nbsp;</a></span>ONFI_CMD_MUL_CPBK_PROG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_MUL_CPBK_PROG1&#160;&#160;&#160;0x85U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Multiplane Copyback Program (1st cycle) </p>

</div>
</div>
<a id="ga82654fc958524c5d97841507992086a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82654fc958524c5d97841507992086a8">&#9670;&nbsp;</a></span>ONFI_CMD_MUL_CPBK_PROG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_MUL_CPBK_PROG2&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Multiplane Copyback Program (2nd cycle) </p>

</div>
</div>
<a id="ga5c5022e4458110a20b09835f7d4dd448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c5022e4458110a20b09835f7d4dd448">&#9670;&nbsp;</a></span>ONFI_CMD_MUL_PG_PROG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_MUL_PG_PROG1&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Multiplane Page Program (1st cycle) </p>

</div>
</div>
<a id="gac91b7da3e79f8076aad22e88abc85701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac91b7da3e79f8076aad22e88abc85701">&#9670;&nbsp;</a></span>ONFI_CMD_MUL_PG_PROG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_MUL_PG_PROG2&#160;&#160;&#160;0x11U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Multiplane Page Program (2nd cycle) </p>

</div>
</div>
<a id="ga0e0a2b7d1a78f0ff77d0eb7f95a07242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e0a2b7d1a78f0ff77d0eb7f95a07242">&#9670;&nbsp;</a></span>ONFI_CMD_MUL_RD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_MUL_RD1&#160;&#160;&#160;0x00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Multiplane Read (1st cycle) </p>

</div>
</div>
<a id="ga636e1b823da3ff7f5690e501635169fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga636e1b823da3ff7f5690e501635169fc">&#9670;&nbsp;</a></span>ONFI_CMD_MUL_RD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_MUL_RD2&#160;&#160;&#160;0x32U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Multiplane Read (2nd cycle) </p>

</div>
</div>
<a id="ga3e8d8f6cfacfabf327a4623d05310bbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e8d8f6cfacfabf327a4623d05310bbe">&#9670;&nbsp;</a></span>ONFI_CMD_ODT_CONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_ODT_CONF&#160;&#160;&#160;0xE2U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>ODT Configure. </p>

</div>
</div>
<a id="gad303d3b12b2244d624b40059bea15627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad303d3b12b2244d624b40059bea15627">&#9670;&nbsp;</a></span>ONFI_CMD_PG_CACHE_PROG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_PG_CACHE_PROG1&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Page Cache Program (1st cycle) </p>

</div>
</div>
<a id="ga7e98fe595f9b2c90a40990bc992afacd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e98fe595f9b2c90a40990bc992afacd">&#9670;&nbsp;</a></span>ONFI_CMD_PG_CACHE_PROG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_PG_CACHE_PROG2&#160;&#160;&#160;0x15U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Page Cache Program (2nd cycle) </p>

</div>
</div>
<a id="ga0d2b66ac14eb5e67c578e633647a7bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d2b66ac14eb5e67c578e633647a7bdb">&#9670;&nbsp;</a></span>ONFI_CMD_PG_PROG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_PG_PROG1&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Page Program(1st cycle) </p>

</div>
</div>
<a id="gaca1d174aee44b4db6b12be18f7e3d7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca1d174aee44b4db6b12be18f7e3d7af">&#9670;&nbsp;</a></span>ONFI_CMD_PG_PROG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_PG_PROG2&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Page Program(2nd cycle) </p>

</div>
</div>
<a id="ga882d3dbf73690c171ccd6350170efbf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga882d3dbf73690c171ccd6350170efbf3">&#9670;&nbsp;</a></span>ONFI_CMD_RD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_RD1&#160;&#160;&#160;0x00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Read (1st cycle) </p>

</div>
</div>
<a id="ga5f5f42939c183b9460e4e67de68940d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f5f42939c183b9460e4e67de68940d5">&#9670;&nbsp;</a></span>ONFI_CMD_RD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_RD2&#160;&#160;&#160;0x30U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Read (2nd cycle) </p>

</div>
</div>
<a id="ga513449407d5fac435cf50a8e12bc47e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga513449407d5fac435cf50a8e12bc47e6">&#9670;&nbsp;</a></span>ONFI_CMD_RD_CACHE_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_RD_CACHE_END&#160;&#160;&#160;0x3FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Read Cache End. </p>

</div>
</div>
<a id="gad48e9d0fcfb6db06eada59479233e0b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad48e9d0fcfb6db06eada59479233e0b4">&#9670;&nbsp;</a></span>ONFI_CMD_RD_CACHE_RND1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_RD_CACHE_RND1&#160;&#160;&#160;0x00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Read Cache Random (1st cycle) </p>

</div>
</div>
<a id="gaabe7628dd03a2aa3382897c7567ece2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabe7628dd03a2aa3382897c7567ece2d">&#9670;&nbsp;</a></span>ONFI_CMD_RD_CACHE_RND2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_RD_CACHE_RND2&#160;&#160;&#160;0x31U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Read Cache Random (2nd cycle) </p>

</div>
</div>
<a id="gaed43fd1490dd75d904e4e281c6f2852a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed43fd1490dd75d904e4e281c6f2852a">&#9670;&nbsp;</a></span>ONFI_CMD_RD_CACHE_SEQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_RD_CACHE_SEQ&#160;&#160;&#160;0x31U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Read Cache Sequential. </p>

</div>
</div>
<a id="ga74128470f016d4664c3f7cc9f499d021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74128470f016d4664c3f7cc9f499d021">&#9670;&nbsp;</a></span>ONFI_CMD_RD_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_RD_ID&#160;&#160;&#160;0x90U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Read ID. </p>

</div>
</div>
<a id="ga134e224e99c932ce36a2c454b50d6bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga134e224e99c932ce36a2c454b50d6bda">&#9670;&nbsp;</a></span>ONFI_CMD_RD_PRM_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_RD_PRM_PG&#160;&#160;&#160;0xECU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Read Parameter Page. </p>

</div>
</div>
<a id="ga8bc076484b91097a58870efb6bc414f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bc076484b91097a58870efb6bc414f8">&#9670;&nbsp;</a></span>ONFI_CMD_RD_STS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_RD_STS&#160;&#160;&#160;0x70U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Read Status. </p>

</div>
</div>
<a id="gaa5b7c6c1bbf89946629c6c78f127a297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5b7c6c1bbf89946629c6c78f127a297">&#9670;&nbsp;</a></span>ONFI_CMD_RD_STS_ENHCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_RD_STS_ENHCD&#160;&#160;&#160;0x78U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Read Status Enhanced. </p>

</div>
</div>
<a id="ga5562fcfa40c1a1ed1af6bb226f532860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5562fcfa40c1a1ed1af6bb226f532860">&#9670;&nbsp;</a></span>ONFI_CMD_RD_UNIQID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_RD_UNIQID&#160;&#160;&#160;0xEDU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Read Unique ID. </p>

</div>
</div>
<a id="ga2886bb9abee48f2c8b97561cffa9eafa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2886bb9abee48f2c8b97561cffa9eafa">&#9670;&nbsp;</a></span>ONFI_CMD_RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_RST&#160;&#160;&#160;0xFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Reset. </p>

</div>
</div>
<a id="gaa94c1ee47f8fdd7d0688b1f58c7a4a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa94c1ee47f8fdd7d0688b1f58c7a4a67">&#9670;&nbsp;</a></span>ONFI_CMD_RST_LUN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_RST_LUN&#160;&#160;&#160;0xFAU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Reset LUN. </p>

</div>
</div>
<a id="ga09a77a047f11adfcb8b2b226bd674adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09a77a047f11adfcb8b2b226bd674adf">&#9670;&nbsp;</a></span>ONFI_CMD_SET_FEATURES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_SET_FEATURES&#160;&#160;&#160;0xEFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Set Features. </p>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#ga785eaf418c8f7e7c3fb6098ba327b720">XNandPsu_SetFeature()</a>.</p>

</div>
</div>
<a id="gaaa18558ec576017710850ae614160be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa18558ec576017710850ae614160be7">&#9670;&nbsp;</a></span>ONFI_CMD_SMALL_DATA_MV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_SMALL_DATA_MV1&#160;&#160;&#160;0x85U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Small Data Move (1st cycle) </p>

</div>
</div>
<a id="ga0096421df4b9df614fba1857b2760c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0096421df4b9df614fba1857b2760c78">&#9670;&nbsp;</a></span>ONFI_CMD_SMALL_DATA_MV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_SMALL_DATA_MV2&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Small Data Move (2nd cycle) </p>

</div>
</div>
<a id="ga050803e462a1b680d607c8bd55c182a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga050803e462a1b680d607c8bd55c182a9">&#9670;&nbsp;</a></span>ONFI_CMD_SYN_RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_SYN_RST&#160;&#160;&#160;0xFCU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Synchronous Reset. </p>

</div>
</div>
<a id="ga006cfe733cdff5b4696d25b67290a131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga006cfe733cdff5b4696d25b67290a131">&#9670;&nbsp;</a></span>ONFI_CMD_VOL_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CMD_VOL_SEL&#160;&#160;&#160;0xE1U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Volume Select. </p>

</div>
</div>
<a id="ga227f8d8d7d2de58dd0b2d6da3006f03e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga227f8d8d7d2de58dd0b2d6da3006f03e">&#9670;&nbsp;</a></span>ONFI_CRC_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_CRC_LEN&#160;&#160;&#160;254U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>ONFI CRC Buf Length. </p>

</div>
</div>
<a id="gadd9c44d14d7735aa52faa9d0375c4e84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd9c44d14d7735aa52faa9d0375c4e84">&#9670;&nbsp;</a></span>ONFI_MND_PRM_PGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_MND_PRM_PGS&#160;&#160;&#160;3U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Number of mandatory parameter pages. </p>

</div>
</div>
<a id="ga6bed31113a376ac8567d14f4b05cd11b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bed31113a376ac8567d14f4b05cd11b">&#9670;&nbsp;</a></span>ONFI_PRM_PG_ADDR_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_PRM_PG_ADDR_CYCLES&#160;&#160;&#160;1U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>ONFI Read Parameter page address cycles. </p>

</div>
</div>
<a id="gadd68e6a60bca7357f93abc8c4c508a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd68e6a60bca7357f93abc8c4c508a3b">&#9670;&nbsp;</a></span>ONFI_PRM_PG_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_PRM_PG_LEN&#160;&#160;&#160;256U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Parameter Page Length. </p>

</div>
</div>
<a id="gaa9824e832d027e271f3fb20ff8f04ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9824e832d027e271f3fb20ff8f04ba1">&#9670;&nbsp;</a></span>ONFI_READ_ID_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_READ_ID_ADDR&#160;&#160;&#160;0x20U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>ONFI Read ID Address. </p>

</div>
</div>
<a id="gaf68f04880bea3f52a3f6e8871e49dd71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf68f04880bea3f52a3f6e8871e49dd71">&#9670;&nbsp;</a></span>ONFI_READ_ID_ADDR_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_READ_ID_ADDR_CYCLES&#160;&#160;&#160;1U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>ONFI Read ID Address cycles. </p>

</div>
</div>
<a id="ga8156fa20f5a5f2a0f850ae8e3623795e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8156fa20f5a5f2a0f850ae8e3623795e">&#9670;&nbsp;</a></span>ONFI_READ_ID_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_READ_ID_LEN&#160;&#160;&#160;4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>ONFI ID length. </p>

</div>
</div>
<a id="ga5b8c9c449c2876b31c6f709e0b566cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b8c9c449c2876b31c6f709e0b566cb1">&#9670;&nbsp;</a></span>ONFI_SIG_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_SIG_LEN&#160;&#160;&#160;4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>Signature Length. </p>

</div>
</div>
<a id="gacb9beeb39cce1a530069a82e89388a30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb9beeb39cce1a530069a82e89388a30">&#9670;&nbsp;</a></span>ONFI_STS_ARDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_STS_ARDY&#160;&#160;&#160;0x20U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>ARDY. </p>

</div>
</div>
<a id="gaa6ed9da55fa39a8dad4eb68f736def00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6ed9da55fa39a8dad4eb68f736def00">&#9670;&nbsp;</a></span>ONFI_STS_CSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_STS_CSP&#160;&#160;&#160;0x08U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>CSP. </p>

</div>
</div>
<a id="ga566f7236a328a4a270204560fe7c64e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga566f7236a328a4a270204560fe7c64e4">&#9670;&nbsp;</a></span>ONFI_STS_FAIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_STS_FAIL&#160;&#160;&#160;0x01U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>FAIL. </p>

</div>
</div>
<a id="ga3652e61be8a96fc39945ef0a7f6904b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3652e61be8a96fc39945ef0a7f6904b3">&#9670;&nbsp;</a></span>ONFI_STS_FAILC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_STS_FAILC&#160;&#160;&#160;0x02U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>FAILC. </p>

</div>
</div>
<a id="ga570354476303fffc18f281b3a9e9d552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga570354476303fffc18f281b3a9e9d552">&#9670;&nbsp;</a></span>ONFI_STS_RDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_STS_RDY&#160;&#160;&#160;0x40U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>RDY. </p>

</div>
</div>
<a id="ga03dc9921d6d5bfcfa3649bc0944febd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03dc9921d6d5bfcfa3649bc0944febd3">&#9670;&nbsp;</a></span>ONFI_STS_VSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_STS_VSP&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>VSP. </p>

</div>
</div>
<a id="ga73b6d8376b77fcbae275da4003ef16a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73b6d8376b77fcbae275da4003ef16a3">&#9670;&nbsp;</a></span>ONFI_STS_WP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONFI_STS_WP&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>WP_n. </p>

</div>
</div>
<a id="ga44468a12c0daa5d41e199571492dc127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44468a12c0daa5d41e199571492dc127">&#9670;&nbsp;</a></span>XNANDPSU_BB_PATTERN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BB_PATTERN&#160;&#160;&#160;0xFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Bad block pattern to search in a page. </p>

</div>
</div>
<a id="ga551969de298499c9b9ae02fb0492b3c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga551969de298499c9b9ae02fb0492b3c5">&#9670;&nbsp;</a></span>XNANDPSU_BB_PTRN_LEN_LARGE_PAGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BB_PTRN_LEN_LARGE_PAGE&#160;&#160;&#160;2U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Bad block pattern length. </p>

</div>
</div>
<a id="gaf2fca85db01dd8042d55ef9c941c14d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2fca85db01dd8042d55ef9c941c14d2">&#9670;&nbsp;</a></span>XNANDPSU_BB_PTRN_LEN_SML_PAGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BB_PTRN_LEN_SML_PAGE&#160;&#160;&#160;1U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Bad block pattern length. </p>

</div>
</div>
<a id="ga4756f4b4142832eac6140bec053d3321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4756f4b4142832eac6140bec053d3321">&#9670;&nbsp;</a></span>XNANDPSU_BB_PTRN_OFF_LARGE_PAGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BB_PTRN_OFF_LARGE_PAGE&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Bad block pattern offset in a large page. </p>

</div>
</div>
<a id="ga057429ec300b458dc1afa9dd250a35e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga057429ec300b458dc1afa9dd250a35e8">&#9670;&nbsp;</a></span>XNANDPSU_BB_PTRN_OFF_SML_PAGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BB_PTRN_OFF_SML_PAGE&#160;&#160;&#160;5U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Bad block pattern offset in a page. </p>

</div>
</div>
<a id="gad347e168120f24a56851f8c5620c131f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad347e168120f24a56851f8c5620c131f">&#9670;&nbsp;</a></span>XNANDPSU_BBT_BLOCK_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BBT_BLOCK_SHIFT&#160;&#160;&#160;2U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Block shift value for a block in BBT. </p>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#ga0696c149568a16f2d804da9bf0b16047">XNandPsu_IsBlockBad()</a>, <a class="el" href="group__nandpsu__v1__3.html#ga8d3500cacdc26941b76db6a74f8e2b0f">XNandPsu_MarkBlockBad()</a>, and <a class="el" href="group__nandpsu__v1__3.html#ga834baaa423d26638d10ad7195ba097fa">XNandPsu_ScanBbt()</a>.</p>

</div>
</div>
<a id="gab8ff4a8ea1edf29af83fc31d5e2daa41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8ff4a8ea1edf29af83fc31d5e2daa41">&#9670;&nbsp;</a></span>XNANDPSU_BBT_DESC_MAX_BLOCKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BBT_DESC_MAX_BLOCKS&#160;&#160;&#160;64U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Bad block Table max blocks. </p>

</div>
</div>
<a id="ga10e75208945a1b28f29b5443b5e065b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10e75208945a1b28f29b5443b5e065b1">&#9670;&nbsp;</a></span>XNANDPSU_BBT_DESC_PAGE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BBT_DESC_PAGE_OFFSET&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Page offset of Bad Block Table Desc. </p>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#ga81efec47413599300b874c98ceffee81">XNandPsu_InitBbtDesc()</a>.</p>

</div>
</div>
<a id="gad0efed392553c9331ae3fb9baa78836d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0efed392553c9331ae3fb9baa78836d">&#9670;&nbsp;</a></span>XNANDPSU_BBT_DESC_SIG_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BBT_DESC_SIG_LEN&#160;&#160;&#160;4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Bad block Table signature length. </p>

</div>
</div>
<a id="ga2fbae911237f1098fa3b1c20a91fb8d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fbae911237f1098fa3b1c20a91fb8d8">&#9670;&nbsp;</a></span>XNANDPSU_BBT_DESC_SIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BBT_DESC_SIG_OFFSET&#160;&#160;&#160;8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Bad Block Table signature offset. </p>

</div>
</div>
<a id="ga9156c2546dd4cacddafd3d7994dd18c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9156c2546dd4cacddafd3d7994dd18c0">&#9670;&nbsp;</a></span>XNANDPSU_BBT_DESC_VER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BBT_DESC_VER_OFFSET&#160;&#160;&#160;12U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Bad block Table version offset. </p>

</div>
</div>
<a id="ga586b68531dbfde53fda300a8c759c331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga586b68531dbfde53fda300a8c759c331">&#9670;&nbsp;</a></span>XNANDPSU_BBT_ENTRY_NUM_BLOCKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BBT_ENTRY_NUM_BLOCKS&#160;&#160;&#160;4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Num of blocks in one BBT entry. </p>

</div>
</div>
<a id="ga764b27fa4ceeeaa725b270aa67a56f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga764b27fa4ceeeaa725b270aa67a56f37">&#9670;&nbsp;</a></span>XNANDPSU_BBT_SCAN_2ND_PAGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BBT_SCAN_2ND_PAGE&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Scan the second page for bad block information. </p>

</div>
</div>
<a id="gaff73343551dffb555cf517e534367dba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff73343551dffb555cf517e534367dba">&#9670;&nbsp;</a></span>XNandPsu_BbtBlockShift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNandPsu_BbtBlockShift</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Block</td><td>)</td>
          <td>&#160;&#160;&#160;(u8)(((Block) * 2U) &amp; XNANDPSU_BLOCK_SHIFT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>This macro returns the Block shift value corresponding to a Block. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Block</td><td>is the block number.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Block shift value</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#ga0696c149568a16f2d804da9bf0b16047">XNandPsu_IsBlockBad()</a>, and <a class="el" href="group__nandpsu__v1__3.html#ga8d3500cacdc26941b76db6a74f8e2b0f">XNandPsu_MarkBlockBad()</a>.</p>

</div>
</div>
<a id="gaab930920a8bf8a2366cf8e39778adf84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab930920a8bf8a2366cf8e39778adf84">&#9670;&nbsp;</a></span>XNANDPSU_BCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BCH&#160;&#160;&#160;0x2U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>BCH Flash. </p>

</div>
</div>
<a id="gac47b1d1d15d7a802c9e1df6fdeef077e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac47b1d1d15d7a802c9e1df6fdeef077e">&#9670;&nbsp;</a></span>XNANDPSU_BLOCK_BAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BLOCK_BAD&#160;&#160;&#160;0x1U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Block is bad. </p>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#ga8d3500cacdc26941b76db6a74f8e2b0f">XNandPsu_MarkBlockBad()</a>.</p>

</div>
</div>
<a id="ga348168c700fc08a01f4e7461411b5990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga348168c700fc08a01f4e7461411b5990">&#9670;&nbsp;</a></span>XNANDPSU_BLOCK_FACTORY_BAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BLOCK_FACTORY_BAD&#160;&#160;&#160;0x3U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Factory marked bad block. </p>

</div>
</div>
<a id="ga89a8698138bec588951e84cdb865f74b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89a8698138bec588951e84cdb865f74b">&#9670;&nbsp;</a></span>XNANDPSU_BLOCK_GOOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BLOCK_GOOD&#160;&#160;&#160;0x0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Block is good. </p>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#ga0696c149568a16f2d804da9bf0b16047">XNandPsu_IsBlockBad()</a>.</p>

</div>
</div>
<a id="ga169a802d7c58b5cf2cfdefeb3b3d0ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga169a802d7c58b5cf2cfdefeb3b3d0ff6">&#9670;&nbsp;</a></span>XNANDPSU_BLOCK_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BLOCK_RESERVED&#160;&#160;&#160;0x2U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Reserved block. </p>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#ga0696c149568a16f2d804da9bf0b16047">XNandPsu_IsBlockBad()</a>.</p>

</div>
</div>
<a id="gacf04d553b388771f817eebe4916a48bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf04d553b388771f817eebe4916a48bb">&#9670;&nbsp;</a></span>XNANDPSU_BLOCK_SHIFT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BLOCK_SHIFT_MASK&#160;&#160;&#160;0x06U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Block shift mask for a Bad Block Table entry byte. </p>

</div>
</div>
<a id="ga32360ae4d4d3035b35a3f825d6afa3cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32360ae4d4d3035b35a3f825d6afa3cf">&#9670;&nbsp;</a></span>XNANDPSU_BLOCK_TYPE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BLOCK_TYPE_MASK&#160;&#160;&#160;0x03U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Block type mask. </p>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#ga0696c149568a16f2d804da9bf0b16047">XNandPsu_IsBlockBad()</a>, and <a class="el" href="group__nandpsu__v1__3.html#ga8d3500cacdc26941b76db6a74f8e2b0f">XNandPsu_MarkBlockBad()</a>.</p>

</div>
</div>
<a id="ga1890472a2b558a5800d21e32c78b6d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1890472a2b558a5800d21e32c78b6d30">&#9670;&nbsp;</a></span>XNANDPSU_BUF_DATA_PORT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_BUF_DATA_PORT_OFFSET&#160;&#160;&#160;0x30U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Buffer Data Port Register. </p>

</div>
</div>
<a id="gac4a7a1715cbf95a1f16b34e6d0041d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4a7a1715cbf95a1f16b34e6d0041d2d">&#9670;&nbsp;</a></span>XNandPsu_ClrBits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNandPsu_ClrBits</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BitMask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group__nandpsu__v1__3.html#ga13968ef2c371ba365d36cfb05c27d1f9">XNandPsu_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,            \</div><div class="line">                (RegOffset),                                            \</div><div class="line">        ((u32)(<a class="code" href="group__nandpsu__v1__3.html#ga541264d14f94a94ef2db439d66eaef00">XNandPsu_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">                (RegOffset)) &amp; ~(BitMask))))</div><div class="ttc" id="group__nandpsu__v1__3_html_ga13968ef2c371ba365d36cfb05c27d1f9"><div class="ttname"><a href="group__nandpsu__v1__3.html#ga13968ef2c371ba365d36cfb05c27d1f9">XNandPsu_WriteReg</a></div><div class="ttdeci">#define XNandPsu_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">This macro writes the given register. </div><div class="ttdef"><b>Definition:</b> xnandpsu_hw.h:649</div></div>
<div class="ttc" id="group__nandpsu__v1__3_html_ga541264d14f94a94ef2db439d66eaef00"><div class="ttname"><a href="group__nandpsu__v1__3.html#ga541264d14f94a94ef2db439d66eaef00">XNandPsu_ReadReg</a></div><div class="ttdeci">#define XNandPsu_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">This macro reads the given register. </div><div class="ttdef"><b>Definition:</b> xnandpsu_hw.h:631</div></div>
</div><!-- fragment -->
<p>This macro clears the bitmask in the register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance of the controller. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset. </td></tr>
    <tr><td class="paramname">BitMask</td><td>is the bitmask.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void XNandPsu_ClrBits(<a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> *InstancePtr, u32 RegOffset, u32 BitMask) </dd></dl>

</div>
</div>
<a id="gaa1b6a2ad4deb045b9ecb3e2309438585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1b6a2ad4deb045b9ecb3e2309438585">&#9670;&nbsp;</a></span>XNANDPSU_CMD_ADDR_CYCLES_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_CMD_ADDR_CYCLES_MASK&#160;&#160;&#160;0x70000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Number of Address Cycles. </p>

</div>
</div>
<a id="ga4289b87f7c202422ab0c90fe284d759e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4289b87f7c202422ab0c90fe284d759e">&#9670;&nbsp;</a></span>XNANDPSU_CMD_ADDR_CYCLES_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_CMD_ADDR_CYCLES_SHIFT&#160;&#160;&#160;28U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Number of Address Cycles Shift. </p>

</div>
</div>
<a id="ga8be14703559f7520d8a3117232e64c06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8be14703559f7520d8a3117232e64c06">&#9670;&nbsp;</a></span>XNANDPSU_CMD_CMD1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_CMD_CMD1_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>1st Cycle Command </p>

</div>
</div>
<a id="gacadb4a6cbb11dd64c3d6be90a5ccf820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacadb4a6cbb11dd64c3d6be90a5ccf820">&#9670;&nbsp;</a></span>XNANDPSU_CMD_CMD2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_CMD_CMD2_MASK&#160;&#160;&#160;0x0000FF00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>2nd Cycle Command </p>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#gabfb036fc0238a5c54de831574c371450">XNandPsu_Prepare_Cmd()</a>.</p>

</div>
</div>
<a id="ga548e02649547dbb26d3ba373b67a185a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga548e02649547dbb26d3ba373b67a185a">&#9670;&nbsp;</a></span>XNANDPSU_CMD_CMD2_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_CMD_CMD2_SHIFT&#160;&#160;&#160;8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>2nd Cycle Command Shift </p>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#gabfb036fc0238a5c54de831574c371450">XNandPsu_Prepare_Cmd()</a>.</p>

</div>
</div>
<a id="ga1165fe99133cfe6c3c3f6dea1bddd81d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1165fe99133cfe6c3c3f6dea1bddd81d">&#9670;&nbsp;</a></span>XNANDPSU_CMD_DMA_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_CMD_DMA_EN_MASK&#160;&#160;&#160;0x0C000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>DMA Enable Mode. </p>

</div>
</div>
<a id="ga31cd55caad2584c9d1dcf333c526e7ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31cd55caad2584c9d1dcf333c526e7ca">&#9670;&nbsp;</a></span>XNANDPSU_CMD_DMA_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_CMD_DMA_EN_SHIFT&#160;&#160;&#160;26U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>DMA Enable Shift. </p>

</div>
</div>
<a id="gae9d4edc9daf720b8a6dd430b1b41037e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9d4edc9daf720b8a6dd430b1b41037e">&#9670;&nbsp;</a></span>XNANDPSU_CMD_ECC_ON_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_CMD_ECC_ON_MASK&#160;&#160;&#160;0x80000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>ECC ON/OFF. </p>

</div>
</div>
<a id="ga390ead6fc832b4423d5769094880951f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga390ead6fc832b4423d5769094880951f">&#9670;&nbsp;</a></span>XNANDPSU_CMD_ECC_ON_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_CMD_ECC_ON_SHIFT&#160;&#160;&#160;31U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>ECC ON/OFF. </p>

</div>
</div>
<a id="ga8a770f895919f2a9f22b109fc2dc4ddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a770f895919f2a9f22b109fc2dc4ddd">&#9670;&nbsp;</a></span>XNANDPSU_CMD_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_CMD_OFFSET&#160;&#160;&#160;0x0CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Command Register. </p>

</div>
</div>
<a id="ga6e360fc42464429db754164c281e833f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e360fc42464429db754164c281e833f">&#9670;&nbsp;</a></span>XNANDPSU_CMD_PG_SIZE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_CMD_PG_SIZE_MASK&#160;&#160;&#160;0x03800000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Page Size. </p>

</div>
</div>
<a id="ga7d66adb5ed5172971ccd6133e493ee45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d66adb5ed5172971ccd6133e493ee45">&#9670;&nbsp;</a></span>XNANDPSU_CMD_PG_SIZE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_CMD_PG_SIZE_SHIFT&#160;&#160;&#160;23U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Page Size Shift. </p>

</div>
</div>
<a id="gaf10e945915722b188807af980c2efe96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf10e945915722b188807af980c2efe96">&#9670;&nbsp;</a></span>XNANDPSU_CPU_REL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_CPU_REL_OFFSET&#160;&#160;&#160;0x58U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>CPU Release Register. </p>

</div>
</div>
<a id="ga2f9ceae9a7e9e68fdf6e99a8bdf6f049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f9ceae9a7e9e68fdf6e99a8bdf6f049">&#9670;&nbsp;</a></span>XNANDPSU_DATA_INTF_DATA_INTF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_DATA_INTF_DATA_INTF_MASK&#160;&#160;&#160;0x00000600U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Data Interface. </p>

</div>
</div>
<a id="ga44655d50665d8b4ae9064abcc3dd125b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44655d50665d8b4ae9064abcc3dd125b">&#9670;&nbsp;</a></span>XNANDPSU_DATA_INTF_DATA_INTF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_DATA_INTF_DATA_INTF_SHIFT&#160;&#160;&#160;9U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Data Interface Shift. </p>

</div>
</div>
<a id="ga735bb9e568cf60cb8900b3b6d8546ebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga735bb9e568cf60cb8900b3b6d8546ebc">&#9670;&nbsp;</a></span>XNANDPSU_DATA_INTF_NVDDR2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_DATA_INTF_NVDDR2_MASK&#160;&#160;&#160;0x000001C0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>NVDDR2 mode. </p>

</div>
</div>
<a id="ga2af319aa44c2289c2ad189f85adc64af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2af319aa44c2289c2ad189f85adc64af">&#9670;&nbsp;</a></span>XNANDPSU_DATA_INTF_NVDDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_DATA_INTF_NVDDR_MASK&#160;&#160;&#160;0x00000038U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>NVDDR mode. </p>

</div>
</div>
<a id="ga59a9a4d7449ae8c2c8c6dbea6cbc93cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59a9a4d7449ae8c2c8c6dbea6cbc93cc">&#9670;&nbsp;</a></span>XNANDPSU_DATA_INTF_NVDDR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_DATA_INTF_NVDDR_SHIFT&#160;&#160;&#160;3U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>NVDDR mode shift. </p>

</div>
</div>
<a id="ga5efd1c0220097175784dd8da2cddd526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5efd1c0220097175784dd8da2cddd526">&#9670;&nbsp;</a></span>XNANDPSU_DATA_INTF_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_DATA_INTF_OFFSET&#160;&#160;&#160;0x6CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Data Interface Register. </p>

</div>
</div>
<a id="ga0814a2358814f9ecd61b675a3b05a3e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0814a2358814f9ecd61b675a3b05a3e6">&#9670;&nbsp;</a></span>XNANDPSU_DATA_INTF_SDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_DATA_INTF_SDR_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>SDR mode. </p>

</div>
</div>
<a id="ga5a52ede33796646e263eccb79de35e4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a52ede33796646e263eccb79de35e4c">&#9670;&nbsp;</a></span>XNANDPSU_DMA_BUF_BND_BND_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_DMA_BUF_BND_BND_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>DMA buffer boundary. </p>

</div>
</div>
<a id="ga1a1b5cb5b764c262a5ee379e5bd83162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a1b5cb5b764c262a5ee379e5bd83162">&#9670;&nbsp;</a></span>XNANDPSU_DMA_BUF_BND_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_DMA_BUF_BND_OFFSET&#160;&#160;&#160;0x54U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>DMA Buffer Boundary Register. </p>

</div>
</div>
<a id="ga4243b86bd0cbfdc5297e2cf36a2fa090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4243b86bd0cbfdc5297e2cf36a2fa090">&#9670;&nbsp;</a></span>XNANDPSU_DMA_SYS_ADDR0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_DMA_SYS_ADDR0_OFFSET&#160;&#160;&#160;0x50U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>DMA System Address 0 Register. </p>

</div>
</div>
<a id="ga4e975d98d4e0cf4cf3099382376905bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e975d98d4e0cf4cf3099382376905bf">&#9670;&nbsp;</a></span>XNANDPSU_DMA_SYS_ADDR1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_DMA_SYS_ADDR1_OFFSET&#160;&#160;&#160;0x24U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>DMA System Address 1 Register. </p>

</div>
</div>
<a id="gaa15d3fa3bf04e12027240dd40fa6dfc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa15d3fa3bf04e12027240dd40fa6dfc1">&#9670;&nbsp;</a></span>XNANDPSU_ECC_ADDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_ECC_ADDR_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>ECC address. </p>

</div>
</div>
<a id="gaa6af724c38008c62af9e04e835f674de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6af724c38008c62af9e04e835f674de">&#9670;&nbsp;</a></span>XNANDPSU_ECC_CNT_1BIT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_ECC_CNT_1BIT_OFFSET&#160;&#160;&#160;0x40U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Error Count 1bit Register. </p>

</div>
</div>
<a id="ga113ad40b30839f92d3fb32c4eb32cda6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga113ad40b30839f92d3fb32c4eb32cda6">&#9670;&nbsp;</a></span>XNANDPSU_ECC_CNT_2BIT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_ECC_CNT_2BIT_OFFSET&#160;&#160;&#160;0x44U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Error Count 2bit Register. </p>

</div>
</div>
<a id="ga0a76ee78e6ef81ce10f36332fa35c335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a76ee78e6ef81ce10f36332fa35c335">&#9670;&nbsp;</a></span>XNANDPSU_ECC_CNT_3BIT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_ECC_CNT_3BIT_OFFSET&#160;&#160;&#160;0x48U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Error Count 3bit Register. </p>

</div>
</div>
<a id="gaa29bfde2fa3767d6c75cdc481eb1f828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa29bfde2fa3767d6c75cdc481eb1f828">&#9670;&nbsp;</a></span>XNANDPSU_ECC_CNT_4BIT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_ECC_CNT_4BIT_OFFSET&#160;&#160;&#160;0x4CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Error Count 4bit Register. </p>

</div>
</div>
<a id="ga9804e05977896127c90dbefc67395634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9804e05977896127c90dbefc67395634">&#9670;&nbsp;</a></span>XNANDPSU_ECC_CNT_5BIT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_ECC_CNT_5BIT_OFFSET&#160;&#160;&#160;0x5CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Error Count 5bit Register. </p>

</div>
</div>
<a id="ga527de0539b282e03ee0c1645c88dbe47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga527de0539b282e03ee0c1645c88dbe47">&#9670;&nbsp;</a></span>XNANDPSU_ECC_CNT_6BIT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_ECC_CNT_6BIT_OFFSET&#160;&#160;&#160;0x60U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Error Count 6bit Register. </p>

</div>
</div>
<a id="ga610b05baec03fc0018cedf3c308d653c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga610b05baec03fc0018cedf3c308d653c">&#9670;&nbsp;</a></span>XNANDPSU_ECC_CNT_7BIT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_ECC_CNT_7BIT_OFFSET&#160;&#160;&#160;0x64U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Error Count 7bit Register. </p>

</div>
</div>
<a id="ga60fd7f278f66bd43e44c51fa0b9ca75e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60fd7f278f66bd43e44c51fa0b9ca75e">&#9670;&nbsp;</a></span>XNANDPSU_ECC_CNT_8BIT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_ECC_CNT_8BIT_OFFSET&#160;&#160;&#160;0x68U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Error Count 8bit Register. </p>

</div>
</div>
<a id="ga14a27b4f50dae98e829483817b036e9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14a27b4f50dae98e829483817b036e9e">&#9670;&nbsp;</a></span>XNANDPSU_ECC_ERR_CNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_ECC_ERR_CNT_OFFSET&#160;&#160;&#160;0x38U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>ECC Error Count Register. </p>

</div>
</div>
<a id="gaa4b650601243772063b53a755fb91e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4b650601243772063b53a755fb91e5b">&#9670;&nbsp;</a></span>XNANDPSU_ECC_ERR_CNT_PG_BND_ERR_CNT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_ECC_ERR_CNT_PG_BND_ERR_CNT_MASK&#160;&#160;&#160;0x0000FF00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Page bound error count. </p>

</div>
</div>
<a id="ga620d7a1db0f858f953768fe5529dd0fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga620d7a1db0f858f953768fe5529dd0fe">&#9670;&nbsp;</a></span>XNANDPSU_ECC_ERR_CNT_PKT_BND_ERR_CNT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_ECC_ERR_CNT_PKT_BND_ERR_CNT_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Packet bound error count. </p>

</div>
</div>
<a id="ga3e4296f9673030022b7a75c12fec561e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e4296f9673030022b7a75c12fec561e">&#9670;&nbsp;</a></span>XNANDPSU_ECC_HAMMING_BCH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_ECC_HAMMING_BCH_MASK&#160;&#160;&#160;0x02000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Hamming/BCH support. </p>

</div>
</div>
<a id="gacc4b3c32366da83a20eef8095b80bd25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc4b3c32366da83a20eef8095b80bd25">&#9670;&nbsp;</a></span>XNANDPSU_ECC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_ECC_OFFSET&#160;&#160;&#160;0x34U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>ECC Register. </p>

</div>
</div>
<a id="gabd72b80bb40b06903b297413e34dd1c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd72b80bb40b06903b297413e34dd1c0">&#9670;&nbsp;</a></span>XNANDPSU_ECC_SIZE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_ECC_SIZE_MASK&#160;&#160;&#160;0x01FF0000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>ECC size. </p>

</div>
</div>
<a id="ga71944613f55039e041250518447d300a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71944613f55039e041250518447d300a">&#9670;&nbsp;</a></span>XNANDPSU_ECC_SPR_CMD_ECC_ADDR_CYCLES_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_ECC_SPR_CMD_ECC_ADDR_CYCLES_MASK&#160;&#160;&#160;0x70000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Number of ECC/ spare address cycles. </p>

</div>
</div>
<a id="ga6bbee4cc41eb49c38026cef011117911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bbee4cc41eb49c38026cef011117911">&#9670;&nbsp;</a></span>XNANDPSU_ECC_SPR_CMD_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_ECC_SPR_CMD_OFFSET&#160;&#160;&#160;0x3CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>ECC Spare Command Register. </p>

</div>
</div>
<a id="ga50abec7f8c788073e486877a8734c58e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50abec7f8c788073e486877a8734c58e">&#9670;&nbsp;</a></span>XNANDPSU_ECC_SPR_CMD_SPR_CMD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_ECC_SPR_CMD_SPR_CMD_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>ECC spare command. </p>

</div>
</div>
<a id="ga33ff9b734dac37ebfdfd4fd14566d1e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33ff9b734dac37ebfdfd4fd14566d1e4">&#9670;&nbsp;</a></span>XNANDPSU_FLASH_BLOCK_BAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_FLASH_BLOCK_BAD&#160;&#160;&#160;0x2U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Block is bad. </p>

</div>
</div>
<a id="gae7c61be4fdbf2d0cf3ed3b2cbecf7f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7c61be4fdbf2d0cf3ed3b2cbecf7f7e">&#9670;&nbsp;</a></span>XNANDPSU_FLASH_BLOCK_FAC_BAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_FLASH_BLOCK_FAC_BAD&#160;&#160;&#160;0x0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Factory marked bad block. </p>

</div>
</div>
<a id="ga09ba461e03dbae5d9ebcd877e343bf35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09ba461e03dbae5d9ebcd877e343bf35">&#9670;&nbsp;</a></span>XNANDPSU_FLASH_BLOCK_GOOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_FLASH_BLOCK_GOOD&#160;&#160;&#160;0x3U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Block is good. </p>

</div>
</div>
<a id="ga826c467ea25f101a5f84c16ad7855236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga826c467ea25f101a5f84c16ad7855236">&#9670;&nbsp;</a></span>XNANDPSU_FLASH_BLOCK_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_FLASH_BLOCK_RESERVED&#160;&#160;&#160;0x1U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Reserved block. </p>

</div>
</div>
<a id="ga50e271f7688c49f944f5fdd11a28008a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50e271f7688c49f944f5fdd11a28008a">&#9670;&nbsp;</a></span>XNANDPSU_FLASH_STS_FLASH_STS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_FLASH_STS_FLASH_STS_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Flash Status Value. </p>

</div>
</div>
<a id="gab5f11ea56bdac764873705a28405205f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5f11ea56bdac764873705a28405205f">&#9670;&nbsp;</a></span>XNANDPSU_FLASH_STS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_FLASH_STS_OFFSET&#160;&#160;&#160;0x28U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Flash Status Register. </p>

</div>
</div>
<a id="ga619f76f21351e27aa851479a26a6c489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga619f76f21351e27aa851479a26a6c489">&#9670;&nbsp;</a></span>XNANDPSU_HAMMING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_HAMMING&#160;&#160;&#160;0x1U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>Hamming Flash. </p>

</div>
</div>
<a id="gacd278344026a53c088f8e57e15e10b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd278344026a53c088f8e57e15e10b4e">&#9670;&nbsp;</a></span>XNANDPSU_ID2_DEVICE_ID2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_ID2_DEVICE_ID2_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>MSB Device ID. </p>

</div>
</div>
<a id="gaf6e729c0707474c208d2d53fd8f4d78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6e729c0707474c208d2d53fd8f4d78b">&#9670;&nbsp;</a></span>XNANDPSU_INTR_BUFF_RD_RDY_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_BUFF_RD_RDY_STS_EN_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Buffer Read Ready Status Enable. </p>

</div>
</div>
<a id="ga1a2ebef7b0dce3076218b70769c9dd4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a2ebef7b0dce3076218b70769c9dd4e">&#9670;&nbsp;</a></span>XNANDPSU_INTR_BUFF_WR_RDY_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_BUFF_WR_RDY_STS_EN_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Buffer Write Ready Status Enable. </p>

</div>
</div>
<a id="ga5bb73feb9da2cd28883dd8791505a9d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bb73feb9da2cd28883dd8791505a9d3">&#9670;&nbsp;</a></span>XNANDPSU_INTR_DMA_INT_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_DMA_INT_STS_EN_MASK&#160;&#160;&#160;0x00000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>DMA Status Enable. </p>

</div>
</div>
<a id="gaf8453a8e2c46bbe91ea858c0733d547a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8453a8e2c46bbe91ea858c0733d547a">&#9670;&nbsp;</a></span>XNANDPSU_INTR_ERR_AHB_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_ERR_AHB_STS_EN_MASK&#160;&#160;&#160;0x00000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Error AHB Status Enable. </p>

</div>
</div>
<a id="gafae759a24262ac1abeef7f21b4588537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafae759a24262ac1abeef7f21b4588537">&#9670;&nbsp;</a></span>XNANDPSU_INTR_ERR_INTR_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_ERR_INTR_STS_EN_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Single Bit Error Status Enable, BCH Detect Error Status Enable. </p>

</div>
</div>
<a id="ga00080c00cd52f8d759207f46da1812e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00080c00cd52f8d759207f46da1812e6">&#9670;&nbsp;</a></span>XNANDPSU_INTR_MUL_BIT_ERR_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_MUL_BIT_ERR_STS_EN_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Multi Bit Error Status Enable. </p>

</div>
</div>
<a id="gaa3f422c1d70ba95d7192e18ff0d2ccdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3f422c1d70ba95d7192e18ff0d2ccdd">&#9670;&nbsp;</a></span>XNANDPSU_INTR_SIG_EN_BUFF_RD_RDY_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_SIG_EN_BUFF_RD_RDY_STS_EN_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Buffer Read Ready Signal Enable. </p>

</div>
</div>
<a id="ga1992e66b7033b24922ed9ceadd0246b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1992e66b7033b24922ed9ceadd0246b1">&#9670;&nbsp;</a></span>XNANDPSU_INTR_SIG_EN_BUFF_WR_RDY_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_SIG_EN_BUFF_WR_RDY_STS_EN_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Buffer Write Ready Signal Enable. </p>

</div>
</div>
<a id="gaf0f1a8eb12f60f4bcb62e80fa5ea1427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0f1a8eb12f60f4bcb62e80fa5ea1427">&#9670;&nbsp;</a></span>XNANDPSU_INTR_SIG_EN_DMA_INT_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_SIG_EN_DMA_INT_STS_EN_MASK&#160;&#160;&#160;0x00000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>DMA Signal Enable. </p>

</div>
</div>
<a id="ga6cab16ebdaea1fa3b25b94c4a38faa2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cab16ebdaea1fa3b25b94c4a38faa2f">&#9670;&nbsp;</a></span>XNANDPSU_INTR_SIG_EN_ERR_AHB_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_SIG_EN_ERR_AHB_STS_EN_MASK&#160;&#160;&#160;0x00000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Error AHB Signal Enable. </p>

</div>
</div>
<a id="gac4793212af4be840c53cc4fd5100809f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4793212af4be840c53cc4fd5100809f">&#9670;&nbsp;</a></span>XNANDPSU_INTR_SIG_EN_ERR_INTR_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_SIG_EN_ERR_INTR_STS_EN_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Single Bit Error Signal Enable, BCH Detect Error Signal Enable. </p>

</div>
</div>
<a id="gaccf834d31e334684f1c3edc2ba85ed4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccf834d31e334684f1c3edc2ba85ed4b">&#9670;&nbsp;</a></span>XNANDPSU_INTR_SIG_EN_MUL_BIT_ERR_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_SIG_EN_MUL_BIT_ERR_STS_EN_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Multi Bit Error Signal Enable. </p>

</div>
</div>
<a id="ga8a25f700e1e33ac4bdb4be3681fdb477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a25f700e1e33ac4bdb4be3681fdb477">&#9670;&nbsp;</a></span>XNANDPSU_INTR_SIG_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_SIG_EN_OFFSET&#160;&#160;&#160;0x18U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Interrupt Signal Enable Register. </p>

</div>
</div>
<a id="gaec9d3570d2544d2538356983fbc93aef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec9d3570d2544d2538356983fbc93aef">&#9670;&nbsp;</a></span>XNANDPSU_INTR_SIG_EN_TRANS_COMP_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_SIG_EN_TRANS_COMP_STS_EN_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Transfer Complete Signal Enable. </p>

</div>
</div>
<a id="gaa5bb4ebb8858c80a0fbc70bc9ec1c8c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5bb4ebb8858c80a0fbc70bc9ec1c8c4">&#9670;&nbsp;</a></span>XNANDPSU_INTR_STS_BUFF_RD_RDY_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_STS_BUFF_RD_RDY_STS_EN_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Buffer Read Ready. </p>

</div>
</div>
<a id="gae62e6f19f413fd5a342a6bad4109a14c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae62e6f19f413fd5a342a6bad4109a14c">&#9670;&nbsp;</a></span>XNANDPSU_INTR_STS_BUFF_WR_RDY_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_STS_BUFF_WR_RDY_STS_EN_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Buffer Write Ready. </p>

</div>
</div>
<a id="ga80a79e28e9cd6a7578ca9acb05f887c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80a79e28e9cd6a7578ca9acb05f887c5">&#9670;&nbsp;</a></span>XNANDPSU_INTR_STS_DMA_INT_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_STS_DMA_INT_STS_EN_MASK&#160;&#160;&#160;0x00000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>DMA Interrupt. </p>

</div>
</div>
<a id="ga145b9b3fbd465190f747e8fb3ff1935a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga145b9b3fbd465190f747e8fb3ff1935a">&#9670;&nbsp;</a></span>XNANDPSU_INTR_STS_EN_BUFF_RD_RDY_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_STS_EN_BUFF_RD_RDY_STS_EN_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Buffer Read Ready Status Enable. </p>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#gaa6725c5aa761078a438094bad802045e">XNandPsu_GetFeature()</a>.</p>

</div>
</div>
<a id="gafb9c672287fcc76bbb63e86e04c596ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb9c672287fcc76bbb63e86e04c596ac">&#9670;&nbsp;</a></span>XNANDPSU_INTR_STS_EN_BUFF_WR_RDY_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_STS_EN_BUFF_WR_RDY_STS_EN_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Buffer Write Ready Status Enable. </p>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#ga785eaf418c8f7e7c3fb6098ba327b720">XNandPsu_SetFeature()</a>.</p>

</div>
</div>
<a id="ga1b8ba65fd47a9bcc532ddd420600be16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b8ba65fd47a9bcc532ddd420600be16">&#9670;&nbsp;</a></span>XNANDPSU_INTR_STS_EN_DMA_INT_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_STS_EN_DMA_INT_STS_EN_MASK&#160;&#160;&#160;0x00000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>DMA Status Enable. </p>

</div>
</div>
<a id="ga4991de46bf5054ac551c643f601ac985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4991de46bf5054ac551c643f601ac985">&#9670;&nbsp;</a></span>XNANDPSU_INTR_STS_EN_ERR_AHB_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_STS_EN_ERR_AHB_STS_EN_MASK&#160;&#160;&#160;0x00000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Error AHB Status Enable. </p>

</div>
</div>
<a id="ga18cc911e7b742c86aca0cd41427f5709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18cc911e7b742c86aca0cd41427f5709">&#9670;&nbsp;</a></span>XNANDPSU_INTR_STS_EN_ERR_INTR_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_STS_EN_ERR_INTR_STS_EN_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Single Bit Error Status Enable, BCH Detect Error Status Enable. </p>

</div>
</div>
<a id="ga225e3c2c1e47f366e201862df3f2a425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga225e3c2c1e47f366e201862df3f2a425">&#9670;&nbsp;</a></span>XNANDPSU_INTR_STS_EN_MUL_BIT_ERR_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_STS_EN_MUL_BIT_ERR_STS_EN_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Multi Bit Error Status Enable. </p>

</div>
</div>
<a id="gaf3b3c15277fa67d8d1dd55492fa3173a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3b3c15277fa67d8d1dd55492fa3173a">&#9670;&nbsp;</a></span>XNANDPSU_INTR_STS_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_STS_EN_OFFSET&#160;&#160;&#160;0x14U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Interrupt Status Enable Register. </p>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#ga59942044a415eacf3399b77b70fe3a20">XNandPsu_EraseBlock()</a>, <a class="el" href="group__nandpsu__v1__3.html#gaa6725c5aa761078a438094bad802045e">XNandPsu_GetFeature()</a>, and <a class="el" href="group__nandpsu__v1__3.html#ga785eaf418c8f7e7c3fb6098ba327b720">XNandPsu_SetFeature()</a>.</p>

</div>
</div>
<a id="gad19965121768bf4ada7285e14ad831a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad19965121768bf4ada7285e14ad831a0">&#9670;&nbsp;</a></span>XNANDPSU_INTR_STS_EN_TRANS_COMP_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_STS_EN_TRANS_COMP_STS_EN_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Transfer Complete Status Enable. </p>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#ga59942044a415eacf3399b77b70fe3a20">XNandPsu_EraseBlock()</a>, and <a class="el" href="group__nandpsu__v1__3.html#ga1a3f550f53d5c1d7ffead626cf0dd7c3">XNandPsu_ReadSpareBytes()</a>.</p>

</div>
</div>
<a id="ga89851ad93665e6d0f4cda642cd0b29f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89851ad93665e6d0f4cda642cd0b29f4">&#9670;&nbsp;</a></span>XNANDPSU_INTR_STS_ERR_AHB_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_STS_ERR_AHB_STS_EN_MASK&#160;&#160;&#160;0x00000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Error AHB. </p>

</div>
</div>
<a id="ga55a21ebd02928d9a6ad5cde4921518a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55a21ebd02928d9a6ad5cde4921518a0">&#9670;&nbsp;</a></span>XNANDPSU_INTR_STS_ERR_INTR_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_STS_ERR_INTR_STS_EN_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Single Bit Error, BCH Detect Error. </p>

</div>
</div>
<a id="gacc22839b9c591d69f1c8d493e846cb5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc22839b9c591d69f1c8d493e846cb5f">&#9670;&nbsp;</a></span>XNANDPSU_INTR_STS_MUL_BIT_ERR_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_STS_MUL_BIT_ERR_STS_EN_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Multi Bit Error. </p>

</div>
</div>
<a id="ga6809a4525da95b43bdfcf841e679698a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6809a4525da95b43bdfcf841e679698a">&#9670;&nbsp;</a></span>XNANDPSU_INTR_STS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_STS_OFFSET&#160;&#160;&#160;0x1CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Interrupt Status Register. </p>

</div>
</div>
<a id="ga97422ad3a8c3a3467e9690f34c2d4b6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97422ad3a8c3a3467e9690f34c2d4b6d">&#9670;&nbsp;</a></span>XNANDPSU_INTR_STS_TRANS_COMP_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_STS_TRANS_COMP_STS_EN_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Transfer Complete. </p>

</div>
</div>
<a id="ga90c8386b1051e1a22edbd499e22277d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90c8386b1051e1a22edbd499e22277d3">&#9670;&nbsp;</a></span>XNANDPSU_INTR_TRANS_COMP_STS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_INTR_TRANS_COMP_STS_EN_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Transfer Complete Status Enable. </p>

</div>
</div>
<a id="ga27f6ec689766f40ed35cee8b48880dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27f6ec689766f40ed35cee8b48880dd8">&#9670;&nbsp;</a></span>XNandPsu_IntrSigClear</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNandPsu_IntrSigClear</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group__nandpsu__v1__3.html#gac4a7a1715cbf95a1f16b34e6d0041d2d">XNandPsu_ClrBits</a>((InstancePtr),                         \</div><div class="line">                        <a class="code" href="group__nandpsu__v1__3.html#ga8a25f700e1e33ac4bdb4be3681fdb477">XNANDPSU_INTR_SIG_EN_OFFSET</a>,                    \</div><div class="line">                        (Mask))</div><div class="ttc" id="group__nandpsu__v1__3_html_gac4a7a1715cbf95a1f16b34e6d0041d2d"><div class="ttname"><a href="group__nandpsu__v1__3.html#gac4a7a1715cbf95a1f16b34e6d0041d2d">XNandPsu_ClrBits</a></div><div class="ttdeci">#define XNandPsu_ClrBits(InstancePtr, RegOffset, BitMask)</div><div class="ttdoc">This macro clears the bitmask in the register. </div><div class="ttdef"><b>Definition:</b> xnandpsu.h:445</div></div>
<div class="ttc" id="group__nandpsu__v1__3_html_ga8a25f700e1e33ac4bdb4be3681fdb477"><div class="ttname"><a href="group__nandpsu__v1__3.html#ga8a25f700e1e33ac4bdb4be3681fdb477">XNANDPSU_INTR_SIG_EN_OFFSET</a></div><div class="ttdeci">#define XNANDPSU_INTR_SIG_EN_OFFSET</div><div class="ttdoc">Interrupt Signal Enable Register. </div><div class="ttdef"><b>Definition:</b> xnandpsu_hw.h:84</div></div>
</div><!-- fragment -->
<p>This macro clears bitmask in Interrupt Signal Enable register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance of the controller. </td></tr>
    <tr><td class="paramname">Mask</td><td>is the bitmask.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__nandpsu__v1__3.html#ga27f6ec689766f40ed35cee8b48880dd8" title="This macro clears bitmask in Interrupt Signal Enable register. ">XNandPsu_IntrSigClear(XNandPsu *InstancePtr, u32 Mask)</a> </dd></dl>

</div>
</div>
<a id="gaa8e0d12404004b3c5191177cdb122b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8e0d12404004b3c5191177cdb122b3f">&#9670;&nbsp;</a></span>XNandPsu_IntrSigEnable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNandPsu_IntrSigEnable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group__nandpsu__v1__3.html#ga81badc5b18ca1a15e6842549eaeaaaec">XNandPsu_SetBits</a>((InstancePtr),                         \</div><div class="line">                        <a class="code" href="group__nandpsu__v1__3.html#ga8a25f700e1e33ac4bdb4be3681fdb477">XNANDPSU_INTR_SIG_EN_OFFSET</a>,                    \</div><div class="line">                        (Mask))</div><div class="ttc" id="group__nandpsu__v1__3_html_ga81badc5b18ca1a15e6842549eaeaaaec"><div class="ttname"><a href="group__nandpsu__v1__3.html#ga81badc5b18ca1a15e6842549eaeaaaec">XNandPsu_SetBits</a></div><div class="ttdeci">#define XNandPsu_SetBits(InstancePtr, RegOffset, BitMask)</div><div class="ttdoc">This macro sets the bitmask in the register. </div><div class="ttdef"><b>Definition:</b> xnandpsu.h:425</div></div>
<div class="ttc" id="group__nandpsu__v1__3_html_ga8a25f700e1e33ac4bdb4be3681fdb477"><div class="ttname"><a href="group__nandpsu__v1__3.html#ga8a25f700e1e33ac4bdb4be3681fdb477">XNANDPSU_INTR_SIG_EN_OFFSET</a></div><div class="ttdeci">#define XNANDPSU_INTR_SIG_EN_OFFSET</div><div class="ttdoc">Interrupt Signal Enable Register. </div><div class="ttdef"><b>Definition:</b> xnandpsu_hw.h:84</div></div>
</div><!-- fragment -->
<p>This macro enables bitmask in Interrupt Signal Enable register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance of the controller. </td></tr>
    <tr><td class="paramname">Mask</td><td>is the bitmask.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__nandpsu__v1__3.html#gaa8e0d12404004b3c5191177cdb122b3f" title="This macro enables bitmask in Interrupt Signal Enable register. ">XNandPsu_IntrSigEnable(XNandPsu *InstancePtr, u32 Mask)</a> </dd></dl>

</div>
</div>
<a id="ga66c46ed7cc6fd5fe94f1077d02138bd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66c46ed7cc6fd5fe94f1077d02138bd7">&#9670;&nbsp;</a></span>XNandPsu_IntrStsEnable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNandPsu_IntrStsEnable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group__nandpsu__v1__3.html#ga81badc5b18ca1a15e6842549eaeaaaec">XNandPsu_SetBits</a>((InstancePtr),                         \</div><div class="line">                        <a class="code" href="group__nandpsu__v1__3.html#gaf3b3c15277fa67d8d1dd55492fa3173a">XNANDPSU_INTR_STS_EN_OFFSET</a>,                    \</div><div class="line">                        (Mask))</div><div class="ttc" id="group__nandpsu__v1__3_html_ga81badc5b18ca1a15e6842549eaeaaaec"><div class="ttname"><a href="group__nandpsu__v1__3.html#ga81badc5b18ca1a15e6842549eaeaaaec">XNandPsu_SetBits</a></div><div class="ttdeci">#define XNandPsu_SetBits(InstancePtr, RegOffset, BitMask)</div><div class="ttdoc">This macro sets the bitmask in the register. </div><div class="ttdef"><b>Definition:</b> xnandpsu.h:425</div></div>
<div class="ttc" id="group__nandpsu__v1__3_html_gaf3b3c15277fa67d8d1dd55492fa3173a"><div class="ttname"><a href="group__nandpsu__v1__3.html#gaf3b3c15277fa67d8d1dd55492fa3173a">XNANDPSU_INTR_STS_EN_OFFSET</a></div><div class="ttdeci">#define XNANDPSU_INTR_STS_EN_OFFSET</div><div class="ttdoc">Interrupt Status Enable Register. </div><div class="ttdef"><b>Definition:</b> xnandpsu_hw.h:81</div></div>
</div><!-- fragment -->
<p>This macro enables bitmask in Interrupt Status Enable register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance of the controller. </td></tr>
    <tr><td class="paramname">Mask</td><td>is the bitmask.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__nandpsu__v1__3.html#ga66c46ed7cc6fd5fe94f1077d02138bd7" title="This macro enables bitmask in Interrupt Status Enable register. ">XNandPsu_IntrStsEnable(XNandPsu *InstancePtr, u32 Mask)</a> </dd></dl>

</div>
</div>
<a id="ga3cc1e2efdc26ce51713091aae6c196cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cc1e2efdc26ce51713091aae6c196cb">&#9670;&nbsp;</a></span>XNANDPSU_MAX_BLOCKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_MAX_BLOCKS&#160;&#160;&#160;16384U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>Max number of Blocks. </p>

</div>
</div>
<a id="ga63813d961faa82776631b0c04e690a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63813d961faa82776631b0c04e690a8a">&#9670;&nbsp;</a></span>XNANDPSU_MAX_PAGE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_MAX_PAGE_SIZE&#160;&#160;&#160;16384U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>Max page size supported. </p>

</div>
</div>
<a id="gac0b07414cb64b71cc9d0b2aa22d8e550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0b07414cb64b71cc9d0b2aa22d8e550">&#9670;&nbsp;</a></span>XNANDPSU_MAX_PKT_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_MAX_PKT_COUNT&#160;&#160;&#160;0xFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>Max packet count. </p>

</div>
</div>
<a id="ga030f35fc80496f2361cccd92b4362fc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga030f35fc80496f2361cccd92b4362fc0">&#9670;&nbsp;</a></span>XNANDPSU_MAX_PKT_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_MAX_PKT_SIZE&#160;&#160;&#160;0x7FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>Max packet size. </p>

</div>
</div>
<a id="ga59a66b690b59fd716924d174074bb13a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59a66b690b59fd716924d174074bb13a">&#9670;&nbsp;</a></span>XNANDPSU_MAX_SPARE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_MAX_SPARE_SIZE&#160;&#160;&#160;0x800U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>Max spare bytes of a NAND flash page of 16K. </p>

</div>
</div>
<a id="ga1d00cce9eaed03608e36937d80b446ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d00cce9eaed03608e36937d80b446ab">&#9670;&nbsp;</a></span>XNANDPSU_MAX_TARGETS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_MAX_TARGETS&#160;&#160;&#160;1U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>ce_n0, ce_n1 </p>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#ga59942044a415eacf3399b77b70fe3a20">XNandPsu_EraseBlock()</a>, and <a class="el" href="group__nandpsu__v1__3.html#ga81efec47413599300b874c98ceffee81">XNandPsu_InitBbtDesc()</a>.</p>

</div>
</div>
<a id="ga54ddf708eea2b687890ecdba14d03bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54ddf708eea2b687890ecdba14d03bb6">&#9670;&nbsp;</a></span>XNANDPSU_MEM_ADDR1_COL_ADDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_MEM_ADDR1_COL_ADDR_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Column Address Mask. </p>

</div>
</div>
<a id="ga8332ffd41c06df1898fb85c3d0a2264c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8332ffd41c06df1898fb85c3d0a2264c">&#9670;&nbsp;</a></span>XNANDPSU_MEM_ADDR1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_MEM_ADDR1_OFFSET&#160;&#160;&#160;0x04U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Memory Address Register 1. </p>

</div>
</div>
<a id="gab6eff2647f2f5aa81b257379c2816db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6eff2647f2f5aa81b257379c2816db0">&#9670;&nbsp;</a></span>XNANDPSU_MEM_ADDR1_PG_ADDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_MEM_ADDR1_PG_ADDR_MASK&#160;&#160;&#160;0xFFFF0000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Page, Block Address Mask. </p>

</div>
</div>
<a id="gac63bb75546ca3b8263c258c51938b282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac63bb75546ca3b8263c258c51938b282">&#9670;&nbsp;</a></span>XNANDPSU_MEM_ADDR1_PG_ADDR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_MEM_ADDR1_PG_ADDR_SHIFT&#160;&#160;&#160;16U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Page Shift. </p>

</div>
</div>
<a id="ga9d13fe52622748d57ad0951c49ff54fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d13fe52622748d57ad0951c49ff54fa">&#9670;&nbsp;</a></span>XNANDPSU_MEM_ADDR2_BUS_WIDTH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_MEM_ADDR2_BUS_WIDTH_MASK&#160;&#160;&#160;0x01000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Bus Width. </p>

</div>
</div>
<a id="ga9af3aa809592a351d652abc03746f6b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9af3aa809592a351d652abc03746f6b4">&#9670;&nbsp;</a></span>XNANDPSU_MEM_ADDR2_BUS_WIDTH_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_MEM_ADDR2_BUS_WIDTH_SHIFT&#160;&#160;&#160;24U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Bus width shift. </p>

</div>
</div>
<a id="gababdf3c8f51458162c74b799162a66fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gababdf3c8f51458162c74b799162a66fe">&#9670;&nbsp;</a></span>XNANDPSU_MEM_ADDR2_CHIP_SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_MEM_ADDR2_CHIP_SEL_MASK&#160;&#160;&#160;0xC0000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Chip Select. </p>

</div>
</div>
<a id="ga6ef00be8ac500da3751aea47e8427004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ef00be8ac500da3751aea47e8427004">&#9670;&nbsp;</a></span>XNANDPSU_MEM_ADDR2_CHIP_SEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_MEM_ADDR2_CHIP_SEL_SHIFT&#160;&#160;&#160;30U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Chip select shift. </p>

</div>
</div>
<a id="gaf9f73670a35803702bd1fe6e630523d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9f73670a35803702bd1fe6e630523d5">&#9670;&nbsp;</a></span>XNANDPSU_MEM_ADDR2_MEM_ADDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_MEM_ADDR2_MEM_ADDR_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Memory Address. </p>

</div>
</div>
<a id="ga9be27399c2b11f93bb8f2952a162be6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9be27399c2b11f93bb8f2952a162be6a">&#9670;&nbsp;</a></span>XNANDPSU_MEM_ADDR2_MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_MEM_ADDR2_MODE_MASK&#160;&#160;&#160;0x30000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Flash Connection Mode. </p>

</div>
</div>
<a id="ga53497f5949cc23126b7e3190bd3a6908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53497f5949cc23126b7e3190bd3a6908">&#9670;&nbsp;</a></span>XNANDPSU_MEM_ADDR2_NFC_BCH_MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_MEM_ADDR2_NFC_BCH_MODE_MASK&#160;&#160;&#160;0x0E000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>BCH Mode Value. </p>

</div>
</div>
<a id="gaed3f1b12deeb3408475e87ed937e1440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed3f1b12deeb3408475e87ed937e1440">&#9670;&nbsp;</a></span>XNANDPSU_MEM_ADDR2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_MEM_ADDR2_OFFSET&#160;&#160;&#160;0x08U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Memory Address Register 2. </p>

</div>
</div>
<a id="ga1cced6d5f2de0897b10a63b3053aa396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cced6d5f2de0897b10a63b3053aa396">&#9670;&nbsp;</a></span>XNANDPSU_NO_OOB_BBT_DESC_SIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_NO_OOB_BBT_DESC_SIG_OFFSET&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Bad Block Table signature offset in page memory. </p>

</div>
</div>
<a id="ga9dbbc1091620f2fd24b645edaee05331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dbbc1091620f2fd24b645edaee05331">&#9670;&nbsp;</a></span>XNANDPSU_NO_OOB_BBT_DESC_VER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_NO_OOB_BBT_DESC_VER_OFFSET&#160;&#160;&#160;4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8h.html">xnandpsu_bbm.h</a>&gt;</code></p>

<p>Bad block Table version offset in page memory. </p>

</div>
</div>
<a id="ga694bbcd77efd1f02f8c81892128b8326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga694bbcd77efd1f02f8c81892128b8326">&#9670;&nbsp;</a></span>XNANDPSU_PAGE_SIZE_16K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PAGE_SIZE_16K&#160;&#160;&#160;16384U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>16K bytes page </p>

</div>
</div>
<a id="ga77f959e443ba8be91a9001d2c306d63b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77f959e443ba8be91a9001d2c306d63b">&#9670;&nbsp;</a></span>XNANDPSU_PAGE_SIZE_1K_16BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PAGE_SIZE_1K_16BIT&#160;&#160;&#160;1024U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>16-bit 2K bytes page </p>

</div>
</div>
<a id="gaf35000ed01e262b18a57410eeee1d7ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf35000ed01e262b18a57410eeee1d7ad">&#9670;&nbsp;</a></span>XNANDPSU_PAGE_SIZE_2K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PAGE_SIZE_2K&#160;&#160;&#160;2048U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>2K bytes page </p>

</div>
</div>
<a id="ga371967b2be339f919b6f41de5fe32560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga371967b2be339f919b6f41de5fe32560">&#9670;&nbsp;</a></span>XNANDPSU_PAGE_SIZE_4K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PAGE_SIZE_4K&#160;&#160;&#160;4096U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>4K bytes page </p>

</div>
</div>
<a id="ga4abe1ddcbfeb68ca07f9a8e43a735146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4abe1ddcbfeb68ca07f9a8e43a735146">&#9670;&nbsp;</a></span>XNANDPSU_PAGE_SIZE_512</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PAGE_SIZE_512&#160;&#160;&#160;512U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>512 bytes page </p>

</div>
</div>
<a id="ga31915f9c8a6eebd7bf3c2a9f73ea0aa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31915f9c8a6eebd7bf3c2a9f73ea0aa8">&#9670;&nbsp;</a></span>XNANDPSU_PAGE_SIZE_8K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PAGE_SIZE_8K&#160;&#160;&#160;8192U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>8K bytes page </p>

</div>
</div>
<a id="ga04482e1a4b37499e238e82b3052ea587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04482e1a4b37499e238e82b3052ea587">&#9670;&nbsp;</a></span>XNANDPSU_PKT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PKT_OFFSET&#160;&#160;&#160;0x00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Packet Register. </p>

</div>
</div>
<a id="gae94bec18e6ac1a4a005acc2dcb5bb6ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae94bec18e6ac1a4a005acc2dcb5bb6ca">&#9670;&nbsp;</a></span>XNANDPSU_PKT_PKT_CNT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PKT_PKT_CNT_MASK&#160;&#160;&#160;0x00FFF000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Packet Count. </p>

</div>
</div>
<a id="ga7bb914b32ccd8525663a08d8539194e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bb914b32ccd8525663a08d8539194e6">&#9670;&nbsp;</a></span>XNANDPSU_PKT_PKT_CNT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PKT_PKT_CNT_SHIFT&#160;&#160;&#160;12U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Packet Count Shift. </p>

</div>
</div>
<a id="gaff5a4f3cd89dbc99bfe07ff67fb33bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff5a4f3cd89dbc99bfe07ff67fb33bcd">&#9670;&nbsp;</a></span>XNANDPSU_PKT_PKT_SIZE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PKT_PKT_SIZE_MASK&#160;&#160;&#160;0x000007FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Packet Size. </p>

</div>
</div>
<a id="ga438b57de344713f8444fcd11496d1098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga438b57de344713f8444fcd11496d1098">&#9670;&nbsp;</a></span>XNANDPSU_PROG_BLK_ERASE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_BLK_ERASE_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Block Erase. </p>

</div>
</div>
<a id="gaadf5933321faab54c9b4a9745b2c0288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadf5933321faab54c9b4a9745b2c0288">&#9670;&nbsp;</a></span>XNANDPSU_PROG_CHNG_RD_COL_ENH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_CHNG_RD_COL_ENH_MASK&#160;&#160;&#160;0x00004000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Change Read Column Enhanced. </p>

</div>
</div>
<a id="gafd3c66bd83d79ea5e89a220e4459a121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd3c66bd83d79ea5e89a220e4459a121">&#9670;&nbsp;</a></span>XNANDPSU_PROG_CHNG_ROW_ADDR_END_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_CHNG_ROW_ADDR_END_MASK&#160;&#160;&#160;0x00400000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Change Row Address End. </p>

</div>
</div>
<a id="gaf52a34b9e6851425cef6986b01daf7d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf52a34b9e6851425cef6986b01daf7d7">&#9670;&nbsp;</a></span>XNANDPSU_PROG_CHNG_ROW_ADDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_CHNG_ROW_ADDR_MASK&#160;&#160;&#160;0x00200000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Change Row Address. </p>

</div>
</div>
<a id="gab1218c07eb4ca421ebebe66ad437e70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1218c07eb4ca421ebebe66ad437e70f">&#9670;&nbsp;</a></span>XNANDPSU_PROG_COPY_BACK_INTRLVD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_COPY_BACK_INTRLVD_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Copy Back Interleaved. </p>

</div>
</div>
<a id="ga6db393ae018d58368f3fff85591c84fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6db393ae018d58368f3fff85591c84fe">&#9670;&nbsp;</a></span>XNANDPSU_PROG_GET_FEATURES_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_GET_FEATURES_MASK&#160;&#160;&#160;0x00000200U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Get Features. </p>

</div>
</div>
<a id="ga1e62fd307ad3929f6bd3cadfe6042e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e62fd307ad3929f6bd3cadfe6042e23">&#9670;&nbsp;</a></span>XNANDPSU_PROG_MUL_DIE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_MUL_DIE_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Multi Die. </p>

</div>
</div>
<a id="ga4ebdac84eff62e4c0acb55178e58ae6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ebdac84eff62e4c0acb55178e58ae6f">&#9670;&nbsp;</a></span>XNANDPSU_PROG_MUL_DIE_RD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_MUL_DIE_RD_MASK&#160;&#160;&#160;0x00000020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Multi Die Rd. </p>

</div>
</div>
<a id="gaccbe018ae70ca6e190c73e8c2b7ca0d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccbe018ae70ca6e190c73e8c2b7ca0d8">&#9670;&nbsp;</a></span>XNANDPSU_PROG_ODT_CONF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_ODT_CONF_MASK&#160;&#160;&#160;0x04000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>ODT Configure. </p>

</div>
</div>
<a id="gadd02fc694047f74abeeec4f52bfd384d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd02fc694047f74abeeec4f52bfd384d">&#9670;&nbsp;</a></span>XNANDPSU_PROG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_OFFSET&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Program Register. </p>

</div>
</div>
<a id="ga8283bf247a2fdc39f13634b42da12938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8283bf247a2fdc39f13634b42da12938">&#9670;&nbsp;</a></span>XNANDPSU_PROG_PG_PROG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_PG_PROG_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Page Program. </p>

</div>
</div>
<a id="gaa789076d269cb48b93e89cf3c7f82719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa789076d269cb48b93e89cf3c7f82719">&#9670;&nbsp;</a></span>XNANDPSU_PROG_PGM_PG_CLR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_PGM_PG_CLR_MASK&#160;&#160;&#160;0x01000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Enhanced Program Page Register Clear. </p>

</div>
</div>
<a id="ga8166724a7206cd0c5564f97977ff444e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8166724a7206cd0c5564f97977ff444e">&#9670;&nbsp;</a></span>XNANDPSU_PROG_RD_CACHE_END_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_RD_CACHE_END_MASK&#160;&#160;&#160;0x00080000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Read Cache End. </p>

</div>
</div>
<a id="ga1126f95d5a98b2375d0266c6db3e92e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1126f95d5a98b2375d0266c6db3e92e5">&#9670;&nbsp;</a></span>XNANDPSU_PROG_RD_CACHE_RAND_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_RD_CACHE_RAND_MASK&#160;&#160;&#160;0x00040000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Read Cache Random. </p>

</div>
</div>
<a id="ga6418bbc8604bf65ebe368fe07a0fa891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6418bbc8604bf65ebe368fe07a0fa891">&#9670;&nbsp;</a></span>XNANDPSU_PROG_RD_CACHE_SEQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_RD_CACHE_SEQ_MASK&#160;&#160;&#160;0x00020000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Read Cache Sequential. </p>

</div>
</div>
<a id="gaeb66fdf840870fec5f181204179e3f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb66fdf840870fec5f181204179e3f1a">&#9670;&nbsp;</a></span>XNANDPSU_PROG_RD_CACHE_START_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_RD_CACHE_START_MASK&#160;&#160;&#160;0x00010000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Read Cache Start. </p>

</div>
</div>
<a id="ga174d9c67daa7ee1eb90f9527b8e944f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga174d9c67daa7ee1eb90f9527b8e944f7">&#9670;&nbsp;</a></span>XNANDPSU_PROG_RD_ID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_RD_ID_MASK&#160;&#160;&#160;0x00000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Read ID. </p>

</div>
</div>
<a id="ga2c9ef1217ed97793344622228e3107a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c9ef1217ed97793344622228e3107a6">&#9670;&nbsp;</a></span>XNANDPSU_PROG_RD_INTRLVD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_RD_INTRLVD_MASK&#160;&#160;&#160;0x00002000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Read Interleaved. </p>

</div>
</div>
<a id="ga3c38a395e56cd70c7c6bb4cba7b31d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c38a395e56cd70c7c6bb4cba7b31d43">&#9670;&nbsp;</a></span>XNANDPSU_PROG_RD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_RD_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Read. </p>

</div>
</div>
<a id="ga09ec25683ecf1c52b4386aec2c56e799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09ec25683ecf1c52b4386aec2c56e799">&#9670;&nbsp;</a></span>XNANDPSU_PROG_RD_PRM_PG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_RD_PRM_PG_MASK&#160;&#160;&#160;0x00000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Read Param Page. </p>

</div>
</div>
<a id="ga7739734fff8dd0b231b2b1b617fde0a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7739734fff8dd0b231b2b1b617fde0a4">&#9670;&nbsp;</a></span>XNANDPSU_PROG_RD_STS_ENH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_RD_STS_ENH_MASK&#160;&#160;&#160;0x00001000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Read Status Enhanced. </p>

</div>
</div>
<a id="ga81d41547ab7fd4a73c30439f12f7d4b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81d41547ab7fd4a73c30439f12f7d4b4">&#9670;&nbsp;</a></span>XNANDPSU_PROG_RD_STS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_RD_STS_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Read Status. </p>

</div>
</div>
<a id="gabda8fb5fcc322128f76db97b6d83a64d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabda8fb5fcc322128f76db97b6d83a64d">&#9670;&nbsp;</a></span>XNANDPSU_PROG_RD_UNQ_ID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_RD_UNQ_ID_MASK&#160;&#160;&#160;0x00000800U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Read Unique ID. </p>

</div>
</div>
<a id="ga7420ae607c46fc1a461eaad42b5310cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7420ae607c46fc1a461eaad42b5310cc">&#9670;&nbsp;</a></span>XNANDPSU_PROG_RST_LUN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_RST_LUN_MASK&#160;&#160;&#160;0x00800000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Reset LUN. </p>

</div>
</div>
<a id="ga9db90a714c444e48f2837a6550baf03b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9db90a714c444e48f2837a6550baf03b">&#9670;&nbsp;</a></span>XNANDPSU_PROG_RST_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_RST_MASK&#160;&#160;&#160;0x00000100U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Reset. </p>

</div>
</div>
<a id="gadf472233e7c587746e007d035d5c6807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf472233e7c587746e007d035d5c6807">&#9670;&nbsp;</a></span>XNANDPSU_PROG_SET_FEATURES_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_SET_FEATURES_MASK&#160;&#160;&#160;0x00000400U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Set Features. </p>

</div>
</div>
<a id="gaca5b1533ad5ea4b17b9a932221c3189a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca5b1533ad5ea4b17b9a932221c3189a">&#9670;&nbsp;</a></span>XNANDPSU_PROG_SMALL_DATA_MOVE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_SMALL_DATA_MOVE_MASK&#160;&#160;&#160;0x00100000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Small Data Move. </p>

</div>
</div>
<a id="gaff674fd5d8a065adfa37d2c284deee88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff674fd5d8a065adfa37d2c284deee88">&#9670;&nbsp;</a></span>XNANDPSU_PROG_VOL_SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_PROG_VOL_SEL_MASK&#160;&#160;&#160;0x02000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Volume Select. </p>

</div>
</div>
<a id="ga5e32b273f1cd2144727aa99c22c29185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e32b273f1cd2144727aa99c22c29185">&#9670;&nbsp;</a></span>XNandPsu_ReadModifyWrite</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNandPsu_ReadModifyWrite</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group__nandpsu__v1__3.html#ga13968ef2c371ba365d36cfb05c27d1f9">XNandPsu_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,            \</div><div class="line">                (RegOffset),                                            \</div><div class="line">        ((u32)((u32)(<a class="code" href="group__nandpsu__v1__3.html#ga541264d14f94a94ef2db439d66eaef00">XNandPsu_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,\</div><div class="line">                (u32)(RegOffset)) &amp; (u32)(~(Mask))) | (u32)(Value))))</div><div class="ttc" id="group__nandpsu__v1__3_html_ga13968ef2c371ba365d36cfb05c27d1f9"><div class="ttname"><a href="group__nandpsu__v1__3.html#ga13968ef2c371ba365d36cfb05c27d1f9">XNandPsu_WriteReg</a></div><div class="ttdeci">#define XNandPsu_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">This macro writes the given register. </div><div class="ttdef"><b>Definition:</b> xnandpsu_hw.h:649</div></div>
<div class="ttc" id="group__nandpsu__v1__3_html_ga541264d14f94a94ef2db439d66eaef00"><div class="ttname"><a href="group__nandpsu__v1__3.html#ga541264d14f94a94ef2db439d66eaef00">XNandPsu_ReadReg</a></div><div class="ttdeci">#define XNandPsu_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">This macro reads the given register. </div><div class="ttdef"><b>Definition:</b> xnandpsu_hw.h:631</div></div>
</div><!-- fragment -->
<p>This macro clears and updates the bitmask in the register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance of the controller. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset. </td></tr>
    <tr><td class="paramname">Mask</td><td>is the bitmask. </td></tr>
    <tr><td class="paramname">Value</td><td>is the register value to write.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void XNandPsu_ReadModifyWrite(<a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> *InstancePtr, u32 RegOffset, u32 Mask, u32 Val) </dd></dl>

</div>
</div>
<a id="ga541264d14f94a94ef2db439d66eaef00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga541264d14f94a94ef2db439d66eaef00">&#9670;&nbsp;</a></span>XNandPsu_ReadReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNandPsu_ReadReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;Xil_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>This macro reads the given register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of controller registers. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset to be read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__nandpsu__v1__3.html#ga541264d14f94a94ef2db439d66eaef00" title="This macro reads the given register. ">XNandPsu_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

</div>
</div>
<a id="gabd2d6d5ea689b58c981538948fe32e10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd2d6d5ea689b58c981538948fe32e10">&#9670;&nbsp;</a></span>XNANDPSU_READY_BUSY_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_READY_BUSY_OFFSET&#160;&#160;&#160;0x20U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Ready/Busy status Register. </p>

</div>
</div>
<a id="ga81badc5b18ca1a15e6842549eaeaaaec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81badc5b18ca1a15e6842549eaeaaaec">&#9670;&nbsp;</a></span>XNandPsu_SetBits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNandPsu_SetBits</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BitMask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group__nandpsu__v1__3.html#ga13968ef2c371ba365d36cfb05c27d1f9">XNandPsu_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,            \</div><div class="line">                (RegOffset),                                            \</div><div class="line">        ((u32)(<a class="code" href="group__nandpsu__v1__3.html#ga541264d14f94a94ef2db439d66eaef00">XNandPsu_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">                (RegOffset)) | (BitMask))))</div><div class="ttc" id="group__nandpsu__v1__3_html_ga13968ef2c371ba365d36cfb05c27d1f9"><div class="ttname"><a href="group__nandpsu__v1__3.html#ga13968ef2c371ba365d36cfb05c27d1f9">XNandPsu_WriteReg</a></div><div class="ttdeci">#define XNandPsu_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">This macro writes the given register. </div><div class="ttdef"><b>Definition:</b> xnandpsu_hw.h:649</div></div>
<div class="ttc" id="group__nandpsu__v1__3_html_ga541264d14f94a94ef2db439d66eaef00"><div class="ttname"><a href="group__nandpsu__v1__3.html#ga541264d14f94a94ef2db439d66eaef00">XNandPsu_ReadReg</a></div><div class="ttdeci">#define XNandPsu_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">This macro reads the given register. </div><div class="ttdef"><b>Definition:</b> xnandpsu_hw.h:631</div></div>
</div><!-- fragment -->
<p>This macro sets the bitmask in the register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance of the controller. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset. </td></tr>
    <tr><td class="paramname">BitMask</td><td>is the bitmask.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void XNandPsu_SetBits(<a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> *InstancePtr, u32 RegOffset, u32 BitMask) </dd></dl>

</div>
</div>
<a id="ga61c0fb19838e962ee547fd98412d4148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61c0fb19838e962ee547fd98412d4148">&#9670;&nbsp;</a></span>XNANDPSU_SLV_DMA_CONF_DMA_BURST_SIZE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_SLV_DMA_CONF_DMA_BURST_SIZE_MASK&#160;&#160;&#160;0x00E00000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Slave DMA Burst Size. </p>

</div>
</div>
<a id="ga617818e7f37f8a06b1be1b225745b4aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga617818e7f37f8a06b1be1b225745b4aa">&#9670;&nbsp;</a></span>XNANDPSU_SLV_DMA_CONF_DMA_TMOUT_CNT_VAL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_SLV_DMA_CONF_DMA_TMOUT_CNT_VAL_MASK&#160;&#160;&#160;0x0F000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>DMA Timeout Counter Value. </p>

</div>
</div>
<a id="ga5a94a156a69e8c0f1e4df1b569b4e5fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a94a156a69e8c0f1e4df1b569b4e5fd">&#9670;&nbsp;</a></span>XNANDPSU_SLV_DMA_CONF_DMA_TRANS_CNT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_SLV_DMA_CONF_DMA_TRANS_CNT_MASK&#160;&#160;&#160;0x001FFFFEU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Slave DMA Transfer Count. </p>

</div>
</div>
<a id="ga6e6f2cce5132af6fb7aded086e100abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e6f2cce5132af6fb7aded086e100abb">&#9670;&nbsp;</a></span>XNANDPSU_SLV_DMA_CONF_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_SLV_DMA_CONF_OFFSET&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Slave DMA Configuration Register. </p>

</div>
</div>
<a id="ga108ad1c6e87db6855e6ea8a785078e99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga108ad1c6e87db6855e6ea8a785078e99">&#9670;&nbsp;</a></span>XNANDPSU_SLV_DMA_CONF_SDMA_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_SLV_DMA_CONF_SDMA_EN_MASK&#160;&#160;&#160;0x10000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Slave DMA Enable. </p>

</div>
</div>
<a id="gac7be29ad840652c3fc1e630ccbdf27ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7be29ad840652c3fc1e630ccbdf27ef">&#9670;&nbsp;</a></span>XNANDPSU_SLV_DMA_CONF_SDMA_TX_RX_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_SLV_DMA_CONF_SDMA_TX_RX_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Slave DMA Transfer Direction. </p>

</div>
</div>
<a id="gacf007d0dffc14a704592683dff2ca981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf007d0dffc14a704592683dff2ca981">&#9670;&nbsp;</a></span>XNANDPSU_TIMING_DQS_BUFF_SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_TIMING_DQS_BUFF_SEL_MASK&#160;&#160;&#160;0x00000078U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Write/Read data transaction value. </p>

</div>
</div>
<a id="gaf5323a1a40087286e737def2534d90e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5323a1a40087286e737def2534d90e6">&#9670;&nbsp;</a></span>XNANDPSU_TIMING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_TIMING_OFFSET&#160;&#160;&#160;0x2CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Timing Register. </p>

</div>
</div>
<a id="ga06d45acea908c6857ef14851bd5e9c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06d45acea908c6857ef14851bd5e9c63">&#9670;&nbsp;</a></span>XNANDPSU_TIMING_SLOW_FAST_TCAD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_TIMING_SLOW_FAST_TCAD_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Slow/Fast device. </p>

</div>
</div>
<a id="ga5a8d1587d7dc738a35c3ec367b605a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a8d1587d7dc738a35c3ec367b605a92">&#9670;&nbsp;</a></span>XNANDPSU_TIMING_TADL_TIME_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_TIMING_TADL_TIME_MASK&#160;&#160;&#160;0x00007F80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Address latch enable to Data loading time. </p>

</div>
</div>
<a id="ga6654ac2cca76bc95aca0a3612fe3b435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6654ac2cca76bc95aca0a3612fe3b435">&#9670;&nbsp;</a></span>XNANDPSU_TIMING_TCCS_TIME_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNANDPSU_TIMING_TCCS_TIME_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>Change column setup time. </p>

</div>
</div>
<a id="ga13968ef2c371ba365d36cfb05c27d1f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13968ef2c371ba365d36cfb05c27d1f9">&#9670;&nbsp;</a></span>XNandPsu_WriteReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XNandPsu_WriteReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;Xil_Out32(((BaseAddress) + (RegOffset)), (Data))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__hw_8h.html">xnandpsu_hw.h</a>&gt;</code></p>

<p>This macro writes the given register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the the base address of controller registers. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset to be written. </td></tr>
    <tr><td class="paramname">Data</td><td>is the the 32-bit value to write to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__nandpsu__v1__3.html#ga13968ef2c371ba365d36cfb05c27d1f9" title="This macro writes the given register. ">XNandPsu_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#ga59942044a415eacf3399b77b70fe3a20">XNandPsu_EraseBlock()</a>, <a class="el" href="group__nandpsu__v1__3.html#gaa6725c5aa761078a438094bad802045e">XNandPsu_GetFeature()</a>, and <a class="el" href="group__nandpsu__v1__3.html#ga785eaf418c8f7e7c3fb6098ba327b720">XNandPsu_SetFeature()</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga5cc7c90cb423455c9cbde71127180a6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cc7c90cb423455c9cbde71127180a6f">&#9670;&nbsp;</a></span>OnfiCommandList</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nandpsu__v1__3.html#ga5cc7c90cb423455c9cbde71127180a6f">OnfiCommandList</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8h.html">xnandpsu_onfi.h</a>&gt;</code></p>

<p>This enum defines the ONFI 3.1 commands. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6facb9be765f361bb7efb9073730aac92c6"></a>READ&#160;</td><td class="fielddoc"><p>Read. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fac1bb4d3f98660dd9ff544df54865a1a4"></a>MULTIPLANE_READ&#160;</td><td class="fielddoc"><p>Multiplane Read. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa5e386fa2aa66aa27acf9e361598e5416"></a>COPYBACK_READ&#160;</td><td class="fielddoc"><p>Copyback Read. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa93048e7702ea73781e031c18191f6aec"></a>CHANGE_READ_COLUMN&#160;</td><td class="fielddoc"><p>Change Read Column. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6faae171823eacd5415967d6e3e3dc5b018"></a>CHANGE_READ_COLUMN_ENHANCED&#160;</td><td class="fielddoc"><p>Change Read Column Enhanced. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa8b269d64de6c130671c1413fd0f2bbb2"></a>READ_CACHE_RANDOM&#160;</td><td class="fielddoc"><p>Read Cache Random. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa6e10f0cad738041acd1fa97975cc23da"></a>READ_CACHE_SEQUENTIAL&#160;</td><td class="fielddoc"><p>Read Cache Sequential. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fafb87592a6a94debf1a77991a2c091967"></a>READ_CACHE_END&#160;</td><td class="fielddoc"><p>Read Cache End. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa07c1d6a795c348f8633600a052d26dfd"></a>BLOCK_ERASE&#160;</td><td class="fielddoc"><p>Block Erase. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa6da55484c58c5d7d9c21896cc81e8325"></a>MULTIPLANE_BLOCK_ERASE&#160;</td><td class="fielddoc"><p>Multiplane Block Erase. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa451fb3a060f895e40024da81e03fe45a"></a>READ_STATUS&#160;</td><td class="fielddoc"><p>Read Status. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa0bce0059c1fc409f6e99f4b33f5814b8"></a>READ_STATUS_ENHANCED&#160;</td><td class="fielddoc"><p>Read Status Enhanced. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fabe9758bc5df677605dcc22e1557c853a"></a>PAGE_PROGRAM&#160;</td><td class="fielddoc"><p>Page Program. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa9fc6b1d18d6fa77cd74261e9af82f9bc"></a>MULTIPLANE_PAGE_PROGRAM&#160;</td><td class="fielddoc"><p>Multiplane Page Program. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa917fd89fc6851edcf198f44f133ddf3a"></a>PAGE_CACHE_PROGRAM&#160;</td><td class="fielddoc"><p>Page Cache Program. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa80e6a5038c80f1e097965a5a825476ac"></a>COPYBACK_PROGRAM&#160;</td><td class="fielddoc"><p>Copyback Program. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fae8ac05fa8c462fb961ed3ccb90923953"></a>MULTIPLANE_COPYBACK_PROGRAM&#160;</td><td class="fielddoc"><p>Multiplance Copyback Program. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa3b12f9ab803cb22e00b53c0135f8fb6c"></a>SMALL_DATA_MOVE&#160;</td><td class="fielddoc"><p>Small Data Move. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa7b8cd11c9f3d97de2d293b68927899d6"></a>CHANGE_WRITE_COLUMN&#160;</td><td class="fielddoc"><p>Change Write Column. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa6f2fb4ba79d81e825ce5cbfddf394753"></a>CHANGE_ROW_ADDR&#160;</td><td class="fielddoc"><p>Change Row Address. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa08d1641fdf7c1a20c4f1563f57d958e8"></a>READ_ID&#160;</td><td class="fielddoc"><p>Read ID. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa36f72d840fdfef0b83c31ea9aa56e125"></a>VOLUME_SELECT&#160;</td><td class="fielddoc"><p>Volume Select. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa8e5a71b09ac2c50474a1e77fa8fe9f88"></a>ODT_CONFIGURE&#160;</td><td class="fielddoc"><p>ODT Configure. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa1589226dbb8a8f0493a8a6df64943518"></a>READ_PARAM_PAGE&#160;</td><td class="fielddoc"><p>Read Parameter Page. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6facef231a1a72298b8f7d1d0013220a79e"></a>READ_UNIQUE_ID&#160;</td><td class="fielddoc"><p>Read Unique ID. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa9bf6ffa4f6227023e81c1b4ebd1ae5a1"></a>GET_FEATURES&#160;</td><td class="fielddoc"><p>Get Features. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa4dbe92307b1ecfc6eb4dfb3ee1f59cb7"></a>SET_FEATURES&#160;</td><td class="fielddoc"><p>Set Features. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa3ce8065a5c78af7c1757640919d376ab"></a>LUN_GET_FEATURES&#160;</td><td class="fielddoc"><p>LUN Get Features. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6faa383f73d58164c0bc8e2e0abe15dda57"></a>LUN_SET_FEATURES&#160;</td><td class="fielddoc"><p>LUN Set Features. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fada0346eceffe7ed4a8b311eb93ce6bc0"></a>RESET_LUN&#160;</td><td class="fielddoc"><p>Reset LUN. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa27377eb8b77bd38c1b51eda69bd3d888"></a>SYN_RESET&#160;</td><td class="fielddoc"><p>Synchronous Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa589b7d94a3d91d145720e2fed0eb3a05"></a>RESET&#160;</td><td class="fielddoc"><p>Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cc7c90cb423455c9cbde71127180a6fa4d3d3fa486f828228b6a8b5aac3100b0"></a>MAX_CMDS&#160;</td><td class="fielddoc"><p>Dummy Command. </p>
</td></tr>
</table>

</div>
</div>
<a id="gad3bf507eb42aeef24d208ad336af2354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3bf507eb42aeef24d208ad336af2354">&#9670;&nbsp;</a></span>XNandPsu_DataInterface</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nandpsu__v1__3.html#gad3bf507eb42aeef24d208ad336af2354">XNandPsu_DataInterface</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>The XNandPsu_DataInterface enum contains flash operating mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggad3bf507eb42aeef24d208ad336af2354a93958477d9cccb30ca163194cd149129"></a>XNANDPSU_SDR&#160;</td><td class="fielddoc"><p>Single Data Rate. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad3bf507eb42aeef24d208ad336af2354acc4e25c296abb500483efc1237b5a357"></a>XNANDPSU_NVDDR&#160;</td><td class="fielddoc"><p>Double Data Rate. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga39a6c72f07b7c94b4bc7efc53ac773b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39a6c72f07b7c94b4bc7efc53ac773b0">&#9670;&nbsp;</a></span>XNandPsu_DmaMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nandpsu__v1__3.html#ga39a6c72f07b7c94b4bc7efc53ac773b0">XNandPsu_DmaMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>The XNandPsu_DmaMode enum contains the controller MDMA mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga39a6c72f07b7c94b4bc7efc53ac773b0a0946609c88db24ae434b1ca54b26104d"></a>XNANDPSU_PIO&#160;</td><td class="fielddoc"><p>PIO Mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga39a6c72f07b7c94b4bc7efc53ac773b0a775bc8e520ecc947a1cb2ebd70d147e8"></a>XNANDPSU_SDMA&#160;</td><td class="fielddoc"><p>SDMA Mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga39a6c72f07b7c94b4bc7efc53ac773b0a05d5497c8b2d7bb983128b08b637094c"></a>XNANDPSU_MDMA&#160;</td><td class="fielddoc"><p>MDMA Mode. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga9382565edcb944d473966aac464a58b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9382565edcb944d473966aac464a58b9">&#9670;&nbsp;</a></span>XNandPsu_EccMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nandpsu__v1__3.html#ga9382565edcb944d473966aac464a58b9">XNandPsu_EccMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>The XNandPsu_EccMode enum contains ECC functionality. </p>

</div>
</div>
<a id="ga1cd5e9dd87632b8d7e505a3453e1b60d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cd5e9dd87632b8d7e505a3453e1b60d">&#9670;&nbsp;</a></span>XNandPsu_SWMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nandpsu__v1__3.html#ga1cd5e9dd87632b8d7e505a3453e1b60d">XNandPsu_SWMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>The XNandPsu_SWMode enum contains the driver operating mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1cd5e9dd87632b8d7e505a3453e1b60da5345cd378efad32554b36da87b3aba80"></a>XNANDPSU_POLLING&#160;</td><td class="fielddoc"><p>Polling. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1cd5e9dd87632b8d7e505a3453e1b60da9343a1cc4c75a2c071588349d8f40f19"></a>XNANDPSU_INTERRUPT&#160;</td><td class="fielddoc"><p>Interrupt. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga9703b0526518be68242c0ed0d6752e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9703b0526518be68242c0ed0d6752e57">&#9670;&nbsp;</a></span>XNandPsu_TimingMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nandpsu__v1__3.html#ga9703b0526518be68242c0ed0d6752e57">XNandPsu_TimingMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>XNandPsu_TimingMode enum contains timing modes. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga8268e05a9d1a0339dc2ec672d7dd8c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8268e05a9d1a0339dc2ec672d7dd8c79">&#9670;&nbsp;</a></span>XNandPsu_CfgInitialize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XNandPsu_CfgInitialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_nand_psu___config.html">XNandPsu_Config</a> *&#160;</td>
          <td class="paramname"><em>ConfigPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>EffectiveAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8c.html">xnandpsu.c</a>&gt;</code></p>

<p>This function initializes a specific <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance. </p>
<p>This function must be called prior to using the NAND flash device to read or write any data.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance. </td></tr>
    <tr><td class="paramname">ConfigPtr</td><td>points to <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> device configuration structure. </td></tr>
    <tr><td class="paramname">EffectiveAddr</td><td>is the base address of NAND flash controller.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_FAILURE if fail.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The user needs to first call the <a class="el" href="group__nandpsu__v1__3.html#ga4d6df6679bb2c84faa7bbec9f4e776ee" title="Looks up the controller configuration based on the unique controller ID. ">XNandPsu_LookupConfig()</a> API which returns the Configuration structure pointer which is passed as a parameter to the <a class="el" href="group__nandpsu__v1__3.html#ga8268e05a9d1a0339dc2ec672d7dd8c79" title="This function initializes a specific XNandPsu instance. ">XNandPsu_CfgInitialize()</a> API. </dd></dl>

<p class="reference">References <a class="el" href="struct_x_nand_psu___config.html#ab4899a7c8ecd0cf281c6162cfdf00daf">XNandPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_nand_psu___config.html#a812c7533ceffd9a48b786c4977db4560">XNandPsu_Config::DeviceId</a>, <a class="el" href="struct_x_nand_psu.html#af689f2570d31f1f28f7916ecb120ce93">XNandPsu::DmaMode</a>, <a class="el" href="struct_x_nand_psu___config.html#a860b3b4c0c735750f0092bbb36385803">XNandPsu_Config::IsCacheCoherent</a>, <a class="el" href="struct_x_nand_psu.html#af937c82e0b5c79e13c98a124f107c972">XNandPsu::IsReady</a>, <a class="el" href="struct_x_nand_psu.html#a37972d089e9998402fa4f788e0972a5a">XNandPsu::Mode</a>, <a class="el" href="group__nandpsu__v1__3.html#gga39a6c72f07b7c94b4bc7efc53ac773b0a05d5497c8b2d7bb983128b08b637094c">XNANDPSU_MDMA</a>, and <a class="el" href="group__nandpsu__v1__3.html#gga1cd5e9dd87632b8d7e505a3453e1b60da5345cd378efad32554b36da87b3aba80">XNANDPSU_POLLING</a>.</p>

<p class="reference">Referenced by <a class="el" href="xnandpsu__example_8c.html#af83886f74df6ac5c0436711e1685a4e0">NandReadWriteExample()</a>.</p>

</div>
</div>
<a id="ga22080a2813ff692c0b64e0bbd9715f91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22080a2813ff692c0b64e0bbd9715f91">&#9670;&nbsp;</a></span>XNandPsu_ChangeTimingMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XNandPsu_ChangeTimingMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nandpsu__v1__3.html#gad3bf507eb42aeef24d208ad336af2354">XNandPsu_DataInterface</a>&#160;</td>
          <td class="paramname"><em>NewIntf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nandpsu__v1__3.html#ga9703b0526518be68242c0ed0d6752e57">XNandPsu_TimingMode</a>&#160;</td>
          <td class="paramname"><em>NewMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8c.html">xnandpsu.c</a>&gt;</code></p>

<p>This function changes the data interface and timing mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance. </td></tr>
    <tr><td class="paramname">NewIntf</td><td>is the new data interface. </td></tr>
    <tr><td class="paramname">NewMode</td><td>is the new timing mode.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_FAILURE if failed.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p class="reference">References <a class="el" href="struct_x_nand_psu.html#af937c82e0b5c79e13c98a124f107c972">XNandPsu::IsReady</a>, <a class="el" href="group__nandpsu__v1__3.html#ggad3bf507eb42aeef24d208ad336af2354acc4e25c296abb500483efc1237b5a357">XNANDPSU_NVDDR</a>, and <a class="el" href="group__nandpsu__v1__3.html#ggad3bf507eb42aeef24d208ad336af2354a93958477d9cccb30ca163194cd149129">XNANDPSU_SDR</a>.</p>

</div>
</div>
<a id="gaa5768fde1d2659e318fc72562300253c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5768fde1d2659e318fc72562300253c">&#9670;&nbsp;</a></span>XNandPsu_DisableDmaMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XNandPsu_DisableDmaMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8c.html">xnandpsu.c</a>&gt;</code></p>

<p>This function disables DMA mode of driver/controller operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p class="reference">References <a class="el" href="struct_x_nand_psu.html#af689f2570d31f1f28f7916ecb120ce93">XNandPsu::DmaMode</a>, <a class="el" href="struct_x_nand_psu.html#af937c82e0b5c79e13c98a124f107c972">XNandPsu::IsReady</a>, and <a class="el" href="group__nandpsu__v1__3.html#gga39a6c72f07b7c94b4bc7efc53ac773b0a0946609c88db24ae434b1ca54b26104d">XNANDPSU_PIO</a>.</p>

</div>
</div>
<a id="ga02c8c1204e6c83f910cb4a2b1df423ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02c8c1204e6c83f910cb4a2b1df423ed">&#9670;&nbsp;</a></span>XNandPsu_DisableEccMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XNandPsu_DisableEccMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8c.html">xnandpsu.c</a>&gt;</code></p>

<p>This function disables ECC mode of driver/controller operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p class="reference">References <a class="el" href="struct_x_nand_psu.html#a1f2a85d38c0202fe76fed5e328d51ed7">XNandPsu::EccMode</a>, and <a class="el" href="struct_x_nand_psu.html#af937c82e0b5c79e13c98a124f107c972">XNandPsu::IsReady</a>.</p>

</div>
</div>
<a id="ga37ffc74066c48716b787438f19b70684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37ffc74066c48716b787438f19b70684">&#9670;&nbsp;</a></span>XNandPsu_EnableDmaMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XNandPsu_EnableDmaMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8c.html">xnandpsu.c</a>&gt;</code></p>

<p>This function enables DMA mode of controller operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p class="reference">References <a class="el" href="struct_x_nand_psu.html#af689f2570d31f1f28f7916ecb120ce93">XNandPsu::DmaMode</a>, <a class="el" href="struct_x_nand_psu.html#af937c82e0b5c79e13c98a124f107c972">XNandPsu::IsReady</a>, and <a class="el" href="group__nandpsu__v1__3.html#gga39a6c72f07b7c94b4bc7efc53ac773b0a05d5497c8b2d7bb983128b08b637094c">XNANDPSU_MDMA</a>.</p>

<p class="reference">Referenced by <a class="el" href="xnandpsu__example_8c.html#af83886f74df6ac5c0436711e1685a4e0">NandReadWriteExample()</a>.</p>

</div>
</div>
<a id="ga0f80ab5f2d18a988eb6f6672fdc99d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f80ab5f2d18a988eb6f6672fdc99d7e">&#9670;&nbsp;</a></span>XNandPsu_EnableEccMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XNandPsu_EnableEccMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8c.html">xnandpsu.c</a>&gt;</code></p>

<p>This function enables ECC mode of driver/controller operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p class="reference">References <a class="el" href="struct_x_nand_psu.html#a1f2a85d38c0202fe76fed5e328d51ed7">XNandPsu::EccMode</a>, and <a class="el" href="struct_x_nand_psu.html#af937c82e0b5c79e13c98a124f107c972">XNandPsu::IsReady</a>.</p>

</div>
</div>
<a id="ga7fb413a5f75317e698fe97ba12fc7d44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fb413a5f75317e698fe97ba12fc7d44">&#9670;&nbsp;</a></span>XNandPsu_Erase()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XNandPsu_Erase </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u64&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u64&#160;</td>
          <td class="paramname"><em>Length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8c.html">xnandpsu.c</a>&gt;</code></p>

<p>This function erases the flash. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance. </td></tr>
    <tr><td class="paramname">Offset</td><td>is the starting offset of flash to erase. </td></tr>
    <tr><td class="paramname">Length</td><td>is the number of bytes to erase.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_FAILURE if failed.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The Offset and Length should be aligned to block size boundary to get better results. </dd></dl>

<p class="reference">References <a class="el" href="struct_x_nand_psu___geometry.html#a64dbdabcd40797abaedc65e04ae873bf">XNandPsu_Geometry::DeviceSize</a>, <a class="el" href="struct_x_nand_psu.html#ada90fdee8e87d8880eb6766d76e3ad2d">XNandPsu::Geometry</a>, and <a class="el" href="struct_x_nand_psu.html#af937c82e0b5c79e13c98a124f107c972">XNandPsu::IsReady</a>.</p>

</div>
</div>
<a id="ga59942044a415eacf3399b77b70fe3a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59942044a415eacf3399b77b70fe3a20">&#9670;&nbsp;</a></span>XNandPsu_EraseBlock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XNandPsu_EraseBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Target</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8c.html">xnandpsu.c</a>&gt;</code></p>

<p>This function sends ONFI block erase command to the flash. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance. </td></tr>
    <tr><td class="paramname">Target</td><td>is the chip select value. </td></tr>
    <tr><td class="paramname">Block</td><td>is the block to erase.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_FAILURE if failed.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p class="reference">References <a class="el" href="struct_x_nand_psu.html#ada90fdee8e87d8880eb6766d76e3ad2d">XNandPsu::Geometry</a>, <a class="el" href="struct_x_nand_psu.html#af937c82e0b5c79e13c98a124f107c972">XNandPsu::IsReady</a>, <a class="el" href="group__nandpsu__v1__3.html#ga1ff2f5361a5afcca1ac79a1c5bbd5f64">ONFI_CMD_BLK_ERASE1</a>, <a class="el" href="group__nandpsu__v1__3.html#ga6f7414a02d236c632060d2c27d712c43">ONFI_CMD_BLK_ERASE2</a>, <a class="el" href="struct_x_nand_psu___geometry.html#a512d6752bf36aed2a5cfe231d9526d72">XNandPsu_Geometry::PagesPerBlock</a>, <a class="el" href="struct_x_nand_psu___geometry.html#af5f01ae266913af7054de33c91ff8e9d">XNandPsu_Geometry::RowAddrCycles</a>, <a class="el" href="group__nandpsu__v1__3.html#gaf3b3c15277fa67d8d1dd55492fa3173a">XNANDPSU_INTR_STS_EN_OFFSET</a>, <a class="el" href="group__nandpsu__v1__3.html#gad19965121768bf4ada7285e14ad831a0">XNANDPSU_INTR_STS_EN_TRANS_COMP_STS_EN_MASK</a>, <a class="el" href="group__nandpsu__v1__3.html#ga1d00cce9eaed03608e36937d80b446ab">XNANDPSU_MAX_TARGETS</a>, <a class="el" href="group__nandpsu__v1__3.html#gabfb036fc0238a5c54de831574c371450">XNandPsu_Prepare_Cmd()</a>, and <a class="el" href="group__nandpsu__v1__3.html#ga13968ef2c371ba365d36cfb05c27d1f9">XNandPsu_WriteReg</a>.</p>

</div>
</div>
<a id="gaa6725c5aa761078a438094bad802045e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6725c5aa761078a438094bad802045e">&#9670;&nbsp;</a></span>XNandPsu_GetFeature()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XNandPsu_GetFeature </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Target</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Feature</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>Buf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8c.html">xnandpsu.c</a>&gt;</code></p>

<p>This function sends ONFI Get Feature command to flash. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance. </td></tr>
    <tr><td class="paramname">Target</td><td>is the chip select value. </td></tr>
    <tr><td class="paramname">Feature</td><td>is the feature selector. </td></tr>
    <tr><td class="paramname">Buf</td><td>is the buffer to fill feature value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_FAILURE if failed.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p class="reference">References <a class="el" href="group__nandpsu__v1__3.html#gadbf8afcdec47ffb5e24a9e2f580bc9e4">ONFI_CMD_GET_FEATURES</a>, <a class="el" href="group__nandpsu__v1__3.html#gaa1515e541e1f6e5bd5408cf7de0f98c2">ONFI_CMD_INVALID</a>, <a class="el" href="group__nandpsu__v1__3.html#ga145b9b3fbd465190f747e8fb3ff1935a">XNANDPSU_INTR_STS_EN_BUFF_RD_RDY_STS_EN_MASK</a>, <a class="el" href="group__nandpsu__v1__3.html#gaf3b3c15277fa67d8d1dd55492fa3173a">XNANDPSU_INTR_STS_EN_OFFSET</a>, <a class="el" href="group__nandpsu__v1__3.html#ggad3bf507eb42aeef24d208ad336af2354acc4e25c296abb500483efc1237b5a357">XNANDPSU_NVDDR</a>, <a class="el" href="group__nandpsu__v1__3.html#gabfb036fc0238a5c54de831574c371450">XNandPsu_Prepare_Cmd()</a>, and <a class="el" href="group__nandpsu__v1__3.html#ga13968ef2c371ba365d36cfb05c27d1f9">XNandPsu_WriteReg</a>.</p>

</div>
</div>
<a id="ga81efec47413599300b874c98ceffee81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81efec47413599300b874c98ceffee81">&#9670;&nbsp;</a></span>XNandPsu_InitBbtDesc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XNandPsu_InitBbtDesc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8c.html">xnandpsu_bbm.c</a>&gt;</code></p>

<p>This function initializes the Bad Block Table(BBT) descriptors with a predefined pattern for searching Bad Block Table(BBT) in flash. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>NONE </li>
</ul>
</dd></dl>

<p class="reference">References <a class="el" href="struct_x_nand_psu.html#abb9684a89e0df8445094681e7aab1107">XNandPsu::BbtDesc</a>, <a class="el" href="struct_x_nand_psu.html#a1f2a85d38c0202fe76fed5e328d51ed7">XNandPsu::EccMode</a>, <a class="el" href="struct_x_nand_psu.html#af937c82e0b5c79e13c98a124f107c972">XNandPsu::IsReady</a>, <a class="el" href="struct_x_nand_psu___bbt_desc.html#a4c854b10969f6886013052f9f928aa53">XNandPsu_BbtDesc::PageOffset</a>, <a class="el" href="group__nandpsu__v1__3.html#ga10e75208945a1b28f29b5443b5e065b1">XNANDPSU_BBT_DESC_PAGE_OFFSET</a>, and <a class="el" href="group__nandpsu__v1__3.html#ga1d00cce9eaed03608e36937d80b446ab">XNANDPSU_MAX_TARGETS</a>.</p>

</div>
</div>
<a id="ga0696c149568a16f2d804da9bf0b16047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0696c149568a16f2d804da9bf0b16047">&#9670;&nbsp;</a></span>XNandPsu_IsBlockBad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XNandPsu_IsBlockBad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__bbm_8c.html">xnandpsu_bbm.c</a>&gt;</code></p>

<p>This function checks whether a block is bad or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance.</td></tr>
    <tr><td class="paramname">Block</td><td>is the block number.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_FAILURE if fail. </li>
</ul>
</dd></dl>

<p class="reference">References <a class="el" href="struct_x_nand_psu.html#a8e9b7e25e9dda30d9ffdeb593ee7c20f">XNandPsu::Bbt</a>, <a class="el" href="struct_x_nand_psu.html#af937c82e0b5c79e13c98a124f107c972">XNandPsu::IsReady</a>, <a class="el" href="group__nandpsu__v1__3.html#gad347e168120f24a56851f8c5620c131f">XNANDPSU_BBT_BLOCK_SHIFT</a>, <a class="el" href="group__nandpsu__v1__3.html#gaff73343551dffb555cf517e534367dba">XNandPsu_BbtBlockShift</a>, <a class="el" href="group__nandpsu__v1__3.html#ga89a8698138bec588951e84cdb865f74b">XNANDPSU_BLOCK_GOOD</a>, <a class="el" href="group__nandpsu__v1__3.html#ga169a802d7c58b5cf2cfdefeb3b3d0ff6">XNANDPSU_BLOCK_RESERVED</a>, and <a class="el" href="group__nandpsu__v1__3.html#ga32360ae4d4d3035b35a3f825d6afa3cf">XNANDPSU_BLOCK_TYPE_MASK</a>.</p>

</div>
</div>
<a id="ga4d6df6679bb2c84faa7bbec9f4e776ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d6df6679bb2c84faa7bbec9f4e776ee">&#9670;&nbsp;</a></span>XNandPsu_LookupConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_nand_psu___config.html">XNandPsu_Config</a> * XNandPsu_LookupConfig </td>
          <td>(</td>
          <td class="paramtype">u16&#160;</td>
          <td class="paramname"><em>DevID</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>Looks up the controller configuration based on the unique controller ID. </p>
<p>A table contains the configuration info for each controller in the system.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DeviceID</td><td>is the ID of the controller to look up the configuration for.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A pointer to the configuration found or NULL if the specified controller ID was not found. </dd></dl>

<p class="reference">Referenced by <a class="el" href="xnandpsu__example_8c.html#af83886f74df6ac5c0436711e1685a4e0">NandReadWriteExample()</a>.</p>

</div>
</div>
<a id="ga8d3500cacdc26941b76db6a74f8e2b0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d3500cacdc26941b76db6a74f8e2b0f">&#9670;&nbsp;</a></span>XNandPsu_MarkBlockBad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XNandPsu_MarkBlockBad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>This function marks a block as bad in the RAM based Bad Block Table(BBT). </p>
<p>It also updates the Bad Block Table(BBT) in the flash.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance. </td></tr>
    <tr><td class="paramname">Block</td><td>is the block number.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_FAILURE if fail. </li>
</ul>
</dd></dl>

<p class="reference">References <a class="el" href="struct_x_nand_psu.html#a8e9b7e25e9dda30d9ffdeb593ee7c20f">XNandPsu::Bbt</a>, <a class="el" href="struct_x_nand_psu.html#ada90fdee8e87d8880eb6766d76e3ad2d">XNandPsu::Geometry</a>, <a class="el" href="struct_x_nand_psu.html#af937c82e0b5c79e13c98a124f107c972">XNandPsu::IsReady</a>, <a class="el" href="struct_x_nand_psu___geometry.html#abd5bd50be9d37835e78e1adb37815679">XNandPsu_Geometry::NumTargetBlocks</a>, <a class="el" href="group__nandpsu__v1__3.html#gad347e168120f24a56851f8c5620c131f">XNANDPSU_BBT_BLOCK_SHIFT</a>, <a class="el" href="group__nandpsu__v1__3.html#gaff73343551dffb555cf517e534367dba">XNandPsu_BbtBlockShift</a>, <a class="el" href="group__nandpsu__v1__3.html#gac47b1d1d15d7a802c9e1df6fdeef077e">XNANDPSU_BLOCK_BAD</a>, and <a class="el" href="group__nandpsu__v1__3.html#ga32360ae4d4d3035b35a3f825d6afa3cf">XNANDPSU_BLOCK_TYPE_MASK</a>.</p>

</div>
</div>
<a id="ga474cec95b9bf91d0ae8ec1988792cdd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga474cec95b9bf91d0ae8ec1988792cdd2">&#9670;&nbsp;</a></span>XNandPsu_OnfiParamPageCrc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XNandPsu_OnfiParamPageCrc </td>
          <td>(</td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>ParamBuf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>StartOff</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__onfi_8c.html">xnandpsu_onfi.c</a>&gt;</code></p>

<p>This function calculates ONFI paramater page CRC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Parambuf</td><td>is a pointer to the ONFI paramater page buffer. </td></tr>
    <tr><td class="paramname">StartOff</td><td>is the starting offset in buffer to calculate CRC. </td></tr>
    <tr><td class="paramname">Length</td><td>is the number of bytes for which CRC is calculated.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>CRC value. </dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a id="gabfb036fc0238a5c54de831574c371450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfb036fc0238a5c54de831574c371450">&#9670;&nbsp;</a></span>XNandPsu_Prepare_Cmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XNandPsu_Prepare_Cmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Cmd1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Cmd2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>EccState</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>DmaMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>AddrCycles</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8c.html">xnandpsu.c</a>&gt;</code></p>

<p>This function prepares command to be written into command register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance. </td></tr>
    <tr><td class="paramname">Cmd1</td><td>is the first Onfi Command. </td></tr>
    <tr><td class="paramname">Cmd1</td><td>is the second Onfi Command. </td></tr>
    <tr><td class="paramname">EccState</td><td>is the flag to set Ecc State. </td></tr>
    <tr><td class="paramname">DmaMode</td><td>is the flag to set DMA mode.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p class="reference">References <a class="el" href="struct_x_nand_psu.html#a1f2a85d38c0202fe76fed5e328d51ed7">XNandPsu::EccMode</a>, <a class="el" href="group__nandpsu__v1__3.html#gacadb4a6cbb11dd64c3d6be90a5ccf820">XNANDPSU_CMD_CMD2_MASK</a>, and <a class="el" href="group__nandpsu__v1__3.html#ga548e02649547dbb26d3ba373b67a185a">XNANDPSU_CMD_CMD2_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="group__nandpsu__v1__3.html#ga59942044a415eacf3399b77b70fe3a20">XNandPsu_EraseBlock()</a>, <a class="el" href="group__nandpsu__v1__3.html#gaa6725c5aa761078a438094bad802045e">XNandPsu_GetFeature()</a>, and <a class="el" href="group__nandpsu__v1__3.html#ga785eaf418c8f7e7c3fb6098ba327b720">XNandPsu_SetFeature()</a>.</p>

</div>
</div>
<a id="gad7e291db556ad9d33fbd06aa6ab79cb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7e291db556ad9d33fbd06aa6ab79cb6">&#9670;&nbsp;</a></span>XNandPsu_Read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XNandPsu_Read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u64&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u64&#160;</td>
          <td class="paramname"><em>Length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>DestBuf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8c.html">xnandpsu.c</a>&gt;</code></p>

<p>This function reads from the flash. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance. </td></tr>
    <tr><td class="paramname">Offset</td><td>is the starting offset of flash to read. </td></tr>
    <tr><td class="paramname">Length</td><td>is the number of bytes to read. </td></tr>
    <tr><td class="paramname">DestBuf</td><td>is the destination data buffer to fill in.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_FAILURE if failed.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p class="reference">References <a class="el" href="struct_x_nand_psu___geometry.html#a64dbdabcd40797abaedc65e04ae873bf">XNandPsu_Geometry::DeviceSize</a>, <a class="el" href="struct_x_nand_psu.html#ada90fdee8e87d8880eb6766d76e3ad2d">XNandPsu::Geometry</a>, and <a class="el" href="struct_x_nand_psu.html#af937c82e0b5c79e13c98a124f107c972">XNandPsu::IsReady</a>.</p>

</div>
</div>
<a id="ga1a3f550f53d5c1d7ffead626cf0dd7c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a3f550f53d5c1d7ffead626cf0dd7c3">&#9670;&nbsp;</a></span>XNandPsu_ReadSpareBytes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XNandPsu_ReadSpareBytes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Page</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>Buf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8c.html">xnandpsu.c</a>&gt;</code></p>

<p>This function reads spare bytes from flash. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance. </td></tr>
    <tr><td class="paramname">Target</td><td>is the chip select value. </td></tr>
    <tr><td class="paramname">Page</td><td>is the page address value to read. </td></tr>
    <tr><td class="paramname">Buf</td><td>is the data buffer to fill in.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_FAILURE if failed.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p class="reference">References <a class="el" href="struct_x_nand_psu___geometry.html#ad856c11878859904836081ecc3a632cc">XNandPsu_Geometry::BytesPerPage</a>, <a class="el" href="struct_x_nand_psu___geometry.html#a92993e9d034d83f9fe75057c2bc745b9">XNandPsu_Geometry::ColAddrCycles</a>, <a class="el" href="struct_x_nand_psu.html#af689f2570d31f1f28f7916ecb120ce93">XNandPsu::DmaMode</a>, <a class="el" href="struct_x_nand_psu.html#ada90fdee8e87d8880eb6766d76e3ad2d">XNandPsu::Geometry</a>, <a class="el" href="struct_x_nand_psu___config.html#a860b3b4c0c735750f0092bbb36385803">XNandPsu_Config::IsCacheCoherent</a>, <a class="el" href="struct_x_nand_psu.html#af937c82e0b5c79e13c98a124f107c972">XNandPsu::IsReady</a>, <a class="el" href="struct_x_nand_psu___geometry.html#a0ff8d025d33c76d816e1a09fc1a97556">XNandPsu_Geometry::NumTargetPages</a>, <a class="el" href="struct_x_nand_psu___geometry.html#af5f01ae266913af7054de33c91ff8e9d">XNandPsu_Geometry::RowAddrCycles</a>, <a class="el" href="struct_x_nand_psu___geometry.html#acb31c921090928f5403eb4d4a656be7a">XNandPsu_Geometry::SpareBytesPerPage</a>, <a class="el" href="group__nandpsu__v1__3.html#gad19965121768bf4ada7285e14ad831a0">XNANDPSU_INTR_STS_EN_TRANS_COMP_STS_EN_MASK</a>, and <a class="el" href="group__nandpsu__v1__3.html#gga39a6c72f07b7c94b4bc7efc53ac773b0a05d5497c8b2d7bb983128b08b637094c">XNANDPSU_MDMA</a>.</p>

</div>
</div>
<a id="ga834baaa423d26638d10ad7195ba097fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga834baaa423d26638d10ad7195ba097fa">&#9670;&nbsp;</a></span>XNandPsu_ScanBbt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XNandPsu_ScanBbt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8h.html">xnandpsu.h</a>&gt;</code></p>

<p>This function reads the Bad Block Table(BBT) if present in flash. </p>
<p>If not it scans the flash for detecting factory marked bad blocks and creates a bad block table and write the Bad Block Table(BBT) into the flash.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_FAILURE if fail. </li>
</ul>
</dd></dl>

<p class="reference">References <a class="el" href="struct_x_nand_psu.html#a8e9b7e25e9dda30d9ffdeb593ee7c20f">XNandPsu::Bbt</a>, <a class="el" href="struct_x_nand_psu.html#ada90fdee8e87d8880eb6766d76e3ad2d">XNandPsu::Geometry</a>, <a class="el" href="struct_x_nand_psu.html#af937c82e0b5c79e13c98a124f107c972">XNandPsu::IsReady</a>, <a class="el" href="struct_x_nand_psu___geometry.html#aa2d2b47cd4c8425d89a24d3401fcc9ad">XNandPsu_Geometry::NumBlocks</a>, <a class="el" href="struct_x_nand_psu___geometry.html#aa77b389be09efc2cfe215604aa1f8c18">XNandPsu_Geometry::NumTargets</a>, and <a class="el" href="group__nandpsu__v1__3.html#gad347e168120f24a56851f8c5620c131f">XNANDPSU_BBT_BLOCK_SHIFT</a>.</p>

</div>
</div>
<a id="ga785eaf418c8f7e7c3fb6098ba327b720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga785eaf418c8f7e7c3fb6098ba327b720">&#9670;&nbsp;</a></span>XNandPsu_SetFeature()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XNandPsu_SetFeature </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Target</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Feature</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>Buf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8c.html">xnandpsu.c</a>&gt;</code></p>

<p>This function sends ONFI Set Feature command to flash. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance. </td></tr>
    <tr><td class="paramname">Target</td><td>is the chip select value. </td></tr>
    <tr><td class="paramname">Feature</td><td>is the feature selector. </td></tr>
    <tr><td class="paramname">Buf</td><td>is the feature value to send.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_FAILURE if failed.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p class="reference">References <a class="el" href="group__nandpsu__v1__3.html#gaa1515e541e1f6e5bd5408cf7de0f98c2">ONFI_CMD_INVALID</a>, <a class="el" href="group__nandpsu__v1__3.html#ga09a77a047f11adfcb8b2b226bd674adf">ONFI_CMD_SET_FEATURES</a>, <a class="el" href="group__nandpsu__v1__3.html#gafb9c672287fcc76bbb63e86e04c596ac">XNANDPSU_INTR_STS_EN_BUFF_WR_RDY_STS_EN_MASK</a>, <a class="el" href="group__nandpsu__v1__3.html#gaf3b3c15277fa67d8d1dd55492fa3173a">XNANDPSU_INTR_STS_EN_OFFSET</a>, <a class="el" href="group__nandpsu__v1__3.html#ggad3bf507eb42aeef24d208ad336af2354acc4e25c296abb500483efc1237b5a357">XNANDPSU_NVDDR</a>, <a class="el" href="group__nandpsu__v1__3.html#gabfb036fc0238a5c54de831574c371450">XNandPsu_Prepare_Cmd()</a>, and <a class="el" href="group__nandpsu__v1__3.html#ga13968ef2c371ba365d36cfb05c27d1f9">XNandPsu_WriteReg</a>.</p>

</div>
</div>
<a id="gaf276d363e46822efd9ff8ee7b55b906c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf276d363e46822efd9ff8ee7b55b906c">&#9670;&nbsp;</a></span>XNandPsu_Write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XNandPsu_Write </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u64&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u64&#160;</td>
          <td class="paramname"><em>Length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>SrcBuf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8c.html">xnandpsu.c</a>&gt;</code></p>

<p>This function writes to the flash. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance. </td></tr>
    <tr><td class="paramname">Offset</td><td>is the starting offset of flash to write. </td></tr>
    <tr><td class="paramname">Length</td><td>is the number of bytes to write. </td></tr>
    <tr><td class="paramname">SrcBuf</td><td>is the source data buffer to write.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_FAILURE if failed.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p class="reference">References <a class="el" href="struct_x_nand_psu___geometry.html#a64dbdabcd40797abaedc65e04ae873bf">XNandPsu_Geometry::DeviceSize</a>, <a class="el" href="struct_x_nand_psu.html#ada90fdee8e87d8880eb6766d76e3ad2d">XNandPsu::Geometry</a>, and <a class="el" href="struct_x_nand_psu.html#af937c82e0b5c79e13c98a124f107c972">XNandPsu::IsReady</a>.</p>

</div>
</div>
<a id="ga7c4f4816209d1d66b9de152735046b0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c4f4816209d1d66b9de152735046b0f">&#9670;&nbsp;</a></span>XNandPsu_WriteSpareBytes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XNandPsu_WriteSpareBytes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Page</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>Buf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu_8c.html">xnandpsu.c</a>&gt;</code></p>

<p>This function sends ONFI Program Page command to flash. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance. </td></tr>
    <tr><td class="paramname">Target</td><td>is the chip select value. </td></tr>
    <tr><td class="paramname">Page</td><td>is the page address value to program. </td></tr>
    <tr><td class="paramname">Col</td><td>is the column address value to program. </td></tr>
    <tr><td class="paramname">Buf</td><td>is the data buffer to program.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_FAILURE if failed.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p class="reference">References <a class="el" href="struct_x_nand_psu___geometry.html#ad856c11878859904836081ecc3a632cc">XNandPsu_Geometry::BytesPerPage</a>, <a class="el" href="struct_x_nand_psu___geometry.html#a92993e9d034d83f9fe75057c2bc745b9">XNandPsu_Geometry::ColAddrCycles</a>, <a class="el" href="struct_x_nand_psu.html#a1f2a85d38c0202fe76fed5e328d51ed7">XNandPsu::EccMode</a>, <a class="el" href="struct_x_nand_psu.html#ada90fdee8e87d8880eb6766d76e3ad2d">XNandPsu::Geometry</a>, <a class="el" href="struct_x_nand_psu.html#af937c82e0b5c79e13c98a124f107c972">XNandPsu::IsReady</a>, <a class="el" href="struct_x_nand_psu___geometry.html#a0ff8d025d33c76d816e1a09fc1a97556">XNandPsu_Geometry::NumTargetPages</a>, <a class="el" href="struct_x_nand_psu___geometry.html#af5f01ae266913af7054de33c91ff8e9d">XNandPsu_Geometry::RowAddrCycles</a>, and <a class="el" href="struct_x_nand_psu___geometry.html#acb31c921090928f5403eb4d4a656be7a">XNandPsu_Geometry::SpareBytesPerPage</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga3fcff3ef431cd8ee0f292f0703fe4157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fcff3ef431cd8ee0f292f0703fe4157">&#9670;&nbsp;</a></span>XNandPsu_ConfigTable <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_nand_psu___config.html">XNandPsu_Config</a> XNandPsu_ConfigTable[]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__sinit_8c.html">xnandpsu_sinit.c</a>&gt;</code></p>

<p>Each <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> device in the system has an entry in this table. </p>

</div>
</div>
<a id="ga3fcff3ef431cd8ee0f292f0703fe4157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fcff3ef431cd8ee0f292f0703fe4157">&#9670;&nbsp;</a></span>XNandPsu_ConfigTable <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_nand_psu___config.html">XNandPsu_Config</a> XNandPsu_ConfigTable[]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xnandpsu__g_8c.html">xnandpsu_g.c</a>&gt;</code></p>
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">        {</div><div class="line">                0U,</div><div class="line">                (u32)XPAR_XNANDPSU_0_BASEADDR</div><div class="line">        }</div><div class="line">}</div></div><!-- fragment -->
<p>Each <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> device in the system has an entry in this table. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
