<!DOCTYPE html>
<html lang="en">


<!-- Mirrored from www.ufrgs.br/isvlsi2023/social-event.php by HTTrack Website Copier/3.x [XR&CO'2014], Wed, 15 Nov 2023 20:14:12 GMT -->
<!-- Added by HTTrack -->
<!-- Mirrored from www.ieee-isvlsi.org/ISVLSI_2025_Website/keynotes.html by HTTrack Website Copier/3.x [XR&CO'2014], Sat, 12 Apr 2025 15:35:32 GMT -->
<meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <title> ISVLSI 2025 - Keynotes</title>
  <!-- Bootstrap -->
  <link href="css/bootstrap.css" rel='stylesheet' type='text/css' />
  <!-- Font Awesome  -->
  <link href="css/font-awesome.min.css" rel="stylesheet">
  <!-- Web Font  -->
  <link href='http://fonts.googleapis.com/css?family=Lato:300,400,700,900' rel='stylesheet' type='text/css'>
  <!-- Custom CSS -->
  <link href="css/style.css" rel="stylesheet" type="text/css" media="all" />
  <script src="js/jquery.min.js"></script>

  <!-- Google tag (gtag.js) -->
<script async src="https://www.googletagmanager.com/gtag/js?id=G-HXW5MFWZJZ"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'G-HXW5MFWZJZ');
</script>
</head>

<body>
   
  <nav class="navbar navbar-default "  style="background-color:#00aeef; margin-bottom: 0px; border:0px; border-radius: 0px; border-bottom: 3px white solid;">
    <center>
    <table style="table-layout:fixed;width=100%;margin-left:1%">
	<tr>
	<td style="padding-right:10px;vertical-align:top"><a href="index.html"><img src="Logo_ISVLSI_2025.svg" height="160px"></a href="index.html"></td>
	<td style="">
	<div class="container" style="width:100%">
      <div class="navbar-header">
        <button type="button" class="navbar-toggle" data-toggle="collapse" data-target=".navbar-collapse"> <span class="icon-bar"></span>
          <span class="icon-bar"></span><span class="icon-bar"></span> </button>
          <a class="titulo" href="index.html" style="color: #FFFFFF; font-size: 2.3em;">IEEE Computer Society Annual Symposium on VLSI <br>ISVLSI 2025</a>
      </div>
      <div class="navbar-collapse collapse" style="max-height: min-content">
        <ul class="nav navbar-nav navbar-left">
		  <li><a href="index.html" style="color:white;font-size:17px">Home</a></li>
		  
		  <li class="dropdown">
		  <a href="#" class="dropdown-toggle" data-toggle="dropdown" role="button" aria-haspopup="true" aria-expanded="true" style="color:white;font-size:17px">Call for Papers<span class="caret"></a>
			<ul class="dropdown-menu" style="color:white;background-color:white">
			<li><a href="call-for-papers.html" style="color:black;">Main Conference Track</a></li>
			<li><a href="call-for-special-sessions.html" style="color:black;">Special Sessions</a></li>
			<li><a href="call-for-industry-forum.html" style="color:black;">Industry Forum</a></li>
			<li><a href="call-for-student-forum.html" style="color:black;">Student Research Forum</a></li>
			<li><a href="collaborative-research-projects.html" style="color:black;">Collaborative Research Projects</a></li>
			<li><a href="research_demo_session.html" style="color:black;">Research Demo Session</a></li>
			<li><a href="call-for-late-breaking-research.html" style="color:black;">Late Breaking Research</a></li>     
			<li><a href="quantum-computing-workshop.html" style="color:black;">Quantum Computing Workshop</a></li>
			</ul>
		  </li>
		  
		  <li><a href="paper.html" style="color:white;font-size:17px">Paper Submission</a></li>
			<li><a href="registration2025.html" style="color:white;font-size:17px">Registration</a></li>
			<li><a href="nsf-travel-grants.html" style="color:white;font-size:17px">NSF Travel Grants</a></li>
			<li><a href="keynotes.html" style="color:white;font-size:17px">Keynotes</a></li>
			<li><a href="tutorials.html" style="color:white;font-size:17px">Tutorials</a></li>
			<li><a href="committees.html" style="color:white;font-size:17px">Committees</a></li>
		  
		  <li><a href="venue.html" style="color:white;font-size:17px">Venue</a></li>
		  <li><a href="social-event.html" style="color:white;font-size:17px">Events & Tourism</a></li>
		 <li class="dropdown">
		  <a href="#" class="dropdown-toggle" data-toggle="dropdown" role="button" aria-haspopup="true" aria-expanded="true" style="color:white;font-size:17px">Past Conferences <span class="caret"></a>
		  <ul class="dropdown-menu" style="color:white;background-color:white">
			  <li><a href="../ISVLSI_2024_Website/index.html" target="_blank" style="color:black;">ISVLSI 2024</a></li>
			<li><a href="../ISVLSI_2023_Website/index.html" target="_blank" style="color:black;">ISVLSI 2023</a></li>
			<li><a href="../ISVLSI_2022_Website/index.html" target="_blank" style="color:black;">ISVLSI 2022</a></li>
			<li><a href="../ISVLSI_2021_Website/index.html" target="_blank" style="color:black;">ISVLSI 2021</a></li>
			<li><a href="../ISVLSI_2020_Website/index.html" target="_blank" style="color:black;">ISVLSI 2020</a></li>
			<li><a href="../ISVLSI_2019_Website/index.html" target="_blank" style="color:black;">ISLVSI 2019</a></li>
			<li><a href="../ISVLSI_2018_Website/index.html" target="_blank" style="color:black;">ISVLSI 2018</a></li>
			<li><a href="../ISVLSI_2017_Website/index.html" target="_blank" style="color:black;">ISVLSI 2017</a></li>
			<li><a href="../ISVLSI_2016_Website/index.html" target="_blank" style="color:black;">ISVLSI 2016</a></li>
			<li><a href="../ISVLSI_2015_Website/index.html" target="_blank" style="color:black;">ISVLSI 2015</a></li>
			<li><a href="../ISVLSI_2014_Website/index.html" target="_blank" style="color:black;">ISVLSI 2014</a></li>
			<li><a href="../ISVLSI_2013_Website/index.html" target="_blank" style="color:black;">ISVLSI 2013</a></li>
			<li><a href="../ISVLSI_2012_Website/index.html" target="_blank" style="color:black;">ISVLSI 2012</a></li>
			
		  </ul>
		 </li>
		 </ul>
		</div>
    </div>
	</ul>
	</td>
	</tr>
	</table>
	</center>
  </nav>
  <!-- Slider -->

  <div id="section_header2" style="background-color:#00aeef; margin-top: 0px">
    <div class="container">
      <h2 align="left" style="color:#fff">Keynotes</h2>
    </div>
  </div>
  <div id="welcome">
    <div class="container">
		<center>

		<div class="col-md-12">
			<div class="keynote-profiles-container">
				<div class="keynote-profile">
					<h2><strong>Emerging and Disrupting Next Generation VLSI Technologies for the 6G Communications Evolution</strong></h2>	
					<div class="text">
					<h4><strong>Abstract:</strong></h4>
					<p>The talk will  cover the trends of microelectronics/VLSI technologies towards the 6G wireless  communication evolution covering both FR2 and FR3 frequency bands.  It will exploit the full potential of  best-in-class Silicon CMOS and SiGe BiCMOS, InP and heterogeneous 3D  integration for high capacity radio access technologies and applications such  as wireless back-hauling at sub-THz frequencies, Joint Communication and  Sensing, Non Terrestrial Networks and Network as a Sensor. We will present new  classes of chipsets that will unleash the full potential of 6G and enable the  emergence of new applications through specific developments for the  underpinning novel microelectronic technologies.  The talk will also valorize  resource efficient 6G algorithms and an ML/AI toolbox for computationally  efficient silicon-ready baseband extensions by integrating RISC-V architectures  and various chiplet solutions. New baseband processing and advanced beamforming  VLSI circuits are very important not only for the FR2 frequency band but also  for the FR3 frequency band, seen lately as a promising space to address the  &lsquo;empty pipe problem&rsquo; of telecom operators and push 6G evolution.</p>
</div>
					<br>				
					<img src="images/keynote_speakers/Alexis_Birbas_photo.jpg" alt="Alexis Birbas">
					<div class="info">
					<h1>Alexios Birbas</h1>
					<br>
					<h4>Professor of Electrical and Computer Engineering<br>
						<em>University of Patras, Greece</em></h4>
					<div class="text">
					<h4><strong>Short CV:</strong></h4>
					<p>Prof. Alexios Birbas is a Professor of Microelectronics at the University of Patras and Chairman of the SNS HW Working Group. With a PhD from the University of Minnesota, he has held faculty positions in the U.S. and France and has supervised 22 PhD theses. His research spans into microelectronics, AI/ML hardware, IoT, smart grids, and B5G/6G systems. He has extensive industrial experience, and has involved into two start-ups.  Moreover he has participated into major HORIZON-EUROPE SNS projects like 5G-VINNI, 6G-XCEL, and 6G-XTREME.</p>
					</div>
					<a href="documents/Alexis_Birbas_CV_2025.pdf" target="_blank">Get full CV</a>
				</div>
				</div>
			</div>
		</div>			

		<div class="col-md-12">
            <div class="keynote-profiles-container">
				<div class="keynote-profile">
					<h2><strong>Resurgence of Dynamic Operation in Logic, Memories and Beyond</strong></h2>	
					<div class="text">
					<h4><strong>Abstract:</strong></h4>
					<p>Digital integrated circuits and embedded memories play an important role in the energy, performance, reliability and cost targets of almost all electronic devices and silicon-based systems. Over the last four decades, conventional Static CMOS logic and embedded Static RAMs (SRAMs) have become the dominant design methodologies and are now widely used in the semiconductor industry.</p>
					<p>In the past, dynamic operation-based logic, such as Domino logic, and embedded dynamic memories (eDRAMs) were proposed and utilized as alternatives to static counterparts. Although classical dynamic circuits promised substantial performance improvements for logic and area reduction for memories, their reliable design in nanoscale CMOS processes became very challenging, resulting in their abandonment in industrial applications.</p>
					<p>This talk will explore the potential for a resurgence of dynamic operation in logic and embedded memories using conventional nanoscale CMOS technologies Specifically, Professor Fish will demonstrate how design methodologies, such as Dual Mode Logic (DML), can enhance performance, energy efficiency, and area utilization. He will also discuss how modern Gain-Cell (GCRAM) dynamic embedded memory technology can reliably provide up-to 50% silicon area reduction and up-to 10X reduced power consumption over SRAM, using standard CMOS fabrication flow. Finally, Professor Fish will present the advantages of cryogenic operation of dynamic circuits in the context of high-performance computing and quantum applications.</p>
					</div>
                    <br>				
                    <img src="images/keynote_speakers/Alex_Fish_photo.jpg" alt="Alex Fish">
					<div class="info">
					<h1>Alexander Fish</h1>
					<br>
					<h4>Professor, Vice Dean for Innovation and Industry Relations Founder and Co-Director of ENICS Labs Faculty of Engineering<br>
						<em>Bar-Ilan University, Israel</em></h4>
					<div class="text">
					<h4><strong>Short CV:</strong></h4>
					<p>Prof. Alexander Fish is a Full Professor and Vice Dean for Innovation and Industry Relations at Bar-Ilan University, where he co-directs the EnICS Impact Center. He specializes in low-power VLSI circuits, energy-efficient memory arrays, and biomedical applications, with over 200 publications and 22 patents. Prof. Fish founded the EnICS labs and served as Editor-in-Chief of the MDPI Journal of Low Power Electronics and Applications. He has chaired and organized numerous IEEE conferences and serves as an Associate Editor for prestigious journals, including IEEE Solid-State Circuits Letters.</p>
					</div>
					<a href="documents/Alex_Fish_bio_2025.pdf" target="_blank">Get full CV</a>
				</div>
				</div>
			</div>
		</div>
        
		<div class="col-md-12">
			<div class="keynote-profiles-container">
				<div class="keynote-profile">
					<h2><strong>The New Boosters of EDA: Open-source, ML, GenAI</strong></h2>	
					<div class="text">
<!--					<h4><strong>Abstract:</strong></h4>
					<p>Pending....</p> -->
</div>
					<br>				
					<img src="images/keynote_speakers/Pierre-Emmanuel_Gaillardon_photo.jpg" alt="Pierre-Emmanuel Gaillardon">
					<div class="info">
					<h1>Pierre-Emmanuel Gaillardon</h1>
					<br>
					<h4>Professor of Electrical and Computer Engineering<br>
						<em>University of Utah, USA</em></h4>
					<div class="text">
					<h4><strong>Short CV:</strong></h4>
					<p>Pierre-Emmanuel Gaillardon is a Professor and Associate Chair in ECE at the University of Utah, where he leads the Laboratory for NanoIntegrated Systems (LNIS). Previously, he was a researcher at EPFL, Stanford, and CEA-LETI. He has received numerous awards, including the NSF CAREER, DARPA Young Faculty, and IEEE CEDA Pederson Awards. His research focuses on novel computing systems leveraging emerging devices and EDA techniques. He is a senior member of IEEE and serves on TPCs of major conferences.</p>
					</div>
					<a href="documents/Gaillardon_bio_2025.pdf" target="_blank">Get full CV</a>
				</div>
				</div>
			</div>
		</div>
        
		<div class="col-md-12">
			<div class="keynote-profiles-container">
				<div class="keynote-profile">
					<h2><strong>Chiplets - Evolution, Challenges, and Opportunities</strong></h2>	
				  <div class="text">
					<h4><strong>Abstract:</strong></h4>
					<p>The end of Moore's Law and physical constraints from random defects on silicon wafers limit the die size and subsequently the achievable computing performance of a single chip die. Tightly integration of multiple chip dies (Chiplets) on a single package helps overcome these limitations, offering scalable performance, higher silicon yield, lower cost, and design flexibility. Utilizing chiplets enable the development of complex custom chips by combining various existing and new chiplets for common and custom functions (mix and match).</p>
					<p>Additionally, third-party specialized chiplets, such as high-speed memory, CPUs, and common peripherals, transform into chiplet products, facilitating rapid development and significantly lowering the overall NRE cost of large custom chips.</p>
					<p>Although the concept began in the early 2000s, transitioning from multi-chip modules to advanced packaging took over two decades. The lack of efficient chip-to-chip interface standards has limited the wider adoption of multi-vendor chiplets and the development of a chiplet ecosystem. Most chiplet-based designs are now produced by a single vendor using proprietary chip-to-chip interconnect technologies for performance and power benefits.</p>
					<p>In August 2022, the Universal Chiplet Interconnect Express (UCIe) was established to develop an open specification for die-to-die interconnects, addressing the need for chiplet standards.</p>
					<p>In this talk, Professor Sezer will overview emerging chiplet technology, highlighting challenges and opportunities for the semiconductor industry. He will also discuss the UCIe consortium's efforts to develop open specifications for die-to-die interconnects.</p>
                  </div>
					<br>				
					<img src="images/keynote_speakers/Sakir_Sezer_photo.jpg" alt="Sakir Sezer">
					<div class="info">
					<h1>Sakir Sezer</h1>
					<br>
					<h4>Professor, Queen’s University Belfast<br>
						<em>Nvidia, UK</em></h4>
					<div class="text">
					<h4><strong>Short CV:</strong></h4>
					<p>Prof. Sakir Sezer is Chair for Secure Communication Technologies at Queen’s University Belfast and leads Network & Datacenter Security research at CSIT. He is also Principal Architect at Nvidia’s CTO Office, focusing on future networking chip architectures. As the founder of Titan IC Systems (acquired by Nvidia), his work has advanced high-performance security processing, including the Titan IC RXP. Prof. Sezer is a globally recognized academic, entrepreneur, and expert in network security.</p>
					</div>
					<a href="documents/Sakir_Sezer_bio_2025.pdf" target="_blank">Get full CV</a>
				</div>
				</div>
			</div>
		</div>        
        
		<div class="col-md-12">
			<div class="keynote-profiles-container">
				<div class="keynote-profile">
					<h2><strong>Energy-efficient Accelerators for Deep Learning on the Edge</strong></h2>	
					<div class="text">
					<h4><strong>Abstract:</strong></h4>
					<p>Hardware accelerators play a crucial role to accelerate Deep Learning on High Performance Computing systems and data centers providing the computational power needed to process vast amounts of data and train complex models. With the growing demand to run Deep Learning models directly on edge devices -- such as embedded systems, mobile phones, and IoT smart devices, energy-efficient hardware solutions have become increasingly important. This talk explores hardware accelerators across the spectrum, from HPC systems to edge devices,  highlighting their role to speed up Deep Learning wokloads by reducing execution times and improving energy efficiency.</p>
</div>
					<br>				
					<img src="images/keynote_speakers/Cristina_Silvano_photo.jpg" alt="Cristina Silvano">
					<div class="info">
					<h1>Cristina Silvano</h1>
					<br>
					<h4>Professor of Computer Architectures<br>
						<em>Politecnico di Milano, Italy</em></h4>
					<div class="text">
					<h4><strong>Short CV:</strong></h4>
					<p>Cristina Silvano is a Full Professor of Computer Science and Engineering at Politecnico di Milano, where she is the Chair of the Research Area on Computer Science and Engineering. In 2022, she was promoter of the master degree in HPC Engineering at Politecnico di Milano, where she teaches the course on Advanced Computer Architectures. Currently, she is the leader of the flagship project on Hardware Accelerators of the Italian National Research Center for High Performance Computing. She has been Scientific Coordinator of three European research projects (ANTAREX, 2PARMA and MULTICUBE). Her research activities are in the areas of computer architecture and electronic design automation, with focus on design space exploration of energy-efficient accelerators for deep neural networks and application autotuning for high-performance computing. She has published more than 200 peer-reviewed papers, six books, and some patents. Since 2017, she is an IEEE Fellow for her contributions to energy-efficient computer architectures.</p>
					</div>
					<a href="https://silvano.faculty.polimi.it/" target="_blank">Get full CV</a>
				</div>
				</div>
			</div>
		</div>	
        
		<div class="col-md-12">
			<div class="keynote-profiles-container">
				<div class="keynote-profile">
					<h2><strong>No longer an oxymoron: high-performance low-power adiabatic circuits enabled by advanced technology nodes</strong></h2>	
					<div class="text">
					<h4><strong>Abstract:</strong></h4>
					<p>Historically, adiabatic logic has been associated with ultra-low-power applications but dismissed for high-performance computing due to its requirement that it should run at a lower rate than the intrinsic RC delay of the technology in order to attain its power savings. However, with the advent of advanced technology nodes such as FinFET, nanosheet and beyond, the paradigm is shifting since the conventional circuit speed is no longer limited by the maximum device speed but rather by power and thermal constraints. This means that adiabatic logic circuits can now attain their power savings even at GHz rates since that will still be lower than the intrinsic RC delay of the advanced node technology. This keynote explores how resonant power extraction and optimized adiabatic logic families such as Positive Feedback Adiabatic Logic (PFAL) can enable energy-efficient yet high-speed computing in such advanced nodes. We also discuss the role of standing-wave oscillators (SWOs) in generating multi-phase sinewave clocks and how optimized transistor design and layout strategies in modern nodes contribute to adiabatic efficiency. Finally, we present simulation results and case studies that demonstrate the feasibility of high-performance, low-power adiabatic circuits for next-generation computing applications.</p>
</div>
					<br>				
					<img src="images/keynote_speakers/Mircea_Stan_photo.jpg" alt="Mircea Stan">
					<div class="info">
					<h1>Mircea Stan</h1>
					<br>
					<h4>Virginia Microelectronics Consortium (VMEC) endowed chair and Director of Computer Engineering in the ECE Department<br>
						<em>University of Virginia</em></h4>
					<div class="text">
					<h4><strong>Short CV:</strong></h4>
					<p>Mircea R. Stan is teaching and doing research in the areas of AI hardware, Processing in Memory, Cyber-Physical Systems, Computational RFID, spintronics, and nanoelectronics. He received the 2024 A. Richard Newton Technical Impact Award in EDA, the 2018 Influential ISCA Paper Award, and was a co-author on best paper awards at ISQED24, ASILOMAR19, LASCAS19, SELSE17, ISQED08, GLSVLSI06, ISCA03 and SHAMAN02.</p>
					</div>
					<a href="documents/Mircea_Stan_bio_2025.pdf" target="_blank">Get full CV</a>
				</div>
				</div>
			</div>
		</div>	        
        
		</center>
	  </div>
    </div>
  <!-- What we do Section -->
  <div id="section_header">
    <div id="main-services">
      <div class="container">
        <div class="row">
          <div class="col-lg-6 centered">
            <h3>Organization</h3>
            <center>
				<table>
					<tbody>
					<tr>
						<td><b>General Chairs:</b> </td>
					</tr>
					<tr>
						<td>Nikolaos Voros, University of Peloponnese, Greece<br>
							Michael Huebner, Brandenburgische Technische Universität Cottbus-Senftenberg, Germany<br><br></td>
					</tr>
					<tr>
						<td><b>TPC Chairs:</b> </td>
					</tr>
					<tr>
						<td>Georgios Keramidas, Aristotle University of Thessaloniki, Greece<br>
							Paraskevas Kitsos, University of Peloponnese, Greece<br>
							Diana Goehringer, Technical University of Dresden, Germany<br><br>
						</td>
					</tr>
					
					<tr>
						<td><b>Steering Committee:</b> </td>
					</tr>
					<tr>
						<td>Juergen Becker (chair)<br>
							Saraju Mohanty (vice-chair)<br>
							Hai (Helen)Li<br>
							Lionel Torres<br>
							Michael Hübner<br>
							Nikolaos Voros<br>
							Ricardo Reis<br>
							Sandip Kundu<br>
							Sanjukta Bhanja<br>
							Susmita Sur-Kolay<br>
							Theocharis Theocharides<br>
							Vijay Narayanan<br>
							Himanshu Thapliyal<br>
							Fernanda Lima Kastensmidt<br><br>
						</td>
					</tr>
					</tbody>
				</table>
            </center>
          </div>
          <div class="col-lg-6 centered"> </i>
            <h3>Contact Us</h3>
			  <h4>Michael Huebner - <a style="color:blue" href="to:Michael.Huebner@b-tu.de"> Michael.Huebner@b-tu.de</a>
				  <br>Nikolaos Voros - <a style="color:blue" href="to:voros@go.uop.gr">voros@go.uop.gr</a> </h4>
			<br>
			<!-- <img src="images/footer_images/knoxville_isvlsi_logo.png"> -->
          </div>
        </div>
      </div>
		<!-- Footer -->
		<div id="footerwrap">
			<div class="container">
				<div class="row">
					<div class="col-md-12">
						<a href="documents/IEEE%20Policies.pdf" target="_blank">IEEE Policies</a>
					</div>
				</div>
                <div class="row">
					<div class="col-md-12">
						<a href="documents/IEEE_ISVLSI_2025_Privacy_and_Data_Protection_Statement.pdf" target="_blank">Privacy and Data Protection Statement</a>
					</div>
				</div>
				<div class="row">
					<div class="col-md-12">
						<span class="copyright">Copyright &copy; 2025 ISVLSI</span>
					</div>
				</div>
				<div class="row">
					<div class="col-md-12 text-right"> <!-- Aligns both links to the right -->
						<a href="documents/IEEE_Computer_Society_Conference_Statement.pdf" target="_blank">IEEE Computer Society Open Conference Statement</a><br>
						<a href="documents/IEEE_Event_Conduct_and_Safety_Statement.pdf" target="_blank">IEEE Event Conduct and Safety Statement</a>
					</div>
				</div>
			</div>
		</div>

		<style>
			.text-right {
				text-align: right;
			}
		</style>

		<!-- Bootstrap core JavaScript -->
    <script type="text/javascript" src="js/bootstrap.min.js"></script>
</body>


<!-- Mirrored from www.ufrgs.br/isvlsi2023/social-event.php by HTTrack Website Copier/3.x [XR&CO'2014], Wed, 15 Nov 2023 20:14:12 GMT -->

<!-- Mirrored from www.ieee-isvlsi.org/ISVLSI_2025_Website/keynotes.html by HTTrack Website Copier/3.x [XR&CO'2014], Sat, 12 Apr 2025 15:35:34 GMT -->
</html>