<stg><name>Block_for.end_proc</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:0 %p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1 %write_ln106 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %x, i16 %p_read_2

]]></Node>
<StgValue><ssdm name="write_ln106"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0">
<![CDATA[
entry:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="5" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="6" name="x" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="8" from="_ssdm_op_Read.ap_auto.i16" to="p_read_2" fromId="7" toId="2">
</dataflow>
<dataflow id="9" from="p_read" to="p_read_2" fromId="5" toId="2">
</dataflow>
<dataflow id="11" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln106" fromId="10" toId="3">
</dataflow>
<dataflow id="12" from="x" to="write_ln106" fromId="6" toId="3">
</dataflow>
<dataflow id="13" from="p_read_2" to="write_ln106" fromId="2" toId="3">
</dataflow>
</dataflows>


</stg>
