{
  "catalog": {
    "items": [
      {
        "name": "MPSoC_ext_platform",
        "display": "MPSoC Extensible Embedded Platform",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board MPSoC Extensible Embedded Platform v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/MPSoC_Ext_Platform",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "MPSoC_ext_platform_part",
        "display": "MPSoC Extensible Embedded Platform (Part based)",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board MPSoC Extensible Embedded Platform (Part based) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/MPSoC_Ext_Platform_PartBased",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "mb_preset",
        "display": "MicroBlaze Design Presets",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board MicroBlaze Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/MicroBlaze_Design_Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "microblaze_v_preset",
        "display": "MicroBlaze V Design Presets",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board MicroBlaze V Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/MicroBlaze_V_Design_Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "TMR_Microblaze",
        "display": "TMR Microblaze Example Design",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board TMR Microblaze Example Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/TMR_Microblaze",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "axidma",
        "display": "AXI DMA",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board AXI DMA v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/VCK190-AXIDMA-Example",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "multirategty",
        "display": "Multi-Rate GTY",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Multi-Rate GTY v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal Multi-Rate GTY",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "ver_ps_perf",
        "display": "Versal ACAP Processor Performance",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Versal ACAP Processor Performance v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_ACAP_Processor_Performance",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_rp",
        "display": "Versal CPM Bridge RP Design",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Versal CPM Bridge RP Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_Bridge_RP_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_bmd_ep",
        "display": "Versal CPM PCIE BMD EP Design",
        "latest_revision": "1.0",
        "commit_id": "68a7ec3278ed13e96d911407bb9a097f84ec1123",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "68a7ec3278ed13e96d911407bb9a097f84ec1123",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Versal CPM PCIE BMD EP Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_PCIE_BMD_EP_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_bmd",
        "display": "Versal CPM PCIE BMD EP Simulation Design",
        "latest_revision": "1.0",
        "commit_id": "aa7f3277376cbeed101f1d72e4cf9cb635a8f342",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "aa7f3277376cbeed101f1d72e4cf9cb635a8f342",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Versal CPM PCIE BMD EP Simulation Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_PCIE_BMD_EP_Simulation_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_pcie_pio",
        "display": "Versal CPM PCIE PIO EP Design",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Versal CPM PCIE PIO EP Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_PCIE_PIO_EP_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "Versal_CPM_PCIe_Debug",
        "display": "Versal CPM Debug-over-PCIe",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Versal CPM Debug-over-PCIe v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_PCIe_Debug",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_pcie_qdma_ep",
        "display": "Versal CPM QDMA EP Design",
        "latest_revision": "1.0",
        "commit_id": "aa7f3277376cbeed101f1d72e4cf9cb635a8f342",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "aa7f3277376cbeed101f1d72e4cf9cb635a8f342",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Versal CPM QDMA EP Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_qdma_ep_part",
        "display": "Versal CPM QDMA EP Design (Part based)",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Versal CPM QDMA EP Design (Part based) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_qdma",
        "display": "Versal CPM QDMA EP Simulation Design",
        "latest_revision": "1.0",
        "commit_id": "aa7f3277376cbeed101f1d72e4cf9cb635a8f342",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "aa7f3277376cbeed101f1d72e4cf9cb635a8f342",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Versal CPM QDMA EP Simulation Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Simulation_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "Versal_CPM_Tandem_PCIe_DFX",
        "display": "Versal CPM Tandem PCIe and DFX",
        "latest_revision": "2.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Versal CPM Tandem PCIe and DFX v2.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_Tandem_PCIe_DFX",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "ext_platform",
        "display": "Versal Extensible Embedded Platform",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Versal Extensible Embedded Platform v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_Extensible_Embedded_Platform",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "ext_platform_part",
        "display": "Versal Extensible Embedded Platform part_support",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Versal Extensible Embedded Platform part_support v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_Extensible_Embedded_Platform_Part",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zynq7000_preset",
        "display": "Zynq-7000 Design Presets",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Zynq-7000 Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Zynq-7000_Design_Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "mpsoc_preset",
        "display": "Zynq UltraScale+ MPSoC Design Presets",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Zynq UltraScale+ MPSoC Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Zynq_UltraScale+_MPSoC_Design_Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "chipscopy",
        "display": "ChipScoPy Example Design",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board ChipScoPy Example Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/chipscopy",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cips_ddr_pl_debug",
        "display": "CIPS DDR PL Debug",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board CIPS DDR PL Debug v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/cips_ddr_pl_debug",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "soc_vip",
        "display": "Versal ACAP CIPS PS VIP",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Versal ACAP CIPS PS VIP v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/cips_vip",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "hsdp_ced",
        "display": "Versal HSDP with Soft Aurora",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Versal HSDP with Soft Aurora v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/hsdp_ced",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "kria_starter_kit",
        "display": "Kria Starter Kit Example design",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Kria Starter Kit Example design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/kria_starter_kit_design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "versal_dfx_platform",
        "display": "Versal DFX Extensible Embedded Platform",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Versal DFX Extensible Embedded Platform v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/versal_dfx",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "versal_ibert_ced",
        "display": "Versal IBERT",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Versal IBERT v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/versal_ibert_ced",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "versal_mb_preset",
        "display": "Versal MicroBlaze Design Presets",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Versal MicroBlaze Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/versal_mb_preset",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "versal_mb_v_preset",
        "display": "Versal MicroBlaze V Design Presets",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Versal MicroBlaze V Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/versal_microblaze_v_preset",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "BFT",
        "display": "BFT",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board BFT v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/nonIPI/bft",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpu_hdl",
        "display": "CPU (HDL)",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board CPU (HDL) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/nonIPI/cpu_hdl",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpu_netlist",
        "display": "CPU (Synthesized)",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board CPU (Synthesized) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/nonIPI/cpu_netlist",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "wave_gen",
        "display": "Wavegen (HDL)",
        "latest_revision": "1.0",
        "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c509b810c435cc13e0be2862065aa59231218e56",
            "date": "26-04-2024:10:55:53",
            "history": "Added board Wavegen (HDL) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/nonIPI/wave_gen",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "two_port_switch",
        "display": "Versal CPM5 Two Port Switch Design",
        "latest_revision": "1.0",
        "commit_id": "f61fa8067bf412a9ef7cf3380310e4303db3f479",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "f61fa8067bf412a9ef7cf3380310e4303db3f479",
            "date": "29-04-2024:04:59:28",
            "history": "Added board Versal CPM5 Two Port Switch Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM5_Two_Port_Switch_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      }
    ],
    "categories": [
      {
        "name": "single_part",
        "display_name": "Single Part",
        "description": "This category represents all the boards which have single part",
        "parent": ""
      },
      {
        "name": "multi_part",
        "display_name": "Multi Part",
        "description": "This category represents all the boards which have multi part",
        "parent": ""
      },
      {
        "name": "daughter_card",
        "display_name": "Daughter Card",
        "description": "This category represents all the boards which are daughter cards",
        "parent": ""
      },
      {
        "name": "misc",
        "display_name": "Misc",
        "description": "This category represents miscellaneous variety of boards",
        "default": true,
        "parent": ""
      },
      {
        "name": "examples",
        "display_name": "Examples",
        "description": "This category represents configurable example designs",
        "default": true,
        "parent": ""
      }
    ]
  },
  "_major": 1,
  "_minor": 0
}