09:19
"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "Clocked_Logic_syn.prj" -log "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/linux_a_64/mbin/synbatch
Install:     /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase
Hostname:    JamesYogaSlim
Date:        Tue Nov  7 09:19:57 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch Clocked_Logic_syn.prj
ProductType: synplify_pro





log file: "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.srr"
Running: Clocked_Logic_Implmnt in foreground

Running Clocked_Logic_syn|Clocked_Logic_Implmnt

Running: compile (Compile) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Tue Nov  7 09:19:57 2023

Running: compile_flow (Compile Process) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Tue Nov  7 09:19:57 2023

Running: compiler (Compile Input) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Tue Nov  7 09:19:57 2023
compiler exited with errors
Job failed on: Clocked_Logic_syn|Clocked_Logic_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/synlog/Clocked_Logic_compiler.srr"
# Tue Nov  7 09:19:57 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on Clocked_Logic_syn|Clocked_Logic_Implmnt
Complete: Compile on Clocked_Logic_syn|Clocked_Logic_Implmnt
Complete: Logic Synthesis on Clocked_Logic_syn|Clocked_Logic_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase
#OS: Linux 
#Hostname: JamesYogaSlim

# Tue Nov  7 09:19:57 2023

#Implementation: Clocked_Logic_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :JamesYogaSlim
@I::"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/src/Clocked_Logic.v" (library work)
Verilog syntax check successful!
Selecting top level module Clocked_Logic
@E: CG389 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/src/Clocked_Logic.v":11:17:11:24|Reference to undefined module Debounce_Switch
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov  7 09:19:57 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov  7 09:19:57 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "Clocked_Logic_syn.prj" -log "Clocked_Logic_Implmnt/Clocked_Logic.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/linux_a_64/mbin/synbatch
Install:     /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase
Hostname:    JamesYogaSlim
Date:        Tue Nov  7 09:20:23 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch Clocked_Logic_syn.prj
ProductType: synplify_pro





log file: "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.srr"
Running: Clocked_Logic_Implmnt in foreground

Running Clocked_Logic_syn|Clocked_Logic_Implmnt

Running: compile (Compile) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Tue Nov  7 09:20:23 2023

Running: compile_flow (Compile Process) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Tue Nov  7 09:20:23 2023

Running: compiler (Compile Input) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Tue Nov  7 09:20:23 2023
Copied /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/synwork/Clocked_Logic_comp.srs to /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.srs

compiler completed
# Tue Nov  7 09:20:24 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Tue Nov  7 09:20:24 2023

multi_srs_gen completed
# Tue Nov  7 09:20:25 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/synwork/Clocked_Logic_mult.srs to /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.srs
Complete: Compile Process on Clocked_Logic_syn|Clocked_Logic_Implmnt

Running: premap (Pre-mapping) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Tue Nov  7 09:20:25 2023

premap completed
# Tue Nov  7 09:20:25 2023

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on Clocked_Logic_syn|Clocked_Logic_Implmnt

Running: map (Map) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Tue Nov  7 09:20:25 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Tue Nov  7 09:20:25 2023
Copied /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/synwork/Clocked_Logic_m.srm to /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.srm

fpga_mapper completed with warnings
# Tue Nov  7 09:20:25 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on Clocked_Logic_syn|Clocked_Logic_Implmnt
Complete: Logic Synthesis on Clocked_Logic_syn|Clocked_Logic_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of Clocked_Logic_Implmnt/Clocked_Logic.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase
#OS: Linux 
#Hostname: JamesYogaSlim

# Tue Nov  7 09:20:23 2023

#Implementation: Clocked_Logic_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :JamesYogaSlim
@I::"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/src/Clocked_Logic.v" (library work)
@I::"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Shared/Debounce_Switch.v" (library work)
Verilog syntax check successful!
Selecting top level module Clocked_Logic
@N: CG364 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Shared/Debounce_Switch.v":1:7:1:21|Synthesizing module Debounce_Switch in library work.

@A: CG412 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Shared/Debounce_Switch.v":13:7:13:28|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/src/Clocked_Logic.v":1:7:1:19|Synthesizing module Clocked_Logic in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov  7 09:20:23 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/src/Clocked_Logic.v":1:7:1:19|Selected library: work cell: Clocked_Logic view verilog as top level
@N: NF107 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/src/Clocked_Logic.v":1:7:1:19|Selected library: work cell: Clocked_Logic view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov  7 09:20:23 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov  7 09:20:23 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/src/Clocked_Logic.v":1:7:1:19|Selected library: work cell: Clocked_Logic view verilog as top level
@N: NF107 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/src/Clocked_Logic.v":1:7:1:19|Selected library: work cell: Clocked_Logic view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov  7 09:20:24 2023

###########################################################]
Pre-mapping Report

# Tue Nov  7 09:20:25 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Clock_Constraint.sdc
@L: /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic_scck.rpt 
Printing clock  summary report in "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Clocked_Logic

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     21   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov  7 09:20:25 2023

###########################################################]
Map & Optimize Report

# Tue Nov  7 09:20:25 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FX1039 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Shared/Debounce_Switch.v":11:1:11:6|User-specified initial value defined for instance Instance.r_Count[17:0] is being ignored. 
@W: FX1039 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Shared/Debounce_Switch.v":11:1:11:6|User-specified initial value defined for instance Instance.r_State is being ignored. 
@W: FX1039 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/src/Clocked_Logic.v":16:1:16:6|User-specified initial value defined for instance r_LED_1 is being ignored. 
@W: FX1039 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/src/Clocked_Logic.v":16:1:16:6|User-specified initial value defined for instance r_Switch_1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    34.88ns		  31 /        21
@N: FX1016 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/src/Clocked_Logic.v":2:8:2:12|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Instance.r_Count12_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               21         r_Switch_1     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/synwork/Clocked_Logic_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov  7 09:20:25 2023
#


Top view:               Clocked_Logic
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 32.160

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      127.6 MHz     40.000        7.840         32.160     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      32.160  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                         Starting                                           Arrival           
Instance                 Reference     Type         Pin     Net             Time        Slack 
                         Clock                                                                
----------------------------------------------------------------------------------------------
Instance.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]     0.540       32.160
Instance.r_Count[1]      i_Clk         SB_DFFSR     Q       r_Count[1]      0.540       32.209
Instance.r_Count[4]      i_Clk         SB_DFFSR     Q       r_Count[4]      0.540       32.209
Instance.r_Count[17]     i_Clk         SB_DFFSR     Q       r_Count[17]     0.540       32.209
Instance.r_Count[2]      i_Clk         SB_DFFSR     Q       r_Count[2]      0.540       32.259
Instance.r_Count[6]      i_Clk         SB_DFFSR     Q       r_Count[6]      0.540       32.259
Instance.r_Count[7]      i_Clk         SB_DFFSR     Q       r_Count[7]      0.540       32.259
Instance.r_Count[3]      i_Clk         SB_DFFSR     Q       r_Count[3]      0.540       32.280
Instance.r_Count[12]     i_Clk         SB_DFFSR     Q       r_Count[12]     0.540       32.280
Instance.r_Count[8]      i_Clk         SB_DFFSR     Q       r_Count[8]      0.540       32.308
==============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                             Required           
Instance                Reference     Type         Pin     Net               Time         Slack 
                        Clock                                                                   
------------------------------------------------------------------------------------------------
Instance.r_State        i_Clk         SB_DFF       D       r_State           39.895       32.160
Instance.r_Count[0]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[1]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[2]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[3]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[4]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[5]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[6]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[7]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[8]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     32.160

    Number of logic level(s):                3
    Starting point:                          Instance.r_Count[14] / Q
    Ending point:                            Instance.r_State / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
Instance.r_Count[14]       SB_DFFSR     Q        Out     0.540     0.540       -         
r_Count[14]                Net          -        -       1.599     -           4         
Instance.r_State_RNO_2     SB_LUT4      I0       In      -         2.139       -         
Instance.r_State_RNO_2     SB_LUT4      O        Out     0.449     2.588       -         
r_Count13_4                Net          -        -       1.371     -           1         
Instance.r_State_RNO_0     SB_LUT4      I0       In      -         3.959       -         
Instance.r_State_RNO_0     SB_LUT4      O        Out     0.449     4.408       -         
r_Count13_12               Net          -        -       1.371     -           1         
Instance.r_State_RNO       SB_LUT4      I0       In      -         5.779       -         
Instance.r_State_RNO       SB_LUT4      O        Out     0.449     6.227       -         
r_State                    Net          -        -       1.507     -           1         
Instance.r_State           SB_DFF       D        In      -         7.734       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Clocked_Logic 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        16 uses
SB_DFF          3 uses
SB_DFFSR        18 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         31 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (1%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 31 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 31 = 31 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov  7 09:20:25 2023

###########################################################]


Synthesis exit by 0.
Current Implementation Clocked_Logic_Implmnt its sbt path: /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.edf " "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/netlist" "-pVQ100" "-y/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

Parsing edif file: /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.edf...
Parsing constraint file: /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf...
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
parse file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf error. But they are ignored
start to read sdc/scf file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.scf
sdc_reader OK /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.scf
Stored edif netlist at /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/netlist/oadb-Clocked_Logic...

write Timing Constraint to /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/Temp/sbt_temp.sdc
running edif parser
EDIF Parser succeeded
Top module is: Clocked_Logic

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/netlist/oadb-Clocked_Logic" --outdir "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/placer" --device-file "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/placer/Clocked_Logic_pl.sdc"
starting placerrunning placerExecuting : /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/netlist/oadb-Clocked_Logic --outdir /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/placer --device-file /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/placer/Clocked_Logic_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev
Package              - VQ100
Design database      - /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/netlist/oadb-Clocked_Logic
SDC file             - /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/placer
Timing library       - /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/netlist/oadb-Clocked_Logic/BFPGA_DESIGN_ep
I2065: Reading device file : /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	31
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	32
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	11
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	33/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.1 (sec)

Final Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	33/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 148.97 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/netlist/oadb-Clocked_Logic" --package VQ100 --outdir "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/placer/Clocked_Logic_pl.sdc" --dst_sdc_file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/packer/Clocked_Logic_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 62
used logic cells: 33
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/netlist/oadb-Clocked_Logic" --package VQ100 --outdir "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/packer" --translator "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/placer/Clocked_Logic_pl.sdc" --dst_sdc_file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/packer/Clocked_Logic_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 62
used logic cells: 33
Translating sdc file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/placer/Clocked_Logic_pl.sdc...
Translated sdc file is /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/packer/Clocked_Logic_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/netlist/oadb-Clocked_Logic" "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib" "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/packer/Clocked_Logic_pk.sdc" --outdir "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/router" --sdf_file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/simulation_netlist/Clocked_Logic_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/netlist/oadb-Clocked_Logic /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/packer/Clocked_Logic_pk.sdc --outdir /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/router --sdf_file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/simulation_netlist/Clocked_Logic_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design Clocked_Logic
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 51 
I1212: Iteration  1 :    13 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design Clocked_Logic
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
 total           155516K
router succeed.

"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/simulation_netlist/Clocked_Logic_sbt.v" --vhdl "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/simulation_netlist/Clocked_Logic_sbt.vhd" --lib "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/netlist/oadb-Clocked_Logic" --view rt --device "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" --splitio  --in-sdc-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/packer/Clocked_Logic_pk.sdc" --out-sdc-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/netlister/Clocked_Logic_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

Generating Verilog & VHDL netlist files ...
running netlistWriting /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/simulation_netlist/Clocked_Logic_sbt.v
Writing /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/simulation_netlist/Clocked_Logic_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/netlist/oadb-Clocked_Logic" --lib-file "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib" --sdc-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/netlister/Clocked_Logic_sbt.sdc" --sdf-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/simulation_netlist/Clocked_Logic_sbt.sdf" --report-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/timer/Clocked_Logic_timing.rpt" --device-file "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" --timing-summary
starting timerExecuting : /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/netlist/oadb-Clocked_Logic --lib-file /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib --sdc-file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/netlister/Clocked_Logic_sbt.sdc --sdf-file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/simulation_netlist/Clocked_Logic_sbt.sdf --report-file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/timer/Clocked_Logic_timing.rpt --device-file /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" --design "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/netlist/oadb-Clocked_Logic" --device_name iCE40HX1K --package VQ100 --outdir "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
09:20
