Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 16:19:59	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	866	12	1	false	0	0		0	
2019-04-12 16:20:03	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2198	212	1	false	0	0		0	
2019-04-12 16:20:07	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	640	9	3	false	0	0		0	
2019-04-12 16:20:11	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1858	242	0	false	0	0		0	
2019-04-12 16:20:16	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	892	9	1	false	0	0		0	
2019-04-12 16:20:20	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2170	103	1	false	0	0		0	
2019-04-12 16:20:24	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3612	158	0	false	0	0		0	
2019-04-12 16:20:28	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	816	12	1	false	0	0		0	
2019-04-12 16:20:33	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3418	284	4	false	0	0		0	
2019-04-12 16:20:37	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3332	243	4	false	0	0		0	
2019-04-12 16:20:41	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2912	56	1	false	0	0		0	
2019-04-12 16:20:46	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2976	59	1	false	0	0		0	
2019-04-12 16:20:50	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2866	145	1	false	0	0		0	
2019-04-12 16:20:54	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1930	59	0	false	0	0		0	
2019-04-12 16:20:59	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3706	149	0	false	0	0		0	
2019-04-12 16:21:03	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1638	65	0	false	0	0		0	
2019-04-12 16:21:08	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3092	147	0	false	0	0		0	
2019-04-12 16:21:13	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2032	65	0	false	0	0		0	
2019-04-12 16:21:17	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	6542	133	1	false	0	0		0	
2019-04-12 16:21:21	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1336	10	0	false	0	0		0	
2019-04-12 16:21:25	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2126	105	0	false	0	0		0	
2019-04-12 16:21:33	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	866	12	1	false	0	0		0	
2019-04-12 16:21:38	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2198	212	1	false	0	0		0	
2019-04-12 16:21:42	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	640	9	3	false	0	0		0	
2019-04-12 16:21:47	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1858	242	0	false	0	0		0	
2019-04-12 16:21:51	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	892	9	1	false	0	0		0	
2019-04-12 16:21:56	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2170	103	1	false	0	0		0	
2019-04-12 16:22:00	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3612	158	0	false	0	0		0	
2019-04-12 16:22:05	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	816	12	1	false	0	0		0	
2019-04-12 16:22:10	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3418	284	4	false	0	0		0	
2019-04-12 16:22:14	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3332	243	4	false	0	0		0	
2019-04-12 16:22:19	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2912	56	1	false	0	0		0	
2019-04-12 16:22:24	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2976	59	1	false	0	0		0	
2019-04-12 16:22:29	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2866	145	1	false	0	0		0	
2019-04-12 16:22:33	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1930	59	0	false	0	0		0	
2019-04-12 16:22:38	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3706	149	0	false	0	0		0	
2019-04-12 16:22:43	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1638	65	0	false	0	0		0	
2019-04-12 16:22:48	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3092	147	0	false	0	0		0	
2019-04-12 16:22:53	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2032	65	0	false	0	0		0	
2019-04-12 16:22:58	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	6542	133	1	false	0	0		0	
2019-04-12 16:23:02	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1336	10	0	false	0	0		0	
2019-04-12 16:23:07	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2126	105	0	false	0	0		0	
2019-04-12 16:23:14	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	854	12	1	false	0	0		0	
2019-04-12 16:23:19	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2166	212	1	false	0	0		0	
2019-04-12 16:23:24	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	638	9	3	false	0	0		0	
2019-04-12 16:23:28	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1842	242	0	false	0	0		0	
2019-04-12 16:23:33	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	886	9	1	false	0	0		0	
2019-04-12 16:23:38	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2130	103	1	false	0	0		0	
2019-04-12 16:23:43	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3636	158	0	false	0	0		0	
2019-04-12 16:23:47	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	804	12	1	false	0	0		0	
2019-04-12 16:23:52	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3384	284	4	false	0	0		0	
2019-04-12 16:23:57	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3298	243	4	false	0	0		0	
2019-04-12 16:24:02	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2890	56	1	false	0	0		0	
2019-04-12 16:24:07	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2952	59	1	false	0	0		0	
2019-04-12 16:24:12	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2830	145	1	false	0	0		0	
2019-04-12 16:24:17	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1908	59	0	false	0	0		0	
2019-04-12 16:24:21	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3658	149	0	false	0	0		0	
2019-04-12 16:24:26	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1614	65	0	false	0	0		0	
2019-04-12 16:24:31	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3054	147	0	false	0	0		0	
2019-04-12 16:24:36	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2008	65	0	false	0	0		0	
2019-04-12 16:24:41	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	6556	133	1	false	0	0		0	
2019-04-12 16:24:46	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1320	10	0	false	0	0		0	
2019-04-12 16:24:51	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2086	105	0	false	0	0		0	
2019-04-12 16:24:56	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	854	12	1	false	0	0		0	
2019-04-12 16:25:00	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2160	206	1	false	0	0		0	
2019-04-12 16:25:03	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	638	9	3	false	0	0		0	
2019-04-12 16:25:06	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1836	236	0	false	0	0		0	
2019-04-12 16:25:09	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	886	9	1	false	0	0		0	
2019-04-12 16:25:12	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2124	97	1	false	0	0		0	
2019-04-12 16:25:15	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3630	152	0	false	0	0		0	
2019-04-12 16:25:18	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	804	12	1	false	0	0		0	
2019-04-12 16:25:21	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3378	278	4	false	0	0		0	
2019-04-12 16:25:25	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3292	237	4	false	0	0		0	
2019-04-12 16:25:28	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2886	52	1	false	0	0		0	
2019-04-12 16:25:31	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2948	55	1	false	0	0		0	
2019-04-12 16:25:35	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2824	139	1	false	0	0		0	
2019-04-12 16:25:38	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1908	59	0	false	0	0		0	
2019-04-12 16:25:41	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3652	143	0	false	0	0		0	
2019-04-12 16:25:45	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1614	65	0	false	0	0		0	
2019-04-12 16:25:48	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3048	141	0	false	0	0		0	
2019-04-12 16:25:52	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2008	65	0	false	0	0		0	
2019-04-12 16:25:55	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	6556	133	1	false	0	0		0	
2019-04-12 16:25:58	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1320	10	0	false	0	0		0	
2019-04-12 16:26:01	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2080	99	0	false	0	0		0	
2019-04-12 16:26:07	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	854	12	1	false	0	0		0	
2019-04-12 16:26:10	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2162	206	1	false	0	0		0	
2019-04-12 16:26:13	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	626	9	3	false	0	0		0	
2019-04-12 16:26:15	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1812	236	0	false	0	0		0	
2019-04-12 16:26:18	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	874	9	1	false	0	0		0	
2019-04-12 16:26:21	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2124	97	1	false	0	0		0	
2019-04-12 16:26:24	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3644	152	0	false	0	0		0	
2019-04-12 16:26:27	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	804	12	1	false	0	0		0	
2019-04-12 16:26:30	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3358	278	4	false	0	0		0	
2019-04-12 16:26:33	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3272	237	4	false	0	0		0	
2019-04-12 16:26:36	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2666	52	1	false	0	0		0	
2019-04-12 16:26:39	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2728	55	1	false	0	0		0	
2019-04-12 16:26:42	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2814	139	1	false	0	0		0	
2019-04-12 16:26:45	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1908	59	0	false	0	0		0	
2019-04-12 16:26:49	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3656	143	0	false	0	0		0	
2019-04-12 16:26:52	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1600	65	0	false	0	0		0	
2019-04-12 16:26:55	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3048	141	0	false	0	0		0	
2019-04-12 16:26:58	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2008	65	0	false	0	0		0	
2019-04-12 16:27:01	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	6512	133	1	false	0	0		0	
2019-04-12 16:27:04	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1308	10	0	false	0	0		0	
2019-04-12 16:27:06	44	44.66	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304833	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=737external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2084	99	0	false	0	0		0	
