#
# Octeon CN56XX CSR detail for Windriver Ejtag probes
#
# Copyright (c) 2016, Cavium Networks. All rights reserved.
#
(AGL_GMX_BAD_REG),11,A collection of things that have gone very very wrong,AGL,AGL_AGL_GMX_BAD_REG_HELP
T,Reserved-Reserved,1,29,Hex,8,AGL_AGL_GMX_BAD_REG_HELP,
O,TXPSH-TX FIFO overflow,Enable,Disable,30,1,AGL_AGL_GMX_BAD_REG_HELP,
O,TXPOP-TX FIFO underflow,Enable,Disable,31,1,AGL_AGL_GMX_BAD_REG_HELP,
O,OVRFLW-RX FIFO overflow,Enable,Disable,32,1,AGL_AGL_GMX_BAD_REG_HELP,
T,Reserved-Reserved,33,5,Hex,2,AGL_AGL_GMX_BAD_REG_HELP,
O,STATOVR-TX Statistics overflow,Enable,Disable,38,1,AGL_AGL_GMX_BAD_REG_HELP,
T,Reserved-Reserved,39,3,Hex,1,AGL_AGL_GMX_BAD_REG_HELP,
O,LOSTSTAT-TX Statistics data was over=written,Enable,Disable,42,1,AGL_AGL_GMX_BAD_REG_HELP,
T,Reserved-Reserved,43,19,Hex,5,AGL_AGL_GMX_BAD_REG_HELP,
O,OUT_OVR-Outbound data FIFO overflow,Enable,Disable,62,1,AGL_AGL_GMX_BAD_REG_HELP,
T,Reserved-Reserved,63,2,Hex,1,AGL_AGL_GMX_BAD_REG_HELP,

(AGL_GMX_BIST),2,GMX BIST Results,AGL,AGL_AGL_GMX_BIST_HELP
T,Reserved-Reserved,1,54,Hex,14,AGL_AGL_GMX_BIST_HELP,
T,STATUS-BIST Results.,55,10,Hex,3,AGL_AGL_GMX_BIST_HELP,

(AGL_GMX_DRV_CTL),6,GMX Drive Control,AGL,AGL_AGL_GMX_DRV_CTL_HELP
T,Reserved-Reserved,1,47,Hex,12,AGL_AGL_GMX_DRV_CTL_HELP,
O,BYP_EN-Compensation Controller Bypass Enable,Enable,Disable,48,1,AGL_AGL_GMX_DRV_CTL_HELP,
T,Reserved-Reserved,49,3,Hex,1,AGL_AGL_GMX_DRV_CTL_HELP,
T,PCTL-AGL PCTL,52,5,Hex,2,AGL_AGL_GMX_DRV_CTL_HELP,
T,Reserved-Reserved,57,3,Hex,1,AGL_AGL_GMX_DRV_CTL_HELP,
T,NCTL-AGL NCTL,60,5,Hex,2,AGL_AGL_GMX_DRV_CTL_HELP,

(AGL_GMX_INF_MODE),3,Interface Mode,AGL,AGL_AGL_GMX_INF_MODE_HELP
T,Reserved-Reserved,1,62,Hex,16,AGL_AGL_GMX_INF_MODE_HELP,
O,EN-Interface Enable,Enable,Disable,63,1,AGL_AGL_GMX_INF_MODE_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,AGL_AGL_GMX_INF_MODE_HELP,

(AGL_GMX_PRT0_CFG),7,Port description,AGL,AGL_AGL_GMX_PRT0_CFG_HELP
T,Reserved-Reserved,1,58,Hex,15,AGL_AGL_GMX_PRT0_CFG_HELP,
O,TX_EN-Port enable.  Must be set for Octane to send,Enable,Disable,59,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,RX_EN-Port enable.  Must be set for Octane to receive,Enable,Disable,60,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,SPEED-Link Speed,Enable,Disable,63,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,AGL_AGL_GMX_PRT0_CFG_HELP,

(AGL_GMX_RX0_ADR_CAM0),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX0_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX0_ADR_CAM0_HELP,

(AGL_GMX_RX0_ADR_CAM1),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX0_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX0_ADR_CAM1_HELP,

(AGL_GMX_RX0_ADR_CAM2),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX0_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX0_ADR_CAM2_HELP,

(AGL_GMX_RX0_ADR_CAM3),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX0_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX0_ADR_CAM3_HELP,

(AGL_GMX_RX0_ADR_CAM4),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX0_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX0_ADR_CAM4_HELP,

(AGL_GMX_RX0_ADR_CAM5),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX0_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX0_ADR_CAM5_HELP,

(AGL_GMX_RX0_ADR_CAM_EN),2,Address Filtering Control Enable,AGL,AGL_AGL_GMX_RX0_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,AGL_AGL_GMX_RX0_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,AGL_AGL_GMX_RX0_ADR_CAM_EN_HELP,

(AGL_GMX_RX0_ADR_CTL),4,Address Filtering Control,AGL,AGL_AGL_GMX_RX0_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,AGL_AGL_GMX_RX0_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,AGL_AGL_GMX_RX0_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,AGL_AGL_GMX_RX0_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,AGL_AGL_GMX_RX0_ADR_CTL_HELP,

(AGL_GMX_RX0_DECISION),2,The byte count to decide when to accept or filter a packet,AGL,AGL_AGL_GMX_RX0_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,AGL_AGL_GMX_RX0_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,AGL_AGL_GMX_RX0_DECISION_HELP,

(AGL_GMX_RX0_FRM_CHK),10,Which frame errors will set the ERR bit of the frame,AGL,AGL_AGL_GMX_RX0_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,RCVERR-Frame was received with MII Data reception error,Enable,Disable,57,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,

(AGL_GMX_RX0_FRM_CTL),11,Frame Control,AGL,AGL_AGL_GMX_RX0_FRM_CTL_HELP
T,Reserved-Reserved,1,54,Hex,14,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,PAD_LEN-When set disables the length check for non=min,Enable,Disable,56,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,VLAN_LEN-When set disables the length check for VLAN pkts,Enable,Disable,57,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send PREAMBLE+SFD,Enable,Disable,64,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,

(AGL_GMX_RX0_FRM_MAX),2,Frame Max length,AGL,AGL_AGL_GMX_RX0_FRM_MAX_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_RX0_FRM_MAX_HELP,
T,LEN-Byte count for Max=sized frame check,49,16,Hex,4,AGL_AGL_GMX_RX0_FRM_MAX_HELP,

(AGL_GMX_RX0_FRM_MIN),2,Frame Min length,AGL,AGL_AGL_GMX_RX0_FRM_MIN_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_RX0_FRM_MIN_HELP,
T,LEN-Byte count for Min=sized frame check,49,16,Hex,4,AGL_AGL_GMX_RX0_FRM_MIN_HELP,

(AGL_GMX_RX0_IFG),2,RX Min IFG,AGL,AGL_AGL_GMX_RX0_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,AGL_AGL_GMX_RX0_IFG_HELP,
T,IFG-Min IFG between packets used to determine IFGERR,61,4,Hex,1,AGL_AGL_GMX_RX0_IFG_HELP,

(AGL_GMX_RX0_INT_EN),19,Interrupt Enable,AGL,AGL_AGL_GMX_RX0_INT_EN_HELP
T,Reserved-Reserved,1,44,Hex,11,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,RSVERR-MII reserved opcodes,Enable,Disable,52,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,RCVERR-Frame was received with RMGII Data reception error,Enable,Disable,57,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,AGL_AGL_GMX_RX0_INT_EN_HELP,

(AGL_GMX_RX0_INT_REG),19,Interrupt Register,AGL,AGL_AGL_GMX_RX0_INT_REG_HELP
T,Reserved-Reserved,1,44,Hex,11,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,RSVERR-MII reserved opcodes,Enable,Disable,52,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,RCVERR-Frame was received with MII Data reception error,Enable,Disable,57,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,AGL_AGL_GMX_RX0_INT_REG_HELP,

(AGL_GMX_RX0_JABBER),2,The max size packet after which GMX will truncate,AGL,AGL_AGL_GMX_RX0_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_RX0_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,AGL_AGL_GMX_RX0_JABBER_HELP,

(AGL_GMX_RX0_PAUSE_DROP_TIME),2,The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition,AGL,AGL_AGL_GMX_RX0_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_RX0_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,AGL_AGL_GMX_RX0_PAUSE_DROP_TIME_HELP,

(AGL_GMX_RX0_STATS_CTL),2,RX Stats Control register,AGL,AGL_AGL_GMX_RX0_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,AGL_AGL_GMX_RX0_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,AGL_AGL_GMX_RX0_STATS_CTL_HELP,

(AGL_GMX_RX0_STATS_OCTS),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_RX0_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,AGL_AGL_GMX_RX0_STATS_OCTS_HELP,

(AGL_GMX_RX0_STATS_OCTS_CTL),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_RX0_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,AGL_AGL_GMX_RX0_STATS_OCTS_CTL_HELP,

(AGL_GMX_RX0_STATS_OCTS_DMAC),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_RX0_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,AGL_AGL_GMX_RX0_STATS_OCTS_DMAC_HELP,

(AGL_GMX_RX0_STATS_OCTS_DRP),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_RX0_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,AGL_AGL_GMX_RX0_STATS_OCTS_DRP_HELP,

(AGL_GMX_RX0_STATS_PKTS),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_HELP,

(AGL_GMX_RX0_STATS_PKTS_BAD),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_BAD_HELP,

(AGL_GMX_RX0_STATS_PKTS_CTL),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_CTL_HELP,

(AGL_GMX_RX0_STATS_PKTS_DMAC),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_DMAC_HELP,

(AGL_GMX_RX0_STATS_PKTS_DRP),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_DRP_HELP,

(AGL_GMX_RX0_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,AGL,AGL_AGL_GMX_RX0_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,AGL_AGL_GMX_RX0_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,AGL_AGL_GMX_RX0_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,AGL_AGL_GMX_RX0_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,AGL_AGL_GMX_RX0_UDD_SKP_HELP,

(AGL_GMX_RX_BP_DROP0),2,FIFO mark for packet drop,AGL,AGL_AGL_GMX_RX_BP_DROP0_HELP
T,Reserved-Reserved,1,58,Hex,15,AGL_AGL_GMX_RX_BP_DROP0_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,AGL_AGL_GMX_RX_BP_DROP0_HELP,

(AGL_GMX_RX_BP_OFF0),2,Lowater mark for packet drop,AGL,AGL_AGL_GMX_RX_BP_OFF0_HELP
T,Reserved-Reserved,1,58,Hex,15,AGL_AGL_GMX_RX_BP_OFF0_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,AGL_AGL_GMX_RX_BP_OFF0_HELP,

(AGL_GMX_RX_BP_ON0),2,Hiwater mark for port/interface backpressure,AGL,AGL_AGL_GMX_RX_BP_ON0_HELP
T,Reserved-Reserved,1,55,Hex,14,AGL_AGL_GMX_RX_BP_ON0_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,AGL_AGL_GMX_RX_BP_ON0_HELP,

(AGL_GMX_RX_PRT_INFO),4,state information for the ports,AGL,AGL_AGL_GMX_RX_PRT_INFO_HELP
T,Reserved-Reserved,1,47,Hex,12,AGL_AGL_GMX_RX_PRT_INFO_HELP,
O,DROP-Port indication that data was dropped,Enable,Disable,48,1,AGL_AGL_GMX_RX_PRT_INFO_HELP,
T,Reserved-Reserved,49,15,Hex,4,AGL_AGL_GMX_RX_PRT_INFO_HELP,
O,COMMIT-Port indication that SOP was accepted,Enable,Disable,64,1,AGL_AGL_GMX_RX_PRT_INFO_HELP,

(AGL_GMX_RX_TX_STATUS),4,GMX RX/TX Status,AGL,AGL_AGL_GMX_RX_TX_STATUS_HELP
T,Reserved-Reserved,1,59,Hex,15,AGL_AGL_GMX_RX_TX_STATUS_HELP,
O,TX-Transmit data since last read,Enable,Disable,60,1,AGL_AGL_GMX_RX_TX_STATUS_HELP,
T,Reserved-Reserved,61,3,Hex,1,AGL_AGL_GMX_RX_TX_STATUS_HELP,
O,RX-Receive data since last read,Enable,Disable,64,1,AGL_AGL_GMX_RX_TX_STATUS_HELP,

(AGL_GMX_SMAC0),2,MII SMAC,AGL,AGL_AGL_GMX_SMAC0_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_SMAC0_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,AGL_AGL_GMX_SMAC0_HELP,

(AGL_GMX_STAT_BP),3,Number of cycles that the TX/Stats block has help up operation,AGL,AGL_AGL_GMX_STAT_BP_HELP
T,Reserved-Reserved,1,47,Hex,12,AGL_AGL_GMX_STAT_BP_HELP,
O,BP-Current BP state,Enable,Disable,48,1,AGL_AGL_GMX_STAT_BP_HELP,
T,CNT-Number of cycles that BP has been asserted,49,16,Hex,4,AGL_AGL_GMX_STAT_BP_HELP,

(AGL_GMX_TX0_APPEND),5,MII TX Append Control,AGL,AGL_AGL_GMX_TX0_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,AGL_AGL_GMX_TX0_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,AGL_AGL_GMX_TX0_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,AGL_AGL_GMX_TX0_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,AGL_AGL_GMX_TX0_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,AGL_AGL_GMX_TX0_APPEND_HELP,

(AGL_GMX_TX0_CTL),3,TX Control register,AGL,AGL_AGL_GMX_TX0_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,AGL_AGL_GMX_TX0_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,AGL_AGL_GMX_TX0_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,AGL_AGL_GMX_TX0_CTL_HELP,

(AGL_GMX_TX0_MIN_PKT),2,MII TX Min Size Packet (PAD upto min size),AGL,AGL_AGL_GMX_TX0_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,AGL_AGL_GMX_TX0_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,AGL_AGL_GMX_TX0_MIN_PKT_HELP,

(AGL_GMX_TX0_PAUSE_PKT_INTERVAL),2,MII TX Pause Packet transmission interval - how often PAUSE packets will be sent,AGL,AGL_AGL_GMX_TX0_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX0_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a pause packet every (INTERVAL*512),49,16,Hex,4,AGL_AGL_GMX_TX0_PAUSE_PKT_INTERVAL_HELP,

(AGL_GMX_TX0_PAUSE_PKT_TIME),2,MII TX Pause Packet pause_time field,AGL,AGL_AGL_GMX_TX0_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX0_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed is outbnd pause pkts,49,16,Hex,4,AGL_AGL_GMX_TX0_PAUSE_PKT_TIME_HELP,

(AGL_GMX_TX0_PAUSE_TOGO),2,MII TX Amount of time remaining to backpressure,AGL,AGL_AGL_GMX_TX0_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX0_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,AGL_AGL_GMX_TX0_PAUSE_TOGO_HELP,

(AGL_GMX_TX0_PAUSE_ZERO),2,MII TX Amount of time remaining to backpressure,AGL,AGL_AGL_GMX_TX0_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,AGL_AGL_GMX_TX0_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,AGL_AGL_GMX_TX0_PAUSE_ZERO_HELP,

(AGL_GMX_TX0_SOFT_PAUSE),2,MII TX Software Pause,AGL,AGL_AGL_GMX_TX0_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX0_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,AGL_AGL_GMX_TX0_SOFT_PAUSE_HELP,

(AGL_GMX_TX0_STAT0),2,AGL_GMX_TX_STATS_XSDEF / AGL_GMX_TX_STATS_XSCOL,AGL,AGL_AGL_GMX_TX0_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT0_HELP,

(AGL_GMX_TX0_STAT1),2,AGL_GMX_TX_STATS_SCOL  / AGL_GMX_TX_STATS_MCOL,AGL,AGL_AGL_GMX_TX0_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT1_HELP,

(AGL_GMX_TX0_STAT2),2,AGL_GMX_TX_STATS_OCTS,AGL,AGL_AGL_GMX_TX0_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_TX0_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,AGL_AGL_GMX_TX0_STAT2_HELP,

(AGL_GMX_TX0_STAT3),2,AGL_GMX_TX_STATS_PKTS,AGL,AGL_AGL_GMX_TX0_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT3_HELP,

(AGL_GMX_TX0_STAT4),2,AGL_GMX_TX_STATS_HIST1 (64) / AGL_GMX_TX_STATS_HIST0 (<64),AGL,AGL_AGL_GMX_TX0_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT4_HELP,

(AGL_GMX_TX0_STAT5),2,AGL_GMX_TX_STATS_HIST3 (128- 255) / AGL_GMX_TX_STATS_HIST2 (65- 127),AGL,AGL_AGL_GMX_TX0_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT5_HELP,

(AGL_GMX_TX0_STAT6),2,AGL_GMX_TX_STATS_HIST5 (512-1023) / AGL_GMX_TX_STATS_HIST4 (256-511),AGL,AGL_AGL_GMX_TX0_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT6_HELP,

(AGL_GMX_TX0_STAT7),2,AGL_GMX_TX_STATS_HIST7 (1024-1518) / AGL_GMX_TX_STATS_HIST6 (>1518),AGL,AGL_AGL_GMX_TX0_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT7_HELP,

(AGL_GMX_TX0_STAT8),2,AGL_GMX_TX_STATS_MCST  / AGL_GMX_TX_STATS_BCST,AGL,AGL_AGL_GMX_TX0_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT8_HELP,

(AGL_GMX_TX0_STAT9),2,AGL_GMX_TX_STATS_UNDFLW / AGL_GMX_TX_STATS_CTL,AGL,AGL_AGL_GMX_TX0_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,AGL_AGL_GMX_TX0_STAT9_HELP,

(AGL_GMX_TX0_STATS_CTL),2,TX Stats Control register,AGL,AGL_AGL_GMX_TX0_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,AGL_AGL_GMX_TX0_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,AGL_AGL_GMX_TX0_STATS_CTL_HELP,

(AGL_GMX_TX0_THRESH),2,MII TX Threshold,AGL,AGL_AGL_GMX_TX0_THRESH_HELP
T,Reserved-Reserved,1,58,Hex,15,AGL_AGL_GMX_TX0_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,59,6,Hex,2,AGL_AGL_GMX_TX0_THRESH_HELP,

(AGL_GMX_TX_BP),2,MII TX BackPressure Register,AGL,AGL_AGL_GMX_TX_BP_HELP
T,Reserved-Reserved,1,63,Hex,16,AGL_AGL_GMX_TX_BP_HELP,
O,BP-Port BackPressure status,Enable,Disable,64,1,AGL_AGL_GMX_TX_BP_HELP,

(AGL_GMX_TX_COL_ATTEMPT),2,MII TX collision attempts before dropping frame,AGL,AGL_AGL_GMX_TX_COL_ATTEMPT_HELP
T,Reserved-Reserved,1,59,Hex,15,AGL_AGL_GMX_TX_COL_ATTEMPT_HELP,
T,LIMIT-Collision Attempts,60,5,Hex,2,AGL_AGL_GMX_TX_COL_ATTEMPT_HELP,

(AGL_GMX_TX_IFG),3,Common,AGL,AGL_AGL_GMX_TX_IFG_HELP
T,Reserved-Reserved,1,56,Hex,14,AGL_AGL_GMX_TX_IFG_HELP,
T,IFG2-1/3 of the interframe gap timing,57,4,Hex,1,AGL_AGL_GMX_TX_IFG_HELP,
T,IFG1-2/3 of the interframe gap timing,61,4,Hex,1,AGL_AGL_GMX_TX_IFG_HELP,

(AGL_GMX_TX_INT_EN),10,Interrupt Enable,AGL,AGL_AGL_GMX_TX_INT_EN_HELP
T,Reserved-Reserved,1,47,Hex,12,AGL_AGL_GMX_TX_INT_EN_HELP,
O,LATE_COL-TX Late Collision,Enable,Disable,48,1,AGL_AGL_GMX_TX_INT_EN_HELP,
T,Reserved-Reserved,49,3,Hex,1,AGL_AGL_GMX_TX_INT_EN_HELP,
O,XSDEF-TX Excessive deferral (MII/halfdup mode only),Enable,Disable,52,1,AGL_AGL_GMX_TX_INT_EN_HELP,
T,Reserved-Reserved,53,3,Hex,1,AGL_AGL_GMX_TX_INT_EN_HELP,
O,XSCOL-TX Excessive collisions (MII/halfdup mode only),Enable,Disable,56,1,AGL_AGL_GMX_TX_INT_EN_HELP,
T,Reserved-Reserved,57,5,Hex,2,AGL_AGL_GMX_TX_INT_EN_HELP,
O,UNDFLW-TX Underflow (MII mode only),Enable,Disable,62,1,AGL_AGL_GMX_TX_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,AGL_AGL_GMX_TX_INT_EN_HELP,
O,PKO_NXA-Port address out=of=range from PKO Interface,Enable,Disable,64,1,AGL_AGL_GMX_TX_INT_EN_HELP,

(AGL_GMX_TX_INT_REG),10,Interrupt Register,AGL,AGL_AGL_GMX_TX_INT_REG_HELP
T,Reserved-Reserved,1,47,Hex,12,AGL_AGL_GMX_TX_INT_REG_HELP,
O,LATE_COL-TX Late Collision,Enable,Disable,48,1,AGL_AGL_GMX_TX_INT_REG_HELP,
T,Reserved-Reserved,49,3,Hex,1,AGL_AGL_GMX_TX_INT_REG_HELP,
O,XSDEF-TX Excessive deferral (MII/halfdup mode only),Enable,Disable,52,1,AGL_AGL_GMX_TX_INT_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,AGL_AGL_GMX_TX_INT_REG_HELP,
O,XSCOL-TX Excessive collisions (MII/halfdup mode only),Enable,Disable,56,1,AGL_AGL_GMX_TX_INT_REG_HELP,
T,Reserved-Reserved,57,5,Hex,2,AGL_AGL_GMX_TX_INT_REG_HELP,
O,UNDFLW-TX Underflow (MII mode only),Enable,Disable,62,1,AGL_AGL_GMX_TX_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,AGL_AGL_GMX_TX_INT_REG_HELP,
O,PKO_NXA-Port address out=of=range from PKO Interface,Enable,Disable,64,1,AGL_AGL_GMX_TX_INT_REG_HELP,

(AGL_GMX_TX_JAM),2,MII TX Jam Pattern,AGL,AGL_AGL_GMX_TX_JAM_HELP
T,Reserved-Reserved,1,56,Hex,14,AGL_AGL_GMX_TX_JAM_HELP,
T,JAM-Jam pattern,57,8,Hex,2,AGL_AGL_GMX_TX_JAM_HELP,

(AGL_GMX_TX_LFSR),2,LFSR used to implement truncated binary exponential backoff,AGL,AGL_AGL_GMX_TX_LFSR_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX_LFSR_HELP,
T,LFSR-The current state of the LFSR used to feed random,49,16,Hex,4,AGL_AGL_GMX_TX_LFSR_HELP,

(AGL_GMX_TX_OVR_BP),6,MII TX Override BackPressure,AGL,AGL_AGL_GMX_TX_OVR_BP_HELP
T,Reserved-Reserved,1,55,Hex,14,AGL_AGL_GMX_TX_OVR_BP_HELP,
O,EN-Per port Enable back pressure override,Enable,Disable,56,1,AGL_AGL_GMX_TX_OVR_BP_HELP,
T,Reserved-Reserved,57,3,Hex,1,AGL_AGL_GMX_TX_OVR_BP_HELP,
O,BP-Port BackPressure status to use,Enable,Disable,60,1,AGL_AGL_GMX_TX_OVR_BP_HELP,
T,Reserved-Reserved,61,3,Hex,1,AGL_AGL_GMX_TX_OVR_BP_HELP,
O,IGN_FULL-Ignore the RX FIFO full when computing BP,Enable,Disable,64,1,AGL_AGL_GMX_TX_OVR_BP_HELP,

(AGL_GMX_TX_PAUSE_PKT_DMAC),2,MII TX Pause Packet DMAC field,AGL,AGL_AGL_GMX_TX_PAUSE_PKT_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_TX_PAUSE_PKT_DMAC_HELP,
T,DMAC-The DMAC field placed is outbnd pause pkts,17,48,Hex,12,AGL_AGL_GMX_TX_PAUSE_PKT_DMAC_HELP,

(AGL_GMX_TX_PAUSE_PKT_TYPE),2,MII TX Pause Packet TYPE field,AGL,AGL_AGL_GMX_TX_PAUSE_PKT_TYPE_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX_PAUSE_PKT_TYPE_HELP,
T,TYPE-The TYPE field placed is outbnd pause pkts,49,16,Hex,4,AGL_AGL_GMX_TX_PAUSE_PKT_TYPE_HELP,

(CIU_BIST),2,Type=NCB,CIU,CIU_CIU_BIST_HELP
T,Reserved-Reserved,1,60,Hex,15,CIU_CIU_BIST_HELP,
T,BIST-BIST Results.,61,4,Hex,1,CIU_CIU_BIST_HELP,

(CIU_DINT),2,Type=NCB,CIU,CIU_CIU_DINT_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_DINT_HELP,
T,DINT-Send DINT pulse to PP vector,53,12,Hex,3,CIU_CIU_DINT_HELP,

(CIU_FUSE),2,Type=NCB,CIU,CIU_CIU_FUSE_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_FUSE_HELP,
T,FUSE-Physical PP is present,53,12,Hex,3,CIU_CIU_FUSE_HELP,

(CIU_GSTOP),2,Type=NCB,CIU,CIU_CIU_GSTOP_HELP
T,Reserved-Reserved,1,63,Hex,16,CIU_CIU_GSTOP_HELP,
O,GSTOP-GSTOP bit,Enable,Disable,64,1,CIU_CIU_GSTOP_HELP,

(CIU_INT0_EN0),21,Type=NCB,CIU,CIU_CIU_INT0_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT0_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT0_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT0_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT0_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT0_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT0_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT0_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT0_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT0_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT0_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT0_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT0_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT0_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT0_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT0_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT0_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT0_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT0_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT0_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT0_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT0_EN0_HELP,

(CIU_INT1_EN0),21,Type=NCB,CIU,CIU_CIU_INT1_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT1_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT1_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT1_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT1_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT1_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT1_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT1_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT1_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT1_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT1_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT1_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT1_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT1_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT1_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT1_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT1_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT1_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT1_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT1_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT1_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT1_EN0_HELP,

(CIU_INT2_EN0),21,Type=NCB,CIU,CIU_CIU_INT2_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT2_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT2_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT2_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT2_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT2_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT2_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT2_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT2_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT2_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT2_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT2_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT2_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT2_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT2_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT2_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT2_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT2_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT2_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT2_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT2_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT2_EN0_HELP,

(CIU_INT3_EN0),21,Type=NCB,CIU,CIU_CIU_INT3_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT3_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT3_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT3_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT3_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT3_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT3_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT3_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT3_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT3_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT3_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT3_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT3_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT3_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT3_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT3_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT3_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT3_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT3_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT3_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT3_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT3_EN0_HELP,

(CIU_INT4_EN0),21,Type=NCB,CIU,CIU_CIU_INT4_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT4_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT4_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT4_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT4_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT4_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT4_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT4_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT4_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT4_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT4_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT4_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT4_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT4_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT4_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT4_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT4_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT4_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT4_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT4_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT4_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT4_EN0_HELP,

(CIU_INT5_EN0),21,Type=NCB,CIU,CIU_CIU_INT5_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT5_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT5_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT5_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT5_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT5_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT5_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT5_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT5_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT5_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT5_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT5_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT5_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT5_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT5_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT5_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT5_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT5_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT5_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT5_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT5_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT5_EN0_HELP,

(CIU_INT6_EN0),21,Type=NCB,CIU,CIU_CIU_INT6_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT6_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT6_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT6_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT6_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT6_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT6_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT6_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT6_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT6_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT6_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT6_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT6_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT6_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT6_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT6_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT6_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT6_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT6_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT6_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT6_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT6_EN0_HELP,

(CIU_INT7_EN0),21,Type=NCB,CIU,CIU_CIU_INT7_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT7_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT7_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT7_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT7_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT7_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT7_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT7_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT7_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT7_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT7_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT7_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT7_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT7_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT7_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT7_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT7_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT7_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT7_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT7_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT7_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT7_EN0_HELP,

(CIU_INT8_EN0),21,Type=NCB,CIU,CIU_CIU_INT8_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT8_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT8_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT8_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT8_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT8_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT8_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT8_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT8_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT8_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT8_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT8_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT8_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT8_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT8_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT8_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT8_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT8_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT8_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT8_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT8_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT8_EN0_HELP,

(CIU_INT9_EN0),21,Type=NCB,CIU,CIU_CIU_INT9_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT9_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT9_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT9_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT9_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT9_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT9_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT9_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT9_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT9_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT9_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT9_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT9_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT9_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT9_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT9_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT9_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT9_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT9_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT9_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT9_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT9_EN0_HELP,

(CIU_INT10_EN0),21,Type=NCB,CIU,CIU_CIU_INT10_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT10_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT10_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT10_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT10_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT10_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT10_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT10_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT10_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT10_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT10_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT10_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT10_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT10_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT10_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT10_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT10_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT10_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT10_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT10_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT10_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT10_EN0_HELP,

(CIU_INT11_EN0),21,Type=NCB,CIU,CIU_CIU_INT11_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT11_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT11_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT11_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT11_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT11_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT11_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT11_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT11_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT11_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT11_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT11_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT11_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT11_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT11_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT11_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT11_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT11_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT11_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT11_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT11_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT11_EN0_HELP,

(CIU_INT12_EN0),21,Type=NCB,CIU,CIU_CIU_INT12_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT12_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT12_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT12_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT12_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT12_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT12_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT12_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT12_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT12_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT12_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT12_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT12_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT12_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT12_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT12_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT12_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT12_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT12_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT12_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT12_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT12_EN0_HELP,

(CIU_INT13_EN0),21,Type=NCB,CIU,CIU_CIU_INT13_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT13_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT13_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT13_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT13_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT13_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT13_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT13_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT13_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT13_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT13_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT13_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT13_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT13_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT13_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT13_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT13_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT13_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT13_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT13_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT13_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT13_EN0_HELP,

(CIU_INT14_EN0),21,Type=NCB,CIU,CIU_CIU_INT14_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT14_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT14_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT14_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT14_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT14_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT14_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT14_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT14_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT14_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT14_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT14_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT14_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT14_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT14_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT14_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT14_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT14_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT14_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT14_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT14_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT14_EN0_HELP,

(CIU_INT15_EN0),21,Type=NCB,CIU,CIU_CIU_INT15_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT15_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT15_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT15_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT15_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT15_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT15_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT15_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT15_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT15_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT15_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT15_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT15_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT15_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT15_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT15_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT15_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT15_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT15_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT15_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT15_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT15_EN0_HELP,

(CIU_INT16_EN0),21,Type=NCB,CIU,CIU_CIU_INT16_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT16_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT16_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT16_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT16_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT16_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT16_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT16_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT16_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT16_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT16_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT16_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT16_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT16_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT16_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT16_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT16_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT16_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT16_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT16_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT16_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT16_EN0_HELP,

(CIU_INT17_EN0),21,Type=NCB,CIU,CIU_CIU_INT17_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT17_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT17_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT17_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT17_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT17_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT17_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT17_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT17_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT17_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT17_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT17_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT17_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT17_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT17_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT17_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT17_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT17_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT17_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT17_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT17_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT17_EN0_HELP,

(CIU_INT18_EN0),21,Type=NCB,CIU,CIU_CIU_INT18_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT18_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT18_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT18_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT18_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT18_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT18_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT18_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT18_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT18_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT18_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT18_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT18_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT18_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT18_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT18_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT18_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT18_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT18_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT18_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT18_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT18_EN0_HELP,

(CIU_INT19_EN0),21,Type=NCB,CIU,CIU_CIU_INT19_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT19_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT19_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT19_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT19_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT19_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT19_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT19_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT19_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT19_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT19_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT19_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT19_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT19_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT19_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT19_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT19_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT19_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT19_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT19_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT19_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT19_EN0_HELP,

(CIU_INT20_EN0),21,Type=NCB,CIU,CIU_CIU_INT20_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT20_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT20_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT20_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT20_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT20_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT20_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT20_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT20_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT20_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT20_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT20_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT20_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT20_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT20_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT20_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT20_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT20_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT20_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT20_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT20_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT20_EN0_HELP,

(CIU_INT21_EN0),21,Type=NCB,CIU,CIU_CIU_INT21_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT21_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT21_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT21_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT21_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT21_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT21_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT21_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT21_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT21_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT21_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT21_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT21_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT21_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT21_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT21_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT21_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT21_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT21_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT21_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT21_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT21_EN0_HELP,

(CIU_INT22_EN0),21,Type=NCB,CIU,CIU_CIU_INT22_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT22_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT22_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT22_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT22_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT22_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT22_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT22_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT22_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT22_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT22_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT22_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT22_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT22_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT22_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT22_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT22_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT22_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT22_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT22_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT22_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT22_EN0_HELP,

(CIU_INT23_EN0),21,Type=NCB,CIU,CIU_CIU_INT23_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT23_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT23_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT23_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT23_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT23_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT23_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT23_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT23_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT23_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT23_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT23_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT23_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT23_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT23_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT23_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT23_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT23_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT23_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT23_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT23_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT23_EN0_HELP,

(CIU_INT32_EN0),21,Type=NCB,CIU,CIU_CIU_INT32_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT32_EN0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT32_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT32_EN0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT32_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT32_EN0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT32_EN0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT32_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT32_EN0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT32_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT32_EN0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT32_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT32_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT32_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT32_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT32_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT32_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT32_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT32_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT32_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT32_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT32_EN0_HELP,

(CIU_INT0_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT0_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT0_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT0_EN0_W1C_HELP,

(CIU_INT1_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT1_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT1_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT1_EN0_W1C_HELP,

(CIU_INT2_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT2_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT2_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT2_EN0_W1C_HELP,

(CIU_INT3_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT3_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT3_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT3_EN0_W1C_HELP,

(CIU_INT4_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT4_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT4_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT4_EN0_W1C_HELP,

(CIU_INT5_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT5_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT5_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT5_EN0_W1C_HELP,

(CIU_INT6_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT6_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT6_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT6_EN0_W1C_HELP,

(CIU_INT7_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT7_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT7_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT7_EN0_W1C_HELP,

(CIU_INT8_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT8_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT8_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT8_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT8_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT8_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT8_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT8_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT8_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT8_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT8_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT8_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT8_EN0_W1C_HELP,

(CIU_INT9_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT9_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT9_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT9_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT9_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT9_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT9_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT9_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT9_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT9_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT9_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT9_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT9_EN0_W1C_HELP,

(CIU_INT10_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT10_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT10_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT10_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT10_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT10_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT10_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT10_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT10_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT10_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT10_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT10_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT10_EN0_W1C_HELP,

(CIU_INT11_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT11_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT11_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT11_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT11_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT11_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT11_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT11_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT11_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT11_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT11_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT11_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT11_EN0_W1C_HELP,

(CIU_INT12_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT12_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT12_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT12_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT12_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT12_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT12_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT12_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT12_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT12_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT12_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT12_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT12_EN0_W1C_HELP,

(CIU_INT13_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT13_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT13_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT13_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT13_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT13_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT13_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT13_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT13_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT13_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT13_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT13_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT13_EN0_W1C_HELP,

(CIU_INT14_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT14_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT14_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT14_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT14_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT14_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT14_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT14_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT14_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT14_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT14_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT14_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT14_EN0_W1C_HELP,

(CIU_INT15_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT15_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT15_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT15_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT15_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT15_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT15_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT15_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT15_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT15_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT15_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT15_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT15_EN0_W1C_HELP,

(CIU_INT16_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT16_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT16_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT16_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT16_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT16_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT16_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT16_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT16_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT16_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT16_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT16_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT16_EN0_W1C_HELP,

(CIU_INT17_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT17_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT17_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT17_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT17_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT17_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT17_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT17_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT17_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT17_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT17_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT17_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT17_EN0_W1C_HELP,

(CIU_INT18_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT18_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT18_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT18_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT18_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT18_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT18_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT18_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT18_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT18_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT18_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT18_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT18_EN0_W1C_HELP,

(CIU_INT19_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT19_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT19_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT19_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT19_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT19_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT19_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT19_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT19_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT19_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT19_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT19_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT19_EN0_W1C_HELP,

(CIU_INT20_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT20_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT20_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT20_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT20_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT20_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT20_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT20_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT20_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT20_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT20_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT20_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT20_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT20_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT20_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT20_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT20_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT20_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT20_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT20_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT20_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT20_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT20_EN0_W1C_HELP,

(CIU_INT21_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT21_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT21_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT21_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT21_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT21_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT21_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT21_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT21_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT21_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT21_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT21_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT21_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT21_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT21_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT21_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT21_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT21_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT21_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT21_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT21_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT21_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT21_EN0_W1C_HELP,

(CIU_INT22_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT22_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT22_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT22_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT22_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT22_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT22_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT22_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT22_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT22_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT22_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT22_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT22_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT22_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT22_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT22_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT22_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT22_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT22_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT22_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT22_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT22_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT22_EN0_W1C_HELP,

(CIU_INT23_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT23_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT23_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT23_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT23_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT23_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT23_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT23_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT23_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT23_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT23_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT23_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT23_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT23_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT23_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT23_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT23_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT23_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT23_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT23_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT23_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT23_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT23_EN0_W1C_HELP,

(CIU_INT32_EN0_W1C),21,Type=NCB,CIU,CIU_CIU_INT32_EN0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT32_EN0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT32_EN0_W1C_HELP,

(CIU_INT0_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT0_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT0_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT0_EN0_W1S_HELP,

(CIU_INT1_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT1_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT1_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT1_EN0_W1S_HELP,

(CIU_INT2_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT2_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT2_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT2_EN0_W1S_HELP,

(CIU_INT3_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT3_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT3_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT3_EN0_W1S_HELP,

(CIU_INT4_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT4_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT4_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT4_EN0_W1S_HELP,

(CIU_INT5_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT5_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT5_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT5_EN0_W1S_HELP,

(CIU_INT6_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT6_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT6_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT6_EN0_W1S_HELP,

(CIU_INT7_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT7_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT7_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT7_EN0_W1S_HELP,

(CIU_INT8_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT8_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT8_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT8_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT8_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT8_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT8_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT8_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT8_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT8_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT8_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT8_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT8_EN0_W1S_HELP,

(CIU_INT9_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT9_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT9_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT9_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT9_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT9_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT9_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT9_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT9_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT9_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT9_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT9_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT9_EN0_W1S_HELP,

(CIU_INT10_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT10_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT10_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT10_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT10_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT10_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT10_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT10_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT10_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT10_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT10_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT10_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT10_EN0_W1S_HELP,

(CIU_INT11_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT11_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT11_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT11_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT11_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT11_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT11_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT11_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT11_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT11_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT11_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT11_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT11_EN0_W1S_HELP,

(CIU_INT12_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT12_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT12_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT12_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT12_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT12_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT12_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT12_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT12_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT12_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT12_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT12_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT12_EN0_W1S_HELP,

(CIU_INT13_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT13_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT13_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT13_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT13_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT13_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT13_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT13_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT13_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT13_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT13_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT13_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT13_EN0_W1S_HELP,

(CIU_INT14_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT14_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT14_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT14_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT14_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT14_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT14_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT14_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT14_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT14_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT14_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT14_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT14_EN0_W1S_HELP,

(CIU_INT15_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT15_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT15_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT15_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT15_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT15_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT15_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT15_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT15_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT15_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT15_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT15_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT15_EN0_W1S_HELP,

(CIU_INT16_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT16_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT16_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT16_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT16_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT16_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT16_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT16_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT16_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT16_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT16_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT16_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT16_EN0_W1S_HELP,

(CIU_INT17_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT17_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT17_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT17_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT17_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT17_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT17_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT17_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT17_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT17_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT17_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT17_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT17_EN0_W1S_HELP,

(CIU_INT18_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT18_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT18_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT18_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT18_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT18_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT18_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT18_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT18_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT18_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT18_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT18_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT18_EN0_W1S_HELP,

(CIU_INT19_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT19_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT19_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT19_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT19_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT19_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT19_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT19_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT19_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT19_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT19_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT19_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT19_EN0_W1S_HELP,

(CIU_INT20_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT20_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT20_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT20_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT20_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT20_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT20_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT20_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT20_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT20_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT20_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT20_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT20_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT20_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT20_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT20_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT20_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT20_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT20_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT20_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT20_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT20_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT20_EN0_W1S_HELP,

(CIU_INT21_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT21_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT21_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT21_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT21_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT21_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT21_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT21_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT21_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT21_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT21_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT21_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT21_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT21_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT21_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT21_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT21_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT21_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT21_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT21_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT21_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT21_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT21_EN0_W1S_HELP,

(CIU_INT22_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT22_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT22_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT22_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT22_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT22_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT22_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT22_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT22_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT22_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT22_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT22_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT22_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT22_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT22_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT22_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT22_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT22_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT22_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT22_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT22_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT22_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT22_EN0_W1S_HELP,

(CIU_INT23_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT23_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT23_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT23_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT23_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT23_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT23_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT23_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT23_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT23_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT23_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT23_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT23_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT23_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT23_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT23_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT23_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT23_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT23_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT23_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT23_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT23_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT23_EN0_W1S_HELP,

(CIU_INT32_EN0_W1S),21,Type=NCB,CIU,CIU_CIU_INT32_EN0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT32_EN0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT32_EN0_W1S_HELP,

(CIU_INT0_EN1),2,Type=NCB,CIU,CIU_CIU_INT0_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT0_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT0_EN1_HELP,

(CIU_INT1_EN1),2,Type=NCB,CIU,CIU_CIU_INT1_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT1_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT1_EN1_HELP,

(CIU_INT2_EN1),2,Type=NCB,CIU,CIU_CIU_INT2_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT2_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT2_EN1_HELP,

(CIU_INT3_EN1),2,Type=NCB,CIU,CIU_CIU_INT3_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT3_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT3_EN1_HELP,

(CIU_INT4_EN1),2,Type=NCB,CIU,CIU_CIU_INT4_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT4_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT4_EN1_HELP,

(CIU_INT5_EN1),2,Type=NCB,CIU,CIU_CIU_INT5_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT5_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT5_EN1_HELP,

(CIU_INT6_EN1),2,Type=NCB,CIU,CIU_CIU_INT6_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT6_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT6_EN1_HELP,

(CIU_INT7_EN1),2,Type=NCB,CIU,CIU_CIU_INT7_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT7_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT7_EN1_HELP,

(CIU_INT8_EN1),2,Type=NCB,CIU,CIU_CIU_INT8_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT8_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT8_EN1_HELP,

(CIU_INT9_EN1),2,Type=NCB,CIU,CIU_CIU_INT9_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT9_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT9_EN1_HELP,

(CIU_INT10_EN1),2,Type=NCB,CIU,CIU_CIU_INT10_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT10_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT10_EN1_HELP,

(CIU_INT11_EN1),2,Type=NCB,CIU,CIU_CIU_INT11_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT11_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT11_EN1_HELP,

(CIU_INT12_EN1),2,Type=NCB,CIU,CIU_CIU_INT12_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT12_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT12_EN1_HELP,

(CIU_INT13_EN1),2,Type=NCB,CIU,CIU_CIU_INT13_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT13_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT13_EN1_HELP,

(CIU_INT14_EN1),2,Type=NCB,CIU,CIU_CIU_INT14_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT14_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT14_EN1_HELP,

(CIU_INT15_EN1),2,Type=NCB,CIU,CIU_CIU_INT15_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT15_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT15_EN1_HELP,

(CIU_INT16_EN1),2,Type=NCB,CIU,CIU_CIU_INT16_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT16_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT16_EN1_HELP,

(CIU_INT17_EN1),2,Type=NCB,CIU,CIU_CIU_INT17_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT17_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT17_EN1_HELP,

(CIU_INT18_EN1),2,Type=NCB,CIU,CIU_CIU_INT18_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT18_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT18_EN1_HELP,

(CIU_INT19_EN1),2,Type=NCB,CIU,CIU_CIU_INT19_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT19_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT19_EN1_HELP,

(CIU_INT20_EN1),2,Type=NCB,CIU,CIU_CIU_INT20_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT20_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT20_EN1_HELP,

(CIU_INT21_EN1),2,Type=NCB,CIU,CIU_CIU_INT21_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT21_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT21_EN1_HELP,

(CIU_INT22_EN1),2,Type=NCB,CIU,CIU_CIU_INT22_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT22_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT22_EN1_HELP,

(CIU_INT23_EN1),2,Type=NCB,CIU,CIU_CIU_INT23_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT23_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT23_EN1_HELP,

(CIU_INT32_EN1),2,Type=NCB,CIU,CIU_CIU_INT32_EN1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT32_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT32_EN1_HELP,

(CIU_INT0_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT0_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT0_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT0_EN1_W1C_HELP,

(CIU_INT1_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT1_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT1_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT1_EN1_W1C_HELP,

(CIU_INT2_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT2_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT2_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT2_EN1_W1C_HELP,

(CIU_INT3_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT3_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT3_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT3_EN1_W1C_HELP,

(CIU_INT4_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT4_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT4_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT4_EN1_W1C_HELP,

(CIU_INT5_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT5_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT5_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT5_EN1_W1C_HELP,

(CIU_INT6_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT6_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT6_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT6_EN1_W1C_HELP,

(CIU_INT7_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT7_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT7_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT7_EN1_W1C_HELP,

(CIU_INT8_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT8_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT8_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT8_EN1_W1C_HELP,

(CIU_INT9_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT9_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT9_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT9_EN1_W1C_HELP,

(CIU_INT10_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT10_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT10_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT10_EN1_W1C_HELP,

(CIU_INT11_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT11_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT11_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT11_EN1_W1C_HELP,

(CIU_INT12_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT12_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT12_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT12_EN1_W1C_HELP,

(CIU_INT13_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT13_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT13_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT13_EN1_W1C_HELP,

(CIU_INT14_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT14_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT14_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT14_EN1_W1C_HELP,

(CIU_INT15_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT15_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT15_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT15_EN1_W1C_HELP,

(CIU_INT16_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT16_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT16_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT16_EN1_W1C_HELP,

(CIU_INT17_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT17_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT17_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT17_EN1_W1C_HELP,

(CIU_INT18_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT18_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT18_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT18_EN1_W1C_HELP,

(CIU_INT19_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT19_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT19_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT19_EN1_W1C_HELP,

(CIU_INT20_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT20_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT20_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT20_EN1_W1C_HELP,

(CIU_INT21_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT21_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT21_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT21_EN1_W1C_HELP,

(CIU_INT22_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT22_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT22_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT22_EN1_W1C_HELP,

(CIU_INT23_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT23_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT23_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT23_EN1_W1C_HELP,

(CIU_INT32_EN1_W1C),2,Type=NCB,CIU,CIU_CIU_INT32_EN1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT32_EN1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT32_EN1_W1C_HELP,

(CIU_INT0_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT0_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT0_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT0_EN1_W1S_HELP,

(CIU_INT1_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT1_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT1_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT1_EN1_W1S_HELP,

(CIU_INT2_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT2_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT2_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT2_EN1_W1S_HELP,

(CIU_INT3_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT3_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT3_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT3_EN1_W1S_HELP,

(CIU_INT4_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT4_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT4_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT4_EN1_W1S_HELP,

(CIU_INT5_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT5_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT5_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT5_EN1_W1S_HELP,

(CIU_INT6_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT6_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT6_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT6_EN1_W1S_HELP,

(CIU_INT7_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT7_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT7_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT7_EN1_W1S_HELP,

(CIU_INT8_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT8_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT8_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT8_EN1_W1S_HELP,

(CIU_INT9_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT9_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT9_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT9_EN1_W1S_HELP,

(CIU_INT10_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT10_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT10_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT10_EN1_W1S_HELP,

(CIU_INT11_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT11_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT11_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT11_EN1_W1S_HELP,

(CIU_INT12_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT12_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT12_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT12_EN1_W1S_HELP,

(CIU_INT13_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT13_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT13_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT13_EN1_W1S_HELP,

(CIU_INT14_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT14_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT14_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT14_EN1_W1S_HELP,

(CIU_INT15_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT15_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT15_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT15_EN1_W1S_HELP,

(CIU_INT16_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT16_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT16_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT16_EN1_W1S_HELP,

(CIU_INT17_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT17_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT17_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT17_EN1_W1S_HELP,

(CIU_INT18_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT18_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT18_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT18_EN1_W1S_HELP,

(CIU_INT19_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT19_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT19_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT19_EN1_W1S_HELP,

(CIU_INT20_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT20_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT20_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT20_EN1_W1S_HELP,

(CIU_INT21_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT21_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT21_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT21_EN1_W1S_HELP,

(CIU_INT22_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT22_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT22_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT22_EN1_W1S_HELP,

(CIU_INT23_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT23_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT23_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT23_EN1_W1S_HELP,

(CIU_INT32_EN1_W1S),2,Type=NCB,CIU,CIU_CIU_INT32_EN1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT32_EN1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT32_EN1_W1S_HELP,

(CIU_INT0_EN4_0),21,Type=NCB,CIU,CIU_CIU_INT0_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT0_EN4_0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT0_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT0_EN4_0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT0_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT0_EN4_0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT0_EN4_0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT0_EN4_0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT0_EN4_0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT0_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT0_EN4_0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT0_EN4_0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT0_EN4_0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT0_EN4_0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT0_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT0_EN4_0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT0_EN4_0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT0_EN4_0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT0_EN4_0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT0_EN4_0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT0_EN4_0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT0_EN4_0_HELP,

(CIU_INT1_EN4_0),21,Type=NCB,CIU,CIU_CIU_INT1_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT1_EN4_0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT1_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT1_EN4_0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT1_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT1_EN4_0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT1_EN4_0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT1_EN4_0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT1_EN4_0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT1_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT1_EN4_0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT1_EN4_0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT1_EN4_0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT1_EN4_0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT1_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT1_EN4_0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT1_EN4_0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT1_EN4_0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT1_EN4_0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT1_EN4_0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT1_EN4_0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT1_EN4_0_HELP,

(CIU_INT2_EN4_0),21,Type=NCB,CIU,CIU_CIU_INT2_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT2_EN4_0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT2_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT2_EN4_0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT2_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT2_EN4_0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT2_EN4_0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT2_EN4_0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT2_EN4_0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT2_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT2_EN4_0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT2_EN4_0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT2_EN4_0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT2_EN4_0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT2_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT2_EN4_0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT2_EN4_0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT2_EN4_0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT2_EN4_0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT2_EN4_0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT2_EN4_0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT2_EN4_0_HELP,

(CIU_INT3_EN4_0),21,Type=NCB,CIU,CIU_CIU_INT3_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT3_EN4_0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT3_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT3_EN4_0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT3_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT3_EN4_0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT3_EN4_0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT3_EN4_0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT3_EN4_0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT3_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT3_EN4_0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT3_EN4_0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT3_EN4_0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT3_EN4_0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT3_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT3_EN4_0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT3_EN4_0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT3_EN4_0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT3_EN4_0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT3_EN4_0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT3_EN4_0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT3_EN4_0_HELP,

(CIU_INT4_EN4_0),21,Type=NCB,CIU,CIU_CIU_INT4_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT4_EN4_0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT4_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT4_EN4_0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT4_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT4_EN4_0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT4_EN4_0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT4_EN4_0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT4_EN4_0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT4_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT4_EN4_0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT4_EN4_0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT4_EN4_0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT4_EN4_0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT4_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT4_EN4_0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT4_EN4_0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT4_EN4_0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT4_EN4_0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT4_EN4_0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT4_EN4_0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT4_EN4_0_HELP,

(CIU_INT5_EN4_0),21,Type=NCB,CIU,CIU_CIU_INT5_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT5_EN4_0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT5_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT5_EN4_0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT5_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT5_EN4_0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT5_EN4_0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT5_EN4_0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT5_EN4_0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT5_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT5_EN4_0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT5_EN4_0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT5_EN4_0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT5_EN4_0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT5_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT5_EN4_0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT5_EN4_0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT5_EN4_0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT5_EN4_0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT5_EN4_0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT5_EN4_0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT5_EN4_0_HELP,

(CIU_INT6_EN4_0),21,Type=NCB,CIU,CIU_CIU_INT6_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT6_EN4_0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT6_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT6_EN4_0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT6_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT6_EN4_0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT6_EN4_0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT6_EN4_0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT6_EN4_0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT6_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT6_EN4_0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT6_EN4_0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT6_EN4_0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT6_EN4_0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT6_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT6_EN4_0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT6_EN4_0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT6_EN4_0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT6_EN4_0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT6_EN4_0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT6_EN4_0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT6_EN4_0_HELP,

(CIU_INT7_EN4_0),21,Type=NCB,CIU,CIU_CIU_INT7_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT7_EN4_0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT7_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT7_EN4_0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT7_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT7_EN4_0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT7_EN4_0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT7_EN4_0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT7_EN4_0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT7_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT7_EN4_0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT7_EN4_0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT7_EN4_0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT7_EN4_0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT7_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT7_EN4_0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT7_EN4_0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT7_EN4_0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT7_EN4_0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT7_EN4_0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT7_EN4_0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT7_EN4_0_HELP,

(CIU_INT8_EN4_0),21,Type=NCB,CIU,CIU_CIU_INT8_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT8_EN4_0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT8_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT8_EN4_0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT8_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT8_EN4_0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT8_EN4_0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT8_EN4_0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT8_EN4_0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT8_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT8_EN4_0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT8_EN4_0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT8_EN4_0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT8_EN4_0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT8_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT8_EN4_0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT8_EN4_0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT8_EN4_0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT8_EN4_0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT8_EN4_0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT8_EN4_0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT8_EN4_0_HELP,

(CIU_INT9_EN4_0),21,Type=NCB,CIU,CIU_CIU_INT9_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT9_EN4_0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT9_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT9_EN4_0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT9_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT9_EN4_0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT9_EN4_0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT9_EN4_0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT9_EN4_0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT9_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT9_EN4_0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT9_EN4_0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT9_EN4_0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT9_EN4_0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT9_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT9_EN4_0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT9_EN4_0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT9_EN4_0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT9_EN4_0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT9_EN4_0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT9_EN4_0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT9_EN4_0_HELP,

(CIU_INT10_EN4_0),21,Type=NCB,CIU,CIU_CIU_INT10_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT10_EN4_0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT10_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT10_EN4_0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT10_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT10_EN4_0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT10_EN4_0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT10_EN4_0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT10_EN4_0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT10_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT10_EN4_0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT10_EN4_0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT10_EN4_0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT10_EN4_0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT10_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT10_EN4_0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT10_EN4_0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT10_EN4_0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT10_EN4_0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT10_EN4_0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT10_EN4_0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT10_EN4_0_HELP,

(CIU_INT11_EN4_0),21,Type=NCB,CIU,CIU_CIU_INT11_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT11_EN4_0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT11_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT11_EN4_0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT11_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT11_EN4_0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT11_EN4_0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT11_EN4_0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT11_EN4_0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT11_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT11_EN4_0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT11_EN4_0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT11_EN4_0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT11_EN4_0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT11_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT11_EN4_0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT11_EN4_0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT11_EN4_0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT11_EN4_0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT11_EN4_0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT11_EN4_0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT11_EN4_0_HELP,

(CIU_INT0_EN4_0_W1C),21,Type=NCB,CIU,CIU_CIU_INT0_EN4_0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT0_EN4_0_W1C_HELP,

(CIU_INT1_EN4_0_W1C),21,Type=NCB,CIU,CIU_CIU_INT1_EN4_0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT1_EN4_0_W1C_HELP,

(CIU_INT2_EN4_0_W1C),21,Type=NCB,CIU,CIU_CIU_INT2_EN4_0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT2_EN4_0_W1C_HELP,

(CIU_INT3_EN4_0_W1C),21,Type=NCB,CIU,CIU_CIU_INT3_EN4_0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT3_EN4_0_W1C_HELP,

(CIU_INT4_EN4_0_W1C),21,Type=NCB,CIU,CIU_CIU_INT4_EN4_0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT4_EN4_0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT4_EN4_0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT4_EN4_0_W1C_HELP,

(CIU_INT5_EN4_0_W1C),21,Type=NCB,CIU,CIU_CIU_INT5_EN4_0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT5_EN4_0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT5_EN4_0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT5_EN4_0_W1C_HELP,

(CIU_INT6_EN4_0_W1C),21,Type=NCB,CIU,CIU_CIU_INT6_EN4_0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT6_EN4_0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT6_EN4_0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT6_EN4_0_W1C_HELP,

(CIU_INT7_EN4_0_W1C),21,Type=NCB,CIU,CIU_CIU_INT7_EN4_0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT7_EN4_0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT7_EN4_0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT7_EN4_0_W1C_HELP,

(CIU_INT8_EN4_0_W1C),21,Type=NCB,CIU,CIU_CIU_INT8_EN4_0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT8_EN4_0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT8_EN4_0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT8_EN4_0_W1C_HELP,

(CIU_INT9_EN4_0_W1C),21,Type=NCB,CIU,CIU_CIU_INT9_EN4_0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT9_EN4_0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT9_EN4_0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT9_EN4_0_W1C_HELP,

(CIU_INT10_EN4_0_W1C),21,Type=NCB,CIU,CIU_CIU_INT10_EN4_0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT10_EN4_0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT10_EN4_0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT10_EN4_0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT10_EN4_0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT10_EN4_0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT10_EN4_0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT10_EN4_0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT10_EN4_0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT10_EN4_0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT10_EN4_0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT10_EN4_0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT10_EN4_0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT10_EN4_0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT10_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT10_EN4_0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT10_EN4_0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT10_EN4_0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT10_EN4_0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT10_EN4_0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT10_EN4_0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT10_EN4_0_W1C_HELP,

(CIU_INT11_EN4_0_W1C),21,Type=NCB,CIU,CIU_CIU_INT11_EN4_0_W1C_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT11_EN4_0_W1C_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT11_EN4_0_W1C_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT11_EN4_0_W1C_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT11_EN4_0_W1C_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT11_EN4_0_W1C_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT11_EN4_0_W1C_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT11_EN4_0_W1C_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT11_EN4_0_W1C_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT11_EN4_0_W1C_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT11_EN4_0_W1C_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT11_EN4_0_W1C_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT11_EN4_0_W1C_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT11_EN4_0_W1C_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT11_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT11_EN4_0_W1C_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT11_EN4_0_W1C_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT11_EN4_0_W1C_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT11_EN4_0_W1C_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT11_EN4_0_W1C_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT11_EN4_0_W1C_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT11_EN4_0_W1C_HELP,

(CIU_INT0_EN4_0_W1S),21,Type=NCB,CIU,CIU_CIU_INT0_EN4_0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT0_EN4_0_W1S_HELP,

(CIU_INT1_EN4_0_W1S),21,Type=NCB,CIU,CIU_CIU_INT1_EN4_0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT1_EN4_0_W1S_HELP,

(CIU_INT2_EN4_0_W1S),21,Type=NCB,CIU,CIU_CIU_INT2_EN4_0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT2_EN4_0_W1S_HELP,

(CIU_INT3_EN4_0_W1S),21,Type=NCB,CIU,CIU_CIU_INT3_EN4_0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT3_EN4_0_W1S_HELP,

(CIU_INT4_EN4_0_W1S),21,Type=NCB,CIU,CIU_CIU_INT4_EN4_0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT4_EN4_0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT4_EN4_0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT4_EN4_0_W1S_HELP,

(CIU_INT5_EN4_0_W1S),21,Type=NCB,CIU,CIU_CIU_INT5_EN4_0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT5_EN4_0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT5_EN4_0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT5_EN4_0_W1S_HELP,

(CIU_INT6_EN4_0_W1S),21,Type=NCB,CIU,CIU_CIU_INT6_EN4_0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT6_EN4_0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT6_EN4_0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT6_EN4_0_W1S_HELP,

(CIU_INT7_EN4_0_W1S),21,Type=NCB,CIU,CIU_CIU_INT7_EN4_0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT7_EN4_0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT7_EN4_0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT7_EN4_0_W1S_HELP,

(CIU_INT8_EN4_0_W1S),21,Type=NCB,CIU,CIU_CIU_INT8_EN4_0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT8_EN4_0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT8_EN4_0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT8_EN4_0_W1S_HELP,

(CIU_INT9_EN4_0_W1S),21,Type=NCB,CIU,CIU_CIU_INT9_EN4_0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT9_EN4_0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT9_EN4_0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT9_EN4_0_W1S_HELP,

(CIU_INT10_EN4_0_W1S),21,Type=NCB,CIU,CIU_CIU_INT10_EN4_0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT10_EN4_0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT10_EN4_0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT10_EN4_0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT10_EN4_0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT10_EN4_0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT10_EN4_0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT10_EN4_0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT10_EN4_0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT10_EN4_0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT10_EN4_0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT10_EN4_0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT10_EN4_0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT10_EN4_0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT10_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT10_EN4_0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT10_EN4_0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT10_EN4_0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT10_EN4_0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT10_EN4_0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT10_EN4_0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT10_EN4_0_W1S_HELP,

(CIU_INT11_EN4_0_W1S),21,Type=NCB,CIU,CIU_CIU_INT11_EN4_0_W1S_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT11_EN4_0_W1S_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT11_EN4_0_W1S_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT11_EN4_0_W1S_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT11_EN4_0_W1S_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT11_EN4_0_W1S_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT11_EN4_0_W1S_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT11_EN4_0_W1S_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT11_EN4_0_W1S_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT11_EN4_0_W1S_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT11_EN4_0_W1S_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT11_EN4_0_W1S_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT11_EN4_0_W1S_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT11_EN4_0_W1S_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT11_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT11_EN4_0_W1S_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT11_EN4_0_W1S_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT11_EN4_0_W1S_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT11_EN4_0_W1S_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT11_EN4_0_W1S_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT11_EN4_0_W1S_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT11_EN4_0_W1S_HELP,

(CIU_INT0_EN4_1),2,Type=NCB,CIU,CIU_CIU_INT0_EN4_1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT0_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT0_EN4_1_HELP,

(CIU_INT1_EN4_1),2,Type=NCB,CIU,CIU_CIU_INT1_EN4_1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT1_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT1_EN4_1_HELP,

(CIU_INT2_EN4_1),2,Type=NCB,CIU,CIU_CIU_INT2_EN4_1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT2_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT2_EN4_1_HELP,

(CIU_INT3_EN4_1),2,Type=NCB,CIU,CIU_CIU_INT3_EN4_1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT3_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT3_EN4_1_HELP,

(CIU_INT4_EN4_1),2,Type=NCB,CIU,CIU_CIU_INT4_EN4_1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT4_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT4_EN4_1_HELP,

(CIU_INT5_EN4_1),2,Type=NCB,CIU,CIU_CIU_INT5_EN4_1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT5_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT5_EN4_1_HELP,

(CIU_INT6_EN4_1),2,Type=NCB,CIU,CIU_CIU_INT6_EN4_1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT6_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT6_EN4_1_HELP,

(CIU_INT7_EN4_1),2,Type=NCB,CIU,CIU_CIU_INT7_EN4_1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT7_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT7_EN4_1_HELP,

(CIU_INT8_EN4_1),2,Type=NCB,CIU,CIU_CIU_INT8_EN4_1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT8_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT8_EN4_1_HELP,

(CIU_INT9_EN4_1),2,Type=NCB,CIU,CIU_CIU_INT9_EN4_1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT9_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT9_EN4_1_HELP,

(CIU_INT10_EN4_1),2,Type=NCB,CIU,CIU_CIU_INT10_EN4_1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT10_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT10_EN4_1_HELP,

(CIU_INT11_EN4_1),2,Type=NCB,CIU,CIU_CIU_INT11_EN4_1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT11_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT11_EN4_1_HELP,

(CIU_INT0_EN4_1_W1C),2,Type=NCB,CIU,CIU_CIU_INT0_EN4_1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT0_EN4_1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT0_EN4_1_W1C_HELP,

(CIU_INT1_EN4_1_W1C),2,Type=NCB,CIU,CIU_CIU_INT1_EN4_1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT1_EN4_1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT1_EN4_1_W1C_HELP,

(CIU_INT2_EN4_1_W1C),2,Type=NCB,CIU,CIU_CIU_INT2_EN4_1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT2_EN4_1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT2_EN4_1_W1C_HELP,

(CIU_INT3_EN4_1_W1C),2,Type=NCB,CIU,CIU_CIU_INT3_EN4_1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT3_EN4_1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT3_EN4_1_W1C_HELP,

(CIU_INT4_EN4_1_W1C),2,Type=NCB,CIU,CIU_CIU_INT4_EN4_1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT4_EN4_1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT4_EN4_1_W1C_HELP,

(CIU_INT5_EN4_1_W1C),2,Type=NCB,CIU,CIU_CIU_INT5_EN4_1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT5_EN4_1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT5_EN4_1_W1C_HELP,

(CIU_INT6_EN4_1_W1C),2,Type=NCB,CIU,CIU_CIU_INT6_EN4_1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT6_EN4_1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT6_EN4_1_W1C_HELP,

(CIU_INT7_EN4_1_W1C),2,Type=NCB,CIU,CIU_CIU_INT7_EN4_1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT7_EN4_1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT7_EN4_1_W1C_HELP,

(CIU_INT8_EN4_1_W1C),2,Type=NCB,CIU,CIU_CIU_INT8_EN4_1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT8_EN4_1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT8_EN4_1_W1C_HELP,

(CIU_INT9_EN4_1_W1C),2,Type=NCB,CIU,CIU_CIU_INT9_EN4_1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT9_EN4_1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT9_EN4_1_W1C_HELP,

(CIU_INT10_EN4_1_W1C),2,Type=NCB,CIU,CIU_CIU_INT10_EN4_1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT10_EN4_1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT10_EN4_1_W1C_HELP,

(CIU_INT11_EN4_1_W1C),2,Type=NCB,CIU,CIU_CIU_INT11_EN4_1_W1C_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT11_EN4_1_W1C_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT11_EN4_1_W1C_HELP,

(CIU_INT0_EN4_1_W1S),2,Type=NCB,CIU,CIU_CIU_INT0_EN4_1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT0_EN4_1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT0_EN4_1_W1S_HELP,

(CIU_INT1_EN4_1_W1S),2,Type=NCB,CIU,CIU_CIU_INT1_EN4_1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT1_EN4_1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT1_EN4_1_W1S_HELP,

(CIU_INT2_EN4_1_W1S),2,Type=NCB,CIU,CIU_CIU_INT2_EN4_1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT2_EN4_1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT2_EN4_1_W1S_HELP,

(CIU_INT3_EN4_1_W1S),2,Type=NCB,CIU,CIU_CIU_INT3_EN4_1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT3_EN4_1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT3_EN4_1_W1S_HELP,

(CIU_INT4_EN4_1_W1S),2,Type=NCB,CIU,CIU_CIU_INT4_EN4_1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT4_EN4_1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT4_EN4_1_W1S_HELP,

(CIU_INT5_EN4_1_W1S),2,Type=NCB,CIU,CIU_CIU_INT5_EN4_1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT5_EN4_1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT5_EN4_1_W1S_HELP,

(CIU_INT6_EN4_1_W1S),2,Type=NCB,CIU,CIU_CIU_INT6_EN4_1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT6_EN4_1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT6_EN4_1_W1S_HELP,

(CIU_INT7_EN4_1_W1S),2,Type=NCB,CIU,CIU_CIU_INT7_EN4_1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT7_EN4_1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT7_EN4_1_W1S_HELP,

(CIU_INT8_EN4_1_W1S),2,Type=NCB,CIU,CIU_CIU_INT8_EN4_1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT8_EN4_1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT8_EN4_1_W1S_HELP,

(CIU_INT9_EN4_1_W1S),2,Type=NCB,CIU,CIU_CIU_INT9_EN4_1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT9_EN4_1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT9_EN4_1_W1S_HELP,

(CIU_INT10_EN4_1_W1S),2,Type=NCB,CIU,CIU_CIU_INT10_EN4_1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT10_EN4_1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT10_EN4_1_W1S_HELP,

(CIU_INT11_EN4_1_W1S),2,Type=NCB,CIU,CIU_CIU_INT11_EN4_1_W1S_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT11_EN4_1_W1S_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,53,12,Hex,3,CIU_CIU_INT11_EN4_1_W1S_HELP,

(CIU_INT0_SUM0),21,Type=NCB,CIU,CIU_CIU_INT0_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT0_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT0_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT0_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT0_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT0_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT0_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT0_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT0_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT0_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT0_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT0_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT0_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT0_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT0_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT0_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT0_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT0_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT0_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT0_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT0_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT0_SUM0_HELP,

(CIU_INT1_SUM0),21,Type=NCB,CIU,CIU_CIU_INT1_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT1_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT1_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT1_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT1_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT1_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT1_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT1_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT1_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT1_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT1_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT1_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT1_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT1_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT1_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT1_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT1_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT1_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT1_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT1_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT1_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT1_SUM0_HELP,

(CIU_INT2_SUM0),21,Type=NCB,CIU,CIU_CIU_INT2_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT2_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT2_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT2_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT2_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT2_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT2_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT2_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT2_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT2_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT2_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT2_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT2_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT2_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT2_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT2_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT2_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT2_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT2_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT2_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT2_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT2_SUM0_HELP,

(CIU_INT3_SUM0),21,Type=NCB,CIU,CIU_CIU_INT3_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT3_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT3_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT3_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT3_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT3_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT3_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT3_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT3_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT3_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT3_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT3_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT3_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT3_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT3_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT3_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT3_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT3_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT3_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT3_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT3_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT3_SUM0_HELP,

(CIU_INT4_SUM0),21,Type=NCB,CIU,CIU_CIU_INT4_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT4_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT4_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT4_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT4_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT4_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT4_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT4_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT4_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT4_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT4_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT4_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT4_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT4_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT4_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT4_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT4_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT4_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT4_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT4_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT4_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT4_SUM0_HELP,

(CIU_INT5_SUM0),21,Type=NCB,CIU,CIU_CIU_INT5_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT5_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT5_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT5_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT5_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT5_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT5_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT5_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT5_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT5_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT5_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT5_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT5_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT5_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT5_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT5_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT5_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT5_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT5_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT5_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT5_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT5_SUM0_HELP,

(CIU_INT6_SUM0),21,Type=NCB,CIU,CIU_CIU_INT6_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT6_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT6_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT6_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT6_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT6_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT6_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT6_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT6_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT6_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT6_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT6_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT6_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT6_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT6_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT6_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT6_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT6_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT6_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT6_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT6_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT6_SUM0_HELP,

(CIU_INT7_SUM0),21,Type=NCB,CIU,CIU_CIU_INT7_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT7_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT7_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT7_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT7_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT7_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT7_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT7_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT7_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT7_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT7_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT7_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT7_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT7_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT7_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT7_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT7_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT7_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT7_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT7_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT7_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT7_SUM0_HELP,

(CIU_INT8_SUM0),21,Type=NCB,CIU,CIU_CIU_INT8_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT8_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT8_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT8_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT8_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT8_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT8_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT8_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT8_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT8_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT8_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT8_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT8_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT8_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT8_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT8_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT8_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT8_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT8_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT8_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT8_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT8_SUM0_HELP,

(CIU_INT9_SUM0),21,Type=NCB,CIU,CIU_CIU_INT9_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT9_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT9_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT9_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT9_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT9_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT9_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT9_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT9_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT9_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT9_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT9_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT9_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT9_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT9_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT9_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT9_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT9_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT9_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT9_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT9_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT9_SUM0_HELP,

(CIU_INT10_SUM0),21,Type=NCB,CIU,CIU_CIU_INT10_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT10_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT10_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT10_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT10_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT10_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT10_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT10_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT10_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT10_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT10_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT10_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT10_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT10_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT10_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT10_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT10_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT10_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT10_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT10_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT10_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT10_SUM0_HELP,

(CIU_INT11_SUM0),21,Type=NCB,CIU,CIU_CIU_INT11_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT11_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT11_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT11_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT11_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT11_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT11_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT11_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT11_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT11_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT11_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT11_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT11_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT11_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT11_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT11_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT11_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT11_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT11_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT11_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT11_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT11_SUM0_HELP,

(CIU_INT12_SUM0),21,Type=NCB,CIU,CIU_CIU_INT12_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT12_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT12_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT12_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT12_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT12_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT12_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT12_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT12_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT12_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT12_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT12_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT12_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT12_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT12_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT12_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT12_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT12_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT12_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT12_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT12_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT12_SUM0_HELP,

(CIU_INT13_SUM0),21,Type=NCB,CIU,CIU_CIU_INT13_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT13_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT13_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT13_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT13_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT13_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT13_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT13_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT13_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT13_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT13_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT13_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT13_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT13_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT13_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT13_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT13_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT13_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT13_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT13_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT13_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT13_SUM0_HELP,

(CIU_INT14_SUM0),21,Type=NCB,CIU,CIU_CIU_INT14_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT14_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT14_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT14_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT14_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT14_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT14_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT14_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT14_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT14_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT14_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT14_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT14_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT14_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT14_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT14_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT14_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT14_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT14_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT14_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT14_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT14_SUM0_HELP,

(CIU_INT15_SUM0),21,Type=NCB,CIU,CIU_CIU_INT15_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT15_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT15_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT15_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT15_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT15_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT15_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT15_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT15_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT15_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT15_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT15_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT15_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT15_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT15_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT15_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT15_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT15_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT15_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT15_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT15_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT15_SUM0_HELP,

(CIU_INT16_SUM0),21,Type=NCB,CIU,CIU_CIU_INT16_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT16_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT16_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT16_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT16_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT16_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT16_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT16_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT16_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT16_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT16_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT16_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT16_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT16_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT16_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT16_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT16_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT16_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT16_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT16_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT16_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT16_SUM0_HELP,

(CIU_INT17_SUM0),21,Type=NCB,CIU,CIU_CIU_INT17_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT17_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT17_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT17_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT17_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT17_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT17_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT17_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT17_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT17_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT17_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT17_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT17_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT17_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT17_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT17_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT17_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT17_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT17_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT17_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT17_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT17_SUM0_HELP,

(CIU_INT18_SUM0),21,Type=NCB,CIU,CIU_CIU_INT18_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT18_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT18_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT18_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT18_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT18_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT18_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT18_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT18_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT18_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT18_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT18_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT18_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT18_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT18_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT18_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT18_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT18_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT18_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT18_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT18_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT18_SUM0_HELP,

(CIU_INT19_SUM0),21,Type=NCB,CIU,CIU_CIU_INT19_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT19_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT19_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT19_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT19_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT19_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT19_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT19_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT19_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT19_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT19_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT19_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT19_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT19_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT19_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT19_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT19_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT19_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT19_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT19_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT19_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT19_SUM0_HELP,

(CIU_INT20_SUM0),21,Type=NCB,CIU,CIU_CIU_INT20_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT20_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT20_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT20_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT20_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT20_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT20_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT20_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT20_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT20_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT20_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT20_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT20_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT20_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT20_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT20_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT20_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT20_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT20_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT20_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT20_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT20_SUM0_HELP,

(CIU_INT21_SUM0),21,Type=NCB,CIU,CIU_CIU_INT21_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT21_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT21_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT21_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT21_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT21_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT21_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT21_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT21_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT21_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT21_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT21_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT21_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT21_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT21_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT21_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT21_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT21_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT21_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT21_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT21_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT21_SUM0_HELP,

(CIU_INT22_SUM0),21,Type=NCB,CIU,CIU_CIU_INT22_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT22_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT22_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT22_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT22_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT22_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT22_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT22_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT22_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT22_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT22_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT22_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT22_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT22_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT22_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT22_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT22_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT22_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT22_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT22_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT22_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT22_SUM0_HELP,

(CIU_INT23_SUM0),21,Type=NCB,CIU,CIU_CIU_INT23_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT23_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT23_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT23_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT23_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT23_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT23_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT23_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT23_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT23_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT23_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT23_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT23_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT23_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT23_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT23_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT23_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT23_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT23_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT23_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT23_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT23_SUM0_HELP,

(CIU_INT32_SUM0),21,Type=NCB,CIU,CIU_CIU_INT32_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT32_SUM0_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT32_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT32_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT32_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT32_SUM0_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT32_SUM0_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT32_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT32_SUM0_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT32_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT32_SUM0_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT32_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT32_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT32_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT32_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT32_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT32_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT32_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT32_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=23,31,2,Hex,1,CIU_CIU_INT32_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT32_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT32_SUM0_HELP,

(CIU_INT0_SUM4),21,Type=NCB,CIU,CIU_CIU_INT0_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT0_SUM4_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT0_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT0_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT0_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT0_SUM4_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT0_SUM4_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT0_SUM4_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT0_SUM4_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT0_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT0_SUM4_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT0_SUM4_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT0_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT0_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT0_SUM4_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT0_SUM4_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT0_SUM4_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT0_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT0_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT0_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT0_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT0_SUM4_HELP,

(CIU_INT1_SUM4),21,Type=NCB,CIU,CIU_CIU_INT1_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT1_SUM4_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT1_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT1_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT1_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT1_SUM4_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT1_SUM4_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT1_SUM4_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT1_SUM4_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT1_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT1_SUM4_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT1_SUM4_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT1_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT1_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT1_SUM4_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT1_SUM4_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT1_SUM4_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT1_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT1_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT1_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT1_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT1_SUM4_HELP,

(CIU_INT2_SUM4),21,Type=NCB,CIU,CIU_CIU_INT2_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT2_SUM4_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT2_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT2_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT2_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT2_SUM4_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT2_SUM4_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT2_SUM4_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT2_SUM4_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT2_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT2_SUM4_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT2_SUM4_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT2_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT2_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT2_SUM4_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT2_SUM4_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT2_SUM4_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT2_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT2_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT2_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT2_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT2_SUM4_HELP,

(CIU_INT3_SUM4),21,Type=NCB,CIU,CIU_CIU_INT3_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT3_SUM4_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT3_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT3_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT3_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT3_SUM4_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT3_SUM4_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT3_SUM4_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT3_SUM4_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT3_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT3_SUM4_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT3_SUM4_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT3_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT3_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT3_SUM4_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT3_SUM4_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT3_SUM4_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT3_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT3_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT3_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT3_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT3_SUM4_HELP,

(CIU_INT4_SUM4),21,Type=NCB,CIU,CIU_CIU_INT4_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT4_SUM4_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT4_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT4_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT4_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT4_SUM4_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT4_SUM4_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT4_SUM4_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT4_SUM4_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT4_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT4_SUM4_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT4_SUM4_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT4_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT4_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT4_SUM4_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT4_SUM4_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT4_SUM4_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT4_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT4_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT4_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT4_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT4_SUM4_HELP,

(CIU_INT5_SUM4),21,Type=NCB,CIU,CIU_CIU_INT5_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT5_SUM4_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT5_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT5_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT5_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT5_SUM4_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT5_SUM4_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT5_SUM4_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT5_SUM4_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT5_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT5_SUM4_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT5_SUM4_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT5_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT5_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT5_SUM4_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT5_SUM4_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT5_SUM4_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT5_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT5_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT5_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT5_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT5_SUM4_HELP,

(CIU_INT6_SUM4),21,Type=NCB,CIU,CIU_CIU_INT6_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT6_SUM4_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT6_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT6_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT6_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT6_SUM4_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT6_SUM4_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT6_SUM4_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT6_SUM4_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT6_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT6_SUM4_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT6_SUM4_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT6_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT6_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT6_SUM4_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT6_SUM4_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT6_SUM4_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT6_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT6_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT6_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT6_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT6_SUM4_HELP,

(CIU_INT7_SUM4),21,Type=NCB,CIU,CIU_CIU_INT7_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT7_SUM4_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT7_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT7_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT7_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT7_SUM4_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT7_SUM4_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT7_SUM4_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT7_SUM4_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT7_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT7_SUM4_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT7_SUM4_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT7_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT7_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT7_SUM4_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT7_SUM4_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT7_SUM4_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT7_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT7_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT7_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT7_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT7_SUM4_HELP,

(CIU_INT8_SUM4),21,Type=NCB,CIU,CIU_CIU_INT8_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT8_SUM4_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT8_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT8_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT8_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT8_SUM4_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT8_SUM4_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT8_SUM4_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT8_SUM4_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT8_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT8_SUM4_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT8_SUM4_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT8_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT8_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT8_SUM4_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT8_SUM4_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT8_SUM4_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT8_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT8_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT8_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT8_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT8_SUM4_HELP,

(CIU_INT9_SUM4),21,Type=NCB,CIU,CIU_CIU_INT9_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT9_SUM4_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT9_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT9_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT9_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT9_SUM4_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT9_SUM4_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT9_SUM4_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT9_SUM4_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT9_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT9_SUM4_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT9_SUM4_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT9_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT9_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT9_SUM4_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT9_SUM4_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT9_SUM4_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT9_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT9_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT9_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT9_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT9_SUM4_HELP,

(CIU_INT10_SUM4),21,Type=NCB,CIU,CIU_CIU_INT10_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT10_SUM4_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT10_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT10_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT10_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT10_SUM4_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT10_SUM4_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT10_SUM4_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT10_SUM4_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT10_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT10_SUM4_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT10_SUM4_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT10_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT10_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT10_SUM4_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT10_SUM4_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT10_SUM4_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT10_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT10_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT10_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT10_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT10_SUM4_HELP,

(CIU_INT11_SUM4),21,Type=NCB,CIU,CIU_CIU_INT11_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT11_SUM4_HELP,
O,MII-MII Interface Interrupt,Enable,Disable,2,1,CIU_CIU_INT11_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT11_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT11_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT11_SUM4_HELP,
T,Reserved-Reserved,6,2,Hex,1,CIU_CIU_INT11_SUM4_HELP,
O,USB-USB Interrupt,Enable,Disable,8,1,CIU_CIU_INT11_SUM4_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT11_SUM4_HELP,
O,KEY_ZERO-Key Zeroization interrupt,Enable,Disable,13,1,CIU_CIU_INT11_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT11_SUM4_HELP,
T,GMX_DRP-GMX packet drop,15,2,Hex,1,CIU_CIU_INT11_SUM4_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT11_SUM4_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT11_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT11_SUM4_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT11_SUM4_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT11_SUM4_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT11_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT11_SUM4_HELP,
T,MBOX-Two mailbox interrupts for entries 0=11,31,2,Hex,1,CIU_CIU_INT11_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT11_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT11_SUM4_HELP,

(CIU_INT_SUM1),2,Type=NCB,CIU,CIU_CIU_INT_SUM1_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_INT_SUM1_HELP,
T,WDOG-12 watchdog interrupts,53,12,Hex,3,CIU_CIU_INT_SUM1_HELP,

(CIU_MBOX_CLR0),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR0_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR0_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR0_HELP,

(CIU_MBOX_CLR1),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR1_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR1_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR1_HELP,

(CIU_MBOX_CLR2),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR2_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR2_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR2_HELP,

(CIU_MBOX_CLR3),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR3_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR3_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR3_HELP,

(CIU_MBOX_CLR4),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR4_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR4_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR4_HELP,

(CIU_MBOX_CLR5),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR5_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR5_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR5_HELP,

(CIU_MBOX_CLR6),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR6_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR6_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR6_HELP,

(CIU_MBOX_CLR7),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR7_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR7_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR7_HELP,

(CIU_MBOX_CLR8),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR8_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR8_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR8_HELP,

(CIU_MBOX_CLR9),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR9_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR9_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR9_HELP,

(CIU_MBOX_CLR10),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR10_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR10_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR10_HELP,

(CIU_MBOX_CLR11),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR11_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR11_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR11_HELP,

(CIU_MBOX_SET0),2,Type=NCB,CIU,CIU_CIU_MBOX_SET0_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET0_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET0_HELP,

(CIU_MBOX_SET1),2,Type=NCB,CIU,CIU_CIU_MBOX_SET1_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET1_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET1_HELP,

(CIU_MBOX_SET2),2,Type=NCB,CIU,CIU_CIU_MBOX_SET2_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET2_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET2_HELP,

(CIU_MBOX_SET3),2,Type=NCB,CIU,CIU_CIU_MBOX_SET3_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET3_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET3_HELP,

(CIU_MBOX_SET4),2,Type=NCB,CIU,CIU_CIU_MBOX_SET4_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET4_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET4_HELP,

(CIU_MBOX_SET5),2,Type=NCB,CIU,CIU_CIU_MBOX_SET5_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET5_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET5_HELP,

(CIU_MBOX_SET6),2,Type=NCB,CIU,CIU_CIU_MBOX_SET6_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET6_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET6_HELP,

(CIU_MBOX_SET7),2,Type=NCB,CIU,CIU_CIU_MBOX_SET7_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET7_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET7_HELP,

(CIU_MBOX_SET8),2,Type=NCB,CIU,CIU_CIU_MBOX_SET8_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET8_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET8_HELP,

(CIU_MBOX_SET9),2,Type=NCB,CIU,CIU_CIU_MBOX_SET9_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET9_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET9_HELP,

(CIU_MBOX_SET10),2,Type=NCB,CIU,CIU_CIU_MBOX_SET10_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET10_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET10_HELP,

(CIU_MBOX_SET11),2,Type=NCB,CIU,CIU_CIU_MBOX_SET11_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET11_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET11_HELP,

(CIU_NMI),2,Type=NCB,CIU,CIU_CIU_NMI_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_NMI_HELP,
T,NMI-Send NMI pulse to PP vector,53,12,Hex,3,CIU_CIU_NMI_HELP,

(CIU_PCI_INTA),2,Type=NCB,CIU,CIU_CIU_PCI_INTA_HELP
T,Reserved-Reserved,1,62,Hex,16,CIU_CIU_PCI_INTA_HELP,
T,INTR-PCI interrupt,63,2,Hex,1,CIU_CIU_PCI_INTA_HELP,

(CIU_PP_DBG),2,Type=NCB,CIU,CIU_CIU_PP_DBG_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_PP_DBG_HELP,
T,PPDBG-Debug[DM] value for each PP,53,12,Hex,3,CIU_CIU_PP_DBG_HELP,

(CIU_PP_POKE0),1,Type=NCB,CIU,CIU_CIU_PP_POKE0_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE0_HELP,

(CIU_PP_POKE1),1,Type=NCB,CIU,CIU_CIU_PP_POKE1_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE1_HELP,

(CIU_PP_POKE2),1,Type=NCB,CIU,CIU_CIU_PP_POKE2_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE2_HELP,

(CIU_PP_POKE3),1,Type=NCB,CIU,CIU_CIU_PP_POKE3_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE3_HELP,

(CIU_PP_POKE4),1,Type=NCB,CIU,CIU_CIU_PP_POKE4_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE4_HELP,

(CIU_PP_POKE5),1,Type=NCB,CIU,CIU_CIU_PP_POKE5_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE5_HELP,

(CIU_PP_POKE6),1,Type=NCB,CIU,CIU_CIU_PP_POKE6_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE6_HELP,

(CIU_PP_POKE7),1,Type=NCB,CIU,CIU_CIU_PP_POKE7_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE7_HELP,

(CIU_PP_POKE8),1,Type=NCB,CIU,CIU_CIU_PP_POKE8_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE8_HELP,

(CIU_PP_POKE9),1,Type=NCB,CIU,CIU_CIU_PP_POKE9_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE9_HELP,

(CIU_PP_POKE10),1,Type=NCB,CIU,CIU_CIU_PP_POKE10_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE10_HELP,

(CIU_PP_POKE11),1,Type=NCB,CIU,CIU_CIU_PP_POKE11_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE11_HELP,

(CIU_PP_RST),3,Contains the reset control for each PP.  Value of '1' will hold a PP in reset '0' will release.,CIU,CIU_CIU_PP_RST_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_PP_RST_HELP,
T,RST-PP Rst for PP's 11=1,53,11,Hex,3,CIU_CIU_PP_RST_HELP,
O,RST0-PP Rst for PP0,Enable,Disable,64,1,CIU_CIU_PP_RST_HELP,

(CIU_QLM_DCOK),2,Type=NCB,CIU,CIU_CIU_QLM_DCOK_HELP
T,Reserved-Reserved,1,60,Hex,15,CIU_CIU_QLM_DCOK_HELP,
T,QLM_DCOK-Re=assert dcok for each QLM. The value in this,61,4,Hex,1,CIU_CIU_QLM_DCOK_HELP,

(CIU_QLM_JTGC),5,Type=NCB,CIU,CIU_CIU_QLM_JTGC_HELP
T,Reserved-Reserved,1,53,Hex,14,CIU_CIU_QLM_JTGC_HELP,
T,CLK_DIV-Clock divider for QLM JTAG operations.  eclk is,54,3,Hex,1,CIU_CIU_QLM_JTGC_HELP,
T,Reserved-Reserved,57,2,Hex,1,CIU_CIU_QLM_JTGC_HELP,
T,MUX_SEL-Selects which QLM JTAG shift out is shifted into,59,2,Hex,1,CIU_CIU_QLM_JTGC_HELP,
T,BYPASS-Selects which QLM JTAG shift chains are bypassed,61,4,Hex,1,CIU_CIU_QLM_JTGC_HELP,

(CIU_QLM_JTGD),8,Type=NCB,CIU,CIU_CIU_QLM_JTGD_HELP
O,CAPTURE-Perform JTAG capture operation (self=clearing when,Enable,Disable,1,1,CIU_CIU_QLM_JTGD_HELP,
O,SHIFT-Perform JTAG shift operation (self=clearing when,Enable,Disable,2,1,CIU_CIU_QLM_JTGD_HELP,
O,UPDATE-Perform JTAG update operation (self=clearing when,Enable,Disable,3,1,CIU_CIU_QLM_JTGD_HELP,
T,Reserved-Reserved,4,17,Hex,5,CIU_CIU_QLM_JTGD_HELP,
T,SELECT-Selects which QLM JTAG shift chains the JTAG,21,4,Hex,1,CIU_CIU_QLM_JTGD_HELP,
T,Reserved-Reserved,25,3,Hex,1,CIU_CIU_QLM_JTGD_HELP,
T,SHFT_CNT-QLM JTAG shift count (encoded in =1 notation),28,5,Hex,2,CIU_CIU_QLM_JTGD_HELP,
T,SHFT_REG-QLM JTAG shift register,33,32,Hex,8,CIU_CIU_QLM_JTGD_HELP,

(CIU_SOFT_BIST),2,Type=NCB,CIU,CIU_CIU_SOFT_BIST_HELP
T,Reserved-Reserved,1,63,Hex,16,CIU_CIU_SOFT_BIST_HELP,
O,SOFT_BIST-Run BIST on soft reset.,Enable,Disable,64,1,CIU_CIU_SOFT_BIST_HELP,

(CIU_SOFT_PRST),2,Type=NCB,CIU,CIU_CIU_SOFT_PRST_HELP
T,Reserved-Reserved,1,63,Hex,16,CIU_CIU_SOFT_PRST_HELP,
O,SOFT_PRST-Reset the PCI bus.  Only works when Octane is,Enable,Disable,64,1,CIU_CIU_SOFT_PRST_HELP,

(CIU_SOFT_PRST1),2,Type=NCB,CIU,CIU_CIU_SOFT_PRST1_HELP
T,Reserved-Reserved,1,63,Hex,16,CIU_CIU_SOFT_PRST1_HELP,
O,SOFT_PRST-Reset the PCI bus.  Only works when Octane is,Enable,Disable,64,1,CIU_CIU_SOFT_PRST1_HELP,

(CIU_SOFT_RST),2,Type=NCB,CIU,CIU_CIU_SOFT_RST_HELP
T,Reserved-Reserved,1,63,Hex,16,CIU_CIU_SOFT_RST_HELP,
O,SOFT_RST-Resets Octeon,Enable,Disable,64,1,CIU_CIU_SOFT_RST_HELP,

(CIU_TIM0),3,Type=NCB,CIU,CIU_CIU_TIM0_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM0_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM0_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM0_HELP,

(CIU_TIM1),3,Type=NCB,CIU,CIU_CIU_TIM1_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM1_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM1_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM1_HELP,

(CIU_TIM2),3,Type=NCB,CIU,CIU_CIU_TIM2_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM2_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM2_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM2_HELP,

(CIU_TIM3),3,Type=NCB,CIU,CIU_CIU_TIM3_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM3_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM3_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM3_HELP,

(CIU_WDOG0),7,Type=NCB,CIU,CIU_CIU_WDOG0_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG0_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG0_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG0_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG0_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG0_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG0_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG0_HELP,

(CIU_WDOG1),7,Type=NCB,CIU,CIU_CIU_WDOG1_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG1_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG1_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG1_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG1_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG1_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG1_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG1_HELP,

(CIU_WDOG2),7,Type=NCB,CIU,CIU_CIU_WDOG2_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG2_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG2_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG2_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG2_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG2_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG2_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG2_HELP,

(CIU_WDOG3),7,Type=NCB,CIU,CIU_CIU_WDOG3_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG3_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG3_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG3_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG3_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG3_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG3_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG3_HELP,

(CIU_WDOG4),7,Type=NCB,CIU,CIU_CIU_WDOG4_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG4_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG4_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG4_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG4_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG4_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG4_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG4_HELP,

(CIU_WDOG5),7,Type=NCB,CIU,CIU_CIU_WDOG5_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG5_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG5_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG5_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG5_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG5_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG5_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG5_HELP,

(CIU_WDOG6),7,Type=NCB,CIU,CIU_CIU_WDOG6_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG6_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG6_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG6_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG6_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG6_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG6_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG6_HELP,

(CIU_WDOG7),7,Type=NCB,CIU,CIU_CIU_WDOG7_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG7_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG7_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG7_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG7_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG7_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG7_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG7_HELP,

(CIU_WDOG8),7,Type=NCB,CIU,CIU_CIU_WDOG8_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG8_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG8_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG8_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG8_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG8_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG8_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG8_HELP,

(CIU_WDOG9),7,Type=NCB,CIU,CIU_CIU_WDOG9_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG9_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG9_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG9_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG9_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG9_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG9_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG9_HELP,

(CIU_WDOG10),7,Type=NCB,CIU,CIU_CIU_WDOG10_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG10_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG10_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG10_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG10_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG10_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG10_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG10_HELP,

(CIU_WDOG11),7,Type=NCB,CIU,CIU_CIU_WDOG11_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG11_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG11_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG11_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG11_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG11_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG11_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG11_HELP,

(FPA_BIST_STATUS),6,BIST Status of FPA Memories,FPA,FPA_FPA_BIST_STATUS_HELP
T,Reserved-Reserved,1,59,Hex,15,FPA_FPA_BIST_STATUS_HELP,
O,FRD-fpa_frd  memory bist status.,Enable,Disable,60,1,FPA_FPA_BIST_STATUS_HELP,
O,FPF0-fpa_fpf0 memory bist status.,Enable,Disable,61,1,FPA_FPA_BIST_STATUS_HELP,
O,FPF1-fpa_fpf1 memory bist status.,Enable,Disable,62,1,FPA_FPA_BIST_STATUS_HELP,
O,FFR-fpa_ffr  memory bist status.,Enable,Disable,63,1,FPA_FPA_BIST_STATUS_HELP,
O,FDR-fpa_fdr  memory bist status.,Enable,Disable,64,1,FPA_FPA_BIST_STATUS_HELP,

(FPA_CTL_STATUS),7,FPA's Control/Status Register,FPA,FPA_FPA_CTL_STATUS_HELP
T,Reserved-Reserved,1,46,Hex,12,FPA_FPA_CTL_STATUS_HELP,
O,RESET-When set causes a reset of the FPA with the,Enable,Disable,47,1,FPA_FPA_CTL_STATUS_HELP,
O,USE_LDT-When clear '0' the FPA will use LDT to load,Enable,Disable,48,1,FPA_FPA_CTL_STATUS_HELP,
O,USE_STT-When clear '0' the FPA will use STT to store,Enable,Disable,49,1,FPA_FPA_CTL_STATUS_HELP,
O,ENB-Must be set to 1 AFTER writing all config registers,Enable,Disable,50,1,FPA_FPA_CTL_STATUS_HELP,
T,MEM1_ERR-Causes a flip of the ECC bit associated 38:32,51,7,Hex,2,FPA_FPA_CTL_STATUS_HELP,
T,MEM0_ERR-Causes a flip of the ECC bit associated 38:32,58,7,Hex,2,FPA_FPA_CTL_STATUS_HELP,

(FPA_FPF1_MARKS),3,FPA_FPF1_MARKS = FPA's Queue 1 Free Page FIFO Read Write Marks,FPA,FPA_FPA_FPF1_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF1_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF1_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF1_MARKS_HELP,

(FPA_FPF2_MARKS),3,FPA_FPF1_MARKS = FPA's Queue 1 Free Page FIFO Read Write Marks,FPA,FPA_FPA_FPF2_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF2_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF2_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF2_MARKS_HELP,

(FPA_FPF3_MARKS),3,FPA_FPF1_MARKS = FPA's Queue 1 Free Page FIFO Read Write Marks,FPA,FPA_FPA_FPF3_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF3_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF3_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF3_MARKS_HELP,

(FPA_FPF4_MARKS),3,FPA_FPF1_MARKS = FPA's Queue 1 Free Page FIFO Read Write Marks,FPA,FPA_FPA_FPF4_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF4_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF4_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF4_MARKS_HELP,

(FPA_FPF5_MARKS),3,FPA_FPF1_MARKS = FPA's Queue 1 Free Page FIFO Read Write Marks,FPA,FPA_FPA_FPF5_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF5_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF5_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF5_MARKS_HELP,

(FPA_FPF6_MARKS),3,FPA_FPF1_MARKS = FPA's Queue 1 Free Page FIFO Read Write Marks,FPA,FPA_FPA_FPF6_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF6_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF6_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF6_MARKS_HELP,

(FPA_FPF7_MARKS),3,FPA_FPF1_MARKS = FPA's Queue 1 Free Page FIFO Read Write Marks,FPA,FPA_FPA_FPF7_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF7_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF7_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF7_MARKS_HELP,

(FPA_FPF1_SIZE),2,FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF1_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF1_SIZE_HELP,
T,FPF_SIZ-The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF1_SIZE_HELP,

(FPA_FPF2_SIZE),2,FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF2_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF2_SIZE_HELP,
T,FPF_SIZ-The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF2_SIZE_HELP,

(FPA_FPF3_SIZE),2,FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF3_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF3_SIZE_HELP,
T,FPF_SIZ-The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF3_SIZE_HELP,

(FPA_FPF4_SIZE),2,FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF4_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF4_SIZE_HELP,
T,FPF_SIZ-The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF4_SIZE_HELP,

(FPA_FPF5_SIZE),2,FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF5_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF5_SIZE_HELP,
T,FPF_SIZ-The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF5_SIZE_HELP,

(FPA_FPF6_SIZE),2,FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF6_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF6_SIZE_HELP,
T,FPF_SIZ-The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF6_SIZE_HELP,

(FPA_FPF7_SIZE),2,FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF7_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF7_SIZE_HELP,
T,FPF_SIZ-The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF7_SIZE_HELP,

(FPA_FPF0_MARKS),3,FPA's Queue 0 Free Page FIFO Read Write Marks,FPA,FPA_FPA_FPF0_MARKS_HELP
T,Reserved-Reserved,1,40,Hex,10,FPA_FPA_FPF0_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,41,12,Hex,3,FPA_FPA_FPF0_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,53,12,Hex,3,FPA_FPA_FPF0_MARKS_HELP,

(FPA_FPF0_SIZE),2,FPA's Queue 0 Free Page FIFO Size,FPA,FPA_FPA_FPF0_SIZE_HELP
T,Reserved-Reserved,1,52,Hex,13,FPA_FPA_FPF0_SIZE_HELP,
T,FPF_SIZ-The number of entries assigned in the FPA FIFO,53,12,Hex,3,FPA_FPA_FPF0_SIZE_HELP,

(FPA_INT_ENB),29,FPA's Interrupt Enable,FPA,FPA_FPA_INT_ENB_HELP
T,Reserved-Reserved,1,36,Hex,9,FPA_FPA_INT_ENB_HELP,
O,Q7_PERR-When set (1) and bit 27 of the FPA_INT_SUM,Enable,Disable,37,1,FPA_FPA_INT_ENB_HELP,
O,Q7_COFF-When set (1) and bit 26 of the FPA_INT_SUM,Enable,Disable,38,1,FPA_FPA_INT_ENB_HELP,
O,Q7_UND-When set (1) and bit 25 of the FPA_INT_SUM,Enable,Disable,39,1,FPA_FPA_INT_ENB_HELP,
O,Q6_PERR-When set (1) and bit 24 of the FPA_INT_SUM,Enable,Disable,40,1,FPA_FPA_INT_ENB_HELP,
O,Q6_COFF-When set (1) and bit 23 of the FPA_INT_SUM,Enable,Disable,41,1,FPA_FPA_INT_ENB_HELP,
O,Q6_UND-When set (1) and bit 22 of the FPA_INT_SUM,Enable,Disable,42,1,FPA_FPA_INT_ENB_HELP,
O,Q5_PERR-When set (1) and bit 21 of the FPA_INT_SUM,Enable,Disable,43,1,FPA_FPA_INT_ENB_HELP,
O,Q5_COFF-When set (1) and bit 20 of the FPA_INT_SUM,Enable,Disable,44,1,FPA_FPA_INT_ENB_HELP,
O,Q5_UND-When set (1) and bit 19 of the FPA_INT_SUM,Enable,Disable,45,1,FPA_FPA_INT_ENB_HELP,
O,Q4_PERR-When set (1) and bit 18 of the FPA_INT_SUM,Enable,Disable,46,1,FPA_FPA_INT_ENB_HELP,
O,Q4_COFF-When set (1) and bit 17 of the FPA_INT_SUM,Enable,Disable,47,1,FPA_FPA_INT_ENB_HELP,
O,Q4_UND-When set (1) and bit 16 of the FPA_INT_SUM,Enable,Disable,48,1,FPA_FPA_INT_ENB_HELP,
O,Q3_PERR-When set (1) and bit 15 of the FPA_INT_SUM,Enable,Disable,49,1,FPA_FPA_INT_ENB_HELP,
O,Q3_COFF-When set (1) and bit 14 of the FPA_INT_SUM,Enable,Disable,50,1,FPA_FPA_INT_ENB_HELP,
O,Q3_UND-When set (1) and bit 13 of the FPA_INT_SUM,Enable,Disable,51,1,FPA_FPA_INT_ENB_HELP,
O,Q2_PERR-When set (1) and bit 12 of the FPA_INT_SUM,Enable,Disable,52,1,FPA_FPA_INT_ENB_HELP,
O,Q2_COFF-When set (1) and bit 11 of the FPA_INT_SUM,Enable,Disable,53,1,FPA_FPA_INT_ENB_HELP,
O,Q2_UND-When set (1) and bit 10 of the FPA_INT_SUM,Enable,Disable,54,1,FPA_FPA_INT_ENB_HELP,
O,Q1_PERR-When set (1) and bit 9 of the FPA_INT_SUM,Enable,Disable,55,1,FPA_FPA_INT_ENB_HELP,
O,Q1_COFF-When set (1) and bit 8 of the FPA_INT_SUM,Enable,Disable,56,1,FPA_FPA_INT_ENB_HELP,
O,Q1_UND-When set (1) and bit 7 of the FPA_INT_SUM,Enable,Disable,57,1,FPA_FPA_INT_ENB_HELP,
O,Q0_PERR-When set (1) and bit 6 of the FPA_INT_SUM,Enable,Disable,58,1,FPA_FPA_INT_ENB_HELP,
O,Q0_COFF-When set (1) and bit 5 of the FPA_INT_SUM,Enable,Disable,59,1,FPA_FPA_INT_ENB_HELP,
O,Q0_UND-When set (1) and bit 4 of the FPA_INT_SUM,Enable,Disable,60,1,FPA_FPA_INT_ENB_HELP,
O,FED1_DBE-When set (1) and bit 3 of the FPA_INT_SUM,Enable,Disable,61,1,FPA_FPA_INT_ENB_HELP,
O,FED1_SBE-When set (1) and bit 2 of the FPA_INT_SUM,Enable,Disable,62,1,FPA_FPA_INT_ENB_HELP,
O,FED0_DBE-When set (1) and bit 1 of the FPA_INT_SUM,Enable,Disable,63,1,FPA_FPA_INT_ENB_HELP,
O,FED0_SBE-When set (1) and bit 0 of the FPA_INT_SUM,Enable,Disable,64,1,FPA_FPA_INT_ENB_HELP,

(FPA_INT_SUM),29,FPA's Interrupt Summary Register,FPA,FPA_FPA_INT_SUM_HELP
T,Reserved-Reserved,1,36,Hex,9,FPA_FPA_INT_SUM_HELP,
O,Q7_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,37,1,FPA_FPA_INT_SUM_HELP,
O,Q7_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,38,1,FPA_FPA_INT_SUM_HELP,
O,Q7_UND-Set when a Queue0 page count available goes,Enable,Disable,39,1,FPA_FPA_INT_SUM_HELP,
O,Q6_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,40,1,FPA_FPA_INT_SUM_HELP,
O,Q6_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,41,1,FPA_FPA_INT_SUM_HELP,
O,Q6_UND-Set when a Queue0 page count available goes,Enable,Disable,42,1,FPA_FPA_INT_SUM_HELP,
O,Q5_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,43,1,FPA_FPA_INT_SUM_HELP,
O,Q5_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,44,1,FPA_FPA_INT_SUM_HELP,
O,Q5_UND-Set when a Queue0 page count available goes,Enable,Disable,45,1,FPA_FPA_INT_SUM_HELP,
O,Q4_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,46,1,FPA_FPA_INT_SUM_HELP,
O,Q4_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,47,1,FPA_FPA_INT_SUM_HELP,
O,Q4_UND-Set when a Queue0 page count available goes,Enable,Disable,48,1,FPA_FPA_INT_SUM_HELP,
O,Q3_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,49,1,FPA_FPA_INT_SUM_HELP,
O,Q3_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,50,1,FPA_FPA_INT_SUM_HELP,
O,Q3_UND-Set when a Queue0 page count available goes,Enable,Disable,51,1,FPA_FPA_INT_SUM_HELP,
O,Q2_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,52,1,FPA_FPA_INT_SUM_HELP,
O,Q2_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,53,1,FPA_FPA_INT_SUM_HELP,
O,Q2_UND-Set when a Queue0 page count available goes,Enable,Disable,54,1,FPA_FPA_INT_SUM_HELP,
O,Q1_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,55,1,FPA_FPA_INT_SUM_HELP,
O,Q1_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,56,1,FPA_FPA_INT_SUM_HELP,
O,Q1_UND-Set when a Queue0 page count available goes,Enable,Disable,57,1,FPA_FPA_INT_SUM_HELP,
O,Q0_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,58,1,FPA_FPA_INT_SUM_HELP,
O,Q0_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,59,1,FPA_FPA_INT_SUM_HELP,
O,Q0_UND-Set when a Queue0 page count available goes,Enable,Disable,60,1,FPA_FPA_INT_SUM_HELP,
O,FED1_DBE-Set when a Double Bit Error is detected in FPF1.,Enable,Disable,61,1,FPA_FPA_INT_SUM_HELP,
O,FED1_SBE-Set when a Single Bit Error is detected in FPF1.,Enable,Disable,62,1,FPA_FPA_INT_SUM_HELP,
O,FED0_DBE-Set when a Double Bit Error is detected in FPF0.,Enable,Disable,63,1,FPA_FPA_INT_SUM_HELP,
O,FED0_SBE-Set when a Single Bit Error is detected in FPF0.,Enable,Disable,64,1,FPA_FPA_INT_SUM_HELP,

(FPA_QUE0_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE0_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE0_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE0_AVAILABLE_HELP,

(FPA_QUE1_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE1_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE1_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE1_AVAILABLE_HELP,

(FPA_QUE2_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE2_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE2_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE2_AVAILABLE_HELP,

(FPA_QUE3_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE3_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE3_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE3_AVAILABLE_HELP,

(FPA_QUE4_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE4_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE4_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE4_AVAILABLE_HELP,

(FPA_QUE5_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE5_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE5_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE5_AVAILABLE_HELP,

(FPA_QUE6_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE6_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE6_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE6_AVAILABLE_HELP,

(FPA_QUE7_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE7_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE7_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE7_AVAILABLE_HELP,

(FPA_QUE0_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE0_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE0_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE0_PAGE_INDEX_HELP,

(FPA_QUE1_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE1_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE1_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE1_PAGE_INDEX_HELP,

(FPA_QUE2_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE2_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE2_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE2_PAGE_INDEX_HELP,

(FPA_QUE3_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE3_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE3_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE3_PAGE_INDEX_HELP,

(FPA_QUE4_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE4_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE4_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE4_PAGE_INDEX_HELP,

(FPA_QUE5_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE5_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE5_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE5_PAGE_INDEX_HELP,

(FPA_QUE6_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE6_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE6_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE6_PAGE_INDEX_HELP,

(FPA_QUE7_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE7_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE7_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE7_PAGE_INDEX_HELP,

(FPA_QUE_ACT),3,FPA's Queue# Actual Page Index,FPA,FPA_FPA_QUE_ACT_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE_ACT_HELP,
T,ACT_QUE-FPA=queue=number read from memory.,36,3,Hex,1,FPA_FPA_QUE_ACT_HELP,
T,ACT_INDX-Page number read from memory.,39,26,Hex,7,FPA_FPA_QUE_ACT_HELP,

(FPA_QUE_EXP),3,FPA's Queue# Expected Page Index,FPA,FPA_FPA_QUE_EXP_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE_EXP_HELP,
T,EXP_QUE-Expected fpa=queue=number read from memory.,36,3,Hex,1,FPA_FPA_QUE_EXP_HELP,
T,EXP_INDX-Expected page number read from memory.,39,26,Hex,7,FPA_FPA_QUE_EXP_HELP,

(FPA_WART_CTL),2,FPA's WART Control,FPA,FPA_FPA_WART_CTL_HELP
T,Reserved-Reserved,1,48,Hex,12,FPA_FPA_WART_CTL_HELP,
T,CTL-Control information.,49,16,Hex,4,FPA_FPA_WART_CTL_HELP,

(FPA_WART_STATUS),2,FPA's WART Status,FPA,FPA_FPA_WART_STATUS_HELP
T,Reserved-Reserved,1,32,Hex,8,FPA_FPA_WART_STATUS_HELP,
T,STATUS-Status information.,33,32,Hex,8,FPA_FPA_WART_STATUS_HELP,

(GMX0_BAD_REG),7,A collection of things that have gone very very wrong,GMX,GMX_GMX0_BAD_REG_HELP
T,Reserved-Reserved,1,33,Hex,9,GMX_GMX0_BAD_REG_HELP,
T,INB_NXA-Inbound port > GMX_RX_PRTS,34,4,Hex,1,GMX_GMX0_BAD_REG_HELP,
O,STATOVR-TX Statistics overflow,Enable,Disable,38,1,GMX_GMX0_BAD_REG_HELP,
T,LOSTSTAT-TX Statistics data was over=written,39,4,Hex,1,GMX_GMX0_BAD_REG_HELP,
T,Reserved-Reserved,43,16,Hex,4,GMX_GMX0_BAD_REG_HELP,
T,OUT_OVR-Outbound data FIFO overflow (per port),59,4,Hex,1,GMX_GMX0_BAD_REG_HELP,
T,Reserved-Reserved,63,2,Hex,1,GMX_GMX0_BAD_REG_HELP,

(GMX1_BAD_REG),7,A collection of things that have gone very very wrong,GMX,GMX_GMX1_BAD_REG_HELP
T,Reserved-Reserved,1,33,Hex,9,GMX_GMX1_BAD_REG_HELP,
T,INB_NXA-Inbound port > GMX_RX_PRTS,34,4,Hex,1,GMX_GMX1_BAD_REG_HELP,
O,STATOVR-TX Statistics overflow,Enable,Disable,38,1,GMX_GMX1_BAD_REG_HELP,
T,LOSTSTAT-TX Statistics data was over=written,39,4,Hex,1,GMX_GMX1_BAD_REG_HELP,
T,Reserved-Reserved,43,16,Hex,4,GMX_GMX1_BAD_REG_HELP,
T,OUT_OVR-Outbound data FIFO overflow (per port),59,4,Hex,1,GMX_GMX1_BAD_REG_HELP,
T,Reserved-Reserved,63,2,Hex,1,GMX_GMX1_BAD_REG_HELP,

(GMX0_BIST),2,GMX BIST Results,GMX,GMX_GMX0_BIST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_BIST_HELP,
T,STATUS-BIST Results.,49,16,Hex,4,GMX_GMX0_BIST_HELP,

(GMX1_BIST),2,GMX BIST Results,GMX,GMX_GMX1_BIST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_BIST_HELP,
T,STATUS-BIST Results.,49,16,Hex,4,GMX_GMX1_BIST_HELP,

(GMX0_CLK_EN),2,DO NOT DOCUMENT THIS REGISTER - IT IS NOT OFFICIAL,GMX,GMX_GMX0_CLK_EN_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_CLK_EN_HELP,
O,CLK_EN-Force the clock enables on,Enable,Disable,64,1,GMX_GMX0_CLK_EN_HELP,

(GMX1_CLK_EN),2,DO NOT DOCUMENT THIS REGISTER - IT IS NOT OFFICIAL,GMX,GMX_GMX1_CLK_EN_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_CLK_EN_HELP,
O,CLK_EN-Force the clock enables on,Enable,Disable,64,1,GMX_GMX1_CLK_EN_HELP,

(GMX0_HG2_CONTROL),5,Type=RSL,GMX,GMX_GMX0_HG2_CONTROL_HELP
T,Reserved-Reserved,1,45,Hex,12,GMX_GMX0_HG2_CONTROL_HELP,
O,HG2TX_EN-Enable Transmission of HG2 phys and logl messages,Enable,Disable,46,1,GMX_GMX0_HG2_CONTROL_HELP,
O,HG2RX_EN-Enable extraction and processing of HG2 message,Enable,Disable,47,1,GMX_GMX0_HG2_CONTROL_HELP,
O,PHYS_EN-1 bit physical link pause enable for recevied,Enable,Disable,48,1,GMX_GMX0_HG2_CONTROL_HELP,
T,LOGL_EN-16 bit xof enables for recevied HiGig2 messages,49,16,Hex,4,GMX_GMX0_HG2_CONTROL_HELP,

(GMX1_HG2_CONTROL),5,Type=RSL,GMX,GMX_GMX1_HG2_CONTROL_HELP
T,Reserved-Reserved,1,45,Hex,12,GMX_GMX1_HG2_CONTROL_HELP,
O,HG2TX_EN-Enable Transmission of HG2 phys and logl messages,Enable,Disable,46,1,GMX_GMX1_HG2_CONTROL_HELP,
O,HG2RX_EN-Enable extraction and processing of HG2 message,Enable,Disable,47,1,GMX_GMX1_HG2_CONTROL_HELP,
O,PHYS_EN-1 bit physical link pause enable for recevied,Enable,Disable,48,1,GMX_GMX1_HG2_CONTROL_HELP,
T,LOGL_EN-16 bit xof enables for recevied HiGig2 messages,49,16,Hex,4,GMX_GMX1_HG2_CONTROL_HELP,

(GMX0_INF_MODE),7,Interface Mode,GMX,GMX_GMX0_INF_MODE_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX0_INF_MODE_HELP,
T,SPEED-Interface Speed,55,2,Hex,1,GMX_GMX0_INF_MODE_HELP,
T,Reserved-Reserved,57,2,Hex,1,GMX_GMX0_INF_MODE_HELP,
T,MODE-Interface Electrical Operating Mode,59,2,Hex,1,GMX_GMX0_INF_MODE_HELP,
T,Reserved-Reserved,61,2,Hex,1,GMX_GMX0_INF_MODE_HELP,
O,EN-Interface Enable,Enable,Disable,63,1,GMX_GMX0_INF_MODE_HELP,
O,TYPE-Interface Protocol Type,Enable,Disable,64,1,GMX_GMX0_INF_MODE_HELP,

(GMX1_INF_MODE),7,Interface Mode,GMX,GMX_GMX1_INF_MODE_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX1_INF_MODE_HELP,
T,SPEED-Interface Speed,55,2,Hex,1,GMX_GMX1_INF_MODE_HELP,
T,Reserved-Reserved,57,2,Hex,1,GMX_GMX1_INF_MODE_HELP,
T,MODE-Interface Electrical Operating Mode,59,2,Hex,1,GMX_GMX1_INF_MODE_HELP,
T,Reserved-Reserved,61,2,Hex,1,GMX_GMX1_INF_MODE_HELP,
O,EN-Interface Enable,Enable,Disable,63,1,GMX_GMX1_INF_MODE_HELP,
O,TYPE-Interface Protocol Type,Enable,Disable,64,1,GMX_GMX1_INF_MODE_HELP,

(GMX0_NXA_ADR),2,NXA Port Address,GMX,GMX_GMX0_NXA_ADR_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_NXA_ADR_HELP,
T,PRT-Logged address for NXA exceptions,59,6,Hex,2,GMX_GMX0_NXA_ADR_HELP,

(GMX1_NXA_ADR),2,NXA Port Address,GMX,GMX_GMX1_NXA_ADR_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_NXA_ADR_HELP,
T,PRT-Logged address for NXA exceptions,59,6,Hex,2,GMX_GMX1_NXA_ADR_HELP,

(GMX0_PRT000_CBFC_CTL),8,** HG2 message CSRs end,GMX,GMX_GMX0_PRT000_CBFC_CTL_HELP
T,PHYS_EN-Determines which ports will have physical,1,16,Hex,4,GMX_GMX0_PRT000_CBFC_CTL_HELP,
T,LOGL_EN-Determines which ports will have logical,17,16,Hex,4,GMX_GMX0_PRT000_CBFC_CTL_HELP,
T,PHYS_BP-When RX_EN is set and the HW is backpressuring any,33,16,Hex,4,GMX_GMX0_PRT000_CBFC_CTL_HELP,
T,Reserved-Reserved,49,12,Hex,3,GMX_GMX0_PRT000_CBFC_CTL_HELP,
O,BCK_EN-Forward CBFC Pause information to BP block,Enable,Disable,61,1,GMX_GMX0_PRT000_CBFC_CTL_HELP,
O,DRP_EN-Drop Control CBFC Pause Frames,Enable,Disable,62,1,GMX_GMX0_PRT000_CBFC_CTL_HELP,
O,TX_EN-When set allow for CBFC Pause Packets,Enable,Disable,63,1,GMX_GMX0_PRT000_CBFC_CTL_HELP,
O,RX_EN-When set allow for CBFC Pause Packets,Enable,Disable,64,1,GMX_GMX0_PRT000_CBFC_CTL_HELP,

(GMX1_PRT000_CBFC_CTL),8,** HG2 message CSRs end,GMX,GMX_GMX1_PRT000_CBFC_CTL_HELP
T,PHYS_EN-Determines which ports will have physical,1,16,Hex,4,GMX_GMX1_PRT000_CBFC_CTL_HELP,
T,LOGL_EN-Determines which ports will have logical,17,16,Hex,4,GMX_GMX1_PRT000_CBFC_CTL_HELP,
T,PHYS_BP-When RX_EN is set and the HW is backpressuring any,33,16,Hex,4,GMX_GMX1_PRT000_CBFC_CTL_HELP,
T,Reserved-Reserved,49,12,Hex,3,GMX_GMX1_PRT000_CBFC_CTL_HELP,
O,BCK_EN-Forward CBFC Pause information to BP block,Enable,Disable,61,1,GMX_GMX1_PRT000_CBFC_CTL_HELP,
O,DRP_EN-Drop Control CBFC Pause Frames,Enable,Disable,62,1,GMX_GMX1_PRT000_CBFC_CTL_HELP,
O,TX_EN-When set allow for CBFC Pause Packets,Enable,Disable,63,1,GMX_GMX1_PRT000_CBFC_CTL_HELP,
O,RX_EN-When set allow for CBFC Pause Packets,Enable,Disable,64,1,GMX_GMX1_PRT000_CBFC_CTL_HELP,

(GMX0_PRT000_CFG),10,Port description,GMX,GMX_GMX0_PRT000_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX0_PRT000_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX0_PRT000_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX0_PRT000_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX0_PRT000_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX0_PRT000_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX0_PRT000_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX0_PRT000_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX0_PRT000_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX0_PRT000_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX0_PRT000_CFG_HELP,

(GMX0_PRT001_CFG),10,Port description,GMX,GMX_GMX0_PRT001_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX0_PRT001_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX0_PRT001_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX0_PRT001_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX0_PRT001_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX0_PRT001_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX0_PRT001_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX0_PRT001_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX0_PRT001_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX0_PRT001_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX0_PRT001_CFG_HELP,

(GMX0_PRT002_CFG),10,Port description,GMX,GMX_GMX0_PRT002_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX0_PRT002_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX0_PRT002_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX0_PRT002_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX0_PRT002_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX0_PRT002_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX0_PRT002_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX0_PRT002_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX0_PRT002_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX0_PRT002_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX0_PRT002_CFG_HELP,

(GMX0_PRT003_CFG),10,Port description,GMX,GMX_GMX0_PRT003_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX0_PRT003_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX0_PRT003_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX0_PRT003_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX0_PRT003_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX0_PRT003_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX0_PRT003_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX0_PRT003_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX0_PRT003_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX0_PRT003_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX0_PRT003_CFG_HELP,

(GMX1_PRT000_CFG),10,Port description,GMX,GMX_GMX1_PRT000_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX1_PRT000_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX1_PRT000_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX1_PRT000_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX1_PRT000_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX1_PRT000_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX1_PRT000_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX1_PRT000_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX1_PRT000_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX1_PRT000_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX1_PRT000_CFG_HELP,

(GMX1_PRT001_CFG),10,Port description,GMX,GMX_GMX1_PRT001_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX1_PRT001_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX1_PRT001_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX1_PRT001_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX1_PRT001_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX1_PRT001_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX1_PRT001_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX1_PRT001_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX1_PRT001_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX1_PRT001_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX1_PRT001_CFG_HELP,

(GMX1_PRT002_CFG),10,Port description,GMX,GMX_GMX1_PRT002_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX1_PRT002_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX1_PRT002_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX1_PRT002_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX1_PRT002_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX1_PRT002_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX1_PRT002_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX1_PRT002_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX1_PRT002_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX1_PRT002_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX1_PRT002_CFG_HELP,

(GMX1_PRT003_CFG),10,Port description,GMX,GMX_GMX1_PRT003_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX1_PRT003_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX1_PRT003_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX1_PRT003_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX1_PRT003_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX1_PRT003_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX1_PRT003_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX1_PRT003_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX1_PRT003_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX1_PRT003_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX1_PRT003_CFG_HELP,

(GMX0_RX000_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM0_HELP,

(GMX0_RX001_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM0_HELP,

(GMX0_RX002_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM0_HELP,

(GMX0_RX003_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX003_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX003_ADR_CAM0_HELP,

(GMX1_RX000_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX000_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX000_ADR_CAM0_HELP,

(GMX1_RX001_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX001_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX001_ADR_CAM0_HELP,

(GMX1_RX002_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX002_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX002_ADR_CAM0_HELP,

(GMX1_RX003_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX003_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX003_ADR_CAM0_HELP,

(GMX0_RX000_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM1_HELP,

(GMX0_RX001_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM1_HELP,

(GMX0_RX002_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM1_HELP,

(GMX0_RX003_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX003_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX003_ADR_CAM1_HELP,

(GMX1_RX000_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX000_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX000_ADR_CAM1_HELP,

(GMX1_RX001_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX001_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX001_ADR_CAM1_HELP,

(GMX1_RX002_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX002_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX002_ADR_CAM1_HELP,

(GMX1_RX003_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX003_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX003_ADR_CAM1_HELP,

(GMX0_RX000_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM2_HELP,

(GMX0_RX001_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM2_HELP,

(GMX0_RX002_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM2_HELP,

(GMX0_RX003_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX003_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX003_ADR_CAM2_HELP,

(GMX1_RX000_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX000_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX000_ADR_CAM2_HELP,

(GMX1_RX001_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX001_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX001_ADR_CAM2_HELP,

(GMX1_RX002_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX002_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX002_ADR_CAM2_HELP,

(GMX1_RX003_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX003_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX003_ADR_CAM2_HELP,

(GMX0_RX000_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM3_HELP,

(GMX0_RX001_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM3_HELP,

(GMX0_RX002_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM3_HELP,

(GMX0_RX003_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX003_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX003_ADR_CAM3_HELP,

(GMX1_RX000_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX000_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX000_ADR_CAM3_HELP,

(GMX1_RX001_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX001_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX001_ADR_CAM3_HELP,

(GMX1_RX002_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX002_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX002_ADR_CAM3_HELP,

(GMX1_RX003_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX003_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX003_ADR_CAM3_HELP,

(GMX0_RX000_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM4_HELP,

(GMX0_RX001_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM4_HELP,

(GMX0_RX002_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM4_HELP,

(GMX0_RX003_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX003_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX003_ADR_CAM4_HELP,

(GMX1_RX000_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX000_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX000_ADR_CAM4_HELP,

(GMX1_RX001_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX001_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX001_ADR_CAM4_HELP,

(GMX1_RX002_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX002_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX002_ADR_CAM4_HELP,

(GMX1_RX003_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX003_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX003_ADR_CAM4_HELP,

(GMX0_RX000_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM5_HELP,

(GMX0_RX001_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM5_HELP,

(GMX0_RX002_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM5_HELP,

(GMX0_RX003_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX003_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX003_ADR_CAM5_HELP,

(GMX1_RX000_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX000_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX000_ADR_CAM5_HELP,

(GMX1_RX001_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX001_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX001_ADR_CAM5_HELP,

(GMX1_RX002_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX002_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX002_ADR_CAM5_HELP,

(GMX1_RX003_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX003_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX003_ADR_CAM5_HELP,

(GMX0_RX000_ADR_CAM_EN),2,Address Filtering Control Enable,GMX,GMX_GMX0_RX000_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_RX000_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX0_RX000_ADR_CAM_EN_HELP,

(GMX0_RX001_ADR_CAM_EN),2,Address Filtering Control Enable,GMX,GMX_GMX0_RX001_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_RX001_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX0_RX001_ADR_CAM_EN_HELP,

(GMX0_RX002_ADR_CAM_EN),2,Address Filtering Control Enable,GMX,GMX_GMX0_RX002_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_RX002_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX0_RX002_ADR_CAM_EN_HELP,

(GMX0_RX003_ADR_CAM_EN),2,Address Filtering Control Enable,GMX,GMX_GMX0_RX003_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_RX003_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX0_RX003_ADR_CAM_EN_HELP,

(GMX1_RX000_ADR_CAM_EN),2,Address Filtering Control Enable,GMX,GMX_GMX1_RX000_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_RX000_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX1_RX000_ADR_CAM_EN_HELP,

(GMX1_RX001_ADR_CAM_EN),2,Address Filtering Control Enable,GMX,GMX_GMX1_RX001_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_RX001_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX1_RX001_ADR_CAM_EN_HELP,

(GMX1_RX002_ADR_CAM_EN),2,Address Filtering Control Enable,GMX,GMX_GMX1_RX002_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_RX002_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX1_RX002_ADR_CAM_EN_HELP,

(GMX1_RX003_ADR_CAM_EN),2,Address Filtering Control Enable,GMX,GMX_GMX1_RX003_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_RX003_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX1_RX003_ADR_CAM_EN_HELP,

(GMX0_RX000_ADR_CTL),4,Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX000_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX0_RX000_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX0_RX000_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX0_RX000_ADR_CTL_HELP,

(GMX0_RX001_ADR_CTL),4,Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX001_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX0_RX001_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX0_RX001_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX0_RX001_ADR_CTL_HELP,

(GMX0_RX002_ADR_CTL),4,Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX002_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX0_RX002_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX0_RX002_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX0_RX002_ADR_CTL_HELP,

(GMX0_RX003_ADR_CTL),4,Address Filtering Control,GMX,GMX_GMX0_RX003_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX003_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX0_RX003_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX0_RX003_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX0_RX003_ADR_CTL_HELP,

(GMX1_RX000_ADR_CTL),4,Address Filtering Control,GMX,GMX_GMX1_RX000_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX000_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX1_RX000_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX1_RX000_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX1_RX000_ADR_CTL_HELP,

(GMX1_RX001_ADR_CTL),4,Address Filtering Control,GMX,GMX_GMX1_RX001_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX001_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX1_RX001_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX1_RX001_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX1_RX001_ADR_CTL_HELP,

(GMX1_RX002_ADR_CTL),4,Address Filtering Control,GMX,GMX_GMX1_RX002_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX002_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX1_RX002_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX1_RX002_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX1_RX002_ADR_CTL_HELP,

(GMX1_RX003_ADR_CTL),4,Address Filtering Control,GMX,GMX_GMX1_RX003_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX003_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX1_RX003_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX1_RX003_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX1_RX003_ADR_CTL_HELP,

(GMX0_RX000_DECISION),2,The byte count to decide when to accept or filter a packet,GMX,GMX_GMX0_RX000_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_RX000_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX0_RX000_DECISION_HELP,

(GMX0_RX001_DECISION),2,The byte count to decide when to accept or filter a packet,GMX,GMX_GMX0_RX001_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_RX001_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX0_RX001_DECISION_HELP,

(GMX0_RX002_DECISION),2,The byte count to decide when to accept or filter a packet,GMX,GMX_GMX0_RX002_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_RX002_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX0_RX002_DECISION_HELP,

(GMX0_RX003_DECISION),2,The byte count to decide when to accept or filter a packet,GMX,GMX_GMX0_RX003_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_RX003_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX0_RX003_DECISION_HELP,

(GMX1_RX000_DECISION),2,The byte count to decide when to accept or filter a packet,GMX,GMX_GMX1_RX000_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_RX000_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX1_RX000_DECISION_HELP,

(GMX1_RX001_DECISION),2,The byte count to decide when to accept or filter a packet,GMX,GMX_GMX1_RX001_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_RX001_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX1_RX001_DECISION_HELP,

(GMX1_RX002_DECISION),2,The byte count to decide when to accept or filter a packet,GMX,GMX_GMX1_RX002_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_RX002_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX1_RX002_DECISION_HELP,

(GMX1_RX003_DECISION),2,The byte count to decide when to accept or filter a packet,GMX,GMX_GMX1_RX003_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_RX003_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX1_RX003_DECISION_HELP,

(GMX0_RX000_FRM_CHK),9,Which frame errors will set the ERR bit of the frame,GMX,GMX_GMX0_RX000_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX000_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX000_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX0_RX000_FRM_CHK_HELP,

(GMX0_RX001_FRM_CHK),9,Which frame errors will set the ERR bit of the frame,GMX,GMX_GMX0_RX001_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX001_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX001_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX0_RX001_FRM_CHK_HELP,

(GMX0_RX002_FRM_CHK),9,Which frame errors will set the ERR bit of the frame,GMX,GMX_GMX0_RX002_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX002_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX002_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX0_RX002_FRM_CHK_HELP,

(GMX0_RX003_FRM_CHK),9,Which frame errors will set the ERR bit of the frame,GMX,GMX_GMX0_RX003_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX003_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX003_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX003_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX003_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX003_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX003_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX003_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX003_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX0_RX003_FRM_CHK_HELP,

(GMX1_RX000_FRM_CHK),9,Which frame errors will set the ERR bit of the frame,GMX,GMX_GMX1_RX000_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX000_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX000_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX000_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX000_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX000_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX000_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX000_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX000_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX1_RX000_FRM_CHK_HELP,

(GMX1_RX001_FRM_CHK),9,Which frame errors will set the ERR bit of the frame,GMX,GMX_GMX1_RX001_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX001_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX001_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX001_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX001_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX001_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX001_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX001_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX001_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX1_RX001_FRM_CHK_HELP,

(GMX1_RX002_FRM_CHK),9,Which frame errors will set the ERR bit of the frame,GMX,GMX_GMX1_RX002_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX002_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX002_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX002_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX002_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX002_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX002_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX002_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX002_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX1_RX002_FRM_CHK_HELP,

(GMX1_RX003_FRM_CHK),9,Which frame errors will set the ERR bit of the frame,GMX,GMX_GMX1_RX003_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX003_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX003_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX003_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX003_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX003_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX003_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX003_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX003_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX1_RX003_FRM_CHK_HELP,

(GMX0_RX000_FRM_CTL),11,Frame Control,GMX,GMX_GMX0_RX000_FRM_CTL_HELP
T,Reserved-Reserved,1,53,Hex,14,GMX_GMX0_RX000_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX0_RX000_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send PREAMBLE+SFD,Enable,Disable,64,1,GMX_GMX0_RX000_FRM_CTL_HELP,

(GMX0_RX001_FRM_CTL),11,Frame Control,GMX,GMX_GMX0_RX001_FRM_CTL_HELP
T,Reserved-Reserved,1,53,Hex,14,GMX_GMX0_RX001_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX0_RX001_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send PREAMBLE+SFD,Enable,Disable,64,1,GMX_GMX0_RX001_FRM_CTL_HELP,

(GMX0_RX002_FRM_CTL),11,Frame Control,GMX,GMX_GMX0_RX002_FRM_CTL_HELP
T,Reserved-Reserved,1,53,Hex,14,GMX_GMX0_RX002_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX0_RX002_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send PREAMBLE+SFD,Enable,Disable,64,1,GMX_GMX0_RX002_FRM_CTL_HELP,

(GMX0_RX003_FRM_CTL),11,Frame Control,GMX,GMX_GMX0_RX003_FRM_CTL_HELP
T,Reserved-Reserved,1,53,Hex,14,GMX_GMX0_RX003_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX0_RX003_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send PREAMBLE+SFD,Enable,Disable,64,1,GMX_GMX0_RX003_FRM_CTL_HELP,

(GMX1_RX000_FRM_CTL),11,Frame Control,GMX,GMX_GMX1_RX000_FRM_CTL_HELP
T,Reserved-Reserved,1,53,Hex,14,GMX_GMX1_RX000_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX1_RX000_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send PREAMBLE+SFD,Enable,Disable,64,1,GMX_GMX1_RX000_FRM_CTL_HELP,

(GMX1_RX001_FRM_CTL),11,Frame Control,GMX,GMX_GMX1_RX001_FRM_CTL_HELP
T,Reserved-Reserved,1,53,Hex,14,GMX_GMX1_RX001_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX1_RX001_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send PREAMBLE+SFD,Enable,Disable,64,1,GMX_GMX1_RX001_FRM_CTL_HELP,

(GMX1_RX002_FRM_CTL),11,Frame Control,GMX,GMX_GMX1_RX002_FRM_CTL_HELP
T,Reserved-Reserved,1,53,Hex,14,GMX_GMX1_RX002_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX1_RX002_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send PREAMBLE+SFD,Enable,Disable,64,1,GMX_GMX1_RX002_FRM_CTL_HELP,

(GMX1_RX003_FRM_CTL),11,Frame Control,GMX,GMX_GMX1_RX003_FRM_CTL_HELP
T,Reserved-Reserved,1,53,Hex,14,GMX_GMX1_RX003_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX1_RX003_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send PREAMBLE+SFD,Enable,Disable,64,1,GMX_GMX1_RX003_FRM_CTL_HELP,

(GMX0_RX000_IFG),2,RX Min IFG,GMX,GMX_GMX0_RX000_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX000_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX0_RX000_IFG_HELP,

(GMX0_RX001_IFG),2,RX Min IFG,GMX,GMX_GMX0_RX001_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX001_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX0_RX001_IFG_HELP,

(GMX0_RX002_IFG),2,RX Min IFG,GMX,GMX_GMX0_RX002_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX002_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX0_RX002_IFG_HELP,

(GMX0_RX003_IFG),2,RX Min IFG,GMX,GMX_GMX0_RX003_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX003_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX0_RX003_IFG_HELP,

(GMX1_RX000_IFG),2,RX Min IFG,GMX,GMX_GMX1_RX000_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX000_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX1_RX000_IFG_HELP,

(GMX1_RX001_IFG),2,RX Min IFG,GMX,GMX_GMX1_RX001_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX001_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX1_RX001_IFG_HELP,

(GMX1_RX002_IFG),2,RX Min IFG,GMX,GMX_GMX1_RX002_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX002_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX1_RX002_IFG_HELP,

(GMX1_RX003_IFG),2,RX Min IFG,GMX,GMX_GMX1_RX003_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX003_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX1_RX003_IFG_HELP,

(GMX0_RX000_INT_EN),27,Interrupt Enable,GMX,GMX_GMX0_RX000_INT_EN_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX0_RX000_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX0_RX000_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX0_RX000_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX000_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX000_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX000_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX000_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX000_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX000_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX000_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX000_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX000_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX000_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX000_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX000_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX000_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX000_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX000_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX000_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX000_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX000_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX000_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX000_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX000_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX000_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX000_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX0_RX000_INT_EN_HELP,

(GMX0_RX001_INT_EN),27,Interrupt Enable,GMX,GMX_GMX0_RX001_INT_EN_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX0_RX001_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX0_RX001_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX0_RX001_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX001_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX001_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX001_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX001_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX001_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX001_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX001_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX001_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX001_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX001_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX001_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX001_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX001_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX001_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX001_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX001_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX001_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX001_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX001_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX001_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX001_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX001_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX001_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX0_RX001_INT_EN_HELP,

(GMX0_RX002_INT_EN),27,Interrupt Enable,GMX,GMX_GMX0_RX002_INT_EN_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX0_RX002_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX0_RX002_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX0_RX002_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX002_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX002_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX002_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX002_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX002_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX002_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX002_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX002_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX002_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX002_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX002_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX002_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX002_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX002_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX002_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX002_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX002_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX002_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX002_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX002_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX002_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX002_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX002_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX0_RX002_INT_EN_HELP,

(GMX0_RX003_INT_EN),27,Interrupt Enable,GMX,GMX_GMX0_RX003_INT_EN_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX0_RX003_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX0_RX003_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX0_RX003_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX003_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX003_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX003_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX003_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX003_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX003_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX003_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX003_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX003_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX003_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX003_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX003_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX003_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX003_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX003_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX003_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX003_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX003_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX003_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX003_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX003_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX003_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX003_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX0_RX003_INT_EN_HELP,

(GMX1_RX000_INT_EN),27,Interrupt Enable,GMX,GMX_GMX1_RX000_INT_EN_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX1_RX000_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX1_RX000_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX1_RX000_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX000_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX000_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX000_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX000_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX000_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX000_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX000_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX000_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX000_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX000_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX000_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX000_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX000_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX000_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX000_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX000_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX000_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX000_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX000_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX000_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX000_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX000_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX000_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX1_RX000_INT_EN_HELP,

(GMX1_RX001_INT_EN),27,Interrupt Enable,GMX,GMX_GMX1_RX001_INT_EN_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX1_RX001_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX1_RX001_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX1_RX001_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX001_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX001_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX001_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX001_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX001_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX001_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX001_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX001_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX001_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX001_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX001_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX001_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX001_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX001_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX001_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX001_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX001_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX001_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX001_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX001_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX001_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX001_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX001_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX1_RX001_INT_EN_HELP,

(GMX1_RX002_INT_EN),27,Interrupt Enable,GMX,GMX_GMX1_RX002_INT_EN_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX1_RX002_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX1_RX002_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX1_RX002_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX002_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX002_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX002_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX002_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX002_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX002_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX002_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX002_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX002_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX002_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX002_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX002_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX002_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX002_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX002_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX002_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX002_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX002_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX002_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX002_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX002_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX002_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX002_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX1_RX002_INT_EN_HELP,

(GMX1_RX003_INT_EN),27,Interrupt Enable,GMX,GMX_GMX1_RX003_INT_EN_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX1_RX003_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX1_RX003_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX1_RX003_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX003_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX003_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX003_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX003_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX003_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX003_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX003_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX003_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX003_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX003_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX003_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX003_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX003_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX003_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX003_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX003_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX003_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX003_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX003_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX003_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX003_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX003_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX003_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX1_RX003_INT_EN_HELP,

(GMX0_RX000_INT_REG),27,Interrupt Register,GMX,GMX_GMX0_RX000_INT_REG_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX0_RX000_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX0_RX000_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX0_RX000_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX000_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX000_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX000_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX000_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX000_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX000_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX000_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX000_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX000_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX000_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX000_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX000_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX000_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX000_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX000_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX000_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX000_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX000_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX000_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX000_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX000_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX000_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX000_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX0_RX000_INT_REG_HELP,

(GMX0_RX001_INT_REG),27,Interrupt Register,GMX,GMX_GMX0_RX001_INT_REG_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX0_RX001_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX0_RX001_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX0_RX001_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX001_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX001_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX001_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX001_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX001_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX001_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX001_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX001_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX001_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX001_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX001_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX001_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX001_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX001_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX001_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX001_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX001_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX001_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX001_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX001_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX001_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX001_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX001_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX0_RX001_INT_REG_HELP,

(GMX0_RX002_INT_REG),27,Interrupt Register,GMX,GMX_GMX0_RX002_INT_REG_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX0_RX002_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX0_RX002_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX0_RX002_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX002_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX002_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX002_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX002_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX002_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX002_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX002_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX002_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX002_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX002_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX002_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX002_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX002_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX002_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX002_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX002_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX002_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX002_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX002_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX002_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX002_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX002_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX002_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX0_RX002_INT_REG_HELP,

(GMX0_RX003_INT_REG),27,Interrupt Register,GMX,GMX_GMX0_RX003_INT_REG_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX0_RX003_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX0_RX003_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX0_RX003_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX003_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX003_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX003_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX003_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX003_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX003_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX003_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX003_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX003_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX003_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX003_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX003_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX003_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX003_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX003_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX003_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX003_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX003_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX003_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX003_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX003_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX003_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX003_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX0_RX003_INT_REG_HELP,

(GMX1_RX000_INT_REG),27,Interrupt Register,GMX,GMX_GMX1_RX000_INT_REG_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX1_RX000_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX1_RX000_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX1_RX000_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX000_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX000_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX000_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX000_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX000_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX000_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX000_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX000_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX000_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX000_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX000_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX000_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX000_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX000_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX000_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX000_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX000_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX000_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX000_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX000_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX000_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX000_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX000_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX1_RX000_INT_REG_HELP,

(GMX1_RX001_INT_REG),27,Interrupt Register,GMX,GMX_GMX1_RX001_INT_REG_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX1_RX001_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX1_RX001_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX1_RX001_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX001_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX001_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX001_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX001_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX001_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX001_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX001_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX001_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX001_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX001_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX001_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX001_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX001_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX001_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX001_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX001_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX001_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX001_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX001_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX001_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX001_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX001_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX001_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX1_RX001_INT_REG_HELP,

(GMX1_RX002_INT_REG),27,Interrupt Register,GMX,GMX_GMX1_RX002_INT_REG_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX1_RX002_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX1_RX002_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX1_RX002_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX002_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX002_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX002_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX002_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX002_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX002_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX002_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX002_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX002_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX002_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX002_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX002_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX002_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX002_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX002_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX002_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX002_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX002_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX002_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX002_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX002_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX002_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX002_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX1_RX002_INT_REG_HELP,

(GMX1_RX003_INT_REG),27,Interrupt Register,GMX,GMX_GMX1_RX003_INT_REG_HELP
T,Reserved-Reserved,1,35,Hex,9,GMX_GMX1_RX003_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX1_RX003_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX1_RX003_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX003_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX003_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX003_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX003_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX003_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX003_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX003_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX003_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX003_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX003_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX003_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX003_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX003_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX003_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX003_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX003_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX003_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX003_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX003_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX003_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX003_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX003_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX003_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX1_RX003_INT_REG_HELP,

(GMX0_RX000_JABBER),2,The max size packet after which GMX will truncate,GMX,GMX_GMX0_RX000_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX000_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX0_RX000_JABBER_HELP,

(GMX0_RX001_JABBER),2,The max size packet after which GMX will truncate,GMX,GMX_GMX0_RX001_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX001_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX0_RX001_JABBER_HELP,

(GMX0_RX002_JABBER),2,The max size packet after which GMX will truncate,GMX,GMX_GMX0_RX002_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX002_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX0_RX002_JABBER_HELP,

(GMX0_RX003_JABBER),2,The max size packet after which GMX will truncate,GMX,GMX_GMX0_RX003_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX003_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX0_RX003_JABBER_HELP,

(GMX1_RX000_JABBER),2,The max size packet after which GMX will truncate,GMX,GMX_GMX1_RX000_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX000_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX1_RX000_JABBER_HELP,

(GMX1_RX001_JABBER),2,The max size packet after which GMX will truncate,GMX,GMX_GMX1_RX001_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX001_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX1_RX001_JABBER_HELP,

(GMX1_RX002_JABBER),2,The max size packet after which GMX will truncate,GMX,GMX_GMX1_RX002_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX002_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX1_RX002_JABBER_HELP,

(GMX1_RX003_JABBER),2,The max size packet after which GMX will truncate,GMX,GMX_GMX1_RX003_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX003_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX1_RX003_JABBER_HELP,

(GMX0_RX000_PAUSE_DROP_TIME),2,The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition,GMX,GMX_GMX0_RX000_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX000_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX0_RX000_PAUSE_DROP_TIME_HELP,

(GMX0_RX001_PAUSE_DROP_TIME),2,The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition,GMX,GMX_GMX0_RX001_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX001_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX0_RX001_PAUSE_DROP_TIME_HELP,

(GMX0_RX002_PAUSE_DROP_TIME),2,The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition,GMX,GMX_GMX0_RX002_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX002_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX0_RX002_PAUSE_DROP_TIME_HELP,

(GMX0_RX003_PAUSE_DROP_TIME),2,The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition,GMX,GMX_GMX0_RX003_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX003_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX0_RX003_PAUSE_DROP_TIME_HELP,

(GMX1_RX000_PAUSE_DROP_TIME),2,The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition,GMX,GMX_GMX1_RX000_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX000_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX1_RX000_PAUSE_DROP_TIME_HELP,

(GMX1_RX001_PAUSE_DROP_TIME),2,The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition,GMX,GMX_GMX1_RX001_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX001_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX1_RX001_PAUSE_DROP_TIME_HELP,

(GMX1_RX002_PAUSE_DROP_TIME),2,The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition,GMX,GMX_GMX1_RX002_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX002_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX1_RX002_PAUSE_DROP_TIME_HELP,

(GMX1_RX003_PAUSE_DROP_TIME),2,The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition,GMX,GMX_GMX1_RX003_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX003_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX1_RX003_PAUSE_DROP_TIME_HELP,

(GMX0_RX000_STATS_CTL),2,RX Stats Control register,GMX,GMX_GMX0_RX000_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_RX000_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_RX000_STATS_CTL_HELP,

(GMX0_RX001_STATS_CTL),2,RX Stats Control register,GMX,GMX_GMX0_RX001_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_RX001_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_RX001_STATS_CTL_HELP,

(GMX0_RX002_STATS_CTL),2,RX Stats Control register,GMX,GMX_GMX0_RX002_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_RX002_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_RX002_STATS_CTL_HELP,

(GMX0_RX003_STATS_CTL),2,RX Stats Control register,GMX,GMX_GMX0_RX003_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_RX003_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_RX003_STATS_CTL_HELP,

(GMX1_RX000_STATS_CTL),2,RX Stats Control register,GMX,GMX_GMX1_RX000_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_RX000_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_RX000_STATS_CTL_HELP,

(GMX1_RX001_STATS_CTL),2,RX Stats Control register,GMX,GMX_GMX1_RX001_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_RX001_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_RX001_STATS_CTL_HELP,

(GMX1_RX002_STATS_CTL),2,RX Stats Control register,GMX,GMX_GMX1_RX002_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_RX002_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_RX002_STATS_CTL_HELP,

(GMX1_RX003_STATS_CTL),2,RX Stats Control register,GMX,GMX_GMX1_RX003_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_RX003_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_RX003_STATS_CTL_HELP,

(GMX0_RX000_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX000_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX0_RX000_STATS_OCTS_HELP,

(GMX0_RX001_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX001_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX0_RX001_STATS_OCTS_HELP,

(GMX0_RX002_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX002_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX0_RX002_STATS_OCTS_HELP,

(GMX0_RX003_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX003_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX0_RX003_STATS_OCTS_HELP,

(GMX1_RX000_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX000_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX1_RX000_STATS_OCTS_HELP,

(GMX1_RX001_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX001_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX1_RX001_STATS_OCTS_HELP,

(GMX1_RX002_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX002_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX1_RX002_STATS_OCTS_HELP,

(GMX1_RX003_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX003_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX1_RX003_STATS_OCTS_HELP,

(GMX0_RX000_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX000_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX0_RX000_STATS_OCTS_CTL_HELP,

(GMX0_RX001_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX001_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX0_RX001_STATS_OCTS_CTL_HELP,

(GMX0_RX002_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX002_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX0_RX002_STATS_OCTS_CTL_HELP,

(GMX0_RX003_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX003_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX0_RX003_STATS_OCTS_CTL_HELP,

(GMX1_RX000_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX000_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX1_RX000_STATS_OCTS_CTL_HELP,

(GMX1_RX001_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX001_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX1_RX001_STATS_OCTS_CTL_HELP,

(GMX1_RX002_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX002_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX1_RX002_STATS_OCTS_CTL_HELP,

(GMX1_RX003_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX003_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX1_RX003_STATS_OCTS_CTL_HELP,

(GMX0_RX000_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX000_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX0_RX000_STATS_OCTS_DMAC_HELP,

(GMX0_RX001_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX001_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX0_RX001_STATS_OCTS_DMAC_HELP,

(GMX0_RX002_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX002_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX0_RX002_STATS_OCTS_DMAC_HELP,

(GMX0_RX003_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX003_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX0_RX003_STATS_OCTS_DMAC_HELP,

(GMX1_RX000_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX000_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX1_RX000_STATS_OCTS_DMAC_HELP,

(GMX1_RX001_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX001_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX1_RX001_STATS_OCTS_DMAC_HELP,

(GMX1_RX002_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX002_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX1_RX002_STATS_OCTS_DMAC_HELP,

(GMX1_RX003_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX003_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX1_RX003_STATS_OCTS_DMAC_HELP,

(GMX0_RX000_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX000_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX0_RX000_STATS_OCTS_DRP_HELP,

(GMX0_RX001_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX001_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX0_RX001_STATS_OCTS_DRP_HELP,

(GMX0_RX002_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX002_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX0_RX002_STATS_OCTS_DRP_HELP,

(GMX0_RX003_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX003_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX0_RX003_STATS_OCTS_DRP_HELP,

(GMX1_RX000_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX000_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX1_RX000_STATS_OCTS_DRP_HELP,

(GMX1_RX001_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX001_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX1_RX001_STATS_OCTS_DRP_HELP,

(GMX1_RX002_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX002_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX1_RX002_STATS_OCTS_DRP_HELP,

(GMX1_RX003_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX003_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX1_RX003_STATS_OCTS_DRP_HELP,

(GMX0_RX000_STATS_PKTS),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_HELP,

(GMX0_RX001_STATS_PKTS),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_HELP,

(GMX0_RX002_STATS_PKTS),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_HELP,

(GMX0_RX003_STATS_PKTS),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_HELP,

(GMX1_RX000_STATS_PKTS),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_HELP,

(GMX1_RX001_STATS_PKTS),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_HELP,

(GMX1_RX002_STATS_PKTS),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_HELP,

(GMX1_RX003_STATS_PKTS),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_HELP,

(GMX0_RX000_STATS_PKTS_BAD),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_BAD_HELP,

(GMX0_RX001_STATS_PKTS_BAD),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_BAD_HELP,

(GMX0_RX002_STATS_PKTS_BAD),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_BAD_HELP,

(GMX0_RX003_STATS_PKTS_BAD),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_BAD_HELP,

(GMX1_RX000_STATS_PKTS_BAD),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_BAD_HELP,

(GMX1_RX001_STATS_PKTS_BAD),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_BAD_HELP,

(GMX1_RX002_STATS_PKTS_BAD),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_BAD_HELP,

(GMX1_RX003_STATS_PKTS_BAD),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_BAD_HELP,

(GMX0_RX000_STATS_PKTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_CTL_HELP,

(GMX0_RX001_STATS_PKTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_CTL_HELP,

(GMX0_RX002_STATS_PKTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_CTL_HELP,

(GMX0_RX003_STATS_PKTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_CTL_HELP,

(GMX1_RX000_STATS_PKTS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_CTL_HELP,

(GMX1_RX001_STATS_PKTS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_CTL_HELP,

(GMX1_RX002_STATS_PKTS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_CTL_HELP,

(GMX1_RX003_STATS_PKTS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_CTL_HELP,

(GMX0_RX000_STATS_PKTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_DMAC_HELP,

(GMX0_RX001_STATS_PKTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_DMAC_HELP,

(GMX0_RX002_STATS_PKTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_DMAC_HELP,

(GMX0_RX003_STATS_PKTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_DMAC_HELP,

(GMX1_RX000_STATS_PKTS_DMAC),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_DMAC_HELP,

(GMX1_RX001_STATS_PKTS_DMAC),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_DMAC_HELP,

(GMX1_RX002_STATS_PKTS_DMAC),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_DMAC_HELP,

(GMX1_RX003_STATS_PKTS_DMAC),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_DMAC_HELP,

(GMX0_RX000_STATS_PKTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_DRP_HELP,

(GMX0_RX001_STATS_PKTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_DRP_HELP,

(GMX0_RX002_STATS_PKTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_DRP_HELP,

(GMX0_RX003_STATS_PKTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_DRP_HELP,

(GMX1_RX000_STATS_PKTS_DRP),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_DRP_HELP,

(GMX1_RX001_STATS_PKTS_DRP),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_DRP_HELP,

(GMX1_RX002_STATS_PKTS_DRP),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_DRP_HELP,

(GMX1_RX003_STATS_PKTS_DRP),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_DRP_HELP,

(GMX0_RX000_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,GMX,GMX_GMX0_RX000_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX000_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX0_RX000_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX0_RX000_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX0_RX000_UDD_SKP_HELP,

(GMX0_RX001_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,GMX,GMX_GMX0_RX001_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX001_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX0_RX001_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX0_RX001_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX0_RX001_UDD_SKP_HELP,

(GMX0_RX002_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,GMX,GMX_GMX0_RX002_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX002_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX0_RX002_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX0_RX002_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX0_RX002_UDD_SKP_HELP,

(GMX0_RX003_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,GMX,GMX_GMX0_RX003_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX003_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX0_RX003_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX0_RX003_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX0_RX003_UDD_SKP_HELP,

(GMX1_RX000_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,GMX,GMX_GMX1_RX000_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX000_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX1_RX000_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX1_RX000_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX1_RX000_UDD_SKP_HELP,

(GMX1_RX001_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,GMX,GMX_GMX1_RX001_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX001_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX1_RX001_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX1_RX001_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX1_RX001_UDD_SKP_HELP,

(GMX1_RX002_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,GMX,GMX_GMX1_RX002_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX002_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX1_RX002_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX1_RX002_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX1_RX002_UDD_SKP_HELP,

(GMX1_RX003_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,GMX,GMX_GMX1_RX003_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX003_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX1_RX003_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX1_RX003_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX1_RX003_UDD_SKP_HELP,

(GMX0_RX_BP_DROP000),2,FIFO mark for packet drop,GMX,GMX_GMX0_RX_BP_DROP000_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_DROP000_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX0_RX_BP_DROP000_HELP,

(GMX0_RX_BP_DROP001),2,FIFO mark for packet drop,GMX,GMX_GMX0_RX_BP_DROP001_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_DROP001_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX0_RX_BP_DROP001_HELP,

(GMX0_RX_BP_DROP002),2,FIFO mark for packet drop,GMX,GMX_GMX0_RX_BP_DROP002_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_DROP002_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX0_RX_BP_DROP002_HELP,

(GMX0_RX_BP_DROP003),2,FIFO mark for packet drop,GMX,GMX_GMX0_RX_BP_DROP003_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_DROP003_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX0_RX_BP_DROP003_HELP,

(GMX1_RX_BP_DROP000),2,FIFO mark for packet drop,GMX,GMX_GMX1_RX_BP_DROP000_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_DROP000_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX1_RX_BP_DROP000_HELP,

(GMX1_RX_BP_DROP001),2,FIFO mark for packet drop,GMX,GMX_GMX1_RX_BP_DROP001_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_DROP001_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX1_RX_BP_DROP001_HELP,

(GMX1_RX_BP_DROP002),2,FIFO mark for packet drop,GMX,GMX_GMX1_RX_BP_DROP002_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_DROP002_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX1_RX_BP_DROP002_HELP,

(GMX1_RX_BP_DROP003),2,FIFO mark for packet drop,GMX,GMX_GMX1_RX_BP_DROP003_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_DROP003_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX1_RX_BP_DROP003_HELP,

(GMX0_RX_BP_OFF000),2,Lowater mark for packet drop,GMX,GMX_GMX0_RX_BP_OFF000_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_OFF000_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX0_RX_BP_OFF000_HELP,

(GMX0_RX_BP_OFF001),2,Lowater mark for packet drop,GMX,GMX_GMX0_RX_BP_OFF001_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_OFF001_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX0_RX_BP_OFF001_HELP,

(GMX0_RX_BP_OFF002),2,Lowater mark for packet drop,GMX,GMX_GMX0_RX_BP_OFF002_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_OFF002_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX0_RX_BP_OFF002_HELP,

(GMX0_RX_BP_OFF003),2,Lowater mark for packet drop,GMX,GMX_GMX0_RX_BP_OFF003_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_OFF003_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX0_RX_BP_OFF003_HELP,

(GMX1_RX_BP_OFF000),2,Lowater mark for packet drop,GMX,GMX_GMX1_RX_BP_OFF000_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_OFF000_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX1_RX_BP_OFF000_HELP,

(GMX1_RX_BP_OFF001),2,Lowater mark for packet drop,GMX,GMX_GMX1_RX_BP_OFF001_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_OFF001_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX1_RX_BP_OFF001_HELP,

(GMX1_RX_BP_OFF002),2,Lowater mark for packet drop,GMX,GMX_GMX1_RX_BP_OFF002_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_OFF002_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX1_RX_BP_OFF002_HELP,

(GMX1_RX_BP_OFF003),2,Lowater mark for packet drop,GMX,GMX_GMX1_RX_BP_OFF003_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_OFF003_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX1_RX_BP_OFF003_HELP,

(GMX0_RX_BP_ON000),2,Hiwater mark for port/interface backpressure,GMX,GMX_GMX0_RX_BP_ON000_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX_BP_ON000_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX0_RX_BP_ON000_HELP,

(GMX0_RX_BP_ON001),2,Hiwater mark for port/interface backpressure,GMX,GMX_GMX0_RX_BP_ON001_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX_BP_ON001_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX0_RX_BP_ON001_HELP,

(GMX0_RX_BP_ON002),2,Hiwater mark for port/interface backpressure,GMX,GMX_GMX0_RX_BP_ON002_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX_BP_ON002_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX0_RX_BP_ON002_HELP,

(GMX0_RX_BP_ON003),2,Hiwater mark for port/interface backpressure,GMX,GMX_GMX0_RX_BP_ON003_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX_BP_ON003_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX0_RX_BP_ON003_HELP,

(GMX1_RX_BP_ON000),2,Hiwater mark for port/interface backpressure,GMX,GMX_GMX1_RX_BP_ON000_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX_BP_ON000_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX1_RX_BP_ON000_HELP,

(GMX1_RX_BP_ON001),2,Hiwater mark for port/interface backpressure,GMX,GMX_GMX1_RX_BP_ON001_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX_BP_ON001_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX1_RX_BP_ON001_HELP,

(GMX1_RX_BP_ON002),2,Hiwater mark for port/interface backpressure,GMX,GMX_GMX1_RX_BP_ON002_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX_BP_ON002_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX1_RX_BP_ON002_HELP,

(GMX1_RX_BP_ON003),2,Hiwater mark for port/interface backpressure,GMX,GMX_GMX1_RX_BP_ON003_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX_BP_ON003_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX1_RX_BP_ON003_HELP,

(GMX0_RX_HG2_STATUS),4,** HG2 message CSRs,GMX,GMX_GMX0_RX_HG2_STATUS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX_HG2_STATUS_HELP,
T,PHTIM2GO-Physical time to go for removal of physical link,17,16,Hex,4,GMX_GMX0_RX_HG2_STATUS_HELP,
T,XOF-16 bit xof back pressure vector from HiGig2 msg pkt,33,16,Hex,4,GMX_GMX0_RX_HG2_STATUS_HELP,
T,LGTIM2GO-Logical packet flow back pressure time remaining,49,16,Hex,4,GMX_GMX0_RX_HG2_STATUS_HELP,

(GMX1_RX_HG2_STATUS),4,** HG2 message CSRs,GMX,GMX_GMX1_RX_HG2_STATUS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX_HG2_STATUS_HELP,
T,PHTIM2GO-Physical time to go for removal of physical link,17,16,Hex,4,GMX_GMX1_RX_HG2_STATUS_HELP,
T,XOF-16 bit xof back pressure vector from HiGig2 msg pkt,33,16,Hex,4,GMX_GMX1_RX_HG2_STATUS_HELP,
T,LGTIM2GO-Logical packet flow back pressure time remaining,49,16,Hex,4,GMX_GMX1_RX_HG2_STATUS_HELP,

(GMX0_RX_PRT_INFO),4,Report the RX status for port,GMX,GMX_GMX0_RX_PRT_INFO_HELP
T,Reserved-Reserved,1,44,Hex,11,GMX_GMX0_RX_PRT_INFO_HELP,
T,DROP-Per port indication that data was dropped,45,4,Hex,1,GMX_GMX0_RX_PRT_INFO_HELP,
T,Reserved-Reserved,49,12,Hex,3,GMX_GMX0_RX_PRT_INFO_HELP,
T,COMMIT-Per port indication that SOP was accepted,61,4,Hex,1,GMX_GMX0_RX_PRT_INFO_HELP,

(GMX1_RX_PRT_INFO),4,Report the RX status for port,GMX,GMX_GMX1_RX_PRT_INFO_HELP
T,Reserved-Reserved,1,44,Hex,11,GMX_GMX1_RX_PRT_INFO_HELP,
T,DROP-Per port indication that data was dropped,45,4,Hex,1,GMX_GMX1_RX_PRT_INFO_HELP,
T,Reserved-Reserved,49,12,Hex,3,GMX_GMX1_RX_PRT_INFO_HELP,
T,COMMIT-Per port indication that SOP was accepted,61,4,Hex,1,GMX_GMX1_RX_PRT_INFO_HELP,

(GMX0_RX_PRTS),2,Number of FIFOs to carve the RX buffer into,GMX,GMX_GMX0_RX_PRTS_HELP
T,Reserved-Reserved,1,61,Hex,16,GMX_GMX0_RX_PRTS_HELP,
T,PRTS-In SGMII/1000Base=X mode the RX buffer can be,62,3,Hex,1,GMX_GMX0_RX_PRTS_HELP,

(GMX1_RX_PRTS),2,Number of FIFOs to carve the RX buffer into,GMX,GMX_GMX1_RX_PRTS_HELP
T,Reserved-Reserved,1,61,Hex,16,GMX_GMX1_RX_PRTS_HELP,
T,PRTS-In SGMII/1000Base=X mode the RX buffer can be,62,3,Hex,1,GMX_GMX1_RX_PRTS_HELP,

(GMX0_RX_XAUI_BAD_COL),5,Type=RSL,GMX,GMX_GMX0_RX_XAUI_BAD_COL_HELP
T,Reserved-Reserved,1,24,Hex,6,GMX_GMX0_RX_XAUI_BAD_COL_HELP,
O,VAL-Set when GMX_RX_INT_REG[PCTERR] is set.,Enable,Disable,25,1,GMX_GMX0_RX_XAUI_BAD_COL_HELP,
T,STATE-When GMX_RX_INT_REG[PCTERR] is set STATE will,26,3,Hex,1,GMX_GMX0_RX_XAUI_BAD_COL_HELP,
T,LANE_RXC-When GMX_RX_INT_REG[PCTERR] is set LANE_RXC will,29,4,Hex,1,GMX_GMX0_RX_XAUI_BAD_COL_HELP,
T,LANE_RXD-When GMX_RX_INT_REG[PCTERR] is set LANE_RXD will,33,32,Hex,8,GMX_GMX0_RX_XAUI_BAD_COL_HELP,

(GMX1_RX_XAUI_BAD_COL),5,Type=RSL,GMX,GMX_GMX1_RX_XAUI_BAD_COL_HELP
T,Reserved-Reserved,1,24,Hex,6,GMX_GMX1_RX_XAUI_BAD_COL_HELP,
O,VAL-Set when GMX_RX_INT_REG[PCTERR] is set.,Enable,Disable,25,1,GMX_GMX1_RX_XAUI_BAD_COL_HELP,
T,STATE-When GMX_RX_INT_REG[PCTERR] is set STATE will,26,3,Hex,1,GMX_GMX1_RX_XAUI_BAD_COL_HELP,
T,LANE_RXC-When GMX_RX_INT_REG[PCTERR] is set LANE_RXC will,29,4,Hex,1,GMX_GMX1_RX_XAUI_BAD_COL_HELP,
T,LANE_RXD-When GMX_RX_INT_REG[PCTERR] is set LANE_RXD will,33,32,Hex,8,GMX_GMX1_RX_XAUI_BAD_COL_HELP,

(GMX0_RX_XAUI_CTL),2,Type=RSL,GMX,GMX_GMX0_RX_XAUI_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX0_RX_XAUI_CTL_HELP,
T,STATUS-Link Status,63,2,Hex,1,GMX_GMX0_RX_XAUI_CTL_HELP,

(GMX1_RX_XAUI_CTL),2,Type=RSL,GMX,GMX_GMX1_RX_XAUI_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX1_RX_XAUI_CTL_HELP,
T,STATUS-Link Status,63,2,Hex,1,GMX_GMX1_RX_XAUI_CTL_HELP,

(GMX0_SMAC000),2,Packet SMAC,GMX,GMX_GMX0_SMAC000_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_SMAC000_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX0_SMAC000_HELP,

(GMX0_SMAC001),2,Packet SMAC,GMX,GMX_GMX0_SMAC001_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_SMAC001_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX0_SMAC001_HELP,

(GMX0_SMAC002),2,Packet SMAC,GMX,GMX_GMX0_SMAC002_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_SMAC002_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX0_SMAC002_HELP,

(GMX0_SMAC003),2,Packet SMAC,GMX,GMX_GMX0_SMAC003_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_SMAC003_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX0_SMAC003_HELP,

(GMX1_SMAC000),2,Packet SMAC,GMX,GMX_GMX1_SMAC000_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_SMAC000_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX1_SMAC000_HELP,

(GMX1_SMAC001),2,Packet SMAC,GMX,GMX_GMX1_SMAC001_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_SMAC001_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX1_SMAC001_HELP,

(GMX1_SMAC002),2,Packet SMAC,GMX,GMX_GMX1_SMAC002_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_SMAC002_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX1_SMAC002_HELP,

(GMX1_SMAC003),2,Packet SMAC,GMX,GMX_GMX1_SMAC003_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_SMAC003_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX1_SMAC003_HELP,

(GMX0_STAT_BP),3,Number of cycles that the TX/Stats block has help up operation,GMX,GMX_GMX0_STAT_BP_HELP
T,Reserved-Reserved,1,47,Hex,12,GMX_GMX0_STAT_BP_HELP,
O,BP-Current BP state,Enable,Disable,48,1,GMX_GMX0_STAT_BP_HELP,
T,CNT-Number of cycles that BP has been asserted,49,16,Hex,4,GMX_GMX0_STAT_BP_HELP,

(GMX1_STAT_BP),3,Number of cycles that the TX/Stats block has help up operation,GMX,GMX_GMX1_STAT_BP_HELP
T,Reserved-Reserved,1,47,Hex,12,GMX_GMX1_STAT_BP_HELP,
O,BP-Current BP state,Enable,Disable,48,1,GMX_GMX1_STAT_BP_HELP,
T,CNT-Number of cycles that BP has been asserted,49,16,Hex,4,GMX_GMX1_STAT_BP_HELP,

(GMX0_TX000_APPEND),5,Packet TX Append Control,GMX,GMX_GMX0_TX000_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX000_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX0_TX000_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX0_TX000_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX0_TX000_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX0_TX000_APPEND_HELP,

(GMX0_TX001_APPEND),5,Packet TX Append Control,GMX,GMX_GMX0_TX001_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX001_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX0_TX001_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX0_TX001_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX0_TX001_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX0_TX001_APPEND_HELP,

(GMX0_TX002_APPEND),5,Packet TX Append Control,GMX,GMX_GMX0_TX002_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX002_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX0_TX002_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX0_TX002_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX0_TX002_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX0_TX002_APPEND_HELP,

(GMX0_TX003_APPEND),5,Packet TX Append Control,GMX,GMX_GMX0_TX003_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX003_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX0_TX003_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX0_TX003_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX0_TX003_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX0_TX003_APPEND_HELP,

(GMX1_TX000_APPEND),5,Packet TX Append Control,GMX,GMX_GMX1_TX000_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX000_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX1_TX000_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX1_TX000_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX1_TX000_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX1_TX000_APPEND_HELP,

(GMX1_TX001_APPEND),5,Packet TX Append Control,GMX,GMX_GMX1_TX001_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX001_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX1_TX001_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX1_TX001_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX1_TX001_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX1_TX001_APPEND_HELP,

(GMX1_TX002_APPEND),5,Packet TX Append Control,GMX,GMX_GMX1_TX002_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX002_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX1_TX002_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX1_TX002_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX1_TX002_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX1_TX002_APPEND_HELP,

(GMX1_TX003_APPEND),5,Packet TX Append Control,GMX,GMX_GMX1_TX003_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX003_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX1_TX003_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX1_TX003_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX1_TX003_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX1_TX003_APPEND_HELP,

(GMX0_TX000_BURST),2,Packet TX Burst Counter,GMX,GMX_GMX0_TX000_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX0_TX000_BURST_HELP,

(GMX0_TX001_BURST),2,Packet TX Burst Counter,GMX,GMX_GMX0_TX001_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX001_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX0_TX001_BURST_HELP,

(GMX0_TX002_BURST),2,Packet TX Burst Counter,GMX,GMX_GMX0_TX002_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX002_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX0_TX002_BURST_HELP,

(GMX0_TX003_BURST),2,Packet TX Burst Counter,GMX,GMX_GMX0_TX003_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX003_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX0_TX003_BURST_HELP,

(GMX1_TX000_BURST),2,Packet TX Burst Counter,GMX,GMX_GMX1_TX000_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX000_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX1_TX000_BURST_HELP,

(GMX1_TX001_BURST),2,Packet TX Burst Counter,GMX,GMX_GMX1_TX001_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX001_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX1_TX001_BURST_HELP,

(GMX1_TX002_BURST),2,Packet TX Burst Counter,GMX,GMX_GMX1_TX002_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX002_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX1_TX002_BURST_HELP,

(GMX1_TX003_BURST),2,Packet TX Burst Counter,GMX,GMX_GMX1_TX003_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX003_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX1_TX003_BURST_HELP,

(GMX0_TX000_CBFC_XOFF),2,Type=RSL,GMX,GMX_GMX0_TX000_CBFC_XOFF_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_CBFC_XOFF_HELP,
T,XOFF-Which ports to backpressure,49,16,Hex,4,GMX_GMX0_TX000_CBFC_XOFF_HELP,

(GMX1_TX000_CBFC_XOFF),2,Type=RSL,GMX,GMX_GMX1_TX000_CBFC_XOFF_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX000_CBFC_XOFF_HELP,
T,XOFF-Which ports to backpressure,49,16,Hex,4,GMX_GMX1_TX000_CBFC_XOFF_HELP,

(GMX0_TX000_CBFC_XON),2,Type=RSL,GMX,GMX_GMX0_TX000_CBFC_XON_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_CBFC_XON_HELP,
T,XON-Which ports to stop backpressure,49,16,Hex,4,GMX_GMX0_TX000_CBFC_XON_HELP,

(GMX1_TX000_CBFC_XON),2,Type=RSL,GMX,GMX_GMX1_TX000_CBFC_XON_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX000_CBFC_XON_HELP,
T,XON-Which ports to stop backpressure,49,16,Hex,4,GMX_GMX1_TX000_CBFC_XON_HELP,

(GMX0_TX000_CTL),3,TX Control register,GMX,GMX_GMX0_TX000_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX0_TX000_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX0_TX000_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX0_TX000_CTL_HELP,

(GMX0_TX001_CTL),3,TX Control register,GMX,GMX_GMX0_TX001_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX0_TX001_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX0_TX001_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX0_TX001_CTL_HELP,

(GMX0_TX002_CTL),3,TX Control register,GMX,GMX_GMX0_TX002_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX0_TX002_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX0_TX002_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX0_TX002_CTL_HELP,

(GMX0_TX003_CTL),3,TX Control register,GMX,GMX_GMX0_TX003_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX0_TX003_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX0_TX003_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX0_TX003_CTL_HELP,

(GMX1_TX000_CTL),3,TX Control register,GMX,GMX_GMX1_TX000_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX1_TX000_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX1_TX000_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX1_TX000_CTL_HELP,

(GMX1_TX001_CTL),3,TX Control register,GMX,GMX_GMX1_TX001_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX1_TX001_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX1_TX001_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX1_TX001_CTL_HELP,

(GMX1_TX002_CTL),3,TX Control register,GMX,GMX_GMX1_TX002_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX1_TX002_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX1_TX002_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX1_TX002_CTL_HELP,

(GMX1_TX003_CTL),3,TX Control register,GMX,GMX_GMX1_TX003_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX1_TX003_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX1_TX003_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX1_TX003_CTL_HELP,

(GMX0_TX000_MIN_PKT),2,Packet TX Min Size Packet (PAD upto min size),GMX,GMX_GMX0_TX000_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX000_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX0_TX000_MIN_PKT_HELP,

(GMX0_TX001_MIN_PKT),2,Packet TX Min Size Packet (PAD upto min size),GMX,GMX_GMX0_TX001_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX001_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX0_TX001_MIN_PKT_HELP,

(GMX0_TX002_MIN_PKT),2,Packet TX Min Size Packet (PAD upto min size),GMX,GMX_GMX0_TX002_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX002_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX0_TX002_MIN_PKT_HELP,

(GMX0_TX003_MIN_PKT),2,Packet TX Min Size Packet (PAD upto min size),GMX,GMX_GMX0_TX003_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX003_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX0_TX003_MIN_PKT_HELP,

(GMX1_TX000_MIN_PKT),2,Packet TX Min Size Packet (PAD upto min size),GMX,GMX_GMX1_TX000_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_TX000_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX1_TX000_MIN_PKT_HELP,

(GMX1_TX001_MIN_PKT),2,Packet TX Min Size Packet (PAD upto min size),GMX,GMX_GMX1_TX001_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_TX001_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX1_TX001_MIN_PKT_HELP,

(GMX1_TX002_MIN_PKT),2,Packet TX Min Size Packet (PAD upto min size),GMX,GMX_GMX1_TX002_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_TX002_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX1_TX002_MIN_PKT_HELP,

(GMX1_TX003_MIN_PKT),2,Packet TX Min Size Packet (PAD upto min size),GMX,GMX_GMX1_TX003_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_TX003_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX1_TX003_MIN_PKT_HELP,

(GMX0_TX000_PAUSE_PKT_INTERVAL),2,Packet TX Pause Packet transmission interval - how often PAUSE packets will be sent,GMX,GMX_GMX0_TX000_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX0_TX000_PAUSE_PKT_INTERVAL_HELP,

(GMX0_TX001_PAUSE_PKT_INTERVAL),2,Packet TX Pause Packet transmission interval - how often PAUSE packets will be sent,GMX,GMX_GMX0_TX001_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX001_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX0_TX001_PAUSE_PKT_INTERVAL_HELP,

(GMX0_TX002_PAUSE_PKT_INTERVAL),2,Packet TX Pause Packet transmission interval - how often PAUSE packets will be sent,GMX,GMX_GMX0_TX002_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX002_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX0_TX002_PAUSE_PKT_INTERVAL_HELP,

(GMX0_TX003_PAUSE_PKT_INTERVAL),2,Packet TX Pause Packet transmission interval - how often PAUSE packets will be sent,GMX,GMX_GMX0_TX003_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX003_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX0_TX003_PAUSE_PKT_INTERVAL_HELP,

(GMX1_TX000_PAUSE_PKT_INTERVAL),2,Packet TX Pause Packet transmission interval - how often PAUSE packets will be sent,GMX,GMX_GMX1_TX000_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX000_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX1_TX000_PAUSE_PKT_INTERVAL_HELP,

(GMX1_TX001_PAUSE_PKT_INTERVAL),2,Packet TX Pause Packet transmission interval - how often PAUSE packets will be sent,GMX,GMX_GMX1_TX001_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX001_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX1_TX001_PAUSE_PKT_INTERVAL_HELP,

(GMX1_TX002_PAUSE_PKT_INTERVAL),2,Packet TX Pause Packet transmission interval - how often PAUSE packets will be sent,GMX,GMX_GMX1_TX002_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX002_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX1_TX002_PAUSE_PKT_INTERVAL_HELP,

(GMX1_TX003_PAUSE_PKT_INTERVAL),2,Packet TX Pause Packet transmission interval - how often PAUSE packets will be sent,GMX,GMX_GMX1_TX003_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX003_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX1_TX003_PAUSE_PKT_INTERVAL_HELP,

(GMX0_TX000_PAUSE_PKT_TIME),2,Packet TX Pause Packet pause_time field,GMX,GMX_GMX0_TX000_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX0_TX000_PAUSE_PKT_TIME_HELP,

(GMX0_TX001_PAUSE_PKT_TIME),2,Packet TX Pause Packet pause_time field,GMX,GMX_GMX0_TX001_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX001_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX0_TX001_PAUSE_PKT_TIME_HELP,

(GMX0_TX002_PAUSE_PKT_TIME),2,Packet TX Pause Packet pause_time field,GMX,GMX_GMX0_TX002_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX002_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX0_TX002_PAUSE_PKT_TIME_HELP,

(GMX0_TX003_PAUSE_PKT_TIME),2,Packet TX Pause Packet pause_time field,GMX,GMX_GMX0_TX003_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX003_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX0_TX003_PAUSE_PKT_TIME_HELP,

(GMX1_TX000_PAUSE_PKT_TIME),2,Packet TX Pause Packet pause_time field,GMX,GMX_GMX1_TX000_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX000_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX1_TX000_PAUSE_PKT_TIME_HELP,

(GMX1_TX001_PAUSE_PKT_TIME),2,Packet TX Pause Packet pause_time field,GMX,GMX_GMX1_TX001_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX001_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX1_TX001_PAUSE_PKT_TIME_HELP,

(GMX1_TX002_PAUSE_PKT_TIME),2,Packet TX Pause Packet pause_time field,GMX,GMX_GMX1_TX002_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX002_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX1_TX002_PAUSE_PKT_TIME_HELP,

(GMX1_TX003_PAUSE_PKT_TIME),2,Packet TX Pause Packet pause_time field,GMX,GMX_GMX1_TX003_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX003_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX1_TX003_PAUSE_PKT_TIME_HELP,

(GMX0_TX000_PAUSE_TOGO),3,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX000_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX000_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX0_TX000_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX0_TX000_PAUSE_TOGO_HELP,

(GMX0_TX001_PAUSE_TOGO),3,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX001_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX001_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX0_TX001_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX0_TX001_PAUSE_TOGO_HELP,

(GMX0_TX002_PAUSE_TOGO),3,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX002_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX002_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX0_TX002_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX0_TX002_PAUSE_TOGO_HELP,

(GMX0_TX003_PAUSE_TOGO),3,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX003_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX003_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX0_TX003_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX0_TX003_PAUSE_TOGO_HELP,

(GMX1_TX000_PAUSE_TOGO),3,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX1_TX000_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX000_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX1_TX000_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX1_TX000_PAUSE_TOGO_HELP,

(GMX1_TX001_PAUSE_TOGO),3,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX1_TX001_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX001_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX1_TX001_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX1_TX001_PAUSE_TOGO_HELP,

(GMX1_TX002_PAUSE_TOGO),3,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX1_TX002_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX002_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX1_TX002_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX1_TX002_PAUSE_TOGO_HELP,

(GMX1_TX003_PAUSE_TOGO),3,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX1_TX003_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX003_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX1_TX003_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX1_TX003_PAUSE_TOGO_HELP,

(GMX0_TX000_PAUSE_ZERO),2,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX000_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX000_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX0_TX000_PAUSE_ZERO_HELP,

(GMX0_TX001_PAUSE_ZERO),2,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX001_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX001_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX0_TX001_PAUSE_ZERO_HELP,

(GMX0_TX002_PAUSE_ZERO),2,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX002_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX002_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX0_TX002_PAUSE_ZERO_HELP,

(GMX0_TX003_PAUSE_ZERO),2,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX003_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX003_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX0_TX003_PAUSE_ZERO_HELP,

(GMX1_TX000_PAUSE_ZERO),2,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX1_TX000_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX000_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX1_TX000_PAUSE_ZERO_HELP,

(GMX1_TX001_PAUSE_ZERO),2,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX1_TX001_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX001_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX1_TX001_PAUSE_ZERO_HELP,

(GMX1_TX002_PAUSE_ZERO),2,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX1_TX002_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX002_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX1_TX002_PAUSE_ZERO_HELP,

(GMX1_TX003_PAUSE_ZERO),2,Packet TX Amount of time remaining to backpressure,GMX,GMX_GMX1_TX003_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX003_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX1_TX003_PAUSE_ZERO_HELP,

(GMX0_TX000_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX0_TX000_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX000_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX0_TX000_SGMII_CTL_HELP,

(GMX0_TX001_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX0_TX001_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX001_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX0_TX001_SGMII_CTL_HELP,

(GMX0_TX002_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX0_TX002_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX002_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX0_TX002_SGMII_CTL_HELP,

(GMX0_TX003_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX0_TX003_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX003_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX0_TX003_SGMII_CTL_HELP,

(GMX1_TX000_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX1_TX000_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX000_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX1_TX000_SGMII_CTL_HELP,

(GMX1_TX001_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX1_TX001_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX001_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX1_TX001_SGMII_CTL_HELP,

(GMX1_TX002_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX1_TX002_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX002_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX1_TX002_SGMII_CTL_HELP,

(GMX1_TX003_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX1_TX003_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX003_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX1_TX003_SGMII_CTL_HELP,

(GMX0_TX000_SLOT),2,Packet TX Slottime Counter,GMX,GMX_GMX0_TX000_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX0_TX000_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX0_TX000_SLOT_HELP,

(GMX0_TX001_SLOT),2,Packet TX Slottime Counter,GMX,GMX_GMX0_TX001_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX0_TX001_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX0_TX001_SLOT_HELP,

(GMX0_TX002_SLOT),2,Packet TX Slottime Counter,GMX,GMX_GMX0_TX002_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX0_TX002_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX0_TX002_SLOT_HELP,

(GMX0_TX003_SLOT),2,Packet TX Slottime Counter,GMX,GMX_GMX0_TX003_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX0_TX003_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX0_TX003_SLOT_HELP,

(GMX1_TX000_SLOT),2,Packet TX Slottime Counter,GMX,GMX_GMX1_TX000_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX1_TX000_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX1_TX000_SLOT_HELP,

(GMX1_TX001_SLOT),2,Packet TX Slottime Counter,GMX,GMX_GMX1_TX001_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX1_TX001_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX1_TX001_SLOT_HELP,

(GMX1_TX002_SLOT),2,Packet TX Slottime Counter,GMX,GMX_GMX1_TX002_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX1_TX002_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX1_TX002_SLOT_HELP,

(GMX1_TX003_SLOT),2,Packet TX Slottime Counter,GMX,GMX_GMX1_TX003_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX1_TX003_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX1_TX003_SLOT_HELP,

(GMX0_TX000_SOFT_PAUSE),2,Packet TX Software Pause,GMX,GMX_GMX0_TX000_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX0_TX000_SOFT_PAUSE_HELP,

(GMX0_TX001_SOFT_PAUSE),2,Packet TX Software Pause,GMX,GMX_GMX0_TX001_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX001_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX0_TX001_SOFT_PAUSE_HELP,

(GMX0_TX002_SOFT_PAUSE),2,Packet TX Software Pause,GMX,GMX_GMX0_TX002_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX002_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX0_TX002_SOFT_PAUSE_HELP,

(GMX0_TX003_SOFT_PAUSE),2,Packet TX Software Pause,GMX,GMX_GMX0_TX003_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX003_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX0_TX003_SOFT_PAUSE_HELP,

(GMX1_TX000_SOFT_PAUSE),2,Packet TX Software Pause,GMX,GMX_GMX1_TX000_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX000_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX1_TX000_SOFT_PAUSE_HELP,

(GMX1_TX001_SOFT_PAUSE),2,Packet TX Software Pause,GMX,GMX_GMX1_TX001_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX001_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX1_TX001_SOFT_PAUSE_HELP,

(GMX1_TX002_SOFT_PAUSE),2,Packet TX Software Pause,GMX,GMX_GMX1_TX002_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX002_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX1_TX002_SOFT_PAUSE_HELP,

(GMX1_TX003_SOFT_PAUSE),2,Packet TX Software Pause,GMX,GMX_GMX1_TX003_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX003_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX1_TX003_SOFT_PAUSE_HELP,

(GMX0_TX000_STAT0),2,GMX_TX_STATS_XSDEF / GMX_TX_STATS_XSCOL,GMX,GMX_GMX0_TX000_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX0_TX000_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX0_TX000_STAT0_HELP,

(GMX0_TX001_STAT0),2,GMX_TX_STATS_XSDEF / GMX_TX_STATS_XSCOL,GMX,GMX_GMX0_TX001_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX0_TX001_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX0_TX001_STAT0_HELP,

(GMX0_TX002_STAT0),2,GMX_TX_STATS_XSDEF / GMX_TX_STATS_XSCOL,GMX,GMX_GMX0_TX002_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX0_TX002_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX0_TX002_STAT0_HELP,

(GMX0_TX003_STAT0),2,GMX_TX_STATS_XSDEF / GMX_TX_STATS_XSCOL,GMX,GMX_GMX0_TX003_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX0_TX003_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX0_TX003_STAT0_HELP,

(GMX1_TX000_STAT0),2,GMX_TX_STATS_XSDEF / GMX_TX_STATS_XSCOL,GMX,GMX_GMX1_TX000_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX1_TX000_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX1_TX000_STAT0_HELP,

(GMX1_TX001_STAT0),2,GMX_TX_STATS_XSDEF / GMX_TX_STATS_XSCOL,GMX,GMX_GMX1_TX001_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX1_TX001_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX1_TX001_STAT0_HELP,

(GMX1_TX002_STAT0),2,GMX_TX_STATS_XSDEF / GMX_TX_STATS_XSCOL,GMX,GMX_GMX1_TX002_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX1_TX002_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX1_TX002_STAT0_HELP,

(GMX1_TX003_STAT0),2,GMX_TX_STATS_XSDEF / GMX_TX_STATS_XSCOL,GMX,GMX_GMX1_TX003_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX1_TX003_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX1_TX003_STAT0_HELP,

(GMX0_TX000_STAT1),2,GMX_TX_STATS_SCOL  / GMX_TX_STATS_MCOL,GMX,GMX_GMX0_TX000_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX0_TX000_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX0_TX000_STAT1_HELP,

(GMX0_TX001_STAT1),2,GMX_TX_STATS_SCOL  / GMX_TX_STATS_MCOL,GMX,GMX_GMX0_TX001_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX0_TX001_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX0_TX001_STAT1_HELP,

(GMX0_TX002_STAT1),2,GMX_TX_STATS_SCOL  / GMX_TX_STATS_MCOL,GMX,GMX_GMX0_TX002_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX0_TX002_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX0_TX002_STAT1_HELP,

(GMX0_TX003_STAT1),2,GMX_TX_STATS_SCOL  / GMX_TX_STATS_MCOL,GMX,GMX_GMX0_TX003_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX0_TX003_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX0_TX003_STAT1_HELP,

(GMX1_TX000_STAT1),2,GMX_TX_STATS_SCOL  / GMX_TX_STATS_MCOL,GMX,GMX_GMX1_TX000_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX1_TX000_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX1_TX000_STAT1_HELP,

(GMX1_TX001_STAT1),2,GMX_TX_STATS_SCOL  / GMX_TX_STATS_MCOL,GMX,GMX_GMX1_TX001_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX1_TX001_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX1_TX001_STAT1_HELP,

(GMX1_TX002_STAT1),2,GMX_TX_STATS_SCOL  / GMX_TX_STATS_MCOL,GMX,GMX_GMX1_TX002_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX1_TX002_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX1_TX002_STAT1_HELP,

(GMX1_TX003_STAT1),2,GMX_TX_STATS_SCOL  / GMX_TX_STATS_MCOL,GMX,GMX_GMX1_TX003_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX1_TX003_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX1_TX003_STAT1_HELP,

(GMX0_TX000_STAT2),2,GMX_TX_STATS_OCTS,GMX,GMX_GMX0_TX000_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX000_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX0_TX000_STAT2_HELP,

(GMX0_TX001_STAT2),2,GMX_TX_STATS_OCTS,GMX,GMX_GMX0_TX001_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX001_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX0_TX001_STAT2_HELP,

(GMX0_TX002_STAT2),2,GMX_TX_STATS_OCTS,GMX,GMX_GMX0_TX002_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX002_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX0_TX002_STAT2_HELP,

(GMX0_TX003_STAT2),2,GMX_TX_STATS_OCTS,GMX,GMX_GMX0_TX003_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX003_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX0_TX003_STAT2_HELP,

(GMX1_TX000_STAT2),2,GMX_TX_STATS_OCTS,GMX,GMX_GMX1_TX000_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_TX000_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX1_TX000_STAT2_HELP,

(GMX1_TX001_STAT2),2,GMX_TX_STATS_OCTS,GMX,GMX_GMX1_TX001_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_TX001_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX1_TX001_STAT2_HELP,

(GMX1_TX002_STAT2),2,GMX_TX_STATS_OCTS,GMX,GMX_GMX1_TX002_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_TX002_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX1_TX002_STAT2_HELP,

(GMX1_TX003_STAT2),2,GMX_TX_STATS_OCTS,GMX,GMX_GMX1_TX003_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_TX003_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX1_TX003_STAT2_HELP,

(GMX0_TX000_STAT3),2,GMX_TX_STATS_PKTS,GMX,GMX_GMX0_TX000_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX000_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX0_TX000_STAT3_HELP,

(GMX0_TX001_STAT3),2,GMX_TX_STATS_PKTS,GMX,GMX_GMX0_TX001_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX001_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX0_TX001_STAT3_HELP,

(GMX0_TX002_STAT3),2,GMX_TX_STATS_PKTS,GMX,GMX_GMX0_TX002_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX002_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX0_TX002_STAT3_HELP,

(GMX0_TX003_STAT3),2,GMX_TX_STATS_PKTS,GMX,GMX_GMX0_TX003_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX003_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX0_TX003_STAT3_HELP,

(GMX1_TX000_STAT3),2,GMX_TX_STATS_PKTS,GMX,GMX_GMX1_TX000_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX000_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX1_TX000_STAT3_HELP,

(GMX1_TX001_STAT3),2,GMX_TX_STATS_PKTS,GMX,GMX_GMX1_TX001_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX001_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX1_TX001_STAT3_HELP,

(GMX1_TX002_STAT3),2,GMX_TX_STATS_PKTS,GMX,GMX_GMX1_TX002_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX002_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX1_TX002_STAT3_HELP,

(GMX1_TX003_STAT3),2,GMX_TX_STATS_PKTS,GMX,GMX_GMX1_TX003_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX003_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX1_TX003_STAT3_HELP,

(GMX0_TX000_STAT4),2,GMX_TX_STATS_HIST1 (64) / GMX_TX_STATS_HIST0 (<64),GMX,GMX_GMX0_TX000_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX0_TX000_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX0_TX000_STAT4_HELP,

(GMX0_TX001_STAT4),2,GMX_TX_STATS_HIST1 (64) / GMX_TX_STATS_HIST0 (<64),GMX,GMX_GMX0_TX001_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX0_TX001_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX0_TX001_STAT4_HELP,

(GMX0_TX002_STAT4),2,GMX_TX_STATS_HIST1 (64) / GMX_TX_STATS_HIST0 (<64),GMX,GMX_GMX0_TX002_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX0_TX002_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX0_TX002_STAT4_HELP,

(GMX0_TX003_STAT4),2,GMX_TX_STATS_HIST1 (64) / GMX_TX_STATS_HIST0 (<64),GMX,GMX_GMX0_TX003_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX0_TX003_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX0_TX003_STAT4_HELP,

(GMX1_TX000_STAT4),2,GMX_TX_STATS_HIST1 (64) / GMX_TX_STATS_HIST0 (<64),GMX,GMX_GMX1_TX000_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX1_TX000_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX1_TX000_STAT4_HELP,

(GMX1_TX001_STAT4),2,GMX_TX_STATS_HIST1 (64) / GMX_TX_STATS_HIST0 (<64),GMX,GMX_GMX1_TX001_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX1_TX001_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX1_TX001_STAT4_HELP,

(GMX1_TX002_STAT4),2,GMX_TX_STATS_HIST1 (64) / GMX_TX_STATS_HIST0 (<64),GMX,GMX_GMX1_TX002_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX1_TX002_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX1_TX002_STAT4_HELP,

(GMX1_TX003_STAT4),2,GMX_TX_STATS_HIST1 (64) / GMX_TX_STATS_HIST0 (<64),GMX,GMX_GMX1_TX003_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX1_TX003_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX1_TX003_STAT4_HELP,

(GMX0_TX000_STAT5),2,GMX_TX_STATS_HIST3 (128- 255) / GMX_TX_STATS_HIST2 (65- 127),GMX,GMX_GMX0_TX000_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX000_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX000_STAT5_HELP,

(GMX0_TX001_STAT5),2,GMX_TX_STATS_HIST3 (128- 255) / GMX_TX_STATS_HIST2 (65- 127),GMX,GMX_GMX0_TX001_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX001_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX001_STAT5_HELP,

(GMX0_TX002_STAT5),2,GMX_TX_STATS_HIST3 (128- 255) / GMX_TX_STATS_HIST2 (65- 127),GMX,GMX_GMX0_TX002_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX002_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX002_STAT5_HELP,

(GMX0_TX003_STAT5),2,GMX_TX_STATS_HIST3 (128- 255) / GMX_TX_STATS_HIST2 (65- 127),GMX,GMX_GMX0_TX003_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX003_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX003_STAT5_HELP,

(GMX1_TX000_STAT5),2,GMX_TX_STATS_HIST3 (128- 255) / GMX_TX_STATS_HIST2 (65- 127),GMX,GMX_GMX1_TX000_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX000_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX000_STAT5_HELP,

(GMX1_TX001_STAT5),2,GMX_TX_STATS_HIST3 (128- 255) / GMX_TX_STATS_HIST2 (65- 127),GMX,GMX_GMX1_TX001_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX001_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX001_STAT5_HELP,

(GMX1_TX002_STAT5),2,GMX_TX_STATS_HIST3 (128- 255) / GMX_TX_STATS_HIST2 (65- 127),GMX,GMX_GMX1_TX002_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX002_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX002_STAT5_HELP,

(GMX1_TX003_STAT5),2,GMX_TX_STATS_HIST3 (128- 255) / GMX_TX_STATS_HIST2 (65- 127),GMX,GMX_GMX1_TX003_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX003_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX003_STAT5_HELP,

(GMX0_TX000_STAT6),2,GMX_TX_STATS_HIST5 (512-1023) / GMX_TX_STATS_HIST4 (256-511),GMX,GMX_GMX0_TX000_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX000_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX000_STAT6_HELP,

(GMX0_TX001_STAT6),2,GMX_TX_STATS_HIST5 (512-1023) / GMX_TX_STATS_HIST4 (256-511),GMX,GMX_GMX0_TX001_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX001_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX001_STAT6_HELP,

(GMX0_TX002_STAT6),2,GMX_TX_STATS_HIST5 (512-1023) / GMX_TX_STATS_HIST4 (256-511),GMX,GMX_GMX0_TX002_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX002_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX002_STAT6_HELP,

(GMX0_TX003_STAT6),2,GMX_TX_STATS_HIST5 (512-1023) / GMX_TX_STATS_HIST4 (256-511),GMX,GMX_GMX0_TX003_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX003_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX003_STAT6_HELP,

(GMX1_TX000_STAT6),2,GMX_TX_STATS_HIST5 (512-1023) / GMX_TX_STATS_HIST4 (256-511),GMX,GMX_GMX1_TX000_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX000_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX000_STAT6_HELP,

(GMX1_TX001_STAT6),2,GMX_TX_STATS_HIST5 (512-1023) / GMX_TX_STATS_HIST4 (256-511),GMX,GMX_GMX1_TX001_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX001_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX001_STAT6_HELP,

(GMX1_TX002_STAT6),2,GMX_TX_STATS_HIST5 (512-1023) / GMX_TX_STATS_HIST4 (256-511),GMX,GMX_GMX1_TX002_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX002_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX002_STAT6_HELP,

(GMX1_TX003_STAT6),2,GMX_TX_STATS_HIST5 (512-1023) / GMX_TX_STATS_HIST4 (256-511),GMX,GMX_GMX1_TX003_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX003_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX003_STAT6_HELP,

(GMX0_TX000_STAT7),2,GMX_TX_STATS_HIST7 (1024-1518) / GMX_TX_STATS_HIST6 (>1518),GMX,GMX_GMX0_TX000_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX0_TX000_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX000_STAT7_HELP,

(GMX0_TX001_STAT7),2,GMX_TX_STATS_HIST7 (1024-1518) / GMX_TX_STATS_HIST6 (>1518),GMX,GMX_GMX0_TX001_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX0_TX001_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX001_STAT7_HELP,

(GMX0_TX002_STAT7),2,GMX_TX_STATS_HIST7 (1024-1518) / GMX_TX_STATS_HIST6 (>1518),GMX,GMX_GMX0_TX002_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX0_TX002_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX002_STAT7_HELP,

(GMX0_TX003_STAT7),2,GMX_TX_STATS_HIST7 (1024-1518) / GMX_TX_STATS_HIST6 (>1518),GMX,GMX_GMX0_TX003_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX0_TX003_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX003_STAT7_HELP,

(GMX1_TX000_STAT7),2,GMX_TX_STATS_HIST7 (1024-1518) / GMX_TX_STATS_HIST6 (>1518),GMX,GMX_GMX1_TX000_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX1_TX000_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX000_STAT7_HELP,

(GMX1_TX001_STAT7),2,GMX_TX_STATS_HIST7 (1024-1518) / GMX_TX_STATS_HIST6 (>1518),GMX,GMX_GMX1_TX001_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX1_TX001_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX001_STAT7_HELP,

(GMX1_TX002_STAT7),2,GMX_TX_STATS_HIST7 (1024-1518) / GMX_TX_STATS_HIST6 (>1518),GMX,GMX_GMX1_TX002_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX1_TX002_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX002_STAT7_HELP,

(GMX1_TX003_STAT7),2,GMX_TX_STATS_HIST7 (1024-1518) / GMX_TX_STATS_HIST6 (>1518),GMX,GMX_GMX1_TX003_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX1_TX003_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX003_STAT7_HELP,

(GMX0_TX000_STAT8),2,GMX_TX_STATS_MCST  / GMX_TX_STATS_BCST,GMX,GMX_GMX0_TX000_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX0_TX000_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX0_TX000_STAT8_HELP,

(GMX0_TX001_STAT8),2,GMX_TX_STATS_MCST  / GMX_TX_STATS_BCST,GMX,GMX_GMX0_TX001_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX0_TX001_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX0_TX001_STAT8_HELP,

(GMX0_TX002_STAT8),2,GMX_TX_STATS_MCST  / GMX_TX_STATS_BCST,GMX,GMX_GMX0_TX002_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX0_TX002_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX0_TX002_STAT8_HELP,

(GMX0_TX003_STAT8),2,GMX_TX_STATS_MCST  / GMX_TX_STATS_BCST,GMX,GMX_GMX0_TX003_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX0_TX003_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX0_TX003_STAT8_HELP,

(GMX1_TX000_STAT8),2,GMX_TX_STATS_MCST  / GMX_TX_STATS_BCST,GMX,GMX_GMX1_TX000_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX1_TX000_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX1_TX000_STAT8_HELP,

(GMX1_TX001_STAT8),2,GMX_TX_STATS_MCST  / GMX_TX_STATS_BCST,GMX,GMX_GMX1_TX001_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX1_TX001_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX1_TX001_STAT8_HELP,

(GMX1_TX002_STAT8),2,GMX_TX_STATS_MCST  / GMX_TX_STATS_BCST,GMX,GMX_GMX1_TX002_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX1_TX002_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX1_TX002_STAT8_HELP,

(GMX1_TX003_STAT8),2,GMX_TX_STATS_MCST  / GMX_TX_STATS_BCST,GMX,GMX_GMX1_TX003_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX1_TX003_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX1_TX003_STAT8_HELP,

(GMX0_TX000_STAT9),2,GMX_TX_STATS_UNDFLW / GMX_TX_STATS_CTL,GMX,GMX_GMX0_TX000_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX0_TX000_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX0_TX000_STAT9_HELP,

(GMX0_TX001_STAT9),2,GMX_TX_STATS_UNDFLW / GMX_TX_STATS_CTL,GMX,GMX_GMX0_TX001_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX0_TX001_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX0_TX001_STAT9_HELP,

(GMX0_TX002_STAT9),2,GMX_TX_STATS_UNDFLW / GMX_TX_STATS_CTL,GMX,GMX_GMX0_TX002_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX0_TX002_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX0_TX002_STAT9_HELP,

(GMX0_TX003_STAT9),2,GMX_TX_STATS_UNDFLW / GMX_TX_STATS_CTL,GMX,GMX_GMX0_TX003_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX0_TX003_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX0_TX003_STAT9_HELP,

(GMX1_TX000_STAT9),2,GMX_TX_STATS_UNDFLW / GMX_TX_STATS_CTL,GMX,GMX_GMX1_TX000_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX1_TX000_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX1_TX000_STAT9_HELP,

(GMX1_TX001_STAT9),2,GMX_TX_STATS_UNDFLW / GMX_TX_STATS_CTL,GMX,GMX_GMX1_TX001_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX1_TX001_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX1_TX001_STAT9_HELP,

(GMX1_TX002_STAT9),2,GMX_TX_STATS_UNDFLW / GMX_TX_STATS_CTL,GMX,GMX_GMX1_TX002_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX1_TX002_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX1_TX002_STAT9_HELP,

(GMX1_TX003_STAT9),2,GMX_TX_STATS_UNDFLW / GMX_TX_STATS_CTL,GMX,GMX_GMX1_TX003_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX1_TX003_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX1_TX003_STAT9_HELP,

(GMX0_TX000_STATS_CTL),2,TX Stats Control register,GMX,GMX_GMX0_TX000_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX000_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_TX000_STATS_CTL_HELP,

(GMX0_TX001_STATS_CTL),2,TX Stats Control register,GMX,GMX_GMX0_TX001_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX001_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_TX001_STATS_CTL_HELP,

(GMX0_TX002_STATS_CTL),2,TX Stats Control register,GMX,GMX_GMX0_TX002_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX002_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_TX002_STATS_CTL_HELP,

(GMX0_TX003_STATS_CTL),2,TX Stats Control register,GMX,GMX_GMX0_TX003_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX003_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_TX003_STATS_CTL_HELP,

(GMX1_TX000_STATS_CTL),2,TX Stats Control register,GMX,GMX_GMX1_TX000_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX000_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_TX000_STATS_CTL_HELP,

(GMX1_TX001_STATS_CTL),2,TX Stats Control register,GMX,GMX_GMX1_TX001_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX001_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_TX001_STATS_CTL_HELP,

(GMX1_TX002_STATS_CTL),2,TX Stats Control register,GMX,GMX_GMX1_TX002_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX002_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_TX002_STATS_CTL_HELP,

(GMX1_TX003_STATS_CTL),2,TX Stats Control register,GMX,GMX_GMX1_TX003_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX003_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_TX003_STATS_CTL_HELP,

(GMX0_TX000_THRESH),2,Per Port,GMX,GMX_GMX0_TX000_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_TX000_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX0_TX000_THRESH_HELP,

(GMX0_TX001_THRESH),2,Per Port,GMX,GMX_GMX0_TX001_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_TX001_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX0_TX001_THRESH_HELP,

(GMX0_TX002_THRESH),2,Per Port,GMX,GMX_GMX0_TX002_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_TX002_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX0_TX002_THRESH_HELP,

(GMX0_TX003_THRESH),2,Per Port,GMX,GMX_GMX0_TX003_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_TX003_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX0_TX003_THRESH_HELP,

(GMX1_TX000_THRESH),2,Per Port,GMX,GMX_GMX1_TX000_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_TX000_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX1_TX000_THRESH_HELP,

(GMX1_TX001_THRESH),2,Per Port,GMX,GMX_GMX1_TX001_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_TX001_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX1_TX001_THRESH_HELP,

(GMX1_TX002_THRESH),2,Per Port,GMX,GMX_GMX1_TX002_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_TX002_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX1_TX002_THRESH_HELP,

(GMX1_TX003_THRESH),2,Per Port,GMX,GMX_GMX1_TX003_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_TX003_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX1_TX003_THRESH_HELP,

(GMX0_TX_BP),2,Packet Interface TX BackPressure Register,GMX,GMX_GMX0_TX_BP_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX_BP_HELP,
T,BP-Per port BackPressure status,61,4,Hex,1,GMX_GMX0_TX_BP_HELP,

(GMX1_TX_BP),2,Packet Interface TX BackPressure Register,GMX,GMX_GMX1_TX_BP_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX_BP_HELP,
T,BP-Per port BackPressure status,61,4,Hex,1,GMX_GMX1_TX_BP_HELP,

(GMX0_TX_COL_ATTEMPT),2,Packet TX collision attempts before dropping frame,GMX,GMX_GMX0_TX_COL_ATTEMPT_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_TX_COL_ATTEMPT_HELP,
T,LIMIT-Collision Attempts,60,5,Hex,2,GMX_GMX0_TX_COL_ATTEMPT_HELP,

(GMX1_TX_COL_ATTEMPT),2,Packet TX collision attempts before dropping frame,GMX,GMX_GMX1_TX_COL_ATTEMPT_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_TX_COL_ATTEMPT_HELP,
T,LIMIT-Collision Attempts,60,5,Hex,2,GMX_GMX1_TX_COL_ATTEMPT_HELP,

(GMX0_TX_CORRUPT),2,TX - Corrupt TX packets with the ERR bit set,GMX,GMX_GMX0_TX_CORRUPT_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX_CORRUPT_HELP,
T,CORRUPT-Per port error propagation,61,4,Hex,1,GMX_GMX0_TX_CORRUPT_HELP,

(GMX1_TX_CORRUPT),2,TX - Corrupt TX packets with the ERR bit set,GMX,GMX_GMX1_TX_CORRUPT_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX_CORRUPT_HELP,
T,CORRUPT-Per port error propagation,61,4,Hex,1,GMX_GMX1_TX_CORRUPT_HELP,

(GMX0_TX_HG2_REG1),2,Type=RSL,GMX,GMX_GMX0_TX_HG2_REG1_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX_HG2_REG1_HELP,
T,TX_XOF-TX HiGig2 message for logical link pause when any,49,16,Hex,4,GMX_GMX0_TX_HG2_REG1_HELP,

(GMX1_TX_HG2_REG1),2,Type=RSL,GMX,GMX_GMX1_TX_HG2_REG1_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX_HG2_REG1_HELP,
T,TX_XOF-TX HiGig2 message for logical link pause when any,49,16,Hex,4,GMX_GMX1_TX_HG2_REG1_HELP,

(GMX0_TX_HG2_REG2),2,Type=RSL,GMX,GMX_GMX0_TX_HG2_REG2_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX_HG2_REG2_HELP,
T,TX_XON-TX HiGig2 message for logical link pause when any,49,16,Hex,4,GMX_GMX0_TX_HG2_REG2_HELP,

(GMX1_TX_HG2_REG2),2,Type=RSL,GMX,GMX_GMX1_TX_HG2_REG2_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX_HG2_REG2_HELP,
T,TX_XON-TX HiGig2 message for logical link pause when any,49,16,Hex,4,GMX_GMX1_TX_HG2_REG2_HELP,

(GMX0_TX_IFG),3,Packet TX Interframe Gap,GMX,GMX_GMX0_TX_IFG_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX_IFG_HELP,
T,IFG2-1/3 of the interframe gap timing (in IFG2*8 bits),57,4,Hex,1,GMX_GMX0_TX_IFG_HELP,
T,IFG1-2/3 of the interframe gap timing (in IFG1*8 bits),61,4,Hex,1,GMX_GMX0_TX_IFG_HELP,

(GMX1_TX_IFG),3,Packet TX Interframe Gap,GMX,GMX_GMX1_TX_IFG_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_TX_IFG_HELP,
T,IFG2-1/3 of the interframe gap timing (in IFG2*8 bits),57,4,Hex,1,GMX_GMX1_TX_IFG_HELP,
T,IFG1-2/3 of the interframe gap timing (in IFG1*8 bits),61,4,Hex,1,GMX_GMX1_TX_IFG_HELP,

(GMX0_TX_INT_EN),8,Interrupt Enable,GMX,GMX_GMX0_TX_INT_EN_HELP
T,Reserved-Reserved,1,44,Hex,11,GMX_GMX0_TX_INT_EN_HELP,
T,LATE_COL-TX Late Collision,45,4,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
T,XSDEF-TX Excessive deferral,49,4,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
T,XSCOL-TX Excessive collisions,53,4,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
T,Reserved-Reserved,57,2,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
T,UNDFLW-TX Underflow,59,4,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GMX_GMX0_TX_INT_EN_HELP,
O,PKO_NXA-Port address out=of=range from PKO Interface,Enable,Disable,64,1,GMX_GMX0_TX_INT_EN_HELP,

(GMX1_TX_INT_EN),8,Interrupt Enable,GMX,GMX_GMX1_TX_INT_EN_HELP
T,Reserved-Reserved,1,44,Hex,11,GMX_GMX1_TX_INT_EN_HELP,
T,LATE_COL-TX Late Collision,45,4,Hex,1,GMX_GMX1_TX_INT_EN_HELP,
T,XSDEF-TX Excessive deferral,49,4,Hex,1,GMX_GMX1_TX_INT_EN_HELP,
T,XSCOL-TX Excessive collisions,53,4,Hex,1,GMX_GMX1_TX_INT_EN_HELP,
T,Reserved-Reserved,57,2,Hex,1,GMX_GMX1_TX_INT_EN_HELP,
T,UNDFLW-TX Underflow,59,4,Hex,1,GMX_GMX1_TX_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GMX_GMX1_TX_INT_EN_HELP,
O,PKO_NXA-Port address out=of=range from PKO Interface,Enable,Disable,64,1,GMX_GMX1_TX_INT_EN_HELP,

(GMX0_TX_INT_REG),8,Interrupt Register,GMX,GMX_GMX0_TX_INT_REG_HELP
T,Reserved-Reserved,1,44,Hex,11,GMX_GMX0_TX_INT_REG_HELP,
T,LATE_COL-TX Late Collision,45,4,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
T,XSDEF-TX Excessive deferral,49,4,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
T,XSCOL-TX Excessive collisions,53,4,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
T,Reserved-Reserved,57,2,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
T,UNDFLW-TX Underflow,59,4,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GMX_GMX0_TX_INT_REG_HELP,
O,PKO_NXA-Port address out=of=range from PKO Interface,Enable,Disable,64,1,GMX_GMX0_TX_INT_REG_HELP,

(GMX1_TX_INT_REG),8,Interrupt Register,GMX,GMX_GMX1_TX_INT_REG_HELP
T,Reserved-Reserved,1,44,Hex,11,GMX_GMX1_TX_INT_REG_HELP,
T,LATE_COL-TX Late Collision,45,4,Hex,1,GMX_GMX1_TX_INT_REG_HELP,
T,XSDEF-TX Excessive deferral,49,4,Hex,1,GMX_GMX1_TX_INT_REG_HELP,
T,XSCOL-TX Excessive collisions,53,4,Hex,1,GMX_GMX1_TX_INT_REG_HELP,
T,Reserved-Reserved,57,2,Hex,1,GMX_GMX1_TX_INT_REG_HELP,
T,UNDFLW-TX Underflow,59,4,Hex,1,GMX_GMX1_TX_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GMX_GMX1_TX_INT_REG_HELP,
O,PKO_NXA-Port address out=of=range from PKO Interface,Enable,Disable,64,1,GMX_GMX1_TX_INT_REG_HELP,

(GMX0_TX_JAM),2,Packet TX Jam Pattern,GMX,GMX_GMX0_TX_JAM_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX_JAM_HELP,
T,JAM-Jam pattern,57,8,Hex,2,GMX_GMX0_TX_JAM_HELP,

(GMX1_TX_JAM),2,Packet TX Jam Pattern,GMX,GMX_GMX1_TX_JAM_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_TX_JAM_HELP,
T,JAM-Jam pattern,57,8,Hex,2,GMX_GMX1_TX_JAM_HELP,

(GMX0_TX_LFSR),2,LFSR used to implement truncated binary exponential backoff,GMX,GMX_GMX0_TX_LFSR_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX_LFSR_HELP,
T,LFSR-The current state of the LFSR used to feed random,49,16,Hex,4,GMX_GMX0_TX_LFSR_HELP,

(GMX1_TX_LFSR),2,LFSR used to implement truncated binary exponential backoff,GMX,GMX_GMX1_TX_LFSR_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX_LFSR_HELP,
T,LFSR-The current state of the LFSR used to feed random,49,16,Hex,4,GMX_GMX1_TX_LFSR_HELP,

(GMX0_TX_OVR_BP),6,Packet Interface TX Override BackPressure,GMX,GMX_GMX0_TX_OVR_BP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX_OVR_BP_HELP,
T,TX_PRT_BP-Per port BP sent to PKO,17,16,Hex,4,GMX_GMX0_TX_OVR_BP_HELP,
T,Reserved-Reserved,33,20,Hex,5,GMX_GMX0_TX_OVR_BP_HELP,
T,EN-Per port Enable back pressure override,53,4,Hex,1,GMX_GMX0_TX_OVR_BP_HELP,
T,BP-Per port BackPressure status to use,57,4,Hex,1,GMX_GMX0_TX_OVR_BP_HELP,
T,IGN_FULL-Ignore the RX FIFO full when computing BP,61,4,Hex,1,GMX_GMX0_TX_OVR_BP_HELP,

(GMX1_TX_OVR_BP),6,Packet Interface TX Override BackPressure,GMX,GMX_GMX1_TX_OVR_BP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_TX_OVR_BP_HELP,
T,TX_PRT_BP-Per port BP sent to PKO,17,16,Hex,4,GMX_GMX1_TX_OVR_BP_HELP,
T,Reserved-Reserved,33,20,Hex,5,GMX_GMX1_TX_OVR_BP_HELP,
T,EN-Per port Enable back pressure override,53,4,Hex,1,GMX_GMX1_TX_OVR_BP_HELP,
T,BP-Per port BackPressure status to use,57,4,Hex,1,GMX_GMX1_TX_OVR_BP_HELP,
T,IGN_FULL-Ignore the RX FIFO full when computing BP,61,4,Hex,1,GMX_GMX1_TX_OVR_BP_HELP,

(GMX0_TX_PAUSE_PKT_DMAC),2,Packet TX Pause Packet DMAC field,GMX,GMX_GMX0_TX_PAUSE_PKT_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX_PAUSE_PKT_DMAC_HELP,
T,DMAC-The DMAC field placed is outbnd pause pkts,17,48,Hex,12,GMX_GMX0_TX_PAUSE_PKT_DMAC_HELP,

(GMX1_TX_PAUSE_PKT_DMAC),2,Packet TX Pause Packet DMAC field,GMX,GMX_GMX1_TX_PAUSE_PKT_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_TX_PAUSE_PKT_DMAC_HELP,
T,DMAC-The DMAC field placed is outbnd pause pkts,17,48,Hex,12,GMX_GMX1_TX_PAUSE_PKT_DMAC_HELP,

(GMX0_TX_PAUSE_PKT_TYPE),2,Packet Interface TX Pause Packet TYPE field,GMX,GMX_GMX0_TX_PAUSE_PKT_TYPE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX_PAUSE_PKT_TYPE_HELP,
T,TYPE-The TYPE field placed is outbnd pause pkts,49,16,Hex,4,GMX_GMX0_TX_PAUSE_PKT_TYPE_HELP,

(GMX1_TX_PAUSE_PKT_TYPE),2,Packet Interface TX Pause Packet TYPE field,GMX,GMX_GMX1_TX_PAUSE_PKT_TYPE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX_PAUSE_PKT_TYPE_HELP,
T,TYPE-The TYPE field placed is outbnd pause pkts,49,16,Hex,4,GMX_GMX1_TX_PAUSE_PKT_TYPE_HELP,

(GMX0_TX_PRTS),2,Common,GMX,GMX_GMX0_TX_PRTS_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_TX_PRTS_HELP,
T,PRTS-Number of ports allowed on the interface,60,5,Hex,2,GMX_GMX0_TX_PRTS_HELP,

(GMX1_TX_PRTS),2,Common,GMX,GMX_GMX1_TX_PRTS_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_TX_PRTS_HELP,
T,PRTS-Number of ports allowed on the interface,60,5,Hex,2,GMX_GMX1_TX_PRTS_HELP,

(GMX0_TX_XAUI_CTL),9,Type=RSL,GMX,GMX_GMX0_TX_XAUI_CTL_HELP
T,Reserved-Reserved,1,53,Hex,14,GMX_GMX0_TX_XAUI_CTL_HELP,
T,HG_PAUSE_HGI-HGI Field for HW generated HiGig pause packets,54,2,Hex,1,GMX_GMX0_TX_XAUI_CTL_HELP,
O,HG_EN-Enable HiGig Mode,Enable,Disable,56,1,GMX_GMX0_TX_XAUI_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX0_TX_XAUI_CTL_HELP,
O,LS_BYP-Bypass the link status as determined by the XGMII,Enable,Disable,58,1,GMX_GMX0_TX_XAUI_CTL_HELP,
T,LS-Link Status,59,2,Hex,1,GMX_GMX0_TX_XAUI_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,GMX_GMX0_TX_XAUI_CTL_HELP,
O,UNI_EN-Enable Unidirectional Mode (IEEE Clause 66),Enable,Disable,63,1,GMX_GMX0_TX_XAUI_CTL_HELP,
O,DIC_EN-Enable the deficit idle counter for IFG averaging,Enable,Disable,64,1,GMX_GMX0_TX_XAUI_CTL_HELP,

(GMX1_TX_XAUI_CTL),9,Type=RSL,GMX,GMX_GMX1_TX_XAUI_CTL_HELP
T,Reserved-Reserved,1,53,Hex,14,GMX_GMX1_TX_XAUI_CTL_HELP,
T,HG_PAUSE_HGI-HGI Field for HW generated HiGig pause packets,54,2,Hex,1,GMX_GMX1_TX_XAUI_CTL_HELP,
O,HG_EN-Enable HiGig Mode,Enable,Disable,56,1,GMX_GMX1_TX_XAUI_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX1_TX_XAUI_CTL_HELP,
O,LS_BYP-Bypass the link status as determined by the XGMII,Enable,Disable,58,1,GMX_GMX1_TX_XAUI_CTL_HELP,
T,LS-Link Status,59,2,Hex,1,GMX_GMX1_TX_XAUI_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,GMX_GMX1_TX_XAUI_CTL_HELP,
O,UNI_EN-Enable Unidirectional Mode (IEEE Clause 66),Enable,Disable,63,1,GMX_GMX1_TX_XAUI_CTL_HELP,
O,DIC_EN-Enable the deficit idle counter for IFG averaging,Enable,Disable,64,1,GMX_GMX1_TX_XAUI_CTL_HELP,

(GMX0_XAUI_EXT_LOOPBACK),3,Type=RSL,GMX,GMX_GMX0_XAUI_EXT_LOOPBACK_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_XAUI_EXT_LOOPBACK_HELP,
O,EN-Loopback enable,Enable,Disable,60,1,GMX_GMX0_XAUI_EXT_LOOPBACK_HELP,
T,THRESH-Threshhold on the TX FIFO,61,4,Hex,1,GMX_GMX0_XAUI_EXT_LOOPBACK_HELP,

(GMX1_XAUI_EXT_LOOPBACK),3,Type=RSL,GMX,GMX_GMX1_XAUI_EXT_LOOPBACK_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_XAUI_EXT_LOOPBACK_HELP,
O,EN-Loopback enable,Enable,Disable,60,1,GMX_GMX1_XAUI_EXT_LOOPBACK_HELP,
T,THRESH-Threshhold on the TX FIFO,61,4,Hex,1,GMX_GMX1_XAUI_EXT_LOOPBACK_HELP,

(GPIO_BIT_CFG0),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG0_HELP
T,Reserved-Reserved,1,49,Hex,13,GPIO_GPIO_BIT_CFG0_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG0_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG0_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG0_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG0_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG0_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG0_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG0_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG0_HELP,

(GPIO_BIT_CFG1),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG1_HELP
T,Reserved-Reserved,1,49,Hex,13,GPIO_GPIO_BIT_CFG1_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG1_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG1_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG1_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG1_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG1_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG1_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG1_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG1_HELP,

(GPIO_BIT_CFG2),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG2_HELP
T,Reserved-Reserved,1,49,Hex,13,GPIO_GPIO_BIT_CFG2_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG2_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG2_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG2_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG2_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG2_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG2_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG2_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG2_HELP,

(GPIO_BIT_CFG3),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG3_HELP
T,Reserved-Reserved,1,49,Hex,13,GPIO_GPIO_BIT_CFG3_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG3_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG3_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG3_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG3_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG3_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG3_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG3_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG3_HELP,

(GPIO_BIT_CFG4),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG4_HELP
T,Reserved-Reserved,1,49,Hex,13,GPIO_GPIO_BIT_CFG4_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG4_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG4_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG4_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG4_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG4_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG4_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG4_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG4_HELP,

(GPIO_BIT_CFG5),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG5_HELP
T,Reserved-Reserved,1,49,Hex,13,GPIO_GPIO_BIT_CFG5_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG5_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG5_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG5_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG5_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG5_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG5_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG5_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG5_HELP,

(GPIO_BIT_CFG6),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG6_HELP
T,Reserved-Reserved,1,49,Hex,13,GPIO_GPIO_BIT_CFG6_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG6_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG6_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG6_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG6_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG6_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG6_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG6_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG6_HELP,

(GPIO_BIT_CFG7),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG7_HELP
T,Reserved-Reserved,1,49,Hex,13,GPIO_GPIO_BIT_CFG7_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG7_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG7_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG7_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG7_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG7_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG7_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG7_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG7_HELP,

(GPIO_BIT_CFG8),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG8_HELP
T,Reserved-Reserved,1,49,Hex,13,GPIO_GPIO_BIT_CFG8_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG8_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG8_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG8_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG8_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG8_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG8_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG8_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG8_HELP,

(GPIO_BIT_CFG9),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG9_HELP
T,Reserved-Reserved,1,49,Hex,13,GPIO_GPIO_BIT_CFG9_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG9_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG9_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG9_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG9_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG9_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG9_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG9_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG9_HELP,

(GPIO_BIT_CFG10),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG10_HELP
T,Reserved-Reserved,1,49,Hex,13,GPIO_GPIO_BIT_CFG10_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG10_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG10_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG10_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG10_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG10_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG10_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG10_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG10_HELP,

(GPIO_BIT_CFG11),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG11_HELP
T,Reserved-Reserved,1,49,Hex,13,GPIO_GPIO_BIT_CFG11_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG11_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG11_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG11_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG11_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG11_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG11_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG11_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG11_HELP,

(GPIO_BIT_CFG12),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG12_HELP
T,Reserved-Reserved,1,49,Hex,13,GPIO_GPIO_BIT_CFG12_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG12_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG12_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG12_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG12_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG12_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG12_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG12_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG12_HELP,

(GPIO_BIT_CFG13),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG13_HELP
T,Reserved-Reserved,1,49,Hex,13,GPIO_GPIO_BIT_CFG13_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG13_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG13_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG13_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG13_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG13_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG13_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG13_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG13_HELP,

(GPIO_BIT_CFG14),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG14_HELP
T,Reserved-Reserved,1,49,Hex,13,GPIO_GPIO_BIT_CFG14_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG14_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG14_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG14_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG14_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG14_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG14_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG14_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG14_HELP,

(GPIO_BIT_CFG15),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG15_HELP
T,Reserved-Reserved,1,49,Hex,13,GPIO_GPIO_BIT_CFG15_HELP,
O,CLK_GEN-When TX_OE is set GPIO pin becomes a clock,Enable,Disable,50,1,GPIO_GPIO_BIT_CFG15_HELP,
T,CLK_SEL-Selects which of the 4 GPIO clock generators,51,2,Hex,1,GPIO_GPIO_BIT_CFG15_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG15_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG15_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG15_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG15_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG15_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG15_HELP,

(GPIO_CLK_GEN0),2,Type=NCB,GPIO,GPIO_GPIO_CLK_GEN0_HELP
T,Reserved-Reserved,1,32,Hex,8,GPIO_GPIO_CLK_GEN0_HELP,
T,N-Determines the frequency of the GPIO clk generator,33,32,Hex,8,GPIO_GPIO_CLK_GEN0_HELP,

(GPIO_CLK_GEN1),2,Type=NCB,GPIO,GPIO_GPIO_CLK_GEN1_HELP
T,Reserved-Reserved,1,32,Hex,8,GPIO_GPIO_CLK_GEN1_HELP,
T,N-Determines the frequency of the GPIO clk generator,33,32,Hex,8,GPIO_GPIO_CLK_GEN1_HELP,

(GPIO_CLK_GEN2),2,Type=NCB,GPIO,GPIO_GPIO_CLK_GEN2_HELP
T,Reserved-Reserved,1,32,Hex,8,GPIO_GPIO_CLK_GEN2_HELP,
T,N-Determines the frequency of the GPIO clk generator,33,32,Hex,8,GPIO_GPIO_CLK_GEN2_HELP,

(GPIO_CLK_GEN3),2,Type=NCB,GPIO,GPIO_GPIO_CLK_GEN3_HELP
T,Reserved-Reserved,1,32,Hex,8,GPIO_GPIO_CLK_GEN3_HELP,
T,N-Determines the frequency of the GPIO clk generator,33,32,Hex,8,GPIO_GPIO_CLK_GEN3_HELP,

(GPIO_INT_CLR),2,Type=NCB,GPIO,GPIO_GPIO_INT_CLR_HELP
T,Reserved-Reserved,1,48,Hex,12,GPIO_GPIO_INT_CLR_HELP,
T,TYPE-Clear the interrupt rising edge detector,49,16,Hex,4,GPIO_GPIO_INT_CLR_HELP,

(GPIO_RX_DAT),2,Type=NCB,GPIO,GPIO_GPIO_RX_DAT_HELP
T,Reserved-Reserved,1,48,Hex,12,GPIO_GPIO_RX_DAT_HELP,
T,DAT-GPIO Read Data,49,16,Hex,4,GPIO_GPIO_RX_DAT_HELP,

(GPIO_TX_CLR),2,Type=NCB,GPIO,GPIO_GPIO_TX_CLR_HELP
T,Reserved-Reserved,1,48,Hex,12,GPIO_GPIO_TX_CLR_HELP,
T,CLR-Bit mask to indicate which bits to drive to '0'.,49,16,Hex,4,GPIO_GPIO_TX_CLR_HELP,

(GPIO_TX_SET),2,Type=NCB,GPIO,GPIO_GPIO_TX_SET_HELP
T,Reserved-Reserved,1,48,Hex,12,GPIO_GPIO_TX_SET_HELP,
T,SET-Bit mask to indicate which bits to drive to '1'.,49,16,Hex,4,GPIO_GPIO_TX_SET_HELP,

(IOB_BIST_STATUS),19,BIST Status of IOB Memories,IOB,IOB_IOB_BIST_STATUS_HELP
T,Reserved-Reserved,1,46,Hex,12,IOB_IOB_BIST_STATUS_HELP,
O,ICNRCB-icnr_cb_reg_fifo_bist_status,Enable,Disable,47,1,IOB_IOB_BIST_STATUS_HELP,
O,ICR0-icr_bist_req_fifo0_status,Enable,Disable,48,1,IOB_IOB_BIST_STATUS_HELP,
O,ICR1-icr_bist_req_fifo1_status,Enable,Disable,49,1,IOB_IOB_BIST_STATUS_HELP,
O,ICNR1-Reserved,Enable,Disable,50,1,IOB_IOB_BIST_STATUS_HELP,
O,ICNR0-icnr_reg_mem0_bist_status,Enable,Disable,51,1,IOB_IOB_BIST_STATUS_HELP,
O,IBDR0-ibdr_bist_req_fifo0_status,Enable,Disable,52,1,IOB_IOB_BIST_STATUS_HELP,
O,IBDR1-ibdr_bist_req_fifo1_status,Enable,Disable,53,1,IOB_IOB_BIST_STATUS_HELP,
O,IBR0-ibr_bist_rsp_fifo0_status,Enable,Disable,54,1,IOB_IOB_BIST_STATUS_HELP,
O,IBR1-ibr_bist_rsp_fifo1_status,Enable,Disable,55,1,IOB_IOB_BIST_STATUS_HELP,
O,ICNRT-icnr_tag_cb_reg_fifo_bist_status,Enable,Disable,56,1,IOB_IOB_BIST_STATUS_HELP,
O,IBRQ0-ibrq_bist_req_fifo0_status,Enable,Disable,57,1,IOB_IOB_BIST_STATUS_HELP,
O,IBRQ1-ibrq_bist_req_fifo1_status,Enable,Disable,58,1,IOB_IOB_BIST_STATUS_HELP,
O,ICRN0-icr_ncb_bist_mem0_status,Enable,Disable,59,1,IOB_IOB_BIST_STATUS_HELP,
O,ICRN1-icr_ncb_bist_mem1_status,Enable,Disable,60,1,IOB_IOB_BIST_STATUS_HELP,
O,ICRP0-icr_pko_bist_mem0_status,Enable,Disable,61,1,IOB_IOB_BIST_STATUS_HELP,
O,ICRP1-icr_pko_bist_mem1_status,Enable,Disable,62,1,IOB_IOB_BIST_STATUS_HELP,
O,IBD-ibd_bist_mem0_status,Enable,Disable,63,1,IOB_IOB_BIST_STATUS_HELP,
O,ICD-icd_ncb_fifo_bist_status,Enable,Disable,64,1,IOB_IOB_BIST_STATUS_HELP,

(IOB_CTL_STATUS),6,IOB Control Status = IOB Control and Status Register,IOB,IOB_IOB_CTL_STATUS_HELP
T,Reserved-Reserved,1,59,Hex,15,IOB_IOB_CTL_STATUS_HELP,
O,OUTB_MAT-Was a match on the outbound bus to the inb pattern,Enable,Disable,60,1,IOB_IOB_CTL_STATUS_HELP,
O,INB_MAT-Was a match on the inbound bus to the inb pattern,Enable,Disable,61,1,IOB_IOB_CTL_STATUS_HELP,
O,PKO_ENB-Toggles the endian style of the FAU for the PKO.,Enable,Disable,62,1,IOB_IOB_CTL_STATUS_HELP,
O,DWB_ENB-Enables the DWB function of the IOB.,Enable,Disable,63,1,IOB_IOB_CTL_STATUS_HELP,
O,FAU_END-Toggles the endian style of the FAU. '0' is for,Enable,Disable,64,1,IOB_IOB_CTL_STATUS_HELP,

(IOB_DWB_PRI_CNT),3,DWB To CMB Priority Counter = Don't Write Back to CMB Priority Counter Enable and Timer Value,IOB,IOB_IOB_DWB_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_DWB_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of CMB access priority,Enable,Disable,49,1,IOB_IOB_DWB_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_DWB_PRI_CNT_HELP,

(IOB_FAU_TIMEOUT),3,FAU Timeout = Fetch and Add Unit Tag-Switch Timeout,IOB,IOB_IOB_FAU_TIMEOUT_HELP
T,Reserved-Reserved,1,51,Hex,13,IOB_IOB_FAU_TIMEOUT_HELP,
O,TOUT_ENB-The enable for the FAU timeout feature.,Enable,Disable,52,1,IOB_IOB_FAU_TIMEOUT_HELP,
T,TOUT_VAL-When a tag request arrives from the PP a timer is,53,12,Hex,3,IOB_IOB_FAU_TIMEOUT_HELP,

(IOB_I2C_PRI_CNT),3,IPD To CMB Store Priority Counter = IPD to CMB Store Priority Counter Enable and Timer Value,IOB,IOB_IOB_I2C_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_I2C_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of CMB access priority,Enable,Disable,49,1,IOB_IOB_I2C_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_I2C_PRI_CNT_HELP,

(IOB_INB_CONTROL_MATCH),5,IOB Inbound Control Match,IOB,IOB_IOB_INB_CONTROL_MATCH_HELP
T,Reserved-Reserved,1,35,Hex,9,IOB_IOB_INB_CONTROL_MATCH_HELP,
T,MASK-Pattern to match on the inbound NCB.,36,8,Hex,2,IOB_IOB_INB_CONTROL_MATCH_HELP,
T,OPC-Pattern to match on the inbound NCB.,44,4,Hex,1,IOB_IOB_INB_CONTROL_MATCH_HELP,
T,DST-Pattern to match on the inbound NCB.,48,9,Hex,3,IOB_IOB_INB_CONTROL_MATCH_HELP,
T,SRC-Pattern to match on the inbound NCB.,57,8,Hex,2,IOB_IOB_INB_CONTROL_MATCH_HELP,

(IOB_INB_CONTROL_MATCH_ENB),5,IOB Inbound Control Match Enable,IOB,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP
T,Reserved-Reserved,1,35,Hex,9,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP,
T,MASK-Pattern to match on the inbound NCB.,36,8,Hex,2,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP,
T,OPC-Pattern to match on the inbound NCB.,44,4,Hex,1,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP,
T,DST-Pattern to match on the inbound NCB.,48,9,Hex,3,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP,
T,SRC-Pattern to match on the inbound NCB.,57,8,Hex,2,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP,

(IOB_INB_DATA_MATCH),1,IOB Inbound Data Match,IOB,IOB_IOB_INB_DATA_MATCH_HELP
T,DATA-Pattern to match on the inbound NCB.,1,64,Hex,16,IOB_IOB_INB_DATA_MATCH_HELP,

(IOB_INB_DATA_MATCH_ENB),1,IOB Inbound Data Match Enable,IOB,IOB_IOB_INB_DATA_MATCH_ENB_HELP
T,DATA-Bit to enable match of.,1,64,Hex,16,IOB_IOB_INB_DATA_MATCH_ENB_HELP,

(IOB_INT_ENB),7,IOB's Interrupt Enable,IOB,IOB_IOB_INT_ENB_HELP
T,Reserved-Reserved,1,58,Hex,15,IOB_IOB_INT_ENB_HELP,
O,P_DAT-When set (1) and bit 5 of the IOB_INT_SUM,Enable,Disable,59,1,IOB_IOB_INT_ENB_HELP,
O,NP_DAT-When set (1) and bit 4 of the IOB_INT_SUM,Enable,Disable,60,1,IOB_IOB_INT_ENB_HELP,
O,P_EOP-When set (1) and bit 3 of the IOB_INT_SUM,Enable,Disable,61,1,IOB_IOB_INT_ENB_HELP,
O,P_SOP-When set (1) and bit 2 of the IOB_INT_SUM,Enable,Disable,62,1,IOB_IOB_INT_ENB_HELP,
O,NP_EOP-When set (1) and bit 1 of the IOB_INT_SUM,Enable,Disable,63,1,IOB_IOB_INT_ENB_HELP,
O,NP_SOP-When set (1) and bit 0 of the IOB_INT_SUM,Enable,Disable,64,1,IOB_IOB_INT_ENB_HELP,

(IOB_INT_SUM),7,IOB's Interrupt Summary Register,IOB,IOB_IOB_INT_SUM_HELP
T,Reserved-Reserved,1,58,Hex,15,IOB_IOB_INT_SUM_HELP,
O,P_DAT-Set when a data arrives before a SOP for the same,Enable,Disable,59,1,IOB_IOB_INT_SUM_HELP,
O,NP_DAT-Set when a data arrives before a SOP for the same,Enable,Disable,60,1,IOB_IOB_INT_SUM_HELP,
O,P_EOP-Set when a EOP is followed by an EOP for the same,Enable,Disable,61,1,IOB_IOB_INT_SUM_HELP,
O,P_SOP-Set when a SOP is followed by an SOP for the same,Enable,Disable,62,1,IOB_IOB_INT_SUM_HELP,
O,NP_EOP-Set when a EOP is followed by an EOP for the same,Enable,Disable,63,1,IOB_IOB_INT_SUM_HELP,
O,NP_SOP-Set when a SOP is followed by an SOP for the same,Enable,Disable,64,1,IOB_IOB_INT_SUM_HELP,

(IOB_N2C_L2C_PRI_CNT),3,NCB To CMB L2C Priority Counter = NCB to CMB L2C Priority Counter Enable and Timer Value,IOB,IOB_IOB_N2C_L2C_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_N2C_L2C_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of CMB access priority,Enable,Disable,49,1,IOB_IOB_N2C_L2C_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_N2C_L2C_PRI_CNT_HELP,

(IOB_N2C_RSP_PRI_CNT),3,NCB To CMB Response Priority Counter = NCB to CMB Response Priority Counter Enable and Timer Value,IOB,IOB_IOB_N2C_RSP_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_N2C_RSP_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of CMB access priority,Enable,Disable,49,1,IOB_IOB_N2C_RSP_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_N2C_RSP_PRI_CNT_HELP,

(IOB_OUTB_COM_PRI_CNT),3,Commit To NCB Priority Counter = Commit to NCB Priority Counter Enable and Timer Value,IOB,IOB_IOB_OUTB_COM_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_OUTB_COM_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of NCB access priority,Enable,Disable,49,1,IOB_IOB_OUTB_COM_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_OUTB_COM_PRI_CNT_HELP,

(IOB_OUTB_CONTROL_MATCH),5,IOB Outbound Control Match,IOB,IOB_IOB_OUTB_CONTROL_MATCH_HELP
T,Reserved-Reserved,1,38,Hex,10,IOB_IOB_OUTB_CONTROL_MATCH_HELP,
T,MASK-Pattern to match on the outbound NCB.,39,8,Hex,2,IOB_IOB_OUTB_CONTROL_MATCH_HELP,
O,EOT-Pattern to match on the outbound NCB.,Enable,Disable,47,1,IOB_IOB_OUTB_CONTROL_MATCH_HELP,
T,DST-Pattern to match on the outbound NCB.,48,8,Hex,2,IOB_IOB_OUTB_CONTROL_MATCH_HELP,
T,SRC-Pattern to match on the outbound NCB.,56,9,Hex,3,IOB_IOB_OUTB_CONTROL_MATCH_HELP,

(IOB_OUTB_CONTROL_MATCH_ENB),5,IOB Outbound Control Match Enable,IOB,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP
T,Reserved-Reserved,1,38,Hex,10,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP,
T,MASK-Pattern to match on the outbound NCB.,39,8,Hex,2,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP,
O,EOT-Pattern to match on the outbound NCB.,Enable,Disable,47,1,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP,
T,DST-Pattern to match on the outbound NCB.,48,8,Hex,2,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP,
T,SRC-Pattern to match on the outbound NCB.,56,9,Hex,3,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP,

(IOB_OUTB_DATA_MATCH),1,IOB Outbound Data Match,IOB,IOB_IOB_OUTB_DATA_MATCH_HELP
T,DATA-Pattern to match on the outbound NCB.,1,64,Hex,16,IOB_IOB_OUTB_DATA_MATCH_HELP,

(IOB_OUTB_DATA_MATCH_ENB),1,IOB Outbound Data Match Enable,IOB,IOB_IOB_OUTB_DATA_MATCH_ENB_HELP
T,DATA-Bit to enable match of.,1,64,Hex,16,IOB_IOB_OUTB_DATA_MATCH_ENB_HELP,

(IOB_OUTB_FPA_PRI_CNT),3,FPA To NCB Priority Counter = FPA Returns to NCB Priority Counter Enable and Timer Value,IOB,IOB_IOB_OUTB_FPA_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_OUTB_FPA_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of NCB access priority,Enable,Disable,49,1,IOB_IOB_OUTB_FPA_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_OUTB_FPA_PRI_CNT_HELP,

(IOB_OUTB_REQ_PRI_CNT),3,Request To NCB Priority Counter = Request to NCB Priority Counter Enable and Timer Value,IOB,IOB_IOB_OUTB_REQ_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_OUTB_REQ_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of NCB access priority,Enable,Disable,49,1,IOB_IOB_OUTB_REQ_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_OUTB_REQ_PRI_CNT_HELP,

(IOB_P2C_REQ_PRI_CNT),3,PKO To CMB Response Priority Counter = PKO to CMB Response Priority Counter Enable and Timer Value,IOB,IOB_IOB_P2C_REQ_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_P2C_REQ_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of CMB access priority,Enable,Disable,49,1,IOB_IOB_P2C_REQ_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_P2C_REQ_PRI_CNT_HELP,

(IOB_PKT_ERR),2,IOB Packet Error Register,IOB,IOB_IOB_PKT_ERR_HELP
T,Reserved-Reserved,1,58,Hex,15,IOB_IOB_PKT_ERR_HELP,
T,PORT-When IOB_INT_SUM[3:0] bit is set this field,59,6,Hex,2,IOB_IOB_PKT_ERR_HELP,

(IPD_1ST_MBUFF_SKIP),2,IPD First MBUFF Word Skip Size,IPD,IPD_IPD_1ST_MBUFF_SKIP_HELP
T,Reserved-Reserved,1,58,Hex,15,IPD_IPD_1ST_MBUFF_SKIP_HELP,
T,SKIP_SZ-The number of 8=byte words from the top of the,59,6,Hex,2,IPD_IPD_1ST_MBUFF_SKIP_HELP,

(IPD_1ST_NEXT_PTR_BACK),2,IPD_1st_NEXT_PTR_BACK = IPD First Next Pointer Back Values,IPD,IPD_IPD_1ST_NEXT_PTR_BACK_HELP
T,Reserved-Reserved,1,60,Hex,15,IPD_IPD_1ST_NEXT_PTR_BACK_HELP,
T,BACK-Used to find head of buffer from the nxt=hdr=ptr.,61,4,Hex,1,IPD_IPD_1ST_NEXT_PTR_BACK_HELP,

(IPD_2ND_NEXT_PTR_BACK),2,IPD_2nd_NEXT_PTR_BACK = IPD Second Next Pointer Back Value,IPD,IPD_IPD_2ND_NEXT_PTR_BACK_HELP
T,Reserved-Reserved,1,60,Hex,15,IPD_IPD_2ND_NEXT_PTR_BACK_HELP,
T,BACK-Used to find head of buffer from the nxt=hdr=ptr.,61,4,Hex,1,IPD_IPD_2ND_NEXT_PTR_BACK_HELP,

(IPD_BIST_STATUS),19,IPD BIST STATUS,IPD,IPD_IPD_BIST_STATUS_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_BIST_STATUS_HELP,
O,CSR_MEM-CSR Register Memory Bist Status.,Enable,Disable,47,1,IPD_IPD_BIST_STATUS_HELP,
O,CSR_NCMD-CSR NCB Commands Memory Bist Status.,Enable,Disable,48,1,IPD_IPD_BIST_STATUS_HELP,
O,PWQ_WQED-PWQ PIP WQE DONE Memory Bist Status.,Enable,Disable,49,1,IPD_IPD_BIST_STATUS_HELP,
O,PWQ_WP1-PWQ WQE PAGE1 PTR Memory Bist Status.,Enable,Disable,50,1,IPD_IPD_BIST_STATUS_HELP,
O,PWQ_POW-PWQ POW MEM Memory Bist Status.,Enable,Disable,51,1,IPD_IPD_BIST_STATUS_HELP,
O,IPQ_PBE1-IPQ PBE1 Memory Bist Status.,Enable,Disable,52,1,IPD_IPD_BIST_STATUS_HELP,
O,IPQ_PBE0-IPQ PBE0 Memory Bist Status.,Enable,Disable,53,1,IPD_IPD_BIST_STATUS_HELP,
O,PBM3-PBM3 Memory Bist Status.,Enable,Disable,54,1,IPD_IPD_BIST_STATUS_HELP,
O,PBM2-PBM2 Memory Bist Status.,Enable,Disable,55,1,IPD_IPD_BIST_STATUS_HELP,
O,PBM1-PBM1 Memory Bist Status.,Enable,Disable,56,1,IPD_IPD_BIST_STATUS_HELP,
O,PBM0-PBM0 Memory Bist Status.,Enable,Disable,57,1,IPD_IPD_BIST_STATUS_HELP,
O,PBM_WORD-PBM_WORD Memory Bist Status.,Enable,Disable,58,1,IPD_IPD_BIST_STATUS_HELP,
O,PWQ1-PWQ1 Memory Bist Status.,Enable,Disable,59,1,IPD_IPD_BIST_STATUS_HELP,
O,PWQ0-PWQ0 Memory Bist Status.,Enable,Disable,60,1,IPD_IPD_BIST_STATUS_HELP,
O,PRC_OFF-PRC_OFF Memory Bist Status.,Enable,Disable,61,1,IPD_IPD_BIST_STATUS_HELP,
O,IPD_OLD-IPD_OLD Memory Bist Status.,Enable,Disable,62,1,IPD_IPD_BIST_STATUS_HELP,
O,IPD_NEW-IPD_NEW Memory Bist Status.,Enable,Disable,63,1,IPD_IPD_BIST_STATUS_HELP,
O,PWP-PWP Memory Bist Status.,Enable,Disable,64,1,IPD_IPD_BIST_STATUS_HELP,

(IPD_BP_PRT_RED_END),2,IPD Backpressure Port RED Enable,IPD,IPD_IPD_BP_PRT_RED_END_HELP
T,Reserved-Reserved,1,24,Hex,6,IPD_IPD_BP_PRT_RED_END_HELP,
T,PRT_ENB-The port corresponding to the bit position in this,25,40,Hex,10,IPD_IPD_BP_PRT_RED_END_HELP,

(IPD_CLK_COUNT),1,IPD Clock Count,IPD,IPD_IPD_CLK_COUNT_HELP
T,CLK_CNT-This counter will be zeroed when reset is applied,1,64,Hex,16,IPD_IPD_CLK_COUNT_HELP,

(IPD_CTL_STATUS),15,IPS'd Control Status Register,IPD,IPD_IPD_CTL_STATUS_HELP
T,Reserved-Reserved,1,49,Hex,13,IPD_IPD_CTL_STATUS_HELP,
O,NO_WPTR-When set '1' the WQE pointers will not be used and,Enable,Disable,50,1,IPD_IPD_CTL_STATUS_HELP,
O,PQ_APKT-When set IPD_PORT_QOS_X_CNT WILL be incremented,Enable,Disable,51,1,IPD_IPD_CTL_STATUS_HELP,
O,PQ_NABUF-When set IPD_PORT_QOS_X_CNT WILL NOT be,Enable,Disable,52,1,IPD_IPD_CTL_STATUS_HELP,
O,IPD_FULL-When clear '0' the IPD acts normaly.,Enable,Disable,53,1,IPD_IPD_CTL_STATUS_HELP,
O,PKT_OFF-When clear '0' the IPD working normaly,Enable,Disable,54,1,IPD_IPD_CTL_STATUS_HELP,
O,LEN_M8-Setting of this bit will subtract 8 from the,Enable,Disable,55,1,IPD_IPD_CTL_STATUS_HELP,
O,RESET-When set '1' causes a reset of the IPD except,Enable,Disable,56,1,IPD_IPD_CTL_STATUS_HELP,
O,ADDPKT-When IPD_CTL_STATUS[ADDPKT] is set,Enable,Disable,57,1,IPD_IPD_CTL_STATUS_HELP,
O,NADDBUF-When IPD_CTL_STATUS[NADDBUF] is set,Enable,Disable,58,1,IPD_IPD_CTL_STATUS_HELP,
O,PKT_LEND-Changes PKT to little endian writes to L2C,Enable,Disable,59,1,IPD_IPD_CTL_STATUS_HELP,
O,WQE_LEND-Changes WQE to little endian writes to L2C,Enable,Disable,60,1,IPD_IPD_CTL_STATUS_HELP,
O,PBP_EN-Port back pressure enable. When set '1' enables,Enable,Disable,61,1,IPD_IPD_CTL_STATUS_HELP,
T,OPC_MODE-0 ==> All packet data (and next buffer pointers),62,2,Hex,1,IPD_IPD_CTL_STATUS_HELP,
O,IPD_EN-When set '1' enable the operation of the IPD.,Enable,Disable,64,1,IPD_IPD_CTL_STATUS_HELP,

(IPD_INT_ENB),13,IPD_INTERRUPT_ENB = IPD Interrupt Enable Register,IPD,IPD_IPD_INT_ENB_HELP
T,Reserved-Reserved,1,52,Hex,13,IPD_IPD_INT_ENB_HELP,
O,PQ_SUB-Allows an interrupt to be sent when the,Enable,Disable,53,1,IPD_IPD_INT_ENB_HELP,
O,PQ_ADD-Allows an interrupt to be sent when the,Enable,Disable,54,1,IPD_IPD_INT_ENB_HELP,
O,BC_OVR-Allows an interrupt to be sent when the,Enable,Disable,55,1,IPD_IPD_INT_ENB_HELP,
O,D_COLL-Allows an interrupt to be sent when the,Enable,Disable,56,1,IPD_IPD_INT_ENB_HELP,
O,C_COLL-Allows an interrupt to be sent when the,Enable,Disable,57,1,IPD_IPD_INT_ENB_HELP,
O,CC_OVR-Allows an interrupt to be sent when the,Enable,Disable,58,1,IPD_IPD_INT_ENB_HELP,
O,DC_OVR-Allows an interrupt to be sent when the,Enable,Disable,59,1,IPD_IPD_INT_ENB_HELP,
O,BP_SUB-Enables interrupts when a backpressure subtract,Enable,Disable,60,1,IPD_IPD_INT_ENB_HELP,
O,PRC_PAR3-Enable parity error interrupts for bits,Enable,Disable,61,1,IPD_IPD_INT_ENB_HELP,
O,PRC_PAR2-Enable parity error interrupts for bits,Enable,Disable,62,1,IPD_IPD_INT_ENB_HELP,
O,PRC_PAR1-Enable parity error interrupts for bits,Enable,Disable,63,1,IPD_IPD_INT_ENB_HELP,
O,PRC_PAR0-Enable parity error interrupts for bits,Enable,Disable,64,1,IPD_IPD_INT_ENB_HELP,

(IPD_INT_SUM),13,IPD_INTERRUPT_SUM = IPD Interrupt Summary Register,IPD,IPD_IPD_INT_SUM_HELP
T,Reserved-Reserved,1,52,Hex,13,IPD_IPD_INT_SUM_HELP,
O,PQ_SUB-Set when a port=qos does an sub to the count,Enable,Disable,53,1,IPD_IPD_INT_SUM_HELP,
O,PQ_ADD-Set when a port=qos does an add to the count,Enable,Disable,54,1,IPD_IPD_INT_SUM_HELP,
O,BC_OVR-Set when the byte=count to send to IOB overflows.,Enable,Disable,55,1,IPD_IPD_INT_SUM_HELP,
O,D_COLL-Set when the packet/WQE data to be sent to IOB,Enable,Disable,56,1,IPD_IPD_INT_SUM_HELP,
O,C_COLL-Set when the packet/WQE commands to be sent to IOB,Enable,Disable,57,1,IPD_IPD_INT_SUM_HELP,
O,CC_OVR-Set when the command credits to the IOB overflow.,Enable,Disable,58,1,IPD_IPD_INT_SUM_HELP,
O,DC_OVR-Set when the data credits to the IOB overflow.,Enable,Disable,59,1,IPD_IPD_INT_SUM_HELP,
O,BP_SUB-Set when a backpressure subtract is done with a,Enable,Disable,60,1,IPD_IPD_INT_SUM_HELP,
O,PRC_PAR3-Set when a parity error is dected for bits,Enable,Disable,61,1,IPD_IPD_INT_SUM_HELP,
O,PRC_PAR2-Set when a parity error is dected for bits,Enable,Disable,62,1,IPD_IPD_INT_SUM_HELP,
O,PRC_PAR1-Set when a parity error is dected for bits,Enable,Disable,63,1,IPD_IPD_INT_SUM_HELP,
O,PRC_PAR0-Set when a parity error is dected for bits,Enable,Disable,64,1,IPD_IPD_INT_SUM_HELP,

(IPD_NOT_1ST_MBUFF_SKIP),2,IPD Not First MBUFF Word Skip Size,IPD,IPD_IPD_NOT_1ST_MBUFF_SKIP_HELP
T,Reserved-Reserved,1,58,Hex,15,IPD_IPD_NOT_1ST_MBUFF_SKIP_HELP,
T,SKIP_SZ-The number of 8=byte words from the top of any,59,6,Hex,2,IPD_IPD_NOT_1ST_MBUFF_SKIP_HELP,

(IPD_PACKET_MBUFF_SIZE),2,IPD's PACKET MUBUF Size In Words,IPD,IPD_IPD_PACKET_MBUFF_SIZE_HELP
T,Reserved-Reserved,1,52,Hex,13,IPD_IPD_PACKET_MBUFF_SIZE_HELP,
T,MB_SIZE-The number of 8=byte words in a MBUF.,53,12,Hex,3,IPD_IPD_PACKET_MBUFF_SIZE_HELP,

(IPD_PKT_PTR_VALID),2,IPD's Packet Pointer Valid,IPD,IPD_IPD_PKT_PTR_VALID_HELP
T,Reserved-Reserved,1,35,Hex,9,IPD_IPD_PKT_PTR_VALID_HELP,
T,PTR-Pointer value.,36,29,Hex,8,IPD_IPD_PKT_PTR_VALID_HELP,

(IPD_PORT0_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT0_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT0_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT0_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT0_BP_PAGE_CNT_HELP,

(IPD_PORT1_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT1_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT1_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT1_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT1_BP_PAGE_CNT_HELP,

(IPD_PORT2_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT2_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT2_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT2_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT2_BP_PAGE_CNT_HELP,

(IPD_PORT3_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT3_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT3_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT3_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT3_BP_PAGE_CNT_HELP,

(IPD_PORT16_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT16_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT16_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT16_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT16_BP_PAGE_CNT_HELP,

(IPD_PORT17_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT17_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT17_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT17_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT17_BP_PAGE_CNT_HELP,

(IPD_PORT18_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT18_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT18_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT18_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT18_BP_PAGE_CNT_HELP,

(IPD_PORT19_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT19_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT19_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT19_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT19_BP_PAGE_CNT_HELP,

(IPD_PORT32_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT32_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT32_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT32_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT32_BP_PAGE_CNT_HELP,

(IPD_PORT33_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT33_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT33_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT33_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT33_BP_PAGE_CNT_HELP,

(IPD_PORT34_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT34_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT34_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT34_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT34_BP_PAGE_CNT_HELP,

(IPD_PORT35_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT35_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT35_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT35_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT35_BP_PAGE_CNT_HELP,

(IPD_PORT36_BP_PAGE_CNT2),3,IPD_PORTX_BP_PAGE_CNT2 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT36_BP_PAGE_CNT2_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT36_BP_PAGE_CNT2_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT36_BP_PAGE_CNT2_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT36_BP_PAGE_CNT2_HELP,

(IPD_PORT37_BP_PAGE_CNT2),3,IPD_PORTX_BP_PAGE_CNT2 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT37_BP_PAGE_CNT2_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT37_BP_PAGE_CNT2_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT37_BP_PAGE_CNT2_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT37_BP_PAGE_CNT2_HELP,

(IPD_PORT38_BP_PAGE_CNT2),3,IPD_PORTX_BP_PAGE_CNT2 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT38_BP_PAGE_CNT2_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT38_BP_PAGE_CNT2_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT38_BP_PAGE_CNT2_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT38_BP_PAGE_CNT2_HELP,

(IPD_PORT39_BP_PAGE_CNT2),3,IPD_PORTX_BP_PAGE_CNT2 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT39_BP_PAGE_CNT2_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT39_BP_PAGE_CNT2_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT39_BP_PAGE_CNT2_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT39_BP_PAGE_CNT2_HELP,

(IPD_PORT_BP_COUNTERS2_PAIR36),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS2_PAIR36_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS2_PAIR36_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS2_PAIR36_HELP,

(IPD_PORT_BP_COUNTERS2_PAIR37),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS2_PAIR37_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS2_PAIR37_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS2_PAIR37_HELP,

(IPD_PORT_BP_COUNTERS2_PAIR38),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS2_PAIR38_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS2_PAIR38_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS2_PAIR38_HELP,

(IPD_PORT_BP_COUNTERS2_PAIR39),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS2_PAIR39_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS2_PAIR39_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS2_PAIR39_HELP,

(IPD_PORT_BP_COUNTERS_PAIR0),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR0_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR0_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR0_HELP,

(IPD_PORT_BP_COUNTERS_PAIR1),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR1_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR1_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR1_HELP,

(IPD_PORT_BP_COUNTERS_PAIR2),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR2_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR2_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR2_HELP,

(IPD_PORT_BP_COUNTERS_PAIR3),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR3_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR3_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR3_HELP,

(IPD_PORT_BP_COUNTERS_PAIR16),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR16_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR16_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR16_HELP,

(IPD_PORT_BP_COUNTERS_PAIR17),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR17_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR17_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR17_HELP,

(IPD_PORT_BP_COUNTERS_PAIR18),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR18_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR18_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR18_HELP,

(IPD_PORT_BP_COUNTERS_PAIR19),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR19_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR19_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR19_HELP,

(IPD_PORT_BP_COUNTERS_PAIR32),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR32_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR32_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR32_HELP,

(IPD_PORT_BP_COUNTERS_PAIR33),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR33_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR33_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR33_HELP,

(IPD_PORT_BP_COUNTERS_PAIR34),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR34_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR34_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR34_HELP,

(IPD_PORT_BP_COUNTERS_PAIR35),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR35_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR35_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR35_HELP,

(IPD_PORT_QOS_0_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_0_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_0_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_0_CNT_HELP,

(IPD_PORT_QOS_1_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_1_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_1_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_1_CNT_HELP,

(IPD_PORT_QOS_2_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_2_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_2_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_2_CNT_HELP,

(IPD_PORT_QOS_3_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_3_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_3_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_3_CNT_HELP,

(IPD_PORT_QOS_4_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_4_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_4_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_4_CNT_HELP,

(IPD_PORT_QOS_5_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_5_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_5_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_5_CNT_HELP,

(IPD_PORT_QOS_6_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_6_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_6_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_6_CNT_HELP,

(IPD_PORT_QOS_7_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_7_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_7_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_7_CNT_HELP,

(IPD_PORT_QOS_8_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_8_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_8_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_8_CNT_HELP,

(IPD_PORT_QOS_9_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_9_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_9_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_9_CNT_HELP,

(IPD_PORT_QOS_10_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_10_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_10_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_10_CNT_HELP,

(IPD_PORT_QOS_11_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_11_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_11_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_11_CNT_HELP,

(IPD_PORT_QOS_12_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_12_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_12_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_12_CNT_HELP,

(IPD_PORT_QOS_13_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_13_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_13_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_13_CNT_HELP,

(IPD_PORT_QOS_14_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_14_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_14_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_14_CNT_HELP,

(IPD_PORT_QOS_15_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_15_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_15_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_15_CNT_HELP,

(IPD_PORT_QOS_16_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_16_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_16_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_16_CNT_HELP,

(IPD_PORT_QOS_17_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_17_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_17_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_17_CNT_HELP,

(IPD_PORT_QOS_18_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_18_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_18_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_18_CNT_HELP,

(IPD_PORT_QOS_19_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_19_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_19_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_19_CNT_HELP,

(IPD_PORT_QOS_20_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_20_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_20_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_20_CNT_HELP,

(IPD_PORT_QOS_21_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_21_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_21_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_21_CNT_HELP,

(IPD_PORT_QOS_22_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_22_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_22_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_22_CNT_HELP,

(IPD_PORT_QOS_23_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_23_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_23_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_23_CNT_HELP,

(IPD_PORT_QOS_24_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_24_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_24_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_24_CNT_HELP,

(IPD_PORT_QOS_25_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_25_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_25_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_25_CNT_HELP,

(IPD_PORT_QOS_26_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_26_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_26_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_26_CNT_HELP,

(IPD_PORT_QOS_27_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_27_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_27_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_27_CNT_HELP,

(IPD_PORT_QOS_28_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_28_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_28_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_28_CNT_HELP,

(IPD_PORT_QOS_29_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_29_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_29_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_29_CNT_HELP,

(IPD_PORT_QOS_30_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_30_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_30_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_30_CNT_HELP,

(IPD_PORT_QOS_31_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_31_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_31_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_31_CNT_HELP,

(IPD_PORT_QOS_128_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_128_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_128_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_128_CNT_HELP,

(IPD_PORT_QOS_129_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_129_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_129_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_129_CNT_HELP,

(IPD_PORT_QOS_130_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_130_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_130_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_130_CNT_HELP,

(IPD_PORT_QOS_131_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_131_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_131_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_131_CNT_HELP,

(IPD_PORT_QOS_132_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_132_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_132_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_132_CNT_HELP,

(IPD_PORT_QOS_133_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_133_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_133_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_133_CNT_HELP,

(IPD_PORT_QOS_134_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_134_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_134_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_134_CNT_HELP,

(IPD_PORT_QOS_135_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_135_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_135_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_135_CNT_HELP,

(IPD_PORT_QOS_136_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_136_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_136_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_136_CNT_HELP,

(IPD_PORT_QOS_137_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_137_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_137_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_137_CNT_HELP,

(IPD_PORT_QOS_138_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_138_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_138_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_138_CNT_HELP,

(IPD_PORT_QOS_139_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_139_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_139_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_139_CNT_HELP,

(IPD_PORT_QOS_140_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_140_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_140_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_140_CNT_HELP,

(IPD_PORT_QOS_141_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_141_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_141_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_141_CNT_HELP,

(IPD_PORT_QOS_142_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_142_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_142_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_142_CNT_HELP,

(IPD_PORT_QOS_143_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_143_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_143_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_143_CNT_HELP,

(IPD_PORT_QOS_144_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_144_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_144_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_144_CNT_HELP,

(IPD_PORT_QOS_145_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_145_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_145_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_145_CNT_HELP,

(IPD_PORT_QOS_146_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_146_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_146_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_146_CNT_HELP,

(IPD_PORT_QOS_147_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_147_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_147_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_147_CNT_HELP,

(IPD_PORT_QOS_148_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_148_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_148_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_148_CNT_HELP,

(IPD_PORT_QOS_149_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_149_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_149_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_149_CNT_HELP,

(IPD_PORT_QOS_150_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_150_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_150_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_150_CNT_HELP,

(IPD_PORT_QOS_151_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_151_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_151_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_151_CNT_HELP,

(IPD_PORT_QOS_152_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_152_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_152_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_152_CNT_HELP,

(IPD_PORT_QOS_153_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_153_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_153_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_153_CNT_HELP,

(IPD_PORT_QOS_154_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_154_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_154_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_154_CNT_HELP,

(IPD_PORT_QOS_155_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_155_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_155_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_155_CNT_HELP,

(IPD_PORT_QOS_156_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_156_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_156_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_156_CNT_HELP,

(IPD_PORT_QOS_157_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_157_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_157_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_157_CNT_HELP,

(IPD_PORT_QOS_158_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_158_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_158_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_158_CNT_HELP,

(IPD_PORT_QOS_159_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_159_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_159_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_159_CNT_HELP,

(IPD_PORT_QOS_256_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_256_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_256_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_256_CNT_HELP,

(IPD_PORT_QOS_257_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_257_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_257_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_257_CNT_HELP,

(IPD_PORT_QOS_258_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_258_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_258_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_258_CNT_HELP,

(IPD_PORT_QOS_259_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_259_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_259_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_259_CNT_HELP,

(IPD_PORT_QOS_260_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_260_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_260_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_260_CNT_HELP,

(IPD_PORT_QOS_261_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_261_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_261_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_261_CNT_HELP,

(IPD_PORT_QOS_262_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_262_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_262_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_262_CNT_HELP,

(IPD_PORT_QOS_263_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_263_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_263_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_263_CNT_HELP,

(IPD_PORT_QOS_264_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_264_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_264_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_264_CNT_HELP,

(IPD_PORT_QOS_265_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_265_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_265_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_265_CNT_HELP,

(IPD_PORT_QOS_266_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_266_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_266_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_266_CNT_HELP,

(IPD_PORT_QOS_267_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_267_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_267_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_267_CNT_HELP,

(IPD_PORT_QOS_268_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_268_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_268_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_268_CNT_HELP,

(IPD_PORT_QOS_269_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_269_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_269_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_269_CNT_HELP,

(IPD_PORT_QOS_270_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_270_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_270_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_270_CNT_HELP,

(IPD_PORT_QOS_271_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_271_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_271_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_271_CNT_HELP,

(IPD_PORT_QOS_272_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_272_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_272_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_272_CNT_HELP,

(IPD_PORT_QOS_273_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_273_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_273_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_273_CNT_HELP,

(IPD_PORT_QOS_274_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_274_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_274_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_274_CNT_HELP,

(IPD_PORT_QOS_275_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_275_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_275_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_275_CNT_HELP,

(IPD_PORT_QOS_276_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_276_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_276_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_276_CNT_HELP,

(IPD_PORT_QOS_277_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_277_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_277_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_277_CNT_HELP,

(IPD_PORT_QOS_278_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_278_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_278_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_278_CNT_HELP,

(IPD_PORT_QOS_279_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_279_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_279_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_279_CNT_HELP,

(IPD_PORT_QOS_280_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_280_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_280_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_280_CNT_HELP,

(IPD_PORT_QOS_281_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_281_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_281_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_281_CNT_HELP,

(IPD_PORT_QOS_282_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_282_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_282_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_282_CNT_HELP,

(IPD_PORT_QOS_283_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_283_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_283_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_283_CNT_HELP,

(IPD_PORT_QOS_284_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_284_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_284_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_284_CNT_HELP,

(IPD_PORT_QOS_285_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_285_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_285_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_285_CNT_HELP,

(IPD_PORT_QOS_286_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_286_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_286_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_286_CNT_HELP,

(IPD_PORT_QOS_287_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_287_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_287_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_287_CNT_HELP,

(IPD_PORT_QOS_288_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_288_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_288_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_288_CNT_HELP,

(IPD_PORT_QOS_289_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_289_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_289_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_289_CNT_HELP,

(IPD_PORT_QOS_290_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_290_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_290_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_290_CNT_HELP,

(IPD_PORT_QOS_291_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_291_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_291_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_291_CNT_HELP,

(IPD_PORT_QOS_292_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_292_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_292_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_292_CNT_HELP,

(IPD_PORT_QOS_293_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_293_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_293_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_293_CNT_HELP,

(IPD_PORT_QOS_294_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_294_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_294_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_294_CNT_HELP,

(IPD_PORT_QOS_295_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_295_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_295_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_295_CNT_HELP,

(IPD_PORT_QOS_296_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_296_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_296_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_296_CNT_HELP,

(IPD_PORT_QOS_297_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_297_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_297_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_297_CNT_HELP,

(IPD_PORT_QOS_298_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_298_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_298_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_298_CNT_HELP,

(IPD_PORT_QOS_299_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_299_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_299_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_299_CNT_HELP,

(IPD_PORT_QOS_300_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_300_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_300_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_300_CNT_HELP,

(IPD_PORT_QOS_301_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_301_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_301_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_301_CNT_HELP,

(IPD_PORT_QOS_302_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_302_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_302_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_302_CNT_HELP,

(IPD_PORT_QOS_303_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_303_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_303_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_303_CNT_HELP,

(IPD_PORT_QOS_304_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_304_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_304_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_304_CNT_HELP,

(IPD_PORT_QOS_305_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_305_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_305_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_305_CNT_HELP,

(IPD_PORT_QOS_306_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_306_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_306_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_306_CNT_HELP,

(IPD_PORT_QOS_307_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_307_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_307_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_307_CNT_HELP,

(IPD_PORT_QOS_308_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_308_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_308_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_308_CNT_HELP,

(IPD_PORT_QOS_309_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_309_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_309_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_309_CNT_HELP,

(IPD_PORT_QOS_310_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_310_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_310_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_310_CNT_HELP,

(IPD_PORT_QOS_311_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_311_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_311_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_311_CNT_HELP,

(IPD_PORT_QOS_312_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_312_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_312_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_312_CNT_HELP,

(IPD_PORT_QOS_313_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_313_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_313_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_313_CNT_HELP,

(IPD_PORT_QOS_314_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_314_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_314_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_314_CNT_HELP,

(IPD_PORT_QOS_315_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_315_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_315_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_315_CNT_HELP,

(IPD_PORT_QOS_316_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_316_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_316_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_316_CNT_HELP,

(IPD_PORT_QOS_317_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_317_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_317_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_317_CNT_HELP,

(IPD_PORT_QOS_318_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_318_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_318_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_318_CNT_HELP,

(IPD_PORT_QOS_319_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_319_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_319_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_319_CNT_HELP,

(IPD_PORT_QOS_INT0),1,X = IPD PORT-QOS Interrupt,IPD,IPD_IPD_PORT_QOS_INT0_HELP
T,INTR-Interrupt bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT0_HELP,

(IPD_PORT_QOS_INT2),1,X = IPD PORT-QOS Interrupt,IPD,IPD_IPD_PORT_QOS_INT2_HELP
T,INTR-Interrupt bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT2_HELP,

(IPD_PORT_QOS_INT4),1,X = IPD PORT-QOS Interrupt,IPD,IPD_IPD_PORT_QOS_INT4_HELP
T,INTR-Interrupt bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT4_HELP,

(IPD_PORT_QOS_INT_ENB0),1,X = IPD PORT-QOS Interrupt Enable,IPD,IPD_IPD_PORT_QOS_INT_ENB0_HELP
T,ENB-Enable bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT_ENB0_HELP,

(IPD_PORT_QOS_INT_ENB2),1,X = IPD PORT-QOS Interrupt Enable,IPD,IPD_IPD_PORT_QOS_INT_ENB2_HELP
T,ENB-Enable bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT_ENB2_HELP,

(IPD_PORT_QOS_INT_ENB4),1,X = IPD PORT-QOS Interrupt Enable,IPD,IPD_IPD_PORT_QOS_INT_ENB4_HELP
T,ENB-Enable bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT_ENB4_HELP,

(IPD_PRC_HOLD_PTR_FIFO_CTL),6,IPD's PRC Holding Pointer FIFO Control,IPD,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP
T,Reserved-Reserved,1,25,Hex,7,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,
T,MAX_PKT-Maximum number of Packet=Pointers that COULD be,26,3,Hex,1,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,
T,PRADDR-Present Packet=Pointer read address.,29,3,Hex,1,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,
T,PTR-The output of the prc=holding=fifo.,32,29,Hex,8,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,
O,CENA-Active low Chip Enable that controls the,Enable,Disable,61,1,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,
T,RADDR-Sets the address to read from in the holding.,62,3,Hex,1,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,

(IPD_PRC_PORT_PTR_FIFO_CTL),5,IPD's PRC PORT Pointer FIFO Control,IPD,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP
T,Reserved-Reserved,1,20,Hex,5,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP,
T,MAX_PKT-Maximum number of Packet=Pointers that are in,21,7,Hex,2,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP,
T,PTR-The output of the prc=port=ptr=fifo.,28,29,Hex,8,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP,
O,CENA-Active low Chip Enable to the read port of the,Enable,Disable,57,1,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP,
T,RADDR-Sets the address to read from in the port,58,7,Hex,2,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP,

(IPD_PTR_COUNT),6,IPD Page Pointer Count,IPD,IPD_IPD_PTR_COUNT_HELP
T,Reserved-Reserved,1,45,Hex,12,IPD_IPD_PTR_COUNT_HELP,
O,PKTV_CNT-PKT Ptr Valid. PASS2 Field,Enable,Disable,46,1,IPD_IPD_PTR_COUNT_HELP,
O,WQEV_CNT-WQE Ptr Valid. This value is '1' when a WQE,Enable,Disable,47,1,IPD_IPD_PTR_COUNT_HELP,
T,PFIF_CNT-See PKT_PCNT.,48,3,Hex,1,IPD_IPD_PTR_COUNT_HELP,
T,PKT_PCNT-This value plus PFIF_CNT plus 16 is the number,51,7,Hex,2,IPD_IPD_PTR_COUNT_HELP,
T,WQE_PCNT-Number of page pointers for WQE storage that are,58,7,Hex,2,IPD_IPD_PTR_COUNT_HELP,

(IPD_PWP_PTR_FIFO_CTL),7,IPD's PWP Pointer FIFO Control,IPD,IPD_IPD_PWP_PTR_FIFO_CTL_HELP
T,Reserved-Reserved,1,3,Hex,1,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
T,MAX_CNTS-Maximum number of Packet=Pointers or WQE=Pointers,4,7,Hex,2,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
T,WRADDR-Present FIFO WQE Read address.,11,8,Hex,2,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
T,PRADDR-Present FIFO Packet Read address.,19,8,Hex,2,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
T,PTR-The output of the pwp_fifo.,27,29,Hex,8,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
O,CENA-Active low Chip Enable to the read port of the,Enable,Disable,56,1,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
T,RADDR-Sets the address to read from in the pwp_fifo.,57,8,Hex,2,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,

(IPD_QOS0_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS0_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS0_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS0_RED_MARKS_HELP,

(IPD_QOS1_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS1_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS1_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS1_RED_MARKS_HELP,

(IPD_QOS2_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS2_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS2_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS2_RED_MARKS_HELP,

(IPD_QOS3_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS3_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS3_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS3_RED_MARKS_HELP,

(IPD_QOS4_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS4_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS4_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS4_RED_MARKS_HELP,

(IPD_QOS5_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS5_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS5_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS5_RED_MARKS_HELP,

(IPD_QOS6_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS6_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS6_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS6_RED_MARKS_HELP,

(IPD_QOS7_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS7_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS7_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS7_RED_MARKS_HELP,

(IPD_QUE0_FREE_PAGE_CNT),2,IPD Queue0 Free Page Count,IPD,IPD_IPD_QUE0_FREE_PAGE_CNT_HELP
T,Reserved-Reserved,1,32,Hex,8,IPD_IPD_QUE0_FREE_PAGE_CNT_HELP,
T,Q0_PCNT-Number of Queue=0 Page Pointers Available.,33,32,Hex,8,IPD_IPD_QUE0_FREE_PAGE_CNT_HELP,

(IPD_RED_PORT_ENABLE),3,IPD RED Port Enable,IPD,IPD_IPD_RED_PORT_ENABLE_HELP
T,PRB_DLY-Number (core clocks periods + 68) * 8 to wait,1,14,Hex,4,IPD_IPD_RED_PORT_ENABLE_HELP,
T,AVG_DLY-Number (core clocks periods + 10) * 8 to wait,15,14,Hex,4,IPD_IPD_RED_PORT_ENABLE_HELP,
T,PRT_ENB-The bit position will enable the corresponding,29,36,Hex,9,IPD_IPD_RED_PORT_ENABLE_HELP,

(IPD_RED_PORT_ENABLE2),2,IPD RED Port Enable2,IPD,IPD_IPD_RED_PORT_ENABLE2_HELP
T,Reserved-Reserved,1,60,Hex,15,IPD_IPD_RED_PORT_ENABLE2_HELP,
T,PRT_ENB-Bits 3=0 cooresponds to ports 39=36. These bits,61,4,Hex,1,IPD_IPD_RED_PORT_ENABLE2_HELP,

(IPD_RED_QUE0_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE0_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE0_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE0_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE0_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE0_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE0_PARAM_HELP,

(IPD_RED_QUE1_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE1_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE1_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE1_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE1_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE1_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE1_PARAM_HELP,

(IPD_RED_QUE2_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE2_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE2_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE2_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE2_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE2_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE2_PARAM_HELP,

(IPD_RED_QUE3_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE3_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE3_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE3_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE3_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE3_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE3_PARAM_HELP,

(IPD_RED_QUE4_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE4_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE4_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE4_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE4_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE4_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE4_PARAM_HELP,

(IPD_RED_QUE5_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE5_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE5_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE5_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE5_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE5_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE5_PARAM_HELP,

(IPD_RED_QUE6_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE6_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE6_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE6_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE6_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE6_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE6_PARAM_HELP,

(IPD_RED_QUE7_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE7_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE7_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE7_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE7_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE7_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE7_PARAM_HELP,

(IPD_SUB_PORT_BP_PAGE_CNT),3,IPD Subtract Port Backpressure Page Count,IPD,IPD_IPD_SUB_PORT_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,33,Hex,9,IPD_IPD_SUB_PORT_BP_PAGE_CNT_HELP,
T,PORT-The port to add the PAGE_CNT field to.,34,6,Hex,2,IPD_IPD_SUB_PORT_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers to add to,40,25,Hex,7,IPD_IPD_SUB_PORT_BP_PAGE_CNT_HELP,

(IPD_SUB_PORT_FCS),4,IPD Subtract Ports FCS Register,IPD,IPD_IPD_SUB_PORT_FCS_HELP
T,Reserved-Reserved,1,24,Hex,6,IPD_IPD_SUB_PORT_FCS_HELP,
T,PORT_BIT2-When set '1' the port corresponding to the bit,25,4,Hex,1,IPD_IPD_SUB_PORT_FCS_HELP,
T,Reserved-Reserved,29,4,Hex,1,IPD_IPD_SUB_PORT_FCS_HELP,
T,PORT_BIT-When set '1' the port corresponding to the bit,33,32,Hex,8,IPD_IPD_SUB_PORT_FCS_HELP,

(IPD_SUB_PORT_QOS_CNT),3,IPD Subtract Port QOS Count,IPD,IPD_IPD_SUB_PORT_QOS_CNT_HELP
T,Reserved-Reserved,1,23,Hex,6,IPD_IPD_SUB_PORT_QOS_CNT_HELP,
T,PORT_QOS-The port to add the CNT field to.,24,9,Hex,3,IPD_IPD_SUB_PORT_QOS_CNT_HELP,
T,CNT-The value to be added to the register selected,33,32,Hex,8,IPD_IPD_SUB_PORT_QOS_CNT_HELP,

(IPD_WQE_FPA_QUEUE),2,IPD Work-Queue-Entry FPA Page Size,IPD,IPD_IPD_WQE_FPA_QUEUE_HELP
T,Reserved-Reserved,1,61,Hex,16,IPD_IPD_WQE_FPA_QUEUE_HELP,
T,WQE_POOL-Which FPA Queue to fetch page=pointers,62,3,Hex,1,IPD_IPD_WQE_FPA_QUEUE_HELP,

(IPD_WQE_PTR_VALID),2,IPD's WQE Pointer Valid,IPD,IPD_IPD_WQE_PTR_VALID_HELP
T,Reserved-Reserved,1,35,Hex,9,IPD_IPD_WQE_PTR_VALID_HELP,
T,PTR-Pointer value.,36,29,Hex,8,IPD_IPD_WQE_PTR_VALID_HELP,

(KEY_BIST_REG),4,KEY's BIST Status Register,KEY,KEY_KEY_BIST_REG_HELP
T,Reserved-Reserved,1,61,Hex,16,KEY_KEY_BIST_REG_HELP,
O,RRC-RRC bist status.,Enable,Disable,62,1,KEY_KEY_BIST_REG_HELP,
O,MEM1-MEM = 1 bist status.,Enable,Disable,63,1,KEY_KEY_BIST_REG_HELP,
O,MEM0-MEM = 0 bist status.,Enable,Disable,64,1,KEY_KEY_BIST_REG_HELP,

(KEY_CTL_STATUS),3,KEY's Control/Status Register,KEY,KEY_KEY_CTL_STATUS_HELP
T,Reserved-Reserved,1,50,Hex,13,KEY_KEY_CTL_STATUS_HELP,
T,MEM1_ERR-Causes a flip of the ECC bit associated 38:32,51,7,Hex,2,KEY_KEY_CTL_STATUS_HELP,
T,MEM0_ERR-Causes a flip of the ECC bit associated 38:32,58,7,Hex,2,KEY_KEY_CTL_STATUS_HELP,

(KEY_INT_ENB),5,KEY's Interrupt Enable,KEY,KEY_KEY_INT_ENB_HELP
T,Reserved-Reserved,1,60,Hex,15,KEY_KEY_INT_ENB_HELP,
O,KED1_DBE-When set (1) and bit 3 of the KEY_INT_SUM,Enable,Disable,61,1,KEY_KEY_INT_ENB_HELP,
O,KED1_SBE-When set (1) and bit 2 of the KEY_INT_SUM,Enable,Disable,62,1,KEY_KEY_INT_ENB_HELP,
O,KED0_DBE-When set (1) and bit 1 of the KEY_INT_SUM,Enable,Disable,63,1,KEY_KEY_INT_ENB_HELP,
O,KED0_SBE-When set (1) and bit 0 of the KEY_INT_SUM,Enable,Disable,64,1,KEY_KEY_INT_ENB_HELP,

(KEY_INT_SUM),5,KEY's Interrupt Summary Register,KEY,KEY_KEY_INT_SUM_HELP
T,Reserved-Reserved,1,60,Hex,15,KEY_KEY_INT_SUM_HELP,
O,KED1_DBE-,Enable,Disable,61,1,KEY_KEY_INT_SUM_HELP,
O,KED1_SBE-,Enable,Disable,62,1,KEY_KEY_INT_SUM_HELP,
O,KED0_DBE-,Enable,Disable,63,1,KEY_KEY_INT_SUM_HELP,
O,KED0_SBE-,Enable,Disable,64,1,KEY_KEY_INT_SUM_HELP,

(L2C_BST0),7,L2C BIST 0 CTL/STAT,L2C,L2C_L2C_BST0_HELP
T,Reserved-Reserved,1,40,Hex,10,L2C_L2C_BST0_HELP,
O,DTBNK-DuTag Bank#,Enable,Disable,41,1,L2C_L2C_BST0_HELP,
T,WLB_MSK-Bist Results for WLB=MSK RAM [DP0=3],42,4,Hex,1,L2C_L2C_BST0_HELP,
T,DTCNT-DuTag BiST Counter (used to help isolate the failure),46,13,Hex,4,L2C_L2C_BST0_HELP,
O,DT-Bist Results for DuTAG RAM(s),Enable,Disable,59,1,L2C_L2C_BST0_HELP,
O,STIN_MSK-Bist Results for STIN=MSK RAM,Enable,Disable,60,1,L2C_L2C_BST0_HELP,
T,WLB_DAT-Bist Results for WLB=DAT RAM [DP0=3],61,4,Hex,1,L2C_L2C_BST0_HELP,

(L2C_BST1),11,L2C BIST 1 CTL/STAT,L2C,L2C_L2C_BST1_HELP
T,Reserved-Reserved,1,40,Hex,10,L2C_L2C_BST1_HELP,
O,PLC2-Bist Results for LRF RAMs (ILC),Enable,Disable,41,1,L2C_L2C_BST1_HELP,
O,PLC1-Bist Results for LRF RAMs (ILC),Enable,Disable,42,1,L2C_L2C_BST1_HELP,
O,PLC0-Bist Results for LRF RAMs (ILC),Enable,Disable,43,1,L2C_L2C_BST1_HELP,
O,ILC-Bist Results for LRF RAMs (ILC),Enable,Disable,44,1,L2C_L2C_BST1_HELP,
T,VWDF1-Bist Results for VWDF1 RAMs,45,4,Hex,1,L2C_L2C_BST1_HELP,
T,VWDF0-Bist Results for VWDF0 RAMs,49,4,Hex,1,L2C_L2C_BST1_HELP,
O,VAB_VWCF1-Bist Results for VAB VWCF1_MEM,Enable,Disable,53,1,L2C_L2C_BST1_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,L2C_L2C_BST1_HELP,
O,VAB_VWCF0-Bist Results for VAB VWCF0_MEM,Enable,Disable,55,1,L2C_L2C_BST1_HELP,
T,L2T-Bist Results for L2T (USE+8SET RAMs),56,9,Hex,3,L2C_L2C_BST1_HELP,

(L2C_BST2),8,L2C BIST 2 CTL/STAT,L2C,L2C_L2C_BST2_HELP
T,Reserved-Reserved,1,48,Hex,12,L2C_L2C_BST2_HELP,
T,MRB-Bist Results for MRB RAMs,49,4,Hex,1,L2C_L2C_BST2_HELP,
T,RMDB-Bist Results for RMDB RAMs,53,4,Hex,1,L2C_L2C_BST2_HELP,
T,RHDB-Bist Results for RHDB RAMs,57,4,Hex,1,L2C_L2C_BST2_HELP,
O,IPCBST-Bist Results for RFB IPC RAM,Enable,Disable,61,1,L2C_L2C_BST2_HELP,
O,PICBST-Bist Results for RFB PIC RAM,Enable,Disable,62,1,L2C_L2C_BST2_HELP,
O,XRDMSK-Bist Results for RFB XRD=MSK RAM,Enable,Disable,63,1,L2C_L2C_BST2_HELP,
O,XRDDAT-Bist Results for RFB XRD=DAT RAM,Enable,Disable,64,1,L2C_L2C_BST2_HELP,

(L2C_CFG),15,Specify the RSL base addresses for the block,L2C,L2C_L2C_CFG_HELP
T,Reserved-Reserved,1,44,Hex,11,L2C_L2C_CFG_HELP,
O,BSTRUN-L2 Data Store Bist Running,Enable,Disable,45,1,L2C_L2C_CFG_HELP,
O,LBIST-L2C Data Store Long Bist Sequence,Enable,Disable,46,1,L2C_L2C_CFG_HELP,
O,XOR_BANK-L2C XOR Bank Bit,Enable,Disable,47,1,L2C_L2C_CFG_HELP,
O,DPRES1-DDR1 Present/LMC1 Enable,Enable,Disable,48,1,L2C_L2C_CFG_HELP,
O,DPRES0-DDR0 Present/LMC0 Enable,Enable,Disable,49,1,L2C_L2C_CFG_HELP,
O,DFILL_DIS-L2C Dual Fill Disable,Enable,Disable,50,1,L2C_L2C_CFG_HELP,
T,FPEXP-[CYA] Forward Progress Counter Exponent,51,4,Hex,1,L2C_L2C_CFG_HELP,
O,FPEMPTY-[CYA] Forward Progress Counter Empty,Enable,Disable,55,1,L2C_L2C_CFG_HELP,
O,FPEN-[CYA] Forward Progress Counter Enable,Enable,Disable,56,1,L2C_L2C_CFG_HELP,
O,IDXALIAS-L2C Index Alias Enable,Enable,Disable,57,1,L2C_L2C_CFG_HELP,
T,MWF_CRD-MWF Credit Threshold: When the remaining MWF credits,58,4,Hex,1,L2C_L2C_CFG_HELP,
O,RSP_ARB_MODE-RSP Arbitration Mode:,Enable,Disable,62,1,L2C_L2C_CFG_HELP,
O,RFB_ARB_MODE-RFB Arbitration Mode:,Enable,Disable,63,1,L2C_L2C_CFG_HELP,
O,LRF_ARB_MODE-LRF Arbitration Mode:,Enable,Disable,64,1,L2C_L2C_CFG_HELP,

(L2C_DBG),8,L2C DEBUG Register,L2C,L2C_L2C_DBG_HELP
T,Reserved-Reserved,1,49,Hex,13,L2C_L2C_DBG_HELP,
T,LFB_ENUM-Specifies the LFB Entry# which is to be captured.,50,4,Hex,1,L2C_L2C_DBG_HELP,
O,LFB_DMP-LFB Dump Enable: When written(=1) the contents of,Enable,Disable,54,1,L2C_L2C_DBG_HELP,
T,PPNUM-When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV],55,4,Hex,1,L2C_L2C_DBG_HELP,
T,SET-When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV],59,3,Hex,1,L2C_L2C_DBG_HELP,
O,FINV-Flush=Invalidate.,Enable,Disable,62,1,L2C_L2C_DBG_HELP,
O,L2D-When enabled (and L2C_DBG[L2T]=0) fill data is,Enable,Disable,63,1,L2C_L2C_DBG_HELP,
O,L2T-When enabled L2 Tag information [VDLUphys_addr[33:18]],Enable,Disable,64,1,L2C_L2C_DBG_HELP,

(L2C_DUT),5,L2C DUTAG Register,L2C,L2C_L2C_DUT_HELP
T,Reserved-Reserved,1,32,Hex,8,L2C_L2C_DUT_HELP,
O,DTENA-DuTag Diagnostic read enable.,Enable,Disable,33,1,L2C_L2C_DUT_HELP,
O,Reserved-Reserved,Enable,Disable,34,1,L2C_L2C_DUT_HELP,
O,DT_VLD-Duplicate L1 Tag Valid bit latched in for previous,Enable,Disable,35,1,L2C_L2C_DUT_HELP,
T,DT_TAG-Duplicate L1 Tag[35:7] latched in for previous,36,29,Hex,8,L2C_L2C_DUT_HELP,

(L2C_GRPWRR0),2,L2C PP Weighted Round \#0 Register,L2C,L2C_L2C_GRPWRR0_HELP
T,PLC1RMSK-PLC1 Group#1 Weighted Round Mask,1,32,Hex,8,L2C_L2C_GRPWRR0_HELP,
T,PLC0RMSK-PLC Group#0 Weighted Round Mask,33,32,Hex,8,L2C_L2C_GRPWRR0_HELP,

(L2C_GRPWRR1),2,L2C PP Weighted Round \#1 Register,L2C,L2C_L2C_GRPWRR1_HELP
T,ILCRMSK-ILC (IOB) Weighted Round Mask,1,32,Hex,8,L2C_L2C_GRPWRR1_HELP,
T,PLC2RMSK-PLC Group#2 Weighted Round Mask,33,32,Hex,8,L2C_L2C_GRPWRR1_HELP,

(L2C_INT_EN),10,L2C Global Interrupt Enable Register,L2C,L2C_L2C_INT_EN_HELP
T,Reserved-Reserved,1,55,Hex,14,L2C_L2C_INT_EN_HELP,
O,LCK2ENA-L2 Tag Lock Error2 Interrupt Enable bit,Enable,Disable,56,1,L2C_L2C_INT_EN_HELP,
O,LCKENA-L2 Tag Lock Error Interrupt Enable bit,Enable,Disable,57,1,L2C_L2C_INT_EN_HELP,
O,L2DDEDEN-L2 Data ECC Double Error Detect(DED) Interrupt Enable bit,Enable,Disable,58,1,L2C_L2C_INT_EN_HELP,
O,L2DSECEN-L2 Data ECC Single Error Correct(SEC) Interrupt Enable bit,Enable,Disable,59,1,L2C_L2C_INT_EN_HELP,
O,L2TDEDEN-L2 Tag ECC Double Error Detect(DED) Interrupt,Enable,Disable,60,1,L2C_L2C_INT_EN_HELP,
O,L2TSECEN-L2 Tag ECC Single Error Correct(SEC) Interrupt,Enable,Disable,61,1,L2C_L2C_INT_EN_HELP,
O,OOB3EN-DMA Out of Bounds Interrupt Enable Range#3,Enable,Disable,62,1,L2C_L2C_INT_EN_HELP,
O,OOB2EN-DMA Out of Bounds Interrupt Enable Range#2,Enable,Disable,63,1,L2C_L2C_INT_EN_HELP,
O,OOB1EN-DMA Out of Bounds Interrupt Enable Range#1,Enable,Disable,64,1,L2C_L2C_INT_EN_HELP,

(L2C_INT_STAT),10,L2C Global Interrupt Status Register,L2C,L2C_L2C_INT_STAT_HELP
T,Reserved-Reserved,1,55,Hex,14,L2C_L2C_INT_STAT_HELP,
O,LCK2-HW detected a case where a Rd/Wr Miss from PP#n,Enable,Disable,56,1,L2C_L2C_INT_STAT_HELP,
O,LCK-SW attempted to LOCK DOWN the last available set of,Enable,Disable,57,1,L2C_L2C_INT_STAT_HELP,
O,L2DDED-L2D Double Error detected (DED),Enable,Disable,58,1,L2C_L2C_INT_STAT_HELP,
O,L2DSEC-L2D Single Error corrected (SEC),Enable,Disable,59,1,L2C_L2C_INT_STAT_HELP,
O,L2TDED-L2T Double Bit Error detected (DED),Enable,Disable,60,1,L2C_L2C_INT_STAT_HELP,
O,L2TSEC-L2T Single Bit Error corrected (SEC) status,Enable,Disable,61,1,L2C_L2C_INT_STAT_HELP,
O,OOB3-DMA Out of Bounds Interrupt Status Range#3,Enable,Disable,62,1,L2C_L2C_INT_STAT_HELP,
O,OOB2-DMA Out of Bounds Interrupt Status Range#2,Enable,Disable,63,1,L2C_L2C_INT_STAT_HELP,
O,OOB1-DMA Out of Bounds Interrupt Status Range#1,Enable,Disable,64,1,L2C_L2C_INT_STAT_HELP,

(L2C_LCKBASE),4,L2C LockDown Base Register,L2C,L2C_L2C_LCKBASE_HELP
T,Reserved-Reserved,1,33,Hex,9,L2C_L2C_LCKBASE_HELP,
T,LCK_BASE-Base Memory block address[33:7]. Specifies the,34,27,Hex,7,L2C_L2C_LCKBASE_HELP,
T,Reserved-Reserved,61,3,Hex,1,L2C_L2C_LCKBASE_HELP,
O,LCK_ENA-L2 Cache Lock Enable,Enable,Disable,64,1,L2C_L2C_LCKBASE_HELP,

(L2C_LCKOFF),2,L2C LockDown OFFSET Register,L2C,L2C_L2C_LCKOFF_HELP
T,Reserved-Reserved,1,54,Hex,14,L2C_L2C_LCKOFF_HELP,
T,LCK_OFFSET-LockDown block Offset. Used in determining,55,10,Hex,3,L2C_L2C_LCKOFF_HELP,

(L2C_LFB0),14,L2C LFB DEBUG 0 Register,L2C,L2C_L2C_LFB0_HELP
T,Reserved-Reserved,1,32,Hex,8,L2C_L2C_LFB0_HELP,
O,STCPND-LFB STC Pending Status,Enable,Disable,33,1,L2C_L2C_LFB0_HELP,
O,STPND-LFB ST* Pending Status,Enable,Disable,34,1,L2C_L2C_LFB0_HELP,
O,STINV-LFB ST* Invalidate Status,Enable,Disable,35,1,L2C_L2C_LFB0_HELP,
O,STCFL-LFB STC=FAIL Status,Enable,Disable,36,1,L2C_L2C_LFB0_HELP,
O,VAM-Valid Full Address Match Status,Enable,Disable,37,1,L2C_L2C_LFB0_HELP,
T,INXT-Next LFB Pointer(invalid if ITL=1),38,4,Hex,1,L2C_L2C_LFB0_HELP,
O,ITL-LFB Tail of List Indicator,Enable,Disable,42,1,L2C_L2C_LFB0_HELP,
O,IHD-LFB Head of List Indicator,Enable,Disable,43,1,L2C_L2C_LFB0_HELP,
T,SET-SET# used for DS=OP (hit=hset/miss=rset),44,3,Hex,1,L2C_L2C_LFB0_HELP,
T,VABNUM-VAB# used for LMC Miss Launch(valid only if VAM=1),47,4,Hex,1,L2C_L2C_LFB0_HELP,
T,SID-LFB Source ID,51,9,Hex,3,L2C_L2C_LFB0_HELP,
T,CMD-LFB Command,60,4,Hex,1,L2C_L2C_LFB0_HELP,
O,VLD-LFB Valid,Enable,Disable,64,1,L2C_L2C_LFB0_HELP,

(L2C_LFB1),19,L2C LFB DEBUG 1 Register,L2C,L2C_L2C_LFB1_HELP
T,Reserved-Reserved,1,45,Hex,12,L2C_L2C_LFB1_HELP,
O,DSGOING-LFB DS Going (in flight),Enable,Disable,46,1,L2C_L2C_LFB1_HELP,
T,BID-LFB DS Bid#,47,2,Hex,1,L2C_L2C_LFB1_HELP,
O,WTRSP-LFB Waiting for RSC Response [FILLSTRSP] completion,Enable,Disable,49,1,L2C_L2C_LFB1_HELP,
O,WTDW-LFB Waiting for DS=WR completion,Enable,Disable,50,1,L2C_L2C_LFB1_HELP,
O,WTDQ-LFB Waiting for LFB=DQ,Enable,Disable,51,1,L2C_L2C_LFB1_HELP,
O,WTWHP-LFB Waiting for Write=Hit Partial L2 DS=WR completion,Enable,Disable,52,1,L2C_L2C_LFB1_HELP,
O,WTWHF-LFB Waiting for Write=Hit Full L2 DS=WR completion,Enable,Disable,53,1,L2C_L2C_LFB1_HELP,
O,WTWRM-LFB Waiting for Write=Miss L2 DS=WR completion,Enable,Disable,54,1,L2C_L2C_LFB1_HELP,
O,WTSTM-LFB Waiting for Write=Miss L2 DS=WR completion,Enable,Disable,55,1,L2C_L2C_LFB1_HELP,
O,WTRDA-LFB Waiting for Read=Miss L2 DS=WR completion,Enable,Disable,56,1,L2C_L2C_LFB1_HELP,
O,WTSTDT-LFB Waiting for all ST write Data to arrive on XMD bus,Enable,Disable,57,1,L2C_L2C_LFB1_HELP,
O,WTSTRSP-LFB Waiting for ST RSC/RSD to be issued on RSP,Enable,Disable,58,1,L2C_L2C_LFB1_HELP,
O,WTSTRSC-LFB Waiting for ST RSC=Only to be issued on RSP,Enable,Disable,59,1,L2C_L2C_LFB1_HELP,
O,WTVTM-LFB Waiting for Victim Read L2 DS=RD completion,Enable,Disable,60,1,L2C_L2C_LFB1_HELP,
O,WTMFL-LFB Waiting for Memory Fill completion to MRB,Enable,Disable,61,1,L2C_L2C_LFB1_HELP,
O,PRBRTY-Probe=Retry Detected = waiting for probe completion,Enable,Disable,62,1,L2C_L2C_LFB1_HELP,
O,WTPRB-LFB Waiting for Probe,Enable,Disable,63,1,L2C_L2C_LFB1_HELP,
O,VLD-LFB Valid,Enable,Disable,64,1,L2C_L2C_LFB1_HELP,

(L2C_LFB2),3,L2C LFB DEBUG 2 Register,L2C,L2C_L2C_LFB2_HELP
T,Reserved-Reserved,1,37,Hex,10,L2C_L2C_LFB2_HELP,
T,LFB_TAG-LFB TAG[33:18],38,16,Hex,4,L2C_L2C_LFB2_HELP,
T,LFB_IDX-LFB IDX[17:7],54,11,Hex,3,L2C_L2C_LFB2_HELP,

(L2C_LFB3),3,L2C LFB DEBUG 3 Register,L2C,L2C_L2C_LFB3_HELP
T,Reserved-Reserved,1,59,Hex,15,L2C_L2C_LFB3_HELP,
O,STPARTDIS-STP/C Performance Enhancement Disable,Enable,Disable,60,1,L2C_L2C_LFB3_HELP,
T,LFB_HWM-LFB High Water Mark,61,4,Hex,1,L2C_L2C_LFB3_HELP,

(L2C_OOB),3,L2C Out of Bounds Global Enables,L2C,L2C_L2C_OOB_HELP
T,Reserved-Reserved,1,62,Hex,16,L2C_L2C_OOB_HELP,
O,DWBENA-DMA Out of Bounds Range Checker for DMA DWB,Enable,Disable,63,1,L2C_L2C_OOB_HELP,
O,STENA-DMA Out of Bounds Range Checker for DMA store,Enable,Disable,64,1,L2C_L2C_OOB_HELP,

(L2C_OOB1),6,L2C Out of Bounds Range Checker,L2C,L2C_L2C_OOB1_HELP
T,FADR-DMA initated Memory Range Checker Failing Address,1,27,Hex,7,L2C_L2C_OOB1_HELP,
O,FSRC-DMA Out of Bounds Failing Source Command,Enable,Disable,28,1,L2C_L2C_OOB1_HELP,
T,Reserved-Reserved,29,2,Hex,1,L2C_L2C_OOB1_HELP,
T,SADR-DMA initated Memory Range Checker Starting Address,31,14,Hex,4,L2C_L2C_OOB1_HELP,
T,Reserved-Reserved,45,6,Hex,2,L2C_L2C_OOB1_HELP,
T,SIZE-DMA Out of Bounds Range Checker Size,51,14,Hex,4,L2C_L2C_OOB1_HELP,

(L2C_OOB2),6,L2C Out of Bounds Range Checker,L2C,L2C_L2C_OOB2_HELP
T,FADR-DMA initated Memory Range Checker Failing Address,1,27,Hex,7,L2C_L2C_OOB2_HELP,
O,FSRC-DMA Out of Bounds Failing Source Command,Enable,Disable,28,1,L2C_L2C_OOB2_HELP,
T,Reserved-Reserved,29,2,Hex,1,L2C_L2C_OOB2_HELP,
T,SADR-DMA initated Memory Range Checker Starting Address,31,14,Hex,4,L2C_L2C_OOB2_HELP,
T,Reserved-Reserved,45,6,Hex,2,L2C_L2C_OOB2_HELP,
T,SIZE-DMA Out of Bounds Range Checker Size,51,14,Hex,4,L2C_L2C_OOB2_HELP,

(L2C_OOB3),6,L2C Out of Bounds Range Checker,L2C,L2C_L2C_OOB3_HELP
T,FADR-DMA initated Memory Range Checker Failing Address,1,27,Hex,7,L2C_L2C_OOB3_HELP,
O,FSRC-DMA Out of Bounds Failing Source Command,Enable,Disable,28,1,L2C_L2C_OOB3_HELP,
T,Reserved-Reserved,29,2,Hex,1,L2C_L2C_OOB3_HELP,
T,SADR-DMA initated Memory Range Checker Starting Address,31,14,Hex,4,L2C_L2C_OOB3_HELP,
T,Reserved-Reserved,45,6,Hex,2,L2C_L2C_OOB3_HELP,
T,SIZE-DMA Out of Bounds Range Checker Size,51,14,Hex,4,L2C_L2C_OOB3_HELP,

(L2C_PFC0),2,0 = L2 Performance Counter \#0,L2C,L2C_L2C_PFC0_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_PFC0_HELP,
T,PFCNT0-Performance Counter \#0,29,36,Hex,9,L2C_L2C_PFC0_HELP,

(L2C_PFC1),2,0 = L2 Performance Counter \#0,L2C,L2C_L2C_PFC1_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_PFC1_HELP,
T,PFCNT0-Performance Counter \#0,29,36,Hex,9,L2C_L2C_PFC1_HELP,

(L2C_PFC2),2,0 = L2 Performance Counter \#0,L2C,L2C_L2C_PFC2_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_PFC2_HELP,
T,PFCNT0-Performance Counter \#0,29,36,Hex,9,L2C_L2C_PFC2_HELP,

(L2C_PFC3),2,0 = L2 Performance Counter \#0,L2C,L2C_L2C_PFC3_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_PFC3_HELP,
T,PFCNT0-Performance Counter \#0,29,36,Hex,9,L2C_L2C_PFC3_HELP,

(L2C_PFCTL),17,L2 Performance Counter Control Register,L2C,L2C_L2C_PFCTL_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_PFCTL_HELP,
O,CNT3RDCLR-Performance Counter 3 Read Clear,Enable,Disable,29,1,L2C_L2C_PFCTL_HELP,
O,CNT2RDCLR-Performance Counter 2 Read Clear,Enable,Disable,30,1,L2C_L2C_PFCTL_HELP,
O,CNT1RDCLR-Performance Counter 1 Read Clear,Enable,Disable,31,1,L2C_L2C_PFCTL_HELP,
O,CNT0RDCLR-Performance Counter 0 Read Clear,Enable,Disable,32,1,L2C_L2C_PFCTL_HELP,
O,CNT3ENA-Performance Counter 3 Enable,Enable,Disable,33,1,L2C_L2C_PFCTL_HELP,
O,CNT3CLR-Performance Counter 3 Clear,Enable,Disable,34,1,L2C_L2C_PFCTL_HELP,
T,CNT3SEL-Performance Counter 3 Event Selector,35,6,Hex,2,L2C_L2C_PFCTL_HELP,
O,CNT2ENA-Performance Counter 2 Enable,Enable,Disable,41,1,L2C_L2C_PFCTL_HELP,
O,CNT2CLR-Performance Counter 2 Clear,Enable,Disable,42,1,L2C_L2C_PFCTL_HELP,
T,CNT2SEL-Performance Counter 2 Event Selector,43,6,Hex,2,L2C_L2C_PFCTL_HELP,
O,CNT1ENA-Performance Counter 1 Enable,Enable,Disable,49,1,L2C_L2C_PFCTL_HELP,
O,CNT1CLR-Performance Counter 1 Clear,Enable,Disable,50,1,L2C_L2C_PFCTL_HELP,
T,CNT1SEL-Performance Counter 1 Event Selector,51,6,Hex,2,L2C_L2C_PFCTL_HELP,
O,CNT0ENA-Performance Counter 0 Enable,Enable,Disable,57,1,L2C_L2C_PFCTL_HELP,
O,CNT0CLR-Performance Counter 0 Clear,Enable,Disable,58,1,L2C_L2C_PFCTL_HELP,
T,CNT0SEL-Performance Counter 0 Event Selector,59,6,Hex,2,L2C_L2C_PFCTL_HELP,

(L2C_PPGRP),13,L2C PP Group Number,L2C,L2C_L2C_PPGRP_HELP
T,Reserved-Reserved,1,40,Hex,10,L2C_L2C_PPGRP_HELP,
T,PP11GRP-PP11 PLC Group# (012),41,2,Hex,1,L2C_L2C_PPGRP_HELP,
T,PP10GRP-PP10 PLC Group# (012),43,2,Hex,1,L2C_L2C_PPGRP_HELP,
T,PP9GRP-PP9 PLC Group# (012),45,2,Hex,1,L2C_L2C_PPGRP_HELP,
T,PP8GRP-PP8 PLC Group# (012),47,2,Hex,1,L2C_L2C_PPGRP_HELP,
T,PP7GRP-PP7 PLC Group# (012),49,2,Hex,1,L2C_L2C_PPGRP_HELP,
T,PP6GRP-PP6 PLC Group# (012),51,2,Hex,1,L2C_L2C_PPGRP_HELP,
T,PP5GRP-PP5 PLC Group# (012),53,2,Hex,1,L2C_L2C_PPGRP_HELP,
T,PP4GRP-PP4 PLC Group# (012),55,2,Hex,1,L2C_L2C_PPGRP_HELP,
T,PP3GRP-PP3 PLC Group# (012),57,2,Hex,1,L2C_L2C_PPGRP_HELP,
T,PP2GRP-PP2 PLC Group# (012),59,2,Hex,1,L2C_L2C_PPGRP_HELP,
T,PP1GRP-PP1 PLC Group# (012),61,2,Hex,1,L2C_L2C_PPGRP_HELP,
T,PP0GRP-PP0 PLC Group# (012),63,2,Hex,1,L2C_L2C_PPGRP_HELP,

(L2C_SPAR0),5,L2 Set Partitioning Register (PP0-3),L2C,L2C_L2C_SPAR0_HELP
T,Reserved-Reserved,1,32,Hex,8,L2C_L2C_SPAR0_HELP,
T,UMSK3-PP[3] L2 'DO NOT USE' set partition mask,33,8,Hex,2,L2C_L2C_SPAR0_HELP,
T,UMSK2-PP[2] L2 'DO NOT USE' set partition mask,41,8,Hex,2,L2C_L2C_SPAR0_HELP,
T,UMSK1-PP[1] L2 'DO NOT USE' set partition mask,49,8,Hex,2,L2C_L2C_SPAR0_HELP,
T,UMSK0-PP[0] L2 'DO NOT USE' set partition mask,57,8,Hex,2,L2C_L2C_SPAR0_HELP,

(L2C_SPAR1),5,L2 Set Partitioning Register (PP4-7),L2C,L2C_L2C_SPAR1_HELP
T,Reserved-Reserved,1,32,Hex,8,L2C_L2C_SPAR1_HELP,
T,UMSK7-PP[7] L2 'DO NOT USE' set partition mask,33,8,Hex,2,L2C_L2C_SPAR1_HELP,
T,UMSK6-PP[6] L2 'DO NOT USE' set partition mask,41,8,Hex,2,L2C_L2C_SPAR1_HELP,
T,UMSK5-PP[5] L2 'DO NOT USE' set partition mask,49,8,Hex,2,L2C_L2C_SPAR1_HELP,
T,UMSK4-PP[4] L2 'DO NOT USE' set partition mask,57,8,Hex,2,L2C_L2C_SPAR1_HELP,

(L2C_SPAR2),5,L2 Set Partitioning Register (PP8-11),L2C,L2C_L2C_SPAR2_HELP
T,Reserved-Reserved,1,32,Hex,8,L2C_L2C_SPAR2_HELP,
T,UMSK11-PP[11] L2 'DO NOT USE' set partition mask,33,8,Hex,2,L2C_L2C_SPAR2_HELP,
T,UMSK10-PP[10] L2 'DO NOT USE' set partition mask,41,8,Hex,2,L2C_L2C_SPAR2_HELP,
T,UMSK9-PP[9] L2 'DO NOT USE' set partition mask,49,8,Hex,2,L2C_L2C_SPAR2_HELP,
T,UMSK8-PP[8] L2 'DO NOT USE' set partition mask,57,8,Hex,2,L2C_L2C_SPAR2_HELP,

(L2C_SPAR4),2,L2 Set Partitioning Register (IOB),L2C,L2C_L2C_SPAR4_HELP
T,Reserved-Reserved,1,56,Hex,14,L2C_L2C_SPAR4_HELP,
T,UMSKIOB-IOB L2 'DO NOT USE' set partition mask,57,8,Hex,2,L2C_L2C_SPAR4_HELP,

(L2D_BST0),3,L2C Data Store QUAD0 BIST Status Register,L2C,L2C_L2D_BST0_HELP
T,Reserved-Reserved,1,29,Hex,8,L2C_L2D_BST0_HELP,
O,FTL-L2C Data Store Fatal Defect(across all QUADs),Enable,Disable,30,1,L2C_L2D_BST0_HELP,
T,Q0STAT-Bist Results for QUAD0,31,34,Hex,9,L2C_L2D_BST0_HELP,

(L2D_BST1),2,L2C Data Store QUAD1 BIST Status Register,L2C,L2C_L2D_BST1_HELP
T,Reserved-Reserved,1,30,Hex,8,L2C_L2D_BST1_HELP,
T,Q1STAT-Bist Results for QUAD1,31,34,Hex,9,L2C_L2D_BST1_HELP,

(L2D_BST2),2,L2C Data Store QUAD2 BIST Status Register,L2C,L2C_L2D_BST2_HELP
T,Reserved-Reserved,1,30,Hex,8,L2C_L2D_BST2_HELP,
T,Q2STAT-Bist Results for QUAD2,31,34,Hex,9,L2C_L2D_BST2_HELP,

(L2D_BST3),2,L2C Data Store QUAD3 BIST Status Register,L2C,L2C_L2D_BST3_HELP
T,Reserved-Reserved,1,30,Hex,8,L2C_L2D_BST3_HELP,
T,Q3STAT-Bist Results for QUAD3,31,34,Hex,9,L2C_L2D_BST3_HELP,

(L2D_ERR),7,L2 Data Errors,L2C,L2C_L2D_ERR_HELP
T,Reserved-Reserved,1,58,Hex,15,L2C_L2D_ERR_HELP,
O,BMHCLSEL-L2 Bit Map Half CacheLine ECC Selector,Enable,Disable,59,1,L2C_L2D_ERR_HELP,
O,DED_ERR-L2D Double Error detected (DED),Enable,Disable,60,1,L2C_L2D_ERR_HELP,
O,SEC_ERR-L2D Single Error corrected (SEC),Enable,Disable,61,1,L2C_L2D_ERR_HELP,
O,DED_INTENA-L2 Data ECC Double Error Detect(DED) Interrupt Enable bit,Enable,Disable,62,1,L2C_L2D_ERR_HELP,
O,SEC_INTENA-L2 Data ECC Single Error Correct(SEC) Interrupt Enable bit,Enable,Disable,63,1,L2C_L2D_ERR_HELP,
O,ECC_ENA-L2 Data ECC Enable,Enable,Disable,64,1,L2C_L2D_ERR_HELP,

(L2D_FADR),5,L2 Failing Address,L2C,L2C_L2D_FADR_HELP
T,Reserved-Reserved,1,45,Hex,12,L2C_L2D_FADR_HELP,
O,FADRU-Failing L2 Data Store Upper Index bit(MSB),Enable,Disable,46,1,L2C_L2D_FADR_HELP,
T,FOWMSK-Failing OW Mask (which one of 4 OWs contained SEC/DED,47,4,Hex,1,L2C_L2D_FADR_HELP,
T,FSET-Failing SET#,51,3,Hex,1,L2C_L2D_FADR_HELP,
T,FADR-Failing L2 Data Store Lower Index bits,54,11,Hex,3,L2C_L2D_FADR_HELP,

(L2D_FSYN0),3,L2 Failing Syndrome [OW04 / OW15],L2C,L2C_L2D_FSYN0_HELP
T,Reserved-Reserved,1,44,Hex,11,L2C_L2D_FSYN0_HELP,
T,FSYN_OW1-Failing L2 Data Store SYNDROME OW[15],45,10,Hex,3,L2C_L2D_FSYN0_HELP,
T,FSYN_OW0-Failing L2 Data Store SYNDROME OW[04],55,10,Hex,3,L2C_L2D_FSYN0_HELP,

(L2D_FSYN1),3,L2 Failing Syndrome [OW26 / OW37],L2C,L2C_L2D_FSYN1_HELP
T,Reserved-Reserved,1,44,Hex,11,L2C_L2D_FSYN1_HELP,
T,FSYN_OW3-Failing L2 Data Store SYNDROME OW[37],45,10,Hex,3,L2C_L2D_FSYN1_HELP,
T,FSYN_OW2-Failing L2 Data Store SYNDROME OW[25],55,10,Hex,3,L2C_L2D_FSYN1_HELP,

(L2D_FUS0),2,L2C Data Store QUAD0 Fuse Register,L2C,L2C_L2D_FUS0_HELP
T,Reserved-Reserved,1,30,Hex,8,L2C_L2D_FUS0_HELP,
T,Q0FUS-Fuse Register for QUAD0,31,34,Hex,9,L2C_L2D_FUS0_HELP,

(L2D_FUS1),2,L2C Data Store QUAD1 Fuse Register,L2C,L2C_L2D_FUS1_HELP
T,Reserved-Reserved,1,30,Hex,8,L2C_L2D_FUS1_HELP,
T,Q1FUS-Fuse Register for QUAD1,31,34,Hex,9,L2C_L2D_FUS1_HELP,

(L2D_FUS2),2,L2C Data Store QUAD2 Fuse Register,L2C,L2C_L2D_FUS2_HELP
T,Reserved-Reserved,1,30,Hex,8,L2C_L2D_FUS2_HELP,
T,Q2FUS-Fuse Register for QUAD2,31,34,Hex,9,L2C_L2D_FUS2_HELP,

(L2D_FUS3),6,L2C Data Store QUAD3 Fuse Register,L2C,L2C_L2D_FUS3_HELP
T,Reserved-Reserved,1,24,Hex,6,L2C_L2D_FUS3_HELP,
T,EMA_CTL-L2 Data Store EMA Control,25,3,Hex,1,L2C_L2D_FUS3_HELP,
O,Reserved-Reserved,Enable,Disable,28,1,L2C_L2D_FUS3_HELP,
O,CRIP_512K-This is purely for debug and not needed in the general,Enable,Disable,29,1,L2C_L2D_FUS3_HELP,
O,CRIP_1024K-This is purely for debug and not needed in the general,Enable,Disable,30,1,L2C_L2D_FUS3_HELP,
T,Q3FUS-Fuse Register for QUAD3,31,34,Hex,9,L2C_L2D_FUS3_HELP,

(L2T_ERR),14,L2 Tag Errors,L2C,L2C_L2T_ERR_HELP
T,Reserved-Reserved,1,35,Hex,9,L2C_L2T_ERR_HELP,
O,FADRU-Failing L2 Tag Upper Address Bit (Index[10]),Enable,Disable,36,1,L2C_L2T_ERR_HELP,
O,LCK_INTENA2-L2 Tag Lock Error2 Interrupt Enable bit,Enable,Disable,37,1,L2C_L2T_ERR_HELP,
O,LCKERR2-HW detected a case where a Rd/Wr Miss from PP#n,Enable,Disable,38,1,L2C_L2T_ERR_HELP,
O,LCK_INTENA-L2 Tag Lock Error Interrupt Enable bit,Enable,Disable,39,1,L2C_L2T_ERR_HELP,
O,LCKERR-SW attempted to LOCK DOWN the last available set of,Enable,Disable,40,1,L2C_L2T_ERR_HELP,
T,FSET-Failing L2 Tag Hit Set# (1=of=8),41,3,Hex,1,L2C_L2T_ERR_HELP,
T,FADR-Failing L2 Tag Address (10=bit Index),44,10,Hex,3,L2C_L2T_ERR_HELP,
T,FSYN-When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,54,6,Hex,2,L2C_L2T_ERR_HELP,
O,DED_ERR-L2T Double Bit Error detected (DED),Enable,Disable,60,1,L2C_L2T_ERR_HELP,
O,SEC_ERR-L2T Single Bit Error corrected (SEC),Enable,Disable,61,1,L2C_L2T_ERR_HELP,
O,DED_INTENA-L2 Tag ECC Double Error Detect(DED) Interrupt,Enable,Disable,62,1,L2C_L2T_ERR_HELP,
O,SEC_INTENA-L2 Tag ECC Single Error Correct(SEC) Interrupt,Enable,Disable,63,1,L2C_L2T_ERR_HELP,
O,ECC_ENA-L2 Tag ECC Enable,Enable,Disable,64,1,L2C_L2T_ERR_HELP,

(LED_BLINK),2,LED Blink Rate (in led_clks),LED,LED_LED_BLINK_HELP
T,Reserved-Reserved,1,56,Hex,14,LED_LED_BLINK_HELP,
T,RATE-LED Blink rate in led_latch clks,57,8,Hex,2,LED_LED_BLINK_HELP,

(LED_CLK_PHASE),2,LED Clock Phase (in 64 eclks),LED,LED_LED_CLK_PHASE_HELP
T,Reserved-Reserved,1,57,Hex,15,LED_LED_CLK_PHASE_HELP,
T,PHASE-Number of 64 eclks in order to create the led_clk,58,7,Hex,2,LED_LED_CLK_PHASE_HELP,

(LED_CYLON),2,LED CYLON Effect (should remain undocumented),LED,LED_LED_CYLON_HELP
T,Reserved-Reserved,1,48,Hex,12,LED_LED_CYLON_HELP,
T,RATE-LED Cylon Effect when RATE!=0,49,16,Hex,4,LED_LED_CYLON_HELP,

(LED_DBG),2,LED Debug Port information,LED,LED_LED_DBG_HELP
T,Reserved-Reserved,1,63,Hex,16,LED_LED_DBG_HELP,
O,DBG_EN-Add Debug Port Data to the LED shift chain,Enable,Disable,64,1,LED_LED_DBG_HELP,

(LED_EN),2,LED Interface Enable,LED,LED_LED_EN_HELP
T,Reserved-Reserved,1,63,Hex,16,LED_LED_EN_HELP,
O,EN-Enable the LED interface shift=chain,Enable,Disable,64,1,LED_LED_EN_HELP,

(LED_POLARITY),2,LED Polarity,LED,LED_LED_POLARITY_HELP
T,Reserved-Reserved,1,63,Hex,16,LED_LED_POLARITY_HELP,
O,POLARITY-LED active polarity,Enable,Disable,64,1,LED_LED_POLARITY_HELP,

(LED_PRT),2,LED Port status information,LED,LED_LED_PRT_HELP
T,Reserved-Reserved,1,56,Hex,14,LED_LED_PRT_HELP,
T,PRT_EN-Which ports are enabled to display status,57,8,Hex,2,LED_LED_PRT_HELP,

(LED_PRT_FMT),2,LED Port Status Infomation Format,LED,LED_LED_PRT_FMT_HELP
T,Reserved-Reserved,1,60,Hex,15,LED_LED_PRT_FMT_HELP,
T,FORMAT-Port Status Information for each enabled port in,61,4,Hex,1,LED_LED_PRT_FMT_HELP,

(LED_PRT_STATUS0),2,LED Port Status information,LED,LED_LED_PRT_STATUS0_HELP
T,Reserved-Reserved,1,58,Hex,15,LED_LED_PRT_STATUS0_HELP,
T,STATUS-Bits that software can set to be added to the,59,6,Hex,2,LED_LED_PRT_STATUS0_HELP,

(LED_PRT_STATUS1),2,LED Port Status information,LED,LED_LED_PRT_STATUS1_HELP
T,Reserved-Reserved,1,58,Hex,15,LED_LED_PRT_STATUS1_HELP,
T,STATUS-Bits that software can set to be added to the,59,6,Hex,2,LED_LED_PRT_STATUS1_HELP,

(LED_PRT_STATUS2),2,LED Port Status information,LED,LED_LED_PRT_STATUS2_HELP
T,Reserved-Reserved,1,58,Hex,15,LED_LED_PRT_STATUS2_HELP,
T,STATUS-Bits that software can set to be added to the,59,6,Hex,2,LED_LED_PRT_STATUS2_HELP,

(LED_PRT_STATUS3),2,LED Port Status information,LED,LED_LED_PRT_STATUS3_HELP
T,Reserved-Reserved,1,58,Hex,15,LED_LED_PRT_STATUS3_HELP,
T,STATUS-Bits that software can set to be added to the,59,6,Hex,2,LED_LED_PRT_STATUS3_HELP,

(LED_PRT_STATUS4),2,LED Port Status information,LED,LED_LED_PRT_STATUS4_HELP
T,Reserved-Reserved,1,58,Hex,15,LED_LED_PRT_STATUS4_HELP,
T,STATUS-Bits that software can set to be added to the,59,6,Hex,2,LED_LED_PRT_STATUS4_HELP,

(LED_PRT_STATUS5),2,LED Port Status information,LED,LED_LED_PRT_STATUS5_HELP
T,Reserved-Reserved,1,58,Hex,15,LED_LED_PRT_STATUS5_HELP,
T,STATUS-Bits that software can set to be added to the,59,6,Hex,2,LED_LED_PRT_STATUS5_HELP,

(LED_PRT_STATUS6),2,LED Port Status information,LED,LED_LED_PRT_STATUS6_HELP
T,Reserved-Reserved,1,58,Hex,15,LED_LED_PRT_STATUS6_HELP,
T,STATUS-Bits that software can set to be added to the,59,6,Hex,2,LED_LED_PRT_STATUS6_HELP,

(LED_PRT_STATUS7),2,LED Port Status information,LED,LED_LED_PRT_STATUS7_HELP
T,Reserved-Reserved,1,58,Hex,15,LED_LED_PRT_STATUS7_HELP,
T,STATUS-Bits that software can set to be added to the,59,6,Hex,2,LED_LED_PRT_STATUS7_HELP,

(LED_UDD_CNT0),2,LED UDD Counts,LED,LED_LED_UDD_CNT0_HELP
T,Reserved-Reserved,1,58,Hex,15,LED_LED_UDD_CNT0_HELP,
T,CNT-Number of bits of user=defined data to include in,59,6,Hex,2,LED_LED_UDD_CNT0_HELP,

(LED_UDD_CNT1),2,LED UDD Counts,LED,LED_LED_UDD_CNT1_HELP
T,Reserved-Reserved,1,58,Hex,15,LED_LED_UDD_CNT1_HELP,
T,CNT-Number of bits of user=defined data to include in,59,6,Hex,2,LED_LED_UDD_CNT1_HELP,

(LED_UDD_DAT0),2,User defined data (header or trailer),LED,LED_LED_UDD_DAT0_HELP
T,Reserved-Reserved,1,32,Hex,8,LED_LED_UDD_DAT0_HELP,
T,DAT-Header or trailer UDD data to be displayed on,33,32,Hex,8,LED_LED_UDD_DAT0_HELP,

(LED_UDD_DAT1),2,User defined data (header or trailer),LED,LED_LED_UDD_DAT1_HELP
T,Reserved-Reserved,1,32,Hex,8,LED_LED_UDD_DAT1_HELP,
T,DAT-Header or trailer UDD data to be displayed on,33,32,Hex,8,LED_LED_UDD_DAT1_HELP,

(LED_UDD_DAT_CLR0),2,User defined data (header or trailer),LED,LED_LED_UDD_DAT_CLR0_HELP
T,Reserved-Reserved,1,32,Hex,8,LED_LED_UDD_DAT_CLR0_HELP,
T,CLR-Bitwise clear for the Header or trailer UDD data to,33,32,Hex,8,LED_LED_UDD_DAT_CLR0_HELP,

(LED_UDD_DAT_CLR1),2,User defined data (header or trailer),LED,LED_LED_UDD_DAT_CLR1_HELP
T,Reserved-Reserved,1,32,Hex,8,LED_LED_UDD_DAT_CLR1_HELP,
T,CLR-Bitwise clear for the Header or trailer UDD data to,33,32,Hex,8,LED_LED_UDD_DAT_CLR1_HELP,

(LED_UDD_DAT_SET0),2,User defined data (header or trailer),LED,LED_LED_UDD_DAT_SET0_HELP
T,Reserved-Reserved,1,32,Hex,8,LED_LED_UDD_DAT_SET0_HELP,
T,SET-Bitwise set for the Header or trailer UDD data to,33,32,Hex,8,LED_LED_UDD_DAT_SET0_HELP,

(LED_UDD_DAT_SET1),2,User defined data (header or trailer),LED,LED_LED_UDD_DAT_SET1_HELP
T,Reserved-Reserved,1,32,Hex,8,LED_LED_UDD_DAT_SET1_HELP,
T,SET-Bitwise set for the Header or trailer UDD data to,33,32,Hex,8,LED_LED_UDD_DAT_SET1_HELP,

(LMC0_BIST_CTL),2,Type=RSL,LMC,LMC_LMC0_BIST_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,LMC_LMC0_BIST_CTL_HELP,
O,START-A 0=>1 transition causes BiST to run.,Enable,Disable,64,1,LMC_LMC0_BIST_CTL_HELP,

(LMC1_BIST_CTL),2,Type=RSL,LMC,LMC_LMC1_BIST_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,LMC_LMC1_BIST_CTL_HELP,
O,START-A 0=>1 transition causes BiST to run.,Enable,Disable,64,1,LMC_LMC1_BIST_CTL_HELP,

(LMC0_BIST_RESULT),8,Type=RSL,LMC,LMC_LMC0_BIST_RESULT_HELP
T,Reserved-Reserved,1,53,Hex,14,LMC_LMC0_BIST_RESULT_HELP,
O,CSRD2E-BiST result of CSRD2E memory (0=pass !0=fail),Enable,Disable,54,1,LMC_LMC0_BIST_RESULT_HELP,
O,CSRE2D-BiST result of CSRE2D memory (0=pass !0=fail),Enable,Disable,55,1,LMC_LMC0_BIST_RESULT_HELP,
O,MWF-BiST result of MWF memories (0=pass !0=fail),Enable,Disable,56,1,LMC_LMC0_BIST_RESULT_HELP,
T,MWD-BiST result of MWD memories (0=pass !0=fail),57,3,Hex,1,LMC_LMC0_BIST_RESULT_HELP,
O,MWC-BiST result of MWC memories (0=pass !0=fail),Enable,Disable,60,1,LMC_LMC0_BIST_RESULT_HELP,
O,MRF-BiST result of MRF memories (0=pass !0=fail),Enable,Disable,61,1,LMC_LMC0_BIST_RESULT_HELP,
T,MRD-BiST result of MRD memories (0=pass !0=fail),62,3,Hex,1,LMC_LMC0_BIST_RESULT_HELP,

(LMC1_BIST_RESULT),8,Type=RSL,LMC,LMC_LMC1_BIST_RESULT_HELP
T,Reserved-Reserved,1,53,Hex,14,LMC_LMC1_BIST_RESULT_HELP,
O,CSRD2E-BiST result of CSRD2E memory (0=pass !0=fail),Enable,Disable,54,1,LMC_LMC1_BIST_RESULT_HELP,
O,CSRE2D-BiST result of CSRE2D memory (0=pass !0=fail),Enable,Disable,55,1,LMC_LMC1_BIST_RESULT_HELP,
O,MWF-BiST result of MWF memories (0=pass !0=fail),Enable,Disable,56,1,LMC_LMC1_BIST_RESULT_HELP,
T,MWD-BiST result of MWD memories (0=pass !0=fail),57,3,Hex,1,LMC_LMC1_BIST_RESULT_HELP,
O,MWC-BiST result of MWC memories (0=pass !0=fail),Enable,Disable,60,1,LMC_LMC1_BIST_RESULT_HELP,
O,MRF-BiST result of MRF memories (0=pass !0=fail),Enable,Disable,61,1,LMC_LMC1_BIST_RESULT_HELP,
T,MRD-BiST result of MRD memories (0=pass !0=fail),62,3,Hex,1,LMC_LMC1_BIST_RESULT_HELP,

(LMC0_COMP_CTL),7,LMC Compensation control,LMC,LMC_LMC0_COMP_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_COMP_CTL_HELP,
T,NCTL_CSR-Compensation control bits,33,4,Hex,1,LMC_LMC0_COMP_CTL_HELP,
T,Reserved-Reserved,37,8,Hex,2,LMC_LMC0_COMP_CTL_HELP,
T,NCTL_DAT-Compensation control bits,45,4,Hex,1,LMC_LMC0_COMP_CTL_HELP,
T,PCTL_CSR-Compensation control bits,49,4,Hex,1,LMC_LMC0_COMP_CTL_HELP,
T,Reserved-Reserved,53,7,Hex,2,LMC_LMC0_COMP_CTL_HELP,
T,PCTL_DAT-Compensation control bits,60,5,Hex,2,LMC_LMC0_COMP_CTL_HELP,

(LMC1_COMP_CTL),7,LMC Compensation control,LMC,LMC_LMC1_COMP_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC1_COMP_CTL_HELP,
T,NCTL_CSR-Compensation control bits,33,4,Hex,1,LMC_LMC1_COMP_CTL_HELP,
T,Reserved-Reserved,37,8,Hex,2,LMC_LMC1_COMP_CTL_HELP,
T,NCTL_DAT-Compensation control bits,45,4,Hex,1,LMC_LMC1_COMP_CTL_HELP,
T,PCTL_CSR-Compensation control bits,49,4,Hex,1,LMC_LMC1_COMP_CTL_HELP,
T,Reserved-Reserved,53,7,Hex,2,LMC_LMC1_COMP_CTL_HELP,
T,PCTL_DAT-Compensation control bits,60,5,Hex,2,LMC_LMC1_COMP_CTL_HELP,

(LMC0_CTL),19,LMC Control,LMC,LMC_LMC0_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_CTL_HELP,
T,DDR__NCTL-DDR nctl from compensation circuit,33,4,Hex,1,LMC_LMC0_CTL_HELP,
T,DDR__PCTL-DDR pctl from compensation circuit,37,4,Hex,1,LMC_LMC0_CTL_HELP,
O,SLOW_SCF-Should be cleared to zero,Enable,Disable,41,1,LMC_LMC0_CTL_HELP,
O,XOR_BANK-If (XOR_BANK == 1) then,Enable,Disable,42,1,LMC_LMC0_CTL_HELP,
T,MAX_WRITE_BATCH-Maximum number of consecutive writes to service before,43,4,Hex,1,LMC_LMC0_CTL_HELP,
T,Reserved-Reserved,47,2,Hex,1,LMC_LMC0_CTL_HELP,
O,RDIMM_ENA-Registered DIMM Enable = When set allows the use,Enable,Disable,49,1,LMC_LMC0_CTL_HELP,
O,R2R_SLOT-R2R Slot Enable: When set all read=to=read trans,Enable,Disable,50,1,LMC_LMC0_CTL_HELP,
O,INORDER_MWF-Reads as zero,Enable,Disable,51,1,LMC_LMC0_CTL_HELP,
O,INORDER_MRF-Always clear to zero,Enable,Disable,52,1,LMC_LMC0_CTL_HELP,
O,DRESET-MBZ,Enable,Disable,53,1,LMC_LMC0_CTL_HELP,
O,MODE32B-32b data Path Mode,Enable,Disable,54,1,LMC_LMC0_CTL_HELP,
O,FPRCH2-Front Porch Enable: When set the turn=off,Enable,Disable,55,1,LMC_LMC0_CTL_HELP,
O,BPRCH-Back Porch Enable: When set the turn=on time for,Enable,Disable,56,1,LMC_LMC0_CTL_HELP,
T,SIL_LAT-SILO Latency: On reads determines how many additional,57,2,Hex,1,LMC_LMC0_CTL_HELP,
T,TSKW-This component is a representation of total BOARD,59,2,Hex,1,LMC_LMC0_CTL_HELP,
T,QS_DIC-DDR2 Termination Resistor Setting,61,2,Hex,1,LMC_LMC0_CTL_HELP,
T,DIC-Drive Strength Control:,63,2,Hex,1,LMC_LMC0_CTL_HELP,

(LMC1_CTL),19,LMC Control,LMC,LMC_LMC1_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC1_CTL_HELP,
T,DDR__NCTL-DDR nctl from compensation circuit,33,4,Hex,1,LMC_LMC1_CTL_HELP,
T,DDR__PCTL-DDR pctl from compensation circuit,37,4,Hex,1,LMC_LMC1_CTL_HELP,
O,SLOW_SCF-Should be cleared to zero,Enable,Disable,41,1,LMC_LMC1_CTL_HELP,
O,XOR_BANK-If (XOR_BANK == 1) then,Enable,Disable,42,1,LMC_LMC1_CTL_HELP,
T,MAX_WRITE_BATCH-Maximum number of consecutive writes to service before,43,4,Hex,1,LMC_LMC1_CTL_HELP,
T,Reserved-Reserved,47,2,Hex,1,LMC_LMC1_CTL_HELP,
O,RDIMM_ENA-Registered DIMM Enable = When set allows the use,Enable,Disable,49,1,LMC_LMC1_CTL_HELP,
O,R2R_SLOT-R2R Slot Enable: When set all read=to=read trans,Enable,Disable,50,1,LMC_LMC1_CTL_HELP,
O,INORDER_MWF-Reads as zero,Enable,Disable,51,1,LMC_LMC1_CTL_HELP,
O,INORDER_MRF-Always clear to zero,Enable,Disable,52,1,LMC_LMC1_CTL_HELP,
O,DRESET-MBZ,Enable,Disable,53,1,LMC_LMC1_CTL_HELP,
O,MODE32B-32b data Path Mode,Enable,Disable,54,1,LMC_LMC1_CTL_HELP,
O,FPRCH2-Front Porch Enable: When set the turn=off,Enable,Disable,55,1,LMC_LMC1_CTL_HELP,
O,BPRCH-Back Porch Enable: When set the turn=on time for,Enable,Disable,56,1,LMC_LMC1_CTL_HELP,
T,SIL_LAT-SILO Latency: On reads determines how many additional,57,2,Hex,1,LMC_LMC1_CTL_HELP,
T,TSKW-This component is a representation of total BOARD,59,2,Hex,1,LMC_LMC1_CTL_HELP,
T,QS_DIC-DDR2 Termination Resistor Setting,61,2,Hex,1,LMC_LMC1_CTL_HELP,
T,DIC-Drive Strength Control:,63,2,Hex,1,LMC_LMC1_CTL_HELP,

(LMC0_CTL1),8,LMC Control1,LMC,LMC_LMC0_CTL1_HELP
T,Reserved-Reserved,1,43,Hex,11,LMC_LMC0_CTL1_HELP,
O,ECC_ADR-Include memory reference address in the ECC calculation,Enable,Disable,44,1,LMC_LMC0_CTL1_HELP,
T,FORCEWRITE-Force the oldest outstanding write to complete after,45,4,Hex,1,LMC_LMC0_CTL1_HELP,
T,IDLEPOWER-Enter power=down mode after the memory controller has,49,3,Hex,1,LMC_LMC0_CTL1_HELP,
T,SEQUENCE-Instruction sequence that is run after a 0=>1 transition,52,3,Hex,1,LMC_LMC0_CTL1_HELP,
O,SIL_MODE-Read Silo mode.  0=envelope 1=self=timed.,Enable,Disable,55,1,LMC_LMC0_CTL1_HELP,
O,DCC_ENABLE-Duty Cycle Corrector Enable.,Enable,Disable,56,1,LMC_LMC0_CTL1_HELP,
T,Reserved-Reserved,57,8,Hex,2,LMC_LMC0_CTL1_HELP,

(LMC1_CTL1),8,LMC Control1,LMC,LMC_LMC1_CTL1_HELP
T,Reserved-Reserved,1,43,Hex,11,LMC_LMC1_CTL1_HELP,
O,ECC_ADR-Include memory reference address in the ECC calculation,Enable,Disable,44,1,LMC_LMC1_CTL1_HELP,
T,FORCEWRITE-Force the oldest outstanding write to complete after,45,4,Hex,1,LMC_LMC1_CTL1_HELP,
T,IDLEPOWER-Enter power=down mode after the memory controller has,49,3,Hex,1,LMC_LMC1_CTL1_HELP,
T,SEQUENCE-Instruction sequence that is run after a 0=>1 transition,52,3,Hex,1,LMC_LMC1_CTL1_HELP,
O,SIL_MODE-Read Silo mode.  0=envelope 1=self=timed.,Enable,Disable,55,1,LMC_LMC1_CTL1_HELP,
O,DCC_ENABLE-Duty Cycle Corrector Enable.,Enable,Disable,56,1,LMC_LMC1_CTL1_HELP,
T,Reserved-Reserved,57,8,Hex,2,LMC_LMC1_CTL1_HELP,

(LMC0_DCLK_CNT_HI),2,Performance Counters,LMC,LMC_LMC0_DCLK_CNT_HI_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_DCLK_CNT_HI_HELP,
T,DCLKCNT_HI-Performance Counter that counts dclks,33,32,Hex,8,LMC_LMC0_DCLK_CNT_HI_HELP,

(LMC1_DCLK_CNT_HI),2,Performance Counters,LMC,LMC_LMC1_DCLK_CNT_HI_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC1_DCLK_CNT_HI_HELP,
T,DCLKCNT_HI-Performance Counter that counts dclks,33,32,Hex,8,LMC_LMC1_DCLK_CNT_HI_HELP,

(LMC0_DCLK_CNT_LO),2,Performance Counters,LMC,LMC_LMC0_DCLK_CNT_LO_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_DCLK_CNT_LO_HELP,
T,DCLKCNT_LO-Performance Counter that counts dclks,33,32,Hex,8,LMC_LMC0_DCLK_CNT_LO_HELP,

(LMC1_DCLK_CNT_LO),2,Performance Counters,LMC,LMC_LMC1_DCLK_CNT_LO_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC1_DCLK_CNT_LO_HELP,
T,DCLKCNT_LO-Performance Counter that counts dclks,33,32,Hex,8,LMC_LMC1_DCLK_CNT_LO_HELP,

(LMC0_DCLK_CTL),5,LMC DCLK generation control,LMC,LMC_LMC0_DCLK_CTL_HELP
T,Reserved-Reserved,1,56,Hex,14,LMC_LMC0_DCLK_CTL_HELP,
O,OFF90_ENA-0=use global DCLK (i.e. the PLL) directly for LMC1,Enable,Disable,57,1,LMC_LMC0_DCLK_CTL_HELP,
O,DCLK90_BYP-0=90 degree DCLK DLL uses sampled delay from LMC0,Enable,Disable,58,1,LMC_LMC0_DCLK_CTL_HELP,
O,DCLK90_LD-The 90 degree DCLK DLL samples the delay setting,Enable,Disable,59,1,LMC_LMC0_DCLK_CTL_HELP,
T,DCLK90_VLU-Manual open=loop delay setting.,60,5,Hex,2,LMC_LMC0_DCLK_CTL_HELP,

(LMC1_DCLK_CTL),5,LMC DCLK generation control,LMC,LMC_LMC1_DCLK_CTL_HELP
T,Reserved-Reserved,1,56,Hex,14,LMC_LMC1_DCLK_CTL_HELP,
O,OFF90_ENA-0=use global DCLK (i.e. the PLL) directly for LMC1,Enable,Disable,57,1,LMC_LMC1_DCLK_CTL_HELP,
O,DCLK90_BYP-0=90 degree DCLK DLL uses sampled delay from LMC0,Enable,Disable,58,1,LMC_LMC1_DCLK_CTL_HELP,
O,DCLK90_LD-The 90 degree DCLK DLL samples the delay setting,Enable,Disable,59,1,LMC_LMC1_DCLK_CTL_HELP,
T,DCLK90_VLU-Manual open=loop delay setting.,60,5,Hex,2,LMC_LMC1_DCLK_CTL_HELP,

(LMC0_DDR2_CTL),18,LMC DDR2 & DLL Control Register,LMC,LMC_LMC0_DDR2_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_DDR2_CTL_HELP,
O,BANK8-For 8 bank DDR2 parts,Enable,Disable,33,1,LMC_LMC0_DDR2_CTL_HELP,
O,BURST8-8=burst mode.,Enable,Disable,34,1,LMC_LMC0_DDR2_CTL_HELP,
T,ADDLAT-Additional Latency for posted CAS,35,3,Hex,1,LMC_LMC0_DDR2_CTL_HELP,
O,POCAS-Enable the Posted CAS feature of DDR2.,Enable,Disable,38,1,LMC_LMC0_DDR2_CTL_HELP,
O,BWCNT-Bus utilization counter Clear.,Enable,Disable,39,1,LMC_LMC0_DDR2_CTL_HELP,
T,TWR-DDR Write Recovery time (tWR). Last Wr Brst to Pre delay,40,3,Hex,1,LMC_LMC0_DDR2_CTL_HELP,
O,SILO_HC-Delays the read sample window by a Half Cycle.,Enable,Disable,43,1,LMC_LMC0_DDR2_CTL_HELP,
T,DDR_EOF-Early Fill Counter Init.,44,4,Hex,1,LMC_LMC0_DDR2_CTL_HELP,
T,TFAW-tFAW = Cycles = RNDUP[tFAW(ns)/tcyc(ns)] = 1,48,5,Hex,2,LMC_LMC0_DDR2_CTL_HELP,
O,CRIP_MODE-Cripple Mode = When set the LMC allows only,Enable,Disable,53,1,LMC_LMC0_DDR2_CTL_HELP,
O,DDR2T-Turn on the DDR 2T mode. 2 cycle window for CMD and,Enable,Disable,54,1,LMC_LMC0_DDR2_CTL_HELP,
O,ODT_ENA-Enable Obsolete ODT on Reads,Enable,Disable,55,1,LMC_LMC0_DDR2_CTL_HELP,
O,QDLL_ENA-MBZ,Enable,Disable,56,1,LMC_LMC0_DDR2_CTL_HELP,
T,DLL90_VLU-MBZ,57,5,Hex,2,LMC_LMC0_DDR2_CTL_HELP,
O,DLL90_BYP-MBZ,Enable,Disable,62,1,LMC_LMC0_DDR2_CTL_HELP,
O,RDQS-DDR2 RDQS mode. When set configures memory subsystem to,Enable,Disable,63,1,LMC_LMC0_DDR2_CTL_HELP,
O,DDR2-Should be set,Enable,Disable,64,1,LMC_LMC0_DDR2_CTL_HELP,

(LMC1_DDR2_CTL),18,LMC DDR2 & DLL Control Register,LMC,LMC_LMC1_DDR2_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC1_DDR2_CTL_HELP,
O,BANK8-For 8 bank DDR2 parts,Enable,Disable,33,1,LMC_LMC1_DDR2_CTL_HELP,
O,BURST8-8=burst mode.,Enable,Disable,34,1,LMC_LMC1_DDR2_CTL_HELP,
T,ADDLAT-Additional Latency for posted CAS,35,3,Hex,1,LMC_LMC1_DDR2_CTL_HELP,
O,POCAS-Enable the Posted CAS feature of DDR2.,Enable,Disable,38,1,LMC_LMC1_DDR2_CTL_HELP,
O,BWCNT-Bus utilization counter Clear.,Enable,Disable,39,1,LMC_LMC1_DDR2_CTL_HELP,
T,TWR-DDR Write Recovery time (tWR). Last Wr Brst to Pre delay,40,3,Hex,1,LMC_LMC1_DDR2_CTL_HELP,
O,SILO_HC-Delays the read sample window by a Half Cycle.,Enable,Disable,43,1,LMC_LMC1_DDR2_CTL_HELP,
T,DDR_EOF-Early Fill Counter Init.,44,4,Hex,1,LMC_LMC1_DDR2_CTL_HELP,
T,TFAW-tFAW = Cycles = RNDUP[tFAW(ns)/tcyc(ns)] = 1,48,5,Hex,2,LMC_LMC1_DDR2_CTL_HELP,
O,CRIP_MODE-Cripple Mode = When set the LMC allows only,Enable,Disable,53,1,LMC_LMC1_DDR2_CTL_HELP,
O,DDR2T-Turn on the DDR 2T mode. 2 cycle window for CMD and,Enable,Disable,54,1,LMC_LMC1_DDR2_CTL_HELP,
O,ODT_ENA-Enable Obsolete ODT on Reads,Enable,Disable,55,1,LMC_LMC1_DDR2_CTL_HELP,
O,QDLL_ENA-MBZ,Enable,Disable,56,1,LMC_LMC1_DDR2_CTL_HELP,
T,DLL90_VLU-MBZ,57,5,Hex,2,LMC_LMC1_DDR2_CTL_HELP,
O,DLL90_BYP-MBZ,Enable,Disable,62,1,LMC_LMC1_DDR2_CTL_HELP,
O,RDQS-DDR2 RDQS mode. When set configures memory subsystem to,Enable,Disable,63,1,LMC_LMC1_DDR2_CTL_HELP,
O,DDR2-Should be set,Enable,Disable,64,1,LMC_LMC1_DDR2_CTL_HELP,

(LMC0_DELAY_CFG),6,Open-loop delay line settings,LMC,LMC_LMC0_DELAY_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,LMC_LMC0_DELAY_CFG_HELP,
T,DQ-Setting for DQ  delay line,51,4,Hex,1,LMC_LMC0_DELAY_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,LMC_LMC0_DELAY_CFG_HELP,
T,CMD-Setting for CMD delay line,56,4,Hex,1,LMC_LMC0_DELAY_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,60,1,LMC_LMC0_DELAY_CFG_HELP,
T,CLK-Setting for CLK delay line,61,4,Hex,1,LMC_LMC0_DELAY_CFG_HELP,

(LMC1_DELAY_CFG),6,Open-loop delay line settings,LMC,LMC_LMC1_DELAY_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,LMC_LMC1_DELAY_CFG_HELP,
T,DQ-Setting for DQ  delay line,51,4,Hex,1,LMC_LMC1_DELAY_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,LMC_LMC1_DELAY_CFG_HELP,
T,CMD-Setting for CMD delay line,56,4,Hex,1,LMC_LMC1_DELAY_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,60,1,LMC_LMC1_DELAY_CFG_HELP,
T,CLK-Setting for CLK delay line,61,4,Hex,1,LMC_LMC1_DELAY_CFG_HELP,

(LMC0_DLL_CTL),5,LMC DLL control and DCLK reset,LMC,LMC_LMC0_DLL_CTL_HELP
T,Reserved-Reserved,1,56,Hex,14,LMC_LMC0_DLL_CTL_HELP,
O,DRESET-Dclk domain reset.  The reset signal that is used by the,Enable,Disable,57,1,LMC_LMC0_DLL_CTL_HELP,
O,DLL90_BYP-DDR DLL90 Bypass: When set the DDR90 DLL is to be,Enable,Disable,58,1,LMC_LMC0_DLL_CTL_HELP,
O,DLL90_ENA-DDR Quad DLL Enable: A 0=>1 transition on this bit after,Enable,Disable,59,1,LMC_LMC0_DLL_CTL_HELP,
T,DLL90_VLU-Contains the open loop setting value for the DDR90 delay,60,5,Hex,2,LMC_LMC0_DLL_CTL_HELP,

(LMC1_DLL_CTL),5,LMC DLL control and DCLK reset,LMC,LMC_LMC1_DLL_CTL_HELP
T,Reserved-Reserved,1,56,Hex,14,LMC_LMC1_DLL_CTL_HELP,
O,DRESET-Dclk domain reset.  The reset signal that is used by the,Enable,Disable,57,1,LMC_LMC1_DLL_CTL_HELP,
O,DLL90_BYP-DDR DLL90 Bypass: When set the DDR90 DLL is to be,Enable,Disable,58,1,LMC_LMC1_DLL_CTL_HELP,
O,DLL90_ENA-DDR Quad DLL Enable: A 0=>1 transition on this bit after,Enable,Disable,59,1,LMC_LMC1_DLL_CTL_HELP,
T,DLL90_VLU-Contains the open loop setting value for the DDR90 delay,60,5,Hex,2,LMC_LMC1_DLL_CTL_HELP,

(LMC0_DUAL_MEMCFG),5,LMC Dual Memory Configuration Register,LMC,LMC_LMC0_DUAL_MEMCFG_HELP
T,Reserved-Reserved,1,44,Hex,11,LMC_LMC0_DUAL_MEMCFG_HELP,
O,BANK8-See LMC_DDR2_CTL[BANK8],Enable,Disable,45,1,LMC_LMC0_DUAL_MEMCFG_HELP,
T,ROW_LSB-See LMC_MEM_CFG0[ROW_LSB],46,3,Hex,1,LMC_LMC0_DUAL_MEMCFG_HELP,
T,Reserved-Reserved,49,8,Hex,2,LMC_LMC0_DUAL_MEMCFG_HELP,
T,CS_MASK-Chip select mask.,57,8,Hex,2,LMC_LMC0_DUAL_MEMCFG_HELP,

(LMC1_DUAL_MEMCFG),5,LMC Dual Memory Configuration Register,LMC,LMC_LMC1_DUAL_MEMCFG_HELP
T,Reserved-Reserved,1,44,Hex,11,LMC_LMC1_DUAL_MEMCFG_HELP,
O,BANK8-See LMC_DDR2_CTL[BANK8],Enable,Disable,45,1,LMC_LMC1_DUAL_MEMCFG_HELP,
T,ROW_LSB-See LMC_MEM_CFG0[ROW_LSB],46,3,Hex,1,LMC_LMC1_DUAL_MEMCFG_HELP,
T,Reserved-Reserved,49,8,Hex,2,LMC_LMC1_DUAL_MEMCFG_HELP,
T,CS_MASK-Chip select mask.,57,8,Hex,2,LMC_LMC1_DUAL_MEMCFG_HELP,

(LMC0_ECC_SYND),5,MRD ECC Syndromes,LMC,LMC_LMC0_ECC_SYND_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_ECC_SYND_HELP,
T,MRDSYN3-MRD ECC Syndrome Quad3,33,8,Hex,2,LMC_LMC0_ECC_SYND_HELP,
T,MRDSYN2-MRD ECC Syndrome Quad2,41,8,Hex,2,LMC_LMC0_ECC_SYND_HELP,
T,MRDSYN1-MRD ECC Syndrome Quad1,49,8,Hex,2,LMC_LMC0_ECC_SYND_HELP,
T,MRDSYN0-MRD ECC Syndrome Quad0,57,8,Hex,2,LMC_LMC0_ECC_SYND_HELP,

(LMC1_ECC_SYND),5,MRD ECC Syndromes,LMC,LMC_LMC1_ECC_SYND_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC1_ECC_SYND_HELP,
T,MRDSYN3-MRD ECC Syndrome Quad3,33,8,Hex,2,LMC_LMC1_ECC_SYND_HELP,
T,MRDSYN2-MRD ECC Syndrome Quad2,41,8,Hex,2,LMC_LMC1_ECC_SYND_HELP,
T,MRDSYN1-MRD ECC Syndrome Quad1,49,8,Hex,2,LMC_LMC1_ECC_SYND_HELP,
T,MRDSYN0-MRD ECC Syndrome Quad0,57,8,Hex,2,LMC_LMC1_ECC_SYND_HELP,

(LMC0_FADR),6,LMC Failing Address Register (SEC/DED),LMC,LMC_LMC0_FADR_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_FADR_HELP,
T,FDIMM-Failing DIMM#,33,2,Hex,1,LMC_LMC0_FADR_HELP,
O,FBUNK-Failing Rank,Enable,Disable,35,1,LMC_LMC0_FADR_HELP,
T,FBANK-Failing Bank[2:0],36,3,Hex,1,LMC_LMC0_FADR_HELP,
T,FROW-Failing Row Address[13:0],39,14,Hex,4,LMC_LMC0_FADR_HELP,
T,FCOL-Failing Column Start Address[11:0],53,12,Hex,3,LMC_LMC0_FADR_HELP,

(LMC1_FADR),6,LMC Failing Address Register (SEC/DED),LMC,LMC_LMC1_FADR_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC1_FADR_HELP,
T,FDIMM-Failing DIMM#,33,2,Hex,1,LMC_LMC1_FADR_HELP,
O,FBUNK-Failing Rank,Enable,Disable,35,1,LMC_LMC1_FADR_HELP,
T,FBANK-Failing Bank[2:0],36,3,Hex,1,LMC_LMC1_FADR_HELP,
T,FROW-Failing Row Address[13:0],39,14,Hex,4,LMC_LMC1_FADR_HELP,
T,FCOL-Failing Column Start Address[11:0],53,12,Hex,3,LMC_LMC1_FADR_HELP,

(LMC0_IFB_CNT_HI),2,Performance Counters,LMC,LMC_LMC0_IFB_CNT_HI_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_IFB_CNT_HI_HELP,
T,IFBCNT_HI-Performance Counter to measure Bus Utilization,33,32,Hex,8,LMC_LMC0_IFB_CNT_HI_HELP,

(LMC1_IFB_CNT_HI),2,Performance Counters,LMC,LMC_LMC1_IFB_CNT_HI_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC1_IFB_CNT_HI_HELP,
T,IFBCNT_HI-Performance Counter to measure Bus Utilization,33,32,Hex,8,LMC_LMC1_IFB_CNT_HI_HELP,

(LMC0_IFB_CNT_LO),2,Performance Counters,LMC,LMC_LMC0_IFB_CNT_LO_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_IFB_CNT_LO_HELP,
T,IFBCNT_LO-Performance Counter,33,32,Hex,8,LMC_LMC0_IFB_CNT_LO_HELP,

(LMC1_IFB_CNT_LO),2,Performance Counters,LMC,LMC_LMC1_IFB_CNT_LO_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC1_IFB_CNT_LO_HELP,
T,IFBCNT_LO-Performance Counter,33,32,Hex,8,LMC_LMC1_IFB_CNT_LO_HELP,

(LMC0_MEM_CFG0),14,Specify the RSL base addresses for the block,LMC,LMC_LMC0_MEM_CFG0_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_MEM_CFG0_HELP,
O,RESET-Reset oneshot pulse for refresh counter,Enable,Disable,33,1,LMC_LMC0_MEM_CFG0_HELP,
O,SILO_QC-Adds a Quarter Cycle granularity to generate,Enable,Disable,34,1,LMC_LMC0_MEM_CFG0_HELP,
O,BUNK_ENA-Bunk Enable aka RANK ena (for use with dual=rank DIMMs),Enable,Disable,35,1,LMC_LMC0_MEM_CFG0_HELP,
T,DED_ERR-Double Error detected (DED) of Rd Data,36,4,Hex,1,LMC_LMC0_MEM_CFG0_HELP,
T,SEC_ERR-Single Error (corrected) of Rd Data,40,4,Hex,1,LMC_LMC0_MEM_CFG0_HELP,
O,INTR_DED_ENA-ECC Double Error Detect(DED) Interrupt Enable bit,Enable,Disable,44,1,LMC_LMC0_MEM_CFG0_HELP,
O,INTR_SEC_ENA-ECC Single Error Correct(SEC) Interrupt Enable bit,Enable,Disable,45,1,LMC_LMC0_MEM_CFG0_HELP,
T,TCL-Not used,46,4,Hex,1,LMC_LMC0_MEM_CFG0_HELP,
T,REF_INT-Refresh interval represented in \#of 512 dclk increments.,50,6,Hex,2,LMC_LMC0_MEM_CFG0_HELP,
T,PBANK_LSB-Physical Bank address select,56,4,Hex,1,LMC_LMC0_MEM_CFG0_HELP,
T,ROW_LSB-Encoding used to determine which memory address,60,3,Hex,1,LMC_LMC0_MEM_CFG0_HELP,
O,ECC_ENA-ECC Enable: When set will enable the 8b ECC,Enable,Disable,63,1,LMC_LMC0_MEM_CFG0_HELP,
O,INIT_START-A 0=>1 transition starts the DDR memory sequence that is,Enable,Disable,64,1,LMC_LMC0_MEM_CFG0_HELP,

(LMC1_MEM_CFG0),14,Specify the RSL base addresses for the block,LMC,LMC_LMC1_MEM_CFG0_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC1_MEM_CFG0_HELP,
O,RESET-Reset oneshot pulse for refresh counter,Enable,Disable,33,1,LMC_LMC1_MEM_CFG0_HELP,
O,SILO_QC-Adds a Quarter Cycle granularity to generate,Enable,Disable,34,1,LMC_LMC1_MEM_CFG0_HELP,
O,BUNK_ENA-Bunk Enable aka RANK ena (for use with dual=rank DIMMs),Enable,Disable,35,1,LMC_LMC1_MEM_CFG0_HELP,
T,DED_ERR-Double Error detected (DED) of Rd Data,36,4,Hex,1,LMC_LMC1_MEM_CFG0_HELP,
T,SEC_ERR-Single Error (corrected) of Rd Data,40,4,Hex,1,LMC_LMC1_MEM_CFG0_HELP,
O,INTR_DED_ENA-ECC Double Error Detect(DED) Interrupt Enable bit,Enable,Disable,44,1,LMC_LMC1_MEM_CFG0_HELP,
O,INTR_SEC_ENA-ECC Single Error Correct(SEC) Interrupt Enable bit,Enable,Disable,45,1,LMC_LMC1_MEM_CFG0_HELP,
T,TCL-Not used,46,4,Hex,1,LMC_LMC1_MEM_CFG0_HELP,
T,REF_INT-Refresh interval represented in \#of 512 dclk increments.,50,6,Hex,2,LMC_LMC1_MEM_CFG0_HELP,
T,PBANK_LSB-Physical Bank address select,56,4,Hex,1,LMC_LMC1_MEM_CFG0_HELP,
T,ROW_LSB-Encoding used to determine which memory address,60,3,Hex,1,LMC_LMC1_MEM_CFG0_HELP,
O,ECC_ENA-ECC Enable: When set will enable the 8b ECC,Enable,Disable,63,1,LMC_LMC1_MEM_CFG0_HELP,
O,INIT_START-A 0=>1 transition starts the DDR memory sequence that is,Enable,Disable,64,1,LMC_LMC1_MEM_CFG0_HELP,

(LMC0_MEM_CFG1),9,LMC Memory Configuration Register1,LMC,LMC_LMC0_MEM_CFG1_HELP
T,Reserved-Reserved,1,33,Hex,9,LMC_LMC0_MEM_CFG1_HELP,
T,TRRD-tRRD cycles: ACT=ACT timing parameter for different,34,3,Hex,1,LMC_LMC0_MEM_CFG1_HELP,
T,CASLAT-CAS Latency Encoding which is loaded into each DDR,37,3,Hex,1,LMC_LMC0_MEM_CFG1_HELP,
T,TMRD-tMRD Cycles,40,3,Hex,1,LMC_LMC0_MEM_CFG1_HELP,
T,TRFC-Indicates tRFC constraints.,43,5,Hex,2,LMC_LMC0_MEM_CFG1_HELP,
T,TRP-tRP Cycles = RNDUP[tRP(ns)/tcyc(ns)],48,4,Hex,1,LMC_LMC0_MEM_CFG1_HELP,
T,TWTR-tWTR Cycles = RNDUP[tWTR(ns)/tcyc(ns)],52,4,Hex,1,LMC_LMC0_MEM_CFG1_HELP,
T,TRCD-tRCD Cycles = RNDUP[tRCD(ns)/tcyc(ns)],56,4,Hex,1,LMC_LMC0_MEM_CFG1_HELP,
T,TRAS-tRAS Cycles = RNDUP[tRAS(ns)/tcyc(ns)],60,5,Hex,2,LMC_LMC0_MEM_CFG1_HELP,

(LMC1_MEM_CFG1),9,LMC Memory Configuration Register1,LMC,LMC_LMC1_MEM_CFG1_HELP
T,Reserved-Reserved,1,33,Hex,9,LMC_LMC1_MEM_CFG1_HELP,
T,TRRD-tRRD cycles: ACT=ACT timing parameter for different,34,3,Hex,1,LMC_LMC1_MEM_CFG1_HELP,
T,CASLAT-CAS Latency Encoding which is loaded into each DDR,37,3,Hex,1,LMC_LMC1_MEM_CFG1_HELP,
T,TMRD-tMRD Cycles,40,3,Hex,1,LMC_LMC1_MEM_CFG1_HELP,
T,TRFC-Indicates tRFC constraints.,43,5,Hex,2,LMC_LMC1_MEM_CFG1_HELP,
T,TRP-tRP Cycles = RNDUP[tRP(ns)/tcyc(ns)],48,4,Hex,1,LMC_LMC1_MEM_CFG1_HELP,
T,TWTR-tWTR Cycles = RNDUP[tWTR(ns)/tcyc(ns)],52,4,Hex,1,LMC_LMC1_MEM_CFG1_HELP,
T,TRCD-tRCD Cycles = RNDUP[tRCD(ns)/tcyc(ns)],56,4,Hex,1,LMC_LMC1_MEM_CFG1_HELP,
T,TRAS-tRAS Cycles = RNDUP[tRAS(ns)/tcyc(ns)],60,5,Hex,2,LMC_LMC1_MEM_CFG1_HELP,

(LMC0_NXM),2,LMC non-existent memory,LMC,LMC_LMC0_NXM_HELP
T,Reserved-Reserved,1,56,Hex,14,LMC_LMC0_NXM_HELP,
T,CS_MASK-Chip select mask.,57,8,Hex,2,LMC_LMC0_NXM_HELP,

(LMC1_NXM),2,LMC non-existent memory,LMC,LMC_LMC1_NXM_HELP
T,Reserved-Reserved,1,56,Hex,14,LMC_LMC1_NXM_HELP,
T,CS_MASK-Chip select mask.,57,8,Hex,2,LMC_LMC1_NXM_HELP,

(LMC0_OPS_CNT_HI),2,Performance Counters,LMC,LMC_LMC0_OPS_CNT_HI_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_OPS_CNT_HI_HELP,
T,OPSCNT_HI-Performance Counter to measure Bus Utilization,33,32,Hex,8,LMC_LMC0_OPS_CNT_HI_HELP,

(LMC1_OPS_CNT_HI),2,Performance Counters,LMC,LMC_LMC1_OPS_CNT_HI_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC1_OPS_CNT_HI_HELP,
T,OPSCNT_HI-Performance Counter to measure Bus Utilization,33,32,Hex,8,LMC_LMC1_OPS_CNT_HI_HELP,

(LMC0_OPS_CNT_LO),2,Performance Counters,LMC,LMC_LMC0_OPS_CNT_LO_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_OPS_CNT_LO_HELP,
T,OPSCNT_LO-Performance Counter,33,32,Hex,8,LMC_LMC0_OPS_CNT_LO_HELP,

(LMC1_OPS_CNT_LO),2,Performance Counters,LMC,LMC_LMC1_OPS_CNT_LO_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC1_OPS_CNT_LO_HELP,
T,OPSCNT_LO-Performance Counter,33,32,Hex,8,LMC_LMC1_OPS_CNT_LO_HELP,

(LMC0_PLL_CTL),13,LMC pll control,LMC,LMC_LMC0_PLL_CTL_HELP
T,Reserved-Reserved,1,35,Hex,9,LMC_LMC0_PLL_CTL_HELP,
O,FASTEN_N-Should be set especially when CLKF > ~80,Enable,Disable,36,1,LMC_LMC0_PLL_CTL_HELP,
O,DIV_RESET-Analog pll divider reset,Enable,Disable,37,1,LMC_LMC0_PLL_CTL_HELP,
O,RESET_N-Analog pll reset,Enable,Disable,38,1,LMC_LMC0_PLL_CTL_HELP,
T,CLKF-Multiply reference by CLKF + 1,39,12,Hex,3,LMC_LMC0_PLL_CTL_HELP,
T,CLKR-Divide reference by CLKR + 1,51,6,Hex,2,LMC_LMC0_PLL_CTL_HELP,
T,Reserved-Reserved,57,2,Hex,1,LMC_LMC0_PLL_CTL_HELP,
O,EN16-Divide output by 16,Enable,Disable,59,1,LMC_LMC0_PLL_CTL_HELP,
O,EN12-Divide output by 12,Enable,Disable,60,1,LMC_LMC0_PLL_CTL_HELP,
O,EN8-Divide output by 8,Enable,Disable,61,1,LMC_LMC0_PLL_CTL_HELP,
O,EN6-Divide output by 6,Enable,Disable,62,1,LMC_LMC0_PLL_CTL_HELP,
O,EN4-Divide output by 4,Enable,Disable,63,1,LMC_LMC0_PLL_CTL_HELP,
O,EN2-Divide output by 2,Enable,Disable,64,1,LMC_LMC0_PLL_CTL_HELP,

(LMC1_PLL_CTL),13,LMC pll control,LMC,LMC_LMC1_PLL_CTL_HELP
T,Reserved-Reserved,1,35,Hex,9,LMC_LMC1_PLL_CTL_HELP,
O,FASTEN_N-Should be set especially when CLKF > ~80,Enable,Disable,36,1,LMC_LMC1_PLL_CTL_HELP,
O,DIV_RESET-Analog pll divider reset,Enable,Disable,37,1,LMC_LMC1_PLL_CTL_HELP,
O,RESET_N-Analog pll reset,Enable,Disable,38,1,LMC_LMC1_PLL_CTL_HELP,
T,CLKF-Multiply reference by CLKF + 1,39,12,Hex,3,LMC_LMC1_PLL_CTL_HELP,
T,CLKR-Divide reference by CLKR + 1,51,6,Hex,2,LMC_LMC1_PLL_CTL_HELP,
T,Reserved-Reserved,57,2,Hex,1,LMC_LMC1_PLL_CTL_HELP,
O,EN16-Divide output by 16,Enable,Disable,59,1,LMC_LMC1_PLL_CTL_HELP,
O,EN12-Divide output by 12,Enable,Disable,60,1,LMC_LMC1_PLL_CTL_HELP,
O,EN8-Divide output by 8,Enable,Disable,61,1,LMC_LMC1_PLL_CTL_HELP,
O,EN6-Divide output by 6,Enable,Disable,62,1,LMC_LMC1_PLL_CTL_HELP,
O,EN4-Divide output by 4,Enable,Disable,63,1,LMC_LMC1_PLL_CTL_HELP,
O,EN2-Divide output by 2,Enable,Disable,64,1,LMC_LMC1_PLL_CTL_HELP,

(LMC0_PLL_STATUS),6,LMC pll status,LMC,LMC_LMC0_PLL_STATUS_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_PLL_STATUS_HELP,
T,DDR__NCTL-DDR nctl from compensation circuit,33,5,Hex,2,LMC_LMC0_PLL_STATUS_HELP,
T,DDR__PCTL-DDR pctl from compensation circuit,38,5,Hex,2,LMC_LMC0_PLL_STATUS_HELP,
T,Reserved-Reserved,43,20,Hex,5,LMC_LMC0_PLL_STATUS_HELP,
O,RFSLIP-Reference clock slip,Enable,Disable,63,1,LMC_LMC0_PLL_STATUS_HELP,
O,FBSLIP-Feedback clock slip,Enable,Disable,64,1,LMC_LMC0_PLL_STATUS_HELP,

(LMC1_PLL_STATUS),6,LMC pll status,LMC,LMC_LMC1_PLL_STATUS_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC1_PLL_STATUS_HELP,
T,DDR__NCTL-DDR nctl from compensation circuit,33,5,Hex,2,LMC_LMC1_PLL_STATUS_HELP,
T,DDR__PCTL-DDR pctl from compensation circuit,38,5,Hex,2,LMC_LMC1_PLL_STATUS_HELP,
T,Reserved-Reserved,43,20,Hex,5,LMC_LMC1_PLL_STATUS_HELP,
O,RFSLIP-Reference clock slip,Enable,Disable,63,1,LMC_LMC1_PLL_STATUS_HELP,
O,FBSLIP-Feedback clock slip,Enable,Disable,64,1,LMC_LMC1_PLL_STATUS_HELP,

(LMC0_READ_LEVEL_CTL),7,Type=RSL,LMC,LMC_LMC0_READ_LEVEL_CTL_HELP
T,Reserved-Reserved,1,20,Hex,5,LMC_LMC0_READ_LEVEL_CTL_HELP,
T,RANKMASK-Selects ranks to be leveled,21,4,Hex,1,LMC_LMC0_READ_LEVEL_CTL_HELP,
T,PATTERN-All DQ driven to PATTERN[burst] 0 <= burst <= 7,25,8,Hex,2,LMC_LMC0_READ_LEVEL_CTL_HELP,
T,ROW-Row    address used to write/read data pattern,33,16,Hex,4,LMC_LMC0_READ_LEVEL_CTL_HELP,
T,COL-Column address used to write/read data pattern,49,12,Hex,3,LMC_LMC0_READ_LEVEL_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,LMC_LMC0_READ_LEVEL_CTL_HELP,
T,BNK-Bank   address used to write/read data pattern,62,3,Hex,1,LMC_LMC0_READ_LEVEL_CTL_HELP,

(LMC1_READ_LEVEL_CTL),7,Type=RSL,LMC,LMC_LMC1_READ_LEVEL_CTL_HELP
T,Reserved-Reserved,1,20,Hex,5,LMC_LMC1_READ_LEVEL_CTL_HELP,
T,RANKMASK-Selects ranks to be leveled,21,4,Hex,1,LMC_LMC1_READ_LEVEL_CTL_HELP,
T,PATTERN-All DQ driven to PATTERN[burst] 0 <= burst <= 7,25,8,Hex,2,LMC_LMC1_READ_LEVEL_CTL_HELP,
T,ROW-Row    address used to write/read data pattern,33,16,Hex,4,LMC_LMC1_READ_LEVEL_CTL_HELP,
T,COL-Column address used to write/read data pattern,49,12,Hex,3,LMC_LMC1_READ_LEVEL_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,LMC_LMC1_READ_LEVEL_CTL_HELP,
T,BNK-Bank   address used to write/read data pattern,62,3,Hex,1,LMC_LMC1_READ_LEVEL_CTL_HELP,

(LMC0_READ_LEVEL_DBG),4,Type=RSL,LMC,LMC_LMC0_READ_LEVEL_DBG_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_READ_LEVEL_DBG_HELP,
T,BITMASK-Bitmask generated during deskew settings sweep,33,16,Hex,4,LMC_LMC0_READ_LEVEL_DBG_HELP,
T,Reserved-Reserved,49,12,Hex,3,LMC_LMC0_READ_LEVEL_DBG_HELP,
T,BYTE-0 <= BYTE <= 8,61,4,Hex,1,LMC_LMC0_READ_LEVEL_DBG_HELP,

(LMC1_READ_LEVEL_DBG),4,Type=RSL,LMC,LMC_LMC1_READ_LEVEL_DBG_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC1_READ_LEVEL_DBG_HELP,
T,BITMASK-Bitmask generated during deskew settings sweep,33,16,Hex,4,LMC_LMC1_READ_LEVEL_DBG_HELP,
T,Reserved-Reserved,49,12,Hex,3,LMC_LMC1_READ_LEVEL_DBG_HELP,
T,BYTE-0 <= BYTE <= 8,61,4,Hex,1,LMC_LMC1_READ_LEVEL_DBG_HELP,

(LMC0_READ_LEVEL_RANK000),11,Type=RSL,LMC,LMC_LMC0_READ_LEVEL_RANK000_HELP
T,Reserved-Reserved,1,26,Hex,7,LMC_LMC0_READ_LEVEL_RANK000_HELP,
T,STATUS-Indicates status of the read=levelling and where,27,2,Hex,1,LMC_LMC0_READ_LEVEL_RANK000_HELP,
T,BYTE8-Deskew setting,29,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK000_HELP,
T,BYTE7-Deskew setting,33,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK000_HELP,
T,BYTE6-Deskew setting,37,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK000_HELP,
T,BYTE5-Deskew setting,41,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK000_HELP,
T,BYTE4-Deskew setting,45,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK000_HELP,
T,BYTE3-Deskew setting,49,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK000_HELP,
T,BYTE2-Deskew setting,53,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK000_HELP,
T,BYTE1-Deskew setting,57,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK000_HELP,
T,BYTE0-Deskew setting,61,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK000_HELP,

(LMC0_READ_LEVEL_RANK001),11,Type=RSL,LMC,LMC_LMC0_READ_LEVEL_RANK001_HELP
T,Reserved-Reserved,1,26,Hex,7,LMC_LMC0_READ_LEVEL_RANK001_HELP,
T,STATUS-Indicates status of the read=levelling and where,27,2,Hex,1,LMC_LMC0_READ_LEVEL_RANK001_HELP,
T,BYTE8-Deskew setting,29,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK001_HELP,
T,BYTE7-Deskew setting,33,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK001_HELP,
T,BYTE6-Deskew setting,37,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK001_HELP,
T,BYTE5-Deskew setting,41,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK001_HELP,
T,BYTE4-Deskew setting,45,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK001_HELP,
T,BYTE3-Deskew setting,49,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK001_HELP,
T,BYTE2-Deskew setting,53,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK001_HELP,
T,BYTE1-Deskew setting,57,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK001_HELP,
T,BYTE0-Deskew setting,61,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK001_HELP,

(LMC0_READ_LEVEL_RANK002),11,Type=RSL,LMC,LMC_LMC0_READ_LEVEL_RANK002_HELP
T,Reserved-Reserved,1,26,Hex,7,LMC_LMC0_READ_LEVEL_RANK002_HELP,
T,STATUS-Indicates status of the read=levelling and where,27,2,Hex,1,LMC_LMC0_READ_LEVEL_RANK002_HELP,
T,BYTE8-Deskew setting,29,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK002_HELP,
T,BYTE7-Deskew setting,33,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK002_HELP,
T,BYTE6-Deskew setting,37,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK002_HELP,
T,BYTE5-Deskew setting,41,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK002_HELP,
T,BYTE4-Deskew setting,45,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK002_HELP,
T,BYTE3-Deskew setting,49,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK002_HELP,
T,BYTE2-Deskew setting,53,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK002_HELP,
T,BYTE1-Deskew setting,57,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK002_HELP,
T,BYTE0-Deskew setting,61,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK002_HELP,

(LMC0_READ_LEVEL_RANK003),11,Type=RSL,LMC,LMC_LMC0_READ_LEVEL_RANK003_HELP
T,Reserved-Reserved,1,26,Hex,7,LMC_LMC0_READ_LEVEL_RANK003_HELP,
T,STATUS-Indicates status of the read=levelling and where,27,2,Hex,1,LMC_LMC0_READ_LEVEL_RANK003_HELP,
T,BYTE8-Deskew setting,29,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK003_HELP,
T,BYTE7-Deskew setting,33,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK003_HELP,
T,BYTE6-Deskew setting,37,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK003_HELP,
T,BYTE5-Deskew setting,41,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK003_HELP,
T,BYTE4-Deskew setting,45,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK003_HELP,
T,BYTE3-Deskew setting,49,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK003_HELP,
T,BYTE2-Deskew setting,53,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK003_HELP,
T,BYTE1-Deskew setting,57,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK003_HELP,
T,BYTE0-Deskew setting,61,4,Hex,1,LMC_LMC0_READ_LEVEL_RANK003_HELP,

(LMC1_READ_LEVEL_RANK000),11,Type=RSL,LMC,LMC_LMC1_READ_LEVEL_RANK000_HELP
T,Reserved-Reserved,1,26,Hex,7,LMC_LMC1_READ_LEVEL_RANK000_HELP,
T,STATUS-Indicates status of the read=levelling and where,27,2,Hex,1,LMC_LMC1_READ_LEVEL_RANK000_HELP,
T,BYTE8-Deskew setting,29,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK000_HELP,
T,BYTE7-Deskew setting,33,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK000_HELP,
T,BYTE6-Deskew setting,37,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK000_HELP,
T,BYTE5-Deskew setting,41,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK000_HELP,
T,BYTE4-Deskew setting,45,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK000_HELP,
T,BYTE3-Deskew setting,49,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK000_HELP,
T,BYTE2-Deskew setting,53,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK000_HELP,
T,BYTE1-Deskew setting,57,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK000_HELP,
T,BYTE0-Deskew setting,61,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK000_HELP,

(LMC1_READ_LEVEL_RANK001),11,Type=RSL,LMC,LMC_LMC1_READ_LEVEL_RANK001_HELP
T,Reserved-Reserved,1,26,Hex,7,LMC_LMC1_READ_LEVEL_RANK001_HELP,
T,STATUS-Indicates status of the read=levelling and where,27,2,Hex,1,LMC_LMC1_READ_LEVEL_RANK001_HELP,
T,BYTE8-Deskew setting,29,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK001_HELP,
T,BYTE7-Deskew setting,33,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK001_HELP,
T,BYTE6-Deskew setting,37,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK001_HELP,
T,BYTE5-Deskew setting,41,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK001_HELP,
T,BYTE4-Deskew setting,45,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK001_HELP,
T,BYTE3-Deskew setting,49,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK001_HELP,
T,BYTE2-Deskew setting,53,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK001_HELP,
T,BYTE1-Deskew setting,57,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK001_HELP,
T,BYTE0-Deskew setting,61,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK001_HELP,

(LMC1_READ_LEVEL_RANK002),11,Type=RSL,LMC,LMC_LMC1_READ_LEVEL_RANK002_HELP
T,Reserved-Reserved,1,26,Hex,7,LMC_LMC1_READ_LEVEL_RANK002_HELP,
T,STATUS-Indicates status of the read=levelling and where,27,2,Hex,1,LMC_LMC1_READ_LEVEL_RANK002_HELP,
T,BYTE8-Deskew setting,29,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK002_HELP,
T,BYTE7-Deskew setting,33,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK002_HELP,
T,BYTE6-Deskew setting,37,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK002_HELP,
T,BYTE5-Deskew setting,41,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK002_HELP,
T,BYTE4-Deskew setting,45,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK002_HELP,
T,BYTE3-Deskew setting,49,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK002_HELP,
T,BYTE2-Deskew setting,53,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK002_HELP,
T,BYTE1-Deskew setting,57,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK002_HELP,
T,BYTE0-Deskew setting,61,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK002_HELP,

(LMC1_READ_LEVEL_RANK003),11,Type=RSL,LMC,LMC_LMC1_READ_LEVEL_RANK003_HELP
T,Reserved-Reserved,1,26,Hex,7,LMC_LMC1_READ_LEVEL_RANK003_HELP,
T,STATUS-Indicates status of the read=levelling and where,27,2,Hex,1,LMC_LMC1_READ_LEVEL_RANK003_HELP,
T,BYTE8-Deskew setting,29,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK003_HELP,
T,BYTE7-Deskew setting,33,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK003_HELP,
T,BYTE6-Deskew setting,37,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK003_HELP,
T,BYTE5-Deskew setting,41,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK003_HELP,
T,BYTE4-Deskew setting,45,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK003_HELP,
T,BYTE3-Deskew setting,49,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK003_HELP,
T,BYTE2-Deskew setting,53,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK003_HELP,
T,BYTE1-Deskew setting,57,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK003_HELP,
T,BYTE0-Deskew setting,61,4,Hex,1,LMC_LMC1_READ_LEVEL_RANK003_HELP,

(LMC0_RODT_COMP_CTL),6,LMC Compensation control,LMC,LMC_LMC0_RODT_COMP_CTL_HELP
T,Reserved-Reserved,1,47,Hex,12,LMC_LMC0_RODT_COMP_CTL_HELP,
O,ENABLE-0=not enabled 1=enable,Enable,Disable,48,1,LMC_LMC0_RODT_COMP_CTL_HELP,
T,Reserved-Reserved,49,4,Hex,1,LMC_LMC0_RODT_COMP_CTL_HELP,
T,NCTL-Compensation control bits,53,4,Hex,1,LMC_LMC0_RODT_COMP_CTL_HELP,
T,Reserved-Reserved,57,3,Hex,1,LMC_LMC0_RODT_COMP_CTL_HELP,
T,PCTL-Compensation control bits,60,5,Hex,2,LMC_LMC0_RODT_COMP_CTL_HELP,

(LMC1_RODT_COMP_CTL),6,LMC Compensation control,LMC,LMC_LMC1_RODT_COMP_CTL_HELP
T,Reserved-Reserved,1,47,Hex,12,LMC_LMC1_RODT_COMP_CTL_HELP,
O,ENABLE-0=not enabled 1=enable,Enable,Disable,48,1,LMC_LMC1_RODT_COMP_CTL_HELP,
T,Reserved-Reserved,49,4,Hex,1,LMC_LMC1_RODT_COMP_CTL_HELP,
T,NCTL-Compensation control bits,53,4,Hex,1,LMC_LMC1_RODT_COMP_CTL_HELP,
T,Reserved-Reserved,57,3,Hex,1,LMC_LMC1_RODT_COMP_CTL_HELP,
T,PCTL-Compensation control bits,60,5,Hex,2,LMC_LMC1_RODT_COMP_CTL_HELP,

(LMC0_RODT_CTL),9,Obsolete LMC Read OnDieTermination control,LMC,LMC_LMC0_RODT_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_RODT_CTL_HELP,
T,RODT_HI3-Read ODT mask for position 3 data[127:64],33,4,Hex,1,LMC_LMC0_RODT_CTL_HELP,
T,RODT_HI2-Read ODT mask for position 2 data[127:64],37,4,Hex,1,LMC_LMC0_RODT_CTL_HELP,
T,RODT_HI1-Read ODT mask for position 1 data[127:64],41,4,Hex,1,LMC_LMC0_RODT_CTL_HELP,
T,RODT_HI0-Read ODT mask for position 0 data[127:64],45,4,Hex,1,LMC_LMC0_RODT_CTL_HELP,
T,RODT_LO3-Read ODT mask for position 3 data[ 63: 0],49,4,Hex,1,LMC_LMC0_RODT_CTL_HELP,
T,RODT_LO2-Read ODT mask for position 2 data[ 63: 0],53,4,Hex,1,LMC_LMC0_RODT_CTL_HELP,
T,RODT_LO1-Read ODT mask for position 1 data[ 63: 0],57,4,Hex,1,LMC_LMC0_RODT_CTL_HELP,
T,RODT_LO0-Read ODT mask for position 0 data[ 63: 0],61,4,Hex,1,LMC_LMC0_RODT_CTL_HELP,

(LMC1_RODT_CTL),9,Obsolete LMC Read OnDieTermination control,LMC,LMC_LMC1_RODT_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC1_RODT_CTL_HELP,
T,RODT_HI3-Read ODT mask for position 3 data[127:64],33,4,Hex,1,LMC_LMC1_RODT_CTL_HELP,
T,RODT_HI2-Read ODT mask for position 2 data[127:64],37,4,Hex,1,LMC_LMC1_RODT_CTL_HELP,
T,RODT_HI1-Read ODT mask for position 1 data[127:64],41,4,Hex,1,LMC_LMC1_RODT_CTL_HELP,
T,RODT_HI0-Read ODT mask for position 0 data[127:64],45,4,Hex,1,LMC_LMC1_RODT_CTL_HELP,
T,RODT_LO3-Read ODT mask for position 3 data[ 63: 0],49,4,Hex,1,LMC_LMC1_RODT_CTL_HELP,
T,RODT_LO2-Read ODT mask for position 2 data[ 63: 0],53,4,Hex,1,LMC_LMC1_RODT_CTL_HELP,
T,RODT_LO1-Read ODT mask for position 1 data[ 63: 0],57,4,Hex,1,LMC_LMC1_RODT_CTL_HELP,
T,RODT_LO0-Read ODT mask for position 0 data[ 63: 0],61,4,Hex,1,LMC_LMC1_RODT_CTL_HELP,

(LMC0_WODT_CTL0),5,LMC Write OnDieTermination control,LMC,LMC_LMC0_WODT_CTL0_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_WODT_CTL0_HELP,
T,WODT_D1_R1-Write ODT mask DIMM1 RANK1/DIMM1 in SingleRanked,33,8,Hex,2,LMC_LMC0_WODT_CTL0_HELP,
T,WODT_D1_R0-Write ODT mask DIMM1 RANK0,41,8,Hex,2,LMC_LMC0_WODT_CTL0_HELP,
T,WODT_D0_R1-Write ODT mask DIMM0 RANK1/DIMM0 in SingleRanked,49,8,Hex,2,LMC_LMC0_WODT_CTL0_HELP,
T,WODT_D0_R0-Write ODT mask DIMM0 RANK0,57,8,Hex,2,LMC_LMC0_WODT_CTL0_HELP,

(LMC1_WODT_CTL0),5,LMC Write OnDieTermination control,LMC,LMC_LMC1_WODT_CTL0_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC1_WODT_CTL0_HELP,
T,WODT_D1_R1-Write ODT mask DIMM1 RANK1/DIMM1 in SingleRanked,33,8,Hex,2,LMC_LMC1_WODT_CTL0_HELP,
T,WODT_D1_R0-Write ODT mask DIMM1 RANK0,41,8,Hex,2,LMC_LMC1_WODT_CTL0_HELP,
T,WODT_D0_R1-Write ODT mask DIMM0 RANK1/DIMM0 in SingleRanked,49,8,Hex,2,LMC_LMC1_WODT_CTL0_HELP,
T,WODT_D0_R0-Write ODT mask DIMM0 RANK0,57,8,Hex,2,LMC_LMC1_WODT_CTL0_HELP,

(LMC0_WODT_CTL1),5,LMC Write OnDieTermination control,LMC,LMC_LMC0_WODT_CTL1_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_WODT_CTL1_HELP,
T,WODT_D3_R1-Write ODT mask DIMM3 RANK1/DIMM3 in SingleRanked,33,8,Hex,2,LMC_LMC0_WODT_CTL1_HELP,
T,WODT_D3_R0-Write ODT mask DIMM3 RANK0,41,8,Hex,2,LMC_LMC0_WODT_CTL1_HELP,
T,WODT_D2_R1-Write ODT mask DIMM2 RANK1/DIMM2 in SingleRanked,49,8,Hex,2,LMC_LMC0_WODT_CTL1_HELP,
T,WODT_D2_R0-Write ODT mask DIMM2 RANK0,57,8,Hex,2,LMC_LMC0_WODT_CTL1_HELP,

(LMC1_WODT_CTL1),5,LMC Write OnDieTermination control,LMC,LMC_LMC1_WODT_CTL1_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC1_WODT_CTL1_HELP,
T,WODT_D3_R1-Write ODT mask DIMM3 RANK1/DIMM3 in SingleRanked,33,8,Hex,2,LMC_LMC1_WODT_CTL1_HELP,
T,WODT_D3_R0-Write ODT mask DIMM3 RANK0,41,8,Hex,2,LMC_LMC1_WODT_CTL1_HELP,
T,WODT_D2_R1-Write ODT mask DIMM2 RANK1/DIMM2 in SingleRanked,49,8,Hex,2,LMC_LMC1_WODT_CTL1_HELP,
T,WODT_D2_R0-Write ODT mask DIMM2 RANK0,57,8,Hex,2,LMC_LMC1_WODT_CTL1_HELP,

(MIO_BOOT_BIST_STAT),5,MIO Boot BIST Status Register,MIO,MIO_MIO_BOOT_BIST_STAT_HELP
T,Reserved-Reserved,1,60,Hex,15,MIO_MIO_BOOT_BIST_STAT_HELP,
O,NCBO_0-NCB output FIFO BIST status,Enable,Disable,61,1,MIO_MIO_BOOT_BIST_STAT_HELP,
O,DMA-DMA memory BIST status,Enable,Disable,62,1,MIO_MIO_BOOT_BIST_STAT_HELP,
O,LOC-Local memory region BIST status,Enable,Disable,63,1,MIO_MIO_BOOT_BIST_STAT_HELP,
O,NCBI-NCB input FIFO BIST status,Enable,Disable,64,1,MIO_MIO_BOOT_BIST_STAT_HELP,

(MIO_BOOT_COMP),3,MIO Boot Compensation Register,MIO,MIO_MIO_BOOT_COMP_HELP
T,Reserved-Reserved,1,54,Hex,14,MIO_MIO_BOOT_COMP_HELP,
T,PCTL-Boot bus PCTL,55,5,Hex,2,MIO_MIO_BOOT_COMP_HELP,
T,NCTL-Boot bus NCTL,60,5,Hex,2,MIO_MIO_BOOT_COMP_HELP,

(MIO_BOOT_DMA_CFG0),10,MIO Boot DMA Config Register (1 per engine * 3 engines),MIO,MIO_MIO_BOOT_DMA_CFG0_HELP
O,EN-DMA Engine X enable,Enable,Disable,1,1,MIO_MIO_BOOT_DMA_CFG0_HELP,
O,RW-DMA Engine X R/W bit (0 = read 1 = write),Enable,Disable,2,1,MIO_MIO_BOOT_DMA_CFG0_HELP,
O,CLR-DMA Engine X clear EN on device terminated burst,Enable,Disable,3,1,MIO_MIO_BOOT_DMA_CFG0_HELP,
O,Reserved-Reserved,Enable,Disable,4,1,MIO_MIO_BOOT_DMA_CFG0_HELP,
O,SWAP32-DMA Engine X 32 bit swap,Enable,Disable,5,1,MIO_MIO_BOOT_DMA_CFG0_HELP,
O,SWAP16-DMA Engine X 16 bit swap,Enable,Disable,6,1,MIO_MIO_BOOT_DMA_CFG0_HELP,
O,SWAP8-DMA Engine X 8 bit swap,Enable,Disable,7,1,MIO_MIO_BOOT_DMA_CFG0_HELP,
O,ENDIAN-DMA Engine X NCB endian mode (0 = big 1 = little),Enable,Disable,8,1,MIO_MIO_BOOT_DMA_CFG0_HELP,
T,SIZE-DMA Engine X size,9,20,Hex,5,MIO_MIO_BOOT_DMA_CFG0_HELP,
T,ADR-DMA Engine X address,29,36,Hex,9,MIO_MIO_BOOT_DMA_CFG0_HELP,

(MIO_BOOT_DMA_CFG1),10,MIO Boot DMA Config Register (1 per engine * 3 engines),MIO,MIO_MIO_BOOT_DMA_CFG1_HELP
O,EN-DMA Engine X enable,Enable,Disable,1,1,MIO_MIO_BOOT_DMA_CFG1_HELP,
O,RW-DMA Engine X R/W bit (0 = read 1 = write),Enable,Disable,2,1,MIO_MIO_BOOT_DMA_CFG1_HELP,
O,CLR-DMA Engine X clear EN on device terminated burst,Enable,Disable,3,1,MIO_MIO_BOOT_DMA_CFG1_HELP,
O,Reserved-Reserved,Enable,Disable,4,1,MIO_MIO_BOOT_DMA_CFG1_HELP,
O,SWAP32-DMA Engine X 32 bit swap,Enable,Disable,5,1,MIO_MIO_BOOT_DMA_CFG1_HELP,
O,SWAP16-DMA Engine X 16 bit swap,Enable,Disable,6,1,MIO_MIO_BOOT_DMA_CFG1_HELP,
O,SWAP8-DMA Engine X 8 bit swap,Enable,Disable,7,1,MIO_MIO_BOOT_DMA_CFG1_HELP,
O,ENDIAN-DMA Engine X NCB endian mode (0 = big 1 = little),Enable,Disable,8,1,MIO_MIO_BOOT_DMA_CFG1_HELP,
T,SIZE-DMA Engine X size,9,20,Hex,5,MIO_MIO_BOOT_DMA_CFG1_HELP,
T,ADR-DMA Engine X address,29,36,Hex,9,MIO_MIO_BOOT_DMA_CFG1_HELP,

(MIO_BOOT_DMA_CFG2),10,MIO Boot DMA Config Register (1 per engine * 3 engines),MIO,MIO_MIO_BOOT_DMA_CFG2_HELP
O,EN-DMA Engine X enable,Enable,Disable,1,1,MIO_MIO_BOOT_DMA_CFG2_HELP,
O,RW-DMA Engine X R/W bit (0 = read 1 = write),Enable,Disable,2,1,MIO_MIO_BOOT_DMA_CFG2_HELP,
O,CLR-DMA Engine X clear EN on device terminated burst,Enable,Disable,3,1,MIO_MIO_BOOT_DMA_CFG2_HELP,
O,Reserved-Reserved,Enable,Disable,4,1,MIO_MIO_BOOT_DMA_CFG2_HELP,
O,SWAP32-DMA Engine X 32 bit swap,Enable,Disable,5,1,MIO_MIO_BOOT_DMA_CFG2_HELP,
O,SWAP16-DMA Engine X 16 bit swap,Enable,Disable,6,1,MIO_MIO_BOOT_DMA_CFG2_HELP,
O,SWAP8-DMA Engine X 8 bit swap,Enable,Disable,7,1,MIO_MIO_BOOT_DMA_CFG2_HELP,
O,ENDIAN-DMA Engine X NCB endian mode (0 = big 1 = little),Enable,Disable,8,1,MIO_MIO_BOOT_DMA_CFG2_HELP,
T,SIZE-DMA Engine X size,9,20,Hex,5,MIO_MIO_BOOT_DMA_CFG2_HELP,
T,ADR-DMA Engine X address,29,36,Hex,9,MIO_MIO_BOOT_DMA_CFG2_HELP,

(MIO_BOOT_DMA_INT0),3,MIO Boot DMA Interrupt Register (1 per engine * 3 engines),MIO,MIO_MIO_BOOT_DMA_INT0_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_BOOT_DMA_INT0_HELP,
O,DMARQ-DMA Engine X DMARQ asserted interrupt,Enable,Disable,63,1,MIO_MIO_BOOT_DMA_INT0_HELP,
O,DONE-DMA Engine X request completion interrupt,Enable,Disable,64,1,MIO_MIO_BOOT_DMA_INT0_HELP,

(MIO_BOOT_DMA_INT1),3,MIO Boot DMA Interrupt Register (1 per engine * 3 engines),MIO,MIO_MIO_BOOT_DMA_INT1_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_BOOT_DMA_INT1_HELP,
O,DMARQ-DMA Engine X DMARQ asserted interrupt,Enable,Disable,63,1,MIO_MIO_BOOT_DMA_INT1_HELP,
O,DONE-DMA Engine X request completion interrupt,Enable,Disable,64,1,MIO_MIO_BOOT_DMA_INT1_HELP,

(MIO_BOOT_DMA_INT2),3,MIO Boot DMA Interrupt Register (1 per engine * 3 engines),MIO,MIO_MIO_BOOT_DMA_INT2_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_BOOT_DMA_INT2_HELP,
O,DMARQ-DMA Engine X DMARQ asserted interrupt,Enable,Disable,63,1,MIO_MIO_BOOT_DMA_INT2_HELP,
O,DONE-DMA Engine X request completion interrupt,Enable,Disable,64,1,MIO_MIO_BOOT_DMA_INT2_HELP,

(MIO_BOOT_DMA_INT_EN0),3,MIO Boot DMA Interrupt Enable Register (1 per engine * 3 engines),MIO,MIO_MIO_BOOT_DMA_INT_EN0_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_BOOT_DMA_INT_EN0_HELP,
O,DMARQ-DMA Engine X DMARQ asserted interrupt enable,Enable,Disable,63,1,MIO_MIO_BOOT_DMA_INT_EN0_HELP,
O,DONE-DMA Engine X request completion interrupt enable,Enable,Disable,64,1,MIO_MIO_BOOT_DMA_INT_EN0_HELP,

(MIO_BOOT_DMA_INT_EN1),3,MIO Boot DMA Interrupt Enable Register (1 per engine * 3 engines),MIO,MIO_MIO_BOOT_DMA_INT_EN1_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_BOOT_DMA_INT_EN1_HELP,
O,DMARQ-DMA Engine X DMARQ asserted interrupt enable,Enable,Disable,63,1,MIO_MIO_BOOT_DMA_INT_EN1_HELP,
O,DONE-DMA Engine X request completion interrupt enable,Enable,Disable,64,1,MIO_MIO_BOOT_DMA_INT_EN1_HELP,

(MIO_BOOT_DMA_INT_EN2),3,MIO Boot DMA Interrupt Enable Register (1 per engine * 3 engines),MIO,MIO_MIO_BOOT_DMA_INT_EN2_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_BOOT_DMA_INT_EN2_HELP,
O,DMARQ-DMA Engine X DMARQ asserted interrupt enable,Enable,Disable,63,1,MIO_MIO_BOOT_DMA_INT_EN2_HELP,
O,DONE-DMA Engine X request completion interrupt enable,Enable,Disable,64,1,MIO_MIO_BOOT_DMA_INT_EN2_HELP,

(MIO_BOOT_DMA_TIM0),15,MIO Boot DMA Timing Register (1 per engine * 3 engines),MIO,MIO_MIO_BOOT_DMA_TIM0_HELP
O,DMACK_PI-DMA Engine X DMA ack polarity inversion,Enable,Disable,1,1,MIO_MIO_BOOT_DMA_TIM0_HELP,
O,DMARQ_PI-DMA Engine X DMA request polarity inversion,Enable,Disable,2,1,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,TIM_MULT-DMA Engine X timing multiplier,3,2,Hex,1,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,RD_DLY-DMA Engine X read sample delay,5,3,Hex,1,MIO_MIO_BOOT_DMA_TIM0_HELP,
O,DDR-DMA Engine X DDR mode,Enable,Disable,8,1,MIO_MIO_BOOT_DMA_TIM0_HELP,
O,WIDTH-DMA Engine X bus width (0 = 16 bits 1 = 32 bits),Enable,Disable,9,1,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,Reserved-Reserved,10,7,Hex,2,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,PAUSE-DMA Engine X pause count,17,6,Hex,2,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,DMACK_H-DMA Engine X DMA ack hold count,23,6,Hex,2,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,WE_N-DMA Engine X write enable negated count,29,6,Hex,2,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,WE_A-DMA Engine X write enable asserted count,35,6,Hex,2,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,OE_N-DMA Engine X output enable negated count,41,6,Hex,2,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,OE_A-DMA Engine X output enable asserted count,47,6,Hex,2,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,DMACK_S-DMA Engine X DMA ack setup count,53,6,Hex,2,MIO_MIO_BOOT_DMA_TIM0_HELP,
T,DMARQ-DMA Engine X DMA request count (must be non=zero),59,6,Hex,2,MIO_MIO_BOOT_DMA_TIM0_HELP,

(MIO_BOOT_DMA_TIM1),15,MIO Boot DMA Timing Register (1 per engine * 3 engines),MIO,MIO_MIO_BOOT_DMA_TIM1_HELP
O,DMACK_PI-DMA Engine X DMA ack polarity inversion,Enable,Disable,1,1,MIO_MIO_BOOT_DMA_TIM1_HELP,
O,DMARQ_PI-DMA Engine X DMA request polarity inversion,Enable,Disable,2,1,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,TIM_MULT-DMA Engine X timing multiplier,3,2,Hex,1,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,RD_DLY-DMA Engine X read sample delay,5,3,Hex,1,MIO_MIO_BOOT_DMA_TIM1_HELP,
O,DDR-DMA Engine X DDR mode,Enable,Disable,8,1,MIO_MIO_BOOT_DMA_TIM1_HELP,
O,WIDTH-DMA Engine X bus width (0 = 16 bits 1 = 32 bits),Enable,Disable,9,1,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,Reserved-Reserved,10,7,Hex,2,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,PAUSE-DMA Engine X pause count,17,6,Hex,2,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,DMACK_H-DMA Engine X DMA ack hold count,23,6,Hex,2,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,WE_N-DMA Engine X write enable negated count,29,6,Hex,2,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,WE_A-DMA Engine X write enable asserted count,35,6,Hex,2,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,OE_N-DMA Engine X output enable negated count,41,6,Hex,2,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,OE_A-DMA Engine X output enable asserted count,47,6,Hex,2,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,DMACK_S-DMA Engine X DMA ack setup count,53,6,Hex,2,MIO_MIO_BOOT_DMA_TIM1_HELP,
T,DMARQ-DMA Engine X DMA request count (must be non=zero),59,6,Hex,2,MIO_MIO_BOOT_DMA_TIM1_HELP,

(MIO_BOOT_DMA_TIM2),15,MIO Boot DMA Timing Register (1 per engine * 3 engines),MIO,MIO_MIO_BOOT_DMA_TIM2_HELP
O,DMACK_PI-DMA Engine X DMA ack polarity inversion,Enable,Disable,1,1,MIO_MIO_BOOT_DMA_TIM2_HELP,
O,DMARQ_PI-DMA Engine X DMA request polarity inversion,Enable,Disable,2,1,MIO_MIO_BOOT_DMA_TIM2_HELP,
T,TIM_MULT-DMA Engine X timing multiplier,3,2,Hex,1,MIO_MIO_BOOT_DMA_TIM2_HELP,
T,RD_DLY-DMA Engine X read sample delay,5,3,Hex,1,MIO_MIO_BOOT_DMA_TIM2_HELP,
O,DDR-DMA Engine X DDR mode,Enable,Disable,8,1,MIO_MIO_BOOT_DMA_TIM2_HELP,
O,WIDTH-DMA Engine X bus width (0 = 16 bits 1 = 32 bits),Enable,Disable,9,1,MIO_MIO_BOOT_DMA_TIM2_HELP,
T,Reserved-Reserved,10,7,Hex,2,MIO_MIO_BOOT_DMA_TIM2_HELP,
T,PAUSE-DMA Engine X pause count,17,6,Hex,2,MIO_MIO_BOOT_DMA_TIM2_HELP,
T,DMACK_H-DMA Engine X DMA ack hold count,23,6,Hex,2,MIO_MIO_BOOT_DMA_TIM2_HELP,
T,WE_N-DMA Engine X write enable negated count,29,6,Hex,2,MIO_MIO_BOOT_DMA_TIM2_HELP,
T,WE_A-DMA Engine X write enable asserted count,35,6,Hex,2,MIO_MIO_BOOT_DMA_TIM2_HELP,
T,OE_N-DMA Engine X output enable negated count,41,6,Hex,2,MIO_MIO_BOOT_DMA_TIM2_HELP,
T,OE_A-DMA Engine X output enable asserted count,47,6,Hex,2,MIO_MIO_BOOT_DMA_TIM2_HELP,
T,DMACK_S-DMA Engine X DMA ack setup count,53,6,Hex,2,MIO_MIO_BOOT_DMA_TIM2_HELP,
T,DMARQ-DMA Engine X DMA request count (must be non=zero),59,6,Hex,2,MIO_MIO_BOOT_DMA_TIM2_HELP,

(MIO_BOOT_ERR),3,MIO Boot Error Register,MIO,MIO_MIO_BOOT_ERR_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_BOOT_ERR_HELP,
O,WAIT_ERR-Wait mode error,Enable,Disable,63,1,MIO_MIO_BOOT_ERR_HELP,
O,ADR_ERR-Address decode error,Enable,Disable,64,1,MIO_MIO_BOOT_ERR_HELP,

(MIO_BOOT_INT),3,MIO Boot Interrupt Register,MIO,MIO_MIO_BOOT_INT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_BOOT_INT_HELP,
O,WAIT_INT-Wait mode error interrupt enable,Enable,Disable,63,1,MIO_MIO_BOOT_INT_HELP,
O,ADR_INT-Address decode error interrupt enable,Enable,Disable,64,1,MIO_MIO_BOOT_INT_HELP,

(MIO_BOOT_LOC_ADR),3,MIO Boot Local Memory Region Address Register,MIO,MIO_MIO_BOOT_LOC_ADR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_BOOT_LOC_ADR_HELP,
T,ADR-Local memory region address,57,5,Hex,2,MIO_MIO_BOOT_LOC_ADR_HELP,
T,Reserved-Reserved,62,3,Hex,1,MIO_MIO_BOOT_LOC_ADR_HELP,

(MIO_BOOT_LOC_CFG0),5,MIO Boot Local Memory Region Config Register (1 per region * 2 regions),MIO,MIO_MIO_BOOT_LOC_CFG0_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_BOOT_LOC_CFG0_HELP,
O,EN-Local memory region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_LOC_CFG0_HELP,
T,Reserved-Reserved,34,3,Hex,1,MIO_MIO_BOOT_LOC_CFG0_HELP,
T,BASE-Local memory region X base address,37,25,Hex,7,MIO_MIO_BOOT_LOC_CFG0_HELP,
T,Reserved-Reserved,62,3,Hex,1,MIO_MIO_BOOT_LOC_CFG0_HELP,

(MIO_BOOT_LOC_CFG1),5,MIO Boot Local Memory Region Config Register (1 per region * 2 regions),MIO,MIO_MIO_BOOT_LOC_CFG1_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_BOOT_LOC_CFG1_HELP,
O,EN-Local memory region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_LOC_CFG1_HELP,
T,Reserved-Reserved,34,3,Hex,1,MIO_MIO_BOOT_LOC_CFG1_HELP,
T,BASE-Local memory region X base address,37,25,Hex,7,MIO_MIO_BOOT_LOC_CFG1_HELP,
T,Reserved-Reserved,62,3,Hex,1,MIO_MIO_BOOT_LOC_CFG1_HELP,

(MIO_BOOT_LOC_DAT),1,MIO Boot Local Memory Region Data Register,MIO,MIO_MIO_BOOT_LOC_DAT_HELP
T,DATA-Local memory region data,1,64,Hex,16,MIO_MIO_BOOT_LOC_DAT_HELP,

(MIO_BOOT_PIN_DEFS),8,MIO Boot Pin Defaults Register,MIO,MIO_MIO_BOOT_PIN_DEFS_HELP
T,Reserved-Reserved,1,48,Hex,12,MIO_MIO_BOOT_PIN_DEFS_HELP,
O,ALE-Region 0 default ALE mode,Enable,Disable,49,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
O,WIDTH-Region 0 default bus width,Enable,Disable,50,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
O,DMACK_P2-boot_dmack[2] default polarity,Enable,Disable,51,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
O,DMACK_P1-boot_dmack[1] default polarity,Enable,Disable,52,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
O,DMACK_P0-boot_dmack[0] default polarity,Enable,Disable,53,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
T,TERM-Selects default driver termination,54,2,Hex,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
T,Reserved-Reserved,56,9,Hex,3,MIO_MIO_BOOT_PIN_DEFS_HELP,

(MIO_BOOT_REG_CFG0),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG0_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG0_HELP,
T,DMACK-Region X DMACK,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG0_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG0_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG0_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG0_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG0_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG0_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG0_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG0_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG0_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG0_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG0_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG0_HELP,

(MIO_BOOT_REG_CFG1),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG1_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG1_HELP,
T,DMACK-Region X DMACK,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG1_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG1_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG1_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG1_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG1_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG1_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG1_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG1_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG1_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG1_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG1_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG1_HELP,

(MIO_BOOT_REG_CFG2),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG2_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG2_HELP,
T,DMACK-Region X DMACK,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG2_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG2_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG2_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG2_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG2_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG2_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG2_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG2_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG2_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG2_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG2_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG2_HELP,

(MIO_BOOT_REG_CFG3),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG3_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG3_HELP,
T,DMACK-Region X DMACK,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG3_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG3_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG3_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG3_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG3_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG3_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG3_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG3_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG3_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG3_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG3_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG3_HELP,

(MIO_BOOT_REG_CFG4),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG4_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG4_HELP,
T,DMACK-Region X DMACK,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG4_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG4_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG4_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG4_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG4_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG4_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG4_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG4_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG4_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG4_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG4_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG4_HELP,

(MIO_BOOT_REG_CFG5),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG5_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG5_HELP,
T,DMACK-Region X DMACK,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG5_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG5_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG5_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG5_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG5_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG5_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG5_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG5_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG5_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG5_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG5_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG5_HELP,

(MIO_BOOT_REG_CFG6),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG6_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG6_HELP,
T,DMACK-Region X DMACK,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG6_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG6_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG6_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG6_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG6_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG6_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG6_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG6_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG6_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG6_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG6_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG6_HELP,

(MIO_BOOT_REG_CFG7),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG7_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG7_HELP,
T,DMACK-Region X DMACK,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG7_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG7_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG7_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG7_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG7_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG7_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG7_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG7_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG7_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG7_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG7_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG7_HELP,

(MIO_BOOT_REG_TIM0),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM0_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM0_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM0_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM0_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,

(MIO_BOOT_REG_TIM1),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM1_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM1_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM1_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM1_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,

(MIO_BOOT_REG_TIM2),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM2_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM2_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM2_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM2_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,

(MIO_BOOT_REG_TIM3),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM3_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM3_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM3_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM3_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,

(MIO_BOOT_REG_TIM4),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM4_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM4_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM4_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM4_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,

(MIO_BOOT_REG_TIM5),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM5_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM5_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM5_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM5_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,

(MIO_BOOT_REG_TIM6),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM6_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM6_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM6_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM6_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,

(MIO_BOOT_REG_TIM7),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM7_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM7_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM7_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM7_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,

(MIO_BOOT_THR),6,MIO Boot Threshold Register,MIO,MIO_MIO_BOOT_THR_HELP
T,Reserved-Reserved,1,42,Hex,11,MIO_MIO_BOOT_THR_HELP,
T,DMA_THR-DMA threshold,43,6,Hex,2,MIO_MIO_BOOT_THR_HELP,
T,Reserved-Reserved,49,2,Hex,1,MIO_MIO_BOOT_THR_HELP,
T,FIF_CNT-Current NCB FIFO count,51,6,Hex,2,MIO_MIO_BOOT_THR_HELP,
T,Reserved-Reserved,57,2,Hex,1,MIO_MIO_BOOT_THR_HELP,
T,FIF_THR-NCB busy threshold,59,6,Hex,2,MIO_MIO_BOOT_THR_HELP,

(MIO_FUS_BNK_DAT0),1,Type=RSL,MIO,MIO_MIO_FUS_BNK_DAT0_HELP
T,DAT-Efuse bank store,1,64,Hex,16,MIO_MIO_FUS_BNK_DAT0_HELP,

(MIO_FUS_BNK_DAT1),1,Type=RSL,MIO,MIO_MIO_FUS_BNK_DAT1_HELP
T,DAT-Efuse bank store,1,64,Hex,16,MIO_MIO_FUS_BNK_DAT1_HELP,

(MIO_FUS_BNK_DAT2),1,Type=RSL,MIO,MIO_MIO_FUS_BNK_DAT2_HELP
T,DAT-Efuse bank store,1,64,Hex,16,MIO_MIO_FUS_BNK_DAT2_HELP,

(MIO_FUS_BNK_DAT3),1,Type=RSL,MIO,MIO_MIO_FUS_BNK_DAT3_HELP
T,DAT-Efuse bank store,1,64,Hex,16,MIO_MIO_FUS_BNK_DAT3_HELP,

(MIO_FUS_DAT0),2,Type=RSL,MIO,MIO_MIO_FUS_DAT0_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_FUS_DAT0_HELP,
T,MAN_INFO-Fuse information = manufacturing info [31:0],33,32,Hex,8,MIO_MIO_FUS_DAT0_HELP,

(MIO_FUS_DAT1),2,Type=RSL,MIO,MIO_MIO_FUS_DAT1_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_FUS_DAT1_HELP,
T,MAN_INFO-Fuse information = manufacturing info [63:32],33,32,Hex,8,MIO_MIO_FUS_DAT1_HELP,

(MIO_FUS_DAT2),13,Type=RSL,MIO,MIO_MIO_FUS_DAT2_HELP
T,Reserved-Reserved,1,30,Hex,8,MIO_MIO_FUS_DAT2_HELP,
O,FUS318-Fuse information = a copy of fuse318,Enable,Disable,31,1,MIO_MIO_FUS_DAT2_HELP,
O,RAID_EN-Fuse information = RAID enabled,Enable,Disable,32,1,MIO_MIO_FUS_DAT2_HELP,
T,Reserved-Reserved,33,2,Hex,1,MIO_MIO_FUS_DAT2_HELP,
O,NOKASU-Fuse information = Disable Kasumi,Enable,Disable,35,1,MIO_MIO_FUS_DAT2_HELP,
O,NODFA_CP2-Fuse information = DFA Disable (CP2),Enable,Disable,36,1,MIO_MIO_FUS_DAT2_HELP,
O,NOMUL-Fuse information = VMUL disable,Enable,Disable,37,1,MIO_MIO_FUS_DAT2_HELP,
O,NOCRYPTO-Fuse information = AES/DES/HASH disable,Enable,Disable,38,1,MIO_MIO_FUS_DAT2_HELP,
O,RST_SHT-Fuse information = When set use short reset count,Enable,Disable,39,1,MIO_MIO_FUS_DAT2_HELP,
O,BIST_DIS-Fuse information = BIST Disable,Enable,Disable,40,1,MIO_MIO_FUS_DAT2_HELP,
T,CHIP_ID-Fuse information = CHIP_ID,41,8,Hex,2,MIO_MIO_FUS_DAT2_HELP,
T,Reserved-Reserved,49,4,Hex,1,MIO_MIO_FUS_DAT2_HELP,
T,PP_DIS-Fuse information = PP_DISABLES,53,12,Hex,3,MIO_MIO_FUS_DAT2_HELP,

(MIO_FUS_DAT3),8,Type=RSL,MIO,MIO_MIO_FUS_DAT3_HELP
T,Reserved-Reserved,1,33,Hex,9,MIO_MIO_FUS_DAT3_HELP,
T,ZIP_CRIP-Fuse information = Zip Cripple,34,2,Hex,1,MIO_MIO_FUS_DAT3_HELP,
O,BAR2_EN-Fuse information = BAR2 Enable (when blown '1'),Enable,Disable,36,1,MIO_MIO_FUS_DAT3_HELP,
O,EFUS_LCK-Fuse information = efuse lockdown,Enable,Disable,37,1,MIO_MIO_FUS_DAT3_HELP,
O,EFUS_IGN-Fuse information = efuse ignore,Enable,Disable,38,1,MIO_MIO_FUS_DAT3_HELP,
O,NOZIP-Fuse information = ZIP disable,Enable,Disable,39,1,MIO_MIO_FUS_DAT3_HELP,
O,NODFA_DTE-Fuse information = DFA Disable (DTE),Enable,Disable,40,1,MIO_MIO_FUS_DAT3_HELP,
T,ICACHE-Fuse information = ICACHE Hard Repair Data,41,24,Hex,6,MIO_MIO_FUS_DAT3_HELP,

(MIO_FUS_EMA),4,Type=RSL,MIO,MIO_MIO_FUS_EMA_HELP
T,Reserved-Reserved,1,57,Hex,15,MIO_MIO_FUS_EMA_HELP,
T,EFF_EMA-Effective EMA value,58,3,Hex,1,MIO_MIO_FUS_EMA_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,MIO_MIO_FUS_EMA_HELP,
T,EMA-Software override EMA value,62,3,Hex,1,MIO_MIO_FUS_EMA_HELP,

(MIO_FUS_PDF),1,Type=RSL,MIO,MIO_MIO_FUS_PDF_HELP
T,PDF-Fuse information = Product Definition Field,1,64,Hex,16,MIO_MIO_FUS_PDF_HELP,

(MIO_FUS_PLL),3,Type=RSL,MIO,MIO_MIO_FUS_PLL_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_FUS_PLL_HELP,
O,RFSLIP-PLL reference clock slip,Enable,Disable,63,1,MIO_MIO_FUS_PLL_HELP,
O,FBSLIP-PLL feedback clock slip,Enable,Disable,64,1,MIO_MIO_FUS_PLL_HELP,

(MIO_FUS_PROG),2,Type=RSL,MIO,MIO_MIO_FUS_PROG_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_FUS_PROG_HELP,
O,PROG-Blow the fuse bank,Enable,Disable,64,1,MIO_MIO_FUS_PROG_HELP,

(MIO_FUS_PROG_TIMES),6,Type=RSL,MIO,MIO_MIO_FUS_PROG_TIMES_HELP
T,Reserved-Reserved,1,31,Hex,8,MIO_MIO_FUS_PROG_TIMES_HELP,
O,PROG_PIN-efuse program pin,Enable,Disable,32,1,MIO_MIO_FUS_PROG_TIMES_HELP,
T,OUT-efuse timing param (ref_clks to delay 10ns),33,8,Hex,2,MIO_MIO_FUS_PROG_TIMES_HELP,
T,SCLK_LO-efuse timing param (ref_clks to delay 5ns),41,4,Hex,1,MIO_MIO_FUS_PROG_TIMES_HELP,
T,SCLK_HI-efuse timing param (ref_clks to delay 1000ns),45,12,Hex,3,MIO_MIO_FUS_PROG_TIMES_HELP,
T,SETUP-efuse timing param (ref_clks to delay 10ns),57,8,Hex,2,MIO_MIO_FUS_PROG_TIMES_HELP,

(MIO_FUS_RCMD),7,Type=RSL,MIO,MIO_MIO_FUS_RCMD_HELP
T,Reserved-Reserved,1,40,Hex,10,MIO_MIO_FUS_RCMD_HELP,
T,DAT-8bits of fuse data,41,8,Hex,2,MIO_MIO_FUS_RCMD_HELP,
T,Reserved-Reserved,49,3,Hex,1,MIO_MIO_FUS_RCMD_HELP,
O,PEND-SW sets this bit on a write to start FUSE read,Enable,Disable,52,1,MIO_MIO_FUS_RCMD_HELP,
T,Reserved-Reserved,53,3,Hex,1,MIO_MIO_FUS_RCMD_HELP,
O,EFUSE-When set return data from the efuse storage,Enable,Disable,56,1,MIO_MIO_FUS_RCMD_HELP,
T,ADDR-The byte address of the fuse to read,57,8,Hex,2,MIO_MIO_FUS_RCMD_HELP,

(MIO_FUS_SPR_REPAIR_RES),4,Type=RSL,MIO,MIO_MIO_FUS_SPR_REPAIR_RES_HELP
T,Reserved-Reserved,1,22,Hex,6,MIO_MIO_FUS_SPR_REPAIR_RES_HELP,
T,REPAIR2-SPR BISR Results,23,14,Hex,4,MIO_MIO_FUS_SPR_REPAIR_RES_HELP,
T,REPAIR1-SPR BISR Results,37,14,Hex,4,MIO_MIO_FUS_SPR_REPAIR_RES_HELP,
T,REPAIR0-SPR BISR Results,51,14,Hex,4,MIO_MIO_FUS_SPR_REPAIR_RES_HELP,

(MIO_FUS_SPR_REPAIR_SUM),2,Type=RSL,MIO,MIO_MIO_FUS_SPR_REPAIR_SUM_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_FUS_SPR_REPAIR_SUM_HELP,
O,TOO_MANY-Too Many Defects = cannot repair = bad part,Enable,Disable,64,1,MIO_MIO_FUS_SPR_REPAIR_SUM_HELP,

(MIO_FUS_WADR),2,Type=RSL,MIO,MIO_MIO_FUS_WADR_HELP
T,Reserved-Reserved,1,61,Hex,16,MIO_MIO_FUS_WADR_HELP,
T,ADDR-Which of the four banks of 256 fuses to blow,62,3,Hex,1,MIO_MIO_FUS_WADR_HELP,

(MIO_TWS0_INT),13,MIO_TWSX_INT = TWSX Interrupt Register,MIO,MIO_MIO_TWS0_INT_HELP
T,Reserved-Reserved,1,52,Hex,13,MIO_MIO_TWS0_INT_HELP,
O,SCL-SCL,Enable,Disable,53,1,MIO_MIO_TWS0_INT_HELP,
O,SDA-SDA,Enable,Disable,54,1,MIO_MIO_TWS0_INT_HELP,
O,SCL_OVR-SCL override,Enable,Disable,55,1,MIO_MIO_TWS0_INT_HELP,
O,SDA_OVR-SDA override,Enable,Disable,56,1,MIO_MIO_TWS0_INT_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,MIO_MIO_TWS0_INT_HELP,
O,CORE_EN-TWSI core interrupt enable,Enable,Disable,58,1,MIO_MIO_TWS0_INT_HELP,
O,TS_EN-MIO_TWS_TWSI_SW register update interrupt enable,Enable,Disable,59,1,MIO_MIO_TWS0_INT_HELP,
O,ST_EN-MIO_TWS_SW_TWSI register update interrupt enable,Enable,Disable,60,1,MIO_MIO_TWS0_INT_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,MIO_MIO_TWS0_INT_HELP,
O,CORE_INT-TWSI core interrupt,Enable,Disable,62,1,MIO_MIO_TWS0_INT_HELP,
O,TS_INT-MIO_TWS_TWSI_SW register update interrupt,Enable,Disable,63,1,MIO_MIO_TWS0_INT_HELP,
O,ST_INT-MIO_TWS_SW_TWSI register update interrupt,Enable,Disable,64,1,MIO_MIO_TWS0_INT_HELP,

(MIO_TWS1_INT),13,MIO_TWSX_INT = TWSX Interrupt Register,MIO,MIO_MIO_TWS1_INT_HELP
T,Reserved-Reserved,1,52,Hex,13,MIO_MIO_TWS1_INT_HELP,
O,SCL-SCL,Enable,Disable,53,1,MIO_MIO_TWS1_INT_HELP,
O,SDA-SDA,Enable,Disable,54,1,MIO_MIO_TWS1_INT_HELP,
O,SCL_OVR-SCL override,Enable,Disable,55,1,MIO_MIO_TWS1_INT_HELP,
O,SDA_OVR-SDA override,Enable,Disable,56,1,MIO_MIO_TWS1_INT_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,MIO_MIO_TWS1_INT_HELP,
O,CORE_EN-TWSI core interrupt enable,Enable,Disable,58,1,MIO_MIO_TWS1_INT_HELP,
O,TS_EN-MIO_TWS_TWSI_SW register update interrupt enable,Enable,Disable,59,1,MIO_MIO_TWS1_INT_HELP,
O,ST_EN-MIO_TWS_SW_TWSI register update interrupt enable,Enable,Disable,60,1,MIO_MIO_TWS1_INT_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,MIO_MIO_TWS1_INT_HELP,
O,CORE_INT-TWSI core interrupt,Enable,Disable,62,1,MIO_MIO_TWS1_INT_HELP,
O,TS_INT-MIO_TWS_TWSI_SW register update interrupt,Enable,Disable,63,1,MIO_MIO_TWS1_INT_HELP,
O,ST_INT-MIO_TWS_SW_TWSI register update interrupt,Enable,Disable,64,1,MIO_MIO_TWS1_INT_HELP,

(MIO_TWS0_SW_TWSI),12,MIO_TWSX_SW_TWSI = TWSX Software to TWSI Register,MIO,MIO_MIO_TWS0_SW_TWSI_HELP
O,V-Valid bit,Enable,Disable,1,1,MIO_MIO_TWS0_SW_TWSI_HELP,
O,SLONLY-Slave Only Mode,Enable,Disable,2,1,MIO_MIO_TWS0_SW_TWSI_HELP,
O,EIA-Extended Internal Address = send additional,Enable,Disable,3,1,MIO_MIO_TWS0_SW_TWSI_HELP,
T,OP-Opcode field = When the register is written with,4,4,Hex,1,MIO_MIO_TWS0_SW_TWSI_HELP,
O,R-Read bit or result,Enable,Disable,8,1,MIO_MIO_TWS0_SW_TWSI_HELP,
O,SOVR-Size Override = if set use the SIZE field to,Enable,Disable,9,1,MIO_MIO_TWS0_SW_TWSI_HELP,
T,SIZE-Size in bytes of Master Mode Op if the Size,10,3,Hex,1,MIO_MIO_TWS0_SW_TWSI_HELP,
T,SCR-Scratch = unused but retain state,13,2,Hex,1,MIO_MIO_TWS0_SW_TWSI_HELP,
T,A-Address field,15,10,Hex,3,MIO_MIO_TWS0_SW_TWSI_HELP,
T,IA-Internal Address = Used when launching a master,25,5,Hex,2,MIO_MIO_TWS0_SW_TWSI_HELP,
T,EOP_IA-Extra opcode (when OP<3:0> == 0110 and SLONLY==0):,30,3,Hex,1,MIO_MIO_TWS0_SW_TWSI_HELP,
T,D-Data Field,33,32,Hex,8,MIO_MIO_TWS0_SW_TWSI_HELP,

(MIO_TWS1_SW_TWSI),12,MIO_TWSX_SW_TWSI = TWSX Software to TWSI Register,MIO,MIO_MIO_TWS1_SW_TWSI_HELP
O,V-Valid bit,Enable,Disable,1,1,MIO_MIO_TWS1_SW_TWSI_HELP,
O,SLONLY-Slave Only Mode,Enable,Disable,2,1,MIO_MIO_TWS1_SW_TWSI_HELP,
O,EIA-Extended Internal Address = send additional,Enable,Disable,3,1,MIO_MIO_TWS1_SW_TWSI_HELP,
T,OP-Opcode field = When the register is written with,4,4,Hex,1,MIO_MIO_TWS1_SW_TWSI_HELP,
O,R-Read bit or result,Enable,Disable,8,1,MIO_MIO_TWS1_SW_TWSI_HELP,
O,SOVR-Size Override = if set use the SIZE field to,Enable,Disable,9,1,MIO_MIO_TWS1_SW_TWSI_HELP,
T,SIZE-Size in bytes of Master Mode Op if the Size,10,3,Hex,1,MIO_MIO_TWS1_SW_TWSI_HELP,
T,SCR-Scratch = unused but retain state,13,2,Hex,1,MIO_MIO_TWS1_SW_TWSI_HELP,
T,A-Address field,15,10,Hex,3,MIO_MIO_TWS1_SW_TWSI_HELP,
T,IA-Internal Address = Used when launching a master,25,5,Hex,2,MIO_MIO_TWS1_SW_TWSI_HELP,
T,EOP_IA-Extra opcode (when OP<3:0> == 0110 and SLONLY==0):,30,3,Hex,1,MIO_MIO_TWS1_SW_TWSI_HELP,
T,D-Data Field,33,32,Hex,8,MIO_MIO_TWS1_SW_TWSI_HELP,

(MIO_TWS0_SW_TWSI_EXT),3,MIO_TWSX_SW_TWSI_EXT = TWSX Software to TWSI Extension Register,MIO,MIO_MIO_TWS0_SW_TWSI_EXT_HELP
T,Reserved-Reserved,1,24,Hex,6,MIO_MIO_TWS0_SW_TWSI_EXT_HELP,
T,IA-Extended Internal Address,25,8,Hex,2,MIO_MIO_TWS0_SW_TWSI_EXT_HELP,
T,D-Extended Data Field,33,32,Hex,8,MIO_MIO_TWS0_SW_TWSI_EXT_HELP,

(MIO_TWS1_SW_TWSI_EXT),3,MIO_TWSX_SW_TWSI_EXT = TWSX Software to TWSI Extension Register,MIO,MIO_MIO_TWS1_SW_TWSI_EXT_HELP
T,Reserved-Reserved,1,24,Hex,6,MIO_MIO_TWS1_SW_TWSI_EXT_HELP,
T,IA-Extended Internal Address,25,8,Hex,2,MIO_MIO_TWS1_SW_TWSI_EXT_HELP,
T,D-Extended Data Field,33,32,Hex,8,MIO_MIO_TWS1_SW_TWSI_EXT_HELP,

(MIO_TWS0_TWSI_SW),3,MIO_TWSX_TWSI_SW = TWSX TWSI to Software Register,MIO,MIO_MIO_TWS0_TWSI_SW_HELP
T,V-Valid Bits,1,2,Hex,1,MIO_MIO_TWS0_TWSI_SW_HELP,
T,Reserved-Reserved,3,30,Hex,8,MIO_MIO_TWS0_TWSI_SW_HELP,
T,D-Data Field = updated on a write by the TWSI device,33,32,Hex,8,MIO_MIO_TWS0_TWSI_SW_HELP,

(MIO_TWS1_TWSI_SW),3,MIO_TWSX_TWSI_SW = TWSX TWSI to Software Register,MIO,MIO_MIO_TWS1_TWSI_SW_HELP
T,V-Valid Bits,1,2,Hex,1,MIO_MIO_TWS1_TWSI_SW_HELP,
T,Reserved-Reserved,3,30,Hex,8,MIO_MIO_TWS1_TWSI_SW_HELP,
T,D-Data Field = updated on a write by the TWSI device,33,32,Hex,8,MIO_MIO_TWS1_TWSI_SW_HELP,

(MIO_UART0_DLH),2,MIO_UARTX_DLH = MIO UARTX Divisor Latch High Register,MIO,MIO_MIO_UART0_DLH_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_DLH_HELP,
T,DLH-Divisor Latch High Register,57,8,Hex,2,MIO_MIO_UART0_DLH_HELP,

(MIO_UART1_DLH),2,MIO_UARTX_DLH = MIO UARTX Divisor Latch High Register,MIO,MIO_MIO_UART1_DLH_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_DLH_HELP,
T,DLH-Divisor Latch High Register,57,8,Hex,2,MIO_MIO_UART1_DLH_HELP,

(MIO_UART0_DLL),2,MIO_UARTX_DLL = MIO UARTX Divisor Latch Low Register,MIO,MIO_MIO_UART0_DLL_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_DLL_HELP,
T,DLL-Divisor Latch Low Register,57,8,Hex,2,MIO_MIO_UART0_DLL_HELP,

(MIO_UART1_DLL),2,MIO_UARTX_DLL = MIO UARTX Divisor Latch Low Register,MIO,MIO_MIO_UART1_DLL_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_DLL_HELP,
T,DLL-Divisor Latch Low Register,57,8,Hex,2,MIO_MIO_UART1_DLL_HELP,

(MIO_UART0_FAR),2,MIO_UARTX_FAR = MIO UARTX FIFO Access Register,MIO,MIO_MIO_UART0_FAR_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART0_FAR_HELP,
O,FAR-FIFO Access Register,Enable,Disable,64,1,MIO_MIO_UART0_FAR_HELP,

(MIO_UART1_FAR),2,MIO_UARTX_FAR = MIO UARTX FIFO Access Register,MIO,MIO_MIO_UART1_FAR_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART1_FAR_HELP,
O,FAR-FIFO Access Register,Enable,Disable,64,1,MIO_MIO_UART1_FAR_HELP,

(MIO_UART0_FCR),7,MIO_UARTX_FCR = MIO UARTX FIFO Control Register,MIO,MIO_MIO_UART0_FCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_FCR_HELP,
T,RXTRIG-RX Trigger,57,2,Hex,1,MIO_MIO_UART0_FCR_HELP,
T,TXTRIG-TX Trigger,59,2,Hex,1,MIO_MIO_UART0_FCR_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,MIO_MIO_UART0_FCR_HELP,
O,TXFR-TX FIFO reset,Enable,Disable,62,1,MIO_MIO_UART0_FCR_HELP,
O,RXFR-RX FIFO reset,Enable,Disable,63,1,MIO_MIO_UART0_FCR_HELP,
O,EN-FIFO enable,Enable,Disable,64,1,MIO_MIO_UART0_FCR_HELP,

(MIO_UART1_FCR),7,MIO_UARTX_FCR = MIO UARTX FIFO Control Register,MIO,MIO_MIO_UART1_FCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_FCR_HELP,
T,RXTRIG-RX Trigger,57,2,Hex,1,MIO_MIO_UART1_FCR_HELP,
T,TXTRIG-TX Trigger,59,2,Hex,1,MIO_MIO_UART1_FCR_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,MIO_MIO_UART1_FCR_HELP,
O,TXFR-TX FIFO reset,Enable,Disable,62,1,MIO_MIO_UART1_FCR_HELP,
O,RXFR-RX FIFO reset,Enable,Disable,63,1,MIO_MIO_UART1_FCR_HELP,
O,EN-FIFO enable,Enable,Disable,64,1,MIO_MIO_UART1_FCR_HELP,

(MIO_UART0_HTX),2,MIO_UARTX_HTX = MIO UARTX Halt TX Register,MIO,MIO_MIO_UART0_HTX_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART0_HTX_HELP,
O,HTX-Halt TX,Enable,Disable,64,1,MIO_MIO_UART0_HTX_HELP,

(MIO_UART1_HTX),2,MIO_UARTX_HTX = MIO UARTX Halt TX Register,MIO,MIO_MIO_UART1_HTX_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART1_HTX_HELP,
O,HTX-Halt TX,Enable,Disable,64,1,MIO_MIO_UART1_HTX_HELP,

(MIO_UART0_IER),7,MIO_UARTX_IER = MIO UARTX Interrupt Enable Register,MIO,MIO_MIO_UART0_IER_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_IER_HELP,
O,PTIME-Programmable THRE Interrupt mode enable,Enable,Disable,57,1,MIO_MIO_UART0_IER_HELP,
T,Reserved-Reserved,58,3,Hex,1,MIO_MIO_UART0_IER_HELP,
O,EDSSI-Enable Modem Status Interrupt,Enable,Disable,61,1,MIO_MIO_UART0_IER_HELP,
O,ELSI-Enable Receiver Line Status Interrupt,Enable,Disable,62,1,MIO_MIO_UART0_IER_HELP,
O,ETBEI-Enable Transmitter Holding Register Empty Interrupt,Enable,Disable,63,1,MIO_MIO_UART0_IER_HELP,
O,ERBFI-Enable Received Data Available Interrupt,Enable,Disable,64,1,MIO_MIO_UART0_IER_HELP,

(MIO_UART1_IER),7,MIO_UARTX_IER = MIO UARTX Interrupt Enable Register,MIO,MIO_MIO_UART1_IER_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_IER_HELP,
O,PTIME-Programmable THRE Interrupt mode enable,Enable,Disable,57,1,MIO_MIO_UART1_IER_HELP,
T,Reserved-Reserved,58,3,Hex,1,MIO_MIO_UART1_IER_HELP,
O,EDSSI-Enable Modem Status Interrupt,Enable,Disable,61,1,MIO_MIO_UART1_IER_HELP,
O,ELSI-Enable Receiver Line Status Interrupt,Enable,Disable,62,1,MIO_MIO_UART1_IER_HELP,
O,ETBEI-Enable Transmitter Holding Register Empty Interrupt,Enable,Disable,63,1,MIO_MIO_UART1_IER_HELP,
O,ERBFI-Enable Received Data Available Interrupt,Enable,Disable,64,1,MIO_MIO_UART1_IER_HELP,

(MIO_UART0_IIR),4,MIO_UARTX_IIR = MIO UARTX Interrupt Identity Register,MIO,MIO_MIO_UART0_IIR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_IIR_HELP,
T,FEN-FIFO=enabled bits,57,2,Hex,1,MIO_MIO_UART0_IIR_HELP,
T,Reserved-Reserved,59,2,Hex,1,MIO_MIO_UART0_IIR_HELP,
T,IID-Interrupt ID,61,4,Hex,1,MIO_MIO_UART0_IIR_HELP,

(MIO_UART1_IIR),4,MIO_UARTX_IIR = MIO UARTX Interrupt Identity Register,MIO,MIO_MIO_UART1_IIR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_IIR_HELP,
T,FEN-FIFO=enabled bits,57,2,Hex,1,MIO_MIO_UART1_IIR_HELP,
T,Reserved-Reserved,59,2,Hex,1,MIO_MIO_UART1_IIR_HELP,
T,IID-Interrupt ID,61,4,Hex,1,MIO_MIO_UART1_IIR_HELP,

(MIO_UART0_LCR),8,MIO_UARTX_LCR = MIO UARTX Line Control Register,MIO,MIO_MIO_UART0_LCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_LCR_HELP,
O,DLAB-Divisor Latch Address bit,Enable,Disable,57,1,MIO_MIO_UART0_LCR_HELP,
O,BRK-Break Control bit,Enable,Disable,58,1,MIO_MIO_UART0_LCR_HELP,
O,Reserved-Reserved,Enable,Disable,59,1,MIO_MIO_UART0_LCR_HELP,
O,EPS-Even Parity Select bit,Enable,Disable,60,1,MIO_MIO_UART0_LCR_HELP,
O,PEN-Parity Enable bit,Enable,Disable,61,1,MIO_MIO_UART0_LCR_HELP,
O,STOP-Stop Control bit,Enable,Disable,62,1,MIO_MIO_UART0_LCR_HELP,
T,CLS-Character Length Select,63,2,Hex,1,MIO_MIO_UART0_LCR_HELP,

(MIO_UART1_LCR),8,MIO_UARTX_LCR = MIO UARTX Line Control Register,MIO,MIO_MIO_UART1_LCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_LCR_HELP,
O,DLAB-Divisor Latch Address bit,Enable,Disable,57,1,MIO_MIO_UART1_LCR_HELP,
O,BRK-Break Control bit,Enable,Disable,58,1,MIO_MIO_UART1_LCR_HELP,
O,Reserved-Reserved,Enable,Disable,59,1,MIO_MIO_UART1_LCR_HELP,
O,EPS-Even Parity Select bit,Enable,Disable,60,1,MIO_MIO_UART1_LCR_HELP,
O,PEN-Parity Enable bit,Enable,Disable,61,1,MIO_MIO_UART1_LCR_HELP,
O,STOP-Stop Control bit,Enable,Disable,62,1,MIO_MIO_UART1_LCR_HELP,
T,CLS-Character Length Select,63,2,Hex,1,MIO_MIO_UART1_LCR_HELP,

(MIO_UART0_LSR),9,MIO_UARTX_LSR = MIO UARTX Line Status Register,MIO,MIO_MIO_UART0_LSR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_LSR_HELP,
O,FERR-Error in Receiver FIFO bit,Enable,Disable,57,1,MIO_MIO_UART0_LSR_HELP,
O,TEMT-Transmitter Empty bit,Enable,Disable,58,1,MIO_MIO_UART0_LSR_HELP,
O,THRE-Transmitter Holding Register Empty bit,Enable,Disable,59,1,MIO_MIO_UART0_LSR_HELP,
O,BI-Break Interrupt bit,Enable,Disable,60,1,MIO_MIO_UART0_LSR_HELP,
O,FE-Framing Error bit,Enable,Disable,61,1,MIO_MIO_UART0_LSR_HELP,
O,PE-Parity Error bit,Enable,Disable,62,1,MIO_MIO_UART0_LSR_HELP,
O,OE-Overrun Error bit,Enable,Disable,63,1,MIO_MIO_UART0_LSR_HELP,
O,DR-Data Ready bit,Enable,Disable,64,1,MIO_MIO_UART0_LSR_HELP,

(MIO_UART1_LSR),9,MIO_UARTX_LSR = MIO UARTX Line Status Register,MIO,MIO_MIO_UART1_LSR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_LSR_HELP,
O,FERR-Error in Receiver FIFO bit,Enable,Disable,57,1,MIO_MIO_UART1_LSR_HELP,
O,TEMT-Transmitter Empty bit,Enable,Disable,58,1,MIO_MIO_UART1_LSR_HELP,
O,THRE-Transmitter Holding Register Empty bit,Enable,Disable,59,1,MIO_MIO_UART1_LSR_HELP,
O,BI-Break Interrupt bit,Enable,Disable,60,1,MIO_MIO_UART1_LSR_HELP,
O,FE-Framing Error bit,Enable,Disable,61,1,MIO_MIO_UART1_LSR_HELP,
O,PE-Parity Error bit,Enable,Disable,62,1,MIO_MIO_UART1_LSR_HELP,
O,OE-Overrun Error bit,Enable,Disable,63,1,MIO_MIO_UART1_LSR_HELP,
O,DR-Data Ready bit,Enable,Disable,64,1,MIO_MIO_UART1_LSR_HELP,

(MIO_UART0_MCR),7,MIO_UARTX_MCR = MIO UARTX Modem Control Register,MIO,MIO_MIO_UART0_MCR_HELP
T,Reserved-Reserved,1,58,Hex,15,MIO_MIO_UART0_MCR_HELP,
O,AFCE-Auto Flow Control Enable bit,Enable,Disable,59,1,MIO_MIO_UART0_MCR_HELP,
O,LOOP-Loopback bit,Enable,Disable,60,1,MIO_MIO_UART0_MCR_HELP,
O,OUT2-OUT2 output bit,Enable,Disable,61,1,MIO_MIO_UART0_MCR_HELP,
O,OUT1-OUT1 output bit,Enable,Disable,62,1,MIO_MIO_UART0_MCR_HELP,
O,RTS-Request To Send output bit,Enable,Disable,63,1,MIO_MIO_UART0_MCR_HELP,
O,DTR-Data Terminal Ready output bit,Enable,Disable,64,1,MIO_MIO_UART0_MCR_HELP,

(MIO_UART1_MCR),7,MIO_UARTX_MCR = MIO UARTX Modem Control Register,MIO,MIO_MIO_UART1_MCR_HELP
T,Reserved-Reserved,1,58,Hex,15,MIO_MIO_UART1_MCR_HELP,
O,AFCE-Auto Flow Control Enable bit,Enable,Disable,59,1,MIO_MIO_UART1_MCR_HELP,
O,LOOP-Loopback bit,Enable,Disable,60,1,MIO_MIO_UART1_MCR_HELP,
O,OUT2-OUT2 output bit,Enable,Disable,61,1,MIO_MIO_UART1_MCR_HELP,
O,OUT1-OUT1 output bit,Enable,Disable,62,1,MIO_MIO_UART1_MCR_HELP,
O,RTS-Request To Send output bit,Enable,Disable,63,1,MIO_MIO_UART1_MCR_HELP,
O,DTR-Data Terminal Ready output bit,Enable,Disable,64,1,MIO_MIO_UART1_MCR_HELP,

(MIO_UART0_MSR),9,MIO_UARTX_MSR = MIO UARTX Modem Status Register,MIO,MIO_MIO_UART0_MSR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_MSR_HELP,
O,DCD-Data Carrier Detect input bit,Enable,Disable,57,1,MIO_MIO_UART0_MSR_HELP,
O,RI-Ring Indicator input bit,Enable,Disable,58,1,MIO_MIO_UART0_MSR_HELP,
O,DSR-Data Set Ready input bit,Enable,Disable,59,1,MIO_MIO_UART0_MSR_HELP,
O,CTS-Clear To Send input bit,Enable,Disable,60,1,MIO_MIO_UART0_MSR_HELP,
O,DDCD-Delta Data Carrier Detect bit,Enable,Disable,61,1,MIO_MIO_UART0_MSR_HELP,
O,TERI-Trailing Edge of Ring Indicator bit,Enable,Disable,62,1,MIO_MIO_UART0_MSR_HELP,
O,DDSR-Delta Data Set Ready bit,Enable,Disable,63,1,MIO_MIO_UART0_MSR_HELP,
O,DCTS-Delta Clear To Send bit,Enable,Disable,64,1,MIO_MIO_UART0_MSR_HELP,

(MIO_UART1_MSR),9,MIO_UARTX_MSR = MIO UARTX Modem Status Register,MIO,MIO_MIO_UART1_MSR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_MSR_HELP,
O,DCD-Data Carrier Detect input bit,Enable,Disable,57,1,MIO_MIO_UART1_MSR_HELP,
O,RI-Ring Indicator input bit,Enable,Disable,58,1,MIO_MIO_UART1_MSR_HELP,
O,DSR-Data Set Ready input bit,Enable,Disable,59,1,MIO_MIO_UART1_MSR_HELP,
O,CTS-Clear To Send input bit,Enable,Disable,60,1,MIO_MIO_UART1_MSR_HELP,
O,DDCD-Delta Data Carrier Detect bit,Enable,Disable,61,1,MIO_MIO_UART1_MSR_HELP,
O,TERI-Trailing Edge of Ring Indicator bit,Enable,Disable,62,1,MIO_MIO_UART1_MSR_HELP,
O,DDSR-Delta Data Set Ready bit,Enable,Disable,63,1,MIO_MIO_UART1_MSR_HELP,
O,DCTS-Delta Clear To Send bit,Enable,Disable,64,1,MIO_MIO_UART1_MSR_HELP,

(MIO_UART0_RBR),2,MIO_UARTX_RBR = MIO UARTX Receive Buffer Register,MIO,MIO_MIO_UART0_RBR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_RBR_HELP,
T,RBR-Receive Buffer Register,57,8,Hex,2,MIO_MIO_UART0_RBR_HELP,

(MIO_UART1_RBR),2,MIO_UARTX_RBR = MIO UARTX Receive Buffer Register,MIO,MIO_MIO_UART1_RBR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_RBR_HELP,
T,RBR-Receive Buffer Register,57,8,Hex,2,MIO_MIO_UART1_RBR_HELP,

(MIO_UART0_RFL),2,MIO_UARTX_RFL = MIO UARTX Receive FIFO Level Register,MIO,MIO_MIO_UART0_RFL_HELP
T,Reserved-Reserved,1,57,Hex,15,MIO_MIO_UART0_RFL_HELP,
T,RFL-Receive FIFO Level Register,58,7,Hex,2,MIO_MIO_UART0_RFL_HELP,

(MIO_UART1_RFL),2,MIO_UARTX_RFL = MIO UARTX Receive FIFO Level Register,MIO,MIO_MIO_UART1_RFL_HELP
T,Reserved-Reserved,1,57,Hex,15,MIO_MIO_UART1_RFL_HELP,
T,RFL-Receive FIFO Level Register,58,7,Hex,2,MIO_MIO_UART1_RFL_HELP,

(MIO_UART0_RFW),4,MIO_UARTX_RFW = MIO UARTX Receive FIFO Write Register,MIO,MIO_MIO_UART0_RFW_HELP
T,Reserved-Reserved,1,54,Hex,14,MIO_MIO_UART0_RFW_HELP,
O,RFFE-Receive FIFO Framing Error,Enable,Disable,55,1,MIO_MIO_UART0_RFW_HELP,
O,RFPE-Receive FIFO Parity Error,Enable,Disable,56,1,MIO_MIO_UART0_RFW_HELP,
T,RFWD-Receive FIFO Write Data,57,8,Hex,2,MIO_MIO_UART0_RFW_HELP,

(MIO_UART1_RFW),4,MIO_UARTX_RFW = MIO UARTX Receive FIFO Write Register,MIO,MIO_MIO_UART1_RFW_HELP
T,Reserved-Reserved,1,54,Hex,14,MIO_MIO_UART1_RFW_HELP,
O,RFFE-Receive FIFO Framing Error,Enable,Disable,55,1,MIO_MIO_UART1_RFW_HELP,
O,RFPE-Receive FIFO Parity Error,Enable,Disable,56,1,MIO_MIO_UART1_RFW_HELP,
T,RFWD-Receive FIFO Write Data,57,8,Hex,2,MIO_MIO_UART1_RFW_HELP,

(MIO_UART0_SBCR),2,MIO_UARTX_SBCR = MIO UARTX Shadow Break Control Register,MIO,MIO_MIO_UART0_SBCR_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART0_SBCR_HELP,
O,SBCR-Shadow Break Control,Enable,Disable,64,1,MIO_MIO_UART0_SBCR_HELP,

(MIO_UART1_SBCR),2,MIO_UARTX_SBCR = MIO UARTX Shadow Break Control Register,MIO,MIO_MIO_UART1_SBCR_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART1_SBCR_HELP,
O,SBCR-Shadow Break Control,Enable,Disable,64,1,MIO_MIO_UART1_SBCR_HELP,

(MIO_UART0_SCR),2,MIO_UARTX_SCR = MIO UARTX Scratchpad Register,MIO,MIO_MIO_UART0_SCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_SCR_HELP,
T,SCR-Scratchpad Register,57,8,Hex,2,MIO_MIO_UART0_SCR_HELP,

(MIO_UART1_SCR),2,MIO_UARTX_SCR = MIO UARTX Scratchpad Register,MIO,MIO_MIO_UART1_SCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_SCR_HELP,
T,SCR-Scratchpad Register,57,8,Hex,2,MIO_MIO_UART1_SCR_HELP,

(MIO_UART0_SFE),2,MIO_UARTX_SFE = MIO UARTX Shadow FIFO Enable Register,MIO,MIO_MIO_UART0_SFE_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART0_SFE_HELP,
O,SFE-Shadow FIFO Enable,Enable,Disable,64,1,MIO_MIO_UART0_SFE_HELP,

(MIO_UART1_SFE),2,MIO_UARTX_SFE = MIO UARTX Shadow FIFO Enable Register,MIO,MIO_MIO_UART1_SFE_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART1_SFE_HELP,
O,SFE-Shadow FIFO Enable,Enable,Disable,64,1,MIO_MIO_UART1_SFE_HELP,

(MIO_UART0_SRR),4,MIO_UARTX_SRR = MIO UARTX Software Reset Register,MIO,MIO_MIO_UART0_SRR_HELP
T,Reserved-Reserved,1,61,Hex,16,MIO_MIO_UART0_SRR_HELP,
O,STFR-Shadow TX FIFO Reset,Enable,Disable,62,1,MIO_MIO_UART0_SRR_HELP,
O,SRFR-Shadow RX FIFO Reset,Enable,Disable,63,1,MIO_MIO_UART0_SRR_HELP,
O,USR-UART Soft Reset,Enable,Disable,64,1,MIO_MIO_UART0_SRR_HELP,

(MIO_UART1_SRR),4,MIO_UARTX_SRR = MIO UARTX Software Reset Register,MIO,MIO_MIO_UART1_SRR_HELP
T,Reserved-Reserved,1,61,Hex,16,MIO_MIO_UART1_SRR_HELP,
O,STFR-Shadow TX FIFO Reset,Enable,Disable,62,1,MIO_MIO_UART1_SRR_HELP,
O,SRFR-Shadow RX FIFO Reset,Enable,Disable,63,1,MIO_MIO_UART1_SRR_HELP,
O,USR-UART Soft Reset,Enable,Disable,64,1,MIO_MIO_UART1_SRR_HELP,

(MIO_UART0_SRT),2,MIO_UARTX_SRT = MIO UARTX Shadow RX Trigger Register,MIO,MIO_MIO_UART0_SRT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_UART0_SRT_HELP,
T,SRT-Shadow RX Trigger,63,2,Hex,1,MIO_MIO_UART0_SRT_HELP,

(MIO_UART1_SRT),2,MIO_UARTX_SRT = MIO UARTX Shadow RX Trigger Register,MIO,MIO_MIO_UART1_SRT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_UART1_SRT_HELP,
T,SRT-Shadow RX Trigger,63,2,Hex,1,MIO_MIO_UART1_SRT_HELP,

(MIO_UART0_SRTS),2,MIO_UARTX_SRTS = MIO UARTX Shadow Request To Send Register,MIO,MIO_MIO_UART0_SRTS_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART0_SRTS_HELP,
O,SRTS-Shadow Request To Send,Enable,Disable,64,1,MIO_MIO_UART0_SRTS_HELP,

(MIO_UART1_SRTS),2,MIO_UARTX_SRTS = MIO UARTX Shadow Request To Send Register,MIO,MIO_MIO_UART1_SRTS_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART1_SRTS_HELP,
O,SRTS-Shadow Request To Send,Enable,Disable,64,1,MIO_MIO_UART1_SRTS_HELP,

(MIO_UART0_STT),2,MIO_UARTX_STT = MIO UARTX Shadow TX Trigger Register,MIO,MIO_MIO_UART0_STT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_UART0_STT_HELP,
T,STT-Shadow TX Trigger,63,2,Hex,1,MIO_MIO_UART0_STT_HELP,

(MIO_UART1_STT),2,MIO_UARTX_STT = MIO UARTX Shadow TX Trigger Register,MIO,MIO_MIO_UART1_STT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_UART1_STT_HELP,
T,STT-Shadow TX Trigger,63,2,Hex,1,MIO_MIO_UART1_STT_HELP,

(MIO_UART0_TFL),2,MIO_UARTX_TFL = MIO UARTX Transmit FIFO Level Register,MIO,MIO_MIO_UART0_TFL_HELP
T,Reserved-Reserved,1,57,Hex,15,MIO_MIO_UART0_TFL_HELP,
T,TFL-Transmit FIFO Level Register,58,7,Hex,2,MIO_MIO_UART0_TFL_HELP,

(MIO_UART1_TFL),2,MIO_UARTX_TFL = MIO UARTX Transmit FIFO Level Register,MIO,MIO_MIO_UART1_TFL_HELP
T,Reserved-Reserved,1,57,Hex,15,MIO_MIO_UART1_TFL_HELP,
T,TFL-Transmit FIFO Level Register,58,7,Hex,2,MIO_MIO_UART1_TFL_HELP,

(MIO_UART0_TFR),2,MIO_UARTX_TFR = MIO UARTX Transmit FIFO Read Register,MIO,MIO_MIO_UART0_TFR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_TFR_HELP,
T,TFR-Transmit FIFO Read Register,57,8,Hex,2,MIO_MIO_UART0_TFR_HELP,

(MIO_UART1_TFR),2,MIO_UARTX_TFR = MIO UARTX Transmit FIFO Read Register,MIO,MIO_MIO_UART1_TFR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_TFR_HELP,
T,TFR-Transmit FIFO Read Register,57,8,Hex,2,MIO_MIO_UART1_TFR_HELP,

(MIO_UART0_THR),2,MIO_UARTX_THR = MIO UARTX Transmit Holding Register,MIO,MIO_MIO_UART0_THR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_THR_HELP,
T,THR-Transmit Holding Register,57,8,Hex,2,MIO_MIO_UART0_THR_HELP,

(MIO_UART1_THR),2,MIO_UARTX_THR = MIO UARTX Transmit Holding Register,MIO,MIO_MIO_UART1_THR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_THR_HELP,
T,THR-Transmit Holding Register,57,8,Hex,2,MIO_MIO_UART1_THR_HELP,

(MIO_UART0_USR),6,MIO_UARTX_USR = MIO UARTX UART Status Register,MIO,MIO_MIO_UART0_USR_HELP
T,Reserved-Reserved,1,59,Hex,15,MIO_MIO_UART0_USR_HELP,
O,RFF-RX FIFO Full,Enable,Disable,60,1,MIO_MIO_UART0_USR_HELP,
O,RFNE-RX FIFO Not Empty,Enable,Disable,61,1,MIO_MIO_UART0_USR_HELP,
O,TFE-TX FIFO Empty,Enable,Disable,62,1,MIO_MIO_UART0_USR_HELP,
O,TFNF-TX FIFO Not Full,Enable,Disable,63,1,MIO_MIO_UART0_USR_HELP,
O,BUSY-Busy bit (always 0 in PASS3),Enable,Disable,64,1,MIO_MIO_UART0_USR_HELP,

(MIO_UART1_USR),6,MIO_UARTX_USR = MIO UARTX UART Status Register,MIO,MIO_MIO_UART1_USR_HELP
T,Reserved-Reserved,1,59,Hex,15,MIO_MIO_UART1_USR_HELP,
O,RFF-RX FIFO Full,Enable,Disable,60,1,MIO_MIO_UART1_USR_HELP,
O,RFNE-RX FIFO Not Empty,Enable,Disable,61,1,MIO_MIO_UART1_USR_HELP,
O,TFE-TX FIFO Empty,Enable,Disable,62,1,MIO_MIO_UART1_USR_HELP,
O,TFNF-TX FIFO Not Full,Enable,Disable,63,1,MIO_MIO_UART1_USR_HELP,
O,BUSY-Busy bit (always 0 in PASS3),Enable,Disable,64,1,MIO_MIO_UART1_USR_HELP,

(MIX0_BIST),5,MIX BIST Register,MIX,MIX_MIX0_BIST_HELP
T,Reserved-Reserved,1,60,Hex,15,MIX_MIX0_BIST_HELP,
O,MRQDAT-Bist Results for NBR CSR RdReq RAM,Enable,Disable,61,1,MIX_MIX0_BIST_HELP,
O,IPFDAT-Bist Results for MIX Inbound Packet RAM,Enable,Disable,62,1,MIX_MIX0_BIST_HELP,
O,IRFDAT-Bist Results for MIX I=Ring Entry RAM,Enable,Disable,63,1,MIX_MIX0_BIST_HELP,
O,ORFDAT-Bist Results for MIX O=Ring Entry RAM,Enable,Disable,64,1,MIX_MIX0_BIST_HELP,

(MIX0_CTL),8,MIX Control Register,MIX,MIX_MIX0_CTL_HELP
T,Reserved-Reserved,1,56,Hex,14,MIX_MIX0_CTL_HELP,
O,CRC_STRIP-HW CRC Strip Enable,Enable,Disable,57,1,MIX_MIX0_CTL_HELP,
O,BUSY-MIX Busy Status bit,Enable,Disable,58,1,MIX_MIX0_CTL_HELP,
O,EN-MIX Enable bit,Enable,Disable,59,1,MIX_MIX0_CTL_HELP,
O,RESET-MIX Soft Reset,Enable,Disable,60,1,MIX_MIX0_CTL_HELP,
O,LENDIAN-Packet Little Endian Mode,Enable,Disable,61,1,MIX_MIX0_CTL_HELP,
O,NBTARB-MIX CB=Request Arbitration Mode.,Enable,Disable,62,1,MIX_MIX0_CTL_HELP,
T,MRQ_HWM-MIX CB=Request FIFO Programmable High Water Mark.,63,2,Hex,1,MIX_MIX0_CTL_HELP,

(MIX0_INTENA),8,MIX Local Interrupt Enable Mask Register,MIX,MIX_MIX0_INTENA_HELP
T,Reserved-Reserved,1,57,Hex,15,MIX_MIX0_INTENA_HELP,
O,ORUNENA-ORCNT UnderFlow Detected,Enable,Disable,58,1,MIX_MIX0_INTENA_HELP,
O,IRUNENA-IRCNT UnderFlow Interrupt Enable,Enable,Disable,59,1,MIX_MIX0_INTENA_HELP,
O,DATA_DRPENA-Data was dropped due to RX FIFO full Interrupt,Enable,Disable,60,1,MIX_MIX0_INTENA_HELP,
O,ITHENA-Inbound Ring Threshold Exceeded Interrupt Enable,Enable,Disable,61,1,MIX_MIX0_INTENA_HELP,
O,OTHENA-Outbound Ring Threshold Exceeded Interrupt Enable,Enable,Disable,62,1,MIX_MIX0_INTENA_HELP,
O,IVFENA-Inbound DoorBell(IDBELL) Overflow Detected,Enable,Disable,63,1,MIX_MIX0_INTENA_HELP,
O,OVFENA-Outbound DoorBell(ODBELL) Overflow Interrupt Enable,Enable,Disable,64,1,MIX_MIX0_INTENA_HELP,

(MIX0_IRCNT),2,MIX I-Ring Pending Packet Counter,MIX,MIX_MIX0_IRCNT_HELP
T,Reserved-Reserved,1,44,Hex,11,MIX_MIX0_IRCNT_HELP,
T,IRCNT-Pending \# of I=Ring Packets.,45,20,Hex,5,MIX_MIX0_IRCNT_HELP,

(MIX0_IRHWM),3,MIX I-Ring High-Water Mark Threshold Register,MIX,MIX_MIX0_IRHWM_HELP
T,Reserved-Reserved,1,24,Hex,6,MIX_MIX0_IRHWM_HELP,
T,IBPLWM-I=Ring BackPressure Low Water Mark Threshold.,25,20,Hex,5,MIX_MIX0_IRHWM_HELP,
T,IRHWM-I=Ring Entry High Water Mark Threshold.,45,20,Hex,5,MIX_MIX0_IRHWM_HELP,

(MIX0_IRING1),5,MIX Inbound Ring Register \#1,MIX,MIX_MIX0_IRING1_HELP
T,Reserved-Reserved,1,4,Hex,1,MIX_MIX0_IRING1_HELP,
T,ISIZE-Represents the Inbound Ring Buffer's Size(in 8B,5,20,Hex,5,MIX_MIX0_IRING1_HELP,
T,Reserved-Reserved,25,4,Hex,1,MIX_MIX0_IRING1_HELP,
T,IBASE-Represents the 8B=aligned base address of the first,29,33,Hex,9,MIX_MIX0_IRING1_HELP,
T,Reserved-Reserved,62,3,Hex,1,MIX_MIX0_IRING1_HELP,

(MIX0_IRING2),4,MIX Inbound Ring Register \#2,MIX,MIX_MIX0_IRING2_HELP
T,Reserved-Reserved,1,12,Hex,3,MIX_MIX0_IRING2_HELP,
T,ITLPTR-The Inbound Ring Tail Pointer selects the I=Ring,13,20,Hex,5,MIX_MIX0_IRING2_HELP,
T,Reserved-Reserved,33,12,Hex,3,MIX_MIX0_IRING2_HELP,
T,IDBELL-Represents the cumulative total of pending,45,20,Hex,5,MIX_MIX0_IRING2_HELP,

(MIX0_ISR),8,MIX Interrupt/Status Register,MIX,MIX_MIX0_ISR_HELP
T,Reserved-Reserved,1,57,Hex,15,MIX_MIX0_ISR_HELP,
O,ORUN-ORCNT UnderFlow Detected,Enable,Disable,58,1,MIX_MIX0_ISR_HELP,
O,IRUN-IRCNT UnderFlow Detected,Enable,Disable,59,1,MIX_MIX0_ISR_HELP,
O,DATA_DRP-Data was dropped due to RX FIFO full,Enable,Disable,60,1,MIX_MIX0_ISR_HELP,
O,IRTHRESH-Inbound Ring Packet Threshold Exceeded,Enable,Disable,61,1,MIX_MIX0_ISR_HELP,
O,ORTHRESH-Outbound Ring Packet Threshold Exceeded,Enable,Disable,62,1,MIX_MIX0_ISR_HELP,
O,IDBLOVF-Inbound DoorBell(IDBELL) Overflow Detected,Enable,Disable,63,1,MIX_MIX0_ISR_HELP,
O,ODBLOVF-Outbound DoorBell(ODBELL) Overflow Detected,Enable,Disable,64,1,MIX_MIX0_ISR_HELP,

(MIX0_ORCNT),2,MIX O-Ring Packets Sent Counter,MIX,MIX_MIX0_ORCNT_HELP
T,Reserved-Reserved,1,44,Hex,11,MIX_MIX0_ORCNT_HELP,
T,ORCNT-Pending \# of O=Ring Packets.,45,20,Hex,5,MIX_MIX0_ORCNT_HELP,

(MIX0_ORHWM),2,MIX O-Ring High-Water Mark Threshold Register,MIX,MIX_MIX0_ORHWM_HELP
T,Reserved-Reserved,1,44,Hex,11,MIX_MIX0_ORHWM_HELP,
T,ORHWM-O=Ring Entry High Water Mark Threshold.,45,20,Hex,5,MIX_MIX0_ORHWM_HELP,

(MIX0_ORING1),5,MIX Outbound Ring Register \#1,MIX,MIX_MIX0_ORING1_HELP
T,Reserved-Reserved,1,4,Hex,1,MIX_MIX0_ORING1_HELP,
T,OSIZE-Represents the Outbound Ring Buffer's Size(in 8B,5,20,Hex,5,MIX_MIX0_ORING1_HELP,
T,Reserved-Reserved,25,4,Hex,1,MIX_MIX0_ORING1_HELP,
T,OBASE-Represents the 8B=aligned base address of the first,29,33,Hex,9,MIX_MIX0_ORING1_HELP,
T,Reserved-Reserved,62,3,Hex,1,MIX_MIX0_ORING1_HELP,

(MIX0_ORING2),4,MIX Outbound Ring Register \#2,MIX,MIX_MIX0_ORING2_HELP
T,Reserved-Reserved,1,12,Hex,3,MIX_MIX0_ORING2_HELP,
T,OTLPTR-The Outbound Ring Tail Pointer selects the O=Ring,13,20,Hex,5,MIX_MIX0_ORING2_HELP,
T,Reserved-Reserved,33,12,Hex,3,MIX_MIX0_ORING2_HELP,
T,ODBELL-Represents the cumulative total of pending,45,20,Hex,5,MIX_MIX0_ORING2_HELP,

(MIX0_REMCNT),4,MIX Ring Buffer Remainder Counts (useful for HW debug only),MIX,MIX_MIX0_REMCNT_HELP
T,Reserved-Reserved,1,12,Hex,3,MIX_MIX0_REMCNT_HELP,
T,IREMCNT-Remaining I=Ring Buffer Count,13,20,Hex,5,MIX_MIX0_REMCNT_HELP,
T,Reserved-Reserved,33,12,Hex,3,MIX_MIX0_REMCNT_HELP,
T,OREMCNT-Remaining O=Ring Buffer Count,45,20,Hex,5,MIX_MIX0_REMCNT_HELP,

(NPEI_BAR1_INDEX0),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX0_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX0_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX0_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX0_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX0_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX0_HELP,

(NPEI_BAR1_INDEX1),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX1_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX1_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX1_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX1_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX1_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX1_HELP,

(NPEI_BAR1_INDEX2),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX2_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX2_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX2_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX2_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX2_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX2_HELP,

(NPEI_BAR1_INDEX3),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX3_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX3_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX3_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX3_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX3_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX3_HELP,

(NPEI_BAR1_INDEX4),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX4_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX4_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX4_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX4_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX4_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX4_HELP,

(NPEI_BAR1_INDEX5),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX5_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX5_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX5_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX5_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX5_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX5_HELP,

(NPEI_BAR1_INDEX6),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX6_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX6_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX6_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX6_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX6_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX6_HELP,

(NPEI_BAR1_INDEX7),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX7_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX7_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX7_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX7_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX7_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX7_HELP,

(NPEI_BAR1_INDEX8),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX8_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX8_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX8_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX8_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX8_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX8_HELP,

(NPEI_BAR1_INDEX9),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX9_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX9_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX9_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX9_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX9_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX9_HELP,

(NPEI_BAR1_INDEX10),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX10_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX10_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX10_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX10_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX10_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX10_HELP,

(NPEI_BAR1_INDEX11),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX11_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX11_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX11_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX11_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX11_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX11_HELP,

(NPEI_BAR1_INDEX12),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX12_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX12_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX12_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX12_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX12_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX12_HELP,

(NPEI_BAR1_INDEX13),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX13_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX13_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX13_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX13_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX13_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX13_HELP,

(NPEI_BAR1_INDEX14),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX14_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX14_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX14_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX14_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX14_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX14_HELP,

(NPEI_BAR1_INDEX15),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX15_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX15_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX15_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX15_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX15_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX15_HELP,

(NPEI_BAR1_INDEX16),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX16_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX16_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX16_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX16_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX16_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX16_HELP,

(NPEI_BAR1_INDEX17),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX17_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX17_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX17_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX17_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX17_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX17_HELP,

(NPEI_BAR1_INDEX18),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX18_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX18_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX18_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX18_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX18_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX18_HELP,

(NPEI_BAR1_INDEX19),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX19_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX19_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX19_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX19_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX19_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX19_HELP,

(NPEI_BAR1_INDEX20),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX20_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX20_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX20_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX20_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX20_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX20_HELP,

(NPEI_BAR1_INDEX21),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX21_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX21_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX21_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX21_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX21_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX21_HELP,

(NPEI_BAR1_INDEX22),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX22_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX22_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX22_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX22_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX22_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX22_HELP,

(NPEI_BAR1_INDEX23),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX23_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX23_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX23_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX23_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX23_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX23_HELP,

(NPEI_BAR1_INDEX24),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX24_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX24_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX24_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX24_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX24_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX24_HELP,

(NPEI_BAR1_INDEX25),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX25_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX25_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX25_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX25_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX25_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX25_HELP,

(NPEI_BAR1_INDEX26),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX26_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX26_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX26_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX26_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX26_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX26_HELP,

(NPEI_BAR1_INDEX27),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX27_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX27_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX27_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX27_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX27_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX27_HELP,

(NPEI_BAR1_INDEX28),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX28_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX28_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX28_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX28_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX28_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX28_HELP,

(NPEI_BAR1_INDEX29),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX29_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX29_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX29_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX29_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX29_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX29_HELP,

(NPEI_BAR1_INDEX30),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX30_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX30_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX30_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX30_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX30_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX30_HELP,

(NPEI_BAR1_INDEX31),5,Total Address is 16Kb; 0x0000 - 0x3fff 0x000 - 0x7fe(Reg every other 8B),NPEI,NPEI_NPEI_BAR1_INDEX31_HELP
T,Reserved-Reserved,1,14,Hex,4,NPEI_NPEI_BAR1_INDEX31_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,NPEI_NPEI_BAR1_INDEX31_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,NPEI_NPEI_BAR1_INDEX31_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,NPEI_NPEI_BAR1_INDEX31_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,NPEI_NPEI_BAR1_INDEX31_HELP,

(NPEI_BIST_STATUS),58,NPI's BIST Status Register,NPEI,NPEI_NPEI_BIST_STATUS_HELP
O,PKT_RDF-BIST Status for PKT Read FIFO,Enable,Disable,1,1,NPEI_NPEI_BIST_STATUS_HELP,
T,Reserved-Reserved,2,3,Hex,1,NPEI_NPEI_BIST_STATUS_HELP,
O,PCR_GIM-BIST Status for PKT Gather Instr MEM,Enable,Disable,5,1,NPEI_NPEI_BIST_STATUS_HELP,
O,PKT_PIF-BIST Status for PKT INB FIFO,Enable,Disable,6,1,NPEI_NPEI_BIST_STATUS_HELP,
O,PCSR_INT-BIST Status for PKT OUTB Interrupt MEM,Enable,Disable,7,1,NPEI_NPEI_BIST_STATUS_HELP,
O,PCSR_IM-BIST Status for PKT CSR Instr MEM,Enable,Disable,8,1,NPEI_NPEI_BIST_STATUS_HELP,
O,PCSR_CNT-BIST Status for PKT INB Count MEM,Enable,Disable,9,1,NPEI_NPEI_BIST_STATUS_HELP,
O,PCSR_ID-BIST Status for PKT INB Instr Done MEM,Enable,Disable,10,1,NPEI_NPEI_BIST_STATUS_HELP,
O,PCSR_SL-BIST Status for PKT OUTB SLIST MEM,Enable,Disable,11,1,NPEI_NPEI_BIST_STATUS_HELP,
O,PKT_IMEM-BIST Status for PKT OUTB IFIFO,Enable,Disable,12,1,NPEI_NPEI_BIST_STATUS_HELP,
O,PKT_PFM-BIST Status for PKT Front MEM,Enable,Disable,13,1,NPEI_NPEI_BIST_STATUS_HELP,
O,PKT_POF-BIST Status for PKT OUTB FIFO,Enable,Disable,14,1,NPEI_NPEI_BIST_STATUS_HELP,
T,Reserved-Reserved,15,2,Hex,1,NPEI_NPEI_BIST_STATUS_HELP,
O,PKT_POP0-BIST Status for PKT OUTB Slist0,Enable,Disable,17,1,NPEI_NPEI_BIST_STATUS_HELP,
O,PKT_POP1-BIST Status for PKT OUTB Slist1,Enable,Disable,18,1,NPEI_NPEI_BIST_STATUS_HELP,
O,D0_MEM-BIST Status for DMA MEM 0,Enable,Disable,19,1,NPEI_NPEI_BIST_STATUS_HELP,
O,D1_MEM-BIST Status for DMA MEM 1,Enable,Disable,20,1,NPEI_NPEI_BIST_STATUS_HELP,
O,D2_MEM-BIST Status for DMA MEM 2,Enable,Disable,21,1,NPEI_NPEI_BIST_STATUS_HELP,
O,D3_MEM-BIST Status for DMA MEM 3,Enable,Disable,22,1,NPEI_NPEI_BIST_STATUS_HELP,
O,D4_MEM-BIST Status for DMA MEM 4,Enable,Disable,23,1,NPEI_NPEI_BIST_STATUS_HELP,
O,DS_MEM-BIST Status for DMA  Memory,Enable,Disable,24,1,NPEI_NPEI_BIST_STATUS_HELP,
T,Reserved-Reserved,25,4,Hex,1,NPEI_NPEI_BIST_STATUS_HELP,
O,D0_PST-BIST Status for DMA0 Pcie Store,Enable,Disable,29,1,NPEI_NPEI_BIST_STATUS_HELP,
O,D1_PST-BIST Status for DMA1 Pcie Store,Enable,Disable,30,1,NPEI_NPEI_BIST_STATUS_HELP,
O,D2_PST-BIST Status for DMA2 Pcie Store,Enable,Disable,31,1,NPEI_NPEI_BIST_STATUS_HELP,
O,D3_PST-BIST Status for DMA3 Pcie Store,Enable,Disable,32,1,NPEI_NPEI_BIST_STATUS_HELP,
O,D4_PST-BIST Status for DMA4 Pcie Store,Enable,Disable,33,1,NPEI_NPEI_BIST_STATUS_HELP,
O,N2P0_C-BIST Status for N2P Port0 Cmd,Enable,Disable,34,1,NPEI_NPEI_BIST_STATUS_HELP,
O,N2P0_O-BIST Status for N2P Port0 Data,Enable,Disable,35,1,NPEI_NPEI_BIST_STATUS_HELP,
O,N2P1_C-BIST Status for N2P Port1 Cmd,Enable,Disable,36,1,NPEI_NPEI_BIST_STATUS_HELP,
O,N2P1_O-BIST Status for N2P Port1 Data,Enable,Disable,37,1,NPEI_NPEI_BIST_STATUS_HELP,
O,CPL_P0-BIST Status for CPL Port 0,Enable,Disable,38,1,NPEI_NPEI_BIST_STATUS_HELP,
O,CPL_P1-BIST Status for CPL Port 1,Enable,Disable,39,1,NPEI_NPEI_BIST_STATUS_HELP,
O,P2N1_PO-BIST Status for P2N Port1 P Order,Enable,Disable,40,1,NPEI_NPEI_BIST_STATUS_HELP,
O,P2N1_NO-BIST Status for P2N Port1 N Order,Enable,Disable,41,1,NPEI_NPEI_BIST_STATUS_HELP,
O,P2N1_CO-BIST Status for P2N Port1 C Order,Enable,Disable,42,1,NPEI_NPEI_BIST_STATUS_HELP,
O,P2N0_PO-BIST Status for P2N Port0 P Order,Enable,Disable,43,1,NPEI_NPEI_BIST_STATUS_HELP,
O,P2N0_NO-BIST Status for P2N Port0 N Order,Enable,Disable,44,1,NPEI_NPEI_BIST_STATUS_HELP,
O,P2N0_CO-BIST Status for P2N Port0 C Order,Enable,Disable,45,1,NPEI_NPEI_BIST_STATUS_HELP,
O,P2N0_C0-BIST Status for P2N Port0 C0,Enable,Disable,46,1,NPEI_NPEI_BIST_STATUS_HELP,
O,P2N0_C1-BIST Status for P2N Port0 C1,Enable,Disable,47,1,NPEI_NPEI_BIST_STATUS_HELP,
O,P2N0_N-BIST Status for P2N Port0 N,Enable,Disable,48,1,NPEI_NPEI_BIST_STATUS_HELP,
O,P2N0_P0-BIST Status for P2N Port0 P0,Enable,Disable,49,1,NPEI_NPEI_BIST_STATUS_HELP,
O,P2N0_P1-BIST Status for P2N Port0 P1,Enable,Disable,50,1,NPEI_NPEI_BIST_STATUS_HELP,
O,P2N1_C0-BIST Status for P2N Port1 C0,Enable,Disable,51,1,NPEI_NPEI_BIST_STATUS_HELP,
O,P2N1_C1-BIST Status for P2N Port1 C1,Enable,Disable,52,1,NPEI_NPEI_BIST_STATUS_HELP,
O,P2N1_N-BIST Status for P2N Port1 N,Enable,Disable,53,1,NPEI_NPEI_BIST_STATUS_HELP,
O,P2N1_P0-BIST Status for P2N Port1 P0,Enable,Disable,54,1,NPEI_NPEI_BIST_STATUS_HELP,
O,P2N1_P1-BIST Status for P2N Port1 P1,Enable,Disable,55,1,NPEI_NPEI_BIST_STATUS_HELP,
O,CSM0-BIST Status for CSM0,Enable,Disable,56,1,NPEI_NPEI_BIST_STATUS_HELP,
O,CSM1-BIST Status for CSM1,Enable,Disable,57,1,NPEI_NPEI_BIST_STATUS_HELP,
O,DIF0-BIST Status for DMA Instr0,Enable,Disable,58,1,NPEI_NPEI_BIST_STATUS_HELP,
O,DIF1-BIST Status for DMA Instr0,Enable,Disable,59,1,NPEI_NPEI_BIST_STATUS_HELP,
O,DIF2-BIST Status for DMA Instr0,Enable,Disable,60,1,NPEI_NPEI_BIST_STATUS_HELP,
O,DIF3-BIST Status for DMA Instr0,Enable,Disable,61,1,NPEI_NPEI_BIST_STATUS_HELP,
O,DIF4-BIST Status for DMA Instr0,Enable,Disable,62,1,NPEI_NPEI_BIST_STATUS_HELP,
O,MSI-BIST Status for MSI Memory Map,Enable,Disable,63,1,NPEI_NPEI_BIST_STATUS_HELP,
O,NCB_CMD-BIST Status for NCB Outbound Commands,Enable,Disable,64,1,NPEI_NPEI_BIST_STATUS_HELP,

(NPEI_BIST_STATUS2),15,NPI's BIST Status Register2,NPEI,NPEI_NPEI_BIST_STATUS2_HELP
T,Reserved-Reserved,1,50,Hex,13,NPEI_NPEI_BIST_STATUS2_HELP,
O,PRD_TAG-BIST Status for DMA PCIE RD Tag MEM,Enable,Disable,51,1,NPEI_NPEI_BIST_STATUS2_HELP,
O,PRD_ST0-BIST Status for DMA PCIE RD state MEM 0,Enable,Disable,52,1,NPEI_NPEI_BIST_STATUS2_HELP,
O,PRD_ST1-BIST Status for DMA PCIE RD state MEM 1,Enable,Disable,53,1,NPEI_NPEI_BIST_STATUS2_HELP,
O,PRD_ERR-BIST Status for DMA PCIE RD ERR state MEM,Enable,Disable,54,1,NPEI_NPEI_BIST_STATUS2_HELP,
O,NRD_ST-BIST Status for DMA L2C RD state MEM,Enable,Disable,55,1,NPEI_NPEI_BIST_STATUS2_HELP,
O,NWE_ST-BIST Status for DMA L2C WR state MEM,Enable,Disable,56,1,NPEI_NPEI_BIST_STATUS2_HELP,
O,NWE_WR0-BIST Status for DMA L2C WR MEM 0,Enable,Disable,57,1,NPEI_NPEI_BIST_STATUS2_HELP,
O,NWE_WR1-BIST Status for DMA L2C WR MEM 1,Enable,Disable,58,1,NPEI_NPEI_BIST_STATUS2_HELP,
O,PKT_RD-BIST Status for Inbound PKT MEM,Enable,Disable,59,1,NPEI_NPEI_BIST_STATUS2_HELP,
O,PSC_P0-BIST Status for PSC TLP 0 MEM,Enable,Disable,60,1,NPEI_NPEI_BIST_STATUS2_HELP,
O,PSC_P1-BIST Status for PSC TLP 1 MEM,Enable,Disable,61,1,NPEI_NPEI_BIST_STATUS2_HELP,
O,PKT_GD-BIST Status for PKT OUTB Gather Data FIFO,Enable,Disable,62,1,NPEI_NPEI_BIST_STATUS2_HELP,
O,PKT_GL-BIST Status for PKT_OUTB Gather List FIFO,Enable,Disable,63,1,NPEI_NPEI_BIST_STATUS2_HELP,
O,PKT_BLK-BIST Status for PKT OUTB Blocked FIFO,Enable,Disable,64,1,NPEI_NPEI_BIST_STATUS2_HELP,

(NPEI_CTL_PORT0),17,NPEI's Control Port 0,NPEI,NPEI_NPEI_CTL_PORT0_HELP
T,Reserved-Reserved,1,43,Hex,11,NPEI_NPEI_CTL_PORT0_HELP,
O,WAITL_COM-When set '1' casues the NPI to wait for a commit,Enable,Disable,44,1,NPEI_NPEI_CTL_PORT0_HELP,
O,INTD-When '0' Intd wire asserted. Before mapping.,Enable,Disable,45,1,NPEI_NPEI_CTL_PORT0_HELP,
O,INTC-When '0' Intc wire asserted. Before mapping.,Enable,Disable,46,1,NPEI_NPEI_CTL_PORT0_HELP,
O,INTB-When '0' Intb wire asserted. Before mapping.,Enable,Disable,47,1,NPEI_NPEI_CTL_PORT0_HELP,
O,INTA-When '0' Inta wire asserted. Before mapping.,Enable,Disable,48,1,NPEI_NPEI_CTL_PORT0_HELP,
T,INTD_MAP-Maps INTD to INTA(00) INTB(01) INTC(10) or,49,2,Hex,1,NPEI_NPEI_CTL_PORT0_HELP,
T,INTC_MAP-Maps INTC to INTA(00) INTB(01) INTC(10) or,51,2,Hex,1,NPEI_NPEI_CTL_PORT0_HELP,
T,INTB_MAP-Maps INTB to INTA(00) INTB(01) INTC(10) or,53,2,Hex,1,NPEI_NPEI_CTL_PORT0_HELP,
T,INTA_MAP-Maps INTA to INTA(00) INTB(01) INTC(10) or,55,2,Hex,1,NPEI_NPEI_CTL_PORT0_HELP,
O,CTLP_RO-Relaxed ordering enable for Completion TLPS.,Enable,Disable,57,1,NPEI_NPEI_CTL_PORT0_HELP,
O,Reserved-Reserved,Enable,Disable,58,1,NPEI_NPEI_CTL_PORT0_HELP,
O,PTLP_RO-Relaxed ordering enable for Posted TLPS.,Enable,Disable,59,1,NPEI_NPEI_CTL_PORT0_HELP,
O,BAR2_ENB-When set '1' BAR2 is enable and will respond when,Enable,Disable,60,1,NPEI_NPEI_CTL_PORT0_HELP,
T,BAR2_ESX-Value will be XORed with pci=address[37:36] to,61,2,Hex,1,NPEI_NPEI_CTL_PORT0_HELP,
O,BAR2_CAX-Value will be XORed with pcie=address[38] to,Enable,Disable,63,1,NPEI_NPEI_CTL_PORT0_HELP,
O,WAIT_COM-When set '1' casues the NPI to wait for a commit,Enable,Disable,64,1,NPEI_NPEI_CTL_PORT0_HELP,

(NPEI_CTL_PORT1),17,NPEI's Control Port1,NPEI,NPEI_NPEI_CTL_PORT1_HELP
T,Reserved-Reserved,1,43,Hex,11,NPEI_NPEI_CTL_PORT1_HELP,
O,WAITL_COM-When set '1' casues the NPI to wait for a commit,Enable,Disable,44,1,NPEI_NPEI_CTL_PORT1_HELP,
O,INTD-When '0' Intd wire asserted. Before mapping.,Enable,Disable,45,1,NPEI_NPEI_CTL_PORT1_HELP,
O,INTC-When '0' Intc wire asserted. Before mapping.,Enable,Disable,46,1,NPEI_NPEI_CTL_PORT1_HELP,
O,INTB-When '0' Intv wire asserted. Before mapping.,Enable,Disable,47,1,NPEI_NPEI_CTL_PORT1_HELP,
O,INTA-When '0' Inta wire asserted. Before mapping.,Enable,Disable,48,1,NPEI_NPEI_CTL_PORT1_HELP,
T,INTD_MAP-Maps INTD to INTA(00) INTB(01) INTC(10) or,49,2,Hex,1,NPEI_NPEI_CTL_PORT1_HELP,
T,INTC_MAP-Maps INTC to INTA(00) INTB(01) INTC(10) or,51,2,Hex,1,NPEI_NPEI_CTL_PORT1_HELP,
T,INTB_MAP-Maps INTB to INTA(00) INTB(01) INTC(10) or,53,2,Hex,1,NPEI_NPEI_CTL_PORT1_HELP,
T,INTA_MAP-Maps INTA to INTA(00) INTB(01) INTC(10) or,55,2,Hex,1,NPEI_NPEI_CTL_PORT1_HELP,
O,CTLP_RO-Relaxed ordering enable for Completion TLPS.,Enable,Disable,57,1,NPEI_NPEI_CTL_PORT1_HELP,
O,Reserved-Reserved,Enable,Disable,58,1,NPEI_NPEI_CTL_PORT1_HELP,
O,PTLP_RO-Relaxed ordering enable for Posted TLPS.,Enable,Disable,59,1,NPEI_NPEI_CTL_PORT1_HELP,
O,BAR2_ENB-When set '1' BAR2 is enable and will respond when,Enable,Disable,60,1,NPEI_NPEI_CTL_PORT1_HELP,
T,BAR2_ESX-Value will be XORed with pci=address[37:36] to,61,2,Hex,1,NPEI_NPEI_CTL_PORT1_HELP,
O,BAR2_CAX-Value will be XORed with pcie=address[38] to,Enable,Disable,63,1,NPEI_NPEI_CTL_PORT1_HELP,
O,WAIT_COM-When set '1' casues the NPI to wait for a commit,Enable,Disable,64,1,NPEI_NPEI_CTL_PORT1_HELP,

(NPEI_CTL_STATUS),10,NPEI Control Status Register,NPEI,NPEI_NPEI_CTL_STATUS_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_CTL_STATUS_HELP,
T,P1_NTAGS-Number of tags avaiable for PCIe Port1.,21,6,Hex,2,NPEI_NPEI_CTL_STATUS_HELP,
T,P0_NTAGS-Number of tags avaiable for PCIe Port0.,27,6,Hex,2,NPEI_NPEI_CTL_STATUS_HELP,
T,CFG_RTRY-The time x 0x10000 in core clocks to wait for a,33,16,Hex,4,NPEI_NPEI_CTL_STATUS_HELP,
O,RING_EN-When '0' forces "relative Q position" received,Enable,Disable,49,1,NPEI_NPEI_CTL_STATUS_HELP,
O,LNK_RST-Set when PCIe Core 0 request a link reset due to,Enable,Disable,50,1,NPEI_NPEI_CTL_STATUS_HELP,
O,ARB-PCIe switch arbitration mode. '0' == fixed priority,Enable,Disable,51,1,NPEI_NPEI_CTL_STATUS_HELP,
T,PKT_BP-When set '1' enable the port level backpressure for,52,4,Hex,1,NPEI_NPEI_CTL_STATUS_HELP,
O,HOST_MODE-Host mode,Enable,Disable,56,1,NPEI_NPEI_CTL_STATUS_HELP,
T,CHIP_REV-The chip revision.,57,8,Hex,2,NPEI_NPEI_CTL_STATUS_HELP,

(NPEI_CTL_STATUS2),11,NPEI's Control Status2 Register,NPEI,NPEI_NPEI_CTL_STATUS2_HELP
T,Reserved-Reserved,1,48,Hex,12,NPEI_NPEI_CTL_STATUS2_HELP,
O,MPS-Max Payload Size,Enable,Disable,49,1,NPEI_NPEI_CTL_STATUS2_HELP,
T,MRRS-Max Read Request Size,50,3,Hex,1,NPEI_NPEI_CTL_STATUS2_HELP,
O,C1_W_FLT-When '1' enables the window filter for reads and,Enable,Disable,53,1,NPEI_NPEI_CTL_STATUS2_HELP,
O,C0_W_FLT-When '1' enables the window filter for reads and,Enable,Disable,54,1,NPEI_NPEI_CTL_STATUS2_HELP,
T,C1_B1_S-Pcie=Port1 Bar1 Size. 1 == 64MB 2 == 128MB,55,3,Hex,1,NPEI_NPEI_CTL_STATUS2_HELP,
T,C0_B1_S-Pcie=Port0 Bar1 Size. 1 == 64MB 2 == 128MB,58,3,Hex,1,NPEI_NPEI_CTL_STATUS2_HELP,
O,C1_WI_D-When set '1' disables access to the Window,Enable,Disable,61,1,NPEI_NPEI_CTL_STATUS2_HELP,
O,C1_B0_D-When set '1' disables access from PCIe=Port1 to,Enable,Disable,62,1,NPEI_NPEI_CTL_STATUS2_HELP,
O,C0_WI_D-When set '1' disables access to the Window,Enable,Disable,63,1,NPEI_NPEI_CTL_STATUS2_HELP,
O,C0_B0_D-When set '1' disables access from PCIe=Port0 to,Enable,Disable,64,1,NPEI_NPEI_CTL_STATUS2_HELP,

(NPEI_DATA_OUT_CNT),5,NPEI DATA OUT COUNT,NPEI,NPEI_NPEI_DATA_OUT_CNT_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_DATA_OUT_CNT_HELP,
T,P1_UCNT-PCIE=Port1 Fifo Unload Count. This counter is,21,16,Hex,4,NPEI_NPEI_DATA_OUT_CNT_HELP,
T,P1_FCNT-PCIE=Port1 Data Out Fifo Count. Number of address,37,6,Hex,2,NPEI_NPEI_DATA_OUT_CNT_HELP,
T,P0_UCNT-PCIE=Port0 Fifo Unload Count. This counter is,43,16,Hex,4,NPEI_NPEI_DATA_OUT_CNT_HELP,
T,P0_FCNT-PCIE=Port0 Data Out Fifo Count. Number of address,59,6,Hex,2,NPEI_NPEI_DATA_OUT_CNT_HELP,

(NPEI_DBG_DATA),8,NPEI Debug Data Register,NPEI,NPEI_NPEI_DBG_DATA_HELP
T,Reserved-Reserved,1,35,Hex,9,NPEI_NPEI_DBG_DATA_HELP,
O,QLM2_REV_LANES-Lane reversal for PCIe port 1,Enable,Disable,36,1,NPEI_NPEI_DBG_DATA_HELP,
O,QLM0_REV_LANES-Lane reversal for PCIe port 0,Enable,Disable,37,1,NPEI_NPEI_DBG_DATA_HELP,
T,QLM3_SPD-Sets the QLM3 frequency,38,2,Hex,1,NPEI_NPEI_DBG_DATA_HELP,
T,QLM1_SPD-Sets the QLM1 frequency,40,2,Hex,1,NPEI_NPEI_DBG_DATA_HELP,
T,C_MUL-PLL_MUL pins sampled at DCOK assertion,42,5,Hex,2,NPEI_NPEI_DBG_DATA_HELP,
O,DSEL_EXT-Allows changes in the external pins to set the,Enable,Disable,47,1,NPEI_NPEI_DBG_DATA_HELP,
T,DATA-Value on the debug data lines.,48,17,Hex,5,NPEI_NPEI_DBG_DATA_HELP,

(NPEI_DBG_SELECT),2,Debug Select Register,NPEI,NPEI_NPEI_DBG_SELECT_HELP
T,Reserved-Reserved,1,48,Hex,12,NPEI_NPEI_DBG_SELECT_HELP,
T,DBG_SEL-When this register is written its value is sent to,49,16,Hex,4,NPEI_NPEI_DBG_SELECT_HELP,

(NPEI_DMA0_COUNTS),3,NPEI_DMA[0..4]_COUNTS = DMA Instruction Counts,NPEI,NPEI_NPEI_DMA0_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,NPEI_NPEI_DMA0_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO.,26,7,Hex,2,NPEI_NPEI_DMA0_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,NPEI_NPEI_DMA0_COUNTS_HELP,

(NPEI_DMA1_COUNTS),3,NPEI_DMA[0..4]_COUNTS = DMA Instruction Counts,NPEI,NPEI_NPEI_DMA1_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,NPEI_NPEI_DMA1_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO.,26,7,Hex,2,NPEI_NPEI_DMA1_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,NPEI_NPEI_DMA1_COUNTS_HELP,

(NPEI_DMA2_COUNTS),3,NPEI_DMA[0..4]_COUNTS = DMA Instruction Counts,NPEI,NPEI_NPEI_DMA2_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,NPEI_NPEI_DMA2_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO.,26,7,Hex,2,NPEI_NPEI_DMA2_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,NPEI_NPEI_DMA2_COUNTS_HELP,

(NPEI_DMA3_COUNTS),3,NPEI_DMA[0..4]_COUNTS = DMA Instruction Counts,NPEI,NPEI_NPEI_DMA3_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,NPEI_NPEI_DMA3_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO.,26,7,Hex,2,NPEI_NPEI_DMA3_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,NPEI_NPEI_DMA3_COUNTS_HELP,

(NPEI_DMA4_COUNTS),3,NPEI_DMA[0..4]_COUNTS = DMA Instruction Counts,NPEI,NPEI_NPEI_DMA4_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,NPEI_NPEI_DMA4_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO.,26,7,Hex,2,NPEI_NPEI_DMA4_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,NPEI_NPEI_DMA4_COUNTS_HELP,

(NPEI_DMA0_DBELL),2,[0..4] = DMA Door Bell,NPEI,NPEI_NPEI_DMA0_DBELL_HELP
T,Reserved-Reserved,1,16,Hex,4,NPEI_NPEI_DMA0_DBELL_HELP,
T,DBELL-The value written to this register is added to the,17,16,Hex,4,NPEI_NPEI_DMA0_DBELL_HELP,

(NPEI_DMA1_DBELL),2,[0..4] = DMA Door Bell,NPEI,NPEI_NPEI_DMA1_DBELL_HELP
T,Reserved-Reserved,1,16,Hex,4,NPEI_NPEI_DMA1_DBELL_HELP,
T,DBELL-The value written to this register is added to the,17,16,Hex,4,NPEI_NPEI_DMA1_DBELL_HELP,

(NPEI_DMA2_DBELL),2,[0..4] = DMA Door Bell,NPEI,NPEI_NPEI_DMA2_DBELL_HELP
T,Reserved-Reserved,1,16,Hex,4,NPEI_NPEI_DMA2_DBELL_HELP,
T,DBELL-The value written to this register is added to the,17,16,Hex,4,NPEI_NPEI_DMA2_DBELL_HELP,

(NPEI_DMA3_DBELL),2,[0..4] = DMA Door Bell,NPEI,NPEI_NPEI_DMA3_DBELL_HELP
T,Reserved-Reserved,1,16,Hex,4,NPEI_NPEI_DMA3_DBELL_HELP,
T,DBELL-The value written to this register is added to the,17,16,Hex,4,NPEI_NPEI_DMA3_DBELL_HELP,

(NPEI_DMA4_DBELL),2,[0..4] = DMA Door Bell,NPEI,NPEI_NPEI_DMA4_DBELL_HELP
T,Reserved-Reserved,1,16,Hex,4,NPEI_NPEI_DMA4_DBELL_HELP,
T,DBELL-The value written to this register is added to the,17,16,Hex,4,NPEI_NPEI_DMA4_DBELL_HELP,

(NPEI_DMA0_IBUFF_SADDR),4,NPEI_DMA[0..4]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,NPEI,NPEI_NPEI_DMA0_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,27,Hex,7,NPEI_NPEI_DMA0_IBUFF_SADDR_HELP,
O,IDLE-DMA Engine IDLE state,Enable,Disable,28,1,NPEI_NPEI_DMA0_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting address to read the,29,29,Hex,8,NPEI_NPEI_DMA0_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,NPEI_NPEI_DMA0_IBUFF_SADDR_HELP,

(NPEI_DMA1_IBUFF_SADDR),4,NPEI_DMA[0..4]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,NPEI,NPEI_NPEI_DMA1_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,27,Hex,7,NPEI_NPEI_DMA1_IBUFF_SADDR_HELP,
O,IDLE-DMA Engine IDLE state,Enable,Disable,28,1,NPEI_NPEI_DMA1_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting address to read the,29,29,Hex,8,NPEI_NPEI_DMA1_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,NPEI_NPEI_DMA1_IBUFF_SADDR_HELP,

(NPEI_DMA2_IBUFF_SADDR),4,NPEI_DMA[0..4]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,NPEI,NPEI_NPEI_DMA2_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,27,Hex,7,NPEI_NPEI_DMA2_IBUFF_SADDR_HELP,
O,IDLE-DMA Engine IDLE state,Enable,Disable,28,1,NPEI_NPEI_DMA2_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting address to read the,29,29,Hex,8,NPEI_NPEI_DMA2_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,NPEI_NPEI_DMA2_IBUFF_SADDR_HELP,

(NPEI_DMA3_IBUFF_SADDR),4,NPEI_DMA[0..4]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,NPEI,NPEI_NPEI_DMA3_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,27,Hex,7,NPEI_NPEI_DMA3_IBUFF_SADDR_HELP,
O,IDLE-DMA Engine IDLE state,Enable,Disable,28,1,NPEI_NPEI_DMA3_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting address to read the,29,29,Hex,8,NPEI_NPEI_DMA3_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,NPEI_NPEI_DMA3_IBUFF_SADDR_HELP,

(NPEI_DMA4_IBUFF_SADDR),4,NPEI_DMA[0..4]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,NPEI,NPEI_NPEI_DMA4_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,27,Hex,7,NPEI_NPEI_DMA4_IBUFF_SADDR_HELP,
O,IDLE-DMA Engine IDLE state,Enable,Disable,28,1,NPEI_NPEI_DMA4_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting address to read the,29,29,Hex,8,NPEI_NPEI_DMA4_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,NPEI_NPEI_DMA4_IBUFF_SADDR_HELP,

(NPEI_DMA0_NADDR),2,NPEI_DMA[0..4]_NADDR = DMA Next Ichunk Address,NPEI,NPEI_NPEI_DMA0_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,NPEI_NPEI_DMA0_NADDR_HELP,
T,ADDR-The next L2C address to read DMA# instructions,29,36,Hex,9,NPEI_NPEI_DMA0_NADDR_HELP,

(NPEI_DMA1_NADDR),2,NPEI_DMA[0..4]_NADDR = DMA Next Ichunk Address,NPEI,NPEI_NPEI_DMA1_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,NPEI_NPEI_DMA1_NADDR_HELP,
T,ADDR-The next L2C address to read DMA# instructions,29,36,Hex,9,NPEI_NPEI_DMA1_NADDR_HELP,

(NPEI_DMA2_NADDR),2,NPEI_DMA[0..4]_NADDR = DMA Next Ichunk Address,NPEI,NPEI_NPEI_DMA2_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,NPEI_NPEI_DMA2_NADDR_HELP,
T,ADDR-The next L2C address to read DMA# instructions,29,36,Hex,9,NPEI_NPEI_DMA2_NADDR_HELP,

(NPEI_DMA3_NADDR),2,NPEI_DMA[0..4]_NADDR = DMA Next Ichunk Address,NPEI,NPEI_NPEI_DMA3_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,NPEI_NPEI_DMA3_NADDR_HELP,
T,ADDR-The next L2C address to read DMA# instructions,29,36,Hex,9,NPEI_NPEI_DMA3_NADDR_HELP,

(NPEI_DMA4_NADDR),2,NPEI_DMA[0..4]_NADDR = DMA Next Ichunk Address,NPEI,NPEI_NPEI_DMA4_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,NPEI_NPEI_DMA4_NADDR_HELP,
T,ADDR-The next L2C address to read DMA# instructions,29,36,Hex,9,NPEI_NPEI_DMA4_NADDR_HELP,

(NPEI_DMA0_INT_LEVEL),2,NPEI DMA0 Interrupt Level,NPEI,NPEI_NPEI_DMA0_INT_LEVEL_HELP
T,TIME-Whenever the DMA_CNT0 timer exceeds,1,32,Hex,8,NPEI_NPEI_DMA0_INT_LEVEL_HELP,
T,CNT-Whenever NPEI_DMA_CNTS[DMA0] exceeds this value,33,32,Hex,8,NPEI_NPEI_DMA0_INT_LEVEL_HELP,

(NPEI_DMA1_INT_LEVEL),2,NPEI DMA1 Interrupt Level,NPEI,NPEI_NPEI_DMA1_INT_LEVEL_HELP
T,TIME-Whenever the DMA_CNT1 timer exceeds,1,32,Hex,8,NPEI_NPEI_DMA1_INT_LEVEL_HELP,
T,CNT-Whenever NPEI_DMA_CNTS[DMA1] exceeds this value,33,32,Hex,8,NPEI_NPEI_DMA1_INT_LEVEL_HELP,

(NPEI_DMA_CNTS),2,NPEI DMA Count,NPEI,NPEI_NPEI_DMA_CNTS_HELP
T,DMA1-The DMA counter 1.,1,32,Hex,8,NPEI_NPEI_DMA_CNTS_HELP,
T,DMA0-The DMA counter 0.,33,32,Hex,8,NPEI_NPEI_DMA_CNTS_HELP,

(NPEI_DMA_CONTROL),17,DMA Control Register,NPEI,NPEI_NPEI_DMA_CONTROL_HELP
T,Reserved-Reserved,1,24,Hex,6,NPEI_NPEI_DMA_CONTROL_HELP,
O,P_32B_M-DMA PCIE 32=bit word read disable bit,Enable,Disable,25,1,NPEI_NPEI_DMA_CONTROL_HELP,
O,DMA4_ENB-DMA# enable. Enables the operation of the DMA,Enable,Disable,26,1,NPEI_NPEI_DMA_CONTROL_HELP,
O,DMA3_ENB-DMA# enable. Enables the operation of the DMA,Enable,Disable,27,1,NPEI_NPEI_DMA_CONTROL_HELP,
O,DMA2_ENB-DMA# enable. Enables the operation of the DMA,Enable,Disable,28,1,NPEI_NPEI_DMA_CONTROL_HELP,
O,DMA1_ENB-DMA# enable. Enables the operation of the DMA,Enable,Disable,29,1,NPEI_NPEI_DMA_CONTROL_HELP,
O,DMA0_ENB-DMA# enable. Enables the operation of the DMA,Enable,Disable,30,1,NPEI_NPEI_DMA_CONTROL_HELP,
O,B0_LEND-When set '1' and the NPEI is in the mode to write,Enable,Disable,31,1,NPEI_NPEI_DMA_CONTROL_HELP,
O,DWB_DENB-When set '1' the NPEI will send a value in the DWB,Enable,Disable,32,1,NPEI_NPEI_DMA_CONTROL_HELP,
T,DWB_ICHK-When Instruction Chunks for DMA operations are freed,33,9,Hex,3,NPEI_NPEI_DMA_CONTROL_HELP,
T,FPA_QUE-The FPA queue that the instruction=chunk page will,42,3,Hex,1,NPEI_NPEI_DMA_CONTROL_HELP,
O,O_ADD1-When set '1' 1 will be added to the DMA counters,Enable,Disable,45,1,NPEI_NPEI_DMA_CONTROL_HELP,
O,O_RO-Relaxed Ordering Mode for DMA.,Enable,Disable,46,1,NPEI_NPEI_DMA_CONTROL_HELP,
O,O_NS-Nosnoop For DMA.,Enable,Disable,47,1,NPEI_NPEI_DMA_CONTROL_HELP,
T,O_ES-Endian Swap Mode for DMA.,48,2,Hex,1,NPEI_NPEI_DMA_CONTROL_HELP,
O,O_MODE-Select PCI_POINTER MODE to be used.,Enable,Disable,50,1,NPEI_NPEI_DMA_CONTROL_HELP,
T,CSIZE-The size in words of the DMA Instruction Chunk.,51,14,Hex,4,NPEI_NPEI_DMA_CONTROL_HELP,

(NPEI_DMA_PCIE_REQ_NUM),15,NPEI DMA PCIE Outstanding Read Request Number,NPEI,NPEI_NPEI_DMA_PCIE_REQ_NUM_HELP
O,DMA_ARB-DMA_PKT Read Request Arbitration,Enable,Disable,1,1,NPEI_NPEI_DMA_PCIE_REQ_NUM_HELP,
T,Reserved-Reserved,2,10,Hex,3,NPEI_NPEI_DMA_PCIE_REQ_NUM_HELP,
T,PKT_CNT-PKT outstanding PCIE Read Request Number for each,12,5,Hex,2,NPEI_NPEI_DMA_PCIE_REQ_NUM_HELP,
T,Reserved-Reserved,17,3,Hex,1,NPEI_NPEI_DMA_PCIE_REQ_NUM_HELP,
T,DMA4_CNT-DMA4 outstanding PCIE Read Request Number,20,5,Hex,2,NPEI_NPEI_DMA_PCIE_REQ_NUM_HELP,
T,Reserved-Reserved,25,3,Hex,1,NPEI_NPEI_DMA_PCIE_REQ_NUM_HELP,
T,DMA3_CNT-DMA3 outstanding PCIE Read Request Number,28,5,Hex,2,NPEI_NPEI_DMA_PCIE_REQ_NUM_HELP,
T,Reserved-Reserved,33,3,Hex,1,NPEI_NPEI_DMA_PCIE_REQ_NUM_HELP,
T,DMA2_CNT-DMA2 outstanding PCIE Read Request Number,36,5,Hex,2,NPEI_NPEI_DMA_PCIE_REQ_NUM_HELP,
T,Reserved-Reserved,41,3,Hex,1,NPEI_NPEI_DMA_PCIE_REQ_NUM_HELP,
T,DMA1_CNT-DMA1 outstanding PCIE Read Request Number,44,5,Hex,2,NPEI_NPEI_DMA_PCIE_REQ_NUM_HELP,
T,Reserved-Reserved,49,3,Hex,1,NPEI_NPEI_DMA_PCIE_REQ_NUM_HELP,
T,DMA0_CNT-DMA0 outstanding PCIE Read Request Number,52,5,Hex,2,NPEI_NPEI_DMA_PCIE_REQ_NUM_HELP,
T,Reserved-Reserved,57,3,Hex,1,NPEI_NPEI_DMA_PCIE_REQ_NUM_HELP,
T,DMA_CNT-Total outstanding PCIE Read Request Number for each,60,5,Hex,2,NPEI_NPEI_DMA_PCIE_REQ_NUM_HELP,

(NPEI_INT_A_ENB),11,NPEI_INTERRUPT_A_ENB = NPI's Interrupt A Enable Register,NPEI,NPEI_NPEI_INT_A_ENB_HELP
T,Reserved-Reserved,1,54,Hex,14,NPEI_NPEI_INT_A_ENB_HELP,
O,POUT_ERR-Enables NPEI_INT_A_SUM[9] to generate an,Enable,Disable,55,1,NPEI_NPEI_INT_A_ENB_HELP,
O,PIN_BP-Enables NPEI_INT_A_SUM[8] to generate an,Enable,Disable,56,1,NPEI_NPEI_INT_A_ENB_HELP,
O,P1_RDLK-Enables NPEI_INT_A_SUM[7] to generate an,Enable,Disable,57,1,NPEI_NPEI_INT_A_ENB_HELP,
O,P0_RDLK-Enables NPEI_INT_A_SUM[6] to generate an,Enable,Disable,58,1,NPEI_NPEI_INT_A_ENB_HELP,
O,PGL_ERR-Enables NPEI_INT_A_SUM[5] to generate an,Enable,Disable,59,1,NPEI_NPEI_INT_A_ENB_HELP,
O,PDI_ERR-Enables NPEI_INT_A_SUM[4] to generate an,Enable,Disable,60,1,NPEI_NPEI_INT_A_ENB_HELP,
O,POP_ERR-Enables NPEI_INT_A_SUM[3] to generate an,Enable,Disable,61,1,NPEI_NPEI_INT_A_ENB_HELP,
O,PINS_ERR-Enables NPEI_INT_A_SUM[2] to generate an,Enable,Disable,62,1,NPEI_NPEI_INT_A_ENB_HELP,
O,DMA1_CPL-Enables NPEI_INT_A_SUM[1] to generate an,Enable,Disable,63,1,NPEI_NPEI_INT_A_ENB_HELP,
O,DMA0_CPL-Enables NPEI_INT_A_SUM[0] to generate an,Enable,Disable,64,1,NPEI_NPEI_INT_A_ENB_HELP,

(NPEI_INT_A_ENB2),11,NPEI_INTERRUPT_A_ENB2 = NPEI's Interrupt A Enable2 Register,NPEI,NPEI_NPEI_INT_A_ENB2_HELP
T,Reserved-Reserved,1,54,Hex,14,NPEI_NPEI_INT_A_ENB2_HELP,
O,POUT_ERR-Enables NPEI_INT_A_SUM[9] to generate an,Enable,Disable,55,1,NPEI_NPEI_INT_A_ENB2_HELP,
O,PIN_BP-Enables NPEI_INT_A_SUM[8] to generate an,Enable,Disable,56,1,NPEI_NPEI_INT_A_ENB2_HELP,
O,P1_RDLK-Enables NPEI_INT_A_SUM[7] to generate an,Enable,Disable,57,1,NPEI_NPEI_INT_A_ENB2_HELP,
O,P0_RDLK-Enables NPEI_INT_A_SUM[6] to generate an,Enable,Disable,58,1,NPEI_NPEI_INT_A_ENB2_HELP,
O,PGL_ERR-Enables NPEI_INT_A_SUM[5] to generate an,Enable,Disable,59,1,NPEI_NPEI_INT_A_ENB2_HELP,
O,PDI_ERR-Enables NPEI_INT_A_SUM[4] to generate an,Enable,Disable,60,1,NPEI_NPEI_INT_A_ENB2_HELP,
O,POP_ERR-Enables NPEI_INT_A_SUM[3] to generate an,Enable,Disable,61,1,NPEI_NPEI_INT_A_ENB2_HELP,
O,PINS_ERR-Enables NPEI_INT_A_SUM[2] to generate an,Enable,Disable,62,1,NPEI_NPEI_INT_A_ENB2_HELP,
O,DMA1_CPL-Enables NPEI_INT_A_SUM[1] to generate an,Enable,Disable,63,1,NPEI_NPEI_INT_A_ENB2_HELP,
O,DMA0_CPL-Enables NPEI_INT_A_SUM[0] to generate an,Enable,Disable,64,1,NPEI_NPEI_INT_A_ENB2_HELP,

(NPEI_INT_A_SUM),11,NPEI_INTERRUPT_A_SUM = NPI Interrupt A Summary Register,NPEI,NPEI_NPEI_INT_A_SUM_HELP
T,Reserved-Reserved,1,54,Hex,14,NPEI_NPEI_INT_A_SUM_HELP,
O,POUT_ERR-Set when PKO sends packet data with the error bit,Enable,Disable,55,1,NPEI_NPEI_INT_A_SUM_HELP,
O,PIN_BP-Packet input count has exceeded the WMARK.,Enable,Disable,56,1,NPEI_NPEI_INT_A_SUM_HELP,
O,P1_RDLK-PCIe port 1 received a read lock.,Enable,Disable,57,1,NPEI_NPEI_INT_A_SUM_HELP,
O,P0_RDLK-PCIe port 0 received a read lock.,Enable,Disable,58,1,NPEI_NPEI_INT_A_SUM_HELP,
O,PGL_ERR-When a read error occurs on a packet gather list,Enable,Disable,59,1,NPEI_NPEI_INT_A_SUM_HELP,
O,PDI_ERR-When a read error occurs on a packet data read,Enable,Disable,60,1,NPEI_NPEI_INT_A_SUM_HELP,
O,POP_ERR-When a read error occurs on a packet scatter,Enable,Disable,61,1,NPEI_NPEI_INT_A_SUM_HELP,
O,PINS_ERR-When a read error occurs on a packet instruction,Enable,Disable,62,1,NPEI_NPEI_INT_A_SUM_HELP,
O,DMA1_CPL-Set each time any PCIe DMA engine recieves a UR/CA,Enable,Disable,63,1,NPEI_NPEI_INT_A_SUM_HELP,
O,DMA0_CPL-Set each time any PCIe DMA engine recieves a UR/CA,Enable,Disable,64,1,NPEI_NPEI_INT_A_SUM_HELP,

(NPEI_INT_ENB),64,NPEI_INTERRUPT_ENB = NPI's Interrupt Enable Register,NPEI,NPEI_NPEI_INT_ENB_HELP
O,MIO_INTA-Enables NPEI_INT_SUM[63] to generate an,Enable,Disable,1,1,NPEI_NPEI_INT_ENB_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,NPEI_NPEI_INT_ENB_HELP,
O,INT_A-Enables NPEI_INT_SUM[61] to generate an,Enable,Disable,3,1,NPEI_NPEI_INT_ENB_HELP,
O,C1_LDWN-Enables NPEI_INT_SUM[60] to generate an,Enable,Disable,4,1,NPEI_NPEI_INT_ENB_HELP,
O,C0_LDWN-Enables NPEI_INT_SUM[59] to generate an,Enable,Disable,5,1,NPEI_NPEI_INT_ENB_HELP,
O,C1_EXC-Enables NPEI_INT_SUM[58] to generate an,Enable,Disable,6,1,NPEI_NPEI_INT_ENB_HELP,
O,C0_EXC-Enables NPEI_INT_SUM[57] to generate an,Enable,Disable,7,1,NPEI_NPEI_INT_ENB_HELP,
O,C1_UP_WF-Enables NPEI_INT_SUM[56] to generate an,Enable,Disable,8,1,NPEI_NPEI_INT_ENB_HELP,
O,C0_UP_WF-Enables NPEI_INT_SUM[55] to generate an,Enable,Disable,9,1,NPEI_NPEI_INT_ENB_HELP,
O,C1_UN_WF-Enables NPEI_INT_SUM[54] to generate an,Enable,Disable,10,1,NPEI_NPEI_INT_ENB_HELP,
O,C0_UN_WF-Enables NPEI_INT_SUM[53] to generate an,Enable,Disable,11,1,NPEI_NPEI_INT_ENB_HELP,
O,C1_UN_BX-Enables NPEI_INT_SUM[52] to generate an,Enable,Disable,12,1,NPEI_NPEI_INT_ENB_HELP,
O,C1_UN_WI-Enables NPEI_INT_SUM[51] to generate an,Enable,Disable,13,1,NPEI_NPEI_INT_ENB_HELP,
O,C1_UN_B2-Enables NPEI_INT_SUM[50] to generate an,Enable,Disable,14,1,NPEI_NPEI_INT_ENB_HELP,
O,C1_UN_B1-Enables NPEI_INT_SUM[49] to generate an,Enable,Disable,15,1,NPEI_NPEI_INT_ENB_HELP,
O,C1_UN_B0-Enables NPEI_INT_SUM[48] to generate an,Enable,Disable,16,1,NPEI_NPEI_INT_ENB_HELP,
O,C1_UP_BX-Enables NPEI_INT_SUM[47] to generate an,Enable,Disable,17,1,NPEI_NPEI_INT_ENB_HELP,
O,C1_UP_WI-Enables NPEI_INT_SUM[46] to generate an,Enable,Disable,18,1,NPEI_NPEI_INT_ENB_HELP,
O,C1_UP_B2-Enables NPEI_INT_SUM[45] to generate an,Enable,Disable,19,1,NPEI_NPEI_INT_ENB_HELP,
O,C1_UP_B1-Enables NPEI_INT_SUM[44] to generate an,Enable,Disable,20,1,NPEI_NPEI_INT_ENB_HELP,
O,C1_UP_B0-Enables NPEI_INT_SUM[43] to generate an,Enable,Disable,21,1,NPEI_NPEI_INT_ENB_HELP,
O,C0_UN_BX-Enables NPEI_INT_SUM[42] to generate an,Enable,Disable,22,1,NPEI_NPEI_INT_ENB_HELP,
O,C0_UN_WI-Enables NPEI_INT_SUM[41] to generate an,Enable,Disable,23,1,NPEI_NPEI_INT_ENB_HELP,
O,C0_UN_B2-Enables NPEI_INT_SUM[40] to generate an,Enable,Disable,24,1,NPEI_NPEI_INT_ENB_HELP,
O,C0_UN_B1-Enables NPEI_INT_SUM[39] to generate an,Enable,Disable,25,1,NPEI_NPEI_INT_ENB_HELP,
O,C0_UN_B0-Enables NPEI_INT_SUM[38] to generate an,Enable,Disable,26,1,NPEI_NPEI_INT_ENB_HELP,
O,C0_UP_BX-Enables NPEI_INT_SUM[37] to generate an,Enable,Disable,27,1,NPEI_NPEI_INT_ENB_HELP,
O,C0_UP_WI-Enables NPEI_INT_SUM[36] to generate an,Enable,Disable,28,1,NPEI_NPEI_INT_ENB_HELP,
O,C0_UP_B2-Enables NPEI_INT_SUM[35] to generate an,Enable,Disable,29,1,NPEI_NPEI_INT_ENB_HELP,
O,C0_UP_B1-Enables NPEI_INT_SUM[34] to generate an,Enable,Disable,30,1,NPEI_NPEI_INT_ENB_HELP,
O,C0_UP_B0-Enables NPEI_INT_SUM[33] to generate an,Enable,Disable,31,1,NPEI_NPEI_INT_ENB_HELP,
O,C1_HPINT-Enables NPEI_INT_SUM[32] to generate an,Enable,Disable,32,1,NPEI_NPEI_INT_ENB_HELP,
O,C1_PMEI-Enables NPEI_INT_SUM[31] to generate an,Enable,Disable,33,1,NPEI_NPEI_INT_ENB_HELP,
O,C1_WAKE-Enables NPEI_INT_SUM[30] to generate an,Enable,Disable,34,1,NPEI_NPEI_INT_ENB_HELP,
O,CRS1_DR-Enables NPEI_INT_SUM[29] to generate an,Enable,Disable,35,1,NPEI_NPEI_INT_ENB_HELP,
O,C1_SE-Enables NPEI_INT_SUM[28] to generate an,Enable,Disable,36,1,NPEI_NPEI_INT_ENB_HELP,
O,CRS1_ER-Enables NPEI_INT_SUM[27] to generate an,Enable,Disable,37,1,NPEI_NPEI_INT_ENB_HELP,
O,C1_AERI-Enables NPEI_INT_SUM[26] to generate an,Enable,Disable,38,1,NPEI_NPEI_INT_ENB_HELP,
O,C0_HPINT-Enables NPEI_INT_SUM[25] to generate an,Enable,Disable,39,1,NPEI_NPEI_INT_ENB_HELP,
O,C0_PMEI-Enables NPEI_INT_SUM[24] to generate an,Enable,Disable,40,1,NPEI_NPEI_INT_ENB_HELP,
O,C0_WAKE-Enables NPEI_INT_SUM[23] to generate an,Enable,Disable,41,1,NPEI_NPEI_INT_ENB_HELP,
O,CRS0_DR-Enables NPEI_INT_SUM[22] to generate an,Enable,Disable,42,1,NPEI_NPEI_INT_ENB_HELP,
O,C0_SE-Enables NPEI_INT_SUM[21] to generate an,Enable,Disable,43,1,NPEI_NPEI_INT_ENB_HELP,
O,CRS0_ER-Enables NPEI_INT_SUM[20] to generate an,Enable,Disable,44,1,NPEI_NPEI_INT_ENB_HELP,
O,C0_AERI-Enables NPEI_INT_SUM[19] to generate an,Enable,Disable,45,1,NPEI_NPEI_INT_ENB_HELP,
O,PTIME-Enables NPEI_INT_SUM[18] to generate an,Enable,Disable,46,1,NPEI_NPEI_INT_ENB_HELP,
O,PCNT-Enables NPEI_INT_SUM[17] to generate an,Enable,Disable,47,1,NPEI_NPEI_INT_ENB_HELP,
O,PIDBOF-Enables NPEI_INT_SUM[16] to generate an,Enable,Disable,48,1,NPEI_NPEI_INT_ENB_HELP,
O,PSLDBOF-Enables NPEI_INT_SUM[15] to generate an,Enable,Disable,49,1,NPEI_NPEI_INT_ENB_HELP,
O,DTIME1-Enables NPEI_INT_SUM[14] to generate an,Enable,Disable,50,1,NPEI_NPEI_INT_ENB_HELP,
O,DTIME0-Enables NPEI_INT_SUM[13] to generate an,Enable,Disable,51,1,NPEI_NPEI_INT_ENB_HELP,
O,DCNT1-Enables NPEI_INT_SUM[12] to generate an,Enable,Disable,52,1,NPEI_NPEI_INT_ENB_HELP,
O,DCNT0-Enables NPEI_INT_SUM[11] to generate an,Enable,Disable,53,1,NPEI_NPEI_INT_ENB_HELP,
O,DMA1FI-Enables NPEI_INT_SUM[10] to generate an,Enable,Disable,54,1,NPEI_NPEI_INT_ENB_HELP,
O,DMA0FI-Enables NPEI_INT_SUM[9] to generate an,Enable,Disable,55,1,NPEI_NPEI_INT_ENB_HELP,
O,DMA4DBO-Enables NPEI_INT_SUM[8] to generate an,Enable,Disable,56,1,NPEI_NPEI_INT_ENB_HELP,
O,DMA3DBO-Enables NPEI_INT_SUM[7] to generate an,Enable,Disable,57,1,NPEI_NPEI_INT_ENB_HELP,
O,DMA2DBO-Enables NPEI_INT_SUM[6] to generate an,Enable,Disable,58,1,NPEI_NPEI_INT_ENB_HELP,
O,DMA1DBO-Enables NPEI_INT_SUM[5] to generate an,Enable,Disable,59,1,NPEI_NPEI_INT_ENB_HELP,
O,DMA0DBO-Enables NPEI_INT_SUM[4] to generate an,Enable,Disable,60,1,NPEI_NPEI_INT_ENB_HELP,
O,IOB2BIG-Enables NPEI_INT_SUM[3] to generate an,Enable,Disable,61,1,NPEI_NPEI_INT_ENB_HELP,
O,BAR0_TO-Enables NPEI_INT_SUM[2] to generate an,Enable,Disable,62,1,NPEI_NPEI_INT_ENB_HELP,
O,RML_WTO-Enables NPEI_INT_SUM[1] to generate an,Enable,Disable,63,1,NPEI_NPEI_INT_ENB_HELP,
O,RML_RTO-Enables NPEI_INT_SUM[0] to generate an,Enable,Disable,64,1,NPEI_NPEI_INT_ENB_HELP,

(NPEI_INT_ENB2),63,NPEI_INTERRUPT_ENB2 = NPI's Interrupt Enable2 Register,NPEI,NPEI_NPEI_INT_ENB2_HELP
T,Reserved-Reserved,1,2,Hex,1,NPEI_NPEI_INT_ENB2_HELP,
O,INT_A-Enables NPEI_INT_SUM2[61] to generate an,Enable,Disable,3,1,NPEI_NPEI_INT_ENB2_HELP,
O,C1_LDWN-Enables NPEI_INT_SUM2[60] to generate an,Enable,Disable,4,1,NPEI_NPEI_INT_ENB2_HELP,
O,C0_LDWN-Enables NPEI_INT_SUM2[59] to generate an,Enable,Disable,5,1,NPEI_NPEI_INT_ENB2_HELP,
O,C1_EXC-Enables NPEI_INT_SUM2[58] to generate an,Enable,Disable,6,1,NPEI_NPEI_INT_ENB2_HELP,
O,C0_EXC-Enables NPEI_INT_SUM2[57] to generate an,Enable,Disable,7,1,NPEI_NPEI_INT_ENB2_HELP,
O,C1_UP_WF-Enables NPEI_INT_SUM2[56] to generate an,Enable,Disable,8,1,NPEI_NPEI_INT_ENB2_HELP,
O,C0_UP_WF-Enables NPEI_INT_SUM2[55] to generate an,Enable,Disable,9,1,NPEI_NPEI_INT_ENB2_HELP,
O,C1_UN_WF-Enables NPEI_INT_SUM2[54] to generate an,Enable,Disable,10,1,NPEI_NPEI_INT_ENB2_HELP,
O,C0_UN_WF-Enables NPEI_INT_SUM2[53] to generate an,Enable,Disable,11,1,NPEI_NPEI_INT_ENB2_HELP,
O,C1_UN_BX-Enables NPEI_INT_SUM2[52] to generate an,Enable,Disable,12,1,NPEI_NPEI_INT_ENB2_HELP,
O,C1_UN_WI-Enables NPEI_INT_SUM2[51] to generate an,Enable,Disable,13,1,NPEI_NPEI_INT_ENB2_HELP,
O,C1_UN_B2-Enables NPEI_INT_SUM2[50] to generate an,Enable,Disable,14,1,NPEI_NPEI_INT_ENB2_HELP,
O,C1_UN_B1-Enables NPEI_INT_SUM2[49] to generate an,Enable,Disable,15,1,NPEI_NPEI_INT_ENB2_HELP,
O,C1_UN_B0-Enables NPEI_INT_SUM2[48] to generate an,Enable,Disable,16,1,NPEI_NPEI_INT_ENB2_HELP,
O,C1_UP_BX-Enables NPEI_INT_SUM2[47] to generate an,Enable,Disable,17,1,NPEI_NPEI_INT_ENB2_HELP,
O,C1_UP_WI-Enables NPEI_INT_SUM2[46] to generate an,Enable,Disable,18,1,NPEI_NPEI_INT_ENB2_HELP,
O,C1_UP_B2-Enables NPEI_INT_SUM2[45] to generate an,Enable,Disable,19,1,NPEI_NPEI_INT_ENB2_HELP,
O,C1_UP_B1-Enables NPEI_INT_SUM2[44] to generate an,Enable,Disable,20,1,NPEI_NPEI_INT_ENB2_HELP,
O,C1_UP_B0-Enables NPEI_INT_SUM2[43] to generate an,Enable,Disable,21,1,NPEI_NPEI_INT_ENB2_HELP,
O,C0_UN_BX-Enables NPEI_INT_SUM2[42] to generate an,Enable,Disable,22,1,NPEI_NPEI_INT_ENB2_HELP,
O,C0_UN_WI-Enables NPEI_INT_SUM2[41] to generate an,Enable,Disable,23,1,NPEI_NPEI_INT_ENB2_HELP,
O,C0_UN_B2-Enables NPEI_INT_SUM2[40] to generate an,Enable,Disable,24,1,NPEI_NPEI_INT_ENB2_HELP,
O,C0_UN_B1-Enables NPEI_INT_SUM2[39] to generate an,Enable,Disable,25,1,NPEI_NPEI_INT_ENB2_HELP,
O,C0_UN_B0-Enables NPEI_INT_SUM2[38] to generate an,Enable,Disable,26,1,NPEI_NPEI_INT_ENB2_HELP,
O,C0_UP_BX-Enables NPEI_INT_SUM2[37] to generate an,Enable,Disable,27,1,NPEI_NPEI_INT_ENB2_HELP,
O,C0_UP_WI-Enables NPEI_INT_SUM2[36] to generate an,Enable,Disable,28,1,NPEI_NPEI_INT_ENB2_HELP,
O,C0_UP_B2-Enables NPEI_INT_SUM2[35] to generate an,Enable,Disable,29,1,NPEI_NPEI_INT_ENB2_HELP,
O,C0_UP_B1-Enables NPEI_INT_SUM2[34] to generate an,Enable,Disable,30,1,NPEI_NPEI_INT_ENB2_HELP,
O,C0_UP_B0-Enables NPEI_INT_SUM2[33] to generate an,Enable,Disable,31,1,NPEI_NPEI_INT_ENB2_HELP,
O,C1_HPINT-Enables NPEI_INT_SUM2[32] to generate an,Enable,Disable,32,1,NPEI_NPEI_INT_ENB2_HELP,
O,C1_PMEI-Enables NPEI_INT_SUM2[31] to generate an,Enable,Disable,33,1,NPEI_NPEI_INT_ENB2_HELP,
O,C1_WAKE-Enables NPEI_INT_SUM2[30] to generate an,Enable,Disable,34,1,NPEI_NPEI_INT_ENB2_HELP,
O,CRS1_DR-Enables NPEI_INT_SUM2[29] to generate an,Enable,Disable,35,1,NPEI_NPEI_INT_ENB2_HELP,
O,C1_SE-Enables NPEI_INT_SUM2[28] to generate an,Enable,Disable,36,1,NPEI_NPEI_INT_ENB2_HELP,
O,CRS1_ER-Enables NPEI_INT_SUM2[27] to generate an,Enable,Disable,37,1,NPEI_NPEI_INT_ENB2_HELP,
O,C1_AERI-Enables NPEI_INT_SUM2[26] to generate an,Enable,Disable,38,1,NPEI_NPEI_INT_ENB2_HELP,
O,C0_HPINT-Enables NPEI_INT_SUM2[25] to generate an,Enable,Disable,39,1,NPEI_NPEI_INT_ENB2_HELP,
O,C0_PMEI-Enables NPEI_INT_SUM2[24] to generate an,Enable,Disable,40,1,NPEI_NPEI_INT_ENB2_HELP,
O,C0_WAKE-Enables NPEI_INT_SUM2[23] to generate an,Enable,Disable,41,1,NPEI_NPEI_INT_ENB2_HELP,
O,CRS0_DR-Enables NPEI_INT_SUM2[22] to generate an,Enable,Disable,42,1,NPEI_NPEI_INT_ENB2_HELP,
O,C0_SE-Enables NPEI_INT_SUM2[21] to generate an,Enable,Disable,43,1,NPEI_NPEI_INT_ENB2_HELP,
O,CRS0_ER-Enables NPEI_INT_SUM2[20] to generate an,Enable,Disable,44,1,NPEI_NPEI_INT_ENB2_HELP,
O,C0_AERI-Enables NPEI_INT_SUM2[19] to generate an,Enable,Disable,45,1,NPEI_NPEI_INT_ENB2_HELP,
O,PTIME-Enables NPEI_INT_SUM2[18] to generate an,Enable,Disable,46,1,NPEI_NPEI_INT_ENB2_HELP,
O,PCNT-Enables NPEI_INT_SUM2[17] to generate an,Enable,Disable,47,1,NPEI_NPEI_INT_ENB2_HELP,
O,PIDBOF-Enables NPEI_INT_SUM2[16] to generate an,Enable,Disable,48,1,NPEI_NPEI_INT_ENB2_HELP,
O,PSLDBOF-Enables NPEI_INT_SUM2[15] to generate an,Enable,Disable,49,1,NPEI_NPEI_INT_ENB2_HELP,
O,DTIME1-Enables NPEI_INT_SUM2[14] to generate an,Enable,Disable,50,1,NPEI_NPEI_INT_ENB2_HELP,
O,DTIME0-Enables NPEI_INT_SUM2[13] to generate an,Enable,Disable,51,1,NPEI_NPEI_INT_ENB2_HELP,
O,DCNT1-Enables NPEI_INT_SUM2[12] to generate an,Enable,Disable,52,1,NPEI_NPEI_INT_ENB2_HELP,
O,DCNT0-Enables NPEI_INT_SUM2[11] to generate an,Enable,Disable,53,1,NPEI_NPEI_INT_ENB2_HELP,
O,DMA1FI-Enables NPEI_INT_SUM2[10] to generate an,Enable,Disable,54,1,NPEI_NPEI_INT_ENB2_HELP,
O,DMA0FI-Enables NPEI_INT_SUM2[9] to generate an,Enable,Disable,55,1,NPEI_NPEI_INT_ENB2_HELP,
O,DMA4DBO-Enables NPEI_INT_SUM2[8] to generate an,Enable,Disable,56,1,NPEI_NPEI_INT_ENB2_HELP,
O,DMA3DBO-Enables NPEI_INT_SUM2[7] to generate an,Enable,Disable,57,1,NPEI_NPEI_INT_ENB2_HELP,
O,DMA2DBO-Enables NPEI_INT_SUM2[6] to generate an,Enable,Disable,58,1,NPEI_NPEI_INT_ENB2_HELP,
O,DMA1DBO-Enables NPEI_INT_SUM2[5] to generate an,Enable,Disable,59,1,NPEI_NPEI_INT_ENB2_HELP,
O,DMA0DBO-Enables NPEI_INT_SUM2[4] to generate an,Enable,Disable,60,1,NPEI_NPEI_INT_ENB2_HELP,
O,IOB2BIG-Enables NPEI_INT_SUM2[3] to generate an,Enable,Disable,61,1,NPEI_NPEI_INT_ENB2_HELP,
O,BAR0_TO-Enables NPEI_INT_SUM2[2] to generate an,Enable,Disable,62,1,NPEI_NPEI_INT_ENB2_HELP,
O,RML_WTO-Enables NPEI_INT_SUM2[1] to generate an,Enable,Disable,63,1,NPEI_NPEI_INT_ENB2_HELP,
O,RML_RTO-Enables NPEI_INT_SUM2[0] to generate an,Enable,Disable,64,1,NPEI_NPEI_INT_ENB2_HELP,

(NPEI_INT_INFO),3,NPI Interrupt Information,NPEI,NPEI_NPEI_INT_INFO_HELP
T,Reserved-Reserved,1,52,Hex,13,NPEI_NPEI_INT_INFO_HELP,
T,PIDBOF-Field set when the NPEI_INTERRUPT_SUM[PIDBOF] bit,53,6,Hex,2,NPEI_NPEI_INT_INFO_HELP,
T,PSLDBOF-Field set when the NPEI_INTERRUPT_SUM[PSLDBOF] bit,59,6,Hex,2,NPEI_NPEI_INT_INFO_HELP,

(NPEI_INT_SUM),64,NPEI_INTERRUPT_SUM = NPI Interrupt Summary Register,NPEI,NPEI_NPEI_INT_SUM_HELP
O,MIO_INTA-Interrupt from MIO.,Enable,Disable,1,1,NPEI_NPEI_INT_SUM_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,NPEI_NPEI_INT_SUM_HELP,
O,INT_A-Set when a bit in the NPEI_INT_A_SUM register and,Enable,Disable,3,1,NPEI_NPEI_INT_SUM_HELP,
O,C1_LDWN-Reset request due to link1 down status.,Enable,Disable,4,1,NPEI_NPEI_INT_SUM_HELP,
O,C0_LDWN-Reset request due to link0 down status.,Enable,Disable,5,1,NPEI_NPEI_INT_SUM_HELP,
O,C1_EXC-Set when the PESC1_DBG_INFO register has a bit,Enable,Disable,6,1,NPEI_NPEI_INT_SUM_HELP,
O,C0_EXC-Set when the PESC0_DBG_INFO register has a bit,Enable,Disable,7,1,NPEI_NPEI_INT_SUM_HELP,
O,C1_UP_WF-Received Unsupported P=TLP for filtered window,Enable,Disable,8,1,NPEI_NPEI_INT_SUM_HELP,
O,C0_UP_WF-Received Unsupported P=TLP for filtered window,Enable,Disable,9,1,NPEI_NPEI_INT_SUM_HELP,
O,C1_UN_WF-Received Unsupported N=TLP for filtered window,Enable,Disable,10,1,NPEI_NPEI_INT_SUM_HELP,
O,C0_UN_WF-Received Unsupported N=TLP for filtered window,Enable,Disable,11,1,NPEI_NPEI_INT_SUM_HELP,
O,C1_UN_BX-Received Unsupported N=TLP for unknown Bar.,Enable,Disable,12,1,NPEI_NPEI_INT_SUM_HELP,
O,C1_UN_WI-Received Unsupported N=TLP for Window Register.,Enable,Disable,13,1,NPEI_NPEI_INT_SUM_HELP,
O,C1_UN_B2-Received Unsupported N=TLP for Bar2.,Enable,Disable,14,1,NPEI_NPEI_INT_SUM_HELP,
O,C1_UN_B1-Received Unsupported N=TLP for Bar1.,Enable,Disable,15,1,NPEI_NPEI_INT_SUM_HELP,
O,C1_UN_B0-Received Unsupported N=TLP for Bar0.,Enable,Disable,16,1,NPEI_NPEI_INT_SUM_HELP,
O,C1_UP_BX-Received Unsupported P=TLP for unknown Bar.,Enable,Disable,17,1,NPEI_NPEI_INT_SUM_HELP,
O,C1_UP_WI-Received Unsupported P=TLP for Window Register.,Enable,Disable,18,1,NPEI_NPEI_INT_SUM_HELP,
O,C1_UP_B2-Received Unsupported P=TLP for Bar2.,Enable,Disable,19,1,NPEI_NPEI_INT_SUM_HELP,
O,C1_UP_B1-Received Unsuppored P=TLP for Bar1.,Enable,Disable,20,1,NPEI_NPEI_INT_SUM_HELP,
O,C1_UP_B0-Received Unsupported P=TLP for Bar0.,Enable,Disable,21,1,NPEI_NPEI_INT_SUM_HELP,
O,C0_UN_BX-Received Unsupported N=TLP for unknown Bar.,Enable,Disable,22,1,NPEI_NPEI_INT_SUM_HELP,
O,C0_UN_WI-Received Unsupported N=TLP for Window Register.,Enable,Disable,23,1,NPEI_NPEI_INT_SUM_HELP,
O,C0_UN_B2-Received Unsupported N=TLP for Bar2.,Enable,Disable,24,1,NPEI_NPEI_INT_SUM_HELP,
O,C0_UN_B1-Received Unsupported N=TLP for Bar1.,Enable,Disable,25,1,NPEI_NPEI_INT_SUM_HELP,
O,C0_UN_B0-Received Unsupported N=TLP for Bar0.,Enable,Disable,26,1,NPEI_NPEI_INT_SUM_HELP,
O,C0_UP_BX-Received Unsupported P=TLP for unknown Bar.,Enable,Disable,27,1,NPEI_NPEI_INT_SUM_HELP,
O,C0_UP_WI-Received Unsupported P=TLP for Window Register.,Enable,Disable,28,1,NPEI_NPEI_INT_SUM_HELP,
O,C0_UP_B2-Received Unsupported P=TLP for Bar2.,Enable,Disable,29,1,NPEI_NPEI_INT_SUM_HELP,
O,C0_UP_B1-Received Unsupported P=TLP for Bar1.,Enable,Disable,30,1,NPEI_NPEI_INT_SUM_HELP,
O,C0_UP_B0-Received Unsupported P=TLP for Bar0.,Enable,Disable,31,1,NPEI_NPEI_INT_SUM_HELP,
O,C1_HPINT-Hot=Plug Interrupt.,Enable,Disable,32,1,NPEI_NPEI_INT_SUM_HELP,
O,C1_PMEI-PME Interrupt.,Enable,Disable,33,1,NPEI_NPEI_INT_SUM_HELP,
O,C1_WAKE-Wake up from Power Management Unit.,Enable,Disable,34,1,NPEI_NPEI_INT_SUM_HELP,
O,CRS1_DR-Had a CRS when Retries were disabled.,Enable,Disable,35,1,NPEI_NPEI_INT_SUM_HELP,
O,C1_SE-System Error RC Mode Only.,Enable,Disable,36,1,NPEI_NPEI_INT_SUM_HELP,
O,CRS1_ER-Had a CRS Timeout when Retries were enabled.,Enable,Disable,37,1,NPEI_NPEI_INT_SUM_HELP,
O,C1_AERI-Advanced Error Reporting Interrupt RC Mode Only.,Enable,Disable,38,1,NPEI_NPEI_INT_SUM_HELP,
O,C0_HPINT-Hot=Plug Interrupt.,Enable,Disable,39,1,NPEI_NPEI_INT_SUM_HELP,
O,C0_PMEI-PME Interrupt.,Enable,Disable,40,1,NPEI_NPEI_INT_SUM_HELP,
O,C0_WAKE-Wake up from Power Management Unit.,Enable,Disable,41,1,NPEI_NPEI_INT_SUM_HELP,
O,CRS0_DR-Had a CRS when Retries were disabled.,Enable,Disable,42,1,NPEI_NPEI_INT_SUM_HELP,
O,C0_SE-System Error RC Mode Only.,Enable,Disable,43,1,NPEI_NPEI_INT_SUM_HELP,
O,CRS0_ER-Had a CRS Timeout when Retries were enabled.,Enable,Disable,44,1,NPEI_NPEI_INT_SUM_HELP,
O,C0_AERI-Advanced Error Reporting Interrupt RC Mode Only.,Enable,Disable,45,1,NPEI_NPEI_INT_SUM_HELP,
O,PTIME-Packet Timer has an interrupt. Which rings can,Enable,Disable,46,1,NPEI_NPEI_INT_SUM_HELP,
O,PCNT-Packet Counter has an interrupt. Which rings can,Enable,Disable,47,1,NPEI_NPEI_INT_SUM_HELP,
O,PIDBOF-Packet Instruction Doorbell count overflowed. Which,Enable,Disable,48,1,NPEI_NPEI_INT_SUM_HELP,
O,PSLDBOF-Packet Scatterlist Doorbell count overflowed. Which,Enable,Disable,49,1,NPEI_NPEI_INT_SUM_HELP,
O,DTIME1-Whenever NPEI_DMA_CNTS[DMA1] is not 0 the,Enable,Disable,50,1,NPEI_NPEI_INT_SUM_HELP,
O,DTIME0-Whenever NPEI_DMA_CNTS[DMA0] is not 0 the,Enable,Disable,51,1,NPEI_NPEI_INT_SUM_HELP,
O,DCNT1-This bit indicates that NPEI_DMA_CNTS[DMA1] was/is,Enable,Disable,52,1,NPEI_NPEI_INT_SUM_HELP,
O,DCNT0-This bit indicates that NPEI_DMA_CNTS[DMA0] was/is,Enable,Disable,53,1,NPEI_NPEI_INT_SUM_HELP,
O,DMA1FI-DMA0 set Forced Interrupt.,Enable,Disable,54,1,NPEI_NPEI_INT_SUM_HELP,
O,DMA0FI-DMA0 set Forced Interrupt.,Enable,Disable,55,1,NPEI_NPEI_INT_SUM_HELP,
O,DMA4DBO-DMA4 doorbell overflow.,Enable,Disable,56,1,NPEI_NPEI_INT_SUM_HELP,
O,DMA3DBO-DMA3 doorbell overflow.,Enable,Disable,57,1,NPEI_NPEI_INT_SUM_HELP,
O,DMA2DBO-DMA2 doorbell overflow.,Enable,Disable,58,1,NPEI_NPEI_INT_SUM_HELP,
O,DMA1DBO-DMA1 doorbell overflow.,Enable,Disable,59,1,NPEI_NPEI_INT_SUM_HELP,
O,DMA0DBO-DMA0 doorbell overflow.,Enable,Disable,60,1,NPEI_NPEI_INT_SUM_HELP,
O,IOB2BIG-A requested IOBDMA is to large.,Enable,Disable,61,1,NPEI_NPEI_INT_SUM_HELP,
O,BAR0_TO-BAR0 R/W to a NCB device did not receive,Enable,Disable,62,1,NPEI_NPEI_INT_SUM_HELP,
O,RML_WTO-RML write did not get commit in 0xffff core clocks.,Enable,Disable,63,1,NPEI_NPEI_INT_SUM_HELP,
O,RML_RTO-RML read did not return data in 0xffff core clocks.,Enable,Disable,64,1,NPEI_NPEI_INT_SUM_HELP,

(NPEI_INT_SUM2),61,NPEI_INTERRUPT_SUM2 = NPI Interrupt Summary2 Register,NPEI,NPEI_NPEI_INT_SUM2_HELP
O,MIO_INTA-Equal to the cooresponding bit if the,Enable,Disable,1,1,NPEI_NPEI_INT_SUM2_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,NPEI_NPEI_INT_SUM2_HELP,
O,INT_A-Set when a bit in the NPEI_INT_A_SUM register and,Enable,Disable,3,1,NPEI_NPEI_INT_SUM2_HELP,
O,C1_LDWN-Equal to the cooresponding bit if the,Enable,Disable,4,1,NPEI_NPEI_INT_SUM2_HELP,
O,C0_LDWN-Equal to the cooresponding bit if the,Enable,Disable,5,1,NPEI_NPEI_INT_SUM2_HELP,
O,C1_EXC-Equal to the cooresponding bit if the,Enable,Disable,6,1,NPEI_NPEI_INT_SUM2_HELP,
O,C0_EXC-Equal to the cooresponding bit if the,Enable,Disable,7,1,NPEI_NPEI_INT_SUM2_HELP,
O,C1_UP_WF-Equal to the cooresponding bit if the,Enable,Disable,8,1,NPEI_NPEI_INT_SUM2_HELP,
O,C0_UP_WF-Equal to the cooresponding bit if the,Enable,Disable,9,1,NPEI_NPEI_INT_SUM2_HELP,
O,C1_UN_WF-Equal to the cooresponding bit if the,Enable,Disable,10,1,NPEI_NPEI_INT_SUM2_HELP,
O,C0_UN_WF-Equal to the cooresponding bit if the,Enable,Disable,11,1,NPEI_NPEI_INT_SUM2_HELP,
O,C1_UN_BX-Equal to the cooresponding bit if the,Enable,Disable,12,1,NPEI_NPEI_INT_SUM2_HELP,
O,C1_UN_WI-Equal to the cooresponding bit if the,Enable,Disable,13,1,NPEI_NPEI_INT_SUM2_HELP,
O,C1_UN_B2-Equal to the cooresponding bit if the,Enable,Disable,14,1,NPEI_NPEI_INT_SUM2_HELP,
O,C1_UN_B1-Equal to the cooresponding bit if the,Enable,Disable,15,1,NPEI_NPEI_INT_SUM2_HELP,
O,C1_UN_B0-Equal to the cooresponding bit if the,Enable,Disable,16,1,NPEI_NPEI_INT_SUM2_HELP,
O,C1_UP_BX-Equal to the cooresponding bit if the,Enable,Disable,17,1,NPEI_NPEI_INT_SUM2_HELP,
O,C1_UP_WI-Equal to the cooresponding bit if the,Enable,Disable,18,1,NPEI_NPEI_INT_SUM2_HELP,
O,C1_UP_B2-Equal to the cooresponding bit if the,Enable,Disable,19,1,NPEI_NPEI_INT_SUM2_HELP,
O,C1_UP_B1-Equal to the cooresponding bit if the,Enable,Disable,20,1,NPEI_NPEI_INT_SUM2_HELP,
O,C1_UP_B0-Equal to the cooresponding bit if the,Enable,Disable,21,1,NPEI_NPEI_INT_SUM2_HELP,
O,C0_UN_BX-Equal to the cooresponding bit if the,Enable,Disable,22,1,NPEI_NPEI_INT_SUM2_HELP,
O,C0_UN_WI-Equal to the cooresponding bit if the,Enable,Disable,23,1,NPEI_NPEI_INT_SUM2_HELP,
O,C0_UN_B2-Equal to the cooresponding bit if the,Enable,Disable,24,1,NPEI_NPEI_INT_SUM2_HELP,
O,C0_UN_B1-Equal to the cooresponding bit if the,Enable,Disable,25,1,NPEI_NPEI_INT_SUM2_HELP,
O,C0_UN_B0-Equal to the cooresponding bit if the,Enable,Disable,26,1,NPEI_NPEI_INT_SUM2_HELP,
O,C0_UP_BX-Equal to the cooresponding bit if the,Enable,Disable,27,1,NPEI_NPEI_INT_SUM2_HELP,
O,C0_UP_WI-Equal to the cooresponding bit if the,Enable,Disable,28,1,NPEI_NPEI_INT_SUM2_HELP,
O,C0_UP_B2-Equal to the cooresponding bit if the,Enable,Disable,29,1,NPEI_NPEI_INT_SUM2_HELP,
O,C0_UP_B1-Equal to the cooresponding bit if the,Enable,Disable,30,1,NPEI_NPEI_INT_SUM2_HELP,
O,C0_UP_B0-Equal to the cooresponding bit if the,Enable,Disable,31,1,NPEI_NPEI_INT_SUM2_HELP,
O,C1_HPINT-Equal to the cooresponding bit if the,Enable,Disable,32,1,NPEI_NPEI_INT_SUM2_HELP,
O,C1_PMEI-Equal to the cooresponding bit if the,Enable,Disable,33,1,NPEI_NPEI_INT_SUM2_HELP,
O,C1_WAKE-Equal to the cooresponding bit if the,Enable,Disable,34,1,NPEI_NPEI_INT_SUM2_HELP,
O,CRS1_DR-Equal to the cooresponding bit if the,Enable,Disable,35,1,NPEI_NPEI_INT_SUM2_HELP,
O,C1_SE-Equal to the cooresponding bit if the,Enable,Disable,36,1,NPEI_NPEI_INT_SUM2_HELP,
O,CRS1_ER-Equal to the cooresponding bit if the,Enable,Disable,37,1,NPEI_NPEI_INT_SUM2_HELP,
O,C1_AERI-Equal to the cooresponding bit if the,Enable,Disable,38,1,NPEI_NPEI_INT_SUM2_HELP,
O,C0_HPINT-Equal to the cooresponding bit if the,Enable,Disable,39,1,NPEI_NPEI_INT_SUM2_HELP,
O,C0_PMEI-Equal to the cooresponding bit if the,Enable,Disable,40,1,NPEI_NPEI_INT_SUM2_HELP,
O,C0_WAKE-Equal to the cooresponding bit if the,Enable,Disable,41,1,NPEI_NPEI_INT_SUM2_HELP,
O,CRS0_DR-Equal to the cooresponding bit if the,Enable,Disable,42,1,NPEI_NPEI_INT_SUM2_HELP,
O,C0_SE-Equal to the cooresponding bit if the,Enable,Disable,43,1,NPEI_NPEI_INT_SUM2_HELP,
O,CRS0_ER-Equal to the cooresponding bit if the,Enable,Disable,44,1,NPEI_NPEI_INT_SUM2_HELP,
O,C0_AERI-Equal to the cooresponding bit if the,Enable,Disable,45,1,NPEI_NPEI_INT_SUM2_HELP,
T,Reserved-Reserved,46,4,Hex,1,NPEI_NPEI_INT_SUM2_HELP,
O,DTIME1-Equal to the cooresponding bit if the,Enable,Disable,50,1,NPEI_NPEI_INT_SUM2_HELP,
O,DTIME0-Equal to the cooresponding bit if the,Enable,Disable,51,1,NPEI_NPEI_INT_SUM2_HELP,
O,DCNT1-Equal to the cooresponding bit if the,Enable,Disable,52,1,NPEI_NPEI_INT_SUM2_HELP,
O,DCNT0-Equal to the cooresponding bit if the,Enable,Disable,53,1,NPEI_NPEI_INT_SUM2_HELP,
O,DMA1FI-Equal to the cooresponding bit if the,Enable,Disable,54,1,NPEI_NPEI_INT_SUM2_HELP,
O,DMA0FI-Equal to the cooresponding bit if the,Enable,Disable,55,1,NPEI_NPEI_INT_SUM2_HELP,
O,Reserved-Reserved,Enable,Disable,56,1,NPEI_NPEI_INT_SUM2_HELP,
O,DMA3DBO-Equal to the cooresponding bit if the,Enable,Disable,57,1,NPEI_NPEI_INT_SUM2_HELP,
O,DMA2DBO-Equal to the cooresponding bit if the,Enable,Disable,58,1,NPEI_NPEI_INT_SUM2_HELP,
O,DMA1DBO-Equal to the cooresponding bit if the,Enable,Disable,59,1,NPEI_NPEI_INT_SUM2_HELP,
O,DMA0DBO-Equal to the cooresponding bit if the,Enable,Disable,60,1,NPEI_NPEI_INT_SUM2_HELP,
O,IOB2BIG-Equal to the cooresponding bit if the,Enable,Disable,61,1,NPEI_NPEI_INT_SUM2_HELP,
O,BAR0_TO-Equal to the cooresponding bit if the,Enable,Disable,62,1,NPEI_NPEI_INT_SUM2_HELP,
O,RML_WTO-Equal to the cooresponding bit if the,Enable,Disable,63,1,NPEI_NPEI_INT_SUM2_HELP,
O,RML_RTO-Equal to the cooresponding bit if the,Enable,Disable,64,1,NPEI_NPEI_INT_SUM2_HELP,

(NPEI_LAST_WIN_RDATA0),1,NPEI Last Window Read Data Port0,NPEI,NPEI_NPEI_LAST_WIN_RDATA0_HELP
T,DATA-Last window read data.,1,64,Hex,16,NPEI_NPEI_LAST_WIN_RDATA0_HELP,

(NPEI_LAST_WIN_RDATA1),1,NPEI Last Window Read Data Port1,NPEI,NPEI_NPEI_LAST_WIN_RDATA1_HELP
T,DATA-Last window read data.,1,64,Hex,16,NPEI_NPEI_LAST_WIN_RDATA1_HELP,

(NPEI_MEM_ACCESS_CTL),3,NPEI's Memory Access Control,NPEI,NPEI_NPEI_MEM_ACCESS_CTL_HELP
T,Reserved-Reserved,1,50,Hex,13,NPEI_NPEI_MEM_ACCESS_CTL_HELP,
T,MAX_WORD-The maximum number of words to merge into a single,51,4,Hex,1,NPEI_NPEI_MEM_ACCESS_CTL_HELP,
T,TIMER-When the NPEI starts a PP to PCIe write it waits,55,10,Hex,3,NPEI_NPEI_MEM_ACCESS_CTL_HELP,

(NPEI_MEM_ACCESS_SUBID12),11,X = NPEI Memory Access SubidX Register,NPEI,NPEI_NPEI_MEM_ACCESS_SUBID12_HELP
T,Reserved-Reserved,1,22,Hex,6,NPEI_NPEI_MEM_ACCESS_SUBID12_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,23,1,NPEI_NPEI_MEM_ACCESS_SUBID12_HELP,
T,PORT-Port the request is sent to.,24,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID12_HELP,
O,NMERGE-No merging is allowed in this window.,Enable,Disable,26,1,NPEI_NPEI_MEM_ACCESS_SUBID12_HELP,
T,ESR-Endian=swap for Reads.,27,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID12_HELP,
T,ESW-Endian=swap for Writes.,29,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID12_HELP,
O,NSR-No Snoop for Reads.,Enable,Disable,31,1,NPEI_NPEI_MEM_ACCESS_SUBID12_HELP,
O,NSW-No Snoop for Writes.,Enable,Disable,32,1,NPEI_NPEI_MEM_ACCESS_SUBID12_HELP,
O,ROR-Relaxed Ordering for Reads.,Enable,Disable,33,1,NPEI_NPEI_MEM_ACCESS_SUBID12_HELP,
O,ROW-Relaxed Ordering for Writes.,Enable,Disable,34,1,NPEI_NPEI_MEM_ACCESS_SUBID12_HELP,
T,BA-PCIe Adddress Bits <63:34>.,35,30,Hex,8,NPEI_NPEI_MEM_ACCESS_SUBID12_HELP,

(NPEI_MEM_ACCESS_SUBID13),11,X = NPEI Memory Access SubidX Register,NPEI,NPEI_NPEI_MEM_ACCESS_SUBID13_HELP
T,Reserved-Reserved,1,22,Hex,6,NPEI_NPEI_MEM_ACCESS_SUBID13_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,23,1,NPEI_NPEI_MEM_ACCESS_SUBID13_HELP,
T,PORT-Port the request is sent to.,24,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID13_HELP,
O,NMERGE-No merging is allowed in this window.,Enable,Disable,26,1,NPEI_NPEI_MEM_ACCESS_SUBID13_HELP,
T,ESR-Endian=swap for Reads.,27,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID13_HELP,
T,ESW-Endian=swap for Writes.,29,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID13_HELP,
O,NSR-No Snoop for Reads.,Enable,Disable,31,1,NPEI_NPEI_MEM_ACCESS_SUBID13_HELP,
O,NSW-No Snoop for Writes.,Enable,Disable,32,1,NPEI_NPEI_MEM_ACCESS_SUBID13_HELP,
O,ROR-Relaxed Ordering for Reads.,Enable,Disable,33,1,NPEI_NPEI_MEM_ACCESS_SUBID13_HELP,
O,ROW-Relaxed Ordering for Writes.,Enable,Disable,34,1,NPEI_NPEI_MEM_ACCESS_SUBID13_HELP,
T,BA-PCIe Adddress Bits <63:34>.,35,30,Hex,8,NPEI_NPEI_MEM_ACCESS_SUBID13_HELP,

(NPEI_MEM_ACCESS_SUBID14),11,X = NPEI Memory Access SubidX Register,NPEI,NPEI_NPEI_MEM_ACCESS_SUBID14_HELP
T,Reserved-Reserved,1,22,Hex,6,NPEI_NPEI_MEM_ACCESS_SUBID14_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,23,1,NPEI_NPEI_MEM_ACCESS_SUBID14_HELP,
T,PORT-Port the request is sent to.,24,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID14_HELP,
O,NMERGE-No merging is allowed in this window.,Enable,Disable,26,1,NPEI_NPEI_MEM_ACCESS_SUBID14_HELP,
T,ESR-Endian=swap for Reads.,27,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID14_HELP,
T,ESW-Endian=swap for Writes.,29,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID14_HELP,
O,NSR-No Snoop for Reads.,Enable,Disable,31,1,NPEI_NPEI_MEM_ACCESS_SUBID14_HELP,
O,NSW-No Snoop for Writes.,Enable,Disable,32,1,NPEI_NPEI_MEM_ACCESS_SUBID14_HELP,
O,ROR-Relaxed Ordering for Reads.,Enable,Disable,33,1,NPEI_NPEI_MEM_ACCESS_SUBID14_HELP,
O,ROW-Relaxed Ordering for Writes.,Enable,Disable,34,1,NPEI_NPEI_MEM_ACCESS_SUBID14_HELP,
T,BA-PCIe Adddress Bits <63:34>.,35,30,Hex,8,NPEI_NPEI_MEM_ACCESS_SUBID14_HELP,

(NPEI_MEM_ACCESS_SUBID15),11,X = NPEI Memory Access SubidX Register,NPEI,NPEI_NPEI_MEM_ACCESS_SUBID15_HELP
T,Reserved-Reserved,1,22,Hex,6,NPEI_NPEI_MEM_ACCESS_SUBID15_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,23,1,NPEI_NPEI_MEM_ACCESS_SUBID15_HELP,
T,PORT-Port the request is sent to.,24,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID15_HELP,
O,NMERGE-No merging is allowed in this window.,Enable,Disable,26,1,NPEI_NPEI_MEM_ACCESS_SUBID15_HELP,
T,ESR-Endian=swap for Reads.,27,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID15_HELP,
T,ESW-Endian=swap for Writes.,29,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID15_HELP,
O,NSR-No Snoop for Reads.,Enable,Disable,31,1,NPEI_NPEI_MEM_ACCESS_SUBID15_HELP,
O,NSW-No Snoop for Writes.,Enable,Disable,32,1,NPEI_NPEI_MEM_ACCESS_SUBID15_HELP,
O,ROR-Relaxed Ordering for Reads.,Enable,Disable,33,1,NPEI_NPEI_MEM_ACCESS_SUBID15_HELP,
O,ROW-Relaxed Ordering for Writes.,Enable,Disable,34,1,NPEI_NPEI_MEM_ACCESS_SUBID15_HELP,
T,BA-PCIe Adddress Bits <63:34>.,35,30,Hex,8,NPEI_NPEI_MEM_ACCESS_SUBID15_HELP,

(NPEI_MEM_ACCESS_SUBID16),11,X = NPEI Memory Access SubidX Register,NPEI,NPEI_NPEI_MEM_ACCESS_SUBID16_HELP
T,Reserved-Reserved,1,22,Hex,6,NPEI_NPEI_MEM_ACCESS_SUBID16_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,23,1,NPEI_NPEI_MEM_ACCESS_SUBID16_HELP,
T,PORT-Port the request is sent to.,24,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID16_HELP,
O,NMERGE-No merging is allowed in this window.,Enable,Disable,26,1,NPEI_NPEI_MEM_ACCESS_SUBID16_HELP,
T,ESR-Endian=swap for Reads.,27,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID16_HELP,
T,ESW-Endian=swap for Writes.,29,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID16_HELP,
O,NSR-No Snoop for Reads.,Enable,Disable,31,1,NPEI_NPEI_MEM_ACCESS_SUBID16_HELP,
O,NSW-No Snoop for Writes.,Enable,Disable,32,1,NPEI_NPEI_MEM_ACCESS_SUBID16_HELP,
O,ROR-Relaxed Ordering for Reads.,Enable,Disable,33,1,NPEI_NPEI_MEM_ACCESS_SUBID16_HELP,
O,ROW-Relaxed Ordering for Writes.,Enable,Disable,34,1,NPEI_NPEI_MEM_ACCESS_SUBID16_HELP,
T,BA-PCIe Adddress Bits <63:34>.,35,30,Hex,8,NPEI_NPEI_MEM_ACCESS_SUBID16_HELP,

(NPEI_MEM_ACCESS_SUBID17),11,X = NPEI Memory Access SubidX Register,NPEI,NPEI_NPEI_MEM_ACCESS_SUBID17_HELP
T,Reserved-Reserved,1,22,Hex,6,NPEI_NPEI_MEM_ACCESS_SUBID17_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,23,1,NPEI_NPEI_MEM_ACCESS_SUBID17_HELP,
T,PORT-Port the request is sent to.,24,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID17_HELP,
O,NMERGE-No merging is allowed in this window.,Enable,Disable,26,1,NPEI_NPEI_MEM_ACCESS_SUBID17_HELP,
T,ESR-Endian=swap for Reads.,27,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID17_HELP,
T,ESW-Endian=swap for Writes.,29,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID17_HELP,
O,NSR-No Snoop for Reads.,Enable,Disable,31,1,NPEI_NPEI_MEM_ACCESS_SUBID17_HELP,
O,NSW-No Snoop for Writes.,Enable,Disable,32,1,NPEI_NPEI_MEM_ACCESS_SUBID17_HELP,
O,ROR-Relaxed Ordering for Reads.,Enable,Disable,33,1,NPEI_NPEI_MEM_ACCESS_SUBID17_HELP,
O,ROW-Relaxed Ordering for Writes.,Enable,Disable,34,1,NPEI_NPEI_MEM_ACCESS_SUBID17_HELP,
T,BA-PCIe Adddress Bits <63:34>.,35,30,Hex,8,NPEI_NPEI_MEM_ACCESS_SUBID17_HELP,

(NPEI_MEM_ACCESS_SUBID18),11,X = NPEI Memory Access SubidX Register,NPEI,NPEI_NPEI_MEM_ACCESS_SUBID18_HELP
T,Reserved-Reserved,1,22,Hex,6,NPEI_NPEI_MEM_ACCESS_SUBID18_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,23,1,NPEI_NPEI_MEM_ACCESS_SUBID18_HELP,
T,PORT-Port the request is sent to.,24,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID18_HELP,
O,NMERGE-No merging is allowed in this window.,Enable,Disable,26,1,NPEI_NPEI_MEM_ACCESS_SUBID18_HELP,
T,ESR-Endian=swap for Reads.,27,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID18_HELP,
T,ESW-Endian=swap for Writes.,29,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID18_HELP,
O,NSR-No Snoop for Reads.,Enable,Disable,31,1,NPEI_NPEI_MEM_ACCESS_SUBID18_HELP,
O,NSW-No Snoop for Writes.,Enable,Disable,32,1,NPEI_NPEI_MEM_ACCESS_SUBID18_HELP,
O,ROR-Relaxed Ordering for Reads.,Enable,Disable,33,1,NPEI_NPEI_MEM_ACCESS_SUBID18_HELP,
O,ROW-Relaxed Ordering for Writes.,Enable,Disable,34,1,NPEI_NPEI_MEM_ACCESS_SUBID18_HELP,
T,BA-PCIe Adddress Bits <63:34>.,35,30,Hex,8,NPEI_NPEI_MEM_ACCESS_SUBID18_HELP,

(NPEI_MEM_ACCESS_SUBID19),11,X = NPEI Memory Access SubidX Register,NPEI,NPEI_NPEI_MEM_ACCESS_SUBID19_HELP
T,Reserved-Reserved,1,22,Hex,6,NPEI_NPEI_MEM_ACCESS_SUBID19_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,23,1,NPEI_NPEI_MEM_ACCESS_SUBID19_HELP,
T,PORT-Port the request is sent to.,24,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID19_HELP,
O,NMERGE-No merging is allowed in this window.,Enable,Disable,26,1,NPEI_NPEI_MEM_ACCESS_SUBID19_HELP,
T,ESR-Endian=swap for Reads.,27,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID19_HELP,
T,ESW-Endian=swap for Writes.,29,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID19_HELP,
O,NSR-No Snoop for Reads.,Enable,Disable,31,1,NPEI_NPEI_MEM_ACCESS_SUBID19_HELP,
O,NSW-No Snoop for Writes.,Enable,Disable,32,1,NPEI_NPEI_MEM_ACCESS_SUBID19_HELP,
O,ROR-Relaxed Ordering for Reads.,Enable,Disable,33,1,NPEI_NPEI_MEM_ACCESS_SUBID19_HELP,
O,ROW-Relaxed Ordering for Writes.,Enable,Disable,34,1,NPEI_NPEI_MEM_ACCESS_SUBID19_HELP,
T,BA-PCIe Adddress Bits <63:34>.,35,30,Hex,8,NPEI_NPEI_MEM_ACCESS_SUBID19_HELP,

(NPEI_MEM_ACCESS_SUBID20),11,X = NPEI Memory Access SubidX Register,NPEI,NPEI_NPEI_MEM_ACCESS_SUBID20_HELP
T,Reserved-Reserved,1,22,Hex,6,NPEI_NPEI_MEM_ACCESS_SUBID20_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,23,1,NPEI_NPEI_MEM_ACCESS_SUBID20_HELP,
T,PORT-Port the request is sent to.,24,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID20_HELP,
O,NMERGE-No merging is allowed in this window.,Enable,Disable,26,1,NPEI_NPEI_MEM_ACCESS_SUBID20_HELP,
T,ESR-Endian=swap for Reads.,27,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID20_HELP,
T,ESW-Endian=swap for Writes.,29,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID20_HELP,
O,NSR-No Snoop for Reads.,Enable,Disable,31,1,NPEI_NPEI_MEM_ACCESS_SUBID20_HELP,
O,NSW-No Snoop for Writes.,Enable,Disable,32,1,NPEI_NPEI_MEM_ACCESS_SUBID20_HELP,
O,ROR-Relaxed Ordering for Reads.,Enable,Disable,33,1,NPEI_NPEI_MEM_ACCESS_SUBID20_HELP,
O,ROW-Relaxed Ordering for Writes.,Enable,Disable,34,1,NPEI_NPEI_MEM_ACCESS_SUBID20_HELP,
T,BA-PCIe Adddress Bits <63:34>.,35,30,Hex,8,NPEI_NPEI_MEM_ACCESS_SUBID20_HELP,

(NPEI_MEM_ACCESS_SUBID21),11,X = NPEI Memory Access SubidX Register,NPEI,NPEI_NPEI_MEM_ACCESS_SUBID21_HELP
T,Reserved-Reserved,1,22,Hex,6,NPEI_NPEI_MEM_ACCESS_SUBID21_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,23,1,NPEI_NPEI_MEM_ACCESS_SUBID21_HELP,
T,PORT-Port the request is sent to.,24,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID21_HELP,
O,NMERGE-No merging is allowed in this window.,Enable,Disable,26,1,NPEI_NPEI_MEM_ACCESS_SUBID21_HELP,
T,ESR-Endian=swap for Reads.,27,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID21_HELP,
T,ESW-Endian=swap for Writes.,29,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID21_HELP,
O,NSR-No Snoop for Reads.,Enable,Disable,31,1,NPEI_NPEI_MEM_ACCESS_SUBID21_HELP,
O,NSW-No Snoop for Writes.,Enable,Disable,32,1,NPEI_NPEI_MEM_ACCESS_SUBID21_HELP,
O,ROR-Relaxed Ordering for Reads.,Enable,Disable,33,1,NPEI_NPEI_MEM_ACCESS_SUBID21_HELP,
O,ROW-Relaxed Ordering for Writes.,Enable,Disable,34,1,NPEI_NPEI_MEM_ACCESS_SUBID21_HELP,
T,BA-PCIe Adddress Bits <63:34>.,35,30,Hex,8,NPEI_NPEI_MEM_ACCESS_SUBID21_HELP,

(NPEI_MEM_ACCESS_SUBID22),11,X = NPEI Memory Access SubidX Register,NPEI,NPEI_NPEI_MEM_ACCESS_SUBID22_HELP
T,Reserved-Reserved,1,22,Hex,6,NPEI_NPEI_MEM_ACCESS_SUBID22_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,23,1,NPEI_NPEI_MEM_ACCESS_SUBID22_HELP,
T,PORT-Port the request is sent to.,24,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID22_HELP,
O,NMERGE-No merging is allowed in this window.,Enable,Disable,26,1,NPEI_NPEI_MEM_ACCESS_SUBID22_HELP,
T,ESR-Endian=swap for Reads.,27,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID22_HELP,
T,ESW-Endian=swap for Writes.,29,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID22_HELP,
O,NSR-No Snoop for Reads.,Enable,Disable,31,1,NPEI_NPEI_MEM_ACCESS_SUBID22_HELP,
O,NSW-No Snoop for Writes.,Enable,Disable,32,1,NPEI_NPEI_MEM_ACCESS_SUBID22_HELP,
O,ROR-Relaxed Ordering for Reads.,Enable,Disable,33,1,NPEI_NPEI_MEM_ACCESS_SUBID22_HELP,
O,ROW-Relaxed Ordering for Writes.,Enable,Disable,34,1,NPEI_NPEI_MEM_ACCESS_SUBID22_HELP,
T,BA-PCIe Adddress Bits <63:34>.,35,30,Hex,8,NPEI_NPEI_MEM_ACCESS_SUBID22_HELP,

(NPEI_MEM_ACCESS_SUBID23),11,X = NPEI Memory Access SubidX Register,NPEI,NPEI_NPEI_MEM_ACCESS_SUBID23_HELP
T,Reserved-Reserved,1,22,Hex,6,NPEI_NPEI_MEM_ACCESS_SUBID23_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,23,1,NPEI_NPEI_MEM_ACCESS_SUBID23_HELP,
T,PORT-Port the request is sent to.,24,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID23_HELP,
O,NMERGE-No merging is allowed in this window.,Enable,Disable,26,1,NPEI_NPEI_MEM_ACCESS_SUBID23_HELP,
T,ESR-Endian=swap for Reads.,27,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID23_HELP,
T,ESW-Endian=swap for Writes.,29,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID23_HELP,
O,NSR-No Snoop for Reads.,Enable,Disable,31,1,NPEI_NPEI_MEM_ACCESS_SUBID23_HELP,
O,NSW-No Snoop for Writes.,Enable,Disable,32,1,NPEI_NPEI_MEM_ACCESS_SUBID23_HELP,
O,ROR-Relaxed Ordering for Reads.,Enable,Disable,33,1,NPEI_NPEI_MEM_ACCESS_SUBID23_HELP,
O,ROW-Relaxed Ordering for Writes.,Enable,Disable,34,1,NPEI_NPEI_MEM_ACCESS_SUBID23_HELP,
T,BA-PCIe Adddress Bits <63:34>.,35,30,Hex,8,NPEI_NPEI_MEM_ACCESS_SUBID23_HELP,

(NPEI_MEM_ACCESS_SUBID24),11,X = NPEI Memory Access SubidX Register,NPEI,NPEI_NPEI_MEM_ACCESS_SUBID24_HELP
T,Reserved-Reserved,1,22,Hex,6,NPEI_NPEI_MEM_ACCESS_SUBID24_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,23,1,NPEI_NPEI_MEM_ACCESS_SUBID24_HELP,
T,PORT-Port the request is sent to.,24,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID24_HELP,
O,NMERGE-No merging is allowed in this window.,Enable,Disable,26,1,NPEI_NPEI_MEM_ACCESS_SUBID24_HELP,
T,ESR-Endian=swap for Reads.,27,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID24_HELP,
T,ESW-Endian=swap for Writes.,29,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID24_HELP,
O,NSR-No Snoop for Reads.,Enable,Disable,31,1,NPEI_NPEI_MEM_ACCESS_SUBID24_HELP,
O,NSW-No Snoop for Writes.,Enable,Disable,32,1,NPEI_NPEI_MEM_ACCESS_SUBID24_HELP,
O,ROR-Relaxed Ordering for Reads.,Enable,Disable,33,1,NPEI_NPEI_MEM_ACCESS_SUBID24_HELP,
O,ROW-Relaxed Ordering for Writes.,Enable,Disable,34,1,NPEI_NPEI_MEM_ACCESS_SUBID24_HELP,
T,BA-PCIe Adddress Bits <63:34>.,35,30,Hex,8,NPEI_NPEI_MEM_ACCESS_SUBID24_HELP,

(NPEI_MEM_ACCESS_SUBID25),11,X = NPEI Memory Access SubidX Register,NPEI,NPEI_NPEI_MEM_ACCESS_SUBID25_HELP
T,Reserved-Reserved,1,22,Hex,6,NPEI_NPEI_MEM_ACCESS_SUBID25_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,23,1,NPEI_NPEI_MEM_ACCESS_SUBID25_HELP,
T,PORT-Port the request is sent to.,24,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID25_HELP,
O,NMERGE-No merging is allowed in this window.,Enable,Disable,26,1,NPEI_NPEI_MEM_ACCESS_SUBID25_HELP,
T,ESR-Endian=swap for Reads.,27,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID25_HELP,
T,ESW-Endian=swap for Writes.,29,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID25_HELP,
O,NSR-No Snoop for Reads.,Enable,Disable,31,1,NPEI_NPEI_MEM_ACCESS_SUBID25_HELP,
O,NSW-No Snoop for Writes.,Enable,Disable,32,1,NPEI_NPEI_MEM_ACCESS_SUBID25_HELP,
O,ROR-Relaxed Ordering for Reads.,Enable,Disable,33,1,NPEI_NPEI_MEM_ACCESS_SUBID25_HELP,
O,ROW-Relaxed Ordering for Writes.,Enable,Disable,34,1,NPEI_NPEI_MEM_ACCESS_SUBID25_HELP,
T,BA-PCIe Adddress Bits <63:34>.,35,30,Hex,8,NPEI_NPEI_MEM_ACCESS_SUBID25_HELP,

(NPEI_MEM_ACCESS_SUBID26),11,X = NPEI Memory Access SubidX Register,NPEI,NPEI_NPEI_MEM_ACCESS_SUBID26_HELP
T,Reserved-Reserved,1,22,Hex,6,NPEI_NPEI_MEM_ACCESS_SUBID26_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,23,1,NPEI_NPEI_MEM_ACCESS_SUBID26_HELP,
T,PORT-Port the request is sent to.,24,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID26_HELP,
O,NMERGE-No merging is allowed in this window.,Enable,Disable,26,1,NPEI_NPEI_MEM_ACCESS_SUBID26_HELP,
T,ESR-Endian=swap for Reads.,27,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID26_HELP,
T,ESW-Endian=swap for Writes.,29,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID26_HELP,
O,NSR-No Snoop for Reads.,Enable,Disable,31,1,NPEI_NPEI_MEM_ACCESS_SUBID26_HELP,
O,NSW-No Snoop for Writes.,Enable,Disable,32,1,NPEI_NPEI_MEM_ACCESS_SUBID26_HELP,
O,ROR-Relaxed Ordering for Reads.,Enable,Disable,33,1,NPEI_NPEI_MEM_ACCESS_SUBID26_HELP,
O,ROW-Relaxed Ordering for Writes.,Enable,Disable,34,1,NPEI_NPEI_MEM_ACCESS_SUBID26_HELP,
T,BA-PCIe Adddress Bits <63:34>.,35,30,Hex,8,NPEI_NPEI_MEM_ACCESS_SUBID26_HELP,

(NPEI_MEM_ACCESS_SUBID27),11,X = NPEI Memory Access SubidX Register,NPEI,NPEI_NPEI_MEM_ACCESS_SUBID27_HELP
T,Reserved-Reserved,1,22,Hex,6,NPEI_NPEI_MEM_ACCESS_SUBID27_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,23,1,NPEI_NPEI_MEM_ACCESS_SUBID27_HELP,
T,PORT-Port the request is sent to.,24,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID27_HELP,
O,NMERGE-No merging is allowed in this window.,Enable,Disable,26,1,NPEI_NPEI_MEM_ACCESS_SUBID27_HELP,
T,ESR-Endian=swap for Reads.,27,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID27_HELP,
T,ESW-Endian=swap for Writes.,29,2,Hex,1,NPEI_NPEI_MEM_ACCESS_SUBID27_HELP,
O,NSR-No Snoop for Reads.,Enable,Disable,31,1,NPEI_NPEI_MEM_ACCESS_SUBID27_HELP,
O,NSW-No Snoop for Writes.,Enable,Disable,32,1,NPEI_NPEI_MEM_ACCESS_SUBID27_HELP,
O,ROR-Relaxed Ordering for Reads.,Enable,Disable,33,1,NPEI_NPEI_MEM_ACCESS_SUBID27_HELP,
O,ROW-Relaxed Ordering for Writes.,Enable,Disable,34,1,NPEI_NPEI_MEM_ACCESS_SUBID27_HELP,
T,BA-PCIe Adddress Bits <63:34>.,35,30,Hex,8,NPEI_NPEI_MEM_ACCESS_SUBID27_HELP,

(NPEI_MSI_ENB0),1,NPEI MSI Enable0,NPEI,NPEI_NPEI_MSI_ENB0_HELP
T,ENB-Enables bit [63:0] of NPEI_MSI_RCV0.,1,64,Hex,16,NPEI_NPEI_MSI_ENB0_HELP,

(NPEI_MSI_ENB1),1,NPEI MSI Enable1,NPEI,NPEI_NPEI_MSI_ENB1_HELP
T,ENB-Enables bit [63:0] of NPEI_MSI_RCV1.,1,64,Hex,16,NPEI_NPEI_MSI_ENB1_HELP,

(NPEI_MSI_ENB2),1,NPEI MSI Enable2,NPEI,NPEI_NPEI_MSI_ENB2_HELP
T,ENB-Enables bit [63:0] of NPEI_MSI_RCV2.,1,64,Hex,16,NPEI_NPEI_MSI_ENB2_HELP,

(NPEI_MSI_ENB3),1,NPEI MSI Enable3,NPEI,NPEI_NPEI_MSI_ENB3_HELP
T,ENB-Enables bit [63:0] of NPEI_MSI_RCV3.,1,64,Hex,16,NPEI_NPEI_MSI_ENB3_HELP,

(NPEI_MSI_RCV0),1,NPEI MSI Receive0,NPEI,NPEI_NPEI_MSI_RCV0_HELP
T,INTR-Bits 63=0 of the 256 bits of MSI interrupt.,1,64,Hex,16,NPEI_NPEI_MSI_RCV0_HELP,

(NPEI_MSI_RCV1),1,NPEI MSI Receive1,NPEI,NPEI_NPEI_MSI_RCV1_HELP
T,INTR-Bits 127=64 of the 256 bits of MSI interrupt.,1,64,Hex,16,NPEI_NPEI_MSI_RCV1_HELP,

(NPEI_MSI_RCV2),1,NPEI MSI Receive2,NPEI,NPEI_NPEI_MSI_RCV2_HELP
T,INTR-Bits 191=128 of the 256 bits of MSI interrupt.,1,64,Hex,16,NPEI_NPEI_MSI_RCV2_HELP,

(NPEI_MSI_RCV3),1,NPEI MSI Receive3,NPEI,NPEI_NPEI_MSI_RCV3_HELP
T,INTR-Bits 255=192 of the 256 bits of MSI interrupt.,1,64,Hex,16,NPEI_NPEI_MSI_RCV3_HELP,

(NPEI_MSI_RD_MAP),3,NPEI MSI Read MAP,NPEI,NPEI_NPEI_MSI_RD_MAP_HELP
T,Reserved-Reserved,1,48,Hex,12,NPEI_NPEI_MSI_RD_MAP_HELP,
T,RD_INT-The value of the map at the location PREVIOUSLY,49,8,Hex,2,NPEI_NPEI_MSI_RD_MAP_HELP,
T,MSI_INT-Selects the value that would be received when the,57,8,Hex,2,NPEI_NPEI_MSI_RD_MAP_HELP,

(NPEI_MSI_W1C_ENB0),1,NPEI MSI Write 1 To Clear Enable0,NPEI,NPEI_NPEI_MSI_W1C_ENB0_HELP
T,CLR-A write of '1' to a vector will clear the,1,64,Hex,16,NPEI_NPEI_MSI_W1C_ENB0_HELP,

(NPEI_MSI_W1C_ENB1),1,NPEI MSI Write 1 To Clear Enable1,NPEI,NPEI_NPEI_MSI_W1C_ENB1_HELP
T,CLR-A write of '1' to a vector will clear the,1,64,Hex,16,NPEI_NPEI_MSI_W1C_ENB1_HELP,

(NPEI_MSI_W1C_ENB2),1,NPEI MSI Write 1 To Clear Enable2,NPEI,NPEI_NPEI_MSI_W1C_ENB2_HELP
T,CLR-A write of '1' to a vector will clear the,1,64,Hex,16,NPEI_NPEI_MSI_W1C_ENB2_HELP,

(NPEI_MSI_W1C_ENB3),1,NPEI MSI Write 1 To Clear Enable3,NPEI,NPEI_NPEI_MSI_W1C_ENB3_HELP
T,CLR-A write of '1' to a vector will clear the,1,64,Hex,16,NPEI_NPEI_MSI_W1C_ENB3_HELP,

(NPEI_MSI_W1S_ENB0),1,NPEI MSI Write 1 To Set Enable0,NPEI,NPEI_NPEI_MSI_W1S_ENB0_HELP
T,SET-A write of '1' to a vector will set the,1,64,Hex,16,NPEI_NPEI_MSI_W1S_ENB0_HELP,

(NPEI_MSI_W1S_ENB1),1,NPEI_MSI_W1S_ENB0 = NPEI MSI Write 1 To Set Enable1,NPEI,NPEI_NPEI_MSI_W1S_ENB1_HELP
T,SET-A write of '1' to a vector will set the,1,64,Hex,16,NPEI_NPEI_MSI_W1S_ENB1_HELP,

(NPEI_MSI_W1S_ENB2),1,NPEI MSI Write 1 To Set Enable2,NPEI,NPEI_NPEI_MSI_W1S_ENB2_HELP
T,SET-A write of '1' to a vector will set the,1,64,Hex,16,NPEI_NPEI_MSI_W1S_ENB2_HELP,

(NPEI_MSI_W1S_ENB3),1,NPEI MSI Write 1 To Set Enable3,NPEI,NPEI_NPEI_MSI_W1S_ENB3_HELP
T,SET-A write of '1' to a vector will set the,1,64,Hex,16,NPEI_NPEI_MSI_W1S_ENB3_HELP,

(NPEI_MSI_WR_MAP),3,NPEI MSI Write MAP,NPEI,NPEI_NPEI_MSI_WR_MAP_HELP
T,Reserved-Reserved,1,48,Hex,12,NPEI_NPEI_MSI_WR_MAP_HELP,
T,CIU_INT-Selects which bit in the NPEI_MSI_RCV# (0=255),49,8,Hex,2,NPEI_NPEI_MSI_WR_MAP_HELP,
T,MSI_INT-Selects the value that would be received when the,57,8,Hex,2,NPEI_NPEI_MSI_WR_MAP_HELP,

(NPEI_PCIE_CREDIT_CNT),7,NPEI PCIE Credit Count,NPEI,NPEI_NPEI_PCIE_CREDIT_CNT_HELP
T,Reserved-Reserved,1,16,Hex,4,NPEI_NPEI_PCIE_CREDIT_CNT_HELP,
T,P1_CCNT-Port1 C=TLP FIFO Credits.,17,8,Hex,2,NPEI_NPEI_PCIE_CREDIT_CNT_HELP,
T,P1_NCNT-Port1 N=TLP FIFO Credits.,25,8,Hex,2,NPEI_NPEI_PCIE_CREDIT_CNT_HELP,
T,P1_PCNT-Port1 P=TLP FIFO Credits.,33,8,Hex,2,NPEI_NPEI_PCIE_CREDIT_CNT_HELP,
T,P0_CCNT-Port0 C=TLP FIFO Credits.,41,8,Hex,2,NPEI_NPEI_PCIE_CREDIT_CNT_HELP,
T,P0_NCNT-Port0 N=TLP FIFO Credits.,49,8,Hex,2,NPEI_NPEI_PCIE_CREDIT_CNT_HELP,
T,P0_PCNT-Port0 P=TLP FIFO Credits.,57,8,Hex,2,NPEI_NPEI_PCIE_CREDIT_CNT_HELP,

(NPEI_PCIE_MSI_RCV),2,NPEI PCIe MSI Receive,NPEI,NPEI_NPEI_PCIE_MSI_RCV_HELP
T,Reserved-Reserved,1,56,Hex,14,NPEI_NPEI_PCIE_MSI_RCV_HELP,
T,INTR-A write to this register will result in a bit in,57,8,Hex,2,NPEI_NPEI_PCIE_MSI_RCV_HELP,

(NPEI_PCIE_MSI_RCV_B1),3,NPEI PCIe MSI Receive Byte 1,NPEI,NPEI_NPEI_PCIE_MSI_RCV_B1_HELP
T,Reserved-Reserved,1,48,Hex,12,NPEI_NPEI_PCIE_MSI_RCV_B1_HELP,
T,INTR-A write to this register will result in a bit in,49,8,Hex,2,NPEI_NPEI_PCIE_MSI_RCV_B1_HELP,
T,Reserved-Reserved,57,8,Hex,2,NPEI_NPEI_PCIE_MSI_RCV_B1_HELP,

(NPEI_PCIE_MSI_RCV_B2),3,NPEI PCIe MSI Receive Byte 2,NPEI,NPEI_NPEI_PCIE_MSI_RCV_B2_HELP
T,Reserved-Reserved,1,40,Hex,10,NPEI_NPEI_PCIE_MSI_RCV_B2_HELP,
T,INTR-A write to this register will result in a bit in,41,8,Hex,2,NPEI_NPEI_PCIE_MSI_RCV_B2_HELP,
T,Reserved-Reserved,49,16,Hex,4,NPEI_NPEI_PCIE_MSI_RCV_B2_HELP,

(NPEI_PCIE_MSI_RCV_B3),3,NPEI PCIe MSI Receive Byte 3,NPEI,NPEI_NPEI_PCIE_MSI_RCV_B3_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PCIE_MSI_RCV_B3_HELP,
T,INTR-A write to this register will result in a bit in,33,8,Hex,2,NPEI_NPEI_PCIE_MSI_RCV_B3_HELP,
T,Reserved-Reserved,41,24,Hex,6,NPEI_NPEI_PCIE_MSI_RCV_B3_HELP,

(NPEI_PKT0_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT0_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT0_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT0_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT0_CNTS_HELP,

(NPEI_PKT1_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT1_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT1_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT1_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT1_CNTS_HELP,

(NPEI_PKT2_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT2_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT2_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT2_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT2_CNTS_HELP,

(NPEI_PKT3_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT3_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT3_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT3_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT3_CNTS_HELP,

(NPEI_PKT4_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT4_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT4_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT4_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT4_CNTS_HELP,

(NPEI_PKT5_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT5_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT5_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT5_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT5_CNTS_HELP,

(NPEI_PKT6_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT6_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT6_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT6_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT6_CNTS_HELP,

(NPEI_PKT7_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT7_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT7_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT7_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT7_CNTS_HELP,

(NPEI_PKT8_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT8_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT8_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT8_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT8_CNTS_HELP,

(NPEI_PKT9_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT9_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT9_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT9_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT9_CNTS_HELP,

(NPEI_PKT10_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT10_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT10_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT10_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT10_CNTS_HELP,

(NPEI_PKT11_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT11_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT11_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT11_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT11_CNTS_HELP,

(NPEI_PKT12_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT12_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT12_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT12_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT12_CNTS_HELP,

(NPEI_PKT13_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT13_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT13_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT13_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT13_CNTS_HELP,

(NPEI_PKT14_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT14_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT14_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT14_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT14_CNTS_HELP,

(NPEI_PKT15_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT15_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT15_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT15_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT15_CNTS_HELP,

(NPEI_PKT16_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT16_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT16_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT16_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT16_CNTS_HELP,

(NPEI_PKT17_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT17_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT17_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT17_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT17_CNTS_HELP,

(NPEI_PKT18_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT18_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT18_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT18_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT18_CNTS_HELP,

(NPEI_PKT19_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT19_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT19_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT19_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT19_CNTS_HELP,

(NPEI_PKT20_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT20_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT20_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT20_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT20_CNTS_HELP,

(NPEI_PKT21_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT21_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT21_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT21_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT21_CNTS_HELP,

(NPEI_PKT22_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT22_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT22_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT22_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT22_CNTS_HELP,

(NPEI_PKT23_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT23_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT23_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT23_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT23_CNTS_HELP,

(NPEI_PKT24_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT24_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT24_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT24_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT24_CNTS_HELP,

(NPEI_PKT25_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT25_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT25_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT25_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT25_CNTS_HELP,

(NPEI_PKT26_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT26_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT26_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT26_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT26_CNTS_HELP,

(NPEI_PKT27_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT27_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT27_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT27_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT27_CNTS_HELP,

(NPEI_PKT28_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT28_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT28_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT28_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT28_CNTS_HELP,

(NPEI_PKT29_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT29_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT29_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT29_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT29_CNTS_HELP,

(NPEI_PKT30_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT30_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT30_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT30_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT30_CNTS_HELP,

(NPEI_PKT31_CNTS),3,NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts,NPEI,NPEI_NPEI_PKT31_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT31_CNTS_HELP,
T,TIMER-Timer incremented every 1024 core clocks,11,22,Hex,6,NPEI_NPEI_PKT31_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,NPEI_NPEI_PKT31_CNTS_HELP,

(NPEI_PKT0_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT0_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT0_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT0_IN_BP_HELP,

(NPEI_PKT1_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT1_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT1_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT1_IN_BP_HELP,

(NPEI_PKT2_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT2_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT2_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT2_IN_BP_HELP,

(NPEI_PKT3_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT3_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT3_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT3_IN_BP_HELP,

(NPEI_PKT4_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT4_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT4_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT4_IN_BP_HELP,

(NPEI_PKT5_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT5_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT5_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT5_IN_BP_HELP,

(NPEI_PKT6_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT6_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT6_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT6_IN_BP_HELP,

(NPEI_PKT7_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT7_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT7_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT7_IN_BP_HELP,

(NPEI_PKT8_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT8_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT8_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT8_IN_BP_HELP,

(NPEI_PKT9_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT9_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT9_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT9_IN_BP_HELP,

(NPEI_PKT10_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT10_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT10_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT10_IN_BP_HELP,

(NPEI_PKT11_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT11_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT11_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT11_IN_BP_HELP,

(NPEI_PKT12_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT12_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT12_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT12_IN_BP_HELP,

(NPEI_PKT13_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT13_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT13_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT13_IN_BP_HELP,

(NPEI_PKT14_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT14_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT14_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT14_IN_BP_HELP,

(NPEI_PKT15_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT15_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT15_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT15_IN_BP_HELP,

(NPEI_PKT16_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT16_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT16_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT16_IN_BP_HELP,

(NPEI_PKT17_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT17_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT17_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT17_IN_BP_HELP,

(NPEI_PKT18_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT18_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT18_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT18_IN_BP_HELP,

(NPEI_PKT19_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT19_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT19_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT19_IN_BP_HELP,

(NPEI_PKT20_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT20_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT20_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT20_IN_BP_HELP,

(NPEI_PKT21_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT21_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT21_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT21_IN_BP_HELP,

(NPEI_PKT22_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT22_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT22_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT22_IN_BP_HELP,

(NPEI_PKT23_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT23_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT23_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT23_IN_BP_HELP,

(NPEI_PKT24_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT24_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT24_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT24_IN_BP_HELP,

(NPEI_PKT25_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT25_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT25_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT25_IN_BP_HELP,

(NPEI_PKT26_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT26_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT26_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT26_IN_BP_HELP,

(NPEI_PKT27_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT27_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT27_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT27_IN_BP_HELP,

(NPEI_PKT28_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT28_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT28_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT28_IN_BP_HELP,

(NPEI_PKT29_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT29_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT29_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT29_IN_BP_HELP,

(NPEI_PKT30_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT30_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT30_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT30_IN_BP_HELP,

(NPEI_PKT31_IN_BP),2,NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure,NPEI,NPEI_NPEI_PKT31_IN_BP_HELP
T,WMARK-When CNT is greater than this threshold no more,1,32,Hex,8,NPEI_NPEI_PKT31_IN_BP_HELP,
T,CNT-ring counter. This field is incremented by one,33,32,Hex,8,NPEI_NPEI_PKT31_IN_BP_HELP,

(NPEI_PKT0_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT0_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT0_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT0_INSTR_BADDR_HELP,

(NPEI_PKT1_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT1_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT1_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT1_INSTR_BADDR_HELP,

(NPEI_PKT2_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT2_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT2_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT2_INSTR_BADDR_HELP,

(NPEI_PKT3_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT3_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT3_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT3_INSTR_BADDR_HELP,

(NPEI_PKT4_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT4_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT4_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT4_INSTR_BADDR_HELP,

(NPEI_PKT5_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT5_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT5_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT5_INSTR_BADDR_HELP,

(NPEI_PKT6_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT6_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT6_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT6_INSTR_BADDR_HELP,

(NPEI_PKT7_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT7_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT7_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT7_INSTR_BADDR_HELP,

(NPEI_PKT8_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT8_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT8_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT8_INSTR_BADDR_HELP,

(NPEI_PKT9_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT9_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT9_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT9_INSTR_BADDR_HELP,

(NPEI_PKT10_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT10_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT10_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT10_INSTR_BADDR_HELP,

(NPEI_PKT11_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT11_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT11_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT11_INSTR_BADDR_HELP,

(NPEI_PKT12_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT12_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT12_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT12_INSTR_BADDR_HELP,

(NPEI_PKT13_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT13_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT13_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT13_INSTR_BADDR_HELP,

(NPEI_PKT14_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT14_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT14_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT14_INSTR_BADDR_HELP,

(NPEI_PKT15_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT15_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT15_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT15_INSTR_BADDR_HELP,

(NPEI_PKT16_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT16_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT16_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT16_INSTR_BADDR_HELP,

(NPEI_PKT17_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT17_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT17_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT17_INSTR_BADDR_HELP,

(NPEI_PKT18_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT18_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT18_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT18_INSTR_BADDR_HELP,

(NPEI_PKT19_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT19_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT19_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT19_INSTR_BADDR_HELP,

(NPEI_PKT20_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT20_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT20_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT20_INSTR_BADDR_HELP,

(NPEI_PKT21_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT21_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT21_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT21_INSTR_BADDR_HELP,

(NPEI_PKT22_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT22_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT22_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT22_INSTR_BADDR_HELP,

(NPEI_PKT23_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT23_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT23_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT23_INSTR_BADDR_HELP,

(NPEI_PKT24_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT24_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT24_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT24_INSTR_BADDR_HELP,

(NPEI_PKT25_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT25_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT25_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT25_INSTR_BADDR_HELP,

(NPEI_PKT26_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT26_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT26_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT26_INSTR_BADDR_HELP,

(NPEI_PKT27_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT27_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT27_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT27_INSTR_BADDR_HELP,

(NPEI_PKT28_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT28_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT28_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT28_INSTR_BADDR_HELP,

(NPEI_PKT29_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT29_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT29_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT29_INSTR_BADDR_HELP,

(NPEI_PKT30_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT30_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT30_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT30_INSTR_BADDR_HELP,

(NPEI_PKT31_INSTR_BADDR),2,NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address,NPEI,NPEI_NPEI_PKT31_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,NPEI_NPEI_PKT31_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPEI_NPEI_PKT31_INSTR_BADDR_HELP,

(NPEI_PKT0_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT0_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT0_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT0_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT1_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT1_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT1_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT1_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT2_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT2_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT2_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT2_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT3_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT3_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT3_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT3_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT4_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT4_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT4_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT4_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT5_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT5_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT5_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT5_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT6_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT6_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT6_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT6_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT7_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT7_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT7_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT7_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT8_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT8_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT8_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT8_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT9_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT9_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT9_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT9_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT10_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT10_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT10_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT10_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT11_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT11_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT11_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT11_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT12_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT12_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT12_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT12_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT13_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT13_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT13_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT13_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT14_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT14_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT14_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT14_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT15_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT15_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT15_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT15_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT16_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT16_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT16_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT16_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT17_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT17_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT17_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT17_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT18_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT18_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT18_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT18_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT19_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT19_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT19_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT19_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT20_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT20_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT20_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT20_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT21_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT21_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT21_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT21_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT22_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT22_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT22_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT22_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT23_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT23_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT23_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT23_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT24_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT24_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT24_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT24_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT25_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT25_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT25_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT25_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT26_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT26_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT26_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT26_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT27_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT27_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT27_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT27_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT28_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT28_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT28_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT28_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT29_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT29_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT29_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT29_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT30_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT30_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT30_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT30_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT31_INSTR_BAOFF_DBELL),2,NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT31_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,NPEI_NPEI_PKT31_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT31_INSTR_BAOFF_DBELL_HELP,

(NPEI_PKT0_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT0_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT0_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT0_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT0_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT0_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT0_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT1_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT1_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT1_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT1_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT1_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT1_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT1_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT2_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT2_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT2_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT2_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT2_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT2_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT2_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT3_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT3_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT3_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT3_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT3_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT3_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT3_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT4_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT4_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT4_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT4_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT4_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT4_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT4_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT5_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT5_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT5_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT5_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT5_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT5_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT5_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT6_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT6_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT6_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT6_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT6_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT6_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT6_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT7_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT7_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT7_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT7_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT7_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT7_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT7_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT8_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT8_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT8_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT8_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT8_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT8_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT8_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT9_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT9_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT9_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT9_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT9_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT9_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT9_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT10_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT10_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT10_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT10_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT10_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT10_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT10_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT11_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT11_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT11_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT11_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT11_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT11_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT11_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT12_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT12_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT12_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT12_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT12_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT12_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT12_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT13_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT13_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT13_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT13_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT13_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT13_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT13_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT14_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT14_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT14_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT14_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT14_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT14_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT14_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT15_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT15_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT15_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT15_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT15_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT15_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT15_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT16_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT16_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT16_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT16_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT16_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT16_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT16_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT17_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT17_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT17_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT17_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT17_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT17_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT17_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT18_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT18_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT18_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT18_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT18_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT18_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT18_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT19_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT19_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT19_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT19_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT19_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT19_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT19_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT20_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT20_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT20_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT20_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT20_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT20_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT20_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT21_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT21_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT21_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT21_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT21_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT21_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT21_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT22_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT22_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT22_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT22_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT22_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT22_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT22_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT23_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT23_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT23_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT23_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT23_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT23_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT23_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT24_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT24_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT24_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT24_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT24_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT24_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT24_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT25_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT25_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT25_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT25_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT25_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT25_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT25_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT26_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT26_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT26_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT26_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT26_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT26_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT26_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT27_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT27_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT27_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT27_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT27_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT27_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT27_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT28_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT28_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT28_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT28_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT28_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT28_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT28_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT29_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT29_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT29_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT29_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT29_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT29_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT29_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT30_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT30_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT30_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT30_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT30_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT30_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT30_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT31_INSTR_FIFO_RSIZE),5,NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT31_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,NPEI_NPEI_PKT31_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,NPEI_NPEI_PKT31_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,NPEI_NPEI_PKT31_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,NPEI_NPEI_PKT31_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,NPEI_NPEI_PKT31_INSTR_FIFO_RSIZE_HELP,

(NPEI_PKT0_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT0_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT0_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT0_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT0_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT0_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT0_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT0_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT0_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT0_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT0_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT0_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT0_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT0_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT0_INSTR_HEADER_HELP,

(NPEI_PKT1_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT1_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT1_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT1_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT1_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT1_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT1_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT1_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT1_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT1_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT1_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT1_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT1_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT1_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT1_INSTR_HEADER_HELP,

(NPEI_PKT2_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT2_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT2_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT2_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT2_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT2_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT2_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT2_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT2_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT2_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT2_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT2_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT2_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT2_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT2_INSTR_HEADER_HELP,

(NPEI_PKT3_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT3_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT3_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT3_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT3_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT3_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT3_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT3_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT3_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT3_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT3_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT3_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT3_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT3_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT3_INSTR_HEADER_HELP,

(NPEI_PKT4_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT4_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT4_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT4_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT4_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT4_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT4_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT4_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT4_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT4_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT4_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT4_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT4_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT4_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT4_INSTR_HEADER_HELP,

(NPEI_PKT5_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT5_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT5_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT5_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT5_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT5_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT5_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT5_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT5_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT5_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT5_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT5_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT5_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT5_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT5_INSTR_HEADER_HELP,

(NPEI_PKT6_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT6_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT6_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT6_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT6_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT6_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT6_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT6_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT6_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT6_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT6_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT6_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT6_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT6_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT6_INSTR_HEADER_HELP,

(NPEI_PKT7_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT7_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT7_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT7_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT7_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT7_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT7_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT7_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT7_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT7_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT7_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT7_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT7_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT7_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT7_INSTR_HEADER_HELP,

(NPEI_PKT8_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT8_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT8_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT8_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT8_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT8_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT8_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT8_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT8_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT8_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT8_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT8_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT8_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT8_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT8_INSTR_HEADER_HELP,

(NPEI_PKT9_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT9_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT9_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT9_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT9_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT9_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT9_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT9_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT9_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT9_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT9_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT9_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT9_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT9_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT9_INSTR_HEADER_HELP,

(NPEI_PKT10_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT10_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT10_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT10_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT10_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT10_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT10_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT10_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT10_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT10_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT10_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT10_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT10_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT10_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT10_INSTR_HEADER_HELP,

(NPEI_PKT11_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT11_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT11_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT11_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT11_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT11_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT11_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT11_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT11_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT11_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT11_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT11_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT11_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT11_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT11_INSTR_HEADER_HELP,

(NPEI_PKT12_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT12_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT12_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT12_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT12_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT12_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT12_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT12_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT12_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT12_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT12_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT12_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT12_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT12_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT12_INSTR_HEADER_HELP,

(NPEI_PKT13_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT13_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT13_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT13_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT13_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT13_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT13_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT13_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT13_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT13_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT13_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT13_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT13_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT13_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT13_INSTR_HEADER_HELP,

(NPEI_PKT14_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT14_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT14_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT14_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT14_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT14_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT14_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT14_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT14_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT14_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT14_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT14_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT14_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT14_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT14_INSTR_HEADER_HELP,

(NPEI_PKT15_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT15_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT15_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT15_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT15_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT15_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT15_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT15_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT15_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT15_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT15_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT15_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT15_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT15_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT15_INSTR_HEADER_HELP,

(NPEI_PKT16_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT16_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT16_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT16_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT16_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT16_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT16_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT16_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT16_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT16_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT16_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT16_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT16_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT16_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT16_INSTR_HEADER_HELP,

(NPEI_PKT17_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT17_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT17_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT17_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT17_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT17_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT17_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT17_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT17_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT17_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT17_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT17_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT17_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT17_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT17_INSTR_HEADER_HELP,

(NPEI_PKT18_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT18_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT18_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT18_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT18_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT18_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT18_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT18_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT18_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT18_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT18_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT18_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT18_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT18_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT18_INSTR_HEADER_HELP,

(NPEI_PKT19_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT19_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT19_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT19_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT19_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT19_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT19_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT19_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT19_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT19_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT19_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT19_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT19_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT19_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT19_INSTR_HEADER_HELP,

(NPEI_PKT20_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT20_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT20_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT20_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT20_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT20_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT20_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT20_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT20_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT20_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT20_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT20_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT20_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT20_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT20_INSTR_HEADER_HELP,

(NPEI_PKT21_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT21_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT21_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT21_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT21_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT21_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT21_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT21_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT21_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT21_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT21_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT21_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT21_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT21_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT21_INSTR_HEADER_HELP,

(NPEI_PKT22_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT22_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT22_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT22_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT22_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT22_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT22_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT22_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT22_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT22_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT22_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT22_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT22_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT22_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT22_INSTR_HEADER_HELP,

(NPEI_PKT23_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT23_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT23_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT23_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT23_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT23_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT23_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT23_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT23_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT23_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT23_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT23_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT23_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT23_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT23_INSTR_HEADER_HELP,

(NPEI_PKT24_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT24_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT24_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT24_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT24_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT24_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT24_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT24_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT24_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT24_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT24_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT24_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT24_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT24_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT24_INSTR_HEADER_HELP,

(NPEI_PKT25_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT25_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT25_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT25_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT25_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT25_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT25_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT25_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT25_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT25_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT25_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT25_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT25_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT25_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT25_INSTR_HEADER_HELP,

(NPEI_PKT26_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT26_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT26_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT26_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT26_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT26_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT26_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT26_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT26_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT26_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT26_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT26_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT26_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT26_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT26_INSTR_HEADER_HELP,

(NPEI_PKT27_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT27_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT27_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT27_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT27_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT27_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT27_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT27_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT27_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT27_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT27_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT27_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT27_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT27_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT27_INSTR_HEADER_HELP,

(NPEI_PKT28_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT28_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT28_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT28_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT28_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT28_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT28_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT28_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT28_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT28_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT28_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT28_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT28_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT28_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT28_INSTR_HEADER_HELP,

(NPEI_PKT29_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT29_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT29_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT29_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT29_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT29_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT29_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT29_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT29_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT29_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT29_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT29_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT29_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT29_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT29_INSTR_HEADER_HELP,

(NPEI_PKT30_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT30_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT30_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT30_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT30_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT30_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT30_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT30_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT30_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT30_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT30_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT30_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT30_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT30_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT30_INSTR_HEADER_HELP,

(NPEI_PKT31_INSTR_HEADER),13,NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.,NPEI,NPEI_NPEI_PKT31_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,NPEI_NPEI_PKT31_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPEI_NPEI_PKT31_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,NPEI_NPEI_PKT31_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPEI_NPEI_PKT31_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,NPEI_NPEI_PKT31_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPEI_NPEI_PKT31_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,6,Hex,2,NPEI_NPEI_PKT31_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPEI_NPEI_PKT31_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,NPEI_NPEI_PKT31_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPEI_NPEI_PKT31_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,NPEI_NPEI_PKT31_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPEI_NPEI_PKT31_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,6,Hex,2,NPEI_NPEI_PKT31_INSTR_HEADER_HELP,

(NPEI_PKT0_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT0_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT0_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT0_SLIST_BADDR_HELP,

(NPEI_PKT1_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT1_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT1_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT1_SLIST_BADDR_HELP,

(NPEI_PKT2_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT2_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT2_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT2_SLIST_BADDR_HELP,

(NPEI_PKT3_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT3_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT3_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT3_SLIST_BADDR_HELP,

(NPEI_PKT4_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT4_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT4_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT4_SLIST_BADDR_HELP,

(NPEI_PKT5_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT5_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT5_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT5_SLIST_BADDR_HELP,

(NPEI_PKT6_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT6_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT6_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT6_SLIST_BADDR_HELP,

(NPEI_PKT7_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT7_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT7_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT7_SLIST_BADDR_HELP,

(NPEI_PKT8_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT8_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT8_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT8_SLIST_BADDR_HELP,

(NPEI_PKT9_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT9_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT9_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT9_SLIST_BADDR_HELP,

(NPEI_PKT10_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT10_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT10_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT10_SLIST_BADDR_HELP,

(NPEI_PKT11_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT11_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT11_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT11_SLIST_BADDR_HELP,

(NPEI_PKT12_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT12_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT12_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT12_SLIST_BADDR_HELP,

(NPEI_PKT13_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT13_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT13_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT13_SLIST_BADDR_HELP,

(NPEI_PKT14_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT14_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT14_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT14_SLIST_BADDR_HELP,

(NPEI_PKT15_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT15_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT15_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT15_SLIST_BADDR_HELP,

(NPEI_PKT16_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT16_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT16_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT16_SLIST_BADDR_HELP,

(NPEI_PKT17_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT17_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT17_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT17_SLIST_BADDR_HELP,

(NPEI_PKT18_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT18_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT18_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT18_SLIST_BADDR_HELP,

(NPEI_PKT19_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT19_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT19_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT19_SLIST_BADDR_HELP,

(NPEI_PKT20_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT20_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT20_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT20_SLIST_BADDR_HELP,

(NPEI_PKT21_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT21_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT21_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT21_SLIST_BADDR_HELP,

(NPEI_PKT22_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT22_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT22_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT22_SLIST_BADDR_HELP,

(NPEI_PKT23_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT23_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT23_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT23_SLIST_BADDR_HELP,

(NPEI_PKT24_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT24_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT24_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT24_SLIST_BADDR_HELP,

(NPEI_PKT25_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT25_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT25_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT25_SLIST_BADDR_HELP,

(NPEI_PKT26_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT26_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT26_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT26_SLIST_BADDR_HELP,

(NPEI_PKT27_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT27_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT27_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT27_SLIST_BADDR_HELP,

(NPEI_PKT28_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT28_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT28_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT28_SLIST_BADDR_HELP,

(NPEI_PKT29_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT29_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT29_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT29_SLIST_BADDR_HELP,

(NPEI_PKT30_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT30_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT30_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT30_SLIST_BADDR_HELP,

(NPEI_PKT31_SLIST_BADDR),2,NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address,NPEI,NPEI_NPEI_PKT31_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,NPEI_NPEI_PKT31_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,NPEI_NPEI_PKT31_SLIST_BADDR_HELP,

(NPEI_PKT0_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT0_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT0_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT0_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT1_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT1_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT1_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT1_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT2_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT2_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT2_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT2_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT3_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT3_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT3_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT3_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT4_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT4_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT4_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT4_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT5_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT5_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT5_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT5_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT6_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT6_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT6_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT6_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT7_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT7_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT7_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT7_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT8_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT8_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT8_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT8_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT9_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT9_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT9_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT9_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT10_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT10_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT10_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT10_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT11_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT11_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT11_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT11_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT12_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT12_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT12_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT12_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT13_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT13_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT13_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT13_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT14_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT14_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT14_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT14_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT15_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT15_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT15_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT15_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT16_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT16_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT16_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT16_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT17_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT17_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT17_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT17_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT18_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT18_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT18_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT18_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT19_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT19_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT19_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT19_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT20_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT20_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT20_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT20_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT21_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT21_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT21_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT21_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT22_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT22_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT22_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT22_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT23_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT23_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT23_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT23_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT24_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT24_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT24_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT24_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT25_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT25_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT25_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT25_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT26_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT26_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT26_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT26_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT27_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT27_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT27_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT27_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT28_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT28_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT28_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT28_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT29_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT29_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT29_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT29_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT30_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT30_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT30_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT30_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT31_SLIST_BAOFF_DBELL),2,NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell,NPEI,NPEI_NPEI_PKT31_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the NPEI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,NPEI_NPEI_PKT31_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,NPEI_NPEI_PKT31_SLIST_BAOFF_DBELL_HELP,

(NPEI_PKT0_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT0_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT0_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT0_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT1_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT1_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT1_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT1_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT2_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT2_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT2_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT2_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT3_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT3_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT3_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT3_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT4_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT4_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT4_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT4_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT5_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT5_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT5_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT5_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT6_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT6_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT6_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT6_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT7_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT7_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT7_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT7_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT8_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT8_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT8_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT8_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT9_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT9_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT9_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT9_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT10_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT10_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT10_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT10_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT11_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT11_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT11_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT11_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT12_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT12_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT12_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT12_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT13_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT13_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT13_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT13_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT14_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT14_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT14_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT14_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT15_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT15_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT15_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT15_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT16_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT16_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT16_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT16_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT17_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT17_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT17_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT17_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT18_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT18_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT18_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT18_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT19_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT19_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT19_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT19_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT20_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT20_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT20_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT20_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT21_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT21_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT21_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT21_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT22_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT22_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT22_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT22_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT23_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT23_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT23_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT23_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT24_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT24_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT24_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT24_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT25_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT25_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT25_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT25_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT26_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT26_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT26_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT26_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT27_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT27_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT27_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT27_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT28_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT28_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT28_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT28_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT29_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT29_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT29_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT29_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT30_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT30_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT30_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT30_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT31_SLIST_FIFO_RSIZE),2,NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.,NPEI,NPEI_NPEI_PKT31_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT31_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,NPEI_NPEI_PKT31_SLIST_FIFO_RSIZE_HELP,

(NPEI_PKT_CNT_INT),2,NPI Packet Counter Interrupt,NPEI,NPEI_NPEI_PKT_CNT_INT_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_CNT_INT_HELP,
T,PORT-Bit vector cooresponding to ring number is set when,33,32,Hex,8,NPEI_NPEI_PKT_CNT_INT_HELP,

(NPEI_PKT_CNT_INT_ENB),2,NPI Packet Counter Interrupt Enable,NPEI,NPEI_NPEI_PKT_CNT_INT_ENB_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_CNT_INT_ENB_HELP,
T,PORT-Bit vector cooresponding to ring number when set,33,32,Hex,8,NPEI_NPEI_PKT_CNT_INT_ENB_HELP,

(NPEI_PKT_DATA_OUT_ES),1,NPEI's Packet Data Out Endian Swap,NPEI,NPEI_NPEI_PKT_DATA_OUT_ES_HELP
T,ES-The endian swap mode for Packet rings 0 through 31.,1,64,Hex,16,NPEI_NPEI_PKT_DATA_OUT_ES_HELP,

(NPEI_PKT_DATA_OUT_NS),2,NPEI's Packet Data Out No Snoop,NPEI,NPEI_NPEI_PKT_DATA_OUT_NS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_DATA_OUT_NS_HELP,
T,NSR-When asserted '1' the vector bit cooresponding,33,32,Hex,8,NPEI_NPEI_PKT_DATA_OUT_NS_HELP,

(NPEI_PKT_DATA_OUT_ROR),2,NPEI's Packet Data Out Relaxed Ordering,NPEI,NPEI_NPEI_PKT_DATA_OUT_ROR_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_DATA_OUT_ROR_HELP,
T,ROR-When asserted '1' the vector bit cooresponding,33,32,Hex,8,NPEI_NPEI_PKT_DATA_OUT_ROR_HELP,

(NPEI_PKT_DPADDR),2,NPEI's Packet Data Pointer Addr,NPEI,NPEI_NPEI_PKT_DPADDR_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_DPADDR_HELP,
T,DPTR-When asserted '1' the vector bit cooresponding,33,32,Hex,8,NPEI_NPEI_PKT_DPADDR_HELP,

(NPEI_PKT_IN_BP),2,NPEI Packet Input Backpressure,NPEI,NPEI_NPEI_PKT_IN_BP_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_BP_HELP,
T,BP-A packet input  ring that has its count greater,33,32,Hex,8,NPEI_NPEI_PKT_IN_BP_HELP,

(NPEI_PKT_IN_DONE0_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE0_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE0_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE0_CNTS_HELP,

(NPEI_PKT_IN_DONE1_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE1_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE1_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE1_CNTS_HELP,

(NPEI_PKT_IN_DONE2_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE2_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE2_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE2_CNTS_HELP,

(NPEI_PKT_IN_DONE3_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE3_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE3_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE3_CNTS_HELP,

(NPEI_PKT_IN_DONE4_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE4_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE4_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE4_CNTS_HELP,

(NPEI_PKT_IN_DONE5_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE5_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE5_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE5_CNTS_HELP,

(NPEI_PKT_IN_DONE6_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE6_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE6_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE6_CNTS_HELP,

(NPEI_PKT_IN_DONE7_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE7_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE7_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE7_CNTS_HELP,

(NPEI_PKT_IN_DONE8_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE8_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE8_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE8_CNTS_HELP,

(NPEI_PKT_IN_DONE9_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE9_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE9_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE9_CNTS_HELP,

(NPEI_PKT_IN_DONE10_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE10_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE10_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE10_CNTS_HELP,

(NPEI_PKT_IN_DONE11_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE11_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE11_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE11_CNTS_HELP,

(NPEI_PKT_IN_DONE12_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE12_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE12_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE12_CNTS_HELP,

(NPEI_PKT_IN_DONE13_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE13_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE13_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE13_CNTS_HELP,

(NPEI_PKT_IN_DONE14_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE14_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE14_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE14_CNTS_HELP,

(NPEI_PKT_IN_DONE15_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE15_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE15_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE15_CNTS_HELP,

(NPEI_PKT_IN_DONE16_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE16_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE16_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE16_CNTS_HELP,

(NPEI_PKT_IN_DONE17_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE17_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE17_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE17_CNTS_HELP,

(NPEI_PKT_IN_DONE18_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE18_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE18_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE18_CNTS_HELP,

(NPEI_PKT_IN_DONE19_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE19_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE19_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE19_CNTS_HELP,

(NPEI_PKT_IN_DONE20_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE20_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE20_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE20_CNTS_HELP,

(NPEI_PKT_IN_DONE21_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE21_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE21_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE21_CNTS_HELP,

(NPEI_PKT_IN_DONE22_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE22_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE22_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE22_CNTS_HELP,

(NPEI_PKT_IN_DONE23_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE23_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE23_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE23_CNTS_HELP,

(NPEI_PKT_IN_DONE24_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE24_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE24_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE24_CNTS_HELP,

(NPEI_PKT_IN_DONE25_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE25_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE25_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE25_CNTS_HELP,

(NPEI_PKT_IN_DONE26_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE26_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE26_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE26_CNTS_HELP,

(NPEI_PKT_IN_DONE27_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE27_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE27_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE27_CNTS_HELP,

(NPEI_PKT_IN_DONE28_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE28_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE28_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE28_CNTS_HELP,

(NPEI_PKT_IN_DONE29_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE29_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE29_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE29_CNTS_HELP,

(NPEI_PKT_IN_DONE30_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE30_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE30_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE30_CNTS_HELP,

(NPEI_PKT_IN_DONE31_CNTS),2,NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts,NPEI,NPEI_NPEI_PKT_IN_DONE31_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IN_DONE31_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,NPEI_NPEI_PKT_IN_DONE31_CNTS_HELP,

(NPEI_PKT_IN_INSTR_COUNTS),2,NPEI Packet Input Instrutction Counts,NPEI,NPEI_NPEI_PKT_IN_INSTR_COUNTS_HELP
T,WR_CNT-Shows the number of packets sent to the IPD.,1,32,Hex,8,NPEI_NPEI_PKT_IN_INSTR_COUNTS_HELP,
T,RD_CNT-Shows the value of instructions that have had reads,33,32,Hex,8,NPEI_NPEI_PKT_IN_INSTR_COUNTS_HELP,

(NPEI_PKT_IN_PCIE_PORT),1,NPEI's Packet In To PCIe Port Assignment,NPEI,NPEI_NPEI_PKT_IN_PCIE_PORT_HELP
T,PP-The PCIe port that the Packet ring number is,1,64,Hex,16,NPEI_NPEI_PKT_IN_PCIE_PORT_HELP,

(NPEI_PKT_INPUT_CONTROL),10,NPEI's Packet Input Control,NPEI,NPEI_NPEI_PKT_INPUT_CONTROL_HELP
T,Reserved-Reserved,1,41,Hex,11,NPEI_NPEI_PKT_INPUT_CONTROL_HELP,
O,PKT_RR-When set '1' the input packet selection will be,Enable,Disable,42,1,NPEI_NPEI_PKT_INPUT_CONTROL_HELP,
T,PBP_DHI-Field when in [PBP] is set to be used in,43,13,Hex,4,NPEI_NPEI_PKT_INPUT_CONTROL_HELP,
O,D_NSR-Enables '1' NoSnoop for reading of,Enable,Disable,56,1,NPEI_NPEI_PKT_INPUT_CONTROL_HELP,
T,D_ESR-The Endian=Swap=Mode for reading of,57,2,Hex,1,NPEI_NPEI_PKT_INPUT_CONTROL_HELP,
O,D_ROR-Enables '1' Relaxed Ordering for reading of,Enable,Disable,59,1,NPEI_NPEI_PKT_INPUT_CONTROL_HELP,
O,USE_CSR-When set '1' the csr value will be used for,Enable,Disable,60,1,NPEI_NPEI_PKT_INPUT_CONTROL_HELP,
O,NSR-Enables '1' NoSnoop for reading of,Enable,Disable,61,1,NPEI_NPEI_PKT_INPUT_CONTROL_HELP,
T,ESR-The Endian=Swap=Mode for reading of,62,2,Hex,1,NPEI_NPEI_PKT_INPUT_CONTROL_HELP,
O,ROR-Enables '1' Relaxed Ordering for reading of,Enable,Disable,64,1,NPEI_NPEI_PKT_INPUT_CONTROL_HELP,

(NPEI_PKT_INSTR_ENB),2,NPEI's Packet Instruction Enable,NPEI,NPEI_NPEI_PKT_INSTR_ENB_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_INSTR_ENB_HELP,
T,ENB-When asserted '1' the vector bit cooresponding,33,32,Hex,8,NPEI_NPEI_PKT_INSTR_ENB_HELP,

(NPEI_PKT_INSTR_RD_SIZE),1,NPEI Instruction Read Size,NPEI,NPEI_NPEI_PKT_INSTR_RD_SIZE_HELP
T,RDSIZE-Number of instructions to be read in one PCIe read,1,64,Hex,16,NPEI_NPEI_PKT_INSTR_RD_SIZE_HELP,

(NPEI_PKT_INSTR_SIZE),2,NPEI's Packet Instruction Size,NPEI,NPEI_NPEI_PKT_INSTR_SIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_INSTR_SIZE_HELP,
T,IS_64B-When asserted '1' the vector bit cooresponding,33,32,Hex,8,NPEI_NPEI_PKT_INSTR_SIZE_HELP,

(NPEI_PKT_INT_LEVELS),3,0x90F0 reserved NPEI_PKT_PCIE_PORT2,NPEI,NPEI_NPEI_PKT_INT_LEVELS_HELP
T,Reserved-Reserved,1,10,Hex,3,NPEI_NPEI_PKT_INT_LEVELS_HELP,
T,TIME-When NPEI_PKT#_CNTS[TIMER] is greater than this,11,22,Hex,6,NPEI_NPEI_PKT_INT_LEVELS_HELP,
T,CNT-When NPEI_PKT#_CNTS[CNT] becomes,33,32,Hex,8,NPEI_NPEI_PKT_INT_LEVELS_HELP,

(NPEI_PKT_IPTR),2,NPEI's Packet Info Poitner,NPEI,NPEI_NPEI_PKT_IPTR_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_IPTR_HELP,
T,IPTR-When asserted '1' the vector bit cooresponding,33,32,Hex,8,NPEI_NPEI_PKT_IPTR_HELP,

(NPEI_PKT_OUT_BMODE),2,NPEI's Packet Out Byte Mode,NPEI,NPEI_NPEI_PKT_OUT_BMODE_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_OUT_BMODE_HELP,
T,BMODE-When asserted '1' the vector bit cooresponding,33,32,Hex,8,NPEI_NPEI_PKT_OUT_BMODE_HELP,

(NPEI_PKT_OUT_ENB),2,NPEI's Packet Output Enable,NPEI,NPEI_NPEI_PKT_OUT_ENB_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_OUT_ENB_HELP,
T,ENB-When asserted '1' the vector bit cooresponding,33,32,Hex,8,NPEI_NPEI_PKT_OUT_ENB_HELP,

(NPEI_PKT_OUTPUT_WMARK),2,NPEI's Packet Output Water Mark,NPEI,NPEI_NPEI_PKT_OUTPUT_WMARK_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_OUTPUT_WMARK_HELP,
T,WMARK-Value when DBELL count drops below backpressure,33,32,Hex,8,NPEI_NPEI_PKT_OUTPUT_WMARK_HELP,

(NPEI_PKT_PCIE_PORT),1,NPEI's Packet To PCIe Port Assignment,NPEI,NPEI_NPEI_PKT_PCIE_PORT_HELP
T,PP-The PCIe port that the Packet ring number is,1,64,Hex,16,NPEI_NPEI_PKT_PCIE_PORT_HELP,

(NPEI_PKT_PORT_IN_RST),2,NPEI Packet Port In Reset,NPEI,NPEI_NPEI_PKT_PORT_IN_RST_HELP
T,IN_RST-When asserted '1' the vector bit cooresponding,1,32,Hex,8,NPEI_NPEI_PKT_PORT_IN_RST_HELP,
T,OUT_RST-When asserted '1' the vector bit cooresponding,33,32,Hex,8,NPEI_NPEI_PKT_PORT_IN_RST_HELP,

(NPEI_PKT_SLIST_ES),1,NPEI's Packet Scatter List Endian Swap,NPEI,NPEI_NPEI_PKT_SLIST_ES_HELP
T,ES-The endian swap mode for Packet rings 0 through 31.,1,64,Hex,16,NPEI_NPEI_PKT_SLIST_ES_HELP,

(NPEI_PKT_SLIST_ID_SIZE),3,NPEI Packet Scatter List Info and Data Size,NPEI,NPEI_NPEI_PKT_SLIST_ID_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,NPEI_NPEI_PKT_SLIST_ID_SIZE_HELP,
T,ISIZE-Information size. Legal sizes are 0 to 120.,42,7,Hex,2,NPEI_NPEI_PKT_SLIST_ID_SIZE_HELP,
T,BSIZE-Data size.,49,16,Hex,4,NPEI_NPEI_PKT_SLIST_ID_SIZE_HELP,

(NPEI_PKT_SLIST_NS),2,NPEI's Packet Scatter List No Snoop,NPEI,NPEI_NPEI_PKT_SLIST_NS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_SLIST_NS_HELP,
T,NSR-When asserted '1' the vector bit cooresponding,33,32,Hex,8,NPEI_NPEI_PKT_SLIST_NS_HELP,

(NPEI_PKT_SLIST_ROR),2,NPEI's Packet Scatter List Relaxed Ordering,NPEI,NPEI_NPEI_PKT_SLIST_ROR_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_SLIST_ROR_HELP,
T,ROR-When asserted '1' the vector bit cooresponding,33,32,Hex,8,NPEI_NPEI_PKT_SLIST_ROR_HELP,

(NPEI_PKT_TIME_INT),2,NPEI Packet Timer Interrupt,NPEI,NPEI_NPEI_PKT_TIME_INT_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_TIME_INT_HELP,
T,PORT-Bit vector cooresponding to ring number is set when,33,32,Hex,8,NPEI_NPEI_PKT_TIME_INT_HELP,

(NPEI_PKT_TIME_INT_ENB),2,NPEI Packet Timer Interrupt Enable,NPEI,NPEI_NPEI_PKT_TIME_INT_ENB_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_PKT_TIME_INT_ENB_HELP,
T,PORT-Bit vector cooresponding to ring number when set,33,32,Hex,8,NPEI_NPEI_PKT_TIME_INT_ENB_HELP,

(NPEI_RSL_INT_BLOCKS),29,NPEI RSL Interrupt Blocks Register,NPEI,NPEI_NPEI_RSL_INT_BLOCKS_HELP
T,Reserved-Reserved,1,33,Hex,9,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,IOB-IOB_INT_SUM,Enable,Disable,34,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,LMC1-LMC1_MEM_CFG0,Enable,Disable,35,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,AGL-AGL_GMX_RX0_INT_REG & AGL_GMX_TX_INT_REG,Enable,Disable,36,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
T,Reserved-Reserved,37,4,Hex,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,ASXPCS1-PCS1_INT*_REG,Enable,Disable,41,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,ASXPCS0-PCS0_INT*_REG,Enable,Disable,42,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,Reserved-Reserved,Enable,Disable,43,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,PIP-PIP_INT_REG.,Enable,Disable,44,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,SPX1-Always reads as zero,Enable,Disable,45,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,SPX0-Always reads as zero,Enable,Disable,46,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,LMC0-LMC0_MEM_CFG0,Enable,Disable,47,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,L2C-L2C_INT_STAT,Enable,Disable,48,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,USB1-Always reads as zero,Enable,Disable,49,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,RAD-RAD_REG_ERROR,Enable,Disable,50,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,USB-USBN0_INT_SUM,Enable,Disable,51,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,POW-POW_ECC_ERR,Enable,Disable,52,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,TIM-TIM_REG_ERROR,Enable,Disable,53,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,PKO-PKO_REG_ERROR,Enable,Disable,54,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,IPD-IPD_INT_SUM,Enable,Disable,55,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,Reserved-Reserved,Enable,Disable,56,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,ZIP-ZIP_ERROR,Enable,Disable,57,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,DFA-Always reads as zero,Enable,Disable,58,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,FPA-FPA_INT_SUM,Enable,Disable,59,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,KEY-KEY_INT_SUM,Enable,Disable,60,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,NPEI-NPEI_INT_SUM,Enable,Disable,61,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,GMX1-GMX1_RX*_INT_REG & GMX1_TX_INT_REG,Enable,Disable,62,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,GMX0-GMX0_RX*_INT_REG & GMX0_TX_INT_REG,Enable,Disable,63,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,
O,MIO-MIO_BOOT_ERR,Enable,Disable,64,1,NPEI_NPEI_RSL_INT_BLOCKS_HELP,

(NPEI_SCRATCH_1),1,NPEI's Scratch 1,NPEI,NPEI_NPEI_SCRATCH_1_HELP
T,DATA-The value in this register is totaly SW dependent.,1,64,Hex,16,NPEI_NPEI_SCRATCH_1_HELP,

(NPEI_STATE1),4,NPEI State 1,NPEI,NPEI_NPEI_STATE1_HELP
T,CPL1-CPL1 State,1,12,Hex,3,NPEI_NPEI_STATE1_HELP,
T,CPL0-CPL0 State,13,12,Hex,3,NPEI_NPEI_STATE1_HELP,
O,ARB-ARB State,Enable,Disable,25,1,NPEI_NPEI_STATE1_HELP,
T,CSR-CSR State,26,39,Hex,10,NPEI_NPEI_STATE1_HELP,

(NPEI_STATE2),7,NPEI State 2,NPEI,NPEI_NPEI_STATE2_HELP
T,Reserved-Reserved,1,16,Hex,4,NPEI_NPEI_STATE2_HELP,
O,NPEI-NPEI State,Enable,Disable,17,1,NPEI_NPEI_STATE2_HELP,
O,RAC-RAC State,Enable,Disable,18,1,NPEI_NPEI_STATE2_HELP,
T,CSM1-CSM1 State,19,15,Hex,4,NPEI_NPEI_STATE2_HELP,
T,CSM0-CSM0 State,34,15,Hex,4,NPEI_NPEI_STATE2_HELP,
T,NNP0-NNP0 State,49,8,Hex,2,NPEI_NPEI_STATE2_HELP,
T,NND-NND State,57,8,Hex,2,NPEI_NPEI_STATE2_HELP,

(NPEI_STATE3),5,NPEI State 3,NPEI,NPEI_NPEI_STATE3_HELP
T,Reserved-Reserved,1,8,Hex,2,NPEI_NPEI_STATE3_HELP,
T,PSM1-PSM1 State,9,15,Hex,4,NPEI_NPEI_STATE3_HELP,
T,PSM0-PSM0 State,24,15,Hex,4,NPEI_NPEI_STATE3_HELP,
T,NSM1-NSM1 State,39,13,Hex,4,NPEI_NPEI_STATE3_HELP,
T,NSM0-NSM0 State,52,13,Hex,4,NPEI_NPEI_STATE3_HELP,

(NPEI_WINDOW_CTL),2,NPEI's Window Control,NPEI,NPEI_NPEI_WINDOW_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,NPEI_NPEI_WINDOW_CTL_HELP,
T,TIME-Time to wait in core clocks to wait for a,33,32,Hex,8,NPEI_NPEI_WINDOW_CTL_HELP,

(PCS0_AN000_ADV_REG),9,Bits [15:9] in the Status Register indicate ability to operate as per those signalling specification,PCS,PCS_PCS0_AN000_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN000_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS0_AN000_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS0_AN000_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS0_AN000_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN000_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS0_AN000_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN000_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN000_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN000_ADV_REG_HELP,

(PCS0_AN001_ADV_REG),9,Bits [15:9] in the Status Register indicate ability to operate as per those signalling specification,PCS,PCS_PCS0_AN001_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN001_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS0_AN001_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS0_AN001_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS0_AN001_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN001_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS0_AN001_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN001_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN001_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN001_ADV_REG_HELP,

(PCS0_AN002_ADV_REG),9,Bits [15:9] in the Status Register indicate ability to operate as per those signalling specification,PCS,PCS_PCS0_AN002_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN002_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS0_AN002_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS0_AN002_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS0_AN002_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN002_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS0_AN002_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN002_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN002_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN002_ADV_REG_HELP,

(PCS0_AN003_ADV_REG),9,Bits [15:9] in the Status Register indicate ability to operate as per those signalling specification,PCS,PCS_PCS0_AN003_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN003_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS0_AN003_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS0_AN003_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS0_AN003_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN003_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS0_AN003_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN003_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN003_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN003_ADV_REG_HELP,

(PCS1_AN000_ADV_REG),9,Bits [15:9] in the Status Register indicate ability to operate as per those signalling specification,PCS,PCS_PCS1_AN000_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN000_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS1_AN000_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS1_AN000_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS1_AN000_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN000_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS1_AN000_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN000_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN000_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN000_ADV_REG_HELP,

(PCS1_AN001_ADV_REG),9,Bits [15:9] in the Status Register indicate ability to operate as per those signalling specification,PCS,PCS_PCS1_AN001_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN001_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS1_AN001_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS1_AN001_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS1_AN001_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN001_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS1_AN001_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN001_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN001_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN001_ADV_REG_HELP,

(PCS1_AN002_ADV_REG),9,Bits [15:9] in the Status Register indicate ability to operate as per those signalling specification,PCS,PCS_PCS1_AN002_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN002_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS1_AN002_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS1_AN002_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS1_AN002_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN002_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS1_AN002_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN002_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN002_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN002_ADV_REG_HELP,

(PCS1_AN003_ADV_REG),9,Bits [15:9] in the Status Register indicate ability to operate as per those signalling specification,PCS,PCS_PCS1_AN003_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN003_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS1_AN003_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS1_AN003_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS1_AN003_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN003_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS1_AN003_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN003_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN003_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN003_ADV_REG_HELP,

(PCS0_AN000_EXT_ST_REG),6,NOTE:,PCS,PCS_PCS0_AN000_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN000_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS0_AN000_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS0_AN000_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS0_AN000_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS0_AN000_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS0_AN000_EXT_ST_REG_HELP,

(PCS0_AN001_EXT_ST_REG),6,NOTE:,PCS,PCS_PCS0_AN001_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN001_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS0_AN001_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS0_AN001_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS0_AN001_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS0_AN001_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS0_AN001_EXT_ST_REG_HELP,

(PCS0_AN002_EXT_ST_REG),6,NOTE:,PCS,PCS_PCS0_AN002_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN002_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS0_AN002_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS0_AN002_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS0_AN002_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS0_AN002_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS0_AN002_EXT_ST_REG_HELP,

(PCS0_AN003_EXT_ST_REG),6,NOTE:,PCS,PCS_PCS0_AN003_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN003_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS0_AN003_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS0_AN003_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS0_AN003_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS0_AN003_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS0_AN003_EXT_ST_REG_HELP,

(PCS1_AN000_EXT_ST_REG),6,NOTE:,PCS,PCS_PCS1_AN000_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN000_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS1_AN000_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS1_AN000_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS1_AN000_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS1_AN000_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS1_AN000_EXT_ST_REG_HELP,

(PCS1_AN001_EXT_ST_REG),6,NOTE:,PCS,PCS_PCS1_AN001_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN001_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS1_AN001_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS1_AN001_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS1_AN001_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS1_AN001_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS1_AN001_EXT_ST_REG_HELP,

(PCS1_AN002_EXT_ST_REG),6,NOTE:,PCS,PCS_PCS1_AN002_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN002_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS1_AN002_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS1_AN002_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS1_AN002_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS1_AN002_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS1_AN002_EXT_ST_REG_HELP,

(PCS1_AN003_EXT_ST_REG),6,NOTE:,PCS,PCS_PCS1_AN003_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN003_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS1_AN003_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS1_AN003_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS1_AN003_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS1_AN003_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS1_AN003_EXT_ST_REG_HELP,

(PCS0_AN000_LP_ABIL_REG),9,AN link Partner Ability Register5,PCS,PCS_PCS0_AN000_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN000_LP_ABIL_REG_HELP,

(PCS0_AN001_LP_ABIL_REG),9,AN link Partner Ability Register5,PCS,PCS_PCS0_AN001_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN001_LP_ABIL_REG_HELP,

(PCS0_AN002_LP_ABIL_REG),9,AN link Partner Ability Register5,PCS,PCS_PCS0_AN002_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN002_LP_ABIL_REG_HELP,

(PCS0_AN003_LP_ABIL_REG),9,AN link Partner Ability Register5,PCS,PCS_PCS0_AN003_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN003_LP_ABIL_REG_HELP,

(PCS1_AN000_LP_ABIL_REG),9,AN link Partner Ability Register5,PCS,PCS_PCS1_AN000_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN000_LP_ABIL_REG_HELP,

(PCS1_AN001_LP_ABIL_REG),9,AN link Partner Ability Register5,PCS,PCS_PCS1_AN001_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN001_LP_ABIL_REG_HELP,

(PCS1_AN002_LP_ABIL_REG),9,AN link Partner Ability Register5,PCS,PCS_PCS1_AN002_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN002_LP_ABIL_REG_HELP,

(PCS1_AN003_LP_ABIL_REG),9,AN link Partner Ability Register5,PCS,PCS_PCS1_AN003_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN003_LP_ABIL_REG_HELP,

(PCS0_AN000_RESULTS_REG),6,AN Results Register,PCS,PCS_PCS0_AN000_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_AN000_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS0_AN000_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS0_AN000_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS0_AN000_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS0_AN000_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS0_AN000_RESULTS_REG_HELP,

(PCS0_AN001_RESULTS_REG),6,AN Results Register,PCS,PCS_PCS0_AN001_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_AN001_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS0_AN001_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS0_AN001_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS0_AN001_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS0_AN001_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS0_AN001_RESULTS_REG_HELP,

(PCS0_AN002_RESULTS_REG),6,AN Results Register,PCS,PCS_PCS0_AN002_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_AN002_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS0_AN002_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS0_AN002_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS0_AN002_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS0_AN002_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS0_AN002_RESULTS_REG_HELP,

(PCS0_AN003_RESULTS_REG),6,AN Results Register,PCS,PCS_PCS0_AN003_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_AN003_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS0_AN003_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS0_AN003_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS0_AN003_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS0_AN003_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS0_AN003_RESULTS_REG_HELP,

(PCS1_AN000_RESULTS_REG),6,AN Results Register,PCS,PCS_PCS1_AN000_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_AN000_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS1_AN000_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS1_AN000_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS1_AN000_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS1_AN000_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS1_AN000_RESULTS_REG_HELP,

(PCS1_AN001_RESULTS_REG),6,AN Results Register,PCS,PCS_PCS1_AN001_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_AN001_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS1_AN001_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS1_AN001_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS1_AN001_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS1_AN001_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS1_AN001_RESULTS_REG_HELP,

(PCS1_AN002_RESULTS_REG),6,AN Results Register,PCS,PCS_PCS1_AN002_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_AN002_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS1_AN002_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS1_AN002_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS1_AN002_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS1_AN002_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS1_AN002_RESULTS_REG_HELP,

(PCS1_AN003_RESULTS_REG),6,AN Results Register,PCS,PCS_PCS1_AN003_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_AN003_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS1_AN003_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS1_AN003_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS1_AN003_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS1_AN003_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS1_AN003_RESULTS_REG_HELP,

(PCS0_INT000_EN_REG),13,NOTE: RXERR and TXERR conditions to be discussed with Dan before finalising,PCS,PCS_PCS0_INT000_EN_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS0_INT000_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS0_INT000_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS0_INT000_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS0_INT000_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS0_INT000_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS0_INT000_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS0_INT000_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS0_INT000_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS0_INT000_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS0_INT000_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS0_INT000_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS0_INT000_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS0_INT000_EN_REG_HELP,

(PCS0_INT001_EN_REG),13,NOTE: RXERR and TXERR conditions to be discussed with Dan before finalising,PCS,PCS_PCS0_INT001_EN_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS0_INT001_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS0_INT001_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS0_INT001_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS0_INT001_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS0_INT001_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS0_INT001_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS0_INT001_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS0_INT001_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS0_INT001_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS0_INT001_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS0_INT001_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS0_INT001_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS0_INT001_EN_REG_HELP,

(PCS0_INT002_EN_REG),13,NOTE: RXERR and TXERR conditions to be discussed with Dan before finalising,PCS,PCS_PCS0_INT002_EN_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS0_INT002_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS0_INT002_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS0_INT002_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS0_INT002_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS0_INT002_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS0_INT002_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS0_INT002_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS0_INT002_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS0_INT002_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS0_INT002_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS0_INT002_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS0_INT002_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS0_INT002_EN_REG_HELP,

(PCS0_INT003_EN_REG),13,NOTE: RXERR and TXERR conditions to be discussed with Dan before finalising,PCS,PCS_PCS0_INT003_EN_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS0_INT003_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS0_INT003_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS0_INT003_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS0_INT003_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS0_INT003_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS0_INT003_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS0_INT003_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS0_INT003_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS0_INT003_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS0_INT003_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS0_INT003_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS0_INT003_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS0_INT003_EN_REG_HELP,

(PCS1_INT000_EN_REG),13,NOTE: RXERR and TXERR conditions to be discussed with Dan before finalising,PCS,PCS_PCS1_INT000_EN_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS1_INT000_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS1_INT000_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS1_INT000_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS1_INT000_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS1_INT000_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS1_INT000_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS1_INT000_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS1_INT000_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS1_INT000_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS1_INT000_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS1_INT000_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS1_INT000_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS1_INT000_EN_REG_HELP,

(PCS1_INT001_EN_REG),13,NOTE: RXERR and TXERR conditions to be discussed with Dan before finalising,PCS,PCS_PCS1_INT001_EN_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS1_INT001_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS1_INT001_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS1_INT001_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS1_INT001_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS1_INT001_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS1_INT001_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS1_INT001_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS1_INT001_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS1_INT001_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS1_INT001_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS1_INT001_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS1_INT001_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS1_INT001_EN_REG_HELP,

(PCS1_INT002_EN_REG),13,NOTE: RXERR and TXERR conditions to be discussed with Dan before finalising,PCS,PCS_PCS1_INT002_EN_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS1_INT002_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS1_INT002_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS1_INT002_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS1_INT002_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS1_INT002_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS1_INT002_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS1_INT002_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS1_INT002_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS1_INT002_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS1_INT002_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS1_INT002_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS1_INT002_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS1_INT002_EN_REG_HELP,

(PCS1_INT003_EN_REG),13,NOTE: RXERR and TXERR conditions to be discussed with Dan before finalising,PCS,PCS_PCS1_INT003_EN_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS1_INT003_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS1_INT003_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS1_INT003_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS1_INT003_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS1_INT003_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS1_INT003_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS1_INT003_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS1_INT003_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS1_INT003_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS1_INT003_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS1_INT003_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS1_INT003_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS1_INT003_EN_REG_HELP,

(PCS0_INT000_REG),13,SGMII bit [12] is really a misnomer it is a decode  of pi_qlm_cfg pins to indicate SGMII or 1000Base-X modes.,PCS,PCS_PCS0_INT000_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS0_INT000_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS0_INT000_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS0_INT000_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS0_INT000_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS0_INT000_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS0_INT000_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS0_INT000_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS0_INT000_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS0_INT000_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS0_INT000_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS0_INT000_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS0_INT000_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS0_INT000_REG_HELP,

(PCS0_INT001_REG),13,SGMII bit [12] is really a misnomer it is a decode  of pi_qlm_cfg pins to indicate SGMII or 1000Base-X modes.,PCS,PCS_PCS0_INT001_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS0_INT001_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS0_INT001_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS0_INT001_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS0_INT001_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS0_INT001_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS0_INT001_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS0_INT001_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS0_INT001_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS0_INT001_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS0_INT001_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS0_INT001_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS0_INT001_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS0_INT001_REG_HELP,

(PCS0_INT002_REG),13,SGMII bit [12] is really a misnomer it is a decode  of pi_qlm_cfg pins to indicate SGMII or 1000Base-X modes.,PCS,PCS_PCS0_INT002_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS0_INT002_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS0_INT002_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS0_INT002_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS0_INT002_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS0_INT002_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS0_INT002_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS0_INT002_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS0_INT002_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS0_INT002_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS0_INT002_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS0_INT002_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS0_INT002_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS0_INT002_REG_HELP,

(PCS0_INT003_REG),13,SGMII bit [12] is really a misnomer it is a decode  of pi_qlm_cfg pins to indicate SGMII or 1000Base-X modes.,PCS,PCS_PCS0_INT003_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS0_INT003_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS0_INT003_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS0_INT003_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS0_INT003_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS0_INT003_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS0_INT003_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS0_INT003_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS0_INT003_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS0_INT003_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS0_INT003_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS0_INT003_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS0_INT003_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS0_INT003_REG_HELP,

(PCS1_INT000_REG),13,SGMII bit [12] is really a misnomer it is a decode  of pi_qlm_cfg pins to indicate SGMII or 1000Base-X modes.,PCS,PCS_PCS1_INT000_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS1_INT000_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS1_INT000_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS1_INT000_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS1_INT000_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS1_INT000_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS1_INT000_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS1_INT000_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS1_INT000_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS1_INT000_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS1_INT000_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS1_INT000_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS1_INT000_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS1_INT000_REG_HELP,

(PCS1_INT001_REG),13,SGMII bit [12] is really a misnomer it is a decode  of pi_qlm_cfg pins to indicate SGMII or 1000Base-X modes.,PCS,PCS_PCS1_INT001_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS1_INT001_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS1_INT001_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS1_INT001_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS1_INT001_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS1_INT001_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS1_INT001_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS1_INT001_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS1_INT001_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS1_INT001_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS1_INT001_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS1_INT001_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS1_INT001_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS1_INT001_REG_HELP,

(PCS1_INT002_REG),13,SGMII bit [12] is really a misnomer it is a decode  of pi_qlm_cfg pins to indicate SGMII or 1000Base-X modes.,PCS,PCS_PCS1_INT002_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS1_INT002_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS1_INT002_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS1_INT002_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS1_INT002_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS1_INT002_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS1_INT002_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS1_INT002_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS1_INT002_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS1_INT002_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS1_INT002_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS1_INT002_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS1_INT002_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS1_INT002_REG_HELP,

(PCS1_INT003_REG),13,SGMII bit [12] is really a misnomer it is a decode  of pi_qlm_cfg pins to indicate SGMII or 1000Base-X modes.,PCS,PCS_PCS1_INT003_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS1_INT003_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS1_INT003_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS1_INT003_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS1_INT003_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS1_INT003_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS1_INT003_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS1_INT003_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS1_INT003_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS1_INT003_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS1_INT003_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS1_INT003_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS1_INT003_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS1_INT003_REG_HELP,

(PCS0_LINK000_TIMER_COUNT_REG),2,1.6ms nominal link timer register,PCS,PCS_PCS0_LINK000_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_LINK000_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS0_LINK000_TIMER_COUNT_REG_HELP,

(PCS0_LINK001_TIMER_COUNT_REG),2,1.6ms nominal link timer register,PCS,PCS_PCS0_LINK001_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_LINK001_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS0_LINK001_TIMER_COUNT_REG_HELP,

(PCS0_LINK002_TIMER_COUNT_REG),2,1.6ms nominal link timer register,PCS,PCS_PCS0_LINK002_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_LINK002_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS0_LINK002_TIMER_COUNT_REG_HELP,

(PCS0_LINK003_TIMER_COUNT_REG),2,1.6ms nominal link timer register,PCS,PCS_PCS0_LINK003_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_LINK003_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS0_LINK003_TIMER_COUNT_REG_HELP,

(PCS1_LINK000_TIMER_COUNT_REG),2,1.6ms nominal link timer register,PCS,PCS_PCS1_LINK000_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_LINK000_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS1_LINK000_TIMER_COUNT_REG_HELP,

(PCS1_LINK001_TIMER_COUNT_REG),2,1.6ms nominal link timer register,PCS,PCS_PCS1_LINK001_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_LINK001_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS1_LINK001_TIMER_COUNT_REG_HELP,

(PCS1_LINK002_TIMER_COUNT_REG),2,1.6ms nominal link timer register,PCS,PCS_PCS1_LINK002_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_LINK002_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS1_LINK002_TIMER_COUNT_REG_HELP,

(PCS1_LINK003_TIMER_COUNT_REG),2,1.6ms nominal link timer register,PCS,PCS_PCS1_LINK003_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_LINK003_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS1_LINK003_TIMER_COUNT_REG_HELP,

(PCS0_LOG_ANL000_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS0_LOG_ANL000_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_LOG_ANL000_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS0_LOG_ANL000_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS0_LOG_ANL000_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS0_LOG_ANL000_REG_HELP,

(PCS0_LOG_ANL001_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS0_LOG_ANL001_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_LOG_ANL001_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS0_LOG_ANL001_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS0_LOG_ANL001_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS0_LOG_ANL001_REG_HELP,

(PCS0_LOG_ANL002_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS0_LOG_ANL002_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_LOG_ANL002_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS0_LOG_ANL002_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS0_LOG_ANL002_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS0_LOG_ANL002_REG_HELP,

(PCS0_LOG_ANL003_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS0_LOG_ANL003_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_LOG_ANL003_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS0_LOG_ANL003_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS0_LOG_ANL003_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS0_LOG_ANL003_REG_HELP,

(PCS1_LOG_ANL000_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS1_LOG_ANL000_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_LOG_ANL000_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS1_LOG_ANL000_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS1_LOG_ANL000_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS1_LOG_ANL000_REG_HELP,

(PCS1_LOG_ANL001_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS1_LOG_ANL001_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_LOG_ANL001_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS1_LOG_ANL001_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS1_LOG_ANL001_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS1_LOG_ANL001_REG_HELP,

(PCS1_LOG_ANL002_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS1_LOG_ANL002_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_LOG_ANL002_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS1_LOG_ANL002_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS1_LOG_ANL002_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS1_LOG_ANL002_REG_HELP,

(PCS1_LOG_ANL003_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS1_LOG_ANL003_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_LOG_ANL003_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS1_LOG_ANL003_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS1_LOG_ANL003_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS1_LOG_ANL003_REG_HELP,

(PCS0_MISC000_CTL_REG),8,SGMII Misc Control Register,PCS,PCS_PCS0_MISC000_CTL_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_MISC000_CTL_REG_HELP,
O,SGMII-1=SGMII or 1000Base=X mode selected,Enable,Disable,52,1,PCS_PCS0_MISC000_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS0_MISC000_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS0_MISC000_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS0_MISC000_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS0_MISC000_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS0_MISC000_CTL_REG_HELP,
T,SAMP_PT-Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS0_MISC000_CTL_REG_HELP,

(PCS0_MISC001_CTL_REG),8,SGMII Misc Control Register,PCS,PCS_PCS0_MISC001_CTL_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_MISC001_CTL_REG_HELP,
O,SGMII-1=SGMII or 1000Base=X mode selected,Enable,Disable,52,1,PCS_PCS0_MISC001_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS0_MISC001_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS0_MISC001_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS0_MISC001_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS0_MISC001_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS0_MISC001_CTL_REG_HELP,
T,SAMP_PT-Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS0_MISC001_CTL_REG_HELP,

(PCS0_MISC002_CTL_REG),8,SGMII Misc Control Register,PCS,PCS_PCS0_MISC002_CTL_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_MISC002_CTL_REG_HELP,
O,SGMII-1=SGMII or 1000Base=X mode selected,Enable,Disable,52,1,PCS_PCS0_MISC002_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS0_MISC002_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS0_MISC002_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS0_MISC002_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS0_MISC002_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS0_MISC002_CTL_REG_HELP,
T,SAMP_PT-Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS0_MISC002_CTL_REG_HELP,

(PCS0_MISC003_CTL_REG),8,SGMII Misc Control Register,PCS,PCS_PCS0_MISC003_CTL_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_MISC003_CTL_REG_HELP,
O,SGMII-1=SGMII or 1000Base=X mode selected,Enable,Disable,52,1,PCS_PCS0_MISC003_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS0_MISC003_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS0_MISC003_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS0_MISC003_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS0_MISC003_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS0_MISC003_CTL_REG_HELP,
T,SAMP_PT-Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS0_MISC003_CTL_REG_HELP,

(PCS1_MISC000_CTL_REG),8,SGMII Misc Control Register,PCS,PCS_PCS1_MISC000_CTL_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_MISC000_CTL_REG_HELP,
O,SGMII-1=SGMII or 1000Base=X mode selected,Enable,Disable,52,1,PCS_PCS1_MISC000_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS1_MISC000_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS1_MISC000_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS1_MISC000_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS1_MISC000_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS1_MISC000_CTL_REG_HELP,
T,SAMP_PT-Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS1_MISC000_CTL_REG_HELP,

(PCS1_MISC001_CTL_REG),8,SGMII Misc Control Register,PCS,PCS_PCS1_MISC001_CTL_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_MISC001_CTL_REG_HELP,
O,SGMII-1=SGMII or 1000Base=X mode selected,Enable,Disable,52,1,PCS_PCS1_MISC001_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS1_MISC001_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS1_MISC001_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS1_MISC001_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS1_MISC001_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS1_MISC001_CTL_REG_HELP,
T,SAMP_PT-Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS1_MISC001_CTL_REG_HELP,

(PCS1_MISC002_CTL_REG),8,SGMII Misc Control Register,PCS,PCS_PCS1_MISC002_CTL_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_MISC002_CTL_REG_HELP,
O,SGMII-1=SGMII or 1000Base=X mode selected,Enable,Disable,52,1,PCS_PCS1_MISC002_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS1_MISC002_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS1_MISC002_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS1_MISC002_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS1_MISC002_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS1_MISC002_CTL_REG_HELP,
T,SAMP_PT-Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS1_MISC002_CTL_REG_HELP,

(PCS1_MISC003_CTL_REG),8,SGMII Misc Control Register,PCS,PCS_PCS1_MISC003_CTL_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_MISC003_CTL_REG_HELP,
O,SGMII-1=SGMII or 1000Base=X mode selected,Enable,Disable,52,1,PCS_PCS1_MISC003_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS1_MISC003_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS1_MISC003_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS1_MISC003_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS1_MISC003_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS1_MISC003_CTL_REG_HELP,
T,SAMP_PT-Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS1_MISC003_CTL_REG_HELP,

(PCS0_MR000_CONTROL_REG),13,Control Register0,PCS,PCS_PCS0_MR000_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_MR000_CONTROL_REG_HELP,

(PCS0_MR001_CONTROL_REG),13,Control Register0,PCS,PCS_PCS0_MR001_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_MR001_CONTROL_REG_HELP,

(PCS0_MR002_CONTROL_REG),13,Control Register0,PCS,PCS_PCS0_MR002_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_MR002_CONTROL_REG_HELP,

(PCS0_MR003_CONTROL_REG),13,Control Register0,PCS,PCS_PCS0_MR003_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_MR003_CONTROL_REG_HELP,

(PCS1_MR000_CONTROL_REG),13,Control Register0,PCS,PCS_PCS1_MR000_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_MR000_CONTROL_REG_HELP,

(PCS1_MR001_CONTROL_REG),13,Control Register0,PCS,PCS_PCS1_MR001_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_MR001_CONTROL_REG_HELP,

(PCS1_MR002_CONTROL_REG),13,Control Register0,PCS,PCS_PCS1_MR002_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_MR002_CONTROL_REG_HELP,

(PCS1_MR003_CONTROL_REG),13,Control Register0,PCS,PCS_PCS1_MR003_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_MR003_CONTROL_REG_HELP,

(PCS0_MR000_STATUS_REG),17,NOTE:,PCS,PCS_PCS0_MR000_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR000_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS0_MR000_STATUS_REG_HELP,

(PCS0_MR001_STATUS_REG),17,NOTE:,PCS,PCS_PCS0_MR001_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR001_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS0_MR001_STATUS_REG_HELP,

(PCS0_MR002_STATUS_REG),17,NOTE:,PCS,PCS_PCS0_MR002_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR002_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS0_MR002_STATUS_REG_HELP,

(PCS0_MR003_STATUS_REG),17,NOTE:,PCS,PCS_PCS0_MR003_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR003_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS0_MR003_STATUS_REG_HELP,

(PCS1_MR000_STATUS_REG),17,NOTE:,PCS,PCS_PCS1_MR000_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR000_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS1_MR000_STATUS_REG_HELP,

(PCS1_MR001_STATUS_REG),17,NOTE:,PCS,PCS_PCS1_MR001_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR001_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS1_MR001_STATUS_REG_HELP,

(PCS1_MR002_STATUS_REG),17,NOTE:,PCS,PCS_PCS1_MR002_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR002_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS1_MR002_STATUS_REG_HELP,

(PCS1_MR003_STATUS_REG),17,NOTE:,PCS,PCS_PCS1_MR003_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR003_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS1_MR003_STATUS_REG_HELP,

(PCS0_RX000_STATES_REG),7,RX State Machines states register,PCS,PCS_PCS0_RX000_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_RX000_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS0_RX000_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS0_RX000_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS0_RX000_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS0_RX000_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS0_RX000_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS0_RX000_STATES_REG_HELP,

(PCS0_RX001_STATES_REG),7,RX State Machines states register,PCS,PCS_PCS0_RX001_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_RX001_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS0_RX001_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS0_RX001_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS0_RX001_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS0_RX001_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS0_RX001_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS0_RX001_STATES_REG_HELP,

(PCS0_RX002_STATES_REG),7,RX State Machines states register,PCS,PCS_PCS0_RX002_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_RX002_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS0_RX002_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS0_RX002_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS0_RX002_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS0_RX002_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS0_RX002_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS0_RX002_STATES_REG_HELP,

(PCS0_RX003_STATES_REG),7,RX State Machines states register,PCS,PCS_PCS0_RX003_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_RX003_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS0_RX003_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS0_RX003_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS0_RX003_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS0_RX003_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS0_RX003_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS0_RX003_STATES_REG_HELP,

(PCS1_RX000_STATES_REG),7,RX State Machines states register,PCS,PCS_PCS1_RX000_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_RX000_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS1_RX000_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS1_RX000_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS1_RX000_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS1_RX000_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS1_RX000_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS1_RX000_STATES_REG_HELP,

(PCS1_RX001_STATES_REG),7,RX State Machines states register,PCS,PCS_PCS1_RX001_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_RX001_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS1_RX001_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS1_RX001_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS1_RX001_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS1_RX001_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS1_RX001_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS1_RX001_STATES_REG_HELP,

(PCS1_RX002_STATES_REG),7,RX State Machines states register,PCS,PCS_PCS1_RX002_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_RX002_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS1_RX002_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS1_RX002_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS1_RX002_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS1_RX002_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS1_RX002_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS1_RX002_STATES_REG_HELP,

(PCS1_RX003_STATES_REG),7,RX State Machines states register,PCS,PCS_PCS1_RX003_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_RX003_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS1_RX003_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS1_RX003_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS1_RX003_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS1_RX003_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS1_RX003_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS1_RX003_STATES_REG_HELP,

(PCS0_RX000_SYNC_REG),3,Note:,PCS,PCS_PCS0_RX000_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS0_RX000_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS0_RX000_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS0_RX000_SYNC_REG_HELP,

(PCS0_RX001_SYNC_REG),3,Note:,PCS,PCS_PCS0_RX001_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS0_RX001_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS0_RX001_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS0_RX001_SYNC_REG_HELP,

(PCS0_RX002_SYNC_REG),3,Note:,PCS,PCS_PCS0_RX002_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS0_RX002_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS0_RX002_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS0_RX002_SYNC_REG_HELP,

(PCS0_RX003_SYNC_REG),3,Note:,PCS,PCS_PCS0_RX003_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS0_RX003_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS0_RX003_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS0_RX003_SYNC_REG_HELP,

(PCS1_RX000_SYNC_REG),3,Note:,PCS,PCS_PCS1_RX000_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS1_RX000_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS1_RX000_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS1_RX000_SYNC_REG_HELP,

(PCS1_RX001_SYNC_REG),3,Note:,PCS,PCS_PCS1_RX001_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS1_RX001_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS1_RX001_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS1_RX001_SYNC_REG_HELP,

(PCS1_RX002_SYNC_REG),3,Note:,PCS,PCS_PCS1_RX002_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS1_RX002_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS1_RX002_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS1_RX002_SYNC_REG_HELP,

(PCS1_RX003_SYNC_REG),3,Note:,PCS,PCS_PCS1_RX003_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS1_RX003_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS1_RX003_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS1_RX003_SYNC_REG_HELP,

(PCS0_SGM000_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS0_SGM000_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM000_AN_ADV_REG_HELP,

(PCS0_SGM001_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS0_SGM001_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM001_AN_ADV_REG_HELP,

(PCS0_SGM002_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS0_SGM002_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM002_AN_ADV_REG_HELP,

(PCS0_SGM003_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS0_SGM003_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM003_AN_ADV_REG_HELP,

(PCS1_SGM000_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS1_SGM000_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM000_AN_ADV_REG_HELP,

(PCS1_SGM001_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS1_SGM001_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM001_AN_ADV_REG_HELP,

(PCS1_SGM002_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS1_SGM002_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM002_AN_ADV_REG_HELP,

(PCS1_SGM003_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS1_SGM003_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM003_AN_ADV_REG_HELP,

(PCS0_SGM000_LP_ADV_REG),7,NOTE: The SGMII AN Advertisement Register above will be sent during Auto Negotiation if the MAC_PHY mode bit in misc_ctl_reg,PCS,PCS_PCS0_SGM000_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM000_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM000_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS0_SGM000_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM000_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM000_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM000_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM000_LP_ADV_REG_HELP,

(PCS0_SGM001_LP_ADV_REG),7,NOTE: The SGMII AN Advertisement Register above will be sent during Auto Negotiation if the MAC_PHY mode bit in misc_ctl_reg,PCS,PCS_PCS0_SGM001_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM001_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM001_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS0_SGM001_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM001_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM001_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM001_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM001_LP_ADV_REG_HELP,

(PCS0_SGM002_LP_ADV_REG),7,NOTE: The SGMII AN Advertisement Register above will be sent during Auto Negotiation if the MAC_PHY mode bit in misc_ctl_reg,PCS,PCS_PCS0_SGM002_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM002_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM002_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS0_SGM002_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM002_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM002_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM002_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM002_LP_ADV_REG_HELP,

(PCS0_SGM003_LP_ADV_REG),7,NOTE: The SGMII AN Advertisement Register above will be sent during Auto Negotiation if the MAC_PHY mode bit in misc_ctl_reg,PCS,PCS_PCS0_SGM003_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM003_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM003_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS0_SGM003_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM003_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM003_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM003_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM003_LP_ADV_REG_HELP,

(PCS1_SGM000_LP_ADV_REG),7,NOTE: The SGMII AN Advertisement Register above will be sent during Auto Negotiation if the MAC_PHY mode bit in misc_ctl_reg,PCS,PCS_PCS1_SGM000_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM000_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM000_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS1_SGM000_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM000_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM000_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM000_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM000_LP_ADV_REG_HELP,

(PCS1_SGM001_LP_ADV_REG),7,NOTE: The SGMII AN Advertisement Register above will be sent during Auto Negotiation if the MAC_PHY mode bit in misc_ctl_reg,PCS,PCS_PCS1_SGM001_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM001_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM001_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS1_SGM001_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM001_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM001_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM001_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM001_LP_ADV_REG_HELP,

(PCS1_SGM002_LP_ADV_REG),7,NOTE: The SGMII AN Advertisement Register above will be sent during Auto Negotiation if the MAC_PHY mode bit in misc_ctl_reg,PCS,PCS_PCS1_SGM002_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM002_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM002_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS1_SGM002_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM002_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM002_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM002_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM002_LP_ADV_REG_HELP,

(PCS1_SGM003_LP_ADV_REG),7,NOTE: The SGMII AN Advertisement Register above will be sent during Auto Negotiation if the MAC_PHY mode bit in misc_ctl_reg,PCS,PCS_PCS1_SGM003_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM003_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM003_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS1_SGM003_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM003_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM003_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM003_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM003_LP_ADV_REG_HELP,

(PCS0_TX000_STATES_REG),4,TX State Machines states register,PCS,PCS_PCS0_TX000_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_TX000_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS0_TX000_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS0_TX000_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS0_TX000_STATES_REG_HELP,

(PCS0_TX001_STATES_REG),4,TX State Machines states register,PCS,PCS_PCS0_TX001_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_TX001_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS0_TX001_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS0_TX001_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS0_TX001_STATES_REG_HELP,

(PCS0_TX002_STATES_REG),4,TX State Machines states register,PCS,PCS_PCS0_TX002_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_TX002_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS0_TX002_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS0_TX002_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS0_TX002_STATES_REG_HELP,

(PCS0_TX003_STATES_REG),4,TX State Machines states register,PCS,PCS_PCS0_TX003_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_TX003_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS0_TX003_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS0_TX003_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS0_TX003_STATES_REG_HELP,

(PCS1_TX000_STATES_REG),4,TX State Machines states register,PCS,PCS_PCS1_TX000_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_TX000_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS1_TX000_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS1_TX000_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS1_TX000_STATES_REG_HELP,

(PCS1_TX001_STATES_REG),4,TX State Machines states register,PCS,PCS_PCS1_TX001_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_TX001_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS1_TX001_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS1_TX001_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS1_TX001_STATES_REG_HELP,

(PCS1_TX002_STATES_REG),4,TX State Machines states register,PCS,PCS_PCS1_TX002_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_TX002_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS1_TX002_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS1_TX002_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS1_TX002_STATES_REG_HELP,

(PCS1_TX003_STATES_REG),4,TX State Machines states register,PCS,PCS_PCS1_TX003_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_TX003_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS1_TX003_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS1_TX003_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS1_TX003_STATES_REG_HELP,

(PCS0_TX_RX000_POLARITY_REG),5,PCS_POLARITY_REG = TX_RX polarity reg,PCS,PCS_PCS0_TX_RX000_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_TX_RX000_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS0_TX_RX000_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS0_TX_RX000_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS0_TX_RX000_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS0_TX_RX000_POLARITY_REG_HELP,

(PCS0_TX_RX001_POLARITY_REG),5,PCS_POLARITY_REG = TX_RX polarity reg,PCS,PCS_PCS0_TX_RX001_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_TX_RX001_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS0_TX_RX001_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS0_TX_RX001_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS0_TX_RX001_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS0_TX_RX001_POLARITY_REG_HELP,

(PCS0_TX_RX002_POLARITY_REG),5,PCS_POLARITY_REG = TX_RX polarity reg,PCS,PCS_PCS0_TX_RX002_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_TX_RX002_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS0_TX_RX002_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS0_TX_RX002_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS0_TX_RX002_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS0_TX_RX002_POLARITY_REG_HELP,

(PCS0_TX_RX003_POLARITY_REG),5,PCS_POLARITY_REG = TX_RX polarity reg,PCS,PCS_PCS0_TX_RX003_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_TX_RX003_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS0_TX_RX003_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS0_TX_RX003_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS0_TX_RX003_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS0_TX_RX003_POLARITY_REG_HELP,

(PCS1_TX_RX000_POLARITY_REG),5,PCS_POLARITY_REG = TX_RX polarity reg,PCS,PCS_PCS1_TX_RX000_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_TX_RX000_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS1_TX_RX000_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS1_TX_RX000_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS1_TX_RX000_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS1_TX_RX000_POLARITY_REG_HELP,

(PCS1_TX_RX001_POLARITY_REG),5,PCS_POLARITY_REG = TX_RX polarity reg,PCS,PCS_PCS1_TX_RX001_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_TX_RX001_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS1_TX_RX001_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS1_TX_RX001_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS1_TX_RX001_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS1_TX_RX001_POLARITY_REG_HELP,

(PCS1_TX_RX002_POLARITY_REG),5,PCS_POLARITY_REG = TX_RX polarity reg,PCS,PCS_PCS1_TX_RX002_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_TX_RX002_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS1_TX_RX002_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS1_TX_RX002_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS1_TX_RX002_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS1_TX_RX002_POLARITY_REG_HELP,

(PCS1_TX_RX003_POLARITY_REG),5,PCS_POLARITY_REG = TX_RX polarity reg,PCS,PCS_PCS1_TX_RX003_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_TX_RX003_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS1_TX_RX003_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS1_TX_RX003_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS1_TX_RX003_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS1_TX_RX003_POLARITY_REG_HELP,

(PCSX0_10GBX_STATUS_REG),8,10gbx_status_reg,PCS,PCS_PCSX0_10GBX_STATUS_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCSX0_10GBX_STATUS_REG_HELP,
O,ALIGND-1=Lane alignment achieved 0=Lanes not aligned,Enable,Disable,52,1,PCS_PCSX0_10GBX_STATUS_REG_HELP,
O,PATTST-Always at 0 no pattern testing capability,Enable,Disable,53,1,PCS_PCSX0_10GBX_STATUS_REG_HELP,
T,Reserved-Reserved,54,7,Hex,2,PCS_PCSX0_10GBX_STATUS_REG_HELP,
O,L3SYNC-1=Rcv lane 3 code grp synchronized 0=not sync'ed,Enable,Disable,61,1,PCS_PCSX0_10GBX_STATUS_REG_HELP,
O,L2SYNC-1=Rcv lane 2 code grp synchronized 0=not sync'ed,Enable,Disable,62,1,PCS_PCSX0_10GBX_STATUS_REG_HELP,
O,L1SYNC-1=Rcv lane 1 code grp synchronized 0=not sync'ed,Enable,Disable,63,1,PCS_PCSX0_10GBX_STATUS_REG_HELP,
O,L0SYNC-1=Rcv lane 0 code grp synchronized 0=not sync'ed,Enable,Disable,64,1,PCS_PCSX0_10GBX_STATUS_REG_HELP,

(PCSX1_10GBX_STATUS_REG),8,10gbx_status_reg,PCS,PCS_PCSX1_10GBX_STATUS_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCSX1_10GBX_STATUS_REG_HELP,
O,ALIGND-1=Lane alignment achieved 0=Lanes not aligned,Enable,Disable,52,1,PCS_PCSX1_10GBX_STATUS_REG_HELP,
O,PATTST-Always at 0 no pattern testing capability,Enable,Disable,53,1,PCS_PCSX1_10GBX_STATUS_REG_HELP,
T,Reserved-Reserved,54,7,Hex,2,PCS_PCSX1_10GBX_STATUS_REG_HELP,
O,L3SYNC-1=Rcv lane 3 code grp synchronized 0=not sync'ed,Enable,Disable,61,1,PCS_PCSX1_10GBX_STATUS_REG_HELP,
O,L2SYNC-1=Rcv lane 2 code grp synchronized 0=not sync'ed,Enable,Disable,62,1,PCS_PCSX1_10GBX_STATUS_REG_HELP,
O,L1SYNC-1=Rcv lane 1 code grp synchronized 0=not sync'ed,Enable,Disable,63,1,PCS_PCSX1_10GBX_STATUS_REG_HELP,
O,L0SYNC-1=Rcv lane 0 code grp synchronized 0=not sync'ed,Enable,Disable,64,1,PCS_PCSX1_10GBX_STATUS_REG_HELP,

(PCSX0_BIST_STATUS_REG),2,NOTE: Logic Analyzer is enabled with LA_EN for xaui only. PKT_SZ is effective only when LA_EN=1,PCS,PCS_PCSX0_BIST_STATUS_REG_HELP
T,Reserved-Reserved,1,63,Hex,16,PCS_PCSX0_BIST_STATUS_REG_HELP,
O,BIST_STATUS-1=bist failure 0=bisted memory ok or bist in progress,Enable,Disable,64,1,PCS_PCSX0_BIST_STATUS_REG_HELP,

(PCSX1_BIST_STATUS_REG),2,NOTE: Logic Analyzer is enabled with LA_EN for xaui only. PKT_SZ is effective only when LA_EN=1,PCS,PCS_PCSX1_BIST_STATUS_REG_HELP
T,Reserved-Reserved,1,63,Hex,16,PCS_PCSX1_BIST_STATUS_REG_HELP,
O,BIST_STATUS-1=bist failure 0=bisted memory ok or bist in progress,Enable,Disable,64,1,PCS_PCSX1_BIST_STATUS_REG_HELP,

(PCSX0_BIT_LOCK_STATUS_REG),5,LN_SWAP for XAUI is to simplify interconnection layout between devices,PCS,PCS_PCSX0_BIT_LOCK_STATUS_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCSX0_BIT_LOCK_STATUS_REG_HELP,
O,BITLCK3-Receive Lane 3 bit lock status,Enable,Disable,61,1,PCS_PCSX0_BIT_LOCK_STATUS_REG_HELP,
O,BITLCK2-Receive Lane 2 bit lock status,Enable,Disable,62,1,PCS_PCSX0_BIT_LOCK_STATUS_REG_HELP,
O,BITLCK1-Receive Lane 1 bit lock status,Enable,Disable,63,1,PCS_PCSX0_BIT_LOCK_STATUS_REG_HELP,
O,BITLCK0-Receive Lane 0 bit lock status,Enable,Disable,64,1,PCS_PCSX0_BIT_LOCK_STATUS_REG_HELP,

(PCSX1_BIT_LOCK_STATUS_REG),5,LN_SWAP for XAUI is to simplify interconnection layout between devices,PCS,PCS_PCSX1_BIT_LOCK_STATUS_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCSX1_BIT_LOCK_STATUS_REG_HELP,
O,BITLCK3-Receive Lane 3 bit lock status,Enable,Disable,61,1,PCS_PCSX1_BIT_LOCK_STATUS_REG_HELP,
O,BITLCK2-Receive Lane 2 bit lock status,Enable,Disable,62,1,PCS_PCSX1_BIT_LOCK_STATUS_REG_HELP,
O,BITLCK1-Receive Lane 1 bit lock status,Enable,Disable,63,1,PCS_PCSX1_BIT_LOCK_STATUS_REG_HELP,
O,BITLCK0-Receive Lane 0 bit lock status,Enable,Disable,64,1,PCS_PCSX1_BIT_LOCK_STATUS_REG_HELP,

(PCSX0_CONTROL1_REG),10,NOTE: Logic Analyzer is enabled with LA_EN for the specified PCS lane only. PKT_SZ is effective only when LA_EN=1,PCS,PCS_PCSX0_CONTROL1_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCSX0_CONTROL1_REG_HELP,
O,RESET-1=SW PCSX Reset the bit will return to 0 after pcs,Enable,Disable,49,1,PCS_PCSX0_CONTROL1_REG_HELP,
O,LOOPBCK1-0=normal operation 1=internal loopback mode,Enable,Disable,50,1,PCS_PCSX0_CONTROL1_REG_HELP,
O,SPDSEL1-See bit 6 description,Enable,Disable,51,1,PCS_PCSX0_CONTROL1_REG_HELP,
O,Reserved-Reserved,Enable,Disable,52,1,PCS_PCSX0_CONTROL1_REG_HELP,
O,LO_PWR-The status of this bit has no effect on operation,Enable,Disable,53,1,PCS_PCSX0_CONTROL1_REG_HELP,
T,Reserved-Reserved,54,4,Hex,1,PCS_PCSX0_CONTROL1_REG_HELP,
O,SPDSEL0-SPDSEL1 and SPDSEL0 are always at 1'b1. Write has,Enable,Disable,58,1,PCS_PCSX0_CONTROL1_REG_HELP,
T,SPD-Always select 10Gb/s writes have no effect,59,4,Hex,1,PCS_PCSX0_CONTROL1_REG_HELP,
T,Reserved-Reserved,63,2,Hex,1,PCS_PCSX0_CONTROL1_REG_HELP,

(PCSX1_CONTROL1_REG),10,NOTE: Logic Analyzer is enabled with LA_EN for the specified PCS lane only. PKT_SZ is effective only when LA_EN=1,PCS,PCS_PCSX1_CONTROL1_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCSX1_CONTROL1_REG_HELP,
O,RESET-1=SW PCSX Reset the bit will return to 0 after pcs,Enable,Disable,49,1,PCS_PCSX1_CONTROL1_REG_HELP,
O,LOOPBCK1-0=normal operation 1=internal loopback mode,Enable,Disable,50,1,PCS_PCSX1_CONTROL1_REG_HELP,
O,SPDSEL1-See bit 6 description,Enable,Disable,51,1,PCS_PCSX1_CONTROL1_REG_HELP,
O,Reserved-Reserved,Enable,Disable,52,1,PCS_PCSX1_CONTROL1_REG_HELP,
O,LO_PWR-The status of this bit has no effect on operation,Enable,Disable,53,1,PCS_PCSX1_CONTROL1_REG_HELP,
T,Reserved-Reserved,54,4,Hex,1,PCS_PCSX1_CONTROL1_REG_HELP,
O,SPDSEL0-SPDSEL1 and SPDSEL0 are always at 1'b1. Write has,Enable,Disable,58,1,PCS_PCSX1_CONTROL1_REG_HELP,
T,SPD-Always select 10Gb/s writes have no effect,59,4,Hex,1,PCS_PCSX1_CONTROL1_REG_HELP,
T,Reserved-Reserved,63,2,Hex,1,PCS_PCSX1_CONTROL1_REG_HELP,

(PCSX0_CONTROL2_REG),2,Control Register2,PCS,PCS_PCSX0_CONTROL2_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCSX0_CONTROL2_REG_HELP,
T,TYPE-Always 2'b01 10GBASE=X only supported,63,2,Hex,1,PCS_PCSX0_CONTROL2_REG_HELP,

(PCSX1_CONTROL2_REG),2,Control Register2,PCS,PCS_PCSX1_CONTROL2_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCSX1_CONTROL2_REG_HELP,
T,TYPE-Always 2'b01 10GBASE=X only supported,63,2,Hex,1,PCS_PCSX1_CONTROL2_REG_HELP,

(PCSX0_INT_EN_REG),7,PCSX Interrupt Enable Register,PCS,PCS_PCSX0_INT_EN_REG_HELP
T,Reserved-Reserved,1,58,Hex,15,PCS_PCSX0_INT_EN_REG_HELP,
O,ALGNLOS_EN-Enable ALGNLOS interrupt,Enable,Disable,59,1,PCS_PCSX0_INT_EN_REG_HELP,
O,SYNLOS_EN-Enable SYNLOS interrupt,Enable,Disable,60,1,PCS_PCSX0_INT_EN_REG_HELP,
O,BITLCKLS_EN-Enable BITLCKLS interrupt,Enable,Disable,61,1,PCS_PCSX0_INT_EN_REG_HELP,
O,RXSYNBAD_EN-Enable RXSYNBAD  interrupt,Enable,Disable,62,1,PCS_PCSX0_INT_EN_REG_HELP,
O,RXBAD_EN-Enable RXBAD  interrupt,Enable,Disable,63,1,PCS_PCSX0_INT_EN_REG_HELP,
O,TXFLT_EN-Enable TXFLT   interrupt,Enable,Disable,64,1,PCS_PCSX0_INT_EN_REG_HELP,

(PCSX1_INT_EN_REG),7,PCSX Interrupt Enable Register,PCS,PCS_PCSX1_INT_EN_REG_HELP
T,Reserved-Reserved,1,58,Hex,15,PCS_PCSX1_INT_EN_REG_HELP,
O,ALGNLOS_EN-Enable ALGNLOS interrupt,Enable,Disable,59,1,PCS_PCSX1_INT_EN_REG_HELP,
O,SYNLOS_EN-Enable SYNLOS interrupt,Enable,Disable,60,1,PCS_PCSX1_INT_EN_REG_HELP,
O,BITLCKLS_EN-Enable BITLCKLS interrupt,Enable,Disable,61,1,PCS_PCSX1_INT_EN_REG_HELP,
O,RXSYNBAD_EN-Enable RXSYNBAD  interrupt,Enable,Disable,62,1,PCS_PCSX1_INT_EN_REG_HELP,
O,RXBAD_EN-Enable RXBAD  interrupt,Enable,Disable,63,1,PCS_PCSX1_INT_EN_REG_HELP,
O,TXFLT_EN-Enable TXFLT   interrupt,Enable,Disable,64,1,PCS_PCSX1_INT_EN_REG_HELP,

(PCSX0_INT_REG),7,PCSX Interrupt Register,PCS,PCS_PCSX0_INT_REG_HELP
T,Reserved-Reserved,1,58,Hex,15,PCS_PCSX0_INT_REG_HELP,
O,ALGNLOS-Set when XAUI lanes lose alignment,Enable,Disable,59,1,PCS_PCSX0_INT_REG_HELP,
O,SYNLOS-Set when Code group sync lost on 1 or more  lanes,Enable,Disable,60,1,PCS_PCSX0_INT_REG_HELP,
O,BITLCKLS-Set when Bit lock lost on 1 or more xaui lanes,Enable,Disable,61,1,PCS_PCSX0_INT_REG_HELP,
O,RXSYNBAD-Set when RX code grp sync st machine in bad state,Enable,Disable,62,1,PCS_PCSX0_INT_REG_HELP,
O,RXBAD-Set when RX state machine in bad state,Enable,Disable,63,1,PCS_PCSX0_INT_REG_HELP,
O,TXFLT-None defined at this time always 0x0,Enable,Disable,64,1,PCS_PCSX0_INT_REG_HELP,

(PCSX1_INT_REG),7,PCSX Interrupt Register,PCS,PCS_PCSX1_INT_REG_HELP
T,Reserved-Reserved,1,58,Hex,15,PCS_PCSX1_INT_REG_HELP,
O,ALGNLOS-Set when XAUI lanes lose alignment,Enable,Disable,59,1,PCS_PCSX1_INT_REG_HELP,
O,SYNLOS-Set when Code group sync lost on 1 or more  lanes,Enable,Disable,60,1,PCS_PCSX1_INT_REG_HELP,
O,BITLCKLS-Set when Bit lock lost on 1 or more xaui lanes,Enable,Disable,61,1,PCS_PCSX1_INT_REG_HELP,
O,RXSYNBAD-Set when RX code grp sync st machine in bad state,Enable,Disable,62,1,PCS_PCSX1_INT_REG_HELP,
O,RXBAD-Set when RX state machine in bad state,Enable,Disable,63,1,PCS_PCSX1_INT_REG_HELP,
O,TXFLT-None defined at this time always 0x0,Enable,Disable,64,1,PCS_PCSX1_INT_REG_HELP,

(PCSX0_LOG_ANL_REG),6,PCSX Logic Analyzer Register,PCS,PCS_PCSX0_LOG_ANL_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCSX0_LOG_ANL_REG_HELP,
O,ENC_MODE-1=send xaui encoded data 0=send xaui raw data to GMX,Enable,Disable,58,1,PCS_PCSX0_LOG_ANL_REG_HELP,
T,DROP_LN-xaui lane# to drop from logic analyzer packets,59,2,Hex,1,PCS_PCSX0_LOG_ANL_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed one or more times,Enable,Disable,61,1,PCS_PCSX0_LOG_ANL_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCSX0_LOG_ANL_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCSX0_LOG_ANL_REG_HELP,

(PCSX1_LOG_ANL_REG),6,PCSX Logic Analyzer Register,PCS,PCS_PCSX1_LOG_ANL_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCSX1_LOG_ANL_REG_HELP,
O,ENC_MODE-1=send xaui encoded data 0=send xaui raw data to GMX,Enable,Disable,58,1,PCS_PCSX1_LOG_ANL_REG_HELP,
T,DROP_LN-xaui lane# to drop from logic analyzer packets,59,2,Hex,1,PCS_PCSX1_LOG_ANL_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed one or more times,Enable,Disable,61,1,PCS_PCSX1_LOG_ANL_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCSX1_LOG_ANL_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCSX1_LOG_ANL_REG_HELP,

(PCSX0_MISC_CTL_REG),5,RX lane polarity vector [3:0] = XOR_RXPLRT<9:6>  ^  [4[RXPLRT<1>]];,PCS,PCS_PCSX0_MISC_CTL_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCSX0_MISC_CTL_REG_HELP,
O,TX_SWAP-0=do not swap xaui lanes going out to qlm's,Enable,Disable,61,1,PCS_PCSX0_MISC_CTL_REG_HELP,
O,RX_SWAP-0=do not swap xaui lanes coming in from qlm's,Enable,Disable,62,1,PCS_PCSX0_MISC_CTL_REG_HELP,
O,XAUI-1=XAUI mode selected 0=not XAUI mode selected,Enable,Disable,63,1,PCS_PCSX0_MISC_CTL_REG_HELP,
O,GMXENO-GMX port enable override GMX en/dis status is held,Enable,Disable,64,1,PCS_PCSX0_MISC_CTL_REG_HELP,

(PCSX1_MISC_CTL_REG),5,RX lane polarity vector [3:0] = XOR_RXPLRT<9:6>  ^  [4[RXPLRT<1>]];,PCS,PCS_PCSX1_MISC_CTL_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCSX1_MISC_CTL_REG_HELP,
O,TX_SWAP-0=do not swap xaui lanes going out to qlm's,Enable,Disable,61,1,PCS_PCSX1_MISC_CTL_REG_HELP,
O,RX_SWAP-0=do not swap xaui lanes coming in from qlm's,Enable,Disable,62,1,PCS_PCSX1_MISC_CTL_REG_HELP,
O,XAUI-1=XAUI mode selected 0=not XAUI mode selected,Enable,Disable,63,1,PCS_PCSX1_MISC_CTL_REG_HELP,
O,GMXENO-GMX port enable override GMX en/dis status is held,Enable,Disable,64,1,PCS_PCSX1_MISC_CTL_REG_HELP,

(PCSX0_RX_SYNC_STATES_REG),5,Receive Sync States Register,PCS,PCS_PCSX0_RX_SYNC_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCSX0_RX_SYNC_STATES_REG_HELP,
T,SYNC3ST-Receive lane 3 code grp sync state machine state,49,4,Hex,1,PCS_PCSX0_RX_SYNC_STATES_REG_HELP,
T,SYNC2ST-Receive lane 2 code grp sync state machine state,53,4,Hex,1,PCS_PCSX0_RX_SYNC_STATES_REG_HELP,
T,SYNC1ST-Receive lane 1 code grp sync state machine state,57,4,Hex,1,PCS_PCSX0_RX_SYNC_STATES_REG_HELP,
T,SYNC0ST-Receive lane 0 code grp sync state machine state,61,4,Hex,1,PCS_PCSX0_RX_SYNC_STATES_REG_HELP,

(PCSX1_RX_SYNC_STATES_REG),5,Receive Sync States Register,PCS,PCS_PCSX1_RX_SYNC_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCSX1_RX_SYNC_STATES_REG_HELP,
T,SYNC3ST-Receive lane 3 code grp sync state machine state,49,4,Hex,1,PCS_PCSX1_RX_SYNC_STATES_REG_HELP,
T,SYNC2ST-Receive lane 2 code grp sync state machine state,53,4,Hex,1,PCS_PCSX1_RX_SYNC_STATES_REG_HELP,
T,SYNC1ST-Receive lane 1 code grp sync state machine state,57,4,Hex,1,PCS_PCSX1_RX_SYNC_STATES_REG_HELP,
T,SYNC0ST-Receive lane 0 code grp sync state machine state,61,4,Hex,1,PCS_PCSX1_RX_SYNC_STATES_REG_HELP,

(PCSX0_SPD_ABIL_REG),3,Speed ability register,PCS,PCS_PCSX0_SPD_ABIL_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCSX0_SPD_ABIL_REG_HELP,
O,TENPASST-Always 0 no 10PASS=TS/2BASE=TL capability support,Enable,Disable,63,1,PCS_PCSX0_SPD_ABIL_REG_HELP,
O,TENGB-Always 1 10Gb/s supported,Enable,Disable,64,1,PCS_PCSX0_SPD_ABIL_REG_HELP,

(PCSX1_SPD_ABIL_REG),3,Speed ability register,PCS,PCS_PCSX1_SPD_ABIL_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCSX1_SPD_ABIL_REG_HELP,
O,TENPASST-Always 0 no 10PASS=TS/2BASE=TL capability support,Enable,Disable,63,1,PCS_PCSX1_SPD_ABIL_REG_HELP,
O,TENGB-Always 1 10Gb/s supported,Enable,Disable,64,1,PCS_PCSX1_SPD_ABIL_REG_HELP,

(PCSX0_STATUS1_REG),6,Status Register1,PCS,PCS_PCSX0_STATUS1_REG_HELP
T,Reserved-Reserved,1,56,Hex,14,PCS_PCSX0_STATUS1_REG_HELP,
O,FLT-1=Fault condition detected 0=No fault condition,Enable,Disable,57,1,PCS_PCSX0_STATUS1_REG_HELP,
T,Reserved-Reserved,58,4,Hex,1,PCS_PCSX0_STATUS1_REG_HELP,
O,RCV_LNK-1=Receive Link up 0=Receive Link down,Enable,Disable,62,1,PCS_PCSX0_STATUS1_REG_HELP,
O,LPABLE-Always set to 1 for Low Power ablility indication,Enable,Disable,63,1,PCS_PCSX0_STATUS1_REG_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,PCS_PCSX0_STATUS1_REG_HELP,

(PCSX1_STATUS1_REG),6,Status Register1,PCS,PCS_PCSX1_STATUS1_REG_HELP
T,Reserved-Reserved,1,56,Hex,14,PCS_PCSX1_STATUS1_REG_HELP,
O,FLT-1=Fault condition detected 0=No fault condition,Enable,Disable,57,1,PCS_PCSX1_STATUS1_REG_HELP,
T,Reserved-Reserved,58,4,Hex,1,PCS_PCSX1_STATUS1_REG_HELP,
O,RCV_LNK-1=Receive Link up 0=Receive Link down,Enable,Disable,62,1,PCS_PCSX1_STATUS1_REG_HELP,
O,LPABLE-Always set to 1 for Low Power ablility indication,Enable,Disable,63,1,PCS_PCSX1_STATUS1_REG_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,PCS_PCSX1_STATUS1_REG_HELP,

(PCSX0_STATUS2_REG),9,Status Register2,PCS,PCS_PCSX0_STATUS2_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCSX0_STATUS2_REG_HELP,
T,DEV-Always at 2'b10 means a Device present at the addr,49,2,Hex,1,PCS_PCSX0_STATUS2_REG_HELP,
T,Reserved-Reserved,51,2,Hex,1,PCS_PCSX0_STATUS2_REG_HELP,
O,XMTFLT-0=No xmit fault 1=xmit fault. Implements latching,Enable,Disable,53,1,PCS_PCSX0_STATUS2_REG_HELP,
O,RCVFLT-0=No rcv fault 1=rcv fault. Implements latching,Enable,Disable,54,1,PCS_PCSX0_STATUS2_REG_HELP,
T,Reserved-Reserved,55,7,Hex,2,PCS_PCSX0_STATUS2_REG_HELP,
O,TENGB_W-Always 0 no 10GBASE=W capability,Enable,Disable,62,1,PCS_PCSX0_STATUS2_REG_HELP,
O,TENGB_X-Always 1 10GBASE=X capable,Enable,Disable,63,1,PCS_PCSX0_STATUS2_REG_HELP,
O,TENGB_R-Always 0 no 10GBASE=R capability,Enable,Disable,64,1,PCS_PCSX0_STATUS2_REG_HELP,

(PCSX1_STATUS2_REG),9,Status Register2,PCS,PCS_PCSX1_STATUS2_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCSX1_STATUS2_REG_HELP,
T,DEV-Always at 2'b10 means a Device present at the addr,49,2,Hex,1,PCS_PCSX1_STATUS2_REG_HELP,
T,Reserved-Reserved,51,2,Hex,1,PCS_PCSX1_STATUS2_REG_HELP,
O,XMTFLT-0=No xmit fault 1=xmit fault. Implements latching,Enable,Disable,53,1,PCS_PCSX1_STATUS2_REG_HELP,
O,RCVFLT-0=No rcv fault 1=rcv fault. Implements latching,Enable,Disable,54,1,PCS_PCSX1_STATUS2_REG_HELP,
T,Reserved-Reserved,55,7,Hex,2,PCS_PCSX1_STATUS2_REG_HELP,
O,TENGB_W-Always 0 no 10GBASE=W capability,Enable,Disable,62,1,PCS_PCSX1_STATUS2_REG_HELP,
O,TENGB_X-Always 1 10GBASE=X capable,Enable,Disable,63,1,PCS_PCSX1_STATUS2_REG_HELP,
O,TENGB_R-Always 0 no 10GBASE=R capability,Enable,Disable,64,1,PCS_PCSX1_STATUS2_REG_HELP,

(PCSX0_TX_RX_POLARITY_REG),5,PCSX_POLARITY_REG = TX_RX polarity reg,PCS,PCS_PCSX0_TX_RX_POLARITY_REG_HELP
T,Reserved-Reserved,1,54,Hex,14,PCS_PCSX0_TX_RX_POLARITY_REG_HELP,
T,XOR_RXPLRT-Per lane RX polarity control,55,4,Hex,1,PCS_PCSX0_TX_RX_POLARITY_REG_HELP,
T,XOR_TXPLRT-Per lane TX polarity control,59,4,Hex,1,PCS_PCSX0_TX_RX_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCSX0_TX_RX_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCSX0_TX_RX_POLARITY_REG_HELP,

(PCSX1_TX_RX_POLARITY_REG),5,PCSX_POLARITY_REG = TX_RX polarity reg,PCS,PCS_PCSX1_TX_RX_POLARITY_REG_HELP
T,Reserved-Reserved,1,54,Hex,14,PCS_PCSX1_TX_RX_POLARITY_REG_HELP,
T,XOR_RXPLRT-Per lane RX polarity control,55,4,Hex,1,PCS_PCSX1_TX_RX_POLARITY_REG_HELP,
T,XOR_TXPLRT-Per lane TX polarity control,59,4,Hex,1,PCS_PCSX1_TX_RX_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCSX1_TX_RX_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCSX1_TX_RX_POLARITY_REG_HELP,

(PCSX0_TX_RX_STATES_REG),10,Transmit Receive States Register,PCS,PCS_PCSX0_TX_RX_STATES_REG_HELP
T,Reserved-Reserved,1,50,Hex,13,PCS_PCSX0_TX_RX_STATES_REG_HELP,
O,TERM_ERR-1=Check end function detected error in packet,Enable,Disable,51,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
O,SYN3BAD-1=lane 3 code grp sync state machine in bad state,Enable,Disable,52,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
O,SYN2BAD-1=lane 2 code grp sync state machine in bad state,Enable,Disable,53,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
O,SYN1BAD-1=lane 1 code grp sync state machine in bad state,Enable,Disable,54,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
O,SYN0BAD-1=lane 0 code grp sync state machine in bad state,Enable,Disable,55,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
O,RXBAD-1=Rcv state machine in a bad state HW malfunction,Enable,Disable,56,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
T,ALGN_ST-Lane alignment state machine state state,57,3,Hex,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
T,RX_ST-Receive state machine state state,60,2,Hex,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
T,TX_ST-Transmit state machine state state,62,3,Hex,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,

(PCSX1_TX_RX_STATES_REG),10,Transmit Receive States Register,PCS,PCS_PCSX1_TX_RX_STATES_REG_HELP
T,Reserved-Reserved,1,50,Hex,13,PCS_PCSX1_TX_RX_STATES_REG_HELP,
O,TERM_ERR-1=Check end function detected error in packet,Enable,Disable,51,1,PCS_PCSX1_TX_RX_STATES_REG_HELP,
O,SYN3BAD-1=lane 3 code grp sync state machine in bad state,Enable,Disable,52,1,PCS_PCSX1_TX_RX_STATES_REG_HELP,
O,SYN2BAD-1=lane 2 code grp sync state machine in bad state,Enable,Disable,53,1,PCS_PCSX1_TX_RX_STATES_REG_HELP,
O,SYN1BAD-1=lane 1 code grp sync state machine in bad state,Enable,Disable,54,1,PCS_PCSX1_TX_RX_STATES_REG_HELP,
O,SYN0BAD-1=lane 0 code grp sync state machine in bad state,Enable,Disable,55,1,PCS_PCSX1_TX_RX_STATES_REG_HELP,
O,RXBAD-1=Rcv state machine in a bad state HW malfunction,Enable,Disable,56,1,PCS_PCSX1_TX_RX_STATES_REG_HELP,
T,ALGN_ST-Lane alignment state machine state state,57,3,Hex,1,PCS_PCSX1_TX_RX_STATES_REG_HELP,
T,RX_ST-Receive state machine state state,60,2,Hex,1,PCS_PCSX1_TX_RX_STATES_REG_HELP,
T,TX_ST-Transmit state machine state state,62,3,Hex,1,PCS_PCSX1_TX_RX_STATES_REG_HELP,

(PESC0_BIST_STATUS),14,PESC Bist Status,PESC,PESC_PESC0_BIST_STATUS_HELP
T,Reserved-Reserved,1,51,Hex,13,PESC_PESC0_BIST_STATUS_HELP,
O,RQDATA5-Rx Queue Data Memory5.,Enable,Disable,52,1,PESC_PESC0_BIST_STATUS_HELP,
O,CTLP_OR-C=TLP Order Fifo.,Enable,Disable,53,1,PESC_PESC0_BIST_STATUS_HELP,
O,NTLP_OR-N=TLP Order Fifo.,Enable,Disable,54,1,PESC_PESC0_BIST_STATUS_HELP,
O,PTLP_OR-P=TLP Order Fifo.,Enable,Disable,55,1,PESC_PESC0_BIST_STATUS_HELP,
O,RETRY-Retry Buffer.,Enable,Disable,56,1,PESC_PESC0_BIST_STATUS_HELP,
O,RQDATA0-Rx Queue Data Memory0.,Enable,Disable,57,1,PESC_PESC0_BIST_STATUS_HELP,
O,RQDATA1-Rx Queue Data Memory1.,Enable,Disable,58,1,PESC_PESC0_BIST_STATUS_HELP,
O,RQDATA2-Rx Queue Data Memory2.,Enable,Disable,59,1,PESC_PESC0_BIST_STATUS_HELP,
O,RQDATA3-Rx Queue Data Memory3.,Enable,Disable,60,1,PESC_PESC0_BIST_STATUS_HELP,
O,RQDATA4-Rx Queue Data Memory4.,Enable,Disable,61,1,PESC_PESC0_BIST_STATUS_HELP,
O,RQHDR1-Rx Queue Header1.,Enable,Disable,62,1,PESC_PESC0_BIST_STATUS_HELP,
O,RQHDR0-Rx Queue Header0.,Enable,Disable,63,1,PESC_PESC0_BIST_STATUS_HELP,
O,SOT-SOT Buffer.,Enable,Disable,64,1,PESC_PESC0_BIST_STATUS_HELP,

(PESC1_BIST_STATUS),14,PESC Bist Status,PESC,PESC_PESC1_BIST_STATUS_HELP
T,Reserved-Reserved,1,51,Hex,13,PESC_PESC1_BIST_STATUS_HELP,
O,RQDATA5-Rx Queue Data Memory5.,Enable,Disable,52,1,PESC_PESC1_BIST_STATUS_HELP,
O,CTLP_OR-C=TLP Order Fifo.,Enable,Disable,53,1,PESC_PESC1_BIST_STATUS_HELP,
O,NTLP_OR-N=TLP Order Fifo.,Enable,Disable,54,1,PESC_PESC1_BIST_STATUS_HELP,
O,PTLP_OR-P=TLP Order Fifo.,Enable,Disable,55,1,PESC_PESC1_BIST_STATUS_HELP,
O,RETRY-Retry Buffer.,Enable,Disable,56,1,PESC_PESC1_BIST_STATUS_HELP,
O,RQDATA0-Rx Queue Data Memory0.,Enable,Disable,57,1,PESC_PESC1_BIST_STATUS_HELP,
O,RQDATA1-Rx Queue Data Memory1.,Enable,Disable,58,1,PESC_PESC1_BIST_STATUS_HELP,
O,RQDATA2-Rx Queue Data Memory2.,Enable,Disable,59,1,PESC_PESC1_BIST_STATUS_HELP,
O,RQDATA3-Rx Queue Data Memory3.,Enable,Disable,60,1,PESC_PESC1_BIST_STATUS_HELP,
O,RQDATA4-Rx Queue Data Memory4.,Enable,Disable,61,1,PESC_PESC1_BIST_STATUS_HELP,
O,RQHDR1-Rx Queue Header1.,Enable,Disable,62,1,PESC_PESC1_BIST_STATUS_HELP,
O,RQHDR0-Rx Queue Header0.,Enable,Disable,63,1,PESC_PESC1_BIST_STATUS_HELP,
O,SOT-SOT Buffer.,Enable,Disable,64,1,PESC_PESC1_BIST_STATUS_HELP,

(PESC0_BIST_STATUS2),15,PESC(0..1)_BIST_STATUS2 = PESC BIST Status Register,PESC,PESC_PESC0_BIST_STATUS2_HELP
T,Reserved-Reserved,1,50,Hex,13,PESC_PESC0_BIST_STATUS2_HELP,
O,CTO_P2E-BIST Status for the cto_p2e_fifo,Enable,Disable,51,1,PESC_PESC0_BIST_STATUS2_HELP,
O,E2P_CPL-BIST Status for the e2p_cpl_fifo,Enable,Disable,52,1,PESC_PESC0_BIST_STATUS2_HELP,
O,E2P_N-BIST Status for the e2p_n_fifo,Enable,Disable,53,1,PESC_PESC0_BIST_STATUS2_HELP,
O,E2P_P-BIST Status for the e2p_p_fifo,Enable,Disable,54,1,PESC_PESC0_BIST_STATUS2_HELP,
O,E2P_RSL-BIST Status for the e2p_rsl__fifo,Enable,Disable,55,1,PESC_PESC0_BIST_STATUS2_HELP,
O,DBG_P2E-BIST Status for the dbg_p2e_fifo,Enable,Disable,56,1,PESC_PESC0_BIST_STATUS2_HELP,
O,PEAI_P2E-BIST Status for the peai__pesc_fifo,Enable,Disable,57,1,PESC_PESC0_BIST_STATUS2_HELP,
O,RSL_P2E-BIST Status for the rsl_p2e_fifo,Enable,Disable,58,1,PESC_PESC0_BIST_STATUS2_HELP,
O,PEF_TPF1-BIST Status for the pef_tlp_p_fifo1,Enable,Disable,59,1,PESC_PESC0_BIST_STATUS2_HELP,
O,PEF_TPF0-BIST Status for the pef_tlp_p_fifo0,Enable,Disable,60,1,PESC_PESC0_BIST_STATUS2_HELP,
O,PEF_TNF-BIST Status for the pef_tlp_n_fifo,Enable,Disable,61,1,PESC_PESC0_BIST_STATUS2_HELP,
O,PEF_TCF1-BIST Status for the pef_tlp_cpl_fifo1,Enable,Disable,62,1,PESC_PESC0_BIST_STATUS2_HELP,
O,PEF_TC0-BIST Status for the pef_tlp_cpl_fifo0,Enable,Disable,63,1,PESC_PESC0_BIST_STATUS2_HELP,
O,PPF-BIST Status for the ppf_fifo,Enable,Disable,64,1,PESC_PESC0_BIST_STATUS2_HELP,

(PESC1_BIST_STATUS2),15,PESC(0..1)_BIST_STATUS2 = PESC BIST Status Register,PESC,PESC_PESC1_BIST_STATUS2_HELP
T,Reserved-Reserved,1,50,Hex,13,PESC_PESC1_BIST_STATUS2_HELP,
O,CTO_P2E-BIST Status for the cto_p2e_fifo,Enable,Disable,51,1,PESC_PESC1_BIST_STATUS2_HELP,
O,E2P_CPL-BIST Status for the e2p_cpl_fifo,Enable,Disable,52,1,PESC_PESC1_BIST_STATUS2_HELP,
O,E2P_N-BIST Status for the e2p_n_fifo,Enable,Disable,53,1,PESC_PESC1_BIST_STATUS2_HELP,
O,E2P_P-BIST Status for the e2p_p_fifo,Enable,Disable,54,1,PESC_PESC1_BIST_STATUS2_HELP,
O,E2P_RSL-BIST Status for the e2p_rsl__fifo,Enable,Disable,55,1,PESC_PESC1_BIST_STATUS2_HELP,
O,DBG_P2E-BIST Status for the dbg_p2e_fifo,Enable,Disable,56,1,PESC_PESC1_BIST_STATUS2_HELP,
O,PEAI_P2E-BIST Status for the peai__pesc_fifo,Enable,Disable,57,1,PESC_PESC1_BIST_STATUS2_HELP,
O,RSL_P2E-BIST Status for the rsl_p2e_fifo,Enable,Disable,58,1,PESC_PESC1_BIST_STATUS2_HELP,
O,PEF_TPF1-BIST Status for the pef_tlp_p_fifo1,Enable,Disable,59,1,PESC_PESC1_BIST_STATUS2_HELP,
O,PEF_TPF0-BIST Status for the pef_tlp_p_fifo0,Enable,Disable,60,1,PESC_PESC1_BIST_STATUS2_HELP,
O,PEF_TNF-BIST Status for the pef_tlp_n_fifo,Enable,Disable,61,1,PESC_PESC1_BIST_STATUS2_HELP,
O,PEF_TCF1-BIST Status for the pef_tlp_cpl_fifo1,Enable,Disable,62,1,PESC_PESC1_BIST_STATUS2_HELP,
O,PEF_TC0-BIST Status for the pef_tlp_cpl_fifo0,Enable,Disable,63,1,PESC_PESC1_BIST_STATUS2_HELP,
O,PPF-BIST Status for the ppf_fifo,Enable,Disable,64,1,PESC_PESC1_BIST_STATUS2_HELP,

(PESC0_CFG_RD),2,PESC Configuration Read,PESC,PESC_PESC0_CFG_RD_HELP
T,DATA-Data.,1,32,Hex,8,PESC_PESC0_CFG_RD_HELP,
T,ADDR-Address to read. A write to this register,33,32,Hex,8,PESC_PESC0_CFG_RD_HELP,

(PESC1_CFG_RD),2,PESC Configuration Read,PESC,PESC_PESC1_CFG_RD_HELP
T,DATA-Data.,1,32,Hex,8,PESC_PESC1_CFG_RD_HELP,
T,ADDR-Address to read. A write to this register,33,32,Hex,8,PESC_PESC1_CFG_RD_HELP,

(PESC0_CFG_WR),2,PESC Configuration Write,PESC,PESC_PESC0_CFG_WR_HELP
T,DATA-Data to write. A write to this register starts,1,32,Hex,8,PESC_PESC0_CFG_WR_HELP,
T,ADDR-Address to write. A write to this register starts,33,32,Hex,8,PESC_PESC0_CFG_WR_HELP,

(PESC1_CFG_WR),2,PESC Configuration Write,PESC,PESC_PESC1_CFG_WR_HELP
T,DATA-Data to write. A write to this register starts,1,32,Hex,8,PESC_PESC1_CFG_WR_HELP,
T,ADDR-Address to write. A write to this register starts,33,32,Hex,8,PESC_PESC1_CFG_WR_HELP,

(PESC0_CPL_LUT_VALID),2,PESC Cmpletion Lookup Table Valid,PESC,PESC_PESC0_CPL_LUT_VALID_HELP
T,Reserved-Reserved,1,32,Hex,8,PESC_PESC0_CPL_LUT_VALID_HELP,
T,TAG-Bit vector set cooresponds to an outstanding tag,33,32,Hex,8,PESC_PESC0_CPL_LUT_VALID_HELP,

(PESC1_CPL_LUT_VALID),2,PESC Cmpletion Lookup Table Valid,PESC,PESC_PESC1_CPL_LUT_VALID_HELP
T,Reserved-Reserved,1,32,Hex,8,PESC_PESC1_CPL_LUT_VALID_HELP,
T,TAG-Bit vector set cooresponds to an outstanding tag,33,32,Hex,8,PESC_PESC1_CPL_LUT_VALID_HELP,

(PESC0_CTL_STATUS),16,PESC Control Status,PESC,PESC_PESC0_CTL_STATUS_HELP
T,Reserved-Reserved,1,36,Hex,9,PESC_PESC0_CTL_STATUS_HELP,
T,DNUM-Primary bus device number.,37,5,Hex,2,PESC_PESC0_CTL_STATUS_HELP,
T,PBUS-Primary bus number.,42,8,Hex,2,PESC_PESC0_CTL_STATUS_HELP,
T,QLM_CFG-The QLM configuration pad bits.,50,2,Hex,1,PESC_PESC0_CTL_STATUS_HELP,
O,Reserved-Reserved,Enable,Disable,52,1,PESC_PESC0_CTL_STATUS_HELP,
O,PM_XTOFF-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,53,1,PESC_PESC0_CTL_STATUS_HELP,
O,PM_XPME-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,54,1,PESC_PESC0_CTL_STATUS_HELP,
O,OB_P_CMD-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,55,1,PESC_PESC0_CTL_STATUS_HELP,
T,Reserved-Reserved,56,2,Hex,1,PESC_PESC0_CTL_STATUS_HELP,
O,NF_ECRC-Do not forward peer=to=peer ECRC TLPs.,Enable,Disable,58,1,PESC_PESC0_CTL_STATUS_HELP,
O,DLY_ONE-When set the output client state machines will,Enable,Disable,59,1,PESC_PESC0_CTL_STATUS_HELP,
O,LNK_ENB-When set '1' the link is enabled when '0' the,Enable,Disable,60,1,PESC_PESC0_CTL_STATUS_HELP,
O,RO_CTLP-When set '1' C=TLPs that have the RO bit set will,Enable,Disable,61,1,PESC_PESC0_CTL_STATUS_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,PESC_PESC0_CTL_STATUS_HELP,
O,INV_ECRC-When '1' causes the LSB of the ECRC to be inverted.,Enable,Disable,63,1,PESC_PESC0_CTL_STATUS_HELP,
O,INV_LCRC-When '1' causes the LSB of the LCRC to be inverted.,Enable,Disable,64,1,PESC_PESC0_CTL_STATUS_HELP,

(PESC1_CTL_STATUS),16,PESC Control Status,PESC,PESC_PESC1_CTL_STATUS_HELP
T,Reserved-Reserved,1,36,Hex,9,PESC_PESC1_CTL_STATUS_HELP,
T,DNUM-Primary bus device number.,37,5,Hex,2,PESC_PESC1_CTL_STATUS_HELP,
T,PBUS-Primary bus number.,42,8,Hex,2,PESC_PESC1_CTL_STATUS_HELP,
T,QLM_CFG-The QLM configuration pad bits.,50,2,Hex,1,PESC_PESC1_CTL_STATUS_HELP,
O,Reserved-Reserved,Enable,Disable,52,1,PESC_PESC1_CTL_STATUS_HELP,
O,PM_XTOFF-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,53,1,PESC_PESC1_CTL_STATUS_HELP,
O,PM_XPME-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,54,1,PESC_PESC1_CTL_STATUS_HELP,
O,OB_P_CMD-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,55,1,PESC_PESC1_CTL_STATUS_HELP,
T,Reserved-Reserved,56,2,Hex,1,PESC_PESC1_CTL_STATUS_HELP,
O,NF_ECRC-Do not forward peer=to=peer ECRC TLPs.,Enable,Disable,58,1,PESC_PESC1_CTL_STATUS_HELP,
O,DLY_ONE-When set the output client state machines will,Enable,Disable,59,1,PESC_PESC1_CTL_STATUS_HELP,
O,LNK_ENB-When set '1' the link is enabled when '0' the,Enable,Disable,60,1,PESC_PESC1_CTL_STATUS_HELP,
O,RO_CTLP-When set '1' C=TLPs that have the RO bit set will,Enable,Disable,61,1,PESC_PESC1_CTL_STATUS_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,PESC_PESC1_CTL_STATUS_HELP,
O,INV_ECRC-When '1' causes the LSB of the ECRC to be inverted.,Enable,Disable,63,1,PESC_PESC1_CTL_STATUS_HELP,
O,INV_LCRC-When '1' causes the LSB of the LCRC to be inverted.,Enable,Disable,64,1,PESC_PESC1_CTL_STATUS_HELP,

(PESC0_CTL_STATUS2),3,Below are in PESC,PESC,PESC_PESC0_CTL_STATUS2_HELP
T,Reserved-Reserved,1,62,Hex,16,PESC_PESC0_CTL_STATUS2_HELP,
O,PCLK_RUN-When the pce_clk is running this bit will be '1'.,Enable,Disable,63,1,PESC_PESC0_CTL_STATUS2_HELP,
O,PCIERST-Set to '1' when PCIe is in reset.,Enable,Disable,64,1,PESC_PESC0_CTL_STATUS2_HELP,

(PESC1_CTL_STATUS2),3,Below are in PESC,PESC,PESC_PESC1_CTL_STATUS2_HELP
T,Reserved-Reserved,1,62,Hex,16,PESC_PESC1_CTL_STATUS2_HELP,
O,PCLK_RUN-When the pce_clk is running this bit will be '1'.,Enable,Disable,63,1,PESC_PESC1_CTL_STATUS2_HELP,
O,PCIERST-Set to '1' when PCIe is in reset.,Enable,Disable,64,1,PESC_PESC1_CTL_STATUS2_HELP,

(PESC0_DBG_INFO),32,PESC(0..1)_DBG_INFO = PESC Debug Information,PESC,PESC_PESC0_DBG_INFO_HELP
T,Reserved-Reserved,1,33,Hex,9,PESC_PESC0_DBG_INFO_HELP,
O,ECRC_E-Received a ECRC error.,Enable,Disable,34,1,PESC_PESC0_DBG_INFO_HELP,
O,RAWWPP-Received a write with poisoned payload,Enable,Disable,35,1,PESC_PESC0_DBG_INFO_HELP,
O,RACPP-Received a completion with poisoned payload,Enable,Disable,36,1,PESC_PESC0_DBG_INFO_HELP,
O,RAMTLP-Received a malformed TLP,Enable,Disable,37,1,PESC_PESC0_DBG_INFO_HELP,
O,RARWDNS-Recieved a request which device does not support,Enable,Disable,38,1,PESC_PESC0_DBG_INFO_HELP,
O,CAAR-Completer aborted a request,Enable,Disable,39,1,PESC_PESC0_DBG_INFO_HELP,
O,RACCA-Received a completion with CA status,Enable,Disable,40,1,PESC_PESC0_DBG_INFO_HELP,
O,RACUR-Received a completion with UR status,Enable,Disable,41,1,PESC_PESC0_DBG_INFO_HELP,
O,RAUC-Received an unexpected completion,Enable,Disable,42,1,PESC_PESC0_DBG_INFO_HELP,
O,RQO-Receive queue overflow. Normally happens only when,Enable,Disable,43,1,PESC_PESC0_DBG_INFO_HELP,
O,FCUV-Flow Control Update Violation (opt. checks),Enable,Disable,44,1,PESC_PESC0_DBG_INFO_HELP,
O,RPE-When the PHY reports 8B/10B decode error,Enable,Disable,45,1,PESC_PESC0_DBG_INFO_HELP,
O,FCPVWT-Flow Control Protocol Violation (Watchdog Timer),Enable,Disable,46,1,PESC_PESC0_DBG_INFO_HELP,
O,DPEOOSD-DLLP protocol error (out of sequence DLLP),Enable,Disable,47,1,PESC_PESC0_DBG_INFO_HELP,
O,RTWDLE-Received TLP with DataLink Layer Error,Enable,Disable,48,1,PESC_PESC0_DBG_INFO_HELP,
O,RDWDLE-Received DLLP with DataLink Layer Error,Enable,Disable,49,1,PESC_PESC0_DBG_INFO_HELP,
O,MRE-Max Retries Exceeded,Enable,Disable,50,1,PESC_PESC0_DBG_INFO_HELP,
O,RTE-Replay Timer Expired,Enable,Disable,51,1,PESC_PESC0_DBG_INFO_HELP,
O,ACTO-A Completion Timeout Occured,Enable,Disable,52,1,PESC_PESC0_DBG_INFO_HELP,
O,RVDM-Received Vendor=Defined Message,Enable,Disable,53,1,PESC_PESC0_DBG_INFO_HELP,
O,RUMEP-Received Unlock Message (EP Mode Only),Enable,Disable,54,1,PESC_PESC0_DBG_INFO_HELP,
O,RPTAMRC-Received PME Turnoff Acknowledge Message,Enable,Disable,55,1,PESC_PESC0_DBG_INFO_HELP,
O,RPMERC-Received PME Message (RC Mode only),Enable,Disable,56,1,PESC_PESC0_DBG_INFO_HELP,
O,RFEMRC-Received Fatal Error Message (RC Mode only),Enable,Disable,57,1,PESC_PESC0_DBG_INFO_HELP,
O,RNFEMRC-Received Non=Fatal Error Message (RC Mode only),Enable,Disable,58,1,PESC_PESC0_DBG_INFO_HELP,
O,RCEMRC-Received Correctable Error Message (RC Mode only),Enable,Disable,59,1,PESC_PESC0_DBG_INFO_HELP,
O,RPOISON-Received Poisoned TLP,Enable,Disable,60,1,PESC_PESC0_DBG_INFO_HELP,
O,RECRCE-Received ECRC Error,Enable,Disable,61,1,PESC_PESC0_DBG_INFO_HELP,
O,RTLPLLE-Received TLP has link layer error,Enable,Disable,62,1,PESC_PESC0_DBG_INFO_HELP,
O,RTLPMAL-Received TLP is malformed or a message.,Enable,Disable,63,1,PESC_PESC0_DBG_INFO_HELP,
O,SPOISON-Poisoned TLP sent,Enable,Disable,64,1,PESC_PESC0_DBG_INFO_HELP,

(PESC1_DBG_INFO),32,PESC(0..1)_DBG_INFO = PESC Debug Information,PESC,PESC_PESC1_DBG_INFO_HELP
T,Reserved-Reserved,1,33,Hex,9,PESC_PESC1_DBG_INFO_HELP,
O,ECRC_E-Received a ECRC error.,Enable,Disable,34,1,PESC_PESC1_DBG_INFO_HELP,
O,RAWWPP-Received a write with poisoned payload,Enable,Disable,35,1,PESC_PESC1_DBG_INFO_HELP,
O,RACPP-Received a completion with poisoned payload,Enable,Disable,36,1,PESC_PESC1_DBG_INFO_HELP,
O,RAMTLP-Received a malformed TLP,Enable,Disable,37,1,PESC_PESC1_DBG_INFO_HELP,
O,RARWDNS-Recieved a request which device does not support,Enable,Disable,38,1,PESC_PESC1_DBG_INFO_HELP,
O,CAAR-Completer aborted a request,Enable,Disable,39,1,PESC_PESC1_DBG_INFO_HELP,
O,RACCA-Received a completion with CA status,Enable,Disable,40,1,PESC_PESC1_DBG_INFO_HELP,
O,RACUR-Received a completion with UR status,Enable,Disable,41,1,PESC_PESC1_DBG_INFO_HELP,
O,RAUC-Received an unexpected completion,Enable,Disable,42,1,PESC_PESC1_DBG_INFO_HELP,
O,RQO-Receive queue overflow. Normally happens only when,Enable,Disable,43,1,PESC_PESC1_DBG_INFO_HELP,
O,FCUV-Flow Control Update Violation (opt. checks),Enable,Disable,44,1,PESC_PESC1_DBG_INFO_HELP,
O,RPE-When the PHY reports 8B/10B decode error,Enable,Disable,45,1,PESC_PESC1_DBG_INFO_HELP,
O,FCPVWT-Flow Control Protocol Violation (Watchdog Timer),Enable,Disable,46,1,PESC_PESC1_DBG_INFO_HELP,
O,DPEOOSD-DLLP protocol error (out of sequence DLLP),Enable,Disable,47,1,PESC_PESC1_DBG_INFO_HELP,
O,RTWDLE-Received TLP with DataLink Layer Error,Enable,Disable,48,1,PESC_PESC1_DBG_INFO_HELP,
O,RDWDLE-Received DLLP with DataLink Layer Error,Enable,Disable,49,1,PESC_PESC1_DBG_INFO_HELP,
O,MRE-Max Retries Exceeded,Enable,Disable,50,1,PESC_PESC1_DBG_INFO_HELP,
O,RTE-Replay Timer Expired,Enable,Disable,51,1,PESC_PESC1_DBG_INFO_HELP,
O,ACTO-A Completion Timeout Occured,Enable,Disable,52,1,PESC_PESC1_DBG_INFO_HELP,
O,RVDM-Received Vendor=Defined Message,Enable,Disable,53,1,PESC_PESC1_DBG_INFO_HELP,
O,RUMEP-Received Unlock Message (EP Mode Only),Enable,Disable,54,1,PESC_PESC1_DBG_INFO_HELP,
O,RPTAMRC-Received PME Turnoff Acknowledge Message,Enable,Disable,55,1,PESC_PESC1_DBG_INFO_HELP,
O,RPMERC-Received PME Message (RC Mode only),Enable,Disable,56,1,PESC_PESC1_DBG_INFO_HELP,
O,RFEMRC-Received Fatal Error Message (RC Mode only),Enable,Disable,57,1,PESC_PESC1_DBG_INFO_HELP,
O,RNFEMRC-Received Non=Fatal Error Message (RC Mode only),Enable,Disable,58,1,PESC_PESC1_DBG_INFO_HELP,
O,RCEMRC-Received Correctable Error Message (RC Mode only),Enable,Disable,59,1,PESC_PESC1_DBG_INFO_HELP,
O,RPOISON-Received Poisoned TLP,Enable,Disable,60,1,PESC_PESC1_DBG_INFO_HELP,
O,RECRCE-Received ECRC Error,Enable,Disable,61,1,PESC_PESC1_DBG_INFO_HELP,
O,RTLPLLE-Received TLP has link layer error,Enable,Disable,62,1,PESC_PESC1_DBG_INFO_HELP,
O,RTLPMAL-Received TLP is malformed or a message.,Enable,Disable,63,1,PESC_PESC1_DBG_INFO_HELP,
O,SPOISON-Poisoned TLP sent,Enable,Disable,64,1,PESC_PESC1_DBG_INFO_HELP,

(PESC0_DBG_INFO_EN),32,PESC(0..1)_DBG_INFO_EN = PESC Debug Information Enable,PESC,PESC_PESC0_DBG_INFO_EN_HELP
T,Reserved-Reserved,1,33,Hex,9,PESC_PESC0_DBG_INFO_EN_HELP,
O,ECRC_E-Allows PESC_DBG_INFO[30] to generate an interrupt.,Enable,Disable,34,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RAWWPP-Allows PESC_DBG_INFO[29] to generate an interrupt.,Enable,Disable,35,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RACPP-Allows PESC_DBG_INFO[28] to generate an interrupt.,Enable,Disable,36,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RAMTLP-Allows PESC_DBG_INFO[27] to generate an interrupt.,Enable,Disable,37,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RARWDNS-Allows PESC_DBG_INFO[26] to generate an interrupt.,Enable,Disable,38,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,CAAR-Allows PESC_DBG_INFO[25] to generate an interrupt.,Enable,Disable,39,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RACCA-Allows PESC_DBG_INFO[24] to generate an interrupt.,Enable,Disable,40,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RACUR-Allows PESC_DBG_INFO[23] to generate an interrupt.,Enable,Disable,41,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RAUC-Allows PESC_DBG_INFO[22] to generate an interrupt.,Enable,Disable,42,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RQO-Allows PESC_DBG_INFO[21] to generate an interrupt.,Enable,Disable,43,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,FCUV-Allows PESC_DBG_INFO[20] to generate an interrupt.,Enable,Disable,44,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RPE-Allows PESC_DBG_INFO[19] to generate an interrupt.,Enable,Disable,45,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,FCPVWT-Allows PESC_DBG_INFO[18] to generate an interrupt.,Enable,Disable,46,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,DPEOOSD-Allows PESC_DBG_INFO[17] to generate an interrupt.,Enable,Disable,47,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RTWDLE-Allows PESC_DBG_INFO[16] to generate an interrupt.,Enable,Disable,48,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RDWDLE-Allows PESC_DBG_INFO[15] to generate an interrupt.,Enable,Disable,49,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,MRE-Allows PESC_DBG_INFO[14] to generate an interrupt.,Enable,Disable,50,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RTE-Allows PESC_DBG_INFO[13] to generate an interrupt.,Enable,Disable,51,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,ACTO-Allows PESC_DBG_INFO[12] to generate an interrupt.,Enable,Disable,52,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RVDM-Allows PESC_DBG_INFO[11] to generate an interrupt.,Enable,Disable,53,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RUMEP-Allows PESC_DBG_INFO[10] to generate an interrupt.,Enable,Disable,54,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RPTAMRC-Allows PESC_DBG_INFO[9] to generate an interrupt.,Enable,Disable,55,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RPMERC-Allows PESC_DBG_INFO[8] to generate an interrupt.,Enable,Disable,56,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RFEMRC-Allows PESC_DBG_INFO[7] to generate an interrupt.,Enable,Disable,57,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RNFEMRC-Allows PESC_DBG_INFO[6] to generate an interrupt.,Enable,Disable,58,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RCEMRC-Allows PESC_DBG_INFO[5] to generate an interrupt.,Enable,Disable,59,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RPOISON-Allows PESC_DBG_INFO[4] to generate an interrupt.,Enable,Disable,60,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RECRCE-Allows PESC_DBG_INFO[3] to generate an interrupt.,Enable,Disable,61,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RTLPLLE-Allows PESC_DBG_INFO[2] to generate an interrupt.,Enable,Disable,62,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,RTLPMAL-Allows PESC_DBG_INFO[1] to generate an interrupt.,Enable,Disable,63,1,PESC_PESC0_DBG_INFO_EN_HELP,
O,SPOISON-Allows PESC_DBG_INFO[0] to generate an interrupt.,Enable,Disable,64,1,PESC_PESC0_DBG_INFO_EN_HELP,

(PESC1_DBG_INFO_EN),32,PESC(0..1)_DBG_INFO_EN = PESC Debug Information Enable,PESC,PESC_PESC1_DBG_INFO_EN_HELP
T,Reserved-Reserved,1,33,Hex,9,PESC_PESC1_DBG_INFO_EN_HELP,
O,ECRC_E-Allows PESC_DBG_INFO[30] to generate an interrupt.,Enable,Disable,34,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RAWWPP-Allows PESC_DBG_INFO[29] to generate an interrupt.,Enable,Disable,35,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RACPP-Allows PESC_DBG_INFO[28] to generate an interrupt.,Enable,Disable,36,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RAMTLP-Allows PESC_DBG_INFO[27] to generate an interrupt.,Enable,Disable,37,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RARWDNS-Allows PESC_DBG_INFO[26] to generate an interrupt.,Enable,Disable,38,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,CAAR-Allows PESC_DBG_INFO[25] to generate an interrupt.,Enable,Disable,39,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RACCA-Allows PESC_DBG_INFO[24] to generate an interrupt.,Enable,Disable,40,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RACUR-Allows PESC_DBG_INFO[23] to generate an interrupt.,Enable,Disable,41,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RAUC-Allows PESC_DBG_INFO[22] to generate an interrupt.,Enable,Disable,42,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RQO-Allows PESC_DBG_INFO[21] to generate an interrupt.,Enable,Disable,43,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,FCUV-Allows PESC_DBG_INFO[20] to generate an interrupt.,Enable,Disable,44,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RPE-Allows PESC_DBG_INFO[19] to generate an interrupt.,Enable,Disable,45,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,FCPVWT-Allows PESC_DBG_INFO[18] to generate an interrupt.,Enable,Disable,46,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,DPEOOSD-Allows PESC_DBG_INFO[17] to generate an interrupt.,Enable,Disable,47,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RTWDLE-Allows PESC_DBG_INFO[16] to generate an interrupt.,Enable,Disable,48,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RDWDLE-Allows PESC_DBG_INFO[15] to generate an interrupt.,Enable,Disable,49,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,MRE-Allows PESC_DBG_INFO[14] to generate an interrupt.,Enable,Disable,50,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RTE-Allows PESC_DBG_INFO[13] to generate an interrupt.,Enable,Disable,51,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,ACTO-Allows PESC_DBG_INFO[12] to generate an interrupt.,Enable,Disable,52,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RVDM-Allows PESC_DBG_INFO[11] to generate an interrupt.,Enable,Disable,53,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RUMEP-Allows PESC_DBG_INFO[10] to generate an interrupt.,Enable,Disable,54,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RPTAMRC-Allows PESC_DBG_INFO[9] to generate an interrupt.,Enable,Disable,55,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RPMERC-Allows PESC_DBG_INFO[8] to generate an interrupt.,Enable,Disable,56,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RFEMRC-Allows PESC_DBG_INFO[7] to generate an interrupt.,Enable,Disable,57,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RNFEMRC-Allows PESC_DBG_INFO[6] to generate an interrupt.,Enable,Disable,58,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RCEMRC-Allows PESC_DBG_INFO[5] to generate an interrupt.,Enable,Disable,59,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RPOISON-Allows PESC_DBG_INFO[4] to generate an interrupt.,Enable,Disable,60,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RECRCE-Allows PESC_DBG_INFO[3] to generate an interrupt.,Enable,Disable,61,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RTLPLLE-Allows PESC_DBG_INFO[2] to generate an interrupt.,Enable,Disable,62,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,RTLPMAL-Allows PESC_DBG_INFO[1] to generate an interrupt.,Enable,Disable,63,1,PESC_PESC1_DBG_INFO_EN_HELP,
O,SPOISON-Allows PESC_DBG_INFO[0] to generate an interrupt.,Enable,Disable,64,1,PESC_PESC1_DBG_INFO_EN_HELP,

(PESC0_DIAG_STATUS),5,PESC Diagnostic Status,PESC,PESC_PESC0_DIAG_STATUS_HELP
T,Reserved-Reserved,1,60,Hex,15,PESC_PESC0_DIAG_STATUS_HELP,
O,PM_DST-Current power management DSTATE.,Enable,Disable,61,1,PESC_PESC0_DIAG_STATUS_HELP,
O,PM_STAT-Power Management Status.,Enable,Disable,62,1,PESC_PESC0_DIAG_STATUS_HELP,
O,PM_EN-Power Management Event Enable.,Enable,Disable,63,1,PESC_PESC0_DIAG_STATUS_HELP,
O,AUX_EN-Auxilary Power Enable.,Enable,Disable,64,1,PESC_PESC0_DIAG_STATUS_HELP,

(PESC1_DIAG_STATUS),5,PESC Diagnostic Status,PESC,PESC_PESC1_DIAG_STATUS_HELP
T,Reserved-Reserved,1,60,Hex,15,PESC_PESC1_DIAG_STATUS_HELP,
O,PM_DST-Current power management DSTATE.,Enable,Disable,61,1,PESC_PESC1_DIAG_STATUS_HELP,
O,PM_STAT-Power Management Status.,Enable,Disable,62,1,PESC_PESC1_DIAG_STATUS_HELP,
O,PM_EN-Power Management Event Enable.,Enable,Disable,63,1,PESC_PESC1_DIAG_STATUS_HELP,
O,AUX_EN-Auxilary Power Enable.,Enable,Disable,64,1,PESC_PESC1_DIAG_STATUS_HELP,

(PESC0_P2N_BAR0_START),2,PESC PCIe to Npei BAR0 Start,PESC,PESC_PESC0_P2N_BAR0_START_HELP
T,ADDR-The starting address of the 16KB address space that,1,50,Hex,13,PESC_PESC0_P2N_BAR0_START_HELP,
T,Reserved-Reserved,51,14,Hex,4,PESC_PESC0_P2N_BAR0_START_HELP,

(PESC1_P2N_BAR0_START),2,PESC PCIe to Npei BAR0 Start,PESC,PESC_PESC1_P2N_BAR0_START_HELP
T,ADDR-The starting address of the 16KB address space that,1,50,Hex,13,PESC_PESC1_P2N_BAR0_START_HELP,
T,Reserved-Reserved,51,14,Hex,4,PESC_PESC1_P2N_BAR0_START_HELP,

(PESC0_P2N_BAR1_START),2,PESC PCIe to Npei BAR1 Start,PESC,PESC_PESC0_P2N_BAR1_START_HELP
T,ADDR-The starting address of the 64KB address space,1,38,Hex,10,PESC_PESC0_P2N_BAR1_START_HELP,
T,Reserved-Reserved,39,26,Hex,7,PESC_PESC0_P2N_BAR1_START_HELP,

(PESC1_P2N_BAR1_START),2,PESC PCIe to Npei BAR1 Start,PESC,PESC_PESC1_P2N_BAR1_START_HELP
T,ADDR-The starting address of the 64KB address space,1,38,Hex,10,PESC_PESC1_P2N_BAR1_START_HELP,
T,Reserved-Reserved,39,26,Hex,7,PESC_PESC1_P2N_BAR1_START_HELP,

(PESC0_P2N_BAR2_START),2,PESC PCIe to Npei BAR2 Start,PESC,PESC_PESC0_P2N_BAR2_START_HELP
T,ADDR-The starting address of the 2^39 address space,1,25,Hex,7,PESC_PESC0_P2N_BAR2_START_HELP,
T,Reserved-Reserved,26,39,Hex,10,PESC_PESC0_P2N_BAR2_START_HELP,

(PESC1_P2N_BAR2_START),2,PESC PCIe to Npei BAR2 Start,PESC,PESC_PESC1_P2N_BAR2_START_HELP
T,ADDR-The starting address of the 2^39 address space,1,25,Hex,7,PESC_PESC1_P2N_BAR2_START_HELP,
T,Reserved-Reserved,26,39,Hex,10,PESC_PESC1_P2N_BAR2_START_HELP,

(PESC0_P2P_BAR000_END),2,PESC_P2P_BAR#_END = PESC Peer-To-Peer BAR0 End,PESC,PESC_PESC0_P2P_BAR000_END_HELP
T,ADDR-The ending address of the address window created,1,52,Hex,13,PESC_PESC0_P2P_BAR000_END_HELP,
T,Reserved-Reserved,53,12,Hex,3,PESC_PESC0_P2P_BAR000_END_HELP,

(PESC0_P2P_BAR001_END),2,PESC_P2P_BAR#_END = PESC Peer-To-Peer BAR0 End,PESC,PESC_PESC0_P2P_BAR001_END_HELP
T,ADDR-The ending address of the address window created,1,52,Hex,13,PESC_PESC0_P2P_BAR001_END_HELP,
T,Reserved-Reserved,53,12,Hex,3,PESC_PESC0_P2P_BAR001_END_HELP,

(PESC0_P2P_BAR002_END),2,PESC_P2P_BAR#_END = PESC Peer-To-Peer BAR0 End,PESC,PESC_PESC0_P2P_BAR002_END_HELP
T,ADDR-The ending address of the address window created,1,52,Hex,13,PESC_PESC0_P2P_BAR002_END_HELP,
T,Reserved-Reserved,53,12,Hex,3,PESC_PESC0_P2P_BAR002_END_HELP,

(PESC0_P2P_BAR003_END),2,PESC_P2P_BAR#_END = PESC Peer-To-Peer BAR0 End,PESC,PESC_PESC0_P2P_BAR003_END_HELP
T,ADDR-The ending address of the address window created,1,52,Hex,13,PESC_PESC0_P2P_BAR003_END_HELP,
T,Reserved-Reserved,53,12,Hex,3,PESC_PESC0_P2P_BAR003_END_HELP,

(PESC1_P2P_BAR000_END),2,PESC_P2P_BAR#_END = PESC Peer-To-Peer BAR0 End,PESC,PESC_PESC1_P2P_BAR000_END_HELP
T,ADDR-The ending address of the address window created,1,52,Hex,13,PESC_PESC1_P2P_BAR000_END_HELP,
T,Reserved-Reserved,53,12,Hex,3,PESC_PESC1_P2P_BAR000_END_HELP,

(PESC1_P2P_BAR001_END),2,PESC_P2P_BAR#_END = PESC Peer-To-Peer BAR0 End,PESC,PESC_PESC1_P2P_BAR001_END_HELP
T,ADDR-The ending address of the address window created,1,52,Hex,13,PESC_PESC1_P2P_BAR001_END_HELP,
T,Reserved-Reserved,53,12,Hex,3,PESC_PESC1_P2P_BAR001_END_HELP,

(PESC1_P2P_BAR002_END),2,PESC_P2P_BAR#_END = PESC Peer-To-Peer BAR0 End,PESC,PESC_PESC1_P2P_BAR002_END_HELP
T,ADDR-The ending address of the address window created,1,52,Hex,13,PESC_PESC1_P2P_BAR002_END_HELP,
T,Reserved-Reserved,53,12,Hex,3,PESC_PESC1_P2P_BAR002_END_HELP,

(PESC1_P2P_BAR003_END),2,PESC_P2P_BAR#_END = PESC Peer-To-Peer BAR0 End,PESC,PESC_PESC1_P2P_BAR003_END_HELP
T,ADDR-The ending address of the address window created,1,52,Hex,13,PESC_PESC1_P2P_BAR003_END_HELP,
T,Reserved-Reserved,53,12,Hex,3,PESC_PESC1_P2P_BAR003_END_HELP,

(PESC0_P2P_BAR000_START),2,PESC_P2P_BAR#_START = PESC Peer-To-Peer BAR0 Start,PESC,PESC_PESC0_P2P_BAR000_START_HELP
T,ADDR-The starting address of the address window created,1,52,Hex,13,PESC_PESC0_P2P_BAR000_START_HELP,
T,Reserved-Reserved,53,12,Hex,3,PESC_PESC0_P2P_BAR000_START_HELP,

(PESC0_P2P_BAR001_START),2,PESC_P2P_BAR#_START = PESC Peer-To-Peer BAR0 Start,PESC,PESC_PESC0_P2P_BAR001_START_HELP
T,ADDR-The starting address of the address window created,1,52,Hex,13,PESC_PESC0_P2P_BAR001_START_HELP,
T,Reserved-Reserved,53,12,Hex,3,PESC_PESC0_P2P_BAR001_START_HELP,

(PESC0_P2P_BAR002_START),2,PESC_P2P_BAR#_START = PESC Peer-To-Peer BAR0 Start,PESC,PESC_PESC0_P2P_BAR002_START_HELP
T,ADDR-The starting address of the address window created,1,52,Hex,13,PESC_PESC0_P2P_BAR002_START_HELP,
T,Reserved-Reserved,53,12,Hex,3,PESC_PESC0_P2P_BAR002_START_HELP,

(PESC0_P2P_BAR003_START),2,PESC_P2P_BAR#_START = PESC Peer-To-Peer BAR0 Start,PESC,PESC_PESC0_P2P_BAR003_START_HELP
T,ADDR-The starting address of the address window created,1,52,Hex,13,PESC_PESC0_P2P_BAR003_START_HELP,
T,Reserved-Reserved,53,12,Hex,3,PESC_PESC0_P2P_BAR003_START_HELP,

(PESC1_P2P_BAR000_START),2,PESC_P2P_BAR#_START = PESC Peer-To-Peer BAR0 Start,PESC,PESC_PESC1_P2P_BAR000_START_HELP
T,ADDR-The starting address of the address window created,1,52,Hex,13,PESC_PESC1_P2P_BAR000_START_HELP,
T,Reserved-Reserved,53,12,Hex,3,PESC_PESC1_P2P_BAR000_START_HELP,

(PESC1_P2P_BAR001_START),2,PESC_P2P_BAR#_START = PESC Peer-To-Peer BAR0 Start,PESC,PESC_PESC1_P2P_BAR001_START_HELP
T,ADDR-The starting address of the address window created,1,52,Hex,13,PESC_PESC1_P2P_BAR001_START_HELP,
T,Reserved-Reserved,53,12,Hex,3,PESC_PESC1_P2P_BAR001_START_HELP,

(PESC1_P2P_BAR002_START),2,PESC_P2P_BAR#_START = PESC Peer-To-Peer BAR0 Start,PESC,PESC_PESC1_P2P_BAR002_START_HELP
T,ADDR-The starting address of the address window created,1,52,Hex,13,PESC_PESC1_P2P_BAR002_START_HELP,
T,Reserved-Reserved,53,12,Hex,3,PESC_PESC1_P2P_BAR002_START_HELP,

(PESC1_P2P_BAR003_START),2,PESC_P2P_BAR#_START = PESC Peer-To-Peer BAR0 Start,PESC,PESC_PESC1_P2P_BAR003_START_HELP
T,ADDR-The starting address of the address window created,1,52,Hex,13,PESC_PESC1_P2P_BAR003_START_HELP,
T,Reserved-Reserved,53,12,Hex,3,PESC_PESC1_P2P_BAR003_START_HELP,

(PESC0_TLP_CREDITS),8,PESC TLP Credits,PESC,PESC_PESC0_TLP_CREDITS_HELP
T,Reserved-Reserved,1,8,Hex,2,PESC_PESC0_TLP_CREDITS_HELP,
T,PEAI_PPF-TLP credits for Completion TLPs in the Peer.,9,8,Hex,2,PESC_PESC0_TLP_CREDITS_HELP,
T,PESC_CPL-TLP credits for Completion TLPs in the Peer.,17,8,Hex,2,PESC_PESC0_TLP_CREDITS_HELP,
T,PESC_NP-TLP credits for Non=Posted TLPs in the Peer.,25,8,Hex,2,PESC_PESC0_TLP_CREDITS_HELP,
T,PESC_P-TLP credits for Posted TLPs in the Peer.,33,8,Hex,2,PESC_PESC0_TLP_CREDITS_HELP,
T,NPEI_CPL-TLP credits for Completion TLPs in the NPEI.,41,8,Hex,2,PESC_PESC0_TLP_CREDITS_HELP,
T,NPEI_NP-TLP credits for Non=Posted TLPs in the NPEI.,49,8,Hex,2,PESC_PESC0_TLP_CREDITS_HELP,
T,NPEI_P-TLP credits for Posted TLPs in the NPEI.,57,8,Hex,2,PESC_PESC0_TLP_CREDITS_HELP,

(PESC1_TLP_CREDITS),8,PESC TLP Credits,PESC,PESC_PESC1_TLP_CREDITS_HELP
T,Reserved-Reserved,1,8,Hex,2,PESC_PESC1_TLP_CREDITS_HELP,
T,PEAI_PPF-TLP credits for Completion TLPs in the Peer.,9,8,Hex,2,PESC_PESC1_TLP_CREDITS_HELP,
T,PESC_CPL-TLP credits for Completion TLPs in the Peer.,17,8,Hex,2,PESC_PESC1_TLP_CREDITS_HELP,
T,PESC_NP-TLP credits for Non=Posted TLPs in the Peer.,25,8,Hex,2,PESC_PESC1_TLP_CREDITS_HELP,
T,PESC_P-TLP credits for Posted TLPs in the Peer.,33,8,Hex,2,PESC_PESC1_TLP_CREDITS_HELP,
T,NPEI_CPL-TLP credits for Completion TLPs in the NPEI.,41,8,Hex,2,PESC_PESC1_TLP_CREDITS_HELP,
T,NPEI_NP-TLP credits for Non=Posted TLPs in the NPEI.,49,8,Hex,2,PESC_PESC1_TLP_CREDITS_HELP,
T,NPEI_P-TLP credits for Posted TLPs in the NPEI.,57,8,Hex,2,PESC_PESC1_TLP_CREDITS_HELP,

(PIP_BCK_PRS),5,PIP's Back Pressure Register,PIP,PIP_PIP_BCK_PRS_HELP
O,BCKPRS-PIP is currently asserting backpressure to IOB,Enable,Disable,1,1,PIP_PIP_BCK_PRS_HELP,
T,Reserved-Reserved,2,50,Hex,13,PIP_PIP_BCK_PRS_HELP,
T,HIWATER-Water mark in the todo list to assert backpressure,52,5,Hex,2,PIP_PIP_BCK_PRS_HELP,
T,Reserved-Reserved,57,3,Hex,1,PIP_PIP_BCK_PRS_HELP,
T,LOWATER-Water mark in the todo list to release backpressure,60,5,Hex,2,PIP_PIP_BCK_PRS_HELP,

(PIP_BIST_STATUS),2,PIP's BIST Results,PIP,PIP_PIP_BIST_STATUS_HELP
T,Reserved-Reserved,1,46,Hex,12,PIP_PIP_BIST_STATUS_HELP,
T,BIST-BIST Results.,47,18,Hex,5,PIP_PIP_BIST_STATUS_HELP,

(PIP_DEC_IPSEC0),4,UDP or TCP ports to watch for DEC IPSEC,PIP,PIP_PIP_DEC_IPSEC0_HELP
T,Reserved-Reserved,1,46,Hex,12,PIP_PIP_DEC_IPSEC0_HELP,
O,TCP-This DPRT should be used for TCP packets,Enable,Disable,47,1,PIP_PIP_DEC_IPSEC0_HELP,
O,UDP-This DPRT should be used for UDP packets,Enable,Disable,48,1,PIP_PIP_DEC_IPSEC0_HELP,
T,DPRT-UDP or TCP destination port to match on,49,16,Hex,4,PIP_PIP_DEC_IPSEC0_HELP,

(PIP_DEC_IPSEC1),4,UDP or TCP ports to watch for DEC IPSEC,PIP,PIP_PIP_DEC_IPSEC1_HELP
T,Reserved-Reserved,1,46,Hex,12,PIP_PIP_DEC_IPSEC1_HELP,
O,TCP-This DPRT should be used for TCP packets,Enable,Disable,47,1,PIP_PIP_DEC_IPSEC1_HELP,
O,UDP-This DPRT should be used for UDP packets,Enable,Disable,48,1,PIP_PIP_DEC_IPSEC1_HELP,
T,DPRT-UDP or TCP destination port to match on,49,16,Hex,4,PIP_PIP_DEC_IPSEC1_HELP,

(PIP_DEC_IPSEC2),4,UDP or TCP ports to watch for DEC IPSEC,PIP,PIP_PIP_DEC_IPSEC2_HELP
T,Reserved-Reserved,1,46,Hex,12,PIP_PIP_DEC_IPSEC2_HELP,
O,TCP-This DPRT should be used for TCP packets,Enable,Disable,47,1,PIP_PIP_DEC_IPSEC2_HELP,
O,UDP-This DPRT should be used for UDP packets,Enable,Disable,48,1,PIP_PIP_DEC_IPSEC2_HELP,
T,DPRT-UDP or TCP destination port to match on,49,16,Hex,4,PIP_PIP_DEC_IPSEC2_HELP,

(PIP_DEC_IPSEC3),4,UDP or TCP ports to watch for DEC IPSEC,PIP,PIP_PIP_DEC_IPSEC3_HELP
T,Reserved-Reserved,1,46,Hex,12,PIP_PIP_DEC_IPSEC3_HELP,
O,TCP-This DPRT should be used for TCP packets,Enable,Disable,47,1,PIP_PIP_DEC_IPSEC3_HELP,
O,UDP-This DPRT should be used for UDP packets,Enable,Disable,48,1,PIP_PIP_DEC_IPSEC3_HELP,
T,DPRT-UDP or TCP destination port to match on,49,16,Hex,4,PIP_PIP_DEC_IPSEC3_HELP,

(PIP_DSA_SRC_GRP),16,Type=RSL,PIP,PIP_PIP_DSA_SRC_GRP_HELP
T,MAP15-DSA Group Algorithm,1,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP14-DSA Group Algorithm,5,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP13-DSA Group Algorithm,9,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP12-DSA Group Algorithm,13,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP11-DSA Group Algorithm,17,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP10-DSA Group Algorithm,21,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP9-DSA Group Algorithm,25,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP8-DSA Group Algorithm,29,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP7-DSA Group Algorithm,33,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP6-DSA Group Algorithm,37,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP5-DSA Group Algorithm,41,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP4-DSA Group Algorithm,45,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP3-DSA Group Algorithm,49,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP2-DSA Group Algorithm,53,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP1-DSA Group Algorithm,57,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP0-DSA Group Algorithm,61,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,

(PIP_DSA_VID_GRP),16,Type=RSL,PIP,PIP_PIP_DSA_VID_GRP_HELP
T,MAP15-DSA Group Algorithm,1,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP14-DSA Group Algorithm,5,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP13-DSA Group Algorithm,9,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP12-DSA Group Algorithm,13,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP11-DSA Group Algorithm,17,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP10-DSA Group Algorithm,21,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP9-DSA Group Algorithm,25,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP8-DSA Group Algorithm,29,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP7-DSA Group Algorithm,33,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP6-DSA Group Algorithm,37,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP5-DSA Group Algorithm,41,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP4-DSA Group Algorithm,45,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP3-DSA Group Algorithm,49,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP2-DSA Group Algorithm,53,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP1-DSA Group Algorithm,57,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP0-DSA Group Algorithm,61,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,

(PIP_FRM_LEN_CHK0),3,Type=RSL,PIP,PIP_PIP_FRM_LEN_CHK0_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_FRM_LEN_CHK0_HELP,
T,MAXLEN-Byte count for Max=sized frame check,33,16,Hex,4,PIP_PIP_FRM_LEN_CHK0_HELP,
T,MINLEN-Byte count for Min=sized frame check,49,16,Hex,4,PIP_PIP_FRM_LEN_CHK0_HELP,

(PIP_FRM_LEN_CHK1),3,Type=RSL,PIP,PIP_PIP_FRM_LEN_CHK1_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_FRM_LEN_CHK1_HELP,
T,MAXLEN-Byte count for Max=sized frame check,33,16,Hex,4,PIP_PIP_FRM_LEN_CHK1_HELP,
T,MINLEN-Byte count for Min=sized frame check,49,16,Hex,4,PIP_PIP_FRM_LEN_CHK1_HELP,

(PIP_GBL_CFG),8,PIP's Global Config Register,PIP,PIP_PIP_GBL_CFG_HELP
T,Reserved-Reserved,1,45,Hex,12,PIP_PIP_GBL_CFG_HELP,
O,TAG_SYN-Do not include src_crc for TCP/SYN&!ACK packets,Enable,Disable,46,1,PIP_PIP_GBL_CFG_HELP,
O,IP6_UDP-IPv6/UDP checksum is not optional,Enable,Disable,47,1,PIP_PIP_GBL_CFG_HELP,
O,MAX_L2-Config bit to choose the largest L2 frame size,Enable,Disable,48,1,PIP_PIP_GBL_CFG_HELP,
T,Reserved-Reserved,49,5,Hex,2,PIP_PIP_GBL_CFG_HELP,
T,RAW_SHF-RAW Packet shift amount,54,3,Hex,1,PIP_PIP_GBL_CFG_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_GBL_CFG_HELP,
T,NIP_SHF-Non=IP shift amount,62,3,Hex,1,PIP_PIP_GBL_CFG_HELP,

(PIP_GBL_CTL),22,PIP's Global Control Register,PIP,PIP_PIP_GBL_CTL_HELP
T,Reserved-Reserved,1,37,Hex,10,PIP_PIP_GBL_CTL_HELP,
O,DSA_GRP_TVID-DSA Group Algorithm,Enable,Disable,38,1,PIP_PIP_GBL_CTL_HELP,
O,DSA_GRP_SCMD-DSA Group Algorithm,Enable,Disable,39,1,PIP_PIP_GBL_CTL_HELP,
O,DSA_GRP_SID-DSA Group Algorithm,Enable,Disable,40,1,PIP_PIP_GBL_CTL_HELP,
T,Reserved-Reserved,41,3,Hex,1,PIP_PIP_GBL_CTL_HELP,
O,RING_EN-Enable PCIe ring information in WQE,Enable,Disable,44,1,PIP_PIP_GBL_CTL_HELP,
T,Reserved-Reserved,45,3,Hex,1,PIP_PIP_GBL_CTL_HELP,
O,IGNRS-Ignore the PKT_INST_HDR[RS] bit when set,Enable,Disable,48,1,PIP_PIP_GBL_CTL_HELP,
O,VS_WQE-Which DSA/VLAN CFI/ID to use when VLAN Stacking,Enable,Disable,49,1,PIP_PIP_GBL_CTL_HELP,
O,VS_QOS-Which DSA/VLAN priority to use when VLAN Stacking,Enable,Disable,50,1,PIP_PIP_GBL_CTL_HELP,
O,L2_MAL-Enable L2 malformed packet check,Enable,Disable,51,1,PIP_PIP_GBL_CTL_HELP,
O,TCP_FLAG-Enable TCP flags checks,Enable,Disable,52,1,PIP_PIP_GBL_CTL_HELP,
O,L4_LEN-Enable TCP/UDP length check,Enable,Disable,53,1,PIP_PIP_GBL_CTL_HELP,
O,L4_CHK-Enable TCP/UDP checksum check,Enable,Disable,54,1,PIP_PIP_GBL_CTL_HELP,
O,L4_PRT-Enable TCP/UDP illegal port check,Enable,Disable,55,1,PIP_PIP_GBL_CTL_HELP,
O,L4_MAL-Enable TCP/UDP malformed packet check,Enable,Disable,56,1,PIP_PIP_GBL_CTL_HELP,
T,Reserved-Reserved,57,2,Hex,1,PIP_PIP_GBL_CTL_HELP,
T,IP6_EEXT-Enable IPv6 early extension headers,59,2,Hex,1,PIP_PIP_GBL_CTL_HELP,
O,IP4_OPTS-Enable IPv4 options check,Enable,Disable,61,1,PIP_PIP_GBL_CTL_HELP,
O,IP_HOP-Enable TTL (IPv4) / hop (IPv6) check,Enable,Disable,62,1,PIP_PIP_GBL_CTL_HELP,
O,IP_MAL-Enable malformed check,Enable,Disable,63,1,PIP_PIP_GBL_CTL_HELP,
O,IP_CHK-Enable IPv4 header checksum check,Enable,Disable,64,1,PIP_PIP_GBL_CTL_HELP,

(PIP_HG_PRI_QOS),6,Type=RSL,PIP,PIP_PIP_HG_PRI_QOS_HELP
T,Reserved-Reserved,1,51,Hex,13,PIP_PIP_HG_PRI_QOS_HELP,
O,UP_QOS-When written to '1' updates the entry in the,Enable,Disable,52,1,PIP_PIP_HG_PRI_QOS_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,PIP_PIP_HG_PRI_QOS_HELP,
T,QOS-QOS Map level to priority,54,3,Hex,1,PIP_PIP_HG_PRI_QOS_HELP,
T,Reserved-Reserved,57,2,Hex,1,PIP_PIP_HG_PRI_QOS_HELP,
T,PRI-The priority level from HiGig header,59,6,Hex,2,PIP_PIP_HG_PRI_QOS_HELP,

(PIP_INT_EN),14,PIP's Interrupt Enable Register,PIP,PIP_PIP_INT_EN_HELP
T,Reserved-Reserved,1,51,Hex,13,PIP_PIP_INT_EN_HELP,
O,PUNYERR-Frame was received with length <=4B when CRC,Enable,Disable,52,1,PIP_PIP_INT_EN_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,53,1,PIP_PIP_INT_EN_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,54,1,PIP_PIP_INT_EN_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,55,1,PIP_PIP_INT_EN_HELP,
O,BEPERR-Parity Error in back end memory,Enable,Disable,56,1,PIP_PIP_INT_EN_HELP,
O,FEPERR-Parity Error in front end memory,Enable,Disable,57,1,PIP_PIP_INT_EN_HELP,
O,TODOOVR-Todo list overflow (see PIP_BCK_PRS[HIWATER]),Enable,Disable,58,1,PIP_PIP_INT_EN_HELP,
O,SKPRUNT-Packet was engulfed by skipper,Enable,Disable,59,1,PIP_PIP_INT_EN_HELP,
O,BADTAG-A bad tag was sent from IPD,Enable,Disable,60,1,PIP_PIP_INT_EN_HELP,
O,PRTNXA-Non=existent port,Enable,Disable,61,1,PIP_PIP_INT_EN_HELP,
O,BCKPRS-PIP asserted backpressure,Enable,Disable,62,1,PIP_PIP_INT_EN_HELP,
O,CRCERR-PIP calculated bad CRC,Enable,Disable,63,1,PIP_PIP_INT_EN_HELP,
O,PKTDRP-Packet Dropped due to QOS,Enable,Disable,64,1,PIP_PIP_INT_EN_HELP,

(PIP_INT_REG),14,PIP's Interrupt Register,PIP,PIP_PIP_INT_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PIP_PIP_INT_REG_HELP,
O,PUNYERR-Frame was received with length <=4B when CRC,Enable,Disable,52,1,PIP_PIP_INT_REG_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,53,1,PIP_PIP_INT_REG_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,54,1,PIP_PIP_INT_REG_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,55,1,PIP_PIP_INT_REG_HELP,
O,BEPERR-Parity Error in back end memory,Enable,Disable,56,1,PIP_PIP_INT_REG_HELP,
O,FEPERR-Parity Error in front end memory,Enable,Disable,57,1,PIP_PIP_INT_REG_HELP,
O,TODOOVR-Todo list overflow (see PIP_BCK_PRS[HIWATER]),Enable,Disable,58,1,PIP_PIP_INT_REG_HELP,
O,SKPRUNT-Packet was engulfed by skipper,Enable,Disable,59,1,PIP_PIP_INT_REG_HELP,
O,BADTAG-A bad tag was sent from IPD,Enable,Disable,60,1,PIP_PIP_INT_REG_HELP,
O,PRTNXA-Non=existent port,Enable,Disable,61,1,PIP_PIP_INT_REG_HELP,
O,BCKPRS-PIP asserted backpressure,Enable,Disable,62,1,PIP_PIP_INT_REG_HELP,
O,CRCERR-PIP calculated bad CRC,Enable,Disable,63,1,PIP_PIP_INT_REG_HELP,
O,PKTDRP-Packet Dropped due to QOS,Enable,Disable,64,1,PIP_PIP_INT_REG_HELP,

(PIP_IP_OFFSET),2,Location of the IP in the workQ entry,PIP,PIP_PIP_IP_OFFSET_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_IP_OFFSET_HELP,
T,OFFSET-Number of 8B ticks to include in workQ entry,62,3,Hex,1,PIP_PIP_IP_OFFSET_HELP,

(PIP_PRT_CFG0),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG0_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG0_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG0_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG0_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG0_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG0_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG0_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG0_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG0_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG0_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG0_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG0_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG0_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG0_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG0_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG0_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG0_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG0_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG0_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG0_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG0_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG0_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG0_HELP,

(PIP_PRT_CFG1),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG1_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG1_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG1_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG1_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG1_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG1_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG1_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG1_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG1_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG1_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG1_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG1_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG1_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG1_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG1_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG1_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG1_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG1_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG1_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG1_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG1_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG1_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG1_HELP,

(PIP_PRT_CFG2),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG2_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG2_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG2_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG2_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG2_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG2_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG2_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG2_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG2_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG2_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG2_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG2_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG2_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG2_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG2_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG2_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG2_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG2_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG2_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG2_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG2_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG2_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG2_HELP,

(PIP_PRT_CFG3),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG3_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG3_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG3_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG3_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG3_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG3_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG3_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG3_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG3_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG3_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG3_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG3_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG3_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG3_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG3_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG3_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG3_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG3_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG3_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG3_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG3_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG3_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG3_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG3_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG3_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG3_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG3_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG3_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG3_HELP,

(PIP_PRT_CFG16),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG16_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG16_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG16_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG16_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG16_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG16_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG16_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG16_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG16_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG16_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG16_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG16_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG16_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG16_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG16_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG16_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG16_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG16_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG16_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG16_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG16_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG16_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG16_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG16_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG16_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG16_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG16_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG16_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG16_HELP,

(PIP_PRT_CFG17),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG17_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG17_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG17_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG17_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG17_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG17_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG17_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG17_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG17_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG17_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG17_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG17_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG17_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG17_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG17_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG17_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG17_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG17_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG17_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG17_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG17_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG17_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG17_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG17_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG17_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG17_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG17_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG17_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG17_HELP,

(PIP_PRT_CFG18),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG18_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG18_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG18_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG18_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG18_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG18_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG18_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG18_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG18_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG18_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG18_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG18_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG18_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG18_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG18_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG18_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG18_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG18_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG18_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG18_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG18_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG18_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG18_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG18_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG18_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG18_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG18_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG18_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG18_HELP,

(PIP_PRT_CFG19),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG19_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG19_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG19_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG19_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG19_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG19_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG19_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG19_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG19_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG19_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG19_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG19_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG19_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG19_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG19_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG19_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG19_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG19_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG19_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG19_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG19_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG19_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG19_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG19_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG19_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG19_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG19_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG19_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG19_HELP,

(PIP_PRT_CFG32),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG32_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG32_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG32_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG32_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG32_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG32_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG32_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG32_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG32_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG32_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG32_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG32_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG32_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG32_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG32_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG32_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG32_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG32_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG32_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG32_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG32_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG32_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG32_HELP,

(PIP_PRT_CFG33),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG33_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG33_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG33_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG33_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG33_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG33_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG33_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG33_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG33_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG33_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG33_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG33_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG33_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG33_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG33_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG33_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG33_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG33_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG33_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG33_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG33_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG33_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG33_HELP,

(PIP_PRT_CFG34),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG34_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG34_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG34_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG34_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG34_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG34_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG34_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG34_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG34_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG34_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG34_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG34_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG34_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG34_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG34_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG34_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG34_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG34_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG34_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG34_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG34_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG34_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG34_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG34_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG34_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG34_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG34_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG34_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG34_HELP,

(PIP_PRT_CFG35),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG35_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG35_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG35_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG35_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG35_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG35_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG35_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG35_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG35_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG35_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG35_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG35_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG35_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG35_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG35_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG35_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG35_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG35_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG35_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG35_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG35_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG35_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG35_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG35_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG35_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG35_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG35_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG35_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG35_HELP,

(PIP_PRT_CFG36),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG36_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG36_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG36_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG36_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG36_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG36_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG36_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG36_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG36_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG36_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG36_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG36_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG36_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG36_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG36_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG36_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG36_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG36_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG36_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG36_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG36_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG36_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG36_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG36_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG36_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG36_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG36_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG36_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG36_HELP,

(PIP_PRT_CFG37),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG37_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG37_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG37_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG37_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG37_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG37_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG37_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG37_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG37_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG37_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG37_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG37_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG37_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG37_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG37_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG37_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG37_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG37_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG37_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG37_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG37_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG37_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG37_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG37_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG37_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG37_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG37_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG37_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG37_HELP,

(PIP_PRT_CFG38),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG38_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG38_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG38_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG38_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG38_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG38_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG38_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG38_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG38_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG38_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG38_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG38_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG38_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG38_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG38_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG38_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG38_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG38_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG38_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG38_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG38_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG38_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG38_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG38_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG38_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG38_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG38_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG38_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG38_HELP,

(PIP_PRT_CFG39),28,X = Per port config information,PIP,PIP_PIP_PRT_CFG39_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG39_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG39_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG39_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG39_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG39_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG39_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG39_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG39_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG39_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG39_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG39_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG39_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG39_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG39_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG39_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG39_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG39_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG39_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG39_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG39_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG39_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG39_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG39_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG39_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG39_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG39_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG39_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG39_HELP,

(PIP_PRT_TAG0),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG0_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG0_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG0_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG0_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG0_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG0_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG0_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG0_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG0_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG0_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG0_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG0_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG0_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG0_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG0_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG0_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG0_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG0_HELP,

(PIP_PRT_TAG1),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG1_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG1_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG1_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG1_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG1_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG1_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG1_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG1_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG1_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG1_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG1_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG1_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG1_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG1_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG1_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG1_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG1_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG1_HELP,

(PIP_PRT_TAG2),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG2_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG2_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG2_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG2_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG2_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG2_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG2_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG2_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG2_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG2_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG2_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG2_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG2_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG2_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG2_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG2_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG2_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG2_HELP,

(PIP_PRT_TAG3),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG3_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG3_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG3_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG3_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG3_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG3_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG3_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG3_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG3_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG3_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG3_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG3_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG3_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG3_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG3_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG3_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG3_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG3_HELP,

(PIP_PRT_TAG16),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG16_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG16_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG16_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG16_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG16_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG16_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG16_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG16_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG16_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG16_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG16_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG16_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG16_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG16_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG16_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG16_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG16_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG16_HELP,

(PIP_PRT_TAG17),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG17_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG17_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG17_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG17_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG17_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG17_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG17_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG17_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG17_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG17_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG17_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG17_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG17_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG17_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG17_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG17_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG17_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG17_HELP,

(PIP_PRT_TAG18),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG18_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG18_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG18_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG18_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG18_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG18_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG18_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG18_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG18_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG18_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG18_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG18_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG18_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG18_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG18_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG18_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG18_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG18_HELP,

(PIP_PRT_TAG19),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG19_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG19_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG19_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG19_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG19_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG19_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG19_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG19_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG19_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG19_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG19_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG19_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG19_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG19_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG19_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG19_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG19_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG19_HELP,

(PIP_PRT_TAG32),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG32_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG32_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG32_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG32_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG32_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG32_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG32_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG32_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG32_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG32_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG32_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG32_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG32_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG32_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG32_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG32_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG32_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG32_HELP,

(PIP_PRT_TAG33),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG33_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG33_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG33_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG33_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG33_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG33_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG33_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG33_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG33_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG33_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG33_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG33_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG33_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG33_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG33_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG33_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG33_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG33_HELP,

(PIP_PRT_TAG34),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG34_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG34_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG34_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG34_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG34_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG34_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG34_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG34_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG34_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG34_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG34_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG34_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG34_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG34_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG34_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG34_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG34_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG34_HELP,

(PIP_PRT_TAG35),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG35_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG35_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG35_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG35_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG35_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG35_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG35_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG35_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG35_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG35_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG35_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG35_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG35_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG35_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG35_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG35_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG35_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG35_HELP,

(PIP_PRT_TAG36),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG36_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG36_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG36_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG36_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG36_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG36_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG36_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG36_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG36_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG36_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG36_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG36_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG36_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG36_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG36_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG36_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG36_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG36_HELP,

(PIP_PRT_TAG37),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG37_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG37_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG37_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG37_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG37_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG37_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG37_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG37_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG37_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG37_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG37_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG37_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG37_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG37_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG37_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG37_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG37_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG37_HELP,

(PIP_PRT_TAG38),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG38_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG38_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG38_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG38_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG38_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG38_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG38_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG38_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG38_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG38_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG38_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG38_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG38_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG38_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG38_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG38_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG38_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG38_HELP,

(PIP_PRT_TAG39),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG39_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG39_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG39_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG39_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG39_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG39_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG39_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG39_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG39_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG39_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG39_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG39_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG39_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG39_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG39_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG39_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG39_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG39_HELP,

(PIP_QOS_DIFF0),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF0_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF0_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF0_HELP,

(PIP_QOS_DIFF1),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF1_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF1_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF1_HELP,

(PIP_QOS_DIFF2),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF2_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF2_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF2_HELP,

(PIP_QOS_DIFF3),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF3_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF3_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF3_HELP,

(PIP_QOS_DIFF4),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF4_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF4_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF4_HELP,

(PIP_QOS_DIFF5),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF5_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF5_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF5_HELP,

(PIP_QOS_DIFF6),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF6_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF6_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF6_HELP,

(PIP_QOS_DIFF7),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF7_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF7_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF7_HELP,

(PIP_QOS_DIFF8),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF8_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF8_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF8_HELP,

(PIP_QOS_DIFF9),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF9_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF9_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF9_HELP,

(PIP_QOS_DIFF10),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF10_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF10_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF10_HELP,

(PIP_QOS_DIFF11),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF11_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF11_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF11_HELP,

(PIP_QOS_DIFF12),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF12_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF12_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF12_HELP,

(PIP_QOS_DIFF13),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF13_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF13_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF13_HELP,

(PIP_QOS_DIFF14),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF14_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF14_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF14_HELP,

(PIP_QOS_DIFF15),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF15_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF15_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF15_HELP,

(PIP_QOS_DIFF16),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF16_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF16_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF16_HELP,

(PIP_QOS_DIFF17),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF17_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF17_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF17_HELP,

(PIP_QOS_DIFF18),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF18_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF18_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF18_HELP,

(PIP_QOS_DIFF19),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF19_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF19_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF19_HELP,

(PIP_QOS_DIFF20),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF20_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF20_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF20_HELP,

(PIP_QOS_DIFF21),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF21_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF21_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF21_HELP,

(PIP_QOS_DIFF22),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF22_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF22_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF22_HELP,

(PIP_QOS_DIFF23),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF23_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF23_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF23_HELP,

(PIP_QOS_DIFF24),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF24_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF24_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF24_HELP,

(PIP_QOS_DIFF25),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF25_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF25_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF25_HELP,

(PIP_QOS_DIFF26),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF26_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF26_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF26_HELP,

(PIP_QOS_DIFF27),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF27_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF27_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF27_HELP,

(PIP_QOS_DIFF28),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF28_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF28_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF28_HELP,

(PIP_QOS_DIFF29),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF29_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF29_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF29_HELP,

(PIP_QOS_DIFF30),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF30_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF30_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF30_HELP,

(PIP_QOS_DIFF31),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF31_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF31_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF31_HELP,

(PIP_QOS_DIFF32),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF32_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF32_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF32_HELP,

(PIP_QOS_DIFF33),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF33_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF33_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF33_HELP,

(PIP_QOS_DIFF34),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF34_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF34_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF34_HELP,

(PIP_QOS_DIFF35),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF35_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF35_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF35_HELP,

(PIP_QOS_DIFF36),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF36_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF36_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF36_HELP,

(PIP_QOS_DIFF37),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF37_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF37_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF37_HELP,

(PIP_QOS_DIFF38),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF38_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF38_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF38_HELP,

(PIP_QOS_DIFF39),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF39_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF39_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF39_HELP,

(PIP_QOS_DIFF40),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF40_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF40_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF40_HELP,

(PIP_QOS_DIFF41),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF41_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF41_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF41_HELP,

(PIP_QOS_DIFF42),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF42_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF42_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF42_HELP,

(PIP_QOS_DIFF43),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF43_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF43_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF43_HELP,

(PIP_QOS_DIFF44),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF44_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF44_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF44_HELP,

(PIP_QOS_DIFF45),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF45_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF45_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF45_HELP,

(PIP_QOS_DIFF46),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF46_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF46_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF46_HELP,

(PIP_QOS_DIFF47),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF47_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF47_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF47_HELP,

(PIP_QOS_DIFF48),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF48_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF48_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF48_HELP,

(PIP_QOS_DIFF49),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF49_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF49_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF49_HELP,

(PIP_QOS_DIFF50),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF50_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF50_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF50_HELP,

(PIP_QOS_DIFF51),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF51_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF51_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF51_HELP,

(PIP_QOS_DIFF52),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF52_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF52_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF52_HELP,

(PIP_QOS_DIFF53),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF53_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF53_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF53_HELP,

(PIP_QOS_DIFF54),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF54_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF54_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF54_HELP,

(PIP_QOS_DIFF55),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF55_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF55_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF55_HELP,

(PIP_QOS_DIFF56),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF56_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF56_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF56_HELP,

(PIP_QOS_DIFF57),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF57_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF57_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF57_HELP,

(PIP_QOS_DIFF58),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF58_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF58_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF58_HELP,

(PIP_QOS_DIFF59),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF59_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF59_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF59_HELP,

(PIP_QOS_DIFF60),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF60_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF60_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF60_HELP,

(PIP_QOS_DIFF61),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF61_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF61_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF61_HELP,

(PIP_QOS_DIFF62),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF62_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF62_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF62_HELP,

(PIP_QOS_DIFF63),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF63_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF63_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF63_HELP,

(PIP_QOS_VLAN0),4,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN0_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN0_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN0_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN0_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN0_HELP,

(PIP_QOS_VLAN1),4,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN1_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN1_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN1_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN1_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN1_HELP,

(PIP_QOS_VLAN2),4,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN2_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN2_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN2_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN2_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN2_HELP,

(PIP_QOS_VLAN3),4,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN3_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN3_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN3_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN3_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN3_HELP,

(PIP_QOS_VLAN4),4,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN4_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN4_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN4_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN4_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN4_HELP,

(PIP_QOS_VLAN5),4,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN5_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN5_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN5_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN5_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN5_HELP,

(PIP_QOS_VLAN6),4,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN6_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN6_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN6_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN6_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN6_HELP,

(PIP_QOS_VLAN7),4,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN7_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN7_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN7_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN7_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN7_HELP,

(PIP_QOS_WATCH0),9,X = QOS Watcher Tables,PIP,PIP_PIP_QOS_WATCH0_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH0_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH0_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH0_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH0_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH0_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH0_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH0_HELP,
T,MATCH_TYPE-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH0_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH0_HELP,

(PIP_QOS_WATCH1),9,X = QOS Watcher Tables,PIP,PIP_PIP_QOS_WATCH1_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH1_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH1_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH1_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH1_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH1_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH1_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH1_HELP,
T,MATCH_TYPE-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH1_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH1_HELP,

(PIP_QOS_WATCH2),9,X = QOS Watcher Tables,PIP,PIP_PIP_QOS_WATCH2_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH2_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH2_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH2_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH2_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH2_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH2_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH2_HELP,
T,MATCH_TYPE-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH2_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH2_HELP,

(PIP_QOS_WATCH3),9,X = QOS Watcher Tables,PIP,PIP_PIP_QOS_WATCH3_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH3_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH3_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH3_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH3_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH3_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH3_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH3_HELP,
T,MATCH_TYPE-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH3_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH3_HELP,

(PIP_QOS_WATCH4),9,X = QOS Watcher Tables,PIP,PIP_PIP_QOS_WATCH4_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH4_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH4_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH4_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH4_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH4_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH4_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH4_HELP,
T,MATCH_TYPE-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH4_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH4_HELP,

(PIP_QOS_WATCH5),9,X = QOS Watcher Tables,PIP,PIP_PIP_QOS_WATCH5_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH5_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH5_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH5_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH5_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH5_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH5_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH5_HELP,
T,MATCH_TYPE-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH5_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH5_HELP,

(PIP_QOS_WATCH6),9,X = QOS Watcher Tables,PIP,PIP_PIP_QOS_WATCH6_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH6_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH6_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH6_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH6_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH6_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH6_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH6_HELP,
T,MATCH_TYPE-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH6_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH6_HELP,

(PIP_QOS_WATCH7),9,X = QOS Watcher Tables,PIP,PIP_PIP_QOS_WATCH7_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH7_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH7_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH7_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH7_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH7_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH7_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH7_HELP,
T,MATCH_TYPE-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH7_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH7_HELP,

(PIP_RAW_WORD),2,The RAW Word2 of the workQ entry.,PIP,PIP_PIP_RAW_WORD_HELP
T,Reserved-Reserved,1,8,Hex,2,PIP_PIP_RAW_WORD_HELP,
T,WORD-Word2 of the workQ entry,9,56,Hex,14,PIP_PIP_RAW_WORD_HELP,

(PIP_SFT_RST),2,PIP Soft Reset,PIP,PIP_PIP_SFT_RST_HELP
T,Reserved-Reserved,1,63,Hex,16,PIP_PIP_SFT_RST_HELP,
O,RST-Soft Reset,Enable,Disable,64,1,PIP_PIP_SFT_RST_HELP,

(PIP_STAT0_PRT0),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT0_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT0_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT0_HELP,

(PIP_STAT0_PRT1),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT1_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT1_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT1_HELP,

(PIP_STAT0_PRT2),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT2_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT2_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT2_HELP,

(PIP_STAT0_PRT3),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT3_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT3_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT3_HELP,

(PIP_STAT0_PRT16),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT16_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT16_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT16_HELP,

(PIP_STAT0_PRT17),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT17_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT17_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT17_HELP,

(PIP_STAT0_PRT18),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT18_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT18_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT18_HELP,

(PIP_STAT0_PRT19),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT19_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT19_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT19_HELP,

(PIP_STAT0_PRT32),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT32_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT32_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT32_HELP,

(PIP_STAT0_PRT33),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT33_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT33_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT33_HELP,

(PIP_STAT0_PRT34),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT34_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT34_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT34_HELP,

(PIP_STAT0_PRT35),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT35_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT35_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT35_HELP,

(PIP_STAT0_PRT36),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT36_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT36_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT36_HELP,

(PIP_STAT0_PRT37),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT37_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT37_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT37_HELP,

(PIP_STAT0_PRT38),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT38_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT38_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT38_HELP,

(PIP_STAT0_PRT39),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT39_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT39_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT39_HELP,

(PIP_STAT1_PRT0),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT0_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT0_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT0_HELP,

(PIP_STAT1_PRT1),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT1_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT1_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT1_HELP,

(PIP_STAT1_PRT2),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT2_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT2_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT2_HELP,

(PIP_STAT1_PRT3),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT3_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT3_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT3_HELP,

(PIP_STAT1_PRT16),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT16_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT16_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT16_HELP,

(PIP_STAT1_PRT17),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT17_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT17_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT17_HELP,

(PIP_STAT1_PRT18),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT18_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT18_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT18_HELP,

(PIP_STAT1_PRT19),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT19_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT19_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT19_HELP,

(PIP_STAT1_PRT32),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT32_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT32_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT32_HELP,

(PIP_STAT1_PRT33),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT33_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT33_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT33_HELP,

(PIP_STAT1_PRT34),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT34_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT34_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT34_HELP,

(PIP_STAT1_PRT35),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT35_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT35_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT35_HELP,

(PIP_STAT1_PRT36),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT36_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT36_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT36_HELP,

(PIP_STAT1_PRT37),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT37_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT37_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT37_HELP,

(PIP_STAT1_PRT38),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT38_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT38_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT38_HELP,

(PIP_STAT1_PRT39),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT39_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT39_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT39_HELP,

(PIP_STAT2_PRT0),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT0_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT0_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT0_HELP,

(PIP_STAT2_PRT1),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT1_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT1_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT1_HELP,

(PIP_STAT2_PRT2),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT2_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT2_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT2_HELP,

(PIP_STAT2_PRT3),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT3_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT3_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT3_HELP,

(PIP_STAT2_PRT16),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT16_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT16_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT16_HELP,

(PIP_STAT2_PRT17),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT17_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT17_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT17_HELP,

(PIP_STAT2_PRT18),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT18_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT18_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT18_HELP,

(PIP_STAT2_PRT19),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT19_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT19_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT19_HELP,

(PIP_STAT2_PRT32),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT32_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT32_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT32_HELP,

(PIP_STAT2_PRT33),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT33_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT33_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT33_HELP,

(PIP_STAT2_PRT34),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT34_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT34_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT34_HELP,

(PIP_STAT2_PRT35),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT35_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT35_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT35_HELP,

(PIP_STAT2_PRT36),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT36_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT36_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT36_HELP,

(PIP_STAT2_PRT37),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT37_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT37_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT37_HELP,

(PIP_STAT2_PRT38),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT38_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT38_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT38_HELP,

(PIP_STAT2_PRT39),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT39_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT39_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT39_HELP,

(PIP_STAT3_PRT0),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT0_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT0_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT0_HELP,

(PIP_STAT3_PRT1),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT1_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT1_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT1_HELP,

(PIP_STAT3_PRT2),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT2_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT2_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT2_HELP,

(PIP_STAT3_PRT3),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT3_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT3_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT3_HELP,

(PIP_STAT3_PRT16),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT16_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT16_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT16_HELP,

(PIP_STAT3_PRT17),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT17_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT17_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT17_HELP,

(PIP_STAT3_PRT18),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT18_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT18_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT18_HELP,

(PIP_STAT3_PRT19),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT19_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT19_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT19_HELP,

(PIP_STAT3_PRT32),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT32_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT32_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT32_HELP,

(PIP_STAT3_PRT33),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT33_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT33_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT33_HELP,

(PIP_STAT3_PRT34),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT34_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT34_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT34_HELP,

(PIP_STAT3_PRT35),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT35_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT35_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT35_HELP,

(PIP_STAT3_PRT36),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT36_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT36_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT36_HELP,

(PIP_STAT3_PRT37),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT37_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT37_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT37_HELP,

(PIP_STAT3_PRT38),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT38_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT38_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT38_HELP,

(PIP_STAT3_PRT39),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT39_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT39_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT39_HELP,

(PIP_STAT4_PRT0),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT0_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT0_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT0_HELP,

(PIP_STAT4_PRT1),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT1_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT1_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT1_HELP,

(PIP_STAT4_PRT2),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT2_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT2_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT2_HELP,

(PIP_STAT4_PRT3),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT3_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT3_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT3_HELP,

(PIP_STAT4_PRT16),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT16_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT16_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT16_HELP,

(PIP_STAT4_PRT17),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT17_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT17_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT17_HELP,

(PIP_STAT4_PRT18),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT18_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT18_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT18_HELP,

(PIP_STAT4_PRT19),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT19_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT19_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT19_HELP,

(PIP_STAT4_PRT32),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT32_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT32_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT32_HELP,

(PIP_STAT4_PRT33),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT33_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT33_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT33_HELP,

(PIP_STAT4_PRT34),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT34_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT34_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT34_HELP,

(PIP_STAT4_PRT35),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT35_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT35_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT35_HELP,

(PIP_STAT4_PRT36),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT36_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT36_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT36_HELP,

(PIP_STAT4_PRT37),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT37_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT37_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT37_HELP,

(PIP_STAT4_PRT38),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT38_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT38_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT38_HELP,

(PIP_STAT4_PRT39),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT39_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT39_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT39_HELP,

(PIP_STAT5_PRT0),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT0_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT0_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT0_HELP,

(PIP_STAT5_PRT1),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT1_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT1_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT1_HELP,

(PIP_STAT5_PRT2),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT2_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT2_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT2_HELP,

(PIP_STAT5_PRT3),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT3_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT3_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT3_HELP,

(PIP_STAT5_PRT16),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT16_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT16_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT16_HELP,

(PIP_STAT5_PRT17),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT17_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT17_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT17_HELP,

(PIP_STAT5_PRT18),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT18_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT18_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT18_HELP,

(PIP_STAT5_PRT19),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT19_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT19_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT19_HELP,

(PIP_STAT5_PRT32),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT32_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT32_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT32_HELP,

(PIP_STAT5_PRT33),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT33_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT33_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT33_HELP,

(PIP_STAT5_PRT34),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT34_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT34_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT34_HELP,

(PIP_STAT5_PRT35),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT35_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT35_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT35_HELP,

(PIP_STAT5_PRT36),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT36_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT36_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT36_HELP,

(PIP_STAT5_PRT37),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT37_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT37_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT37_HELP,

(PIP_STAT5_PRT38),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT38_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT38_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT38_HELP,

(PIP_STAT5_PRT39),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT39_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT39_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT39_HELP,

(PIP_STAT6_PRT0),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT0_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT0_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT0_HELP,

(PIP_STAT6_PRT1),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT1_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT1_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT1_HELP,

(PIP_STAT6_PRT2),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT2_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT2_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT2_HELP,

(PIP_STAT6_PRT3),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT3_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT3_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT3_HELP,

(PIP_STAT6_PRT16),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT16_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT16_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT16_HELP,

(PIP_STAT6_PRT17),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT17_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT17_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT17_HELP,

(PIP_STAT6_PRT18),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT18_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT18_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT18_HELP,

(PIP_STAT6_PRT19),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT19_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT19_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT19_HELP,

(PIP_STAT6_PRT32),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT32_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT32_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT32_HELP,

(PIP_STAT6_PRT33),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT33_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT33_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT33_HELP,

(PIP_STAT6_PRT34),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT34_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT34_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT34_HELP,

(PIP_STAT6_PRT35),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT35_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT35_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT35_HELP,

(PIP_STAT6_PRT36),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT36_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT36_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT36_HELP,

(PIP_STAT6_PRT37),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT37_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT37_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT37_HELP,

(PIP_STAT6_PRT38),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT38_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT38_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT38_HELP,

(PIP_STAT6_PRT39),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT39_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT39_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT39_HELP,

(PIP_STAT7_PRT0),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT0_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT0_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT0_HELP,

(PIP_STAT7_PRT1),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT1_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT1_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT1_HELP,

(PIP_STAT7_PRT2),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT2_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT2_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT2_HELP,

(PIP_STAT7_PRT3),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT3_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT3_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT3_HELP,

(PIP_STAT7_PRT16),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT16_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT16_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT16_HELP,

(PIP_STAT7_PRT17),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT17_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT17_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT17_HELP,

(PIP_STAT7_PRT18),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT18_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT18_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT18_HELP,

(PIP_STAT7_PRT19),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT19_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT19_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT19_HELP,

(PIP_STAT7_PRT32),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT32_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT32_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT32_HELP,

(PIP_STAT7_PRT33),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT33_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT33_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT33_HELP,

(PIP_STAT7_PRT34),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT34_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT34_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT34_HELP,

(PIP_STAT7_PRT35),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT35_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT35_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT35_HELP,

(PIP_STAT7_PRT36),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT36_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT36_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT36_HELP,

(PIP_STAT7_PRT37),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT37_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT37_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT37_HELP,

(PIP_STAT7_PRT38),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT38_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT38_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT38_HELP,

(PIP_STAT7_PRT39),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT39_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT39_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT39_HELP,

(PIP_STAT8_PRT0),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT0_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT0_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT0_HELP,

(PIP_STAT8_PRT1),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT1_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT1_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT1_HELP,

(PIP_STAT8_PRT2),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT2_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT2_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT2_HELP,

(PIP_STAT8_PRT3),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT3_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT3_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT3_HELP,

(PIP_STAT8_PRT16),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT16_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT16_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT16_HELP,

(PIP_STAT8_PRT17),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT17_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT17_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT17_HELP,

(PIP_STAT8_PRT18),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT18_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT18_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT18_HELP,

(PIP_STAT8_PRT19),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT19_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT19_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT19_HELP,

(PIP_STAT8_PRT32),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT32_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT32_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT32_HELP,

(PIP_STAT8_PRT33),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT33_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT33_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT33_HELP,

(PIP_STAT8_PRT34),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT34_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT34_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT34_HELP,

(PIP_STAT8_PRT35),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT35_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT35_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT35_HELP,

(PIP_STAT8_PRT36),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT36_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT36_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT36_HELP,

(PIP_STAT8_PRT37),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT37_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT37_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT37_HELP,

(PIP_STAT8_PRT38),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT38_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT38_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT38_HELP,

(PIP_STAT8_PRT39),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT39_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT39_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT39_HELP,

(PIP_STAT9_PRT0),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT0_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT0_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT0_HELP,

(PIP_STAT9_PRT1),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT1_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT1_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT1_HELP,

(PIP_STAT9_PRT2),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT2_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT2_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT2_HELP,

(PIP_STAT9_PRT3),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT3_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT3_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT3_HELP,

(PIP_STAT9_PRT16),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT16_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT16_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT16_HELP,

(PIP_STAT9_PRT17),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT17_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT17_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT17_HELP,

(PIP_STAT9_PRT18),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT18_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT18_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT18_HELP,

(PIP_STAT9_PRT19),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT19_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT19_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT19_HELP,

(PIP_STAT9_PRT32),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT32_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT32_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT32_HELP,

(PIP_STAT9_PRT33),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT33_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT33_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT33_HELP,

(PIP_STAT9_PRT34),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT34_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT34_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT34_HELP,

(PIP_STAT9_PRT35),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT35_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT35_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT35_HELP,

(PIP_STAT9_PRT36),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT36_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT36_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT36_HELP,

(PIP_STAT9_PRT37),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT37_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT37_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT37_HELP,

(PIP_STAT9_PRT38),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT38_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT38_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT38_HELP,

(PIP_STAT9_PRT39),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT39_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT39_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT39_HELP,

(PIP_STAT_CTL),2,PIP's Stat Control Register,PIP,PIP_PIP_STAT_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,PIP_PIP_STAT_CTL_HELP,
O,RDCLR-Stat registers are read and clear,Enable,Disable,64,1,PIP_PIP_STAT_CTL_HELP,

(PIP_STAT_INB_ERRS0),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS0_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS0_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS0_HELP,

(PIP_STAT_INB_ERRS1),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS1_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS1_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS1_HELP,

(PIP_STAT_INB_ERRS2),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS2_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS2_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS2_HELP,

(PIP_STAT_INB_ERRS3),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS3_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS3_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS3_HELP,

(PIP_STAT_INB_ERRS16),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS16_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS16_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS16_HELP,

(PIP_STAT_INB_ERRS17),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS17_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS17_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS17_HELP,

(PIP_STAT_INB_ERRS18),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS18_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS18_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS18_HELP,

(PIP_STAT_INB_ERRS19),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS19_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS19_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS19_HELP,

(PIP_STAT_INB_ERRS32),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS32_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS32_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS32_HELP,

(PIP_STAT_INB_ERRS33),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS33_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS33_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS33_HELP,

(PIP_STAT_INB_ERRS34),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS34_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS34_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS34_HELP,

(PIP_STAT_INB_ERRS35),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS35_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS35_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS35_HELP,

(PIP_STAT_INB_ERRS36),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS36_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS36_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS36_HELP,

(PIP_STAT_INB_ERRS37),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS37_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS37_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS37_HELP,

(PIP_STAT_INB_ERRS38),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS38_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS38_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS38_HELP,

(PIP_STAT_INB_ERRS39),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS39_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS39_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS39_HELP,

(PIP_STAT_INB_OCTS0),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS0_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS0_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS0_HELP,

(PIP_STAT_INB_OCTS1),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS1_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS1_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS1_HELP,

(PIP_STAT_INB_OCTS2),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS2_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS2_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS2_HELP,

(PIP_STAT_INB_OCTS3),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS3_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS3_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS3_HELP,

(PIP_STAT_INB_OCTS16),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS16_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS16_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS16_HELP,

(PIP_STAT_INB_OCTS17),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS17_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS17_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS17_HELP,

(PIP_STAT_INB_OCTS18),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS18_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS18_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS18_HELP,

(PIP_STAT_INB_OCTS19),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS19_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS19_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS19_HELP,

(PIP_STAT_INB_OCTS32),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS32_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS32_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS32_HELP,

(PIP_STAT_INB_OCTS33),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS33_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS33_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS33_HELP,

(PIP_STAT_INB_OCTS34),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS34_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS34_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS34_HELP,

(PIP_STAT_INB_OCTS35),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS35_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS35_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS35_HELP,

(PIP_STAT_INB_OCTS36),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS36_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS36_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS36_HELP,

(PIP_STAT_INB_OCTS37),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS37_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS37_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS37_HELP,

(PIP_STAT_INB_OCTS38),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS38_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS38_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS38_HELP,

(PIP_STAT_INB_OCTS39),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS39_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS39_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS39_HELP,

(PIP_STAT_INB_PKTS0),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS0_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS0_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS0_HELP,

(PIP_STAT_INB_PKTS1),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS1_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS1_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS1_HELP,

(PIP_STAT_INB_PKTS2),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS2_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS2_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS2_HELP,

(PIP_STAT_INB_PKTS3),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS3_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS3_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS3_HELP,

(PIP_STAT_INB_PKTS16),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS16_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS16_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS16_HELP,

(PIP_STAT_INB_PKTS17),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS17_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS17_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS17_HELP,

(PIP_STAT_INB_PKTS18),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS18_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS18_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS18_HELP,

(PIP_STAT_INB_PKTS19),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS19_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS19_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS19_HELP,

(PIP_STAT_INB_PKTS32),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS32_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS32_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS32_HELP,

(PIP_STAT_INB_PKTS33),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS33_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS33_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS33_HELP,

(PIP_STAT_INB_PKTS34),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS34_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS34_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS34_HELP,

(PIP_STAT_INB_PKTS35),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS35_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS35_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS35_HELP,

(PIP_STAT_INB_PKTS36),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS36_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS36_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS36_HELP,

(PIP_STAT_INB_PKTS37),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS37_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS37_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS37_HELP,

(PIP_STAT_INB_PKTS38),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS38_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS38_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS38_HELP,

(PIP_STAT_INB_PKTS39),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS39_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS39_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS39_HELP,

(PIP_TAG_INC0),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC0_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC0_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC0_HELP,

(PIP_TAG_INC1),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC1_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC1_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC1_HELP,

(PIP_TAG_INC2),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC2_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC2_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC2_HELP,

(PIP_TAG_INC3),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC3_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC3_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC3_HELP,

(PIP_TAG_INC4),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC4_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC4_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC4_HELP,

(PIP_TAG_INC5),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC5_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC5_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC5_HELP,

(PIP_TAG_INC6),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC6_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC6_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC6_HELP,

(PIP_TAG_INC7),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC7_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC7_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC7_HELP,

(PIP_TAG_INC8),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC8_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC8_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC8_HELP,

(PIP_TAG_INC9),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC9_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC9_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC9_HELP,

(PIP_TAG_INC10),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC10_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC10_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC10_HELP,

(PIP_TAG_INC11),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC11_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC11_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC11_HELP,

(PIP_TAG_INC12),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC12_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC12_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC12_HELP,

(PIP_TAG_INC13),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC13_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC13_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC13_HELP,

(PIP_TAG_INC14),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC14_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC14_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC14_HELP,

(PIP_TAG_INC15),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC15_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC15_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC15_HELP,

(PIP_TAG_INC16),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC16_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC16_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC16_HELP,

(PIP_TAG_INC17),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC17_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC17_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC17_HELP,

(PIP_TAG_INC18),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC18_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC18_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC18_HELP,

(PIP_TAG_INC19),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC19_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC19_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC19_HELP,

(PIP_TAG_INC20),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC20_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC20_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC20_HELP,

(PIP_TAG_INC21),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC21_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC21_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC21_HELP,

(PIP_TAG_INC22),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC22_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC22_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC22_HELP,

(PIP_TAG_INC23),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC23_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC23_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC23_HELP,

(PIP_TAG_INC24),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC24_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC24_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC24_HELP,

(PIP_TAG_INC25),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC25_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC25_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC25_HELP,

(PIP_TAG_INC26),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC26_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC26_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC26_HELP,

(PIP_TAG_INC27),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC27_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC27_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC27_HELP,

(PIP_TAG_INC28),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC28_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC28_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC28_HELP,

(PIP_TAG_INC29),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC29_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC29_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC29_HELP,

(PIP_TAG_INC30),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC30_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC30_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC30_HELP,

(PIP_TAG_INC31),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC31_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC31_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC31_HELP,

(PIP_TAG_INC32),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC32_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC32_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC32_HELP,

(PIP_TAG_INC33),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC33_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC33_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC33_HELP,

(PIP_TAG_INC34),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC34_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC34_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC34_HELP,

(PIP_TAG_INC35),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC35_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC35_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC35_HELP,

(PIP_TAG_INC36),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC36_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC36_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC36_HELP,

(PIP_TAG_INC37),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC37_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC37_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC37_HELP,

(PIP_TAG_INC38),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC38_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC38_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC38_HELP,

(PIP_TAG_INC39),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC39_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC39_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC39_HELP,

(PIP_TAG_INC40),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC40_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC40_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC40_HELP,

(PIP_TAG_INC41),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC41_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC41_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC41_HELP,

(PIP_TAG_INC42),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC42_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC42_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC42_HELP,

(PIP_TAG_INC43),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC43_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC43_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC43_HELP,

(PIP_TAG_INC44),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC44_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC44_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC44_HELP,

(PIP_TAG_INC45),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC45_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC45_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC45_HELP,

(PIP_TAG_INC46),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC46_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC46_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC46_HELP,

(PIP_TAG_INC47),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC47_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC47_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC47_HELP,

(PIP_TAG_INC48),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC48_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC48_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC48_HELP,

(PIP_TAG_INC49),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC49_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC49_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC49_HELP,

(PIP_TAG_INC50),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC50_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC50_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC50_HELP,

(PIP_TAG_INC51),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC51_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC51_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC51_HELP,

(PIP_TAG_INC52),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC52_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC52_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC52_HELP,

(PIP_TAG_INC53),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC53_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC53_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC53_HELP,

(PIP_TAG_INC54),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC54_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC54_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC54_HELP,

(PIP_TAG_INC55),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC55_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC55_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC55_HELP,

(PIP_TAG_INC56),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC56_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC56_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC56_HELP,

(PIP_TAG_INC57),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC57_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC57_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC57_HELP,

(PIP_TAG_INC58),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC58_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC58_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC58_HELP,

(PIP_TAG_INC59),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC59_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC59_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC59_HELP,

(PIP_TAG_INC60),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC60_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC60_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC60_HELP,

(PIP_TAG_INC61),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC61_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC61_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC61_HELP,

(PIP_TAG_INC62),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC62_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC62_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC62_HELP,

(PIP_TAG_INC63),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC63_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC63_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC63_HELP,

(PIP_TAG_MASK),2,Mask bit in the tag generation,PIP,PIP_PIP_TAG_MASK_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_TAG_MASK_HELP,
T,MASK-When set MASK clears individual bits of lower 16,49,16,Hex,4,PIP_PIP_TAG_MASK_HELP,

(PIP_TAG_SECRET),3,Initial value in tag generation,PIP,PIP_PIP_TAG_SECRET_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_TAG_SECRET_HELP,
T,DST-Secret for the destination tuple tag CRC calc,33,16,Hex,4,PIP_PIP_TAG_SECRET_HELP,
T,SRC-Secret for the source tuple tag CRC calc,49,16,Hex,4,PIP_PIP_TAG_SECRET_HELP,

(PIP_TODO_ENTRY),3,Head entry of the Todo list (debug only),PIP,PIP_PIP_TODO_ENTRY_HELP
O,VAL-Entry is valid,Enable,Disable,1,1,PIP_PIP_TODO_ENTRY_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,PIP_PIP_TODO_ENTRY_HELP,
T,ENTRY-Todo list entry summary,3,62,Hex,16,PIP_PIP_TODO_ENTRY_HELP,

(PKO_MEM_COUNT0),2,Type=RSL,PKO,PKO_PKO_MEM_COUNT0_HELP
T,Reserved-Reserved,1,32,Hex,8,PKO_PKO_MEM_COUNT0_HELP,
T,COUNT-Total number of packets seen by PKO,33,32,Hex,8,PKO_PKO_MEM_COUNT0_HELP,

(PKO_MEM_COUNT1),2,Type=RSL,PKO,PKO_PKO_MEM_COUNT1_HELP
T,Reserved-Reserved,1,16,Hex,4,PKO_PKO_MEM_COUNT1_HELP,
T,COUNT-Total number of bytes seen by PKO,17,48,Hex,12,PKO_PKO_MEM_COUNT1_HELP,

(PKO_MEM_DEBUG0),4,Type=RSL,PKO,PKO_PKO_MEM_DEBUG0_HELP
T,FAU-Fetch and add command words,1,28,Hex,7,PKO_PKO_MEM_DEBUG0_HELP,
T,CMD-Command word,29,14,Hex,4,PKO_PKO_MEM_DEBUG0_HELP,
T,SEGS-Number of segments/gather size,43,6,Hex,2,PKO_PKO_MEM_DEBUG0_HELP,
T,SIZE-Packet length in bytes,49,16,Hex,4,PKO_PKO_MEM_DEBUG0_HELP,

(PKO_MEM_DEBUG1),5,Type=RSL,PKO,PKO_PKO_MEM_DEBUG1_HELP
O,I-"I"  value used for free operation,Enable,Disable,1,1,PKO_PKO_MEM_DEBUG1_HELP,
T,BACK-Back value used for free operation,2,4,Hex,1,PKO_PKO_MEM_DEBUG1_HELP,
T,POOL-Pool value used for free operation,6,3,Hex,1,PKO_PKO_MEM_DEBUG1_HELP,
T,SIZE-Size in bytes,9,16,Hex,4,PKO_PKO_MEM_DEBUG1_HELP,
T,PTR-Data pointer,25,40,Hex,10,PKO_PKO_MEM_DEBUG1_HELP,

(PKO_MEM_DEBUG10),4,Type=RSL,PKO,PKO_PKO_MEM_DEBUG10_HELP
T,Reserved-Reserved,1,15,Hex,4,PKO_PKO_MEM_DEBUG10_HELP,
T,PTRS1-Internal state,16,17,Hex,5,PKO_PKO_MEM_DEBUG10_HELP,
T,Reserved-Reserved,33,15,Hex,4,PKO_PKO_MEM_DEBUG10_HELP,
T,PTRS2-Internal state,48,17,Hex,5,PKO_PKO_MEM_DEBUG10_HELP,

(PKO_MEM_DEBUG11),8,Type=RSL,PKO,PKO_PKO_MEM_DEBUG11_HELP
T,Reserved-Reserved,1,41,Hex,11,PKO_PKO_MEM_DEBUG11_HELP,
O,MAJ-Internal state,Enable,Disable,42,1,PKO_PKO_MEM_DEBUG11_HELP,
T,UID-Internal state,43,3,Hex,1,PKO_PKO_MEM_DEBUG11_HELP,
O,SOP-Internal state,Enable,Disable,46,1,PKO_PKO_MEM_DEBUG11_HELP,
O,LEN-Internal state,Enable,Disable,47,1,PKO_PKO_MEM_DEBUG11_HELP,
O,CHK-Internal state,Enable,Disable,48,1,PKO_PKO_MEM_DEBUG11_HELP,
T,CNT-Internal state,49,13,Hex,4,PKO_PKO_MEM_DEBUG11_HELP,
T,MOD-Internal state,62,3,Hex,1,PKO_PKO_MEM_DEBUG11_HELP,

(PKO_MEM_DEBUG12),4,Type=RSL,PKO,PKO_PKO_MEM_DEBUG12_HELP
T,FAU-Fetch and add command words,1,28,Hex,7,PKO_PKO_MEM_DEBUG12_HELP,
T,CMD-Command word,29,14,Hex,4,PKO_PKO_MEM_DEBUG12_HELP,
T,SEGS-Number of segments/gather size,43,6,Hex,2,PKO_PKO_MEM_DEBUG12_HELP,
T,SIZE-Packet length in bytes,49,16,Hex,4,PKO_PKO_MEM_DEBUG12_HELP,

(PKO_MEM_DEBUG13),5,Type=RSL,PKO,PKO_PKO_MEM_DEBUG13_HELP
O,I-"I"  value used for free operation,Enable,Disable,1,1,PKO_PKO_MEM_DEBUG13_HELP,
T,BACK-Back value used for free operation,2,4,Hex,1,PKO_PKO_MEM_DEBUG13_HELP,
T,POOL-Pool value used for free operation,6,3,Hex,1,PKO_PKO_MEM_DEBUG13_HELP,
T,SIZE-Size in bytes,9,16,Hex,4,PKO_PKO_MEM_DEBUG13_HELP,
T,PTR-Data pointer,25,40,Hex,10,PKO_PKO_MEM_DEBUG13_HELP,

(PKO_MEM_DEBUG14),1,Type=RSL,PKO,PKO_PKO_MEM_DEBUG14_HELP
T,DATA-Command words,1,64,Hex,16,PKO_PKO_MEM_DEBUG14_HELP,

(PKO_MEM_DEBUG2),5,Type=RSL,PKO,PKO_PKO_MEM_DEBUG2_HELP
O,I-"I"  value used for free operation,Enable,Disable,1,1,PKO_PKO_MEM_DEBUG2_HELP,
T,BACK-Back value used for free operation,2,4,Hex,1,PKO_PKO_MEM_DEBUG2_HELP,
T,POOL-Pool value used for free operation,6,3,Hex,1,PKO_PKO_MEM_DEBUG2_HELP,
T,SIZE-Size in bytes,9,16,Hex,4,PKO_PKO_MEM_DEBUG2_HELP,
T,PTR-Data pointer,25,40,Hex,10,PKO_PKO_MEM_DEBUG2_HELP,

(PKO_MEM_DEBUG3),1,Type=RSL,PKO,PKO_PKO_MEM_DEBUG3_HELP
T,DATA-WorkQ data or Store0 pointer,1,64,Hex,16,PKO_PKO_MEM_DEBUG3_HELP,

(PKO_MEM_DEBUG4),13,Type=RSL,PKO,PKO_PKO_MEM_DEBUG4_HELP
T,CURR_SIZ-Internal state,1,8,Hex,2,PKO_PKO_MEM_DEBUG4_HELP,
T,CURR_OFF-Internal state,9,16,Hex,4,PKO_PKO_MEM_DEBUG4_HELP,
T,CMND_SEGS-Internal state,25,6,Hex,2,PKO_PKO_MEM_DEBUG4_HELP,
T,CMND_SIZ-Internal state,31,16,Hex,4,PKO_PKO_MEM_DEBUG4_HELP,
T,CMND_OFF-Internal state,47,6,Hex,2,PKO_PKO_MEM_DEBUG4_HELP,
T,UID-Internal state,53,2,Hex,1,PKO_PKO_MEM_DEBUG4_HELP,
O,DREAD_SOP-Internal state,Enable,Disable,55,1,PKO_PKO_MEM_DEBUG4_HELP,
O,INIT_DWRITE-Internal state,Enable,Disable,56,1,PKO_PKO_MEM_DEBUG4_HELP,
O,CHK_ONCE-Internal state,Enable,Disable,57,1,PKO_PKO_MEM_DEBUG4_HELP,
O,CHK_MODE-Internal state,Enable,Disable,58,1,PKO_PKO_MEM_DEBUG4_HELP,
O,WAIT-Internal state,Enable,Disable,59,1,PKO_PKO_MEM_DEBUG4_HELP,
T,MINOR-Internal state,60,2,Hex,1,PKO_PKO_MEM_DEBUG4_HELP,
T,MAJOR-Internal state,62,3,Hex,1,PKO_PKO_MEM_DEBUG4_HELP,

(PKO_MEM_DEBUG5),4,Type=RSL,PKO,PKO_PKO_MEM_DEBUG5_HELP
T,Reserved-Reserved,1,10,Hex,3,PKO_PKO_MEM_DEBUG5_HELP,
T,NXT_INFLT-Internal state,11,6,Hex,2,PKO_PKO_MEM_DEBUG5_HELP,
T,CURR_PTR-Internal state,17,40,Hex,10,PKO_PKO_MEM_DEBUG5_HELP,
T,CURR_SIZ-Internal state,57,8,Hex,2,PKO_PKO_MEM_DEBUG5_HELP,

(PKO_MEM_DEBUG6),13,Type=RSL,PKO,PKO_PKO_MEM_DEBUG6_HELP
T,Reserved-Reserved,1,27,Hex,7,PKO_PKO_MEM_DEBUG6_HELP,
T,QID_OFFRES-Internal state,28,4,Hex,1,PKO_PKO_MEM_DEBUG6_HELP,
T,QID_OFFTHS-Internal state,32,4,Hex,1,PKO_PKO_MEM_DEBUG6_HELP,
O,PREEMPTER-Internal state,Enable,Disable,36,1,PKO_PKO_MEM_DEBUG6_HELP,
O,PREEMPTEE-Internal state,Enable,Disable,37,1,PKO_PKO_MEM_DEBUG6_HELP,
O,PREEMPTED-Internal state,Enable,Disable,38,1,PKO_PKO_MEM_DEBUG6_HELP,
O,ACTIVE-Internal state,Enable,Disable,39,1,PKO_PKO_MEM_DEBUG6_HELP,
O,STATC-Internal state,Enable,Disable,40,1,PKO_PKO_MEM_DEBUG6_HELP,
T,QOS-Internal state,41,3,Hex,1,PKO_PKO_MEM_DEBUG6_HELP,
T,QCB_RIDX-Internal state,44,5,Hex,2,PKO_PKO_MEM_DEBUG6_HELP,
T,QID_OFFMAX-Internal state,49,4,Hex,1,PKO_PKO_MEM_DEBUG6_HELP,
T,QID_OFF-Internal state,53,4,Hex,1,PKO_PKO_MEM_DEBUG6_HELP,
T,QID_BASE-Internal state,57,8,Hex,2,PKO_PKO_MEM_DEBUG6_HELP,

(PKO_MEM_DEBUG7),6,Type=RSL,PKO,PKO_PKO_MEM_DEBUG7_HELP
T,QOS-QOS mask to enable the queue when set,1,5,Hex,2,PKO_PKO_MEM_DEBUG7_HELP,
O,TAIL-This queue is the last (tail) in the queue array,Enable,Disable,6,1,PKO_PKO_MEM_DEBUG7_HELP,
T,BUF_SIZ-Command buffer remaining size in words,7,13,Hex,4,PKO_PKO_MEM_DEBUG7_HELP,
T,BUF_PTR-Command word pointer,20,33,Hex,9,PKO_PKO_MEM_DEBUG7_HELP,
T,QCB_WIDX-Buffer write index for QCB,53,6,Hex,2,PKO_PKO_MEM_DEBUG7_HELP,
T,QCB_RIDX-Buffer read  index for QCB,59,6,Hex,2,PKO_PKO_MEM_DEBUG7_HELP,

(PKO_MEM_DEBUG8),9,Type=RSL,PKO,PKO_PKO_MEM_DEBUG8_HELP
T,Reserved-Reserved,1,35,Hex,9,PKO_PKO_MEM_DEBUG8_HELP,
O,PREEMPTER-Preempter,Enable,Disable,36,1,PKO_PKO_MEM_DEBUG8_HELP,
T,DOORBELL-Doorbell count,37,20,Hex,5,PKO_PKO_MEM_DEBUG8_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PKO_PKO_MEM_DEBUG8_HELP,
O,PREEMPTEE-Preemptee,Enable,Disable,58,1,PKO_PKO_MEM_DEBUG8_HELP,
O,STATIC_P-Static priority,Enable,Disable,59,1,PKO_PKO_MEM_DEBUG8_HELP,
O,S_TAIL-Static tail,Enable,Disable,60,1,PKO_PKO_MEM_DEBUG8_HELP,
O,STATIC_Q-Static priority,Enable,Disable,61,1,PKO_PKO_MEM_DEBUG8_HELP,
T,QOS-QOS mask to enable the queue when set,62,3,Hex,1,PKO_PKO_MEM_DEBUG8_HELP,

(PKO_MEM_DEBUG9),4,Type=RSL,PKO,PKO_PKO_MEM_DEBUG9_HELP
T,Reserved-Reserved,1,15,Hex,4,PKO_PKO_MEM_DEBUG9_HELP,
T,PTRS0-Internal state,16,17,Hex,5,PKO_PKO_MEM_DEBUG9_HELP,
T,Reserved-Reserved,33,15,Hex,4,PKO_PKO_MEM_DEBUG9_HELP,
T,PTRS3-Internal state,48,17,Hex,5,PKO_PKO_MEM_DEBUG9_HELP,

(PKO_MEM_PORT_PTRS),7,Type=RSL,PKO,PKO_PKO_MEM_PORT_PTRS_HELP
T,Reserved-Reserved,1,2,Hex,1,PKO_PKO_MEM_PORT_PTRS_HELP,
O,STATIC_P-Set if this PID has static priority,Enable,Disable,3,1,PKO_PKO_MEM_PORT_PTRS_HELP,
T,QOS_MASK-Mask to control priority across 8 QOS rounds,4,8,Hex,2,PKO_PKO_MEM_PORT_PTRS_HELP,
T,Reserved-Reserved,12,37,Hex,10,PKO_PKO_MEM_PORT_PTRS_HELP,
T,BP_PORT-PID listens to BP_PORT for per=packet backpressure,49,6,Hex,2,PKO_PKO_MEM_PORT_PTRS_HELP,
T,EID-Engine ID to which this port is mapped,55,4,Hex,1,PKO_PKO_MEM_PORT_PTRS_HELP,
T,PID-Port ID[5:0],59,6,Hex,2,PKO_PKO_MEM_PORT_PTRS_HELP,

(PKO_MEM_PORT_QOS),5,Type=RSL,PKO,PKO_PKO_MEM_PORT_QOS_HELP
T,Reserved-Reserved,1,3,Hex,1,PKO_PKO_MEM_PORT_QOS_HELP,
T,QOS_MASK-Mask to control priority across 8 QOS rounds,4,8,Hex,2,PKO_PKO_MEM_PORT_QOS_HELP,
T,Reserved-Reserved,12,43,Hex,11,PKO_PKO_MEM_PORT_QOS_HELP,
T,EID-Engine ID to which this port is mapped,55,4,Hex,1,PKO_PKO_MEM_PORT_QOS_HELP,
T,PID-Port ID[5:0],59,6,Hex,2,PKO_PKO_MEM_PORT_QOS_HELP,

(PKO_MEM_PORT_RATE0),5,Type=RSL,PKO,PKO_PKO_MEM_PORT_RATE0_HELP
T,Reserved-Reserved,1,13,Hex,4,PKO_PKO_MEM_PORT_RATE0_HELP,
T,RATE_WORD-Rate limiting adder per 8 byte,14,19,Hex,5,PKO_PKO_MEM_PORT_RATE0_HELP,
T,RATE_PKT-Rate limiting adder per packet,33,24,Hex,6,PKO_PKO_MEM_PORT_RATE0_HELP,
T,Reserved-Reserved,57,2,Hex,1,PKO_PKO_MEM_PORT_RATE0_HELP,
T,PID-Port ID[5:0],59,6,Hex,2,PKO_PKO_MEM_PORT_RATE0_HELP,

(PKO_MEM_PORT_RATE1),4,Type=RSL,PKO,PKO_PKO_MEM_PORT_RATE1_HELP
T,Reserved-Reserved,1,32,Hex,8,PKO_PKO_MEM_PORT_RATE1_HELP,
T,RATE_LIM-Rate limiting accumulator limit,33,24,Hex,6,PKO_PKO_MEM_PORT_RATE1_HELP,
T,Reserved-Reserved,57,2,Hex,1,PKO_PKO_MEM_PORT_RATE1_HELP,
T,PID-Port ID[5:0],59,6,Hex,2,PKO_PKO_MEM_PORT_RATE1_HELP,

(PKO_MEM_QUEUE_PTRS),9,Type=RSL,PKO,PKO_PKO_MEM_QUEUE_PTRS_HELP
O,S_TAIL-Set if this QID is the tail of the static queues,Enable,Disable,1,1,PKO_PKO_MEM_QUEUE_PTRS_HELP,
O,STATIC_P-Set if any QID in this PID has static priority,Enable,Disable,2,1,PKO_PKO_MEM_QUEUE_PTRS_HELP,
O,STATIC_Q-Set if this QID has static priority,Enable,Disable,3,1,PKO_PKO_MEM_QUEUE_PTRS_HELP,
T,QOS_MASK-Mask to control priority across 8 QOS rounds,4,8,Hex,2,PKO_PKO_MEM_QUEUE_PTRS_HELP,
T,BUF_PTR-Command buffer pointer <23:17> MBZ,12,36,Hex,9,PKO_PKO_MEM_QUEUE_PTRS_HELP,
O,TAIL-Set if this QID is the tail of the queue array,Enable,Disable,48,1,PKO_PKO_MEM_QUEUE_PTRS_HELP,
T,INDEX-Index[2:0] (distance from head) in the queue array,49,3,Hex,1,PKO_PKO_MEM_QUEUE_PTRS_HELP,
T,PORT-Port ID to which this queue is mapped,52,6,Hex,2,PKO_PKO_MEM_QUEUE_PTRS_HELP,
T,QUEUE-Queue ID[6:0],58,7,Hex,2,PKO_PKO_MEM_QUEUE_PTRS_HELP,

(PKO_MEM_QUEUE_QOS),5,Type=RSL,PKO,PKO_PKO_MEM_QUEUE_QOS_HELP
T,Reserved-Reserved,1,3,Hex,1,PKO_PKO_MEM_QUEUE_QOS_HELP,
T,QOS_MASK-Mask to control priority across 8 QOS rounds,4,8,Hex,2,PKO_PKO_MEM_QUEUE_QOS_HELP,
T,Reserved-Reserved,12,40,Hex,10,PKO_PKO_MEM_QUEUE_QOS_HELP,
T,PID-Port ID to which this queue is mapped,52,6,Hex,2,PKO_PKO_MEM_QUEUE_QOS_HELP,
T,QID-Queue ID,58,7,Hex,2,PKO_PKO_MEM_QUEUE_QOS_HELP,

(PKO_REG_BIST_RESULT),16,Type=RSL,PKO,PKO_PKO_REG_BIST_RESULT_HELP
T,Reserved-Reserved,1,29,Hex,8,PKO_PKO_REG_BIST_RESULT_HELP,
O,CSR-BiST result of CSR      memories (0=pass !0=fail),Enable,Disable,30,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,IOB-BiST result of IOB      memories (0=pass !0=fail),Enable,Disable,31,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,OUT_DAT-BiST result of OUT_DAT  memories (0=pass !0=fail),Enable,Disable,32,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,OUT_CTL-BiST result of OUT_CTL  memories (0=pass !0=fail),33,3,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,OUT_STA-BiST result of OUT_STA  memories (0=pass !0=fail),Enable,Disable,36,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,OUT_WIF-BiST result of OUT_WIF  memories (0=pass !0=fail),Enable,Disable,37,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,PRT_CHK-BiST result of PRT_CHK  memories (0=pass !0=fail),38,3,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,PRT_NXT-BiST result of PRT_NXT  memories (0=pass !0=fail),Enable,Disable,41,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,PRT_PSB-BiST result of PRT_PSB  memories (0=pass !0=fail),42,8,Hex,2,PKO_PKO_REG_BIST_RESULT_HELP,
T,NCB_INB-BiST result of NCB_INB  memories (0=pass !0=fail),50,2,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,PRT_QCB-BiST result of PRT_QCB  memories (0=pass !0=fail),52,2,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,PRT_QSB-BiST result of PRT_QSB  memories (0=pass !0=fail),54,3,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,PRT_CTL-BiST result of PRT_CTL  memories (0=pass !0=fail),57,2,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,DAT_DAT-BiST result of DAT_DAT  memories (0=pass !0=fail),59,2,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,DAT_PTR-BiST result of DAT_PTR  memories (0=pass !0=fail),61,4,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,

(PKO_REG_CMD_BUF),4,Type=RSL,PKO,PKO_PKO_REG_CMD_BUF_HELP
T,Reserved-Reserved,1,41,Hex,11,PKO_PKO_REG_CMD_BUF_HELP,
T,POOL-Free list used to free command buffer segments,42,3,Hex,1,PKO_PKO_REG_CMD_BUF_HELP,
T,Reserved-Reserved,45,7,Hex,2,PKO_PKO_REG_CMD_BUF_HELP,
T,SIZE-Number of uint64s per command buffer segment,52,13,Hex,4,PKO_PKO_REG_CMD_BUF_HELP,

(PKO_REG_DEBUG0),1,Type=RSL,PKO,PKO_PKO_REG_DEBUG0_HELP
T,ASSERTS-Various assertion checks,1,64,Hex,16,PKO_PKO_REG_DEBUG0_HELP,

(PKO_REG_DEBUG1),1,Type=RSL,PKO,PKO_PKO_REG_DEBUG1_HELP
T,ASSERTS-Various assertion checks,1,64,Hex,16,PKO_PKO_REG_DEBUG1_HELP,

(PKO_REG_DEBUG2),1,Type=RSL,PKO,PKO_PKO_REG_DEBUG2_HELP
T,ASSERTS-Various assertion checks,1,64,Hex,16,PKO_PKO_REG_DEBUG2_HELP,

(PKO_REG_DEBUG3),1,Type=RSL,PKO,PKO_PKO_REG_DEBUG3_HELP
T,ASSERTS-Various assertion checks,1,64,Hex,16,PKO_PKO_REG_DEBUG3_HELP,

(PKO_REG_ENGINE_INFLIGHT),11,Type=RSL,PKO,PKO_PKO_REG_ENGINE_INFLIGHT_HELP
T,Reserved-Reserved,1,24,Hex,6,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE9-Maximum number of inflight packets for engine9,25,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE8-Maximum number of inflight packets for engine8,29,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE7-Maximum number of inflight packets for engine7,33,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE6-Maximum number of inflight packets for engine6,37,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE5-Maximum number of inflight packets for engine5,41,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE4-Maximum number of inflight packets for engine4,45,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE3-Maximum number of inflight packets for engine3,49,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE2-Maximum number of inflight packets for engine2,53,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE1-Maximum number of inflight packets for engine1,57,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE0-Maximum number of inflight packets for engine0,61,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,

(PKO_REG_ENGINE_THRESH),2,Type=RSL,PKO,PKO_PKO_REG_ENGINE_THRESH_HELP
T,Reserved-Reserved,1,54,Hex,14,PKO_PKO_REG_ENGINE_THRESH_HELP,
T,MASK-Mask[n]=0 disables packet send threshold for engine n,55,10,Hex,3,PKO_PKO_REG_ENGINE_THRESH_HELP,

(PKO_REG_ERROR),4,Type=RSL,PKO,PKO_PKO_REG_ERROR_HELP
T,Reserved-Reserved,1,61,Hex,16,PKO_PKO_REG_ERROR_HELP,
O,CURRZERO-A packet data pointer has size=0,Enable,Disable,62,1,PKO_PKO_REG_ERROR_HELP,
O,DOORBELL-A doorbell count has overflowed,Enable,Disable,63,1,PKO_PKO_REG_ERROR_HELP,
O,PARITY-Read parity error at port data buffer,Enable,Disable,64,1,PKO_PKO_REG_ERROR_HELP,

(PKO_REG_FLAGS),5,Type=RSL,PKO,PKO_PKO_REG_FLAGS_HELP
T,Reserved-Reserved,1,60,Hex,15,PKO_PKO_REG_FLAGS_HELP,
O,RESET-Reset oneshot pulse,Enable,Disable,61,1,PKO_PKO_REG_FLAGS_HELP,
O,STORE_BE-Force STORE0 byte write address to big endian,Enable,Disable,62,1,PKO_PKO_REG_FLAGS_HELP,
O,ENA_DWB-Set to enable DontWriteBacks,Enable,Disable,63,1,PKO_PKO_REG_FLAGS_HELP,
O,ENA_PKO-Set to enable the PKO picker,Enable,Disable,64,1,PKO_PKO_REG_FLAGS_HELP,

(PKO_REG_GMX_PORT_MODE),3,Type=RSL,PKO,PKO_PKO_REG_GMX_PORT_MODE_HELP
T,Reserved-Reserved,1,58,Hex,15,PKO_PKO_REG_GMX_PORT_MODE_HELP,
T,MODE1-# of GM1 ports = 16 >> MODE1 0 <= MODE1 <= 5,59,3,Hex,1,PKO_PKO_REG_GMX_PORT_MODE_HELP,
T,MODE0-# of GM0 ports = 16 >> MODE0 0 <= MODE0 <= 5,62,3,Hex,1,PKO_PKO_REG_GMX_PORT_MODE_HELP,

(PKO_REG_INT_MASK),4,Type=RSL,PKO,PKO_PKO_REG_INT_MASK_HELP
T,Reserved-Reserved,1,61,Hex,16,PKO_PKO_REG_INT_MASK_HELP,
O,CURRZERO-Bit mask corresponding to PKO_REG_ERROR[2] above,Enable,Disable,62,1,PKO_PKO_REG_INT_MASK_HELP,
O,DOORBELL-Bit mask corresponding to PKO_REG_ERROR[1] above,Enable,Disable,63,1,PKO_PKO_REG_INT_MASK_HELP,
O,PARITY-Bit mask corresponding to PKO_REG_ERROR[0] above,Enable,Disable,64,1,PKO_PKO_REG_INT_MASK_HELP,

(PKO_REG_QUEUE_MODE),2,Type=RSL,PKO,PKO_PKO_REG_QUEUE_MODE_HELP
T,Reserved-Reserved,1,62,Hex,16,PKO_PKO_REG_QUEUE_MODE_HELP,
T,MODE-# of queues = 256 >> MODE 0 <= MODE <=2,63,2,Hex,1,PKO_PKO_REG_QUEUE_MODE_HELP,

(PKO_REG_QUEUE_PTRS1),3,Type=RSL,PKO,PKO_PKO_REG_QUEUE_PTRS1_HELP
T,Reserved-Reserved,1,62,Hex,16,PKO_PKO_REG_QUEUE_PTRS1_HELP,
O,IDX3-[3] of Index (distance from head) in the queue array,Enable,Disable,63,1,PKO_PKO_REG_QUEUE_PTRS1_HELP,
O,QID7-[7] of Queue ID,Enable,Disable,64,1,PKO_PKO_REG_QUEUE_PTRS1_HELP,

(PKO_REG_READ_IDX),3,Type=RSL,PKO,PKO_PKO_REG_READ_IDX_HELP
T,Reserved-Reserved,1,48,Hex,12,PKO_PKO_REG_READ_IDX_HELP,
T,INC-Increment to add to current index for next index,49,8,Hex,2,PKO_PKO_REG_READ_IDX_HELP,
T,INDEX-Index to use for next memory CSR read,57,8,Hex,2,PKO_PKO_REG_READ_IDX_HELP,

(POW_BIST_STAT),13,POW BIST Status Register,POW,POW_POW_BIST_STAT_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_BIST_STAT_HELP,
T,PP-Physical PP BIST status,37,12,Hex,3,POW_POW_BIST_STAT_HELP,
T,Reserved-Reserved,49,6,Hex,2,POW_POW_BIST_STAT_HELP,
O,CAM-POW CAM BIST status,Enable,Disable,55,1,POW_POW_BIST_STAT_HELP,
O,NBT-NCB transmitter memory BIST status,Enable,Disable,56,1,POW_POW_BIST_STAT_HELP,
O,INDEX-Index memory BIST status,Enable,Disable,57,1,POW_POW_BIST_STAT_HELP,
O,FIDX-Forward index memory BIST status,Enable,Disable,58,1,POW_POW_BIST_STAT_HELP,
O,NBR1-NCB receiver memory 1 BIST status,Enable,Disable,59,1,POW_POW_BIST_STAT_HELP,
O,NBR0-NCB receiver memory 0 BIST status,Enable,Disable,60,1,POW_POW_BIST_STAT_HELP,
O,PEND1-Pending switch memory 1 BIST status,Enable,Disable,61,1,POW_POW_BIST_STAT_HELP,
O,PEND0-Pending switch memory 0 BIST status,Enable,Disable,62,1,POW_POW_BIST_STAT_HELP,
O,ADR1-Address memory 1 BIST status,Enable,Disable,63,1,POW_POW_BIST_STAT_HELP,
O,ADR0-Address memory 0 BIST status,Enable,Disable,64,1,POW_POW_BIST_STAT_HELP,

(POW_DS_PC),2,POW De-Schedule Performance Counter,POW,POW_POW_DS_PC_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_DS_PC_HELP,
T,DS_PC-De=schedule performance counter,33,32,Hex,8,POW_POW_DS_PC_HELP,

(POW_ECC_ERR),13,POW ECC Error Register,POW,POW_POW_ECC_ERR_HELP
T,Reserved-Reserved,1,19,Hex,5,POW_POW_ECC_ERR_HELP,
T,IOP_IE-Illegal operation interrupt enables,20,13,Hex,4,POW_POW_ECC_ERR_HELP,
T,Reserved-Reserved,33,3,Hex,1,POW_POW_ECC_ERR_HELP,
T,IOP-Illegal operation errors,36,13,Hex,4,POW_POW_ECC_ERR_HELP,
T,Reserved-Reserved,49,2,Hex,1,POW_POW_ECC_ERR_HELP,
O,RPE_IE-Remote pointer error interrupt enable,Enable,Disable,51,1,POW_POW_ECC_ERR_HELP,
O,RPE-Remote pointer error,Enable,Disable,52,1,POW_POW_ECC_ERR_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_ECC_ERR_HELP,
T,SYN-Syndrome value (only valid when DBE or SBE is set),56,5,Hex,2,POW_POW_ECC_ERR_HELP,
O,DBE_IE-Double bit error interrupt enable,Enable,Disable,61,1,POW_POW_ECC_ERR_HELP,
O,SBE_IE-Single bit error interrupt enable,Enable,Disable,62,1,POW_POW_ECC_ERR_HELP,
O,DBE-Double bit error,Enable,Disable,63,1,POW_POW_ECC_ERR_HELP,
O,SBE-Single bit error,Enable,Disable,64,1,POW_POW_ECC_ERR_HELP,

(POW_INT_CTL),3,POW Internal Control Register,POW,POW_POW_INT_CTL_HELP
T,Reserved-Reserved,1,58,Hex,15,POW_POW_INT_CTL_HELP,
O,PFR_DIS-High=perf pre=fetch reset mode disable,Enable,Disable,59,1,POW_POW_INT_CTL_HELP,
T,NBR_THR-NBR busy threshold,60,5,Hex,2,POW_POW_INT_CTL_HELP,

(POW_IQ_CNT0),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT0_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT0_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT0_HELP,

(POW_IQ_CNT1),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT1_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT1_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT1_HELP,

(POW_IQ_CNT2),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT2_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT2_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT2_HELP,

(POW_IQ_CNT3),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT3_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT3_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT3_HELP,

(POW_IQ_CNT4),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT4_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT4_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT4_HELP,

(POW_IQ_CNT5),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT5_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT5_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT5_HELP,

(POW_IQ_CNT6),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT6_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT6_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT6_HELP,

(POW_IQ_CNT7),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT7_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT7_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT7_HELP,

(POW_IQ_COM_CNT),2,POW Input Queue Combined Count Register,POW,POW_POW_IQ_COM_CNT_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_COM_CNT_HELP,
T,IQ_CNT-Input queue combined count,33,32,Hex,8,POW_POW_IQ_COM_CNT_HELP,

(POW_IQ_INT),2,POW Input Queue Interrupt Register,POW,POW_POW_IQ_INT_HELP
T,Reserved-Reserved,1,56,Hex,14,POW_POW_IQ_INT_HELP,
T,IQ_INT-Input queue interrupt bits,57,8,Hex,2,POW_POW_IQ_INT_HELP,

(POW_IQ_INT_EN),2,POW Input Queue Interrupt Enable Register,POW,POW_POW_IQ_INT_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,POW_POW_IQ_INT_EN_HELP,
T,INT_EN-Input queue interrupt enable bits,57,8,Hex,2,POW_POW_IQ_INT_EN_HELP,

(POW_IQ_THR0),2,X = POW Input Queue Threshold Register (1 per QOS level),POW,POW_POW_IQ_THR0_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR0_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR0_HELP,

(POW_IQ_THR1),2,X = POW Input Queue Threshold Register (1 per QOS level),POW,POW_POW_IQ_THR1_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR1_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR1_HELP,

(POW_IQ_THR2),2,X = POW Input Queue Threshold Register (1 per QOS level),POW,POW_POW_IQ_THR2_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR2_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR2_HELP,

(POW_IQ_THR3),2,X = POW Input Queue Threshold Register (1 per QOS level),POW,POW_POW_IQ_THR3_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR3_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR3_HELP,

(POW_IQ_THR4),2,X = POW Input Queue Threshold Register (1 per QOS level),POW,POW_POW_IQ_THR4_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR4_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR4_HELP,

(POW_IQ_THR5),2,X = POW Input Queue Threshold Register (1 per QOS level),POW,POW_POW_IQ_THR5_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR5_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR5_HELP,

(POW_IQ_THR6),2,X = POW Input Queue Threshold Register (1 per QOS level),POW,POW_POW_IQ_THR6_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR6_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR6_HELP,

(POW_IQ_THR7),2,X = POW Input Queue Threshold Register (1 per QOS level),POW,POW_POW_IQ_THR7_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR7_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR7_HELP,

(POW_NOS_CNT),2,POW No-schedule Count Register,POW,POW_POW_NOS_CNT_HELP
T,Reserved-Reserved,1,52,Hex,13,POW_POW_NOS_CNT_HELP,
T,NOS_CNT-# of work queue entries on the no=schedule list,53,12,Hex,3,POW_POW_NOS_CNT_HELP,

(POW_NW_TIM),2,POW New Work Timer Period Register,POW,POW_POW_NW_TIM_HELP
T,Reserved-Reserved,1,54,Hex,14,POW_POW_NW_TIM_HELP,
T,NW_TIM-New work timer period,55,10,Hex,3,POW_POW_NW_TIM_HELP,

(POW_PF_RST_MSK),2,POW Prefetch Reset Mask,POW,POW_POW_PF_RST_MSK_HELP
T,Reserved-Reserved,1,56,Hex,14,POW_POW_PF_RST_MSK_HELP,
T,RST_MSK-Prefetch engine reset mask,57,8,Hex,2,POW_POW_PF_RST_MSK_HELP,

(POW_PP_GRP_MSK0),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK0_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK0_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK0_HELP,

(POW_PP_GRP_MSK1),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK1_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK1_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK1_HELP,

(POW_PP_GRP_MSK2),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK2_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK2_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK2_HELP,

(POW_PP_GRP_MSK3),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK3_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK3_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK3_HELP,

(POW_PP_GRP_MSK4),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK4_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK4_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK4_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK4_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK4_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK4_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK4_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK4_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK4_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK4_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK4_HELP,

(POW_PP_GRP_MSK5),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK5_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK5_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK5_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK5_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK5_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK5_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK5_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK5_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK5_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK5_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK5_HELP,

(POW_PP_GRP_MSK6),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK6_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK6_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK6_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK6_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK6_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK6_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK6_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK6_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK6_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK6_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK6_HELP,

(POW_PP_GRP_MSK7),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK7_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK7_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK7_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK7_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK7_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK7_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK7_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK7_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK7_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK7_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK7_HELP,

(POW_PP_GRP_MSK8),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK8_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK8_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK8_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK8_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK8_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK8_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK8_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK8_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK8_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK8_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK8_HELP,

(POW_PP_GRP_MSK9),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK9_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK9_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK9_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK9_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK9_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK9_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK9_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK9_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK9_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK9_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK9_HELP,

(POW_PP_GRP_MSK10),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK10_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK10_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK10_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK10_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK10_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK10_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK10_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK10_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK10_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK10_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK10_HELP,

(POW_PP_GRP_MSK11),10,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK11_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK11_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK11_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK11_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK11_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK11_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK11_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK11_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK11_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK11_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK11_HELP,

(POW_QOS_RND0),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND0_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND0_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND0_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND0_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND0_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND0_HELP,

(POW_QOS_RND1),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND1_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND1_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND1_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND1_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND1_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND1_HELP,

(POW_QOS_RND2),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND2_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND2_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND2_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND2_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND2_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND2_HELP,

(POW_QOS_RND3),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND3_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND3_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND3_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND3_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND3_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND3_HELP,

(POW_QOS_RND4),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND4_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND4_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND4_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND4_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND4_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND4_HELP,

(POW_QOS_RND5),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND5_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND5_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND5_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND5_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND5_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND5_HELP,

(POW_QOS_RND6),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND6_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND6_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND6_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND6_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND6_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND6_HELP,

(POW_QOS_RND7),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND7_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND7_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND7_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND7_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND7_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND7_HELP,

(POW_QOS_THR0),8,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR0_HELP
T,Reserved-Reserved,1,4,Hex,1,POW_POW_QOS_THR0_HELP,
T,DES_CNT-# of buffers on de=schedule list,5,12,Hex,3,POW_POW_QOS_THR0_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,17,12,Hex,3,POW_POW_QOS_THR0_HELP,
T,FREE_CNT-# of total free buffers,29,12,Hex,3,POW_POW_QOS_THR0_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_QOS_THR0_HELP,
T,MAX_THR-Max threshold for QOS level X,42,11,Hex,3,POW_POW_QOS_THR0_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_QOS_THR0_HELP,
T,MIN_THR-Min threshold for QOS level X,54,11,Hex,3,POW_POW_QOS_THR0_HELP,

(POW_QOS_THR1),8,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR1_HELP
T,Reserved-Reserved,1,4,Hex,1,POW_POW_QOS_THR1_HELP,
T,DES_CNT-# of buffers on de=schedule list,5,12,Hex,3,POW_POW_QOS_THR1_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,17,12,Hex,3,POW_POW_QOS_THR1_HELP,
T,FREE_CNT-# of total free buffers,29,12,Hex,3,POW_POW_QOS_THR1_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_QOS_THR1_HELP,
T,MAX_THR-Max threshold for QOS level X,42,11,Hex,3,POW_POW_QOS_THR1_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_QOS_THR1_HELP,
T,MIN_THR-Min threshold for QOS level X,54,11,Hex,3,POW_POW_QOS_THR1_HELP,

(POW_QOS_THR2),8,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR2_HELP
T,Reserved-Reserved,1,4,Hex,1,POW_POW_QOS_THR2_HELP,
T,DES_CNT-# of buffers on de=schedule list,5,12,Hex,3,POW_POW_QOS_THR2_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,17,12,Hex,3,POW_POW_QOS_THR2_HELP,
T,FREE_CNT-# of total free buffers,29,12,Hex,3,POW_POW_QOS_THR2_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_QOS_THR2_HELP,
T,MAX_THR-Max threshold for QOS level X,42,11,Hex,3,POW_POW_QOS_THR2_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_QOS_THR2_HELP,
T,MIN_THR-Min threshold for QOS level X,54,11,Hex,3,POW_POW_QOS_THR2_HELP,

(POW_QOS_THR3),8,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR3_HELP
T,Reserved-Reserved,1,4,Hex,1,POW_POW_QOS_THR3_HELP,
T,DES_CNT-# of buffers on de=schedule list,5,12,Hex,3,POW_POW_QOS_THR3_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,17,12,Hex,3,POW_POW_QOS_THR3_HELP,
T,FREE_CNT-# of total free buffers,29,12,Hex,3,POW_POW_QOS_THR3_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_QOS_THR3_HELP,
T,MAX_THR-Max threshold for QOS level X,42,11,Hex,3,POW_POW_QOS_THR3_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_QOS_THR3_HELP,
T,MIN_THR-Min threshold for QOS level X,54,11,Hex,3,POW_POW_QOS_THR3_HELP,

(POW_QOS_THR4),8,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR4_HELP
T,Reserved-Reserved,1,4,Hex,1,POW_POW_QOS_THR4_HELP,
T,DES_CNT-# of buffers on de=schedule list,5,12,Hex,3,POW_POW_QOS_THR4_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,17,12,Hex,3,POW_POW_QOS_THR4_HELP,
T,FREE_CNT-# of total free buffers,29,12,Hex,3,POW_POW_QOS_THR4_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_QOS_THR4_HELP,
T,MAX_THR-Max threshold for QOS level X,42,11,Hex,3,POW_POW_QOS_THR4_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_QOS_THR4_HELP,
T,MIN_THR-Min threshold for QOS level X,54,11,Hex,3,POW_POW_QOS_THR4_HELP,

(POW_QOS_THR5),8,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR5_HELP
T,Reserved-Reserved,1,4,Hex,1,POW_POW_QOS_THR5_HELP,
T,DES_CNT-# of buffers on de=schedule list,5,12,Hex,3,POW_POW_QOS_THR5_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,17,12,Hex,3,POW_POW_QOS_THR5_HELP,
T,FREE_CNT-# of total free buffers,29,12,Hex,3,POW_POW_QOS_THR5_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_QOS_THR5_HELP,
T,MAX_THR-Max threshold for QOS level X,42,11,Hex,3,POW_POW_QOS_THR5_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_QOS_THR5_HELP,
T,MIN_THR-Min threshold for QOS level X,54,11,Hex,3,POW_POW_QOS_THR5_HELP,

(POW_QOS_THR6),8,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR6_HELP
T,Reserved-Reserved,1,4,Hex,1,POW_POW_QOS_THR6_HELP,
T,DES_CNT-# of buffers on de=schedule list,5,12,Hex,3,POW_POW_QOS_THR6_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,17,12,Hex,3,POW_POW_QOS_THR6_HELP,
T,FREE_CNT-# of total free buffers,29,12,Hex,3,POW_POW_QOS_THR6_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_QOS_THR6_HELP,
T,MAX_THR-Max threshold for QOS level X,42,11,Hex,3,POW_POW_QOS_THR6_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_QOS_THR6_HELP,
T,MIN_THR-Min threshold for QOS level X,54,11,Hex,3,POW_POW_QOS_THR6_HELP,

(POW_QOS_THR7),8,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR7_HELP
T,Reserved-Reserved,1,4,Hex,1,POW_POW_QOS_THR7_HELP,
T,DES_CNT-# of buffers on de=schedule list,5,12,Hex,3,POW_POW_QOS_THR7_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,17,12,Hex,3,POW_POW_QOS_THR7_HELP,
T,FREE_CNT-# of total free buffers,29,12,Hex,3,POW_POW_QOS_THR7_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_QOS_THR7_HELP,
T,MAX_THR-Max threshold for QOS level X,42,11,Hex,3,POW_POW_QOS_THR7_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_QOS_THR7_HELP,
T,MIN_THR-Min threshold for QOS level X,54,11,Hex,3,POW_POW_QOS_THR7_HELP,

(POW_TS_PC),2,POW Tag Switch Performance Counter,POW,POW_POW_TS_PC_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_TS_PC_HELP,
T,TS_PC-Tag switch performance counter,33,32,Hex,8,POW_POW_TS_PC_HELP,

(POW_WA_COM_PC),2,POW Work Add Combined Performance Counter,POW,POW_POW_WA_COM_PC_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_COM_PC_HELP,
T,WA_PC-Work add combined performance counter,33,32,Hex,8,POW_POW_WA_COM_PC_HELP,

(POW_WA_PC0),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC0_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC0_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC0_HELP,

(POW_WA_PC1),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC1_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC1_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC1_HELP,

(POW_WA_PC2),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC2_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC2_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC2_HELP,

(POW_WA_PC3),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC3_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC3_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC3_HELP,

(POW_WA_PC4),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC4_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC4_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC4_HELP,

(POW_WA_PC5),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC5_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC5_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC5_HELP,

(POW_WA_PC6),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC6_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC6_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC6_HELP,

(POW_WA_PC7),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC7_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC7_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC7_HELP,

(POW_WQ_INT),3,POW Work Queue Interrupt Register,POW,POW_POW_WQ_INT_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WQ_INT_HELP,
T,IQ_DIS-Input queue interrupt temporary disable mask,33,16,Hex,4,POW_POW_WQ_INT_HELP,
T,WQ_INT-Work queue interrupt bits,49,16,Hex,4,POW_POW_WQ_INT_HELP,

(POW_WQ_INT_CNT0),4,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT0_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT0_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT0_HELP,
T,DS_CNT-De=schedule executable count for group X,41,12,Hex,3,POW_POW_WQ_INT_CNT0_HELP,
T,IQ_CNT-Input queue executable count for group X,53,12,Hex,3,POW_POW_WQ_INT_CNT0_HELP,

(POW_WQ_INT_CNT1),4,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT1_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT1_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT1_HELP,
T,DS_CNT-De=schedule executable count for group X,41,12,Hex,3,POW_POW_WQ_INT_CNT1_HELP,
T,IQ_CNT-Input queue executable count for group X,53,12,Hex,3,POW_POW_WQ_INT_CNT1_HELP,

(POW_WQ_INT_CNT2),4,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT2_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT2_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT2_HELP,
T,DS_CNT-De=schedule executable count for group X,41,12,Hex,3,POW_POW_WQ_INT_CNT2_HELP,
T,IQ_CNT-Input queue executable count for group X,53,12,Hex,3,POW_POW_WQ_INT_CNT2_HELP,

(POW_WQ_INT_CNT3),4,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT3_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT3_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT3_HELP,
T,DS_CNT-De=schedule executable count for group X,41,12,Hex,3,POW_POW_WQ_INT_CNT3_HELP,
T,IQ_CNT-Input queue executable count for group X,53,12,Hex,3,POW_POW_WQ_INT_CNT3_HELP,

(POW_WQ_INT_CNT4),4,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT4_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT4_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT4_HELP,
T,DS_CNT-De=schedule executable count for group X,41,12,Hex,3,POW_POW_WQ_INT_CNT4_HELP,
T,IQ_CNT-Input queue executable count for group X,53,12,Hex,3,POW_POW_WQ_INT_CNT4_HELP,

(POW_WQ_INT_CNT5),4,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT5_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT5_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT5_HELP,
T,DS_CNT-De=schedule executable count for group X,41,12,Hex,3,POW_POW_WQ_INT_CNT5_HELP,
T,IQ_CNT-Input queue executable count for group X,53,12,Hex,3,POW_POW_WQ_INT_CNT5_HELP,

(POW_WQ_INT_CNT6),4,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT6_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT6_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT6_HELP,
T,DS_CNT-De=schedule executable count for group X,41,12,Hex,3,POW_POW_WQ_INT_CNT6_HELP,
T,IQ_CNT-Input queue executable count for group X,53,12,Hex,3,POW_POW_WQ_INT_CNT6_HELP,

(POW_WQ_INT_CNT7),4,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT7_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT7_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT7_HELP,
T,DS_CNT-De=schedule executable count for group X,41,12,Hex,3,POW_POW_WQ_INT_CNT7_HELP,
T,IQ_CNT-Input queue executable count for group X,53,12,Hex,3,POW_POW_WQ_INT_CNT7_HELP,

(POW_WQ_INT_CNT8),4,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT8_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT8_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT8_HELP,
T,DS_CNT-De=schedule executable count for group X,41,12,Hex,3,POW_POW_WQ_INT_CNT8_HELP,
T,IQ_CNT-Input queue executable count for group X,53,12,Hex,3,POW_POW_WQ_INT_CNT8_HELP,

(POW_WQ_INT_CNT9),4,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT9_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT9_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT9_HELP,
T,DS_CNT-De=schedule executable count for group X,41,12,Hex,3,POW_POW_WQ_INT_CNT9_HELP,
T,IQ_CNT-Input queue executable count for group X,53,12,Hex,3,POW_POW_WQ_INT_CNT9_HELP,

(POW_WQ_INT_CNT10),4,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT10_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT10_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT10_HELP,
T,DS_CNT-De=schedule executable count for group X,41,12,Hex,3,POW_POW_WQ_INT_CNT10_HELP,
T,IQ_CNT-Input queue executable count for group X,53,12,Hex,3,POW_POW_WQ_INT_CNT10_HELP,

(POW_WQ_INT_CNT11),4,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT11_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT11_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT11_HELP,
T,DS_CNT-De=schedule executable count for group X,41,12,Hex,3,POW_POW_WQ_INT_CNT11_HELP,
T,IQ_CNT-Input queue executable count for group X,53,12,Hex,3,POW_POW_WQ_INT_CNT11_HELP,

(POW_WQ_INT_CNT12),4,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT12_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT12_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT12_HELP,
T,DS_CNT-De=schedule executable count for group X,41,12,Hex,3,POW_POW_WQ_INT_CNT12_HELP,
T,IQ_CNT-Input queue executable count for group X,53,12,Hex,3,POW_POW_WQ_INT_CNT12_HELP,

(POW_WQ_INT_CNT13),4,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT13_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT13_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT13_HELP,
T,DS_CNT-De=schedule executable count for group X,41,12,Hex,3,POW_POW_WQ_INT_CNT13_HELP,
T,IQ_CNT-Input queue executable count for group X,53,12,Hex,3,POW_POW_WQ_INT_CNT13_HELP,

(POW_WQ_INT_CNT14),4,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT14_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT14_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT14_HELP,
T,DS_CNT-De=schedule executable count for group X,41,12,Hex,3,POW_POW_WQ_INT_CNT14_HELP,
T,IQ_CNT-Input queue executable count for group X,53,12,Hex,3,POW_POW_WQ_INT_CNT14_HELP,

(POW_WQ_INT_CNT15),4,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT15_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT15_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT15_HELP,
T,DS_CNT-De=schedule executable count for group X,41,12,Hex,3,POW_POW_WQ_INT_CNT15_HELP,
T,IQ_CNT-Input queue executable count for group X,53,12,Hex,3,POW_POW_WQ_INT_CNT15_HELP,

(POW_WQ_INT_PC),5,POW Work Queue Interrupt Periodic Counter Register,POW,POW_POW_WQ_INT_PC_HELP
T,Reserved-Reserved,1,4,Hex,1,POW_POW_WQ_INT_PC_HELP,
T,PC-Work queue interrupt periodic counter,5,28,Hex,7,POW_POW_WQ_INT_PC_HELP,
T,Reserved-Reserved,33,4,Hex,1,POW_POW_WQ_INT_PC_HELP,
T,PC_THR-Work queue interrupt periodic counter threshold,37,20,Hex,5,POW_POW_WQ_INT_PC_HELP,
T,Reserved-Reserved,57,8,Hex,2,POW_POW_WQ_INT_PC_HELP,

(POW_WQ_INT_THR0),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR0_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR0_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR0_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR0_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_THR0_HELP,
T,DS_THR-De=schedule count threshold for group X,42,11,Hex,3,POW_POW_WQ_INT_THR0_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_THR0_HELP,
T,IQ_THR-Input queue count threshold for group X,54,11,Hex,3,POW_POW_WQ_INT_THR0_HELP,

(POW_WQ_INT_THR1),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR1_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR1_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR1_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR1_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_THR1_HELP,
T,DS_THR-De=schedule count threshold for group X,42,11,Hex,3,POW_POW_WQ_INT_THR1_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_THR1_HELP,
T,IQ_THR-Input queue count threshold for group X,54,11,Hex,3,POW_POW_WQ_INT_THR1_HELP,

(POW_WQ_INT_THR2),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR2_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR2_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR2_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR2_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_THR2_HELP,
T,DS_THR-De=schedule count threshold for group X,42,11,Hex,3,POW_POW_WQ_INT_THR2_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_THR2_HELP,
T,IQ_THR-Input queue count threshold for group X,54,11,Hex,3,POW_POW_WQ_INT_THR2_HELP,

(POW_WQ_INT_THR3),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR3_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR3_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR3_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR3_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_THR3_HELP,
T,DS_THR-De=schedule count threshold for group X,42,11,Hex,3,POW_POW_WQ_INT_THR3_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_THR3_HELP,
T,IQ_THR-Input queue count threshold for group X,54,11,Hex,3,POW_POW_WQ_INT_THR3_HELP,

(POW_WQ_INT_THR4),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR4_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR4_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR4_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR4_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_THR4_HELP,
T,DS_THR-De=schedule count threshold for group X,42,11,Hex,3,POW_POW_WQ_INT_THR4_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_THR4_HELP,
T,IQ_THR-Input queue count threshold for group X,54,11,Hex,3,POW_POW_WQ_INT_THR4_HELP,

(POW_WQ_INT_THR5),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR5_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR5_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR5_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR5_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_THR5_HELP,
T,DS_THR-De=schedule count threshold for group X,42,11,Hex,3,POW_POW_WQ_INT_THR5_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_THR5_HELP,
T,IQ_THR-Input queue count threshold for group X,54,11,Hex,3,POW_POW_WQ_INT_THR5_HELP,

(POW_WQ_INT_THR6),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR6_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR6_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR6_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR6_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_THR6_HELP,
T,DS_THR-De=schedule count threshold for group X,42,11,Hex,3,POW_POW_WQ_INT_THR6_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_THR6_HELP,
T,IQ_THR-Input queue count threshold for group X,54,11,Hex,3,POW_POW_WQ_INT_THR6_HELP,

(POW_WQ_INT_THR7),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR7_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR7_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR7_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR7_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_THR7_HELP,
T,DS_THR-De=schedule count threshold for group X,42,11,Hex,3,POW_POW_WQ_INT_THR7_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_THR7_HELP,
T,IQ_THR-Input queue count threshold for group X,54,11,Hex,3,POW_POW_WQ_INT_THR7_HELP,

(POW_WQ_INT_THR8),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR8_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR8_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR8_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR8_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_THR8_HELP,
T,DS_THR-De=schedule count threshold for group X,42,11,Hex,3,POW_POW_WQ_INT_THR8_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_THR8_HELP,
T,IQ_THR-Input queue count threshold for group X,54,11,Hex,3,POW_POW_WQ_INT_THR8_HELP,

(POW_WQ_INT_THR9),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR9_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR9_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR9_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR9_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_THR9_HELP,
T,DS_THR-De=schedule count threshold for group X,42,11,Hex,3,POW_POW_WQ_INT_THR9_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_THR9_HELP,
T,IQ_THR-Input queue count threshold for group X,54,11,Hex,3,POW_POW_WQ_INT_THR9_HELP,

(POW_WQ_INT_THR10),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR10_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR10_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR10_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR10_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_THR10_HELP,
T,DS_THR-De=schedule count threshold for group X,42,11,Hex,3,POW_POW_WQ_INT_THR10_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_THR10_HELP,
T,IQ_THR-Input queue count threshold for group X,54,11,Hex,3,POW_POW_WQ_INT_THR10_HELP,

(POW_WQ_INT_THR11),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR11_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR11_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR11_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR11_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_THR11_HELP,
T,DS_THR-De=schedule count threshold for group X,42,11,Hex,3,POW_POW_WQ_INT_THR11_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_THR11_HELP,
T,IQ_THR-Input queue count threshold for group X,54,11,Hex,3,POW_POW_WQ_INT_THR11_HELP,

(POW_WQ_INT_THR12),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR12_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR12_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR12_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR12_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_THR12_HELP,
T,DS_THR-De=schedule count threshold for group X,42,11,Hex,3,POW_POW_WQ_INT_THR12_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_THR12_HELP,
T,IQ_THR-Input queue count threshold for group X,54,11,Hex,3,POW_POW_WQ_INT_THR12_HELP,

(POW_WQ_INT_THR13),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR13_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR13_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR13_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR13_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_THR13_HELP,
T,DS_THR-De=schedule count threshold for group X,42,11,Hex,3,POW_POW_WQ_INT_THR13_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_THR13_HELP,
T,IQ_THR-Input queue count threshold for group X,54,11,Hex,3,POW_POW_WQ_INT_THR13_HELP,

(POW_WQ_INT_THR14),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR14_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR14_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR14_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR14_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_THR14_HELP,
T,DS_THR-De=schedule count threshold for group X,42,11,Hex,3,POW_POW_WQ_INT_THR14_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_THR14_HELP,
T,IQ_THR-Input queue count threshold for group X,54,11,Hex,3,POW_POW_WQ_INT_THR14_HELP,

(POW_WQ_INT_THR15),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR15_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR15_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR15_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR15_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,POW_POW_WQ_INT_THR15_HELP,
T,DS_THR-De=schedule count threshold for group X,42,11,Hex,3,POW_POW_WQ_INT_THR15_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,POW_POW_WQ_INT_THR15_HELP,
T,IQ_THR-Input queue count threshold for group X,54,11,Hex,3,POW_POW_WQ_INT_THR15_HELP,

(POW_WS_PC0),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC0_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC0_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC0_HELP,

(POW_WS_PC1),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC1_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC1_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC1_HELP,

(POW_WS_PC2),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC2_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC2_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC2_HELP,

(POW_WS_PC3),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC3_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC3_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC3_HELP,

(POW_WS_PC4),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC4_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC4_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC4_HELP,

(POW_WS_PC5),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC5_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC5_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC5_HELP,

(POW_WS_PC6),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC6_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC6_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC6_HELP,

(POW_WS_PC7),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC7_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC7_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC7_HELP,

(POW_WS_PC8),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC8_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC8_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC8_HELP,

(POW_WS_PC9),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC9_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC9_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC9_HELP,

(POW_WS_PC10),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC10_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC10_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC10_HELP,

(POW_WS_PC11),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC11_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC11_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC11_HELP,

(POW_WS_PC12),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC12_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC12_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC12_HELP,

(POW_WS_PC13),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC13_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC13_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC13_HELP,

(POW_WS_PC14),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC14_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC14_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC14_HELP,

(POW_WS_PC15),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC15_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC15_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC15_HELP,

(RAD_MEM_DEBUG0),1,Type=RSL,RAD,RAD_RAD_MEM_DEBUG0_HELP
T,IWORD-IWord,1,64,Hex,16,RAD_RAD_MEM_DEBUG0_HELP,

(RAD_MEM_DEBUG1),1,Type=RSL,RAD,RAD_RAD_MEM_DEBUG1_HELP
T,P_DAT-P data,1,64,Hex,16,RAD_RAD_MEM_DEBUG1_HELP,

(RAD_MEM_DEBUG2),1,Type=RSL,RAD,RAD_RAD_MEM_DEBUG2_HELP
T,Q_DAT-Q data,1,64,Hex,16,RAD_RAD_MEM_DEBUG2_HELP,

(RAD_REG_BIST_RESULT),5,Type=RSL,RAD,RAD_RAD_REG_BIST_RESULT_HELP
T,Reserved-Reserved,1,58,Hex,15,RAD_RAD_REG_BIST_RESULT_HELP,
O,STA-BiST result of the STA     memories,Enable,Disable,59,1,RAD_RAD_REG_BIST_RESULT_HELP,
O,NCB_OUB-BiST result of the NCB_OUB memories,Enable,Disable,60,1,RAD_RAD_REG_BIST_RESULT_HELP,
T,NCB_INB-BiST result of the NCB_INB memories,61,2,Hex,1,RAD_RAD_REG_BIST_RESULT_HELP,
T,DAT-BiST result of the DAT     memories,63,2,Hex,1,RAD_RAD_REG_BIST_RESULT_HELP,

(RAD_REG_CMD_BUF),5,Type=RSL,RAD,RAD_RAD_REG_CMD_BUF_HELP
T,Reserved-Reserved,1,6,Hex,2,RAD_RAD_REG_CMD_BUF_HELP,
T,DWB-Number of DontWriteBacks,7,9,Hex,3,RAD_RAD_REG_CMD_BUF_HELP,
T,POOL-Free list used to free command buffer segments,16,3,Hex,1,RAD_RAD_REG_CMD_BUF_HELP,
T,SIZE-Number of uint64s per command buffer segment,19,13,Hex,4,RAD_RAD_REG_CMD_BUF_HELP,
T,PTR-Initial command buffer pointer[39:7] (128B=aligned),32,33,Hex,9,RAD_RAD_REG_CMD_BUF_HELP,

(RAD_REG_CTL),4,Type=RSL,RAD,RAD_RAD_REG_CTL_HELP
T,Reserved-Reserved,1,58,Hex,15,RAD_RAD_REG_CTL_HELP,
T,MAX_READ-Maximum number of outstanding data read commands,59,4,Hex,1,RAD_RAD_REG_CTL_HELP,
O,STORE_LE-Force STORE0 byte write address to little endian,Enable,Disable,63,1,RAD_RAD_REG_CTL_HELP,
O,RESET-Reset oneshot pulse (lasts for 4 cycles),Enable,Disable,64,1,RAD_RAD_REG_CTL_HELP,

(RAD_REG_DEBUG0),10,Type=RSL,RAD,RAD_RAD_REG_DEBUG0_HELP
T,Reserved-Reserved,1,7,Hex,2,RAD_RAD_REG_DEBUG0_HELP,
T,LOOP-Loop offset,8,25,Hex,7,RAD_RAD_REG_DEBUG0_HELP,
T,Reserved-Reserved,33,10,Hex,3,RAD_RAD_REG_DEBUG0_HELP,
T,IRIDX-IWords read index,43,6,Hex,2,RAD_RAD_REG_DEBUG0_HELP,
T,Reserved-Reserved,49,2,Hex,1,RAD_RAD_REG_DEBUG0_HELP,
T,IWIDX-IWords write index,51,6,Hex,2,RAD_RAD_REG_DEBUG0_HELP,
O,OWORDQV-Valid for OWORDQ,Enable,Disable,57,1,RAD_RAD_REG_DEBUG0_HELP,
O,OWORDPV-Valid for OWORDP,Enable,Disable,58,1,RAD_RAD_REG_DEBUG0_HELP,
O,COMMIT-Waiting for write commit,Enable,Disable,59,1,RAD_RAD_REG_DEBUG0_HELP,
T,STATE-Main state,60,5,Hex,2,RAD_RAD_REG_DEBUG0_HELP,

(RAD_REG_DEBUG1),1,Type=RSL,RAD,RAD_RAD_REG_DEBUG1_HELP
T,CWORD-CWord,1,64,Hex,16,RAD_RAD_REG_DEBUG1_HELP,

(RAD_REG_DEBUG10),3,Type=RSL,RAD,RAD_RAD_REG_DEBUG10_HELP
T,FLAGS-OCTL flags,1,8,Hex,2,RAD_RAD_REG_DEBUG10_HELP,
T,SIZE-OCTL size (bytes),9,16,Hex,4,RAD_RAD_REG_DEBUG10_HELP,
T,PTR-OCTL pointer,25,40,Hex,10,RAD_RAD_REG_DEBUG10_HELP,

(RAD_REG_DEBUG11),7,Type=RSL,RAD,RAD_RAD_REG_DEBUG11_HELP
T,Reserved-Reserved,1,51,Hex,13,RAD_RAD_REG_DEBUG11_HELP,
O,Q-OCTL q flag,Enable,Disable,52,1,RAD_RAD_REG_DEBUG11_HELP,
O,P-OCTL p flag,Enable,Disable,53,1,RAD_RAD_REG_DEBUG11_HELP,
O,WC-OCTL write commit flag,Enable,Disable,54,1,RAD_RAD_REG_DEBUG11_HELP,
O,EOD-OCTL eod flag,Enable,Disable,55,1,RAD_RAD_REG_DEBUG11_HELP,
O,SOD-OCTL sod flag,Enable,Disable,56,1,RAD_RAD_REG_DEBUG11_HELP,
T,INDEX-OCTL index,57,8,Hex,2,RAD_RAD_REG_DEBUG11_HELP,

(RAD_REG_DEBUG12),2,Type=RSL,RAD,RAD_RAD_REG_DEBUG12_HELP
T,Reserved-Reserved,1,49,Hex,13,RAD_RAD_REG_DEBUG12_HELP,
T,ASSERTS-Various assertion checks,50,15,Hex,4,RAD_RAD_REG_DEBUG12_HELP,

(RAD_REG_DEBUG2),1,Type=RSL,RAD,RAD_RAD_REG_DEBUG2_HELP
T,OWORDP-OWordP,1,64,Hex,16,RAD_RAD_REG_DEBUG2_HELP,

(RAD_REG_DEBUG3),1,Type=RSL,RAD,RAD_RAD_REG_DEBUG3_HELP
T,OWORDQ-OWordQ,1,64,Hex,16,RAD_RAD_REG_DEBUG3_HELP,

(RAD_REG_DEBUG4),1,Type=RSL,RAD,RAD_RAD_REG_DEBUG4_HELP
T,RWORD-RWord,1,64,Hex,16,RAD_RAD_REG_DEBUG4_HELP,

(RAD_REG_DEBUG5),18,Type=RSL,RAD,RAD_RAD_REG_DEBUG5_HELP
T,Reserved-Reserved,1,11,Hex,3,RAD_RAD_REG_DEBUG5_HELP,
T,NIROPC7-NCBI ropc (stage7 grant),12,3,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIRQUE7-NCBI rque (stage7 grant),15,2,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIRVAL7-NCBI rval (stage7 grant),17,5,Hex,2,RAD_RAD_REG_DEBUG5_HELP,
T,NIROPC6-NCBI ropc (stage6 arb),22,3,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIRQUE6-NCBI rque (stage6 arb),25,2,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
O,NIRARB6-NCBI rarb (stage6 arb),Enable,Disable,27,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIRVAL6-NCBI rval (stage6 arb),28,5,Hex,2,RAD_RAD_REG_DEBUG5_HELP,
T,NIRIDX1-NCBI ridx1,33,4,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIWIDX1-NCBI widx1,37,4,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIRIDX0-NCBI ridx0,41,4,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIWIDX0-NCBI widx0,45,4,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,WCCREDS-WC credits,49,2,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,FPACREDS-POW credits,51,2,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,Reserved-Reserved,53,2,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,POWCREDS-POW credits,55,2,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,N1CREDS-NCBI1 credits,57,4,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,N0CREDS-NCBI0 credits,61,4,Hex,1,RAD_RAD_REG_DEBUG5_HELP,

(RAD_REG_DEBUG6),3,Type=RSL,RAD,RAD_RAD_REG_DEBUG6_HELP
T,CNT-CCTL count[7:0] (bytes),1,8,Hex,2,RAD_RAD_REG_DEBUG6_HELP,
T,SIZE-CCTL size (bytes),9,16,Hex,4,RAD_RAD_REG_DEBUG6_HELP,
T,PTR-CCTL pointer,25,40,Hex,10,RAD_RAD_REG_DEBUG6_HELP,

(RAD_REG_DEBUG7),2,Type=RSL,RAD,RAD_RAD_REG_DEBUG7_HELP
T,Reserved-Reserved,1,49,Hex,13,RAD_RAD_REG_DEBUG7_HELP,
T,CNT-CCTL count[22:8] (bytes),50,15,Hex,4,RAD_RAD_REG_DEBUG7_HELP,

(RAD_REG_DEBUG8),3,Type=RSL,RAD,RAD_RAD_REG_DEBUG8_HELP
T,FLAGS-ICTL flags,1,8,Hex,2,RAD_RAD_REG_DEBUG8_HELP,
T,SIZE-ICTL size (bytes),9,16,Hex,4,RAD_RAD_REG_DEBUG8_HELP,
T,PTR-ICTL pointer,25,40,Hex,10,RAD_RAD_REG_DEBUG8_HELP,

(RAD_REG_DEBUG9),7,Type=RSL,RAD,RAD_RAD_REG_DEBUG9_HELP
T,Reserved-Reserved,1,44,Hex,11,RAD_RAD_REG_DEBUG9_HELP,
O,EOD-ICTL eod flag,Enable,Disable,45,1,RAD_RAD_REG_DEBUG9_HELP,
O,INI-ICTL init flag,Enable,Disable,46,1,RAD_RAD_REG_DEBUG9_HELP,
O,Q-ICTL q enable,Enable,Disable,47,1,RAD_RAD_REG_DEBUG9_HELP,
O,P-ICTL p enable,Enable,Disable,48,1,RAD_RAD_REG_DEBUG9_HELP,
T,MUL-ICTL multiplier,49,8,Hex,2,RAD_RAD_REG_DEBUG9_HELP,
T,INDEX-ICTL index,57,8,Hex,2,RAD_RAD_REG_DEBUG9_HELP,

(RAD_REG_ERROR),2,Type=RSL,RAD,RAD_RAD_REG_ERROR_HELP
T,Reserved-Reserved,1,63,Hex,16,RAD_RAD_REG_ERROR_HELP,
O,DOORBELL-A doorbell count has overflowed,Enable,Disable,64,1,RAD_RAD_REG_ERROR_HELP,

(RAD_REG_INT_MASK),2,Type=RSL,RAD,RAD_RAD_REG_INT_MASK_HELP
T,Reserved-Reserved,1,63,Hex,16,RAD_RAD_REG_INT_MASK_HELP,
O,DOORBELL-Bit mask corresponding to RAD_REG_ERROR[0] above,Enable,Disable,64,1,RAD_RAD_REG_INT_MASK_HELP,

(RAD_REG_POLYNOMIAL),2,Type=RSL,RAD,RAD_RAD_REG_POLYNOMIAL_HELP
T,Reserved-Reserved,1,56,Hex,14,RAD_RAD_REG_POLYNOMIAL_HELP,
T,COEFFS-coefficients of GF(2^8) irreducible polynomial,57,8,Hex,2,RAD_RAD_REG_POLYNOMIAL_HELP,

(RAD_REG_READ_IDX),3,Type=RSL,RAD,RAD_RAD_REG_READ_IDX_HELP
T,Reserved-Reserved,1,32,Hex,8,RAD_RAD_REG_READ_IDX_HELP,
T,INC-Increment to add to current index for next index,33,16,Hex,4,RAD_RAD_REG_READ_IDX_HELP,
T,INDEX-Index to use for next memory CSR read,49,16,Hex,4,RAD_RAD_REG_READ_IDX_HELP,

(RNM_BIST_STATUS),3,RNM's BIST Status Register,RNM,RNM_RNM_BIST_STATUS_HELP
T,Reserved-Reserved,1,62,Hex,16,RNM_RNM_BIST_STATUS_HELP,
O,RRC-Status of RRC block bist.,Enable,Disable,63,1,RNM_RNM_BIST_STATUS_HELP,
O,MEM-Status of MEM block bist.,Enable,Disable,64,1,RNM_RNM_BIST_STATUS_HELP,

(RNM_CTL_STATUS),7,RNM's Control/Status Register,RNM,RNM_RNM_CTL_STATUS_HELP
T,Reserved-Reserved,1,55,Hex,14,RNM_RNM_CTL_STATUS_HELP,
T,ENT_SEL-?,56,4,Hex,1,RNM_RNM_CTL_STATUS_HELP,
O,EXP_ENT-Exported entropy enable for random number generator,Enable,Disable,60,1,RNM_RNM_CTL_STATUS_HELP,
O,RNG_RST-Reset RNG as core reset.,Enable,Disable,61,1,RNM_RNM_CTL_STATUS_HELP,
O,RNM_RST-Reset the RNM as core reset except for register,Enable,Disable,62,1,RNM_RNM_CTL_STATUS_HELP,
O,RNG_EN-Enable the output of the RNG.,Enable,Disable,63,1,RNM_RNM_CTL_STATUS_HELP,
O,ENT_EN-Entropy enable for random number generator.,Enable,Disable,64,1,RNM_RNM_CTL_STATUS_HELP,

(SMI0_CLK),10,Clock Control Register,SMI,SMI_SMI0_CLK_HELP
T,Reserved-Reserved,1,39,Hex,10,SMI_SMI0_CLK_HELP,
O,MODE-IEEE operating mode,Enable,Disable,40,1,SMI_SMI0_CLK_HELP,
T,Reserved-Reserved,41,3,Hex,1,SMI_SMI0_CLK_HELP,
T,SAMPLE_HI-When to sample read data (extended bits),44,5,Hex,2,SMI_SMI0_CLK_HELP,
O,SAMPLE_MODE-Read Data sampling mode,Enable,Disable,49,1,SMI_SMI0_CLK_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,SMI_SMI0_CLK_HELP,
O,CLK_IDLE-Do not toggle MDC on idle cycles,Enable,Disable,51,1,SMI_SMI0_CLK_HELP,
O,PREAMBLE-Send PREAMBLE on SMI transacton,Enable,Disable,52,1,SMI_SMI0_CLK_HELP,
T,SAMPLE-When to sample read data,53,4,Hex,1,SMI_SMI0_CLK_HELP,
T,PHASE-MDC Clock Phase,57,8,Hex,2,SMI_SMI0_CLK_HELP,

(SMI1_CLK),10,Clock Control Register,SMI,SMI_SMI1_CLK_HELP
T,Reserved-Reserved,1,39,Hex,10,SMI_SMI1_CLK_HELP,
O,MODE-IEEE operating mode,Enable,Disable,40,1,SMI_SMI1_CLK_HELP,
T,Reserved-Reserved,41,3,Hex,1,SMI_SMI1_CLK_HELP,
T,SAMPLE_HI-When to sample read data (extended bits),44,5,Hex,2,SMI_SMI1_CLK_HELP,
O,SAMPLE_MODE-Read Data sampling mode,Enable,Disable,49,1,SMI_SMI1_CLK_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,SMI_SMI1_CLK_HELP,
O,CLK_IDLE-Do not toggle MDC on idle cycles,Enable,Disable,51,1,SMI_SMI1_CLK_HELP,
O,PREAMBLE-Send PREAMBLE on SMI transacton,Enable,Disable,52,1,SMI_SMI1_CLK_HELP,
T,SAMPLE-When to sample read data,53,4,Hex,1,SMI_SMI1_CLK_HELP,
T,PHASE-MDC Clock Phase,57,8,Hex,2,SMI_SMI1_CLK_HELP,

(SMI0_CMD),6,Force a Read/Write command to the PHY,SMI,SMI_SMI0_CMD_HELP
T,Reserved-Reserved,1,46,Hex,12,SMI_SMI0_CMD_HELP,
T,PHY_OP-PHY Opcode depending on SMI_CLK[MODE],47,2,Hex,1,SMI_SMI0_CMD_HELP,
T,Reserved-Reserved,49,3,Hex,1,SMI_SMI0_CMD_HELP,
T,PHY_ADR-PHY Address,52,5,Hex,2,SMI_SMI0_CMD_HELP,
T,Reserved-Reserved,57,3,Hex,1,SMI_SMI0_CMD_HELP,
T,REG_ADR-PHY Register Offset,60,5,Hex,2,SMI_SMI0_CMD_HELP,

(SMI1_CMD),6,Force a Read/Write command to the PHY,SMI,SMI_SMI1_CMD_HELP
T,Reserved-Reserved,1,46,Hex,12,SMI_SMI1_CMD_HELP,
T,PHY_OP-PHY Opcode depending on SMI_CLK[MODE],47,2,Hex,1,SMI_SMI1_CMD_HELP,
T,Reserved-Reserved,49,3,Hex,1,SMI_SMI1_CMD_HELP,
T,PHY_ADR-PHY Address,52,5,Hex,2,SMI_SMI1_CMD_HELP,
T,Reserved-Reserved,57,3,Hex,1,SMI_SMI1_CMD_HELP,
T,REG_ADR-PHY Register Offset,60,5,Hex,2,SMI_SMI1_CMD_HELP,

(SMI0_EN),2,Enable the SMI interface,SMI,SMI_SMI0_EN_HELP
T,Reserved-Reserved,1,63,Hex,16,SMI_SMI0_EN_HELP,
O,EN-Interface enable,Enable,Disable,64,1,SMI_SMI0_EN_HELP,

(SMI1_EN),2,Enable the SMI interface,SMI,SMI_SMI1_EN_HELP
T,Reserved-Reserved,1,63,Hex,16,SMI_SMI1_EN_HELP,
O,EN-Interface enable,Enable,Disable,64,1,SMI_SMI1_EN_HELP,

(SMI0_RD_DAT),4,SMI Read Data,SMI,SMI_SMI0_RD_DAT_HELP
T,Reserved-Reserved,1,46,Hex,12,SMI_SMI0_RD_DAT_HELP,
O,PENDING-Read Xaction Pending,Enable,Disable,47,1,SMI_SMI0_RD_DAT_HELP,
O,VAL-Read Data Valid,Enable,Disable,48,1,SMI_SMI0_RD_DAT_HELP,
T,DAT-Read Data,49,16,Hex,4,SMI_SMI0_RD_DAT_HELP,

(SMI1_RD_DAT),4,SMI Read Data,SMI,SMI_SMI1_RD_DAT_HELP
T,Reserved-Reserved,1,46,Hex,12,SMI_SMI1_RD_DAT_HELP,
O,PENDING-Read Xaction Pending,Enable,Disable,47,1,SMI_SMI1_RD_DAT_HELP,
O,VAL-Read Data Valid,Enable,Disable,48,1,SMI_SMI1_RD_DAT_HELP,
T,DAT-Read Data,49,16,Hex,4,SMI_SMI1_RD_DAT_HELP,

(SMI0_WR_DAT),4,SMI Write Data,SMI,SMI_SMI0_WR_DAT_HELP
T,Reserved-Reserved,1,46,Hex,12,SMI_SMI0_WR_DAT_HELP,
O,PENDING-Write Xaction Pending,Enable,Disable,47,1,SMI_SMI0_WR_DAT_HELP,
O,VAL-Write Data Valid,Enable,Disable,48,1,SMI_SMI0_WR_DAT_HELP,
T,DAT-Write Data,49,16,Hex,4,SMI_SMI0_WR_DAT_HELP,

(SMI1_WR_DAT),4,SMI Write Data,SMI,SMI_SMI1_WR_DAT_HELP
T,Reserved-Reserved,1,46,Hex,12,SMI_SMI1_WR_DAT_HELP,
O,PENDING-Write Xaction Pending,Enable,Disable,47,1,SMI_SMI1_WR_DAT_HELP,
O,VAL-Write Data Valid,Enable,Disable,48,1,SMI_SMI1_WR_DAT_HELP,
T,DAT-Write Data,49,16,Hex,4,SMI_SMI1_WR_DAT_HELP,

(TIM_MEM_DEBUG0),6,Type=RSL,TIM,TIM_TIM_MEM_DEBUG0_HELP
T,Reserved-Reserved,1,16,Hex,4,TIM_TIM_MEM_DEBUG0_HELP,
O,ENA-Ring timer enable,Enable,Disable,17,1,TIM_TIM_MEM_DEBUG0_HELP,
O,Reserved-Reserved,Enable,Disable,18,1,TIM_TIM_MEM_DEBUG0_HELP,
T,COUNT-Time offset for the ring,19,22,Hex,6,TIM_TIM_MEM_DEBUG0_HELP,
T,Reserved-Reserved,41,2,Hex,1,TIM_TIM_MEM_DEBUG0_HELP,
T,INTERVAL-Timer interval = 1,43,22,Hex,6,TIM_TIM_MEM_DEBUG0_HELP,

(TIM_MEM_DEBUG1),3,Type=RSL,TIM,TIM_TIM_MEM_DEBUG1_HELP
T,BUCKET-Current bucket[12:0],1,13,Hex,4,TIM_TIM_MEM_DEBUG1_HELP,
T,BASE-Pointer[35:5] to bucket[0],14,31,Hex,8,TIM_TIM_MEM_DEBUG1_HELP,
T,BSIZE-Number of buckets = 1,45,20,Hex,5,TIM_TIM_MEM_DEBUG1_HELP,

(TIM_MEM_DEBUG2),5,Type=RSL,TIM,TIM_TIM_MEM_DEBUG2_HELP
T,Reserved-Reserved,1,40,Hex,10,TIM_TIM_MEM_DEBUG2_HELP,
T,CPOOL-Free list used to free chunks,41,3,Hex,1,TIM_TIM_MEM_DEBUG2_HELP,
T,CSIZE-Number of words per chunk,44,13,Hex,4,TIM_TIM_MEM_DEBUG2_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,TIM_TIM_MEM_DEBUG2_HELP,
T,BUCKET-Current bucket[19:13],58,7,Hex,2,TIM_TIM_MEM_DEBUG2_HELP,

(TIM_MEM_RING0),4,Type=RSL,TIM,TIM_TIM_MEM_RING0_HELP
T,Reserved-Reserved,1,9,Hex,3,TIM_TIM_MEM_RING0_HELP,
T,FIRST_BUCKET-Pointer[35:5] to bucket[0],10,31,Hex,8,TIM_TIM_MEM_RING0_HELP,
T,NUM_BUCKETS-Number of buckets = 1,41,20,Hex,5,TIM_TIM_MEM_RING0_HELP,
T,RING-Ring ID,61,4,Hex,1,TIM_TIM_MEM_RING0_HELP,

(TIM_MEM_RING1),6,Type=RSL,TIM,TIM_TIM_MEM_RING1_HELP
T,Reserved-Reserved,1,21,Hex,6,TIM_TIM_MEM_RING1_HELP,
O,ENABLE-Ring timer enable,Enable,Disable,22,1,TIM_TIM_MEM_RING1_HELP,
T,POOL-Free list used to free chunks,23,3,Hex,1,TIM_TIM_MEM_RING1_HELP,
T,WORDS_PER_CHUNK-Number of words per chunk,26,13,Hex,4,TIM_TIM_MEM_RING1_HELP,
T,INTERVAL-Timer interval = 1 measured in 1024 cycle ticks,39,22,Hex,6,TIM_TIM_MEM_RING1_HELP,
T,RING-Ring ID,61,4,Hex,1,TIM_TIM_MEM_RING1_HELP,

(TIM_REG_BIST_RESULT),4,Type=RSL,TIM,TIM_TIM_REG_BIST_RESULT_HELP
T,Reserved-Reserved,1,60,Hex,15,TIM_TIM_REG_BIST_RESULT_HELP,
T,STA-BiST result of the STA   memories (0=pass !0=fail),61,2,Hex,1,TIM_TIM_REG_BIST_RESULT_HELP,
O,NCB-BiST result of the NCB   memories (0=pass !0=fail),Enable,Disable,63,1,TIM_TIM_REG_BIST_RESULT_HELP,
O,CTL-BiST result of the CTL   memories (0=pass !0=fail),Enable,Disable,64,1,TIM_TIM_REG_BIST_RESULT_HELP,

(TIM_REG_ERROR),2,Type=RSL,TIM,TIM_TIM_REG_ERROR_HELP
T,Reserved-Reserved,1,48,Hex,12,TIM_TIM_REG_ERROR_HELP,
T,MASK-Bit mask indicating the rings in error,49,16,Hex,4,TIM_TIM_REG_ERROR_HELP,

(TIM_REG_FLAGS),4,Type=RSL,TIM,TIM_TIM_REG_FLAGS_HELP
T,Reserved-Reserved,1,61,Hex,16,TIM_TIM_REG_FLAGS_HELP,
O,RESET-Reset oneshot pulse for free=running structures,Enable,Disable,62,1,TIM_TIM_REG_FLAGS_HELP,
O,ENABLE_DWB-Enables non=zero DonwWriteBacks when set,Enable,Disable,63,1,TIM_TIM_REG_FLAGS_HELP,
O,ENABLE_TIMERS-Enables the TIM section when set,Enable,Disable,64,1,TIM_TIM_REG_FLAGS_HELP,

(TIM_REG_INT_MASK),2,Type=RSL,TIM,TIM_TIM_REG_INT_MASK_HELP
T,Reserved-Reserved,1,48,Hex,12,TIM_TIM_REG_INT_MASK_HELP,
T,MASK-Bit mask corresponding to TIM_REG_ERROR.MASK above,49,16,Hex,4,TIM_TIM_REG_INT_MASK_HELP,

(TIM_REG_READ_IDX),3,Type=RSL,TIM,TIM_TIM_REG_READ_IDX_HELP
T,Reserved-Reserved,1,48,Hex,12,TIM_TIM_REG_READ_IDX_HELP,
T,INC-Increment to add to current index for next index,49,8,Hex,2,TIM_TIM_REG_READ_IDX_HELP,
T,INDEX-Index to use for next memory CSR read,57,8,Hex,2,TIM_TIM_REG_READ_IDX_HELP,

(TRA0_BIST_STATUS),4,TRA(0..0)_BIST_STATUS = Trace Buffer BiST Status,TRA,TRA_TRA0_BIST_STATUS_HELP
T,Reserved-Reserved,1,61,Hex,16,TRA_TRA0_BIST_STATUS_HELP,
O,TCF-Bist Results for TCF memory,Enable,Disable,62,1,TRA_TRA0_BIST_STATUS_HELP,
O,TDF1-Bist Results for TDF memory 1,Enable,Disable,63,1,TRA_TRA0_BIST_STATUS_HELP,
O,TDF0-Bist Results for TCF memory 0,Enable,Disable,64,1,TRA_TRA0_BIST_STATUS_HELP,

(TRA0_CTL),12,TRA(0..0)_CTL = Trace Buffer Control,TRA,TRA_TRA0_CTL_HELP
T,Reserved-Reserved,1,49,Hex,13,TRA_TRA0_CTL_HELP,
O,IGNORE_O-Ignore overflow during wrap mode,Enable,Disable,50,1,TRA_TRA0_CTL_HELP,
O,MCD0_ENA-MCD0 enable,Enable,Disable,51,1,TRA_TRA0_CTL_HELP,
O,MCD0_THR-MCD0_threshold,Enable,Disable,52,1,TRA_TRA0_CTL_HELP,
O,MCD0_TRG-MCD0_trigger,Enable,Disable,53,1,TRA_TRA0_CTL_HELP,
O,CIU_THR-CIU_threshold,Enable,Disable,54,1,TRA_TRA0_CTL_HELP,
O,CIU_TRG-CIU_trigger,Enable,Disable,55,1,TRA_TRA0_CTL_HELP,
T,FULL_THR-Full Threshhold,56,2,Hex,1,TRA_TRA0_CTL_HELP,
T,TIME_GRN-Timestamp granularity,58,3,Hex,1,TRA_TRA0_CTL_HELP,
T,TRIG_CTL-Trigger Control,61,2,Hex,1,TRA_TRA0_CTL_HELP,
O,WRAP-Wrap mode,Enable,Disable,63,1,TRA_TRA0_CTL_HELP,
O,ENA-Enable Trace,Enable,Disable,64,1,TRA_TRA0_CTL_HELP,

(TRA0_CYCLES_SINCE),3,TRA(0..0)_CYCLES_SINCE = Trace Buffer Cycles Since Last Write Read/Write pointers,TRA,TRA_TRA0_CYCLES_SINCE_HELP
T,CYCLES-Cycles since the last entry was written,1,48,Hex,12,TRA_TRA0_CYCLES_SINCE_HELP,
T,RPTR-Read pointer,49,8,Hex,2,TRA_TRA0_CYCLES_SINCE_HELP,
T,WPTR-Write pointer,57,8,Hex,2,TRA_TRA0_CYCLES_SINCE_HELP,

(TRA0_CYCLES_SINCE1),5,TRA(0..0)_CYCLES_SINCE1 = Trace Buffer Cycles Since Last Write Read/Write pointers,TRA,TRA_TRA0_CYCLES_SINCE1_HELP
T,CYCLES-Cycles since the last entry was written,1,40,Hex,10,TRA_TRA0_CYCLES_SINCE1_HELP,
T,Reserved-Reserved,41,2,Hex,1,TRA_TRA0_CYCLES_SINCE1_HELP,
T,RPTR-Read pointer,43,10,Hex,3,TRA_TRA0_CYCLES_SINCE1_HELP,
T,Reserved-Reserved,53,2,Hex,1,TRA_TRA0_CYCLES_SINCE1_HELP,
T,WPTR-Write pointer,55,10,Hex,3,TRA_TRA0_CYCLES_SINCE1_HELP,

(TRA0_FILT_ADR_ADR),2,TRA(0..0)_FILT_ADR_ADR = Trace Buffer Filter Address Address,TRA,TRA_TRA0_FILT_ADR_ADR_HELP
T,Reserved-Reserved,1,28,Hex,7,TRA_TRA0_FILT_ADR_ADR_HELP,
T,ADR-Unmasked Address,29,36,Hex,9,TRA_TRA0_FILT_ADR_ADR_HELP,

(TRA0_FILT_ADR_MSK),2,TRA(0..0)_FILT_ADR_MSK = Trace Buffer Filter Address Mask,TRA,TRA_TRA0_FILT_ADR_MSK_HELP
T,Reserved-Reserved,1,28,Hex,7,TRA_TRA0_FILT_ADR_MSK_HELP,
T,ADR-Address Mask,29,36,Hex,9,TRA_TRA0_FILT_ADR_MSK_HELP,

(TRA0_FILT_CMD),18,TRA(0..0)_FILT_CMD = Trace Buffer Filter Command Mask,TRA,TRA_TRA0_FILT_CMD_HELP
T,Reserved-Reserved,1,47,Hex,12,TRA_TRA0_FILT_CMD_HELP,
O,SAA-Enable SAA     tracing,Enable,Disable,48,1,TRA_TRA0_FILT_CMD_HELP,
O,IOBDMA-Enable IOBDMA  tracing,Enable,Disable,49,1,TRA_TRA0_FILT_CMD_HELP,
O,IOBST-Enable IOBST   tracing,Enable,Disable,50,1,TRA_TRA0_FILT_CMD_HELP,
O,IOBLD64-Enable IOBLD64 tracing,Enable,Disable,51,1,TRA_TRA0_FILT_CMD_HELP,
O,IOBLD32-Enable IOBLD32 tracing,Enable,Disable,52,1,TRA_TRA0_FILT_CMD_HELP,
O,IOBLD16-Enable IOBLD16 tracing,Enable,Disable,53,1,TRA_TRA0_FILT_CMD_HELP,
O,IOBLD8-Enable IOBLD8  tracing,Enable,Disable,54,1,TRA_TRA0_FILT_CMD_HELP,
O,STT-Enable STT     tracing,Enable,Disable,55,1,TRA_TRA0_FILT_CMD_HELP,
O,STP-Enable STP     tracing,Enable,Disable,56,1,TRA_TRA0_FILT_CMD_HELP,
O,STC-Enable STC     tracing,Enable,Disable,57,1,TRA_TRA0_FILT_CMD_HELP,
O,STF-Enable STF     tracing,Enable,Disable,58,1,TRA_TRA0_FILT_CMD_HELP,
O,LDT-Enable LDT     tracing,Enable,Disable,59,1,TRA_TRA0_FILT_CMD_HELP,
O,LDI-Enable LDI     tracing,Enable,Disable,60,1,TRA_TRA0_FILT_CMD_HELP,
O,LDD-Enable LDD     tracing,Enable,Disable,61,1,TRA_TRA0_FILT_CMD_HELP,
O,PSL1-Enable PSL1    tracing,Enable,Disable,62,1,TRA_TRA0_FILT_CMD_HELP,
O,PL2-Enable PL2     tracing,Enable,Disable,63,1,TRA_TRA0_FILT_CMD_HELP,
O,DWB-Enable DWB     tracing,Enable,Disable,64,1,TRA_TRA0_FILT_CMD_HELP,

(TRA0_FILT_DID),12,TRA(0..0)_FILT_DID = Trace Buffer Filter DestinationId Mask,TRA,TRA_TRA0_FILT_DID_HELP
T,Reserved-Reserved,1,32,Hex,8,TRA_TRA0_FILT_DID_HELP,
T,ILLEGAL-Illegal destinations,33,19,Hex,5,TRA_TRA0_FILT_DID_HELP,
O,POW-Enable tracing of requests to POW,Enable,Disable,52,1,TRA_TRA0_FILT_DID_HELP,
T,ILLEGAL2-Illegal destinations,53,3,Hex,1,TRA_TRA0_FILT_DID_HELP,
O,RNG-Enable tracing of requests to RNG,Enable,Disable,56,1,TRA_TRA0_FILT_DID_HELP,
O,ZIP-Enable tracing of requests to ZIP,Enable,Disable,57,1,TRA_TRA0_FILT_DID_HELP,
O,DFA-Enable tracing of requests to DFA,Enable,Disable,58,1,TRA_TRA0_FILT_DID_HELP,
O,FPA-Enable tracing of requests to FPA,Enable,Disable,59,1,TRA_TRA0_FILT_DID_HELP,
O,KEY-Enable tracing of requests to KEY memory,Enable,Disable,60,1,TRA_TRA0_FILT_DID_HELP,
O,PCI-Enable tracing of requests to PCI and RSL=type,Enable,Disable,61,1,TRA_TRA0_FILT_DID_HELP,
T,ILLEGAL3-Illegal destinations,62,2,Hex,1,TRA_TRA0_FILT_DID_HELP,
O,MIO-Enable tracing of CIU and GPIO CSR's,Enable,Disable,64,1,TRA_TRA0_FILT_DID_HELP,

(TRA0_FILT_SID),6,TRA(0..0)_FILT_SID = Trace Buffer Filter SourceId Mask,TRA,TRA_TRA0_FILT_SID_HELP
T,Reserved-Reserved,1,44,Hex,11,TRA_TRA0_FILT_SID_HELP,
O,DWB-Enable tracing of requests from the IOB DWB engine,Enable,Disable,45,1,TRA_TRA0_FILT_SID_HELP,
O,IOBREQ-Enable tracing of requests from FPATIMDFA,Enable,Disable,46,1,TRA_TRA0_FILT_SID_HELP,
O,PKO-Enable tracing of read requests from PKO,Enable,Disable,47,1,TRA_TRA0_FILT_SID_HELP,
O,PKI-Enable tracing of write requests from PIP/IPD,Enable,Disable,48,1,TRA_TRA0_FILT_SID_HELP,
T,PP-Enable tracing from PP[N] with matching SourceID,49,16,Hex,4,TRA_TRA0_FILT_SID_HELP,

(TRA0_INT_STATUS),5,TRA(0..0)_INT_STATUS = Trace Buffer Interrupt Status,TRA,TRA_TRA0_INT_STATUS_HELP
T,Reserved-Reserved,1,60,Hex,15,TRA_TRA0_INT_STATUS_HELP,
O,MCD0_THR-MCD0 full threshold interrupt status,Enable,Disable,61,1,TRA_TRA0_INT_STATUS_HELP,
O,MCD0_TRG-MCD0 end trigger interrupt status,Enable,Disable,62,1,TRA_TRA0_INT_STATUS_HELP,
O,CIU_THR-CIU full threshold interrupt status,Enable,Disable,63,1,TRA_TRA0_INT_STATUS_HELP,
O,CIU_TRG-CIU end trigger interrupt status,Enable,Disable,64,1,TRA_TRA0_INT_STATUS_HELP,

(TRA0_READ_DAT),1,TRA(0..0)_READ_DAT = Trace Buffer Read Data,TRA,TRA_TRA0_READ_DAT_HELP
T,DATA-Trace buffer data for current entry,1,64,Hex,16,TRA_TRA0_READ_DAT_HELP,

(TRA0_TRIG0_ADR_ADR),2,TRA(0..0)_TRIG0_ADR_ADR = Trace Buffer Filter Address Address,TRA,TRA_TRA0_TRIG0_ADR_ADR_HELP
T,Reserved-Reserved,1,28,Hex,7,TRA_TRA0_TRIG0_ADR_ADR_HELP,
T,ADR-Unmasked Address,29,36,Hex,9,TRA_TRA0_TRIG0_ADR_ADR_HELP,

(TRA0_TRIG0_ADR_MSK),2,TRA(0..0)_TRIG0_ADR_MSK = Trace Buffer Filter Address Mask,TRA,TRA_TRA0_TRIG0_ADR_MSK_HELP
T,Reserved-Reserved,1,28,Hex,7,TRA_TRA0_TRIG0_ADR_MSK_HELP,
T,ADR-Address Mask,29,36,Hex,9,TRA_TRA0_TRIG0_ADR_MSK_HELP,

(TRA0_TRIG0_CMD),18,TRA(0..0)_TRIG0_CMD = Trace Buffer Filter Command Mask,TRA,TRA_TRA0_TRIG0_CMD_HELP
T,Reserved-Reserved,1,47,Hex,12,TRA_TRA0_TRIG0_CMD_HELP,
O,SAA-Enable SAA     tracing,Enable,Disable,48,1,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBDMA-Enable IOBDMA  tracing,Enable,Disable,49,1,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBST-Enable IOBST   tracing,Enable,Disable,50,1,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBLD64-Enable IOBLD64 tracing,Enable,Disable,51,1,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBLD32-Enable IOBLD32 tracing,Enable,Disable,52,1,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBLD16-Enable IOBLD16 tracing,Enable,Disable,53,1,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBLD8-Enable IOBLD8  tracing,Enable,Disable,54,1,TRA_TRA0_TRIG0_CMD_HELP,
O,STT-Enable STT     tracing,Enable,Disable,55,1,TRA_TRA0_TRIG0_CMD_HELP,
O,STP-Enable STP     tracing,Enable,Disable,56,1,TRA_TRA0_TRIG0_CMD_HELP,
O,STC-Enable STC     tracing,Enable,Disable,57,1,TRA_TRA0_TRIG0_CMD_HELP,
O,STF-Enable STF     tracing,Enable,Disable,58,1,TRA_TRA0_TRIG0_CMD_HELP,
O,LDT-Enable LDT     tracing,Enable,Disable,59,1,TRA_TRA0_TRIG0_CMD_HELP,
O,LDI-Enable LDI     tracing,Enable,Disable,60,1,TRA_TRA0_TRIG0_CMD_HELP,
O,LDD-Enable LDD     tracing,Enable,Disable,61,1,TRA_TRA0_TRIG0_CMD_HELP,
O,PSL1-Enable PSL1    tracing,Enable,Disable,62,1,TRA_TRA0_TRIG0_CMD_HELP,
O,PL2-Enable PL2     tracing,Enable,Disable,63,1,TRA_TRA0_TRIG0_CMD_HELP,
O,DWB-Enable DWB     tracing,Enable,Disable,64,1,TRA_TRA0_TRIG0_CMD_HELP,

(TRA0_TRIG0_DID),12,TRA(0..0)_TRIG0_DID = Trace Buffer Filter DestinationId Mask,TRA,TRA_TRA0_TRIG0_DID_HELP
T,Reserved-Reserved,1,32,Hex,8,TRA_TRA0_TRIG0_DID_HELP,
T,ILLEGAL-Illegal destinations,33,19,Hex,5,TRA_TRA0_TRIG0_DID_HELP,
O,POW-Enable triggering on requests to POW,Enable,Disable,52,1,TRA_TRA0_TRIG0_DID_HELP,
T,ILLEGAL2-Illegal destinations,53,3,Hex,1,TRA_TRA0_TRIG0_DID_HELP,
O,RNG-Enable triggering on requests to RNG,Enable,Disable,56,1,TRA_TRA0_TRIG0_DID_HELP,
O,ZIP-Enable triggering on requests to ZIP,Enable,Disable,57,1,TRA_TRA0_TRIG0_DID_HELP,
O,DFA-Enable triggering on requests to DFA,Enable,Disable,58,1,TRA_TRA0_TRIG0_DID_HELP,
O,FPA-Enable triggering on requests to FPA,Enable,Disable,59,1,TRA_TRA0_TRIG0_DID_HELP,
O,KEY-Enable triggering on requests to KEY memory,Enable,Disable,60,1,TRA_TRA0_TRIG0_DID_HELP,
O,PCI-Enable triggering on requests to PCI and RSL=type,Enable,Disable,61,1,TRA_TRA0_TRIG0_DID_HELP,
T,ILLEGAL3-Illegal destinations,62,2,Hex,1,TRA_TRA0_TRIG0_DID_HELP,
O,MIO-Enable triggering on CIU and GPIO CSR's,Enable,Disable,64,1,TRA_TRA0_TRIG0_DID_HELP,

(TRA0_TRIG0_SID),6,TRA(0..0)_TRIG0_SID = Trace Buffer Filter SourceId Mask,TRA,TRA_TRA0_TRIG0_SID_HELP
T,Reserved-Reserved,1,44,Hex,11,TRA_TRA0_TRIG0_SID_HELP,
O,DWB-Enable triggering on requests from the IOB DWB engine,Enable,Disable,45,1,TRA_TRA0_TRIG0_SID_HELP,
O,IOBREQ-Enable triggering on requests from FPATIMDFA,Enable,Disable,46,1,TRA_TRA0_TRIG0_SID_HELP,
O,PKO-Enable triggering on read requests from PKO,Enable,Disable,47,1,TRA_TRA0_TRIG0_SID_HELP,
O,PKI-Enable triggering on write requests from PIP/IPD,Enable,Disable,48,1,TRA_TRA0_TRIG0_SID_HELP,
T,PP-Enable triggering from PP[N] with matching SourceID,49,16,Hex,4,TRA_TRA0_TRIG0_SID_HELP,

(TRA0_TRIG1_ADR_ADR),2,TRA(0..0)_TRIG1_ADR_ADR = Trace Buffer Filter Address Address,TRA,TRA_TRA0_TRIG1_ADR_ADR_HELP
T,Reserved-Reserved,1,28,Hex,7,TRA_TRA0_TRIG1_ADR_ADR_HELP,
T,ADR-Unmasked Address,29,36,Hex,9,TRA_TRA0_TRIG1_ADR_ADR_HELP,

(TRA0_TRIG1_ADR_MSK),2,TRA(0..0)_TRIG1_ADR_MSK = Trace Buffer Filter Address Mask,TRA,TRA_TRA0_TRIG1_ADR_MSK_HELP
T,Reserved-Reserved,1,28,Hex,7,TRA_TRA0_TRIG1_ADR_MSK_HELP,
T,ADR-Address Mask,29,36,Hex,9,TRA_TRA0_TRIG1_ADR_MSK_HELP,

(TRA0_TRIG1_CMD),18,TRA(0..0)_TRIG1_CMD = Trace Buffer Filter Command Mask,TRA,TRA_TRA0_TRIG1_CMD_HELP
T,Reserved-Reserved,1,47,Hex,12,TRA_TRA0_TRIG1_CMD_HELP,
O,SAA-Enable SAA     tracing,Enable,Disable,48,1,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBDMA-Enable IOBDMA  tracing,Enable,Disable,49,1,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBST-Enable IOBST   tracing,Enable,Disable,50,1,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBLD64-Enable IOBLD64 tracing,Enable,Disable,51,1,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBLD32-Enable IOBLD32 tracing,Enable,Disable,52,1,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBLD16-Enable IOBLD16 tracing,Enable,Disable,53,1,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBLD8-Enable IOBLD8  tracing,Enable,Disable,54,1,TRA_TRA0_TRIG1_CMD_HELP,
O,STT-Enable STT     tracing,Enable,Disable,55,1,TRA_TRA0_TRIG1_CMD_HELP,
O,STP-Enable STP     tracing,Enable,Disable,56,1,TRA_TRA0_TRIG1_CMD_HELP,
O,STC-Enable STC     tracing,Enable,Disable,57,1,TRA_TRA0_TRIG1_CMD_HELP,
O,STF-Enable STF     tracing,Enable,Disable,58,1,TRA_TRA0_TRIG1_CMD_HELP,
O,LDT-Enable LDT     tracing,Enable,Disable,59,1,TRA_TRA0_TRIG1_CMD_HELP,
O,LDI-Enable LDI     tracing,Enable,Disable,60,1,TRA_TRA0_TRIG1_CMD_HELP,
O,LDD-Enable LDD     tracing,Enable,Disable,61,1,TRA_TRA0_TRIG1_CMD_HELP,
O,PSL1-Enable PSL1    tracing,Enable,Disable,62,1,TRA_TRA0_TRIG1_CMD_HELP,
O,PL2-Enable PL2     tracing,Enable,Disable,63,1,TRA_TRA0_TRIG1_CMD_HELP,
O,DWB-Enable DWB     tracing,Enable,Disable,64,1,TRA_TRA0_TRIG1_CMD_HELP,

(TRA0_TRIG1_DID),12,TRA(0..0)_TRIG1_DID = Trace Buffer Filter DestinationId Mask,TRA,TRA_TRA0_TRIG1_DID_HELP
T,Reserved-Reserved,1,32,Hex,8,TRA_TRA0_TRIG1_DID_HELP,
T,ILLEGAL-Illegal destinations,33,19,Hex,5,TRA_TRA0_TRIG1_DID_HELP,
O,POW-Enable triggering on requests to POW,Enable,Disable,52,1,TRA_TRA0_TRIG1_DID_HELP,
T,ILLEGAL2-Illegal destinations,53,3,Hex,1,TRA_TRA0_TRIG1_DID_HELP,
O,RNG-Enable triggering on requests to RNG,Enable,Disable,56,1,TRA_TRA0_TRIG1_DID_HELP,
O,ZIP-Enable triggering on requests to ZIP,Enable,Disable,57,1,TRA_TRA0_TRIG1_DID_HELP,
O,DFA-Enable triggering on requests to DFA,Enable,Disable,58,1,TRA_TRA0_TRIG1_DID_HELP,
O,FPA-Enable triggering on requests to FPA,Enable,Disable,59,1,TRA_TRA0_TRIG1_DID_HELP,
O,KEY-Enable triggering on requests to KEY memory,Enable,Disable,60,1,TRA_TRA0_TRIG1_DID_HELP,
O,PCI-Enable triggering on requests to PCI and RSL=type,Enable,Disable,61,1,TRA_TRA0_TRIG1_DID_HELP,
T,ILLEGAL3-Illegal destinations,62,2,Hex,1,TRA_TRA0_TRIG1_DID_HELP,
O,MIO-Enable triggering on CIU and GPIO CSR's,Enable,Disable,64,1,TRA_TRA0_TRIG1_DID_HELP,

(TRA0_TRIG1_SID),6,TRA(0..0)_TRIG1_SID = Trace Buffer Filter SourceId Mask,TRA,TRA_TRA0_TRIG1_SID_HELP
T,Reserved-Reserved,1,44,Hex,11,TRA_TRA0_TRIG1_SID_HELP,
O,DWB-Enable triggering on requests from the IOB DWB engine,Enable,Disable,45,1,TRA_TRA0_TRIG1_SID_HELP,
O,IOBREQ-Enable triggering on requests from FPATIMDFA,Enable,Disable,46,1,TRA_TRA0_TRIG1_SID_HELP,
O,PKO-Enable triggering on read requests from PKO,Enable,Disable,47,1,TRA_TRA0_TRIG1_SID_HELP,
O,PKI-Enable triggering on write requests from PIP/IPD,Enable,Disable,48,1,TRA_TRA0_TRIG1_SID_HELP,
T,PP-Enable trigering from PP[N] with matching SourceID,49,16,Hex,4,TRA_TRA0_TRIG1_SID_HELP,

(USBC0_DAINT),2,Device All Endpoints Interrupt Register (DAINT),USB,USB_USBC0_DAINT_HELP
T,OUTEPINT-OUT Endpoint Interrupt Bits (OutEPInt),1,16,Hex,4,USB_USBC0_DAINT_HELP,
T,INEPINT-IN Endpoint Interrupt Bits (InEpInt),17,16,Hex,4,USB_USBC0_DAINT_HELP,

(USBC0_DAINTMSK),2,Device All Endpoints Interrupt Mask Register (DAINTMSK),USB,USB_USBC0_DAINTMSK_HELP
T,OUTEPMSK-OUT EP Interrupt Mask Bits (OutEpMsk),1,16,Hex,4,USB_USBC0_DAINTMSK_HELP,
T,INEPMSK-IN EP Interrupt Mask Bits (InEpMsk),17,16,Hex,4,USB_USBC0_DAINTMSK_HELP,

(USBC0_DCFG),8,Device Configuration Register (DCFG),USB,USB_USBC0_DCFG_HELP
T,Reserved-Reserved,1,9,Hex,3,USB_USBC0_DCFG_HELP,
T,EPMISCNT-IN Endpoint Mismatch Count (EPMisCnt),10,5,Hex,2,USB_USBC0_DCFG_HELP,
T,Reserved-Reserved,15,5,Hex,2,USB_USBC0_DCFG_HELP,
T,PERFRINT-Periodic Frame Interval (PerFrInt),20,2,Hex,1,USB_USBC0_DCFG_HELP,
T,DEVADDR-Device Address (DevAddr),22,7,Hex,2,USB_USBC0_DCFG_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,USB_USBC0_DCFG_HELP,
O,NZSTSOUTHSHK-Non=Zero=Length Status OUT Handshake (NZStsOUTHShk),Enable,Disable,30,1,USB_USBC0_DCFG_HELP,
T,DEVSPD-Device Speed (DevSpd),31,2,Hex,1,USB_USBC0_DCFG_HELP,

(USBC0_DCTL),11,Device Control Register (DCTL),USB,USB_USBC0_DCTL_HELP
T,Reserved-Reserved,1,20,Hex,5,USB_USBC0_DCTL_HELP,
O,PWRONPRGDONE-Power=On Programming Done (PWROnPrgDone),Enable,Disable,21,1,USB_USBC0_DCTL_HELP,
O,CGOUTNAK-Clear Global OUT NAK (CGOUTNak),Enable,Disable,22,1,USB_USBC0_DCTL_HELP,
O,SGOUTNAK-Set Global OUT NAK (SGOUTNak),Enable,Disable,23,1,USB_USBC0_DCTL_HELP,
O,CGNPINNAK-Clear Global Non=Periodic IN NAK (CGNPInNak),Enable,Disable,24,1,USB_USBC0_DCTL_HELP,
O,SGNPINNAK-Set Global Non=Periodic IN NAK (SGNPInNak),Enable,Disable,25,1,USB_USBC0_DCTL_HELP,
T,TSTCTL-Test Control (TstCtl),26,3,Hex,1,USB_USBC0_DCTL_HELP,
O,GOUTNAKSTS-Global OUT NAK Status (GOUTNakSts),Enable,Disable,29,1,USB_USBC0_DCTL_HELP,
O,GNPINNAKSTS-Global Non=Periodic IN NAK Status (GNPINNakSts),Enable,Disable,30,1,USB_USBC0_DCTL_HELP,
O,SFTDISCON-Soft Disconnect (SftDiscon),Enable,Disable,31,1,USB_USBC0_DCTL_HELP,
O,RMTWKUPSIG-Remote Wakeup Signaling (RmtWkUpSig),Enable,Disable,32,1,USB_USBC0_DCTL_HELP,

(USBC0_DIEPCTL000),15,Device IN Endpoint-n Control Register (DIEPCTLn),USB,USB_USBC0_DIEPCTL000_HELP
O,EPENA-Endpoint Enable (EPEna),Enable,Disable,1,1,USB_USBC0_DIEPCTL000_HELP,
O,EPDIS-Endpoint Disable (EPDis),Enable,Disable,2,1,USB_USBC0_DIEPCTL000_HELP,
O,SETD1PID-For Interrupt/BULK enpoints:,Enable,Disable,3,1,USB_USBC0_DIEPCTL000_HELP,
O,SETD0PID-For Interrupt/BULK enpoints:,Enable,Disable,4,1,USB_USBC0_DIEPCTL000_HELP,
O,SNAK-Set NAK (SNAK),Enable,Disable,5,1,USB_USBC0_DIEPCTL000_HELP,
O,CNAK-Clear NAK (CNAK),Enable,Disable,6,1,USB_USBC0_DIEPCTL000_HELP,
T,TXFNUM-TxFIFO Number (TxFNum),7,4,Hex,1,USB_USBC0_DIEPCTL000_HELP,
O,STALL-STALL Handshake (Stall),Enable,Disable,11,1,USB_USBC0_DIEPCTL000_HELP,
O,Reserved-Reserved,Enable,Disable,12,1,USB_USBC0_DIEPCTL000_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_DIEPCTL000_HELP,
O,NAKSTS-NAK Status (NAKSts),Enable,Disable,15,1,USB_USBC0_DIEPCTL000_HELP,
O,DPID-For interrupt/bulk IN and OUT endpoints:,Enable,Disable,16,1,USB_USBC0_DIEPCTL000_HELP,
O,USBACTEP-USB Active Endpoint (USBActEP),Enable,Disable,17,1,USB_USBC0_DIEPCTL000_HELP,
T,NEXTEP-Next Endpoint (NextEp),18,4,Hex,1,USB_USBC0_DIEPCTL000_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_DIEPCTL000_HELP,

(USBC0_DIEPCTL001),15,Device IN Endpoint-n Control Register (DIEPCTLn),USB,USB_USBC0_DIEPCTL001_HELP
O,EPENA-Endpoint Enable (EPEna),Enable,Disable,1,1,USB_USBC0_DIEPCTL001_HELP,
O,EPDIS-Endpoint Disable (EPDis),Enable,Disable,2,1,USB_USBC0_DIEPCTL001_HELP,
O,SETD1PID-For Interrupt/BULK enpoints:,Enable,Disable,3,1,USB_USBC0_DIEPCTL001_HELP,
O,SETD0PID-For Interrupt/BULK enpoints:,Enable,Disable,4,1,USB_USBC0_DIEPCTL001_HELP,
O,SNAK-Set NAK (SNAK),Enable,Disable,5,1,USB_USBC0_DIEPCTL001_HELP,
O,CNAK-Clear NAK (CNAK),Enable,Disable,6,1,USB_USBC0_DIEPCTL001_HELP,
T,TXFNUM-TxFIFO Number (TxFNum),7,4,Hex,1,USB_USBC0_DIEPCTL001_HELP,
O,STALL-STALL Handshake (Stall),Enable,Disable,11,1,USB_USBC0_DIEPCTL001_HELP,
O,Reserved-Reserved,Enable,Disable,12,1,USB_USBC0_DIEPCTL001_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_DIEPCTL001_HELP,
O,NAKSTS-NAK Status (NAKSts),Enable,Disable,15,1,USB_USBC0_DIEPCTL001_HELP,
O,DPID-For interrupt/bulk IN and OUT endpoints:,Enable,Disable,16,1,USB_USBC0_DIEPCTL001_HELP,
O,USBACTEP-USB Active Endpoint (USBActEP),Enable,Disable,17,1,USB_USBC0_DIEPCTL001_HELP,
T,NEXTEP-Next Endpoint (NextEp),18,4,Hex,1,USB_USBC0_DIEPCTL001_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_DIEPCTL001_HELP,

(USBC0_DIEPCTL002),15,Device IN Endpoint-n Control Register (DIEPCTLn),USB,USB_USBC0_DIEPCTL002_HELP
O,EPENA-Endpoint Enable (EPEna),Enable,Disable,1,1,USB_USBC0_DIEPCTL002_HELP,
O,EPDIS-Endpoint Disable (EPDis),Enable,Disable,2,1,USB_USBC0_DIEPCTL002_HELP,
O,SETD1PID-For Interrupt/BULK enpoints:,Enable,Disable,3,1,USB_USBC0_DIEPCTL002_HELP,
O,SETD0PID-For Interrupt/BULK enpoints:,Enable,Disable,4,1,USB_USBC0_DIEPCTL002_HELP,
O,SNAK-Set NAK (SNAK),Enable,Disable,5,1,USB_USBC0_DIEPCTL002_HELP,
O,CNAK-Clear NAK (CNAK),Enable,Disable,6,1,USB_USBC0_DIEPCTL002_HELP,
T,TXFNUM-TxFIFO Number (TxFNum),7,4,Hex,1,USB_USBC0_DIEPCTL002_HELP,
O,STALL-STALL Handshake (Stall),Enable,Disable,11,1,USB_USBC0_DIEPCTL002_HELP,
O,Reserved-Reserved,Enable,Disable,12,1,USB_USBC0_DIEPCTL002_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_DIEPCTL002_HELP,
O,NAKSTS-NAK Status (NAKSts),Enable,Disable,15,1,USB_USBC0_DIEPCTL002_HELP,
O,DPID-For interrupt/bulk IN and OUT endpoints:,Enable,Disable,16,1,USB_USBC0_DIEPCTL002_HELP,
O,USBACTEP-USB Active Endpoint (USBActEP),Enable,Disable,17,1,USB_USBC0_DIEPCTL002_HELP,
T,NEXTEP-Next Endpoint (NextEp),18,4,Hex,1,USB_USBC0_DIEPCTL002_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_DIEPCTL002_HELP,

(USBC0_DIEPCTL003),15,Device IN Endpoint-n Control Register (DIEPCTLn),USB,USB_USBC0_DIEPCTL003_HELP
O,EPENA-Endpoint Enable (EPEna),Enable,Disable,1,1,USB_USBC0_DIEPCTL003_HELP,
O,EPDIS-Endpoint Disable (EPDis),Enable,Disable,2,1,USB_USBC0_DIEPCTL003_HELP,
O,SETD1PID-For Interrupt/BULK enpoints:,Enable,Disable,3,1,USB_USBC0_DIEPCTL003_HELP,
O,SETD0PID-For Interrupt/BULK enpoints:,Enable,Disable,4,1,USB_USBC0_DIEPCTL003_HELP,
O,SNAK-Set NAK (SNAK),Enable,Disable,5,1,USB_USBC0_DIEPCTL003_HELP,
O,CNAK-Clear NAK (CNAK),Enable,Disable,6,1,USB_USBC0_DIEPCTL003_HELP,
T,TXFNUM-TxFIFO Number (TxFNum),7,4,Hex,1,USB_USBC0_DIEPCTL003_HELP,
O,STALL-STALL Handshake (Stall),Enable,Disable,11,1,USB_USBC0_DIEPCTL003_HELP,
O,Reserved-Reserved,Enable,Disable,12,1,USB_USBC0_DIEPCTL003_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_DIEPCTL003_HELP,
O,NAKSTS-NAK Status (NAKSts),Enable,Disable,15,1,USB_USBC0_DIEPCTL003_HELP,
O,DPID-For interrupt/bulk IN and OUT endpoints:,Enable,Disable,16,1,USB_USBC0_DIEPCTL003_HELP,
O,USBACTEP-USB Active Endpoint (USBActEP),Enable,Disable,17,1,USB_USBC0_DIEPCTL003_HELP,
T,NEXTEP-Next Endpoint (NextEp),18,4,Hex,1,USB_USBC0_DIEPCTL003_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_DIEPCTL003_HELP,

(USBC0_DIEPCTL004),15,Device IN Endpoint-n Control Register (DIEPCTLn),USB,USB_USBC0_DIEPCTL004_HELP
O,EPENA-Endpoint Enable (EPEna),Enable,Disable,1,1,USB_USBC0_DIEPCTL004_HELP,
O,EPDIS-Endpoint Disable (EPDis),Enable,Disable,2,1,USB_USBC0_DIEPCTL004_HELP,
O,SETD1PID-For Interrupt/BULK enpoints:,Enable,Disable,3,1,USB_USBC0_DIEPCTL004_HELP,
O,SETD0PID-For Interrupt/BULK enpoints:,Enable,Disable,4,1,USB_USBC0_DIEPCTL004_HELP,
O,SNAK-Set NAK (SNAK),Enable,Disable,5,1,USB_USBC0_DIEPCTL004_HELP,
O,CNAK-Clear NAK (CNAK),Enable,Disable,6,1,USB_USBC0_DIEPCTL004_HELP,
T,TXFNUM-TxFIFO Number (TxFNum),7,4,Hex,1,USB_USBC0_DIEPCTL004_HELP,
O,STALL-STALL Handshake (Stall),Enable,Disable,11,1,USB_USBC0_DIEPCTL004_HELP,
O,Reserved-Reserved,Enable,Disable,12,1,USB_USBC0_DIEPCTL004_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_DIEPCTL004_HELP,
O,NAKSTS-NAK Status (NAKSts),Enable,Disable,15,1,USB_USBC0_DIEPCTL004_HELP,
O,DPID-For interrupt/bulk IN and OUT endpoints:,Enable,Disable,16,1,USB_USBC0_DIEPCTL004_HELP,
O,USBACTEP-USB Active Endpoint (USBActEP),Enable,Disable,17,1,USB_USBC0_DIEPCTL004_HELP,
T,NEXTEP-Next Endpoint (NextEp),18,4,Hex,1,USB_USBC0_DIEPCTL004_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_DIEPCTL004_HELP,

(USBC0_DIEPINT000),8,Device Endpoint-n Interrupt Register (DIEPINTn),USB,USB_USBC0_DIEPINT000_HELP
T,Reserved-Reserved,1,25,Hex,7,USB_USBC0_DIEPINT000_HELP,
O,INEPNAKEFF-IN Endpoint NAK Effective (INEPNakEff),Enable,Disable,26,1,USB_USBC0_DIEPINT000_HELP,
O,INTKNEPMIS-IN Token Received with EP Mismatch (INTknEPMis),Enable,Disable,27,1,USB_USBC0_DIEPINT000_HELP,
O,INTKNTXFEMP-IN Token Received When TxFIFO is Empty (INTknTXFEmp),Enable,Disable,28,1,USB_USBC0_DIEPINT000_HELP,
O,TIMEOUT-Timeout Condition (TimeOUT),Enable,Disable,29,1,USB_USBC0_DIEPINT000_HELP,
O,AHBERR-AHB Error (AHBErr),Enable,Disable,30,1,USB_USBC0_DIEPINT000_HELP,
O,EPDISBLD-Endpoint Disabled Interrupt (EPDisbld),Enable,Disable,31,1,USB_USBC0_DIEPINT000_HELP,
O,XFERCOMPL-Transfer Completed Interrupt (XferCompl),Enable,Disable,32,1,USB_USBC0_DIEPINT000_HELP,

(USBC0_DIEPINT001),8,Device Endpoint-n Interrupt Register (DIEPINTn),USB,USB_USBC0_DIEPINT001_HELP
T,Reserved-Reserved,1,25,Hex,7,USB_USBC0_DIEPINT001_HELP,
O,INEPNAKEFF-IN Endpoint NAK Effective (INEPNakEff),Enable,Disable,26,1,USB_USBC0_DIEPINT001_HELP,
O,INTKNEPMIS-IN Token Received with EP Mismatch (INTknEPMis),Enable,Disable,27,1,USB_USBC0_DIEPINT001_HELP,
O,INTKNTXFEMP-IN Token Received When TxFIFO is Empty (INTknTXFEmp),Enable,Disable,28,1,USB_USBC0_DIEPINT001_HELP,
O,TIMEOUT-Timeout Condition (TimeOUT),Enable,Disable,29,1,USB_USBC0_DIEPINT001_HELP,
O,AHBERR-AHB Error (AHBErr),Enable,Disable,30,1,USB_USBC0_DIEPINT001_HELP,
O,EPDISBLD-Endpoint Disabled Interrupt (EPDisbld),Enable,Disable,31,1,USB_USBC0_DIEPINT001_HELP,
O,XFERCOMPL-Transfer Completed Interrupt (XferCompl),Enable,Disable,32,1,USB_USBC0_DIEPINT001_HELP,

(USBC0_DIEPINT002),8,Device Endpoint-n Interrupt Register (DIEPINTn),USB,USB_USBC0_DIEPINT002_HELP
T,Reserved-Reserved,1,25,Hex,7,USB_USBC0_DIEPINT002_HELP,
O,INEPNAKEFF-IN Endpoint NAK Effective (INEPNakEff),Enable,Disable,26,1,USB_USBC0_DIEPINT002_HELP,
O,INTKNEPMIS-IN Token Received with EP Mismatch (INTknEPMis),Enable,Disable,27,1,USB_USBC0_DIEPINT002_HELP,
O,INTKNTXFEMP-IN Token Received When TxFIFO is Empty (INTknTXFEmp),Enable,Disable,28,1,USB_USBC0_DIEPINT002_HELP,
O,TIMEOUT-Timeout Condition (TimeOUT),Enable,Disable,29,1,USB_USBC0_DIEPINT002_HELP,
O,AHBERR-AHB Error (AHBErr),Enable,Disable,30,1,USB_USBC0_DIEPINT002_HELP,
O,EPDISBLD-Endpoint Disabled Interrupt (EPDisbld),Enable,Disable,31,1,USB_USBC0_DIEPINT002_HELP,
O,XFERCOMPL-Transfer Completed Interrupt (XferCompl),Enable,Disable,32,1,USB_USBC0_DIEPINT002_HELP,

(USBC0_DIEPINT003),8,Device Endpoint-n Interrupt Register (DIEPINTn),USB,USB_USBC0_DIEPINT003_HELP
T,Reserved-Reserved,1,25,Hex,7,USB_USBC0_DIEPINT003_HELP,
O,INEPNAKEFF-IN Endpoint NAK Effective (INEPNakEff),Enable,Disable,26,1,USB_USBC0_DIEPINT003_HELP,
O,INTKNEPMIS-IN Token Received with EP Mismatch (INTknEPMis),Enable,Disable,27,1,USB_USBC0_DIEPINT003_HELP,
O,INTKNTXFEMP-IN Token Received When TxFIFO is Empty (INTknTXFEmp),Enable,Disable,28,1,USB_USBC0_DIEPINT003_HELP,
O,TIMEOUT-Timeout Condition (TimeOUT),Enable,Disable,29,1,USB_USBC0_DIEPINT003_HELP,
O,AHBERR-AHB Error (AHBErr),Enable,Disable,30,1,USB_USBC0_DIEPINT003_HELP,
O,EPDISBLD-Endpoint Disabled Interrupt (EPDisbld),Enable,Disable,31,1,USB_USBC0_DIEPINT003_HELP,
O,XFERCOMPL-Transfer Completed Interrupt (XferCompl),Enable,Disable,32,1,USB_USBC0_DIEPINT003_HELP,

(USBC0_DIEPINT004),8,Device Endpoint-n Interrupt Register (DIEPINTn),USB,USB_USBC0_DIEPINT004_HELP
T,Reserved-Reserved,1,25,Hex,7,USB_USBC0_DIEPINT004_HELP,
O,INEPNAKEFF-IN Endpoint NAK Effective (INEPNakEff),Enable,Disable,26,1,USB_USBC0_DIEPINT004_HELP,
O,INTKNEPMIS-IN Token Received with EP Mismatch (INTknEPMis),Enable,Disable,27,1,USB_USBC0_DIEPINT004_HELP,
O,INTKNTXFEMP-IN Token Received When TxFIFO is Empty (INTknTXFEmp),Enable,Disable,28,1,USB_USBC0_DIEPINT004_HELP,
O,TIMEOUT-Timeout Condition (TimeOUT),Enable,Disable,29,1,USB_USBC0_DIEPINT004_HELP,
O,AHBERR-AHB Error (AHBErr),Enable,Disable,30,1,USB_USBC0_DIEPINT004_HELP,
O,EPDISBLD-Endpoint Disabled Interrupt (EPDisbld),Enable,Disable,31,1,USB_USBC0_DIEPINT004_HELP,
O,XFERCOMPL-Transfer Completed Interrupt (XferCompl),Enable,Disable,32,1,USB_USBC0_DIEPINT004_HELP,

(USBC0_DIEPMSK),8,Device IN Endpoint Common Interrupt Mask Register (DIEPMSK),USB,USB_USBC0_DIEPMSK_HELP
T,Reserved-Reserved,1,25,Hex,7,USB_USBC0_DIEPMSK_HELP,
O,INEPNAKEFFMSK-IN Endpoint NAK Effective Mask (INEPNakEffMsk),Enable,Disable,26,1,USB_USBC0_DIEPMSK_HELP,
O,INTKNEPMISMSK-IN Token received with EP Mismatch Mask (INTknEPMisMsk),Enable,Disable,27,1,USB_USBC0_DIEPMSK_HELP,
O,INTKNTXFEMPMSK-IN Token Received When TxFIFO Empty Mask,Enable,Disable,28,1,USB_USBC0_DIEPMSK_HELP,
O,TIMEOUTMSK-Timeout Condition Mask (TimeOUTMsk),Enable,Disable,29,1,USB_USBC0_DIEPMSK_HELP,
O,AHBERRMSK-AHB Error Mask (AHBErrMsk),Enable,Disable,30,1,USB_USBC0_DIEPMSK_HELP,
O,EPDISBLDMSK-Endpoint Disabled Interrupt Mask (EPDisbldMsk),Enable,Disable,31,1,USB_USBC0_DIEPMSK_HELP,
O,XFERCOMPLMSK-Transfer Completed Interrupt Mask (XferComplMsk),Enable,Disable,32,1,USB_USBC0_DIEPMSK_HELP,

(USBC0_DIEPTSIZ000),4,Device Endpoint-n Transfer Size Register (DIEPTSIZn),USB,USB_USBC0_DIEPTSIZ000_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_DIEPTSIZ000_HELP,
T,MC-Multi Count (MC),2,2,Hex,1,USB_USBC0_DIEPTSIZ000_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_DIEPTSIZ000_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_DIEPTSIZ000_HELP,

(USBC0_DIEPTSIZ001),4,Device Endpoint-n Transfer Size Register (DIEPTSIZn),USB,USB_USBC0_DIEPTSIZ001_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_DIEPTSIZ001_HELP,
T,MC-Multi Count (MC),2,2,Hex,1,USB_USBC0_DIEPTSIZ001_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_DIEPTSIZ001_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_DIEPTSIZ001_HELP,

(USBC0_DIEPTSIZ002),4,Device Endpoint-n Transfer Size Register (DIEPTSIZn),USB,USB_USBC0_DIEPTSIZ002_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_DIEPTSIZ002_HELP,
T,MC-Multi Count (MC),2,2,Hex,1,USB_USBC0_DIEPTSIZ002_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_DIEPTSIZ002_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_DIEPTSIZ002_HELP,

(USBC0_DIEPTSIZ003),4,Device Endpoint-n Transfer Size Register (DIEPTSIZn),USB,USB_USBC0_DIEPTSIZ003_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_DIEPTSIZ003_HELP,
T,MC-Multi Count (MC),2,2,Hex,1,USB_USBC0_DIEPTSIZ003_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_DIEPTSIZ003_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_DIEPTSIZ003_HELP,

(USBC0_DIEPTSIZ004),4,Device Endpoint-n Transfer Size Register (DIEPTSIZn),USB,USB_USBC0_DIEPTSIZ004_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_DIEPTSIZ004_HELP,
T,MC-Multi Count (MC),2,2,Hex,1,USB_USBC0_DIEPTSIZ004_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_DIEPTSIZ004_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_DIEPTSIZ004_HELP,

(USBC0_DOEPCTL000),15,Device OUT Endpoint-n Control Register (DOEPCTLn),USB,USB_USBC0_DOEPCTL000_HELP
O,EPENA-Endpoint Enable (EPEna),Enable,Disable,1,1,USB_USBC0_DOEPCTL000_HELP,
O,EPDIS-Endpoint Disable (EPDis),Enable,Disable,2,1,USB_USBC0_DOEPCTL000_HELP,
O,SETD1PID-For Interrupt/BULK enpoints:,Enable,Disable,3,1,USB_USBC0_DOEPCTL000_HELP,
O,SETD0PID-For Interrupt/BULK enpoints:,Enable,Disable,4,1,USB_USBC0_DOEPCTL000_HELP,
O,SNAK-Set NAK (SNAK),Enable,Disable,5,1,USB_USBC0_DOEPCTL000_HELP,
O,CNAK-Clear NAK (CNAK),Enable,Disable,6,1,USB_USBC0_DOEPCTL000_HELP,
T,Reserved-Reserved,7,4,Hex,1,USB_USBC0_DOEPCTL000_HELP,
O,STALL-STALL Handshake (Stall),Enable,Disable,11,1,USB_USBC0_DOEPCTL000_HELP,
O,SNP-Snoop Mode (Snp),Enable,Disable,12,1,USB_USBC0_DOEPCTL000_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_DOEPCTL000_HELP,
O,NAKSTS-NAK Status (NAKSts),Enable,Disable,15,1,USB_USBC0_DOEPCTL000_HELP,
O,DPID-For interrupt/bulk IN and OUT endpoints:,Enable,Disable,16,1,USB_USBC0_DOEPCTL000_HELP,
O,USBACTEP-USB Active Endpoint (USBActEP),Enable,Disable,17,1,USB_USBC0_DOEPCTL000_HELP,
T,Reserved-Reserved,18,4,Hex,1,USB_USBC0_DOEPCTL000_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_DOEPCTL000_HELP,

(USBC0_DOEPCTL001),15,Device OUT Endpoint-n Control Register (DOEPCTLn),USB,USB_USBC0_DOEPCTL001_HELP
O,EPENA-Endpoint Enable (EPEna),Enable,Disable,1,1,USB_USBC0_DOEPCTL001_HELP,
O,EPDIS-Endpoint Disable (EPDis),Enable,Disable,2,1,USB_USBC0_DOEPCTL001_HELP,
O,SETD1PID-For Interrupt/BULK enpoints:,Enable,Disable,3,1,USB_USBC0_DOEPCTL001_HELP,
O,SETD0PID-For Interrupt/BULK enpoints:,Enable,Disable,4,1,USB_USBC0_DOEPCTL001_HELP,
O,SNAK-Set NAK (SNAK),Enable,Disable,5,1,USB_USBC0_DOEPCTL001_HELP,
O,CNAK-Clear NAK (CNAK),Enable,Disable,6,1,USB_USBC0_DOEPCTL001_HELP,
T,Reserved-Reserved,7,4,Hex,1,USB_USBC0_DOEPCTL001_HELP,
O,STALL-STALL Handshake (Stall),Enable,Disable,11,1,USB_USBC0_DOEPCTL001_HELP,
O,SNP-Snoop Mode (Snp),Enable,Disable,12,1,USB_USBC0_DOEPCTL001_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_DOEPCTL001_HELP,
O,NAKSTS-NAK Status (NAKSts),Enable,Disable,15,1,USB_USBC0_DOEPCTL001_HELP,
O,DPID-For interrupt/bulk IN and OUT endpoints:,Enable,Disable,16,1,USB_USBC0_DOEPCTL001_HELP,
O,USBACTEP-USB Active Endpoint (USBActEP),Enable,Disable,17,1,USB_USBC0_DOEPCTL001_HELP,
T,Reserved-Reserved,18,4,Hex,1,USB_USBC0_DOEPCTL001_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_DOEPCTL001_HELP,

(USBC0_DOEPCTL002),15,Device OUT Endpoint-n Control Register (DOEPCTLn),USB,USB_USBC0_DOEPCTL002_HELP
O,EPENA-Endpoint Enable (EPEna),Enable,Disable,1,1,USB_USBC0_DOEPCTL002_HELP,
O,EPDIS-Endpoint Disable (EPDis),Enable,Disable,2,1,USB_USBC0_DOEPCTL002_HELP,
O,SETD1PID-For Interrupt/BULK enpoints:,Enable,Disable,3,1,USB_USBC0_DOEPCTL002_HELP,
O,SETD0PID-For Interrupt/BULK enpoints:,Enable,Disable,4,1,USB_USBC0_DOEPCTL002_HELP,
O,SNAK-Set NAK (SNAK),Enable,Disable,5,1,USB_USBC0_DOEPCTL002_HELP,
O,CNAK-Clear NAK (CNAK),Enable,Disable,6,1,USB_USBC0_DOEPCTL002_HELP,
T,Reserved-Reserved,7,4,Hex,1,USB_USBC0_DOEPCTL002_HELP,
O,STALL-STALL Handshake (Stall),Enable,Disable,11,1,USB_USBC0_DOEPCTL002_HELP,
O,SNP-Snoop Mode (Snp),Enable,Disable,12,1,USB_USBC0_DOEPCTL002_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_DOEPCTL002_HELP,
O,NAKSTS-NAK Status (NAKSts),Enable,Disable,15,1,USB_USBC0_DOEPCTL002_HELP,
O,DPID-For interrupt/bulk IN and OUT endpoints:,Enable,Disable,16,1,USB_USBC0_DOEPCTL002_HELP,
O,USBACTEP-USB Active Endpoint (USBActEP),Enable,Disable,17,1,USB_USBC0_DOEPCTL002_HELP,
T,Reserved-Reserved,18,4,Hex,1,USB_USBC0_DOEPCTL002_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_DOEPCTL002_HELP,

(USBC0_DOEPCTL003),15,Device OUT Endpoint-n Control Register (DOEPCTLn),USB,USB_USBC0_DOEPCTL003_HELP
O,EPENA-Endpoint Enable (EPEna),Enable,Disable,1,1,USB_USBC0_DOEPCTL003_HELP,
O,EPDIS-Endpoint Disable (EPDis),Enable,Disable,2,1,USB_USBC0_DOEPCTL003_HELP,
O,SETD1PID-For Interrupt/BULK enpoints:,Enable,Disable,3,1,USB_USBC0_DOEPCTL003_HELP,
O,SETD0PID-For Interrupt/BULK enpoints:,Enable,Disable,4,1,USB_USBC0_DOEPCTL003_HELP,
O,SNAK-Set NAK (SNAK),Enable,Disable,5,1,USB_USBC0_DOEPCTL003_HELP,
O,CNAK-Clear NAK (CNAK),Enable,Disable,6,1,USB_USBC0_DOEPCTL003_HELP,
T,Reserved-Reserved,7,4,Hex,1,USB_USBC0_DOEPCTL003_HELP,
O,STALL-STALL Handshake (Stall),Enable,Disable,11,1,USB_USBC0_DOEPCTL003_HELP,
O,SNP-Snoop Mode (Snp),Enable,Disable,12,1,USB_USBC0_DOEPCTL003_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_DOEPCTL003_HELP,
O,NAKSTS-NAK Status (NAKSts),Enable,Disable,15,1,USB_USBC0_DOEPCTL003_HELP,
O,DPID-For interrupt/bulk IN and OUT endpoints:,Enable,Disable,16,1,USB_USBC0_DOEPCTL003_HELP,
O,USBACTEP-USB Active Endpoint (USBActEP),Enable,Disable,17,1,USB_USBC0_DOEPCTL003_HELP,
T,Reserved-Reserved,18,4,Hex,1,USB_USBC0_DOEPCTL003_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_DOEPCTL003_HELP,

(USBC0_DOEPCTL004),15,Device OUT Endpoint-n Control Register (DOEPCTLn),USB,USB_USBC0_DOEPCTL004_HELP
O,EPENA-Endpoint Enable (EPEna),Enable,Disable,1,1,USB_USBC0_DOEPCTL004_HELP,
O,EPDIS-Endpoint Disable (EPDis),Enable,Disable,2,1,USB_USBC0_DOEPCTL004_HELP,
O,SETD1PID-For Interrupt/BULK enpoints:,Enable,Disable,3,1,USB_USBC0_DOEPCTL004_HELP,
O,SETD0PID-For Interrupt/BULK enpoints:,Enable,Disable,4,1,USB_USBC0_DOEPCTL004_HELP,
O,SNAK-Set NAK (SNAK),Enable,Disable,5,1,USB_USBC0_DOEPCTL004_HELP,
O,CNAK-Clear NAK (CNAK),Enable,Disable,6,1,USB_USBC0_DOEPCTL004_HELP,
T,Reserved-Reserved,7,4,Hex,1,USB_USBC0_DOEPCTL004_HELP,
O,STALL-STALL Handshake (Stall),Enable,Disable,11,1,USB_USBC0_DOEPCTL004_HELP,
O,SNP-Snoop Mode (Snp),Enable,Disable,12,1,USB_USBC0_DOEPCTL004_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_DOEPCTL004_HELP,
O,NAKSTS-NAK Status (NAKSts),Enable,Disable,15,1,USB_USBC0_DOEPCTL004_HELP,
O,DPID-For interrupt/bulk IN and OUT endpoints:,Enable,Disable,16,1,USB_USBC0_DOEPCTL004_HELP,
O,USBACTEP-USB Active Endpoint (USBActEP),Enable,Disable,17,1,USB_USBC0_DOEPCTL004_HELP,
T,Reserved-Reserved,18,4,Hex,1,USB_USBC0_DOEPCTL004_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_DOEPCTL004_HELP,

(USBC0_DOEPINT000),6,Device Endpoint-n Interrupt Register (DOEPINTn),USB,USB_USBC0_DOEPINT000_HELP
T,Reserved-Reserved,1,27,Hex,7,USB_USBC0_DOEPINT000_HELP,
O,OUTTKNEPDIS-OUT Token Received When Endpoint Disabled (OUTTknEPdis),Enable,Disable,28,1,USB_USBC0_DOEPINT000_HELP,
O,SETUP-SETUP Phase Done (SetUp),Enable,Disable,29,1,USB_USBC0_DOEPINT000_HELP,
O,AHBERR-AHB Error (AHBErr),Enable,Disable,30,1,USB_USBC0_DOEPINT000_HELP,
O,EPDISBLD-Endpoint Disabled Interrupt (EPDisbld),Enable,Disable,31,1,USB_USBC0_DOEPINT000_HELP,
O,XFERCOMPL-Transfer Completed Interrupt (XferCompl),Enable,Disable,32,1,USB_USBC0_DOEPINT000_HELP,

(USBC0_DOEPINT001),6,Device Endpoint-n Interrupt Register (DOEPINTn),USB,USB_USBC0_DOEPINT001_HELP
T,Reserved-Reserved,1,27,Hex,7,USB_USBC0_DOEPINT001_HELP,
O,OUTTKNEPDIS-OUT Token Received When Endpoint Disabled (OUTTknEPdis),Enable,Disable,28,1,USB_USBC0_DOEPINT001_HELP,
O,SETUP-SETUP Phase Done (SetUp),Enable,Disable,29,1,USB_USBC0_DOEPINT001_HELP,
O,AHBERR-AHB Error (AHBErr),Enable,Disable,30,1,USB_USBC0_DOEPINT001_HELP,
O,EPDISBLD-Endpoint Disabled Interrupt (EPDisbld),Enable,Disable,31,1,USB_USBC0_DOEPINT001_HELP,
O,XFERCOMPL-Transfer Completed Interrupt (XferCompl),Enable,Disable,32,1,USB_USBC0_DOEPINT001_HELP,

(USBC0_DOEPINT002),6,Device Endpoint-n Interrupt Register (DOEPINTn),USB,USB_USBC0_DOEPINT002_HELP
T,Reserved-Reserved,1,27,Hex,7,USB_USBC0_DOEPINT002_HELP,
O,OUTTKNEPDIS-OUT Token Received When Endpoint Disabled (OUTTknEPdis),Enable,Disable,28,1,USB_USBC0_DOEPINT002_HELP,
O,SETUP-SETUP Phase Done (SetUp),Enable,Disable,29,1,USB_USBC0_DOEPINT002_HELP,
O,AHBERR-AHB Error (AHBErr),Enable,Disable,30,1,USB_USBC0_DOEPINT002_HELP,
O,EPDISBLD-Endpoint Disabled Interrupt (EPDisbld),Enable,Disable,31,1,USB_USBC0_DOEPINT002_HELP,
O,XFERCOMPL-Transfer Completed Interrupt (XferCompl),Enable,Disable,32,1,USB_USBC0_DOEPINT002_HELP,

(USBC0_DOEPINT003),6,Device Endpoint-n Interrupt Register (DOEPINTn),USB,USB_USBC0_DOEPINT003_HELP
T,Reserved-Reserved,1,27,Hex,7,USB_USBC0_DOEPINT003_HELP,
O,OUTTKNEPDIS-OUT Token Received When Endpoint Disabled (OUTTknEPdis),Enable,Disable,28,1,USB_USBC0_DOEPINT003_HELP,
O,SETUP-SETUP Phase Done (SetUp),Enable,Disable,29,1,USB_USBC0_DOEPINT003_HELP,
O,AHBERR-AHB Error (AHBErr),Enable,Disable,30,1,USB_USBC0_DOEPINT003_HELP,
O,EPDISBLD-Endpoint Disabled Interrupt (EPDisbld),Enable,Disable,31,1,USB_USBC0_DOEPINT003_HELP,
O,XFERCOMPL-Transfer Completed Interrupt (XferCompl),Enable,Disable,32,1,USB_USBC0_DOEPINT003_HELP,

(USBC0_DOEPINT004),6,Device Endpoint-n Interrupt Register (DOEPINTn),USB,USB_USBC0_DOEPINT004_HELP
T,Reserved-Reserved,1,27,Hex,7,USB_USBC0_DOEPINT004_HELP,
O,OUTTKNEPDIS-OUT Token Received When Endpoint Disabled (OUTTknEPdis),Enable,Disable,28,1,USB_USBC0_DOEPINT004_HELP,
O,SETUP-SETUP Phase Done (SetUp),Enable,Disable,29,1,USB_USBC0_DOEPINT004_HELP,
O,AHBERR-AHB Error (AHBErr),Enable,Disable,30,1,USB_USBC0_DOEPINT004_HELP,
O,EPDISBLD-Endpoint Disabled Interrupt (EPDisbld),Enable,Disable,31,1,USB_USBC0_DOEPINT004_HELP,
O,XFERCOMPL-Transfer Completed Interrupt (XferCompl),Enable,Disable,32,1,USB_USBC0_DOEPINT004_HELP,

(USBC0_DOEPMSK),6,Device OUT Endpoint Common Interrupt Mask Register (DOEPMSK),USB,USB_USBC0_DOEPMSK_HELP
T,Reserved-Reserved,1,27,Hex,7,USB_USBC0_DOEPMSK_HELP,
O,OUTTKNEPDISMSK-OUT Token Received when Endpoint Disabled Mask,Enable,Disable,28,1,USB_USBC0_DOEPMSK_HELP,
O,SETUPMSK-SETUP Phase Done Mask (SetUPMsk),Enable,Disable,29,1,USB_USBC0_DOEPMSK_HELP,
O,AHBERRMSK-AHB Error (AHBErrMsk),Enable,Disable,30,1,USB_USBC0_DOEPMSK_HELP,
O,EPDISBLDMSK-Endpoint Disabled Interrupt Mask (EPDisbldMsk),Enable,Disable,31,1,USB_USBC0_DOEPMSK_HELP,
O,XFERCOMPLMSK-Transfer Completed Interrupt Mask (XferComplMsk),Enable,Disable,32,1,USB_USBC0_DOEPMSK_HELP,

(USBC0_DOEPTSIZ000),4,Device Endpoint-n Transfer Size Register (DOEPTSIZn),USB,USB_USBC0_DOEPTSIZ000_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_DOEPTSIZ000_HELP,
T,MC-Multi Count (MC),2,2,Hex,1,USB_USBC0_DOEPTSIZ000_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_DOEPTSIZ000_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_DOEPTSIZ000_HELP,

(USBC0_DOEPTSIZ001),4,Device Endpoint-n Transfer Size Register (DOEPTSIZn),USB,USB_USBC0_DOEPTSIZ001_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_DOEPTSIZ001_HELP,
T,MC-Multi Count (MC),2,2,Hex,1,USB_USBC0_DOEPTSIZ001_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_DOEPTSIZ001_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_DOEPTSIZ001_HELP,

(USBC0_DOEPTSIZ002),4,Device Endpoint-n Transfer Size Register (DOEPTSIZn),USB,USB_USBC0_DOEPTSIZ002_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_DOEPTSIZ002_HELP,
T,MC-Multi Count (MC),2,2,Hex,1,USB_USBC0_DOEPTSIZ002_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_DOEPTSIZ002_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_DOEPTSIZ002_HELP,

(USBC0_DOEPTSIZ003),4,Device Endpoint-n Transfer Size Register (DOEPTSIZn),USB,USB_USBC0_DOEPTSIZ003_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_DOEPTSIZ003_HELP,
T,MC-Multi Count (MC),2,2,Hex,1,USB_USBC0_DOEPTSIZ003_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_DOEPTSIZ003_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_DOEPTSIZ003_HELP,

(USBC0_DOEPTSIZ004),4,Device Endpoint-n Transfer Size Register (DOEPTSIZn),USB,USB_USBC0_DOEPTSIZ004_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_DOEPTSIZ004_HELP,
T,MC-Multi Count (MC),2,2,Hex,1,USB_USBC0_DOEPTSIZ004_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_DOEPTSIZ004_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_DOEPTSIZ004_HELP,

(USBC0_DPTXFSIZ001),2,Device Periodic Transmit FIFO-n Size Register (DPTXFSIZ),USB,USB_USBC0_DPTXFSIZ001_HELP
T,DPTXFSIZE-Device Periodic TxFIFO Size (DPTxFSize),1,16,Hex,4,USB_USBC0_DPTXFSIZ001_HELP,
T,DPTXFSTADDR-Device Periodic TxFIFO RAM Start Address (DPTxFStAddr),17,16,Hex,4,USB_USBC0_DPTXFSIZ001_HELP,

(USBC0_DPTXFSIZ002),2,Device Periodic Transmit FIFO-n Size Register (DPTXFSIZ),USB,USB_USBC0_DPTXFSIZ002_HELP
T,DPTXFSIZE-Device Periodic TxFIFO Size (DPTxFSize),1,16,Hex,4,USB_USBC0_DPTXFSIZ002_HELP,
T,DPTXFSTADDR-Device Periodic TxFIFO RAM Start Address (DPTxFStAddr),17,16,Hex,4,USB_USBC0_DPTXFSIZ002_HELP,

(USBC0_DPTXFSIZ003),2,Device Periodic Transmit FIFO-n Size Register (DPTXFSIZ),USB,USB_USBC0_DPTXFSIZ003_HELP
T,DPTXFSIZE-Device Periodic TxFIFO Size (DPTxFSize),1,16,Hex,4,USB_USBC0_DPTXFSIZ003_HELP,
T,DPTXFSTADDR-Device Periodic TxFIFO RAM Start Address (DPTxFStAddr),17,16,Hex,4,USB_USBC0_DPTXFSIZ003_HELP,

(USBC0_DPTXFSIZ004),2,Device Periodic Transmit FIFO-n Size Register (DPTXFSIZ),USB,USB_USBC0_DPTXFSIZ004_HELP
T,DPTXFSIZE-Device Periodic TxFIFO Size (DPTxFSize),1,16,Hex,4,USB_USBC0_DPTXFSIZ004_HELP,
T,DPTXFSTADDR-Device Periodic TxFIFO RAM Start Address (DPTxFStAddr),17,16,Hex,4,USB_USBC0_DPTXFSIZ004_HELP,

(USBC0_DSTS),6,Device Status Register (DSTS),USB,USB_USBC0_DSTS_HELP
T,Reserved-Reserved,1,10,Hex,3,USB_USBC0_DSTS_HELP,
T,SOFFN-Frame or Microframe Number of the Received SOF (SOFFN),11,14,Hex,4,USB_USBC0_DSTS_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBC0_DSTS_HELP,
O,ERRTICERR-Erratic Error (ErrticErr),Enable,Disable,29,1,USB_USBC0_DSTS_HELP,
T,ENUMSPD-Enumerated Speed (EnumSpd),30,2,Hex,1,USB_USBC0_DSTS_HELP,
O,SUSPSTS-Suspend Status (SuspSts),Enable,Disable,32,1,USB_USBC0_DSTS_HELP,

(USBC0_DTKNQR1),4,Device IN Token Sequence Learning Queue Read Register 1 (DTKNQR1),USB,USB_USBC0_DTKNQR1_HELP
T,EPTKN-Endpoint Token (EPTkn),1,24,Hex,6,USB_USBC0_DTKNQR1_HELP,
O,WRAPBIT-Wrap Bit (WrapBit),Enable,Disable,25,1,USB_USBC0_DTKNQR1_HELP,
T,Reserved-Reserved,26,2,Hex,1,USB_USBC0_DTKNQR1_HELP,
T,INTKNWPTR-IN Token Queue Write Pointer (INTknWPtr),28,5,Hex,2,USB_USBC0_DTKNQR1_HELP,

(USBC0_DTKNQR2),1,Device IN Token Sequence Learning Queue Read Register 2 (DTKNQR2),USB,USB_USBC0_DTKNQR2_HELP
T,EPTKN-Endpoint Token (EPTkn),1,32,Hex,8,USB_USBC0_DTKNQR2_HELP,

(USBC0_DTKNQR3),1,Device IN Token Sequence Learning Queue Read Register 3 (DTKNQR3),USB,USB_USBC0_DTKNQR3_HELP
T,EPTKN-Endpoint Token (EPTkn),1,32,Hex,8,USB_USBC0_DTKNQR3_HELP,

(USBC0_DTKNQR4),1,Device IN Token Sequence Learning Queue Read Register 4 (DTKNQR4),USB,USB_USBC0_DTKNQR4_HELP
T,EPTKN-Endpoint Token (EPTkn),1,32,Hex,8,USB_USBC0_DTKNQR4_HELP,

(USBC0_GAHBCFG),7,Core AHB Configuration Register (GAHBCFG),USB,USB_USBC0_GAHBCFG_HELP
T,Reserved-Reserved,1,23,Hex,6,USB_USBC0_GAHBCFG_HELP,
O,PTXFEMPLVL-Periodic TxFIFO Empty Level (PTxFEmpLvl),Enable,Disable,24,1,USB_USBC0_GAHBCFG_HELP,
O,NPTXFEMPLVL-Non=Periodic TxFIFO Empty Level (NPTxFEmpLvl),Enable,Disable,25,1,USB_USBC0_GAHBCFG_HELP,
O,Reserved-Reserved,Enable,Disable,26,1,USB_USBC0_GAHBCFG_HELP,
O,DMAEN-DMA Enable (DMAEn),Enable,Disable,27,1,USB_USBC0_GAHBCFG_HELP,
T,HBSTLEN-Burst Length/Type (HBstLen),28,4,Hex,1,USB_USBC0_GAHBCFG_HELP,
O,GLBLINTRMSK-Global Interrupt Mask (GlblIntrMsk),Enable,Disable,32,1,USB_USBC0_GAHBCFG_HELP,

(USBC0_GHWCFG1),1,User HW Config1 Register (GHWCFG1),USB,USB_USBC0_GHWCFG1_HELP
T,EPDIR-Endpoint Direction (epdir),1,32,Hex,8,USB_USBC0_GHWCFG1_HELP,

(USBC0_GHWCFG2),14,User HW Config2 Register (GHWCFG2),USB,USB_USBC0_GHWCFG2_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_GHWCFG2_HELP,
T,TKNQDEPTH-Device Mode IN Token Sequence Learning Queue Depth,2,5,Hex,2,USB_USBC0_GHWCFG2_HELP,
T,PTXQDEPTH-Host Mode Periodic Request Queue Depth (PTxQDepth),7,2,Hex,1,USB_USBC0_GHWCFG2_HELP,
T,NPTXQDEPTH-Non=Periodic Request Queue Depth (NPTxQDepth),9,2,Hex,1,USB_USBC0_GHWCFG2_HELP,
T,Reserved-Reserved,11,2,Hex,1,USB_USBC0_GHWCFG2_HELP,
O,DYNFIFOSIZING-Dynamic FIFO Sizing Enabled (DynFifoSizing),Enable,Disable,13,1,USB_USBC0_GHWCFG2_HELP,
O,PERIOSUPPORT-Periodic OUT Channels Supported in Host Mode,Enable,Disable,14,1,USB_USBC0_GHWCFG2_HELP,
T,NUMHSTCHNL-Number of Host Channels (NumHstChnl),15,4,Hex,1,USB_USBC0_GHWCFG2_HELP,
T,NUMDEVEPS-Number of Device Endpoints (NumDevEps),19,4,Hex,1,USB_USBC0_GHWCFG2_HELP,
T,FSPHYTYPE-Full=Speed PHY Interface Type (FSPhyType),23,2,Hex,1,USB_USBC0_GHWCFG2_HELP,
T,HSPHYTYPE-High=Speed PHY Interface Type (HSPhyType),25,2,Hex,1,USB_USBC0_GHWCFG2_HELP,
O,SINGPNT-Point=to=Point (SingPnt),Enable,Disable,27,1,USB_USBC0_GHWCFG2_HELP,
T,OTGARCH-Architecture (OtgArch),28,2,Hex,1,USB_USBC0_GHWCFG2_HELP,
T,OTGMODE-Mode of Operation (OtgMode),30,3,Hex,1,USB_USBC0_GHWCFG2_HELP,

(USBC0_GHWCFG3),10,User HW Config3 Register (GHWCFG3),USB,USB_USBC0_GHWCFG3_HELP
T,DFIFODEPTH-DFIFO Depth (DfifoDepth),1,16,Hex,4,USB_USBC0_GHWCFG3_HELP,
T,Reserved-Reserved,17,3,Hex,1,USB_USBC0_GHWCFG3_HELP,
O,AHBPHYSYNC-AHB and PHY Synchronous (AhbPhySync),Enable,Disable,20,1,USB_USBC0_GHWCFG3_HELP,
O,RSTTYPE-Reset Style for Clocked always Blocks in RTL (RstType),Enable,Disable,21,1,USB_USBC0_GHWCFG3_HELP,
O,OPTFEATURE-Optional Features Removed (OptFeature),Enable,Disable,22,1,USB_USBC0_GHWCFG3_HELP,
O,VENDOR_CONTROL_INTERFACE_SUPPORT-Vendor Control Interface Support,Enable,Disable,23,1,USB_USBC0_GHWCFG3_HELP,
O,I2C_SELECTION-I2C Selection,Enable,Disable,24,1,USB_USBC0_GHWCFG3_HELP,
O,OTGEN-OTG Function Enabled (OtgEn),Enable,Disable,25,1,USB_USBC0_GHWCFG3_HELP,
T,PKTSIZEWIDTH-Width of Packet Size Counters (PktSizeWidth),26,3,Hex,1,USB_USBC0_GHWCFG3_HELP,
T,XFERSIZEWIDTH-Width of Transfer Size Counters (XferSizeWidth),29,4,Hex,1,USB_USBC0_GHWCFG3_HELP,

(USBC0_GHWCFG4),14,User HW Config4 Register (GHWCFG4),USB,USB_USBC0_GHWCFG4_HELP
T,Reserved-Reserved,1,2,Hex,1,USB_USBC0_GHWCFG4_HELP,
T,NUMDEVMODINEND-Enable dedicatd transmit FIFO for device IN endpoints.,3,4,Hex,1,USB_USBC0_GHWCFG4_HELP,
O,ENDEDTRFIFO-Enable dedicatd transmit FIFO for device IN endpoints.,Enable,Disable,7,1,USB_USBC0_GHWCFG4_HELP,
O,SESSENDFLTR-"session_end" Filter Enabled (SessEndFltr),Enable,Disable,8,1,USB_USBC0_GHWCFG4_HELP,
O,BVALIDFLTR-"b_valid" Filter Enabled (BValidFltr),Enable,Disable,9,1,USB_USBC0_GHWCFG4_HELP,
O,AVALIDFLTR-"a_valid" Filter Enabled (AValidFltr),Enable,Disable,10,1,USB_USBC0_GHWCFG4_HELP,
O,VBUSVALIDFLTR-"vbus_valid" Filter Enabled (VBusValidFltr),Enable,Disable,11,1,USB_USBC0_GHWCFG4_HELP,
O,IDDGFLTR-"iddig" Filter Enable (IddgFltr),Enable,Disable,12,1,USB_USBC0_GHWCFG4_HELP,
T,NUMCTLEPS-Number of Device Mode Control Endpoints in Addition to,13,4,Hex,1,USB_USBC0_GHWCFG4_HELP,
T,PHYDATAWIDTH-UTMI+ PHY/ULPI=to=Internal UTMI+ Wrapper Data Width,17,2,Hex,1,USB_USBC0_GHWCFG4_HELP,
T,Reserved-Reserved,19,8,Hex,2,USB_USBC0_GHWCFG4_HELP,
O,AHBFREQ-Minimum AHB Frequency Less Than 60 MHz (AhbFreq),Enable,Disable,27,1,USB_USBC0_GHWCFG4_HELP,
O,ENABLEPWROPT-Enable Power Optimization? (EnablePwrOpt),Enable,Disable,28,1,USB_USBC0_GHWCFG4_HELP,
T,NUMDEVPERIOEPS-Number of Device Mode Periodic IN Endpoints,29,4,Hex,1,USB_USBC0_GHWCFG4_HELP,

(USBC0_GINTMSK),32,Core Interrupt Mask Register (GINTMSK),USB,USB_USBC0_GINTMSK_HELP
O,WKUPINTMSK-Resume/Remote Wakeup Detected Interrupt Mask,Enable,Disable,1,1,USB_USBC0_GINTMSK_HELP,
O,SESSREQINTMSK-Session Request/New Session Detected Interrupt Mask,Enable,Disable,2,1,USB_USBC0_GINTMSK_HELP,
O,DISCONNINTMSK-Disconnect Detected Interrupt Mask (DisconnIntMsk),Enable,Disable,3,1,USB_USBC0_GINTMSK_HELP,
O,CONIDSTSCHNGMSK-Connector ID Status Change Mask (ConIDStsChngMsk),Enable,Disable,4,1,USB_USBC0_GINTMSK_HELP,
O,Reserved-Reserved,Enable,Disable,5,1,USB_USBC0_GINTMSK_HELP,
O,PTXFEMPMSK-Periodic TxFIFO Empty Mask (PTxFEmpMsk),Enable,Disable,6,1,USB_USBC0_GINTMSK_HELP,
O,HCHINTMSK-Host Channels Interrupt Mask (HChIntMsk),Enable,Disable,7,1,USB_USBC0_GINTMSK_HELP,
O,PRTINTMSK-Host Port Interrupt Mask (PrtIntMsk),Enable,Disable,8,1,USB_USBC0_GINTMSK_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,USB_USBC0_GINTMSK_HELP,
O,FETSUSPMSK-Data Fetch Suspended Mask (FetSuspMsk),Enable,Disable,10,1,USB_USBC0_GINTMSK_HELP,
O,INCOMPLPMSK-Incomplete Periodic Transfer Mask (incomplPMsk),Enable,Disable,11,1,USB_USBC0_GINTMSK_HELP,
O,INCOMPISOINMSK-Incomplete Isochronous IN Transfer Mask (incompISOINMsk),Enable,Disable,12,1,USB_USBC0_GINTMSK_HELP,
O,OEPINTMSK-OUT Endpoints Interrupt Mask (OEPIntMsk),Enable,Disable,13,1,USB_USBC0_GINTMSK_HELP,
O,INEPINTMSK-IN Endpoints Interrupt Mask (INEPIntMsk),Enable,Disable,14,1,USB_USBC0_GINTMSK_HELP,
O,EPMISMSK-Endpoint Mismatch Interrupt Mask (EPMisMsk),Enable,Disable,15,1,USB_USBC0_GINTMSK_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBC0_GINTMSK_HELP,
O,EOPFMSK-End of Periodic Frame Interrupt Mask (EOPFMsk),Enable,Disable,17,1,USB_USBC0_GINTMSK_HELP,
O,ISOOUTDROPMSK-Isochronous OUT Packet Dropped Interrupt Mask,Enable,Disable,18,1,USB_USBC0_GINTMSK_HELP,
O,ENUMDONEMSK-Enumeration Done Mask (EnumDoneMsk),Enable,Disable,19,1,USB_USBC0_GINTMSK_HELP,
O,USBRSTMSK-USB Reset Mask (USBRstMsk),Enable,Disable,20,1,USB_USBC0_GINTMSK_HELP,
O,USBSUSPMSK-USB Suspend Mask (USBSuspMsk),Enable,Disable,21,1,USB_USBC0_GINTMSK_HELP,
O,ERLYSUSPMSK-Early Suspend Mask (ErlySuspMsk),Enable,Disable,22,1,USB_USBC0_GINTMSK_HELP,
O,I2CINT-I2C Interrupt Mask (I2CINT),Enable,Disable,23,1,USB_USBC0_GINTMSK_HELP,
O,ULPICKINTMSK-ULPI Carkit Interrupt Mask (ULPICKINTMsk),Enable,Disable,24,1,USB_USBC0_GINTMSK_HELP,
O,GOUTNAKEFFMSK-Global OUT NAK Effective Mask (GOUTNakEffMsk),Enable,Disable,25,1,USB_USBC0_GINTMSK_HELP,
O,GINNAKEFFMSK-Global Non=Periodic IN NAK Effective Mask (GINNakEffMsk),Enable,Disable,26,1,USB_USBC0_GINTMSK_HELP,
O,NPTXFEMPMSK-Non=Periodic TxFIFO Empty Mask (NPTxFEmpMsk),Enable,Disable,27,1,USB_USBC0_GINTMSK_HELP,
O,RXFLVLMSK-Receive FIFO Non=Empty Mask (RxFLvlMsk),Enable,Disable,28,1,USB_USBC0_GINTMSK_HELP,
O,SOFMSK-Start of (micro)Frame Mask (SofMsk),Enable,Disable,29,1,USB_USBC0_GINTMSK_HELP,
O,OTGINTMSK-OTG Interrupt Mask (OTGIntMsk),Enable,Disable,30,1,USB_USBC0_GINTMSK_HELP,
O,MODEMISMSK-Mode Mismatch Interrupt Mask (ModeMisMsk),Enable,Disable,31,1,USB_USBC0_GINTMSK_HELP,
O,Reserved-Reserved,Enable,Disable,32,1,USB_USBC0_GINTMSK_HELP,

(USBC0_GINTSTS),32,Core Interrupt Register (GINTSTS),USB,USB_USBC0_GINTSTS_HELP
O,WKUPINT-Resume/Remote Wakeup Detected Interrupt (WkUpInt),Enable,Disable,1,1,USB_USBC0_GINTSTS_HELP,
O,SESSREQINT-Session Request/New Session Detected Interrupt (SessReqInt),Enable,Disable,2,1,USB_USBC0_GINTSTS_HELP,
O,DISCONNINT-Disconnect Detected Interrupt (DisconnInt),Enable,Disable,3,1,USB_USBC0_GINTSTS_HELP,
O,CONIDSTSCHNG-Connector ID Status Change (ConIDStsChng),Enable,Disable,4,1,USB_USBC0_GINTSTS_HELP,
O,Reserved-Reserved,Enable,Disable,5,1,USB_USBC0_GINTSTS_HELP,
O,PTXFEMP-Periodic TxFIFO Empty (PTxFEmp),Enable,Disable,6,1,USB_USBC0_GINTSTS_HELP,
O,HCHINT-Host Channels Interrupt (HChInt),Enable,Disable,7,1,USB_USBC0_GINTSTS_HELP,
O,PRTINT-Host Port Interrupt (PrtInt),Enable,Disable,8,1,USB_USBC0_GINTSTS_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,USB_USBC0_GINTSTS_HELP,
O,FETSUSP-Data Fetch Suspended (FetSusp),Enable,Disable,10,1,USB_USBC0_GINTSTS_HELP,
O,INCOMPLP-Incomplete Periodic Transfer (incomplP),Enable,Disable,11,1,USB_USBC0_GINTSTS_HELP,
O,INCOMPISOIN-Incomplete Isochronous IN Transfer (incompISOIN),Enable,Disable,12,1,USB_USBC0_GINTSTS_HELP,
O,OEPINT-OUT Endpoints Interrupt (OEPInt),Enable,Disable,13,1,USB_USBC0_GINTSTS_HELP,
O,IEPINT-IN Endpoints Interrupt (IEPInt),Enable,Disable,14,1,USB_USBC0_GINTSTS_HELP,
O,EPMIS-Endpoint Mismatch Interrupt (EPMis),Enable,Disable,15,1,USB_USBC0_GINTSTS_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBC0_GINTSTS_HELP,
O,EOPF-End of Periodic Frame Interrupt (EOPF),Enable,Disable,17,1,USB_USBC0_GINTSTS_HELP,
O,ISOOUTDROP-Isochronous OUT Packet Dropped Interrupt (ISOOutDrop),Enable,Disable,18,1,USB_USBC0_GINTSTS_HELP,
O,ENUMDONE-Enumeration Done (EnumDone),Enable,Disable,19,1,USB_USBC0_GINTSTS_HELP,
O,USBRST-USB Reset (USBRst),Enable,Disable,20,1,USB_USBC0_GINTSTS_HELP,
O,USBSUSP-USB Suspend (USBSusp),Enable,Disable,21,1,USB_USBC0_GINTSTS_HELP,
O,ERLYSUSP-Early Suspend (ErlySusp),Enable,Disable,22,1,USB_USBC0_GINTSTS_HELP,
O,I2CINT-I2C Interrupt (I2CINT),Enable,Disable,23,1,USB_USBC0_GINTSTS_HELP,
O,ULPICKINT-ULPI Carkit Interrupt (ULPICKINT),Enable,Disable,24,1,USB_USBC0_GINTSTS_HELP,
O,GOUTNAKEFF-Global OUT NAK Effective (GOUTNakEff),Enable,Disable,25,1,USB_USBC0_GINTSTS_HELP,
O,GINNAKEFF-Global IN Non=Periodic NAK Effective (GINNakEff),Enable,Disable,26,1,USB_USBC0_GINTSTS_HELP,
O,NPTXFEMP-Non=Periodic TxFIFO Empty (NPTxFEmp),Enable,Disable,27,1,USB_USBC0_GINTSTS_HELP,
O,RXFLVL-RxFIFO Non=Empty (RxFLvl),Enable,Disable,28,1,USB_USBC0_GINTSTS_HELP,
O,SOF-Start of (micro)Frame (Sof),Enable,Disable,29,1,USB_USBC0_GINTSTS_HELP,
O,OTGINT-OTG Interrupt (OTGInt),Enable,Disable,30,1,USB_USBC0_GINTSTS_HELP,
O,MODEMIS-Mode Mismatch Interrupt (ModeMis),Enable,Disable,31,1,USB_USBC0_GINTSTS_HELP,
O,CURMOD-Current Mode of Operation (CurMod),Enable,Disable,32,1,USB_USBC0_GINTSTS_HELP,

(USBC0_GNPTXFSIZ),2,Non-Periodic Transmit FIFO Size Register (GNPTXFSIZ),USB,USB_USBC0_GNPTXFSIZ_HELP
T,NPTXFDEP-Non=Periodic TxFIFO Depth (NPTxFDep),1,16,Hex,4,USB_USBC0_GNPTXFSIZ_HELP,
T,NPTXFSTADDR-Non=Periodic Transmit RAM Start Address (NPTxFStAddr),17,16,Hex,4,USB_USBC0_GNPTXFSIZ_HELP,

(USBC0_GNPTXSTS),4,Non-Periodic Transmit FIFO/Queue Status Register (GNPTXSTS),USB,USB_USBC0_GNPTXSTS_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_GNPTXSTS_HELP,
T,NPTXQTOP-Top of the Non=Periodic Transmit Request Queue (NPTxQTop),2,7,Hex,2,USB_USBC0_GNPTXSTS_HELP,
T,NPTXQSPCAVAIL-Non=Periodic Transmit Request Queue Space Available,9,8,Hex,2,USB_USBC0_GNPTXSTS_HELP,
T,NPTXFSPCAVAIL-Non=Periodic TxFIFO Space Avail (NPTxFSpcAvail),17,16,Hex,4,USB_USBC0_GNPTXSTS_HELP,

(USBC0_GOTGCTL),13,OTG Control and Status Register (GOTGCTL),USB,USB_USBC0_GOTGCTL_HELP
T,Reserved-Reserved,1,12,Hex,3,USB_USBC0_GOTGCTL_HELP,
O,BSESVLD-B=Session Valid (BSesVld),Enable,Disable,13,1,USB_USBC0_GOTGCTL_HELP,
O,ASESVLD-A=Session Valid (ASesVld),Enable,Disable,14,1,USB_USBC0_GOTGCTL_HELP,
O,DBNCTIME-Long/Short Debounce Time (DbncTime),Enable,Disable,15,1,USB_USBC0_GOTGCTL_HELP,
O,CONIDSTS-Connector ID Status (ConIDSts),Enable,Disable,16,1,USB_USBC0_GOTGCTL_HELP,
T,Reserved-Reserved,17,4,Hex,1,USB_USBC0_GOTGCTL_HELP,
O,DEVHNPEN-Device HNP Enabled (DevHNPEn),Enable,Disable,21,1,USB_USBC0_GOTGCTL_HELP,
O,HSTSETHNPEN-Host Set HNP Enable (HstSetHNPEn),Enable,Disable,22,1,USB_USBC0_GOTGCTL_HELP,
O,HNPREQ-HNP Request (HNPReq),Enable,Disable,23,1,USB_USBC0_GOTGCTL_HELP,
O,HSTNEGSCS-Host Negotiation Success (HstNegScs),Enable,Disable,24,1,USB_USBC0_GOTGCTL_HELP,
T,Reserved-Reserved,25,6,Hex,2,USB_USBC0_GOTGCTL_HELP,
O,SESREQ-Session Request (SesReq),Enable,Disable,31,1,USB_USBC0_GOTGCTL_HELP,
O,SESREQSCS-Session Request Success (SesReqScs),Enable,Disable,32,1,USB_USBC0_GOTGCTL_HELP,

(USBC0_GOTGINT),10,OTG Interrupt Register (GOTGINT),USB,USB_USBC0_GOTGINT_HELP
T,Reserved-Reserved,1,12,Hex,3,USB_USBC0_GOTGINT_HELP,
O,DBNCEDONE-Debounce Done (DbnceDone),Enable,Disable,13,1,USB_USBC0_GOTGINT_HELP,
O,ADEVTOUTCHG-A=Device Timeout Change (ADevTOUTChg),Enable,Disable,14,1,USB_USBC0_GOTGINT_HELP,
O,HSTNEGDET-Host Negotiation Detected (HstNegDet),Enable,Disable,15,1,USB_USBC0_GOTGINT_HELP,
T,Reserved-Reserved,16,7,Hex,2,USB_USBC0_GOTGINT_HELP,
O,HSTNEGSUCSTSCHNG-Host Negotiation Success Status Change (HstNegSucStsChng),Enable,Disable,23,1,USB_USBC0_GOTGINT_HELP,
O,SESREQSUCSTSCHNG-Session Request Success Status Change,Enable,Disable,24,1,USB_USBC0_GOTGINT_HELP,
T,Reserved-Reserved,25,5,Hex,2,USB_USBC0_GOTGINT_HELP,
O,SESENDDET-Session End Detected (SesEndDet),Enable,Disable,30,1,USB_USBC0_GOTGINT_HELP,
T,Reserved-Reserved,31,2,Hex,1,USB_USBC0_GOTGINT_HELP,

(USBC0_GRSTCTL),10,Core Reset Register (GRSTCTL),USB,USB_USBC0_GRSTCTL_HELP
O,AHBIDLE-AHB Master Idle (AHBIdle),Enable,Disable,1,1,USB_USBC0_GRSTCTL_HELP,
O,DMAREQ-DMA Request Signal (DMAReq),Enable,Disable,2,1,USB_USBC0_GRSTCTL_HELP,
T,Reserved-Reserved,3,19,Hex,5,USB_USBC0_GRSTCTL_HELP,
T,TXFNUM-TxFIFO Number (TxFNum),22,5,Hex,2,USB_USBC0_GRSTCTL_HELP,
O,TXFFLSH-TxFIFO Flush (TxFFlsh),Enable,Disable,27,1,USB_USBC0_GRSTCTL_HELP,
O,RXFFLSH-RxFIFO Flush (RxFFlsh),Enable,Disable,28,1,USB_USBC0_GRSTCTL_HELP,
O,INTKNQFLSH-IN Token Sequence Learning Queue Flush (INTknQFlsh),Enable,Disable,29,1,USB_USBC0_GRSTCTL_HELP,
O,FRMCNTRRST-Host Frame Counter Reset (FrmCntrRst),Enable,Disable,30,1,USB_USBC0_GRSTCTL_HELP,
O,HSFTRST-HClk Soft Reset (HSftRst),Enable,Disable,31,1,USB_USBC0_GRSTCTL_HELP,
O,CSFTRST-Core Soft Reset (CSftRst),Enable,Disable,32,1,USB_USBC0_GRSTCTL_HELP,

(USBC0_GRXFSIZ),2,Receive FIFO Size Register (GRXFSIZ),USB,USB_USBC0_GRXFSIZ_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBC0_GRXFSIZ_HELP,
T,RXFDEP-RxFIFO Depth (RxFDep),17,16,Hex,4,USB_USBC0_GRXFSIZ_HELP,

(USBC0_GRXSTSPD),6,Receive Status Debug Read Register Device Mode (GRXSTSPD),USB,USB_USBC0_GRXSTSPD_HELP
T,Reserved-Reserved,1,7,Hex,2,USB_USBC0_GRXSTSPD_HELP,
T,FN-Frame Number (FN),8,4,Hex,1,USB_USBC0_GRXSTSPD_HELP,
T,PKTSTS-Packet Status (PktSts),12,4,Hex,1,USB_USBC0_GRXSTSPD_HELP,
T,DPID-Data PID (DPID),16,2,Hex,1,USB_USBC0_GRXSTSPD_HELP,
T,BCNT-Byte Count (BCnt),18,11,Hex,3,USB_USBC0_GRXSTSPD_HELP,
T,EPNUM-Endpoint Number (EPNum),29,4,Hex,1,USB_USBC0_GRXSTSPD_HELP,

(USBC0_GRXSTSPH),5,Receive Status Read and Pop Register Host Mode (GRXSTSPH),USB,USB_USBC0_GRXSTSPH_HELP
T,Reserved-Reserved,1,11,Hex,3,USB_USBC0_GRXSTSPH_HELP,
T,PKTSTS-Packet Status (PktSts),12,4,Hex,1,USB_USBC0_GRXSTSPH_HELP,
T,DPID-Data PID (DPID),16,2,Hex,1,USB_USBC0_GRXSTSPH_HELP,
T,BCNT-Byte Count (BCnt),18,11,Hex,3,USB_USBC0_GRXSTSPH_HELP,
T,CHNUM-Channel Number (ChNum),29,4,Hex,1,USB_USBC0_GRXSTSPH_HELP,

(USBC0_GRXSTSRD),6,Receive Status Debug Read Register Device Mode (GRXSTSRD),USB,USB_USBC0_GRXSTSRD_HELP
T,Reserved-Reserved,1,7,Hex,2,USB_USBC0_GRXSTSRD_HELP,
T,FN-Frame Number (FN),8,4,Hex,1,USB_USBC0_GRXSTSRD_HELP,
T,PKTSTS-Packet Status (PktSts),12,4,Hex,1,USB_USBC0_GRXSTSRD_HELP,
T,DPID-Data PID (DPID),16,2,Hex,1,USB_USBC0_GRXSTSRD_HELP,
T,BCNT-Byte Count (BCnt),18,11,Hex,3,USB_USBC0_GRXSTSRD_HELP,
T,EPNUM-Endpoint Number (EPNum),29,4,Hex,1,USB_USBC0_GRXSTSRD_HELP,

(USBC0_GRXSTSRH),5,Receive Status Debug Read Register Host Mode (GRXSTSRH),USB,USB_USBC0_GRXSTSRH_HELP
T,Reserved-Reserved,1,11,Hex,3,USB_USBC0_GRXSTSRH_HELP,
T,PKTSTS-Packet Status (PktSts),12,4,Hex,1,USB_USBC0_GRXSTSRH_HELP,
T,DPID-Data PID (DPID),16,2,Hex,1,USB_USBC0_GRXSTSRH_HELP,
T,BCNT-Byte Count (BCnt),18,11,Hex,3,USB_USBC0_GRXSTSRH_HELP,
T,CHNUM-Channel Number (ChNum),29,4,Hex,1,USB_USBC0_GRXSTSRH_HELP,

(USBC0_GSNPSID),1,Synopsys ID Register (GSNPSID),USB,USB_USBC0_GSNPSID_HELP
T,SYNOPSYSID-0x4F54\<version\>A release number of the core being used.,1,32,Hex,8,USB_USBC0_GSNPSID_HELP,

(USBC0_GUSBCFG),13,Core USB Configuration Register (GUSBCFG),USB,USB_USBC0_GUSBCFG_HELP
T,Reserved-Reserved,1,15,Hex,4,USB_USBC0_GUSBCFG_HELP,
O,OTGI2CSEL-UTMIFS or I2C Interface Select (OtgI2CSel),Enable,Disable,16,1,USB_USBC0_GUSBCFG_HELP,
O,PHYLPWRCLKSEL-PHY Low=Power Clock Select (PhyLPwrClkSel),Enable,Disable,17,1,USB_USBC0_GUSBCFG_HELP,
O,Reserved-Reserved,Enable,Disable,18,1,USB_USBC0_GUSBCFG_HELP,
T,USBTRDTIM-USB Turnaround Time (USBTrdTim),19,4,Hex,1,USB_USBC0_GUSBCFG_HELP,
O,HNPCAP-HNP=Capable (HNPCap),Enable,Disable,23,1,USB_USBC0_GUSBCFG_HELP,
O,SRPCAP-SRP=Capable (SRPCap),Enable,Disable,24,1,USB_USBC0_GUSBCFG_HELP,
O,DDRSEL-ULPI DDR Select (DDRSel),Enable,Disable,25,1,USB_USBC0_GUSBCFG_HELP,
O,PHYSEL-USB 2.0 High=Speed PHY or USB 1.1 Full=Speed Serial,Enable,Disable,26,1,USB_USBC0_GUSBCFG_HELP,
O,FSINTF-Full=Speed Serial Interface Select (FSIntf),Enable,Disable,27,1,USB_USBC0_GUSBCFG_HELP,
O,ULPI_UTMI_SEL-ULPI or UTMI+ Select (ULPI_UTMI_Sel),Enable,Disable,28,1,USB_USBC0_GUSBCFG_HELP,
O,PHYIF-PHY Interface (PHYIf),Enable,Disable,29,1,USB_USBC0_GUSBCFG_HELP,
T,TOUTCAL-HS/FS Timeout Calibration (TOutCal),30,3,Hex,1,USB_USBC0_GUSBCFG_HELP,

(USBC0_HAINT),2,Host All Channels Interrupt Register (HAINT),USB,USB_USBC0_HAINT_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBC0_HAINT_HELP,
T,HAINT-Channel Interrupts (HAINT),17,16,Hex,4,USB_USBC0_HAINT_HELP,

(USBC0_HAINTMSK),2,Host All Channels Interrupt Mask Register (HAINTMSK),USB,USB_USBC0_HAINTMSK_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBC0_HAINTMSK_HELP,
T,HAINTMSK-Channel Interrupt Mask (HAINTMsk),17,16,Hex,4,USB_USBC0_HAINTMSK_HELP,

(USBC0_HCCHAR000),11,Host Channel-n Characteristics Register (HCCHAR),USB,USB_USBC0_HCCHAR000_HELP
O,CHENA-Channel Enable (ChEna),Enable,Disable,1,1,USB_USBC0_HCCHAR000_HELP,
O,CHDIS-Channel Disable (ChDis),Enable,Disable,2,1,USB_USBC0_HCCHAR000_HELP,
O,ODDFRM-Odd Frame (OddFrm),Enable,Disable,3,1,USB_USBC0_HCCHAR000_HELP,
T,DEVADDR-Device Address (DevAddr),4,7,Hex,2,USB_USBC0_HCCHAR000_HELP,
T,EC-Multi Count (MC) / Error Count (EC),11,2,Hex,1,USB_USBC0_HCCHAR000_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_HCCHAR000_HELP,
O,LSPDDEV-Low=Speed Device (LSpdDev),Enable,Disable,15,1,USB_USBC0_HCCHAR000_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBC0_HCCHAR000_HELP,
O,EPDIR-Endpoint Direction (EPDir),Enable,Disable,17,1,USB_USBC0_HCCHAR000_HELP,
T,EPNUM-Endpoint Number (EPNum),18,4,Hex,1,USB_USBC0_HCCHAR000_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_HCCHAR000_HELP,

(USBC0_HCCHAR001),11,Host Channel-n Characteristics Register (HCCHAR),USB,USB_USBC0_HCCHAR001_HELP
O,CHENA-Channel Enable (ChEna),Enable,Disable,1,1,USB_USBC0_HCCHAR001_HELP,
O,CHDIS-Channel Disable (ChDis),Enable,Disable,2,1,USB_USBC0_HCCHAR001_HELP,
O,ODDFRM-Odd Frame (OddFrm),Enable,Disable,3,1,USB_USBC0_HCCHAR001_HELP,
T,DEVADDR-Device Address (DevAddr),4,7,Hex,2,USB_USBC0_HCCHAR001_HELP,
T,EC-Multi Count (MC) / Error Count (EC),11,2,Hex,1,USB_USBC0_HCCHAR001_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_HCCHAR001_HELP,
O,LSPDDEV-Low=Speed Device (LSpdDev),Enable,Disable,15,1,USB_USBC0_HCCHAR001_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBC0_HCCHAR001_HELP,
O,EPDIR-Endpoint Direction (EPDir),Enable,Disable,17,1,USB_USBC0_HCCHAR001_HELP,
T,EPNUM-Endpoint Number (EPNum),18,4,Hex,1,USB_USBC0_HCCHAR001_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_HCCHAR001_HELP,

(USBC0_HCCHAR002),11,Host Channel-n Characteristics Register (HCCHAR),USB,USB_USBC0_HCCHAR002_HELP
O,CHENA-Channel Enable (ChEna),Enable,Disable,1,1,USB_USBC0_HCCHAR002_HELP,
O,CHDIS-Channel Disable (ChDis),Enable,Disable,2,1,USB_USBC0_HCCHAR002_HELP,
O,ODDFRM-Odd Frame (OddFrm),Enable,Disable,3,1,USB_USBC0_HCCHAR002_HELP,
T,DEVADDR-Device Address (DevAddr),4,7,Hex,2,USB_USBC0_HCCHAR002_HELP,
T,EC-Multi Count (MC) / Error Count (EC),11,2,Hex,1,USB_USBC0_HCCHAR002_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_HCCHAR002_HELP,
O,LSPDDEV-Low=Speed Device (LSpdDev),Enable,Disable,15,1,USB_USBC0_HCCHAR002_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBC0_HCCHAR002_HELP,
O,EPDIR-Endpoint Direction (EPDir),Enable,Disable,17,1,USB_USBC0_HCCHAR002_HELP,
T,EPNUM-Endpoint Number (EPNum),18,4,Hex,1,USB_USBC0_HCCHAR002_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_HCCHAR002_HELP,

(USBC0_HCCHAR003),11,Host Channel-n Characteristics Register (HCCHAR),USB,USB_USBC0_HCCHAR003_HELP
O,CHENA-Channel Enable (ChEna),Enable,Disable,1,1,USB_USBC0_HCCHAR003_HELP,
O,CHDIS-Channel Disable (ChDis),Enable,Disable,2,1,USB_USBC0_HCCHAR003_HELP,
O,ODDFRM-Odd Frame (OddFrm),Enable,Disable,3,1,USB_USBC0_HCCHAR003_HELP,
T,DEVADDR-Device Address (DevAddr),4,7,Hex,2,USB_USBC0_HCCHAR003_HELP,
T,EC-Multi Count (MC) / Error Count (EC),11,2,Hex,1,USB_USBC0_HCCHAR003_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_HCCHAR003_HELP,
O,LSPDDEV-Low=Speed Device (LSpdDev),Enable,Disable,15,1,USB_USBC0_HCCHAR003_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBC0_HCCHAR003_HELP,
O,EPDIR-Endpoint Direction (EPDir),Enable,Disable,17,1,USB_USBC0_HCCHAR003_HELP,
T,EPNUM-Endpoint Number (EPNum),18,4,Hex,1,USB_USBC0_HCCHAR003_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_HCCHAR003_HELP,

(USBC0_HCCHAR004),11,Host Channel-n Characteristics Register (HCCHAR),USB,USB_USBC0_HCCHAR004_HELP
O,CHENA-Channel Enable (ChEna),Enable,Disable,1,1,USB_USBC0_HCCHAR004_HELP,
O,CHDIS-Channel Disable (ChDis),Enable,Disable,2,1,USB_USBC0_HCCHAR004_HELP,
O,ODDFRM-Odd Frame (OddFrm),Enable,Disable,3,1,USB_USBC0_HCCHAR004_HELP,
T,DEVADDR-Device Address (DevAddr),4,7,Hex,2,USB_USBC0_HCCHAR004_HELP,
T,EC-Multi Count (MC) / Error Count (EC),11,2,Hex,1,USB_USBC0_HCCHAR004_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_HCCHAR004_HELP,
O,LSPDDEV-Low=Speed Device (LSpdDev),Enable,Disable,15,1,USB_USBC0_HCCHAR004_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBC0_HCCHAR004_HELP,
O,EPDIR-Endpoint Direction (EPDir),Enable,Disable,17,1,USB_USBC0_HCCHAR004_HELP,
T,EPNUM-Endpoint Number (EPNum),18,4,Hex,1,USB_USBC0_HCCHAR004_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_HCCHAR004_HELP,

(USBC0_HCCHAR005),11,Host Channel-n Characteristics Register (HCCHAR),USB,USB_USBC0_HCCHAR005_HELP
O,CHENA-Channel Enable (ChEna),Enable,Disable,1,1,USB_USBC0_HCCHAR005_HELP,
O,CHDIS-Channel Disable (ChDis),Enable,Disable,2,1,USB_USBC0_HCCHAR005_HELP,
O,ODDFRM-Odd Frame (OddFrm),Enable,Disable,3,1,USB_USBC0_HCCHAR005_HELP,
T,DEVADDR-Device Address (DevAddr),4,7,Hex,2,USB_USBC0_HCCHAR005_HELP,
T,EC-Multi Count (MC) / Error Count (EC),11,2,Hex,1,USB_USBC0_HCCHAR005_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_HCCHAR005_HELP,
O,LSPDDEV-Low=Speed Device (LSpdDev),Enable,Disable,15,1,USB_USBC0_HCCHAR005_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBC0_HCCHAR005_HELP,
O,EPDIR-Endpoint Direction (EPDir),Enable,Disable,17,1,USB_USBC0_HCCHAR005_HELP,
T,EPNUM-Endpoint Number (EPNum),18,4,Hex,1,USB_USBC0_HCCHAR005_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_HCCHAR005_HELP,

(USBC0_HCCHAR006),11,Host Channel-n Characteristics Register (HCCHAR),USB,USB_USBC0_HCCHAR006_HELP
O,CHENA-Channel Enable (ChEna),Enable,Disable,1,1,USB_USBC0_HCCHAR006_HELP,
O,CHDIS-Channel Disable (ChDis),Enable,Disable,2,1,USB_USBC0_HCCHAR006_HELP,
O,ODDFRM-Odd Frame (OddFrm),Enable,Disable,3,1,USB_USBC0_HCCHAR006_HELP,
T,DEVADDR-Device Address (DevAddr),4,7,Hex,2,USB_USBC0_HCCHAR006_HELP,
T,EC-Multi Count (MC) / Error Count (EC),11,2,Hex,1,USB_USBC0_HCCHAR006_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_HCCHAR006_HELP,
O,LSPDDEV-Low=Speed Device (LSpdDev),Enable,Disable,15,1,USB_USBC0_HCCHAR006_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBC0_HCCHAR006_HELP,
O,EPDIR-Endpoint Direction (EPDir),Enable,Disable,17,1,USB_USBC0_HCCHAR006_HELP,
T,EPNUM-Endpoint Number (EPNum),18,4,Hex,1,USB_USBC0_HCCHAR006_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_HCCHAR006_HELP,

(USBC0_HCCHAR007),11,Host Channel-n Characteristics Register (HCCHAR),USB,USB_USBC0_HCCHAR007_HELP
O,CHENA-Channel Enable (ChEna),Enable,Disable,1,1,USB_USBC0_HCCHAR007_HELP,
O,CHDIS-Channel Disable (ChDis),Enable,Disable,2,1,USB_USBC0_HCCHAR007_HELP,
O,ODDFRM-Odd Frame (OddFrm),Enable,Disable,3,1,USB_USBC0_HCCHAR007_HELP,
T,DEVADDR-Device Address (DevAddr),4,7,Hex,2,USB_USBC0_HCCHAR007_HELP,
T,EC-Multi Count (MC) / Error Count (EC),11,2,Hex,1,USB_USBC0_HCCHAR007_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_HCCHAR007_HELP,
O,LSPDDEV-Low=Speed Device (LSpdDev),Enable,Disable,15,1,USB_USBC0_HCCHAR007_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBC0_HCCHAR007_HELP,
O,EPDIR-Endpoint Direction (EPDir),Enable,Disable,17,1,USB_USBC0_HCCHAR007_HELP,
T,EPNUM-Endpoint Number (EPNum),18,4,Hex,1,USB_USBC0_HCCHAR007_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_HCCHAR007_HELP,

(USBC0_HCFG),3,Host Configuration Register (HCFG),USB,USB_USBC0_HCFG_HELP
T,Reserved-Reserved,1,29,Hex,8,USB_USBC0_HCFG_HELP,
O,FSLSSUPP-FS= and LS=Only Support (FSLSSupp),Enable,Disable,30,1,USB_USBC0_HCFG_HELP,
T,FSLSPCLKSEL-FS/LS PHY Clock Select (FSLSPclkSel),31,2,Hex,1,USB_USBC0_HCFG_HELP,

(USBC0_HCINT000),12,Host Channel-n Interrupt Register (HCINT),USB,USB_USBC0_HCINT000_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINT000_HELP,
O,DATATGLERR-Data Toggle Error (DataTglErr),Enable,Disable,22,1,USB_USBC0_HCINT000_HELP,
O,FRMOVRUN-Frame Overrun (FrmOvrun),Enable,Disable,23,1,USB_USBC0_HCINT000_HELP,
O,BBLERR-Babble Error (BblErr),Enable,Disable,24,1,USB_USBC0_HCINT000_HELP,
O,XACTERR-Transaction Error (XactErr),Enable,Disable,25,1,USB_USBC0_HCINT000_HELP,
O,NYET-NYET Response Received Interrupt (NYET),Enable,Disable,26,1,USB_USBC0_HCINT000_HELP,
O,ACK-ACK Response Received Interrupt (ACK),Enable,Disable,27,1,USB_USBC0_HCINT000_HELP,
O,NAK-NAK Response Received Interrupt (NAK),Enable,Disable,28,1,USB_USBC0_HCINT000_HELP,
O,STALL-STALL Response Received Interrupt (STALL),Enable,Disable,29,1,USB_USBC0_HCINT000_HELP,
O,AHBERR-This bit is always 0x0.,Enable,Disable,30,1,USB_USBC0_HCINT000_HELP,
O,CHHLTD-Channel Halted (ChHltd),Enable,Disable,31,1,USB_USBC0_HCINT000_HELP,
O,XFERCOMPL-Transfer Completed (XferCompl),Enable,Disable,32,1,USB_USBC0_HCINT000_HELP,

(USBC0_HCINT001),12,Host Channel-n Interrupt Register (HCINT),USB,USB_USBC0_HCINT001_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINT001_HELP,
O,DATATGLERR-Data Toggle Error (DataTglErr),Enable,Disable,22,1,USB_USBC0_HCINT001_HELP,
O,FRMOVRUN-Frame Overrun (FrmOvrun),Enable,Disable,23,1,USB_USBC0_HCINT001_HELP,
O,BBLERR-Babble Error (BblErr),Enable,Disable,24,1,USB_USBC0_HCINT001_HELP,
O,XACTERR-Transaction Error (XactErr),Enable,Disable,25,1,USB_USBC0_HCINT001_HELP,
O,NYET-NYET Response Received Interrupt (NYET),Enable,Disable,26,1,USB_USBC0_HCINT001_HELP,
O,ACK-ACK Response Received Interrupt (ACK),Enable,Disable,27,1,USB_USBC0_HCINT001_HELP,
O,NAK-NAK Response Received Interrupt (NAK),Enable,Disable,28,1,USB_USBC0_HCINT001_HELP,
O,STALL-STALL Response Received Interrupt (STALL),Enable,Disable,29,1,USB_USBC0_HCINT001_HELP,
O,AHBERR-This bit is always 0x0.,Enable,Disable,30,1,USB_USBC0_HCINT001_HELP,
O,CHHLTD-Channel Halted (ChHltd),Enable,Disable,31,1,USB_USBC0_HCINT001_HELP,
O,XFERCOMPL-Transfer Completed (XferCompl),Enable,Disable,32,1,USB_USBC0_HCINT001_HELP,

(USBC0_HCINT002),12,Host Channel-n Interrupt Register (HCINT),USB,USB_USBC0_HCINT002_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINT002_HELP,
O,DATATGLERR-Data Toggle Error (DataTglErr),Enable,Disable,22,1,USB_USBC0_HCINT002_HELP,
O,FRMOVRUN-Frame Overrun (FrmOvrun),Enable,Disable,23,1,USB_USBC0_HCINT002_HELP,
O,BBLERR-Babble Error (BblErr),Enable,Disable,24,1,USB_USBC0_HCINT002_HELP,
O,XACTERR-Transaction Error (XactErr),Enable,Disable,25,1,USB_USBC0_HCINT002_HELP,
O,NYET-NYET Response Received Interrupt (NYET),Enable,Disable,26,1,USB_USBC0_HCINT002_HELP,
O,ACK-ACK Response Received Interrupt (ACK),Enable,Disable,27,1,USB_USBC0_HCINT002_HELP,
O,NAK-NAK Response Received Interrupt (NAK),Enable,Disable,28,1,USB_USBC0_HCINT002_HELP,
O,STALL-STALL Response Received Interrupt (STALL),Enable,Disable,29,1,USB_USBC0_HCINT002_HELP,
O,AHBERR-This bit is always 0x0.,Enable,Disable,30,1,USB_USBC0_HCINT002_HELP,
O,CHHLTD-Channel Halted (ChHltd),Enable,Disable,31,1,USB_USBC0_HCINT002_HELP,
O,XFERCOMPL-Transfer Completed (XferCompl),Enable,Disable,32,1,USB_USBC0_HCINT002_HELP,

(USBC0_HCINT003),12,Host Channel-n Interrupt Register (HCINT),USB,USB_USBC0_HCINT003_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINT003_HELP,
O,DATATGLERR-Data Toggle Error (DataTglErr),Enable,Disable,22,1,USB_USBC0_HCINT003_HELP,
O,FRMOVRUN-Frame Overrun (FrmOvrun),Enable,Disable,23,1,USB_USBC0_HCINT003_HELP,
O,BBLERR-Babble Error (BblErr),Enable,Disable,24,1,USB_USBC0_HCINT003_HELP,
O,XACTERR-Transaction Error (XactErr),Enable,Disable,25,1,USB_USBC0_HCINT003_HELP,
O,NYET-NYET Response Received Interrupt (NYET),Enable,Disable,26,1,USB_USBC0_HCINT003_HELP,
O,ACK-ACK Response Received Interrupt (ACK),Enable,Disable,27,1,USB_USBC0_HCINT003_HELP,
O,NAK-NAK Response Received Interrupt (NAK),Enable,Disable,28,1,USB_USBC0_HCINT003_HELP,
O,STALL-STALL Response Received Interrupt (STALL),Enable,Disable,29,1,USB_USBC0_HCINT003_HELP,
O,AHBERR-This bit is always 0x0.,Enable,Disable,30,1,USB_USBC0_HCINT003_HELP,
O,CHHLTD-Channel Halted (ChHltd),Enable,Disable,31,1,USB_USBC0_HCINT003_HELP,
O,XFERCOMPL-Transfer Completed (XferCompl),Enable,Disable,32,1,USB_USBC0_HCINT003_HELP,

(USBC0_HCINT004),12,Host Channel-n Interrupt Register (HCINT),USB,USB_USBC0_HCINT004_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINT004_HELP,
O,DATATGLERR-Data Toggle Error (DataTglErr),Enable,Disable,22,1,USB_USBC0_HCINT004_HELP,
O,FRMOVRUN-Frame Overrun (FrmOvrun),Enable,Disable,23,1,USB_USBC0_HCINT004_HELP,
O,BBLERR-Babble Error (BblErr),Enable,Disable,24,1,USB_USBC0_HCINT004_HELP,
O,XACTERR-Transaction Error (XactErr),Enable,Disable,25,1,USB_USBC0_HCINT004_HELP,
O,NYET-NYET Response Received Interrupt (NYET),Enable,Disable,26,1,USB_USBC0_HCINT004_HELP,
O,ACK-ACK Response Received Interrupt (ACK),Enable,Disable,27,1,USB_USBC0_HCINT004_HELP,
O,NAK-NAK Response Received Interrupt (NAK),Enable,Disable,28,1,USB_USBC0_HCINT004_HELP,
O,STALL-STALL Response Received Interrupt (STALL),Enable,Disable,29,1,USB_USBC0_HCINT004_HELP,
O,AHBERR-This bit is always 0x0.,Enable,Disable,30,1,USB_USBC0_HCINT004_HELP,
O,CHHLTD-Channel Halted (ChHltd),Enable,Disable,31,1,USB_USBC0_HCINT004_HELP,
O,XFERCOMPL-Transfer Completed (XferCompl),Enable,Disable,32,1,USB_USBC0_HCINT004_HELP,

(USBC0_HCINT005),12,Host Channel-n Interrupt Register (HCINT),USB,USB_USBC0_HCINT005_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINT005_HELP,
O,DATATGLERR-Data Toggle Error (DataTglErr),Enable,Disable,22,1,USB_USBC0_HCINT005_HELP,
O,FRMOVRUN-Frame Overrun (FrmOvrun),Enable,Disable,23,1,USB_USBC0_HCINT005_HELP,
O,BBLERR-Babble Error (BblErr),Enable,Disable,24,1,USB_USBC0_HCINT005_HELP,
O,XACTERR-Transaction Error (XactErr),Enable,Disable,25,1,USB_USBC0_HCINT005_HELP,
O,NYET-NYET Response Received Interrupt (NYET),Enable,Disable,26,1,USB_USBC0_HCINT005_HELP,
O,ACK-ACK Response Received Interrupt (ACK),Enable,Disable,27,1,USB_USBC0_HCINT005_HELP,
O,NAK-NAK Response Received Interrupt (NAK),Enable,Disable,28,1,USB_USBC0_HCINT005_HELP,
O,STALL-STALL Response Received Interrupt (STALL),Enable,Disable,29,1,USB_USBC0_HCINT005_HELP,
O,AHBERR-This bit is always 0x0.,Enable,Disable,30,1,USB_USBC0_HCINT005_HELP,
O,CHHLTD-Channel Halted (ChHltd),Enable,Disable,31,1,USB_USBC0_HCINT005_HELP,
O,XFERCOMPL-Transfer Completed (XferCompl),Enable,Disable,32,1,USB_USBC0_HCINT005_HELP,

(USBC0_HCINT006),12,Host Channel-n Interrupt Register (HCINT),USB,USB_USBC0_HCINT006_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINT006_HELP,
O,DATATGLERR-Data Toggle Error (DataTglErr),Enable,Disable,22,1,USB_USBC0_HCINT006_HELP,
O,FRMOVRUN-Frame Overrun (FrmOvrun),Enable,Disable,23,1,USB_USBC0_HCINT006_HELP,
O,BBLERR-Babble Error (BblErr),Enable,Disable,24,1,USB_USBC0_HCINT006_HELP,
O,XACTERR-Transaction Error (XactErr),Enable,Disable,25,1,USB_USBC0_HCINT006_HELP,
O,NYET-NYET Response Received Interrupt (NYET),Enable,Disable,26,1,USB_USBC0_HCINT006_HELP,
O,ACK-ACK Response Received Interrupt (ACK),Enable,Disable,27,1,USB_USBC0_HCINT006_HELP,
O,NAK-NAK Response Received Interrupt (NAK),Enable,Disable,28,1,USB_USBC0_HCINT006_HELP,
O,STALL-STALL Response Received Interrupt (STALL),Enable,Disable,29,1,USB_USBC0_HCINT006_HELP,
O,AHBERR-This bit is always 0x0.,Enable,Disable,30,1,USB_USBC0_HCINT006_HELP,
O,CHHLTD-Channel Halted (ChHltd),Enable,Disable,31,1,USB_USBC0_HCINT006_HELP,
O,XFERCOMPL-Transfer Completed (XferCompl),Enable,Disable,32,1,USB_USBC0_HCINT006_HELP,

(USBC0_HCINT007),12,Host Channel-n Interrupt Register (HCINT),USB,USB_USBC0_HCINT007_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINT007_HELP,
O,DATATGLERR-Data Toggle Error (DataTglErr),Enable,Disable,22,1,USB_USBC0_HCINT007_HELP,
O,FRMOVRUN-Frame Overrun (FrmOvrun),Enable,Disable,23,1,USB_USBC0_HCINT007_HELP,
O,BBLERR-Babble Error (BblErr),Enable,Disable,24,1,USB_USBC0_HCINT007_HELP,
O,XACTERR-Transaction Error (XactErr),Enable,Disable,25,1,USB_USBC0_HCINT007_HELP,
O,NYET-NYET Response Received Interrupt (NYET),Enable,Disable,26,1,USB_USBC0_HCINT007_HELP,
O,ACK-ACK Response Received Interrupt (ACK),Enable,Disable,27,1,USB_USBC0_HCINT007_HELP,
O,NAK-NAK Response Received Interrupt (NAK),Enable,Disable,28,1,USB_USBC0_HCINT007_HELP,
O,STALL-STALL Response Received Interrupt (STALL),Enable,Disable,29,1,USB_USBC0_HCINT007_HELP,
O,AHBERR-This bit is always 0x0.,Enable,Disable,30,1,USB_USBC0_HCINT007_HELP,
O,CHHLTD-Channel Halted (ChHltd),Enable,Disable,31,1,USB_USBC0_HCINT007_HELP,
O,XFERCOMPL-Transfer Completed (XferCompl),Enable,Disable,32,1,USB_USBC0_HCINT007_HELP,

(USBC0_HCINTMSK000),12,Host Channel-n Interrupt Mask Register (HCINTMSKn),USB,USB_USBC0_HCINTMSK000_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINTMSK000_HELP,
O,DATATGLERRMSK-Data Toggle Error Mask (DataTglErrMsk),Enable,Disable,22,1,USB_USBC0_HCINTMSK000_HELP,
O,FRMOVRUNMSK-Frame Overrun Mask (FrmOvrunMsk),Enable,Disable,23,1,USB_USBC0_HCINTMSK000_HELP,
O,BBLERRMSK-Babble Error Mask (BblErrMsk),Enable,Disable,24,1,USB_USBC0_HCINTMSK000_HELP,
O,XACTERRMSK-Transaction Error Mask (XactErrMsk),Enable,Disable,25,1,USB_USBC0_HCINTMSK000_HELP,
O,NYETMSK-NYET Response Received Interrupt Mask (NyetMsk),Enable,Disable,26,1,USB_USBC0_HCINTMSK000_HELP,
O,ACKMSK-ACK Response Received Interrupt Mask (AckMsk),Enable,Disable,27,1,USB_USBC0_HCINTMSK000_HELP,
O,NAKMSK-NAK Response Received Interrupt Mask (NakMsk),Enable,Disable,28,1,USB_USBC0_HCINTMSK000_HELP,
O,STALLMSK-STALL Response Received Interrupt Mask (StallMsk),Enable,Disable,29,1,USB_USBC0_HCINTMSK000_HELP,
O,AHBERRMSK-AHB Error Mask (AHBErrMsk),Enable,Disable,30,1,USB_USBC0_HCINTMSK000_HELP,
O,CHHLTDMSK-Channel Halted Mask (ChHltdMsk),Enable,Disable,31,1,USB_USBC0_HCINTMSK000_HELP,
O,XFERCOMPLMSK-Transfer Completed Mask (XferComplMsk),Enable,Disable,32,1,USB_USBC0_HCINTMSK000_HELP,

(USBC0_HCINTMSK001),12,Host Channel-n Interrupt Mask Register (HCINTMSKn),USB,USB_USBC0_HCINTMSK001_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINTMSK001_HELP,
O,DATATGLERRMSK-Data Toggle Error Mask (DataTglErrMsk),Enable,Disable,22,1,USB_USBC0_HCINTMSK001_HELP,
O,FRMOVRUNMSK-Frame Overrun Mask (FrmOvrunMsk),Enable,Disable,23,1,USB_USBC0_HCINTMSK001_HELP,
O,BBLERRMSK-Babble Error Mask (BblErrMsk),Enable,Disable,24,1,USB_USBC0_HCINTMSK001_HELP,
O,XACTERRMSK-Transaction Error Mask (XactErrMsk),Enable,Disable,25,1,USB_USBC0_HCINTMSK001_HELP,
O,NYETMSK-NYET Response Received Interrupt Mask (NyetMsk),Enable,Disable,26,1,USB_USBC0_HCINTMSK001_HELP,
O,ACKMSK-ACK Response Received Interrupt Mask (AckMsk),Enable,Disable,27,1,USB_USBC0_HCINTMSK001_HELP,
O,NAKMSK-NAK Response Received Interrupt Mask (NakMsk),Enable,Disable,28,1,USB_USBC0_HCINTMSK001_HELP,
O,STALLMSK-STALL Response Received Interrupt Mask (StallMsk),Enable,Disable,29,1,USB_USBC0_HCINTMSK001_HELP,
O,AHBERRMSK-AHB Error Mask (AHBErrMsk),Enable,Disable,30,1,USB_USBC0_HCINTMSK001_HELP,
O,CHHLTDMSK-Channel Halted Mask (ChHltdMsk),Enable,Disable,31,1,USB_USBC0_HCINTMSK001_HELP,
O,XFERCOMPLMSK-Transfer Completed Mask (XferComplMsk),Enable,Disable,32,1,USB_USBC0_HCINTMSK001_HELP,

(USBC0_HCINTMSK002),12,Host Channel-n Interrupt Mask Register (HCINTMSKn),USB,USB_USBC0_HCINTMSK002_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINTMSK002_HELP,
O,DATATGLERRMSK-Data Toggle Error Mask (DataTglErrMsk),Enable,Disable,22,1,USB_USBC0_HCINTMSK002_HELP,
O,FRMOVRUNMSK-Frame Overrun Mask (FrmOvrunMsk),Enable,Disable,23,1,USB_USBC0_HCINTMSK002_HELP,
O,BBLERRMSK-Babble Error Mask (BblErrMsk),Enable,Disable,24,1,USB_USBC0_HCINTMSK002_HELP,
O,XACTERRMSK-Transaction Error Mask (XactErrMsk),Enable,Disable,25,1,USB_USBC0_HCINTMSK002_HELP,
O,NYETMSK-NYET Response Received Interrupt Mask (NyetMsk),Enable,Disable,26,1,USB_USBC0_HCINTMSK002_HELP,
O,ACKMSK-ACK Response Received Interrupt Mask (AckMsk),Enable,Disable,27,1,USB_USBC0_HCINTMSK002_HELP,
O,NAKMSK-NAK Response Received Interrupt Mask (NakMsk),Enable,Disable,28,1,USB_USBC0_HCINTMSK002_HELP,
O,STALLMSK-STALL Response Received Interrupt Mask (StallMsk),Enable,Disable,29,1,USB_USBC0_HCINTMSK002_HELP,
O,AHBERRMSK-AHB Error Mask (AHBErrMsk),Enable,Disable,30,1,USB_USBC0_HCINTMSK002_HELP,
O,CHHLTDMSK-Channel Halted Mask (ChHltdMsk),Enable,Disable,31,1,USB_USBC0_HCINTMSK002_HELP,
O,XFERCOMPLMSK-Transfer Completed Mask (XferComplMsk),Enable,Disable,32,1,USB_USBC0_HCINTMSK002_HELP,

(USBC0_HCINTMSK003),12,Host Channel-n Interrupt Mask Register (HCINTMSKn),USB,USB_USBC0_HCINTMSK003_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINTMSK003_HELP,
O,DATATGLERRMSK-Data Toggle Error Mask (DataTglErrMsk),Enable,Disable,22,1,USB_USBC0_HCINTMSK003_HELP,
O,FRMOVRUNMSK-Frame Overrun Mask (FrmOvrunMsk),Enable,Disable,23,1,USB_USBC0_HCINTMSK003_HELP,
O,BBLERRMSK-Babble Error Mask (BblErrMsk),Enable,Disable,24,1,USB_USBC0_HCINTMSK003_HELP,
O,XACTERRMSK-Transaction Error Mask (XactErrMsk),Enable,Disable,25,1,USB_USBC0_HCINTMSK003_HELP,
O,NYETMSK-NYET Response Received Interrupt Mask (NyetMsk),Enable,Disable,26,1,USB_USBC0_HCINTMSK003_HELP,
O,ACKMSK-ACK Response Received Interrupt Mask (AckMsk),Enable,Disable,27,1,USB_USBC0_HCINTMSK003_HELP,
O,NAKMSK-NAK Response Received Interrupt Mask (NakMsk),Enable,Disable,28,1,USB_USBC0_HCINTMSK003_HELP,
O,STALLMSK-STALL Response Received Interrupt Mask (StallMsk),Enable,Disable,29,1,USB_USBC0_HCINTMSK003_HELP,
O,AHBERRMSK-AHB Error Mask (AHBErrMsk),Enable,Disable,30,1,USB_USBC0_HCINTMSK003_HELP,
O,CHHLTDMSK-Channel Halted Mask (ChHltdMsk),Enable,Disable,31,1,USB_USBC0_HCINTMSK003_HELP,
O,XFERCOMPLMSK-Transfer Completed Mask (XferComplMsk),Enable,Disable,32,1,USB_USBC0_HCINTMSK003_HELP,

(USBC0_HCINTMSK004),12,Host Channel-n Interrupt Mask Register (HCINTMSKn),USB,USB_USBC0_HCINTMSK004_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINTMSK004_HELP,
O,DATATGLERRMSK-Data Toggle Error Mask (DataTglErrMsk),Enable,Disable,22,1,USB_USBC0_HCINTMSK004_HELP,
O,FRMOVRUNMSK-Frame Overrun Mask (FrmOvrunMsk),Enable,Disable,23,1,USB_USBC0_HCINTMSK004_HELP,
O,BBLERRMSK-Babble Error Mask (BblErrMsk),Enable,Disable,24,1,USB_USBC0_HCINTMSK004_HELP,
O,XACTERRMSK-Transaction Error Mask (XactErrMsk),Enable,Disable,25,1,USB_USBC0_HCINTMSK004_HELP,
O,NYETMSK-NYET Response Received Interrupt Mask (NyetMsk),Enable,Disable,26,1,USB_USBC0_HCINTMSK004_HELP,
O,ACKMSK-ACK Response Received Interrupt Mask (AckMsk),Enable,Disable,27,1,USB_USBC0_HCINTMSK004_HELP,
O,NAKMSK-NAK Response Received Interrupt Mask (NakMsk),Enable,Disable,28,1,USB_USBC0_HCINTMSK004_HELP,
O,STALLMSK-STALL Response Received Interrupt Mask (StallMsk),Enable,Disable,29,1,USB_USBC0_HCINTMSK004_HELP,
O,AHBERRMSK-AHB Error Mask (AHBErrMsk),Enable,Disable,30,1,USB_USBC0_HCINTMSK004_HELP,
O,CHHLTDMSK-Channel Halted Mask (ChHltdMsk),Enable,Disable,31,1,USB_USBC0_HCINTMSK004_HELP,
O,XFERCOMPLMSK-Transfer Completed Mask (XferComplMsk),Enable,Disable,32,1,USB_USBC0_HCINTMSK004_HELP,

(USBC0_HCINTMSK005),12,Host Channel-n Interrupt Mask Register (HCINTMSKn),USB,USB_USBC0_HCINTMSK005_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINTMSK005_HELP,
O,DATATGLERRMSK-Data Toggle Error Mask (DataTglErrMsk),Enable,Disable,22,1,USB_USBC0_HCINTMSK005_HELP,
O,FRMOVRUNMSK-Frame Overrun Mask (FrmOvrunMsk),Enable,Disable,23,1,USB_USBC0_HCINTMSK005_HELP,
O,BBLERRMSK-Babble Error Mask (BblErrMsk),Enable,Disable,24,1,USB_USBC0_HCINTMSK005_HELP,
O,XACTERRMSK-Transaction Error Mask (XactErrMsk),Enable,Disable,25,1,USB_USBC0_HCINTMSK005_HELP,
O,NYETMSK-NYET Response Received Interrupt Mask (NyetMsk),Enable,Disable,26,1,USB_USBC0_HCINTMSK005_HELP,
O,ACKMSK-ACK Response Received Interrupt Mask (AckMsk),Enable,Disable,27,1,USB_USBC0_HCINTMSK005_HELP,
O,NAKMSK-NAK Response Received Interrupt Mask (NakMsk),Enable,Disable,28,1,USB_USBC0_HCINTMSK005_HELP,
O,STALLMSK-STALL Response Received Interrupt Mask (StallMsk),Enable,Disable,29,1,USB_USBC0_HCINTMSK005_HELP,
O,AHBERRMSK-AHB Error Mask (AHBErrMsk),Enable,Disable,30,1,USB_USBC0_HCINTMSK005_HELP,
O,CHHLTDMSK-Channel Halted Mask (ChHltdMsk),Enable,Disable,31,1,USB_USBC0_HCINTMSK005_HELP,
O,XFERCOMPLMSK-Transfer Completed Mask (XferComplMsk),Enable,Disable,32,1,USB_USBC0_HCINTMSK005_HELP,

(USBC0_HCINTMSK006),12,Host Channel-n Interrupt Mask Register (HCINTMSKn),USB,USB_USBC0_HCINTMSK006_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINTMSK006_HELP,
O,DATATGLERRMSK-Data Toggle Error Mask (DataTglErrMsk),Enable,Disable,22,1,USB_USBC0_HCINTMSK006_HELP,
O,FRMOVRUNMSK-Frame Overrun Mask (FrmOvrunMsk),Enable,Disable,23,1,USB_USBC0_HCINTMSK006_HELP,
O,BBLERRMSK-Babble Error Mask (BblErrMsk),Enable,Disable,24,1,USB_USBC0_HCINTMSK006_HELP,
O,XACTERRMSK-Transaction Error Mask (XactErrMsk),Enable,Disable,25,1,USB_USBC0_HCINTMSK006_HELP,
O,NYETMSK-NYET Response Received Interrupt Mask (NyetMsk),Enable,Disable,26,1,USB_USBC0_HCINTMSK006_HELP,
O,ACKMSK-ACK Response Received Interrupt Mask (AckMsk),Enable,Disable,27,1,USB_USBC0_HCINTMSK006_HELP,
O,NAKMSK-NAK Response Received Interrupt Mask (NakMsk),Enable,Disable,28,1,USB_USBC0_HCINTMSK006_HELP,
O,STALLMSK-STALL Response Received Interrupt Mask (StallMsk),Enable,Disable,29,1,USB_USBC0_HCINTMSK006_HELP,
O,AHBERRMSK-AHB Error Mask (AHBErrMsk),Enable,Disable,30,1,USB_USBC0_HCINTMSK006_HELP,
O,CHHLTDMSK-Channel Halted Mask (ChHltdMsk),Enable,Disable,31,1,USB_USBC0_HCINTMSK006_HELP,
O,XFERCOMPLMSK-Transfer Completed Mask (XferComplMsk),Enable,Disable,32,1,USB_USBC0_HCINTMSK006_HELP,

(USBC0_HCINTMSK007),12,Host Channel-n Interrupt Mask Register (HCINTMSKn),USB,USB_USBC0_HCINTMSK007_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINTMSK007_HELP,
O,DATATGLERRMSK-Data Toggle Error Mask (DataTglErrMsk),Enable,Disable,22,1,USB_USBC0_HCINTMSK007_HELP,
O,FRMOVRUNMSK-Frame Overrun Mask (FrmOvrunMsk),Enable,Disable,23,1,USB_USBC0_HCINTMSK007_HELP,
O,BBLERRMSK-Babble Error Mask (BblErrMsk),Enable,Disable,24,1,USB_USBC0_HCINTMSK007_HELP,
O,XACTERRMSK-Transaction Error Mask (XactErrMsk),Enable,Disable,25,1,USB_USBC0_HCINTMSK007_HELP,
O,NYETMSK-NYET Response Received Interrupt Mask (NyetMsk),Enable,Disable,26,1,USB_USBC0_HCINTMSK007_HELP,
O,ACKMSK-ACK Response Received Interrupt Mask (AckMsk),Enable,Disable,27,1,USB_USBC0_HCINTMSK007_HELP,
O,NAKMSK-NAK Response Received Interrupt Mask (NakMsk),Enable,Disable,28,1,USB_USBC0_HCINTMSK007_HELP,
O,STALLMSK-STALL Response Received Interrupt Mask (StallMsk),Enable,Disable,29,1,USB_USBC0_HCINTMSK007_HELP,
O,AHBERRMSK-AHB Error Mask (AHBErrMsk),Enable,Disable,30,1,USB_USBC0_HCINTMSK007_HELP,
O,CHHLTDMSK-Channel Halted Mask (ChHltdMsk),Enable,Disable,31,1,USB_USBC0_HCINTMSK007_HELP,
O,XFERCOMPLMSK-Transfer Completed Mask (XferComplMsk),Enable,Disable,32,1,USB_USBC0_HCINTMSK007_HELP,

(USBC0_HCSPLT000),6,Host Channel-n Split Control Register (HCSPLT),USB,USB_USBC0_HCSPLT000_HELP
O,SPLTENA-Split Enable (SpltEna),Enable,Disable,1,1,USB_USBC0_HCSPLT000_HELP,
T,Reserved-Reserved,2,14,Hex,4,USB_USBC0_HCSPLT000_HELP,
O,COMPSPLT-Do Complete Split (CompSplt),Enable,Disable,16,1,USB_USBC0_HCSPLT000_HELP,
T,XACTPOS-Transaction Position (XactPos),17,2,Hex,1,USB_USBC0_HCSPLT000_HELP,
T,HUBADDR-Hub Address (HubAddr),19,7,Hex,2,USB_USBC0_HCSPLT000_HELP,
T,PRTADDR-Port Address (PrtAddr),26,7,Hex,2,USB_USBC0_HCSPLT000_HELP,

(USBC0_HCSPLT001),6,Host Channel-n Split Control Register (HCSPLT),USB,USB_USBC0_HCSPLT001_HELP
O,SPLTENA-Split Enable (SpltEna),Enable,Disable,1,1,USB_USBC0_HCSPLT001_HELP,
T,Reserved-Reserved,2,14,Hex,4,USB_USBC0_HCSPLT001_HELP,
O,COMPSPLT-Do Complete Split (CompSplt),Enable,Disable,16,1,USB_USBC0_HCSPLT001_HELP,
T,XACTPOS-Transaction Position (XactPos),17,2,Hex,1,USB_USBC0_HCSPLT001_HELP,
T,HUBADDR-Hub Address (HubAddr),19,7,Hex,2,USB_USBC0_HCSPLT001_HELP,
T,PRTADDR-Port Address (PrtAddr),26,7,Hex,2,USB_USBC0_HCSPLT001_HELP,

(USBC0_HCSPLT002),6,Host Channel-n Split Control Register (HCSPLT),USB,USB_USBC0_HCSPLT002_HELP
O,SPLTENA-Split Enable (SpltEna),Enable,Disable,1,1,USB_USBC0_HCSPLT002_HELP,
T,Reserved-Reserved,2,14,Hex,4,USB_USBC0_HCSPLT002_HELP,
O,COMPSPLT-Do Complete Split (CompSplt),Enable,Disable,16,1,USB_USBC0_HCSPLT002_HELP,
T,XACTPOS-Transaction Position (XactPos),17,2,Hex,1,USB_USBC0_HCSPLT002_HELP,
T,HUBADDR-Hub Address (HubAddr),19,7,Hex,2,USB_USBC0_HCSPLT002_HELP,
T,PRTADDR-Port Address (PrtAddr),26,7,Hex,2,USB_USBC0_HCSPLT002_HELP,

(USBC0_HCSPLT003),6,Host Channel-n Split Control Register (HCSPLT),USB,USB_USBC0_HCSPLT003_HELP
O,SPLTENA-Split Enable (SpltEna),Enable,Disable,1,1,USB_USBC0_HCSPLT003_HELP,
T,Reserved-Reserved,2,14,Hex,4,USB_USBC0_HCSPLT003_HELP,
O,COMPSPLT-Do Complete Split (CompSplt),Enable,Disable,16,1,USB_USBC0_HCSPLT003_HELP,
T,XACTPOS-Transaction Position (XactPos),17,2,Hex,1,USB_USBC0_HCSPLT003_HELP,
T,HUBADDR-Hub Address (HubAddr),19,7,Hex,2,USB_USBC0_HCSPLT003_HELP,
T,PRTADDR-Port Address (PrtAddr),26,7,Hex,2,USB_USBC0_HCSPLT003_HELP,

(USBC0_HCSPLT004),6,Host Channel-n Split Control Register (HCSPLT),USB,USB_USBC0_HCSPLT004_HELP
O,SPLTENA-Split Enable (SpltEna),Enable,Disable,1,1,USB_USBC0_HCSPLT004_HELP,
T,Reserved-Reserved,2,14,Hex,4,USB_USBC0_HCSPLT004_HELP,
O,COMPSPLT-Do Complete Split (CompSplt),Enable,Disable,16,1,USB_USBC0_HCSPLT004_HELP,
T,XACTPOS-Transaction Position (XactPos),17,2,Hex,1,USB_USBC0_HCSPLT004_HELP,
T,HUBADDR-Hub Address (HubAddr),19,7,Hex,2,USB_USBC0_HCSPLT004_HELP,
T,PRTADDR-Port Address (PrtAddr),26,7,Hex,2,USB_USBC0_HCSPLT004_HELP,

(USBC0_HCSPLT005),6,Host Channel-n Split Control Register (HCSPLT),USB,USB_USBC0_HCSPLT005_HELP
O,SPLTENA-Split Enable (SpltEna),Enable,Disable,1,1,USB_USBC0_HCSPLT005_HELP,
T,Reserved-Reserved,2,14,Hex,4,USB_USBC0_HCSPLT005_HELP,
O,COMPSPLT-Do Complete Split (CompSplt),Enable,Disable,16,1,USB_USBC0_HCSPLT005_HELP,
T,XACTPOS-Transaction Position (XactPos),17,2,Hex,1,USB_USBC0_HCSPLT005_HELP,
T,HUBADDR-Hub Address (HubAddr),19,7,Hex,2,USB_USBC0_HCSPLT005_HELP,
T,PRTADDR-Port Address (PrtAddr),26,7,Hex,2,USB_USBC0_HCSPLT005_HELP,

(USBC0_HCSPLT006),6,Host Channel-n Split Control Register (HCSPLT),USB,USB_USBC0_HCSPLT006_HELP
O,SPLTENA-Split Enable (SpltEna),Enable,Disable,1,1,USB_USBC0_HCSPLT006_HELP,
T,Reserved-Reserved,2,14,Hex,4,USB_USBC0_HCSPLT006_HELP,
O,COMPSPLT-Do Complete Split (CompSplt),Enable,Disable,16,1,USB_USBC0_HCSPLT006_HELP,
T,XACTPOS-Transaction Position (XactPos),17,2,Hex,1,USB_USBC0_HCSPLT006_HELP,
T,HUBADDR-Hub Address (HubAddr),19,7,Hex,2,USB_USBC0_HCSPLT006_HELP,
T,PRTADDR-Port Address (PrtAddr),26,7,Hex,2,USB_USBC0_HCSPLT006_HELP,

(USBC0_HCSPLT007),6,Host Channel-n Split Control Register (HCSPLT),USB,USB_USBC0_HCSPLT007_HELP
O,SPLTENA-Split Enable (SpltEna),Enable,Disable,1,1,USB_USBC0_HCSPLT007_HELP,
T,Reserved-Reserved,2,14,Hex,4,USB_USBC0_HCSPLT007_HELP,
O,COMPSPLT-Do Complete Split (CompSplt),Enable,Disable,16,1,USB_USBC0_HCSPLT007_HELP,
T,XACTPOS-Transaction Position (XactPos),17,2,Hex,1,USB_USBC0_HCSPLT007_HELP,
T,HUBADDR-Hub Address (HubAddr),19,7,Hex,2,USB_USBC0_HCSPLT007_HELP,
T,PRTADDR-Port Address (PrtAddr),26,7,Hex,2,USB_USBC0_HCSPLT007_HELP,

(USBC0_HCTSIZ000),4,Host Channel-n Transfer Size Register (HCTSIZ),USB,USB_USBC0_HCTSIZ000_HELP
O,DOPNG-Do Ping (DoPng),Enable,Disable,1,1,USB_USBC0_HCTSIZ000_HELP,
T,PID-PID (Pid),2,2,Hex,1,USB_USBC0_HCTSIZ000_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_HCTSIZ000_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_HCTSIZ000_HELP,

(USBC0_HCTSIZ001),4,Host Channel-n Transfer Size Register (HCTSIZ),USB,USB_USBC0_HCTSIZ001_HELP
O,DOPNG-Do Ping (DoPng),Enable,Disable,1,1,USB_USBC0_HCTSIZ001_HELP,
T,PID-PID (Pid),2,2,Hex,1,USB_USBC0_HCTSIZ001_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_HCTSIZ001_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_HCTSIZ001_HELP,

(USBC0_HCTSIZ002),4,Host Channel-n Transfer Size Register (HCTSIZ),USB,USB_USBC0_HCTSIZ002_HELP
O,DOPNG-Do Ping (DoPng),Enable,Disable,1,1,USB_USBC0_HCTSIZ002_HELP,
T,PID-PID (Pid),2,2,Hex,1,USB_USBC0_HCTSIZ002_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_HCTSIZ002_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_HCTSIZ002_HELP,

(USBC0_HCTSIZ003),4,Host Channel-n Transfer Size Register (HCTSIZ),USB,USB_USBC0_HCTSIZ003_HELP
O,DOPNG-Do Ping (DoPng),Enable,Disable,1,1,USB_USBC0_HCTSIZ003_HELP,
T,PID-PID (Pid),2,2,Hex,1,USB_USBC0_HCTSIZ003_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_HCTSIZ003_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_HCTSIZ003_HELP,

(USBC0_HCTSIZ004),4,Host Channel-n Transfer Size Register (HCTSIZ),USB,USB_USBC0_HCTSIZ004_HELP
O,DOPNG-Do Ping (DoPng),Enable,Disable,1,1,USB_USBC0_HCTSIZ004_HELP,
T,PID-PID (Pid),2,2,Hex,1,USB_USBC0_HCTSIZ004_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_HCTSIZ004_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_HCTSIZ004_HELP,

(USBC0_HCTSIZ005),4,Host Channel-n Transfer Size Register (HCTSIZ),USB,USB_USBC0_HCTSIZ005_HELP
O,DOPNG-Do Ping (DoPng),Enable,Disable,1,1,USB_USBC0_HCTSIZ005_HELP,
T,PID-PID (Pid),2,2,Hex,1,USB_USBC0_HCTSIZ005_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_HCTSIZ005_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_HCTSIZ005_HELP,

(USBC0_HCTSIZ006),4,Host Channel-n Transfer Size Register (HCTSIZ),USB,USB_USBC0_HCTSIZ006_HELP
O,DOPNG-Do Ping (DoPng),Enable,Disable,1,1,USB_USBC0_HCTSIZ006_HELP,
T,PID-PID (Pid),2,2,Hex,1,USB_USBC0_HCTSIZ006_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_HCTSIZ006_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_HCTSIZ006_HELP,

(USBC0_HCTSIZ007),4,Host Channel-n Transfer Size Register (HCTSIZ),USB,USB_USBC0_HCTSIZ007_HELP
O,DOPNG-Do Ping (DoPng),Enable,Disable,1,1,USB_USBC0_HCTSIZ007_HELP,
T,PID-PID (Pid),2,2,Hex,1,USB_USBC0_HCTSIZ007_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_HCTSIZ007_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_HCTSIZ007_HELP,

(USBC0_HFIR),2,Host Frame Interval Register (HFIR),USB,USB_USBC0_HFIR_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBC0_HFIR_HELP,
T,FRINT-Frame Interval (FrInt),17,16,Hex,4,USB_USBC0_HFIR_HELP,

(USBC0_HFNUM),2,Host Frame Number/Frame Time Remaining Register (HFNUM),USB,USB_USBC0_HFNUM_HELP
T,FRREM-Frame Time Remaining (FrRem),1,16,Hex,4,USB_USBC0_HFNUM_HELP,
T,FRNUM-Frame Number (FrNum),17,16,Hex,4,USB_USBC0_HFNUM_HELP,

(USBC0_HPRT),15,Host Port Control and Status Register (HPRT),USB,USB_USBC0_HPRT_HELP
T,Reserved-Reserved,1,13,Hex,4,USB_USBC0_HPRT_HELP,
T,PRTSPD-Port Speed (PrtSpd),14,2,Hex,1,USB_USBC0_HPRT_HELP,
T,PRTTSTCTL-Port Test Control (PrtTstCtl),16,4,Hex,1,USB_USBC0_HPRT_HELP,
O,PRTPWR-Port Power (PrtPwr),Enable,Disable,20,1,USB_USBC0_HPRT_HELP,
T,PRTLNSTS-Port Line Status (PrtLnSts),21,2,Hex,1,USB_USBC0_HPRT_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBC0_HPRT_HELP,
O,PRTRST-Port Reset (PrtRst),Enable,Disable,24,1,USB_USBC0_HPRT_HELP,
O,PRTSUSP-Port Suspend (PrtSusp),Enable,Disable,25,1,USB_USBC0_HPRT_HELP,
O,PRTRES-Port Resume (PrtRes),Enable,Disable,26,1,USB_USBC0_HPRT_HELP,
O,PRTOVRCURRCHNG-Port Overcurrent Change (PrtOvrCurrChng),Enable,Disable,27,1,USB_USBC0_HPRT_HELP,
O,PRTOVRCURRACT-Port Overcurrent Active (PrtOvrCurrAct),Enable,Disable,28,1,USB_USBC0_HPRT_HELP,
O,PRTENCHNG-Port Enable/Disable Change (PrtEnChng),Enable,Disable,29,1,USB_USBC0_HPRT_HELP,
O,PRTENA-Port Enable (PrtEna),Enable,Disable,30,1,USB_USBC0_HPRT_HELP,
O,PRTCONNDET-Port Connect Detected (PrtConnDet),Enable,Disable,31,1,USB_USBC0_HPRT_HELP,
O,PRTCONNSTS-Port Connect Status (PrtConnSts),Enable,Disable,32,1,USB_USBC0_HPRT_HELP,

(USBC0_HPTXFSIZ),2,Host Periodic Transmit FIFO Size Register (HPTXFSIZ),USB,USB_USBC0_HPTXFSIZ_HELP
T,PTXFSIZE-Host Periodic TxFIFO Depth (PTxFSize),1,16,Hex,4,USB_USBC0_HPTXFSIZ_HELP,
T,PTXFSTADDR-Host Periodic TxFIFO Start Address (PTxFStAddr),17,16,Hex,4,USB_USBC0_HPTXFSIZ_HELP,

(USBC0_HPTXSTS),3,Host Periodic Transmit FIFO/Queue Status Register (HPTXSTS),USB,USB_USBC0_HPTXSTS_HELP
T,PTXQTOP-Top of the Periodic Transmit Request Queue (PTxQTop),1,8,Hex,2,USB_USBC0_HPTXSTS_HELP,
T,PTXQSPCAVAIL-Periodic Transmit Request Queue Space Available,9,8,Hex,2,USB_USBC0_HPTXSTS_HELP,
T,PTXFSPCAVAIL-Periodic Transmit Data FIFO Space Available (PTxFSpcAvail),17,16,Hex,4,USB_USBC0_HPTXSTS_HELP,

(USBC0_NPTXDFIFO000),1,NPTX Data Fifo (NPTXDFIFO),USB,USB_USBC0_NPTXDFIFO000_HELP
T,DATA-Reserved,1,32,Hex,8,USB_USBC0_NPTXDFIFO000_HELP,

(USBC0_NPTXDFIFO001),1,NPTX Data Fifo (NPTXDFIFO),USB,USB_USBC0_NPTXDFIFO001_HELP
T,DATA-Reserved,1,32,Hex,8,USB_USBC0_NPTXDFIFO001_HELP,

(USBC0_NPTXDFIFO002),1,NPTX Data Fifo (NPTXDFIFO),USB,USB_USBC0_NPTXDFIFO002_HELP
T,DATA-Reserved,1,32,Hex,8,USB_USBC0_NPTXDFIFO002_HELP,

(USBC0_NPTXDFIFO003),1,NPTX Data Fifo (NPTXDFIFO),USB,USB_USBC0_NPTXDFIFO003_HELP
T,DATA-Reserved,1,32,Hex,8,USB_USBC0_NPTXDFIFO003_HELP,

(USBC0_NPTXDFIFO004),1,NPTX Data Fifo (NPTXDFIFO),USB,USB_USBC0_NPTXDFIFO004_HELP
T,DATA-Reserved,1,32,Hex,8,USB_USBC0_NPTXDFIFO004_HELP,

(USBC0_NPTXDFIFO005),1,NPTX Data Fifo (NPTXDFIFO),USB,USB_USBC0_NPTXDFIFO005_HELP
T,DATA-Reserved,1,32,Hex,8,USB_USBC0_NPTXDFIFO005_HELP,

(USBC0_NPTXDFIFO006),1,NPTX Data Fifo (NPTXDFIFO),USB,USB_USBC0_NPTXDFIFO006_HELP
T,DATA-Reserved,1,32,Hex,8,USB_USBC0_NPTXDFIFO006_HELP,

(USBC0_NPTXDFIFO007),1,NPTX Data Fifo (NPTXDFIFO),USB,USB_USBC0_NPTXDFIFO007_HELP
T,DATA-Reserved,1,32,Hex,8,USB_USBC0_NPTXDFIFO007_HELP,

(USBC0_PCGCCTL),6,Power and Clock Gating Control Register (PCGCCTL),USB,USB_USBC0_PCGCCTL_HELP
T,Reserved-Reserved,1,27,Hex,7,USB_USBC0_PCGCCTL_HELP,
O,PHYSUSPENDED-PHY Suspended. (PhySuspended),Enable,Disable,28,1,USB_USBC0_PCGCCTL_HELP,
O,RSTPDWNMODULE-Reset Power=Down Modules (RstPdwnModule),Enable,Disable,29,1,USB_USBC0_PCGCCTL_HELP,
O,PWRCLMP-Power Clamp (PwrClmp),Enable,Disable,30,1,USB_USBC0_PCGCCTL_HELP,
O,GATEHCLK-Gate Hclk (GateHclk),Enable,Disable,31,1,USB_USBC0_PCGCCTL_HELP,
O,STOPPCLK-Stop Pclk (StopPclk),Enable,Disable,32,1,USB_USBC0_PCGCCTL_HELP,

(USBN0_BIST_STATUS),8,USBN's Control and Status,USB,USB_USBN0_BIST_STATUS_HELP
T,Reserved-Reserved,1,57,Hex,15,USB_USBN0_BIST_STATUS_HELP,
O,U2NC_BIS-Bist status U2N CTL FIFO Memory.,Enable,Disable,58,1,USB_USBN0_BIST_STATUS_HELP,
O,U2NF_BIS-Bist status U2N FIFO Memory.,Enable,Disable,59,1,USB_USBN0_BIST_STATUS_HELP,
O,E2HC_BIS-Bist status E2H CTL FIFO Memory.,Enable,Disable,60,1,USB_USBN0_BIST_STATUS_HELP,
O,N2UF_BIS-Bist status N2U  FIFO Memory.,Enable,Disable,61,1,USB_USBN0_BIST_STATUS_HELP,
O,USBC_BIS-Bist status USBC FIFO Memory.,Enable,Disable,62,1,USB_USBN0_BIST_STATUS_HELP,
O,NIF_BIS-Bist status for Inbound Memory.,Enable,Disable,63,1,USB_USBN0_BIST_STATUS_HELP,
O,NOF_BIS-Bist status for Outbound Memory.,Enable,Disable,64,1,USB_USBN0_BIST_STATUS_HELP,

(USBN0_CLK_CTL),15,USBN's Clock Control,USB,USB_USBN0_CLK_CTL_HELP
T,Reserved-Reserved,1,44,Hex,11,USB_USBN0_CLK_CTL_HELP,
T,DIVIDE2-The 'hclk' used by the USB subsystem is derived,45,2,Hex,1,USB_USBN0_CLK_CTL_HELP,
O,HCLK_RST-When this field is '0' the HCLK=DIVIDER used to,Enable,Disable,47,1,USB_USBN0_CLK_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,48,1,USB_USBN0_CLK_CTL_HELP,
T,P_RTYPE-PHY reference clock type,49,2,Hex,1,USB_USBN0_CLK_CTL_HELP,
O,P_COM_ON-'0' Force USB=PHY XO Bias Bandgap and PLL to,Enable,Disable,51,1,USB_USBN0_CLK_CTL_HELP,
T,P_C_SEL-Phy clock speed select.,52,2,Hex,1,USB_USBN0_CLK_CTL_HELP,
O,CDIV_BYP-Used to enable the bypass input to the USB_CLK_DIV.,Enable,Disable,54,1,USB_USBN0_CLK_CTL_HELP,
T,SD_MODE-Scaledown mode for the USBC. Control timing events,55,2,Hex,1,USB_USBN0_CLK_CTL_HELP,
O,S_BIST-Starts bist on the hclk memories during the '0',Enable,Disable,57,1,USB_USBN0_CLK_CTL_HELP,
O,POR-Power On Reset for the PHY.,Enable,Disable,58,1,USB_USBN0_CLK_CTL_HELP,
O,ENABLE-When '1' allows the generation of the hclk. When,Enable,Disable,59,1,USB_USBN0_CLK_CTL_HELP,
O,PRST-When this field is '0' the reset associated with,Enable,Disable,60,1,USB_USBN0_CLK_CTL_HELP,
O,HRST-When this field is '0' the reset associated with,Enable,Disable,61,1,USB_USBN0_CLK_CTL_HELP,
T,DIVIDE-The frequency of 'hclk' used by the USB subsystem,62,3,Hex,1,USB_USBN0_CLK_CTL_HELP,

(USBN0_CTL_STATUS),6,USBN's Control And Status Register,USB,USB_USBN0_CTL_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,USB_USBN0_CTL_STATUS_HELP,
O,DMA_0PAG-When '1' sets the DMA engine will set the zero=Page,Enable,Disable,59,1,USB_USBN0_CTL_STATUS_HELP,
O,DMA_STT-When '1' sets the DMA engine to use STT operations.,Enable,Disable,60,1,USB_USBN0_CTL_STATUS_HELP,
O,DMA_TEST-When '1' sets the DMA engine into Test=Mode.,Enable,Disable,61,1,USB_USBN0_CTL_STATUS_HELP,
O,INV_A2-When '1' causes the address[2] driven on the AHB,Enable,Disable,62,1,USB_USBN0_CTL_STATUS_HELP,
T,L2C_EMOD-Endian format for data from/to the L2C.,63,2,Hex,1,USB_USBN0_CTL_STATUS_HELP,

(USBN0_DMA0_INB_CHN0),2,USBN's Inbound DMA for USB0 Channel0,USB,USB_USBN0_DMA0_INB_CHN0_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_INB_CHN0_HELP,
T,ADDR-Base address for DMA Write to L2C.,29,36,Hex,9,USB_USBN0_DMA0_INB_CHN0_HELP,

(USBN0_DMA0_INB_CHN1),2,USBN's Inbound DMA for USB0 Channel1,USB,USB_USBN0_DMA0_INB_CHN1_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_INB_CHN1_HELP,
T,ADDR-Base address for DMA Write to L2C.,29,36,Hex,9,USB_USBN0_DMA0_INB_CHN1_HELP,

(USBN0_DMA0_INB_CHN2),2,USBN's Inbound DMA for USB0 Channel2,USB,USB_USBN0_DMA0_INB_CHN2_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_INB_CHN2_HELP,
T,ADDR-Base address for DMA Write to L2C.,29,36,Hex,9,USB_USBN0_DMA0_INB_CHN2_HELP,

(USBN0_DMA0_INB_CHN3),2,USBN's Inbound DMA for USB0 Channel3,USB,USB_USBN0_DMA0_INB_CHN3_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_INB_CHN3_HELP,
T,ADDR-Base address for DMA Write to L2C.,29,36,Hex,9,USB_USBN0_DMA0_INB_CHN3_HELP,

(USBN0_DMA0_INB_CHN4),2,USBN's Inbound DMA for USB0 Channel4,USB,USB_USBN0_DMA0_INB_CHN4_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_INB_CHN4_HELP,
T,ADDR-Base address for DMA Write to L2C.,29,36,Hex,9,USB_USBN0_DMA0_INB_CHN4_HELP,

(USBN0_DMA0_INB_CHN5),2,USBN's Inbound DMA for USB0 Channel5,USB,USB_USBN0_DMA0_INB_CHN5_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_INB_CHN5_HELP,
T,ADDR-Base address for DMA Write to L2C.,29,36,Hex,9,USB_USBN0_DMA0_INB_CHN5_HELP,

(USBN0_DMA0_INB_CHN6),2,USBN's Inbound DMA for USB0 Channel6,USB,USB_USBN0_DMA0_INB_CHN6_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_INB_CHN6_HELP,
T,ADDR-Base address for DMA Write to L2C.,29,36,Hex,9,USB_USBN0_DMA0_INB_CHN6_HELP,

(USBN0_DMA0_INB_CHN7),2,USBN's Inbound DMA for USB0 Channel7,USB,USB_USBN0_DMA0_INB_CHN7_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_INB_CHN7_HELP,
T,ADDR-Base address for DMA Write to L2C.,29,36,Hex,9,USB_USBN0_DMA0_INB_CHN7_HELP,

(USBN0_DMA0_OUTB_CHN0),2,USBN's Outbound DMA for USB0 Channel0,USB,USB_USBN0_DMA0_OUTB_CHN0_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_OUTB_CHN0_HELP,
T,ADDR-Base address for DMA Read from L2C.,29,36,Hex,9,USB_USBN0_DMA0_OUTB_CHN0_HELP,

(USBN0_DMA0_OUTB_CHN1),2,USBN's Outbound DMA for USB0 Channel1,USB,USB_USBN0_DMA0_OUTB_CHN1_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_OUTB_CHN1_HELP,
T,ADDR-Base address for DMA Read from L2C.,29,36,Hex,9,USB_USBN0_DMA0_OUTB_CHN1_HELP,

(USBN0_DMA0_OUTB_CHN2),2,USBN's Outbound DMA for USB0 Channel2,USB,USB_USBN0_DMA0_OUTB_CHN2_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_OUTB_CHN2_HELP,
T,ADDR-Base address for DMA Read from L2C.,29,36,Hex,9,USB_USBN0_DMA0_OUTB_CHN2_HELP,

(USBN0_DMA0_OUTB_CHN3),2,USBN's Outbound DMA for USB0 Channel3,USB,USB_USBN0_DMA0_OUTB_CHN3_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_OUTB_CHN3_HELP,
T,ADDR-Base address for DMA Read from L2C.,29,36,Hex,9,USB_USBN0_DMA0_OUTB_CHN3_HELP,

(USBN0_DMA0_OUTB_CHN4),2,USBN's Outbound DMA for USB0 Channel4,USB,USB_USBN0_DMA0_OUTB_CHN4_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_OUTB_CHN4_HELP,
T,ADDR-Base address for DMA Read from L2C.,29,36,Hex,9,USB_USBN0_DMA0_OUTB_CHN4_HELP,

(USBN0_DMA0_OUTB_CHN5),2,USBN's Outbound DMA for USB0 Channel5,USB,USB_USBN0_DMA0_OUTB_CHN5_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_OUTB_CHN5_HELP,
T,ADDR-Base address for DMA Read from L2C.,29,36,Hex,9,USB_USBN0_DMA0_OUTB_CHN5_HELP,

(USBN0_DMA0_OUTB_CHN6),2,USBN's Outbound DMA for USB0 Channel6,USB,USB_USBN0_DMA0_OUTB_CHN6_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_OUTB_CHN6_HELP,
T,ADDR-Base address for DMA Read from L2C.,29,36,Hex,9,USB_USBN0_DMA0_OUTB_CHN6_HELP,

(USBN0_DMA0_OUTB_CHN7),2,USBN's Outbound DMA for USB0 Channel7,USB,USB_USBN0_DMA0_OUTB_CHN7_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_OUTB_CHN7_HELP,
T,ADDR-Base address for DMA Read from L2C.,29,36,Hex,9,USB_USBN0_DMA0_OUTB_CHN7_HELP,

(USBN0_DMA_TEST),7,USBN's DMA TestRegister,USB,USB_USBN0_DMA_TEST_HELP
T,Reserved-Reserved,1,24,Hex,6,USB_USBN0_DMA_TEST_HELP,
O,DONE-This field is set when a DMA completes. Writing a,Enable,Disable,25,1,USB_USBN0_DMA_TEST_HELP,
O,REQ-DMA Request. Writing a 1 to this register,Enable,Disable,26,1,USB_USBN0_DMA_TEST_HELP,
T,F_ADDR-The address to read from in the Data=Fifo.,27,18,Hex,5,USB_USBN0_DMA_TEST_HELP,
T,COUNT-DMA Request Count.,45,11,Hex,3,USB_USBN0_DMA_TEST_HELP,
T,CHANNEL-DMA Channel/Enpoint.,56,5,Hex,2,USB_USBN0_DMA_TEST_HELP,
T,BURST-DMA Burst Size.,61,4,Hex,1,USB_USBN0_DMA_TEST_HELP,

(USBN0_INT_ENB),34,USBN's Interrupt Enable,USB,USB_USBN0_INT_ENB_HELP
T,Reserved-Reserved,1,26,Hex,7,USB_USBN0_INT_ENB_HELP,
O,ND4O_DPF-When set (1) and bit 37 of the USBN_INT_SUM,Enable,Disable,27,1,USB_USBN0_INT_ENB_HELP,
O,ND4O_DPE-When set (1) and bit 36 of the USBN_INT_SUM,Enable,Disable,28,1,USB_USBN0_INT_ENB_HELP,
O,ND4O_RPF-When set (1) and bit 35 of the USBN_INT_SUM,Enable,Disable,29,1,USB_USBN0_INT_ENB_HELP,
O,ND4O_RPE-When set (1) and bit 34 of the USBN_INT_SUM,Enable,Disable,30,1,USB_USBN0_INT_ENB_HELP,
O,LTL_F_PF-When set (1) and bit 33 of the USBN_INT_SUM,Enable,Disable,31,1,USB_USBN0_INT_ENB_HELP,
O,LTL_F_PE-When set (1) and bit 32 of the USBN_INT_SUM,Enable,Disable,32,1,USB_USBN0_INT_ENB_HELP,
T,Reserved-Reserved,33,6,Hex,2,USB_USBN0_INT_ENB_HELP,
O,UOD_PF-When set (1) and bit 25 of the USBN_INT_SUM,Enable,Disable,39,1,USB_USBN0_INT_ENB_HELP,
O,UOD_PE-When set (1) and bit 24 of the USBN_INT_SUM,Enable,Disable,40,1,USB_USBN0_INT_ENB_HELP,
O,RQ_Q3_E-When set (1) and bit 23 of the USBN_INT_SUM,Enable,Disable,41,1,USB_USBN0_INT_ENB_HELP,
O,RQ_Q3_F-When set (1) and bit 22 of the USBN_INT_SUM,Enable,Disable,42,1,USB_USBN0_INT_ENB_HELP,
O,RQ_Q2_E-When set (1) and bit 21 of the USBN_INT_SUM,Enable,Disable,43,1,USB_USBN0_INT_ENB_HELP,
O,RQ_Q2_F-When set (1) and bit 20 of the USBN_INT_SUM,Enable,Disable,44,1,USB_USBN0_INT_ENB_HELP,
O,RG_FI_F-When set (1) and bit 19 of the USBN_INT_SUM,Enable,Disable,45,1,USB_USBN0_INT_ENB_HELP,
O,RG_FI_E-When set (1) and bit 18 of the USBN_INT_SUM,Enable,Disable,46,1,USB_USBN0_INT_ENB_HELP,
O,L2_FI_F-When set (1) and bit 17 of the USBN_INT_SUM,Enable,Disable,47,1,USB_USBN0_INT_ENB_HELP,
O,L2_FI_E-When set (1) and bit 16 of the USBN_INT_SUM,Enable,Disable,48,1,USB_USBN0_INT_ENB_HELP,
O,L2C_A_F-When set (1) and bit 15 of the USBN_INT_SUM,Enable,Disable,49,1,USB_USBN0_INT_ENB_HELP,
O,L2C_S_E-When set (1) and bit 14 of the USBN_INT_SUM,Enable,Disable,50,1,USB_USBN0_INT_ENB_HELP,
O,DCRED_F-When set (1) and bit 13 of the USBN_INT_SUM,Enable,Disable,51,1,USB_USBN0_INT_ENB_HELP,
O,DCRED_E-When set (1) and bit 12 of the USBN_INT_SUM,Enable,Disable,52,1,USB_USBN0_INT_ENB_HELP,
O,LT_PU_F-When set (1) and bit 11 of the USBN_INT_SUM,Enable,Disable,53,1,USB_USBN0_INT_ENB_HELP,
O,LT_PO_E-When set (1) and bit 10 of the USBN_INT_SUM,Enable,Disable,54,1,USB_USBN0_INT_ENB_HELP,
O,NT_PU_F-When set (1) and bit 9 of the USBN_INT_SUM,Enable,Disable,55,1,USB_USBN0_INT_ENB_HELP,
O,NT_PO_E-When set (1) and bit 8 of the USBN_INT_SUM,Enable,Disable,56,1,USB_USBN0_INT_ENB_HELP,
O,PT_PU_F-When set (1) and bit 7 of the USBN_INT_SUM,Enable,Disable,57,1,USB_USBN0_INT_ENB_HELP,
O,PT_PO_E-When set (1) and bit 6 of the USBN_INT_SUM,Enable,Disable,58,1,USB_USBN0_INT_ENB_HELP,
O,LR_PU_F-When set (1) and bit 5 of the USBN_INT_SUM,Enable,Disable,59,1,USB_USBN0_INT_ENB_HELP,
O,LR_PO_E-When set (1) and bit 4 of the USBN_INT_SUM,Enable,Disable,60,1,USB_USBN0_INT_ENB_HELP,
O,NR_PU_F-When set (1) and bit 3 of the USBN_INT_SUM,Enable,Disable,61,1,USB_USBN0_INT_ENB_HELP,
O,NR_PO_E-When set (1) and bit 2 of the USBN_INT_SUM,Enable,Disable,62,1,USB_USBN0_INT_ENB_HELP,
O,PR_PU_F-When set (1) and bit 1 of the USBN_INT_SUM,Enable,Disable,63,1,USB_USBN0_INT_ENB_HELP,
O,PR_PO_E-When set (1) and bit 0 of the USBN_INT_SUM,Enable,Disable,64,1,USB_USBN0_INT_ENB_HELP,

(USBN0_INT_SUM),34,USBN's Interrupt Summary Register,USB,USB_USBN0_INT_SUM_HELP
T,Reserved-Reserved,1,26,Hex,7,USB_USBN0_INT_SUM_HELP,
O,ND4O_DPF-NCB DMA Out Data Fifo Push Full.,Enable,Disable,27,1,USB_USBN0_INT_SUM_HELP,
O,ND4O_DPE-NCB DMA Out Data Fifo Pop Empty.,Enable,Disable,28,1,USB_USBN0_INT_SUM_HELP,
O,ND4O_RPF-NCB DMA Out Request Fifo Push Full.,Enable,Disable,29,1,USB_USBN0_INT_SUM_HELP,
O,ND4O_RPE-NCB DMA Out Request Fifo Pop Empty.,Enable,Disable,30,1,USB_USBN0_INT_SUM_HELP,
O,LTL_F_PF-L2C Transfer Length Fifo Push Full.,Enable,Disable,31,1,USB_USBN0_INT_SUM_HELP,
O,LTL_F_PE-L2C Transfer Length Fifo Pop Empty.,Enable,Disable,32,1,USB_USBN0_INT_SUM_HELP,
T,Reserved-Reserved,33,6,Hex,2,USB_USBN0_INT_SUM_HELP,
O,UOD_PF-UOD Fifo Push Full.,Enable,Disable,39,1,USB_USBN0_INT_SUM_HELP,
O,UOD_PE-UOD Fifo Pop Empty.,Enable,Disable,40,1,USB_USBN0_INT_SUM_HELP,
O,RQ_Q3_E-Request Queue=3 Fifo Pushed When Full.,Enable,Disable,41,1,USB_USBN0_INT_SUM_HELP,
O,RQ_Q3_F-Request Queue=3 Fifo Pushed When Full.,Enable,Disable,42,1,USB_USBN0_INT_SUM_HELP,
O,RQ_Q2_E-Request Queue=2 Fifo Pushed When Full.,Enable,Disable,43,1,USB_USBN0_INT_SUM_HELP,
O,RQ_Q2_F-Request Queue=2 Fifo Pushed When Full.,Enable,Disable,44,1,USB_USBN0_INT_SUM_HELP,
O,RG_FI_F-Register Request Fifo Pushed When Full.,Enable,Disable,45,1,USB_USBN0_INT_SUM_HELP,
O,RG_FI_E-Register Request Fifo Pushed When Full.,Enable,Disable,46,1,USB_USBN0_INT_SUM_HELP,
O,LT_FI_F-L2C Request Fifo Pushed When Full.,Enable,Disable,47,1,USB_USBN0_INT_SUM_HELP,
O,LT_FI_E-L2C Request Fifo Pushed When Full.,Enable,Disable,48,1,USB_USBN0_INT_SUM_HELP,
O,L2C_A_F-L2C Credit Count Added When Full.,Enable,Disable,49,1,USB_USBN0_INT_SUM_HELP,
O,L2C_S_E-L2C Credit Count Subtracted When Empty.,Enable,Disable,50,1,USB_USBN0_INT_SUM_HELP,
O,DCRED_F-Data CreditFifo Pushed When Full.,Enable,Disable,51,1,USB_USBN0_INT_SUM_HELP,
O,DCRED_E-Data Credit Fifo Pushed When Full.,Enable,Disable,52,1,USB_USBN0_INT_SUM_HELP,
O,LT_PU_F-L2C Trasaction Fifo Pushed When Full.,Enable,Disable,53,1,USB_USBN0_INT_SUM_HELP,
O,LT_PO_E-L2C Trasaction Fifo Popped When Full.,Enable,Disable,54,1,USB_USBN0_INT_SUM_HELP,
O,NT_PU_F-NPI Trasaction Fifo Pushed When Full.,Enable,Disable,55,1,USB_USBN0_INT_SUM_HELP,
O,NT_PO_E-NPI Trasaction Fifo Popped When Full.,Enable,Disable,56,1,USB_USBN0_INT_SUM_HELP,
O,PT_PU_F-PP  Trasaction Fifo Pushed When Full.,Enable,Disable,57,1,USB_USBN0_INT_SUM_HELP,
O,PT_PO_E-PP  Trasaction Fifo Popped When Full.,Enable,Disable,58,1,USB_USBN0_INT_SUM_HELP,
O,LR_PU_F-L2C Request Fifo Pushed When Full.,Enable,Disable,59,1,USB_USBN0_INT_SUM_HELP,
O,LR_PO_E-L2C Request Fifo Popped When Empty.,Enable,Disable,60,1,USB_USBN0_INT_SUM_HELP,
O,NR_PU_F-NPI Request Fifo Pushed When Full.,Enable,Disable,61,1,USB_USBN0_INT_SUM_HELP,
O,NR_PO_E-NPI Request Fifo Popped When Empty.,Enable,Disable,62,1,USB_USBN0_INT_SUM_HELP,
O,PR_PU_F-PP  Request Fifo Pushed When Full.,Enable,Disable,63,1,USB_USBN0_INT_SUM_HELP,
O,PR_PO_E-PP  Request Fifo Popped When Empty.,Enable,Disable,64,1,USB_USBN0_INT_SUM_HELP,

(USBN0_USBP_CTL_STATUS),35,USBP Control And Status Register,USB,USB_USBN0_USBP_CTL_STATUS_HELP
O,TXRISETUNE-HS Transmitter Rise/Fall Time Adjustment,Enable,Disable,1,1,USB_USBN0_USBP_CTL_STATUS_HELP,
T,TXVREFTUNE-HS DC Voltage Level Adjustment,2,4,Hex,1,USB_USBN0_USBP_CTL_STATUS_HELP,
T,TXFSLSTUNE-FS/LS Source Impedence Adjustment,6,4,Hex,1,USB_USBN0_USBP_CTL_STATUS_HELP,
T,TXHSXVTUNE-Transmitter High=Speed Crossover Adjustment,10,2,Hex,1,USB_USBN0_USBP_CTL_STATUS_HELP,
T,SQRXTUNE-Squelch Threshold Adjustment,12,3,Hex,1,USB_USBN0_USBP_CTL_STATUS_HELP,
T,COMPDISTUNE-Disconnect Threshold Adjustment,15,3,Hex,1,USB_USBN0_USBP_CTL_STATUS_HELP,
T,OTGTUNE-VBUS Valid Threshold Adjustment,18,3,Hex,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,OTGDISABLE-OTG Block Disable,Enable,Disable,21,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,PORTRESET-Per_Port Reset,Enable,Disable,22,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,DRVVBUS-Drive VBUS,Enable,Disable,23,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,LSBIST-Low=Speed BIST Enable.,Enable,Disable,24,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,FSBIST-Full=Speed BIST Enable.,Enable,Disable,25,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,HSBIST-High=Speed BIST Enable.,Enable,Disable,26,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,BIST_DONE-PHY Bist Done.,Enable,Disable,27,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,BIST_ERR-PHY Bist Error.,Enable,Disable,28,1,USB_USBN0_USBP_CTL_STATUS_HELP,
T,TDATA_OUT-PHY Test Data Out.,29,4,Hex,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,SIDDQ-Drives the USBP (USB=PHY) SIDDQ input.,Enable,Disable,33,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,TXPREEMPHASISTUNE-HS Transmitter Pre=Emphasis Enable,Enable,Disable,34,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,DMA_BMODE-When set to 1 the L2C DMA address will be updated,Enable,Disable,35,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,USBC_END-Bigendian input to the USB Core. This should be,Enable,Disable,36,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,USBP_BIST-PHY This is cleared '0' to run BIST on the USBP.,Enable,Disable,37,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,TCLK-PHY Test Clock used to load TDATA_IN to the USBP.,Enable,Disable,38,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,DP_PULLD-PHY DP_PULLDOWN input to the USB=PHY.,Enable,Disable,39,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,DM_PULLD-PHY DM_PULLDOWN input to the USB=PHY.,Enable,Disable,40,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,HST_MODE-When '0' the USB is acting as HOST when '1',Enable,Disable,41,1,USB_USBN0_USBP_CTL_STATUS_HELP,
T,Reserved-Reserved,42,4,Hex,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,TX_BS_ENH-Transmit Bit Stuffing on [15:8].,Enable,Disable,46,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,TX_BS_EN-Transmit Bit Stuffing on [7:0].,Enable,Disable,47,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,LOOP_ENB-PHY Loopback Test Enable.,Enable,Disable,48,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,VTEST_ENB-Analog Test Pin Enable.,Enable,Disable,49,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,BIST_ENB-Built=In Self Test Enable.,Enable,Disable,50,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,TDATA_SEL-Test Data Out Select.,Enable,Disable,51,1,USB_USBN0_USBP_CTL_STATUS_HELP,
T,TADDR_IN-Mode Address for Test Interface.,52,4,Hex,1,USB_USBN0_USBP_CTL_STATUS_HELP,
T,TDATA_IN-Internal Testing Register Input Data and Select,56,8,Hex,2,USB_USBN0_USBP_CTL_STATUS_HELP,
O,ATE_RESET-Reset input from automatic test equipment.,Enable,Disable,64,1,USB_USBN0_USBP_CTL_STATUS_HELP,

(ZIP_CMD_BIST_RESULT),3,Type=RSL,ZIP,ZIP_ZIP_CMD_BIST_RESULT_HELP
T,Reserved-Reserved,1,33,Hex,9,ZIP_ZIP_CMD_BIST_RESULT_HELP,
T,ZIP_CORE-BiST result of the ZIP_CORE memories,34,27,Hex,7,ZIP_ZIP_CMD_BIST_RESULT_HELP,
T,ZIP_CTL-BiST result of the ZIP_CTL  memories,61,4,Hex,1,ZIP_ZIP_CMD_BIST_RESULT_HELP,

(ZIP_CMD_BUF),5,Type=RSL,ZIP,ZIP_ZIP_CMD_BUF_HELP
T,Reserved-Reserved,1,6,Hex,2,ZIP_ZIP_CMD_BUF_HELP,
T,DWB-Number of DontWriteBacks,7,9,Hex,3,ZIP_ZIP_CMD_BUF_HELP,
T,POOL-Free list used to free command buffer segments,16,3,Hex,1,ZIP_ZIP_CMD_BUF_HELP,
T,SIZE-Number of uint64s per command buffer segment,19,13,Hex,4,ZIP_ZIP_CMD_BUF_HELP,
T,PTR-Initial command buffer pointer[39:7] (128B=aligned),32,33,Hex,9,ZIP_ZIP_CMD_BUF_HELP,

(ZIP_CMD_CTL),3,Type=RSL,ZIP,ZIP_ZIP_CMD_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,ZIP_ZIP_CMD_CTL_HELP,
O,FORCECLK-Force zip_ctl__clock_on_b == 1 when set,Enable,Disable,63,1,ZIP_ZIP_CMD_CTL_HELP,
O,RESET-Reset oneshot pulse for zip core,Enable,Disable,64,1,ZIP_ZIP_CMD_CTL_HELP,

(ZIP_CONSTANTS),6,Type=RSL,ZIP,ZIP_ZIP_CONSTANTS_HELP
T,Reserved-Reserved,1,16,Hex,4,ZIP_ZIP_CONSTANTS_HELP,
T,DEPTH-Maximum search depth for compression,17,16,Hex,4,ZIP_ZIP_CONSTANTS_HELP,
T,ONFSIZE-Output near full threshhold in bytes,33,12,Hex,3,ZIP_ZIP_CONSTANTS_HELP,
T,CTXSIZE-Context size in bytes,45,12,Hex,3,ZIP_ZIP_CONSTANTS_HELP,
T,Reserved-Reserved,57,7,Hex,2,ZIP_ZIP_CONSTANTS_HELP,
O,DISABLED-1=zip unit isdisabled 0=zip unit not disabled,Enable,Disable,64,1,ZIP_ZIP_CONSTANTS_HELP,

(ZIP_DEBUG0),2,Type=RSL,ZIP,ZIP_ZIP_DEBUG0_HELP
T,Reserved-Reserved,1,50,Hex,13,ZIP_ZIP_DEBUG0_HELP,
T,ASSERTS-FIFO assertion checks,51,14,Hex,4,ZIP_ZIP_DEBUG0_HELP,

(ZIP_ERROR),2,Type=RSL,ZIP,ZIP_ZIP_ERROR_HELP
T,Reserved-Reserved,1,63,Hex,16,ZIP_ZIP_ERROR_HELP,
O,DOORBELL-A doorbell count has overflowed,Enable,Disable,64,1,ZIP_ZIP_ERROR_HELP,

(ZIP_INT_MASK),2,Type=RSL,ZIP,ZIP_ZIP_INT_MASK_HELP
T,Reserved-Reserved,1,63,Hex,16,ZIP_ZIP_INT_MASK_HELP,
O,DOORBELL-Bit mask corresponding to ZIP_ERROR[0] above,Enable,Disable,64,1,ZIP_ZIP_INT_MASK_HELP,

