// Seed: 1268806694
module module_0 (
    input wor id_0,
    output uwire id_1,
    output supply0 id_2,
    input wor id_3,
    input wand id_4,
    input wor id_5,
    output supply0 id_6
);
  assign id_2 = "" == id_5 ? 1 : id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    input  uwire id_1,
    input  wire  id_2,
    output tri   id_3
);
  logic id_5;
  ;
  assign id_3 = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_1,
      id_3
  );
  always @(*) begin : LABEL_0
    if (-1) begin : LABEL_1
      $signed(52);
      ;
      if ((-1 < (1 - 1'b0 && (1) == 1))) id_5 <= id_5;
    end else begin : LABEL_2
      assign id_5 = 1 == -1'b0;
    end
  end
endmodule
