// Seed: 488285854
`timescale 1 ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    output reg id_3,
    input logic id_4
);
  assign id_0[1] = 1;
  always @(posedge id_1 or id_2 == 1) id_3 <= id_2;
endmodule
