#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 13 17:23:49 2024
# Process ID: 449368
# Current directory: /home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.runs/synth_1
# Command line: vivado -log topModule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source topModule.tcl
# Log file: /home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.runs/synth_1/topModule.vds
# Journal file: /home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source topModule.tcl -notrace
Command: synth_design -top topModule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 449495
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2296.887 ; gain = 0.000 ; free physical = 7506 ; free virtual = 14110
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topModule' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/new/topModule.v:4]
INFO: [Synth 8-6157] synthesizing module 'UpCounter_10k' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/new/counter10k.v:3]
	Parameter MAX_COUNT bound to: 9999 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:195]
	Parameter MAX_COUNT bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (1#1) [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:195]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:170]
	Parameter MAX_COUNT bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:170]
INFO: [Synth 8-6157] synthesizing module 'fndContorller_counter' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:4]
INFO: [Synth 8-6157] synthesizing module 'clkDiv__parameterized0' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:195]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv__parameterized0' (2#1) [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:195]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:170]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (2#1) [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:170]
INFO: [Synth 8-6157] synthesizing module 'Adder_Decoder' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:152]
INFO: [Synth 8-226] default block is never used [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:158]
INFO: [Synth 8-6155] done synthesizing module 'Adder_Decoder' (3#1) [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:152]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter_counter' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:82]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter_counter' (4#1) [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:82]
INFO: [Synth 8-6157] synthesizing module 'mux' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:100]
INFO: [Synth 8-226] default block is never used [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:110]
INFO: [Synth 8-6155] done synthesizing module 'mux' (5#1) [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:100]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:122]
INFO: [Synth 8-226] default block is never used [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:128]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (6#1) [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:122]
INFO: [Synth 8-6155] done synthesizing module 'fndContorller_counter' (7#1) [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:4]
INFO: [Synth 8-6155] done synthesizing module 'UpCounter_10k' (8#1) [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/new/counter10k.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/new/clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkDiv__parameterized1' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:195]
	Parameter MAX_COUNT bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv__parameterized1' (8#1) [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:195]
INFO: [Synth 8-6157] synthesizing module 'clkDiv__parameterized2' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:195]
	Parameter MAX_COUNT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv__parameterized2' (8#1) [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:195]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized1' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:170]
	Parameter MAX_COUNT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized1' (8#1) [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FNDContorller.v:170]
INFO: [Synth 8-6157] synthesizing module 'fndContorller_clock' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/new/fndController_Clock.v:4]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter_clock' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/new/fndController_Clock.v:98]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter_clock' (9#1) [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/new/fndController_Clock.v:98]
INFO: [Synth 8-6155] done synthesizing module 'fndContorller_clock' (10#1) [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/new/fndController_Clock.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clock' (11#1) [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/imports/new/clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux21' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/new/mux21.v:3]
INFO: [Synth 8-226] default block is never used [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/new/mux21.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mux21' (12#1) [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/new/mux21.v:3]
INFO: [Synth 8-6155] done synthesizing module 'topModule' (13#1) [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/new/topModule.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2296.887 ; gain = 0.000 ; free physical = 7069 ; free virtual = 13674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2296.887 ; gain = 0.000 ; free physical = 7063 ; free virtual = 13668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2296.887 ; gain = 0.000 ; free physical = 7063 ; free virtual = 13668
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2296.887 ; gain = 0.000 ; free physical = 7057 ; free virtual = 13661
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/constrs_1/imports/Vivado/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/constrs_1/imports/Vivado/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/constrs_1/imports/Vivado/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2360.895 ; gain = 0.000 ; free physical = 7633 ; free virtual = 14237
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2360.895 ; gain = 0.000 ; free physical = 7633 ; free virtual = 14237
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2360.895 ; gain = 64.008 ; free physical = 7776 ; free virtual = 14380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2360.895 ; gain = 64.008 ; free physical = 7776 ; free virtual = 14380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2360.895 ; gain = 64.008 ; free physical = 7776 ; free virtual = 14380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2360.895 ; gain = 64.008 ; free physical = 7768 ; free virtual = 14374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.895 ; gain = 64.008 ; free physical = 7725 ; free virtual = 14334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2360.895 ; gain = 64.008 ; free physical = 7604 ; free virtual = 14213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2360.895 ; gain = 64.008 ; free physical = 7603 ; free virtual = 14211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2360.895 ; gain = 64.008 ; free physical = 7600 ; free virtual = 14209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2360.895 ; gain = 64.008 ; free physical = 7603 ; free virtual = 14212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2360.895 ; gain = 64.008 ; free physical = 7603 ; free virtual = 14212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2360.895 ; gain = 64.008 ; free physical = 7603 ; free virtual = 14212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2360.895 ; gain = 64.008 ; free physical = 7603 ; free virtual = 14212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2360.895 ; gain = 64.008 ; free physical = 7603 ; free virtual = 14212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2360.895 ; gain = 64.008 ; free physical = 7603 ; free virtual = 14212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    45|
|3     |LUT1   |    16|
|4     |LUT2   |   149|
|5     |LUT3   |    38|
|6     |LUT4   |    52|
|7     |LUT5   |    53|
|8     |LUT6   |   104|
|9     |FDCE   |   121|
|10    |FDRE   |     5|
|11    |IBUF   |     3|
|12    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2360.895 ; gain = 64.008 ; free physical = 7603 ; free virtual = 14212
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2360.895 ; gain = 0.000 ; free physical = 7642 ; free virtual = 14250
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2360.895 ; gain = 64.008 ; free physical = 7642 ; free virtual = 14250
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2360.895 ; gain = 0.000 ; free physical = 7738 ; free virtual = 14346
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2360.895 ; gain = 0.000 ; free physical = 7682 ; free virtual = 14291
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2360.895 ; gain = 64.031 ; free physical = 7737 ; free virtual = 14346
INFO: [Common 17-1381] The checkpoint '/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.runs/synth_1/topModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file topModule_utilization_synth.rpt -pb topModule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 13 17:24:14 2024...
