# QUADSPI register map and delay block control

**Source**: Page 74, Chunk 352  
**Category**: QUADSPI register map and delay block control  
**Chunk Index**: 352

---

Table 200. QUADSPI register map and reset values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 906
Table 201. DLYB internal input/output signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 908
Table 202. Delay block control. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 908
74/3353 RM0433 Rev 8

---

**AI Reasoning**: The content chunk includes tables related to the QUADSPI register map and delay block control, which are technical specifications of the microcontroller. Grouping these under 'specifications' keeps the directory structure simple and makes it easy to locate detailed technical information.
