<paper id="1702900248"><title>Updates on the security of FPGAs against power analysis attacks</title><year>2006</year><authors><author org="UCL Crypto Group" id="2085610964">François-Xavier Standaert</author><author org="UCL Crypto Group" id="2104703448">François Macé</author><author org="UCL Crypto Group" id="2234296780">Eric Peeters</author><author org="UCL Crypto Group" id="2195205560">Jean-Jacques Quisquater</author></authors><n_citation>34</n_citation><doc_type>Conference</doc_type><references><reference>1491708407</reference><reference>1562542037</reference><reference>1568780897</reference><reference>1734836454</reference><reference>2126541236</reference><reference>2141841663</reference><reference>2163432699</reference><reference>2170510975</reference><reference>2395741337</reference><reference>2914572864</reference></references><venue id="1188726732" type="C">Applied Reconfigurable Computing</venue><doi>10.1007/11802839_42</doi><keywords><keyword weight="0.50062">Power analysis</keyword><keyword weight="0.49611">Block cipher</keyword><keyword weight="0.4774">Cryptography</keyword><keyword weight="0.44201">Computer science</keyword><keyword weight="0.45225">Field-programmable gate array</keyword><keyword weight="0.45961">Smart card</keyword><keyword weight="0.56838">Side channel attack</keyword><keyword weight="0.40684">Electronic component</keyword><keyword weight="0.45602">Embedded system</keyword><keyword weight="0.0">Power consumption</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>This paper reports on the security of cryptographic algorithms implemented on FPGAs against power analysis attacks. We first present some improved experiments against these reconfigurable devices, due to an improved measurement process. Although it is usually believed that FPGAs are noisy targets for such attacks, it is shown that simple power consumption models can nearly perfectly correlate with actual measurements. Then, we evaluate how these correlation values depend on the resources used in the FPGAs. Finally, we investigate the possibility to counteract these attacks by using random pre-charges in the devices and determine how this technique allows a designer to increase the security of an implementation. These results confirm that side-channel attacks present a serious threat for most microelectronic devices, including FPGAs. To conclude, we discuss the security vs. efficiency tradeoffs.</abstract></paper>