vhdl xil_defaultlib  \
"../../../../Zybo_project_5.srcs/sources_1/ip/c_add5bit/sim/c_add5bit.vhd" \

nosort
