#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Oct 29 21:14:36 2017
# Process ID: 3188
# Current directory: C:/Users/nks/Desktop/TE_725_1023/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15208 C:\Users\nks\Desktop\TE_725_1023\project_1\project_1.xpr
# Log file: C:/Users/nks/Desktop/TE_725_1023/project_1/vivado.log
# Journal file: C:/Users/nks/Desktop/TE_725_1023/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 811.504 ; gain = 143.406
create_bd_design "module_ads7056"
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
create_bd_cell -type module -reference ADS7056 ADS7056_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference me18 me18_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
connect_bd_net [get_bd_pins ADS7056_0/data] [get_bd_pins me18_0/TxD_data]
set_property location {1.5 417 61} [get_bd_cells me18_0]
create_bd_cell -type module -reference led led_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {2 403 -62} [get_bd_cells led_0]
set_property location {1 124 21} [get_bd_cells ADS7056_0]
set_property location {1 118 36} [get_bd_cells ADS7056_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.3 clk_wiz_0
endgroup
set_property location {2 272 -82} [get_bd_cells clk_wiz_0]
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {60} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {120} CONFIG.USE_LOCKED {false} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {48.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {96.000} CONFIG.MMCM_CLKOUT1_DIVIDE {16} CONFIG.MMCM_CLKOUT2_DIVIDE {8} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT1_JITTER {372.827} CONFIG.CLKOUT1_PHASE_ERROR {301.601} CONFIG.CLKOUT2_JITTER {271.524} CONFIG.CLKOUT2_PHASE_ERROR {301.601} CONFIG.CLKOUT3_JITTER {245.813} CONFIG.CLKOUT3_PHASE_ERROR {301.601}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins led_0/clk_led]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /led_0/clk_led(undef)
set_property location {0.5 85 -72} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins ADS7056_0/clk_60m]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /ADS7056_0/clk_60m(undef)
connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins me18_0/clk2x]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out3(clk) and /me18_0/clk2x(undef)
set_property location {2 255 66} [get_bd_cells ADS7056_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_0/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl
INFO: [board_rule 100-100] connect_bd_net /reset_rtl /clk_wiz_0/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_pins clk_wiz_0/clk_in1]
INFO: [board_rule 100-100] create_bd_port -dir I clock_rtl -type clk
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /clock_rtl
INFO: [board_rule 100-100] set_property CONFIG.PHASE 0.000 /clock_rtl
INFO: [board_rule 100-100] connect_bd_net /clock_rtl /clk_wiz_0/clk_in1
endgroup
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins ADS7056_0/rst]
set_property location {3 543 73} [get_bd_cells me18_0]
create_bd_port -dir O led
set_property location {642 -40} [get_bd_ports led]
startgroup
connect_bd_net [get_bd_ports led] [get_bd_pins led_0/led]
endgroup
set_property location {635 -60} [get_bd_ports led]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_0
endgroup
set_property -dict [list CONFIG.C_BUF_TYPE {OBUFDS}] [get_bd_cells util_ds_buf_0]
set_property location {4.5 1029 66} [get_bd_cells util_ds_buf_0]
connect_bd_net [get_bd_pins me18_0/tx] [get_bd_pins util_ds_buf_0/OBUF_IN]
WARNING: [BD 41-1731] Type mismatch between connected pins: /me18_0/tx(undef) and /util_ds_buf_0/OBUF_IN(clk)
create_bd_port -dir O POF_P
set_property location {1224 58} [get_bd_ports POF_P]
connect_bd_net [get_bd_ports POF_P] [get_bd_pins util_ds_buf_0/OBUF_DS_P]
set_property is_enabled false [get_files  C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v]
set_property is_enabled false [get_files  C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/ADC7961.v]
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1348] Reset pin /ADS7056_0/rst (associated clock /ADS7056_0/clk) is connected to asynchronous reset source /reset_rtl.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ADS7056_0/clk.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ADS7056_0/data_in
/me18_0/TxD_start

create_bd_port -dir I SDO
create_bd_port -dir I SCK
create_bd_port -dir I NCS
connect_bd_net [get_bd_ports SDO] [get_bd_pins ADS7056_0/data_in]
delete_bd_objs [get_bd_ports SCK]
delete_bd_objs [get_bd_ports NCS]
create_bd_port -dir O NCS
startgroup
connect_bd_net [get_bd_ports NCS] [get_bd_pins ADS7056_0/cnv]
endgroup
create_bd_port -dir O SCK
startgroup
connect_bd_net [get_bd_ports SCK] [get_bd_pins ADS7056_0/clk]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
create_bd_port -dir O POF_M
delete_bd_objs [get_bd_ports POF_M]
create_bd_port -dir I POF_N
delete_bd_objs [get_bd_ports POF_N]
create_bd_port -dir O POF_N
startgroup
connect_bd_net [get_bd_ports POF_N] [get_bd_pins util_ds_buf_0/OBUF_DS_N]
endgroup
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins me18_0/TxD_start]
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset_rtl(rst) and /me18_0/TxD_start(undef)
regenerate_bd_layout -routing
regenerate_bd_layout
delete_bd_objs [get_bd_nets util_ds_buf_0_OBUF_DS_P] [get_bd_ports POF_P]
create_bd_port -dir O POF_P
set_property location {695 177} [get_bd_ports POF_P]
startgroup
connect_bd_net [get_bd_ports POF_P] [get_bd_pins util_ds_buf_0/OBUF_DS_P]
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-1348] Reset pin /ADS7056_0/rst (associated clock /ADS7056_0/clk) is connected to asynchronous reset source /reset_rtl.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ADS7056_0/clk.
WARNING: [BD 41-927] Following properties on pin /ADS7056_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=module_ads7056_ADS7056_0_0_clk 
delete_bd_objs [get_bd_nets reset_rtl_1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_0/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0 /clk_wiz_0/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl_0
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins me18_0/TxD_start]
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset_rtl(rst) and /me18_0/TxD_start(undef)
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins ADS7056_0/rst]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1348] Reset pin /ADS7056_0/rst (associated clock /ADS7056_0/clk) is connected to asynchronous reset source /reset_rtl.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ADS7056_0/clk.
WARNING: [BD 41-927] Following properties on pin /ADS7056_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=module_ads7056_ADS7056_0_0_clk 
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2

save_bd_design
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ui/bd_7c76fa57.ui> 
launch_runs impl_2 -jobs 4
[Sun Oct 29 21:50:24 2017] Launched synth_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2/runme.log
[Sun Oct 29 21:50:24 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-2
Top: ADS7056
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:32 ; elapsed = 00:37:32 . Memory (MB): peak = 1099.840 ; gain = 889.996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ADS7056' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/ADS7056.v:19]
WARNING: [Synth 8-5788] Register cnv_cnt_reg in module ADS7056 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/ADS7056.v:38]
WARNING: [Synth 8-5788] Register cnv_reg in module ADS7056 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/ADS7056.v:44]
INFO: [Synth 8-256] done synthesizing module 'ADS7056' (1#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/ADS7056.v:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:33 ; elapsed = 00:37:33 . Memory (MB): peak = 1126.930 ; gain = 917.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:33 ; elapsed = 00:37:33 . Memory (MB): peak = 1126.930 ; gain = 917.086
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
WARNING: [Vivado 12-584] No ports matched 'led'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'POF_out_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'POF_out_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ad_cnv_out'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ad_cnv_out'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ad_clk_out'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ad_clk_out'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ad_data'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ad_data'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:44 ; elapsed = 00:37:38 . Memory (MB): peak = 1322.945 ; gain = 1113.102
6 Infos, 15 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1322.945 ; gain = 238.820
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
make_wrapper -files [get_files C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd] -top
INFO: [BD 41-1662] The design 'module_ads7056.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v
add_files -norecurse C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v
generate_target all [get_files C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
INFO: [BD 41-1662] The design 'module_ads7056.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADS7056_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block me18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
Exporting to file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056.hwh
Generated Block Design Tcl file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056_bd.tcl
Generated Hardware Definition File C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
launch_runs module_ads7056_ADS7056_0_0_synth_1
[Sun Oct 29 21:53:21 2017] Launched module_ads7056_ADS7056_0_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_ADS7056_0_0_synth_1/runme.log
wait_on_run module_ads7056_ADS7056_0_0_synth_1
[Sun Oct 29 21:53:21 2017] Waiting for module_ads7056_ADS7056_0_0_synth_1 to finish...
[Sun Oct 29 21:53:26 2017] Waiting for module_ads7056_ADS7056_0_0_synth_1 to finish...
[Sun Oct 29 21:53:31 2017] Waiting for module_ads7056_ADS7056_0_0_synth_1 to finish...
[Sun Oct 29 21:53:37 2017] Waiting for module_ads7056_ADS7056_0_0_synth_1 to finish...
[Sun Oct 29 21:53:47 2017] Waiting for module_ads7056_ADS7056_0_0_synth_1 to finish...
[Sun Oct 29 21:53:57 2017] Waiting for module_ads7056_ADS7056_0_0_synth_1 to finish...
[Sun Oct 29 21:53:57 2017] module_ads7056_ADS7056_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1364.699 ; gain = 1.645
launch_runs module_ads7056_me18_0_0_synth_1
[Sun Oct 29 21:53:57 2017] Launched module_ads7056_me18_0_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_me18_0_0_synth_1/runme.log
wait_on_run module_ads7056_me18_0_0_synth_1
[Sun Oct 29 21:53:58 2017] Waiting for module_ads7056_me18_0_0_synth_1 to finish...
[Sun Oct 29 21:54:03 2017] Waiting for module_ads7056_me18_0_0_synth_1 to finish...
[Sun Oct 29 21:54:08 2017] Waiting for module_ads7056_me18_0_0_synth_1 to finish...
[Sun Oct 29 21:54:13 2017] Waiting for module_ads7056_me18_0_0_synth_1 to finish...
[Sun Oct 29 21:54:24 2017] Waiting for module_ads7056_me18_0_0_synth_1 to finish...
[Sun Oct 29 21:54:34 2017] Waiting for module_ads7056_me18_0_0_synth_1 to finish...
[Sun Oct 29 21:54:34 2017] module_ads7056_me18_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1364.699 ; gain = 0.000
launch_runs module_ads7056_led_0_0_synth_1
[Sun Oct 29 21:54:34 2017] Launched module_ads7056_led_0_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_led_0_0_synth_1/runme.log
wait_on_run module_ads7056_led_0_0_synth_1
[Sun Oct 29 21:54:34 2017] Waiting for module_ads7056_led_0_0_synth_1 to finish...
[Sun Oct 29 21:54:40 2017] Waiting for module_ads7056_led_0_0_synth_1 to finish...
[Sun Oct 29 21:54:45 2017] Waiting for module_ads7056_led_0_0_synth_1 to finish...
[Sun Oct 29 21:54:50 2017] Waiting for module_ads7056_led_0_0_synth_1 to finish...
[Sun Oct 29 21:55:00 2017] Waiting for module_ads7056_led_0_0_synth_1 to finish...
[Sun Oct 29 21:55:11 2017] Waiting for module_ads7056_led_0_0_synth_1 to finish...
[Sun Oct 29 21:55:11 2017] module_ads7056_led_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1364.699 ; gain = 0.000
launch_runs module_ads7056_clk_wiz_0_0_synth_1
[Sun Oct 29 21:55:11 2017] Launched module_ads7056_clk_wiz_0_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_clk_wiz_0_0_synth_1/runme.log
wait_on_run module_ads7056_clk_wiz_0_0_synth_1
[Sun Oct 29 21:55:11 2017] Waiting for module_ads7056_clk_wiz_0_0_synth_1 to finish...
[Sun Oct 29 21:55:17 2017] Waiting for module_ads7056_clk_wiz_0_0_synth_1 to finish...
[Sun Oct 29 21:55:22 2017] Waiting for module_ads7056_clk_wiz_0_0_synth_1 to finish...
[Sun Oct 29 21:55:27 2017] Waiting for module_ads7056_clk_wiz_0_0_synth_1 to finish...
[Sun Oct 29 21:55:37 2017] Waiting for module_ads7056_clk_wiz_0_0_synth_1 to finish...
[Sun Oct 29 21:55:48 2017] Waiting for module_ads7056_clk_wiz_0_0_synth_1 to finish...
[Sun Oct 29 21:55:53 2017] module_ads7056_clk_wiz_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1364.699 ; gain = 0.000
launch_runs module_ads7056_util_ds_buf_0_0_synth_1
[Sun Oct 29 21:55:53 2017] Launched module_ads7056_util_ds_buf_0_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_util_ds_buf_0_0_synth_1/runme.log
wait_on_run module_ads7056_util_ds_buf_0_0_synth_1
[Sun Oct 29 21:55:53 2017] Waiting for module_ads7056_util_ds_buf_0_0_synth_1 to finish...
[Sun Oct 29 21:55:59 2017] Waiting for module_ads7056_util_ds_buf_0_0_synth_1 to finish...
[Sun Oct 29 21:56:04 2017] Waiting for module_ads7056_util_ds_buf_0_0_synth_1 to finish...
[Sun Oct 29 21:56:09 2017] Waiting for module_ads7056_util_ds_buf_0_0_synth_1 to finish...
[Sun Oct 29 21:56:19 2017] Waiting for module_ads7056_util_ds_buf_0_0_synth_1 to finish...
[Sun Oct 29 21:56:30 2017] Waiting for module_ads7056_util_ds_buf_0_0_synth_1 to finish...
[Sun Oct 29 21:56:30 2017] module_ads7056_util_ds_buf_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1364.699 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:20 ; elapsed = 00:41:56 . Memory (MB): peak = 1369.781 ; gain = 1159.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'module_ads7056_wrapper' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'module_ads7056' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:13]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_ADS7056_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_ADS7056_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_ADS7056_0_0' (1#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_ADS7056_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_clk_wiz_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_clk_wiz_0_0' (2#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_led_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_led_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_led_0_0' (3#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_led_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_me18_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_me18_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_me18_0_0' (4#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_me18_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_util_ds_buf_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_util_ds_buf_0_0' (5#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056' (6#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:13]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_wrapper' (7#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:20 ; elapsed = 00:41:57 . Memory (MB): peak = 1386.727 ; gain = 1176.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:20 ; elapsed = 00:41:57 . Memory (MB): peak = 1386.727 ; gain = 1176.883
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ADS7056_0_0/module_ads7056_ADS7056_0_0.dcp' for cell 'module_ads7056_i/ADS7056_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.dcp' for cell 'module_ads7056_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_led_0_0/module_ads7056_led_0_0.dcp' for cell 'module_ads7056_i/led_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_me18_0_0/module_ads7056_me18_0_0.dcp' for cell 'module_ads7056_i/me18_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0.dcp' for cell 'module_ads7056_i/util_ds_buf_0'
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'module_ads7056_i/util_ds_buf_0/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp_5/module_ads7056_util_ds_buf_0_0.edf:285]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0_board.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0_board.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/module_ads7056_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/module_ads7056_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'POF_out_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'POF_out_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'ad_cnv_out'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'ad_cnv_out'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'ad_clk_out'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'ad_clk_out'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'ad_data'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'ad_data'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:52]
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/module_ads7056_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1467.582 ; gain = 102.883
set_property package_pin "" [get_ports [list  {POF_P[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset_rtl]]
place_ports {POF_P[0]} A10
set_property IOSTANDARD LVDS_25 [get_ports [list {POF_P[0]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list reset_rtl_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset_rtl_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clock_rtl]]
set_property IOSTANDARD LVCMOS33 [get_ports [list NCS]]
set_property IOSTANDARD LVCMOS33 [get_ports [list SCK]]
place_ports SCK P17
startgroup
set_property package_pin "" [get_ports [list  SCK]]
place_ports clock_rtl P17
endgroup
place_ports SCK P5
place_ports reset_rtl_0 K2
place_ports reset_rtl H2
place_ports SDO T4
place_ports NCS U1
set_property IOSTANDARD LVCMOS33 [get_ports [list SDO]]
save_constraints
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:28 ; elapsed = 00:48:29 . Memory (MB): peak = 1553.828 ; gain = 1343.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'module_ads7056_wrapper' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'module_ads7056' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:13]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_ADS7056_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_ADS7056_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_ADS7056_0_0' (1#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_ADS7056_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_clk_wiz_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_clk_wiz_0_0' (2#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_led_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_led_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_led_0_0' (3#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_led_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_me18_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_me18_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_me18_0_0' (4#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_me18_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_util_ds_buf_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_util_ds_buf_0_0' (5#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056' (6#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:13]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_wrapper' (7#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:29 ; elapsed = 00:48:29 . Memory (MB): peak = 1568.895 ; gain = 1359.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:29 ; elapsed = 00:48:30 . Memory (MB): peak = 1568.895 ; gain = 1359.051
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ADS7056_0_0/module_ads7056_ADS7056_0_0.dcp' for cell 'module_ads7056_i/ADS7056_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.dcp' for cell 'module_ads7056_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_led_0_0/module_ads7056_led_0_0.dcp' for cell 'module_ads7056_i/led_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_me18_0_0/module_ads7056_me18_0_0.dcp' for cell 'module_ads7056_i/me18_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0.dcp' for cell 'module_ads7056_i/util_ds_buf_0'
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'module_ads7056_i/util_ds_buf_0/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp_5/module_ads7056_util_ds_buf_0_0.edf:285]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0_board.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0_board.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/module_ads7056_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/module_ads7056_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
WARNING: [Vivado 12-584] No ports matched 'POF_out_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'POF_out_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'ad_cnv_out'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'ad_cnv_out'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'ad_clk_out'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'ad_clk_out'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'ad_data'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'ad_data'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:46]
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/module_ads7056_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1642.039 ; gain = 88.211
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sun Oct 29 22:03:25 2017] Launched synth_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2/runme.log
[Sun Oct 29 22:03:25 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/251633000451A
set_property PROGRAM.FILE {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {s25fl256sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.bin} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
set_property PULLTYPE PULLDOWN [get_ports [list reset_rtl]]
set_property PULLTYPE PULLDOWN [get_ports [list reset_rtl_0]]
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sun Oct 29 22:09:58 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.bin} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
set_property location {1 357 -95} [get_bd_cells microblaze_0]
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {local_mem "64KB" ecc "None" cache "32KB" debug_module "Debug & UART" axi_periph "Enabled" axi_intc "1" clk "/clk_wiz_0/clk_out3 (120 MHz)" }  [get_bd_cells microblaze_0]
apply_bd_automation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1729.398 ; gain = 43.473
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/microblaze_0_axi_intc/s_axi" Clk "Auto" }  [get_bd_intf_pins microblaze_0/M_AXI_DC]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/microblaze_0_axi_intc/s_axi" Clk "Auto" }  [get_bd_intf_pins microblaze_0/M_AXI_IC]
</mdm_1/S_AXI/Reg> is being mapped into </microblaze_0/Instruction> at <0x41400000 [ 4K ]>
</microblaze_0_axi_intc/S_AXI/Reg> is being mapped into </microblaze_0/Instruction> at <0x41200000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_clk_wiz_0_120M/ext_reset_in]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0_1 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0_1
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0_1 /rst_clk_wiz_0_120M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {0} CONFIG.C_INTERRUPT_PRESENT {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40000000 [ 64K ]>
</axi_gpio_0/S_AXI/Reg> is being mapped into </microblaze_0/Instruction> at <0x40000000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl
INFO: [board_rule 100-100] connect_bd_intf_net /gpio_rtl /axi_gpio_0/GPIO
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports gpio_rtl]
connect_bd_net [get_bd_pins microblaze_0_xlconcat/In0] [get_bd_pins mdm_1/Interrupt]
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_INTERRUPT_PRESENT {0}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {0} CONFIG.C_INTERRUPT_PRESENT {1}] [get_bd_cells axi_gpio_0]
endgroup
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins microblaze_0_xlconcat/In1]
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl
INFO: [board_rule 100-100] connect_bd_intf_net /gpio_rtl /axi_gpio_0/GPIO
update_module_reference module_ads7056_ADS7056_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd'
INFO: [IP_Flow 19-1972] Upgraded module_ads7056_ADS7056_0_0 from ADS7056_v1_0 1.0 to ADS7056_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /ADS7056_0_upgraded_ipi/clk_60m(undef)
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ui/bd_7c76fa57.ui> 
update_module_reference module_ads7056_led_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd'
INFO: [IP_Flow 19-1972] Upgraded module_ads7056_led_0_0 from led_v1_0 1.0 to led_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'control'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'module_ads7056_led_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /led_0_upgraded_ipi/clk_led(undef)
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'module reference module_ads7056_led_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ui/bd_7c76fa57.ui> 
connect_bd_net [get_bd_pins led_0/control] [get_bd_pins led_0/clk_led]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /led_0/control(undef)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins led_0/control] [get_bd_pins led_0/clk_led]'
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports gpio_rtl]
connect_bd_net [get_bd_pins led_0/control] [get_bd_pins led_0/clk_led]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /led_0/control(undef)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins led_0/control] [get_bd_pins led_0/clk_led]'
set_property location {1 74 318} [get_bd_cells led_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins led_0/control]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
save_bd_design
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ui/bd_7c76fa57.ui> 
generate_target all [get_files C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /ADS7056_0/rst (associated clock /ADS7056_0/clk) is connected to asynchronous reset source /reset_rtl.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ADS7056_0/clk.
WARNING: [xilinx.com:ip:microblaze:10.0-12] /microblaze_0: The I-cache cacheable segment 0x00000000 - 0x3FFFFFFF overlaps with the ILMB segment 0x00000000 - 0x0000FFFF, which prevents this ILMB segment from being accessed by MicroBlaze. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /ADS7056_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=module_ads7056_ADS7056_0_0_clk 
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADS7056_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block me18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_120M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
Exporting to file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056.hwh
Generated Block Design Tcl file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056_bd.tcl
Generated Hardware Definition File C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1860.074 ; gain = 53.363
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
create_ip_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1860.074 ; gain = 0.000
launch_runs module_ads7056_ADS7056_0_0_synth_1
[Sun Oct 29 22:30:50 2017] Launched module_ads7056_ADS7056_0_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_ADS7056_0_0_synth_1/runme.log
wait_on_run module_ads7056_ADS7056_0_0_synth_1
[Sun Oct 29 22:30:50 2017] Waiting for module_ads7056_ADS7056_0_0_synth_1 to finish...
[Sun Oct 29 22:30:55 2017] Waiting for module_ads7056_ADS7056_0_0_synth_1 to finish...
[Sun Oct 29 22:31:00 2017] Waiting for module_ads7056_ADS7056_0_0_synth_1 to finish...
[Sun Oct 29 22:31:06 2017] Waiting for module_ads7056_ADS7056_0_0_synth_1 to finish...
[Sun Oct 29 22:31:16 2017] Waiting for module_ads7056_ADS7056_0_0_synth_1 to finish...
[Sun Oct 29 22:31:26 2017] Waiting for module_ads7056_ADS7056_0_0_synth_1 to finish...
[Sun Oct 29 22:31:26 2017] module_ads7056_ADS7056_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1860.688 ; gain = 0.000
launch_runs module_ads7056_led_0_0_synth_1
[Sun Oct 29 22:31:27 2017] Launched module_ads7056_led_0_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_led_0_0_synth_1/runme.log
wait_on_run module_ads7056_led_0_0_synth_1
[Sun Oct 29 22:31:27 2017] Waiting for module_ads7056_led_0_0_synth_1 to finish...
[Sun Oct 29 22:31:32 2017] Waiting for module_ads7056_led_0_0_synth_1 to finish...
[Sun Oct 29 22:31:38 2017] Waiting for module_ads7056_led_0_0_synth_1 to finish...
[Sun Oct 29 22:31:43 2017] Waiting for module_ads7056_led_0_0_synth_1 to finish...
[Sun Oct 29 22:31:53 2017] Waiting for module_ads7056_led_0_0_synth_1 to finish...
[Sun Oct 29 22:32:04 2017] Waiting for module_ads7056_led_0_0_synth_1 to finish...
[Sun Oct 29 22:32:04 2017] module_ads7056_led_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1860.688 ; gain = 0.000
launch_runs module_ads7056_microblaze_0_0_synth_1
[Sun Oct 29 22:32:04 2017] Launched module_ads7056_microblaze_0_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_microblaze_0_0_synth_1/runme.log
wait_on_run module_ads7056_microblaze_0_0_synth_1
[Sun Oct 29 22:32:04 2017] Waiting for module_ads7056_microblaze_0_0_synth_1 to finish...
[Sun Oct 29 22:32:10 2017] Waiting for module_ads7056_microblaze_0_0_synth_1 to finish...
[Sun Oct 29 22:32:15 2017] Waiting for module_ads7056_microblaze_0_0_synth_1 to finish...
[Sun Oct 29 22:32:20 2017] Waiting for module_ads7056_microblaze_0_0_synth_1 to finish...
[Sun Oct 29 22:32:31 2017] Waiting for module_ads7056_microblaze_0_0_synth_1 to finish...
[Sun Oct 29 22:32:41 2017] Waiting for module_ads7056_microblaze_0_0_synth_1 to finish...
[Sun Oct 29 22:32:52 2017] Waiting for module_ads7056_microblaze_0_0_synth_1 to finish...
[Sun Oct 29 22:33:02 2017] Waiting for module_ads7056_microblaze_0_0_synth_1 to finish...
[Sun Oct 29 22:33:23 2017] Waiting for module_ads7056_microblaze_0_0_synth_1 to finish...
[Sun Oct 29 22:33:44 2017] Waiting for module_ads7056_microblaze_0_0_synth_1 to finish...
[Sun Oct 29 22:33:59 2017] module_ads7056_microblaze_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:01:55 . Memory (MB): peak = 1860.688 ; gain = 0.000
launch_runs module_ads7056_dlmb_v10_0_synth_1
[Sun Oct 29 22:34:00 2017] Launched module_ads7056_dlmb_v10_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_dlmb_v10_0_synth_1/runme.log
wait_on_run module_ads7056_dlmb_v10_0_synth_1
[Sun Oct 29 22:34:00 2017] Waiting for module_ads7056_dlmb_v10_0_synth_1 to finish...
[Sun Oct 29 22:34:05 2017] Waiting for module_ads7056_dlmb_v10_0_synth_1 to finish...
[Sun Oct 29 22:34:11 2017] Waiting for module_ads7056_dlmb_v10_0_synth_1 to finish...
[Sun Oct 29 22:34:16 2017] Waiting for module_ads7056_dlmb_v10_0_synth_1 to finish...
[Sun Oct 29 22:34:26 2017] Waiting for module_ads7056_dlmb_v10_0_synth_1 to finish...
[Sun Oct 29 22:34:37 2017] Waiting for module_ads7056_dlmb_v10_0_synth_1 to finish...
[Sun Oct 29 22:34:37 2017] module_ads7056_dlmb_v10_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1860.688 ; gain = 0.000
launch_runs module_ads7056_ilmb_v10_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP module_ads7056_ilmb_v10_0, cache-ID = e562e0b76073e95d; cache size = 9.224 MB.
[Sun Oct 29 22:34:41 2017] Launched module_ads7056_ilmb_v10_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_ilmb_v10_0_synth_1/runme.log
wait_on_run module_ads7056_ilmb_v10_0_synth_1
[Sun Oct 29 22:34:41 2017] Waiting for module_ads7056_ilmb_v10_0_synth_1 to finish...
[Sun Oct 29 22:34:47 2017] Waiting for module_ads7056_ilmb_v10_0_synth_1 to finish...
[Sun Oct 29 22:34:52 2017] Waiting for module_ads7056_ilmb_v10_0_synth_1 to finish...
[Sun Oct 29 22:34:52 2017] module_ads7056_ilmb_v10_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1860.688 ; gain = 0.000
launch_runs module_ads7056_dlmb_bram_if_cntlr_0_synth_1
[Sun Oct 29 22:34:52 2017] Launched module_ads7056_dlmb_bram_if_cntlr_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_dlmb_bram_if_cntlr_0_synth_1/runme.log
wait_on_run module_ads7056_dlmb_bram_if_cntlr_0_synth_1
[Sun Oct 29 22:34:52 2017] Waiting for module_ads7056_dlmb_bram_if_cntlr_0_synth_1 to finish...
[Sun Oct 29 22:34:58 2017] Waiting for module_ads7056_dlmb_bram_if_cntlr_0_synth_1 to finish...
[Sun Oct 29 22:35:03 2017] Waiting for module_ads7056_dlmb_bram_if_cntlr_0_synth_1 to finish...
[Sun Oct 29 22:35:09 2017] Waiting for module_ads7056_dlmb_bram_if_cntlr_0_synth_1 to finish...
[Sun Oct 29 22:35:19 2017] Waiting for module_ads7056_dlmb_bram_if_cntlr_0_synth_1 to finish...
[Sun Oct 29 22:35:30 2017] Waiting for module_ads7056_dlmb_bram_if_cntlr_0_synth_1 to finish...
[Sun Oct 29 22:35:30 2017] module_ads7056_dlmb_bram_if_cntlr_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1860.688 ; gain = 0.000
launch_runs module_ads7056_ilmb_bram_if_cntlr_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP module_ads7056_ilmb_bram_if_cntlr_0, cache-ID = 28ed2443b26d58fb; cache size = 9.317 MB.
[Sun Oct 29 22:35:34 2017] Launched module_ads7056_ilmb_bram_if_cntlr_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_ilmb_bram_if_cntlr_0_synth_1/runme.log
wait_on_run module_ads7056_ilmb_bram_if_cntlr_0_synth_1
[Sun Oct 29 22:35:34 2017] Waiting for module_ads7056_ilmb_bram_if_cntlr_0_synth_1 to finish...
[Sun Oct 29 22:35:40 2017] Waiting for module_ads7056_ilmb_bram_if_cntlr_0_synth_1 to finish...
[Sun Oct 29 22:35:45 2017] Waiting for module_ads7056_ilmb_bram_if_cntlr_0_synth_1 to finish...
[Sun Oct 29 22:35:45 2017] module_ads7056_ilmb_bram_if_cntlr_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1873.652 ; gain = 0.000
launch_runs module_ads7056_lmb_bram_0_synth_1
[Sun Oct 29 22:35:45 2017] Launched module_ads7056_lmb_bram_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_lmb_bram_0_synth_1/runme.log
wait_on_run module_ads7056_lmb_bram_0_synth_1
[Sun Oct 29 22:35:45 2017] Waiting for module_ads7056_lmb_bram_0_synth_1 to finish...
[Sun Oct 29 22:35:51 2017] Waiting for module_ads7056_lmb_bram_0_synth_1 to finish...
[Sun Oct 29 22:35:56 2017] Waiting for module_ads7056_lmb_bram_0_synth_1 to finish...
[Sun Oct 29 22:36:01 2017] Waiting for module_ads7056_lmb_bram_0_synth_1 to finish...
[Sun Oct 29 22:36:12 2017] Waiting for module_ads7056_lmb_bram_0_synth_1 to finish...
[Sun Oct 29 22:36:23 2017] Waiting for module_ads7056_lmb_bram_0_synth_1 to finish...
[Sun Oct 29 22:36:33 2017] Waiting for module_ads7056_lmb_bram_0_synth_1 to finish...
[Sun Oct 29 22:36:44 2017] Waiting for module_ads7056_lmb_bram_0_synth_1 to finish...
[Sun Oct 29 22:37:05 2017] Waiting for module_ads7056_lmb_bram_0_synth_1 to finish...
[Sun Oct 29 22:37:26 2017] Waiting for module_ads7056_lmb_bram_0_synth_1 to finish...
[Sun Oct 29 22:37:26 2017] module_ads7056_lmb_bram_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:41 . Memory (MB): peak = 1873.652 ; gain = 0.000
launch_runs module_ads7056_microblaze_0_axi_intc_0_synth_1
[Sun Oct 29 22:37:26 2017] Launched module_ads7056_microblaze_0_axi_intc_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_microblaze_0_axi_intc_0_synth_1/runme.log
wait_on_run module_ads7056_microblaze_0_axi_intc_0_synth_1
[Sun Oct 29 22:37:27 2017] Waiting for module_ads7056_microblaze_0_axi_intc_0_synth_1 to finish...
[Sun Oct 29 22:37:33 2017] Waiting for module_ads7056_microblaze_0_axi_intc_0_synth_1 to finish...
[Sun Oct 29 22:37:38 2017] Waiting for module_ads7056_microblaze_0_axi_intc_0_synth_1 to finish...
[Sun Oct 29 22:37:44 2017] Waiting for module_ads7056_microblaze_0_axi_intc_0_synth_1 to finish...
[Sun Oct 29 22:37:54 2017] Waiting for module_ads7056_microblaze_0_axi_intc_0_synth_1 to finish...
[Sun Oct 29 22:38:05 2017] Waiting for module_ads7056_microblaze_0_axi_intc_0_synth_1 to finish...
[Sun Oct 29 22:38:10 2017] module_ads7056_microblaze_0_axi_intc_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1873.652 ; gain = 0.000
launch_runs module_ads7056_microblaze_0_xlconcat_0_synth_1
[Sun Oct 29 22:38:11 2017] Launched module_ads7056_microblaze_0_xlconcat_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_microblaze_0_xlconcat_0_synth_1/runme.log
wait_on_run module_ads7056_microblaze_0_xlconcat_0_synth_1
[Sun Oct 29 22:38:11 2017] Waiting for module_ads7056_microblaze_0_xlconcat_0_synth_1 to finish...
[Sun Oct 29 22:38:17 2017] Waiting for module_ads7056_microblaze_0_xlconcat_0_synth_1 to finish...
[Sun Oct 29 22:38:22 2017] Waiting for module_ads7056_microblaze_0_xlconcat_0_synth_1 to finish...
[Sun Oct 29 22:38:27 2017] Waiting for module_ads7056_microblaze_0_xlconcat_0_synth_1 to finish...
[Sun Oct 29 22:38:38 2017] Waiting for module_ads7056_microblaze_0_xlconcat_0_synth_1 to finish...
[Sun Oct 29 22:38:49 2017] Waiting for module_ads7056_microblaze_0_xlconcat_0_synth_1 to finish...
[Sun Oct 29 22:38:49 2017] module_ads7056_microblaze_0_xlconcat_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 1873.652 ; gain = 0.000
launch_runs module_ads7056_mdm_1_0_synth_1
[Sun Oct 29 22:38:49 2017] Launched module_ads7056_mdm_1_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_mdm_1_0_synth_1/runme.log
wait_on_run module_ads7056_mdm_1_0_synth_1
[Sun Oct 29 22:38:49 2017] Waiting for module_ads7056_mdm_1_0_synth_1 to finish...
[Sun Oct 29 22:38:55 2017] Waiting for module_ads7056_mdm_1_0_synth_1 to finish...
[Sun Oct 29 22:39:01 2017] Waiting for module_ads7056_mdm_1_0_synth_1 to finish...
[Sun Oct 29 22:39:06 2017] Waiting for module_ads7056_mdm_1_0_synth_1 to finish...
[Sun Oct 29 22:39:17 2017] Waiting for module_ads7056_mdm_1_0_synth_1 to finish...
[Sun Oct 29 22:39:28 2017] Waiting for module_ads7056_mdm_1_0_synth_1 to finish...
[Sun Oct 29 22:39:39 2017] Waiting for module_ads7056_mdm_1_0_synth_1 to finish...
[Sun Oct 29 22:39:39 2017] module_ads7056_mdm_1_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 1873.652 ; gain = 0.000
launch_runs module_ads7056_xbar_0_synth_1
[Sun Oct 29 22:39:39 2017] Launched module_ads7056_xbar_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_xbar_0_synth_1/runme.log
wait_on_run module_ads7056_xbar_0_synth_1
[Sun Oct 29 22:39:40 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Sun Oct 29 22:39:45 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Sun Oct 29 22:39:51 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Sun Oct 29 22:39:56 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Sun Oct 29 22:40:07 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Sun Oct 29 22:40:18 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Sun Oct 29 22:40:29 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Sun Oct 29 22:40:34 2017] module_ads7056_xbar_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1873.652 ; gain = 0.000
launch_runs module_ads7056_rst_clk_wiz_0_120M_0_synth_1
[Sun Oct 29 22:40:34 2017] Launched module_ads7056_rst_clk_wiz_0_120M_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_rst_clk_wiz_0_120M_0_synth_1/runme.log
wait_on_run module_ads7056_rst_clk_wiz_0_120M_0_synth_1
[Sun Oct 29 22:40:34 2017] Waiting for module_ads7056_rst_clk_wiz_0_120M_0_synth_1 to finish...
[Sun Oct 29 22:40:40 2017] Waiting for module_ads7056_rst_clk_wiz_0_120M_0_synth_1 to finish...
[Sun Oct 29 22:40:46 2017] Waiting for module_ads7056_rst_clk_wiz_0_120M_0_synth_1 to finish...
[Sun Oct 29 22:40:51 2017] Waiting for module_ads7056_rst_clk_wiz_0_120M_0_synth_1 to finish...
[Sun Oct 29 22:41:02 2017] Waiting for module_ads7056_rst_clk_wiz_0_120M_0_synth_1 to finish...
[Sun Oct 29 22:41:13 2017] Waiting for module_ads7056_rst_clk_wiz_0_120M_0_synth_1 to finish...
[Sun Oct 29 22:41:13 2017] module_ads7056_rst_clk_wiz_0_120M_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 1873.652 ; gain = 0.000
launch_runs module_ads7056_axi_gpio_0_0_synth_1
[Sun Oct 29 22:41:13 2017] Launched module_ads7056_axi_gpio_0_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_axi_gpio_0_0_synth_1/runme.log
wait_on_run module_ads7056_axi_gpio_0_0_synth_1
[Sun Oct 29 22:41:13 2017] Waiting for module_ads7056_axi_gpio_0_0_synth_1 to finish...
[Sun Oct 29 22:41:19 2017] Waiting for module_ads7056_axi_gpio_0_0_synth_1 to finish...
[Sun Oct 29 22:41:25 2017] Waiting for module_ads7056_axi_gpio_0_0_synth_1 to finish...
[Sun Oct 29 22:41:30 2017] Waiting for module_ads7056_axi_gpio_0_0_synth_1 to finish...
[Sun Oct 29 22:41:41 2017] Waiting for module_ads7056_axi_gpio_0_0_synth_1 to finish...
[Sun Oct 29 22:41:52 2017] Waiting for module_ads7056_axi_gpio_0_0_synth_1 to finish...
[Sun Oct 29 22:41:52 2017] module_ads7056_axi_gpio_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 1873.652 ; gain = 0.000
launch_runs module_ads7056_auto_pc_0_synth_1
[Sun Oct 29 22:41:52 2017] Launched module_ads7056_auto_pc_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_auto_pc_0_synth_1/runme.log
wait_on_run module_ads7056_auto_pc_0_synth_1
[Sun Oct 29 22:41:53 2017] Waiting for module_ads7056_auto_pc_0_synth_1 to finish...
[Sun Oct 29 22:41:59 2017] Waiting for module_ads7056_auto_pc_0_synth_1 to finish...
[Sun Oct 29 22:42:04 2017] Waiting for module_ads7056_auto_pc_0_synth_1 to finish...
[Sun Oct 29 22:42:10 2017] Waiting for module_ads7056_auto_pc_0_synth_1 to finish...
[Sun Oct 29 22:42:20 2017] Waiting for module_ads7056_auto_pc_0_synth_1 to finish...
[Sun Oct 29 22:42:32 2017] Waiting for module_ads7056_auto_pc_0_synth_1 to finish...
[Sun Oct 29 22:42:43 2017] Waiting for module_ads7056_auto_pc_0_synth_1 to finish...
[Sun Oct 29 22:42:54 2017] Waiting for module_ads7056_auto_pc_0_synth_1 to finish...
[Sun Oct 29 22:43:10 2017] module_ads7056_auto_pc_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:17 . Memory (MB): peak = 1873.652 ; gain = 0.000
launch_runs module_ads7056_auto_pc_1_synth_1
[Sun Oct 29 22:43:10 2017] Launched module_ads7056_auto_pc_1_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_auto_pc_1_synth_1/runme.log
wait_on_run module_ads7056_auto_pc_1_synth_1
[Sun Oct 29 22:43:11 2017] Waiting for module_ads7056_auto_pc_1_synth_1 to finish...
[Sun Oct 29 22:43:17 2017] Waiting for module_ads7056_auto_pc_1_synth_1 to finish...
[Sun Oct 29 22:43:22 2017] Waiting for module_ads7056_auto_pc_1_synth_1 to finish...
[Sun Oct 29 22:43:28 2017] Waiting for module_ads7056_auto_pc_1_synth_1 to finish...
[Sun Oct 29 22:43:39 2017] Waiting for module_ads7056_auto_pc_1_synth_1 to finish...
[Sun Oct 29 22:43:50 2017] Waiting for module_ads7056_auto_pc_1_synth_1 to finish...
[Sun Oct 29 22:44:01 2017] Waiting for module_ads7056_auto_pc_1_synth_1 to finish...
[Sun Oct 29 22:44:12 2017] Waiting for module_ads7056_auto_pc_1_synth_1 to finish...
[Sun Oct 29 22:44:28 2017] module_ads7056_auto_pc_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:18 . Memory (MB): peak = 1873.652 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:09:38 ; elapsed = 01:29:56 . Memory (MB): peak = 1876.305 ; gain = 1666.461
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'module_ads7056_wrapper' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'module_ads7056' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:643]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_ADS7056_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_ADS7056_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_ADS7056_0_0' (1#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_ADS7056_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_axi_gpio_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_axi_gpio_0_0' (2#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_clk_wiz_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_clk_wiz_0_0' (3#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_led_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_led_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_led_0_0' (4#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_led_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_mdm_1_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_mdm_1_0' (5#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_me18_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_me18_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_me18_0_0' (6#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_me18_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_microblaze_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_microblaze_0_0' (7#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'module_ads7056_microblaze_0_0' requires 126 connections, but only 108 given [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:926]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_microblaze_0_axi_intc_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_microblaze_0_axi_intc_0' (8#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_microblaze_0_axi_periph_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:1236]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1PVCZAG' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:12]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1PVCZAG' (9#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_QLF8GF' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:144]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_QLF8GF' (10#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:144]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_25OUCN' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:276]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_25OUCN' (11#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:276]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_8F5IHP' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2150]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_8F5IHP' (12#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2150]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1891SE2' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2296]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_auto_pc_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_auto_pc_0' (13#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1891SE2' (14#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2296]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1JBLV4I' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2578]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_auto_pc_1' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_auto_pc_1' (15#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1JBLV4I' (16#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2578]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_xbar_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_xbar_0' (17#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_awready' does not match port width (3) of module 'module_ads7056_xbar_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2135]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_bresp' does not match port width (6) of module 'module_ads7056_xbar_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2138]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bvalid' does not match port width (3) of module 'module_ads7056_xbar_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2139]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_wready' does not match port width (3) of module 'module_ads7056_xbar_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2145]
WARNING: [Synth 8-350] instance 'xbar' of module 'module_ads7056_xbar_0' requires 40 connections, but only 38 given [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2109]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_microblaze_0_axi_periph_0' (18#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:1236]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1MFJ55K' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:408]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_dlmb_bram_if_cntlr_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_dlmb_bram_if_cntlr_0' (19#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_dlmb_v10_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_dlmb_v10_0' (20#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'module_ads7056_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:554]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_ilmb_bram_if_cntlr_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_ilmb_bram_if_cntlr_0' (21#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_ilmb_v10_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_ilmb_v10_0' (22#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'module_ads7056_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:600]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_lmb_bram_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_lmb_bram_0' (23#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1MFJ55K' (24#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:408]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_microblaze_0_xlconcat_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_microblaze_0_xlconcat_0' (25#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_rst_clk_wiz_0_120M_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_rst_clk_wiz_0_120M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_rst_clk_wiz_0_120M_0' (26#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_rst_clk_wiz_0_120M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_120M' of module 'module_ads7056_rst_clk_wiz_0_120M_0' requires 10 connections, but only 9 given [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:1220]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_util_ds_buf_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_util_ds_buf_0_0' (27#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056' (28#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:643]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_wrapper' (29#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v:12]
WARNING: [Synth 8-3331] design s02_couplers_imp_1JBLV4I has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1JBLV4I has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1891SE2 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1891SE2 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_8F5IHP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_8F5IHP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_8F5IHP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_8F5IHP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_25OUCN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_25OUCN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_25OUCN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_25OUCN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_QLF8GF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_QLF8GF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_QLF8GF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_QLF8GF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1PVCZAG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1PVCZAG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1PVCZAG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1PVCZAG has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:09:39 ; elapsed = 01:29:58 . Memory (MB): peak = 1899.195 ; gain = 1689.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:09:39 ; elapsed = 01:29:58 . Memory (MB): peak = 1899.195 ; gain = 1689.352
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ADS7056_0_0/module_ads7056_ADS7056_0_0.dcp' for cell 'module_ads7056_i/ADS7056_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0.dcp' for cell 'module_ads7056_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.dcp' for cell 'module_ads7056_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_led_0_0/module_ads7056_led_0_0.dcp' for cell 'module_ads7056_i/led_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.dcp' for cell 'module_ads7056_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_me18_0_0/module_ads7056_me18_0_0.dcp' for cell 'module_ads7056_i/me18_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.dcp' for cell 'module_ads7056_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0.dcp' for cell 'module_ads7056_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_xlconcat_0/module_ads7056_microblaze_0_xlconcat_0.dcp' for cell 'module_ads7056_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0.dcp' for cell 'module_ads7056_i/rst_clk_wiz_0_120M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0.dcp' for cell 'module_ads7056_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_xbar_0/module_ads7056_xbar_0.dcp' for cell 'module_ads7056_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_auto_pc_0/module_ads7056_auto_pc_0.dcp' for cell 'module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_auto_pc_1/module_ads7056_auto_pc_1.dcp' for cell 'module_ads7056_i/microblaze_0_axi_periph/s02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_bram_if_cntlr_0/module_ads7056_dlmb_bram_if_cntlr_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_v10_0/module_ads7056_dlmb_v10_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_bram_if_cntlr_0/module_ads7056_ilmb_bram_if_cntlr_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_v10_0/module_ads7056_ilmb_v10_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_lmb_bram_0/module_ads7056_lmb_bram_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 235 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'module_ads7056_i/util_ds_buf_0/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp_5/module_ads7056_util_ds_buf_0_0.edf:285]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0_board.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0_board.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/module_ads7056_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/module_ads7056_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_0/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.xdc] for cell 'module_ads7056_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.xdc] for cell 'module_ads7056_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/module_ads7056_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/module_ads7056_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_v10_0/module_ads7056_dlmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_v10_0/module_ads7056_dlmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_v10_0/module_ads7056_ilmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_v10_0/module_ads7056_ilmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.xdc] for cell 'module_ads7056_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.xdc] for cell 'module_ads7056_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/module_ads7056_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/module_ads7056_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0_board.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0_board.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0_board.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0_board.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
WARNING: [Vivado 12-584] No ports matched 'POF_out_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'POF_out_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'ad_cnv_out'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'ad_cnv_out'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'ad_clk_out'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'ad_clk_out'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'ad_data'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'ad_data'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:46]
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/module_ads7056_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0_clocks.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0_clocks.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1997.113 ; gain = 123.461
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sun Oct 29 22:46:17 2017] Launched synth_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2/runme.log
[Sun Oct 29 22:46:17 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sun Oct 29 22:50:43 2017] Launched synth_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2/runme.log
[Sun Oct 29 22:50:43 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0_board.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0_board.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/module_ads7056_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/module_ads7056_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_0/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.xdc] for cell 'module_ads7056_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.xdc] for cell 'module_ads7056_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/module_ads7056_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/module_ads7056_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_v10_0/module_ads7056_dlmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_v10_0/module_ads7056_dlmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_v10_0/module_ads7056_ilmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_v10_0/module_ads7056_ilmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.xdc] for cell 'module_ads7056_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.xdc] for cell 'module_ads7056_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/module_ads7056_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/module_ads7056_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0_board.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0_board.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0_board.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0_board.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0_clocks.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0_clocks.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2007.359 ; gain = 10.246
place_ports clock_rtl P17
set_property IOSTANDARD LVCMOS33 [get_ports [list clock_rtl]]
place_ports led M16
set_property IOSTANDARD LVCMOS33 [get_ports [list led]]
place_ports NCS U1
set_property IOSTANDARD LVCMOS33 [get_ports [list NCS]]
place_ports {POF_P[0]} A10
set_property IOSTANDARD LVDS_25 [get_ports [list {POF_P[0]}]]
set_property IOSTANDARD k2 [get_ports [list reset_rtl]]
ERROR: [Common 17-69] Command failed: Invalid I/O Standard 'k2'. Default I/O Standard is used instead
place_ports reset_rtl K2
place_ports reset_rtl_0 H2
set_property IOSTANDARD LVCMOS33 [get_ports [list reset_rtl]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset_rtl_0]]
place_ports reset_rtl_0_1 F4
set_property IOSTANDARD LVCMOS33 [get_ports [list reset_rtl_0_1]]
place_ports SCK P5
place_ports SDO T4
set_property IOSTANDARD LVCMOS33 [get_ports [list SCK]]
set_property IOSTANDARD LVCMOS33 [get_ports [list SDO]]
save_constraints
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
regenerate_bd_layout
set_property -dict [list CONFIG.POLARITY {ACTIVE_HIGH}] [get_bd_ports reset_rtl_0_1]
save_bd_design
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ui/bd_7c76fa57.ui> 
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2

launch_runs impl_2 -jobs 4
CRITICAL WARNING: [BD 41-1348] Reset pin /ADS7056_0/rst (associated clock /ADS7056_0/clk) is connected to asynchronous reset source /reset_rtl.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ADS7056_0/clk.
WARNING: [xilinx.com:ip:microblaze:10.0-12] /microblaze_0: The I-cache cacheable segment 0x00000000 - 0x3FFFFFFF overlaps with the ILMB segment 0x00000000 - 0x0000FFFF, which prevents this ILMB segment from being accessed by MicroBlaze. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /ADS7056_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=module_ads7056_ADS7056_0_0_clk 
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADS7056_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block me18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_120M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
Exporting to file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056.hwh
Generated Block Design Tcl file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056_bd.tcl
Generated Hardware Definition File C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP module_ads7056_auto_pc_0, cache-ID = a5ad303210fb0d7c; cache size = 14.689 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP module_ads7056_auto_pc_1, cache-ID = 69e2583045d39c8e; cache size = 14.689 MB.
[Sun Oct 29 23:01:37 2017] Launched module_ads7056_rst_clk_wiz_0_120M_0_synth_1, synth_2...
Run output will be captured here:
module_ads7056_rst_clk_wiz_0_120M_0_synth_1: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_rst_clk_wiz_0_120M_0_synth_1/runme.log
synth_2: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2/runme.log
[Sun Oct 29 23:01:37 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2007.359 ; gain = 0.000
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sun Oct 29 23:08:19 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.bin} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
set_property PULLTYPE PULLDOWN [get_ports [list reset_rtl]]
set_property PULLTYPE PULLDOWN [get_ports [list reset_rtl_0]]
set_property PULLTYPE PULLDOWN [get_ports [list reset_rtl_0_1]]
save_constraints -force
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sun Oct 29 23:11:01 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.bin} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
file mkdir C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.sdk
write_hwdef -force  -file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.sdk/module_ads7056_wrapper.hdf
launch_sdk -workspace C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.sdk -hwspec C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.sdk/module_ads7056_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.sdk -hwspec C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.sdk/module_ads7056_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.sysdef C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.sdk/module_ads7056_wrapper.hdf

open_run impl_2
INFO: [Netlist 29-17] Analyzing 223 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'module_ads7056_i/util_ds_buf_0/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/.Xil/Vivado-8652-DESKTOP-6EAE6HJ/dcp_6/module_ads7056_util_ds_buf_0_0.edf:285]
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp/module_ads7056_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2562.887 ; gain = 497.738
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp/module_ads7056_wrapper_early.xdc]
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp/module_ads7056_wrapper.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp/module_ads7056_wrapper.xdc]
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp/module_ads7056_wrapper_late.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp/module_ads7056_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.708 . Memory (MB): peak = 2571.777 ; gain = 7.910
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.724 . Memory (MB): peak = 2571.777 ; gain = 7.910
Generating merged BMM file for the design top 'module_ads7056_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 143 instances were transformed.
  LUT6_2 => LUT6_2 (LUT6, LUT5): 63 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2634.148 ; gain = 626.789
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
update_module_reference module_ads7056_led_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd'
INFO: [IP_Flow 19-1972] Upgraded module_ads7056_led_0_0 from led_v1_0 1.0 to led_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /led_0_upgraded_ipi/clk_led(undef)
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.133 ; gain = 0.000
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2

launch_runs impl_2 -jobs 4
CRITICAL WARNING: [BD 41-1348] Reset pin /ADS7056_0/rst (associated clock /ADS7056_0/clk) is connected to asynchronous reset source /reset_rtl.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ADS7056_0/clk.
WARNING: [xilinx.com:ip:microblaze:10.0-12] /microblaze_0: The I-cache cacheable segment 0x00000000 - 0x3FFFFFFF overlaps with the ILMB segment 0x00000000 - 0x0000FFFF, which prevents this ILMB segment from being accessed by MicroBlaze. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /ADS7056_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=module_ads7056_ADS7056_0_0_clk 
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADS7056_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block me18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_120M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
Exporting to file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056.hwh
Generated Block Design Tcl file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056_bd.tcl
Generated Hardware Definition File C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP module_ads7056_auto_pc_0, cache-ID = a5ad303210fb0d7c; cache size = 14.780 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP module_ads7056_auto_pc_1, cache-ID = 69e2583045d39c8e; cache size = 14.780 MB.
[Sun Oct 29 23:48:17 2017] Launched module_ads7056_led_0_0_synth_1, synth_2...
Run output will be captured here:
module_ads7056_led_0_0_synth_1: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_led_0_0_synth_1/runme.log
synth_2: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2/runme.log
[Sun Oct 29 23:48:17 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2737.309 ; gain = 35.176
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ADS7056_0_0/module_ads7056_ADS7056_0_0.dcp' for cell 'module_ads7056_i/ADS7056_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0.dcp' for cell 'module_ads7056_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.dcp' for cell 'module_ads7056_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_led_0_0/module_ads7056_led_0_0.dcp' for cell 'module_ads7056_i/led_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.dcp' for cell 'module_ads7056_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_me18_0_0/module_ads7056_me18_0_0.dcp' for cell 'module_ads7056_i/me18_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.dcp' for cell 'module_ads7056_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0.dcp' for cell 'module_ads7056_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_xlconcat_0/module_ads7056_microblaze_0_xlconcat_0.dcp' for cell 'module_ads7056_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0.dcp' for cell 'module_ads7056_i/rst_clk_wiz_0_120M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0.dcp' for cell 'module_ads7056_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_xbar_0/module_ads7056_xbar_0.dcp' for cell 'module_ads7056_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_auto_pc_0/module_ads7056_auto_pc_0.dcp' for cell 'module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_auto_pc_1/module_ads7056_auto_pc_1.dcp' for cell 'module_ads7056_i/microblaze_0_axi_periph/s02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_bram_if_cntlr_0/module_ads7056_dlmb_bram_if_cntlr_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_v10_0/module_ads7056_dlmb_v10_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_bram_if_cntlr_0/module_ads7056_ilmb_bram_if_cntlr_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_v10_0/module_ads7056_ilmb_v10_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_lmb_bram_0/module_ads7056_lmb_bram_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 239 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'module_ads7056_i/util_ds_buf_0/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp_6/module_ads7056_util_ds_buf_0_0.edf:285]
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0_board.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0_board.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_0/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.xdc] for cell 'module_ads7056_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.xdc] for cell 'module_ads7056_i/microblaze_0/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_v10_0/module_ads7056_dlmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_v10_0/module_ads7056_dlmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_v10_0/module_ads7056_ilmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_v10_0/module_ads7056_ilmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.xdc] for cell 'module_ads7056_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.xdc] for cell 'module_ads7056_i/mdm_1/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0_board.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0_board.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0_board.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0_board.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_v10_0/module_ads7056_dlmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_v10_0/module_ads7056_ilmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_bram_if_cntlr_0/module_ads7056_dlmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_bram_if_cntlr_0/module_ads7056_ilmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_lmb_bram_0/module_ads7056_lmb_bram_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_xbar_0/module_ads7056_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_auto_pc_0/module_ads7056_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_auto_pc_1/module_ads7056_auto_pc_1.dcp'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0_clocks.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0_clocks.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'module_ads7056_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 145 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS: 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2909.570 ; gain = 172.262
current_design impl_2
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 223 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'module_ads7056_i/util_ds_buf_0/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/.Xil/Vivado-1816-DESKTOP-6EAE6HJ/dcp_6/module_ads7056_util_ds_buf_0_0.edf:285]
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp/module_ads7056_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp/module_ads7056_wrapper_early.xdc]
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp/module_ads7056_wrapper.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp/module_ads7056_wrapper.xdc]
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp/module_ads7056_wrapper_late.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp/module_ads7056_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.670 . Memory (MB): peak = 2909.570 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.670 . Memory (MB): peak = 2909.570 ; gain = 0.000
Generating merged BMM file for the design top 'module_ads7056_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2909.570 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_1
endgroup
set_property location {7 2097 565} [get_bd_cells util_ds_buf_1]
set_property location {6 2067 1043} [get_bd_cells util_ds_buf_1]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out2]
connect_bd_net [get_bd_pins ADS7056_0/clk_60m] [get_bd_pins util_ds_buf_1/IBUF_OUT]
WARNING: [BD 41-1731] Type mismatch between connected pins: /ADS7056_0/clk_60m(undef) and /util_ds_buf_1/IBUF_OUT(clk)
startgroup
set_property -dict [list CONFIG.C_BUF_TYPE {BUFG}] [get_bd_cells util_ds_buf_1]
WARNING: [BD 41-1684] Pin /util_ds_buf_1/IBUF_OUT is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets util_ds_buf_1_IBUF_OUT]
endgroup
connect_bd_net [get_bd_pins ADS7056_0/clk_60m] [get_bd_pins util_ds_buf_1/BUFG_O]
WARNING: [BD 41-1731] Type mismatch between connected pins: /ADS7056_0/clk_60m(undef) and /util_ds_buf_1/BUFG_O(clk)
connect_bd_net [get_bd_pins util_ds_buf_1/BUFG_I] [get_bd_pins clk_wiz_0/clk_out2]
save_bd_design
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ui/bd_7c76fa57.ui> 
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2

launch_runs impl_2 -jobs 4
CRITICAL WARNING: [BD 41-1348] Reset pin /ADS7056_0/rst (associated clock /ADS7056_0/clk) is connected to asynchronous reset source /reset_rtl.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ADS7056_0/clk.
WARNING: [xilinx.com:ip:microblaze:10.0-12] /microblaze_0: The I-cache cacheable segment 0x00000000 - 0x3FFFFFFF overlaps with the ILMB segment 0x00000000 - 0x0000FFFF, which prevents this ILMB segment from being accessed by MicroBlaze. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /ADS7056_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=module_ads7056_ADS7056_0_0_clk 
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADS7056_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block me18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_120M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
Exporting to file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056.hwh
Generated Block Design Tcl file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056_bd.tcl
Generated Hardware Definition File C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP module_ads7056_auto_pc_0, cache-ID = a5ad303210fb0d7c; cache size = 14.780 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP module_ads7056_auto_pc_1, cache-ID = 69e2583045d39c8e; cache size = 14.780 MB.
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Sun Oct 29 23:58:49 2017] Launched module_ads7056_util_ds_buf_1_0_synth_1, synth_2...
Run output will be captured here:
module_ads7056_util_ds_buf_1_0_synth_1: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_util_ds_buf_1_0_synth_1/runme.log
synth_2: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2/runme.log
[Sun Oct 29 23:58:49 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2946.867 ; gain = 37.297
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2

update_module_reference module_ads7056_ADS7056_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd'
INFO: [IP_Flow 19-1972] Upgraded module_ads7056_ADS7056_0_0 from ADS7056_v1_0 1.0 to ADS7056_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /util_ds_buf_1/BUFG_O(clk) and /ADS7056_0_upgraded_ipi/clk_60m(undef)
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
launch_runs impl_2 -jobs 4
CRITICAL WARNING: [BD 41-1348] Reset pin /ADS7056_0/rst (associated clock /ADS7056_0/clk) is connected to asynchronous reset source /reset_rtl.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ADS7056_0/clk.
WARNING: [xilinx.com:ip:microblaze:10.0-12] /microblaze_0: The I-cache cacheable segment 0x00000000 - 0x3FFFFFFF overlaps with the ILMB segment 0x00000000 - 0x0000FFFF, which prevents this ILMB segment from being accessed by MicroBlaze. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /ADS7056_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=module_ads7056_ADS7056_0_0_clk 
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADS7056_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block me18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_120M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
Exporting to file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056.hwh
Generated Block Design Tcl file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056_bd.tcl
Generated Hardware Definition File C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP module_ads7056_auto_pc_0, cache-ID = a5ad303210fb0d7c; cache size = 14.809 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP module_ads7056_auto_pc_1, cache-ID = 69e2583045d39c8e; cache size = 14.809 MB.
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Mon Oct 30 00:00:34 2017] Launched module_ads7056_ADS7056_0_0_synth_1, synth_2...
Run output will be captured here:
module_ads7056_ADS7056_0_0_synth_1: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_ADS7056_0_0_synth_1/runme.log
synth_2: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2/runme.log
[Mon Oct 30 00:00:34 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2968.629 ; gain = 21.762
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 223 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'module_ads7056_i/util_ds_buf_0/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/.Xil/Vivado-5524-DESKTOP-6EAE6HJ/dcp_6/module_ads7056_util_ds_buf_0_0.edf:285]
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp/module_ads7056_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp/module_ads7056_wrapper_early.xdc]
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp/module_ads7056_wrapper.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp/module_ads7056_wrapper.xdc]
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp/module_ads7056_wrapper_late.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp/module_ads7056_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.671 . Memory (MB): peak = 2969.668 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.671 . Memory (MB): peak = 2969.668 ; gain = 0.000
Generating merged BMM file for the design top 'module_ads7056_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2969.668 ; gain = 1.039
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ADS7056_0_0/module_ads7056_ADS7056_0_0.dcp' for cell 'module_ads7056_i/ADS7056_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0.dcp' for cell 'module_ads7056_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.dcp' for cell 'module_ads7056_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_led_0_0/module_ads7056_led_0_0.dcp' for cell 'module_ads7056_i/led_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.dcp' for cell 'module_ads7056_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_me18_0_0/module_ads7056_me18_0_0.dcp' for cell 'module_ads7056_i/me18_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.dcp' for cell 'module_ads7056_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0.dcp' for cell 'module_ads7056_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_xlconcat_0/module_ads7056_microblaze_0_xlconcat_0.dcp' for cell 'module_ads7056_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0.dcp' for cell 'module_ads7056_i/rst_clk_wiz_0_120M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0.dcp' for cell 'module_ads7056_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_1_0/module_ads7056_util_ds_buf_1_0.dcp' for cell 'module_ads7056_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_xbar_0/module_ads7056_xbar_0.dcp' for cell 'module_ads7056_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_auto_pc_0/module_ads7056_auto_pc_0.dcp' for cell 'module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_auto_pc_1/module_ads7056_auto_pc_1.dcp' for cell 'module_ads7056_i/microblaze_0_axi_periph/s02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_bram_if_cntlr_0/module_ads7056_dlmb_bram_if_cntlr_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_v10_0/module_ads7056_dlmb_v10_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_bram_if_cntlr_0/module_ads7056_ilmb_bram_if_cntlr_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_v10_0/module_ads7056_ilmb_v10_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_lmb_bram_0/module_ads7056_lmb_bram_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 239 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'module_ads7056_i/util_ds_buf_0/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp_6/module_ads7056_util_ds_buf_0_0.edf:285]
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0_board.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0_board.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_0/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.xdc] for cell 'module_ads7056_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.xdc] for cell 'module_ads7056_i/microblaze_0/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_v10_0/module_ads7056_dlmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_v10_0/module_ads7056_dlmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_v10_0/module_ads7056_ilmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_v10_0/module_ads7056_ilmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.xdc] for cell 'module_ads7056_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.xdc] for cell 'module_ads7056_i/mdm_1/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0_board.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0_board.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0_board.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0_board.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_1_0/module_ads7056_util_ds_buf_1_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_1/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_1_0/module_ads7056_util_ds_buf_1_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_1/U0'
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_v10_0/module_ads7056_dlmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_v10_0/module_ads7056_ilmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_bram_if_cntlr_0/module_ads7056_dlmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_bram_if_cntlr_0/module_ads7056_ilmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_lmb_bram_0/module_ads7056_lmb_bram_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_xbar_0/module_ads7056_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_1_0/module_ads7056_util_ds_buf_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_auto_pc_0/module_ads7056_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_auto_pc_1/module_ads7056_auto_pc_1.dcp'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0_clocks.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0_clocks.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'module_ads7056_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2969.668 ; gain = 0.000
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
update_module_reference module_ads7056_ADS7056_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd'
INFO: [IP_Flow 19-1972] Upgraded module_ads7056_ADS7056_0_0 from ADS7056_v1_0 1.0 to ADS7056_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /util_ds_buf_1/BUFG_O(clk) and /ADS7056_0_upgraded_ipi/clk_60m(undef)
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2

launch_runs synth_2 -jobs 4
CRITICAL WARNING: [BD 41-1348] Reset pin /ADS7056_0/rst (associated clock /ADS7056_0/clk) is connected to asynchronous reset source /reset_rtl.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ADS7056_0/clk.
WARNING: [xilinx.com:ip:microblaze:10.0-12] /microblaze_0: The I-cache cacheable segment 0x00000000 - 0x3FFFFFFF overlaps with the ILMB segment 0x00000000 - 0x0000FFFF, which prevents this ILMB segment from being accessed by MicroBlaze. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /ADS7056_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=module_ads7056_ADS7056_0_0_clk 
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADS7056_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block me18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_120M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
Exporting to file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056.hwh
Generated Block Design Tcl file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056_bd.tcl
Generated Hardware Definition File C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP module_ads7056_auto_pc_0, cache-ID = a5ad303210fb0d7c; cache size = 14.809 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP module_ads7056_auto_pc_1, cache-ID = 69e2583045d39c8e; cache size = 14.809 MB.
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/ADS7056.v" into library work [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/ADS7056.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ADS7056_0_0/synth/module_ads7056_ADS7056_0_0.v" into library work [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ADS7056_0_0/synth/module_ads7056_ADS7056_0_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/led.v" into library work [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/led.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/led.v" into library work [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/led.v:1]
[Mon Oct 30 00:28:48 2017] Launched module_ads7056_ADS7056_0_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_ADS7056_0_0_synth_1/runme.log
[Mon Oct 30 00:28:48 2017] Launched synth_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2969.668 ; gain = 0.000
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run module_ads7056_ADS7056_0_0_synth_1
update_module_reference module_ads7056_ADS7056_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd'
INFO: [IP_Flow 19-1972] Upgraded module_ads7056_ADS7056_0_0 from ADS7056_v1_0 1.0 to ADS7056_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /util_ds_buf_1/BUFG_O(clk) and /ADS7056_0_upgraded_ipi/clk_60m(undef)
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
launch_runs synth_2 -jobs 4
CRITICAL WARNING: [BD 41-1348] Reset pin /ADS7056_0/rst (associated clock /ADS7056_0/clk) is connected to asynchronous reset source /reset_rtl.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ADS7056_0/clk.
WARNING: [xilinx.com:ip:microblaze:10.0-12] /microblaze_0: The I-cache cacheable segment 0x00000000 - 0x3FFFFFFF overlaps with the ILMB segment 0x00000000 - 0x0000FFFF, which prevents this ILMB segment from being accessed by MicroBlaze. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /ADS7056_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=module_ads7056_ADS7056_0_0_clk 
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADS7056_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block me18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_120M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
Exporting to file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056.hwh
Generated Block Design Tcl file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056_bd.tcl
Generated Hardware Definition File C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP module_ads7056_auto_pc_0, cache-ID = a5ad303210fb0d7c; cache size = 14.809 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP module_ads7056_auto_pc_1, cache-ID = 69e2583045d39c8e; cache size = 14.809 MB.
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/ADS7056.v" into library work [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/ADS7056.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ADS7056_0_0/synth/module_ads7056_ADS7056_0_0.v" into library work [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ADS7056_0_0/synth/module_ads7056_ADS7056_0_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/led.v" into library work [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/led.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/led.v" into library work [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/led.v:1]
[Mon Oct 30 00:30:27 2017] Launched module_ads7056_ADS7056_0_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_ADS7056_0_0_synth_1/runme.log
[Mon Oct 30 00:30:27 2017] Launched synth_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2969.668 ; gain = 0.000
update_module_reference module_ads7056_ADS7056_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd'
INFO: [IP_Flow 19-1972] Upgraded module_ads7056_ADS7056_0_0 from ADS7056_v1_0 1.0 to ADS7056_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /util_ds_buf_1/BUFG_O(clk) and /ADS7056_0_upgraded_ipi/clk_60m(undef)
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
update_module_reference module_ads7056_ADS7056_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd'
INFO: [IP_Flow 19-1972] Upgraded module_ads7056_ADS7056_0_0 from ADS7056_v1_0 1.0 to ADS7056_v1_0 1.0
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'clk'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'clk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'clk_out'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'module_ads7056_ADS7056_0_0'.
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'module_ads7056_ADS7056_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /util_ds_buf_1/BUFG_O(clk) and /ADS7056_0_upgraded_ipi/clk_60m(undef)
CRITICAL WARNING: [BD 41-1167] The pin 'clk' is not found on the upgraded version of the cell '/ADS7056_0'. Its connection to the net 'ADS7056_0_clk' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'module reference module_ads7056_ADS7056_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <ADS7056_0_clk> has no source
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
connect_bd_net [get_bd_ports SCK] [get_bd_pins ADS7056_0/clk_out]
save_bd_design
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2

launch_runs synth_2 -jobs 4
WARNING: [xilinx.com:ip:microblaze:10.0-12] /microblaze_0: The I-cache cacheable segment 0x00000000 - 0x3FFFFFFF overlaps with the ILMB segment 0x00000000 - 0x0000FFFF, which prevents this ILMB segment from being accessed by MicroBlaze. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADS7056_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block me18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_120M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
Exporting to file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056.hwh
Generated Block Design Tcl file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056_bd.tcl
Generated Hardware Definition File C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP module_ads7056_auto_pc_0, cache-ID = a5ad303210fb0d7c; cache size = 14.809 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP module_ads7056_auto_pc_1, cache-ID = 69e2583045d39c8e; cache size = 14.809 MB.
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/ADS7056.v" into library work [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/ADS7056.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ADS7056_0_0/synth/module_ads7056_ADS7056_0_0.v" into library work [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ADS7056_0_0/synth/module_ads7056_ADS7056_0_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/led.v" into library work [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/led.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/led.v" into library work [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/led.v:1]
[Mon Oct 30 00:50:36 2017] Launched module_ads7056_ADS7056_0_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_ADS7056_0_0_synth_1/runme.log
[Mon Oct 30 00:50:36 2017] Launched synth_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2969.668 ; gain = 0.000
update_module_reference module_ads7056_ADS7056_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd'
INFO: [IP_Flow 19-1972] Upgraded module_ads7056_ADS7056_0_0 from ADS7056_v1_0 1.0 to ADS7056_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /util_ds_buf_1/BUFG_O(clk) and /ADS7056_0_upgraded_ipi/clk_60m(undef)
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2

launch_runs synth_2 -jobs 4
WARNING: [xilinx.com:ip:microblaze:10.0-12] /microblaze_0: The I-cache cacheable segment 0x00000000 - 0x3FFFFFFF overlaps with the ILMB segment 0x00000000 - 0x0000FFFF, which prevents this ILMB segment from being accessed by MicroBlaze. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADS7056_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block me18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_120M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
Exporting to file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056.hwh
Generated Block Design Tcl file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056_bd.tcl
Generated Hardware Definition File C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP module_ads7056_auto_pc_0, cache-ID = a5ad303210fb0d7c; cache size = 14.809 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP module_ads7056_auto_pc_1, cache-ID = 69e2583045d39c8e; cache size = 14.809 MB.
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/ADS7056.v" into library work [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/ADS7056.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ADS7056_0_0/synth/module_ads7056_ADS7056_0_0.v" into library work [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ADS7056_0_0/synth/module_ads7056_ADS7056_0_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/led.v" into library work [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/led.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/led.v" into library work [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/led.v:1]
[Mon Oct 30 00:52:01 2017] Launched module_ads7056_ADS7056_0_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_ADS7056_0_0_synth_1/runme.log
[Mon Oct 30 00:52:01 2017] Launched synth_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2969.668 ; gain = 0.000
launch_runs impl_2 -jobs 4
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Mon Oct 30 00:56:09 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Oct 30 00:58:48 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/runme.log
file copy -force C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.sysdef C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.sdk/module_ads7056_wrapper.hdf

launch_sdk -workspace C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.sdk -hwspec C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.sdk/module_ads7056_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.sdk -hwspec C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.sdk/module_ads7056_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.bin} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.bin} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
set_property location {1 149 160} [get_bd_cells axi_quad_spi_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_quad_spi_0/SPI_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:spi_rtl:1.0 spi_rtl
INFO: [board_rule 100-100] connect_bd_intf_net /spi_rtl /axi_quad_spi_0/SPI_0
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
</axi_quad_spi_0/AXI_LITE/Reg> is being mapped into </microblaze_0/Data> at <0x44A00000 [ 64K ]>
</axi_quad_spi_0/AXI_LITE/Reg> is being mapped into </microblaze_0/Instruction> at <0x44A00000 [ 64K ]>
endgroup
startgroup
set_property -dict [list CONFIG.C_SPI_MEMORY {3} CONFIG.C_USE_STARTUP {1} CONFIG.C_SPI_MODE {2} CONFIG.C_TYPE_OF_AXI4_INTERFACE {0} CONFIG.C_USE_STARTUP_INT {1} CONFIG.C_SCK_RATIO {2}] [get_bd_cells axi_quad_spi_0]
endgroup
current_design rtl_1
reset_run module_ads7056_xbar_0_synth_1
launch_runs module_ads7056_xbar_0_synth_1
[Mon Oct 30 01:42:07 2017] Launched module_ads7056_xbar_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_xbar_0_synth_1/runme.log
wait_on_run module_ads7056_xbar_0_synth_1
[Mon Oct 30 01:42:07 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Mon Oct 30 01:42:13 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Mon Oct 30 01:42:18 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Mon Oct 30 01:42:24 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Mon Oct 30 01:42:35 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Mon Oct 30 01:42:46 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Mon Oct 30 01:42:57 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Mon Oct 30 01:43:08 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Mon Oct 30 01:43:08 2017] module_ads7056_xbar_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 2969.668 ; gain = 0.000
generate_target all [get_files C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_quad_spi_0/ext_spi_clk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
generate_target all [get_files C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_quad_spi_0/ext_spi_clk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
startgroup
set_property -dict [list CONFIG.C_USE_STARTUP {0} CONFIG.C_SHARED_STARTUP {0} CONFIG.C_USE_STARTUP_INT {0}] [get_bd_cells axi_quad_spi_0]
endgroup
can't read "mmcm_bufgcediv2": no such variable
can't read "mmcm_bufgcediv2": no such variable
startgroup
set_property -dict [list CONFIG.NUM_PORTS {3}] [get_bd_cells microblaze_0_xlconcat]
endgroup
connect_bd_net [get_bd_pins axi_quad_spi_0/ip2intc_irpt] [get_bd_pins microblaze_0_xlconcat/In2]
save_bd_design
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ui/bd_7c76fa57.ui> 
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
reset_run module_ads7056_microblaze_0_xlconcat_0_synth_1
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2

launch_runs synth_2 -jobs 4
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_quad_spi_0/ext_spi_clk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
connect_bd_net [get_bd_pins axi_quad_spi_0/ext_spi_clk] [get_bd_pins clk_wiz_0/clk_out2]
regenerate_bd_layout
validate_bd_design
WARNING: [xilinx.com:ip:microblaze:10.0-12] /microblaze_0: The I-cache cacheable segment 0x00000000 - 0x3FFFFFFF overlaps with the ILMB segment 0x00000000 - 0x0000FFFF, which prevents this ILMB segment from being accessed by MicroBlaze. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2969.668 ; gain = 0.000
reset_run module_ads7056_microblaze_0_axi_intc_0_synth_1
launch_runs module_ads7056_microblaze_0_axi_intc_0_synth_1
[Mon Oct 30 01:51:06 2017] Launched module_ads7056_microblaze_0_axi_intc_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_microblaze_0_axi_intc_0_synth_1/runme.log
wait_on_run module_ads7056_microblaze_0_axi_intc_0_synth_1
[Mon Oct 30 01:51:06 2017] Waiting for module_ads7056_microblaze_0_axi_intc_0_synth_1 to finish...
[Mon Oct 30 01:51:12 2017] Waiting for module_ads7056_microblaze_0_axi_intc_0_synth_1 to finish...
[Mon Oct 30 01:51:18 2017] Waiting for module_ads7056_microblaze_0_axi_intc_0_synth_1 to finish...
[Mon Oct 30 01:51:23 2017] Waiting for module_ads7056_microblaze_0_axi_intc_0_synth_1 to finish...
[Mon Oct 30 01:51:34 2017] Waiting for module_ads7056_microblaze_0_axi_intc_0_synth_1 to finish...
[Mon Oct 30 01:51:45 2017] Waiting for module_ads7056_microblaze_0_axi_intc_0_synth_1 to finish...
[Mon Oct 30 01:51:50 2017] module_ads7056_microblaze_0_axi_intc_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 2969.668 ; gain = 0.000
reset_run module_ads7056_microblaze_0_xlconcat_0_synth_1
launch_runs module_ads7056_microblaze_0_xlconcat_0_synth_1
[Mon Oct 30 01:51:51 2017] Launched module_ads7056_microblaze_0_xlconcat_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_microblaze_0_xlconcat_0_synth_1/runme.log
wait_on_run module_ads7056_microblaze_0_xlconcat_0_synth_1
[Mon Oct 30 01:51:51 2017] Waiting for module_ads7056_microblaze_0_xlconcat_0_synth_1 to finish...
[Mon Oct 30 01:51:57 2017] Waiting for module_ads7056_microblaze_0_xlconcat_0_synth_1 to finish...
[Mon Oct 30 01:52:02 2017] Waiting for module_ads7056_microblaze_0_xlconcat_0_synth_1 to finish...
[Mon Oct 30 01:52:08 2017] Waiting for module_ads7056_microblaze_0_xlconcat_0_synth_1 to finish...
[Mon Oct 30 01:52:19 2017] Waiting for module_ads7056_microblaze_0_xlconcat_0_synth_1 to finish...
[Mon Oct 30 01:52:29 2017] Waiting for module_ads7056_microblaze_0_xlconcat_0_synth_1 to finish...
[Mon Oct 30 01:52:29 2017] module_ads7056_microblaze_0_xlconcat_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 2969.668 ; gain = 0.000
reset_run module_ads7056_xbar_0_synth_1
launch_runs module_ads7056_xbar_0_synth_1
[Mon Oct 30 01:52:31 2017] Launched module_ads7056_xbar_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_xbar_0_synth_1/runme.log
wait_on_run module_ads7056_xbar_0_synth_1
[Mon Oct 30 01:52:31 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Mon Oct 30 01:52:37 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Mon Oct 30 01:52:42 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Mon Oct 30 01:52:48 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Mon Oct 30 01:52:59 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Mon Oct 30 01:53:09 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Mon Oct 30 01:53:20 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Mon Oct 30 01:53:31 2017] Waiting for module_ads7056_xbar_0_synth_1 to finish...
[Mon Oct 30 01:53:31 2017] module_ads7056_xbar_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 2969.668 ; gain = 0.000
reset_run module_ads7056_axi_quad_spi_0_0_synth_1
launch_runs module_ads7056_axi_quad_spi_0_0_synth_1
[Mon Oct 30 01:53:32 2017] Launched module_ads7056_axi_quad_spi_0_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_axi_quad_spi_0_0_synth_1/runme.log
wait_on_run module_ads7056_axi_quad_spi_0_0_synth_1
[Mon Oct 30 01:53:33 2017] Waiting for module_ads7056_axi_quad_spi_0_0_synth_1 to finish...
[Mon Oct 30 01:53:38 2017] Waiting for module_ads7056_axi_quad_spi_0_0_synth_1 to finish...
[Mon Oct 30 01:53:44 2017] Waiting for module_ads7056_axi_quad_spi_0_0_synth_1 to finish...
[Mon Oct 30 01:53:49 2017] Waiting for module_ads7056_axi_quad_spi_0_0_synth_1 to finish...
[Mon Oct 30 01:54:00 2017] Waiting for module_ads7056_axi_quad_spi_0_0_synth_1 to finish...
[Mon Oct 30 01:54:11 2017] Waiting for module_ads7056_axi_quad_spi_0_0_synth_1 to finish...
[Mon Oct 30 01:54:22 2017] Waiting for module_ads7056_axi_quad_spi_0_0_synth_1 to finish...
[Mon Oct 30 01:54:33 2017] Waiting for module_ads7056_axi_quad_spi_0_0_synth_1 to finish...
[Mon Oct 30 01:54:55 2017] Waiting for module_ads7056_axi_quad_spi_0_0_synth_1 to finish...
[Mon Oct 30 01:55:00 2017] module_ads7056_axi_quad_spi_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:28 . Memory (MB): peak = 2969.668 ; gain = 0.000
generate_target all [get_files C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
INFO: [BD 41-1662] The design 'module_ads7056.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v
Verilog Output written to : C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADS7056_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block me18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_120M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
Exporting to file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056.hwh
Generated Block Design Tcl file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056_bd.tcl
Generated Hardware Definition File C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2969.668 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
launch_runs module_ads7056_auto_pc_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP module_ads7056_auto_pc_0, cache-ID = a5ad303210fb0d7c; cache size = 18.384 MB.
[Mon Oct 30 01:55:13 2017] Launched module_ads7056_auto_pc_0_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_auto_pc_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.668 ; gain = 0.000
wait_on_run module_ads7056_auto_pc_0_synth_1
[Mon Oct 30 01:55:13 2017] Waiting for module_ads7056_auto_pc_0_synth_1 to finish...
[Mon Oct 30 01:55:19 2017] Waiting for module_ads7056_auto_pc_0_synth_1 to finish...
[Mon Oct 30 01:55:25 2017] Waiting for module_ads7056_auto_pc_0_synth_1 to finish...
[Mon Oct 30 01:55:25 2017] module_ads7056_auto_pc_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2969.668 ; gain = 0.000
launch_runs module_ads7056_auto_pc_1_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP module_ads7056_auto_pc_1, cache-ID = 69e2583045d39c8e; cache size = 18.384 MB.
[Mon Oct 30 01:55:29 2017] Launched module_ads7056_auto_pc_1_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/module_ads7056_auto_pc_1_synth_1/runme.log
wait_on_run module_ads7056_auto_pc_1_synth_1
[Mon Oct 30 01:55:29 2017] Waiting for module_ads7056_auto_pc_1_synth_1 to finish...
[Mon Oct 30 01:55:35 2017] Waiting for module_ads7056_auto_pc_1_synth_1 to finish...
[Mon Oct 30 01:55:41 2017] Waiting for module_ads7056_auto_pc_1_synth_1 to finish...
[Mon Oct 30 01:55:41 2017] module_ads7056_auto_pc_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2969.668 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:25:30 ; elapsed = 04:41:10 . Memory (MB): peak = 2969.668 ; gain = 2759.824
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'module_ads7056_wrapper' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'module_ads7056' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:775]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_ADS7056_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_ADS7056_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_ADS7056_0_0' (1#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_ADS7056_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_axi_gpio_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_axi_gpio_0_0' (2#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_axi_quad_spi_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_axi_quad_spi_0_0' (3#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_clk_wiz_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_clk_wiz_0_0' (4#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_led_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_led_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_led_0_0' (5#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_led_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_mdm_1_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_mdm_1_0' (6#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_me18_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_me18_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_me18_0_0' (7#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_me18_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_microblaze_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_microblaze_0_0' (8#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'module_ads7056_microblaze_0_0' requires 126 connections, but only 108 given [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:1189]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_microblaze_0_axi_intc_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_microblaze_0_axi_intc_0' (9#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_microblaze_0_axi_periph_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:1522]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1PVCZAG' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:12]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1PVCZAG' (10#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_QLF8GF' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:144]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_QLF8GF' (11#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:144]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_25OUCN' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:276]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_25OUCN' (12#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:276]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_11FBPMO' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:408]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_11FBPMO' (13#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:408]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_8F5IHP' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2568]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_8F5IHP' (14#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2568]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1891SE2' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2714]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_auto_pc_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_auto_pc_0' (15#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1891SE2' (16#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2714]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1JBLV4I' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2996]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_auto_pc_1' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_auto_pc_1' (17#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1JBLV4I' (18#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2996]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_xbar_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_xbar_0' (19#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_awready' does not match port width (3) of module 'module_ads7056_xbar_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2553]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_bresp' does not match port width (6) of module 'module_ads7056_xbar_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2556]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bvalid' does not match port width (3) of module 'module_ads7056_xbar_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2557]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_wready' does not match port width (3) of module 'module_ads7056_xbar_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2563]
WARNING: [Synth 8-350] instance 'xbar' of module 'module_ads7056_xbar_0' requires 40 connections, but only 38 given [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2527]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_microblaze_0_axi_periph_0' (20#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:1522]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1MFJ55K' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:540]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_dlmb_bram_if_cntlr_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_dlmb_bram_if_cntlr_0' (21#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_dlmb_v10_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_dlmb_v10_0' (22#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'module_ads7056_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:686]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_ilmb_bram_if_cntlr_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_ilmb_bram_if_cntlr_0' (23#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_ilmb_v10_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_ilmb_v10_0' (24#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'module_ads7056_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:732]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_lmb_bram_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_lmb_bram_0' (25#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1MFJ55K' (26#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:540]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_microblaze_0_xlconcat_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_microblaze_0_xlconcat_0' (27#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_rst_clk_wiz_0_120M_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_rst_clk_wiz_0_120M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_rst_clk_wiz_0_120M_0' (28#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_rst_clk_wiz_0_120M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_120M' of module 'module_ads7056_rst_clk_wiz_0_120M_0' requires 10 connections, but only 9 given [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:1503]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_util_ds_buf_0_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_util_ds_buf_0_0' (29#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_util_ds_buf_1_0' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_util_ds_buf_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_util_ds_buf_1_0' (30#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/realtime/module_ads7056_util_ds_buf_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056' (31#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:775]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (32#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_wrapper' (33#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v:12]
WARNING: [Synth 8-3331] design s02_couplers_imp_1JBLV4I has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1JBLV4I has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1891SE2 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1891SE2 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_8F5IHP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_8F5IHP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_8F5IHP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_8F5IHP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_11FBPMO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_11FBPMO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_11FBPMO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_11FBPMO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_25OUCN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_25OUCN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_25OUCN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_25OUCN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_QLF8GF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_QLF8GF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_QLF8GF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_QLF8GF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1PVCZAG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1PVCZAG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1PVCZAG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1PVCZAG has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:25:32 ; elapsed = 04:41:11 . Memory (MB): peak = 2969.668 ; gain = 2759.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:25:32 ; elapsed = 04:41:11 . Memory (MB): peak = 2969.668 ; gain = 2759.824
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ADS7056_0_0/module_ads7056_ADS7056_0_0.dcp' for cell 'module_ads7056_i/ADS7056_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0.dcp' for cell 'module_ads7056_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_quad_spi_0_0/module_ads7056_axi_quad_spi_0_0.dcp' for cell 'module_ads7056_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.dcp' for cell 'module_ads7056_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_led_0_0/module_ads7056_led_0_0.dcp' for cell 'module_ads7056_i/led_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.dcp' for cell 'module_ads7056_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_me18_0_0/module_ads7056_me18_0_0.dcp' for cell 'module_ads7056_i/me18_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.dcp' for cell 'module_ads7056_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0.dcp' for cell 'module_ads7056_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_xlconcat_0/module_ads7056_microblaze_0_xlconcat_0.dcp' for cell 'module_ads7056_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0.dcp' for cell 'module_ads7056_i/rst_clk_wiz_0_120M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0.dcp' for cell 'module_ads7056_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_1_0/module_ads7056_util_ds_buf_1_0.dcp' for cell 'module_ads7056_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_xbar_0/module_ads7056_xbar_0.dcp' for cell 'module_ads7056_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_auto_pc_0/module_ads7056_auto_pc_0.dcp' for cell 'module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_auto_pc_1/module_ads7056_auto_pc_1.dcp' for cell 'module_ads7056_i/microblaze_0_axi_periph/s02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_bram_if_cntlr_0/module_ads7056_dlmb_bram_if_cntlr_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_v10_0/module_ads7056_dlmb_v10_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_bram_if_cntlr_0/module_ads7056_ilmb_bram_if_cntlr_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_v10_0/module_ads7056_ilmb_v10_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_lmb_bram_0/module_ads7056_lmb_bram_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 245 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'module_ads7056_i/util_ds_buf_0/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3188-DESKTOP-6EAE6HJ/dcp_5/module_ads7056_util_ds_buf_0_0.edf:285]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0_board.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0_board.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/module_ads7056_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/module_ads7056_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_0/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.xdc] for cell 'module_ads7056_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.xdc] for cell 'module_ads7056_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/module_ads7056_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/module_ads7056_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_v10_0/module_ads7056_dlmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_v10_0/module_ads7056_dlmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_v10_0/module_ads7056_ilmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_v10_0/module_ads7056_ilmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.xdc] for cell 'module_ads7056_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.xdc] for cell 'module_ads7056_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/module_ads7056_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/module_ads7056_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0_board.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0_board.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0_board.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0_board.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_1_0/module_ads7056_util_ds_buf_1_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_1/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_1_0/module_ads7056_util_ds_buf_1_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_1/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_quad_spi_0_0/module_ads7056_axi_quad_spi_0_0_board.xdc] for cell 'module_ads7056_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_quad_spi_0_0/module_ads7056_axi_quad_spi_0_0_board.xdc] for cell 'module_ads7056_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_quad_spi_0_0/module_ads7056_axi_quad_spi_0_0.xdc] for cell 'module_ads7056_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_quad_spi_0_0/module_ads7056_axi_quad_spi_0_0.xdc] for cell 'module_ads7056_i/axi_quad_spi_0/U0'
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0_clocks.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0_clocks.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_quad_spi_0_0/module_ads7056_axi_quad_spi_0_0_clocks.xdc] for cell 'module_ads7056_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_quad_spi_0_0/module_ads7056_axi_quad_spi_0_0_clocks.xdc] for cell 'module_ads7056_i/axi_quad_spi_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_quad_spi_0_0/module_ads7056_axi_quad_spi_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/module_ads7056_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/module_ads7056_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3039.207 ; gain = 69.539
set_property package_pin "" [get_ports [list  spi_rtl_io3_io]]
place_ports spi_rtl_io0_io K17
set_property IOSTANDARD LVCMOS33 [get_ports [list spi_rtl_io0_io]]
place_ports spi_rtl_io1_io K18
place_ports spi_rtl_io2_io L14
place_ports spi_rtl_io3_io M14
set_property IOSTANDARD LVCMOS33 [get_ports [list spi_rtl_io1_io]]
set_property IOSTANDARD LVCMOS33 [get_ports [list spi_rtl_io2_io]]
set_property IOSTANDARD LVCMOS33 [get_ports [list spi_rtl_io3_io]]
place_ports {spi_rtl_ss_io[0]} L13
set_property IOSTANDARD LVCMOS33 [get_ports [list {spi_rtl_ss_io[0]}]]
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
save_bd_design
Wrote  : <C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/ui/bd_7c76fa57.ui> 
save_constraints
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 30 02:03:11 2017...
