{"title":"STMXCSR — Store MXCSR Register State","fields":[{"name":"Instruction Modes","value":"`STMXCSR m32`\n`VSTMXCSR m32`"},{"name":"Description","value":"Stores the contents of the MXCSR control and status register to the destination operand. The destination operand is a 32-bit memory location. The reserved bits in the MXCSR register are stored as 0s."},{"name":"\u200b","value":"This instruction’s operation is the same in non-64-bit modes and 64-bit mode."},{"name":"\u200b","value":"VEX.L must be 0, otherwise instructions will #UD."},{"name":"\u200b","value":"Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD."},{"name":"C/C++ Intrinsics","value":"`_mm_getcsr(void)\n`"},{"name":"CPUID Flags","value":"SSE"}],"color":65535,"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}