v {xschem version=3.4.5 file_version=1.2
}
G {}
K {type=primative
format="@name @pinlist @symname"
template="name=x1"
}
V {}
S {}
E {}
L 4 -130 -130 130 -130 {}
L 4 -130 130 130 130 {}
L 4 -130 -130 -130 130 {}
L 4 130 -130 130 130 {}
L 4 130 -120 150 -120 {}
L 4 130 -100 150 -100 {}
L 4 130 -80 150 -80 {}
L 4 -150 -120 -130 -120 {}
L 4 130 -60 150 -60 {}
L 4 -150 -100 -130 -100 {}
L 4 -150 -80 -130 -80 {}
L 4 -150 -60 -130 -60 {}
L 4 -150 -40 -130 -40 {}
L 4 130 -40 150 -40 {}
L 4 -150 -20 -130 -20 {}
L 4 130 -20 150 -20 {}
L 4 130 0 150 0 {}
L 4 130 20 150 20 {}
L 4 -150 0 -130 0 {}
L 4 -150 20 -130 20 {}
L 4 -150 40 -130 40 {}
L 4 -150 60 -130 60 {}
L 4 -150 80 -130 80 {}
L 4 -150 100 -130 100 {}
L 4 -150 120 -130 120 {}
B 5 147.5 -122.5 152.5 -117.5 {name=sar_clk dir=out}
B 5 147.5 -102.5 152.5 -97.5 {name=sar_result[0:7] dir=out}
B 5 147.5 -82.5 152.5 -77.5 {name=sample_clk dir=out}
B 5 -152.5 -122.5 -147.5 -117.5 {name=sel_bit[0:1] dir=in}
B 5 147.5 -62.5 152.5 -57.5 {name=sample_clk_b dir=out}
B 5 -152.5 -102.5 -147.5 -97.5 {name=VDD dir=in}
B 5 -152.5 -82.5 -147.5 -77.5 {name=VSS dir=in}
B 5 -152.5 -62.5 -147.5 -57.5 {name=EXT_CLK dir=in}
B 5 -152.5 -42.5 -147.5 -37.5 {name=COMP_RESULT dir=in}
B 5 147.5 -42.5 152.5 -37.5 {name=vdd_sw[1:7] dir=out}
B 5 -152.5 -22.5 -147.5 -17.5 {name=READY dir=in}
B 5 147.5 -22.5 152.5 -17.5 {name=vdd_sw_b[1:7] dir=out}
B 5 147.5 -2.5 152.5 2.5 {name=vss_sw[1:7] dir=out}
B 5 147.5 17.5 152.5 22.5 {name=vss_sw_b[1:7] dir=out}
B 5 -152.5 -2.5 -147.5 2.5 {name=sample_delay_cap_ctrl_code[0:15] dir=in}
B 5 -152.5 17.5 -147.5 22.5 {name=async_resetb_delay_cap_ctrl_code[0:3] dir=in}
B 5 -152.5 37.5 -147.5 42.5 {name=async_setb_delay_cap_ctrl_code[0:3] dir=in}
B 5 -152.5 57.5 -147.5 62.5 {name=async_delay_offset dir=in}
B 5 -152.5 77.5 -147.5 82.5 {name=sample_delay_offset dir=in}
B 5 -152.5 97.5 -147.5 102.5 {name=retimer_eob_delay_offset dir=in}
B 5 -152.5 117.5 -147.5 122.5 {name=retimer_delay_code[0:3] dir=in}
T {@symname} -72 -6 0 0 0.3 0.3 {}
T {@name} 135 -142 0 0 0.2 0.2 {}
T {sar_clk} 125 -124 0 1 0.2 0.2 {}
T {sar_result[0:7]} 125 -104 0 1 0.2 0.2 {}
T {sample_clk} 125 -84 0 1 0.2 0.2 {}
T {sel_bit[0:1]} -125 -124 0 0 0.2 0.2 {}
T {sample_clk_b} 125 -64 0 1 0.2 0.2 {}
T {VDD} -125 -104 0 0 0.2 0.2 {}
T {VSS} -125 -84 0 0 0.2 0.2 {}
T {EXT_CLK} -125 -64 0 0 0.2 0.2 {}
T {COMP_RESULT} -125 -44 0 0 0.2 0.2 {}
T {vdd_sw[1:7]} 125 -44 0 1 0.2 0.2 {}
T {READY} -125 -24 0 0 0.2 0.2 {}
T {vdd_sw_b[1:7]} 125 -24 0 1 0.2 0.2 {}
T {vss_sw[1:7]} 125 -4 0 1 0.2 0.2 {}
T {vss_sw_b[1:7]} 125 16 0 1 0.2 0.2 {}
T {sample_delay_cap_ctrl_code[0:15]} -125 -4 0 0 0.2 0.2 {}
T {async_resetb_delay_cap_ctrl_code[0:3]} -125 16 0 0 0.2 0.2 {}
T {async_setb_delay_cap_ctrl_code[0:3]} -125 36 0 0 0.2 0.2 {}
T {async_delay_offset} -125 56 0 0 0.2 0.2 {}
T {sample_delay_offset} -125 76 0 0 0.2 0.2 {}
T {retimer_eob_delay_offset} -125 96 0 0 0.2 0.2 {}
T {retimer_delay_code[0:3]} -125 116 0 0 0.2 0.2 {}
