// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_123 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_314_p2;
reg   [0:0] icmp_ln86_reg_1302;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1302_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1302_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1302_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1486_fu_320_p2;
reg   [0:0] icmp_ln86_1486_reg_1313;
wire   [0:0] icmp_ln86_1487_fu_326_p2;
reg   [0:0] icmp_ln86_1487_reg_1318;
reg   [0:0] icmp_ln86_1487_reg_1318_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1487_reg_1318_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1488_fu_332_p2;
reg   [0:0] icmp_ln86_1488_reg_1324;
wire   [0:0] icmp_ln86_1489_fu_338_p2;
reg   [0:0] icmp_ln86_1489_reg_1330;
reg   [0:0] icmp_ln86_1489_reg_1330_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1490_fu_344_p2;
reg   [0:0] icmp_ln86_1490_reg_1336;
reg   [0:0] icmp_ln86_1490_reg_1336_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1490_reg_1336_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1490_reg_1336_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1491_fu_350_p2;
reg   [0:0] icmp_ln86_1491_reg_1342;
reg   [0:0] icmp_ln86_1491_reg_1342_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1491_reg_1342_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1491_reg_1342_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1492_fu_356_p2;
reg   [0:0] icmp_ln86_1492_reg_1348;
wire   [0:0] icmp_ln86_1493_fu_362_p2;
reg   [0:0] icmp_ln86_1493_reg_1354;
reg   [0:0] icmp_ln86_1493_reg_1354_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1494_fu_368_p2;
reg   [0:0] icmp_ln86_1494_reg_1360;
reg   [0:0] icmp_ln86_1494_reg_1360_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1494_reg_1360_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1495_fu_374_p2;
reg   [0:0] icmp_ln86_1495_reg_1366;
reg   [0:0] icmp_ln86_1495_reg_1366_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1495_reg_1366_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1495_reg_1366_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1496_fu_380_p2;
reg   [0:0] icmp_ln86_1496_reg_1372;
reg   [0:0] icmp_ln86_1496_reg_1372_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1496_reg_1372_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1496_reg_1372_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1497_fu_386_p2;
reg   [0:0] icmp_ln86_1497_reg_1378;
reg   [0:0] icmp_ln86_1497_reg_1378_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1497_reg_1378_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1497_reg_1378_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1497_reg_1378_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1498_fu_392_p2;
reg   [0:0] icmp_ln86_1498_reg_1384;
reg   [0:0] icmp_ln86_1498_reg_1384_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1498_reg_1384_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1498_reg_1384_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1498_reg_1384_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1498_reg_1384_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1499_fu_398_p2;
reg   [0:0] icmp_ln86_1499_reg_1390;
reg   [0:0] icmp_ln86_1499_reg_1390_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1499_reg_1390_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1499_reg_1390_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1499_reg_1390_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1499_reg_1390_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1499_reg_1390_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1500_fu_404_p2;
reg   [0:0] icmp_ln86_1500_reg_1396;
reg   [0:0] icmp_ln86_1500_reg_1396_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1501_fu_410_p2;
reg   [0:0] icmp_ln86_1501_reg_1401;
wire   [0:0] icmp_ln86_1502_fu_416_p2;
reg   [0:0] icmp_ln86_1502_reg_1406;
reg   [0:0] icmp_ln86_1502_reg_1406_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1503_fu_422_p2;
reg   [0:0] icmp_ln86_1503_reg_1411;
reg   [0:0] icmp_ln86_1503_reg_1411_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1504_fu_428_p2;
reg   [0:0] icmp_ln86_1504_reg_1416;
reg   [0:0] icmp_ln86_1504_reg_1416_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1504_reg_1416_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1505_fu_434_p2;
reg   [0:0] icmp_ln86_1505_reg_1421;
reg   [0:0] icmp_ln86_1505_reg_1421_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1505_reg_1421_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1506_fu_440_p2;
reg   [0:0] icmp_ln86_1506_reg_1426;
reg   [0:0] icmp_ln86_1506_reg_1426_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1506_reg_1426_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1507_fu_446_p2;
reg   [0:0] icmp_ln86_1507_reg_1431;
reg   [0:0] icmp_ln86_1507_reg_1431_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1507_reg_1431_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1507_reg_1431_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1508_fu_452_p2;
reg   [0:0] icmp_ln86_1508_reg_1436;
reg   [0:0] icmp_ln86_1508_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1508_reg_1436_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1508_reg_1436_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1509_fu_458_p2;
reg   [0:0] icmp_ln86_1509_reg_1441;
reg   [0:0] icmp_ln86_1509_reg_1441_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1509_reg_1441_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1509_reg_1441_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1510_fu_464_p2;
reg   [0:0] icmp_ln86_1510_reg_1446;
reg   [0:0] icmp_ln86_1510_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1510_reg_1446_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1510_reg_1446_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1510_reg_1446_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1511_fu_470_p2;
reg   [0:0] icmp_ln86_1511_reg_1451;
reg   [0:0] icmp_ln86_1511_reg_1451_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1511_reg_1451_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1511_reg_1451_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1511_reg_1451_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1512_fu_476_p2;
reg   [0:0] icmp_ln86_1512_reg_1456;
reg   [0:0] icmp_ln86_1512_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1512_reg_1456_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1512_reg_1456_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1512_reg_1456_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1513_fu_482_p2;
reg   [0:0] icmp_ln86_1513_reg_1461;
reg   [0:0] icmp_ln86_1513_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1513_reg_1461_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1513_reg_1461_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1513_reg_1461_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1513_reg_1461_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1514_fu_488_p2;
reg   [0:0] icmp_ln86_1514_reg_1466;
reg   [0:0] icmp_ln86_1514_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1514_reg_1466_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1514_reg_1466_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1514_reg_1466_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1514_reg_1466_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1515_fu_494_p2;
reg   [0:0] icmp_ln86_1515_reg_1471;
reg   [0:0] icmp_ln86_1515_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1515_reg_1471_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1515_reg_1471_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1515_reg_1471_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1515_reg_1471_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1515_reg_1471_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_500_p2;
reg   [0:0] and_ln102_reg_1476;
reg   [0:0] and_ln102_reg_1476_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1476_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_511_p2;
reg   [0:0] and_ln104_reg_1486;
wire   [0:0] and_ln102_1624_fu_516_p2;
reg   [0:0] and_ln102_1624_reg_1492;
wire   [0:0] and_ln104_272_fu_525_p2;
reg   [0:0] and_ln104_272_reg_1499;
wire   [0:0] and_ln102_1628_fu_530_p2;
reg   [0:0] and_ln102_1628_reg_1504;
wire   [0:0] and_ln102_1629_fu_540_p2;
reg   [0:0] and_ln102_1629_reg_1510;
wire   [0:0] or_ln117_fu_556_p2;
reg   [0:0] or_ln117_reg_1516;
wire   [0:0] xor_ln104_fu_562_p2;
reg   [0:0] xor_ln104_reg_1521;
wire   [0:0] and_ln102_1625_fu_567_p2;
reg   [0:0] and_ln102_1625_reg_1527;
wire   [0:0] and_ln104_273_fu_576_p2;
reg   [0:0] and_ln104_273_reg_1533;
reg   [0:0] and_ln104_273_reg_1533_pp0_iter3_reg;
wire   [0:0] and_ln102_1630_fu_586_p2;
reg   [0:0] and_ln102_1630_reg_1539;
wire   [3:0] select_ln117_1450_fu_687_p3;
reg   [3:0] select_ln117_1450_reg_1544;
wire   [0:0] or_ln117_1310_fu_694_p2;
reg   [0:0] or_ln117_1310_reg_1549;
wire   [0:0] and_ln102_1623_fu_699_p2;
reg   [0:0] and_ln102_1623_reg_1555;
wire   [0:0] and_ln104_271_fu_708_p2;
reg   [0:0] and_ln104_271_reg_1561;
wire   [0:0] and_ln102_1626_fu_713_p2;
reg   [0:0] and_ln102_1626_reg_1567;
wire   [0:0] and_ln102_1632_fu_727_p2;
reg   [0:0] and_ln102_1632_reg_1573;
wire   [0:0] or_ln117_1314_fu_801_p2;
reg   [0:0] or_ln117_1314_reg_1579;
wire   [3:0] select_ln117_1456_fu_815_p3;
reg   [3:0] select_ln117_1456_reg_1584;
wire   [0:0] and_ln104_274_fu_828_p2;
reg   [0:0] and_ln104_274_reg_1589;
wire   [0:0] and_ln102_1627_fu_833_p2;
reg   [0:0] and_ln102_1627_reg_1594;
reg   [0:0] and_ln102_1627_reg_1594_pp0_iter5_reg;
wire   [0:0] and_ln104_275_fu_842_p2;
reg   [0:0] and_ln104_275_reg_1601;
reg   [0:0] and_ln104_275_reg_1601_pp0_iter5_reg;
reg   [0:0] and_ln104_275_reg_1601_pp0_iter6_reg;
wire   [0:0] and_ln102_1633_fu_857_p2;
reg   [0:0] and_ln102_1633_reg_1607;
wire   [0:0] or_ln117_1319_fu_940_p2;
reg   [0:0] or_ln117_1319_reg_1612;
wire   [4:0] select_ln117_1462_fu_952_p3;
reg   [4:0] select_ln117_1462_reg_1617;
wire   [0:0] or_ln117_1321_fu_960_p2;
reg   [0:0] or_ln117_1321_reg_1622;
wire   [0:0] or_ln117_1323_fu_966_p2;
reg   [0:0] or_ln117_1323_reg_1628;
reg   [0:0] or_ln117_1323_reg_1628_pp0_iter5_reg;
wire   [0:0] or_ln117_1325_fu_1042_p2;
reg   [0:0] or_ln117_1325_reg_1636;
wire   [4:0] select_ln117_1468_fu_1055_p3;
reg   [4:0] select_ln117_1468_reg_1641;
wire   [0:0] or_ln117_1329_fu_1117_p2;
reg   [0:0] or_ln117_1329_reg_1646;
wire   [4:0] select_ln117_1472_fu_1131_p3;
reg   [4:0] select_ln117_1472_reg_1651;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_705_fu_506_p2;
wire   [0:0] xor_ln104_707_fu_520_p2;
wire   [0:0] xor_ln104_711_fu_535_p2;
wire   [0:0] and_ln102_1637_fu_545_p2;
wire   [0:0] and_ln102_1638_fu_550_p2;
wire   [0:0] xor_ln104_708_fu_571_p2;
wire   [0:0] xor_ln104_712_fu_581_p2;
wire   [0:0] and_ln102_1640_fu_599_p2;
wire   [0:0] and_ln102_1636_fu_591_p2;
wire   [0:0] xor_ln117_fu_609_p2;
wire   [1:0] zext_ln117_fu_615_p1;
wire   [1:0] select_ln117_fu_619_p3;
wire   [1:0] select_ln117_1445_fu_626_p3;
wire   [0:0] and_ln102_1639_fu_595_p2;
wire   [2:0] zext_ln117_154_fu_633_p1;
wire   [0:0] or_ln117_1306_fu_637_p2;
wire   [2:0] select_ln117_1446_fu_642_p3;
wire   [0:0] or_ln117_1307_fu_649_p2;
wire   [0:0] and_ln102_1641_fu_604_p2;
wire   [2:0] select_ln117_1447_fu_653_p3;
wire   [0:0] or_ln117_1308_fu_661_p2;
wire   [2:0] select_ln117_1448_fu_667_p3;
wire   [2:0] select_ln117_1449_fu_675_p3;
wire   [3:0] zext_ln117_155_fu_683_p1;
wire   [0:0] xor_ln104_706_fu_703_p2;
wire   [0:0] xor_ln104_713_fu_718_p2;
wire   [0:0] and_ln102_1643_fu_736_p2;
wire   [0:0] and_ln102_1631_fu_723_p2;
wire   [0:0] and_ln102_1642_fu_732_p2;
wire   [0:0] or_ln117_1309_fu_751_p2;
wire   [0:0] and_ln102_1644_fu_741_p2;
wire   [3:0] select_ln117_1451_fu_756_p3;
wire   [0:0] or_ln117_1311_fu_763_p2;
wire   [3:0] select_ln117_1452_fu_768_p3;
wire   [0:0] or_ln117_1312_fu_775_p2;
wire   [0:0] and_ln102_1645_fu_746_p2;
wire   [3:0] select_ln117_1453_fu_779_p3;
wire   [0:0] or_ln117_1313_fu_787_p2;
wire   [3:0] select_ln117_1454_fu_793_p3;
wire   [3:0] select_ln117_1455_fu_807_p3;
wire   [0:0] xor_ln104_709_fu_823_p2;
wire   [0:0] xor_ln104_710_fu_837_p2;
wire   [0:0] xor_ln104_714_fu_847_p2;
wire   [0:0] and_ln102_1646_fu_862_p2;
wire   [0:0] xor_ln104_715_fu_852_p2;
wire   [0:0] and_ln102_1649_fu_876_p2;
wire   [0:0] and_ln102_1647_fu_867_p2;
wire   [0:0] or_ln117_1315_fu_886_p2;
wire   [3:0] select_ln117_1457_fu_891_p3;
wire   [0:0] and_ln102_1648_fu_872_p2;
wire   [4:0] zext_ln117_156_fu_898_p1;
wire   [0:0] or_ln117_1316_fu_902_p2;
wire   [4:0] select_ln117_1458_fu_907_p3;
wire   [0:0] or_ln117_1317_fu_914_p2;
wire   [0:0] and_ln102_1650_fu_881_p2;
wire   [4:0] select_ln117_1459_fu_918_p3;
wire   [0:0] or_ln117_1318_fu_926_p2;
wire   [4:0] select_ln117_1460_fu_932_p3;
wire   [4:0] select_ln117_1461_fu_944_p3;
wire   [0:0] xor_ln104_716_fu_970_p2;
wire   [0:0] and_ln102_1652_fu_983_p2;
wire   [0:0] and_ln102_1634_fu_975_p2;
wire   [0:0] and_ln102_1651_fu_979_p2;
wire   [0:0] or_ln117_1320_fu_998_p2;
wire   [0:0] and_ln102_1653_fu_988_p2;
wire   [4:0] select_ln117_1463_fu_1003_p3;
wire   [0:0] or_ln117_1322_fu_1010_p2;
wire   [4:0] select_ln117_1464_fu_1015_p3;
wire   [0:0] and_ln102_1654_fu_993_p2;
wire   [4:0] select_ln117_1465_fu_1022_p3;
wire   [0:0] or_ln117_1324_fu_1030_p2;
wire   [4:0] select_ln117_1466_fu_1035_p3;
wire   [4:0] select_ln117_1467_fu_1047_p3;
wire   [0:0] xor_ln104_717_fu_1063_p2;
wire   [0:0] and_ln102_1655_fu_1072_p2;
wire   [0:0] and_ln102_1635_fu_1068_p2;
wire   [0:0] and_ln102_1656_fu_1077_p2;
wire   [0:0] or_ln117_1326_fu_1087_p2;
wire   [0:0] or_ln117_1327_fu_1092_p2;
wire   [0:0] and_ln102_1657_fu_1082_p2;
wire   [4:0] select_ln117_1469_fu_1096_p3;
wire   [0:0] or_ln117_1328_fu_1103_p2;
wire   [4:0] select_ln117_1470_fu_1109_p3;
wire   [4:0] select_ln117_1471_fu_1123_p3;
wire   [0:0] xor_ln104_718_fu_1139_p2;
wire   [0:0] and_ln102_1658_fu_1144_p2;
wire   [0:0] and_ln102_1659_fu_1149_p2;
wire   [0:0] or_ln117_1330_fu_1154_p2;
wire   [11:0] agg_result_fu_1166_p65;
wire   [4:0] agg_result_fu_1166_p66;
wire   [11:0] agg_result_fu_1166_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
wire   [4:0] agg_result_fu_1166_p1;
wire   [4:0] agg_result_fu_1166_p3;
wire   [4:0] agg_result_fu_1166_p5;
wire   [4:0] agg_result_fu_1166_p7;
wire   [4:0] agg_result_fu_1166_p9;
wire   [4:0] agg_result_fu_1166_p11;
wire   [4:0] agg_result_fu_1166_p13;
wire   [4:0] agg_result_fu_1166_p15;
wire   [4:0] agg_result_fu_1166_p17;
wire   [4:0] agg_result_fu_1166_p19;
wire   [4:0] agg_result_fu_1166_p21;
wire   [4:0] agg_result_fu_1166_p23;
wire   [4:0] agg_result_fu_1166_p25;
wire   [4:0] agg_result_fu_1166_p27;
wire   [4:0] agg_result_fu_1166_p29;
wire   [4:0] agg_result_fu_1166_p31;
wire  signed [4:0] agg_result_fu_1166_p33;
wire  signed [4:0] agg_result_fu_1166_p35;
wire  signed [4:0] agg_result_fu_1166_p37;
wire  signed [4:0] agg_result_fu_1166_p39;
wire  signed [4:0] agg_result_fu_1166_p41;
wire  signed [4:0] agg_result_fu_1166_p43;
wire  signed [4:0] agg_result_fu_1166_p45;
wire  signed [4:0] agg_result_fu_1166_p47;
wire  signed [4:0] agg_result_fu_1166_p49;
wire  signed [4:0] agg_result_fu_1166_p51;
wire  signed [4:0] agg_result_fu_1166_p53;
wire  signed [4:0] agg_result_fu_1166_p55;
wire  signed [4:0] agg_result_fu_1166_p57;
wire  signed [4:0] agg_result_fu_1166_p59;
wire  signed [4:0] agg_result_fu_1166_p61;
wire  signed [4:0] agg_result_fu_1166_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_U61(
    .din0(12'd1943),
    .din1(12'd1805),
    .din2(12'd1659),
    .din3(12'd1505),
    .din4(12'd1157),
    .din5(12'd1338),
    .din6(12'd784),
    .din7(12'd1030),
    .din8(12'd629),
    .din9(12'd344),
    .din10(12'd108),
    .din11(12'd558),
    .din12(12'd3908),
    .din13(12'd159),
    .din14(12'd3678),
    .din15(12'd3922),
    .din16(12'd139),
    .din17(12'd3917),
    .din18(12'd162),
    .din19(12'd676),
    .din20(12'd3708),
    .din21(12'd3523),
    .din22(12'd3809),
    .din23(12'd4057),
    .din24(12'd3480),
    .din25(12'd3600),
    .din26(12'd3618),
    .din27(12'd3829),
    .din28(12'd126),
    .din29(12'd3836),
    .din30(12'd3862),
    .din31(12'd3532),
    .def(agg_result_fu_1166_p65),
    .sel(agg_result_fu_1166_p66),
    .dout(agg_result_fu_1166_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1623_reg_1555 <= and_ln102_1623_fu_699_p2;
        and_ln102_1624_reg_1492 <= and_ln102_1624_fu_516_p2;
        and_ln102_1625_reg_1527 <= and_ln102_1625_fu_567_p2;
        and_ln102_1626_reg_1567 <= and_ln102_1626_fu_713_p2;
        and_ln102_1627_reg_1594 <= and_ln102_1627_fu_833_p2;
        and_ln102_1627_reg_1594_pp0_iter5_reg <= and_ln102_1627_reg_1594;
        and_ln102_1628_reg_1504 <= and_ln102_1628_fu_530_p2;
        and_ln102_1629_reg_1510 <= and_ln102_1629_fu_540_p2;
        and_ln102_1630_reg_1539 <= and_ln102_1630_fu_586_p2;
        and_ln102_1632_reg_1573 <= and_ln102_1632_fu_727_p2;
        and_ln102_1633_reg_1607 <= and_ln102_1633_fu_857_p2;
        and_ln102_reg_1476 <= and_ln102_fu_500_p2;
        and_ln102_reg_1476_pp0_iter1_reg <= and_ln102_reg_1476;
        and_ln102_reg_1476_pp0_iter2_reg <= and_ln102_reg_1476_pp0_iter1_reg;
        and_ln104_271_reg_1561 <= and_ln104_271_fu_708_p2;
        and_ln104_272_reg_1499 <= and_ln104_272_fu_525_p2;
        and_ln104_273_reg_1533 <= and_ln104_273_fu_576_p2;
        and_ln104_273_reg_1533_pp0_iter3_reg <= and_ln104_273_reg_1533;
        and_ln104_274_reg_1589 <= and_ln104_274_fu_828_p2;
        and_ln104_275_reg_1601 <= and_ln104_275_fu_842_p2;
        and_ln104_275_reg_1601_pp0_iter5_reg <= and_ln104_275_reg_1601;
        and_ln104_275_reg_1601_pp0_iter6_reg <= and_ln104_275_reg_1601_pp0_iter5_reg;
        and_ln104_reg_1486 <= and_ln104_fu_511_p2;
        icmp_ln86_1486_reg_1313 <= icmp_ln86_1486_fu_320_p2;
        icmp_ln86_1487_reg_1318 <= icmp_ln86_1487_fu_326_p2;
        icmp_ln86_1487_reg_1318_pp0_iter1_reg <= icmp_ln86_1487_reg_1318;
        icmp_ln86_1487_reg_1318_pp0_iter2_reg <= icmp_ln86_1487_reg_1318_pp0_iter1_reg;
        icmp_ln86_1488_reg_1324 <= icmp_ln86_1488_fu_332_p2;
        icmp_ln86_1489_reg_1330 <= icmp_ln86_1489_fu_338_p2;
        icmp_ln86_1489_reg_1330_pp0_iter1_reg <= icmp_ln86_1489_reg_1330;
        icmp_ln86_1490_reg_1336 <= icmp_ln86_1490_fu_344_p2;
        icmp_ln86_1490_reg_1336_pp0_iter1_reg <= icmp_ln86_1490_reg_1336;
        icmp_ln86_1490_reg_1336_pp0_iter2_reg <= icmp_ln86_1490_reg_1336_pp0_iter1_reg;
        icmp_ln86_1490_reg_1336_pp0_iter3_reg <= icmp_ln86_1490_reg_1336_pp0_iter2_reg;
        icmp_ln86_1491_reg_1342 <= icmp_ln86_1491_fu_350_p2;
        icmp_ln86_1491_reg_1342_pp0_iter1_reg <= icmp_ln86_1491_reg_1342;
        icmp_ln86_1491_reg_1342_pp0_iter2_reg <= icmp_ln86_1491_reg_1342_pp0_iter1_reg;
        icmp_ln86_1491_reg_1342_pp0_iter3_reg <= icmp_ln86_1491_reg_1342_pp0_iter2_reg;
        icmp_ln86_1492_reg_1348 <= icmp_ln86_1492_fu_356_p2;
        icmp_ln86_1493_reg_1354 <= icmp_ln86_1493_fu_362_p2;
        icmp_ln86_1493_reg_1354_pp0_iter1_reg <= icmp_ln86_1493_reg_1354;
        icmp_ln86_1494_reg_1360 <= icmp_ln86_1494_fu_368_p2;
        icmp_ln86_1494_reg_1360_pp0_iter1_reg <= icmp_ln86_1494_reg_1360;
        icmp_ln86_1494_reg_1360_pp0_iter2_reg <= icmp_ln86_1494_reg_1360_pp0_iter1_reg;
        icmp_ln86_1495_reg_1366 <= icmp_ln86_1495_fu_374_p2;
        icmp_ln86_1495_reg_1366_pp0_iter1_reg <= icmp_ln86_1495_reg_1366;
        icmp_ln86_1495_reg_1366_pp0_iter2_reg <= icmp_ln86_1495_reg_1366_pp0_iter1_reg;
        icmp_ln86_1495_reg_1366_pp0_iter3_reg <= icmp_ln86_1495_reg_1366_pp0_iter2_reg;
        icmp_ln86_1496_reg_1372 <= icmp_ln86_1496_fu_380_p2;
        icmp_ln86_1496_reg_1372_pp0_iter1_reg <= icmp_ln86_1496_reg_1372;
        icmp_ln86_1496_reg_1372_pp0_iter2_reg <= icmp_ln86_1496_reg_1372_pp0_iter1_reg;
        icmp_ln86_1496_reg_1372_pp0_iter3_reg <= icmp_ln86_1496_reg_1372_pp0_iter2_reg;
        icmp_ln86_1497_reg_1378 <= icmp_ln86_1497_fu_386_p2;
        icmp_ln86_1497_reg_1378_pp0_iter1_reg <= icmp_ln86_1497_reg_1378;
        icmp_ln86_1497_reg_1378_pp0_iter2_reg <= icmp_ln86_1497_reg_1378_pp0_iter1_reg;
        icmp_ln86_1497_reg_1378_pp0_iter3_reg <= icmp_ln86_1497_reg_1378_pp0_iter2_reg;
        icmp_ln86_1497_reg_1378_pp0_iter4_reg <= icmp_ln86_1497_reg_1378_pp0_iter3_reg;
        icmp_ln86_1498_reg_1384 <= icmp_ln86_1498_fu_392_p2;
        icmp_ln86_1498_reg_1384_pp0_iter1_reg <= icmp_ln86_1498_reg_1384;
        icmp_ln86_1498_reg_1384_pp0_iter2_reg <= icmp_ln86_1498_reg_1384_pp0_iter1_reg;
        icmp_ln86_1498_reg_1384_pp0_iter3_reg <= icmp_ln86_1498_reg_1384_pp0_iter2_reg;
        icmp_ln86_1498_reg_1384_pp0_iter4_reg <= icmp_ln86_1498_reg_1384_pp0_iter3_reg;
        icmp_ln86_1498_reg_1384_pp0_iter5_reg <= icmp_ln86_1498_reg_1384_pp0_iter4_reg;
        icmp_ln86_1499_reg_1390 <= icmp_ln86_1499_fu_398_p2;
        icmp_ln86_1499_reg_1390_pp0_iter1_reg <= icmp_ln86_1499_reg_1390;
        icmp_ln86_1499_reg_1390_pp0_iter2_reg <= icmp_ln86_1499_reg_1390_pp0_iter1_reg;
        icmp_ln86_1499_reg_1390_pp0_iter3_reg <= icmp_ln86_1499_reg_1390_pp0_iter2_reg;
        icmp_ln86_1499_reg_1390_pp0_iter4_reg <= icmp_ln86_1499_reg_1390_pp0_iter3_reg;
        icmp_ln86_1499_reg_1390_pp0_iter5_reg <= icmp_ln86_1499_reg_1390_pp0_iter4_reg;
        icmp_ln86_1499_reg_1390_pp0_iter6_reg <= icmp_ln86_1499_reg_1390_pp0_iter5_reg;
        icmp_ln86_1500_reg_1396 <= icmp_ln86_1500_fu_404_p2;
        icmp_ln86_1500_reg_1396_pp0_iter1_reg <= icmp_ln86_1500_reg_1396;
        icmp_ln86_1501_reg_1401 <= icmp_ln86_1501_fu_410_p2;
        icmp_ln86_1502_reg_1406 <= icmp_ln86_1502_fu_416_p2;
        icmp_ln86_1502_reg_1406_pp0_iter1_reg <= icmp_ln86_1502_reg_1406;
        icmp_ln86_1503_reg_1411 <= icmp_ln86_1503_fu_422_p2;
        icmp_ln86_1503_reg_1411_pp0_iter1_reg <= icmp_ln86_1503_reg_1411;
        icmp_ln86_1504_reg_1416 <= icmp_ln86_1504_fu_428_p2;
        icmp_ln86_1504_reg_1416_pp0_iter1_reg <= icmp_ln86_1504_reg_1416;
        icmp_ln86_1504_reg_1416_pp0_iter2_reg <= icmp_ln86_1504_reg_1416_pp0_iter1_reg;
        icmp_ln86_1505_reg_1421 <= icmp_ln86_1505_fu_434_p2;
        icmp_ln86_1505_reg_1421_pp0_iter1_reg <= icmp_ln86_1505_reg_1421;
        icmp_ln86_1505_reg_1421_pp0_iter2_reg <= icmp_ln86_1505_reg_1421_pp0_iter1_reg;
        icmp_ln86_1506_reg_1426 <= icmp_ln86_1506_fu_440_p2;
        icmp_ln86_1506_reg_1426_pp0_iter1_reg <= icmp_ln86_1506_reg_1426;
        icmp_ln86_1506_reg_1426_pp0_iter2_reg <= icmp_ln86_1506_reg_1426_pp0_iter1_reg;
        icmp_ln86_1507_reg_1431 <= icmp_ln86_1507_fu_446_p2;
        icmp_ln86_1507_reg_1431_pp0_iter1_reg <= icmp_ln86_1507_reg_1431;
        icmp_ln86_1507_reg_1431_pp0_iter2_reg <= icmp_ln86_1507_reg_1431_pp0_iter1_reg;
        icmp_ln86_1507_reg_1431_pp0_iter3_reg <= icmp_ln86_1507_reg_1431_pp0_iter2_reg;
        icmp_ln86_1508_reg_1436 <= icmp_ln86_1508_fu_452_p2;
        icmp_ln86_1508_reg_1436_pp0_iter1_reg <= icmp_ln86_1508_reg_1436;
        icmp_ln86_1508_reg_1436_pp0_iter2_reg <= icmp_ln86_1508_reg_1436_pp0_iter1_reg;
        icmp_ln86_1508_reg_1436_pp0_iter3_reg <= icmp_ln86_1508_reg_1436_pp0_iter2_reg;
        icmp_ln86_1509_reg_1441 <= icmp_ln86_1509_fu_458_p2;
        icmp_ln86_1509_reg_1441_pp0_iter1_reg <= icmp_ln86_1509_reg_1441;
        icmp_ln86_1509_reg_1441_pp0_iter2_reg <= icmp_ln86_1509_reg_1441_pp0_iter1_reg;
        icmp_ln86_1509_reg_1441_pp0_iter3_reg <= icmp_ln86_1509_reg_1441_pp0_iter2_reg;
        icmp_ln86_1510_reg_1446 <= icmp_ln86_1510_fu_464_p2;
        icmp_ln86_1510_reg_1446_pp0_iter1_reg <= icmp_ln86_1510_reg_1446;
        icmp_ln86_1510_reg_1446_pp0_iter2_reg <= icmp_ln86_1510_reg_1446_pp0_iter1_reg;
        icmp_ln86_1510_reg_1446_pp0_iter3_reg <= icmp_ln86_1510_reg_1446_pp0_iter2_reg;
        icmp_ln86_1510_reg_1446_pp0_iter4_reg <= icmp_ln86_1510_reg_1446_pp0_iter3_reg;
        icmp_ln86_1511_reg_1451 <= icmp_ln86_1511_fu_470_p2;
        icmp_ln86_1511_reg_1451_pp0_iter1_reg <= icmp_ln86_1511_reg_1451;
        icmp_ln86_1511_reg_1451_pp0_iter2_reg <= icmp_ln86_1511_reg_1451_pp0_iter1_reg;
        icmp_ln86_1511_reg_1451_pp0_iter3_reg <= icmp_ln86_1511_reg_1451_pp0_iter2_reg;
        icmp_ln86_1511_reg_1451_pp0_iter4_reg <= icmp_ln86_1511_reg_1451_pp0_iter3_reg;
        icmp_ln86_1512_reg_1456 <= icmp_ln86_1512_fu_476_p2;
        icmp_ln86_1512_reg_1456_pp0_iter1_reg <= icmp_ln86_1512_reg_1456;
        icmp_ln86_1512_reg_1456_pp0_iter2_reg <= icmp_ln86_1512_reg_1456_pp0_iter1_reg;
        icmp_ln86_1512_reg_1456_pp0_iter3_reg <= icmp_ln86_1512_reg_1456_pp0_iter2_reg;
        icmp_ln86_1512_reg_1456_pp0_iter4_reg <= icmp_ln86_1512_reg_1456_pp0_iter3_reg;
        icmp_ln86_1513_reg_1461 <= icmp_ln86_1513_fu_482_p2;
        icmp_ln86_1513_reg_1461_pp0_iter1_reg <= icmp_ln86_1513_reg_1461;
        icmp_ln86_1513_reg_1461_pp0_iter2_reg <= icmp_ln86_1513_reg_1461_pp0_iter1_reg;
        icmp_ln86_1513_reg_1461_pp0_iter3_reg <= icmp_ln86_1513_reg_1461_pp0_iter2_reg;
        icmp_ln86_1513_reg_1461_pp0_iter4_reg <= icmp_ln86_1513_reg_1461_pp0_iter3_reg;
        icmp_ln86_1513_reg_1461_pp0_iter5_reg <= icmp_ln86_1513_reg_1461_pp0_iter4_reg;
        icmp_ln86_1514_reg_1466 <= icmp_ln86_1514_fu_488_p2;
        icmp_ln86_1514_reg_1466_pp0_iter1_reg <= icmp_ln86_1514_reg_1466;
        icmp_ln86_1514_reg_1466_pp0_iter2_reg <= icmp_ln86_1514_reg_1466_pp0_iter1_reg;
        icmp_ln86_1514_reg_1466_pp0_iter3_reg <= icmp_ln86_1514_reg_1466_pp0_iter2_reg;
        icmp_ln86_1514_reg_1466_pp0_iter4_reg <= icmp_ln86_1514_reg_1466_pp0_iter3_reg;
        icmp_ln86_1514_reg_1466_pp0_iter5_reg <= icmp_ln86_1514_reg_1466_pp0_iter4_reg;
        icmp_ln86_1515_reg_1471 <= icmp_ln86_1515_fu_494_p2;
        icmp_ln86_1515_reg_1471_pp0_iter1_reg <= icmp_ln86_1515_reg_1471;
        icmp_ln86_1515_reg_1471_pp0_iter2_reg <= icmp_ln86_1515_reg_1471_pp0_iter1_reg;
        icmp_ln86_1515_reg_1471_pp0_iter3_reg <= icmp_ln86_1515_reg_1471_pp0_iter2_reg;
        icmp_ln86_1515_reg_1471_pp0_iter4_reg <= icmp_ln86_1515_reg_1471_pp0_iter3_reg;
        icmp_ln86_1515_reg_1471_pp0_iter5_reg <= icmp_ln86_1515_reg_1471_pp0_iter4_reg;
        icmp_ln86_1515_reg_1471_pp0_iter6_reg <= icmp_ln86_1515_reg_1471_pp0_iter5_reg;
        icmp_ln86_reg_1302 <= icmp_ln86_fu_314_p2;
        icmp_ln86_reg_1302_pp0_iter1_reg <= icmp_ln86_reg_1302;
        icmp_ln86_reg_1302_pp0_iter2_reg <= icmp_ln86_reg_1302_pp0_iter1_reg;
        icmp_ln86_reg_1302_pp0_iter3_reg <= icmp_ln86_reg_1302_pp0_iter2_reg;
        or_ln117_1310_reg_1549 <= or_ln117_1310_fu_694_p2;
        or_ln117_1314_reg_1579 <= or_ln117_1314_fu_801_p2;
        or_ln117_1319_reg_1612 <= or_ln117_1319_fu_940_p2;
        or_ln117_1321_reg_1622 <= or_ln117_1321_fu_960_p2;
        or_ln117_1323_reg_1628 <= or_ln117_1323_fu_966_p2;
        or_ln117_1323_reg_1628_pp0_iter5_reg <= or_ln117_1323_reg_1628;
        or_ln117_1325_reg_1636 <= or_ln117_1325_fu_1042_p2;
        or_ln117_1329_reg_1646 <= or_ln117_1329_fu_1117_p2;
        or_ln117_reg_1516 <= or_ln117_fu_556_p2;
        select_ln117_1450_reg_1544 <= select_ln117_1450_fu_687_p3;
        select_ln117_1456_reg_1584 <= select_ln117_1456_fu_815_p3;
        select_ln117_1462_reg_1617 <= select_ln117_1462_fu_952_p3;
        select_ln117_1468_reg_1641 <= select_ln117_1468_fu_1055_p3;
        select_ln117_1472_reg_1651 <= select_ln117_1472_fu_1131_p3;
        xor_ln104_reg_1521 <= xor_ln104_fu_562_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1166_p65 = 'bx;

assign agg_result_fu_1166_p66 = ((or_ln117_1330_fu_1154_p2[0:0] == 1'b1) ? select_ln117_1472_reg_1651 : 5'd31);

assign and_ln102_1623_fu_699_p2 = (xor_ln104_reg_1521 & icmp_ln86_1487_reg_1318_pp0_iter2_reg);

assign and_ln102_1624_fu_516_p2 = (icmp_ln86_1488_reg_1324 & and_ln102_reg_1476);

assign and_ln102_1625_fu_567_p2 = (icmp_ln86_1489_reg_1330_pp0_iter1_reg & and_ln104_reg_1486);

assign and_ln102_1626_fu_713_p2 = (icmp_ln86_1490_reg_1336_pp0_iter2_reg & and_ln102_1623_fu_699_p2);

assign and_ln102_1627_fu_833_p2 = (icmp_ln86_1491_reg_1342_pp0_iter3_reg & and_ln104_271_reg_1561);

assign and_ln102_1628_fu_530_p2 = (icmp_ln86_1492_reg_1348 & and_ln102_1624_fu_516_p2);

assign and_ln102_1629_fu_540_p2 = (icmp_ln86_1493_reg_1354 & and_ln104_272_fu_525_p2);

assign and_ln102_1630_fu_586_p2 = (icmp_ln86_1494_reg_1360_pp0_iter1_reg & and_ln102_1625_fu_567_p2);

assign and_ln102_1631_fu_723_p2 = (icmp_ln86_1495_reg_1366_pp0_iter2_reg & and_ln104_273_reg_1533);

assign and_ln102_1632_fu_727_p2 = (icmp_ln86_1496_reg_1372_pp0_iter2_reg & and_ln102_1626_fu_713_p2);

assign and_ln102_1633_fu_857_p2 = (icmp_ln86_1497_reg_1378_pp0_iter3_reg & and_ln104_274_fu_828_p2);

assign and_ln102_1634_fu_975_p2 = (icmp_ln86_1498_reg_1384_pp0_iter4_reg & and_ln102_1627_reg_1594);

assign and_ln102_1635_fu_1068_p2 = (icmp_ln86_1499_reg_1390_pp0_iter5_reg & and_ln104_275_reg_1601_pp0_iter5_reg);

assign and_ln102_1636_fu_591_p2 = (icmp_ln86_1500_reg_1396_pp0_iter1_reg & and_ln102_1628_reg_1504);

assign and_ln102_1637_fu_545_p2 = (xor_ln104_711_fu_535_p2 & icmp_ln86_1501_reg_1401);

assign and_ln102_1638_fu_550_p2 = (and_ln102_1637_fu_545_p2 & and_ln102_1624_fu_516_p2);

assign and_ln102_1639_fu_595_p2 = (icmp_ln86_1502_reg_1406_pp0_iter1_reg & and_ln102_1629_reg_1510);

assign and_ln102_1640_fu_599_p2 = (xor_ln104_712_fu_581_p2 & icmp_ln86_1503_reg_1411_pp0_iter1_reg);

assign and_ln102_1641_fu_604_p2 = (and_ln104_272_reg_1499 & and_ln102_1640_fu_599_p2);

assign and_ln102_1642_fu_732_p2 = (icmp_ln86_1504_reg_1416_pp0_iter2_reg & and_ln102_1630_reg_1539);

assign and_ln102_1643_fu_736_p2 = (xor_ln104_713_fu_718_p2 & icmp_ln86_1505_reg_1421_pp0_iter2_reg);

assign and_ln102_1644_fu_741_p2 = (and_ln102_1643_fu_736_p2 & and_ln102_1625_reg_1527);

assign and_ln102_1645_fu_746_p2 = (icmp_ln86_1506_reg_1426_pp0_iter2_reg & and_ln102_1631_fu_723_p2);

assign and_ln102_1646_fu_862_p2 = (xor_ln104_714_fu_847_p2 & icmp_ln86_1507_reg_1431_pp0_iter3_reg);

assign and_ln102_1647_fu_867_p2 = (and_ln104_273_reg_1533_pp0_iter3_reg & and_ln102_1646_fu_862_p2);

assign and_ln102_1648_fu_872_p2 = (icmp_ln86_1508_reg_1436_pp0_iter3_reg & and_ln102_1632_reg_1573);

assign and_ln102_1649_fu_876_p2 = (xor_ln104_715_fu_852_p2 & icmp_ln86_1509_reg_1441_pp0_iter3_reg);

assign and_ln102_1650_fu_881_p2 = (and_ln102_1649_fu_876_p2 & and_ln102_1626_reg_1567);

assign and_ln102_1651_fu_979_p2 = (icmp_ln86_1510_reg_1446_pp0_iter4_reg & and_ln102_1633_reg_1607);

assign and_ln102_1652_fu_983_p2 = (xor_ln104_716_fu_970_p2 & icmp_ln86_1511_reg_1451_pp0_iter4_reg);

assign and_ln102_1653_fu_988_p2 = (and_ln104_274_reg_1589 & and_ln102_1652_fu_983_p2);

assign and_ln102_1654_fu_993_p2 = (icmp_ln86_1512_reg_1456_pp0_iter4_reg & and_ln102_1634_fu_975_p2);

assign and_ln102_1655_fu_1072_p2 = (xor_ln104_717_fu_1063_p2 & icmp_ln86_1513_reg_1461_pp0_iter5_reg);

assign and_ln102_1656_fu_1077_p2 = (and_ln102_1655_fu_1072_p2 & and_ln102_1627_reg_1594_pp0_iter5_reg);

assign and_ln102_1657_fu_1082_p2 = (icmp_ln86_1514_reg_1466_pp0_iter5_reg & and_ln102_1635_fu_1068_p2);

assign and_ln102_1658_fu_1144_p2 = (xor_ln104_718_fu_1139_p2 & icmp_ln86_1515_reg_1471_pp0_iter6_reg);

assign and_ln102_1659_fu_1149_p2 = (and_ln104_275_reg_1601_pp0_iter6_reg & and_ln102_1658_fu_1144_p2);

assign and_ln102_fu_500_p2 = (icmp_ln86_fu_314_p2 & icmp_ln86_1486_fu_320_p2);

assign and_ln104_271_fu_708_p2 = (xor_ln104_reg_1521 & xor_ln104_706_fu_703_p2);

assign and_ln104_272_fu_525_p2 = (xor_ln104_707_fu_520_p2 & and_ln102_reg_1476);

assign and_ln104_273_fu_576_p2 = (xor_ln104_708_fu_571_p2 & and_ln104_reg_1486);

assign and_ln104_274_fu_828_p2 = (xor_ln104_709_fu_823_p2 & and_ln102_1623_reg_1555);

assign and_ln104_275_fu_842_p2 = (xor_ln104_710_fu_837_p2 & and_ln104_271_reg_1561);

assign and_ln104_fu_511_p2 = (xor_ln104_705_fu_506_p2 & icmp_ln86_reg_1302);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1166_p67;

assign icmp_ln86_1486_fu_320_p2 = (($signed(p_read10_int_reg) < $signed(18'd261747)) ? 1'b1 : 1'b0);

assign icmp_ln86_1487_fu_326_p2 = (($signed(p_read9_int_reg) < $signed(18'd262105)) ? 1'b1 : 1'b0);

assign icmp_ln86_1488_fu_332_p2 = (($signed(p_read10_int_reg) < $signed(18'd261133)) ? 1'b1 : 1'b0);

assign icmp_ln86_1489_fu_338_p2 = (($signed(p_read10_int_reg) < $signed(18'd170)) ? 1'b1 : 1'b0);

assign icmp_ln86_1490_fu_344_p2 = (($signed(p_read10_int_reg) < $signed(18'd784)) ? 1'b1 : 1'b0);

assign icmp_ln86_1491_fu_350_p2 = (($signed(p_read4_int_reg) < $signed(18'd43)) ? 1'b1 : 1'b0);

assign icmp_ln86_1492_fu_356_p2 = (($signed(p_read10_int_reg) < $signed(18'd260803)) ? 1'b1 : 1'b0);

assign icmp_ln86_1493_fu_362_p2 = (($signed(p_read10_int_reg) < $signed(18'd261464)) ? 1'b1 : 1'b0);

assign icmp_ln86_1494_fu_368_p2 = (($signed(p_read8_int_reg) < $signed(18'd1126)) ? 1'b1 : 1'b0);

assign icmp_ln86_1495_fu_374_p2 = (($signed(p_read10_int_reg) < $signed(18'd690)) ? 1'b1 : 1'b0);

assign icmp_ln86_1496_fu_380_p2 = (($signed(p_read6_int_reg) < $signed(18'd520)) ? 1'b1 : 1'b0);

assign icmp_ln86_1497_fu_386_p2 = (($signed(p_read4_int_reg) < $signed(18'd261637)) ? 1'b1 : 1'b0);

assign icmp_ln86_1498_fu_392_p2 = (($signed(p_read7_int_reg) < $signed(18'd261877)) ? 1'b1 : 1'b0);

assign icmp_ln86_1499_fu_398_p2 = (($signed(p_read5_int_reg) < $signed(18'd1065)) ? 1'b1 : 1'b0);

assign icmp_ln86_1500_fu_404_p2 = (($signed(p_read10_int_reg) < $signed(18'd260614)) ? 1'b1 : 1'b0);

assign icmp_ln86_1501_fu_410_p2 = (($signed(p_read10_int_reg) < $signed(18'd260944)) ? 1'b1 : 1'b0);

assign icmp_ln86_1502_fu_416_p2 = (($signed(p_read5_int_reg) < $signed(18'd261513)) ? 1'b1 : 1'b0);

assign icmp_ln86_1503_fu_422_p2 = (($signed(p_read4_int_reg) < $signed(18'd261290)) ? 1'b1 : 1'b0);

assign icmp_ln86_1504_fu_428_p2 = (($signed(p_read10_int_reg) < $signed(18'd262125)) ? 1'b1 : 1'b0);

assign icmp_ln86_1505_fu_434_p2 = (($signed(p_read3_int_reg) < $signed(18'd261160)) ? 1'b1 : 1'b0);

assign icmp_ln86_1506_fu_440_p2 = (($signed(p_read4_int_reg) < $signed(18'd261334)) ? 1'b1 : 1'b0);

assign icmp_ln86_1507_fu_446_p2 = (($signed(p_read4_int_reg) < $signed(18'd261469)) ? 1'b1 : 1'b0);

assign icmp_ln86_1508_fu_452_p2 = (($signed(p_read4_int_reg) < $signed(18'd261741)) ? 1'b1 : 1'b0);

assign icmp_ln86_1509_fu_458_p2 = (($signed(p_read1_int_reg) < $signed(18'd259)) ? 1'b1 : 1'b0);

assign icmp_ln86_1510_fu_464_p2 = (($signed(p_read10_int_reg) < $signed(18'd1257)) ? 1'b1 : 1'b0);

assign icmp_ln86_1511_fu_470_p2 = (($signed(p_read1_int_reg) < $signed(18'd260987)) ? 1'b1 : 1'b0);

assign icmp_ln86_1512_fu_476_p2 = (($signed(p_read10_int_reg) < $signed(18'd76)) ? 1'b1 : 1'b0);

assign icmp_ln86_1513_fu_482_p2 = (($signed(p_read6_int_reg) < $signed(18'd1969)) ? 1'b1 : 1'b0);

assign icmp_ln86_1514_fu_488_p2 = (($signed(p_read2_int_reg) < $signed(18'd212)) ? 1'b1 : 1'b0);

assign icmp_ln86_1515_fu_494_p2 = (($signed(p_read9_int_reg) < $signed(18'd1218)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_314_p2 = (($signed(p_read9_int_reg) < $signed(18'd261811)) ? 1'b1 : 1'b0);

assign or_ln117_1306_fu_637_p2 = (and_ln102_1639_fu_595_p2 | and_ln102_1624_reg_1492);

assign or_ln117_1307_fu_649_p2 = (and_ln102_1629_reg_1510 | and_ln102_1624_reg_1492);

assign or_ln117_1308_fu_661_p2 = (or_ln117_1307_fu_649_p2 | and_ln102_1641_fu_604_p2);

assign or_ln117_1309_fu_751_p2 = (and_ln102_reg_1476_pp0_iter2_reg | and_ln102_1642_fu_732_p2);

assign or_ln117_1310_fu_694_p2 = (and_ln102_reg_1476_pp0_iter1_reg | and_ln102_1630_fu_586_p2);

assign or_ln117_1311_fu_763_p2 = (or_ln117_1310_reg_1549 | and_ln102_1644_fu_741_p2);

assign or_ln117_1312_fu_775_p2 = (and_ln102_reg_1476_pp0_iter2_reg | and_ln102_1625_reg_1527);

assign or_ln117_1313_fu_787_p2 = (or_ln117_1312_fu_775_p2 | and_ln102_1645_fu_746_p2);

assign or_ln117_1314_fu_801_p2 = (or_ln117_1312_fu_775_p2 | and_ln102_1631_fu_723_p2);

assign or_ln117_1315_fu_886_p2 = (or_ln117_1314_reg_1579 | and_ln102_1647_fu_867_p2);

assign or_ln117_1316_fu_902_p2 = (icmp_ln86_reg_1302_pp0_iter3_reg | and_ln102_1648_fu_872_p2);

assign or_ln117_1317_fu_914_p2 = (icmp_ln86_reg_1302_pp0_iter3_reg | and_ln102_1632_reg_1573);

assign or_ln117_1318_fu_926_p2 = (or_ln117_1317_fu_914_p2 | and_ln102_1650_fu_881_p2);

assign or_ln117_1319_fu_940_p2 = (icmp_ln86_reg_1302_pp0_iter3_reg | and_ln102_1626_reg_1567);

assign or_ln117_1320_fu_998_p2 = (or_ln117_1319_reg_1612 | and_ln102_1651_fu_979_p2);

assign or_ln117_1321_fu_960_p2 = (or_ln117_1319_fu_940_p2 | and_ln102_1633_fu_857_p2);

assign or_ln117_1322_fu_1010_p2 = (or_ln117_1321_reg_1622 | and_ln102_1653_fu_988_p2);

assign or_ln117_1323_fu_966_p2 = (icmp_ln86_reg_1302_pp0_iter3_reg | and_ln102_1623_reg_1555);

assign or_ln117_1324_fu_1030_p2 = (or_ln117_1323_reg_1628 | and_ln102_1654_fu_993_p2);

assign or_ln117_1325_fu_1042_p2 = (or_ln117_1323_reg_1628 | and_ln102_1634_fu_975_p2);

assign or_ln117_1326_fu_1087_p2 = (or_ln117_1325_reg_1636 | and_ln102_1656_fu_1077_p2);

assign or_ln117_1327_fu_1092_p2 = (or_ln117_1323_reg_1628_pp0_iter5_reg | and_ln102_1627_reg_1594_pp0_iter5_reg);

assign or_ln117_1328_fu_1103_p2 = (or_ln117_1327_fu_1092_p2 | and_ln102_1657_fu_1082_p2);

assign or_ln117_1329_fu_1117_p2 = (or_ln117_1327_fu_1092_p2 | and_ln102_1635_fu_1068_p2);

assign or_ln117_1330_fu_1154_p2 = (or_ln117_1329_reg_1646 | and_ln102_1659_fu_1149_p2);

assign or_ln117_fu_556_p2 = (and_ln102_1638_fu_550_p2 | and_ln102_1628_fu_530_p2);

assign select_ln117_1445_fu_626_p3 = ((or_ln117_reg_1516[0:0] == 1'b1) ? select_ln117_fu_619_p3 : 2'd3);

assign select_ln117_1446_fu_642_p3 = ((and_ln102_1624_reg_1492[0:0] == 1'b1) ? zext_ln117_154_fu_633_p1 : 3'd4);

assign select_ln117_1447_fu_653_p3 = ((or_ln117_1306_fu_637_p2[0:0] == 1'b1) ? select_ln117_1446_fu_642_p3 : 3'd5);

assign select_ln117_1448_fu_667_p3 = ((or_ln117_1307_fu_649_p2[0:0] == 1'b1) ? select_ln117_1447_fu_653_p3 : 3'd6);

assign select_ln117_1449_fu_675_p3 = ((or_ln117_1308_fu_661_p2[0:0] == 1'b1) ? select_ln117_1448_fu_667_p3 : 3'd7);

assign select_ln117_1450_fu_687_p3 = ((and_ln102_reg_1476_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_155_fu_683_p1 : 4'd8);

assign select_ln117_1451_fu_756_p3 = ((or_ln117_1309_fu_751_p2[0:0] == 1'b1) ? select_ln117_1450_reg_1544 : 4'd9);

assign select_ln117_1452_fu_768_p3 = ((or_ln117_1310_reg_1549[0:0] == 1'b1) ? select_ln117_1451_fu_756_p3 : 4'd10);

assign select_ln117_1453_fu_779_p3 = ((or_ln117_1311_fu_763_p2[0:0] == 1'b1) ? select_ln117_1452_fu_768_p3 : 4'd11);

assign select_ln117_1454_fu_793_p3 = ((or_ln117_1312_fu_775_p2[0:0] == 1'b1) ? select_ln117_1453_fu_779_p3 : 4'd12);

assign select_ln117_1455_fu_807_p3 = ((or_ln117_1313_fu_787_p2[0:0] == 1'b1) ? select_ln117_1454_fu_793_p3 : 4'd13);

assign select_ln117_1456_fu_815_p3 = ((or_ln117_1314_fu_801_p2[0:0] == 1'b1) ? select_ln117_1455_fu_807_p3 : 4'd14);

assign select_ln117_1457_fu_891_p3 = ((or_ln117_1315_fu_886_p2[0:0] == 1'b1) ? select_ln117_1456_reg_1584 : 4'd15);

assign select_ln117_1458_fu_907_p3 = ((icmp_ln86_reg_1302_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_156_fu_898_p1 : 5'd16);

assign select_ln117_1459_fu_918_p3 = ((or_ln117_1316_fu_902_p2[0:0] == 1'b1) ? select_ln117_1458_fu_907_p3 : 5'd17);

assign select_ln117_1460_fu_932_p3 = ((or_ln117_1317_fu_914_p2[0:0] == 1'b1) ? select_ln117_1459_fu_918_p3 : 5'd18);

assign select_ln117_1461_fu_944_p3 = ((or_ln117_1318_fu_926_p2[0:0] == 1'b1) ? select_ln117_1460_fu_932_p3 : 5'd19);

assign select_ln117_1462_fu_952_p3 = ((or_ln117_1319_fu_940_p2[0:0] == 1'b1) ? select_ln117_1461_fu_944_p3 : 5'd20);

assign select_ln117_1463_fu_1003_p3 = ((or_ln117_1320_fu_998_p2[0:0] == 1'b1) ? select_ln117_1462_reg_1617 : 5'd21);

assign select_ln117_1464_fu_1015_p3 = ((or_ln117_1321_reg_1622[0:0] == 1'b1) ? select_ln117_1463_fu_1003_p3 : 5'd22);

assign select_ln117_1465_fu_1022_p3 = ((or_ln117_1322_fu_1010_p2[0:0] == 1'b1) ? select_ln117_1464_fu_1015_p3 : 5'd23);

assign select_ln117_1466_fu_1035_p3 = ((or_ln117_1323_reg_1628[0:0] == 1'b1) ? select_ln117_1465_fu_1022_p3 : 5'd24);

assign select_ln117_1467_fu_1047_p3 = ((or_ln117_1324_fu_1030_p2[0:0] == 1'b1) ? select_ln117_1466_fu_1035_p3 : 5'd25);

assign select_ln117_1468_fu_1055_p3 = ((or_ln117_1325_fu_1042_p2[0:0] == 1'b1) ? select_ln117_1467_fu_1047_p3 : 5'd26);

assign select_ln117_1469_fu_1096_p3 = ((or_ln117_1326_fu_1087_p2[0:0] == 1'b1) ? select_ln117_1468_reg_1641 : 5'd27);

assign select_ln117_1470_fu_1109_p3 = ((or_ln117_1327_fu_1092_p2[0:0] == 1'b1) ? select_ln117_1469_fu_1096_p3 : 5'd28);

assign select_ln117_1471_fu_1123_p3 = ((or_ln117_1328_fu_1103_p2[0:0] == 1'b1) ? select_ln117_1470_fu_1109_p3 : 5'd29);

assign select_ln117_1472_fu_1131_p3 = ((or_ln117_1329_fu_1117_p2[0:0] == 1'b1) ? select_ln117_1471_fu_1123_p3 : 5'd30);

assign select_ln117_fu_619_p3 = ((and_ln102_1628_reg_1504[0:0] == 1'b1) ? zext_ln117_fu_615_p1 : 2'd2);

assign xor_ln104_705_fu_506_p2 = (icmp_ln86_1486_reg_1313 ^ 1'd1);

assign xor_ln104_706_fu_703_p2 = (icmp_ln86_1487_reg_1318_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_707_fu_520_p2 = (icmp_ln86_1488_reg_1324 ^ 1'd1);

assign xor_ln104_708_fu_571_p2 = (icmp_ln86_1489_reg_1330_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_709_fu_823_p2 = (icmp_ln86_1490_reg_1336_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_710_fu_837_p2 = (icmp_ln86_1491_reg_1342_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_711_fu_535_p2 = (icmp_ln86_1492_reg_1348 ^ 1'd1);

assign xor_ln104_712_fu_581_p2 = (icmp_ln86_1493_reg_1354_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_713_fu_718_p2 = (icmp_ln86_1494_reg_1360_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_714_fu_847_p2 = (icmp_ln86_1495_reg_1366_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_715_fu_852_p2 = (icmp_ln86_1496_reg_1372_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_716_fu_970_p2 = (icmp_ln86_1497_reg_1378_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_717_fu_1063_p2 = (icmp_ln86_1498_reg_1384_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_718_fu_1139_p2 = (icmp_ln86_1499_reg_1390_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_562_p2 = (icmp_ln86_reg_1302_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_609_p2 = (1'd1 ^ and_ln102_1636_fu_591_p2);

assign zext_ln117_154_fu_633_p1 = select_ln117_1445_fu_626_p3;

assign zext_ln117_155_fu_683_p1 = select_ln117_1449_fu_675_p3;

assign zext_ln117_156_fu_898_p1 = select_ln117_1457_fu_891_p3;

assign zext_ln117_fu_615_p1 = xor_ln117_fu_609_p2;

endmodule //conifer_jettag_accelerator_decision_function_123
