#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x562328112f20 .scope module, "UART_tb" "UART_tb" 2 30;
 .timescale 0 0;
v0x562328140bc0_0 .net "NrD", 0 0, L_0x562328141810;  1 drivers
v0x562328140c80_0 .net "O_DATA", 7 0, L_0x5623281418d0;  1 drivers
o0x7f9d4eb5b1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x562328140d20_0 .net "Rx", 0 0, o0x7f9d4eb5b1c8;  0 drivers
v0x562328140e20_0 .net "TiP", 0 0, L_0x56232810c980;  1 drivers
v0x562328140ef0_0 .net "Tx", 0 0, L_0x562328141590;  1 drivers
v0x562328140fe0_0 .var "clk", 0 0;
v0x5623281410d0_0 .net "ctrl", 0 0, L_0x5623281419c0;  1 drivers
v0x562328141170_0 .var "data", 7 0;
v0x562328141240_0 .var "send_data", 0 0;
S_0x5623281130a0 .scope module, "U1" "UART" 2 43, 3 34 0, S_0x562328112f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rx"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 8 "I_DATA"
    .port_info 3 /INPUT 1 "send_data"
    .port_info 4 /OUTPUT 1 "Tx"
    .port_info 5 /OUTPUT 1 "TiP"
    .port_info 6 /OUTPUT 1 "NrD"
    .port_info 7 /OUTPUT 8 "O_DATA"
    .port_info 8 /OUTPUT 1 "ctrl"
P_0x56232810d620 .param/l "BAUD_DIVIDER" 0 3 34, +C4<00000000000000000000000000000001>;
L_0x7f9d4ead3018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5623280d65b0 .functor XNOR 1, v0x5623281400a0_0, L_0x7f9d4ead3018, C4<0>, C4<0>;
L_0x56232810c980 .functor BUFZ 1, v0x5623281400a0_0, C4<0>, C4<0>, C4<0>;
L_0x562328141810 .functor BUFZ 1, v0x56232813fd50_0, C4<0>, C4<0>, C4<0>;
v0x56232813fbb0_0 .net "I_DATA", 7 0, v0x562328141170_0;  1 drivers
v0x56232813fc90_0 .net "NrD", 0 0, L_0x562328141810;  alias, 1 drivers
v0x56232813fd50_0 .var "NrD_r", 0 0;
v0x56232813fdf0_0 .net "O_DATA", 7 0, L_0x5623281418d0;  alias, 1 drivers
v0x56232813fed0_0 .net "Rx", 0 0, o0x7f9d4eb5b1c8;  alias, 0 drivers
v0x56232813ffe0_0 .net "TiP", 0 0, L_0x56232810c980;  alias, 1 drivers
v0x5623281400a0_0 .var "TiP_r", 0 0;
v0x562328140160_0 .net "Tx", 0 0, L_0x562328141590;  alias, 1 drivers
v0x562328140220_0 .var "Tx_counter_r", 3 0;
v0x562328140300_0 .net/2u *"_s0", 0 0, L_0x7f9d4ead3018;  1 drivers
v0x5623281403e0_0 .net *"_s2", 0 0, L_0x5623280d65b0;  1 drivers
v0x5623281404a0_0 .net *"_s5", 0 0, L_0x562328141490;  1 drivers
L_0x7f9d4ead3060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x562328140580_0 .net/2u *"_s6", 0 0, L_0x7f9d4ead3060;  1 drivers
v0x562328140660_0 .var "buffer_in_r", 9 0;
v0x562328140740_0 .var "buffer_out_r", 9 0;
v0x562328140820_0 .net "clk", 0 0, v0x562328140fe0_0;  1 drivers
v0x5623281408c0_0 .net "clk_baud", 0 0, L_0x562328141310;  1 drivers
v0x562328140960_0 .net "ctrl", 0 0, L_0x5623281419c0;  alias, 1 drivers
v0x562328140a00_0 .net "send_data", 0 0, v0x562328141240_0;  1 drivers
E_0x56232810eee0 .event posedge, v0x56232813f9d0_0;
E_0x56232810cdc0 .event edge, v0x562328140a00_0, v0x5623281400a0_0, v0x56232813fbb0_0;
L_0x562328141490 .part v0x562328140740_0, 0, 1;
L_0x562328141590 .functor MUXZ 1, L_0x7f9d4ead3060, L_0x562328141490, L_0x5623280d65b0, C4<>;
L_0x5623281418d0 .part v0x562328140660_0, 1, 8;
L_0x5623281419c0 .part v0x562328140220_0, 3, 1;
S_0x5623280d6190 .scope module, "baud" "clk_gen" 3 48, 4 30 0, S_0x5623281130a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "new_clk"
P_0x5623280d6360 .param/l "DIVIDER" 0 4 30, +C4<00000000000000000000000000001001>;
v0x5623280d6400_0 .net "clk", 0 0, v0x562328140fe0_0;  alias, 1 drivers
v0x56232813f9d0_0 .net "new_clk", 0 0, L_0x562328141310;  alias, 1 drivers
v0x56232813fa90_0 .var "new_clk_r", 8 0;
E_0x56232810e010 .event posedge, v0x5623280d6400_0;
L_0x562328141310 .part v0x56232813fa90_0, 8, 1;
    .scope S_0x5623280d6190;
T_0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x56232813fa90_0, 0, 9;
    %end;
    .thread T_0;
    .scope S_0x5623280d6190;
T_1 ;
    %wait E_0x56232810e010;
    %load/vec4 v0x56232813fa90_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x56232813fa90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5623281130a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5623281400a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56232813fd50_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x562328140740_0, 0, 10;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562328140220_0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x562328140660_0, 0, 10;
    %end;
    .thread T_2;
    .scope S_0x5623281130a0;
T_3 ;
    %wait E_0x56232810cdc0;
    %load/vec4 v0x562328140a00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5623281400a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x56232813fbb0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x562328140740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5623281400a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562328140220_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5623281130a0;
T_4 ;
    %wait E_0x56232810eee0;
    %load/vec4 v0x5623281400a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x562328140220_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5623281400a0_0, 0;
T_4.2 ;
    %load/vec4 v0x562328140740_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x562328140740_0, 0;
    %load/vec4 v0x562328140220_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x562328140220_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x562328112f20;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562328141170_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562328140fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562328141240_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x562328112f20;
T_6 ;
    %delay 1, 0;
    %load/vec4 v0x562328140fe0_0;
    %inv;
    %store/vec4 v0x562328140fe0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x562328112f20;
T_7 ;
    %vpi_call 2 51 "$dumpfile", "UART.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562328112f20 {0 0 0};
    %vpi_call 2 54 "$monitor", "data=%8b send_data=%1b Tx=%1b TiP=%1b", v0x562328141170_0, v0x562328141240_0, v0x562328140ef0_0, v0x562328140e20_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x562328141170_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562328141240_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562328141240_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 58 "$display", "End!" {0 0 0};
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "UART_tb.v";
    "UART.v";
    "./clk_gen.v";
