// Seed: 2185659038
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output tri0 id_1,
    input id_2,
    output id_3,
    output logic id_4,
    input id_5,
    output id_6
);
  logic id_7;
  logic id_8;
  assign id_1[1'b0] = 1;
  logic id_9;
  logic id_10;
endmodule
