<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::mca::Scheduler Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1mca.html">mca</a></li><li class="navelem"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html">Scheduler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1mca_1_1Scheduler-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::mca::Scheduler Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Class <a class="el" href="classllvm_1_1mca_1_1Scheduler.html" title="Class Scheduler is responsible for issuing instructions to pipeline resources.">Scheduler</a> is responsible for issuing instructions to pipeline resources.  
 <a href="classllvm_1_1mca_1_1Scheduler.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="Scheduler_8h_source.html">llvm/MCA/HardwareUnits/Scheduler.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::mca::Scheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1mca_1_1Scheduler__inherit__graph.png" border="0" usemap="#allvm_1_1mca_1_1Scheduler_inherit__map" alt="Inheritance graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::mca::Scheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1mca_1_1Scheduler__coll__graph.png" border="0" usemap="#allvm_1_1mca_1_1Scheduler_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a00e7e6b87078e432076de80b74dc6251"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251">Status</a> { <br />
&#160;&#160;<a class="el" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251a30471692f55d488e4f76cf1d3f34e6d7">SC_AVAILABLE</a>
, <a class="el" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251a079edf3c8469d81f403046bcb58ba8a9">SC_LOAD_QUEUE_FULL</a>
, <a class="el" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251a5260919cd474bd3101720c9ad53ce962">SC_STORE_QUEUE_FULL</a>
, <a class="el" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251ac32c3257dbcf2b454cc6a5e9fa4e8add">SC_BUFFERS_FULL</a>
, <br />
&#160;&#160;<a class="el" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251aaa61622c14b5d6d866d685a5d0ca1cf3">SC_DISPATCH_GROUP_STALL</a>
<br />
 }</td></tr>
<tr class="separator:a00e7e6b87078e432076de80b74dc6251"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a710eda3282ba5f5a79cd3c825b76520f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#a710eda3282ba5f5a79cd3c825b76520f">Scheduler</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;Model, <a class="el" href="classllvm_1_1mca_1_1LSUnit.html">LSUnit</a> &amp;Lsu)</td></tr>
<tr class="separator:a710eda3282ba5f5a79cd3c825b76520f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c5b2cec79424d01c8e05576ff9303e0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#a3c5b2cec79424d01c8e05576ff9303e0">Scheduler</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;Model, <a class="el" href="classllvm_1_1mca_1_1LSUnit.html">LSUnit</a> &amp;Lsu, std::unique_ptr&lt; <a class="el" href="classllvm_1_1mca_1_1SchedulerStrategy.html">SchedulerStrategy</a> &gt; SelectStrategy)</td></tr>
<tr class="separator:a3c5b2cec79424d01c8e05576ff9303e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae568794347cdfe0b272a721cae5e2054"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#ae568794347cdfe0b272a721cae5e2054">Scheduler</a> (std::unique_ptr&lt; <a class="el" href="classllvm_1_1mca_1_1ResourceManager.html">ResourceManager</a> &gt; RM, <a class="el" href="classllvm_1_1mca_1_1LSUnit.html">LSUnit</a> &amp;Lsu, std::unique_ptr&lt; <a class="el" href="classllvm_1_1mca_1_1SchedulerStrategy.html">SchedulerStrategy</a> &gt; SelectStrategy)</td></tr>
<tr class="separator:ae568794347cdfe0b272a721cae5e2054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5edfbe268d597c17c00c74ccc1cf59c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251">Status</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#a5edfbe268d597c17c00c74ccc1cf59c4">isAvailable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;<a class="el" href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a>)</td></tr>
<tr class="memdesc:a5edfbe268d597c17c00c74ccc1cf59c4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if the instruction in 'IR' can be dispatched during this cycle.  <a href="classllvm_1_1mca_1_1Scheduler.html#a5edfbe268d597c17c00c74ccc1cf59c4">More...</a><br /></td></tr>
<tr class="separator:a5edfbe268d597c17c00c74ccc1cf59c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab72375182cfa0b8e37b997b861e35208"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#ab72375182cfa0b8e37b997b861e35208">dispatch</a> (<a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;<a class="el" href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a>)</td></tr>
<tr class="memdesc:ab72375182cfa0b8e37b997b861e35208"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserves buffer and <a class="el" href="classllvm_1_1mca_1_1LSUnit.html" title="Default Load/Store Unit (LS Unit) for simulated processors.">LSUnit</a> queue resources that are necessary to issue this instruction.  <a href="classllvm_1_1mca_1_1Scheduler.html#ab72375182cfa0b8e37b997b861e35208">More...</a><br /></td></tr>
<tr class="separator:ab72375182cfa0b8e37b997b861e35208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf95e153091b22b6e87a0238e5624da5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#aaf95e153091b22b6e87a0238e5624da5">issueInstruction</a> (<a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;<a class="el" href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; std::pair&lt; <a class="el" href="namespacellvm_1_1mca.html#a154fef293f5f571199fde67b0a7c1538">ResourceRef</a>, <a class="el" href="classllvm_1_1mca_1_1ResourceCycles.html">ResourceCycles</a> &gt; &gt; &amp;Used, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &gt; &amp;Pending, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &gt; &amp;Ready)</td></tr>
<tr class="memdesc:aaf95e153091b22b6e87a0238e5624da5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Issue an instruction and populates a vector of used pipeline resources, and a vector of instructions that transitioned to the ready state as a result of this event.  <a href="classllvm_1_1mca_1_1Scheduler.html#aaf95e153091b22b6e87a0238e5624da5">More...</a><br /></td></tr>
<tr class="separator:aaf95e153091b22b6e87a0238e5624da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8e4d85b5f90fc2efe108d87e78e9a87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#ab8e4d85b5f90fc2efe108d87e78e9a87">mustIssueImmediately</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;<a class="el" href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab8e4d85b5f90fc2efe108d87e78e9a87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if IR has to be issued immediately, or if IR is a zero latency instruction.  <a href="classllvm_1_1mca_1_1Scheduler.html#ab8e4d85b5f90fc2efe108d87e78e9a87">More...</a><br /></td></tr>
<tr class="separator:ab8e4d85b5f90fc2efe108d87e78e9a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88715985e19d51a306fb8be0cf857f3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#ab88715985e19d51a306fb8be0cf857f3">cycleEvent</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm_1_1mca.html#a154fef293f5f571199fde67b0a7c1538">ResourceRef</a> &gt; &amp;Freed, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &gt; &amp;Executed, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &gt; &amp;Pending, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &gt; &amp;Ready)</td></tr>
<tr class="memdesc:ab88715985e19d51a306fb8be0cf857f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This routine notifies the <a class="el" href="classllvm_1_1mca_1_1Scheduler.html" title="Class Scheduler is responsible for issuing instructions to pipeline resources.">Scheduler</a> that a new cycle just started.  <a href="classllvm_1_1mca_1_1Scheduler.html#ab88715985e19d51a306fb8be0cf857f3">More...</a><br /></td></tr>
<tr class="separator:ab88715985e19d51a306fb8be0cf857f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06f0458c240c7f93993b487406362dd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#a06f0458c240c7f93993b487406362dd4">getResourceID</a> (uint64_t Mask) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a06f0458c240c7f93993b487406362dd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a resource mask into a valid llvm processor resource identifier.  <a href="classllvm_1_1mca_1_1Scheduler.html#a06f0458c240c7f93993b487406362dd4">More...</a><br /></td></tr>
<tr class="separator:a06f0458c240c7f93993b487406362dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0113fd8e2f25ac69b90b9ac8ded672f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#a0113fd8e2f25ac69b90b9ac8ded672f6">select</a> ()</td></tr>
<tr class="memdesc:a0113fd8e2f25ac69b90b9ac8ded672f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the next instruction to issue from the ReadySet.  <a href="classllvm_1_1mca_1_1Scheduler.html#a0113fd8e2f25ac69b90b9ac8ded672f6">More...</a><br /></td></tr>
<tr class="separator:a0113fd8e2f25ac69b90b9ac8ded672f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca87ed9660ca7a49875aef56eec7300"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#acca87ed9660ca7a49875aef56eec7300">isReadySetEmpty</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acca87ed9660ca7a49875aef56eec7300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3f9288bed373eeec8105217c9bfd4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#afa3f9288bed373eeec8105217c9bfd4e">isWaitSetEmpty</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:afa3f9288bed373eeec8105217c9bfd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9651d447561aa0aea1b3171eee94152c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#a9651d447561aa0aea1b3171eee94152c">analyzeDataDependencies</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &gt; &amp;RegDeps, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &gt; &amp;MemDeps)</td></tr>
<tr class="memdesc:a9651d447561aa0aea1b3171eee94152c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method is called by the <a class="el" href="classllvm_1_1mca_1_1ExecuteStage.html">ExecuteStage</a> at the end of each cycle to identify bottlenecks caused by data dependencies.  <a href="classllvm_1_1mca_1_1Scheduler.html#a9651d447561aa0aea1b3171eee94152c">More...</a><br /></td></tr>
<tr class="separator:a9651d447561aa0aea1b3171eee94152c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc287c6713c7cc1096138c314440b5c9"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#abc287c6713c7cc1096138c314440b5c9">analyzeResourcePressure</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &gt; &amp;Insts)</td></tr>
<tr class="memdesc:abc287c6713c7cc1096138c314440b5c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a mask of busy resources, and populates vector Insts with instructions that could not be issued to the underlying pipelines because not all pipeline resources were available.  <a href="classllvm_1_1mca_1_1Scheduler.html#abc287c6713c7cc1096138c314440b5c9">More...</a><br /></td></tr>
<tr class="separator:abc287c6713c7cc1096138c314440b5c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e624cddbeb545e5eded5202948ec34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#af9e624cddbeb545e5eded5202948ec34">hadTokenStall</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af9e624cddbeb545e5eded5202948ec34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3b463eb7a35c82d80ad92090f8d7a13"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#ad3b463eb7a35c82d80ad92090f8d7a13">dump</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad3b463eb7a35c82d80ad92090f8d7a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36311a53e7cb0a8938ae780b5e7d3c51"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#a36311a53e7cb0a8938ae780b5e7d3c51">sanityCheck</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;<a class="el" href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a36311a53e7cb0a8938ae780b5e7d3c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1mca_1_1HardwareUnit"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1mca_1_1HardwareUnit')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1mca_1_1HardwareUnit.html">llvm::mca::HardwareUnit</a></td></tr>
<tr class="memitem:a1b32bf8b9449022ecafa6c1ecd286211 inherit pub_methods_classllvm_1_1mca_1_1HardwareUnit"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1HardwareUnit.html#a1b32bf8b9449022ecafa6c1ecd286211">HardwareUnit</a> ()=default</td></tr>
<tr class="separator:a1b32bf8b9449022ecafa6c1ecd286211 inherit pub_methods_classllvm_1_1mca_1_1HardwareUnit"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c76d8baee49aebfceae8130901aada inherit pub_methods_classllvm_1_1mca_1_1HardwareUnit"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1HardwareUnit.html#a65c76d8baee49aebfceae8130901aada">~HardwareUnit</a> ()</td></tr>
<tr class="separator:a65c76d8baee49aebfceae8130901aada inherit pub_methods_classllvm_1_1mca_1_1HardwareUnit"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Class <a class="el" href="classllvm_1_1mca_1_1Scheduler.html" title="Class Scheduler is responsible for issuing instructions to pipeline resources.">Scheduler</a> is responsible for issuing instructions to pipeline resources. </p>
<p >Internally, it delegates to a <a class="el" href="classllvm_1_1mca_1_1ResourceManager.html" title="A resource manager for processor resource units and groups.">ResourceManager</a> the management of processor resources. This class is also responsible for tracking the progress of instructions from the dispatch stage, until the write-back stage. </p>

<p class="definition">Definition at line <a class="el" href="Scheduler_8h_source.html#l00070">70</a> of file <a class="el" href="Scheduler_8h_source.html">Scheduler.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="a00e7e6b87078e432076de80b74dc6251" name="a00e7e6b87078e432076de80b74dc6251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00e7e6b87078e432076de80b74dc6251">&#9670;&nbsp;</a></span>Status</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251">llvm::mca::Scheduler::Status</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a00e7e6b87078e432076de80b74dc6251a30471692f55d488e4f76cf1d3f34e6d7" name="a00e7e6b87078e432076de80b74dc6251a30471692f55d488e4f76cf1d3f34e6d7"></a>SC_AVAILABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a00e7e6b87078e432076de80b74dc6251a079edf3c8469d81f403046bcb58ba8a9" name="a00e7e6b87078e432076de80b74dc6251a079edf3c8469d81f403046bcb58ba8a9"></a>SC_LOAD_QUEUE_FULL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a00e7e6b87078e432076de80b74dc6251a5260919cd474bd3101720c9ad53ce962" name="a00e7e6b87078e432076de80b74dc6251a5260919cd474bd3101720c9ad53ce962"></a>SC_STORE_QUEUE_FULL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a00e7e6b87078e432076de80b74dc6251ac32c3257dbcf2b454cc6a5e9fa4e8add" name="a00e7e6b87078e432076de80b74dc6251ac32c3257dbcf2b454cc6a5e9fa4e8add"></a>SC_BUFFERS_FULL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a00e7e6b87078e432076de80b74dc6251aaa61622c14b5d6d866d685a5d0ca1cf3" name="a00e7e6b87078e432076de80b74dc6251aaa61622c14b5d6d866d685a5d0ca1cf3"></a>SC_DISPATCH_GROUP_STALL&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="Scheduler_8h_source.html#l00173">173</a> of file <a class="el" href="Scheduler_8h_source.html">Scheduler.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a710eda3282ba5f5a79cd3c825b76520f" name="a710eda3282ba5f5a79cd3c825b76520f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a710eda3282ba5f5a79cd3c825b76520f">&#9670;&nbsp;</a></span>Scheduler() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html">llvm::mca::Scheduler::Scheduler</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;&#160;</td>
          <td class="paramname"><em>Model</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1mca_1_1LSUnit.html">LSUnit</a> &amp;&#160;</td>
          <td class="paramname"><em>Lsu</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Scheduler_8h_source.html#l00157">157</a> of file <a class="el" href="Scheduler_8h_source.html">Scheduler.h</a>.</p>

</div>
</div>
<a id="a3c5b2cec79424d01c8e05576ff9303e0" name="a3c5b2cec79424d01c8e05576ff9303e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c5b2cec79424d01c8e05576ff9303e0">&#9670;&nbsp;</a></span>Scheduler() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html">llvm::mca::Scheduler::Scheduler</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;&#160;</td>
          <td class="paramname"><em>Model</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1mca_1_1LSUnit.html">LSUnit</a> &amp;&#160;</td>
          <td class="paramname"><em>Lsu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::unique_ptr&lt; <a class="el" href="classllvm_1_1mca_1_1SchedulerStrategy.html">SchedulerStrategy</a> &gt;&#160;</td>
          <td class="paramname"><em>SelectStrategy</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Scheduler_8h_source.html#l00160">160</a> of file <a class="el" href="Scheduler_8h_source.html">Scheduler.h</a>.</p>

</div>
</div>
<a id="ae568794347cdfe0b272a721cae5e2054" name="ae568794347cdfe0b272a721cae5e2054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae568794347cdfe0b272a721cae5e2054">&#9670;&nbsp;</a></span>Scheduler() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html">llvm::mca::Scheduler::Scheduler</a> </td>
          <td>(</td>
          <td class="paramtype">std::unique_ptr&lt; <a class="el" href="classllvm_1_1mca_1_1ResourceManager.html">ResourceManager</a> &gt;&#160;</td>
          <td class="paramname"><em>RM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1mca_1_1LSUnit.html">LSUnit</a> &amp;&#160;</td>
          <td class="paramname"><em>Lsu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::unique_ptr&lt; <a class="el" href="classllvm_1_1mca_1_1SchedulerStrategy.html">SchedulerStrategy</a> &gt;&#160;</td>
          <td class="paramname"><em>SelectStrategy</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Scheduler_8h_source.html#l00165">165</a> of file <a class="el" href="Scheduler_8h_source.html">Scheduler.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a9651d447561aa0aea1b3171eee94152c" name="a9651d447561aa0aea1b3171eee94152c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9651d447561aa0aea1b3171eee94152c">&#9670;&nbsp;</a></span>analyzeDataDependencies()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::mca::Scheduler::analyzeDataDependencies </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>RegDeps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>MemDeps</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This method is called by the <a class="el" href="classllvm_1_1mca_1_1ExecuteStage.html">ExecuteStage</a> at the end of each cycle to identify bottlenecks caused by data dependencies. </p>
<p >Vector RegDeps is populated by instructions that were not issued because of unsolved register dependencies. Vector MemDeps is populated by instructions that were not issued because of unsolved memory dependencies. </p>

<p class="definition">Definition at line <a class="el" href="Scheduler_8cpp_source.html#l00249">249</a> of file <a class="el" href="Scheduler_8cpp_source.html">Scheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00641">llvm::SmallVectorImpl&lt; T &gt;::emplace_back()</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00414">llvm::mca::InstructionBase::getDesc()</a>, <a class="el" href="Lint_8cpp_source.html#l00192">IR</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00433">llvm::mca::InstructionBase::isMemOp()</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00511">llvm::mca::Instruction::isPending()</a>, <a class="el" href="LSUnit_8h_source.html#l00256">llvm::mca::LSUnitBase::isPending()</a>, and <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExecuteStage_8cpp_source.html#l00121">llvm::mca::ExecuteStage::cycleEnd()</a>.</p>

</div>
</div>
<a id="abc287c6713c7cc1096138c314440b5c9" name="abc287c6713c7cc1096138c314440b5c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc287c6713c7cc1096138c314440b5c9">&#9670;&nbsp;</a></span>analyzeResourcePressure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t llvm::mca::Scheduler::analyzeResourcePressure </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Insts</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a mask of busy resources, and populates vector Insts with instructions that could not be issued to the underlying pipelines because not all pipeline resources were available. </p>

<p class="definition">Definition at line <a class="el" href="Scheduler_8cpp_source.html#l00244">244</a> of file <a class="el" href="Scheduler_8cpp_source.html">Scheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00129">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, and <a class="el" href="SmallVector_8h_source.html#l00467">llvm::SmallVectorImpl&lt; T &gt;::insert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExecuteStage_8cpp_source.html#l00121">llvm::mca::ExecuteStage::cycleEnd()</a>.</p>

</div>
</div>
<a id="ab88715985e19d51a306fb8be0cf857f3" name="ab88715985e19d51a306fb8be0cf857f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab88715985e19d51a306fb8be0cf857f3">&#9670;&nbsp;</a></span>cycleEvent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::mca::Scheduler::cycleEvent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm_1_1mca.html#a154fef293f5f571199fde67b0a7c1538">ResourceRef</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Freed</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Executed</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pending</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ready</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This routine notifies the <a class="el" href="classllvm_1_1mca_1_1Scheduler.html" title="Class Scheduler is responsible for issuing instructions to pipeline resources.">Scheduler</a> that a new cycle just started. </p>
<p >It notifies the underlying <a class="el" href="classllvm_1_1mca_1_1ResourceManager.html" title="A resource manager for processor resource units and groups.">ResourceManager</a> that a new cycle just started. Vector <code>Freed</code> is populated with resourceRef related to resources that have changed in state, and that are now available to new instructions. Instructions executed are added to vector Executed, while vector Ready is populated with instructions that have become ready in this new cycle. Vector Pending is popluated by instructions that have transitioned through the pending stat during this cycle. The Pending and Ready sets may not be disjoint. An instruction is allowed to transition from the WAIT state to the READY state (going through the PENDING state) within a single cycle. That means, instructions may appear in both the Pending and Ready set. </p>

<p class="definition">Definition at line <a class="el" href="Scheduler_8cpp_source.html#l00265">265</a> of file <a class="el" href="Scheduler_8cpp_source.html">Scheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="LSUnit_8cpp_source.html#l00044">llvm::mca::LSUnitBase::cycleEvent()</a>, and <a class="el" href="Lint_8cpp_source.html#l00192">IR</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExecuteStage_8cpp_source.html#l00092">llvm::mca::ExecuteStage::cycleStart()</a>.</p>

</div>
</div>
<a id="ab72375182cfa0b8e37b997b861e35208" name="ab72375182cfa0b8e37b997b861e35208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab72375182cfa0b8e37b997b861e35208">&#9670;&nbsp;</a></span>dispatch()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::mca::Scheduler::dispatch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;&#160;</td>
          <td class="paramname"><em>IR</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserves buffer and <a class="el" href="classllvm_1_1mca_1_1LSUnit.html" title="Default Load/Store Unit (LS Unit) for simulated processors.">LSUnit</a> queue resources that are necessary to issue this instruction. </p>
<p >Returns true if instruction IR is ready to be issued to the underlying pipelines. Note that this operation cannot fail; it assumes that a previous call to method <code>isAvailable(IR)</code> returned <code>SC_AVAILABLE</code>.</p>
<p >If IR is a memory operation, then the <a class="el" href="classllvm_1_1mca_1_1Scheduler.html" title="Class Scheduler is responsible for issuing instructions to pipeline resources.">Scheduler</a> queries the LS unit to obtain a LS token. An LS token is used internally to track memory dependencies. </p>

<p class="definition">Definition at line <a class="el" href="Scheduler_8cpp_source.html#l00301">301</a> of file <a class="el" href="Scheduler_8cpp_source.html">Scheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00356">llvm::mca::InstrDesc::Buffers</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="LSUnit_8cpp_source.html#l00069">llvm::mca::LSUnit::dispatch()</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00414">llvm::mca::InstructionBase::getDesc()</a>, <a class="el" href="Lint_8cpp_source.html#l00192">IR</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00510">llvm::mca::Instruction::isDispatched()</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00433">llvm::mca::InstructionBase::isMemOp()</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00511">llvm::mca::Instruction::isPending()</a>, <a class="el" href="LSUnit_8h_source.html#l00256">llvm::mca::LSUnitBase::isPending()</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00512">llvm::mca::Instruction::isReady()</a>, <a class="el" href="LSUnit_8h_source.html#l00248">llvm::mca::LSUnitBase::isReady()</a>, <a class="el" href="LSUnit_8h_source.html#l00264">llvm::mca::LSUnitBase::isWaiting()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="Scheduler_8cpp_source.html#l00291">mustIssueImmediately()</a>, and <a class="el" href="MCA_2Instruction_8h_source.html#l00488">llvm::mca::Instruction::setLSUTokenID()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExecuteStage_8cpp_source.html#l00185">llvm::mca::ExecuteStage::execute()</a>.</p>

</div>
</div>
<a id="ad3b463eb7a35c82d80ad92090f8d7a13" name="ad3b463eb7a35c82d80ad92090f8d7a13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3b463eb7a35c82d80ad92090f8d7a13">&#9670;&nbsp;</a></span>dump()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::mca::Scheduler::dump </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Scheduler_8cpp_source.html#l00032">32</a> of file <a class="el" href="Scheduler_8cpp_source.html">Scheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>.</p>

</div>
</div>
<a id="a06f0458c240c7f93993b487406362dd4" name="a06f0458c240c7f93993b487406362dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06f0458c240c7f93993b487406362dd4">&#9670;&nbsp;</a></span>getResourceID()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::mca::Scheduler::getResourceID </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a resource mask into a valid llvm processor resource identifier. </p>

<p class="definition">Definition at line <a class="el" href="Scheduler_8h_source.html#l00231">231</a> of file <a class="el" href="Scheduler_8h_source.html">Scheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExecuteStage_8cpp_source.html#l00250">llvm::mca::ExecuteStage::notifyInstructionIssued()</a>.</p>

</div>
</div>
<a id="af9e624cddbeb545e5eded5202948ec34" name="af9e624cddbeb545e5eded5202948ec34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9e624cddbeb545e5eded5202948ec34">&#9670;&nbsp;</a></span>hadTokenStall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::mca::Scheduler::hadTokenStall </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Scheduler_8h_source.html#l00258">258</a> of file <a class="el" href="Scheduler_8h_source.html">Scheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExecuteStage_8cpp_source.html#l00121">llvm::mca::ExecuteStage::cycleEnd()</a>.</p>

</div>
</div>
<a id="a5edfbe268d597c17c00c74ccc1cf59c4" name="a5edfbe268d597c17c00c74ccc1cf59c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5edfbe268d597c17c00c74ccc1cf59c4">&#9670;&nbsp;</a></span>isAvailable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251">Scheduler::Status</a> llvm::mca::Scheduler::isAvailable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;&#160;</td>
          <td class="paramname"><em>IR</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> if the instruction in 'IR' can be dispatched during this cycle. </p>
<p >Return SC_AVAILABLE if both scheduler and LS resources are available.</p>
<p >This method is also responsible for setting field HadTokenStall if IR cannot be dispatched to the <a class="el" href="classllvm_1_1mca_1_1Scheduler.html" title="Class Scheduler is responsible for issuing instructions to pipeline resources.">Scheduler</a> due to unavailable resources. </p>

<p class="definition">Definition at line <a class="el" href="Scheduler_8cpp_source.html#l00040">40</a> of file <a class="el" href="Scheduler_8cpp_source.html">Scheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCA_2Instruction_8h_source.html#l00356">llvm::mca::InstrDesc::Buffers</a>, <a class="el" href="Lint_8cpp_source.html#l00192">IR</a>, <a class="el" href="LSUnit_8cpp_source.html#l00153">llvm::mca::LSUnit::isAvailable()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="LSUnit_8h_source.html#l00218">llvm::mca::LSUnitBase::LSU_AVAILABLE</a>, <a class="el" href="LSUnit_8h_source.html#l00219">llvm::mca::LSUnitBase::LSU_LQUEUE_FULL</a>, <a class="el" href="LSUnit_8h_source.html#l00220">llvm::mca::LSUnitBase::LSU_SQUEUE_FULL</a>, <a class="el" href="ResourceManager_8h_source.html#l00043">llvm::mca::RS_BUFFER_AVAILABLE</a>, <a class="el" href="ResourceManager_8h_source.html#l00044">llvm::mca::RS_BUFFER_UNAVAILABLE</a>, <a class="el" href="ResourceManager_8h_source.html#l00045">llvm::mca::RS_RESERVED</a>, <a class="el" href="Scheduler_8h_source.html#l00174">SC_AVAILABLE</a>, <a class="el" href="Scheduler_8h_source.html#l00177">SC_BUFFERS_FULL</a>, <a class="el" href="Scheduler_8h_source.html#l00178">SC_DISPATCH_GROUP_STALL</a>, <a class="el" href="Scheduler_8h_source.html#l00175">SC_LOAD_QUEUE_FULL</a>, and <a class="el" href="Scheduler_8h_source.html#l00176">SC_STORE_QUEUE_FULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExecuteStage_8cpp_source.html#l00043">llvm::mca::ExecuteStage::isAvailable()</a>.</p>

</div>
</div>
<a id="acca87ed9660ca7a49875aef56eec7300" name="acca87ed9660ca7a49875aef56eec7300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acca87ed9660ca7a49875aef56eec7300">&#9670;&nbsp;</a></span>isReadySetEmpty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::mca::Scheduler::isReadySetEmpty </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Scheduler_8h_source.html#l00240">240</a> of file <a class="el" href="Scheduler_8h_source.html">Scheduler.h</a>.</p>

</div>
</div>
<a id="aaf95e153091b22b6e87a0238e5624da5" name="aaf95e153091b22b6e87a0238e5624da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf95e153091b22b6e87a0238e5624da5">&#9670;&nbsp;</a></span>issueInstruction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::mca::Scheduler::issueInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;&#160;</td>
          <td class="paramname"><em>IR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; std::pair&lt; <a class="el" href="namespacellvm_1_1mca.html#a154fef293f5f571199fde67b0a7c1538">ResourceRef</a>, <a class="el" href="classllvm_1_1mca_1_1ResourceCycles.html">ResourceCycles</a> &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>Used</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pending</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ready</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Issue an instruction and populates a vector of used pipeline resources, and a vector of instructions that transitioned to the ready state as a result of this event. </p>

<p class="definition">Definition at line <a class="el" href="Scheduler_8cpp_source.html#l00100">100</a> of file <a class="el" href="Scheduler_8cpp_source.html">Scheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCA_2Instruction_8h_source.html#l00356">llvm::mca::InstrDesc::Buffers</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00414">llvm::mca::InstructionBase::getDesc()</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00418">llvm::mca::InstructionBase::hasDependentUsers()</a>, <a class="el" href="LSUnit_8h_source.html#l00270">llvm::mca::LSUnitBase::hasDependentUsers()</a>, <a class="el" href="Lint_8cpp_source.html#l00192">IR</a>, and <a class="el" href="MCA_2Instruction_8h_source.html#l00433">llvm::mca::InstructionBase::isMemOp()</a>.</p>

</div>
</div>
<a id="afa3f9288bed373eeec8105217c9bfd4e" name="afa3f9288bed373eeec8105217c9bfd4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa3f9288bed373eeec8105217c9bfd4e">&#9670;&nbsp;</a></span>isWaitSetEmpty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::mca::Scheduler::isWaitSetEmpty </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Scheduler_8h_source.html#l00241">241</a> of file <a class="el" href="Scheduler_8h_source.html">Scheduler.h</a>.</p>

</div>
</div>
<a id="ab8e4d85b5f90fc2efe108d87e78e9a87" name="ab8e4d85b5f90fc2efe108d87e78e9a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8e4d85b5f90fc2efe108d87e78e9a87">&#9670;&nbsp;</a></span>mustIssueImmediately()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::mca::Scheduler::mustIssueImmediately </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;&#160;</td>
          <td class="paramname"><em>IR</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if IR has to be issued immediately, or if IR is a zero latency instruction. </p>

<p class="definition">Definition at line <a class="el" href="Scheduler_8cpp_source.html#l00291">291</a> of file <a class="el" href="Scheduler_8cpp_source.html">Scheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Lint_8cpp_source.html#l00192">IR</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00380">llvm::mca::InstrDesc::isZeroLatency()</a>, and <a class="el" href="MCA_2Instruction_8h_source.html#l00377">llvm::mca::InstrDesc::MustIssueImmediately</a>.</p>

<p class="reference">Referenced by <a class="el" href="Scheduler_8cpp_source.html#l00301">dispatch()</a>, and <a class="el" href="ExecuteStage_8cpp_source.html#l00185">llvm::mca::ExecuteStage::execute()</a>.</p>

</div>
</div>
<a id="a36311a53e7cb0a8938ae780b5e7d3c51" name="a36311a53e7cb0a8938ae780b5e7d3c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36311a53e7cb0a8938ae780b5e7d3c51">&#9670;&nbsp;</a></span>sanityCheck()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::mca::Scheduler::sanityCheck </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;&#160;</td>
          <td class="paramname"><em>IR</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Scheduler_8h_source.html#l00266">266</a> of file <a class="el" href="Scheduler_8h_source.html">Scheduler.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01213">llvm::find()</a>, and <a class="el" href="Lint_8cpp_source.html#l00192">IR</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExecuteStage_8cpp_source.html#l00185">llvm::mca::ExecuteStage::execute()</a>.</p>

</div>
</div>
<a id="a0113fd8e2f25ac69b90b9ac8ded672f6" name="a0113fd8e2f25ac69b90b9ac8ded672f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0113fd8e2f25ac69b90b9ac8ded672f6">&#9670;&nbsp;</a></span>select()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> llvm::mca::Scheduler::select </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the next instruction to issue from the ReadySet. </p>
<p >Returns an invalid instruction reference if there are no ready instructions, or if processor resources are not available. </p>

<p class="definition">Definition at line <a class="el" href="Scheduler_8cpp_source.html#l00193">193</a> of file <a class="el" href="Scheduler_8cpp_source.html">Scheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00414">llvm::mca::InstructionBase::getDesc()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Lint_8cpp_source.html#l00192">IR</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00535">llvm::mca::Instruction::setCriticalResourceMask()</a>, and <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/MCA/HardwareUnits/<a class="el" href="Scheduler_8h_source.html">Scheduler.h</a></li>
<li>lib/MCA/HardwareUnits/<a class="el" href="Scheduler_8cpp_source.html">Scheduler.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:28:35 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
