###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID edatools-server2.iiitd.edu.in)
#  Generated on:      Sun Nov  9 03:41:27 2025
#  Design:            collision_avoidance_car
#  Command:           report_timing -max_paths 100 -late -view {view1} > $rpt_dir_post_routing/timing_setup_post_routing.rpt
###############################################################
Path 1: MET Setup Check with Pin total_power_consumed_reg[31]/CK 
Endpoint:   total_power_consumed_reg[31]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.225
+ Phase Shift                  15.500
= Required Time                15.476
- Arrival Time                 12.734
= Slack Time                    2.742
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    2.936 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    3.416 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    3.904 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    4.191 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    4.552 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    4.705 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.093 |    4.834 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.409 |    5.150 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |    5.387 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |    5.471 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |    5.557 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |    5.741 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |    5.828 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |    6.339 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |    6.607 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |    7.186 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |    7.540 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.221 |   5.020 |    7.762 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.172 |   5.192 |    7.934 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.163 |   5.355 |    8.097 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.421 |   5.776 |    8.518 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.408 |   6.184 |    8.926 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.296 |   6.480 |    9.221 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.739 |    9.481 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.270 |   7.009 |    9.751 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.272 |   10.014 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.285 |   7.558 |   10.299 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.730 |   10.471 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   8.002 |   10.744 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.253 |   10.994 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.261 |   8.514 |   11.255 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.257 |   8.771 |   11.512 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.239 |   9.010 |   11.752 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.182 |   9.192 |   11.933 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.257 |   9.449 |   12.191 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.681 |   12.422 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.268 |   9.948 |   12.690 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.225 |  10.174 |   12.915 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.254 |  10.428 |   13.169 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.218 |  10.645 |   13.387 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.254 |  10.900 |   13.641 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.226 |  11.126 |   13.867 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.272 |  11.398 |   14.139 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.226 |  11.624 |   14.366 | 
     | csa_tree_add_158_58_groupi/g1536 | B v -> Y ^   | NOR2XL    | 0.253 |  11.877 |   14.619 | 
     | csa_tree_add_158_58_groupi/g1534 | B ^ -> Y v   | NAND2XL   | 0.224 |  12.102 |   14.843 | 
     | csa_tree_add_158_58_groupi/g1532 | B v -> Y ^   | NOR2XL    | 0.277 |  12.379 |   15.121 | 
     | csa_tree_add_158_58_groupi/g1530 | B ^ -> Y v   | NAND2XL   | 0.218 |  12.597 |   15.338 | 
     | csa_tree_add_158_58_groupi/g1527 | A1 v -> Y ^  | OAI21X1   | 0.137 |  12.734 |   15.476 | 
     | total_power_consumed_reg[31]     | D ^          | SDFFRHQX1 | 0.000 |  12.734 |   15.476 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin total_power_consumed_reg[30]/CK 
Endpoint:   total_power_consumed_reg[30]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.577
- Arrival Time                 12.750
= Slack Time                    2.827
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    3.021 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    3.501 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    3.990 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    4.276 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    4.638 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    4.790 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.093 |    4.920 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.409 |    5.236 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |    5.472 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |    5.556 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |    5.642 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |    5.826 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |    5.914 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |    6.425 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |    6.693 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |    7.272 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |    7.626 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.221 |   5.020 |    7.847 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.172 |   5.192 |    8.019 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.163 |   5.355 |    8.182 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.421 |   5.776 |    8.603 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.408 |   6.184 |    9.011 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.296 |   6.480 |    9.307 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.739 |    9.566 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.270 |   7.009 |    9.837 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.272 |   10.100 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.285 |   7.558 |   10.385 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.730 |   10.557 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   8.002 |   10.830 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.253 |   11.080 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.261 |   8.514 |   11.341 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.257 |   8.771 |   11.598 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.239 |   9.010 |   11.837 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.182 |   9.192 |   12.019 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.257 |   9.449 |   12.276 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.681 |   12.508 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.268 |   9.948 |   12.776 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.225 |  10.174 |   13.001 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.254 |  10.428 |   13.255 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.218 |  10.645 |   13.473 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.254 |  10.900 |   13.727 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.226 |  11.126 |   13.953 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.272 |  11.398 |   14.225 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.226 |  11.624 |   14.451 | 
     | csa_tree_add_158_58_groupi/g1536 | B v -> Y ^   | NOR2XL    | 0.253 |  11.877 |   14.704 | 
     | csa_tree_add_158_58_groupi/g1534 | B ^ -> Y v   | NAND2XL   | 0.224 |  12.102 |   14.929 | 
     | csa_tree_add_158_58_groupi/g1532 | B v -> Y ^   | NOR2XL    | 0.277 |  12.379 |   15.206 | 
     | csa_tree_add_158_58_groupi/g1530 | B ^ -> Y v   | NAND2XL   | 0.218 |  12.597 |   15.424 | 
     | csa_tree_add_158_58_groupi/g1529 | B0 v -> Y v  | OA21XL    | 0.153 |  12.750 |   15.577 | 
     | total_power_consumed_reg[30]     | D v          | SDFFRHQX1 | 0.000 |  12.750 |   15.577 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin total_power_consumed_reg[29]/CK 
Endpoint:   total_power_consumed_reg[29]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.122
+ Phase Shift                  15.500
= Required Time                15.578
- Arrival Time                 12.449
= Slack Time                    3.129
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    3.324 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    3.804 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    4.292 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    4.578 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    4.940 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    5.092 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.093 |    5.222 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.409 |    5.538 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |    5.775 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |    5.858 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |    5.944 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |    6.128 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |    6.216 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |    6.727 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |    6.995 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |    7.574 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |    7.928 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.221 |   5.020 |    8.149 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.172 |   5.192 |    8.321 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.163 |   5.355 |    8.485 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.421 |   5.776 |    8.905 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.408 |   6.184 |    9.313 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.296 |   6.480 |    9.609 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.739 |    9.868 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.270 |   7.009 |   10.139 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.272 |   10.402 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.285 |   7.558 |   10.687 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.730 |   10.859 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   8.002 |   11.132 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.253 |   11.382 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.261 |   8.514 |   11.643 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.257 |   8.771 |   11.900 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.239 |   9.010 |   12.139 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.182 |   9.192 |   12.321 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.257 |   9.449 |   12.579 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.681 |   12.810 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.268 |   9.948 |   13.078 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.225 |  10.174 |   13.303 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.254 |  10.428 |   13.557 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.218 |  10.645 |   13.775 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.254 |  10.900 |   14.029 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.226 |  11.126 |   14.255 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.272 |  11.398 |   14.527 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.226 |  11.624 |   14.753 | 
     | csa_tree_add_158_58_groupi/g1536 | B v -> Y ^   | NOR2XL    | 0.253 |  11.877 |   15.007 | 
     | csa_tree_add_158_58_groupi/g1534 | B ^ -> Y v   | NAND2XL   | 0.224 |  12.102 |   15.231 | 
     | csa_tree_add_158_58_groupi/g1532 | B v -> Y ^   | NOR2XL    | 0.277 |  12.379 |   15.508 | 
     | csa_tree_add_158_58_groupi/g1531 | B0 ^ -> Y v  | AOI21X1   | 0.070 |  12.449 |   15.578 | 
     | total_power_consumed_reg[29]     | D v          | SDFFRHQX1 | 0.000 |  12.449 |   15.578 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin total_power_consumed_reg[28]/CK 
Endpoint:   total_power_consumed_reg[28]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.581
- Arrival Time                 12.262
= Slack Time                    3.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    3.514 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    3.994 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    4.482 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    4.768 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    5.130 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    5.282 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.093 |    5.412 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.409 |    5.728 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |    5.965 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |    6.048 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |    6.134 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |    6.318 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |    6.406 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |    6.917 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |    7.185 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |    7.764 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |    8.118 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.221 |   5.020 |    8.339 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.172 |   5.192 |    8.511 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.163 |   5.355 |    8.675 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.421 |   5.776 |    9.095 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.408 |   6.184 |    9.503 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.296 |   6.480 |    9.799 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.739 |   10.058 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.270 |   7.009 |   10.329 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.272 |   10.592 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.285 |   7.558 |   10.877 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.730 |   11.049 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   8.002 |   11.322 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.253 |   11.572 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.261 |   8.514 |   11.833 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.257 |   8.771 |   12.090 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.239 |   9.010 |   12.329 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.182 |   9.192 |   12.511 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.257 |   9.449 |   12.769 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.681 |   13.000 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.268 |   9.948 |   13.268 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.225 |  10.174 |   13.493 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.254 |  10.428 |   13.747 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.218 |  10.645 |   13.965 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.254 |  10.900 |   14.219 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.226 |  11.126 |   14.445 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.272 |  11.398 |   14.717 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.226 |  11.624 |   14.943 | 
     | csa_tree_add_158_58_groupi/g1536 | B v -> Y ^   | NOR2XL    | 0.253 |  11.877 |   15.197 | 
     | csa_tree_add_158_58_groupi/g1534 | B ^ -> Y v   | NAND2XL   | 0.224 |  12.102 |   15.421 | 
     | csa_tree_add_158_58_groupi/g1533 | B0 v -> Y v  | OA21XL    | 0.160 |  12.262 |   15.581 | 
     | total_power_consumed_reg[28]     | D v          | SDFFRHQX1 | 0.000 |  12.262 |   15.581 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin total_power_consumed_reg[27]/CK 
Endpoint:   total_power_consumed_reg[27]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.580
- Arrival Time                 11.948
= Slack Time                    3.632
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    3.826 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    4.306 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    4.795 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    5.081 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    5.442 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    5.595 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.093 |    5.725 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.409 |    6.041 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |    6.277 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |    6.361 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |    6.447 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |    6.631 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |    6.719 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |    7.230 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |    7.498 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |    8.076 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |    8.431 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.221 |   5.020 |    8.652 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.172 |   5.192 |    8.824 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.163 |   5.355 |    8.987 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.421 |   5.776 |    9.408 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.408 |   6.184 |    9.816 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.296 |   6.480 |   10.112 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.739 |   10.371 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.270 |   7.009 |   10.641 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.272 |   10.904 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.285 |   7.558 |   11.190 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.730 |   11.362 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   8.002 |   11.634 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.253 |   11.885 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.261 |   8.514 |   12.146 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.257 |   8.771 |   12.403 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.239 |   9.010 |   12.642 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.182 |   9.192 |   12.824 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.257 |   9.449 |   13.081 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.681 |   13.313 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.268 |   9.948 |   13.580 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.225 |  10.174 |   13.806 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.254 |  10.428 |   14.060 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.218 |  10.645 |   14.277 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.254 |  10.900 |   14.532 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.226 |  11.126 |   14.758 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.272 |  11.398 |   15.030 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.226 |  11.624 |   15.256 | 
     | csa_tree_add_158_58_groupi/g1536 | B v -> Y ^   | NOR2XL    | 0.253 |  11.877 |   15.509 | 
     | csa_tree_add_158_58_groupi/g1535 | B0 ^ -> Y v  | AOI21X1   | 0.071 |  11.948 |   15.580 | 
     | total_power_consumed_reg[27]     | D v          | SDFFRHQX1 | 0.000 |  11.948 |   15.580 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin total_power_consumed_reg[26]/CK 
Endpoint:   total_power_consumed_reg[26]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.122
+ Phase Shift                  15.500
= Required Time                15.578
- Arrival Time                 11.780
= Slack Time                    3.798
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    3.992 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    4.472 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    4.960 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    5.246 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    5.608 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    5.761 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |    5.890 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |    6.206 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |    6.443 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |    6.526 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |    6.612 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |    6.797 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.086 |    6.884 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |    7.395 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |    7.663 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |    8.242 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |    8.596 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.221 |   5.020 |    8.818 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.172 |   5.192 |    8.989 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.163 |   5.355 |    9.153 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.421 |   5.776 |    9.574 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.408 |   6.184 |    9.982 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.296 |   6.480 |   10.277 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.739 |   10.537 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.270 |   7.009 |   10.807 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.272 |   11.070 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.285 |   7.557 |   11.355 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.730 |   11.527 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   8.002 |   11.800 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.253 |   12.050 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.261 |   8.514 |   12.311 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.257 |   8.771 |   12.568 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.239 |   9.010 |   12.808 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.182 |   9.192 |   12.989 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.257 |   9.449 |   13.247 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.681 |   13.478 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.268 |   9.948 |   13.746 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.225 |  10.174 |   13.971 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.254 |  10.428 |   14.225 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.218 |  10.645 |   14.443 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.254 |  10.900 |   14.697 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.226 |  11.126 |   14.923 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.272 |  11.398 |   15.195 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.226 |  11.624 |   15.421 | 
     | csa_tree_add_158_58_groupi/g1537 | B0 v -> Y v  | OA21XL    | 0.156 |  11.780 |   15.578 | 
     | total_power_consumed_reg[26]     | D v          | SDFFRHQX1 | 0.000 |  11.780 |   15.578 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin total_power_consumed_reg[25]/CK 
Endpoint:   total_power_consumed_reg[25]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.122
+ Phase Shift                  15.500
= Required Time                15.578
- Arrival Time                 11.469
= Slack Time                    4.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    4.304 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    4.784 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    5.272 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    5.558 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    5.920 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    6.073 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.093 |    6.202 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.409 |    6.518 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |    6.755 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |    6.838 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |    6.924 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |    7.109 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |    7.196 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |    7.707 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |    7.975 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |    8.554 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |    8.908 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.221 |   5.020 |    9.130 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.172 |   5.192 |    9.301 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.163 |   5.355 |    9.465 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.421 |   5.776 |    9.885 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.408 |   6.184 |   10.293 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.296 |   6.480 |   10.589 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.739 |   10.848 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.270 |   7.009 |   11.119 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.272 |   11.382 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.285 |   7.558 |   11.667 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.730 |   11.839 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   8.002 |   12.112 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.253 |   12.362 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.261 |   8.514 |   12.623 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.257 |   8.771 |   12.880 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.239 |   9.010 |   13.119 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.182 |   9.192 |   13.301 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.257 |   9.449 |   13.559 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.681 |   13.790 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.268 |   9.948 |   14.058 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.225 |  10.174 |   14.283 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.254 |  10.428 |   14.537 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.218 |  10.645 |   14.755 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.254 |  10.900 |   15.009 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.226 |  11.126 |   15.235 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.272 |  11.398 |   15.507 | 
     | csa_tree_add_158_58_groupi/g1539 | B0 ^ -> Y v  | AOI21X1   | 0.071 |  11.469 |   15.578 | 
     | total_power_consumed_reg[25]     | D v          | SDFFRHQX1 | 0.000 |  11.469 |   15.578 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin total_power_consumed_reg[24]/CK 
Endpoint:   total_power_consumed_reg[24]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.580
- Arrival Time                 11.285
= Slack Time                    4.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    4.489 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    4.969 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    5.457 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    5.744 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    6.105 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    6.258 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |    6.387 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |    6.703 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |    6.940 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |    7.024 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |    7.110 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |    7.294 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.086 |    7.381 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |    7.892 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |    8.160 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |    8.739 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |    9.094 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.221 |   5.020 |    9.315 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.172 |   5.192 |    9.487 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.163 |   5.355 |    9.650 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.421 |   5.776 |   10.071 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.408 |   6.184 |   10.479 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.296 |   6.480 |   10.774 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.739 |   11.034 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.270 |   7.009 |   11.304 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.272 |   11.567 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.285 |   7.557 |   11.852 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.730 |   12.024 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   8.002 |   12.297 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.253 |   12.547 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.261 |   8.514 |   12.809 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.257 |   8.771 |   13.065 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.239 |   9.010 |   13.305 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.182 |   9.192 |   13.487 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.257 |   9.449 |   13.744 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.681 |   13.975 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.268 |   9.948 |   14.243 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.225 |  10.174 |   14.469 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.254 |  10.428 |   14.723 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.218 |  10.645 |   14.940 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.254 |  10.900 |   15.195 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.226 |  11.126 |   15.421 | 
     | csa_tree_add_158_58_groupi/g1541 | B0 v -> Y v  | OA21XL    | 0.159 |  11.285 |   15.580 | 
     | total_power_consumed_reg[24]     | D v          | SDFFRHQX1 | 0.000 |  11.285 |   15.580 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin total_power_consumed_reg[23]/CK 
Endpoint:   total_power_consumed_reg[23]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.580
- Arrival Time                 10.970
= Slack Time                    4.609
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    4.803 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    5.283 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    5.772 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    6.058 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    6.419 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    6.572 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |    6.702 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |    7.018 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |    7.254 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |    7.338 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |    7.424 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |    7.608 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.086 |    7.696 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |    8.207 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |    8.475 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |    9.053 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |    9.408 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.221 |   5.020 |    9.629 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.172 |   5.192 |    9.801 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.163 |   5.355 |    9.964 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.421 |   5.776 |   10.385 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.408 |   6.184 |   10.793 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.296 |   6.480 |   11.089 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.739 |   11.348 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.270 |   7.009 |   11.618 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.272 |   11.881 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.285 |   7.557 |   12.167 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.730 |   12.339 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   8.002 |   12.611 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.253 |   12.862 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.261 |   8.514 |   13.123 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.257 |   8.771 |   13.380 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.239 |   9.010 |   13.619 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.182 |   9.192 |   13.801 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.257 |   9.449 |   14.058 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.681 |   14.290 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.268 |   9.948 |   14.557 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.225 |  10.174 |   14.783 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.254 |  10.428 |   15.037 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.218 |  10.645 |   15.254 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.254 |  10.900 |   15.509 | 
     | csa_tree_add_158_58_groupi/g1543 | B0 ^ -> Y v  | AOI21X1   | 0.071 |  10.970 |   15.580 | 
     | total_power_consumed_reg[23]     | D v          | SDFFRHQX1 | 0.000 |  10.970 |   15.580 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin total_power_consumed_reg[22]/CK 
Endpoint:   total_power_consumed_reg[22]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.581
- Arrival Time                 10.804
= Slack Time                    4.777
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    4.971 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    5.451 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    5.940 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    6.226 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    6.587 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    6.740 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |    6.869 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |    7.185 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |    7.422 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |    7.506 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |    7.592 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |    7.776 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.086 |    7.863 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |    8.375 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |    8.643 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |    9.221 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |    9.576 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.221 |   5.020 |    9.797 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.172 |   5.192 |    9.969 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.163 |   5.355 |   10.132 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.421 |   5.776 |   10.553 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.408 |   6.184 |   10.961 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.296 |   6.480 |   11.257 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.739 |   11.516 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.270 |   7.009 |   11.786 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.272 |   12.049 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.285 |   7.557 |   12.334 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.730 |   12.507 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   8.002 |   12.779 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.253 |   13.030 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.261 |   8.514 |   13.291 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.257 |   8.771 |   13.548 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.239 |   9.010 |   13.787 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.182 |   9.192 |   13.969 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.257 |   9.449 |   14.226 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.681 |   14.458 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.268 |   9.948 |   14.725 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.225 |  10.174 |   14.951 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.254 |  10.428 |   15.205 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.218 |  10.645 |   15.422 | 
     | csa_tree_add_158_58_groupi/g1545 | B0 v -> Y v  | OA21XL    | 0.159 |  10.804 |   15.581 | 
     | total_power_consumed_reg[22]     | D v          | SDFFRHQX1 | 0.000 |  10.804 |   15.581 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin total_power_consumed_reg[21]/CK 
Endpoint:   total_power_consumed_reg[21]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.121
+ Phase Shift                  15.500
= Required Time                15.578
- Arrival Time                 10.503
= Slack Time                    5.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    5.270 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    5.750 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    6.238 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    6.524 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    6.886 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    7.039 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |    7.168 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |    7.484 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |    7.721 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |    7.804 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |    7.890 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |    8.075 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.086 |    8.162 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |    8.673 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |    8.941 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |    9.520 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |    9.874 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.221 |   5.020 |   10.096 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.172 |   5.192 |   10.267 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.163 |   5.355 |   10.431 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.421 |   5.776 |   10.851 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.408 |   6.184 |   11.259 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.296 |   6.480 |   11.555 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.739 |   11.814 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.270 |   7.009 |   12.085 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.272 |   12.348 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.285 |   7.558 |   12.633 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.730 |   12.805 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   8.002 |   13.078 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.253 |   13.328 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.261 |   8.514 |   13.589 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.257 |   8.771 |   13.846 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.239 |   9.010 |   14.085 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.182 |   9.192 |   14.267 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.257 |   9.449 |   14.525 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.681 |   14.756 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.268 |   9.948 |   15.024 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.225 |  10.174 |   15.249 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.254 |  10.428 |   15.503 | 
     | csa_tree_add_158_58_groupi/g1547 | B0 ^ -> Y v  | AOI21X1   | 0.075 |  10.503 |   15.578 | 
     | total_power_consumed_reg[21]     | D v          | SDFFRHQX1 | 0.000 |  10.503 |   15.578 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin total_power_consumed_reg[20]/CK 
Endpoint:   total_power_consumed_reg[20]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.122
+ Phase Shift                  15.500
= Required Time                15.578
- Arrival Time                 10.331
= Slack Time                    5.248
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    5.442 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    5.922 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    6.410 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    6.697 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    7.058 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    7.211 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |    7.340 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |    7.656 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |    7.893 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |    7.977 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |    8.063 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |    8.247 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.086 |    8.334 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |    8.845 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |    9.113 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |    9.692 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |   10.046 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.221 |   5.020 |   10.268 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.172 |   5.192 |   10.440 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.163 |   5.355 |   10.603 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.421 |   5.776 |   11.024 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.408 |   6.184 |   11.432 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.296 |   6.480 |   11.727 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.739 |   11.987 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.270 |   7.009 |   12.257 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.272 |   12.520 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.285 |   7.558 |   12.805 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.730 |   12.977 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   8.002 |   13.250 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.253 |   13.500 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.261 |   8.514 |   13.761 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.257 |   8.771 |   14.018 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.239 |   9.010 |   14.258 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.182 |   9.192 |   14.439 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.257 |   9.449 |   14.697 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.681 |   14.928 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.268 |   9.948 |   15.196 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.225 |  10.174 |   15.421 | 
     | csa_tree_add_158_58_groupi/g1549 | B0 v -> Y v  | OA21XL    | 0.157 |  10.331 |   15.578 | 
     | total_power_consumed_reg[20]     | D v          | SDFFRHQX1 | 0.000 |  10.331 |   15.578 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin total_power_consumed_reg[19]/CK 
Endpoint:   total_power_consumed_reg[19]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.579
- Arrival Time                 10.017
= Slack Time                    5.563
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    5.757 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    6.237 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    6.725 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    7.012 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    7.373 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    7.526 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |    7.655 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |    7.971 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |    8.208 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |    8.292 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |    8.378 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |    8.562 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.086 |    8.649 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |    9.160 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |    9.428 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |   10.007 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |   10.361 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.221 |   5.020 |   10.583 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.172 |   5.192 |   10.755 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.163 |   5.355 |   10.918 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.421 |   5.776 |   11.339 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.408 |   6.184 |   11.747 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.296 |   6.480 |   12.042 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.739 |   12.302 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.270 |   7.009 |   12.572 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.272 |   12.835 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.285 |   7.558 |   13.120 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.730 |   13.292 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   8.002 |   13.565 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.253 |   13.815 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.261 |   8.514 |   14.076 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.257 |   8.771 |   14.333 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.239 |   9.010 |   14.573 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.182 |   9.192 |   14.754 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.257 |   9.449 |   15.012 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.681 |   15.243 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.268 |   9.948 |   15.511 | 
     | csa_tree_add_158_58_groupi/g1551 | B0 ^ -> Y v  | AOI21X1   | 0.068 |  10.017 |   15.579 | 
     | total_power_consumed_reg[19]     | D v          | SDFFRHQX1 | 0.000 |  10.017 |   15.579 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin total_power_consumed_reg[18]/CK 
Endpoint:   total_power_consumed_reg[18]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.128
+ Phase Shift                  15.500
= Required Time                15.571
- Arrival Time                  9.843
= Slack Time                    5.728
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    5.922 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    6.402 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    6.890 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    7.177 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    7.538 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    7.691 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |    7.820 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |    8.136 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |    8.373 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |    8.457 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |    8.543 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |    8.727 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.086 |    8.814 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |    9.325 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |    9.593 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |   10.172 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |   10.526 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.221 |   5.020 |   10.748 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.172 |   5.192 |   10.920 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.163 |   5.355 |   11.083 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.421 |   5.776 |   11.504 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.408 |   6.184 |   11.912 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.296 |   6.480 |   12.207 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.739 |   12.467 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.270 |   7.009 |   12.737 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.272 |   13.000 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.285 |   7.557 |   13.285 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.730 |   13.457 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   8.002 |   13.730 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.253 |   13.980 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.261 |   8.514 |   14.241 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.257 |   8.771 |   14.498 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.239 |   9.010 |   14.738 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.182 |   9.192 |   14.919 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.257 |   9.449 |   15.177 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.681 |   15.408 | 
     | csa_tree_add_158_58_groupi/g1553 | B0 v -> Y v  | OA21X1    | 0.162 |   9.843 |   15.571 | 
     | total_power_consumed_reg[18]     | D v          | SDFFRHQX1 | 0.000 |   9.843 |   15.571 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin total_power_consumed_reg[17]/CK 
Endpoint:   total_power_consumed_reg[17]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.577
- Arrival Time                  9.529
= Slack Time                    6.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    6.242 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    6.722 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    7.210 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    7.496 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    7.858 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    8.010 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |    8.140 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |    8.456 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |    8.693 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |    8.776 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |    8.862 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |    9.046 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.086 |    9.134 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |    9.645 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |    9.913 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |   10.492 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |   10.846 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.221 |   5.020 |   11.067 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.172 |   5.192 |   11.239 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.163 |   5.355 |   11.403 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.421 |   5.776 |   11.823 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.408 |   6.184 |   12.231 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.296 |   6.480 |   12.527 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.739 |   12.786 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.270 |   7.009 |   13.057 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.272 |   13.320 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.285 |   7.558 |   13.605 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.730 |   13.777 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   8.002 |   14.050 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.253 |   14.300 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.261 |   8.514 |   14.561 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.257 |   8.771 |   14.818 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.239 |   9.010 |   15.057 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.182 |   9.192 |   15.239 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.257 |   9.449 |   15.497 | 
     | csa_tree_add_158_58_groupi/g1555 | B0 ^ -> Y v  | AOI21X1   | 0.080 |   9.529 |   15.577 | 
     | total_power_consumed_reg[17]     | D v          | SDFFRHQX1 | 0.000 |   9.529 |   15.577 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin total_power_consumed_reg[16]/CK 
Endpoint:   total_power_consumed_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.224
+ Phase Shift                  15.500
= Required Time                15.476
- Arrival Time                  9.273
= Slack Time                    6.203
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    6.397 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    6.877 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    7.366 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    7.652 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    8.014 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    8.166 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |    8.296 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |    8.612 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |    8.849 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |    8.932 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |    9.018 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |    9.202 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.086 |    9.290 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |    9.801 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   10.069 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |   10.648 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |   11.002 | 
     | csa_tree_add_158_58_groupi/g1693 | B ^ -> Y v   | NAND2XL   | 0.330 |   5.129 |   11.332 | 
     | csa_tree_add_158_58_groupi/g1673 | A v -> Y ^   | CLKINVX1  | 0.135 |   5.263 |   11.467 | 
     | csa_tree_add_158_58_groupi/g1643 | B ^ -> Y v   | NAND2XL   | 0.191 |   5.454 |   11.658 | 
     | csa_tree_add_158_58_groupi/g1612 | B v -> S ^   | ADDFXL    | 0.434 |   5.888 |   12.091 | 
     | csa_tree_add_158_58_groupi/g1597 | CI ^ -> S v  | ADDFXL    | 0.360 |   6.248 |   12.451 | 
     | csa_tree_add_158_58_groupi/g1588 | CI v -> S ^  | ADDFXL    | 0.426 |   6.675 |   12.878 | 
     | csa_tree_add_158_58_groupi/g1574 | A ^ -> CO ^  | ADDFX1    | 0.276 |   6.950 |   13.153 | 
     | csa_tree_add_158_58_groupi/g1571 | CI ^ -> CO ^ | ADDFX1    | 0.248 |   7.198 |   13.402 | 
     | csa_tree_add_158_58_groupi/g1569 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   7.471 |   13.674 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 ^ -> Y v  | OAI22X1   | 0.147 |   7.618 |   13.821 | 
     | csa_tree_add_158_58_groupi/g1563 | CI v -> CO v | ADDFX1    | 0.283 |   7.901 |   14.104 | 
     | csa_tree_add_158_58_groupi/g1562 | CI v -> CO v | ADDFX1    | 0.265 |   8.165 |   14.369 | 
     | csa_tree_add_158_58_groupi/g1561 | CI v -> CO v | ADDFX1    | 0.275 |   8.440 |   14.643 | 
     | csa_tree_add_158_58_groupi/g1560 | CI v -> CO v | ADDFX1    | 0.271 |   8.711 |   14.914 | 
     | csa_tree_add_158_58_groupi/g1559 | CI v -> CO v | ADDFX1    | 0.255 |   8.966 |   15.169 | 
     | csa_tree_add_158_58_groupi/g1558 | B v -> Y ^   | NAND2XL   | 0.137 |   9.103 |   15.306 | 
     | csa_tree_add_158_58_groupi/g1557 | B0 ^ -> Y ^  | OA21X1    | 0.170 |   9.273 |   15.476 | 
     | total_power_consumed_reg[16]     | D ^          | SDFFRHQX1 | 0.000 |   9.273 |   15.476 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin total_power_consumed_reg[15]/CK 
Endpoint:   total_power_consumed_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.203
- Setup                         0.208
+ Phase Shift                  15.500
= Required Time                15.495
- Arrival Time                  9.115
= Slack Time                    6.380
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    6.574 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    7.054 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    7.542 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    7.829 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    8.190 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    8.343 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |    8.472 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |    8.788 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |    9.025 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |    9.109 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |    9.195 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |    9.379 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |    9.466 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |    9.977 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   10.245 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |   10.824 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |   11.179 | 
     | csa_tree_add_158_58_groupi/g1693 | B ^ -> Y v   | NAND2XL   | 0.330 |   5.129 |   11.509 | 
     | csa_tree_add_158_58_groupi/g1673 | A v -> Y ^   | CLKINVX1  | 0.135 |   5.264 |   11.643 | 
     | csa_tree_add_158_58_groupi/g1643 | B ^ -> Y v   | NAND2XL   | 0.191 |   5.454 |   11.834 | 
     | csa_tree_add_158_58_groupi/g1612 | B v -> S ^   | ADDFXL    | 0.434 |   5.888 |   12.268 | 
     | csa_tree_add_158_58_groupi/g1597 | CI ^ -> S v  | ADDFXL    | 0.360 |   6.248 |   12.628 | 
     | csa_tree_add_158_58_groupi/g1588 | CI v -> S ^  | ADDFXL    | 0.426 |   6.675 |   13.054 | 
     | csa_tree_add_158_58_groupi/g1574 | A ^ -> CO ^  | ADDFX1    | 0.276 |   6.950 |   13.330 | 
     | csa_tree_add_158_58_groupi/g1571 | CI ^ -> CO ^ | ADDFX1    | 0.248 |   7.198 |   13.578 | 
     | csa_tree_add_158_58_groupi/g1569 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   7.471 |   13.851 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 ^ -> Y v  | OAI22X1   | 0.147 |   7.618 |   13.998 | 
     | csa_tree_add_158_58_groupi/g1563 | CI v -> CO v | ADDFX1    | 0.283 |   7.901 |   14.281 | 
     | csa_tree_add_158_58_groupi/g1562 | CI v -> CO v | ADDFX1    | 0.265 |   8.165 |   14.545 | 
     | csa_tree_add_158_58_groupi/g1561 | CI v -> CO v | ADDFX1    | 0.275 |   8.440 |   14.820 | 
     | csa_tree_add_158_58_groupi/g1560 | CI v -> CO v | ADDFX1    | 0.271 |   8.711 |   15.091 | 
     | csa_tree_add_158_58_groupi/g1559 | CI v -> S ^  | ADDFX1    | 0.404 |   9.115 |   15.495 | 
     | total_power_consumed_reg[15]     | D ^          | SDFFRHQX1 | 0.000 |   9.115 |   15.495 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin total_power_consumed_reg[14]/CK 
Endpoint:   total_power_consumed_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.203
- Setup                         0.209
+ Phase Shift                  15.500
= Required Time                15.494
- Arrival Time                  8.847
= Slack Time                    6.647
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    6.842 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    7.322 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    7.810 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    8.096 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    8.458 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    8.610 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |    8.740 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |    9.056 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |    9.293 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |    9.376 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |    9.462 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |    9.646 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.086 |    9.734 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   10.245 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   10.513 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |   11.092 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |   11.446 | 
     | csa_tree_add_158_58_groupi/g1693 | B ^ -> Y v   | NAND2XL   | 0.330 |   5.129 |   11.776 | 
     | csa_tree_add_158_58_groupi/g1673 | A v -> Y ^   | CLKINVX1  | 0.135 |   5.263 |   11.911 | 
     | csa_tree_add_158_58_groupi/g1643 | B ^ -> Y v   | NAND2XL   | 0.191 |   5.454 |   12.102 | 
     | csa_tree_add_158_58_groupi/g1612 | B v -> S ^   | ADDFXL    | 0.434 |   5.888 |   12.535 | 
     | csa_tree_add_158_58_groupi/g1597 | CI ^ -> S v  | ADDFXL    | 0.360 |   6.248 |   12.895 | 
     | csa_tree_add_158_58_groupi/g1588 | CI v -> S ^  | ADDFXL    | 0.426 |   6.675 |   13.322 | 
     | csa_tree_add_158_58_groupi/g1574 | A ^ -> CO ^  | ADDFX1    | 0.276 |   6.950 |   13.598 | 
     | csa_tree_add_158_58_groupi/g1571 | CI ^ -> CO ^ | ADDFX1    | 0.248 |   7.198 |   13.846 | 
     | csa_tree_add_158_58_groupi/g1569 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   7.471 |   14.119 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 ^ -> Y v  | OAI22X1   | 0.147 |   7.618 |   14.265 | 
     | csa_tree_add_158_58_groupi/g1563 | CI v -> CO v | ADDFX1    | 0.283 |   7.901 |   14.548 | 
     | csa_tree_add_158_58_groupi/g1562 | CI v -> CO v | ADDFX1    | 0.265 |   8.165 |   14.813 | 
     | csa_tree_add_158_58_groupi/g1561 | CI v -> CO v | ADDFX1    | 0.275 |   8.440 |   15.087 | 
     | csa_tree_add_158_58_groupi/g1560 | CI v -> S ^  | ADDFX1    | 0.407 |   8.847 |   15.494 | 
     | total_power_consumed_reg[14]     | D ^          | SDFFRHQX1 | 0.000 |   8.847 |   15.494 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin total_power_consumed_reg[13]/CK 
Endpoint:   total_power_consumed_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.203
- Setup                         0.207
+ Phase Shift                  15.500
= Required Time                15.496
- Arrival Time                  8.565
= Slack Time                    6.931
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    7.125 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    7.605 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    8.093 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    8.380 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    8.741 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    8.894 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |    9.023 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |    9.339 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |    9.576 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |    9.660 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |    9.746 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |    9.930 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |   10.017 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   10.528 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   10.796 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |   11.375 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |   11.730 | 
     | csa_tree_add_158_58_groupi/g1693 | B ^ -> Y v   | NAND2XL   | 0.330 |   5.129 |   12.060 | 
     | csa_tree_add_158_58_groupi/g1673 | A v -> Y ^   | CLKINVX1  | 0.135 |   5.264 |   12.194 | 
     | csa_tree_add_158_58_groupi/g1643 | B ^ -> Y v   | NAND2XL   | 0.191 |   5.454 |   12.385 | 
     | csa_tree_add_158_58_groupi/g1612 | B v -> S ^   | ADDFXL    | 0.434 |   5.888 |   12.819 | 
     | csa_tree_add_158_58_groupi/g1597 | CI ^ -> S v  | ADDFXL    | 0.360 |   6.248 |   13.179 | 
     | csa_tree_add_158_58_groupi/g1588 | CI v -> S ^  | ADDFXL    | 0.426 |   6.675 |   13.605 | 
     | csa_tree_add_158_58_groupi/g1574 | A ^ -> CO ^  | ADDFX1    | 0.276 |   6.950 |   13.881 | 
     | csa_tree_add_158_58_groupi/g1571 | CI ^ -> CO ^ | ADDFX1    | 0.248 |   7.198 |   14.129 | 
     | csa_tree_add_158_58_groupi/g1569 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   7.471 |   14.402 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 ^ -> Y v  | OAI22X1   | 0.147 |   7.618 |   14.549 | 
     | csa_tree_add_158_58_groupi/g1563 | CI v -> CO v | ADDFX1    | 0.283 |   7.901 |   14.832 | 
     | csa_tree_add_158_58_groupi/g1562 | CI v -> CO v | ADDFX1    | 0.265 |   8.165 |   15.096 | 
     | csa_tree_add_158_58_groupi/g1561 | CI v -> S ^  | ADDFX1    | 0.400 |   8.565 |   15.496 | 
     | total_power_consumed_reg[13]     | D ^          | SDFFRHQX1 | 0.000 |   8.565 |   15.496 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin distance_travelled_reg[31]/CK 
Endpoint:   distance_travelled_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.226
+ Phase Shift                  15.500
= Required Time                15.474
- Arrival Time                  8.406
= Slack Time                    7.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    7.265 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |    7.925 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |    8.186 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |    8.443 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |    8.692 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |    8.939 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |    9.200 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |    9.447 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |    9.694 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |    9.929 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   10.112 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   10.367 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   10.592 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   10.878 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.231 |   4.042 |   11.110 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.256 |   4.298 |   11.366 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.214 |   4.512 |   11.580 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.256 |   4.768 |   11.836 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.209 |   4.977 |   12.045 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.250 |   5.227 |   12.295 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.225 |   5.453 |   12.520 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.253 |   5.706 |   12.774 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.205 |   5.910 |   12.978 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.251 |   6.161 |   13.229 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.218 |   6.380 |   13.448 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.256 |   6.636 |   13.704 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.213 |   6.849 |   13.917 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.264 |   7.112 |   14.180 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.219 |   7.332 |   14.399 | 
     | add_157_54/g452            | B v -> Y ^   | NOR2XL    | 0.244 |   7.576 |   14.644 | 
     | add_157_54/g450            | B ^ -> Y v   | NAND2XL   | 0.216 |   7.792 |   14.860 | 
     | add_157_54/g448            | B v -> Y ^   | NOR2XL    | 0.254 |   8.046 |   15.114 | 
     | add_157_54/g446            | B ^ -> Y v   | NAND2XL   | 0.220 |   8.266 |   15.333 | 
     | add_157_54/g443            | A1 v -> Y ^  | OAI21X1   | 0.140 |   8.406 |   15.474 | 
     | distance_travelled_reg[31] | D ^          | SDFFRHQX1 | 0.000 |   8.406 |   15.474 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin distance_travelled_reg[30]/CK 
Endpoint:   distance_travelled_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.121
+ Phase Shift                  15.500
= Required Time                15.579
- Arrival Time                  8.422
= Slack Time                    7.156
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    7.353 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |    8.014 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |    8.275 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |    8.531 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |    8.780 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |    9.027 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |    9.288 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |    9.535 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |    9.782 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   10.018 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   10.201 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   10.456 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   10.680 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   10.967 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.231 |   4.042 |   11.198 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.256 |   4.298 |   11.454 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.214 |   4.512 |   11.669 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.256 |   4.768 |   11.924 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.209 |   4.977 |   12.134 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.250 |   5.227 |   12.384 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.225 |   5.453 |   12.609 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.253 |   5.706 |   12.862 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.205 |   5.910 |   13.067 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.251 |   6.161 |   13.318 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.218 |   6.380 |   13.536 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.256 |   6.636 |   13.792 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.213 |   6.849 |   14.005 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.264 |   7.112 |   14.269 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.219 |   7.332 |   14.488 | 
     | add_157_54/g452            | B v -> Y ^   | NOR2XL    | 0.244 |   7.576 |   14.732 | 
     | add_157_54/g450            | B ^ -> Y v   | NAND2XL   | 0.216 |   7.792 |   14.948 | 
     | add_157_54/g448            | B v -> Y ^   | NOR2XL    | 0.254 |   8.046 |   15.202 | 
     | add_157_54/g446            | B ^ -> Y v   | NAND2XL   | 0.220 |   8.266 |   15.422 | 
     | add_157_54/g445            | B0 v -> Y v  | OA21XL    | 0.157 |   8.422 |   15.579 | 
     | distance_travelled_reg[30] | D v          | SDFFRHQX1 | 0.000 |   8.422 |   15.579 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin total_power_consumed_reg[12]/CK 
Endpoint:   total_power_consumed_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.208
+ Phase Shift                  15.500
= Required Time                15.494
- Arrival Time                  8.304
= Slack Time                    7.190
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    7.385 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    7.865 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    8.353 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    8.639 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    9.001 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    9.154 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |    9.283 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |    9.599 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |    9.836 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |    9.919 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   10.005 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   10.190 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |   10.277 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   10.788 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   11.056 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |   11.635 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |   11.989 | 
     | csa_tree_add_158_58_groupi/g1693 | B ^ -> Y v   | NAND2XL   | 0.330 |   5.129 |   12.319 | 
     | csa_tree_add_158_58_groupi/g1673 | A v -> Y ^   | CLKINVX1  | 0.135 |   5.264 |   12.454 | 
     | csa_tree_add_158_58_groupi/g1643 | B ^ -> Y v   | NAND2XL   | 0.191 |   5.454 |   12.645 | 
     | csa_tree_add_158_58_groupi/g1612 | B v -> S ^   | ADDFXL    | 0.434 |   5.888 |   13.078 | 
     | csa_tree_add_158_58_groupi/g1597 | CI ^ -> S v  | ADDFXL    | 0.360 |   6.248 |   13.439 | 
     | csa_tree_add_158_58_groupi/g1588 | CI v -> S ^  | ADDFXL    | 0.426 |   6.675 |   13.865 | 
     | csa_tree_add_158_58_groupi/g1574 | A ^ -> CO ^  | ADDFX1    | 0.276 |   6.950 |   14.141 | 
     | csa_tree_add_158_58_groupi/g1571 | CI ^ -> CO ^ | ADDFX1    | 0.248 |   7.198 |   14.389 | 
     | csa_tree_add_158_58_groupi/g1569 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   7.471 |   14.662 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 ^ -> Y v  | OAI22X1   | 0.147 |   7.618 |   14.808 | 
     | csa_tree_add_158_58_groupi/g1563 | CI v -> CO v | ADDFX1    | 0.283 |   7.901 |   15.091 | 
     | csa_tree_add_158_58_groupi/g1562 | CI v -> S ^  | ADDFX1    | 0.403 |   8.304 |   15.494 | 
     | total_power_consumed_reg[12]     | D ^          | SDFFRHQX1 | 0.000 |   8.304 |   15.494 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin distance_travelled_reg[29]/CK 
Endpoint:   distance_travelled_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.576
- Arrival Time                  8.126
= Slack Time                    7.451
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    7.647 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |    8.308 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |    8.569 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |    8.825 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |    9.074 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |    9.322 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |    9.582 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |    9.829 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   10.077 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   10.312 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   10.495 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   10.750 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   10.974 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   11.261 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.231 |   4.042 |   11.492 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.256 |   4.298 |   11.748 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.214 |   4.512 |   11.963 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.256 |   4.768 |   12.219 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.209 |   4.977 |   12.428 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.250 |   5.227 |   12.678 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.225 |   5.453 |   12.903 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.253 |   5.706 |   13.156 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.205 |   5.910 |   13.361 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.251 |   6.161 |   13.612 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.218 |   6.380 |   13.830 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.256 |   6.636 |   14.087 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.213 |   6.849 |   14.299 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.264 |   7.112 |   14.563 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.219 |   7.332 |   14.782 | 
     | add_157_54/g452            | B v -> Y ^   | NOR2XL    | 0.244 |   7.576 |   15.026 | 
     | add_157_54/g450            | B ^ -> Y v   | NAND2XL   | 0.216 |   7.792 |   15.242 | 
     | add_157_54/g448            | B v -> Y ^   | NOR2XL    | 0.254 |   8.046 |   15.497 | 
     | add_157_54/g447            | B0 ^ -> Y v  | AOI21X1   | 0.080 |   8.126 |   15.576 | 
     | distance_travelled_reg[29] | D v          | SDFFRHQX1 | 0.000 |   8.126 |   15.576 | 
     +------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin total_power_consumed_reg[11]/CK 
Endpoint:   total_power_consumed_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.207
+ Phase Shift                  15.500
= Required Time                15.496
- Arrival Time                  8.035
= Slack Time                    7.460
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    7.655 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    8.135 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    8.623 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    8.909 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    9.271 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    9.424 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |    9.553 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |    9.869 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   10.106 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   10.189 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   10.275 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   10.460 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |   10.547 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   11.058 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   11.326 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |   11.905 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |   12.259 | 
     | csa_tree_add_158_58_groupi/g1693 | B ^ -> Y v   | NAND2XL   | 0.330 |   5.129 |   12.589 | 
     | csa_tree_add_158_58_groupi/g1673 | A v -> Y ^   | CLKINVX1  | 0.135 |   5.264 |   12.724 | 
     | csa_tree_add_158_58_groupi/g1643 | B ^ -> Y v   | NAND2XL   | 0.191 |   5.454 |   12.915 | 
     | csa_tree_add_158_58_groupi/g1612 | B v -> S ^   | ADDFXL    | 0.434 |   5.888 |   13.348 | 
     | csa_tree_add_158_58_groupi/g1597 | CI ^ -> S v  | ADDFXL    | 0.360 |   6.248 |   13.709 | 
     | csa_tree_add_158_58_groupi/g1588 | CI v -> S ^  | ADDFXL    | 0.426 |   6.675 |   14.135 | 
     | csa_tree_add_158_58_groupi/g1574 | A ^ -> CO ^  | ADDFX1    | 0.276 |   6.950 |   14.411 | 
     | csa_tree_add_158_58_groupi/g1571 | CI ^ -> CO ^ | ADDFX1    | 0.248 |   7.198 |   14.659 | 
     | csa_tree_add_158_58_groupi/g1569 | CI ^ -> CO ^ | ADDFX1    | 0.273 |   7.471 |   14.932 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 ^ -> Y v  | OAI22X1   | 0.147 |   7.618 |   15.078 | 
     | csa_tree_add_158_58_groupi/g1563 | CI v -> S ^  | ADDFX1    | 0.417 |   8.035 |   15.496 | 
     | total_power_consumed_reg[11]     | D ^          | SDFFRHQX1 | 0.000 |   8.035 |   15.496 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin distance_travelled_reg[28]/CK 
Endpoint:   distance_travelled_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.121
+ Phase Shift                  15.500
= Required Time                15.579
- Arrival Time                  7.948
= Slack Time                    7.631
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    7.827 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |    8.488 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |    8.749 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |    9.005 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |    9.254 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |    9.502 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |    9.762 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |   10.009 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   10.257 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   10.492 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   10.675 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   10.930 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   11.154 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   11.441 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.231 |   4.042 |   11.672 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.256 |   4.298 |   11.928 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.214 |   4.512 |   12.143 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.256 |   4.768 |   12.399 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.209 |   4.977 |   12.608 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.250 |   5.227 |   12.858 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.225 |   5.453 |   13.083 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.253 |   5.706 |   13.336 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.205 |   5.910 |   13.541 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.251 |   6.161 |   13.792 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.218 |   6.380 |   14.010 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.256 |   6.636 |   14.267 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.213 |   6.849 |   14.479 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.264 |   7.112 |   14.743 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.219 |   7.332 |   14.962 | 
     | add_157_54/g452            | B v -> Y ^   | NOR2XL    | 0.244 |   7.576 |   15.206 | 
     | add_157_54/g450            | B ^ -> Y v   | NAND2XL   | 0.216 |   7.792 |   15.422 | 
     | add_157_54/g449            | B0 v -> Y v  | OA21XL    | 0.156 |   7.948 |   15.579 | 
     | distance_travelled_reg[28] | D v          | SDFFRHQX1 | 0.000 |   7.948 |   15.579 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin total_power_consumed_reg[10]/CK 
Endpoint:   total_power_consumed_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.210
+ Phase Shift                  15.500
= Required Time                15.490
- Arrival Time                  7.775
= Slack Time                    7.715
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    7.909 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    8.389 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    8.878 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    9.164 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    9.525 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    9.678 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |    9.807 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |   10.123 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   10.360 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   10.444 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   10.530 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   10.714 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.086 |   10.801 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   11.313 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   11.581 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |   12.159 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |   12.514 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.221 |   5.020 |   12.735 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.172 |   5.192 |   12.907 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.163 |   5.355 |   13.070 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.421 |   5.776 |   13.491 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.408 |   6.184 |   13.899 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.296 |   6.480 |   14.195 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.739 |   14.454 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.270 |   7.009 |   14.724 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.272 |   14.987 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.285 |   7.558 |   15.272 | 
     | csa_tree_add_158_58_groupi/g1706 | B v -> Y ^   | XNOR2XL   | 0.218 |   7.775 |   15.490 | 
     | total_power_consumed_reg[10]     | D ^          | SDFFRHQX1 | 0.000 |   7.775 |   15.490 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin total_power_consumed_reg[9]/CK 
Endpoint:   total_power_consumed_reg[9]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.201
- Setup                         0.129
+ Phase Shift                  15.500
= Required Time                15.572
- Arrival Time                  7.724
= Slack Time                    7.848
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    8.042 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    8.522 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    9.010 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    9.297 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    9.658 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |    9.811 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |    9.940 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |   10.256 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   10.493 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   10.577 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   10.663 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   10.847 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.086 |   10.934 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   11.445 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   11.713 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |   12.292 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |   12.647 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.221 |   5.020 |   12.868 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.172 |   5.192 |   13.040 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.163 |   5.355 |   13.203 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.421 |   5.776 |   13.624 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.408 |   6.184 |   14.032 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.296 |   6.480 |   14.327 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.739 |   14.587 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.270 |   7.009 |   14.857 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.272 |   15.120 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> S ^  | ADDFX1    | 0.388 |   7.660 |   15.508 | 
     | csa_tree_add_158_58_groupi/g1568 | A ^ -> Y v   | INVXL     | 0.064 |   7.724 |   15.572 | 
     | total_power_consumed_reg[9]      | D v          | SDFFRHQX1 | 0.000 |   7.724 |   15.572 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin distance_travelled_reg[27]/CK 
Endpoint:   distance_travelled_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.121
+ Phase Shift                  15.500
= Required Time                15.578
- Arrival Time                  7.652
= Slack Time                    7.926
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    8.123 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |    8.784 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |    9.045 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |    9.301 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |    9.550 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |    9.797 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |   10.058 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |   10.305 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   10.553 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   10.788 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   10.971 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   11.226 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   11.450 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   11.737 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.231 |   4.042 |   11.968 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.256 |   4.298 |   12.224 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.214 |   4.512 |   12.439 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.256 |   4.768 |   12.695 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.209 |   4.977 |   12.904 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.250 |   5.227 |   13.154 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.225 |   5.453 |   13.379 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.253 |   5.706 |   13.632 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.205 |   5.910 |   13.837 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.251 |   6.161 |   14.088 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.218 |   6.380 |   14.306 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.256 |   6.636 |   14.562 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.213 |   6.849 |   14.775 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.264 |   7.112 |   15.039 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.219 |   7.332 |   15.258 | 
     | add_157_54/g452            | B v -> Y ^   | NOR2XL    | 0.244 |   7.576 |   15.502 | 
     | add_157_54/g451            | B0 ^ -> Y v  | AOI21X1   | 0.076 |   7.652 |   15.578 | 
     | distance_travelled_reg[27] | D v          | SDFFRHQX1 | 0.000 |   7.652 |   15.578 | 
     +------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin distance_travelled_reg[26]/CK 
Endpoint:   distance_travelled_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.577
- Arrival Time                  7.486
= Slack Time                    8.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    8.288 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |    8.949 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |    9.209 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |    9.466 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |    9.715 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |    9.962 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |   10.223 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |   10.470 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   10.717 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   10.952 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   11.135 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   11.391 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   11.615 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   11.902 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.231 |   4.042 |   12.133 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.256 |   4.298 |   12.389 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.214 |   4.512 |   12.603 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.256 |   4.768 |   12.859 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.209 |   4.977 |   13.068 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.250 |   5.227 |   13.318 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.225 |   5.453 |   13.544 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.253 |   5.706 |   13.797 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.205 |   5.910 |   14.001 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.251 |   6.161 |   14.252 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.218 |   6.380 |   14.471 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.256 |   6.636 |   14.727 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.213 |   6.849 |   14.940 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.264 |   7.112 |   15.203 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.219 |   7.332 |   15.423 | 
     | add_157_54/g453            | B0 v -> Y v  | OA21XL    | 0.155 |   7.486 |   15.577 | 
     | distance_travelled_reg[26] | D v          | SDFFRHQX1 | 0.000 |   7.486 |   15.577 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin total_power_consumed_reg[8]/CK 
Endpoint:   total_power_consumed_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.201
- Setup                         0.213
+ Phase Shift                  15.500
= Required Time                15.488
- Arrival Time                  7.391
= Slack Time                    8.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    8.291 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    8.771 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    9.260 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    9.546 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |    9.907 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   10.060 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |   10.190 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |   10.506 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   10.742 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   10.826 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   10.912 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   11.096 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |   11.184 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   11.695 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   11.963 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |   12.541 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |   12.896 | 
     | csa_tree_add_158_58_groupi/g1693 | B ^ -> Y v   | NAND2XL   | 0.330 |   5.129 |   13.226 | 
     | csa_tree_add_158_58_groupi/g1673 | A v -> Y ^   | CLKINVX1  | 0.135 |   5.264 |   13.361 | 
     | csa_tree_add_158_58_groupi/g1643 | B ^ -> Y v   | NAND2XL   | 0.191 |   5.454 |   13.551 | 
     | csa_tree_add_158_58_groupi/g1612 | B v -> S ^   | ADDFXL    | 0.434 |   5.888 |   13.985 | 
     | csa_tree_add_158_58_groupi/g1597 | CI ^ -> S v  | ADDFXL    | 0.360 |   6.248 |   14.345 | 
     | csa_tree_add_158_58_groupi/g1588 | CI v -> S ^  | ADDFXL    | 0.426 |   6.675 |   14.772 | 
     | csa_tree_add_158_58_groupi/g1574 | A ^ -> CO ^  | ADDFX1    | 0.276 |   6.950 |   15.047 | 
     | csa_tree_add_158_58_groupi/g1571 | CI ^ -> S v  | ADDFX1    | 0.360 |   7.310 |   15.407 | 
     | csa_tree_add_158_58_groupi/g1570 | A v -> Y ^   | INVXL     | 0.081 |   7.391 |   15.488 | 
     | total_power_consumed_reg[8]      | D ^          | SDFFRHQX1 | 0.000 |   7.391 |   15.488 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin current_speed_reg[7]/CK 
Endpoint:   current_speed_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.184
+ Phase Shift                  15.500
= Required Time                15.509
- Arrival Time                  7.259
= Slack Time                    8.250
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.194 |    8.444 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    8.924 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    9.412 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    9.699 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   10.060 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   10.213 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |   10.342 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |   10.658 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   10.895 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   10.979 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   11.065 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   11.249 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |   11.336 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   11.847 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   12.115 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.503 |   4.369 |   12.619 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.488 |   4.857 |   13.107 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.323 |   5.180 |   13.429 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.255 |   5.435 |   13.684 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.264 |   5.699 |   13.948 | 
     | g6457                | CI v -> CO v | ADDFX1    | 0.260 |   5.959 |   14.209 | 
     | g6449                | CI v -> CO v | ADDFX1    | 0.271 |   6.230 |   14.480 | 
     | g6445                | CI v -> CO v | ADDFX1    | 0.291 |   6.521 |   14.771 | 
     | g6440                | A1 v -> Y ^  | AOI21X1   | 0.140 |   6.661 |   14.911 | 
     | g6436                | CI ^ -> CO ^ | ADDFX1    | 0.256 |   6.917 |   15.167 | 
     | g6435                | B ^ -> Y v   | NOR2XL    | 0.071 |   6.988 |   15.238 | 
     | g6433                | B0 v -> Y ^  | AOI21X1   | 0.115 |   7.104 |   15.354 | 
     | g6430                | A1 ^ -> Y v  | OAI221X1  | 0.155 |   7.259 |   15.509 | 
     | current_speed_reg[7] | D v          | SDFFRHQX1 | 0.000 |   7.259 |   15.509 | 
     +------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin current_speed_reg[6]/CK 
Endpoint:   current_speed_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.191
- Setup                         0.269
+ Phase Shift                  15.500
= Required Time                15.422
- Arrival Time                  7.169
= Slack Time                    8.253
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.194 |    8.447 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    8.927 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    9.415 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    9.702 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   10.063 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   10.216 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |   10.345 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |   10.661 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   10.898 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   10.982 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   11.068 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   11.252 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |   11.339 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   11.850 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   12.118 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.503 |   4.369 |   12.621 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.488 |   4.857 |   13.110 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.323 |   5.180 |   13.432 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.255 |   5.435 |   13.687 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.264 |   5.699 |   13.951 | 
     | g6457                | CI v -> CO v | ADDFX1    | 0.260 |   5.959 |   14.212 | 
     | g6449                | CI v -> CO v | ADDFX1    | 0.271 |   6.230 |   14.483 | 
     | g6445                | CI v -> CO v | ADDFX1    | 0.291 |   6.521 |   14.774 | 
     | g6440                | A1 v -> Y ^  | AOI21X1   | 0.140 |   6.661 |   14.914 | 
     | g6436                | CI ^ -> S v  | ADDFX1    | 0.376 |   7.037 |   15.290 | 
     | g6432                | A1 v -> Y ^  | OAI211X1  | 0.132 |   7.169 |   15.422 | 
     | current_speed_reg[6] | D ^          | SDFFRHQX1 | 0.000 |   7.169 |   15.422 | 
     +------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin total_power_consumed_reg[7]/CK 
Endpoint:   total_power_consumed_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.201
- Setup                         0.217
+ Phase Shift                  15.500
= Required Time                15.485
- Arrival Time                  7.126
= Slack Time                    8.359
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    8.553 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    9.033 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    9.522 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    9.808 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   10.170 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   10.322 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.093 |   10.452 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.409 |   10.768 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   11.004 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   11.088 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   11.174 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   11.358 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |   11.446 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   11.957 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   12.225 | 
     | g4936                            | AN ^ -> Y ^  | NOR2BX1   | 0.503 |   4.369 |   12.728 | 
     | g4933                            | B ^ -> Y v   | NOR2XL    | 0.122 |   4.491 |   12.850 | 
     | g4931                            | B v -> Y v   | OR2X1     | 0.338 |   4.829 |   13.188 | 
     | csa_tree_add_158_58_groupi/g1692 | B v -> Y ^   | NAND2XL   | 0.182 |   5.011 |   13.370 | 
     | csa_tree_add_158_58_groupi/g1672 | A ^ -> Y v   | CLKINVX1  | 0.130 |   5.142 |   13.501 | 
     | csa_tree_add_158_58_groupi/g1636 | A v -> Y ^   | MXI2XL    | 0.191 |   5.333 |   13.692 | 
     | csa_tree_add_158_58_groupi/g1613 | CI ^ -> S v  | ADDFXL    | 0.383 |   5.716 |   14.075 | 
     | csa_tree_add_158_58_groupi/g1603 | CI v -> S ^  | ADDFXL    | 0.455 |   6.171 |   14.530 | 
     | csa_tree_add_158_58_groupi/g1584 | A ^ -> CO ^  | ADDFX1    | 0.278 |   6.448 |   14.808 | 
     | csa_tree_add_158_58_groupi/g1580 | CI ^ -> CO ^ | ADDFX1    | 0.245 |   6.693 |   15.052 | 
     | csa_tree_add_158_58_groupi/g1574 | CI ^ -> S v  | ADDFX1    | 0.356 |   7.049 |   15.408 | 
     | csa_tree_add_158_58_groupi/g1573 | A v -> Y ^   | INVXL     | 0.077 |   7.126 |   15.485 | 
     | total_power_consumed_reg[7]      | D ^          | SDFFRHQX1 | 0.000 |   7.126 |   15.485 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin distance_travelled_reg[25]/CK 
Endpoint:   distance_travelled_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.203
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.580
- Arrival Time                  7.191
= Slack Time                    8.388
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    8.585 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |    9.246 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |    9.507 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |    9.763 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |   10.012 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |   10.259 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |   10.520 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |   10.767 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   11.015 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   11.250 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   11.433 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   11.688 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   11.912 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   12.199 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.231 |   4.042 |   12.430 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.256 |   4.298 |   12.686 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.214 |   4.512 |   12.901 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.256 |   4.768 |   13.157 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.209 |   4.977 |   13.366 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.250 |   5.227 |   13.616 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.225 |   5.453 |   13.841 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.253 |   5.706 |   14.094 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.205 |   5.910 |   14.299 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.251 |   6.161 |   14.550 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.218 |   6.380 |   14.768 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.256 |   6.636 |   15.024 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.213 |   6.849 |   15.237 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.264 |   7.112 |   15.501 | 
     | add_157_54/g455            | B0 ^ -> Y v  | AOI21X1   | 0.079 |   7.191 |   15.580 | 
     | distance_travelled_reg[25] | D v          | SDFFRHQX1 | 0.000 |   7.191 |   15.580 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin current_speed_reg[5]/CK 
Endpoint:   current_speed_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.298
+ Phase Shift                  15.500
= Required Time                15.404
- Arrival Time                  6.879
= Slack Time                    8.525
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.194 |    8.720 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    9.200 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    9.688 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |    9.974 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   10.336 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   10.488 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |   10.618 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |   10.934 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   11.171 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   11.254 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   11.340 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   11.524 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |   11.612 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   12.123 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   12.391 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.503 |   4.369 |   12.894 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.488 |   4.857 |   13.382 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.323 |   5.180 |   13.705 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.255 |   5.435 |   13.960 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.264 |   5.699 |   14.224 | 
     | g6457                | CI v -> CO v | ADDFX1    | 0.260 |   5.959 |   14.484 | 
     | g6449                | CI v -> CO v | ADDFX1    | 0.271 |   6.230 |   14.756 | 
     | g6445                | CI v -> CO v | ADDFX1    | 0.291 |   6.522 |   15.047 | 
     | g6444                | B v -> Y ^   | NOR2XL    | 0.108 |   6.629 |   15.155 | 
     | g6441                | B0 ^ -> Y v  | AOI21XL   | 0.069 |   6.698 |   15.224 | 
     | g6437                | B1 v -> Y ^  | OAI222XL  | 0.181 |   6.879 |   15.404 | 
     | current_speed_reg[5] | D ^          | SDFFRHQX1 | 0.000 |   6.879 |   15.404 | 
     +------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin distance_travelled_reg[24]/CK 
Endpoint:   distance_travelled_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.203
- Setup                         0.118
+ Phase Shift                  15.500
= Required Time                15.585
- Arrival Time                  7.006
= Slack Time                    8.579
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    8.775 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |    9.436 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |    9.697 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |    9.953 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |   10.202 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |   10.450 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |   10.710 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |   10.957 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   11.205 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   11.440 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   11.623 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   11.878 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   12.102 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   12.389 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.231 |   4.042 |   12.620 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.256 |   4.298 |   12.876 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.214 |   4.512 |   13.091 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.256 |   4.768 |   13.347 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.209 |   4.977 |   13.556 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.250 |   5.227 |   13.806 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.225 |   5.453 |   14.031 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.253 |   5.706 |   14.284 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.205 |   5.910 |   14.489 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.251 |   6.161 |   14.740 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.218 |   6.380 |   14.958 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.256 |   6.636 |   15.215 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.213 |   6.849 |   15.427 | 
     | add_157_54/g457            | B0 v -> Y v  | OA21XL    | 0.158 |   7.006 |   15.585 | 
     | distance_travelled_reg[24] | D v          | SDFFRHQX1 | 0.000 |   7.006 |   15.585 | 
     +------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin current_speed_reg[4]/CK 
Endpoint:   current_speed_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.241
+ Phase Shift                  15.500
= Required Time                15.461
- Arrival Time                  6.857
= Slack Time                    8.603
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.194 |    8.798 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    9.278 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    9.766 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   10.052 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   10.414 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   10.566 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |   10.696 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |   11.012 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   11.249 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   11.332 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   11.418 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   11.602 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.086 |   11.690 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   12.201 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   12.469 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.503 |   4.369 |   12.972 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.488 |   4.857 |   13.460 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.323 |   5.180 |   13.783 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.255 |   5.435 |   14.038 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.264 |   5.699 |   14.302 | 
     | g6457                | CI v -> CO v | ADDFX1    | 0.260 |   5.959 |   14.562 | 
     | g6449                | CI v -> CO v | ADDFX1    | 0.271 |   6.230 |   14.834 | 
     | g6445                | CI v -> S ^  | ADDFX1    | 0.395 |   6.625 |   15.229 | 
     | g6443                | B ^ -> Y v   | NAND2XL   | 0.110 |   6.735 |   15.338 | 
     | g6439                | C0 v -> Y ^  | OAI211X1  | 0.122 |   6.857 |   15.461 | 
     | current_speed_reg[4] | D ^          | SDFFRHQX1 | 0.000 |   6.857 |   15.461 | 
     +------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin total_power_consumed_reg[6]/CK 
Endpoint:   total_power_consumed_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.201
- Setup                         0.220
+ Phase Shift                  15.500
= Required Time                15.481
- Arrival Time                  6.877
= Slack Time                    8.604
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    8.799 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    9.279 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    9.767 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   10.053 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   10.415 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   10.568 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |   10.697 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |   11.013 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   11.250 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   11.333 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   11.419 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   11.604 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |   11.691 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   12.202 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   12.470 | 
     | g4936                            | AN ^ -> Y ^  | NOR2BX1   | 0.503 |   4.369 |   12.973 | 
     | g4933                            | B ^ -> Y v   | NOR2XL    | 0.122 |   4.491 |   13.096 | 
     | g4931                            | B v -> Y v   | OR2X1     | 0.338 |   4.829 |   13.434 | 
     | csa_tree_add_158_58_groupi/g1692 | B v -> Y ^   | NAND2XL   | 0.182 |   5.011 |   13.616 | 
     | csa_tree_add_158_58_groupi/g1672 | A ^ -> Y v   | CLKINVX1  | 0.130 |   5.142 |   13.746 | 
     | csa_tree_add_158_58_groupi/g1636 | A v -> Y ^   | MXI2XL    | 0.191 |   5.333 |   13.937 | 
     | csa_tree_add_158_58_groupi/g1613 | CI ^ -> S v  | ADDFXL    | 0.383 |   5.716 |   14.320 | 
     | csa_tree_add_158_58_groupi/g1603 | CI v -> S ^  | ADDFXL    | 0.455 |   6.171 |   14.775 | 
     | csa_tree_add_158_58_groupi/g1584 | A ^ -> CO ^  | ADDFX1    | 0.278 |   6.448 |   15.053 | 
     | csa_tree_add_158_58_groupi/g1580 | CI ^ -> S v  | ADDFX1    | 0.356 |   6.804 |   15.408 | 
     | csa_tree_add_158_58_groupi/g1579 | A v -> Y ^   | INVXL     | 0.073 |   6.877 |   15.481 | 
     | total_power_consumed_reg[6]      | D ^          | SDFFRHQX1 | 0.000 |   6.877 |   15.481 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin integral_error_accumulator_reg[15]/CK 
Endpoint:   integral_error_accumulator_reg[15]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.262
+ Phase Shift                  15.500
= Required Time                15.432
- Arrival Time                  6.793
= Slack Time                    8.640
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]               | CK ^         |           |       |   0.194 |    8.834 | 
     | current_state_reg[7]               | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    9.314 | 
     | g5130                              | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    9.802 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   10.088 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   10.450 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   10.603 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.141 |   2.104 |   10.744 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.232 |   2.336 |   10.976 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.418 |   2.755 |   11.394 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.086 |   2.841 |   11.480 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.258 |   3.099 |   11.738 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.257 |   3.355 |   11.995 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.263 |   3.618 |   12.258 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.265 |   3.883 |   12.523 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.265 |   4.148 |   12.788 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.266 |   4.414 |   13.054 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.265 |   4.680 |   13.319 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.259 |   4.938 |   13.578 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.258 |   5.197 |   13.836 | 
     | add_160_74/g376                    | CI v -> CO v | ADDFX1    | 0.269 |   5.465 |   14.105 | 
     | add_160_74/g375                    | CI v -> CO v | ADDFX1    | 0.275 |   5.740 |   14.379 | 
     | add_160_74/g374                    | CI v -> CO v | ADDFX1    | 0.262 |   6.002 |   14.641 | 
     | add_160_74/g373                    | CI v -> CO v | ADDFX1    | 0.259 |   6.261 |   14.900 | 
     | add_160_74/g372                    | CI v -> CO v | ADDFXL    | 0.257 |   6.517 |   15.157 | 
     | add_160_74/g370                    | A0 v -> Y ^  | OAI21XL   | 0.123 |   6.641 |   15.280 | 
     | g6547                              | AN ^ -> Y ^  | NOR2BX1   | 0.152 |   6.793 |   15.432 | 
     | integral_error_accumulator_reg[15] | D ^          | SDFFRHQX1 | 0.000 |   6.793 |   15.432 | 
     +--------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin integral_error_accumulator_reg[14]/CK 
Endpoint:   integral_error_accumulator_reg[14]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.257
+ Phase Shift                  15.500
= Required Time                15.437
- Arrival Time                  6.756
= Slack Time                    8.681
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]               | CK ^         |           |       |   0.194 |    8.875 | 
     | current_state_reg[7]               | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    9.355 | 
     | g5130                              | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |    9.843 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   10.129 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   10.491 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   10.644 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.141 |   2.104 |   10.785 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.232 |   2.336 |   11.017 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.418 |   2.755 |   11.435 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.086 |   2.841 |   11.521 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.258 |   3.099 |   11.779 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.257 |   3.355 |   12.036 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.263 |   3.618 |   12.299 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.265 |   3.883 |   12.564 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.265 |   4.148 |   12.829 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.266 |   4.414 |   13.095 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.265 |   4.680 |   13.360 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.259 |   4.938 |   13.619 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.258 |   5.197 |   13.877 | 
     | add_160_74/g376                    | CI v -> CO v | ADDFX1    | 0.269 |   5.465 |   14.146 | 
     | add_160_74/g375                    | CI v -> CO v | ADDFX1    | 0.275 |   5.740 |   14.420 | 
     | add_160_74/g374                    | CI v -> CO v | ADDFX1    | 0.262 |   6.002 |   14.682 | 
     | add_160_74/g373                    | CI v -> CO v | ADDFX1    | 0.259 |   6.261 |   14.941 | 
     | add_160_74/g372                    | CI v -> S ^  | ADDFXL    | 0.353 |   6.614 |   15.295 | 
     | g6549                              | AN ^ -> Y ^  | NOR2BX1   | 0.142 |   6.756 |   15.437 | 
     | integral_error_accumulator_reg[14] | D ^          | SDFFRHQX1 | 0.000 |   6.756 |   15.437 | 
     +--------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin total_power_consumed_reg[5]/CK 
Endpoint:   total_power_consumed_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.219
+ Phase Shift                  15.500
= Required Time                15.483
- Arrival Time                  6.622
= Slack Time                    8.861
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    9.055 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    9.535 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   10.024 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   10.310 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   10.672 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   10.824 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |   10.954 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |   11.270 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   11.506 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   11.590 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   11.676 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   11.860 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |   11.948 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   12.459 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   12.727 | 
     | g4936                            | AN ^ -> Y ^  | NOR2BX1   | 0.503 |   4.369 |   13.230 | 
     | g4933                            | B ^ -> Y v   | NOR2XL    | 0.122 |   4.491 |   13.352 | 
     | g4931                            | B v -> Y v   | OR2X1     | 0.338 |   4.829 |   13.690 | 
     | csa_tree_add_158_58_groupi/g1692 | B v -> Y ^   | NAND2XL   | 0.182 |   5.011 |   13.872 | 
     | csa_tree_add_158_58_groupi/g1672 | A ^ -> Y v   | CLKINVX1  | 0.130 |   5.142 |   14.003 | 
     | csa_tree_add_158_58_groupi/g1636 | A v -> Y ^   | MXI2XL    | 0.191 |   5.333 |   14.194 | 
     | csa_tree_add_158_58_groupi/g1613 | CI ^ -> S v  | ADDFXL    | 0.383 |   5.716 |   14.577 | 
     | csa_tree_add_158_58_groupi/g1603 | CI v -> S ^  | ADDFXL    | 0.455 |   6.171 |   15.032 | 
     | csa_tree_add_158_58_groupi/g1584 | A ^ -> S v   | ADDFX1    | 0.377 |   6.547 |   15.409 | 
     | csa_tree_add_158_58_groupi/g1583 | A v -> Y ^   | INVXL     | 0.074 |   6.622 |   15.483 | 
     | total_power_consumed_reg[5]      | D ^          | SDFFRHQX1 | 0.000 |   6.622 |   15.483 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin distance_travelled_reg[23]/CK 
Endpoint:   distance_travelled_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.203
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.582
- Arrival Time                  6.710
= Slack Time                    8.873
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    9.070 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |    9.730 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |    9.991 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |   10.248 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |   10.497 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |   10.744 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |   11.005 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |   11.252 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   11.499 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   11.734 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   11.917 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   12.172 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   12.397 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   12.683 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.231 |   4.042 |   12.915 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.256 |   4.298 |   13.171 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.214 |   4.512 |   13.385 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.256 |   4.768 |   13.641 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.209 |   4.977 |   13.850 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.250 |   5.227 |   14.100 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.225 |   5.453 |   14.325 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.253 |   5.706 |   14.579 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.205 |   5.910 |   14.783 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.251 |   6.161 |   15.034 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.218 |   6.380 |   15.253 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.256 |   6.636 |   15.509 | 
     | add_157_54/g459            | B0 ^ -> Y v  | AOI21X1   | 0.074 |   6.710 |   15.582 | 
     | distance_travelled_reg[23] | D v          | SDFFRHQX1 | 0.000 |   6.710 |   15.582 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin integral_error_accumulator_reg[13]/CK 
Endpoint:   integral_error_accumulator_reg[13]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.256
+ Phase Shift                  15.500
= Required Time                15.438
- Arrival Time                  6.535
= Slack Time                    8.903
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]               | CK ^         |           |       |   0.194 |    9.097 | 
     | current_state_reg[7]               | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    9.577 | 
     | g5130                              | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   10.066 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   10.352 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   10.714 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   10.866 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.141 |   2.104 |   11.008 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.232 |   2.336 |   11.239 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.418 |   2.755 |   11.658 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.086 |   2.841 |   11.744 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.258 |   3.099 |   12.002 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.257 |   3.355 |   12.259 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.263 |   3.618 |   12.521 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.265 |   3.883 |   12.787 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.265 |   4.148 |   13.051 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.266 |   4.414 |   13.318 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.265 |   4.680 |   13.583 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.259 |   4.938 |   13.842 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.258 |   5.197 |   14.100 | 
     | add_160_74/g376                    | CI v -> CO v | ADDFX1    | 0.269 |   5.465 |   14.368 | 
     | add_160_74/g375                    | CI v -> CO v | ADDFX1    | 0.275 |   5.740 |   14.643 | 
     | add_160_74/g374                    | CI v -> CO v | ADDFX1    | 0.262 |   6.002 |   14.905 | 
     | add_160_74/g373                    | CI v -> S ^  | ADDFX1    | 0.394 |   6.396 |   15.300 | 
     | g6553                              | AN ^ -> Y ^  | NOR2BX1   | 0.139 |   6.535 |   15.438 | 
     | integral_error_accumulator_reg[13] | D ^          | SDFFRHQX1 | 0.000 |   6.535 |   15.438 | 
     +--------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin current_speed_reg[3]/CK 
Endpoint:   current_speed_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.249
+ Phase Shift                  15.500
= Required Time                15.453
- Arrival Time                  6.549
= Slack Time                    8.904
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.194 |    9.099 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    9.579 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   10.067 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   10.353 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   10.715 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   10.867 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |   10.997 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |   11.313 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   11.550 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   11.633 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   11.719 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   11.903 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |   11.991 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   12.502 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   12.770 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.503 |   4.369 |   13.273 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.488 |   4.857 |   13.761 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.323 |   5.180 |   14.084 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.255 |   5.435 |   14.339 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.264 |   5.699 |   14.603 | 
     | g6457                | CI v -> CO v | ADDFX1    | 0.260 |   5.959 |   14.863 | 
     | g6449                | CI v -> S ^  | ADDFX1    | 0.390 |   6.348 |   15.253 | 
     | g6448                | B ^ -> Y v   | NAND2XL   | 0.094 |   6.443 |   15.347 | 
     | g6446                | C0 v -> Y ^  | OAI211X1  | 0.106 |   6.549 |   15.453 | 
     | current_speed_reg[3] | D ^          | SDFFRHQX1 | 0.000 |   6.549 |   15.453 | 
     +------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin distance_travelled_reg[22]/CK 
Endpoint:   distance_travelled_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.203
- Setup                         0.121
+ Phase Shift                  15.500
= Required Time                15.582
- Arrival Time                  6.535
= Slack Time                    9.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    9.243 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |    9.904 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |   10.165 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |   10.421 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |   10.670 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |   10.918 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |   11.178 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |   11.425 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   11.673 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   11.908 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   12.091 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   12.346 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   12.570 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   12.857 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.231 |   4.042 |   13.088 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.256 |   4.298 |   13.344 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.214 |   4.512 |   13.559 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.256 |   4.768 |   13.815 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.209 |   4.977 |   14.024 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.250 |   5.227 |   14.274 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.225 |   5.453 |   14.499 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.253 |   5.706 |   14.752 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.205 |   5.910 |   14.957 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.251 |   6.161 |   15.208 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.218 |   6.380 |   15.426 | 
     | add_157_54/g461            | B0 v -> Y v  | OA21XL    | 0.155 |   6.535 |   15.582 | 
     | distance_travelled_reg[22] | D v          | SDFFRHQX1 | 0.000 |   6.535 |   15.582 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin total_power_consumed_reg[4]/CK 
Endpoint:   total_power_consumed_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.222
+ Phase Shift                  15.500
= Required Time                15.479
- Arrival Time                  6.347
= Slack Time                    9.132
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    9.327 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    9.807 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   10.295 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   10.581 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   10.943 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   11.095 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |   11.225 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |   11.541 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   11.778 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   11.861 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   11.947 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   12.131 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.086 |   12.219 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   12.730 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   12.998 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |   13.577 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |   13.931 | 
     | csa_tree_add_158_58_groupi/g1693 | B ^ -> Y v   | NAND2XL   | 0.330 |   5.129 |   14.261 | 
     | csa_tree_add_158_58_groupi/g1622 | CI v -> S ^  | ADDFXL    | 0.498 |   5.627 |   14.759 | 
     | csa_tree_add_158_58_groupi/g1601 | A ^ -> CO ^  | ADDFX1    | 0.284 |   5.911 |   15.043 | 
     | csa_tree_add_158_58_groupi/g1590 | A ^ -> S v   | ADDFX1    | 0.365 |   6.275 |   15.408 | 
     | csa_tree_add_158_58_groupi/g1589 | A v -> Y ^   | INVXL     | 0.071 |   6.347 |   15.479 | 
     | total_power_consumed_reg[4]      | D ^          | SDFFRHQX1 | 0.000 |   6.347 |   15.479 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin integral_error_accumulator_reg[12]/CK 
Endpoint:   integral_error_accumulator_reg[12]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.257
+ Phase Shift                  15.500
= Required Time                15.437
- Arrival Time                  6.281
= Slack Time                    9.156
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]               | CK ^         |           |       |   0.194 |    9.350 | 
     | current_state_reg[7]               | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    9.830 | 
     | g5130                              | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   10.319 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   10.605 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   10.966 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   11.119 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.141 |   2.104 |   11.260 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.232 |   2.336 |   11.492 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.418 |   2.755 |   11.911 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.086 |   2.841 |   11.997 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.258 |   3.098 |   12.255 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.257 |   3.355 |   12.511 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.263 |   3.618 |   12.774 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.265 |   3.883 |   13.039 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.265 |   4.148 |   13.304 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.266 |   4.414 |   13.570 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.265 |   4.679 |   13.836 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.259 |   4.938 |   14.094 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.258 |   5.196 |   14.353 | 
     | add_160_74/g376                    | CI v -> CO v | ADDFX1    | 0.269 |   5.465 |   14.621 | 
     | add_160_74/g375                    | CI v -> CO v | ADDFX1    | 0.275 |   5.740 |   14.896 | 
     | add_160_74/g374                    | CI v -> S ^  | ADDFX1    | 0.401 |   6.141 |   15.297 | 
     | g6546                              | AN ^ -> Y ^  | NOR2BX1   | 0.140 |   6.281 |   15.437 | 
     | integral_error_accumulator_reg[12] | D ^          | SDFFRHQX1 | 0.000 |   6.281 |   15.437 | 
     +--------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin current_speed_reg[2]/CK 
Endpoint:   current_speed_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.239
+ Phase Shift                  15.500
= Required Time                15.463
- Arrival Time                  6.301
= Slack Time                    9.163
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.194 |    9.357 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |    9.837 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   10.325 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   10.611 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   10.973 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   11.126 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |   11.255 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |   11.571 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   11.808 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   11.891 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   11.977 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   12.162 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |   12.249 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   12.760 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   13.028 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.503 |   4.369 |   13.531 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.488 |   4.857 |   14.020 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.323 |   5.180 |   14.342 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.255 |   5.435 |   14.597 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.264 |   5.699 |   14.861 | 
     | g6457                | CI v -> S ^  | ADDFX1    | 0.399 |   6.097 |   15.260 | 
     | g6456                | B ^ -> Y v   | NAND2XL   | 0.098 |   6.195 |   15.358 | 
     | g6451                | C0 v -> Y ^  | OAI211X1  | 0.105 |   6.301 |   15.463 | 
     | current_speed_reg[2] | D ^          | SDFFRHQX1 | 0.000 |   6.301 |   15.463 | 
     +------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin distance_travelled_reg[21]/CK 
Endpoint:   distance_travelled_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.203
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.584
- Arrival Time                  6.231
= Slack Time                    9.353
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    9.550 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |   10.210 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |   10.471 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |   10.728 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |   10.977 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |   11.224 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |   11.485 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |   11.732 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   11.979 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   12.214 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   12.397 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   12.652 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   12.877 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   13.164 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.231 |   4.042 |   13.395 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.256 |   4.298 |   13.651 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.214 |   4.512 |   13.865 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.256 |   4.768 |   14.121 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.209 |   4.977 |   14.330 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.250 |   5.227 |   14.580 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.225 |   5.453 |   14.806 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.253 |   5.706 |   15.059 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.205 |   5.910 |   15.263 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.251 |   6.161 |   15.514 | 
     | add_157_54/g463            | B0 ^ -> Y v  | AOI21X1   | 0.069 |   6.231 |   15.584 | 
     | distance_travelled_reg[21] | D v          | SDFFRHQX1 | 0.000 |   6.231 |   15.584 | 
     +------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin total_power_consumed_reg[3]/CK 
Endpoint:   total_power_consumed_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.218
+ Phase Shift                  15.500
= Required Time                15.483
- Arrival Time                  6.075
= Slack Time                    9.409
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    9.603 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |   10.083 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   10.571 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   10.858 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   11.219 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   11.372 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |   11.501 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |   11.817 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   12.054 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   12.138 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   12.224 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   12.408 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.086 |   12.495 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   13.006 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   13.274 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.579 |   4.444 |   13.853 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.354 |   4.799 |   14.208 | 
     | csa_tree_add_158_58_groupi/g1693 | B ^ -> Y v   | NAND2XL   | 0.330 |   5.129 |   14.538 | 
     | csa_tree_add_158_58_groupi/g1622 | CI v -> S ^  | ADDFXL    | 0.498 |   5.627 |   15.035 | 
     | csa_tree_add_158_58_groupi/g1601 | A ^ -> S v   | ADDFX1    | 0.372 |   5.999 |   15.408 | 
     | csa_tree_add_158_58_groupi/g1600 | A v -> Y ^   | INVXL     | 0.076 |   6.075 |   15.483 | 
     | total_power_consumed_reg[3]      | D ^          | SDFFRHQX1 | 0.000 |   6.075 |   15.483 | 
     +------------------------------------------------------------------------------------------+ 
Path 51: MET Setup Check with Pin integral_error_accumulator_reg[11]/CK 
Endpoint:   integral_error_accumulator_reg[11]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.256
+ Phase Shift                  15.500
= Required Time                15.438
- Arrival Time                  6.003
= Slack Time                    9.436
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]               | CK ^         |           |       |   0.194 |    9.630 | 
     | current_state_reg[7]               | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |   10.110 | 
     | g5130                              | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   10.599 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   10.885 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   11.246 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   11.399 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.141 |   2.104 |   11.540 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.232 |   2.336 |   11.772 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.418 |   2.755 |   12.191 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.086 |   2.841 |   12.277 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.258 |   3.098 |   12.534 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.257 |   3.355 |   12.791 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.263 |   3.618 |   13.054 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.265 |   3.883 |   13.319 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.265 |   4.148 |   13.584 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.266 |   4.414 |   13.850 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.265 |   4.679 |   14.115 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.259 |   4.938 |   14.374 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.258 |   5.196 |   14.632 | 
     | add_160_74/g376                    | CI v -> CO v | ADDFX1    | 0.269 |   5.465 |   14.901 | 
     | add_160_74/g375                    | CI v -> S ^  | ADDFX1    | 0.398 |   5.864 |   15.300 | 
     | g6554                              | AN ^ -> Y ^  | NOR2BX1   | 0.139 |   6.003 |   15.438 | 
     | integral_error_accumulator_reg[11] | D ^          | SDFFRHQX1 | 0.000 |   6.003 |   15.438 | 
     +--------------------------------------------------------------------------------------------+ 
Path 52: MET Setup Check with Pin current_speed_reg[1]/CK 
Endpoint:   current_speed_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.210
+ Phase Shift                  15.500
= Required Time                15.491
- Arrival Time                  6.040
= Slack Time                    9.452
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.194 |    9.646 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |   10.126 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   10.614 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   10.901 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   11.262 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   11.415 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |   11.544 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |   11.860 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   12.097 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   12.181 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   12.267 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   12.451 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |   12.538 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   13.049 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   13.317 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.503 |   4.369 |   13.820 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.488 |   4.857 |   14.309 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.323 |   5.180 |   14.631 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.255 |   5.435 |   14.886 | 
     | g6485                | A v -> S ^   | ADDFX1    | 0.407 |   5.842 |   15.294 | 
     | g6471                | A1 ^ -> Y v  | AOI21X1   | 0.094 |   5.936 |   15.387 | 
     | g6462                | B0 v -> Y ^  | OAI2BB1X1 | 0.104 |   6.040 |   15.491 | 
     | current_speed_reg[1] | D ^          | SDFFRHQX1 | 0.000 |   6.040 |   15.491 | 
     +------------------------------------------------------------------------------+ 
Path 53: MET Setup Check with Pin distance_travelled_reg[20]/CK 
Endpoint:   distance_travelled_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.203
- Setup                         0.113
+ Phase Shift                  15.500
= Required Time                15.590
- Arrival Time                  6.071
= Slack Time                    9.519
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    9.716 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |   10.376 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |   10.637 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |   10.893 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |   11.142 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |   11.390 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |   11.651 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |   11.897 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   12.145 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   12.380 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   12.563 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   12.818 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   13.043 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   13.329 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.231 |   4.042 |   13.561 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.256 |   4.298 |   13.817 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.214 |   4.512 |   14.031 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.256 |   4.768 |   14.287 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.209 |   4.977 |   14.496 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.250 |   5.227 |   14.746 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.225 |   5.453 |   14.971 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.253 |   5.706 |   15.225 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.205 |   5.910 |   15.429 | 
     | add_157_54/g465            | B0 v -> Y v  | OA21XL    | 0.161 |   6.071 |   15.590 | 
     | distance_travelled_reg[20] | D v          | SDFFRHQX1 | 0.000 |   6.071 |   15.590 | 
     +------------------------------------------------------------------------------------+ 
Path 54: MET Setup Check with Pin integral_error_accumulator_reg[10]/CK 
Endpoint:   integral_error_accumulator_reg[10]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.256
+ Phase Shift                  15.500
= Required Time                15.440
- Arrival Time                  5.733
= Slack Time                    9.707
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]               | CK ^         |           |       |   0.194 |    9.901 | 
     | current_state_reg[7]               | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |   10.381 | 
     | g5130                              | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   10.870 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   11.156 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   11.517 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   11.670 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.141 |   2.104 |   11.811 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.232 |   2.336 |   12.043 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.418 |   2.755 |   12.462 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.086 |   2.841 |   12.548 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.258 |   3.099 |   12.806 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.257 |   3.355 |   13.062 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.263 |   3.618 |   13.325 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.265 |   3.883 |   13.590 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.265 |   4.148 |   13.855 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.266 |   4.414 |   14.121 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.265 |   4.680 |   14.387 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.259 |   4.938 |   14.645 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.258 |   5.197 |   14.904 | 
     | add_160_74/g376                    | CI v -> S ^  | ADDFX1    | 0.397 |   5.594 |   15.301 | 
     | g6545                              | AN ^ -> Y ^  | NOR2BX1   | 0.139 |   5.733 |   15.440 | 
     | integral_error_accumulator_reg[10] | D ^          | SDFFRHQX1 | 0.000 |   5.733 |   15.440 | 
     +--------------------------------------------------------------------------------------------+ 
Path 55: MET Setup Check with Pin distance_travelled_reg[19]/CK 
Endpoint:   distance_travelled_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.203
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.582
- Arrival Time                  5.779
= Slack Time                    9.803
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |   10.000 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |   10.660 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |   10.921 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |   11.178 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |   11.427 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |   11.674 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |   11.935 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |   12.182 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   12.429 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   12.664 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   12.847 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   13.102 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   13.327 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   13.614 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.231 |   4.042 |   13.845 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.256 |   4.298 |   14.101 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.214 |   4.512 |   14.315 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.256 |   4.768 |   14.571 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.209 |   4.977 |   14.780 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.250 |   5.227 |   15.030 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.225 |   5.453 |   15.256 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.253 |   5.706 |   15.509 | 
     | add_157_54/g467            | B0 ^ -> Y v  | AOI21X1   | 0.074 |   5.779 |   15.582 | 
     | distance_travelled_reg[19] | D v          | SDFFRHQX1 | 0.000 |   5.779 |   15.582 | 
     +------------------------------------------------------------------------------------+ 
Path 56: MET Setup Check with Pin total_power_consumed_reg[2]/CK 
Endpoint:   total_power_consumed_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.224
+ Phase Shift                  15.500
= Required Time                15.478
- Arrival Time                  5.541
= Slack Time                    9.937
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |   10.132 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |   10.612 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   11.100 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   11.386 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   11.748 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   11.900 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |   12.030 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |   12.346 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   12.583 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   12.666 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   12.752 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   12.936 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.086 |   13.024 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   13.535 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   13.803 | 
     | g4936                            | AN ^ -> Y ^  | NOR2BX1   | 0.503 |   4.369 |   14.306 | 
     | g4933                            | B ^ -> Y v   | NOR2XL    | 0.122 |   4.491 |   14.429 | 
     | g4931                            | B v -> Y v   | OR2X1     | 0.338 |   4.829 |   14.766 | 
     | csa_tree_add_158_58_groupi/g1692 | B v -> Y ^   | NAND2XL   | 0.182 |   5.011 |   14.949 | 
     | csa_tree_add_158_58_groupi/g1672 | A ^ -> Y v   | CLKINVX1  | 0.130 |   5.142 |   15.079 | 
     | csa_tree_add_158_58_groupi/g1629 | B v -> Y ^   | MXI2XL    | 0.197 |   5.338 |   15.276 | 
     | csa_tree_add_158_58_groupi/g1617 | B ^ -> Y v   | NAND2XL   | 0.126 |   5.465 |   15.402 | 
     | csa_tree_add_158_58_groupi/g1616 | B0 v -> Y ^  | OAI21X1   | 0.076 |   5.541 |   15.478 | 
     | total_power_consumed_reg[2]      | D ^          | SDFFRHQX1 | 0.000 |   5.541 |   15.478 | 
     +------------------------------------------------------------------------------------------+ 
Path 57: MET Setup Check with Pin integral_error_accumulator_reg[9]/CK 
Endpoint:   integral_error_accumulator_reg[9]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.259
+ Phase Shift                  15.500
= Required Time                15.438
- Arrival Time                  5.482
= Slack Time                    9.955
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.194 |   10.149 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |   10.629 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   11.118 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   11.404 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   11.766 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   11.918 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.141 |   2.104 |   12.060 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.232 |   2.336 |   12.291 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.418 |   2.755 |   12.710 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.086 |   2.841 |   12.796 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.258 |   3.099 |   13.054 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.257 |   3.355 |   13.310 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.263 |   3.618 |   13.573 | 
     | add_160_74/g382                   | CI v -> CO v | ADDFX1    | 0.265 |   3.883 |   13.838 | 
     | add_160_74/g381                   | CI v -> CO v | ADDFX1    | 0.265 |   4.148 |   14.103 | 
     | add_160_74/g380                   | CI v -> CO v | ADDFX1    | 0.266 |   4.414 |   14.370 | 
     | add_160_74/g379                   | CI v -> CO v | ADDFX1    | 0.265 |   4.680 |   14.635 | 
     | add_160_74/g378                   | CI v -> CO v | ADDFX1    | 0.259 |   4.938 |   14.893 | 
     | add_160_74/g377                   | CI v -> S ^  | ADDFX1    | 0.400 |   5.338 |   15.293 | 
     | g6539                             | AN ^ -> Y ^  | NOR2BX1   | 0.144 |   5.482 |   15.438 | 
     | integral_error_accumulator_reg[9] | D ^          | SDFFRHQX1 | 0.000 |   5.482 |   15.438 | 
     +-------------------------------------------------------------------------------------------+ 
Path 58: MET Setup Check with Pin distance_travelled_reg[18]/CK 
Endpoint:   distance_travelled_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.203
- Setup                         0.115
+ Phase Shift                  15.500
= Required Time                15.587
- Arrival Time                  5.616
= Slack Time                    9.971
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |   10.168 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |   10.829 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |   11.090 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |   11.346 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |   11.595 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |   11.842 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |   12.103 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |   12.350 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   12.598 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   12.833 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   13.016 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   13.271 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   13.495 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   13.782 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.231 |   4.042 |   14.013 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.256 |   4.298 |   14.269 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.214 |   4.512 |   14.484 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.256 |   4.768 |   14.740 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.209 |   4.977 |   14.949 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.250 |   5.227 |   15.199 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.225 |   5.453 |   15.424 | 
     | add_157_54/g469            | B0 v -> Y v  | OA21XL    | 0.163 |   5.616 |   15.587 | 
     | distance_travelled_reg[18] | D v          | SDFFRHQX1 | 0.000 |   5.616 |   15.587 | 
     +------------------------------------------------------------------------------------+ 
Path 59: MET Setup Check with Pin total_power_consumed_reg[1]/CK 
Endpoint:   total_power_consumed_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.217
+ Phase Shift                  15.500
= Required Time                15.485
- Arrival Time                  5.442
= Slack Time                   10.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |   10.237 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |   10.717 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   11.206 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   11.492 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   11.854 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   12.006 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |   12.136 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |   12.452 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   12.689 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   12.772 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   12.858 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   13.042 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |   13.130 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   13.641 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   13.909 | 
     | g4936                            | AN ^ -> Y ^  | NOR2BX1   | 0.503 |   4.369 |   14.412 | 
     | g4933                            | B ^ -> Y v   | NOR2XL    | 0.122 |   4.491 |   14.534 | 
     | g4931                            | B v -> Y v   | OR2X1     | 0.338 |   4.829 |   14.872 | 
     | csa_tree_add_158_58_groupi/g1667 | B v -> Y ^   | NAND2XL   | 0.160 |   4.989 |   15.032 | 
     | csa_tree_add_158_58_groupi/g1647 | A ^ -> Y v   | INVX1     | 0.102 |   5.091 |   15.134 | 
     | csa_tree_add_158_58_groupi/g1642 | B v -> Y ^   | NAND2XL   | 0.166 |   5.257 |   15.300 | 
     | csa_tree_add_158_58_groupi/g1630 | B0 ^ -> Y ^  | OA21X1    | 0.185 |   5.442 |   15.485 | 
     | total_power_consumed_reg[1]      | D ^          | SDFFRHQX1 | 0.000 |   5.442 |   15.485 | 
     +------------------------------------------------------------------------------------------+ 
Path 60: MET Setup Check with Pin current_speed_reg[0]/CK 
Endpoint:   current_speed_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.232
+ Phase Shift                  15.500
= Required Time                15.465
- Arrival Time                  5.418
= Slack Time                   10.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.194 |   10.241 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |   10.721 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   11.210 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   11.496 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   11.857 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   12.010 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.129 |   2.093 |   12.139 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.316 |   2.409 |   12.455 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   12.692 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   12.776 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   12.862 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   13.046 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |   13.133 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   13.645 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.268 |   3.866 |   13.913 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.503 |   4.369 |   14.416 | 
     | g4933                | B ^ -> Y v   | NOR2XL    | 0.122 |   4.491 |   14.538 | 
     | g4931                | B v -> Y v   | OR2X1     | 0.338 |   4.829 |   14.876 | 
     | g6667                | B v -> Y ^   | NOR2XL    | 0.226 |   5.055 |   15.102 | 
     | g6577                | AN ^ -> Y ^  | NAND3BX1  | 0.156 |   5.211 |   15.258 | 
     | g6556                | B ^ -> Y v   | NAND2XL   | 0.125 |   5.336 |   15.383 | 
     | g6530                | B0 v -> Y ^  | OAI21X1   | 0.082 |   5.418 |   15.465 | 
     | current_speed_reg[0] | D ^          | SDFFRHQX1 | 0.000 |   5.418 |   15.465 | 
     +------------------------------------------------------------------------------+ 
Path 61: MET Setup Check with Pin integral_error_accumulator_reg[8]/CK 
Endpoint:   integral_error_accumulator_reg[8]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.256
+ Phase Shift                  15.500
= Required Time                15.442
- Arrival Time                  5.207
= Slack Time                   10.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.194 |   10.429 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |   10.909 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   11.397 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   11.684 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   12.045 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   12.198 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.141 |   2.104 |   12.339 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.232 |   2.336 |   12.571 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.418 |   2.755 |   12.990 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.086 |   2.841 |   13.075 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.258 |   3.099 |   13.333 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.257 |   3.355 |   13.590 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.263 |   3.618 |   13.853 | 
     | add_160_74/g382                   | CI v -> CO v | ADDFX1    | 0.265 |   3.883 |   14.118 | 
     | add_160_74/g381                   | CI v -> CO v | ADDFX1    | 0.265 |   4.148 |   14.383 | 
     | add_160_74/g380                   | CI v -> CO v | ADDFX1    | 0.266 |   4.414 |   14.649 | 
     | add_160_74/g379                   | CI v -> CO v | ADDFX1    | 0.265 |   4.680 |   14.914 | 
     | add_160_74/g378                   | CI v -> S ^  | ADDFX1    | 0.390 |   5.069 |   15.304 | 
     | g6544                             | AN ^ -> Y ^  | NOR2BX1   | 0.137 |   5.207 |   15.442 | 
     | integral_error_accumulator_reg[8] | D ^          | SDFFRHQX1 | 0.000 |   5.207 |   15.442 | 
     +-------------------------------------------------------------------------------------------+ 
Path 62: MET Setup Check with Pin distance_travelled_reg[17]/CK 
Endpoint:   distance_travelled_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.203
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.583
- Arrival Time                  5.299
= Slack Time                   10.284
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |   10.481 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |   11.142 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |   11.402 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |   11.659 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |   11.908 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |   12.155 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |   12.416 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |   12.663 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   12.910 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   13.145 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   13.328 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   13.584 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   13.808 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   14.095 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.231 |   4.042 |   14.326 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.256 |   4.298 |   14.582 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.214 |   4.512 |   14.796 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.256 |   4.768 |   15.052 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.209 |   4.977 |   15.261 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.250 |   5.227 |   15.511 | 
     | add_157_54/g471            | B0 ^ -> Y v  | AOI21X1   | 0.072 |   5.299 |   15.583 | 
     | distance_travelled_reg[17] | D v          | SDFFRHQX1 | 0.000 |   5.299 |   15.583 | 
     +------------------------------------------------------------------------------------+ 
Path 63: MET Setup Check with Pin distance_travelled_reg[16]/CK 
Endpoint:   distance_travelled_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.203
- Setup                         0.121
+ Phase Shift                  15.500
= Required Time                15.582
- Arrival Time                  5.131
= Slack Time                   10.451
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |   10.648 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |   11.309 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |   11.569 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |   11.826 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |   12.075 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |   12.322 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |   12.583 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |   12.830 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   13.077 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   13.313 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   13.495 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   13.751 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   13.975 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   14.262 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.231 |   4.042 |   14.493 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.256 |   4.298 |   14.749 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.214 |   4.512 |   14.963 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.256 |   4.768 |   15.219 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.209 |   4.977 |   15.428 | 
     | add_157_54/g473            | B0 v -> Y v  | OA21XL    | 0.153 |   5.131 |   15.582 | 
     | distance_travelled_reg[16] | D v          | SDFFRHQX1 | 0.000 |   5.131 |   15.582 | 
     +------------------------------------------------------------------------------------+ 
Path 64: MET Setup Check with Pin integral_error_accumulator_reg[7]/CK 
Endpoint:   integral_error_accumulator_reg[7]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.266
+ Phase Shift                  15.500
= Required Time                15.432
- Arrival Time                  4.962
= Slack Time                   10.469
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.194 |   10.664 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |   11.144 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   11.632 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   11.918 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   12.280 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   12.433 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.141 |   2.104 |   12.574 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.232 |   2.336 |   12.806 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.418 |   2.755 |   13.224 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.086 |   2.841 |   13.310 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.258 |   3.098 |   13.568 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.257 |   3.355 |   13.825 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.263 |   3.618 |   14.088 | 
     | add_160_74/g382                   | CI v -> CO v | ADDFX1    | 0.265 |   3.883 |   14.353 | 
     | add_160_74/g381                   | CI v -> CO v | ADDFX1    | 0.265 |   4.148 |   14.617 | 
     | add_160_74/g380                   | CI v -> CO v | ADDFX1    | 0.266 |   4.414 |   14.884 | 
     | add_160_74/g379                   | CI v -> S ^  | ADDFX1    | 0.397 |   4.811 |   15.281 | 
     | g6551                             | AN ^ -> Y ^  | NOR2BX1   | 0.151 |   4.962 |   15.432 | 
     | integral_error_accumulator_reg[7] | D ^          | SDFFRHQX1 | 0.000 |   4.962 |   15.432 | 
     +-------------------------------------------------------------------------------------------+ 
Path 65: MET Setup Check with Pin distance_travelled_reg[15]/CK 
Endpoint:   distance_travelled_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.203
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.583
- Arrival Time                  4.838
= Slack Time                   10.746
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |   10.942 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |   11.603 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |   11.864 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |   12.120 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |   12.369 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |   12.617 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |   12.877 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |   13.124 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   13.372 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   13.607 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   13.790 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   14.045 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   14.269 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   14.556 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.231 |   4.042 |   14.787 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.256 |   4.298 |   15.043 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.214 |   4.512 |   15.258 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.256 |   4.768 |   15.514 | 
     | add_157_54/g475            | B0 ^ -> Y v  | AOI21X1   | 0.070 |   4.838 |   15.583 | 
     | distance_travelled_reg[15] | D v          | SDFFRHQX1 | 0.000 |   4.838 |   15.583 | 
     +------------------------------------------------------------------------------------+ 
Path 66: MET Setup Check with Pin integral_error_accumulator_reg[6]/CK 
Endpoint:   integral_error_accumulator_reg[6]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.256
+ Phase Shift                  15.500
= Required Time                15.443
- Arrival Time                  4.676
= Slack Time                   10.767
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.194 |   10.961 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |   11.441 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   11.930 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   12.216 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   12.577 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   12.730 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.141 |   2.104 |   12.871 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.232 |   2.336 |   13.103 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.418 |   2.755 |   13.522 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.086 |   2.841 |   13.608 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.258 |   3.099 |   13.866 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.257 |   3.355 |   14.122 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.263 |   3.618 |   14.385 | 
     | add_160_74/g382                   | CI v -> CO v | ADDFX1    | 0.265 |   3.883 |   14.650 | 
     | add_160_74/g381                   | CI v -> CO v | ADDFX1    | 0.265 |   4.148 |   14.915 | 
     | add_160_74/g380                   | CI v -> S ^  | ADDFX1    | 0.390 |   4.538 |   15.305 | 
     | g6543                             | AN ^ -> Y ^  | NOR2BX1   | 0.138 |   4.676 |   15.443 | 
     | integral_error_accumulator_reg[6] | D ^          | SDFFRHQX1 | 0.000 |   4.676 |   15.443 | 
     +-------------------------------------------------------------------------------------------+ 
Path 67: MET Setup Check with Pin distance_travelled_reg[14]/CK 
Endpoint:   distance_travelled_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.114
+ Phase Shift                  15.500
= Required Time                15.588
- Arrival Time                  4.674
= Slack Time                   10.914
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |   11.111 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |   11.771 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |   12.032 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |   12.289 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |   12.538 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |   12.785 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |   13.046 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |   13.293 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   13.540 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   13.775 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   13.958 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   14.213 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   14.438 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   14.724 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.231 |   4.042 |   14.956 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.256 |   4.298 |   15.212 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.214 |   4.512 |   15.426 | 
     | add_157_54/g477            | B0 v -> Y v  | OA21XL    | 0.162 |   4.674 |   15.588 | 
     | distance_travelled_reg[14] | D v          | SDFFRHQX1 | 0.000 |   4.674 |   15.588 | 
     +------------------------------------------------------------------------------------+ 
Path 68: MET Setup Check with Pin integral_error_accumulator_reg[5]/CK 
Endpoint:   integral_error_accumulator_reg[5]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.263
+ Phase Shift                  15.500
= Required Time                15.436
- Arrival Time                  4.421
= Slack Time                   11.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.194 |   11.209 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |   11.689 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   12.178 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   12.464 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   12.825 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   12.978 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.141 |   2.104 |   13.119 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.232 |   2.336 |   13.351 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.418 |   2.755 |   13.770 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.086 |   2.841 |   13.856 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.258 |   3.098 |   14.114 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.257 |   3.355 |   14.370 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.263 |   3.618 |   14.633 | 
     | add_160_74/g382                   | CI v -> CO v | ADDFX1    | 0.265 |   3.883 |   14.898 | 
     | add_160_74/g381                   | CI v -> S ^  | ADDFX1    | 0.391 |   4.274 |   15.290 | 
     | g6550                             | AN ^ -> Y ^  | NOR2BX1   | 0.146 |   4.421 |   15.436 | 
     | integral_error_accumulator_reg[5] | D ^          | SDFFRHQX1 | 0.000 |   4.421 |   15.436 | 
     +-------------------------------------------------------------------------------------------+ 
Path 69: MET Setup Check with Pin distance_travelled_reg[13]/CK 
Endpoint:   distance_travelled_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.583
- Arrival Time                  4.367
= Slack Time                   11.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |   11.413 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |   12.074 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |   12.335 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |   12.591 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |   12.840 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |   13.087 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |   13.348 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |   13.595 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   13.842 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   14.078 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   14.261 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   14.516 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   14.740 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   15.027 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.231 |   4.042 |   15.258 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.256 |   4.298 |   15.514 | 
     | add_157_54/g479            | B0 ^ -> Y v  | AOI21X1   | 0.069 |   4.367 |   15.583 | 
     | distance_travelled_reg[13] | D v          | SDFFRHQX1 | 0.000 |   4.367 |   15.583 | 
     +------------------------------------------------------------------------------------+ 
Path 70: MET Setup Check with Pin integral_error_accumulator_reg[4]/CK 
Endpoint:   integral_error_accumulator_reg[4]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.264
+ Phase Shift                  15.500
= Required Time                15.436
- Arrival Time                  4.162
= Slack Time                   11.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.194 |   11.468 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |   11.948 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   12.436 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   12.723 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   13.084 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   13.237 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.141 |   2.104 |   13.378 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.232 |   2.336 |   13.610 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.418 |   2.755 |   14.028 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.086 |   2.841 |   14.114 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.258 |   3.099 |   14.372 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.257 |   3.355 |   14.629 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.263 |   3.618 |   14.892 | 
     | add_160_74/g382                   | CI v -> S ^  | ADDFX1    | 0.396 |   4.014 |   15.288 | 
     | g6542                             | AN ^ -> Y ^  | NOR2BX1   | 0.148 |   4.162 |   15.436 | 
     | integral_error_accumulator_reg[4] | D ^          | SDFFRHQX1 | 0.000 |   4.162 |   15.436 | 
     +-------------------------------------------------------------------------------------------+ 
Path 71: MET Setup Check with Pin distance_travelled_reg[12]/CK 
Endpoint:   distance_travelled_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.579
- Arrival Time                  4.197
= Slack Time                   11.382
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |   11.579 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |   12.239 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |   12.500 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |   12.757 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |   13.006 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |   13.253 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |   13.514 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |   13.761 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   14.008 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   14.243 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   14.426 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   14.681 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   14.906 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   15.192 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.231 |   4.042 |   15.424 | 
     | add_157_54/g481            | B0 v -> Y v  | OA21XL    | 0.155 |   4.197 |   15.579 | 
     | distance_travelled_reg[12] | D v          | SDFFRHQX1 | 0.000 |   4.197 |   15.579 | 
     +------------------------------------------------------------------------------------+ 
Path 72: MET Setup Check with Pin current_state_reg[1]/CK 
Endpoint:   current_state_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.237
+ Phase Shift                  15.500
= Required Time                15.463
- Arrival Time                  4.004
= Slack Time                   11.458
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.194 |   11.653 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |   12.133 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   12.621 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   12.907 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   13.269 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   13.421 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |   13.551 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |   13.867 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   14.104 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   14.187 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   14.273 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   14.457 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |   14.545 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   15.056 | 
     | g6774                | C v -> Y v   | OR3X1     | 0.333 |   3.930 |   15.389 | 
     | g6453                | B0 v -> Y ^  | OAI21X1   | 0.074 |   4.004 |   15.463 | 
     | current_state_reg[1] | D ^          | SDFFRHQX1 | 0.000 |   4.004 |   15.463 | 
     +------------------------------------------------------------------------------+ 
Path 73: MET Setup Check with Pin integral_error_accumulator_reg[3]/CK 
Endpoint:   integral_error_accumulator_reg[3]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.259
+ Phase Shift                  15.500
= Required Time                15.441
- Arrival Time                  3.884
= Slack Time                   11.557
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.194 |   11.752 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |   12.232 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   12.720 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   13.006 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   13.368 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   13.521 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.141 |   2.104 |   13.662 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.232 |   2.336 |   13.894 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.418 |   2.755 |   14.312 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.086 |   2.841 |   14.398 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.258 |   3.099 |   14.656 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.257 |   3.355 |   14.913 | 
     | add_160_74/g383                   | CI v -> S ^  | ADDFX1    | 0.389 |   3.744 |   15.301 | 
     | g6548                             | AN ^ -> Y ^  | NOR2BX1   | 0.139 |   3.884 |   15.441 | 
     | integral_error_accumulator_reg[3] | D ^          | SDFFRHQX1 | 0.000 |   3.884 |   15.441 | 
     +-------------------------------------------------------------------------------------------+ 
Path 74: MET Setup Check with Pin distance_travelled_reg[11]/CK 
Endpoint:   distance_travelled_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.579
- Arrival Time                  3.882
= Slack Time                   11.697
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |   11.894 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |   12.555 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |   12.816 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |   13.072 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |   13.321 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |   13.568 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |   13.829 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |   14.076 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   14.323 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   14.559 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   14.742 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   14.997 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   15.221 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.287 |   3.811 |   15.508 | 
     | add_157_54/g483            | B0 ^ -> Y v  | AOI21X1   | 0.071 |   3.882 |   15.579 | 
     | distance_travelled_reg[11] | D v          | SDFFRHQX1 | 0.000 |   3.882 |   15.579 | 
     +------------------------------------------------------------------------------------+ 
Path 75: MET Setup Check with Pin current_state_reg[2]/CK 
Endpoint:   current_state_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.580
- Arrival Time                  3.807
= Slack Time                   11.774
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.194 |   11.968 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |   12.448 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   12.936 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   13.222 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   13.584 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   13.737 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.129 |   2.092 |   13.866 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.316 |   2.408 |   14.182 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.237 |   2.645 |   14.419 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.084 |   2.729 |   14.502 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.815 |   14.588 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.184 |   2.999 |   14.773 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.087 |   14.860 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.511 |   3.598 |   15.371 | 
     | g6501                | AN v -> Y v  | NOR3BXL   | 0.209 |   3.807 |   15.580 | 
     | current_state_reg[2] | D v          | SDFFRHQX1 | 0.000 |   3.807 |   15.580 | 
     +------------------------------------------------------------------------------+ 
Path 76: MET Setup Check with Pin integral_error_accumulator_reg[2]/CK 
Endpoint:   integral_error_accumulator_reg[2]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.256
+ Phase Shift                  15.500
= Required Time                15.443
- Arrival Time                  3.624
= Slack Time                   11.818
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.194 |   12.013 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.480 |   0.674 |   12.493 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.488 |   1.163 |   12.981 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.286 |   1.449 |   13.267 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.362 |   1.810 |   13.629 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.153 |   1.963 |   13.782 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.141 |   2.104 |   13.923 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.232 |   2.336 |   14.155 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.418 |   2.755 |   14.573 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.086 |   2.841 |   14.659 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.258 |   3.099 |   14.917 | 
     | add_160_74/g384                   | CI v -> S ^  | ADDFX1    | 0.390 |   3.489 |   15.307 | 
     | g6541                             | AN ^ -> Y ^  | NOR2BX1   | 0.136 |   3.624 |   15.443 | 
     | integral_error_accumulator_reg[2] | D ^          | SDFFRHQX1 | 0.000 |   3.624 |   15.443 | 
     +-------------------------------------------------------------------------------------------+ 
Path 77: MET Setup Check with Pin distance_travelled_reg[10]/CK 
Endpoint:   distance_travelled_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.125
+ Phase Shift                  15.500
= Required Time                15.577
- Arrival Time                  3.687
= Slack Time                   11.889
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |   12.086 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |   12.747 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |   13.007 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |   13.264 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |   13.513 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |   13.760 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |   14.021 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |   14.268 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   14.515 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   14.750 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   14.933 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   15.189 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.524 |   15.413 | 
     | add_157_54/g485            | B0 v -> Y v  | OA21X1    | 0.164 |   3.687 |   15.577 | 
     | distance_travelled_reg[10] | D v          | SDFFRHQX1 | 0.000 |   3.687 |   15.577 | 
     +------------------------------------------------------------------------------------+ 
Path 78: MET Setup Check with Pin integral_error_accumulator_reg[1]/CK 
Endpoint:   integral_error_accumulator_reg[1]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.255
+ Phase Shift                  15.500
= Required Time                15.444
- Arrival Time                  3.368
= Slack Time                   12.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                   |             |           |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^        |           |       |   0.194 |   12.270 | 
     | current_state_reg[7]              | CK ^ -> Q v | SDFFRHQX1 | 0.480 |   0.674 |   12.750 | 
     | g5130                             | A v -> Y ^  | NOR2XL    | 0.488 |   1.163 |   13.238 | 
     | g6776                             | AN ^ -> Y ^ | NOR2BX1   | 0.286 |   1.449 |   13.525 | 
     | g5022                             | A ^ -> Y v  | NAND2XL   | 0.362 |   1.810 |   13.886 | 
     | g5021                             | A v -> Y ^  | INVX1     | 0.153 |   1.963 |   14.039 | 
     | g5019                             | C ^ -> Y v  | NAND3X1   | 0.141 |   2.104 |   14.180 | 
     | g5010                             | B v -> Y v  | AND2X1    | 0.232 |   2.336 |   14.412 | 
     | g4962                             | A v -> S ^  | ADDFX1    | 0.418 |   2.755 |   14.830 | 
     | g4961                             | A ^ -> Y v  | INVX1     | 0.086 |   2.841 |   14.916 | 
     | add_160_74/g385                   | CI v -> S ^ | ADDFX1    | 0.391 |   3.232 |   15.308 | 
     | g6540                             | AN ^ -> Y ^ | NOR2BX1   | 0.136 |   3.368 |   15.444 | 
     | integral_error_accumulator_reg[1] | D ^         | SDFFRHQX1 | 0.000 |   3.368 |   15.444 | 
     +------------------------------------------------------------------------------------------+ 
Path 79: MET Setup Check with Pin distance_travelled_reg[9]/CK 
Endpoint:   distance_travelled_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.581
- Arrival Time                  3.373
= Slack Time                   12.208
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]      | CK ^         |           |       |   0.197 |   12.405 | 
     | current_speed_reg[0]      | CK ^ -> Q ^  | SDFFRHQX1 | 0.661 |   0.857 |   13.065 | 
     | add_157_54/g499           | B ^ -> Y ^   | AND2X1    | 0.261 |   1.118 |   13.326 | 
     | add_157_54/g497           | CI ^ -> CO ^ | ADDFX1    | 0.256 |   1.375 |   13.583 | 
     | add_157_54/g496           | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.624 |   13.832 | 
     | add_157_54/g495           | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.871 |   14.079 | 
     | add_157_54/g494           | CI ^ -> CO ^ | ADDFX1    | 0.261 |   2.132 |   14.340 | 
     | add_157_54/g493           | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.379 |   14.587 | 
     | add_157_54/g492           | CI ^ -> CO ^ | ADDFX1    | 0.247 |   2.626 |   14.834 | 
     | add_157_54/g491           | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.861 |   15.069 | 
     | add_157_54/g490           | B ^ -> Y v   | NAND2XL   | 0.183 |   3.044 |   15.252 | 
     | add_157_54/g488           | B v -> Y ^   | NOR2XL    | 0.255 |   3.299 |   15.507 | 
     | add_157_54/g487           | B0 ^ -> Y v  | AOI21X1   | 0.074 |   3.373 |   15.581 | 
     | distance_travelled_reg[9] | D v          | SDFFRHQX1 | 0.000 |   3.373 |   15.581 | 
     +-----------------------------------------------------------------------------------+ 
Path 80: MET Setup Check with Pin distance_travelled_reg[8]/CK 
Endpoint:   distance_travelled_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.223
+ Phase Shift                  15.500
= Required Time                15.479
- Arrival Time                  3.158
= Slack Time                   12.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]      | CK ^         |           |       |   0.197 |   12.518 | 
     | current_speed_reg[0]      | CK ^ -> Q v  | SDFFRHQX1 | 0.606 |   0.803 |   13.124 | 
     | add_157_54/g499           | B v -> Y v   | AND2X1    | 0.216 |   1.019 |   13.340 | 
     | add_157_54/g497           | CI v -> CO v | ADDFX1    | 0.264 |   1.284 |   13.605 | 
     | add_157_54/g496           | CI v -> CO v | ADDFX1    | 0.263 |   1.546 |   13.867 | 
     | add_157_54/g495           | CI v -> CO v | ADDFX1    | 0.261 |   1.807 |   14.128 | 
     | add_157_54/g494           | CI v -> CO v | ADDFX1    | 0.273 |   2.080 |   14.401 | 
     | add_157_54/g493           | CI v -> CO v | ADDFX1    | 0.261 |   2.341 |   14.662 | 
     | add_157_54/g492           | CI v -> CO v | ADDFX1    | 0.261 |   2.602 |   14.923 | 
     | add_157_54/g491           | CI v -> CO v | ADDFX1    | 0.250 |   2.851 |   15.172 | 
     | add_157_54/g490           | B v -> Y ^   | NAND2XL   | 0.137 |   2.988 |   15.309 | 
     | add_157_54/g489           | B0 ^ -> Y ^  | OA21X1    | 0.170 |   3.158 |   15.479 | 
     | distance_travelled_reg[8] | D ^          | SDFFRHQX1 | 0.000 |   3.158 |   15.479 | 
     +-----------------------------------------------------------------------------------+ 
Path 81: MET Setup Check with Pin distance_travelled_reg[7]/CK 
Endpoint:   distance_travelled_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.209
+ Phase Shift                  15.500
= Required Time                15.493
- Arrival Time                  3.001
= Slack Time                   12.492
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]      | CK ^         |           |       |   0.197 |   12.688 | 
     | current_speed_reg[0]      | CK ^ -> Q v  | SDFFRHQX1 | 0.606 |   0.803 |   13.295 | 
     | add_157_54/g499           | B v -> Y v   | AND2X1    | 0.216 |   1.019 |   13.511 | 
     | add_157_54/g497           | CI v -> CO v | ADDFX1    | 0.264 |   1.284 |   13.775 | 
     | add_157_54/g496           | CI v -> CO v | ADDFX1    | 0.263 |   1.546 |   14.038 | 
     | add_157_54/g495           | CI v -> CO v | ADDFX1    | 0.261 |   1.807 |   14.299 | 
     | add_157_54/g494           | CI v -> CO v | ADDFX1    | 0.273 |   2.080 |   14.572 | 
     | add_157_54/g493           | CI v -> CO v | ADDFX1    | 0.261 |   2.341 |   14.832 | 
     | add_157_54/g492           | CI v -> CO v | ADDFX1    | 0.261 |   2.602 |   15.093 | 
     | add_157_54/g491           | CI v -> S ^  | ADDFX1    | 0.399 |   3.001 |   15.493 | 
     | distance_travelled_reg[7] | D ^          | SDFFRHQX1 | 0.000 |   3.001 |   15.493 | 
     +-----------------------------------------------------------------------------------+ 
Path 82: MET Setup Check with Pin integral_error_accumulator_reg[0]/CK 
Endpoint:   integral_error_accumulator_reg[0]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.262
+ Phase Shift                  15.500
= Required Time                15.437
- Arrival Time                  2.741
= Slack Time                   12.696
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                   |             |           |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^        |           |       |   0.194 |   12.891 | 
     | current_state_reg[7]              | CK ^ -> Q v | SDFFRHQX1 | 0.480 |   0.674 |   13.371 | 
     | g5130                             | A v -> Y ^  | NOR2XL    | 0.488 |   1.163 |   13.859 | 
     | g6776                             | AN ^ -> Y ^ | NOR2BX1   | 0.286 |   1.449 |   14.145 | 
     | g5023                             | C ^ -> Y v  | NAND3BX1  | 0.240 |   1.689 |   14.386 | 
     | g5014                             | B v -> Y ^  | NOR2XL    | 0.276 |   1.965 |   14.661 | 
     | g6580                             | C ^ -> Y v  | NAND3X2   | 0.565 |   2.530 |   15.226 | 
     | g6552                             | B v -> Y ^  | NOR2BX1   | 0.211 |   2.741 |   15.437 | 
     | integral_error_accumulator_reg[0] | D ^         | SDFFRHQX1 | 0.000 |   2.741 |   15.437 | 
     +------------------------------------------------------------------------------------------+ 
Path 83: MET Setup Check with Pin distance_travelled_reg[6]/CK 
Endpoint:   distance_travelled_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.211
+ Phase Shift                  15.500
= Required Time                15.492
- Arrival Time                  2.739
= Slack Time                   12.753
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]      | CK ^         |           |       |   0.197 |   12.950 | 
     | current_speed_reg[0]      | CK ^ -> Q v  | SDFFRHQX1 | 0.606 |   0.803 |   13.556 | 
     | add_157_54/g499           | B v -> Y v   | AND2X1    | 0.216 |   1.019 |   13.772 | 
     | add_157_54/g497           | CI v -> CO v | ADDFX1    | 0.264 |   1.284 |   14.036 | 
     | add_157_54/g496           | CI v -> CO v | ADDFX1    | 0.263 |   1.546 |   14.299 | 
     | add_157_54/g495           | CI v -> CO v | ADDFX1    | 0.261 |   1.807 |   14.560 | 
     | add_157_54/g494           | CI v -> CO v | ADDFX1    | 0.273 |   2.080 |   14.833 | 
     | add_157_54/g493           | CI v -> CO v | ADDFX1    | 0.261 |   2.341 |   15.094 | 
     | add_157_54/g492           | CI v -> S ^  | ADDFX1    | 0.398 |   2.739 |   15.492 | 
     | distance_travelled_reg[6] | D ^          | SDFFRHQX1 | 0.000 |   2.739 |   15.492 | 
     +-----------------------------------------------------------------------------------+ 
Path 84: MET Setup Check with Pin current_state_reg[3]/CK 
Endpoint:   current_state_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.228
+ Phase Shift                  15.500
= Required Time                15.472
- Arrival Time                  2.686
= Slack Time                   12.786
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |             |           |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^        |           |       |   0.194 |   12.980 | 
     | current_state_reg[7] | CK ^ -> Q v | SDFFRHQX1 | 0.480 |   0.674 |   13.460 | 
     | g5130                | A v -> Y ^  | NOR2XL    | 0.488 |   1.163 |   13.949 | 
     | g5039                | B ^ -> Y v  | NAND2XL   | 0.308 |   1.471 |   14.257 | 
     | g6672                | B v -> Y ^  | NOR2XL    | 0.342 |   1.813 |   14.600 | 
     | g6586                | B ^ -> Y v  | NAND2XL   | 0.291 |   2.104 |   14.891 | 
     | g6566                | C v -> Y ^  | NOR3X1    | 0.221 |   2.325 |   15.111 | 
     | g6491                | B2 ^ -> Y v | AOI33XL   | 0.225 |   2.550 |   15.337 | 
     | g6474                | B v -> Y ^  | NOR2BX1   | 0.136 |   2.686 |   15.472 | 
     | current_state_reg[3] | D ^         | SDFFRHQX1 | 0.000 |   2.686 |   15.472 | 
     +-----------------------------------------------------------------------------+ 
Path 85: MET Setup Check with Pin current_state_reg[8]/CK 
Endpoint:   current_state_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.229
+ Phase Shift                  15.500
= Required Time                15.466
- Arrival Time                  2.629
= Slack Time                   12.837
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |             |           |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^        |           |       |   0.194 |   13.031 | 
     | current_state_reg[7] | CK ^ -> Q v | SDFFRHQX1 | 0.480 |   0.674 |   13.511 | 
     | g5130                | A v -> Y ^  | NOR2XL    | 0.488 |   1.163 |   13.999 | 
     | g5039                | B ^ -> Y v  | NAND2XL   | 0.308 |   1.471 |   14.308 | 
     | g6672                | B v -> Y ^  | NOR2XL    | 0.342 |   1.813 |   14.650 | 
     | g6586                | B ^ -> Y v  | NAND2XL   | 0.291 |   2.104 |   14.941 | 
     | g6566                | C v -> Y ^  | NOR3X1    | 0.221 |   2.325 |   15.162 | 
     | g6492                | A0 ^ -> Y v | OAI211X1  | 0.161 |   2.486 |   15.323 | 
     | g6481                | B v -> Y ^  | NOR2XL    | 0.143 |   2.629 |   15.466 | 
     | current_state_reg[8] | D ^         | SDFFRHQX1 | 0.000 |   2.629 |   15.466 | 
     +-----------------------------------------------------------------------------+ 
Path 86: MET Setup Check with Pin distance_travelled_reg[5]/CK 
Endpoint:   distance_travelled_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.210
+ Phase Shift                  15.500
= Required Time                15.493
- Arrival Time                  2.480
= Slack Time                   13.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]      | CK ^         |           |       |   0.197 |   13.209 | 
     | current_speed_reg[0]      | CK ^ -> Q v  | SDFFRHQX1 | 0.606 |   0.803 |   13.816 | 
     | add_157_54/g499           | B v -> Y v   | AND2X1    | 0.216 |   1.019 |   14.032 | 
     | add_157_54/g497           | CI v -> CO v | ADDFX1    | 0.264 |   1.284 |   14.296 | 
     | add_157_54/g496           | CI v -> CO v | ADDFX1    | 0.263 |   1.546 |   14.559 | 
     | add_157_54/g495           | CI v -> CO v | ADDFX1    | 0.261 |   1.807 |   14.819 | 
     | add_157_54/g494           | CI v -> CO v | ADDFX1    | 0.273 |   2.080 |   15.093 | 
     | add_157_54/g493           | CI v -> S ^  | ADDFX1    | 0.400 |   2.480 |   15.493 | 
     | distance_travelled_reg[5] | D ^          | SDFFRHQX1 | 0.000 |   2.480 |   15.493 | 
     +-----------------------------------------------------------------------------------+ 
Path 87: MET Recovery Check with Pin current_speed_reg[6]/CK 
Endpoint:   current_speed_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.191
- Recovery                      0.177
+ Phase Shift                  15.500
= Required Time                15.514
- Arrival Time                  2.446
= Slack Time                   13.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.468 | 
     | g5133                | A v -> Y ^ | INVX3     | 0.586 |   0.986 |   14.054 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.744 |   1.729 |   14.798 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.695 |   2.424 |   15.492 | 
     | current_speed_reg[6] | RN ^       | SDFFRHQX1 | 0.022 |   2.446 |   15.514 | 
     +----------------------------------------------------------------------------+ 
Path 88: MET Recovery Check with Pin current_state_reg[6]/CK 
Endpoint:   current_state_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.195
- Recovery                      0.177
+ Phase Shift                  15.500
= Required Time                15.518
- Arrival Time                  2.447
= Slack Time                   13.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.470 | 
     | g5133                | A v -> Y ^ | INVX3     | 0.586 |   0.986 |   14.056 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.744 |   1.729 |   14.800 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.695 |   2.424 |   15.494 | 
     | current_state_reg[6] | RN ^       | SDFFRHQX1 | 0.023 |   2.447 |   15.518 | 
     +----------------------------------------------------------------------------+ 
Path 89: MET Recovery Check with Pin left_obstacle_history_reg[2]/CK 
Endpoint:   left_obstacle_history_reg[2]/RN (^) checked with  leading edge of 
'clk'
Beginpoint: rst                             (v) triggered by  leading edge of 
'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.195
- Recovery                      0.177
+ Phase Shift                  15.500
= Required Time                15.518
- Arrival Time                  2.447
= Slack Time                   13.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |            |           |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+---------+----------| 
     |                              | rst v      |           |       |   0.400 |   13.470 | 
     | g5133                        | A v -> Y ^ | INVX3     | 0.586 |   0.986 |   14.056 | 
     | FE_OFC0_n_11                 | A ^ -> Y ^ | CLKBUFX6  | 0.744 |   1.729 |   14.800 | 
     | FE_OFC1_n_11                 | A ^ -> Y ^ | CLKBUFX6  | 0.695 |   2.424 |   15.494 | 
     | left_obstacle_history_reg[2] | RN ^       | SDFFRHQX1 | 0.023 |   2.447 |   15.518 | 
     +------------------------------------------------------------------------------------+ 
Path 90: MET Recovery Check with Pin left_obstacle_history_reg[1]/CK 
Endpoint:   left_obstacle_history_reg[1]/RN (^) checked with  leading edge of 
'clk'
Beginpoint: rst                             (v) triggered by  leading edge of 
'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.195
- Recovery                      0.177
+ Phase Shift                  15.500
= Required Time                15.518
- Arrival Time                  2.447
= Slack Time                   13.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |            |           |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+---------+----------| 
     |                              | rst v      |           |       |   0.400 |   13.470 | 
     | g5133                        | A v -> Y ^ | INVX3     | 0.586 |   0.986 |   14.056 | 
     | FE_OFC0_n_11                 | A ^ -> Y ^ | CLKBUFX6  | 0.744 |   1.729 |   14.800 | 
     | FE_OFC1_n_11                 | A ^ -> Y ^ | CLKBUFX6  | 0.695 |   2.424 |   15.494 | 
     | left_obstacle_history_reg[1] | RN ^       | SDFFRHQX1 | 0.023 |   2.447 |   15.518 | 
     +------------------------------------------------------------------------------------+ 
Path 91: MET Recovery Check with Pin left_obstacle_history_reg[0]/CK 
Endpoint:   left_obstacle_history_reg[0]/RN (^) checked with  leading edge of 
'clk'
Beginpoint: rst                             (v) triggered by  leading edge of 
'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.195
- Recovery                      0.177
+ Phase Shift                  15.500
= Required Time                15.518
- Arrival Time                  2.447
= Slack Time                   13.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |            |           |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+---------+----------| 
     |                              | rst v      |           |       |   0.400 |   13.470 | 
     | g5133                        | A v -> Y ^ | INVX3     | 0.586 |   0.986 |   14.056 | 
     | FE_OFC0_n_11                 | A ^ -> Y ^ | CLKBUFX6  | 0.744 |   1.729 |   14.800 | 
     | FE_OFC1_n_11                 | A ^ -> Y ^ | CLKBUFX6  | 0.695 |   2.424 |   15.494 | 
     | left_obstacle_history_reg[0] | RN ^       | SDFFRHQX1 | 0.023 |   2.447 |   15.518 | 
     +------------------------------------------------------------------------------------+ 
Path 92: MET Recovery Check with Pin current_state_reg[8]/CK 
Endpoint:   current_state_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.195
- Recovery                      0.177
+ Phase Shift                  15.500
= Required Time                15.518
- Arrival Time                  2.447
= Slack Time                   13.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.470 | 
     | g5133                | A v -> Y ^ | INVX3     | 0.586 |   0.986 |   14.056 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.744 |   1.729 |   14.800 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.695 |   2.424 |   15.494 | 
     | current_state_reg[8] | RN ^       | SDFFRHQX1 | 0.023 |   2.447 |   15.518 | 
     +----------------------------------------------------------------------------+ 
Path 93: MET Recovery Check with Pin current_state_reg[4]/CK 
Endpoint:   current_state_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.177
+ Phase Shift                  15.500
= Required Time                15.517
- Arrival Time                  2.447
= Slack Time                   13.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.470 | 
     | g5133                | A v -> Y ^ | INVX3     | 0.586 |   0.986 |   14.056 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.744 |   1.729 |   14.800 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.695 |   2.424 |   15.495 | 
     | current_state_reg[4] | RN ^       | SDFFRHQX1 | 0.023 |   2.447 |   15.517 | 
     +----------------------------------------------------------------------------+ 
Path 94: MET Recovery Check with Pin current_speed_reg[7]/CK 
Endpoint:   current_speed_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.193
- Recovery                      0.177
+ Phase Shift                  15.500
= Required Time                15.516
- Arrival Time                  2.446
= Slack Time                   13.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.470 | 
     | g5133                | A v -> Y ^ | INVX3     | 0.586 |   0.986 |   14.056 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.744 |   1.729 |   14.800 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.695 |   2.424 |   15.495 | 
     | current_speed_reg[7] | RN ^       | SDFFRHQX1 | 0.022 |   2.446 |   15.516 | 
     +----------------------------------------------------------------------------+ 
Path 95: MET Recovery Check with Pin integral_error_accumulator_reg[15]/CK 
Endpoint:   integral_error_accumulator_reg[15]/RN (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (v) triggered by  leading 
edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.177
+ Phase Shift                  15.500
= Required Time                15.517
- Arrival Time                  2.447
= Slack Time                   13.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                    |            |           |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+---------+----------| 
     |                                    | rst v      |           |       |   0.400 |   13.471 | 
     | g5133                              | A v -> Y ^ | INVX3     | 0.586 |   0.986 |   14.056 | 
     | FE_OFC0_n_11                       | A ^ -> Y ^ | CLKBUFX6  | 0.744 |   1.729 |   14.800 | 
     | FE_OFC1_n_11                       | A ^ -> Y ^ | CLKBUFX6  | 0.695 |   2.424 |   15.495 | 
     | integral_error_accumulator_reg[15] | RN ^       | SDFFRHQX1 | 0.023 |   2.447 |   15.517 | 
     +------------------------------------------------------------------------------------------+ 
Path 96: MET Recovery Check with Pin integral_error_accumulator_reg[14]/CK 
Endpoint:   integral_error_accumulator_reg[14]/RN (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (v) triggered by  leading 
edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.177
+ Phase Shift                  15.500
= Required Time                15.517
- Arrival Time                  2.447
= Slack Time                   13.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                    |            |           |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+---------+----------| 
     |                                    | rst v      |           |       |   0.400 |   13.471 | 
     | g5133                              | A v -> Y ^ | INVX3     | 0.586 |   0.986 |   14.056 | 
     | FE_OFC0_n_11                       | A ^ -> Y ^ | CLKBUFX6  | 0.744 |   1.729 |   14.800 | 
     | FE_OFC1_n_11                       | A ^ -> Y ^ | CLKBUFX6  | 0.695 |   2.424 |   15.495 | 
     | integral_error_accumulator_reg[14] | RN ^       | SDFFRHQX1 | 0.023 |   2.447 |   15.517 | 
     +------------------------------------------------------------------------------------------+ 
Path 97: MET Recovery Check with Pin current_state_reg[5]/CK 
Endpoint:   current_state_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.177
+ Phase Shift                  15.500
= Required Time                15.517
- Arrival Time                  2.447
= Slack Time                   13.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.471 | 
     | g5133                | A v -> Y ^ | INVX3     | 0.586 |   0.986 |   14.056 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.744 |   1.729 |   14.800 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.695 |   2.424 |   15.495 | 
     | current_state_reg[5] | RN ^       | SDFFRHQX1 | 0.023 |   2.447 |   15.517 | 
     +----------------------------------------------------------------------------+ 
Path 98: MET Recovery Check with Pin steering_reg[0]/CK 
Endpoint:   steering_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.177
+ Phase Shift                  15.500
= Required Time                15.517
- Arrival Time                  2.447
= Slack Time                   13.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +-----------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |            |           |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+---------+----------| 
     |                 | rst v      |           |       |   0.400 |   13.471 | 
     | g5133           | A v -> Y ^ | INVX3     | 0.586 |   0.986 |   14.056 | 
     | FE_OFC0_n_11    | A ^ -> Y ^ | CLKBUFX6  | 0.744 |   1.729 |   14.800 | 
     | FE_OFC1_n_11    | A ^ -> Y ^ | CLKBUFX6  | 0.695 |   2.424 |   15.495 | 
     | steering_reg[0] | RN ^       | SDFFRHQX1 | 0.023 |   2.447 |   15.517 | 
     +-----------------------------------------------------------------------+ 
Path 99: MET Recovery Check with Pin integral_error_accumulator_reg[13]/CK 
Endpoint:   integral_error_accumulator_reg[13]/RN (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (v) triggered by  leading 
edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.177
+ Phase Shift                  15.500
= Required Time                15.517
- Arrival Time                  2.446
= Slack Time                   13.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                    |            |           |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+---------+----------| 
     |                                    | rst v      |           |       |   0.400 |   13.471 | 
     | g5133                              | A v -> Y ^ | INVX3     | 0.586 |   0.986 |   14.056 | 
     | FE_OFC0_n_11                       | A ^ -> Y ^ | CLKBUFX6  | 0.744 |   1.729 |   14.800 | 
     | FE_OFC1_n_11                       | A ^ -> Y ^ | CLKBUFX6  | 0.695 |   2.424 |   15.495 | 
     | integral_error_accumulator_reg[13] | RN ^       | SDFFRHQX1 | 0.022 |   2.446 |   15.517 | 
     +------------------------------------------------------------------------------------------+ 
Path 100: MET Recovery Check with Pin current_state_reg[7]/CK 
Endpoint:   current_state_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.177
+ Phase Shift                  15.500
= Required Time                15.517
- Arrival Time                  2.446
= Slack Time                   13.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.471 | 
     | g5133                | A v -> Y ^ | INVX3     | 0.586 |   0.986 |   14.056 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.744 |   1.729 |   14.800 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.695 |   2.424 |   15.495 | 
     | current_state_reg[7] | RN ^       | SDFFRHQX1 | 0.022 |   2.446 |   15.517 | 
     +----------------------------------------------------------------------------+ 

