INFO-FLOW: Workspace /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1 opened at Tue Feb 08 11:01:12 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/lorenzo/Programs/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lorenzo/Programs/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 1.25 sec.
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.35 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.35 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./ban/solution1/directives.tcl 
Execute     set_directive_top -name main main 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../test/vivado_main.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang ../test/vivado_main.cpp -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -DFPGA_HLS -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.cpp.clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top main -name=main 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.24 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.2 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/all.directive.json -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.23 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.37 sec.
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.39 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.18 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp -DFPGA_HLS -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.bc -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp.clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.22 sec.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../src/ban.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang ../src/ban.cpp -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -DFPGA_HLS -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.cpp.clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top main -name=main 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.21 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.2 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/all.directive.json -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.19 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.22 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.47 sec.
Command       clang_tidy done; 0.56 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.19 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp -DFPGA_HLS -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.bc -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp.clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.23 sec.
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.67 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.83 seconds; current allocated memory: 418.785 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.g.bc" "/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vivado_main.g.bc /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/ban.g.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.0.bc > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.87 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.87 sec.
Execute       run_link_or_opt -opt -out /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=main -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=main -reflow-float-conversion -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.66 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.66 sec.
Execute       run_link_or_opt -out /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=main 
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=main -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=main -mllvm -hls-db-dir -mllvm /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.23 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_1' (../src/ban.cpp:114:20) in function 'Ban::_sum' completely with a factor of 3 (../src/ban.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_830_6' (../src/ban.cpp:830:20) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:775:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_806_4' (../src/ban.cpp:806:21) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:775:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_813_5' (../src/ban.cpp:813:21) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:775:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_797_2' (../src/ban.cpp:797:20) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:775:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_763_1' (../src/ban.cpp:763:20) in function 'Ban::operator/=' completely with a factor of 3 (../src/ban.cpp:753:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_742_1' (../src/ban.cpp:742:20) in function 'Ban::operator*=' completely with a factor of 3 (../src/ban.cpp:735:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_325_3' (../src/ban.cpp:325:21) in function 'Ban::operator+=' completely with a factor of 3 (../src/ban.cpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_698_1' (../src/ban.cpp:698:20) in function 'Ban::operator/' completely with a factor of 3 (../src/ban.cpp:687:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_676_1' (../src/ban.cpp:676:20) in function 'Ban::operator*' completely with a factor of 3 (../src/ban.cpp:667:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_253_6' (../src/ban.cpp:253:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_4' (../src/ban.cpp:229:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_236_5' (../src/ban.cpp:236:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_2' (../src/ban.cpp:220:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_617_3' (../src/ban.cpp:617:20) in function 'sqrt' completely with a factor of 3 (../src/ban.cpp:548:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_607_2' (../src/ban.cpp:607:22) in function 'sqrt' completely with a factor of 3 (../src/ban.cpp:548:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_170_2' (../src/ban.cpp:170:21) in function 'Ban::_mul_conv' completely with a factor of 3 (../src/ban.cpp:166:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_157_1' (../src/ban.cpp:157:20) in function 'Ban::operator-' completely with a factor of 3 (../src/ban.cpp:154:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.24)' into 'Ban::Ban(int, float const*) (.61)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_conv(float const*, float const*, float*)' into 'Ban::_mul(float const*, float const*, float*)' (../src/ban.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'sqrt(Ban const&)' (../src/ban.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.61)' into 'sqrt(Ban const&)' (../src/ban.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.33)' (../src/ban.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.33.39)' (../src/ban.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.33.42)' (../src/ban.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.33.39)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../test/../src/ban.h:62:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.24)' into 'Ban::Ban(int, float const*, bool) (.21)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const (.54)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.21)' into 'Ban::mul_body(Ban const&) const (.54)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const (.54)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:203:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const' (../src/ban.cpp:639:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+(float) const' (../src/ban.cpp:639:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.61)' into 'Ban::operator+(float) const' (../src/ban.cpp:639:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator*(float) const' (../src/ban.cpp:667:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(float) const' (../src/ban.cpp:687:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(float) const' (../src/ban.cpp:687:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.21)' into 'operator/(float, Ban const&)' (../src/ban.cpp:775:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_trivial(float const*, float, float*)' into 'operator/(float, Ban const&)' (../src/ban.cpp:775:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'operator/(float, Ban const&)' (../src/ban.cpp:775:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'operator/(float, Ban const&)' (../src/ban.cpp:775:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+=(Ban const&)' (../src/ban.cpp:284:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(Ban const&)' (../src/ban.cpp:284:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+=(Ban const&) (.27)' (../src/ban.cpp:284:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+=(Ban const&) (.27)' (../src/ban.cpp:284:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(Ban const&) (.27)' (../src/ban.cpp:284:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-=(Ban const&)' (../test/../src/ban.h:66:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(Ban const&) (.27)' into 'Ban::operator-=(Ban const&)' (../test/../src/ban.h:66:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:349:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:349:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:349:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:376:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:376:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:376:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(float)' (../src/ban.cpp:709:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+=(float)' (../src/ban.cpp:709:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'Ban::operator-=(float)' (../test/../src/ban.h:93:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator*=(float)' (../src/ban.cpp:735:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/=(float)' (../src/ban.cpp:753:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/=(float)' (../src/ban.cpp:753:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const (.54.76)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.21)' into 'Ban::mul_body(Ban const&) const (.54.76)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const (.54.76)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*(Ban const&) const (.51.73)' (../src/ban.cpp:203:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator*(Ban const&) const (.51.73)' (../src/ban.cpp:203:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.21)' into 'operator/(float, Ban const&) (.64)' (../src/ban.cpp:775:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_trivial(float const*, float, float*)' into 'operator/(float, Ban const&) (.64)' (../src/ban.cpp:775:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'operator/(float, Ban const&) (.64)' (../src/ban.cpp:775:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'operator/(float, Ban const&) (.64)' (../src/ban.cpp:775:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(Ban const&) const (.48.70)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const (.48.70)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const (.48.70)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.33.39.98)' (../src/ban.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.30.95)' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const (.102)' (../src/ban.cpp:639:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const (.105)' into 'Ban::operator+(float) const (.102)' (../src/ban.cpp:639:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.61)' into 'Ban::operator+(float) const (.102)' (../src/ban.cpp:639:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const (.54.76.115)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.21)' into 'Ban::mul_body(Ban const&) const (.54.76.115)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const (.54.76.115)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator*(Ban const&) const (.51.73.112)' (../src/ban.cpp:203:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator/(Ban const&) const (.48.70.108)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const (.48.70.108)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const (.48.70.108)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const (.51.73)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator+(float, Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const (.51.73.112)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.65 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.95 seconds; current allocated memory: 421.434 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 421.434 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top main -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.0.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.52 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 433.898 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.1.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Ban::operator+.4' into 'main' (../test/../src/ban.h:97) automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::operator/.3' into 'main' (../test/vivado_main.cpp:107) automatically.
Command         transform done; 0.63 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 442.844 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.g.1.bc to /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.o.1.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::_sum.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::_sum.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::_sum.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::_sum.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::_sum.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::_sum.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::_sum.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::_sum.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::_sum.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_791_1' (../src/ban.cpp:791) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (../src/ban.h:34) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_1' (../src/ban.cpp:215) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator+.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator+.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator+.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_627_1' (../src/ban.cpp:627) in function 'Ban::operator+.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator+.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (../test/vivado_main.cpp:45) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (../src/ban.cpp:67) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (../src/ban.cpp:44) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_497_1' (../src/ban.cpp:495) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (../src/ban.cpp:44) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_311_1' (../src/ban.cpp:311) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_315_2' (../src/ban.cpp:315) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_311_1' (../src/ban.cpp:311) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_315_2' (../src/ban.cpp:315) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_1' (../src/ban.cpp:215) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_627_1' (../src/ban.cpp:627) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_627_1' (../src/ban.cpp:627) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (../src/ban.cpp:52) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (../src/ban.cpp:44) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_458_1' (../src/ban.cpp:457) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (../src/ban.cpp:44) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_362_1' (../src/ban.cpp:362) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (../src/ban.cpp:44) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp61.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp111.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp119.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp233.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp237.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp253.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp265.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1503' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1502' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1501' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1500' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '_' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ZERO.num' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:785) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_norm' (../src/ban.cpp:789) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:789) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:789) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux' (../src/ban.cpp:361) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux.1' (../src/ban.cpp:310) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.num' (../src/ban.cpp:155) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux.2' (../src/ban.cpp:310) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.num.1' (../src/ban.cpp:155) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp30.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp37.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp45.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp53.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'this.num.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'this.num.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp87.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp95.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.num' (../src/ban.cpp:674) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'this.num.9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'this.num.10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1500.num' (../test/vivado_main.cpp:84) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1501.num' (../test/vivado_main.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1502.num' (../test/vivado_main.cpp:88) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp224.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1503.num' (../test/vivado_main.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp241.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'f.num' (../test/vivado_main.cpp:109) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp271.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:270) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:785) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_norm' (../src/ban.cpp:789) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:789) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:789) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.num' (../src/ban.cpp:696) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:661) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:270) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:562) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_1' (../src/ban.cpp:562) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_2' (../src/ban.cpp:562) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_3' (../src/ban.cpp:562) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1503' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1502' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1501' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1500' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ZERO.num' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:785) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_norm' (../src/ban.cpp:789) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:789) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:789) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux' (../src/ban.cpp:361) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux.1' (../src/ban.cpp:310) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.num' (../src/ban.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux.2' (../src/ban.cpp:310) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.num.1' (../src/ban.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp30.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp37.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp45.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp53.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp87.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp95.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.num' (../src/ban.cpp:674) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1500.num' (../test/vivado_main.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1501.num' (../test/vivado_main.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1502.num' (../test/vivado_main.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp224.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1503.num' (../test/vivado_main.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp241.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'f.num' (../test/vivado_main.cpp:109) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp271.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:785) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_norm' (../src/ban.cpp:789) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:789) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:789) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.num' (../src/ban.cpp:696) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:661) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:562) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_1' (../src/ban.cpp:562) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_2' (../src/ban.cpp:562) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_3' (../src/ban.cpp:562) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+.448' into 'main' (../test/vivado_main.cpp:101) automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+.4' into 'main' (../test/../src/ban.h:97) automatically.
Command         transform done; 2.05 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:67:7) in function 'sqrt'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:565:33) in function 'sqrt'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'sqrt'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:791:33) in function 'operator/.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'operator/.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'operator/.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'operator/.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:791:33) in function 'operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'operator/'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'operator/'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:52:7) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:457:7) in function 'main'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:67:7) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:495:7) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:315:34) in function 'main'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:315:34) in function 'main'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'main'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:627:33) in function 'main'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:627:33) in function 'main'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../test/vivado_main.cpp:50:35) to (../test/vivado_main.cpp:54:26) in function 'main'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'main'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'main'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator/.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator/.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator+.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator+.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:627:33) in function 'Ban::operator+.1'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'Ban::mul_body.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::mul_body.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'Ban::mul_body'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:15) to (../src/ban.cpp:84:19) in function 'Ban::_sum.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban.cpp:116:5) in function 'Ban::_sum.3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:117:28) to (../src/ban.cpp:119:3) in function 'Ban::_sum.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::_sum.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::_sum.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:117:28) to (../src/ban.cpp:119:3) in function 'Ban::_sum.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'Ban::_mul.161'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'Ban::_mul.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'Ban::_mul'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::_sum.3' into 'Ban::operator+.3' (../src/ban.cpp:149) automatically.
Command         transform done; 0.69 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.74 seconds; current allocated memory: 478.707 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.o.2.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_3' (../test/vivado_main.cpp:54:39) in function 'main' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_50_2' (../test/vivado_main.cpp:50:35) in function 'main' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:177:10)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:18)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:26)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:30)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:34)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:38)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:42)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:46)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:50)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:54)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:58)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:36:18)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:51:18)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:52:18)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:55:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:56:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:57:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:58:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:59:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:60:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:62:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:63:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:64:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:65:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:66:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:67:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:68:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:290:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:304:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:321:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:329:12)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:101:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:98:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:70:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:290:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:304:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:321:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:329:12)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:71:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:354:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:370:4)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:72:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:395:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:256:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:73:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:723:10)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:636:13)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:730:4)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:75:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:76:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:745:10)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:77:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:766:10)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:78:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:90:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:91:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:96:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:97:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:101:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:102:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:103:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:104:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:105:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:106:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:107:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:46:11)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:93:15)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:630:15)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:317:12)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:317:12)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:188:14)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:105:15)
Command         transform done; 9.03 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8.81 seconds. CPU system time: 0.22 seconds. Elapsed time: 9.03 seconds; current allocated memory: 1.797 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 12.98 sec.
Command     elaborate done; 21.77 sec.
Execute     ap_eval exec zip -j /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'main' ...
Execute       ap_set_top_model main 
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_84_1' to 'p_sum_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_92_2' to 'p_sum_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_104_3' to 'p_sum_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_84_1' to 'p_sum_1_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_92_2' to 'p_sum_1_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_104_3' to 'p_sum_1_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1' to 'p_sum_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_84_1' to 'operator_2_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_92_2' to 'operator_2_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_104_3' to 'operator_2_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name '_mul' to 'p_mul'.
WARNING: [SYN 201-103] Legalizing function name '_mul.161' to 'p_mul_161'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.1_Pipeline_VITIS_LOOP_84_1' to 'operator_1_1_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.1_Pipeline_VITIS_LOOP_92_2' to 'operator_1_1_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.1_Pipeline_VITIS_LOOP_104_3' to 'operator_1_1_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.1' to 'operator_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1_Pipeline_VITIS_LOOP_84_1' to 'operator_1_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1_Pipeline_VITIS_LOOP_92_2' to 'operator_1_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1_Pipeline_VITIS_LOOP_104_3' to 'operator_1_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1_Pipeline_VITIS_LOOP_627_1' to 'operator_1_Pipeline_VITIS_LOOP_627_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1_Pipeline_VITIS_LOOP_21_1' to 'operator_1_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.2_Pipeline_VITIS_LOOP_84_1' to 'operator_1_2_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.2_Pipeline_VITIS_LOOP_92_2' to 'operator_1_2_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.2_Pipeline_VITIS_LOOP_104_3' to 'operator_1_2_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.2' to 'operator_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_84_1' to 'operator_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_92_2' to 'operator_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_104_3' to 'operator_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1' to 'p_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_169_1' to 'mul_body_1_Pipeline_VITIS_LOOP_169_1'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_187_1' to 'mul_body_1_Pipeline_VITIS_LOOP_187_1'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_21_1' to 'mul_body_1_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_84_1' to 'mul_body_1_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_92_2' to 'mul_body_1_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_104_3' to 'mul_body_1_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1' to 'mul_body_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_21_1' to 'operator_1_Pipeline_VITIS_LOOP_21_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_791_1' to 'operator_1_Pipeline_VITIS_LOOP_791_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_34_1' to 'operator_1_Pipeline_VITIS_LOOP_34_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_169_1' to 'operator_1_Pipeline_VITIS_LOOP_169_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_187_1' to 'operator_1_Pipeline_VITIS_LOOP_187_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_169_123' to 'operator_1_Pipeline_VITIS_LOOP_169_123'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_187_124' to 'operator_1_Pipeline_VITIS_LOOP_187_124'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_84_1' to 'operator_1_Pipeline_VITIS_LOOP_84_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_92_2' to 'operator_1_Pipeline_VITIS_LOOP_92_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_104_3' to 'operator_1_Pipeline_VITIS_LOOP_104_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1' to 'operator_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_215_1' to 'operator_2_Pipeline_VITIS_LOOP_215_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_84_1' to 'operator_2_Pipeline_VITIS_LOOP_84_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_92_2' to 'operator_2_Pipeline_VITIS_LOOP_92_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_104_3' to 'operator_2_Pipeline_VITIS_LOOP_104_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2' to 'operator_2_s'.
WARNING: [SYN 201-103] Legalizing function name '_sum.2_Pipeline_VITIS_LOOP_84_1' to 'p_sum_2_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum.2_Pipeline_VITIS_LOOP_92_2' to 'p_sum_2_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum.2_Pipeline_VITIS_LOOP_104_3' to 'p_sum_2_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum.2' to 'p_sum_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.3' to 'operator_3'.
Command       ap_set_top_model done; 0.24 sec.
Execute       get_model_list main -filter all-wo-channel -topdown 
Execute       preproc_iomode -model main 
Execute       preproc_iomode -model operator+.3 
Execute       preproc_iomode -model _sum.2 
Execute       preproc_iomode -model _sum.2_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model _sum.2_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model _sum.2_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_44_1 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_104_379 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_92_278 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_84_177 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_104_376 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_92_275 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_84_174 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_187_173 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_169_172 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_362_1 
Execute       preproc_iomode -model operator/.2 
Execute       preproc_iomode -model operator/.2_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model operator/.2_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model operator/.2_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model operator/.2_Pipeline_VITIS_LOOP_215_1 
Execute       preproc_iomode -model operator/.1 
Execute       preproc_iomode -model operator/.1_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model operator/.1_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model operator/.1_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model operator/.1_Pipeline_VITIS_LOOP_187_124 
Execute       preproc_iomode -model operator/.1_Pipeline_VITIS_LOOP_169_123 
Execute       preproc_iomode -model operator/.1_Pipeline_VITIS_LOOP_187_1 
Execute       preproc_iomode -model operator/.1_Pipeline_VITIS_LOOP_169_1 
Execute       preproc_iomode -model operator/.1_Pipeline_VITIS_LOOP_34_1 
Execute       preproc_iomode -model operator/.1_Pipeline_VITIS_LOOP_791_1 
Execute       preproc_iomode -model operator/.1_Pipeline_VITIS_LOOP_21_1 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_21_171 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_104_370 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_92_269 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_84_168 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_187_167 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_169_166 
Execute       preproc_iomode -model mul_body.1 
Execute       preproc_iomode -model mul_body.1_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model mul_body.1_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model mul_body.1_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model mul_body.1_Pipeline_VITIS_LOOP_21_1 
Execute       preproc_iomode -model mul_body.1_Pipeline_VITIS_LOOP_187_1 
Execute       preproc_iomode -model mul_body.1_Pipeline_VITIS_LOOP_169_1 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_21_165 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_21_164 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_21_163 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_104_362 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_92_261 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_84_160 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_104_359 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_92_258 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_84_157 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_627_156 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_104_355 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_92_254 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_84_153 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_627_1 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_104_352 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_92_251 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_84_150 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_104_349 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_92_248 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_84_147 
Execute       preproc_iomode -model _mul.1 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_215_1 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_104_346 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_92_245 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_84_144 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_187_1 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_169_1 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_104_343 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_92_242 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_84_141 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_315_240 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_311_139 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_104_338 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_92_237 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_84_136 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_315_2 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_311_1 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_497_1 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_68_1 
Execute       preproc_iomode -model operator/ 
Execute       preproc_iomode -model operator/_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model operator/_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model operator/_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model operator/.1.2 
Execute       preproc_iomode -model operator/.1.2_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model operator/.1.2_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model operator/.1.2_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model operator+.1 
Execute       preproc_iomode -model operator+.1_Pipeline_VITIS_LOOP_21_1 
Execute       preproc_iomode -model operator+.1_Pipeline_VITIS_LOOP_627_1 
Execute       preproc_iomode -model operator+.1_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model operator+.1_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model operator+.1_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_458_1 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_53_1 
Execute       preproc_iomode -model operator/.1.1 
Execute       preproc_iomode -model operator/.1.1_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model operator/.1.1_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model operator/.1.1_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model _mul.161 
Execute       preproc_iomode -model _mul 
Execute       preproc_iomode -model mul_body 
Execute       preproc_iomode -model mul_body_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model mul_body_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model mul_body_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model operator+.2 
Execute       preproc_iomode -model operator+.2_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model operator+.2_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model operator+.2_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model _sum.1 
Execute       preproc_iomode -model _sum.1_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model _sum.1_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model _sum.1_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model operator+ 
Execute       preproc_iomode -model _sum 
Execute       preproc_iomode -model _sum_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model _sum_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model _sum_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model sqrt 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_45_1 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_21_135 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_21_134 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_21_133 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_21_132 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_21_131 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_21_130 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_21_129 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_21_128 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_21_127 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_21_126 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_21_125 
Execute       preproc_iomode -model main_Pipeline_VITIS_LOOP_21_1 
Execute       get_model_list main -filter all-wo-channel 
INFO-FLOW: Model list for configure: main_Pipeline_VITIS_LOOP_21_1 main_Pipeline_VITIS_LOOP_21_125 main_Pipeline_VITIS_LOOP_21_126 main_Pipeline_VITIS_LOOP_21_127 main_Pipeline_VITIS_LOOP_21_128 main_Pipeline_VITIS_LOOP_21_129 main_Pipeline_VITIS_LOOP_21_130 main_Pipeline_VITIS_LOOP_21_131 main_Pipeline_VITIS_LOOP_21_132 main_Pipeline_VITIS_LOOP_21_133 main_Pipeline_VITIS_LOOP_21_134 main_Pipeline_VITIS_LOOP_21_135 main_Pipeline_VITIS_LOOP_45_1 sqrt _sum_Pipeline_VITIS_LOOP_84_1 _sum_Pipeline_VITIS_LOOP_92_2 _sum_Pipeline_VITIS_LOOP_104_3 _sum operator+ _sum.1_Pipeline_VITIS_LOOP_84_1 _sum.1_Pipeline_VITIS_LOOP_92_2 _sum.1_Pipeline_VITIS_LOOP_104_3 _sum.1 operator+.2_Pipeline_VITIS_LOOP_84_1 operator+.2_Pipeline_VITIS_LOOP_92_2 operator+.2_Pipeline_VITIS_LOOP_104_3 operator+.2 mul_body_Pipeline_VITIS_LOOP_84_1 mul_body_Pipeline_VITIS_LOOP_92_2 mul_body_Pipeline_VITIS_LOOP_104_3 mul_body _mul _mul.161 operator/.1.1_Pipeline_VITIS_LOOP_84_1 operator/.1.1_Pipeline_VITIS_LOOP_92_2 operator/.1.1_Pipeline_VITIS_LOOP_104_3 operator/.1.1 main_Pipeline_VITIS_LOOP_53_1 main_Pipeline_VITIS_LOOP_458_1 operator+.1_Pipeline_VITIS_LOOP_84_1 operator+.1_Pipeline_VITIS_LOOP_92_2 operator+.1_Pipeline_VITIS_LOOP_104_3 operator+.1_Pipeline_VITIS_LOOP_627_1 operator+.1_Pipeline_VITIS_LOOP_21_1 operator+.1 main_Pipeline_VITIS_LOOP_84_1 main_Pipeline_VITIS_LOOP_92_2 main_Pipeline_VITIS_LOOP_104_3 operator/.1.2_Pipeline_VITIS_LOOP_84_1 operator/.1.2_Pipeline_VITIS_LOOP_92_2 operator/.1.2_Pipeline_VITIS_LOOP_104_3 operator/.1.2 operator/_Pipeline_VITIS_LOOP_84_1 operator/_Pipeline_VITIS_LOOP_92_2 operator/_Pipeline_VITIS_LOOP_104_3 operator/ main_Pipeline_VITIS_LOOP_68_1 main_Pipeline_VITIS_LOOP_497_1 main_Pipeline_VITIS_LOOP_311_1 main_Pipeline_VITIS_LOOP_315_2 main_Pipeline_VITIS_LOOP_84_136 main_Pipeline_VITIS_LOOP_92_237 main_Pipeline_VITIS_LOOP_104_338 main_Pipeline_VITIS_LOOP_311_139 main_Pipeline_VITIS_LOOP_315_240 main_Pipeline_VITIS_LOOP_84_141 main_Pipeline_VITIS_LOOP_92_242 main_Pipeline_VITIS_LOOP_104_343 main_Pipeline_VITIS_LOOP_169_1 main_Pipeline_VITIS_LOOP_187_1 main_Pipeline_VITIS_LOOP_84_144 main_Pipeline_VITIS_LOOP_92_245 main_Pipeline_VITIS_LOOP_104_346 main_Pipeline_VITIS_LOOP_215_1 _mul.1 main_Pipeline_VITIS_LOOP_84_147 main_Pipeline_VITIS_LOOP_92_248 main_Pipeline_VITIS_LOOP_104_349 main_Pipeline_VITIS_LOOP_84_150 main_Pipeline_VITIS_LOOP_92_251 main_Pipeline_VITIS_LOOP_104_352 main_Pipeline_VITIS_LOOP_627_1 main_Pipeline_VITIS_LOOP_84_153 main_Pipeline_VITIS_LOOP_92_254 main_Pipeline_VITIS_LOOP_104_355 main_Pipeline_VITIS_LOOP_627_156 main_Pipeline_VITIS_LOOP_84_157 main_Pipeline_VITIS_LOOP_92_258 main_Pipeline_VITIS_LOOP_104_359 main_Pipeline_VITIS_LOOP_84_160 main_Pipeline_VITIS_LOOP_92_261 main_Pipeline_VITIS_LOOP_104_362 main_Pipeline_VITIS_LOOP_21_163 main_Pipeline_VITIS_LOOP_21_164 main_Pipeline_VITIS_LOOP_21_165 mul_body.1_Pipeline_VITIS_LOOP_169_1 mul_body.1_Pipeline_VITIS_LOOP_187_1 mul_body.1_Pipeline_VITIS_LOOP_21_1 mul_body.1_Pipeline_VITIS_LOOP_84_1 mul_body.1_Pipeline_VITIS_LOOP_92_2 mul_body.1_Pipeline_VITIS_LOOP_104_3 mul_body.1 main_Pipeline_VITIS_LOOP_169_166 main_Pipeline_VITIS_LOOP_187_167 main_Pipeline_VITIS_LOOP_84_168 main_Pipeline_VITIS_LOOP_92_269 main_Pipeline_VITIS_LOOP_104_370 main_Pipeline_VITIS_LOOP_21_171 operator/.1_Pipeline_VITIS_LOOP_21_1 operator/.1_Pipeline_VITIS_LOOP_791_1 operator/.1_Pipeline_VITIS_LOOP_34_1 operator/.1_Pipeline_VITIS_LOOP_169_1 operator/.1_Pipeline_VITIS_LOOP_187_1 operator/.1_Pipeline_VITIS_LOOP_169_123 operator/.1_Pipeline_VITIS_LOOP_187_124 operator/.1_Pipeline_VITIS_LOOP_84_1 operator/.1_Pipeline_VITIS_LOOP_92_2 operator/.1_Pipeline_VITIS_LOOP_104_3 operator/.1 operator/.2_Pipeline_VITIS_LOOP_215_1 operator/.2_Pipeline_VITIS_LOOP_84_1 operator/.2_Pipeline_VITIS_LOOP_92_2 operator/.2_Pipeline_VITIS_LOOP_104_3 operator/.2 main_Pipeline_VITIS_LOOP_362_1 main_Pipeline_VITIS_LOOP_169_172 main_Pipeline_VITIS_LOOP_187_173 main_Pipeline_VITIS_LOOP_84_174 main_Pipeline_VITIS_LOOP_92_275 main_Pipeline_VITIS_LOOP_104_376 main_Pipeline_VITIS_LOOP_84_177 main_Pipeline_VITIS_LOOP_92_278 main_Pipeline_VITIS_LOOP_104_379 main_Pipeline_VITIS_LOOP_44_1 _sum.2_Pipeline_VITIS_LOOP_84_1 _sum.2_Pipeline_VITIS_LOOP_92_2 _sum.2_Pipeline_VITIS_LOOP_104_3 _sum.2 operator+.3 main
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_1 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_21_125 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_125 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_21_125 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_21_126 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_126 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_21_126 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_21_127 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_127 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_21_127 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_21_128 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_128 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_21_128 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_21_129 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_129 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_21_129 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_21_130 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_130 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_21_130 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_21_131 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_131 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_21_131 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_21_132 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_132 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_21_132 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_21_133 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_133 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_21_133 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_21_134 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_134 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_21_134 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_21_135 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_135 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_21_135 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_45_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_45_1 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_45_1 
INFO-FLOW: Configuring Module : sqrt ...
Execute       set_default_model sqrt 
Execute       apply_spec_resource_limit sqrt 
INFO-FLOW: Configuring Module : _sum_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit _sum_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : _sum_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit _sum_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : _sum_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit _sum_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : _sum ...
Execute       set_default_model _sum 
Execute       apply_spec_resource_limit _sum 
INFO-FLOW: Configuring Module : operator+ ...
Execute       set_default_model operator+ 
Execute       apply_spec_resource_limit operator+ 
INFO-FLOW: Configuring Module : _sum.1_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit _sum.1_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : _sum.1_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit _sum.1_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : _sum.1_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit _sum.1_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : _sum.1 ...
Execute       set_default_model _sum.1 
Execute       apply_spec_resource_limit _sum.1 
INFO-FLOW: Configuring Module : operator+.2_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit operator+.2_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : operator+.2_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit operator+.2_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : operator+.2_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit operator+.2_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : operator+.2 ...
Execute       set_default_model operator+.2 
Execute       apply_spec_resource_limit operator+.2 
INFO-FLOW: Configuring Module : mul_body_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit mul_body_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : mul_body_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit mul_body_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : mul_body_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit mul_body_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : mul_body ...
Execute       set_default_model mul_body 
Execute       apply_spec_resource_limit mul_body 
INFO-FLOW: Configuring Module : _mul ...
Execute       set_default_model _mul 
Execute       apply_spec_resource_limit _mul 
INFO-FLOW: Configuring Module : _mul.161 ...
Execute       set_default_model _mul.161 
Execute       apply_spec_resource_limit _mul.161 
INFO-FLOW: Configuring Module : operator/.1.1_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator/.1.1_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit operator/.1.1_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : operator/.1.1_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator/.1.1_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit operator/.1.1_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : operator/.1.1_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator/.1.1_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit operator/.1.1_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : operator/.1.1 ...
Execute       set_default_model operator/.1.1 
Execute       apply_spec_resource_limit operator/.1.1 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_53_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_53_1 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_53_1 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_458_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_458_1 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_458_1 
INFO-FLOW: Configuring Module : operator+.1_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator+.1_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit operator+.1_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : operator+.1_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator+.1_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit operator+.1_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : operator+.1_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator+.1_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit operator+.1_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : operator+.1_Pipeline_VITIS_LOOP_627_1 ...
Execute       set_default_model operator+.1_Pipeline_VITIS_LOOP_627_1 
Execute       apply_spec_resource_limit operator+.1_Pipeline_VITIS_LOOP_627_1 
INFO-FLOW: Configuring Module : operator+.1_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model operator+.1_Pipeline_VITIS_LOOP_21_1 
Execute       apply_spec_resource_limit operator+.1_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Configuring Module : operator+.1 ...
Execute       set_default_model operator+.1 
Execute       apply_spec_resource_limit operator+.1 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : operator/.1.2_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator/.1.2_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit operator/.1.2_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : operator/.1.2_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator/.1.2_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit operator/.1.2_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : operator/.1.2_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator/.1.2_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit operator/.1.2_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : operator/.1.2 ...
Execute       set_default_model operator/.1.2 
Execute       apply_spec_resource_limit operator/.1.2 
INFO-FLOW: Configuring Module : operator/_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit operator/_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : operator/_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit operator/_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : operator/_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit operator/_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : operator/ ...
Execute       set_default_model operator/ 
Execute       apply_spec_resource_limit operator/ 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_68_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_68_1 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_68_1 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_497_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_497_1 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_497_1 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_311_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_311_1 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_311_1 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_315_2 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_315_2 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_315_2 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_84_136 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_136 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_84_136 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_92_237 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_237 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_92_237 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_104_338 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_338 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_104_338 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_311_139 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_311_139 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_311_139 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_315_240 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_315_240 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_315_240 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_84_141 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_141 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_84_141 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_92_242 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_242 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_92_242 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_104_343 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_343 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_104_343 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_169_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_169_1 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_169_1 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_187_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_187_1 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_187_1 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_84_144 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_144 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_84_144 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_92_245 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_245 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_92_245 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_104_346 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_346 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_104_346 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_215_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_215_1 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_215_1 
INFO-FLOW: Configuring Module : _mul.1 ...
Execute       set_default_model _mul.1 
Execute       apply_spec_resource_limit _mul.1 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_84_147 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_147 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_84_147 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_92_248 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_248 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_92_248 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_104_349 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_349 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_104_349 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_84_150 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_150 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_84_150 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_92_251 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_251 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_92_251 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_104_352 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_352 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_104_352 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_627_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_627_1 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_627_1 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_84_153 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_153 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_84_153 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_92_254 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_254 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_92_254 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_104_355 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_355 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_104_355 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_627_156 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_627_156 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_627_156 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_84_157 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_157 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_84_157 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_92_258 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_258 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_92_258 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_104_359 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_359 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_104_359 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_84_160 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_160 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_84_160 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_92_261 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_261 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_92_261 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_104_362 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_362 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_104_362 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_21_163 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_163 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_21_163 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_21_164 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_164 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_21_164 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_21_165 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_165 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_21_165 
INFO-FLOW: Configuring Module : mul_body.1_Pipeline_VITIS_LOOP_169_1 ...
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_169_1 
Execute       apply_spec_resource_limit mul_body.1_Pipeline_VITIS_LOOP_169_1 
INFO-FLOW: Configuring Module : mul_body.1_Pipeline_VITIS_LOOP_187_1 ...
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_187_1 
Execute       apply_spec_resource_limit mul_body.1_Pipeline_VITIS_LOOP_187_1 
INFO-FLOW: Configuring Module : mul_body.1_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_21_1 
Execute       apply_spec_resource_limit mul_body.1_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Configuring Module : mul_body.1_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit mul_body.1_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : mul_body.1_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit mul_body.1_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : mul_body.1_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit mul_body.1_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : mul_body.1 ...
Execute       set_default_model mul_body.1 
Execute       apply_spec_resource_limit mul_body.1 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_169_166 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_169_166 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_169_166 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_187_167 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_187_167 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_187_167 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_84_168 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_168 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_84_168 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_92_269 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_269 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_92_269 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_104_370 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_370 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_104_370 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_21_171 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_171 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_21_171 
INFO-FLOW: Configuring Module : operator/.1_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_21_1 
Execute       apply_spec_resource_limit operator/.1_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Configuring Module : operator/.1_Pipeline_VITIS_LOOP_791_1 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_791_1 
Execute       apply_spec_resource_limit operator/.1_Pipeline_VITIS_LOOP_791_1 
INFO-FLOW: Configuring Module : operator/.1_Pipeline_VITIS_LOOP_34_1 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_34_1 
Execute       apply_spec_resource_limit operator/.1_Pipeline_VITIS_LOOP_34_1 
INFO-FLOW: Configuring Module : operator/.1_Pipeline_VITIS_LOOP_169_1 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_169_1 
Execute       apply_spec_resource_limit operator/.1_Pipeline_VITIS_LOOP_169_1 
INFO-FLOW: Configuring Module : operator/.1_Pipeline_VITIS_LOOP_187_1 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_187_1 
Execute       apply_spec_resource_limit operator/.1_Pipeline_VITIS_LOOP_187_1 
INFO-FLOW: Configuring Module : operator/.1_Pipeline_VITIS_LOOP_169_123 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_169_123 
Execute       apply_spec_resource_limit operator/.1_Pipeline_VITIS_LOOP_169_123 
INFO-FLOW: Configuring Module : operator/.1_Pipeline_VITIS_LOOP_187_124 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_187_124 
Execute       apply_spec_resource_limit operator/.1_Pipeline_VITIS_LOOP_187_124 
INFO-FLOW: Configuring Module : operator/.1_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit operator/.1_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : operator/.1_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit operator/.1_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : operator/.1_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit operator/.1_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : operator/.1 ...
Execute       set_default_model operator/.1 
Execute       apply_spec_resource_limit operator/.1 
INFO-FLOW: Configuring Module : operator/.2_Pipeline_VITIS_LOOP_215_1 ...
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_215_1 
Execute       apply_spec_resource_limit operator/.2_Pipeline_VITIS_LOOP_215_1 
INFO-FLOW: Configuring Module : operator/.2_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit operator/.2_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : operator/.2_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit operator/.2_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : operator/.2_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit operator/.2_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : operator/.2 ...
Execute       set_default_model operator/.2 
Execute       apply_spec_resource_limit operator/.2 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_362_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_362_1 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_362_1 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_169_172 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_169_172 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_169_172 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_187_173 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_187_173 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_187_173 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_84_174 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_174 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_84_174 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_92_275 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_275 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_92_275 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_104_376 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_376 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_104_376 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_84_177 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_177 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_84_177 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_92_278 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_278 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_92_278 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_104_379 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_379 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_104_379 
INFO-FLOW: Configuring Module : main_Pipeline_VITIS_LOOP_44_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_44_1 
Execute       apply_spec_resource_limit main_Pipeline_VITIS_LOOP_44_1 
INFO-FLOW: Configuring Module : _sum.2_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model _sum.2_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit _sum.2_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : _sum.2_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model _sum.2_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit _sum.2_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : _sum.2_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model _sum.2_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit _sum.2_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : _sum.2 ...
Execute       set_default_model _sum.2 
Execute       apply_spec_resource_limit _sum.2 
INFO-FLOW: Configuring Module : operator+.3 ...
Execute       set_default_model operator+.3 
Execute       apply_spec_resource_limit operator+.3 
INFO-FLOW: Configuring Module : main ...
Execute       set_default_model main 
Execute       apply_spec_resource_limit main 
INFO-FLOW: Model list for preprocess: main_Pipeline_VITIS_LOOP_21_1 main_Pipeline_VITIS_LOOP_21_125 main_Pipeline_VITIS_LOOP_21_126 main_Pipeline_VITIS_LOOP_21_127 main_Pipeline_VITIS_LOOP_21_128 main_Pipeline_VITIS_LOOP_21_129 main_Pipeline_VITIS_LOOP_21_130 main_Pipeline_VITIS_LOOP_21_131 main_Pipeline_VITIS_LOOP_21_132 main_Pipeline_VITIS_LOOP_21_133 main_Pipeline_VITIS_LOOP_21_134 main_Pipeline_VITIS_LOOP_21_135 main_Pipeline_VITIS_LOOP_45_1 sqrt _sum_Pipeline_VITIS_LOOP_84_1 _sum_Pipeline_VITIS_LOOP_92_2 _sum_Pipeline_VITIS_LOOP_104_3 _sum operator+ _sum.1_Pipeline_VITIS_LOOP_84_1 _sum.1_Pipeline_VITIS_LOOP_92_2 _sum.1_Pipeline_VITIS_LOOP_104_3 _sum.1 operator+.2_Pipeline_VITIS_LOOP_84_1 operator+.2_Pipeline_VITIS_LOOP_92_2 operator+.2_Pipeline_VITIS_LOOP_104_3 operator+.2 mul_body_Pipeline_VITIS_LOOP_84_1 mul_body_Pipeline_VITIS_LOOP_92_2 mul_body_Pipeline_VITIS_LOOP_104_3 mul_body _mul _mul.161 operator/.1.1_Pipeline_VITIS_LOOP_84_1 operator/.1.1_Pipeline_VITIS_LOOP_92_2 operator/.1.1_Pipeline_VITIS_LOOP_104_3 operator/.1.1 main_Pipeline_VITIS_LOOP_53_1 main_Pipeline_VITIS_LOOP_458_1 operator+.1_Pipeline_VITIS_LOOP_84_1 operator+.1_Pipeline_VITIS_LOOP_92_2 operator+.1_Pipeline_VITIS_LOOP_104_3 operator+.1_Pipeline_VITIS_LOOP_627_1 operator+.1_Pipeline_VITIS_LOOP_21_1 operator+.1 main_Pipeline_VITIS_LOOP_84_1 main_Pipeline_VITIS_LOOP_92_2 main_Pipeline_VITIS_LOOP_104_3 operator/.1.2_Pipeline_VITIS_LOOP_84_1 operator/.1.2_Pipeline_VITIS_LOOP_92_2 operator/.1.2_Pipeline_VITIS_LOOP_104_3 operator/.1.2 operator/_Pipeline_VITIS_LOOP_84_1 operator/_Pipeline_VITIS_LOOP_92_2 operator/_Pipeline_VITIS_LOOP_104_3 operator/ main_Pipeline_VITIS_LOOP_68_1 main_Pipeline_VITIS_LOOP_497_1 main_Pipeline_VITIS_LOOP_311_1 main_Pipeline_VITIS_LOOP_315_2 main_Pipeline_VITIS_LOOP_84_136 main_Pipeline_VITIS_LOOP_92_237 main_Pipeline_VITIS_LOOP_104_338 main_Pipeline_VITIS_LOOP_311_139 main_Pipeline_VITIS_LOOP_315_240 main_Pipeline_VITIS_LOOP_84_141 main_Pipeline_VITIS_LOOP_92_242 main_Pipeline_VITIS_LOOP_104_343 main_Pipeline_VITIS_LOOP_169_1 main_Pipeline_VITIS_LOOP_187_1 main_Pipeline_VITIS_LOOP_84_144 main_Pipeline_VITIS_LOOP_92_245 main_Pipeline_VITIS_LOOP_104_346 main_Pipeline_VITIS_LOOP_215_1 _mul.1 main_Pipeline_VITIS_LOOP_84_147 main_Pipeline_VITIS_LOOP_92_248 main_Pipeline_VITIS_LOOP_104_349 main_Pipeline_VITIS_LOOP_84_150 main_Pipeline_VITIS_LOOP_92_251 main_Pipeline_VITIS_LOOP_104_352 main_Pipeline_VITIS_LOOP_627_1 main_Pipeline_VITIS_LOOP_84_153 main_Pipeline_VITIS_LOOP_92_254 main_Pipeline_VITIS_LOOP_104_355 main_Pipeline_VITIS_LOOP_627_156 main_Pipeline_VITIS_LOOP_84_157 main_Pipeline_VITIS_LOOP_92_258 main_Pipeline_VITIS_LOOP_104_359 main_Pipeline_VITIS_LOOP_84_160 main_Pipeline_VITIS_LOOP_92_261 main_Pipeline_VITIS_LOOP_104_362 main_Pipeline_VITIS_LOOP_21_163 main_Pipeline_VITIS_LOOP_21_164 main_Pipeline_VITIS_LOOP_21_165 mul_body.1_Pipeline_VITIS_LOOP_169_1 mul_body.1_Pipeline_VITIS_LOOP_187_1 mul_body.1_Pipeline_VITIS_LOOP_21_1 mul_body.1_Pipeline_VITIS_LOOP_84_1 mul_body.1_Pipeline_VITIS_LOOP_92_2 mul_body.1_Pipeline_VITIS_LOOP_104_3 mul_body.1 main_Pipeline_VITIS_LOOP_169_166 main_Pipeline_VITIS_LOOP_187_167 main_Pipeline_VITIS_LOOP_84_168 main_Pipeline_VITIS_LOOP_92_269 main_Pipeline_VITIS_LOOP_104_370 main_Pipeline_VITIS_LOOP_21_171 operator/.1_Pipeline_VITIS_LOOP_21_1 operator/.1_Pipeline_VITIS_LOOP_791_1 operator/.1_Pipeline_VITIS_LOOP_34_1 operator/.1_Pipeline_VITIS_LOOP_169_1 operator/.1_Pipeline_VITIS_LOOP_187_1 operator/.1_Pipeline_VITIS_LOOP_169_123 operator/.1_Pipeline_VITIS_LOOP_187_124 operator/.1_Pipeline_VITIS_LOOP_84_1 operator/.1_Pipeline_VITIS_LOOP_92_2 operator/.1_Pipeline_VITIS_LOOP_104_3 operator/.1 operator/.2_Pipeline_VITIS_LOOP_215_1 operator/.2_Pipeline_VITIS_LOOP_84_1 operator/.2_Pipeline_VITIS_LOOP_92_2 operator/.2_Pipeline_VITIS_LOOP_104_3 operator/.2 main_Pipeline_VITIS_LOOP_362_1 main_Pipeline_VITIS_LOOP_169_172 main_Pipeline_VITIS_LOOP_187_173 main_Pipeline_VITIS_LOOP_84_174 main_Pipeline_VITIS_LOOP_92_275 main_Pipeline_VITIS_LOOP_104_376 main_Pipeline_VITIS_LOOP_84_177 main_Pipeline_VITIS_LOOP_92_278 main_Pipeline_VITIS_LOOP_104_379 main_Pipeline_VITIS_LOOP_44_1 _sum.2_Pipeline_VITIS_LOOP_84_1 _sum.2_Pipeline_VITIS_LOOP_92_2 _sum.2_Pipeline_VITIS_LOOP_104_3 _sum.2 operator+.3 main
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_1 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_21_125 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_125 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_21_125 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_125 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_21_126 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_126 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_21_126 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_126 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_21_127 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_127 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_21_127 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_127 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_21_128 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_128 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_21_128 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_128 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_21_129 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_129 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_21_129 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_129 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_21_130 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_130 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_21_130 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_130 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_21_131 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_131 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_21_131 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_131 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_21_132 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_132 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_21_132 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_132 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_21_133 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_133 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_21_133 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_133 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_21_134 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_134 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_21_134 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_134 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_21_135 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_135 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_21_135 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_135 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_45_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_45_1 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_45_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_45_1 
INFO-FLOW: Preprocessing Module: sqrt ...
Execute       set_default_model sqrt 
Execute       cdfg_preprocess -model sqrt 
Execute       rtl_gen_preprocess sqrt 
INFO-FLOW: Preprocessing Module: _sum_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model _sum_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess _sum_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: _sum_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model _sum_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess _sum_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: _sum_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model _sum_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess _sum_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: _sum ...
Execute       set_default_model _sum 
Execute       cdfg_preprocess -model _sum 
Execute       rtl_gen_preprocess _sum 
INFO-FLOW: Preprocessing Module: operator+ ...
Execute       set_default_model operator+ 
Execute       cdfg_preprocess -model operator+ 
Execute       rtl_gen_preprocess operator+ 
INFO-FLOW: Preprocessing Module: _sum.1_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model _sum.1_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess _sum.1_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: _sum.1_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model _sum.1_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess _sum.1_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: _sum.1_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model _sum.1_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess _sum.1_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: _sum.1 ...
Execute       set_default_model _sum.1 
Execute       cdfg_preprocess -model _sum.1 
Execute       rtl_gen_preprocess _sum.1 
INFO-FLOW: Preprocessing Module: operator+.2_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model operator+.2_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator+.2_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: operator+.2_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model operator+.2_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator+.2_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: operator+.2_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model operator+.2_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator+.2_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: operator+.2 ...
Execute       set_default_model operator+.2 
Execute       cdfg_preprocess -model operator+.2 
Execute       rtl_gen_preprocess operator+.2 
INFO-FLOW: Preprocessing Module: mul_body_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model mul_body_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess mul_body_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: mul_body_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model mul_body_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess mul_body_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: mul_body_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model mul_body_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess mul_body_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: mul_body ...
Execute       set_default_model mul_body 
Execute       cdfg_preprocess -model mul_body 
Execute       rtl_gen_preprocess mul_body 
INFO-FLOW: Preprocessing Module: _mul ...
Execute       set_default_model _mul 
Execute       cdfg_preprocess -model _mul 
Execute       rtl_gen_preprocess _mul 
INFO-FLOW: Preprocessing Module: _mul.161 ...
Execute       set_default_model _mul.161 
Execute       cdfg_preprocess -model _mul.161 
Execute       rtl_gen_preprocess _mul.161 
INFO-FLOW: Preprocessing Module: operator/.1.1_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator/.1.1_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model operator/.1.1_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator/.1.1_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: operator/.1.1_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator/.1.1_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model operator/.1.1_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator/.1.1_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: operator/.1.1_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator/.1.1_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model operator/.1.1_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator/.1.1_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: operator/.1.1 ...
Execute       set_default_model operator/.1.1 
Execute       cdfg_preprocess -model operator/.1.1 
Execute       rtl_gen_preprocess operator/.1.1 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_53_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_53_1 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_53_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_53_1 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_458_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_458_1 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_458_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_458_1 
INFO-FLOW: Preprocessing Module: operator+.1_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator+.1_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model operator+.1_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator+.1_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: operator+.1_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator+.1_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model operator+.1_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator+.1_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: operator+.1_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator+.1_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model operator+.1_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator+.1_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: operator+.1_Pipeline_VITIS_LOOP_627_1 ...
Execute       set_default_model operator+.1_Pipeline_VITIS_LOOP_627_1 
Execute       cdfg_preprocess -model operator+.1_Pipeline_VITIS_LOOP_627_1 
Execute       rtl_gen_preprocess operator+.1_Pipeline_VITIS_LOOP_627_1 
INFO-FLOW: Preprocessing Module: operator+.1_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model operator+.1_Pipeline_VITIS_LOOP_21_1 
Execute       cdfg_preprocess -model operator+.1_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess operator+.1_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Preprocessing Module: operator+.1 ...
Execute       set_default_model operator+.1 
Execute       cdfg_preprocess -model operator+.1 
Execute       rtl_gen_preprocess operator+.1 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: operator/.1.2_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator/.1.2_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model operator/.1.2_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator/.1.2_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: operator/.1.2_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator/.1.2_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model operator/.1.2_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator/.1.2_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: operator/.1.2_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator/.1.2_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model operator/.1.2_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator/.1.2_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: operator/.1.2 ...
Execute       set_default_model operator/.1.2 
Execute       cdfg_preprocess -model operator/.1.2 
Execute       rtl_gen_preprocess operator/.1.2 
INFO-FLOW: Preprocessing Module: operator/_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model operator/_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator/_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: operator/_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model operator/_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator/_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: operator/_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model operator/_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator/_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: operator/ ...
Execute       set_default_model operator/ 
Execute       cdfg_preprocess -model operator/ 
Execute       rtl_gen_preprocess operator/ 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_68_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_68_1 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_68_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_68_1 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_497_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_497_1 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_497_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_497_1 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_311_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_311_1 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_311_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_311_1 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_315_2 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_315_2 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_315_2 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_315_2 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_84_136 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_136 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_84_136 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_136 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_92_237 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_237 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_92_237 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_237 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_104_338 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_338 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_104_338 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_338 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_311_139 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_311_139 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_311_139 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_311_139 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_315_240 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_315_240 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_315_240 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_315_240 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_84_141 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_141 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_84_141 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_141 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_92_242 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_242 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_92_242 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_242 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_104_343 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_343 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_104_343 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_343 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_169_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_169_1 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_169_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_169_1 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_187_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_187_1 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_187_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_187_1 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_84_144 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_144 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_84_144 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_144 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_92_245 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_245 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_92_245 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_245 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_104_346 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_346 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_104_346 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_346 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_215_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_215_1 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_215_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_215_1 
INFO-FLOW: Preprocessing Module: _mul.1 ...
Execute       set_default_model _mul.1 
Execute       cdfg_preprocess -model _mul.1 
Execute       rtl_gen_preprocess _mul.1 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_84_147 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_147 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_84_147 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_147 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_92_248 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_248 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_92_248 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_248 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_104_349 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_349 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_104_349 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_349 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_84_150 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_150 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_84_150 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_150 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_92_251 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_251 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_92_251 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_251 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_104_352 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_352 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_104_352 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_352 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_627_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_627_1 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_627_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_627_1 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_84_153 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_153 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_84_153 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_153 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_92_254 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_254 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_92_254 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_254 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_104_355 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_355 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_104_355 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_355 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_627_156 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_627_156 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_627_156 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_627_156 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_84_157 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_157 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_84_157 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_157 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_92_258 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_258 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_92_258 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_258 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_104_359 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_359 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_104_359 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_359 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_84_160 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_160 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_84_160 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_160 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_92_261 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_261 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_92_261 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_261 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_104_362 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_362 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_104_362 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_362 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_21_163 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_163 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_21_163 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_163 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_21_164 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_164 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_21_164 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_164 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_21_165 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_165 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_21_165 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_165 
INFO-FLOW: Preprocessing Module: mul_body.1_Pipeline_VITIS_LOOP_169_1 ...
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_169_1 
Execute       cdfg_preprocess -model mul_body.1_Pipeline_VITIS_LOOP_169_1 
Execute       rtl_gen_preprocess mul_body.1_Pipeline_VITIS_LOOP_169_1 
INFO-FLOW: Preprocessing Module: mul_body.1_Pipeline_VITIS_LOOP_187_1 ...
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_187_1 
Execute       cdfg_preprocess -model mul_body.1_Pipeline_VITIS_LOOP_187_1 
Execute       rtl_gen_preprocess mul_body.1_Pipeline_VITIS_LOOP_187_1 
INFO-FLOW: Preprocessing Module: mul_body.1_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_21_1 
Execute       cdfg_preprocess -model mul_body.1_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess mul_body.1_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Preprocessing Module: mul_body.1_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model mul_body.1_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess mul_body.1_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: mul_body.1_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model mul_body.1_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess mul_body.1_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: mul_body.1_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model mul_body.1_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess mul_body.1_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: mul_body.1 ...
Execute       set_default_model mul_body.1 
Execute       cdfg_preprocess -model mul_body.1 
Execute       rtl_gen_preprocess mul_body.1 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_169_166 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_169_166 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_169_166 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_169_166 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_187_167 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_187_167 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_187_167 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_187_167 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_84_168 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_168 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_84_168 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_168 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_92_269 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_269 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_92_269 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_269 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_104_370 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_370 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_104_370 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_370 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_21_171 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_171 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_21_171 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_171 
INFO-FLOW: Preprocessing Module: operator/.1_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_21_1 
Execute       cdfg_preprocess -model operator/.1_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Preprocessing Module: operator/.1_Pipeline_VITIS_LOOP_791_1 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_791_1 
Execute       cdfg_preprocess -model operator/.1_Pipeline_VITIS_LOOP_791_1 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_791_1 
INFO-FLOW: Preprocessing Module: operator/.1_Pipeline_VITIS_LOOP_34_1 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_34_1 
Execute       cdfg_preprocess -model operator/.1_Pipeline_VITIS_LOOP_34_1 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_34_1 
INFO-FLOW: Preprocessing Module: operator/.1_Pipeline_VITIS_LOOP_169_1 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_169_1 
Execute       cdfg_preprocess -model operator/.1_Pipeline_VITIS_LOOP_169_1 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_169_1 
INFO-FLOW: Preprocessing Module: operator/.1_Pipeline_VITIS_LOOP_187_1 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_187_1 
Execute       cdfg_preprocess -model operator/.1_Pipeline_VITIS_LOOP_187_1 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_187_1 
INFO-FLOW: Preprocessing Module: operator/.1_Pipeline_VITIS_LOOP_169_123 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_169_123 
Execute       cdfg_preprocess -model operator/.1_Pipeline_VITIS_LOOP_169_123 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_169_123 
INFO-FLOW: Preprocessing Module: operator/.1_Pipeline_VITIS_LOOP_187_124 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_187_124 
Execute       cdfg_preprocess -model operator/.1_Pipeline_VITIS_LOOP_187_124 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_187_124 
INFO-FLOW: Preprocessing Module: operator/.1_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model operator/.1_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: operator/.1_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model operator/.1_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: operator/.1_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model operator/.1_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: operator/.1 ...
Execute       set_default_model operator/.1 
Execute       cdfg_preprocess -model operator/.1 
Execute       rtl_gen_preprocess operator/.1 
INFO-FLOW: Preprocessing Module: operator/.2_Pipeline_VITIS_LOOP_215_1 ...
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_215_1 
Execute       cdfg_preprocess -model operator/.2_Pipeline_VITIS_LOOP_215_1 
Execute       rtl_gen_preprocess operator/.2_Pipeline_VITIS_LOOP_215_1 
INFO-FLOW: Preprocessing Module: operator/.2_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model operator/.2_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator/.2_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: operator/.2_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model operator/.2_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator/.2_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: operator/.2_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model operator/.2_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator/.2_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: operator/.2 ...
Execute       set_default_model operator/.2 
Execute       cdfg_preprocess -model operator/.2 
Execute       rtl_gen_preprocess operator/.2 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_362_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_362_1 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_362_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_362_1 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_169_172 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_169_172 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_169_172 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_169_172 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_187_173 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_187_173 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_187_173 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_187_173 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_84_174 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_174 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_84_174 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_174 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_92_275 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_275 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_92_275 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_275 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_104_376 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_376 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_104_376 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_376 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_84_177 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_177 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_84_177 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_177 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_92_278 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_278 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_92_278 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_278 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_104_379 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_379 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_104_379 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_379 
INFO-FLOW: Preprocessing Module: main_Pipeline_VITIS_LOOP_44_1 ...
Execute       set_default_model main_Pipeline_VITIS_LOOP_44_1 
Execute       cdfg_preprocess -model main_Pipeline_VITIS_LOOP_44_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_44_1 
INFO-FLOW: Preprocessing Module: _sum.2_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model _sum.2_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model _sum.2_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess _sum.2_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: _sum.2_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model _sum.2_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model _sum.2_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess _sum.2_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: _sum.2_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model _sum.2_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model _sum.2_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess _sum.2_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: _sum.2 ...
Execute       set_default_model _sum.2 
Execute       cdfg_preprocess -model _sum.2 
Execute       rtl_gen_preprocess _sum.2 
INFO-FLOW: Preprocessing Module: operator+.3 ...
Execute       set_default_model operator+.3 
Execute       cdfg_preprocess -model operator+.3 
Execute       rtl_gen_preprocess operator+.3 
INFO-FLOW: Preprocessing Module: main ...
Execute       set_default_model main 
Execute       cdfg_preprocess -model main 
Command       cdfg_preprocess done; 0.14 sec.
Execute       rtl_gen_preprocess main 
INFO-FLOW: Model list for synthesis: main_Pipeline_VITIS_LOOP_21_1 main_Pipeline_VITIS_LOOP_21_125 main_Pipeline_VITIS_LOOP_21_126 main_Pipeline_VITIS_LOOP_21_127 main_Pipeline_VITIS_LOOP_21_128 main_Pipeline_VITIS_LOOP_21_129 main_Pipeline_VITIS_LOOP_21_130 main_Pipeline_VITIS_LOOP_21_131 main_Pipeline_VITIS_LOOP_21_132 main_Pipeline_VITIS_LOOP_21_133 main_Pipeline_VITIS_LOOP_21_134 main_Pipeline_VITIS_LOOP_21_135 main_Pipeline_VITIS_LOOP_45_1 sqrt _sum_Pipeline_VITIS_LOOP_84_1 _sum_Pipeline_VITIS_LOOP_92_2 _sum_Pipeline_VITIS_LOOP_104_3 _sum operator+ _sum.1_Pipeline_VITIS_LOOP_84_1 _sum.1_Pipeline_VITIS_LOOP_92_2 _sum.1_Pipeline_VITIS_LOOP_104_3 _sum.1 operator+.2_Pipeline_VITIS_LOOP_84_1 operator+.2_Pipeline_VITIS_LOOP_92_2 operator+.2_Pipeline_VITIS_LOOP_104_3 operator+.2 mul_body_Pipeline_VITIS_LOOP_84_1 mul_body_Pipeline_VITIS_LOOP_92_2 mul_body_Pipeline_VITIS_LOOP_104_3 mul_body _mul _mul.161 operator/.1.1_Pipeline_VITIS_LOOP_84_1 operator/.1.1_Pipeline_VITIS_LOOP_92_2 operator/.1.1_Pipeline_VITIS_LOOP_104_3 operator/.1.1 main_Pipeline_VITIS_LOOP_53_1 main_Pipeline_VITIS_LOOP_458_1 operator+.1_Pipeline_VITIS_LOOP_84_1 operator+.1_Pipeline_VITIS_LOOP_92_2 operator+.1_Pipeline_VITIS_LOOP_104_3 operator+.1_Pipeline_VITIS_LOOP_627_1 operator+.1_Pipeline_VITIS_LOOP_21_1 operator+.1 main_Pipeline_VITIS_LOOP_84_1 main_Pipeline_VITIS_LOOP_92_2 main_Pipeline_VITIS_LOOP_104_3 operator/.1.2_Pipeline_VITIS_LOOP_84_1 operator/.1.2_Pipeline_VITIS_LOOP_92_2 operator/.1.2_Pipeline_VITIS_LOOP_104_3 operator/.1.2 operator/_Pipeline_VITIS_LOOP_84_1 operator/_Pipeline_VITIS_LOOP_92_2 operator/_Pipeline_VITIS_LOOP_104_3 operator/ main_Pipeline_VITIS_LOOP_68_1 main_Pipeline_VITIS_LOOP_497_1 main_Pipeline_VITIS_LOOP_311_1 main_Pipeline_VITIS_LOOP_315_2 main_Pipeline_VITIS_LOOP_84_136 main_Pipeline_VITIS_LOOP_92_237 main_Pipeline_VITIS_LOOP_104_338 main_Pipeline_VITIS_LOOP_311_139 main_Pipeline_VITIS_LOOP_315_240 main_Pipeline_VITIS_LOOP_84_141 main_Pipeline_VITIS_LOOP_92_242 main_Pipeline_VITIS_LOOP_104_343 main_Pipeline_VITIS_LOOP_169_1 main_Pipeline_VITIS_LOOP_187_1 main_Pipeline_VITIS_LOOP_84_144 main_Pipeline_VITIS_LOOP_92_245 main_Pipeline_VITIS_LOOP_104_346 main_Pipeline_VITIS_LOOP_215_1 _mul.1 main_Pipeline_VITIS_LOOP_84_147 main_Pipeline_VITIS_LOOP_92_248 main_Pipeline_VITIS_LOOP_104_349 main_Pipeline_VITIS_LOOP_84_150 main_Pipeline_VITIS_LOOP_92_251 main_Pipeline_VITIS_LOOP_104_352 main_Pipeline_VITIS_LOOP_627_1 main_Pipeline_VITIS_LOOP_84_153 main_Pipeline_VITIS_LOOP_92_254 main_Pipeline_VITIS_LOOP_104_355 main_Pipeline_VITIS_LOOP_627_156 main_Pipeline_VITIS_LOOP_84_157 main_Pipeline_VITIS_LOOP_92_258 main_Pipeline_VITIS_LOOP_104_359 main_Pipeline_VITIS_LOOP_84_160 main_Pipeline_VITIS_LOOP_92_261 main_Pipeline_VITIS_LOOP_104_362 main_Pipeline_VITIS_LOOP_21_163 main_Pipeline_VITIS_LOOP_21_164 main_Pipeline_VITIS_LOOP_21_165 mul_body.1_Pipeline_VITIS_LOOP_169_1 mul_body.1_Pipeline_VITIS_LOOP_187_1 mul_body.1_Pipeline_VITIS_LOOP_21_1 mul_body.1_Pipeline_VITIS_LOOP_84_1 mul_body.1_Pipeline_VITIS_LOOP_92_2 mul_body.1_Pipeline_VITIS_LOOP_104_3 mul_body.1 main_Pipeline_VITIS_LOOP_169_166 main_Pipeline_VITIS_LOOP_187_167 main_Pipeline_VITIS_LOOP_84_168 main_Pipeline_VITIS_LOOP_92_269 main_Pipeline_VITIS_LOOP_104_370 main_Pipeline_VITIS_LOOP_21_171 operator/.1_Pipeline_VITIS_LOOP_21_1 operator/.1_Pipeline_VITIS_LOOP_791_1 operator/.1_Pipeline_VITIS_LOOP_34_1 operator/.1_Pipeline_VITIS_LOOP_169_1 operator/.1_Pipeline_VITIS_LOOP_187_1 operator/.1_Pipeline_VITIS_LOOP_169_123 operator/.1_Pipeline_VITIS_LOOP_187_124 operator/.1_Pipeline_VITIS_LOOP_84_1 operator/.1_Pipeline_VITIS_LOOP_92_2 operator/.1_Pipeline_VITIS_LOOP_104_3 operator/.1 operator/.2_Pipeline_VITIS_LOOP_215_1 operator/.2_Pipeline_VITIS_LOOP_84_1 operator/.2_Pipeline_VITIS_LOOP_92_2 operator/.2_Pipeline_VITIS_LOOP_104_3 operator/.2 main_Pipeline_VITIS_LOOP_362_1 main_Pipeline_VITIS_LOOP_169_172 main_Pipeline_VITIS_LOOP_187_173 main_Pipeline_VITIS_LOOP_84_174 main_Pipeline_VITIS_LOOP_92_275 main_Pipeline_VITIS_LOOP_104_376 main_Pipeline_VITIS_LOOP_84_177 main_Pipeline_VITIS_LOOP_92_278 main_Pipeline_VITIS_LOOP_104_379 main_Pipeline_VITIS_LOOP_44_1 _sum.2_Pipeline_VITIS_LOOP_84_1 _sum.2_Pipeline_VITIS_LOOP_92_2 _sum.2_Pipeline_VITIS_LOOP_104_3 _sum.2 operator+.3 main
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_1 
Execute       schedule -model main_Pipeline_VITIS_LOOP_21_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.806 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_1.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_21_1.
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_1 
Execute       bind -model main_Pipeline_VITIS_LOOP_21_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.806 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_1.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_21_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_125 
Execute       schedule -model main_Pipeline_VITIS_LOOP_21_125 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.807 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_125.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_125.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_21_125.
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_125 
Execute       bind -model main_Pipeline_VITIS_LOOP_21_125 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.807 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_125.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_125.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_21_125.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_126 
Execute       schedule -model main_Pipeline_VITIS_LOOP_21_126 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.807 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_126.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_126.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_21_126.
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_126 
Execute       bind -model main_Pipeline_VITIS_LOOP_21_126 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.807 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_126.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_126.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_21_126.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_127 
Execute       schedule -model main_Pipeline_VITIS_LOOP_21_127 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.808 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_127.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_127.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_21_127.
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_127 
Execute       bind -model main_Pipeline_VITIS_LOOP_21_127 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.808 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_127.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_127.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_21_127.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_128 
Execute       schedule -model main_Pipeline_VITIS_LOOP_21_128 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.808 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_128.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_128.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_21_128.
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_128 
Execute       bind -model main_Pipeline_VITIS_LOOP_21_128 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.808 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_128.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_128.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_21_128.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_129 
Execute       schedule -model main_Pipeline_VITIS_LOOP_21_129 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.808 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_129.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_129.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_21_129.
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_129 
Execute       bind -model main_Pipeline_VITIS_LOOP_21_129 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.808 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_129.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_129.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_21_129.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_130 
Execute       schedule -model main_Pipeline_VITIS_LOOP_21_130 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.808 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_130.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_130.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_21_130.
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_130 
Execute       bind -model main_Pipeline_VITIS_LOOP_21_130 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.808 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_130.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_130.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_21_130.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_131 
Execute       schedule -model main_Pipeline_VITIS_LOOP_21_131 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.809 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_131.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_131.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_21_131.
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_131 
Execute       bind -model main_Pipeline_VITIS_LOOP_21_131 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.809 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_131.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_131.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_21_131.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_132 
Execute       schedule -model main_Pipeline_VITIS_LOOP_21_132 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.809 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_132.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_132.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_21_132.
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_132 
Execute       bind -model main_Pipeline_VITIS_LOOP_21_132 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.809 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_132.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_132.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_21_132.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_133 
Execute       schedule -model main_Pipeline_VITIS_LOOP_21_133 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.809 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_133.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_133.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_21_133.
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_133 
Execute       bind -model main_Pipeline_VITIS_LOOP_21_133 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.809 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_133.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_133.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_21_133.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_134 
Execute       schedule -model main_Pipeline_VITIS_LOOP_21_134 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.810 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_134.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_134.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_21_134.
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_134 
Execute       bind -model main_Pipeline_VITIS_LOOP_21_134 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.810 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_134.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_134.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_21_134.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_135 
Execute       schedule -model main_Pipeline_VITIS_LOOP_21_135 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.810 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_135.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_135.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_21_135.
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_135 
Execute       bind -model main_Pipeline_VITIS_LOOP_21_135 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.810 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_135.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_135.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_21_135.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_45_1 
Execute       schedule -model main_Pipeline_VITIS_LOOP_45_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
WARNING: [HLS 200-885] The II Violation in module 'main_Pipeline_VITIS_LOOP_45_1' (loop 'VITIS_LOOP_45_1'): Unable to schedule 'store' operation ('r_num_addr_1_write_ln46', ../test/vivado_main.cpp:46) of constant 0 on array 'r_num' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'r_num'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.810 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_45_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_45_1.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_45_1.
Execute       set_default_model main_Pipeline_VITIS_LOOP_45_1 
Execute       bind -model main_Pipeline_VITIS_LOOP_45_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.810 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_45_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_45_1.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_45_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sqrt 
Execute       schedule -model sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.811 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling sqrt.
Execute       set_default_model sqrt 
Execute       bind -model sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.811 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/sqrt.bind.adb -f 
INFO-FLOW: Finish binding sqrt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model _sum_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.812 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling _sum_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model _sum_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.812 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding _sum_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model _sum_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.813 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.sched.adb -f 
INFO-FLOW: Finish scheduling _sum_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model _sum_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.813 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.bind.adb -f 
INFO-FLOW: Finish binding _sum_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model _sum_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.813 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.sched.adb -f 
INFO-FLOW: Finish scheduling _sum_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model _sum_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.813 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.bind.adb -f 
INFO-FLOW: Finish binding _sum_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum 
Execute       schedule -model _sum 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.814 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum.sched.adb -f 
INFO-FLOW: Finish scheduling _sum.
Execute       set_default_model _sum 
Execute       bind -model _sum 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.814 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum.bind.adb -f 
INFO-FLOW: Finish binding _sum.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+ 
Execute       schedule -model operator+ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.815 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_add.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_add.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.
Execute       set_default_model operator+ 
Execute       bind -model operator+ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.815 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_add.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_add.bind.adb -f 
INFO-FLOW: Finish binding operator+.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model _sum.1_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.815 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling _sum.1_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model _sum.1_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.815 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding _sum.1_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model _sum.1_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.816 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.sched.adb -f 
INFO-FLOW: Finish scheduling _sum.1_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model _sum.1_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.816 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.bind.adb -f 
INFO-FLOW: Finish binding _sum.1_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model _sum.1_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.816 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.sched.adb -f 
INFO-FLOW: Finish scheduling _sum.1_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model _sum.1_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.816 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.bind.adb -f 
INFO-FLOW: Finish binding _sum.1_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum.1 
Execute       schedule -model _sum.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.817 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1.sched.adb -f 
INFO-FLOW: Finish scheduling _sum.1.
Execute       set_default_model _sum.1 
Execute       bind -model _sum.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.817 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1.bind.adb -f 
INFO-FLOW: Finish binding _sum.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model operator+.2_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.817 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.2_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model operator+.2_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.817 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding operator+.2_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model operator+.2_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.818 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.2_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model operator+.2_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.818 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.bind.adb -f 
INFO-FLOW: Finish binding operator+.2_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model operator+.2_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.818 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.2_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model operator+.2_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.818 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.bind.adb -f 
INFO-FLOW: Finish binding operator+.2_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.2 
Execute       schedule -model operator+.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'this_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.819 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.2.
Execute       set_default_model operator+.2 
Execute       bind -model operator+.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.819 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2.bind.adb -f 
INFO-FLOW: Finish binding operator+.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model mul_body_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.820 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling mul_body_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model mul_body_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.820 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding mul_body_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model mul_body_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.820 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.sched.adb -f 
INFO-FLOW: Finish scheduling mul_body_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model mul_body_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.820 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.bind.adb -f 
INFO-FLOW: Finish binding mul_body_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model mul_body_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.821 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.sched.adb -f 
INFO-FLOW: Finish scheduling mul_body_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model mul_body_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.821 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.bind.adb -f 
INFO-FLOW: Finish binding mul_body_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mul_body 
Execute       schedule -model mul_body 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.822 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body.sched.adb -f 
INFO-FLOW: Finish scheduling mul_body.
Execute       set_default_model mul_body 
Execute       bind -model mul_body 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.822 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body.bind.adb -f 
INFO-FLOW: Finish binding mul_body.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _mul 
Execute       schedule -model _mul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'num_b'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.822 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul.sched.adb -f 
INFO-FLOW: Finish scheduling _mul.
Execute       set_default_model _mul 
Execute       bind -model _mul 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.822 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul.bind.adb -f 
INFO-FLOW: Finish binding _mul.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _mul.161 
Execute       schedule -model _mul.161 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.823 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_161.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_161.sched.adb -f 
INFO-FLOW: Finish scheduling _mul.161.
Execute       set_default_model _mul.161 
Execute       bind -model _mul.161 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.823 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_161.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_161.bind.adb -f 
INFO-FLOW: Finish binding _mul.161.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1.1_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model operator/.1.1_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.824 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1.1_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model operator/.1.1_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model operator/.1.1_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.824 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding operator/.1.1_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1.1_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model operator/.1.1_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.824 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_92_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_92_2.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1.1_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model operator/.1.1_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model operator/.1.1_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.824 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_92_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_92_2.bind.adb -f 
INFO-FLOW: Finish binding operator/.1.1_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1.1_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model operator/.1.1_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.825 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_104_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_104_3.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1.1_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model operator/.1.1_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model operator/.1.1_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.825 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_104_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_104_3.bind.adb -f 
INFO-FLOW: Finish binding operator/.1.1_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1.1 
Execute       schedule -model operator/.1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.826 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1.1.
Execute       set_default_model operator/.1.1 
Execute       bind -model operator/.1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.826 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1.bind.adb -f 
INFO-FLOW: Finish binding operator/.1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_53_1 
Execute       schedule -model main_Pipeline_VITIS_LOOP_53_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.827 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_53_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_53_1.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_53_1.
Execute       set_default_model main_Pipeline_VITIS_LOOP_53_1 
Execute       bind -model main_Pipeline_VITIS_LOOP_53_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.827 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_53_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_53_1.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_53_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_458_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_458_1 
Execute       schedule -model main_Pipeline_VITIS_LOOP_458_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_458_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_458_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.827 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_458_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_458_1.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_458_1.
Execute       set_default_model main_Pipeline_VITIS_LOOP_458_1 
Execute       bind -model main_Pipeline_VITIS_LOOP_458_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.827 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_458_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_458_1.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_458_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.1_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model operator+.1_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.827 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.1_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model operator+.1_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model operator+.1_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.827 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding operator+.1_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.1_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model operator+.1_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.828 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.1_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model operator+.1_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model operator+.1_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.828 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.bind.adb -f 
INFO-FLOW: Finish binding operator+.1_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.1_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model operator+.1_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.828 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.1_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model operator+.1_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model operator+.1_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.828 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.bind.adb -f 
INFO-FLOW: Finish binding operator+.1_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_627_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.1_Pipeline_VITIS_LOOP_627_1 
Execute       schedule -model operator+.1_Pipeline_VITIS_LOOP_627_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'this_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_627_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.829 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_627_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_627_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.1_Pipeline_VITIS_LOOP_627_1.
Execute       set_default_model operator+.1_Pipeline_VITIS_LOOP_627_1 
Execute       bind -model operator+.1_Pipeline_VITIS_LOOP_627_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.829 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_627_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_627_1.bind.adb -f 
INFO-FLOW: Finish binding operator+.1_Pipeline_VITIS_LOOP_627_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.1_Pipeline_VITIS_LOOP_21_1 
Execute       schedule -model operator+.1_Pipeline_VITIS_LOOP_21_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.829 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.1_Pipeline_VITIS_LOOP_21_1.
Execute       set_default_model operator+.1_Pipeline_VITIS_LOOP_21_1 
Execute       bind -model operator+.1_Pipeline_VITIS_LOOP_21_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.829 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1.bind.adb -f 
INFO-FLOW: Finish binding operator+.1_Pipeline_VITIS_LOOP_21_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.1 
Execute       schedule -model operator+.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'this_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.1.
Execute       set_default_model operator+.1 
Execute       bind -model operator+.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1.bind.adb -f 
INFO-FLOW: Finish binding operator+.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model main_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.831 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model main_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.831 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model main_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.831 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_2.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model main_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.831 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_2.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model main_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.832 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_3.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model main_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.832 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_3.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_2_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1.2_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model operator/.1.2_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.832 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1.2_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model operator/.1.2_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model operator/.1.2_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.832 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding operator/.1.2_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_2_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1.2_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model operator/.1.2_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.832 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_92_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_92_2.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1.2_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model operator/.1.2_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model operator/.1.2_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.832 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_92_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_92_2.bind.adb -f 
INFO-FLOW: Finish binding operator/.1.2_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_2_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1.2_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model operator/.1.2_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.833 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_104_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_104_3.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1.2_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model operator/.1.2_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model operator/.1.2_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.833 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_104_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_104_3.bind.adb -f 
INFO-FLOW: Finish binding operator/.1.2_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1.2 
Execute       schedule -model operator/.1.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'this_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.833 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1.2.
Execute       set_default_model operator/.1.2 
Execute       bind -model operator/.1.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.833 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2.bind.adb -f 
INFO-FLOW: Finish binding operator/.1.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model operator/_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.834 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator/_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model operator/_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.834 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding operator/_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model operator/_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.834 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.sched.adb -f 
INFO-FLOW: Finish scheduling operator/_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model operator/_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.835 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.bind.adb -f 
INFO-FLOW: Finish binding operator/_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model operator/_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.835 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.sched.adb -f 
INFO-FLOW: Finish scheduling operator/_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model operator/_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.835 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.bind.adb -f 
INFO-FLOW: Finish binding operator/_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/ 
Execute       schedule -model operator/ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.837 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_div.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_div.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.
Execute       set_default_model operator/ 
Execute       bind -model operator/ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.837 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_div.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.3 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_div.bind.adb -f 
INFO-FLOW: Finish binding operator/.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_68_1 
Execute       schedule -model main_Pipeline_VITIS_LOOP_68_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.838 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_68_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_68_1.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_68_1.
Execute       set_default_model main_Pipeline_VITIS_LOOP_68_1 
Execute       bind -model main_Pipeline_VITIS_LOOP_68_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.838 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_68_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_68_1.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_68_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_497_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_497_1 
Execute       schedule -model main_Pipeline_VITIS_LOOP_497_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_497_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_497_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.838 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_497_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_497_1.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_497_1.
Execute       set_default_model main_Pipeline_VITIS_LOOP_497_1 
Execute       bind -model main_Pipeline_VITIS_LOOP_497_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.838 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_497_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_497_1.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_497_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_311_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_311_1 
Execute       schedule -model main_Pipeline_VITIS_LOOP_311_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_311_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_311_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.839 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_1.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_311_1.
Execute       set_default_model main_Pipeline_VITIS_LOOP_311_1 
Execute       bind -model main_Pipeline_VITIS_LOOP_311_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.839 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_1.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_311_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_315_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_315_2 
Execute       schedule -model main_Pipeline_VITIS_LOOP_315_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_315_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_315_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.839 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_2.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_315_2.
Execute       set_default_model main_Pipeline_VITIS_LOOP_315_2 
Execute       bind -model main_Pipeline_VITIS_LOOP_315_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.839 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_2.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_315_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_136 
Execute       schedule -model main_Pipeline_VITIS_LOOP_84_136 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.839 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_136.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_136.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_84_136.
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_136 
Execute       bind -model main_Pipeline_VITIS_LOOP_84_136 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.839 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_136.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_136.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_84_136.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_237 
Execute       schedule -model main_Pipeline_VITIS_LOOP_92_237 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.840 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_237.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_237.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_92_237.
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_237 
Execute       bind -model main_Pipeline_VITIS_LOOP_92_237 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.840 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_237.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_237.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_92_237.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_338 
Execute       schedule -model main_Pipeline_VITIS_LOOP_104_338 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.840 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_338.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_338.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_104_338.
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_338 
Execute       bind -model main_Pipeline_VITIS_LOOP_104_338 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.840 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_338.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_338.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_104_338.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_311_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_311_139 
Execute       schedule -model main_Pipeline_VITIS_LOOP_311_139 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_311_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_311_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.840 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_139.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_139.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_311_139.
Execute       set_default_model main_Pipeline_VITIS_LOOP_311_139 
Execute       bind -model main_Pipeline_VITIS_LOOP_311_139 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.840 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_139.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_139.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_311_139.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_315_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_315_240 
Execute       schedule -model main_Pipeline_VITIS_LOOP_315_240 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_315_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_315_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.841 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_240.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_240.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_315_240.
Execute       set_default_model main_Pipeline_VITIS_LOOP_315_240 
Execute       bind -model main_Pipeline_VITIS_LOOP_315_240 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.841 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_240.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_240.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_315_240.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_141 
Execute       schedule -model main_Pipeline_VITIS_LOOP_84_141 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.841 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_141.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_141.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_84_141.
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_141 
Execute       bind -model main_Pipeline_VITIS_LOOP_84_141 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.841 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_141.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_141.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_84_141.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_242 
Execute       schedule -model main_Pipeline_VITIS_LOOP_92_242 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.842 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_242.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_242.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_92_242.
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_242 
Execute       bind -model main_Pipeline_VITIS_LOOP_92_242 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.842 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_242.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_242.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_92_242.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_343 
Execute       schedule -model main_Pipeline_VITIS_LOOP_104_343 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.842 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_343.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_343.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_104_343.
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_343 
Execute       bind -model main_Pipeline_VITIS_LOOP_104_343 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.842 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_343.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_343.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_104_343.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_169_1 
Execute       schedule -model main_Pipeline_VITIS_LOOP_169_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.842 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_1.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_169_1.
Execute       set_default_model main_Pipeline_VITIS_LOOP_169_1 
Execute       bind -model main_Pipeline_VITIS_LOOP_169_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.842 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_1.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_169_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_187_1 
Execute       schedule -model main_Pipeline_VITIS_LOOP_187_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.843 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_1.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_187_1.
Execute       set_default_model main_Pipeline_VITIS_LOOP_187_1 
Execute       bind -model main_Pipeline_VITIS_LOOP_187_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.843 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_1.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_187_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_144 
Execute       schedule -model main_Pipeline_VITIS_LOOP_84_144 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.843 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_144.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_144.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_84_144.
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_144 
Execute       bind -model main_Pipeline_VITIS_LOOP_84_144 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.843 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_144.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_144.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_84_144.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_245 
Execute       schedule -model main_Pipeline_VITIS_LOOP_92_245 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.844 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_245.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_245.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_92_245.
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_245 
Execute       bind -model main_Pipeline_VITIS_LOOP_92_245 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.844 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_245.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_245.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_92_245.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_346 
Execute       schedule -model main_Pipeline_VITIS_LOOP_104_346 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.844 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_346.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_346.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_104_346.
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_346 
Execute       bind -model main_Pipeline_VITIS_LOOP_104_346 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.844 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_346.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_346.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_104_346.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_215_1 
Execute       schedule -model main_Pipeline_VITIS_LOOP_215_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_215_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.844 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_215_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_215_1.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_215_1.
Execute       set_default_model main_Pipeline_VITIS_LOOP_215_1 
Execute       bind -model main_Pipeline_VITIS_LOOP_215_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.844 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_215_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_215_1.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_215_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _mul.1 
Execute       schedule -model _mul.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'num_b'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.845 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_1.sched.adb -f 
INFO-FLOW: Finish scheduling _mul.1.
Execute       set_default_model _mul.1 
Execute       bind -model _mul.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.845 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_1.bind.adb -f 
INFO-FLOW: Finish binding _mul.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_147 
Execute       schedule -model main_Pipeline_VITIS_LOOP_84_147 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.845 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_147.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_147.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_84_147.
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_147 
Execute       bind -model main_Pipeline_VITIS_LOOP_84_147 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.845 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_147.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_147.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_84_147.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_248 
Execute       schedule -model main_Pipeline_VITIS_LOOP_92_248 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.846 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_248.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_248.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_92_248.
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_248 
Execute       bind -model main_Pipeline_VITIS_LOOP_92_248 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.846 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_248.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_248.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_92_248.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_349 
Execute       schedule -model main_Pipeline_VITIS_LOOP_104_349 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.846 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_349.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_349.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_104_349.
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_349 
Execute       bind -model main_Pipeline_VITIS_LOOP_104_349 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.846 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_349.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_349.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_104_349.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_150 
Execute       schedule -model main_Pipeline_VITIS_LOOP_84_150 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.847 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_150.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_150.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_84_150.
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_150 
Execute       bind -model main_Pipeline_VITIS_LOOP_84_150 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.847 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_150.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_150.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_84_150.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_251 
Execute       schedule -model main_Pipeline_VITIS_LOOP_92_251 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.847 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_251.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_251.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_92_251.
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_251 
Execute       bind -model main_Pipeline_VITIS_LOOP_92_251 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.847 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_251.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_251.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_92_251.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_352 
Execute       schedule -model main_Pipeline_VITIS_LOOP_104_352 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.847 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_352.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_352.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_104_352.
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_352 
Execute       bind -model main_Pipeline_VITIS_LOOP_104_352 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.847 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_352.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_352.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_104_352.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_627_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_627_1 
Execute       schedule -model main_Pipeline_VITIS_LOOP_627_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_627_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.848 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_1.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_627_1.
Execute       set_default_model main_Pipeline_VITIS_LOOP_627_1 
Execute       bind -model main_Pipeline_VITIS_LOOP_627_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.848 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_1.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_627_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_153 
Execute       schedule -model main_Pipeline_VITIS_LOOP_84_153 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.848 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_153.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_153.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_84_153.
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_153 
Execute       bind -model main_Pipeline_VITIS_LOOP_84_153 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.848 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_153.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_153.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_84_153.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_254 
Execute       schedule -model main_Pipeline_VITIS_LOOP_92_254 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.848 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_254.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_254.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_92_254.
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_254 
Execute       bind -model main_Pipeline_VITIS_LOOP_92_254 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.848 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_254.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_254.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_92_254.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_355 
Execute       schedule -model main_Pipeline_VITIS_LOOP_104_355 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.849 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_355.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_355.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_104_355.
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_355 
Execute       bind -model main_Pipeline_VITIS_LOOP_104_355 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.849 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_355.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_355.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_104_355.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_627_156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_627_156 
Execute       schedule -model main_Pipeline_VITIS_LOOP_627_156 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_627_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.849 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_156.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_156.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_627_156.
Execute       set_default_model main_Pipeline_VITIS_LOOP_627_156 
Execute       bind -model main_Pipeline_VITIS_LOOP_627_156 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.849 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_156.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_156.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_627_156.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_157 
Execute       schedule -model main_Pipeline_VITIS_LOOP_84_157 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.849 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_157.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_157.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_84_157.
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_157 
Execute       bind -model main_Pipeline_VITIS_LOOP_84_157 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.849 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_157.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_157.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_84_157.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_258 
Execute       schedule -model main_Pipeline_VITIS_LOOP_92_258 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.850 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_258.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_258.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_92_258.
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_258 
Execute       bind -model main_Pipeline_VITIS_LOOP_92_258 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.850 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_258.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_258.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_92_258.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_359 
Execute       schedule -model main_Pipeline_VITIS_LOOP_104_359 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.850 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_359.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_359.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_104_359.
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_359 
Execute       bind -model main_Pipeline_VITIS_LOOP_104_359 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.850 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_359.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_359.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_104_359.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_160 
Execute       schedule -model main_Pipeline_VITIS_LOOP_84_160 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.850 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_160.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_160.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_84_160.
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_160 
Execute       bind -model main_Pipeline_VITIS_LOOP_84_160 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.850 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_160.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_160.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_84_160.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_261 
Execute       schedule -model main_Pipeline_VITIS_LOOP_92_261 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.851 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_261.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_261.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_92_261.
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_261 
Execute       bind -model main_Pipeline_VITIS_LOOP_92_261 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.851 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_261.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_261.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_92_261.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_362 
Execute       schedule -model main_Pipeline_VITIS_LOOP_104_362 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.851 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_362.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_362.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_104_362.
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_362 
Execute       bind -model main_Pipeline_VITIS_LOOP_104_362 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.851 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_362.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_362.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_104_362.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_163 
Execute       schedule -model main_Pipeline_VITIS_LOOP_21_163 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.851 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_163.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_163.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_21_163.
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_163 
Execute       bind -model main_Pipeline_VITIS_LOOP_21_163 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.851 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_163.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_163.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_21_163.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_164 
Execute       schedule -model main_Pipeline_VITIS_LOOP_21_164 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.852 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_164.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_164.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_21_164.
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_164 
Execute       bind -model main_Pipeline_VITIS_LOOP_21_164 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.852 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_164.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_164.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_21_164.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_165 
Execute       schedule -model main_Pipeline_VITIS_LOOP_21_165 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.852 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_165.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_165.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_21_165.
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_165 
Execute       bind -model main_Pipeline_VITIS_LOOP_21_165 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.852 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_165.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_165.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_21_165.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_169_1 
Execute       schedule -model mul_body.1_Pipeline_VITIS_LOOP_169_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.852 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_169_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_169_1.sched.adb -f 
INFO-FLOW: Finish scheduling mul_body.1_Pipeline_VITIS_LOOP_169_1.
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_169_1 
Execute       bind -model mul_body.1_Pipeline_VITIS_LOOP_169_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.853 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_169_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_169_1.bind.adb -f 
INFO-FLOW: Finish binding mul_body.1_Pipeline_VITIS_LOOP_169_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_187_1 
Execute       schedule -model mul_body.1_Pipeline_VITIS_LOOP_187_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.853 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_187_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_187_1.sched.adb -f 
INFO-FLOW: Finish scheduling mul_body.1_Pipeline_VITIS_LOOP_187_1.
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_187_1 
Execute       bind -model mul_body.1_Pipeline_VITIS_LOOP_187_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.853 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_187_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_187_1.bind.adb -f 
INFO-FLOW: Finish binding mul_body.1_Pipeline_VITIS_LOOP_187_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_21_1 
Execute       schedule -model mul_body.1_Pipeline_VITIS_LOOP_21_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.853 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_21_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_21_1.sched.adb -f 
INFO-FLOW: Finish scheduling mul_body.1_Pipeline_VITIS_LOOP_21_1.
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_21_1 
Execute       bind -model mul_body.1_Pipeline_VITIS_LOOP_21_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.853 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_21_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_21_1.bind.adb -f 
INFO-FLOW: Finish binding mul_body.1_Pipeline_VITIS_LOOP_21_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model mul_body.1_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.854 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling mul_body.1_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model mul_body.1_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.854 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding mul_body.1_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model mul_body.1_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.854 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_92_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_92_2.sched.adb -f 
INFO-FLOW: Finish scheduling mul_body.1_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model mul_body.1_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.854 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_92_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_92_2.bind.adb -f 
INFO-FLOW: Finish binding mul_body.1_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model mul_body.1_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.855 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_104_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_104_3.sched.adb -f 
INFO-FLOW: Finish scheduling mul_body.1_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model mul_body.1_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model mul_body.1_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.855 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_104_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_104_3.bind.adb -f 
INFO-FLOW: Finish binding mul_body.1_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mul_body.1 
Execute       schedule -model mul_body.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.855 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1.sched.adb -f 
INFO-FLOW: Finish scheduling mul_body.1.
Execute       set_default_model mul_body.1 
Execute       bind -model mul_body.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.855 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1.bind.adb -f 
INFO-FLOW: Finish binding mul_body.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_169_166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_169_166 
Execute       schedule -model main_Pipeline_VITIS_LOOP_169_166 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.856 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_166.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_166.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_169_166.
Execute       set_default_model main_Pipeline_VITIS_LOOP_169_166 
Execute       bind -model main_Pipeline_VITIS_LOOP_169_166 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.856 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_166.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_166.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_169_166.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_187_167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_187_167 
Execute       schedule -model main_Pipeline_VITIS_LOOP_187_167 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.856 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_167.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_167.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_187_167.
Execute       set_default_model main_Pipeline_VITIS_LOOP_187_167 
Execute       bind -model main_Pipeline_VITIS_LOOP_187_167 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.856 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_167.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_167.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_187_167.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_168 
Execute       schedule -model main_Pipeline_VITIS_LOOP_84_168 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.856 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_168.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_168.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_84_168.
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_168 
Execute       bind -model main_Pipeline_VITIS_LOOP_84_168 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.856 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_168.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_168.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_84_168.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_269 
Execute       schedule -model main_Pipeline_VITIS_LOOP_92_269 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.857 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_269.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_269.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_92_269.
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_269 
Execute       bind -model main_Pipeline_VITIS_LOOP_92_269 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.857 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_269.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_269.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_92_269.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_370 
Execute       schedule -model main_Pipeline_VITIS_LOOP_104_370 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.857 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_370.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_370.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_104_370.
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_370 
Execute       bind -model main_Pipeline_VITIS_LOOP_104_370 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.857 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_370.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_370.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_104_370.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_171 
Execute       schedule -model main_Pipeline_VITIS_LOOP_21_171 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.858 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_171.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_171.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_21_171.
Execute       set_default_model main_Pipeline_VITIS_LOOP_21_171 
Execute       bind -model main_Pipeline_VITIS_LOOP_21_171 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.858 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_171.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_171.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_21_171.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_21_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_21_1 
Execute       schedule -model operator/.1_Pipeline_VITIS_LOOP_21_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.858 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1_Pipeline_VITIS_LOOP_21_1.
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_21_1 
Execute       bind -model operator/.1_Pipeline_VITIS_LOOP_21_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.858 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1_s.bind.adb -f 
INFO-FLOW: Finish binding operator/.1_Pipeline_VITIS_LOOP_21_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_791_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_791_1 
Execute       schedule -model operator/.1_Pipeline_VITIS_LOOP_791_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_791_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_791_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.858 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_791_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_791_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1_Pipeline_VITIS_LOOP_791_1.
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_791_1 
Execute       bind -model operator/.1_Pipeline_VITIS_LOOP_791_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.859 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_791_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_791_1.bind.adb -f 
INFO-FLOW: Finish binding operator/.1_Pipeline_VITIS_LOOP_791_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_34_1 
Execute       schedule -model operator/.1_Pipeline_VITIS_LOOP_34_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.859 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_34_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_34_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1_Pipeline_VITIS_LOOP_34_1.
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_34_1 
Execute       bind -model operator/.1_Pipeline_VITIS_LOOP_34_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.859 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_34_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_34_1.bind.adb -f 
INFO-FLOW: Finish binding operator/.1_Pipeline_VITIS_LOOP_34_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_169_1 
Execute       schedule -model operator/.1_Pipeline_VITIS_LOOP_169_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.860 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1_Pipeline_VITIS_LOOP_169_1.
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_169_1 
Execute       bind -model operator/.1_Pipeline_VITIS_LOOP_169_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.860 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_1.bind.adb -f 
INFO-FLOW: Finish binding operator/.1_Pipeline_VITIS_LOOP_169_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_187_1 
Execute       schedule -model operator/.1_Pipeline_VITIS_LOOP_187_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.860 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1_Pipeline_VITIS_LOOP_187_1.
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_187_1 
Execute       bind -model operator/.1_Pipeline_VITIS_LOOP_187_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.860 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_1.bind.adb -f 
INFO-FLOW: Finish binding operator/.1_Pipeline_VITIS_LOOP_187_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_169_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_169_123 
Execute       schedule -model operator/.1_Pipeline_VITIS_LOOP_169_123 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.860 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_123.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_123.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1_Pipeline_VITIS_LOOP_169_123.
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_169_123 
Execute       bind -model operator/.1_Pipeline_VITIS_LOOP_169_123 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.860 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_123.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_123.bind.adb -f 
INFO-FLOW: Finish binding operator/.1_Pipeline_VITIS_LOOP_169_123.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_187_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_187_124 
Execute       schedule -model operator/.1_Pipeline_VITIS_LOOP_187_124 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.861 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_124.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_124.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1_Pipeline_VITIS_LOOP_187_124.
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_187_124 
Execute       bind -model operator/.1_Pipeline_VITIS_LOOP_187_124 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.861 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_124.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_124.bind.adb -f 
INFO-FLOW: Finish binding operator/.1_Pipeline_VITIS_LOOP_187_124.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_84_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model operator/.1_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.861 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model operator/.1_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.861 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1_s.bind.adb -f 
INFO-FLOW: Finish binding operator/.1_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_92_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model operator/.1_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.862 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model operator/.1_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.862 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2_s.bind.adb -f 
INFO-FLOW: Finish binding operator/.1_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_104_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model operator/.1_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.862 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3_s.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model operator/.1_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.862 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3_s.bind.adb -f 
INFO-FLOW: Finish binding operator/.1_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1 
Execute       schedule -model operator/.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.863 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1.
Execute       set_default_model operator/.1 
Execute       bind -model operator/.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.863 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_s.bind.adb -f 
INFO-FLOW: Finish binding operator/.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_215_1 
Execute       schedule -model operator/.2_Pipeline_VITIS_LOOP_215_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_215_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.864 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_215_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_215_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.2_Pipeline_VITIS_LOOP_215_1.
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_215_1 
Execute       bind -model operator/.2_Pipeline_VITIS_LOOP_215_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.864 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_215_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_215_1.bind.adb -f 
INFO-FLOW: Finish binding operator/.2_Pipeline_VITIS_LOOP_215_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_84_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model operator/.2_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.864 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.2_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model operator/.2_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.864 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.bind.adb -f 
INFO-FLOW: Finish binding operator/.2_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_92_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model operator/.2_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.864 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.2_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model operator/.2_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.864 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.bind.adb -f 
INFO-FLOW: Finish binding operator/.2_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_104_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model operator/.2_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.865 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.2_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model operator/.2_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.865 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.bind.adb -f 
INFO-FLOW: Finish binding operator/.2_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.2 
Execute       schedule -model operator/.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.865 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.2.
Execute       set_default_model operator/.2 
Execute       bind -model operator/.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.866 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_s.bind.adb -f 
INFO-FLOW: Finish binding operator/.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_362_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_362_1 
Execute       schedule -model main_Pipeline_VITIS_LOOP_362_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_362_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.866 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_362_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_362_1.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_362_1.
Execute       set_default_model main_Pipeline_VITIS_LOOP_362_1 
Execute       bind -model main_Pipeline_VITIS_LOOP_362_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.866 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_362_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_362_1.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_362_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_169_172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_169_172 
Execute       schedule -model main_Pipeline_VITIS_LOOP_169_172 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_172.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_172.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_169_172.
Execute       set_default_model main_Pipeline_VITIS_LOOP_169_172 
Execute       bind -model main_Pipeline_VITIS_LOOP_169_172 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_172.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_172.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_169_172.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_187_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_187_173 
Execute       schedule -model main_Pipeline_VITIS_LOOP_187_173 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_173.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_173.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_187_173.
Execute       set_default_model main_Pipeline_VITIS_LOOP_187_173 
Execute       bind -model main_Pipeline_VITIS_LOOP_187_173 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_173.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_173.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_187_173.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_174 
Execute       schedule -model main_Pipeline_VITIS_LOOP_84_174 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_174.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_174.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_84_174.
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_174 
Execute       bind -model main_Pipeline_VITIS_LOOP_84_174 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_174.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_174.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_84_174.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_275 
Execute       schedule -model main_Pipeline_VITIS_LOOP_92_275 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.868 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_275.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_275.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_92_275.
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_275 
Execute       bind -model main_Pipeline_VITIS_LOOP_92_275 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.868 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_275.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_275.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_92_275.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_376 
Execute       schedule -model main_Pipeline_VITIS_LOOP_104_376 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.868 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_376.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_376.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_104_376.
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_376 
Execute       bind -model main_Pipeline_VITIS_LOOP_104_376 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.868 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_376.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_376.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_104_376.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_177 
Execute       schedule -model main_Pipeline_VITIS_LOOP_84_177 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.869 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_177.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_177.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_84_177.
Execute       set_default_model main_Pipeline_VITIS_LOOP_84_177 
Execute       bind -model main_Pipeline_VITIS_LOOP_84_177 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.869 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_177.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_177.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_84_177.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_278 
Execute       schedule -model main_Pipeline_VITIS_LOOP_92_278 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.869 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_278.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_278.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_92_278.
Execute       set_default_model main_Pipeline_VITIS_LOOP_92_278 
Execute       bind -model main_Pipeline_VITIS_LOOP_92_278 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.869 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_278.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_278.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_92_278.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_379 
Execute       schedule -model main_Pipeline_VITIS_LOOP_104_379 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.870 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_379.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_379.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_104_379.
Execute       set_default_model main_Pipeline_VITIS_LOOP_104_379 
Execute       bind -model main_Pipeline_VITIS_LOOP_104_379 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.870 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_379.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_379.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_104_379.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_Pipeline_VITIS_LOOP_44_1 
Execute       schedule -model main_Pipeline_VITIS_LOOP_44_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.870 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_44_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_44_1.sched.adb -f 
INFO-FLOW: Finish scheduling main_Pipeline_VITIS_LOOP_44_1.
Execute       set_default_model main_Pipeline_VITIS_LOOP_44_1 
Execute       bind -model main_Pipeline_VITIS_LOOP_44_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.870 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_44_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_44_1.bind.adb -f 
INFO-FLOW: Finish binding main_Pipeline_VITIS_LOOP_44_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_2_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum.2_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model _sum.2_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.870 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling _sum.2_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model _sum.2_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model _sum.2_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.870 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding _sum.2_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_2_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum.2_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model _sum.2_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.871 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_92_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_92_2.sched.adb -f 
INFO-FLOW: Finish scheduling _sum.2_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model _sum.2_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model _sum.2_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.871 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_92_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_92_2.bind.adb -f 
INFO-FLOW: Finish binding _sum.2_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_2_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum.2_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model _sum.2_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.871 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_104_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_104_3.sched.adb -f 
INFO-FLOW: Finish scheduling _sum.2_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model _sum.2_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model _sum.2_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.871 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_104_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_104_3.bind.adb -f 
INFO-FLOW: Finish binding _sum.2_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum.2 
Execute       schedule -model _sum.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.872 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2.sched.adb -f 
INFO-FLOW: Finish scheduling _sum.2.
Execute       set_default_model _sum.2 
Execute       bind -model _sum.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.872 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2.bind.adb -f 
INFO-FLOW: Finish binding _sum.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.3 
Execute       schedule -model operator+.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.873 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_3.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.3.
Execute       set_default_model operator+.3 
Execute       bind -model operator+.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.873 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_3.bind.adb -f 
INFO-FLOW: Finish binding operator+.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main 
Execute       schedule -model main 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.33 seconds. CPU system time: 0 seconds. Elapsed time: 2.33 seconds; current allocated memory: 1.893 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.02 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.sched.adb -f 
INFO-FLOW: Finish scheduling main.
Execute       set_default_model main 
Execute       bind -model main 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.84 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.96 seconds; current allocated memory: 1.893 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.98 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.bind.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish binding main.
Execute       get_model_list main -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_125 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_126 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_127 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_128 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_129 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_130 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_131 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_132 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_133 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_134 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_135 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_45_1 
Execute       rtl_gen_preprocess sqrt 
Execute       rtl_gen_preprocess _sum_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess _sum_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess _sum_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess _sum 
Execute       rtl_gen_preprocess operator+ 
Execute       rtl_gen_preprocess _sum.1_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess _sum.1_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess _sum.1_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess _sum.1 
Execute       rtl_gen_preprocess operator+.2_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator+.2_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator+.2_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator+.2 
Execute       rtl_gen_preprocess mul_body_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess mul_body_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess mul_body_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess mul_body 
Execute       rtl_gen_preprocess _mul 
Execute       rtl_gen_preprocess _mul.161 
Execute       rtl_gen_preprocess operator/.1.1_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator/.1.1_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator/.1.1_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator/.1.1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_53_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_458_1 
Execute       rtl_gen_preprocess operator+.1_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator+.1_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator+.1_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator+.1_Pipeline_VITIS_LOOP_627_1 
Execute       rtl_gen_preprocess operator+.1_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess operator+.1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator/.1.2_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator/.1.2_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator/.1.2_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator/.1.2 
Execute       rtl_gen_preprocess operator/_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator/_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator/_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator/ 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_68_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_497_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_311_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_315_2 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_136 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_237 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_338 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_311_139 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_315_240 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_141 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_242 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_343 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_169_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_187_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_144 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_245 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_346 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_215_1 
Execute       rtl_gen_preprocess _mul.1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_147 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_248 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_349 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_150 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_251 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_352 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_627_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_153 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_254 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_355 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_627_156 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_157 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_258 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_359 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_160 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_261 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_362 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_163 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_164 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_165 
Execute       rtl_gen_preprocess mul_body.1_Pipeline_VITIS_LOOP_169_1 
Execute       rtl_gen_preprocess mul_body.1_Pipeline_VITIS_LOOP_187_1 
Execute       rtl_gen_preprocess mul_body.1_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess mul_body.1_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess mul_body.1_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess mul_body.1_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess mul_body.1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_169_166 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_187_167 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_168 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_269 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_370 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_21_171 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_791_1 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_34_1 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_169_1 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_187_1 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_169_123 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_187_124 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator/.1 
Execute       rtl_gen_preprocess operator/.2_Pipeline_VITIS_LOOP_215_1 
Execute       rtl_gen_preprocess operator/.2_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator/.2_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator/.2_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator/.2 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_362_1 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_169_172 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_187_173 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_174 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_275 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_376 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_84_177 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_92_278 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_104_379 
Execute       rtl_gen_preprocess main_Pipeline_VITIS_LOOP_44_1 
Execute       rtl_gen_preprocess _sum.2_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess _sum.2_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess _sum.2_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess _sum.2 
Execute       rtl_gen_preprocess operator+.3 
Execute       rtl_gen_preprocess main 
INFO-FLOW: Model list for RTL generation: main_Pipeline_VITIS_LOOP_21_1 main_Pipeline_VITIS_LOOP_21_125 main_Pipeline_VITIS_LOOP_21_126 main_Pipeline_VITIS_LOOP_21_127 main_Pipeline_VITIS_LOOP_21_128 main_Pipeline_VITIS_LOOP_21_129 main_Pipeline_VITIS_LOOP_21_130 main_Pipeline_VITIS_LOOP_21_131 main_Pipeline_VITIS_LOOP_21_132 main_Pipeline_VITIS_LOOP_21_133 main_Pipeline_VITIS_LOOP_21_134 main_Pipeline_VITIS_LOOP_21_135 main_Pipeline_VITIS_LOOP_45_1 sqrt _sum_Pipeline_VITIS_LOOP_84_1 _sum_Pipeline_VITIS_LOOP_92_2 _sum_Pipeline_VITIS_LOOP_104_3 _sum operator+ _sum.1_Pipeline_VITIS_LOOP_84_1 _sum.1_Pipeline_VITIS_LOOP_92_2 _sum.1_Pipeline_VITIS_LOOP_104_3 _sum.1 operator+.2_Pipeline_VITIS_LOOP_84_1 operator+.2_Pipeline_VITIS_LOOP_92_2 operator+.2_Pipeline_VITIS_LOOP_104_3 operator+.2 mul_body_Pipeline_VITIS_LOOP_84_1 mul_body_Pipeline_VITIS_LOOP_92_2 mul_body_Pipeline_VITIS_LOOP_104_3 mul_body _mul _mul.161 operator/.1.1_Pipeline_VITIS_LOOP_84_1 operator/.1.1_Pipeline_VITIS_LOOP_92_2 operator/.1.1_Pipeline_VITIS_LOOP_104_3 operator/.1.1 main_Pipeline_VITIS_LOOP_53_1 main_Pipeline_VITIS_LOOP_458_1 operator+.1_Pipeline_VITIS_LOOP_84_1 operator+.1_Pipeline_VITIS_LOOP_92_2 operator+.1_Pipeline_VITIS_LOOP_104_3 operator+.1_Pipeline_VITIS_LOOP_627_1 operator+.1_Pipeline_VITIS_LOOP_21_1 operator+.1 main_Pipeline_VITIS_LOOP_84_1 main_Pipeline_VITIS_LOOP_92_2 main_Pipeline_VITIS_LOOP_104_3 operator/.1.2_Pipeline_VITIS_LOOP_84_1 operator/.1.2_Pipeline_VITIS_LOOP_92_2 operator/.1.2_Pipeline_VITIS_LOOP_104_3 operator/.1.2 operator/_Pipeline_VITIS_LOOP_84_1 operator/_Pipeline_VITIS_LOOP_92_2 operator/_Pipeline_VITIS_LOOP_104_3 operator/ main_Pipeline_VITIS_LOOP_68_1 main_Pipeline_VITIS_LOOP_497_1 main_Pipeline_VITIS_LOOP_311_1 main_Pipeline_VITIS_LOOP_315_2 main_Pipeline_VITIS_LOOP_84_136 main_Pipeline_VITIS_LOOP_92_237 main_Pipeline_VITIS_LOOP_104_338 main_Pipeline_VITIS_LOOP_311_139 main_Pipeline_VITIS_LOOP_315_240 main_Pipeline_VITIS_LOOP_84_141 main_Pipeline_VITIS_LOOP_92_242 main_Pipeline_VITIS_LOOP_104_343 main_Pipeline_VITIS_LOOP_169_1 main_Pipeline_VITIS_LOOP_187_1 main_Pipeline_VITIS_LOOP_84_144 main_Pipeline_VITIS_LOOP_92_245 main_Pipeline_VITIS_LOOP_104_346 main_Pipeline_VITIS_LOOP_215_1 _mul.1 main_Pipeline_VITIS_LOOP_84_147 main_Pipeline_VITIS_LOOP_92_248 main_Pipeline_VITIS_LOOP_104_349 main_Pipeline_VITIS_LOOP_84_150 main_Pipeline_VITIS_LOOP_92_251 main_Pipeline_VITIS_LOOP_104_352 main_Pipeline_VITIS_LOOP_627_1 main_Pipeline_VITIS_LOOP_84_153 main_Pipeline_VITIS_LOOP_92_254 main_Pipeline_VITIS_LOOP_104_355 main_Pipeline_VITIS_LOOP_627_156 main_Pipeline_VITIS_LOOP_84_157 main_Pipeline_VITIS_LOOP_92_258 main_Pipeline_VITIS_LOOP_104_359 main_Pipeline_VITIS_LOOP_84_160 main_Pipeline_VITIS_LOOP_92_261 main_Pipeline_VITIS_LOOP_104_362 main_Pipeline_VITIS_LOOP_21_163 main_Pipeline_VITIS_LOOP_21_164 main_Pipeline_VITIS_LOOP_21_165 mul_body.1_Pipeline_VITIS_LOOP_169_1 mul_body.1_Pipeline_VITIS_LOOP_187_1 mul_body.1_Pipeline_VITIS_LOOP_21_1 mul_body.1_Pipeline_VITIS_LOOP_84_1 mul_body.1_Pipeline_VITIS_LOOP_92_2 mul_body.1_Pipeline_VITIS_LOOP_104_3 mul_body.1 main_Pipeline_VITIS_LOOP_169_166 main_Pipeline_VITIS_LOOP_187_167 main_Pipeline_VITIS_LOOP_84_168 main_Pipeline_VITIS_LOOP_92_269 main_Pipeline_VITIS_LOOP_104_370 main_Pipeline_VITIS_LOOP_21_171 operator/.1_Pipeline_VITIS_LOOP_21_1 operator/.1_Pipeline_VITIS_LOOP_791_1 operator/.1_Pipeline_VITIS_LOOP_34_1 operator/.1_Pipeline_VITIS_LOOP_169_1 operator/.1_Pipeline_VITIS_LOOP_187_1 operator/.1_Pipeline_VITIS_LOOP_169_123 operator/.1_Pipeline_VITIS_LOOP_187_124 operator/.1_Pipeline_VITIS_LOOP_84_1 operator/.1_Pipeline_VITIS_LOOP_92_2 operator/.1_Pipeline_VITIS_LOOP_104_3 operator/.1 operator/.2_Pipeline_VITIS_LOOP_215_1 operator/.2_Pipeline_VITIS_LOOP_84_1 operator/.2_Pipeline_VITIS_LOOP_92_2 operator/.2_Pipeline_VITIS_LOOP_104_3 operator/.2 main_Pipeline_VITIS_LOOP_362_1 main_Pipeline_VITIS_LOOP_169_172 main_Pipeline_VITIS_LOOP_187_173 main_Pipeline_VITIS_LOOP_84_174 main_Pipeline_VITIS_LOOP_92_275 main_Pipeline_VITIS_LOOP_104_376 main_Pipeline_VITIS_LOOP_84_177 main_Pipeline_VITIS_LOOP_92_278 main_Pipeline_VITIS_LOOP_104_379 main_Pipeline_VITIS_LOOP_44_1 _sum.2_Pipeline_VITIS_LOOP_84_1 _sum.2_Pipeline_VITIS_LOOP_92_2 _sum.2_Pipeline_VITIS_LOOP_104_3 _sum.2 operator+.3 main
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_21_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.21 seconds; current allocated memory: 1.893 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_21_1 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_21_1 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_1.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_21_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_21_125 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_125.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.893 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_125 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_21_125 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_125 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_21_125 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_21_125 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_125_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_21_125 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_125_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_21_125 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_125.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_125 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_125.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_125 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_21_125 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_125 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_21_126 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_126.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.893 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_126 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_21_126 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_126 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_21_126 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_21_126 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_126_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_21_126 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_126_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_21_126 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_126.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_126 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_126.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_126 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_21_126 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_126 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_21_127 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_127.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.893 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_127 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_21_127 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_127 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_21_127 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_21_127 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_127_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_21_127 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_127_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_21_127 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_127.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_127 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_127.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_127 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_21_127 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_127 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_21_128 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_128.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.893 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_128 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_21_128 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_128 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_21_128 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_21_128 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_128_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_21_128 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_128_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_21_128 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_128.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_128 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_128.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_128 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_21_128 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_128 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_21_129 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_129.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_129'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.893 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_129 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_21_129 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_129 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_21_129 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_21_129 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_129_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_21_129 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_129_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_21_129 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_129.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_129 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_129.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_129 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_21_129 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_129 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_21_130 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_130.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_130'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.894 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_130 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_21_130 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_130 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_21_130 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_21_130 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_130_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_21_130 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_130_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_21_130 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_130.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_130 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_130.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_130 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_21_130 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_130 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_21_131 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_131.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.895 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_131 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_21_131 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_131 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_21_131 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_21_131 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_131_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_21_131 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_131_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_21_131 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_131.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_131 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_131.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_131 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_21_131 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_131 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_21_132 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_132.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_132'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.896 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_132 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_21_132 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_132 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_21_132 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_21_132 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_132_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_21_132 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_132_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_21_132 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_132.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_132 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_132.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_132 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_21_132 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_132 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_21_133 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_133.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_133'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.897 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_133 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_21_133 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_133 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_21_133 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_21_133 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_133_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_21_133 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_133_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_21_133 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_133.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_133 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_133.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_133 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_21_133 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_133 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_21_134 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_134.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_134'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.898 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_134 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_21_134 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_134 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_21_134 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_21_134 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_134_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_21_134 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_134_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_21_134 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_134.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_134 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_134.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_134 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_21_134 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_134 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_21_135 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_135.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_135'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.899 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_135 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_21_135 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_135 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_21_135 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_21_135 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_135_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_21_135 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_135_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_21_135 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_135.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_135 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_135.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_135 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_21_135 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_135 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_45_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_45_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_45_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.900 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_45_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_45_1 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_45_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_45_1 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_45_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_45_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_45_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_45_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_45_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_45_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_45_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_45_1.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_45_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_45_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_45_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sqrt -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/sqrt.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.902 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl sqrt -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_sqrt 
Execute       gen_rtl sqrt -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_sqrt 
Execute       syn_report -csynth -model sqrt -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sqrt -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sqrt -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -model sqrt -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/sqrt.adb 
Execute       db_write -model sqrt -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sqrt -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/sqrt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum_Pipeline_VITIS_LOOP_84_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.907 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_p_sum_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl _sum_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_p_sum_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model _sum_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _sum_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model _sum_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum_Pipeline_VITIS_LOOP_92_2 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.908 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_p_sum_Pipeline_VITIS_LOOP_92_2 
Execute       gen_rtl _sum_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_p_sum_Pipeline_VITIS_LOOP_92_2 
Execute       syn_report -csynth -model _sum_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_Pipeline_VITIS_LOOP_92_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_Pipeline_VITIS_LOOP_92_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _sum_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.adb 
Execute       db_write -model _sum_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum_Pipeline_VITIS_LOOP_104_3 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.910 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_p_sum_Pipeline_VITIS_LOOP_104_3 
Execute       gen_rtl _sum_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_p_sum_Pipeline_VITIS_LOOP_104_3 
Execute       syn_report -csynth -model _sum_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_Pipeline_VITIS_LOOP_104_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_Pipeline_VITIS_LOOP_104_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _sum_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.adb 
Execute       db_write -model _sum_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.912 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_p_sum 
Execute       gen_rtl _sum -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_p_sum 
Execute       syn_report -csynth -model _sum -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -model _sum -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum.adb 
Execute       db_write -model _sum -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+ -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_add.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.915 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+ -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_add 
Execute       gen_rtl operator+ -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_add 
Execute       syn_report -csynth -model operator+ -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_add_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+ -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_add_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+ -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_add.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model operator+ -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_add.adb 
Execute       db_write -model operator+ -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+ -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_add 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum.1_Pipeline_VITIS_LOOP_84_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.917 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum.1_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_p_sum_1_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl _sum.1_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_p_sum_1_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model _sum.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_1_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_1_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _sum.1_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model _sum.1_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum.1_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum.1_Pipeline_VITIS_LOOP_92_2 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.918 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum.1_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_p_sum_1_Pipeline_VITIS_LOOP_92_2 
Execute       gen_rtl _sum.1_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_p_sum_1_Pipeline_VITIS_LOOP_92_2 
Execute       syn_report -csynth -model _sum.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_1_Pipeline_VITIS_LOOP_92_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_1_Pipeline_VITIS_LOOP_92_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _sum.1_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.adb 
Execute       db_write -model _sum.1_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum.1_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum.1_Pipeline_VITIS_LOOP_104_3 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.920 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum.1_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_p_sum_1_Pipeline_VITIS_LOOP_104_3 
Execute       gen_rtl _sum.1_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_p_sum_1_Pipeline_VITIS_LOOP_104_3 
Execute       syn_report -csynth -model _sum.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_1_Pipeline_VITIS_LOOP_104_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_1_Pipeline_VITIS_LOOP_104_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _sum.1_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.adb 
Execute       db_write -model _sum.1_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum.1_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum.1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.922 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum.1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_p_sum_1 
Execute       gen_rtl _sum.1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_p_sum_1 
Execute       syn_report -csynth -model _sum.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model _sum.1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1.adb 
Execute       db_write -model _sum.1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum.1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.2_Pipeline_VITIS_LOOP_84_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.924 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.2_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_2_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl operator+.2_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_2_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model operator+.2_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.2_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.2_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+.2_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model operator+.2_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.2_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.2_Pipeline_VITIS_LOOP_92_2 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.925 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.2_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_2_Pipeline_VITIS_LOOP_92_2 
Execute       gen_rtl operator+.2_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_2_Pipeline_VITIS_LOOP_92_2 
Execute       syn_report -csynth -model operator+.2_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_92_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.2_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_92_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.2_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+.2_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.adb 
Execute       db_write -model operator+.2_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.2_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.2_Pipeline_VITIS_LOOP_104_3 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.927 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.2_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_2_Pipeline_VITIS_LOOP_104_3 
Execute       gen_rtl operator+.2_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_2_Pipeline_VITIS_LOOP_104_3 
Execute       syn_report -csynth -model operator+.2_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_104_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.2_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_104_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.2_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+.2_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.adb 
Execute       db_write -model operator+.2_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.2_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.2 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.929 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_2 
Execute       gen_rtl operator+.2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_2 
Execute       syn_report -csynth -model operator+.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       db_write -model operator+.2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2.adb 
Execute       db_write -model operator+.2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mul_body_Pipeline_VITIS_LOOP_84_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.933 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl mul_body_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_mul_body_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl mul_body_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_mul_body_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model mul_body_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mul_body_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mul_body_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mul_body_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model mul_body_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mul_body_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mul_body_Pipeline_VITIS_LOOP_92_2 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.934 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl mul_body_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_mul_body_Pipeline_VITIS_LOOP_92_2 
Execute       gen_rtl mul_body_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_mul_body_Pipeline_VITIS_LOOP_92_2 
Execute       syn_report -csynth -model mul_body_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_Pipeline_VITIS_LOOP_92_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mul_body_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_Pipeline_VITIS_LOOP_92_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mul_body_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mul_body_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.adb 
Execute       db_write -model mul_body_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mul_body_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mul_body_Pipeline_VITIS_LOOP_104_3 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.935 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl mul_body_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_mul_body_Pipeline_VITIS_LOOP_104_3 
Execute       gen_rtl mul_body_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_mul_body_Pipeline_VITIS_LOOP_104_3 
Execute       syn_report -csynth -model mul_body_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_Pipeline_VITIS_LOOP_104_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mul_body_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_Pipeline_VITIS_LOOP_104_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mul_body_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mul_body_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.adb 
Execute       db_write -model mul_body_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mul_body_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mul_body -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.938 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl mul_body -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_mul_body 
Execute       gen_rtl mul_body -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_mul_body 
Execute       syn_report -csynth -model mul_body -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mul_body -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mul_body -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -model mul_body -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body.adb 
Execute       db_write -model mul_body -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mul_body -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _mul -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.942 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl _mul -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_p_mul 
Execute       gen_rtl _mul -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_p_mul 
Execute       syn_report -csynth -model _mul -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_mul_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _mul -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_mul_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _mul -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _mul -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul.adb 
Execute       db_write -model _mul -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _mul -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _mul.161 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_161.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_161'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.944 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl _mul.161 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_p_mul_161 
Execute       gen_rtl _mul.161 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_p_mul_161 
Execute       syn_report -csynth -model _mul.161 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_mul_161_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _mul.161 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_mul_161_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _mul.161 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_161.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _mul.161 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_161.adb 
Execute       db_write -model _mul.161 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _mul.161 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_161 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1.1_Pipeline_VITIS_LOOP_84_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_1_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_1_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.947 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1.1_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_1_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl operator/.1.1_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_1_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model operator/.1.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_1_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_1_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.1.1_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model operator/.1.1_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1.1_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1.1_Pipeline_VITIS_LOOP_92_2 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_1_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_1_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.948 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1.1_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_1_Pipeline_VITIS_LOOP_92_2 
Execute       gen_rtl operator/.1.1_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_1_Pipeline_VITIS_LOOP_92_2 
Execute       syn_report -csynth -model operator/.1.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_1_Pipeline_VITIS_LOOP_92_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_1_Pipeline_VITIS_LOOP_92_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_92_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.1.1_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_92_2.adb 
Execute       db_write -model operator/.1.1_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1.1_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_92_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1.1_Pipeline_VITIS_LOOP_104_3 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_1_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_1_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.949 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1.1_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_1_Pipeline_VITIS_LOOP_104_3 
Execute       gen_rtl operator/.1.1_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_1_Pipeline_VITIS_LOOP_104_3 
Execute       syn_report -csynth -model operator/.1.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_1_Pipeline_VITIS_LOOP_104_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_1_Pipeline_VITIS_LOOP_104_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_104_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.1.1_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_104_3.adb 
Execute       db_write -model operator/.1.1_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1.1_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_104_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1.1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'operator_1_1/grp_fu_12725_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_1'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.952 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1.1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_1 
Execute       gen_rtl operator/.1.1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_1 
Execute       syn_report -csynth -model operator/.1.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.33 sec.
Execute       db_write -model operator/.1.1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1.adb 
Execute       db_write -model operator/.1.1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1.1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_53_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_53_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_53_1' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.956 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_53_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_53_1 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_53_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_53_1 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_53_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_53_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_53_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_53_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_53_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_53_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_53_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_53_1.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_53_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_53_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_53_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_458_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_458_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_458_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_458_1' pipeline 'VITIS_LOOP_458_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_458_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.957 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_458_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_458_1 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_458_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_458_1 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_458_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_458_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_458_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_458_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_458_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_458_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_458_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_458_1.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_458_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_458_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_458_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.1_Pipeline_VITIS_LOOP_84_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.959 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.1_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl operator+.1_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model operator+.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+.1_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model operator+.1_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.1_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.1_Pipeline_VITIS_LOOP_92_2 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.960 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.1_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_Pipeline_VITIS_LOOP_92_2 
Execute       gen_rtl operator+.1_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_Pipeline_VITIS_LOOP_92_2 
Execute       syn_report -csynth -model operator+.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_92_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_92_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+.1_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.adb 
Execute       db_write -model operator+.1_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.1_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.1_Pipeline_VITIS_LOOP_104_3 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.962 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.1_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_Pipeline_VITIS_LOOP_104_3 
Execute       gen_rtl operator+.1_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_Pipeline_VITIS_LOOP_104_3 
Execute       syn_report -csynth -model operator+.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_104_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_104_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+.1_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.adb 
Execute       db_write -model operator+.1_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.1_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_627_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.1_Pipeline_VITIS_LOOP_627_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_627_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_627_1' pipeline 'VITIS_LOOP_627_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_627_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.963 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.1_Pipeline_VITIS_LOOP_627_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_Pipeline_VITIS_LOOP_627_1 
Execute       gen_rtl operator+.1_Pipeline_VITIS_LOOP_627_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_Pipeline_VITIS_LOOP_627_1 
Execute       syn_report -csynth -model operator+.1_Pipeline_VITIS_LOOP_627_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_627_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.1_Pipeline_VITIS_LOOP_627_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_627_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.1_Pipeline_VITIS_LOOP_627_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_627_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+.1_Pipeline_VITIS_LOOP_627_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_627_1.adb 
Execute       db_write -model operator+.1_Pipeline_VITIS_LOOP_627_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.1_Pipeline_VITIS_LOOP_627_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_627_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.1_Pipeline_VITIS_LOOP_21_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.965 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.1_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_Pipeline_VITIS_LOOP_21_1 
Execute       gen_rtl operator+.1_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_Pipeline_VITIS_LOOP_21_1 
Execute       syn_report -csynth -model operator+.1_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_21_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.1_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_21_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.1_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+.1_Pipeline_VITIS_LOOP_21_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1.adb 
Execute       db_write -model operator+.1_Pipeline_VITIS_LOOP_21_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.1_Pipeline_VITIS_LOOP_21_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.967 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1 
Execute       gen_rtl operator+.1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1 
Execute       syn_report -csynth -model operator+.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model operator+.1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1.adb 
Execute       db_write -model operator+.1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_84_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.970 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_92_2 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.971 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_92_2 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_92_2 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_2.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_104_3 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.973 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_104_3 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_104_3 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_3.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_2_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1.2_Pipeline_VITIS_LOOP_84_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_2_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_2_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.974 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1.2_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_2_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl operator/.1.2_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_2_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model operator/.1.2_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_2_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1.2_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_2_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1.2_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.1.2_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model operator/.1.2_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1.2_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_2_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1.2_Pipeline_VITIS_LOOP_92_2 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_2_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_2_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.975 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1.2_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_2_Pipeline_VITIS_LOOP_92_2 
Execute       gen_rtl operator/.1.2_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_2_Pipeline_VITIS_LOOP_92_2 
Execute       syn_report -csynth -model operator/.1.2_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_2_Pipeline_VITIS_LOOP_92_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1.2_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_2_Pipeline_VITIS_LOOP_92_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1.2_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_92_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.1.2_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_92_2.adb 
Execute       db_write -model operator/.1.2_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1.2_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_92_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_2_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1.2_Pipeline_VITIS_LOOP_104_3 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_2_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_2_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.977 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1.2_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_2_Pipeline_VITIS_LOOP_104_3 
Execute       gen_rtl operator/.1.2_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_2_Pipeline_VITIS_LOOP_104_3 
Execute       syn_report -csynth -model operator/.1.2_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_2_Pipeline_VITIS_LOOP_104_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1.2_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_2_Pipeline_VITIS_LOOP_104_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1.2_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_104_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.1.2_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_104_3.adb 
Execute       db_write -model operator/.1.2_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1.2_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_104_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1.2 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.979 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1.2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_2 
Execute       gen_rtl operator/.1.2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_2 
Execute       syn_report -csynth -model operator/.1.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -model operator/.1.2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2.adb 
Execute       db_write -model operator/.1.2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1.2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/_Pipeline_VITIS_LOOP_84_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.981 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl operator/_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model operator/_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model operator/_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/_Pipeline_VITIS_LOOP_92_2 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.982 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_Pipeline_VITIS_LOOP_92_2 
Execute       gen_rtl operator/_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_Pipeline_VITIS_LOOP_92_2 
Execute       syn_report -csynth -model operator/_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_Pipeline_VITIS_LOOP_92_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_Pipeline_VITIS_LOOP_92_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.adb 
Execute       db_write -model operator/_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/_Pipeline_VITIS_LOOP_104_3 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.984 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_Pipeline_VITIS_LOOP_104_3 
Execute       gen_rtl operator/_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_Pipeline_VITIS_LOOP_104_3 
Execute       syn_report -csynth -model operator/_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_Pipeline_VITIS_LOOP_104_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_Pipeline_VITIS_LOOP_104_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.adb 
Execute       db_write -model operator/_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/ -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_div.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.987 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/ -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_div 
Execute       gen_rtl operator/ -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_div 
Execute       syn_report -csynth -model operator/ -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_div_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/ -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_div_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/ -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_div.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.35 sec.
Execute       db_write -model operator/ -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_div.adb 
Execute       db_write -model operator/ -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/ -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_div 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_68_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_68_1' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_68_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.993 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_68_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_68_1 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_68_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_68_1 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_68_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_68_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_68_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_68_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_68_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_68_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_68_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_68_1.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_68_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_68_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_68_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_497_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_497_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_497_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_497_1' pipeline 'VITIS_LOOP_497_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_497_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.994 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_497_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_497_1 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_497_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_497_1 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_497_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_497_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_497_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_497_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_497_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_497_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_497_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_497_1.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_497_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_497_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_497_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_311_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_311_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_311_1' pipeline 'VITIS_LOOP_311_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_311_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.996 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_311_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_311_1 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_311_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_311_1 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_311_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_311_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_311_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_311_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_311_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_311_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_1.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_311_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_311_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_315_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_315_2 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_315_2' pipeline 'VITIS_LOOP_315_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_315_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.998 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_315_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_315_2 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_315_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_315_2 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_315_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_315_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_315_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_315_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_315_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_315_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_2.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_315_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_315_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_84_136 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_136.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_136' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_136'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.999 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_136 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_84_136 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_136 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_84_136 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_84_136 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_136_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_84_136 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_136_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_84_136 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_136.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_136 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_136.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_136 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_84_136 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_136 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_92_237 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_237.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_237' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_237'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.001 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_237 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_92_237 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_237 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_92_237 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_92_237 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_237_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_92_237 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_237_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_92_237 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_237.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_237 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_237.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_237 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_92_237 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_237 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_104_338 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_338.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_338'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.001 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_338 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_104_338 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_338 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_104_338 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_104_338 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_338_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_104_338 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_338_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_104_338 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_338.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_338 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_338.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_338 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_104_338 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_338 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_311_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_311_139 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_139.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_311_139' pipeline 'VITIS_LOOP_311_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_311_139'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.003 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_311_139 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_311_139 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_311_139 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_311_139 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_311_139 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_311_139_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_311_139 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_311_139_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_311_139 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_139.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_311_139 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_139.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_311_139 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_311_139 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_139 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_315_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_315_240 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_240.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_315_240' pipeline 'VITIS_LOOP_315_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_315_240'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.004 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_315_240 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_315_240 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_315_240 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_315_240 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_315_240 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_315_240_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_315_240 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_315_240_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_315_240 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_240.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_315_240 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_240.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_315_240 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_315_240 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_240 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_84_141 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_141.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_141' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_141'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.005 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_141 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_84_141 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_141 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_84_141 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_84_141 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_141_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_84_141 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_141_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_84_141 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_141.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_141 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_141.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_141 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_84_141 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_141 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_92_242 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_242.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_242' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_242'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.007 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_242 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_92_242 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_242 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_92_242 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_92_242 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_242_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_92_242 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_242_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_92_242 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_242.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_242 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_242.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_242 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_92_242 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_242 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_104_343 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_343.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_343'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.007 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_343 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_104_343 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_343 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_104_343 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_104_343 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_343_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_104_343 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_343_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_104_343 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_343.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_343 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_343.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_343 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_104_343 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_343 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_169_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_169_1' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.010 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_169_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_169_1 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_169_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_169_1 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_169_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_169_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_169_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_1.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_169_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_169_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_187_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_187_1' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.011 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_187_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_187_1 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_187_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_187_1 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_187_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_187_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_187_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_1.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_187_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_187_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_84_144 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_144.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_144' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.012 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_144 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_84_144 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_144 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_84_144 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_84_144 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_144_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_84_144 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_144_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_84_144 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_144.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_144 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_144.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_144 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_84_144 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_144 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_92_245 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_245.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_245' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_245'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.014 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_245 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_92_245 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_245 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_92_245 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_92_245 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_245_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_92_245 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_245_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_92_245 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_245.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_245 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_245.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_245 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_92_245 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_245 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_104_346 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_346.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_346'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.014 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_346 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_104_346 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_346 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_104_346 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_104_346 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_346_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_104_346 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_346_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_104_346 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_346.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_346 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_346.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_346 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_104_346 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_346 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_215_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_215_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_215_1' pipeline 'VITIS_LOOP_215_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.016 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_215_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_215_1 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_215_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_215_1 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_215_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_215_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_215_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_215_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_215_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_215_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_215_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_215_1.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_215_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_215_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_215_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _mul.1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.017 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl _mul.1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_p_mul_1 
Execute       gen_rtl _mul.1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_p_mul_1 
Execute       syn_report -csynth -model _mul.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_mul_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _mul.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_mul_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _mul.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _mul.1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_1.adb 
Execute       db_write -model _mul.1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _mul.1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_84_147 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_147.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_147' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_147'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.020 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_147 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_84_147 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_147 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_84_147 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_84_147 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_147_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_84_147 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_147_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_84_147 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_147.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_147 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_147.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_147 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_84_147 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_147 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_92_248 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_248.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_248' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_248'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.021 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_248 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_92_248 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_248 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_92_248 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_92_248 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_248_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_92_248 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_248_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_92_248 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_248.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_248 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_248.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_248 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_92_248 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_248 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_104_349 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_349.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_349'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.022 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_349 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_104_349 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_349 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_104_349 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_104_349 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_349_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_104_349 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_349_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_104_349 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_349.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_349 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_349.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_349 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_104_349 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_349 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_84_150 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_150.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_150' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.024 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_150 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_84_150 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_150 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_84_150 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_84_150 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_150_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_84_150 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_150_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_84_150 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_150.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_150 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_150.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_150 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_84_150 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_150 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_92_251 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_251.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_251' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_251'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.025 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_251 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_92_251 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_251 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_92_251 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_92_251 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_251_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_92_251 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_251_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_92_251 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_251.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_251 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_251.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_251 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_92_251 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_251 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_104_352 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_352.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_352'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.026 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_352 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_104_352 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_352 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_104_352 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_104_352 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_352_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_104_352 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_352_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_104_352 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_352.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_352 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_352.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_352 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_104_352 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_352 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_627_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_627_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_627_1' pipeline 'VITIS_LOOP_627_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_627_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.027 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_627_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_627_1 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_627_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_627_1 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_627_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_627_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_627_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_627_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_627_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_627_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_1.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_627_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_627_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_84_153 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_153.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_153' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_153'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.029 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_153 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_84_153 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_153 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_84_153 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_84_153 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_153_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_84_153 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_153_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_84_153 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_153.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_153 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_153.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_153 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_84_153 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_153 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_92_254 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_254.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_254' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_254'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.030 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_254 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_92_254 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_254 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_92_254 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_92_254 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_254_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_92_254 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_254_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_92_254 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_254.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_254 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_254.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_254 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_92_254 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_254 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_104_355 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_355.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_355'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.031 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_355 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_104_355 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_355 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_104_355 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_104_355 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_355_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_104_355 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_355_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_104_355 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_355.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_355 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_355.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_355 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_104_355 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_355 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_627_156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_627_156 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_156.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_627_156' pipeline 'VITIS_LOOP_627_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_627_156'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.032 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_627_156 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_627_156 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_627_156 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_627_156 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_627_156 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_627_156_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_627_156 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_627_156_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_627_156 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_156.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_627_156 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_156.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_627_156 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_627_156 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_156 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_84_157 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_157.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_157' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_157'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.034 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_157 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_84_157 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_157 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_84_157 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_84_157 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_157_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_84_157 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_157_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_84_157 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_157.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_157 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_157.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_157 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_84_157 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_157 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_92_258 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_258.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_258' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_258'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.035 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_258 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_92_258 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_258 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_92_258 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_92_258 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_258_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_92_258 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_258_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_92_258 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_258.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_258 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_258.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_258 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_92_258 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_258 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_104_359 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_359.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_359'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.036 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_359 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_104_359 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_359 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_104_359 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_104_359 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_359_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_104_359 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_359_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_104_359 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_359.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_359 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_359.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_359 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_104_359 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_359 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_84_160 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_160.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_160' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_160'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.037 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_160 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_84_160 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_160 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_84_160 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_84_160 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_160_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_84_160 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_160_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_84_160 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_160.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_160 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_160.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_160 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_84_160 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_160 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_92_261 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_261.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_261' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_261'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.039 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_261 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_92_261 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_261 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_92_261 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_92_261 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_261_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_92_261 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_261_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_92_261 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_261.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_261 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_261.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_261 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_92_261 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_261 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_104_362 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_362.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_362'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.039 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_362 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_104_362 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_362 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_104_362 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_104_362 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_362_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_104_362 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_362_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_104_362 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_362.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_362 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_362.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_362 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_104_362 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_362 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_21_163 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_163.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_163'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.040 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_163 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_21_163 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_163 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_21_163 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_21_163 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_163_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_21_163 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_163_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_21_163 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_163.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_163 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_163.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_163 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_21_163 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_163 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_21_164 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_164.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_164'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.041 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_164 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_21_164 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_164 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_21_164 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_21_164 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_164_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_21_164 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_164_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_21_164 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_164.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_164 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_164.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_164 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_21_164 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_164 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_21_165 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_165.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_165'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.042 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_165 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_21_165 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_165 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_21_165 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_21_165 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_165_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_21_165 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_165_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_21_165 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_165.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_165 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_165.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_165 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_21_165 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_165 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mul_body.1_Pipeline_VITIS_LOOP_169_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_1_Pipeline_VITIS_LOOP_169_1' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_169_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.045 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl mul_body.1_Pipeline_VITIS_LOOP_169_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_mul_body_1_Pipeline_VITIS_LOOP_169_1 
Execute       gen_rtl mul_body.1_Pipeline_VITIS_LOOP_169_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_mul_body_1_Pipeline_VITIS_LOOP_169_1 
Execute       syn_report -csynth -model mul_body.1_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_1_Pipeline_VITIS_LOOP_169_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mul_body.1_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_1_Pipeline_VITIS_LOOP_169_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mul_body.1_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_169_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mul_body.1_Pipeline_VITIS_LOOP_169_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_169_1.adb 
Execute       db_write -model mul_body.1_Pipeline_VITIS_LOOP_169_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mul_body.1_Pipeline_VITIS_LOOP_169_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_169_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mul_body.1_Pipeline_VITIS_LOOP_187_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_1_Pipeline_VITIS_LOOP_187_1' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.046 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl mul_body.1_Pipeline_VITIS_LOOP_187_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_mul_body_1_Pipeline_VITIS_LOOP_187_1 
Execute       gen_rtl mul_body.1_Pipeline_VITIS_LOOP_187_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_mul_body_1_Pipeline_VITIS_LOOP_187_1 
Execute       syn_report -csynth -model mul_body.1_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_1_Pipeline_VITIS_LOOP_187_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mul_body.1_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_1_Pipeline_VITIS_LOOP_187_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mul_body.1_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_187_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mul_body.1_Pipeline_VITIS_LOOP_187_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_187_1.adb 
Execute       db_write -model mul_body.1_Pipeline_VITIS_LOOP_187_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mul_body.1_Pipeline_VITIS_LOOP_187_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_187_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mul_body.1_Pipeline_VITIS_LOOP_21_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.047 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl mul_body.1_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_mul_body_1_Pipeline_VITIS_LOOP_21_1 
Execute       gen_rtl mul_body.1_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_mul_body_1_Pipeline_VITIS_LOOP_21_1 
Execute       syn_report -csynth -model mul_body.1_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_1_Pipeline_VITIS_LOOP_21_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mul_body.1_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_1_Pipeline_VITIS_LOOP_21_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mul_body.1_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_21_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mul_body.1_Pipeline_VITIS_LOOP_21_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_21_1.adb 
Execute       db_write -model mul_body.1_Pipeline_VITIS_LOOP_21_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mul_body.1_Pipeline_VITIS_LOOP_21_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_21_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mul_body.1_Pipeline_VITIS_LOOP_84_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_1_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.048 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl mul_body.1_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_mul_body_1_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl mul_body.1_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_mul_body_1_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model mul_body.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_1_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mul_body.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_1_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mul_body.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mul_body.1_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model mul_body.1_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mul_body.1_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mul_body.1_Pipeline_VITIS_LOOP_92_2 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_1_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.049 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl mul_body.1_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_mul_body_1_Pipeline_VITIS_LOOP_92_2 
Execute       gen_rtl mul_body.1_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_mul_body_1_Pipeline_VITIS_LOOP_92_2 
Execute       syn_report -csynth -model mul_body.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_1_Pipeline_VITIS_LOOP_92_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mul_body.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_1_Pipeline_VITIS_LOOP_92_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mul_body.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_92_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mul_body.1_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_92_2.adb 
Execute       db_write -model mul_body.1_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mul_body.1_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_92_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mul_body.1_Pipeline_VITIS_LOOP_104_3 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_1_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.051 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl mul_body.1_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_mul_body_1_Pipeline_VITIS_LOOP_104_3 
Execute       gen_rtl mul_body.1_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_mul_body_1_Pipeline_VITIS_LOOP_104_3 
Execute       syn_report -csynth -model mul_body.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_1_Pipeline_VITIS_LOOP_104_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mul_body.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_1_Pipeline_VITIS_LOOP_104_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mul_body.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_104_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mul_body.1_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_104_3.adb 
Execute       db_write -model mul_body.1_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mul_body.1_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_104_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mul_body.1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_body_1/grp_fu_12725_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_body_1/grp_fu_4190_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.053 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl mul_body.1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_mul_body_1 
Execute       gen_rtl mul_body.1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_mul_body_1 
Execute       syn_report -csynth -model mul_body.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mul_body.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/mul_body_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mul_body.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model mul_body.1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1.adb 
Execute       db_write -model mul_body.1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mul_body.1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_169_166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_169_166 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_166.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_169_166' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_169_166'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.056 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_169_166 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_169_166 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_169_166 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_169_166 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_169_166 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_169_166_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_169_166 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_169_166_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_169_166 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_166.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_169_166 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_166.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_169_166 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_169_166 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_166 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_187_167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_187_167 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_167.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_187_167' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_187_167'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.057 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_187_167 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_187_167 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_187_167 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_187_167 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_187_167 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_187_167_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_187_167 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_187_167_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_187_167 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_167.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_187_167 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_167.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_187_167 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_187_167 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_167 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_84_168 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_168.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_168' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_168'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.058 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_168 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_84_168 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_168 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_84_168 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_84_168 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_168_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_84_168 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_168_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_84_168 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_168.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_168 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_168.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_168 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_84_168 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_168 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_92_269 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_269.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_269' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_269'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.060 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_269 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_92_269 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_269 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_92_269 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_92_269 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_269_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_92_269 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_269_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_92_269 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_269.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_269 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_269.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_269 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_92_269 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_269 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_104_370 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_370.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_104_370' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_370'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.061 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_370 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_104_370 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_370 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_104_370 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_104_370 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_370_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_104_370 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_370_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_104_370 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_370.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_370 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_370.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_370 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_104_370 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_370 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_21_171 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_171.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_171'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.062 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_171 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_21_171 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_21_171 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_21_171 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_21_171 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_171_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_21_171 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_21_171_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_21_171 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_171.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_171 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_171.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_21_171 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_21_171 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_171 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_21_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1_Pipeline_VITIS_LOOP_21_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_21_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.063 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_Pipeline_VITIS_LOOP_21_1_s 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_Pipeline_VITIS_LOOP_21_1_s 
Execute       syn_report -csynth -model operator/.1_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_21_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_21_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_21_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1_s.adb 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_21_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1_Pipeline_VITIS_LOOP_21_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_791_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1_Pipeline_VITIS_LOOP_791_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_791_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_791_1' pipeline 'VITIS_LOOP_791_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_791_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.065 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_791_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_Pipeline_VITIS_LOOP_791_1 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_791_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_Pipeline_VITIS_LOOP_791_1 
Execute       syn_report -csynth -model operator/.1_Pipeline_VITIS_LOOP_791_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_791_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1_Pipeline_VITIS_LOOP_791_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_791_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1_Pipeline_VITIS_LOOP_791_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_791_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_791_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_791_1.adb 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_791_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1_Pipeline_VITIS_LOOP_791_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_791_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1_Pipeline_VITIS_LOOP_34_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_34_1' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.066 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_34_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_Pipeline_VITIS_LOOP_34_1 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_34_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_Pipeline_VITIS_LOOP_34_1 
Execute       syn_report -csynth -model operator/.1_Pipeline_VITIS_LOOP_34_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_34_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1_Pipeline_VITIS_LOOP_34_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_34_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1_Pipeline_VITIS_LOOP_34_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_34_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_34_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_34_1.adb 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_34_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1_Pipeline_VITIS_LOOP_34_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_34_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1_Pipeline_VITIS_LOOP_169_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_169_1' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.068 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_169_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_Pipeline_VITIS_LOOP_169_1 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_169_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_Pipeline_VITIS_LOOP_169_1 
Execute       syn_report -csynth -model operator/.1_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_169_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_169_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_169_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_1.adb 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_169_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1_Pipeline_VITIS_LOOP_169_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1_Pipeline_VITIS_LOOP_187_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_187_1' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.069 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_187_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_Pipeline_VITIS_LOOP_187_1 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_187_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_Pipeline_VITIS_LOOP_187_1 
Execute       syn_report -csynth -model operator/.1_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_187_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_187_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_187_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_1.adb 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_187_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1_Pipeline_VITIS_LOOP_187_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_169_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1_Pipeline_VITIS_LOOP_169_123 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_123.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_169_123' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_169_123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.071 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_169_123 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_Pipeline_VITIS_LOOP_169_123 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_169_123 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_Pipeline_VITIS_LOOP_169_123 
Execute       syn_report -csynth -model operator/.1_Pipeline_VITIS_LOOP_169_123 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_169_123_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1_Pipeline_VITIS_LOOP_169_123 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_169_123_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1_Pipeline_VITIS_LOOP_169_123 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_123.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_169_123 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_123.adb 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_169_123 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1_Pipeline_VITIS_LOOP_169_123 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_123 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_187_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1_Pipeline_VITIS_LOOP_187_124 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_124.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_187_124' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_187_124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.073 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_187_124 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_Pipeline_VITIS_LOOP_187_124 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_187_124 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_Pipeline_VITIS_LOOP_187_124 
Execute       syn_report -csynth -model operator/.1_Pipeline_VITIS_LOOP_187_124 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_187_124_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1_Pipeline_VITIS_LOOP_187_124 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_187_124_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1_Pipeline_VITIS_LOOP_187_124 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_124.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_187_124 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_124.adb 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_187_124 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1_Pipeline_VITIS_LOOP_187_124 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_124 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_84_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1_Pipeline_VITIS_LOOP_84_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_84_1_s' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_84_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.074 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_Pipeline_VITIS_LOOP_84_1_s 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_Pipeline_VITIS_LOOP_84_1_s 
Execute       syn_report -csynth -model operator/.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_84_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_84_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1_s.adb 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_92_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1_Pipeline_VITIS_LOOP_92_2 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_92_2_s' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_92_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.075 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_Pipeline_VITIS_LOOP_92_2_s 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_Pipeline_VITIS_LOOP_92_2_s 
Execute       syn_report -csynth -model operator/.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_92_2_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_92_2_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2_s.adb 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_104_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1_Pipeline_VITIS_LOOP_104_3 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_104_3_s' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_104_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.077 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_Pipeline_VITIS_LOOP_104_3_s 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_Pipeline_VITIS_LOOP_104_3_s 
Execute       syn_report -csynth -model operator/.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_104_3_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_104_3_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3_s.adb 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'operator_1_s/grp_fu_4194_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_s'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.079 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_1_s 
Execute       gen_rtl operator/.1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_1_s 
Execute       syn_report -csynth -model operator/.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.29 sec.
Execute       db_write -model operator/.1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_s.adb 
Execute       db_write -model operator/.1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.2_Pipeline_VITIS_LOOP_215_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_215_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_215_1' pipeline 'VITIS_LOOP_215_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.082 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.2_Pipeline_VITIS_LOOP_215_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_2_Pipeline_VITIS_LOOP_215_1 
Execute       gen_rtl operator/.2_Pipeline_VITIS_LOOP_215_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_2_Pipeline_VITIS_LOOP_215_1 
Execute       syn_report -csynth -model operator/.2_Pipeline_VITIS_LOOP_215_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_215_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.2_Pipeline_VITIS_LOOP_215_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_215_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.2_Pipeline_VITIS_LOOP_215_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_215_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.2_Pipeline_VITIS_LOOP_215_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_215_1.adb 
Execute       db_write -model operator/.2_Pipeline_VITIS_LOOP_215_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.2_Pipeline_VITIS_LOOP_215_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_215_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_84_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.2_Pipeline_VITIS_LOOP_84_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_84_1_s' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_84_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.083 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.2_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_2_Pipeline_VITIS_LOOP_84_1_s 
Execute       gen_rtl operator/.2_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_2_Pipeline_VITIS_LOOP_84_1_s 
Execute       syn_report -csynth -model operator/.2_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_84_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.2_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_84_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.2_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.2_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.adb 
Execute       db_write -model operator/.2_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.2_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_92_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.2_Pipeline_VITIS_LOOP_92_2 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_92_2_s' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_92_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.085 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.2_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_2_Pipeline_VITIS_LOOP_92_2_s 
Execute       gen_rtl operator/.2_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_2_Pipeline_VITIS_LOOP_92_2_s 
Execute       syn_report -csynth -model operator/.2_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_92_2_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.2_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_92_2_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.2_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.2_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.adb 
Execute       db_write -model operator/.2_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.2_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_104_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.2_Pipeline_VITIS_LOOP_104_3 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_104_3_s' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_104_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.087 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.2_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_2_Pipeline_VITIS_LOOP_104_3_s 
Execute       gen_rtl operator/.2_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_2_Pipeline_VITIS_LOOP_104_3_s 
Execute       syn_report -csynth -model operator/.2_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_104_3_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.2_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_104_3_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.2_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.2_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.adb 
Execute       db_write -model operator/.2_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.2_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.2 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.089 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_2_s 
Execute       gen_rtl operator/.2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_2_s 
Execute       syn_report -csynth -model operator/.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_2_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_2_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -model operator/.2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_s.adb 
Execute       db_write -model operator/.2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_362_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_362_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_362_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_362_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.091 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_362_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_362_1 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_362_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_362_1 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_362_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_362_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_362_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_362_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_362_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_362_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_362_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_362_1.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_362_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_362_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_362_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_169_172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_169_172 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_172.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_169_172' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_169_172'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.094 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_169_172 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_169_172 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_169_172 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_169_172 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_169_172 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_169_172_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_169_172 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_169_172_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_169_172 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_172.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_169_172 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_172.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_169_172 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_169_172 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_172 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_187_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_187_173 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_173.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_187_173' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_187_173'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.094 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_187_173 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_187_173 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_187_173 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_187_173 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_187_173 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_187_173_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_187_173 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_187_173_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_187_173 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_173.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_187_173 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_173.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_187_173 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_187_173 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_173 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_84_174 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_174.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_174' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_174'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.096 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_174 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_84_174 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_174 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_84_174 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_84_174 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_174_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_84_174 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_174_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_84_174 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_174.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_174 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_174.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_174 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_84_174 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_174 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_92_275 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_275.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_275' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_275'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.098 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_275 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_92_275 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_275 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_92_275 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_92_275 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_275_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_92_275 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_275_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_92_275 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_275.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_275 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_275.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_275 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_92_275 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_275 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_104_376 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_376.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_104_376' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_376'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.099 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_376 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_104_376 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_376 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_104_376 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_104_376 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_376_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_104_376 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_376_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_104_376 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_376.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_376 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_376.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_376 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_104_376 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_376 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_84_177 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_177.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_177' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_177'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.100 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_177 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_84_177 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_84_177 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_84_177 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_84_177 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_177_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_84_177 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_84_177_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_84_177 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_177.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_177 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_177.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_84_177 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_84_177 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_177 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_92_278 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_278.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_278' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_278'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.102 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_278 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_92_278 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_92_278 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_92_278 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_92_278 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_278_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_92_278 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_92_278_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_92_278 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_278.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_278 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_278.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_92_278 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_92_278 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_278 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_104_379 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_379.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_104_379' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_379'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.104 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_379 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_104_379 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_104_379 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_104_379 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_104_379 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_379_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_104_379 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_104_379_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_104_379 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_379.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_379 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_379.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_104_379 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_104_379 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_379 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main_Pipeline_VITIS_LOOP_44_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_44_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_44_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.104 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_44_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_main_Pipeline_VITIS_LOOP_44_1 
Execute       gen_rtl main_Pipeline_VITIS_LOOP_44_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_main_Pipeline_VITIS_LOOP_44_1 
Execute       syn_report -csynth -model main_Pipeline_VITIS_LOOP_44_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_44_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main_Pipeline_VITIS_LOOP_44_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_Pipeline_VITIS_LOOP_44_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main_Pipeline_VITIS_LOOP_44_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_44_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model main_Pipeline_VITIS_LOOP_44_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_44_1.adb 
Execute       db_write -model main_Pipeline_VITIS_LOOP_44_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_Pipeline_VITIS_LOOP_44_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_44_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_2_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum.2_Pipeline_VITIS_LOOP_84_1 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_2_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_2_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.106 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum.2_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_p_sum_2_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl _sum.2_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_p_sum_2_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model _sum.2_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_2_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum.2_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_2_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum.2_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _sum.2_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model _sum.2_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum.2_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_2_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum.2_Pipeline_VITIS_LOOP_92_2 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_2_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_2_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.107 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum.2_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_p_sum_2_Pipeline_VITIS_LOOP_92_2 
Execute       gen_rtl _sum.2_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_p_sum_2_Pipeline_VITIS_LOOP_92_2 
Execute       syn_report -csynth -model _sum.2_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_2_Pipeline_VITIS_LOOP_92_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum.2_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_2_Pipeline_VITIS_LOOP_92_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum.2_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_92_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _sum.2_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_92_2.adb 
Execute       db_write -model _sum.2_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum.2_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_92_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_2_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum.2_Pipeline_VITIS_LOOP_104_3 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_2_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_2_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.109 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum.2_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_p_sum_2_Pipeline_VITIS_LOOP_104_3 
Execute       gen_rtl _sum.2_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_p_sum_2_Pipeline_VITIS_LOOP_104_3 
Execute       syn_report -csynth -model _sum.2_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_2_Pipeline_VITIS_LOOP_104_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum.2_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_2_Pipeline_VITIS_LOOP_104_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum.2_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_104_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _sum.2_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_104_3.adb 
Execute       db_write -model _sum.2_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum.2_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_104_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum.2 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.110 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum.2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_p_sum_2 
Execute       gen_rtl _sum.2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_p_sum_2 
Execute       syn_report -csynth -model _sum.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/p_sum_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -model _sum.2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2.adb 
Execute       db_write -model _sum.2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum.2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.3 -top_prefix main_ -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.113 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main_operator_3 
Execute       gen_rtl operator+.3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main_operator_3 
Execute       syn_report -csynth -model operator+.3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/operator_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model operator+.3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_3.adb 
Execute       db_write -model operator+.3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main -top_prefix  -sub_prefix main_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'v' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
Command       create_rtl_model done; 0.57 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 2.136 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main -istop -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/vhdl/main 
Command       gen_rtl done; 0.66 sec.
Execute       gen_rtl main -istop -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/verilog/main 
Command       gen_rtl done; 0.34 sec.
Execute       syn_report -csynth -model main -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.33 sec.
Execute       syn_report -rtlxml -model main -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/main_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.32 sec.
Execute       syn_report -verbosereport -model main -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.36 sec.
Execute       db_write -model main -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.adb 
Command       db_write done; 0.45 sec.
Execute       db_write -model main -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info main -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main 
Execute       export_constraint_db -f -tool general -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.constraint.tcl 
Execute       syn_report -designview -model main -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.design.xml 
Command       syn_report done; 2.8 sec.
Execute       syn_report -csynthDesign -model main -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model main -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model main -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks main 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain main 
INFO-FLOW: Model list for RTL component generation: main_Pipeline_VITIS_LOOP_21_1 main_Pipeline_VITIS_LOOP_21_125 main_Pipeline_VITIS_LOOP_21_126 main_Pipeline_VITIS_LOOP_21_127 main_Pipeline_VITIS_LOOP_21_128 main_Pipeline_VITIS_LOOP_21_129 main_Pipeline_VITIS_LOOP_21_130 main_Pipeline_VITIS_LOOP_21_131 main_Pipeline_VITIS_LOOP_21_132 main_Pipeline_VITIS_LOOP_21_133 main_Pipeline_VITIS_LOOP_21_134 main_Pipeline_VITIS_LOOP_21_135 main_Pipeline_VITIS_LOOP_45_1 sqrt _sum_Pipeline_VITIS_LOOP_84_1 _sum_Pipeline_VITIS_LOOP_92_2 _sum_Pipeline_VITIS_LOOP_104_3 _sum operator+ _sum.1_Pipeline_VITIS_LOOP_84_1 _sum.1_Pipeline_VITIS_LOOP_92_2 _sum.1_Pipeline_VITIS_LOOP_104_3 _sum.1 operator+.2_Pipeline_VITIS_LOOP_84_1 operator+.2_Pipeline_VITIS_LOOP_92_2 operator+.2_Pipeline_VITIS_LOOP_104_3 operator+.2 mul_body_Pipeline_VITIS_LOOP_84_1 mul_body_Pipeline_VITIS_LOOP_92_2 mul_body_Pipeline_VITIS_LOOP_104_3 mul_body _mul _mul.161 operator/.1.1_Pipeline_VITIS_LOOP_84_1 operator/.1.1_Pipeline_VITIS_LOOP_92_2 operator/.1.1_Pipeline_VITIS_LOOP_104_3 operator/.1.1 main_Pipeline_VITIS_LOOP_53_1 main_Pipeline_VITIS_LOOP_458_1 operator+.1_Pipeline_VITIS_LOOP_84_1 operator+.1_Pipeline_VITIS_LOOP_92_2 operator+.1_Pipeline_VITIS_LOOP_104_3 operator+.1_Pipeline_VITIS_LOOP_627_1 operator+.1_Pipeline_VITIS_LOOP_21_1 operator+.1 main_Pipeline_VITIS_LOOP_84_1 main_Pipeline_VITIS_LOOP_92_2 main_Pipeline_VITIS_LOOP_104_3 operator/.1.2_Pipeline_VITIS_LOOP_84_1 operator/.1.2_Pipeline_VITIS_LOOP_92_2 operator/.1.2_Pipeline_VITIS_LOOP_104_3 operator/.1.2 operator/_Pipeline_VITIS_LOOP_84_1 operator/_Pipeline_VITIS_LOOP_92_2 operator/_Pipeline_VITIS_LOOP_104_3 operator/ main_Pipeline_VITIS_LOOP_68_1 main_Pipeline_VITIS_LOOP_497_1 main_Pipeline_VITIS_LOOP_311_1 main_Pipeline_VITIS_LOOP_315_2 main_Pipeline_VITIS_LOOP_84_136 main_Pipeline_VITIS_LOOP_92_237 main_Pipeline_VITIS_LOOP_104_338 main_Pipeline_VITIS_LOOP_311_139 main_Pipeline_VITIS_LOOP_315_240 main_Pipeline_VITIS_LOOP_84_141 main_Pipeline_VITIS_LOOP_92_242 main_Pipeline_VITIS_LOOP_104_343 main_Pipeline_VITIS_LOOP_169_1 main_Pipeline_VITIS_LOOP_187_1 main_Pipeline_VITIS_LOOP_84_144 main_Pipeline_VITIS_LOOP_92_245 main_Pipeline_VITIS_LOOP_104_346 main_Pipeline_VITIS_LOOP_215_1 _mul.1 main_Pipeline_VITIS_LOOP_84_147 main_Pipeline_VITIS_LOOP_92_248 main_Pipeline_VITIS_LOOP_104_349 main_Pipeline_VITIS_LOOP_84_150 main_Pipeline_VITIS_LOOP_92_251 main_Pipeline_VITIS_LOOP_104_352 main_Pipeline_VITIS_LOOP_627_1 main_Pipeline_VITIS_LOOP_84_153 main_Pipeline_VITIS_LOOP_92_254 main_Pipeline_VITIS_LOOP_104_355 main_Pipeline_VITIS_LOOP_627_156 main_Pipeline_VITIS_LOOP_84_157 main_Pipeline_VITIS_LOOP_92_258 main_Pipeline_VITIS_LOOP_104_359 main_Pipeline_VITIS_LOOP_84_160 main_Pipeline_VITIS_LOOP_92_261 main_Pipeline_VITIS_LOOP_104_362 main_Pipeline_VITIS_LOOP_21_163 main_Pipeline_VITIS_LOOP_21_164 main_Pipeline_VITIS_LOOP_21_165 mul_body.1_Pipeline_VITIS_LOOP_169_1 mul_body.1_Pipeline_VITIS_LOOP_187_1 mul_body.1_Pipeline_VITIS_LOOP_21_1 mul_body.1_Pipeline_VITIS_LOOP_84_1 mul_body.1_Pipeline_VITIS_LOOP_92_2 mul_body.1_Pipeline_VITIS_LOOP_104_3 mul_body.1 main_Pipeline_VITIS_LOOP_169_166 main_Pipeline_VITIS_LOOP_187_167 main_Pipeline_VITIS_LOOP_84_168 main_Pipeline_VITIS_LOOP_92_269 main_Pipeline_VITIS_LOOP_104_370 main_Pipeline_VITIS_LOOP_21_171 operator/.1_Pipeline_VITIS_LOOP_21_1 operator/.1_Pipeline_VITIS_LOOP_791_1 operator/.1_Pipeline_VITIS_LOOP_34_1 operator/.1_Pipeline_VITIS_LOOP_169_1 operator/.1_Pipeline_VITIS_LOOP_187_1 operator/.1_Pipeline_VITIS_LOOP_169_123 operator/.1_Pipeline_VITIS_LOOP_187_124 operator/.1_Pipeline_VITIS_LOOP_84_1 operator/.1_Pipeline_VITIS_LOOP_92_2 operator/.1_Pipeline_VITIS_LOOP_104_3 operator/.1 operator/.2_Pipeline_VITIS_LOOP_215_1 operator/.2_Pipeline_VITIS_LOOP_84_1 operator/.2_Pipeline_VITIS_LOOP_92_2 operator/.2_Pipeline_VITIS_LOOP_104_3 operator/.2 main_Pipeline_VITIS_LOOP_362_1 main_Pipeline_VITIS_LOOP_169_172 main_Pipeline_VITIS_LOOP_187_173 main_Pipeline_VITIS_LOOP_84_174 main_Pipeline_VITIS_LOOP_92_275 main_Pipeline_VITIS_LOOP_104_376 main_Pipeline_VITIS_LOOP_84_177 main_Pipeline_VITIS_LOOP_92_278 main_Pipeline_VITIS_LOOP_104_379 main_Pipeline_VITIS_LOOP_44_1 _sum.2_Pipeline_VITIS_LOOP_84_1 _sum.2_Pipeline_VITIS_LOOP_92_2 _sum.2_Pipeline_VITIS_LOOP_104_3 _sum.2 operator+.3 main
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_21_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO-FLOW: Found component main_mux_32_32_1_1.
INFO-FLOW: Append model main_mux_32_32_1_1
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_21_125] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_125.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_21_126] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_126.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_21_127] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_127.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_21_128] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_128.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_21_129] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_129.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_21_130] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_130.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_21_131] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_131.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_21_132] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_132.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_21_133] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_133.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_21_134] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_134.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_21_135] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_135.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_45_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_45_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sqrt] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/sqrt.compgen.tcl 
INFO-FLOW: Found component main_fsqrt_32ns_32ns_32_8_no_dsp_1.
INFO-FLOW: Append model main_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: Found component main_sqrt_aux_RAM_AUTO_1R1W.
INFO-FLOW: Append model main_sqrt_aux_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [p_sum_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_sum_Pipeline_VITIS_LOOP_92_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_sum_Pipeline_VITIS_LOOP_104_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_sum] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum.compgen.tcl 
INFO-FLOW: Handling components in module [operator_add] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_add.compgen.tcl 
INFO-FLOW: Handling components in module [p_sum_1_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_sum_1_Pipeline_VITIS_LOOP_92_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_sum_1_Pipeline_VITIS_LOOP_104_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_sum_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1.compgen.tcl 
INFO-FLOW: Handling components in module [operator_2_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_2_Pipeline_VITIS_LOOP_92_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_2_Pipeline_VITIS_LOOP_104_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2.compgen.tcl 
INFO-FLOW: Handling components in module [mul_body_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mul_body_Pipeline_VITIS_LOOP_92_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mul_body_Pipeline_VITIS_LOOP_104_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mul_body] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body.compgen.tcl 
INFO-FLOW: Handling components in module [p_mul] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul.compgen.tcl 
INFO-FLOW: Handling components in module [p_mul_161] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_161.compgen.tcl 
INFO-FLOW: Handling components in module [operator_1_1_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_1_Pipeline_VITIS_LOOP_92_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_1_Pipeline_VITIS_LOOP_104_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1.compgen.tcl 
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_53_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_53_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_458_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_458_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_Pipeline_VITIS_LOOP_92_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_Pipeline_VITIS_LOOP_104_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_Pipeline_VITIS_LOOP_627_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_627_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_Pipeline_VITIS_LOOP_21_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1.compgen.tcl 
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_92_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_104_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_2_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_2_Pipeline_VITIS_LOOP_92_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_2_Pipeline_VITIS_LOOP_104_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2.compgen.tcl 
INFO-FLOW: Handling components in module [operator_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_Pipeline_VITIS_LOOP_92_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_Pipeline_VITIS_LOOP_104_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_div] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_div.compgen.tcl 
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_68_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_497_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_497_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_311_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_315_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_2.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_84_136] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_136.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_92_237] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_237.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_104_338] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_338.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_311_139] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_139.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_315_240] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_240.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_84_141] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_141.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_92_242] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_242.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_104_343] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_343.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_169_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_187_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_84_144] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_144.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_92_245] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_245.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_104_346] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_346.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_215_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_215_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_mul_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_1.compgen.tcl 
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_84_147] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_147.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_92_248] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_248.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_104_349] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_349.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_84_150] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_150.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_92_251] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_251.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_104_352] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_352.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_627_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_84_153] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_153.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_92_254] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_254.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_104_355] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_355.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_627_156] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_156.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_84_157] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_157.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_92_258] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_258.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_104_359] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_359.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_84_160] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_160.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_92_261] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_261.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_104_362] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_362.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_21_163] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_163.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_21_164] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_164.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_21_165] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_165.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mul_body_1_Pipeline_VITIS_LOOP_169_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mul_body_1_Pipeline_VITIS_LOOP_187_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mul_body_1_Pipeline_VITIS_LOOP_21_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mul_body_1_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mul_body_1_Pipeline_VITIS_LOOP_92_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mul_body_1_Pipeline_VITIS_LOOP_104_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mul_body_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1.compgen.tcl 
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_169_166] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_166.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_187_167] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_167.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_84_168] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_168.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_92_269] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_269.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_104_370] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_370.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_21_171] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_171.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_Pipeline_VITIS_LOOP_21_1_s] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1_s.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_Pipeline_VITIS_LOOP_791_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_791_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_Pipeline_VITIS_LOOP_34_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_Pipeline_VITIS_LOOP_169_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_Pipeline_VITIS_LOOP_187_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_Pipeline_VITIS_LOOP_169_123] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_123.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_Pipeline_VITIS_LOOP_187_124] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_124.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_Pipeline_VITIS_LOOP_84_1_s] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1_s.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_Pipeline_VITIS_LOOP_92_2_s] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2_s.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_Pipeline_VITIS_LOOP_104_3_s] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3_s.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_s] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [operator_2_Pipeline_VITIS_LOOP_215_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_215_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_2_Pipeline_VITIS_LOOP_84_1_s] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_2_Pipeline_VITIS_LOOP_92_2_s] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_2_Pipeline_VITIS_LOOP_104_3_s] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_2_s] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_362_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_362_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_169_172] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_172.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_187_173] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_173.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_84_174] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_174.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_92_275] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_275.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_104_376] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_376.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_84_177] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_177.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_92_278] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_278.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_104_379] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_379.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_Pipeline_VITIS_LOOP_44_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_44_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_sum_2_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_sum_2_Pipeline_VITIS_LOOP_92_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_sum_2_Pipeline_VITIS_LOOP_104_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_sum_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2.compgen.tcl 
INFO-FLOW: Handling components in module [operator_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_3.compgen.tcl 
INFO-FLOW: Handling components in module [main] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.compgen.tcl 
INFO-FLOW: Found component main_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model main_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component main_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model main_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component main_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model main_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component main_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model main_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component main_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model main_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component main_uitofp_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model main_uitofp_32ns_32_4_no_dsp_1
INFO-FLOW: Found component main_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model main_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component main_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model main_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component main_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model main_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component main_v_ROM_AUTO_1R.
INFO-FLOW: Append model main_v_ROM_AUTO_1R
INFO-FLOW: Found component main_b_p_RAM_AUTO_1R1W.
INFO-FLOW: Append model main_b_p_RAM_AUTO_1R1W
INFO-FLOW: Found component main_b_num_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model main_b_num_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component main_r_p_RAM_AUTO_1R1W.
INFO-FLOW: Append model main_r_p_RAM_AUTO_1R1W
INFO-FLOW: Found component main_r_num_RAM_AUTO_1R1W.
INFO-FLOW: Append model main_r_num_RAM_AUTO_1R1W
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_21_125
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_21_126
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_21_127
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_21_128
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_21_129
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_21_130
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_21_131
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_21_132
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_21_133
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_21_134
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_21_135
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_45_1
INFO-FLOW: Append model sqrt
INFO-FLOW: Append model p_sum_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model p_sum_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: Append model p_sum_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: Append model p_sum
INFO-FLOW: Append model operator_add
INFO-FLOW: Append model p_sum_1_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model p_sum_1_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: Append model p_sum_1_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: Append model p_sum_1
INFO-FLOW: Append model operator_2_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model operator_2_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: Append model operator_2_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: Append model operator_2
INFO-FLOW: Append model mul_body_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model mul_body_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: Append model mul_body_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: Append model mul_body
INFO-FLOW: Append model p_mul
INFO-FLOW: Append model p_mul_161
INFO-FLOW: Append model operator_1_1_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model operator_1_1_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: Append model operator_1_1_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: Append model operator_1_1
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_53_1
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_458_1
INFO-FLOW: Append model operator_1_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model operator_1_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: Append model operator_1_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: Append model operator_1_Pipeline_VITIS_LOOP_627_1
INFO-FLOW: Append model operator_1_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: Append model operator_1
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: Append model operator_1_2_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model operator_1_2_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: Append model operator_1_2_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: Append model operator_1_2
INFO-FLOW: Append model operator_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model operator_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: Append model operator_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: Append model operator_div
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_68_1
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_497_1
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_311_1
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_315_2
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_84_136
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_92_237
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_104_338
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_311_139
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_315_240
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_84_141
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_92_242
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_104_343
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_169_1
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_187_1
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_84_144
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_92_245
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_104_346
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_215_1
INFO-FLOW: Append model p_mul_1
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_84_147
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_92_248
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_104_349
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_84_150
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_92_251
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_104_352
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_627_1
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_84_153
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_92_254
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_104_355
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_627_156
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_84_157
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_92_258
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_104_359
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_84_160
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_92_261
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_104_362
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_21_163
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_21_164
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_21_165
INFO-FLOW: Append model mul_body_1_Pipeline_VITIS_LOOP_169_1
INFO-FLOW: Append model mul_body_1_Pipeline_VITIS_LOOP_187_1
INFO-FLOW: Append model mul_body_1_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: Append model mul_body_1_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model mul_body_1_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: Append model mul_body_1_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: Append model mul_body_1
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_169_166
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_187_167
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_84_168
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_92_269
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_104_370
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_21_171
INFO-FLOW: Append model operator_1_Pipeline_VITIS_LOOP_21_1_s
INFO-FLOW: Append model operator_1_Pipeline_VITIS_LOOP_791_1
INFO-FLOW: Append model operator_1_Pipeline_VITIS_LOOP_34_1
INFO-FLOW: Append model operator_1_Pipeline_VITIS_LOOP_169_1
INFO-FLOW: Append model operator_1_Pipeline_VITIS_LOOP_187_1
INFO-FLOW: Append model operator_1_Pipeline_VITIS_LOOP_169_123
INFO-FLOW: Append model operator_1_Pipeline_VITIS_LOOP_187_124
INFO-FLOW: Append model operator_1_Pipeline_VITIS_LOOP_84_1_s
INFO-FLOW: Append model operator_1_Pipeline_VITIS_LOOP_92_2_s
INFO-FLOW: Append model operator_1_Pipeline_VITIS_LOOP_104_3_s
INFO-FLOW: Append model operator_1_s
INFO-FLOW: Append model operator_2_Pipeline_VITIS_LOOP_215_1
INFO-FLOW: Append model operator_2_Pipeline_VITIS_LOOP_84_1_s
INFO-FLOW: Append model operator_2_Pipeline_VITIS_LOOP_92_2_s
INFO-FLOW: Append model operator_2_Pipeline_VITIS_LOOP_104_3_s
INFO-FLOW: Append model operator_2_s
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_362_1
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_169_172
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_187_173
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_84_174
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_92_275
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_104_376
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_84_177
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_92_278
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_104_379
INFO-FLOW: Append model main_Pipeline_VITIS_LOOP_44_1
INFO-FLOW: Append model p_sum_2_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model p_sum_2_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: Append model p_sum_2_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: Append model p_sum_2
INFO-FLOW: Append model operator_3
INFO-FLOW: Append model main
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: main_mux_32_32_1_1 main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_fsqrt_32ns_32ns_32_8_no_dsp_1 main_sqrt_aux_RAM_AUTO_1R1W main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_faddfsub_32ns_32ns_32_4_full_dsp_1 main_fadd_32ns_32ns_32_4_full_dsp_1 main_fmul_32ns_32ns_32_3_max_dsp_1 main_fmul_32ns_32ns_32_3_max_dsp_1 main_fdiv_32ns_32ns_32_9_no_dsp_1 main_uitofp_32ns_32_4_no_dsp_1 main_fcmp_32ns_32ns_1_2_no_dsp_1 main_fadd_32ns_32ns_32_4_full_dsp_1 main_fmul_32ns_32ns_32_3_max_dsp_1 main_v_ROM_AUTO_1R main_b_p_RAM_AUTO_1R1W main_b_num_RAM_1WNR_AUTO_1R1W main_r_p_RAM_AUTO_1R1W main_r_num_RAM_AUTO_1R1W main_Pipeline_VITIS_LOOP_21_1 main_Pipeline_VITIS_LOOP_21_125 main_Pipeline_VITIS_LOOP_21_126 main_Pipeline_VITIS_LOOP_21_127 main_Pipeline_VITIS_LOOP_21_128 main_Pipeline_VITIS_LOOP_21_129 main_Pipeline_VITIS_LOOP_21_130 main_Pipeline_VITIS_LOOP_21_131 main_Pipeline_VITIS_LOOP_21_132 main_Pipeline_VITIS_LOOP_21_133 main_Pipeline_VITIS_LOOP_21_134 main_Pipeline_VITIS_LOOP_21_135 main_Pipeline_VITIS_LOOP_45_1 sqrt p_sum_Pipeline_VITIS_LOOP_84_1 p_sum_Pipeline_VITIS_LOOP_92_2 p_sum_Pipeline_VITIS_LOOP_104_3 p_sum operator_add p_sum_1_Pipeline_VITIS_LOOP_84_1 p_sum_1_Pipeline_VITIS_LOOP_92_2 p_sum_1_Pipeline_VITIS_LOOP_104_3 p_sum_1 operator_2_Pipeline_VITIS_LOOP_84_1 operator_2_Pipeline_VITIS_LOOP_92_2 operator_2_Pipeline_VITIS_LOOP_104_3 operator_2 mul_body_Pipeline_VITIS_LOOP_84_1 mul_body_Pipeline_VITIS_LOOP_92_2 mul_body_Pipeline_VITIS_LOOP_104_3 mul_body p_mul p_mul_161 operator_1_1_Pipeline_VITIS_LOOP_84_1 operator_1_1_Pipeline_VITIS_LOOP_92_2 operator_1_1_Pipeline_VITIS_LOOP_104_3 operator_1_1 main_Pipeline_VITIS_LOOP_53_1 main_Pipeline_VITIS_LOOP_458_1 operator_1_Pipeline_VITIS_LOOP_84_1 operator_1_Pipeline_VITIS_LOOP_92_2 operator_1_Pipeline_VITIS_LOOP_104_3 operator_1_Pipeline_VITIS_LOOP_627_1 operator_1_Pipeline_VITIS_LOOP_21_1 operator_1 main_Pipeline_VITIS_LOOP_84_1 main_Pipeline_VITIS_LOOP_92_2 main_Pipeline_VITIS_LOOP_104_3 operator_1_2_Pipeline_VITIS_LOOP_84_1 operator_1_2_Pipeline_VITIS_LOOP_92_2 operator_1_2_Pipeline_VITIS_LOOP_104_3 operator_1_2 operator_Pipeline_VITIS_LOOP_84_1 operator_Pipeline_VITIS_LOOP_92_2 operator_Pipeline_VITIS_LOOP_104_3 operator_div main_Pipeline_VITIS_LOOP_68_1 main_Pipeline_VITIS_LOOP_497_1 main_Pipeline_VITIS_LOOP_311_1 main_Pipeline_VITIS_LOOP_315_2 main_Pipeline_VITIS_LOOP_84_136 main_Pipeline_VITIS_LOOP_92_237 main_Pipeline_VITIS_LOOP_104_338 main_Pipeline_VITIS_LOOP_311_139 main_Pipeline_VITIS_LOOP_315_240 main_Pipeline_VITIS_LOOP_84_141 main_Pipeline_VITIS_LOOP_92_242 main_Pipeline_VITIS_LOOP_104_343 main_Pipeline_VITIS_LOOP_169_1 main_Pipeline_VITIS_LOOP_187_1 main_Pipeline_VITIS_LOOP_84_144 main_Pipeline_VITIS_LOOP_92_245 main_Pipeline_VITIS_LOOP_104_346 main_Pipeline_VITIS_LOOP_215_1 p_mul_1 main_Pipeline_VITIS_LOOP_84_147 main_Pipeline_VITIS_LOOP_92_248 main_Pipeline_VITIS_LOOP_104_349 main_Pipeline_VITIS_LOOP_84_150 main_Pipeline_VITIS_LOOP_92_251 main_Pipeline_VITIS_LOOP_104_352 main_Pipeline_VITIS_LOOP_627_1 main_Pipeline_VITIS_LOOP_84_153 main_Pipeline_VITIS_LOOP_92_254 main_Pipeline_VITIS_LOOP_104_355 main_Pipeline_VITIS_LOOP_627_156 main_Pipeline_VITIS_LOOP_84_157 main_Pipeline_VITIS_LOOP_92_258 main_Pipeline_VITIS_LOOP_104_359 main_Pipeline_VITIS_LOOP_84_160 main_Pipeline_VITIS_LOOP_92_261 main_Pipeline_VITIS_LOOP_104_362 main_Pipeline_VITIS_LOOP_21_163 main_Pipeline_VITIS_LOOP_21_164 main_Pipeline_VITIS_LOOP_21_165 mul_body_1_Pipeline_VITIS_LOOP_169_1 mul_body_1_Pipeline_VITIS_LOOP_187_1 mul_body_1_Pipeline_VITIS_LOOP_21_1 mul_body_1_Pipeline_VITIS_LOOP_84_1 mul_body_1_Pipeline_VITIS_LOOP_92_2 mul_body_1_Pipeline_VITIS_LOOP_104_3 mul_body_1 main_Pipeline_VITIS_LOOP_169_166 main_Pipeline_VITIS_LOOP_187_167 main_Pipeline_VITIS_LOOP_84_168 main_Pipeline_VITIS_LOOP_92_269 main_Pipeline_VITIS_LOOP_104_370 main_Pipeline_VITIS_LOOP_21_171 operator_1_Pipeline_VITIS_LOOP_21_1_s operator_1_Pipeline_VITIS_LOOP_791_1 operator_1_Pipeline_VITIS_LOOP_34_1 operator_1_Pipeline_VITIS_LOOP_169_1 operator_1_Pipeline_VITIS_LOOP_187_1 operator_1_Pipeline_VITIS_LOOP_169_123 operator_1_Pipeline_VITIS_LOOP_187_124 operator_1_Pipeline_VITIS_LOOP_84_1_s operator_1_Pipeline_VITIS_LOOP_92_2_s operator_1_Pipeline_VITIS_LOOP_104_3_s operator_1_s operator_2_Pipeline_VITIS_LOOP_215_1 operator_2_Pipeline_VITIS_LOOP_84_1_s operator_2_Pipeline_VITIS_LOOP_92_2_s operator_2_Pipeline_VITIS_LOOP_104_3_s operator_2_s main_Pipeline_VITIS_LOOP_362_1 main_Pipeline_VITIS_LOOP_169_172 main_Pipeline_VITIS_LOOP_187_173 main_Pipeline_VITIS_LOOP_84_174 main_Pipeline_VITIS_LOOP_92_275 main_Pipeline_VITIS_LOOP_104_376 main_Pipeline_VITIS_LOOP_84_177 main_Pipeline_VITIS_LOOP_92_278 main_Pipeline_VITIS_LOOP_104_379 main_Pipeline_VITIS_LOOP_44_1 p_sum_2_Pipeline_VITIS_LOOP_84_1 p_sum_2_Pipeline_VITIS_LOOP_92_2 p_sum_2_Pipeline_VITIS_LOOP_104_3 p_sum_2 operator_3 main
INFO-FLOW: Generating /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model main_mux_32_32_1_1
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: To file: write model main_sqrt_aux_RAM_AUTO_1R1W
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model main_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model main_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model main_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model main_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model main_uitofp_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model main_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model main_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model main_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model main_v_ROM_AUTO_1R
INFO-FLOW: To file: write model main_b_p_RAM_AUTO_1R1W
INFO-FLOW: To file: write model main_b_num_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model main_r_p_RAM_AUTO_1R1W
INFO-FLOW: To file: write model main_r_num_RAM_AUTO_1R1W
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_21_125
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_21_126
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_21_127
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_21_128
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_21_129
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_21_130
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_21_131
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_21_132
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_21_133
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_21_134
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_21_135
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_45_1
INFO-FLOW: To file: write model sqrt
INFO-FLOW: To file: write model p_sum_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model p_sum_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: To file: write model p_sum_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: To file: write model p_sum
INFO-FLOW: To file: write model operator_add
INFO-FLOW: To file: write model p_sum_1_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model p_sum_1_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: To file: write model p_sum_1_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: To file: write model p_sum_1
INFO-FLOW: To file: write model operator_2_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model operator_2_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: To file: write model operator_2_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: To file: write model operator_2
INFO-FLOW: To file: write model mul_body_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model mul_body_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: To file: write model mul_body_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: To file: write model mul_body
INFO-FLOW: To file: write model p_mul
INFO-FLOW: To file: write model p_mul_161
INFO-FLOW: To file: write model operator_1_1_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model operator_1_1_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: To file: write model operator_1_1_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: To file: write model operator_1_1
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_53_1
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_458_1
INFO-FLOW: To file: write model operator_1_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model operator_1_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: To file: write model operator_1_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: To file: write model operator_1_Pipeline_VITIS_LOOP_627_1
INFO-FLOW: To file: write model operator_1_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: To file: write model operator_1
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: To file: write model operator_1_2_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model operator_1_2_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: To file: write model operator_1_2_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: To file: write model operator_1_2
INFO-FLOW: To file: write model operator_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model operator_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: To file: write model operator_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: To file: write model operator_div
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_68_1
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_497_1
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_311_1
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_315_2
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_84_136
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_92_237
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_104_338
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_311_139
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_315_240
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_84_141
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_92_242
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_104_343
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_169_1
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_187_1
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_84_144
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_92_245
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_104_346
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_215_1
INFO-FLOW: To file: write model p_mul_1
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_84_147
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_92_248
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_104_349
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_84_150
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_92_251
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_104_352
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_627_1
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_84_153
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_92_254
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_104_355
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_627_156
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_84_157
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_92_258
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_104_359
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_84_160
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_92_261
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_104_362
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_21_163
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_21_164
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_21_165
INFO-FLOW: To file: write model mul_body_1_Pipeline_VITIS_LOOP_169_1
INFO-FLOW: To file: write model mul_body_1_Pipeline_VITIS_LOOP_187_1
INFO-FLOW: To file: write model mul_body_1_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: To file: write model mul_body_1_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model mul_body_1_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: To file: write model mul_body_1_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: To file: write model mul_body_1
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_169_166
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_187_167
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_84_168
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_92_269
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_104_370
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_21_171
INFO-FLOW: To file: write model operator_1_Pipeline_VITIS_LOOP_21_1_s
INFO-FLOW: To file: write model operator_1_Pipeline_VITIS_LOOP_791_1
INFO-FLOW: To file: write model operator_1_Pipeline_VITIS_LOOP_34_1
INFO-FLOW: To file: write model operator_1_Pipeline_VITIS_LOOP_169_1
INFO-FLOW: To file: write model operator_1_Pipeline_VITIS_LOOP_187_1
INFO-FLOW: To file: write model operator_1_Pipeline_VITIS_LOOP_169_123
INFO-FLOW: To file: write model operator_1_Pipeline_VITIS_LOOP_187_124
INFO-FLOW: To file: write model operator_1_Pipeline_VITIS_LOOP_84_1_s
INFO-FLOW: To file: write model operator_1_Pipeline_VITIS_LOOP_92_2_s
INFO-FLOW: To file: write model operator_1_Pipeline_VITIS_LOOP_104_3_s
INFO-FLOW: To file: write model operator_1_s
INFO-FLOW: To file: write model operator_2_Pipeline_VITIS_LOOP_215_1
INFO-FLOW: To file: write model operator_2_Pipeline_VITIS_LOOP_84_1_s
INFO-FLOW: To file: write model operator_2_Pipeline_VITIS_LOOP_92_2_s
INFO-FLOW: To file: write model operator_2_Pipeline_VITIS_LOOP_104_3_s
INFO-FLOW: To file: write model operator_2_s
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_362_1
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_169_172
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_187_173
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_84_174
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_92_275
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_104_376
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_84_177
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_92_278
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_104_379
INFO-FLOW: To file: write model main_Pipeline_VITIS_LOOP_44_1
INFO-FLOW: To file: write model p_sum_2_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model p_sum_2_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: To file: write model p_sum_2_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: To file: write model p_sum_2
INFO-FLOW: To file: write model operator_3
INFO-FLOW: To file: write model main
INFO-FLOW: Generating /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vhdl' dstVlogDir='/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/vlog' tclDir='/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db' modelList='main_mux_32_32_1_1
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_fsqrt_32ns_32ns_32_8_no_dsp_1
main_sqrt_aux_RAM_AUTO_1R1W
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_faddfsub_32ns_32ns_32_4_full_dsp_1
main_fadd_32ns_32ns_32_4_full_dsp_1
main_fmul_32ns_32ns_32_3_max_dsp_1
main_fmul_32ns_32ns_32_3_max_dsp_1
main_fdiv_32ns_32ns_32_9_no_dsp_1
main_uitofp_32ns_32_4_no_dsp_1
main_fcmp_32ns_32ns_1_2_no_dsp_1
main_fadd_32ns_32ns_32_4_full_dsp_1
main_fmul_32ns_32ns_32_3_max_dsp_1
main_v_ROM_AUTO_1R
main_b_p_RAM_AUTO_1R1W
main_b_num_RAM_1WNR_AUTO_1R1W
main_r_p_RAM_AUTO_1R1W
main_r_num_RAM_AUTO_1R1W
main_Pipeline_VITIS_LOOP_21_1
main_Pipeline_VITIS_LOOP_21_125
main_Pipeline_VITIS_LOOP_21_126
main_Pipeline_VITIS_LOOP_21_127
main_Pipeline_VITIS_LOOP_21_128
main_Pipeline_VITIS_LOOP_21_129
main_Pipeline_VITIS_LOOP_21_130
main_Pipeline_VITIS_LOOP_21_131
main_Pipeline_VITIS_LOOP_21_132
main_Pipeline_VITIS_LOOP_21_133
main_Pipeline_VITIS_LOOP_21_134
main_Pipeline_VITIS_LOOP_21_135
main_Pipeline_VITIS_LOOP_45_1
sqrt
p_sum_Pipeline_VITIS_LOOP_84_1
p_sum_Pipeline_VITIS_LOOP_92_2
p_sum_Pipeline_VITIS_LOOP_104_3
p_sum
operator_add
p_sum_1_Pipeline_VITIS_LOOP_84_1
p_sum_1_Pipeline_VITIS_LOOP_92_2
p_sum_1_Pipeline_VITIS_LOOP_104_3
p_sum_1
operator_2_Pipeline_VITIS_LOOP_84_1
operator_2_Pipeline_VITIS_LOOP_92_2
operator_2_Pipeline_VITIS_LOOP_104_3
operator_2
mul_body_Pipeline_VITIS_LOOP_84_1
mul_body_Pipeline_VITIS_LOOP_92_2
mul_body_Pipeline_VITIS_LOOP_104_3
mul_body
p_mul
p_mul_161
operator_1_1_Pipeline_VITIS_LOOP_84_1
operator_1_1_Pipeline_VITIS_LOOP_92_2
operator_1_1_Pipeline_VITIS_LOOP_104_3
operator_1_1
main_Pipeline_VITIS_LOOP_53_1
main_Pipeline_VITIS_LOOP_458_1
operator_1_Pipeline_VITIS_LOOP_84_1
operator_1_Pipeline_VITIS_LOOP_92_2
operator_1_Pipeline_VITIS_LOOP_104_3
operator_1_Pipeline_VITIS_LOOP_627_1
operator_1_Pipeline_VITIS_LOOP_21_1
operator_1
main_Pipeline_VITIS_LOOP_84_1
main_Pipeline_VITIS_LOOP_92_2
main_Pipeline_VITIS_LOOP_104_3
operator_1_2_Pipeline_VITIS_LOOP_84_1
operator_1_2_Pipeline_VITIS_LOOP_92_2
operator_1_2_Pipeline_VITIS_LOOP_104_3
operator_1_2
operator_Pipeline_VITIS_LOOP_84_1
operator_Pipeline_VITIS_LOOP_92_2
operator_Pipeline_VITIS_LOOP_104_3
operator_div
main_Pipeline_VITIS_LOOP_68_1
main_Pipeline_VITIS_LOOP_497_1
main_Pipeline_VITIS_LOOP_311_1
main_Pipeline_VITIS_LOOP_315_2
main_Pipeline_VITIS_LOOP_84_136
main_Pipeline_VITIS_LOOP_92_237
main_Pipeline_VITIS_LOOP_104_338
main_Pipeline_VITIS_LOOP_311_139
main_Pipeline_VITIS_LOOP_315_240
main_Pipeline_VITIS_LOOP_84_141
main_Pipeline_VITIS_LOOP_92_242
main_Pipeline_VITIS_LOOP_104_343
main_Pipeline_VITIS_LOOP_169_1
main_Pipeline_VITIS_LOOP_187_1
main_Pipeline_VITIS_LOOP_84_144
main_Pipeline_VITIS_LOOP_92_245
main_Pipeline_VITIS_LOOP_104_346
main_Pipeline_VITIS_LOOP_215_1
p_mul_1
main_Pipeline_VITIS_LOOP_84_147
main_Pipeline_VITIS_LOOP_92_248
main_Pipeline_VITIS_LOOP_104_349
main_Pipeline_VITIS_LOOP_84_150
main_Pipeline_VITIS_LOOP_92_251
main_Pipeline_VITIS_LOOP_104_352
main_Pipeline_VITIS_LOOP_627_1
main_Pipeline_VITIS_LOOP_84_153
main_Pipeline_VITIS_LOOP_92_254
main_Pipeline_VITIS_LOOP_104_355
main_Pipeline_VITIS_LOOP_627_156
main_Pipeline_VITIS_LOOP_84_157
main_Pipeline_VITIS_LOOP_92_258
main_Pipeline_VITIS_LOOP_104_359
main_Pipeline_VITIS_LOOP_84_160
main_Pipeline_VITIS_LOOP_92_261
main_Pipeline_VITIS_LOOP_104_362
main_Pipeline_VITIS_LOOP_21_163
main_Pipeline_VITIS_LOOP_21_164
main_Pipeline_VITIS_LOOP_21_165
mul_body_1_Pipeline_VITIS_LOOP_169_1
mul_body_1_Pipeline_VITIS_LOOP_187_1
mul_body_1_Pipeline_VITIS_LOOP_21_1
mul_body_1_Pipeline_VITIS_LOOP_84_1
mul_body_1_Pipeline_VITIS_LOOP_92_2
mul_body_1_Pipeline_VITIS_LOOP_104_3
mul_body_1
main_Pipeline_VITIS_LOOP_169_166
main_Pipeline_VITIS_LOOP_187_167
main_Pipeline_VITIS_LOOP_84_168
main_Pipeline_VITIS_LOOP_92_269
main_Pipeline_VITIS_LOOP_104_370
main_Pipeline_VITIS_LOOP_21_171
operator_1_Pipeline_VITIS_LOOP_21_1_s
operator_1_Pipeline_VITIS_LOOP_791_1
operator_1_Pipeline_VITIS_LOOP_34_1
operator_1_Pipeline_VITIS_LOOP_169_1
operator_1_Pipeline_VITIS_LOOP_187_1
operator_1_Pipeline_VITIS_LOOP_169_123
operator_1_Pipeline_VITIS_LOOP_187_124
operator_1_Pipeline_VITIS_LOOP_84_1_s
operator_1_Pipeline_VITIS_LOOP_92_2_s
operator_1_Pipeline_VITIS_LOOP_104_3_s
operator_1_s
operator_2_Pipeline_VITIS_LOOP_215_1
operator_2_Pipeline_VITIS_LOOP_84_1_s
operator_2_Pipeline_VITIS_LOOP_92_2_s
operator_2_Pipeline_VITIS_LOOP_104_3_s
operator_2_s
main_Pipeline_VITIS_LOOP_362_1
main_Pipeline_VITIS_LOOP_169_172
main_Pipeline_VITIS_LOOP_187_173
main_Pipeline_VITIS_LOOP_84_174
main_Pipeline_VITIS_LOOP_92_275
main_Pipeline_VITIS_LOOP_104_376
main_Pipeline_VITIS_LOOP_84_177
main_Pipeline_VITIS_LOOP_92_278
main_Pipeline_VITIS_LOOP_104_379
main_Pipeline_VITIS_LOOP_44_1
p_sum_2_Pipeline_VITIS_LOOP_84_1
p_sum_2_Pipeline_VITIS_LOOP_92_2
p_sum_2_Pipeline_VITIS_LOOP_104_3
p_sum_2
operator_3
main
' expOnly='0'
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_125.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_126.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_127.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_128.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_129.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_130.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_131.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_132.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_133.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_134.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_135.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_45_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'main_sqrt_aux_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_add.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_161.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_53_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_458_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_627_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_div.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_497_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_136.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_237.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_338.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_139.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_240.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_141.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_242.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_343.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_144.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_245.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_346.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_215_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_147.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_248.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_349.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_150.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_251.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_352.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_153.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_254.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_355.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_156.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_157.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_258.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_359.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_160.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_261.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_362.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_163.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_164.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_165.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_166.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_167.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_168.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_269.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_370.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_171.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1_s.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_791_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_123.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_124.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1_s.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2_s.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3_s.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_s.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_215_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_s.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_362_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_172.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_173.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_174.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_275.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_376.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_177.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_278.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_379.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_44_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'main_v_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'main_b_p_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'main_b_num_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'main_r_p_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'main_r_num_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Command       ap_source done; 0.23 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10.18 seconds. CPU system time: 0.12 seconds. Elapsed time: 10.32 seconds; current allocated memory: 2.181 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='main_mux_32_32_1_1
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_fsqrt_32ns_32ns_32_8_no_dsp_1
main_sqrt_aux_RAM_AUTO_1R1W
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_faddfsub_32ns_32ns_32_4_full_dsp_1
main_fadd_32ns_32ns_32_4_full_dsp_1
main_fmul_32ns_32ns_32_3_max_dsp_1
main_fmul_32ns_32ns_32_3_max_dsp_1
main_fdiv_32ns_32ns_32_9_no_dsp_1
main_uitofp_32ns_32_4_no_dsp_1
main_fcmp_32ns_32ns_1_2_no_dsp_1
main_fadd_32ns_32ns_32_4_full_dsp_1
main_fmul_32ns_32ns_32_3_max_dsp_1
main_v_ROM_AUTO_1R
main_b_p_RAM_AUTO_1R1W
main_b_num_RAM_1WNR_AUTO_1R1W
main_r_p_RAM_AUTO_1R1W
main_r_num_RAM_AUTO_1R1W
main_Pipeline_VITIS_LOOP_21_1
main_Pipeline_VITIS_LOOP_21_125
main_Pipeline_VITIS_LOOP_21_126
main_Pipeline_VITIS_LOOP_21_127
main_Pipeline_VITIS_LOOP_21_128
main_Pipeline_VITIS_LOOP_21_129
main_Pipeline_VITIS_LOOP_21_130
main_Pipeline_VITIS_LOOP_21_131
main_Pipeline_VITIS_LOOP_21_132
main_Pipeline_VITIS_LOOP_21_133
main_Pipeline_VITIS_LOOP_21_134
main_Pipeline_VITIS_LOOP_21_135
main_Pipeline_VITIS_LOOP_45_1
sqrt
p_sum_Pipeline_VITIS_LOOP_84_1
p_sum_Pipeline_VITIS_LOOP_92_2
p_sum_Pipeline_VITIS_LOOP_104_3
p_sum
operator_add
p_sum_1_Pipeline_VITIS_LOOP_84_1
p_sum_1_Pipeline_VITIS_LOOP_92_2
p_sum_1_Pipeline_VITIS_LOOP_104_3
p_sum_1
operator_2_Pipeline_VITIS_LOOP_84_1
operator_2_Pipeline_VITIS_LOOP_92_2
operator_2_Pipeline_VITIS_LOOP_104_3
operator_2
mul_body_Pipeline_VITIS_LOOP_84_1
mul_body_Pipeline_VITIS_LOOP_92_2
mul_body_Pipeline_VITIS_LOOP_104_3
mul_body
p_mul
p_mul_161
operator_1_1_Pipeline_VITIS_LOOP_84_1
operator_1_1_Pipeline_VITIS_LOOP_92_2
operator_1_1_Pipeline_VITIS_LOOP_104_3
operator_1_1
main_Pipeline_VITIS_LOOP_53_1
main_Pipeline_VITIS_LOOP_458_1
operator_1_Pipeline_VITIS_LOOP_84_1
operator_1_Pipeline_VITIS_LOOP_92_2
operator_1_Pipeline_VITIS_LOOP_104_3
operator_1_Pipeline_VITIS_LOOP_627_1
operator_1_Pipeline_VITIS_LOOP_21_1
operator_1
main_Pipeline_VITIS_LOOP_84_1
main_Pipeline_VITIS_LOOP_92_2
main_Pipeline_VITIS_LOOP_104_3
operator_1_2_Pipeline_VITIS_LOOP_84_1
operator_1_2_Pipeline_VITIS_LOOP_92_2
operator_1_2_Pipeline_VITIS_LOOP_104_3
operator_1_2
operator_Pipeline_VITIS_LOOP_84_1
operator_Pipeline_VITIS_LOOP_92_2
operator_Pipeline_VITIS_LOOP_104_3
operator_div
main_Pipeline_VITIS_LOOP_68_1
main_Pipeline_VITIS_LOOP_497_1
main_Pipeline_VITIS_LOOP_311_1
main_Pipeline_VITIS_LOOP_315_2
main_Pipeline_VITIS_LOOP_84_136
main_Pipeline_VITIS_LOOP_92_237
main_Pipeline_VITIS_LOOP_104_338
main_Pipeline_VITIS_LOOP_311_139
main_Pipeline_VITIS_LOOP_315_240
main_Pipeline_VITIS_LOOP_84_141
main_Pipeline_VITIS_LOOP_92_242
main_Pipeline_VITIS_LOOP_104_343
main_Pipeline_VITIS_LOOP_169_1
main_Pipeline_VITIS_LOOP_187_1
main_Pipeline_VITIS_LOOP_84_144
main_Pipeline_VITIS_LOOP_92_245
main_Pipeline_VITIS_LOOP_104_346
main_Pipeline_VITIS_LOOP_215_1
p_mul_1
main_Pipeline_VITIS_LOOP_84_147
main_Pipeline_VITIS_LOOP_92_248
main_Pipeline_VITIS_LOOP_104_349
main_Pipeline_VITIS_LOOP_84_150
main_Pipeline_VITIS_LOOP_92_251
main_Pipeline_VITIS_LOOP_104_352
main_Pipeline_VITIS_LOOP_627_1
main_Pipeline_VITIS_LOOP_84_153
main_Pipeline_VITIS_LOOP_92_254
main_Pipeline_VITIS_LOOP_104_355
main_Pipeline_VITIS_LOOP_627_156
main_Pipeline_VITIS_LOOP_84_157
main_Pipeline_VITIS_LOOP_92_258
main_Pipeline_VITIS_LOOP_104_359
main_Pipeline_VITIS_LOOP_84_160
main_Pipeline_VITIS_LOOP_92_261
main_Pipeline_VITIS_LOOP_104_362
main_Pipeline_VITIS_LOOP_21_163
main_Pipeline_VITIS_LOOP_21_164
main_Pipeline_VITIS_LOOP_21_165
mul_body_1_Pipeline_VITIS_LOOP_169_1
mul_body_1_Pipeline_VITIS_LOOP_187_1
mul_body_1_Pipeline_VITIS_LOOP_21_1
mul_body_1_Pipeline_VITIS_LOOP_84_1
mul_body_1_Pipeline_VITIS_LOOP_92_2
mul_body_1_Pipeline_VITIS_LOOP_104_3
mul_body_1
main_Pipeline_VITIS_LOOP_169_166
main_Pipeline_VITIS_LOOP_187_167
main_Pipeline_VITIS_LOOP_84_168
main_Pipeline_VITIS_LOOP_92_269
main_Pipeline_VITIS_LOOP_104_370
main_Pipeline_VITIS_LOOP_21_171
operator_1_Pipeline_VITIS_LOOP_21_1_s
operator_1_Pipeline_VITIS_LOOP_791_1
operator_1_Pipeline_VITIS_LOOP_34_1
operator_1_Pipeline_VITIS_LOOP_169_1
operator_1_Pipeline_VITIS_LOOP_187_1
operator_1_Pipeline_VITIS_LOOP_169_123
operator_1_Pipeline_VITIS_LOOP_187_124
operator_1_Pipeline_VITIS_LOOP_84_1_s
operator_1_Pipeline_VITIS_LOOP_92_2_s
operator_1_Pipeline_VITIS_LOOP_104_3_s
operator_1_s
operator_2_Pipeline_VITIS_LOOP_215_1
operator_2_Pipeline_VITIS_LOOP_84_1_s
operator_2_Pipeline_VITIS_LOOP_92_2_s
operator_2_Pipeline_VITIS_LOOP_104_3_s
operator_2_s
main_Pipeline_VITIS_LOOP_362_1
main_Pipeline_VITIS_LOOP_169_172
main_Pipeline_VITIS_LOOP_187_173
main_Pipeline_VITIS_LOOP_84_174
main_Pipeline_VITIS_LOOP_92_275
main_Pipeline_VITIS_LOOP_104_376
main_Pipeline_VITIS_LOOP_84_177
main_Pipeline_VITIS_LOOP_92_278
main_Pipeline_VITIS_LOOP_104_379
main_Pipeline_VITIS_LOOP_44_1
p_sum_2_Pipeline_VITIS_LOOP_84_1
p_sum_2_Pipeline_VITIS_LOOP_92_2
p_sum_2_Pipeline_VITIS_LOOP_104_3
p_sum_2
operator_3
main
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_125.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_126.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_127.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_128.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_129.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_130.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_131.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_132.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_133.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_134.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_135.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_45_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/sqrt.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_add.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_161.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_53_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_458_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_627_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_div.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_68_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_497_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_136.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_237.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_338.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_139.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_240.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_141.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_242.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_343.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_144.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_245.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_346.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_215_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_147.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_248.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_349.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_150.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_251.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_352.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_153.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_254.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_355.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_156.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_157.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_258.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_359.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_160.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_261.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_362.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_163.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_164.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_165.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_166.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_167.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_168.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_269.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_370.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_171.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1_s.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_791_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_34_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_123.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_124.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1_s.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2_s.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3_s.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_s.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_215_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_s.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_362_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_172.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_173.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_174.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_275.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_376.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_177.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_278.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_379.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_44_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.constraint.tcl 
Execute       sc_get_clocks main 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fadd_32ns_32ns_32_3_full_dsp_1_ip.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_uitofp_32ns_32_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='' bind_report_dict='TOP main DATA {main {DEPTH 1 CHILDREN {main_Pipeline_VITIS_LOOP_21_1 main_Pipeline_VITIS_LOOP_21_125 main_Pipeline_VITIS_LOOP_21_126 main_Pipeline_VITIS_LOOP_21_127 main_Pipeline_VITIS_LOOP_21_128 main_Pipeline_VITIS_LOOP_21_129 main_Pipeline_VITIS_LOOP_21_130 main_Pipeline_VITIS_LOOP_21_131 main_Pipeline_VITIS_LOOP_21_132 main_Pipeline_VITIS_LOOP_21_133 main_Pipeline_VITIS_LOOP_21_134 main_Pipeline_VITIS_LOOP_21_135 main_Pipeline_VITIS_LOOP_45_1 main_Pipeline_VITIS_LOOP_21_163 main_Pipeline_VITIS_LOOP_21_164 main_Pipeline_VITIS_LOOP_21_165 sqrt operator_add operator_2 mul_body operator_1_1 main_Pipeline_VITIS_LOOP_53_1 main_Pipeline_VITIS_LOOP_458_1 operator_1 main_Pipeline_VITIS_LOOP_84_1 main_Pipeline_VITIS_LOOP_92_2 main_Pipeline_VITIS_LOOP_104_3 operator_1_2 operator_div main_Pipeline_VITIS_LOOP_68_1 main_Pipeline_VITIS_LOOP_497_1 main_Pipeline_VITIS_LOOP_311_1 main_Pipeline_VITIS_LOOP_315_2 main_Pipeline_VITIS_LOOP_84_136 main_Pipeline_VITIS_LOOP_92_237 main_Pipeline_VITIS_LOOP_104_338 main_Pipeline_VITIS_LOOP_311_139 main_Pipeline_VITIS_LOOP_315_240 main_Pipeline_VITIS_LOOP_84_141 main_Pipeline_VITIS_LOOP_92_242 main_Pipeline_VITIS_LOOP_104_343 main_Pipeline_VITIS_LOOP_169_1 main_Pipeline_VITIS_LOOP_187_1 main_Pipeline_VITIS_LOOP_84_144 main_Pipeline_VITIS_LOOP_92_245 main_Pipeline_VITIS_LOOP_104_346 main_Pipeline_VITIS_LOOP_215_1 p_mul_1 p_mul_161 main_Pipeline_VITIS_LOOP_84_147 main_Pipeline_VITIS_LOOP_92_248 main_Pipeline_VITIS_LOOP_104_349 main_Pipeline_VITIS_LOOP_84_150 main_Pipeline_VITIS_LOOP_92_251 main_Pipeline_VITIS_LOOP_104_352 main_Pipeline_VITIS_LOOP_627_1 main_Pipeline_VITIS_LOOP_84_153 main_Pipeline_VITIS_LOOP_92_254 main_Pipeline_VITIS_LOOP_104_355 main_Pipeline_VITIS_LOOP_627_156 main_Pipeline_VITIS_LOOP_84_157 main_Pipeline_VITIS_LOOP_92_258 main_Pipeline_VITIS_LOOP_104_359 main_Pipeline_VITIS_LOOP_84_160 main_Pipeline_VITIS_LOOP_92_261 main_Pipeline_VITIS_LOOP_104_362 mul_body_1 main_Pipeline_VITIS_LOOP_169_166 main_Pipeline_VITIS_LOOP_187_167 main_Pipeline_VITIS_LOOP_84_168 main_Pipeline_VITIS_LOOP_92_269 main_Pipeline_VITIS_LOOP_104_370 main_Pipeline_VITIS_LOOP_21_171 main_Pipeline_VITIS_LOOP_362_1 operator_1_s operator_2_s main_Pipeline_VITIS_LOOP_169_172 main_Pipeline_VITIS_LOOP_187_173 main_Pipeline_VITIS_LOOP_84_174 main_Pipeline_VITIS_LOOP_92_275 main_Pipeline_VITIS_LOOP_104_376 main_Pipeline_VITIS_LOOP_84_177 main_Pipeline_VITIS_LOOP_92_278 main_Pipeline_VITIS_LOOP_104_379 main_Pipeline_VITIS_LOOP_44_1 operator_3} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME aux_U SOURCE ../src/ban.cpp:183 VARIABLE aux LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME aux_3_U SOURCE ../src/ban.cpp:183 VARIABLE aux_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME aux_4_U SOURCE ../src/ban.cpp:183 VARIABLE aux_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME b_p_U SOURCE ../test/vivado_main.cpp:35 VARIABLE b_p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1042 SOURCE ../test/vivado_main.cpp:35 VARIABLE b_num LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME r_p_U SOURCE ../test/vivado_main.cpp:44 VARIABLE r_p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 7 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME r_num_U SOURCE ../test/vivado_main.cpp:44 VARIABLE r_num LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE ram_1wnr PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1039 SOURCE ../test/vivado_main.cpp:35 VARIABLE b_num_addr_15_write_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ram_1wnr}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE ram_1wnr PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1040 SOURCE ../test/vivado_main.cpp:35 VARIABLE b_num_addr_16_write_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ram_1wnr}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE ram_1wnr PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1052 SOURCE ../test/vivado_main.cpp:35 VARIABLE b_num_addr_17_write_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ram_1wnr}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE ram_1wnr PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1052 SOURCE ../test/vivado_main.cpp:35 VARIABLE b_num_addr_18_write_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ram_1wnr}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE ram_1wnr PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1039 SOURCE ../test/vivado_main.cpp:35 VARIABLE b_num_addr_19_write_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ram_1wnr}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE ram_1wnr PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1040 SOURCE ../test/vivado_main.cpp:35 VARIABLE b_num_addr_20_write_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ram_1wnr}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE ram_1wnr PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1046 SOURCE ../test/vivado_main.cpp:35 VARIABLE b_num_addr_21_write_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ram_1wnr}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE ram_1wnr PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U1054 SOURCE ../test/vivado_main.cpp:35 VARIABLE b_num_addr_26_write_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ram_1wnr}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_4738_p2 SOURCE ../test/vivado_main.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_50_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln542_fu_4756_p2 SOURCE ../src/ban.cpp:542 VARIABLE sub_ln542 LOOP VITIS_LOOP_50_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_4767_p2 SOURCE ../src/ban.cpp:155 VARIABLE add_ln155 LOOP VITIS_LOOP_50_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_1_fu_4778_p2 SOURCE ../src/ban.cpp:155 VARIABLE add_ln155_1 LOOP VITIS_LOOP_50_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_137_fu_4954_p2 SOURCE ../test/vivado_main.cpp:51 VARIABLE idx_137 LOOP VITIS_LOOP_50_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln51_fu_4906_p2 SOURCE ../test/vivado_main.cpp:51 VARIABLE sub_ln51 LOOP VITIS_LOOP_50_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_4917_p2 SOURCE ../test/vivado_main.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_50_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_1_fu_4959_p2 SOURCE ../test/vivado_main.cpp:51 VARIABLE add_ln51_1 LOOP VITIS_LOOP_50_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_138_fu_4928_p2 SOURCE ../test/vivado_main.cpp:52 VARIABLE idx_138 LOOP VITIS_LOOP_50_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln52_fu_5004_p2 SOURCE ../test/vivado_main.cpp:52 VARIABLE sub_ln52 LOOP VITIS_LOOP_50_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_5022_p2 SOURCE ../test/vivado_main.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_50_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_1_fu_5032_p2 SOURCE ../test/vivado_main.cpp:52 VARIABLE add_ln52_1 LOOP VITIS_LOOP_50_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln155_fu_5058_p2 SOURCE ../src/ban.cpp:155 VARIABLE sub_ln155 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_2_fu_5069_p2 SOURCE ../src/ban.cpp:155 VARIABLE add_ln155_2 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_3_fu_5080_p2 SOURCE ../src/ban.cpp:155 VARIABLE add_ln155_3 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_141_fu_5274_p2 SOURCE ../test/vivado_main.cpp:55 VARIABLE idx_141 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_fu_5193_p2 SOURCE ../test/vivado_main.cpp:55 VARIABLE sub_ln55 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_5204_p2 SOURCE ../test/vivado_main.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_1_fu_5215_p2 SOURCE ../test/vivado_main.cpp:55 VARIABLE add_ln55_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_142_fu_5342_p2 SOURCE ../test/vivado_main.cpp:56 VARIABLE idx_142 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln56_fu_5320_p2 SOURCE ../test/vivado_main.cpp:56 VARIABLE sub_ln56 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_5331_p2 SOURCE ../test/vivado_main.cpp:56 VARIABLE add_ln56 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_1_fu_5347_p2 SOURCE ../test/vivado_main.cpp:56 VARIABLE add_ln56_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_143_fu_5535_p2 SOURCE ../test/vivado_main.cpp:57 VARIABLE idx_143 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln57_fu_5499_p2 SOURCE ../test/vivado_main.cpp:57 VARIABLE sub_ln57 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_5510_p2 SOURCE ../test/vivado_main.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_5525_p2 SOURCE ../test/vivado_main.cpp:57 VARIABLE add_ln57_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_144_fu_5602_p2 SOURCE ../test/vivado_main.cpp:58 VARIABLE idx_144 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_5580_p2 SOURCE ../test/vivado_main.cpp:58 VARIABLE sub_ln58 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_5591_p2 SOURCE ../test/vivado_main.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_5607_p2 SOURCE ../test/vivado_main.cpp:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_145_fu_5678_p2 SOURCE ../test/vivado_main.cpp:59 VARIABLE idx_145 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln59_fu_5650_p2 SOURCE ../test/vivado_main.cpp:59 VARIABLE sub_ln59 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_5656_p2 SOURCE ../test/vivado_main.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_5667_p2 SOURCE ../test/vivado_main.cpp:59 VARIABLE add_ln59_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_147_fu_5826_p2 SOURCE ../test/vivado_main.cpp:60 VARIABLE idx_147 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln60_fu_5798_p2 SOURCE ../test/vivado_main.cpp:60 VARIABLE sub_ln60 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_5804_p2 SOURCE ../test/vivado_main.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_1_fu_5815_p2 SOURCE ../test/vivado_main.cpp:60 VARIABLE add_ln60_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_148_fu_5915_p2 SOURCE ../test/vivado_main.cpp:62 VARIABLE idx_148 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln62_fu_5852_p2 SOURCE ../test/vivado_main.cpp:62 VARIABLE sub_ln62 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_5863_p2 SOURCE ../test/vivado_main.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_1_fu_5890_p2 SOURCE ../test/vivado_main.cpp:62 VARIABLE add_ln62_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_149_fu_5963_p2 SOURCE ../test/vivado_main.cpp:63 VARIABLE idx_149 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_fu_5941_p2 SOURCE ../test/vivado_main.cpp:63 VARIABLE sub_ln63 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_5952_p2 SOURCE ../test/vivado_main.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_1_fu_5968_p2 SOURCE ../test/vivado_main.cpp:63 VARIABLE add_ln63_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1042 SOURCE ../src/ban.cpp:678 VARIABLE tmp_224 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1042 SOURCE ../src/ban.cpp:678 VARIABLE tmp_225 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1043 SOURCE ../src/ban.cpp:678 VARIABLE tmp_226 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_fu_6067_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_30_fu_6072_p2 SOURCE ../src/ban.cpp:97 VARIABLE base_30 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_227_fu_6089_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_227 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_1_fu_6111_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_150_fu_6196_p2 SOURCE ../test/vivado_main.cpp:64 VARIABLE idx_150 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln64_fu_6150_p2 SOURCE ../test/vivado_main.cpp:64 VARIABLE sub_ln64 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_6205_p2 SOURCE ../test/vivado_main.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_6215_p2 SOURCE ../test/vivado_main.cpp:64 VARIABLE add_ln64_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_151_fu_6283_p2 SOURCE ../test/vivado_main.cpp:65 VARIABLE idx_151 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_fu_6263_p2 SOURCE ../test/vivado_main.cpp:65 VARIABLE sub_ln65 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_6273_p2 SOURCE ../test/vivado_main.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_6288_p2 SOURCE ../test/vivado_main.cpp:65 VARIABLE add_ln65_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_153_fu_6348_p2 SOURCE ../test/vivado_main.cpp:66 VARIABLE idx_153 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln66_fu_6337_p2 SOURCE ../test/vivado_main.cpp:66 VARIABLE sub_ln66 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_6353_p2 SOURCE ../test/vivado_main.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1_fu_6363_p2 SOURCE ../test/vivado_main.cpp:66 VARIABLE add_ln66_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_154_fu_6444_p2 SOURCE ../test/vivado_main.cpp:67 VARIABLE idx_154 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln67_fu_6416_p2 SOURCE ../test/vivado_main.cpp:67 VARIABLE sub_ln67 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_6422_p2 SOURCE ../test/vivado_main.cpp:67 VARIABLE add_ln67 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_1_fu_6433_p2 SOURCE ../test/vivado_main.cpp:67 VARIABLE add_ln67_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_155_fu_6567_p2 SOURCE ../test/vivado_main.cpp:68 VARIABLE idx_155 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln68_fu_6510_p2 SOURCE ../test/vivado_main.cpp:68 VARIABLE sub_ln68 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_6516_p2 SOURCE ../test/vivado_main.cpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_1_fu_6527_p2 SOURCE ../test/vivado_main.cpp:68 VARIABLE add_ln68_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_fu_6538_p2 SOURCE ../src/ban.cpp:712 VARIABLE add_ln712 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln290_fu_6561_p2 SOURCE ../src/ban.cpp:290 VARIABLE sub_ln290 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_fu_6580_p2 SOURCE ../src/ban.cpp:290 VARIABLE add_ln290 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_1_fu_6590_p2 SOURCE ../src/ban.cpp:290 VARIABLE add_ln290_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4510_p2 SOURCE ../src/ban.cpp:297 VARIABLE diff_p LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4313_p2 SOURCE ../src/ban.cpp:328 VARIABLE sub_ln328 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_6653_p2 SOURCE ../src/ban.cpp:328 VARIABLE add_ln328 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1039 SOURCE ../src/ban.cpp:328 VARIABLE tmp_13 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_1_fu_6684_p2 SOURCE ../src/ban.cpp:328 VARIABLE add_ln328_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1039 SOURCE ../src/ban.cpp:328 VARIABLE tmp_14 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln328_1_fu_6694_p2 SOURCE ../src/ban.cpp:328 VARIABLE sub_ln328_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_2_fu_6703_p2 SOURCE ../src/ban.cpp:328 VARIABLE add_ln328_2 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1039 SOURCE ../src/ban.cpp:328 VARIABLE tmp_15 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4313_p2 SOURCE ../src/ban.cpp:297 VARIABLE sub11_i LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_3_fu_6815_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92_3 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_31_fu_6820_p2 SOURCE ../src/ban.cpp:97 VARIABLE base_31 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_177_fu_6836_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_177 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_4_fu_6859_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104_4 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_156_fu_6899_p2 SOURCE ../test/vivado_main.cpp:70 VARIABLE idx_156 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln70_fu_6888_p2 SOURCE ../test/vivado_main.cpp:70 VARIABLE sub_ln70 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_6908_p2 SOURCE ../test/vivado_main.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_1_fu_6918_p2 SOURCE ../test/vivado_main.cpp:70 VARIABLE add_ln70_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4510_p2 SOURCE ../src/ban.cpp:297 VARIABLE diff_p_2 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4323_p2 SOURCE ../src/ban.cpp:328 VARIABLE sub_ln328_2 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1039 SOURCE ../src/ban.cpp:328 VARIABLE tmp_19 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1039 SOURCE ../src/ban.cpp:328 VARIABLE tmp_20 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_185_fu_7105_p4 SOURCE ../src/ban.cpp:328 VARIABLE sub_ln328_3 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1039 SOURCE ../src/ban.cpp:328 VARIABLE tmp_21 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4323_p2 SOURCE ../src/ban.cpp:297 VARIABLE sub11_i_i LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_4_fu_7216_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92_4 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_32_fu_7221_p2 SOURCE ../src/ban.cpp:97 VARIABLE base_32 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_188_fu_7237_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_188 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_5_fu_7260_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104_5 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_157_fu_7341_p2 SOURCE ../test/vivado_main.cpp:71 VARIABLE idx_157 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln71_fu_7289_p2 SOURCE ../test/vivado_main.cpp:71 VARIABLE sub_ln71 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_7300_p2 SOURCE ../test/vivado_main.cpp:71 VARIABLE add_ln71 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_7350_p2 SOURCE ../test/vivado_main.cpp:71 VARIABLE add_ln71_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln370_fu_7417_p2 SOURCE ../src/ban.cpp:370 VARIABLE add_ln370 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_5_fu_7499_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92_5 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_33_fu_7521_p2 SOURCE ../src/ban.cpp:97 VARIABLE base_33 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_195_fu_7515_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_195 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_6_fu_7542_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104_6 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_159_fu_7582_p2 SOURCE ../test/vivado_main.cpp:72 VARIABLE idx_159 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_fu_7571_p2 SOURCE ../test/vivado_main.cpp:72 VARIABLE sub_ln72 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_7591_p2 SOURCE ../test/vivado_main.cpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_1_fu_7601_p2 SOURCE ../test/vivado_main.cpp:72 VARIABLE add_ln72_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln395_fu_7659_p2 SOURCE ../src/ban.cpp:395 VARIABLE sub_ln395 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1039 SOURCE ../src/ban.cpp:222 VARIABLE tmp_22 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1040 SOURCE ../src/ban.cpp:222 VARIABLE tmp_23 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1041 SOURCE ../src/ban.cpp:222 VARIABLE tmp_24 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1039 SOURCE ../src/ban.cpp:231 VARIABLE tmp_25 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1040 SOURCE ../src/ban.cpp:231 VARIABLE tmp_26 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1041 SOURCE ../src/ban.cpp:231 VARIABLE tmp_27 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1039 SOURCE ../src/ban.cpp:238 VARIABLE tmp_28 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1040 SOURCE ../src/ban.cpp:238 VARIABLE tmp_29 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1041 SOURCE ../src/ban.cpp:238 VARIABLE tmp_30 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1044 SOURCE ../src/ban.cpp:255 VARIABLE tmp_31 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1045 SOURCE ../src/ban.cpp:255 VARIABLE tmp_32 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1046 SOURCE ../src/ban.cpp:255 VARIABLE tmp_33 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_6_fu_7812_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92_6 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_34_fu_7834_p2 SOURCE ../src/ban.cpp:97 VARIABLE base_34 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_200_fu_7828_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_200 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_7_fu_7855_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104_7 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_160_fu_7946_p2 SOURCE ../test/vivado_main.cpp:73 VARIABLE idx_160 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_7924_p2 SOURCE ../test/vivado_main.cpp:73 VARIABLE sub_ln73 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_7935_p2 SOURCE ../test/vivado_main.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_1_fu_7955_p2 SOURCE ../test/vivado_main.cpp:73 VARIABLE add_ln73_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_fu_7977_p2 SOURCE ../src/ban.cpp:717 VARIABLE add_ln717 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln723_fu_7991_p2 SOURCE ../src/ban.cpp:723 VARIABLE add_ln723 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1039 SOURCE ../src/ban.cpp:723 VARIABLE add_i LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_7_fu_8076_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92_7 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_35_fu_8099_p2 SOURCE ../src/ban.cpp:97 VARIABLE base_35 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_205_fu_8092_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_205 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_8_fu_8120_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104_8 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln629_fu_8135_p2 SOURCE ../src/ban.cpp:629 VARIABLE sub_ln629 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_161_fu_8190_p2 SOURCE ../test/vivado_main.cpp:75 VARIABLE idx_161 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_fu_8160_p2 SOURCE ../test/vivado_main.cpp:75 VARIABLE sub_ln75 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_8171_p2 SOURCE ../test/vivado_main.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_8195_p2 SOURCE ../test/vivado_main.cpp:75 VARIABLE add_ln75_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_1_fu_8219_p2 SOURCE ../src/ban.cpp:717 VARIABLE add_ln717_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln723_1_fu_8237_p2 SOURCE ../src/ban.cpp:723 VARIABLE add_ln723_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1039 SOURCE ../src/ban.cpp:723 VARIABLE add_i_i LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_8_fu_8322_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92_8 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_36_fu_8327_p2 SOURCE ../src/ban.cpp:97 VARIABLE base_36 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_210_fu_8343_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_210 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_9_fu_8366_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104_9 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln629_1_fu_8386_p2 SOURCE ../src/ban.cpp:629 VARIABLE sub_ln629_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_162_fu_8479_p2 SOURCE ../test/vivado_main.cpp:76 VARIABLE idx_162 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln76_fu_8407_p2 SOURCE ../test/vivado_main.cpp:76 VARIABLE sub_ln76 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_8418_p2 SOURCE ../test/vivado_main.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_8429_p2 SOURCE ../test/vivado_main.cpp:76 VARIABLE add_ln76_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1042 SOURCE ../src/ban.cpp:744 VARIABLE tmp_34 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1042 SOURCE ../src/ban.cpp:744 VARIABLE tmp_35 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1042 SOURCE ../src/ban.cpp:744 VARIABLE tmp_36 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_9_fu_8523_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92_9 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_37_fu_8546_p2 SOURCE ../src/ban.cpp:97 VARIABLE base_37 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_213_fu_8539_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_213 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_10_fu_8567_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104_10 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_163_fu_8607_p2 SOURCE ../test/vivado_main.cpp:77 VARIABLE idx_163 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln77_fu_8596_p2 SOURCE ../test/vivado_main.cpp:77 VARIABLE sub_ln77 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_8616_p2 SOURCE ../test/vivado_main.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_1_fu_8626_p2 SOURCE ../test/vivado_main.cpp:77 VARIABLE add_ln77_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1044 SOURCE ../src/ban.cpp:765 VARIABLE tmp_37 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1044 SOURCE ../src/ban.cpp:765 VARIABLE tmp_38 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1045 SOURCE ../src/ban.cpp:765 VARIABLE tmp_39 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_10_fu_8759_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92_10 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_38_fu_8782_p2 SOURCE ../src/ban.cpp:97 VARIABLE base_38 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_218_fu_8775_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_218 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_11_fu_8803_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104_11 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_164_fu_8818_p2 SOURCE ../test/vivado_main.cpp:78 VARIABLE idx_164 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln78_fu_8866_p2 SOURCE ../test/vivado_main.cpp:78 VARIABLE sub_ln78 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_1_fu_8877_p2 SOURCE ../test/vivado_main.cpp:78 VARIABLE add_ln78_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_2_fu_8888_p2 SOURCE ../test/vivado_main.cpp:78 VARIABLE add_ln78_2 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_139_fu_5104_p2 SOURCE ../test/vivado_main.cpp:54 VARIABLE idx_139 LOOP VITIS_LOOP_50_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_5110_p2 SOURCE ../test/vivado_main.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_50_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_5116_p2 SOURCE ../test/vivado_main.cpp:50 VARIABLE add_ln50_1 LOOP VITIS_LOOP_50_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_231_fu_9121_p2 SOURCE ../src/ban.cpp:92 VARIABLE tmp_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_9126_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_9148_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_232_fu_9331_p2 SOURCE ../src/ban.cpp:92 VARIABLE tmp_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_28_fu_9336_p2 SOURCE ../src/ban.cpp:97 VARIABLE base_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_2_fu_9358_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1042 SOURCE ../src/ban.cpp:744 VARIABLE tmp_233 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1042 SOURCE ../src/ban.cpp:744 VARIABLE tmp_234 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1043 SOURCE ../src/ban.cpp:744 VARIABLE tmp_235 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_2_fu_9459_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_29_fu_9464_p2 SOURCE ../src/ban.cpp:97 VARIABLE base_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_3_fu_9492_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_9550_p2 SOURCE ../test/vivado_main.cpp:111 VARIABLE add_ln111 LOOP VITIS_LOOP_111_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME v_U SOURCE {} VARIABLE v LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 55 BRAM 29 URAM 0}} main_Pipeline_VITIS_LOOP_21_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_91_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_21_125 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_91_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_21_126 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_91_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_21_127 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_91_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_21_128 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_91_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_21_129 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_91_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_21_130 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_91_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_21_131 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_91_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_21_132 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_130_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_21_133 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_91_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_21_134 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_91_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_21_135 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_91_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_45_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_107_p2 SOURCE ../test/vivado_main.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln46_fu_134_p2 SOURCE ../test/vivado_main.cpp:46 VARIABLE sub_ln46 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_145_p2 SOURCE ../test/vivado_main.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_161_p2 SOURCE ../test/vivado_main.cpp:46 VARIABLE add_ln46_1 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_21_163 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_104_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_21_164 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_91_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_21_165 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_91_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sqrt {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_fu_479_p2 SOURCE ../src/ban.cpp:61 VARIABLE sub_ln61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln558_fu_490_p2 SOURCE ../src/ban.cpp:558 VARIABLE add_ln558 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln558_1_fu_500_p2 SOURCE ../src/ban.cpp:558 VARIABLE add_ln558_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME aux_U SOURCE ../src/ban.cpp:183 VARIABLE aux LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_564_p2 SOURCE ../src/ban.cpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_580_p2 SOURCE ../src/ban.cpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln566_fu_649_p2 SOURCE ../src/ban.cpp:566 VARIABLE add_ln566 LOOP VITIS_LOOP_565_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln565_fu_671_p2 SOURCE ../src/ban.cpp:565 VARIABLE add_ln565 LOOP VITIS_LOOP_565_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_768_p2 SOURCE ../src/ban.cpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_796_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_11_fu_814_p4 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_1_fu_826_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172_1 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_899_p2 SOURCE ../src/ban.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U63 SOURCE /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487 VARIABLE normalizer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_992_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_add {DEPTH 2 CHILDREN p_sum BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_fu_266_p2 SOURCE ../src/ban.cpp:133 VARIABLE sub_ln133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_277_p2 SOURCE ../src/ban.cpp:133 VARIABLE add_ln133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_2_fu_288_p2 SOURCE ../src/ban.cpp:133 VARIABLE add_ln133_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_fu_311_p2 SOURCE ../src/ban.cpp:61 VARIABLE sub_ln61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_322_p2 SOURCE ../src/ban.cpp:136 VARIABLE add_ln136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_2_fu_333_p2 SOURCE ../src/ban.cpp:136 VARIABLE add_ln136_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_p_fu_435_p2 SOURCE ../src/ban.cpp:138 VARIABLE diff_p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln149_fu_464_p2 SOURCE ../src/ban.cpp:149 VARIABLE sub_ln149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 2 BRAM 0 URAM 0}} p_sum {DEPTH 3 CHILDREN {p_sum_Pipeline_VITIS_LOOP_84_1 p_sum_Pipeline_VITIS_LOOP_92_2 p_sum_Pipeline_VITIS_LOOP_104_3} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln117_2_fu_429_p2 SOURCE ../src/ban.cpp:117 VARIABLE sub_ln117_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln111_fu_384_p2 SOURCE ../src/ban.cpp:111 VARIABLE sub_ln111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_395_p2 SOURCE ../src/ban.cpp:111 VARIABLE add_ln111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U100 SOURCE ../src/ban.cpp:111 VARIABLE add_ln111_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U99 SOURCE ../src/ban.cpp:117 VARIABLE tmp_236 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_466_p2 SOURCE ../src/ban.cpp:117 VARIABLE add_ln117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U99 SOURCE ../src/ban.cpp:117 VARIABLE tmp_237 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln117_fu_476_p2 SOURCE ../src/ban.cpp:117 VARIABLE sub_ln117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_4_fu_485_p2 SOURCE ../src/ban.cpp:117 VARIABLE add_ln117_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U99 SOURCE ../src/ban.cpp:117 VARIABLE tmp_238 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_fu_575_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_580_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_597_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_618_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} p_sum_Pipeline_VITIS_LOOP_84_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_170_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_170 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_sum_Pipeline_VITIS_LOOP_92_2 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_24_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_24 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_sum_Pipeline_VITIS_LOOP_104_3 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_2 {DEPTH 2 CHILDREN {p_sum_1 operator_2_Pipeline_VITIS_LOOP_84_1 operator_2_Pipeline_VITIS_LOOP_92_2 operator_2_Pipeline_VITIS_LOOP_104_3} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_fu_463_p2 SOURCE ../src/ban.cpp:61 VARIABLE sub_ln61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_474_p2 SOURCE ../src/ban.cpp:136 VARIABLE add_ln136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_1_fu_485_p2 SOURCE ../src/ban.cpp:136 VARIABLE add_ln136_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_p_fu_588_p2 SOURCE ../src/ban.cpp:138 VARIABLE diff_p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_p_1_fu_620_p2 SOURCE ../src/ban.cpp:110 VARIABLE diff_p_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_634_p2 SOURCE ../src/ban.cpp:117 VARIABLE add_ln117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_1_fu_680_p2 SOURCE ../src/ban.cpp:117 VARIABLE add_ln117_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_2_fu_693_p2 SOURCE ../src/ban.cpp:117 VARIABLE add_ln117_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_fu_778_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_783_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_100_fu_800_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_821_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_sum_1 {DEPTH 3 CHILDREN {p_sum_1_Pipeline_VITIS_LOOP_84_1 p_sum_1_Pipeline_VITIS_LOOP_92_2 p_sum_1_Pipeline_VITIS_LOOP_104_3} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln111_fu_367_p2 SOURCE ../src/ban.cpp:111 VARIABLE sub_ln111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_378_p2 SOURCE ../src/ban.cpp:111 VARIABLE add_ln111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_1_fu_388_p2 SOURCE ../src/ban.cpp:111 VARIABLE add_ln111_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_s_fu_426_p4 SOURCE ../src/ban.cpp:117 VARIABLE sub_ln117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_fu_515_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_520_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_537_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_558_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_sum_1_Pipeline_VITIS_LOOP_84_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_184_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_184 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_sum_1_Pipeline_VITIS_LOOP_92_2 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_26_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_26 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_sum_1_Pipeline_VITIS_LOOP_104_3 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_2_Pipeline_VITIS_LOOP_84_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_39_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_39 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_2_Pipeline_VITIS_LOOP_92_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_4_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_4 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_2_Pipeline_VITIS_LOOP_104_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mul_body {DEPTH 2 CHILDREN {mul_body_Pipeline_VITIS_LOOP_84_1 mul_body_Pipeline_VITIS_LOOP_92_2 mul_body_Pipeline_VITIS_LOOP_104_3} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln193_fu_453_p2 SOURCE ../src/ban.cpp:193 VARIABLE sub_ln193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_464_p2 SOURCE ../src/ban.cpp:193 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_57_fu_475_p2 SOURCE ../src/ban.cpp:193 VARIABLE empty_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln173_fu_503_p2 SOURCE ../src/ban.cpp:173 VARIABLE sub_ln173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME aux_U SOURCE ../src/ban.cpp:183 VARIABLE aux LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_520_p2 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_536_p2 SOURCE ../src/ban.cpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_548_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_2_fu_564_p2 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173_2 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_7_fu_574_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172_7 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_3_fu_590_p2 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173_3 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_643_p2 SOURCE ../src/ban.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_fu_649_p2 SOURCE ../src/ban.cpp:195 VARIABLE p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_708_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_fu_826_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_831_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_847_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_868_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mul_body_Pipeline_VITIS_LOOP_84_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_53_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_53 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mul_body_Pipeline_VITIS_LOOP_92_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_6_fu_169_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_6 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mul_body_Pipeline_VITIS_LOOP_104_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_1 {DEPTH 2 CHILDREN {p_mul p_mul_161 operator_1_1_Pipeline_VITIS_LOOP_84_1 operator_1_1_Pipeline_VITIS_LOOP_92_2 operator_1_1_Pipeline_VITIS_LOOP_104_3} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln277_fu_490_p2 SOURCE ../src/ban.cpp:277 VARIABLE sub_ln277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_fu_513_p2 SOURCE ../src/ban.cpp:61 VARIABLE sub_ln61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln270_fu_524_p2 SOURCE ../src/ban.cpp:270 VARIABLE add_ln270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln270_1_fu_535_p2 SOURCE ../src/ban.cpp:270 VARIABLE add_ln270_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_604_p2 SOURCE ../src/ban.cpp:216 VARIABLE add_ln216 LOOP VITIS_LOOP_215_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_626_p2 SOURCE ../src/ban.cpp:215 VARIABLE add_ln215 LOOP VITIS_LOOP_215_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME c_p_2_fu_637_p2 SOURCE ../src/ban.cpp:275 VARIABLE c_p_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_fu_793_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_798_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_63_fu_815_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_836_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_mul {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln166_fu_189_p2 SOURCE ../src/ban.cpp:166 VARIABLE sub_ln166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_200_p2 SOURCE ../src/ban.cpp:166 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_117_fu_211_p2 SOURCE ../src/ban.cpp:166 VARIABLE empty_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME aux_U SOURCE ../src/ban.cpp:183 VARIABLE aux LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_240_p2 SOURCE ../src/ban.cpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_266_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_s_fu_284_p4 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_12_fu_294_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172_12 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_365_p2 SOURCE ../src/ban.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_mul_161 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME aux_U SOURCE ../src/ban.cpp:183 VARIABLE aux LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_212_p2 SOURCE ../src/ban.cpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U229 SOURCE ../src/ban.cpp:173 VARIABLE mul_i LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U228 SOURCE ../src/ban.cpp:173 VARIABLE tmp2 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_237_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_s_fu_255_p4 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U230 SOURCE ../src/ban.cpp:173 VARIABLE mul_1_i LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U228 SOURCE ../src/ban.cpp:173 VARIABLE tmp2_22 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_10_fu_264_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172_10 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U231 SOURCE ../src/ban.cpp:173 VARIABLE mul_2_i LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U228 SOURCE ../src/ban.cpp:173 VARIABLE tmp2_23 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_349_p2 SOURCE ../src/ban.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 11 BRAM 0 URAM 0}} operator_1_1_Pipeline_VITIS_LOOP_84_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_31_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_31 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_1_Pipeline_VITIS_LOOP_92_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_3_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_3 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_1_Pipeline_VITIS_LOOP_104_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_53_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_131_p2 SOURCE ../src/ban.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_53_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_141_p2 SOURCE ../src/ban.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_53_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_1_fu_152_p2 SOURCE ../src/ban.cpp:54 VARIABLE add_ln54_1 LOOP VITIS_LOOP_53_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_458_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln458_fu_151_p2 SOURCE ../src/ban.cpp:458 VARIABLE add_ln458 LOOP VITIS_LOOP_458_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln459_fu_161_p2 SOURCE ../src/ban.cpp:459 VARIABLE add_ln459 LOOP VITIS_LOOP_458_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln459_1_fu_172_p2 SOURCE ../src/ban.cpp:459 VARIABLE add_ln459_1 LOOP VITIS_LOOP_458_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1 {DEPTH 2 CHILDREN {operator_1_Pipeline_VITIS_LOOP_627_1 operator_1_Pipeline_VITIS_LOOP_84_1 operator_1_Pipeline_VITIS_LOOP_92_2 operator_1_Pipeline_VITIS_LOOP_104_3 operator_1_Pipeline_VITIS_LOOP_21_1} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln643_fu_469_p2 SOURCE ../src/ban.cpp:643 VARIABLE sub_ln643 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln643_fu_481_p2 SOURCE ../src/ban.cpp:643 VARIABLE add_ln643 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln643_1_fu_492_p2 SOURCE ../src/ban.cpp:643 VARIABLE add_ln643_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln648_fu_567_p2 SOURCE ../src/ban.cpp:648 VARIABLE add_ln648 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U334 SOURCE ../src/ban.cpp:655 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln92_fu_668_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_673_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_684_p2 SOURCE ../src/ban.cpp:100 VARIABLE add_ln100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_107_fu_693_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_2_fu_698_p2 SOURCE ../src/ban.cpp:100 VARIABLE add_ln100_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_720_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_i1_fu_557_p2 SOURCE {} VARIABLE sub_i1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 2 BRAM 0 URAM 0}} operator_1_Pipeline_VITIS_LOOP_627_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln630_fu_133_p2 SOURCE ../src/ban.cpp:630 VARIABLE add_ln630 LOOP VITIS_LOOP_627_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln630_1_fu_139_p2 SOURCE ../src/ban.cpp:630 VARIABLE add_ln630_1 LOOP VITIS_LOOP_627_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln627_fu_156_p2 SOURCE ../src/ban.cpp:627 VARIABLE add_ln627 LOOP VITIS_LOOP_627_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_Pipeline_VITIS_LOOP_84_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_45_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_45 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_Pipeline_VITIS_LOOP_92_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_5_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_5 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_Pipeline_VITIS_LOOP_104_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_Pipeline_VITIS_LOOP_21_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_171_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_84_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_135_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_135 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_92_2 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_5_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_5 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_4_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_4 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_104_3 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_1_fu_146_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105_1 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_2 {DEPTH 2 CHILDREN {operator_1_2_Pipeline_VITIS_LOOP_84_1 operator_1_2_Pipeline_VITIS_LOOP_92_2 operator_1_2_Pipeline_VITIS_LOOP_104_3} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_fu_319_p2 SOURCE ../src/ban.cpp:61 VARIABLE sub_ln61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln696_fu_330_p2 SOURCE ../src/ban.cpp:696 VARIABLE add_ln696 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln696_1_fu_341_p2 SOURCE ../src/ban.cpp:696 VARIABLE add_ln696_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_fu_472_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_477_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_52_fu_494_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_515_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_2_Pipeline_VITIS_LOOP_84_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_25_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_25 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_2_Pipeline_VITIS_LOOP_92_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_2_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_2 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_2_Pipeline_VITIS_LOOP_104_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_div {DEPTH 2 CHILDREN {operator_Pipeline_VITIS_LOOP_84_1 operator_Pipeline_VITIS_LOOP_92_2 operator_Pipeline_VITIS_LOOP_104_3} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln788_fu_576_p2 SOURCE ../src/ban.cpp:788 VARIABLE sub_ln788 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME aux_U SOURCE ../src/ban.cpp:183 VARIABLE aux LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME aux_2_U SOURCE ../src/ban.cpp:183 VARIABLE aux_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_642_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln792_fu_687_p2 SOURCE ../src/ban.cpp:792 VARIABLE add_ln792 LOOP VITIS_LOOP_791_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln791_fu_709_p2 SOURCE ../src/ban.cpp:791 VARIABLE add_ln791 LOOP VITIS_LOOP_791_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_805_p2 SOURCE ../src/ban.h:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_875_p2 SOURCE ../src/ban.cpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_912_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_64_fu_930_p4 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_3_fu_942_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172_3 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_1015_p2 SOURCE ../src/ban.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1_fu_1073_p2 SOURCE ../src/ban.cpp:169 VARIABLE add_ln169_1 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_4_fu_1110_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172_4 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_67_fu_1128_p4 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173_1 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_5_fu_1140_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172_5 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME c_p_3_fu_1175_p2 SOURCE ../src/ban.cpp:785 VARIABLE c_p_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_1_fu_1230_p2 SOURCE ../src/ban.cpp:187 VARIABLE add_ln187_1 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln92_fu_1362_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_1367_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln100_fu_1378_p2 SOURCE ../src/ban.cpp:100 VARIABLE sub_ln100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_94_fu_1383_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_1405_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_Pipeline_VITIS_LOOP_84_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_6_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_6 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_Pipeline_VITIS_LOOP_92_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_1_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_1 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_Pipeline_VITIS_LOOP_104_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_68_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_115_p2 SOURCE ../src/ban.cpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_126_p2 SOURCE ../src/ban.cpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_497_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln498_fu_135_p2 SOURCE ../src/ban.cpp:498 VARIABLE add_ln498 LOOP VITIS_LOOP_497_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln497_fu_146_p2 SOURCE ../src/ban.cpp:497 VARIABLE add_ln497 LOOP VITIS_LOOP_497_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_311_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln311_fu_151_p2 SOURCE ../src/ban.cpp:311 VARIABLE add_ln311 LOOP VITIS_LOOP_311_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln312_fu_161_p2 SOURCE ../src/ban.cpp:312 VARIABLE add_ln312 LOOP VITIS_LOOP_311_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_315_2 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln315_fu_139_p2 SOURCE ../src/ban.cpp:315 VARIABLE add_ln315 LOOP VITIS_LOOP_315_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_149_p2 SOURCE ../src/ban.cpp:317 VARIABLE add_ln317 LOOP VITIS_LOOP_315_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_1_fu_160_p2 SOURCE ../src/ban.cpp:317 VARIABLE add_ln317_1 LOOP VITIS_LOOP_315_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln319_fu_175_p2 SOURCE ../src/ban.cpp:319 VARIABLE add_ln319 LOOP VITIS_LOOP_315_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_84_136 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_129_fu_129_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_129 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_109_p2 SOURCE ../src/ban.cpp:85 VARIABLE add_ln85 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_92_237 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_11_fu_135_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_11 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_148_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_23_fu_161_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_23 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_10_fu_171_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_10 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_104_338 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_92_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_4_fu_103_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105_4 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_311_139 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln311_fu_151_p2 SOURCE ../src/ban.cpp:311 VARIABLE add_ln311 LOOP VITIS_LOOP_311_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln312_fu_161_p2 SOURCE ../src/ban.cpp:312 VARIABLE add_ln312 LOOP VITIS_LOOP_311_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_315_240 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln315_fu_143_p2 SOURCE ../src/ban.cpp:315 VARIABLE add_ln315 LOOP VITIS_LOOP_315_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_193_p2 SOURCE ../src/ban.cpp:317 VARIABLE add_ln317 LOOP VITIS_LOOP_315_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln319_fu_155_p2 SOURCE ../src/ban.cpp:319 VARIABLE add_ln319 LOOP VITIS_LOOP_315_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_84_141 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_123_fu_129_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_123 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_109_p2 SOURCE ../src/ban.cpp:85 VARIABLE add_ln85 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_92_242 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_13_fu_135_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_13 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_148_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_22_fu_161_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_22 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_12_fu_171_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_12 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_104_343 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_92_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_5_fu_103_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105_5 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_169_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_167_p2 SOURCE ../src/ban.cpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_177_p2 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_188_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_4_fu_204_p2 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173_4 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_9_fu_215_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172_9 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_5_fu_231_p2 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173_5 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_187_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_85_p2 SOURCE ../src/ban.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_104_p2 SOURCE ../src/ban.cpp:188 VARIABLE add_ln188 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_84_144 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_117_fu_129_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_117 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_109_p2 SOURCE ../src/ban.cpp:85 VARIABLE add_ln85 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_92_245 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_15_fu_135_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_15 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_148_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_21_fu_161_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_21 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_14_fu_171_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_14 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_104_346 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_92_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_6_fu_103_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105_6 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_215_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_193_p2 SOURCE ../src/ban.cpp:216 VARIABLE add_ln216 LOOP VITIS_LOOP_215_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_210_p2 SOURCE ../src/ban.cpp:215 VARIABLE add_ln215 LOOP VITIS_LOOP_215_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_mul_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln166_fu_229_p2 SOURCE ../src/ban.cpp:166 VARIABLE sub_ln166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_240_p2 SOURCE ../src/ban.cpp:166 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_114_fu_251_p2 SOURCE ../src/ban.cpp:166 VARIABLE empty_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME aux_U SOURCE ../src/ban.cpp:183 VARIABLE aux LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_280_p2 SOURCE ../src/ban.cpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_306_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_s_fu_324_p4 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_11_fu_334_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172_11 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_420_p2 SOURCE ../src/ban.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_84_147 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_111_fu_129_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_111 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_109_p2 SOURCE ../src/ban.cpp:85 VARIABLE add_ln85 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_92_248 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_17_fu_135_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_17 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_148_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_20_fu_161_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_20 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_16_fu_171_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_16 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_104_349 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_92_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_5_fu_103_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105_5 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_84_150 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_105_fu_129_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_105 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_109_p2 SOURCE ../src/ban.cpp:85 VARIABLE add_ln85 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_92_251 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_135_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_17_fu_148_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_17 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_19_fu_161_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_19 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_18_fu_171_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_18 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_104_352 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_92_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_4_fu_103_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105_4 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_627_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln630_2_fu_125_p2 SOURCE ../src/ban.cpp:630 VARIABLE add_ln630_2 LOOP VITIS_LOOP_627_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln630_fu_143_p2 SOURCE ../src/ban.cpp:630 VARIABLE add_ln630 LOOP VITIS_LOOP_627_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln630_3_fu_148_p2 SOURCE ../src/ban.cpp:630 VARIABLE add_ln630_3 LOOP VITIS_LOOP_627_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln627_fu_172_p2 SOURCE ../src/ban.cpp:627 VARIABLE add_ln627 LOOP VITIS_LOOP_627_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_84_153 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_99_fu_129_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_99 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_109_p2 SOURCE ../src/ban.cpp:85 VARIABLE add_ln85 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_92_254 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_135_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_14_fu_148_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_14 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_15_fu_161_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_15 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_16_fu_171_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_16 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_104_355 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_92_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_3_fu_103_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105_3 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_627_156 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln630_fu_125_p2 SOURCE ../src/ban.cpp:630 VARIABLE add_ln630 LOOP VITIS_LOOP_627_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln630_1_fu_143_p2 SOURCE ../src/ban.cpp:630 VARIABLE add_ln630_1 LOOP VITIS_LOOP_627_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln630_2_fu_148_p2 SOURCE ../src/ban.cpp:630 VARIABLE add_ln630_2 LOOP VITIS_LOOP_627_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln627_fu_172_p2 SOURCE ../src/ban.cpp:627 VARIABLE add_ln627 LOOP VITIS_LOOP_627_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_84_157 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_93_fu_129_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_93 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_109_p2 SOURCE ../src/ban.cpp:85 VARIABLE add_ln85 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_92_258 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_135_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_11_fu_148_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_11 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_12_fu_161_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_12 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_13_fu_171_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_13 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_104_359 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_92_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_2_fu_103_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105_2 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_84_160 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_87_fu_129_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_87 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_109_p2 SOURCE ../src/ban.cpp:85 VARIABLE add_ln85 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_92_261 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_135_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_8_fu_148_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_8 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_9_fu_161_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_9 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_10_fu_171_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_10 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_104_362 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_92_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_1_fu_103_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105_1 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mul_body_1 {DEPTH 2 CHILDREN {mul_body_1_Pipeline_VITIS_LOOP_169_1 mul_body_1_Pipeline_VITIS_LOOP_187_1 mul_body_1_Pipeline_VITIS_LOOP_21_1 mul_body_1_Pipeline_VITIS_LOOP_84_1 mul_body_1_Pipeline_VITIS_LOOP_92_2 mul_body_1_Pipeline_VITIS_LOOP_104_3} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME aux_U SOURCE ../src/ban.cpp:183 VARIABLE aux LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_fu_423_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_428_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_457_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mul_body_1_Pipeline_VITIS_LOOP_169_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_148_p2 SOURCE ../src/ban.cpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_181_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_s_fu_197_p4 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_6_fu_213_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172_6 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mul_body_1_Pipeline_VITIS_LOOP_187_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_100_p2 SOURCE ../src/ban.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mul_body_1_Pipeline_VITIS_LOOP_21_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_111_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mul_body_1_Pipeline_VITIS_LOOP_84_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_59_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_59 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mul_body_1_Pipeline_VITIS_LOOP_92_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_6_fu_169_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_6 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mul_body_1_Pipeline_VITIS_LOOP_104_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_169_166 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_148_p2 SOURCE ../src/ban.cpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_181_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_145_fu_197_p4 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_8_fu_213_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172_8 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_187_167 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_141_p2 SOURCE ../src/ban.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_84_168 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_80_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_80 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_92_269 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_3_fu_169_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_3 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_104_370 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_21_171 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_91_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_362_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln362_fu_111_p2 SOURCE ../src/ban.cpp:362 VARIABLE add_ln362 LOOP VITIS_LOOP_362_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_s {DEPTH 2 CHILDREN {operator_1_Pipeline_VITIS_LOOP_21_1_s operator_1_Pipeline_VITIS_LOOP_791_1 operator_1_Pipeline_VITIS_LOOP_34_1 operator_1_Pipeline_VITIS_LOOP_169_1 operator_1_Pipeline_VITIS_LOOP_187_1 operator_1_Pipeline_VITIS_LOOP_169_123 operator_1_Pipeline_VITIS_LOOP_187_124 operator_1_Pipeline_VITIS_LOOP_84_1_s operator_1_Pipeline_VITIS_LOOP_92_2_s operator_1_Pipeline_VITIS_LOOP_104_3_s} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U859 SOURCE ../src/ban.cpp:183 VARIABLE aux LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U857 SOURCE ../src/ban.cpp:183 VARIABLE aux_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U850 SOURCE ../src/ban.cpp:799 VARIABLE tmp_52 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U850 SOURCE ../src/ban.cpp:799 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U851 SOURCE ../src/ban.cpp:799 VARIABLE tmp_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U850 SOURCE ../src/ban.cpp:808 VARIABLE tmp_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U850 SOURCE ../src/ban.cpp:808 VARIABLE tmp_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U851 SOURCE ../src/ban.cpp:808 VARIABLE tmp_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U850 SOURCE ../src/ban.cpp:815 VARIABLE tmp_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U850 SOURCE ../src/ban.cpp:815 VARIABLE tmp_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U851 SOURCE ../src/ban.cpp:815 VARIABLE tmp_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln97_fu_614_p2 SOURCE ../src/ban.cpp:97 VARIABLE sub_ln97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_623_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_71_fu_630_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_652_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 17 BRAM 0 URAM 0}} operator_1_Pipeline_VITIS_LOOP_21_1_s {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_76_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_Pipeline_VITIS_LOOP_791_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln791_fu_150_p2 SOURCE ../src/ban.cpp:791 VARIABLE add_ln791 LOOP VITIS_LOOP_791_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_Pipeline_VITIS_LOOP_34_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_151_p2 SOURCE ../src/ban.h:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_Pipeline_VITIS_LOOP_169_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_141_p2 SOURCE ../src/ban.cpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_174_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_37_fu_190_p4 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_2_fu_206_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172_2 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_Pipeline_VITIS_LOOP_187_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_139_p2 SOURCE ../src/ban.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_Pipeline_VITIS_LOOP_169_123 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_141_p2 SOURCE ../src/ban.cpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_174_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_38_fu_190_p4 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_2_fu_206_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172_2 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_Pipeline_VITIS_LOOP_187_124 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_141_p2 SOURCE ../src/ban.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_Pipeline_VITIS_LOOP_84_1_s {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_19_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_19 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_Pipeline_VITIS_LOOP_92_2_s {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_1_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_1 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_Pipeline_VITIS_LOOP_104_3_s {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_2_s {DEPTH 2 CHILDREN {operator_2_Pipeline_VITIS_LOOP_215_1 p_mul_161 operator_2_Pipeline_VITIS_LOOP_84_1_s operator_2_Pipeline_VITIS_LOOP_92_2_s operator_2_Pipeline_VITIS_LOOP_104_3_s} BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U896 SOURCE ../src/ban.cpp:222 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U897 SOURCE ../src/ban.cpp:222 VARIABLE tmp_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U898 SOURCE ../src/ban.cpp:222 VARIABLE tmp_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U896 SOURCE ../src/ban.cpp:231 VARIABLE tmp_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U897 SOURCE ../src/ban.cpp:231 VARIABLE tmp_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U898 SOURCE ../src/ban.cpp:231 VARIABLE tmp_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U896 SOURCE ../src/ban.cpp:238 VARIABLE tmp_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U897 SOURCE ../src/ban.cpp:238 VARIABLE tmp_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U898 SOURCE ../src/ban.cpp:238 VARIABLE tmp_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U900 SOURCE ../src/ban.cpp:255 VARIABLE tmp_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U901 SOURCE ../src/ban.cpp:255 VARIABLE tmp_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_fu_489_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_494_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_39_fu_501_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_523_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} operator_2_Pipeline_VITIS_LOOP_215_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_150_p2 SOURCE ../src/ban.cpp:215 VARIABLE add_ln215 LOOP VITIS_LOOP_215_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_2_Pipeline_VITIS_LOOP_84_1_s {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_12_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_12 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_2_Pipeline_VITIS_LOOP_92_2_s {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_1_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_1 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_2_Pipeline_VITIS_LOOP_104_3_s {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_169_172 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_148_p2 SOURCE ../src/ban.cpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_181_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_143_fu_197_p4 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173_3 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_8_fu_213_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172_8 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_187_173 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_219_p2 SOURCE ../src/ban.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_84_174 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_73_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_73 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_92_275 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_7_fu_211_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_7 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_6_fu_229_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_6 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_104_376 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_84_177 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_66_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_66 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_92_278 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_7_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_7 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_104_379 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} main_Pipeline_VITIS_LOOP_44_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_90_p2 SOURCE ../src/ban.cpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_3 {DEPTH 2 CHILDREN p_sum_2 BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_fu_256_p2 SOURCE ../src/ban.cpp:133 VARIABLE sub_ln133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_267_p2 SOURCE ../src/ban.cpp:133 VARIABLE add_ln133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_1_fu_278_p2 SOURCE ../src/ban.cpp:133 VARIABLE add_ln133_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_p_fu_381_p2 SOURCE ../src/ban.cpp:138 VARIABLE diff_p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln117_fu_425_p2 SOURCE ../src/ban.cpp:117 VARIABLE sub_ln117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} p_sum_2 {DEPTH 3 CHILDREN {p_sum_2_Pipeline_VITIS_LOOP_84_1 p_sum_2_Pipeline_VITIS_LOOP_92_2 p_sum_2_Pipeline_VITIS_LOOP_104_3} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln117_1_fu_367_p2 SOURCE ../src/ban.cpp:117 VARIABLE sub_ln117_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_404_p2 SOURCE ../src/ban.cpp:117 VARIABLE add_ln117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln117_fu_414_p2 SOURCE ../src/ban.cpp:117 VARIABLE sub_ln117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_3_fu_423_p2 SOURCE ../src/ban.cpp:117 VARIABLE add_ln117_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_fu_513_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_518_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_535_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_556_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_sum_2_Pipeline_VITIS_LOOP_84_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_177_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_177 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_sum_2_Pipeline_VITIS_LOOP_92_2 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_25_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_25 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_sum_2_Pipeline_VITIS_LOOP_104_3 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.15 seconds; current allocated memory: 2.202 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
Execute       syn_report -model main -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 134.79 MHz
Command     autosyn done; 89.16 sec.
Command   csynth_design done; 110.99 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 107.97 seconds. CPU system time: 3.31 seconds. Elapsed time: 110.99 seconds; current allocated memory: 908.203 MB.
Command ap_source done; 112.47 sec.
Execute cleanup_all 
Command cleanup_all done; 0.15 sec.
INFO-FLOW: Workspace /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1 opened at Tue Feb 08 11:07:09 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/lorenzo/Programs/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lorenzo/Programs/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 1.2 sec.
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.28 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls
Execute     config_export -output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.29 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls -rtl verilog -vivado_clock 10 
Execute   source ./ban/solution1/directives.tcl 
Execute     set_directive_top -name main main 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
Execute   export_design -flow syn -rtl verilog -format ip_catalog -output /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -flow syn -rtl verilog
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=main xml_exists=0
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to main
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=1
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=278 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='main_mux_32_32_1_1
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_fsqrt_32ns_32ns_32_8_no_dsp_1
main_sqrt_aux_RAM_AUTO_1R1W
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_faddfsub_32ns_32ns_32_4_full_dsp_1
main_fadd_32ns_32ns_32_4_full_dsp_1
main_fmul_32ns_32ns_32_3_max_dsp_1
main_fmul_32ns_32ns_32_3_max_dsp_1
main_fdiv_32ns_32ns_32_9_no_dsp_1
main_uitofp_32ns_32_4_no_dsp_1
main_fcmp_32ns_32ns_1_2_no_dsp_1
main_fadd_32ns_32ns_32_4_full_dsp_1
main_fmul_32ns_32ns_32_3_max_dsp_1
main_v_ROM_AUTO_1R
main_b_p_RAM_AUTO_1R1W
main_b_num_RAM_1WNR_AUTO_1R1W
main_r_p_RAM_AUTO_1R1W
main_r_num_RAM_AUTO_1R1W
main_Pipeline_VITIS_LOOP_21_1
main_Pipeline_VITIS_LOOP_21_125
main_Pipeline_VITIS_LOOP_21_126
main_Pipeline_VITIS_LOOP_21_127
main_Pipeline_VITIS_LOOP_21_128
main_Pipeline_VITIS_LOOP_21_129
main_Pipeline_VITIS_LOOP_21_130
main_Pipeline_VITIS_LOOP_21_131
main_Pipeline_VITIS_LOOP_21_132
main_Pipeline_VITIS_LOOP_21_133
main_Pipeline_VITIS_LOOP_21_134
main_Pipeline_VITIS_LOOP_21_135
main_Pipeline_VITIS_LOOP_45_1
sqrt
p_sum_Pipeline_VITIS_LOOP_84_1
p_sum_Pipeline_VITIS_LOOP_92_2
p_sum_Pipeline_VITIS_LOOP_104_3
p_sum
operator_add
p_sum_1_Pipeline_VITIS_LOOP_84_1
p_sum_1_Pipeline_VITIS_LOOP_92_2
p_sum_1_Pipeline_VITIS_LOOP_104_3
p_sum_1
operator_2_Pipeline_VITIS_LOOP_84_1
operator_2_Pipeline_VITIS_LOOP_92_2
operator_2_Pipeline_VITIS_LOOP_104_3
operator_2
mul_body_Pipeline_VITIS_LOOP_84_1
mul_body_Pipeline_VITIS_LOOP_92_2
mul_body_Pipeline_VITIS_LOOP_104_3
mul_body
p_mul
p_mul_161
operator_1_1_Pipeline_VITIS_LOOP_84_1
operator_1_1_Pipeline_VITIS_LOOP_92_2
operator_1_1_Pipeline_VITIS_LOOP_104_3
operator_1_1
main_Pipeline_VITIS_LOOP_53_1
main_Pipeline_VITIS_LOOP_458_1
operator_1_Pipeline_VITIS_LOOP_84_1
operator_1_Pipeline_VITIS_LOOP_92_2
operator_1_Pipeline_VITIS_LOOP_104_3
operator_1_Pipeline_VITIS_LOOP_627_1
operator_1_Pipeline_VITIS_LOOP_21_1
operator_1
main_Pipeline_VITIS_LOOP_84_1
main_Pipeline_VITIS_LOOP_92_2
main_Pipeline_VITIS_LOOP_104_3
operator_1_2_Pipeline_VITIS_LOOP_84_1
operator_1_2_Pipeline_VITIS_LOOP_92_2
operator_1_2_Pipeline_VITIS_LOOP_104_3
operator_1_2
operator_Pipeline_VITIS_LOOP_84_1
operator_Pipeline_VITIS_LOOP_92_2
operator_Pipeline_VITIS_LOOP_104_3
operator_div
main_Pipeline_VITIS_LOOP_68_1
main_Pipeline_VITIS_LOOP_497_1
main_Pipeline_VITIS_LOOP_311_1
main_Pipeline_VITIS_LOOP_315_2
main_Pipeline_VITIS_LOOP_84_136
main_Pipeline_VITIS_LOOP_92_237
main_Pipeline_VITIS_LOOP_104_338
main_Pipeline_VITIS_LOOP_311_139
main_Pipeline_VITIS_LOOP_315_240
main_Pipeline_VITIS_LOOP_84_141
main_Pipeline_VITIS_LOOP_92_242
main_Pipeline_VITIS_LOOP_104_343
main_Pipeline_VITIS_LOOP_169_1
main_Pipeline_VITIS_LOOP_187_1
main_Pipeline_VITIS_LOOP_84_144
main_Pipeline_VITIS_LOOP_92_245
main_Pipeline_VITIS_LOOP_104_346
main_Pipeline_VITIS_LOOP_215_1
p_mul_1
main_Pipeline_VITIS_LOOP_84_147
main_Pipeline_VITIS_LOOP_92_248
main_Pipeline_VITIS_LOOP_104_349
main_Pipeline_VITIS_LOOP_84_150
main_Pipeline_VITIS_LOOP_92_251
main_Pipeline_VITIS_LOOP_104_352
main_Pipeline_VITIS_LOOP_627_1
main_Pipeline_VITIS_LOOP_84_153
main_Pipeline_VITIS_LOOP_92_254
main_Pipeline_VITIS_LOOP_104_355
main_Pipeline_VITIS_LOOP_627_156
main_Pipeline_VITIS_LOOP_84_157
main_Pipeline_VITIS_LOOP_92_258
main_Pipeline_VITIS_LOOP_104_359
main_Pipeline_VITIS_LOOP_84_160
main_Pipeline_VITIS_LOOP_92_261
main_Pipeline_VITIS_LOOP_104_362
main_Pipeline_VITIS_LOOP_21_163
main_Pipeline_VITIS_LOOP_21_164
main_Pipeline_VITIS_LOOP_21_165
mul_body_1_Pipeline_VITIS_LOOP_169_1
mul_body_1_Pipeline_VITIS_LOOP_187_1
mul_body_1_Pipeline_VITIS_LOOP_21_1
mul_body_1_Pipeline_VITIS_LOOP_84_1
mul_body_1_Pipeline_VITIS_LOOP_92_2
mul_body_1_Pipeline_VITIS_LOOP_104_3
mul_body_1
main_Pipeline_VITIS_LOOP_169_166
main_Pipeline_VITIS_LOOP_187_167
main_Pipeline_VITIS_LOOP_84_168
main_Pipeline_VITIS_LOOP_92_269
main_Pipeline_VITIS_LOOP_104_370
main_Pipeline_VITIS_LOOP_21_171
operator_1_Pipeline_VITIS_LOOP_21_1_s
operator_1_Pipeline_VITIS_LOOP_791_1
operator_1_Pipeline_VITIS_LOOP_34_1
operator_1_Pipeline_VITIS_LOOP_169_1
operator_1_Pipeline_VITIS_LOOP_187_1
operator_1_Pipeline_VITIS_LOOP_169_123
operator_1_Pipeline_VITIS_LOOP_187_124
operator_1_Pipeline_VITIS_LOOP_84_1_s
operator_1_Pipeline_VITIS_LOOP_92_2_s
operator_1_Pipeline_VITIS_LOOP_104_3_s
operator_1_s
operator_2_Pipeline_VITIS_LOOP_215_1
operator_2_Pipeline_VITIS_LOOP_84_1_s
operator_2_Pipeline_VITIS_LOOP_92_2_s
operator_2_Pipeline_VITIS_LOOP_104_3_s
operator_2_s
main_Pipeline_VITIS_LOOP_362_1
main_Pipeline_VITIS_LOOP_169_172
main_Pipeline_VITIS_LOOP_187_173
main_Pipeline_VITIS_LOOP_84_174
main_Pipeline_VITIS_LOOP_92_275
main_Pipeline_VITIS_LOOP_104_376
main_Pipeline_VITIS_LOOP_84_177
main_Pipeline_VITIS_LOOP_92_278
main_Pipeline_VITIS_LOOP_104_379
main_Pipeline_VITIS_LOOP_44_1
p_sum_2_Pipeline_VITIS_LOOP_84_1
p_sum_2_Pipeline_VITIS_LOOP_92_2
p_sum_2_Pipeline_VITIS_LOOP_104_3
p_sum_2
operator_3
main
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_125.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_126.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_127.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_128.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_129.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_130.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_131.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_132.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_133.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_134.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_135.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_45_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/sqrt.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_add.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_161.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_53_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_458_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_627_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_div.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_68_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_497_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_136.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_237.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_338.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_139.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_240.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_141.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_242.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_343.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_144.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_245.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_346.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_215_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_147.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_248.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_349.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_150.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_251.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_352.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_153.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_254.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_355.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_156.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_157.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_258.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_359.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_160.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_261.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_362.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_163.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_164.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_165.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_166.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_167.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_168.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_269.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_370.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_171.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_791_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_34_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_123.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_124.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_215_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_362_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_172.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_173.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_174.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_275.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_376.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_177.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_278.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_379.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_44_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.constraint.tcl 
Execute     sc_get_clocks main 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fadd_32ns_32ns_32_3_full_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_uitofp_32ns_32_4_no_dsp_1_ip.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to main
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=main
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.constraint.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.constraint.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/autopilot.rtl.models.tcl 
Execute     get_config_export -vivado_synth_run_properties 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_impl_run_properties 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     get_config_export -vivado_bd_cell_properties 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_max_timing_paths 
Execute     get_config_export -vivado_ip_cache 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/verilog/implsyn.sh
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl_report export_design_flow='syn' impl_dir='' lang='' out_dir=''
INFO-FLOW: DBG:PUTS:      auto_impl_report: syn processing xml
Execute     get_part 
Execute     ap_part_info -quiet -data family -name xczu7ev-ffvc1156-2-e 
Execute     get_project -name 
Execute     get_solution -name 
Execute     get_solution -flow_target 
Execute     get_clock_period 
Execute     get_clock_uncertainty 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_max_timing_paths 
INFO-FLOW: DBG:PUTS:      writing export xml file: /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::write_export_rpt xml_root='domNode0x7f39407032f8' export_design_flow='syn' export_rpt='/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
Execute     get_solution -directory 
INFO-FLOW: DBG:PUTS:      wrote export rpt file: export_syn.rpt
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s export.zip 
INFO: [HLS 200-802] Generated output file export.zip
Command   export_design done; 472.36 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 478.02 seconds. CPU system time: 22.83 seconds. Elapsed time: 472.36 seconds; current allocated memory: -910.969 MB.
Command ap_source done; 473.78 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1 opened at Tue Feb 08 11:17:34 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/lorenzo/Programs/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lorenzo/Programs/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 1.23 sec.
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.33 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls
Execute     config_export -output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.33 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls -rtl verilog -vivado_clock 10 
Execute   source ./ban/solution1/directives.tcl 
Execute     set_directive_top -name main main 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
Execute   export_design -rtl verilog -format ip_catalog -output /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=main xml_exists=1
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to main
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=1
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=278 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='main_mux_32_32_1_1
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_fsqrt_32ns_32ns_32_8_no_dsp_1
main_sqrt_aux_RAM_AUTO_1R1W
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_faddfsub_32ns_32ns_32_4_full_dsp_1
main_fadd_32ns_32ns_32_4_full_dsp_1
main_fmul_32ns_32ns_32_3_max_dsp_1
main_fmul_32ns_32ns_32_3_max_dsp_1
main_fdiv_32ns_32ns_32_9_no_dsp_1
main_uitofp_32ns_32_4_no_dsp_1
main_fcmp_32ns_32ns_1_2_no_dsp_1
main_fadd_32ns_32ns_32_4_full_dsp_1
main_fmul_32ns_32ns_32_3_max_dsp_1
main_v_ROM_AUTO_1R
main_b_p_RAM_AUTO_1R1W
main_b_num_RAM_1WNR_AUTO_1R1W
main_r_p_RAM_AUTO_1R1W
main_r_num_RAM_AUTO_1R1W
main_Pipeline_VITIS_LOOP_21_1
main_Pipeline_VITIS_LOOP_21_125
main_Pipeline_VITIS_LOOP_21_126
main_Pipeline_VITIS_LOOP_21_127
main_Pipeline_VITIS_LOOP_21_128
main_Pipeline_VITIS_LOOP_21_129
main_Pipeline_VITIS_LOOP_21_130
main_Pipeline_VITIS_LOOP_21_131
main_Pipeline_VITIS_LOOP_21_132
main_Pipeline_VITIS_LOOP_21_133
main_Pipeline_VITIS_LOOP_21_134
main_Pipeline_VITIS_LOOP_21_135
main_Pipeline_VITIS_LOOP_45_1
sqrt
p_sum_Pipeline_VITIS_LOOP_84_1
p_sum_Pipeline_VITIS_LOOP_92_2
p_sum_Pipeline_VITIS_LOOP_104_3
p_sum
operator_add
p_sum_1_Pipeline_VITIS_LOOP_84_1
p_sum_1_Pipeline_VITIS_LOOP_92_2
p_sum_1_Pipeline_VITIS_LOOP_104_3
p_sum_1
operator_2_Pipeline_VITIS_LOOP_84_1
operator_2_Pipeline_VITIS_LOOP_92_2
operator_2_Pipeline_VITIS_LOOP_104_3
operator_2
mul_body_Pipeline_VITIS_LOOP_84_1
mul_body_Pipeline_VITIS_LOOP_92_2
mul_body_Pipeline_VITIS_LOOP_104_3
mul_body
p_mul
p_mul_161
operator_1_1_Pipeline_VITIS_LOOP_84_1
operator_1_1_Pipeline_VITIS_LOOP_92_2
operator_1_1_Pipeline_VITIS_LOOP_104_3
operator_1_1
main_Pipeline_VITIS_LOOP_53_1
main_Pipeline_VITIS_LOOP_458_1
operator_1_Pipeline_VITIS_LOOP_84_1
operator_1_Pipeline_VITIS_LOOP_92_2
operator_1_Pipeline_VITIS_LOOP_104_3
operator_1_Pipeline_VITIS_LOOP_627_1
operator_1_Pipeline_VITIS_LOOP_21_1
operator_1
main_Pipeline_VITIS_LOOP_84_1
main_Pipeline_VITIS_LOOP_92_2
main_Pipeline_VITIS_LOOP_104_3
operator_1_2_Pipeline_VITIS_LOOP_84_1
operator_1_2_Pipeline_VITIS_LOOP_92_2
operator_1_2_Pipeline_VITIS_LOOP_104_3
operator_1_2
operator_Pipeline_VITIS_LOOP_84_1
operator_Pipeline_VITIS_LOOP_92_2
operator_Pipeline_VITIS_LOOP_104_3
operator_div
main_Pipeline_VITIS_LOOP_68_1
main_Pipeline_VITIS_LOOP_497_1
main_Pipeline_VITIS_LOOP_311_1
main_Pipeline_VITIS_LOOP_315_2
main_Pipeline_VITIS_LOOP_84_136
main_Pipeline_VITIS_LOOP_92_237
main_Pipeline_VITIS_LOOP_104_338
main_Pipeline_VITIS_LOOP_311_139
main_Pipeline_VITIS_LOOP_315_240
main_Pipeline_VITIS_LOOP_84_141
main_Pipeline_VITIS_LOOP_92_242
main_Pipeline_VITIS_LOOP_104_343
main_Pipeline_VITIS_LOOP_169_1
main_Pipeline_VITIS_LOOP_187_1
main_Pipeline_VITIS_LOOP_84_144
main_Pipeline_VITIS_LOOP_92_245
main_Pipeline_VITIS_LOOP_104_346
main_Pipeline_VITIS_LOOP_215_1
p_mul_1
main_Pipeline_VITIS_LOOP_84_147
main_Pipeline_VITIS_LOOP_92_248
main_Pipeline_VITIS_LOOP_104_349
main_Pipeline_VITIS_LOOP_84_150
main_Pipeline_VITIS_LOOP_92_251
main_Pipeline_VITIS_LOOP_104_352
main_Pipeline_VITIS_LOOP_627_1
main_Pipeline_VITIS_LOOP_84_153
main_Pipeline_VITIS_LOOP_92_254
main_Pipeline_VITIS_LOOP_104_355
main_Pipeline_VITIS_LOOP_627_156
main_Pipeline_VITIS_LOOP_84_157
main_Pipeline_VITIS_LOOP_92_258
main_Pipeline_VITIS_LOOP_104_359
main_Pipeline_VITIS_LOOP_84_160
main_Pipeline_VITIS_LOOP_92_261
main_Pipeline_VITIS_LOOP_104_362
main_Pipeline_VITIS_LOOP_21_163
main_Pipeline_VITIS_LOOP_21_164
main_Pipeline_VITIS_LOOP_21_165
mul_body_1_Pipeline_VITIS_LOOP_169_1
mul_body_1_Pipeline_VITIS_LOOP_187_1
mul_body_1_Pipeline_VITIS_LOOP_21_1
mul_body_1_Pipeline_VITIS_LOOP_84_1
mul_body_1_Pipeline_VITIS_LOOP_92_2
mul_body_1_Pipeline_VITIS_LOOP_104_3
mul_body_1
main_Pipeline_VITIS_LOOP_169_166
main_Pipeline_VITIS_LOOP_187_167
main_Pipeline_VITIS_LOOP_84_168
main_Pipeline_VITIS_LOOP_92_269
main_Pipeline_VITIS_LOOP_104_370
main_Pipeline_VITIS_LOOP_21_171
operator_1_Pipeline_VITIS_LOOP_21_1_s
operator_1_Pipeline_VITIS_LOOP_791_1
operator_1_Pipeline_VITIS_LOOP_34_1
operator_1_Pipeline_VITIS_LOOP_169_1
operator_1_Pipeline_VITIS_LOOP_187_1
operator_1_Pipeline_VITIS_LOOP_169_123
operator_1_Pipeline_VITIS_LOOP_187_124
operator_1_Pipeline_VITIS_LOOP_84_1_s
operator_1_Pipeline_VITIS_LOOP_92_2_s
operator_1_Pipeline_VITIS_LOOP_104_3_s
operator_1_s
operator_2_Pipeline_VITIS_LOOP_215_1
operator_2_Pipeline_VITIS_LOOP_84_1_s
operator_2_Pipeline_VITIS_LOOP_92_2_s
operator_2_Pipeline_VITIS_LOOP_104_3_s
operator_2_s
main_Pipeline_VITIS_LOOP_362_1
main_Pipeline_VITIS_LOOP_169_172
main_Pipeline_VITIS_LOOP_187_173
main_Pipeline_VITIS_LOOP_84_174
main_Pipeline_VITIS_LOOP_92_275
main_Pipeline_VITIS_LOOP_104_376
main_Pipeline_VITIS_LOOP_84_177
main_Pipeline_VITIS_LOOP_92_278
main_Pipeline_VITIS_LOOP_104_379
main_Pipeline_VITIS_LOOP_44_1
p_sum_2_Pipeline_VITIS_LOOP_84_1
p_sum_2_Pipeline_VITIS_LOOP_92_2
p_sum_2_Pipeline_VITIS_LOOP_104_3
p_sum_2
operator_3
main
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_125.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_126.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_127.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_128.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_129.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_130.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_131.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_132.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_133.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_134.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_135.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_45_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/sqrt.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_add.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_161.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_53_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_458_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_627_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_div.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_68_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_497_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_136.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_237.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_338.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_311_139.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_315_240.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_141.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_242.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_343.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_144.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_245.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_346.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_215_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_mul_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_147.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_248.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_349.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_150.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_251.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_352.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_153.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_254.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_355.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_627_156.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_157.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_258.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_359.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_160.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_261.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_362.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_163.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_164.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_165.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/mul_body_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_166.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_167.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_168.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_269.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_370.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_21_171.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_21_1_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_791_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_34_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_169_123.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_187_124.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_1_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_215_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_2_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_362_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_169_172.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_187_173.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_174.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_275.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_376.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_84_177.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_92_278.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_104_379.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main_Pipeline_VITIS_LOOP_44_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/p_sum_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/operator_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.constraint.tcl 
Execute     sc_get_clocks main 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fadd_32ns_32ns_32_3_full_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/misc/main_uitofp_32ns_32_4_no_dsp_1_ip.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to main
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=main
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.constraint.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/main.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/pack.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s export.zip 
INFO: [HLS 200-802] Generated output file export.zip
Command   export_design done; 25.77 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 22.96 seconds. CPU system time: 1.98 seconds. Elapsed time: 25.77 seconds; current allocated memory: -917.832 MB.
Command ap_source done; 27.23 sec.
Execute cleanup_all 
