0.7
2020.2
May 22 2024
18:54:44
/home/paul/Documents/FPGA/ALU/ALU.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
/home/paul/Documents/FPGA/ALU/ALU.srcs/sim_1/new/testbench.v,1724722325,verilog,,,,testbench,,,,,,,,
/home/paul/Documents/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v,1724718467,verilog,,/home/paul/Documents/FPGA/ALU/ALU.srcs/sources_1/new/Adder.v,,ALU,,,,,,,,
/home/paul/Documents/FPGA/ALU/ALU.srcs/sources_1/new/Adder.v,1724642638,verilog,,/home/paul/Documents/FPGA/ALU/ALU.srcs/sources_1/new/arithmeticModule.v,,Adder,,,,,,,,
/home/paul/Documents/FPGA/ALU/ALU.srcs/sources_1/new/arithmeticModule.v,1724718983,verilog,,/home/paul/Documents/FPGA/ALU/ALU.srcs/sources_1/new/bitwiseAdd.v,,arithmeticModule,,,,,,,,
/home/paul/Documents/FPGA/ALU/ALU.srcs/sources_1/new/bitwiseAdd.v,1723405057,verilog,,/home/paul/Documents/FPGA/ALU/ALU.srcs/sources_1/new/extend.v,,bitwiseAdd,,,,,,,,
/home/paul/Documents/FPGA/ALU/ALU.srcs/sources_1/new/extend.v,1724721295,verilog,,/home/paul/Documents/FPGA/ALU/ALU.srcs/sources_1/new/fourToOneMux.v,,extend,,,,,,,,
/home/paul/Documents/FPGA/ALU/ALU.srcs/sources_1/new/fourToOneMux.v,1724720237,verilog,,/home/paul/Documents/FPGA/ALU/ALU.srcs/sources_1/new/logicModule.v,,fourToOneMux,,,,,,,,
/home/paul/Documents/FPGA/ALU/ALU.srcs/sources_1/new/logicModule.v,1724720010,verilog,,/home/paul/Documents/FPGA/ALU/ALU.srcs/sources_1/new/twoToOneMux.v,,logicModule,,,,,,,,
/home/paul/Documents/FPGA/ALU/ALU.srcs/sources_1/new/twoToOneMux.v,1724103564,verilog,,/home/paul/Documents/FPGA/ALU/ALU.srcs/sim_1/new/testbench.v,,twoToOneMux,,,,,,,,
