Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Sep  1 16:00:08 2023
| Host         : DESKTOP-IDDFDEU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_loop_control_sets_placed.rpt
| Design       : hdmi_loop
| Device       : xc7k325t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   497 |
| Unused register locations in slices containing registers |  2413 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1620 |          526 |
| No           | No                    | Yes                    |             298 |          136 |
| No           | Yes                   | No                     |             567 |          227 |
| Yes          | No                    | No                     |            1043 |          440 |
| Yes          | No                    | Yes                    |             955 |          377 |
| Yes          | Yes                   | No                     |             872 |          406 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg_CE_cooolgate_en_sig_949                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[2]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[7]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[0]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[5]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[3]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[11]_LDC_i_2_n_0                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[1]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[4]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[6]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[10]_LDC_i_2_n_0                                                                                                                                                                                               |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | EEPROM_8b_m0/sI2C_DataOut_reg[0]_CE_cooolgate_en_sig_830                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[1]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[0]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[8]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[11]_LDC_i_2_n_0                                                                                                                                                                                               |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | EEPROM_8b_m1/sI2C_DataOut_reg[0]_CE_cooolgate_en_sig_831                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[9]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[4]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[5]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][3]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[2]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[6]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[9]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[8]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[3]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/uart_rx_inst/rx_bits_reg[2]_CE_cooolgate_en_sig_805                                                                                                                                                                    | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/uart_rx_inst/rx_bits_reg[1]_CE_cooolgate_en_sig_804                                                                                                                                                                    | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/uart_rx_inst/rx_bits_reg[6]_CE_cooolgate_en_sig_809                                                                                                                                                                    | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/uart_rx_inst/rx_bits_reg[3]_CE_cooolgate_en_sig_806                                                                                                                                                                    | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/uart_rx_inst/rx_bits_reg[7]_CE_cooolgate_en_sig_810                                                                                                                                                                    | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd_reg_CE_cooolgate_en_sig_912                                                                                                                                                | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state1                                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/uart_rx_inst/rx_bits_reg[0]_CE_cooolgate_en_sig_803                                                                                                                                                                    | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/uart_rx_inst/rx_bits_reg[4]_CE_cooolgate_en_sig_807                                                                                                                                                                    | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/uart_rx_inst/rx_bits_reg[5]_CE_cooolgate_en_sig_808                                                                                                                                                                    | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | EEPROM_8b_m1/I2C_SlaveController/rd_wrn_reg_CE_cooolgate_en_sig_911                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_x_reg[5][0]_CE_cooolgate_en_sig_859                                                                                                                                                                            | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg_CE_cooolgate_en_sig_916                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/uart_rx_inst/rx_data_valid_reg_CE_cooolgate_en_sig_929                                                                                                                                                                 | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | EEPROM_8b_m0/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg_CE_cooolgate_en_sig_917                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | EEPROM_8b_m0/I2C_SlaveController/rd_wrn_reg_CE_cooolgate_en_sig_910                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m1/i2c_master_top_m0/byte_controller/core_txd_reg_CE_cooolgate_en_sig_913                                                                                                                                                | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/c_state1                                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/dout_reg_CE_cooolgate_en_sig_927                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg_CE_cooolgate_en_sig_918                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_reg_CE_cooolgate_en_sig_926                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[1]_CE_cooolgate_en_sig_944                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]_CE_cooolgate_en_sig_943                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg_CE_cooolgate_en_sig_951                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg_CE_cooolgate_en_sig_946                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/uart_rx_inst/cycle_cnt_reg[4]_CE_cooolgate_en_sig_945                                                                                                                                                                  | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]_CE_cooolgate_en_sig_942                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                  | EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg_CE_cooolgate_en_sig_947                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[19][0]_CE_cooolgate_en_sig_847                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[2][0]_CE_cooolgate_en_sig_877                                                                                                                                                                                  | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[18][0]_CE_cooolgate_en_sig_845                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[17][0]_CE_cooolgate_en_sig_843                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_x_reg[4][0]_CE_cooolgate_en_sig_857                                                                                                                                                                            | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_x_reg[1][0]_CE_cooolgate_en_sig_851                                                                                                                                                                            | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[7][0]_CE_cooolgate_en_sig_887                                                                                                                                                                                  | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[15][0]_CE_cooolgate_en_sig_839                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[11][0]_CE_cooolgate_en_sig_867                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[7]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/icon_x_reg[3][0]_CE_cooolgate_en_sig_897                                                                                                                                                                                    | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[12][0]_CE_cooolgate_en_sig_869                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_x_reg[2][0]_CE_cooolgate_en_sig_853                                                                                                                                                                            | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[13][0]_CE_cooolgate_en_sig_871                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[8][0]_CE_cooolgate_en_sig_889                                                                                                                                                                                  | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[3][0]_CE_cooolgate_en_sig_879                                                                                                                                                                                  | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[16][0]_CE_cooolgate_en_sig_841                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_x_reg[3][0]_CE_cooolgate_en_sig_855                                                                                                                                                                            | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_x_reg[6][0]_CE_cooolgate_en_sig_861                                                                                                                                                                            | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_x_reg[7][0]_CE_cooolgate_en_sig_863                                                                                                                                                                            | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[4][0]_CE_cooolgate_en_sig_881                                                                                                                                                                                  | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[9][0]_CE_cooolgate_en_sig_891                                                                                                                                                                                  | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/latitude_ns_reg_CE_cooolgate_en_sig_923                                                                                                                                                                                  | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[1][0]_CE_cooolgate_en_sig_875                                                                                                                                                                                  | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[6][0]_CE_cooolgate_en_sig_885                                                                                                                                                                                  | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[14][0]_CE_cooolgate_en_sig_873                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[5][0]_CE_cooolgate_en_sig_883                                                                                                                                                                                  | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/icon_x_reg[1][0]_CE_cooolgate_en_sig_893                                                                                                                                                                                    | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/icon_x_reg[4][0]_CE_cooolgate_en_sig_899                                                                                                                                                                                    | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[10][0]_CE_cooolgate_en_sig_865                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_flag_reg_CE_cooolgate_en_sig_914                                                                                                                                                                               | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/longitude_we_reg_CE_cooolgate_en_sig_928                                                                                                                                                                                 | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/icon_x_reg[2][0]_CE_cooolgate_en_sig_895                                                                                                                                                                                    | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/i_vs_d1_reg_CE_cooolgate_en_sig_934                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_x_d0_reg[1]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_x_d0_reg[7]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_x_d0_reg[11]_LDC_i_1_n_0                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_x_d0_reg[2]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_x_d0_reg[3]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_x_d0_reg[10]_LDC_i_1_n_0                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_x_d0_reg[4]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_x_d0_reg[0]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_x_d0_reg[5]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_x_d0_reg[6]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_y_d0_reg[1]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_y_d0_reg[10]_LDC_i_1_n_0                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_y_d0_reg[0]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_y_d0_reg[11]_LDC_i_1_n_0                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_x_d0_reg[8]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_x_d0_reg[9]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_y_d0_reg[5]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_y_d0_reg[9]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_y_d0_reg[3]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_y_d0_reg[2]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_y_d0_reg[7]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]_CE_cooolgate_en_sig_925                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_y_d0_reg[6]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg_CE_cooolgate_en_sig_915                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg_CE_cooolgate_en_sig_935                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]_CE_cooolgate_en_sig_930                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg_CE_cooolgate_en_sig_936                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]_CE_cooolgate_en_sig_924                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg_CE_cooolgate_en_sig_938                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg_CE_cooolgate_en_sig_937                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg_CE_cooolgate_en_sig_948                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg_CE_cooolgate_en_sig_950                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_y_d0_reg[4]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | overlay_m1/mouse_y_d0_reg[8]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][0]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][0]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][10]_C                                                                                                                                                                                                        |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][10]_P                                                                                                                                                                                                        |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][11]_C                                                                                                                                                                                                        |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][11]_P                                                                                                                                                                                                        |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][1]_C                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                              |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                   | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                              |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][1]_C                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                   | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                              |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][1]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][10]_C                                                                                                                                                                                                        |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][6]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][9]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][4]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][5]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][2]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][7]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][11]_P                                                                                                                                                                                                        |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][9]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][2]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][5]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][8]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][9]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][0]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][3]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][10]_P                                                                                                                                                                                                        |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][8]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][6]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][0]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][2]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][2]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][5]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][3]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][5]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][4]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][6]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][9]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][4]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][7]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][3]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][4]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][7]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][8]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][1]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][6]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][11]_C                                                                                                                                                                                                        |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/x_reg[0][7]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/y_reg[0][8]_C                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  overlay_m1/mouse_x_d0_reg[1]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[1]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  overlay_m1/mouse_x_d0_reg[7]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[7]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  overlay_m1/mouse_x_d0_reg[11]_LDC_i_1_n_0 |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[11]_LDC_i_2_n_0                                                                                                                                                                                               |                1 |              1 |
|  overlay_m1/mouse_x_d0_reg[2]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[2]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  overlay_m1/mouse_x_d0_reg[3]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[3]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  overlay_m1/mouse_x_d0_reg[10]_LDC_i_1_n_0 |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[10]_LDC_i_2_n_0                                                                                                                                                                                               |                1 |              1 |
|  overlay_m1/mouse_x_d0_reg[4]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[4]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  overlay_m1/mouse_x_d0_reg[0]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[0]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  overlay_m1/mouse_x_d0_reg[5]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[5]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  overlay_m1/mouse_x_d0_reg[6]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[6]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  overlay_m1/mouse_y_d0_reg[1]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[1]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  overlay_m1/mouse_y_d0_reg[10]_LDC_i_1_n_0 |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[10]_LDC_i_2_n_0                                                                                                                                                                                               |                1 |              1 |
|  overlay_m1/mouse_y_d0_reg[0]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[0]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  overlay_m1/mouse_y_d0_reg[11]_LDC_i_1_n_0 |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[11]_LDC_i_2_n_0                                                                                                                                                                                               |                1 |              1 |
|  overlay_m1/mouse_x_d0_reg[8]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[8]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  overlay_m1/mouse_x_d0_reg[9]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[9]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  overlay_m1/mouse_y_d0_reg[5]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[5]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  overlay_m1/mouse_y_d0_reg[9]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[9]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  overlay_m1/mouse_y_d0_reg[3]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[3]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  overlay_m1/mouse_y_d0_reg[2]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[2]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  overlay_m1/mouse_y_d0_reg[7]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[7]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  overlay_m1/mouse_y_d0_reg[6]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[6]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  overlay_m1/mouse_y_d0_reg[4]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[4]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  overlay_m1/mouse_y_d0_reg[8]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | overlay_m1/mouse_y_d0_reg[8]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  reset_power_on_m0/x_reg[0][0]_P           |                                                                                                                                                                                                                                     | reset_power_on_m0/x_reg[0][0]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/x_reg[0][10]_P          |                                                                                                                                                                                                                                     | reset_power_on_m0/x_reg[0][10]_C                                                                                                                                                                                                        |                1 |              1 |
|  reset_power_on_m0/x_reg[0][11]_P          |                                                                                                                                                                                                                                     | reset_power_on_m0/x_reg[0][11]_C                                                                                                                                                                                                        |                1 |              1 |
|  reset_power_on_m0/y_reg[0][1]_P           |                                                                                                                                                                                                                                     | reset_power_on_m0/y_reg[0][1]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/x_reg[0][9]_P           |                                                                                                                                                                                                                                     | reset_power_on_m0/x_reg[0][9]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/x_reg[0][4]_P           |                                                                                                                                                                                                                                     | reset_power_on_m0/x_reg[0][4]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/x_reg[0][5]_P           |                                                                                                                                                                                                                                     | reset_power_on_m0/x_reg[0][5]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][2]_P           |                                                                                                                                                                                                                                     | reset_power_on_m0/y_reg[0][2]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][7]_P           |                                                                                                                                                                                                                                     | reset_power_on_m0/y_reg[0][7]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][11]_P          |                                                                                                                                                                                                                                     | reset_power_on_m0/y_reg[0][11]_C                                                                                                                                                                                                        |                1 |              1 |
|  reset_power_on_m0/x_reg[0][2]_P           |                                                                                                                                                                                                                                     | reset_power_on_m0/x_reg[0][2]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][3]_P           |                                                                                                                                                                                                                                     | reset_power_on_m0/y_reg[0][3]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][10]_P          |                                                                                                                                                                                                                                     | reset_power_on_m0/y_reg[0][10]_C                                                                                                                                                                                                        |                1 |              1 |
|  reset_power_on_m0/x_reg[0][8]_P           |                                                                                                                                                                                                                                     | reset_power_on_m0/x_reg[0][8]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][6]_P           |                                                                                                                                                                                                                                     | reset_power_on_m0/y_reg[0][6]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][0]_P           |                                                                                                                                                                                                                                     | reset_power_on_m0/y_reg[0][0]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][5]_P           |                                                                                                                                                                                                                                     | reset_power_on_m0/y_reg[0][5]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][9]_P           |                                                                                                                                                                                                                                     | reset_power_on_m0/y_reg[0][9]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/x_reg[0][7]_P           |                                                                                                                                                                                                                                     | reset_power_on_m0/x_reg[0][7]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][4]_P           |                                                                                                                                                                                                                                     | reset_power_on_m0/y_reg[0][4]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][8]_P           |                                                                                                                                                                                                                                     | reset_power_on_m0/y_reg[0][8]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/x_reg[0][1]_P           |                                                                                                                                                                                                                                     | reset_power_on_m0/x_reg[0][1]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/x_reg[0][3]_P           |                                                                                                                                                                                                                                     | reset_power_on_m0/x_reg[0][3]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/x_reg[0][6]_P           |                                                                                                                                                                                                                                     | reset_power_on_m0/x_reg[0][6]_C                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[7]                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/mouse_x_d0_reg[10]_LDC_i_2_n_0                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[18][1]_CE_cooolgate_en_sig_846                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[1][1]_CE_cooolgate_en_sig_876                                                                                                                                                                                  | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              2 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[19][1]_CE_cooolgate_en_sig_848                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              2 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]_CE_cooolgate_en_sig_798                                                                                                                            | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                2 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[5][1]_CE_cooolgate_en_sig_884                                                                                                                                                                                  | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                2 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[6][1]_CE_cooolgate_en_sig_886                                                                                                                                                                                  | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                2 |              2 |
|  vout1_clk_OBUF                            | plot_m1/icon_x_reg[1][1]_CE_cooolgate_en_sig_894                                                                                                                                                                                    | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              2 |
|  vout1_clk_OBUF                            | plot_m1/icon_x_reg[4][1]_CE_cooolgate_en_sig_900                                                                                                                                                                                    | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_x_reg[4][1]_CE_cooolgate_en_sig_858                                                                                                                                                                            | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[9][1]_CE_cooolgate_en_sig_892                                                                                                                                                                                  | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_x_reg[7][1]_CE_cooolgate_en_sig_864                                                                                                                                                                            | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[8][1]_CE_cooolgate_en_sig_890                                                                                                                                                                                  | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[16][1]_CE_cooolgate_en_sig_842                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[15][1]_CE_cooolgate_en_sig_840                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_x_reg[6][1]_CE_cooolgate_en_sig_862                                                                                                                                                                            | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_x_reg[3][1]_CE_cooolgate_en_sig_856                                                                                                                                                                            | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[11][1]_CE_cooolgate_en_sig_868                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[13][1]_CE_cooolgate_en_sig_872                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[12][1]_CE_cooolgate_en_sig_870                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[4][1]_CE_cooolgate_en_sig_882                                                                                                                                                                                  | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                2 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[17][1]_CE_cooolgate_en_sig_844                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[14][1]_CE_cooolgate_en_sig_874                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_x_reg[1][1]_CE_cooolgate_en_sig_852                                                                                                                                                                            | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  vout1_clk_OBUF                            | plot_m1/icon_x_reg[3][1]_CE_cooolgate_en_sig_898                                                                                                                                                                                    | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_x_reg[2][1]_CE_cooolgate_en_sig_854                                                                                                                                                                            | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[10][1]_CE_cooolgate_en_sig_866                                                                                                                                                                                 | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              2 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              2 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                          |                1 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[2][1]_CE_cooolgate_en_sig_878                                                                                                                                                                                  | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              2 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]_CE_cooolgate_en_sig_908                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              2 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[1]_CE_cooolgate_en_sig_909                                                                                                                                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                          |                1 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[3][1]_CE_cooolgate_en_sig_880                                                                                                                                                                                  | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/osd_x_reg[7][1]_CE_cooolgate_en_sig_888                                                                                                                                                                                  | overlay_m1/osd_x_reg[0]                                                                                                                                                                                                                 |                1 |              2 |
|  vout1_clk_OBUF                            | plot_m1/icon_x_reg[2][1]_CE_cooolgate_en_sig_896                                                                                                                                                                                    | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              2 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_x_reg[5][1]_CE_cooolgate_en_sig_860                                                                                                                                                                            | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m0/FSM_sequential_state_reg[0]_CE_cooolgate_en_sig_849                                                                                                                                                                   | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m1/FSM_sequential_state_reg[0]_CE_cooolgate_en_sig_850                                                                                                                                                                   | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              3 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/uart_rx_inst/cycle_cnt_reg[1]_CE_cooolgate_en_sig_901                                                                                                                                                                  | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              3 |
|  sys_pll_m0/inst/clk_out1                  | EEPROM_8b_m0/I2C_SlaveController/bitCount_reg[0]_CE_cooolgate_en_sig_902                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |
|  sys_pll_m0/inst/clk_out1                  | EEPROM_8b_m1/I2C_SlaveController/bitCount_reg[0]_CE_cooolgate_en_sig_903                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/direction_index_reg[0][0]_CE_cooolgate_en_sig_838                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              3 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  vout1_clk_OBUF                            | overlay_m1/current_object_id[3]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              3 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                          | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                           |                1 |              4 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/out1_value_reg_reg[0]_CE_cooolgate_en_sig_835                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/c_state                                                                                                                                                              | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_cmd_reg[3]                                                                                                                                                          |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state                                                                                                                                                              | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd_reg[3]                                                                                                                                                          |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                2 |              4 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                              |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                              |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                              |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                              |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                              |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                              |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                              |                1 |              4 |
|  sys_pll_m0/inst/clk_out1                  |                                                                                                                                                                                                                                     | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/c_state1                                                                                                                                                                 |                2 |              4 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                              |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                              |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                              |                1 |              4 |
|  sys_pll_m0/inst/clk_out1                  |                                                                                                                                                                                                                                     | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state1                                                                                                                                                                 |                2 |              4 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]_CE_cooolgate_en_sig_798                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_CE_cooolgate_en_sig_837                                                                                                                       | overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                               |                1 |              4 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |              5 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                        |                2 |              5 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1__0_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              5 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[13]_i_1_n_0                                                                                                                                                        |                3 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]_CE_cooolgate_en_sig_833                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |
|  sys_pll_m0/inst/clk_out1                  | EEPROM_8b_m1/sI2C_DataOut_reg[0]_CE_cooolgate_en_sig_831                                                                                                                                                                            | EEPROM_8b_m1/sAddr[7]                                                                                                                                                                                                                   |                3 |              6 |
|  sys_pll_m0/inst/clk_out1                  | EEPROM_8b_m0/sI2C_DataOut_reg[0]_CE_cooolgate_en_sig_830                                                                                                                                                                            | EEPROM_8b_m0/sAddr[7]                                                                                                                                                                                                                   |                5 |              6 |
|  vout1_clk_OBUF                            | overlay_m1/vs_edge                                                                                                                                                                                                                  | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                2 |              6 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                     |                3 |              6 |
|  sys_pll_m0/inst/clk_out1                  | reset_power_on_m1/fSCL_reg[2]                                                                                                                                                                                                       | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                2 |              6 |
|  sys_pll_m0/inst/clk_out1                  | reset_power_on_m1/fSCL_reg[2]_0                                                                                                                                                                                                     | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                   |                2 |              7 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                             | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                   |                2 |              7 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                     |                4 |              7 |
|  vout1_clk_OBUF                            | overlay_m1/longitude_value_reg[1]_CE_cooolgate_en_sig_829                                                                                                                                                                           | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                2 |              7 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | overlay_m1/d1_region_active0_in[1]                                                                                                                                                                                                      |                4 |              7 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[0]_CE_cooolgate_en_sig_832                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              7 |
|  vout1_clk_OBUF                            | overlay_m1/alpha[7]_i_1_n_0                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                3 |              8 |
|  vout1_clk_OBUF                            | uart_rs_inst/danger_level_threshold_reg[0][0]                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                3 |              8 |
|  vout1_clk_OBUF                            | uart_rs_inst/echo_intensity_threshold_reg[0][0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/uart_rx_inst/rx_data_reg[0]_CE_cooolgate_en_sig_812                                                                                                                                                                    | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                4 |              8 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/instruct_cnt_reg[0]_CE_cooolgate_en_sig_822                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              8 |
|  sys_pll_m0/inst/clk_out1                  | EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[0]_CE_cooolgate_en_sig_824                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/instruct_reg[2][0]_CE_cooolgate_en_sig_818                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              8 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/instruct_reg[0][0]_CE_cooolgate_en_sig_814                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              8 |
|  sys_pll_m0/inst/clk_out1                  | EEPROM_8b_m1/I2C_SlaveController/dataByte_reg[0]_CE_cooolgate_en_sig_826                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/instruct_reg[1][0]_CE_cooolgate_en_sig_816                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              8 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/instruct_reg[3][0]_CE_cooolgate_en_sig_820                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/instruct_reg[4][0]_CE_cooolgate_en_sig_801                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              8 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | YCbCr2RGB_m1/r_r_sum_reg[20]                                                                                                                                                                                                            |                1 |              8 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | YCbCr2RGB_m1/r_b_sum_reg_n_0_[20]                                                                                                                                                                                                       |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  vout1_clk_OBUF                            | timing_gen_xy_m1/x_cnt_reg[1]_CE_cooolgate_en_sig_827                                                                                                                                                                               | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                2 |              8 |
|  vout1_clk_OBUF                            | overlay_m1/temp_x                                                                                                                                                                                                                   | overlay_m1/temp_x[10]_i_1_n_0                                                                                                                                                                                                           |                3 |              8 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | YCbCr2RGB_m1/r_g_sum_reg_n_0_[20]                                                                                                                                                                                                       |                1 |              8 |
|  vout1_clk_OBUF                            | plot_m1/icon_ram_addr                                                                                                                                                                                                               | plot_m1/icon_ram_addr[11]_i_1_n_0                                                                                                                                                                                                       |                6 |              9 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m0/i2c_master_top_m0/E[0]                                                                                                                                                                                                | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                5 |             10 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                               | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                |                3 |             10 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                               | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                          |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m1/i2c_master_top_m0/E[0]                                                                                                                                                                                                | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                5 |             10 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                        |                4 |             10 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             10 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]_CE_cooolgate_en_sig_798                                                                                                                            | reset_power_on_m1/fSCL_reg[2]_0                                                                                                                                                                                                         |                4 |             11 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]_CE_cooolgate_en_sig_798                                                                                                                            | reset_power_on_m1/fSCL_reg[2]                                                                                                                                                                                                           |                4 |             11 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_sig_799                                                                                                                                                                  | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                5 |             11 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             11 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                        |                9 |             11 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m1/i2c_master_top_m0/byte_controller/dcnt                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             11 |
|  vout1_clk_OBUF                            | uart_rs_inst/icon_values_reg[2][0]                                                                                                                                                                                                  | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                3 |             11 |
|  vout1_clk_OBUF                            | overlay_m1/osd_ram_addr[13]_i_2_n_0                                                                                                                                                                                                 | overlay_m1/osd_ram_addr0                                                                                                                                                                                                                |                5 |             11 |
|  vout1_clk_OBUF                            | plot_m1/icon_addr[4][11]_i_2_n_0                                                                                                                                                                                                    | plot_m1/icon_addr[4][11]_i_1_n_0                                                                                                                                                                                                        |                5 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  vout1_clk_OBUF                            | plot_m1/theta_d0[11]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             12 |
|  vout1_clk_OBUF                            | plot_m1/icon_ram_addr[11]_i_1_n_0                                                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                3 |             12 |
|  vout1_clk_OBUF                            | plot_m1/icon_addr[2][11]_i_1_n_0                                                                                                                                                                                                    | plot_m1/icon_addr[4][11]_i_1_n_0                                                                                                                                                                                                        |                4 |             12 |
|  vout1_clk_OBUF                            | plot_m1/icon_addr[3][11]_i_1_n_0                                                                                                                                                                                                    | plot_m1/icon_addr[4][11]_i_1_n_0                                                                                                                                                                                                        |                6 |             12 |
|  vout1_clk_OBUF                            | plot_m1/icon_addr[1][11]_i_1_n_0                                                                                                                                                                                                    | plot_m1/icon_addr[4][11]_i_1_n_0                                                                                                                                                                                                        |                4 |             12 |
|  vout1_clk_OBUF                            | timing_gen_xy_m1/y_cnt[0]_i_1_n_0                                                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                3 |             12 |
|  sys_pll_m0/inst/clk_out1                  |                                                                                                                                                                                                                                     | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                7 |             13 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             13 |
|  vout1_clk_OBUF                            | overlay_m1/char_addr[11][13]_i_1_n_0                                                                                                                                                                                                | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                9 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/char_addr[13][13]_i_1_n_0                                                                                                                                                                                                | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               10 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/char_addr[17][13]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/char_addr[12][13]_i_1_n_0                                                                                                                                                                                                | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               10 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/char_addr[14][13]_i_2_n_0                                                                                                                                                                                                | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               11 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/char_addr[15][13]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/char_addr[19][13]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/char_addr[3][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               12 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/char_addr[5][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               10 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_addr[5][13]_i_1_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                7 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/char_addr[1][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                8 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/char_addr[8][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                8 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/char_addr[7][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               11 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/char_addr[2][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               10 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/char_addr[9][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                9 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/char_addr[16][13]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/char_addr[6][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               10 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_addr[7][13]_i_2_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                6 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_addr[3][13]_i_1_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                5 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/char_addr[10][13]_i_1_n_0                                                                                                                                                                                                | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                5 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/char_addr[4][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               10 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_addr[1][13]_i_1_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                5 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/char_addr[18][13]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_addr[2][13]_i_1_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                7 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_addr[4][13]_i_1_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                9 |             14 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_addr[6][13]_i_1_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                6 |             14 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             16 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             16 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             16 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m1/ms_cnt                                                                                                                                                                                                                | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                6 |             16 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             16 |
|  vout1_clk_OBUF                            | reset_power_on_m0/rst_n                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m0/ms_cnt                                                                                                                                                                                                                | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                6 |             16 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2__0_n_0                                                                                                                                                   | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1__0_n_0                                                                                                                                                       |                5 |             16 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2_n_0                                                                                                                                                      | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0                                                                                                                                                          |                5 |             16 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                        |                6 |             16 |
|  sys_pll_m0/inst/clk_out1                  | EEPROM_8b_m0/I2C_SlaveController/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |
|  sys_pll_m0/inst/clk_out1                  | EEPROM_8b_m1/I2C_SlaveController/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m1/timer_cnt                                                                                                                                                                                                             | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                5 |             18 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |
|  sys_pll_m0/inst/clk_out1                  | i2c_config_m0/timer_cnt                                                                                                                                                                                                             | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | plot_m1/scale_p/out1_x_reg[11]_i_1_n_0                                                                                                                                                                                                  |                6 |             24 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | plot_m1/scale_p/out2_x_reg[11]_i_1_n_0                                                                                                                                                                                                  |                6 |             24 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | plot_m1/scale_p/out3_x_reg[11]_i_1_n_0                                                                                                                                                                                                  |                6 |             24 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_y[11]_i_1_n_0                                                                                                                                                                                                      | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                6 |             24 |
|  vout1_clk_OBUF                            | overlay_m1/icon_color[23]_i_1_n_0                                                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                9 |             24 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | plot_m1/scale_p/out4_x_reg[11]_i_1_n_0                                                                                                                                                                                                  |                6 |             24 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                8 |             27 |
|  sys_pll_m0/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  vout1_clk_OBUF                            | overlay_m1/latitude_value[6]_i_1_n_0                                                                                                                                                                                                | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               14 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |
|  vout1_clk_OBUF                            | uart_rs_inst/scale_d0_reg[7][0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |             32 |
|  sys_pll_m0/inst/clk_out1                  | reset_power_on_m1/rst_reg_i_1__0_n_0                                                                                                                                                                                                | reset_power_on_m1/clear                                                                                                                                                                                                                 |                8 |             32 |
|  sys_pll_m0/inst/clk_out1                  | reset_power_on_m0/sel                                                                                                                                                                                                               | reset_power_on_m1/clear                                                                                                                                                                                                                 |                8 |             32 |
|  vout1_clk_OBUF                            | uart_rs_inst/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               15 |             32 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             33 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                         |               12 |             33 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             33 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             33 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             33 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  vout1_clk_OBUF                            | overlay_m1/color_g_temp                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               13 |             40 |
|  sys_pll_m0/inst/clk_out1                  | uart_rs_inst/signal_reg[7]_i_2_n_0                                                                                                                                                                                                  | uart_rs_inst/uart_rx_inst/signal_reg_reg[7]                                                                                                                                                                                             |               16 |             40 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             41 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             41 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             41 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                          |               11 |             44 |
|  vout1_clk_OBUF                            | uart_rs_inst/scale_reg[4]_rep__1                                                                                                                                                                                                    | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               17 |             44 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                         |               16 |             49 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               22 |             60 |
|  vout1_clk_OBUF                            | overlay_m1/mouse_dis_start_x                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               17 |             61 |
|  sys_pll_m0/inst/clk_out1                  |                                                                                                                                                                                                                                     | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |               31 |             65 |
|  sys_pll_m0/inst/clk_out1                  |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               42 |             78 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               33 |             88 |
|  sys_pll_m0/inst/clk_out2                  | overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |               33 |            103 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     | overlay_m1/ila_0_inst/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                        |               47 |            132 |
|  vout1_clk_OBUF                            | overlay_m1/DISPLAY_A_START_Y[16]_i_1_n_0                                                                                                                                                                                            | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               43 |            142 |
|  vout1_clk_OBUF                            | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               96 |            262 |
|  vout1_clk_OBUF                            |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              171 |            392 |
|  sys_pll_m0/inst/clk_out2                  |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              325 |           1307 |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                   231 |
| 2      |                    43 |
| 3      |                    17 |
| 4      |                    24 |
| 5      |                     5 |
| 6      |                     9 |
| 7      |                     6 |
| 8      |                    21 |
| 9      |                     1 |
| 10     |                     9 |
| 11     |                     8 |
| 12     |                     9 |
| 13     |                     2 |
| 14     |                    26 |
| 16+    |                    86 |
+--------+-----------------------+


