{
  "main": {
    "id": "bcb3c3fe4f83922b",
    "type": "split",
    "children": [
      {
        "id": "ba4a1f007d0642c8",
        "type": "tabs",
        "children": [
          {
            "id": "10d99aa3307ebb7c",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Ch1 Introduction to VHDL.md",
                "mode": "source",
                "source": false
              },
              "icon": "lucide-file",
              "title": "Ch1 Introduction to VHDL"
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "b5394b535b5cdbdf",
    "type": "split",
    "children": [
      {
        "id": "4d7b61d8fb4e2715",
        "type": "tabs",
        "children": [
          {
            "id": "060e8217aa70e563",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              },
              "icon": "lucide-folder-closed",
              "title": "Files"
            }
          },
          {
            "id": "36022d65ac7523cb",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              },
              "icon": "lucide-search",
              "title": "Search"
            }
          },
          {
            "id": "57643db4d3e92e4b",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {},
              "icon": "lucide-bookmark",
              "title": "Bookmarks"
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 272.5
  },
  "right": {
    "id": "537d2f522145e4ec",
    "type": "split",
    "children": [
      {
        "id": "c13b8213b8126cf1",
        "type": "tabs",
        "children": [
          {
            "id": "3ce69ad8135eb2b7",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Ch1 Introduction to VHDL.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              },
              "icon": "links-coming-in",
              "title": "Backlinks for Ch1 Introduction to VHDL"
            }
          },
          {
            "id": "3ecad82a2eba187d",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Ch1 Introduction to VHDL.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              },
              "icon": "links-going-out",
              "title": "Outgoing links from Ch1 Introduction to VHDL"
            }
          },
          {
            "id": "da96d65caa73b90b",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              },
              "icon": "lucide-tags",
              "title": "Tags"
            }
          },
          {
            "id": "4cffb169153bd706",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Ch1 Introduction to VHDL.md"
              },
              "icon": "lucide-list",
              "title": "Outline of Ch1 Introduction to VHDL"
            }
          }
        ],
        "currentTab": 3
      }
    ],
    "direction": "horizontal",
    "width": 300
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false,
      "obsidian-git:Open Git source control": false
    }
  },
  "active": "10d99aa3307ebb7c",
  "lastOpenFiles": [
    "Ch1 Introduction to VHDL.md"
  ]
}