_I1 bond_bar 0
t2 2 38 1636
/ 0
t1 2 38 1350
/ 0
t32 2 39598 8552
/ 0
t31 2 39598 8266
/ 0
t30 2 39598 7564
/ 0
t29 2 39598 7278
/ 0
t28 2 39598 6576
/ 0
t27 2 39598 6290
/ 0
t26 2 39598 5588
/ 0
t25 2 39598 5302
/ 0
t24 2 39598 4600
/ 0
t23 2 39598 4314
/ 0
t22 2 39598 3612
/ 0
t21 2 39598 3326
/ 0
t16 2 38 8552
/ 0
t15 2 38 8266
/ 0
t14 2 38 7564
/ 0
t13 2 38 7278
/ 0
t12 2 38 6576
/ 0
t11 2 38 6290
/ 0
t10 2 38 5588
/ 0
t9 2 38 5302
/ 0
t8 2 38 4600
/ 0
t7 2 38 4314
/ 0
t6 2 38 3612
/ 0
t5 2 38 3326
/ 0
t4 2 38 2624
/ 0
t3 2 38 2338
/ 0
t17 2 39598 1350
/ 0
t18 2 39598 1636
/ 0
t19 2 39598 2338
/ 0
t20 2 39598 2624
_I0/U2 buf40 0
A 2 1158 4210
/ 0
Y 2 1358 4210
/ 0
vdd 2 1158 4457
/ 0
vss 2 1158 3963
_I0/chip/U12 buf40 0
A 2 19278 11126
/ 0
Y 2 19478 11126
/ 0
vdd 2 19278 11373
/ 0
vss 2 19278 10879
_I0/chip/U7 buf40 0
A 2 20958 11126
/ 0
Y 2 21158 11126
/ 0
vdd 2 20958 11373
/ 0
vss 2 20958 10879
_I0/chip/U15 buf40 0
A 2 21758 11126
/ 0
Y 2 21958 11126
/ 0
vdd 2 21758 11373
/ 0
vss 2 21758 10879
_I0/chip/U9 buf40 0
A 2 19838 11126
/ 0
Y 2 20038 11126
/ 0
vdd 2 19838 11373
/ 0
vss 2 19838 10879
_I0/chip/U10 buf40 0
A 2 20398 11126
/ 0
Y 2 20598 11126
/ 0
vdd 2 20398 11373
/ 0
vss 2 20398 10879
_I0/chip/U17 buf40 0
A 2 21438 11126
/ 0
Y 2 21638 11126
/ 0
vdd 2 21438 11373
/ 0
vss 2 21438 10879
_I0/chip/U16 buf40 0
A 2 26678 11126
/ 0
Y 2 26878 11126
/ 0
vdd 2 26678 11373
/ 0
vss 2 26678 10879
_I0/chip/U19 buf40 0
A 2 27598 11126
/ 0
Y 2 27798 11126
/ 0
vdd 2 27598 11373
/ 0
vss 2 27598 10879
_I0/chip/U18 buf40 0
A 2 22278 11126
/ 0
Y 2 22478 11126
/ 0
vdd 2 22278 11373
/ 0
vss 2 22278 10879
_I0/chip/U11 buf40 0
A 2 22678 11126
/ 0
Y 2 22878 11126
/ 0
vdd 2 22678 11373
/ 0
vss 2 22678 10879
_I0/chip/U6 buf40 0
A 2 23078 11126
/ 0
Y 2 23278 11126
/ 0
vdd 2 23078 11373
/ 0
vss 2 23078 10879
_I0/chip/U5 buf40 0
A 2 23678 11126
/ 0
Y 2 23878 11126
/ 0
vdd 2 23678 11373
/ 0
vss 2 23678 10879
_I0/chip/U14 buf40 0
A 2 24478 11126
/ 0
Y 2 24678 11126
/ 0
vdd 2 24478 11373
/ 0
vss 2 24478 10879
_I0/chip/U8 buf40 0
A 2 25318 11126
/ 0
Y 2 25518 11126
/ 0
vdd 2 25318 11373
/ 0
vss 2 25318 10879
_I0/chip/U20 buf40 0
A 2 26238 11126
/ 0
Y 2 26438 11126
/ 0
vdd 2 26238 11373
/ 0
vss 2 26238 10879
_I0/chip/U13 buf40 0
A 2 27158 11126
/ 0
Y 2 27358 11126
/ 0
vdd 2 27158 11373
/ 0
vss 2 27158 10879
_I0/chip/video_ram/U5 buf40 0
A 2 35238 9150
/ 0
Y 2 35438 9150
/ 0
vdd 2 35238 9397
/ 0
vss 2 35238 8903
_I0/chip/video_ram/U7 buf40 0
A 2 27398 9150
/ 0
Y 2 27598 9150
/ 0
vdd 2 27398 9397
/ 0
vss 2 27398 8903
_I0/chip/video_ram/U6 buf40 0
A 2 23478 9150
/ 0
Y 2 23678 9150
/ 0
vdd 2 23478 9397
/ 0
vss 2 23478 8903
_I0/chip/video_ram/U3 buf40 0
A 2 31318 9150
/ 0
Y 2 31518 9150
/ 0
vdd 2 31318 9397
/ 0
vss 2 31318 8903
_I0/chip/video_ram/U4 buf40 0
A 2 19558 9150
/ 0
Y 2 19758 9150
/ 0
vdd 2 19558 9397
/ 0
vss 2 19558 8903
_I0/clock osc10 0
F 2 1038 4250
/ 0
XO 2 878 4250
/ 0
E 2 438 4178
/ 0
XI 2 438 4210
/ 0
vdd 2 438 4457
/ 0
vss 2 438 3963
_I0/chip/vga_controller/mem_addr_demux vga_demux 0
di2_7_0_2 2 31718 12186
/ 0
di1_7_0_2 2 31718 12114
/ 0
do_7_0_2 2 31718 12568
/ 0
di1_7_0_5 2 34318 12186
/ 0
do_7_0_5 2 34318 12680
/ 0
di1_7_0_7 2 33038 11906
/ 0
s1 2 34318 11946
/ 0
vdd 2 32878 12361
/ 0
vss 2 32878 12855
/ 0
di2_7_0_0 3 33758 11906
/ 0
s2 3 32798 12816
/ 0
def_7_0_0 3 33158 12816
/ 0
di1_7_0_0 3 33638 11906
/ 0
do_7_0_0 3 33798 12816
/ 0
di2_7_0_1 3 33878 11906
/ 0
def_7_0_1 3 33278 11906
/ 0
di1_7_0_1 3 33998 11906
/ 0
do_7_0_1 3 34038 12816
/ 0
def_7_0_2 3 32198 11906
/ 0
di2_7_0_3 3 33518 11906
/ 0
def_7_0_3 3 33158 11906
/ 0
di1_7_0_3 3 33398 11906
/ 0
do_7_0_3 3 33558 12816
/ 0
di2_7_0_4 3 32198 12816
/ 0
def_7_0_4 3 32438 11906
/ 0
di1_7_0_4 3 32558 11906
/ 0
do_7_0_4 3 32598 12816
/ 0
di2_7_0_5 3 34118 11906
/ 0
def_7_0_5 3 33278 12816
/ 0
di2_7_0_6 3 31958 11906
/ 0
def_7_0_6 3 32318 12816
/ 0
di1_7_0_6 3 32078 11906
/ 0
do_7_0_6 3 32118 12816
/ 0
di2_7_0_7 3 33038 12816
/ 0
def_7_0_7 3 32878 11906
/ 0
do_7_0_7 3 32998 12816
/ 1
3 n39 ~ 2 32284 12646 0 0 ~
/ 1
3 n54 ~ 2 32844 12646 0 0 ~
/ 1
3 n28 ~ 2 33124 12646 0 0 ~
/ 1
3 n34 ~ 2 32404 12646 0 0 ~
/ 1
3 n52 ~ 2 33244 12646 0 0 ~
/ 1
3 n44 ~ 2 33484 12088 0 0 ~
/ 1
3 n47 ~ 2 31804 12088 0 0 ~
/ 1
3 n53 ~ 2 33724 12088 0 0 ~
/ 1
3 n29 ~ 2 32924 12646 0 0 ~
/ 1
3 n40 ~ 2 32484 12646 0 0 ~
/ 1
3 n33 ~ 2 32044 12088 0 0 ~
/ 1
3 n36 ~ 2 34204 12088 0 0 ~
/ 1
3 n48 ~ 2 33964 12088 0 0 ~
/ 1
3 n30 ~ 2 32964 12646 0 0 ~
/ 1
3 n35 ~ 2 32044 12646 0 0 ~
/ 1
3 n38 ~ 2 34204 12646 0 0 ~
/ 1
3 n41 ~ 2 32524 12646 0 0 ~
/ 1
3 n50 ~ 2 33964 12646 0 0 ~
/ 1
3 n37 ~ 2 33364 12646 0 0 ~
/ 1
3 n42 ~ 2 33404 12646 0 0 ~
/ 1
3 n43 ~ 2 33244 12088 0 0 ~
/ 1
3 n45 ~ 2 31724 12646 0 0 ~
/ 1
3 n51 ~ 2 33644 12646 0 0 ~
/ 1
3 n46 ~ 2 31764 12646 0 0 ~
/ 1
3 n49 ~ 2 33364 12088 0 0 ~
/ 1
3 n31 ~ 2 32764 12120 0 0 ~
/ 1
3 n32 ~ 2 33084 12646 0 0 ~
_I0/chip/vga_controller/np_translation vga_np_trans 0
new_line_in 2 38838 14416
/ 0
new_frame_in 2 38838 14512
/ 0
mem_addr_out_7_0_3 2 35358 16274
/ 0
mem_addr_out_7_0_4 2 35358 16592
/ 0
mem_addr_out_7_0_5 2 38838 16456
/ 0
mem_addr_reset_in_1_0_0 2 35358 14974
/ 0
mem_addr_reset_in_1_0_1 2 35358 15604
/ 0
rst 2 35358 14616
/ 0
clk 2 35358 16918
/ 0
in_np_in 3 37118 13882
/ 0
mem_addr_out_7_0_0 3 36718 17756
/ 0
mem_addr_out_7_0_1 3 38118 17756
/ 0
mem_addr_out_7_0_2 3 37758 17756
/ 0
mem_addr_out_7_0_6 3 36678 17756
/ 0
mem_addr_out_7_0_7 3 37838 17756
/ 0
vdd 3 37998 17756
/ 0
vss 3 36958 17756
/ 1
3 n1 ~ 2 38804 14064 0 0 ~
/ 1
3 n5 ~ 2 38404 14064 0 0 ~
/ 1
3 n21 ~ 2 38404 14622 0 0 ~
/ 1
3 n20 ~ 2 37004 14622 0 0 ~
/ 1
3 n3 ~ 2 37204 14064 0 0 ~
/ 1
3 n18_port ~ 2 38644 14622 0 0 ~
/ 1
3 n22 ~ 2 36644 14622 0 0 ~
/ 1
3 n4 ~ 2 37244 14064 0 0 ~
/ 1
3 n11 ~ 2 38284 14064 0 0 ~
/ 1
3 N18 ~ 2 37084 14590 0 0 ~
/ 1
3 counter_state_0_port ~ 2 36324 14622 0 0 ~
/ 1
3 N17 ~ 2 36724 14590 0 0 ~
/ 1
3 counter_state_2_port ~ 2 37804 14096 0 0 ~
/ 1
3 N16 ~ 2 36284 14662 0 0 ~
/ 1
3 n19 ~ 2 37804 14590 0 0 ~
/ 1
3 n2 ~ 2 38844 14064 0 0 ~
/ 1
3 counter_state_1_port ~ 2 37484 14064 0 0 ~
/ 1
3 n6 ~ 2 35564 14798 0 0 ~
/ 1
3 n9 ~ 2 38844 17132 0 0 ~
/ 1
3 mem_addr_enable ~ 2 38844 17228 0 0 ~
/ 1
3 X_Logic1_port ~ 2 37484 14343 0 0 ~
/ 1
3 X_Logic0_port ~ 3 37244 14876 0 0 ~
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter vga_counter_2bit 0
en 2 36518 19388
/ 0
rst_ext 2 36518 19198
/ 0
rst 2 36518 19102
/ 0
vdd 2 35238 19277
/ 0
vss 2 35238 19771
/ 0
val_1_0_0 2 36518 19628
/ 0
val_1_0_1 2 36518 19134
/ 0
clk 3 35438 19732
/ 1
3 n8 ~ 2 36404 19004 0 0 ~
/ 1
3 n7 ~ 2 36484 19562 0 0 ~
/ 1
3 n9 ~ 2 36244 19004 0 0 ~
/ 1
3 n5 ~ 2 36204 19602 0 0 ~
/ 1
3 n4 ~ 2 36204 18964 0 0 ~
/ 1
3 n6 ~ 2 35324 19530 0 0 ~
_I0/chip/vga_controller/np_translation_reset vga_np_trans_reset 0
end_np_line_in 2 38838 18464
/ 0
vdd 2 35238 19277
/ 0
vss 2 35238 19771
/ 0
rst 2 35238 18568
/ 0
mem_addr_reset_out_1_0_0 3 36078 19732
/ 0
mem_addr_reset_out_1_0_1 3 36438 19732
/ 0
end_frame_in 3 36718 19732
/ 0
clk 3 35438 19732
/ 1
3 n9 ~ 2 35284 18016 0 0 ~
/ 1
3 n7 ~ 2 37524 19004 0 0 ~
/ 1
3 n32 ~ 2 35844 18016 0 0 ~
/ 1
3 n46 ~ 2 38324 19530 0 0 ~
/ 1
3 n35 ~ 2 37724 18542 0 0 ~
/ 1
3 n40 ~ 2 37564 19562 0 0 ~
/ 1
3 n37 ~ 2 38324 18574 0 0 ~
/ 1
3 N26 ~ 2 37644 19530 0 0 ~
/ 1
3 n38 ~ 2 37924 18016 0 0 ~
/ 1
3 n4 ~ 2 36364 18048 0 0 ~
/ 1
3 n31 ~ 2 37084 18016 0 0 ~
/ 1
3 n2 ~ 2 35444 18750 0 0 ~
/ 1
3 n8 ~ 2 37564 19036 0 0 ~
/ 1
3 n1 ~ 2 35604 18016 0 0 ~
/ 1
3 N25 ~ 2 38844 19530 0 0 ~
/ 1
3 n6 ~ 2 36524 18048 0 0 ~
/ 1
3 n47 ~ 2 37964 18016 0 0 ~
/ 1
3 n45 ~ 2 38244 19530 0 0 ~
/ 1
3 counter_state_1_port ~ 2 38004 19004 0 0 ~
/ 1
3 n48 ~ 2 37884 18574 0 0 ~
/ 1
3 n33 ~ 2 37684 18048 0 0 ~
/ 1
3 n28_port ~ 2 38164 19036 0 0 ~
/ 1
3 n29 ~ 2 37684 18574 0 0 ~
/ 1
3 n41 ~ 2 37484 19738 0 0 ~
/ 1
3 mem_addr_enable ~ 2 38284 19036 0 0 ~
/ 1
3 n42 ~ 2 38564 19004 0 0 ~
/ 1
3 n30 ~ 2 38244 19036 0 0 ~
/ 1
3 n39 ~ 2 38604 18574 0 0 ~
/ 1
3 N27 ~ 2 38404 18542 0 0 ~
/ 1
3 counter_state_2_port ~ 2 37404 19562 0 0 ~
/ 1
3 n3 ~ 2 36324 18016 0 0 ~
/ 1
3 N28 ~ 2 36124 18016 0 0 ~
/ 1
3 n34 ~ 2 37564 18016 0 0 ~
/ 1
3 counter_state_3_port ~ 2 36924 18016 0 0 ~
/ 1
3 n44 ~ 2 38484 19004 0 0 ~
/ 1
3 n5 ~ 2 36484 18016 0 0 ~
/ 1
3 n10 ~ 2 35484 18048 0 0 ~
/ 1
3 counter_state_4_port ~ 2 37644 18542 0 0 ~
/ 1
3 n43 ~ 2 38844 18016 0 0 ~
/ 1
3 counter_state_0_port ~ 2 38044 19004 0 0 ~
/ 1
3 n36 ~ 2 38044 18574 0 0 ~
/ 1
3 N24 ~ 2 37924 19530 0 0 ~
_I0/chip/vga_controller/sync vga_sync 0
pos_x_in_7_0_4 2 28198 14870
/ 0
pos_x_in_7_0_3 2 28158 15780
/ 0
pos_x_in_7_0_5 2 27798 15780
/ 0
pos_y_in_9_0_3 2 26758 15500
/ 0
pos_y_in_9_0_9 2 26758 15532
/ 0
pos_y_in_9_0_1 2 26758 15604
/ 0
pos_y_in_9_0_2 2 26758 15006
/ 0
pos_y_in_9_0_4 2 26758 15078
/ 0
pos_y_in_9_0_5 2 28078 15780
/ 0
pos_y_in_9_0_7 2 28038 14870
/ 0
rst 2 28518 15150
/ 0
vdd 2 26918 15325
/ 0
vss 2 26918 15819
/ 0
pos_x_in_7_0_2 3 28358 15780
/ 0
pos_x_in_7_0_6 3 27918 15780
/ 0
pos_x_in_7_0_7 3 27758 15780
/ 0
pos_y_in_9_0_6 3 28038 15780
/ 0
pos_y_in_9_0_8 3 27998 14870
/ 0
h_sync_out 3 27918 14870
/ 0
v_sync_out 3 27718 15780
/ 0
clk 3 27278 14870
/ 1
3 n11 ~ 2 26884 15084 0 0 ~
/ 1
3 n15 ~ 2 27844 15610 0 0 ~
/ 1
3 n18 ~ 2 28284 15650 0 0 ~
/ 1
3 n20 ~ 2 27004 15578 0 0 ~
/ 1
3 n16 ~ 2 27964 15610 0 0 ~
/ 1
3 n14 ~ 2 26884 15578 0 0 ~
/ 1
3 n17 ~ 2 28324 15012 0 0 ~
/ 1
3 n13 ~ 2 27004 15084 0 0 ~
/ 1
3 n4 ~ 2 27884 15578 0 0 ~
/ 1
3 n12 ~ 2 26964 15052 0 0 ~
/ 1
3 n19 ~ 2 26924 15578 0 0 ~
_I0/chip/vga_controller/score_check vga_score_check 0
pos_x_in_7_0_3 2 26438 15676
/ 0
pos_y_in_9_0_4 2 25558 14870
/ 0
pos_x_in_7_0_6 2 25958 15780
/ 0
pos_x_in_7_0_1 2 26158 14870
/ 0
vdd 2 24438 15325
/ 0
vss 2 24438 14831
/ 0
rst 2 24438 15604
/ 0
clk 2 24438 15676
/ 0
pos_x_in_7_0_0 3 25198 14870
/ 0
pos_y_in_9_0_5 3 25518 14870
/ 0
pos_y_in_9_0_6 3 25358 15780
/ 0
pos_y_in_9_0_7 3 25758 14870
/ 0
pos_y_in_9_0_8 3 25798 15780
/ 0
pos_y_in_9_0_9 3 25638 14870
/ 0
pos_x_in_7_0_2 3 26198 14870
/ 0
pos_x_in_7_0_7 3 25238 15780
/ 0
pos_x_in_7_0_5 3 25438 14870
/ 0
pos_x_in_7_0_4 3 25398 14870
/ 0
in_score_out 3 25158 15780
/ 0
end_score_line_out 3 25158 14870
/ 1
3 n27 ~ 2 25964 15052 0 0 ~
/ 1
3 n28 ~ 2 25604 15052 0 0 ~
/ 1
3 n23 ~ 2 25524 15578 0 0 ~
/ 1
3 n22 ~ 2 26084 15610 0 0 ~
/ 1
3 n15_port ~ 2 25324 15578 0 0 ~
/ 1
3 n19 ~ 2 26284 15084 0 0 ~
/ 1
3 n14 ~ 2 25564 15610 0 0 ~
/ 1
3 n21 ~ 2 25324 15084 0 0 ~
/ 1
3 n30 ~ 2 26244 15578 0 0 ~
/ 1
3 n25 ~ 2 25764 15650 0 0 ~
/ 1
3 n24 ~ 2 25724 15084 0 0 ~
/ 1
3 n26 ~ 2 25644 15610 0 0 ~
/ 1
3 n20 ~ 2 26164 15610 0 0 ~
/ 1
3 N18 ~ 2 24644 15786 0 0 ~
/ 1
3 n16 ~ 2 25204 15578 0 0 ~
/ 1
3 n29 ~ 2 25404 15610 0 0 ~
/ 1
3 n17 ~ 2 26004 15610 0 0 ~
/ 1
3 N15 ~ 2 24644 14876 0 0 ~
/ 1
3 n18_port ~ 2 26364 15052 0 0 ~
_I0/chip/vga_controller/np_check vga_np_check 0
pos_y_in_9_0_8 2 29718 13882
/ 0
pos_x_in_7_0_1 2 30918 13882
/ 0
pos_x_in_7_0_4 2 28718 14480
/ 0
pos_x_in_7_0_2 2 31078 14720
/ 0
pos_x_in_7_0_7 2 28718 14616
/ 0
pos_x_in_7_0_5 2 28718 14512
/ 0
pos_x_in_7_0_6 2 31078 14226
/ 0
in_np_out 2 31078 14162
/ 0
vdd 2 30078 14337
/ 0
vss 2 30078 14831
/ 0
end_np_line_out 2 31078 14512
/ 0
pos_y_in_9_0_9 3 29678 13882
/ 0
pos_y_in_9_0_4 3 29478 13882
/ 0
pos_y_in_9_0_6 3 29398 14792
/ 0
pos_y_in_9_0_5 3 29358 14792
/ 0
pos_y_in_9_0_7 3 29358 13882
/ 0
pos_x_in_7_0_0 3 30838 13882
/ 0
pos_x_in_7_0_3 3 29158 14792
/ 0
rst 3 30438 14792
/ 0
clk 3 30118 13882
/ 1
3 n25 ~ 2 30964 14590 0 0 ~
/ 1
3 n29 ~ 2 29604 14622 0 0 ~
/ 1
3 n21 ~ 2 29044 14064 0 0 ~
/ 1
3 n27 ~ 2 31044 14064 0 0 ~
/ 1
3 n34 ~ 2 28804 14622 0 0 ~
/ 1
3 n19 ~ 2 28964 14064 0 0 ~
/ 1
3 n22 ~ 2 29164 14064 0 0 ~
/ 1
3 n33 ~ 2 28764 14622 0 0 ~
/ 1
3 n15_port ~ 2 29844 14064 0 0 ~
/ 1
3 N18 ~ 2 29924 14096 0 0 ~
/ 1
3 n23 ~ 2 29324 14590 0 0 ~
/ 1
3 n26 ~ 2 31044 14622 0 0 ~
/ 1
3 n28 ~ 2 29684 14622 0 0 ~
/ 1
3 n30 ~ 2 29644 14064 0 0 ~
/ 1
3 n31 ~ 2 29484 14590 0 0 ~
/ 1
3 n14 ~ 2 30044 14590 0 0 ~
/ 1
3 n35 ~ 2 29124 14622 0 0 ~
/ 1
3 n20 ~ 2 28764 14064 0 0 ~
/ 1
3 N15 ~ 2 31084 14590 0 0 ~
/ 1
3 n36 ~ 2 29564 14064 0 0 ~
/ 1
3 n17 ~ 2 29284 14064 0 0 ~
/ 1
3 n32 ~ 2 30924 14622 0 0 ~
/ 1
3 n24 ~ 2 29244 14590 0 0 ~
/ 1
3 n18_port ~ 2 28844 14096 0 0 ~
/ 1
3 n16 ~ 2 29884 14096 0 0 ~
_I0/chip/vga_controller/triggers vga_triggers 0
pos_x_in_7_0_7 2 31478 12186
/ 0
pos_y_in_9_0_3 2 30078 11906
/ 0
pos_y_in_9_0_0 2 29998 11906
/ 0
pos_y_in_9_0_7 2 29998 12816
/ 0
pos_y_in_9_0_6 2 29918 12816
/ 0
pos_x_in_7_0_4 2 31478 12440
/ 0
vdd 2 29078 12361
/ 0
vss 2 29078 12855
/ 0
rst 2 28478 12218
/ 0
clk 2 28478 12010
/ 0
pos_y_in_9_0_1 3 30958 11906
/ 0
pos_x_in_7_0_6 3 30918 12816
/ 0
pos_y_in_9_0_5 3 30038 11906
/ 0
pos_y_in_9_0_8 3 29958 12816
/ 0
pos_x_in_7_0_3 3 31198 11906
/ 0
pos_x_in_7_0_2 3 31118 11906
/ 0
pos_x_in_7_0_0 3 31078 11906
/ 0
pos_x_in_7_0_1 3 31038 12816
/ 0
pos_x_in_7_0_5 3 31398 12816
/ 0
pos_y_in_9_0_4 3 30278 12816
/ 0
pos_y_in_9_0_9 3 30238 12816
/ 0
pos_y_in_9_0_2 3 30198 11906
/ 0
new_frame_out 3 29958 11906
/ 0
new_line_out 3 29238 11906
/ 0
end_frame_out 3 29838 12816
/ 1
3 n30 ~ 2 31244 12614 0 0 ~
/ 1
3 n38 ~ 2 30124 12646 0 0 ~
/ 1
3 n18 ~ 2 28644 12646 0 0 ~
/ 1
3 n27 ~ 2 30804 12646 0 0 ~
/ 1
3 n31 ~ 2 30684 12120 0 0 ~
/ 1
3 n29 ~ 2 31324 12646 0 0 ~
/ 1
3 n33 ~ 2 31164 12120 0 0 ~
/ 1
3 n26 ~ 2 30884 12646 0 0 ~
/ 1
3 n36 ~ 2 30164 12646 0 0 ~
/ 1
3 n37 ~ 2 30084 12646 0 0 ~
/ 1
3 n24 ~ 2 31124 12614 0 0 ~
/ 1
3 n40 ~ 2 30764 12614 0 0 ~
/ 1
3 n41 ~ 2 30564 12646 0 0 ~
/ 1
3 n23 ~ 2 30324 12614 0 0 ~
/ 1
3 n25 ~ 2 31484 12614 0 0 ~
/ 1
3 n32 ~ 2 30484 12614 0 0 ~
/ 1
3 n21 ~ 2 30204 12088 0 0 ~
/ 1
3 n34 ~ 2 30644 12088 0 0 ~
/ 1
3 n39 ~ 2 30604 12646 0 0 ~
/ 1
3 new_line_new ~ 2 28564 12614 0 0 ~
/ 1
3 n22 ~ 2 30484 12088 0 0 ~
/ 1
3 n28 ~ 2 30844 12646 0 0 ~
/ 1
3 new_frame_new ~ 2 28924 12614 0 0 ~
/ 1
3 n35 ~ 2 30444 12646 0 0 ~
/ 1
3 end_frame_new ~ 2 30804 12120 0 0 ~
/ 1
3 n20 ~ 2 28884 12646 0 0 ~
/ 1
3 n19 ~ 2 28844 12614 0 0 ~
_I0/chip/vga_controller/read_and_output vga_read 0
h_sync_out 2 38518 12504
/ 0
vdd 2 36838 12361
/ 0
vss 2 36838 12855
/ 0
rst 2 34558 12640
/ 0
clk 2 34558 12010
/ 0
data_in 3 38358 12816
/ 0
blue_out 3 36078 11906
/ 0
green_out 3 36838 12816
/ 0
red_out 3 36078 12816
/ 0
v_sync_out 3 36838 11906
/ 0
in_score_in 3 34758 12816
/ 0
in_np_in 3 37798 11906
/ 0
in_field_in 3 34758 11906
/ 0
v_sync_in 3 37038 11906
/ 0
h_sync_in 3 37038 12816
/ 1
3 in_np_buf ~ 2 38484 12120 0 0 ~
/ 1
3 h_sync_buf ~ 2 37804 12822 0 0 ~
/ 1
3 n3 ~ 2 38484 12646 0 0 ~
/ 1
3 v_sync_buf ~ 2 36284 11912 0 0 ~
/ 1
3 in_field_buf ~ 2 38404 12120 0 0 ~
/ 1
3 red_next ~ 2 36284 12822 0 0 ~
/ 1
3 in_score_buf ~ 2 35284 12614 0 0 ~
/ 1
3 n1 ~ 2 38524 12646 0 0 ~
_I0/chip/vga_controller/score_translation/mem_addr_counter vga_counter_3bit 0
en 2 26398 12250
/ 0
rst_ext 2 26278 11906
/ 0
rst 2 26398 12186
/ 0
vdd 2 25318 12361
/ 0
vss 2 25318 12855
/ 0
clk 2 24478 12504
/ 0
val_2_0_0 2 26398 12712
/ 0
val_2_0_2 2 25318 11906
/ 0
val_2_0_1 3 26358 11906
/ 1
3 n9 ~ 2 26164 12088 0 0 ~
/ 1
3 n5 ~ 2 25444 12048 0 0 ~
/ 1
3 n11 ~ 2 26204 12646 0 0 ~
/ 1
3 n7 ~ 2 25324 12614 0 0 ~
/ 1
3 n12 ~ 2 25484 12088 0 0 ~
/ 1
3 n10 ~ 2 26164 12614 0 0 ~
/ 1
3 n6 ~ 2 24484 12614 0 0 ~
/ 1
3 n8 ~ 2 25404 12614 0 0 ~
_I0/chip/vga_controller/score_translation vga_score_trans 0
rst 2 24478 13070
/ 0
clk 2 24478 12504
/ 0
mem_addr_out_7_0_3 2 25318 12855
/ 0
mem_addr_out_7_0_5 2 25318 12855
/ 0
mem_addr_out_7_0_6 2 25318 12855
/ 0
mem_addr_out_7_0_4 2 25318 12361
/ 0
mem_addr_out_7_0_7 2 25318 12361
/ 0
vdd 2 24478 12361
/ 0
end_score_line_in 3 27438 13804
/ 0
end_frame_in 3 26278 11906
/ 0
mem_addr_out_7_0_0 3 26118 11906
/ 0
mem_addr_out_7_0_1 3 26358 11906
/ 0
mem_addr_out_7_0_2 3 25318 11906
/ 0
vss 3 25358 11906
/ 1
3 n1 ~ 2 26324 13634 0 0 ~
/ 1
3 n5 ~ 2 26164 13076 0 0 ~
/ 1
3 n29 ~ 2 27604 12646 0 0 ~
/ 1
3 n30 ~ 2 27164 12614 0 0 ~
/ 1
3 N20 ~ 2 27924 12120 0 0 ~
/ 1
3 N22 ~ 2 27284 13108 0 0 ~
/ 1
3 n34 ~ 2 27684 13108 0 0 ~
/ 1
3 n4 ~ 2 26564 12614 0 0 ~
/ 1
3 n36 ~ 2 27204 13076 0 0 ~
/ 1
3 n41 ~ 2 27484 13076 0 0 ~
/ 1
3 N19 ~ 2 26964 13108 0 0 ~
/ 1
3 n33 ~ 2 27804 13634 0 0 ~
/ 1
3 mem_addr_enable ~ 2 26404 12256 0 0 ~
/ 1
3 n35 ~ 2 27604 13108 0 0 ~
/ 1
3 n7 ~ 2 28004 12646 0 0 ~
/ 1
3 n39 ~ 2 27404 12088 0 0 ~
/ 1
3 n9 ~ 2 26484 13634 0 0 ~
/ 1
3 n40 ~ 2 27324 11912 0 0 ~
/ 1
3 n8 ~ 2 25444 12900 0 0 ~
/ 1
3 n6 ~ 2 25444 13810 0 0 ~
/ 1
3 n31 ~ 2 27204 13634 0 0 ~
/ 1
3 n44 ~ 2 28044 13602 0 0 ~
/ 1
3 n28 ~ 2 27284 12646 0 0 ~
/ 1
3 n2 ~ 2 26204 13602 0 0 ~
/ 1
3 n42 ~ 2 27884 13076 0 0 ~
/ 1
3 n38 ~ 2 28044 13076 0 0 ~
/ 1
3 counter_state_3_port ~ 2 27044 13076 0 0 ~
/ 1
3 n3 ~ 2 27404 13634 0 0 ~
/ 1
3 counter_state_1_port ~ 2 26724 13634 0 0 ~
/ 1
3 n27 ~ 2 28004 13076 0 0 ~
/ 1
3 N21 ~ 2 27484 12120 0 0 ~
/ 1
3 n45 ~ 2 27764 11912 0 0 ~
/ 1
3 n32 ~ 2 27124 12646 0 0 ~
/ 1
3 n37 ~ 2 27444 12646 0 0 ~
/ 1
3 N23 ~ 2 26284 13634 0 0 ~
/ 1
3 n43 ~ 2 27404 13076 0 0 ~
/ 1
3 n10 ~ 2 26924 12614 0 0 ~
/ 1
3 counter_state_2_port ~ 2 26804 13634 0 0 ~
/ 1
3 counter_state_0_port ~ 2 26724 13076 0 0 ~
/ 1
3 counter_state_4_port ~ 2 27044 13634 0 0 ~
_I0/chip/vga_controller/field_check vga_field_check 0
end_field_line_out 2 31038 15676
/ 0
vss 2 30078 15819
/ 0
vdd 2 30078 15325
/ 0
pos_x_in_7_0_6 2 31038 14910
/ 0
pos_y_in_9_0_9 2 31038 15182
/ 0
pos_x_in_7_0_7 2 31038 15150
/ 0
pos_x_in_7_0_5 2 31038 15214
/ 0
pos_x_in_7_0_0 2 29318 15780
/ 0
pos_x_in_7_0_2 2 29358 15780
/ 0
pos_y_in_9_0_7 2 28798 15604
/ 0
pos_y_in_9_0_8 2 28798 15118
/ 0
pos_y_in_9_0_4 2 29118 14870
/ 0
rst 3 30158 15780
/ 0
clk 3 29598 14870
/ 0
in_field_out 3 30238 14870
/ 0
pos_x_in_7_0_4 3 30518 14870
/ 0
pos_x_in_7_0_1 3 29278 15780
/ 0
pos_x_in_7_0_3 3 29918 15780
/ 0
pos_y_in_9_0_6 3 29198 15780
/ 0
pos_y_in_9_0_5 3 29078 14870
/ 1
3 n31 ~ 2 29084 15578 0 0 ~
/ 1
3 n16 ~ 2 29604 15610 0 0 ~
/ 1
3 n25 ~ 2 30884 15084 0 0 ~
/ 1
3 n26 ~ 2 29764 15610 0 0 ~
/ 1
3 n19 ~ 2 30684 15084 0 0 ~
/ 1
3 n34 ~ 2 29524 15084 0 0 ~
/ 1
3 n32 ~ 2 29044 15610 0 0 ~
/ 1
3 n21 ~ 2 29324 15052 0 0 ~
/ 1
3 n20 ~ 2 29444 15578 0 0 ~
/ 1
3 n28 ~ 2 28844 15610 0 0 ~
/ 1
3 n29 ~ 2 28964 15052 0 0 ~
/ 1
3 n30 ~ 2 29004 15610 0 0 ~
/ 1
3 n27 ~ 2 29844 15610 0 0 ~
/ 1
3 n17 ~ 2 29644 15610 0 0 ~
/ 1
3 n33 ~ 2 29444 15084 0 0 ~
/ 1
3 N15 ~ 2 30084 15578 0 0 ~
/ 1
3 n18 ~ 2 29684 15610 0 0 ~
/ 1
3 n23 ~ 2 29884 15578 0 0 ~
/ 1
3 n22 ~ 2 29284 15052 0 0 ~
/ 1
3 n24 ~ 2 29404 15578 0 0 ~
_I0/chip/vga_controller/counter/pos_x_counter vga_counter_8bit 0
val_7_0_5 2 27438 19692
/ 0
val_7_0_4 2 30438 18672
/ 0
val_7_0_2 2 30438 18146
/ 0
clk 2 27438 18894
/ 0
vss 2 27678 18783
/ 0
vdd 2 27678 19277
/ 0
rst_ext 2 27758 17834
/ 0
en 2 27438 19420
/ 0
val_7_0_7 3 29918 19732
/ 0
val_7_0_6 3 28438 17834
/ 0
val_7_0_3 3 27918 19732
/ 0
val_7_0_1 3 29398 17834
/ 0
val_7_0_0 3 28598 19732
/ 0
rst 3 27718 17834
/ 1
3 n41 ~ 2 28564 19562 0 0 ~
/ 1
3 n28 ~ 2 27804 18048 0 0 ~
/ 1
3 n33 ~ 2 30324 19602 0 0 ~
/ 1
3 n23 ~ 2 28764 18964 0 0 ~
/ 1
3 n29 ~ 2 29244 18048 0 0 ~
/ 1
3 n20 ~ 2 27444 18542 0 0 ~
/ 1
3 n40 ~ 2 27764 19562 0 0 ~
/ 1
3 n35 ~ 2 27644 19004 0 0 ~
/ 1
3 n25 ~ 2 28724 18542 0 0 ~
/ 1
3 n39 ~ 2 27924 19530 0 0 ~
/ 1
3 n37 ~ 2 27604 18016 0 0 ~
/ 1
3 n22 ~ 2 30004 19562 0 0 ~
/ 1
3 n36 ~ 2 27844 18048 0 0 ~
/ 1
3 n32 ~ 2 28604 19530 0 0 ~
/ 1
3 n26 ~ 2 27684 19036 0 0 ~
/ 1
3 n19 ~ 2 29084 19530 0 0 ~
/ 1
3 n34 ~ 2 29084 19004 0 0 ~
/ 1
3 n21 ~ 2 27564 19602 0 0 ~
/ 1
3 n30 ~ 2 29044 18016 0 0 ~
/ 1
3 n31 ~ 2 28124 19562 0 0 ~
/ 1
3 n24 ~ 2 28084 19602 0 0 ~
/ 1
3 n38 ~ 2 27924 18048 0 0 ~
/ 1
3 n42 ~ 2 28804 18542 0 0 ~
_I0/chip/vga_controller/counter/resets vga_counter_resets 0
vss 2 29158 16807
/ 0
vdd 2 29158 16313
/ 0
pos_y_9_0_4 2 28878 16768
/ 0
pos_y_9_0_1 2 27958 16592
/ 0
pos_y_9_0_2 2 28038 16768
/ 0
pos_y_9_0_6 2 29718 16768
/ 0
pos_y_9_0_8 2 29758 16352
/ 0
pos_y_9_0_7 2 29798 16768
/ 0
pos_y_9_0_3 2 29918 16768
/ 0
pos_x_7_0_7 2 30078 16664
/ 0
pos_x_7_0_6 2 30038 16768
/ 0
pos_x_7_0_1 2 28398 16768
/ 0
pos_x_7_0_4 2 28638 16768
/ 0
pos_y_reset 3 29238 16768
/ 0
pos_y_enable 3 29358 16768
/ 0
pos_y_9_0_9 3 28838 16768
/ 0
pos_y_9_0_0 3 28118 16768
/ 0
pos_y_9_0_5 3 29878 16768
/ 0
pos_x_reset 3 29518 16768
/ 0
pos_x_7_0_2 3 28358 16352
/ 0
pos_x_7_0_5 3 28598 16768
/ 0
pos_x_7_0_3 3 28958 16768
/ 0
pos_x_7_0_0 3 29078 16768
/ 1
3 n29 ~ 2 28444 16598 0 0 ~
/ 1
3 n31 ~ 2 29004 16598 0 0 ~
/ 1
3 n24 ~ 2 28924 16598 0 0 ~
/ 1
3 n25 ~ 2 28164 16598 0 0 ~
/ 1
3 n19 ~ 2 29444 16598 0 0 ~
/ 1
3 n21 ~ 2 29604 16598 0 0 ~
/ 1
3 n28 ~ 2 28284 16598 0 0 ~
/ 1
3 n20 ~ 2 29564 16598 0 0 ~
/ 1
3 n27 ~ 2 28244 16598 0 0 ~
/ 1
3 n17 ~ 2 29404 16598 0 0 ~
/ 1
3 n23 ~ 2 28084 16566 0 0 ~
/ 1
3 n22 ~ 2 28804 16566 0 0 ~
/ 1
3 n26 ~ 2 28204 16598 0 0 ~
/ 1
3 n18 ~ 2 29204 16598 0 0 ~
/ 1
3 n30 ~ 2 28524 16598 0 0 ~
_I0/chip/vga_controller/counter/pos_y_counter vga_counter_10bit 0
val_9_0_9 2 24318 18744
/ 0
val_9_0_8 2 27398 18146
/ 0
val_9_0_7 2 27398 19452
/ 0
val_9_0_6 2 24318 19030
/ 0
val_9_0_4 2 27398 17476
/ 0
val_9_0_3 2 24318 17054
/ 0
val_9_0_2 2 27398 17684
/ 0
val_9_0_1 2 27398 18640
/ 0
val_9_0_0 2 27398 18704
/ 0
clk 2 24318 17684
/ 0
vss 2 25198 18783
/ 0
vdd 2 25198 18289
/ 0
rst 2 24318 18464
/ 0
rst_ext 2 24318 18400
/ 0
val_9_0_5 3 24838 19732
/ 0
en 3 26278 19732
/ 1
3 n52 ~ 2 27404 17586 0 0 ~
/ 1
3 n44 ~ 2 24604 19004 0 0 ~
/ 1
3 n25 ~ 2 26124 19602 0 0 ~
/ 1
3 n32 ~ 2 25124 17976 0 0 ~
/ 1
3 n39 ~ 2 25324 17028 0 0 ~
/ 1
3 n40 ~ 2 24684 17028 0 0 ~
/ 1
3 n27 ~ 2 24964 18964 0 0 ~
/ 1
3 n37 ~ 2 27084 17586 0 0 ~
/ 1
3 n26 ~ 2 24324 19530 0 0 ~
/ 1
3 n34 ~ 2 24924 18542 0 0 ~
/ 1
3 n28 ~ 2 25444 16988 0 0 ~
/ 1
3 n51 ~ 2 25244 19004 0 0 ~
/ 1
3 n23 ~ 2 24324 17554 0 0 ~
/ 1
3 n29 ~ 2 24444 16988 0 0 ~
/ 1
3 n47 ~ 2 26524 19036 0 0 ~
/ 1
3 n50 ~ 2 25644 19036 0 0 ~
/ 1
3 n30 ~ 2 26284 18542 0 0 ~
/ 1
3 n43 ~ 2 25844 19036 0 0 ~
/ 1
3 n24 ~ 2 24724 17976 0 0 ~
/ 1
3 n41 ~ 2 27364 17586 0 0 ~
/ 1
3 n31 ~ 2 26524 16988 0 0 ~
/ 1
3 n45 ~ 2 26804 19004 0 0 ~
/ 1
3 n48 ~ 2 25564 19036 0 0 ~
/ 1
3 n38 ~ 2 24604 17028 0 0 ~
/ 1
3 n36 ~ 2 26564 17028 0 0 ~
/ 1
3 n46 ~ 2 26404 19036 0 0 ~
/ 1
3 n49 ~ 2 25604 19004 0 0 ~
/ 1
3 n35 ~ 2 27284 17060 0 0 ~
/ 1
3 n42 ~ 2 26444 19004 0 0 ~
/ 1
3 n53 ~ 2 25284 18542 0 0 ~
_I0/chip/vga_controller/counter vga_counter 0
pos_x_out_7_0_6 2 30438 16728
/ 0
pos_x_out_7_0_4 2 30438 18672
/ 0
pos_y_out_9_0_9 2 24318 18744
/ 0
pos_y_out_9_0_6 2 24318 19030
/ 0
pos_y_out_9_0_4 2 28878 16352
/ 0
pos_y_out_9_0_3 2 24318 17054
/ 0
clk 2 24318 17684
/ 0
rst 2 24318 18464
/ 0
vdd 2 24318 19277
/ 0
vss 2 27678 18783
/ 0
pos_x_out_7_0_7 3 29918 19732
/ 0
pos_x_out_7_0_5 3 27478 19732
/ 0
pos_x_out_7_0_3 3 27918 19732
/ 0
pos_x_out_7_0_2 3 28358 16352
/ 0
pos_x_out_7_0_1 3 28358 19732
/ 0
pos_x_out_7_0_0 3 28598 19732
/ 0
pos_y_out_9_0_8 3 29758 16352
/ 0
pos_y_out_9_0_7 3 25998 19732
/ 0
pos_y_out_9_0_5 3 24838 19732
/ 0
pos_y_out_9_0_2 3 28038 16352
/ 0
pos_y_out_9_0_1 3 27238 19732
/ 0
pos_y_out_9_0_0 3 28118 16352
/ 1
3 pos_x_reset ~ 3 29524 16774 0 0 ~
/ 1
3 pos_y_enable ~ 3 26284 19738 0 0 ~
/ 1
3 pos_y_reset ~ 2 24324 18406 0 0 ~
/ 1
3 X_Logic1_port ~ 2 27444 19426 0 0 ~
_I0/chip/vga_controller/field_translation/mem_addr_counter vga_counter_8bitset 0
en 2 34798 17222
/ 0
di_7_0_5 2 31318 15500
/ 0
di_7_0_4 2 31318 15046
/ 0
di_7_0_3 2 31318 15604
/ 0
di_7_0_1 2 34798 15500
/ 0
set 2 34798 17126
/ 0
vdd 2 33078 17301
/ 0
vss 2 33078 16807
/ 0
clk 2 31318 16918
/ 0
val_7_0_1 2 34078 17756
/ 0
val_7_0_3 2 31318 16274
/ 0
val_7_0_4 2 31318 16592
/ 0
val_7_0_5 2 34798 16456
/ 0
di_7_0_7 3 33958 17756
/ 0
di_7_0_6 3 32438 14870
/ 0
di_7_0_2 3 32078 14870
/ 0
di_7_0_0 3 33198 14870
/ 0
rst_ext 3 32198 14870
/ 0
rst 3 32158 14870
/ 0
val_7_0_0 3 32678 17756
/ 0
val_7_0_2 3 33718 17756
/ 0
val_7_0_6 3 33798 14870
/ 0
val_7_0_7 3 33798 17756
/ 1
3 n80 ~ 2 34044 17028 0 0 ~
/ 1
3 n39 ~ 2 32964 15610 0 0 ~
/ 1
3 n42 ~ 2 34324 17554 0 0 ~
/ 1
3 n69 ~ 2 31964 15610 0 0 ~
/ 1
3 n85 ~ 2 34364 15084 0 0 ~
/ 1
3 n57 ~ 2 32364 17028 0 0 ~
/ 1
3 n58 ~ 2 32924 17028 0 0 ~
/ 1
3 n83 ~ 2 34124 15084 0 0 ~
/ 1
3 n47 ~ 2 32724 15578 0 0 ~
/ 1
3 n48 ~ 2 32164 15052 0 0 ~
/ 1
3 n63 ~ 2 31484 16598 0 0 ~
/ 1
3 n81 ~ 2 33844 15052 0 0 ~
/ 1
3 n75 ~ 2 32524 15052 0 0 ~
/ 1
3 n44 ~ 2 34244 17586 0 0 ~
/ 1
3 n71 ~ 2 34444 16040 0 0 ~
/ 1
3 n76 ~ 2 33604 15578 0 0 ~
/ 1
3 n52 ~ 2 33084 15052 0 0 ~
/ 1
3 n56 ~ 2 31444 15610 0 0 ~
/ 1
3 n82 ~ 2 34204 15084 0 0 ~
/ 1
3 n67 ~ 2 32404 17028 0 0 ~
/ 1
3 n65 ~ 2 32524 17554 0 0 ~
/ 1
3 n51 ~ 2 33044 15084 0 0 ~
/ 1
3 n54 ~ 2 34644 17060 0 0 ~
/ 1
3 n73 ~ 2 34484 15610 0 0 ~
/ 1
3 n84 ~ 2 33564 15052 0 0 ~
/ 1
3 n50 ~ 2 33124 15084 0 0 ~
/ 1
3 n59 ~ 2 32644 16598 0 0 ~
/ 1
3 n61 ~ 2 31324 17586 0 0 ~
/ 1
3 n38 ~ 2 33324 16566 0 0 ~
/ 1
3 n41 ~ 2 33244 16040 0 0 ~
/ 1
3 n64 ~ 2 32684 16566 0 0 ~
/ 1
3 n66 ~ 2 32244 17028 0 0 ~
/ 1
3 n37 ~ 2 32724 16598 0 0 ~
/ 1
3 n74 ~ 2 33364 15052 0 0 ~
/ 1
3 n78 ~ 2 34284 15610 0 0 ~
/ 1
3 n36 ~ 2 33084 17060 0 0 ~
/ 1
3 n79 ~ 2 34044 15578 0 0 ~
/ 1
3 n29 ~ 2 32964 17554 0 0 ~
/ 1
3 n33 ~ 2 31604 16566 0 0 ~
/ 1
3 n32 ~ 2 31404 17586 0 0 ~
/ 1
3 n31 ~ 2 31324 17060 0 0 ~
/ 1
3 n34 ~ 2 33364 16566 0 0 ~
/ 1
3 n60 ~ 2 31484 16040 0 0 ~
/ 1
3 n70 ~ 2 34204 15610 0 0 ~
/ 1
3 n43 ~ 2 34644 17586 0 0 ~
/ 1
3 n77 ~ 2 33524 15610 0 0 ~
/ 1
3 n72 ~ 2 34244 16040 0 0 ~
/ 1
3 n62 ~ 2 31444 15052 0 0 ~
/ 1
3 n30 ~ 2 31524 17554 0 0 ~
/ 1
3 n35 ~ 2 34684 17586 0 0 ~
/ 1
3 n55 ~ 2 32844 17060 0 0 ~
/ 1
3 n49 ~ 2 34004 17554 0 0 ~
/ 1
3 n45 ~ 2 34564 16072 0 0 ~
/ 1
3 n87 ~ 2 32764 16598 0 0 ~
/ 1
3 n86 ~ 2 34244 16566 0 0 ~
/ 1
3 n68 ~ 2 34644 16566 0 0 ~
/ 1
3 n53 ~ 2 34484 16072 0 0 ~
/ 1
3 n40 ~ 2 34284 16598 0 0 ~
/ 1
3 n46 ~ 2 34364 17028 0 0 ~
_I0/chip/vga_controller/np_translation/mem_addr_counter vga_counter_8bitset 0
en 2 38838 17222
/ 0
di_7_0_5 2 35358 15500
/ 0
di_7_0_4 2 35358 15046
/ 0
di_7_0_3 2 35358 15604
/ 0
di_7_0_1 2 38838 15500
/ 0
set 2 38838 17126
/ 0
vdd 2 37118 17301
/ 0
vss 2 37118 16807
/ 0
clk 2 35358 16918
/ 0
val_7_0_1 2 38118 17756
/ 0
val_7_0_3 2 35358 16274
/ 0
val_7_0_4 2 35358 16592
/ 0
val_7_0_5 2 38838 16456
/ 0
di_7_0_7 3 37998 17756
/ 0
di_7_0_6 3 36478 14870
/ 0
di_7_0_2 3 36118 14870
/ 0
di_7_0_0 3 37238 14870
/ 0
rst_ext 3 36238 14870
/ 0
rst 3 36198 14870
/ 0
val_7_0_0 3 36718 17756
/ 0
val_7_0_2 3 37758 17756
/ 0
val_7_0_6 3 37838 14870
/ 0
val_7_0_7 3 37838 17756
/ 1
3 n80 ~ 2 38084 17028 0 0 ~
/ 1
3 n39 ~ 2 37004 15610 0 0 ~
/ 1
3 n42 ~ 2 38364 17554 0 0 ~
/ 1
3 n69 ~ 2 36004 15610 0 0 ~
/ 1
3 n85 ~ 2 38404 15084 0 0 ~
/ 1
3 n57 ~ 2 36404 17028 0 0 ~
/ 1
3 n58 ~ 2 36964 17028 0 0 ~
/ 1
3 n83 ~ 2 38164 15084 0 0 ~
/ 1
3 n47 ~ 2 36764 15578 0 0 ~
/ 1
3 n48 ~ 2 36204 15052 0 0 ~
/ 1
3 n63 ~ 2 35524 16598 0 0 ~
/ 1
3 n81 ~ 2 37884 15052 0 0 ~
/ 1
3 n75 ~ 2 36564 15052 0 0 ~
/ 1
3 n44 ~ 2 38284 17586 0 0 ~
/ 1
3 n71 ~ 2 38484 16040 0 0 ~
/ 1
3 n76 ~ 2 37644 15578 0 0 ~
/ 1
3 n52 ~ 2 37124 15052 0 0 ~
/ 1
3 n56 ~ 2 35484 15610 0 0 ~
/ 1
3 n82 ~ 2 38244 15084 0 0 ~
/ 1
3 n67 ~ 2 36444 17028 0 0 ~
/ 1
3 n65 ~ 2 36564 17554 0 0 ~
/ 1
3 n51 ~ 2 37084 15084 0 0 ~
/ 1
3 n54 ~ 2 38684 17060 0 0 ~
/ 1
3 n73 ~ 2 38524 15610 0 0 ~
/ 1
3 n84 ~ 2 37604 15052 0 0 ~
/ 1
3 n50 ~ 2 37164 15084 0 0 ~
/ 1
3 n59 ~ 2 36684 16598 0 0 ~
/ 1
3 n61 ~ 2 35364 17586 0 0 ~
/ 1
3 n38 ~ 2 37364 16566 0 0 ~
/ 1
3 n41 ~ 2 37284 16040 0 0 ~
/ 1
3 n64 ~ 2 36724 16566 0 0 ~
/ 1
3 n66 ~ 2 36284 17028 0 0 ~
/ 1
3 n37 ~ 2 36764 16598 0 0 ~
/ 1
3 n74 ~ 2 37404 15052 0 0 ~
/ 1
3 n78 ~ 2 38324 15610 0 0 ~
/ 1
3 n36 ~ 2 37124 17060 0 0 ~
/ 1
3 n79 ~ 2 38084 15578 0 0 ~
/ 1
3 n29 ~ 2 37004 17554 0 0 ~
/ 1
3 n33 ~ 2 35644 16566 0 0 ~
/ 1
3 n32 ~ 2 35444 17586 0 0 ~
/ 1
3 n31 ~ 2 35364 17060 0 0 ~
/ 1
3 n34 ~ 2 37404 16566 0 0 ~
/ 1
3 n60 ~ 2 35524 16040 0 0 ~
/ 1
3 n70 ~ 2 38244 15610 0 0 ~
/ 1
3 n43 ~ 2 38684 17586 0 0 ~
/ 1
3 n77 ~ 2 37564 15610 0 0 ~
/ 1
3 n72 ~ 2 38284 16040 0 0 ~
/ 1
3 n62 ~ 2 35484 15052 0 0 ~
/ 1
3 n30 ~ 2 35564 17554 0 0 ~
/ 1
3 n35 ~ 2 38724 17586 0 0 ~
/ 1
3 n55 ~ 2 36884 17060 0 0 ~
/ 1
3 n49 ~ 2 38044 17554 0 0 ~
/ 1
3 n45 ~ 2 38604 16072 0 0 ~
/ 1
3 n87 ~ 2 36804 16598 0 0 ~
/ 1
3 n86 ~ 2 38284 16566 0 0 ~
/ 1
3 n68 ~ 2 38684 16566 0 0 ~
/ 1
3 n53 ~ 2 38524 16072 0 0 ~
/ 1
3 n40 ~ 2 38324 16598 0 0 ~
/ 1
3 n46 ~ 2 38404 17028 0 0 ~
_I0/chip/vga_controller/field_translation vga_field_trans 0
new_line_in 2 31318 14130
/ 0
new_frame_in 2 31318 14090
/ 0
vdd 2 33078 17301
/ 0
mem_addr_out_7_0_3 2 31318 16274
/ 0
mem_addr_out_7_0_4 2 31318 16592
/ 0
mem_addr_out_7_0_5 2 34798 16456
/ 0
mem_addr_reset_in_3_0_0 2 31318 15604
/ 0
mem_addr_reset_in_3_0_1 2 31318 15046
/ 0
mem_addr_reset_in_3_0_2 2 31318 15500
/ 0
clk 2 31318 16918
/ 0
in_field_in 3 32798 13882
/ 0
mem_addr_out_7_0_0 3 32678 17756
/ 0
mem_addr_out_7_0_1 3 34078 17756
/ 0
mem_addr_out_7_0_2 3 33718 17756
/ 0
mem_addr_out_7_0_6 3 32638 17756
/ 0
mem_addr_out_7_0_7 3 33798 17756
/ 0
mem_addr_reset_in_3_0_3 3 32438 13882
/ 0
vss 3 32918 17756
/ 0
rst 3 33398 13882
/ 1
3 N16 ~ 2 32364 14064 0 0 ~
/ 1
3 N17 ~ 2 31364 14622 0 0 ~
/ 1
3 n3 ~ 2 31444 14622 0 0 ~
/ 1
3 n5 ~ 2 33404 14064 0 0 ~
/ 1
3 counter_state_0_port ~ 2 33084 14064 0 0 ~
/ 1
3 N18 ~ 2 31564 14622 0 0 ~
/ 1
3 n18_port ~ 2 31604 14064 0 0 ~
/ 1
3 n6 ~ 2 32764 14798 0 0 ~
/ 1
3 n2 ~ 2 33524 14798 0 0 ~
/ 1
3 n20 ~ 2 34044 14096 0 0 ~
/ 1
3 n22 ~ 2 32124 14622 0 0 ~
/ 1
3 n21 ~ 2 31764 14622 0 0 ~
/ 1
3 n11 ~ 2 32404 14064 0 0 ~
/ 1
3 counter_state_1_port ~ 2 32324 14622 0 0 ~
/ 1
3 counter_state_2_port ~ 2 31964 14064 0 0 ~
/ 1
3 n19 ~ 2 33124 14064 0 0 ~
/ 1
3 n4 ~ 2 31764 14064 0 0 ~
/ 1
3 n1 ~ 2 34444 14064 0 0 ~
/ 1
3 n9 ~ 2 33724 14064 0 0 ~
/ 1
3 mem_addr_enable ~ 2 34804 17228 0 0 ~
/ 1
3 X_Logic0_port ~ 2 32564 14837 0 0 ~
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter vga_counter_4bit 0
rst_ext 2 33358 19198
/ 0
rst 2 33358 19102
/ 0
vdd 2 31838 19277
/ 0
vss 2 31838 18783
/ 0
val_3_0_2 2 33358 19596
/ 0
val_3_0_3 2 30718 19030
/ 0
en 3 32278 19732
/ 0
clk 3 32718 19732
/ 0
val_3_0_0 3 32598 18822
/ 0
val_3_0_1 3 32078 19732
/ 1
3 n12 ~ 2 31884 19562 0 0 ~
/ 1
3 n15 ~ 2 32324 19530 0 0 ~
/ 1
3 n17 ~ 2 33364 19036 0 0 ~
/ 1
3 n8 ~ 2 32044 19602 0 0 ~
/ 1
3 n14 ~ 2 32364 19530 0 0 ~
/ 1
3 n7 ~ 2 30724 19530 0 0 ~
/ 1
3 n10 ~ 2 31844 19036 0 0 ~
/ 1
3 n9 ~ 2 31004 19036 0 0 ~
/ 1
3 n13 ~ 2 33244 19004 0 0 ~
/ 1
3 n16 ~ 2 32444 19530 0 0 ~
/ 1
3 n11 ~ 2 31924 19036 0 0 ~
_I0/chip/vga_controller/field_translation_reset vga_field_trans_reset 0
end_field_line_in 2 34918 18464
/ 0
vdd 2 31838 19277
/ 0
vss 2 31838 18783
/ 0
mem_addr_reset_out_3_0_3 2 30718 19030
/ 0
rst 2 30718 18568
/ 0
mem_addr_reset_out_3_0_0 3 32358 19732
/ 0
mem_addr_reset_out_3_0_1 3 32078 19732
/ 0
mem_addr_reset_out_3_0_2 3 33398 19732
/ 0
end_frame_in 3 31918 17834
/ 0
clk 3 32718 19732
/ 1
3 n48 ~ 2 34324 19004 0 0 ~
/ 1
3 N28 ~ 2 34164 19004 0 0 ~
/ 1
3 n42 ~ 2 33844 18048 0 0 ~
/ 1
3 N27 ~ 2 31484 18574 0 0 ~
/ 1
3 n7 ~ 2 33964 19004 0 0 ~
/ 1
3 n32 ~ 2 34564 19004 0 0 ~
/ 1
3 N25 ~ 2 33044 18542 0 0 ~
/ 1
3 n1 ~ 2 31524 18574 0 0 ~
/ 1
3 n38 ~ 2 34404 18016 0 0 ~
/ 1
3 n47 ~ 2 34604 18016 0 0 ~
/ 1
3 n4 ~ 2 32244 18542 0 0 ~
/ 1
3 n3 ~ 2 32004 18016 0 0 ~
/ 1
3 n2 ~ 2 31564 18048 0 0 ~
/ 1
3 n9 ~ 2 32044 18574 0 0 ~
/ 1
3 n8 ~ 2 33524 19036 0 0 ~
/ 1
3 n5 ~ 2 33084 18016 0 0 ~
/ 1
3 counter_state_4_port ~ 2 34284 19004 0 0 ~
/ 1
3 n45 ~ 2 33724 18542 0 0 ~
/ 1
3 n30 ~ 2 33764 19036 0 0 ~
/ 1
3 n46 ~ 2 32884 18750 0 0 ~
/ 1
3 n35 ~ 2 34724 19036 0 0 ~
/ 1
3 N26 ~ 2 32644 18542 0 0 ~
/ 1
3 n34 ~ 2 34644 18574 0 0 ~
/ 1
3 n31 ~ 2 34444 19036 0 0 ~
/ 1
3 n40 ~ 2 32564 18574 0 0 ~
/ 1
3 n43 ~ 2 33764 18048 0 0 ~
/ 1
3 n10 ~ 2 30924 18750 0 0 ~
/ 1
3 n28_port ~ 2 34004 18750 0 0 ~
/ 1
3 counter_state_2_port ~ 2 32804 18048 0 0 ~
/ 1
3 n33 ~ 2 34124 19004 0 0 ~
/ 1
3 n39 ~ 2 33764 18574 0 0 ~
/ 1
3 n44 ~ 2 33564 18048 0 0 ~
/ 1
3 N24 ~ 2 32004 18574 0 0 ~
/ 1
3 n37 ~ 2 31724 18574 0 0 ~
/ 1
3 mem_addr_enable ~ 2 33804 19036 0 0 ~
/ 1
3 n6 ~ 2 33404 18542 0 0 ~
/ 1
3 n29 ~ 2 33604 18542 0 0 ~
/ 1
3 n41 ~ 2 32484 18750 0 0 ~
/ 1
3 counter_state_1_port ~ 2 34284 18574 0 0 ~
/ 1
3 counter_state_0_port ~ 2 33204 18574 0 0 ~
/ 1
3 n36 ~ 2 34524 18574 0 0 ~
/ 1
3 counter_state_3_port ~ 2 31564 18574 0 0 ~
_I0/chip/vga_controller vga 0
rst 2 24318 18464
/ 0
vss 2 27678 18783
/ 0
vdd 2 24318 19277
/ 0
data 2 38838 12934
/ 0
h_sync 2 38838 12504
/ 0
green 2 38838 12966
/ 0
clk 3 32718 19732
/ 0
v_sync 3 36838 11906
/ 0
red 3 35998 11906
/ 0
blue 3 36078 11906
/ 0
mem_addr_7_0_7 3 33238 11906
/ 0
mem_addr_7_0_6 3 32118 11906
/ 0
mem_addr_7_0_5 3 34238 11906
/ 0
mem_addr_7_0_4 3 32398 11906
/ 0
mem_addr_7_0_3 3 33598 11906
/ 0
mem_addr_7_0_2 3 31838 11906
/ 0
mem_addr_7_0_1 3 34038 11906
/ 0
mem_addr_7_0_0 3 33918 11906
/ 1
3 n1 ~ 2 35044 17586 0 0 ~
/ 1
3 mem_addr_np_0_port ~ 3 33644 11912 0 0 ~
/ 1
3 mem_addr_np_3_port ~ 3 33404 11912 0 0 ~
/ 1
3 mem_addr_score_0_port ~ 3 26124 11912 0 0 ~
/ 1
3 mem_addr_field_2_port ~ 3 32204 11912 0 0 ~
/ 1
3 mem_addr_score_3_port ~ 2 25324 12861 0 0 ~
/ 1
3 mem_addr_np_1_port ~ 3 34004 11912 0 0 ~
/ 1
3 pos_y_9_port ~ 2 26764 15538 0 0 ~
/ 1
3 pos_x_0_port ~ 2 29324 15786 0 0 ~
/ 1
3 n2 ~ 3 31924 17840 0 0 ~
/ 1
3 end_score_line ~ 3 25164 14876 0 0 ~
/ 1
3 mem_addr_field_5_port ~ 2 34804 16462 0 0 ~
/ 1
3 mem_addr_reset_field_0_port ~ 3 32364 19738 0 0 ~
/ 1
3 mem_addr_reset_np_1_port ~ 3 36444 19738 0 0 ~
/ 1
3 mem_addr_field_6_port ~ 3 32324 12822 0 0 ~
/ 1
3 mem_addr_reset_field_1_port ~ 3 32084 19738 0 0 ~
/ 1
3 mem_addr_field_0_port ~ 3 33164 12822 0 0 ~
/ 1
3 mem_addr_reset_np_0_port ~ 3 36084 19738 0 0 ~
/ 1
3 mem_addr_field_4_port ~ 2 31324 16598 0 0 ~
/ 1
3 mem_addr_score_2_port ~ 2 31724 12192 0 0 ~
/ 1
3 mem_addr_field_3_port ~ 3 33164 11912 0 0 ~
/ 1
3 mem_addr_reset_field_2_port ~ 3 33404 19738 0 0 ~
/ 1
3 pos_y_0_port ~ 3 28124 16358 0 0 ~
/ 1
3 end_field_line ~ 2 31044 15682 0 0 ~
/ 1
3 mem_addr_score_4_port ~ 3 32204 12822 0 0 ~
/ 1
3 mem_addr_field_1_port ~ 3 33284 11912 0 0 ~
/ 1
3 mem_addr_score_1_port ~ 3 33884 11912 0 0 ~
/ 1
3 mem_addr_reset_field_3_port ~ 2 30724 19036 0 0 ~
/ 1
3 mem_addr_field_7_port ~ 3 32884 11912 0 0 ~
/ 1
3 mem_addr_score_6_port ~ 2 25324 12861 0 0 ~
/ 1
3 in_field ~ 3 32804 13888 0 0 ~
/ 1
3 mem_addr_np_4_port ~ 2 35364 16598 0 0 ~
/ 1
3 pos_y_8_port ~ 2 28804 15124 0 0 ~
/ 1
3 mem_addr_score_7_port ~ 3 33044 12822 0 0 ~
/ 1
3 pos_y_2_port ~ 2 26764 15012 0 0 ~
/ 1
3 pos_y_4_port ~ 2 29124 14876 0 0 ~
/ 1
3 in_np ~ 2 34324 11952 0 0 ~
/ 1
3 mem_addr_np_5_port ~ 2 34324 12192 0 0 ~
/ 1
3 pos_x_6_port ~ 2 31044 14916 0 0 ~
/ 1
3 mem_addr_score_5_port ~ 2 25324 12861 0 0 ~
/ 1
3 pos_x_2_port ~ 2 29364 15786 0 0 ~
/ 1
3 mem_addr_np_6_port ~ 3 32084 11912 0 0 ~
/ 1
3 h_sync_buf ~ 3 37044 12822 0 0 ~
/ 1
3 mem_addr_np_7_port ~ 2 33044 11912 0 0 ~
/ 1
3 pos_y_3_port ~ 2 26764 15506 0 0 ~
/ 1
3 new_frame ~ 2 31324 14096 0 0 ~
/ 1
3 pos_y_7_port ~ 2 28044 14876 0 0 ~
/ 1
3 end_np_line ~ 2 31084 14518 0 0 ~
/ 1
3 new_line ~ 2 31324 14136 0 0 ~
/ 1
3 mem_addr_np_2_port ~ 2 31724 12120 0 0 ~
/ 1
3 pos_y_6_port ~ 3 28044 15786 0 0 ~
/ 1
3 pos_x_1_port ~ 3 29284 15786 0 0 ~
/ 1
3 in_score ~ 3 32804 12822 0 0 ~
/ 1
3 pos_y_1_port ~ 2 26764 15610 0 0 ~
/ 1
3 pos_x_4_port ~ 2 28724 14486 0 0 ~
/ 1
3 pos_x_3_port ~ 2 28164 15786 0 0 ~
/ 1
3 v_sync_buf ~ 3 27724 15786 0 0 ~
/ 1
3 pos_x_5_port ~ 2 27804 15786 0 0 ~
/ 1
3 pos_y_5_port ~ 2 28084 15786 0 0 ~
/ 1
3 pos_x_7_port ~ 2 28724 14622 0 0 ~
/ 1
3 end_frame ~ 3 29844 12822 0 0 ~
_I0/chip/check_piece_mask check_mask 0
clk 2 14798 4664
/ 0
vss 2 17318 5939
/ 0
addr_7_0_4 2 14798 5270
/ 0
addr_7_0_5 2 14798 5620
/ 0
addr_7_0_6 2 14798 5302
/ 0
addr_7_0_7 2 14798 6258
/ 0
vdd 2 14798 4378
/ 0
lut_error 2 17638 6888
/ 0
mask_7_0_4 2 14798 5828
/ 0
mask_7_0_5 2 14798 5062
/ 0
mask_7_0_6 2 14798 5588
/ 0
mask_7_0_7 2 14798 6680
/ 0
empty 3 15358 6888
/ 0
rst 3 16638 4002
/ 0
addr_7_0_0 3 15358 4002
/ 0
addr_7_0_1 3 15558 4002
/ 0
addr_7_0_2 3 14918 4002
/ 0
addr_7_0_3 3 16118 4002
/ 0
mask_select_1_0_0 3 16078 4002
/ 0
mask_select_1_0_1 3 16398 4002
/ 0
write 3 16438 4002
/ 0
ready 3 15678 6888
/ 0
data_in 3 16278 6888
/ 0
start 3 15598 6888
/ 0
lut_ready 3 17198 6888
/ 0
mask_7_0_0 3 15878 4002
/ 0
mask_7_0_1 3 15478 4002
/ 0
mask_7_0_2 3 14998 4002
/ 0
mask_7_0_3 3 16118 6888
/ 0
lut_start 3 16478 6888
/ 1
3 n53 ~ 2 15044 4184 0 0 ~
/ 1
3 n79 ~ 2 17804 6718 0 0 ~
/ 1
3 n45 ~ 2 16324 4710 0 0 ~
/ 1
3 n83 ~ 2 15644 6718 0 0 ~
/ 1
3 n64 ~ 2 17684 6160 0 0 ~
/ 1
3 n81 ~ 2 16804 6160 0 0 ~
/ 1
3 n54 ~ 2 15524 4216 0 0 ~
/ 1
3 n88 ~ 2 16044 5730 0 0 ~
/ 1
3 n55 ~ 2 15924 4184 0 0 ~
/ 1
3 n52 ~ 2 16124 5204 0 0 ~
/ 1
3 n49 ~ 2 15724 5204 0 0 ~
/ 1
3 n47 ~ 2 14924 6192 0 0 ~
/ 1
3 n90 ~ 2 15764 4184 0 0 ~
/ 1
3 n51 ~ 2 14924 5204 0 0 ~
/ 1
3 n50 ~ 2 15044 5172 0 0 ~
/ 1
3 n92 ~ 2 16484 5730 0 0 ~
/ 1
3 n95 ~ 2 16524 6192 0 0 ~
/ 1
3 n62 ~ 2 17604 6160 0 0 ~
/ 1
3 n76 ~ 2 18164 4742 0 0 ~
/ 1
3 n86 ~ 2 16524 4710 0 0 ~
/ 1
3 n94 ~ 2 15684 5698 0 0 ~
/ 1
3 n69 ~ 2 17684 4742 0 0 ~
/ 1
3 n65 ~ 2 17284 6686 0 0 ~
/ 1
3 n93 ~ 2 16564 5730 0 0 ~
/ 1
3 n87 ~ 2 15804 4742 0 0 ~
/ 1
3 next_state_1_port ~ 2 18244 4710 0 0 ~
/ 1
3 n59 ~ 2 16484 6160 0 0 ~
/ 1
3 n74 ~ 2 18084 5204 0 0 ~
/ 1
3 next_state_0_port ~ 2 16804 4710 0 0 ~
/ 1
3 n75 ~ 2 18004 5204 0 0 ~
/ 1
3 n63 ~ 2 15804 6160 0 0 ~
/ 1
3 n72 ~ 2 16964 6718 0 0 ~
/ 1
3 n82 ~ 2 15684 6718 0 0 ~
/ 1
3 n96 ~ 2 16404 6160 0 0 ~
/ 1
3 n46 ~ 2 16124 4710 0 0 ~
/ 1
3 n60 ~ 2 15644 6160 0 0 ~
/ 1
3 n57 ~ 2 14964 4918 0 0 ~
/ 1
3 pixel_1_port ~ 2 15844 4742 0 0 ~
/ 1
3 n67 ~ 2 17724 4710 0 0 ~
/ 1
3 n97 ~ 2 16524 5730 0 0 ~
/ 1
3 n77 ~ 2 18044 6718 0 0 ~
/ 1
3 n70 ~ 2 15644 5730 0 0 ~
/ 1
3 n91 ~ 2 16804 5172 0 0 ~
/ 1
3 n58 ~ 2 17084 4216 0 0 ~
/ 1
3 n56 ~ 2 15444 5204 0 0 ~
/ 1
3 n68 ~ 2 17684 6718 0 0 ~
/ 1
3 n89 ~ 2 15844 4216 0 0 ~
/ 1
3 n85 ~ 2 16404 4710 0 0 ~
/ 1
3 n66 ~ 2 15404 6160 0 0 ~
/ 1
3 n73 ~ 2 16844 5730 0 0 ~
/ 1
3 n80 ~ 2 17284 6160 0 0 ~
/ 1
3 n44 ~ 2 16204 5204 0 0 ~
/ 1
3 state_1_port ~ 2 17244 5172 0 0 ~
/ 1
3 n78 ~ 2 17284 5204 0 0 ~
/ 1
3 state_2_port ~ 2 18044 5172 0 0 ~
/ 1
3 pixel_0_port ~ 2 16564 4742 0 0 ~
/ 1
3 state_0_port ~ 2 17204 5698 0 0 ~
/ 1
3 n84 ~ 2 16964 5172 0 0 ~
/ 1
3 n71 ~ 2 16844 6160 0 0 ~
/ 1
3 next_state_2_port ~ 2 16004 4216 0 0 ~
/ 1
3 n61 ~ 2 16604 5204 0 0 ~
/ 1
3 n48 ~ 2 15604 5204 0 0 ~
/ 1
3 n1 ~ 2 16404 5451 0 0 ~
_I0/chip/next_piece_generator/L1 npg_ff 0
d 2 8038 5166
/ 0
rst 2 8038 5270
/ 0
q 2 8838 5126
/ 0
vss 2 8038 4951
/ 0
vdd 2 8038 5445
/ 0
clk 3 8278 5406
_I0/chip/next_piece_generator/L3 npg_ff 0
d 2 6998 5166
/ 0
rst 2 6998 5270
/ 0
q 2 7798 5126
/ 0
vss 2 6998 4951
/ 0
vdd 2 6998 5445
/ 0
clk 3 7238 5406
_I0/chip/next_piece_generator/Button npg_ff 0
d 2 8038 5724
/ 0
rst 2 8038 5620
/ 0
q 2 8838 5764
/ 0
vss 2 8038 5939
/ 0
vdd 2 8038 5445
/ 0
clk 3 8278 5484
_I0/chip/next_piece_generator/L2 npg_ff 0
d 2 6998 5724
/ 0
rst 2 6998 5620
/ 0
q 2 7798 5764
/ 0
vss 2 6998 5939
/ 0
vdd 2 6998 5445
/ 0
clk 3 7238 5484
_I0/chip/next_piece_generator/M3 npg_mux2_1 0
in1 2 7598 5978
/ 0
sel 2 7438 6154
/ 0
out1 2 7678 6114
/ 0
vss 2 7438 5939
/ 0
vdd 2 7438 6433
/ 0
in2 3 7518 5978
_I0/chip/next_piece_generator/M2 npg_mux2_1 0
in1 2 7158 5978
/ 0
sel 2 6998 6154
/ 0
out1 2 7238 6114
/ 0
vss 2 6998 5939
/ 0
vdd 2 6998 6433
/ 0
in2 3 7078 5978
_I0/chip/next_piece_generator/M1 npg_mux2_1 0
in1 2 8398 5978
/ 0
sel 2 8238 6154
/ 0
out1 2 8478 6114
/ 0
vss 2 8238 5939
/ 0
vdd 2 8238 6433
/ 0
in2 3 8318 5978
_I0/chip/next_piece_generator npg 0
output_2_0_2 2 8838 5126
/ 0
clk 2 6998 5334
/ 0
vss 2 8038 5939
/ 0
vdd 2 8038 5445
/ 0
rst 2 6998 5270
/ 0
output_2_0_1 3 7078 6394
/ 0
output_2_0_0 3 7518 6394
/ 0
new_number 3 7838 6394
/ 0
button_seed 3 8758 6394
/ 1
3 n4 ~ 2 7924 6120 0 0 ~
/ 1
3 s6 ~ 2 7004 5730 0 0 ~
/ 1
3 n6 ~ 2 7964 5698 0 0 ~
/ 1
3 n2 ~ 2 8044 5626 0 0 ~
/ 1
3 button_xor_self ~ 2 8044 5730 0 0 ~
/ 1
3 n5 ~ 2 7804 6160 0 0 ~
/ 1
3 s5 ~ 2 8044 5172 0 0 ~
/ 1
3 s7 ~ 2 7004 5172 0 0 ~
/ 1
3 shift ~ 2 8244 6160 0 0 ~
_I0/chip/output_score draw_score 0
ds_ready 2 13598 13206
/ 0
ds_rst 2 13598 14512
/ 0
ds_addr_7_0_0 2 13598 15150
/ 0
ds_addr_7_0_1 2 13598 13524
/ 0
vdd 2 13598 13349
/ 0
ds_addr_7_0_3 2 13598 13732
/ 0
vss 2 13598 13764
/ 0
ds_addr_7_0_7 2 13598 14720
/ 0
ds_write 2 16558 13174
/ 0
ds_draw 2 13598 13596
/ 0
ds_input_7_0_1 2 16558 15150
/ 0
ds_input_7_0_3 2 14798 15780
/ 0
ds_input_7_0_7 2 16558 14162
/ 0
ds_clk 3 13838 12894
/ 0
ds_addr_7_0_2 3 15118 15780
/ 0
ds_addr_7_0_4 3 15558 15780
/ 0
ds_addr_7_0_5 3 14318 15780
/ 0
ds_addr_7_0_6 3 15358 12894
/ 0
ds_data_out 3 15318 15780
/ 0
ds_input_7_0_2 3 14718 15780
/ 0
ds_input_7_0_0 3 14918 15780
/ 0
ds_input_7_0_5 3 16158 15780
/ 0
ds_input_7_0_4 3 15358 15780
/ 0
ds_input_7_0_6 3 15238 15780
/ 1
3 n53 ~ 2 13684 14064 0 0 ~
/ 1
3 next_i_2_port ~ 2 13604 13108 0 0 ~
/ 1
3 next_i_0_port ~ 2 14644 14096 0 0 ~
/ 1
3 n71 ~ 2 14884 15578 0 0 ~
/ 1
3 n79 ~ 2 16284 13076 0 0 ~
/ 1
3 n48 ~ 2 15724 14064 0 0 ~
/ 1
3 n64 ~ 2 16524 15052 0 0 ~
/ 1
3 n62 ~ 2 15804 13108 0 0 ~
/ 1
3 next_i_1_port ~ 2 13804 14064 0 0 ~
/ 1
3 n69 ~ 2 14804 15052 0 0 ~
/ 1
3 n61 ~ 2 15924 14064 0 0 ~
/ 1
3 n66 ~ 2 16204 14064 0 0 ~
/ 1
3 n73 ~ 2 16044 13602 0 0 ~
/ 1
3 n70 ~ 2 14724 14876 0 0 ~
/ 1
3 n77 ~ 2 15404 15084 0 0 ~
/ 1
3 n68 ~ 2 15964 15052 0 0 ~
/ 1
3 n52 ~ 2 15964 14064 0 0 ~
/ 1
3 n60 ~ 2 15044 13634 0 0 ~
/ 1
3 n65 ~ 2 16164 13602 0 0 ~
/ 1
3 n58 ~ 2 15684 13108 0 0 ~
/ 1
3 n38 ~ 2 16564 15052 0 0 ~
/ 1
3 n50 ~ 2 15884 14064 0 0 ~
/ 1
3 n59 ~ 2 15884 14622 0 0 ~
/ 1
3 n56 ~ 2 15844 14064 0 0 ~
/ 1
3 n74 ~ 2 16084 13634 0 0 ~
/ 1
3 n76 ~ 2 16204 15610 0 0 ~
/ 1
3 n78 ~ 2 14324 14064 0 0 ~
/ 1
3 n54 ~ 2 13764 14064 0 0 ~
/ 1
3 n75 ~ 2 16124 13602 0 0 ~
/ 1
3 n67 ~ 2 14884 15084 0 0 ~
/ 1
3 n51 ~ 2 15844 14622 0 0 ~
/ 1
3 n49 ~ 2 16364 15578 0 0 ~
/ 1
3 new_state_0_port ~ 2 14124 13602 0 0 ~
/ 1
3 state_1_port ~ 2 14284 14064 0 0 ~
/ 1
3 n55 ~ 2 15924 15052 0 0 ~
/ 1
3 new_state_1_port ~ 2 14644 13108 0 0 ~
/ 1
3 n63 ~ 2 15004 13634 0 0 ~
/ 1
3 n57 ~ 2 13684 13634 0 0 ~
/ 1
3 i_2_port ~ 2 15804 13634 0 0 ~
/ 1
3 n72 ~ 2 14964 15610 0 0 ~
/ 1
3 state_0_port ~ 2 14644 14590 0 0 ~
/ 1
3 n36 ~ 2 15924 14622 0 0 ~
/ 1
3 i_0_port ~ 2 15444 14096 0 0 ~
/ 1
3 i_1_port ~ 2 14404 14590 0 0 ~
/ 1
3 n80 ~ 2 14844 14343 0 0 ~
/ 1
3 n81 ~ 2 14764 14590 0 0 ~
_I0/chip/video_ram/demux5_we demux5 0
vss 2 31038 9891
/ 0
vdd 2 31038 10385
/ 0
di 2 30678 10106
/ 0
s_2_0_0 2 31838 10002
/ 0
do_4_0_1 2 31838 10210
/ 0
do_4_0_4 3 31118 9930
/ 0
do_4_0_3 3 31518 9930
/ 0
do_4_0_2 3 31278 9930
/ 0
s_2_0_1 3 31438 10346
/ 0
do_4_0_0 3 30918 9930
/ 0
s_2_0_2 3 31158 9930
/ 1
3 n6 ~ 2 30844 10112 0 0 ~
/ 1
3 n8 ~ 2 31444 10112 0 0 ~
/ 1
3 n10 ~ 2 31644 10144 0 0 ~
/ 1
3 n7 ~ 2 31084 10112 0 0 ~
/ 1
3 n9 ~ 2 31324 10144 0 0 ~
_I0/chip/video_ram/mux5_do1 mux5 0
s_2_0_2 2 25198 10106
/ 0
do 2 25198 10034
/ 0
vss 2 25198 9891
/ 0
vdd 2 25198 10385
/ 0
s_2_0_1 2 25478 9930
/ 0
di_4_0_4 3 25278 9930
/ 0
di_4_0_0 3 25718 10346
/ 0
di_4_0_2 3 25758 9930
/ 0
di_4_0_1 3 25598 9930
/ 0
di_4_0_3 3 25558 10346
/ 0
s_2_0_0 3 25878 9930
/ 1
3 n15 ~ 2 26004 10072 0 0 ~
_I0/chip/video_ram/mux5_do2 mux5 0
s_2_0_2 2 34798 10106
/ 0
do 2 34798 10034
/ 0
vss 2 34798 9891
/ 0
vdd 2 34798 10385
/ 0
s_2_0_1 2 35078 9930
/ 0
di_4_0_4 3 34878 9930
/ 0
di_4_0_0 3 35318 10346
/ 0
di_4_0_2 3 35358 9930
/ 0
di_4_0_1 3 35198 9930
/ 0
di_4_0_3 3 35158 10346
/ 0
s_2_0_0 3 35478 9930
/ 1
3 n15 ~ 2 35604 10072 0 0 ~
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com demux8_inv 0
s_2_0_2 2 28398 8792
/ 0
do_7_0_7 2 28398 8760
/ 0
vss 2 27998 8903
/ 0
vdd 2 27998 8409
/ 0
s_2_0_1 2 27158 8026
/ 0
do_7_0_6 2 27158 8202
/ 0
do_7_0_5 2 27158 8234
/ 0
do_7_0_4 2 27158 8616
/ 0
do_7_0_0 2 28398 8058
/ 0
di 3 28078 7954
/ 0
s_2_0_0 3 27638 7954
/ 0
do_7_0_3 3 27438 8864
/ 0
do_7_0_2 3 27558 8864
/ 0
do_7_0_1 3 27838 8864
/ 1
3 n30 ~ 2 27684 8662 0 0 ~
/ 1
3 n31 ~ 2 28244 8136 0 0 ~
/ 1
3 n22 ~ 2 28284 8662 0 0 ~
/ 1
3 n29 ~ 2 27484 8694 0 0 ~
/ 1
3 n24 ~ 2 28364 8136 0 0 ~
/ 1
3 n26 ~ 2 27484 8168 0 0 ~
/ 1
3 n28 ~ 2 28204 8136 0 0 ~
/ 1
3 n25 ~ 2 27404 8136 0 0 ~
/ 1
3 n27 ~ 2 28124 8136 0 0 ~
/ 1
3 n23 ~ 2 27764 8136 0 0 ~
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com demux8_inv 0
s_2_0_2 2 32318 8792
/ 0
do_7_0_7 2 32318 8760
/ 0
vss 2 31918 8903
/ 0
vdd 2 31918 8409
/ 0
s_2_0_1 2 31078 8026
/ 0
do_7_0_6 2 31078 8202
/ 0
do_7_0_5 2 31078 8234
/ 0
do_7_0_4 2 31078 8616
/ 0
do_7_0_0 2 32318 8058
/ 0
di 3 31998 7954
/ 0
s_2_0_0 3 31558 7954
/ 0
do_7_0_3 3 31358 8864
/ 0
do_7_0_2 3 31478 8864
/ 0
do_7_0_1 3 31758 8864
/ 1
3 n30 ~ 2 31604 8662 0 0 ~
/ 1
3 n31 ~ 2 32164 8136 0 0 ~
/ 1
3 n22 ~ 2 32204 8662 0 0 ~
/ 1
3 n29 ~ 2 31404 8694 0 0 ~
/ 1
3 n24 ~ 2 32284 8136 0 0 ~
/ 1
3 n26 ~ 2 31404 8168 0 0 ~
/ 1
3 n28 ~ 2 32124 8136 0 0 ~
/ 1
3 n25 ~ 2 31324 8136 0 0 ~
/ 1
3 n27 ~ 2 32044 8136 0 0 ~
/ 1
3 n23 ~ 2 31684 8136 0 0 ~
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com demux8_inv 0
s_2_0_2 2 36238 8792
/ 0
do_7_0_7 2 36238 8760
/ 0
vss 2 35838 8903
/ 0
vdd 2 35838 8409
/ 0
s_2_0_1 2 34998 8026
/ 0
do_7_0_6 2 34998 8202
/ 0
do_7_0_5 2 34998 8234
/ 0
do_7_0_4 2 34998 8616
/ 0
do_7_0_0 2 36238 8058
/ 0
di 3 35918 7954
/ 0
s_2_0_0 3 35478 7954
/ 0
do_7_0_3 3 35278 8864
/ 0
do_7_0_2 3 35398 8864
/ 0
do_7_0_1 3 35678 8864
/ 1
3 n30 ~ 2 35524 8662 0 0 ~
/ 1
3 n31 ~ 2 36084 8136 0 0 ~
/ 1
3 n22 ~ 2 36124 8662 0 0 ~
/ 1
3 n29 ~ 2 35324 8694 0 0 ~
/ 1
3 n24 ~ 2 36204 8136 0 0 ~
/ 1
3 n26 ~ 2 35324 8168 0 0 ~
/ 1
3 n28 ~ 2 36044 8136 0 0 ~
/ 1
3 n25 ~ 2 35244 8136 0 0 ~
/ 1
3 n27 ~ 2 35964 8136 0 0 ~
/ 1
3 n23 ~ 2 35604 8136 0 0 ~
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com demux8_inv 0
s_2_0_2 2 24478 8792
/ 0
do_7_0_7 2 24478 8760
/ 0
vss 2 24078 8903
/ 0
vdd 2 24078 8409
/ 0
s_2_0_1 2 23238 8026
/ 0
do_7_0_6 2 23238 8202
/ 0
do_7_0_5 2 23238 8234
/ 0
do_7_0_4 2 23238 8616
/ 0
do_7_0_0 2 24478 8058
/ 0
di 3 24158 7954
/ 0
s_2_0_0 3 23718 7954
/ 0
do_7_0_3 3 23518 8864
/ 0
do_7_0_2 3 23638 8864
/ 0
do_7_0_1 3 23918 8864
/ 1
3 n30 ~ 2 23764 8662 0 0 ~
/ 1
3 n31 ~ 2 24324 8136 0 0 ~
/ 1
3 n22 ~ 2 24364 8662 0 0 ~
/ 1
3 n29 ~ 2 23564 8694 0 0 ~
/ 1
3 n24 ~ 2 24444 8136 0 0 ~
/ 1
3 n26 ~ 2 23564 8168 0 0 ~
/ 1
3 n28 ~ 2 24284 8136 0 0 ~
/ 1
3 n25 ~ 2 23484 8136 0 0 ~
/ 1
3 n27 ~ 2 24204 8136 0 0 ~
/ 1
3 n23 ~ 2 23844 8136 0 0 ~
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com demux8_inv 0
s_2_0_2 2 20558 8792
/ 0
do_7_0_7 2 20558 8760
/ 0
vss 2 20158 8903
/ 0
vdd 2 20158 8409
/ 0
s_2_0_1 2 19318 8026
/ 0
do_7_0_6 2 19318 8202
/ 0
do_7_0_5 2 19318 8234
/ 0
do_7_0_4 2 19318 8616
/ 0
do_7_0_0 2 20558 8058
/ 0
di 3 20238 7954
/ 0
s_2_0_0 3 19798 7954
/ 0
do_7_0_3 3 19598 8864
/ 0
do_7_0_2 3 19718 8864
/ 0
do_7_0_1 3 19998 8864
/ 1
3 n30 ~ 2 19844 8662 0 0 ~
/ 1
3 n31 ~ 2 20404 8136 0 0 ~
/ 1
3 n22 ~ 2 20444 8662 0 0 ~
/ 1
3 n29 ~ 2 19644 8694 0 0 ~
/ 1
3 n24 ~ 2 20524 8136 0 0 ~
/ 1
3 n26 ~ 2 19644 8168 0 0 ~
/ 1
3 n28 ~ 2 20364 8136 0 0 ~
/ 1
3 n25 ~ 2 19564 8136 0 0 ~
/ 1
3 n27 ~ 2 20284 8136 0 0 ~
/ 1
3 n23 ~ 2 19924 8136 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/tbuf10_14 tbuf10 0
vss 2 30278 7915
/ 0
vdd 2 30278 7421
/ 0
Y 2 30518 7740
/ 0
A 2 30278 7668
/ 0
E 2 30358 7700
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/tbuf10_14 tbuf10 0
vss 2 34198 7915
/ 0
vdd 2 34198 7421
/ 0
Y 2 34438 7740
/ 0
A 2 34198 7668
/ 0
E 2 34278 7700
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/tbuf10_14 tbuf10 0
vss 2 38118 7915
/ 0
vdd 2 38118 7421
/ 0
Y 2 38358 7740
/ 0
A 2 38118 7668
/ 0
E 2 38198 7700
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/tbuf10_14 tbuf10 0
vss 2 26358 7915
/ 0
vdd 2 26358 7421
/ 0
Y 2 26598 7740
/ 0
A 2 26358 7668
/ 0
E 2 26438 7700
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/tbuf10_14 tbuf10 0
vss 2 22438 7915
/ 0
vdd 2 22438 7421
/ 0
Y 2 22678 7740
/ 0
A 2 22438 7668
/ 0
E 2 22518 7700
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/tbuf10_14 tbuf10 0
vss 2 30278 5939
/ 0
vdd 2 30278 5445
/ 0
Y 2 30518 5764
/ 0
A 2 30278 5692
/ 0
E 2 30358 5724
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/tbuf10_14 tbuf10 0
vss 2 34198 5939
/ 0
vdd 2 34198 5445
/ 0
Y 2 34438 5764
/ 0
A 2 34198 5692
/ 0
E 2 34278 5724
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/tbuf10_14 tbuf10 0
vss 2 38118 5939
/ 0
vdd 2 38118 5445
/ 0
Y 2 38358 5764
/ 0
A 2 38118 5692
/ 0
E 2 38198 5724
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/tbuf10_14 tbuf10 0
vss 2 26358 5939
/ 0
vdd 2 26358 5445
/ 0
Y 2 26598 5764
/ 0
A 2 26358 5692
/ 0
E 2 26438 5724
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/tbuf10_14 tbuf10 0
vss 2 22438 5939
/ 0
vdd 2 22438 5445
/ 0
Y 2 22678 5764
/ 0
A 2 22438 5692
/ 0
E 2 22518 5724
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/tbuf10_14 tbuf10 0
vss 2 30278 1987
/ 0
vdd 2 30278 1493
/ 0
Y 2 30518 1812
/ 0
A 2 30278 1740
/ 0
E 2 30358 1772
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/tbuf10_14 tbuf10 0
vss 2 34198 1987
/ 0
vdd 2 34198 1493
/ 0
Y 2 34438 1812
/ 0
A 2 34198 1740
/ 0
E 2 34278 1772
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/tbuf10_14 tbuf10 0
vss 2 38118 1987
/ 0
vdd 2 38118 1493
/ 0
Y 2 38358 1812
/ 0
A 2 38118 1740
/ 0
E 2 38198 1772
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/tbuf10_14 tbuf10 0
vss 2 26358 1987
/ 0
vdd 2 26358 1493
/ 0
Y 2 26598 1812
/ 0
A 2 26358 1740
/ 0
E 2 26438 1772
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/tbuf10_14 tbuf10 0
vss 2 22438 1987
/ 0
vdd 2 22438 1493
/ 0
Y 2 22678 1812
/ 0
A 2 22438 1740
/ 0
E 2 22518 1772
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/tbuf10_14 tbuf10 0
vss 2 30278 3963
/ 0
vdd 2 30278 3469
/ 0
Y 2 30518 3788
/ 0
A 2 30278 3716
/ 0
E 2 30358 3748
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/tbuf10_14 tbuf10 0
vss 2 34198 3963
/ 0
vdd 2 34198 3469
/ 0
Y 2 34438 3788
/ 0
A 2 34198 3716
/ 0
E 2 34278 3748
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/tbuf10_14 tbuf10 0
vss 2 38118 3963
/ 0
vdd 2 38118 3469
/ 0
Y 2 38358 3788
/ 0
A 2 38118 3716
/ 0
E 2 38198 3748
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/tbuf10_14 tbuf10 0
vss 2 26358 3963
/ 0
vdd 2 26358 3469
/ 0
Y 2 26598 3788
/ 0
A 2 26358 3716
/ 0
E 2 26438 3748
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/tbuf10_14 tbuf10 0
vss 2 22438 3963
/ 0
vdd 2 22438 3469
/ 0
Y 2 22678 3788
/ 0
A 2 22438 3716
/ 0
E 2 22518 3748
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/tbuf10_14 tbuf10 0
vss 2 28318 7915
/ 0
vdd 2 28318 7421
/ 0
Y 2 28558 7740
/ 0
A 2 28318 7668
/ 0
E 2 28398 7700
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/tbuf10_14 tbuf10 0
vss 2 32238 7915
/ 0
vdd 2 32238 7421
/ 0
Y 2 32478 7740
/ 0
A 2 32238 7668
/ 0
E 2 32318 7700
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/tbuf10_14 tbuf10 0
vss 2 36158 7915
/ 0
vdd 2 36158 7421
/ 0
Y 2 36398 7740
/ 0
A 2 36158 7668
/ 0
E 2 36238 7700
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/tbuf10_14 tbuf10 0
vss 2 24398 7915
/ 0
vdd 2 24398 7421
/ 0
Y 2 24638 7740
/ 0
A 2 24398 7668
/ 0
E 2 24478 7700
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/tbuf10_14 tbuf10 0
vss 2 20478 7915
/ 0
vdd 2 20478 7421
/ 0
Y 2 20718 7740
/ 0
A 2 20478 7668
/ 0
E 2 20558 7700
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/tbuf10_14 tbuf10 0
vss 2 28318 5939
/ 0
vdd 2 28318 5445
/ 0
Y 2 28558 5764
/ 0
A 2 28318 5692
/ 0
E 2 28398 5724
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/tbuf10_14 tbuf10 0
vss 2 32238 5939
/ 0
vdd 2 32238 5445
/ 0
Y 2 32478 5764
/ 0
A 2 32238 5692
/ 0
E 2 32318 5724
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/tbuf10_14 tbuf10 0
vss 2 36158 5939
/ 0
vdd 2 36158 5445
/ 0
Y 2 36398 5764
/ 0
A 2 36158 5692
/ 0
E 2 36238 5724
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/tbuf10_14 tbuf10 0
vss 2 24398 5939
/ 0
vdd 2 24398 5445
/ 0
Y 2 24638 5764
/ 0
A 2 24398 5692
/ 0
E 2 24478 5724
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/tbuf10_14 tbuf10 0
vss 2 20478 5939
/ 0
vdd 2 20478 5445
/ 0
Y 2 20718 5764
/ 0
A 2 20478 5692
/ 0
E 2 20558 5724
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/tbuf10_14 tbuf10 0
vss 2 28318 1987
/ 0
vdd 2 28318 1493
/ 0
Y 2 28558 1812
/ 0
A 2 28318 1740
/ 0
E 2 28398 1772
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/tbuf10_14 tbuf10 0
vss 2 32238 1987
/ 0
vdd 2 32238 1493
/ 0
Y 2 32478 1812
/ 0
A 2 32238 1740
/ 0
E 2 32318 1772
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/tbuf10_14 tbuf10 0
vss 2 36158 1987
/ 0
vdd 2 36158 1493
/ 0
Y 2 36398 1812
/ 0
A 2 36158 1740
/ 0
E 2 36238 1772
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/tbuf10_14 tbuf10 0
vss 2 24398 1987
/ 0
vdd 2 24398 1493
/ 0
Y 2 24638 1812
/ 0
A 2 24398 1740
/ 0
E 2 24478 1772
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/tbuf10_14 tbuf10 0
vss 2 20478 1987
/ 0
vdd 2 20478 1493
/ 0
Y 2 20718 1812
/ 0
A 2 20478 1740
/ 0
E 2 20558 1772
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/tbuf10_14 tbuf10 0
vss 2 28318 3963
/ 0
vdd 2 28318 3469
/ 0
Y 2 28558 3788
/ 0
A 2 28318 3716
/ 0
E 2 28398 3748
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/tbuf10_14 tbuf10 0
vss 2 32238 3963
/ 0
vdd 2 32238 3469
/ 0
Y 2 32478 3788
/ 0
A 2 32238 3716
/ 0
E 2 32318 3748
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/tbuf10_14 tbuf10 0
vss 2 36158 3963
/ 0
vdd 2 36158 3469
/ 0
Y 2 36398 3788
/ 0
A 2 36158 3716
/ 0
E 2 36238 3748
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/tbuf10_14 tbuf10 0
vss 2 24398 3963
/ 0
vdd 2 24398 3469
/ 0
Y 2 24638 3788
/ 0
A 2 24398 3716
/ 0
E 2 24478 3748
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/tbuf10_14 tbuf10 0
vss 2 20478 3963
/ 0
vdd 2 20478 3469
/ 0
Y 2 20718 3788
/ 0
A 2 20478 3716
/ 0
E 2 20558 3748
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/tbuf10_15 tbuf10 0
vss 2 30278 6927
/ 0
vdd 2 30278 7421
/ 0
Y 2 30518 7102
/ 0
A 2 30278 7174
/ 0
E 2 30358 7142
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/tbuf10_15 tbuf10 0
vss 2 34198 6927
/ 0
vdd 2 34198 7421
/ 0
Y 2 34438 7102
/ 0
A 2 34198 7174
/ 0
E 2 34278 7142
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/tbuf10_15 tbuf10 0
vss 2 38118 6927
/ 0
vdd 2 38118 7421
/ 0
Y 2 38358 7102
/ 0
A 2 38118 7174
/ 0
E 2 38198 7142
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/tbuf10_15 tbuf10 0
vss 2 26358 6927
/ 0
vdd 2 26358 7421
/ 0
Y 2 26598 7102
/ 0
A 2 26358 7174
/ 0
E 2 26438 7142
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/tbuf10_15 tbuf10 0
vss 2 22438 6927
/ 0
vdd 2 22438 7421
/ 0
Y 2 22678 7102
/ 0
A 2 22438 7174
/ 0
E 2 22518 7142
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/tbuf10_15 tbuf10 0
vss 2 30278 4951
/ 0
vdd 2 30278 5445
/ 0
Y 2 30518 5126
/ 0
A 2 30278 5198
/ 0
E 2 30358 5166
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/tbuf10_15 tbuf10 0
vss 2 34198 4951
/ 0
vdd 2 34198 5445
/ 0
Y 2 34438 5126
/ 0
A 2 34198 5198
/ 0
E 2 34278 5166
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/tbuf10_15 tbuf10 0
vss 2 38118 4951
/ 0
vdd 2 38118 5445
/ 0
Y 2 38358 5126
/ 0
A 2 38118 5198
/ 0
E 2 38198 5166
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/tbuf10_15 tbuf10 0
vss 2 26358 4951
/ 0
vdd 2 26358 5445
/ 0
Y 2 26598 5126
/ 0
A 2 26358 5198
/ 0
E 2 26438 5166
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/tbuf10_15 tbuf10 0
vss 2 22438 4951
/ 0
vdd 2 22438 5445
/ 0
Y 2 22678 5126
/ 0
A 2 22438 5198
/ 0
E 2 22518 5166
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/tbuf10_15 tbuf10 0
vss 2 30278 999
/ 0
vdd 2 30278 1493
/ 0
Y 2 30518 1174
/ 0
A 2 30278 1246
/ 0
E 2 30358 1214
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/tbuf10_15 tbuf10 0
vss 2 34198 999
/ 0
vdd 2 34198 1493
/ 0
Y 2 34438 1174
/ 0
A 2 34198 1246
/ 0
E 2 34278 1214
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/tbuf10_15 tbuf10 0
vss 2 38118 999
/ 0
vdd 2 38118 1493
/ 0
Y 2 38358 1174
/ 0
A 2 38118 1246
/ 0
E 2 38198 1214
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/tbuf10_15 tbuf10 0
vss 2 26358 999
/ 0
vdd 2 26358 1493
/ 0
Y 2 26598 1174
/ 0
A 2 26358 1246
/ 0
E 2 26438 1214
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/tbuf10_15 tbuf10 0
vss 2 22438 999
/ 0
vdd 2 22438 1493
/ 0
Y 2 22678 1174
/ 0
A 2 22438 1246
/ 0
E 2 22518 1214
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/tbuf10_15 tbuf10 0
vss 2 30278 2975
/ 0
vdd 2 30278 3469
/ 0
Y 2 30518 3150
/ 0
A 2 30278 3222
/ 0
E 2 30358 3190
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/tbuf10_15 tbuf10 0
vss 2 34198 2975
/ 0
vdd 2 34198 3469
/ 0
Y 2 34438 3150
/ 0
A 2 34198 3222
/ 0
E 2 34278 3190
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/tbuf10_15 tbuf10 0
vss 2 38118 2975
/ 0
vdd 2 38118 3469
/ 0
Y 2 38358 3150
/ 0
A 2 38118 3222
/ 0
E 2 38198 3190
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/tbuf10_15 tbuf10 0
vss 2 26358 2975
/ 0
vdd 2 26358 3469
/ 0
Y 2 26598 3150
/ 0
A 2 26358 3222
/ 0
E 2 26438 3190
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/tbuf10_15 tbuf10 0
vss 2 22438 2975
/ 0
vdd 2 22438 3469
/ 0
Y 2 22678 3150
/ 0
A 2 22438 3222
/ 0
E 2 22518 3190
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/tbuf10_15 tbuf10 0
vss 2 28318 6927
/ 0
vdd 2 28318 7421
/ 0
Y 2 28558 7102
/ 0
A 2 28318 7174
/ 0
E 2 28398 7142
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/tbuf10_15 tbuf10 0
vss 2 32238 6927
/ 0
vdd 2 32238 7421
/ 0
Y 2 32478 7102
/ 0
A 2 32238 7174
/ 0
E 2 32318 7142
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/tbuf10_15 tbuf10 0
vss 2 36158 6927
/ 0
vdd 2 36158 7421
/ 0
Y 2 36398 7102
/ 0
A 2 36158 7174
/ 0
E 2 36238 7142
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/tbuf10_15 tbuf10 0
vss 2 24398 6927
/ 0
vdd 2 24398 7421
/ 0
Y 2 24638 7102
/ 0
A 2 24398 7174
/ 0
E 2 24478 7142
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/tbuf10_15 tbuf10 0
vss 2 20478 6927
/ 0
vdd 2 20478 7421
/ 0
Y 2 20718 7102
/ 0
A 2 20478 7174
/ 0
E 2 20558 7142
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/tbuf10_15 tbuf10 0
vss 2 28318 4951
/ 0
vdd 2 28318 5445
/ 0
Y 2 28558 5126
/ 0
A 2 28318 5198
/ 0
E 2 28398 5166
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/tbuf10_15 tbuf10 0
vss 2 32238 4951
/ 0
vdd 2 32238 5445
/ 0
Y 2 32478 5126
/ 0
A 2 32238 5198
/ 0
E 2 32318 5166
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/tbuf10_15 tbuf10 0
vss 2 36158 4951
/ 0
vdd 2 36158 5445
/ 0
Y 2 36398 5126
/ 0
A 2 36158 5198
/ 0
E 2 36238 5166
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/tbuf10_15 tbuf10 0
vss 2 24398 4951
/ 0
vdd 2 24398 5445
/ 0
Y 2 24638 5126
/ 0
A 2 24398 5198
/ 0
E 2 24478 5166
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/tbuf10_15 tbuf10 0
vss 2 20478 4951
/ 0
vdd 2 20478 5445
/ 0
Y 2 20718 5126
/ 0
A 2 20478 5198
/ 0
E 2 20558 5166
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/tbuf10_15 tbuf10 0
vss 2 28318 999
/ 0
vdd 2 28318 1493
/ 0
Y 2 28558 1174
/ 0
A 2 28318 1246
/ 0
E 2 28398 1214
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/tbuf10_15 tbuf10 0
vss 2 32238 999
/ 0
vdd 2 32238 1493
/ 0
Y 2 32478 1174
/ 0
A 2 32238 1246
/ 0
E 2 32318 1214
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/tbuf10_15 tbuf10 0
vss 2 36158 999
/ 0
vdd 2 36158 1493
/ 0
Y 2 36398 1174
/ 0
A 2 36158 1246
/ 0
E 2 36238 1214
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/tbuf10_15 tbuf10 0
vss 2 24398 999
/ 0
vdd 2 24398 1493
/ 0
Y 2 24638 1174
/ 0
A 2 24398 1246
/ 0
E 2 24478 1214
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/tbuf10_15 tbuf10 0
vss 2 20478 999
/ 0
vdd 2 20478 1493
/ 0
Y 2 20718 1174
/ 0
A 2 20478 1246
/ 0
E 2 20558 1214
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/tbuf10_15 tbuf10 0
vss 2 28318 2975
/ 0
vdd 2 28318 3469
/ 0
Y 2 28558 3150
/ 0
A 2 28318 3222
/ 0
E 2 28398 3190
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/tbuf10_15 tbuf10 0
vss 2 32238 2975
/ 0
vdd 2 32238 3469
/ 0
Y 2 32478 3150
/ 0
A 2 32238 3222
/ 0
E 2 32318 3190
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/tbuf10_15 tbuf10 0
vss 2 36158 2975
/ 0
vdd 2 36158 3469
/ 0
Y 2 36398 3150
/ 0
A 2 36158 3222
/ 0
E 2 36238 3190
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/tbuf10_15 tbuf10 0
vss 2 24398 2975
/ 0
vdd 2 24398 3469
/ 0
Y 2 24638 3150
/ 0
A 2 24398 3222
/ 0
E 2 24478 3190
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/tbuf10_15 tbuf10 0
vss 2 20478 2975
/ 0
vdd 2 20478 3469
/ 0
Y 2 20718 3150
/ 0
A 2 20478 3222
/ 0
E 2 20558 3190
_I0/chip/video_ram/tower_mod_3/bit4_mod_6 bit4 0
clk 2 29038 6576
/ 0
rst 2 29038 7564
/ 0
addr1_1 2 30878 6290
/ 0
addr1_2 2 30878 6050
/ 0
we_com 2 29038 7102
/ 0
vss 2 29438 6927
/ 0
vdd 2 29438 7421
/ 0
we1 2 29038 7174
/ 0
we3 2 29038 6680
/ 0
we2 2 29038 6186
/ 0
we4 2 29038 7668
/ 0
di 2 29038 7038
/ 0
addr2_2 2 30878 6816
/ 0
addr2_1 2 30878 6576
/ 0
do_2 2 30878 7102
/ 0
re_2 2 30878 7278
/ 0
do_1 2 30878 7740
/ 0
re_1 2 30878 7804
/ 1
3 net_14 ~ 2 29404 7180 0 0 ~
/ 1
3 net_17 ~ 2 29404 7674 0 0 ~
/ 1
3 net_16 ~ 2 29404 6686 0 0 ~
/ 1
3 net_15 ~ 2 29404 6192 0 0 ~
/ 1
3 net_23 ~ 2 29124 7180 0 0 ~
/ 1
3 net_25 ~ 2 29124 6686 0 0 ~
/ 1
3 net_24 ~ 2 29164 6160 0 0 ~
/ 1
3 net_26 ~ 2 29124 7674 0 0 ~
/ 1
3 net_9 ~ 2 30284 7180 0 0 ~
/ 1
3 net_2 ~ 2 30244 6686 0 0 ~
/ 1
3 net_1 ~ 2 30244 6192 0 0 ~
/ 1
3 net_8 ~ 2 30284 7674 0 0 ~
/ 1
3 net_0 ~ 2 30524 6894 0 0 ~
/ 1
3 net_3 ~ 2 30364 6894 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_6 bit4 0
clk 2 32958 6576
/ 0
rst 2 32958 7564
/ 0
addr1_1 2 34798 6290
/ 0
addr1_2 2 34798 6050
/ 0
we_com 2 32958 7102
/ 0
vss 2 33358 6927
/ 0
vdd 2 33358 7421
/ 0
we1 2 32958 7174
/ 0
we3 2 32958 6680
/ 0
we2 2 32958 6186
/ 0
we4 2 32958 7668
/ 0
di 2 32958 7038
/ 0
addr2_2 2 34798 6816
/ 0
addr2_1 2 34798 6576
/ 0
do_2 2 34798 7102
/ 0
re_2 2 34798 7278
/ 0
do_1 2 34798 7740
/ 0
re_1 2 34798 7804
/ 1
3 net_14 ~ 2 33324 7180 0 0 ~
/ 1
3 net_17 ~ 2 33324 7674 0 0 ~
/ 1
3 net_16 ~ 2 33324 6686 0 0 ~
/ 1
3 net_15 ~ 2 33324 6192 0 0 ~
/ 1
3 net_23 ~ 2 33044 7180 0 0 ~
/ 1
3 net_25 ~ 2 33044 6686 0 0 ~
/ 1
3 net_24 ~ 2 33084 6160 0 0 ~
/ 1
3 net_26 ~ 2 33044 7674 0 0 ~
/ 1
3 net_9 ~ 2 34204 7180 0 0 ~
/ 1
3 net_2 ~ 2 34164 6686 0 0 ~
/ 1
3 net_1 ~ 2 34164 6192 0 0 ~
/ 1
3 net_8 ~ 2 34204 7674 0 0 ~
/ 1
3 net_0 ~ 2 34444 6894 0 0 ~
/ 1
3 net_3 ~ 2 34284 6894 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_6 bit4 0
clk 2 36878 6576
/ 0
rst 2 36878 7564
/ 0
addr1_1 2 38718 6290
/ 0
addr1_2 2 38718 6050
/ 0
we_com 2 36878 7102
/ 0
vss 2 37278 6927
/ 0
vdd 2 37278 7421
/ 0
we1 2 36878 7174
/ 0
we3 2 36878 6680
/ 0
we2 2 36878 6186
/ 0
we4 2 36878 7668
/ 0
di 2 36878 7038
/ 0
addr2_2 2 38718 6816
/ 0
addr2_1 2 38718 6576
/ 0
do_2 2 38718 7102
/ 0
re_2 2 38718 7278
/ 0
do_1 2 38718 7740
/ 0
re_1 2 38718 7804
/ 1
3 net_14 ~ 2 37244 7180 0 0 ~
/ 1
3 net_17 ~ 2 37244 7674 0 0 ~
/ 1
3 net_16 ~ 2 37244 6686 0 0 ~
/ 1
3 net_15 ~ 2 37244 6192 0 0 ~
/ 1
3 net_23 ~ 2 36964 7180 0 0 ~
/ 1
3 net_25 ~ 2 36964 6686 0 0 ~
/ 1
3 net_24 ~ 2 37004 6160 0 0 ~
/ 1
3 net_26 ~ 2 36964 7674 0 0 ~
/ 1
3 net_9 ~ 2 38124 7180 0 0 ~
/ 1
3 net_2 ~ 2 38084 6686 0 0 ~
/ 1
3 net_1 ~ 2 38084 6192 0 0 ~
/ 1
3 net_8 ~ 2 38124 7674 0 0 ~
/ 1
3 net_0 ~ 2 38364 6894 0 0 ~
/ 1
3 net_3 ~ 2 38204 6894 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_6 bit4 0
clk 2 25118 6576
/ 0
rst 2 25118 7564
/ 0
addr1_1 2 26958 6290
/ 0
addr1_2 2 26958 6050
/ 0
we_com 2 25118 7102
/ 0
vss 2 25518 6927
/ 0
vdd 2 25518 7421
/ 0
we1 2 25118 7174
/ 0
we3 2 25118 6680
/ 0
we2 2 25118 6186
/ 0
we4 2 25118 7668
/ 0
di 2 25118 7038
/ 0
addr2_2 2 26958 6816
/ 0
addr2_1 2 26958 6576
/ 0
do_2 2 26958 7102
/ 0
re_2 2 26958 7278
/ 0
do_1 2 26958 7740
/ 0
re_1 2 26958 7804
/ 1
3 net_14 ~ 2 25484 7180 0 0 ~
/ 1
3 net_17 ~ 2 25484 7674 0 0 ~
/ 1
3 net_16 ~ 2 25484 6686 0 0 ~
/ 1
3 net_15 ~ 2 25484 6192 0 0 ~
/ 1
3 net_23 ~ 2 25204 7180 0 0 ~
/ 1
3 net_25 ~ 2 25204 6686 0 0 ~
/ 1
3 net_24 ~ 2 25244 6160 0 0 ~
/ 1
3 net_26 ~ 2 25204 7674 0 0 ~
/ 1
3 net_9 ~ 2 26364 7180 0 0 ~
/ 1
3 net_2 ~ 2 26324 6686 0 0 ~
/ 1
3 net_1 ~ 2 26324 6192 0 0 ~
/ 1
3 net_8 ~ 2 26364 7674 0 0 ~
/ 1
3 net_0 ~ 2 26604 6894 0 0 ~
/ 1
3 net_3 ~ 2 26444 6894 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_6 bit4 0
clk 2 21198 6576
/ 0
rst 2 21198 7564
/ 0
addr1_1 2 23038 6290
/ 0
addr1_2 2 23038 6050
/ 0
we_com 2 21198 7102
/ 0
vss 2 21598 6927
/ 0
vdd 2 21598 7421
/ 0
we1 2 21198 7174
/ 0
we3 2 21198 6680
/ 0
we2 2 21198 6186
/ 0
we4 2 21198 7668
/ 0
di 2 21198 7038
/ 0
addr2_2 2 23038 6816
/ 0
addr2_1 2 23038 6576
/ 0
do_2 2 23038 7102
/ 0
re_2 2 23038 7278
/ 0
do_1 2 23038 7740
/ 0
re_1 2 23038 7804
/ 1
3 net_14 ~ 2 21564 7180 0 0 ~
/ 1
3 net_17 ~ 2 21564 7674 0 0 ~
/ 1
3 net_16 ~ 2 21564 6686 0 0 ~
/ 1
3 net_15 ~ 2 21564 6192 0 0 ~
/ 1
3 net_23 ~ 2 21284 7180 0 0 ~
/ 1
3 net_25 ~ 2 21284 6686 0 0 ~
/ 1
3 net_24 ~ 2 21324 6160 0 0 ~
/ 1
3 net_26 ~ 2 21284 7674 0 0 ~
/ 1
3 net_9 ~ 2 22444 7180 0 0 ~
/ 1
3 net_2 ~ 2 22404 6686 0 0 ~
/ 1
3 net_1 ~ 2 22404 6192 0 0 ~
/ 1
3 net_8 ~ 2 22444 7674 0 0 ~
/ 1
3 net_0 ~ 2 22684 6894 0 0 ~
/ 1
3 net_3 ~ 2 22524 6894 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_0 bit4 0
clk 2 29038 4600
/ 0
rst 2 29038 5588
/ 0
addr1_1 2 30878 4314
/ 0
addr1_2 2 30878 4074
/ 0
we_com 2 29038 5126
/ 0
vss 2 29438 4951
/ 0
vdd 2 29438 5445
/ 0
we1 2 29038 5198
/ 0
we3 2 29038 4704
/ 0
we2 2 29038 4210
/ 0
we4 2 29038 5692
/ 0
di 2 29038 5062
/ 0
addr2_2 2 30878 4840
/ 0
addr2_1 2 30878 4600
/ 0
do_2 2 30878 5126
/ 0
re_2 2 30878 5302
/ 0
do_1 2 30878 5764
/ 0
re_1 2 30878 5828
/ 1
3 net_14 ~ 2 29404 5204 0 0 ~
/ 1
3 net_17 ~ 2 29404 5698 0 0 ~
/ 1
3 net_16 ~ 2 29404 4710 0 0 ~
/ 1
3 net_15 ~ 2 29404 4216 0 0 ~
/ 1
3 net_23 ~ 2 29124 5204 0 0 ~
/ 1
3 net_25 ~ 2 29124 4710 0 0 ~
/ 1
3 net_24 ~ 2 29164 4184 0 0 ~
/ 1
3 net_26 ~ 2 29124 5698 0 0 ~
/ 1
3 net_9 ~ 2 30284 5204 0 0 ~
/ 1
3 net_2 ~ 2 30244 4710 0 0 ~
/ 1
3 net_1 ~ 2 30244 4216 0 0 ~
/ 1
3 net_8 ~ 2 30284 5698 0 0 ~
/ 1
3 net_0 ~ 2 30524 4918 0 0 ~
/ 1
3 net_3 ~ 2 30364 4918 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_0 bit4 0
clk 2 32958 4600
/ 0
rst 2 32958 5588
/ 0
addr1_1 2 34798 4314
/ 0
addr1_2 2 34798 4074
/ 0
we_com 2 32958 5126
/ 0
vss 2 33358 4951
/ 0
vdd 2 33358 5445
/ 0
we1 2 32958 5198
/ 0
we3 2 32958 4704
/ 0
we2 2 32958 4210
/ 0
we4 2 32958 5692
/ 0
di 2 32958 5062
/ 0
addr2_2 2 34798 4840
/ 0
addr2_1 2 34798 4600
/ 0
do_2 2 34798 5126
/ 0
re_2 2 34798 5302
/ 0
do_1 2 34798 5764
/ 0
re_1 2 34798 5828
/ 1
3 net_14 ~ 2 33324 5204 0 0 ~
/ 1
3 net_17 ~ 2 33324 5698 0 0 ~
/ 1
3 net_16 ~ 2 33324 4710 0 0 ~
/ 1
3 net_15 ~ 2 33324 4216 0 0 ~
/ 1
3 net_23 ~ 2 33044 5204 0 0 ~
/ 1
3 net_25 ~ 2 33044 4710 0 0 ~
/ 1
3 net_24 ~ 2 33084 4184 0 0 ~
/ 1
3 net_26 ~ 2 33044 5698 0 0 ~
/ 1
3 net_9 ~ 2 34204 5204 0 0 ~
/ 1
3 net_2 ~ 2 34164 4710 0 0 ~
/ 1
3 net_1 ~ 2 34164 4216 0 0 ~
/ 1
3 net_8 ~ 2 34204 5698 0 0 ~
/ 1
3 net_0 ~ 2 34444 4918 0 0 ~
/ 1
3 net_3 ~ 2 34284 4918 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_0 bit4 0
clk 2 36878 4600
/ 0
rst 2 36878 5588
/ 0
addr1_1 2 38718 4314
/ 0
addr1_2 2 38718 4074
/ 0
we_com 2 36878 5126
/ 0
vss 2 37278 4951
/ 0
vdd 2 37278 5445
/ 0
we1 2 36878 5198
/ 0
we3 2 36878 4704
/ 0
we2 2 36878 4210
/ 0
we4 2 36878 5692
/ 0
di 2 36878 5062
/ 0
addr2_2 2 38718 4840
/ 0
addr2_1 2 38718 4600
/ 0
do_2 2 38718 5126
/ 0
re_2 2 38718 5302
/ 0
do_1 2 38718 5764
/ 0
re_1 2 38718 5828
/ 1
3 net_14 ~ 2 37244 5204 0 0 ~
/ 1
3 net_17 ~ 2 37244 5698 0 0 ~
/ 1
3 net_16 ~ 2 37244 4710 0 0 ~
/ 1
3 net_15 ~ 2 37244 4216 0 0 ~
/ 1
3 net_23 ~ 2 36964 5204 0 0 ~
/ 1
3 net_25 ~ 2 36964 4710 0 0 ~
/ 1
3 net_24 ~ 2 37004 4184 0 0 ~
/ 1
3 net_26 ~ 2 36964 5698 0 0 ~
/ 1
3 net_9 ~ 2 38124 5204 0 0 ~
/ 1
3 net_2 ~ 2 38084 4710 0 0 ~
/ 1
3 net_1 ~ 2 38084 4216 0 0 ~
/ 1
3 net_8 ~ 2 38124 5698 0 0 ~
/ 1
3 net_0 ~ 2 38364 4918 0 0 ~
/ 1
3 net_3 ~ 2 38204 4918 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_0 bit4 0
clk 2 25118 4600
/ 0
rst 2 25118 5588
/ 0
addr1_1 2 26958 4314
/ 0
addr1_2 2 26958 4074
/ 0
we_com 2 25118 5126
/ 0
vss 2 25518 4951
/ 0
vdd 2 25518 5445
/ 0
we1 2 25118 5198
/ 0
we3 2 25118 4704
/ 0
we2 2 25118 4210
/ 0
we4 2 25118 5692
/ 0
di 2 25118 5062
/ 0
addr2_2 2 26958 4840
/ 0
addr2_1 2 26958 4600
/ 0
do_2 2 26958 5126
/ 0
re_2 2 26958 5302
/ 0
do_1 2 26958 5764
/ 0
re_1 2 26958 5828
/ 1
3 net_14 ~ 2 25484 5204 0 0 ~
/ 1
3 net_17 ~ 2 25484 5698 0 0 ~
/ 1
3 net_16 ~ 2 25484 4710 0 0 ~
/ 1
3 net_15 ~ 2 25484 4216 0 0 ~
/ 1
3 net_23 ~ 2 25204 5204 0 0 ~
/ 1
3 net_25 ~ 2 25204 4710 0 0 ~
/ 1
3 net_24 ~ 2 25244 4184 0 0 ~
/ 1
3 net_26 ~ 2 25204 5698 0 0 ~
/ 1
3 net_9 ~ 2 26364 5204 0 0 ~
/ 1
3 net_2 ~ 2 26324 4710 0 0 ~
/ 1
3 net_1 ~ 2 26324 4216 0 0 ~
/ 1
3 net_8 ~ 2 26364 5698 0 0 ~
/ 1
3 net_0 ~ 2 26604 4918 0 0 ~
/ 1
3 net_3 ~ 2 26444 4918 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_0 bit4 0
clk 2 21198 4600
/ 0
rst 2 21198 5588
/ 0
addr1_1 2 23038 4314
/ 0
addr1_2 2 23038 4074
/ 0
we_com 2 21198 5126
/ 0
vss 2 21598 4951
/ 0
vdd 2 21598 5445
/ 0
we1 2 21198 5198
/ 0
we3 2 21198 4704
/ 0
we2 2 21198 4210
/ 0
we4 2 21198 5692
/ 0
di 2 21198 5062
/ 0
addr2_2 2 23038 4840
/ 0
addr2_1 2 23038 4600
/ 0
do_2 2 23038 5126
/ 0
re_2 2 23038 5302
/ 0
do_1 2 23038 5764
/ 0
re_1 2 23038 5828
/ 1
3 net_14 ~ 2 21564 5204 0 0 ~
/ 1
3 net_17 ~ 2 21564 5698 0 0 ~
/ 1
3 net_16 ~ 2 21564 4710 0 0 ~
/ 1
3 net_15 ~ 2 21564 4216 0 0 ~
/ 1
3 net_23 ~ 2 21284 5204 0 0 ~
/ 1
3 net_25 ~ 2 21284 4710 0 0 ~
/ 1
3 net_24 ~ 2 21324 4184 0 0 ~
/ 1
3 net_26 ~ 2 21284 5698 0 0 ~
/ 1
3 net_9 ~ 2 22444 5204 0 0 ~
/ 1
3 net_2 ~ 2 22404 4710 0 0 ~
/ 1
3 net_1 ~ 2 22404 4216 0 0 ~
/ 1
3 net_8 ~ 2 22444 5698 0 0 ~
/ 1
3 net_0 ~ 2 22684 4918 0 0 ~
/ 1
3 net_3 ~ 2 22524 4918 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_4 bit4 0
clk 2 29038 648
/ 0
rst 2 29038 1636
/ 0
addr1_1 2 30878 362
/ 0
addr1_2 2 30878 122
/ 0
we_com 2 29038 1174
/ 0
vss 2 29438 999
/ 0
vdd 2 29438 1493
/ 0
we1 2 29038 1246
/ 0
we3 2 29038 752
/ 0
we2 2 29038 258
/ 0
we4 2 29038 1740
/ 0
di 2 29038 1110
/ 0
addr2_2 2 30878 888
/ 0
addr2_1 2 30878 648
/ 0
do_2 2 30878 1174
/ 0
re_2 2 30878 1350
/ 0
do_1 2 30878 1812
/ 0
re_1 2 30878 1876
/ 1
3 net_14 ~ 2 29404 1252 0 0 ~
/ 1
3 net_17 ~ 2 29404 1746 0 0 ~
/ 1
3 net_16 ~ 2 29404 758 0 0 ~
/ 1
3 net_15 ~ 2 29404 264 0 0 ~
/ 1
3 net_23 ~ 2 29124 1252 0 0 ~
/ 1
3 net_25 ~ 2 29124 758 0 0 ~
/ 1
3 net_24 ~ 2 29164 232 0 0 ~
/ 1
3 net_26 ~ 2 29124 1746 0 0 ~
/ 1
3 net_9 ~ 2 30284 1252 0 0 ~
/ 1
3 net_2 ~ 2 30244 758 0 0 ~
/ 1
3 net_1 ~ 2 30244 264 0 0 ~
/ 1
3 net_8 ~ 2 30284 1746 0 0 ~
/ 1
3 net_0 ~ 2 30524 966 0 0 ~
/ 1
3 net_3 ~ 2 30364 966 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_4 bit4 0
clk 2 32958 648
/ 0
rst 2 32958 1636
/ 0
addr1_1 2 34798 362
/ 0
addr1_2 2 34798 122
/ 0
we_com 2 32958 1174
/ 0
vss 2 33358 999
/ 0
vdd 2 33358 1493
/ 0
we1 2 32958 1246
/ 0
we3 2 32958 752
/ 0
we2 2 32958 258
/ 0
we4 2 32958 1740
/ 0
di 2 32958 1110
/ 0
addr2_2 2 34798 888
/ 0
addr2_1 2 34798 648
/ 0
do_2 2 34798 1174
/ 0
re_2 2 34798 1350
/ 0
do_1 2 34798 1812
/ 0
re_1 2 34798 1876
/ 1
3 net_14 ~ 2 33324 1252 0 0 ~
/ 1
3 net_17 ~ 2 33324 1746 0 0 ~
/ 1
3 net_16 ~ 2 33324 758 0 0 ~
/ 1
3 net_15 ~ 2 33324 264 0 0 ~
/ 1
3 net_23 ~ 2 33044 1252 0 0 ~
/ 1
3 net_25 ~ 2 33044 758 0 0 ~
/ 1
3 net_24 ~ 2 33084 232 0 0 ~
/ 1
3 net_26 ~ 2 33044 1746 0 0 ~
/ 1
3 net_9 ~ 2 34204 1252 0 0 ~
/ 1
3 net_2 ~ 2 34164 758 0 0 ~
/ 1
3 net_1 ~ 2 34164 264 0 0 ~
/ 1
3 net_8 ~ 2 34204 1746 0 0 ~
/ 1
3 net_0 ~ 2 34444 966 0 0 ~
/ 1
3 net_3 ~ 2 34284 966 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_4 bit4 0
clk 2 36878 648
/ 0
rst 2 36878 1636
/ 0
addr1_1 2 38718 362
/ 0
addr1_2 2 38718 122
/ 0
we_com 2 36878 1174
/ 0
vss 2 37278 999
/ 0
vdd 2 37278 1493
/ 0
we1 2 36878 1246
/ 0
we3 2 36878 752
/ 0
we2 2 36878 258
/ 0
we4 2 36878 1740
/ 0
di 2 36878 1110
/ 0
addr2_2 2 38718 888
/ 0
addr2_1 2 38718 648
/ 0
do_2 2 38718 1174
/ 0
re_2 2 38718 1350
/ 0
do_1 2 38718 1812
/ 0
re_1 2 38718 1876
/ 1
3 net_14 ~ 2 37244 1252 0 0 ~
/ 1
3 net_17 ~ 2 37244 1746 0 0 ~
/ 1
3 net_16 ~ 2 37244 758 0 0 ~
/ 1
3 net_15 ~ 2 37244 264 0 0 ~
/ 1
3 net_23 ~ 2 36964 1252 0 0 ~
/ 1
3 net_25 ~ 2 36964 758 0 0 ~
/ 1
3 net_24 ~ 2 37004 232 0 0 ~
/ 1
3 net_26 ~ 2 36964 1746 0 0 ~
/ 1
3 net_9 ~ 2 38124 1252 0 0 ~
/ 1
3 net_2 ~ 2 38084 758 0 0 ~
/ 1
3 net_1 ~ 2 38084 264 0 0 ~
/ 1
3 net_8 ~ 2 38124 1746 0 0 ~
/ 1
3 net_0 ~ 2 38364 966 0 0 ~
/ 1
3 net_3 ~ 2 38204 966 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_4 bit4 0
clk 2 25118 648
/ 0
rst 2 25118 1636
/ 0
addr1_1 2 26958 362
/ 0
addr1_2 2 26958 122
/ 0
we_com 2 25118 1174
/ 0
vss 2 25518 999
/ 0
vdd 2 25518 1493
/ 0
we1 2 25118 1246
/ 0
we3 2 25118 752
/ 0
we2 2 25118 258
/ 0
we4 2 25118 1740
/ 0
di 2 25118 1110
/ 0
addr2_2 2 26958 888
/ 0
addr2_1 2 26958 648
/ 0
do_2 2 26958 1174
/ 0
re_2 2 26958 1350
/ 0
do_1 2 26958 1812
/ 0
re_1 2 26958 1876
/ 1
3 net_14 ~ 2 25484 1252 0 0 ~
/ 1
3 net_17 ~ 2 25484 1746 0 0 ~
/ 1
3 net_16 ~ 2 25484 758 0 0 ~
/ 1
3 net_15 ~ 2 25484 264 0 0 ~
/ 1
3 net_23 ~ 2 25204 1252 0 0 ~
/ 1
3 net_25 ~ 2 25204 758 0 0 ~
/ 1
3 net_24 ~ 2 25244 232 0 0 ~
/ 1
3 net_26 ~ 2 25204 1746 0 0 ~
/ 1
3 net_9 ~ 2 26364 1252 0 0 ~
/ 1
3 net_2 ~ 2 26324 758 0 0 ~
/ 1
3 net_1 ~ 2 26324 264 0 0 ~
/ 1
3 net_8 ~ 2 26364 1746 0 0 ~
/ 1
3 net_0 ~ 2 26604 966 0 0 ~
/ 1
3 net_3 ~ 2 26444 966 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_4 bit4 0
clk 2 21198 648
/ 0
rst 2 21198 1636
/ 0
addr1_1 2 23038 362
/ 0
addr1_2 2 23038 122
/ 0
we_com 2 21198 1174
/ 0
vss 2 21598 999
/ 0
vdd 2 21598 1493
/ 0
we1 2 21198 1246
/ 0
we3 2 21198 752
/ 0
we2 2 21198 258
/ 0
we4 2 21198 1740
/ 0
di 2 21198 1110
/ 0
addr2_2 2 23038 888
/ 0
addr2_1 2 23038 648
/ 0
do_2 2 23038 1174
/ 0
re_2 2 23038 1350
/ 0
do_1 2 23038 1812
/ 0
re_1 2 23038 1876
/ 1
3 net_14 ~ 2 21564 1252 0 0 ~
/ 1
3 net_17 ~ 2 21564 1746 0 0 ~
/ 1
3 net_16 ~ 2 21564 758 0 0 ~
/ 1
3 net_15 ~ 2 21564 264 0 0 ~
/ 1
3 net_23 ~ 2 21284 1252 0 0 ~
/ 1
3 net_25 ~ 2 21284 758 0 0 ~
/ 1
3 net_24 ~ 2 21324 232 0 0 ~
/ 1
3 net_26 ~ 2 21284 1746 0 0 ~
/ 1
3 net_9 ~ 2 22444 1252 0 0 ~
/ 1
3 net_2 ~ 2 22404 758 0 0 ~
/ 1
3 net_1 ~ 2 22404 264 0 0 ~
/ 1
3 net_8 ~ 2 22444 1746 0 0 ~
/ 1
3 net_0 ~ 2 22684 966 0 0 ~
/ 1
3 net_3 ~ 2 22524 966 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_1 bit4 0
clk 2 29038 2624
/ 0
rst 2 29038 3612
/ 0
addr1_1 2 30878 2338
/ 0
addr1_2 2 30878 2098
/ 0
we_com 2 29038 3150
/ 0
vss 2 29438 2975
/ 0
vdd 2 29438 3469
/ 0
we1 2 29038 3222
/ 0
we3 2 29038 2728
/ 0
we2 2 29038 2234
/ 0
we4 2 29038 3716
/ 0
di 2 29038 3086
/ 0
addr2_2 2 30878 2864
/ 0
addr2_1 2 30878 2624
/ 0
do_2 2 30878 3150
/ 0
re_2 2 30878 3326
/ 0
do_1 2 30878 3788
/ 0
re_1 2 30878 3852
/ 1
3 net_14 ~ 2 29404 3228 0 0 ~
/ 1
3 net_17 ~ 2 29404 3722 0 0 ~
/ 1
3 net_16 ~ 2 29404 2734 0 0 ~
/ 1
3 net_15 ~ 2 29404 2240 0 0 ~
/ 1
3 net_23 ~ 2 29124 3228 0 0 ~
/ 1
3 net_25 ~ 2 29124 2734 0 0 ~
/ 1
3 net_24 ~ 2 29164 2208 0 0 ~
/ 1
3 net_26 ~ 2 29124 3722 0 0 ~
/ 1
3 net_9 ~ 2 30284 3228 0 0 ~
/ 1
3 net_2 ~ 2 30244 2734 0 0 ~
/ 1
3 net_1 ~ 2 30244 2240 0 0 ~
/ 1
3 net_8 ~ 2 30284 3722 0 0 ~
/ 1
3 net_0 ~ 2 30524 2942 0 0 ~
/ 1
3 net_3 ~ 2 30364 2942 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_1 bit4 0
clk 2 32958 2624
/ 0
rst 2 32958 3612
/ 0
addr1_1 2 34798 2338
/ 0
addr1_2 2 34798 2098
/ 0
we_com 2 32958 3150
/ 0
vss 2 33358 2975
/ 0
vdd 2 33358 3469
/ 0
we1 2 32958 3222
/ 0
we3 2 32958 2728
/ 0
we2 2 32958 2234
/ 0
we4 2 32958 3716
/ 0
di 2 32958 3086
/ 0
addr2_2 2 34798 2864
/ 0
addr2_1 2 34798 2624
/ 0
do_2 2 34798 3150
/ 0
re_2 2 34798 3326
/ 0
do_1 2 34798 3788
/ 0
re_1 2 34798 3852
/ 1
3 net_14 ~ 2 33324 3228 0 0 ~
/ 1
3 net_17 ~ 2 33324 3722 0 0 ~
/ 1
3 net_16 ~ 2 33324 2734 0 0 ~
/ 1
3 net_15 ~ 2 33324 2240 0 0 ~
/ 1
3 net_23 ~ 2 33044 3228 0 0 ~
/ 1
3 net_25 ~ 2 33044 2734 0 0 ~
/ 1
3 net_24 ~ 2 33084 2208 0 0 ~
/ 1
3 net_26 ~ 2 33044 3722 0 0 ~
/ 1
3 net_9 ~ 2 34204 3228 0 0 ~
/ 1
3 net_2 ~ 2 34164 2734 0 0 ~
/ 1
3 net_1 ~ 2 34164 2240 0 0 ~
/ 1
3 net_8 ~ 2 34204 3722 0 0 ~
/ 1
3 net_0 ~ 2 34444 2942 0 0 ~
/ 1
3 net_3 ~ 2 34284 2942 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_1 bit4 0
clk 2 36878 2624
/ 0
rst 2 36878 3612
/ 0
addr1_1 2 38718 2338
/ 0
addr1_2 2 38718 2098
/ 0
we_com 2 36878 3150
/ 0
vss 2 37278 2975
/ 0
vdd 2 37278 3469
/ 0
we1 2 36878 3222
/ 0
we3 2 36878 2728
/ 0
we2 2 36878 2234
/ 0
we4 2 36878 3716
/ 0
di 2 36878 3086
/ 0
addr2_2 2 38718 2864
/ 0
addr2_1 2 38718 2624
/ 0
do_2 2 38718 3150
/ 0
re_2 2 38718 3326
/ 0
do_1 2 38718 3788
/ 0
re_1 2 38718 3852
/ 1
3 net_14 ~ 2 37244 3228 0 0 ~
/ 1
3 net_17 ~ 2 37244 3722 0 0 ~
/ 1
3 net_16 ~ 2 37244 2734 0 0 ~
/ 1
3 net_15 ~ 2 37244 2240 0 0 ~
/ 1
3 net_23 ~ 2 36964 3228 0 0 ~
/ 1
3 net_25 ~ 2 36964 2734 0 0 ~
/ 1
3 net_24 ~ 2 37004 2208 0 0 ~
/ 1
3 net_26 ~ 2 36964 3722 0 0 ~
/ 1
3 net_9 ~ 2 38124 3228 0 0 ~
/ 1
3 net_2 ~ 2 38084 2734 0 0 ~
/ 1
3 net_1 ~ 2 38084 2240 0 0 ~
/ 1
3 net_8 ~ 2 38124 3722 0 0 ~
/ 1
3 net_0 ~ 2 38364 2942 0 0 ~
/ 1
3 net_3 ~ 2 38204 2942 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_1 bit4 0
clk 2 25118 2624
/ 0
rst 2 25118 3612
/ 0
addr1_1 2 26958 2338
/ 0
addr1_2 2 26958 2098
/ 0
we_com 2 25118 3150
/ 0
vss 2 25518 2975
/ 0
vdd 2 25518 3469
/ 0
we1 2 25118 3222
/ 0
we3 2 25118 2728
/ 0
we2 2 25118 2234
/ 0
we4 2 25118 3716
/ 0
di 2 25118 3086
/ 0
addr2_2 2 26958 2864
/ 0
addr2_1 2 26958 2624
/ 0
do_2 2 26958 3150
/ 0
re_2 2 26958 3326
/ 0
do_1 2 26958 3788
/ 0
re_1 2 26958 3852
/ 1
3 net_14 ~ 2 25484 3228 0 0 ~
/ 1
3 net_17 ~ 2 25484 3722 0 0 ~
/ 1
3 net_16 ~ 2 25484 2734 0 0 ~
/ 1
3 net_15 ~ 2 25484 2240 0 0 ~
/ 1
3 net_23 ~ 2 25204 3228 0 0 ~
/ 1
3 net_25 ~ 2 25204 2734 0 0 ~
/ 1
3 net_24 ~ 2 25244 2208 0 0 ~
/ 1
3 net_26 ~ 2 25204 3722 0 0 ~
/ 1
3 net_9 ~ 2 26364 3228 0 0 ~
/ 1
3 net_2 ~ 2 26324 2734 0 0 ~
/ 1
3 net_1 ~ 2 26324 2240 0 0 ~
/ 1
3 net_8 ~ 2 26364 3722 0 0 ~
/ 1
3 net_0 ~ 2 26604 2942 0 0 ~
/ 1
3 net_3 ~ 2 26444 2942 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_1 bit4 0
clk 2 21198 2624
/ 0
rst 2 21198 3612
/ 0
addr1_1 2 23038 2338
/ 0
addr1_2 2 23038 2098
/ 0
we_com 2 21198 3150
/ 0
vss 2 21598 2975
/ 0
vdd 2 21598 3469
/ 0
we1 2 21198 3222
/ 0
we3 2 21198 2728
/ 0
we2 2 21198 2234
/ 0
we4 2 21198 3716
/ 0
di 2 21198 3086
/ 0
addr2_2 2 23038 2864
/ 0
addr2_1 2 23038 2624
/ 0
do_2 2 23038 3150
/ 0
re_2 2 23038 3326
/ 0
do_1 2 23038 3788
/ 0
re_1 2 23038 3852
/ 1
3 net_14 ~ 2 21564 3228 0 0 ~
/ 1
3 net_17 ~ 2 21564 3722 0 0 ~
/ 1
3 net_16 ~ 2 21564 2734 0 0 ~
/ 1
3 net_15 ~ 2 21564 2240 0 0 ~
/ 1
3 net_23 ~ 2 21284 3228 0 0 ~
/ 1
3 net_25 ~ 2 21284 2734 0 0 ~
/ 1
3 net_24 ~ 2 21324 2208 0 0 ~
/ 1
3 net_26 ~ 2 21284 3722 0 0 ~
/ 1
3 net_9 ~ 2 22444 3228 0 0 ~
/ 1
3 net_2 ~ 2 22404 2734 0 0 ~
/ 1
3 net_1 ~ 2 22404 2240 0 0 ~
/ 1
3 net_8 ~ 2 22444 3722 0 0 ~
/ 1
3 net_0 ~ 2 22684 2942 0 0 ~
/ 1
3 net_3 ~ 2 22524 2942 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_3 bit4 0
clk 2 27078 6576
/ 0
rst 2 27078 7564
/ 0
addr1_1 2 28918 6290
/ 0
addr1_2 2 28918 6050
/ 0
we_com 2 27078 7102
/ 0
vss 2 27478 6927
/ 0
vdd 2 27478 7421
/ 0
we1 2 27078 7174
/ 0
we3 2 27078 6680
/ 0
we2 2 27078 6186
/ 0
we4 2 27078 7668
/ 0
di 2 27078 7038
/ 0
addr2_2 2 28918 6816
/ 0
addr2_1 2 28918 6576
/ 0
do_2 2 28918 7102
/ 0
re_2 2 28918 7278
/ 0
do_1 2 28918 7740
/ 0
re_1 2 28918 7804
/ 1
3 net_14 ~ 2 27444 7180 0 0 ~
/ 1
3 net_17 ~ 2 27444 7674 0 0 ~
/ 1
3 net_16 ~ 2 27444 6686 0 0 ~
/ 1
3 net_15 ~ 2 27444 6192 0 0 ~
/ 1
3 net_23 ~ 2 27164 7180 0 0 ~
/ 1
3 net_25 ~ 2 27164 6686 0 0 ~
/ 1
3 net_24 ~ 2 27204 6160 0 0 ~
/ 1
3 net_26 ~ 2 27164 7674 0 0 ~
/ 1
3 net_9 ~ 2 28324 7180 0 0 ~
/ 1
3 net_2 ~ 2 28284 6686 0 0 ~
/ 1
3 net_1 ~ 2 28284 6192 0 0 ~
/ 1
3 net_8 ~ 2 28324 7674 0 0 ~
/ 1
3 net_0 ~ 2 28564 6894 0 0 ~
/ 1
3 net_3 ~ 2 28404 6894 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_3 bit4 0
clk 2 30998 6576
/ 0
rst 2 30998 7564
/ 0
addr1_1 2 32838 6290
/ 0
addr1_2 2 32838 6050
/ 0
we_com 2 30998 7102
/ 0
vss 2 31398 6927
/ 0
vdd 2 31398 7421
/ 0
we1 2 30998 7174
/ 0
we3 2 30998 6680
/ 0
we2 2 30998 6186
/ 0
we4 2 30998 7668
/ 0
di 2 30998 7038
/ 0
addr2_2 2 32838 6816
/ 0
addr2_1 2 32838 6576
/ 0
do_2 2 32838 7102
/ 0
re_2 2 32838 7278
/ 0
do_1 2 32838 7740
/ 0
re_1 2 32838 7804
/ 1
3 net_14 ~ 2 31364 7180 0 0 ~
/ 1
3 net_17 ~ 2 31364 7674 0 0 ~
/ 1
3 net_16 ~ 2 31364 6686 0 0 ~
/ 1
3 net_15 ~ 2 31364 6192 0 0 ~
/ 1
3 net_23 ~ 2 31084 7180 0 0 ~
/ 1
3 net_25 ~ 2 31084 6686 0 0 ~
/ 1
3 net_24 ~ 2 31124 6160 0 0 ~
/ 1
3 net_26 ~ 2 31084 7674 0 0 ~
/ 1
3 net_9 ~ 2 32244 7180 0 0 ~
/ 1
3 net_2 ~ 2 32204 6686 0 0 ~
/ 1
3 net_1 ~ 2 32204 6192 0 0 ~
/ 1
3 net_8 ~ 2 32244 7674 0 0 ~
/ 1
3 net_0 ~ 2 32484 6894 0 0 ~
/ 1
3 net_3 ~ 2 32324 6894 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_3 bit4 0
clk 2 34918 6576
/ 0
rst 2 34918 7564
/ 0
addr1_1 2 36758 6290
/ 0
addr1_2 2 36758 6050
/ 0
we_com 2 34918 7102
/ 0
vss 2 35318 6927
/ 0
vdd 2 35318 7421
/ 0
we1 2 34918 7174
/ 0
we3 2 34918 6680
/ 0
we2 2 34918 6186
/ 0
we4 2 34918 7668
/ 0
di 2 34918 7038
/ 0
addr2_2 2 36758 6816
/ 0
addr2_1 2 36758 6576
/ 0
do_2 2 36758 7102
/ 0
re_2 2 36758 7278
/ 0
do_1 2 36758 7740
/ 0
re_1 2 36758 7804
/ 1
3 net_14 ~ 2 35284 7180 0 0 ~
/ 1
3 net_17 ~ 2 35284 7674 0 0 ~
/ 1
3 net_16 ~ 2 35284 6686 0 0 ~
/ 1
3 net_15 ~ 2 35284 6192 0 0 ~
/ 1
3 net_23 ~ 2 35004 7180 0 0 ~
/ 1
3 net_25 ~ 2 35004 6686 0 0 ~
/ 1
3 net_24 ~ 2 35044 6160 0 0 ~
/ 1
3 net_26 ~ 2 35004 7674 0 0 ~
/ 1
3 net_9 ~ 2 36164 7180 0 0 ~
/ 1
3 net_2 ~ 2 36124 6686 0 0 ~
/ 1
3 net_1 ~ 2 36124 6192 0 0 ~
/ 1
3 net_8 ~ 2 36164 7674 0 0 ~
/ 1
3 net_0 ~ 2 36404 6894 0 0 ~
/ 1
3 net_3 ~ 2 36244 6894 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_3 bit4 0
clk 2 23158 6576
/ 0
rst 2 23158 7564
/ 0
addr1_1 2 24998 6290
/ 0
addr1_2 2 24998 6050
/ 0
we_com 2 23158 7102
/ 0
vss 2 23558 6927
/ 0
vdd 2 23558 7421
/ 0
we1 2 23158 7174
/ 0
we3 2 23158 6680
/ 0
we2 2 23158 6186
/ 0
we4 2 23158 7668
/ 0
di 2 23158 7038
/ 0
addr2_2 2 24998 6816
/ 0
addr2_1 2 24998 6576
/ 0
do_2 2 24998 7102
/ 0
re_2 2 24998 7278
/ 0
do_1 2 24998 7740
/ 0
re_1 2 24998 7804
/ 1
3 net_14 ~ 2 23524 7180 0 0 ~
/ 1
3 net_17 ~ 2 23524 7674 0 0 ~
/ 1
3 net_16 ~ 2 23524 6686 0 0 ~
/ 1
3 net_15 ~ 2 23524 6192 0 0 ~
/ 1
3 net_23 ~ 2 23244 7180 0 0 ~
/ 1
3 net_25 ~ 2 23244 6686 0 0 ~
/ 1
3 net_24 ~ 2 23284 6160 0 0 ~
/ 1
3 net_26 ~ 2 23244 7674 0 0 ~
/ 1
3 net_9 ~ 2 24404 7180 0 0 ~
/ 1
3 net_2 ~ 2 24364 6686 0 0 ~
/ 1
3 net_1 ~ 2 24364 6192 0 0 ~
/ 1
3 net_8 ~ 2 24404 7674 0 0 ~
/ 1
3 net_0 ~ 2 24644 6894 0 0 ~
/ 1
3 net_3 ~ 2 24484 6894 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_3 bit4 0
clk 2 19238 6576
/ 0
rst 2 19238 7564
/ 0
addr1_1 2 21078 6290
/ 0
addr1_2 2 21078 6050
/ 0
we_com 2 19238 7102
/ 0
vss 2 19638 6927
/ 0
vdd 2 19638 7421
/ 0
we1 2 19238 7174
/ 0
we3 2 19238 6680
/ 0
we2 2 19238 6186
/ 0
we4 2 19238 7668
/ 0
di 2 19238 7038
/ 0
addr2_2 2 21078 6816
/ 0
addr2_1 2 21078 6576
/ 0
do_2 2 21078 7102
/ 0
re_2 2 21078 7278
/ 0
do_1 2 21078 7740
/ 0
re_1 2 21078 7804
/ 1
3 net_14 ~ 2 19604 7180 0 0 ~
/ 1
3 net_17 ~ 2 19604 7674 0 0 ~
/ 1
3 net_16 ~ 2 19604 6686 0 0 ~
/ 1
3 net_15 ~ 2 19604 6192 0 0 ~
/ 1
3 net_23 ~ 2 19324 7180 0 0 ~
/ 1
3 net_25 ~ 2 19324 6686 0 0 ~
/ 1
3 net_24 ~ 2 19364 6160 0 0 ~
/ 1
3 net_26 ~ 2 19324 7674 0 0 ~
/ 1
3 net_9 ~ 2 20484 7180 0 0 ~
/ 1
3 net_2 ~ 2 20444 6686 0 0 ~
/ 1
3 net_1 ~ 2 20444 6192 0 0 ~
/ 1
3 net_8 ~ 2 20484 7674 0 0 ~
/ 1
3 net_0 ~ 2 20724 6894 0 0 ~
/ 1
3 net_3 ~ 2 20564 6894 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_7 bit4 0
clk 2 27078 4600
/ 0
rst 2 27078 5588
/ 0
addr1_1 2 28918 4314
/ 0
addr1_2 2 28918 4074
/ 0
we_com 2 27078 5126
/ 0
vss 2 27478 4951
/ 0
vdd 2 27478 5445
/ 0
we1 2 27078 5198
/ 0
we3 2 27078 4704
/ 0
we2 2 27078 4210
/ 0
we4 2 27078 5692
/ 0
di 2 27078 5062
/ 0
addr2_2 2 28918 4840
/ 0
addr2_1 2 28918 4600
/ 0
do_2 2 28918 5126
/ 0
re_2 2 28918 5302
/ 0
do_1 2 28918 5764
/ 0
re_1 2 28918 5828
/ 1
3 net_14 ~ 2 27444 5204 0 0 ~
/ 1
3 net_17 ~ 2 27444 5698 0 0 ~
/ 1
3 net_16 ~ 2 27444 4710 0 0 ~
/ 1
3 net_15 ~ 2 27444 4216 0 0 ~
/ 1
3 net_23 ~ 2 27164 5204 0 0 ~
/ 1
3 net_25 ~ 2 27164 4710 0 0 ~
/ 1
3 net_24 ~ 2 27204 4184 0 0 ~
/ 1
3 net_26 ~ 2 27164 5698 0 0 ~
/ 1
3 net_9 ~ 2 28324 5204 0 0 ~
/ 1
3 net_2 ~ 2 28284 4710 0 0 ~
/ 1
3 net_1 ~ 2 28284 4216 0 0 ~
/ 1
3 net_8 ~ 2 28324 5698 0 0 ~
/ 1
3 net_0 ~ 2 28564 4918 0 0 ~
/ 1
3 net_3 ~ 2 28404 4918 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_7 bit4 0
clk 2 30998 4600
/ 0
rst 2 30998 5588
/ 0
addr1_1 2 32838 4314
/ 0
addr1_2 2 32838 4074
/ 0
we_com 2 30998 5126
/ 0
vss 2 31398 4951
/ 0
vdd 2 31398 5445
/ 0
we1 2 30998 5198
/ 0
we3 2 30998 4704
/ 0
we2 2 30998 4210
/ 0
we4 2 30998 5692
/ 0
di 2 30998 5062
/ 0
addr2_2 2 32838 4840
/ 0
addr2_1 2 32838 4600
/ 0
do_2 2 32838 5126
/ 0
re_2 2 32838 5302
/ 0
do_1 2 32838 5764
/ 0
re_1 2 32838 5828
/ 1
3 net_14 ~ 2 31364 5204 0 0 ~
/ 1
3 net_17 ~ 2 31364 5698 0 0 ~
/ 1
3 net_16 ~ 2 31364 4710 0 0 ~
/ 1
3 net_15 ~ 2 31364 4216 0 0 ~
/ 1
3 net_23 ~ 2 31084 5204 0 0 ~
/ 1
3 net_25 ~ 2 31084 4710 0 0 ~
/ 1
3 net_24 ~ 2 31124 4184 0 0 ~
/ 1
3 net_26 ~ 2 31084 5698 0 0 ~
/ 1
3 net_9 ~ 2 32244 5204 0 0 ~
/ 1
3 net_2 ~ 2 32204 4710 0 0 ~
/ 1
3 net_1 ~ 2 32204 4216 0 0 ~
/ 1
3 net_8 ~ 2 32244 5698 0 0 ~
/ 1
3 net_0 ~ 2 32484 4918 0 0 ~
/ 1
3 net_3 ~ 2 32324 4918 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_7 bit4 0
clk 2 34918 4600
/ 0
rst 2 34918 5588
/ 0
addr1_1 2 36758 4314
/ 0
addr1_2 2 36758 4074
/ 0
we_com 2 34918 5126
/ 0
vss 2 35318 4951
/ 0
vdd 2 35318 5445
/ 0
we1 2 34918 5198
/ 0
we3 2 34918 4704
/ 0
we2 2 34918 4210
/ 0
we4 2 34918 5692
/ 0
di 2 34918 5062
/ 0
addr2_2 2 36758 4840
/ 0
addr2_1 2 36758 4600
/ 0
do_2 2 36758 5126
/ 0
re_2 2 36758 5302
/ 0
do_1 2 36758 5764
/ 0
re_1 2 36758 5828
/ 1
3 net_14 ~ 2 35284 5204 0 0 ~
/ 1
3 net_17 ~ 2 35284 5698 0 0 ~
/ 1
3 net_16 ~ 2 35284 4710 0 0 ~
/ 1
3 net_15 ~ 2 35284 4216 0 0 ~
/ 1
3 net_23 ~ 2 35004 5204 0 0 ~
/ 1
3 net_25 ~ 2 35004 4710 0 0 ~
/ 1
3 net_24 ~ 2 35044 4184 0 0 ~
/ 1
3 net_26 ~ 2 35004 5698 0 0 ~
/ 1
3 net_9 ~ 2 36164 5204 0 0 ~
/ 1
3 net_2 ~ 2 36124 4710 0 0 ~
/ 1
3 net_1 ~ 2 36124 4216 0 0 ~
/ 1
3 net_8 ~ 2 36164 5698 0 0 ~
/ 1
3 net_0 ~ 2 36404 4918 0 0 ~
/ 1
3 net_3 ~ 2 36244 4918 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_7 bit4 0
clk 2 23158 4600
/ 0
rst 2 23158 5588
/ 0
addr1_1 2 24998 4314
/ 0
addr1_2 2 24998 4074
/ 0
we_com 2 23158 5126
/ 0
vss 2 23558 4951
/ 0
vdd 2 23558 5445
/ 0
we1 2 23158 5198
/ 0
we3 2 23158 4704
/ 0
we2 2 23158 4210
/ 0
we4 2 23158 5692
/ 0
di 2 23158 5062
/ 0
addr2_2 2 24998 4840
/ 0
addr2_1 2 24998 4600
/ 0
do_2 2 24998 5126
/ 0
re_2 2 24998 5302
/ 0
do_1 2 24998 5764
/ 0
re_1 2 24998 5828
/ 1
3 net_14 ~ 2 23524 5204 0 0 ~
/ 1
3 net_17 ~ 2 23524 5698 0 0 ~
/ 1
3 net_16 ~ 2 23524 4710 0 0 ~
/ 1
3 net_15 ~ 2 23524 4216 0 0 ~
/ 1
3 net_23 ~ 2 23244 5204 0 0 ~
/ 1
3 net_25 ~ 2 23244 4710 0 0 ~
/ 1
3 net_24 ~ 2 23284 4184 0 0 ~
/ 1
3 net_26 ~ 2 23244 5698 0 0 ~
/ 1
3 net_9 ~ 2 24404 5204 0 0 ~
/ 1
3 net_2 ~ 2 24364 4710 0 0 ~
/ 1
3 net_1 ~ 2 24364 4216 0 0 ~
/ 1
3 net_8 ~ 2 24404 5698 0 0 ~
/ 1
3 net_0 ~ 2 24644 4918 0 0 ~
/ 1
3 net_3 ~ 2 24484 4918 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_7 bit4 0
clk 2 19238 4600
/ 0
rst 2 19238 5588
/ 0
addr1_1 2 21078 4314
/ 0
addr1_2 2 21078 4074
/ 0
we_com 2 19238 5126
/ 0
vss 2 19638 4951
/ 0
vdd 2 19638 5445
/ 0
we1 2 19238 5198
/ 0
we3 2 19238 4704
/ 0
we2 2 19238 4210
/ 0
we4 2 19238 5692
/ 0
di 2 19238 5062
/ 0
addr2_2 2 21078 4840
/ 0
addr2_1 2 21078 4600
/ 0
do_2 2 21078 5126
/ 0
re_2 2 21078 5302
/ 0
do_1 2 21078 5764
/ 0
re_1 2 21078 5828
/ 1
3 net_14 ~ 2 19604 5204 0 0 ~
/ 1
3 net_17 ~ 2 19604 5698 0 0 ~
/ 1
3 net_16 ~ 2 19604 4710 0 0 ~
/ 1
3 net_15 ~ 2 19604 4216 0 0 ~
/ 1
3 net_23 ~ 2 19324 5204 0 0 ~
/ 1
3 net_25 ~ 2 19324 4710 0 0 ~
/ 1
3 net_24 ~ 2 19364 4184 0 0 ~
/ 1
3 net_26 ~ 2 19324 5698 0 0 ~
/ 1
3 net_9 ~ 2 20484 5204 0 0 ~
/ 1
3 net_2 ~ 2 20444 4710 0 0 ~
/ 1
3 net_1 ~ 2 20444 4216 0 0 ~
/ 1
3 net_8 ~ 2 20484 5698 0 0 ~
/ 1
3 net_0 ~ 2 20724 4918 0 0 ~
/ 1
3 net_3 ~ 2 20564 4918 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_5 bit4 0
clk 2 27078 648
/ 0
rst 2 27078 1636
/ 0
addr1_1 2 28918 362
/ 0
addr1_2 2 28918 122
/ 0
we_com 2 27078 1174
/ 0
vss 2 27478 999
/ 0
vdd 2 27478 1493
/ 0
we1 2 27078 1246
/ 0
we3 2 27078 752
/ 0
we2 2 27078 258
/ 0
we4 2 27078 1740
/ 0
di 2 27078 1110
/ 0
addr2_2 2 28918 888
/ 0
addr2_1 2 28918 648
/ 0
do_2 2 28918 1174
/ 0
re_2 2 28918 1350
/ 0
do_1 2 28918 1812
/ 0
re_1 2 28918 1876
/ 1
3 net_14 ~ 2 27444 1252 0 0 ~
/ 1
3 net_17 ~ 2 27444 1746 0 0 ~
/ 1
3 net_16 ~ 2 27444 758 0 0 ~
/ 1
3 net_15 ~ 2 27444 264 0 0 ~
/ 1
3 net_23 ~ 2 27164 1252 0 0 ~
/ 1
3 net_25 ~ 2 27164 758 0 0 ~
/ 1
3 net_24 ~ 2 27204 232 0 0 ~
/ 1
3 net_26 ~ 2 27164 1746 0 0 ~
/ 1
3 net_9 ~ 2 28324 1252 0 0 ~
/ 1
3 net_2 ~ 2 28284 758 0 0 ~
/ 1
3 net_1 ~ 2 28284 264 0 0 ~
/ 1
3 net_8 ~ 2 28324 1746 0 0 ~
/ 1
3 net_0 ~ 2 28564 966 0 0 ~
/ 1
3 net_3 ~ 2 28404 966 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_5 bit4 0
clk 2 30998 648
/ 0
rst 2 30998 1636
/ 0
addr1_1 2 32838 362
/ 0
addr1_2 2 32838 122
/ 0
we_com 2 30998 1174
/ 0
vss 2 31398 999
/ 0
vdd 2 31398 1493
/ 0
we1 2 30998 1246
/ 0
we3 2 30998 752
/ 0
we2 2 30998 258
/ 0
we4 2 30998 1740
/ 0
di 2 30998 1110
/ 0
addr2_2 2 32838 888
/ 0
addr2_1 2 32838 648
/ 0
do_2 2 32838 1174
/ 0
re_2 2 32838 1350
/ 0
do_1 2 32838 1812
/ 0
re_1 2 32838 1876
/ 1
3 net_14 ~ 2 31364 1252 0 0 ~
/ 1
3 net_17 ~ 2 31364 1746 0 0 ~
/ 1
3 net_16 ~ 2 31364 758 0 0 ~
/ 1
3 net_15 ~ 2 31364 264 0 0 ~
/ 1
3 net_23 ~ 2 31084 1252 0 0 ~
/ 1
3 net_25 ~ 2 31084 758 0 0 ~
/ 1
3 net_24 ~ 2 31124 232 0 0 ~
/ 1
3 net_26 ~ 2 31084 1746 0 0 ~
/ 1
3 net_9 ~ 2 32244 1252 0 0 ~
/ 1
3 net_2 ~ 2 32204 758 0 0 ~
/ 1
3 net_1 ~ 2 32204 264 0 0 ~
/ 1
3 net_8 ~ 2 32244 1746 0 0 ~
/ 1
3 net_0 ~ 2 32484 966 0 0 ~
/ 1
3 net_3 ~ 2 32324 966 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_5 bit4 0
clk 2 34918 648
/ 0
rst 2 34918 1636
/ 0
addr1_1 2 36758 362
/ 0
addr1_2 2 36758 122
/ 0
we_com 2 34918 1174
/ 0
vss 2 35318 999
/ 0
vdd 2 35318 1493
/ 0
we1 2 34918 1246
/ 0
we3 2 34918 752
/ 0
we2 2 34918 258
/ 0
we4 2 34918 1740
/ 0
di 2 34918 1110
/ 0
addr2_2 2 36758 888
/ 0
addr2_1 2 36758 648
/ 0
do_2 2 36758 1174
/ 0
re_2 2 36758 1350
/ 0
do_1 2 36758 1812
/ 0
re_1 2 36758 1876
/ 1
3 net_14 ~ 2 35284 1252 0 0 ~
/ 1
3 net_17 ~ 2 35284 1746 0 0 ~
/ 1
3 net_16 ~ 2 35284 758 0 0 ~
/ 1
3 net_15 ~ 2 35284 264 0 0 ~
/ 1
3 net_23 ~ 2 35004 1252 0 0 ~
/ 1
3 net_25 ~ 2 35004 758 0 0 ~
/ 1
3 net_24 ~ 2 35044 232 0 0 ~
/ 1
3 net_26 ~ 2 35004 1746 0 0 ~
/ 1
3 net_9 ~ 2 36164 1252 0 0 ~
/ 1
3 net_2 ~ 2 36124 758 0 0 ~
/ 1
3 net_1 ~ 2 36124 264 0 0 ~
/ 1
3 net_8 ~ 2 36164 1746 0 0 ~
/ 1
3 net_0 ~ 2 36404 966 0 0 ~
/ 1
3 net_3 ~ 2 36244 966 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_5 bit4 0
clk 2 23158 648
/ 0
rst 2 23158 1636
/ 0
addr1_1 2 24998 362
/ 0
addr1_2 2 24998 122
/ 0
we_com 2 23158 1174
/ 0
vss 2 23558 999
/ 0
vdd 2 23558 1493
/ 0
we1 2 23158 1246
/ 0
we3 2 23158 752
/ 0
we2 2 23158 258
/ 0
we4 2 23158 1740
/ 0
di 2 23158 1110
/ 0
addr2_2 2 24998 888
/ 0
addr2_1 2 24998 648
/ 0
do_2 2 24998 1174
/ 0
re_2 2 24998 1350
/ 0
do_1 2 24998 1812
/ 0
re_1 2 24998 1876
/ 1
3 net_14 ~ 2 23524 1252 0 0 ~
/ 1
3 net_17 ~ 2 23524 1746 0 0 ~
/ 1
3 net_16 ~ 2 23524 758 0 0 ~
/ 1
3 net_15 ~ 2 23524 264 0 0 ~
/ 1
3 net_23 ~ 2 23244 1252 0 0 ~
/ 1
3 net_25 ~ 2 23244 758 0 0 ~
/ 1
3 net_24 ~ 2 23284 232 0 0 ~
/ 1
3 net_26 ~ 2 23244 1746 0 0 ~
/ 1
3 net_9 ~ 2 24404 1252 0 0 ~
/ 1
3 net_2 ~ 2 24364 758 0 0 ~
/ 1
3 net_1 ~ 2 24364 264 0 0 ~
/ 1
3 net_8 ~ 2 24404 1746 0 0 ~
/ 1
3 net_0 ~ 2 24644 966 0 0 ~
/ 1
3 net_3 ~ 2 24484 966 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_5 bit4 0
clk 2 19238 648
/ 0
rst 2 19238 1636
/ 0
addr1_1 2 21078 362
/ 0
addr1_2 2 21078 122
/ 0
we_com 2 19238 1174
/ 0
vss 2 19638 999
/ 0
vdd 2 19638 1493
/ 0
we1 2 19238 1246
/ 0
we3 2 19238 752
/ 0
we2 2 19238 258
/ 0
we4 2 19238 1740
/ 0
di 2 19238 1110
/ 0
addr2_2 2 21078 888
/ 0
addr2_1 2 21078 648
/ 0
do_2 2 21078 1174
/ 0
re_2 2 21078 1350
/ 0
do_1 2 21078 1812
/ 0
re_1 2 21078 1876
/ 1
3 net_14 ~ 2 19604 1252 0 0 ~
/ 1
3 net_17 ~ 2 19604 1746 0 0 ~
/ 1
3 net_16 ~ 2 19604 758 0 0 ~
/ 1
3 net_15 ~ 2 19604 264 0 0 ~
/ 1
3 net_23 ~ 2 19324 1252 0 0 ~
/ 1
3 net_25 ~ 2 19324 758 0 0 ~
/ 1
3 net_24 ~ 2 19364 232 0 0 ~
/ 1
3 net_26 ~ 2 19324 1746 0 0 ~
/ 1
3 net_9 ~ 2 20484 1252 0 0 ~
/ 1
3 net_2 ~ 2 20444 758 0 0 ~
/ 1
3 net_1 ~ 2 20444 264 0 0 ~
/ 1
3 net_8 ~ 2 20484 1746 0 0 ~
/ 1
3 net_0 ~ 2 20724 966 0 0 ~
/ 1
3 net_3 ~ 2 20564 966 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_2 bit4 0
clk 2 27078 2624
/ 0
rst 2 27078 3612
/ 0
addr1_1 2 28918 2338
/ 0
addr1_2 2 28918 2098
/ 0
we_com 2 27078 3150
/ 0
vss 2 27478 2975
/ 0
vdd 2 27478 3469
/ 0
we1 2 27078 3222
/ 0
we3 2 27078 2728
/ 0
we2 2 27078 2234
/ 0
we4 2 27078 3716
/ 0
di 2 27078 3086
/ 0
addr2_2 2 28918 2864
/ 0
addr2_1 2 28918 2624
/ 0
do_2 2 28918 3150
/ 0
re_2 2 28918 3326
/ 0
do_1 2 28918 3788
/ 0
re_1 2 28918 3852
/ 1
3 net_14 ~ 2 27444 3228 0 0 ~
/ 1
3 net_17 ~ 2 27444 3722 0 0 ~
/ 1
3 net_16 ~ 2 27444 2734 0 0 ~
/ 1
3 net_15 ~ 2 27444 2240 0 0 ~
/ 1
3 net_23 ~ 2 27164 3228 0 0 ~
/ 1
3 net_25 ~ 2 27164 2734 0 0 ~
/ 1
3 net_24 ~ 2 27204 2208 0 0 ~
/ 1
3 net_26 ~ 2 27164 3722 0 0 ~
/ 1
3 net_9 ~ 2 28324 3228 0 0 ~
/ 1
3 net_2 ~ 2 28284 2734 0 0 ~
/ 1
3 net_1 ~ 2 28284 2240 0 0 ~
/ 1
3 net_8 ~ 2 28324 3722 0 0 ~
/ 1
3 net_0 ~ 2 28564 2942 0 0 ~
/ 1
3 net_3 ~ 2 28404 2942 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_2 bit4 0
clk 2 30998 2624
/ 0
rst 2 30998 3612
/ 0
addr1_1 2 32838 2338
/ 0
addr1_2 2 32838 2098
/ 0
we_com 2 30998 3150
/ 0
vss 2 31398 2975
/ 0
vdd 2 31398 3469
/ 0
we1 2 30998 3222
/ 0
we3 2 30998 2728
/ 0
we2 2 30998 2234
/ 0
we4 2 30998 3716
/ 0
di 2 30998 3086
/ 0
addr2_2 2 32838 2864
/ 0
addr2_1 2 32838 2624
/ 0
do_2 2 32838 3150
/ 0
re_2 2 32838 3326
/ 0
do_1 2 32838 3788
/ 0
re_1 2 32838 3852
/ 1
3 net_14 ~ 2 31364 3228 0 0 ~
/ 1
3 net_17 ~ 2 31364 3722 0 0 ~
/ 1
3 net_16 ~ 2 31364 2734 0 0 ~
/ 1
3 net_15 ~ 2 31364 2240 0 0 ~
/ 1
3 net_23 ~ 2 31084 3228 0 0 ~
/ 1
3 net_25 ~ 2 31084 2734 0 0 ~
/ 1
3 net_24 ~ 2 31124 2208 0 0 ~
/ 1
3 net_26 ~ 2 31084 3722 0 0 ~
/ 1
3 net_9 ~ 2 32244 3228 0 0 ~
/ 1
3 net_2 ~ 2 32204 2734 0 0 ~
/ 1
3 net_1 ~ 2 32204 2240 0 0 ~
/ 1
3 net_8 ~ 2 32244 3722 0 0 ~
/ 1
3 net_0 ~ 2 32484 2942 0 0 ~
/ 1
3 net_3 ~ 2 32324 2942 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_2 bit4 0
clk 2 34918 2624
/ 0
rst 2 34918 3612
/ 0
addr1_1 2 36758 2338
/ 0
addr1_2 2 36758 2098
/ 0
we_com 2 34918 3150
/ 0
vss 2 35318 2975
/ 0
vdd 2 35318 3469
/ 0
we1 2 34918 3222
/ 0
we3 2 34918 2728
/ 0
we2 2 34918 2234
/ 0
we4 2 34918 3716
/ 0
di 2 34918 3086
/ 0
addr2_2 2 36758 2864
/ 0
addr2_1 2 36758 2624
/ 0
do_2 2 36758 3150
/ 0
re_2 2 36758 3326
/ 0
do_1 2 36758 3788
/ 0
re_1 2 36758 3852
/ 1
3 net_14 ~ 2 35284 3228 0 0 ~
/ 1
3 net_17 ~ 2 35284 3722 0 0 ~
/ 1
3 net_16 ~ 2 35284 2734 0 0 ~
/ 1
3 net_15 ~ 2 35284 2240 0 0 ~
/ 1
3 net_23 ~ 2 35004 3228 0 0 ~
/ 1
3 net_25 ~ 2 35004 2734 0 0 ~
/ 1
3 net_24 ~ 2 35044 2208 0 0 ~
/ 1
3 net_26 ~ 2 35004 3722 0 0 ~
/ 1
3 net_9 ~ 2 36164 3228 0 0 ~
/ 1
3 net_2 ~ 2 36124 2734 0 0 ~
/ 1
3 net_1 ~ 2 36124 2240 0 0 ~
/ 1
3 net_8 ~ 2 36164 3722 0 0 ~
/ 1
3 net_0 ~ 2 36404 2942 0 0 ~
/ 1
3 net_3 ~ 2 36244 2942 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_2 bit4 0
clk 2 23158 2624
/ 0
rst 2 23158 3612
/ 0
addr1_1 2 24998 2338
/ 0
addr1_2 2 24998 2098
/ 0
we_com 2 23158 3150
/ 0
vss 2 23558 2975
/ 0
vdd 2 23558 3469
/ 0
we1 2 23158 3222
/ 0
we3 2 23158 2728
/ 0
we2 2 23158 2234
/ 0
we4 2 23158 3716
/ 0
di 2 23158 3086
/ 0
addr2_2 2 24998 2864
/ 0
addr2_1 2 24998 2624
/ 0
do_2 2 24998 3150
/ 0
re_2 2 24998 3326
/ 0
do_1 2 24998 3788
/ 0
re_1 2 24998 3852
/ 1
3 net_14 ~ 2 23524 3228 0 0 ~
/ 1
3 net_17 ~ 2 23524 3722 0 0 ~
/ 1
3 net_16 ~ 2 23524 2734 0 0 ~
/ 1
3 net_15 ~ 2 23524 2240 0 0 ~
/ 1
3 net_23 ~ 2 23244 3228 0 0 ~
/ 1
3 net_25 ~ 2 23244 2734 0 0 ~
/ 1
3 net_24 ~ 2 23284 2208 0 0 ~
/ 1
3 net_26 ~ 2 23244 3722 0 0 ~
/ 1
3 net_9 ~ 2 24404 3228 0 0 ~
/ 1
3 net_2 ~ 2 24364 2734 0 0 ~
/ 1
3 net_1 ~ 2 24364 2240 0 0 ~
/ 1
3 net_8 ~ 2 24404 3722 0 0 ~
/ 1
3 net_0 ~ 2 24644 2942 0 0 ~
/ 1
3 net_3 ~ 2 24484 2942 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_2 bit4 0
clk 2 19238 2624
/ 0
rst 2 19238 3612
/ 0
addr1_1 2 21078 2338
/ 0
addr1_2 2 21078 2098
/ 0
we_com 2 19238 3150
/ 0
vss 2 19638 2975
/ 0
vdd 2 19638 3469
/ 0
we1 2 19238 3222
/ 0
we3 2 19238 2728
/ 0
we2 2 19238 2234
/ 0
we4 2 19238 3716
/ 0
di 2 19238 3086
/ 0
addr2_2 2 21078 2864
/ 0
addr2_1 2 21078 2624
/ 0
do_2 2 21078 3150
/ 0
re_2 2 21078 3326
/ 0
do_1 2 21078 3788
/ 0
re_1 2 21078 3852
/ 1
3 net_14 ~ 2 19604 3228 0 0 ~
/ 1
3 net_17 ~ 2 19604 3722 0 0 ~
/ 1
3 net_16 ~ 2 19604 2734 0 0 ~
/ 1
3 net_15 ~ 2 19604 2240 0 0 ~
/ 1
3 net_23 ~ 2 19324 3228 0 0 ~
/ 1
3 net_25 ~ 2 19324 2734 0 0 ~
/ 1
3 net_24 ~ 2 19364 2208 0 0 ~
/ 1
3 net_26 ~ 2 19324 3722 0 0 ~
/ 1
3 net_9 ~ 2 20484 3228 0 0 ~
/ 1
3 net_2 ~ 2 20444 2734 0 0 ~
/ 1
3 net_1 ~ 2 20444 2240 0 0 ~
/ 1
3 net_8 ~ 2 20484 3722 0 0 ~
/ 1
3 net_0 ~ 2 20724 2942 0 0 ~
/ 1
3 net_3 ~ 2 20564 2942 0 0 ~
_I0/chip/video_ram/tower_mod_3/dec8_re_1 dec8 0
s_2_0_0 2 30598 8234
/ 0
vss 2 29118 7915
/ 0
vdd 2 29118 8409
/ 0
do_7_0_3 2 30598 8058
/ 0
do_7_0_2 2 30598 8090
/ 0
do_7_0_1 2 28798 8090
/ 0
do_7_0_6 3 29198 7954
/ 0
do_7_0_5 3 29718 7954
/ 0
do_7_0_4 3 29598 7954
/ 0
do_7_0_0 3 28998 7954
/ 0
s_2_0_1 3 29758 8370
/ 0
s_2_0_2 3 30238 8370
/ 0
do_7_0_7 3 29318 7954
/ 1
3 n22 ~ 2 30324 8136 0 0 ~
/ 1
3 n21 ~ 2 30124 8168 0 0 ~
/ 1
3 n20 ~ 2 29044 8168 0 0 ~
/ 1
3 n18 ~ 2 29924 8136 0 0 ~
/ 1
3 n16 ~ 2 29884 8136 0 0 ~
/ 1
3 n15 ~ 2 29364 8136 0 0 ~
/ 1
3 n19 ~ 2 28964 8168 0 0 ~
/ 1
3 n17 ~ 2 29484 8136 0 0 ~
_I0/chip/video_ram/tower_mod_4/dec8_re_1 dec8 0
s_2_0_0 2 34518 8234
/ 0
vss 2 33038 7915
/ 0
vdd 2 33038 8409
/ 0
do_7_0_3 2 34518 8058
/ 0
do_7_0_2 2 34518 8090
/ 0
do_7_0_1 2 32718 8090
/ 0
do_7_0_6 3 33118 7954
/ 0
do_7_0_5 3 33638 7954
/ 0
do_7_0_4 3 33518 7954
/ 0
do_7_0_0 3 32918 7954
/ 0
s_2_0_1 3 33678 8370
/ 0
s_2_0_2 3 34158 8370
/ 0
do_7_0_7 3 33238 7954
/ 1
3 n22 ~ 2 34244 8136 0 0 ~
/ 1
3 n21 ~ 2 34044 8168 0 0 ~
/ 1
3 n20 ~ 2 32964 8168 0 0 ~
/ 1
3 n18 ~ 2 33844 8136 0 0 ~
/ 1
3 n16 ~ 2 33804 8136 0 0 ~
/ 1
3 n15 ~ 2 33284 8136 0 0 ~
/ 1
3 n19 ~ 2 32884 8168 0 0 ~
/ 1
3 n17 ~ 2 33404 8136 0 0 ~
_I0/chip/video_ram/tower_mod_1/dec8_re_1 dec8 0
s_2_0_0 2 38438 8234
/ 0
vss 2 36958 7915
/ 0
vdd 2 36958 8409
/ 0
do_7_0_3 2 38438 8058
/ 0
do_7_0_2 2 38438 8090
/ 0
do_7_0_1 2 36638 8090
/ 0
do_7_0_6 3 37038 7954
/ 0
do_7_0_5 3 37558 7954
/ 0
do_7_0_4 3 37438 7954
/ 0
do_7_0_0 3 36838 7954
/ 0
s_2_0_1 3 37598 8370
/ 0
s_2_0_2 3 38078 8370
/ 0
do_7_0_7 3 37158 7954
/ 1
3 n22 ~ 2 38164 8136 0 0 ~
/ 1
3 n21 ~ 2 37964 8168 0 0 ~
/ 1
3 n20 ~ 2 36884 8168 0 0 ~
/ 1
3 n18 ~ 2 37764 8136 0 0 ~
/ 1
3 n16 ~ 2 37724 8136 0 0 ~
/ 1
3 n15 ~ 2 37204 8136 0 0 ~
/ 1
3 n19 ~ 2 36804 8168 0 0 ~
/ 1
3 n17 ~ 2 37324 8136 0 0 ~
_I0/chip/video_ram/tower_mod_2/dec8_re_1 dec8 0
s_2_0_0 2 26678 8234
/ 0
vss 2 25198 7915
/ 0
vdd 2 25198 8409
/ 0
do_7_0_3 2 26678 8058
/ 0
do_7_0_2 2 26678 8090
/ 0
do_7_0_1 2 24878 8090
/ 0
do_7_0_6 3 25278 7954
/ 0
do_7_0_5 3 25798 7954
/ 0
do_7_0_4 3 25678 7954
/ 0
do_7_0_0 3 25078 7954
/ 0
s_2_0_1 3 25838 8370
/ 0
s_2_0_2 3 26318 8370
/ 0
do_7_0_7 3 25398 7954
/ 1
3 n22 ~ 2 26404 8136 0 0 ~
/ 1
3 n21 ~ 2 26204 8168 0 0 ~
/ 1
3 n20 ~ 2 25124 8168 0 0 ~
/ 1
3 n18 ~ 2 26004 8136 0 0 ~
/ 1
3 n16 ~ 2 25964 8136 0 0 ~
/ 1
3 n15 ~ 2 25444 8136 0 0 ~
/ 1
3 n19 ~ 2 25044 8168 0 0 ~
/ 1
3 n17 ~ 2 25564 8136 0 0 ~
_I0/chip/video_ram/tower_mod_0/dec8_re_1 dec8 0
s_2_0_0 2 22758 8234
/ 0
vss 2 21278 7915
/ 0
vdd 2 21278 8409
/ 0
do_7_0_3 2 22758 8058
/ 0
do_7_0_2 2 22758 8090
/ 0
do_7_0_1 2 20958 8090
/ 0
do_7_0_6 3 21358 7954
/ 0
do_7_0_5 3 21878 7954
/ 0
do_7_0_4 3 21758 7954
/ 0
do_7_0_0 3 21158 7954
/ 0
s_2_0_1 3 21918 8370
/ 0
s_2_0_2 3 22398 8370
/ 0
do_7_0_7 3 21478 7954
/ 1
3 n22 ~ 2 22484 8136 0 0 ~
/ 1
3 n21 ~ 2 22284 8168 0 0 ~
/ 1
3 n20 ~ 2 21204 8168 0 0 ~
/ 1
3 n18 ~ 2 22084 8136 0 0 ~
/ 1
3 n16 ~ 2 22044 8136 0 0 ~
/ 1
3 n15 ~ 2 21524 8136 0 0 ~
/ 1
3 n19 ~ 2 21124 8168 0 0 ~
/ 1
3 n17 ~ 2 21644 8136 0 0 ~
_I0/chip/video_ram/tower_mod_3/dec8_re_2 dec8 0
s_2_0_0 2 30598 9222
/ 0
vss 2 29118 8903
/ 0
vdd 2 29118 9397
/ 0
do_7_0_3 2 30598 9046
/ 0
do_7_0_2 2 30598 9078
/ 0
do_7_0_1 2 28798 9078
/ 0
do_7_0_6 3 29198 8942
/ 0
do_7_0_5 3 29718 8942
/ 0
do_7_0_4 3 29598 8942
/ 0
do_7_0_0 3 28998 8942
/ 0
s_2_0_1 3 29758 9358
/ 0
s_2_0_2 3 30238 9358
/ 0
do_7_0_7 3 29318 8942
/ 1
3 n22 ~ 2 30324 9124 0 0 ~
/ 1
3 n21 ~ 2 30124 9156 0 0 ~
/ 1
3 n20 ~ 2 29044 9156 0 0 ~
/ 1
3 n18 ~ 2 29924 9124 0 0 ~
/ 1
3 n16 ~ 2 29884 9124 0 0 ~
/ 1
3 n15 ~ 2 29364 9124 0 0 ~
/ 1
3 n19 ~ 2 28964 9156 0 0 ~
/ 1
3 n17 ~ 2 29484 9124 0 0 ~
_I0/chip/video_ram/tower_mod_4/dec8_re_2 dec8 0
s_2_0_0 2 34518 9222
/ 0
vss 2 33038 8903
/ 0
vdd 2 33038 9397
/ 0
do_7_0_3 2 34518 9046
/ 0
do_7_0_2 2 34518 9078
/ 0
do_7_0_1 2 32718 9078
/ 0
do_7_0_6 3 33118 8942
/ 0
do_7_0_5 3 33638 8942
/ 0
do_7_0_4 3 33518 8942
/ 0
do_7_0_0 3 32918 8942
/ 0
s_2_0_1 3 33678 9358
/ 0
s_2_0_2 3 34158 9358
/ 0
do_7_0_7 3 33238 8942
/ 1
3 n22 ~ 2 34244 9124 0 0 ~
/ 1
3 n21 ~ 2 34044 9156 0 0 ~
/ 1
3 n20 ~ 2 32964 9156 0 0 ~
/ 1
3 n18 ~ 2 33844 9124 0 0 ~
/ 1
3 n16 ~ 2 33804 9124 0 0 ~
/ 1
3 n15 ~ 2 33284 9124 0 0 ~
/ 1
3 n19 ~ 2 32884 9156 0 0 ~
/ 1
3 n17 ~ 2 33404 9124 0 0 ~
_I0/chip/video_ram/tower_mod_1/dec8_re_2 dec8 0
s_2_0_0 2 38438 9222
/ 0
vss 2 36958 8903
/ 0
vdd 2 36958 9397
/ 0
do_7_0_3 2 38438 9046
/ 0
do_7_0_2 2 38438 9078
/ 0
do_7_0_1 2 36638 9078
/ 0
do_7_0_6 3 37038 8942
/ 0
do_7_0_5 3 37558 8942
/ 0
do_7_0_4 3 37438 8942
/ 0
do_7_0_0 3 36838 8942
/ 0
s_2_0_1 3 37598 9358
/ 0
s_2_0_2 3 38078 9358
/ 0
do_7_0_7 3 37158 8942
/ 1
3 n22 ~ 2 38164 9124 0 0 ~
/ 1
3 n21 ~ 2 37964 9156 0 0 ~
/ 1
3 n20 ~ 2 36884 9156 0 0 ~
/ 1
3 n18 ~ 2 37764 9124 0 0 ~
/ 1
3 n16 ~ 2 37724 9124 0 0 ~
/ 1
3 n15 ~ 2 37204 9124 0 0 ~
/ 1
3 n19 ~ 2 36804 9156 0 0 ~
/ 1
3 n17 ~ 2 37324 9124 0 0 ~
_I0/chip/video_ram/tower_mod_2/dec8_re_2 dec8 0
s_2_0_0 2 26678 9222
/ 0
vss 2 25198 8903
/ 0
vdd 2 25198 9397
/ 0
do_7_0_3 2 26678 9046
/ 0
do_7_0_2 2 26678 9078
/ 0
do_7_0_1 2 24878 9078
/ 0
do_7_0_6 3 25278 8942
/ 0
do_7_0_5 3 25798 8942
/ 0
do_7_0_4 3 25678 8942
/ 0
do_7_0_0 3 25078 8942
/ 0
s_2_0_1 3 25838 9358
/ 0
s_2_0_2 3 26318 9358
/ 0
do_7_0_7 3 25398 8942
/ 1
3 n22 ~ 2 26404 9124 0 0 ~
/ 1
3 n21 ~ 2 26204 9156 0 0 ~
/ 1
3 n20 ~ 2 25124 9156 0 0 ~
/ 1
3 n18 ~ 2 26004 9124 0 0 ~
/ 1
3 n16 ~ 2 25964 9124 0 0 ~
/ 1
3 n15 ~ 2 25444 9124 0 0 ~
/ 1
3 n19 ~ 2 25044 9156 0 0 ~
/ 1
3 n17 ~ 2 25564 9124 0 0 ~
_I0/chip/video_ram/tower_mod_0/dec8_re_2 dec8 0
s_2_0_0 2 22758 9222
/ 0
vss 2 21278 8903
/ 0
vdd 2 21278 9397
/ 0
do_7_0_3 2 22758 9046
/ 0
do_7_0_2 2 22758 9078
/ 0
do_7_0_1 2 20958 9078
/ 0
do_7_0_6 3 21358 8942
/ 0
do_7_0_5 3 21878 8942
/ 0
do_7_0_4 3 21758 8942
/ 0
do_7_0_0 3 21158 8942
/ 0
s_2_0_1 3 21918 9358
/ 0
s_2_0_2 3 22398 9358
/ 0
do_7_0_7 3 21478 8942
/ 1
3 n22 ~ 2 22484 9124 0 0 ~
/ 1
3 n21 ~ 2 22284 9156 0 0 ~
/ 1
3 n20 ~ 2 21204 9156 0 0 ~
/ 1
3 n18 ~ 2 22084 9124 0 0 ~
/ 1
3 n16 ~ 2 22044 9124 0 0 ~
/ 1
3 n15 ~ 2 21524 9124 0 0 ~
/ 1
3 n19 ~ 2 21124 9156 0 0 ~
/ 1
3 n17 ~ 2 21644 9124 0 0 ~
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i demux4_inv 0
di 2 27638 9078
/ 0
s_1_0_1 2 28398 9286
/ 0
do_3_0_3 2 28398 9078
/ 0
vss 2 28278 8903
/ 0
vdd 2 28278 9397
/ 0
do_3_0_2 2 27638 9190
/ 0
s_1_0_0 3 28158 8942
/ 0
do_3_0_1 3 28158 9358
/ 0
do_3_0_0 3 27998 9358
/ 1
3 n4 ~ 2 27924 9124 0 0 ~
/ 1
3 n3 ~ 2 27884 9124 0 0 ~
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i demux4_inv 0
di 2 31558 9078
/ 0
s_1_0_1 2 32318 9286
/ 0
do_3_0_3 2 32318 9078
/ 0
vss 2 32198 8903
/ 0
vdd 2 32198 9397
/ 0
do_3_0_2 2 31558 9190
/ 0
s_1_0_0 3 32078 8942
/ 0
do_3_0_1 3 32078 9358
/ 0
do_3_0_0 3 31918 9358
/ 1
3 n4 ~ 2 31844 9124 0 0 ~
/ 1
3 n3 ~ 2 31804 9124 0 0 ~
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i demux4_inv 0
di 2 35478 9078
/ 0
s_1_0_1 2 36238 9286
/ 0
do_3_0_3 2 36238 9078
/ 0
vss 2 36118 8903
/ 0
vdd 2 36118 9397
/ 0
do_3_0_2 2 35478 9190
/ 0
s_1_0_0 3 35998 8942
/ 0
do_3_0_1 3 35998 9358
/ 0
do_3_0_0 3 35838 9358
/ 1
3 n4 ~ 2 35764 9124 0 0 ~
/ 1
3 n3 ~ 2 35724 9124 0 0 ~
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i demux4_inv 0
di 2 23718 9078
/ 0
s_1_0_1 2 24478 9286
/ 0
do_3_0_3 2 24478 9078
/ 0
vss 2 24358 8903
/ 0
vdd 2 24358 9397
/ 0
do_3_0_2 2 23718 9190
/ 0
s_1_0_0 3 24238 8942
/ 0
do_3_0_1 3 24238 9358
/ 0
do_3_0_0 3 24078 9358
/ 1
3 n4 ~ 2 24004 9124 0 0 ~
/ 1
3 n3 ~ 2 23964 9124 0 0 ~
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i demux4_inv 0
di 2 19798 9078
/ 0
s_1_0_1 2 20558 9286
/ 0
do_3_0_3 2 20558 9078
/ 0
vss 2 20438 8903
/ 0
vdd 2 20438 9397
/ 0
do_3_0_2 2 19798 9190
/ 0
s_1_0_0 3 20318 8942
/ 0
do_3_0_1 3 20318 9358
/ 0
do_3_0_0 3 20158 9358
/ 1
3 n4 ~ 2 20084 9124 0 0 ~
/ 1
3 n3 ~ 2 20044 9124 0 0 ~
_I0/chip/video_ram/tower_mod_3 sr_tower 0
do2 2 30958 5126
/ 0
addr1_4_0_0 2 30958 2338
/ 0
addr1_4_0_1 2 30958 5620
/ 0
addr2_4_0_0 2 30958 2624
/ 0
addr2_4_0_1 2 30958 2864
/ 0
clk 2 27078 648
/ 0
rst 2 27078 1636
/ 0
di 2 27078 1110
/ 0
do1 2 30958 7740
/ 0
vss 2 29438 4951
/ 0
vdd 2 29438 5445
/ 0
addr1_4_0_4 2 27078 8760
/ 0
addr1_4_0_3 2 27078 8090
/ 0
addr1_4_0_2 2 30958 8234
/ 0
we 3 28038 9358
/ 0
addr2_4_0_4 3 30238 9358
/ 0
addr2_4_0_3 3 29758 9358
/ 0
addr2_4_0_2 3 30398 9358
/ 1
3 re_1_6_port ~ 3 29204 7960 0 0 ~
/ 1
3 re_1_3_port ~ 2 28924 7810 0 0 ~
/ 1
3 we_com_3_port ~ 2 27084 7108 0 0 ~
/ 1
3 re_1_7_port ~ 3 29324 7960 0 0 ~
/ 1
3 we_com_6_port ~ 2 27164 8208 0 0 ~
/ 1
3 re_2_6_port ~ 2 30884 7284 0 0 ~
/ 1
3 re_2_3_port ~ 2 30604 9052 0 0 ~
/ 1
3 we_com_0_port ~ 2 29044 5132 0 0 ~
/ 1
3 re_1_0_port ~ 3 29004 7960 0 0 ~
/ 1
3 re_2_7_port ~ 2 28924 5308 0 0 ~
/ 1
3 we_com_7_port ~ 2 27084 5132 0 0 ~
/ 1
3 re_2_0_port ~ 3 29004 8948 0 0 ~
/ 1
3 re_1_2_port ~ 2 30604 8096 0 0 ~
/ 1
3 re_1_1_port ~ 2 28804 8096 0 0 ~
/ 1
3 we_com_2_port ~ 3 27564 8870 0 0 ~
/ 1
3 we_com_1_port ~ 3 27844 8870 0 0 ~
/ 1
3 re_1_5_port ~ 3 29724 7960 0 0 ~
/ 1
3 we_com_5_port ~ 2 27164 8240 0 0 ~
/ 1
3 re_1_4_port ~ 3 29604 7960 0 0 ~
/ 1
3 re_2_2_port ~ 2 28924 3332 0 0 ~
/ 1
3 re_2_1_port ~ 2 30884 3332 0 0 ~
/ 1
3 re_2_5_port ~ 2 28924 1356 0 0 ~
/ 1
3 re_2_4_port ~ 2 30884 1356 0 0 ~
/ 1
3 we_i_3_port ~ 2 29044 5698 0 0 ~
/ 1
3 we_com_4_port ~ 2 27164 8622 0 0 ~
/ 1
3 we_i_0_port ~ 2 27084 5204 0 0 ~
/ 1
3 we_i_2_port ~ 2 27084 4710 0 0 ~
/ 1
3 we_i_1_port ~ 2 27084 4216 0 0 ~
_I0/chip/video_ram/tower_mod_4 sr_tower 0
do2 2 34878 5126
/ 0
addr1_4_0_0 2 34878 2338
/ 0
addr1_4_0_1 2 34878 5620
/ 0
addr2_4_0_0 2 34878 2624
/ 0
addr2_4_0_1 2 34878 2864
/ 0
clk 2 30998 648
/ 0
rst 2 30998 1636
/ 0
di 2 30998 1110
/ 0
do1 2 34878 7740
/ 0
vss 2 33358 4951
/ 0
vdd 2 33358 5445
/ 0
addr1_4_0_4 2 30998 8760
/ 0
addr1_4_0_3 2 30998 8090
/ 0
addr1_4_0_2 2 34878 8234
/ 0
we 3 31958 9358
/ 0
addr2_4_0_4 3 34158 9358
/ 0
addr2_4_0_3 3 33678 9358
/ 0
addr2_4_0_2 3 34318 9358
/ 1
3 re_1_6_port ~ 3 33124 7960 0 0 ~
/ 1
3 re_1_3_port ~ 2 32844 7810 0 0 ~
/ 1
3 we_com_3_port ~ 2 31004 7108 0 0 ~
/ 1
3 re_1_7_port ~ 3 33244 7960 0 0 ~
/ 1
3 we_com_6_port ~ 2 31084 8208 0 0 ~
/ 1
3 re_2_6_port ~ 2 34804 7284 0 0 ~
/ 1
3 re_2_3_port ~ 2 34524 9052 0 0 ~
/ 1
3 we_com_0_port ~ 2 32964 5132 0 0 ~
/ 1
3 re_1_0_port ~ 3 32924 7960 0 0 ~
/ 1
3 re_2_7_port ~ 2 32844 5308 0 0 ~
/ 1
3 we_com_7_port ~ 2 31004 5132 0 0 ~
/ 1
3 re_2_0_port ~ 3 32924 8948 0 0 ~
/ 1
3 re_1_2_port ~ 2 34524 8096 0 0 ~
/ 1
3 re_1_1_port ~ 2 32724 8096 0 0 ~
/ 1
3 we_com_2_port ~ 3 31484 8870 0 0 ~
/ 1
3 we_com_1_port ~ 3 31764 8870 0 0 ~
/ 1
3 re_1_5_port ~ 3 33644 7960 0 0 ~
/ 1
3 we_com_5_port ~ 2 31084 8240 0 0 ~
/ 1
3 re_1_4_port ~ 3 33524 7960 0 0 ~
/ 1
3 re_2_2_port ~ 2 32844 3332 0 0 ~
/ 1
3 re_2_1_port ~ 2 34804 3332 0 0 ~
/ 1
3 re_2_5_port ~ 2 32844 1356 0 0 ~
/ 1
3 re_2_4_port ~ 2 34804 1356 0 0 ~
/ 1
3 we_i_3_port ~ 2 32964 5698 0 0 ~
/ 1
3 we_com_4_port ~ 2 31084 8622 0 0 ~
/ 1
3 we_i_0_port ~ 2 31004 5204 0 0 ~
/ 1
3 we_i_2_port ~ 2 31004 4710 0 0 ~
/ 1
3 we_i_1_port ~ 2 31004 4216 0 0 ~
_I0/chip/video_ram/tower_mod_1 sr_tower 0
do2 2 38798 5126
/ 0
addr1_4_0_0 2 38798 2338
/ 0
addr1_4_0_1 2 38798 5620
/ 0
addr2_4_0_0 2 38798 2624
/ 0
addr2_4_0_1 2 38798 2864
/ 0
clk 2 34918 648
/ 0
rst 2 34918 1636
/ 0
di 2 34918 1110
/ 0
do1 2 38798 7740
/ 0
vss 2 37278 4951
/ 0
vdd 2 37278 5445
/ 0
addr1_4_0_4 2 34918 8760
/ 0
addr1_4_0_3 2 34918 8090
/ 0
addr1_4_0_2 2 38798 8234
/ 0
we 3 35878 9358
/ 0
addr2_4_0_4 3 38078 9358
/ 0
addr2_4_0_3 3 37598 9358
/ 0
addr2_4_0_2 3 38238 9358
/ 1
3 re_1_6_port ~ 3 37044 7960 0 0 ~
/ 1
3 re_1_3_port ~ 2 36764 7810 0 0 ~
/ 1
3 we_com_3_port ~ 2 34924 7108 0 0 ~
/ 1
3 re_1_7_port ~ 3 37164 7960 0 0 ~
/ 1
3 we_com_6_port ~ 2 35004 8208 0 0 ~
/ 1
3 re_2_6_port ~ 2 38724 7284 0 0 ~
/ 1
3 re_2_3_port ~ 2 38444 9052 0 0 ~
/ 1
3 we_com_0_port ~ 2 36884 5132 0 0 ~
/ 1
3 re_1_0_port ~ 3 36844 7960 0 0 ~
/ 1
3 re_2_7_port ~ 2 36764 5308 0 0 ~
/ 1
3 we_com_7_port ~ 2 34924 5132 0 0 ~
/ 1
3 re_2_0_port ~ 3 36844 8948 0 0 ~
/ 1
3 re_1_2_port ~ 2 38444 8096 0 0 ~
/ 1
3 re_1_1_port ~ 2 36644 8096 0 0 ~
/ 1
3 we_com_2_port ~ 3 35404 8870 0 0 ~
/ 1
3 we_com_1_port ~ 3 35684 8870 0 0 ~
/ 1
3 re_1_5_port ~ 3 37564 7960 0 0 ~
/ 1
3 we_com_5_port ~ 2 35004 8240 0 0 ~
/ 1
3 re_1_4_port ~ 3 37444 7960 0 0 ~
/ 1
3 re_2_2_port ~ 2 36764 3332 0 0 ~
/ 1
3 re_2_1_port ~ 2 38724 3332 0 0 ~
/ 1
3 re_2_5_port ~ 2 36764 1356 0 0 ~
/ 1
3 re_2_4_port ~ 2 38724 1356 0 0 ~
/ 1
3 we_i_3_port ~ 2 36884 5698 0 0 ~
/ 1
3 we_com_4_port ~ 2 35004 8622 0 0 ~
/ 1
3 we_i_0_port ~ 2 34924 5204 0 0 ~
/ 1
3 we_i_2_port ~ 2 34924 4710 0 0 ~
/ 1
3 we_i_1_port ~ 2 34924 4216 0 0 ~
_I0/chip/video_ram/tower_mod_2 sr_tower 0
do2 2 27038 5126
/ 0
addr1_4_0_0 2 27038 2338
/ 0
addr1_4_0_1 2 27038 5620
/ 0
addr2_4_0_0 2 27038 2624
/ 0
addr2_4_0_1 2 27038 2864
/ 0
clk 2 23158 648
/ 0
rst 2 23158 1636
/ 0
di 2 23158 1110
/ 0
do1 2 27038 7740
/ 0
vss 2 25518 4951
/ 0
vdd 2 25518 5445
/ 0
addr1_4_0_4 2 23158 8760
/ 0
addr1_4_0_3 2 23158 8090
/ 0
addr1_4_0_2 2 27038 8234
/ 0
we 3 24118 9358
/ 0
addr2_4_0_4 3 26318 9358
/ 0
addr2_4_0_3 3 25838 9358
/ 0
addr2_4_0_2 3 26478 9358
/ 1
3 re_1_6_port ~ 3 25284 7960 0 0 ~
/ 1
3 re_1_3_port ~ 2 25004 7810 0 0 ~
/ 1
3 we_com_3_port ~ 2 23164 7108 0 0 ~
/ 1
3 re_1_7_port ~ 3 25404 7960 0 0 ~
/ 1
3 we_com_6_port ~ 2 23244 8208 0 0 ~
/ 1
3 re_2_6_port ~ 2 26964 7284 0 0 ~
/ 1
3 re_2_3_port ~ 2 26684 9052 0 0 ~
/ 1
3 we_com_0_port ~ 2 25124 5132 0 0 ~
/ 1
3 re_1_0_port ~ 3 25084 7960 0 0 ~
/ 1
3 re_2_7_port ~ 2 25004 5308 0 0 ~
/ 1
3 we_com_7_port ~ 2 23164 5132 0 0 ~
/ 1
3 re_2_0_port ~ 3 25084 8948 0 0 ~
/ 1
3 re_1_2_port ~ 2 26684 8096 0 0 ~
/ 1
3 re_1_1_port ~ 2 24884 8096 0 0 ~
/ 1
3 we_com_2_port ~ 3 23644 8870 0 0 ~
/ 1
3 we_com_1_port ~ 3 23924 8870 0 0 ~
/ 1
3 re_1_5_port ~ 3 25804 7960 0 0 ~
/ 1
3 we_com_5_port ~ 2 23244 8240 0 0 ~
/ 1
3 re_1_4_port ~ 3 25684 7960 0 0 ~
/ 1
3 re_2_2_port ~ 2 25004 3332 0 0 ~
/ 1
3 re_2_1_port ~ 2 26964 3332 0 0 ~
/ 1
3 re_2_5_port ~ 2 25004 1356 0 0 ~
/ 1
3 re_2_4_port ~ 2 26964 1356 0 0 ~
/ 1
3 we_i_3_port ~ 2 25124 5698 0 0 ~
/ 1
3 we_com_4_port ~ 2 23244 8622 0 0 ~
/ 1
3 we_i_0_port ~ 2 23164 5204 0 0 ~
/ 1
3 we_i_2_port ~ 2 23164 4710 0 0 ~
/ 1
3 we_i_1_port ~ 2 23164 4216 0 0 ~
_I0/chip/video_ram/tower_mod_0 sr_tower 0
do2 2 23118 5126
/ 0
addr1_4_0_0 2 23118 2338
/ 0
addr1_4_0_1 2 23118 5620
/ 0
addr2_4_0_0 2 23118 2624
/ 0
addr2_4_0_1 2 23118 2864
/ 0
clk 2 19238 648
/ 0
rst 2 19238 1636
/ 0
di 2 19238 1110
/ 0
do1 2 23118 7740
/ 0
vss 2 21598 4951
/ 0
vdd 2 21598 5445
/ 0
addr1_4_0_4 2 19238 8760
/ 0
addr1_4_0_3 2 19238 8090
/ 0
addr1_4_0_2 2 23118 8234
/ 0
we 3 20198 9358
/ 0
addr2_4_0_4 3 22398 9358
/ 0
addr2_4_0_3 3 21918 9358
/ 0
addr2_4_0_2 3 22558 9358
/ 1
3 re_1_6_port ~ 3 21364 7960 0 0 ~
/ 1
3 re_1_3_port ~ 2 21084 7810 0 0 ~
/ 1
3 we_com_3_port ~ 2 19244 7108 0 0 ~
/ 1
3 re_1_7_port ~ 3 21484 7960 0 0 ~
/ 1
3 we_com_6_port ~ 2 19324 8208 0 0 ~
/ 1
3 re_2_6_port ~ 2 23044 7284 0 0 ~
/ 1
3 re_2_3_port ~ 2 22764 9052 0 0 ~
/ 1
3 we_com_0_port ~ 2 21204 5132 0 0 ~
/ 1
3 re_1_0_port ~ 3 21164 7960 0 0 ~
/ 1
3 re_2_7_port ~ 2 21084 5308 0 0 ~
/ 1
3 we_com_7_port ~ 2 19244 5132 0 0 ~
/ 1
3 re_2_0_port ~ 3 21164 8948 0 0 ~
/ 1
3 re_1_2_port ~ 2 22764 8096 0 0 ~
/ 1
3 re_1_1_port ~ 2 20964 8096 0 0 ~
/ 1
3 we_com_2_port ~ 3 19724 8870 0 0 ~
/ 1
3 we_com_1_port ~ 3 20004 8870 0 0 ~
/ 1
3 re_1_5_port ~ 3 21884 7960 0 0 ~
/ 1
3 we_com_5_port ~ 2 19324 8240 0 0 ~
/ 1
3 re_1_4_port ~ 3 21764 7960 0 0 ~
/ 1
3 re_2_2_port ~ 2 21084 3332 0 0 ~
/ 1
3 re_2_1_port ~ 2 23044 3332 0 0 ~
/ 1
3 re_2_5_port ~ 2 21084 1356 0 0 ~
/ 1
3 re_2_4_port ~ 2 23044 1356 0 0 ~
/ 1
3 we_i_3_port ~ 2 21204 5698 0 0 ~
/ 1
3 we_com_4_port ~ 2 19324 8622 0 0 ~
/ 1
3 we_i_0_port ~ 2 19244 5204 0 0 ~
/ 1
3 we_i_2_port ~ 2 19244 4710 0 0 ~
/ 1
3 we_i_1_port ~ 2 19244 4216 0 0 ~
_I0/chip/video_ram sr_if 0
clk 2 19238 648
/ 0
rst 2 19238 1636
/ 0
di 2 19238 1110
/ 0
addr1_7_0_4 2 19238 8760
/ 0
addr1_7_0_3 2 19238 8090
/ 0
addr1_7_0_2 2 38798 8234
/ 0
addr1_7_0_1 2 38798 5620
/ 0
addr1_7_0_0 2 38798 2338
/ 0
addr2_7_0_4 2 38798 9540
/ 0
addr2_7_0_2 2 38798 9222
/ 0
addr2_7_0_1 2 38798 2864
/ 0
addr2_7_0_0 2 38798 2624
/ 0
vss 2 21598 4951
/ 0
vdd 2 21598 5445
/ 0
addr2_7_0_3 3 37598 10346
/ 0
addr1_7_0_7 3 30838 10346
/ 0
addr1_7_0_6 3 26318 10346
/ 0
addr1_7_0_5 3 25878 10346
/ 0
addr2_7_0_7 3 34798 10346
/ 0
addr2_7_0_6 3 35078 10346
/ 0
addr2_7_0_5 3 35478 10346
/ 0
we 3 30718 10346
/ 0
do1 3 36638 10346
/ 0
do2 3 26958 10346
/ 1
3 n2 ~ 2 19764 9156 0 0 ~
/ 1
3 n3 ~ 2 35444 9156 0 0 ~
/ 1
3 n4 ~ 2 23684 9156 0 0 ~
/ 1
3 n5 ~ 2 27604 9156 0 0 ~
/ 1
3 n1 ~ 2 31524 9156 0 0 ~
/ 1
3 we_i_4_port ~ 3 31124 9936 0 0 ~
/ 1
3 do1_i_2_port ~ 3 25764 9936 0 0 ~
/ 1
3 we_i_1_port ~ 2 31844 10216 0 0 ~
/ 1
3 we_i_3_port ~ 2 27404 9156 0 0 ~
/ 1
3 do2_i_4_port ~ 3 34884 9936 0 0 ~
/ 1
3 do1_i_0_port ~ 2 23124 7746 0 0 ~
/ 1
3 do1_i_3_port ~ 3 25564 10352 0 0 ~
/ 1
3 do2_buf ~ 2 26404 9936 0 0 ~
/ 1
3 we_i_2_port ~ 2 23484 9156 0 0 ~
/ 1
3 do2_i_1_port ~ 3 35204 9936 0 0 ~
/ 1
3 do2_i_3_port ~ 2 30964 5132 0 0 ~
/ 1
3 do1_buf ~ 2 36084 9936 0 0 ~
/ 1
3 do1_i_4_port ~ 3 25284 9936 0 0 ~
/ 1
3 we_i_0_port ~ 2 19564 9156 0 0 ~
/ 1
3 do2_i_2_port ~ 3 35364 9936 0 0 ~
/ 1
3 do1_i_1_port ~ 3 25604 9936 0 0 ~
/ 1
3 do2_i_0_port ~ 2 23124 5132 0 0 ~
_I0/chip/fall_timer/counter timer_counter 0
value_4_0_4 2 15758 17620
/ 0
value_4_0_3 2 13598 17580
/ 0
value_4_0_1 2 15758 17094
/ 0
value_4_0_0 2 13598 17126
/ 0
vss 2 14118 17795
/ 0
vdd 2 14118 17301
/ 0
rst 2 13598 17444
/ 0
rst2 2 13718 17756
/ 0
en 2 13598 17412
/ 0
value_4_0_2 3 14318 16352
/ 0
clk 3 15198 16352
/ 1
3 n22 ~ 2 14524 16598 0 0 ~
/ 1
3 n20 ~ 2 14164 16566 0 0 ~
/ 1
3 n26 ~ 2 13844 17586 0 0 ~
/ 1
3 n15 ~ 2 14124 17060 0 0 ~
/ 1
3 n19 ~ 2 13764 17554 0 0 ~
/ 1
3 n17 ~ 2 14124 17554 0 0 ~
/ 1
3 n13 ~ 2 14764 16638 0 0 ~
/ 1
3 n14 ~ 2 13724 16638 0 0 ~
/ 1
3 n24 ~ 2 14004 17060 0 0 ~
/ 1
3 n16 ~ 2 14964 17060 0 0 ~
/ 1
3 n23 ~ 2 13644 17586 0 0 ~
/ 1
3 n21 ~ 2 14044 16598 0 0 ~
/ 1
3 n25 ~ 2 14084 17554 0 0 ~
/ 1
3 n27 ~ 2 14204 17060 0 0 ~
_I0/chip/fall_timer/donecheck timer_det 0
done 2 15038 15962
/ 0
vss 2 15118 15819
/ 0
vdd 2 15118 16313
/ 0
cnt_val_4_0_3 2 16118 15898
/ 0
cnt_val_4_0_1 2 15038 16034
/ 0
time 3 15438 16274
/ 0
cnt_val_4_0_4 3 15878 16274
/ 0
cnt_val_4_0_0 3 15718 16274
/ 0
cnt_val_4_0_2 3 15238 15858
/ 1
3 n11 ~ 2 15084 16040 0 0 ~
/ 1
3 n13 ~ 2 15484 16040 0 0 ~
/ 1
3 n15 ~ 2 16084 16040 0 0 ~
/ 1
3 n17 ~ 2 15684 16040 0 0 ~
/ 1
3 n12 ~ 2 15164 16040 0 0 ~
/ 1
3 n16 ~ 2 15644 16040 0 0 ~
/ 1
3 n14 ~ 2 16124 16072 0 0 ~
_I0/chip/fall_timer timer 0
ready 2 13598 18640
/ 0
vss 2 14118 17795
/ 0
vdd 2 14118 17301
/ 0
time 2 15318 15858
/ 0
vga_clk 2 16398 18640
/ 0
start 2 13598 18432
/ 0
cnt_rst 2 16398 16664
/ 0
rst 2 16398 16488
/ 0
clk 3 13838 15858
/ 1
3 n30 ~ 2 15724 18016 0 0 ~
/ 1
3 n36 ~ 2 13644 18574 0 0 ~
/ 1
3 n8 ~ 2 13604 17450 0 0 ~
/ 1
3 n32 ~ 2 16124 18574 0 0 ~
/ 1
3 n48 ~ 2 15924 16566 0 0 ~
/ 1
3 N17 ~ 2 13844 18016 0 0 ~
/ 1
3 n50 ~ 2 13764 18574 0 0 ~
/ 1
3 n31 ~ 2 15884 18016 0 0 ~
/ 1
3 n53 ~ 2 15524 18016 0 0 ~
/ 1
3 n44 ~ 2 16244 16598 0 0 ~
/ 1
3 n39 ~ 2 16284 17028 0 0 ~
/ 1
3 state_next_1_port ~ 2 14604 18048 0 0 ~
/ 1
3 n46 ~ 2 15924 17762 0 0 ~
/ 1
3 n40 ~ 2 15564 18574 0 0 ~
/ 1
3 n37 ~ 2 14124 18542 0 0 ~
/ 1
3 cnt_val_2_port ~ 3 14324 16358 0 0 ~
/ 1
3 n52 ~ 2 15484 18016 0 0 ~
/ 1
3 cnt_val_4_port ~ 2 15764 17626 0 0 ~
/ 1
3 n45 ~ 2 16004 17586 0 0 ~
/ 1
3 n43 ~ 2 16284 17586 0 0 ~
/ 1
3 n35 ~ 2 13964 18542 0 0 ~
/ 1
3 n47 ~ 2 14324 18574 0 0 ~
/ 1
3 cnt_val_1_port ~ 2 15764 17100 0 0 ~
/ 1
3 n29 ~ 2 14284 18048 0 0 ~
/ 1
3 n51 ~ 2 16044 16598 0 0 ~
/ 1
3 n1 ~ 2 14604 18542 0 0 ~
/ 1
3 n34 ~ 2 15644 18574 0 0 ~
/ 1
3 state_1_port ~ 2 14244 18574 0 0 ~
/ 1
3 state_2_port ~ 2 14004 18016 0 0 ~
/ 1
3 n49 ~ 2 16164 18016 0 0 ~
/ 1
3 cnt_val_0_port ~ 2 13604 17132 0 0 ~
/ 1
3 state_next_0_port ~ 2 13604 16072 0 0 ~
/ 1
3 n38 ~ 2 16244 17586 0 0 ~
/ 1
3 state_0_port ~ 2 14044 18048 0 0 ~
/ 1
3 timer_done ~ 2 16204 17586 0 0 ~
/ 1
3 n41 ~ 2 14244 18016 0 0 ~
/ 1
3 n42 ~ 2 13884 18016 0 0 ~
/ 1
3 n33 ~ 2 16164 18574 0 0 ~
/ 1
3 cnt_val_3_port ~ 2 13604 17586 0 0 ~
_I0/chip/read_only_memory/ptype5north/bit3/U12 mu210 0
S1 2 20838 12640
/ 0
vss 2 20838 12855
/ 0
vdd 2 20838 12361
/ 0
Y 2 21358 12680
/ 0
S2 2 21238 12816
/ 0
D 2 20918 12816
/ 0
C 2 20958 12816
/ 0
A 2 21078 12816
/ 0
B 2 21118 12816
_I0/chip/read_only_memory/ptype5/bit3/U12 mu210 0
S1 2 20838 16592
/ 0
vss 2 20838 16807
/ 0
vdd 2 20838 16313
/ 0
Y 2 21358 16632
/ 0
S2 2 21238 16768
/ 0
D 2 20918 16768
/ 0
C 2 20958 16768
/ 0
A 2 21078 16768
/ 0
B 2 21118 16768
_I0/chip/read_only_memory/ptype5east/bit3/U12 mu210 0
S1 2 20838 15604
/ 0
vss 2 20838 15819
/ 0
vdd 2 20838 15325
/ 0
Y 2 21358 15644
/ 0
S2 2 21238 15780
/ 0
D 2 20918 15780
/ 0
C 2 20958 15780
/ 0
A 2 21078 15780
/ 0
B 2 21118 15780
_I0/chip/read_only_memory/ptype5west/bit3/U12 mu210 0
S1 2 20838 14616
/ 0
vss 2 20838 14831
/ 0
vdd 2 20838 14337
/ 0
Y 2 21358 14656
/ 0
S2 2 21238 14792
/ 0
D 2 20918 14792
/ 0
C 2 20958 14792
/ 0
A 2 21078 14792
/ 0
B 2 21118 14792
_I0/chip/read_only_memory/ptype3north/bit3/U12 mu210 0
S1 2 18118 12640
/ 0
vss 2 18118 12855
/ 0
vdd 2 18118 12361
/ 0
Y 2 18638 12680
/ 0
S2 2 18518 12816
/ 0
D 2 18198 12816
/ 0
C 2 18238 12816
/ 0
A 2 18358 12816
/ 0
B 2 18398 12816
_I0/chip/read_only_memory/subresult2/bit3/U12 mu210 0
S1 2 22198 19556
/ 0
vss 2 22198 19771
/ 0
vdd 2 22198 19277
/ 0
Y 2 22718 19596
/ 0
S2 2 22598 19732
/ 0
D 2 22278 19732
/ 0
C 2 22318 19732
/ 0
A 2 22438 19732
/ 0
B 2 22478 19732
_I0/chip/read_only_memory/ptype7east/bit3/U12 mu210 0
S1 2 23558 14616
/ 0
vss 2 23558 14831
/ 0
vdd 2 23558 14337
/ 0
Y 2 24078 14656
/ 0
S2 2 23958 14792
/ 0
D 2 23638 14792
/ 0
C 2 23678 14792
/ 0
A 2 23798 14792
/ 0
B 2 23838 14792
_I0/chip/read_only_memory/ptype7/bit3/U12 mu210 0
S1 2 23558 16592
/ 0
vss 2 23558 16807
/ 0
vdd 2 23558 16313
/ 0
Y 2 24078 16632
/ 0
S2 2 23958 16768
/ 0
D 2 23638 16768
/ 0
C 2 23678 16768
/ 0
A 2 23798 16768
/ 0
B 2 23838 16768
_I0/chip/read_only_memory/ptype7south/bit3/U12 mu210 0
S1 2 23558 12640
/ 0
vss 2 23558 12855
/ 0
vdd 2 23558 12361
/ 0
Y 2 24078 12680
/ 0
S2 2 23958 12816
/ 0
D 2 23638 12816
/ 0
C 2 23678 12816
/ 0
A 2 23798 12816
/ 0
B 2 23838 12816
_I0/chip/read_only_memory/ptype7north/bit3/U12 mu210 0
S1 2 23558 13628
/ 0
vss 2 23558 13843
/ 0
vdd 2 23558 13349
/ 0
Y 2 24078 13668
/ 0
S2 2 23958 13804
/ 0
D 2 23638 13804
/ 0
C 2 23678 13804
/ 0
A 2 23798 13804
/ 0
B 2 23838 13804
_I0/chip/read_only_memory/ptype5south/bit3/U12 mu210 0
S1 2 20838 13628
/ 0
vss 2 20838 13843
/ 0
vdd 2 20838 13349
/ 0
Y 2 21358 13668
/ 0
S2 2 21238 13804
/ 0
D 2 20918 13804
/ 0
C 2 20958 13804
/ 0
A 2 21078 13804
/ 0
B 2 21118 13804
_I0/chip/read_only_memory/ptype3/bit3/U12 mu210 0
S1 2 18118 16592
/ 0
vss 2 18118 16807
/ 0
vdd 2 18118 16313
/ 0
Y 2 18638 16632
/ 0
S2 2 18518 16768
/ 0
D 2 18198 16768
/ 0
C 2 18238 16768
/ 0
A 2 18358 16768
/ 0
B 2 18398 16768
_I0/chip/read_only_memory/ptype3south/bit3/U12 mu210 0
S1 2 18118 13628
/ 0
vss 2 18118 13843
/ 0
vdd 2 18118 13349
/ 0
Y 2 18638 13668
/ 0
S2 2 18518 13804
/ 0
D 2 18198 13804
/ 0
C 2 18238 13804
/ 0
A 2 18358 13804
/ 0
B 2 18398 13804
_I0/chip/read_only_memory/ptype3east/bit3/U12 mu210 0
S1 2 18118 15604
/ 0
vss 2 18118 15819
/ 0
vdd 2 18118 15325
/ 0
Y 2 18638 15644
/ 0
S2 2 18518 15780
/ 0
D 2 18198 15780
/ 0
C 2 18238 15780
/ 0
A 2 18358 15780
/ 0
B 2 18398 15780
_I0/chip/read_only_memory/ptype3west/bit3/U12 mu210 0
S1 2 18118 14616
/ 0
vss 2 18118 14831
/ 0
vdd 2 18118 14337
/ 0
Y 2 18638 14656
/ 0
S2 2 18518 14792
/ 0
D 2 18198 14792
/ 0
C 2 18238 14792
/ 0
A 2 18358 14792
/ 0
B 2 18398 14792
_I0/chip/read_only_memory/ptype2northsouth/bit3/U12 mu210 0
S1 2 22198 17580
/ 0
vss 2 22198 17795
/ 0
vdd 2 22198 17301
/ 0
Y 2 22718 17620
/ 0
S2 2 22598 17756
/ 0
D 2 22278 17756
/ 0
C 2 22318 17756
/ 0
A 2 22438 17756
/ 0
B 2 22478 17756
_I0/chip/read_only_memory/ptype2eastwest/bit3/U12 mu210 0
S1 2 20838 17580
/ 0
vss 2 20838 17795
/ 0
vdd 2 20838 17301
/ 0
Y 2 21358 17620
/ 0
S2 2 21238 17756
/ 0
D 2 20918 17756
/ 0
C 2 20958 17756
/ 0
A 2 21078 17756
/ 0
B 2 21118 17756
_I0/chip/read_only_memory/subresult1/bit3/U12 mu210 0
S1 2 19558 19556
/ 0
vss 2 19558 19771
/ 0
vdd 2 19558 19277
/ 0
Y 2 20078 19596
/ 0
S2 2 19958 19732
/ 0
D 2 19638 19732
/ 0
C 2 19678 19732
/ 0
A 2 19798 19732
/ 0
B 2 19838 19732
_I0/chip/read_only_memory/ptype1/bit3/U12 mu210 0
S1 2 18118 17580
/ 0
vss 2 18118 17795
/ 0
vdd 2 18118 17301
/ 0
Y 2 18638 17620
/ 0
S2 2 18518 17756
/ 0
D 2 18198 17756
/ 0
C 2 18238 17756
/ 0
A 2 18358 17756
/ 0
B 2 18398 17756
_I0/chip/read_only_memory/ptype4north/bit3/U12 mu210 0
S1 2 19478 12640
/ 0
vss 2 19478 12855
/ 0
vdd 2 19478 12361
/ 0
Y 2 19998 12680
/ 0
S2 2 19878 12816
/ 0
D 2 19558 12816
/ 0
C 2 19598 12816
/ 0
A 2 19718 12816
/ 0
B 2 19758 12816
_I0/chip/read_only_memory/ptype4east/bit3/U12 mu210 0
S1 2 19478 13628
/ 0
vss 2 19478 13843
/ 0
vdd 2 19478 13349
/ 0
Y 2 19998 13668
/ 0
S2 2 19878 13804
/ 0
D 2 19558 13804
/ 0
C 2 19598 13804
/ 0
A 2 19718 13804
/ 0
B 2 19758 13804
_I0/chip/read_only_memory/ptype4/bit3/U12 mu210 0
S1 2 19478 16592
/ 0
vss 2 19478 16807
/ 0
vdd 2 19478 16313
/ 0
Y 2 19998 16632
/ 0
S2 2 19878 16768
/ 0
D 2 19558 16768
/ 0
C 2 19598 16768
/ 0
A 2 19718 16768
/ 0
B 2 19758 16768
_I0/chip/read_only_memory/ptype4west/bit3/U12 mu210 0
S1 2 19478 15604
/ 0
vss 2 19478 15819
/ 0
vdd 2 19478 15325
/ 0
Y 2 19998 15644
/ 0
S2 2 19878 15780
/ 0
D 2 19558 15780
/ 0
C 2 19598 15780
/ 0
A 2 19718 15780
/ 0
B 2 19758 15780
_I0/chip/read_only_memory/ptype7west/bit3/U12 mu210 0
S1 2 23558 15604
/ 0
vss 2 23558 15819
/ 0
vdd 2 23558 15325
/ 0
Y 2 24078 15644
/ 0
S2 2 23958 15780
/ 0
D 2 23638 15780
/ 0
C 2 23678 15780
/ 0
A 2 23798 15780
/ 0
B 2 23838 15780
_I0/chip/read_only_memory/ptype4south/bit3/U12 mu210 0
S1 2 19478 14616
/ 0
vss 2 19478 14831
/ 0
vdd 2 19478 14337
/ 0
Y 2 19998 14656
/ 0
S2 2 19878 14792
/ 0
D 2 19558 14792
/ 0
C 2 19598 14792
/ 0
A 2 19718 14792
/ 0
B 2 19758 14792
_I0/chip/read_only_memory/ptype6/bit3/U12 mu210 0
S1 2 22198 16592
/ 0
vss 2 22198 16807
/ 0
vdd 2 22198 16313
/ 0
Y 2 22718 16632
/ 0
S2 2 22598 16768
/ 0
D 2 22278 16768
/ 0
C 2 22318 16768
/ 0
A 2 22438 16768
/ 0
B 2 22478 16768
_I0/chip/read_only_memory/ptype6south/bit3/U12 mu210 0
S1 2 22198 14616
/ 0
vss 2 22198 14831
/ 0
vdd 2 22198 14337
/ 0
Y 2 22718 14656
/ 0
S2 2 22598 14792
/ 0
D 2 22278 14792
/ 0
C 2 22318 14792
/ 0
A 2 22438 14792
/ 0
B 2 22478 14792
_I0/chip/read_only_memory/ptype6east/bit3/U12 mu210 0
S1 2 22198 13628
/ 0
vss 2 22198 13843
/ 0
vdd 2 22198 13349
/ 0
Y 2 22718 13668
/ 0
S2 2 22598 13804
/ 0
D 2 22278 13804
/ 0
C 2 22318 13804
/ 0
A 2 22438 13804
/ 0
B 2 22478 13804
_I0/chip/read_only_memory/ptype6west/bit3/U12 mu210 0
S1 2 22198 15604
/ 0
vss 2 22198 15819
/ 0
vdd 2 22198 15325
/ 0
Y 2 22718 15644
/ 0
S2 2 22598 15780
/ 0
D 2 22278 15780
/ 0
C 2 22318 15780
/ 0
A 2 22438 15780
/ 0
B 2 22478 15780
_I0/chip/read_only_memory/ptype6north/bit3/U12 mu210 0
S1 2 22198 12640
/ 0
vss 2 22198 12855
/ 0
vdd 2 22198 12361
/ 0
Y 2 22718 12680
/ 0
S2 2 22598 12816
/ 0
D 2 22278 12816
/ 0
C 2 22318 12816
/ 0
A 2 22438 12816
/ 0
B 2 22478 12816
_I0/chip/read_only_memory/ptype5north/bit2/U12 mu210 0
S1 2 20198 12640
/ 0
vss 2 20198 12855
/ 0
vdd 2 20198 12361
/ 0
Y 2 20718 12680
/ 0
S2 2 20598 12816
/ 0
D 2 20278 12816
/ 0
C 2 20318 12816
/ 0
A 2 20438 12816
/ 0
B 2 20478 12816
_I0/chip/read_only_memory/ptype5/bit2/U12 mu210 0
S1 2 20198 16592
/ 0
vss 2 20198 16807
/ 0
vdd 2 20198 16313
/ 0
Y 2 20718 16632
/ 0
S2 2 20598 16768
/ 0
D 2 20278 16768
/ 0
C 2 20318 16768
/ 0
A 2 20438 16768
/ 0
B 2 20478 16768
_I0/chip/read_only_memory/ptype5east/bit2/U12 mu210 0
S1 2 20198 15604
/ 0
vss 2 20198 15819
/ 0
vdd 2 20198 15325
/ 0
Y 2 20718 15644
/ 0
S2 2 20598 15780
/ 0
D 2 20278 15780
/ 0
C 2 20318 15780
/ 0
A 2 20438 15780
/ 0
B 2 20478 15780
_I0/chip/read_only_memory/ptype5west/bit2/U12 mu210 0
S1 2 20198 14616
/ 0
vss 2 20198 14831
/ 0
vdd 2 20198 14337
/ 0
Y 2 20718 14656
/ 0
S2 2 20598 14792
/ 0
D 2 20278 14792
/ 0
C 2 20318 14792
/ 0
A 2 20438 14792
/ 0
B 2 20478 14792
_I0/chip/read_only_memory/ptype3north/bit2/U12 mu210 0
S1 2 17478 12640
/ 0
vss 2 17478 12855
/ 0
vdd 2 17478 12361
/ 0
Y 2 17998 12680
/ 0
S2 2 17878 12816
/ 0
D 2 17558 12816
/ 0
C 2 17598 12816
/ 0
A 2 17718 12816
/ 0
B 2 17758 12816
_I0/chip/read_only_memory/subresult2/bit2/U12 mu210 0
S1 2 21558 19556
/ 0
vss 2 21558 19771
/ 0
vdd 2 21558 19277
/ 0
Y 2 22078 19596
/ 0
S2 2 21958 19732
/ 0
D 2 21638 19732
/ 0
C 2 21678 19732
/ 0
A 2 21798 19732
/ 0
B 2 21838 19732
_I0/chip/read_only_memory/ptype7east/bit2/U12 mu210 0
S1 2 22918 14616
/ 0
vss 2 22918 14831
/ 0
vdd 2 22918 14337
/ 0
Y 2 23438 14656
/ 0
S2 2 23318 14792
/ 0
D 2 22998 14792
/ 0
C 2 23038 14792
/ 0
A 2 23158 14792
/ 0
B 2 23198 14792
_I0/chip/read_only_memory/ptype7/bit2/U12 mu210 0
S1 2 22918 16592
/ 0
vss 2 22918 16807
/ 0
vdd 2 22918 16313
/ 0
Y 2 23438 16632
/ 0
S2 2 23318 16768
/ 0
D 2 22998 16768
/ 0
C 2 23038 16768
/ 0
A 2 23158 16768
/ 0
B 2 23198 16768
_I0/chip/read_only_memory/ptype7south/bit2/U12 mu210 0
S1 2 22918 12640
/ 0
vss 2 22918 12855
/ 0
vdd 2 22918 12361
/ 0
Y 2 23438 12680
/ 0
S2 2 23318 12816
/ 0
D 2 22998 12816
/ 0
C 2 23038 12816
/ 0
A 2 23158 12816
/ 0
B 2 23198 12816
_I0/chip/read_only_memory/ptype7north/bit2/U12 mu210 0
S1 2 22918 13628
/ 0
vss 2 22918 13843
/ 0
vdd 2 22918 13349
/ 0
Y 2 23438 13668
/ 0
S2 2 23318 13804
/ 0
D 2 22998 13804
/ 0
C 2 23038 13804
/ 0
A 2 23158 13804
/ 0
B 2 23198 13804
_I0/chip/read_only_memory/ptype5south/bit2/U12 mu210 0
S1 2 20198 13628
/ 0
vss 2 20198 13843
/ 0
vdd 2 20198 13349
/ 0
Y 2 20718 13668
/ 0
S2 2 20598 13804
/ 0
D 2 20278 13804
/ 0
C 2 20318 13804
/ 0
A 2 20438 13804
/ 0
B 2 20478 13804
_I0/chip/read_only_memory/ptype3/bit2/U12 mu210 0
S1 2 17478 16592
/ 0
vss 2 17478 16807
/ 0
vdd 2 17478 16313
/ 0
Y 2 17998 16632
/ 0
S2 2 17878 16768
/ 0
D 2 17558 16768
/ 0
C 2 17598 16768
/ 0
A 2 17718 16768
/ 0
B 2 17758 16768
_I0/chip/read_only_memory/ptype3south/bit2/U12 mu210 0
S1 2 17478 13628
/ 0
vss 2 17478 13843
/ 0
vdd 2 17478 13349
/ 0
Y 2 17998 13668
/ 0
S2 2 17878 13804
/ 0
D 2 17558 13804
/ 0
C 2 17598 13804
/ 0
A 2 17718 13804
/ 0
B 2 17758 13804
_I0/chip/read_only_memory/ptype3east/bit2/U12 mu210 0
S1 2 17478 15604
/ 0
vss 2 17478 15819
/ 0
vdd 2 17478 15325
/ 0
Y 2 17998 15644
/ 0
S2 2 17878 15780
/ 0
D 2 17558 15780
/ 0
C 2 17598 15780
/ 0
A 2 17718 15780
/ 0
B 2 17758 15780
_I0/chip/read_only_memory/ptype3west/bit2/U12 mu210 0
S1 2 17478 14616
/ 0
vss 2 17478 14831
/ 0
vdd 2 17478 14337
/ 0
Y 2 17998 14656
/ 0
S2 2 17878 14792
/ 0
D 2 17558 14792
/ 0
C 2 17598 14792
/ 0
A 2 17718 14792
/ 0
B 2 17758 14792
_I0/chip/read_only_memory/ptype2northsouth/bit2/U12 mu210 0
S1 2 21558 17580
/ 0
vss 2 21558 17795
/ 0
vdd 2 21558 17301
/ 0
Y 2 22078 17620
/ 0
S2 2 21958 17756
/ 0
D 2 21638 17756
/ 0
C 2 21678 17756
/ 0
A 2 21798 17756
/ 0
B 2 21838 17756
_I0/chip/read_only_memory/ptype2eastwest/bit2/U12 mu210 0
S1 2 20198 17580
/ 0
vss 2 20198 17795
/ 0
vdd 2 20198 17301
/ 0
Y 2 20718 17620
/ 0
S2 2 20598 17756
/ 0
D 2 20278 17756
/ 0
C 2 20318 17756
/ 0
A 2 20438 17756
/ 0
B 2 20478 17756
_I0/chip/read_only_memory/subresult1/bit2/U12 mu210 0
S1 2 18918 19556
/ 0
vss 2 18918 19771
/ 0
vdd 2 18918 19277
/ 0
Y 2 19438 19596
/ 0
S2 2 19318 19732
/ 0
D 2 18998 19732
/ 0
C 2 19038 19732
/ 0
A 2 19158 19732
/ 0
B 2 19198 19732
_I0/chip/read_only_memory/ptype1/bit2/U12 mu210 0
S1 2 17478 17580
/ 0
vss 2 17478 17795
/ 0
vdd 2 17478 17301
/ 0
Y 2 17998 17620
/ 0
S2 2 17878 17756
/ 0
D 2 17558 17756
/ 0
C 2 17598 17756
/ 0
A 2 17718 17756
/ 0
B 2 17758 17756
_I0/chip/read_only_memory/ptype4north/bit2/U12 mu210 0
S1 2 18838 12640
/ 0
vss 2 18838 12855
/ 0
vdd 2 18838 12361
/ 0
Y 2 19358 12680
/ 0
S2 2 19238 12816
/ 0
D 2 18918 12816
/ 0
C 2 18958 12816
/ 0
A 2 19078 12816
/ 0
B 2 19118 12816
_I0/chip/read_only_memory/ptype4east/bit2/U12 mu210 0
S1 2 18838 13628
/ 0
vss 2 18838 13843
/ 0
vdd 2 18838 13349
/ 0
Y 2 19358 13668
/ 0
S2 2 19238 13804
/ 0
D 2 18918 13804
/ 0
C 2 18958 13804
/ 0
A 2 19078 13804
/ 0
B 2 19118 13804
_I0/chip/read_only_memory/ptype4/bit2/U12 mu210 0
S1 2 18838 16592
/ 0
vss 2 18838 16807
/ 0
vdd 2 18838 16313
/ 0
Y 2 19358 16632
/ 0
S2 2 19238 16768
/ 0
D 2 18918 16768
/ 0
C 2 18958 16768
/ 0
A 2 19078 16768
/ 0
B 2 19118 16768
_I0/chip/read_only_memory/ptype4west/bit2/U12 mu210 0
S1 2 18838 15604
/ 0
vss 2 18838 15819
/ 0
vdd 2 18838 15325
/ 0
Y 2 19358 15644
/ 0
S2 2 19238 15780
/ 0
D 2 18918 15780
/ 0
C 2 18958 15780
/ 0
A 2 19078 15780
/ 0
B 2 19118 15780
_I0/chip/read_only_memory/ptype7west/bit2/U12 mu210 0
S1 2 22918 15604
/ 0
vss 2 22918 15819
/ 0
vdd 2 22918 15325
/ 0
Y 2 23438 15644
/ 0
S2 2 23318 15780
/ 0
D 2 22998 15780
/ 0
C 2 23038 15780
/ 0
A 2 23158 15780
/ 0
B 2 23198 15780
_I0/chip/read_only_memory/ptype4south/bit2/U12 mu210 0
S1 2 18838 14616
/ 0
vss 2 18838 14831
/ 0
vdd 2 18838 14337
/ 0
Y 2 19358 14656
/ 0
S2 2 19238 14792
/ 0
D 2 18918 14792
/ 0
C 2 18958 14792
/ 0
A 2 19078 14792
/ 0
B 2 19118 14792
_I0/chip/read_only_memory/ptype6/bit2/U12 mu210 0
S1 2 21558 16592
/ 0
vss 2 21558 16807
/ 0
vdd 2 21558 16313
/ 0
Y 2 22078 16632
/ 0
S2 2 21958 16768
/ 0
D 2 21638 16768
/ 0
C 2 21678 16768
/ 0
A 2 21798 16768
/ 0
B 2 21838 16768
_I0/chip/read_only_memory/ptype6south/bit2/U12 mu210 0
S1 2 21558 14616
/ 0
vss 2 21558 14831
/ 0
vdd 2 21558 14337
/ 0
Y 2 22078 14656
/ 0
S2 2 21958 14792
/ 0
D 2 21638 14792
/ 0
C 2 21678 14792
/ 0
A 2 21798 14792
/ 0
B 2 21838 14792
_I0/chip/read_only_memory/ptype6east/bit2/U12 mu210 0
S1 2 21558 13628
/ 0
vss 2 21558 13843
/ 0
vdd 2 21558 13349
/ 0
Y 2 22078 13668
/ 0
S2 2 21958 13804
/ 0
D 2 21638 13804
/ 0
C 2 21678 13804
/ 0
A 2 21798 13804
/ 0
B 2 21838 13804
_I0/chip/read_only_memory/ptype6west/bit2/U12 mu210 0
S1 2 21558 15604
/ 0
vss 2 21558 15819
/ 0
vdd 2 21558 15325
/ 0
Y 2 22078 15644
/ 0
S2 2 21958 15780
/ 0
D 2 21638 15780
/ 0
C 2 21678 15780
/ 0
A 2 21798 15780
/ 0
B 2 21838 15780
_I0/chip/read_only_memory/ptype6north/bit2/U12 mu210 0
S1 2 21558 12640
/ 0
vss 2 21558 12855
/ 0
vdd 2 21558 12361
/ 0
Y 2 22078 12680
/ 0
S2 2 21958 12816
/ 0
D 2 21638 12816
/ 0
C 2 21678 12816
/ 0
A 2 21798 12816
/ 0
B 2 21838 12816
_I0/chip/read_only_memory/ptype5north/bit1/U12 mu210 0
S1 2 20838 12082
/ 0
vss 2 20838 11867
/ 0
vdd 2 20838 12361
/ 0
Y 2 21358 12042
/ 0
S2 2 21238 11906
/ 0
D 2 20918 11906
/ 0
C 2 20958 11906
/ 0
A 2 21078 11906
/ 0
B 2 21118 11906
_I0/chip/read_only_memory/ptype5/bit1/U12 mu210 0
S1 2 20838 16034
/ 0
vss 2 20838 15819
/ 0
vdd 2 20838 16313
/ 0
Y 2 21358 15994
/ 0
S2 2 21238 15858
/ 0
D 2 20918 15858
/ 0
C 2 20958 15858
/ 0
A 2 21078 15858
/ 0
B 2 21118 15858
_I0/chip/read_only_memory/ptype5east/bit1/U12 mu210 0
S1 2 20838 15046
/ 0
vss 2 20838 14831
/ 0
vdd 2 20838 15325
/ 0
Y 2 21358 15006
/ 0
S2 2 21238 14870
/ 0
D 2 20918 14870
/ 0
C 2 20958 14870
/ 0
A 2 21078 14870
/ 0
B 2 21118 14870
_I0/chip/read_only_memory/ptype5west/bit1/U12 mu210 0
S1 2 20838 14058
/ 0
vss 2 20838 13843
/ 0
vdd 2 20838 14337
/ 0
Y 2 21358 14018
/ 0
S2 2 21238 13882
/ 0
D 2 20918 13882
/ 0
C 2 20958 13882
/ 0
A 2 21078 13882
/ 0
B 2 21118 13882
_I0/chip/read_only_memory/ptype3north/bit1/U12 mu210 0
S1 2 18118 12082
/ 0
vss 2 18118 11867
/ 0
vdd 2 18118 12361
/ 0
Y 2 18638 12042
/ 0
S2 2 18518 11906
/ 0
D 2 18198 11906
/ 0
C 2 18238 11906
/ 0
A 2 18358 11906
/ 0
B 2 18398 11906
_I0/chip/read_only_memory/subresult2/bit1/U12 mu210 0
S1 2 22198 18998
/ 0
vss 2 22198 18783
/ 0
vdd 2 22198 19277
/ 0
Y 2 22718 18958
/ 0
S2 2 22598 18822
/ 0
D 2 22278 18822
/ 0
C 2 22318 18822
/ 0
A 2 22438 18822
/ 0
B 2 22478 18822
_I0/chip/read_only_memory/ptype7east/bit1/U12 mu210 0
S1 2 23558 14058
/ 0
vss 2 23558 13843
/ 0
vdd 2 23558 14337
/ 0
Y 2 24078 14018
/ 0
S2 2 23958 13882
/ 0
D 2 23638 13882
/ 0
C 2 23678 13882
/ 0
A 2 23798 13882
/ 0
B 2 23838 13882
_I0/chip/read_only_memory/ptype7/bit1/U12 mu210 0
S1 2 23558 16034
/ 0
vss 2 23558 15819
/ 0
vdd 2 23558 16313
/ 0
Y 2 24078 15994
/ 0
S2 2 23958 15858
/ 0
D 2 23638 15858
/ 0
C 2 23678 15858
/ 0
A 2 23798 15858
/ 0
B 2 23838 15858
_I0/chip/read_only_memory/ptype7south/bit1/U12 mu210 0
S1 2 23558 12082
/ 0
vss 2 23558 11867
/ 0
vdd 2 23558 12361
/ 0
Y 2 24078 12042
/ 0
S2 2 23958 11906
/ 0
D 2 23638 11906
/ 0
C 2 23678 11906
/ 0
A 2 23798 11906
/ 0
B 2 23838 11906
_I0/chip/read_only_memory/ptype7north/bit1/U12 mu210 0
S1 2 23558 13070
/ 0
vss 2 23558 12855
/ 0
vdd 2 23558 13349
/ 0
Y 2 24078 13030
/ 0
S2 2 23958 12894
/ 0
D 2 23638 12894
/ 0
C 2 23678 12894
/ 0
A 2 23798 12894
/ 0
B 2 23838 12894
_I0/chip/read_only_memory/ptype5south/bit1/U12 mu210 0
S1 2 20838 13070
/ 0
vss 2 20838 12855
/ 0
vdd 2 20838 13349
/ 0
Y 2 21358 13030
/ 0
S2 2 21238 12894
/ 0
D 2 20918 12894
/ 0
C 2 20958 12894
/ 0
A 2 21078 12894
/ 0
B 2 21118 12894
_I0/chip/read_only_memory/ptype3/bit1/U12 mu210 0
S1 2 18118 16034
/ 0
vss 2 18118 15819
/ 0
vdd 2 18118 16313
/ 0
Y 2 18638 15994
/ 0
S2 2 18518 15858
/ 0
D 2 18198 15858
/ 0
C 2 18238 15858
/ 0
A 2 18358 15858
/ 0
B 2 18398 15858
_I0/chip/read_only_memory/ptype3south/bit1/U12 mu210 0
S1 2 18118 13070
/ 0
vss 2 18118 12855
/ 0
vdd 2 18118 13349
/ 0
Y 2 18638 13030
/ 0
S2 2 18518 12894
/ 0
D 2 18198 12894
/ 0
C 2 18238 12894
/ 0
A 2 18358 12894
/ 0
B 2 18398 12894
_I0/chip/read_only_memory/ptype3east/bit1/U12 mu210 0
S1 2 18118 15046
/ 0
vss 2 18118 14831
/ 0
vdd 2 18118 15325
/ 0
Y 2 18638 15006
/ 0
S2 2 18518 14870
/ 0
D 2 18198 14870
/ 0
C 2 18238 14870
/ 0
A 2 18358 14870
/ 0
B 2 18398 14870
_I0/chip/read_only_memory/ptype3west/bit1/U12 mu210 0
S1 2 18118 14058
/ 0
vss 2 18118 13843
/ 0
vdd 2 18118 14337
/ 0
Y 2 18638 14018
/ 0
S2 2 18518 13882
/ 0
D 2 18198 13882
/ 0
C 2 18238 13882
/ 0
A 2 18358 13882
/ 0
B 2 18398 13882
_I0/chip/read_only_memory/ptype2northsouth/bit1/U12 mu210 0
S1 2 22198 17022
/ 0
vss 2 22198 16807
/ 0
vdd 2 22198 17301
/ 0
Y 2 22718 16982
/ 0
S2 2 22598 16846
/ 0
D 2 22278 16846
/ 0
C 2 22318 16846
/ 0
A 2 22438 16846
/ 0
B 2 22478 16846
_I0/chip/read_only_memory/ptype2eastwest/bit1/U12 mu210 0
S1 2 20838 17022
/ 0
vss 2 20838 16807
/ 0
vdd 2 20838 17301
/ 0
Y 2 21358 16982
/ 0
S2 2 21238 16846
/ 0
D 2 20918 16846
/ 0
C 2 20958 16846
/ 0
A 2 21078 16846
/ 0
B 2 21118 16846
_I0/chip/read_only_memory/subresult1/bit1/U12 mu210 0
S1 2 19558 18998
/ 0
vss 2 19558 18783
/ 0
vdd 2 19558 19277
/ 0
Y 2 20078 18958
/ 0
S2 2 19958 18822
/ 0
D 2 19638 18822
/ 0
C 2 19678 18822
/ 0
A 2 19798 18822
/ 0
B 2 19838 18822
_I0/chip/read_only_memory/ptype1/bit1/U12 mu210 0
S1 2 18118 17022
/ 0
vss 2 18118 16807
/ 0
vdd 2 18118 17301
/ 0
Y 2 18638 16982
/ 0
S2 2 18518 16846
/ 0
D 2 18198 16846
/ 0
C 2 18238 16846
/ 0
A 2 18358 16846
/ 0
B 2 18398 16846
_I0/chip/read_only_memory/ptype4north/bit1/U12 mu210 0
S1 2 19478 12082
/ 0
vss 2 19478 11867
/ 0
vdd 2 19478 12361
/ 0
Y 2 19998 12042
/ 0
S2 2 19878 11906
/ 0
D 2 19558 11906
/ 0
C 2 19598 11906
/ 0
A 2 19718 11906
/ 0
B 2 19758 11906
_I0/chip/read_only_memory/ptype4east/bit1/U12 mu210 0
S1 2 19478 13070
/ 0
vss 2 19478 12855
/ 0
vdd 2 19478 13349
/ 0
Y 2 19998 13030
/ 0
S2 2 19878 12894
/ 0
D 2 19558 12894
/ 0
C 2 19598 12894
/ 0
A 2 19718 12894
/ 0
B 2 19758 12894
_I0/chip/read_only_memory/ptype4/bit1/U12 mu210 0
S1 2 19478 16034
/ 0
vss 2 19478 15819
/ 0
vdd 2 19478 16313
/ 0
Y 2 19998 15994
/ 0
S2 2 19878 15858
/ 0
D 2 19558 15858
/ 0
C 2 19598 15858
/ 0
A 2 19718 15858
/ 0
B 2 19758 15858
_I0/chip/read_only_memory/ptype4west/bit1/U12 mu210 0
S1 2 19478 15046
/ 0
vss 2 19478 14831
/ 0
vdd 2 19478 15325
/ 0
Y 2 19998 15006
/ 0
S2 2 19878 14870
/ 0
D 2 19558 14870
/ 0
C 2 19598 14870
/ 0
A 2 19718 14870
/ 0
B 2 19758 14870
_I0/chip/read_only_memory/ptype7west/bit1/U12 mu210 0
S1 2 23558 15046
/ 0
vss 2 23558 14831
/ 0
vdd 2 23558 15325
/ 0
Y 2 24078 15006
/ 0
S2 2 23958 14870
/ 0
D 2 23638 14870
/ 0
C 2 23678 14870
/ 0
A 2 23798 14870
/ 0
B 2 23838 14870
_I0/chip/read_only_memory/ptype4south/bit1/U12 mu210 0
S1 2 19478 14058
/ 0
vss 2 19478 13843
/ 0
vdd 2 19478 14337
/ 0
Y 2 19998 14018
/ 0
S2 2 19878 13882
/ 0
D 2 19558 13882
/ 0
C 2 19598 13882
/ 0
A 2 19718 13882
/ 0
B 2 19758 13882
_I0/chip/read_only_memory/ptype6/bit1/U12 mu210 0
S1 2 22198 16034
/ 0
vss 2 22198 15819
/ 0
vdd 2 22198 16313
/ 0
Y 2 22718 15994
/ 0
S2 2 22598 15858
/ 0
D 2 22278 15858
/ 0
C 2 22318 15858
/ 0
A 2 22438 15858
/ 0
B 2 22478 15858
_I0/chip/read_only_memory/ptype6south/bit1/U12 mu210 0
S1 2 22198 14058
/ 0
vss 2 22198 13843
/ 0
vdd 2 22198 14337
/ 0
Y 2 22718 14018
/ 0
S2 2 22598 13882
/ 0
D 2 22278 13882
/ 0
C 2 22318 13882
/ 0
A 2 22438 13882
/ 0
B 2 22478 13882
_I0/chip/read_only_memory/ptype6east/bit1/U12 mu210 0
S1 2 22198 13070
/ 0
vss 2 22198 12855
/ 0
vdd 2 22198 13349
/ 0
Y 2 22718 13030
/ 0
S2 2 22598 12894
/ 0
D 2 22278 12894
/ 0
C 2 22318 12894
/ 0
A 2 22438 12894
/ 0
B 2 22478 12894
_I0/chip/read_only_memory/ptype6west/bit1/U12 mu210 0
S1 2 22198 15046
/ 0
vss 2 22198 14831
/ 0
vdd 2 22198 15325
/ 0
Y 2 22718 15006
/ 0
S2 2 22598 14870
/ 0
D 2 22278 14870
/ 0
C 2 22318 14870
/ 0
A 2 22438 14870
/ 0
B 2 22478 14870
_I0/chip/read_only_memory/ptype6north/bit1/U12 mu210 0
S1 2 22198 12082
/ 0
vss 2 22198 11867
/ 0
vdd 2 22198 12361
/ 0
Y 2 22718 12042
/ 0
S2 2 22598 11906
/ 0
D 2 22278 11906
/ 0
C 2 22318 11906
/ 0
A 2 22438 11906
/ 0
B 2 22478 11906
_I0/chip/read_only_memory/ptype5north/bit4/U12 mu210 0
S1 2 20198 12082
/ 0
vss 2 20198 11867
/ 0
vdd 2 20198 12361
/ 0
Y 2 20718 12042
/ 0
S2 2 20598 11906
/ 0
D 2 20278 11906
/ 0
C 2 20318 11906
/ 0
A 2 20438 11906
/ 0
B 2 20478 11906
_I0/chip/read_only_memory/ptype5/bit4/U12 mu210 0
S1 2 20198 16034
/ 0
vss 2 20198 15819
/ 0
vdd 2 20198 16313
/ 0
Y 2 20718 15994
/ 0
S2 2 20598 15858
/ 0
D 2 20278 15858
/ 0
C 2 20318 15858
/ 0
A 2 20438 15858
/ 0
B 2 20478 15858
_I0/chip/read_only_memory/ptype5east/bit4/U12 mu210 0
S1 2 20198 15046
/ 0
vss 2 20198 14831
/ 0
vdd 2 20198 15325
/ 0
Y 2 20718 15006
/ 0
S2 2 20598 14870
/ 0
D 2 20278 14870
/ 0
C 2 20318 14870
/ 0
A 2 20438 14870
/ 0
B 2 20478 14870
_I0/chip/read_only_memory/ptype5west/bit4/U12 mu210 0
S1 2 20198 14058
/ 0
vss 2 20198 13843
/ 0
vdd 2 20198 14337
/ 0
Y 2 20718 14018
/ 0
S2 2 20598 13882
/ 0
D 2 20278 13882
/ 0
C 2 20318 13882
/ 0
A 2 20438 13882
/ 0
B 2 20478 13882
_I0/chip/read_only_memory/ptype3north/bit4/U12 mu210 0
S1 2 17478 12082
/ 0
vss 2 17478 11867
/ 0
vdd 2 17478 12361
/ 0
Y 2 17998 12042
/ 0
S2 2 17878 11906
/ 0
D 2 17558 11906
/ 0
C 2 17598 11906
/ 0
A 2 17718 11906
/ 0
B 2 17758 11906
_I0/chip/read_only_memory/subresult2/bit4/U12 mu210 0
S1 2 21558 18998
/ 0
vss 2 21558 18783
/ 0
vdd 2 21558 19277
/ 0
Y 2 22078 18958
/ 0
S2 2 21958 18822
/ 0
D 2 21638 18822
/ 0
C 2 21678 18822
/ 0
A 2 21798 18822
/ 0
B 2 21838 18822
_I0/chip/read_only_memory/ptype7east/bit4/U12 mu210 0
S1 2 22918 14058
/ 0
vss 2 22918 13843
/ 0
vdd 2 22918 14337
/ 0
Y 2 23438 14018
/ 0
S2 2 23318 13882
/ 0
D 2 22998 13882
/ 0
C 2 23038 13882
/ 0
A 2 23158 13882
/ 0
B 2 23198 13882
_I0/chip/read_only_memory/ptype7/bit4/U12 mu210 0
S1 2 22918 16034
/ 0
vss 2 22918 15819
/ 0
vdd 2 22918 16313
/ 0
Y 2 23438 15994
/ 0
S2 2 23318 15858
/ 0
D 2 22998 15858
/ 0
C 2 23038 15858
/ 0
A 2 23158 15858
/ 0
B 2 23198 15858
_I0/chip/read_only_memory/ptype7south/bit4/U12 mu210 0
S1 2 22918 12082
/ 0
vss 2 22918 11867
/ 0
vdd 2 22918 12361
/ 0
Y 2 23438 12042
/ 0
S2 2 23318 11906
/ 0
D 2 22998 11906
/ 0
C 2 23038 11906
/ 0
A 2 23158 11906
/ 0
B 2 23198 11906
_I0/chip/read_only_memory/ptype7north/bit4/U12 mu210 0
S1 2 22918 13070
/ 0
vss 2 22918 12855
/ 0
vdd 2 22918 13349
/ 0
Y 2 23438 13030
/ 0
S2 2 23318 12894
/ 0
D 2 22998 12894
/ 0
C 2 23038 12894
/ 0
A 2 23158 12894
/ 0
B 2 23198 12894
_I0/chip/read_only_memory/ptype5south/bit4/U12 mu210 0
S1 2 20198 13070
/ 0
vss 2 20198 12855
/ 0
vdd 2 20198 13349
/ 0
Y 2 20718 13030
/ 0
S2 2 20598 12894
/ 0
D 2 20278 12894
/ 0
C 2 20318 12894
/ 0
A 2 20438 12894
/ 0
B 2 20478 12894
_I0/chip/read_only_memory/ptype3/bit4/U12 mu210 0
S1 2 17478 16034
/ 0
vss 2 17478 15819
/ 0
vdd 2 17478 16313
/ 0
Y 2 17998 15994
/ 0
S2 2 17878 15858
/ 0
D 2 17558 15858
/ 0
C 2 17598 15858
/ 0
A 2 17718 15858
/ 0
B 2 17758 15858
_I0/chip/read_only_memory/ptype3south/bit4/U12 mu210 0
S1 2 17478 13070
/ 0
vss 2 17478 12855
/ 0
vdd 2 17478 13349
/ 0
Y 2 17998 13030
/ 0
S2 2 17878 12894
/ 0
D 2 17558 12894
/ 0
C 2 17598 12894
/ 0
A 2 17718 12894
/ 0
B 2 17758 12894
_I0/chip/read_only_memory/ptype3east/bit4/U12 mu210 0
S1 2 17478 15046
/ 0
vss 2 17478 14831
/ 0
vdd 2 17478 15325
/ 0
Y 2 17998 15006
/ 0
S2 2 17878 14870
/ 0
D 2 17558 14870
/ 0
C 2 17598 14870
/ 0
A 2 17718 14870
/ 0
B 2 17758 14870
_I0/chip/read_only_memory/ptype3west/bit4/U12 mu210 0
S1 2 17478 14058
/ 0
vss 2 17478 13843
/ 0
vdd 2 17478 14337
/ 0
Y 2 17998 14018
/ 0
S2 2 17878 13882
/ 0
D 2 17558 13882
/ 0
C 2 17598 13882
/ 0
A 2 17718 13882
/ 0
B 2 17758 13882
_I0/chip/read_only_memory/ptype2northsouth/bit4/U12 mu210 0
S1 2 21558 17022
/ 0
vss 2 21558 16807
/ 0
vdd 2 21558 17301
/ 0
Y 2 22078 16982
/ 0
S2 2 21958 16846
/ 0
D 2 21638 16846
/ 0
C 2 21678 16846
/ 0
A 2 21798 16846
/ 0
B 2 21838 16846
_I0/chip/read_only_memory/ptype2eastwest/bit4/U12 mu210 0
S1 2 20198 17022
/ 0
vss 2 20198 16807
/ 0
vdd 2 20198 17301
/ 0
Y 2 20718 16982
/ 0
S2 2 20598 16846
/ 0
D 2 20278 16846
/ 0
C 2 20318 16846
/ 0
A 2 20438 16846
/ 0
B 2 20478 16846
_I0/chip/read_only_memory/subresult1/bit4/U12 mu210 0
S1 2 18918 18998
/ 0
vss 2 18918 18783
/ 0
vdd 2 18918 19277
/ 0
Y 2 19438 18958
/ 0
S2 2 19318 18822
/ 0
D 2 18998 18822
/ 0
C 2 19038 18822
/ 0
A 2 19158 18822
/ 0
B 2 19198 18822
_I0/chip/read_only_memory/ptype1/bit4/U12 mu210 0
S1 2 17478 17022
/ 0
vss 2 17478 16807
/ 0
vdd 2 17478 17301
/ 0
Y 2 17998 16982
/ 0
S2 2 17878 16846
/ 0
D 2 17558 16846
/ 0
C 2 17598 16846
/ 0
A 2 17718 16846
/ 0
B 2 17758 16846
_I0/chip/read_only_memory/ptype4north/bit4/U12 mu210 0
S1 2 18838 12082
/ 0
vss 2 18838 11867
/ 0
vdd 2 18838 12361
/ 0
Y 2 19358 12042
/ 0
S2 2 19238 11906
/ 0
D 2 18918 11906
/ 0
C 2 18958 11906
/ 0
A 2 19078 11906
/ 0
B 2 19118 11906
_I0/chip/read_only_memory/ptype4east/bit4/U12 mu210 0
S1 2 18838 13070
/ 0
vss 2 18838 12855
/ 0
vdd 2 18838 13349
/ 0
Y 2 19358 13030
/ 0
S2 2 19238 12894
/ 0
D 2 18918 12894
/ 0
C 2 18958 12894
/ 0
A 2 19078 12894
/ 0
B 2 19118 12894
_I0/chip/read_only_memory/ptype4/bit4/U12 mu210 0
S1 2 18838 16034
/ 0
vss 2 18838 15819
/ 0
vdd 2 18838 16313
/ 0
Y 2 19358 15994
/ 0
S2 2 19238 15858
/ 0
D 2 18918 15858
/ 0
C 2 18958 15858
/ 0
A 2 19078 15858
/ 0
B 2 19118 15858
_I0/chip/read_only_memory/ptype4west/bit4/U12 mu210 0
S1 2 18838 15046
/ 0
vss 2 18838 14831
/ 0
vdd 2 18838 15325
/ 0
Y 2 19358 15006
/ 0
S2 2 19238 14870
/ 0
D 2 18918 14870
/ 0
C 2 18958 14870
/ 0
A 2 19078 14870
/ 0
B 2 19118 14870
_I0/chip/read_only_memory/ptype7west/bit4/U12 mu210 0
S1 2 22918 15046
/ 0
vss 2 22918 14831
/ 0
vdd 2 22918 15325
/ 0
Y 2 23438 15006
/ 0
S2 2 23318 14870
/ 0
D 2 22998 14870
/ 0
C 2 23038 14870
/ 0
A 2 23158 14870
/ 0
B 2 23198 14870
_I0/chip/read_only_memory/ptype4south/bit4/U12 mu210 0
S1 2 18838 14058
/ 0
vss 2 18838 13843
/ 0
vdd 2 18838 14337
/ 0
Y 2 19358 14018
/ 0
S2 2 19238 13882
/ 0
D 2 18918 13882
/ 0
C 2 18958 13882
/ 0
A 2 19078 13882
/ 0
B 2 19118 13882
_I0/chip/read_only_memory/ptype6/bit4/U12 mu210 0
S1 2 21558 16034
/ 0
vss 2 21558 15819
/ 0
vdd 2 21558 16313
/ 0
Y 2 22078 15994
/ 0
S2 2 21958 15858
/ 0
D 2 21638 15858
/ 0
C 2 21678 15858
/ 0
A 2 21798 15858
/ 0
B 2 21838 15858
_I0/chip/read_only_memory/ptype6south/bit4/U12 mu210 0
S1 2 21558 14058
/ 0
vss 2 21558 13843
/ 0
vdd 2 21558 14337
/ 0
Y 2 22078 14018
/ 0
S2 2 21958 13882
/ 0
D 2 21638 13882
/ 0
C 2 21678 13882
/ 0
A 2 21798 13882
/ 0
B 2 21838 13882
_I0/chip/read_only_memory/ptype6east/bit4/U12 mu210 0
S1 2 21558 13070
/ 0
vss 2 21558 12855
/ 0
vdd 2 21558 13349
/ 0
Y 2 22078 13030
/ 0
S2 2 21958 12894
/ 0
D 2 21638 12894
/ 0
C 2 21678 12894
/ 0
A 2 21798 12894
/ 0
B 2 21838 12894
_I0/chip/read_only_memory/ptype6west/bit4/U12 mu210 0
S1 2 21558 15046
/ 0
vss 2 21558 14831
/ 0
vdd 2 21558 15325
/ 0
Y 2 22078 15006
/ 0
S2 2 21958 14870
/ 0
D 2 21638 14870
/ 0
C 2 21678 14870
/ 0
A 2 21798 14870
/ 0
B 2 21838 14870
_I0/chip/read_only_memory/ptype6north/bit4/U12 mu210 0
S1 2 21558 12082
/ 0
vss 2 21558 11867
/ 0
vdd 2 21558 12361
/ 0
Y 2 22078 12042
/ 0
S2 2 21958 11906
/ 0
D 2 21638 11906
/ 0
C 2 21678 11906
/ 0
A 2 21798 11906
/ 0
B 2 21838 11906
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/mu210_13 mu210 0
S1 2 30278 6712
/ 0
vss 2 30278 6927
/ 0
vdd 2 30278 6433
/ 0
Y 2 30798 6752
/ 0
S2 2 30678 6888
/ 0
D 2 30358 6888
/ 0
C 2 30398 6888
/ 0
A 2 30518 6888
/ 0
B 2 30558 6888
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/mu210_13 mu210 0
S1 2 34198 6712
/ 0
vss 2 34198 6927
/ 0
vdd 2 34198 6433
/ 0
Y 2 34718 6752
/ 0
S2 2 34598 6888
/ 0
D 2 34278 6888
/ 0
C 2 34318 6888
/ 0
A 2 34438 6888
/ 0
B 2 34478 6888
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/mu210_13 mu210 0
S1 2 38118 6712
/ 0
vss 2 38118 6927
/ 0
vdd 2 38118 6433
/ 0
Y 2 38638 6752
/ 0
S2 2 38518 6888
/ 0
D 2 38198 6888
/ 0
C 2 38238 6888
/ 0
A 2 38358 6888
/ 0
B 2 38398 6888
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/mu210_13 mu210 0
S1 2 26358 6712
/ 0
vss 2 26358 6927
/ 0
vdd 2 26358 6433
/ 0
Y 2 26878 6752
/ 0
S2 2 26758 6888
/ 0
D 2 26438 6888
/ 0
C 2 26478 6888
/ 0
A 2 26598 6888
/ 0
B 2 26638 6888
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/mu210_13 mu210 0
S1 2 22438 6712
/ 0
vss 2 22438 6927
/ 0
vdd 2 22438 6433
/ 0
Y 2 22958 6752
/ 0
S2 2 22838 6888
/ 0
D 2 22518 6888
/ 0
C 2 22558 6888
/ 0
A 2 22678 6888
/ 0
B 2 22718 6888
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/mu210_13 mu210 0
S1 2 30278 4736
/ 0
vss 2 30278 4951
/ 0
vdd 2 30278 4457
/ 0
Y 2 30798 4776
/ 0
S2 2 30678 4912
/ 0
D 2 30358 4912
/ 0
C 2 30398 4912
/ 0
A 2 30518 4912
/ 0
B 2 30558 4912
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/mu210_13 mu210 0
S1 2 34198 4736
/ 0
vss 2 34198 4951
/ 0
vdd 2 34198 4457
/ 0
Y 2 34718 4776
/ 0
S2 2 34598 4912
/ 0
D 2 34278 4912
/ 0
C 2 34318 4912
/ 0
A 2 34438 4912
/ 0
B 2 34478 4912
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/mu210_13 mu210 0
S1 2 38118 4736
/ 0
vss 2 38118 4951
/ 0
vdd 2 38118 4457
/ 0
Y 2 38638 4776
/ 0
S2 2 38518 4912
/ 0
D 2 38198 4912
/ 0
C 2 38238 4912
/ 0
A 2 38358 4912
/ 0
B 2 38398 4912
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/mu210_13 mu210 0
S1 2 26358 4736
/ 0
vss 2 26358 4951
/ 0
vdd 2 26358 4457
/ 0
Y 2 26878 4776
/ 0
S2 2 26758 4912
/ 0
D 2 26438 4912
/ 0
C 2 26478 4912
/ 0
A 2 26598 4912
/ 0
B 2 26638 4912
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/mu210_13 mu210 0
S1 2 22438 4736
/ 0
vss 2 22438 4951
/ 0
vdd 2 22438 4457
/ 0
Y 2 22958 4776
/ 0
S2 2 22838 4912
/ 0
D 2 22518 4912
/ 0
C 2 22558 4912
/ 0
A 2 22678 4912
/ 0
B 2 22718 4912
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/mu210_13 mu210 0
S1 2 30278 784
/ 0
vss 2 30278 999
/ 0
vdd 2 30278 505
/ 0
Y 2 30798 824
/ 0
S2 2 30678 960
/ 0
D 2 30358 960
/ 0
C 2 30398 960
/ 0
A 2 30518 960
/ 0
B 2 30558 960
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/mu210_13 mu210 0
S1 2 34198 784
/ 0
vss 2 34198 999
/ 0
vdd 2 34198 505
/ 0
Y 2 34718 824
/ 0
S2 2 34598 960
/ 0
D 2 34278 960
/ 0
C 2 34318 960
/ 0
A 2 34438 960
/ 0
B 2 34478 960
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/mu210_13 mu210 0
S1 2 38118 784
/ 0
vss 2 38118 999
/ 0
vdd 2 38118 505
/ 0
Y 2 38638 824
/ 0
S2 2 38518 960
/ 0
D 2 38198 960
/ 0
C 2 38238 960
/ 0
A 2 38358 960
/ 0
B 2 38398 960
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/mu210_13 mu210 0
S1 2 26358 784
/ 0
vss 2 26358 999
/ 0
vdd 2 26358 505
/ 0
Y 2 26878 824
/ 0
S2 2 26758 960
/ 0
D 2 26438 960
/ 0
C 2 26478 960
/ 0
A 2 26598 960
/ 0
B 2 26638 960
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/mu210_13 mu210 0
S1 2 22438 784
/ 0
vss 2 22438 999
/ 0
vdd 2 22438 505
/ 0
Y 2 22958 824
/ 0
S2 2 22838 960
/ 0
D 2 22518 960
/ 0
C 2 22558 960
/ 0
A 2 22678 960
/ 0
B 2 22718 960
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/mu210_13 mu210 0
S1 2 30278 2760
/ 0
vss 2 30278 2975
/ 0
vdd 2 30278 2481
/ 0
Y 2 30798 2800
/ 0
S2 2 30678 2936
/ 0
D 2 30358 2936
/ 0
C 2 30398 2936
/ 0
A 2 30518 2936
/ 0
B 2 30558 2936
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/mu210_13 mu210 0
S1 2 34198 2760
/ 0
vss 2 34198 2975
/ 0
vdd 2 34198 2481
/ 0
Y 2 34718 2800
/ 0
S2 2 34598 2936
/ 0
D 2 34278 2936
/ 0
C 2 34318 2936
/ 0
A 2 34438 2936
/ 0
B 2 34478 2936
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/mu210_13 mu210 0
S1 2 38118 2760
/ 0
vss 2 38118 2975
/ 0
vdd 2 38118 2481
/ 0
Y 2 38638 2800
/ 0
S2 2 38518 2936
/ 0
D 2 38198 2936
/ 0
C 2 38238 2936
/ 0
A 2 38358 2936
/ 0
B 2 38398 2936
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/mu210_13 mu210 0
S1 2 26358 2760
/ 0
vss 2 26358 2975
/ 0
vdd 2 26358 2481
/ 0
Y 2 26878 2800
/ 0
S2 2 26758 2936
/ 0
D 2 26438 2936
/ 0
C 2 26478 2936
/ 0
A 2 26598 2936
/ 0
B 2 26638 2936
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/mu210_13 mu210 0
S1 2 22438 2760
/ 0
vss 2 22438 2975
/ 0
vdd 2 22438 2481
/ 0
Y 2 22958 2800
/ 0
S2 2 22838 2936
/ 0
D 2 22518 2936
/ 0
C 2 22558 2936
/ 0
A 2 22678 2936
/ 0
B 2 22718 2936
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/mu210_13 mu210 0
S1 2 28318 6712
/ 0
vss 2 28318 6927
/ 0
vdd 2 28318 6433
/ 0
Y 2 28838 6752
/ 0
S2 2 28718 6888
/ 0
D 2 28398 6888
/ 0
C 2 28438 6888
/ 0
A 2 28558 6888
/ 0
B 2 28598 6888
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/mu210_13 mu210 0
S1 2 32238 6712
/ 0
vss 2 32238 6927
/ 0
vdd 2 32238 6433
/ 0
Y 2 32758 6752
/ 0
S2 2 32638 6888
/ 0
D 2 32318 6888
/ 0
C 2 32358 6888
/ 0
A 2 32478 6888
/ 0
B 2 32518 6888
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/mu210_13 mu210 0
S1 2 36158 6712
/ 0
vss 2 36158 6927
/ 0
vdd 2 36158 6433
/ 0
Y 2 36678 6752
/ 0
S2 2 36558 6888
/ 0
D 2 36238 6888
/ 0
C 2 36278 6888
/ 0
A 2 36398 6888
/ 0
B 2 36438 6888
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/mu210_13 mu210 0
S1 2 24398 6712
/ 0
vss 2 24398 6927
/ 0
vdd 2 24398 6433
/ 0
Y 2 24918 6752
/ 0
S2 2 24798 6888
/ 0
D 2 24478 6888
/ 0
C 2 24518 6888
/ 0
A 2 24638 6888
/ 0
B 2 24678 6888
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/mu210_13 mu210 0
S1 2 20478 6712
/ 0
vss 2 20478 6927
/ 0
vdd 2 20478 6433
/ 0
Y 2 20998 6752
/ 0
S2 2 20878 6888
/ 0
D 2 20558 6888
/ 0
C 2 20598 6888
/ 0
A 2 20718 6888
/ 0
B 2 20758 6888
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/mu210_13 mu210 0
S1 2 28318 4736
/ 0
vss 2 28318 4951
/ 0
vdd 2 28318 4457
/ 0
Y 2 28838 4776
/ 0
S2 2 28718 4912
/ 0
D 2 28398 4912
/ 0
C 2 28438 4912
/ 0
A 2 28558 4912
/ 0
B 2 28598 4912
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/mu210_13 mu210 0
S1 2 32238 4736
/ 0
vss 2 32238 4951
/ 0
vdd 2 32238 4457
/ 0
Y 2 32758 4776
/ 0
S2 2 32638 4912
/ 0
D 2 32318 4912
/ 0
C 2 32358 4912
/ 0
A 2 32478 4912
/ 0
B 2 32518 4912
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/mu210_13 mu210 0
S1 2 36158 4736
/ 0
vss 2 36158 4951
/ 0
vdd 2 36158 4457
/ 0
Y 2 36678 4776
/ 0
S2 2 36558 4912
/ 0
D 2 36238 4912
/ 0
C 2 36278 4912
/ 0
A 2 36398 4912
/ 0
B 2 36438 4912
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/mu210_13 mu210 0
S1 2 24398 4736
/ 0
vss 2 24398 4951
/ 0
vdd 2 24398 4457
/ 0
Y 2 24918 4776
/ 0
S2 2 24798 4912
/ 0
D 2 24478 4912
/ 0
C 2 24518 4912
/ 0
A 2 24638 4912
/ 0
B 2 24678 4912
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/mu210_13 mu210 0
S1 2 20478 4736
/ 0
vss 2 20478 4951
/ 0
vdd 2 20478 4457
/ 0
Y 2 20998 4776
/ 0
S2 2 20878 4912
/ 0
D 2 20558 4912
/ 0
C 2 20598 4912
/ 0
A 2 20718 4912
/ 0
B 2 20758 4912
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/mu210_13 mu210 0
S1 2 28318 784
/ 0
vss 2 28318 999
/ 0
vdd 2 28318 505
/ 0
Y 2 28838 824
/ 0
S2 2 28718 960
/ 0
D 2 28398 960
/ 0
C 2 28438 960
/ 0
A 2 28558 960
/ 0
B 2 28598 960
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/mu210_13 mu210 0
S1 2 32238 784
/ 0
vss 2 32238 999
/ 0
vdd 2 32238 505
/ 0
Y 2 32758 824
/ 0
S2 2 32638 960
/ 0
D 2 32318 960
/ 0
C 2 32358 960
/ 0
A 2 32478 960
/ 0
B 2 32518 960
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/mu210_13 mu210 0
S1 2 36158 784
/ 0
vss 2 36158 999
/ 0
vdd 2 36158 505
/ 0
Y 2 36678 824
/ 0
S2 2 36558 960
/ 0
D 2 36238 960
/ 0
C 2 36278 960
/ 0
A 2 36398 960
/ 0
B 2 36438 960
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/mu210_13 mu210 0
S1 2 24398 784
/ 0
vss 2 24398 999
/ 0
vdd 2 24398 505
/ 0
Y 2 24918 824
/ 0
S2 2 24798 960
/ 0
D 2 24478 960
/ 0
C 2 24518 960
/ 0
A 2 24638 960
/ 0
B 2 24678 960
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/mu210_13 mu210 0
S1 2 20478 784
/ 0
vss 2 20478 999
/ 0
vdd 2 20478 505
/ 0
Y 2 20998 824
/ 0
S2 2 20878 960
/ 0
D 2 20558 960
/ 0
C 2 20598 960
/ 0
A 2 20718 960
/ 0
B 2 20758 960
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/mu210_13 mu210 0
S1 2 28318 2760
/ 0
vss 2 28318 2975
/ 0
vdd 2 28318 2481
/ 0
Y 2 28838 2800
/ 0
S2 2 28718 2936
/ 0
D 2 28398 2936
/ 0
C 2 28438 2936
/ 0
A 2 28558 2936
/ 0
B 2 28598 2936
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/mu210_13 mu210 0
S1 2 32238 2760
/ 0
vss 2 32238 2975
/ 0
vdd 2 32238 2481
/ 0
Y 2 32758 2800
/ 0
S2 2 32638 2936
/ 0
D 2 32318 2936
/ 0
C 2 32358 2936
/ 0
A 2 32478 2936
/ 0
B 2 32518 2936
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/mu210_13 mu210 0
S1 2 36158 2760
/ 0
vss 2 36158 2975
/ 0
vdd 2 36158 2481
/ 0
Y 2 36678 2800
/ 0
S2 2 36558 2936
/ 0
D 2 36238 2936
/ 0
C 2 36278 2936
/ 0
A 2 36398 2936
/ 0
B 2 36438 2936
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/mu210_13 mu210 0
S1 2 24398 2760
/ 0
vss 2 24398 2975
/ 0
vdd 2 24398 2481
/ 0
Y 2 24918 2800
/ 0
S2 2 24798 2936
/ 0
D 2 24478 2936
/ 0
C 2 24518 2936
/ 0
A 2 24638 2936
/ 0
B 2 24678 2936
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/mu210_13 mu210 0
S1 2 20478 2760
/ 0
vss 2 20478 2975
/ 0
vdd 2 20478 2481
/ 0
Y 2 20998 2800
/ 0
S2 2 20878 2936
/ 0
D 2 20558 2936
/ 0
C 2 20598 2936
/ 0
A 2 20718 2936
/ 0
B 2 20758 2936
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/mu210_12 mu210 0
S1 2 30278 6154
/ 0
vss 2 30278 5939
/ 0
vdd 2 30278 6433
/ 0
Y 2 30798 6114
/ 0
S2 2 30678 5978
/ 0
D 2 30358 5978
/ 0
C 2 30398 5978
/ 0
A 2 30518 5978
/ 0
B 2 30558 5978
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/mu210_12 mu210 0
S1 2 34198 6154
/ 0
vss 2 34198 5939
/ 0
vdd 2 34198 6433
/ 0
Y 2 34718 6114
/ 0
S2 2 34598 5978
/ 0
D 2 34278 5978
/ 0
C 2 34318 5978
/ 0
A 2 34438 5978
/ 0
B 2 34478 5978
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/mu210_12 mu210 0
S1 2 38118 6154
/ 0
vss 2 38118 5939
/ 0
vdd 2 38118 6433
/ 0
Y 2 38638 6114
/ 0
S2 2 38518 5978
/ 0
D 2 38198 5978
/ 0
C 2 38238 5978
/ 0
A 2 38358 5978
/ 0
B 2 38398 5978
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/mu210_12 mu210 0
S1 2 26358 6154
/ 0
vss 2 26358 5939
/ 0
vdd 2 26358 6433
/ 0
Y 2 26878 6114
/ 0
S2 2 26758 5978
/ 0
D 2 26438 5978
/ 0
C 2 26478 5978
/ 0
A 2 26598 5978
/ 0
B 2 26638 5978
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/mu210_12 mu210 0
S1 2 22438 6154
/ 0
vss 2 22438 5939
/ 0
vdd 2 22438 6433
/ 0
Y 2 22958 6114
/ 0
S2 2 22838 5978
/ 0
D 2 22518 5978
/ 0
C 2 22558 5978
/ 0
A 2 22678 5978
/ 0
B 2 22718 5978
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/mu210_12 mu210 0
S1 2 30278 4178
/ 0
vss 2 30278 3963
/ 0
vdd 2 30278 4457
/ 0
Y 2 30798 4138
/ 0
S2 2 30678 4002
/ 0
D 2 30358 4002
/ 0
C 2 30398 4002
/ 0
A 2 30518 4002
/ 0
B 2 30558 4002
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/mu210_12 mu210 0
S1 2 34198 4178
/ 0
vss 2 34198 3963
/ 0
vdd 2 34198 4457
/ 0
Y 2 34718 4138
/ 0
S2 2 34598 4002
/ 0
D 2 34278 4002
/ 0
C 2 34318 4002
/ 0
A 2 34438 4002
/ 0
B 2 34478 4002
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/mu210_12 mu210 0
S1 2 38118 4178
/ 0
vss 2 38118 3963
/ 0
vdd 2 38118 4457
/ 0
Y 2 38638 4138
/ 0
S2 2 38518 4002
/ 0
D 2 38198 4002
/ 0
C 2 38238 4002
/ 0
A 2 38358 4002
/ 0
B 2 38398 4002
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/mu210_12 mu210 0
S1 2 26358 4178
/ 0
vss 2 26358 3963
/ 0
vdd 2 26358 4457
/ 0
Y 2 26878 4138
/ 0
S2 2 26758 4002
/ 0
D 2 26438 4002
/ 0
C 2 26478 4002
/ 0
A 2 26598 4002
/ 0
B 2 26638 4002
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/mu210_12 mu210 0
S1 2 22438 4178
/ 0
vss 2 22438 3963
/ 0
vdd 2 22438 4457
/ 0
Y 2 22958 4138
/ 0
S2 2 22838 4002
/ 0
D 2 22518 4002
/ 0
C 2 22558 4002
/ 0
A 2 22678 4002
/ 0
B 2 22718 4002
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/mu210_12 mu210 0
S1 2 30278 226
/ 0
vss 2 30278 11
/ 0
vdd 2 30278 505
/ 0
Y 2 30798 186
/ 0
S2 2 30678 50
/ 0
D 2 30358 50
/ 0
C 2 30398 50
/ 0
A 2 30518 50
/ 0
B 2 30558 50
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/mu210_12 mu210 0
S1 2 34198 226
/ 0
vss 2 34198 11
/ 0
vdd 2 34198 505
/ 0
Y 2 34718 186
/ 0
S2 2 34598 50
/ 0
D 2 34278 50
/ 0
C 2 34318 50
/ 0
A 2 34438 50
/ 0
B 2 34478 50
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/mu210_12 mu210 0
S1 2 38118 226
/ 0
vss 2 38118 11
/ 0
vdd 2 38118 505
/ 0
Y 2 38638 186
/ 0
S2 2 38518 50
/ 0
D 2 38198 50
/ 0
C 2 38238 50
/ 0
A 2 38358 50
/ 0
B 2 38398 50
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/mu210_12 mu210 0
S1 2 26358 226
/ 0
vss 2 26358 11
/ 0
vdd 2 26358 505
/ 0
Y 2 26878 186
/ 0
S2 2 26758 50
/ 0
D 2 26438 50
/ 0
C 2 26478 50
/ 0
A 2 26598 50
/ 0
B 2 26638 50
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/mu210_12 mu210 0
S1 2 22438 226
/ 0
vss 2 22438 11
/ 0
vdd 2 22438 505
/ 0
Y 2 22958 186
/ 0
S2 2 22838 50
/ 0
D 2 22518 50
/ 0
C 2 22558 50
/ 0
A 2 22678 50
/ 0
B 2 22718 50
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/mu210_12 mu210 0
S1 2 30278 2202
/ 0
vss 2 30278 1987
/ 0
vdd 2 30278 2481
/ 0
Y 2 30798 2162
/ 0
S2 2 30678 2026
/ 0
D 2 30358 2026
/ 0
C 2 30398 2026
/ 0
A 2 30518 2026
/ 0
B 2 30558 2026
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/mu210_12 mu210 0
S1 2 34198 2202
/ 0
vss 2 34198 1987
/ 0
vdd 2 34198 2481
/ 0
Y 2 34718 2162
/ 0
S2 2 34598 2026
/ 0
D 2 34278 2026
/ 0
C 2 34318 2026
/ 0
A 2 34438 2026
/ 0
B 2 34478 2026
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/mu210_12 mu210 0
S1 2 38118 2202
/ 0
vss 2 38118 1987
/ 0
vdd 2 38118 2481
/ 0
Y 2 38638 2162
/ 0
S2 2 38518 2026
/ 0
D 2 38198 2026
/ 0
C 2 38238 2026
/ 0
A 2 38358 2026
/ 0
B 2 38398 2026
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/mu210_12 mu210 0
S1 2 26358 2202
/ 0
vss 2 26358 1987
/ 0
vdd 2 26358 2481
/ 0
Y 2 26878 2162
/ 0
S2 2 26758 2026
/ 0
D 2 26438 2026
/ 0
C 2 26478 2026
/ 0
A 2 26598 2026
/ 0
B 2 26638 2026
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/mu210_12 mu210 0
S1 2 22438 2202
/ 0
vss 2 22438 1987
/ 0
vdd 2 22438 2481
/ 0
Y 2 22958 2162
/ 0
S2 2 22838 2026
/ 0
D 2 22518 2026
/ 0
C 2 22558 2026
/ 0
A 2 22678 2026
/ 0
B 2 22718 2026
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/mu210_12 mu210 0
S1 2 28318 6154
/ 0
vss 2 28318 5939
/ 0
vdd 2 28318 6433
/ 0
Y 2 28838 6114
/ 0
S2 2 28718 5978
/ 0
D 2 28398 5978
/ 0
C 2 28438 5978
/ 0
A 2 28558 5978
/ 0
B 2 28598 5978
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/mu210_12 mu210 0
S1 2 32238 6154
/ 0
vss 2 32238 5939
/ 0
vdd 2 32238 6433
/ 0
Y 2 32758 6114
/ 0
S2 2 32638 5978
/ 0
D 2 32318 5978
/ 0
C 2 32358 5978
/ 0
A 2 32478 5978
/ 0
B 2 32518 5978
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/mu210_12 mu210 0
S1 2 36158 6154
/ 0
vss 2 36158 5939
/ 0
vdd 2 36158 6433
/ 0
Y 2 36678 6114
/ 0
S2 2 36558 5978
/ 0
D 2 36238 5978
/ 0
C 2 36278 5978
/ 0
A 2 36398 5978
/ 0
B 2 36438 5978
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/mu210_12 mu210 0
S1 2 24398 6154
/ 0
vss 2 24398 5939
/ 0
vdd 2 24398 6433
/ 0
Y 2 24918 6114
/ 0
S2 2 24798 5978
/ 0
D 2 24478 5978
/ 0
C 2 24518 5978
/ 0
A 2 24638 5978
/ 0
B 2 24678 5978
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/mu210_12 mu210 0
S1 2 20478 6154
/ 0
vss 2 20478 5939
/ 0
vdd 2 20478 6433
/ 0
Y 2 20998 6114
/ 0
S2 2 20878 5978
/ 0
D 2 20558 5978
/ 0
C 2 20598 5978
/ 0
A 2 20718 5978
/ 0
B 2 20758 5978
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/mu210_12 mu210 0
S1 2 28318 4178
/ 0
vss 2 28318 3963
/ 0
vdd 2 28318 4457
/ 0
Y 2 28838 4138
/ 0
S2 2 28718 4002
/ 0
D 2 28398 4002
/ 0
C 2 28438 4002
/ 0
A 2 28558 4002
/ 0
B 2 28598 4002
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/mu210_12 mu210 0
S1 2 32238 4178
/ 0
vss 2 32238 3963
/ 0
vdd 2 32238 4457
/ 0
Y 2 32758 4138
/ 0
S2 2 32638 4002
/ 0
D 2 32318 4002
/ 0
C 2 32358 4002
/ 0
A 2 32478 4002
/ 0
B 2 32518 4002
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/mu210_12 mu210 0
S1 2 36158 4178
/ 0
vss 2 36158 3963
/ 0
vdd 2 36158 4457
/ 0
Y 2 36678 4138
/ 0
S2 2 36558 4002
/ 0
D 2 36238 4002
/ 0
C 2 36278 4002
/ 0
A 2 36398 4002
/ 0
B 2 36438 4002
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/mu210_12 mu210 0
S1 2 24398 4178
/ 0
vss 2 24398 3963
/ 0
vdd 2 24398 4457
/ 0
Y 2 24918 4138
/ 0
S2 2 24798 4002
/ 0
D 2 24478 4002
/ 0
C 2 24518 4002
/ 0
A 2 24638 4002
/ 0
B 2 24678 4002
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/mu210_12 mu210 0
S1 2 20478 4178
/ 0
vss 2 20478 3963
/ 0
vdd 2 20478 4457
/ 0
Y 2 20998 4138
/ 0
S2 2 20878 4002
/ 0
D 2 20558 4002
/ 0
C 2 20598 4002
/ 0
A 2 20718 4002
/ 0
B 2 20758 4002
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/mu210_12 mu210 0
S1 2 28318 226
/ 0
vss 2 28318 11
/ 0
vdd 2 28318 505
/ 0
Y 2 28838 186
/ 0
S2 2 28718 50
/ 0
D 2 28398 50
/ 0
C 2 28438 50
/ 0
A 2 28558 50
/ 0
B 2 28598 50
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/mu210_12 mu210 0
S1 2 32238 226
/ 0
vss 2 32238 11
/ 0
vdd 2 32238 505
/ 0
Y 2 32758 186
/ 0
S2 2 32638 50
/ 0
D 2 32318 50
/ 0
C 2 32358 50
/ 0
A 2 32478 50
/ 0
B 2 32518 50
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/mu210_12 mu210 0
S1 2 36158 226
/ 0
vss 2 36158 11
/ 0
vdd 2 36158 505
/ 0
Y 2 36678 186
/ 0
S2 2 36558 50
/ 0
D 2 36238 50
/ 0
C 2 36278 50
/ 0
A 2 36398 50
/ 0
B 2 36438 50
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/mu210_12 mu210 0
S1 2 24398 226
/ 0
vss 2 24398 11
/ 0
vdd 2 24398 505
/ 0
Y 2 24918 186
/ 0
S2 2 24798 50
/ 0
D 2 24478 50
/ 0
C 2 24518 50
/ 0
A 2 24638 50
/ 0
B 2 24678 50
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/mu210_12 mu210 0
S1 2 20478 226
/ 0
vss 2 20478 11
/ 0
vdd 2 20478 505
/ 0
Y 2 20998 186
/ 0
S2 2 20878 50
/ 0
D 2 20558 50
/ 0
C 2 20598 50
/ 0
A 2 20718 50
/ 0
B 2 20758 50
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/mu210_12 mu210 0
S1 2 28318 2202
/ 0
vss 2 28318 1987
/ 0
vdd 2 28318 2481
/ 0
Y 2 28838 2162
/ 0
S2 2 28718 2026
/ 0
D 2 28398 2026
/ 0
C 2 28438 2026
/ 0
A 2 28558 2026
/ 0
B 2 28598 2026
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/mu210_12 mu210 0
S1 2 32238 2202
/ 0
vss 2 32238 1987
/ 0
vdd 2 32238 2481
/ 0
Y 2 32758 2162
/ 0
S2 2 32638 2026
/ 0
D 2 32318 2026
/ 0
C 2 32358 2026
/ 0
A 2 32478 2026
/ 0
B 2 32518 2026
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/mu210_12 mu210 0
S1 2 36158 2202
/ 0
vss 2 36158 1987
/ 0
vdd 2 36158 2481
/ 0
Y 2 36678 2162
/ 0
S2 2 36558 2026
/ 0
D 2 36238 2026
/ 0
C 2 36278 2026
/ 0
A 2 36398 2026
/ 0
B 2 36438 2026
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/mu210_12 mu210 0
S1 2 24398 2202
/ 0
vss 2 24398 1987
/ 0
vdd 2 24398 2481
/ 0
Y 2 24918 2162
/ 0
S2 2 24798 2026
/ 0
D 2 24478 2026
/ 0
C 2 24518 2026
/ 0
A 2 24638 2026
/ 0
B 2 24678 2026
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/mu210_12 mu210 0
S1 2 20478 2202
/ 0
vss 2 20478 1987
/ 0
vdd 2 20478 2481
/ 0
Y 2 20998 2162
/ 0
S2 2 20878 2026
/ 0
D 2 20558 2026
/ 0
C 2 20598 2026
/ 0
A 2 20718 2026
/ 0
B 2 20758 2026
_I0/chip/video_ram/mux5_do1/U17 mu210 0
S1 2 25478 10106
/ 0
vss 2 25478 9891
/ 0
vdd 2 25478 10385
/ 0
Y 2 25998 10066
/ 0
S2 2 25878 9930
/ 0
D 2 25558 9930
/ 0
C 2 25598 9930
/ 0
A 2 25718 9930
/ 0
B 2 25758 9930
_I0/chip/video_ram/mux5_do2/U17 mu210 0
S1 2 35078 10106
/ 0
vss 2 35078 9891
/ 0
vdd 2 35078 10385
/ 0
Y 2 35598 10066
/ 0
S2 2 35478 9930
/ 0
D 2 35158 9930
/ 0
C 2 35198 9930
/ 0
A 2 35318 9930
/ 0
B 2 35358 9930
_I0/chip/read_only_memory/ptype5north/bit3 rom_mux4 0
selector_1_0_1 2 20838 12640
/ 0
vss 2 20838 12855
/ 0
vdd 2 20838 12361
/ 0
input_1 3 21078 12400
/ 0
input_3 3 21118 12816
/ 0
input_2 3 20958 12816
/ 0
input_4 3 20918 12400
/ 0
selector_1_0_0 3 21238 12816
/ 0
output 3 21398 12816
_I0/chip/read_only_memory/ptype5/bit3 rom_mux4 0
selector_1_0_1 2 20838 16592
/ 0
vss 2 20838 16807
/ 0
vdd 2 20838 16313
/ 0
input_1 3 21078 16352
/ 0
input_3 3 21118 16768
/ 0
input_2 3 20958 16768
/ 0
input_4 3 20918 16352
/ 0
selector_1_0_0 3 21238 16768
/ 0
output 3 21398 16768
_I0/chip/read_only_memory/ptype5east/bit3 rom_mux4 0
selector_1_0_1 2 20838 15604
/ 0
vss 2 20838 15819
/ 0
vdd 2 20838 15325
/ 0
input_1 3 21078 15364
/ 0
input_3 3 21118 15780
/ 0
input_2 3 20958 15780
/ 0
input_4 3 20918 15364
/ 0
selector_1_0_0 3 21238 15780
/ 0
output 3 21398 15780
_I0/chip/read_only_memory/ptype5west/bit3 rom_mux4 0
selector_1_0_1 2 20838 14616
/ 0
vss 2 20838 14831
/ 0
vdd 2 20838 14337
/ 0
input_1 3 21078 14376
/ 0
input_3 3 21118 14792
/ 0
input_2 3 20958 14792
/ 0
input_4 3 20918 14376
/ 0
selector_1_0_0 3 21238 14792
/ 0
output 3 21398 14792
_I0/chip/read_only_memory/ptype3north/bit3 rom_mux4 0
selector_1_0_1 2 18118 12640
/ 0
vss 2 18118 12855
/ 0
vdd 2 18118 12361
/ 0
input_1 3 18358 12400
/ 0
input_3 3 18398 12816
/ 0
input_2 3 18238 12816
/ 0
input_4 3 18198 12400
/ 0
selector_1_0_0 3 18518 12816
/ 0
output 3 18678 12816
_I0/chip/read_only_memory/subresult2/bit3 rom_mux4 0
selector_1_0_1 2 22198 19556
/ 0
vss 2 22198 19771
/ 0
vdd 2 22198 19277
/ 0
input_1 3 22438 19316
/ 0
input_3 3 22478 19732
/ 0
input_2 3 22318 19732
/ 0
input_4 3 22278 19316
/ 0
selector_1_0_0 3 22598 19732
/ 0
output 3 22758 19732
_I0/chip/read_only_memory/ptype7east/bit3 rom_mux4 0
selector_1_0_1 2 23558 14616
/ 0
vss 2 23558 14831
/ 0
vdd 2 23558 14337
/ 0
input_1 3 23798 14376
/ 0
input_3 3 23838 14792
/ 0
input_2 3 23678 14792
/ 0
input_4 3 23638 14376
/ 0
selector_1_0_0 3 23958 14792
/ 0
output 3 24118 14792
_I0/chip/read_only_memory/ptype7/bit3 rom_mux4 0
selector_1_0_1 2 23558 16592
/ 0
vss 2 23558 16807
/ 0
vdd 2 23558 16313
/ 0
input_1 3 23798 16352
/ 0
input_3 3 23838 16768
/ 0
input_2 3 23678 16768
/ 0
input_4 3 23638 16352
/ 0
selector_1_0_0 3 23958 16768
/ 0
output 3 24118 16768
_I0/chip/read_only_memory/ptype7south/bit3 rom_mux4 0
selector_1_0_1 2 23558 12640
/ 0
vss 2 23558 12855
/ 0
vdd 2 23558 12361
/ 0
input_1 3 23798 12400
/ 0
input_3 3 23838 12816
/ 0
input_2 3 23678 12816
/ 0
input_4 3 23638 12400
/ 0
selector_1_0_0 3 23958 12816
/ 0
output 3 24118 12816
_I0/chip/read_only_memory/ptype7north/bit3 rom_mux4 0
selector_1_0_1 2 23558 13628
/ 0
vss 2 23558 13843
/ 0
vdd 2 23558 13349
/ 0
input_1 3 23798 13388
/ 0
input_3 3 23838 13804
/ 0
input_2 3 23678 13804
/ 0
input_4 3 23638 13388
/ 0
selector_1_0_0 3 23958 13804
/ 0
output 3 24118 13804
_I0/chip/read_only_memory/ptype5south/bit3 rom_mux4 0
selector_1_0_1 2 20838 13628
/ 0
vss 2 20838 13843
/ 0
vdd 2 20838 13349
/ 0
input_1 3 21078 13388
/ 0
input_3 3 21118 13804
/ 0
input_2 3 20958 13804
/ 0
input_4 3 20918 13388
/ 0
selector_1_0_0 3 21238 13804
/ 0
output 3 21398 13804
_I0/chip/read_only_memory/ptype3/bit3 rom_mux4 0
selector_1_0_1 2 18118 16592
/ 0
vss 2 18118 16807
/ 0
vdd 2 18118 16313
/ 0
input_1 3 18358 16352
/ 0
input_3 3 18398 16768
/ 0
input_2 3 18238 16768
/ 0
input_4 3 18198 16352
/ 0
selector_1_0_0 3 18518 16768
/ 0
output 3 18678 16768
_I0/chip/read_only_memory/ptype3south/bit3 rom_mux4 0
selector_1_0_1 2 18118 13628
/ 0
vss 2 18118 13843
/ 0
vdd 2 18118 13349
/ 0
input_1 3 18358 13388
/ 0
input_3 3 18398 13804
/ 0
input_2 3 18238 13804
/ 0
input_4 3 18198 13388
/ 0
selector_1_0_0 3 18518 13804
/ 0
output 3 18678 13804
_I0/chip/read_only_memory/ptype3east/bit3 rom_mux4 0
selector_1_0_1 2 18118 15604
/ 0
vss 2 18118 15819
/ 0
vdd 2 18118 15325
/ 0
input_1 3 18358 15364
/ 0
input_3 3 18398 15780
/ 0
input_2 3 18238 15780
/ 0
input_4 3 18198 15364
/ 0
selector_1_0_0 3 18518 15780
/ 0
output 3 18678 15780
_I0/chip/read_only_memory/ptype3west/bit3 rom_mux4 0
selector_1_0_1 2 18118 14616
/ 0
vss 2 18118 14831
/ 0
vdd 2 18118 14337
/ 0
input_1 3 18358 14376
/ 0
input_3 3 18398 14792
/ 0
input_2 3 18238 14792
/ 0
input_4 3 18198 14376
/ 0
selector_1_0_0 3 18518 14792
/ 0
output 3 18678 14792
_I0/chip/read_only_memory/ptype2northsouth/bit3 rom_mux4 0
selector_1_0_1 2 22198 17580
/ 0
vss 2 22198 17795
/ 0
vdd 2 22198 17301
/ 0
input_1 3 22438 17340
/ 0
input_3 3 22478 17756
/ 0
input_2 3 22318 17756
/ 0
input_4 3 22278 17340
/ 0
selector_1_0_0 3 22598 17756
/ 0
output 3 22758 17756
_I0/chip/read_only_memory/ptype2eastwest/bit3 rom_mux4 0
selector_1_0_1 2 20838 17580
/ 0
vss 2 20838 17795
/ 0
vdd 2 20838 17301
/ 0
input_1 3 21078 17340
/ 0
input_3 3 21118 17756
/ 0
input_2 3 20958 17756
/ 0
input_4 3 20918 17340
/ 0
selector_1_0_0 3 21238 17756
/ 0
output 3 21398 17756
_I0/chip/read_only_memory/subresult1/bit3 rom_mux4 0
selector_1_0_1 2 19558 19556
/ 0
vss 2 19558 19771
/ 0
vdd 2 19558 19277
/ 0
input_1 3 19798 19316
/ 0
input_3 3 19838 19732
/ 0
input_2 3 19678 19732
/ 0
input_4 3 19638 19316
/ 0
selector_1_0_0 3 19958 19732
/ 0
output 3 20118 19732
_I0/chip/read_only_memory/ptype1/bit3 rom_mux4 0
selector_1_0_1 2 18118 17580
/ 0
vss 2 18118 17795
/ 0
vdd 2 18118 17301
/ 0
input_1 3 18358 17340
/ 0
input_3 3 18398 17756
/ 0
input_2 3 18238 17756
/ 0
input_4 3 18198 17340
/ 0
selector_1_0_0 3 18518 17756
/ 0
output 3 18678 17756
_I0/chip/read_only_memory/ptype4north/bit3 rom_mux4 0
selector_1_0_1 2 19478 12640
/ 0
vss 2 19478 12855
/ 0
vdd 2 19478 12361
/ 0
input_1 3 19718 12400
/ 0
input_3 3 19758 12816
/ 0
input_2 3 19598 12816
/ 0
input_4 3 19558 12400
/ 0
selector_1_0_0 3 19878 12816
/ 0
output 3 20038 12816
_I0/chip/read_only_memory/ptype4east/bit3 rom_mux4 0
selector_1_0_1 2 19478 13628
/ 0
vss 2 19478 13843
/ 0
vdd 2 19478 13349
/ 0
input_1 3 19718 13388
/ 0
input_3 3 19758 13804
/ 0
input_2 3 19598 13804
/ 0
input_4 3 19558 13388
/ 0
selector_1_0_0 3 19878 13804
/ 0
output 3 20038 13804
_I0/chip/read_only_memory/ptype4/bit3 rom_mux4 0
selector_1_0_1 2 19478 16592
/ 0
vss 2 19478 16807
/ 0
vdd 2 19478 16313
/ 0
input_1 3 19718 16352
/ 0
input_3 3 19758 16768
/ 0
input_2 3 19598 16768
/ 0
input_4 3 19558 16352
/ 0
selector_1_0_0 3 19878 16768
/ 0
output 3 20038 16768
_I0/chip/read_only_memory/ptype4west/bit3 rom_mux4 0
selector_1_0_1 2 19478 15604
/ 0
vss 2 19478 15819
/ 0
vdd 2 19478 15325
/ 0
input_1 3 19718 15364
/ 0
input_3 3 19758 15780
/ 0
input_2 3 19598 15780
/ 0
input_4 3 19558 15364
/ 0
selector_1_0_0 3 19878 15780
/ 0
output 3 20038 15780
_I0/chip/read_only_memory/ptype7west/bit3 rom_mux4 0
selector_1_0_1 2 23558 15604
/ 0
vss 2 23558 15819
/ 0
vdd 2 23558 15325
/ 0
input_1 3 23798 15364
/ 0
input_3 3 23838 15780
/ 0
input_2 3 23678 15780
/ 0
input_4 3 23638 15364
/ 0
selector_1_0_0 3 23958 15780
/ 0
output 3 24118 15780
_I0/chip/read_only_memory/ptype4south/bit3 rom_mux4 0
selector_1_0_1 2 19478 14616
/ 0
vss 2 19478 14831
/ 0
vdd 2 19478 14337
/ 0
input_1 3 19718 14376
/ 0
input_3 3 19758 14792
/ 0
input_2 3 19598 14792
/ 0
input_4 3 19558 14376
/ 0
selector_1_0_0 3 19878 14792
/ 0
output 3 20038 14792
_I0/chip/read_only_memory/ptype6/bit3 rom_mux4 0
selector_1_0_1 2 22198 16592
/ 0
vss 2 22198 16807
/ 0
vdd 2 22198 16313
/ 0
input_1 3 22438 16352
/ 0
input_3 3 22478 16768
/ 0
input_2 3 22318 16768
/ 0
input_4 3 22278 16352
/ 0
selector_1_0_0 3 22598 16768
/ 0
output 3 22758 16768
_I0/chip/read_only_memory/ptype6south/bit3 rom_mux4 0
selector_1_0_1 2 22198 14616
/ 0
vss 2 22198 14831
/ 0
vdd 2 22198 14337
/ 0
input_1 3 22438 14376
/ 0
input_3 3 22478 14792
/ 0
input_2 3 22318 14792
/ 0
input_4 3 22278 14376
/ 0
selector_1_0_0 3 22598 14792
/ 0
output 3 22758 14792
_I0/chip/read_only_memory/ptype6east/bit3 rom_mux4 0
selector_1_0_1 2 22198 13628
/ 0
vss 2 22198 13843
/ 0
vdd 2 22198 13349
/ 0
input_1 3 22438 13388
/ 0
input_3 3 22478 13804
/ 0
input_2 3 22318 13804
/ 0
input_4 3 22278 13388
/ 0
selector_1_0_0 3 22598 13804
/ 0
output 3 22758 13804
_I0/chip/read_only_memory/ptype6west/bit3 rom_mux4 0
selector_1_0_1 2 22198 15604
/ 0
vss 2 22198 15819
/ 0
vdd 2 22198 15325
/ 0
input_1 3 22438 15364
/ 0
input_3 3 22478 15780
/ 0
input_2 3 22318 15780
/ 0
input_4 3 22278 15364
/ 0
selector_1_0_0 3 22598 15780
/ 0
output 3 22758 15780
_I0/chip/read_only_memory/ptype6north/bit3 rom_mux4 0
selector_1_0_1 2 22198 12640
/ 0
vss 2 22198 12855
/ 0
vdd 2 22198 12361
/ 0
input_1 3 22438 12400
/ 0
input_3 3 22478 12816
/ 0
input_2 3 22318 12816
/ 0
input_4 3 22278 12400
/ 0
selector_1_0_0 3 22598 12816
/ 0
output 3 22758 12816
_I0/chip/read_only_memory/ptype5north/bit2 rom_mux4 0
selector_1_0_1 2 20198 12640
/ 0
vss 2 20198 12855
/ 0
vdd 2 20198 12361
/ 0
input_1 3 20438 12400
/ 0
input_3 3 20478 12816
/ 0
input_2 3 20318 12816
/ 0
input_4 3 20278 12400
/ 0
selector_1_0_0 3 20598 12816
/ 0
output 3 20758 12816
_I0/chip/read_only_memory/ptype5/bit2 rom_mux4 0
selector_1_0_1 2 20198 16592
/ 0
vss 2 20198 16807
/ 0
vdd 2 20198 16313
/ 0
input_1 3 20438 16352
/ 0
input_3 3 20478 16768
/ 0
input_2 3 20318 16768
/ 0
input_4 3 20278 16352
/ 0
selector_1_0_0 3 20598 16768
/ 0
output 3 20758 16768
_I0/chip/read_only_memory/ptype5east/bit2 rom_mux4 0
selector_1_0_1 2 20198 15604
/ 0
vss 2 20198 15819
/ 0
vdd 2 20198 15325
/ 0
input_1 3 20438 15364
/ 0
input_3 3 20478 15780
/ 0
input_2 3 20318 15780
/ 0
input_4 3 20278 15364
/ 0
selector_1_0_0 3 20598 15780
/ 0
output 3 20758 15780
_I0/chip/read_only_memory/ptype5west/bit2 rom_mux4 0
selector_1_0_1 2 20198 14616
/ 0
vss 2 20198 14831
/ 0
vdd 2 20198 14337
/ 0
input_1 3 20438 14376
/ 0
input_3 3 20478 14792
/ 0
input_2 3 20318 14792
/ 0
input_4 3 20278 14376
/ 0
selector_1_0_0 3 20598 14792
/ 0
output 3 20758 14792
_I0/chip/read_only_memory/ptype3north/bit2 rom_mux4 0
selector_1_0_1 2 17478 12640
/ 0
vss 2 17478 12855
/ 0
vdd 2 17478 12361
/ 0
input_1 3 17718 12400
/ 0
input_3 3 17758 12816
/ 0
input_2 3 17598 12816
/ 0
input_4 3 17558 12400
/ 0
selector_1_0_0 3 17878 12816
/ 0
output 3 18038 12816
_I0/chip/read_only_memory/subresult2/bit2 rom_mux4 0
selector_1_0_1 2 21558 19556
/ 0
vss 2 21558 19771
/ 0
vdd 2 21558 19277
/ 0
input_1 3 21798 19316
/ 0
input_3 3 21838 19732
/ 0
input_2 3 21678 19732
/ 0
input_4 3 21638 19316
/ 0
selector_1_0_0 3 21958 19732
/ 0
output 3 22118 19732
_I0/chip/read_only_memory/ptype7east/bit2 rom_mux4 0
selector_1_0_1 2 22918 14616
/ 0
vss 2 22918 14831
/ 0
vdd 2 22918 14337
/ 0
input_1 3 23158 14376
/ 0
input_3 3 23198 14792
/ 0
input_2 3 23038 14792
/ 0
input_4 3 22998 14376
/ 0
selector_1_0_0 3 23318 14792
/ 0
output 3 23478 14792
_I0/chip/read_only_memory/ptype7/bit2 rom_mux4 0
selector_1_0_1 2 22918 16592
/ 0
vss 2 22918 16807
/ 0
vdd 2 22918 16313
/ 0
input_1 3 23158 16352
/ 0
input_3 3 23198 16768
/ 0
input_2 3 23038 16768
/ 0
input_4 3 22998 16352
/ 0
selector_1_0_0 3 23318 16768
/ 0
output 3 23478 16768
_I0/chip/read_only_memory/ptype7south/bit2 rom_mux4 0
selector_1_0_1 2 22918 12640
/ 0
vss 2 22918 12855
/ 0
vdd 2 22918 12361
/ 0
input_1 3 23158 12400
/ 0
input_3 3 23198 12816
/ 0
input_2 3 23038 12816
/ 0
input_4 3 22998 12400
/ 0
selector_1_0_0 3 23318 12816
/ 0
output 3 23478 12816
_I0/chip/read_only_memory/ptype7north/bit2 rom_mux4 0
selector_1_0_1 2 22918 13628
/ 0
vss 2 22918 13843
/ 0
vdd 2 22918 13349
/ 0
input_1 3 23158 13388
/ 0
input_3 3 23198 13804
/ 0
input_2 3 23038 13804
/ 0
input_4 3 22998 13388
/ 0
selector_1_0_0 3 23318 13804
/ 0
output 3 23478 13804
_I0/chip/read_only_memory/ptype5south/bit2 rom_mux4 0
selector_1_0_1 2 20198 13628
/ 0
vss 2 20198 13843
/ 0
vdd 2 20198 13349
/ 0
input_1 3 20438 13388
/ 0
input_3 3 20478 13804
/ 0
input_2 3 20318 13804
/ 0
input_4 3 20278 13388
/ 0
selector_1_0_0 3 20598 13804
/ 0
output 3 20758 13804
_I0/chip/read_only_memory/ptype3/bit2 rom_mux4 0
selector_1_0_1 2 17478 16592
/ 0
vss 2 17478 16807
/ 0
vdd 2 17478 16313
/ 0
input_1 3 17718 16352
/ 0
input_3 3 17758 16768
/ 0
input_2 3 17598 16768
/ 0
input_4 3 17558 16352
/ 0
selector_1_0_0 3 17878 16768
/ 0
output 3 18038 16768
_I0/chip/read_only_memory/ptype3south/bit2 rom_mux4 0
selector_1_0_1 2 17478 13628
/ 0
vss 2 17478 13843
/ 0
vdd 2 17478 13349
/ 0
input_1 3 17718 13388
/ 0
input_3 3 17758 13804
/ 0
input_2 3 17598 13804
/ 0
input_4 3 17558 13388
/ 0
selector_1_0_0 3 17878 13804
/ 0
output 3 18038 13804
_I0/chip/read_only_memory/ptype3east/bit2 rom_mux4 0
selector_1_0_1 2 17478 15604
/ 0
vss 2 17478 15819
/ 0
vdd 2 17478 15325
/ 0
input_1 3 17718 15364
/ 0
input_3 3 17758 15780
/ 0
input_2 3 17598 15780
/ 0
input_4 3 17558 15364
/ 0
selector_1_0_0 3 17878 15780
/ 0
output 3 18038 15780
_I0/chip/read_only_memory/ptype3west/bit2 rom_mux4 0
selector_1_0_1 2 17478 14616
/ 0
vss 2 17478 14831
/ 0
vdd 2 17478 14337
/ 0
input_1 3 17718 14376
/ 0
input_3 3 17758 14792
/ 0
input_2 3 17598 14792
/ 0
input_4 3 17558 14376
/ 0
selector_1_0_0 3 17878 14792
/ 0
output 3 18038 14792
_I0/chip/read_only_memory/ptype2northsouth/bit2 rom_mux4 0
selector_1_0_1 2 21558 17580
/ 0
vss 2 21558 17795
/ 0
vdd 2 21558 17301
/ 0
input_1 3 21798 17340
/ 0
input_3 3 21838 17756
/ 0
input_2 3 21678 17756
/ 0
input_4 3 21638 17340
/ 0
selector_1_0_0 3 21958 17756
/ 0
output 3 22118 17756
_I0/chip/read_only_memory/ptype2eastwest/bit2 rom_mux4 0
selector_1_0_1 2 20198 17580
/ 0
vss 2 20198 17795
/ 0
vdd 2 20198 17301
/ 0
input_1 3 20438 17340
/ 0
input_3 3 20478 17756
/ 0
input_2 3 20318 17756
/ 0
input_4 3 20278 17340
/ 0
selector_1_0_0 3 20598 17756
/ 0
output 3 20758 17756
_I0/chip/read_only_memory/subresult1/bit2 rom_mux4 0
selector_1_0_1 2 18918 19556
/ 0
vss 2 18918 19771
/ 0
vdd 2 18918 19277
/ 0
input_1 3 19158 19316
/ 0
input_3 3 19198 19732
/ 0
input_2 3 19038 19732
/ 0
input_4 3 18998 19316
/ 0
selector_1_0_0 3 19318 19732
/ 0
output 3 19478 19732
_I0/chip/read_only_memory/ptype1/bit2 rom_mux4 0
selector_1_0_1 2 17478 17580
/ 0
vss 2 17478 17795
/ 0
vdd 2 17478 17301
/ 0
input_1 3 17718 17340
/ 0
input_3 3 17758 17756
/ 0
input_2 3 17598 17756
/ 0
input_4 3 17558 17340
/ 0
selector_1_0_0 3 17878 17756
/ 0
output 3 18038 17756
_I0/chip/read_only_memory/ptype4north/bit2 rom_mux4 0
selector_1_0_1 2 18838 12640
/ 0
vss 2 18838 12855
/ 0
vdd 2 18838 12361
/ 0
input_1 3 19078 12400
/ 0
input_3 3 19118 12816
/ 0
input_2 3 18958 12816
/ 0
input_4 3 18918 12400
/ 0
selector_1_0_0 3 19238 12816
/ 0
output 3 19398 12816
_I0/chip/read_only_memory/ptype4east/bit2 rom_mux4 0
selector_1_0_1 2 18838 13628
/ 0
vss 2 18838 13843
/ 0
vdd 2 18838 13349
/ 0
input_1 3 19078 13388
/ 0
input_3 3 19118 13804
/ 0
input_2 3 18958 13804
/ 0
input_4 3 18918 13388
/ 0
selector_1_0_0 3 19238 13804
/ 0
output 3 19398 13804
_I0/chip/read_only_memory/ptype4/bit2 rom_mux4 0
selector_1_0_1 2 18838 16592
/ 0
vss 2 18838 16807
/ 0
vdd 2 18838 16313
/ 0
input_1 3 19078 16352
/ 0
input_3 3 19118 16768
/ 0
input_2 3 18958 16768
/ 0
input_4 3 18918 16352
/ 0
selector_1_0_0 3 19238 16768
/ 0
output 3 19398 16768
_I0/chip/read_only_memory/ptype4west/bit2 rom_mux4 0
selector_1_0_1 2 18838 15604
/ 0
vss 2 18838 15819
/ 0
vdd 2 18838 15325
/ 0
input_1 3 19078 15364
/ 0
input_3 3 19118 15780
/ 0
input_2 3 18958 15780
/ 0
input_4 3 18918 15364
/ 0
selector_1_0_0 3 19238 15780
/ 0
output 3 19398 15780
_I0/chip/read_only_memory/ptype7west/bit2 rom_mux4 0
selector_1_0_1 2 22918 15604
/ 0
vss 2 22918 15819
/ 0
vdd 2 22918 15325
/ 0
input_1 3 23158 15364
/ 0
input_3 3 23198 15780
/ 0
input_2 3 23038 15780
/ 0
input_4 3 22998 15364
/ 0
selector_1_0_0 3 23318 15780
/ 0
output 3 23478 15780
_I0/chip/read_only_memory/ptype4south/bit2 rom_mux4 0
selector_1_0_1 2 18838 14616
/ 0
vss 2 18838 14831
/ 0
vdd 2 18838 14337
/ 0
input_1 3 19078 14376
/ 0
input_3 3 19118 14792
/ 0
input_2 3 18958 14792
/ 0
input_4 3 18918 14376
/ 0
selector_1_0_0 3 19238 14792
/ 0
output 3 19398 14792
_I0/chip/read_only_memory/ptype6/bit2 rom_mux4 0
selector_1_0_1 2 21558 16592
/ 0
vss 2 21558 16807
/ 0
vdd 2 21558 16313
/ 0
input_1 3 21798 16352
/ 0
input_3 3 21838 16768
/ 0
input_2 3 21678 16768
/ 0
input_4 3 21638 16352
/ 0
selector_1_0_0 3 21958 16768
/ 0
output 3 22118 16768
_I0/chip/read_only_memory/ptype6south/bit2 rom_mux4 0
selector_1_0_1 2 21558 14616
/ 0
vss 2 21558 14831
/ 0
vdd 2 21558 14337
/ 0
input_1 3 21798 14376
/ 0
input_3 3 21838 14792
/ 0
input_2 3 21678 14792
/ 0
input_4 3 21638 14376
/ 0
selector_1_0_0 3 21958 14792
/ 0
output 3 22118 14792
_I0/chip/read_only_memory/ptype6east/bit2 rom_mux4 0
selector_1_0_1 2 21558 13628
/ 0
vss 2 21558 13843
/ 0
vdd 2 21558 13349
/ 0
input_1 3 21798 13388
/ 0
input_3 3 21838 13804
/ 0
input_2 3 21678 13804
/ 0
input_4 3 21638 13388
/ 0
selector_1_0_0 3 21958 13804
/ 0
output 3 22118 13804
_I0/chip/read_only_memory/ptype6west/bit2 rom_mux4 0
selector_1_0_1 2 21558 15604
/ 0
vss 2 21558 15819
/ 0
vdd 2 21558 15325
/ 0
input_1 3 21798 15364
/ 0
input_3 3 21838 15780
/ 0
input_2 3 21678 15780
/ 0
input_4 3 21638 15364
/ 0
selector_1_0_0 3 21958 15780
/ 0
output 3 22118 15780
_I0/chip/read_only_memory/ptype6north/bit2 rom_mux4 0
selector_1_0_1 2 21558 12640
/ 0
vss 2 21558 12855
/ 0
vdd 2 21558 12361
/ 0
input_1 3 21798 12400
/ 0
input_3 3 21838 12816
/ 0
input_2 3 21678 12816
/ 0
input_4 3 21638 12400
/ 0
selector_1_0_0 3 21958 12816
/ 0
output 3 22118 12816
_I0/chip/read_only_memory/ptype5north/bit1 rom_mux4 0
selector_1_0_1 2 20838 12082
/ 0
vss 2 20838 11867
/ 0
vdd 2 20838 12361
/ 0
input_1 3 21078 12322
/ 0
input_3 3 21118 11906
/ 0
input_2 3 20958 11906
/ 0
input_4 3 20918 12322
/ 0
selector_1_0_0 3 21238 11906
/ 0
output 3 21398 11906
_I0/chip/read_only_memory/ptype5/bit1 rom_mux4 0
selector_1_0_1 2 20838 16034
/ 0
vss 2 20838 15819
/ 0
vdd 2 20838 16313
/ 0
input_1 3 21078 16274
/ 0
input_3 3 21118 15858
/ 0
input_2 3 20958 15858
/ 0
input_4 3 20918 16274
/ 0
selector_1_0_0 3 21238 15858
/ 0
output 3 21398 15858
_I0/chip/read_only_memory/ptype5east/bit1 rom_mux4 0
selector_1_0_1 2 20838 15046
/ 0
vss 2 20838 14831
/ 0
vdd 2 20838 15325
/ 0
input_1 3 21078 15286
/ 0
input_3 3 21118 14870
/ 0
input_2 3 20958 14870
/ 0
input_4 3 20918 15286
/ 0
selector_1_0_0 3 21238 14870
/ 0
output 3 21398 14870
_I0/chip/read_only_memory/ptype5west/bit1 rom_mux4 0
selector_1_0_1 2 20838 14058
/ 0
vss 2 20838 13843
/ 0
vdd 2 20838 14337
/ 0
input_1 3 21078 14298
/ 0
input_3 3 21118 13882
/ 0
input_2 3 20958 13882
/ 0
input_4 3 20918 14298
/ 0
selector_1_0_0 3 21238 13882
/ 0
output 3 21398 13882
_I0/chip/read_only_memory/ptype3north/bit1 rom_mux4 0
selector_1_0_1 2 18118 12082
/ 0
vss 2 18118 11867
/ 0
vdd 2 18118 12361
/ 0
input_1 3 18358 12322
/ 0
input_3 3 18398 11906
/ 0
input_2 3 18238 11906
/ 0
input_4 3 18198 12322
/ 0
selector_1_0_0 3 18518 11906
/ 0
output 3 18678 11906
_I0/chip/read_only_memory/subresult2/bit1 rom_mux4 0
selector_1_0_1 2 22198 18998
/ 0
vss 2 22198 18783
/ 0
vdd 2 22198 19277
/ 0
input_1 3 22438 19238
/ 0
input_3 3 22478 18822
/ 0
input_2 3 22318 18822
/ 0
input_4 3 22278 19238
/ 0
selector_1_0_0 3 22598 18822
/ 0
output 3 22758 18822
_I0/chip/read_only_memory/ptype7east/bit1 rom_mux4 0
selector_1_0_1 2 23558 14058
/ 0
vss 2 23558 13843
/ 0
vdd 2 23558 14337
/ 0
input_1 3 23798 14298
/ 0
input_3 3 23838 13882
/ 0
input_2 3 23678 13882
/ 0
input_4 3 23638 14298
/ 0
selector_1_0_0 3 23958 13882
/ 0
output 3 24118 13882
_I0/chip/read_only_memory/ptype7/bit1 rom_mux4 0
selector_1_0_1 2 23558 16034
/ 0
vss 2 23558 15819
/ 0
vdd 2 23558 16313
/ 0
input_1 3 23798 16274
/ 0
input_3 3 23838 15858
/ 0
input_2 3 23678 15858
/ 0
input_4 3 23638 16274
/ 0
selector_1_0_0 3 23958 15858
/ 0
output 3 24118 15858
_I0/chip/read_only_memory/ptype7south/bit1 rom_mux4 0
selector_1_0_1 2 23558 12082
/ 0
vss 2 23558 11867
/ 0
vdd 2 23558 12361
/ 0
input_1 3 23798 12322
/ 0
input_3 3 23838 11906
/ 0
input_2 3 23678 11906
/ 0
input_4 3 23638 12322
/ 0
selector_1_0_0 3 23958 11906
/ 0
output 3 24118 11906
_I0/chip/read_only_memory/ptype7north/bit1 rom_mux4 0
selector_1_0_1 2 23558 13070
/ 0
vss 2 23558 12855
/ 0
vdd 2 23558 13349
/ 0
input_1 3 23798 13310
/ 0
input_3 3 23838 12894
/ 0
input_2 3 23678 12894
/ 0
input_4 3 23638 13310
/ 0
selector_1_0_0 3 23958 12894
/ 0
output 3 24118 12894
_I0/chip/read_only_memory/ptype5south/bit1 rom_mux4 0
selector_1_0_1 2 20838 13070
/ 0
vss 2 20838 12855
/ 0
vdd 2 20838 13349
/ 0
input_1 3 21078 13310
/ 0
input_3 3 21118 12894
/ 0
input_2 3 20958 12894
/ 0
input_4 3 20918 13310
/ 0
selector_1_0_0 3 21238 12894
/ 0
output 3 21398 12894
_I0/chip/read_only_memory/ptype3/bit1 rom_mux4 0
selector_1_0_1 2 18118 16034
/ 0
vss 2 18118 15819
/ 0
vdd 2 18118 16313
/ 0
input_1 3 18358 16274
/ 0
input_3 3 18398 15858
/ 0
input_2 3 18238 15858
/ 0
input_4 3 18198 16274
/ 0
selector_1_0_0 3 18518 15858
/ 0
output 3 18678 15858
_I0/chip/read_only_memory/ptype3south/bit1 rom_mux4 0
selector_1_0_1 2 18118 13070
/ 0
vss 2 18118 12855
/ 0
vdd 2 18118 13349
/ 0
input_1 3 18358 13310
/ 0
input_3 3 18398 12894
/ 0
input_2 3 18238 12894
/ 0
input_4 3 18198 13310
/ 0
selector_1_0_0 3 18518 12894
/ 0
output 3 18678 12894
_I0/chip/read_only_memory/ptype3east/bit1 rom_mux4 0
selector_1_0_1 2 18118 15046
/ 0
vss 2 18118 14831
/ 0
vdd 2 18118 15325
/ 0
input_1 3 18358 15286
/ 0
input_3 3 18398 14870
/ 0
input_2 3 18238 14870
/ 0
input_4 3 18198 15286
/ 0
selector_1_0_0 3 18518 14870
/ 0
output 3 18678 14870
_I0/chip/read_only_memory/ptype3west/bit1 rom_mux4 0
selector_1_0_1 2 18118 14058
/ 0
vss 2 18118 13843
/ 0
vdd 2 18118 14337
/ 0
input_1 3 18358 14298
/ 0
input_3 3 18398 13882
/ 0
input_2 3 18238 13882
/ 0
input_4 3 18198 14298
/ 0
selector_1_0_0 3 18518 13882
/ 0
output 3 18678 13882
_I0/chip/read_only_memory/ptype2northsouth/bit1 rom_mux4 0
selector_1_0_1 2 22198 17022
/ 0
vss 2 22198 16807
/ 0
vdd 2 22198 17301
/ 0
input_1 3 22438 17262
/ 0
input_3 3 22478 16846
/ 0
input_2 3 22318 16846
/ 0
input_4 3 22278 17262
/ 0
selector_1_0_0 3 22598 16846
/ 0
output 3 22758 16846
_I0/chip/read_only_memory/ptype2eastwest/bit1 rom_mux4 0
selector_1_0_1 2 20838 17022
/ 0
vss 2 20838 16807
/ 0
vdd 2 20838 17301
/ 0
input_1 3 21078 17262
/ 0
input_3 3 21118 16846
/ 0
input_2 3 20958 16846
/ 0
input_4 3 20918 17262
/ 0
selector_1_0_0 3 21238 16846
/ 0
output 3 21398 16846
_I0/chip/read_only_memory/subresult1/bit1 rom_mux4 0
selector_1_0_1 2 19558 18998
/ 0
vss 2 19558 18783
/ 0
vdd 2 19558 19277
/ 0
input_1 3 19798 19238
/ 0
input_3 3 19838 18822
/ 0
input_2 3 19678 18822
/ 0
input_4 3 19638 19238
/ 0
selector_1_0_0 3 19958 18822
/ 0
output 3 20118 18822
_I0/chip/read_only_memory/ptype1/bit1 rom_mux4 0
selector_1_0_1 2 18118 17022
/ 0
vss 2 18118 16807
/ 0
vdd 2 18118 17301
/ 0
input_1 3 18358 17262
/ 0
input_3 3 18398 16846
/ 0
input_2 3 18238 16846
/ 0
input_4 3 18198 17262
/ 0
selector_1_0_0 3 18518 16846
/ 0
output 3 18678 16846
_I0/chip/read_only_memory/ptype4north/bit1 rom_mux4 0
selector_1_0_1 2 19478 12082
/ 0
vss 2 19478 11867
/ 0
vdd 2 19478 12361
/ 0
input_1 3 19718 12322
/ 0
input_3 3 19758 11906
/ 0
input_2 3 19598 11906
/ 0
input_4 3 19558 12322
/ 0
selector_1_0_0 3 19878 11906
/ 0
output 3 20038 11906
_I0/chip/read_only_memory/ptype4east/bit1 rom_mux4 0
selector_1_0_1 2 19478 13070
/ 0
vss 2 19478 12855
/ 0
vdd 2 19478 13349
/ 0
input_1 3 19718 13310
/ 0
input_3 3 19758 12894
/ 0
input_2 3 19598 12894
/ 0
input_4 3 19558 13310
/ 0
selector_1_0_0 3 19878 12894
/ 0
output 3 20038 12894
_I0/chip/read_only_memory/ptype4/bit1 rom_mux4 0
selector_1_0_1 2 19478 16034
/ 0
vss 2 19478 15819
/ 0
vdd 2 19478 16313
/ 0
input_1 3 19718 16274
/ 0
input_3 3 19758 15858
/ 0
input_2 3 19598 15858
/ 0
input_4 3 19558 16274
/ 0
selector_1_0_0 3 19878 15858
/ 0
output 3 20038 15858
_I0/chip/read_only_memory/ptype4west/bit1 rom_mux4 0
selector_1_0_1 2 19478 15046
/ 0
vss 2 19478 14831
/ 0
vdd 2 19478 15325
/ 0
input_1 3 19718 15286
/ 0
input_3 3 19758 14870
/ 0
input_2 3 19598 14870
/ 0
input_4 3 19558 15286
/ 0
selector_1_0_0 3 19878 14870
/ 0
output 3 20038 14870
_I0/chip/read_only_memory/ptype7west/bit1 rom_mux4 0
selector_1_0_1 2 23558 15046
/ 0
vss 2 23558 14831
/ 0
vdd 2 23558 15325
/ 0
input_1 3 23798 15286
/ 0
input_3 3 23838 14870
/ 0
input_2 3 23678 14870
/ 0
input_4 3 23638 15286
/ 0
selector_1_0_0 3 23958 14870
/ 0
output 3 24118 14870
_I0/chip/read_only_memory/ptype4south/bit1 rom_mux4 0
selector_1_0_1 2 19478 14058
/ 0
vss 2 19478 13843
/ 0
vdd 2 19478 14337
/ 0
input_1 3 19718 14298
/ 0
input_3 3 19758 13882
/ 0
input_2 3 19598 13882
/ 0
input_4 3 19558 14298
/ 0
selector_1_0_0 3 19878 13882
/ 0
output 3 20038 13882
_I0/chip/read_only_memory/ptype6/bit1 rom_mux4 0
selector_1_0_1 2 22198 16034
/ 0
vss 2 22198 15819
/ 0
vdd 2 22198 16313
/ 0
input_1 3 22438 16274
/ 0
input_3 3 22478 15858
/ 0
input_2 3 22318 15858
/ 0
input_4 3 22278 16274
/ 0
selector_1_0_0 3 22598 15858
/ 0
output 3 22758 15858
_I0/chip/read_only_memory/ptype6south/bit1 rom_mux4 0
selector_1_0_1 2 22198 14058
/ 0
vss 2 22198 13843
/ 0
vdd 2 22198 14337
/ 0
input_1 3 22438 14298
/ 0
input_3 3 22478 13882
/ 0
input_2 3 22318 13882
/ 0
input_4 3 22278 14298
/ 0
selector_1_0_0 3 22598 13882
/ 0
output 3 22758 13882
_I0/chip/read_only_memory/ptype6east/bit1 rom_mux4 0
selector_1_0_1 2 22198 13070
/ 0
vss 2 22198 12855
/ 0
vdd 2 22198 13349
/ 0
input_1 3 22438 13310
/ 0
input_3 3 22478 12894
/ 0
input_2 3 22318 12894
/ 0
input_4 3 22278 13310
/ 0
selector_1_0_0 3 22598 12894
/ 0
output 3 22758 12894
_I0/chip/read_only_memory/ptype6west/bit1 rom_mux4 0
selector_1_0_1 2 22198 15046
/ 0
vss 2 22198 14831
/ 0
vdd 2 22198 15325
/ 0
input_1 3 22438 15286
/ 0
input_3 3 22478 14870
/ 0
input_2 3 22318 14870
/ 0
input_4 3 22278 15286
/ 0
selector_1_0_0 3 22598 14870
/ 0
output 3 22758 14870
_I0/chip/read_only_memory/ptype6north/bit1 rom_mux4 0
selector_1_0_1 2 22198 12082
/ 0
vss 2 22198 11867
/ 0
vdd 2 22198 12361
/ 0
input_1 3 22438 12322
/ 0
input_3 3 22478 11906
/ 0
input_2 3 22318 11906
/ 0
input_4 3 22278 12322
/ 0
selector_1_0_0 3 22598 11906
/ 0
output 3 22758 11906
_I0/chip/read_only_memory/ptype5north/bit4 rom_mux4 0
selector_1_0_1 2 20198 12082
/ 0
vss 2 20198 11867
/ 0
vdd 2 20198 12361
/ 0
input_1 3 20438 12322
/ 0
input_3 3 20478 11906
/ 0
input_2 3 20318 11906
/ 0
input_4 3 20278 12322
/ 0
selector_1_0_0 3 20598 11906
/ 0
output 3 20758 11906
_I0/chip/read_only_memory/ptype5/bit4 rom_mux4 0
selector_1_0_1 2 20198 16034
/ 0
vss 2 20198 15819
/ 0
vdd 2 20198 16313
/ 0
input_1 3 20438 16274
/ 0
input_3 3 20478 15858
/ 0
input_2 3 20318 15858
/ 0
input_4 3 20278 16274
/ 0
selector_1_0_0 3 20598 15858
/ 0
output 3 20758 15858
_I0/chip/read_only_memory/ptype5east/bit4 rom_mux4 0
selector_1_0_1 2 20198 15046
/ 0
vss 2 20198 14831
/ 0
vdd 2 20198 15325
/ 0
input_1 3 20438 15286
/ 0
input_3 3 20478 14870
/ 0
input_2 3 20318 14870
/ 0
input_4 3 20278 15286
/ 0
selector_1_0_0 3 20598 14870
/ 0
output 3 20758 14870
_I0/chip/read_only_memory/ptype5west/bit4 rom_mux4 0
selector_1_0_1 2 20198 14058
/ 0
vss 2 20198 13843
/ 0
vdd 2 20198 14337
/ 0
input_1 3 20438 14298
/ 0
input_3 3 20478 13882
/ 0
input_2 3 20318 13882
/ 0
input_4 3 20278 14298
/ 0
selector_1_0_0 3 20598 13882
/ 0
output 3 20758 13882
_I0/chip/read_only_memory/ptype3north/bit4 rom_mux4 0
selector_1_0_1 2 17478 12082
/ 0
vss 2 17478 11867
/ 0
vdd 2 17478 12361
/ 0
input_1 3 17718 12322
/ 0
input_3 3 17758 11906
/ 0
input_2 3 17598 11906
/ 0
input_4 3 17558 12322
/ 0
selector_1_0_0 3 17878 11906
/ 0
output 3 18038 11906
_I0/chip/read_only_memory/subresult2/bit4 rom_mux4 0
selector_1_0_1 2 21558 18998
/ 0
vss 2 21558 18783
/ 0
vdd 2 21558 19277
/ 0
input_1 3 21798 19238
/ 0
input_3 3 21838 18822
/ 0
input_2 3 21678 18822
/ 0
input_4 3 21638 19238
/ 0
selector_1_0_0 3 21958 18822
/ 0
output 3 22118 18822
_I0/chip/read_only_memory/ptype7east/bit4 rom_mux4 0
selector_1_0_1 2 22918 14058
/ 0
vss 2 22918 13843
/ 0
vdd 2 22918 14337
/ 0
input_1 3 23158 14298
/ 0
input_3 3 23198 13882
/ 0
input_2 3 23038 13882
/ 0
input_4 3 22998 14298
/ 0
selector_1_0_0 3 23318 13882
/ 0
output 3 23478 13882
_I0/chip/read_only_memory/ptype7/bit4 rom_mux4 0
selector_1_0_1 2 22918 16034
/ 0
vss 2 22918 15819
/ 0
vdd 2 22918 16313
/ 0
input_1 3 23158 16274
/ 0
input_3 3 23198 15858
/ 0
input_2 3 23038 15858
/ 0
input_4 3 22998 16274
/ 0
selector_1_0_0 3 23318 15858
/ 0
output 3 23478 15858
_I0/chip/read_only_memory/ptype7south/bit4 rom_mux4 0
selector_1_0_1 2 22918 12082
/ 0
vss 2 22918 11867
/ 0
vdd 2 22918 12361
/ 0
input_1 3 23158 12322
/ 0
input_3 3 23198 11906
/ 0
input_2 3 23038 11906
/ 0
input_4 3 22998 12322
/ 0
selector_1_0_0 3 23318 11906
/ 0
output 3 23478 11906
_I0/chip/read_only_memory/ptype7north/bit4 rom_mux4 0
selector_1_0_1 2 22918 13070
/ 0
vss 2 22918 12855
/ 0
vdd 2 22918 13349
/ 0
input_1 3 23158 13310
/ 0
input_3 3 23198 12894
/ 0
input_2 3 23038 12894
/ 0
input_4 3 22998 13310
/ 0
selector_1_0_0 3 23318 12894
/ 0
output 3 23478 12894
_I0/chip/read_only_memory/ptype5south/bit4 rom_mux4 0
selector_1_0_1 2 20198 13070
/ 0
vss 2 20198 12855
/ 0
vdd 2 20198 13349
/ 0
input_1 3 20438 13310
/ 0
input_3 3 20478 12894
/ 0
input_2 3 20318 12894
/ 0
input_4 3 20278 13310
/ 0
selector_1_0_0 3 20598 12894
/ 0
output 3 20758 12894
_I0/chip/read_only_memory/ptype3/bit4 rom_mux4 0
selector_1_0_1 2 17478 16034
/ 0
vss 2 17478 15819
/ 0
vdd 2 17478 16313
/ 0
input_1 3 17718 16274
/ 0
input_3 3 17758 15858
/ 0
input_2 3 17598 15858
/ 0
input_4 3 17558 16274
/ 0
selector_1_0_0 3 17878 15858
/ 0
output 3 18038 15858
_I0/chip/read_only_memory/ptype3south/bit4 rom_mux4 0
selector_1_0_1 2 17478 13070
/ 0
vss 2 17478 12855
/ 0
vdd 2 17478 13349
/ 0
input_1 3 17718 13310
/ 0
input_3 3 17758 12894
/ 0
input_2 3 17598 12894
/ 0
input_4 3 17558 13310
/ 0
selector_1_0_0 3 17878 12894
/ 0
output 3 18038 12894
_I0/chip/read_only_memory/ptype3east/bit4 rom_mux4 0
selector_1_0_1 2 17478 15046
/ 0
vss 2 17478 14831
/ 0
vdd 2 17478 15325
/ 0
input_1 3 17718 15286
/ 0
input_3 3 17758 14870
/ 0
input_2 3 17598 14870
/ 0
input_4 3 17558 15286
/ 0
selector_1_0_0 3 17878 14870
/ 0
output 3 18038 14870
_I0/chip/read_only_memory/ptype3west/bit4 rom_mux4 0
selector_1_0_1 2 17478 14058
/ 0
vss 2 17478 13843
/ 0
vdd 2 17478 14337
/ 0
input_1 3 17718 14298
/ 0
input_3 3 17758 13882
/ 0
input_2 3 17598 13882
/ 0
input_4 3 17558 14298
/ 0
selector_1_0_0 3 17878 13882
/ 0
output 3 18038 13882
_I0/chip/read_only_memory/ptype2northsouth/bit4 rom_mux4 0
selector_1_0_1 2 21558 17022
/ 0
vss 2 21558 16807
/ 0
vdd 2 21558 17301
/ 0
input_1 3 21798 17262
/ 0
input_3 3 21838 16846
/ 0
input_2 3 21678 16846
/ 0
input_4 3 21638 17262
/ 0
selector_1_0_0 3 21958 16846
/ 0
output 3 22118 16846
_I0/chip/read_only_memory/ptype2eastwest/bit4 rom_mux4 0
selector_1_0_1 2 20198 17022
/ 0
vss 2 20198 16807
/ 0
vdd 2 20198 17301
/ 0
input_1 3 20438 17262
/ 0
input_3 3 20478 16846
/ 0
input_2 3 20318 16846
/ 0
input_4 3 20278 17262
/ 0
selector_1_0_0 3 20598 16846
/ 0
output 3 20758 16846
_I0/chip/read_only_memory/subresult1/bit4 rom_mux4 0
selector_1_0_1 2 18918 18998
/ 0
vss 2 18918 18783
/ 0
vdd 2 18918 19277
/ 0
input_1 3 19158 19238
/ 0
input_3 3 19198 18822
/ 0
input_2 3 19038 18822
/ 0
input_4 3 18998 19238
/ 0
selector_1_0_0 3 19318 18822
/ 0
output 3 19478 18822
_I0/chip/read_only_memory/ptype1/bit4 rom_mux4 0
selector_1_0_1 2 17478 17022
/ 0
vss 2 17478 16807
/ 0
vdd 2 17478 17301
/ 0
input_1 3 17718 17262
/ 0
input_3 3 17758 16846
/ 0
input_2 3 17598 16846
/ 0
input_4 3 17558 17262
/ 0
selector_1_0_0 3 17878 16846
/ 0
output 3 18038 16846
_I0/chip/read_only_memory/ptype4north/bit4 rom_mux4 0
selector_1_0_1 2 18838 12082
/ 0
vss 2 18838 11867
/ 0
vdd 2 18838 12361
/ 0
input_1 3 19078 12322
/ 0
input_3 3 19118 11906
/ 0
input_2 3 18958 11906
/ 0
input_4 3 18918 12322
/ 0
selector_1_0_0 3 19238 11906
/ 0
output 3 19398 11906
_I0/chip/read_only_memory/ptype4east/bit4 rom_mux4 0
selector_1_0_1 2 18838 13070
/ 0
vss 2 18838 12855
/ 0
vdd 2 18838 13349
/ 0
input_1 3 19078 13310
/ 0
input_3 3 19118 12894
/ 0
input_2 3 18958 12894
/ 0
input_4 3 18918 13310
/ 0
selector_1_0_0 3 19238 12894
/ 0
output 3 19398 12894
_I0/chip/read_only_memory/ptype4/bit4 rom_mux4 0
selector_1_0_1 2 18838 16034
/ 0
vss 2 18838 15819
/ 0
vdd 2 18838 16313
/ 0
input_1 3 19078 16274
/ 0
input_3 3 19118 15858
/ 0
input_2 3 18958 15858
/ 0
input_4 3 18918 16274
/ 0
selector_1_0_0 3 19238 15858
/ 0
output 3 19398 15858
_I0/chip/read_only_memory/ptype4west/bit4 rom_mux4 0
selector_1_0_1 2 18838 15046
/ 0
vss 2 18838 14831
/ 0
vdd 2 18838 15325
/ 0
input_1 3 19078 15286
/ 0
input_3 3 19118 14870
/ 0
input_2 3 18958 14870
/ 0
input_4 3 18918 15286
/ 0
selector_1_0_0 3 19238 14870
/ 0
output 3 19398 14870
_I0/chip/read_only_memory/ptype7west/bit4 rom_mux4 0
selector_1_0_1 2 22918 15046
/ 0
vss 2 22918 14831
/ 0
vdd 2 22918 15325
/ 0
input_1 3 23158 15286
/ 0
input_3 3 23198 14870
/ 0
input_2 3 23038 14870
/ 0
input_4 3 22998 15286
/ 0
selector_1_0_0 3 23318 14870
/ 0
output 3 23478 14870
_I0/chip/read_only_memory/ptype4south/bit4 rom_mux4 0
selector_1_0_1 2 18838 14058
/ 0
vss 2 18838 13843
/ 0
vdd 2 18838 14337
/ 0
input_1 3 19078 14298
/ 0
input_3 3 19118 13882
/ 0
input_2 3 18958 13882
/ 0
input_4 3 18918 14298
/ 0
selector_1_0_0 3 19238 13882
/ 0
output 3 19398 13882
_I0/chip/read_only_memory/ptype6/bit4 rom_mux4 0
selector_1_0_1 2 21558 16034
/ 0
vss 2 21558 15819
/ 0
vdd 2 21558 16313
/ 0
input_1 3 21798 16274
/ 0
input_3 3 21838 15858
/ 0
input_2 3 21678 15858
/ 0
input_4 3 21638 16274
/ 0
selector_1_0_0 3 21958 15858
/ 0
output 3 22118 15858
_I0/chip/read_only_memory/ptype6south/bit4 rom_mux4 0
selector_1_0_1 2 21558 14058
/ 0
vss 2 21558 13843
/ 0
vdd 2 21558 14337
/ 0
input_1 3 21798 14298
/ 0
input_3 3 21838 13882
/ 0
input_2 3 21678 13882
/ 0
input_4 3 21638 14298
/ 0
selector_1_0_0 3 21958 13882
/ 0
output 3 22118 13882
_I0/chip/read_only_memory/ptype6east/bit4 rom_mux4 0
selector_1_0_1 2 21558 13070
/ 0
vss 2 21558 12855
/ 0
vdd 2 21558 13349
/ 0
input_1 3 21798 13310
/ 0
input_3 3 21838 12894
/ 0
input_2 3 21678 12894
/ 0
input_4 3 21638 13310
/ 0
selector_1_0_0 3 21958 12894
/ 0
output 3 22118 12894
_I0/chip/read_only_memory/ptype6west/bit4 rom_mux4 0
selector_1_0_1 2 21558 15046
/ 0
vss 2 21558 14831
/ 0
vdd 2 21558 15325
/ 0
input_1 3 21798 15286
/ 0
input_3 3 21838 14870
/ 0
input_2 3 21678 14870
/ 0
input_4 3 21638 15286
/ 0
selector_1_0_0 3 21958 14870
/ 0
output 3 22118 14870
_I0/chip/read_only_memory/ptype6north/bit4 rom_mux4 0
selector_1_0_1 2 21558 12082
/ 0
vss 2 21558 11867
/ 0
vdd 2 21558 12361
/ 0
input_1 3 21798 12322
/ 0
input_3 3 21838 11906
/ 0
input_2 3 21678 11906
/ 0
input_4 3 21638 12322
/ 0
selector_1_0_0 3 21958 11906
/ 0
output 3 22118 11906
_I0/chip/read_only_memory/ptype5north rom_mux44 0
selector_1_0_1 2 20198 12082
/ 0
vss 2 20838 11867
/ 0
vdd 2 20838 12361
/ 0
data_1_3_0_0 3 21078 11906
/ 0
data_2_3_0_0 3 20958 11906
/ 0
data_3_3_0_0 3 21118 11906
/ 0
data_4_3_0_0 3 20918 11906
/ 0
selector_1_0_0 3 20598 11906
/ 0
output_3_0_0 3 21398 11906
/ 0
data_1_3_0_1 3 20438 12816
/ 0
data_2_3_0_1 3 20318 12816
/ 0
data_3_3_0_1 3 20478 12816
/ 0
data_4_3_0_1 3 20278 12816
/ 0
output_3_0_1 3 20758 12816
/ 0
data_1_3_0_2 3 21078 12816
/ 0
data_2_3_0_2 3 20958 12816
/ 0
data_3_3_0_2 3 21118 12816
/ 0
data_4_3_0_2 3 20918 12816
/ 0
output_3_0_2 3 21398 12816
/ 0
data_1_3_0_3 3 20438 11906
/ 0
data_2_3_0_3 3 20318 11906
/ 0
data_3_3_0_3 3 20478 11906
/ 0
data_4_3_0_3 3 20278 11906
/ 0
output_3_0_3 3 20758 11906
_I0/chip/read_only_memory/ptype5 rom_mux44 0
selector_1_0_1 2 20198 16034
/ 0
vss 2 20838 15819
/ 0
vdd 2 20838 16313
/ 0
data_1_3_0_0 3 21078 15858
/ 0
data_2_3_0_0 3 20958 15858
/ 0
data_3_3_0_0 3 21118 15858
/ 0
data_4_3_0_0 3 20918 15858
/ 0
selector_1_0_0 3 20598 15858
/ 0
output_3_0_0 3 21398 15858
/ 0
data_1_3_0_1 3 20438 16768
/ 0
data_2_3_0_1 3 20318 16768
/ 0
data_3_3_0_1 3 20478 16768
/ 0
data_4_3_0_1 3 20278 16768
/ 0
output_3_0_1 3 20758 16768
/ 0
data_1_3_0_2 3 21078 16768
/ 0
data_2_3_0_2 3 20958 16768
/ 0
data_3_3_0_2 3 21118 16768
/ 0
data_4_3_0_2 3 20918 16768
/ 0
output_3_0_2 3 21398 16768
/ 0
data_1_3_0_3 3 20438 15858
/ 0
data_2_3_0_3 3 20318 15858
/ 0
data_3_3_0_3 3 20478 15858
/ 0
data_4_3_0_3 3 20278 15858
/ 0
output_3_0_3 3 20758 15858
_I0/chip/read_only_memory/ptype5east rom_mux44 0
selector_1_0_1 2 20198 15046
/ 0
vss 2 20838 14831
/ 0
vdd 2 20838 15325
/ 0
data_1_3_0_0 3 21078 14870
/ 0
data_2_3_0_0 3 20958 14870
/ 0
data_3_3_0_0 3 21118 14870
/ 0
data_4_3_0_0 3 20918 14870
/ 0
selector_1_0_0 3 20598 14870
/ 0
output_3_0_0 3 21398 14870
/ 0
data_1_3_0_1 3 20438 15780
/ 0
data_2_3_0_1 3 20318 15780
/ 0
data_3_3_0_1 3 20478 15780
/ 0
data_4_3_0_1 3 20278 15780
/ 0
output_3_0_1 3 20758 15780
/ 0
data_1_3_0_2 3 21078 15780
/ 0
data_2_3_0_2 3 20958 15780
/ 0
data_3_3_0_2 3 21118 15780
/ 0
data_4_3_0_2 3 20918 15780
/ 0
output_3_0_2 3 21398 15780
/ 0
data_1_3_0_3 3 20438 14870
/ 0
data_2_3_0_3 3 20318 14870
/ 0
data_3_3_0_3 3 20478 14870
/ 0
data_4_3_0_3 3 20278 14870
/ 0
output_3_0_3 3 20758 14870
_I0/chip/read_only_memory/ptype5west rom_mux44 0
selector_1_0_1 2 20198 14058
/ 0
vss 2 20838 13843
/ 0
vdd 2 20838 14337
/ 0
data_1_3_0_0 3 21078 13882
/ 0
data_2_3_0_0 3 20958 13882
/ 0
data_3_3_0_0 3 21118 13882
/ 0
data_4_3_0_0 3 20918 13882
/ 0
selector_1_0_0 3 20598 13882
/ 0
output_3_0_0 3 21398 13882
/ 0
data_1_3_0_1 3 20438 14792
/ 0
data_2_3_0_1 3 20318 14792
/ 0
data_3_3_0_1 3 20478 14792
/ 0
data_4_3_0_1 3 20278 14792
/ 0
output_3_0_1 3 20758 14792
/ 0
data_1_3_0_2 3 21078 14792
/ 0
data_2_3_0_2 3 20958 14792
/ 0
data_3_3_0_2 3 21118 14792
/ 0
data_4_3_0_2 3 20918 14792
/ 0
output_3_0_2 3 21398 14792
/ 0
data_1_3_0_3 3 20438 13882
/ 0
data_2_3_0_3 3 20318 13882
/ 0
data_3_3_0_3 3 20478 13882
/ 0
data_4_3_0_3 3 20278 13882
/ 0
output_3_0_3 3 20758 13882
_I0/chip/read_only_memory/ptype3north rom_mux44 0
selector_1_0_1 2 17478 12082
/ 0
vss 2 18118 11867
/ 0
vdd 2 18118 12361
/ 0
data_1_3_0_0 3 18358 11906
/ 0
data_2_3_0_0 3 18238 11906
/ 0
data_3_3_0_0 3 18398 11906
/ 0
data_4_3_0_0 3 18198 11906
/ 0
selector_1_0_0 3 17878 11906
/ 0
output_3_0_0 3 18678 11906
/ 0
data_1_3_0_1 3 17718 12816
/ 0
data_2_3_0_1 3 17598 12816
/ 0
data_3_3_0_1 3 17758 12816
/ 0
data_4_3_0_1 3 17558 12816
/ 0
output_3_0_1 3 18038 12816
/ 0
data_1_3_0_2 3 18358 12816
/ 0
data_2_3_0_2 3 18238 12816
/ 0
data_3_3_0_2 3 18398 12816
/ 0
data_4_3_0_2 3 18198 12816
/ 0
output_3_0_2 3 18678 12816
/ 0
data_1_3_0_3 3 17718 11906
/ 0
data_2_3_0_3 3 17598 11906
/ 0
data_3_3_0_3 3 17758 11906
/ 0
data_4_3_0_3 3 17558 11906
/ 0
output_3_0_3 3 18038 11906
_I0/chip/read_only_memory/subresult2 rom_mux44 0
selector_1_0_1 2 21558 18998
/ 0
vss 2 22198 18783
/ 0
vdd 2 22198 19277
/ 0
data_1_3_0_0 3 22438 18822
/ 0
data_2_3_0_0 3 22318 18822
/ 0
data_3_3_0_0 3 22478 18822
/ 0
data_4_3_0_0 3 22278 18822
/ 0
selector_1_0_0 3 21958 18822
/ 0
output_3_0_0 3 22758 18822
/ 0
data_1_3_0_1 3 21798 19732
/ 0
data_2_3_0_1 3 21678 19732
/ 0
data_3_3_0_1 3 21838 19732
/ 0
data_4_3_0_1 3 21638 19732
/ 0
output_3_0_1 3 22118 19732
/ 0
data_1_3_0_2 3 22438 19732
/ 0
data_2_3_0_2 3 22318 19732
/ 0
data_3_3_0_2 3 22478 19732
/ 0
data_4_3_0_2 3 22278 19732
/ 0
output_3_0_2 3 22758 19732
/ 0
data_1_3_0_3 3 21798 18822
/ 0
data_2_3_0_3 3 21678 18822
/ 0
data_3_3_0_3 3 21838 18822
/ 0
data_4_3_0_3 3 21638 18822
/ 0
output_3_0_3 3 22118 18822
_I0/chip/read_only_memory/ptype7east rom_mux44 0
selector_1_0_1 2 22918 14058
/ 0
vss 2 23558 13843
/ 0
vdd 2 23558 14337
/ 0
data_1_3_0_0 3 23798 13882
/ 0
data_2_3_0_0 3 23678 13882
/ 0
data_3_3_0_0 3 23838 13882
/ 0
data_4_3_0_0 3 23638 13882
/ 0
selector_1_0_0 3 23318 13882
/ 0
output_3_0_0 3 24118 13882
/ 0
data_1_3_0_1 3 23158 14792
/ 0
data_2_3_0_1 3 23038 14792
/ 0
data_3_3_0_1 3 23198 14792
/ 0
data_4_3_0_1 3 22998 14792
/ 0
output_3_0_1 3 23478 14792
/ 0
data_1_3_0_2 3 23798 14792
/ 0
data_2_3_0_2 3 23678 14792
/ 0
data_3_3_0_2 3 23838 14792
/ 0
data_4_3_0_2 3 23638 14792
/ 0
output_3_0_2 3 24118 14792
/ 0
data_1_3_0_3 3 23158 13882
/ 0
data_2_3_0_3 3 23038 13882
/ 0
data_3_3_0_3 3 23198 13882
/ 0
data_4_3_0_3 3 22998 13882
/ 0
output_3_0_3 3 23478 13882
_I0/chip/read_only_memory/ptype7 rom_mux44 0
selector_1_0_1 2 22918 16034
/ 0
vss 2 23558 15819
/ 0
vdd 2 23558 16313
/ 0
data_1_3_0_0 3 23798 15858
/ 0
data_2_3_0_0 3 23678 15858
/ 0
data_3_3_0_0 3 23838 15858
/ 0
data_4_3_0_0 3 23638 15858
/ 0
selector_1_0_0 3 23318 15858
/ 0
output_3_0_0 3 24118 15858
/ 0
data_1_3_0_1 3 23158 16768
/ 0
data_2_3_0_1 3 23038 16768
/ 0
data_3_3_0_1 3 23198 16768
/ 0
data_4_3_0_1 3 22998 16768
/ 0
output_3_0_1 3 23478 16768
/ 0
data_1_3_0_2 3 23798 16768
/ 0
data_2_3_0_2 3 23678 16768
/ 0
data_3_3_0_2 3 23838 16768
/ 0
data_4_3_0_2 3 23638 16768
/ 0
output_3_0_2 3 24118 16768
/ 0
data_1_3_0_3 3 23158 15858
/ 0
data_2_3_0_3 3 23038 15858
/ 0
data_3_3_0_3 3 23198 15858
/ 0
data_4_3_0_3 3 22998 15858
/ 0
output_3_0_3 3 23478 15858
_I0/chip/read_only_memory/ptype7south rom_mux44 0
selector_1_0_1 2 22918 12082
/ 0
vss 2 23558 11867
/ 0
vdd 2 23558 12361
/ 0
data_1_3_0_0 3 23798 11906
/ 0
data_2_3_0_0 3 23678 11906
/ 0
data_3_3_0_0 3 23838 11906
/ 0
data_4_3_0_0 3 23638 11906
/ 0
selector_1_0_0 3 23318 11906
/ 0
output_3_0_0 3 24118 11906
/ 0
data_1_3_0_1 3 23158 12816
/ 0
data_2_3_0_1 3 23038 12816
/ 0
data_3_3_0_1 3 23198 12816
/ 0
data_4_3_0_1 3 22998 12816
/ 0
output_3_0_1 3 23478 12816
/ 0
data_1_3_0_2 3 23798 12816
/ 0
data_2_3_0_2 3 23678 12816
/ 0
data_3_3_0_2 3 23838 12816
/ 0
data_4_3_0_2 3 23638 12816
/ 0
output_3_0_2 3 24118 12816
/ 0
data_1_3_0_3 3 23158 11906
/ 0
data_2_3_0_3 3 23038 11906
/ 0
data_3_3_0_3 3 23198 11906
/ 0
data_4_3_0_3 3 22998 11906
/ 0
output_3_0_3 3 23478 11906
_I0/chip/read_only_memory/ptype7north rom_mux44 0
selector_1_0_1 2 22918 13070
/ 0
vss 2 23558 12855
/ 0
vdd 2 23558 13349
/ 0
data_1_3_0_0 3 23798 12894
/ 0
data_2_3_0_0 3 23678 12894
/ 0
data_3_3_0_0 3 23838 12894
/ 0
data_4_3_0_0 3 23638 12894
/ 0
selector_1_0_0 3 23318 12894
/ 0
output_3_0_0 3 24118 12894
/ 0
data_1_3_0_1 3 23158 13804
/ 0
data_2_3_0_1 3 23038 13804
/ 0
data_3_3_0_1 3 23198 13804
/ 0
data_4_3_0_1 3 22998 13804
/ 0
output_3_0_1 3 23478 13804
/ 0
data_1_3_0_2 3 23798 13804
/ 0
data_2_3_0_2 3 23678 13804
/ 0
data_3_3_0_2 3 23838 13804
/ 0
data_4_3_0_2 3 23638 13804
/ 0
output_3_0_2 3 24118 13804
/ 0
data_1_3_0_3 3 23158 12894
/ 0
data_2_3_0_3 3 23038 12894
/ 0
data_3_3_0_3 3 23198 12894
/ 0
data_4_3_0_3 3 22998 12894
/ 0
output_3_0_3 3 23478 12894
_I0/chip/read_only_memory/ptype5south rom_mux44 0
selector_1_0_1 2 20198 13070
/ 0
vss 2 20838 12855
/ 0
vdd 2 20838 13349
/ 0
data_1_3_0_0 3 21078 12894
/ 0
data_2_3_0_0 3 20958 12894
/ 0
data_3_3_0_0 3 21118 12894
/ 0
data_4_3_0_0 3 20918 12894
/ 0
selector_1_0_0 3 20598 12894
/ 0
output_3_0_0 3 21398 12894
/ 0
data_1_3_0_1 3 20438 13804
/ 0
data_2_3_0_1 3 20318 13804
/ 0
data_3_3_0_1 3 20478 13804
/ 0
data_4_3_0_1 3 20278 13804
/ 0
output_3_0_1 3 20758 13804
/ 0
data_1_3_0_2 3 21078 13804
/ 0
data_2_3_0_2 3 20958 13804
/ 0
data_3_3_0_2 3 21118 13804
/ 0
data_4_3_0_2 3 20918 13804
/ 0
output_3_0_2 3 21398 13804
/ 0
data_1_3_0_3 3 20438 12894
/ 0
data_2_3_0_3 3 20318 12894
/ 0
data_3_3_0_3 3 20478 12894
/ 0
data_4_3_0_3 3 20278 12894
/ 0
output_3_0_3 3 20758 12894
_I0/chip/read_only_memory/ptype3 rom_mux44 0
selector_1_0_1 2 17478 16034
/ 0
vss 2 18118 15819
/ 0
vdd 2 18118 16313
/ 0
data_1_3_0_0 3 18358 15858
/ 0
data_2_3_0_0 3 18238 15858
/ 0
data_3_3_0_0 3 18398 15858
/ 0
data_4_3_0_0 3 18198 15858
/ 0
selector_1_0_0 3 17878 15858
/ 0
output_3_0_0 3 18678 15858
/ 0
data_1_3_0_1 3 17718 16768
/ 0
data_2_3_0_1 3 17598 16768
/ 0
data_3_3_0_1 3 17758 16768
/ 0
data_4_3_0_1 3 17558 16768
/ 0
output_3_0_1 3 18038 16768
/ 0
data_1_3_0_2 3 18358 16768
/ 0
data_2_3_0_2 3 18238 16768
/ 0
data_3_3_0_2 3 18398 16768
/ 0
data_4_3_0_2 3 18198 16768
/ 0
output_3_0_2 3 18678 16768
/ 0
data_1_3_0_3 3 17718 15858
/ 0
data_2_3_0_3 3 17598 15858
/ 0
data_3_3_0_3 3 17758 15858
/ 0
data_4_3_0_3 3 17558 15858
/ 0
output_3_0_3 3 18038 15858
_I0/chip/read_only_memory/ptype3south rom_mux44 0
selector_1_0_1 2 17478 13070
/ 0
vss 2 18118 12855
/ 0
vdd 2 18118 13349
/ 0
data_1_3_0_0 3 18358 12894
/ 0
data_2_3_0_0 3 18238 12894
/ 0
data_3_3_0_0 3 18398 12894
/ 0
data_4_3_0_0 3 18198 12894
/ 0
selector_1_0_0 3 17878 12894
/ 0
output_3_0_0 3 18678 12894
/ 0
data_1_3_0_1 3 17718 13804
/ 0
data_2_3_0_1 3 17598 13804
/ 0
data_3_3_0_1 3 17758 13804
/ 0
data_4_3_0_1 3 17558 13804
/ 0
output_3_0_1 3 18038 13804
/ 0
data_1_3_0_2 3 18358 13804
/ 0
data_2_3_0_2 3 18238 13804
/ 0
data_3_3_0_2 3 18398 13804
/ 0
data_4_3_0_2 3 18198 13804
/ 0
output_3_0_2 3 18678 13804
/ 0
data_1_3_0_3 3 17718 12894
/ 0
data_2_3_0_3 3 17598 12894
/ 0
data_3_3_0_3 3 17758 12894
/ 0
data_4_3_0_3 3 17558 12894
/ 0
output_3_0_3 3 18038 12894
_I0/chip/read_only_memory/ptype3east rom_mux44 0
selector_1_0_1 2 17478 15046
/ 0
vss 2 18118 14831
/ 0
vdd 2 18118 15325
/ 0
data_1_3_0_0 3 18358 14870
/ 0
data_2_3_0_0 3 18238 14870
/ 0
data_3_3_0_0 3 18398 14870
/ 0
data_4_3_0_0 3 18198 14870
/ 0
selector_1_0_0 3 17878 14870
/ 0
output_3_0_0 3 18678 14870
/ 0
data_1_3_0_1 3 17718 15780
/ 0
data_2_3_0_1 3 17598 15780
/ 0
data_3_3_0_1 3 17758 15780
/ 0
data_4_3_0_1 3 17558 15780
/ 0
output_3_0_1 3 18038 15780
/ 0
data_1_3_0_2 3 18358 15780
/ 0
data_2_3_0_2 3 18238 15780
/ 0
data_3_3_0_2 3 18398 15780
/ 0
data_4_3_0_2 3 18198 15780
/ 0
output_3_0_2 3 18678 15780
/ 0
data_1_3_0_3 3 17718 14870
/ 0
data_2_3_0_3 3 17598 14870
/ 0
data_3_3_0_3 3 17758 14870
/ 0
data_4_3_0_3 3 17558 14870
/ 0
output_3_0_3 3 18038 14870
_I0/chip/read_only_memory/ptype3west rom_mux44 0
selector_1_0_1 2 17478 14058
/ 0
vss 2 18118 13843
/ 0
vdd 2 18118 14337
/ 0
data_1_3_0_0 3 18358 13882
/ 0
data_2_3_0_0 3 18238 13882
/ 0
data_3_3_0_0 3 18398 13882
/ 0
data_4_3_0_0 3 18198 13882
/ 0
selector_1_0_0 3 17878 13882
/ 0
output_3_0_0 3 18678 13882
/ 0
data_1_3_0_1 3 17718 14792
/ 0
data_2_3_0_1 3 17598 14792
/ 0
data_3_3_0_1 3 17758 14792
/ 0
data_4_3_0_1 3 17558 14792
/ 0
output_3_0_1 3 18038 14792
/ 0
data_1_3_0_2 3 18358 14792
/ 0
data_2_3_0_2 3 18238 14792
/ 0
data_3_3_0_2 3 18398 14792
/ 0
data_4_3_0_2 3 18198 14792
/ 0
output_3_0_2 3 18678 14792
/ 0
data_1_3_0_3 3 17718 13882
/ 0
data_2_3_0_3 3 17598 13882
/ 0
data_3_3_0_3 3 17758 13882
/ 0
data_4_3_0_3 3 17558 13882
/ 0
output_3_0_3 3 18038 13882
_I0/chip/read_only_memory/ptype2northsouth rom_mux44 0
selector_1_0_1 2 21558 17022
/ 0
vss 2 22198 16807
/ 0
vdd 2 22198 17301
/ 0
data_1_3_0_0 3 22438 16846
/ 0
data_2_3_0_0 3 22318 16846
/ 0
data_3_3_0_0 3 22478 16846
/ 0
data_4_3_0_0 3 22278 16846
/ 0
selector_1_0_0 3 21958 16846
/ 0
output_3_0_0 3 22758 16846
/ 0
data_1_3_0_1 3 21798 17756
/ 0
data_2_3_0_1 3 21678 17756
/ 0
data_3_3_0_1 3 21838 17756
/ 0
data_4_3_0_1 3 21638 17756
/ 0
output_3_0_1 3 22118 17756
/ 0
data_1_3_0_2 3 22438 17756
/ 0
data_2_3_0_2 3 22318 17756
/ 0
data_3_3_0_2 3 22478 17756
/ 0
data_4_3_0_2 3 22278 17756
/ 0
output_3_0_2 3 22758 17756
/ 0
data_1_3_0_3 3 21798 16846
/ 0
data_2_3_0_3 3 21678 16846
/ 0
data_3_3_0_3 3 21838 16846
/ 0
data_4_3_0_3 3 21638 16846
/ 0
output_3_0_3 3 22118 16846
_I0/chip/read_only_memory/ptype2eastwest rom_mux44 0
selector_1_0_1 2 20198 17022
/ 0
vss 2 20838 16807
/ 0
vdd 2 20838 17301
/ 0
data_1_3_0_0 3 21078 16846
/ 0
data_2_3_0_0 3 20958 16846
/ 0
data_3_3_0_0 3 21118 16846
/ 0
data_4_3_0_0 3 20918 16846
/ 0
selector_1_0_0 3 20598 16846
/ 0
output_3_0_0 3 21398 16846
/ 0
data_1_3_0_1 3 20438 17756
/ 0
data_2_3_0_1 3 20318 17756
/ 0
data_3_3_0_1 3 20478 17756
/ 0
data_4_3_0_1 3 20278 17756
/ 0
output_3_0_1 3 20758 17756
/ 0
data_1_3_0_2 3 21078 17756
/ 0
data_2_3_0_2 3 20958 17756
/ 0
data_3_3_0_2 3 21118 17756
/ 0
data_4_3_0_2 3 20918 17756
/ 0
output_3_0_2 3 21398 17756
/ 0
data_1_3_0_3 3 20438 16846
/ 0
data_2_3_0_3 3 20318 16846
/ 0
data_3_3_0_3 3 20478 16846
/ 0
data_4_3_0_3 3 20278 16846
/ 0
output_3_0_3 3 20758 16846
_I0/chip/read_only_memory/subresult1 rom_mux44 0
selector_1_0_1 2 18918 18998
/ 0
vss 2 19558 18783
/ 0
vdd 2 19558 19277
/ 0
data_1_3_0_0 3 19798 18822
/ 0
data_2_3_0_0 3 19678 18822
/ 0
data_3_3_0_0 3 19838 18822
/ 0
data_4_3_0_0 3 19638 18822
/ 0
selector_1_0_0 3 19318 18822
/ 0
output_3_0_0 3 20118 18822
/ 0
data_1_3_0_1 3 19158 19732
/ 0
data_2_3_0_1 3 19038 19732
/ 0
data_3_3_0_1 3 19198 19732
/ 0
data_4_3_0_1 3 18998 19732
/ 0
output_3_0_1 3 19478 19732
/ 0
data_1_3_0_2 3 19798 19732
/ 0
data_2_3_0_2 3 19678 19732
/ 0
data_3_3_0_2 3 19838 19732
/ 0
data_4_3_0_2 3 19638 19732
/ 0
output_3_0_2 3 20118 19732
/ 0
data_1_3_0_3 3 19158 18822
/ 0
data_2_3_0_3 3 19038 18822
/ 0
data_3_3_0_3 3 19198 18822
/ 0
data_4_3_0_3 3 18998 18822
/ 0
output_3_0_3 3 19478 18822
_I0/chip/read_only_memory/ptype1 rom_mux44 0
selector_1_0_1 2 17478 17022
/ 0
vss 2 18118 16807
/ 0
vdd 2 18118 17301
/ 0
data_1_3_0_0 3 18358 16846
/ 0
data_2_3_0_0 3 18238 16846
/ 0
data_3_3_0_0 3 18398 16846
/ 0
data_4_3_0_0 3 18198 16846
/ 0
selector_1_0_0 3 17878 16846
/ 0
output_3_0_0 3 18678 16846
/ 0
data_1_3_0_1 3 17718 17756
/ 0
data_2_3_0_1 3 17598 17756
/ 0
data_3_3_0_1 3 17758 17756
/ 0
data_4_3_0_1 3 17558 17756
/ 0
output_3_0_1 3 18038 17756
/ 0
data_1_3_0_2 3 18358 17756
/ 0
data_2_3_0_2 3 18238 17756
/ 0
data_3_3_0_2 3 18398 17756
/ 0
data_4_3_0_2 3 18198 17756
/ 0
output_3_0_2 3 18678 17756
/ 0
data_1_3_0_3 3 17718 16846
/ 0
data_2_3_0_3 3 17598 16846
/ 0
data_3_3_0_3 3 17758 16846
/ 0
data_4_3_0_3 3 17558 16846
/ 0
output_3_0_3 3 18038 16846
_I0/chip/read_only_memory/ptype4north rom_mux44 0
selector_1_0_1 2 18838 12082
/ 0
vss 2 19478 11867
/ 0
vdd 2 19478 12361
/ 0
data_1_3_0_0 3 19718 11906
/ 0
data_2_3_0_0 3 19598 11906
/ 0
data_3_3_0_0 3 19758 11906
/ 0
data_4_3_0_0 3 19558 11906
/ 0
selector_1_0_0 3 19238 11906
/ 0
output_3_0_0 3 20038 11906
/ 0
data_1_3_0_1 3 19078 12816
/ 0
data_2_3_0_1 3 18958 12816
/ 0
data_3_3_0_1 3 19118 12816
/ 0
data_4_3_0_1 3 18918 12816
/ 0
output_3_0_1 3 19398 12816
/ 0
data_1_3_0_2 3 19718 12816
/ 0
data_2_3_0_2 3 19598 12816
/ 0
data_3_3_0_2 3 19758 12816
/ 0
data_4_3_0_2 3 19558 12816
/ 0
output_3_0_2 3 20038 12816
/ 0
data_1_3_0_3 3 19078 11906
/ 0
data_2_3_0_3 3 18958 11906
/ 0
data_3_3_0_3 3 19118 11906
/ 0
data_4_3_0_3 3 18918 11906
/ 0
output_3_0_3 3 19398 11906
_I0/chip/read_only_memory/ptype4east rom_mux44 0
selector_1_0_1 2 18838 13070
/ 0
vss 2 19478 12855
/ 0
vdd 2 19478 13349
/ 0
data_1_3_0_0 3 19718 12894
/ 0
data_2_3_0_0 3 19598 12894
/ 0
data_3_3_0_0 3 19758 12894
/ 0
data_4_3_0_0 3 19558 12894
/ 0
selector_1_0_0 3 19238 12894
/ 0
output_3_0_0 3 20038 12894
/ 0
data_1_3_0_1 3 19078 13804
/ 0
data_2_3_0_1 3 18958 13804
/ 0
data_3_3_0_1 3 19118 13804
/ 0
data_4_3_0_1 3 18918 13804
/ 0
output_3_0_1 3 19398 13804
/ 0
data_1_3_0_2 3 19718 13804
/ 0
data_2_3_0_2 3 19598 13804
/ 0
data_3_3_0_2 3 19758 13804
/ 0
data_4_3_0_2 3 19558 13804
/ 0
output_3_0_2 3 20038 13804
/ 0
data_1_3_0_3 3 19078 12894
/ 0
data_2_3_0_3 3 18958 12894
/ 0
data_3_3_0_3 3 19118 12894
/ 0
data_4_3_0_3 3 18918 12894
/ 0
output_3_0_3 3 19398 12894
_I0/chip/read_only_memory/ptype4 rom_mux44 0
selector_1_0_1 2 18838 16034
/ 0
vss 2 19478 15819
/ 0
vdd 2 19478 16313
/ 0
data_1_3_0_0 3 19718 15858
/ 0
data_2_3_0_0 3 19598 15858
/ 0
data_3_3_0_0 3 19758 15858
/ 0
data_4_3_0_0 3 19558 15858
/ 0
selector_1_0_0 3 19238 15858
/ 0
output_3_0_0 3 20038 15858
/ 0
data_1_3_0_1 3 19078 16768
/ 0
data_2_3_0_1 3 18958 16768
/ 0
data_3_3_0_1 3 19118 16768
/ 0
data_4_3_0_1 3 18918 16768
/ 0
output_3_0_1 3 19398 16768
/ 0
data_1_3_0_2 3 19718 16768
/ 0
data_2_3_0_2 3 19598 16768
/ 0
data_3_3_0_2 3 19758 16768
/ 0
data_4_3_0_2 3 19558 16768
/ 0
output_3_0_2 3 20038 16768
/ 0
data_1_3_0_3 3 19078 15858
/ 0
data_2_3_0_3 3 18958 15858
/ 0
data_3_3_0_3 3 19118 15858
/ 0
data_4_3_0_3 3 18918 15858
/ 0
output_3_0_3 3 19398 15858
_I0/chip/read_only_memory/ptype4west rom_mux44 0
selector_1_0_1 2 18838 15046
/ 0
vss 2 19478 14831
/ 0
vdd 2 19478 15325
/ 0
data_1_3_0_0 3 19718 14870
/ 0
data_2_3_0_0 3 19598 14870
/ 0
data_3_3_0_0 3 19758 14870
/ 0
data_4_3_0_0 3 19558 14870
/ 0
selector_1_0_0 3 19238 14870
/ 0
output_3_0_0 3 20038 14870
/ 0
data_1_3_0_1 3 19078 15780
/ 0
data_2_3_0_1 3 18958 15780
/ 0
data_3_3_0_1 3 19118 15780
/ 0
data_4_3_0_1 3 18918 15780
/ 0
output_3_0_1 3 19398 15780
/ 0
data_1_3_0_2 3 19718 15780
/ 0
data_2_3_0_2 3 19598 15780
/ 0
data_3_3_0_2 3 19758 15780
/ 0
data_4_3_0_2 3 19558 15780
/ 0
output_3_0_2 3 20038 15780
/ 0
data_1_3_0_3 3 19078 14870
/ 0
data_2_3_0_3 3 18958 14870
/ 0
data_3_3_0_3 3 19118 14870
/ 0
data_4_3_0_3 3 18918 14870
/ 0
output_3_0_3 3 19398 14870
_I0/chip/read_only_memory/ptype7west rom_mux44 0
selector_1_0_1 2 22918 15046
/ 0
vss 2 23558 14831
/ 0
vdd 2 23558 15325
/ 0
data_1_3_0_0 3 23798 14870
/ 0
data_2_3_0_0 3 23678 14870
/ 0
data_3_3_0_0 3 23838 14870
/ 0
data_4_3_0_0 3 23638 14870
/ 0
selector_1_0_0 3 23318 14870
/ 0
output_3_0_0 3 24118 14870
/ 0
data_1_3_0_1 3 23158 15780
/ 0
data_2_3_0_1 3 23038 15780
/ 0
data_3_3_0_1 3 23198 15780
/ 0
data_4_3_0_1 3 22998 15780
/ 0
output_3_0_1 3 23478 15780
/ 0
data_1_3_0_2 3 23798 15780
/ 0
data_2_3_0_2 3 23678 15780
/ 0
data_3_3_0_2 3 23838 15780
/ 0
data_4_3_0_2 3 23638 15780
/ 0
output_3_0_2 3 24118 15780
/ 0
data_1_3_0_3 3 23158 14870
/ 0
data_2_3_0_3 3 23038 14870
/ 0
data_3_3_0_3 3 23198 14870
/ 0
data_4_3_0_3 3 22998 14870
/ 0
output_3_0_3 3 23478 14870
_I0/chip/read_only_memory/ptype4south rom_mux44 0
selector_1_0_1 2 18838 14058
/ 0
vss 2 19478 13843
/ 0
vdd 2 19478 14337
/ 0
data_1_3_0_0 3 19718 13882
/ 0
data_2_3_0_0 3 19598 13882
/ 0
data_3_3_0_0 3 19758 13882
/ 0
data_4_3_0_0 3 19558 13882
/ 0
selector_1_0_0 3 19238 13882
/ 0
output_3_0_0 3 20038 13882
/ 0
data_1_3_0_1 3 19078 14792
/ 0
data_2_3_0_1 3 18958 14792
/ 0
data_3_3_0_1 3 19118 14792
/ 0
data_4_3_0_1 3 18918 14792
/ 0
output_3_0_1 3 19398 14792
/ 0
data_1_3_0_2 3 19718 14792
/ 0
data_2_3_0_2 3 19598 14792
/ 0
data_3_3_0_2 3 19758 14792
/ 0
data_4_3_0_2 3 19558 14792
/ 0
output_3_0_2 3 20038 14792
/ 0
data_1_3_0_3 3 19078 13882
/ 0
data_2_3_0_3 3 18958 13882
/ 0
data_3_3_0_3 3 19118 13882
/ 0
data_4_3_0_3 3 18918 13882
/ 0
output_3_0_3 3 19398 13882
_I0/chip/read_only_memory/ptype6 rom_mux44 0
selector_1_0_1 2 21558 16034
/ 0
vss 2 22198 15819
/ 0
vdd 2 22198 16313
/ 0
data_1_3_0_0 3 22438 15858
/ 0
data_2_3_0_0 3 22318 15858
/ 0
data_3_3_0_0 3 22478 15858
/ 0
data_4_3_0_0 3 22278 15858
/ 0
selector_1_0_0 3 21958 15858
/ 0
output_3_0_0 3 22758 15858
/ 0
data_1_3_0_1 3 21798 16768
/ 0
data_2_3_0_1 3 21678 16768
/ 0
data_3_3_0_1 3 21838 16768
/ 0
data_4_3_0_1 3 21638 16768
/ 0
output_3_0_1 3 22118 16768
/ 0
data_1_3_0_2 3 22438 16768
/ 0
data_2_3_0_2 3 22318 16768
/ 0
data_3_3_0_2 3 22478 16768
/ 0
data_4_3_0_2 3 22278 16768
/ 0
output_3_0_2 3 22758 16768
/ 0
data_1_3_0_3 3 21798 15858
/ 0
data_2_3_0_3 3 21678 15858
/ 0
data_3_3_0_3 3 21838 15858
/ 0
data_4_3_0_3 3 21638 15858
/ 0
output_3_0_3 3 22118 15858
_I0/chip/read_only_memory/ptype6south rom_mux44 0
selector_1_0_1 2 21558 14058
/ 0
vss 2 22198 13843
/ 0
vdd 2 22198 14337
/ 0
data_1_3_0_0 3 22438 13882
/ 0
data_2_3_0_0 3 22318 13882
/ 0
data_3_3_0_0 3 22478 13882
/ 0
data_4_3_0_0 3 22278 13882
/ 0
selector_1_0_0 3 21958 13882
/ 0
output_3_0_0 3 22758 13882
/ 0
data_1_3_0_1 3 21798 14792
/ 0
data_2_3_0_1 3 21678 14792
/ 0
data_3_3_0_1 3 21838 14792
/ 0
data_4_3_0_1 3 21638 14792
/ 0
output_3_0_1 3 22118 14792
/ 0
data_1_3_0_2 3 22438 14792
/ 0
data_2_3_0_2 3 22318 14792
/ 0
data_3_3_0_2 3 22478 14792
/ 0
data_4_3_0_2 3 22278 14792
/ 0
output_3_0_2 3 22758 14792
/ 0
data_1_3_0_3 3 21798 13882
/ 0
data_2_3_0_3 3 21678 13882
/ 0
data_3_3_0_3 3 21838 13882
/ 0
data_4_3_0_3 3 21638 13882
/ 0
output_3_0_3 3 22118 13882
_I0/chip/read_only_memory/ptype6east rom_mux44 0
selector_1_0_1 2 21558 13070
/ 0
vss 2 22198 12855
/ 0
vdd 2 22198 13349
/ 0
data_1_3_0_0 3 22438 12894
/ 0
data_2_3_0_0 3 22318 12894
/ 0
data_3_3_0_0 3 22478 12894
/ 0
data_4_3_0_0 3 22278 12894
/ 0
selector_1_0_0 3 21958 12894
/ 0
output_3_0_0 3 22758 12894
/ 0
data_1_3_0_1 3 21798 13804
/ 0
data_2_3_0_1 3 21678 13804
/ 0
data_3_3_0_1 3 21838 13804
/ 0
data_4_3_0_1 3 21638 13804
/ 0
output_3_0_1 3 22118 13804
/ 0
data_1_3_0_2 3 22438 13804
/ 0
data_2_3_0_2 3 22318 13804
/ 0
data_3_3_0_2 3 22478 13804
/ 0
data_4_3_0_2 3 22278 13804
/ 0
output_3_0_2 3 22758 13804
/ 0
data_1_3_0_3 3 21798 12894
/ 0
data_2_3_0_3 3 21678 12894
/ 0
data_3_3_0_3 3 21838 12894
/ 0
data_4_3_0_3 3 21638 12894
/ 0
output_3_0_3 3 22118 12894
_I0/chip/read_only_memory/ptype6west rom_mux44 0
selector_1_0_1 2 21558 15046
/ 0
vss 2 22198 14831
/ 0
vdd 2 22198 15325
/ 0
data_1_3_0_0 3 22438 14870
/ 0
data_2_3_0_0 3 22318 14870
/ 0
data_3_3_0_0 3 22478 14870
/ 0
data_4_3_0_0 3 22278 14870
/ 0
selector_1_0_0 3 21958 14870
/ 0
output_3_0_0 3 22758 14870
/ 0
data_1_3_0_1 3 21798 15780
/ 0
data_2_3_0_1 3 21678 15780
/ 0
data_3_3_0_1 3 21838 15780
/ 0
data_4_3_0_1 3 21638 15780
/ 0
output_3_0_1 3 22118 15780
/ 0
data_1_3_0_2 3 22438 15780
/ 0
data_2_3_0_2 3 22318 15780
/ 0
data_3_3_0_2 3 22478 15780
/ 0
data_4_3_0_2 3 22278 15780
/ 0
output_3_0_2 3 22758 15780
/ 0
data_1_3_0_3 3 21798 14870
/ 0
data_2_3_0_3 3 21678 14870
/ 0
data_3_3_0_3 3 21838 14870
/ 0
data_4_3_0_3 3 21638 14870
/ 0
output_3_0_3 3 22118 14870
_I0/chip/read_only_memory/ptype6north rom_mux44 0
selector_1_0_1 2 21558 12082
/ 0
vss 2 22198 11867
/ 0
vdd 2 22198 12361
/ 0
data_1_3_0_0 3 22438 11906
/ 0
data_2_3_0_0 3 22318 11906
/ 0
data_3_3_0_0 3 22478 11906
/ 0
data_4_3_0_0 3 22278 11906
/ 0
selector_1_0_0 3 21958 11906
/ 0
output_3_0_0 3 22758 11906
/ 0
data_1_3_0_1 3 21798 12816
/ 0
data_2_3_0_1 3 21678 12816
/ 0
data_3_3_0_1 3 21838 12816
/ 0
data_4_3_0_1 3 21638 12816
/ 0
output_3_0_1 3 22118 12816
/ 0
data_1_3_0_2 3 22438 12816
/ 0
data_2_3_0_2 3 22318 12816
/ 0
data_3_3_0_2 3 22478 12816
/ 0
data_4_3_0_2 3 22278 12816
/ 0
output_3_0_2 3 22758 12816
/ 0
data_1_3_0_3 3 21798 11906
/ 0
data_2_3_0_3 3 21678 11906
/ 0
data_3_3_0_3 3 21838 11906
/ 0
data_4_3_0_3 3 21638 11906
/ 0
output_3_0_3 3 22118 11906
_I0/chip/read_only_memory/result/bit4 rom_mux2 0
data_1 2 23798 19732
/ 0
selector 2 23638 19556
/ 0
output 2 23878 19596
/ 0
vss 2 23638 19771
/ 0
vdd 2 23638 19277
/ 0
data_2 3 23718 19732
_I0/chip/read_only_memory/ptype2/bit4 rom_mux2 0
data_1 2 17638 19732
/ 0
selector 2 17478 19556
/ 0
output 2 17718 19596
/ 0
vss 2 17478 19771
/ 0
vdd 2 17478 19277
/ 0
data_2 3 17558 19732
_I0/chip/read_only_memory/result/bit3 rom_mux2 0
data_1 2 23798 18822
/ 0
selector 2 23638 18998
/ 0
output 2 23878 18958
/ 0
vss 2 23638 18783
/ 0
vdd 2 23638 19277
/ 0
data_2 3 23718 18822
_I0/chip/read_only_memory/ptype2/bit3 rom_mux2 0
data_1 2 17638 18822
/ 0
selector 2 17478 18998
/ 0
output 2 17718 18958
/ 0
vss 2 17478 18783
/ 0
vdd 2 17478 19277
/ 0
data_2 3 17558 18822
_I0/chip/read_only_memory/result/bit2 rom_mux2 0
data_1 2 24078 19732
/ 0
selector 2 23918 19556
/ 0
output 2 24158 19596
/ 0
vss 2 23918 19771
/ 0
vdd 2 23918 19277
/ 0
data_2 3 23998 19732
_I0/chip/read_only_memory/ptype2/bit2 rom_mux2 0
data_1 2 17918 19732
/ 0
selector 2 17758 19556
/ 0
output 2 17998 19596
/ 0
vss 2 17758 19771
/ 0
vdd 2 17758 19277
/ 0
data_2 3 17838 19732
_I0/chip/read_only_memory/result/bit1 rom_mux2 0
data_1 2 24078 18822
/ 0
selector 2 23918 18998
/ 0
output 2 24158 18958
/ 0
vss 2 23918 18783
/ 0
vdd 2 23918 19277
/ 0
data_2 3 23998 18822
_I0/chip/read_only_memory/ptype2/bit1 rom_mux2 0
data_1 2 17918 18822
/ 0
selector 2 17758 18998
/ 0
output 2 17998 18958
/ 0
vss 2 17758 18783
/ 0
vdd 2 17758 19277
/ 0
data_2 3 17838 18822
_I0/chip/read_only_memory/result rom_mux24 0
selector 2 23638 18998
/ 0
output_3_0_0 2 24158 18958
/ 0
vss 2 23918 18783
/ 0
vdd 2 23918 19277
/ 0
output_3_0_1 2 24158 19484
/ 0
output_3_0_2 2 23638 19102
/ 0
output_3_0_3 2 23638 19452
/ 0
data_1_3_0_0 3 24078 18822
/ 0
data_2_3_0_0 3 23998 18822
/ 0
data_1_3_0_1 3 24078 19732
/ 0
data_2_3_0_1 3 23998 19732
/ 0
data_1_3_0_2 3 23798 18822
/ 0
data_2_3_0_2 3 23718 18822
/ 0
data_1_3_0_3 3 23798 19732
/ 0
data_2_3_0_3 3 23718 19732
_I0/chip/read_only_memory/ptype2 rom_mux24 0
selector 2 17478 18998
/ 0
output_3_0_0 2 17998 18958
/ 0
vss 2 17758 18783
/ 0
vdd 2 17758 19277
/ 0
output_3_0_1 2 17998 19484
/ 0
output_3_0_2 2 17478 19102
/ 0
output_3_0_3 2 17478 19452
/ 0
data_1_3_0_0 3 17918 18822
/ 0
data_2_3_0_0 3 17838 18822
/ 0
data_1_3_0_1 3 17918 19732
/ 0
data_2_3_0_1 3 17838 19732
/ 0
data_1_3_0_2 3 17638 18822
/ 0
data_2_3_0_2 3 17558 18822
/ 0
data_1_3_0_3 3 17638 19732
/ 0
data_2_3_0_3 3 17558 19732
_I0/chip/read_only_memory rom 0
data_3_0_0 2 24158 18958
/ 0
data_3_0_1 2 24158 19484
/ 0
data_3_0_2 2 24158 19102
/ 0
data_3_0_3 2 24158 19452
/ 0
addr_6_0_6 2 24158 19388
/ 0
addr_6_0_5 2 21558 19732
/ 0
addr_6_0_3 2 17478 16034
/ 0
addr_6_0_2 2 17478 18998
/ 0
addr_6_0_1 2 17478 12082
/ 0
addr_6_0_4 3 19318 19732
/ 0
addr_6_0_0 3 17878 11906
/ 0
vdd 3 18358 11906
/ 0
vss 3 17558 11906
/ 1
3 X_Logic0_port ~ 3 20484 14798 0 0 ~
/ 1
3 X_Logic1_port ~ 2 20844 14343 0 0 ~
/ 1
3 type2northsouth_3_port ~ 3 17644 19738 0 0 ~
/ 1
3 type2northsouth_0_port ~ 3 17924 18828 0 0 ~
/ 1
3 type2eastwest_3_port ~ 3 17564 19738 0 0 ~
/ 1
3 type2northsouth_1_port ~ 3 17924 19738 0 0 ~
/ 1
3 type2northsouth_2_port ~ 3 17644 18828 0 0 ~
/ 1
3 type2eastwest_0_port ~ 3 17844 18828 0 0 ~
/ 1
3 sub_data_1_3_port ~ 3 23804 19738 0 0 ~
/ 1
3 type2eastwest_1_port ~ 3 17844 19738 0 0 ~
/ 1
3 type2eastwest_2_port ~ 3 17564 18828 0 0 ~
/ 1
3 type7_0_port ~ 3 22484 18828 0 0 ~
/ 1
3 type7_1_port ~ 3 21844 19738 0 0 ~
/ 1
3 type7_2_port ~ 3 22484 19738 0 0 ~
/ 1
3 type7_3_port ~ 3 21844 18828 0 0 ~
/ 1
3 type6north_0_port ~ 3 22444 15864 0 0 ~
/ 1
3 type6north_1_port ~ 3 21804 16774 0 0 ~
/ 1
3 type6north_2_port ~ 3 22444 16774 0 0 ~
/ 1
3 type6north_3_port ~ 3 21804 15864 0 0 ~
/ 1
3 type5north_0_port ~ 3 21084 15864 0 0 ~
/ 1
3 type5north_1_port ~ 3 20444 16774 0 0 ~
/ 1
3 type5north_2_port ~ 3 21084 16774 0 0 ~
/ 1
3 type5north_3_port ~ 3 20444 15864 0 0 ~
/ 1
3 type4north_0_port ~ 3 19724 15864 0 0 ~
/ 1
3 type4north_1_port ~ 3 19084 16774 0 0 ~
/ 1
3 type4north_2_port ~ 3 19724 16774 0 0 ~
/ 1
3 type4north_3_port ~ 3 19084 15864 0 0 ~
/ 1
3 type3north_0_port ~ 3 18364 15864 0 0 ~
/ 1
3 type3north_1_port ~ 3 17724 16774 0 0 ~
/ 1
3 type3north_2_port ~ 3 18364 16774 0 0 ~
/ 1
3 type7south_1_port ~ 3 23204 16774 0 0 ~
/ 1
3 sub_data_1_2_port ~ 3 23804 18828 0 0 ~
/ 1
3 sub_data_1_1_port ~ 3 19484 19738 0 0 ~
/ 1
3 type3_0_port ~ 3 18684 15864 0 0 ~
/ 1
3 type3_1_port ~ 3 18044 16774 0 0 ~
/ 1
3 type3_2_port ~ 3 18684 16774 0 0 ~
/ 1
3 type3_3_port ~ 3 18044 15864 0 0 ~
/ 1
3 type5_0_port ~ 3 22444 18828 0 0 ~
/ 1
3 type5_1_port ~ 3 21804 19738 0 0 ~
/ 1
3 type5_2_port ~ 3 22444 19738 0 0 ~
/ 1
3 type5_3_port ~ 3 21804 18828 0 0 ~
/ 1
3 sub_data_1_0_port ~ 3 20124 18828 0 0 ~
/ 1
3 type6_0_port ~ 3 22324 18828 0 0 ~
/ 1
3 type6_1_port ~ 3 21684 19738 0 0 ~
/ 1
3 type6_2_port ~ 3 22324 19738 0 0 ~
/ 1
3 type6_3_port ~ 3 21684 18828 0 0 ~
/ 1
3 type6east_0_port ~ 3 22324 15864 0 0 ~
/ 1
3 type6east_1_port ~ 3 21684 16774 0 0 ~
/ 1
3 type6east_2_port ~ 3 22324 16774 0 0 ~
/ 1
3 type6east_3_port ~ 3 21684 15864 0 0 ~
/ 1
3 type4east_0_port ~ 3 19604 15864 0 0 ~
/ 1
3 type4east_1_port ~ 3 18964 16774 0 0 ~
/ 1
3 type4east_2_port ~ 3 19604 16774 0 0 ~
/ 1
3 type4east_3_port ~ 3 18964 15864 0 0 ~
/ 1
3 type4_0_port ~ 3 19644 18828 0 0 ~
/ 1
3 type4_1_port ~ 3 19004 19738 0 0 ~
/ 1
3 type4_2_port ~ 3 19644 19738 0 0 ~
/ 1
3 type4_3_port ~ 3 19004 18828 0 0 ~
/ 1
3 type7north_0_port ~ 3 23804 15864 0 0 ~
/ 1
3 type7north_1_port ~ 3 23164 16774 0 0 ~
/ 1
3 type7north_2_port ~ 3 23804 16774 0 0 ~
/ 1
3 type7north_3_port ~ 3 23164 15864 0 0 ~
/ 1
3 type5south_1_port ~ 3 20484 16774 0 0 ~
/ 1
3 type5south_2_port ~ 3 21124 16774 0 0 ~
/ 1
3 type3south_1_port ~ 3 17764 16774 0 0 ~
/ 1
3 type3south_2_port ~ 3 18404 16774 0 0 ~
/ 1
3 type1_0_port ~ 3 19804 18828 0 0 ~
/ 1
3 type1_1_port ~ 3 19164 19738 0 0 ~
/ 1
3 type1_2_port ~ 3 19804 19738 0 0 ~
/ 1
3 type1_3_port ~ 3 19164 18828 0 0 ~
/ 1
3 type2_2_port ~ 2 17484 19108 0 0 ~
/ 1
3 type5west_0_port ~ 3 20924 15864 0 0 ~
/ 1
3 type5west_1_port ~ 3 20284 16774 0 0 ~
/ 1
3 type5west_2_port ~ 3 20924 16774 0 0 ~
/ 1
3 type5west_3_port ~ 3 20284 15864 0 0 ~
/ 1
3 type3west_0_port ~ 3 18204 15864 0 0 ~
/ 1
3 type3west_1_port ~ 3 17564 16774 0 0 ~
/ 1
3 type3west_2_port ~ 3 18204 16774 0 0 ~
/ 1
3 type3west_3_port ~ 3 17564 15864 0 0 ~
/ 1
3 type7east_0_port ~ 3 23684 15864 0 0 ~
/ 1
3 type7east_1_port ~ 3 23044 16774 0 0 ~
/ 1
3 type7east_2_port ~ 3 23684 16774 0 0 ~
/ 1
3 type7east_3_port ~ 3 23044 15864 0 0 ~
/ 1
3 sub_data_2_3_port ~ 3 23724 19738 0 0 ~
/ 1
3 type6south_0_port ~ 3 22484 15864 0 0 ~
/ 1
3 type6south_1_port ~ 3 21844 16774 0 0 ~
/ 1
3 type6south_2_port ~ 3 22484 16774 0 0 ~
/ 1
3 type4south_0_port ~ 3 19764 15864 0 0 ~
/ 1
3 type4south_1_port ~ 3 19124 16774 0 0 ~
/ 1
3 type4south_2_port ~ 3 19764 16774 0 0 ~
/ 1
3 type2_3_port ~ 2 17484 19458 0 0 ~
/ 1
3 sub_data_2_2_port ~ 3 23724 18828 0 0 ~
/ 1
3 sub_data_2_1_port ~ 3 22124 19738 0 0 ~
/ 1
3 type2_0_port ~ 3 19684 18828 0 0 ~
/ 1
3 type7west_0_port ~ 3 23644 15864 0 0 ~
/ 1
3 type7west_1_port ~ 3 23004 16774 0 0 ~
/ 1
3 type7west_2_port ~ 3 23644 16774 0 0 ~
/ 1
3 type7west_3_port ~ 3 23004 15864 0 0 ~
/ 1
3 type6west_0_port ~ 3 22284 15864 0 0 ~
/ 1
3 type6west_1_port ~ 3 21644 16774 0 0 ~
/ 1
3 type6west_2_port ~ 3 22284 16774 0 0 ~
/ 1
3 type6west_3_port ~ 3 21644 15864 0 0 ~
/ 1
3 type4west_0_port ~ 3 19564 15864 0 0 ~
/ 1
3 type4west_1_port ~ 3 18924 16774 0 0 ~
/ 1
3 type4west_2_port ~ 3 19564 16774 0 0 ~
/ 1
3 type4west_3_port ~ 3 18924 15864 0 0 ~
/ 1
3 type5east_0_port ~ 3 20964 15864 0 0 ~
/ 1
3 type5east_1_port ~ 3 20324 16774 0 0 ~
/ 1
3 type5east_2_port ~ 3 20964 16774 0 0 ~
/ 1
3 type5east_3_port ~ 3 20324 15864 0 0 ~
/ 1
3 type3east_0_port ~ 3 18244 15864 0 0 ~
/ 1
3 type3east_1_port ~ 3 17604 16774 0 0 ~
/ 1
3 type3east_2_port ~ 3 18244 16774 0 0 ~
/ 1
3 type3east_3_port ~ 3 17604 15864 0 0 ~
/ 1
3 type2_1_port ~ 2 18004 19490 0 0 ~
/ 1
3 sub_data_2_0_port ~ 3 22764 18828 0 0 ~
/ 1
3 type3north_3_port ~ 3 17724 15864 0 0 ~
/ 1
3 type7south_0_port ~ 3 23844 15864 0 0 ~
/ 1
3 type7south_2_port ~ 3 23844 16774 0 0 ~
/ 1
3 type7south_3_port ~ 3 23204 15864 0 0 ~
/ 1
3 type5south_0_port ~ 3 21124 15864 0 0 ~
/ 1
3 type3south_0_port ~ 3 18404 15864 0 0 ~
/ 1
3 type5south_3_port ~ 3 20484 15864 0 0 ~
/ 1
3 type3south_3_port ~ 3 17764 15864 0 0 ~
/ 1
3 type6south_3_port ~ 3 21844 15864 0 0 ~
/ 1
3 type4south_3_port ~ 3 19124 15864 0 0 ~
_I0/chip/video_ram_fix ram_fix 0
vdd 2 18278 9476
/ 0
vss 2 18518 9891
/ 0
clear_shift_start 2 18278 9572
/ 0
check_start 2 18358 9852
/ 0
draw_score_draw 2 18798 9748
/ 0
draw_erase_start 2 18798 9572
/ 0
we 3 18638 9852
/ 1
3 n1 ~ 2 18284 9442 0 0 ~
/ 1
3 n4 ~ 2 18404 9650 0 0 ~
/ 1
3 n5 ~ 2 18284 9650 0 0 ~
/ 1
3 n6 ~ 2 18444 9682 0 0 ~
_I0/chip/keep_score/L1 score 0
output_7_0_7 2 16558 10592
/ 0
output_7_0_6 2 16558 10768
/ 0
output_7_0_5 2 16558 10066
/ 0
output_7_0_2 2 13598 10632
/ 0
output_7_0_0 2 16558 11580
/ 0
clk 2 13598 10990
/ 0
vss 2 15758 11867
/ 0
vdd 2 15758 11373
/ 0
output_7_0_4 3 14438 11828
/ 0
output_7_0_3 3 14478 11828
/ 0
output_7_0_1 3 13998 11828
/ 0
rst 3 15238 9930
/ 0
increase 3 14558 11828
/ 1
3 n26 ~ 2 15724 11100 0 0 ~
/ 1
3 next_score_0_port ~ 2 15604 11698 0 0 ~
/ 1
3 n19 ~ 2 15044 10670 0 0 ~
/ 1
3 n22 ~ 2 14524 11626 0 0 ~
/ 1
3 n29 ~ 2 13884 11626 0 0 ~
/ 1
3 n20 ~ 2 15124 10670 0 0 ~
/ 1
3 next_score_1_port ~ 2 13604 11132 0 0 ~
/ 1
3 next_score_2_port ~ 2 13604 10144 0 0 ~
/ 1
3 next_score_4_port ~ 2 14444 11132 0 0 ~
/ 1
3 n30 ~ 2 13924 11658 0 0 ~
/ 1
3 n18 ~ 2 15164 10638 0 0 ~
/ 1
3 n28 ~ 2 13764 10670 0 0 ~
/ 1
3 next_score_3_port ~ 2 14164 10710 0 0 ~
/ 1
3 n25 ~ 2 14764 11658 0 0 ~
/ 1
3 next_score_6_port ~ 2 14804 10710 0 0 ~
/ 1
3 n21 ~ 2 15004 10670 0 0 ~
/ 1
3 next_score_7_port ~ 2 15124 11698 0 0 ~
/ 1
3 next_score_5_port ~ 2 14524 10710 0 0 ~
/ 1
3 n24 ~ 2 15404 11060 0 0 ~
/ 1
3 n27 ~ 2 14604 10144 0 0 ~
/ 1
3 n23 ~ 2 14684 11658 0 0 ~
_I0/chip/keep_score/L2 log 0
log_in_7_0_7 2 14878 11906
/ 0
log_out_7_0_7 2 14878 12082
/ 0
log_out_7_0_5 2 14438 12186
/ 0
log_out_7_0_3 2 15798 11978
/ 0
log_out_7_0_2 2 15798 12042
/ 0
vss 2 15198 11867
/ 0
vdd 2 15198 12361
/ 0
log_in_7_0_1 2 15558 11906
/ 0
log_in_7_0_2 2 15798 12010
/ 0
log_in_7_0_4 2 14438 12082
/ 0
log_out_7_0_6 3 15158 12322
/ 0
log_out_7_0_4 3 14758 12322
/ 0
log_out_7_0_1 3 15278 12322
/ 0
log_out_7_0_0 3 15478 11906
/ 0
log_in_7_0_0 3 15238 11906
/ 0
log_in_7_0_3 3 14678 12322
/ 0
log_in_7_0_5 3 15078 12322
/ 0
log_in_7_0_6 3 14838 11906
/ 1
3 n17 ~ 2 15724 12120 0 0 ~
/ 1
3 n18 ~ 2 14604 12088 0 0 ~
/ 1
3 n19 ~ 2 15004 12088 0 0 ~
/ 1
3 n15 ~ 2 15324 12120 0 0 ~
/ 1
3 n13 ~ 2 14964 12088 0 0 ~
/ 1
3 n14 ~ 2 14564 12088 0 0 ~
/ 1
3 n16 ~ 2 15364 12088 0 0 ~
_I0/chip/keep_score log_score 0
output_7_0_7 2 14878 12322
/ 0
vdd 2 15758 11373
/ 0
vss 2 15758 11867
/ 0
increase 2 16558 11516
/ 0
clk 2 13598 10990
/ 0
output_7_0_0 3 15518 12322
/ 0
output_7_0_1 3 15278 12322
/ 0
output_7_0_2 3 15598 12322
/ 0
output_7_0_3 3 14638 12322
/ 0
output_7_0_4 3 14758 12322
/ 0
output_7_0_5 3 14718 12322
/ 0
output_7_0_6 3 15158 12322
/ 0
rst 3 15238 9930
/ 1
3 score_to_log_4_port ~ 3 14444 11834 0 0 ~
/ 1
3 score_to_log_3_port ~ 3 14484 11834 0 0 ~
/ 1
3 score_to_log_1_port ~ 3 14004 11834 0 0 ~
/ 1
3 score_to_log_0_port ~ 3 15244 11912 0 0 ~
/ 1
3 score_to_log_6_port ~ 3 14844 11912 0 0 ~
/ 1
3 score_to_log_7_port ~ 2 16564 10598 0 0 ~
/ 1
3 score_to_log_2_port ~ 2 13604 10638 0 0 ~
/ 1
3 score_to_log_5_port ~ 3 15084 12328 0 0 ~
_I0/chip/switch_debounce/count_reg_6_inst dfa11 0
R 2 438 5238
/ 0
D 2 638 4990
/ 0
CK 2 478 5094
/ 0
Q 2 1158 5198
/ 0
vdd 2 438 5445
/ 0
vss 2 438 4951
_I0/chip/switch_debounce/count_reg_5_inst dfa11 0
R 2 3038 5238
/ 0
D 2 3238 4990
/ 0
CK 2 3078 5094
/ 0
Q 2 3758 5198
/ 0
vdd 2 3038 5445
/ 0
vss 2 3038 4951
_I0/chip/switch_debounce/count_reg_0_inst dfa11 0
R 2 3038 6226
/ 0
D 2 3238 5978
/ 0
CK 2 3078 6082
/ 0
Q 2 3758 6186
/ 0
vdd 2 3038 6433
/ 0
vss 2 3038 5939
_I0/chip/switch_debounce/count_reg_3_inst dfa11 0
R 2 3918 6640
/ 0
D 2 4118 6888
/ 0
CK 2 3958 6784
/ 0
Q 2 4638 6680
/ 0
vdd 2 3918 6433
/ 0
vss 2 3918 6927
_I0/chip/switch_debounce/count_reg_4_inst dfa11 0
R 2 3918 7214
/ 0
D 2 4118 6966
/ 0
CK 2 3958 7070
/ 0
Q 2 4638 7174
/ 0
vdd 2 3918 7421
/ 0
vss 2 3918 6927
_I0/chip/switch_debounce/count_reg_1_inst dfa11 0
R 2 3918 7628
/ 0
D 2 4118 7876
/ 0
CK 2 3958 7772
/ 0
Q 2 4638 7668
/ 0
vdd 2 3918 7421
/ 0
vss 2 3918 7915
_I0/chip/switch_debounce/count_reg_2_inst dfa11 0
R 2 3918 6226
/ 0
D 2 4118 5978
/ 0
CK 2 3958 6082
/ 0
Q 2 4638 6186
/ 0
vdd 2 3918 6433
/ 0
vss 2 3918 5939
_I0/chip/video_ram/do1_reg dfa11 0
R 2 35878 10178
/ 0
D 2 36078 9930
/ 0
CK 2 35918 10034
/ 0
Q 2 36598 10138
/ 0
vdd 2 35878 10385
/ 0
vss 2 35878 9891
_I0/chip/video_ram/do2_reg dfa11 0
R 2 26198 10178
/ 0
D 2 26398 9930
/ 0
CK 2 26238 10034
/ 0
Q 2 26918 10138
/ 0
vdd 2 26198 10385
/ 0
vss 2 26198 9891
_I0/chip/vga_controller/field_translation_reset/counter_state_reg_1_inst dfa11 0
R 2 34198 19484
/ 0
D 2 34398 19732
/ 0
CK 2 34238 19628
/ 0
Q 2 34918 19524
/ 0
vdd 2 34198 19277
/ 0
vss 2 34198 19771
_I0/chip/vga_controller/field_translation_reset/counter_state_reg_4_inst dfa11 0
R 2 33438 19484
/ 0
D 2 33638 19732
/ 0
CK 2 33478 19628
/ 0
Q 2 34158 19524
/ 0
vdd 2 33438 19277
/ 0
vss 2 33438 19771
_I0/chip/vga_controller/field_translation_reset/counter_state_reg_2_inst dfa11 0
R 2 32078 18082
/ 0
D 2 32278 17834
/ 0
CK 2 32118 17938
/ 0
Q 2 32798 18042
/ 0
vdd 2 32078 18289
/ 0
vss 2 32078 17795
_I0/chip/vga_controller/field_translation_reset/counter_state_reg_0_inst dfa11 0
R 2 30718 18496
/ 0
D 2 30918 18744
/ 0
CK 2 30758 18640
/ 0
Q 2 31438 18536
/ 0
vdd 2 30718 18289
/ 0
vss 2 30718 18783
_I0/chip/vga_controller/field_translation_reset/counter_state_reg_3_inst dfa11 0
R 2 30718 18082
/ 0
D 2 30918 17834
/ 0
CK 2 30758 17938
/ 0
Q 2 31438 18042
/ 0
vdd 2 30718 18289
/ 0
vss 2 30718 17795
_I0/chip/vga_controller/field_translation/counter_state_reg_1_inst dfa11 0
R 2 34078 14544
/ 0
D 2 34278 14792
/ 0
CK 2 34118 14688
/ 0
Q 2 34798 14584
/ 0
vdd 2 34078 14337
/ 0
vss 2 34078 14831
_I0/chip/vga_controller/field_translation/counter_state_reg_2_inst dfa11 0
R 2 33318 14544
/ 0
D 2 33518 14792
/ 0
CK 2 33358 14688
/ 0
Q 2 34038 14584
/ 0
vdd 2 33318 14337
/ 0
vss 2 33318 14831
_I0/chip/vga_controller/field_translation/counter_state_reg_0_inst dfa11 0
R 2 32558 14544
/ 0
D 2 32758 14792
/ 0
CK 2 32598 14688
/ 0
Q 2 33278 14584
/ 0
vdd 2 32558 14337
/ 0
vss 2 32558 14831
_I0/chip/vga_controller/score_translation/counter_state_reg_0_inst dfa11 0
R 2 24478 13142
/ 0
D 2 24678 12894
/ 0
CK 2 24518 12998
/ 0
Q 2 25198 13102
/ 0
vdd 2 24478 13349
/ 0
vss 2 24478 12855
_I0/chip/vga_controller/score_translation/counter_state_reg_4_inst dfa11 0
R 2 24478 13556
/ 0
D 2 24678 13804
/ 0
CK 2 24518 13700
/ 0
Q 2 25198 13596
/ 0
vdd 2 24478 13349
/ 0
vss 2 24478 13843
_I0/chip/vga_controller/score_translation/counter_state_reg_2_inst dfa11 0
R 2 25238 13556
/ 0
D 2 25438 13804
/ 0
CK 2 25278 13700
/ 0
Q 2 25958 13596
/ 0
vdd 2 25238 13349
/ 0
vss 2 25238 13843
_I0/chip/vga_controller/score_translation/counter_state_reg_3_inst dfa11 0
R 2 26438 12154
/ 0
D 2 26638 11906
/ 0
CK 2 26478 12010
/ 0
Q 2 27158 12114
/ 0
vdd 2 26438 12361
/ 0
vss 2 26438 11867
_I0/chip/vga_controller/score_translation/counter_state_reg_1_inst dfa11 0
R 2 25238 13142
/ 0
D 2 25438 12894
/ 0
CK 2 25278 12998
/ 0
Q 2 25958 13102
/ 0
vdd 2 25238 13349
/ 0
vss 2 25238 12855
_I0/chip/vga_controller/read_and_output/v_sync_out_reg dfa11 0
R 2 36078 12154
/ 0
D 2 36278 11906
/ 0
CK 2 36118 12010
/ 0
Q 2 36798 12114
/ 0
vdd 2 36078 12361
/ 0
vss 2 36078 11867
_I0/chip/vga_controller/read_and_output/v_sync_buf_reg dfa11 0
R 2 36838 12154
/ 0
D 2 37038 11906
/ 0
CK 2 36878 12010
/ 0
Q 2 37558 12114
/ 0
vdd 2 36838 12361
/ 0
vss 2 36838 11867
_I0/chip/vga_controller/read_and_output/green_out_reg dfa11 0
R 2 36078 12568
/ 0
D 2 36278 12816
/ 0
CK 2 36118 12712
/ 0
Q 2 36798 12608
/ 0
vdd 2 36078 12361
/ 0
vss 2 36078 12855
_I0/chip/vga_controller/read_and_output/blue_out_reg dfa11 0
R 2 35318 12154
/ 0
D 2 35518 11906
/ 0
CK 2 35358 12010
/ 0
Q 2 36038 12114
/ 0
vdd 2 35318 12361
/ 0
vss 2 35318 11867
_I0/chip/vga_controller/read_and_output/h_sync_buf_reg dfa11 0
R 2 36838 12568
/ 0
D 2 37038 12816
/ 0
CK 2 36878 12712
/ 0
Q 2 37558 12608
/ 0
vdd 2 36838 12361
/ 0
vss 2 36838 12855
_I0/chip/vga_controller/read_and_output/h_sync_out_reg dfa11 0
R 2 37598 12568
/ 0
D 2 37798 12816
/ 0
CK 2 37638 12712
/ 0
Q 2 38318 12608
/ 0
vdd 2 37598 12361
/ 0
vss 2 37598 12855
_I0/chip/vga_controller/read_and_output/red_out_reg dfa11 0
R 2 35318 12568
/ 0
D 2 35518 12816
/ 0
CK 2 35358 12712
/ 0
Q 2 36038 12608
/ 0
vdd 2 35318 12361
/ 0
vss 2 35318 12855
_I0/chip/vga_controller/read_and_output/in_np_buf_reg dfa11 0
R 2 37598 12154
/ 0
D 2 37798 11906
/ 0
CK 2 37638 12010
/ 0
Q 2 38318 12114
/ 0
vdd 2 37598 12361
/ 0
vss 2 37598 11867
_I0/chip/vga_controller/read_and_output/in_score_buf_reg dfa11 0
R 2 34558 12568
/ 0
D 2 34758 12816
/ 0
CK 2 34598 12712
/ 0
Q 2 35278 12608
/ 0
vdd 2 34558 12361
/ 0
vss 2 34558 12855
_I0/chip/vga_controller/read_and_output/in_field_buf_reg dfa11 0
R 2 34558 12154
/ 0
D 2 34758 11906
/ 0
CK 2 34598 12010
/ 0
Q 2 35278 12114
/ 0
vdd 2 34558 12361
/ 0
vss 2 34558 11867
_I0/chip/vga_controller/triggers/new_line_state_reg dfa11 0
R 2 28478 12154
/ 0
D 2 28678 11906
/ 0
CK 2 28518 12010
/ 0
Q 2 29198 12114
/ 0
vdd 2 28478 12361
/ 0
vss 2 28478 11867
_I0/chip/vga_controller/triggers/new_frame_state_reg dfa11 0
R 2 29238 12154
/ 0
D 2 29438 11906
/ 0
CK 2 29278 12010
/ 0
Q 2 29958 12114
/ 0
vdd 2 29238 12361
/ 0
vss 2 29238 11867
_I0/chip/vga_controller/triggers/end_frame_state_reg dfa11 0
R 2 29078 12568
/ 0
D 2 29278 12816
/ 0
CK 2 29118 12712
/ 0
Q 2 29798 12608
/ 0
vdd 2 29078 12361
/ 0
vss 2 29078 12855
_I0/chip/vga_controller/np_check/end_np_line_state_reg dfa11 0
R 2 30078 14544
/ 0
D 2 30278 14792
/ 0
CK 2 30118 14688
/ 0
Q 2 30798 14584
/ 0
vdd 2 30078 14337
/ 0
vss 2 30078 14831
_I0/chip/vga_controller/np_check/in_np_state_reg dfa11 0
R 2 30078 14130
/ 0
D 2 30278 13882
/ 0
CK 2 30118 13986
/ 0
Q 2 30798 14090
/ 0
vdd 2 30078 14337
/ 0
vss 2 30078 13843
_I0/chip/vga_controller/score_check/in_score_state_reg dfa11 0
R 2 24438 15532
/ 0
D 2 24638 15780
/ 0
CK 2 24478 15676
/ 0
Q 2 25158 15572
/ 0
vdd 2 24438 15325
/ 0
vss 2 24438 15819
_I0/chip/vga_controller/score_check/end_score_line_state_reg dfa11 0
R 2 24438 15118
/ 0
D 2 24638 14870
/ 0
CK 2 24478 14974
/ 0
Q 2 25158 15078
/ 0
vdd 2 24438 15325
/ 0
vss 2 24438 14831
_I0/chip/vga_controller/np_translation_reset/counter_state_reg_1_inst dfa11 0
R 2 36758 18496
/ 0
D 2 36958 18744
/ 0
CK 2 36798 18640
/ 0
Q 2 37478 18536
/ 0
vdd 2 36758 18289
/ 0
vss 2 36758 18783
_I0/chip/vga_controller/np_translation_reset/counter_state_reg_0_inst dfa11 0
R 2 36558 19484
/ 0
D 2 36758 19732
/ 0
CK 2 36598 19628
/ 0
Q 2 37278 19524
/ 0
vdd 2 36558 19277
/ 0
vss 2 36558 19771
_I0/chip/vga_controller/np_translation_reset/counter_state_reg_2_inst dfa11 0
R 2 35998 18496
/ 0
D 2 36198 18744
/ 0
CK 2 36038 18640
/ 0
Q 2 36718 18536
/ 0
vdd 2 35998 18289
/ 0
vss 2 35998 18783
_I0/chip/vga_controller/np_translation_reset/counter_state_reg_3_inst dfa11 0
R 2 35238 18496
/ 0
D 2 35438 18744
/ 0
CK 2 35278 18640
/ 0
Q 2 35958 18536
/ 0
vdd 2 35238 18289
/ 0
vss 2 35238 18783
_I0/chip/vga_controller/np_translation_reset/counter_state_reg_4_inst dfa11 0
R 2 36558 19070
/ 0
D 2 36758 18822
/ 0
CK 2 36598 18926
/ 0
Q 2 37278 19030
/ 0
vdd 2 36558 19277
/ 0
vss 2 36558 18783
_I0/chip/vga_controller/np_translation/counter_state_reg_0_inst dfa11 0
R 2 35358 14544
/ 0
D 2 35558 14792
/ 0
CK 2 35398 14688
/ 0
Q 2 36078 14584
/ 0
vdd 2 35358 14337
/ 0
vss 2 35358 14831
_I0/chip/vga_controller/np_translation/counter_state_reg_1_inst dfa11 0
R 2 35358 14130
/ 0
D 2 35558 13882
/ 0
CK 2 35398 13986
/ 0
Q 2 36078 14090
/ 0
vdd 2 35358 14337
/ 0
vss 2 35358 13843
_I0/chip/vga_controller/np_translation/counter_state_reg_2_inst dfa11 0
R 2 36118 14130
/ 0
D 2 36318 13882
/ 0
CK 2 36158 13986
/ 0
Q 2 36838 14090
/ 0
vdd 2 36118 14337
/ 0
vss 2 36118 13843
_I0/chip/switch_debounce debounce 0
clk 2 438 5094
/ 0
vss 2 3038 5939
/ 0
vdd 2 3038 6433
/ 0
rst 2 438 6322
/ 0
random_seed 2 438 7070
/ 0
output_5_0_5 3 2958 7876
/ 0
output_5_0_4 3 2958 4990
/ 0
output_5_0_3 3 2078 4990
/ 0
output_5_0_2 3 2998 4990
/ 0
output_5_0_1 3 2118 4990
/ 0
output_5_0_0 3 3038 4990
/ 0
inv_inputs_5_0_5 3 1798 7876
/ 0
inv_inputs_5_0_4 3 2118 7876
/ 0
inv_inputs_5_0_3 3 1838 7876
/ 0
inv_inputs_5_0_2 3 1758 7876
/ 0
inv_inputs_5_0_1 3 1598 7876
/ 0
inv_inputs_5_0_0 3 2358 7876
/ 1
3 n54 ~ 2 524 5698 0 0 ~
/ 1
3 n45 ~ 2 564 7706 0 0 ~
/ 1
3 n34 ~ 2 3764 7746 0 0 ~
/ 1
3 n56 ~ 2 3484 5698 0 0 ~
/ 1
3 n49 ~ 2 524 6686 0 0 ~
/ 1
3 n42 ~ 2 964 7674 0 0 ~
/ 1
3 n52 ~ 2 1924 7674 0 0 ~
/ 1
3 n58 ~ 2 3604 5730 0 0 ~
/ 1
3 new_out_5_port ~ 2 2284 7180 0 0 ~
/ 1
3 n53 ~ 2 1884 6686 0 0 ~
/ 1
3 n57 ~ 2 3524 5730 0 0 ~
/ 1
3 n60 ~ 2 4124 5730 0 0 ~
/ 1
3 n36 ~ 2 3484 6758 0 0 ~
/ 1
3 n64 ~ 2 3444 7674 0 0 ~
/ 1
3 n39 ~ 2 604 5730 0 0 ~
/ 1
3 n63 ~ 2 3524 7674 0 0 ~
/ 1
3 n59 ~ 2 3884 5172 0 0 ~
/ 1
3 n38 ~ 2 3164 5770 0 0 ~
/ 1
3 count_5_port ~ 2 3724 5730 0 0 ~
/ 1
3 n65 ~ 2 3884 5698 0 0 ~
/ 1
3 new_state_0_port ~ 2 604 7180 0 0 ~
/ 1
3 new_state_1_port ~ 2 1004 7180 0 0 ~
/ 1
3 n51 ~ 2 2884 7180 0 0 ~
/ 1
3 n35 ~ 2 3764 7108 0 0 ~
/ 1
3 n43 ~ 2 964 7180 0 0 ~
/ 1
3 count_0_port ~ 2 3044 6718 0 0 ~
/ 1
3 state_0_port ~ 2 1284 6686 0 0 ~
/ 1
3 new_out_4_port ~ 2 2284 7674 0 0 ~
/ 1
3 count_1_port ~ 2 3484 7148 0 0 ~
/ 1
3 n44 ~ 2 884 7674 0 0 ~
/ 1
3 n37 ~ 2 4004 5132 0 0 ~
/ 1
3 new_out_2_port ~ 2 2124 7674 0 0 ~
/ 1
3 count_3_port ~ 2 3764 6718 0 0 ~
/ 1
3 count_2_port ~ 2 3644 7148 0 0 ~
/ 1
3 new_out_3_port ~ 2 1444 7180 0 0 ~
/ 1
3 n47 ~ 2 1404 7706 0 0 ~
/ 1
3 n40 ~ 2 3124 6718 0 0 ~
/ 1
3 new_out_1_port ~ 2 1684 7674 0 0 ~
/ 1
3 new_out_0_port ~ 2 2524 7180 0 0 ~
/ 1
3 count_4_port ~ 2 4164 5172 0 0 ~
/ 1
3 n62 ~ 2 3364 7180 0 0 ~
/ 1
3 n61 ~ 2 3524 6718 0 0 ~
/ 1
3 n46 ~ 2 1644 7706 0 0 ~
/ 1
3 n50 ~ 2 3004 7180 0 0 ~
/ 1
3 n55 ~ 2 3564 5698 0 0 ~
/ 1
3 state_1_port ~ 2 1564 6718 0 0 ~
/ 1
3 n48 ~ 2 3084 6718 0 0 ~
/ 1
3 count_6_port ~ 2 1164 5204 0 0 ~
/ 1
3 N15 ~ 2 3044 6232 0 0 ~
_I0/chip/clear_shift/defset cs_defset2 0
vdd 2 6558 1572
/ 0
en 2 6558 1844
/ 0
out1 2 6918 1812
/ 0
vss 2 6758 1987
/ 0
out2 2 6558 1668
/ 1
3 n1 ~ 2 6684 1746 0 0 ~
_I0/chip/clear_shift/counter_7_bit cs_7bc 0
value_6_0_6 2 9758 1110
/ 0
value_6_0_5 2 9758 186
/ 0
value_6_0_4 2 7278 1740
/ 0
value_6_0_2 2 9758 712
/ 0
rst 2 7278 394
/ 0
vss 2 7278 11
/ 0
vdd 2 7278 505
/ 0
value_6_0_3 3 7918 1948
/ 0
value_6_0_1 3 8638 1948
/ 0
value_6_0_0 3 8238 50
/ 0
clk 3 8358 50
/ 0
en 3 8358 1948
/ 1
3 n31 ~ 2 8484 1746 0 0 ~
/ 1
3 n28 ~ 2 7444 1778 0 0 ~
/ 1
3 n27 ~ 2 7964 1778 0 0 ~
/ 1
3 n32 ~ 2 8804 1220 0 0 ~
/ 1
3 n21 ~ 2 8124 264 0 0 ~
/ 1
3 n24 ~ 2 8444 1220 0 0 ~
/ 1
3 n25 ~ 2 8684 1252 0 0 ~
/ 1
3 n33 ~ 2 8884 758 0 0 ~
/ 1
3 n20 ~ 2 8884 1818 0 0 ~
/ 1
3 n18 ~ 2 7284 1252 0 0 ~
/ 1
3 n16 ~ 2 8204 1818 0 0 ~
/ 1
3 n29 ~ 2 9404 1778 0 0 ~
/ 1
3 n23 ~ 2 8604 1252 0 0 ~
/ 1
3 n30 ~ 2 8444 1778 0 0 ~
/ 1
3 n22 ~ 2 8564 830 0 0 ~
/ 1
3 n26 ~ 2 8204 1252 0 0 ~
/ 1
3 n17 ~ 2 9524 1818 0 0 ~
/ 1
3 n19 ~ 2 9204 1818 0 0 ~
_I0/chip/clear_shift/comb cs_compare_comb 0
tri_en 2 9758 2832
/ 0
defset_en 2 9278 2728
/ 0
state_next_3_0_3 2 9758 3118
/ 0
vss 2 9158 2975
/ 0
vdd 2 9158 3469
/ 0
cnt_ram_addr_6_0_1 2 7638 3644
/ 0
cnt_ram_addr_6_0_2 2 7638 3190
/ 0
cnt_ram_addr_6_0_5 2 7958 3924
/ 0
cnt_ram_addr_6_0_3 2 7838 3924
/ 0
state_next_3_0_2 2 9758 3262
/ 0
state_next_3_0_0 2 7638 3294
/ 0
cnt_ram_addr_6_0_0 2 7638 2800
/ 0
start_in 2 7638 2656
/ 0
state_3_0_2 2 9758 2624
/ 0
cnt_en 3 8158 3924
/ 0
shift_start 3 8638 3924
/ 0
score_out 3 9558 2026
/ 0
cnt_ram_addr_6_0_6 3 7918 3924
/ 0
cnt_ram_addr_6_0_4 3 7798 3924
/ 0
row_full 3 8718 3924
/ 0
state_next_3_0_1 3 8598 3924
/ 0
shift_ready 3 8958 3924
/ 0
row_full_next 3 8558 3924
/ 0
ram_data_in 3 8918 3924
/ 0
state_3_0_0 3 8718 2026
/ 0
state_3_0_1 3 8958 2026
/ 0
state_3_0_3 3 8238 3924
/ 0
ready_out 3 9438 3924
/ 1
3 n59 ~ 2 7924 2240 0 0 ~
/ 1
3 n89 ~ 2 8284 2766 0 0 ~
/ 1
3 n80 ~ 2 7924 2766 0 0 ~
/ 1
3 n85 ~ 2 9044 3722 0 0 ~
/ 1
3 n66 ~ 2 9364 2208 0 0 ~
/ 1
3 n77 ~ 2 7764 2240 0 0 ~
/ 1
3 n67 ~ 2 9644 2208 0 0 ~
/ 1
3 n76 ~ 2 8124 2734 0 0 ~
/ 1
3 n56 ~ 2 7804 3196 0 0 ~
/ 1
3 n53 ~ 2 9484 2766 0 0 ~
/ 1
3 n57 ~ 2 7844 3196 0 0 ~
/ 1
3 n61 ~ 2 7724 2240 0 0 ~
/ 1
3 n91 ~ 2 9724 3722 0 0 ~
/ 1
3 n94 ~ 2 8404 3196 0 0 ~
/ 1
3 n69 ~ 2 9084 2240 0 0 ~
/ 1
3 n82 ~ 2 8524 3754 0 0 ~
/ 1
3 n52 ~ 2 9524 3754 0 0 ~
/ 1
3 n74 ~ 2 9044 3196 0 0 ~
/ 1
3 n88 ~ 2 8324 2734 0 0 ~
/ 1
3 n95 ~ 2 9204 2208 0 0 ~
/ 1
3 n71 ~ 2 8124 3722 0 0 ~
/ 1
3 n65 ~ 2 9684 2240 0 0 ~
/ 1
3 n63 ~ 2 9124 3196 0 0 ~
/ 1
3 n75 ~ 2 8164 2240 0 0 ~
/ 1
3 n83 ~ 2 8764 3196 0 0 ~
/ 1
3 n78 ~ 2 7644 2240 0 0 ~
/ 1
3 n55 ~ 2 9444 2766 0 0 ~
/ 1
3 n58 ~ 2 7884 3196 0 0 ~
/ 1
3 n72 ~ 2 9004 3196 0 0 ~
/ 1
3 n51 ~ 2 7924 3228 0 0 ~
/ 1
3 n79 ~ 2 8364 2240 0 0 ~
/ 1
3 n90 ~ 2 8564 2208 0 0 ~
/ 1
3 n92 ~ 2 9404 3754 0 0 ~
/ 1
3 n73 ~ 2 8044 3196 0 0 ~
/ 1
3 n84 ~ 2 9524 3228 0 0 ~
/ 1
3 n86 ~ 2 8964 2734 0 0 ~
/ 1
3 n64 ~ 2 9644 3754 0 0 ~
/ 1
3 n87 ~ 2 9164 2208 0 0 ~
/ 1
3 n93 ~ 2 8924 2208 0 0 ~
/ 1
3 n60 ~ 2 7804 2208 0 0 ~
/ 1
3 n68 ~ 2 9604 2734 0 0 ~
/ 1
3 n70 ~ 2 8524 3196 0 0 ~
/ 1
3 n54 ~ 2 9404 2766 0 0 ~
/ 1
3 n62 ~ 2 8324 3228 0 0 ~
/ 1
3 n81 ~ 2 8284 3196 0 0 ~
_I0/chip/clear_shift/shift/comb cs_shift_comb 0
cnt_set 2 3238 2306
/ 0
cnt_en 2 3238 3294
/ 0
ram_data_out 2 3238 2656
/ 0
vss 2 3838 2975
/ 0
vdd 2 3838 2481
/ 0
state_next_2_0_1 2 3238 2832
/ 0
state_next_2_0_0 2 3238 3676
/ 0
start_in 2 3238 2688
/ 0
cnt_ram_addr_6_0_3 2 4798 3644
/ 0
cnt_ram_addr_6_0_2 2 4758 3924
/ 0
cnt_ram_addr_6_0_1 2 4798 3118
/ 0
cnt_ram_addr_6_0_0 2 4798 3054
/ 0
state_2_0_1 2 3238 3852
/ 0
ram_data_in 2 4798 2832
/ 0
cnt_ram_addr_6_0_4 2 4798 2656
/ 0
ready_out 2 4798 2864
/ 0
tri_en_substr 3 4238 3924
/ 0
ram_we 3 4038 3924
/ 0
tri_en 3 3798 2026
/ 0
state_2_0_0 3 3918 3924
/ 0
state_next_2_0_2 3 4598 3924
/ 0
state_2_0_2 3 3438 3924
/ 0
cnt_ram_addr_6_0_6 3 4478 2026
/ 0
cnt_ram_addr_6_0_5 3 4638 2026
/ 1
3 n54 ~ 2 4684 2208 0 0 ~
/ 1
3 n37 ~ 2 4524 3754 0 0 ~
/ 1
3 n27 ~ 2 4204 2734 0 0 ~
/ 1
3 n50 ~ 2 4604 2766 0 0 ~
/ 1
3 n58 ~ 2 3524 3196 0 0 ~
/ 1
3 n57 ~ 2 4604 2240 0 0 ~
/ 1
3 n51 ~ 2 4804 3196 0 0 ~
/ 1
3 n55 ~ 2 4084 2766 0 0 ~
/ 1
3 n46 ~ 2 3284 3754 0 0 ~
/ 1
3 n43 ~ 2 3484 2208 0 0 ~
/ 1
3 n49 ~ 2 4524 2766 0 0 ~
/ 1
3 n25 ~ 2 3684 3196 0 0 ~
/ 1
3 n52 ~ 2 4764 2766 0 0 ~
/ 1
3 n40 ~ 2 3804 3196 0 0 ~
/ 1
3 n39 ~ 2 3724 3228 0 0 ~
/ 1
3 n53 ~ 2 4284 2766 0 0 ~
/ 1
3 n44 ~ 2 4324 3196 0 0 ~
/ 1
3 n47 ~ 2 3324 3754 0 0 ~
/ 1
3 n41 ~ 2 4484 2766 0 0 ~
/ 1
3 n42 ~ 2 4644 2734 0 0 ~
/ 1
3 n35 ~ 2 4044 3196 0 0 ~
/ 1
3 n36 ~ 2 4164 3228 0 0 ~
/ 1
3 n56 ~ 2 4484 3196 0 0 ~
/ 1
3 n38 ~ 2 4404 2240 0 0 ~
/ 1
3 n26 ~ 2 3844 2734 0 0 ~
/ 1
3 n45 ~ 2 3244 3754 0 0 ~
/ 1
3 n48 ~ 2 3484 2766 0 0 ~
/ 1
3 n33 ~ 2 3644 2766 0 0 ~
/ 1
3 n34 ~ 2 4364 2766 0 0 ~
_I0/chip/clear_shift/shift/adder_7_bit cs_adder7 0
o_6_0_4 2 5558 1668
/ 0
o_6_0_3 2 5558 1844
/ 0
i_6_0_6 2 5878 1948
/ 0
vss 2 5878 1987
/ 0
vdd 2 5878 1493
/ 0
i_6_0_5 2 5558 1142
/ 0
i_6_0_4 2 5558 1772
/ 0
o_6_0_6 3 5958 1948
/ 0
o_6_0_5 3 5958 1038
/ 0
i_6_0_2 3 6118 1038
/ 0
o_6_0_2 3 6118 1078
/ 0
i_6_0_1 3 6118 1110
/ 0
o_6_0_1 3 6118 1142
/ 0
i_6_0_0 3 6118 1174
/ 0
o_6_0_0 3 6118 1214
/ 0
i_6_0_3 3 5598 1948
/ 1
3 n8 ~ 2 5644 1778 0 0 ~
/ 1
3 n7 ~ 2 5644 1252 0 0 ~
/ 1
3 n6 ~ 2 5724 1220 0 0 ~
/ 1
3 n5 ~ 2 5844 1252 0 0 ~
_I0/chip/clear_shift/shift/counter_7_bit cs_7bcws 0
value_6_0_5 2 3118 3612
/ 0
value_6_0_2 2 478 2592
/ 0
rst 2 478 3358
/ 0
clk 2 478 3612
/ 0
vss 2 478 3963
/ 0
vdd 2 478 3469
/ 0
data_6_0_0 2 3118 2130
/ 0
data_6_0_1 2 3118 1668
/ 0
data_6_0_3 2 3118 2656
/ 0
set 2 3118 1844
/ 0
value_6_0_6 3 1318 3924
/ 0
value_6_0_4 3 2638 1038
/ 0
value_6_0_3 3 1398 1038
/ 0
value_6_0_1 3 2918 1038
/ 0
value_6_0_0 3 1358 3924
/ 0
en 3 2958 1038
/ 0
data_6_0_2 3 1638 1038
/ 0
data_6_0_4 3 2638 3924
/ 0
data_6_0_5 3 2678 1038
/ 0
data_6_0_6 3 2198 3924
/ 1
3 n64 ~ 2 2284 3196 0 0 ~
/ 1
3 n49 ~ 2 2084 2766 0 0 ~
/ 1
3 n48 ~ 2 1924 2734 0 0 ~
/ 1
3 n66 ~ 2 2564 3722 0 0 ~
/ 1
3 n53 ~ 2 2164 1778 0 0 ~
/ 1
3 n57 ~ 2 1404 3196 0 0 ~
/ 1
3 n50 ~ 2 1644 3228 0 0 ~
/ 1
3 n62 ~ 2 2724 2766 0 0 ~
/ 1
3 n67 ~ 2 2684 2766 0 0 ~
/ 1
3 n34 ~ 2 3124 1252 0 0 ~
/ 1
3 n38 ~ 2 2484 1778 0 0 ~
/ 1
3 n59 ~ 2 2964 2766 0 0 ~
/ 1
3 n63 ~ 2 2404 3722 0 0 ~
/ 1
3 n70 ~ 2 1644 1778 0 0 ~
/ 1
3 n45 ~ 2 3084 2766 0 0 ~
/ 1
3 n61 ~ 2 2724 2208 0 0 ~
/ 1
3 n68 ~ 2 2484 2208 0 0 ~
/ 1
3 n54 ~ 2 2284 2766 0 0 ~
/ 1
3 n41 ~ 2 1724 2208 0 0 ~
/ 1
3 n65 ~ 2 2724 3228 0 0 ~
/ 1
3 n37 ~ 2 1684 1252 0 0 ~
/ 1
3 n31 ~ 2 2364 1220 0 0 ~
/ 1
3 n24 ~ 2 484 3228 0 0 ~
/ 1
3 n44 ~ 2 1404 2766 0 0 ~
/ 1
3 n26 ~ 2 2244 1746 0 0 ~
/ 1
3 n43 ~ 2 1924 2208 0 0 ~
/ 1
3 n32 ~ 2 1444 1778 0 0 ~
/ 1
3 n69 ~ 2 2444 3196 0 0 ~
/ 1
3 n51 ~ 2 1844 2208 0 0 ~
/ 1
3 n60 ~ 2 2524 3228 0 0 ~
/ 1
3 n42 ~ 2 1444 2766 0 0 ~
/ 1
3 n29 ~ 2 484 2734 0 0 ~
/ 1
3 n28 ~ 2 484 2240 0 0 ~
/ 1
3 n58 ~ 2 1604 3196 0 0 ~
/ 1
3 n55 ~ 2 2724 1746 0 0 ~
/ 1
3 n52 ~ 2 2124 1778 0 0 ~
/ 1
3 n56 ~ 2 1444 3196 0 0 ~
/ 1
3 n25 ~ 2 2764 2240 0 0 ~
/ 1
3 n30 ~ 2 484 3722 0 0 ~
/ 1
3 n46 ~ 2 2924 3722 0 0 ~
/ 1
3 n47 ~ 2 2884 3196 0 0 ~
/ 1
3 n40 ~ 2 1924 1746 0 0 ~
/ 1
3 n27 ~ 2 2524 2766 0 0 ~
/ 1
3 n39 ~ 2 3124 3196 0 0 ~
/ 1
3 n36 ~ 2 3084 3196 0 0 ~
/ 1
3 n33 ~ 2 2044 2766 0 0 ~
/ 1
3 n35 ~ 2 2444 2240 0 0 ~
_I0/chip/clear_shift/shift cs_shift 0
rst 2 438 3358
/ 0
clk 2 438 3612
/ 0
vdd 2 5958 2481
/ 0
ram_addr_out_7_0_0 2 6118 3820
/ 0
ram_addr_out_7_0_1 2 6118 2370
/ 0
ram_addr_out_7_0_3 2 6118 3644
/ 0
ram_addr_out_7_0_4 2 6118 3262
/ 0
ram_addr_out_7_0_6 2 6118 3294
/ 0
ram_data_out 3 3158 3924
/ 0
ready_out 3 4638 3924
/ 0
ram_we 3 4038 3924
/ 0
ram_data_in 3 4678 3924
/ 0
start_in 3 3278 544
/ 0
ram_addr_in_6_0_0 3 3158 544
/ 0
ram_addr_in_6_0_1 3 3118 544
/ 0
ram_addr_in_6_0_2 3 1638 544
/ 0
ram_addr_in_6_0_3 3 3238 544
/ 0
ram_addr_in_6_0_4 3 2638 3924
/ 0
ram_addr_in_6_0_5 3 2638 544
/ 0
ram_addr_in_6_0_6 3 2198 3924
/ 0
ram_addr_out_7_0_2 3 5598 3924
/ 0
ram_addr_out_7_0_5 3 5078 3924
/ 0
ram_addr_out_7_0_7 3 4998 3924
/ 0
vss 3 1798 3924
/ 1
3 n1 ~ 2 2684 790 0 0 ~
/ 1
3 cnt_set ~ 2 3244 2312 0 0 ~
/ 1
3 cnt_ram_addr_substr_3_port ~ 3 5884 3020 0 0 ~
/ 1
3 cnt_ram_addr_substr_4_port ~ 2 5044 3124 0 0 ~
/ 1
3 state_next_1_port ~ 2 3244 2838 0 0 ~
/ 1
3 cnt_ram_addr_substr_6_port ~ 3 5884 3930 0 0 ~
/ 1
3 tri_en ~ 2 6124 2136 0 0 ~
/ 1
3 cnt_en ~ 3 2964 1044 0 0 ~
/ 1
3 cnt_ram_addr_substr_1_port ~ 3 5404 3020 0 0 ~
/ 1
3 cnt_ram_addr_substr_5_port ~ 2 5044 3228 0 0 ~
/ 1
3 state_next_2_port ~ 2 4604 758 0 0 ~
/ 1
3 state_next_0_port ~ 2 3244 3682 0 0 ~
/ 1
3 cnt_ram_addr_substr_2_port ~ 3 5404 3930 0 0 ~
/ 1
3 cnt_ram_addr_substr_0_port ~ 2 5044 3826 0 0 ~
/ 1
3 state_0_port ~ 3 3924 3930 0 0 ~
/ 1
3 state_1_port ~ 2 4524 1252 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_4_port ~ 2 5044 2136 0 0 ~
/ 1
3 tri_en_substr ~ 3 4244 3930 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_5_port ~ 3 4644 2032 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_1_port ~ 3 5404 2032 0 0 ~
/ 1
3 state_2_port ~ 3 3444 3930 0 0 ~
/ 1
3 n2 ~ 2 2724 790 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_6_port ~ 3 4484 2032 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_3_port ~ 3 5604 1954 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_0_port ~ 2 4804 3060 0 0 ~
/ 1
3 X_Logic0_port ~ 2 3844 2981 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_2_port ~ 3 5404 2942 0 0 ~
_I0/chip/clear_shift/tristate_8_bit cs_tri8 0
e 2 7238 856
/ 0
o_7_0_0 2 7238 186
/ 0
vss 2 7078 11
/ 0
vdd 2 7078 505
/ 0
o_7_0_3 2 7238 330
/ 0
o_7_0_4 2 7238 712
/ 0
o_7_0_5 2 6158 330
/ 0
o_7_0_6 2 7238 680
/ 0
o_7_0_7 2 6158 680
/ 0
i_7_0_0 2 6158 154
/ 0
i_7_0_4 2 6158 856
/ 0
i_7_0_5 2 6158 752
/ 0
i_7_0_7 2 6158 226
/ 0
o_7_0_1 3 6718 960
/ 0
o_7_0_2 3 6718 50
/ 0
i_7_0_1 3 6518 960
/ 0
i_7_0_2 3 6518 50
/ 0
i_7_0_3 3 6998 960
/ 0
i_7_0_6 3 6998 50
/ 1
3 n7 ~ 2 6724 758 0 0 ~
/ 1
3 n6 ~ 2 6564 232 0 0 ~
/ 1
3 n5 ~ 2 6924 264 0 0 ~
/ 1
3 n2 ~ 2 7044 232 0 0 ~
/ 1
3 n3 ~ 2 6444 264 0 0 ~
/ 1
3 n1 ~ 2 6204 232 0 0 ~
/ 1
3 n8 ~ 2 6284 232 0 0 ~
/ 1
3 n4 ~ 2 6284 790 0 0 ~
_I0/chip/clear_shift/shift/tristate_8_bit_substr cs_tri8 0
e 2 6118 3118
/ 0
o_7_0_0 2 6118 3788
/ 0
vss 2 5958 3963
/ 0
vdd 2 5958 3469
/ 0
o_7_0_3 2 6118 3644
/ 0
o_7_0_4 2 6118 3262
/ 0
o_7_0_5 2 5038 3644
/ 0
o_7_0_6 2 6118 3294
/ 0
o_7_0_7 2 5038 3294
/ 0
i_7_0_0 2 5038 3820
/ 0
i_7_0_4 2 5038 3118
/ 0
i_7_0_5 2 5038 3222
/ 0
i_7_0_7 2 5038 3748
/ 0
o_7_0_1 3 5598 3014
/ 0
o_7_0_2 3 5598 3924
/ 0
i_7_0_1 3 5398 3014
/ 0
i_7_0_2 3 5398 3924
/ 0
i_7_0_3 3 5878 3014
/ 0
i_7_0_6 3 5878 3924
/ 1
3 n7 ~ 2 5604 3228 0 0 ~
/ 1
3 n6 ~ 2 5444 3754 0 0 ~
/ 1
3 n5 ~ 2 5804 3722 0 0 ~
/ 1
3 n2 ~ 2 5924 3754 0 0 ~
/ 1
3 n3 ~ 2 5324 3722 0 0 ~
/ 1
3 n1 ~ 2 5084 3754 0 0 ~
/ 1
3 n8 ~ 2 5164 3754 0 0 ~
/ 1
3 n4 ~ 2 5164 3196 0 0 ~
_I0/chip/clear_shift/shift/tristate_8_bit_normal cs_tri8 0
e 2 6118 2130
/ 0
o_7_0_0 2 6118 2800
/ 0
vss 2 5958 2975
/ 0
vdd 2 5958 2481
/ 0
o_7_0_3 2 6118 2656
/ 0
o_7_0_4 2 6118 2274
/ 0
o_7_0_5 2 5038 2656
/ 0
o_7_0_6 2 6118 2306
/ 0
o_7_0_7 2 5038 2306
/ 0
i_7_0_0 2 5038 2832
/ 0
i_7_0_4 2 5038 2130
/ 0
i_7_0_5 2 5038 2234
/ 0
i_7_0_7 2 5038 2760
/ 0
o_7_0_1 3 5598 2026
/ 0
o_7_0_2 3 5598 2936
/ 0
i_7_0_1 3 5398 2026
/ 0
i_7_0_2 3 5398 2936
/ 0
i_7_0_3 3 5878 2026
/ 0
i_7_0_6 3 5878 2936
/ 1
3 n7 ~ 2 5604 2240 0 0 ~
/ 1
3 n6 ~ 2 5444 2766 0 0 ~
/ 1
3 n5 ~ 2 5804 2734 0 0 ~
/ 1
3 n2 ~ 2 5924 2766 0 0 ~
/ 1
3 n3 ~ 2 5324 2734 0 0 ~
/ 1
3 n1 ~ 2 5084 2766 0 0 ~
/ 1
3 n8 ~ 2 5164 2766 0 0 ~
/ 1
3 n4 ~ 2 5164 2208 0 0 ~
_I0/chip/clear_shift cs_compare 0
rst 2 438 3358
/ 0
vdd 2 7278 505
/ 0
ready_out 2 9758 3820
/ 0
score_out 2 9758 3326
/ 0
clk 3 8358 50
/ 0
vss 3 6678 50
/ 0
ram_addr_out_7_0_7 3 4998 4418
/ 0
ram_addr_out_7_0_6 3 7238 50
/ 0
ram_addr_out_7_0_5 3 6478 50
/ 0
ram_addr_out_7_0_4 3 7158 50
/ 0
ram_addr_out_7_0_3 3 6838 50
/ 0
ram_addr_out_7_0_2 3 6718 50
/ 0
ram_addr_out_7_0_1 3 6798 50
/ 0
ram_addr_out_7_0_0 3 7198 50
/ 0
ram_we 3 5798 4418
/ 0
ram_data_in 3 8918 4418
/ 0
ram_data_out 3 3158 4418
/ 0
start_in 3 7598 4418
/ 1
3 cnt_ram_addr_5_port ~ 2 6164 758 0 0 ~
/ 1
3 cnt_ram_addr_2_port ~ 3 6524 56 0 0 ~
/ 1
3 state_next_0_port ~ 2 6404 2734 0 0 ~
/ 1
3 row_full ~ 3 8724 3930 0 0 ~
/ 1
3 state_0_port ~ 3 8724 2032 0 0 ~
/ 1
3 cnt_en ~ 3 8164 3930 0 0 ~
/ 1
3 state_next_1_port ~ 2 6404 4216 0 0 ~
/ 1
3 row_full_next ~ 3 8564 3930 0 0 ~
/ 1
3 state_3_port ~ 3 8244 3930 0 0 ~
/ 1
3 defset_en ~ 2 6564 1850 0 0 ~
/ 1
3 state_2_port ~ 2 9764 2630 0 0 ~
/ 1
3 state_next_2_port ~ 2 9764 3268 0 0 ~
/ 1
3 state_1_port ~ 3 8964 2032 0 0 ~
/ 1
3 shift_ready ~ 3 4644 3930 0 0 ~
/ 1
3 state_next_3_port ~ 2 6404 2240 0 0 ~
/ 1
3 tri_en ~ 2 7244 862 0 0 ~
/ 1
3 cnt_ram_addr_0_port ~ 2 6164 160 0 0 ~
/ 1
3 cnt_ram_addr_3_port ~ 3 7004 966 0 0 ~
/ 1
3 cnt_ram_addr_4_port ~ 2 6164 862 0 0 ~
/ 1
3 cnt_ram_addr_1_port ~ 3 6524 966 0 0 ~
/ 1
3 shift_start ~ 3 3284 550 0 0 ~
/ 1
3 X_Logic0_port ~ 2 6404 1993 0 0 ~
/ 1
3 cnt_ram_addr_6_port ~ 3 7004 56 0 0 ~
_I0/chip/U4 iv110 0
Y 2 23518 11094
/ 0
vss 2 23518 10879
/ 0
vdd 2 23518 11373
/ 0
A 2 23478 11094
_I0/chip/U21 iv110 0
Y 2 24158 11094
/ 0
vss 2 24158 10879
/ 0
vdd 2 24158 11373
/ 0
A 2 24118 11094
_I0/chip/U3 iv110 0
Y 2 24998 11094
/ 0
vss 2 24998 10879
/ 0
vdd 2 24998 11373
/ 0
A 2 24958 11094
_I0/chip/game_controller/U306 iv110 0
Y 2 998 12640
/ 0
vss 2 998 12855
/ 0
vdd 2 998 12361
/ 0
A 2 958 12640
_I0/chip/game_controller/U564 iv110 0
Y 2 1958 16592
/ 0
vss 2 1958 16807
/ 0
vdd 2 1958 16313
/ 0
A 2 1918 16592
_I0/chip/game_controller/U343 iv110 0
Y 2 2158 11652
/ 0
vss 2 2158 11867
/ 0
vdd 2 2158 11373
/ 0
A 2 2118 11652
_I0/chip/game_controller/U316 iv110 0
Y 2 1718 16592
/ 0
vss 2 1718 16807
/ 0
vdd 2 1718 16313
/ 0
A 2 1678 16592
_I0/chip/game_controller/U480 iv110 0
Y 2 2318 16592
/ 0
vss 2 2318 16807
/ 0
vdd 2 2318 16313
/ 0
A 2 2278 16592
_I0/chip/game_controller/U507 iv110 0
Y 2 2758 14058
/ 0
vss 2 2758 13843
/ 0
vdd 2 2758 14337
/ 0
A 2 2718 14058
_I0/chip/game_controller/U496 iv110 0
Y 2 2758 14616
/ 0
vss 2 2758 14831
/ 0
vdd 2 2758 14337
/ 0
A 2 2718 14616
_I0/chip/game_controller/U472 iv110 0
Y 2 2718 13070
/ 0
vss 2 2718 12855
/ 0
vdd 2 2718 13349
/ 0
A 2 2678 13070
_I0/chip/game_controller/U423 iv110 0
Y 2 3958 12082
/ 0
vss 2 3958 11867
/ 0
vdd 2 3958 12361
/ 0
A 2 3918 12082
_I0/chip/game_controller/U392 iv110 0
Y 2 4438 18998
/ 0
vss 2 4438 18783
/ 0
vdd 2 4438 19277
/ 0
A 2 4398 18998
_I0/chip/game_controller/U382 iv110 0
Y 2 4678 10106
/ 0
vss 2 4678 9891
/ 0
vdd 2 4678 10385
/ 0
A 2 4638 10106
_I0/chip/game_controller/U561 iv110 0
Y 2 5238 18010
/ 0
vss 2 5238 17795
/ 0
vdd 2 5238 18289
/ 0
A 2 5198 18010
_I0/chip/game_controller/U546 iv110 0
Y 2 5238 13070
/ 0
vss 2 5238 12855
/ 0
vdd 2 5238 13349
/ 0
A 2 5198 13070
_I0/chip/game_controller/U540 iv110 0
Y 2 5438 10664
/ 0
vss 2 5438 10879
/ 0
vdd 2 5438 10385
/ 0
A 2 5398 10664
_I0/chip/game_controller/U552 iv110 0
Y 2 5238 16592
/ 0
vss 2 5238 16807
/ 0
vdd 2 5238 16313
/ 0
A 2 5198 16592
_I0/chip/game_controller/U570 iv110 0
Y 2 5718 14616
/ 0
vss 2 5718 14831
/ 0
vdd 2 5718 14337
/ 0
A 2 5678 14616
_I0/chip/game_controller/U379 iv110 0
Y 2 5598 12640
/ 0
vss 2 5598 12855
/ 0
vdd 2 5598 12361
/ 0
A 2 5558 12640
_I0/chip/game_controller/U453 iv110 0
Y 2 6398 12640
/ 0
vss 2 6398 12855
/ 0
vdd 2 6398 12361
/ 0
A 2 6358 12640
_I0/chip/game_controller/U431 iv110 0
Y 2 6038 11094
/ 0
vss 2 6038 10879
/ 0
vdd 2 6038 11373
/ 0
A 2 5998 11094
_I0/chip/game_controller/U386 iv110 0
Y 2 6558 9118
/ 0
vss 2 6558 8903
/ 0
vdd 2 6558 9397
/ 0
A 2 6518 9118
_I0/chip/game_controller/U505 iv110 0
Y 2 5878 15604
/ 0
vss 2 5878 15819
/ 0
vdd 2 5878 15325
/ 0
A 2 5838 15604
_I0/chip/game_controller/U393 iv110 0
Y 2 6318 15604
/ 0
vss 2 6318 15819
/ 0
vdd 2 6318 15325
/ 0
A 2 6278 15604
_I0/chip/game_controller/U579 iv110 0
Y 2 6718 15604
/ 0
vss 2 6718 15819
/ 0
vdd 2 6718 15325
/ 0
A 2 6678 15604
_I0/chip/game_controller/U403 iv110 0
Y 2 7278 12082
/ 0
vss 2 7278 11867
/ 0
vdd 2 7278 12361
/ 0
A 2 7238 12082
_I0/chip/game_controller/U585 iv110 0
Y 2 7318 10664
/ 0
vss 2 7318 10879
/ 0
vdd 2 7318 10385
/ 0
A 2 7278 10664
_I0/chip/game_controller/U310 iv110 0
Y 2 8238 15604
/ 0
vss 2 8238 15819
/ 0
vdd 2 8238 15325
/ 0
A 2 8198 15604
_I0/chip/game_controller/U477 iv110 0
Y 2 7758 12640
/ 0
vss 2 7758 12855
/ 0
vdd 2 7758 12361
/ 0
A 2 7718 12640
_I0/chip/game_controller/U567 iv110 0
Y 2 7758 11652
/ 0
vss 2 7758 11867
/ 0
vdd 2 7758 11373
/ 0
A 2 7718 11652
_I0/chip/game_controller/U600 iv110 0
Y 2 8998 18998
/ 0
vss 2 8998 18783
/ 0
vdd 2 8998 19277
/ 0
A 2 8958 18998
_I0/chip/game_controller/U571 iv110 0
Y 2 8478 17022
/ 0
vss 2 8478 16807
/ 0
vdd 2 8478 17301
/ 0
A 2 8438 17022
_I0/chip/game_controller/U518 iv110 0
Y 2 8478 17580
/ 0
vss 2 8478 17795
/ 0
vdd 2 8478 17301
/ 0
A 2 8438 17580
_I0/chip/game_controller/U599 iv110 0
Y 2 9038 16034
/ 0
vss 2 9038 15819
/ 0
vdd 2 9038 16313
/ 0
A 2 8998 16034
_I0/chip/game_controller/U535 iv110 0
Y 2 8038 14058
/ 0
vss 2 8038 13843
/ 0
vdd 2 8038 14337
/ 0
A 2 7998 14058
_I0/chip/game_controller/U596 iv110 0
Y 2 8198 13070
/ 0
vss 2 8198 12855
/ 0
vdd 2 8198 13349
/ 0
A 2 8158 13070
_I0/chip/game_controller/U376 iv110 0
Y 2 8158 10664
/ 0
vss 2 8158 10879
/ 0
vdd 2 8158 10385
/ 0
A 2 8118 10664
_I0/chip/game_controller/U556 iv110 0
Y 2 9158 15046
/ 0
vss 2 9158 14831
/ 0
vdd 2 9158 15325
/ 0
A 2 9118 15046
_I0/chip/game_controller/U603 iv110 0
Y 2 9478 18010
/ 0
vss 2 9478 17795
/ 0
vdd 2 9478 18289
/ 0
A 2 9438 18010
_I0/chip/game_controller/U512 iv110 0
Y 2 9798 17022
/ 0
vss 2 9798 16807
/ 0
vdd 2 9798 17301
/ 0
A 2 9758 17022
_I0/chip/game_controller/U544 iv110 0
Y 2 9998 15046
/ 0
vss 2 9998 14831
/ 0
vdd 2 9998 15325
/ 0
A 2 9958 15046
_I0/chip/game_controller/U341 iv110 0
Y 2 9438 12640
/ 0
vss 2 9438 12855
/ 0
vdd 2 9438 12361
/ 0
A 2 9398 12640
_I0/chip/game_controller/U559 iv110 0
Y 2 9678 9118
/ 0
vss 2 9678 8903
/ 0
vdd 2 9678 9397
/ 0
A 2 9638 9118
_I0/chip/game_controller/U408 iv110 0
Y 2 10078 16034
/ 0
vss 2 10078 15819
/ 0
vdd 2 10078 16313
/ 0
A 2 10038 16034
_I0/chip/game_controller/U458 iv110 0
Y 2 10518 13628
/ 0
vss 2 10518 13843
/ 0
vdd 2 10518 13349
/ 0
A 2 10478 13628
_I0/chip/game_controller/U515 iv110 0
Y 2 10638 9118
/ 0
vss 2 10638 8903
/ 0
vdd 2 10638 9397
/ 0
A 2 10598 9118
_I0/chip/game_controller/U383 iv110 0
Y 2 11198 17580
/ 0
vss 2 11198 17795
/ 0
vdd 2 11198 17301
/ 0
A 2 11158 17580
_I0/chip/game_controller/U399 iv110 0
Y 2 11118 12640
/ 0
vss 2 11118 12855
/ 0
vdd 2 11118 12361
/ 0
A 2 11078 12640
_I0/chip/game_controller/U335 iv110 0
Y 2 10878 11652
/ 0
vss 2 10878 11867
/ 0
vdd 2 10878 11373
/ 0
A 2 10838 11652
_I0/chip/game_controller/U317 iv110 0
Y 2 10838 9676
/ 0
vss 2 10838 9891
/ 0
vdd 2 10838 9397
/ 0
A 2 10798 9676
_I0/chip/game_controller/U529 iv110 0
Y 2 11878 18010
/ 0
vss 2 11878 17795
/ 0
vdd 2 11878 18289
/ 0
A 2 11838 18010
_I0/chip/game_controller/U313 iv110 0
Y 2 11478 15604
/ 0
vss 2 11478 15819
/ 0
vdd 2 11478 15325
/ 0
A 2 11438 15604
_I0/chip/game_controller/U405 iv110 0
Y 2 11318 9676
/ 0
vss 2 11318 9891
/ 0
vdd 2 11318 9397
/ 0
A 2 11278 9676
_I0/chip/game_controller/U318 iv110 0
Y 2 12478 18568
/ 0
vss 2 12478 18783
/ 0
vdd 2 12478 18289
/ 0
A 2 12438 18568
_I0/chip/game_controller/U601 iv110 0
Y 2 12358 18010
/ 0
vss 2 12358 17795
/ 0
vdd 2 12358 18289
/ 0
A 2 12318 18010
_I0/chip/game_controller/U602 iv110 0
Y 2 12038 16034
/ 0
vss 2 12038 15819
/ 0
vdd 2 12038 16313
/ 0
A 2 11998 16034
_I0/chip/game_controller/U352 iv110 0
Y 2 12158 14616
/ 0
vss 2 12158 14831
/ 0
vdd 2 12158 14337
/ 0
A 2 12118 14616
_I0/chip/game_controller/move_pm/U108 iv110 0
Y 2 8118 17022
/ 0
vss 2 8118 16807
/ 0
vdd 2 8118 17301
/ 0
A 2 8078 17022
_I0/chip/game_controller/move_pm/U90 iv110 0
Y 2 8238 18568
/ 0
vss 2 8238 18783
/ 0
vdd 2 8238 18289
/ 0
A 2 8198 18568
_I0/chip/game_controller/move_pm/U98 iv110 0
Y 2 8238 18998
/ 0
vss 2 8238 18783
/ 0
vdd 2 8238 19277
/ 0
A 2 8198 18998
_I0/chip/game_controller/move_pm/U113 iv110 0
Y 2 8318 18998
/ 0
vss 2 8318 18783
/ 0
vdd 2 8318 19277
/ 0
A 2 8278 18998
_I0/chip/game_controller/move_pm/U103 iv110 0
Y 2 7558 17580
/ 0
vss 2 7558 17795
/ 0
vdd 2 7558 17301
/ 0
A 2 7518 17580
_I0/chip/game_controller/move_pm/U76 iv110 0
Y 2 7518 17022
/ 0
vss 2 7518 16807
/ 0
vdd 2 7518 17301
/ 0
A 2 7478 17022
_I0/chip/game_controller/move_pm/U133 iv110 0
Y 2 7038 17022
/ 0
vss 2 7038 16807
/ 0
vdd 2 7038 17301
/ 0
A 2 6998 17022
_I0/chip/game_controller/move_pm/U70 iv110 0
Y 2 6678 17022
/ 0
vss 2 6678 16807
/ 0
vdd 2 6678 17301
/ 0
A 2 6638 17022
_I0/chip/game_controller/move_pm/U89 iv110 0
Y 2 6958 18568
/ 0
vss 2 6958 18783
/ 0
vdd 2 6958 18289
/ 0
A 2 6918 18568
_I0/chip/game_controller/move_pm/U131 iv110 0
Y 2 7118 18998
/ 0
vss 2 7118 18783
/ 0
vdd 2 7118 19277
/ 0
A 2 7078 18998
_I0/chip/game_controller/move_pm/U134 iv110 0
Y 2 6638 18998
/ 0
vss 2 6638 18783
/ 0
vdd 2 6638 19277
/ 0
A 2 6598 18998
_I0/chip/game_controller/move_pm/U126 iv110 0
Y 2 6078 18010
/ 0
vss 2 6078 17795
/ 0
vdd 2 6078 18289
/ 0
A 2 6038 18010
_I0/chip/game_controller/move_pm/U129 iv110 0
Y 2 6198 18010
/ 0
vss 2 6198 17795
/ 0
vdd 2 6198 18289
/ 0
A 2 6158 18010
_I0/chip/game_controller/move_pm/U116 iv110 0
Y 2 5958 18010
/ 0
vss 2 5958 17795
/ 0
vdd 2 5958 18289
/ 0
A 2 5918 18010
_I0/chip/game_controller/move_pm/U136 iv110 0
Y 2 5918 18998
/ 0
vss 2 5918 18783
/ 0
vdd 2 5918 19277
/ 0
A 2 5878 18998
_I0/chip/game_controller/move_pm/U107 iv110 0
Y 2 5758 17580
/ 0
vss 2 5758 17795
/ 0
vdd 2 5758 17301
/ 0
A 2 5718 17580
_I0/chip/game_controller/calc_pm/U95 iv110 0
Y 2 2038 19556
/ 0
vss 2 2038 19771
/ 0
vdd 2 2038 19277
/ 0
A 2 1998 19556
_I0/chip/game_controller/calc_pm/U67 iv110 0
Y 2 1838 19556
/ 0
vss 2 1838 19771
/ 0
vdd 2 1838 19277
/ 0
A 2 1798 19556
_I0/chip/game_controller/calc_pm/U70 iv110 0
Y 2 1838 18010
/ 0
vss 2 1838 17795
/ 0
vdd 2 1838 18289
/ 0
A 2 1798 18010
_I0/chip/game_controller/calc_pm/U103 iv110 0
Y 2 3158 19556
/ 0
vss 2 3158 19771
/ 0
vdd 2 3158 19277
/ 0
A 2 3118 19556
_I0/chip/game_controller/calc_pm/U83 iv110 0
Y 2 2958 19556
/ 0
vss 2 2958 19771
/ 0
vdd 2 2958 19277
/ 0
A 2 2918 19556
_I0/chip/game_controller/calc_pm/U98 iv110 0
Y 2 3118 18568
/ 0
vss 2 3118 18783
/ 0
vdd 2 3118 18289
/ 0
A 2 3078 18568
_I0/chip/game_controller/calc_pm/U88 iv110 0
Y 2 3238 19556
/ 0
vss 2 3238 19771
/ 0
vdd 2 3238 19277
/ 0
A 2 3198 19556
_I0/chip/game_controller/calc_pm/U110 iv110 0
Y 2 3638 18010
/ 0
vss 2 3638 17795
/ 0
vdd 2 3638 18289
/ 0
A 2 3598 18010
_I0/chip/game_controller/calc_pm/U106 iv110 0
Y 2 3798 18998
/ 0
vss 2 3798 18783
/ 0
vdd 2 3798 19277
/ 0
A 2 3758 18998
_I0/chip/lookup_table/U141 iv110 0
Y 2 15998 2760
/ 0
vss 2 15998 2975
/ 0
vdd 2 15998 2481
/ 0
A 2 15958 2760
_I0/chip/lookup_table/U87 iv110 0
Y 2 16038 1772
/ 0
vss 2 16038 1987
/ 0
vdd 2 16038 1493
/ 0
A 2 15998 1772
_I0/chip/lookup_table/U147 iv110 0
Y 2 15718 2760
/ 0
vss 2 15718 2975
/ 0
vdd 2 15718 2481
/ 0
A 2 15678 2760
_I0/chip/lookup_table/U145 iv110 0
Y 2 15318 1214
/ 0
vss 2 15318 999
/ 0
vdd 2 15318 1493
/ 0
A 2 15278 1214
_I0/chip/lookup_table/U150 iv110 0
Y 2 15158 784
/ 0
vss 2 15158 999
/ 0
vdd 2 15158 505
/ 0
A 2 15118 784
_I0/chip/lookup_table/U143 iv110 0
Y 2 14558 784
/ 0
vss 2 14558 999
/ 0
vdd 2 14558 505
/ 0
A 2 14518 784
_I0/chip/lookup_table/U82 iv110 0
Y 2 11518 1214
/ 0
vss 2 11518 999
/ 0
vdd 2 11518 1493
/ 0
A 2 11478 1214
_I0/chip/lookup_table/lbl_adder_x/U30 iv110 0
Y 2 12398 1772
/ 0
vss 2 12398 1987
/ 0
vdd 2 12398 1493
/ 0
A 2 12358 1772
_I0/chip/lookup_table/lbl_adder_x/U25 iv110 0
Y 2 12598 1772
/ 0
vss 2 12598 1987
/ 0
vdd 2 12598 1493
/ 0
A 2 12558 1772
_I0/chip/lookup_table/lbl_adder_x/U24 iv110 0
Y 2 12838 1772
/ 0
vss 2 12838 1987
/ 0
vdd 2 12838 1493
/ 0
A 2 12798 1772
_I0/chip/lookup_table/lbl_adder_y/U48 iv110 0
Y 2 13998 2760
/ 0
vss 2 13998 2975
/ 0
vdd 2 13998 2481
/ 0
A 2 13958 2760
_I0/chip/lookup_table/lbl_adder_y/U44 iv110 0
Y 2 14958 1772
/ 0
vss 2 14958 1987
/ 0
vdd 2 14958 1493
/ 0
A 2 14918 1772
_I0/chip/lookup_table/lbl_adder_y/U26 iv110 0
Y 2 14998 2202
/ 0
vss 2 14998 1987
/ 0
vdd 2 14998 2481
/ 0
A 2 14958 2202
_I0/chip/lookup_table/lbl_adder_y/U33 iv110 0
Y 2 15318 1772
/ 0
vss 2 15318 1987
/ 0
vdd 2 15318 1493
/ 0
A 2 15278 1772
_I0/chip/lookup_table/lbl_adder_y/U30 iv110 0
Y 2 15558 2202
/ 0
vss 2 15558 1987
/ 0
vdd 2 15558 2481
/ 0
A 2 15518 2202
_I0/chip/draw_erase_piece/U91 iv110 0
Y 2 11238 4178
/ 0
vss 2 11238 3963
/ 0
vdd 2 11238 4457
/ 0
A 2 11198 4178
_I0/chip/draw_erase_piece/U92 iv110 0
Y 2 11038 4736
/ 0
vss 2 11038 4951
/ 0
vdd 2 11038 4457
/ 0
A 2 10998 4736
_I0/chip/draw_erase_piece/U89 iv110 0
Y 2 11038 6154
/ 0
vss 2 11038 5939
/ 0
vdd 2 11038 6433
/ 0
A 2 10998 6154
_I0/chip/draw_erase_piece/U55 iv110 0
Y 2 11518 4736
/ 0
vss 2 11518 4951
/ 0
vdd 2 11518 4457
/ 0
A 2 11478 4736
_I0/chip/draw_erase_piece/U93 iv110 0
Y 2 11558 5166
/ 0
vss 2 11558 4951
/ 0
vdd 2 11558 5445
/ 0
A 2 11518 5166
_I0/chip/draw_erase_piece/U88 iv110 0
Y 2 11798 6712
/ 0
vss 2 11798 6927
/ 0
vdd 2 11798 6433
/ 0
A 2 11758 6712
_I0/chip/draw_erase_piece/U99 iv110 0
Y 2 11998 4736
/ 0
vss 2 11998 4951
/ 0
vdd 2 11998 4457
/ 0
A 2 11958 4736
_I0/chip/draw_erase_piece/U78 iv110 0
Y 2 11998 6712
/ 0
vss 2 11998 6927
/ 0
vdd 2 11998 6433
/ 0
A 2 11958 6712
_I0/chip/draw_erase_piece/U76 iv110 0
Y 2 12518 5166
/ 0
vss 2 12518 4951
/ 0
vdd 2 12518 5445
/ 0
A 2 12478 5166
_I0/chip/draw_erase_piece/U85 iv110 0
Y 2 12558 6154
/ 0
vss 2 12558 5939
/ 0
vdd 2 12558 6433
/ 0
A 2 12518 6154
_I0/chip/draw_erase_piece/U84 iv110 0
Y 2 12838 5166
/ 0
vss 2 12838 4951
/ 0
vdd 2 12838 5445
/ 0
A 2 12798 5166
_I0/chip/draw_erase_piece/U101 iv110 0
Y 2 12758 5724
/ 0
vss 2 12758 5939
/ 0
vdd 2 12758 5445
/ 0
A 2 12718 5724
_I0/chip/draw_erase_piece/U82 iv110 0
Y 2 12878 6154
/ 0
vss 2 12878 5939
/ 0
vdd 2 12878 6433
/ 0
A 2 12838 6154
_I0/chip/draw_erase_piece/U90 iv110 0
Y 2 13158 4178
/ 0
vss 2 13158 3963
/ 0
vdd 2 13158 4457
/ 0
A 2 13118 4178
_I0/chip/draw_erase_piece/U103 iv110 0
Y 2 13078 5166
/ 0
vss 2 13078 4951
/ 0
vdd 2 13078 5445
/ 0
A 2 13038 5166
_I0/chip/draw_erase_piece/U59 iv110 0
Y 2 12958 6712
/ 0
vss 2 12958 6927
/ 0
vdd 2 12958 6433
/ 0
A 2 12918 6712
_I0/chip/draw_erase_piece/U95 iv110 0
Y 2 13478 4736
/ 0
vss 2 13478 4951
/ 0
vdd 2 13478 4457
/ 0
A 2 13438 4736
_I0/chip/draw_erase_piece/U96 iv110 0
Y 2 13478 4178
/ 0
vss 2 13478 3963
/ 0
vdd 2 13478 4457
/ 0
A 2 13438 4178
_I0/chip/draw_erase_piece/U94 iv110 0
Y 2 13278 5724
/ 0
vss 2 13278 5939
/ 0
vdd 2 13278 5445
/ 0
A 2 13238 5724
_I0/chip/draw_erase_piece/U100 iv110 0
Y 2 13678 5724
/ 0
vss 2 13678 5939
/ 0
vdd 2 13678 5445
/ 0
A 2 13638 5724
_I0/chip/draw_erase_piece/U66 iv110 0
Y 2 13598 5724
/ 0
vss 2 13598 5939
/ 0
vdd 2 13598 5445
/ 0
A 2 13558 5724
_I0/chip/clear_shift/tristate_8_bit/U13 iv110 0
Y 2 6278 784
/ 0
vss 2 6278 999
/ 0
vdd 2 6278 505
/ 0
A 2 6238 784
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U13 iv110 0
Y 2 5158 3190
/ 0
vss 2 5158 2975
/ 0
vdd 2 5158 3469
/ 0
A 2 5118 3190
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U13 iv110 0
Y 2 5158 2202
/ 0
vss 2 5158 1987
/ 0
vdd 2 5158 2481
/ 0
A 2 5118 2202
_I0/chip/clear_shift/tristate_8_bit/U9 iv110 0
Y 2 6278 226
/ 0
vss 2 6278 11
/ 0
vdd 2 6278 505
/ 0
A 2 6238 226
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U9 iv110 0
Y 2 5158 3748
/ 0
vss 2 5158 3963
/ 0
vdd 2 5158 3469
/ 0
A 2 5118 3748
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U9 iv110 0
Y 2 5158 2760
/ 0
vss 2 5158 2975
/ 0
vdd 2 5158 2481
/ 0
A 2 5118 2760
_I0/chip/clear_shift/tristate_8_bit/U14 iv110 0
Y 2 6198 784
/ 0
vss 2 6198 999
/ 0
vdd 2 6198 505
/ 0
A 2 6158 784
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U14 iv110 0
Y 2 5078 3190
/ 0
vss 2 5078 2975
/ 0
vdd 2 5078 3469
/ 0
A 2 5038 3190
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U14 iv110 0
Y 2 5078 2202
/ 0
vss 2 5078 1987
/ 0
vdd 2 5078 2481
/ 0
A 2 5038 2202
_I0/chip/clear_shift/tristate_8_bit/U16 iv110 0
Y 2 6198 226
/ 0
vss 2 6198 11
/ 0
vdd 2 6198 505
/ 0
A 2 6158 226
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U16 iv110 0
Y 2 5078 3748
/ 0
vss 2 5078 3963
/ 0
vdd 2 5078 3469
/ 0
A 2 5038 3748
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U16 iv110 0
Y 2 5078 2760
/ 0
vss 2 5078 2975
/ 0
vdd 2 5078 2481
/ 0
A 2 5038 2760
_I0/chip/clear_shift/tristate_8_bit/U10 iv110 0
Y 2 6558 784
/ 0
vss 2 6558 999
/ 0
vdd 2 6558 505
/ 0
A 2 6518 784
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U10 iv110 0
Y 2 5438 3190
/ 0
vss 2 5438 2975
/ 0
vdd 2 5438 3469
/ 0
A 2 5398 3190
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U10 iv110 0
Y 2 5438 2202
/ 0
vss 2 5438 1987
/ 0
vdd 2 5438 2481
/ 0
A 2 5398 2202
_I0/chip/clear_shift/tristate_8_bit/U11 iv110 0
Y 2 6558 226
/ 0
vss 2 6558 11
/ 0
vdd 2 6558 505
/ 0
A 2 6518 226
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U11 iv110 0
Y 2 5438 3748
/ 0
vss 2 5438 3963
/ 0
vdd 2 5438 3469
/ 0
A 2 5398 3748
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U11 iv110 0
Y 2 5438 2760
/ 0
vss 2 5438 2975
/ 0
vdd 2 5438 2481
/ 0
A 2 5398 2760
_I0/chip/clear_shift/tristate_8_bit/U12 iv110 0
Y 2 7038 784
/ 0
vss 2 7038 999
/ 0
vdd 2 7038 505
/ 0
A 2 6998 784
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U12 iv110 0
Y 2 5918 3190
/ 0
vss 2 5918 2975
/ 0
vdd 2 5918 3469
/ 0
A 2 5878 3190
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U12 iv110 0
Y 2 5918 2202
/ 0
vss 2 5918 1987
/ 0
vdd 2 5918 2481
/ 0
A 2 5878 2202
_I0/chip/clear_shift/tristate_8_bit/U15 iv110 0
Y 2 7038 226
/ 0
vss 2 7038 11
/ 0
vdd 2 7038 505
/ 0
A 2 6998 226
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U15 iv110 0
Y 2 5918 3748
/ 0
vss 2 5918 3963
/ 0
vdd 2 5918 3469
/ 0
A 2 5878 3748
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U15 iv110 0
Y 2 5918 2760
/ 0
vss 2 5918 2975
/ 0
vdd 2 5918 2481
/ 0
A 2 5878 2760
_I0/chip/clear_shift/shift/U3 iv110 0
Y 2 2838 784
/ 0
vss 2 2838 999
/ 0
vdd 2 2838 505
/ 0
A 2 2798 784
_I0/chip/clear_shift/shift/U4 iv110 0
Y 2 2718 784
/ 0
vss 2 2718 999
/ 0
vdd 2 2718 505
/ 0
A 2 2678 784
_I0/chip/clear_shift/shift/counter_7_bit/U77 iv110 0
Y 2 1638 1772
/ 0
vss 2 1638 1987
/ 0
vdd 2 1638 1493
/ 0
A 2 1598 1772
_I0/chip/clear_shift/shift/counter_7_bit/U47 iv110 0
Y 2 1798 3190
/ 0
vss 2 1798 2975
/ 0
vdd 2 1798 3469
/ 0
A 2 1758 3190
_I0/chip/clear_shift/shift/counter_7_bit/U74 iv110 0
Y 2 2878 3190
/ 0
vss 2 2878 2975
/ 0
vdd 2 2878 3469
/ 0
A 2 2838 3190
_I0/chip/clear_shift/shift/counter_7_bit/U79 iv110 0
Y 2 2278 2202
/ 0
vss 2 2278 1987
/ 0
vdd 2 2278 2481
/ 0
A 2 2238 2202
_I0/chip/clear_shift/shift/counter_7_bit/U69 iv110 0
Y 2 2718 2760
/ 0
vss 2 2718 2975
/ 0
vdd 2 2718 2481
/ 0
A 2 2678 2760
_I0/chip/clear_shift/shift/counter_7_bit/U35 iv110 0
Y 2 2358 1214
/ 0
vss 2 2358 999
/ 0
vdd 2 2358 1493
/ 0
A 2 2318 1214
_I0/chip/clear_shift/shift/adder_7_bit/U14 iv110 0
Y 2 5718 1772
/ 0
vss 2 5718 1987
/ 0
vdd 2 5718 1493
/ 0
A 2 5678 1772
_I0/chip/clear_shift/shift/adder_7_bit/U12 iv110 0
Y 2 5718 1214
/ 0
vss 2 5718 999
/ 0
vdd 2 5718 1493
/ 0
A 2 5678 1214
_I0/chip/clear_shift/shift/comb/U50 iv110 0
Y 2 3398 3190
/ 0
vss 2 3398 2975
/ 0
vdd 2 3398 3469
/ 0
A 2 3358 3190
_I0/chip/clear_shift/shift/comb/U65 iv110 0
Y 2 3598 3190
/ 0
vss 2 3598 2975
/ 0
vdd 2 3598 3469
/ 0
A 2 3558 3190
_I0/chip/clear_shift/shift/comb/U47 iv110 0
Y 2 3478 2202
/ 0
vss 2 3478 1987
/ 0
vdd 2 3478 2481
/ 0
A 2 3438 2202
_I0/chip/clear_shift/shift/comb/U71 iv110 0
Y 2 3798 3190
/ 0
vss 2 3798 2975
/ 0
vdd 2 3798 3469
/ 0
A 2 3758 3190
_I0/chip/clear_shift/shift/comb/U73 iv110 0
Y 2 3998 2202
/ 0
vss 2 3998 1987
/ 0
vdd 2 3998 2481
/ 0
A 2 3958 2202
_I0/chip/clear_shift/shift/comb/U74 iv110 0
Y 2 4278 3748
/ 0
vss 2 4278 3963
/ 0
vdd 2 4278 3469
/ 0
A 2 4238 3748
_I0/chip/clear_shift/shift/comb/U62 iv110 0
Y 2 4278 2760
/ 0
vss 2 4278 2975
/ 0
vdd 2 4278 2481
/ 0
A 2 4238 2760
_I0/chip/clear_shift/shift/comb/U63 iv110 0
Y 2 4478 3190
/ 0
vss 2 4478 2975
/ 0
vdd 2 4478 3469
/ 0
A 2 4438 3190
_I0/chip/clear_shift/shift/comb/U46 iv110 0
Y 2 4478 2760
/ 0
vss 2 4478 2975
/ 0
vdd 2 4478 2481
/ 0
A 2 4438 2760
_I0/chip/clear_shift/shift/comb/U40 iv110 0
Y 2 4558 3748
/ 0
vss 2 4558 3963
/ 0
vdd 2 4558 3469
/ 0
A 2 4518 3748
_I0/chip/clear_shift/shift/comb/U57 iv110 0
Y 2 4678 2202
/ 0
vss 2 4678 1987
/ 0
vdd 2 4678 2481
/ 0
A 2 4638 2202
_I0/chip/clear_shift/comb/U64 iv110 0
Y 2 7998 2202
/ 0
vss 2 7998 1987
/ 0
vdd 2 7998 2481
/ 0
A 2 7958 2202
_I0/chip/clear_shift/comb/U83 iv110 0
Y 2 7918 2760
/ 0
vss 2 7918 2975
/ 0
vdd 2 7918 2481
/ 0
A 2 7878 2760
_I0/chip/clear_shift/comb/U80 iv110 0
Y 2 7838 2760
/ 0
vss 2 7838 2975
/ 0
vdd 2 7838 2481
/ 0
A 2 7798 2760
_I0/chip/clear_shift/comb/U106 iv110 0
Y 2 8198 2760
/ 0
vss 2 8198 2975
/ 0
vdd 2 8198 2481
/ 0
A 2 8158 2760
_I0/chip/clear_shift/comb/U114 iv110 0
Y 2 8438 2202
/ 0
vss 2 8438 1987
/ 0
vdd 2 8438 2481
/ 0
A 2 8398 2202
_I0/chip/clear_shift/comb/U93 iv110 0
Y 2 8398 2760
/ 0
vss 2 8398 2975
/ 0
vdd 2 8398 2481
/ 0
A 2 8358 2760
_I0/chip/clear_shift/comb/U105 iv110 0
Y 2 8398 3190
/ 0
vss 2 8398 2975
/ 0
vdd 2 8398 3469
/ 0
A 2 8358 3190
_I0/chip/clear_shift/comb/U98 iv110 0
Y 2 8638 3748
/ 0
vss 2 8638 3963
/ 0
vdd 2 8638 3469
/ 0
A 2 8598 3748
_I0/chip/clear_shift/comb/U112 iv110 0
Y 2 8918 2202
/ 0
vss 2 8918 1987
/ 0
vdd 2 8918 2481
/ 0
A 2 8878 2202
_I0/chip/clear_shift/comb/U72 iv110 0
Y 2 8878 3190
/ 0
vss 2 8878 2975
/ 0
vdd 2 8878 3469
/ 0
A 2 8838 3190
_I0/chip/clear_shift/comb/U76 iv110 0
Y 2 9118 3190
/ 0
vss 2 9118 2975
/ 0
vdd 2 9118 3469
/ 0
A 2 9078 3190
_I0/chip/clear_shift/comb/U73 iv110 0
Y 2 9358 2202
/ 0
vss 2 9358 1987
/ 0
vdd 2 9358 2481
/ 0
A 2 9318 2202
_I0/chip/clear_shift/comb/U113 iv110 0
Y 2 9558 2760
/ 0
vss 2 9558 2975
/ 0
vdd 2 9558 2481
/ 0
A 2 9518 2760
_I0/chip/clear_shift/comb/U62 iv110 0
Y 2 9518 3748
/ 0
vss 2 9518 3963
/ 0
vdd 2 9518 3469
/ 0
A 2 9478 3748
_I0/chip/clear_shift/comb/U109 iv110 0
Y 2 9438 3748
/ 0
vss 2 9438 3963
/ 0
vdd 2 9438 3469
/ 0
A 2 9398 3748
_I0/chip/clear_shift/comb/U100 iv110 0
Y 2 9758 2202
/ 0
vss 2 9758 1987
/ 0
vdd 2 9758 2481
/ 0
A 2 9718 2202
_I0/chip/clear_shift/counter_7_bit/U32 iv110 0
Y 2 7998 1772
/ 0
vss 2 7998 1987
/ 0
vdd 2 7998 1493
/ 0
A 2 7958 1772
_I0/chip/clear_shift/counter_7_bit/U30 iv110 0
Y 2 8678 1772
/ 0
vss 2 8678 1987
/ 0
vdd 2 8678 1493
/ 0
A 2 8638 1772
_I0/chip/clear_shift/counter_7_bit/U41 iv110 0
Y 2 8798 1214
/ 0
vss 2 8798 999
/ 0
vdd 2 8798 1493
/ 0
A 2 8758 1214
_I0/chip/clear_shift/counter_7_bit/U42 iv110 0
Y 2 9758 1772
/ 0
vss 2 9758 1987
/ 0
vdd 2 9758 1493
/ 0
A 2 9718 1772
_I0/chip/switch_debounce/U71 iv110 0
Y 2 598 5724
/ 0
vss 2 598 5939
/ 0
vdd 2 598 5445
/ 0
A 2 558 5724
_I0/chip/switch_debounce/U67 iv110 0
Y 2 678 7142
/ 0
vss 2 678 6927
/ 0
vdd 2 678 7421
/ 0
A 2 638 7142
_I0/chip/switch_debounce/U54 iv110 0
Y 2 558 7700
/ 0
vss 2 558 7915
/ 0
vdd 2 558 7421
/ 0
A 2 518 7700
_I0/chip/switch_debounce/U66 iv110 0
Y 2 1398 7700
/ 0
vss 2 1398 7915
/ 0
vdd 2 1398 7421
/ 0
A 2 1358 7700
_I0/chip/switch_debounce/U76 iv110 0
Y 2 3758 5724
/ 0
vss 2 3758 5939
/ 0
vdd 2 3758 5445
/ 0
A 2 3718 5724
_I0/chip/switch_debounce/U81 iv110 0
Y 2 2478 7700
/ 0
vss 2 2478 7915
/ 0
vdd 2 2478 7421
/ 0
A 2 2438 7700
_I0/chip/switch_debounce/U88 iv110 0
Y 2 4198 5166
/ 0
vss 2 4198 4951
/ 0
vdd 2 4198 5445
/ 0
A 2 4158 5166
_I0/chip/switch_debounce/U90 iv110 0
Y 2 3798 6712
/ 0
vss 2 3798 6927
/ 0
vdd 2 3798 6433
/ 0
A 2 3758 6712
_I0/chip/switch_debounce/U91 iv110 0
Y 2 3518 7142
/ 0
vss 2 3518 6927
/ 0
vdd 2 3518 7421
/ 0
A 2 3478 7142
_I0/chip/keep_score/L2/U17 iv110 0
Y 2 14798 12082
/ 0
vss 2 14798 11867
/ 0
vdd 2 14798 12361
/ 0
A 2 14758 12082
_I0/chip/keep_score/L2/U25 iv110 0
Y 2 14718 12082
/ 0
vss 2 14718 11867
/ 0
vdd 2 14718 12361
/ 0
A 2 14678 12082
_I0/chip/keep_score/L2/U16 iv110 0
Y 2 15198 12082
/ 0
vss 2 15198 11867
/ 0
vdd 2 15198 12361
/ 0
A 2 15158 12082
_I0/chip/keep_score/L2/U28 iv110 0
Y 2 15118 12082
/ 0
vss 2 15118 11867
/ 0
vdd 2 15118 12361
/ 0
A 2 15078 12082
_I0/chip/keep_score/L2/U18 iv110 0
Y 2 15478 12082
/ 0
vss 2 15478 11867
/ 0
vdd 2 15478 12361
/ 0
A 2 15438 12082
_I0/chip/keep_score/L2/U20 iv110 0
Y 2 15398 12082
/ 0
vss 2 15398 11867
/ 0
vdd 2 15398 12361
/ 0
A 2 15358 12082
_I0/chip/keep_score/L2/U22 iv110 0
Y 2 15798 12082
/ 0
vss 2 15798 11867
/ 0
vdd 2 15798 12361
/ 0
A 2 15758 12082
_I0/chip/keep_score/L1/U32 iv110 0
Y 2 15238 10664
/ 0
vss 2 15238 10879
/ 0
vdd 2 15238 10385
/ 0
A 2 15198 10664
_I0/chip/keep_score/L1/U42 iv110 0
Y 2 15718 11094
/ 0
vss 2 15718 10879
/ 0
vdd 2 15718 11373
/ 0
A 2 15678 11094
_I0/chip/keep_score/L1/U34 iv110 0
Y 2 14838 11652
/ 0
vss 2 14838 11867
/ 0
vdd 2 14838 11373
/ 0
A 2 14798 11652
_I0/chip/keep_score/L1/U36 iv110 0
Y 2 14198 11652
/ 0
vss 2 14198 11867
/ 0
vdd 2 14198 11373
/ 0
A 2 14158 11652
_I0/chip/keep_score/L1/U47 iv110 0
Y 2 14038 11652
/ 0
vss 2 14038 11867
/ 0
vdd 2 14038 11373
/ 0
A 2 13998 11652
_I0/chip/video_ram_fix/U7 iv110 0
Y 2 18478 9676
/ 0
vss 2 18478 9891
/ 0
vdd 2 18478 9397
/ 0
A 2 18438 9676
_I0/chip/fall_timer/U63 iv110 0
Y 2 13638 18010
/ 0
vss 2 13638 17795
/ 0
vdd 2 13638 18289
/ 0
A 2 13598 18010
_I0/chip/fall_timer/U39 iv110 0
Y 2 13638 18568
/ 0
vss 2 13638 18783
/ 0
vdd 2 13638 18289
/ 0
A 2 13598 18568
_I0/chip/fall_timer/U64 iv110 0
Y 2 13718 18010
/ 0
vss 2 13718 17795
/ 0
vdd 2 13718 18289
/ 0
A 2 13678 18010
_I0/chip/fall_timer/U48 iv110 0
Y 2 15878 17022
/ 0
vss 2 15878 16807
/ 0
vdd 2 15878 17301
/ 0
A 2 15838 17022
_I0/chip/fall_timer/U57 iv110 0
Y 2 16078 16592
/ 0
vss 2 16078 16807
/ 0
vdd 2 16078 16313
/ 0
A 2 16038 16592
_I0/chip/fall_timer/U53 iv110 0
Y 2 16078 17022
/ 0
vss 2 16078 16807
/ 0
vdd 2 16078 17301
/ 0
A 2 16038 17022
_I0/chip/fall_timer/U46 iv110 0
Y 2 15558 18568
/ 0
vss 2 15558 18783
/ 0
vdd 2 15558 18289
/ 0
A 2 15518 18568
_I0/chip/fall_timer/U41 iv110 0
Y 2 16398 18010
/ 0
vss 2 16398 17795
/ 0
vdd 2 16398 18289
/ 0
A 2 16358 18010
_I0/chip/fall_timer/donecheck/U19 iv110 0
Y 2 15078 16034
/ 0
vss 2 15078 15819
/ 0
vdd 2 15078 16313
/ 0
A 2 15038 16034
_I0/chip/fall_timer/donecheck/U18 iv110 0
Y 2 15278 16034
/ 0
vss 2 15278 15819
/ 0
vdd 2 15278 16313
/ 0
A 2 15238 16034
_I0/chip/fall_timer/counter/U34 iv110 0
Y 2 13638 17580
/ 0
vss 2 13638 17795
/ 0
vdd 2 13638 17301
/ 0
A 2 13598 17580
_I0/chip/fall_timer/counter/U21 iv110 0
Y 2 14078 17022
/ 0
vss 2 14078 16807
/ 0
vdd 2 14078 17301
/ 0
A 2 14038 17022
_I0/chip/fall_timer/counter/U27 iv110 0
Y 2 14318 16592
/ 0
vss 2 14318 16807
/ 0
vdd 2 14318 16313
/ 0
A 2 14278 16592
_I0/chip/fall_timer/counter/U32 iv110 0
Y 2 13838 17580
/ 0
vss 2 13838 17795
/ 0
vdd 2 13838 17301
/ 0
A 2 13798 17580
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i/U12 iv110 0
Y 2 27838 9118
/ 0
vss 2 27838 8903
/ 0
vdd 2 27838 9397
/ 0
A 2 27798 9118
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i/U12 iv110 0
Y 2 31758 9118
/ 0
vss 2 31758 8903
/ 0
vdd 2 31758 9397
/ 0
A 2 31718 9118
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i/U12 iv110 0
Y 2 35678 9118
/ 0
vss 2 35678 8903
/ 0
vdd 2 35678 9397
/ 0
A 2 35638 9118
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i/U12 iv110 0
Y 2 23918 9118
/ 0
vss 2 23918 8903
/ 0
vdd 2 23918 9397
/ 0
A 2 23878 9118
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i/U12 iv110 0
Y 2 19998 9118
/ 0
vss 2 19998 8903
/ 0
vdd 2 19998 9397
/ 0
A 2 19958 9118
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i/U13 iv110 0
Y 2 28238 9118
/ 0
vss 2 28238 8903
/ 0
vdd 2 28238 9397
/ 0
A 2 28198 9118
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i/U13 iv110 0
Y 2 32158 9118
/ 0
vss 2 32158 8903
/ 0
vdd 2 32158 9397
/ 0
A 2 32118 9118
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i/U13 iv110 0
Y 2 36078 9118
/ 0
vss 2 36078 8903
/ 0
vdd 2 36078 9397
/ 0
A 2 36038 9118
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i/U13 iv110 0
Y 2 24318 9118
/ 0
vss 2 24318 8903
/ 0
vdd 2 24318 9397
/ 0
A 2 24278 9118
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i/U13 iv110 0
Y 2 20398 9118
/ 0
vss 2 20398 8903
/ 0
vdd 2 20398 9397
/ 0
A 2 20358 9118
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U31 iv110 0
Y 2 29478 8130
/ 0
vss 2 29478 7915
/ 0
vdd 2 29478 8409
/ 0
A 2 29438 8130
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U31 iv110 0
Y 2 33398 8130
/ 0
vss 2 33398 7915
/ 0
vdd 2 33398 8409
/ 0
A 2 33358 8130
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U31 iv110 0
Y 2 37318 8130
/ 0
vss 2 37318 7915
/ 0
vdd 2 37318 8409
/ 0
A 2 37278 8130
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U31 iv110 0
Y 2 25558 8130
/ 0
vss 2 25558 7915
/ 0
vdd 2 25558 8409
/ 0
A 2 25518 8130
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U31 iv110 0
Y 2 21638 8130
/ 0
vss 2 21638 7915
/ 0
vdd 2 21638 8409
/ 0
A 2 21598 8130
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U31 iv110 0
Y 2 29478 9118
/ 0
vss 2 29478 8903
/ 0
vdd 2 29478 9397
/ 0
A 2 29438 9118
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U31 iv110 0
Y 2 33398 9118
/ 0
vss 2 33398 8903
/ 0
vdd 2 33398 9397
/ 0
A 2 33358 9118
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U31 iv110 0
Y 2 37318 9118
/ 0
vss 2 37318 8903
/ 0
vdd 2 37318 9397
/ 0
A 2 37278 9118
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U31 iv110 0
Y 2 25558 9118
/ 0
vss 2 25558 8903
/ 0
vdd 2 25558 9397
/ 0
A 2 25518 9118
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U31 iv110 0
Y 2 21638 9118
/ 0
vss 2 21638 8903
/ 0
vdd 2 21638 9397
/ 0
A 2 21598 9118
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U24 iv110 0
Y 2 29398 8130
/ 0
vss 2 29398 7915
/ 0
vdd 2 29398 8409
/ 0
A 2 29358 8130
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U24 iv110 0
Y 2 33318 8130
/ 0
vss 2 33318 7915
/ 0
vdd 2 33318 8409
/ 0
A 2 33278 8130
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U24 iv110 0
Y 2 37238 8130
/ 0
vss 2 37238 7915
/ 0
vdd 2 37238 8409
/ 0
A 2 37198 8130
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U24 iv110 0
Y 2 25478 8130
/ 0
vss 2 25478 7915
/ 0
vdd 2 25478 8409
/ 0
A 2 25438 8130
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U24 iv110 0
Y 2 21558 8130
/ 0
vss 2 21558 7915
/ 0
vdd 2 21558 8409
/ 0
A 2 21518 8130
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U24 iv110 0
Y 2 29398 9118
/ 0
vss 2 29398 8903
/ 0
vdd 2 29398 9397
/ 0
A 2 29358 9118
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U24 iv110 0
Y 2 33318 9118
/ 0
vss 2 33318 8903
/ 0
vdd 2 33318 9397
/ 0
A 2 33278 9118
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U24 iv110 0
Y 2 37238 9118
/ 0
vss 2 37238 8903
/ 0
vdd 2 37238 9397
/ 0
A 2 37198 9118
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U24 iv110 0
Y 2 25478 9118
/ 0
vss 2 25478 8903
/ 0
vdd 2 25478 9397
/ 0
A 2 25438 9118
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U24 iv110 0
Y 2 21558 9118
/ 0
vss 2 21558 8903
/ 0
vdd 2 21558 9397
/ 0
A 2 21518 9118
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U27 iv110 0
Y 2 30358 8130
/ 0
vss 2 30358 7915
/ 0
vdd 2 30358 8409
/ 0
A 2 30318 8130
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U27 iv110 0
Y 2 34278 8130
/ 0
vss 2 34278 7915
/ 0
vdd 2 34278 8409
/ 0
A 2 34238 8130
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U27 iv110 0
Y 2 38198 8130
/ 0
vss 2 38198 7915
/ 0
vdd 2 38198 8409
/ 0
A 2 38158 8130
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U27 iv110 0
Y 2 26438 8130
/ 0
vss 2 26438 7915
/ 0
vdd 2 26438 8409
/ 0
A 2 26398 8130
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U27 iv110 0
Y 2 22518 8130
/ 0
vss 2 22518 7915
/ 0
vdd 2 22518 8409
/ 0
A 2 22478 8130
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U27 iv110 0
Y 2 30358 9118
/ 0
vss 2 30358 8903
/ 0
vdd 2 30358 9397
/ 0
A 2 30318 9118
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U27 iv110 0
Y 2 34278 9118
/ 0
vss 2 34278 8903
/ 0
vdd 2 34278 9397
/ 0
A 2 34238 9118
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U27 iv110 0
Y 2 38198 9118
/ 0
vss 2 38198 8903
/ 0
vdd 2 38198 9397
/ 0
A 2 38158 9118
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U27 iv110 0
Y 2 26438 9118
/ 0
vss 2 26438 8903
/ 0
vdd 2 26438 9397
/ 0
A 2 26398 9118
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U27 iv110 0
Y 2 22518 9118
/ 0
vss 2 22518 8903
/ 0
vdd 2 22518 9397
/ 0
A 2 22478 9118
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U29 iv110 0
Y 2 30278 8130
/ 0
vss 2 30278 7915
/ 0
vdd 2 30278 8409
/ 0
A 2 30238 8130
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U29 iv110 0
Y 2 34198 8130
/ 0
vss 2 34198 7915
/ 0
vdd 2 34198 8409
/ 0
A 2 34158 8130
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U29 iv110 0
Y 2 38118 8130
/ 0
vss 2 38118 7915
/ 0
vdd 2 38118 8409
/ 0
A 2 38078 8130
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U29 iv110 0
Y 2 26358 8130
/ 0
vss 2 26358 7915
/ 0
vdd 2 26358 8409
/ 0
A 2 26318 8130
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U29 iv110 0
Y 2 22438 8130
/ 0
vss 2 22438 7915
/ 0
vdd 2 22438 8409
/ 0
A 2 22398 8130
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U29 iv110 0
Y 2 30278 9118
/ 0
vss 2 30278 8903
/ 0
vdd 2 30278 9397
/ 0
A 2 30238 9118
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U29 iv110 0
Y 2 34198 9118
/ 0
vss 2 34198 8903
/ 0
vdd 2 34198 9397
/ 0
A 2 34158 9118
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U29 iv110 0
Y 2 38118 9118
/ 0
vss 2 38118 8903
/ 0
vdd 2 38118 9397
/ 0
A 2 38078 9118
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U29 iv110 0
Y 2 26358 9118
/ 0
vss 2 26358 8903
/ 0
vdd 2 26358 9397
/ 0
A 2 26318 9118
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U29 iv110 0
Y 2 22438 9118
/ 0
vss 2 22438 8903
/ 0
vdd 2 22438 9397
/ 0
A 2 22398 9118
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U40 iv110 0
Y 2 27758 8130
/ 0
vss 2 27758 7915
/ 0
vdd 2 27758 8409
/ 0
A 2 27718 8130
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U40 iv110 0
Y 2 31678 8130
/ 0
vss 2 31678 7915
/ 0
vdd 2 31678 8409
/ 0
A 2 31638 8130
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U40 iv110 0
Y 2 35598 8130
/ 0
vss 2 35598 7915
/ 0
vdd 2 35598 8409
/ 0
A 2 35558 8130
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U40 iv110 0
Y 2 23838 8130
/ 0
vss 2 23838 7915
/ 0
vdd 2 23838 8409
/ 0
A 2 23798 8130
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U40 iv110 0
Y 2 19918 8130
/ 0
vss 2 19918 7915
/ 0
vdd 2 19918 8409
/ 0
A 2 19878 8130
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U32 iv110 0
Y 2 27678 8130
/ 0
vss 2 27678 7915
/ 0
vdd 2 27678 8409
/ 0
A 2 27638 8130
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U32 iv110 0
Y 2 31598 8130
/ 0
vss 2 31598 7915
/ 0
vdd 2 31598 8409
/ 0
A 2 31558 8130
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U32 iv110 0
Y 2 35518 8130
/ 0
vss 2 35518 7915
/ 0
vdd 2 35518 8409
/ 0
A 2 35478 8130
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U32 iv110 0
Y 2 23758 8130
/ 0
vss 2 23758 7915
/ 0
vdd 2 23758 8409
/ 0
A 2 23718 8130
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U32 iv110 0
Y 2 19838 8130
/ 0
vss 2 19838 7915
/ 0
vdd 2 19838 8409
/ 0
A 2 19798 8130
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U38 iv110 0
Y 2 28118 8130
/ 0
vss 2 28118 7915
/ 0
vdd 2 28118 8409
/ 0
A 2 28078 8130
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U38 iv110 0
Y 2 32038 8130
/ 0
vss 2 32038 7915
/ 0
vdd 2 32038 8409
/ 0
A 2 31998 8130
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U38 iv110 0
Y 2 35958 8130
/ 0
vss 2 35958 7915
/ 0
vdd 2 35958 8409
/ 0
A 2 35918 8130
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U38 iv110 0
Y 2 24198 8130
/ 0
vss 2 24198 7915
/ 0
vdd 2 24198 8409
/ 0
A 2 24158 8130
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U38 iv110 0
Y 2 20278 8130
/ 0
vss 2 20278 7915
/ 0
vdd 2 20278 8409
/ 0
A 2 20238 8130
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U39 iv110 0
Y 2 28398 8688
/ 0
vss 2 28398 8903
/ 0
vdd 2 28398 8409
/ 0
A 2 28358 8688
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U39 iv110 0
Y 2 32318 8688
/ 0
vss 2 32318 8903
/ 0
vdd 2 32318 8409
/ 0
A 2 32278 8688
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U39 iv110 0
Y 2 36238 8688
/ 0
vss 2 36238 8903
/ 0
vdd 2 36238 8409
/ 0
A 2 36198 8688
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U39 iv110 0
Y 2 24478 8688
/ 0
vss 2 24478 8903
/ 0
vdd 2 24478 8409
/ 0
A 2 24438 8688
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U39 iv110 0
Y 2 20558 8688
/ 0
vss 2 20558 8903
/ 0
vdd 2 20558 8409
/ 0
A 2 20518 8688
_I0/chip/video_ram/demux5_we/U21 iv110 0
Y 2 31198 10106
/ 0
vss 2 31198 9891
/ 0
vdd 2 31198 10385
/ 0
A 2 31158 10106
_I0/chip/video_ram/demux5_we/U13 iv110 0
Y 2 30838 10106
/ 0
vss 2 30838 9891
/ 0
vdd 2 30838 10385
/ 0
A 2 30798 10106
_I0/chip/video_ram/demux5_we/U16 iv110 0
Y 2 31438 10106
/ 0
vss 2 31438 9891
/ 0
vdd 2 31438 10385
/ 0
A 2 31398 10106
_I0/chip/video_ram/demux5_we/U18 iv110 0
Y 2 31838 10106
/ 0
vss 2 31838 9891
/ 0
vdd 2 31838 10385
/ 0
A 2 31798 10106
_I0/chip/output_score/U93 iv110 0
Y 2 14318 14058
/ 0
vss 2 14318 13843
/ 0
vdd 2 14318 14337
/ 0
A 2 14278 14058
_I0/chip/output_score/U79 iv110 0
Y 2 15078 15604
/ 0
vss 2 15078 15819
/ 0
vdd 2 15078 15325
/ 0
A 2 15038 15604
_I0/chip/output_score/U86 iv110 0
Y 2 15878 13070
/ 0
vss 2 15878 12855
/ 0
vdd 2 15878 13349
/ 0
A 2 15838 13070
_I0/chip/output_score/U75 iv110 0
Y 2 15838 13628
/ 0
vss 2 15838 13843
/ 0
vdd 2 15838 13349
/ 0
A 2 15798 13628
_I0/chip/output_score/U56 iv110 0
Y 2 15998 14058
/ 0
vss 2 15998 13843
/ 0
vdd 2 15998 14337
/ 0
A 2 15958 14058
_I0/chip/output_score/U69 iv110 0
Y 2 15958 14616
/ 0
vss 2 15958 14831
/ 0
vdd 2 15958 14337
/ 0
A 2 15918 14616
_I0/chip/output_score/U62 iv110 0
Y 2 15878 14616
/ 0
vss 2 15878 14831
/ 0
vdd 2 15878 14337
/ 0
A 2 15838 14616
_I0/chip/output_score/U71 iv110 0
Y 2 16278 13070
/ 0
vss 2 16278 12855
/ 0
vdd 2 16278 13349
/ 0
A 2 16238 13070
_I0/chip/output_score/U84 iv110 0
Y 2 16238 13628
/ 0
vss 2 16238 13843
/ 0
vdd 2 16238 13349
/ 0
A 2 16198 13628
_I0/chip/output_score/U73 iv110 0
Y 2 16558 15046
/ 0
vss 2 16558 14831
/ 0
vdd 2 16558 15325
/ 0
A 2 16518 15046
_I0/chip/next_piece_generator/U7 iv110 0
Y 2 7918 5166
/ 0
vss 2 7918 4951
/ 0
vdd 2 7918 5445
/ 0
A 2 7878 5166
_I0/chip/next_piece_generator/U8 iv110 0
Y 2 8158 6154
/ 0
vss 2 8158 5939
/ 0
vdd 2 8158 6433
/ 0
A 2 8118 6154
_I0/chip/check_piece_mask/U105 iv110 0
Y 2 15038 4178
/ 0
vss 2 15038 3963
/ 0
vdd 2 15038 4457
/ 0
A 2 14998 4178
_I0/chip/check_piece_mask/U107 iv110 0
Y 2 15038 5724
/ 0
vss 2 15038 5939
/ 0
vdd 2 15038 5445
/ 0
A 2 14998 5724
_I0/chip/check_piece_mask/U108 iv110 0
Y 2 15038 5166
/ 0
vss 2 15038 4951
/ 0
vdd 2 15038 5445
/ 0
A 2 14998 5166
_I0/chip/check_piece_mask/U116 iv110 0
Y 2 14838 6712
/ 0
vss 2 14838 6927
/ 0
vdd 2 14838 6433
/ 0
A 2 14798 6712
_I0/chip/check_piece_mask/U104 iv110 0
Y 2 15518 4736
/ 0
vss 2 15518 4951
/ 0
vdd 2 15518 4457
/ 0
A 2 15478 4736
_I0/chip/check_piece_mask/U71 iv110 0
Y 2 15398 6154
/ 0
vss 2 15398 5939
/ 0
vdd 2 15398 6433
/ 0
A 2 15358 6154
_I0/chip/check_piece_mask/U103 iv110 0
Y 2 15918 4178
/ 0
vss 2 15918 3963
/ 0
vdd 2 15918 4457
/ 0
A 2 15878 4178
_I0/chip/check_piece_mask/U109 iv110 0
Y 2 15758 5724
/ 0
vss 2 15758 5939
/ 0
vdd 2 15758 5445
/ 0
A 2 15718 5724
_I0/chip/check_piece_mask/U106 iv110 0
Y 2 16158 5724
/ 0
vss 2 16158 5939
/ 0
vdd 2 16158 5445
/ 0
A 2 16118 5724
_I0/chip/check_piece_mask/U110 iv110 0
Y 2 16158 6712
/ 0
vss 2 16158 6927
/ 0
vdd 2 16158 6433
/ 0
A 2 16118 6712
_I0/chip/check_piece_mask/U118 iv110 0
Y 2 16678 4736
/ 0
vss 2 16678 4951
/ 0
vdd 2 16678 4457
/ 0
A 2 16638 4736
_I0/chip/check_piece_mask/U117 iv110 0
Y 2 16598 4736
/ 0
vss 2 16598 4951
/ 0
vdd 2 16598 4457
/ 0
A 2 16558 4736
_I0/chip/check_piece_mask/U115 iv110 0
Y 2 16558 5724
/ 0
vss 2 16558 5939
/ 0
vdd 2 16558 5445
/ 0
A 2 16518 5724
_I0/chip/check_piece_mask/U112 iv110 0
Y 2 16598 6154
/ 0
vss 2 16598 5939
/ 0
vdd 2 16598 6433
/ 0
A 2 16558 6154
_I0/chip/check_piece_mask/U89 iv110 0
Y 2 17158 4178
/ 0
vss 2 17158 3963
/ 0
vdd 2 17158 4457
/ 0
A 2 17118 4178
_I0/chip/check_piece_mask/U94 iv110 0
Y 2 16958 6712
/ 0
vss 2 16958 6927
/ 0
vdd 2 16958 6433
/ 0
A 2 16918 6712
_I0/chip/check_piece_mask/U114 iv110 0
Y 2 17358 6712
/ 0
vss 2 17358 6927
/ 0
vdd 2 17358 6433
/ 0
A 2 17318 6712
_I0/chip/check_piece_mask/U85 iv110 0
Y 2 17798 4736
/ 0
vss 2 17798 4951
/ 0
vdd 2 17798 4457
/ 0
A 2 17758 4736
_I0/chip/check_piece_mask/U123 iv110 0
Y 2 18158 5724
/ 0
vss 2 18158 5939
/ 0
vdd 2 18158 5445
/ 0
A 2 18118 5724
_I0/chip/check_piece_mask/U74 iv110 0
Y 2 18118 6712
/ 0
vss 2 18118 6927
/ 0
vdd 2 18118 6433
/ 0
A 2 18078 6712
_I0/chip/check_piece_mask/U77 iv110 0
Y 2 18038 6712
/ 0
vss 2 18038 6927
/ 0
vdd 2 18038 6433
/ 0
A 2 17998 6712
_I0/chip/vga_controller/U1 iv110 0
Y 2 35038 17580
/ 0
vss 2 35038 17795
/ 0
vdd 2 35038 17301
/ 0
A 2 34998 17580
_I0/chip/vga_controller/U2 iv110 0
Y 2 35118 17580
/ 0
vss 2 35118 17795
/ 0
vdd 2 35118 17301
/ 0
A 2 35078 17580
_I0/chip/vga_controller/field_translation_reset/U56 iv110 0
Y 2 34638 18568
/ 0
vss 2 34638 18783
/ 0
vdd 2 34638 18289
/ 0
A 2 34598 18568
_I0/chip/vga_controller/field_translation_reset/U37 iv110 0
Y 2 34878 18998
/ 0
vss 2 34878 18783
/ 0
vdd 2 34878 19277
/ 0
A 2 34838 18998
_I0/chip/vga_controller/field_translation_reset/U62 iv110 0
Y 2 34318 18998
/ 0
vss 2 34318 18783
/ 0
vdd 2 34318 19277
/ 0
A 2 34278 18998
_I0/chip/vga_controller/field_translation_reset/U59 iv110 0
Y 2 34398 18010
/ 0
vss 2 34398 17795
/ 0
vdd 2 34398 18289
/ 0
A 2 34358 18010
_I0/chip/vga_controller/field_translation_reset/U10 iv110 0
Y 2 33958 18998
/ 0
vss 2 33958 18783
/ 0
vdd 2 33958 19277
/ 0
A 2 33918 18998
_I0/chip/vga_controller/field_translation_reset/U46 iv110 0
Y 2 34118 18010
/ 0
vss 2 34118 17795
/ 0
vdd 2 34118 18289
/ 0
A 2 34078 18010
_I0/chip/vga_controller/field_translation_reset/U50 iv110 0
Y 2 34318 18568
/ 0
vss 2 34318 18783
/ 0
vdd 2 34318 18289
/ 0
A 2 34278 18568
_I0/chip/vga_controller/field_translation_reset/U55 iv110 0
Y 2 34238 18010
/ 0
vss 2 34238 17795
/ 0
vdd 2 34238 18289
/ 0
A 2 34198 18010
_I0/chip/vga_controller/field_translation_reset/U52 iv110 0
Y 2 33238 18568
/ 0
vss 2 33238 18783
/ 0
vdd 2 33238 18289
/ 0
A 2 33198 18568
_I0/chip/vga_controller/field_translation_reset/U8 iv110 0
Y 2 33078 18010
/ 0
vss 2 33078 17795
/ 0
vdd 2 33078 18289
/ 0
A 2 33038 18010
_I0/chip/vga_controller/field_translation_reset/U6 iv110 0
Y 2 31998 18010
/ 0
vss 2 31998 17795
/ 0
vdd 2 31998 18289
/ 0
A 2 31958 18010
_I0/chip/vga_controller/field_translation_reset/U12 iv110 0
Y 2 32038 18568
/ 0
vss 2 32038 18783
/ 0
vdd 2 32038 18289
/ 0
A 2 31998 18568
_I0/chip/vga_controller/field_translation_reset/U4 iv110 0
Y 2 31518 18568
/ 0
vss 2 31518 18783
/ 0
vdd 2 31518 18289
/ 0
A 2 31478 18568
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U16 iv110 0
Y 2 31878 19556
/ 0
vss 2 31878 19771
/ 0
vdd 2 31878 19277
/ 0
A 2 31838 19556
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U21 iv110 0
Y 2 32518 19556
/ 0
vss 2 32518 19771
/ 0
vdd 2 32518 19277
/ 0
A 2 32478 19556
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U22 iv110 0
Y 2 33078 18998
/ 0
vss 2 33078 18783
/ 0
vdd 2 33078 19277
/ 0
A 2 33038 18998
_I0/chip/vga_controller/field_translation/U30 iv110 0
Y 2 31758 14616
/ 0
vss 2 31758 14831
/ 0
vdd 2 31758 14337
/ 0
A 2 31718 14616
_I0/chip/vga_controller/field_translation/U27 iv110 0
Y 2 31598 14058
/ 0
vss 2 31598 13843
/ 0
vdd 2 31598 14337
/ 0
A 2 31558 14058
_I0/chip/vga_controller/field_translation/U24 iv110 0
Y 2 33718 14058
/ 0
vss 2 33718 13843
/ 0
vdd 2 33718 14337
/ 0
A 2 33678 14058
_I0/chip/vga_controller/field_translation/U4 iv110 0
Y 2 34478 14058
/ 0
vss 2 34478 13843
/ 0
vdd 2 34478 14337
/ 0
A 2 34438 14058
_I0/chip/vga_controller/field_translation/U6 iv110 0
Y 2 31758 14058
/ 0
vss 2 31758 13843
/ 0
vdd 2 31758 14337
/ 0
A 2 31718 14058
_I0/chip/vga_controller/field_translation/U8 iv110 0
Y 2 33438 14058
/ 0
vss 2 33438 13843
/ 0
vdd 2 33438 14337
/ 0
A 2 33398 14058
_I0/chip/vga_controller/field_translation/mem_addr_counter/U52 iv110 0
Y 2 33998 15046
/ 0
vss 2 33998 14831
/ 0
vdd 2 33998 15325
/ 0
A 2 33958 15046
_I0/chip/vga_controller/np_translation/mem_addr_counter/U52 iv110 0
Y 2 38038 15046
/ 0
vss 2 38038 14831
/ 0
vdd 2 38038 15325
/ 0
A 2 37998 15046
_I0/chip/vga_controller/field_translation/mem_addr_counter/U87 iv110 0
Y 2 34478 15604
/ 0
vss 2 34478 15819
/ 0
vdd 2 34478 15325
/ 0
A 2 34438 15604
_I0/chip/vga_controller/np_translation/mem_addr_counter/U87 iv110 0
Y 2 38518 15604
/ 0
vss 2 38518 15819
/ 0
vdd 2 38518 15325
/ 0
A 2 38478 15604
_I0/chip/vga_controller/field_translation/mem_addr_counter/U92 iv110 0
Y 2 34718 16034
/ 0
vss 2 34718 15819
/ 0
vdd 2 34718 16313
/ 0
A 2 34678 16034
_I0/chip/vga_controller/np_translation/mem_addr_counter/U92 iv110 0
Y 2 38758 16034
/ 0
vss 2 38758 15819
/ 0
vdd 2 38758 16313
/ 0
A 2 38718 16034
_I0/chip/vga_controller/field_translation/mem_addr_counter/U91 iv110 0
Y 2 34238 16034
/ 0
vss 2 34238 15819
/ 0
vdd 2 34238 16313
/ 0
A 2 34198 16034
_I0/chip/vga_controller/np_translation/mem_addr_counter/U91 iv110 0
Y 2 38278 16034
/ 0
vss 2 38278 15819
/ 0
vdd 2 38278 16313
/ 0
A 2 38238 16034
_I0/chip/vga_controller/field_translation/mem_addr_counter/U77 iv110 0
Y 2 33358 15046
/ 0
vss 2 33358 14831
/ 0
vdd 2 33358 15325
/ 0
A 2 33318 15046
_I0/chip/vga_controller/np_translation/mem_addr_counter/U77 iv110 0
Y 2 37398 15046
/ 0
vss 2 37398 14831
/ 0
vdd 2 37398 15325
/ 0
A 2 37358 15046
_I0/chip/vga_controller/field_translation/mem_addr_counter/U68 iv110 0
Y 2 33238 16034
/ 0
vss 2 33238 15819
/ 0
vdd 2 33238 16313
/ 0
A 2 33198 16034
_I0/chip/vga_controller/np_translation/mem_addr_counter/U68 iv110 0
Y 2 37278 16034
/ 0
vss 2 37278 15819
/ 0
vdd 2 37278 16313
/ 0
A 2 37238 16034
_I0/chip/vga_controller/field_translation/mem_addr_counter/U39 iv110 0
Y 2 32758 16592
/ 0
vss 2 32758 16807
/ 0
vdd 2 32758 16313
/ 0
A 2 32718 16592
_I0/chip/vga_controller/np_translation/mem_addr_counter/U39 iv110 0
Y 2 36798 16592
/ 0
vss 2 36798 16807
/ 0
vdd 2 36798 16313
/ 0
A 2 36758 16592
_I0/chip/vga_controller/field_translation/mem_addr_counter/U60 iv110 0
Y 2 32918 17022
/ 0
vss 2 32918 16807
/ 0
vdd 2 32918 17301
/ 0
A 2 32878 17022
_I0/chip/vga_controller/np_translation/mem_addr_counter/U60 iv110 0
Y 2 36958 17022
/ 0
vss 2 36958 16807
/ 0
vdd 2 36958 17301
/ 0
A 2 36918 17022
_I0/chip/vga_controller/field_translation/mem_addr_counter/U96 iv110 0
Y 2 32438 17022
/ 0
vss 2 32438 16807
/ 0
vdd 2 32438 17301
/ 0
A 2 32398 17022
_I0/chip/vga_controller/np_translation/mem_addr_counter/U96 iv110 0
Y 2 36478 17022
/ 0
vss 2 36478 16807
/ 0
vdd 2 36478 17301
/ 0
A 2 36438 17022
_I0/chip/vga_controller/counter/pos_y_counter/U63 iv110 0
Y 2 27398 17580
/ 0
vss 2 27398 17795
/ 0
vdd 2 27398 17301
/ 0
A 2 27358 17580
_I0/chip/vga_controller/counter/pos_y_counter/U43 iv110 0
Y 2 27318 19556
/ 0
vss 2 27318 19771
/ 0
vdd 2 27318 19277
/ 0
A 2 27278 19556
_I0/chip/vga_controller/counter/pos_y_counter/U48 iv110 0
Y 2 26078 17022
/ 0
vss 2 26078 16807
/ 0
vdd 2 26078 17301
/ 0
A 2 26038 17022
_I0/chip/vga_controller/counter/pos_y_counter/U65 iv110 0
Y 2 25998 18998
/ 0
vss 2 25998 18783
/ 0
vdd 2 25998 19277
/ 0
A 2 25958 18998
_I0/chip/vga_controller/counter/pos_y_counter/U61 iv110 0
Y 2 26318 19556
/ 0
vss 2 26318 19771
/ 0
vdd 2 26318 19277
/ 0
A 2 26278 19556
_I0/chip/vga_controller/counter/pos_y_counter/U36 iv110 0
Y 2 24398 18010
/ 0
vss 2 24398 17795
/ 0
vdd 2 24398 18289
/ 0
A 2 24358 18010
_I0/chip/vga_controller/counter/pos_y_counter/U50 iv110 0
Y 2 24638 18998
/ 0
vss 2 24638 18783
/ 0
vdd 2 24638 19277
/ 0
A 2 24598 18998
_I0/chip/vga_controller/counter/resets/U27 iv110 0
Y 2 28158 16592
/ 0
vss 2 28158 16807
/ 0
vdd 2 28158 16313
/ 0
A 2 28118 16592
_I0/chip/vga_controller/counter/resets/U37 iv110 0
Y 2 29118 16592
/ 0
vss 2 29118 16807
/ 0
vdd 2 29118 16313
/ 0
A 2 29078 16592
_I0/chip/vga_controller/counter/resets/U22 iv110 0
Y 2 29438 16592
/ 0
vss 2 29438 16807
/ 0
vdd 2 29438 16313
/ 0
A 2 29398 16592
_I0/chip/vga_controller/counter/resets/U30 iv110 0
Y 2 29518 16592
/ 0
vss 2 29518 16807
/ 0
vdd 2 29518 16313
/ 0
A 2 29478 16592
_I0/chip/vga_controller/counter/pos_x_counter/U30 iv110 0
Y 2 27998 18010
/ 0
vss 2 27998 17795
/ 0
vdd 2 27998 18289
/ 0
A 2 27958 18010
_I0/chip/vga_controller/counter/pos_x_counter/U47 iv110 0
Y 2 27638 18998
/ 0
vss 2 27638 18783
/ 0
vdd 2 27638 19277
/ 0
A 2 27598 18998
_I0/chip/vga_controller/counter/pos_x_counter/U51 iv110 0
Y 2 27758 19556
/ 0
vss 2 27758 19771
/ 0
vdd 2 27758 19277
/ 0
A 2 27718 19556
_I0/chip/vga_controller/counter/pos_x_counter/U52 iv110 0
Y 2 28478 18568
/ 0
vss 2 28478 18783
/ 0
vdd 2 28478 18289
/ 0
A 2 28438 18568
_I0/chip/vga_controller/counter/pos_x_counter/U37 iv110 0
Y 2 29438 18010
/ 0
vss 2 29438 17795
/ 0
vdd 2 29438 18289
/ 0
A 2 29398 18010
_I0/chip/vga_controller/counter/pos_x_counter/U39 iv110 0
Y 2 29998 19556
/ 0
vss 2 29998 19771
/ 0
vdd 2 29998 19277
/ 0
A 2 29958 19556
_I0/chip/vga_controller/field_check/U38 iv110 0
Y 2 29238 15604
/ 0
vss 2 29238 15819
/ 0
vdd 2 29238 15325
/ 0
A 2 29198 15604
_I0/chip/vga_controller/field_check/U35 iv110 0
Y 2 29158 15604
/ 0
vss 2 29158 15819
/ 0
vdd 2 29158 15325
/ 0
A 2 29118 15604
_I0/chip/vga_controller/field_check/U26 iv110 0
Y 2 29318 15046
/ 0
vss 2 29318 14831
/ 0
vdd 2 29318 15325
/ 0
A 2 29278 15046
_I0/chip/vga_controller/field_check/U23 iv110 0
Y 2 30318 15046
/ 0
vss 2 30318 14831
/ 0
vdd 2 30318 15325
/ 0
A 2 30278 15046
_I0/chip/vga_controller/field_check/U20 iv110 0
Y 2 30758 15046
/ 0
vss 2 30758 14831
/ 0
vdd 2 30758 15325
/ 0
A 2 30718 15046
_I0/chip/vga_controller/score_translation/U4 iv110 0
Y 2 26318 13628
/ 0
vss 2 26318 13843
/ 0
vdd 2 26318 13349
/ 0
A 2 26278 13628
_I0/chip/vga_controller/score_translation/U8 iv110 0
Y 2 26358 13070
/ 0
vss 2 26358 12855
/ 0
vdd 2 26358 13349
/ 0
A 2 26318 13070
_I0/chip/vga_controller/score_translation/U12 iv110 0
Y 2 26478 13628
/ 0
vss 2 26478 13843
/ 0
vdd 2 26478 13349
/ 0
A 2 26438 13628
_I0/chip/vga_controller/score_translation/U58 iv110 0
Y 2 27478 12640
/ 0
vss 2 27478 12855
/ 0
vdd 2 27478 12361
/ 0
A 2 27438 12640
_I0/chip/vga_controller/score_translation/U54 iv110 0
Y 2 27598 12082
/ 0
vss 2 27598 11867
/ 0
vdd 2 27598 12361
/ 0
A 2 27558 12082
_I0/chip/vga_controller/score_translation/U10 iv110 0
Y 2 27998 12640
/ 0
vss 2 27998 12855
/ 0
vdd 2 27998 12361
/ 0
A 2 27958 12640
_I0/chip/vga_controller/score_translation/U6 iv110 0
Y 2 27398 13628
/ 0
vss 2 27398 13843
/ 0
vdd 2 27398 13349
/ 0
A 2 27358 13628
_I0/chip/vga_controller/score_translation/U49 iv110 0
Y 2 27398 13070
/ 0
vss 2 27398 12855
/ 0
vdd 2 27398 13349
/ 0
A 2 27358 13070
_I0/chip/vga_controller/score_translation/U55 iv110 0
Y 2 28118 12082
/ 0
vss 2 28118 11867
/ 0
vdd 2 28118 12361
/ 0
A 2 28078 12082
_I0/chip/vga_controller/score_translation/U51 iv110 0
Y 2 27598 13628
/ 0
vss 2 27598 13843
/ 0
vdd 2 27598 13349
/ 0
A 2 27558 13628
_I0/chip/vga_controller/score_translation/U45 iv110 0
Y 2 27518 13070
/ 0
vss 2 27518 12855
/ 0
vdd 2 27518 13349
/ 0
A 2 27478 13070
_I0/chip/vga_controller/score_translation/U39 iv110 0
Y 2 27798 13628
/ 0
vss 2 27798 13843
/ 0
vdd 2 27798 13349
/ 0
A 2 27758 13628
_I0/chip/vga_controller/score_translation/mem_addr_counter/U18 iv110 0
Y 2 26398 12082
/ 0
vss 2 26398 11867
/ 0
vdd 2 26398 12361
/ 0
A 2 26358 12082
_I0/chip/vga_controller/score_translation/mem_addr_counter/U11 iv110 0
Y 2 26198 12082
/ 0
vss 2 26198 11867
/ 0
vdd 2 26198 12361
/ 0
A 2 26158 12082
_I0/chip/vga_controller/read_and_output/U7 iv110 0
Y 2 38518 12640
/ 0
vss 2 38518 12855
/ 0
vdd 2 38518 12361
/ 0
A 2 38478 12640
_I0/chip/vga_controller/triggers/U24 iv110 0
Y 2 28638 12640
/ 0
vss 2 28638 12855
/ 0
vdd 2 28638 12361
/ 0
A 2 28598 12640
_I0/chip/vga_controller/triggers/U39 iv110 0
Y 2 30198 12082
/ 0
vss 2 30198 11867
/ 0
vdd 2 30198 12361
/ 0
A 2 30158 12082
_I0/chip/vga_controller/triggers/U38 iv110 0
Y 2 30638 12082
/ 0
vss 2 30638 11867
/ 0
vdd 2 30638 12361
/ 0
A 2 30598 12082
_I0/chip/vga_controller/triggers/U48 iv110 0
Y 2 30598 12640
/ 0
vss 2 30598 12855
/ 0
vdd 2 30598 12361
/ 0
A 2 30558 12640
_I0/chip/vga_controller/triggers/U47 iv110 0
Y 2 30998 12082
/ 0
vss 2 30998 11867
/ 0
vdd 2 30998 12361
/ 0
A 2 30958 12082
_I0/chip/vga_controller/triggers/U46 iv110 0
Y 2 30958 12640
/ 0
vss 2 30958 12855
/ 0
vdd 2 30958 12361
/ 0
A 2 30918 12640
_I0/chip/vga_controller/triggers/U45 iv110 0
Y 2 31358 12082
/ 0
vss 2 31358 11867
/ 0
vdd 2 31358 12361
/ 0
A 2 31318 12082
_I0/chip/vga_controller/triggers/U32 iv110 0
Y 2 31318 12640
/ 0
vss 2 31318 12855
/ 0
vdd 2 31318 12361
/ 0
A 2 31278 12640
_I0/chip/vga_controller/np_check/U29 iv110 0
Y 2 31038 14058
/ 0
vss 2 31038 13843
/ 0
vdd 2 31038 14337
/ 0
A 2 30998 14058
_I0/chip/vga_controller/np_check/U25 iv110 0
Y 2 29278 14058
/ 0
vss 2 29278 13843
/ 0
vdd 2 29278 14337
/ 0
A 2 29238 14058
_I0/chip/vga_controller/np_check/U32 iv110 0
Y 2 29638 14058
/ 0
vss 2 29638 13843
/ 0
vdd 2 29638 14337
/ 0
A 2 29598 14058
_I0/chip/vga_controller/np_check/U41 iv110 0
Y 2 29118 14616
/ 0
vss 2 29118 14831
/ 0
vdd 2 29118 14337
/ 0
A 2 29078 14616
_I0/chip/vga_controller/np_check/U39 iv110 0
Y 2 29198 14616
/ 0
vss 2 29198 14831
/ 0
vdd 2 29198 14337
/ 0
A 2 29158 14616
_I0/chip/vga_controller/np_check/U21 iv110 0
Y 2 29038 14616
/ 0
vss 2 29038 14831
/ 0
vdd 2 29038 14337
/ 0
A 2 28998 14616
_I0/chip/vga_controller/np_check/U24 iv110 0
Y 2 29038 14058
/ 0
vss 2 29038 13843
/ 0
vdd 2 29038 14337
/ 0
A 2 28998 14058
_I0/chip/vga_controller/score_check/U34 iv110 0
Y 2 26358 15046
/ 0
vss 2 26358 14831
/ 0
vdd 2 26358 15325
/ 0
A 2 26318 15046
_I0/chip/vga_controller/score_check/U36 iv110 0
Y 2 26438 15604
/ 0
vss 2 26438 15819
/ 0
vdd 2 26438 15325
/ 0
A 2 26398 15604
_I0/chip/vga_controller/score_check/U24 iv110 0
Y 2 26078 15604
/ 0
vss 2 26078 15819
/ 0
vdd 2 26078 15325
/ 0
A 2 26038 15604
_I0/chip/vga_controller/score_check/U31 iv110 0
Y 2 25398 15604
/ 0
vss 2 25398 15819
/ 0
vdd 2 25398 15325
/ 0
A 2 25358 15604
_I0/chip/vga_controller/score_check/U18 iv110 0
Y 2 25598 15604
/ 0
vss 2 25598 15819
/ 0
vdd 2 25598 15325
/ 0
A 2 25558 15604
_I0/chip/vga_controller/sync/U13 iv110 0
Y 2 28518 15046
/ 0
vss 2 28518 14831
/ 0
vdd 2 28518 15325
/ 0
A 2 28478 15046
_I0/chip/vga_controller/np_translation_reset/U8 iv110 0
Y 2 38838 18568
/ 0
vss 2 38838 18783
/ 0
vdd 2 38838 18289
/ 0
A 2 38798 18568
_I0/chip/vga_controller/np_translation_reset/U59 iv110 0
Y 2 38118 18010
/ 0
vss 2 38118 17795
/ 0
vdd 2 38118 18289
/ 0
A 2 38078 18010
_I0/chip/vga_controller/np_translation_reset/U56 iv110 0
Y 2 38598 18010
/ 0
vss 2 38598 17795
/ 0
vdd 2 38598 18289
/ 0
A 2 38558 18010
_I0/chip/vga_controller/np_translation_reset/U50 iv110 0
Y 2 38478 18998
/ 0
vss 2 38478 18783
/ 0
vdd 2 38478 19277
/ 0
A 2 38438 18998
_I0/chip/vga_controller/np_translation_reset/U46 iv110 0
Y 2 38598 18998
/ 0
vss 2 38598 18783
/ 0
vdd 2 38598 19277
/ 0
A 2 38558 18998
_I0/chip/vga_controller/np_translation_reset/U55 iv110 0
Y 2 38718 18998
/ 0
vss 2 38718 18783
/ 0
vdd 2 38718 19277
/ 0
A 2 38678 18998
_I0/chip/vga_controller/np_translation_reset/U52 iv110 0
Y 2 38838 18998
/ 0
vss 2 38838 18783
/ 0
vdd 2 38838 19277
/ 0
A 2 38798 18998
_I0/chip/vga_controller/np_translation_reset/U62 iv110 0
Y 2 37878 18568
/ 0
vss 2 37878 18783
/ 0
vdd 2 37878 18289
/ 0
A 2 37838 18568
_I0/chip/vga_controller/np_translation_reset/U37 iv110 0
Y 2 37118 18010
/ 0
vss 2 37118 17795
/ 0
vdd 2 37118 18289
/ 0
A 2 37078 18010
_I0/chip/vga_controller/np_translation_reset/U4 iv110 0
Y 2 36678 18010
/ 0
vss 2 36678 17795
/ 0
vdd 2 36678 18289
/ 0
A 2 36638 18010
_I0/chip/vga_controller/np_translation_reset/U6 iv110 0
Y 2 37878 18998
/ 0
vss 2 37878 18783
/ 0
vdd 2 37878 19277
/ 0
A 2 37838 18998
_I0/chip/vga_controller/np_translation_reset/U10 iv110 0
Y 2 37718 18998
/ 0
vss 2 37718 18783
/ 0
vdd 2 37718 19277
/ 0
A 2 37678 18998
_I0/chip/vga_controller/np_translation_reset/U12 iv110 0
Y 2 35278 18010
/ 0
vss 2 35278 17795
/ 0
vdd 2 35278 18289
/ 0
A 2 35238 18010
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/U14 iv110 0
Y 2 36398 18998
/ 0
vss 2 36398 18783
/ 0
vdd 2 36398 19277
/ 0
A 2 36358 18998
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/U9 iv110 0
Y 2 36518 19556
/ 0
vss 2 36518 19771
/ 0
vdd 2 36518 19277
/ 0
A 2 36478 19556
_I0/chip/vga_controller/np_translation/U27 iv110 0
Y 2 38638 14616
/ 0
vss 2 38638 14831
/ 0
vdd 2 38638 14337
/ 0
A 2 38598 14616
_I0/chip/vga_controller/np_translation/U4 iv110 0
Y 2 38838 14058
/ 0
vss 2 38838 13843
/ 0
vdd 2 38838 14337
/ 0
A 2 38798 14058
_I0/chip/vga_controller/np_translation/U6 iv110 0
Y 2 37238 14058
/ 0
vss 2 37238 13843
/ 0
vdd 2 37238 14337
/ 0
A 2 37198 14058
_I0/chip/vga_controller/np_translation/U30 iv110 0
Y 2 38398 14616
/ 0
vss 2 38398 14831
/ 0
vdd 2 38398 14337
/ 0
A 2 38358 14616
_I0/chip/vga_controller/np_translation/U8 iv110 0
Y 2 38438 14058
/ 0
vss 2 38438 13843
/ 0
vdd 2 38438 14337
/ 0
A 2 38398 14058
_I0/chip/vga_controller/np_translation/U24 iv110 0
Y 2 37478 14616
/ 0
vss 2 37478 14831
/ 0
vdd 2 37478 14337
/ 0
A 2 37438 14616
_I0/chip/vga_controller/mem_addr_demux/U70 iv110 0
Y 2 32838 12640
/ 0
vss 2 32838 12855
/ 0
vdd 2 32838 12361
/ 0
A 2 32798 12640
_I0/chip/U22 no210 0
B 2 25918 11094
/ 0
A 2 25878 11126
/ 0
vss 2 25878 10879
/ 0
vdd 2 25878 11373
/ 0
Y 2 25958 11126
_I0/chip/game_controller/U471 no210 0
B 2 598 13628
/ 0
A 2 558 13596
/ 0
vss 2 558 13843
/ 0
vdd 2 558 13349
/ 0
Y 2 638 13596
_I0/chip/game_controller/U344 no210 0
B 2 2398 11652
/ 0
A 2 2358 11620
/ 0
vss 2 2358 11867
/ 0
vdd 2 2358 11373
/ 0
Y 2 2438 11620
_I0/chip/game_controller/U495 no210 0
B 2 3718 13628
/ 0
A 2 3678 13596
/ 0
vss 2 3678 13843
/ 0
vdd 2 3678 13349
/ 0
Y 2 3758 13596
_I0/chip/game_controller/U539 no210 0
B 2 4158 10664
/ 0
A 2 4118 10632
/ 0
vss 2 4118 10879
/ 0
vdd 2 4118 10385
/ 0
Y 2 4198 10632
_I0/chip/game_controller/U573 no210 0
B 2 4438 19556
/ 0
A 2 4398 19524
/ 0
vss 2 4398 19771
/ 0
vdd 2 4398 19277
/ 0
Y 2 4478 19524
_I0/chip/game_controller/U590 no210 0
B 2 4718 17022
/ 0
A 2 4678 17054
/ 0
vss 2 4678 16807
/ 0
vdd 2 4678 17301
/ 0
Y 2 4758 17054
_I0/chip/game_controller/U506 no210 0
B 2 4358 15604
/ 0
A 2 4318 15572
/ 0
vss 2 4318 15819
/ 0
vdd 2 4318 15325
/ 0
Y 2 4398 15572
_I0/chip/game_controller/U413 no210 0
B 2 4798 16592
/ 0
A 2 4758 16560
/ 0
vss 2 4758 16807
/ 0
vdd 2 4758 16313
/ 0
Y 2 4838 16560
_I0/chip/game_controller/U372 no210 0
B 2 5078 15046
/ 0
A 2 5038 15078
/ 0
vss 2 5038 14831
/ 0
vdd 2 5038 15325
/ 0
Y 2 5118 15078
_I0/chip/game_controller/U549 no210 0
B 2 5398 14616
/ 0
A 2 5358 14584
/ 0
vss 2 5358 14831
/ 0
vdd 2 5358 14337
/ 0
Y 2 5438 14584
_I0/chip/game_controller/U414 no210 0
B 2 5238 14058
/ 0
A 2 5198 14090
/ 0
vss 2 5198 13843
/ 0
vdd 2 5198 14337
/ 0
Y 2 5278 14090
_I0/chip/game_controller/U356 no210 0
B 2 5798 13070
/ 0
A 2 5758 13102
/ 0
vss 2 5758 12855
/ 0
vdd 2 5758 13349
/ 0
Y 2 5838 13102
_I0/chip/game_controller/U432 no210 0
B 2 5558 12082
/ 0
A 2 5518 12114
/ 0
vss 2 5518 11867
/ 0
vdd 2 5518 12361
/ 0
Y 2 5598 12114
_I0/chip/game_controller/U428 no210 0
B 2 6038 12082
/ 0
A 2 5998 12114
/ 0
vss 2 5998 11867
/ 0
vdd 2 5998 12361
/ 0
Y 2 6078 12114
_I0/chip/game_controller/U366 no210 0
B 2 6878 14616
/ 0
A 2 6838 14584
/ 0
vss 2 6838 14831
/ 0
vdd 2 6838 14337
/ 0
Y 2 6918 14584
_I0/chip/game_controller/U550 no210 0
B 2 6438 14058
/ 0
A 2 6398 14090
/ 0
vss 2 6398 13843
/ 0
vdd 2 6398 14337
/ 0
Y 2 6478 14090
_I0/chip/game_controller/U409 no210 0
B 2 6278 15046
/ 0
A 2 6238 15078
/ 0
vss 2 6238 14831
/ 0
vdd 2 6238 15325
/ 0
Y 2 6318 15078
_I0/chip/game_controller/U581 no210 0
B 2 6078 14058
/ 0
A 2 6038 14090
/ 0
vss 2 6038 13843
/ 0
vdd 2 6038 14337
/ 0
Y 2 6118 14090
_I0/chip/game_controller/U333 no210 0
B 2 6118 13070
/ 0
A 2 6078 13102
/ 0
vss 2 6078 12855
/ 0
vdd 2 6078 13349
/ 0
Y 2 6158 13102
_I0/chip/game_controller/U493 no210 0
B 2 6478 10106
/ 0
A 2 6438 10138
/ 0
vss 2 6438 9891
/ 0
vdd 2 6438 10385
/ 0
Y 2 6518 10138
_I0/chip/game_controller/U334 no210 0
B 2 6478 10664
/ 0
A 2 6438 10632
/ 0
vss 2 6438 10879
/ 0
vdd 2 6438 10385
/ 0
Y 2 6518 10632
_I0/chip/game_controller/U412 no210 0
B 2 6518 9676
/ 0
A 2 6478 9644
/ 0
vss 2 6478 9891
/ 0
vdd 2 6478 9397
/ 0
Y 2 6558 9644
_I0/chip/game_controller/U586 no210 0
B 2 7278 12640
/ 0
A 2 7238 12608
/ 0
vss 2 7238 12855
/ 0
vdd 2 7238 12361
/ 0
Y 2 7318 12608
_I0/chip/game_controller/U593 no210 0
B 2 7478 13070
/ 0
A 2 7438 13102
/ 0
vss 2 7438 12855
/ 0
vdd 2 7438 13349
/ 0
Y 2 7518 13102
_I0/chip/game_controller/U325 no210 0
B 2 7198 13070
/ 0
A 2 7158 13102
/ 0
vss 2 7158 12855
/ 0
vdd 2 7158 13349
/ 0
Y 2 7238 13102
_I0/chip/game_controller/U411 no210 0
B 2 7118 9676
/ 0
A 2 7078 9644
/ 0
vss 2 7078 9891
/ 0
vdd 2 7078 9397
/ 0
Y 2 7158 9644
_I0/chip/game_controller/U401 no210 0
B 2 8518 15604
/ 0
A 2 8478 15572
/ 0
vss 2 8478 15819
/ 0
vdd 2 8478 15325
/ 0
Y 2 8558 15572
_I0/chip/game_controller/U503 no210 0
B 2 7158 15604
/ 0
A 2 7118 15572
/ 0
vss 2 7118 15819
/ 0
vdd 2 7118 15325
/ 0
Y 2 7198 15572
_I0/chip/game_controller/U504 no210 0
B 2 7598 15604
/ 0
A 2 7558 15572
/ 0
vss 2 7558 15819
/ 0
vdd 2 7558 15325
/ 0
Y 2 7638 15572
_I0/chip/game_controller/U361 no210 0
B 2 7878 10106
/ 0
A 2 7838 10138
/ 0
vss 2 7838 9891
/ 0
vdd 2 7838 10385
/ 0
Y 2 7918 10138
_I0/chip/game_controller/U365 no210 0
B 2 7598 8130
/ 0
A 2 7558 8162
/ 0
vss 2 7558 7915
/ 0
vdd 2 7558 8409
/ 0
Y 2 7638 8162
_I0/chip/game_controller/U588 no210 0
B 2 8958 19556
/ 0
A 2 8918 19524
/ 0
vss 2 8918 19771
/ 0
vdd 2 8918 19277
/ 0
Y 2 8998 19524
_I0/chip/game_controller/U553 no210 0
B 2 8438 18998
/ 0
A 2 8398 19030
/ 0
vss 2 8398 18783
/ 0
vdd 2 8398 19277
/ 0
Y 2 8478 19030
_I0/chip/game_controller/U370 no210 0
B 2 8118 8688
/ 0
A 2 8078 8656
/ 0
vss 2 8078 8903
/ 0
vdd 2 8078 8409
/ 0
Y 2 8158 8656
_I0/chip/game_controller/U407 no210 0
B 2 8398 9118
/ 0
A 2 8358 9150
/ 0
vss 2 8358 8903
/ 0
vdd 2 8358 9397
/ 0
Y 2 8438 9150
_I0/chip/game_controller/U406 no210 0
B 2 8398 9676
/ 0
A 2 8358 9644
/ 0
vss 2 8358 9891
/ 0
vdd 2 8358 9397
/ 0
Y 2 8438 9644
_I0/chip/game_controller/U542 no210 0
B 2 8798 18568
/ 0
A 2 8758 18536
/ 0
vss 2 8758 18783
/ 0
vdd 2 8758 18289
/ 0
Y 2 8838 18536
_I0/chip/game_controller/U578 no210 0
B 2 8918 17022
/ 0
A 2 8878 17054
/ 0
vss 2 8878 16807
/ 0
vdd 2 8878 17301
/ 0
Y 2 8958 17054
_I0/chip/game_controller/U475 no210 0
B 2 9158 15604
/ 0
A 2 9118 15572
/ 0
vss 2 9118 15819
/ 0
vdd 2 9118 15325
/ 0
Y 2 9198 15572
_I0/chip/game_controller/U543 no210 0
B 2 9998 15604
/ 0
A 2 9958 15572
/ 0
vss 2 9958 15819
/ 0
vdd 2 9958 15325
/ 0
Y 2 10038 15572
_I0/chip/game_controller/U329 no210 0
B 2 9438 13070
/ 0
A 2 9398 13102
/ 0
vss 2 9398 12855
/ 0
vdd 2 9398 13349
/ 0
Y 2 9478 13102
_I0/chip/game_controller/U322 no210 0
B 2 10078 16592
/ 0
A 2 10038 16560
/ 0
vss 2 10038 16807
/ 0
vdd 2 10038 16313
/ 0
Y 2 10118 16560
_I0/chip/game_controller/U446 no210 0
B 2 10198 12082
/ 0
A 2 10158 12114
/ 0
vss 2 10158 11867
/ 0
vdd 2 10158 12361
/ 0
Y 2 10238 12114
_I0/chip/game_controller/U519 no210 0
B 2 10758 19556
/ 0
A 2 10718 19524
/ 0
vss 2 10718 19771
/ 0
vdd 2 10718 19277
/ 0
Y 2 10798 19524
_I0/chip/game_controller/U369 no210 0
B 2 10958 16034
/ 0
A 2 10918 16066
/ 0
vss 2 10918 15819
/ 0
vdd 2 10918 16313
/ 0
Y 2 10998 16066
_I0/chip/game_controller/U447 no210 0
B 2 10718 15604
/ 0
A 2 10678 15572
/ 0
vss 2 10678 15819
/ 0
vdd 2 10678 15325
/ 0
Y 2 10758 15572
_I0/chip/game_controller/U327 no210 0
B 2 10718 12082
/ 0
A 2 10678 12114
/ 0
vss 2 10678 11867
/ 0
vdd 2 10678 12361
/ 0
Y 2 10758 12114
_I0/chip/game_controller/U324 no210 0
B 2 10718 12640
/ 0
A 2 10678 12608
/ 0
vss 2 10678 12855
/ 0
vdd 2 10678 12361
/ 0
Y 2 10758 12608
_I0/chip/game_controller/U368 no210 0
B 2 11038 11094
/ 0
A 2 10998 11126
/ 0
vss 2 10998 10879
/ 0
vdd 2 10998 11373
/ 0
Y 2 11078 11126
_I0/chip/game_controller/U339 no210 0
B 2 10958 8688
/ 0
A 2 10918 8656
/ 0
vss 2 10918 8903
/ 0
vdd 2 10918 8409
/ 0
Y 2 10998 8656
_I0/chip/game_controller/U326 no210 0
B 2 11878 18568
/ 0
A 2 11838 18536
/ 0
vss 2 11838 18783
/ 0
vdd 2 11838 18289
/ 0
Y 2 11918 18536
_I0/chip/game_controller/U323 no210 0
B 2 11398 19556
/ 0
A 2 11358 19524
/ 0
vss 2 11358 19771
/ 0
vdd 2 11358 19277
/ 0
Y 2 11438 19524
_I0/chip/game_controller/U353 no210 0
B 2 11718 15604
/ 0
A 2 11678 15572
/ 0
vss 2 11678 15819
/ 0
vdd 2 11678 15325
/ 0
Y 2 11758 15572
_I0/chip/game_controller/U351 no210 0
B 2 11758 10664
/ 0
A 2 11718 10632
/ 0
vss 2 11718 10879
/ 0
vdd 2 11718 10385
/ 0
Y 2 11798 10632
_I0/chip/game_controller/U394 no210 0
B 2 11838 11094
/ 0
A 2 11798 11126
/ 0
vss 2 11798 10879
/ 0
vdd 2 11798 11373
/ 0
Y 2 11878 11126
_I0/chip/game_controller/U354 no210 0
B 2 12158 18568
/ 0
A 2 12118 18536
/ 0
vss 2 12118 18783
/ 0
vdd 2 12118 18289
/ 0
Y 2 12198 18536
_I0/chip/game_controller/U395 no210 0
B 2 12078 12082
/ 0
A 2 12038 12114
/ 0
vss 2 12038 11867
/ 0
vdd 2 12038 12361
/ 0
Y 2 12118 12114
_I0/chip/game_controller/move_pm/U95 no210 0
B 2 7398 17580
/ 0
A 2 7358 17548
/ 0
vss 2 7358 17795
/ 0
vdd 2 7358 17301
/ 0
Y 2 7438 17548
_I0/chip/game_controller/move_pm/U77 no210 0
B 2 7398 17022
/ 0
A 2 7358 17054
/ 0
vss 2 7358 16807
/ 0
vdd 2 7358 17301
/ 0
Y 2 7438 17054
_I0/chip/game_controller/move_pm/U84 no210 0
B 2 6918 19556
/ 0
A 2 6878 19524
/ 0
vss 2 6878 19771
/ 0
vdd 2 6878 19277
/ 0
Y 2 6958 19524
_I0/chip/game_controller/move_pm/U102 no210 0
B 2 6278 18998
/ 0
A 2 6238 19030
/ 0
vss 2 6238 18783
/ 0
vdd 2 6238 19277
/ 0
Y 2 6318 19030
_I0/chip/game_controller/move_pm/U69 no210 0
B 2 6078 17022
/ 0
A 2 6038 17054
/ 0
vss 2 6038 16807
/ 0
vdd 2 6038 17301
/ 0
Y 2 6118 17054
_I0/chip/game_controller/move_pm/U85 no210 0
B 2 6078 19556
/ 0
A 2 6038 19524
/ 0
vss 2 6038 19771
/ 0
vdd 2 6038 19277
/ 0
Y 2 6118 19524
_I0/chip/game_controller/move_pm/U87 no210 0
B 2 6198 19556
/ 0
A 2 6158 19524
/ 0
vss 2 6158 19771
/ 0
vdd 2 6158 19277
/ 0
Y 2 6238 19524
_I0/chip/game_controller/move_pm/U88 no210 0
B 2 5998 18568
/ 0
A 2 5958 18536
/ 0
vss 2 5958 18783
/ 0
vdd 2 5958 18289
/ 0
Y 2 6038 18536
_I0/chip/game_controller/move_pm/U135 no210 0
B 2 5838 19556
/ 0
A 2 5798 19524
/ 0
vss 2 5798 19771
/ 0
vdd 2 5798 19277
/ 0
Y 2 5878 19524
_I0/chip/game_controller/move_pm/U72 no210 0
B 2 5598 17580
/ 0
A 2 5558 17548
/ 0
vss 2 5558 17795
/ 0
vdd 2 5558 17301
/ 0
Y 2 5638 17548
_I0/chip/game_controller/move_pm/U71 no210 0
B 2 5598 17022
/ 0
A 2 5558 17054
/ 0
vss 2 5558 16807
/ 0
vdd 2 5558 17301
/ 0
Y 2 5638 17054
_I0/chip/game_controller/move_pm/U74 no210 0
B 2 5598 19556
/ 0
A 2 5558 19524
/ 0
vss 2 5558 19771
/ 0
vdd 2 5558 19277
/ 0
Y 2 5638 19524
_I0/chip/game_controller/move_pm/U73 no210 0
B 2 5598 18998
/ 0
A 2 5558 19030
/ 0
vss 2 5558 18783
/ 0
vdd 2 5558 19277
/ 0
Y 2 5638 19030
_I0/chip/game_controller/move_pm/U123 no210 0
B 2 5718 19556
/ 0
A 2 5678 19524
/ 0
vss 2 5678 19771
/ 0
vdd 2 5678 19277
/ 0
Y 2 5758 19524
_I0/chip/game_controller/move_pm/U122 no210 0
B 2 5758 18998
/ 0
A 2 5718 19030
/ 0
vss 2 5718 18783
/ 0
vdd 2 5718 19277
/ 0
Y 2 5798 19030
_I0/chip/game_controller/calc_pm/U63 no210 0
B 2 1678 18010
/ 0
A 2 1638 18042
/ 0
vss 2 1638 17795
/ 0
vdd 2 1638 18289
/ 0
Y 2 1718 18042
_I0/chip/game_controller/calc_pm/U72 no210 0
B 2 1558 18010
/ 0
A 2 1518 18042
/ 0
vss 2 1518 17795
/ 0
vdd 2 1518 18289
/ 0
Y 2 1598 18042
_I0/chip/game_controller/calc_pm/U79 no210 0
B 2 2118 18010
/ 0
A 2 2078 18042
/ 0
vss 2 2078 17795
/ 0
vdd 2 2078 18289
/ 0
Y 2 2158 18042
_I0/chip/game_controller/calc_pm/U108 no210 0
B 2 2678 18010
/ 0
A 2 2638 18042
/ 0
vss 2 2638 17795
/ 0
vdd 2 2638 18289
/ 0
Y 2 2718 18042
_I0/chip/game_controller/calc_pm/U87 no210 0
B 2 3638 18998
/ 0
A 2 3598 19030
/ 0
vss 2 3598 18783
/ 0
vdd 2 3598 19277
/ 0
Y 2 3678 19030
_I0/chip/game_controller/calc_pm/U105 no210 0
B 2 3798 19556
/ 0
A 2 3758 19524
/ 0
vss 2 3758 19771
/ 0
vdd 2 3758 19277
/ 0
Y 2 3838 19524
_I0/chip/lookup_table/U89 no210 0
B 2 15838 1772
/ 0
A 2 15798 1740
/ 0
vss 2 15798 1987
/ 0
vdd 2 15798 1493
/ 0
Y 2 15878 1740
_I0/chip/lookup_table/U93 no210 0
B 2 15998 784
/ 0
A 2 15958 752
/ 0
vss 2 15958 999
/ 0
vdd 2 15958 505
/ 0
Y 2 16038 752
_I0/chip/lookup_table/U94 no210 0
B 2 15758 226
/ 0
A 2 15718 258
/ 0
vss 2 15718 11
/ 0
vdd 2 15718 505
/ 0
Y 2 15798 258
_I0/chip/lookup_table/U90 no210 0
B 2 15198 1214
/ 0
A 2 15158 1246
/ 0
vss 2 15158 999
/ 0
vdd 2 15158 1493
/ 0
Y 2 15238 1246
_I0/chip/lookup_table/U80 no210 0
B 2 15158 226
/ 0
A 2 15118 258
/ 0
vss 2 15118 11
/ 0
vdd 2 15118 505
/ 0
Y 2 15198 258
_I0/chip/lookup_table/U88 no210 0
B 2 14398 1214
/ 0
A 2 14358 1246
/ 0
vss 2 14358 999
/ 0
vdd 2 14358 1493
/ 0
Y 2 14438 1246
_I0/chip/lookup_table/U92 no210 0
B 2 13838 2202
/ 0
A 2 13798 2234
/ 0
vss 2 13798 1987
/ 0
vdd 2 13798 2481
/ 0
Y 2 13878 2234
_I0/chip/lookup_table/U91 no210 0
B 2 13438 1772
/ 0
A 2 13398 1740
/ 0
vss 2 13398 1987
/ 0
vdd 2 13398 1493
/ 0
Y 2 13478 1740
_I0/chip/lookup_table/U149 no210 0
B 2 13758 1772
/ 0
A 2 13718 1740
/ 0
vss 2 13718 1987
/ 0
vdd 2 13718 1493
/ 0
Y 2 13798 1740
_I0/chip/lookup_table/lbl_adder_y/U45 no210 0
B 2 14838 1772
/ 0
A 2 14798 1740
/ 0
vss 2 14798 1987
/ 0
vdd 2 14798 1493
/ 0
Y 2 14878 1740
_I0/chip/draw_erase_piece/U77 no210 0
B 2 11678 6712
/ 0
A 2 11638 6680
/ 0
vss 2 11638 6927
/ 0
vdd 2 11638 6433
/ 0
Y 2 11718 6680
_I0/chip/draw_erase_piece/U56 no210 0
B 2 12798 4178
/ 0
A 2 12758 4210
/ 0
vss 2 12758 3963
/ 0
vdd 2 12758 4457
/ 0
Y 2 12838 4210
_I0/chip/draw_erase_piece/U80 no210 0
B 2 12638 6712
/ 0
A 2 12598 6680
/ 0
vss 2 12598 6927
/ 0
vdd 2 12598 6433
/ 0
Y 2 12678 6680
_I0/chip/draw_erase_piece/U81 no210 0
B 2 12958 5724
/ 0
A 2 12918 5692
/ 0
vss 2 12918 5939
/ 0
vdd 2 12918 5445
/ 0
Y 2 12998 5692
_I0/chip/clear_shift/shift/counter_7_bit/U59 no210 0
B 2 3078 2202
/ 0
A 2 3038 2234
/ 0
vss 2 3038 1987
/ 0
vdd 2 3038 2481
/ 0
Y 2 3118 2234
_I0/chip/clear_shift/shift/counter_7_bit/U58 no210 0
B 2 1598 3190
/ 0
A 2 1558 3222
/ 0
vss 2 1558 2975
/ 0
vdd 2 1558 3469
/ 0
Y 2 1638 3222
_I0/chip/clear_shift/shift/counter_7_bit/U73 no210 0
B 2 2518 3748
/ 0
A 2 2478 3716
/ 0
vss 2 2478 3963
/ 0
vdd 2 2478 3469
/ 0
Y 2 2558 3716
_I0/chip/clear_shift/shift/counter_7_bit/U68 no210 0
B 2 2678 3190
/ 0
A 2 2638 3222
/ 0
vss 2 2638 2975
/ 0
vdd 2 2638 3469
/ 0
Y 2 2718 3222
_I0/chip/clear_shift/shift/counter_7_bit/U70 no210 0
B 2 2478 2202
/ 0
A 2 2438 2234
/ 0
vss 2 2438 1987
/ 0
vdd 2 2438 2481
/ 0
Y 2 2518 2234
_I0/chip/clear_shift/shift/counter_7_bit/U71 no210 0
B 2 2518 1214
/ 0
A 2 2478 1246
/ 0
vss 2 2478 999
/ 0
vdd 2 2478 1493
/ 0
Y 2 2558 1246
_I0/chip/clear_shift/shift/counter_7_bit/U46 no210 0
B 2 2878 3748
/ 0
A 2 2838 3716
/ 0
vss 2 2838 3963
/ 0
vdd 2 2838 3469
/ 0
Y 2 2918 3716
_I0/chip/clear_shift/shift/counter_7_bit/U72 no210 0
B 2 2878 1772
/ 0
A 2 2838 1740
/ 0
vss 2 2838 1987
/ 0
vdd 2 2838 1493
/ 0
Y 2 2918 1740
_I0/chip/clear_shift/shift/counter_7_bit/U45 no210 0
B 2 1878 1772
/ 0
A 2 1838 1740
/ 0
vss 2 1838 1987
/ 0
vdd 2 1838 1493
/ 0
Y 2 1918 1740
_I0/chip/clear_shift/shift/counter_7_bit/U66 no210 0
B 2 3078 3748
/ 0
A 2 3038 3716
/ 0
vss 2 3038 3963
/ 0
vdd 2 3038 3469
/ 0
Y 2 3118 3716
_I0/chip/clear_shift/shift/adder_7_bit/U13 no210 0
B 2 5598 1214
/ 0
A 2 5558 1246
/ 0
vss 2 5558 999
/ 0
vdd 2 5558 1493
/ 0
Y 2 5638 1246
_I0/chip/clear_shift/shift/adder_7_bit/U8 no210 0
B 2 5798 1214
/ 0
A 2 5758 1246
/ 0
vss 2 5758 999
/ 0
vdd 2 5758 1493
/ 0
Y 2 5838 1246
_I0/chip/clear_shift/shift/comb/U42 no210 0
B 2 3678 3190
/ 0
A 2 3638 3222
/ 0
vss 2 3638 2975
/ 0
vdd 2 3638 3469
/ 0
Y 2 3718 3222
_I0/chip/clear_shift/shift/comb/U69 no210 0
B 2 3878 3190
/ 0
A 2 3838 3222
/ 0
vss 2 3838 2975
/ 0
vdd 2 3838 3469
/ 0
Y 2 3918 3222
_I0/chip/clear_shift/shift/comb/U44 no210 0
B 2 4358 2202
/ 0
A 2 4318 2234
/ 0
vss 2 4318 1987
/ 0
vdd 2 4318 2481
/ 0
Y 2 4398 2234
_I0/chip/clear_shift/shift/comb/U72 no210 0
B 2 4358 2760
/ 0
A 2 4318 2728
/ 0
vss 2 4318 2975
/ 0
vdd 2 4318 2481
/ 0
Y 2 4398 2728
_I0/chip/clear_shift/shift/comb/U61 no210 0
B 2 4558 2202
/ 0
A 2 4518 2234
/ 0
vss 2 4518 1987
/ 0
vdd 2 4518 2481
/ 0
Y 2 4598 2234
_I0/chip/clear_shift/shift/comb/U56 no210 0
B 2 4758 2202
/ 0
A 2 4718 2234
/ 0
vss 2 4718 1987
/ 0
vdd 2 4718 2481
/ 0
Y 2 4798 2234
_I0/chip/clear_shift/shift/comb/U53 no210 0
B 2 4758 2760
/ 0
A 2 4718 2728
/ 0
vss 2 4718 2975
/ 0
vdd 2 4718 2481
/ 0
Y 2 4798 2728
_I0/chip/clear_shift/comb/U66 no210 0
B 2 7678 3748
/ 0
A 2 7638 3716
/ 0
vss 2 7638 3963
/ 0
vdd 2 7638 3469
/ 0
Y 2 7718 3716
_I0/chip/clear_shift/comb/U67 no210 0
B 2 7958 3748
/ 0
A 2 7918 3716
/ 0
vss 2 7918 3963
/ 0
vdd 2 7918 3469
/ 0
Y 2 7998 3716
_I0/chip/clear_shift/comb/U68 no210 0
B 2 7838 3748
/ 0
A 2 7798 3716
/ 0
vss 2 7798 3963
/ 0
vdd 2 7798 3469
/ 0
Y 2 7878 3716
_I0/chip/clear_shift/comb/U82 no210 0
B 2 8078 2760
/ 0
A 2 8038 2728
/ 0
vss 2 8038 2975
/ 0
vdd 2 8038 2481
/ 0
Y 2 8118 2728
_I0/chip/clear_shift/comb/U75 no210 0
B 2 8078 3748
/ 0
A 2 8038 3716
/ 0
vss 2 8038 3963
/ 0
vdd 2 8038 3469
/ 0
Y 2 8118 3716
_I0/chip/clear_shift/comb/U92 no210 0
B 2 8278 2760
/ 0
A 2 8238 2728
/ 0
vss 2 8238 2975
/ 0
vdd 2 8238 2481
/ 0
Y 2 8318 2728
_I0/chip/clear_shift/comb/U102 no210 0
B 2 8278 3190
/ 0
A 2 8238 3222
/ 0
vss 2 8238 2975
/ 0
vdd 2 8238 3469
/ 0
Y 2 8318 3222
_I0/chip/clear_shift/comb/U108 no210 0
B 2 8638 2760
/ 0
A 2 8598 2728
/ 0
vss 2 8598 2975
/ 0
vdd 2 8598 2481
/ 0
Y 2 8678 2728
_I0/chip/clear_shift/comb/U89 no210 0
B 2 8998 3748
/ 0
A 2 8958 3716
/ 0
vss 2 8958 3963
/ 0
vdd 2 8958 3469
/ 0
Y 2 9038 3716
_I0/chip/clear_shift/comb/U71 no210 0
B 2 9638 2760
/ 0
A 2 9598 2728
/ 0
vss 2 9598 2975
/ 0
vdd 2 9598 2481
/ 0
Y 2 9678 2728
_I0/chip/clear_shift/comb/U70 no210 0
B 2 9638 2202
/ 0
A 2 9598 2234
/ 0
vss 2 9598 1987
/ 0
vdd 2 9598 2481
/ 0
Y 2 9678 2234
_I0/chip/clear_shift/counter_7_bit/U37 no210 0
B 2 8438 1772
/ 0
A 2 8398 1740
/ 0
vss 2 8398 1987
/ 0
vdd 2 8398 1493
/ 0
Y 2 8478 1740
_I0/chip/clear_shift/counter_7_bit/U28 no210 0
B 2 8638 1214
/ 0
A 2 8598 1246
/ 0
vss 2 8598 999
/ 0
vdd 2 8598 1493
/ 0
Y 2 8678 1246
_I0/chip/clear_shift/counter_7_bit/U39 no210 0
B 2 8158 1214
/ 0
A 2 8118 1246
/ 0
vss 2 8118 999
/ 0
vdd 2 8118 1493
/ 0
Y 2 8198 1246
_I0/chip/switch_debounce/U72 no210 0
B 2 478 5724
/ 0
A 2 438 5692
/ 0
vss 2 438 5939
/ 0
vdd 2 438 5445
/ 0
Y 2 518 5692
_I0/chip/switch_debounce/U57 no210 0
B 2 478 6712
/ 0
A 2 438 6680
/ 0
vss 2 438 6927
/ 0
vdd 2 438 6433
/ 0
Y 2 518 6680
_I0/chip/switch_debounce/U56 no210 0
B 2 558 7142
/ 0
A 2 518 7174
/ 0
vss 2 518 6927
/ 0
vdd 2 518 7421
/ 0
Y 2 598 7174
_I0/chip/switch_debounce/U53 no210 0
B 2 918 7700
/ 0
A 2 878 7668
/ 0
vss 2 878 7915
/ 0
vdd 2 878 7421
/ 0
Y 2 958 7668
_I0/chip/switch_debounce/U92 no210 0
B 2 1318 6712
/ 0
A 2 1278 6680
/ 0
vss 2 1278 6927
/ 0
vdd 2 1278 6433
/ 0
Y 2 1358 6680
_I0/chip/switch_debounce/U61 no210 0
B 2 1398 7142
/ 0
A 2 1358 7174
/ 0
vss 2 1358 6927
/ 0
vdd 2 1358 7421
/ 0
Y 2 1438 7174
_I0/chip/switch_debounce/U63 no210 0
B 2 1638 7700
/ 0
A 2 1598 7668
/ 0
vss 2 1598 7915
/ 0
vdd 2 1598 7421
/ 0
Y 2 1678 7668
_I0/chip/switch_debounce/U59 no210 0
B 2 2238 7142
/ 0
A 2 2198 7174
/ 0
vss 2 2198 6927
/ 0
vdd 2 2198 7421
/ 0
Y 2 2278 7174
_I0/chip/switch_debounce/U60 no210 0
B 2 2238 7700
/ 0
A 2 2198 7668
/ 0
vss 2 2198 7915
/ 0
vdd 2 2198 7421
/ 0
Y 2 2278 7668
_I0/chip/switch_debounce/U64 no210 0
B 2 2478 7142
/ 0
A 2 2438 7174
/ 0
vss 2 2438 6927
/ 0
vdd 2 2438 7421
/ 0
Y 2 2518 7174
_I0/chip/switch_debounce/U62 no210 0
B 2 2078 7700
/ 0
A 2 2038 7668
/ 0
vss 2 2038 7915
/ 0
vdd 2 2038 7421
/ 0
Y 2 2118 7668
_I0/chip/switch_debounce/U68 no210 0
B 2 2078 7142
/ 0
A 2 2038 7174
/ 0
vss 2 2038 6927
/ 0
vdd 2 2038 7421
/ 0
Y 2 2118 7174
_I0/chip/switch_debounce/U73 no210 0
B 2 3518 5724
/ 0
A 2 3478 5692
/ 0
vss 2 3478 5939
/ 0
vdd 2 3478 5445
/ 0
Y 2 3558 5692
_I0/chip/switch_debounce/U80 no210 0
B 2 3278 7700
/ 0
A 2 3238 7668
/ 0
vss 2 3238 7915
/ 0
vdd 2 3238 7421
/ 0
Y 2 3318 7668
_I0/chip/switch_debounce/U83 no210 0
B 2 3478 7700
/ 0
A 2 3438 7668
/ 0
vss 2 3438 7915
/ 0
vdd 2 3438 7421
/ 0
Y 2 3518 7668
_I0/chip/keep_score/L2/U26 no210 0
B 2 14478 12082
/ 0
A 2 14438 12114
/ 0
vss 2 14438 11867
/ 0
vdd 2 14438 12361
/ 0
Y 2 14518 12114
_I0/chip/keep_score/L2/U29 no210 0
B 2 14878 12082
/ 0
A 2 14838 12114
/ 0
vss 2 14838 11867
/ 0
vdd 2 14838 12361
/ 0
Y 2 14918 12114
_I0/chip/keep_score/L2/U19 no210 0
B 2 15278 12082
/ 0
A 2 15238 12114
/ 0
vss 2 15238 11867
/ 0
vdd 2 15238 12361
/ 0
Y 2 15318 12114
_I0/chip/keep_score/L2/U21 no210 0
B 2 15558 12082
/ 0
A 2 15518 12114
/ 0
vss 2 15518 11867
/ 0
vdd 2 15518 12361
/ 0
Y 2 15598 12114
_I0/chip/keep_score/L2/U23 no210 0
B 2 15678 12082
/ 0
A 2 15638 12114
/ 0
vss 2 15638 11867
/ 0
vdd 2 15638 12361
/ 0
Y 2 15718 12114
_I0/chip/keep_score/L1/U29 no210 0
B 2 15118 10664
/ 0
A 2 15078 10632
/ 0
vss 2 15078 10879
/ 0
vdd 2 15078 10385
/ 0
Y 2 15158 10632
_I0/chip/keep_score/L1/U40 no210 0
B 2 15598 11094
/ 0
A 2 15558 11126
/ 0
vss 2 15558 10879
/ 0
vdd 2 15558 11373
/ 0
Y 2 15638 11126
_I0/chip/keep_score/L1/U44 no210 0
B 2 13918 11652
/ 0
A 2 13878 11620
/ 0
vss 2 13878 11867
/ 0
vdd 2 13878 11373
/ 0
Y 2 13958 11620
_I0/chip/video_ram_fix/U8 no210 0
B 2 18758 9676
/ 0
A 2 18718 9644
/ 0
vss 2 18718 9891
/ 0
vdd 2 18718 9397
/ 0
Y 2 18798 9644
_I0/chip/fall_timer/U54 no210 0
B 2 14238 18010
/ 0
A 2 14198 18042
/ 0
vss 2 14198 17795
/ 0
vdd 2 14198 18289
/ 0
Y 2 14278 18042
_I0/chip/fall_timer/U51 no210 0
B 2 13758 18568
/ 0
A 2 13718 18536
/ 0
vss 2 13718 18783
/ 0
vdd 2 13718 18289
/ 0
Y 2 13798 18536
_I0/chip/fall_timer/U49 no210 0
B 2 15878 16592
/ 0
A 2 15838 16560
/ 0
vss 2 15838 16807
/ 0
vdd 2 15838 16313
/ 0
Y 2 15918 16560
_I0/chip/fall_timer/donecheck/U12 no210 0
B 2 15158 16034
/ 0
A 2 15118 16066
/ 0
vss 2 15118 15819
/ 0
vdd 2 15118 16313
/ 0
Y 2 15198 16066
_I0/chip/fall_timer/donecheck/U15 no210 0
B 2 15798 16034
/ 0
A 2 15758 16066
/ 0
vss 2 15758 15819
/ 0
vdd 2 15758 16313
/ 0
Y 2 15838 16066
_I0/chip/fall_timer/donecheck/U17 no210 0
B 2 15918 16034
/ 0
A 2 15878 16066
/ 0
vss 2 15878 15819
/ 0
vdd 2 15878 16313
/ 0
Y 2 15958 16066
_I0/chip/fall_timer/counter/U22 no210 0
B 2 13718 17580
/ 0
A 2 13678 17548
/ 0
vss 2 13678 17795
/ 0
vdd 2 13678 17301
/ 0
Y 2 13758 17548
_I0/chip/fall_timer/counter/U26 no210 0
B 2 14198 16592
/ 0
A 2 14158 16560
/ 0
vss 2 14158 16807
/ 0
vdd 2 14158 16313
/ 0
Y 2 14238 16560
_I0/chip/fall_timer/counter/U30 no210 0
B 2 14038 17580
/ 0
A 2 13998 17548
/ 0
vss 2 13998 17795
/ 0
vdd 2 13998 17301
/ 0
Y 2 14078 17548
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U30 no210 0
B 2 29278 8130
/ 0
A 2 29238 8162
/ 0
vss 2 29238 7915
/ 0
vdd 2 29238 8409
/ 0
Y 2 29318 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U30 no210 0
B 2 33198 8130
/ 0
A 2 33158 8162
/ 0
vss 2 33158 7915
/ 0
vdd 2 33158 8409
/ 0
Y 2 33238 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U30 no210 0
B 2 37118 8130
/ 0
A 2 37078 8162
/ 0
vss 2 37078 7915
/ 0
vdd 2 37078 8409
/ 0
Y 2 37158 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U30 no210 0
B 2 25358 8130
/ 0
A 2 25318 8162
/ 0
vss 2 25318 7915
/ 0
vdd 2 25318 8409
/ 0
Y 2 25398 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U30 no210 0
B 2 21438 8130
/ 0
A 2 21398 8162
/ 0
vss 2 21398 7915
/ 0
vdd 2 21398 8409
/ 0
Y 2 21478 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U30 no210 0
B 2 29278 9118
/ 0
A 2 29238 9150
/ 0
vss 2 29238 8903
/ 0
vdd 2 29238 9397
/ 0
Y 2 29318 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U30 no210 0
B 2 33198 9118
/ 0
A 2 33158 9150
/ 0
vss 2 33158 8903
/ 0
vdd 2 33158 9397
/ 0
Y 2 33238 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U30 no210 0
B 2 37118 9118
/ 0
A 2 37078 9150
/ 0
vss 2 37078 8903
/ 0
vdd 2 37078 9397
/ 0
Y 2 37158 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U30 no210 0
B 2 25358 9118
/ 0
A 2 25318 9150
/ 0
vss 2 25318 8903
/ 0
vdd 2 25318 9397
/ 0
Y 2 25398 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U30 no210 0
B 2 21438 9118
/ 0
A 2 21398 9150
/ 0
vss 2 21398 8903
/ 0
vdd 2 21398 9397
/ 0
Y 2 21478 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U17 no210 0
B 2 29158 8130
/ 0
A 2 29118 8162
/ 0
vss 2 29118 7915
/ 0
vdd 2 29118 8409
/ 0
Y 2 29198 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U17 no210 0
B 2 33078 8130
/ 0
A 2 33038 8162
/ 0
vss 2 33038 7915
/ 0
vdd 2 33038 8409
/ 0
Y 2 33118 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U17 no210 0
B 2 36998 8130
/ 0
A 2 36958 8162
/ 0
vss 2 36958 7915
/ 0
vdd 2 36958 8409
/ 0
Y 2 37038 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U17 no210 0
B 2 25238 8130
/ 0
A 2 25198 8162
/ 0
vss 2 25198 7915
/ 0
vdd 2 25198 8409
/ 0
Y 2 25278 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U17 no210 0
B 2 21318 8130
/ 0
A 2 21278 8162
/ 0
vss 2 21278 7915
/ 0
vdd 2 21278 8409
/ 0
Y 2 21358 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U17 no210 0
B 2 29158 9118
/ 0
A 2 29118 9150
/ 0
vss 2 29118 8903
/ 0
vdd 2 29118 9397
/ 0
Y 2 29198 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U17 no210 0
B 2 33078 9118
/ 0
A 2 33038 9150
/ 0
vss 2 33038 8903
/ 0
vdd 2 33038 9397
/ 0
Y 2 33118 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U17 no210 0
B 2 36998 9118
/ 0
A 2 36958 9150
/ 0
vss 2 36958 8903
/ 0
vdd 2 36958 9397
/ 0
Y 2 37038 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U17 no210 0
B 2 25238 9118
/ 0
A 2 25198 9150
/ 0
vss 2 25198 8903
/ 0
vdd 2 25198 9397
/ 0
Y 2 25278 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U17 no210 0
B 2 21318 9118
/ 0
A 2 21278 9150
/ 0
vss 2 21278 8903
/ 0
vdd 2 21278 9397
/ 0
Y 2 21358 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U18 no210 0
B 2 29678 8130
/ 0
A 2 29638 8162
/ 0
vss 2 29638 7915
/ 0
vdd 2 29638 8409
/ 0
Y 2 29718 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U18 no210 0
B 2 33598 8130
/ 0
A 2 33558 8162
/ 0
vss 2 33558 7915
/ 0
vdd 2 33558 8409
/ 0
Y 2 33638 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U18 no210 0
B 2 37518 8130
/ 0
A 2 37478 8162
/ 0
vss 2 37478 7915
/ 0
vdd 2 37478 8409
/ 0
Y 2 37558 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U18 no210 0
B 2 25758 8130
/ 0
A 2 25718 8162
/ 0
vss 2 25718 7915
/ 0
vdd 2 25718 8409
/ 0
Y 2 25798 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U18 no210 0
B 2 21838 8130
/ 0
A 2 21798 8162
/ 0
vss 2 21798 7915
/ 0
vdd 2 21798 8409
/ 0
Y 2 21878 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U18 no210 0
B 2 29678 9118
/ 0
A 2 29638 9150
/ 0
vss 2 29638 8903
/ 0
vdd 2 29638 9397
/ 0
Y 2 29718 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U18 no210 0
B 2 33598 9118
/ 0
A 2 33558 9150
/ 0
vss 2 33558 8903
/ 0
vdd 2 33558 9397
/ 0
Y 2 33638 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U18 no210 0
B 2 37518 9118
/ 0
A 2 37478 9150
/ 0
vss 2 37478 8903
/ 0
vdd 2 37478 9397
/ 0
Y 2 37558 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U18 no210 0
B 2 25758 9118
/ 0
A 2 25718 9150
/ 0
vss 2 25718 8903
/ 0
vdd 2 25718 9397
/ 0
Y 2 25798 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U18 no210 0
B 2 21838 9118
/ 0
A 2 21798 9150
/ 0
vss 2 21798 8903
/ 0
vdd 2 21798 9397
/ 0
Y 2 21878 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U19 no210 0
B 2 29558 8130
/ 0
A 2 29518 8162
/ 0
vss 2 29518 7915
/ 0
vdd 2 29518 8409
/ 0
Y 2 29598 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U19 no210 0
B 2 33478 8130
/ 0
A 2 33438 8162
/ 0
vss 2 33438 7915
/ 0
vdd 2 33438 8409
/ 0
Y 2 33518 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U19 no210 0
B 2 37398 8130
/ 0
A 2 37358 8162
/ 0
vss 2 37358 7915
/ 0
vdd 2 37358 8409
/ 0
Y 2 37438 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U19 no210 0
B 2 25638 8130
/ 0
A 2 25598 8162
/ 0
vss 2 25598 7915
/ 0
vdd 2 25598 8409
/ 0
Y 2 25678 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U19 no210 0
B 2 21718 8130
/ 0
A 2 21678 8162
/ 0
vss 2 21678 7915
/ 0
vdd 2 21678 8409
/ 0
Y 2 21758 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U19 no210 0
B 2 29558 9118
/ 0
A 2 29518 9150
/ 0
vss 2 29518 8903
/ 0
vdd 2 29518 9397
/ 0
Y 2 29598 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U19 no210 0
B 2 33478 9118
/ 0
A 2 33438 9150
/ 0
vss 2 33438 8903
/ 0
vdd 2 33438 9397
/ 0
Y 2 33518 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U19 no210 0
B 2 37398 9118
/ 0
A 2 37358 9150
/ 0
vss 2 37358 8903
/ 0
vdd 2 37358 9397
/ 0
Y 2 37438 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U19 no210 0
B 2 25638 9118
/ 0
A 2 25598 9150
/ 0
vss 2 25598 8903
/ 0
vdd 2 25598 9397
/ 0
Y 2 25678 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U19 no210 0
B 2 21718 9118
/ 0
A 2 21678 9150
/ 0
vss 2 21678 8903
/ 0
vdd 2 21678 9397
/ 0
Y 2 21758 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U28 no210 0
B 2 30158 8130
/ 0
A 2 30118 8162
/ 0
vss 2 30118 7915
/ 0
vdd 2 30118 8409
/ 0
Y 2 30198 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U28 no210 0
B 2 34078 8130
/ 0
A 2 34038 8162
/ 0
vss 2 34038 7915
/ 0
vdd 2 34038 8409
/ 0
Y 2 34118 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U28 no210 0
B 2 37998 8130
/ 0
A 2 37958 8162
/ 0
vss 2 37958 7915
/ 0
vdd 2 37958 8409
/ 0
Y 2 38038 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U28 no210 0
B 2 26238 8130
/ 0
A 2 26198 8162
/ 0
vss 2 26198 7915
/ 0
vdd 2 26198 8409
/ 0
Y 2 26278 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U28 no210 0
B 2 22318 8130
/ 0
A 2 22278 8162
/ 0
vss 2 22278 7915
/ 0
vdd 2 22278 8409
/ 0
Y 2 22358 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U28 no210 0
B 2 30158 9118
/ 0
A 2 30118 9150
/ 0
vss 2 30118 8903
/ 0
vdd 2 30118 9397
/ 0
Y 2 30198 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U28 no210 0
B 2 34078 9118
/ 0
A 2 34038 9150
/ 0
vss 2 34038 8903
/ 0
vdd 2 34038 9397
/ 0
Y 2 34118 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U28 no210 0
B 2 37998 9118
/ 0
A 2 37958 9150
/ 0
vss 2 37958 8903
/ 0
vdd 2 37958 9397
/ 0
Y 2 38038 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U28 no210 0
B 2 26238 9118
/ 0
A 2 26198 9150
/ 0
vss 2 26198 8903
/ 0
vdd 2 26198 9397
/ 0
Y 2 26278 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U28 no210 0
B 2 22318 9118
/ 0
A 2 22278 9150
/ 0
vss 2 22278 8903
/ 0
vdd 2 22278 9397
/ 0
Y 2 22358 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U21 no210 0
B 2 30558 8130
/ 0
A 2 30518 8162
/ 0
vss 2 30518 7915
/ 0
vdd 2 30518 8409
/ 0
Y 2 30598 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U21 no210 0
B 2 34478 8130
/ 0
A 2 34438 8162
/ 0
vss 2 34438 7915
/ 0
vdd 2 34438 8409
/ 0
Y 2 34518 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U21 no210 0
B 2 38398 8130
/ 0
A 2 38358 8162
/ 0
vss 2 38358 7915
/ 0
vdd 2 38358 8409
/ 0
Y 2 38438 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U21 no210 0
B 2 26638 8130
/ 0
A 2 26598 8162
/ 0
vss 2 26598 7915
/ 0
vdd 2 26598 8409
/ 0
Y 2 26678 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U21 no210 0
B 2 22718 8130
/ 0
A 2 22678 8162
/ 0
vss 2 22678 7915
/ 0
vdd 2 22678 8409
/ 0
Y 2 22758 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U21 no210 0
B 2 30558 9118
/ 0
A 2 30518 9150
/ 0
vss 2 30518 8903
/ 0
vdd 2 30518 9397
/ 0
Y 2 30598 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U21 no210 0
B 2 34478 9118
/ 0
A 2 34438 9150
/ 0
vss 2 34438 8903
/ 0
vdd 2 34438 9397
/ 0
Y 2 34518 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U21 no210 0
B 2 38398 9118
/ 0
A 2 38358 9150
/ 0
vss 2 38358 8903
/ 0
vdd 2 38358 9397
/ 0
Y 2 38438 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U21 no210 0
B 2 26638 9118
/ 0
A 2 26598 9150
/ 0
vss 2 26598 8903
/ 0
vdd 2 26598 9397
/ 0
Y 2 26678 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U21 no210 0
B 2 22718 9118
/ 0
A 2 22678 9150
/ 0
vss 2 22678 8903
/ 0
vdd 2 22678 9397
/ 0
Y 2 22758 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U20 no210 0
B 2 30438 8130
/ 0
A 2 30398 8162
/ 0
vss 2 30398 7915
/ 0
vdd 2 30398 8409
/ 0
Y 2 30478 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U20 no210 0
B 2 34358 8130
/ 0
A 2 34318 8162
/ 0
vss 2 34318 7915
/ 0
vdd 2 34318 8409
/ 0
Y 2 34398 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U20 no210 0
B 2 38278 8130
/ 0
A 2 38238 8162
/ 0
vss 2 38238 7915
/ 0
vdd 2 38238 8409
/ 0
Y 2 38318 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U20 no210 0
B 2 26518 8130
/ 0
A 2 26478 8162
/ 0
vss 2 26478 7915
/ 0
vdd 2 26478 8409
/ 0
Y 2 26558 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U20 no210 0
B 2 22598 8130
/ 0
A 2 22558 8162
/ 0
vss 2 22558 7915
/ 0
vdd 2 22558 8409
/ 0
Y 2 22638 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U20 no210 0
B 2 30438 9118
/ 0
A 2 30398 9150
/ 0
vss 2 30398 8903
/ 0
vdd 2 30398 9397
/ 0
Y 2 30478 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U20 no210 0
B 2 34358 9118
/ 0
A 2 34318 9150
/ 0
vss 2 34318 8903
/ 0
vdd 2 34318 9397
/ 0
Y 2 34398 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U20 no210 0
B 2 38278 9118
/ 0
A 2 38238 9150
/ 0
vss 2 38238 8903
/ 0
vdd 2 38238 9397
/ 0
Y 2 38318 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U20 no210 0
B 2 26518 9118
/ 0
A 2 26478 9150
/ 0
vss 2 26478 8903
/ 0
vdd 2 26478 9397
/ 0
Y 2 26558 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U20 no210 0
B 2 22598 9118
/ 0
A 2 22558 9150
/ 0
vss 2 22558 8903
/ 0
vdd 2 22558 9397
/ 0
Y 2 22638 9150
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/no210_3 no210 0
B 2 29078 6712
/ 0
A 2 29038 6680
/ 0
vss 2 29038 6927
/ 0
vdd 2 29038 6433
/ 0
Y 2 29118 6680
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/no210_3 no210 0
B 2 32998 6712
/ 0
A 2 32958 6680
/ 0
vss 2 32958 6927
/ 0
vdd 2 32958 6433
/ 0
Y 2 33038 6680
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/no210_3 no210 0
B 2 36918 6712
/ 0
A 2 36878 6680
/ 0
vss 2 36878 6927
/ 0
vdd 2 36878 6433
/ 0
Y 2 36958 6680
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/no210_3 no210 0
B 2 25158 6712
/ 0
A 2 25118 6680
/ 0
vss 2 25118 6927
/ 0
vdd 2 25118 6433
/ 0
Y 2 25198 6680
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/no210_3 no210 0
B 2 21238 6712
/ 0
A 2 21198 6680
/ 0
vss 2 21198 6927
/ 0
vdd 2 21198 6433
/ 0
Y 2 21278 6680
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/no210_3 no210 0
B 2 29078 4736
/ 0
A 2 29038 4704
/ 0
vss 2 29038 4951
/ 0
vdd 2 29038 4457
/ 0
Y 2 29118 4704
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/no210_3 no210 0
B 2 32998 4736
/ 0
A 2 32958 4704
/ 0
vss 2 32958 4951
/ 0
vdd 2 32958 4457
/ 0
Y 2 33038 4704
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/no210_3 no210 0
B 2 36918 4736
/ 0
A 2 36878 4704
/ 0
vss 2 36878 4951
/ 0
vdd 2 36878 4457
/ 0
Y 2 36958 4704
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/no210_3 no210 0
B 2 25158 4736
/ 0
A 2 25118 4704
/ 0
vss 2 25118 4951
/ 0
vdd 2 25118 4457
/ 0
Y 2 25198 4704
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/no210_3 no210 0
B 2 21238 4736
/ 0
A 2 21198 4704
/ 0
vss 2 21198 4951
/ 0
vdd 2 21198 4457
/ 0
Y 2 21278 4704
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/no210_3 no210 0
B 2 29078 784
/ 0
A 2 29038 752
/ 0
vss 2 29038 999
/ 0
vdd 2 29038 505
/ 0
Y 2 29118 752
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/no210_3 no210 0
B 2 32998 784
/ 0
A 2 32958 752
/ 0
vss 2 32958 999
/ 0
vdd 2 32958 505
/ 0
Y 2 33038 752
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/no210_3 no210 0
B 2 36918 784
/ 0
A 2 36878 752
/ 0
vss 2 36878 999
/ 0
vdd 2 36878 505
/ 0
Y 2 36958 752
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/no210_3 no210 0
B 2 25158 784
/ 0
A 2 25118 752
/ 0
vss 2 25118 999
/ 0
vdd 2 25118 505
/ 0
Y 2 25198 752
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/no210_3 no210 0
B 2 21238 784
/ 0
A 2 21198 752
/ 0
vss 2 21198 999
/ 0
vdd 2 21198 505
/ 0
Y 2 21278 752
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/no210_3 no210 0
B 2 29078 2760
/ 0
A 2 29038 2728
/ 0
vss 2 29038 2975
/ 0
vdd 2 29038 2481
/ 0
Y 2 29118 2728
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/no210_3 no210 0
B 2 32998 2760
/ 0
A 2 32958 2728
/ 0
vss 2 32958 2975
/ 0
vdd 2 32958 2481
/ 0
Y 2 33038 2728
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/no210_3 no210 0
B 2 36918 2760
/ 0
A 2 36878 2728
/ 0
vss 2 36878 2975
/ 0
vdd 2 36878 2481
/ 0
Y 2 36958 2728
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/no210_3 no210 0
B 2 25158 2760
/ 0
A 2 25118 2728
/ 0
vss 2 25118 2975
/ 0
vdd 2 25118 2481
/ 0
Y 2 25198 2728
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/no210_3 no210 0
B 2 21238 2760
/ 0
A 2 21198 2728
/ 0
vss 2 21198 2975
/ 0
vdd 2 21198 2481
/ 0
Y 2 21278 2728
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/no210_3 no210 0
B 2 27118 6712
/ 0
A 2 27078 6680
/ 0
vss 2 27078 6927
/ 0
vdd 2 27078 6433
/ 0
Y 2 27158 6680
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/no210_3 no210 0
B 2 31038 6712
/ 0
A 2 30998 6680
/ 0
vss 2 30998 6927
/ 0
vdd 2 30998 6433
/ 0
Y 2 31078 6680
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/no210_3 no210 0
B 2 34958 6712
/ 0
A 2 34918 6680
/ 0
vss 2 34918 6927
/ 0
vdd 2 34918 6433
/ 0
Y 2 34998 6680
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/no210_3 no210 0
B 2 23198 6712
/ 0
A 2 23158 6680
/ 0
vss 2 23158 6927
/ 0
vdd 2 23158 6433
/ 0
Y 2 23238 6680
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/no210_3 no210 0
B 2 19278 6712
/ 0
A 2 19238 6680
/ 0
vss 2 19238 6927
/ 0
vdd 2 19238 6433
/ 0
Y 2 19318 6680
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/no210_3 no210 0
B 2 27118 4736
/ 0
A 2 27078 4704
/ 0
vss 2 27078 4951
/ 0
vdd 2 27078 4457
/ 0
Y 2 27158 4704
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/no210_3 no210 0
B 2 31038 4736
/ 0
A 2 30998 4704
/ 0
vss 2 30998 4951
/ 0
vdd 2 30998 4457
/ 0
Y 2 31078 4704
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/no210_3 no210 0
B 2 34958 4736
/ 0
A 2 34918 4704
/ 0
vss 2 34918 4951
/ 0
vdd 2 34918 4457
/ 0
Y 2 34998 4704
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/no210_3 no210 0
B 2 23198 4736
/ 0
A 2 23158 4704
/ 0
vss 2 23158 4951
/ 0
vdd 2 23158 4457
/ 0
Y 2 23238 4704
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/no210_3 no210 0
B 2 19278 4736
/ 0
A 2 19238 4704
/ 0
vss 2 19238 4951
/ 0
vdd 2 19238 4457
/ 0
Y 2 19318 4704
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/no210_3 no210 0
B 2 27118 784
/ 0
A 2 27078 752
/ 0
vss 2 27078 999
/ 0
vdd 2 27078 505
/ 0
Y 2 27158 752
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/no210_3 no210 0
B 2 31038 784
/ 0
A 2 30998 752
/ 0
vss 2 30998 999
/ 0
vdd 2 30998 505
/ 0
Y 2 31078 752
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/no210_3 no210 0
B 2 34958 784
/ 0
A 2 34918 752
/ 0
vss 2 34918 999
/ 0
vdd 2 34918 505
/ 0
Y 2 34998 752
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/no210_3 no210 0
B 2 23198 784
/ 0
A 2 23158 752
/ 0
vss 2 23158 999
/ 0
vdd 2 23158 505
/ 0
Y 2 23238 752
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/no210_3 no210 0
B 2 19278 784
/ 0
A 2 19238 752
/ 0
vss 2 19238 999
/ 0
vdd 2 19238 505
/ 0
Y 2 19318 752
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/no210_3 no210 0
B 2 27118 2760
/ 0
A 2 27078 2728
/ 0
vss 2 27078 2975
/ 0
vdd 2 27078 2481
/ 0
Y 2 27158 2728
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/no210_3 no210 0
B 2 31038 2760
/ 0
A 2 30998 2728
/ 0
vss 2 30998 2975
/ 0
vdd 2 30998 2481
/ 0
Y 2 31078 2728
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/no210_3 no210 0
B 2 34958 2760
/ 0
A 2 34918 2728
/ 0
vss 2 34918 2975
/ 0
vdd 2 34918 2481
/ 0
Y 2 34998 2728
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/no210_3 no210 0
B 2 23198 2760
/ 0
A 2 23158 2728
/ 0
vss 2 23158 2975
/ 0
vdd 2 23158 2481
/ 0
Y 2 23238 2728
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/no210_3 no210 0
B 2 19278 2760
/ 0
A 2 19238 2728
/ 0
vss 2 19238 2975
/ 0
vdd 2 19238 2481
/ 0
Y 2 19318 2728
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/no210_4 no210 0
B 2 29078 6154
/ 0
A 2 29038 6186
/ 0
vss 2 29038 5939
/ 0
vdd 2 29038 6433
/ 0
Y 2 29118 6186
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/no210_4 no210 0
B 2 32998 6154
/ 0
A 2 32958 6186
/ 0
vss 2 32958 5939
/ 0
vdd 2 32958 6433
/ 0
Y 2 33038 6186
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/no210_4 no210 0
B 2 36918 6154
/ 0
A 2 36878 6186
/ 0
vss 2 36878 5939
/ 0
vdd 2 36878 6433
/ 0
Y 2 36958 6186
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/no210_4 no210 0
B 2 25158 6154
/ 0
A 2 25118 6186
/ 0
vss 2 25118 5939
/ 0
vdd 2 25118 6433
/ 0
Y 2 25198 6186
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/no210_4 no210 0
B 2 21238 6154
/ 0
A 2 21198 6186
/ 0
vss 2 21198 5939
/ 0
vdd 2 21198 6433
/ 0
Y 2 21278 6186
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/no210_4 no210 0
B 2 29078 4178
/ 0
A 2 29038 4210
/ 0
vss 2 29038 3963
/ 0
vdd 2 29038 4457
/ 0
Y 2 29118 4210
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/no210_4 no210 0
B 2 32998 4178
/ 0
A 2 32958 4210
/ 0
vss 2 32958 3963
/ 0
vdd 2 32958 4457
/ 0
Y 2 33038 4210
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/no210_4 no210 0
B 2 36918 4178
/ 0
A 2 36878 4210
/ 0
vss 2 36878 3963
/ 0
vdd 2 36878 4457
/ 0
Y 2 36958 4210
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/no210_4 no210 0
B 2 25158 4178
/ 0
A 2 25118 4210
/ 0
vss 2 25118 3963
/ 0
vdd 2 25118 4457
/ 0
Y 2 25198 4210
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/no210_4 no210 0
B 2 21238 4178
/ 0
A 2 21198 4210
/ 0
vss 2 21198 3963
/ 0
vdd 2 21198 4457
/ 0
Y 2 21278 4210
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/no210_4 no210 0
B 2 29078 226
/ 0
A 2 29038 258
/ 0
vss 2 29038 11
/ 0
vdd 2 29038 505
/ 0
Y 2 29118 258
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/no210_4 no210 0
B 2 32998 226
/ 0
A 2 32958 258
/ 0
vss 2 32958 11
/ 0
vdd 2 32958 505
/ 0
Y 2 33038 258
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/no210_4 no210 0
B 2 36918 226
/ 0
A 2 36878 258
/ 0
vss 2 36878 11
/ 0
vdd 2 36878 505
/ 0
Y 2 36958 258
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/no210_4 no210 0
B 2 25158 226
/ 0
A 2 25118 258
/ 0
vss 2 25118 11
/ 0
vdd 2 25118 505
/ 0
Y 2 25198 258
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/no210_4 no210 0
B 2 21238 226
/ 0
A 2 21198 258
/ 0
vss 2 21198 11
/ 0
vdd 2 21198 505
/ 0
Y 2 21278 258
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/no210_4 no210 0
B 2 29078 2202
/ 0
A 2 29038 2234
/ 0
vss 2 29038 1987
/ 0
vdd 2 29038 2481
/ 0
Y 2 29118 2234
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/no210_4 no210 0
B 2 32998 2202
/ 0
A 2 32958 2234
/ 0
vss 2 32958 1987
/ 0
vdd 2 32958 2481
/ 0
Y 2 33038 2234
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/no210_4 no210 0
B 2 36918 2202
/ 0
A 2 36878 2234
/ 0
vss 2 36878 1987
/ 0
vdd 2 36878 2481
/ 0
Y 2 36958 2234
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/no210_4 no210 0
B 2 25158 2202
/ 0
A 2 25118 2234
/ 0
vss 2 25118 1987
/ 0
vdd 2 25118 2481
/ 0
Y 2 25198 2234
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/no210_4 no210 0
B 2 21238 2202
/ 0
A 2 21198 2234
/ 0
vss 2 21198 1987
/ 0
vdd 2 21198 2481
/ 0
Y 2 21278 2234
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/no210_4 no210 0
B 2 27118 6154
/ 0
A 2 27078 6186
/ 0
vss 2 27078 5939
/ 0
vdd 2 27078 6433
/ 0
Y 2 27158 6186
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/no210_4 no210 0
B 2 31038 6154
/ 0
A 2 30998 6186
/ 0
vss 2 30998 5939
/ 0
vdd 2 30998 6433
/ 0
Y 2 31078 6186
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/no210_4 no210 0
B 2 34958 6154
/ 0
A 2 34918 6186
/ 0
vss 2 34918 5939
/ 0
vdd 2 34918 6433
/ 0
Y 2 34998 6186
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/no210_4 no210 0
B 2 23198 6154
/ 0
A 2 23158 6186
/ 0
vss 2 23158 5939
/ 0
vdd 2 23158 6433
/ 0
Y 2 23238 6186
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/no210_4 no210 0
B 2 19278 6154
/ 0
A 2 19238 6186
/ 0
vss 2 19238 5939
/ 0
vdd 2 19238 6433
/ 0
Y 2 19318 6186
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/no210_4 no210 0
B 2 27118 4178
/ 0
A 2 27078 4210
/ 0
vss 2 27078 3963
/ 0
vdd 2 27078 4457
/ 0
Y 2 27158 4210
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/no210_4 no210 0
B 2 31038 4178
/ 0
A 2 30998 4210
/ 0
vss 2 30998 3963
/ 0
vdd 2 30998 4457
/ 0
Y 2 31078 4210
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/no210_4 no210 0
B 2 34958 4178
/ 0
A 2 34918 4210
/ 0
vss 2 34918 3963
/ 0
vdd 2 34918 4457
/ 0
Y 2 34998 4210
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/no210_4 no210 0
B 2 23198 4178
/ 0
A 2 23158 4210
/ 0
vss 2 23158 3963
/ 0
vdd 2 23158 4457
/ 0
Y 2 23238 4210
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/no210_4 no210 0
B 2 19278 4178
/ 0
A 2 19238 4210
/ 0
vss 2 19238 3963
/ 0
vdd 2 19238 4457
/ 0
Y 2 19318 4210
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/no210_4 no210 0
B 2 27118 226
/ 0
A 2 27078 258
/ 0
vss 2 27078 11
/ 0
vdd 2 27078 505
/ 0
Y 2 27158 258
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/no210_4 no210 0
B 2 31038 226
/ 0
A 2 30998 258
/ 0
vss 2 30998 11
/ 0
vdd 2 30998 505
/ 0
Y 2 31078 258
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/no210_4 no210 0
B 2 34958 226
/ 0
A 2 34918 258
/ 0
vss 2 34918 11
/ 0
vdd 2 34918 505
/ 0
Y 2 34998 258
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/no210_4 no210 0
B 2 23198 226
/ 0
A 2 23158 258
/ 0
vss 2 23158 11
/ 0
vdd 2 23158 505
/ 0
Y 2 23238 258
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/no210_4 no210 0
B 2 19278 226
/ 0
A 2 19238 258
/ 0
vss 2 19238 11
/ 0
vdd 2 19238 505
/ 0
Y 2 19318 258
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/no210_4 no210 0
B 2 27118 2202
/ 0
A 2 27078 2234
/ 0
vss 2 27078 1987
/ 0
vdd 2 27078 2481
/ 0
Y 2 27158 2234
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/no210_4 no210 0
B 2 31038 2202
/ 0
A 2 30998 2234
/ 0
vss 2 30998 1987
/ 0
vdd 2 30998 2481
/ 0
Y 2 31078 2234
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/no210_4 no210 0
B 2 34958 2202
/ 0
A 2 34918 2234
/ 0
vss 2 34918 1987
/ 0
vdd 2 34918 2481
/ 0
Y 2 34998 2234
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/no210_4 no210 0
B 2 23198 2202
/ 0
A 2 23158 2234
/ 0
vss 2 23158 1987
/ 0
vdd 2 23158 2481
/ 0
Y 2 23238 2234
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/no210_4 no210 0
B 2 19278 2202
/ 0
A 2 19238 2234
/ 0
vss 2 19238 1987
/ 0
vdd 2 19238 2481
/ 0
Y 2 19318 2234
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/no210_5 no210 0
B 2 29078 7700
/ 0
A 2 29038 7668
/ 0
vss 2 29038 7915
/ 0
vdd 2 29038 7421
/ 0
Y 2 29118 7668
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/no210_5 no210 0
B 2 32998 7700
/ 0
A 2 32958 7668
/ 0
vss 2 32958 7915
/ 0
vdd 2 32958 7421
/ 0
Y 2 33038 7668
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/no210_5 no210 0
B 2 36918 7700
/ 0
A 2 36878 7668
/ 0
vss 2 36878 7915
/ 0
vdd 2 36878 7421
/ 0
Y 2 36958 7668
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/no210_5 no210 0
B 2 25158 7700
/ 0
A 2 25118 7668
/ 0
vss 2 25118 7915
/ 0
vdd 2 25118 7421
/ 0
Y 2 25198 7668
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/no210_5 no210 0
B 2 21238 7700
/ 0
A 2 21198 7668
/ 0
vss 2 21198 7915
/ 0
vdd 2 21198 7421
/ 0
Y 2 21278 7668
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/no210_5 no210 0
B 2 29078 5724
/ 0
A 2 29038 5692
/ 0
vss 2 29038 5939
/ 0
vdd 2 29038 5445
/ 0
Y 2 29118 5692
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/no210_5 no210 0
B 2 32998 5724
/ 0
A 2 32958 5692
/ 0
vss 2 32958 5939
/ 0
vdd 2 32958 5445
/ 0
Y 2 33038 5692
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/no210_5 no210 0
B 2 36918 5724
/ 0
A 2 36878 5692
/ 0
vss 2 36878 5939
/ 0
vdd 2 36878 5445
/ 0
Y 2 36958 5692
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/no210_5 no210 0
B 2 25158 5724
/ 0
A 2 25118 5692
/ 0
vss 2 25118 5939
/ 0
vdd 2 25118 5445
/ 0
Y 2 25198 5692
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/no210_5 no210 0
B 2 21238 5724
/ 0
A 2 21198 5692
/ 0
vss 2 21198 5939
/ 0
vdd 2 21198 5445
/ 0
Y 2 21278 5692
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/no210_5 no210 0
B 2 29078 1772
/ 0
A 2 29038 1740
/ 0
vss 2 29038 1987
/ 0
vdd 2 29038 1493
/ 0
Y 2 29118 1740
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/no210_5 no210 0
B 2 32998 1772
/ 0
A 2 32958 1740
/ 0
vss 2 32958 1987
/ 0
vdd 2 32958 1493
/ 0
Y 2 33038 1740
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/no210_5 no210 0
B 2 36918 1772
/ 0
A 2 36878 1740
/ 0
vss 2 36878 1987
/ 0
vdd 2 36878 1493
/ 0
Y 2 36958 1740
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/no210_5 no210 0
B 2 25158 1772
/ 0
A 2 25118 1740
/ 0
vss 2 25118 1987
/ 0
vdd 2 25118 1493
/ 0
Y 2 25198 1740
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/no210_5 no210 0
B 2 21238 1772
/ 0
A 2 21198 1740
/ 0
vss 2 21198 1987
/ 0
vdd 2 21198 1493
/ 0
Y 2 21278 1740
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/no210_5 no210 0
B 2 29078 3748
/ 0
A 2 29038 3716
/ 0
vss 2 29038 3963
/ 0
vdd 2 29038 3469
/ 0
Y 2 29118 3716
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/no210_5 no210 0
B 2 32998 3748
/ 0
A 2 32958 3716
/ 0
vss 2 32958 3963
/ 0
vdd 2 32958 3469
/ 0
Y 2 33038 3716
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/no210_5 no210 0
B 2 36918 3748
/ 0
A 2 36878 3716
/ 0
vss 2 36878 3963
/ 0
vdd 2 36878 3469
/ 0
Y 2 36958 3716
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/no210_5 no210 0
B 2 25158 3748
/ 0
A 2 25118 3716
/ 0
vss 2 25118 3963
/ 0
vdd 2 25118 3469
/ 0
Y 2 25198 3716
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/no210_5 no210 0
B 2 21238 3748
/ 0
A 2 21198 3716
/ 0
vss 2 21198 3963
/ 0
vdd 2 21198 3469
/ 0
Y 2 21278 3716
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/no210_5 no210 0
B 2 27118 7700
/ 0
A 2 27078 7668
/ 0
vss 2 27078 7915
/ 0
vdd 2 27078 7421
/ 0
Y 2 27158 7668
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/no210_5 no210 0
B 2 31038 7700
/ 0
A 2 30998 7668
/ 0
vss 2 30998 7915
/ 0
vdd 2 30998 7421
/ 0
Y 2 31078 7668
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/no210_5 no210 0
B 2 34958 7700
/ 0
A 2 34918 7668
/ 0
vss 2 34918 7915
/ 0
vdd 2 34918 7421
/ 0
Y 2 34998 7668
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/no210_5 no210 0
B 2 23198 7700
/ 0
A 2 23158 7668
/ 0
vss 2 23158 7915
/ 0
vdd 2 23158 7421
/ 0
Y 2 23238 7668
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/no210_5 no210 0
B 2 19278 7700
/ 0
A 2 19238 7668
/ 0
vss 2 19238 7915
/ 0
vdd 2 19238 7421
/ 0
Y 2 19318 7668
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/no210_5 no210 0
B 2 27118 5724
/ 0
A 2 27078 5692
/ 0
vss 2 27078 5939
/ 0
vdd 2 27078 5445
/ 0
Y 2 27158 5692
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/no210_5 no210 0
B 2 31038 5724
/ 0
A 2 30998 5692
/ 0
vss 2 30998 5939
/ 0
vdd 2 30998 5445
/ 0
Y 2 31078 5692
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/no210_5 no210 0
B 2 34958 5724
/ 0
A 2 34918 5692
/ 0
vss 2 34918 5939
/ 0
vdd 2 34918 5445
/ 0
Y 2 34998 5692
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/no210_5 no210 0
B 2 23198 5724
/ 0
A 2 23158 5692
/ 0
vss 2 23158 5939
/ 0
vdd 2 23158 5445
/ 0
Y 2 23238 5692
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/no210_5 no210 0
B 2 19278 5724
/ 0
A 2 19238 5692
/ 0
vss 2 19238 5939
/ 0
vdd 2 19238 5445
/ 0
Y 2 19318 5692
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/no210_5 no210 0
B 2 27118 1772
/ 0
A 2 27078 1740
/ 0
vss 2 27078 1987
/ 0
vdd 2 27078 1493
/ 0
Y 2 27158 1740
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/no210_5 no210 0
B 2 31038 1772
/ 0
A 2 30998 1740
/ 0
vss 2 30998 1987
/ 0
vdd 2 30998 1493
/ 0
Y 2 31078 1740
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/no210_5 no210 0
B 2 34958 1772
/ 0
A 2 34918 1740
/ 0
vss 2 34918 1987
/ 0
vdd 2 34918 1493
/ 0
Y 2 34998 1740
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/no210_5 no210 0
B 2 23198 1772
/ 0
A 2 23158 1740
/ 0
vss 2 23158 1987
/ 0
vdd 2 23158 1493
/ 0
Y 2 23238 1740
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/no210_5 no210 0
B 2 19278 1772
/ 0
A 2 19238 1740
/ 0
vss 2 19238 1987
/ 0
vdd 2 19238 1493
/ 0
Y 2 19318 1740
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/no210_5 no210 0
B 2 27118 3748
/ 0
A 2 27078 3716
/ 0
vss 2 27078 3963
/ 0
vdd 2 27078 3469
/ 0
Y 2 27158 3716
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/no210_5 no210 0
B 2 31038 3748
/ 0
A 2 30998 3716
/ 0
vss 2 30998 3963
/ 0
vdd 2 30998 3469
/ 0
Y 2 31078 3716
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/no210_5 no210 0
B 2 34958 3748
/ 0
A 2 34918 3716
/ 0
vss 2 34918 3963
/ 0
vdd 2 34918 3469
/ 0
Y 2 34998 3716
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/no210_5 no210 0
B 2 23198 3748
/ 0
A 2 23158 3716
/ 0
vss 2 23158 3963
/ 0
vdd 2 23158 3469
/ 0
Y 2 23238 3716
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/no210_5 no210 0
B 2 19278 3748
/ 0
A 2 19238 3716
/ 0
vss 2 19238 3963
/ 0
vdd 2 19238 3469
/ 0
Y 2 19318 3716
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/no210_2 no210 0
B 2 29078 7142
/ 0
A 2 29038 7174
/ 0
vss 2 29038 6927
/ 0
vdd 2 29038 7421
/ 0
Y 2 29118 7174
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/no210_2 no210 0
B 2 32998 7142
/ 0
A 2 32958 7174
/ 0
vss 2 32958 6927
/ 0
vdd 2 32958 7421
/ 0
Y 2 33038 7174
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/no210_2 no210 0
B 2 36918 7142
/ 0
A 2 36878 7174
/ 0
vss 2 36878 6927
/ 0
vdd 2 36878 7421
/ 0
Y 2 36958 7174
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/no210_2 no210 0
B 2 25158 7142
/ 0
A 2 25118 7174
/ 0
vss 2 25118 6927
/ 0
vdd 2 25118 7421
/ 0
Y 2 25198 7174
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/no210_2 no210 0
B 2 21238 7142
/ 0
A 2 21198 7174
/ 0
vss 2 21198 6927
/ 0
vdd 2 21198 7421
/ 0
Y 2 21278 7174
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/no210_2 no210 0
B 2 29078 5166
/ 0
A 2 29038 5198
/ 0
vss 2 29038 4951
/ 0
vdd 2 29038 5445
/ 0
Y 2 29118 5198
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/no210_2 no210 0
B 2 32998 5166
/ 0
A 2 32958 5198
/ 0
vss 2 32958 4951
/ 0
vdd 2 32958 5445
/ 0
Y 2 33038 5198
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/no210_2 no210 0
B 2 36918 5166
/ 0
A 2 36878 5198
/ 0
vss 2 36878 4951
/ 0
vdd 2 36878 5445
/ 0
Y 2 36958 5198
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/no210_2 no210 0
B 2 25158 5166
/ 0
A 2 25118 5198
/ 0
vss 2 25118 4951
/ 0
vdd 2 25118 5445
/ 0
Y 2 25198 5198
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/no210_2 no210 0
B 2 21238 5166
/ 0
A 2 21198 5198
/ 0
vss 2 21198 4951
/ 0
vdd 2 21198 5445
/ 0
Y 2 21278 5198
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/no210_2 no210 0
B 2 29078 1214
/ 0
A 2 29038 1246
/ 0
vss 2 29038 999
/ 0
vdd 2 29038 1493
/ 0
Y 2 29118 1246
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/no210_2 no210 0
B 2 32998 1214
/ 0
A 2 32958 1246
/ 0
vss 2 32958 999
/ 0
vdd 2 32958 1493
/ 0
Y 2 33038 1246
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/no210_2 no210 0
B 2 36918 1214
/ 0
A 2 36878 1246
/ 0
vss 2 36878 999
/ 0
vdd 2 36878 1493
/ 0
Y 2 36958 1246
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/no210_2 no210 0
B 2 25158 1214
/ 0
A 2 25118 1246
/ 0
vss 2 25118 999
/ 0
vdd 2 25118 1493
/ 0
Y 2 25198 1246
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/no210_2 no210 0
B 2 21238 1214
/ 0
A 2 21198 1246
/ 0
vss 2 21198 999
/ 0
vdd 2 21198 1493
/ 0
Y 2 21278 1246
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/no210_2 no210 0
B 2 29078 3190
/ 0
A 2 29038 3222
/ 0
vss 2 29038 2975
/ 0
vdd 2 29038 3469
/ 0
Y 2 29118 3222
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/no210_2 no210 0
B 2 32998 3190
/ 0
A 2 32958 3222
/ 0
vss 2 32958 2975
/ 0
vdd 2 32958 3469
/ 0
Y 2 33038 3222
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/no210_2 no210 0
B 2 36918 3190
/ 0
A 2 36878 3222
/ 0
vss 2 36878 2975
/ 0
vdd 2 36878 3469
/ 0
Y 2 36958 3222
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/no210_2 no210 0
B 2 25158 3190
/ 0
A 2 25118 3222
/ 0
vss 2 25118 2975
/ 0
vdd 2 25118 3469
/ 0
Y 2 25198 3222
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/no210_2 no210 0
B 2 21238 3190
/ 0
A 2 21198 3222
/ 0
vss 2 21198 2975
/ 0
vdd 2 21198 3469
/ 0
Y 2 21278 3222
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/no210_2 no210 0
B 2 27118 7142
/ 0
A 2 27078 7174
/ 0
vss 2 27078 6927
/ 0
vdd 2 27078 7421
/ 0
Y 2 27158 7174
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/no210_2 no210 0
B 2 31038 7142
/ 0
A 2 30998 7174
/ 0
vss 2 30998 6927
/ 0
vdd 2 30998 7421
/ 0
Y 2 31078 7174
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/no210_2 no210 0
B 2 34958 7142
/ 0
A 2 34918 7174
/ 0
vss 2 34918 6927
/ 0
vdd 2 34918 7421
/ 0
Y 2 34998 7174
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/no210_2 no210 0
B 2 23198 7142
/ 0
A 2 23158 7174
/ 0
vss 2 23158 6927
/ 0
vdd 2 23158 7421
/ 0
Y 2 23238 7174
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/no210_2 no210 0
B 2 19278 7142
/ 0
A 2 19238 7174
/ 0
vss 2 19238 6927
/ 0
vdd 2 19238 7421
/ 0
Y 2 19318 7174
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/no210_2 no210 0
B 2 27118 5166
/ 0
A 2 27078 5198
/ 0
vss 2 27078 4951
/ 0
vdd 2 27078 5445
/ 0
Y 2 27158 5198
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/no210_2 no210 0
B 2 31038 5166
/ 0
A 2 30998 5198
/ 0
vss 2 30998 4951
/ 0
vdd 2 30998 5445
/ 0
Y 2 31078 5198
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/no210_2 no210 0
B 2 34958 5166
/ 0
A 2 34918 5198
/ 0
vss 2 34918 4951
/ 0
vdd 2 34918 5445
/ 0
Y 2 34998 5198
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/no210_2 no210 0
B 2 23198 5166
/ 0
A 2 23158 5198
/ 0
vss 2 23158 4951
/ 0
vdd 2 23158 5445
/ 0
Y 2 23238 5198
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/no210_2 no210 0
B 2 19278 5166
/ 0
A 2 19238 5198
/ 0
vss 2 19238 4951
/ 0
vdd 2 19238 5445
/ 0
Y 2 19318 5198
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/no210_2 no210 0
B 2 27118 1214
/ 0
A 2 27078 1246
/ 0
vss 2 27078 999
/ 0
vdd 2 27078 1493
/ 0
Y 2 27158 1246
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/no210_2 no210 0
B 2 31038 1214
/ 0
A 2 30998 1246
/ 0
vss 2 30998 999
/ 0
vdd 2 30998 1493
/ 0
Y 2 31078 1246
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/no210_2 no210 0
B 2 34958 1214
/ 0
A 2 34918 1246
/ 0
vss 2 34918 999
/ 0
vdd 2 34918 1493
/ 0
Y 2 34998 1246
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/no210_2 no210 0
B 2 23198 1214
/ 0
A 2 23158 1246
/ 0
vss 2 23158 999
/ 0
vdd 2 23158 1493
/ 0
Y 2 23238 1246
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/no210_2 no210 0
B 2 19278 1214
/ 0
A 2 19238 1246
/ 0
vss 2 19238 999
/ 0
vdd 2 19238 1493
/ 0
Y 2 19318 1246
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/no210_2 no210 0
B 2 27118 3190
/ 0
A 2 27078 3222
/ 0
vss 2 27078 2975
/ 0
vdd 2 27078 3469
/ 0
Y 2 27158 3222
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/no210_2 no210 0
B 2 31038 3190
/ 0
A 2 30998 3222
/ 0
vss 2 30998 2975
/ 0
vdd 2 30998 3469
/ 0
Y 2 31078 3222
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/no210_2 no210 0
B 2 34958 3190
/ 0
A 2 34918 3222
/ 0
vss 2 34918 2975
/ 0
vdd 2 34918 3469
/ 0
Y 2 34998 3222
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/no210_2 no210 0
B 2 23198 3190
/ 0
A 2 23158 3222
/ 0
vss 2 23158 2975
/ 0
vdd 2 23158 3469
/ 0
Y 2 23238 3222
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/no210_2 no210 0
B 2 19278 3190
/ 0
A 2 19238 3222
/ 0
vss 2 19238 2975
/ 0
vdd 2 19238 3469
/ 0
Y 2 19318 3222
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U34 no210 0
B 2 27638 8688
/ 0
A 2 27598 8656
/ 0
vss 2 27598 8903
/ 0
vdd 2 27598 8409
/ 0
Y 2 27678 8656
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U34 no210 0
B 2 31558 8688
/ 0
A 2 31518 8656
/ 0
vss 2 31518 8903
/ 0
vdd 2 31518 8409
/ 0
Y 2 31598 8656
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U34 no210 0
B 2 35478 8688
/ 0
A 2 35438 8656
/ 0
vss 2 35438 8903
/ 0
vdd 2 35438 8409
/ 0
Y 2 35518 8656
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U34 no210 0
B 2 23718 8688
/ 0
A 2 23678 8656
/ 0
vss 2 23678 8903
/ 0
vdd 2 23678 8409
/ 0
Y 2 23758 8656
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U34 no210 0
B 2 19798 8688
/ 0
A 2 19758 8656
/ 0
vss 2 19758 8903
/ 0
vdd 2 19758 8409
/ 0
Y 2 19838 8656
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U28 no210 0
B 2 27918 8688
/ 0
A 2 27878 8656
/ 0
vss 2 27878 8903
/ 0
vdd 2 27878 8409
/ 0
Y 2 27958 8656
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U28 no210 0
B 2 31838 8688
/ 0
A 2 31798 8656
/ 0
vss 2 31798 8903
/ 0
vdd 2 31798 8409
/ 0
Y 2 31878 8656
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U28 no210 0
B 2 35758 8688
/ 0
A 2 35718 8656
/ 0
vss 2 35718 8903
/ 0
vdd 2 35718 8409
/ 0
Y 2 35798 8656
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U28 no210 0
B 2 23998 8688
/ 0
A 2 23958 8656
/ 0
vss 2 23958 8903
/ 0
vdd 2 23958 8409
/ 0
Y 2 24038 8656
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U28 no210 0
B 2 20078 8688
/ 0
A 2 20038 8656
/ 0
vss 2 20038 8903
/ 0
vdd 2 20038 8409
/ 0
Y 2 20118 8656
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U24 no210 0
B 2 28238 8688
/ 0
A 2 28198 8656
/ 0
vss 2 28198 8903
/ 0
vdd 2 28198 8409
/ 0
Y 2 28278 8656
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U24 no210 0
B 2 32158 8688
/ 0
A 2 32118 8656
/ 0
vss 2 32118 8903
/ 0
vdd 2 32118 8409
/ 0
Y 2 32198 8656
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U24 no210 0
B 2 36078 8688
/ 0
A 2 36038 8656
/ 0
vss 2 36038 8903
/ 0
vdd 2 36038 8409
/ 0
Y 2 36118 8656
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U24 no210 0
B 2 24318 8688
/ 0
A 2 24278 8656
/ 0
vss 2 24278 8903
/ 0
vdd 2 24278 8409
/ 0
Y 2 24358 8656
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U24 no210 0
B 2 20398 8688
/ 0
A 2 20358 8656
/ 0
vss 2 20358 8903
/ 0
vdd 2 20358 8409
/ 0
Y 2 20438 8656
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U36 no210 0
B 2 28358 8130
/ 0
A 2 28318 8162
/ 0
vss 2 28318 7915
/ 0
vdd 2 28318 8409
/ 0
Y 2 28398 8162
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U36 no210 0
B 2 32278 8130
/ 0
A 2 32238 8162
/ 0
vss 2 32238 7915
/ 0
vdd 2 32238 8409
/ 0
Y 2 32318 8162
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U36 no210 0
B 2 36198 8130
/ 0
A 2 36158 8162
/ 0
vss 2 36158 7915
/ 0
vdd 2 36158 8409
/ 0
Y 2 36238 8162
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U36 no210 0
B 2 24438 8130
/ 0
A 2 24398 8162
/ 0
vss 2 24398 7915
/ 0
vdd 2 24398 8409
/ 0
Y 2 24478 8162
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U36 no210 0
B 2 20518 8130
/ 0
A 2 20478 8162
/ 0
vss 2 20478 7915
/ 0
vdd 2 20478 8409
/ 0
Y 2 20558 8162
_I0/chip/video_ram/demux5_we/U12 no210 0
B 2 31078 10106
/ 0
A 2 31038 10138
/ 0
vss 2 31038 9891
/ 0
vdd 2 31038 10385
/ 0
Y 2 31118 10138
_I0/chip/output_score/U92 no210 0
B 2 14478 13070
/ 0
A 2 14438 13102
/ 0
vss 2 14438 12855
/ 0
vdd 2 14438 13349
/ 0
Y 2 14518 13102
_I0/chip/output_score/U72 no210 0
B 2 14878 14616
/ 0
A 2 14838 14584
/ 0
vss 2 14838 14831
/ 0
vdd 2 14838 14337
/ 0
Y 2 14918 14584
_I0/chip/output_score/U66 no210 0
B 2 15758 13070
/ 0
A 2 15718 13102
/ 0
vss 2 15718 12855
/ 0
vdd 2 15718 13349
/ 0
Y 2 15798 13102
_I0/chip/output_score/U65 no210 0
B 2 15718 13628
/ 0
A 2 15678 13596
/ 0
vss 2 15678 13843
/ 0
vdd 2 15678 13349
/ 0
Y 2 15758 13596
_I0/chip/output_score/U85 no210 0
B 2 15918 15604
/ 0
A 2 15878 15572
/ 0
vss 2 15878 15819
/ 0
vdd 2 15878 15325
/ 0
Y 2 15958 15572
_I0/chip/output_score/U89 no210 0
B 2 16438 14058
/ 0
A 2 16398 14090
/ 0
vss 2 16398 13843
/ 0
vdd 2 16398 14337
/ 0
Y 2 16478 14090
_I0/chip/output_score/U67 no210 0
B 2 16158 14616
/ 0
A 2 16118 14584
/ 0
vss 2 16118 14831
/ 0
vdd 2 16118 14337
/ 0
Y 2 16198 14584
_I0/chip/output_score/U55 no210 0
B 2 16318 15604
/ 0
A 2 16278 15572
/ 0
vss 2 16278 15819
/ 0
vdd 2 16278 15325
/ 0
Y 2 16358 15572
_I0/chip/output_score/U83 no210 0
B 2 16198 15604
/ 0
A 2 16158 15572
/ 0
vss 2 16158 15819
/ 0
vdd 2 16158 15325
/ 0
Y 2 16238 15572
_I0/chip/output_score/U87 no210 0
B 2 16078 15604
/ 0
A 2 16038 15572
/ 0
vss 2 16038 15819
/ 0
vdd 2 16038 15325
/ 0
Y 2 16118 15572
_I0/chip/next_piece_generator/U9 no210 0
B 2 7918 5724
/ 0
A 2 7878 5692
/ 0
vss 2 7878 5939
/ 0
vdd 2 7878 5445
/ 0
Y 2 7958 5692
_I0/chip/check_piece_mask/U93 no210 0
B 2 15638 4736
/ 0
A 2 15598 4704
/ 0
vss 2 15598 4951
/ 0
vdd 2 15598 4457
/ 0
Y 2 15678 4704
_I0/chip/check_piece_mask/U100 no210 0
B 2 15638 5724
/ 0
A 2 15598 5692
/ 0
vss 2 15598 5939
/ 0
vdd 2 15598 5445
/ 0
Y 2 15678 5692
_I0/chip/check_piece_mask/U102 no210 0
B 2 16558 5166
/ 0
A 2 16518 5198
/ 0
vss 2 16518 4951
/ 0
vdd 2 16518 5445
/ 0
Y 2 16598 5198
_I0/chip/check_piece_mask/U120 no210 0
B 2 16438 6712
/ 0
A 2 16398 6680
/ 0
vss 2 16398 6927
/ 0
vdd 2 16398 6433
/ 0
Y 2 16478 6680
_I0/chip/check_piece_mask/U99 no210 0
B 2 16838 5724
/ 0
A 2 16798 5692
/ 0
vss 2 16798 5939
/ 0
vdd 2 16798 5445
/ 0
Y 2 16878 5692
_I0/chip/check_piece_mask/U124 no210 0
B 2 17238 5724
/ 0
A 2 17198 5692
/ 0
vss 2 17198 5939
/ 0
vdd 2 17198 5445
/ 0
Y 2 17278 5692
_I0/chip/check_piece_mask/U72 no210 0
B 2 17238 6712
/ 0
A 2 17198 6680
/ 0
vss 2 17198 6927
/ 0
vdd 2 17198 6433
/ 0
Y 2 17278 6680
_I0/chip/check_piece_mask/U70 no210 0
B 2 17678 4736
/ 0
A 2 17638 4704
/ 0
vss 2 17638 4951
/ 0
vdd 2 17638 4457
/ 0
Y 2 17718 4704
_I0/chip/check_piece_mask/U80 no210 0
B 2 18038 5724
/ 0
A 2 17998 5692
/ 0
vss 2 17998 5939
/ 0
vdd 2 17998 5445
/ 0
Y 2 18078 5692
_I0/chip/check_piece_mask/U75 no210 0
B 2 18038 5166
/ 0
A 2 17998 5198
/ 0
vss 2 17998 4951
/ 0
vdd 2 17998 5445
/ 0
Y 2 18078 5198
_I0/chip/vga_controller/field_translation_reset/U61 no210 0
B 2 34398 18998
/ 0
A 2 34358 19030
/ 0
vss 2 34358 18783
/ 0
vdd 2 34358 19277
/ 0
Y 2 34438 19030
_I0/chip/vga_controller/field_translation_reset/U40 no210 0
B 2 34678 18998
/ 0
A 2 34638 19030
/ 0
vss 2 34638 18783
/ 0
vdd 2 34638 19277
/ 0
Y 2 34718 19030
_I0/chip/vga_controller/field_translation_reset/U47 no210 0
B 2 33798 18010
/ 0
A 2 33758 18042
/ 0
vss 2 33758 17795
/ 0
vdd 2 33758 18289
/ 0
Y 2 33838 18042
_I0/chip/vga_controller/field_translation_reset/U7 no210 0
B 2 33358 18568
/ 0
A 2 33318 18536
/ 0
vss 2 33318 18783
/ 0
vdd 2 33318 18289
/ 0
Y 2 33398 18536
_I0/chip/vga_controller/field_translation_reset/U44 no210 0
B 2 33358 18010
/ 0
A 2 33318 18042
/ 0
vss 2 33318 17795
/ 0
vdd 2 33318 18289
/ 0
Y 2 33398 18042
_I0/chip/vga_controller/field_translation_reset/U51 no210 0
B 2 33758 18568
/ 0
A 2 33718 18536
/ 0
vss 2 33718 18783
/ 0
vdd 2 33718 18289
/ 0
Y 2 33798 18536
_I0/chip/vga_controller/field_translation_reset/U9 no210 0
B 2 33478 18998
/ 0
A 2 33438 19030
/ 0
vss 2 33438 18783
/ 0
vdd 2 33438 19277
/ 0
Y 2 33518 19030
_I0/chip/vga_controller/field_translation_reset/U5 no210 0
B 2 32198 18568
/ 0
A 2 32158 18536
/ 0
vss 2 32158 18783
/ 0
vdd 2 32158 18289
/ 0
Y 2 32238 18536
_I0/chip/vga_controller/field_translation_reset/U11 no210 0
B 2 31798 18010
/ 0
A 2 31758 18042
/ 0
vss 2 31758 17795
/ 0
vdd 2 31758 18289
/ 0
Y 2 31838 18042
_I0/chip/vga_controller/field_translation_reset/U3 no210 0
B 2 31518 18010
/ 0
A 2 31478 18042
/ 0
vss 2 31478 17795
/ 0
vdd 2 31478 18289
/ 0
Y 2 31558 18042
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U19 no210 0
B 2 32398 19556
/ 0
A 2 32358 19524
/ 0
vss 2 32358 19771
/ 0
vdd 2 32358 19277
/ 0
Y 2 32438 19524
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U23 no210 0
B 2 33318 18998
/ 0
A 2 33278 19030
/ 0
vss 2 33278 18783
/ 0
vdd 2 33278 19277
/ 0
Y 2 33358 19030
_I0/chip/vga_controller/field_translation/U25 no210 0
B 2 31398 14058
/ 0
A 2 31358 14090
/ 0
vss 2 31358 13843
/ 0
vdd 2 31358 14337
/ 0
Y 2 31438 14090
_I0/chip/vga_controller/field_translation/U29 no210 0
B 2 33998 14058
/ 0
A 2 33958 14090
/ 0
vss 2 33958 13843
/ 0
vdd 2 33958 14337
/ 0
Y 2 34038 14090
_I0/chip/vga_controller/field_translation/U32 no210 0
B 2 34238 14058
/ 0
A 2 34198 14090
/ 0
vss 2 34198 13843
/ 0
vdd 2 34198 14337
/ 0
Y 2 34278 14090
_I0/chip/vga_controller/field_translation/mem_addr_counter/U82 no210 0
B 2 34158 15046
/ 0
A 2 34118 15078
/ 0
vss 2 34118 14831
/ 0
vdd 2 34118 15325
/ 0
Y 2 34198 15078
_I0/chip/vga_controller/np_translation/mem_addr_counter/U82 no210 0
B 2 38198 15046
/ 0
A 2 38158 15078
/ 0
vss 2 38158 14831
/ 0
vdd 2 38158 15325
/ 0
Y 2 38238 15078
_I0/chip/vga_controller/field_translation/mem_addr_counter/U88 no210 0
B 2 34518 15046
/ 0
A 2 34478 15078
/ 0
vss 2 34478 14831
/ 0
vdd 2 34478 15325
/ 0
Y 2 34558 15078
_I0/chip/vga_controller/np_translation/mem_addr_counter/U88 no210 0
B 2 38558 15046
/ 0
A 2 38518 15078
/ 0
vss 2 38518 14831
/ 0
vdd 2 38518 15325
/ 0
Y 2 38598 15078
_I0/chip/vga_controller/field_translation/mem_addr_counter/U86 no210 0
B 2 34318 15046
/ 0
A 2 34278 15078
/ 0
vss 2 34278 14831
/ 0
vdd 2 34278 15325
/ 0
Y 2 34358 15078
_I0/chip/vga_controller/np_translation/mem_addr_counter/U86 no210 0
B 2 38358 15046
/ 0
A 2 38318 15078
/ 0
vss 2 38318 14831
/ 0
vdd 2 38318 15325
/ 0
Y 2 38398 15078
_I0/chip/vga_controller/field_translation/mem_addr_counter/U85 no210 0
B 2 34678 15046
/ 0
A 2 34638 15078
/ 0
vss 2 34638 14831
/ 0
vdd 2 34638 15325
/ 0
Y 2 34718 15078
_I0/chip/vga_controller/np_translation/mem_addr_counter/U85 no210 0
B 2 38718 15046
/ 0
A 2 38678 15078
/ 0
vss 2 38678 14831
/ 0
vdd 2 38678 15325
/ 0
Y 2 38758 15078
_I0/chip/vga_controller/field_translation/mem_addr_counter/U94 no210 0
B 2 34758 17022
/ 0
A 2 34718 17054
/ 0
vss 2 34718 16807
/ 0
vdd 2 34718 17301
/ 0
Y 2 34798 17054
_I0/chip/vga_controller/np_translation/mem_addr_counter/U94 no210 0
B 2 38798 17022
/ 0
A 2 38758 17054
/ 0
vss 2 38758 16807
/ 0
vdd 2 38758 17301
/ 0
Y 2 38838 17054
_I0/chip/vga_controller/field_translation/mem_addr_counter/U93 no210 0
B 2 34478 17580
/ 0
A 2 34438 17548
/ 0
vss 2 34438 17795
/ 0
vdd 2 34438 17301
/ 0
Y 2 34518 17548
_I0/chip/vga_controller/np_translation/mem_addr_counter/U93 no210 0
B 2 38518 17580
/ 0
A 2 38478 17548
/ 0
vss 2 38478 17795
/ 0
vdd 2 38478 17301
/ 0
Y 2 38558 17548
_I0/chip/vga_controller/field_translation/mem_addr_counter/U53 no210 0
B 2 34518 16034
/ 0
A 2 34478 16066
/ 0
vss 2 34478 15819
/ 0
vdd 2 34478 16313
/ 0
Y 2 34558 16066
_I0/chip/vga_controller/np_translation/mem_addr_counter/U53 no210 0
B 2 38558 16034
/ 0
A 2 38518 16066
/ 0
vss 2 38518 15819
/ 0
vdd 2 38518 16313
/ 0
Y 2 38598 16066
_I0/chip/vga_controller/field_translation/mem_addr_counter/U54 no210 0
B 2 34598 17022
/ 0
A 2 34558 17054
/ 0
vss 2 34558 16807
/ 0
vdd 2 34558 17301
/ 0
Y 2 34638 17054
_I0/chip/vga_controller/np_translation/mem_addr_counter/U54 no210 0
B 2 38638 17022
/ 0
A 2 38598 17054
/ 0
vss 2 38598 16807
/ 0
vdd 2 38598 17301
/ 0
Y 2 38678 17054
_I0/chip/vga_controller/field_translation/mem_addr_counter/U51 no210 0
B 2 33078 15046
/ 0
A 2 33038 15078
/ 0
vss 2 33038 14831
/ 0
vdd 2 33038 15325
/ 0
Y 2 33118 15078
_I0/chip/vga_controller/np_translation/mem_addr_counter/U51 no210 0
B 2 37118 15046
/ 0
A 2 37078 15078
/ 0
vss 2 37078 14831
/ 0
vdd 2 37078 15325
/ 0
Y 2 37158 15078
_I0/chip/vga_controller/field_translation/mem_addr_counter/U55 no210 0
B 2 33118 16034
/ 0
A 2 33078 16066
/ 0
vss 2 33078 15819
/ 0
vdd 2 33078 16313
/ 0
Y 2 33158 16066
_I0/chip/vga_controller/np_translation/mem_addr_counter/U55 no210 0
B 2 37158 16034
/ 0
A 2 37118 16066
/ 0
vss 2 37118 15819
/ 0
vdd 2 37118 16313
/ 0
Y 2 37198 16066
_I0/chip/vga_controller/field_translation/mem_addr_counter/U40 no210 0
B 2 32198 15604
/ 0
A 2 32158 15572
/ 0
vss 2 32158 15819
/ 0
vdd 2 32158 15325
/ 0
Y 2 32238 15572
_I0/chip/vga_controller/np_translation/mem_addr_counter/U40 no210 0
B 2 36238 15604
/ 0
A 2 36198 15572
/ 0
vss 2 36198 15819
/ 0
vdd 2 36198 15325
/ 0
Y 2 36278 15572
_I0/chip/vga_controller/field_translation/mem_addr_counter/U65 no210 0
B 2 32638 16592
/ 0
A 2 32598 16560
/ 0
vss 2 32598 16807
/ 0
vdd 2 32598 16313
/ 0
Y 2 32678 16560
_I0/chip/vga_controller/np_translation/mem_addr_counter/U65 no210 0
B 2 36678 16592
/ 0
A 2 36638 16560
/ 0
vss 2 36638 16807
/ 0
vdd 2 36638 16313
/ 0
Y 2 36718 16560
_I0/chip/vga_controller/field_translation/mem_addr_counter/U69 no210 0
B 2 32478 17580
/ 0
A 2 32438 17548
/ 0
vss 2 32438 17795
/ 0
vdd 2 32438 17301
/ 0
Y 2 32518 17548
_I0/chip/vga_controller/np_translation/mem_addr_counter/U69 no210 0
B 2 36518 17580
/ 0
A 2 36478 17548
/ 0
vss 2 36478 17795
/ 0
vdd 2 36478 17301
/ 0
Y 2 36558 17548
_I0/chip/vga_controller/counter/pos_y_counter/U47 no210 0
B 2 27038 17022
/ 0
A 2 26998 17054
/ 0
vss 2 26998 16807
/ 0
vdd 2 26998 17301
/ 0
Y 2 27078 17054
_I0/chip/vga_controller/counter/pos_y_counter/U41 no210 0
B 2 27318 17022
/ 0
A 2 27278 17054
/ 0
vss 2 27278 16807
/ 0
vdd 2 27278 17301
/ 0
Y 2 27358 17054
_I0/chip/vga_controller/counter/pos_y_counter/U57 no210 0
B 2 25598 18998
/ 0
A 2 25558 19030
/ 0
vss 2 25558 18783
/ 0
vdd 2 25558 19277
/ 0
Y 2 25638 19030
_I0/chip/vga_controller/counter/pos_y_counter/U53 no210 0
B 2 25798 18998
/ 0
A 2 25758 19030
/ 0
vss 2 25758 18783
/ 0
vdd 2 25758 19277
/ 0
Y 2 25838 19030
_I0/chip/vga_controller/counter/pos_y_counter/U37 no210 0
B 2 24878 18568
/ 0
A 2 24838 18536
/ 0
vss 2 24838 18783
/ 0
vdd 2 24838 18289
/ 0
Y 2 24918 18536
_I0/chip/vga_controller/counter/resets/U32 no210 0
B 2 28518 16592
/ 0
A 2 28478 16560
/ 0
vss 2 28478 16807
/ 0
vdd 2 28478 16313
/ 0
Y 2 28558 16560
_I0/chip/vga_controller/counter/resets/U35 no210 0
B 2 28638 16592
/ 0
A 2 28598 16560
/ 0
vss 2 28598 16807
/ 0
vdd 2 28598 16313
/ 0
Y 2 28678 16560
_I0/chip/vga_controller/counter/resets/U24 no210 0
B 2 28758 16592
/ 0
A 2 28718 16560
/ 0
vss 2 28718 16807
/ 0
vdd 2 28718 16313
/ 0
Y 2 28798 16560
_I0/chip/vga_controller/counter/resets/U36 no210 0
B 2 28998 16592
/ 0
A 2 28958 16560
/ 0
vss 2 28958 16807
/ 0
vdd 2 28958 16313
/ 0
Y 2 29038 16560
_I0/chip/vga_controller/counter/resets/U20 no210 0
B 2 29198 16592
/ 0
A 2 29158 16560
/ 0
vss 2 29158 16807
/ 0
vdd 2 29158 16313
/ 0
Y 2 29238 16560
_I0/chip/vga_controller/counter/resets/U21 no210 0
B 2 29318 16592
/ 0
A 2 29278 16560
/ 0
vss 2 29278 16807
/ 0
vdd 2 29278 16313
/ 0
Y 2 29358 16560
_I0/chip/vga_controller/counter/resets/U29 no210 0
B 2 29918 16592
/ 0
A 2 29878 16560
/ 0
vss 2 29878 16807
/ 0
vdd 2 29878 16313
/ 0
Y 2 29958 16560
_I0/chip/vga_controller/counter/pos_x_counter/U45 no210 0
B 2 27878 18010
/ 0
A 2 27838 18042
/ 0
vss 2 27838 17795
/ 0
vdd 2 27838 18289
/ 0
Y 2 27918 18042
_I0/chip/vga_controller/counter/pos_x_counter/U31 no210 0
B 2 27758 18010
/ 0
A 2 27718 18042
/ 0
vss 2 27718 17795
/ 0
vdd 2 27718 18289
/ 0
Y 2 27798 18042
_I0/chip/vga_controller/counter/pos_x_counter/U49 no210 0
B 2 28558 19556
/ 0
A 2 28518 19524
/ 0
vss 2 28518 19771
/ 0
vdd 2 28518 19277
/ 0
Y 2 28598 19524
_I0/chip/vga_controller/counter/pos_x_counter/U35 no210 0
B 2 29278 18010
/ 0
A 2 29238 18042
/ 0
vss 2 29238 17795
/ 0
vdd 2 29238 18289
/ 0
Y 2 29318 18042
_I0/chip/vga_controller/field_check/U37 no210 0
B 2 28838 15046
/ 0
A 2 28798 15078
/ 0
vss 2 28798 14831
/ 0
vdd 2 28798 15325
/ 0
Y 2 28878 15078
_I0/chip/vga_controller/field_check/U25 no210 0
B 2 29478 15604
/ 0
A 2 29438 15572
/ 0
vss 2 29438 15819
/ 0
vdd 2 29438 15325
/ 0
Y 2 29518 15572
_I0/chip/vga_controller/field_check/U34 no210 0
B 2 29958 15604
/ 0
A 2 29918 15572
/ 0
vss 2 29918 15819
/ 0
vdd 2 29918 15325
/ 0
Y 2 29998 15572
_I0/chip/vga_controller/field_check/U24 no210 0
B 2 30638 15046
/ 0
A 2 30598 15078
/ 0
vss 2 30598 14831
/ 0
vdd 2 30598 15325
/ 0
Y 2 30678 15078
_I0/chip/vga_controller/score_translation/U3 no210 0
B 2 26158 13628
/ 0
A 2 26118 13596
/ 0
vss 2 26118 13843
/ 0
vdd 2 26118 13349
/ 0
Y 2 26198 13596
_I0/chip/vga_controller/score_translation/U7 no210 0
B 2 26158 13070
/ 0
A 2 26118 13102
/ 0
vss 2 26118 12855
/ 0
vdd 2 26118 13349
/ 0
Y 2 26198 13102
_I0/chip/vga_controller/score_translation/U5 no210 0
B 2 26518 12640
/ 0
A 2 26478 12608
/ 0
vss 2 26478 12855
/ 0
vdd 2 26478 12361
/ 0
Y 2 26558 12608
_I0/chip/vga_controller/score_translation/U11 no210 0
B 2 26878 12640
/ 0
A 2 26838 12608
/ 0
vss 2 26838 12855
/ 0
vdd 2 26838 12361
/ 0
Y 2 26918 12608
_I0/chip/vga_controller/score_translation/U9 no210 0
B 2 26638 12640
/ 0
A 2 26598 12608
/ 0
vss 2 26598 12855
/ 0
vdd 2 26598 12361
/ 0
Y 2 26678 12608
_I0/chip/vga_controller/score_translation/U35 no210 0
B 2 27278 12640
/ 0
A 2 27238 12608
/ 0
vss 2 27238 12855
/ 0
vdd 2 27238 12361
/ 0
Y 2 27318 12608
_I0/chip/vga_controller/score_translation/U43 no210 0
B 2 28158 13070
/ 0
A 2 28118 13102
/ 0
vss 2 28118 12855
/ 0
vdd 2 28118 13349
/ 0
Y 2 28198 13102
_I0/chip/vga_controller/score_translation/U50 no210 0
B 2 28078 13628
/ 0
A 2 28038 13596
/ 0
vss 2 28038 13843
/ 0
vdd 2 28038 13349
/ 0
Y 2 28118 13596
_I0/chip/vga_controller/score_translation/U40 no210 0
B 2 27638 13070
/ 0
A 2 27598 13102
/ 0
vss 2 27598 12855
/ 0
vdd 2 27598 13349
/ 0
Y 2 27678 13102
_I0/chip/vga_controller/score_translation/U46 no210 0
B 2 27918 13628
/ 0
A 2 27878 13596
/ 0
vss 2 27878 13843
/ 0
vdd 2 27878 13349
/ 0
Y 2 27958 13596
_I0/chip/vga_controller/score_translation/mem_addr_counter/U16 no210 0
B 2 26198 12640
/ 0
A 2 26158 12608
/ 0
vss 2 26158 12855
/ 0
vdd 2 26158 12361
/ 0
Y 2 26238 12608
_I0/chip/vga_controller/score_translation/mem_addr_counter/U12 no210 0
B 2 26278 12082
/ 0
A 2 26238 12114
/ 0
vss 2 26238 11867
/ 0
vdd 2 26238 12361
/ 0
Y 2 26318 12114
_I0/chip/vga_controller/read_and_output/U6 no210 0
B 2 38398 12640
/ 0
A 2 38358 12608
/ 0
vss 2 38358 12855
/ 0
vdd 2 38358 12361
/ 0
Y 2 38438 12608
_I0/chip/vga_controller/triggers/U23 no210 0
B 2 28518 12640
/ 0
A 2 28478 12608
/ 0
vss 2 28478 12855
/ 0
vdd 2 28478 12361
/ 0
Y 2 28558 12608
_I0/chip/vga_controller/triggers/U25 no210 0
B 2 28878 12640
/ 0
A 2 28838 12608
/ 0
vss 2 28838 12855
/ 0
vdd 2 28838 12361
/ 0
Y 2 28918 12608
_I0/chip/vga_controller/triggers/U33 no210 0
B 2 31198 12640
/ 0
A 2 31158 12608
/ 0
vss 2 31158 12855
/ 0
vdd 2 31158 12361
/ 0
Y 2 31238 12608
_I0/chip/vga_controller/triggers/U37 no210 0
B 2 31438 12082
/ 0
A 2 31398 12114
/ 0
vss 2 31398 11867
/ 0
vdd 2 31398 12361
/ 0
Y 2 31478 12114
_I0/chip/vga_controller/np_check/U27 no210 0
B 2 31038 14616
/ 0
A 2 30998 14584
/ 0
vss 2 30998 14831
/ 0
vdd 2 30998 14337
/ 0
Y 2 31078 14584
_I0/chip/vga_controller/np_check/U34 no210 0
B 2 29718 14058
/ 0
A 2 29678 14090
/ 0
vss 2 29678 13843
/ 0
vdd 2 29678 14337
/ 0
Y 2 29758 14090
_I0/chip/vga_controller/np_check/U36 no210 0
B 2 29998 14058
/ 0
A 2 29958 14090
/ 0
vss 2 29958 13843
/ 0
vdd 2 29958 14337
/ 0
Y 2 30038 14090
_I0/chip/vga_controller/np_check/U26 no210 0
B 2 29278 14616
/ 0
A 2 29238 14584
/ 0
vss 2 29238 14831
/ 0
vdd 2 29238 14337
/ 0
Y 2 29318 14584
_I0/chip/vga_controller/np_check/U38 no210 0
B 2 28918 14616
/ 0
A 2 28878 14584
/ 0
vss 2 28878 14831
/ 0
vdd 2 28878 14337
/ 0
Y 2 28958 14584
_I0/chip/vga_controller/score_check/U21 no210 0
B 2 26318 15604
/ 0
A 2 26278 15572
/ 0
vss 2 26278 15819
/ 0
vdd 2 26278 15325
/ 0
Y 2 26358 15572
_I0/chip/vga_controller/score_check/U27 no210 0
B 2 25678 15046
/ 0
A 2 25638 15078
/ 0
vss 2 25638 14831
/ 0
vdd 2 25638 15325
/ 0
Y 2 25718 15078
_I0/chip/vga_controller/score_check/U25 no210 0
B 2 25478 15604
/ 0
A 2 25438 15572
/ 0
vss 2 25438 15819
/ 0
vdd 2 25438 15325
/ 0
Y 2 25518 15572
_I0/chip/vga_controller/sync/U20 no210 0
B 2 27958 15604
/ 0
A 2 27918 15572
/ 0
vss 2 27918 15819
/ 0
vdd 2 27918 15325
/ 0
Y 2 27998 15572
_I0/chip/vga_controller/sync/U21 no210 0
B 2 28478 15604
/ 0
A 2 28438 15572
/ 0
vss 2 28438 15819
/ 0
vdd 2 28438 15325
/ 0
Y 2 28518 15572
_I0/chip/vga_controller/np_translation_reset/U44 no210 0
B 2 38398 18010
/ 0
A 2 38358 18042
/ 0
vss 2 38358 17795
/ 0
vdd 2 38358 18289
/ 0
Y 2 38438 18042
_I0/chip/vga_controller/np_translation_reset/U51 no210 0
B 2 38278 19556
/ 0
A 2 38238 19524
/ 0
vss 2 38238 19771
/ 0
vdd 2 38238 19277
/ 0
Y 2 38318 19524
_I0/chip/vga_controller/np_translation_reset/U47 no210 0
B 2 37398 18010
/ 0
A 2 37358 18042
/ 0
vss 2 37358 17795
/ 0
vdd 2 37358 18289
/ 0
Y 2 37438 18042
_I0/chip/vga_controller/np_translation_reset/U40 no210 0
B 2 37678 18568
/ 0
A 2 37638 18536
/ 0
vss 2 37638 18783
/ 0
vdd 2 37638 18289
/ 0
Y 2 37718 18536
_I0/chip/vga_controller/np_translation_reset/U61 no210 0
B 2 36918 18010
/ 0
A 2 36878 18042
/ 0
vss 2 36878 17795
/ 0
vdd 2 36878 18289
/ 0
Y 2 36958 18042
_I0/chip/vga_controller/np_translation_reset/U5 no210 0
B 2 36318 18010
/ 0
A 2 36278 18042
/ 0
vss 2 36278 17795
/ 0
vdd 2 36278 18289
/ 0
Y 2 36358 18042
_I0/chip/vga_controller/np_translation_reset/U7 no210 0
B 2 36478 18010
/ 0
A 2 36438 18042
/ 0
vss 2 36438 17795
/ 0
vdd 2 36438 18289
/ 0
Y 2 36518 18042
_I0/chip/vga_controller/np_translation_reset/U9 no210 0
B 2 37518 18998
/ 0
A 2 37478 19030
/ 0
vss 2 37478 18783
/ 0
vdd 2 37478 19277
/ 0
Y 2 37558 19030
_I0/chip/vga_controller/np_translation_reset/U3 no210 0
B 2 35598 18010
/ 0
A 2 35558 18042
/ 0
vss 2 35558 17795
/ 0
vdd 2 35558 18289
/ 0
Y 2 35638 18042
_I0/chip/vga_controller/np_translation_reset/U11 no210 0
B 2 35438 18010
/ 0
A 2 35398 18042
/ 0
vss 2 35398 17795
/ 0
vdd 2 35398 18289
/ 0
Y 2 35478 18042
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/U10 no210 0
B 2 36478 18998
/ 0
A 2 36438 19030
/ 0
vss 2 36438 18783
/ 0
vdd 2 36438 19277
/ 0
Y 2 36518 19030
_I0/chip/vga_controller/np_translation/U25 no210 0
B 2 38798 14616
/ 0
A 2 38758 14584
/ 0
vss 2 38758 14831
/ 0
vdd 2 38758 14337
/ 0
Y 2 38838 14584
_I0/chip/vga_controller/np_translation/U32 no210 0
B 2 37838 14058
/ 0
A 2 37798 14090
/ 0
vss 2 37798 13843
/ 0
vdd 2 37798 14337
/ 0
Y 2 37878 14090
_I0/chip/vga_controller/np_translation/U29 no210 0
B 2 37838 14616
/ 0
A 2 37798 14584
/ 0
vss 2 37798 14831
/ 0
vdd 2 37798 14337
/ 0
Y 2 37878 14584
_I0/chip/vga_controller/mem_addr_demux/U69 no210 0
B 2 32718 12640
/ 0
A 2 32678 12608
/ 0
vss 2 32678 12855
/ 0
vdd 2 32678 12361
/ 0
Y 2 32758 12608
_I0/chip/vga_controller/mem_addr_demux/U67 no210 0
B 2 32718 12082
/ 0
A 2 32678 12114
/ 0
vss 2 32678 11867
/ 0
vdd 2 32678 12361
/ 0
Y 2 32758 12114
_I0/chip/draw_erase_piece/addr_tri_2_inst tinv10 0
E 2 11078 4704
/ 0
A 2 11198 4704
/ 0
Y 2 11238 4776
/ 0
vdd 2 11078 4457
/ 0
vss 2 11078 4951
_I0/chip/draw_erase_piece/addr_tri_4_inst tinv10 0
E 2 10998 4210
/ 0
A 2 11118 4210
/ 0
Y 2 11158 4138
/ 0
vdd 2 10998 4457
/ 0
vss 2 10998 3963
_I0/chip/draw_erase_piece/addr_tri_0_inst tinv10 0
E 2 10998 5198
/ 0
A 2 11118 5198
/ 0
Y 2 11158 5126
/ 0
vdd 2 10998 5445
/ 0
vss 2 10998 4951
_I0/chip/draw_erase_piece/mask_select_tri_0_inst tinv10 0
E 2 11318 4210
/ 0
A 2 11438 4210
/ 0
Y 2 11478 4138
/ 0
vdd 2 11318 4457
/ 0
vss 2 11318 3963
_I0/chip/draw_erase_piece/addr_tri_3_inst tinv10 0
E 2 11318 5198
/ 0
A 2 11438 5198
/ 0
Y 2 11478 5126
/ 0
vdd 2 11318 5445
/ 0
vss 2 11318 4951
_I0/chip/draw_erase_piece/mask_select_tri_1_inst tinv10 0
E 2 11838 5692
/ 0
A 2 11958 5692
/ 0
Y 2 11998 5764
/ 0
vdd 2 11838 5445
/ 0
vss 2 11838 5939
_I0/chip/draw_erase_piece/data_tri tinv10 0
E 2 12598 5198
/ 0
A 2 12718 5198
/ 0
Y 2 12758 5126
/ 0
vdd 2 12598 5445
/ 0
vss 2 12598 4951
_I0/chip/draw_erase_piece/addr_tri_1_inst tinv10 0
E 2 12918 4210
/ 0
A 2 13038 4210
/ 0
Y 2 13078 4138
/ 0
vdd 2 12918 4457
/ 0
vss 2 12918 3963
_I0/chip/draw_erase_piece/addr_tri_7_inst tinv10 0
E 2 13238 4704
/ 0
A 2 13358 4704
/ 0
Y 2 13398 4776
/ 0
vdd 2 13238 4457
/ 0
vss 2 13238 4951
_I0/chip/draw_erase_piece/addr_tri_6_inst tinv10 0
E 2 13238 4210
/ 0
A 2 13358 4210
/ 0
Y 2 13398 4138
/ 0
vdd 2 13238 4457
/ 0
vss 2 13238 3963
_I0/chip/draw_erase_piece/addr_tri_5_inst tinv10 0
E 2 13238 5198
/ 0
A 2 13358 5198
/ 0
Y 2 13398 5126
/ 0
vdd 2 13238 5445
/ 0
vss 2 13238 4951
_I0/chip/draw_erase_piece/write_tri tinv10 0
E 2 13558 4210
/ 0
A 2 13678 4210
/ 0
Y 2 13718 4138
/ 0
vdd 2 13558 4457
/ 0
vss 2 13558 3963
_I0/chip/clear_shift/tristate_8_bit/o_tri_7_inst tinv10 0
E 2 6318 752
/ 0
A 2 6438 752
/ 0
Y 2 6478 824
/ 0
vdd 2 6318 505
/ 0
vss 2 6318 999
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_7_inst tinv10 0
E 2 5198 3222
/ 0
A 2 5318 3222
/ 0
Y 2 5358 3150
/ 0
vdd 2 5198 3469
/ 0
vss 2 5198 2975
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_7_inst tinv10 0
E 2 5198 2234
/ 0
A 2 5318 2234
/ 0
Y 2 5358 2162
/ 0
vdd 2 5198 2481
/ 0
vss 2 5198 1987
_I0/chip/clear_shift/tristate_8_bit/o_tri_5_inst tinv10 0
E 2 6318 258
/ 0
A 2 6438 258
/ 0
Y 2 6478 186
/ 0
vdd 2 6318 505
/ 0
vss 2 6318 11
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_5_inst tinv10 0
E 2 5198 3716
/ 0
A 2 5318 3716
/ 0
Y 2 5358 3788
/ 0
vdd 2 5198 3469
/ 0
vss 2 5198 3963
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_5_inst tinv10 0
E 2 5198 2728
/ 0
A 2 5318 2728
/ 0
Y 2 5358 2800
/ 0
vdd 2 5198 2481
/ 0
vss 2 5198 2975
_I0/chip/clear_shift/tristate_8_bit/o_tri_1_inst tinv10 0
E 2 6598 752
/ 0
A 2 6718 752
/ 0
Y 2 6758 824
/ 0
vdd 2 6598 505
/ 0
vss 2 6598 999
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_1_inst tinv10 0
E 2 5478 3222
/ 0
A 2 5598 3222
/ 0
Y 2 5638 3150
/ 0
vdd 2 5478 3469
/ 0
vss 2 5478 2975
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_1_inst tinv10 0
E 2 5478 2234
/ 0
A 2 5598 2234
/ 0
Y 2 5638 2162
/ 0
vdd 2 5478 2481
/ 0
vss 2 5478 1987
_I0/chip/clear_shift/tristate_8_bit/o_tri_2_inst tinv10 0
E 2 6598 258
/ 0
A 2 6718 258
/ 0
Y 2 6758 186
/ 0
vdd 2 6598 505
/ 0
vss 2 6598 11
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_2_inst tinv10 0
E 2 5478 3716
/ 0
A 2 5598 3716
/ 0
Y 2 5638 3788
/ 0
vdd 2 5478 3469
/ 0
vss 2 5478 3963
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_2_inst tinv10 0
E 2 5478 2728
/ 0
A 2 5598 2728
/ 0
Y 2 5638 2800
/ 0
vdd 2 5478 2481
/ 0
vss 2 5478 2975
_I0/chip/clear_shift/tristate_8_bit/o_tri_6_inst tinv10 0
E 2 6798 752
/ 0
A 2 6918 752
/ 0
Y 2 6958 824
/ 0
vdd 2 6798 505
/ 0
vss 2 6798 999
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_6_inst tinv10 0
E 2 5678 3222
/ 0
A 2 5798 3222
/ 0
Y 2 5838 3150
/ 0
vdd 2 5678 3469
/ 0
vss 2 5678 2975
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_6_inst tinv10 0
E 2 5678 2234
/ 0
A 2 5798 2234
/ 0
Y 2 5838 2162
/ 0
vdd 2 5678 2481
/ 0
vss 2 5678 1987
_I0/chip/clear_shift/tristate_8_bit/o_tri_3_inst tinv10 0
E 2 6798 258
/ 0
A 2 6918 258
/ 0
Y 2 6958 186
/ 0
vdd 2 6798 505
/ 0
vss 2 6798 11
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_3_inst tinv10 0
E 2 5678 3716
/ 0
A 2 5798 3716
/ 0
Y 2 5838 3788
/ 0
vdd 2 5678 3469
/ 0
vss 2 5678 3963
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_3_inst tinv10 0
E 2 5678 2728
/ 0
A 2 5798 2728
/ 0
Y 2 5838 2800
/ 0
vdd 2 5678 2481
/ 0
vss 2 5678 2975
_I0/chip/clear_shift/tristate_8_bit/o_tri_4_inst tinv10 0
E 2 7078 752
/ 0
A 2 7198 752
/ 0
Y 2 7238 824
/ 0
vdd 2 7078 505
/ 0
vss 2 7078 999
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_4_inst tinv10 0
E 2 5958 3222
/ 0
A 2 6078 3222
/ 0
Y 2 6118 3150
/ 0
vdd 2 5958 3469
/ 0
vss 2 5958 2975
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_4_inst tinv10 0
E 2 5958 2234
/ 0
A 2 6078 2234
/ 0
Y 2 6118 2162
/ 0
vdd 2 5958 2481
/ 0
vss 2 5958 1987
_I0/chip/clear_shift/tristate_8_bit/o_tri_0_inst tinv10 0
E 2 7078 258
/ 0
A 2 7198 258
/ 0
Y 2 7238 186
/ 0
vdd 2 7078 505
/ 0
vss 2 7078 11
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_0_inst tinv10 0
E 2 5958 3716
/ 0
A 2 6078 3716
/ 0
Y 2 6118 3788
/ 0
vdd 2 5958 3469
/ 0
vss 2 5958 3963
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_0_inst tinv10 0
E 2 5958 2728
/ 0
A 2 6078 2728
/ 0
Y 2 6118 2800
/ 0
vdd 2 5958 2481
/ 0
vss 2 5958 2975
_I0/chip/clear_shift/shift/comb/ram_we_tri tinv10 0
E 2 3838 3716
/ 0
A 2 3958 3716
/ 0
Y 2 3998 3788
/ 0
vdd 2 3838 3469
/ 0
vss 2 3838 3963
_I0/chip/clear_shift/shift/comb/ram_data_out_tri tinv10 0
E 2 3838 2728
/ 0
A 2 3958 2728
/ 0
Y 2 3998 2800
/ 0
vdd 2 3838 2481
/ 0
vss 2 3838 2975
_I0/chip/clear_shift/defset/out2_tri tinv10 0
E 2 6558 1740
/ 0
A 2 6678 1740
/ 0
Y 2 6718 1812
/ 0
vdd 2 6558 1493
/ 0
vss 2 6558 1987
_I0/chip/clear_shift/defset/out1_tri tinv10 0
E 2 6758 1740
/ 0
A 2 6878 1740
/ 0
Y 2 6918 1812
/ 0
vdd 2 6758 1493
/ 0
vss 2 6758 1987
_I0/chip/video_ram_fix/we_tri tinv10 0
E 2 18518 9644
/ 0
A 2 18638 9644
/ 0
Y 2 18678 9716
/ 0
vdd 2 18518 9397
/ 0
vss 2 18518 9891
_I0/chip/output_score/ds_addr_tri_3_inst tinv10 0
E 2 13918 13596
/ 0
A 2 14038 13596
/ 0
Y 2 14078 13668
/ 0
vdd 2 13918 13349
/ 0
vss 2 13918 13843
_I0/chip/output_score/ds_addr_tri_1_inst tinv10 0
E 2 13718 13596
/ 0
A 2 13838 13596
/ 0
Y 2 13878 13668
/ 0
vdd 2 13718 13349
/ 0
vss 2 13718 13843
_I0/chip/output_score/ds_addr_tri_5_inst tinv10 0
E 2 14118 15572
/ 0
A 2 14238 15572
/ 0
Y 2 14278 15644
/ 0
vdd 2 14118 15325
/ 0
vss 2 14118 15819
_I0/chip/output_score/ds_addr_tri_0_inst tinv10 0
E 2 14118 15078
/ 0
A 2 14238 15078
/ 0
Y 2 14278 15006
/ 0
vdd 2 14118 15325
/ 0
vss 2 14118 14831
_I0/chip/output_score/ds_addr_tri_7_inst tinv10 0
E 2 14638 14584
/ 0
A 2 14758 14584
/ 0
Y 2 14798 14656
/ 0
vdd 2 14638 14337
/ 0
vss 2 14638 14831
_I0/chip/output_score/ds_addr_tri_2_inst tinv10 0
E 2 14918 15078
/ 0
A 2 15038 15078
/ 0
Y 2 15078 15006
/ 0
vdd 2 14918 15325
/ 0
vss 2 14918 14831
_I0/chip/output_score/ds_addr_tri_6_inst tinv10 0
E 2 15158 13596
/ 0
A 2 15278 13596
/ 0
Y 2 15318 13668
/ 0
vdd 2 15158 13349
/ 0
vss 2 15158 13843
_I0/chip/output_score/ds_addr_tri_4_inst tinv10 0
E 2 15358 15572
/ 0
A 2 15478 15572
/ 0
Y 2 15518 15644
/ 0
vdd 2 15358 15325
/ 0
vss 2 15358 15819
_I0/chip/output_score/ds_data_out_tri tinv10 0
E 2 15158 15572
/ 0
A 2 15278 15572
/ 0
Y 2 15318 15644
/ 0
vdd 2 15158 15325
/ 0
vss 2 15158 15819
_I0/chip/output_score/ds_write_tri tinv10 0
E 2 16038 13102
/ 0
A 2 16158 13102
/ 0
Y 2 16198 13030
/ 0
vdd 2 16038 13349
/ 0
vss 2 16038 12855
_I0/chip/check_piece_mask/addr_tri_2_inst tinv10 0
E 2 14798 4210
/ 0
A 2 14918 4210
/ 0
Y 2 14958 4138
/ 0
vdd 2 14798 4457
/ 0
vss 2 14798 3963
_I0/chip/check_piece_mask/addr_tri_5_inst tinv10 0
E 2 14798 5692
/ 0
A 2 14918 5692
/ 0
Y 2 14958 5764
/ 0
vdd 2 14798 5445
/ 0
vss 2 14798 5939
_I0/chip/check_piece_mask/addr_tri_4_inst tinv10 0
E 2 14798 5198
/ 0
A 2 14918 5198
/ 0
Y 2 14958 5126
/ 0
vdd 2 14798 5445
/ 0
vss 2 14798 4951
_I0/chip/check_piece_mask/addr_tri_7_inst tinv10 0
E 2 14798 6186
/ 0
A 2 14918 6186
/ 0
Y 2 14958 6114
/ 0
vdd 2 14798 6433
/ 0
vss 2 14798 5939
_I0/chip/check_piece_mask/addr_tri_1_inst tinv10 0
E 2 15398 4210
/ 0
A 2 15518 4210
/ 0
Y 2 15558 4138
/ 0
vdd 2 15398 4457
/ 0
vss 2 15398 3963
_I0/chip/check_piece_mask/addr_tri_0_inst tinv10 0
E 2 15198 4210
/ 0
A 2 15318 4210
/ 0
Y 2 15358 4138
/ 0
vdd 2 15198 4457
/ 0
vss 2 15198 3963
_I0/chip/check_piece_mask/addr_tri_6_inst tinv10 0
E 2 15598 5198
/ 0
A 2 15718 5198
/ 0
Y 2 15758 5126
/ 0
vdd 2 15598 5445
/ 0
vss 2 15598 4951
_I0/chip/check_piece_mask/mask_select_tri_1_inst tinv10 0
E 2 16198 4704
/ 0
A 2 16318 4704
/ 0
Y 2 16358 4776
/ 0
vdd 2 16198 4457
/ 0
vss 2 16198 4951
_I0/chip/check_piece_mask/mask_select_tri_0_inst tinv10 0
E 2 15998 4704
/ 0
A 2 16118 4704
/ 0
Y 2 16158 4776
/ 0
vdd 2 15998 4457
/ 0
vss 2 15998 4951
_I0/chip/check_piece_mask/write_tri tinv10 0
E 2 16198 5198
/ 0
A 2 16318 5198
/ 0
Y 2 16358 5126
/ 0
vdd 2 16198 5445
/ 0
vss 2 16198 4951
_I0/chip/check_piece_mask/addr_tri_3_inst tinv10 0
E 2 15998 5198
/ 0
A 2 16118 5198
/ 0
Y 2 16158 5126
/ 0
vdd 2 15998 5445
/ 0
vss 2 15998 4951
_I0/chip/draw_erase_piece de_piece 0
clk 2 10998 5556
/ 0
vss 2 12998 6927
/ 0
vdd 2 12998 6433
/ 0
data 2 13838 5302
/ 0
mask_select_1_0_1 2 10998 5588
/ 0
addr_7_0_0 2 10998 5270
/ 0
addr_7_0_2 2 10998 4632
/ 0
addr_7_0_3 2 10998 5302
/ 0
addr_7_0_4 2 10998 4282
/ 0
addr_7_0_5 2 13838 5094
/ 0
addr_7_0_7 2 13838 4808
/ 0
write 2 13838 4138
/ 0
start 2 13838 6050
/ 0
draw_erase 2 13838 5062
/ 0
mask_7_0_0 2 10998 6154
/ 0
mask_7_0_3 2 10998 4704
/ 0
mask_7_0_4 2 10998 5062
/ 0
mask_7_0_5 2 13838 5828
/ 0
mask_7_0_6 2 13838 4632
/ 0
lut_start 3 12598 6888
/ 0
rst 3 12158 6888
/ 0
mask_select_1_0_0 3 11518 4002
/ 0
addr_7_0_1 3 13038 4002
/ 0
addr_7_0_6 3 13398 4002
/ 0
ready 3 12878 4002
/ 0
lut_ready 3 12878 6888
/ 0
mask_7_0_1 3 13118 4002
/ 0
mask_7_0_2 3 11198 4002
/ 0
mask_7_0_7 3 13438 4002
/ 1
3 n63 ~ 2 12524 4742 0 0 ~
/ 1
3 n37 ~ 2 13044 4216 0 0 ~
/ 1
3 n42 ~ 2 12724 5204 0 0 ~
/ 1
3 state_0_port ~ 2 13004 4710 0 0 ~
/ 1
3 n29 ~ 2 12484 5172 0 0 ~
/ 1
3 n65 ~ 2 12484 4742 0 0 ~
/ 1
3 n73 ~ 2 11364 4742 0 0 ~
/ 1
3 n62 ~ 2 12644 6160 0 0 ~
/ 1
3 n58 ~ 2 12284 4742 0 0 ~
/ 1
3 n55 ~ 2 12284 6718 0 0 ~
/ 1
3 n36 ~ 2 11204 4710 0 0 ~
/ 1
3 n66 ~ 2 11804 6160 0 0 ~
/ 1
3 n56 ~ 2 12324 6718 0 0 ~
/ 1
3 n33 ~ 2 13364 5204 0 0 ~
/ 1
3 n31 ~ 2 13364 4710 0 0 ~
/ 1
3 n32 ~ 2 13364 4216 0 0 ~
/ 1
3 n47 ~ 2 11244 5172 0 0 ~
/ 1
3 n70 ~ 2 12204 6192 0 0 ~
/ 1
3 n51 ~ 2 13644 4996 0 0 ~
/ 1
3 n35 ~ 2 11044 4742 0 0 ~
/ 1
3 n60 ~ 2 12364 4742 0 0 ~
/ 1
3 n69 ~ 2 12444 6718 0 0 ~
/ 1
3 n38 ~ 2 11124 5204 0 0 ~
/ 1
3 n61 ~ 2 12324 5730 0 0 ~
/ 1
3 n57 ~ 2 12404 5730 0 0 ~
/ 1
3 n39 ~ 2 11964 5698 0 0 ~
/ 1
3 new_cur_block_1_port ~ 2 11004 5698 0 0 ~
/ 1
3 n68 ~ 2 12404 6718 0 0 ~
/ 1
3 n34 ~ 2 11124 4216 0 0 ~
/ 1
3 n71 ~ 2 13084 5172 0 0 ~
/ 1
3 n67 ~ 2 11724 5984 0 0 ~
/ 1
3 cur_block_0_port ~ 2 12444 6160 0 0 ~
/ 1
3 n53 ~ 2 12964 5172 0 0 ~
/ 1
3 cur_block_1_port ~ 2 11644 6160 0 0 ~
/ 1
3 n59 ~ 2 12324 4742 0 0 ~
/ 1
3 n48 ~ 2 12844 4216 0 0 ~
/ 1
3 n52 ~ 2 12884 6160 0 0 ~
/ 1
3 n50 ~ 2 12804 6160 0 0 ~
/ 1
3 n30 ~ 2 13204 4710 0 0 ~
/ 1
3 new_cur_block_0_port ~ 2 11644 5204 0 0 ~
/ 1
3 n40 ~ 2 11404 4742 0 0 ~
/ 1
3 n72 ~ 2 12684 5730 0 0 ~
/ 1
3 n64 ~ 2 12444 4742 0 0 ~
/ 1
3 n46 ~ 2 11204 5172 0 0 ~
/ 1
3 n49 ~ 2 12724 4742 0 0 ~
/ 1
3 new_state_0_port ~ 2 12404 4710 0 0 ~
/ 1
3 new_state_2_port ~ 2 11284 5172 0 0 ~
/ 1
3 state_1_port ~ 2 12604 4742 0 0 ~
/ 1
3 n54 ~ 2 13164 4742 0 0 ~
/ 1
3 n45 ~ 2 12764 4742 0 0 ~
/ 1
3 new_state_1_port ~ 2 11644 4216 0 0 ~
/ 1
3 state_2_port ~ 2 11964 4742 0 0 ~
/ 1
3 n41 ~ 2 12444 5730 0 0 ~
/ 1
3 n43 ~ 2 12604 5204 0 0 ~
_I0/chip/lookup_table/lbl_adder_y adder_y 0
vss 2 14798 2975
/ 0
vdd 2 14798 2481
/ 0
y_out_4_0_3 2 15598 2370
/ 0
y_3_0_3 2 15598 2306
/ 0
y_out_4_0_2 2 15598 2688
/ 0
y_3_0_0 2 13958 2234
/ 0
rom_data_3_0_3 2 13958 2760
/ 0
y_3_0_1 2 13958 1604
/ 0
next_piece 2 14598 1532
/ 0
y_out_4_0_4 3 14838 2936
/ 0
y_3_0_2 3 14678 2936
/ 0
rom_data_3_0_2 3 14078 2936
/ 0
y_out_4_0_1 3 15438 1532
/ 0
y_out_4_0_0 3 14318 1532
/ 1
3 n36 ~ 2 14364 2240 0 0 ~
/ 1
3 n39 ~ 2 14124 2766 0 0 ~
/ 1
3 n40 ~ 2 14444 1778 0 0 ~
/ 1
3 n33 ~ 2 15044 1778 0 0 ~
/ 1
3 n29 ~ 2 14924 1778 0 0 ~
/ 1
3 n26 ~ 2 15044 2766 0 0 ~
/ 1
3 n23 ~ 2 15204 2806 0 0 ~
/ 1
3 n24 ~ 2 14484 2208 0 0 ~
/ 1
3 n25 ~ 2 15564 2208 0 0 ~
/ 1
3 n32 ~ 2 14884 2240 0 0 ~
/ 1
3 n35 ~ 2 14404 2208 0 0 ~
/ 1
3 n20 ~ 2 15084 2766 0 0 ~
/ 1
3 n34 ~ 2 14804 1746 0 0 ~
/ 1
3 n27 ~ 2 14964 2766 0 0 ~
/ 1
3 n38 ~ 2 14964 1778 0 0 ~
/ 1
3 n22 ~ 2 14884 2734 0 0 ~
/ 1
3 n31 ~ 2 14364 1778 0 0 ~
/ 1
3 n21 ~ 2 15084 2208 0 0 ~
/ 1
3 n28 ~ 2 15244 1778 0 0 ~
/ 1
3 n37 ~ 2 14284 2208 0 0 ~
/ 1
3 n41 ~ 2 14004 2766 0 0 ~
/ 1
3 n30 ~ 2 15084 1778 0 0 ~
_I0/chip/lookup_table/lbl_adder_x adder_x 0
vss 2 12438 1987
/ 0
vdd 2 12438 1493
/ 0
x_2_0_2 2 12118 2306
/ 0
rom_data_3_0_3 2 13198 2306
/ 0
rom_data_3_0_0 2 13198 2592
/ 0
x_2_0_0 2 13198 2130
/ 0
rom_data_3_0_1 2 12118 2234
/ 0
x_2_0_1 2 12118 1844
/ 0
x_out_3_0_1 2 12118 1668
/ 0
x_out_3_0_3 3 12518 1532
/ 0
x_out_3_0_2 3 12758 2936
/ 0
rom_data_3_0_2 3 12798 1532
/ 0
next_piece 3 12558 1532
/ 0
x_out_3_0_0 3 13038 2936
/ 1
3 n23 ~ 2 12484 1778 0 0 ~
/ 1
3 n22 ~ 2 12444 1778 0 0 ~
/ 1
3 n27 ~ 2 12684 2240 0 0 ~
/ 1
3 n28 ~ 2 12764 2240 0 0 ~
/ 1
3 n30 ~ 2 13084 2240 0 0 ~
/ 1
3 n29 ~ 2 12204 1778 0 0 ~
/ 1
3 n24 ~ 2 12804 2240 0 0 ~
/ 1
3 n32 ~ 2 12244 2806 0 0 ~
/ 1
3 n25 ~ 2 12684 2766 0 0 ~
/ 1
3 n31 ~ 2 12244 2168 0 0 ~
/ 1
3 n26 ~ 2 12444 2208 0 0 ~
/ 1
3 n33 ~ 2 13164 1778 0 0 ~
_I0/chip/lookup_table piece_lut 0
mask_7_0_7 2 11278 2592
/ 0
mask_7_0_6 2 11278 1142
/ 0
mask_7_0_4 2 17798 2864
/ 0
mask_7_0_1 2 11278 2370
/ 0
rom_addr_6_0_6 2 11278 1382
/ 0
rom_addr_6_0_1 2 17798 1286
/ 0
rom_addr_6_0_0 2 17798 1844
/ 0
x_2_0_2 2 11278 2338
/ 0
x_2_0_1 2 11278 1844
/ 0
rom_data_3_0_1 2 11278 1876
/ 0
vss 2 12438 1987
/ 0
vdd 2 12438 1493
/ 0
rst 2 11278 1604
/ 0
clk 2 11278 1350
/ 0
check_start 2 15758 50
/ 0
mask_select_1_0_0 2 17798 2130
/ 0
mask_7_0_5 3 17438 3924
/ 0
mask_7_0_3 3 13398 3924
/ 0
mask_7_0_2 3 15798 3924
/ 0
mask_7_0_0 3 14878 3924
/ 0
ready 3 14078 50
/ 0
rom_addr_6_0_5 3 17518 50
/ 0
rom_addr_6_0_4 3 16598 3924
/ 0
rom_addr_6_0_3 3 13878 50
/ 0
rom_addr_6_0_2 3 12158 50
/ 0
x_2_0_0 3 13118 3924
/ 0
rom_data_3_0_3 3 13958 3924
/ 0
rom_data_3_0_2 3 14358 3924
/ 0
rom_data_3_0_0 3 13078 3924
/ 0
next_piece 3 13278 3924
/ 0
y_3_0_3 3 15358 3924
/ 0
y_3_0_2 3 14678 3924
/ 0
y_3_0_1 3 14718 50
/ 0
y_3_0_0 3 14038 3924
/ 0
overflow 3 15438 50
/ 0
draw_start 3 15718 50
/ 0
piece_type_2_0_2 3 13838 50
/ 0
piece_type_2_0_1 3 15918 50
/ 0
piece_type_2_0_0 3 16198 3924
/ 0
rot_1_0_1 3 14118 50
/ 0
rot_1_0_0 3 13558 50
/ 0
mask_select_1_0_1 3 16118 50
/ 1
3 n85 ~ 2 12204 790 0 0 ~
/ 1
3 n105 ~ 2 15884 3754 0 0 ~
/ 1
3 n87 ~ 2 16404 1220 0 0 ~
/ 1
3 new_rom_addr_1_port ~ 2 16564 1220 0 0 ~
/ 1
3 n99 ~ 2 16844 3754 0 0 ~
/ 1
3 n107 ~ 2 11444 2766 0 0 ~
/ 1
3 n86 ~ 2 16204 1220 0 0 ~
/ 1
3 n82 ~ 2 14204 790 0 0 ~
/ 1
3 n103 ~ 2 13484 2766 0 0 ~
/ 1
3 new_rom_addr_6_port ~ 2 11764 1220 0 0 ~
/ 1
3 n88 ~ 2 17044 2208 0 0 ~
/ 1
3 new_mask_7_port ~ 2 11684 3196 0 0 ~
/ 1
3 new_mask_5_port ~ 2 16644 3228 0 0 ~
/ 1
3 n79 ~ 2 17724 232 0 0 ~
/ 1
3 n83 ~ 2 13924 790 0 0 ~
/ 1
3 n68 ~ 2 15844 790 0 0 ~
/ 1
3 n76 ~ 2 11644 1778 0 0 ~
/ 1
3 new_rom_addr_2_port ~ 2 12124 264 0 0 ~
/ 1
3 n91 ~ 2 15684 2766 0 0 ~
/ 1
3 new_mask_0_port ~ 2 13124 3196 0 0 ~
/ 1
3 new_rom_addr_3_port ~ 2 13044 758 0 0 ~
/ 1
3 n74 ~ 2 13444 1778 0 0 ~
/ 1
3 new_mask_1_port ~ 2 11284 2240 0 0 ~
/ 1
3 x_out_2_port ~ 3 12764 2942 0 0 ~
/ 1
3 new_rom_addr_5_port ~ 2 17764 232 0 0 ~
/ 1
3 n66 ~ 2 15524 1220 0 0 ~
/ 1
3 n72 ~ 2 15244 1252 0 0 ~
/ 1
3 n100 ~ 2 17644 2766 0 0 ~
/ 1
3 new_mask_6_port ~ 2 11284 758 0 0 ~
/ 1
3 y_out_2_port ~ 2 14884 3196 0 0 ~
/ 1
3 n97 ~ 2 11964 1220 0 0 ~
/ 1
3 next_state_1_port ~ 2 11284 264 0 0 ~
/ 1
3 new_rom_addr_0_port ~ 2 16684 1746 0 0 ~
/ 1
3 n71 ~ 2 16044 758 0 0 ~
/ 1
3 n59 ~ 2 14244 1220 0 0 ~
/ 1
3 n80 ~ 2 16204 2766 0 0 ~
/ 1
3 next_state_0_port ~ 2 15644 1252 0 0 ~
/ 1
3 n78 ~ 2 16004 232 0 0 ~
/ 1
3 n89 ~ 2 16404 2766 0 0 ~
/ 1
3 y_out_4_port ~ 2 13804 2240 0 0 ~
/ 1
3 n93 ~ 2 11884 1778 0 0 ~
/ 1
3 n92 ~ 2 11604 3196 0 0 ~
/ 1
3 new_mask_2_port ~ 2 15804 2240 0 0 ~
/ 1
3 n60 ~ 2 15204 264 0 0 ~
/ 1
3 n58 ~ 2 15124 264 0 0 ~
/ 1
3 n96 ~ 2 13284 1778 0 0 ~
/ 1
3 n108 ~ 2 13044 3196 0 0 ~
/ 1
3 x_out_3_port ~ 3 12524 1538 0 0 ~
/ 1
3 new_mask_4_port ~ 2 17644 1778 0 0 ~
/ 1
3 n70 ~ 2 15884 1746 0 0 ~
/ 1
3 n106 ~ 2 13244 3196 0 0 ~
/ 1
3 n69 ~ 2 14444 1252 0 0 ~
/ 1
3 n101 ~ 2 16564 2766 0 0 ~
/ 1
3 n109 ~ 2 13084 3196 0 0 ~
/ 1
3 x_out_0_port ~ 3 13044 2942 0 0 ~
/ 1
3 n102 ~ 2 15564 3196 0 0 ~
/ 1
3 n73 ~ 2 13484 1746 0 0 ~
/ 1
3 n98 ~ 2 14964 3196 0 0 ~
/ 1
3 next_state_2_port ~ 2 14324 1252 0 0 ~
/ 1
3 n62 ~ 2 14524 232 0 0 ~
/ 1
3 n57 ~ 2 14884 1220 0 0 ~
/ 1
3 new_rom_addr_4_port ~ 2 17804 2766 0 0 ~
/ 1
3 n84 ~ 2 12244 790 0 0 ~
/ 1
3 new_mask_3_port ~ 2 13044 1252 0 0 ~
/ 1
3 x_out_1_port ~ 2 12124 1674 0 0 ~
/ 1
3 n90 ~ 2 15124 1252 0 0 ~
/ 1
3 n75 ~ 2 13924 1778 0 0 ~
/ 1
3 n104 ~ 2 13684 3196 0 0 ~
/ 1
3 state_0_port ~ 2 15804 790 0 0 ~
/ 1
3 y_out_0_port ~ 3 14324 1538 0 0 ~
/ 1
3 y_out_3_port ~ 2 13204 1778 0 0 ~
/ 1
3 n63 ~ 2 11484 1220 0 0 ~
/ 1
3 n61 ~ 2 14964 1044 0 0 ~
/ 1
3 y_out_1_port ~ 3 15444 1538 0 0 ~
/ 1
3 n81 ~ 2 15924 1220 0 0 ~
/ 1
3 n67 ~ 2 15564 1220 0 0 ~
/ 1
3 n65 ~ 2 13804 1746 0 0 ~
/ 1
3 state_1_port ~ 2 14524 790 0 0 ~
/ 1
3 state_2_port ~ 2 15284 1220 0 0 ~
/ 1
3 n95 ~ 2 14924 3196 0 0 ~
/ 1
3 n64 ~ 2 15524 758 0 0 ~
/ 1
3 n94 ~ 2 13444 2766 0 0 ~
/ 1
3 n77 ~ 2 15884 1220 0 0 ~
_I0/chip/game_controller/cur_y_reg_0_inst dfn10 0
vss 2 438 18783
/ 0
vdd 2 438 18289
/ 0
Q 2 1078 18536
/ 0
CK 2 438 18536
/ 0
D 2 598 18744
_I0/chip/game_controller/cur_y_reg_1_inst dfn10 0
vss 2 438 17795
/ 0
vdd 2 438 17301
/ 0
Q 2 1078 17548
/ 0
CK 2 438 17548
/ 0
D 2 598 17756
_I0/chip/game_controller/cur_timer_1_reset_reg dfn10 0
vss 2 438 10879
/ 0
vdd 2 438 11373
/ 0
Q 2 1078 11126
/ 0
CK 2 438 11126
/ 0
D 2 598 10918
_I0/chip/game_controller/cur_y_reg_2_inst dfn10 0
vss 2 1078 11867
/ 0
vdd 2 1078 11373
/ 0
Q 2 1718 11620
/ 0
CK 2 1078 11620
/ 0
D 2 1238 11828
_I0/chip/game_controller/cur_future_piece_reg_0_inst dfn10 0
vss 2 1078 9891
/ 0
vdd 2 1078 9397
/ 0
Q 2 1718 9644
/ 0
CK 2 1078 9644
/ 0
D 2 1238 9852
_I0/chip/game_controller/cur_y_reg_3_inst dfn10 0
vss 2 1318 15819
/ 0
vdd 2 1318 16313
/ 0
Q 2 1958 16066
/ 0
CK 2 1318 16066
/ 0
D 2 1478 15858
_I0/chip/game_controller/cur_rot_reg_1_inst dfn10 0
vss 2 1878 14831
/ 0
vdd 2 1878 15325
/ 0
Q 2 2518 15078
/ 0
CK 2 1878 15078
/ 0
D 2 2038 14870
_I0/chip/game_controller/cur_future_piece_reg_2_inst dfn10 0
vss 2 1518 13843
/ 0
vdd 2 1518 13349
/ 0
Q 2 2158 13596
/ 0
CK 2 1518 13596
/ 0
D 2 1678 13804
_I0/chip/game_controller/cur_x_reg_2_inst dfn10 0
vss 2 2678 15819
/ 0
vdd 2 2678 15325
/ 0
Q 2 3318 15572
/ 0
CK 2 2678 15572
/ 0
D 2 2838 15780
_I0/chip/game_controller/cur_rot_reg_0_inst dfn10 0
vss 2 2358 10879
/ 0
vdd 2 2358 10385
/ 0
Q 2 2998 10632
/ 0
CK 2 2358 10632
/ 0
D 2 2518 10840
_I0/chip/game_controller/cur_piece_reg_0_inst dfn10 0
vss 2 2998 11867
/ 0
vdd 2 2998 11373
/ 0
Q 2 3638 11620
/ 0
CK 2 2998 11620
/ 0
D 2 3158 11828
_I0/chip/game_controller/cur_future_piece_reg_1_inst dfn10 0
vss 2 3638 15819
/ 0
vdd 2 3638 15325
/ 0
Q 2 4278 15572
/ 0
CK 2 3638 15572
/ 0
D 2 3798 15780
_I0/chip/game_controller/cur_piece_reg_1_inst dfn10 0
vss 2 5278 8903
/ 0
vdd 2 5278 9397
/ 0
Q 2 5918 9150
/ 0
CK 2 5278 9150
/ 0
D 2 5438 8942
_I0/chip/game_controller/cur_timer_1_time_reg dfn10 0
vss 2 8078 14831
/ 0
vdd 2 8078 15325
/ 0
Q 2 8718 15078
/ 0
CK 2 8078 15078
/ 0
D 2 8238 14870
_I0/chip/game_controller/cur_piece_reg_2_inst dfn10 0
vss 2 8118 11867
/ 0
vdd 2 8118 11373
/ 0
Q 2 8758 11620
/ 0
CK 2 8118 11620
/ 0
D 2 8278 11828
_I0/chip/game_controller/cur_timer_1_start_reg dfn10 0
vss 2 9438 19771
/ 0
vdd 2 9438 19277
/ 0
Q 2 10078 19524
/ 0
CK 2 9438 19524
/ 0
D 2 9598 19732
_I0/chip/game_controller/cur_x_reg_1_inst dfn10 0
vss 2 8758 9891
/ 0
vdd 2 8758 9397
/ 0
Q 2 9398 9644
/ 0
CK 2 8758 9644
/ 0
D 2 8918 9852
_I0/chip/game_controller/cur_x_reg_0_inst dfn10 0
vss 2 10038 11867
/ 0
vdd 2 10038 11373
/ 0
Q 2 10678 11620
/ 0
CK 2 10038 11620
/ 0
D 2 10198 11828
_I0/chip/check_piece_mask/pixel_reg_1_inst dfn10 0
vss 2 14798 4951
/ 0
vdd 2 14798 4457
/ 0
Q 2 15438 4704
/ 0
CK 2 14798 4704
/ 0
D 2 14958 4912
_I0/chip/check_piece_mask/empty_s_reg dfn10 0
vss 2 14878 6927
/ 0
vdd 2 14878 6433
/ 0
Q 2 15518 6680
/ 0
CK 2 14878 6680
/ 0
D 2 15038 6888
_I0/chip/check_piece_mask/pixel_reg_0_inst dfn10 0
vss 2 17318 5939
/ 0
vdd 2 17318 5445
/ 0
Q 2 17958 5692
/ 0
CK 2 17318 5692
/ 0
D 2 17478 5900
_I0/chip/game_controller/U438 na210 0
Y 2 518 17022
/ 0
B 2 478 17022
/ 0
A 2 438 17022
/ 0
vdd 2 438 17301
/ 0
vss 2 438 16807
_I0/chip/game_controller/U426 na210 0
Y 2 718 15046
/ 0
B 2 678 15046
/ 0
A 2 638 15046
/ 0
vdd 2 638 15325
/ 0
vss 2 638 14831
_I0/chip/game_controller/U436 na210 0
Y 2 1238 14058
/ 0
B 2 1198 14058
/ 0
A 2 1158 14058
/ 0
vdd 2 1158 14337
/ 0
vss 2 1158 13843
_I0/chip/game_controller/U416 na210 0
Y 2 798 14058
/ 0
B 2 758 14058
/ 0
A 2 718 14058
/ 0
vdd 2 718 14337
/ 0
vss 2 718 13843
_I0/chip/game_controller/U491 na210 0
Y 2 758 12082
/ 0
B 2 718 12082
/ 0
A 2 678 12082
/ 0
vdd 2 678 12361
/ 0
vss 2 678 11867
_I0/chip/game_controller/U442 na210 0
Y 2 758 12640
/ 0
B 2 718 12640
/ 0
A 2 678 12640
/ 0
vdd 2 678 12361
/ 0
vss 2 678 12855
_I0/chip/game_controller/U441 na210 0
Y 2 518 11652
/ 0
B 2 478 11652
/ 0
A 2 438 11652
/ 0
vdd 2 438 11373
/ 0
vss 2 438 11867
_I0/chip/game_controller/U435 na210 0
Y 2 1158 18998
/ 0
B 2 1118 18998
/ 0
A 2 1078 18998
/ 0
vdd 2 1078 19277
/ 0
vss 2 1078 18783
_I0/chip/game_controller/U437 na210 0
Y 2 1158 19556
/ 0
B 2 1118 19556
/ 0
A 2 1078 19556
/ 0
vdd 2 1078 19277
/ 0
vss 2 1078 19771
_I0/chip/game_controller/U415 na210 0
Y 2 718 16034
/ 0
B 2 678 16034
/ 0
A 2 638 16034
/ 0
vdd 2 638 16313
/ 0
vss 2 638 15819
_I0/chip/game_controller/U417 na210 0
Y 2 718 16592
/ 0
B 2 678 16592
/ 0
A 2 638 16592
/ 0
vdd 2 638 16313
/ 0
vss 2 638 16807
_I0/chip/game_controller/U440 na210 0
Y 2 998 16034
/ 0
B 2 958 16034
/ 0
A 2 918 16034
/ 0
vdd 2 918 16313
/ 0
vss 2 918 15819
_I0/chip/game_controller/U483 na210 0
Y 2 1358 15046
/ 0
B 2 1318 15046
/ 0
A 2 1278 15046
/ 0
vdd 2 1278 15325
/ 0
vss 2 1278 14831
_I0/chip/game_controller/U444 na210 0
Y 2 798 13070
/ 0
B 2 758 13070
/ 0
A 2 718 13070
/ 0
vdd 2 718 13349
/ 0
vss 2 718 12855
_I0/chip/game_controller/U462 na210 0
Y 2 1558 8688
/ 0
B 2 1518 8688
/ 0
A 2 1478 8688
/ 0
vdd 2 1478 8409
/ 0
vss 2 1478 8903
_I0/chip/game_controller/U521 na210 0
Y 2 1158 9118
/ 0
B 2 1118 9118
/ 0
A 2 1078 9118
/ 0
vdd 2 1078 9397
/ 0
vss 2 1078 8903
_I0/chip/game_controller/U315 na210 0
Y 2 4038 16034
/ 0
B 2 3998 16034
/ 0
A 2 3958 16034
/ 0
vdd 2 3958 16313
/ 0
vss 2 3958 15819
_I0/chip/game_controller/U427 na210 0
Y 2 2758 9676
/ 0
B 2 2718 9676
/ 0
A 2 2678 9676
/ 0
vdd 2 2678 9397
/ 0
vss 2 2678 9891
_I0/chip/game_controller/U362 na210 0
Y 2 2198 10664
/ 0
B 2 2158 10664
/ 0
A 2 2118 10664
/ 0
vdd 2 2118 10385
/ 0
vss 2 2118 10879
_I0/chip/game_controller/U499 na210 0
Y 2 2358 16034
/ 0
B 2 2318 16034
/ 0
A 2 2278 16034
/ 0
vdd 2 2278 16313
/ 0
vss 2 2278 15819
_I0/chip/game_controller/U439 na210 0
Y 2 2118 14058
/ 0
B 2 2078 14058
/ 0
A 2 2038 14058
/ 0
vdd 2 2038 14337
/ 0
vss 2 2038 13843
_I0/chip/game_controller/U487 na210 0
Y 2 2158 14616
/ 0
B 2 2118 14616
/ 0
A 2 2078 14616
/ 0
vdd 2 2078 14337
/ 0
vss 2 2078 14831
_I0/chip/game_controller/U402 na210 0
Y 2 2758 13628
/ 0
B 2 2718 13628
/ 0
A 2 2678 13628
/ 0
vdd 2 2678 13349
/ 0
vss 2 2678 13843
_I0/chip/game_controller/U455 na210 0
Y 2 2358 13070
/ 0
B 2 2318 13070
/ 0
A 2 2278 13070
/ 0
vdd 2 2278 13349
/ 0
vss 2 2278 12855
_I0/chip/game_controller/U384 na210 0
Y 2 2358 13628
/ 0
B 2 2318 13628
/ 0
A 2 2278 13628
/ 0
vdd 2 2278 13349
/ 0
vss 2 2278 13843
_I0/chip/game_controller/U498 na210 0
Y 2 2038 9118
/ 0
B 2 1998 9118
/ 0
A 2 1958 9118
/ 0
vdd 2 1958 9397
/ 0
vss 2 1958 8903
_I0/chip/game_controller/U522 na210 0
Y 2 2918 9118
/ 0
B 2 2878 9118
/ 0
A 2 2838 9118
/ 0
vdd 2 2838 9397
/ 0
vss 2 2838 8903
_I0/chip/game_controller/U569 na210 0
Y 2 4438 16592
/ 0
B 2 4398 16592
/ 0
A 2 4358 16592
/ 0
vdd 2 4358 16313
/ 0
vss 2 4358 16807
_I0/chip/game_controller/U500 na210 0
Y 2 3118 16034
/ 0
B 2 3078 16034
/ 0
A 2 3038 16034
/ 0
vdd 2 3038 16313
/ 0
vss 2 3038 15819
_I0/chip/game_controller/U364 na210 0
Y 2 3678 16592
/ 0
B 2 3638 16592
/ 0
A 2 3598 16592
/ 0
vdd 2 3598 16313
/ 0
vss 2 3598 16807
_I0/chip/game_controller/U389 na210 0
Y 2 3478 14058
/ 0
B 2 3438 14058
/ 0
A 2 3398 14058
/ 0
vdd 2 3398 14337
/ 0
vss 2 3398 13843
_I0/chip/game_controller/U450 na210 0
Y 2 3318 12082
/ 0
B 2 3278 12082
/ 0
A 2 3238 12082
/ 0
vdd 2 3238 12361
/ 0
vss 2 3238 11867
_I0/chip/game_controller/U385 na210 0
Y 2 3318 12640
/ 0
B 2 3278 12640
/ 0
A 2 3238 12640
/ 0
vdd 2 3238 12361
/ 0
vss 2 3238 12855
_I0/chip/game_controller/U470 na210 0
Y 2 3478 12082
/ 0
B 2 3438 12082
/ 0
A 2 3398 12082
/ 0
vdd 2 3398 12361
/ 0
vss 2 3398 11867
_I0/chip/game_controller/U424 na210 0
Y 2 3078 11094
/ 0
B 2 3038 11094
/ 0
A 2 2998 11094
/ 0
vdd 2 2998 11373
/ 0
vss 2 2998 10879
_I0/chip/game_controller/U387 na210 0
Y 2 3638 9118
/ 0
B 2 3598 9118
/ 0
A 2 3558 9118
/ 0
vdd 2 3558 9397
/ 0
vss 2 3558 8903
_I0/chip/game_controller/U484 na210 0
Y 2 2558 9118
/ 0
B 2 2518 9118
/ 0
A 2 2478 9118
/ 0
vdd 2 2478 9397
/ 0
vss 2 2478 8903
_I0/chip/game_controller/U492 na210 0
Y 2 3318 9118
/ 0
B 2 3278 9118
/ 0
A 2 3238 9118
/ 0
vdd 2 3238 9397
/ 0
vss 2 3238 8903
_I0/chip/game_controller/U547 na210 0
Y 2 4158 17022
/ 0
B 2 4118 17022
/ 0
A 2 4078 17022
/ 0
vdd 2 4078 17301
/ 0
vss 2 4078 16807
_I0/chip/game_controller/U466 na210 0
Y 2 3718 15046
/ 0
B 2 3678 15046
/ 0
A 2 3638 15046
/ 0
vdd 2 3638 15325
/ 0
vss 2 3638 14831
_I0/chip/game_controller/U568 na210 0
Y 2 3998 12640
/ 0
B 2 3958 12640
/ 0
A 2 3918 12640
/ 0
vdd 2 3918 12361
/ 0
vss 2 3918 12855
_I0/chip/game_controller/U307 na210 0
Y 2 3758 13070
/ 0
B 2 3718 13070
/ 0
A 2 3678 13070
/ 0
vdd 2 3678 13349
/ 0
vss 2 3678 12855
_I0/chip/game_controller/U422 na210 0
Y 2 3798 10106
/ 0
B 2 3758 10106
/ 0
A 2 3718 10106
/ 0
vdd 2 3718 10385
/ 0
vss 2 3718 9891
_I0/chip/game_controller/U448 na210 0
Y 2 4238 9118
/ 0
B 2 4198 9118
/ 0
A 2 4158 9118
/ 0
vdd 2 4158 9397
/ 0
vss 2 4158 8903
_I0/chip/game_controller/U572 na210 0
Y 2 5078 17022
/ 0
B 2 5038 17022
/ 0
A 2 4998 17022
/ 0
vdd 2 4998 17301
/ 0
vss 2 4998 16807
_I0/chip/game_controller/U551 na210 0
Y 2 5278 17580
/ 0
B 2 5238 17580
/ 0
A 2 5198 17580
/ 0
vdd 2 5198 17301
/ 0
vss 2 5198 17795
_I0/chip/game_controller/U451 na210 0
Y 2 4398 15046
/ 0
B 2 4358 15046
/ 0
A 2 4318 15046
/ 0
vdd 2 4318 15325
/ 0
vss 2 4318 14831
_I0/chip/game_controller/U363 na210 0
Y 2 4678 15046
/ 0
B 2 4638 15046
/ 0
A 2 4598 15046
/ 0
vdd 2 4598 15325
/ 0
vss 2 4598 14831
_I0/chip/game_controller/U473 na210 0
Y 2 4638 13070
/ 0
B 2 4598 13070
/ 0
A 2 4558 13070
/ 0
vdd 2 4558 13349
/ 0
vss 2 4558 12855
_I0/chip/game_controller/U434 na210 0
Y 2 4638 13628
/ 0
B 2 4598 13628
/ 0
A 2 4558 13628
/ 0
vdd 2 4558 13349
/ 0
vss 2 4558 13843
_I0/chip/game_controller/U419 na210 0
Y 2 4718 10664
/ 0
B 2 4678 10664
/ 0
A 2 4638 10664
/ 0
vdd 2 4638 10385
/ 0
vss 2 4638 10879
_I0/chip/game_controller/U463 na210 0
Y 2 4878 11094
/ 0
B 2 4838 11094
/ 0
A 2 4798 11094
/ 0
vdd 2 4798 11373
/ 0
vss 2 4798 10879
_I0/chip/game_controller/U520 na210 0
Y 2 4678 9118
/ 0
B 2 4638 9118
/ 0
A 2 4598 9118
/ 0
vdd 2 4598 9397
/ 0
vss 2 4598 8903
_I0/chip/game_controller/U481 na210 0
Y 2 4998 18998
/ 0
B 2 4958 18998
/ 0
A 2 4918 18998
/ 0
vdd 2 4918 19277
/ 0
vss 2 4918 18783
_I0/chip/game_controller/U358 na210 0
Y 2 4998 19556
/ 0
B 2 4958 19556
/ 0
A 2 4918 19556
/ 0
vdd 2 4918 19277
/ 0
vss 2 4918 19771
_I0/chip/game_controller/U563 na210 0
Y 2 4638 16034
/ 0
B 2 4598 16034
/ 0
A 2 4558 16034
/ 0
vdd 2 4558 16313
/ 0
vss 2 4558 15819
_I0/chip/game_controller/U587 na210 0
Y 2 5558 13070
/ 0
B 2 5518 13070
/ 0
A 2 5478 13070
/ 0
vdd 2 5478 13349
/ 0
vss 2 5478 12855
_I0/chip/game_controller/U592 na210 0
Y 2 5118 12640
/ 0
B 2 5078 12640
/ 0
A 2 5038 12640
/ 0
vdd 2 5038 12361
/ 0
vss 2 5038 12855
_I0/chip/game_controller/U591 na210 0
Y 2 4678 12082
/ 0
B 2 4638 12082
/ 0
A 2 4598 12082
/ 0
vdd 2 4598 12361
/ 0
vss 2 4598 11867
_I0/chip/game_controller/U461 na210 0
Y 2 5358 10106
/ 0
B 2 5318 10106
/ 0
A 2 5278 10106
/ 0
vdd 2 5278 10385
/ 0
vss 2 5278 9891
_I0/chip/game_controller/U494 na210 0
Y 2 5358 10664
/ 0
B 2 5318 10664
/ 0
A 2 5278 10664
/ 0
vdd 2 5278 10385
/ 0
vss 2 5278 10879
_I0/chip/game_controller/U583 na210 0
Y 2 4998 9118
/ 0
B 2 4958 9118
/ 0
A 2 4918 9118
/ 0
vdd 2 4918 9397
/ 0
vss 2 4918 8903
_I0/chip/game_controller/U554 na210 0
Y 2 4998 16034
/ 0
B 2 4958 16034
/ 0
A 2 4918 16034
/ 0
vdd 2 4918 16313
/ 0
vss 2 4918 15819
_I0/chip/game_controller/U380 na210 0
Y 2 6038 14616
/ 0
B 2 5998 14616
/ 0
A 2 5958 14616
/ 0
vdd 2 5958 14337
/ 0
vss 2 5958 14831
_I0/chip/game_controller/U465 na210 0
Y 2 6078 11652
/ 0
B 2 6038 11652
/ 0
A 2 5998 11652
/ 0
vdd 2 5998 11373
/ 0
vss 2 5998 11867
_I0/chip/game_controller/U489 na210 0
Y 2 6238 10106
/ 0
B 2 6198 10106
/ 0
A 2 6158 10106
/ 0
vdd 2 6158 10385
/ 0
vss 2 6158 9891
_I0/chip/game_controller/U485 na210 0
Y 2 6238 10664
/ 0
B 2 6198 10664
/ 0
A 2 6158 10664
/ 0
vdd 2 6158 10385
/ 0
vss 2 6158 10879
_I0/chip/game_controller/U524 na210 0
Y 2 7158 15046
/ 0
B 2 7118 15046
/ 0
A 2 7078 15046
/ 0
vdd 2 7078 15325
/ 0
vss 2 7078 14831
_I0/chip/game_controller/U378 na210 0
Y 2 5758 14058
/ 0
B 2 5718 14058
/ 0
A 2 5678 14058
/ 0
vdd 2 5678 14337
/ 0
vss 2 5678 13843
_I0/chip/game_controller/U576 na210 0
Y 2 6918 13628
/ 0
B 2 6878 13628
/ 0
A 2 6838 13628
/ 0
vdd 2 6838 13349
/ 0
vss 2 6838 13843
_I0/chip/game_controller/U517 na210 0
Y 2 6398 12082
/ 0
B 2 6358 12082
/ 0
A 2 6318 12082
/ 0
vdd 2 6318 12361
/ 0
vss 2 6318 11867
_I0/chip/game_controller/U314 na210 0
Y 2 6918 12082
/ 0
B 2 6878 12082
/ 0
A 2 6838 12082
/ 0
vdd 2 6838 12361
/ 0
vss 2 6838 11867
_I0/chip/game_controller/U469 na210 0
Y 2 6398 11094
/ 0
B 2 6358 11094
/ 0
A 2 6318 11094
/ 0
vdd 2 6318 11373
/ 0
vss 2 6318 10879
_I0/chip/game_controller/U312 na210 0
Y 2 6878 13070
/ 0
B 2 6838 13070
/ 0
A 2 6798 13070
/ 0
vdd 2 6798 13349
/ 0
vss 2 6798 12855
_I0/chip/game_controller/U595 na210 0
Y 2 6958 14058
/ 0
B 2 6918 14058
/ 0
A 2 6878 14058
/ 0
vdd 2 6878 14337
/ 0
vss 2 6878 13843
_I0/chip/game_controller/U574 na210 0
Y 2 7398 9118
/ 0
B 2 7358 9118
/ 0
A 2 7318 9118
/ 0
vdd 2 7318 9397
/ 0
vss 2 7318 8903
_I0/chip/game_controller/U584 na210 0
Y 2 7398 9676
/ 0
B 2 7358 9676
/ 0
A 2 7318 9676
/ 0
vdd 2 7318 9397
/ 0
vss 2 7318 9891
_I0/chip/game_controller/U454 na210 0
Y 2 7958 13070
/ 0
B 2 7918 13070
/ 0
A 2 7878 13070
/ 0
vdd 2 7878 13349
/ 0
vss 2 7878 12855
_I0/chip/game_controller/U456 na210 0
Y 2 7918 13628
/ 0
B 2 7878 13628
/ 0
A 2 7838 13628
/ 0
vdd 2 7838 13349
/ 0
vss 2 7838 13843
_I0/chip/game_controller/U410 na210 0
Y 2 7878 9676
/ 0
B 2 7838 9676
/ 0
A 2 7798 9676
/ 0
vdd 2 7798 9397
/ 0
vss 2 7798 9891
_I0/chip/game_controller/U309 na210 0
Y 2 8678 16034
/ 0
B 2 8638 16034
/ 0
A 2 8598 16034
/ 0
vdd 2 8598 16313
/ 0
vss 2 8598 15819
_I0/chip/game_controller/U534 na210 0
Y 2 8078 14616
/ 0
B 2 8038 14616
/ 0
A 2 7998 14616
/ 0
vdd 2 7998 14337
/ 0
vss 2 7998 14831
_I0/chip/game_controller/U513 na210 0
Y 2 8558 14058
/ 0
B 2 8518 14058
/ 0
A 2 8478 14058
/ 0
vdd 2 8478 14337
/ 0
vss 2 8478 13843
_I0/chip/game_controller/U532 na210 0
Y 2 8838 18010
/ 0
B 2 8798 18010
/ 0
A 2 8758 18010
/ 0
vdd 2 8758 18289
/ 0
vss 2 8758 17795
_I0/chip/game_controller/U589 na210 0
Y 2 9478 18998
/ 0
B 2 9438 18998
/ 0
A 2 9398 18998
/ 0
vdd 2 9398 19277
/ 0
vss 2 9398 18783
_I0/chip/game_controller/U531 na210 0
Y 2 9398 17022
/ 0
B 2 9358 17022
/ 0
A 2 9318 17022
/ 0
vdd 2 9318 17301
/ 0
vss 2 9318 16807
_I0/chip/game_controller/U457 na210 0
Y 2 8998 12082
/ 0
B 2 8958 12082
/ 0
A 2 8918 12082
/ 0
vdd 2 8918 12361
/ 0
vss 2 8918 11867
_I0/chip/game_controller/U425 na210 0
Y 2 9318 10664
/ 0
B 2 9278 10664
/ 0
A 2 9238 10664
/ 0
vdd 2 9238 10385
/ 0
vss 2 9238 10879
_I0/chip/game_controller/U430 na210 0
Y 2 8878 11094
/ 0
B 2 8838 11094
/ 0
A 2 8798 11094
/ 0
vdd 2 8798 11373
/ 0
vss 2 8798 10879
_I0/chip/game_controller/U308 na210 0
Y 2 9158 9118
/ 0
B 2 9118 9118
/ 0
A 2 9078 9118
/ 0
vdd 2 9078 9397
/ 0
vss 2 9078 8903
_I0/chip/game_controller/U533 na210 0
Y 2 9518 18568
/ 0
B 2 9478 18568
/ 0
A 2 9438 18568
/ 0
vdd 2 9438 18289
/ 0
vss 2 9438 18783
_I0/chip/game_controller/U398 na210 0
Y 2 9638 15046
/ 0
B 2 9598 15046
/ 0
A 2 9558 15046
/ 0
vdd 2 9558 15325
/ 0
vss 2 9558 14831
_I0/chip/game_controller/U488 na210 0
Y 2 10078 8130
/ 0
B 2 10038 8130
/ 0
A 2 9998 8130
/ 0
vdd 2 9998 8409
/ 0
vss 2 9998 7915
_I0/chip/game_controller/U467 na210 0
Y 2 9958 9676
/ 0
B 2 9918 9676
/ 0
A 2 9878 9676
/ 0
vdd 2 9878 9397
/ 0
vss 2 9878 9891
_I0/chip/game_controller/U509 na210 0
Y 2 10598 18010
/ 0
B 2 10558 18010
/ 0
A 2 10518 18010
/ 0
vdd 2 10518 18289
/ 0
vss 2 10518 17795
_I0/chip/game_controller/U508 na210 0
Y 2 10598 18568
/ 0
B 2 10558 18568
/ 0
A 2 10518 18568
/ 0
vdd 2 10518 18289
/ 0
vss 2 10518 18783
_I0/chip/game_controller/U555 na210 0
Y 2 10358 14616
/ 0
B 2 10318 14616
/ 0
A 2 10278 14616
/ 0
vdd 2 10278 14337
/ 0
vss 2 10278 14831
_I0/chip/game_controller/U510 na210 0
Y 2 10358 15046
/ 0
B 2 10318 15046
/ 0
A 2 10278 15046
/ 0
vdd 2 10278 15325
/ 0
vss 2 10278 14831
_I0/chip/game_controller/U526 na210 0
Y 2 10638 9676
/ 0
B 2 10598 9676
/ 0
A 2 10558 9676
/ 0
vdd 2 10558 9397
/ 0
vss 2 10558 9891
_I0/chip/game_controller/U514 na210 0
Y 2 10398 9676
/ 0
B 2 10358 9676
/ 0
A 2 10318 9676
/ 0
vdd 2 10318 9397
/ 0
vss 2 10318 9891
_I0/chip/game_controller/U350 na210 0
Y 2 11078 18568
/ 0
B 2 11038 18568
/ 0
A 2 10998 18568
/ 0
vdd 2 10998 18289
/ 0
vss 2 10998 18783
_I0/chip/game_controller/U311 na210 0
Y 2 10798 18998
/ 0
B 2 10758 18998
/ 0
A 2 10718 18998
/ 0
vdd 2 10718 19277
/ 0
vss 2 10718 18783
_I0/chip/game_controller/U528 na210 0
Y 2 11438 18998
/ 0
B 2 11398 18998
/ 0
A 2 11358 18998
/ 0
vdd 2 11358 19277
/ 0
vss 2 11358 18783
_I0/chip/game_controller/U558 na210 0
Y 2 11758 15046
/ 0
B 2 11718 15046
/ 0
A 2 11678 15046
/ 0
vdd 2 11678 15325
/ 0
vss 2 11678 14831
_I0/chip/game_controller/U319 na210 0
Y 2 11878 12640
/ 0
B 2 11838 12640
/ 0
A 2 11798 12640
/ 0
vdd 2 11798 12361
/ 0
vss 2 11798 12855
_I0/chip/game_controller/U397 na210 0
Y 2 11598 12082
/ 0
B 2 11558 12082
/ 0
A 2 11518 12082
/ 0
vdd 2 11518 12361
/ 0
vss 2 11518 11867
_I0/chip/game_controller/U527 na210 0
Y 2 11598 12640
/ 0
B 2 11558 12640
/ 0
A 2 11518 12640
/ 0
vdd 2 11518 12361
/ 0
vss 2 11518 12855
_I0/chip/game_controller/U388 na210 0
Y 2 11958 9118
/ 0
B 2 11918 9118
/ 0
A 2 11878 9118
/ 0
vdd 2 11878 9397
/ 0
vss 2 11878 8903
_I0/chip/game_controller/U474 na210 0
Y 2 11758 9676
/ 0
B 2 11718 9676
/ 0
A 2 11678 9676
/ 0
vdd 2 11678 9397
/ 0
vss 2 11678 9891
_I0/chip/game_controller/U530 na210 0
Y 2 12078 16592
/ 0
B 2 12038 16592
/ 0
A 2 11998 16592
/ 0
vdd 2 11998 16313
/ 0
vss 2 11998 16807
_I0/chip/game_controller/U429 na210 0
Y 2 12518 14058
/ 0
B 2 12478 14058
/ 0
A 2 12438 14058
/ 0
vdd 2 12438 14337
/ 0
vss 2 12438 13843
_I0/chip/game_controller/U420 na210 0
Y 2 12118 12640
/ 0
B 2 12078 12640
/ 0
A 2 12038 12640
/ 0
vdd 2 12038 12361
/ 0
vss 2 12038 12855
_I0/chip/game_controller/U404 na210 0
Y 2 12238 11094
/ 0
B 2 12198 11094
/ 0
A 2 12158 11094
/ 0
vdd 2 12158 11373
/ 0
vss 2 12158 10879
_I0/chip/game_controller/move_pm/U104 na210 0
Y 2 8158 17580
/ 0
B 2 8118 17580
/ 0
A 2 8078 17580
/ 0
vdd 2 8078 17301
/ 0
vss 2 8078 17795
_I0/chip/game_controller/move_pm/U80 na210 0
Y 2 8158 18568
/ 0
B 2 8118 18568
/ 0
A 2 8078 18568
/ 0
vdd 2 8078 18289
/ 0
vss 2 8078 18783
_I0/chip/game_controller/move_pm/U112 na210 0
Y 2 8158 18010
/ 0
B 2 8118 18010
/ 0
A 2 8078 18010
/ 0
vdd 2 8078 18289
/ 0
vss 2 8078 17795
_I0/chip/game_controller/move_pm/U91 na210 0
Y 2 8158 18998
/ 0
B 2 8118 18998
/ 0
A 2 8078 18998
/ 0
vdd 2 8078 19277
/ 0
vss 2 8078 18783
_I0/chip/game_controller/move_pm/U97 na210 0
Y 2 8278 19556
/ 0
B 2 8238 19556
/ 0
A 2 8198 19556
/ 0
vdd 2 8198 19277
/ 0
vss 2 8198 19771
_I0/chip/game_controller/move_pm/U109 na210 0
Y 2 7078 18568
/ 0
B 2 7038 18568
/ 0
A 2 6998 18568
/ 0
vdd 2 6998 18289
/ 0
vss 2 6998 18783
_I0/chip/game_controller/move_pm/U117 na210 0
Y 2 7078 18010
/ 0
B 2 7038 18010
/ 0
A 2 6998 18010
/ 0
vdd 2 6998 18289
/ 0
vss 2 6998 17795
_I0/chip/game_controller/move_pm/U81 na210 0
Y 2 7078 19556
/ 0
B 2 7038 19556
/ 0
A 2 6998 19556
/ 0
vdd 2 6998 19277
/ 0
vss 2 6998 19771
_I0/chip/game_controller/move_pm/U115 na210 0
Y 2 6878 18568
/ 0
B 2 6838 18568
/ 0
A 2 6798 18568
/ 0
vdd 2 6798 18289
/ 0
vss 2 6798 18783
_I0/chip/game_controller/move_pm/U120 na210 0
Y 2 6878 18010
/ 0
B 2 6838 18010
/ 0
A 2 6798 18010
/ 0
vdd 2 6798 18289
/ 0
vss 2 6798 17795
_I0/chip/game_controller/move_pm/U96 na210 0
Y 2 6718 19556
/ 0
B 2 6678 19556
/ 0
A 2 6638 19556
/ 0
vdd 2 6638 19277
/ 0
vss 2 6638 19771
_I0/chip/game_controller/move_pm/U75 na210 0
Y 2 6798 18998
/ 0
B 2 6758 18998
/ 0
A 2 6718 18998
/ 0
vdd 2 6718 19277
/ 0
vss 2 6718 18783
_I0/chip/game_controller/move_pm/U78 na210 0
Y 2 6838 19556
/ 0
B 2 6798 19556
/ 0
A 2 6758 19556
/ 0
vdd 2 6758 19277
/ 0
vss 2 6758 19771
_I0/chip/game_controller/move_pm/U99 na210 0
Y 2 6358 17022
/ 0
B 2 6318 17022
/ 0
A 2 6278 17022
/ 0
vdd 2 6278 17301
/ 0
vss 2 6278 16807
_I0/chip/game_controller/move_pm/U100 na210 0
Y 2 6518 18568
/ 0
B 2 6478 18568
/ 0
A 2 6438 18568
/ 0
vdd 2 6438 18289
/ 0
vss 2 6438 18783
_I0/chip/game_controller/move_pm/U125 na210 0
Y 2 6118 17580
/ 0
B 2 6078 17580
/ 0
A 2 6038 17580
/ 0
vdd 2 6038 17301
/ 0
vss 2 6038 17795
_I0/chip/game_controller/move_pm/U92 na210 0
Y 2 6198 18568
/ 0
B 2 6158 18568
/ 0
A 2 6118 18568
/ 0
vdd 2 6118 18289
/ 0
vss 2 6118 18783
_I0/chip/game_controller/move_pm/U110 na210 0
Y 2 5878 17022
/ 0
B 2 5838 17022
/ 0
A 2 5798 17022
/ 0
vdd 2 5798 17301
/ 0
vss 2 5798 16807
_I0/chip/game_controller/move_pm/U111 na210 0
Y 2 5878 18568
/ 0
B 2 5838 18568
/ 0
A 2 5798 18568
/ 0
vdd 2 5798 18289
/ 0
vss 2 5798 18783
_I0/chip/game_controller/move_pm/U119 na210 0
Y 2 5838 18010
/ 0
B 2 5798 18010
/ 0
A 2 5758 18010
/ 0
vdd 2 5758 18289
/ 0
vss 2 5758 17795
_I0/chip/game_controller/calc_pm/U69 na210 0
Y 2 1958 19556
/ 0
B 2 1918 19556
/ 0
A 2 1878 19556
/ 0
vdd 2 1878 19277
/ 0
vss 2 1878 19771
_I0/chip/game_controller/calc_pm/U65 na210 0
Y 2 2278 18998
/ 0
B 2 2238 18998
/ 0
A 2 2198 18998
/ 0
vdd 2 2198 19277
/ 0
vss 2 2198 18783
_I0/chip/game_controller/calc_pm/U101 na210 0
Y 2 2278 19556
/ 0
B 2 2238 19556
/ 0
A 2 2198 19556
/ 0
vdd 2 2198 19277
/ 0
vss 2 2198 19771
_I0/chip/game_controller/calc_pm/U102 na210 0
Y 2 2158 18998
/ 0
B 2 2118 18998
/ 0
A 2 2078 18998
/ 0
vdd 2 2078 19277
/ 0
vss 2 2078 18783
_I0/chip/game_controller/calc_pm/U90 na210 0
Y 2 2158 19556
/ 0
B 2 2118 19556
/ 0
A 2 2078 19556
/ 0
vdd 2 2078 19277
/ 0
vss 2 2078 19771
_I0/chip/game_controller/calc_pm/U68 na210 0
Y 2 2398 18010
/ 0
B 2 2358 18010
/ 0
A 2 2318 18010
/ 0
vdd 2 2318 18289
/ 0
vss 2 2318 17795
_I0/chip/game_controller/calc_pm/U66 na210 0
Y 2 2278 18010
/ 0
B 2 2238 18010
/ 0
A 2 2198 18010
/ 0
vdd 2 2198 18289
/ 0
vss 2 2198 17795
_I0/chip/game_controller/calc_pm/U91 na210 0
Y 2 2558 18998
/ 0
B 2 2518 18998
/ 0
A 2 2478 18998
/ 0
vdd 2 2478 19277
/ 0
vss 2 2478 18783
_I0/chip/game_controller/calc_pm/U100 na210 0
Y 2 2438 18998
/ 0
B 2 2398 18998
/ 0
A 2 2358 18998
/ 0
vdd 2 2358 19277
/ 0
vss 2 2358 18783
_I0/chip/game_controller/calc_pm/U96 na210 0
Y 2 2718 18998
/ 0
B 2 2678 18998
/ 0
A 2 2638 18998
/ 0
vdd 2 2638 19277
/ 0
vss 2 2638 18783
_I0/chip/game_controller/calc_pm/U92 na210 0
Y 2 2838 18010
/ 0
B 2 2798 18010
/ 0
A 2 2758 18010
/ 0
vdd 2 2758 18289
/ 0
vss 2 2758 17795
_I0/chip/game_controller/calc_pm/U97 na210 0
Y 2 3078 19556
/ 0
B 2 3038 19556
/ 0
A 2 2998 19556
/ 0
vdd 2 2998 19277
/ 0
vss 2 2998 19771
_I0/chip/game_controller/calc_pm/U76 na210 0
Y 2 3118 18010
/ 0
B 2 3078 18010
/ 0
A 2 3038 18010
/ 0
vdd 2 3038 18289
/ 0
vss 2 3038 17795
_I0/chip/game_controller/calc_pm/U99 na210 0
Y 2 2998 18010
/ 0
B 2 2958 18010
/ 0
A 2 2918 18010
/ 0
vdd 2 2918 18289
/ 0
vss 2 2918 17795
_I0/chip/game_controller/calc_pm/U94 na210 0
Y 2 3358 19556
/ 0
B 2 3318 19556
/ 0
A 2 3278 19556
/ 0
vdd 2 3278 19277
/ 0
vss 2 3278 19771
_I0/chip/game_controller/calc_pm/U74 na210 0
Y 2 3398 18010
/ 0
B 2 3358 18010
/ 0
A 2 3318 18010
/ 0
vdd 2 3318 18289
/ 0
vss 2 3318 17795
_I0/chip/game_controller/calc_pm/U77 na210 0
Y 2 3278 18010
/ 0
B 2 3238 18010
/ 0
A 2 3198 18010
/ 0
vdd 2 3198 18289
/ 0
vss 2 3198 17795
_I0/chip/game_controller/calc_pm/U85 na210 0
Y 2 3558 18998
/ 0
B 2 3518 18998
/ 0
A 2 3478 18998
/ 0
vdd 2 3478 19277
/ 0
vss 2 3478 18783
_I0/chip/game_controller/calc_pm/U75 na210 0
Y 2 3558 18010
/ 0
B 2 3518 18010
/ 0
A 2 3478 18010
/ 0
vdd 2 3478 18289
/ 0
vss 2 3478 17795
_I0/chip/lookup_table/U128 na210 0
Y 2 17638 2760
/ 0
B 2 17598 2760
/ 0
A 2 17558 2760
/ 0
vdd 2 17558 2481
/ 0
vss 2 17558 2975
_I0/chip/lookup_table/U101 na210 0
Y 2 17798 2760
/ 0
B 2 17758 2760
/ 0
A 2 17718 2760
/ 0
vdd 2 17718 2481
/ 0
vss 2 17718 2975
_I0/chip/lookup_table/U114 na210 0
Y 2 16398 2760
/ 0
B 2 16358 2760
/ 0
A 2 16318 2760
/ 0
vdd 2 16318 2481
/ 0
vss 2 16318 2975
_I0/chip/lookup_table/U127 na210 0
Y 2 16558 2760
/ 0
B 2 16518 2760
/ 0
A 2 16478 2760
/ 0
vdd 2 16478 2481
/ 0
vss 2 16478 2975
_I0/chip/lookup_table/U126 na210 0
Y 2 17638 1772
/ 0
B 2 17598 1772
/ 0
A 2 17558 1772
/ 0
vdd 2 17558 1493
/ 0
vss 2 17558 1987
_I0/chip/lookup_table/U98 na210 0
Y 2 17758 226
/ 0
B 2 17718 226
/ 0
A 2 17678 226
/ 0
vdd 2 17678 505
/ 0
vss 2 17678 11
_I0/chip/lookup_table/U99 na210 0
Y 2 17758 784
/ 0
B 2 17718 784
/ 0
A 2 17678 784
/ 0
vdd 2 17678 505
/ 0
vss 2 17678 999
_I0/chip/lookup_table/U123 na210 0
Y 2 16718 3748
/ 0
B 2 16678 3748
/ 0
A 2 16638 3748
/ 0
vdd 2 16638 3469
/ 0
vss 2 16638 3963
_I0/chip/lookup_table/U124 na210 0
Y 2 16838 3748
/ 0
B 2 16798 3748
/ 0
A 2 16758 3748
/ 0
vdd 2 16758 3469
/ 0
vss 2 16758 3963
_I0/chip/lookup_table/U113 na210 0
Y 2 17518 2202
/ 0
B 2 17478 2202
/ 0
A 2 17438 2202
/ 0
vdd 2 17438 2481
/ 0
vss 2 17438 1987
_I0/chip/lookup_table/U103 na210 0
Y 2 16198 2760
/ 0
B 2 16158 2760
/ 0
A 2 16118 2760
/ 0
vdd 2 16118 2481
/ 0
vss 2 16118 2975
_I0/chip/lookup_table/U116 na210 0
Y 2 17038 2202
/ 0
B 2 16998 2202
/ 0
A 2 16958 2202
/ 0
vdd 2 16958 2481
/ 0
vss 2 16958 1987
_I0/chip/lookup_table/U112 na210 0
Y 2 16198 1214
/ 0
B 2 16158 1214
/ 0
A 2 16118 1214
/ 0
vdd 2 16118 1493
/ 0
vss 2 16118 999
_I0/chip/lookup_table/U111 na210 0
Y 2 16398 1214
/ 0
B 2 16358 1214
/ 0
A 2 16318 1214
/ 0
vdd 2 16318 1493
/ 0
vss 2 16318 999
_I0/chip/lookup_table/U110 na210 0
Y 2 16558 1214
/ 0
B 2 16518 1214
/ 0
A 2 16478 1214
/ 0
vdd 2 16478 1493
/ 0
vss 2 16478 999
_I0/chip/lookup_table/U133 na210 0
Y 2 15878 3748
/ 0
B 2 15838 3748
/ 0
A 2 15798 3748
/ 0
vdd 2 15798 3469
/ 0
vss 2 15798 3963
_I0/chip/lookup_table/U132 na210 0
Y 2 15998 3748
/ 0
B 2 15958 3748
/ 0
A 2 15918 3748
/ 0
vdd 2 15918 3469
/ 0
vss 2 15918 3963
_I0/chip/lookup_table/U102 na210 0
Y 2 15918 1214
/ 0
B 2 15878 1214
/ 0
A 2 15838 1214
/ 0
vdd 2 15838 1493
/ 0
vss 2 15838 999
_I0/chip/lookup_table/U100 na210 0
Y 2 15998 226
/ 0
B 2 15958 226
/ 0
A 2 15918 226
/ 0
vdd 2 15918 505
/ 0
vss 2 15918 11
_I0/chip/lookup_table/U85 na210 0
Y 2 15838 784
/ 0
B 2 15798 784
/ 0
A 2 15758 784
/ 0
vdd 2 15758 505
/ 0
vss 2 15758 999
_I0/chip/lookup_table/U125 na210 0
Y 2 14958 3190
/ 0
B 2 14918 3190
/ 0
A 2 14878 3190
/ 0
vdd 2 14878 3469
/ 0
vss 2 14878 2975
_I0/chip/lookup_table/U131 na210 0
Y 2 15558 3190
/ 0
B 2 15518 3190
/ 0
A 2 15478 3190
/ 0
vdd 2 15478 3469
/ 0
vss 2 15478 2975
_I0/chip/lookup_table/U146 na210 0
Y 2 15078 3190
/ 0
B 2 15038 3190
/ 0
A 2 14998 3190
/ 0
vdd 2 14998 3469
/ 0
vss 2 14998 2975
_I0/chip/lookup_table/U148 na210 0
Y 2 15838 2760
/ 0
B 2 15798 2760
/ 0
A 2 15758 2760
/ 0
vdd 2 15758 2481
/ 0
vss 2 15758 2975
_I0/chip/lookup_table/U115 na210 0
Y 2 15758 2202
/ 0
B 2 15718 2202
/ 0
A 2 15678 2202
/ 0
vdd 2 15678 2481
/ 0
vss 2 15678 1987
_I0/chip/lookup_table/U139 na210 0
Y 2 15278 3190
/ 0
B 2 15238 3190
/ 0
A 2 15198 3190
/ 0
vdd 2 15198 3469
/ 0
vss 2 15198 2975
_I0/chip/lookup_table/U140 na210 0
Y 2 14038 1214
/ 0
B 2 13998 1214
/ 0
A 2 13958 1214
/ 0
vdd 2 13958 1493
/ 0
vss 2 13958 999
_I0/chip/lookup_table/U106 na210 0
Y 2 14198 784
/ 0
B 2 14158 784
/ 0
A 2 14118 784
/ 0
vdd 2 14118 505
/ 0
vss 2 14118 999
_I0/chip/lookup_table/U81 na210 0
Y 2 14598 226
/ 0
B 2 14558 226
/ 0
A 2 14518 226
/ 0
vdd 2 14518 505
/ 0
vss 2 14518 11
_I0/chip/lookup_table/U138 na210 0
Y 2 13118 3190
/ 0
B 2 13078 3190
/ 0
A 2 13038 3190
/ 0
vdd 2 13038 3469
/ 0
vss 2 13038 2975
_I0/chip/lookup_table/U119 na210 0
Y 2 13478 3190
/ 0
B 2 13438 3190
/ 0
A 2 13398 3190
/ 0
vdd 2 13398 3469
/ 0
vss 2 13398 2975
_I0/chip/lookup_table/U137 na210 0
Y 2 13238 3190
/ 0
B 2 13198 3190
/ 0
A 2 13158 3190
/ 0
vdd 2 13158 3469
/ 0
vss 2 13158 2975
_I0/chip/lookup_table/U134 na210 0
Y 2 13678 3190
/ 0
B 2 13638 3190
/ 0
A 2 13598 3190
/ 0
vdd 2 13598 3469
/ 0
vss 2 13598 2975
_I0/chip/lookup_table/U130 na210 0
Y 2 13478 2760
/ 0
B 2 13438 2760
/ 0
A 2 13398 2760
/ 0
vdd 2 13398 2481
/ 0
vss 2 13398 2975
_I0/chip/lookup_table/U129 na210 0
Y 2 13878 2760
/ 0
B 2 13838 2760
/ 0
A 2 13798 2760
/ 0
vdd 2 13798 2481
/ 0
vss 2 13798 2975
_I0/chip/lookup_table/U122 na210 0
Y 2 13278 1772
/ 0
B 2 13238 1772
/ 0
A 2 13198 1772
/ 0
vdd 2 13198 1493
/ 0
vss 2 13198 1987
_I0/chip/lookup_table/U109 na210 0
Y 2 13638 1772
/ 0
B 2 13598 1772
/ 0
A 2 13558 1772
/ 0
vdd 2 13558 1493
/ 0
vss 2 13558 1987
_I0/chip/lookup_table/U97 na210 0
Y 2 13918 1772
/ 0
B 2 13878 1772
/ 0
A 2 13838 1772
/ 0
vdd 2 13838 1493
/ 0
vss 2 13838 1987
_I0/chip/lookup_table/U105 na210 0
Y 2 13958 226
/ 0
B 2 13918 226
/ 0
A 2 13878 226
/ 0
vdd 2 13878 505
/ 0
vss 2 13878 11
_I0/chip/lookup_table/U104 na210 0
Y 2 13958 784
/ 0
B 2 13918 784
/ 0
A 2 13878 784
/ 0
vdd 2 13878 505
/ 0
vss 2 13878 999
_I0/chip/lookup_table/U117 na210 0
Y 2 11678 3190
/ 0
B 2 11638 3190
/ 0
A 2 11598 3190
/ 0
vdd 2 11598 3469
/ 0
vss 2 11598 2975
_I0/chip/lookup_table/U108 na210 0
Y 2 12198 784
/ 0
B 2 12158 784
/ 0
A 2 12118 784
/ 0
vdd 2 12118 505
/ 0
vss 2 12118 999
_I0/chip/lookup_table/U107 na210 0
Y 2 12318 784
/ 0
B 2 12278 784
/ 0
A 2 12238 784
/ 0
vdd 2 12238 505
/ 0
vss 2 12238 999
_I0/chip/lookup_table/U136 na210 0
Y 2 11438 2760
/ 0
B 2 11398 2760
/ 0
A 2 11358 2760
/ 0
vdd 2 11358 2481
/ 0
vss 2 11358 2975
_I0/chip/lookup_table/U135 na210 0
Y 2 11718 2760
/ 0
B 2 11678 2760
/ 0
A 2 11638 2760
/ 0
vdd 2 11638 2481
/ 0
vss 2 11638 2975
_I0/chip/lookup_table/U95 na210 0
Y 2 11758 1214
/ 0
B 2 11718 1214
/ 0
A 2 11678 1214
/ 0
vdd 2 11678 1493
/ 0
vss 2 11678 999
_I0/chip/lookup_table/U96 na210 0
Y 2 11638 1772
/ 0
B 2 11598 1772
/ 0
A 2 11558 1772
/ 0
vdd 2 11558 1493
/ 0
vss 2 11558 1987
_I0/chip/lookup_table/U121 na210 0
Y 2 11958 1214
/ 0
B 2 11918 1214
/ 0
A 2 11878 1214
/ 0
vdd 2 11878 1493
/ 0
vss 2 11878 999
_I0/chip/lookup_table/U118 na210 0
Y 2 11878 1772
/ 0
B 2 11838 1772
/ 0
A 2 11798 1772
/ 0
vdd 2 11798 1493
/ 0
vss 2 11798 1987
_I0/chip/lookup_table/U120 na210 0
Y 2 11358 1772
/ 0
B 2 11318 1772
/ 0
A 2 11278 1772
/ 0
vdd 2 11278 1493
/ 0
vss 2 11278 1987
_I0/chip/lookup_table/lbl_adder_x/U29 na210 0
Y 2 12198 1772
/ 0
B 2 12158 1772
/ 0
A 2 12118 1772
/ 0
vdd 2 12118 1493
/ 0
vss 2 12118 1987
_I0/chip/lookup_table/lbl_adder_x/U21 na210 0
Y 2 12478 2202
/ 0
B 2 12438 2202
/ 0
A 2 12398 2202
/ 0
vdd 2 12398 2481
/ 0
vss 2 12398 1987
_I0/chip/lookup_table/lbl_adder_x/U19 na210 0
Y 2 12518 1772
/ 0
B 2 12478 1772
/ 0
A 2 12438 1772
/ 0
vdd 2 12438 1493
/ 0
vss 2 12438 1987
_I0/chip/lookup_table/lbl_adder_x/U20 na210 0
Y 2 12758 1772
/ 0
B 2 12718 1772
/ 0
A 2 12678 1772
/ 0
vdd 2 12678 1493
/ 0
vss 2 12678 1987
_I0/chip/lookup_table/lbl_adder_x/U33 na210 0
Y 2 13158 1772
/ 0
B 2 13118 1772
/ 0
A 2 13078 1772
/ 0
vdd 2 13078 1493
/ 0
vss 2 13078 1987
_I0/chip/lookup_table/lbl_adder_x/U27 na210 0
Y 2 13038 1772
/ 0
B 2 12998 1772
/ 0
A 2 12958 1772
/ 0
vdd 2 12958 1493
/ 0
vss 2 12958 1987
_I0/chip/lookup_table/lbl_adder_y/U41 na210 0
Y 2 14118 2760
/ 0
B 2 14078 2760
/ 0
A 2 14038 2760
/ 0
vdd 2 14038 2481
/ 0
vss 2 14038 2975
_I0/chip/lookup_table/lbl_adder_y/U35 na210 0
Y 2 14478 2202
/ 0
B 2 14438 2202
/ 0
A 2 14398 2202
/ 0
vdd 2 14398 2481
/ 0
vss 2 14398 1987
_I0/chip/lookup_table/lbl_adder_y/U37 na210 0
Y 2 14758 1772
/ 0
B 2 14718 1772
/ 0
A 2 14678 1772
/ 0
vdd 2 14678 1493
/ 0
vss 2 14678 1987
_I0/chip/lookup_table/lbl_adder_y/U25 na210 0
Y 2 14598 2202
/ 0
B 2 14558 2202
/ 0
A 2 14518 2202
/ 0
vdd 2 14518 2481
/ 0
vss 2 14518 1987
_I0/chip/lookup_table/lbl_adder_y/U43 na210 0
Y 2 14438 1772
/ 0
B 2 14398 1772
/ 0
A 2 14358 1772
/ 0
vdd 2 14358 1493
/ 0
vss 2 14358 1987
_I0/chip/lookup_table/lbl_adder_y/U42 na210 0
Y 2 14318 1772
/ 0
B 2 14278 1772
/ 0
A 2 14238 1772
/ 0
vdd 2 14238 1493
/ 0
vss 2 14238 1987
_I0/chip/lookup_table/lbl_adder_y/U28 na210 0
Y 2 15038 2760
/ 0
B 2 14998 2760
/ 0
A 2 14958 2760
/ 0
vdd 2 14958 2481
/ 0
vss 2 14958 2975
_I0/chip/lookup_table/lbl_adder_y/U29 na210 0
Y 2 15238 1772
/ 0
B 2 15198 1772
/ 0
A 2 15158 1772
/ 0
vdd 2 15158 1493
/ 0
vss 2 15158 1987
_I0/chip/lookup_table/lbl_adder_y/U32 na210 0
Y 2 15118 1772
/ 0
B 2 15078 1772
/ 0
A 2 15038 1772
/ 0
vdd 2 15038 1493
/ 0
vss 2 15038 1987
_I0/chip/lookup_table/lbl_adder_y/U27 na210 0
Y 2 15558 2760
/ 0
B 2 15518 2760
/ 0
A 2 15478 2760
/ 0
vdd 2 15478 2481
/ 0
vss 2 15478 2975
_I0/chip/draw_erase_piece/U54 na210 0
Y 2 11278 5166
/ 0
B 2 11238 5166
/ 0
A 2 11198 5166
/ 0
vdd 2 11198 5445
/ 0
vss 2 11198 4951
_I0/chip/draw_erase_piece/U86 na210 0
Y 2 11398 4736
/ 0
B 2 11358 4736
/ 0
A 2 11318 4736
/ 0
vdd 2 11318 4457
/ 0
vss 2 11318 4951
_I0/chip/draw_erase_piece/U87 na210 0
Y 2 11718 4736
/ 0
B 2 11678 4736
/ 0
A 2 11638 4736
/ 0
vdd 2 11638 4457
/ 0
vss 2 11638 4951
_I0/chip/draw_erase_piece/U83 na210 0
Y 2 12558 4178
/ 0
B 2 12518 4178
/ 0
A 2 12478 4178
/ 0
vdd 2 12478 4457
/ 0
vss 2 12478 3963
_I0/chip/draw_erase_piece/U70 na210 0
Y 2 12518 4736
/ 0
B 2 12478 4736
/ 0
A 2 12438 4736
/ 0
vdd 2 12438 4457
/ 0
vss 2 12438 4951
_I0/chip/draw_erase_piece/U75 na210 0
Y 2 12478 5724
/ 0
B 2 12438 5724
/ 0
A 2 12398 5724
/ 0
vdd 2 12398 5445
/ 0
vss 2 12398 5939
_I0/chip/draw_erase_piece/U65 na210 0
Y 2 12358 5724
/ 0
B 2 12318 5724
/ 0
A 2 12278 5724
/ 0
vdd 2 12278 5445
/ 0
vss 2 12278 5939
_I0/chip/draw_erase_piece/U74 na210 0
Y 2 12478 6712
/ 0
B 2 12438 6712
/ 0
A 2 12398 6712
/ 0
vdd 2 12398 6433
/ 0
vss 2 12398 6927
_I0/chip/draw_erase_piece/U72 na210 0
Y 2 12478 6154
/ 0
B 2 12438 6154
/ 0
A 2 12398 6154
/ 0
vdd 2 12398 6433
/ 0
vss 2 12398 5939
_I0/chip/draw_erase_piece/U61 na210 0
Y 2 12358 6712
/ 0
B 2 12318 6712
/ 0
A 2 12278 6712
/ 0
vdd 2 12278 6433
/ 0
vss 2 12278 6927
_I0/chip/draw_erase_piece/U62 na210 0
Y 2 12358 6154
/ 0
B 2 12318 6154
/ 0
A 2 12278 6154
/ 0
vdd 2 12278 6433
/ 0
vss 2 12278 5939
_I0/chip/draw_erase_piece/U71 na210 0
Y 2 12798 4736
/ 0
B 2 12758 4736
/ 0
A 2 12718 4736
/ 0
vdd 2 12718 4457
/ 0
vss 2 12718 4951
_I0/chip/draw_erase_piece/U69 na210 0
Y 2 12678 4736
/ 0
B 2 12638 4736
/ 0
A 2 12598 4736
/ 0
vdd 2 12598 4457
/ 0
vss 2 12598 4951
_I0/chip/draw_erase_piece/U102 na210 0
Y 2 12678 5724
/ 0
B 2 12638 5724
/ 0
A 2 12598 5724
/ 0
vdd 2 12598 5445
/ 0
vss 2 12598 5939
_I0/chip/draw_erase_piece/U63 na210 0
Y 2 12798 6712
/ 0
B 2 12758 6712
/ 0
A 2 12718 6712
/ 0
vdd 2 12718 6433
/ 0
vss 2 12718 6927
_I0/chip/draw_erase_piece/U60 na210 0
Y 2 12798 6154
/ 0
B 2 12758 6154
/ 0
A 2 12718 6154
/ 0
vdd 2 12718 6433
/ 0
vss 2 12718 5939
_I0/chip/draw_erase_piece/U67 na210 0
Y 2 12678 6154
/ 0
B 2 12638 6154
/ 0
A 2 12598 6154
/ 0
vdd 2 12598 6433
/ 0
vss 2 12598 5939
_I0/chip/draw_erase_piece/U58 na210 0
Y 2 12998 5166
/ 0
B 2 12958 5166
/ 0
A 2 12918 5166
/ 0
vdd 2 12918 5445
/ 0
vss 2 12918 4951
_I0/chip/draw_erase_piece/U68 na210 0
Y 2 12998 6154
/ 0
B 2 12958 6154
/ 0
A 2 12918 6154
/ 0
vdd 2 12918 6433
/ 0
vss 2 12918 5939
_I0/chip/clear_shift/shift/counter_7_bit/U55 na210 0
Y 2 2198 1214
/ 0
B 2 2158 1214
/ 0
A 2 2118 1214
/ 0
vdd 2 2118 1493
/ 0
vss 2 2118 999
_I0/chip/clear_shift/shift/counter_7_bit/U56 na210 0
Y 2 1438 3190
/ 0
B 2 1398 3190
/ 0
A 2 1358 3190
/ 0
vdd 2 1358 3469
/ 0
vss 2 1358 2975
_I0/chip/clear_shift/shift/counter_7_bit/U49 na210 0
Y 2 2518 2760
/ 0
B 2 2478 2760
/ 0
A 2 2438 2760
/ 0
vdd 2 2438 2481
/ 0
vss 2 2438 2975
_I0/chip/clear_shift/shift/counter_7_bit/U50 na210 0
Y 2 2078 2760
/ 0
B 2 2038 2760
/ 0
A 2 1998 2760
/ 0
vdd 2 1998 2481
/ 0
vss 2 1998 2975
_I0/chip/clear_shift/shift/counter_7_bit/U42 na210 0
Y 2 1438 2760
/ 0
B 2 1398 2760
/ 0
A 2 1358 2760
/ 0
vdd 2 1358 2481
/ 0
vss 2 1358 2975
_I0/chip/clear_shift/shift/counter_7_bit/U52 na210 0
Y 2 1918 2202
/ 0
B 2 1878 2202
/ 0
A 2 1838 2202
/ 0
vdd 2 1838 2481
/ 0
vss 2 1838 1987
_I0/chip/clear_shift/shift/counter_7_bit/U57 na210 0
Y 2 1598 2760
/ 0
B 2 1558 2760
/ 0
A 2 1518 2760
/ 0
vdd 2 1518 2481
/ 0
vss 2 1518 2975
_I0/chip/clear_shift/shift/counter_7_bit/U48 na210 0
Y 2 1718 2202
/ 0
B 2 1678 2202
/ 0
A 2 1638 2202
/ 0
vdd 2 1638 2481
/ 0
vss 2 1638 1987
_I0/chip/clear_shift/shift/counter_7_bit/U65 na210 0
Y 2 2278 3190
/ 0
B 2 2238 3190
/ 0
A 2 2198 3190
/ 0
vdd 2 2198 3469
/ 0
vss 2 2198 2975
_I0/chip/clear_shift/shift/counter_7_bit/U54 na210 0
Y 2 2278 2760
/ 0
B 2 2238 2760
/ 0
A 2 2198 2760
/ 0
vdd 2 2198 2481
/ 0
vss 2 2198 2975
_I0/chip/clear_shift/shift/counter_7_bit/U64 na210 0
Y 2 2078 3190
/ 0
B 2 2038 3190
/ 0
A 2 1998 3190
/ 0
vdd 2 1998 3469
/ 0
vss 2 1998 2975
_I0/chip/clear_shift/shift/counter_7_bit/U38 na210 0
Y 2 2478 1772
/ 0
B 2 2438 1772
/ 0
A 2 2398 1772
/ 0
vdd 2 2398 1493
/ 0
vss 2 2398 1987
_I0/chip/clear_shift/shift/counter_7_bit/U37 na210 0
Y 2 2118 2202
/ 0
B 2 2078 2202
/ 0
A 2 2038 2202
/ 0
vdd 2 2038 2481
/ 0
vss 2 2038 1987
_I0/chip/clear_shift/shift/counter_7_bit/U63 na210 0
Y 2 2958 2760
/ 0
B 2 2918 2760
/ 0
A 2 2878 2760
/ 0
vdd 2 2878 2481
/ 0
vss 2 2878 2975
_I0/chip/clear_shift/shift/counter_7_bit/U34 na210 0
Y 2 2918 2202
/ 0
B 2 2878 2202
/ 0
A 2 2838 2202
/ 0
vdd 2 2838 2481
/ 0
vss 2 2838 1987
_I0/chip/clear_shift/shift/counter_7_bit/U62 na210 0
Y 2 2758 1214
/ 0
B 2 2718 1214
/ 0
A 2 2678 1214
/ 0
vdd 2 2678 1493
/ 0
vss 2 2678 999
_I0/chip/clear_shift/shift/counter_7_bit/U33 na210 0
Y 2 1478 1772
/ 0
B 2 1438 1772
/ 0
A 2 1398 1772
/ 0
vdd 2 1398 1493
/ 0
vss 2 1398 1987
_I0/chip/clear_shift/shift/counter_7_bit/U40 na210 0
Y 2 3118 3190
/ 0
B 2 3078 3190
/ 0
A 2 3038 3190
/ 0
vdd 2 3038 3469
/ 0
vss 2 3038 2975
_I0/chip/clear_shift/shift/counter_7_bit/U60 na210 0
Y 2 2718 3748
/ 0
B 2 2678 3748
/ 0
A 2 2638 3748
/ 0
vdd 2 2638 3469
/ 0
vss 2 2638 3963
_I0/chip/clear_shift/shift/counter_7_bit/U43 na210 0
Y 2 3118 2760
/ 0
B 2 3078 2760
/ 0
A 2 3038 2760
/ 0
vdd 2 3038 2481
/ 0
vss 2 3038 2975
_I0/chip/clear_shift/shift/counter_7_bit/U44 na210 0
Y 2 3118 1772
/ 0
B 2 3078 1772
/ 0
A 2 3038 1772
/ 0
vdd 2 3038 1493
/ 0
vss 2 3038 1987
_I0/chip/clear_shift/shift/adder_7_bit/U11 na210 0
Y 2 5638 1772
/ 0
B 2 5598 1772
/ 0
A 2 5558 1772
/ 0
vdd 2 5558 1493
/ 0
vss 2 5558 1987
_I0/chip/clear_shift/shift/adder_7_bit/U10 na210 0
Y 2 5838 1772
/ 0
B 2 5798 1772
/ 0
A 2 5758 1772
/ 0
vdd 2 5758 1493
/ 0
vss 2 5758 1987
_I0/chip/clear_shift/shift/comb/U67 na210 0
Y 2 3318 3190
/ 0
B 2 3278 3190
/ 0
A 2 3238 3190
/ 0
vdd 2 3238 3469
/ 0
vss 2 3238 2975
_I0/chip/clear_shift/shift/comb/U68 na210 0
Y 2 3518 3190
/ 0
B 2 3478 3190
/ 0
A 2 3438 3190
/ 0
vdd 2 3438 3469
/ 0
vss 2 3438 2975
_I0/chip/clear_shift/shift/comb/U49 na210 0
Y 2 3518 2760
/ 0
B 2 3478 2760
/ 0
A 2 3438 2760
/ 0
vdd 2 3438 2481
/ 0
vss 2 3438 2975
_I0/chip/clear_shift/shift/comb/U39 na210 0
Y 2 4038 3190
/ 0
B 2 3998 3190
/ 0
A 2 3958 3190
/ 0
vdd 2 3958 3469
/ 0
vss 2 3958 2975
_I0/chip/clear_shift/shift/comb/U64 na210 0
Y 2 3918 2202
/ 0
B 2 3878 2202
/ 0
A 2 3838 2202
/ 0
vdd 2 3838 2481
/ 0
vss 2 3838 1987
_I0/chip/clear_shift/shift/comb/U51 na210 0
Y 2 4398 3190
/ 0
B 2 4358 3190
/ 0
A 2 4318 3190
/ 0
vdd 2 4318 3469
/ 0
vss 2 4318 2975
_I0/chip/clear_shift/shift/comb/U55 na210 0
Y 2 4798 3190
/ 0
B 2 4758 3190
/ 0
A 2 4718 3190
/ 0
vdd 2 4718 3469
/ 0
vss 2 4718 2975
_I0/chip/clear_shift/shift/comb/U54 na210 0
Y 2 4798 3748
/ 0
B 2 4758 3748
/ 0
A 2 4718 3748
/ 0
vdd 2 4718 3469
/ 0
vss 2 4718 3963
_I0/chip/clear_shift/comb/U81 na210 0
Y 2 7718 3190
/ 0
B 2 7678 3190
/ 0
A 2 7638 3190
/ 0
vdd 2 7638 3469
/ 0
vss 2 7638 2975
_I0/chip/clear_shift/comb/U110 na210 0
Y 2 8318 3748
/ 0
B 2 8278 3748
/ 0
A 2 8238 3748
/ 0
vdd 2 8238 3469
/ 0
vss 2 8238 3963
_I0/chip/clear_shift/comb/U104 na210 0
Y 2 8558 2760
/ 0
B 2 8518 2760
/ 0
A 2 8478 2760
/ 0
vdd 2 8478 2481
/ 0
vss 2 8478 2975
_I0/chip/clear_shift/comb/U86 na210 0
Y 2 8558 3748
/ 0
B 2 8518 3748
/ 0
A 2 8478 3748
/ 0
vdd 2 8478 3469
/ 0
vss 2 8478 3963
_I0/chip/clear_shift/comb/U85 na210 0
Y 2 8798 3748
/ 0
B 2 8758 3748
/ 0
A 2 8718 3748
/ 0
vdd 2 8718 3469
/ 0
vss 2 8718 3963
_I0/chip/clear_shift/comb/U87 na210 0
Y 2 8798 3190
/ 0
B 2 8758 3190
/ 0
A 2 8718 3190
/ 0
vdd 2 8718 3469
/ 0
vss 2 8718 2975
_I0/chip/clear_shift/comb/U84 na210 0
Y 2 9038 3190
/ 0
B 2 8998 3190
/ 0
A 2 8958 3190
/ 0
vdd 2 8958 3469
/ 0
vss 2 8958 2975
_I0/chip/clear_shift/comb/U61 na210 0
Y 2 9478 2760
/ 0
B 2 9438 2760
/ 0
A 2 9398 2760
/ 0
vdd 2 9398 2481
/ 0
vss 2 9398 2975
_I0/chip/clear_shift/counter_7_bit/U34 na210 0
Y 2 7878 1772
/ 0
B 2 7838 1772
/ 0
A 2 7798 1772
/ 0
vdd 2 7798 1493
/ 0
vss 2 7798 1987
_I0/chip/clear_shift/counter_7_bit/U29 na210 0
Y 2 8438 1214
/ 0
B 2 8398 1214
/ 0
A 2 8358 1214
/ 0
vdd 2 8358 1493
/ 0
vss 2 8358 999
_I0/chip/switch_debounce/U65 na210 0
Y 2 1638 6712
/ 0
B 2 1598 6712
/ 0
A 2 1558 6712
/ 0
vdd 2 1558 6433
/ 0
vss 2 1558 6927
_I0/chip/switch_debounce/U75 na210 0
Y 2 3678 5724
/ 0
B 2 3638 5724
/ 0
A 2 3598 5724
/ 0
vdd 2 3598 5445
/ 0
vss 2 3598 5939
_I0/chip/switch_debounce/U85 na210 0
Y 2 3118 6712
/ 0
B 2 3078 6712
/ 0
A 2 3038 6712
/ 0
vdd 2 3038 6433
/ 0
vss 2 3038 6927
_I0/chip/switch_debounce/U78 na210 0
Y 2 4118 5724
/ 0
B 2 4078 5724
/ 0
A 2 4038 5724
/ 0
vdd 2 4038 5445
/ 0
vss 2 4038 5939
_I0/chip/keep_score/L2/U24 na210 0
Y 2 14638 12082
/ 0
B 2 14598 12082
/ 0
A 2 14558 12082
/ 0
vdd 2 14558 12361
/ 0
vss 2 14558 11867
_I0/chip/keep_score/L2/U27 na210 0
Y 2 15038 12082
/ 0
B 2 14998 12082
/ 0
A 2 14958 12082
/ 0
vdd 2 14958 12361
/ 0
vss 2 14958 11867
_I0/chip/keep_score/L1/U31 na210 0
Y 2 15038 10664
/ 0
B 2 14998 10664
/ 0
A 2 14958 10664
/ 0
vdd 2 14958 10385
/ 0
vss 2 14958 10879
_I0/chip/keep_score/L1/U46 na210 0
Y 2 14638 11652
/ 0
B 2 14598 11652
/ 0
A 2 14558 11652
/ 0
vdd 2 14558 11373
/ 0
vss 2 14558 11867
_I0/chip/keep_score/L1/U38 na210 0
Y 2 14758 11652
/ 0
B 2 14718 11652
/ 0
A 2 14678 11652
/ 0
vdd 2 14678 11373
/ 0
vss 2 14678 11867
_I0/chip/fall_timer/U55 na210 0
Y 2 14318 18568
/ 0
B 2 14278 18568
/ 0
A 2 14238 18568
/ 0
vdd 2 14238 18289
/ 0
vss 2 14238 18783
_I0/chip/fall_timer/U47 na210 0
Y 2 13878 18010
/ 0
B 2 13838 18010
/ 0
A 2 13798 18010
/ 0
vdd 2 13798 18289
/ 0
vss 2 13798 17795
_I0/chip/fall_timer/U61 na210 0
Y 2 14518 18568
/ 0
B 2 14478 18568
/ 0
A 2 14438 18568
/ 0
vdd 2 14438 18289
/ 0
vss 2 14438 18783
_I0/chip/fall_timer/U58 na210 0
Y 2 15558 18010
/ 0
B 2 15518 18010
/ 0
A 2 15478 18010
/ 0
vdd 2 15478 18289
/ 0
vss 2 15478 17795
_I0/chip/fall_timer/U37 na210 0
Y 2 15718 18568
/ 0
B 2 15678 18568
/ 0
A 2 15638 18568
/ 0
vdd 2 15638 18289
/ 0
vss 2 15638 18783
_I0/chip/fall_timer/U36 na210 0
Y 2 16198 18568
/ 0
B 2 16158 18568
/ 0
A 2 16118 18568
/ 0
vdd 2 16118 18289
/ 0
vss 2 16118 18783
_I0/chip/fall_timer/U59 na210 0
Y 2 15958 18568
/ 0
B 2 15918 18568
/ 0
A 2 15878 18568
/ 0
vdd 2 15878 18289
/ 0
vss 2 15878 18783
_I0/chip/fall_timer/U45 na210 0
Y 2 16398 18568
/ 0
B 2 16358 18568
/ 0
A 2 16318 18568
/ 0
vdd 2 16318 18289
/ 0
vss 2 16318 18783
_I0/chip/fall_timer/U42 na210 0
Y 2 15718 18010
/ 0
B 2 15678 18010
/ 0
A 2 15638 18010
/ 0
vdd 2 15638 18289
/ 0
vss 2 15638 17795
_I0/chip/fall_timer/U35 na210 0
Y 2 15918 18010
/ 0
B 2 15878 18010
/ 0
A 2 15838 18010
/ 0
vdd 2 15838 18289
/ 0
vss 2 15838 17795
_I0/chip/fall_timer/U56 na210 0
Y 2 16278 17580
/ 0
B 2 16238 17580
/ 0
A 2 16198 17580
/ 0
vdd 2 16198 17301
/ 0
vss 2 16198 17795
_I0/chip/fall_timer/U40 na210 0
Y 2 16318 17022
/ 0
B 2 16278 17022
/ 0
A 2 16238 17022
/ 0
vdd 2 16238 17301
/ 0
vss 2 16238 16807
_I0/chip/fall_timer/counter/U33 na210 0
Y 2 13958 17580
/ 0
B 2 13918 17580
/ 0
A 2 13878 17580
/ 0
vdd 2 13878 17301
/ 0
vss 2 13878 17795
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U25 na210 0
Y 2 29958 8130
/ 0
B 2 29918 8130
/ 0
A 2 29878 8130
/ 0
vdd 2 29878 8409
/ 0
vss 2 29878 7915
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U25 na210 0
Y 2 33878 8130
/ 0
B 2 33838 8130
/ 0
A 2 33798 8130
/ 0
vdd 2 33798 8409
/ 0
vss 2 33798 7915
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U25 na210 0
Y 2 37798 8130
/ 0
B 2 37758 8130
/ 0
A 2 37718 8130
/ 0
vdd 2 37718 8409
/ 0
vss 2 37718 7915
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U25 na210 0
Y 2 26038 8130
/ 0
B 2 25998 8130
/ 0
A 2 25958 8130
/ 0
vdd 2 25958 8409
/ 0
vss 2 25958 7915
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U25 na210 0
Y 2 22118 8130
/ 0
B 2 22078 8130
/ 0
A 2 22038 8130
/ 0
vdd 2 22038 8409
/ 0
vss 2 22038 7915
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U25 na210 0
Y 2 29958 9118
/ 0
B 2 29918 9118
/ 0
A 2 29878 9118
/ 0
vdd 2 29878 9397
/ 0
vss 2 29878 8903
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U25 na210 0
Y 2 33878 9118
/ 0
B 2 33838 9118
/ 0
A 2 33798 9118
/ 0
vdd 2 33798 9397
/ 0
vss 2 33798 8903
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U25 na210 0
Y 2 37798 9118
/ 0
B 2 37758 9118
/ 0
A 2 37718 9118
/ 0
vdd 2 37718 9397
/ 0
vss 2 37718 8903
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U25 na210 0
Y 2 26038 9118
/ 0
B 2 25998 9118
/ 0
A 2 25958 9118
/ 0
vdd 2 25958 9397
/ 0
vss 2 25958 8903
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U25 na210 0
Y 2 22118 9118
/ 0
B 2 22078 9118
/ 0
A 2 22038 9118
/ 0
vdd 2 22038 9397
/ 0
vss 2 22038 8903
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U26 na210 0
Y 2 29838 8130
/ 0
B 2 29798 8130
/ 0
A 2 29758 8130
/ 0
vdd 2 29758 8409
/ 0
vss 2 29758 7915
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U26 na210 0
Y 2 33758 8130
/ 0
B 2 33718 8130
/ 0
A 2 33678 8130
/ 0
vdd 2 33678 8409
/ 0
vss 2 33678 7915
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U26 na210 0
Y 2 37678 8130
/ 0
B 2 37638 8130
/ 0
A 2 37598 8130
/ 0
vdd 2 37598 8409
/ 0
vss 2 37598 7915
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U26 na210 0
Y 2 25918 8130
/ 0
B 2 25878 8130
/ 0
A 2 25838 8130
/ 0
vdd 2 25838 8409
/ 0
vss 2 25838 7915
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U26 na210 0
Y 2 21998 8130
/ 0
B 2 21958 8130
/ 0
A 2 21918 8130
/ 0
vdd 2 21918 8409
/ 0
vss 2 21918 7915
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U26 na210 0
Y 2 29838 9118
/ 0
B 2 29798 9118
/ 0
A 2 29758 9118
/ 0
vdd 2 29758 9397
/ 0
vss 2 29758 8903
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U26 na210 0
Y 2 33758 9118
/ 0
B 2 33718 9118
/ 0
A 2 33678 9118
/ 0
vdd 2 33678 9397
/ 0
vss 2 33678 8903
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U26 na210 0
Y 2 37678 9118
/ 0
B 2 37638 9118
/ 0
A 2 37598 9118
/ 0
vdd 2 37598 9397
/ 0
vss 2 37598 8903
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U26 na210 0
Y 2 25918 9118
/ 0
B 2 25878 9118
/ 0
A 2 25838 9118
/ 0
vdd 2 25838 9397
/ 0
vss 2 25838 8903
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U26 na210 0
Y 2 21998 9118
/ 0
B 2 21958 9118
/ 0
A 2 21918 9118
/ 0
vdd 2 21918 9397
/ 0
vss 2 21918 8903
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U32 na210 0
Y 2 30078 8130
/ 0
B 2 30038 8130
/ 0
A 2 29998 8130
/ 0
vdd 2 29998 8409
/ 0
vss 2 29998 7915
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U32 na210 0
Y 2 33998 8130
/ 0
B 2 33958 8130
/ 0
A 2 33918 8130
/ 0
vdd 2 33918 8409
/ 0
vss 2 33918 7915
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U32 na210 0
Y 2 37918 8130
/ 0
B 2 37878 8130
/ 0
A 2 37838 8130
/ 0
vdd 2 37838 8409
/ 0
vss 2 37838 7915
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U32 na210 0
Y 2 26158 8130
/ 0
B 2 26118 8130
/ 0
A 2 26078 8130
/ 0
vdd 2 26078 8409
/ 0
vss 2 26078 7915
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U32 na210 0
Y 2 22238 8130
/ 0
B 2 22198 8130
/ 0
A 2 22158 8130
/ 0
vdd 2 22158 8409
/ 0
vss 2 22158 7915
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U32 na210 0
Y 2 30078 9118
/ 0
B 2 30038 9118
/ 0
A 2 29998 9118
/ 0
vdd 2 29998 9397
/ 0
vss 2 29998 8903
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U32 na210 0
Y 2 33998 9118
/ 0
B 2 33958 9118
/ 0
A 2 33918 9118
/ 0
vdd 2 33918 9397
/ 0
vss 2 33918 8903
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U32 na210 0
Y 2 37918 9118
/ 0
B 2 37878 9118
/ 0
A 2 37838 9118
/ 0
vdd 2 37838 9397
/ 0
vss 2 37838 8903
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U32 na210 0
Y 2 26158 9118
/ 0
B 2 26118 9118
/ 0
A 2 26078 9118
/ 0
vdd 2 26078 9397
/ 0
vss 2 26078 8903
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U32 na210 0
Y 2 22238 9118
/ 0
B 2 22198 9118
/ 0
A 2 22158 9118
/ 0
vdd 2 22158 9397
/ 0
vss 2 22158 8903
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U29 na210 0
Y 2 27398 8688
/ 0
B 2 27358 8688
/ 0
A 2 27318 8688
/ 0
vdd 2 27318 8409
/ 0
vss 2 27318 8903
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U29 na210 0
Y 2 31318 8688
/ 0
B 2 31278 8688
/ 0
A 2 31238 8688
/ 0
vdd 2 31238 8409
/ 0
vss 2 31238 8903
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U29 na210 0
Y 2 35238 8688
/ 0
B 2 35198 8688
/ 0
A 2 35158 8688
/ 0
vdd 2 35158 8409
/ 0
vss 2 35158 8903
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U29 na210 0
Y 2 23478 8688
/ 0
B 2 23438 8688
/ 0
A 2 23398 8688
/ 0
vdd 2 23398 8409
/ 0
vss 2 23398 8903
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U29 na210 0
Y 2 19558 8688
/ 0
B 2 19518 8688
/ 0
A 2 19478 8688
/ 0
vdd 2 19478 8409
/ 0
vss 2 19478 8903
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U30 na210 0
Y 2 27558 8688
/ 0
B 2 27518 8688
/ 0
A 2 27478 8688
/ 0
vdd 2 27478 8409
/ 0
vss 2 27478 8903
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U30 na210 0
Y 2 31478 8688
/ 0
B 2 31438 8688
/ 0
A 2 31398 8688
/ 0
vdd 2 31398 8409
/ 0
vss 2 31398 8903
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U30 na210 0
Y 2 35398 8688
/ 0
B 2 35358 8688
/ 0
A 2 35318 8688
/ 0
vdd 2 35318 8409
/ 0
vss 2 35318 8903
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U30 na210 0
Y 2 23638 8688
/ 0
B 2 23598 8688
/ 0
A 2 23558 8688
/ 0
vdd 2 23558 8409
/ 0
vss 2 23558 8903
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U30 na210 0
Y 2 19718 8688
/ 0
B 2 19678 8688
/ 0
A 2 19638 8688
/ 0
vdd 2 19638 8409
/ 0
vss 2 19638 8903
_I0/chip/video_ram/demux5_we/U20 na210 0
Y 2 30758 10106
/ 0
B 2 30718 10106
/ 0
A 2 30678 10106
/ 0
vdd 2 30678 10385
/ 0
vss 2 30678 9891
_I0/chip/output_score/U63 na210 0
Y 2 13678 13628
/ 0
B 2 13638 13628
/ 0
A 2 13598 13628
/ 0
vdd 2 13598 13349
/ 0
vss 2 13598 13843
_I0/chip/output_score/U57 na210 0
Y 2 13798 14058
/ 0
B 2 13758 14058
/ 0
A 2 13718 14058
/ 0
vdd 2 13718 14337
/ 0
vss 2 13718 13843
_I0/chip/output_score/U59 na210 0
Y 2 13678 14058
/ 0
B 2 13638 14058
/ 0
A 2 13598 14058
/ 0
vdd 2 13598 14337
/ 0
vss 2 13598 13843
_I0/chip/output_score/U91 na210 0
Y 2 14398 15046
/ 0
B 2 14358 15046
/ 0
A 2 14318 15046
/ 0
vdd 2 14318 15325
/ 0
vss 2 14318 14831
_I0/chip/output_score/U70 na210 0
Y 2 15038 13628
/ 0
B 2 14998 13628
/ 0
A 2 14958 13628
/ 0
vdd 2 14958 13349
/ 0
vss 2 14958 13843
_I0/chip/output_score/U81 na210 0
Y 2 14998 15604
/ 0
B 2 14958 15604
/ 0
A 2 14918 15604
/ 0
vdd 2 14918 15325
/ 0
vss 2 14918 15819
_I0/chip/output_score/U58 na210 0
Y 2 15638 13628
/ 0
B 2 15598 13628
/ 0
A 2 15558 13628
/ 0
vdd 2 15558 13349
/ 0
vss 2 15558 13843
_I0/chip/output_score/U68 na210 0
Y 2 15918 14058
/ 0
B 2 15878 14058
/ 0
A 2 15838 14058
/ 0
vdd 2 15838 14337
/ 0
vss 2 15838 13843
_I0/chip/output_score/U60 na210 0
Y 2 15798 14616
/ 0
B 2 15758 14616
/ 0
A 2 15718 14616
/ 0
vdd 2 15718 14337
/ 0
vss 2 15718 14831
_I0/chip/output_score/U90 na210 0
Y 2 15718 15046
/ 0
B 2 15678 15046
/ 0
A 2 15638 15046
/ 0
vdd 2 15638 15325
/ 0
vss 2 15638 14831
_I0/chip/output_score/U77 na210 0
Y 2 15958 15046
/ 0
B 2 15918 15046
/ 0
A 2 15878 15046
/ 0
vdd 2 15878 15325
/ 0
vss 2 15878 14831
_I0/chip/output_score/U76 na210 0
Y 2 16198 14058
/ 0
B 2 16158 14058
/ 0
A 2 16118 14058
/ 0
vdd 2 16118 14337
/ 0
vss 2 16118 13843
_I0/chip/check_piece_mask/U95 na210 0
Y 2 15798 4736
/ 0
B 2 15758 4736
/ 0
A 2 15718 4736
/ 0
vdd 2 15718 4457
/ 0
vss 2 15718 4951
_I0/chip/check_piece_mask/U73 na210 0
Y 2 15798 6154
/ 0
B 2 15758 6154
/ 0
A 2 15718 6154
/ 0
vdd 2 15718 6433
/ 0
vss 2 15718 5939
_I0/chip/check_piece_mask/U82 na210 0
Y 2 15678 6712
/ 0
B 2 15638 6712
/ 0
A 2 15598 6712
/ 0
vdd 2 15598 6433
/ 0
vss 2 15598 6927
_I0/chip/check_piece_mask/U66 na210 0
Y 2 15678 6154
/ 0
B 2 15638 6154
/ 0
A 2 15598 6154
/ 0
vdd 2 15598 6433
/ 0
vss 2 15598 5939
_I0/chip/check_piece_mask/U90 na210 0
Y 2 16078 5724
/ 0
B 2 16038 5724
/ 0
A 2 15998 5724
/ 0
vdd 2 15998 5445
/ 0
vss 2 15998 5939
_I0/chip/check_piece_mask/U83 na210 0
Y 2 16078 6712
/ 0
B 2 16038 6712
/ 0
A 2 15998 6712
/ 0
vdd 2 15998 6433
/ 0
vss 2 15998 6927
_I0/chip/check_piece_mask/U97 na210 0
Y 2 16478 5724
/ 0
B 2 16438 5724
/ 0
A 2 16398 5724
/ 0
vdd 2 16398 5445
/ 0
vss 2 16398 5939
_I0/chip/check_piece_mask/U121 na210 0
Y 2 16478 5166
/ 0
B 2 16438 5166
/ 0
A 2 16398 5166
/ 0
vdd 2 16398 5445
/ 0
vss 2 16398 4951
_I0/chip/check_piece_mask/U119 na210 0
Y 2 16598 6712
/ 0
B 2 16558 6712
/ 0
A 2 16518 6712
/ 0
vdd 2 16518 6433
/ 0
vss 2 16518 6927
_I0/chip/check_piece_mask/U86 na210 0
Y 2 16998 5166
/ 0
B 2 16958 5166
/ 0
A 2 16918 5166
/ 0
vdd 2 16918 5445
/ 0
vss 2 16918 4951
_I0/chip/check_piece_mask/U96 na210 0
Y 2 16878 5166
/ 0
B 2 16838 5166
/ 0
A 2 16798 5166
/ 0
vdd 2 16798 5445
/ 0
vss 2 16798 4951
_I0/chip/check_piece_mask/U67 na210 0
Y 2 16878 6712
/ 0
B 2 16838 6712
/ 0
A 2 16798 6712
/ 0
vdd 2 16798 6433
/ 0
vss 2 16798 6927
_I0/chip/check_piece_mask/U78 na210 0
Y 2 17798 6712
/ 0
B 2 17758 6712
/ 0
A 2 17718 6712
/ 0
vdd 2 17718 6433
/ 0
vss 2 17718 6927
_I0/chip/check_piece_mask/U79 na210 0
Y 2 17678 6712
/ 0
B 2 17638 6712
/ 0
A 2 17598 6712
/ 0
vdd 2 17598 6433
/ 0
vss 2 17598 6927
_I0/chip/check_piece_mask/U122 na210 0
Y 2 18198 5166
/ 0
B 2 18158 5166
/ 0
A 2 18118 5166
/ 0
vdd 2 18118 5445
/ 0
vss 2 18118 4951
_I0/chip/vga_controller/field_translation_reset/U57 na210 0
Y 2 34798 18568
/ 0
B 2 34758 18568
/ 0
A 2 34718 18568
/ 0
vdd 2 34718 18289
/ 0
vss 2 34718 18783
_I0/chip/vga_controller/field_translation_reset/U58 na210 0
Y 2 34598 18010
/ 0
B 2 34558 18010
/ 0
A 2 34518 18010
/ 0
vdd 2 34518 18289
/ 0
vss 2 34518 17795
_I0/chip/vga_controller/field_translation_reset/U43 na210 0
Y 2 34518 18568
/ 0
B 2 34478 18568
/ 0
A 2 34438 18568
/ 0
vdd 2 34438 18289
/ 0
vss 2 34438 18783
_I0/chip/vga_controller/field_translation_reset/U38 na210 0
Y 2 34158 18998
/ 0
B 2 34118 18998
/ 0
A 2 34078 18998
/ 0
vdd 2 34078 19277
/ 0
vss 2 34078 18783
_I0/chip/vga_controller/field_translation_reset/U41 na210 0
Y 2 34558 18998
/ 0
B 2 34518 18998
/ 0
A 2 34478 18998
/ 0
vdd 2 34478 19277
/ 0
vss 2 34478 18783
_I0/chip/vga_controller/field_translation_reset/U53 na210 0
Y 2 33998 18010
/ 0
B 2 33958 18010
/ 0
A 2 33918 18010
/ 0
vdd 2 33918 18289
/ 0
vss 2 33918 17795
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U15 na210 0
Y 2 33238 18998
/ 0
B 2 33198 18998
/ 0
A 2 33158 18998
/ 0
vdd 2 33158 19277
/ 0
vss 2 33158 18783
_I0/chip/vga_controller/field_translation/U33 na210 0
Y 2 33118 14058
/ 0
B 2 33078 14058
/ 0
A 2 33038 14058
/ 0
vdd 2 33038 14337
/ 0
vss 2 33038 13843
_I0/chip/vga_controller/field_translation/U7 na210 0
Y 2 32438 14058
/ 0
B 2 32398 14058
/ 0
A 2 32358 14058
/ 0
vdd 2 32358 14337
/ 0
vss 2 32358 13843
_I0/chip/vga_controller/field_translation/U5 na210 0
Y 2 31438 14616
/ 0
B 2 31398 14616
/ 0
A 2 31358 14616
/ 0
vdd 2 31358 14337
/ 0
vss 2 31358 14831
_I0/chip/vga_controller/field_translation/U3 na210 0
Y 2 31638 14616
/ 0
B 2 31598 14616
/ 0
A 2 31558 14616
/ 0
vdd 2 31558 14337
/ 0
vss 2 31558 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U83 na210 0
Y 2 34278 15604
/ 0
B 2 34238 15604
/ 0
A 2 34198 15604
/ 0
vdd 2 34198 15325
/ 0
vss 2 34198 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U83 na210 0
Y 2 38318 15604
/ 0
B 2 38278 15604
/ 0
A 2 38238 15604
/ 0
vdd 2 38238 15325
/ 0
vss 2 38238 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U44 na210 0
Y 2 34678 17580
/ 0
B 2 34638 17580
/ 0
A 2 34598 17580
/ 0
vdd 2 34598 17301
/ 0
vss 2 34598 17795
_I0/chip/vga_controller/np_translation/mem_addr_counter/U44 na210 0
Y 2 38718 17580
/ 0
B 2 38678 17580
/ 0
A 2 38638 17580
/ 0
vdd 2 38638 17301
/ 0
vss 2 38638 17795
_I0/chip/vga_controller/field_translation/mem_addr_counter/U45 na210 0
Y 2 34678 15604
/ 0
B 2 34638 15604
/ 0
A 2 34598 15604
/ 0
vdd 2 34598 15325
/ 0
vss 2 34598 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U45 na210 0
Y 2 38718 15604
/ 0
B 2 38678 15604
/ 0
A 2 38638 15604
/ 0
vdd 2 38638 15325
/ 0
vss 2 38638 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U74 na210 0
Y 2 34438 16034
/ 0
B 2 34398 16034
/ 0
A 2 34358 16034
/ 0
vdd 2 34358 16313
/ 0
vss 2 34358 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U74 na210 0
Y 2 38478 16034
/ 0
B 2 38438 16034
/ 0
A 2 38398 16034
/ 0
vdd 2 38398 16313
/ 0
vss 2 38398 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U47 na210 0
Y 2 34438 17022
/ 0
B 2 34398 17022
/ 0
A 2 34358 17022
/ 0
vdd 2 34358 17301
/ 0
vss 2 34358 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/U47 na210 0
Y 2 38478 17022
/ 0
B 2 38438 17022
/ 0
A 2 38398 17022
/ 0
vdd 2 38398 17301
/ 0
vss 2 38398 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/U89 na210 0
Y 2 33838 15046
/ 0
B 2 33798 15046
/ 0
A 2 33758 15046
/ 0
vdd 2 33758 15325
/ 0
vss 2 33758 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U89 na210 0
Y 2 37878 15046
/ 0
B 2 37838 15046
/ 0
A 2 37798 15046
/ 0
vdd 2 37798 15325
/ 0
vss 2 37798 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U80 na210 0
Y 2 34038 17022
/ 0
B 2 33998 17022
/ 0
A 2 33958 17022
/ 0
vdd 2 33958 17301
/ 0
vss 2 33958 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/U80 na210 0
Y 2 38078 17022
/ 0
B 2 38038 17022
/ 0
A 2 37998 17022
/ 0
vdd 2 37998 17301
/ 0
vss 2 37998 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/U79 na210 0
Y 2 34238 17022
/ 0
B 2 34198 17022
/ 0
A 2 34158 17022
/ 0
vdd 2 34158 17301
/ 0
vss 2 34158 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/U79 na210 0
Y 2 38278 17022
/ 0
B 2 38238 17022
/ 0
A 2 38198 17022
/ 0
vdd 2 38198 17301
/ 0
vss 2 38198 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/U42 na210 0
Y 2 33238 15604
/ 0
B 2 33198 15604
/ 0
A 2 33158 15604
/ 0
vdd 2 33158 15325
/ 0
vss 2 33158 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U42 na210 0
Y 2 37278 15604
/ 0
B 2 37238 15604
/ 0
A 2 37198 15604
/ 0
vdd 2 37198 15325
/ 0
vss 2 37198 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U84 na210 0
Y 2 33558 15046
/ 0
B 2 33518 15046
/ 0
A 2 33478 15046
/ 0
vdd 2 33478 15325
/ 0
vss 2 33478 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U84 na210 0
Y 2 37598 15046
/ 0
B 2 37558 15046
/ 0
A 2 37518 15046
/ 0
vdd 2 37518 15325
/ 0
vss 2 37518 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U41 na210 0
Y 2 32998 15604
/ 0
B 2 32958 15604
/ 0
A 2 32918 15604
/ 0
vdd 2 32918 15325
/ 0
vss 2 32918 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U41 na210 0
Y 2 37038 15604
/ 0
B 2 36998 15604
/ 0
A 2 36958 15604
/ 0
vdd 2 36958 15325
/ 0
vss 2 36958 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U48 na210 0
Y 2 32878 15046
/ 0
B 2 32838 15046
/ 0
A 2 32798 15046
/ 0
vdd 2 32798 15325
/ 0
vss 2 32798 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U48 na210 0
Y 2 36918 15046
/ 0
B 2 36878 15046
/ 0
A 2 36838 15046
/ 0
vdd 2 36838 15325
/ 0
vss 2 36838 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U75 na210 0
Y 2 32398 15604
/ 0
B 2 32358 15604
/ 0
A 2 32318 15604
/ 0
vdd 2 32318 15325
/ 0
vss 2 32318 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U75 na210 0
Y 2 36438 15604
/ 0
B 2 36398 15604
/ 0
A 2 36358 15604
/ 0
vdd 2 36358 15325
/ 0
vss 2 36358 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U76 na210 0
Y 2 32518 15046
/ 0
B 2 32478 15046
/ 0
A 2 32438 15046
/ 0
vdd 2 32438 15325
/ 0
vss 2 32438 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U76 na210 0
Y 2 36558 15046
/ 0
B 2 36518 15046
/ 0
A 2 36478 15046
/ 0
vdd 2 36478 15325
/ 0
vss 2 36478 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U49 na210 0
Y 2 32158 15046
/ 0
B 2 32118 15046
/ 0
A 2 32078 15046
/ 0
vdd 2 32078 15325
/ 0
vss 2 32078 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U49 na210 0
Y 2 36198 15046
/ 0
B 2 36158 15046
/ 0
A 2 36118 15046
/ 0
vdd 2 36118 15325
/ 0
vss 2 36118 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U66 na210 0
Y 2 32678 16034
/ 0
B 2 32638 16034
/ 0
A 2 32598 16034
/ 0
vdd 2 32598 16313
/ 0
vss 2 32598 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U66 na210 0
Y 2 36718 16034
/ 0
B 2 36678 16034
/ 0
A 2 36638 16034
/ 0
vdd 2 36638 16313
/ 0
vss 2 36638 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U72 na210 0
Y 2 31958 15604
/ 0
B 2 31918 15604
/ 0
A 2 31878 15604
/ 0
vdd 2 31878 15325
/ 0
vss 2 31878 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U72 na210 0
Y 2 35998 15604
/ 0
B 2 35958 15604
/ 0
A 2 35918 15604
/ 0
vdd 2 35918 15325
/ 0
vss 2 35918 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U57 na210 0
Y 2 31798 15046
/ 0
B 2 31758 15046
/ 0
A 2 31718 15046
/ 0
vdd 2 31718 15325
/ 0
vss 2 31718 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U57 na210 0
Y 2 35838 15046
/ 0
B 2 35798 15046
/ 0
A 2 35758 15046
/ 0
vdd 2 35758 15325
/ 0
vss 2 35758 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U71 na210 0
Y 2 31678 15604
/ 0
B 2 31638 15604
/ 0
A 2 31598 15604
/ 0
vdd 2 31598 15325
/ 0
vss 2 31598 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U71 na210 0
Y 2 35718 15604
/ 0
B 2 35678 15604
/ 0
A 2 35638 15604
/ 0
vdd 2 35638 15325
/ 0
vss 2 35638 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U67 na210 0
Y 2 32238 17022
/ 0
B 2 32198 17022
/ 0
A 2 32158 17022
/ 0
vdd 2 32158 17301
/ 0
vss 2 32158 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/U67 na210 0
Y 2 36278 17022
/ 0
B 2 36238 17022
/ 0
A 2 36198 17022
/ 0
vdd 2 36198 17301
/ 0
vss 2 36198 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/U61 na210 0
Y 2 32358 17022
/ 0
B 2 32318 17022
/ 0
A 2 32278 17022
/ 0
vdd 2 32278 17301
/ 0
vss 2 32278 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/U61 na210 0
Y 2 36398 17022
/ 0
B 2 36358 17022
/ 0
A 2 36318 17022
/ 0
vdd 2 36318 17301
/ 0
vss 2 36318 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/U58 na210 0
Y 2 31438 15604
/ 0
B 2 31398 15604
/ 0
A 2 31358 15604
/ 0
vdd 2 31358 15325
/ 0
vss 2 31358 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U58 na210 0
Y 2 35478 15604
/ 0
B 2 35438 15604
/ 0
A 2 35398 15604
/ 0
vdd 2 35398 15325
/ 0
vss 2 35398 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U63 na210 0
Y 2 31438 15046
/ 0
B 2 31398 15046
/ 0
A 2 31358 15046
/ 0
vdd 2 31358 15325
/ 0
vss 2 31358 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U63 na210 0
Y 2 35478 15046
/ 0
B 2 35438 15046
/ 0
A 2 35398 15046
/ 0
vdd 2 35398 15325
/ 0
vss 2 35398 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U62 na210 0
Y 2 31398 17580
/ 0
B 2 31358 17580
/ 0
A 2 31318 17580
/ 0
vdd 2 31318 17301
/ 0
vss 2 31318 17795
_I0/chip/vga_controller/np_translation/mem_addr_counter/U62 na210 0
Y 2 35438 17580
/ 0
B 2 35398 17580
/ 0
A 2 35358 17580
/ 0
vdd 2 35358 17301
/ 0
vss 2 35358 17795
_I0/chip/vga_controller/counter/pos_y_counter/U52 na210 0
Y 2 26798 18998
/ 0
B 2 26758 18998
/ 0
A 2 26718 18998
/ 0
vdd 2 26718 19277
/ 0
vss 2 26718 18783
_I0/chip/vga_controller/counter/pos_y_counter/U58 na210 0
Y 2 27198 18998
/ 0
B 2 27158 18998
/ 0
A 2 27118 18998
/ 0
vdd 2 27118 19277
/ 0
vss 2 27118 18783
_I0/chip/vga_controller/counter/pos_y_counter/U46 na210 0
Y 2 24678 17022
/ 0
B 2 24638 17022
/ 0
A 2 24598 17022
/ 0
vdd 2 24598 17301
/ 0
vss 2 24598 16807
_I0/chip/vga_controller/counter/pos_y_counter/U42 na210 0
Y 2 25438 18010
/ 0
B 2 25398 18010
/ 0
A 2 25358 18010
/ 0
vdd 2 25358 18289
/ 0
vss 2 25358 17795
_I0/chip/vga_controller/counter/pos_y_counter/U60 na210 0
Y 2 25238 18998
/ 0
B 2 25198 18998
/ 0
A 2 25158 18998
/ 0
vdd 2 25158 19277
/ 0
vss 2 25158 18783
_I0/chip/vga_controller/counter/resets/U34 na210 0
Y 2 28438 16592
/ 0
B 2 28398 16592
/ 0
A 2 28358 16592
/ 0
vdd 2 28358 16313
/ 0
vss 2 28358 16807
_I0/chip/vga_controller/counter/resets/U25 na210 0
Y 2 28918 16592
/ 0
B 2 28878 16592
/ 0
A 2 28838 16592
/ 0
vdd 2 28838 16313
/ 0
vss 2 28838 16807
_I0/chip/vga_controller/counter/resets/U33 na210 0
Y 2 30078 16592
/ 0
B 2 30038 16592
/ 0
A 2 29998 16592
/ 0
vdd 2 29998 16313
/ 0
vss 2 29998 16807
_I0/chip/vga_controller/counter/pos_x_counter/U46 na210 0
Y 2 27518 18998
/ 0
B 2 27478 18998
/ 0
A 2 27438 18998
/ 0
vdd 2 27438 19277
/ 0
vss 2 27438 18783
_I0/chip/vga_controller/counter/pos_x_counter/U36 na210 0
Y 2 28718 19556
/ 0
B 2 28678 19556
/ 0
A 2 28638 19556
/ 0
vdd 2 28638 19277
/ 0
vss 2 28638 19771
_I0/chip/vga_controller/counter/pos_x_counter/U41 na210 0
Y 2 29078 18998
/ 0
B 2 29038 18998
/ 0
A 2 28998 18998
/ 0
vdd 2 28998 19277
/ 0
vss 2 28998 18783
_I0/chip/vga_controller/field_check/U39 na210 0
Y 2 29158 15046
/ 0
B 2 29118 15046
/ 0
A 2 29078 15046
/ 0
vdd 2 29078 15325
/ 0
vss 2 29078 14831
_I0/chip/vga_controller/field_check/U33 na210 0
Y 2 29038 15046
/ 0
B 2 28998 15046
/ 0
A 2 28958 15046
/ 0
vdd 2 28958 15325
/ 0
vss 2 28958 14831
_I0/chip/vga_controller/field_check/U28 na210 0
Y 2 31038 15046
/ 0
B 2 30998 15046
/ 0
A 2 30958 15046
/ 0
vdd 2 30958 15325
/ 0
vss 2 30958 14831
_I0/chip/vga_controller/score_translation/U38 na210 0
Y 2 27878 12640
/ 0
B 2 27838 12640
/ 0
A 2 27798 12640
/ 0
vdd 2 27798 12361
/ 0
vss 2 27798 12855
_I0/chip/vga_controller/score_translation/U36 na210 0
Y 2 27678 12640
/ 0
B 2 27638 12640
/ 0
A 2 27598 12640
/ 0
vdd 2 27598 12361
/ 0
vss 2 27598 12855
_I0/chip/vga_controller/score_translation/U42 na210 0
Y 2 27238 13628
/ 0
B 2 27198 13628
/ 0
A 2 27158 13628
/ 0
vdd 2 27158 13349
/ 0
vss 2 27158 13843
_I0/chip/vga_controller/score_translation/U56 na210 0
Y 2 28038 13070
/ 0
B 2 27998 13070
/ 0
A 2 27958 13070
/ 0
vdd 2 27958 13349
/ 0
vss 2 27958 12855
_I0/chip/vga_controller/score_translation/U52 na210 0
Y 2 27878 13070
/ 0
B 2 27838 13070
/ 0
A 2 27798 13070
/ 0
vdd 2 27798 13349
/ 0
vss 2 27798 12855
_I0/chip/vga_controller/score_translation/mem_addr_counter/U17 na210 0
Y 2 26398 12640
/ 0
B 2 26358 12640
/ 0
A 2 26318 12640
/ 0
vdd 2 26318 12361
/ 0
vss 2 26318 12855
_I0/chip/vga_controller/triggers/U40 na210 0
Y 2 30158 12640
/ 0
B 2 30118 12640
/ 0
A 2 30078 12640
/ 0
vdd 2 30078 12361
/ 0
vss 2 30078 12855
_I0/chip/vga_controller/triggers/U43 na210 0
Y 2 30918 12082
/ 0
B 2 30878 12082
/ 0
A 2 30838 12082
/ 0
vdd 2 30838 12361
/ 0
vss 2 30838 11867
_I0/chip/vga_controller/triggers/U30 na210 0
Y 2 30878 12640
/ 0
B 2 30838 12640
/ 0
A 2 30798 12640
/ 0
vdd 2 30798 12361
/ 0
vss 2 30798 12855
_I0/chip/vga_controller/triggers/U28 na210 0
Y 2 31278 12082
/ 0
B 2 31238 12082
/ 0
A 2 31198 12082
/ 0
vdd 2 31198 12361
/ 0
vss 2 31198 11867
_I0/chip/vga_controller/np_check/U30 na210 0
Y 2 29758 14616
/ 0
B 2 29718 14616
/ 0
A 2 29678 14616
/ 0
vdd 2 29678 14337
/ 0
vss 2 29678 14831
_I0/chip/vga_controller/np_check/U42 na210 0
Y 2 29558 14058
/ 0
B 2 29518 14058
/ 0
A 2 29478 14058
/ 0
vdd 2 29478 14337
/ 0
vss 2 29478 13843
_I0/chip/vga_controller/np_check/U31 na210 0
Y 2 29598 14616
/ 0
B 2 29558 14616
/ 0
A 2 29518 14616
/ 0
vdd 2 29518 14337
/ 0
vss 2 29518 14831
_I0/chip/vga_controller/np_check/U23 na210 0
Y 2 29158 14058
/ 0
B 2 29118 14058
/ 0
A 2 29078 14058
/ 0
vdd 2 29078 14337
/ 0
vss 2 29078 13843
_I0/chip/vga_controller/np_check/U22 na210 0
Y 2 28958 14058
/ 0
B 2 28918 14058
/ 0
A 2 28878 14058
/ 0
vdd 2 28878 14337
/ 0
vss 2 28878 13843
_I0/chip/vga_controller/score_check/U29 na210 0
Y 2 25838 15046
/ 0
B 2 25798 15046
/ 0
A 2 25758 15046
/ 0
vdd 2 25758 15325
/ 0
vss 2 25758 14831
_I0/chip/vga_controller/score_check/U30 na210 0
Y 2 25958 15046
/ 0
B 2 25918 15046
/ 0
A 2 25878 15046
/ 0
vdd 2 25878 15325
/ 0
vss 2 25878 14831
_I0/chip/vga_controller/score_check/U26 na210 0
Y 2 25998 15604
/ 0
B 2 25958 15604
/ 0
A 2 25918 15604
/ 0
vdd 2 25918 15325
/ 0
vss 2 25918 15819
_I0/chip/vga_controller/score_check/U32 na210 0
Y 2 25598 15046
/ 0
B 2 25558 15046
/ 0
A 2 25518 15046
/ 0
vdd 2 25518 15325
/ 0
vss 2 25518 14831
_I0/chip/vga_controller/sync/U16 na210 0
Y 2 28118 15604
/ 0
B 2 28078 15604
/ 0
A 2 28038 15604
/ 0
vdd 2 28038 15325
/ 0
vss 2 28038 15819
_I0/chip/vga_controller/sync/U15 na210 0
Y 2 28078 15046
/ 0
B 2 28038 15046
/ 0
A 2 27998 15046
/ 0
vdd 2 27998 15325
/ 0
vss 2 27998 14831
_I0/chip/vga_controller/np_translation_reset/U57 na210 0
Y 2 38598 18568
/ 0
B 2 38558 18568
/ 0
A 2 38518 18568
/ 0
vdd 2 38518 18289
/ 0
vss 2 38518 18783
_I0/chip/vga_controller/np_translation_reset/U58 na210 0
Y 2 37958 18010
/ 0
B 2 37918 18010
/ 0
A 2 37878 18010
/ 0
vdd 2 37878 18289
/ 0
vss 2 37878 17795
_I0/chip/vga_controller/np_translation_reset/U53 na210 0
Y 2 38838 18010
/ 0
B 2 38798 18010
/ 0
A 2 38758 18010
/ 0
vdd 2 38758 18289
/ 0
vss 2 38758 17795
_I0/chip/vga_controller/np_translation_reset/U43 na210 0
Y 2 38038 18568
/ 0
B 2 37998 18568
/ 0
A 2 37958 18568
/ 0
vdd 2 37958 18289
/ 0
vss 2 37958 18783
_I0/chip/vga_controller/np_translation_reset/U41 na210 0
Y 2 35838 18010
/ 0
B 2 35798 18010
/ 0
A 2 35758 18010
/ 0
vdd 2 35758 18289
/ 0
vss 2 35758 17795
_I0/chip/vga_controller/np_translation_reset/U38 na210 0
Y 2 36118 18010
/ 0
B 2 36078 18010
/ 0
A 2 36038 18010
/ 0
vdd 2 36038 18289
/ 0
vss 2 36038 17795
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/U13 na210 0
Y 2 36438 19556
/ 0
B 2 36398 19556
/ 0
A 2 36358 19556
/ 0
vdd 2 36358 19277
/ 0
vss 2 36358 19771
_I0/chip/vga_controller/np_translation/U3 na210 0
Y 2 38638 14058
/ 0
B 2 38598 14058
/ 0
A 2 38558 14058
/ 0
vdd 2 38558 14337
/ 0
vss 2 38558 13843
_I0/chip/vga_controller/np_translation/U7 na210 0
Y 2 38078 14058
/ 0
B 2 38038 14058
/ 0
A 2 37998 14058
/ 0
vdd 2 37998 14337
/ 0
vss 2 37998 13843
_I0/chip/vga_controller/np_translation/U33 na210 0
Y 2 38198 14616
/ 0
B 2 38158 14616
/ 0
A 2 38118 14616
/ 0
vdd 2 38118 14337
/ 0
vss 2 38118 14831
_I0/chip/vga_controller/np_translation/U5 na210 0
Y 2 38318 14058
/ 0
B 2 38278 14058
/ 0
A 2 38238 14058
/ 0
vdd 2 38238 14337
/ 0
vss 2 38238 13843
_I0/chip/vga_controller/mem_addr_demux/U47 na210 0
Y 2 34198 12082
/ 0
B 2 34158 12082
/ 0
A 2 34118 12082
/ 0
vdd 2 34118 12361
/ 0
vss 2 34118 11867
_I0/chip/vga_controller/mem_addr_demux/U45 na210 0
Y 2 34318 12082
/ 0
B 2 34278 12082
/ 0
A 2 34238 12082
/ 0
vdd 2 34238 12361
/ 0
vss 2 34238 11867
_I0/chip/vga_controller/mem_addr_demux/U63 na210 0
Y 2 33958 12082
/ 0
B 2 33918 12082
/ 0
A 2 33878 12082
/ 0
vdd 2 33878 12361
/ 0
vss 2 33878 11867
_I0/chip/vga_controller/mem_addr_demux/U61 na210 0
Y 2 34078 12082
/ 0
B 2 34038 12082
/ 0
A 2 33998 12082
/ 0
vdd 2 33998 12361
/ 0
vss 2 33998 11867
_I0/chip/vga_controller/mem_addr_demux/U65 na210 0
Y 2 33718 12082
/ 0
B 2 33678 12082
/ 0
A 2 33638 12082
/ 0
vdd 2 33638 12361
/ 0
vss 2 33638 11867
_I0/chip/vga_controller/mem_addr_demux/U68 na210 0
Y 2 33838 12082
/ 0
B 2 33798 12082
/ 0
A 2 33758 12082
/ 0
vdd 2 33758 12361
/ 0
vss 2 33758 11867
_I0/chip/vga_controller/mem_addr_demux/U53 na210 0
Y 2 33478 12082
/ 0
B 2 33438 12082
/ 0
A 2 33398 12082
/ 0
vdd 2 33398 12361
/ 0
vss 2 33398 11867
_I0/chip/vga_controller/mem_addr_demux/U55 na210 0
Y 2 33598 12082
/ 0
B 2 33558 12082
/ 0
A 2 33518 12082
/ 0
vdd 2 33518 12361
/ 0
vss 2 33518 11867
_I0/chip/vga_controller/mem_addr_demux/U66 na210 0
Y 2 33238 12640
/ 0
B 2 33198 12640
/ 0
A 2 33158 12640
/ 0
vdd 2 33158 12361
/ 0
vss 2 33158 12855
_I0/chip/vga_controller/mem_addr_demux/U54 na210 0
Y 2 33238 12082
/ 0
B 2 33198 12082
/ 0
A 2 33158 12082
/ 0
vdd 2 33158 12361
/ 0
vss 2 33158 11867
_I0/chip/vga_controller/mem_addr_demux/U46 na210 0
Y 2 33358 12640
/ 0
B 2 33318 12640
/ 0
A 2 33278 12640
/ 0
vdd 2 33278 12361
/ 0
vss 2 33278 12855
_I0/chip/vga_controller/mem_addr_demux/U62 na210 0
Y 2 33358 12082
/ 0
B 2 33318 12082
/ 0
A 2 33278 12082
/ 0
vdd 2 33278 12361
/ 0
vss 2 33278 11867
_I0/chip/vga_controller/mem_addr_demux/U38 na210 0
Y 2 32958 12082
/ 0
B 2 32918 12082
/ 0
A 2 32878 12082
/ 0
vdd 2 32878 12361
/ 0
vss 2 32878 11867
_I0/chip/vga_controller/mem_addr_demux/U37 na210 0
Y 2 33078 12082
/ 0
B 2 33038 12082
/ 0
A 2 32998 12082
/ 0
vdd 2 32998 12361
/ 0
vss 2 32998 11867
_I0/chip/vga_controller/mem_addr_demux/U39 na210 0
Y 2 33118 12640
/ 0
B 2 33078 12640
/ 0
A 2 33038 12640
/ 0
vdd 2 33038 12361
/ 0
vss 2 33038 12855
_I0/chip/vga_controller/mem_addr_demux/U50 na210 0
Y 2 32518 12082
/ 0
B 2 32478 12082
/ 0
A 2 32438 12082
/ 0
vdd 2 32438 12361
/ 0
vss 2 32438 11867
_I0/chip/vga_controller/mem_addr_demux/U49 na210 0
Y 2 32638 12082
/ 0
B 2 32598 12082
/ 0
A 2 32558 12082
/ 0
vdd 2 32558 12361
/ 0
vss 2 32558 11867
_I0/chip/vga_controller/mem_addr_demux/U51 na210 0
Y 2 32278 12640
/ 0
B 2 32238 12640
/ 0
A 2 32198 12640
/ 0
vdd 2 32198 12361
/ 0
vss 2 32198 12855
_I0/chip/vga_controller/mem_addr_demux/U58 na210 0
Y 2 32278 12082
/ 0
B 2 32238 12082
/ 0
A 2 32198 12082
/ 0
vdd 2 32198 12361
/ 0
vss 2 32198 11867
_I0/chip/vga_controller/mem_addr_demux/U42 na210 0
Y 2 32398 12640
/ 0
B 2 32358 12640
/ 0
A 2 32318 12640
/ 0
vdd 2 32318 12361
/ 0
vss 2 32318 12855
_I0/chip/vga_controller/mem_addr_demux/U43 na210 0
Y 2 32038 12082
/ 0
B 2 31998 12082
/ 0
A 2 31958 12082
/ 0
vdd 2 31958 12361
/ 0
vss 2 31958 11867
_I0/chip/vga_controller/mem_addr_demux/U41 na210 0
Y 2 32158 12082
/ 0
B 2 32118 12082
/ 0
A 2 32078 12082
/ 0
vdd 2 32078 12361
/ 0
vss 2 32078 11867
_I0/chip/vga_controller/mem_addr_demux/U57 na210 0
Y 2 31798 12082
/ 0
B 2 31758 12082
/ 0
A 2 31718 12082
/ 0
vdd 2 31718 12361
/ 0
vss 2 31718 11867
_I0/chip/vga_controller/mem_addr_demux/U59 na210 0
Y 2 31918 12082
/ 0
B 2 31878 12082
/ 0
A 2 31838 12082
/ 0
vdd 2 31838 12361
/ 0
vss 2 31838 11867
_I0/chip/game_controller/U348 ex210 0
vss 2 718 14831
/ 0
vdd 2 718 14337
/ 0
B 2 878 14616
/ 0
Y 2 838 14656
/ 0
A 2 718 14616
_I0/chip/game_controller/U347 ex210 0
vss 2 1078 15819
/ 0
vdd 2 1078 15325
/ 0
B 2 1238 15604
/ 0
Y 2 1198 15644
/ 0
A 2 1078 15604
_I0/chip/game_controller/U345 ex210 0
vss 2 1078 16807
/ 0
vdd 2 1078 16313
/ 0
B 2 1238 16592
/ 0
Y 2 1198 16632
/ 0
A 2 1078 16592
_I0/chip/game_controller/U346 ex210 0
vss 2 1358 12855
/ 0
vdd 2 1358 13349
/ 0
B 2 1518 13070
/ 0
Y 2 1478 13030
/ 0
A 2 1358 13070
_I0/chip/game_controller/calc_pm/U62 ex210 0
vss 2 1518 18783
/ 0
vdd 2 1518 19277
/ 0
B 2 1678 18998
/ 0
Y 2 1638 18958
/ 0
A 2 1518 18998
_I0/chip/game_controller/calc_pm/U64 ex210 0
vss 2 1518 19771
/ 0
vdd 2 1518 19277
/ 0
B 2 1678 19556
/ 0
Y 2 1638 19596
/ 0
A 2 1518 19556
_I0/chip/game_controller/calc_pm/U71 ex210 0
vss 2 1518 18783
/ 0
vdd 2 1518 18289
/ 0
B 2 1678 18568
/ 0
Y 2 1638 18608
/ 0
A 2 1518 18568
_I0/chip/game_controller/calc_pm/U78 ex210 0
vss 2 1798 18783
/ 0
vdd 2 1798 19277
/ 0
B 2 1958 18998
/ 0
Y 2 1918 18958
/ 0
A 2 1798 18998
_I0/chip/game_controller/calc_pm/U73 ex210 0
vss 2 1798 18783
/ 0
vdd 2 1798 18289
/ 0
B 2 1958 18568
/ 0
Y 2 1918 18608
/ 0
A 2 1798 18568
_I0/chip/game_controller/calc_pm/U80 ex210 0
vss 2 2078 18783
/ 0
vdd 2 2078 18289
/ 0
B 2 2238 18568
/ 0
Y 2 2198 18608
/ 0
A 2 2078 18568
_I0/chip/game_controller/calc_pm/U107 ex210 0
vss 2 2358 19771
/ 0
vdd 2 2358 19277
/ 0
B 2 2518 19556
/ 0
Y 2 2478 19596
/ 0
A 2 2358 19556
_I0/chip/game_controller/calc_pm/U104 ex210 0
vss 2 2638 19771
/ 0
vdd 2 2638 19277
/ 0
B 2 2798 19556
/ 0
Y 2 2758 19596
/ 0
A 2 2638 19556
_I0/chip/game_controller/calc_pm/U109 ex210 0
vss 2 2638 18783
/ 0
vdd 2 2638 18289
/ 0
B 2 2798 18568
/ 0
Y 2 2758 18608
/ 0
A 2 2638 18568
_I0/chip/game_controller/calc_pm/U86 ex210 0
vss 2 3198 18783
/ 0
vdd 2 3198 19277
/ 0
B 2 3358 18998
/ 0
Y 2 3318 18958
/ 0
A 2 3198 18998
_I0/chip/game_controller/calc_pm/U81 ex210 0
vss 2 3198 18783
/ 0
vdd 2 3198 18289
/ 0
B 2 3358 18568
/ 0
Y 2 3318 18608
/ 0
A 2 3198 18568
_I0/chip/game_controller/calc_pm/U111 ex210 0
vss 2 3758 18783
/ 0
vdd 2 3758 18289
/ 0
B 2 3918 18568
/ 0
Y 2 3878 18608
/ 0
A 2 3758 18568
_I0/chip/lookup_table/lbl_adder_x/U32 ex210 0
vss 2 12118 1987
/ 0
vdd 2 12118 2481
/ 0
B 2 12278 2202
/ 0
Y 2 12238 2162
/ 0
A 2 12118 2202
_I0/chip/lookup_table/lbl_adder_x/U31 ex210 0
vss 2 12118 2975
/ 0
vdd 2 12118 2481
/ 0
B 2 12278 2760
/ 0
Y 2 12238 2800
/ 0
A 2 12118 2760
_I0/chip/lookup_table/lbl_adder_x/U26 ex210 0
vss 2 12398 2975
/ 0
vdd 2 12398 2481
/ 0
B 2 12558 2760
/ 0
Y 2 12518 2800
/ 0
A 2 12398 2760
_I0/chip/lookup_table/lbl_adder_x/U22 ex210 0
vss 2 12678 2975
/ 0
vdd 2 12678 2481
/ 0
B 2 12838 2760
/ 0
Y 2 12798 2800
/ 0
A 2 12678 2760
_I0/chip/lookup_table/lbl_adder_x/U34 ex210 0
vss 2 12958 2975
/ 0
vdd 2 12958 2481
/ 0
B 2 13118 2760
/ 0
Y 2 13078 2800
/ 0
A 2 12958 2760
_I0/chip/lookup_table/lbl_adder_y/U46 ex210 0
vss 2 13958 1987
/ 0
vdd 2 13958 2481
/ 0
B 2 14118 2202
/ 0
Y 2 14078 2162
/ 0
A 2 13958 2202
_I0/chip/lookup_table/lbl_adder_y/U39 ex210 0
vss 2 14238 2975
/ 0
vdd 2 14238 2481
/ 0
B 2 14398 2760
/ 0
Y 2 14358 2800
/ 0
A 2 14238 2760
_I0/chip/lookup_table/lbl_adder_y/U40 ex210 0
vss 2 13958 1987
/ 0
vdd 2 13958 1493
/ 0
B 2 14118 1772
/ 0
Y 2 14078 1812
/ 0
A 2 13958 1772
_I0/chip/lookup_table/lbl_adder_y/U34 ex210 0
vss 2 14518 2975
/ 0
vdd 2 14518 2481
/ 0
B 2 14678 2760
/ 0
Y 2 14638 2800
/ 0
A 2 14518 2760
_I0/chip/lookup_table/lbl_adder_y/U38 ex210 0
vss 2 15358 1987
/ 0
vdd 2 15358 1493
/ 0
B 2 15518 1772
/ 0
Y 2 15478 1812
/ 0
A 2 15358 1772
_I0/chip/lookup_table/lbl_adder_y/U23 ex210 0
vss 2 15078 1987
/ 0
vdd 2 15078 2481
/ 0
B 2 15238 2202
/ 0
Y 2 15198 2162
/ 0
A 2 15078 2202
_I0/chip/lookup_table/lbl_adder_y/U24 ex210 0
vss 2 15078 2975
/ 0
vdd 2 15078 2481
/ 0
B 2 15238 2760
/ 0
Y 2 15198 2800
/ 0
A 2 15078 2760
_I0/chip/clear_shift/shift/adder_7_bit/U9 ex210 0
vss 2 5878 999
/ 0
vdd 2 5878 1493
/ 0
B 2 6038 1214
/ 0
Y 2 5998 1174
/ 0
A 2 5878 1214
_I0/chip/clear_shift/shift/adder_7_bit/U7 ex210 0
vss 2 5878 1987
/ 0
vdd 2 5878 1493
/ 0
B 2 6038 1772
/ 0
Y 2 5998 1812
/ 0
A 2 5878 1772
_I0/chip/clear_shift/counter_7_bit/U33 ex210 0
vss 2 7278 1987
/ 0
vdd 2 7278 1493
/ 0
B 2 7438 1772
/ 0
Y 2 7398 1812
/ 0
A 2 7278 1772
_I0/chip/clear_shift/counter_7_bit/U25 ex210 0
vss 2 8438 999
/ 0
vdd 2 8438 505
/ 0
B 2 8598 784
/ 0
Y 2 8558 824
/ 0
A 2 8438 784
_I0/chip/clear_shift/counter_7_bit/U36 ex210 0
vss 2 8078 1987
/ 0
vdd 2 8078 1493
/ 0
B 2 8238 1772
/ 0
Y 2 8198 1812
/ 0
A 2 8078 1772
_I0/chip/clear_shift/counter_7_bit/U26 ex210 0
vss 2 8118 999
/ 0
vdd 2 8118 505
/ 0
B 2 8278 784
/ 0
Y 2 8238 824
/ 0
A 2 8118 784
_I0/chip/clear_shift/counter_7_bit/U31 ex210 0
vss 2 9078 1987
/ 0
vdd 2 9078 1493
/ 0
B 2 9238 1772
/ 0
Y 2 9198 1812
/ 0
A 2 9078 1772
_I0/chip/clear_shift/counter_7_bit/U27 ex210 0
vss 2 8758 1987
/ 0
vdd 2 8758 1493
/ 0
B 2 8918 1772
/ 0
Y 2 8878 1812
/ 0
A 2 8758 1772
_I0/chip/clear_shift/counter_7_bit/U35 ex210 0
vss 2 9398 1987
/ 0
vdd 2 9398 1493
/ 0
B 2 9558 1772
/ 0
Y 2 9518 1812
/ 0
A 2 9398 1772
_I0/chip/switch_debounce/U74 ex210 0
vss 2 3038 5939
/ 0
vdd 2 3038 5445
/ 0
B 2 3198 5724
/ 0
Y 2 3158 5764
/ 0
A 2 3038 5724
_I0/chip/switch_debounce/U77 ex210 0
vss 2 3878 4951
/ 0
vdd 2 3878 5445
/ 0
B 2 4038 5166
/ 0
Y 2 3998 5126
/ 0
A 2 3878 5166
_I0/chip/switch_debounce/U79 ex210 0
vss 2 3358 6927
/ 0
vdd 2 3358 6433
/ 0
B 2 3518 6712
/ 0
Y 2 3478 6752
/ 0
A 2 3358 6712
_I0/chip/switch_debounce/U82 ex210 0
vss 2 3638 6927
/ 0
vdd 2 3638 7421
/ 0
B 2 3798 7142
/ 0
Y 2 3758 7102
/ 0
A 2 3638 7142
_I0/chip/switch_debounce/U84 ex210 0
vss 2 3638 7915
/ 0
vdd 2 3638 7421
/ 0
B 2 3798 7700
/ 0
Y 2 3758 7740
/ 0
A 2 3638 7700
_I0/chip/keep_score/L1/U48 ex210 0
vss 2 15478 11867
/ 0
vdd 2 15478 11373
/ 0
B 2 15638 11652
/ 0
Y 2 15598 11692
/ 0
A 2 15478 11652
_I0/chip/keep_score/L1/U28 ex210 0
vss 2 14998 11867
/ 0
vdd 2 14998 11373
/ 0
B 2 15158 11652
/ 0
Y 2 15118 11692
/ 0
A 2 14998 11652
_I0/chip/keep_score/L1/U33 ex210 0
vss 2 14398 10879
/ 0
vdd 2 14398 10385
/ 0
B 2 14558 10664
/ 0
Y 2 14518 10704
/ 0
A 2 14398 10664
_I0/chip/keep_score/L1/U30 ex210 0
vss 2 14678 10879
/ 0
vdd 2 14678 10385
/ 0
B 2 14838 10664
/ 0
Y 2 14798 10704
/ 0
A 2 14678 10664
_I0/chip/keep_score/L1/U37 ex210 0
vss 2 15278 10879
/ 0
vdd 2 15278 11373
/ 0
B 2 15438 11094
/ 0
Y 2 15398 11054
/ 0
A 2 15278 11094
_I0/chip/keep_score/L1/U39 ex210 0
vss 2 14038 10879
/ 0
vdd 2 14038 10385
/ 0
B 2 14198 10664
/ 0
Y 2 14158 10704
/ 0
A 2 14038 10664
_I0/chip/keep_score/L1/U45 ex210 0
vss 2 13598 11867
/ 0
vdd 2 13598 11373
/ 0
B 2 13758 11652
/ 0
Y 2 13718 11692
/ 0
A 2 13598 11652
_I0/chip/keep_score/L1/U43 ex210 0
vss 2 13598 10879
/ 0
vdd 2 13598 10385
/ 0
B 2 13758 10664
/ 0
Y 2 13718 10704
/ 0
A 2 13598 10664
_I0/chip/fall_timer/counter/U29 ex210 0
vss 2 14638 16807
/ 0
vdd 2 14638 16313
/ 0
B 2 14798 16592
/ 0
Y 2 14758 16632
/ 0
A 2 14638 16592
_I0/chip/fall_timer/counter/U25 ex210 0
vss 2 14358 16807
/ 0
vdd 2 14358 16313
/ 0
B 2 14518 16592
/ 0
Y 2 14478 16632
/ 0
A 2 14358 16592
_I0/chip/fall_timer/counter/U23 ex210 0
vss 2 13598 16807
/ 0
vdd 2 13598 17301
/ 0
B 2 13758 17022
/ 0
Y 2 13718 16982
/ 0
A 2 13598 17022
_I0/chip/fall_timer/counter/U28 ex210 0
vss 2 13598 16807
/ 0
vdd 2 13598 16313
/ 0
B 2 13758 16592
/ 0
Y 2 13718 16632
/ 0
A 2 13598 16592
_I0/chip/fall_timer/counter/U24 ex210 0
vss 2 13878 16807
/ 0
vdd 2 13878 16313
/ 0
B 2 14038 16592
/ 0
Y 2 13998 16632
/ 0
A 2 13878 16592
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U37 ex210 0
vss 2 27798 7915
/ 0
vdd 2 27798 8409
/ 0
B 2 27958 8130
/ 0
Y 2 27918 8090
/ 0
A 2 27798 8130
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U37 ex210 0
vss 2 31718 7915
/ 0
vdd 2 31718 8409
/ 0
B 2 31878 8130
/ 0
Y 2 31838 8090
/ 0
A 2 31718 8130
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U37 ex210 0
vss 2 35638 7915
/ 0
vdd 2 35638 8409
/ 0
B 2 35798 8130
/ 0
Y 2 35758 8090
/ 0
A 2 35638 8130
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U37 ex210 0
vss 2 23878 7915
/ 0
vdd 2 23878 8409
/ 0
B 2 24038 8130
/ 0
Y 2 23998 8090
/ 0
A 2 23878 8130
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U37 ex210 0
vss 2 19958 7915
/ 0
vdd 2 19958 8409
/ 0
B 2 20118 8130
/ 0
Y 2 20078 8090
/ 0
A 2 19958 8130
_I0/chip/next_piece_generator/U10 ex210 0
vss 2 8598 5939
/ 0
vdd 2 8598 6433
/ 0
B 2 8758 6154
/ 0
Y 2 8718 6114
/ 0
A 2 8598 6154
_I0/chip/next_piece_generator/U6 ex210 0
vss 2 7798 5939
/ 0
vdd 2 7798 6433
/ 0
B 2 7958 6154
/ 0
Y 2 7918 6114
/ 0
A 2 7798 6154
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U18 ex210 0
vss 2 30718 18783
/ 0
vdd 2 30718 19277
/ 0
B 2 30878 18998
/ 0
Y 2 30838 18958
/ 0
A 2 30718 18998
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U14 ex210 0
vss 2 31558 19771
/ 0
vdd 2 31558 19277
/ 0
B 2 31718 19556
/ 0
Y 2 31678 19596
/ 0
A 2 31558 19556
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U17 ex210 0
vss 2 31918 19771
/ 0
vdd 2 31918 19277
/ 0
B 2 32078 19556
/ 0
Y 2 32038 19596
/ 0
A 2 31918 19556
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U24 ex210 0
vss 2 32718 18783
/ 0
vdd 2 32718 19277
/ 0
B 2 32878 18998
/ 0
Y 2 32838 18958
/ 0
A 2 32718 18998
_I0/chip/vga_controller/field_translation/U34 ex210 0
vss 2 32638 13843
/ 0
vdd 2 32638 14337
/ 0
B 2 32798 14058
/ 0
Y 2 32758 14018
/ 0
A 2 32638 14058
_I0/chip/vga_controller/counter/pos_y_counter/U40 ex210 0
vss 2 26918 17795
/ 0
vdd 2 26918 17301
/ 0
B 2 27078 17580
/ 0
Y 2 27038 17620
/ 0
A 2 26918 17580
_I0/chip/vga_controller/counter/pos_y_counter/U39 ex210 0
vss 2 26398 16807
/ 0
vdd 2 26398 17301
/ 0
B 2 26558 17022
/ 0
Y 2 26518 16982
/ 0
A 2 26398 17022
_I0/chip/vga_controller/counter/pos_y_counter/U45 ex210 0
vss 2 25318 16807
/ 0
vdd 2 25318 17301
/ 0
B 2 25478 17022
/ 0
Y 2 25438 16982
/ 0
A 2 25318 17022
_I0/chip/vga_controller/counter/pos_y_counter/U44 ex210 0
vss 2 24318 16807
/ 0
vdd 2 24318 17301
/ 0
B 2 24478 17022
/ 0
Y 2 24438 16982
/ 0
A 2 24318 17022
_I0/chip/vga_controller/counter/pos_y_counter/U55 ex210 0
vss 2 24598 17795
/ 0
vdd 2 24598 18289
/ 0
B 2 24758 18010
/ 0
Y 2 24718 17970
/ 0
A 2 24598 18010
_I0/chip/vga_controller/counter/pos_y_counter/U38 ex210 0
vss 2 24998 17795
/ 0
vdd 2 24998 18289
/ 0
B 2 25158 18010
/ 0
Y 2 25118 17970
/ 0
A 2 24998 18010
_I0/chip/vga_controller/counter/pos_y_counter/U54 ex210 0
vss 2 25998 19771
/ 0
vdd 2 25998 19277
/ 0
B 2 26158 19556
/ 0
Y 2 26118 19596
/ 0
A 2 25998 19556
_I0/chip/vga_controller/counter/pos_y_counter/U49 ex210 0
vss 2 24838 18783
/ 0
vdd 2 24838 19277
/ 0
B 2 24998 18998
/ 0
Y 2 24958 18958
/ 0
A 2 24838 18998
_I0/chip/vga_controller/counter/pos_y_counter/U56 ex210 0
vss 2 24318 18783
/ 0
vdd 2 24318 18289
/ 0
B 2 24478 18568
/ 0
Y 2 24438 18608
/ 0
A 2 24318 18568
_I0/chip/vga_controller/counter/pos_y_counter/U51 ex210 0
vss 2 24318 18783
/ 0
vdd 2 24318 19277
/ 0
B 2 24478 18998
/ 0
Y 2 24438 18958
/ 0
A 2 24318 18998
_I0/chip/vga_controller/counter/pos_x_counter/U42 ex210 0
vss 2 27438 19771
/ 0
vdd 2 27438 19277
/ 0
B 2 27598 19556
/ 0
Y 2 27558 19596
/ 0
A 2 27438 19556
_I0/chip/vga_controller/counter/pos_x_counter/U43 ex210 0
vss 2 27438 17795
/ 0
vdd 2 27438 18289
/ 0
B 2 27598 18010
/ 0
Y 2 27558 17970
/ 0
A 2 27438 18010
_I0/chip/vga_controller/counter/pos_x_counter/U34 ex210 0
vss 2 27958 19771
/ 0
vdd 2 27958 19277
/ 0
B 2 28118 19556
/ 0
Y 2 28078 19596
/ 0
A 2 27958 19556
_I0/chip/vga_controller/counter/pos_x_counter/U33 ex210 0
vss 2 28878 17795
/ 0
vdd 2 28878 18289
/ 0
B 2 29038 18010
/ 0
Y 2 28998 17970
/ 0
A 2 28878 18010
_I0/chip/vga_controller/counter/pos_x_counter/U32 ex210 0
vss 2 28798 19771
/ 0
vdd 2 28798 19277
/ 0
B 2 28958 19556
/ 0
Y 2 28918 19596
/ 0
A 2 28798 19556
_I0/chip/vga_controller/counter/pos_x_counter/U38 ex210 0
vss 2 28638 18783
/ 0
vdd 2 28638 19277
/ 0
B 2 28798 18998
/ 0
Y 2 28758 18958
/ 0
A 2 28638 18998
_I0/chip/vga_controller/counter/pos_x_counter/U40 ex210 0
vss 2 30198 19771
/ 0
vdd 2 30198 19277
/ 0
B 2 30358 19556
/ 0
Y 2 30318 19596
/ 0
A 2 30198 19556
_I0/chip/vga_controller/counter/pos_x_counter/U44 ex210 0
vss 2 30198 18783
/ 0
vdd 2 30198 19277
/ 0
B 2 30358 18998
/ 0
Y 2 30318 18958
/ 0
A 2 30198 18998
_I0/chip/vga_controller/score_translation/mem_addr_counter/U14 ex210 0
vss 2 25598 11867
/ 0
vdd 2 25598 12361
/ 0
B 2 25758 12082
/ 0
Y 2 25718 12042
/ 0
A 2 25598 12082
_I0/chip/vga_controller/score_translation/mem_addr_counter/U13 ex210 0
vss 2 25878 11867
/ 0
vdd 2 25878 12361
/ 0
B 2 26038 12082
/ 0
Y 2 25998 12042
/ 0
A 2 25878 12082
_I0/chip/vga_controller/score_translation/mem_addr_counter/U15 ex210 0
vss 2 25318 11867
/ 0
vdd 2 25318 12361
/ 0
B 2 25478 12082
/ 0
Y 2 25438 12042
/ 0
A 2 25318 12082
_I0/chip/vga_controller/score_check/U28 ex210 0
vss 2 25638 15819
/ 0
vdd 2 25638 15325
/ 0
B 2 25798 15604
/ 0
Y 2 25758 15644
/ 0
A 2 25638 15604
_I0/chip/vga_controller/sync/U22 ex210 0
vss 2 28158 15819
/ 0
vdd 2 28158 15325
/ 0
B 2 28318 15604
/ 0
Y 2 28278 15644
/ 0
A 2 28158 15604
_I0/chip/vga_controller/sync/U23 ex210 0
vss 2 28198 14831
/ 0
vdd 2 28198 15325
/ 0
B 2 28358 15046
/ 0
Y 2 28318 15006
/ 0
A 2 28198 15046
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/U12 ex210 0
vss 2 36078 18783
/ 0
vdd 2 36078 19277
/ 0
B 2 36238 18998
/ 0
Y 2 36198 18958
/ 0
A 2 36078 18998
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/U11 ex210 0
vss 2 36078 19771
/ 0
vdd 2 36078 19277
/ 0
B 2 36238 19556
/ 0
Y 2 36198 19596
/ 0
A 2 36078 19556
_I0/chip/vga_controller/np_translation/U34 ex210 0
vss 2 36158 14831
/ 0
vdd 2 36158 14337
/ 0
B 2 36318 14616
/ 0
Y 2 36278 14656
/ 0
A 2 36158 14616
_I0/chip/game_controller/U360 no310 0
C 2 838 9644
/ 0
B 2 798 9676
/ 0
A 2 758 9644
/ 0
vss 2 758 9891
/ 0
vdd 2 758 9397
/ 0
Y 2 878 9644
_I0/chip/game_controller/U342 no310 0
C 2 2358 11126
/ 0
B 2 2318 11094
/ 0
A 2 2278 11126
/ 0
vss 2 2278 10879
/ 0
vdd 2 2278 11373
/ 0
Y 2 2398 11126
_I0/chip/game_controller/U355 no310 0
C 2 1918 15572
/ 0
B 2 1878 15604
/ 0
A 2 1838 15572
/ 0
vss 2 1838 15819
/ 0
vdd 2 1838 15325
/ 0
Y 2 1958 15572
_I0/chip/game_controller/U523 no310 0
C 2 3598 16066
/ 0
B 2 3558 16034
/ 0
A 2 3518 16066
/ 0
vss 2 3518 15819
/ 0
vdd 2 3518 16313
/ 0
Y 2 3638 16066
_I0/chip/game_controller/U479 no310 0
C 2 3998 16560
/ 0
B 2 3958 16592
/ 0
A 2 3918 16560
/ 0
vss 2 3918 16807
/ 0
vdd 2 3918 16313
/ 0
Y 2 4038 16560
_I0/chip/game_controller/U497 no310 0
C 2 3238 14584
/ 0
B 2 3198 14616
/ 0
A 2 3158 14584
/ 0
vss 2 3158 14831
/ 0
vdd 2 3158 14337
/ 0
Y 2 3278 14584
_I0/chip/game_controller/U537 no310 0
C 2 4718 18042
/ 0
B 2 4678 18010
/ 0
A 2 4638 18042
/ 0
vss 2 4638 17795
/ 0
vdd 2 4638 18289
/ 0
Y 2 4758 18042
_I0/chip/game_controller/U391 no310 0
C 2 5118 15572
/ 0
B 2 5078 15604
/ 0
A 2 5038 15572
/ 0
vss 2 5038 15819
/ 0
vdd 2 5038 15325
/ 0
Y 2 5158 15572
_I0/chip/game_controller/U433 no310 0
C 2 5158 12114
/ 0
B 2 5118 12082
/ 0
A 2 5078 12114
/ 0
vss 2 5078 11867
/ 0
vdd 2 5078 12361
/ 0
Y 2 5198 12114
_I0/chip/game_controller/U367 no310 0
C 2 4998 9644
/ 0
B 2 4958 9676
/ 0
A 2 4918 9644
/ 0
vss 2 4918 9891
/ 0
vdd 2 4918 9397
/ 0
Y 2 5038 9644
_I0/chip/game_controller/U390 no310 0
C 2 5918 13596
/ 0
B 2 5878 13628
/ 0
A 2 5838 13596
/ 0
vss 2 5838 13843
/ 0
vdd 2 5838 13349
/ 0
Y 2 5958 13596
_I0/chip/game_controller/U371 no310 0
C 2 6198 9150
/ 0
B 2 6158 9118
/ 0
A 2 6118 9150
/ 0
vss 2 6118 8903
/ 0
vdd 2 6118 9397
/ 0
Y 2 6238 9150
_I0/chip/game_controller/U331 no310 0
C 2 7518 11126
/ 0
B 2 7478 11094
/ 0
A 2 7438 11126
/ 0
vss 2 7438 10879
/ 0
vdd 2 7438 11373
/ 0
Y 2 7558 11126
_I0/chip/game_controller/U459 no310 0
C 2 7958 12608
/ 0
B 2 7918 12640
/ 0
A 2 7878 12608
/ 0
vss 2 7878 12855
/ 0
vdd 2 7878 12361
/ 0
Y 2 7998 12608
_I0/chip/game_controller/U502 no310 0
C 2 8718 16560
/ 0
B 2 8678 16592
/ 0
A 2 8638 16560
/ 0
vss 2 8638 16807
/ 0
vdd 2 8638 16313
/ 0
Y 2 8758 16560
_I0/chip/game_controller/U443 no310 0
C 2 8238 13596
/ 0
B 2 8198 13628
/ 0
A 2 8158 13596
/ 0
vss 2 8158 13843
/ 0
vdd 2 8158 13349
/ 0
Y 2 8278 13596
_I0/chip/game_controller/U332 no310 0
C 2 8958 17548
/ 0
B 2 8918 17580
/ 0
A 2 8878 17548
/ 0
vss 2 8878 17795
/ 0
vdd 2 8878 17301
/ 0
Y 2 8998 17548
_I0/chip/game_controller/U597 no310 0
C 2 9198 16560
/ 0
B 2 9158 16592
/ 0
A 2 9118 16560
/ 0
vss 2 9118 16807
/ 0
vdd 2 9118 16313
/ 0
Y 2 9238 16560
_I0/chip/game_controller/U562 no310 0
C 2 9838 17548
/ 0
B 2 9798 17580
/ 0
A 2 9758 17548
/ 0
vss 2 9758 17795
/ 0
vdd 2 9758 17301
/ 0
Y 2 9878 17548
_I0/chip/game_controller/U560 no310 0
C 2 9798 16066
/ 0
B 2 9758 16034
/ 0
A 2 9718 16066
/ 0
vss 2 9718 15819
/ 0
vdd 2 9718 16313
/ 0
Y 2 9838 16066
_I0/chip/game_controller/U511 no310 0
C 2 9798 16560
/ 0
B 2 9758 16592
/ 0
A 2 9718 16560
/ 0
vss 2 9718 16807
/ 0
vdd 2 9718 16313
/ 0
Y 2 9838 16560
_I0/chip/game_controller/U374 no310 0
C 2 9558 10632
/ 0
B 2 9518 10664
/ 0
A 2 9478 10632
/ 0
vss 2 9478 10879
/ 0
vdd 2 9478 10385
/ 0
Y 2 9598 10632
_I0/chip/game_controller/U582 no310 0
C 2 10518 16560
/ 0
B 2 10478 16592
/ 0
A 2 10438 16560
/ 0
vss 2 10438 16807
/ 0
vdd 2 10438 16313
/ 0
Y 2 10558 16560
_I0/chip/game_controller/U340 no310 0
C 2 10238 12608
/ 0
B 2 10198 12640
/ 0
A 2 10158 12608
/ 0
vss 2 10158 12855
/ 0
vdd 2 10158 12361
/ 0
Y 2 10278 12608
_I0/chip/game_controller/U321 no310 0
C 2 10518 10138
/ 0
B 2 10478 10106
/ 0
A 2 10438 10138
/ 0
vss 2 10438 9891
/ 0
vdd 2 10438 10385
/ 0
Y 2 10558 10138
_I0/chip/game_controller/U328 no310 0
C 2 10998 16560
/ 0
B 2 10958 16592
/ 0
A 2 10918 16560
/ 0
vss 2 10918 16807
/ 0
vdd 2 10918 16313
/ 0
Y 2 11038 16560
_I0/chip/game_controller/U337 no310 0
C 2 11078 11620
/ 0
B 2 11038 11652
/ 0
A 2 10998 11620
/ 0
vss 2 10998 11867
/ 0
vdd 2 10998 11373
/ 0
Y 2 11118 11620
_I0/chip/game_controller/U516 no310 0
C 2 11078 9644
/ 0
B 2 11038 9676
/ 0
A 2 10998 9644
/ 0
vss 2 10998 9891
/ 0
vdd 2 10998 9397
/ 0
Y 2 11118 9644
_I0/chip/game_controller/U396 no310 0
C 2 12238 11620
/ 0
B 2 12198 11652
/ 0
A 2 12158 11620
/ 0
vss 2 12158 11867
/ 0
vdd 2 12158 11373
/ 0
Y 2 12278 11620
_I0/chip/game_controller/move_pm/U118 no310 0
C 2 7198 19524
/ 0
B 2 7158 19556
/ 0
A 2 7118 19524
/ 0
vss 2 7118 19771
/ 0
vdd 2 7118 19277
/ 0
Y 2 7238 19524
_I0/chip/game_controller/move_pm/U83 no310 0
C 2 6718 18042
/ 0
B 2 6678 18010
/ 0
A 2 6638 18042
/ 0
vss 2 6638 17795
/ 0
vdd 2 6638 18289
/ 0
Y 2 6758 18042
_I0/chip/game_controller/move_pm/U121 no310 0
C 2 6958 19030
/ 0
B 2 6918 18998
/ 0
A 2 6878 19030
/ 0
vss 2 6878 18783
/ 0
vdd 2 6878 19277
/ 0
Y 2 6998 19030
_I0/chip/game_controller/move_pm/U132 no310 0
C 2 6358 19524
/ 0
B 2 6318 19556
/ 0
A 2 6278 19524
/ 0
vss 2 6278 19771
/ 0
vdd 2 6278 19277
/ 0
Y 2 6398 19524
_I0/chip/game_controller/move_pm/U127 no310 0
C 2 6518 19524
/ 0
B 2 6478 19556
/ 0
A 2 6438 19524
/ 0
vss 2 6438 19771
/ 0
vdd 2 6438 19277
/ 0
Y 2 6558 19524
_I0/chip/game_controller/move_pm/U124 no310 0
C 2 6078 19030
/ 0
B 2 6038 18998
/ 0
A 2 5998 19030
/ 0
vss 2 5998 18783
/ 0
vdd 2 5998 19277
/ 0
Y 2 6118 19030
_I0/chip/game_controller/move_pm/U106 no310 0
C 2 5638 18536
/ 0
B 2 5598 18568
/ 0
A 2 5558 18536
/ 0
vss 2 5558 18783
/ 0
vdd 2 5558 18289
/ 0
Y 2 5678 18536
_I0/chip/lookup_table/U78 no310 0
C 2 15478 258
/ 0
B 2 15438 226
/ 0
A 2 15398 258
/ 0
vss 2 15398 11
/ 0
vdd 2 15398 505
/ 0
Y 2 15518 258
_I0/chip/lookup_table/U142 no310 0
C 2 15478 752
/ 0
B 2 15438 784
/ 0
A 2 15398 752
/ 0
vss 2 15398 999
/ 0
vdd 2 15398 505
/ 0
Y 2 15518 752
_I0/chip/lookup_table/U86 no310 0
C 2 14198 258
/ 0
B 2 14158 226
/ 0
A 2 14118 258
/ 0
vss 2 14118 11
/ 0
vdd 2 14118 505
/ 0
Y 2 14238 258
_I0/chip/lookup_table/U83 no310 0
C 2 13478 2234
/ 0
B 2 13438 2202
/ 0
A 2 13398 2234
/ 0
vss 2 13398 1987
/ 0
vdd 2 13398 2481
/ 0
Y 2 13518 2234
_I0/chip/lookup_table/lbl_adder_x/U23 no310 0
C 2 12758 2234
/ 0
B 2 12718 2202
/ 0
A 2 12678 2234
/ 0
vss 2 12678 1987
/ 0
vdd 2 12678 2481
/ 0
Y 2 12798 2234
_I0/chip/lookup_table/lbl_adder_y/U31 no310 0
C 2 14878 2234
/ 0
B 2 14838 2202
/ 0
A 2 14798 2234
/ 0
vss 2 14798 1987
/ 0
vdd 2 14798 2481
/ 0
Y 2 14918 2234
_I0/chip/lookup_table/lbl_adder_y/U22 no310 0
C 2 14878 2728
/ 0
B 2 14838 2760
/ 0
A 2 14798 2728
/ 0
vss 2 14798 2975
/ 0
vdd 2 14798 2481
/ 0
Y 2 14918 2728
_I0/chip/draw_erase_piece/U53 no310 0
C 2 12998 4704
/ 0
B 2 12958 4736
/ 0
A 2 12918 4704
/ 0
vss 2 12918 4951
/ 0
vdd 2 12918 4457
/ 0
Y 2 13038 4704
_I0/chip/clear_shift/shift/counter_7_bit/U76 no310 0
C 2 2678 1740
/ 0
B 2 2638 1772
/ 0
A 2 2598 1740
/ 0
vss 2 2598 1987
/ 0
vdd 2 2598 1493
/ 0
Y 2 2718 1740
_I0/chip/clear_shift/shift/counter_7_bit/U78 no310 0
C 2 1478 2234
/ 0
B 2 1438 2202
/ 0
A 2 1398 2234
/ 0
vss 2 1398 1987
/ 0
vdd 2 1398 2481
/ 0
Y 2 1518 2234
_I0/chip/clear_shift/shift/comb/U66 no310 0
C 2 3518 3716
/ 0
B 2 3478 3748
/ 0
A 2 3438 3716
/ 0
vss 2 3438 3963
/ 0
vdd 2 3438 3469
/ 0
Y 2 3558 3716
_I0/chip/clear_shift/shift/comb/U43 no310 0
C 2 4158 3222
/ 0
B 2 4118 3190
/ 0
A 2 4078 3222
/ 0
vss 2 4078 2975
/ 0
vdd 2 4078 3469
/ 0
Y 2 4198 3222
_I0/chip/clear_shift/shift/comb/U58 no310 0
C 2 4158 3716
/ 0
B 2 4118 3748
/ 0
A 2 4078 3716
/ 0
vss 2 4078 3963
/ 0
vdd 2 4078 3469
/ 0
Y 2 4198 3716
_I0/chip/clear_shift/shift/comb/U41 no310 0
C 2 4398 3716
/ 0
B 2 4358 3748
/ 0
A 2 4318 3716
/ 0
vss 2 4318 3963
/ 0
vdd 2 4318 3469
/ 0
Y 2 4438 3716
_I0/chip/clear_shift/comb/U79 no310 0
C 2 7718 2234
/ 0
B 2 7678 2202
/ 0
A 2 7638 2234
/ 0
vss 2 7638 1987
/ 0
vdd 2 7638 2481
/ 0
Y 2 7758 2234
_I0/chip/clear_shift/comb/U78 no310 0
C 2 8118 2234
/ 0
B 2 8078 2202
/ 0
A 2 8038 2234
/ 0
vss 2 8038 1987
/ 0
vdd 2 8038 2481
/ 0
Y 2 8158 2234
_I0/chip/clear_shift/comb/U99 no310 0
C 2 8798 2728
/ 0
B 2 8758 2760
/ 0
A 2 8718 2728
/ 0
vss 2 8718 2975
/ 0
vdd 2 8718 2481
/ 0
Y 2 8838 2728
_I0/chip/clear_shift/comb/U101 no310 0
C 2 8798 2234
/ 0
B 2 8758 2202
/ 0
A 2 8718 2234
/ 0
vss 2 8718 1987
/ 0
vdd 2 8718 2481
/ 0
Y 2 8838 2234
_I0/chip/clear_shift/comb/U90 no310 0
C 2 9038 2728
/ 0
B 2 8998 2760
/ 0
A 2 8958 2728
/ 0
vss 2 8958 2975
/ 0
vdd 2 8958 2481
/ 0
Y 2 9078 2728
_I0/chip/clear_shift/comb/U103 no310 0
C 2 9478 2234
/ 0
B 2 9438 2202
/ 0
A 2 9398 2234
/ 0
vss 2 9398 1987
/ 0
vdd 2 9398 2481
/ 0
Y 2 9518 2234
_I0/chip/clear_shift/comb/U96 no310 0
C 2 9478 3222
/ 0
B 2 9438 3190
/ 0
A 2 9398 3222
/ 0
vss 2 9398 2975
/ 0
vdd 2 9398 3469
/ 0
Y 2 9518 3222
_I0/chip/switch_debounce/U52 no310 0
C 2 958 7174
/ 0
B 2 918 7142
/ 0
A 2 878 7174
/ 0
vss 2 878 6927
/ 0
vdd 2 878 7421
/ 0
Y 2 998 7174
_I0/chip/switch_debounce/U55 no310 0
C 2 2958 7668
/ 0
B 2 2918 7700
/ 0
A 2 2878 7668
/ 0
vss 2 2878 7915
/ 0
vdd 2 2878 7421
/ 0
Y 2 2998 7668
_I0/chip/switch_debounce/U58 no310 0
C 2 2958 7174
/ 0
B 2 2918 7142
/ 0
A 2 2878 7174
/ 0
vss 2 2878 6927
/ 0
vdd 2 2878 7421
/ 0
Y 2 2998 7174
_I0/chip/switch_debounce/U87 no310 0
C 2 3958 5692
/ 0
B 2 3918 5724
/ 0
A 2 3878 5692
/ 0
vss 2 3878 5939
/ 0
vdd 2 3878 5445
/ 0
Y 2 3998 5692
_I0/chip/video_ram_fix/U6 no310 0
C 2 18358 9644
/ 0
B 2 18318 9676
/ 0
A 2 18278 9644
/ 0
vss 2 18278 9891
/ 0
vdd 2 18278 9397
/ 0
Y 2 18398 9644
_I0/chip/fall_timer/U60 no310 0
C 2 14478 18042
/ 0
B 2 14438 18010
/ 0
A 2 14398 18042
/ 0
vss 2 14398 17795
/ 0
vdd 2 14398 18289
/ 0
Y 2 14518 18042
_I0/chip/fall_timer/U62 no310 0
C 2 14118 18536
/ 0
B 2 14078 18568
/ 0
A 2 14038 18536
/ 0
vss 2 14038 18783
/ 0
vdd 2 14038 18289
/ 0
Y 2 14158 18536
_I0/chip/fall_timer/U65 no310 0
C 2 14038 18042
/ 0
B 2 13998 18010
/ 0
A 2 13958 18042
/ 0
vss 2 13958 17795
/ 0
vdd 2 13958 18289
/ 0
Y 2 14078 18042
_I0/chip/fall_timer/U52 no310 0
C 2 14158 19030
/ 0
B 2 14118 18998
/ 0
A 2 14078 19030
/ 0
vss 2 14078 18783
/ 0
vdd 2 14078 19277
/ 0
Y 2 14198 19030
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U23 no310 0
C 2 29038 8162
/ 0
B 2 28998 8130
/ 0
A 2 28958 8162
/ 0
vss 2 28958 7915
/ 0
vdd 2 28958 8409
/ 0
Y 2 29078 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U23 no310 0
C 2 32958 8162
/ 0
B 2 32918 8130
/ 0
A 2 32878 8162
/ 0
vss 2 32878 7915
/ 0
vdd 2 32878 8409
/ 0
Y 2 32998 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U23 no310 0
C 2 36878 8162
/ 0
B 2 36838 8130
/ 0
A 2 36798 8162
/ 0
vss 2 36798 7915
/ 0
vdd 2 36798 8409
/ 0
Y 2 36918 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U23 no310 0
C 2 25118 8162
/ 0
B 2 25078 8130
/ 0
A 2 25038 8162
/ 0
vss 2 25038 7915
/ 0
vdd 2 25038 8409
/ 0
Y 2 25158 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U23 no310 0
C 2 21198 8162
/ 0
B 2 21158 8130
/ 0
A 2 21118 8162
/ 0
vss 2 21118 7915
/ 0
vdd 2 21118 8409
/ 0
Y 2 21238 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U23 no310 0
C 2 29038 9150
/ 0
B 2 28998 9118
/ 0
A 2 28958 9150
/ 0
vss 2 28958 8903
/ 0
vdd 2 28958 9397
/ 0
Y 2 29078 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U23 no310 0
C 2 32958 9150
/ 0
B 2 32918 9118
/ 0
A 2 32878 9150
/ 0
vss 2 32878 8903
/ 0
vdd 2 32878 9397
/ 0
Y 2 32998 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U23 no310 0
C 2 36878 9150
/ 0
B 2 36838 9118
/ 0
A 2 36798 9150
/ 0
vss 2 36798 8903
/ 0
vdd 2 36798 9397
/ 0
Y 2 36918 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U23 no310 0
C 2 25118 9150
/ 0
B 2 25078 9118
/ 0
A 2 25038 9150
/ 0
vss 2 25038 8903
/ 0
vdd 2 25038 9397
/ 0
Y 2 25158 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U23 no310 0
C 2 21198 9150
/ 0
B 2 21158 9118
/ 0
A 2 21118 9150
/ 0
vss 2 21118 8903
/ 0
vdd 2 21118 9397
/ 0
Y 2 21238 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U22 no310 0
C 2 28878 8162
/ 0
B 2 28838 8130
/ 0
A 2 28798 8162
/ 0
vss 2 28798 7915
/ 0
vdd 2 28798 8409
/ 0
Y 2 28918 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U22 no310 0
C 2 32798 8162
/ 0
B 2 32758 8130
/ 0
A 2 32718 8162
/ 0
vss 2 32718 7915
/ 0
vdd 2 32718 8409
/ 0
Y 2 32838 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U22 no310 0
C 2 36718 8162
/ 0
B 2 36678 8130
/ 0
A 2 36638 8162
/ 0
vss 2 36638 7915
/ 0
vdd 2 36638 8409
/ 0
Y 2 36758 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U22 no310 0
C 2 24958 8162
/ 0
B 2 24918 8130
/ 0
A 2 24878 8162
/ 0
vss 2 24878 7915
/ 0
vdd 2 24878 8409
/ 0
Y 2 24998 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U22 no310 0
C 2 21038 8162
/ 0
B 2 20998 8130
/ 0
A 2 20958 8162
/ 0
vss 2 20958 7915
/ 0
vdd 2 20958 8409
/ 0
Y 2 21078 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U22 no310 0
C 2 28878 9150
/ 0
B 2 28838 9118
/ 0
A 2 28798 9150
/ 0
vss 2 28798 8903
/ 0
vdd 2 28798 9397
/ 0
Y 2 28918 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U22 no310 0
C 2 32798 9150
/ 0
B 2 32758 9118
/ 0
A 2 32718 9150
/ 0
vss 2 32718 8903
/ 0
vdd 2 32718 9397
/ 0
Y 2 32838 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U22 no310 0
C 2 36718 9150
/ 0
B 2 36678 9118
/ 0
A 2 36638 9150
/ 0
vss 2 36638 8903
/ 0
vdd 2 36638 9397
/ 0
Y 2 36758 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U22 no310 0
C 2 24958 9150
/ 0
B 2 24918 9118
/ 0
A 2 24878 9150
/ 0
vss 2 24878 8903
/ 0
vdd 2 24878 9397
/ 0
Y 2 24998 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U22 no310 0
C 2 21038 9150
/ 0
B 2 20998 9118
/ 0
A 2 20958 9150
/ 0
vss 2 20958 8903
/ 0
vdd 2 20958 9397
/ 0
Y 2 21078 9150
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U31 no310 0
C 2 27558 8162
/ 0
B 2 27518 8130
/ 0
A 2 27478 8162
/ 0
vss 2 27478 7915
/ 0
vdd 2 27478 8409
/ 0
Y 2 27598 8162
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U31 no310 0
C 2 31478 8162
/ 0
B 2 31438 8130
/ 0
A 2 31398 8162
/ 0
vss 2 31398 7915
/ 0
vdd 2 31398 8409
/ 0
Y 2 31518 8162
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U31 no310 0
C 2 35398 8162
/ 0
B 2 35358 8130
/ 0
A 2 35318 8162
/ 0
vss 2 35318 7915
/ 0
vdd 2 35318 8409
/ 0
Y 2 35438 8162
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U31 no310 0
C 2 23638 8162
/ 0
B 2 23598 8130
/ 0
A 2 23558 8162
/ 0
vss 2 23558 7915
/ 0
vdd 2 23558 8409
/ 0
Y 2 23678 8162
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U31 no310 0
C 2 19718 8162
/ 0
B 2 19678 8130
/ 0
A 2 19638 8162
/ 0
vss 2 19638 7915
/ 0
vdd 2 19638 8409
/ 0
Y 2 19758 8162
_I0/chip/video_ram/demux5_we/U15 no310 0
C 2 31318 10138
/ 0
B 2 31278 10106
/ 0
A 2 31238 10138
/ 0
vss 2 31238 9891
/ 0
vdd 2 31238 10385
/ 0
Y 2 31358 10138
_I0/chip/video_ram/demux5_we/U19 no310 0
C 2 30958 10138
/ 0
B 2 30918 10106
/ 0
A 2 30878 10138
/ 0
vss 2 30878 9891
/ 0
vdd 2 30878 10385
/ 0
Y 2 30998 10138
_I0/chip/video_ram/demux5_we/U17 no310 0
C 2 31718 10138
/ 0
B 2 31678 10106
/ 0
A 2 31638 10138
/ 0
vss 2 31638 9891
/ 0
vdd 2 31638 10385
/ 0
Y 2 31758 10138
_I0/chip/video_ram/demux5_we/U14 no310 0
C 2 31558 10138
/ 0
B 2 31518 10106
/ 0
A 2 31478 10138
/ 0
vss 2 31478 9891
/ 0
vdd 2 31478 10385
/ 0
Y 2 31598 10138
_I0/chip/output_score/U82 no310 0
C 2 16118 13596
/ 0
B 2 16078 13628
/ 0
A 2 16038 13596
/ 0
vss 2 16038 13843
/ 0
vdd 2 16038 13349
/ 0
Y 2 16158 13596
_I0/chip/check_piece_mask/U88 no310 0
C 2 16478 4704
/ 0
B 2 16438 4736
/ 0
A 2 16398 4704
/ 0
vss 2 16398 4951
/ 0
vdd 2 16398 4457
/ 0
Y 2 16518 4704
_I0/chip/check_piece_mask/U113 no310 0
C 2 17278 5198
/ 0
B 2 17238 5166
/ 0
A 2 17198 5198
/ 0
vss 2 17198 4951
/ 0
vdd 2 17198 5445
/ 0
Y 2 17318 5198
_I0/chip/check_piece_mask/U69 no310 0
C 2 18078 6186
/ 0
B 2 18038 6154
/ 0
A 2 17998 6186
/ 0
vss 2 17998 5939
/ 0
vdd 2 17998 6433
/ 0
Y 2 18118 6186
_I0/chip/vga_controller/field_translation_reset/U36 no310 0
C 2 33758 19030
/ 0
B 2 33718 18998
/ 0
A 2 33678 19030
/ 0
vss 2 33678 18783
/ 0
vdd 2 33678 19277
/ 0
Y 2 33798 19030
_I0/chip/vga_controller/field_translation_reset/U48 no310 0
C 2 33558 18042
/ 0
B 2 33518 18010
/ 0
A 2 33478 18042
/ 0
vss 2 33478 17795
/ 0
vdd 2 33478 18289
/ 0
Y 2 33598 18042
_I0/chip/vga_controller/field_translation/U26 no310 0
C 2 32358 14584
/ 0
B 2 32318 14616
/ 0
A 2 32278 14584
/ 0
vss 2 32278 14831
/ 0
vdd 2 32278 14337
/ 0
Y 2 32398 14584
_I0/chip/vga_controller/field_translation/mem_addr_counter/U90 no310 0
C 2 34318 16560
/ 0
B 2 34278 16592
/ 0
A 2 34238 16560
/ 0
vss 2 34238 16807
/ 0
vdd 2 34238 16313
/ 0
Y 2 34358 16560
_I0/chip/vga_controller/np_translation/mem_addr_counter/U90 no310 0
C 2 38358 16560
/ 0
B 2 38318 16592
/ 0
A 2 38278 16560
/ 0
vss 2 38278 16807
/ 0
vdd 2 38278 16313
/ 0
Y 2 38398 16560
_I0/chip/vga_controller/counter/pos_y_counter/U59 no310 0
C 2 26478 19030
/ 0
B 2 26438 18998
/ 0
A 2 26398 19030
/ 0
vss 2 26398 18783
/ 0
vdd 2 26398 19277
/ 0
Y 2 26518 19030
_I0/chip/vga_controller/counter/resets/U28 no310 0
C 2 29798 16560
/ 0
B 2 29758 16592
/ 0
A 2 29718 16560
/ 0
vss 2 29718 16807
/ 0
vdd 2 29718 16313
/ 0
Y 2 29838 16560
_I0/chip/vga_controller/field_check/U31 no310 0
C 2 30478 15078
/ 0
B 2 30438 15046
/ 0
A 2 30398 15078
/ 0
vss 2 30398 14831
/ 0
vdd 2 30398 15325
/ 0
Y 2 30518 15078
_I0/chip/vga_controller/field_check/U27 no310 0
C 2 30878 15078
/ 0
B 2 30838 15046
/ 0
A 2 30798 15078
/ 0
vss 2 30798 14831
/ 0
vdd 2 30798 15325
/ 0
Y 2 30918 15078
_I0/chip/vga_controller/field_check/U22 no310 0
C 2 30998 15572
/ 0
B 2 30958 15604
/ 0
A 2 30918 15572
/ 0
vss 2 30918 15819
/ 0
vdd 2 30918 15325
/ 0
Y 2 31038 15572
_I0/chip/vga_controller/score_translation/U47 no310 0
C 2 28158 12608
/ 0
B 2 28118 12640
/ 0
A 2 28078 12608
/ 0
vss 2 28078 12855
/ 0
vdd 2 28078 12361
/ 0
Y 2 28198 12608
_I0/chip/vga_controller/read_and_output/U8 no310 0
C 2 38478 12114
/ 0
B 2 38438 12082
/ 0
A 2 38398 12114
/ 0
vss 2 38398 11867
/ 0
vdd 2 38398 12361
/ 0
Y 2 38518 12114
_I0/chip/vga_controller/triggers/U42 no310 0
C 2 30078 12114
/ 0
B 2 30038 12082
/ 0
A 2 29998 12114
/ 0
vss 2 29998 11867
/ 0
vdd 2 29998 12361
/ 0
Y 2 30118 12114
_I0/chip/vga_controller/triggers/U41 no310 0
C 2 29998 12608
/ 0
B 2 29958 12640
/ 0
A 2 29918 12608
/ 0
vss 2 29918 12855
/ 0
vdd 2 29918 12361
/ 0
Y 2 30038 12608
_I0/chip/vga_controller/triggers/U27 no310 0
C 2 30278 12608
/ 0
B 2 30238 12640
/ 0
A 2 30198 12608
/ 0
vss 2 30198 12855
/ 0
vdd 2 30198 12361
/ 0
Y 2 30318 12608
_I0/chip/vga_controller/triggers/U34 no310 0
C 2 30758 12114
/ 0
B 2 30718 12082
/ 0
A 2 30678 12114
/ 0
vss 2 30678 11867
/ 0
vdd 2 30678 12361
/ 0
Y 2 30798 12114
_I0/chip/vga_controller/triggers/U44 no310 0
C 2 30718 12608
/ 0
B 2 30678 12640
/ 0
A 2 30638 12608
/ 0
vss 2 30638 12855
/ 0
vdd 2 30638 12361
/ 0
Y 2 30758 12608
_I0/chip/vga_controller/triggers/U31 no310 0
C 2 31078 12608
/ 0
B 2 31038 12640
/ 0
A 2 30998 12608
/ 0
vss 2 30998 12855
/ 0
vdd 2 30998 12361
/ 0
Y 2 31118 12608
_I0/chip/vga_controller/triggers/U29 no310 0
C 2 31438 12608
/ 0
B 2 31398 12640
/ 0
A 2 31358 12608
/ 0
vss 2 31358 12855
/ 0
vdd 2 31358 12361
/ 0
Y 2 31478 12608
_I0/chip/vga_controller/np_check/U18 no310 0
C 2 29878 14090
/ 0
B 2 29838 14058
/ 0
A 2 29798 14090
/ 0
vss 2 29798 13843
/ 0
vdd 2 29798 14337
/ 0
Y 2 29918 14090
_I0/chip/vga_controller/np_check/U40 no310 0
C 2 29398 14090
/ 0
B 2 29358 14058
/ 0
A 2 29318 14090
/ 0
vss 2 29318 13843
/ 0
vdd 2 29318 14337
/ 0
Y 2 29438 14090
_I0/chip/vga_controller/np_check/U33 no310 0
C 2 29438 14584
/ 0
B 2 29398 14616
/ 0
A 2 29358 14584
/ 0
vss 2 29358 14831
/ 0
vdd 2 29358 14337
/ 0
Y 2 29478 14584
_I0/chip/vga_controller/score_check/U23 no310 0
C 2 26078 15078
/ 0
B 2 26038 15046
/ 0
A 2 25998 15078
/ 0
vss 2 25998 14831
/ 0
vdd 2 25998 15325
/ 0
Y 2 26118 15078
_I0/chip/vga_controller/score_check/U22 no310 0
C 2 26238 15078
/ 0
B 2 26198 15046
/ 0
A 2 26158 15078
/ 0
vss 2 26158 14831
/ 0
vdd 2 26158 15325
/ 0
Y 2 26278 15078
_I0/chip/vga_controller/score_check/U20 no310 0
C 2 25278 15572
/ 0
B 2 25238 15604
/ 0
A 2 25198 15572
/ 0
vss 2 25198 15819
/ 0
vdd 2 25198 15325
/ 0
Y 2 25318 15572
_I0/chip/vga_controller/sync/U14 no310 0
C 2 26998 15078
/ 0
B 2 26958 15046
/ 0
A 2 26918 15078
/ 0
vss 2 26918 14831
/ 0
vdd 2 26918 15325
/ 0
Y 2 27038 15078
_I0/chip/vga_controller/sync/U18 no310 0
C 2 26838 15572
/ 0
B 2 26798 15604
/ 0
A 2 26758 15572
/ 0
vss 2 26758 15819
/ 0
vdd 2 26758 15325
/ 0
Y 2 26878 15572
_I0/chip/vga_controller/np_translation_reset/U48 no310 0
C 2 38158 19524
/ 0
B 2 38118 19556
/ 0
A 2 38078 19524
/ 0
vss 2 38078 19771
/ 0
vdd 2 38078 19277
/ 0
Y 2 38198 19524
_I0/chip/vga_controller/np_translation_reset/U36 no310 0
C 2 38238 19030
/ 0
B 2 38198 18998
/ 0
A 2 38158 19030
/ 0
vss 2 38158 18783
/ 0
vdd 2 38158 19277
/ 0
Y 2 38278 19030
_I0/chip/vga_controller/np_translation/U26 no310 0
C 2 37518 14090
/ 0
B 2 37478 14058
/ 0
A 2 37438 14090
/ 0
vss 2 37438 13843
/ 0
vdd 2 37438 14337
/ 0
Y 2 37558 14090
_I0/chip/game_controller/U449 na310 0
vss 2 958 14831
/ 0
vdd 2 958 15325
/ 0
A 2 958 15046
/ 0
B 2 998 15046
/ 0
C 2 1038 15046
/ 0
Y 2 1078 15078
_I0/chip/game_controller/U445 na310 0
vss 2 1038 13843
/ 0
vdd 2 1038 13349
/ 0
A 2 1038 13628
/ 0
B 2 1078 13628
/ 0
C 2 1118 13628
/ 0
Y 2 1158 13596
_I0/chip/game_controller/U482 na310 0
vss 2 1838 9891
/ 0
vdd 2 1838 9397
/ 0
A 2 1838 9676
/ 0
B 2 1878 9676
/ 0
C 2 1918 9676
/ 0
Y 2 1958 9644
_I0/chip/game_controller/U478 na310 0
vss 2 3398 14831
/ 0
vdd 2 3398 14337
/ 0
A 2 3398 14616
/ 0
B 2 3438 14616
/ 0
C 2 3478 14616
/ 0
Y 2 3518 14584
_I0/chip/game_controller/U548 na310 0
vss 2 3158 13843
/ 0
vdd 2 3158 14337
/ 0
A 2 3158 14058
/ 0
B 2 3198 14058
/ 0
C 2 3238 14058
/ 0
Y 2 3278 14090
_I0/chip/game_controller/U452 na310 0
vss 2 3398 12855
/ 0
vdd 2 3398 12361
/ 0
A 2 3398 12640
/ 0
B 2 3438 12640
/ 0
C 2 3478 12640
/ 0
Y 2 3518 12608
_I0/chip/game_controller/U538 na310 0
vss 2 4198 17795
/ 0
vdd 2 4198 17301
/ 0
A 2 4198 17580
/ 0
B 2 4238 17580
/ 0
C 2 4278 17580
/ 0
Y 2 4318 17548
_I0/chip/game_controller/U460 na310 0
vss 2 3718 10879
/ 0
vdd 2 3718 10385
/ 0
A 2 3718 10664
/ 0
B 2 3758 10664
/ 0
C 2 3798 10664
/ 0
Y 2 3838 10632
_I0/chip/game_controller/U490 na310 0
vss 2 4158 9891
/ 0
vdd 2 4158 9397
/ 0
A 2 4158 9676
/ 0
B 2 4198 9676
/ 0
C 2 4238 9676
/ 0
Y 2 4278 9644
_I0/chip/game_controller/U381 na310 0
vss 2 4678 17795
/ 0
vdd 2 4678 17301
/ 0
A 2 4678 17580
/ 0
B 2 4718 17580
/ 0
C 2 4758 17580
/ 0
Y 2 4798 17548
_I0/chip/game_controller/U541 na310 0
vss 2 4598 15819
/ 0
vdd 2 4598 15325
/ 0
A 2 4598 15604
/ 0
B 2 4638 15604
/ 0
C 2 4678 15604
/ 0
Y 2 4718 15572
_I0/chip/game_controller/U330 na310 0
vss 2 4798 11867
/ 0
vdd 2 4798 11373
/ 0
A 2 4798 11652
/ 0
B 2 4838 11652
/ 0
C 2 4878 11652
/ 0
Y 2 4918 11620
_I0/chip/game_controller/U359 na310 0
vss 2 4598 9891
/ 0
vdd 2 4598 9397
/ 0
A 2 4598 9676
/ 0
B 2 4638 9676
/ 0
C 2 4678 9676
/ 0
Y 2 4718 9644
_I0/chip/game_controller/U536 na310 0
vss 2 5198 15819
/ 0
vdd 2 5198 16313
/ 0
A 2 5198 16034
/ 0
B 2 5238 16034
/ 0
C 2 5278 16034
/ 0
Y 2 5318 16066
_I0/chip/game_controller/U357 na310 0
vss 2 5198 13843
/ 0
vdd 2 5198 13349
/ 0
A 2 5198 13628
/ 0
B 2 5238 13628
/ 0
C 2 5278 13628
/ 0
Y 2 5318 13596
_I0/chip/game_controller/U464 na310 0
vss 2 5558 9891
/ 0
vdd 2 5558 9397
/ 0
A 2 5558 9676
/ 0
B 2 5598 9676
/ 0
C 2 5638 9676
/ 0
Y 2 5678 9644
_I0/chip/game_controller/U565 na310 0
vss 2 6598 14831
/ 0
vdd 2 6598 15325
/ 0
A 2 6598 15046
/ 0
B 2 6638 15046
/ 0
C 2 6678 15046
/ 0
Y 2 6718 15078
_I0/chip/game_controller/U575 na310 0
vss 2 6238 13843
/ 0
vdd 2 6238 13349
/ 0
A 2 6238 13628
/ 0
B 2 6278 13628
/ 0
C 2 6318 13628
/ 0
Y 2 6358 13596
_I0/chip/game_controller/U525 na310 0
vss 2 6438 12855
/ 0
vdd 2 6438 13349
/ 0
A 2 6438 13070
/ 0
B 2 6478 13070
/ 0
C 2 6518 13070
/ 0
Y 2 6558 13102
_I0/chip/game_controller/U580 na310 0
vss 2 7238 13843
/ 0
vdd 2 7238 13349
/ 0
A 2 7238 13628
/ 0
B 2 7278 13628
/ 0
C 2 7318 13628
/ 0
Y 2 7358 13596
_I0/chip/game_controller/U594 na310 0
vss 2 7398 13843
/ 0
vdd 2 7398 14337
/ 0
A 2 7398 14058
/ 0
B 2 7438 14058
/ 0
C 2 7478 14058
/ 0
Y 2 7518 14090
_I0/chip/game_controller/U577 na310 0
vss 2 7238 14831
/ 0
vdd 2 7238 14337
/ 0
A 2 7238 14616
/ 0
B 2 7278 14616
/ 0
C 2 7318 14616
/ 0
Y 2 7358 14584
_I0/chip/game_controller/U375 na310 0
vss 2 7438 11867
/ 0
vdd 2 7438 11373
/ 0
A 2 7438 11652
/ 0
B 2 7478 11652
/ 0
C 2 7518 11652
/ 0
Y 2 7558 11620
_I0/chip/game_controller/U566 na310 0
vss 2 7558 14831
/ 0
vdd 2 7558 15325
/ 0
A 2 7558 15046
/ 0
B 2 7598 15046
/ 0
C 2 7638 15046
/ 0
Y 2 7678 15078
_I0/chip/game_controller/U476 na310 0
vss 2 7878 11867
/ 0
vdd 2 7878 12361
/ 0
A 2 7878 12082
/ 0
B 2 7918 12082
/ 0
C 2 7958 12082
/ 0
Y 2 7998 12114
_I0/chip/game_controller/U377 na310 0
vss 2 7838 10879
/ 0
vdd 2 7838 10385
/ 0
A 2 7838 10664
/ 0
B 2 7878 10664
/ 0
C 2 7918 10664
/ 0
Y 2 7958 10632
_I0/chip/game_controller/U598 na310 0
vss 2 8398 19771
/ 0
vdd 2 8398 19277
/ 0
A 2 8398 19556
/ 0
B 2 8438 19556
/ 0
C 2 8478 19556
/ 0
Y 2 8518 19524
_I0/chip/game_controller/U501 na310 0
vss 2 8478 14831
/ 0
vdd 2 8478 14337
/ 0
A 2 8478 14616
/ 0
B 2 8518 14616
/ 0
C 2 8558 14616
/ 0
Y 2 8598 14584
_I0/chip/game_controller/U418 na310 0
vss 2 8118 10879
/ 0
vdd 2 8118 11373
/ 0
A 2 8118 11094
/ 0
B 2 8158 11094
/ 0
C 2 8198 11094
/ 0
Y 2 8238 11126
_I0/chip/game_controller/U545 na310 0
vss 2 9158 15819
/ 0
vdd 2 9158 16313
/ 0
A 2 9158 16034
/ 0
B 2 9198 16034
/ 0
C 2 9238 16034
/ 0
Y 2 9278 16066
_I0/chip/game_controller/U468 na310 0
vss 2 8918 12855
/ 0
vdd 2 8918 12361
/ 0
A 2 8918 12640
/ 0
B 2 8958 12640
/ 0
C 2 8998 12640
/ 0
Y 2 9038 12608
_I0/chip/game_controller/U421 na310 0
vss 2 9038 11867
/ 0
vdd 2 9038 11373
/ 0
A 2 9038 11652
/ 0
B 2 9078 11652
/ 0
C 2 9118 11652
/ 0
Y 2 9158 11620
_I0/chip/game_controller/U373 na310 0
vss 2 9118 7915
/ 0
vdd 2 9118 8409
/ 0
A 2 9118 8130
/ 0
B 2 9158 8130
/ 0
C 2 9198 8130
/ 0
Y 2 9238 8162
_I0/chip/game_controller/U400 na310 0
vss 2 9558 15819
/ 0
vdd 2 9558 15325
/ 0
A 2 9558 15604
/ 0
B 2 9598 15604
/ 0
C 2 9638 15604
/ 0
Y 2 9678 15572
_I0/chip/game_controller/U349 na310 0
vss 2 10438 15819
/ 0
vdd 2 10438 16313
/ 0
A 2 10438 16034
/ 0
B 2 10478 16034
/ 0
C 2 10518 16034
/ 0
Y 2 10558 16066
_I0/chip/game_controller/U486 na310 0
vss 2 10278 15819
/ 0
vdd 2 10278 15325
/ 0
A 2 10278 15604
/ 0
B 2 10318 15604
/ 0
C 2 10358 15604
/ 0
Y 2 10398 15572
_I0/chip/game_controller/U320 na310 0
vss 2 11318 16807
/ 0
vdd 2 11318 17301
/ 0
A 2 11318 17022
/ 0
B 2 11358 17022
/ 0
C 2 11398 17022
/ 0
Y 2 11438 17054
_I0/chip/game_controller/U557 na310 0
vss 2 11798 11867
/ 0
vdd 2 11798 11373
/ 0
A 2 11798 11652
/ 0
B 2 11838 11652
/ 0
C 2 11878 11652
/ 0
Y 2 11918 11620
_I0/chip/game_controller/U336 na310 0
vss 2 12438 14831
/ 0
vdd 2 12438 14337
/ 0
A 2 12438 14616
/ 0
B 2 12478 14616
/ 0
C 2 12518 14616
/ 0
Y 2 12558 14584
_I0/chip/game_controller/U338 na310 0
vss 2 11998 9891
/ 0
vdd 2 11998 9397
/ 0
A 2 11998 9676
/ 0
B 2 12038 9676
/ 0
C 2 12078 9676
/ 0
Y 2 12118 9644
_I0/chip/game_controller/move_pm/U93 na310 0
vss 2 7718 17795
/ 0
vdd 2 7718 17301
/ 0
A 2 7718 17580
/ 0
B 2 7758 17580
/ 0
C 2 7798 17580
/ 0
Y 2 7838 17548
_I0/chip/game_controller/move_pm/U79 na310 0
vss 2 7718 16807
/ 0
vdd 2 7718 17301
/ 0
A 2 7718 17022
/ 0
B 2 7758 17022
/ 0
C 2 7798 17022
/ 0
Y 2 7838 17054
_I0/chip/game_controller/move_pm/U86 na310 0
vss 2 6638 17795
/ 0
vdd 2 6638 17301
/ 0
A 2 6638 17580
/ 0
B 2 6678 17580
/ 0
C 2 6718 17580
/ 0
Y 2 6758 17548
_I0/chip/game_controller/move_pm/U114 na310 0
vss 2 6638 18783
/ 0
vdd 2 6638 18289
/ 0
A 2 6638 18568
/ 0
B 2 6678 18568
/ 0
C 2 6718 18568
/ 0
Y 2 6758 18536
_I0/chip/game_controller/move_pm/U82 na310 0
vss 2 6278 17795
/ 0
vdd 2 6278 17301
/ 0
A 2 6278 17580
/ 0
B 2 6318 17580
/ 0
C 2 6358 17580
/ 0
Y 2 6398 17548
_I0/chip/game_controller/move_pm/U130 na310 0
vss 2 6278 18783
/ 0
vdd 2 6278 18289
/ 0
A 2 6278 18568
/ 0
B 2 6318 18568
/ 0
C 2 6358 18568
/ 0
Y 2 6398 18536
_I0/chip/game_controller/move_pm/U128 na310 0
vss 2 6278 17795
/ 0
vdd 2 6278 18289
/ 0
A 2 6278 18010
/ 0
B 2 6318 18010
/ 0
C 2 6358 18010
/ 0
Y 2 6398 18042
_I0/chip/game_controller/move_pm/U101 na310 0
vss 2 6398 18783
/ 0
vdd 2 6398 19277
/ 0
A 2 6398 18998
/ 0
B 2 6438 18998
/ 0
C 2 6478 18998
/ 0
Y 2 6518 19030
_I0/chip/game_controller/move_pm/U105 na310 0
vss 2 5838 17795
/ 0
vdd 2 5838 17301
/ 0
A 2 5838 17580
/ 0
B 2 5878 17580
/ 0
C 2 5918 17580
/ 0
Y 2 5958 17548
_I0/chip/game_controller/calc_pm/U93 na310 0
vss 2 2918 18783
/ 0
vdd 2 2918 18289
/ 0
A 2 2918 18568
/ 0
B 2 2958 18568
/ 0
C 2 2998 18568
/ 0
Y 2 3038 18536
_I0/chip/game_controller/calc_pm/U82 na310 0
vss 2 3478 18783
/ 0
vdd 2 3478 18289
/ 0
A 2 3478 18568
/ 0
B 2 3518 18568
/ 0
C 2 3558 18568
/ 0
Y 2 3598 18536
_I0/chip/lookup_table/U84 na310 0
vss 2 15518 999
/ 0
vdd 2 15518 1493
/ 0
A 2 15518 1214
/ 0
B 2 15558 1214
/ 0
C 2 15598 1214
/ 0
Y 2 15638 1246
_I0/chip/lookup_table/lbl_adder_x/U28 na310 0
vss 2 12958 1987
/ 0
vdd 2 12958 2481
/ 0
A 2 12958 2202
/ 0
B 2 12998 2202
/ 0
C 2 13038 2202
/ 0
Y 2 13078 2234
_I0/chip/lookup_table/lbl_adder_y/U36 na310 0
vss 2 14238 1987
/ 0
vdd 2 14238 2481
/ 0
A 2 14238 2202
/ 0
B 2 14278 2202
/ 0
C 2 14318 2202
/ 0
Y 2 14358 2234
_I0/chip/lookup_table/lbl_adder_y/U47 na310 0
vss 2 14518 1987
/ 0
vdd 2 14518 1493
/ 0
A 2 14518 1772
/ 0
B 2 14558 1772
/ 0
C 2 14598 1772
/ 0
Y 2 14638 1740
_I0/chip/draw_erase_piece/U64 na310 0
vss 2 12278 4951
/ 0
vdd 2 12278 4457
/ 0
A 2 12278 4736
/ 0
B 2 12318 4736
/ 0
C 2 12358 4736
/ 0
Y 2 12398 4704
_I0/chip/draw_erase_piece/U98 na310 0
vss 2 12598 3963
/ 0
vdd 2 12598 4457
/ 0
A 2 12598 4178
/ 0
B 2 12638 4178
/ 0
C 2 12678 4178
/ 0
Y 2 12718 4210
_I0/chip/draw_erase_piece/U97 na310 0
vss 2 13078 4951
/ 0
vdd 2 13078 4457
/ 0
A 2 13078 4736
/ 0
B 2 13118 4736
/ 0
C 2 13158 4736
/ 0
Y 2 13198 4704
_I0/chip/clear_shift/shift/counter_7_bit/U53 na310 0
vss 2 2118 1987
/ 0
vdd 2 2118 1493
/ 0
A 2 2118 1772
/ 0
B 2 2158 1772
/ 0
C 2 2198 1772
/ 0
Y 2 2238 1740
_I0/chip/clear_shift/shift/counter_7_bit/U41 na310 0
vss 2 1838 999
/ 0
vdd 2 1838 1493
/ 0
A 2 1838 1214
/ 0
B 2 1878 1214
/ 0
C 2 1918 1214
/ 0
Y 2 1958 1246
_I0/chip/clear_shift/shift/counter_7_bit/U75 na310 0
vss 2 2398 2975
/ 0
vdd 2 2398 3469
/ 0
A 2 2398 3190
/ 0
B 2 2438 3190
/ 0
C 2 2478 3190
/ 0
Y 2 2518 3222
_I0/chip/clear_shift/shift/counter_7_bit/U61 na310 0
vss 2 2638 1987
/ 0
vdd 2 2638 2481
/ 0
A 2 2638 2202
/ 0
B 2 2678 2202
/ 0
C 2 2718 2202
/ 0
Y 2 2758 2234
_I0/chip/clear_shift/shift/comb/U48 na310 0
vss 2 3238 3963
/ 0
vdd 2 3238 3469
/ 0
A 2 3238 3748
/ 0
B 2 3278 3748
/ 0
C 2 3318 3748
/ 0
Y 2 3358 3716
_I0/chip/clear_shift/shift/comb/U70 na310 0
vss 2 3638 3963
/ 0
vdd 2 3638 3469
/ 0
A 2 3638 3748
/ 0
B 2 3678 3748
/ 0
C 2 3718 3748
/ 0
Y 2 3758 3716
_I0/chip/clear_shift/shift/comb/U38 na310 0
vss 2 3638 1987
/ 0
vdd 2 3638 2481
/ 0
A 2 3638 2202
/ 0
B 2 3678 2202
/ 0
C 2 3718 2202
/ 0
Y 2 3758 2234
_I0/chip/clear_shift/shift/comb/U45 na310 0
vss 2 3638 2975
/ 0
vdd 2 3638 2481
/ 0
A 2 3638 2760
/ 0
B 2 3678 2760
/ 0
C 2 3718 2760
/ 0
Y 2 3758 2728
_I0/chip/clear_shift/shift/comb/U60 na310 0
vss 2 4078 1987
/ 0
vdd 2 4078 2481
/ 0
A 2 4078 2202
/ 0
B 2 4118 2202
/ 0
C 2 4158 2202
/ 0
Y 2 4198 2234
_I0/chip/clear_shift/shift/comb/U59 na310 0
vss 2 4078 2975
/ 0
vdd 2 4078 2481
/ 0
A 2 4078 2760
/ 0
B 2 4118 2760
/ 0
C 2 4158 2760
/ 0
Y 2 4198 2728
_I0/chip/clear_shift/shift/comb/U52 na310 0
vss 2 4518 2975
/ 0
vdd 2 4518 2481
/ 0
A 2 4518 2760
/ 0
B 2 4558 2760
/ 0
C 2 4598 2760
/ 0
Y 2 4638 2728
_I0/chip/clear_shift/comb/U65 na310 0
vss 2 7798 1987
/ 0
vdd 2 7798 2481
/ 0
A 2 7798 2202
/ 0
B 2 7838 2202
/ 0
C 2 7878 2202
/ 0
Y 2 7918 2234
_I0/chip/clear_shift/comb/U63 na310 0
vss 2 7798 2975
/ 0
vdd 2 7798 3469
/ 0
A 2 7798 3190
/ 0
B 2 7838 3190
/ 0
C 2 7878 3190
/ 0
Y 2 7918 3222
_I0/chip/clear_shift/comb/U77 na310 0
vss 2 8038 2975
/ 0
vdd 2 8038 3469
/ 0
A 2 8038 3190
/ 0
B 2 8078 3190
/ 0
C 2 8118 3190
/ 0
Y 2 8158 3222
_I0/chip/clear_shift/comb/U107 na310 0
vss 2 8238 1987
/ 0
vdd 2 8238 2481
/ 0
A 2 8238 2202
/ 0
B 2 8278 2202
/ 0
C 2 8318 2202
/ 0
Y 2 8358 2234
_I0/chip/clear_shift/comb/U94 na310 0
vss 2 8478 1987
/ 0
vdd 2 8478 2481
/ 0
A 2 8478 2202
/ 0
B 2 8518 2202
/ 0
C 2 8558 2202
/ 0
Y 2 8598 2234
_I0/chip/clear_shift/comb/U74 na310 0
vss 2 8478 2975
/ 0
vdd 2 8478 3469
/ 0
A 2 8478 3190
/ 0
B 2 8518 3190
/ 0
C 2 8558 3190
/ 0
Y 2 8598 3222
_I0/chip/clear_shift/comb/U95 na310 0
vss 2 8958 1987
/ 0
vdd 2 8958 2481
/ 0
A 2 8958 2202
/ 0
B 2 8998 2202
/ 0
C 2 9038 2202
/ 0
Y 2 9078 2234
_I0/chip/clear_shift/comb/U91 na310 0
vss 2 9158 2975
/ 0
vdd 2 9158 2481
/ 0
A 2 9158 2760
/ 0
B 2 9198 2760
/ 0
C 2 9238 2760
/ 0
Y 2 9278 2728
_I0/chip/clear_shift/comb/U111 na310 0
vss 2 9158 1987
/ 0
vdd 2 9158 2481
/ 0
A 2 9158 2202
/ 0
B 2 9198 2202
/ 0
C 2 9238 2202
/ 0
Y 2 9278 2234
_I0/chip/clear_shift/comb/U88 na310 0
vss 2 9158 3963
/ 0
vdd 2 9158 3469
/ 0
A 2 9158 3748
/ 0
B 2 9198 3748
/ 0
C 2 9238 3748
/ 0
Y 2 9278 3716
_I0/chip/clear_shift/comb/U60 na310 0
vss 2 9158 2975
/ 0
vdd 2 9158 3469
/ 0
A 2 9158 3190
/ 0
B 2 9198 3190
/ 0
C 2 9238 3190
/ 0
Y 2 9278 3222
_I0/chip/clear_shift/comb/U97 na310 0
vss 2 9598 3963
/ 0
vdd 2 9598 3469
/ 0
A 2 9598 3748
/ 0
B 2 9638 3748
/ 0
C 2 9678 3748
/ 0
Y 2 9718 3716
_I0/chip/clear_shift/comb/U69 na310 0
vss 2 9598 2975
/ 0
vdd 2 9598 3469
/ 0
A 2 9598 3190
/ 0
B 2 9638 3190
/ 0
C 2 9678 3190
/ 0
Y 2 9718 3222
_I0/chip/clear_shift/counter_7_bit/U38 na310 0
vss 2 7598 1987
/ 0
vdd 2 7598 1493
/ 0
A 2 7598 1772
/ 0
B 2 7638 1772
/ 0
C 2 7678 1772
/ 0
Y 2 7718 1740
_I0/chip/clear_shift/counter_7_bit/U40 na310 0
vss 2 8758 999
/ 0
vdd 2 8758 505
/ 0
A 2 8758 784
/ 0
B 2 8798 784
/ 0
C 2 8838 784
/ 0
Y 2 8878 752
_I0/chip/switch_debounce/U70 na310 0
vss 2 1798 7915
/ 0
vdd 2 1798 7421
/ 0
A 2 1798 7700
/ 0
B 2 1838 7700
/ 0
C 2 1878 7700
/ 0
Y 2 1918 7668
_I0/chip/switch_debounce/U69 na310 0
vss 2 1758 6927
/ 0
vdd 2 1758 6433
/ 0
A 2 1758 6712
/ 0
B 2 1798 6712
/ 0
C 2 1838 6712
/ 0
Y 2 1878 6680
_I0/chip/switch_debounce/U86 na310 0
vss 2 3318 5939
/ 0
vdd 2 3318 5445
/ 0
A 2 3318 5724
/ 0
B 2 3358 5724
/ 0
C 2 3398 5724
/ 0
Y 2 3438 5692
_I0/chip/switch_debounce/U89 na310 0
vss 2 3238 6927
/ 0
vdd 2 3238 7421
/ 0
A 2 3238 7142
/ 0
B 2 3278 7142
/ 0
C 2 3318 7142
/ 0
Y 2 3358 7174
_I0/chip/keep_score/L1/U35 na310 0
vss 2 14398 11867
/ 0
vdd 2 14398 11373
/ 0
A 2 14398 11652
/ 0
B 2 14438 11652
/ 0
C 2 14478 11652
/ 0
Y 2 14518 11620
_I0/chip/keep_score/L1/U41 na310 0
vss 2 14478 9891
/ 0
vdd 2 14478 10385
/ 0
A 2 14478 10106
/ 0
B 2 14518 10106
/ 0
C 2 14558 10106
/ 0
Y 2 14598 10138
_I0/chip/fall_timer/U38 na310 0
vss 2 13838 18783
/ 0
vdd 2 13838 18289
/ 0
A 2 13838 18568
/ 0
B 2 13878 18568
/ 0
C 2 13918 18568
/ 0
Y 2 13958 18536
_I0/chip/fall_timer/U50 na310 0
vss 2 16078 17795
/ 0
vdd 2 16078 18289
/ 0
A 2 16078 18010
/ 0
B 2 16118 18010
/ 0
C 2 16158 18010
/ 0
Y 2 16198 18042
_I0/chip/fall_timer/U43 na310 0
vss 2 16158 16807
/ 0
vdd 2 16158 16313
/ 0
A 2 16158 16592
/ 0
B 2 16198 16592
/ 0
C 2 16238 16592
/ 0
Y 2 16278 16560
_I0/chip/fall_timer/donecheck/U16 na310 0
vss 2 15598 15819
/ 0
vdd 2 15598 16313
/ 0
A 2 15598 16034
/ 0
B 2 15638 16034
/ 0
C 2 15678 16034
/ 0
Y 2 15718 16066
_I0/chip/fall_timer/donecheck/U14 na310 0
vss 2 15998 15819
/ 0
vdd 2 15998 16313
/ 0
A 2 15998 16034
/ 0
B 2 16038 16034
/ 0
C 2 16078 16034
/ 0
Y 2 16118 16066
_I0/chip/fall_timer/counter/U31 na310 0
vss 2 13878 16807
/ 0
vdd 2 13878 17301
/ 0
A 2 13878 17022
/ 0
B 2 13918 17022
/ 0
C 2 13958 17022
/ 0
Y 2 13998 17054
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i/U9 na310 0
vss 2 27638 8903
/ 0
vdd 2 27638 9397
/ 0
A 2 27638 9118
/ 0
B 2 27678 9118
/ 0
C 2 27718 9118
/ 0
Y 2 27758 9150
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i/U9 na310 0
vss 2 31558 8903
/ 0
vdd 2 31558 9397
/ 0
A 2 31558 9118
/ 0
B 2 31598 9118
/ 0
C 2 31638 9118
/ 0
Y 2 31678 9150
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i/U9 na310 0
vss 2 35478 8903
/ 0
vdd 2 35478 9397
/ 0
A 2 35478 9118
/ 0
B 2 35518 9118
/ 0
C 2 35558 9118
/ 0
Y 2 35598 9150
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i/U9 na310 0
vss 2 23718 8903
/ 0
vdd 2 23718 9397
/ 0
A 2 23718 9118
/ 0
B 2 23758 9118
/ 0
C 2 23798 9118
/ 0
Y 2 23838 9150
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i/U9 na310 0
vss 2 19798 8903
/ 0
vdd 2 19798 9397
/ 0
A 2 19798 9118
/ 0
B 2 19838 9118
/ 0
C 2 19878 9118
/ 0
Y 2 19918 9150
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i/U10 na310 0
vss 2 28038 8903
/ 0
vdd 2 28038 9397
/ 0
A 2 28038 9118
/ 0
B 2 28078 9118
/ 0
C 2 28118 9118
/ 0
Y 2 28158 9150
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i/U10 na310 0
vss 2 31958 8903
/ 0
vdd 2 31958 9397
/ 0
A 2 31958 9118
/ 0
B 2 31998 9118
/ 0
C 2 32038 9118
/ 0
Y 2 32078 9150
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i/U10 na310 0
vss 2 35878 8903
/ 0
vdd 2 35878 9397
/ 0
A 2 35878 9118
/ 0
B 2 35918 9118
/ 0
C 2 35958 9118
/ 0
Y 2 35998 9150
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i/U10 na310 0
vss 2 24118 8903
/ 0
vdd 2 24118 9397
/ 0
A 2 24118 9118
/ 0
B 2 24158 9118
/ 0
C 2 24198 9118
/ 0
Y 2 24238 9150
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i/U10 na310 0
vss 2 20198 8903
/ 0
vdd 2 20198 9397
/ 0
A 2 20198 9118
/ 0
B 2 20238 9118
/ 0
C 2 20278 9118
/ 0
Y 2 20318 9150
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i/U11 na310 0
vss 2 27878 8903
/ 0
vdd 2 27878 9397
/ 0
A 2 27878 9118
/ 0
B 2 27918 9118
/ 0
C 2 27958 9118
/ 0
Y 2 27998 9150
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i/U11 na310 0
vss 2 31798 8903
/ 0
vdd 2 31798 9397
/ 0
A 2 31798 9118
/ 0
B 2 31838 9118
/ 0
C 2 31878 9118
/ 0
Y 2 31918 9150
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i/U11 na310 0
vss 2 35718 8903
/ 0
vdd 2 35718 9397
/ 0
A 2 35718 9118
/ 0
B 2 35758 9118
/ 0
C 2 35798 9118
/ 0
Y 2 35838 9150
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i/U11 na310 0
vss 2 23958 8903
/ 0
vdd 2 23958 9397
/ 0
A 2 23958 9118
/ 0
B 2 23998 9118
/ 0
C 2 24038 9118
/ 0
Y 2 24078 9150
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i/U11 na310 0
vss 2 20038 8903
/ 0
vdd 2 20038 9397
/ 0
A 2 20038 9118
/ 0
B 2 20078 9118
/ 0
C 2 20118 9118
/ 0
Y 2 20158 9150
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i/U8 na310 0
vss 2 28278 8903
/ 0
vdd 2 28278 9397
/ 0
A 2 28278 9118
/ 0
B 2 28318 9118
/ 0
C 2 28358 9118
/ 0
Y 2 28398 9150
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i/U8 na310 0
vss 2 32198 8903
/ 0
vdd 2 32198 9397
/ 0
A 2 32198 9118
/ 0
B 2 32238 9118
/ 0
C 2 32278 9118
/ 0
Y 2 32318 9150
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i/U8 na310 0
vss 2 36118 8903
/ 0
vdd 2 36118 9397
/ 0
A 2 36118 9118
/ 0
B 2 36158 9118
/ 0
C 2 36198 9118
/ 0
Y 2 36238 9150
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i/U8 na310 0
vss 2 24358 8903
/ 0
vdd 2 24358 9397
/ 0
A 2 24358 9118
/ 0
B 2 24398 9118
/ 0
C 2 24438 9118
/ 0
Y 2 24478 9150
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i/U8 na310 0
vss 2 20438 8903
/ 0
vdd 2 20438 9397
/ 0
A 2 20438 9118
/ 0
B 2 20478 9118
/ 0
C 2 20518 9118
/ 0
Y 2 20558 9150
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U26 na310 0
vss 2 27318 7915
/ 0
vdd 2 27318 8409
/ 0
A 2 27318 8130
/ 0
B 2 27358 8130
/ 0
C 2 27398 8130
/ 0
Y 2 27438 8162
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U26 na310 0
vss 2 31238 7915
/ 0
vdd 2 31238 8409
/ 0
A 2 31238 8130
/ 0
B 2 31278 8130
/ 0
C 2 31318 8130
/ 0
Y 2 31358 8162
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U26 na310 0
vss 2 35158 7915
/ 0
vdd 2 35158 8409
/ 0
A 2 35158 8130
/ 0
B 2 35198 8130
/ 0
C 2 35238 8130
/ 0
Y 2 35278 8162
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U26 na310 0
vss 2 23398 7915
/ 0
vdd 2 23398 8409
/ 0
A 2 23398 8130
/ 0
B 2 23438 8130
/ 0
C 2 23478 8130
/ 0
Y 2 23518 8162
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U26 na310 0
vss 2 19478 7915
/ 0
vdd 2 19478 8409
/ 0
A 2 19478 8130
/ 0
B 2 19518 8130
/ 0
C 2 19558 8130
/ 0
Y 2 19598 8162
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U27 na310 0
vss 2 27158 8903
/ 0
vdd 2 27158 8409
/ 0
A 2 27158 8688
/ 0
B 2 27198 8688
/ 0
C 2 27238 8688
/ 0
Y 2 27278 8656
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U27 na310 0
vss 2 31078 8903
/ 0
vdd 2 31078 8409
/ 0
A 2 31078 8688
/ 0
B 2 31118 8688
/ 0
C 2 31158 8688
/ 0
Y 2 31198 8656
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U27 na310 0
vss 2 34998 8903
/ 0
vdd 2 34998 8409
/ 0
A 2 34998 8688
/ 0
B 2 35038 8688
/ 0
C 2 35078 8688
/ 0
Y 2 35118 8656
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U27 na310 0
vss 2 23238 8903
/ 0
vdd 2 23238 8409
/ 0
A 2 23238 8688
/ 0
B 2 23278 8688
/ 0
C 2 23318 8688
/ 0
Y 2 23358 8656
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U27 na310 0
vss 2 19318 8903
/ 0
vdd 2 19318 8409
/ 0
A 2 19318 8688
/ 0
B 2 19358 8688
/ 0
C 2 19398 8688
/ 0
Y 2 19438 8656
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U25 na310 0
vss 2 27158 7915
/ 0
vdd 2 27158 8409
/ 0
A 2 27158 8130
/ 0
B 2 27198 8130
/ 0
C 2 27238 8130
/ 0
Y 2 27278 8162
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U25 na310 0
vss 2 31078 7915
/ 0
vdd 2 31078 8409
/ 0
A 2 31078 8130
/ 0
B 2 31118 8130
/ 0
C 2 31158 8130
/ 0
Y 2 31198 8162
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U25 na310 0
vss 2 34998 7915
/ 0
vdd 2 34998 8409
/ 0
A 2 34998 8130
/ 0
B 2 35038 8130
/ 0
C 2 35078 8130
/ 0
Y 2 35118 8162
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U25 na310 0
vss 2 23238 7915
/ 0
vdd 2 23238 8409
/ 0
A 2 23238 8130
/ 0
B 2 23278 8130
/ 0
C 2 23318 8130
/ 0
Y 2 23358 8162
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U25 na310 0
vss 2 19318 7915
/ 0
vdd 2 19318 8409
/ 0
A 2 19318 8130
/ 0
B 2 19358 8130
/ 0
C 2 19398 8130
/ 0
Y 2 19438 8162
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U33 na310 0
vss 2 27718 8903
/ 0
vdd 2 27718 8409
/ 0
A 2 27718 8688
/ 0
B 2 27758 8688
/ 0
C 2 27798 8688
/ 0
Y 2 27838 8656
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U33 na310 0
vss 2 31638 8903
/ 0
vdd 2 31638 8409
/ 0
A 2 31638 8688
/ 0
B 2 31678 8688
/ 0
C 2 31718 8688
/ 0
Y 2 31758 8656
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U33 na310 0
vss 2 35558 8903
/ 0
vdd 2 35558 8409
/ 0
A 2 35558 8688
/ 0
B 2 35598 8688
/ 0
C 2 35638 8688
/ 0
Y 2 35678 8656
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U33 na310 0
vss 2 23798 8903
/ 0
vdd 2 23798 8409
/ 0
A 2 23798 8688
/ 0
B 2 23838 8688
/ 0
C 2 23878 8688
/ 0
Y 2 23918 8656
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U33 na310 0
vss 2 19878 8903
/ 0
vdd 2 19878 8409
/ 0
A 2 19878 8688
/ 0
B 2 19918 8688
/ 0
C 2 19958 8688
/ 0
Y 2 19998 8656
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U23 na310 0
vss 2 27998 8903
/ 0
vdd 2 27998 8409
/ 0
A 2 27998 8688
/ 0
B 2 28038 8688
/ 0
C 2 28078 8688
/ 0
Y 2 28118 8656
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U23 na310 0
vss 2 31918 8903
/ 0
vdd 2 31918 8409
/ 0
A 2 31918 8688
/ 0
B 2 31958 8688
/ 0
C 2 31998 8688
/ 0
Y 2 32038 8656
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U23 na310 0
vss 2 35838 8903
/ 0
vdd 2 35838 8409
/ 0
A 2 35838 8688
/ 0
B 2 35878 8688
/ 0
C 2 35918 8688
/ 0
Y 2 35958 8656
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U23 na310 0
vss 2 24078 8903
/ 0
vdd 2 24078 8409
/ 0
A 2 24078 8688
/ 0
B 2 24118 8688
/ 0
C 2 24158 8688
/ 0
Y 2 24198 8656
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U23 na310 0
vss 2 20158 8903
/ 0
vdd 2 20158 8409
/ 0
A 2 20158 8688
/ 0
B 2 20198 8688
/ 0
C 2 20238 8688
/ 0
Y 2 20278 8656
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U35 na310 0
vss 2 28158 7915
/ 0
vdd 2 28158 8409
/ 0
A 2 28158 8130
/ 0
B 2 28198 8130
/ 0
C 2 28238 8130
/ 0
Y 2 28278 8162
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U35 na310 0
vss 2 32078 7915
/ 0
vdd 2 32078 8409
/ 0
A 2 32078 8130
/ 0
B 2 32118 8130
/ 0
C 2 32158 8130
/ 0
Y 2 32198 8162
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U35 na310 0
vss 2 35998 7915
/ 0
vdd 2 35998 8409
/ 0
A 2 35998 8130
/ 0
B 2 36038 8130
/ 0
C 2 36078 8130
/ 0
Y 2 36118 8162
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U35 na310 0
vss 2 24238 7915
/ 0
vdd 2 24238 8409
/ 0
A 2 24238 8130
/ 0
B 2 24278 8130
/ 0
C 2 24318 8130
/ 0
Y 2 24358 8162
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U35 na310 0
vss 2 20318 7915
/ 0
vdd 2 20318 8409
/ 0
A 2 20318 8130
/ 0
B 2 20358 8130
/ 0
C 2 20398 8130
/ 0
Y 2 20438 8162
_I0/chip/output_score/U61 na310 0
vss 2 15558 12855
/ 0
vdd 2 15558 13349
/ 0
A 2 15558 13070
/ 0
B 2 15598 13070
/ 0
C 2 15638 13070
/ 0
Y 2 15678 13102
_I0/chip/output_score/U64 na310 0
vss 2 15558 14831
/ 0
vdd 2 15558 14337
/ 0
A 2 15558 14616
/ 0
B 2 15598 14616
/ 0
C 2 15638 14616
/ 0
Y 2 15678 14584
_I0/chip/check_piece_mask/U101 na310 0
vss 2 15838 4951
/ 0
vdd 2 15838 4457
/ 0
A 2 15838 4736
/ 0
B 2 15878 4736
/ 0
C 2 15918 4736
/ 0
Y 2 15958 4704
_I0/chip/check_piece_mask/U91 na310 0
vss 2 15998 5939
/ 0
vdd 2 15998 6433
/ 0
A 2 15998 6154
/ 0
B 2 16038 6154
/ 0
C 2 16078 6154
/ 0
Y 2 16118 6186
_I0/chip/check_piece_mask/U111 na310 0
vss 2 16398 5939
/ 0
vdd 2 16398 6433
/ 0
A 2 16398 6154
/ 0
B 2 16438 6154
/ 0
C 2 16478 6154
/ 0
Y 2 16518 6186
_I0/chip/check_piece_mask/U81 na310 0
vss 2 16798 5939
/ 0
vdd 2 16798 6433
/ 0
A 2 16798 6154
/ 0
B 2 16838 6154
/ 0
C 2 16878 6154
/ 0
Y 2 16918 6186
_I0/chip/check_piece_mask/U84 na310 0
vss 2 17198 5939
/ 0
vdd 2 17198 6433
/ 0
A 2 17198 6154
/ 0
B 2 17238 6154
/ 0
C 2 17278 6154
/ 0
Y 2 17318 6186
_I0/chip/check_piece_mask/U68 na310 0
vss 2 17598 5939
/ 0
vdd 2 17598 6433
/ 0
A 2 17598 6154
/ 0
B 2 17638 6154
/ 0
C 2 17678 6154
/ 0
Y 2 17718 6186
_I0/chip/vga_controller/field_translation_reset/U39 na310 0
vss 2 34718 17795
/ 0
vdd 2 34718 18289
/ 0
A 2 34718 18010
/ 0
B 2 34758 18010
/ 0
C 2 34798 18010
/ 0
Y 2 34838 18042
_I0/chip/vga_controller/field_translation_reset/U60 na310 0
vss 2 33478 18783
/ 0
vdd 2 33478 18289
/ 0
A 2 33478 18568
/ 0
B 2 33518 18568
/ 0
C 2 33558 18568
/ 0
Y 2 33598 18536
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U20 na310 0
vss 2 32198 19771
/ 0
vdd 2 32198 19277
/ 0
A 2 32198 19556
/ 0
B 2 32238 19556
/ 0
C 2 32278 19556
/ 0
Y 2 32318 19524
_I0/chip/vga_controller/field_translation/mem_addr_counter/U56 na310 0
vss 2 33878 17795
/ 0
vdd 2 33878 17301
/ 0
A 2 33878 17580
/ 0
B 2 33918 17580
/ 0
C 2 33958 17580
/ 0
Y 2 33998 17548
_I0/chip/vga_controller/np_translation/mem_addr_counter/U56 na310 0
vss 2 37918 17795
/ 0
vdd 2 37918 17301
/ 0
A 2 37918 17580
/ 0
B 2 37958 17580
/ 0
C 2 37998 17580
/ 0
Y 2 38038 17548
_I0/chip/vga_controller/field_translation/mem_addr_counter/U97 na310 0
vss 2 32638 17795
/ 0
vdd 2 32638 17301
/ 0
A 2 32638 17580
/ 0
B 2 32678 17580
/ 0
C 2 32718 17580
/ 0
Y 2 32758 17548
_I0/chip/vga_controller/np_translation/mem_addr_counter/U97 na310 0
vss 2 36678 17795
/ 0
vdd 2 36678 17301
/ 0
A 2 36678 17580
/ 0
B 2 36718 17580
/ 0
C 2 36758 17580
/ 0
Y 2 36798 17548
_I0/chip/vga_controller/field_translation/mem_addr_counter/U95 na310 0
vss 2 31318 15819
/ 0
vdd 2 31318 16313
/ 0
A 2 31318 16034
/ 0
B 2 31358 16034
/ 0
C 2 31398 16034
/ 0
Y 2 31438 16066
_I0/chip/vga_controller/np_translation/mem_addr_counter/U95 na310 0
vss 2 35358 15819
/ 0
vdd 2 35358 16313
/ 0
A 2 35358 16034
/ 0
B 2 35398 16034
/ 0
C 2 35438 16034
/ 0
Y 2 35478 16066
_I0/chip/vga_controller/field_translation/mem_addr_counter/U70 na310 0
vss 2 31478 15819
/ 0
vdd 2 31478 16313
/ 0
A 2 31478 16034
/ 0
B 2 31518 16034
/ 0
C 2 31558 16034
/ 0
Y 2 31598 16066
_I0/chip/vga_controller/np_translation/mem_addr_counter/U70 na310 0
vss 2 35518 15819
/ 0
vdd 2 35518 16313
/ 0
A 2 35518 16034
/ 0
B 2 35558 16034
/ 0
C 2 35598 16034
/ 0
Y 2 35638 16066
_I0/chip/vga_controller/counter/pos_y_counter/U62 na310 0
vss 2 27198 17795
/ 0
vdd 2 27198 17301
/ 0
A 2 27198 17580
/ 0
B 2 27238 17580
/ 0
C 2 27278 17580
/ 0
Y 2 27318 17548
_I0/chip/vga_controller/counter/pos_y_counter/U64 na310 0
vss 2 27198 18783
/ 0
vdd 2 27198 18289
/ 0
A 2 27198 18568
/ 0
B 2 27238 18568
/ 0
C 2 27278 18568
/ 0
Y 2 27318 18536
_I0/chip/vga_controller/counter/resets/U26 na310 0
vss 2 27958 16807
/ 0
vdd 2 27958 16313
/ 0
A 2 27958 16592
/ 0
B 2 27998 16592
/ 0
C 2 28038 16592
/ 0
Y 2 28078 16560
_I0/chip/vga_controller/counter/resets/U31 na310 0
vss 2 28198 16807
/ 0
vdd 2 28198 16313
/ 0
A 2 28198 16592
/ 0
B 2 28238 16592
/ 0
C 2 28278 16592
/ 0
Y 2 28318 16560
_I0/chip/vga_controller/counter/resets/U23 na310 0
vss 2 29558 16807
/ 0
vdd 2 29558 16313
/ 0
A 2 29558 16592
/ 0
B 2 29598 16592
/ 0
C 2 29638 16592
/ 0
Y 2 29678 16560
_I0/chip/vga_controller/counter/pos_x_counter/U48 na310 0
vss 2 27798 19771
/ 0
vdd 2 27798 19277
/ 0
A 2 27798 19556
/ 0
B 2 27838 19556
/ 0
C 2 27878 19556
/ 0
Y 2 27918 19524
_I0/chip/vga_controller/counter/pos_x_counter/U50 na310 0
vss 2 28358 19771
/ 0
vdd 2 28358 19277
/ 0
A 2 28358 19556
/ 0
B 2 28398 19556
/ 0
C 2 28438 19556
/ 0
Y 2 28478 19524
_I0/chip/vga_controller/field_check/U32 na310 0
vss 2 28798 15819
/ 0
vdd 2 28798 15325
/ 0
A 2 28798 15604
/ 0
B 2 28838 15604
/ 0
C 2 28878 15604
/ 0
Y 2 28918 15572
_I0/chip/vga_controller/field_check/U36 na310 0
vss 2 28958 15819
/ 0
vdd 2 28958 15325
/ 0
A 2 28958 15604
/ 0
B 2 28998 15604
/ 0
C 2 29038 15604
/ 0
Y 2 29078 15572
_I0/chip/vga_controller/field_check/U29 na310 0
vss 2 29278 15819
/ 0
vdd 2 29278 15325
/ 0
A 2 29278 15604
/ 0
B 2 29318 15604
/ 0
C 2 29358 15604
/ 0
Y 2 29398 15572
_I0/chip/vga_controller/field_check/U30 na310 0
vss 2 29758 15819
/ 0
vdd 2 29758 15325
/ 0
A 2 29758 15604
/ 0
B 2 29798 15604
/ 0
C 2 29838 15604
/ 0
Y 2 29878 15572
_I0/chip/vga_controller/field_check/U21 na310 0
vss 2 29598 15819
/ 0
vdd 2 29598 15325
/ 0
A 2 29598 15604
/ 0
B 2 29638 15604
/ 0
C 2 29678 15604
/ 0
Y 2 29718 15572
_I0/chip/vga_controller/score_translation/U37 na310 0
vss 2 27038 12855
/ 0
vdd 2 27038 12361
/ 0
A 2 27038 12640
/ 0
B 2 27078 12640
/ 0
C 2 27118 12640
/ 0
Y 2 27158 12608
_I0/chip/vga_controller/score_translation/U59 na310 0
vss 2 26718 13843
/ 0
vdd 2 26718 13349
/ 0
A 2 26718 13628
/ 0
B 2 26758 13628
/ 0
C 2 26798 13628
/ 0
Y 2 26838 13596
_I0/chip/vga_controller/score_translation/U57 na310 0
vss 2 26958 13843
/ 0
vdd 2 26958 13349
/ 0
A 2 26958 13628
/ 0
B 2 26998 13628
/ 0
C 2 27038 13628
/ 0
Y 2 27078 13596
_I0/chip/vga_controller/triggers/U26 na310 0
vss 2 30438 11867
/ 0
vdd 2 30438 12361
/ 0
A 2 30438 12082
/ 0
B 2 30478 12082
/ 0
C 2 30518 12082
/ 0
Y 2 30558 12114
_I0/chip/vga_controller/triggers/U36 na310 0
vss 2 30358 12855
/ 0
vdd 2 30358 12361
/ 0
A 2 30358 12640
/ 0
B 2 30398 12640
/ 0
C 2 30438 12640
/ 0
Y 2 30478 12608
_I0/chip/vga_controller/triggers/U49 na310 0
vss 2 30278 11867
/ 0
vdd 2 30278 12361
/ 0
A 2 30278 12082
/ 0
B 2 30318 12082
/ 0
C 2 30358 12082
/ 0
Y 2 30398 12114
_I0/chip/vga_controller/triggers/U35 na310 0
vss 2 31038 11867
/ 0
vdd 2 31038 12361
/ 0
A 2 31038 12082
/ 0
B 2 31078 12082
/ 0
C 2 31118 12082
/ 0
Y 2 31158 12114
_I0/chip/vga_controller/np_check/U35 na310 0
vss 2 30838 14831
/ 0
vdd 2 30838 14337
/ 0
A 2 30838 14616
/ 0
B 2 30878 14616
/ 0
C 2 30918 14616
/ 0
Y 2 30958 14584
_I0/chip/vga_controller/np_check/U28 na310 0
vss 2 30838 13843
/ 0
vdd 2 30838 14337
/ 0
A 2 30838 14058
/ 0
B 2 30878 14058
/ 0
C 2 30918 14058
/ 0
Y 2 30958 14090
_I0/chip/vga_controller/np_check/U37 na310 0
vss 2 28718 14831
/ 0
vdd 2 28718 14337
/ 0
A 2 28718 14616
/ 0
B 2 28758 14616
/ 0
C 2 28798 14616
/ 0
Y 2 28838 14584
_I0/chip/vga_controller/np_check/U20 na310 0
vss 2 28718 13843
/ 0
vdd 2 28718 14337
/ 0
A 2 28718 14058
/ 0
B 2 28758 14058
/ 0
C 2 28798 14058
/ 0
Y 2 28838 14090
_I0/chip/vga_controller/score_check/U35 na310 0
vss 2 26118 15819
/ 0
vdd 2 26118 15325
/ 0
A 2 26118 15604
/ 0
B 2 26158 15604
/ 0
C 2 26198 15604
/ 0
Y 2 26238 15572
_I0/chip/vga_controller/score_check/U19 na310 0
vss 2 25358 14831
/ 0
vdd 2 25358 15325
/ 0
A 2 25358 15046
/ 0
B 2 25398 15046
/ 0
C 2 25438 15046
/ 0
Y 2 25478 15078
_I0/chip/vga_controller/score_check/U33 na310 0
vss 2 25198 14831
/ 0
vdd 2 25198 15325
/ 0
A 2 25198 15046
/ 0
B 2 25238 15046
/ 0
C 2 25278 15046
/ 0
Y 2 25318 15078
_I0/chip/vga_controller/sync/U19 na310 0
vss 2 27758 15819
/ 0
vdd 2 27758 15325
/ 0
A 2 27758 15604
/ 0
B 2 27798 15604
/ 0
C 2 27838 15604
/ 0
Y 2 27878 15572
_I0/chip/vga_controller/sync/U17 na310 0
vss 2 26758 14831
/ 0
vdd 2 26758 15325
/ 0
A 2 26758 15046
/ 0
B 2 26798 15046
/ 0
C 2 26838 15046
/ 0
Y 2 26878 15078
_I0/chip/vga_controller/np_translation_reset/U39 na310 0
vss 2 37558 17795
/ 0
vdd 2 37558 18289
/ 0
A 2 37558 18010
/ 0
B 2 37598 18010
/ 0
C 2 37638 18010
/ 0
Y 2 37678 18042
_I0/chip/vga_controller/np_translation_reset/U60 na310 0
vss 2 37998 18783
/ 0
vdd 2 37998 19277
/ 0
A 2 37998 18998
/ 0
B 2 38038 18998
/ 0
C 2 38078 18998
/ 0
Y 2 38118 19030
_I0/chip/vga_controller/mem_addr_demux/U44 na310 0
vss 2 34118 12855
/ 0
vdd 2 34118 12361
/ 0
A 2 34118 12640
/ 0
B 2 34158 12640
/ 0
C 2 34198 12640
/ 0
Y 2 34238 12608
_I0/chip/vga_controller/mem_addr_demux/U60 na310 0
vss 2 33878 12855
/ 0
vdd 2 33878 12361
/ 0
A 2 33878 12640
/ 0
B 2 33918 12640
/ 0
C 2 33958 12640
/ 0
Y 2 33998 12608
_I0/chip/vga_controller/mem_addr_demux/U64 na310 0
vss 2 33638 12855
/ 0
vdd 2 33638 12361
/ 0
A 2 33638 12640
/ 0
B 2 33678 12640
/ 0
C 2 33718 12640
/ 0
Y 2 33758 12608
_I0/chip/vga_controller/mem_addr_demux/U52 na310 0
vss 2 33398 12855
/ 0
vdd 2 33398 12361
/ 0
A 2 33398 12640
/ 0
B 2 33438 12640
/ 0
C 2 33478 12640
/ 0
Y 2 33518 12608
_I0/chip/vga_controller/mem_addr_demux/U36 na310 0
vss 2 32878 12855
/ 0
vdd 2 32878 12361
/ 0
A 2 32878 12640
/ 0
B 2 32918 12640
/ 0
C 2 32958 12640
/ 0
Y 2 32998 12608
_I0/chip/vga_controller/mem_addr_demux/U48 na310 0
vss 2 32438 12855
/ 0
vdd 2 32438 12361
/ 0
A 2 32438 12640
/ 0
B 2 32478 12640
/ 0
C 2 32518 12640
/ 0
Y 2 32558 12608
_I0/chip/vga_controller/mem_addr_demux/U40 na310 0
vss 2 31958 12855
/ 0
vdd 2 31958 12361
/ 0
A 2 31958 12640
/ 0
B 2 31998 12640
/ 0
C 2 32038 12640
/ 0
Y 2 32078 12608
_I0/chip/vga_controller/mem_addr_demux/U56 na310 0
vss 2 31718 12855
/ 0
vdd 2 31718 12361
/ 0
A 2 31718 12640
/ 0
B 2 31758 12640
/ 0
C 2 31798 12640
/ 0
Y 2 31838 12608
_I0/chip/game_controller/calc_pm controller_calc 0
old_y_3_0_3 2 1518 19030
/ 0
new_y_3_0_3 2 1518 19134
/ 0
vss 2 1518 18783
/ 0
vdd 2 1518 19277
/ 0
old_y_3_0_2 2 1518 18926
/ 0
new_y_3_0_2 2 1518 18432
/ 0
old_y_3_0_1 2 1518 18146
/ 0
new_y_3_0_1 2 1518 19102
/ 0
y 2 3998 18640
/ 0
old_x_2_0_2 2 3998 19388
/ 0
new_x_2_0_2 2 3998 19452
/ 0
rot 2 3998 19166
/ 0
x 2 3998 18926
/ 0
old_rot_1_0_1 2 2358 19732
/ 0
old_rot_1_0_0 2 3998 18894
/ 0
new_rot_1_0_0 2 3998 18400
/ 0
add_sub 3 1998 19732
/ 0
old_y_3_0_0 3 3158 19732
/ 0
new_y_3_0_0 3 3278 17834
/ 0
new_x_2_0_1 3 2158 19732
/ 0
old_x_2_0_0 3 2638 19732
/ 0
old_x_2_0_1 3 2878 17834
/ 0
new_x_2_0_0 3 2718 19732
/ 0
new_rot_1_0_1 3 2438 19732
/ 1
3 n74 ~ 2 3284 18016 0 0 ~
/ 1
3 n86 ~ 2 3004 18828 0 0 ~
/ 1
3 n62 ~ 2 2084 18048 0 0 ~
/ 1
3 n77 ~ 2 3204 18574 0 0 ~
/ 1
3 n64 ~ 2 3084 19004 0 0 ~
/ 1
3 n68 ~ 2 2204 18016 0 0 ~
/ 1
3 n75 ~ 2 3364 18016 0 0 ~
/ 1
3 n85 ~ 2 3324 18964 0 0 ~
/ 1
3 n76 ~ 2 3124 18016 0 0 ~
/ 1
3 n88 ~ 2 3164 19036 0 0 ~
/ 1
3 n82 ~ 2 3644 19562 0 0 ~
/ 1
3 n72 ~ 2 1684 18574 0 0 ~
/ 1
3 n99 ~ 2 2164 19004 0 0 ~
/ 1
3 n79 ~ 2 2204 18614 0 0 ~
/ 1
3 n98 ~ 2 2284 19562 0 0 ~
/ 1
3 n101 ~ 2 2764 18614 0 0 ~
/ 1
3 n83 ~ 2 3564 19738 0 0 ~
/ 1
3 n93 ~ 2 3044 18542 0 0 ~
/ 1
3 n66 ~ 2 1964 19562 0 0 ~
/ 1
3 n90 ~ 2 2084 19562 0 0 ~
/ 1
3 n73 ~ 2 1924 18614 0 0 ~
/ 1
3 n89 ~ 2 3244 19562 0 0 ~
/ 1
3 n96 ~ 2 3084 19562 0 0 ~
/ 1
3 n91 ~ 2 2124 19562 0 0 ~
/ 1
3 n61 ~ 2 1684 19004 0 0 ~
/ 1
3 n67 ~ 2 2244 19004 0 0 ~
/ 1
3 n95 ~ 2 2724 19004 0 0 ~
/ 1
3 n65 ~ 2 1684 19562 0 0 ~
/ 1
3 n78 ~ 2 1964 19004 0 0 ~
/ 1
3 n94 ~ 2 3124 18574 0 0 ~
/ 1
3 n81 ~ 2 3804 19004 0 0 ~
/ 1
3 n92 ~ 2 2844 18016 0 0 ~
/ 1
3 n80 ~ 2 3644 18016 0 0 ~
/ 1
3 n97 ~ 2 3004 19562 0 0 ~
/ 1
3 n71 ~ 2 1844 18016 0 0 ~
/ 1
3 n63 ~ 2 1644 19602 0 0 ~
/ 1
3 n87 ~ 2 2924 19004 0 0 ~
/ 1
3 n100 ~ 2 2524 19562 0 0 ~
/ 1
3 n69 ~ 2 1844 19562 0 0 ~
/ 1
3 n70 ~ 2 2364 18016 0 0 ~
/ 1
3 n84 ~ 2 2804 19562 0 0 ~
_I0/chip/game_controller/cur_state_reg_3_inst dfr11 0
R 2 2598 16560
/ 0
D 2 2518 16560
/ 0
CK 2 2678 16592
/ 0
Q 2 3318 16560
/ 0
vdd 2 2518 16313
/ 0
vss 2 2518 16807
_I0/chip/game_controller/cur_state_reg_1_inst dfr11 0
R 2 4358 18536
/ 0
D 2 4278 18536
/ 0
CK 2 4438 18568
/ 0
Q 2 5078 18536
/ 0
vdd 2 4278 18289
/ 0
vss 2 4278 18783
_I0/chip/game_controller/cur_state_reg_0_inst dfr11 0
R 2 9478 13596
/ 0
D 2 9398 13596
/ 0
CK 2 9558 13628
/ 0
Q 2 10198 13596
/ 0
vdd 2 9398 13349
/ 0
vss 2 9398 13843
_I0/chip/game_controller/cur_state_reg_2_inst dfr11 0
R 2 10758 15078
/ 0
D 2 10678 15078
/ 0
CK 2 10838 15046
/ 0
Q 2 11478 15078
/ 0
vdd 2 10678 15325
/ 0
vss 2 10678 14831
_I0/chip/game_controller/cur_state_reg_4_inst dfr11 0
R 2 11398 17548
/ 0
D 2 11318 17548
/ 0
CK 2 11478 17580
/ 0
Q 2 12118 17548
/ 0
vdd 2 11318 17301
/ 0
vss 2 11318 17795
_I0/chip/game_controller/move_pm/cur_state_reg_0_inst dfr11 0
R 2 7438 19524
/ 0
D 2 7358 19524
/ 0
CK 2 7518 19556
/ 0
Q 2 8158 19524
/ 0
vdd 2 7358 19277
/ 0
vss 2 7358 19771
_I0/chip/game_controller/move_pm/cur_state_reg_3_inst dfr11 0
R 2 7278 18536
/ 0
D 2 7198 18536
/ 0
CK 2 7358 18568
/ 0
Q 2 7998 18536
/ 0
vdd 2 7198 18289
/ 0
vss 2 7198 18783
_I0/chip/game_controller/move_pm/cur_state_reg_2_inst dfr11 0
R 2 7318 18042
/ 0
D 2 7238 18042
/ 0
CK 2 7398 18010
/ 0
Q 2 8038 18042
/ 0
vdd 2 7238 18289
/ 0
vss 2 7238 17795
_I0/chip/game_controller/move_pm/cur_state_reg_1_inst dfr11 0
R 2 7278 19030
/ 0
D 2 7198 19030
/ 0
CK 2 7358 18998
/ 0
Q 2 7998 19030
/ 0
vdd 2 7198 19277
/ 0
vss 2 7198 18783
_I0/chip/lookup_table/cur_mask_reg_4_inst dfr11 0
R 2 16718 2728
/ 0
D 2 16638 2728
/ 0
CK 2 16798 2760
/ 0
Q 2 17438 2728
/ 0
vdd 2 16638 2481
/ 0
vss 2 16638 2975
_I0/chip/lookup_table/cur_rom_addr_reg_0_inst dfr11 0
R 2 16758 1740
/ 0
D 2 16678 1740
/ 0
CK 2 16838 1772
/ 0
Q 2 17478 1740
/ 0
vdd 2 16678 1493
/ 0
vss 2 16678 1987
_I0/chip/lookup_table/cur_rom_addr_reg_5_inst dfr11 0
R 2 16758 258
/ 0
D 2 16678 258
/ 0
CK 2 16838 226
/ 0
Q 2 17478 258
/ 0
vdd 2 16678 505
/ 0
vss 2 16678 11
_I0/chip/lookup_table/cur_mask_reg_5_inst dfr11 0
R 2 16718 3222
/ 0
D 2 16638 3222
/ 0
CK 2 16798 3190
/ 0
Q 2 17438 3222
/ 0
vdd 2 16638 3469
/ 0
vss 2 16638 2975
_I0/chip/lookup_table/cur_rom_addr_reg_1_inst dfr11 0
R 2 16758 1246
/ 0
D 2 16678 1246
/ 0
CK 2 16838 1214
/ 0
Q 2 17478 1246
/ 0
vdd 2 16678 1493
/ 0
vss 2 16678 999
_I0/chip/lookup_table/state_reg_0_inst dfr11 0
R 2 16758 752
/ 0
D 2 16678 752
/ 0
CK 2 16838 784
/ 0
Q 2 17478 752
/ 0
vdd 2 16678 505
/ 0
vss 2 16678 999
_I0/chip/lookup_table/cur_rom_addr_reg_4_inst dfr11 0
R 2 15878 3222
/ 0
D 2 15798 3222
/ 0
CK 2 15958 3190
/ 0
Q 2 16598 3222
/ 0
vdd 2 15798 3469
/ 0
vss 2 15798 2975
_I0/chip/lookup_table/cur_mask_reg_2_inst dfr11 0
R 2 15878 2234
/ 0
D 2 15798 2234
/ 0
CK 2 15958 2202
/ 0
Q 2 16598 2234
/ 0
vdd 2 15798 2481
/ 0
vss 2 15798 1987
_I0/chip/lookup_table/cur_mask_reg_0_inst dfr11 0
R 2 14038 3222
/ 0
D 2 13958 3222
/ 0
CK 2 14118 3190
/ 0
Q 2 14758 3222
/ 0
vdd 2 13958 3469
/ 0
vss 2 13958 2975
_I0/chip/lookup_table/cur_mask_reg_3_inst dfr11 0
R 2 13118 1246
/ 0
D 2 13038 1246
/ 0
CK 2 13198 1214
/ 0
Q 2 13838 1246
/ 0
vdd 2 13038 1493
/ 0
vss 2 13038 999
_I0/chip/lookup_table/state_reg_2_inst dfr11 0
R 2 13118 258
/ 0
D 2 13038 258
/ 0
CK 2 13198 226
/ 0
Q 2 13838 258
/ 0
vdd 2 13038 505
/ 0
vss 2 13038 11
_I0/chip/lookup_table/cur_rom_addr_reg_3_inst dfr11 0
R 2 13118 752
/ 0
D 2 13038 752
/ 0
CK 2 13198 784
/ 0
Q 2 13838 752
/ 0
vdd 2 13038 505
/ 0
vss 2 13038 999
_I0/chip/lookup_table/cur_mask_reg_7_inst dfr11 0
R 2 12198 3222
/ 0
D 2 12118 3222
/ 0
CK 2 12278 3190
/ 0
Q 2 12918 3222
/ 0
vdd 2 12118 3469
/ 0
vss 2 12118 2975
_I0/chip/lookup_table/cur_rom_addr_reg_6_inst dfr11 0
R 2 12198 1246
/ 0
D 2 12118 1246
/ 0
CK 2 12278 1214
/ 0
Q 2 12918 1246
/ 0
vdd 2 12118 1493
/ 0
vss 2 12118 999
_I0/chip/lookup_table/cur_rom_addr_reg_2_inst dfr11 0
R 2 12198 258
/ 0
D 2 12118 258
/ 0
CK 2 12278 226
/ 0
Q 2 12918 258
/ 0
vdd 2 12118 505
/ 0
vss 2 12118 11
_I0/chip/lookup_table/cur_mask_reg_1_inst dfr11 0
R 2 11358 2234
/ 0
D 2 11278 2234
/ 0
CK 2 11438 2202
/ 0
Q 2 12078 2234
/ 0
vdd 2 11278 2481
/ 0
vss 2 11278 1987
_I0/chip/lookup_table/cur_mask_reg_6_inst dfr11 0
R 2 11358 752
/ 0
D 2 11278 752
/ 0
CK 2 11438 784
/ 0
Q 2 12078 752
/ 0
vdd 2 11278 505
/ 0
vss 2 11278 999
_I0/chip/lookup_table/state_reg_1_inst dfr11 0
R 2 11358 258
/ 0
D 2 11278 258
/ 0
CK 2 11438 226
/ 0
Q 2 12078 258
/ 0
vdd 2 11278 505
/ 0
vss 2 11278 11
_I0/chip/draw_erase_piece/cur_block_reg_1_inst dfr11 0
R 2 11078 5692
/ 0
D 2 10998 5692
/ 0
CK 2 11158 5724
/ 0
Q 2 11798 5692
/ 0
vdd 2 10998 5445
/ 0
vss 2 10998 5939
_I0/chip/draw_erase_piece/state_reg_1_inst dfr11 0
R 2 11718 4210
/ 0
D 2 11638 4210
/ 0
CK 2 11798 4178
/ 0
Q 2 12438 4210
/ 0
vdd 2 11638 4457
/ 0
vss 2 11638 3963
_I0/chip/draw_erase_piece/cur_block_reg_0_inst dfr11 0
R 2 11718 5198
/ 0
D 2 11638 5198
/ 0
CK 2 11798 5166
/ 0
Q 2 12438 5198
/ 0
vdd 2 11638 5445
/ 0
vss 2 11638 4951
_I0/chip/draw_erase_piece/state_reg_2_inst dfr11 0
R 2 13118 6186
/ 0
D 2 13038 6186
/ 0
CK 2 13198 6154
/ 0
Q 2 13838 6186
/ 0
vdd 2 13038 6433
/ 0
vss 2 13038 5939
_I0/chip/draw_erase_piece/state_reg_0_inst dfr11 0
R 2 13078 6680
/ 0
D 2 12998 6680
/ 0
CK 2 13158 6712
/ 0
Q 2 13798 6680
/ 0
vdd 2 12998 6433
/ 0
vss 2 12998 6927
_I0/chip/clear_shift/state_reg_1_inst dfr11 0
R 2 6478 4210
/ 0
D 2 6398 4210
/ 0
CK 2 6558 4178
/ 0
Q 2 7198 4210
/ 0
vdd 2 6398 4457
/ 0
vss 2 6398 3963
_I0/chip/clear_shift/row_full_reg dfr11 0
R 2 6478 3222
/ 0
D 2 6398 3222
/ 0
CK 2 6558 3190
/ 0
Q 2 7198 3222
/ 0
vdd 2 6398 3469
/ 0
vss 2 6398 2975
_I0/chip/clear_shift/state_reg_2_inst dfr11 0
R 2 6478 3716
/ 0
D 2 6398 3716
/ 0
CK 2 6558 3748
/ 0
Q 2 7198 3716
/ 0
vdd 2 6398 3469
/ 0
vss 2 6398 3963
_I0/chip/clear_shift/state_reg_3_inst dfr11 0
R 2 6478 2234
/ 0
D 2 6398 2234
/ 0
CK 2 6558 2202
/ 0
Q 2 7198 2234
/ 0
vdd 2 6398 2481
/ 0
vss 2 6398 1987
_I0/chip/clear_shift/state_reg_0_inst dfr11 0
R 2 6478 2728
/ 0
D 2 6398 2728
/ 0
CK 2 6558 2760
/ 0
Q 2 7198 2728
/ 0
vdd 2 6398 2481
/ 0
vss 2 6398 2975
_I0/chip/clear_shift/shift/state_reg_1_inst dfr11 0
R 2 3798 1246
/ 0
D 2 3718 1246
/ 0
CK 2 3878 1214
/ 0
Q 2 4518 1246
/ 0
vdd 2 3718 1493
/ 0
vss 2 3718 999
_I0/chip/clear_shift/shift/state_reg_0_inst dfr11 0
R 2 3798 752
/ 0
D 2 3718 752
/ 0
CK 2 3878 784
/ 0
Q 2 4518 752
/ 0
vdd 2 3718 505
/ 0
vss 2 3718 999
_I0/chip/clear_shift/shift/state_reg_2_inst dfr11 0
R 2 4678 752
/ 0
D 2 4598 752
/ 0
CK 2 4758 784
/ 0
Q 2 5398 752
/ 0
vdd 2 4598 505
/ 0
vss 2 4598 999
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_0_inst dfr11 0
R 2 558 3716
/ 0
D 2 478 3716
/ 0
CK 2 638 3748
/ 0
Q 2 1278 3716
/ 0
vdd 2 478 3469
/ 0
vss 2 478 3963
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_2_inst dfr11 0
R 2 558 2234
/ 0
D 2 478 2234
/ 0
CK 2 638 2202
/ 0
Q 2 1278 2234
/ 0
vdd 2 478 2481
/ 0
vss 2 478 1987
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_3_inst dfr11 0
R 2 558 1246
/ 0
D 2 478 1246
/ 0
CK 2 638 1214
/ 0
Q 2 1278 1246
/ 0
vdd 2 478 1493
/ 0
vss 2 478 999
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_4_inst dfr11 0
R 2 558 1740
/ 0
D 2 478 1740
/ 0
CK 2 638 1772
/ 0
Q 2 1278 1740
/ 0
vdd 2 478 1493
/ 0
vss 2 478 1987
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_6_inst dfr11 0
R 2 558 3222
/ 0
D 2 478 3222
/ 0
CK 2 638 3190
/ 0
Q 2 1278 3222
/ 0
vdd 2 478 3469
/ 0
vss 2 478 2975
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_1_inst dfr11 0
R 2 558 2728
/ 0
D 2 478 2728
/ 0
CK 2 638 2760
/ 0
Q 2 1278 2728
/ 0
vdd 2 478 2481
/ 0
vss 2 478 2975
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_5_inst dfr11 0
R 2 1398 3716
/ 0
D 2 1318 3716
/ 0
CK 2 1478 3748
/ 0
Q 2 2118 3716
/ 0
vdd 2 1318 3469
/ 0
vss 2 1318 3963
_I0/chip/clear_shift/counter_7_bit/state_reg_4_inst dfr11 0
R 2 7358 1246
/ 0
D 2 7278 1246
/ 0
CK 2 7438 1214
/ 0
Q 2 8078 1246
/ 0
vdd 2 7278 1493
/ 0
vss 2 7278 999
_I0/chip/clear_shift/counter_7_bit/state_reg_0_inst dfr11 0
R 2 7358 258
/ 0
D 2 7278 258
/ 0
CK 2 7438 226
/ 0
Q 2 8078 258
/ 0
vdd 2 7278 505
/ 0
vss 2 7278 11
_I0/chip/clear_shift/counter_7_bit/state_reg_6_inst dfr11 0
R 2 9038 1246
/ 0
D 2 8958 1246
/ 0
CK 2 9118 1214
/ 0
Q 2 9758 1246
/ 0
vdd 2 8958 1493
/ 0
vss 2 8958 999
_I0/chip/clear_shift/counter_7_bit/state_reg_1_inst dfr11 0
R 2 8198 258
/ 0
D 2 8118 258
/ 0
CK 2 8278 226
/ 0
Q 2 8918 258
/ 0
vdd 2 8118 505
/ 0
vss 2 8118 11
_I0/chip/clear_shift/counter_7_bit/state_reg_3_inst dfr11 0
R 2 7358 752
/ 0
D 2 7278 752
/ 0
CK 2 7438 784
/ 0
Q 2 8078 752
/ 0
vdd 2 7278 505
/ 0
vss 2 7278 999
_I0/chip/clear_shift/counter_7_bit/state_reg_2_inst dfr11 0
R 2 9038 752
/ 0
D 2 8958 752
/ 0
CK 2 9118 784
/ 0
Q 2 9758 752
/ 0
vdd 2 8958 505
/ 0
vss 2 8958 999
_I0/chip/clear_shift/counter_7_bit/state_reg_5_inst dfr11 0
R 2 9038 258
/ 0
D 2 8958 258
/ 0
CK 2 9118 226
/ 0
Q 2 9758 258
/ 0
vdd 2 8958 505
/ 0
vss 2 8958 11
_I0/chip/switch_debounce/state_reg_0_inst dfr11 0
R 2 518 6186
/ 0
D 2 438 6186
/ 0
CK 2 598 6154
/ 0
Q 2 1238 6186
/ 0
vdd 2 438 6433
/ 0
vss 2 438 5939
_I0/chip/switch_debounce/output_reg_1_inst dfr11 0
R 2 1358 5692
/ 0
D 2 1278 5692
/ 0
CK 2 1438 5724
/ 0
Q 2 2078 5692
/ 0
vdd 2 1278 5445
/ 0
vss 2 1278 5939
_I0/chip/switch_debounce/output_reg_3_inst dfr11 0
R 2 1358 5198
/ 0
D 2 1278 5198
/ 0
CK 2 1438 5166
/ 0
Q 2 2078 5198
/ 0
vdd 2 1278 5445
/ 0
vss 2 1278 4951
_I0/chip/switch_debounce/state_reg_1_inst dfr11 0
R 2 1358 6186
/ 0
D 2 1278 6186
/ 0
CK 2 1438 6154
/ 0
Q 2 2078 6186
/ 0
vdd 2 1278 6433
/ 0
vss 2 1278 5939
_I0/chip/switch_debounce/output_reg_2_inst dfr11 0
R 2 2198 5692
/ 0
D 2 2118 5692
/ 0
CK 2 2278 5724
/ 0
Q 2 2918 5692
/ 0
vdd 2 2118 5445
/ 0
vss 2 2118 5939
_I0/chip/switch_debounce/output_reg_0_inst dfr11 0
R 2 2198 5198
/ 0
D 2 2118 5198
/ 0
CK 2 2278 5166
/ 0
Q 2 2918 5198
/ 0
vdd 2 2118 5445
/ 0
vss 2 2118 4951
_I0/chip/switch_debounce/output_reg_5_inst dfr11 0
R 2 2198 6680
/ 0
D 2 2118 6680
/ 0
CK 2 2278 6712
/ 0
Q 2 2918 6680
/ 0
vdd 2 2118 6433
/ 0
vss 2 2118 6927
_I0/chip/switch_debounce/output_reg_4_inst dfr11 0
R 2 2198 6186
/ 0
D 2 2118 6186
/ 0
CK 2 2278 6154
/ 0
Q 2 2918 6186
/ 0
vdd 2 2118 6433
/ 0
vss 2 2118 5939
_I0/chip/keep_score/L1/score_reg_0_inst dfr11 0
R 2 15838 11620
/ 0
D 2 15758 11620
/ 0
CK 2 15918 11652
/ 0
Q 2 16558 11620
/ 0
vdd 2 15758 11373
/ 0
vss 2 15758 11867
_I0/chip/keep_score/L1/score_reg_6_inst dfr11 0
R 2 15838 11126
/ 0
D 2 15758 11126
/ 0
CK 2 15918 11094
/ 0
Q 2 16558 11126
/ 0
vdd 2 15758 11373
/ 0
vss 2 15758 10879
_I0/chip/keep_score/L1/score_reg_7_inst dfr11 0
R 2 15838 10632
/ 0
D 2 15758 10632
/ 0
CK 2 15918 10664
/ 0
Q 2 16558 10632
/ 0
vdd 2 15758 10385
/ 0
vss 2 15758 10879
_I0/chip/keep_score/L1/score_reg_5_inst dfr11 0
R 2 15838 10138
/ 0
D 2 15758 10138
/ 0
CK 2 15918 10106
/ 0
Q 2 16558 10138
/ 0
vdd 2 15758 10385
/ 0
vss 2 15758 9891
_I0/chip/keep_score/L1/score_reg_3_inst dfr11 0
R 2 14918 10138
/ 0
D 2 14838 10138
/ 0
CK 2 14998 10106
/ 0
Q 2 15638 10138
/ 0
vdd 2 14838 10385
/ 0
vss 2 14838 9891
_I0/chip/keep_score/L1/score_reg_4_inst dfr11 0
R 2 14518 11126
/ 0
D 2 14438 11126
/ 0
CK 2 14598 11094
/ 0
Q 2 15238 11126
/ 0
vdd 2 14438 11373
/ 0
vss 2 14438 10879
_I0/chip/keep_score/L1/score_reg_1_inst dfr11 0
R 2 13678 11126
/ 0
D 2 13598 11126
/ 0
CK 2 13758 11094
/ 0
Q 2 14398 11126
/ 0
vdd 2 13598 11373
/ 0
vss 2 13598 10879
_I0/chip/keep_score/L1/score_reg_2_inst dfr11 0
R 2 13678 10138
/ 0
D 2 13598 10138
/ 0
CK 2 13758 10106
/ 0
Q 2 14398 10138
/ 0
vdd 2 13598 10385
/ 0
vss 2 13598 9891
_I0/chip/fall_timer/state_reg_0_inst dfr11 0
R 2 13678 16066
/ 0
D 2 13598 16066
/ 0
CK 2 13758 16034
/ 0
Q 2 14398 16066
/ 0
vdd 2 13598 16313
/ 0
vss 2 13598 15819
_I0/chip/fall_timer/state_reg_2_inst dfr11 0
R 2 14678 18536
/ 0
D 2 14598 18536
/ 0
CK 2 14758 18568
/ 0
Q 2 15398 18536
/ 0
vdd 2 14598 18289
/ 0
vss 2 14598 18783
_I0/chip/fall_timer/state_reg_1_inst dfr11 0
R 2 14678 18042
/ 0
D 2 14598 18042
/ 0
CK 2 14758 18010
/ 0
Q 2 15398 18042
/ 0
vdd 2 14598 18289
/ 0
vss 2 14598 17795
_I0/chip/fall_timer/counter/state_reg_3_inst dfr11 0
R 2 15038 16560
/ 0
D 2 14958 16560
/ 0
CK 2 15118 16592
/ 0
Q 2 15758 16560
/ 0
vdd 2 14958 16313
/ 0
vss 2 14958 16807
_I0/chip/fall_timer/counter/state_reg_1_inst dfr11 0
R 2 15038 17054
/ 0
D 2 14958 17054
/ 0
CK 2 15118 17022
/ 0
Q 2 15758 17054
/ 0
vdd 2 14958 17301
/ 0
vss 2 14958 16807
_I0/chip/fall_timer/counter/state_reg_4_inst dfr11 0
R 2 15038 17548
/ 0
D 2 14958 17548
/ 0
CK 2 15118 17580
/ 0
Q 2 15758 17548
/ 0
vdd 2 14958 17301
/ 0
vss 2 14958 17795
_I0/chip/fall_timer/counter/state_reg_2_inst dfr11 0
R 2 14198 17054
/ 0
D 2 14118 17054
/ 0
CK 2 14278 17022
/ 0
Q 2 14918 17054
/ 0
vdd 2 14118 17301
/ 0
vss 2 14118 16807
_I0/chip/fall_timer/counter/state_reg_0_inst dfr11 0
R 2 14198 17548
/ 0
D 2 14118 17548
/ 0
CK 2 14278 17580
/ 0
Q 2 14918 17548
/ 0
vdd 2 14118 17301
/ 0
vss 2 14118 17795
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/dfr11_7 dfr11 0
R 2 29518 6680
/ 0
D 2 29438 6680
/ 0
CK 2 29598 6712
/ 0
Q 2 30238 6680
/ 0
vdd 2 29438 6433
/ 0
vss 2 29438 6927
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/dfr11_7 dfr11 0
R 2 33438 6680
/ 0
D 2 33358 6680
/ 0
CK 2 33518 6712
/ 0
Q 2 34158 6680
/ 0
vdd 2 33358 6433
/ 0
vss 2 33358 6927
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/dfr11_7 dfr11 0
R 2 37358 6680
/ 0
D 2 37278 6680
/ 0
CK 2 37438 6712
/ 0
Q 2 38078 6680
/ 0
vdd 2 37278 6433
/ 0
vss 2 37278 6927
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/dfr11_7 dfr11 0
R 2 25598 6680
/ 0
D 2 25518 6680
/ 0
CK 2 25678 6712
/ 0
Q 2 26318 6680
/ 0
vdd 2 25518 6433
/ 0
vss 2 25518 6927
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/dfr11_7 dfr11 0
R 2 21678 6680
/ 0
D 2 21598 6680
/ 0
CK 2 21758 6712
/ 0
Q 2 22398 6680
/ 0
vdd 2 21598 6433
/ 0
vss 2 21598 6927
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/dfr11_7 dfr11 0
R 2 29518 4704
/ 0
D 2 29438 4704
/ 0
CK 2 29598 4736
/ 0
Q 2 30238 4704
/ 0
vdd 2 29438 4457
/ 0
vss 2 29438 4951
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/dfr11_7 dfr11 0
R 2 33438 4704
/ 0
D 2 33358 4704
/ 0
CK 2 33518 4736
/ 0
Q 2 34158 4704
/ 0
vdd 2 33358 4457
/ 0
vss 2 33358 4951
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/dfr11_7 dfr11 0
R 2 37358 4704
/ 0
D 2 37278 4704
/ 0
CK 2 37438 4736
/ 0
Q 2 38078 4704
/ 0
vdd 2 37278 4457
/ 0
vss 2 37278 4951
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/dfr11_7 dfr11 0
R 2 25598 4704
/ 0
D 2 25518 4704
/ 0
CK 2 25678 4736
/ 0
Q 2 26318 4704
/ 0
vdd 2 25518 4457
/ 0
vss 2 25518 4951
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/dfr11_7 dfr11 0
R 2 21678 4704
/ 0
D 2 21598 4704
/ 0
CK 2 21758 4736
/ 0
Q 2 22398 4704
/ 0
vdd 2 21598 4457
/ 0
vss 2 21598 4951
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/dfr11_7 dfr11 0
R 2 29518 752
/ 0
D 2 29438 752
/ 0
CK 2 29598 784
/ 0
Q 2 30238 752
/ 0
vdd 2 29438 505
/ 0
vss 2 29438 999
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/dfr11_7 dfr11 0
R 2 33438 752
/ 0
D 2 33358 752
/ 0
CK 2 33518 784
/ 0
Q 2 34158 752
/ 0
vdd 2 33358 505
/ 0
vss 2 33358 999
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/dfr11_7 dfr11 0
R 2 37358 752
/ 0
D 2 37278 752
/ 0
CK 2 37438 784
/ 0
Q 2 38078 752
/ 0
vdd 2 37278 505
/ 0
vss 2 37278 999
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/dfr11_7 dfr11 0
R 2 25598 752
/ 0
D 2 25518 752
/ 0
CK 2 25678 784
/ 0
Q 2 26318 752
/ 0
vdd 2 25518 505
/ 0
vss 2 25518 999
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/dfr11_7 dfr11 0
R 2 21678 752
/ 0
D 2 21598 752
/ 0
CK 2 21758 784
/ 0
Q 2 22398 752
/ 0
vdd 2 21598 505
/ 0
vss 2 21598 999
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/dfr11_7 dfr11 0
R 2 29518 2728
/ 0
D 2 29438 2728
/ 0
CK 2 29598 2760
/ 0
Q 2 30238 2728
/ 0
vdd 2 29438 2481
/ 0
vss 2 29438 2975
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/dfr11_7 dfr11 0
R 2 33438 2728
/ 0
D 2 33358 2728
/ 0
CK 2 33518 2760
/ 0
Q 2 34158 2728
/ 0
vdd 2 33358 2481
/ 0
vss 2 33358 2975
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/dfr11_7 dfr11 0
R 2 37358 2728
/ 0
D 2 37278 2728
/ 0
CK 2 37438 2760
/ 0
Q 2 38078 2728
/ 0
vdd 2 37278 2481
/ 0
vss 2 37278 2975
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/dfr11_7 dfr11 0
R 2 25598 2728
/ 0
D 2 25518 2728
/ 0
CK 2 25678 2760
/ 0
Q 2 26318 2728
/ 0
vdd 2 25518 2481
/ 0
vss 2 25518 2975
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/dfr11_7 dfr11 0
R 2 21678 2728
/ 0
D 2 21598 2728
/ 0
CK 2 21758 2760
/ 0
Q 2 22398 2728
/ 0
vdd 2 21598 2481
/ 0
vss 2 21598 2975
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/dfr11_7 dfr11 0
R 2 27558 6680
/ 0
D 2 27478 6680
/ 0
CK 2 27638 6712
/ 0
Q 2 28278 6680
/ 0
vdd 2 27478 6433
/ 0
vss 2 27478 6927
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/dfr11_7 dfr11 0
R 2 31478 6680
/ 0
D 2 31398 6680
/ 0
CK 2 31558 6712
/ 0
Q 2 32198 6680
/ 0
vdd 2 31398 6433
/ 0
vss 2 31398 6927
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/dfr11_7 dfr11 0
R 2 35398 6680
/ 0
D 2 35318 6680
/ 0
CK 2 35478 6712
/ 0
Q 2 36118 6680
/ 0
vdd 2 35318 6433
/ 0
vss 2 35318 6927
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/dfr11_7 dfr11 0
R 2 23638 6680
/ 0
D 2 23558 6680
/ 0
CK 2 23718 6712
/ 0
Q 2 24358 6680
/ 0
vdd 2 23558 6433
/ 0
vss 2 23558 6927
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/dfr11_7 dfr11 0
R 2 19718 6680
/ 0
D 2 19638 6680
/ 0
CK 2 19798 6712
/ 0
Q 2 20438 6680
/ 0
vdd 2 19638 6433
/ 0
vss 2 19638 6927
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/dfr11_7 dfr11 0
R 2 27558 4704
/ 0
D 2 27478 4704
/ 0
CK 2 27638 4736
/ 0
Q 2 28278 4704
/ 0
vdd 2 27478 4457
/ 0
vss 2 27478 4951
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/dfr11_7 dfr11 0
R 2 31478 4704
/ 0
D 2 31398 4704
/ 0
CK 2 31558 4736
/ 0
Q 2 32198 4704
/ 0
vdd 2 31398 4457
/ 0
vss 2 31398 4951
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/dfr11_7 dfr11 0
R 2 35398 4704
/ 0
D 2 35318 4704
/ 0
CK 2 35478 4736
/ 0
Q 2 36118 4704
/ 0
vdd 2 35318 4457
/ 0
vss 2 35318 4951
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/dfr11_7 dfr11 0
R 2 23638 4704
/ 0
D 2 23558 4704
/ 0
CK 2 23718 4736
/ 0
Q 2 24358 4704
/ 0
vdd 2 23558 4457
/ 0
vss 2 23558 4951
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/dfr11_7 dfr11 0
R 2 19718 4704
/ 0
D 2 19638 4704
/ 0
CK 2 19798 4736
/ 0
Q 2 20438 4704
/ 0
vdd 2 19638 4457
/ 0
vss 2 19638 4951
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/dfr11_7 dfr11 0
R 2 27558 752
/ 0
D 2 27478 752
/ 0
CK 2 27638 784
/ 0
Q 2 28278 752
/ 0
vdd 2 27478 505
/ 0
vss 2 27478 999
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/dfr11_7 dfr11 0
R 2 31478 752
/ 0
D 2 31398 752
/ 0
CK 2 31558 784
/ 0
Q 2 32198 752
/ 0
vdd 2 31398 505
/ 0
vss 2 31398 999
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/dfr11_7 dfr11 0
R 2 35398 752
/ 0
D 2 35318 752
/ 0
CK 2 35478 784
/ 0
Q 2 36118 752
/ 0
vdd 2 35318 505
/ 0
vss 2 35318 999
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/dfr11_7 dfr11 0
R 2 23638 752
/ 0
D 2 23558 752
/ 0
CK 2 23718 784
/ 0
Q 2 24358 752
/ 0
vdd 2 23558 505
/ 0
vss 2 23558 999
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/dfr11_7 dfr11 0
R 2 19718 752
/ 0
D 2 19638 752
/ 0
CK 2 19798 784
/ 0
Q 2 20438 752
/ 0
vdd 2 19638 505
/ 0
vss 2 19638 999
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/dfr11_7 dfr11 0
R 2 27558 2728
/ 0
D 2 27478 2728
/ 0
CK 2 27638 2760
/ 0
Q 2 28278 2728
/ 0
vdd 2 27478 2481
/ 0
vss 2 27478 2975
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/dfr11_7 dfr11 0
R 2 31478 2728
/ 0
D 2 31398 2728
/ 0
CK 2 31558 2760
/ 0
Q 2 32198 2728
/ 0
vdd 2 31398 2481
/ 0
vss 2 31398 2975
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/dfr11_7 dfr11 0
R 2 35398 2728
/ 0
D 2 35318 2728
/ 0
CK 2 35478 2760
/ 0
Q 2 36118 2728
/ 0
vdd 2 35318 2481
/ 0
vss 2 35318 2975
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/dfr11_7 dfr11 0
R 2 23638 2728
/ 0
D 2 23558 2728
/ 0
CK 2 23718 2760
/ 0
Q 2 24358 2728
/ 0
vdd 2 23558 2481
/ 0
vss 2 23558 2975
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/dfr11_7 dfr11 0
R 2 19718 2728
/ 0
D 2 19638 2728
/ 0
CK 2 19798 2760
/ 0
Q 2 20438 2728
/ 0
vdd 2 19638 2481
/ 0
vss 2 19638 2975
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/dfr11_8 dfr11 0
R 2 29518 6186
/ 0
D 2 29438 6186
/ 0
CK 2 29598 6154
/ 0
Q 2 30238 6186
/ 0
vdd 2 29438 6433
/ 0
vss 2 29438 5939
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/dfr11_8 dfr11 0
R 2 33438 6186
/ 0
D 2 33358 6186
/ 0
CK 2 33518 6154
/ 0
Q 2 34158 6186
/ 0
vdd 2 33358 6433
/ 0
vss 2 33358 5939
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/dfr11_8 dfr11 0
R 2 37358 6186
/ 0
D 2 37278 6186
/ 0
CK 2 37438 6154
/ 0
Q 2 38078 6186
/ 0
vdd 2 37278 6433
/ 0
vss 2 37278 5939
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/dfr11_8 dfr11 0
R 2 25598 6186
/ 0
D 2 25518 6186
/ 0
CK 2 25678 6154
/ 0
Q 2 26318 6186
/ 0
vdd 2 25518 6433
/ 0
vss 2 25518 5939
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/dfr11_8 dfr11 0
R 2 21678 6186
/ 0
D 2 21598 6186
/ 0
CK 2 21758 6154
/ 0
Q 2 22398 6186
/ 0
vdd 2 21598 6433
/ 0
vss 2 21598 5939
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/dfr11_8 dfr11 0
R 2 29518 4210
/ 0
D 2 29438 4210
/ 0
CK 2 29598 4178
/ 0
Q 2 30238 4210
/ 0
vdd 2 29438 4457
/ 0
vss 2 29438 3963
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/dfr11_8 dfr11 0
R 2 33438 4210
/ 0
D 2 33358 4210
/ 0
CK 2 33518 4178
/ 0
Q 2 34158 4210
/ 0
vdd 2 33358 4457
/ 0
vss 2 33358 3963
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/dfr11_8 dfr11 0
R 2 37358 4210
/ 0
D 2 37278 4210
/ 0
CK 2 37438 4178
/ 0
Q 2 38078 4210
/ 0
vdd 2 37278 4457
/ 0
vss 2 37278 3963
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/dfr11_8 dfr11 0
R 2 25598 4210
/ 0
D 2 25518 4210
/ 0
CK 2 25678 4178
/ 0
Q 2 26318 4210
/ 0
vdd 2 25518 4457
/ 0
vss 2 25518 3963
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/dfr11_8 dfr11 0
R 2 21678 4210
/ 0
D 2 21598 4210
/ 0
CK 2 21758 4178
/ 0
Q 2 22398 4210
/ 0
vdd 2 21598 4457
/ 0
vss 2 21598 3963
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/dfr11_8 dfr11 0
R 2 29518 258
/ 0
D 2 29438 258
/ 0
CK 2 29598 226
/ 0
Q 2 30238 258
/ 0
vdd 2 29438 505
/ 0
vss 2 29438 11
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/dfr11_8 dfr11 0
R 2 33438 258
/ 0
D 2 33358 258
/ 0
CK 2 33518 226
/ 0
Q 2 34158 258
/ 0
vdd 2 33358 505
/ 0
vss 2 33358 11
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/dfr11_8 dfr11 0
R 2 37358 258
/ 0
D 2 37278 258
/ 0
CK 2 37438 226
/ 0
Q 2 38078 258
/ 0
vdd 2 37278 505
/ 0
vss 2 37278 11
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/dfr11_8 dfr11 0
R 2 25598 258
/ 0
D 2 25518 258
/ 0
CK 2 25678 226
/ 0
Q 2 26318 258
/ 0
vdd 2 25518 505
/ 0
vss 2 25518 11
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/dfr11_8 dfr11 0
R 2 21678 258
/ 0
D 2 21598 258
/ 0
CK 2 21758 226
/ 0
Q 2 22398 258
/ 0
vdd 2 21598 505
/ 0
vss 2 21598 11
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/dfr11_8 dfr11 0
R 2 29518 2234
/ 0
D 2 29438 2234
/ 0
CK 2 29598 2202
/ 0
Q 2 30238 2234
/ 0
vdd 2 29438 2481
/ 0
vss 2 29438 1987
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/dfr11_8 dfr11 0
R 2 33438 2234
/ 0
D 2 33358 2234
/ 0
CK 2 33518 2202
/ 0
Q 2 34158 2234
/ 0
vdd 2 33358 2481
/ 0
vss 2 33358 1987
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/dfr11_8 dfr11 0
R 2 37358 2234
/ 0
D 2 37278 2234
/ 0
CK 2 37438 2202
/ 0
Q 2 38078 2234
/ 0
vdd 2 37278 2481
/ 0
vss 2 37278 1987
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/dfr11_8 dfr11 0
R 2 25598 2234
/ 0
D 2 25518 2234
/ 0
CK 2 25678 2202
/ 0
Q 2 26318 2234
/ 0
vdd 2 25518 2481
/ 0
vss 2 25518 1987
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/dfr11_8 dfr11 0
R 2 21678 2234
/ 0
D 2 21598 2234
/ 0
CK 2 21758 2202
/ 0
Q 2 22398 2234
/ 0
vdd 2 21598 2481
/ 0
vss 2 21598 1987
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/dfr11_8 dfr11 0
R 2 27558 6186
/ 0
D 2 27478 6186
/ 0
CK 2 27638 6154
/ 0
Q 2 28278 6186
/ 0
vdd 2 27478 6433
/ 0
vss 2 27478 5939
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/dfr11_8 dfr11 0
R 2 31478 6186
/ 0
D 2 31398 6186
/ 0
CK 2 31558 6154
/ 0
Q 2 32198 6186
/ 0
vdd 2 31398 6433
/ 0
vss 2 31398 5939
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/dfr11_8 dfr11 0
R 2 35398 6186
/ 0
D 2 35318 6186
/ 0
CK 2 35478 6154
/ 0
Q 2 36118 6186
/ 0
vdd 2 35318 6433
/ 0
vss 2 35318 5939
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/dfr11_8 dfr11 0
R 2 23638 6186
/ 0
D 2 23558 6186
/ 0
CK 2 23718 6154
/ 0
Q 2 24358 6186
/ 0
vdd 2 23558 6433
/ 0
vss 2 23558 5939
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/dfr11_8 dfr11 0
R 2 19718 6186
/ 0
D 2 19638 6186
/ 0
CK 2 19798 6154
/ 0
Q 2 20438 6186
/ 0
vdd 2 19638 6433
/ 0
vss 2 19638 5939
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/dfr11_8 dfr11 0
R 2 27558 4210
/ 0
D 2 27478 4210
/ 0
CK 2 27638 4178
/ 0
Q 2 28278 4210
/ 0
vdd 2 27478 4457
/ 0
vss 2 27478 3963
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/dfr11_8 dfr11 0
R 2 31478 4210
/ 0
D 2 31398 4210
/ 0
CK 2 31558 4178
/ 0
Q 2 32198 4210
/ 0
vdd 2 31398 4457
/ 0
vss 2 31398 3963
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/dfr11_8 dfr11 0
R 2 35398 4210
/ 0
D 2 35318 4210
/ 0
CK 2 35478 4178
/ 0
Q 2 36118 4210
/ 0
vdd 2 35318 4457
/ 0
vss 2 35318 3963
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/dfr11_8 dfr11 0
R 2 23638 4210
/ 0
D 2 23558 4210
/ 0
CK 2 23718 4178
/ 0
Q 2 24358 4210
/ 0
vdd 2 23558 4457
/ 0
vss 2 23558 3963
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/dfr11_8 dfr11 0
R 2 19718 4210
/ 0
D 2 19638 4210
/ 0
CK 2 19798 4178
/ 0
Q 2 20438 4210
/ 0
vdd 2 19638 4457
/ 0
vss 2 19638 3963
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/dfr11_8 dfr11 0
R 2 27558 258
/ 0
D 2 27478 258
/ 0
CK 2 27638 226
/ 0
Q 2 28278 258
/ 0
vdd 2 27478 505
/ 0
vss 2 27478 11
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/dfr11_8 dfr11 0
R 2 31478 258
/ 0
D 2 31398 258
/ 0
CK 2 31558 226
/ 0
Q 2 32198 258
/ 0
vdd 2 31398 505
/ 0
vss 2 31398 11
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/dfr11_8 dfr11 0
R 2 35398 258
/ 0
D 2 35318 258
/ 0
CK 2 35478 226
/ 0
Q 2 36118 258
/ 0
vdd 2 35318 505
/ 0
vss 2 35318 11
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/dfr11_8 dfr11 0
R 2 23638 258
/ 0
D 2 23558 258
/ 0
CK 2 23718 226
/ 0
Q 2 24358 258
/ 0
vdd 2 23558 505
/ 0
vss 2 23558 11
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/dfr11_8 dfr11 0
R 2 19718 258
/ 0
D 2 19638 258
/ 0
CK 2 19798 226
/ 0
Q 2 20438 258
/ 0
vdd 2 19638 505
/ 0
vss 2 19638 11
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/dfr11_8 dfr11 0
R 2 27558 2234
/ 0
D 2 27478 2234
/ 0
CK 2 27638 2202
/ 0
Q 2 28278 2234
/ 0
vdd 2 27478 2481
/ 0
vss 2 27478 1987
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/dfr11_8 dfr11 0
R 2 31478 2234
/ 0
D 2 31398 2234
/ 0
CK 2 31558 2202
/ 0
Q 2 32198 2234
/ 0
vdd 2 31398 2481
/ 0
vss 2 31398 1987
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/dfr11_8 dfr11 0
R 2 35398 2234
/ 0
D 2 35318 2234
/ 0
CK 2 35478 2202
/ 0
Q 2 36118 2234
/ 0
vdd 2 35318 2481
/ 0
vss 2 35318 1987
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/dfr11_8 dfr11 0
R 2 23638 2234
/ 0
D 2 23558 2234
/ 0
CK 2 23718 2202
/ 0
Q 2 24358 2234
/ 0
vdd 2 23558 2481
/ 0
vss 2 23558 1987
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/dfr11_8 dfr11 0
R 2 19718 2234
/ 0
D 2 19638 2234
/ 0
CK 2 19798 2202
/ 0
Q 2 20438 2234
/ 0
vdd 2 19638 2481
/ 0
vss 2 19638 1987
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/dfr11_6 dfr11 0
R 2 29518 7668
/ 0
D 2 29438 7668
/ 0
CK 2 29598 7700
/ 0
Q 2 30238 7668
/ 0
vdd 2 29438 7421
/ 0
vss 2 29438 7915
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/dfr11_6 dfr11 0
R 2 33438 7668
/ 0
D 2 33358 7668
/ 0
CK 2 33518 7700
/ 0
Q 2 34158 7668
/ 0
vdd 2 33358 7421
/ 0
vss 2 33358 7915
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/dfr11_6 dfr11 0
R 2 37358 7668
/ 0
D 2 37278 7668
/ 0
CK 2 37438 7700
/ 0
Q 2 38078 7668
/ 0
vdd 2 37278 7421
/ 0
vss 2 37278 7915
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/dfr11_6 dfr11 0
R 2 25598 7668
/ 0
D 2 25518 7668
/ 0
CK 2 25678 7700
/ 0
Q 2 26318 7668
/ 0
vdd 2 25518 7421
/ 0
vss 2 25518 7915
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/dfr11_6 dfr11 0
R 2 21678 7668
/ 0
D 2 21598 7668
/ 0
CK 2 21758 7700
/ 0
Q 2 22398 7668
/ 0
vdd 2 21598 7421
/ 0
vss 2 21598 7915
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/dfr11_6 dfr11 0
R 2 29518 5692
/ 0
D 2 29438 5692
/ 0
CK 2 29598 5724
/ 0
Q 2 30238 5692
/ 0
vdd 2 29438 5445
/ 0
vss 2 29438 5939
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/dfr11_6 dfr11 0
R 2 33438 5692
/ 0
D 2 33358 5692
/ 0
CK 2 33518 5724
/ 0
Q 2 34158 5692
/ 0
vdd 2 33358 5445
/ 0
vss 2 33358 5939
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/dfr11_6 dfr11 0
R 2 37358 5692
/ 0
D 2 37278 5692
/ 0
CK 2 37438 5724
/ 0
Q 2 38078 5692
/ 0
vdd 2 37278 5445
/ 0
vss 2 37278 5939
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/dfr11_6 dfr11 0
R 2 25598 5692
/ 0
D 2 25518 5692
/ 0
CK 2 25678 5724
/ 0
Q 2 26318 5692
/ 0
vdd 2 25518 5445
/ 0
vss 2 25518 5939
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/dfr11_6 dfr11 0
R 2 21678 5692
/ 0
D 2 21598 5692
/ 0
CK 2 21758 5724
/ 0
Q 2 22398 5692
/ 0
vdd 2 21598 5445
/ 0
vss 2 21598 5939
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/dfr11_6 dfr11 0
R 2 29518 1740
/ 0
D 2 29438 1740
/ 0
CK 2 29598 1772
/ 0
Q 2 30238 1740
/ 0
vdd 2 29438 1493
/ 0
vss 2 29438 1987
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/dfr11_6 dfr11 0
R 2 33438 1740
/ 0
D 2 33358 1740
/ 0
CK 2 33518 1772
/ 0
Q 2 34158 1740
/ 0
vdd 2 33358 1493
/ 0
vss 2 33358 1987
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/dfr11_6 dfr11 0
R 2 37358 1740
/ 0
D 2 37278 1740
/ 0
CK 2 37438 1772
/ 0
Q 2 38078 1740
/ 0
vdd 2 37278 1493
/ 0
vss 2 37278 1987
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/dfr11_6 dfr11 0
R 2 25598 1740
/ 0
D 2 25518 1740
/ 0
CK 2 25678 1772
/ 0
Q 2 26318 1740
/ 0
vdd 2 25518 1493
/ 0
vss 2 25518 1987
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/dfr11_6 dfr11 0
R 2 21678 1740
/ 0
D 2 21598 1740
/ 0
CK 2 21758 1772
/ 0
Q 2 22398 1740
/ 0
vdd 2 21598 1493
/ 0
vss 2 21598 1987
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/dfr11_6 dfr11 0
R 2 29518 3716
/ 0
D 2 29438 3716
/ 0
CK 2 29598 3748
/ 0
Q 2 30238 3716
/ 0
vdd 2 29438 3469
/ 0
vss 2 29438 3963
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/dfr11_6 dfr11 0
R 2 33438 3716
/ 0
D 2 33358 3716
/ 0
CK 2 33518 3748
/ 0
Q 2 34158 3716
/ 0
vdd 2 33358 3469
/ 0
vss 2 33358 3963
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/dfr11_6 dfr11 0
R 2 37358 3716
/ 0
D 2 37278 3716
/ 0
CK 2 37438 3748
/ 0
Q 2 38078 3716
/ 0
vdd 2 37278 3469
/ 0
vss 2 37278 3963
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/dfr11_6 dfr11 0
R 2 25598 3716
/ 0
D 2 25518 3716
/ 0
CK 2 25678 3748
/ 0
Q 2 26318 3716
/ 0
vdd 2 25518 3469
/ 0
vss 2 25518 3963
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/dfr11_6 dfr11 0
R 2 21678 3716
/ 0
D 2 21598 3716
/ 0
CK 2 21758 3748
/ 0
Q 2 22398 3716
/ 0
vdd 2 21598 3469
/ 0
vss 2 21598 3963
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/dfr11_6 dfr11 0
R 2 27558 7668
/ 0
D 2 27478 7668
/ 0
CK 2 27638 7700
/ 0
Q 2 28278 7668
/ 0
vdd 2 27478 7421
/ 0
vss 2 27478 7915
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/dfr11_6 dfr11 0
R 2 31478 7668
/ 0
D 2 31398 7668
/ 0
CK 2 31558 7700
/ 0
Q 2 32198 7668
/ 0
vdd 2 31398 7421
/ 0
vss 2 31398 7915
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/dfr11_6 dfr11 0
R 2 35398 7668
/ 0
D 2 35318 7668
/ 0
CK 2 35478 7700
/ 0
Q 2 36118 7668
/ 0
vdd 2 35318 7421
/ 0
vss 2 35318 7915
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/dfr11_6 dfr11 0
R 2 23638 7668
/ 0
D 2 23558 7668
/ 0
CK 2 23718 7700
/ 0
Q 2 24358 7668
/ 0
vdd 2 23558 7421
/ 0
vss 2 23558 7915
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/dfr11_6 dfr11 0
R 2 19718 7668
/ 0
D 2 19638 7668
/ 0
CK 2 19798 7700
/ 0
Q 2 20438 7668
/ 0
vdd 2 19638 7421
/ 0
vss 2 19638 7915
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/dfr11_6 dfr11 0
R 2 27558 5692
/ 0
D 2 27478 5692
/ 0
CK 2 27638 5724
/ 0
Q 2 28278 5692
/ 0
vdd 2 27478 5445
/ 0
vss 2 27478 5939
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/dfr11_6 dfr11 0
R 2 31478 5692
/ 0
D 2 31398 5692
/ 0
CK 2 31558 5724
/ 0
Q 2 32198 5692
/ 0
vdd 2 31398 5445
/ 0
vss 2 31398 5939
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/dfr11_6 dfr11 0
R 2 35398 5692
/ 0
D 2 35318 5692
/ 0
CK 2 35478 5724
/ 0
Q 2 36118 5692
/ 0
vdd 2 35318 5445
/ 0
vss 2 35318 5939
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/dfr11_6 dfr11 0
R 2 23638 5692
/ 0
D 2 23558 5692
/ 0
CK 2 23718 5724
/ 0
Q 2 24358 5692
/ 0
vdd 2 23558 5445
/ 0
vss 2 23558 5939
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/dfr11_6 dfr11 0
R 2 19718 5692
/ 0
D 2 19638 5692
/ 0
CK 2 19798 5724
/ 0
Q 2 20438 5692
/ 0
vdd 2 19638 5445
/ 0
vss 2 19638 5939
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/dfr11_6 dfr11 0
R 2 27558 1740
/ 0
D 2 27478 1740
/ 0
CK 2 27638 1772
/ 0
Q 2 28278 1740
/ 0
vdd 2 27478 1493
/ 0
vss 2 27478 1987
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/dfr11_6 dfr11 0
R 2 31478 1740
/ 0
D 2 31398 1740
/ 0
CK 2 31558 1772
/ 0
Q 2 32198 1740
/ 0
vdd 2 31398 1493
/ 0
vss 2 31398 1987
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/dfr11_6 dfr11 0
R 2 35398 1740
/ 0
D 2 35318 1740
/ 0
CK 2 35478 1772
/ 0
Q 2 36118 1740
/ 0
vdd 2 35318 1493
/ 0
vss 2 35318 1987
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/dfr11_6 dfr11 0
R 2 23638 1740
/ 0
D 2 23558 1740
/ 0
CK 2 23718 1772
/ 0
Q 2 24358 1740
/ 0
vdd 2 23558 1493
/ 0
vss 2 23558 1987
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/dfr11_6 dfr11 0
R 2 19718 1740
/ 0
D 2 19638 1740
/ 0
CK 2 19798 1772
/ 0
Q 2 20438 1740
/ 0
vdd 2 19638 1493
/ 0
vss 2 19638 1987
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/dfr11_6 dfr11 0
R 2 27558 3716
/ 0
D 2 27478 3716
/ 0
CK 2 27638 3748
/ 0
Q 2 28278 3716
/ 0
vdd 2 27478 3469
/ 0
vss 2 27478 3963
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/dfr11_6 dfr11 0
R 2 31478 3716
/ 0
D 2 31398 3716
/ 0
CK 2 31558 3748
/ 0
Q 2 32198 3716
/ 0
vdd 2 31398 3469
/ 0
vss 2 31398 3963
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/dfr11_6 dfr11 0
R 2 35398 3716
/ 0
D 2 35318 3716
/ 0
CK 2 35478 3748
/ 0
Q 2 36118 3716
/ 0
vdd 2 35318 3469
/ 0
vss 2 35318 3963
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/dfr11_6 dfr11 0
R 2 23638 3716
/ 0
D 2 23558 3716
/ 0
CK 2 23718 3748
/ 0
Q 2 24358 3716
/ 0
vdd 2 23558 3469
/ 0
vss 2 23558 3963
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/dfr11_6 dfr11 0
R 2 19718 3716
/ 0
D 2 19638 3716
/ 0
CK 2 19798 3748
/ 0
Q 2 20438 3716
/ 0
vdd 2 19638 3469
/ 0
vss 2 19638 3963
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/dfr11_0 dfr11 0
R 2 29518 7174
/ 0
D 2 29438 7174
/ 0
CK 2 29598 7142
/ 0
Q 2 30238 7174
/ 0
vdd 2 29438 7421
/ 0
vss 2 29438 6927
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/dfr11_0 dfr11 0
R 2 33438 7174
/ 0
D 2 33358 7174
/ 0
CK 2 33518 7142
/ 0
Q 2 34158 7174
/ 0
vdd 2 33358 7421
/ 0
vss 2 33358 6927
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/dfr11_0 dfr11 0
R 2 37358 7174
/ 0
D 2 37278 7174
/ 0
CK 2 37438 7142
/ 0
Q 2 38078 7174
/ 0
vdd 2 37278 7421
/ 0
vss 2 37278 6927
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/dfr11_0 dfr11 0
R 2 25598 7174
/ 0
D 2 25518 7174
/ 0
CK 2 25678 7142
/ 0
Q 2 26318 7174
/ 0
vdd 2 25518 7421
/ 0
vss 2 25518 6927
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/dfr11_0 dfr11 0
R 2 21678 7174
/ 0
D 2 21598 7174
/ 0
CK 2 21758 7142
/ 0
Q 2 22398 7174
/ 0
vdd 2 21598 7421
/ 0
vss 2 21598 6927
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/dfr11_0 dfr11 0
R 2 29518 5198
/ 0
D 2 29438 5198
/ 0
CK 2 29598 5166
/ 0
Q 2 30238 5198
/ 0
vdd 2 29438 5445
/ 0
vss 2 29438 4951
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/dfr11_0 dfr11 0
R 2 33438 5198
/ 0
D 2 33358 5198
/ 0
CK 2 33518 5166
/ 0
Q 2 34158 5198
/ 0
vdd 2 33358 5445
/ 0
vss 2 33358 4951
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/dfr11_0 dfr11 0
R 2 37358 5198
/ 0
D 2 37278 5198
/ 0
CK 2 37438 5166
/ 0
Q 2 38078 5198
/ 0
vdd 2 37278 5445
/ 0
vss 2 37278 4951
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/dfr11_0 dfr11 0
R 2 25598 5198
/ 0
D 2 25518 5198
/ 0
CK 2 25678 5166
/ 0
Q 2 26318 5198
/ 0
vdd 2 25518 5445
/ 0
vss 2 25518 4951
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/dfr11_0 dfr11 0
R 2 21678 5198
/ 0
D 2 21598 5198
/ 0
CK 2 21758 5166
/ 0
Q 2 22398 5198
/ 0
vdd 2 21598 5445
/ 0
vss 2 21598 4951
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/dfr11_0 dfr11 0
R 2 29518 1246
/ 0
D 2 29438 1246
/ 0
CK 2 29598 1214
/ 0
Q 2 30238 1246
/ 0
vdd 2 29438 1493
/ 0
vss 2 29438 999
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/dfr11_0 dfr11 0
R 2 33438 1246
/ 0
D 2 33358 1246
/ 0
CK 2 33518 1214
/ 0
Q 2 34158 1246
/ 0
vdd 2 33358 1493
/ 0
vss 2 33358 999
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/dfr11_0 dfr11 0
R 2 37358 1246
/ 0
D 2 37278 1246
/ 0
CK 2 37438 1214
/ 0
Q 2 38078 1246
/ 0
vdd 2 37278 1493
/ 0
vss 2 37278 999
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/dfr11_0 dfr11 0
R 2 25598 1246
/ 0
D 2 25518 1246
/ 0
CK 2 25678 1214
/ 0
Q 2 26318 1246
/ 0
vdd 2 25518 1493
/ 0
vss 2 25518 999
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/dfr11_0 dfr11 0
R 2 21678 1246
/ 0
D 2 21598 1246
/ 0
CK 2 21758 1214
/ 0
Q 2 22398 1246
/ 0
vdd 2 21598 1493
/ 0
vss 2 21598 999
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/dfr11_0 dfr11 0
R 2 29518 3222
/ 0
D 2 29438 3222
/ 0
CK 2 29598 3190
/ 0
Q 2 30238 3222
/ 0
vdd 2 29438 3469
/ 0
vss 2 29438 2975
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/dfr11_0 dfr11 0
R 2 33438 3222
/ 0
D 2 33358 3222
/ 0
CK 2 33518 3190
/ 0
Q 2 34158 3222
/ 0
vdd 2 33358 3469
/ 0
vss 2 33358 2975
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/dfr11_0 dfr11 0
R 2 37358 3222
/ 0
D 2 37278 3222
/ 0
CK 2 37438 3190
/ 0
Q 2 38078 3222
/ 0
vdd 2 37278 3469
/ 0
vss 2 37278 2975
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/dfr11_0 dfr11 0
R 2 25598 3222
/ 0
D 2 25518 3222
/ 0
CK 2 25678 3190
/ 0
Q 2 26318 3222
/ 0
vdd 2 25518 3469
/ 0
vss 2 25518 2975
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/dfr11_0 dfr11 0
R 2 21678 3222
/ 0
D 2 21598 3222
/ 0
CK 2 21758 3190
/ 0
Q 2 22398 3222
/ 0
vdd 2 21598 3469
/ 0
vss 2 21598 2975
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/dfr11_0 dfr11 0
R 2 27558 7174
/ 0
D 2 27478 7174
/ 0
CK 2 27638 7142
/ 0
Q 2 28278 7174
/ 0
vdd 2 27478 7421
/ 0
vss 2 27478 6927
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/dfr11_0 dfr11 0
R 2 31478 7174
/ 0
D 2 31398 7174
/ 0
CK 2 31558 7142
/ 0
Q 2 32198 7174
/ 0
vdd 2 31398 7421
/ 0
vss 2 31398 6927
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/dfr11_0 dfr11 0
R 2 35398 7174
/ 0
D 2 35318 7174
/ 0
CK 2 35478 7142
/ 0
Q 2 36118 7174
/ 0
vdd 2 35318 7421
/ 0
vss 2 35318 6927
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/dfr11_0 dfr11 0
R 2 23638 7174
/ 0
D 2 23558 7174
/ 0
CK 2 23718 7142
/ 0
Q 2 24358 7174
/ 0
vdd 2 23558 7421
/ 0
vss 2 23558 6927
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/dfr11_0 dfr11 0
R 2 19718 7174
/ 0
D 2 19638 7174
/ 0
CK 2 19798 7142
/ 0
Q 2 20438 7174
/ 0
vdd 2 19638 7421
/ 0
vss 2 19638 6927
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/dfr11_0 dfr11 0
R 2 27558 5198
/ 0
D 2 27478 5198
/ 0
CK 2 27638 5166
/ 0
Q 2 28278 5198
/ 0
vdd 2 27478 5445
/ 0
vss 2 27478 4951
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/dfr11_0 dfr11 0
R 2 31478 5198
/ 0
D 2 31398 5198
/ 0
CK 2 31558 5166
/ 0
Q 2 32198 5198
/ 0
vdd 2 31398 5445
/ 0
vss 2 31398 4951
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/dfr11_0 dfr11 0
R 2 35398 5198
/ 0
D 2 35318 5198
/ 0
CK 2 35478 5166
/ 0
Q 2 36118 5198
/ 0
vdd 2 35318 5445
/ 0
vss 2 35318 4951
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/dfr11_0 dfr11 0
R 2 23638 5198
/ 0
D 2 23558 5198
/ 0
CK 2 23718 5166
/ 0
Q 2 24358 5198
/ 0
vdd 2 23558 5445
/ 0
vss 2 23558 4951
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/dfr11_0 dfr11 0
R 2 19718 5198
/ 0
D 2 19638 5198
/ 0
CK 2 19798 5166
/ 0
Q 2 20438 5198
/ 0
vdd 2 19638 5445
/ 0
vss 2 19638 4951
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/dfr11_0 dfr11 0
R 2 27558 1246
/ 0
D 2 27478 1246
/ 0
CK 2 27638 1214
/ 0
Q 2 28278 1246
/ 0
vdd 2 27478 1493
/ 0
vss 2 27478 999
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/dfr11_0 dfr11 0
R 2 31478 1246
/ 0
D 2 31398 1246
/ 0
CK 2 31558 1214
/ 0
Q 2 32198 1246
/ 0
vdd 2 31398 1493
/ 0
vss 2 31398 999
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/dfr11_0 dfr11 0
R 2 35398 1246
/ 0
D 2 35318 1246
/ 0
CK 2 35478 1214
/ 0
Q 2 36118 1246
/ 0
vdd 2 35318 1493
/ 0
vss 2 35318 999
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/dfr11_0 dfr11 0
R 2 23638 1246
/ 0
D 2 23558 1246
/ 0
CK 2 23718 1214
/ 0
Q 2 24358 1246
/ 0
vdd 2 23558 1493
/ 0
vss 2 23558 999
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/dfr11_0 dfr11 0
R 2 19718 1246
/ 0
D 2 19638 1246
/ 0
CK 2 19798 1214
/ 0
Q 2 20438 1246
/ 0
vdd 2 19638 1493
/ 0
vss 2 19638 999
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/dfr11_0 dfr11 0
R 2 27558 3222
/ 0
D 2 27478 3222
/ 0
CK 2 27638 3190
/ 0
Q 2 28278 3222
/ 0
vdd 2 27478 3469
/ 0
vss 2 27478 2975
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/dfr11_0 dfr11 0
R 2 31478 3222
/ 0
D 2 31398 3222
/ 0
CK 2 31558 3190
/ 0
Q 2 32198 3222
/ 0
vdd 2 31398 3469
/ 0
vss 2 31398 2975
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/dfr11_0 dfr11 0
R 2 35398 3222
/ 0
D 2 35318 3222
/ 0
CK 2 35478 3190
/ 0
Q 2 36118 3222
/ 0
vdd 2 35318 3469
/ 0
vss 2 35318 2975
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/dfr11_0 dfr11 0
R 2 23638 3222
/ 0
D 2 23558 3222
/ 0
CK 2 23718 3190
/ 0
Q 2 24358 3222
/ 0
vdd 2 23558 3469
/ 0
vss 2 23558 2975
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/dfr11_0 dfr11 0
R 2 19718 3222
/ 0
D 2 19638 3222
/ 0
CK 2 19798 3190
/ 0
Q 2 20438 3222
/ 0
vdd 2 19638 3469
/ 0
vss 2 19638 2975
_I0/chip/output_score/i_reg_2_inst dfr11 0
R 2 13678 13102
/ 0
D 2 13598 13102
/ 0
CK 2 13758 13070
/ 0
Q 2 14398 13102
/ 0
vdd 2 13598 13349
/ 0
vss 2 13598 12855
_I0/chip/output_score/i_reg_1_inst dfr11 0
R 2 13678 14584
/ 0
D 2 13598 14584
/ 0
CK 2 13758 14616
/ 0
Q 2 14398 14584
/ 0
vdd 2 13598 14337
/ 0
vss 2 13598 14831
_I0/chip/output_score/state_reg_0_inst dfr11 0
R 2 14198 13596
/ 0
D 2 14118 13596
/ 0
CK 2 14278 13628
/ 0
Q 2 14918 13596
/ 0
vdd 2 14118 13349
/ 0
vss 2 14118 13843
_I0/chip/output_score/state_reg_1_inst dfr11 0
R 2 14718 13102
/ 0
D 2 14638 13102
/ 0
CK 2 14798 13070
/ 0
Q 2 15438 13102
/ 0
vdd 2 14638 13349
/ 0
vss 2 14638 12855
_I0/chip/output_score/i_reg_0_inst dfr11 0
R 2 14718 14090
/ 0
D 2 14638 14090
/ 0
CK 2 14798 14058
/ 0
Q 2 15438 14090
/ 0
vdd 2 14638 14337
/ 0
vss 2 14638 13843
_I0/chip/next_piece_generator/L1/q_reg dfr11 0
R 2 8118 5198
/ 0
D 2 8038 5198
/ 0
CK 2 8198 5166
/ 0
Q 2 8838 5198
/ 0
vdd 2 8038 5445
/ 0
vss 2 8038 4951
_I0/chip/next_piece_generator/L3/q_reg dfr11 0
R 2 7078 5198
/ 0
D 2 6998 5198
/ 0
CK 2 7158 5166
/ 0
Q 2 7798 5198
/ 0
vdd 2 6998 5445
/ 0
vss 2 6998 4951
_I0/chip/next_piece_generator/Button/q_reg dfr11 0
R 2 8118 5692
/ 0
D 2 8038 5692
/ 0
CK 2 8198 5724
/ 0
Q 2 8838 5692
/ 0
vdd 2 8038 5445
/ 0
vss 2 8038 5939
_I0/chip/next_piece_generator/L2/q_reg dfr11 0
R 2 7078 5692
/ 0
D 2 6998 5692
/ 0
CK 2 7158 5724
/ 0
Q 2 7798 5692
/ 0
vdd 2 6998 5445
/ 0
vss 2 6998 5939
_I0/chip/check_piece_mask/state_reg_2_inst dfr11 0
R 2 16078 4210
/ 0
D 2 15998 4210
/ 0
CK 2 16158 4178
/ 0
Q 2 16798 4210
/ 0
vdd 2 15998 4457
/ 0
vss 2 15998 3963
_I0/chip/check_piece_mask/state_reg_0_inst dfr11 0
R 2 16878 4704
/ 0
D 2 16798 4704
/ 0
CK 2 16958 4736
/ 0
Q 2 17598 4704
/ 0
vdd 2 16798 4457
/ 0
vss 2 16798 4951
_I0/chip/check_piece_mask/state_reg_1_inst dfr11 0
R 2 17278 4210
/ 0
D 2 17198 4210
/ 0
CK 2 17358 4178
/ 0
Q 2 17998 4210
/ 0
vdd 2 17198 4457
/ 0
vss 2 17198 3963
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/state_reg_3_inst dfr11 0
R 2 30798 19524
/ 0
D 2 30718 19524
/ 0
CK 2 30878 19556
/ 0
Q 2 31518 19524
/ 0
vdd 2 30718 19277
/ 0
vss 2 30718 19771
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/state_reg_0_inst dfr11 0
R 2 31918 19030
/ 0
D 2 31838 19030
/ 0
CK 2 31998 18998
/ 0
Q 2 32638 19030
/ 0
vdd 2 31838 19277
/ 0
vss 2 31838 18783
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/state_reg_1_inst dfr11 0
R 2 31078 19030
/ 0
D 2 30998 19030
/ 0
CK 2 31158 18998
/ 0
Q 2 31798 19030
/ 0
vdd 2 30998 19277
/ 0
vss 2 30998 18783
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/state_reg_2_inst dfr11 0
R 2 32638 19524
/ 0
D 2 32558 19524
/ 0
CK 2 32718 19556
/ 0
Q 2 33358 19524
/ 0
vdd 2 32558 19277
/ 0
vss 2 32558 19771
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_7_inst dfr11 0
R 2 33038 17548
/ 0
D 2 32958 17548
/ 0
CK 2 33118 17580
/ 0
Q 2 33758 17548
/ 0
vdd 2 32958 17301
/ 0
vss 2 32958 17795
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_7_inst dfr11 0
R 2 37078 17548
/ 0
D 2 36998 17548
/ 0
CK 2 37158 17580
/ 0
Q 2 37798 17548
/ 0
vdd 2 36998 17301
/ 0
vss 2 36998 17795
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_1_inst dfr11 0
R 2 33358 16066
/ 0
D 2 33278 16066
/ 0
CK 2 33438 16034
/ 0
Q 2 34078 16066
/ 0
vdd 2 33278 16313
/ 0
vss 2 33278 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_1_inst dfr11 0
R 2 37398 16066
/ 0
D 2 37318 16066
/ 0
CK 2 37478 16034
/ 0
Q 2 38118 16066
/ 0
vdd 2 37318 16313
/ 0
vss 2 37318 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_2_inst dfr11 0
R 2 33438 16560
/ 0
D 2 33358 16560
/ 0
CK 2 33518 16592
/ 0
Q 2 34158 16560
/ 0
vdd 2 33358 16313
/ 0
vss 2 33358 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_2_inst dfr11 0
R 2 37478 16560
/ 0
D 2 37398 16560
/ 0
CK 2 37558 16592
/ 0
Q 2 38198 16560
/ 0
vdd 2 37398 16313
/ 0
vss 2 37398 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_0_inst dfr11 0
R 2 33158 17054
/ 0
D 2 33078 17054
/ 0
CK 2 33238 17022
/ 0
Q 2 33878 17054
/ 0
vdd 2 33078 17301
/ 0
vss 2 33078 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_0_inst dfr11 0
R 2 37198 17054
/ 0
D 2 37118 17054
/ 0
CK 2 37278 17022
/ 0
Q 2 37918 17054
/ 0
vdd 2 37118 17301
/ 0
vss 2 37118 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_6_inst dfr11 0
R 2 31598 17548
/ 0
D 2 31518 17548
/ 0
CK 2 31678 17580
/ 0
Q 2 32318 17548
/ 0
vdd 2 31518 17301
/ 0
vss 2 31518 17795
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_6_inst dfr11 0
R 2 35638 17548
/ 0
D 2 35558 17548
/ 0
CK 2 35718 17580
/ 0
Q 2 36358 17548
/ 0
vdd 2 35558 17301
/ 0
vss 2 35558 17795
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_3_inst dfr11 0
R 2 31678 16560
/ 0
D 2 31598 16560
/ 0
CK 2 31758 16592
/ 0
Q 2 32398 16560
/ 0
vdd 2 31598 16313
/ 0
vss 2 31598 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_3_inst dfr11 0
R 2 35718 16560
/ 0
D 2 35638 16560
/ 0
CK 2 35798 16592
/ 0
Q 2 36438 16560
/ 0
vdd 2 35638 16313
/ 0
vss 2 35638 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_4_inst dfr11 0
R 2 31718 16066
/ 0
D 2 31638 16066
/ 0
CK 2 31798 16034
/ 0
Q 2 32438 16066
/ 0
vdd 2 31638 16313
/ 0
vss 2 31638 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_4_inst dfr11 0
R 2 35758 16066
/ 0
D 2 35678 16066
/ 0
CK 2 35838 16034
/ 0
Q 2 36478 16066
/ 0
vdd 2 35678 16313
/ 0
vss 2 35678 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_5_inst dfr11 0
R 2 31398 17054
/ 0
D 2 31318 17054
/ 0
CK 2 31478 17022
/ 0
Q 2 32118 17054
/ 0
vdd 2 31318 17301
/ 0
vss 2 31318 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_5_inst dfr11 0
R 2 35438 17054
/ 0
D 2 35358 17054
/ 0
CK 2 35518 17022
/ 0
Q 2 36158 17054
/ 0
vdd 2 35358 17301
/ 0
vss 2 35358 16807
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_2_inst dfr11 0
R 2 26358 18536
/ 0
D 2 26278 18536
/ 0
CK 2 26438 18568
/ 0
Q 2 27078 18536
/ 0
vdd 2 26278 18289
/ 0
vss 2 26278 18783
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_1_inst dfr11 0
R 2 25718 18042
/ 0
D 2 25638 18042
/ 0
CK 2 25798 18010
/ 0
Q 2 26438 18042
/ 0
vdd 2 25638 18289
/ 0
vss 2 25638 17795
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_4_inst dfr11 0
R 2 26158 17548
/ 0
D 2 26078 17548
/ 0
CK 2 26238 17580
/ 0
Q 2 26878 17548
/ 0
vdd 2 26078 17301
/ 0
vss 2 26078 17795
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_8_inst dfr11 0
R 2 26638 18042
/ 0
D 2 26558 18042
/ 0
CK 2 26718 18010
/ 0
Q 2 27358 18042
/ 0
vdd 2 26558 18289
/ 0
vss 2 26558 17795
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_7_inst dfr11 0
R 2 26438 19524
/ 0
D 2 26358 19524
/ 0
CK 2 26518 19556
/ 0
Q 2 27158 19524
/ 0
vdd 2 26358 19277
/ 0
vss 2 26358 19771
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_3_inst dfr11 0
R 2 25278 17548
/ 0
D 2 25198 17548
/ 0
CK 2 25358 17580
/ 0
Q 2 25998 17548
/ 0
vdd 2 25198 17301
/ 0
vss 2 25198 17795
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_0_inst dfr11 0
R 2 25278 18536
/ 0
D 2 25198 18536
/ 0
CK 2 25358 18568
/ 0
Q 2 25998 18536
/ 0
vdd 2 25198 18289
/ 0
vss 2 25198 18783
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_5_inst dfr11 0
R 2 25238 19524
/ 0
D 2 25158 19524
/ 0
CK 2 25318 19556
/ 0
Q 2 25958 19524
/ 0
vdd 2 25158 19277
/ 0
vss 2 25158 19771
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_9_inst dfr11 0
R 2 24398 17548
/ 0
D 2 24318 17548
/ 0
CK 2 24478 17580
/ 0
Q 2 25118 17548
/ 0
vdd 2 24318 17301
/ 0
vss 2 24318 17795
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_6_inst dfr11 0
R 2 24398 19524
/ 0
D 2 24318 19524
/ 0
CK 2 24478 19556
/ 0
Q 2 25118 19524
/ 0
vdd 2 24318 19277
/ 0
vss 2 24318 19771
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_5_inst dfr11 0
R 2 28118 18042
/ 0
D 2 28038 18042
/ 0
CK 2 28198 18010
/ 0
Q 2 28838 18042
/ 0
vdd 2 28038 18289
/ 0
vss 2 28038 17795
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_6_inst dfr11 0
R 2 27518 18536
/ 0
D 2 27438 18536
/ 0
CK 2 27598 18568
/ 0
Q 2 28238 18536
/ 0
vdd 2 27438 18289
/ 0
vss 2 27438 18783
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_0_inst dfr11 0
R 2 27758 19030
/ 0
D 2 27678 19030
/ 0
CK 2 27838 18998
/ 0
Q 2 28478 19030
/ 0
vdd 2 27678 19277
/ 0
vss 2 27678 18783
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_2_inst dfr11 0
R 2 29718 18042
/ 0
D 2 29638 18042
/ 0
CK 2 29798 18010
/ 0
Q 2 30438 18042
/ 0
vdd 2 29638 18289
/ 0
vss 2 29638 17795
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_1_inst dfr11 0
R 2 28798 18536
/ 0
D 2 28718 18536
/ 0
CK 2 28878 18568
/ 0
Q 2 29518 18536
/ 0
vdd 2 28718 18289
/ 0
vss 2 28718 18783
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_7_inst dfr11 0
R 2 29158 19524
/ 0
D 2 29078 19524
/ 0
CK 2 29238 19556
/ 0
Q 2 29878 19524
/ 0
vdd 2 29078 19277
/ 0
vss 2 29078 19771
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_3_inst dfr11 0
R 2 29318 19030
/ 0
D 2 29238 19030
/ 0
CK 2 29398 18998
/ 0
Q 2 30038 19030
/ 0
vdd 2 29238 19277
/ 0
vss 2 29238 18783
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_4_inst dfr11 0
R 2 29718 18536
/ 0
D 2 29638 18536
/ 0
CK 2 29798 18568
/ 0
Q 2 30438 18536
/ 0
vdd 2 29638 18289
/ 0
vss 2 29638 18783
_I0/chip/vga_controller/field_check/in_field_state_reg dfr11 0
R 2 29518 15078
/ 0
D 2 29438 15078
/ 0
CK 2 29598 15046
/ 0
Q 2 30238 15078
/ 0
vdd 2 29438 15325
/ 0
vss 2 29438 14831
_I0/chip/vga_controller/field_check/end_field_line_state_reg dfr11 0
R 2 30158 15572
/ 0
D 2 30078 15572
/ 0
CK 2 30238 15604
/ 0
Q 2 30878 15572
/ 0
vdd 2 30078 15325
/ 0
vss 2 30078 15819
_I0/chip/vga_controller/score_translation/mem_addr_counter/state_reg_1_inst dfr11 0
R 2 24558 12608
/ 0
D 2 24478 12608
/ 0
CK 2 24638 12640
/ 0
Q 2 25278 12608
/ 0
vdd 2 24478 12361
/ 0
vss 2 24478 12855
_I0/chip/vga_controller/score_translation/mem_addr_counter/state_reg_2_inst dfr11 0
R 2 24558 12114
/ 0
D 2 24478 12114
/ 0
CK 2 24638 12082
/ 0
Q 2 25278 12114
/ 0
vdd 2 24478 12361
/ 0
vss 2 24478 11867
_I0/chip/vga_controller/score_translation/mem_addr_counter/state_reg_0_inst dfr11 0
R 2 25398 12608
/ 0
D 2 25318 12608
/ 0
CK 2 25478 12640
/ 0
Q 2 26118 12608
/ 0
vdd 2 25318 12361
/ 0
vss 2 25318 12855
_I0/chip/vga_controller/sync/h_sync_state_reg dfr11 0
R 2 27158 15078
/ 0
D 2 27078 15078
/ 0
CK 2 27238 15046
/ 0
Q 2 27878 15078
/ 0
vdd 2 27078 15325
/ 0
vss 2 27078 14831
_I0/chip/vga_controller/sync/v_sync_state_reg dfr11 0
R 2 26998 15572
/ 0
D 2 26918 15572
/ 0
CK 2 27078 15604
/ 0
Q 2 27718 15572
/ 0
vdd 2 26918 15325
/ 0
vss 2 26918 15819
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/state_reg_1_inst dfr11 0
R 2 35318 19030
/ 0
D 2 35238 19030
/ 0
CK 2 35398 18998
/ 0
Q 2 36038 19030
/ 0
vdd 2 35238 19277
/ 0
vss 2 35238 18783
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/state_reg_0_inst dfr11 0
R 2 35318 19524
/ 0
D 2 35238 19524
/ 0
CK 2 35398 19556
/ 0
Q 2 36038 19524
/ 0
vdd 2 35238 19277
/ 0
vss 2 35238 19771
_I0/chip/game_controller/move_pm/U94 mu111 0
vss 2 6998 17795
/ 0
vdd 2 6998 17301
/ 0
S 2 6998 17580
/ 0
B 2 7078 17756
/ 0
A 2 7158 17580
/ 0
Y 2 7238 17548
_I0/chip/game_controller/calc_pm/U89 mu111 0
vss 2 2918 18783
/ 0
vdd 2 2918 19277
/ 0
S 2 2918 18998
/ 0
B 2 2998 18822
/ 0
A 2 3078 18998
/ 0
Y 2 3158 19030
_I0/chip/game_controller/calc_pm/U84 mu111 0
vss 2 3478 19771
/ 0
vdd 2 3478 19277
/ 0
S 2 3478 19556
/ 0
B 2 3558 19732
/ 0
A 2 3638 19556
/ 0
Y 2 3718 19524
_I0/chip/lookup_table/U144 mu111 0
vss 2 14878 999
/ 0
vdd 2 14878 1493
/ 0
S 2 14878 1214
/ 0
B 2 14958 1038
/ 0
A 2 15038 1214
/ 0
Y 2 15118 1246
_I0/chip/lookup_table/U79 mu111 0
vss 2 14078 999
/ 0
vdd 2 14078 1493
/ 0
S 2 14078 1214
/ 0
B 2 14158 1038
/ 0
A 2 14238 1214
/ 0
Y 2 14318 1246
_I0/chip/draw_erase_piece/U73 mu111 0
vss 2 11638 5939
/ 0
vdd 2 11638 6433
/ 0
S 2 11638 6154
/ 0
B 2 11718 5978
/ 0
A 2 11798 6154
/ 0
Y 2 11878 6186
_I0/chip/draw_erase_piece/U79 mu111 0
vss 2 11958 5939
/ 0
vdd 2 11958 6433
/ 0
S 2 11958 6154
/ 0
B 2 12038 5978
/ 0
A 2 12118 6154
/ 0
Y 2 12198 6186
_I0/chip/draw_erase_piece/U57 mu111 0
vss 2 13558 4951
/ 0
vdd 2 13558 5445
/ 0
S 2 13558 5166
/ 0
B 2 13638 4990
/ 0
A 2 13718 5166
/ 0
Y 2 13798 5198
_I0/chip/clear_shift/shift/counter_7_bit/U51 mu111 0
vss 2 1678 2975
/ 0
vdd 2 1678 2481
/ 0
S 2 1678 2760
/ 0
B 2 1758 2936
/ 0
A 2 1838 2760
/ 0
Y 2 1918 2728
_I0/chip/clear_shift/shift/counter_7_bit/U67 mu111 0
vss 2 2158 3963
/ 0
vdd 2 2158 3469
/ 0
S 2 2158 3748
/ 0
B 2 2238 3924
/ 0
A 2 2318 3748
/ 0
Y 2 2398 3716
_I0/chip/clear_shift/shift/counter_7_bit/U36 mu111 0
vss 2 2878 999
/ 0
vdd 2 2878 1493
/ 0
S 2 2878 1214
/ 0
B 2 2958 1038
/ 0
A 2 3038 1214
/ 0
Y 2 3118 1246
_I0/chip/clear_shift/shift/counter_7_bit/U39 mu111 0
vss 2 1438 999
/ 0
vdd 2 1438 1493
/ 0
S 2 1438 1214
/ 0
B 2 1518 1038
/ 0
A 2 1598 1214
/ 0
Y 2 1678 1246
_I0/chip/read_only_memory/result/bit4/U5 mu111 0
vss 2 23638 19771
/ 0
vdd 2 23638 19277
/ 0
S 2 23638 19556
/ 0
B 2 23718 19732
/ 0
A 2 23798 19556
/ 0
Y 2 23878 19524
_I0/chip/read_only_memory/ptype2/bit4/U5 mu111 0
vss 2 17478 19771
/ 0
vdd 2 17478 19277
/ 0
S 2 17478 19556
/ 0
B 2 17558 19732
/ 0
A 2 17638 19556
/ 0
Y 2 17718 19524
_I0/chip/read_only_memory/result/bit3/U5 mu111 0
vss 2 23638 18783
/ 0
vdd 2 23638 19277
/ 0
S 2 23638 18998
/ 0
B 2 23718 18822
/ 0
A 2 23798 18998
/ 0
Y 2 23878 19030
_I0/chip/read_only_memory/ptype2/bit3/U5 mu111 0
vss 2 17478 18783
/ 0
vdd 2 17478 19277
/ 0
S 2 17478 18998
/ 0
B 2 17558 18822
/ 0
A 2 17638 18998
/ 0
Y 2 17718 19030
_I0/chip/read_only_memory/result/bit2/U5 mu111 0
vss 2 23918 19771
/ 0
vdd 2 23918 19277
/ 0
S 2 23918 19556
/ 0
B 2 23998 19732
/ 0
A 2 24078 19556
/ 0
Y 2 24158 19524
_I0/chip/read_only_memory/ptype2/bit2/U5 mu111 0
vss 2 17758 19771
/ 0
vdd 2 17758 19277
/ 0
S 2 17758 19556
/ 0
B 2 17838 19732
/ 0
A 2 17918 19556
/ 0
Y 2 17998 19524
_I0/chip/read_only_memory/result/bit1/U5 mu111 0
vss 2 23918 18783
/ 0
vdd 2 23918 19277
/ 0
S 2 23918 18998
/ 0
B 2 23998 18822
/ 0
A 2 24078 18998
/ 0
Y 2 24158 19030
_I0/chip/read_only_memory/ptype2/bit1/U5 mu111 0
vss 2 17758 18783
/ 0
vdd 2 17758 19277
/ 0
S 2 17758 18998
/ 0
B 2 17838 18822
/ 0
A 2 17918 18998
/ 0
Y 2 17998 19030
_I0/chip/fall_timer/U44 mu111 0
vss 2 15838 17795
/ 0
vdd 2 15838 17301
/ 0
S 2 15838 17580
/ 0
B 2 15918 17756
/ 0
A 2 15998 17580
/ 0
Y 2 16078 17548
_I0/chip/fall_timer/donecheck/U13 mu111 0
vss 2 15318 15819
/ 0
vdd 2 15318 16313
/ 0
S 2 15318 16034
/ 0
B 2 15398 15858
/ 0
A 2 15478 16034
/ 0
Y 2 15558 16066
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/mu111_9 mu111 0
vss 2 29158 6927
/ 0
vdd 2 29158 6433
/ 0
S 2 29158 6712
/ 0
B 2 29238 6888
/ 0
A 2 29318 6712
/ 0
Y 2 29398 6680
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/mu111_9 mu111 0
vss 2 33078 6927
/ 0
vdd 2 33078 6433
/ 0
S 2 33078 6712
/ 0
B 2 33158 6888
/ 0
A 2 33238 6712
/ 0
Y 2 33318 6680
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/mu111_9 mu111 0
vss 2 36998 6927
/ 0
vdd 2 36998 6433
/ 0
S 2 36998 6712
/ 0
B 2 37078 6888
/ 0
A 2 37158 6712
/ 0
Y 2 37238 6680
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/mu111_9 mu111 0
vss 2 25238 6927
/ 0
vdd 2 25238 6433
/ 0
S 2 25238 6712
/ 0
B 2 25318 6888
/ 0
A 2 25398 6712
/ 0
Y 2 25478 6680
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/mu111_9 mu111 0
vss 2 21318 6927
/ 0
vdd 2 21318 6433
/ 0
S 2 21318 6712
/ 0
B 2 21398 6888
/ 0
A 2 21478 6712
/ 0
Y 2 21558 6680
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/mu111_9 mu111 0
vss 2 29158 4951
/ 0
vdd 2 29158 4457
/ 0
S 2 29158 4736
/ 0
B 2 29238 4912
/ 0
A 2 29318 4736
/ 0
Y 2 29398 4704
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/mu111_9 mu111 0
vss 2 33078 4951
/ 0
vdd 2 33078 4457
/ 0
S 2 33078 4736
/ 0
B 2 33158 4912
/ 0
A 2 33238 4736
/ 0
Y 2 33318 4704
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/mu111_9 mu111 0
vss 2 36998 4951
/ 0
vdd 2 36998 4457
/ 0
S 2 36998 4736
/ 0
B 2 37078 4912
/ 0
A 2 37158 4736
/ 0
Y 2 37238 4704
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/mu111_9 mu111 0
vss 2 25238 4951
/ 0
vdd 2 25238 4457
/ 0
S 2 25238 4736
/ 0
B 2 25318 4912
/ 0
A 2 25398 4736
/ 0
Y 2 25478 4704
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/mu111_9 mu111 0
vss 2 21318 4951
/ 0
vdd 2 21318 4457
/ 0
S 2 21318 4736
/ 0
B 2 21398 4912
/ 0
A 2 21478 4736
/ 0
Y 2 21558 4704
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/mu111_9 mu111 0
vss 2 29158 999
/ 0
vdd 2 29158 505
/ 0
S 2 29158 784
/ 0
B 2 29238 960
/ 0
A 2 29318 784
/ 0
Y 2 29398 752
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/mu111_9 mu111 0
vss 2 33078 999
/ 0
vdd 2 33078 505
/ 0
S 2 33078 784
/ 0
B 2 33158 960
/ 0
A 2 33238 784
/ 0
Y 2 33318 752
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/mu111_9 mu111 0
vss 2 36998 999
/ 0
vdd 2 36998 505
/ 0
S 2 36998 784
/ 0
B 2 37078 960
/ 0
A 2 37158 784
/ 0
Y 2 37238 752
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/mu111_9 mu111 0
vss 2 25238 999
/ 0
vdd 2 25238 505
/ 0
S 2 25238 784
/ 0
B 2 25318 960
/ 0
A 2 25398 784
/ 0
Y 2 25478 752
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/mu111_9 mu111 0
vss 2 21318 999
/ 0
vdd 2 21318 505
/ 0
S 2 21318 784
/ 0
B 2 21398 960
/ 0
A 2 21478 784
/ 0
Y 2 21558 752
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/mu111_9 mu111 0
vss 2 29158 2975
/ 0
vdd 2 29158 2481
/ 0
S 2 29158 2760
/ 0
B 2 29238 2936
/ 0
A 2 29318 2760
/ 0
Y 2 29398 2728
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/mu111_9 mu111 0
vss 2 33078 2975
/ 0
vdd 2 33078 2481
/ 0
S 2 33078 2760
/ 0
B 2 33158 2936
/ 0
A 2 33238 2760
/ 0
Y 2 33318 2728
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/mu111_9 mu111 0
vss 2 36998 2975
/ 0
vdd 2 36998 2481
/ 0
S 2 36998 2760
/ 0
B 2 37078 2936
/ 0
A 2 37158 2760
/ 0
Y 2 37238 2728
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/mu111_9 mu111 0
vss 2 25238 2975
/ 0
vdd 2 25238 2481
/ 0
S 2 25238 2760
/ 0
B 2 25318 2936
/ 0
A 2 25398 2760
/ 0
Y 2 25478 2728
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/mu111_9 mu111 0
vss 2 21318 2975
/ 0
vdd 2 21318 2481
/ 0
S 2 21318 2760
/ 0
B 2 21398 2936
/ 0
A 2 21478 2760
/ 0
Y 2 21558 2728
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/mu111_9 mu111 0
vss 2 27198 6927
/ 0
vdd 2 27198 6433
/ 0
S 2 27198 6712
/ 0
B 2 27278 6888
/ 0
A 2 27358 6712
/ 0
Y 2 27438 6680
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/mu111_9 mu111 0
vss 2 31118 6927
/ 0
vdd 2 31118 6433
/ 0
S 2 31118 6712
/ 0
B 2 31198 6888
/ 0
A 2 31278 6712
/ 0
Y 2 31358 6680
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/mu111_9 mu111 0
vss 2 35038 6927
/ 0
vdd 2 35038 6433
/ 0
S 2 35038 6712
/ 0
B 2 35118 6888
/ 0
A 2 35198 6712
/ 0
Y 2 35278 6680
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/mu111_9 mu111 0
vss 2 23278 6927
/ 0
vdd 2 23278 6433
/ 0
S 2 23278 6712
/ 0
B 2 23358 6888
/ 0
A 2 23438 6712
/ 0
Y 2 23518 6680
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/mu111_9 mu111 0
vss 2 19358 6927
/ 0
vdd 2 19358 6433
/ 0
S 2 19358 6712
/ 0
B 2 19438 6888
/ 0
A 2 19518 6712
/ 0
Y 2 19598 6680
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/mu111_9 mu111 0
vss 2 27198 4951
/ 0
vdd 2 27198 4457
/ 0
S 2 27198 4736
/ 0
B 2 27278 4912
/ 0
A 2 27358 4736
/ 0
Y 2 27438 4704
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/mu111_9 mu111 0
vss 2 31118 4951
/ 0
vdd 2 31118 4457
/ 0
S 2 31118 4736
/ 0
B 2 31198 4912
/ 0
A 2 31278 4736
/ 0
Y 2 31358 4704
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/mu111_9 mu111 0
vss 2 35038 4951
/ 0
vdd 2 35038 4457
/ 0
S 2 35038 4736
/ 0
B 2 35118 4912
/ 0
A 2 35198 4736
/ 0
Y 2 35278 4704
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/mu111_9 mu111 0
vss 2 23278 4951
/ 0
vdd 2 23278 4457
/ 0
S 2 23278 4736
/ 0
B 2 23358 4912
/ 0
A 2 23438 4736
/ 0
Y 2 23518 4704
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/mu111_9 mu111 0
vss 2 19358 4951
/ 0
vdd 2 19358 4457
/ 0
S 2 19358 4736
/ 0
B 2 19438 4912
/ 0
A 2 19518 4736
/ 0
Y 2 19598 4704
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/mu111_9 mu111 0
vss 2 27198 999
/ 0
vdd 2 27198 505
/ 0
S 2 27198 784
/ 0
B 2 27278 960
/ 0
A 2 27358 784
/ 0
Y 2 27438 752
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/mu111_9 mu111 0
vss 2 31118 999
/ 0
vdd 2 31118 505
/ 0
S 2 31118 784
/ 0
B 2 31198 960
/ 0
A 2 31278 784
/ 0
Y 2 31358 752
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/mu111_9 mu111 0
vss 2 35038 999
/ 0
vdd 2 35038 505
/ 0
S 2 35038 784
/ 0
B 2 35118 960
/ 0
A 2 35198 784
/ 0
Y 2 35278 752
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/mu111_9 mu111 0
vss 2 23278 999
/ 0
vdd 2 23278 505
/ 0
S 2 23278 784
/ 0
B 2 23358 960
/ 0
A 2 23438 784
/ 0
Y 2 23518 752
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/mu111_9 mu111 0
vss 2 19358 999
/ 0
vdd 2 19358 505
/ 0
S 2 19358 784
/ 0
B 2 19438 960
/ 0
A 2 19518 784
/ 0
Y 2 19598 752
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/mu111_9 mu111 0
vss 2 27198 2975
/ 0
vdd 2 27198 2481
/ 0
S 2 27198 2760
/ 0
B 2 27278 2936
/ 0
A 2 27358 2760
/ 0
Y 2 27438 2728
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/mu111_9 mu111 0
vss 2 31118 2975
/ 0
vdd 2 31118 2481
/ 0
S 2 31118 2760
/ 0
B 2 31198 2936
/ 0
A 2 31278 2760
/ 0
Y 2 31358 2728
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/mu111_9 mu111 0
vss 2 35038 2975
/ 0
vdd 2 35038 2481
/ 0
S 2 35038 2760
/ 0
B 2 35118 2936
/ 0
A 2 35198 2760
/ 0
Y 2 35278 2728
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/mu111_9 mu111 0
vss 2 23278 2975
/ 0
vdd 2 23278 2481
/ 0
S 2 23278 2760
/ 0
B 2 23358 2936
/ 0
A 2 23438 2760
/ 0
Y 2 23518 2728
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/mu111_9 mu111 0
vss 2 19358 2975
/ 0
vdd 2 19358 2481
/ 0
S 2 19358 2760
/ 0
B 2 19438 2936
/ 0
A 2 19518 2760
/ 0
Y 2 19598 2728
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/mu111_10 mu111 0
vss 2 29158 5939
/ 0
vdd 2 29158 6433
/ 0
S 2 29158 6154
/ 0
B 2 29238 5978
/ 0
A 2 29318 6154
/ 0
Y 2 29398 6186
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/mu111_10 mu111 0
vss 2 33078 5939
/ 0
vdd 2 33078 6433
/ 0
S 2 33078 6154
/ 0
B 2 33158 5978
/ 0
A 2 33238 6154
/ 0
Y 2 33318 6186
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/mu111_10 mu111 0
vss 2 36998 5939
/ 0
vdd 2 36998 6433
/ 0
S 2 36998 6154
/ 0
B 2 37078 5978
/ 0
A 2 37158 6154
/ 0
Y 2 37238 6186
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/mu111_10 mu111 0
vss 2 25238 5939
/ 0
vdd 2 25238 6433
/ 0
S 2 25238 6154
/ 0
B 2 25318 5978
/ 0
A 2 25398 6154
/ 0
Y 2 25478 6186
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/mu111_10 mu111 0
vss 2 21318 5939
/ 0
vdd 2 21318 6433
/ 0
S 2 21318 6154
/ 0
B 2 21398 5978
/ 0
A 2 21478 6154
/ 0
Y 2 21558 6186
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/mu111_10 mu111 0
vss 2 29158 3963
/ 0
vdd 2 29158 4457
/ 0
S 2 29158 4178
/ 0
B 2 29238 4002
/ 0
A 2 29318 4178
/ 0
Y 2 29398 4210
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/mu111_10 mu111 0
vss 2 33078 3963
/ 0
vdd 2 33078 4457
/ 0
S 2 33078 4178
/ 0
B 2 33158 4002
/ 0
A 2 33238 4178
/ 0
Y 2 33318 4210
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/mu111_10 mu111 0
vss 2 36998 3963
/ 0
vdd 2 36998 4457
/ 0
S 2 36998 4178
/ 0
B 2 37078 4002
/ 0
A 2 37158 4178
/ 0
Y 2 37238 4210
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/mu111_10 mu111 0
vss 2 25238 3963
/ 0
vdd 2 25238 4457
/ 0
S 2 25238 4178
/ 0
B 2 25318 4002
/ 0
A 2 25398 4178
/ 0
Y 2 25478 4210
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/mu111_10 mu111 0
vss 2 21318 3963
/ 0
vdd 2 21318 4457
/ 0
S 2 21318 4178
/ 0
B 2 21398 4002
/ 0
A 2 21478 4178
/ 0
Y 2 21558 4210
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/mu111_10 mu111 0
vss 2 29158 11
/ 0
vdd 2 29158 505
/ 0
S 2 29158 226
/ 0
B 2 29238 50
/ 0
A 2 29318 226
/ 0
Y 2 29398 258
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/mu111_10 mu111 0
vss 2 33078 11
/ 0
vdd 2 33078 505
/ 0
S 2 33078 226
/ 0
B 2 33158 50
/ 0
A 2 33238 226
/ 0
Y 2 33318 258
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/mu111_10 mu111 0
vss 2 36998 11
/ 0
vdd 2 36998 505
/ 0
S 2 36998 226
/ 0
B 2 37078 50
/ 0
A 2 37158 226
/ 0
Y 2 37238 258
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/mu111_10 mu111 0
vss 2 25238 11
/ 0
vdd 2 25238 505
/ 0
S 2 25238 226
/ 0
B 2 25318 50
/ 0
A 2 25398 226
/ 0
Y 2 25478 258
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/mu111_10 mu111 0
vss 2 21318 11
/ 0
vdd 2 21318 505
/ 0
S 2 21318 226
/ 0
B 2 21398 50
/ 0
A 2 21478 226
/ 0
Y 2 21558 258
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/mu111_10 mu111 0
vss 2 29158 1987
/ 0
vdd 2 29158 2481
/ 0
S 2 29158 2202
/ 0
B 2 29238 2026
/ 0
A 2 29318 2202
/ 0
Y 2 29398 2234
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/mu111_10 mu111 0
vss 2 33078 1987
/ 0
vdd 2 33078 2481
/ 0
S 2 33078 2202
/ 0
B 2 33158 2026
/ 0
A 2 33238 2202
/ 0
Y 2 33318 2234
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/mu111_10 mu111 0
vss 2 36998 1987
/ 0
vdd 2 36998 2481
/ 0
S 2 36998 2202
/ 0
B 2 37078 2026
/ 0
A 2 37158 2202
/ 0
Y 2 37238 2234
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/mu111_10 mu111 0
vss 2 25238 1987
/ 0
vdd 2 25238 2481
/ 0
S 2 25238 2202
/ 0
B 2 25318 2026
/ 0
A 2 25398 2202
/ 0
Y 2 25478 2234
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/mu111_10 mu111 0
vss 2 21318 1987
/ 0
vdd 2 21318 2481
/ 0
S 2 21318 2202
/ 0
B 2 21398 2026
/ 0
A 2 21478 2202
/ 0
Y 2 21558 2234
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/mu111_10 mu111 0
vss 2 27198 5939
/ 0
vdd 2 27198 6433
/ 0
S 2 27198 6154
/ 0
B 2 27278 5978
/ 0
A 2 27358 6154
/ 0
Y 2 27438 6186
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/mu111_10 mu111 0
vss 2 31118 5939
/ 0
vdd 2 31118 6433
/ 0
S 2 31118 6154
/ 0
B 2 31198 5978
/ 0
A 2 31278 6154
/ 0
Y 2 31358 6186
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/mu111_10 mu111 0
vss 2 35038 5939
/ 0
vdd 2 35038 6433
/ 0
S 2 35038 6154
/ 0
B 2 35118 5978
/ 0
A 2 35198 6154
/ 0
Y 2 35278 6186
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/mu111_10 mu111 0
vss 2 23278 5939
/ 0
vdd 2 23278 6433
/ 0
S 2 23278 6154
/ 0
B 2 23358 5978
/ 0
A 2 23438 6154
/ 0
Y 2 23518 6186
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/mu111_10 mu111 0
vss 2 19358 5939
/ 0
vdd 2 19358 6433
/ 0
S 2 19358 6154
/ 0
B 2 19438 5978
/ 0
A 2 19518 6154
/ 0
Y 2 19598 6186
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/mu111_10 mu111 0
vss 2 27198 3963
/ 0
vdd 2 27198 4457
/ 0
S 2 27198 4178
/ 0
B 2 27278 4002
/ 0
A 2 27358 4178
/ 0
Y 2 27438 4210
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/mu111_10 mu111 0
vss 2 31118 3963
/ 0
vdd 2 31118 4457
/ 0
S 2 31118 4178
/ 0
B 2 31198 4002
/ 0
A 2 31278 4178
/ 0
Y 2 31358 4210
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/mu111_10 mu111 0
vss 2 35038 3963
/ 0
vdd 2 35038 4457
/ 0
S 2 35038 4178
/ 0
B 2 35118 4002
/ 0
A 2 35198 4178
/ 0
Y 2 35278 4210
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/mu111_10 mu111 0
vss 2 23278 3963
/ 0
vdd 2 23278 4457
/ 0
S 2 23278 4178
/ 0
B 2 23358 4002
/ 0
A 2 23438 4178
/ 0
Y 2 23518 4210
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/mu111_10 mu111 0
vss 2 19358 3963
/ 0
vdd 2 19358 4457
/ 0
S 2 19358 4178
/ 0
B 2 19438 4002
/ 0
A 2 19518 4178
/ 0
Y 2 19598 4210
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/mu111_10 mu111 0
vss 2 27198 11
/ 0
vdd 2 27198 505
/ 0
S 2 27198 226
/ 0
B 2 27278 50
/ 0
A 2 27358 226
/ 0
Y 2 27438 258
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/mu111_10 mu111 0
vss 2 31118 11
/ 0
vdd 2 31118 505
/ 0
S 2 31118 226
/ 0
B 2 31198 50
/ 0
A 2 31278 226
/ 0
Y 2 31358 258
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/mu111_10 mu111 0
vss 2 35038 11
/ 0
vdd 2 35038 505
/ 0
S 2 35038 226
/ 0
B 2 35118 50
/ 0
A 2 35198 226
/ 0
Y 2 35278 258
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/mu111_10 mu111 0
vss 2 23278 11
/ 0
vdd 2 23278 505
/ 0
S 2 23278 226
/ 0
B 2 23358 50
/ 0
A 2 23438 226
/ 0
Y 2 23518 258
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/mu111_10 mu111 0
vss 2 19358 11
/ 0
vdd 2 19358 505
/ 0
S 2 19358 226
/ 0
B 2 19438 50
/ 0
A 2 19518 226
/ 0
Y 2 19598 258
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/mu111_10 mu111 0
vss 2 27198 1987
/ 0
vdd 2 27198 2481
/ 0
S 2 27198 2202
/ 0
B 2 27278 2026
/ 0
A 2 27358 2202
/ 0
Y 2 27438 2234
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/mu111_10 mu111 0
vss 2 31118 1987
/ 0
vdd 2 31118 2481
/ 0
S 2 31118 2202
/ 0
B 2 31198 2026
/ 0
A 2 31278 2202
/ 0
Y 2 31358 2234
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/mu111_10 mu111 0
vss 2 35038 1987
/ 0
vdd 2 35038 2481
/ 0
S 2 35038 2202
/ 0
B 2 35118 2026
/ 0
A 2 35198 2202
/ 0
Y 2 35278 2234
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/mu111_10 mu111 0
vss 2 23278 1987
/ 0
vdd 2 23278 2481
/ 0
S 2 23278 2202
/ 0
B 2 23358 2026
/ 0
A 2 23438 2202
/ 0
Y 2 23518 2234
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/mu111_10 mu111 0
vss 2 19358 1987
/ 0
vdd 2 19358 2481
/ 0
S 2 19358 2202
/ 0
B 2 19438 2026
/ 0
A 2 19518 2202
/ 0
Y 2 19598 2234
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/mu111_11 mu111 0
vss 2 29158 7915
/ 0
vdd 2 29158 7421
/ 0
S 2 29158 7700
/ 0
B 2 29238 7876
/ 0
A 2 29318 7700
/ 0
Y 2 29398 7668
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/mu111_11 mu111 0
vss 2 33078 7915
/ 0
vdd 2 33078 7421
/ 0
S 2 33078 7700
/ 0
B 2 33158 7876
/ 0
A 2 33238 7700
/ 0
Y 2 33318 7668
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/mu111_11 mu111 0
vss 2 36998 7915
/ 0
vdd 2 36998 7421
/ 0
S 2 36998 7700
/ 0
B 2 37078 7876
/ 0
A 2 37158 7700
/ 0
Y 2 37238 7668
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/mu111_11 mu111 0
vss 2 25238 7915
/ 0
vdd 2 25238 7421
/ 0
S 2 25238 7700
/ 0
B 2 25318 7876
/ 0
A 2 25398 7700
/ 0
Y 2 25478 7668
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/mu111_11 mu111 0
vss 2 21318 7915
/ 0
vdd 2 21318 7421
/ 0
S 2 21318 7700
/ 0
B 2 21398 7876
/ 0
A 2 21478 7700
/ 0
Y 2 21558 7668
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/mu111_11 mu111 0
vss 2 29158 5939
/ 0
vdd 2 29158 5445
/ 0
S 2 29158 5724
/ 0
B 2 29238 5900
/ 0
A 2 29318 5724
/ 0
Y 2 29398 5692
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/mu111_11 mu111 0
vss 2 33078 5939
/ 0
vdd 2 33078 5445
/ 0
S 2 33078 5724
/ 0
B 2 33158 5900
/ 0
A 2 33238 5724
/ 0
Y 2 33318 5692
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/mu111_11 mu111 0
vss 2 36998 5939
/ 0
vdd 2 36998 5445
/ 0
S 2 36998 5724
/ 0
B 2 37078 5900
/ 0
A 2 37158 5724
/ 0
Y 2 37238 5692
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/mu111_11 mu111 0
vss 2 25238 5939
/ 0
vdd 2 25238 5445
/ 0
S 2 25238 5724
/ 0
B 2 25318 5900
/ 0
A 2 25398 5724
/ 0
Y 2 25478 5692
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/mu111_11 mu111 0
vss 2 21318 5939
/ 0
vdd 2 21318 5445
/ 0
S 2 21318 5724
/ 0
B 2 21398 5900
/ 0
A 2 21478 5724
/ 0
Y 2 21558 5692
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/mu111_11 mu111 0
vss 2 29158 1987
/ 0
vdd 2 29158 1493
/ 0
S 2 29158 1772
/ 0
B 2 29238 1948
/ 0
A 2 29318 1772
/ 0
Y 2 29398 1740
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/mu111_11 mu111 0
vss 2 33078 1987
/ 0
vdd 2 33078 1493
/ 0
S 2 33078 1772
/ 0
B 2 33158 1948
/ 0
A 2 33238 1772
/ 0
Y 2 33318 1740
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/mu111_11 mu111 0
vss 2 36998 1987
/ 0
vdd 2 36998 1493
/ 0
S 2 36998 1772
/ 0
B 2 37078 1948
/ 0
A 2 37158 1772
/ 0
Y 2 37238 1740
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/mu111_11 mu111 0
vss 2 25238 1987
/ 0
vdd 2 25238 1493
/ 0
S 2 25238 1772
/ 0
B 2 25318 1948
/ 0
A 2 25398 1772
/ 0
Y 2 25478 1740
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/mu111_11 mu111 0
vss 2 21318 1987
/ 0
vdd 2 21318 1493
/ 0
S 2 21318 1772
/ 0
B 2 21398 1948
/ 0
A 2 21478 1772
/ 0
Y 2 21558 1740
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/mu111_11 mu111 0
vss 2 29158 3963
/ 0
vdd 2 29158 3469
/ 0
S 2 29158 3748
/ 0
B 2 29238 3924
/ 0
A 2 29318 3748
/ 0
Y 2 29398 3716
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/mu111_11 mu111 0
vss 2 33078 3963
/ 0
vdd 2 33078 3469
/ 0
S 2 33078 3748
/ 0
B 2 33158 3924
/ 0
A 2 33238 3748
/ 0
Y 2 33318 3716
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/mu111_11 mu111 0
vss 2 36998 3963
/ 0
vdd 2 36998 3469
/ 0
S 2 36998 3748
/ 0
B 2 37078 3924
/ 0
A 2 37158 3748
/ 0
Y 2 37238 3716
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/mu111_11 mu111 0
vss 2 25238 3963
/ 0
vdd 2 25238 3469
/ 0
S 2 25238 3748
/ 0
B 2 25318 3924
/ 0
A 2 25398 3748
/ 0
Y 2 25478 3716
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/mu111_11 mu111 0
vss 2 21318 3963
/ 0
vdd 2 21318 3469
/ 0
S 2 21318 3748
/ 0
B 2 21398 3924
/ 0
A 2 21478 3748
/ 0
Y 2 21558 3716
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/mu111_11 mu111 0
vss 2 27198 7915
/ 0
vdd 2 27198 7421
/ 0
S 2 27198 7700
/ 0
B 2 27278 7876
/ 0
A 2 27358 7700
/ 0
Y 2 27438 7668
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/mu111_11 mu111 0
vss 2 31118 7915
/ 0
vdd 2 31118 7421
/ 0
S 2 31118 7700
/ 0
B 2 31198 7876
/ 0
A 2 31278 7700
/ 0
Y 2 31358 7668
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/mu111_11 mu111 0
vss 2 35038 7915
/ 0
vdd 2 35038 7421
/ 0
S 2 35038 7700
/ 0
B 2 35118 7876
/ 0
A 2 35198 7700
/ 0
Y 2 35278 7668
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/mu111_11 mu111 0
vss 2 23278 7915
/ 0
vdd 2 23278 7421
/ 0
S 2 23278 7700
/ 0
B 2 23358 7876
/ 0
A 2 23438 7700
/ 0
Y 2 23518 7668
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/mu111_11 mu111 0
vss 2 19358 7915
/ 0
vdd 2 19358 7421
/ 0
S 2 19358 7700
/ 0
B 2 19438 7876
/ 0
A 2 19518 7700
/ 0
Y 2 19598 7668
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/mu111_11 mu111 0
vss 2 27198 5939
/ 0
vdd 2 27198 5445
/ 0
S 2 27198 5724
/ 0
B 2 27278 5900
/ 0
A 2 27358 5724
/ 0
Y 2 27438 5692
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/mu111_11 mu111 0
vss 2 31118 5939
/ 0
vdd 2 31118 5445
/ 0
S 2 31118 5724
/ 0
B 2 31198 5900
/ 0
A 2 31278 5724
/ 0
Y 2 31358 5692
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/mu111_11 mu111 0
vss 2 35038 5939
/ 0
vdd 2 35038 5445
/ 0
S 2 35038 5724
/ 0
B 2 35118 5900
/ 0
A 2 35198 5724
/ 0
Y 2 35278 5692
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/mu111_11 mu111 0
vss 2 23278 5939
/ 0
vdd 2 23278 5445
/ 0
S 2 23278 5724
/ 0
B 2 23358 5900
/ 0
A 2 23438 5724
/ 0
Y 2 23518 5692
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/mu111_11 mu111 0
vss 2 19358 5939
/ 0
vdd 2 19358 5445
/ 0
S 2 19358 5724
/ 0
B 2 19438 5900
/ 0
A 2 19518 5724
/ 0
Y 2 19598 5692
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/mu111_11 mu111 0
vss 2 27198 1987
/ 0
vdd 2 27198 1493
/ 0
S 2 27198 1772
/ 0
B 2 27278 1948
/ 0
A 2 27358 1772
/ 0
Y 2 27438 1740
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/mu111_11 mu111 0
vss 2 31118 1987
/ 0
vdd 2 31118 1493
/ 0
S 2 31118 1772
/ 0
B 2 31198 1948
/ 0
A 2 31278 1772
/ 0
Y 2 31358 1740
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/mu111_11 mu111 0
vss 2 35038 1987
/ 0
vdd 2 35038 1493
/ 0
S 2 35038 1772
/ 0
B 2 35118 1948
/ 0
A 2 35198 1772
/ 0
Y 2 35278 1740
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/mu111_11 mu111 0
vss 2 23278 1987
/ 0
vdd 2 23278 1493
/ 0
S 2 23278 1772
/ 0
B 2 23358 1948
/ 0
A 2 23438 1772
/ 0
Y 2 23518 1740
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/mu111_11 mu111 0
vss 2 19358 1987
/ 0
vdd 2 19358 1493
/ 0
S 2 19358 1772
/ 0
B 2 19438 1948
/ 0
A 2 19518 1772
/ 0
Y 2 19598 1740
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/mu111_11 mu111 0
vss 2 27198 3963
/ 0
vdd 2 27198 3469
/ 0
S 2 27198 3748
/ 0
B 2 27278 3924
/ 0
A 2 27358 3748
/ 0
Y 2 27438 3716
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/mu111_11 mu111 0
vss 2 31118 3963
/ 0
vdd 2 31118 3469
/ 0
S 2 31118 3748
/ 0
B 2 31198 3924
/ 0
A 2 31278 3748
/ 0
Y 2 31358 3716
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/mu111_11 mu111 0
vss 2 35038 3963
/ 0
vdd 2 35038 3469
/ 0
S 2 35038 3748
/ 0
B 2 35118 3924
/ 0
A 2 35198 3748
/ 0
Y 2 35278 3716
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/mu111_11 mu111 0
vss 2 23278 3963
/ 0
vdd 2 23278 3469
/ 0
S 2 23278 3748
/ 0
B 2 23358 3924
/ 0
A 2 23438 3748
/ 0
Y 2 23518 3716
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/mu111_11 mu111 0
vss 2 19358 3963
/ 0
vdd 2 19358 3469
/ 0
S 2 19358 3748
/ 0
B 2 19438 3924
/ 0
A 2 19518 3748
/ 0
Y 2 19598 3716
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/mu111_1 mu111 0
vss 2 29158 6927
/ 0
vdd 2 29158 7421
/ 0
S 2 29158 7142
/ 0
B 2 29238 6966
/ 0
A 2 29318 7142
/ 0
Y 2 29398 7174
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/mu111_1 mu111 0
vss 2 33078 6927
/ 0
vdd 2 33078 7421
/ 0
S 2 33078 7142
/ 0
B 2 33158 6966
/ 0
A 2 33238 7142
/ 0
Y 2 33318 7174
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/mu111_1 mu111 0
vss 2 36998 6927
/ 0
vdd 2 36998 7421
/ 0
S 2 36998 7142
/ 0
B 2 37078 6966
/ 0
A 2 37158 7142
/ 0
Y 2 37238 7174
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/mu111_1 mu111 0
vss 2 25238 6927
/ 0
vdd 2 25238 7421
/ 0
S 2 25238 7142
/ 0
B 2 25318 6966
/ 0
A 2 25398 7142
/ 0
Y 2 25478 7174
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/mu111_1 mu111 0
vss 2 21318 6927
/ 0
vdd 2 21318 7421
/ 0
S 2 21318 7142
/ 0
B 2 21398 6966
/ 0
A 2 21478 7142
/ 0
Y 2 21558 7174
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/mu111_1 mu111 0
vss 2 29158 4951
/ 0
vdd 2 29158 5445
/ 0
S 2 29158 5166
/ 0
B 2 29238 4990
/ 0
A 2 29318 5166
/ 0
Y 2 29398 5198
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/mu111_1 mu111 0
vss 2 33078 4951
/ 0
vdd 2 33078 5445
/ 0
S 2 33078 5166
/ 0
B 2 33158 4990
/ 0
A 2 33238 5166
/ 0
Y 2 33318 5198
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/mu111_1 mu111 0
vss 2 36998 4951
/ 0
vdd 2 36998 5445
/ 0
S 2 36998 5166
/ 0
B 2 37078 4990
/ 0
A 2 37158 5166
/ 0
Y 2 37238 5198
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/mu111_1 mu111 0
vss 2 25238 4951
/ 0
vdd 2 25238 5445
/ 0
S 2 25238 5166
/ 0
B 2 25318 4990
/ 0
A 2 25398 5166
/ 0
Y 2 25478 5198
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/mu111_1 mu111 0
vss 2 21318 4951
/ 0
vdd 2 21318 5445
/ 0
S 2 21318 5166
/ 0
B 2 21398 4990
/ 0
A 2 21478 5166
/ 0
Y 2 21558 5198
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/mu111_1 mu111 0
vss 2 29158 999
/ 0
vdd 2 29158 1493
/ 0
S 2 29158 1214
/ 0
B 2 29238 1038
/ 0
A 2 29318 1214
/ 0
Y 2 29398 1246
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/mu111_1 mu111 0
vss 2 33078 999
/ 0
vdd 2 33078 1493
/ 0
S 2 33078 1214
/ 0
B 2 33158 1038
/ 0
A 2 33238 1214
/ 0
Y 2 33318 1246
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/mu111_1 mu111 0
vss 2 36998 999
/ 0
vdd 2 36998 1493
/ 0
S 2 36998 1214
/ 0
B 2 37078 1038
/ 0
A 2 37158 1214
/ 0
Y 2 37238 1246
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/mu111_1 mu111 0
vss 2 25238 999
/ 0
vdd 2 25238 1493
/ 0
S 2 25238 1214
/ 0
B 2 25318 1038
/ 0
A 2 25398 1214
/ 0
Y 2 25478 1246
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/mu111_1 mu111 0
vss 2 21318 999
/ 0
vdd 2 21318 1493
/ 0
S 2 21318 1214
/ 0
B 2 21398 1038
/ 0
A 2 21478 1214
/ 0
Y 2 21558 1246
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/mu111_1 mu111 0
vss 2 29158 2975
/ 0
vdd 2 29158 3469
/ 0
S 2 29158 3190
/ 0
B 2 29238 3014
/ 0
A 2 29318 3190
/ 0
Y 2 29398 3222
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/mu111_1 mu111 0
vss 2 33078 2975
/ 0
vdd 2 33078 3469
/ 0
S 2 33078 3190
/ 0
B 2 33158 3014
/ 0
A 2 33238 3190
/ 0
Y 2 33318 3222
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/mu111_1 mu111 0
vss 2 36998 2975
/ 0
vdd 2 36998 3469
/ 0
S 2 36998 3190
/ 0
B 2 37078 3014
/ 0
A 2 37158 3190
/ 0
Y 2 37238 3222
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/mu111_1 mu111 0
vss 2 25238 2975
/ 0
vdd 2 25238 3469
/ 0
S 2 25238 3190
/ 0
B 2 25318 3014
/ 0
A 2 25398 3190
/ 0
Y 2 25478 3222
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/mu111_1 mu111 0
vss 2 21318 2975
/ 0
vdd 2 21318 3469
/ 0
S 2 21318 3190
/ 0
B 2 21398 3014
/ 0
A 2 21478 3190
/ 0
Y 2 21558 3222
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/mu111_1 mu111 0
vss 2 27198 6927
/ 0
vdd 2 27198 7421
/ 0
S 2 27198 7142
/ 0
B 2 27278 6966
/ 0
A 2 27358 7142
/ 0
Y 2 27438 7174
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/mu111_1 mu111 0
vss 2 31118 6927
/ 0
vdd 2 31118 7421
/ 0
S 2 31118 7142
/ 0
B 2 31198 6966
/ 0
A 2 31278 7142
/ 0
Y 2 31358 7174
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/mu111_1 mu111 0
vss 2 35038 6927
/ 0
vdd 2 35038 7421
/ 0
S 2 35038 7142
/ 0
B 2 35118 6966
/ 0
A 2 35198 7142
/ 0
Y 2 35278 7174
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/mu111_1 mu111 0
vss 2 23278 6927
/ 0
vdd 2 23278 7421
/ 0
S 2 23278 7142
/ 0
B 2 23358 6966
/ 0
A 2 23438 7142
/ 0
Y 2 23518 7174
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/mu111_1 mu111 0
vss 2 19358 6927
/ 0
vdd 2 19358 7421
/ 0
S 2 19358 7142
/ 0
B 2 19438 6966
/ 0
A 2 19518 7142
/ 0
Y 2 19598 7174
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/mu111_1 mu111 0
vss 2 27198 4951
/ 0
vdd 2 27198 5445
/ 0
S 2 27198 5166
/ 0
B 2 27278 4990
/ 0
A 2 27358 5166
/ 0
Y 2 27438 5198
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/mu111_1 mu111 0
vss 2 31118 4951
/ 0
vdd 2 31118 5445
/ 0
S 2 31118 5166
/ 0
B 2 31198 4990
/ 0
A 2 31278 5166
/ 0
Y 2 31358 5198
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/mu111_1 mu111 0
vss 2 35038 4951
/ 0
vdd 2 35038 5445
/ 0
S 2 35038 5166
/ 0
B 2 35118 4990
/ 0
A 2 35198 5166
/ 0
Y 2 35278 5198
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/mu111_1 mu111 0
vss 2 23278 4951
/ 0
vdd 2 23278 5445
/ 0
S 2 23278 5166
/ 0
B 2 23358 4990
/ 0
A 2 23438 5166
/ 0
Y 2 23518 5198
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/mu111_1 mu111 0
vss 2 19358 4951
/ 0
vdd 2 19358 5445
/ 0
S 2 19358 5166
/ 0
B 2 19438 4990
/ 0
A 2 19518 5166
/ 0
Y 2 19598 5198
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/mu111_1 mu111 0
vss 2 27198 999
/ 0
vdd 2 27198 1493
/ 0
S 2 27198 1214
/ 0
B 2 27278 1038
/ 0
A 2 27358 1214
/ 0
Y 2 27438 1246
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/mu111_1 mu111 0
vss 2 31118 999
/ 0
vdd 2 31118 1493
/ 0
S 2 31118 1214
/ 0
B 2 31198 1038
/ 0
A 2 31278 1214
/ 0
Y 2 31358 1246
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/mu111_1 mu111 0
vss 2 35038 999
/ 0
vdd 2 35038 1493
/ 0
S 2 35038 1214
/ 0
B 2 35118 1038
/ 0
A 2 35198 1214
/ 0
Y 2 35278 1246
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/mu111_1 mu111 0
vss 2 23278 999
/ 0
vdd 2 23278 1493
/ 0
S 2 23278 1214
/ 0
B 2 23358 1038
/ 0
A 2 23438 1214
/ 0
Y 2 23518 1246
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/mu111_1 mu111 0
vss 2 19358 999
/ 0
vdd 2 19358 1493
/ 0
S 2 19358 1214
/ 0
B 2 19438 1038
/ 0
A 2 19518 1214
/ 0
Y 2 19598 1246
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/mu111_1 mu111 0
vss 2 27198 2975
/ 0
vdd 2 27198 3469
/ 0
S 2 27198 3190
/ 0
B 2 27278 3014
/ 0
A 2 27358 3190
/ 0
Y 2 27438 3222
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/mu111_1 mu111 0
vss 2 31118 2975
/ 0
vdd 2 31118 3469
/ 0
S 2 31118 3190
/ 0
B 2 31198 3014
/ 0
A 2 31278 3190
/ 0
Y 2 31358 3222
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/mu111_1 mu111 0
vss 2 35038 2975
/ 0
vdd 2 35038 3469
/ 0
S 2 35038 3190
/ 0
B 2 35118 3014
/ 0
A 2 35198 3190
/ 0
Y 2 35278 3222
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/mu111_1 mu111 0
vss 2 23278 2975
/ 0
vdd 2 23278 3469
/ 0
S 2 23278 3190
/ 0
B 2 23358 3014
/ 0
A 2 23438 3190
/ 0
Y 2 23518 3222
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/mu111_1 mu111 0
vss 2 19358 2975
/ 0
vdd 2 19358 3469
/ 0
S 2 19358 3190
/ 0
B 2 19438 3014
/ 0
A 2 19518 3190
/ 0
Y 2 19598 3222
_I0/chip/video_ram/mux5_do1/U16 mu111 0
vss 2 25198 9891
/ 0
vdd 2 25198 10385
/ 0
S 2 25198 10106
/ 0
B 2 25278 9930
/ 0
A 2 25358 10106
/ 0
Y 2 25438 10138
_I0/chip/video_ram/mux5_do2/U16 mu111 0
vss 2 34798 9891
/ 0
vdd 2 34798 10385
/ 0
S 2 34798 10106
/ 0
B 2 34878 9930
/ 0
A 2 34958 10106
/ 0
Y 2 35038 10138
_I0/chip/output_score/U80 mu111 0
vss 2 14638 15819
/ 0
vdd 2 14638 15325
/ 0
S 2 14638 15604
/ 0
B 2 14718 15780
/ 0
A 2 14798 15604
/ 0
Y 2 14878 15572
_I0/chip/output_score/U78 mu111 0
vss 2 14638 14831
/ 0
vdd 2 14638 15325
/ 0
S 2 14638 15046
/ 0
B 2 14718 14870
/ 0
A 2 14798 15046
/ 0
Y 2 14878 15078
_I0/chip/output_score/U88 mu111 0
vss 2 15158 14831
/ 0
vdd 2 15158 15325
/ 0
S 2 15158 15046
/ 0
B 2 15238 14870
/ 0
A 2 15318 15046
/ 0
Y 2 15398 15078
_I0/chip/output_score/U54 mu111 0
vss 2 15558 13843
/ 0
vdd 2 15558 14337
/ 0
S 2 15558 14058
/ 0
B 2 15638 13882
/ 0
A 2 15718 14058
/ 0
Y 2 15798 14090
_I0/chip/output_score/U74 mu111 0
vss 2 16038 14831
/ 0
vdd 2 16038 15325
/ 0
S 2 16038 15046
/ 0
B 2 16118 14870
/ 0
A 2 16198 15046
/ 0
Y 2 16278 15078
_I0/chip/next_piece_generator/M3/U5 mu111 0
vss 2 7438 5939
/ 0
vdd 2 7438 6433
/ 0
S 2 7438 6154
/ 0
B 2 7518 5978
/ 0
A 2 7598 6154
/ 0
Y 2 7678 6186
_I0/chip/next_piece_generator/M2/U5 mu111 0
vss 2 6998 5939
/ 0
vdd 2 6998 6433
/ 0
S 2 6998 6154
/ 0
B 2 7078 5978
/ 0
A 2 7158 6154
/ 0
Y 2 7238 6186
_I0/chip/next_piece_generator/M1/U5 mu111 0
vss 2 8238 5939
/ 0
vdd 2 8238 6433
/ 0
S 2 8238 6154
/ 0
B 2 8318 5978
/ 0
A 2 8398 6154
/ 0
Y 2 8478 6186
_I0/chip/check_piece_mask/U98 mu111 0
vss 2 15198 4951
/ 0
vdd 2 15198 5445
/ 0
S 2 15198 5166
/ 0
B 2 15278 4990
/ 0
A 2 15358 5166
/ 0
Y 2 15438 5198
_I0/chip/check_piece_mask/U92 mu111 0
vss 2 15598 3963
/ 0
vdd 2 15598 4457
/ 0
S 2 15598 4178
/ 0
B 2 15678 4002
/ 0
A 2 15758 4178
/ 0
Y 2 15838 4210
_I0/chip/check_piece_mask/U87 mu111 0
vss 2 16838 3963
/ 0
vdd 2 16838 4457
/ 0
S 2 16838 4178
/ 0
B 2 16918 4002
/ 0
A 2 16998 4178
/ 0
Y 2 17078 4210
_I0/chip/check_piece_mask/U76 mu111 0
vss 2 17998 4951
/ 0
vdd 2 17998 4457
/ 0
S 2 17998 4736
/ 0
B 2 18078 4912
/ 0
A 2 18158 4736
/ 0
Y 2 18238 4704
_I0/chip/vga_controller/field_translation_reset/U54 mu111 0
vss 2 33918 18783
/ 0
vdd 2 33918 18289
/ 0
S 2 33918 18568
/ 0
B 2 33998 18744
/ 0
A 2 34078 18568
/ 0
Y 2 34158 18536
_I0/chip/vga_controller/field_translation_reset/U49 mu111 0
vss 2 32798 18783
/ 0
vdd 2 32798 18289
/ 0
S 2 32798 18568
/ 0
B 2 32878 18744
/ 0
A 2 32958 18568
/ 0
Y 2 33038 18536
_I0/chip/vga_controller/field_translation_reset/U45 mu111 0
vss 2 32398 18783
/ 0
vdd 2 32398 18289
/ 0
S 2 32398 18568
/ 0
B 2 32478 18744
/ 0
A 2 32558 18568
/ 0
Y 2 32638 18536
_I0/chip/vga_controller/field_translation_reset/U42 mu111 0
vss 2 31558 18783
/ 0
vdd 2 31558 18289
/ 0
S 2 31558 18568
/ 0
B 2 31638 18744
/ 0
A 2 31718 18568
/ 0
Y 2 31798 18536
_I0/chip/vga_controller/field_translation/U31 mu111 0
vss 2 31958 14831
/ 0
vdd 2 31958 14337
/ 0
S 2 31958 14616
/ 0
B 2 32038 14792
/ 0
A 2 32118 14616
/ 0
Y 2 32198 14584
_I0/chip/vga_controller/field_translation/U28 mu111 0
vss 2 31958 13843
/ 0
vdd 2 31958 14337
/ 0
S 2 31958 14058
/ 0
B 2 32038 13882
/ 0
A 2 32118 14058
/ 0
Y 2 32198 14090
_I0/chip/vga_controller/field_translation/mem_addr_counter/U81 mu111 0
vss 2 33798 15819
/ 0
vdd 2 33798 15325
/ 0
S 2 33798 15604
/ 0
B 2 33878 15780
/ 0
A 2 33958 15604
/ 0
Y 2 34038 15572
_I0/chip/vga_controller/np_translation/mem_addr_counter/U81 mu111 0
vss 2 37838 15819
/ 0
vdd 2 37838 15325
/ 0
S 2 37838 15604
/ 0
B 2 37918 15780
/ 0
A 2 37998 15604
/ 0
Y 2 38078 15572
_I0/chip/vga_controller/field_translation/mem_addr_counter/U73 mu111 0
vss 2 34398 16807
/ 0
vdd 2 34398 16313
/ 0
S 2 34398 16592
/ 0
B 2 34478 16768
/ 0
A 2 34558 16592
/ 0
Y 2 34638 16560
_I0/chip/vga_controller/np_translation/mem_addr_counter/U73 mu111 0
vss 2 38438 16807
/ 0
vdd 2 38438 16313
/ 0
S 2 38438 16592
/ 0
B 2 38518 16768
/ 0
A 2 38598 16592
/ 0
Y 2 38678 16560
_I0/chip/vga_controller/field_translation/mem_addr_counter/U46 mu111 0
vss 2 34078 17795
/ 0
vdd 2 34078 17301
/ 0
S 2 34078 17580
/ 0
B 2 34158 17756
/ 0
A 2 34238 17580
/ 0
Y 2 34318 17548
_I0/chip/vga_controller/np_translation/mem_addr_counter/U46 mu111 0
vss 2 38118 17795
/ 0
vdd 2 38118 17301
/ 0
S 2 38118 17580
/ 0
B 2 38198 17756
/ 0
A 2 38278 17580
/ 0
Y 2 38358 17548
_I0/chip/vga_controller/field_translation/mem_addr_counter/U78 mu111 0
vss 2 33358 15819
/ 0
vdd 2 33358 15325
/ 0
S 2 33358 15604
/ 0
B 2 33438 15780
/ 0
A 2 33518 15604
/ 0
Y 2 33598 15572
_I0/chip/vga_controller/np_translation/mem_addr_counter/U78 mu111 0
vss 2 37398 15819
/ 0
vdd 2 37398 15325
/ 0
S 2 37398 15604
/ 0
B 2 37478 15780
/ 0
A 2 37558 15604
/ 0
Y 2 37638 15572
_I0/chip/vga_controller/field_translation/mem_addr_counter/U50 mu111 0
vss 2 32478 15819
/ 0
vdd 2 32478 15325
/ 0
S 2 32478 15604
/ 0
B 2 32558 15780
/ 0
A 2 32638 15604
/ 0
Y 2 32718 15572
_I0/chip/vga_controller/np_translation/mem_addr_counter/U50 mu111 0
vss 2 36518 15819
/ 0
vdd 2 36518 15325
/ 0
S 2 36518 15604
/ 0
B 2 36598 15780
/ 0
A 2 36678 15604
/ 0
Y 2 36758 15572
_I0/chip/vga_controller/field_translation/mem_addr_counter/U43 mu111 0
vss 2 33078 16807
/ 0
vdd 2 33078 16313
/ 0
S 2 33078 16592
/ 0
B 2 33158 16768
/ 0
A 2 33238 16592
/ 0
Y 2 33318 16560
_I0/chip/vga_controller/np_translation/mem_addr_counter/U43 mu111 0
vss 2 37118 16807
/ 0
vdd 2 37118 16313
/ 0
S 2 37118 16592
/ 0
B 2 37198 16768
/ 0
A 2 37278 16592
/ 0
Y 2 37358 16560
_I0/chip/vga_controller/field_translation/mem_addr_counter/U59 mu111 0
vss 2 32598 16807
/ 0
vdd 2 32598 17301
/ 0
S 2 32598 17022
/ 0
B 2 32678 16846
/ 0
A 2 32758 17022
/ 0
Y 2 32838 17054
_I0/chip/vga_controller/np_translation/mem_addr_counter/U59 mu111 0
vss 2 36638 16807
/ 0
vdd 2 36638 17301
/ 0
S 2 36638 17022
/ 0
B 2 36718 16846
/ 0
A 2 36798 17022
/ 0
Y 2 36878 17054
_I0/chip/vga_controller/field_translation/mem_addr_counter/U64 mu111 0
vss 2 31318 16807
/ 0
vdd 2 31318 16313
/ 0
S 2 31318 16592
/ 0
B 2 31398 16768
/ 0
A 2 31478 16592
/ 0
Y 2 31558 16560
_I0/chip/vga_controller/np_translation/mem_addr_counter/U64 mu111 0
vss 2 35358 16807
/ 0
vdd 2 35358 16313
/ 0
S 2 35358 16592
/ 0
B 2 35438 16768
/ 0
A 2 35518 16592
/ 0
Y 2 35598 16560
_I0/chip/vga_controller/score_translation/U44 mu111 0
vss 2 27238 11867
/ 0
vdd 2 27238 12361
/ 0
S 2 27238 12082
/ 0
B 2 27318 11906
/ 0
A 2 27398 12082
/ 0
Y 2 27478 12114
_I0/chip/vga_controller/score_translation/U53 mu111 0
vss 2 26718 12855
/ 0
vdd 2 26718 13349
/ 0
S 2 26718 13070
/ 0
B 2 26798 12894
/ 0
A 2 26878 13070
/ 0
Y 2 26958 13102
_I0/chip/vga_controller/score_translation/U48 mu111 0
vss 2 27678 11867
/ 0
vdd 2 27678 12361
/ 0
S 2 27678 12082
/ 0
B 2 27758 11906
/ 0
A 2 27838 12082
/ 0
Y 2 27918 12114
_I0/chip/vga_controller/score_translation/U41 mu111 0
vss 2 27038 12855
/ 0
vdd 2 27038 13349
/ 0
S 2 27038 13070
/ 0
B 2 27118 12894
/ 0
A 2 27198 13070
/ 0
Y 2 27278 13102
_I0/chip/vga_controller/np_check/U19 mu111 0
vss 2 29798 14831
/ 0
vdd 2 29798 14337
/ 0
S 2 29798 14616
/ 0
B 2 29878 14792
/ 0
A 2 29958 14616
/ 0
Y 2 30038 14584
_I0/chip/vga_controller/np_translation_reset/U49 mu111 0
vss 2 38598 19771
/ 0
vdd 2 38598 19277
/ 0
S 2 38598 19556
/ 0
B 2 38678 19732
/ 0
A 2 38758 19556
/ 0
Y 2 38838 19524
_I0/chip/vga_controller/np_translation_reset/U42 mu111 0
vss 2 38158 18783
/ 0
vdd 2 38158 18289
/ 0
S 2 38158 18568
/ 0
B 2 38238 18744
/ 0
A 2 38318 18568
/ 0
Y 2 38398 18536
_I0/chip/vga_controller/np_translation_reset/U54 mu111 0
vss 2 37678 19771
/ 0
vdd 2 37678 19277
/ 0
S 2 37678 19556
/ 0
B 2 37758 19732
/ 0
A 2 37838 19556
/ 0
Y 2 37918 19524
_I0/chip/vga_controller/np_translation_reset/U45 mu111 0
vss 2 37398 19771
/ 0
vdd 2 37398 19277
/ 0
S 2 37398 19556
/ 0
B 2 37478 19732
/ 0
A 2 37558 19556
/ 0
Y 2 37638 19524
_I0/chip/vga_controller/np_translation/U28 mu111 0
vss 2 36838 14831
/ 0
vdd 2 36838 14337
/ 0
S 2 36838 14616
/ 0
B 2 36918 14792
/ 0
A 2 36998 14616
/ 0
Y 2 37078 14584
_I0/chip/vga_controller/np_translation/U31 mu111 0
vss 2 36478 14831
/ 0
vdd 2 36478 14337
/ 0
S 2 36478 14616
/ 0
B 2 36558 14792
/ 0
A 2 36638 14616
/ 0
Y 2 36718 14584
_I0/chip/game_controller/move_pm controller_move 0
draw_erase_draw 2 5558 18114
/ 0
check_start 2 8318 19166
/ 0
vss 2 7358 19771
/ 0
vdd 2 7358 19277
/ 0
x 2 5558 16982
/ 0
inputs_3_0_0 2 5558 17620
/ 0
inputs_3_0_1 2 5558 18568
/ 0
rot 2 5558 18958
/ 0
inputs_3_0_2 2 5558 19596
/ 0
inputs_3_0_3 2 5558 19484
/ 0
check_empty 2 8318 18640
/ 0
check_ready 2 8318 18926
/ 0
draw_erase_start 2 5558 18464
/ 0
add_sub 2 5558 19102
/ 0
ready 3 6318 16846
/ 0
rst 3 7278 19732
/ 0
clk 3 7598 19732
/ 0
y 3 6118 16846
/ 0
drop 3 6638 16846
/ 0
draw_erase_ready 3 5798 16846
/ 0
start 3 6278 16846
/ 1
3 n62 ~ 2 7444 17060 0 0 ~
/ 1
3 n98 ~ 2 5764 17586 0 0 ~
/ 1
3 n56 ~ 2 5724 19036 0 0 ~
/ 1
3 n70 ~ 2 7044 19562 0 0 ~
/ 1
3 cur_state_2_port ~ 2 6884 19036 0 0 ~
/ 1
3 n96 ~ 2 6324 19036 0 0 ~
/ 1
3 cur_state_0_port ~ 2 7044 18016 0 0 ~
/ 1
3 n90 ~ 2 7564 17586 0 0 ~
/ 1
3 n108 ~ 2 6084 18016 0 0 ~
/ 1
3 n86 ~ 2 8164 19004 0 0 ~
/ 1
3 n94 ~ 2 6524 19036 0 0 ~
/ 1
3 n57 ~ 2 6084 17028 0 0 ~
/ 1
3 n87 ~ 2 7804 17586 0 0 ~
/ 1
3 n89 ~ 2 7084 17762 0 0 ~
/ 1
3 n106 ~ 2 5764 19530 0 0 ~
/ 1
3 n58 ~ 2 5644 17554 0 0 ~
/ 1
3 n59 ~ 2 5644 19530 0 0 ~
/ 1
3 n92 ~ 2 8244 19004 0 0 ~
/ 1
3 n97 ~ 2 8084 17586 0 0 ~
/ 1
3 n111 ~ 2 5804 19530 0 0 ~
/ 1
3 n60 ~ 2 6724 19004 0 0 ~
/ 1
3 n77 ~ 2 6124 19530 0 0 ~
/ 1
3 next_state_3_port ~ 2 6804 19004 0 0 ~
/ 1
3 n73 ~ 2 6764 18048 0 0 ~
/ 1
3 n75 ~ 2 6684 18016 0 0 ~
/ 1
3 n109 ~ 2 6444 19530 0 0 ~
/ 1
3 n84 ~ 2 6724 18574 0 0 ~
/ 1
3 n85 ~ 2 6924 18574 0 0 ~
/ 1
3 n79 ~ 2 6044 18542 0 0 ~
/ 1
3 n88 ~ 2 7084 18574 0 0 ~
/ 1
3 n72 ~ 2 6204 18574 0 0 ~
/ 1
3 n102 ~ 2 6164 18016 0 0 ~
/ 1
3 n99 ~ 2 5684 18542 0 0 ~
/ 1
3 n103 ~ 2 8124 18016 0 0 ~
/ 1
3 n104 ~ 2 5964 18016 0 0 ~
/ 1
3 n105 ~ 2 6804 18574 0 0 ~
/ 1
3 n81 ~ 2 7524 17586 0 0 ~
/ 1
3 n93 ~ 2 6404 18048 0 0 ~
/ 1
3 n91 ~ 2 8284 19562 0 0 ~
/ 1
3 n107 ~ 2 6084 19036 0 0 ~
/ 1
3 next_state_2_port ~ 2 7244 18048 0 0 ~
/ 1
3 n101 ~ 2 5844 17028 0 0 ~
/ 1
3 n83 ~ 2 6124 18574 0 0 ~
/ 1
3 n76 ~ 2 6964 19530 0 0 ~
/ 1
3 n78 ~ 2 6964 19036 0 0 ~
/ 1
3 n100 ~ 2 7004 18574 0 0 ~
/ 1
3 n68 ~ 2 7804 17028 0 0 ~
/ 1
3 n74 ~ 2 8244 18574 0 0 ~
/ 1
3 n71 ~ 2 7724 17586 0 0 ~
/ 1
3 n110 ~ 2 6364 18574 0 0 ~
/ 1
3 next_state_1_port ~ 2 6404 17554 0 0 ~
/ 1
3 n67 ~ 2 7764 17028 0 0 ~
/ 1
3 n82 ~ 2 6244 19530 0 0 ~
/ 1
3 next_state_0_port ~ 2 7844 17554 0 0 ~
/ 1
3 n63 ~ 2 7364 17060 0 0 ~
/ 1
3 n65 ~ 2 6804 19562 0 0 ~
/ 1
3 n61 ~ 2 6764 19004 0 0 ~
/ 1
3 n80 ~ 2 6644 17586 0 0 ~
/ 1
3 cur_state_3_port ~ 2 6924 19004 0 0 ~
/ 1
3 n64 ~ 2 6884 18016 0 0 ~
/ 1
3 cur_state_1_port ~ 2 7084 19004 0 0 ~
/ 1
3 n66 ~ 2 7084 19562 0 0 ~
/ 1
3 n95 ~ 2 6284 18574 0 0 ~
/ 1
3 n69 ~ 2 8124 18574 0 0 ~
_I0/chip/game_controller controller 0
draw_erase_draw 2 438 13492
/ 0
draw_erase_start 2 12558 14942
/ 0
clear_shift_ready 2 12558 9572
/ 0
timer_1_done 2 12558 9046
/ 0
vdd 2 1518 19277
/ 0
vss 2 1518 18783
/ 0
clear_shift_start 2 12558 10768
/ 0
lut_rot_1_0_0 2 438 15468
/ 0
lut_y_3_0_0 2 438 15214
/ 0
lut_y_3_0_1 2 438 19102
/ 0
lut_y_3_0_2 2 438 12712
/ 0
lut_y_3_0_3 2 438 13986
/ 0
check_start 3 5038 7954
/ 0
next_piece_2_0_2 3 3518 7954
/ 0
next_piece_2_0_1 3 10038 7954
/ 0
next_piece_2_0_0 3 2598 7954
/ 0
inputs_5_0_5 3 5478 19732
/ 0
inputs_5_0_4 3 9638 7954
/ 0
draw_score_ready 3 10998 19732
/ 0
timer_1_reset 3 6958 7954
/ 0
timer_1_start 3 10838 19732
/ 0
timer_1_time 3 9238 7954
/ 0
check_empty 3 6518 7954
/ 0
check_ready 3 8158 19732
/ 0
inputs_5_0_0 3 6558 7954
/ 0
inputs_5_0_1 3 5678 19732
/ 0
inputs_5_0_2 3 5598 19732
/ 0
inputs_5_0_3 3 5798 19732
/ 0
draw_erase_ready 3 5518 19732
/ 0
rst 3 6118 19732
/ 0
clk 3 7598 19732
/ 0
draw_score_draw 3 11038 19732
/ 0
new_piece 3 8518 19732
/ 0
lut_rot_1_0_1 3 2438 19732
/ 0
lut_x_2_0_0 3 2718 19732
/ 0
lut_x_2_0_1 3 2158 19732
/ 0
lut_x_2_0_2 3 3718 19732
/ 0
lut_next_piece 3 4878 19732
/ 0
lut_piece_type_2_0_0 3 4398 7954
/ 0
lut_piece_type_2_0_1 3 5998 7954
/ 0
lut_piece_type_2_0_2 3 5318 7954
/ 1
3 n535 ~ 2 5004 16040 0 0 ~
/ 1
3 n356 ~ 2 2124 11658 0 0 ~
/ 1
3 n452 ~ 2 5204 12120 0 0 ~
/ 1
3 n337 ~ 2 7284 14622 0 0 ~
/ 1
3 n274 ~ 2 6884 13634 0 0 ~
/ 1
3 n333 ~ 2 7484 11100 0 0 ~
/ 1
3 n427 ~ 2 8364 9650 0 0 ~
/ 1
3 n548 ~ 2 6324 13634 0 0 ~
/ 1
3 n500 ~ 2 2724 14622 0 0 ~
/ 1
3 n322 ~ 2 5164 15578 0 0 ~
/ 1
3 n428 ~ 2 8404 9682 0 0 ~
/ 1
3 n317 ~ 2 9164 16598 0 0 ~
/ 1
3 n534 ~ 2 8004 14622 0 0 ~
/ 1
3 n514 ~ 2 10564 18574 0 0 ~
/ 1
3 next_state_4_port ~ 2 11324 17554 0 0 ~
/ 1
3 n517 ~ 2 8484 14064 0 0 ~
/ 1
3 n455 ~ 2 1084 19004 0 0 ~
/ 1
3 n434 ~ 2 644 16040 0 0 ~
/ 1
3 n430 ~ 2 7844 9682 0 0 ~
/ 1
3 n473 ~ 2 6044 11658 0 0 ~
/ 1
3 n503 ~ 2 8044 14622 0 0 ~
/ 1
3 n505 ~ 2 2324 16040 0 0 ~
/ 1
3 n418 ~ 2 12044 12120 0 0 ~
/ 1
3 n355 ~ 2 2164 11658 0 0 ~
/ 1
3 n352 ~ 2 9444 12646 0 0 ~
/ 1
3 n287 ~ 2 1164 19004 0 0 ~
/ 1
3 n296 ~ 2 8644 16040 0 0 ~
/ 1
3 n286 ~ 2 604 17762 0 0 ~
/ 1
3 n285 ~ 2 1244 11834 0 0 ~
/ 1
3 n519 ~ 2 10324 9682 0 0 ~
/ 1
3 n279 ~ 2 1244 9858 0 0 ~
/ 1
3 n291 ~ 2 724 16040 0 0 ~
/ 1
3 n422 ~ 2 11524 12088 0 0 ~
/ 1
3 n281 ~ 2 5444 8948 0 0 ~
/ 1
3 n550 ~ 2 4644 12088 0 0 ~
/ 1
3 n426 ~ 2 9644 15610 0 0 ~
/ 1
3 n429 ~ 2 7804 9682 0 0 ~
/ 1
3 n488 ~ 2 1884 9682 0 0 ~
/ 1
3 n532 ~ 2 8804 18016 0 0 ~
/ 1
3 n460 ~ 2 484 11658 0 0 ~
/ 1
3 n443 ~ 2 9044 11658 0 0 ~
/ 1
3 n417 ~ 2 11844 11100 0 0 ~
/ 1
3 n497 ~ 2 4204 9682 0 0 ~
/ 1
3 n449 ~ 2 6044 12088 0 0 ~
/ 1
3 n470 ~ 2 3724 10670 0 0 ~
/ 1
3 n280 ~ 2 8284 11834 0 0 ~
/ 1
3 n457 ~ 2 444 17028 0 0 ~
/ 1
3 n406 ~ 2 5604 12646 0 0 ~
/ 1
3 n544 ~ 2 6604 15052 0 0 ~
/ 1
3 n401 ~ 2 7524 11658 0 0 ~
/ 1
3 n341 ~ 2 11764 15578 0 0 ~
/ 1
3 n526 ~ 2 1124 9124 0 0 ~
/ 1
3 n506 ~ 2 7644 15578 0 0 ~
/ 1
3 n345 ~ 2 11044 11658 0 0 ~
/ 1
3 n459 ~ 2 444 11658 0 0 ~
/ 1
3 n282 ~ 2 3164 11834 0 0 ~
/ 1
3 n410 ~ 2 2324 13634 0 0 ~
/ 1
3 n472 ~ 2 3804 10670 0 0 ~
/ 1
3 n454 ~ 2 4644 13634 0 0 ~
/ 1
3 n348 ~ 2 12084 9682 0 0 ~
/ 1
3 n289 ~ 2 8924 9858 0 0 ~
/ 1
3 n309 ~ 2 11924 18542 0 0 ~
/ 1
3 n496 ~ 2 4164 9682 0 0 ~
/ 1
3 n323 ~ 2 10684 12120 0 0 ~
/ 1
3 n435 ~ 2 684 16040 0 0 ~
/ 1
3 n507 ~ 2 8564 14622 0 0 ~
/ 1
3 n390 ~ 2 8084 8662 0 0 ~
/ 1
3 next_state_2_port ~ 2 10684 15084 0 0 ~
/ 1
3 n361 ~ 2 11764 10670 0 0 ~
/ 1
3 n357 ~ 2 2364 11626 0 0 ~
/ 1
3 n283 ~ 2 2044 14876 0 0 ~
/ 1
3 n376 ~ 2 2204 10670 0 0 ~
/ 1
3 n294 ~ 2 10604 9124 0 0 ~
/ 1
3 n478 ~ 2 5644 9682 0 0 ~
/ 1
3 n267 ~ 2 9604 19738 0 0 ~
/ 1
3 n528 ~ 2 7124 15052 0 0 ~
/ 1
3 n485 ~ 2 4044 16566 0 0 ~
/ 1
3 n461 ~ 2 1044 13634 0 0 ~
/ 1
3 n290 ~ 2 8244 11132 0 0 ~
/ 1
3 n540 ~ 2 3244 14064 0 0 ~
/ 1
3 n304 ~ 2 1724 16598 0 0 ~
/ 1
3 n288 ~ 2 2844 15786 0 0 ~
/ 1
3 cur_y_1_port ~ 2 1084 17554 0 0 ~
/ 1
3 n448 ~ 2 6364 12646 0 0 ~
/ 1
3 n549 ~ 2 4964 9124 0 0 ~
/ 1
3 n311 ~ 2 8124 10670 0 0 ~
/ 1
3 n397 ~ 2 9604 10638 0 0 ~
/ 1
3 n336 ~ 2 6084 13108 0 0 ~
/ 1
3 n331 ~ 2 4884 11658 0 0 ~
/ 1
3 n292 ~ 2 964 12646 0 0 ~
/ 1
3 cur_future_piece_1_port ~ 2 3644 15052 0 0 ~
/ 1
3 n484 ~ 2 2324 16598 0 0 ~
/ 1
3 n431 ~ 2 4764 16566 0 0 ~
/ 1
3 n512 ~ 2 4364 15610 0 0 ~
/ 1
3 n423 ~ 2 9724 16566 0 0 ~
/ 1
3 n525 ~ 2 1164 9124 0 0 ~
/ 1
3 n332 ~ 2 7444 11132 0 0 ~
/ 1
3 n515 ~ 2 10364 15052 0 0 ~
/ 1
3 n340 ~ 2 11084 11626 0 0 ~
/ 1
3 n468 ~ 2 4364 15052 0 0 ~
/ 1
3 n284 ~ 2 2524 10846 0 0 ~
/ 1
3 n539 ~ 2 4084 17028 0 0 ~
/ 1
3 n297 ~ 2 9844 16566 0 0 ~
/ 1
3 n375 ~ 2 4684 9682 0 0 ~
/ 1
3 n362 ~ 2 11684 15578 0 0 ~
/ 1
3 n270 ~ 2 4004 18646 0 0 ~
/ 1
3 n439 ~ 2 8164 11100 0 0 ~
/ 1
3 n546 ~ 2 7644 15052 0 0 ~
/ 1
3 n450 ~ 2 9004 12088 0 0 ~
/ 1
3 n318 ~ 2 10684 12614 0 0 ~
/ 1
3 n320 ~ 2 7924 12088 0 0 ~
/ 1
3 cur_state_2_port ~ 2 11484 15084 0 0 ~
/ 1
3 n467 ~ 2 2364 13076 0 0 ~
/ 1
3 n464 ~ 2 3324 12088 0 0 ~
/ 1
3 n384 ~ 2 5044 9650 0 0 ~
/ 1
3 n481 ~ 2 6404 11100 0 0 ~
/ 1
3 n476 ~ 2 5564 9682 0 0 ~
/ 1
3 n306 ~ 2 10804 9682 0 0 ~
/ 1
3 n471 ~ 2 1564 8694 0 0 ~
/ 1
3 cur_future_piece_2_port ~ 2 2164 13602 0 0 ~
/ 1
3 n342 ~ 2 12484 14622 0 0 ~
/ 1
3 n298 ~ 2 10724 19004 0 0 ~
/ 1
3 n523 ~ 2 11844 18016 0 0 ~
/ 1
3 n374 ~ 2 4644 9682 0 0 ~
/ 1
3 n319 ~ 2 10724 12646 0 0 ~
/ 1
3 n343 ~ 2 12524 14622 0 0 ~
/ 1
3 n326 ~ 2 9284 16072 0 0 ~
/ 1
3 n315 ~ 2 10084 16598 0 0 ~
/ 1
3 n547 ~ 2 3964 12646 0 0 ~
/ 1
3 n360 ~ 2 11724 10638 0 0 ~
/ 1
3 n458 ~ 2 484 17028 0 0 ~
/ 1
3 n416 ~ 2 11804 11132 0 0 ~
/ 1
3 n412 ~ 2 3964 12088 0 0 ~
/ 1
3 n432 ~ 2 6084 14064 0 0 ~
/ 1
3 n350 ~ 2 10284 12614 0 0 ~
/ 1
3 n382 ~ 2 5124 15578 0 0 ~
/ 1
3 n383 ~ 2 4364 16598 0 0 ~
/ 1
3 n367 ~ 2 5404 10670 0 0 ~
/ 1
3 n324 ~ 2 11044 16566 0 0 ~
/ 1
3 n531 ~ 2 8764 18016 0 0 ~
/ 1
3 n353 ~ 2 2284 11132 0 0 ~
/ 1
3 n487 ~ 2 1844 9682 0 0 ~
/ 1
3 n415 ~ 2 5044 15578 0 0 ~
/ 1
3 n389 ~ 2 8164 8662 0 0 ~
/ 1
3 n527 ~ 2 5284 16040 0 0 ~
/ 1
3 n456 ~ 2 1124 19004 0 0 ~
/ 1
3 n438 ~ 2 8124 11100 0 0 ~
/ 1
3 n469 ~ 2 4644 13076 0 0 ~
/ 1
3 n533 ~ 2 8084 14622 0 0 ~
/ 1
3 n501 ~ 2 3204 14622 0 0 ~
/ 1
3 n403 ~ 2 5764 14064 0 0 ~
/ 1
3 n510 ~ 2 4324 17554 0 0 ~
/ 1
3 n335 ~ 2 6324 15610 0 0 ~
/ 1
3 n329 ~ 2 4804 11658 0 0 ~
/ 1
3 n300 ~ 2 6844 13076 0 0 ~
/ 1
3 n480 ~ 2 3484 12088 0 0 ~
/ 1
3 n441 ~ 2 4684 10670 0 0 ~
/ 1
3 n308 ~ 2 11324 17028 0 0 ~
/ 1
3 n268 ~ 2 604 10924 0 0 ~
/ 1
3 n445 ~ 2 6044 11100 0 0 ~
/ 1
3 n395 ~ 2 9124 8136 0 0 ~
/ 1
3 n301 ~ 2 10284 14622 0 0 ~
/ 1
3 n498 ~ 2 764 12088 0 0 ~
/ 1
3 n479 ~ 2 8924 12646 0 0 ~
/ 1
3 n402 ~ 2 6044 14622 0 0 ~
/ 1
3 n354 ~ 2 1204 15650 0 0 ~
/ 1
3 move_x ~ 2 5564 16988 0 0 ~
/ 1
3 next_state_0_port ~ 2 9404 13602 0 0 ~
/ 1
3 n492 ~ 2 5284 10670 0 0 ~
/ 1
3 n363 ~ 2 11724 15610 0 0 ~
/ 1
3 move_draw_erase_draw ~ 2 5564 18120 0 0 ~
/ 1
3 n421 ~ 2 10204 12088 0 0 ~
/ 1
3 n413 ~ 2 10004 15052 0 0 ~
/ 1
3 n269 ~ 2 8244 14876 0 0 ~
/ 1
3 move_y ~ 3 6124 16852 0 0 ~
/ 1
3 n489 ~ 2 1924 9682 0 0 ~
/ 1
3 n444 ~ 2 9084 11658 0 0 ~
/ 1
3 n351 ~ 2 8964 12088 0 0 ~
/ 1
3 n524 ~ 2 4604 9124 0 0 ~
/ 1
3 n366 ~ 2 1924 15578 0 0 ~
/ 1
3 n302 ~ 2 6844 12088 0 0 ~
/ 1
3 cur_y_0_port ~ 2 1084 18542 0 0 ~
/ 1
3 n358 ~ 2 1204 16638 0 0 ~
/ 1
3 n278 ~ 2 3804 15786 0 0 ~
/ 1
3 n545 ~ 2 7564 15052 0 0 ~
/ 1
3 n404 ~ 2 8524 14622 0 0 ~
/ 1
3 n330 ~ 2 4844 11658 0 0 ~
/ 1
3 n370 ~ 2 5004 19562 0 0 ~
/ 1
3 n440 ~ 2 8204 11100 0 0 ~
/ 1
3 n338 ~ 2 4164 10670 0 0 ~
/ 1
3 n537 ~ 2 4604 15610 0 0 ~
/ 1
3 n388 ~ 2 5004 9650 0 0 ~
/ 1
3 n307 ~ 2 12444 18574 0 0 ~
/ 1
3 n529 ~ 2 11444 19004 0 0 ~
/ 1
3 n405 ~ 2 5404 14622 0 0 ~
/ 1
3 n303 ~ 2 4044 16040 0 0 ~
/ 1
3 n277 ~ 2 1684 13810 0 0 ~
/ 1
3 n466 ~ 2 3284 12088 0 0 ~
/ 1
3 n502 ~ 2 3244 14590 0 0 ~
/ 1
3 n276 ~ 2 8164 13076 0 0 ~
/ 1
3 n521 ~ 2 6404 12088 0 0 ~
/ 1
3 n442 ~ 2 12084 12646 0 0 ~
/ 1
3 n538 ~ 2 8844 18542 0 0 ~
/ 1
3 n380 ~ 2 2164 10670 0 0 ~
/ 1
3 n453 ~ 2 7724 12646 0 0 ~
/ 1
3 n398 ~ 2 9484 10638 0 0 ~
/ 1
3 n377 ~ 2 7924 10144 0 0 ~
/ 1
3 cur_future_piece_0_port ~ 2 1724 9650 0 0 ~
/ 1
3 n313 ~ 2 10524 10144 0 0 ~
/ 1
3 n482 ~ 2 5084 17028 0 0 ~
/ 1
3 n424 ~ 2 9564 15610 0 0 ~
/ 1
3 n393 ~ 2 5124 15084 0 0 ~
/ 1
3 cur_state_0_port ~ 2 9804 17586 0 0 ~
/ 1
3 cur_rot_1_port ~ 2 2524 15084 0 0 ~
/ 1
3 n437 ~ 2 964 16040 0 0 ~
/ 1
3 move_add_sub ~ 2 5564 19108 0 0 ~
/ 1
3 n516 ~ 2 7164 15052 0 0 ~
/ 1
3 n536 ~ 2 4284 17586 0 0 ~
/ 1
3 n477 ~ 2 3724 15052 0 0 ~
/ 1
3 n385 ~ 2 6924 14590 0 0 ~
/ 1
3 next_state_3_port ~ 2 2524 16566 0 0 ~
/ 1
3 cur_y_3_port ~ 2 1964 16072 0 0 ~
/ 1
3 n414 ~ 2 3444 12646 0 0 ~
/ 1
3 n409 ~ 2 3164 14064 0 0 ~
/ 1
3 n394 ~ 2 4564 13076 0 0 ~
/ 1
3 n373 ~ 2 11084 11132 0 0 ~
/ 1
3 n447 ~ 2 684 15052 0 0 ~
/ 1
3 n369 ~ 2 3444 14622 0 0 ~
/ 1
3 n504 ~ 2 2004 9124 0 0 ~
/ 1
3 n381 ~ 2 4604 15052 0 0 ~
/ 1
3 n325 ~ 2 8884 17554 0 0 ~
/ 1
3 n379 ~ 2 2124 10670 0 0 ~
/ 1
3 n295 ~ 2 8684 16040 0 0 ~
/ 1
3 n411 ~ 2 3604 9124 0 0 ~
/ 1
3 n542 ~ 2 7524 14096 0 0 ~
/ 1
3 n407 ~ 2 5564 12646 0 0 ~
/ 1
3 n316 ~ 2 10764 12614 0 0 ~
/ 1
3 n509 ~ 2 11884 18016 0 0 ~
/ 1
3 cur_timer_1_time ~ 2 8604 16040 0 0 ~
/ 1
3 n530 ~ 2 9244 16040 0 0 ~
/ 1
3 n518 ~ 2 7324 14622 0 0 ~
/ 1
3 n499 ~ 2 6364 12088 0 0 ~
/ 1
3 n486 ~ 2 3164 14590 0 0 ~
/ 1
3 n359 ~ 2 10044 16040 0 0 ~
/ 1
3 n462 ~ 2 7764 12646 0 0 ~
/ 1
3 n310 ~ 2 11404 17028 0 0 ~
/ 1
3 move_ready ~ 2 7884 13076 0 0 ~
/ 1
3 n494 ~ 2 10324 15610 0 0 ~
/ 1
3 n347 ~ 2 10564 16072 0 0 ~
/ 1
3 n543 ~ 2 9684 9124 0 0 ~
/ 1
3 n334 ~ 2 7524 11132 0 0 ~
/ 1
3 n408 ~ 2 4724 15578 0 0 ~
/ 1
3 cur_state_3_port ~ 2 8764 18542 0 0 ~
/ 1
3 n508 ~ 2 7124 15578 0 0 ~
/ 1
3 n425 ~ 2 2764 13634 0 0 ~
/ 1
3 n387 ~ 2 4924 9650 0 0 ~
/ 1
3 rot ~ 2 4004 19172 0 0 ~
/ 1
3 n436 ~ 2 2044 14064 0 0 ~
/ 1
3 n386 ~ 2 6884 14622 0 0 ~
/ 1
3 n371 ~ 2 5884 15610 0 0 ~
/ 1
3 n327 ~ 2 9404 12646 0 0 ~
/ 1
3 n293 ~ 2 7284 12646 0 0 ~
/ 1
3 cur_y_2_port ~ 2 724 14622 0 0 ~
/ 1
3 n495 ~ 2 2164 14622 0 0 ~
/ 1
3 n420 ~ 2 7724 11658 0 0 ~
/ 1
3 n399 ~ 2 4804 17554 0 0 ~
/ 1
3 n396 ~ 2 5964 13602 0 0 ~
/ 1
3 n392 ~ 2 11604 12088 0 0 ~
/ 1
3 cur_state_4_port ~ 2 12004 16040 0 0 ~
/ 1
3 n368 ~ 2 9644 15052 0 0 ~
/ 1
3 n491 ~ 2 6524 10144 0 0 ~
/ 1
3 n372 ~ 2 4404 16598 0 0 ~
/ 1
3 n465 ~ 2 1084 15084 0 0 ~
/ 1
3 n314 ~ 2 9604 15052 0 0 ~
/ 1
3 x ~ 2 1004 12646 0 0 ~
/ 1
3 n513 ~ 2 10404 9682 0 0 ~
/ 1
3 n339 ~ 2 5324 13602 0 0 ~
/ 1
3 n474 ~ 2 3444 12088 0 0 ~
/ 1
3 n493 ~ 2 6244 10112 0 0 ~
/ 1
3 n451 ~ 2 5524 12120 0 0 ~
/ 1
3 cur_rot_0_port ~ 2 3244 12088 0 0 ~
/ 1
3 n328 ~ 2 8204 13634 0 0 ~
/ 1
3 n511 ~ 2 7364 13602 0 0 ~
/ 1
3 n305 ~ 2 3644 16072 0 0 ~
/ 1
3 cur_state_1_port ~ 2 4964 16040 0 0 ~
/ 1
3 next_state_1_port ~ 2 4284 18542 0 0 ~
/ 1
3 n299 ~ 2 6884 13076 0 0 ~
/ 1
3 cur_timer_1_start ~ 2 9444 18574 0 0 ~
/ 1
3 n483 ~ 2 7884 12088 0 0 ~
/ 1
3 cur_timer_1_reset ~ 2 1084 11132 0 0 ~
/ 1
3 n400 ~ 2 9404 17028 0 0 ~
/ 1
3 n463 ~ 2 1124 13634 0 0 ~
/ 1
3 n378 ~ 2 7564 11626 0 0 ~
/ 1
3 n346 ~ 2 11084 18574 0 0 ~
/ 1
3 n541 ~ 2 8444 19004 0 0 ~
/ 1
3 n490 ~ 2 3684 13602 0 0 ~
/ 1
3 add_sub ~ 3 2004 19738 0 0 ~
/ 1
3 n520 ~ 2 10804 19530 0 0 ~
/ 1
3 n433 ~ 2 9204 16566 0 0 ~
/ 1
3 n312 ~ 2 11444 19530 0 0 ~
/ 1
3 move_check_start ~ 2 8324 19172 0 0 ~
/ 1
3 n419 ~ 2 9804 16072 0 0 ~
/ 1
3 n344 ~ 2 9524 10670 0 0 ~
/ 1
3 move_draw_erase_start ~ 2 5564 18470 0 0 ~
/ 1
3 n349 ~ 2 8724 16566 0 0 ~
/ 1
3 n446 ~ 2 644 15052 0 0 ~
/ 1
3 move_rot ~ 2 5564 18964 0 0 ~
/ 1
3 n364 ~ 2 12124 18542 0 0 ~
/ 1
3 n475 ~ 2 9924 9682 0 0 ~
/ 1
3 n522 ~ 2 6324 12088 0 0 ~
/ 1
3 n321 ~ 2 11684 15052 0 0 ~
/ 1
3 n365 ~ 2 9204 16040 0 0 ~
/ 1
3 cur_x_2_port ~ 2 3324 15578 0 0 ~
/ 1
3 n391 ~ 2 9164 16040 0 0 ~
/ 1
3 cur_x_1_port ~ 2 9244 10670 0 0 ~
/ 1
3 cur_x_0_port ~ 2 10684 11626 0 0 ~
_I0/chip top_level2 0
vga_v_sync 2 16398 18640
/ 0
dbg_draw_erase_start 2 12558 14942
/ 0
dbg_clear_shift_start 2 12558 10768
/ 0
dbg_clear_shift_ready 2 12558 9572
/ 0
dbg_draw_score_start 2 13598 13596
/ 0
dbg_timer_start 2 13598 18432
/ 0
dbg_timer_ready 2 13598 18640
/ 0
dbg_ram_data_in 2 13838 5302
/ 0
clk 2 13598 10990
/ 0
vss 2 3038 5939
/ 0
vdd 2 3038 6433
/ 0
vga_h_sync 2 38838 12504
/ 0
vga_green 2 38838 12966
/ 0
dbg_lut_start 2 24158 11094
/ 0
dbg_check_start 3 15598 6888
/ 0
dbg_check_ready 3 8158 19732
/ 0
dbg_draw_erase_ready 3 5518 19732
/ 0
dbg_draw_score_ready 3 10998 19732
/ 0
dbg_lut_ready 3 17198 6888
/ 0
dbg_ram_we 3 18638 9852
/ 0
dbg_ram_data_out 3 16278 6888
/ 0
dbg_ram_data_vga 3 26958 10346
/ 0
dbg_ram_addr_part_1_0_1 3 15558 4002
/ 0
dbg_ram_addr_part_1_0_0 3 15358 4002
/ 0
rst 3 12158 6888
/ 0
inputs_5_0_5 3 1798 7876
/ 0
inputs_5_0_4 3 2118 7876
/ 0
inputs_5_0_3 3 1838 7876
/ 0
inputs_5_0_2 3 1758 7876
/ 0
inputs_5_0_1 3 1598 7876
/ 0
inputs_5_0_0 3 2358 7876
/ 0
vga_red 3 35998 11906
/ 0
vga_blue 3 36078 11906
/ 1
3 n3 ~ 2 23484 11100 0 0 ~
/ 1
3 n21 ~ 2 24124 11100 0 0 ~
/ 1
3 vga_addr_5_port ~ 3 34244 11912 0 0 ~
/ 1
3 vga_addr_7_port ~ 3 33244 11912 0 0 ~
/ 1
3 score_data_7_port ~ 2 16564 14168 0 0 ~
/ 1
3 score_data_6_port ~ 3 15244 15786 0 0 ~
/ 1
3 score_data_3_port ~ 2 14804 15786 0 0 ~
/ 1
3 score_data_1_port ~ 2 16564 15156 0 0 ~
/ 1
3 score_data_4_port ~ 3 14764 12328 0 0 ~
/ 1
3 score_data_0_port ~ 3 14924 15786 0 0 ~
/ 1
3 mask_2_port ~ 3 15004 4008 0 0 ~
/ 1
3 next_piece_1_port ~ 3 10044 7960 0 0 ~
/ 1
3 vga_addr_6_port ~ 3 32124 11912 0 0 ~
/ 1
3 score_data_2_port ~ 3 14724 15786 0 0 ~
/ 1
3 score_data_5_port ~ 3 16164 15786 0 0 ~
/ 1
3 mask_5_port ~ 2 14804 5068 0 0 ~
/ 1
3 n18 ~ 2 19244 8766 0 0 ~
/ 1
3 mask_1_port ~ 3 13124 4008 0 0 ~
/ 1
3 next_piece_0_port ~ 3 2604 7960 0 0 ~
/ 1
3 inputs_debounced_0_port ~ 3 6564 7960 0 0 ~
/ 1
3 mask_0_port ~ 3 14884 3930 0 0 ~
/ 1
3 mask_7_port ~ 3 13444 4008 0 0 ~
/ 1
3 n14 ~ 2 24684 11132 0 0 ~
/ 1
3 mask_select_0_port ~ 3 16084 4008 0 0 ~
/ 1
3 mask_3_port ~ 3 13404 3930 0 0 ~
/ 1
3 next_piece_2_port ~ 3 3524 7960 0 0 ~
/ 1
3 mask_6_port ~ 2 13844 4638 0 0 ~
/ 1
3 button_seed ~ 3 8764 6400 0 0 ~
/ 1
3 n7 ~ 2 21164 11132 0 0 ~
/ 1
3 vga_addr_1_port ~ 2 25324 11132 0 0 ~
/ 1
3 lut_error ~ 3 15444 56 0 0 ~
/ 1
3 inputs_debounced_4_port ~ 3 2964 4996 0 0 ~
/ 1
3 check_empty ~ 3 6524 7960 0 0 ~
/ 1
3 mask_4_port ~ 2 14804 5834 0 0 ~
/ 1
3 n13 ~ 3 17884 11912 0 0 ~
/ 1
3 mask_select_1_port ~ 3 16404 4008 0 0 ~
/ 1
3 n19 ~ 2 27804 11132 0 0 ~
/ 1
3 n5 ~ 2 23884 11132 0 0 ~
/ 1
3 vga_addr_0_port ~ 2 22684 11132 0 0 ~
/ 1
3 vga_addr_4_port ~ 2 20404 11132 0 0 ~
/ 1
3 vga_addr_2_port ~ 2 19284 11132 0 0 ~
/ 1
3 n4 ~ 2 23524 11100 0 0 ~
/ 1
3 n15 ~ 2 21964 11132 0 0 ~
/ 1
3 vga_addr_3_port ~ 2 19844 11132 0 0 ~
/ 1
3 n6 ~ 2 23284 11132 0 0 ~
/ 1
3 timer_1_time ~ 3 9244 7960 0 0 ~
/ 1
3 n20 ~ 2 26444 11132 0 0 ~
/ 1
3 new_piece ~ 3 7844 6400 0 0 ~
/ 1
3 inputs_debounced_5_port ~ 3 2964 7882 0 0 ~
/ 1
3 score ~ 2 16564 11522 0 0 ~
/ 1
3 lut_piece_type_0_port ~ 3 4404 7960 0 0 ~
/ 1
3 rom_addr_4_port ~ 3 16604 3930 0 0 ~
/ 1
3 lut_piece_type_2_port ~ 3 5324 7960 0 0 ~
/ 1
3 rom_addr_1_port ~ 2 17804 1292 0 0 ~
/ 1
3 n16 ~ 2 26884 11132 0 0 ~
/ 1
3 n9 ~ 2 20044 11132 0 0 ~
/ 1
3 rom_addr_5_port ~ 2 23684 11132 0 0 ~
/ 1
3 lut_piece_type_1_port ~ 3 15924 56 0 0 ~
/ 1
3 inputs_debounced_2_port ~ 3 3004 4996 0 0 ~
/ 1
3 timer_1_reset ~ 3 6964 7960 0 0 ~
/ 1
3 rom_addr_3_port ~ 3 13884 56 0 0 ~
/ 1
3 rom_addr_0_port ~ 2 17804 1850 0 0 ~
/ 1
3 n10 ~ 2 20604 11132 0 0 ~
/ 1
3 inputs_debounced_1_port ~ 3 2124 4996 0 0 ~
/ 1
3 inputs_debounced_3_port ~ 3 2084 4996 0 0 ~
/ 1
3 n12 ~ 2 19484 11132 0 0 ~
/ 1
3 n8 ~ 2 25524 11132 0 0 ~
/ 1
3 lut_start_check ~ 3 16484 6894 0 0 ~
/ 1
3 draw_erase_draw ~ 2 13844 5068 0 0 ~
/ 1
3 rom_addr_2_port ~ 3 12164 56 0 0 ~
/ 1
3 lut_y_2_port ~ 3 14684 3930 0 0 ~
/ 1
3 n11 ~ 2 38804 2630 0 0 ~
/ 1
3 lut_start_de ~ 3 12604 6894 0 0 ~
/ 1
3 lut_next_piece ~ 3 13284 3930 0 0 ~
/ 1
3 lut_y_3_port ~ 3 15364 3930 0 0 ~
/ 1
3 lut_y_0_port ~ 3 14044 3930 0 0 ~
/ 1
3 rom_data_2_port ~ 3 14364 3930 0 0 ~
/ 1
3 n17 ~ 2 21644 11132 0 0 ~
/ 1
3 lut_x_2_port ~ 2 11284 2344 0 0 ~
/ 1
3 rom_data_3_port ~ 3 13964 3930 0 0 ~
/ 1
3 rom_data_0_port ~ 3 13084 3930 0 0 ~
/ 1
3 lut_x_0_port ~ 3 13124 3930 0 0 ~
/ 1
3 lut_x_1_port ~ 2 11284 1850 0 0 ~
/ 1
3 lut_rot_0_port ~ 3 13564 56 0 0 ~
/ 1
3 rom_data_1_port ~ 2 11284 1882 0 0 ~
/ 1
3 ram_addr_4_port ~ 2 14804 5276 0 0 ~
/ 1
3 rom_addr_6_port ~ 2 24164 19394 0 0 ~
/ 1
3 ram_addr_6_port ~ 2 14804 5308 0 0 ~
/ 1
3 lut_rot_1_port ~ 3 14124 56 0 0 ~
/ 1
3 lut_y_1_port ~ 2 444 19108 0 0 ~
/ 1
3 ram_addr_3_port ~ 3 16124 4008 0 0 ~
/ 1
3 ram_addr_5_port ~ 2 14804 5626 0 0 ~
/ 1
3 ram_addr_2_port ~ 3 14924 4008 0 0 ~
/ 1
3 ram_addr_7_port ~ 2 14804 6264 0 0 ~
_I0 top_top_level 0
vdd 2 438 4178
/ 0
xi 2 438 4210
/ 0
xo 2 878 4250
/ 0
vss 2 438 3963
/ 0
vga_h_sync 2 38838 12504
/ 0
vga_v_sync 2 16398 18640
/ 0
vga_green 2 38838 12966
/ 0
dbg_draw_erase_start 2 12558 14942
/ 0
dbg_clear_shift_start 2 12558 10768
/ 0
dbg_clear_shift_ready 2 12558 9572
/ 0
dbg_draw_score_start 2 13598 13596
/ 0
dbg_lut_start 2 24158 11094
/ 0
dbg_timer_start 2 13598 18432
/ 0
dbg_timer_ready 2 13598 18640
/ 0
dbg_ram_data_in 2 13838 5302
/ 0
rst 3 12158 6888
/ 0
inputs_5_0_5 3 1798 7876
/ 0
inputs_5_0_4 3 2118 7876
/ 0
inputs_5_0_3 3 1838 7876
/ 0
inputs_5_0_2 3 1758 7876
/ 0
inputs_5_0_1 3 1598 7876
/ 0
inputs_5_0_0 3 2358 7876
/ 0
vga_red 3 35998 11906
/ 0
vga_blue 3 36078 11906
/ 0
dbg_check_start 3 15598 6888
/ 0
dbg_check_ready 3 8158 19732
/ 0
dbg_draw_erase_ready 3 5518 19732
/ 0
dbg_draw_score_ready 3 10998 19732
/ 0
dbg_lut_ready 3 17198 6888
/ 0
dbg_ram_we 3 18638 9852
/ 0
dbg_ram_data_out 3 16278 6888
/ 0
dbg_ram_data_vga 3 26958 10346
/ 0
dbg_ram_addr_part_1_0_1 3 15558 4002
/ 0
dbg_ram_addr_part_1_0_0 3 15358 4002
/ 1
3 clk ~ 2 1164 4216 0 0 ~
/ 1
3 X_Logic1_port ~ 2 1164 4463 0 0 ~
/ 1
3 n1 ~ 2 1364 4216 0 0 ~
