#Start recording tcl command: 11/4/2022 15:03:06
#Project Location: C:/Users/eidos/GitHub/FPGA_PWM_FSM_Practice/common/db/work; Project name: study_001
prj_project open "C:/Users/eidos/GitHub/FPGA_PWM_FSM_Practice/common/db/work/study_001.ldf"
#Stop recording: 11/4/2022 15:03:09
