# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do IITB_CPU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:33 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux16_8x1
# -- Compiling architecture Dataflow of Mux16_8x1
# End time: 22:03:33 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Shifter7.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:33 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Shifter7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Shifter7
# -- Compiling architecture struct of Shifter7
# End time: 22:03:33 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/SE10.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:33 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/SE10.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SE10
# -- Compiling architecture struct of SE10
# End time: 22:03:33 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/SE7.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:33 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/SE7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SE7
# -- Compiling architecture struct of SE7
# End time: 22:03:33 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Register_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:33 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Register_file
# -- Compiling architecture struct of Register_File
# End time: 22:03:33 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Register_16bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:33 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Register_16bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Register_16bit
# -- Compiling architecture struct of Register_16bit
# End time: 22:03:33 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:33 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux16_4x1
# -- Compiling architecture Dataflow of Mux16_4x1
# End time: 22:03:33 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:33 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux16_2x1
# -- Compiling architecture Dataflow of Mux16_2x1
# End time: 22:03:33 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:33 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux3_8x1
# -- Compiling architecture Dataflow of Mux3_8x1
# End time: 22:03:33 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:33 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux3_4x1
# -- Compiling architecture Dataflow1 of Mux3_4x1
# End time: 22:03:34 on Nov 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:34 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memory
# -- Compiling architecture struct of Memory
# End time: 22:03:34 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/dff_en.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:34 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/dff_en.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en
# -- Compiling architecture behave of dff_en
# End time: 22:03:34 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:34 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behave of ALU
# End time: 22:03:34 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:34 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Datapath
# -- Compiling architecture Struct of Datapath
# ** Warning: D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl(180): Cannot associate port "DataOut" of mode OUT with port "T1_out" of mode BUFFER.
# ** Warning: D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl(181): Cannot associate port "DataOut" of mode OUT with port "T2_out" of mode BUFFER.
# ** Warning: D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl(182): Cannot associate port "DataOut" of mode OUT with port "T3_out" of mode BUFFER.
# ** Warning: D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl(184): Cannot associate port "DataOut" of mode OUT with port "loop_count" of mode BUFFER.
# End time: 22:03:34 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vcom -93 -work work {D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/FSM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:34 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behave of FSM
# End time: 22:03:34 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:34 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IITB_CPU
# -- Compiling architecture arch of IITB_CPU
# ** Warning: D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd(140): Cannot associate port "T1_out" of mode BUFFER with port "PC_test" of mode OUT.
# ** Warning: D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd(140): Cannot associate port "T3_out" of mode BUFFER with port "T3_test" of mode OUT.
# End time: 22:03:34 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
