==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] Analyzing design file 'mvm_sa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.88 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.36 seconds; current allocated memory: 294.656 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'write_y_loop' is marked as complete unroll implied by the pipeline pragma (mvm_sa.cpp:49:3)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_4' is marked as complete unroll implied by the pipeline pragma (mvm_sa.cpp:51:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_5' is marked as complete unroll implied by the pipeline pragma (mvm_sa.cpp:54:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_1' is marked as complete unroll implied by the pipeline pragma (mvm_sa.cpp:32:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_36_2' is marked as complete unroll implied by the pipeline pragma (mvm_sa.cpp:36:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_3' is marked as complete unroll implied by the pipeline pragma (mvm_sa.cpp:40:21)
INFO: [HLS 214-291] Loop 'load_A_loop' is marked as complete unroll implied by the pipeline pragma (mvm_sa.cpp:20:3)
INFO: [HLS 214-186] Unrolling loop 'write_y_loop' (mvm_sa.cpp:49:3) in function 'mvm_sa' completely with a factor of 4 (mvm_sa.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_5' (mvm_sa.cpp:54:21) in function 'mvm_sa' completely with a factor of 4 (mvm_sa.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_4' (mvm_sa.cpp:51:21) in function 'mvm_sa' completely with a factor of 2 (mvm_sa.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_1' (mvm_sa.cpp:32:20) in function 'mvm_sa' completely with a factor of 4 (mvm_sa.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_3' (mvm_sa.cpp:40:21) in function 'mvm_sa' completely with a factor of 4 (mvm_sa.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (mvm_sa.cpp:36:21) in function 'mvm_sa' completely with a factor of 2 (mvm_sa.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'load_A_loop' (mvm_sa.cpp:20:3) in function 'mvm_sa' completely with a factor of 16 (mvm_sa.cpp:4:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'load_A_loop' (mvm_sa.cpp:20:3) in function 'mvm_sa' has been removed because the loop is unrolled completely (mvm_sa.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ6mvm_saRN3hls6streamINS_4axisIiLm0ELm0ELm0EEELi0EEES4_S4_E7x_local': Complete partitioning on dimension 1. (mvm_sa.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ6mvm_saRN3hls6streamINS_4axisIiLm0ELm0ELm0EEELi0EEES4_S4_E7A_local': Complete partitioning on dimension 1. (mvm_sa.cpp:11:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i32.i32' into 'mvm_sa(hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'mvm_sa(hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'mvm_sa(hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.i32' into 'mvm_sa(hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.17 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.4 seconds; current allocated memory: 295.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 295.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 301.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 308.148 MB.
INFO: [XFORM 203-102] Partitioning array 'mvm_sa(stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&)A_local.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'mvm_sa(stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&)A_local.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'mvm_sa(stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&)A_local.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'mvm_sa(stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&)A_local' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mvm_sa' (mvm_sa.cpp:18:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 337.031 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 337.477 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mvm_sa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvm_sa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mvm_sa'.
WARNING: [HLS 200-880] The II Violation in module 'mvm_sa' (function 'mvm_sa'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_6') on port 'A_stream_V_data_V' and axis request operation ('tmp') on port 'A_stream_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'mvm_sa' (function 'mvm_sa'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_7') on port 'A_stream_V_data_V' and axis request operation ('tmp') on port 'A_stream_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'mvm_sa' (function 'mvm_sa'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_8') on port 'A_stream_V_data_V' and axis request operation ('tmp') on port 'A_stream_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'mvm_sa' (function 'mvm_sa'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_9') on port 'A_stream_V_data_V' and axis request operation ('tmp') on port 'A_stream_V_data_V'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] Analyzing design file 'mvm_sa.cpp' ... 
WARNING: [HLS 207-5556] Only for/while/do support the pipeline  pragma (mvm_sa.cpp:31:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.83 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.33 seconds; current allocated memory: 294.656 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-248] Applying array_partition to '_ZZ6mvm_saRN3hls6streamINS_4axisIiLm0ELm0ELm0EEELi0EEES4_S4_E3acc': Complete partitioning on dimension 1. (mvm_sa.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ6mvm_saRN3hls6streamINS_4axisIiLm0ELm0ELm0EEELi0EEES4_S4_E7x_local': Complete partitioning on dimension 1. (mvm_sa.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ6mvm_saRN3hls6streamINS_4axisIiLm0ELm0ELm0EEELi0EEES4_S4_E7A_local': Complete partitioning on dimension 1. (mvm_sa.cpp:10:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i32.i32' into 'mvm_sa(hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'mvm_sa(hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'mvm_sa(hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.i32' into 'mvm_sa(hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.16 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.33 seconds; current allocated memory: 295.535 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 295.535 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 301.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 308.141 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' in function 'mvm_sa' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_y_loop' (mvm_sa.cpp:49) in function 'mvm_sa' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_32_1' in function 'mvm_sa' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_y_loop' (mvm_sa.cpp:49) in function 'mvm_sa' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_36_2' (mvm_sa.cpp:36) in function 'mvm_sa' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_40_3' (mvm_sa.cpp:40) in function 'mvm_sa' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (mvm_sa.cpp:51) in function 'mvm_sa' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_54_5' (mvm_sa.cpp:54) in function 'mvm_sa' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mvm_sa(stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&)A_local.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mvm_sa(stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&)A_local.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mvm_sa(stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&)A_local.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mvm_sa(stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&)A_local' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mvm_sa(stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&)A_local.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mvm_sa(stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&)A_local.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mvm_sa(stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&)A_local.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mvm_sa(stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&)A_local' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 338.039 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 361.273 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mvm_sa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvm_sa_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 361.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 361.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvm_sa_Pipeline_write_y_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_y_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'write_y_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 361.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 361.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvm_sa_Pipeline_load_A_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_A_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_A_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 361.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 361.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvm_sa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 361.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 361.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvm_sa_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mvm_sa_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvm_sa_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 361.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvm_sa_Pipeline_write_y_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mvm_sa_Pipeline_write_y_loop' pipeline 'write_y_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvm_sa_Pipeline_write_y_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 362.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvm_sa_Pipeline_load_A_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mvm_sa_Pipeline_load_A_loop' pipeline 'load_A_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvm_sa_Pipeline_load_A_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 363.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvm_sa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/A_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/A_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/A_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/A_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/x_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/x_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/x_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/x_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/y_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/y_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/y_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/y_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mvm_sa' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvm_sa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 364.797 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] Analyzing design file 'mvm_sa.cpp' ... 
WARNING: [HLS 207-5554] Only for-loops and functions support the dataflow (mvm_sa.cpp:31:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (mvm_sa.cpp:31:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file mvm_sa.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.88 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.37 seconds; current allocated memory: 294.656 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-248] Applying array_partition to '_ZZ6mvm_saRN3hls6streamINS_4axisIiLm0ELm0ELm0EEELi0EEES4_S4_E3acc': Complete partitioning on dimension 1. (mvm_sa.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ6mvm_saRN3hls6streamINS_4axisIiLm0ELm0ELm0EEELi0EEES4_S4_E7x_local': Complete partitioning on dimension 1. (mvm_sa.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ6mvm_saRN3hls6streamINS_4axisIiLm0ELm0ELm0EEELi0EEES4_S4_E7A_local': Complete partitioning on dimension 1. (mvm_sa.cpp:10:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i32.i32' into 'mvm_sa(hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'mvm_sa(hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'mvm_sa(hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.i32' into 'mvm_sa(hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.12 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.28 seconds; current allocated memory: 295.547 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 295.547 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 301.781 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 308.172 MB.
INFO: [XFORM 203-510] Pipelining loop 'read_x_loop' in function 'mvm_sa' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_y_loop' (mvm_sa.cpp:50) in function 'mvm_sa' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'read_x_loop' in function 'mvm_sa' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_y_loop' (mvm_sa.cpp:50) in function 'mvm_sa' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_37_1' (mvm_sa.cpp:37) in function 'mvm_sa' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_41_2' (mvm_sa.cpp:41) in function 'mvm_sa' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_52_3' (mvm_sa.cpp:52) in function 'mvm_sa' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_4' (mvm_sa.cpp:55) in function 'mvm_sa' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mvm_sa(stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&)A_local.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mvm_sa(stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&)A_local.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mvm_sa(stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&)A_local.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mvm_sa(stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&)A_local' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mvm_sa(stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&)A_local.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mvm_sa(stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&)A_local.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mvm_sa(stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&)A_local.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mvm_sa(stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&, stream<axis<int, 0ul, 0ul, 0ul>, 0>&)A_local' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 338.078 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 361.289 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mvm_sa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvm_sa_Pipeline_read_x_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_x_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'read_x_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 361.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 361.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvm_sa_Pipeline_write_y_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_y_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'write_y_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 361.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 361.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvm_sa_Pipeline_load_A_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_A_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_A_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 361.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 361.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvm_sa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 361.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 361.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvm_sa_Pipeline_read_x_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mvm_sa_Pipeline_read_x_loop' pipeline 'read_x_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvm_sa_Pipeline_read_x_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 361.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvm_sa_Pipeline_write_y_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mvm_sa_Pipeline_write_y_loop' pipeline 'write_y_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvm_sa_Pipeline_write_y_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 362.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvm_sa_Pipeline_load_A_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mvm_sa_Pipeline_load_A_loop' pipeline 'load_A_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvm_sa_Pipeline_load_A_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 363.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvm_sa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/A_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/A_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/A_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/A_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/x_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/x_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/x_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/x_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/y_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/y_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/y_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/y_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mvm_sa' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_3' is power-on initialization.
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name mvm_sa mvm_sa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] Analyzing design file 'mvm_sa.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (mvm_sa.cpp:8:22)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (mvm_sa.cpp:15:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (mvm_sa.cpp:17:16)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (mvm_sa.cpp:21:1)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (mvm_sa.cpp:38:1)
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file mvm_sa.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.84 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.39 seconds; current allocated memory: 294.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-248] Applying array_partition to '_ZZ6mvm_saRN3hls6streamINS_4axisIiLm0ELm0ELm0EEELi0EEES4_E3acc': Complete partitioning on dimension 1. (mvm_sa.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ6mvm_saRN3hls6streamINS_4axisIiLm0ELm0ELm0EEELi0EEES4_E7x_local': Complete partitioning on dimension 1. (mvm_sa.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ6mvm_saRN3hls6streamINS_4axisIiLm0ELm0ELm0EEELi0EEES4_E7A_local': Complete partitioning on dimension 1. (mvm_sa.cpp:8:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i32.i32' into 'mvm_sa(hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'mvm_sa(hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'mvm_sa(hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.i32' into 'mvm_sa(hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.13 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.25 seconds; current allocated memory: 295.477 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 295.477 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 301.375 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 308.172 MB.
INFO: [XFORM 203-510] Pipelining loop 'read_x_loop' in function 'mvm_sa' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_y_loop' (mvm_sa.cpp:41) in function 'mvm_sa' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'read_x_loop' in function 'mvm_sa' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write_y_loop' (mvm_sa.cpp:41) in function 'mvm_sa' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_1' (mvm_sa.cpp:26) in function 'mvm_sa' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_2' (mvm_sa.cpp:30) in function 'mvm_sa' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_41_3' (mvm_sa.cpp:41) in function 'mvm_sa' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_4' (mvm_sa.cpp:44) in function 'mvm_sa' completely with a factor of 4.
INFO: [XFORM 203-712] Applying dataflow to function 'mvm_sa' (mvm_sa.cpp:56:1), detected/extracted 1 process function(s): 
	 'Loop_read_x_loop_proc1'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 337.609 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 360.957 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mvm_sa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_read_x_loop_proc1_Pipeline_read_x_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_x_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'read_x_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 360.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 360.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_read_x_loop_proc1_Pipeline_write_y_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_y_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'write_y_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 360.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 360.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name mvm_sa mvm_sa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] Analyzing design file 'mvm_sa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.84 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.37 seconds; current allocated memory: 294.652 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'write_y_loop' is marked as complete unroll implied by the pipeline pragma (mvm_sa.cpp:39:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_3' is marked as complete unroll implied by the pipeline pragma (mvm_sa.cpp:41:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_4' is marked as complete unroll implied by the pipeline pragma (mvm_sa.cpp:44:20)
INFO: [HLS 214-291] Loop 'read_x_loop' is marked as complete unroll implied by the pipeline pragma (mvm_sa.cpp:22:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_1' is marked as complete unroll implied by the pipeline pragma (mvm_sa.cpp:26:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_2' is marked as complete unroll implied by the pipeline pragma (mvm_sa.cpp:30:20)
INFO: [HLS 214-186] Unrolling loop 'write_y_loop' (mvm_sa.cpp:39:2) in function 'mvm_sa' completely with a factor of 4 (mvm_sa.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_4' (mvm_sa.cpp:44:20) in function 'mvm_sa' completely with a factor of 4 (mvm_sa.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_3' (mvm_sa.cpp:41:20) in function 'mvm_sa' completely with a factor of 2 (mvm_sa.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'read_x_loop' (mvm_sa.cpp:22:2) in function 'mvm_sa' completely with a factor of 4 (mvm_sa.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (mvm_sa.cpp:30:20) in function 'mvm_sa' completely with a factor of 4 (mvm_sa.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_1' (mvm_sa.cpp:26:20) in function 'mvm_sa' completely with a factor of 2 (mvm_sa.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ6mvm_saRN3hls6streamINS_4axisIiLm0ELm0ELm0EEELi0EEES4_E7x_local': Complete partitioning on dimension 1. (mvm_sa.cpp:15:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i32.i32' into 'mvm_sa(hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'mvm_sa(hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'mvm_sa(hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.i32' into 'mvm_sa(hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.09 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.27 seconds; current allocated memory: 295.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 295.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 300.988 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 307.484 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 335.898 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 336.773 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mvm_sa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvm_sa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mvm_sa'.
WARNING: [HLS 200-880] The II Violation in module 'mvm_sa' (function 'mvm_sa'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_6') on port 'x_stream_V_data_V' and axis read operation ('empty') on port 'x_stream_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'mvm_sa' (function 'mvm_sa'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_7') on port 'x_stream_V_data_V' and axis read operation ('empty') on port 'x_stream_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'mvm_sa' (function 'mvm_sa'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_8') on port 'x_stream_V_data_V' and axis read operation ('empty') on port 'x_stream_V_data_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 8, function 'mvm_sa'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 336.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 336.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvm_sa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/x_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/x_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/x_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/x_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/y_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/y_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mvm_sa/y_stream_V_strb_V' to 'axis' (register, both mode).
