<HTML>
<HEAD>
<TITLE>Innovus</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 20.10-p004_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID cad1004)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Thu Aug 17 18:24:34 2023</TD></TR>
<TR><TD>#  Design:          /TD><TD>MATRIX_MUL_SYSTOLIC</TD></TR>
<TR><TD>#  Command:    </TD><TD>checkDesign -netlist</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>Check Design Report</H3>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Design Stats</B></P></CAPTION>
    <TR>
    <TD>Design Name<BR></TD>
    <TD>MATRIX_MUL_SYSTOLIC<BR></TD>
    <TR>
    <TD>Number of cells used in the design<BR></TD>
    <TD><A HREF="MATRIX_MUL_SYSTOLIC_cell.list">103</A><BR></TD>
    <TR>
    <TD>Number of Non-uniquified instances in the design<BR></TD>
    <TD><A HREF="MATRIX_MUL_SYSTOLIC_cell.list">0</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Top Level Netlist Check</B></P></CAPTION>
    <TR>
    <TD>Floating Ports<BR></TD>
    <TD>0<BR></TD>
    <TR>
    <TD>Ports Connect to multiple Pads<BR></TD>
    <TD>0<BR></TD>
    <TR>
    <TD>Ports connected to core instances<BR></TD>
    <TD><A HREF="port2Core.main.htm">2148</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Instance Pin Check</B></P></CAPTION>
    <TR>
    <TD>Output pins connected to Power Ground net<BR></TD>
    <TD>0<BR></TD>
    <TR>
    <TD>Instances with input pins tied together<BR></TD>
    <TD><A HREF="instTerm.main.htm#sameDriver">724</A><BR></TD>
    <TR>
    <TD>TieHi/Lo term nets not connected to instance's PG terms<BR></TD>
    <TD>0<BR></TD>
    <TR>
    <TD>Floating Instance terminals<BR></TD>
    <TD><A HREF="instTerm.main.htm#inFloating">85</A><BR></TD>
    <TR>
    <TD>Floating IO terms<BR></TD>
    <TD>0<BR></TD>
    <TR>
    <TD>Tie Hi/Lo output terms floating<BR></TD>
    <TD>0<BR></TD>
    <TR>
    <TD>Output term shorted to Power Ground net<BR></TD>
    <TD>0<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Primitive Net DRC Check</B></P></CAPTION>
    <TR>
    <TD>Nets with tri-state driver<BR></TD>
    <TD>0<BR></TD>
    <TR>
    <TD>Nets with parallel drivers<BR></TD>
    <TD>0<BR></TD>
    <TR>
    <TD>Nets with multiple drivers<BR></TD>
    <TD>0<BR></TD>
    <TR>
    <TD>Nets with no driver (No FanIn)<BR></TD>
    <TD>0<BR></TD>
    <TR>
    <TD>Output Floating nets (No FanOut)<BR></TD>
    <TD><A HREF="noOutputNet.main.htm">601</A><BR></TD>
    <TR>
    <TD>High Fanout nets (>50)<BR></TD>
    <TD><A HREF="HFNet.main.htm">9</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Sub Module Port Definition Check</B></P></CAPTION>
    <TR>
    <TD>Tie Hi/Lo instances connected to output<BR></TD>
    <TD>0<BR></TD>
    <TR>
    <TD>Verilog nets with multiple drivers<BR></TD>
    <TD>0<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Dont Use Cells Used in Design</B></P></CAPTION>
    <TR>
    <TD>Dont use cells in design<BR></TD>
    <TD>0<BR></TD>
</TABLE>

</BODY>
</HTML>
