#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 30 14:08:01 2019
# Process ID: 6348
# Current directory: C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7104 C:\340\acmetest\pbasepiezo2Rev.xpr\pbasejb\pbasejb.xpr
# Log file: C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/vivado.log
# Journal file: C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk -hwspec C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk/design_1_wrapper.hdf
open_bd_design {C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {5 1622 -67} [get_bd_cells axi_gpio_3]
set_property location {6 1907 -71} [get_bd_cells piezo_0]
set_property location {6 1900 -71} [get_bd_cells piezo_0]
set_property location {6 1900 -94} [get_bd_cells piezo_0]
set_property location {6 1903 -86} [get_bd_cells piezo_0]
regenerate_bd_layout
close [ open C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/new/sevenseg.vhd w ]
add_files C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/new/sevenseg.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference sevenseg sevenseg_0
set_property location {6 1921 -92} [get_bd_cells sevenseg_0]
startgroup
make_bd_pins_external  [get_bd_pins sevenseg_0/anode_n]
endgroup
set_property name anode_n [get_bd_ports anode_n_0]
startgroup
make_bd_pins_external  [get_bd_pins sevenseg_0/segment_n]
endgroup
set_property name segment_n [get_bd_ports segment_n_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_4
endgroup
set_property location {6 1839 -244} [get_bd_cells axi_gpio_4]
set_property location {6 1875 -83} [get_bd_cells axi_gpio_4]
set_property -dict [list CONFIG.C_GPIO_WIDTH {16} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_4]
set_property location {6 1872 -72} [get_bd_cells axi_gpio_4]
set_property location {6 1873 -78} [get_bd_cells axi_gpio_4]
connect_bd_net [get_bd_pins sevenseg_0/bcdin] [get_bd_pins axi_gpio_4/gpio_io_o]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins sevenseg_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_4/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_4/S_AXI]
endgroup
connect_bd_net [get_bd_pins sevenseg_0/reset_n] [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn]
regenerate_bd_layout
validate_bd_design
save_bd_design
update_compile_order -fileset sources_1
update_module_reference design_1_sevenseg_0_0
reset_run design_1_xbar_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/impl_1/design_1_wrapper.sysdef C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk -hwspec C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk -hwspec C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk/design_1_wrapper.hdf
open_bd_design {C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_sevenseg_0_0
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run synth_1
update_module_reference design_1_sevenseg_0_0
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/impl_1/design_1_wrapper.sysdef C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk -hwspec C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk/design_1_wrapper.hdf
archive_project C:/340/acmetest/PBaseFinal.xpr.zip -temp_dir C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/.Xil/Vivado-6348-DESKTOP-UM0OUKV -force -include_local_ip_cache
