[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2023.2.307
[EFX-0000 INFO] Compiled: Dec 15 2023.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.

INFO: Read project database "D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/Bilinear_interpolation_prj.xml"
-- Analyzing Verilog file 'D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v' (VERI-1482)
D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(8): INFO: compiling module 'EFX_IBUF' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(16): INFO: compiling module 'EFX_OBUF' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(23): INFO: compiling module 'EFX_IO_BUF' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(33): INFO: compiling module 'EFX_CLKOUT' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(41): INFO: compiling module 'EFX_IREG' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(51): INFO: compiling module 'EFX_OREG' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(60): INFO: compiling module 'EFX_IOREG' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(75): INFO: compiling module 'EFX_IDDIO' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(87): INFO: compiling module 'EFX_ODDIO' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(99): INFO: compiling module 'EFX_GPIO_V1' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(118): INFO: compiling module 'EFX_PLL_V1' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(136): INFO: compiling module 'EFX_OSC_V1' (VERI-1018)
INFO: Read project database "D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/Bilinear_interpolation_prj.xml"
INFO: ***** Beginning Analysis ... *****
INFO: default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file 'D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v' (VERI-1482)
-- Analyzing Verilog file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation_RGB_top.v' (VERI-1482)
-- Analyzing Verilog file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\uart_control_output_top.v' (VERI-1482)
-- Analyzing Verilog file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTdevice\uart_receiver.v' (VERI-1482)
-- Analyzing Verilog file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTdevice\integer_divider.v' (VERI-1482)
-- Analyzing Verilog file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTdevice\uart_transfer.v' (VERI-1482)
-- Analyzing Verilog file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTcontrol\uart_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\HDMIdatain\data_loader.v' (VERI-1482)
-- Analyzing Verilog file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\rgb_biliner.v' (VERI-1482)
-- Analyzing Verilog file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v' (VERI-1482)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v(1121): WARNING: parameter 'img_vs_c11_cnt_max' becomes localparam in 'bilinear_interpolation' with formal parameter declaration list (VERI-1199)
-- Analyzing Verilog file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\data_in_uart_control_top.v' (VERI-1482)
-- Analyzing Verilog file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTcontrol\uart_control_top.v' (VERI-1482)
-- Analyzing Verilog file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\ADV7611\I2C_ADV7611_Config_640_480.v' (VERI-1482)
-- Analyzing Verilog file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\ADV7611\ADV7611_I2C_Ctrl.v' (VERI-1482)
-- Analyzing Verilog file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\ADV7611\I2C_ADV7611_Config_1920_1080.v' (VERI-1482)
-- Analyzing Verilog file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v' (VERI-1482)
-- Analyzing Verilog file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-1482)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v(777): INFO: analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v(777): INFO: back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v(1049): INFO: analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v(1049): INFO: back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh(4): WARNING: parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199)
-- Analyzing Verilog file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v' (VERI-1482)
-- Analyzing Verilog file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v' (VERI-1482)
INFO: Analysis took 0.049401 seconds.
INFO: 	Analysis took 0.015625 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 56.348 MB, end = 58.252 MB, delta = 1.904 MB
INFO: 	Analysis peak virtual memory usage = 58.252 MB
INFO: Analysis resident set memory usage: begin = 59.032 MB, end = 62.156 MB, delta = 3.124 MB
INFO: 	Analysis peak resident set memory usage = 62.156 MB
INFO: ***** Ending Analysis ... *****
INFO: ***** Beginning Elaboration ... *****
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\data_in_uart_control_top.v(108): WARNING: port 'i2c_rdata' remains unconnected for this instance (VERI-1927)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\data_in_uart_control_top.v(1): INFO: compiling module 'data_in_uart_control_top' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\HDMIdatain\data_loader.v(1): INFO: compiling module 'data_loader' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(109): WARNING: port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(49): INFO: compiling module 'data_in_fifo' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(390): INFO: compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(682): INFO: compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(719): INFO: extracting RAM for identifier 'ram' (VERI-2571)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(1000): INFO: compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(1276): WARNING: expression size 32 truncated to fit in target size 13 (VERI-1209)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(1277): WARNING: expression size 32 truncated to fit in target size 13 (VERI-1209)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(301): INFO: compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(130): INFO: compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(104): WARNING: actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(107): WARNING: actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v(89): WARNING: input port 'a_wr_rst_i' is not connected on this instance (VDB-1013)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\rgb_biliner.v(1): INFO: compiling module 'rgb_biliner' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v(17): INFO: compiling module 'bilinear_interpolation' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v(49): INFO: compiling module 'divider_ip' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v(81): INFO: compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v(363): WARNING: expression size 27 truncated to fit in target size 12 (VERI-1209)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v(194): WARNING: expression size 27 truncated to fit in target size 17 (VERI-1209)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v(195): WARNING: expression size 27 truncated to fit in target size 17 (VERI-1209)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v(142): WARNING: port 'clk' is not connected on this instance (VERI-2435)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v(49): INFO: compiling module 'my_bram_ip' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v(146): INFO: compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v(1871): INFO: compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v(970): INFO: compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v(1090): WARNING: expression size 32 truncated to fit in target size 1 (VERI-1209)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v(1091): WARNING: expression size 32 truncated to fit in target size 1 (VERI-1209)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v(656): INFO: compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v(754): INFO: compiling module 'EFX_DPRAM10_renamed_due_excessive_length_7' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v(656): INFO: compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v(656): INFO: compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v(656): INFO: compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v(131): WARNING: input port 'clk' remains unconnected for this instance (VDB-1053)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v(131): WARNING: input port 'addr[11]' is not connected on this instance (VDB-1013)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(109): WARNING: port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(49): INFO: compiling module 'asyn_fifo' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(390): INFO: compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(682): INFO: compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(719): INFO: extracting RAM for identifier 'ram' (VERI-2571)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(1000): INFO: compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(1276): WARNING: expression size 32 truncated to fit in target size 14 (VERI-1209)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(1277): WARNING: expression size 32 truncated to fit in target size 14 (VERI-1209)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(301): INFO: compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(130): INFO: compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(213): INFO: compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(104): WARNING: actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(107): WARNING: actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v(89): WARNING: input port 'a_wr_rst_i' is not connected on this instance (VDB-1013)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\ADV7611\ADV7611_I2C_Ctrl.v(31): INFO: compiling module 'i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\ADV7611\I2C_ADV7611_Config_640_480.v(18): INFO: compiling module 'I2C_ADV7611_Config_640_480' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTcontrol\uart_control_top.v(2): INFO: compiling module 'uart_control_top' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTdevice\integer_divider.v(31): INFO: compiling module 'integer_divider(DEVIDE_CNT=52)' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTdevice\uart_receiver.v(34): INFO: compiling module 'uart_receiver' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTcontrol\uart_control_top.v(86): WARNING: expression size 4 truncated to fit in target size 3 (VERI-1209)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTcontrol\uart_control.v(1): INFO: compiling module 'uart_control' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTdevice\uart_transfer.v(34): INFO: compiling module 'uart_transfer' (VERI-1018)
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\data_in_uart_control_top.v(88): WARNING: net 'i2c_config_index[8]' does not have a driver (VDB-1002)
INFO: Elaboration took 0.18669 seconds.
INFO: 	Elaboration took 0.125 seconds (approximately) in total CPU time.
INFO: Elaboration virtual memory usage: begin = 58.252 MB, end = 80.16 MB, delta = 21.908 MB
INFO: 	Elaboration peak virtual memory usage = 80.16 MB
INFO: Elaboration resident set memory usage: begin = 62.168 MB, end = 84.404 MB, delta = 22.236 MB
INFO: 	Elaboration peak resident set memory usage = 84.404 MB
INFO: ***** Ending Elaboration ... *****
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
INFO: ***** Beginning Reading Mapping Library ... *****
-- Analyzing Verilog file 'D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v' (VERI-1482)
D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v(8): INFO: compiling module 'EFX_ADD' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v(21): INFO: compiling module 'EFX_FF' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v(38): INFO: compiling module 'EFX_COMB4' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v(48): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v(57): INFO: compiling module 'EFX_LUT4' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v(65): INFO: compiling module 'EFX_MULT' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v(100): INFO: compiling module 'EFX_DSP48' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v(156): INFO: compiling module 'EFX_DSP24' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v(209): INFO: compiling module 'EFX_DSP12' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v(262): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v(322): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v(394): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v(499): INFO: compiling module 'RAMB5' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v(561): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v(653): INFO: compiling module 'EFX_RAM10' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v(754): INFO: compiling module 'EFX_DPRAM10' (VERI-1018)
D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v(884): INFO: compiling module 'EFX_SRL8' (VERI-1018)
INFO: Reading Mapping Library took 0.0132513 seconds.
INFO: 	Reading Mapping Library took 0.015625 seconds (approximately) in total CPU time.
INFO: Reading Mapping Library virtual memory usage: begin = 82.008 MB, end = 82.008 MB, delta = 0 MB
INFO: 	Reading Mapping Library peak virtual memory usage = 83.58 MB
INFO: Reading Mapping Library resident set memory usage: begin = 86.4 MB, end = 86.412 MB, delta = 0.012 MB
INFO: 	Reading Mapping Library peak resident set memory usage = 87.88 MB
INFO: ***** Ending Reading Mapping Library ... *****
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] The above message was generated too many times, subsequent similar messages will be muted.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] The above message was generated too many times, subsequent similar messages will be muted.
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "data_in_uart_control_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 401 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'biliner_clk_out' with 3493 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'biliner_clk_in' with 386 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 194 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 69 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1015 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 28s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2357, ed: 7450, lv: 7, pw: 10839.21
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'biliner_clk_out' with 3379 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'biliner_clk_in' with 289 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 156 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 57 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
INFO: ***** Beginning VDB Netlist Checker ... *****
WARNING: Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled
WARNING: CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled
INFO: Found 37 warnings in the post-synthesis netlist.
INFO: VDB Netlist Checker took 0.137843 seconds.
INFO: 	VDB Netlist Checker took 0.078125 seconds (approximately) in total CPU time.
INFO: VDB Netlist Checker virtual memory usage: begin = 168.76 MB, end = 168.76 MB, delta = 0 MB
INFO: 	VDB Netlist Checker peak virtual memory usage = 218.48 MB
INFO: VDB Netlist Checker resident set memory usage: begin = 172.248 MB, end = 172.316 MB, delta = 0.068 MB
INFO: 	VDB Netlist Checker peak resident set memory usage = 219.808 MB
INFO: ***** Ending VDB Netlist Checker ... *****
-- Writing netlist 'data_in_uart_control_top' to Verilog file 'D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow/Bilinear_interpolation_prj.map.v' (VDB-1030)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1430
[EFX-0000 INFO] EFX_LUT4        : 	2339
[EFX-0000 INFO] EFX_DSP48       : 	37
[EFX-0000 INFO] EFX_FF          : 	3199
[EFX-0000 INFO] EFX_SRL8        : 	114
[EFX-0000 INFO] EFX_RAM10       : 	45
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] =============================== 
