Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date         : Wed Jan 21 20:40:11 2026
| Host         : dan-alencar running 64-bit Linux Mint 22.2
| Command      : report_control_sets -verbose -file hdmi_tx_bd_wrapper_control_sets_placed.rpt
| Design       : hdmi_tx_bd_wrapper
| Device       : xcau15p
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   991 |
|    Minimum number of control sets                        |   991 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1331 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   991 |
| >= 0 to < 4        |   312 |
| >= 4 to < 6        |   134 |
| >= 6 to < 8        |    64 |
| >= 8 to < 10       |   107 |
| >= 10 to < 12      |    38 |
| >= 12 to < 14      |    15 |
| >= 14 to < 16      |    15 |
| >= 16              |   306 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4372 |         1080 |
| No           | No                    | Yes                    |             787 |          226 |
| No           | Yes                   | No                     |            1780 |          616 |
| Yes          | No                    | No                     |            4427 |         1062 |
| Yes          | No                    | Yes                    |             877 |          200 |
| Yes          | Yes                   | No                     |            6474 |         1337 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                                                                        Clock Signal                                                                                                                                                                        |                                                                                                                                                                                                Enable Signal                                                                                                                                                                                                |                                                                                                                                                                                                   Set/Reset Signal                                                                                                                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/lclk_fifo_dout_del_reg[52][0]                                                                                                                                                                                                                                                                     | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_1                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
| ~hdmi_tx_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                                                                                                                                     | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                                                                                                                              |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                   | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                                                                                                                              |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                   | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                                                                                                                              |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__82_n_0                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__83_n_0                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__84_n_0                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                   | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                                                                                                   | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0                                       |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/xpm_cdc_async_rst_QPLL_axi4lite_to_drp_resetn_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/xpm_array_single_qpll0lock_out_dly_sync_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0                                       |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
| ~hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2_n_0                                          |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1_n_0                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1_n_0                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_11                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/sclk_et_f                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m05_nodes/m05_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m05_nodes/m05_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m05_nodes/m05_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m05_nodes/m05_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m05_nodes/m05_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                                                                                                                                                                                                   | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/E[0]                                                                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/SR[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                                                                                                                                                                                                       | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                                     | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/FSM_onehot_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[3] | hdmi_tx_bd_i/vid_phy_controller_0/inst/xpm_single_buffbypass_tx_reset_b0_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                                                                                                                                                                                                       | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                                                                                                                                                                                                   | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/E[0]                                                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                                                                                                                                 | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[2]                                                                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_3[0]                                                                                                                                                                                                                                   | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_4[0]                                                                                                                                                                                                                                   | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_5[0]                                                                                                                                                                                                                                   | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/cfg_phy_mem_map_control[263]                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/drp_state[1]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/drp_state[1]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[5]                                                                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_pkt_fifo_clr                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/drp_state[1]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/we[2]                                                                            | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/we[1]                                                                            | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/we[0]                                                                            | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/drp_state[1]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/idx[0]                                                                           | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                2 |              2 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_2[0]                                                                                                                                                                                                                                   | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/drp_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[1]                                                                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/wr0                                                                              | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DEN_O_i_1__0_n_0                                                                 | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                2 |              2 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_out_reg_0[0]                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_out_reg_0[0]                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DEN_O_i_1_n_0                                                                    | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/wr0                                                                              | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/idx[0]                                                                           | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                2 |              2 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/we[0]                                                                            | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/we[1]                                                                            | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/xpm_single_buffbypass_tx_reset_b0_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/E[0]                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/quadlet_i                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg_0                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.take_Intr_2nd_Phase_reg                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                       | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                                                          | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/we[2]                                                                            | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/we[2]                                                                            | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/we[1]                                                                            | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/we[0]                                                                            | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/idx[0]                                                                           | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/wr0                                                                              | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DEN_O_i_1__1_n_0                                                                 | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_1[0]                                                                                                                                                                                                                                   | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_2[0]                                                                                                                                                                                                                                   | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_3[0]                                                                                                                                                                                                                                   | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_4[0]                                                                                                                                                                                                                                   | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_5[0]                                                                                                                                                                                                                                   | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_out_reg_0[0]                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_1[0]                                                                                                                                                                                                                                   | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/grp_reg_ap_uint_10_s_fu_3674/icmp_ln565_reg_17683_pp0_iter1_reg_reg[0]_2                                                                                                                                                                                                          | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh1                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/start_for_tpgForeground_U0_U/mOutPtr[1]_i_1__0_n_3                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/start_for_MultiPixStream2AXIvideo_U0_U/mOutPtr[1]_i_1__1_n_3                                                                                                                                                                                                                                                                                          | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/cfg_phy_mem_map_control[267]                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/s_axis_video_aresetn_out                                                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_tpg_0/inst/ap_sync_reg_grp_v_tpgHlsDataFlow_fu_460_ap_ready_i_1_n_3                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m05_exit_pipeline/m05_exit/inst/areset                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m05_exit_pipeline/m05_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg_0                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_ier10_out                                                                                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_stop_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                                                                                                                               |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_enable_reg_pp0_iter18_reg_4[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_CMD_FIFO_INST/E[1]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i00_in                                                                                                                                                                                                                                                                                                                              | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i0                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                                                                                                                          | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                                                                                                                               |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1_n_0                                                                                                                                                                                                              | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                                                                                                                                   | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_enable_reg_pp0_iter18_reg_2[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_RUN_SYNC_INST/lclk_cke_reg[5]_0[0]                                                                                                                                                                                                                                                                                              | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_enable_reg_pp0_iter18_reg_3[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_predicate_pred3408_state20_reg_2[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/clock_detector_inst/clk_dru_freq_rst                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_mmcm_clkout2_bufg_i                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_predicate_pred3408_state20_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK_IN                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/clock_detector_inst/clk_tx_freq_rst                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK_IN                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                                                                                                                                                                                                 | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.daddr[8]_i_1__0_n_0                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                                                                                                                                                                                                 | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                                                                                                                                                                                                  | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].IAR_FAST_MODE_GEN.iar_reg0                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_FAST_MODE_GEN.iar_reg0                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_predicate_pred3408_state20_reg_1[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/E[0]                                                                                                                              | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                                                          |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_predicate_pred3402_state20_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/i_reg_clkdet_rx_freq_rst_reg_0[0]                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                                     | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0]                                                                          | hdmi_tx_bd_i/vid_phy_controller_0/inst/xpm_single_buffbypass_tx_reset_b0_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/clk_bit_cnt0                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_DAT_FIFO_INST/clk_ctrl_reg_reg[0]                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.daddr[8]_i_1__1_n_0                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ivar_index_sample_en_i                                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[3]                                                                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/E[0]                                                                                                           | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                                                          |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_CS_fsm_reg[3]_16[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/sel                                                                                                                                                                                                                                                                                                                                       | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[0]_4[0]                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_CS_fsm_reg[3]_4[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_CS_fsm_reg[3]_3[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_CS_fsm_reg[3]_20[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_CS_fsm_reg[3]_2[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_predicate_pred3748_state19_reg_1[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_predicate_pred3726_state20_reg_3[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_CS_fsm_reg[3]_19[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_CS_fsm_reg[3]_10[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_CS_fsm_reg[3]_14[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                                                                                                   | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1__0_n_0                                                                                                                                                                                                     | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_CS_fsm_reg[3]_13[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.daddr[8]_i_1_n_0                                              |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_CS_fsm_reg[3]_12[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1_n_0                                                                                                                                                                                                              | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1__0_n_0                                                                                                                                                                                                     | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_predicate_pred3726_state20_reg_2[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_CS_fsm_reg[3]_9[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/is_swx_I                                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/ap_NS_fsm[2]                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                                                          |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_enable_reg_pp0_iter18_reg_1[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_enable_reg_pp0_iter18_reg_0[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wp[0]                                                                                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AR_FIFO_INST/clk_ar_fifo_wr                                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_CS_fsm_reg[3]_6[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AR_FIFO_INST/clk_rp0                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_aw_fifo_wr                                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_CS_fsm_reg[3]_5[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_CS_fsm_reg[3]_11[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_rp[2]_i_1__7_n_0                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST/clk_w_fifo_wr                                                                                                                                                                                                                                                                                                                 | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST/clk_rp[2]_i_1__8_n_0                                                                                                                                                                                                                                                                                                          | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_2[0]_3                                                                                                                                                                                               | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_2[5]_i_1_n_3                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_phi_reg_pp0_iter5_hHatch_1_reg_22840                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/outpix_0_1_0_0_0_load539_lcssa565_fu_2540                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/outpix_0_8_0_0_0_load553_lcssa586_fu_282[0]_i_1_n_3                                                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_phi_reg_pp0_iter12_hHatch_1_reg_22840                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_phi_reg_pp0_iter18_hHatch_1_reg_22840                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_phi_reg_pp0_iter7_hHatch_1_reg_22840                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_phi_reg_pp0_iter13_hHatch_1_reg_22840                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_2[0]_3                                                                                                                                                                                               | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_2[9]_i_1_n_3                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_phi_reg_pp0_iter9_hHatch_1_reg_22840                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_phi_reg_pp0_iter10_hHatch_1_reg_22840                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out_reg                        |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_phi_reg_pp0_iter6_hHatch_1_reg_22840                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_phi_reg_pp0_iter8_hHatch_1_reg_22840                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_21                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_phi_reg_pp0_iter11_hHatch_1_reg_22840                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201/push                                                                                                                                                                                                                                                                              | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                       | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201/or_ln1942_2_reg_1659[0]_i_1_n_3                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                       | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201/or_ln1963_7_reg_1655[0]_i_1_n_3                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_predicate_pred3402_state20_i_1_n_3                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_predicate_pred3273_state3_i_1_n_3                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_predicate_pred3518_state19_i_1_n_3                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[3]_2[0]                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_AUD_FIFO_DE_EDGE_INST/lclk_cke_reg[5][0]                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/reset_pulse0                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/CDC_SINGLE_LOCKED_INST/SS[0]                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/rst_video_clk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_CMD_FIFO_INST/clk_rp[3]_i_1_n_0                                                                                                                                                                                                                                                                                                 | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_DAT_FIFO_INST/clk_rp[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                              | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_DAT_FIFO_INST/clk_wp[3]_i_1_n_0                                                                                                                                                                                                                                                                                                 | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/lclk_lnk_rdy_in_reg_1                                                                                                                                                                                                                                                                                       | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_31                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/push                                                                                                                                                                                                                                                                              | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_3[0]_1                                                                                                                                                                                               | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_3[5]_i_1_n_3                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_3[0]_1                                                                                                                                                                                               | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_3[9]_i_1_n_3                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/mul_20s_9ns_28_2_1_U41/CEA2                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/mul_20s_9ns_28_2_1_U41/CEA1                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/lclk_lnk_rdy_in_reg_0                                                                                                                                                                                                                                                                                       | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/CLK_VLD_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/tpgSinTableArray_9bit_0_ce10_local                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/tpgSinTableArray_9bit_0_ce0_local                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out_reg                        |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/mac_muladd_16s_16s_16s_16_4_1_U175/hdmi_tx_bd_v_tpg_0_0_mac_muladd_16s_16s_16s_16_4_1_DSP48_0_U/CEC                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_gcp_pkt_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/lclk_cke_reg[5][0]                                                                                                                                                                                                                                                                                                          | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[5]                                                                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_fifo_clr                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i[6]_i_1_n_0                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                                                                                                                                                                                                                     | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_i_reg_n_0                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                                                                                                                                                                                                                     | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_i_reg_n_0                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[6]_i_1__0_n_0                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out_reg                        |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/S                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                                                          |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                              |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                              |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
| ~hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                              |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_fifo_clr                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                   | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0                                                                                                                                      | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                                                                                                                              |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/sel                                                                                                                                                                                                                                                                                                                                       | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/generate_repeat_module.REPEAT_INST/aclk_reset                                                                                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg_3                                                                                                                                                       |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                   | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                                                                                                                              |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/xpm_array_gtwiz_reset_sync_inst/syncstages_ff[2][0]                                                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/xpm_array_gtwiz_reset_sync_inst/syncstages_ff[2][1]                                                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/xpm_array_gtwiz_reset_sync_inst/syncstages_ff[2][2]                                                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/xpm_array_gtwiz_reset_sync_inst/syncstages_ff[2][3]                                                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg_n_0                                                                                                                                             |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg_n_0                                                                                                                                             |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_reset_tx_done_out[0]                                                                                                                  |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/cal_on_rx_reset_in                                                                                                                                                          |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                   | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0                                                                                                                                      | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                                                                                                                              |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg_0                                                                                                                                                       |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201/ap_enable_reg_pp0_iter3_reg_0[0]                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any                                                                                                               |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any                                                                                                               |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201/full_n_reg[0]                                                                                                                                                                                                                                                                     | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201/full_n_reg_0[0]                                                                                                                                                                                                                                                                   | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/cal_on_tx_reset_in                                                                                                                                                          |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                                  |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_RUN_SYNC_INST/lclk_cke_reg[5]_1[0]                                                                                                                                                                                                                                                                                              | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg_1                                                                                                                                                       |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg_2                                                                                                                                                       |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[2]_0[0]                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/DE_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                                  |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                2 |              5 |         2.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/mOutPtr[4]_i_1_n_3                                                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/gtwiz_reset_qpll0lock_in[0]                                                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                                  |                2 |              5 |         2.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_predicate_pred3868_state21_i_1_n_3                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/AS[0]                                                                                |                3 |              6 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0[0]                                                                                                                                                                                                                              | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/AS[0]                                                                                |                2 |              6 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0[0]                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0[0]                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                |                5 |              6 |         1.20 |
|  hdmi_tx_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                                                                                                                                      | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/is_zero_r_reg_1[0]                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                              | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/E[0]                                                                                                                                                                                                                                   | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__4_n_0                         |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0[0]                                                                                                                                                                                                                              | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0[0]                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__3_n_0                                       |                2 |              6 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/flow_control_loop_pipe_sequential_init_U/patternId_val_read_reg_1725_reg[1]_0[0]                                                                                                                                                                                                  | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/flow_control_loop_pipe_sequential_init_U/y_3_reg_1841_reg[2]_3[0]                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/lclk_cke_reg[5]_0[0]                                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/rst_video_clk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/rst_video_clk/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/AS[0]                                                                                |                3 |              6 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2__0_n_0                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[15]_i_1__0_n_0                                                  |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/clk_map/psr_aclk1/U0/SEQ/seq_clr_reg_n_0                                                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0[0]                                                                                                                                                                                                                              | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                |                6 |              6 |         1.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/clk_to_cnt[0]                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1_n_0                                          |                2 |              6 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2__1_n_0                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[15]_i_1__1_n_0                                                  |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/clk_map/psr0/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                                                                                                                                      | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/is_zero_r_reg_1[0]                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/E[0]                                                                                                                                                                                                                                   | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/clk_map/psr_aclk/U0/SEQ/seq_clr_reg_n_0                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2_n_0                                            | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[15]_i_1_n_0                                                     |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/rampVal_20                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  hdmi_tx_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__0_n_0                         |                2 |              6 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/AS[0]                                                                                |                2 |              6 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/AS[0]                                                                                |                2 |              6 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                   | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/aclk_wp[5]_i_1_n_0                                                                                                                                                                                                                                                                                                          | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__2_n_0                         |                2 |              6 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0[0]                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_CS_fsm_reg[3]_18[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/AS[0]                                                                                |                2 |              6 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/full_n_reg_0[0]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__1_n_0                                       |                2 |              6 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                                          | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                   | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                                                          |                1 |              7 |         7.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                   | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0                                                                                                                                      | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                                                          |                1 |              7 |         7.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/daddr[7]_i_1_n_0                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[9]_i_1_n_3                                                                                                                                                                                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                   | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0                                                                                                                                      | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                                                          |                1 |              7 |         7.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/daddr[7]_i_1__3_n_0                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_pkt_fifo_clr                                                                                                                                                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/daddr[7]_i_1__1_n_0                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_predicate_pred3808_state21_i_1_n_3                                                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/FIFO_INST/reset                                                                                                                                                                                                                                                                                                           |                4 |              7 |         1.75 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_CMD_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
| ~hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/b_reg_18629[7]_i_1_n_3                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/b_4_reg_18654[7]_i_1_n_3                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/b_6_reg_18667[7]_i_1_n_3                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/b_2_reg_18642[7]_i_1_n_3                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/g_reg_18624[7]_i_1_n_3                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/g_4_reg_18649[7]_i_1_n_3                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                          | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i[0]                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/lclk_lnk[0]                                                                                                                                                                                                                                                                                                 | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/flow_control_loop_pipe_sequential_init_U/patternId_val_read_reg_1725_reg[1]_2[0]                                                                                                                                                                                                  | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/flow_control_loop_pipe_sequential_init_U/patternId_val_read_reg_1725_reg[1]_1[0]                                                                                                                                                                                                           |                8 |              8 |         1.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                       | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/flow_control_loop_pipe_sequential_init_U/patternId_val_read_reg_1725_reg[1][0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/grp_reg_ap_uint_10_s_fu_3674/icmp_ln565_reg_17683_pp0_iter1_reg_reg[0]_1                                                                                                                                                                                                          | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/grp_reg_ap_uint_10_s_fu_3674/ap_predicate_pred3127_state3_reg                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_enable_reg_pp0_iter19_reg_0[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                                                                                                                   | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/mac_muladd_8ns_6s_15ns_16_4_1_U190/hdmi_tx_bd_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0_U/SS[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_CS_fsm_reg[3]_1[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_fifo_clr                                                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |              8 |         1.14 |
|  hdmi_tx_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |              8 |         1.14 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_enable_reg_pp0_iter21_reg_2[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_CS_fsm_reg[3]_17[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  hdmi_tx_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/g_6_reg_18661[7]_i_1_n_3                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/mac_muladd_8ns_6s_15ns_16_4_1_U198/hdmi_tx_bd_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0_U/SS[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/mac_muladd_8ns_8s_16s_16_4_1_U188/hdmi_tx_bd_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/SS[0]                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/mac_muladd_8ns_8s_16s_16_4_1_U192/hdmi_tx_bd_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/SS[0]                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/mac_muladd_8ns_8s_16s_16_4_1_U196/hdmi_tx_bd_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/SS[0]                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/mac_muladd_8ns_8s_16s_16_4_1_U200/hdmi_tx_bd_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/SS[0]                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/r_reg_18516[7]_i_1_n_3                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/r_6_reg_18564[7]_i_1_n_3                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/r_4_reg_18548[7]_i_1_n_3                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/r_2_reg_18532[7]_i_1_n_3                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/g_2_reg_18636[7]_i_1_n_3                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/clk_to_cnt[23]_i_2_n_0                                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_CMD_FIFO_INST/SS[0]                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/vid_io_out_ce_0[0]                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/full_n_reg[0]                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat[7]_i_1_n_3                                                                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/clk_rp[7]_i_1__0_n_0                                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_pkt_fifo_clr                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                                     | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/select_ln1122_reg_1756[0]                                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_3                                                                                                                                                                                                                                                                                                                                              | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/clk_wp[7]_i_1_n_0                                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_pkt_fifo_clr                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_3                                                                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/clock_detector_inst/clk_rx_flt_lock_cnt[0]                                                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/vid_phy_controller_0/inst/clock_detector_inst/clk_rx_flt_lock_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_v_tpgHlsDataFlow_fu_460_ap_ready                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/hdata0                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                                                                                                                 | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId[7]_i_1_n_3                                                                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_3                                                                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                                                                                                                 | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/clk_wp[7]_i_1__0_n_0                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_fifo_clr                                                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId[7]_i_1_n_3                                                                                                                                                                                                                                                                                                                                              | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/rampVal_10                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_3                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/VKO_CNT_END_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_wr_reg[5]_0[0]                                                                                                                                                                                                                                                                                                                     | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/p_9_in                                                                                                                                                                                                                                                                                                              | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[3]_8[0]                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[3]_7[0]                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/ap_NS_fsm[1]                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171/j_fu_1640                                                                                                                                                                                                                                                     | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171/ap_NS_fsm16_out                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                                                       | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                           |                2 |              9 |         4.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |              9 |         1.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                                                       | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                           |                1 |              9 |         9.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/VS_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/clk_rp[7]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/grp_reg_ap_uint_10_s_fu_3674/icmp_ln565_reg_17683_pp0_iter1_reg_reg[0]_0                                                                                                                                                                                                          | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/grp_reg_ap_uint_10_s_fu_3674/ap_predicate_pred3183_state3_reg                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/grp_reg_ap_uint_10_s_fu_3674/icmp_ln565_reg_17683_pp0_iter1_reg_reg[0]                                                                                                                                                                                                            | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/grp_reg_ap_uint_10_s_fu_3674/tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh_1[0]                                                                                                                                                                            |                2 |              9 |         4.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[117]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[117]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/sclk_et_w                                                                                                                                                                                                                                                                                                                                                   | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/sclk_et_cy_reg_n_0                                                                                                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                                                       | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                           |                2 |              9 |         4.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[0]                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                                                                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[0]                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DADDR_O[9]_i_1__1_n_0                                                            | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                3 |             10 |         3.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                   |                7 |             10 |         1.43 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                 | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_condition_12395                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_s[9]_i_1_n_3                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2_n_0                                            | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_1_n_0                                                     |                2 |             10 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2__1_n_0                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_1__1_n_0                                                  |                2 |             10 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DADDR_O[9]_i_1__0_n_0                                                            | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                3 |             10 |         3.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/mac_muladd_16s_16s_16s_16_4_1_U174/hdmi_tx_bd_v_tpg_0_0_mac_muladd_16s_16s_16s_16_4_1_DSP48_0_U/ap_CS_fsm_reg[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/grp_reg_ap_uint_10_s_fu_3674/E[0]                                                                                                                                                                                                                                                 | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/grp_reg_ap_uint_10_s_fu_3674/SR[0]                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/grp_reg_ap_uint_10_s_fu_3674/\\grp_reg_ap_uint_10_s_fu_3674/ap_port_reg_d0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2__0_n_0                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_1__0_n_0                                                  |                2 |             10 |         5.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/flow_control_loop_pipe_sequential_init_U/icmp_ln1449_1_reg_1854_reg[0][0]                                                                                                                                                                                                         | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/flow_control_loop_pipe_sequential_init_U/icmp_ln1449_1_reg_1854_reg[0]_0[0]                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/flow_control_loop_pipe_sequential_init_U/y_3_reg_1841_reg[2][0]                                                                                                                                                                                                                   | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/flow_control_loop_pipe_sequential_init_U/y_3_reg_1841_reg[2]_2[0]                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/flow_control_loop_pipe_sequential_init_U/y_3_reg_1841_reg[2]_0[0]                                                                                                                                                                                                                 | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/flow_control_loop_pipe_sequential_init_U/y_3_reg_1841_reg[2]_1[0]                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DADDR_O[9]_i_1_n_0                                                               | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                3 |             10 |         3.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                                                                                                                                | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                                                                                                                           |                2 |             10 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                   |                6 |             10 |         1.67 |
|  hdmi_tx_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                                                                                                               | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                                                                                                                           |                1 |             10 |        10.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                   |                1 |             10 |        10.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4                                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/MultiPixStream2AXIvideo_U0/ap_block_state1                                                                                                                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_1[0]                                                                                                                                                                                                       |                2 |             11 |         5.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i[0]                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                               |                6 |             11 |         1.83 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[5]                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             11 |         1.83 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                5 |             11 |         2.20 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[2]_4[0]                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                7 |             11 |         1.57 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x11C[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |                7 |             11 |         1.57 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x114[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp                                                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[11]_i_2_n_0                                                                                                                                                                                                                                                                                                       | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[3]_6[0]                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                           |                6 |             12 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/i_reg_clkdet_rx_tmr_ld                                                                                                                                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x110[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[0]                                                                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                6 |             13 |         2.17 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/x0e1_store[14]_i_1__1_n_0                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             13 |         2.17 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/x0e1_store[14]_i_1_n_0                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/x0e1_store[14]_i_1__0_n_0                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             13 |         2.60 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/fifo_eol_cnt[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                7 |             14 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                5 |             14 |         2.80 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                4 |             14 |         3.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/progclk_sel_store[0]                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             15 |         2.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/progclk_sel_store[0]                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             15 |         2.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201/flow_control_loop_pipe_sequential_init_U/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ap_start_reg_reg_2[0]                                                                                                                                                                 | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                                                                                                                                         |                2 |             15 |         7.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.progdiv_cfg_store[0]                                          |                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             15 |         3.75 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/progdiv_cfg_store[0]                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             15 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.progdiv_cfg_store[0]                                          |                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             15 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.progdiv_cfg_store[0]                                          |                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             15 |         3.75 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/flow_control_loop_pipe_sequential_init_U/x_fu_920[0]_0                                                                                                                                                                                                                            | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]                                                                                                                                                                                                                         |                2 |             15 |         7.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/progdiv_cfg_store[0]                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             15 |         2.14 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/vclk_vid_reg[wr]_0                                                                                                                                                                                                                                                                                          | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                3 |             15 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/progdiv_cfg_store[0]                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             15 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/progclk_sel_store[0]                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             15 |         2.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/drp_state[6]                                                                     | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                4 |             16 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_field_id[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |               11 |             16 |         1.45 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                                              | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorR[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorB[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |               12 |             16 |         1.33 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |               12 |             16 |         1.33 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |               11 |             16 |         1.45 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |               11 |             16 |         1.45 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                                   | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                                   | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                                   | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                                   | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |               11 |             16 |         1.45 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/p_1_in__0[15]                                                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                    |               13 |             16 |         1.23 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                                                       | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                           |                2 |             16 |         8.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/di_msk[15]_i_1__1_n_0                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_state_reg[6]_0[2]                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                           |                5 |             16 |         3.20 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/drp_state[6]                                                                     | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                4 |             16 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DO_USR_O[47]_i_1__1_n_0                                                          | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                4 |             16 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DO_USR_O[31]_i_1__1_n_0                                                          | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                6 |             16 |         2.67 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DO_USR_O[15]_i_1__1_n_0                                                          | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                3 |             16 |         5.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DI_O[15]_i_1__1_n_0                                                              | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                4 |             16 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                                                       | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                           |                2 |             16 |         8.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/di_msk[15]_i_1__0_n_0                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_state_reg[6]_0[2]                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                           |                4 |             16 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/p_1_in__0[15]                                                                                                                                                                                                                                                                                                                                 | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/p_1_in__0[15]                                                                                                                                                                                                                                                                                                                                 | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/p_1_in__0[15]                                                                                                                                                                                                                                                                                                                                 | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/mac_muladd_16s_16s_16s_16_4_1_U174/hdmi_tx_bd_v_tpg_0_0_mac_muladd_16s_16s_16s_16_4_1_DSP48_0_U/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/drp_state[6]                                                                     | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                5 |             16 |         3.20 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/p_1_in[15]                                                                                                                                                                                                                                                                                                              | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DO_USR_O[47]_i_1__0_n_0                                                          | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                5 |             16 |         3.20 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DO_USR_O[31]_i_1__0_n_0                                                          | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                4 |             16 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DO_USR_O[15]_i_1__0_n_0                                                          | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                3 |             16 |         5.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DI_O[15]_i_1__0_n_0                                                              | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                6 |             16 |         2.67 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                                                       | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                           |                2 |             16 |         8.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/di_msk[15]_i_1_n_0                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DI_O[15]_i_1_n_0                                                                 | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                3 |             16 |         5.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DO_USR_O[15]_i_1_n_0                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                4 |             16 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/HPD_INST/HPD_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_state_reg[6]_0[2]                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                           |                3 |             16 |         5.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DO_USR_O[31]_i_1_n_0                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                4 |             16 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DO_USR_O[47]_i_1_n_0                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                4 |             16 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/ap_CS_fsm[3]_i_1__0_n_3                                                                                                                                                                                                                                                                                                              | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/ap_NS_fsm[1]                                                                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/flow_control_loop_pipe_sequential_init_U/icmp_ln1095_reg_17854_reg[0][0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_CS_fsm_reg[3]_8[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                                   |                3 |             16 |         5.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                                   |                3 |             16 |         5.33 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/vclk_ctrl_reg_run_sync                                                                                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                                   |                3 |             16 |         5.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/TO_CNT_END_EDGE_INST/p_2_in                                                                                                                                                                                                                                                                                                       | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_CMD_FIFO_INST/SR[0]                                                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/Q[0]                                                                                                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_DAT_FIFO_INST/clk_dat_fifo_wr                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201/ap_CS_fsm_reg[4][0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201/ap_CS_fsm_reg[4]_0[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AR_FIFO_INST/clk_ar_fifo_wr                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_start_reg0                                                                                                                                                                                                                                                                     | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/mac_muladd_16s_16s_16s_16_4_1_U174/hdmi_tx_bd_v_tpg_0_0_mac_muladd_16s_16s_16s_16_4_1_DSP48_0_U/ap_CS_fsm_reg[0]                                                                                                                                                                           |                3 |             16 |         5.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_cmd_fifo_wr                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/axi_arready0                                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_aw_fifo_wr                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_1[0]                                                                                                                                                                                                                                                                                   | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             17 |         2.83 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             17 |         2.83 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_Mul_Instr.ex_not_mul_op_i_reg_0[0]                                                                                                                                                                                                                                                                                                           |                8 |             17 |         2.12 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[0]                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             17 |         2.83 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[0]                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0__0_n_0                   | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/txoutclkmon               | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0_n_0                                 | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out               |                3 |             18 |         6.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/txoutclkmon               | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__1_n_0                                 | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out               |                3 |             18 |         6.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/txoutclkmon               | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0                                    | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out               |                3 |             18 |         6.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0                      | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0__1_n_0                   | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK_IN                                                                                                                                                                                                                                                                                       | hdmi_tx_bd_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RUN_SYNC_INST/syncstages_ff[2]                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff[2]                                                                                                                                                                                                                                                                                                                           |                3 |             18 |         6.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/clk_map/psr_aclk1/U0/M03_ARESETN[0]                                                                                                                                                                                                                                                                                                                                        |                6 |             18 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             18 |         6.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             18 |         3.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__3_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             18 |         4.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_RUN_SYNC_INST/syncstages_ff[2]                                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff[2]                                                                                                                                                                                                                                                                                                                          |                3 |             18 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/clock_detector_inst/clk_rx_flt_delta[0]                                                                                                                                                                                                                                                                                                                                       |                3 |             18 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__4_n_0             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             18 |         4.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__1_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             18 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__0_n_0             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             18 |         4.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__2_n_0             |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             18 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/clock_detector_inst/clk_tx_freq[28]_i_2_n_0                                                                                                                                                                                                                                                                                                                          | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/i_reg_clkdet_rx_freq_rst_reg_0[0]                                                                                                                                                                                                                                                                                            |               10 |             18 |         1.80 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/clock_detector_inst/clk_tx_freq[28]_i_2_n_0                                                                                                                                                                                                                                                                                                                          | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x2C_reg[0]_0                                                                                                                                                                                                                                                                                                        |               14 |             18 |         1.29 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1_n_0                              |                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             18 |         3.60 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/cal_on_rx_drpen_out                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                5 |             19 |         3.80 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                         |                5 |             19 |         3.80 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[3]                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             19 |         2.71 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/cal_on_rx_drpen_out                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                4 |             19 |         4.75 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/cal_on_rx_drpen_out                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                7 |             19 |         2.71 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                                                                                                                                                                      |                5 |             19 |         3.80 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                                    |                5 |             20 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                                    |                4 |             20 |         5.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                     | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                                          |                5 |             21 |         4.20 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               12 |             22 |         1.83 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                9 |             22 |         2.44 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/cal_on_tx_drpen_out                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                7 |             23 |         3.29 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/cal_on_tx_drpen_out                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                6 |             23 |         3.83 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/cal_on_tx_drpen_out                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                5 |             23 |         4.60 |
|  hdmi_tx_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1                                                                                                                                                                                                                                                                                                                                                              |                3 |             23 |         7.67 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                   | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                               |                6 |             24 |         4.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0                                       | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0                                                |                3 |             24 |         8.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0                                       | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0                                                |                3 |             24 |         8.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                     | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |                5 |             24 |         4.80 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2_n_0                                          | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1_n_0                                                   |                3 |             24 |         8.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/E[0]                                                                                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |                5 |             24 |         4.80 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/E[0]                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/vid_phy_controller_0/inst/xpm_cdc_async_rst_QPLL_axi4lite_to_drp_resetn_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                           |                5 |             24 |         4.80 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/DRPEN                                                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                4 |             24 |         6.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/DRPEN                                                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                7 |             24 |         3.43 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/DRPEN                                                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                7 |             24 |         3.43 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/ap_CS_fsm_reg[3]_21[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |               16 |             24 |         1.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_8[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               12 |             25 |         2.08 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_9[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               13 |             25 |         1.92 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_328[0]                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               12 |             25 |         2.08 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1__0_n_0                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_1[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_2[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               13 |             25 |         1.92 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][42]_0[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               21 |             25 |         1.19 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_327[0]                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1__1_n_0                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               12 |             25 |         2.08 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               14 |             25 |         1.79 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               13 |             25 |         1.92 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               12 |             25 |         2.08 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               13 |             25 |         1.92 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               14 |             25 |         1.79 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_VSYNC_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                       | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |                4 |             26 |         6.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                                                                                                  | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                                                                                                                                      |                4 |             26 |         6.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/DRPEN_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                6 |             26 |         4.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/drp_txn_available_del                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                      |               18 |             26 |         1.44 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[0]                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             26 |         2.36 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/daddr0                                                                           | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                9 |             26 |         2.89 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/daddr0                                                                           | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                6 |             26 |         4.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/daddr0                                                                           | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |               10 |             26 |         2.60 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             26 |         3.71 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/i_reg_clkdet_run5_out                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               19 |             27 |         1.42 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[5]                                                                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |               12 |             27 |         2.25 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/DRPEN_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                       |                6 |             29 |         4.83 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/drp_txn_available_del                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      |               27 |             29 |         1.07 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/drp_txn_available_del                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                      |               24 |             29 |         1.21 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/drp_txn_available_del                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      |               27 |             29 |         1.07 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/DRPEN_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                       |                4 |             29 |         7.25 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/DRPEN_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                  |                5 |             29 |         5.80 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/drp_txn_available_del                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      |               26 |             29 |         1.12 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/DRPEN_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                       |                3 |             29 |         9.67 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                         |                7 |             29 |         4.14 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                                                                     | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_start_reg_reg_1[0]                                                                                                                                                                          |                6 |             30 |         5.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                                                          | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                                |                6 |             31 |         5.17 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x140[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               18 |             31 |         1.72 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x120[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               18 |             31 |         1.72 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0xC[31]_i_1_n_0                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_lag[0]                                                                                                                                                                                                                                                                                                                                  | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x80[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      |               22 |             32 |         1.45 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x4C[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               14 |             32 |         2.29 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/E[0]                                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/SR[0]                                                                                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/i_reg_clkdet_run_reg_0[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/i_reg_clkdet_run_reg_1[0]                                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_rden                                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               22 |             32 |         1.45 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/clock_detector_inst/clk_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/i_reg_clkdet_rx_freq_rst_reg_0[0]                                                                                                                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i[0]                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                                                                                                                                                                                                     | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i[0]                                                                                                                                                                                                                                                                                                                   | hdmi_tx_bd_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/E[0]                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x154[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               16 |             32 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x14[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x144[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               17 |             32 |         1.88 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x138[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x134[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x124[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x10[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               15 |             32 |         2.13 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x10C[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x108[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               16 |             32 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x100[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               17 |             32 |         1.88 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/LB_VLD_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                                     | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST/FSM_onehot_clk_sm_cur_reg[0][0]                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x7C[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               15 |             32 |         2.13 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[0]_2[0]                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |               16 |             32 |         2.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[2]_2[0]                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[2]_3[0]                                                                                                                                                                                                                                                                                                                    | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_wr_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                     | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_wr_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                     | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/SS[0]                                                                                                                                                                                                                                                                                                                                              |               19 |             32 |         1.68 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  hdmi_tx_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                                                                                                                                                             |               19 |             32 |         1.68 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/ET_DIS_CDC_INST/gen_single.genblk1[0].XPM_INST/syncstages_ff[1]                                                                                                                                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                                                                                                                                             |               17 |             32 |         1.88 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_6[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_7[0]                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                      |               13 |             32 |         2.46 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x300[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               21 |             32 |         1.52 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x68[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               20 |             32 |         1.60 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x60[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               20 |             32 |         1.60 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x6C[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               19 |             32 |         1.68 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x48[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               14 |             32 |         2.29 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x44[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x40[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x3C[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               22 |             32 |         1.45 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x74[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               20 |             32 |         1.60 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x38[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               19 |             32 |         1.68 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x30[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x30C[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               21 |             32 |         1.52 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x70[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               19 |             32 |         1.68 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x308[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               21 |             32 |         1.52 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x2C[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               21 |             32 |         1.52 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x218[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x1C[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x208[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               23 |             32 |         1.39 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/count0                                                                                                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/v_tpg_0/inst/count[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                                                                                                                                                                                                                                       | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x158[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               16 |             32 |         2.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/count[0]                                                                                                                                                                                                                                                                                                                                                                          | hdmi_tx_bd_i/v_tpg_0/inst/s[0]                                                                                                                                                                                                                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x214[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x24[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               19 |             32 |         1.68 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                                                                                                                                                                                                                                                                  |               13 |             33 |         2.54 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[2]_0[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                      |               22 |             33 |         1.50 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |               13 |             33 |         2.54 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                      |               14 |             34 |         2.43 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_3                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                            |               11 |             35 |         3.18 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/flow_control_loop_pipe_sequential_init_U/patternId_val_read_reg_1725_reg[1]_2[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                      |               12 |             36 |         3.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                                          |               10 |             36 |         3.60 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/MultiPixStream2AXIvideo_U0/ap_block_state1                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             38 |         4.22 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                           |                9 |             38 |         4.22 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                           |                8 |             38 |         4.75 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                           |                7 |             38 |         5.43 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST/clk_w_fifo_wr                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             40 |        13.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      |               12 |             40 |         3.33 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_start_reg_reg                                                                                                                                                                      | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_start_reg_reg_0[0]                                                                                                                                                                          |                8 |             40 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                 |               10 |             41 |         4.10 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                                |               10 |             41 |         4.10 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                   |               15 |             42 |         2.80 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                           |                9 |             45 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                           |                9 |             45 |         5.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.hdmi_tx_bd_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                           |               16 |             45 |         2.81 |
|  hdmi_tx_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                      |               12 |             47 |         3.92 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/bSerie0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |               14 |             54 |         3.86 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |               18 |             60 |         3.33 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                                                                                                                                                                                                                                                                |               20 |             63 |         3.15 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             64 |        16.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             64 |         7.11 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                            |               15 |             64 |         4.27 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/CDC_SINGLE_INST/aclken_0[0]                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/FIFO_INST/reset                                                                                                                                                                                                                                                                                                           |               23 |             65 |         2.83 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/aclk_fid_dly6_out                                                                                                                                                                                                                                                                                                | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/FIFO_INST/reset                                                                                                                                                                                                                                                                                                           |               24 |             65 |         2.71 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                                                                                                                                           |               27 |             65 |         2.41 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/CDC_SINGLE_INST/E[0]                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/FIFO_INST/reset                                                                                                                                                                                                                                                                                                           |               24 |             65 |         2.71 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/outpix_0_1_0_0_0_load539_lcssa565_fu_2540                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      |               41 |             68 |         1.66 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/vid_phy_controller_0/inst/clock_detector_inst/clk_freq_cap_vld                                                                                                                                                                                                                                                                                                                                 | hdmi_tx_bd_i/vid_phy_controller_0/inst/vid_phy_controller_v2_2_22_vid_phy_axi4lite_inst/slv_reg_0x2C_reg[1]_0                                                                                                                                                                                                                                                                                                        |               10 |             70 |         7.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |               25 |             71 |         2.84 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/axi_smartconnect/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                   |               23 |             75 |         3.26 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                            |               22 |             76 |         3.45 |
|  hdmi_tx_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |               24 |             79 |         3.29 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                      |               34 |             87 |         2.56 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                |               37 |             93 |         2.51 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                            |               38 |             96 |         2.53 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                      |               33 |             96 |         2.91 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201/ap_phi_reg_pp0_iter3_pix_reg_478[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                      |               23 |             96 |         4.17 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/load_p1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                      |               33 |             96 |         2.91 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/vclk_vid_reg[wr]_0                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             96 |        16.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/generate_repeat_module.REPEAT_INST/CDC_SINGLE_INST/aclken_0                                                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/generate_repeat_module.REPEAT_INST/aclk_reset                                                                                                                                                                                                                                                                                                                  |               48 |             98 |         2.04 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/generate_repeat_module.REPEAT_INST/CDC_SINGLE_INST/E[0]                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                      |               51 |             98 |         1.92 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171/icmp_ln981_reg_7750                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      |               23 |            100 |         4.35 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171/pop                                                                                                                                                                                                                                                           | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                8 |            100 |        12.50 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201/pop                                                                                                                                                                                                                                                                               | hdmi_tx_bd_i/rst_video_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                  |                9 |            100 |        11.11 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201/push                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |            112 |        16.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615/push                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |            112 |        16.00 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               61 |            115 |         1.89 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                           |               36 |            117 |         3.25 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                     |               31 |            118 |         3.81 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         | hdmi_tx_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |            128 |        16.00 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             | hdmi_tx_bd_i/microblaze_0_axi_periph/inst/clk_map/psr_aclk/U0/M00_ARESETN[0]                                                                                                                                                                                                                                                                                                                                         |               44 |            144 |         3.27 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |               43 |            152 |         3.53 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgForeground_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                      |               43 |            171 |         3.98 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/tpgBackground_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                      |               66 |            222 |         3.36 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                      |               79 |            224 |         2.84 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                                                                                                      | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |               55 |            253 |         4.60 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                                     |               73 |            282 |         3.86 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        | hdmi_tx_bd_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_460/bckgndYUV_U/CEA1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      |              282 |           1280 |         4.54 |
|  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |              422 |           1697 |         4.02 |
|  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                      |              642 |           2450 |         3.82 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


