{"Source Block": ["serv/rtl/ser_lt.v@7:17@HdlIdDef", "   input wire i_clr,\n   output reg o_q);\n\n   reg        lt_r = 1'b0;\n\n   wire       lt = (~i_a & i_b) | ((i_a == i_b) & lt_r);\n   always @(posedge i_clk) begin\n      lt_r <= lt & ~i_clr;\n      if (~i_clr)\n        o_q <= lt;\n   end\n"], "Clone Blocks": [["serv/rtl/ser_lt.v@5:15", "   input wire i_a,\n   input wire i_b,\n   input wire i_clr,\n   output reg o_q);\n\n   reg        lt_r = 1'b0;\n\n   wire       lt = (~i_a & i_b) | ((i_a == i_b) & lt_r);\n   always @(posedge i_clk) begin\n      lt_r <= lt & ~i_clr;\n      if (~i_clr)\n"], ["serv/rtl/ser_lt.v@8:19", "   output reg o_q);\n\n   reg        lt_r = 1'b0;\n\n   wire       lt = (~i_a & i_b) | ((i_a == i_b) & lt_r);\n   always @(posedge i_clk) begin\n      lt_r <= lt & ~i_clr;\n      if (~i_clr)\n        o_q <= lt;\n   end\n\nendmodule\n"]], "Diff Content": {"Delete": [[12, "   wire       lt = (~i_a & i_b) | ((i_a == i_b) & lt_r);\n"]], "Add": []}}