{"Source Block": ["oh/elink/dv/elink_e16_model.v@4007:4018@HdlStmAssign", "       rd_addr_traninfo0_tlc[FAD-1:0] <= rd_addr_traninfo0_next_tlc[FAD-1:0];\n\n   assign rd_addr_traninfo1_tlc[FAD-1:0] = rd_addr_traninfo0_tlc[FAD-1:0] +\n                                           {{(FAD-2){1'b0}},2'b01};\n\n   assign rd_addr_traninfo2_tlc[FAD-1:0] = rd_addr_traninfo0_tlc[FAD-1:0] +\n                                           {{(FAD-2){1'b0}},2'b10};\n\n   //####################################################\n   //# Synchronization between rd/wr domains\n   //####################################################\n\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@4004:4015", "     if(reset)\n       rd_addr_traninfo0_tlc[FAD-1:0] <= {(FAD){1'b0}};\n     else if(check_next_dstaddr_tlc)\n       rd_addr_traninfo0_tlc[FAD-1:0] <= rd_addr_traninfo0_next_tlc[FAD-1:0];\n\n   assign rd_addr_traninfo1_tlc[FAD-1:0] = rd_addr_traninfo0_tlc[FAD-1:0] +\n                                           {{(FAD-2){1'b0}},2'b01};\n\n   assign rd_addr_traninfo2_tlc[FAD-1:0] = rd_addr_traninfo0_tlc[FAD-1:0] +\n                                           {{(FAD-2){1'b0}},2'b10};\n\n   //####################################################\n"]], "Diff Content": {"Delete": [[4012, "   assign rd_addr_traninfo2_tlc[FAD-1:0] = rd_addr_traninfo0_tlc[FAD-1:0] +\n"], [4013, "                                           {{(FAD-2){1'b0}},2'b10};\n"]], "Add": [[4013, "   always @ (posedge txo_lclk or posedge reset)\n"], [4013, "     if(reset)\n"], [4013, "       grants_reg[3:0] <= 4'b0000;\n"], [4013, "     else\n"], [4013, "       grants_reg[3:0] <= grants[3:0];\n"], [4013, "   assign txo_rotate_dis[3:0] = {c3_txo_rotate_dis,\n"], [4013, "\t\t\t\t c2_txo_rotate_dis,\n"], [4013, "\t\t\t\t c1_txo_rotate_dis,\n"], [4013, "\t\t\t\t c0_txo_rotate_dis};\n"]]}}