irq_set_handler	,	F_49
"BONITO_PCIBADADDR = %08x\n"	,	L_13
"BONITO_INTSTEER = %08x\n"	,	L_11
MIPS_BE_FIXUP	,	V_124
irq_ffs	,	F_25
NR_CPUS	,	V_108
get_int	,	F_7
gic_present	,	V_58
cm_error	,	V_126
read_gcr_error_mult	,	F_68
i8259irq	,	V_103
MIPS_REVISION_SCON_SOCITSCP	,	V_6
_msc01_biu_base	,	V_87
MIPSCPU_INT_COREHI	,	V_106
fill_ipi_map1	,	F_44
asmlinkage	,	T_1
MIPS_REVISION_SCON_BONITO	,	V_10
CAUSEB_IP	,	V_53
datahi	,	V_32
plat_irq_dispatch	,	F_27
MSC01E_INT_BASE	,	V_94
defined	,	F_26
ARRAY_SIZE	,	F_61
unlikely	,	F_30
GIC_NUM_INTRS	,	V_19
gic_call_int_base	,	V_79
MSC_READ	,	F_2
CONFIG_MIPS_GIC_IPI	,	F_14
cpu_ipi_call_irq	,	V_121
pr_err	,	F_69
MIPS_CPU_IPI_RESCHED_IRQ	,	V_61
"CoreHi interrupt"	,	L_15
t0	,	V_55
MIPS_REVISION_SCON_GT64120	,	V_8
"BONITO_INTEDGE = %08x\n"	,	L_10
ipi_map	,	V_59
ioremap_nocache	,	F_55
MALTA_INT_BASE	,	V_16
"BONITO_INTEN = %08x\n"	,	L_8
spurious_interrupt	,	F_31
ocause	,	V_130
"BONITO_PCICMD = %08x\n"	,	L_12
intr	,	V_68
cpu_has_veic	,	V_84
"GIC Enabled\n"	,	L_17
"GT_INTRCAUSE = %08x\n"	,	L_5
malta_be_handler	,	F_65
__raw_readl	,	F_5
STATUSF_IP3	,	V_113
STATUSF_IP4	,	V_114
gic_compare_int	,	F_19
irq_vec	,	V_150
ipi_resched_dispatch	,	F_33
tr_bits	,	V_135
d	,	V_152
pr_info	,	F_62
pcicmd	,	V_24
MIPS_BE_FATAL	,	V_125
_pcictrl_bonito_pcicfg	,	V_13
irq	,	V_1
CONFIG_MIPS_VPE_APSP_API_CMP	,	F_36
i	,	V_107
regs	,	V_34
cm_other	,	V_128
cp0_badvaddr	,	V_38
MSC01_SC_CFG_GICPRES_SHF	,	V_92
buf	,	V_131
REG	,	F_56
"CPU%d: status register now %08x\n"	,	L_19
mips_irq_lock	,	V_15
x	,	V_50
MSC01_BIU_ADDRSPACE_SZ	,	V_89
c1_bits	,	V_143
do_IRQ	,	F_11
smp_processor_id	,	F_32
"CPU%d: status register was %08x\n"	,	L_18
tr	,	V_139
die	,	F_23
gic_disable_interrupt	,	F_73
cp0_status	,	V_36
MSC01E_INT_COREHI	,	V_102
GIC_CLR_INTR_MASK	,	F_74
malta_ipi_irqdispatch	,	F_13
GIC_ADDRSPACE_SZ	,	V_109
CONFIG_CPU_MIPS64	,	V_52
write_gcr_error_cause	,	F_70
cca_bits	,	V_134
CM_GCR_ERROR_MULT_ERR2ND_SHF	,	V_148
MIPS_GIC_IRQ_BASE	,	V_21
intpol	,	V_29
ipi_resched_interrupt	,	F_35
read_c0_status	,	F_29
BONITO_PCIBADADDR	,	V_42
intedge	,	V_22
CONFIG_MIPS_VPE_APSP_API_MT	,	F_12
datalo	,	V_31
GIC_REG	,	F_77
polarity	,	V_72
"BONITO_INTPOL = %08x\n"	,	L_9
BONITO_PCIMAP_CFG	,	V_11
BONITO_INTSTEER	,	V_48
MSC01E_INT_SW1	,	V_119
is_fixup	,	V_122
intrcause	,	V_30
ll_msc_irq	,	F_22
MSC01E_INT_SW0	,	V_118
pcibadaddr	,	V_25
gic_init	,	F_60
retval	,	V_123
"SPort=%lu\n"	,	L_22
CM_GCR_GIC_BASE_GICEN_MSK	,	V_86
MSC01_SC_CFG	,	V_90
MSC01_BIU_REG_BASE	,	V_88
cmd_bits	,	V_136
cp0_epc	,	V_35
"CM_ADDR =%08lx\n"	,	L_28
pending	,	V_18
gic_finish_irq	,	F_78
plat_ipi_call_int_xlate	,	F_40
trigtype	,	V_74
set_vi_handler	,	F_59
c3_bits	,	V_141
ipi_ints	,	V_20
find_next_bit	,	F_18
stag_bits	,	V_137
c2_bits	,	V_142
"CPU%d: status register frc %08x\n"	,	L_20
cm_addr	,	V_127
MIPS_CPU_IPI_CALL_IRQ	,	V_62
gic_irq_flags	,	V_154
MIPSCPU_INT_IPI1	,	V_112
MIPSCPU_INT_IPI0	,	V_111
gic_get_int_mask	,	F_16
GICWRITE	,	F_76
BONITO_PCIMSTAT	,	V_43
"CM_ERROR=%08lx %s &lt;%s&gt;\n"	,	L_27
"CoreHI interrupt, shouldn't happen, we die here!\n"	,	L_2
GIC_SH_WEDGE	,	V_156
arch_init_irq	,	F_50
plat_ipi_resched_int_xlate	,	F_42
aprp_hook	,	V_17
MSC01_PCI_IACK	,	V_7
gic_intr_map	,	V_69
pr_debug	,	F_57
init_i8259_irqs	,	F_51
find_first_bit	,	F_17
ipi_call_interrupt	,	F_38
mips_cm_present	,	F_53
corehi_irqdispatch	,	F_20
MIPS_REVISION_SCON_ROCIT	,	V_4
raw_spin_unlock_irqrestore	,	F_9
GIC_CPU_INT1	,	V_78
"MCmd=%s SPort=%lu\n"	,	L_24
MSC01E_INT_I8259A	,	V_101
action	,	V_82
get_irq_regs	,	F_21
GIC_CPU_INT2	,	V_80
"GIC present\n"	,	L_16
inten	,	V_28
CONFIG_CPU_MIPS32	,	V_51
irq_resched	,	V_115
GIC_BASE_ADDR	,	V_85
BONITO_INTISR	,	V_44
"CM_OTHER=%08lx %s\n"	,	L_29
BONITO_INTEDGE	,	V_47
ST0_IM	,	V_56
CM_GCR_ERROR_CAUSE_ERRTYPE_SHF	,	V_133
GT_CPUERR_ADDRLO_OFS	,	V_40
IRQ_HANDLED	,	V_64
clz	,	F_24
gic_irq_ack	,	F_75
gic_irq_base	,	V_153
GT_READ	,	F_3
irqs	,	V_157
GIC_TRIG_EDGE	,	V_75
gic_resched_int_base	,	V_77
irq_data	,	V_151
gic_platform_init	,	F_79
setup_irq	,	F_48
sc_bit	,	V_145
ipi_call_dispatch	,	F_34
irq_controller	,	V_159
flags	,	V_14
intisr	,	V_27
read_c0_cause	,	F_28
bitmap_set	,	F_45
MSC01_SC_CFG_GICPRES_MSK	,	V_91
msc_nr_eicirqs	,	V_96
malta_be_init	,	F_64
"Unknown system controller.\n"	,	L_1
GIC_RESCHED_INT	,	F_43
causes	,	V_149
"C3=%s C2=%s C1=%s C0=%s SC=%s "	,	L_23
"BONITO_INTISR = %08x\n"	,	L_7
MSC01_SC_CFG_GICENA_SHF	,	V_110
GT_INTRCAUSE_OFS	,	V_39
GIC_SET_INTR_MASK	,	F_72
"CCA=%lu TR=%s MCmd=%s STag=%lu "	,	L_21
"epc	 : %08lx\nStatus: %08lx\n"	,	L_3
cp0_cause	,	V_37
GT_PCI0_IACK_OFS	,	V_9
GIC_POL_POS	,	V_73
__init	,	T_3
nr_cpu_ids	,	V_76
malta_hw0_irqdispatch	,	F_10
c0_bits	,	V_144
fill_ipi_map	,	F_46
write_c0_status	,	F_63
sport_bits	,	V_138
MIPS_SOCITSC_IC_REG_BASE	,	V_100
gic_enable_interrupt	,	F_71
intsteer	,	V_23
cpu_ipi_resched_irq	,	V_120
"True"	,	L_25
CONFIG_MIPS_MT_SMP	,	V_117
read_gcr_error_cause	,	F_66
cpunum	,	V_70
handle_percpu_irq	,	V_83
pin	,	V_71
u32	,	V_12
scheduler_ipi	,	F_37
MIPSCPU_INT_I8259A	,	V_57
corehi_irqaction	,	V_104
mcmd	,	V_140
MIPS_REVISION_SCON_SOCIT	,	V_3
msc_nr_irqs	,	V_99
pt_regs	,	V_33
cpu	,	V_65
MSC01C_INT_BASE	,	V_97
core	,	V_146
"False"	,	L_26
MIPS_MSC01_IC_REG_BASE	,	V_93
raw_spin_lock_irqsave	,	F_8
irqaction	,	V_81
cpupin	,	V_67
write_gcr_gic_base	,	F_54
pcimstat	,	V_26
BONITO_INTEN	,	V_45
GIC_CALL_INT	,	F_41
cause	,	V_129
irq_call	,	V_116
read_gcr_error_addr	,	F_67
smp_call_function_interrupt	,	F_39
"Cause : %08lx\nbadVaddr : %08lx\n"	,	L_4
BONITO_PCICMD	,	V_49
MIPS_CPU_IRQ_BASE	,	V_60
SHARED	,	V_155
baseintr	,	V_66
msc_irqmap	,	V_98
irq_set_chip	,	F_80
pr_emerg	,	F_6
irq_chip	,	V_158
DECLARE_BITMAP	,	F_15
mips_cpu_irq_init	,	F_52
mips_pcibios_iack	,	F_1
msc_eicirqmap	,	V_95
BONITO_INTPOL	,	V_46
CM_GCR_ERROR_MULT_ERR2ND_MSK	,	V_147
irqreturn_t	,	T_2
init_msc_irqs	,	F_58
cpu_has_vint	,	V_105
mips_revision_sconid	,	V_2
"GT_CPUERR_ADDR = %02x%08x\n"	,	L_6
a0	,	V_54
dev_id	,	V_63
CM_GCR_ERROR_CAUSE_ERRTYPE_MSK	,	V_132
"BONITO_PCIMSTAT = %08x\n"	,	L_14
GT_CPUERR_ADDRHI_OFS	,	V_41
arch_init_ipiirq	,	F_47
MIPS_REVISION_SCON_SOCITSC	,	V_5
iob	,	F_4
