#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Sep  2 12:42:36 2025
# Process ID         : 63843
# Current directory  : /home/psh/work/project_9/project_9.runs/soc_hello_axi_smc_0_synth_1
# Command line       : vivado -log soc_hello_axi_smc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_hello_axi_smc_0.tcl
# Log file           : /home/psh/work/project_9/project_9.runs/soc_hello_axi_smc_0_synth_1/soc_hello_axi_smc_0.vds
# Journal file       : /home/psh/work/project_9/project_9.runs/soc_hello_axi_smc_0_synth_1/vivado.jou
# Running On         : min
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i5-1035G7 CPU @ 1.20GHz
# CPU Frequency      : 1200.000 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16396 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20691 MB
# Available Virtual  : 11742 MB
#-----------------------------------------------------------
source soc_hello_axi_smc_0.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1486.012 ; gain = 44.840 ; free physical = 3058 ; free virtual = 9911
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: soc_hello_axi_smc_0
Command: synth_design -top soc_hello_axi_smc_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 64135
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2118.820 ; gain = 419.828 ; free physical = 482 ; free virtual = 7338
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_7/synth/bd_57e4_aroutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_8/synth/bd_57e4_routsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_8/synth/bd_57e4_routsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_9/synth/bd_57e4_awoutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_10/synth/bd_57e4_woutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_11/synth/bd_57e4_boutsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_11/synth/bd_57e4_boutsw_0.sv:84]
INFO: [Synth 8-6157] synthesizing module 'soc_hello_axi_smc_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/synth/soc_hello_axi_smc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1VSUW17' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:1098]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_one_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_0/synth/bd_57e4_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_one_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_0/synth/bd_57e4_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_57e4_psr_aclk_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_1/synth/bd_57e4_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_1/synth/bd_57e4_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/psh/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/psh/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/home/psh/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_57e4_psr_aclk_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_1/synth/bd_57e4_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_57e4_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:1136]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_57e4_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:1136]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_57e4_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:1136]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_57e4_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:1136]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_57e4_psr_aclk_0' has 10 connections declared, but only 6 given [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:1136]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1VSUW17' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:1098]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_3LDF1S' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:1387]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_m00e_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_32/synth/bd_57e4_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/home/psh/tools/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/home/psh/tools/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_m00e_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_32/synth/bd_57e4_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_3LDF1S' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:1387]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_PQPVTO' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:1629]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_m00arn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_27/synth/bd_57e4_m00arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_m00arn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_27/synth/bd_57e4_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_m00awn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_29/synth/bd_57e4_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_m00awn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_29/synth/bd_57e4_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_m00bn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_31/synth/bd_57e4_m00bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_m00bn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_31/synth/bd_57e4_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_m00rn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_28/synth/bd_57e4_m00rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_m00rn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_28/synth/bd_57e4_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_m00wn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_30/synth/bd_57e4_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_m00wn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_30/synth/bd_57e4_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_PQPVTO' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:1629]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_m00s2a_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_26/synth/bd_57e4_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_m00s2a_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_26/synth/bd_57e4_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_7Q9RQO' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:1871]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_m01e_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_39/synth/bd_57e4_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_m01e_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_39/synth/bd_57e4_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_7Q9RQO' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:1871]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_1HRO7CA' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:2113]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_m01arn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_34/synth/bd_57e4_m01arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_m01arn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_34/synth/bd_57e4_m01arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_m01awn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_36/synth/bd_57e4_m01awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_m01awn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_36/synth/bd_57e4_m01awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_m01bn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_38/synth/bd_57e4_m01bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_m01bn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_38/synth/bd_57e4_m01bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_m01rn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_35/synth/bd_57e4_m01rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_m01rn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_35/synth/bd_57e4_m01rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_m01wn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_37/synth/bd_57e4_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_m01wn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_37/synth/bd_57e4_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_1HRO7CA' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:2113]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_m01s2a_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_33/synth/bd_57e4_m01s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_m01s2a_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_33/synth/bd_57e4_m01s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_s00a2s_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_20/synth/bd_57e4_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_s00a2s_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_20/synth/bd_57e4_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_13WWL0Z' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:2355]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_s00mmu_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_17/synth/bd_57e4_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_s00mmu_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_17/synth/bd_57e4_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_s00sic_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_19/synth/bd_57e4_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_s00sic_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_19/synth/bd_57e4_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_s00tr_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_18/synth/bd_57e4_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_s00tr_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_18/synth/bd_57e4_s00tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_57e4_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:2754]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_57e4_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:2754]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_57e4_s00tr_0' has 82 connections declared, but only 80 given [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:2754]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_13WWL0Z' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:2355]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_16U4JU1' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:2837]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_sarn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_21/synth/bd_57e4_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_sarn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_21/synth/bd_57e4_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_sawn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_23/synth/bd_57e4_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_sawn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_23/synth/bd_57e4_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_sbn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_25/synth/bd_57e4_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_sbn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_25/synth/bd_57e4_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_srn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_22/synth/bd_57e4_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_srn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_22/synth/bd_57e4_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_swn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_24/synth/bd_57e4_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_swn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_24/synth/bd_57e4_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_16U4JU1' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:2837]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_1V12TFH' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:3079]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_arinsw_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_2/synth/bd_57e4_arinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_arinsw_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_2/synth/bd_57e4_arinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_aroutsw_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_7/synth/bd_57e4_aroutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_aroutsw_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_7/synth/bd_57e4_aroutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_awinsw_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_4/synth/bd_57e4_awinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_awinsw_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_4/synth/bd_57e4_awinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_awoutsw_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_9/synth/bd_57e4_awoutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_awoutsw_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_9/synth/bd_57e4_awoutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_binsw_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_6/synth/bd_57e4_binsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_binsw_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_6/synth/bd_57e4_binsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_boutsw_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_11/synth/bd_57e4_boutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_boutsw_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_11/synth/bd_57e4_boutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_EWCR45' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:1145]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_arni_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_12/synth/bd_57e4_arni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_arni_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_12/synth/bd_57e4_arni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_awni_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_14/synth/bd_57e4_awni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_awni_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_14/synth/bd_57e4_awni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_bni_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_16/synth/bd_57e4_bni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_bni_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_16/synth/bd_57e4_bni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_rni_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_13/synth/bd_57e4_rni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_rni_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_13/synth/bd_57e4_rni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_wni_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_15/synth/bd_57e4_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_wni_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_15/synth/bd_57e4_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_EWCR45' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:1145]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_rinsw_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_3/synth/bd_57e4_rinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_rinsw_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_3/synth/bd_57e4_rinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_routsw_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_8/synth/bd_57e4_routsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_routsw_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_8/synth/bd_57e4_routsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_winsw_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_5/synth/bd_57e4_winsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_winsw_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_5/synth/bd_57e4_winsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57e4_woutsw_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_10/synth/bd_57e4_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4_woutsw_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_10/synth/bd_57e4_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_1V12TFH' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:3079]
INFO: [Synth 8-6155] done synthesizing module 'bd_57e4' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'soc_hello_axi_smc_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/synth/soc_hello_axi_smc_0.v:53]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1VSUW17 does not have driver. [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/synth/bd_57e4.v:1118]
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port slow_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
WARNING: [Synth 8-7129] Port fast_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_17_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_17_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_17_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[0] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_17_top__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_17_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_17_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_17_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_17_fi_regulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[1] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_17_top__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[1] in module sc_node_v1_0_17_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_17_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_17_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_17_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_17_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_17_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_17_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_17_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_17_si_handler__parameterized6 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2295.758 ; gain = 596.766 ; free physical = 272 ; free virtual = 7129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2307.633 ; gain = 608.641 ; free physical = 274 ; free virtual = 7130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2307.633 ; gain = 608.641 ; free physical = 274 ; free virtual = 7130
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2310.602 ; gain = 0.000 ; free physical = 332 ; free virtual = 7081
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/ooc.xdc] for cell 'inst'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_1/bd_57e4_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_1/bd_57e4_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_1/bd_57e4_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_1/bd_57e4_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_1/bd_57e4_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_hello_axi_smc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_hello_axi_smc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/smartconnect.xdc] for cell 'inst'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/smartconnect.xdc] for cell 'inst'
Parsing XDC File [/home/psh/work/project_9/project_9.runs/soc_hello_axi_smc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/psh/work/project_9/project_9.runs/soc_hello_axi_smc_0_synth_1/dont_touch.xdc]
INFO: [Project 1-1714] 45 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.102 ; gain = 0.000 ; free physical = 412 ; free virtual = 6756
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2620.008 ; gain = 11.906 ; free physical = 388 ; free virtual = 6732
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 2620.008 ; gain = 921.016 ; free physical = 540 ; free virtual = 6812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 2628.012 ; gain = 929.020 ; free physical = 540 ; free virtual = 6812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/psh/work/project_9/project_9.runs/soc_hello_axi_smc_0_synth_1/dont_touch.xdc, line 204).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 2628.012 ; gain = 929.020 ; free physical = 540 ; free virtual = 6812
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 2628.012 ; gain = 929.020 ; free physical = 568 ; free virtual = 6844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 20    
	   2 Input    2 Bit       Adders := 4     
	   3 Input    1 Bit       Adders := 8     
	   2 Input    1 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 80    
+---Registers : 
	             2178 Bit    Registers := 4     
	              160 Bit    Registers := 2     
	               74 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 48    
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 260   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 2     
	   2 Input  141 Bit        Muxes := 6     
	   2 Input   55 Bit        Muxes := 3     
	   2 Input   53 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 12    
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 37    
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 103   
	   6 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 8     
	   7 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module bd_57e4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module bd_57e4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module bd_57e4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module bd_57e4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_57e4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_57e4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_57e4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_57e4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_57e4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_57e4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_57e4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_57e4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 2628.012 ; gain = 929.020 ; free physical = 3506 ; free virtual = 9783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 2628.012 ; gain = 929.020 ; free physical = 3474 ; free virtual = 9751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 2628.012 ; gain = 929.020 ; free physical = 3476 ; free virtual = 9754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 2628.012 ; gain = 929.020 ; free physical = 3468 ; free virtual = 9746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 2652.824 ; gain = 953.832 ; free physical = 3435 ; free virtual = 9713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 2652.824 ; gain = 953.832 ; free physical = 3435 ; free virtual = 9713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 2652.824 ; gain = 953.832 ; free physical = 3435 ; free virtual = 9713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 2652.824 ; gain = 953.832 ; free physical = 3435 ; free virtual = 9713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 2652.824 ; gain = 953.832 ; free physical = 3435 ; free virtual = 9713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 2652.824 ; gain = 953.832 ; free physical = 3435 ; free virtual = 9713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |   126|
|2     |LUT2  |    67|
|3     |LUT3  |   130|
|4     |LUT4  |    27|
|5     |LUT5  |    49|
|6     |LUT6  |    62|
|7     |SRL16 |     1|
|8     |FDCE  |   135|
|9     |FDR   |     4|
|10    |FDRE  |   294|
|11    |FDSE  |    29|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 2652.824 ; gain = 953.832 ; free physical = 3435 ; free virtual = 9713
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19020 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 2652.824 ; gain = 641.457 ; free physical = 3435 ; free virtual = 9713
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 2652.832 ; gain = 953.832 ; free physical = 3435 ; free virtual = 9713
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2652.832 ; gain = 0.000 ; free physical = 3601 ; free virtual = 9878
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2708.852 ; gain = 0.000 ; free physical = 3470 ; free virtual = 9873
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: 8a9845b3
INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:56 ; elapsed = 00:01:47 . Memory (MB): peak = 2708.852 ; gain = 1202.965 ; free physical = 3506 ; free virtual = 9878
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2158.852; main = 2047.832; forked = 306.160
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3548.906; main = 2708.855; forked = 920.891
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.863 ; gain = 0.000 ; free physical = 3546 ; free virtual = 9875
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/soc_hello_axi_smc_0_synth_1/soc_hello_axi_smc_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP soc_hello_axi_smc_0, cache-ID = 2349c4b9ee76556e
INFO: [Coretcl 2-1174] Renamed 193 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.863 ; gain = 0.000 ; free physical = 3569 ; free virtual = 9882
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/soc_hello_axi_smc_0_synth_1/soc_hello_axi_smc_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file soc_hello_axi_smc_0_utilization_synth.rpt -pb soc_hello_axi_smc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  2 12:45:01 2025...
