[Benchmarks] set sniper output to rundi /scratch/miz087/results/baseline_splash2_radix_large
/scratch/miz087/results/baseline_splash2_radix_large
[SPLASH] Benchmarks to run: radix

[SPLASH] [========== Running benchmark radix ==========]
[SPLASH] Setting up run directory: /scratch/miz087/results/baseline_splash2_radix_large
[SPLASH] Running 'SNIPER_APP_LD_PRELOAD=$LD_PRELOAD; unset LD_PRELOAD; /home_masters/miz087/workplace/micro_exp/run-sniper -n 4 -m 'localhost' -d '/scratch/miz087/results/baseline_splash2_radix_large' -sthermalstats --power -c gainestown_cache --roi --curdir=/home_masters/miz087/workplace/micro_exp/benchmarks  --  /home_masters/miz087/workplace/micro_exp/benchmarks/splash2/splash2/codes/kernels/radix/RADIX -n1048576 -p4':
[SPLASH] [---------- Beginning of output ----------]
[SNIPER] Start
----------BEGIN_INIT_STATS_MANAGER------------
----------END_INIT_STATS_MANAGER------------
Normal Cache Total set: 524288
now initialize a stacked dram unison cache
Executing Python script /scratch/miz087/results/baseline_splash2_radix_large/sim.scripts.py
[SNIPER] --------------------------------------------------------------------------------
[SNIPER] Sniper using Pin frontend
[SNIPER] Running pre-ROI region in  CACHE_ONLY mode
[SNIPER] Running application ROI in DETAILED mode
[SNIPER] Running post-ROI region in FAST_FORWARD mode
[SNIPER] --------------------------------------------------------------------------------

Integer Radix Sort
     1048576 Keys
     4 Processors
     Radix = 1024
     Max key = 524288

[HOOKS] Entering ROI
[SNIPER] Enabling performance models
[SNIPER] Setting instrumentation mode to DETAILED
[SNIPER] Disabling performance models
[SNIPER] Leaving ROI after 719.13 seconds
[SNIPER] Simulated 171.3M instructions, 104.0M cycles, 1.65 IPC
[SNIPER] Simulation speed 234.1 KIPS (58.5 KIPS / target core - 17087.9ns/instr)
[SNIPER] Sampling: executed 99.80% of simulated time in detailed mode
[SNIPER] Setting instrumentation mode to FAST_FORWARD
[HOOKS] Leaving ROI

                 PROCESS STATISTICS
               Total            Rank            Sort
 Proc          Time             Time            Time
    0      117315997        41732000        74891997

                 TIMING INFORMATION
Start time                        :        627310924
Initialization finish time        :       1228978905
Overall finish time               :       1346294902
Total time with initialization    :        718983978
Total time without initialization :        117315997


 ***** [DRAM_CACHE_Result] *****

*** DRAM Total Access: 156733, miss: 18098, miss rate: 0.11547
*** DRAM Total Access In ROI: 143631, miss: 15767, miss rate: 0.109774
*** DRAM Remap Times: 0 invalid times, 0 total invalid_blocks, 0 migrate times, 0 total migrate blocks.
*** DRAM Statistics: 4033113 reads, 206435 writes, 2166428 row hits, 235661 ACT time, 235661 PRE time, 177688 RD time, 6615 WR time.

 ***** [DRAM_CACHE_Result] *****

[RAMULATOR OUTPUT]

**Total Ticks: 20786699

**Ramulator Active Cycles: 3.46336e+06

**DRAM Cycles: 2.07867e+07

**Maximum Bandwidth: 0

Number of Incoming Requests: 325704

**Serving Request**
Channel_0: serving reads(6963), serving writes(1547).
Channel_1: serving reads(8009), serving writes(1132).
Channel_2: serving reads(3936), serving writes(458).
Channel_3: serving reads(5819), serving writes(862).
Channel_4: serving reads(7720), serving writes(1020).
Channel_5: serving reads(6931), serving writes(525).
Channel_6: serving reads(6916), serving writes(1009).
Channel_7: serving reads(7751), serving writes(1692).
Channel_8: serving reads(94728), serving writes(6156).
Channel_9: serving reads(32997), serving writes(2131).
Channel_10: serving reads(10987), serving writes(730).
Channel_11: serving reads(5976), serving writes(414).
Channel_12: serving reads(4580), serving writes(315).
Channel_13: serving reads(4667), serving writes(360).
Channel_14: serving reads(4407), serving writes(248).
Channel_15: serving reads(4161), serving writes(167).
Channel_16: serving reads(4119), serving writes(143).
Channel_17: serving reads(4469), serving writes(278).
Channel_18: serving reads(3142), serving writes(126).
Channel_19: serving reads(4048), serving writes(123).
Channel_20: serving reads(4016), serving writes(104).
Channel_21: serving reads(4032), serving writes(120).
Channel_22: serving reads(4012), serving writes(109).
Channel_23: serving reads(4738), serving writes(382).
Channel_24: serving reads(5358), serving writes(609).
Channel_25: serving reads(4319), serving writes(272).
Channel_26: serving reads(3091), serving writes(118).
Channel_27: serving reads(4154), serving writes(176).
Channel_28: serving reads(4174), serving writes(174).
Channel_29: serving reads(4436), serving writes(274).
Channel_30: serving reads(5535), serving writes(696).
Channel_31: serving reads(5549), serving writes(737).
[RAMULATOR OUTPUT]

----------[STAT_STORE_UNIT]-----------

Hot Access: 3396, Cool Access: 838284

Hits on previous hot rows: 0

Hits on previous cool rows: 0

Total remap times: 0, Total Inter-Vault remaps: 0, Total number of intervals: 0


----------[STAT_STORE_UNIT]-----------

 ***** [REF/AC_Result] *****
/*BANK*/0->0: cool access (5368), hot access (0), error acces (0).
/*BANK*/0->1: cool access (5022), hot access (0), error acces (0).
/*BANK*/0->2: cool access (5659), hot access (0), error acces (0).
/*BANK*/0->3: cool access (0), hot access (0), error acces (0).
/*BANK*/0->4: cool access (0), hot access (0), error acces (0).
/*BANK*/0->5: cool access (0), hot access (0), error acces (0).
/*BANK*/0->6: cool access (0), hot access (0), error acces (0).
/*BANK*/0->7: cool access (0), hot access (0), error acces (0).
/*BANK*/1->0: cool access (5039), hot access (0), error acces (0).
/*BANK*/1->1: cool access (6396), hot access (0), error acces (0).
/*BANK*/1->2: cool access (4963), hot access (0), error acces (0).
/*BANK*/1->3: cool access (0), hot access (0), error acces (0).
/*BANK*/1->4: cool access (0), hot access (0), error acces (0).
/*BANK*/1->5: cool access (0), hot access (0), error acces (0).
/*BANK*/1->6: cool access (0), hot access (0), error acces (0).
/*BANK*/1->7: cool access (0), hot access (0), error acces (0).
/*BANK*/2->0: cool access (1380), hot access (0), error acces (0).
/*BANK*/2->1: cool access (3088), hot access (0), error acces (0).
/*BANK*/2->2: cool access (3895), hot access (0), error acces (0).
/*BANK*/2->3: cool access (0), hot access (0), error acces (0).
/*BANK*/2->4: cool access (0), hot access (0), error acces (0).
/*BANK*/2->5: cool access (0), hot access (0), error acces (0).
/*BANK*/2->6: cool access (0), hot access (0), error acces (0).
/*BANK*/2->7: cool access (0), hot access (0), error acces (0).
/*BANK*/3->0: cool access (2966), hot access (0), error acces (0).
/*BANK*/3->1: cool access (4101), hot access (0), error acces (0).
/*BANK*/3->2: cool access (5023), hot access (0), error acces (0).
/*BANK*/3->3: cool access (0), hot access (0), error acces (0).
/*BANK*/3->4: cool access (0), hot access (0), error acces (0).
/*BANK*/3->5: cool access (0), hot access (0), error acces (0).
/*BANK*/3->6: cool access (0), hot access (0), error acces (0).
/*BANK*/3->7: cool access (0), hot access (0), error acces (0).
/*BANK*/4->0: cool access (6832), hot access (0), error acces (0).
/*BANK*/4->1: cool access (5178), hot access (0), error acces (0).
/*BANK*/4->2: cool access (4095), hot access (0), error acces (0).
/*BANK*/4->3: cool access (0), hot access (0), error acces (0).
/*BANK*/4->4: cool access (0), hot access (0), error acces (0).
/*BANK*/4->5: cool access (0), hot access (0), error acces (0).
/*BANK*/4->6: cool access (0), hot access (0), error acces (0).
/*BANK*/4->7: cool access (0), hot access (0), error acces (0).
/*BANK*/5->0: cool access (4744), hot access (0), error acces (0).
/*BANK*/5->1: cool access (4704), hot access (0), error acces (0).
/*BANK*/5->2: cool access (5003), hot access (0), error acces (0).
/*BANK*/5->3: cool access (0), hot access (0), error acces (0).
/*BANK*/5->4: cool access (0), hot access (0), error acces (0).
/*BANK*/5->5: cool access (0), hot access (0), error acces (0).
/*BANK*/5->6: cool access (0), hot access (0), error acces (0).
/*BANK*/5->7: cool access (0), hot access (0), error acces (0).
/*BANK*/6->0: cool access (4957), hot access (0), error acces (0).
/*BANK*/6->1: cool access (4805), hot access (0), error acces (0).
/*BANK*/6->2: cool access (4972), hot access (0), error acces (0).
/*BANK*/6->3: cool access (0), hot access (0), error acces (0).
/*BANK*/6->4: cool access (0), hot access (0), error acces (0).
/*BANK*/6->5: cool access (0), hot access (0), error acces (0).
/*BANK*/6->6: cool access (0), hot access (0), error acces (0).
/*BANK*/6->7: cool access (0), hot access (0), error acces (0).
/*BANK*/7->0: cool access (4970), hot access (0), error acces (0).
/*BANK*/7->1: cool access (4505), hot access (0), error acces (0).
/*BANK*/7->2: cool access (8067), hot access (0), error acces (0).
/*BANK*/7->3: cool access (0), hot access (0), error acces (0).
/*BANK*/7->4: cool access (0), hot access (0), error acces (0).
/*BANK*/7->5: cool access (0), hot access (0), error acces (0).
/*BANK*/7->6: cool access (0), hot access (0), error acces (0).
/*BANK*/7->7: cool access (0), hot access (0), error acces (0).
/*BANK*/8->0: cool access (5002), hot access (80), error acces (0).
/*BANK*/8->1: cool access (4385), hot access (0), error acces (0).
/*BANK*/8->2: cool access (199892), hot access (0), error acces (0).
/*BANK*/8->3: cool access (0), hot access (0), error acces (0).
/*BANK*/8->4: cool access (0), hot access (0), error acces (0).
/*BANK*/8->5: cool access (0), hot access (0), error acces (0).
/*BANK*/8->6: cool access (0), hot access (0), error acces (0).
/*BANK*/8->7: cool access (0), hot access (0), error acces (0).
/*BANK*/9->0: cool access (4327), hot access (0), error acces (0).
/*BANK*/9->1: cool access (4359), hot access (0), error acces (0).
/*BANK*/9->2: cool access (61749), hot access (0), error acces (0).
/*BANK*/9->3: cool access (0), hot access (0), error acces (0).
/*BANK*/9->4: cool access (0), hot access (0), error acces (0).
/*BANK*/9->5: cool access (0), hot access (0), error acces (0).
/*BANK*/9->6: cool access (0), hot access (0), error acces (0).
/*BANK*/9->7: cool access (0), hot access (0), error acces (0).
/*BANK*/10->0: cool access (3997), hot access (0), error acces (0).
/*BANK*/10->1: cool access (3075), hot access (0), error acces (0).
/*BANK*/10->2: cool access (16116), hot access (0), error acces (0).
/*BANK*/10->3: cool access (0), hot access (0), error acces (0).
/*BANK*/10->4: cool access (0), hot access (0), error acces (0).
/*BANK*/10->5: cool access (0), hot access (0), error acces (0).
/*BANK*/10->6: cool access (0), hot access (0), error acces (0).
/*BANK*/10->7: cool access (0), hot access (0), error acces (0).
/*BANK*/11->0: cool access (5021), hot access (0), error acces (0).
/*BANK*/11->1: cool access (4592), hot access (0), error acces (0).
/*BANK*/11->2: cool access (2916), hot access (0), error acces (0).
/*BANK*/11->3: cool access (0), hot access (0), error acces (0).
/*BANK*/11->4: cool access (0), hot access (0), error acces (0).
/*BANK*/11->5: cool access (0), hot access (0), error acces (0).
/*BANK*/11->6: cool access (0), hot access (0), error acces (0).
/*BANK*/11->7: cool access (0), hot access (0), error acces (0).
/*BANK*/12->0: cool access (0), hot access (5119), error acces (168).
/*BANK*/12->1: cool access (4331), hot access (67), error acces (0).
/*BANK*/12->2: cool access (0), hot access (0), error acces (0).
/*BANK*/12->3: cool access (0), hot access (0), error acces (0).
/*BANK*/12->4: cool access (0), hot access (0), error acces (0).
/*BANK*/12->5: cool access (0), hot access (0), error acces (0).
/*BANK*/12->6: cool access (0), hot access (0), error acces (0).
/*BANK*/12->7: cool access (0), hot access (0), error acces (0).
/*BANK*/13->0: cool access (4802), hot access (132), error acces (0).
/*BANK*/13->1: cool access (4679), hot access (198), error acces (0).
/*BANK*/13->2: cool access (0), hot access (0), error acces (0).
/*BANK*/13->3: cool access (0), hot access (0), error acces (0).
/*BANK*/13->4: cool access (0), hot access (0), error acces (0).
/*BANK*/13->5: cool access (0), hot access (0), error acces (0).
/*BANK*/13->6: cool access (0), hot access (0), error acces (0).
/*BANK*/13->7: cool access (0), hot access (0), error acces (0).
/*BANK*/14->0: cool access (4097), hot access (687), error acces (0).
/*BANK*/14->1: cool access (4233), hot access (100), error acces (0).
/*BANK*/14->2: cool access (0), hot access (0), error acces (0).
/*BANK*/14->3: cool access (0), hot access (0), error acces (0).
/*BANK*/14->4: cool access (0), hot access (0), error acces (0).
/*BANK*/14->5: cool access (0), hot access (0), error acces (0).
/*BANK*/14->6: cool access (0), hot access (0), error acces (0).
/*BANK*/14->7: cool access (0), hot access (0), error acces (0).
/*BANK*/15->0: cool access (4159), hot access (0), error acces (0).
/*BANK*/15->1: cool access (4419), hot access (0), error acces (0).
/*BANK*/15->2: cool access (0), hot access (0), error acces (0).
/*BANK*/15->3: cool access (0), hot access (0), error acces (0).
/*BANK*/15->4: cool access (0), hot access (0), error acces (0).
/*BANK*/15->5: cool access (0), hot access (0), error acces (0).
/*BANK*/15->6: cool access (0), hot access (0), error acces (0).
/*BANK*/15->7: cool access (0), hot access (0), error acces (0).
/*BANK*/16->0: cool access (4369), hot access (5), error acces (0).
/*BANK*/16->1: cool access (4099), hot access (21), error acces (0).
/*BANK*/16->2: cool access (0), hot access (0), error acces (0).
/*BANK*/16->3: cool access (0), hot access (0), error acces (0).
/*BANK*/16->4: cool access (0), hot access (0), error acces (0).
/*BANK*/16->5: cool access (0), hot access (0), error acces (0).
/*BANK*/16->6: cool access (0), hot access (0), error acces (0).
/*BANK*/16->7: cool access (0), hot access (0), error acces (0).
/*BANK*/17->0: cool access (5105), hot access (0), error acces (0).
/*BANK*/17->1: cool access (4186), hot access (0), error acces (0).
/*BANK*/17->2: cool access (0), hot access (0), error acces (0).
/*BANK*/17->3: cool access (0), hot access (0), error acces (0).
/*BANK*/17->4: cool access (0), hot access (0), error acces (0).
/*BANK*/17->5: cool access (0), hot access (0), error acces (0).
/*BANK*/17->6: cool access (0), hot access (0), error acces (0).
/*BANK*/17->7: cool access (0), hot access (0), error acces (0).
/*BANK*/18->0: cool access (3073), hot access (0), error acces (0).
/*BANK*/18->1: cool access (3411), hot access (0), error acces (0).
/*BANK*/18->2: cool access (0), hot access (0), error acces (0).
/*BANK*/18->3: cool access (0), hot access (0), error acces (0).
/*BANK*/18->4: cool access (0), hot access (0), error acces (0).
/*BANK*/18->5: cool access (0), hot access (0), error acces (0).
/*BANK*/18->6: cool access (0), hot access (0), error acces (0).
/*BANK*/18->7: cool access (0), hot access (0), error acces (0).
/*BANK*/19->0: cool access (4135), hot access (0), error acces (0).
/*BANK*/19->1: cool access (4172), hot access (0), error acces (0).
/*BANK*/19->2: cool access (0), hot access (0), error acces (0).
/*BANK*/19->3: cool access (0), hot access (0), error acces (0).
/*BANK*/19->4: cool access (0), hot access (0), error acces (0).
/*BANK*/19->5: cool access (0), hot access (0), error acces (0).
/*BANK*/19->6: cool access (0), hot access (0), error acces (0).
/*BANK*/19->7: cool access (0), hot access (0), error acces (0).
/*BANK*/20->0: cool access (4101), hot access (30), error acces (0).
/*BANK*/20->1: cool access (4099), hot access (0), error acces (0).
/*BANK*/20->2: cool access (0), hot access (0), error acces (0).
/*BANK*/20->3: cool access (0), hot access (0), error acces (0).
/*BANK*/20->4: cool access (0), hot access (0), error acces (0).
/*BANK*/20->5: cool access (0), hot access (0), error acces (0).
/*BANK*/20->6: cool access (0), hot access (0), error acces (0).
/*BANK*/20->7: cool access (0), hot access (0), error acces (0).
/*BANK*/21->0: cool access (4137), hot access (0), error acces (0).
/*BANK*/21->1: cool access (4143), hot access (0), error acces (0).
/*BANK*/21->2: cool access (0), hot access (0), error acces (0).
/*BANK*/21->3: cool access (0), hot access (0), error acces (0).
/*BANK*/21->4: cool access (0), hot access (0), error acces (0).
/*BANK*/21->5: cool access (0), hot access (0), error acces (0).
/*BANK*/21->6: cool access (0), hot access (0), error acces (0).
/*BANK*/21->7: cool access (0), hot access (0), error acces (0).
/*BANK*/22->0: cool access (4097), hot access (25), error acces (0).
/*BANK*/22->1: cool access (4113), hot access (4), error acces (0).
/*BANK*/22->2: cool access (0), hot access (0), error acces (0).
/*BANK*/22->3: cool access (0), hot access (0), error acces (0).
/*BANK*/22->4: cool access (0), hot access (0), error acces (0).
/*BANK*/22->5: cool access (0), hot access (0), error acces (0).
/*BANK*/22->6: cool access (0), hot access (0), error acces (0).
/*BANK*/22->7: cool access (0), hot access (0), error acces (0).
/*BANK*/23->0: cool access (5794), hot access (0), error acces (0).
/*BANK*/23->1: cool access (4128), hot access (0), error acces (0).
/*BANK*/23->2: cool access (0), hot access (0), error acces (0).
/*BANK*/23->3: cool access (0), hot access (0), error acces (0).
/*BANK*/23->4: cool access (0), hot access (0), error acces (0).
/*BANK*/23->5: cool access (0), hot access (0), error acces (0).
/*BANK*/23->6: cool access (0), hot access (0), error acces (0).
/*BANK*/23->7: cool access (0), hot access (0), error acces (0).
/*BANK*/24->0: cool access (0), hot access (5275), error acces (148).
/*BANK*/24->1: cool access (6165), hot access (207), error acces (0).
/*BANK*/24->2: cool access (0), hot access (0), error acces (0).
/*BANK*/24->3: cool access (0), hot access (0), error acces (0).
/*BANK*/24->4: cool access (0), hot access (0), error acces (0).
/*BANK*/24->5: cool access (0), hot access (0), error acces (0).
/*BANK*/24->6: cool access (0), hot access (0), error acces (0).
/*BANK*/24->7: cool access (0), hot access (0), error acces (0).
/*BANK*/25->0: cool access (4214), hot access (72), error acces (0).
/*BANK*/25->1: cool access (4377), hot access (348), error acces (0).
/*BANK*/25->2: cool access (0), hot access (0), error acces (0).
/*BANK*/25->3: cool access (0), hot access (0), error acces (0).
/*BANK*/25->4: cool access (0), hot access (0), error acces (0).
/*BANK*/25->5: cool access (0), hot access (0), error acces (0).
/*BANK*/25->6: cool access (0), hot access (0), error acces (0).
/*BANK*/25->7: cool access (0), hot access (0), error acces (0).
/*BANK*/26->0: cool access (3075), hot access (48), error acces (0).
/*BANK*/26->1: cool access (3127), hot access (115), error acces (0).
/*BANK*/26->2: cool access (0), hot access (0), error acces (0).
/*BANK*/26->3: cool access (0), hot access (0), error acces (0).
/*BANK*/26->4: cool access (0), hot access (0), error acces (0).
/*BANK*/26->5: cool access (0), hot access (0), error acces (0).
/*BANK*/26->6: cool access (0), hot access (0), error acces (0).
/*BANK*/26->7: cool access (0), hot access (0), error acces (0).
/*BANK*/27->0: cool access (4408), hot access (0), error acces (0).
/*BANK*/27->1: cool access (4160), hot access (0), error acces (0).
/*BANK*/27->2: cool access (0), hot access (0), error acces (0).
/*BANK*/27->3: cool access (0), hot access (0), error acces (0).
/*BANK*/27->4: cool access (0), hot access (0), error acces (0).
/*BANK*/27->5: cool access (0), hot access (0), error acces (0).
/*BANK*/27->6: cool access (0), hot access (0), error acces (0).
/*BANK*/27->7: cool access (0), hot access (0), error acces (0).
/*BANK*/28->0: cool access (4097), hot access (117), error acces (0).
/*BANK*/28->1: cool access (4248), hot access (166), error acces (0).
/*BANK*/28->2: cool access (0), hot access (0), error acces (0).
/*BANK*/28->3: cool access (0), hot access (0), error acces (0).
/*BANK*/28->4: cool access (0), hot access (0), error acces (0).
/*BANK*/28->5: cool access (0), hot access (0), error acces (0).
/*BANK*/28->6: cool access (0), hot access (0), error acces (0).
/*BANK*/28->7: cool access (0), hot access (0), error acces (0).
/*BANK*/29->0: cool access (5081), hot access (0), error acces (0).
/*BANK*/29->1: cool access (4174), hot access (0), error acces (0).
/*BANK*/29->2: cool access (0), hot access (0), error acces (0).
/*BANK*/29->3: cool access (0), hot access (0), error acces (0).
/*BANK*/29->4: cool access (20), hot access (0), error acces (0).
/*BANK*/29->5: cool access (0), hot access (0), error acces (0).
/*BANK*/29->6: cool access (0), hot access (0), error acces (0).
/*BANK*/29->7: cool access (0), hot access (0), error acces (0).
/*BANK*/30->0: cool access (6873), hot access (356), error acces (0).
/*BANK*/30->1: cool access (4816), hot access (0), error acces (0).
/*BANK*/30->2: cool access (0), hot access (0), error acces (0).
/*BANK*/30->3: cool access (0), hot access (0), error acces (0).
/*BANK*/30->4: cool access (0), hot access (0), error acces (0).
/*BANK*/30->5: cool access (0), hot access (0), error acces (0).
/*BANK*/30->6: cool access (0), hot access (0), error acces (0).
/*BANK*/30->7: cool access (0), hot access (0), error acces (0).
/*BANK*/31->0: cool access (6085), hot access (0), error acces (0).
/*BANK*/31->1: cool access (5957), hot access (0), error acces (0).
/*BANK*/31->2: cool access (0), hot access (0), error acces (0).
/*BANK*/31->3: cool access (0), hot access (0), error acces (0).
/*BANK*/31->4: cool access (0), hot access (0), error acces (0).
/*BANK*/31->5: cool access (0), hot access (0), error acces (0).
/*BANK*/31->6: cool access (0), hot access (0), error acces (0).
/*BANK*/31->7: cool access (0), hot access (0), error acces (0).
{Summary}: 13172 Hot Accesses, 599922 Cool Accesses.

 ***** [REF/AC_Result] *****
                     Power     Energy    Energy %
  core-core         6.57 W     0.26  J     20.42%
  core-ifetch       1.73 W     0.07  J      5.39%
  core-alu          1.51 W     0.06  J      4.69%
  core-int          1.48 W     0.06  J      4.61%
  core-fp           3.74 W     0.15  J     11.65%
  core-mem          0.66 W     0.03  J      2.05%
  core-other        3.79 W     0.15  J     11.80%
  icache            1.09 W     0.04  J      3.39%
  dcache            1.87 W     0.07  J      5.82%
  l2                1.69 W     0.07  J      5.25%
  l3                3.41 W     0.13  J     10.61%
  dram              4.58 W     0.18  J     14.23%
  other             0.03 W     1.28 mJ      0.10%

  core             19.49 W     0.76  J     60.61%
  cache             8.06 W     0.32  J     25.06%
  total            32.16 W     1.26  J    100.00%
Warning: Unable to run gnuplot to create cpi stack graphs.  Maybe gnuplot is not installed?
[SNIPER] End
[SNIPER] Elapsed time: 753.77 seconds
[SNIPER] Running McPAT
[SPLASH] [----------    End of output    ----------]
[SPLASH] Done.
/scratch/miz087/results/baseline_splash2_radix_large
