# **silis - silicon scaffold**

it is an **integrated development environment (IDE)** for RTL to GDSII flow based and built upon on several open-source softwares including **Icarus Verilog, yosys, OpenRoad, Netgen, klayout viewer** and other custom scripts that make the silicon design flow **easier for beginners and faster for experts** due to its **keyboard first, UX first approach**.

silis aims to perform all ASIC design steps from ASIC design to GDSII generation

silis will be available under the **MIT License** and silis is meant to be used, forked, and be modified for user needs and **The source code which will not be made into the application will be available even after application releases, feel free to modify it to your needs and your work flow**
