{
  "main": {
    "id": "b881f592f93bc291",
    "type": "split",
    "children": [
      {
        "id": "a75a1e6747753c7a",
        "type": "tabs",
        "children": [
          {
            "id": "75e2f0787292ce6b",
            "type": "leaf",
            "state": {
              "type": "pdf",
              "state": {
                "file": "tamu/3S24/CSCE_312/Frank Vahid - Digital Design with RTL Design, Verilog and VHDL-Wiley (2011).pdf"
              }
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "7493937a6940fe6d",
    "type": "split",
    "children": [
      {
        "id": "6457ec17ebbe9883",
        "type": "tabs",
        "children": [
          {
            "id": "70b22a13d8e23d6b",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "7c5c0925441f05ff",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "4c728a103fe810ad",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          },
          {
            "id": "63eb9c86cbab930e",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300
  },
  "right": {
    "id": "5b251c471476f84d",
    "type": "split",
    "children": [
      {
        "id": "50d1e5ddc8d0d266",
        "type": "tabs",
        "children": [
          {
            "id": "5bcec8c79d4da225",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "tamu/3S24/CSCE_312/Frank Vahid - Digital Design with RTL Design, Verilog and VHDL-Wiley (2011).pdf",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "8847688b76f6814a",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "tamu/3S24/CSCE_312/Frank Vahid - Digital Design with RTL Design, Verilog and VHDL-Wiley (2011).pdf",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "6f5a020bb0a4f3f5",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "3aa4e441f9923dc6",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "tamu/3S24/CSCE_312/Frank Vahid - Digital Design with RTL Design, Verilog and VHDL-Wiley (2011).pdf"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 200,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false
    }
  },
  "active": "75e2f0787292ce6b",
  "lastOpenFiles": [
    "tamu/3S24/MATH_300/writing_assignments/WA3/wa3.bib",
    "tamu/3S24/MATH_300/writing_assignments/WA3/wa3.bbl",
    "tamu/3S24/CSCE_312/homework/hw2/hw2_self_graded.pdf",
    "tamu/3S24/CSCE_312/homework/hw2/hw2_original.pdf",
    "tamu/3S24/CSCE_312/homework/hw2/HW2_Solution.pdf",
    "tamu/3S24/CSCE_314/notes/haskell/12_Monads_and_more.md",
    "tamu/3S24/CSCE_314/notes/haskell/7_Higher-order_functions.md",
    "tamu/3S24/CSCE_314/notes/haskell/15_Lazy_evaluation.md",
    "tamu/3S24/CSCE_314/notes/haskell/10_Interactive_programming.md",
    "tamu/3S24/CSCE_314/notes/haskell/16_Reasoning_about_programs.md",
    "tamu/3S24/CSCE_314/notes/haskell/8_Declaring_types_and_classes.md",
    "tamu/3S24/CSCE_314/notes/haskell/6_Recursive_functions.md",
    "tamu/3S24/CSCE_314/notes/haskell/5_List_comprehensions.md",
    "tamu/3S24/CSCE_314/notes/haskell/4_Defining_functions.md",
    "tamu/3S24/CSCE_314/notes/haskell/3_Types_and_classes.md",
    "tamu/3S24/CSCE_314/notes/haskell/2_First_steps.md",
    "tamu/3S24/CSCE_314/notes/haskell/1_Introduction.md",
    "tamu/3S24/CSCE_312/notes/bryant_ch3.md",
    "tamu/3S24/CSCE_312/Randal E. Bryant, David R. O’Hallaron - Computer Systems. A Programmer’s Perspective [3rd ed.]-Pearson (2016).pdf",
    "tamu/3S24/CSCE_312/Frank Vahid - Digital Design with RTL Design, Verilog and VHDL-Wiley (2011).pdf",
    "tamu/3S24/CSCE_312/labs/lab4/report.tex",
    "tamu/3S24/CSCE_312/labs/lab4/report.pdf",
    "tamu/3S24/CSCE_312/homework/hw2/hw2.aux",
    "tamu/3S24/CSCE_312/homework/hw2/hw2.log",
    "tamu/3S24/CSCE_312/homework/hw2/images/4.62.png",
    "tamu/3S24/CSCE_312/homework/hw2/images/4.40.png",
    "tamu/3S24/CSCE_312/notes/vahid_ch4.md",
    "tamu/3S24/CSCE_221/notes/L9V9_Tree_ADT.md",
    "tamu/3S24/CSCE_312/homework/hw2/images/4.21.png",
    "tamu/3S24/CSCE_312/homework/hw2/images/4.12.png",
    "tamu/3S24/CSCE_312/homework/hw2/images/4.13.png",
    "tamu/3S24/CSCE_312/homework/hw2/images/4.3.png",
    "tamu/3S24/CSCE_312/homework/hw2/images/4.2.png",
    "tamu/3S24/CSCE_312/notes/bryant_ch1.md",
    "tamu/3S24/CSCE_312/notes/vahid_ch5.md",
    "tamu/3S24/CSCE_314/exercises/exercise6.md",
    "tamu/3S24/CSCE_314/homework/notes/haskell/2_First_steps.md",
    "tamu/3S24/CSCE_314/homework/notes/haskell/3_Types_and_classes.md",
    "tamu/3S24/CSCE_314/homework/notes/haskell/1_Introduction.md",
    "tamu/3S24/CSCE_314/homework/notes/haskell/7_Higher-order_functions.md",
    "tamu/3S24/CSCE_314/homework/notes/haskell/8_Declaring_types_and_classes.md",
    "tamu/3S24/CSCE_314/homework/notes/haskell/10_Interactive_programming.md",
    "tamu/3S24/CSCE_314/homework/notes/haskell/12_Monads_and_more.md",
    "tamu/3S24/CSCE_221/LEs/LE3/report/images/log.png",
    "tamu/3S24/CSCE_221/LEs/LE3/report/images/linear.png",
    "tamu/3S24/CSCE_221/LEs/LE2/report/images/algo5.png"
  ]
}