digraph "CFG for '_Z4GausPdii' function" {
	label="CFG for '_Z4GausPdii' function";

	Node0x5792380 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = icmp sgt i32 %12, %2\l  %14 = icmp slt i32 %12, %1\l  %15 = select i1 %13, i1 %14, i1 false\l  br i1 %15, label %16, label %44\l|{<s0>T|<s1>F}}"];
	Node0x5792380:s0 -> Node0x57943d0;
	Node0x5792380:s1 -> Node0x5794460;
	Node0x57943d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%16:\l16:                                               \l  %17 = mul nsw i32 %2, %1\l  %18 = add nsw i32 %12, %17\l  %19 = sext i32 %18 to i64\l  %20 = getelementptr inbounds double, double addrspace(1)* %0, i64 %19\l  %21 = load double, double addrspace(1)* %20, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %22 = fneg contract double %21\l  %23 = add nsw i32 %17, %2\l  %24 = sext i32 %23 to i64\l  %25 = getelementptr inbounds double, double addrspace(1)* %0, i64 %24\l  %26 = load double, double addrspace(1)* %25, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %27 = fdiv contract double %22, %26\l  %28 = icmp slt i32 %2, %1\l  br i1 %28, label %29, label %44\l|{<s0>T|<s1>F}}"];
	Node0x57943d0:s0 -> Node0x5795a70;
	Node0x57943d0:s1 -> Node0x5794460;
	Node0x5795a70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%29:\l29:                                               \l  %30 = phi i32 [ %42, %29 ], [ %2, %16 ]\l  %31 = mul nsw i32 %30, %1\l  %32 = add nsw i32 %31, %12\l  %33 = sext i32 %32 to i64\l  %34 = getelementptr inbounds double, double addrspace(1)* %0, i64 %33\l  %35 = load double, double addrspace(1)* %34, align 8, !tbaa !7\l  %36 = add nsw i32 %31, %2\l  %37 = sext i32 %36 to i64\l  %38 = getelementptr inbounds double, double addrspace(1)* %0, i64 %37\l  %39 = load double, double addrspace(1)* %38, align 8, !tbaa !7\l  %40 = fmul contract double %27, %39\l  %41 = fadd contract double %35, %40\l  store double %41, double addrspace(1)* %34, align 8, !tbaa !7\l  %42 = add nsw i32 %30, 1\l  %43 = icmp slt i32 %42, %1\l  br i1 %43, label %29, label %44, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x5795a70:s0 -> Node0x5795a70;
	Node0x5795a70:s1 -> Node0x5794460;
	Node0x5794460 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%44:\l44:                                               \l  ret void\l}"];
}
