{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1385759015894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1385759015894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 21:03:28 2013 " "Processing started: Fri Nov 29 21:03:28 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1385759015894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1385759015894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1385759015894 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1385759018800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "storageChar.v(39) " "Verilog HDL warning at storageChar.v(39): extended using \"x\" or \"z\"" {  } { { "storageChar.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageChar.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1385759018957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storagechar.v 1 1 " "Found 1 design units, including 1 entities, in source file storagechar.v" { { "Info" "ISGN_ENTITY_NAME" "1 storageChar " "Found entity 1: storageChar" {  } { { "storageChar.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageChar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385759018972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385759018972 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UpDownCount.v(6) " "Verilog HDL information at UpDownCount.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "UpDownCount.v" "" { Text "C:/Users/spectome/Desktop/2DA4/UpDownCount.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1385759018972 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "UpDownCount UpDownCount.v(1) " "Verilog Module Declaration warning at UpDownCount.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"UpDownCount\"" {  } { { "UpDownCount.v" "" { Text "C:/Users/spectome/Desktop/2DA4/UpDownCount.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1 1385759018972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updowncount.v 1 1 " "Found 1 design units, including 1 entities, in source file updowncount.v" { { "Info" "ISGN_ENTITY_NAME" "1 UpDownCount " "Found entity 1: UpDownCount" {  } { { "UpDownCount.v" "" { Text "C:/Users/spectome/Desktop/2DA4/UpDownCount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385759018972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385759018972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Clock clock storageFinal.v(2) " "Verilog HDL Declaration information at storageFinal.v(2): object \"Clock\" differs only in case from object \"clock\" in the same scope" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385759018972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B storageFinal.v(6) " "Verilog HDL Declaration information at storageFinal.v(6): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385759018972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C storageFinal.v(6) " "Verilog HDL Declaration information at storageFinal.v(6): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385759018972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D storageFinal.v(6) " "Verilog HDL Declaration information at storageFinal.v(6): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385759018972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E storageFinal.v(6) " "Verilog HDL Declaration information at storageFinal.v(6): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385759018972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f F storageFinal.v(6) " "Verilog HDL Declaration information at storageFinal.v(6): object \"f\" differs only in case from object \"F\" in the same scope" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385759018972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storagefinal.v 1 1 " "Found 1 design units, including 1 entities, in source file storagefinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 storageFinal " "Found entity 1: storageFinal" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385759018972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385759018972 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "statemachineforpigs.v(26) " "Verilog HDL information at statemachineforpigs.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1385759018972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A statemachineforpigs.v(17) " "Verilog HDL Declaration information at statemachineforpigs.v(17): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385759018972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B statemachineforpigs.v(17) " "Verilog HDL Declaration information at statemachineforpigs.v(17): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385759018972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C statemachineforpigs.v(17) " "Verilog HDL Declaration information at statemachineforpigs.v(17): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385759018972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D statemachineforpigs.v(17) " "Verilog HDL Declaration information at statemachineforpigs.v(17): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385759018972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E statemachineforpigs.v(17) " "Verilog HDL Declaration information at statemachineforpigs.v(17): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385759018972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f F statemachineforpigs.v(17) " "Verilog HDL Declaration information at statemachineforpigs.v(17): object \"f\" differs only in case from object \"F\" in the same scope" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385759018972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachineforpigs.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachineforpigs.v" { { "Info" "ISGN_ENTITY_NAME" "1 statemachineforpigs " "Found entity 1: statemachineforpigs" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385759018972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385759018972 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testdisplay.v(43) " "Verilog HDL warning at testdisplay.v(43): extended using \"x\" or \"z\"" {  } { { "testdisplay.v" "" { Text "C:/Users/spectome/Desktop/2DA4/testdisplay.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1385759018972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file testdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 testdisplay " "Found entity 1: testdisplay" {  } { { "testdisplay.v" "" { Text "C:/Users/spectome/Desktop/2DA4/testdisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385759018972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385759018972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaywinlose.v 1 1 " "Found 1 design units, including 1 entities, in source file displaywinlose.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayWinLose " "Found entity 1: displayWinLose" {  } { { "displayWinLose.v" "" { Text "C:/Users/spectome/Desktop/2DA4/displayWinLose.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385759018988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385759018988 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexdisp.v(43) " "Verilog HDL warning at hexdisp.v(43): extended using \"x\" or \"z\"" {  } { { "hexdisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/hexdisp.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1385759018988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisp.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdisp.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdisp " "Found entity 1: hexdisp" {  } { { "hexdisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/hexdisp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385759018988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385759018988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "losedisp.v 1 1 " "Found 1 design units, including 1 entities, in source file losedisp.v" { { "Info" "ISGN_ENTITY_NAME" "1 losedisp " "Found entity 1: losedisp" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385759018988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385759018988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "storageFinal " "Elaborating entity \"storageFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1385759019035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpDownCount UpDownCount:StoreQ " "Elaborating entity \"UpDownCount\" for hierarchy \"UpDownCount:StoreQ\"" {  } { { "storageFinal.v" "StoreQ" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385759019066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UpDownCount.v(12) " "Verilog HDL assignment warning at UpDownCount.v(12): truncated value with size 32 to match size of target (5)" {  } { { "UpDownCount.v" "" { Text "C:/Users/spectome/Desktop/2DA4/UpDownCount.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1385759019066 "|storageFinal|UpDownCount:StoreQ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "storageChar storageChar:HexDisplay " "Elaborating entity \"storageChar\" for hierarchy \"storageChar:HexDisplay\"" {  } { { "storageFinal.v" "HexDisplay" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385759019066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statemachineforpigs statemachineforpigs:biobvosf " "Elaborating entity \"statemachineforpigs\" for hierarchy \"statemachineforpigs:biobvosf\"" {  } { { "storageFinal.v" "biobvosf" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385759019066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdisp hexdisp:h " "Elaborating entity \"hexdisp\" for hierarchy \"hexdisp:h\"" {  } { { "storageFinal.v" "h" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385759019082 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "letter hexdisp.v(7) " "Verilog HDL Always Construct warning at hexdisp.v(7): variable \"letter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hexdisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/hexdisp.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1385759019082 "|storageFinal|hexdisp:h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "losedisp losedisp:screwyou " "Elaborating entity \"losedisp\" for hierarchy \"losedisp:screwyou\"" {  } { { "storageFinal.v" "screwyou" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385759019082 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "losedisp.v(5) " "Verilog HDL Case Statement warning at losedisp.v(5): incomplete case statement has no default case item" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1385759019082 "|storageFinal|losedisp:screwyou"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led6 losedisp.v(4) " "Verilog HDL Always Construct warning at losedisp.v(4): inferring latch(es) for variable \"led6\", which holds its previous value in one or more paths through the always construct" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1385759019082 "|storageFinal|losedisp:screwyou"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led5 losedisp.v(4) " "Verilog HDL Always Construct warning at losedisp.v(4): inferring latch(es) for variable \"led5\", which holds its previous value in one or more paths through the always construct" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1385759019082 "|storageFinal|losedisp:screwyou"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led4 losedisp.v(4) " "Verilog HDL Always Construct warning at losedisp.v(4): inferring latch(es) for variable \"led4\", which holds its previous value in one or more paths through the always construct" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1385759019082 "|storageFinal|losedisp:screwyou"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led3 losedisp.v(4) " "Verilog HDL Always Construct warning at losedisp.v(4): inferring latch(es) for variable \"led3\", which holds its previous value in one or more paths through the always construct" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1385759019082 "|storageFinal|losedisp:screwyou"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led2 losedisp.v(4) " "Verilog HDL Always Construct warning at losedisp.v(4): inferring latch(es) for variable \"led2\", which holds its previous value in one or more paths through the always construct" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1385759019082 "|storageFinal|losedisp:screwyou"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led1 losedisp.v(4) " "Verilog HDL Always Construct warning at losedisp.v(4): inferring latch(es) for variable \"led1\", which holds its previous value in one or more paths through the always construct" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1385759019082 "|storageFinal|losedisp:screwyou"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1 losedisp.v(4) " "Inferred latch for \"led1\" at losedisp.v(4)" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1385759019082 "|storageFinal|losedisp:screwyou"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2 losedisp.v(4) " "Inferred latch for \"led2\" at losedisp.v(4)" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1385759019082 "|storageFinal|losedisp:screwyou"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3 losedisp.v(4) " "Inferred latch for \"led3\" at losedisp.v(4)" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1385759019082 "|storageFinal|losedisp:screwyou"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led4 losedisp.v(4) " "Inferred latch for \"led4\" at losedisp.v(4)" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1385759019082 "|storageFinal|losedisp:screwyou"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led5 losedisp.v(4) " "Inferred latch for \"led5\" at losedisp.v(4)" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1385759019082 "|storageFinal|losedisp:screwyou"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led6 losedisp.v(4) " "Inferred latch for \"led6\" at losedisp.v(4)" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1385759019082 "|storageFinal|losedisp:screwyou"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1385759020691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "losedisp:screwyou\|led1 " "Latch losedisp:screwyou\|led1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statemachineforpigs:biobvosf\|W\[2\] " "Ports D and ENA on the latch are fed by the same signal statemachineforpigs:biobvosf\|W\[2\]" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1385759020753 ""}  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1385759020753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "losedisp:screwyou\|led2 " "Latch losedisp:screwyou\|led2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statemachineforpigs:biobvosf\|W\[2\] " "Ports D and ENA on the latch are fed by the same signal statemachineforpigs:biobvosf\|W\[2\]" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1385759020753 ""}  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1385759020753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "losedisp:screwyou\|led3 " "Latch losedisp:screwyou\|led3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statemachineforpigs:biobvosf\|W\[2\] " "Ports D and ENA on the latch are fed by the same signal statemachineforpigs:biobvosf\|W\[2\]" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1385759020753 ""}  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1385759020753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "losedisp:screwyou\|led4 " "Latch losedisp:screwyou\|led4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statemachineforpigs:biobvosf\|W\[2\] " "Ports D and ENA on the latch are fed by the same signal statemachineforpigs:biobvosf\|W\[2\]" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1385759020753 ""}  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1385759020753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "losedisp:screwyou\|led5 " "Latch losedisp:screwyou\|led5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statemachineforpigs:biobvosf\|W\[2\] " "Ports D and ENA on the latch are fed by the same signal statemachineforpigs:biobvosf\|W\[2\]" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1385759020753 ""}  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1385759020753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "losedisp:screwyou\|led6 " "Latch losedisp:screwyou\|led6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statemachineforpigs:biobvosf\|W\[2\] " "Ports D and ENA on the latch are fed by the same signal statemachineforpigs:biobvosf\|W\[2\]" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1385759020753 ""}  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1385759020753 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "T GND " "Pin \"T\" is stuck at GND" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385759020957 "|storageFinal|T"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1385759020957 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1385759023207 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/spectome/Desktop/2DA4/FinalProject.map.smsg " "Generated suppressed messages file C:/Users/spectome/Desktop/2DA4/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1385759023269 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1385759023504 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1385759023504 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "376 " "Implemented 376 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1385759023566 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1385759023566 ""} { "Info" "ICUT_CUT_TM_LCELLS" "315 " "Implemented 315 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1385759023566 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1385759023566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1385759023597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 21:03:43 2013 " "Processing ended: Fri Nov 29 21:03:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1385759023597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1385759023597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1385759023597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1385759023597 ""}
