Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Thu Apr 15 13:00:13 2021
| Host             : DESKTOP-U3R54NC running 64-bit major release  (build 9200)
| Command          : report_power -file Artix_SoC_top_power_routed.rpt -pb Artix_SoC_top_power_summary_routed.pb -rpx Artix_SoC_top_power_routed.rpx
| Design           : Artix_SoC_top
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 21.218 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 20.724                           |
| Device Static (W)        | 0.494                            |
| Effective TJA (C/W)      | 4.8                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     2.222 |     4553 |       --- |             --- |
|   LUT as Logic          |     1.903 |     2892 |     20800 |           13.90 |
|   CARRY4                |     0.153 |      115 |      8150 |            1.41 |
|   Register              |     0.084 |     1095 |     41600 |            2.63 |
|   BUFG                  |     0.052 |        2 |        32 |            6.25 |
|   LUT as Shift Register |     0.028 |        7 |      9600 |            0.07 |
|   F7/F8 Muxes           |     0.002 |        7 |     32600 |            0.02 |
|   Others                |     0.000 |       55 |       --- |             --- |
| Signals                 |     2.538 |     3915 |       --- |             --- |
| Block RAM               |     1.044 |      8.5 |        50 |           17.00 |
| I/O                     |    14.920 |       37 |       210 |           17.62 |
| Static Power            |     0.494 |          |           |                 |
| Total                   |    21.218 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     6.081 |       5.736 |      0.346 |
| Vccaux    |       1.800 |     0.600 |       0.546 |      0.053 |
| Vcco33    |       3.300 |     4.222 |       4.221 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.089 |       0.077 |      0.013 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| Artix_SoC_top                  |    20.724 |
|   soc0                         |     5.648 |
|     core_top_inst              |     2.968 |
|       core_bus_wrapper_inst    |     0.043 |
|       core_instr_bus_adapter_i |     1.599 |
|       core_regfile_inst        |     0.966 |
|     data_ram_inst              |     0.222 |
|       ram_block_inst_0         |     0.056 |
|       ram_block_inst_1         |     0.055 |
|       ram_block_inst_2         |     0.056 |
|       ram_block_inst_3         |     0.056 |
|     instr_ram_inst             |     0.223 |
|       ram_block_inst_0         |     0.056 |
|       ram_block_inst_1         |     0.056 |
|       ram_block_inst_2         |     0.056 |
|       ram_block_inst_3         |     0.056 |
|     instr_rom_inst             |     0.001 |
|     isp_uart_inst              |     0.648 |
|       uart_rx_inst             |     0.178 |
|       uart_tx_line_inst        |     0.191 |
|       user_uart_in_isp_inst    |     0.163 |
|     p0                         |     0.193 |
|       seg0                     |     0.193 |
|     soc_bus_router_inst        |     0.095 |
|     video_ram_inst             |     1.286 |
|       ram_block_inst_0         |     0.095 |
|       ram_block_inst_1         |     0.180 |
|       ram_block_inst_2         |     0.117 |
|       ram_block_inst_3         |     0.114 |
|       vga_char_86x32_inst      |     0.774 |
+--------------------------------+-----------+


