

================================================================
== Vitis HLS Report for 'activation_accelerator'
================================================================
* Date:           Sat Oct 25 22:01:36 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        1|    51502|  10.000 ns|  0.515 ms|    2|  51503|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 13 21 10 12 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 21 
10 --> 11 
11 --> 12 
12 --> 21 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.27>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln1054 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [activation_accelerator.cpp:1054]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 49152, void @empty_7, void @empty_8, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 49152, void @empty_19, void @empty_8, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 49152, void @empty_18, void @empty_8, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_17, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_16, void @empty_14, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_4, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_4, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_17, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_16, void @empty_12, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_4, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_4, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_17, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_16, void @empty_3, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_4, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_4, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stage"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_17, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_16, void @empty_1, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %config_r"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_17, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_16, void @empty_2, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_16, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%config_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %config_r"   --->   Operation 42 'read' 'config_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%stage_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stage"   --->   Operation 43 'read' 'stage_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 44 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%in0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in0"   --->   Operation 45 'read' 'in0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%x = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 46 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%x_1 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 47 'alloca' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%x_2 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 48 'alloca' 'x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%x_3 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 49 'alloca' 'x_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%x_4 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 50 'alloca' 'x_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%x_5 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 51 'alloca' 'x_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%x_6 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 52 'alloca' 'x_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%x_7 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 53 'alloca' 'x_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%x_8 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 54 'alloca' 'x_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%x_9 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 55 'alloca' 'x_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%x_10 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 56 'alloca' 'x_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%x_11 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 57 'alloca' 'x_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%x_12 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 58 'alloca' 'x_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%x_13 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 59 'alloca' 'x_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%x_14 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 60 'alloca' 'x_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%x_15 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 61 'alloca' 'x_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%x_16 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 62 'alloca' 'x_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%x_17 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 63 'alloca' 'x_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%x_18 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 64 'alloca' 'x_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%x_19 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 65 'alloca' 'x_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%x_20 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 66 'alloca' 'x_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%x_21 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 67 'alloca' 'x_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%x_22 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 68 'alloca' 'x_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%x_23 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 69 'alloca' 'x_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%x_24 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 70 'alloca' 'x_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%x_25 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 71 'alloca' 'x_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%x_26 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 72 'alloca' 'x_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%x_27 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 73 'alloca' 'x_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%x_28 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 74 'alloca' 'x_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%x_29 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 75 'alloca' 'x_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%x_30 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 76 'alloca' 'x_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%x_31 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 77 'alloca' 'x_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%x_32 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 78 'alloca' 'x_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%x_33 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 79 'alloca' 'x_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%x_34 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 80 'alloca' 'x_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%x_35 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 81 'alloca' 'x_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%x_36 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 82 'alloca' 'x_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%x_37 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 83 'alloca' 'x_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%x_38 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 84 'alloca' 'x_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%x_39 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 85 'alloca' 'x_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%x_40 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 86 'alloca' 'x_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%x_41 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 87 'alloca' 'x_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%x_42 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 88 'alloca' 'x_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%x_43 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 89 'alloca' 'x_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%x_44 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 90 'alloca' 'x_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%x_45 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 91 'alloca' 'x_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%x_46 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 92 'alloca' 'x_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%x_47 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 93 'alloca' 'x_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%x_48 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 94 'alloca' 'x_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%x_49 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 95 'alloca' 'x_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%x_50 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 96 'alloca' 'x_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%x_51 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 97 'alloca' 'x_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%x_52 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 98 'alloca' 'x_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%x_53 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 99 'alloca' 'x_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%x_54 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 100 'alloca' 'x_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%x_55 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 101 'alloca' 'x_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%x_56 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 102 'alloca' 'x_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%x_57 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 103 'alloca' 'x_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%x_58 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 104 'alloca' 'x_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%x_59 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 105 'alloca' 'x_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%x_60 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 106 'alloca' 'x_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%x_61 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 107 'alloca' 'x_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%x_62 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 108 'alloca' 'x_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%x_63 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 109 'alloca' 'x_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.44ns)   --->   "%switch_ln1073 = switch i32 %stage_read, void %if.end37, i32 0, void %stage_0_load0, i32 1, void %if.then17, i32 2, void %stage_2_store" [activation_accelerator.cpp:1073]   --->   Operation 110 'switch' 'switch_ln1073' <Predicate = true> <Delay = 0.44>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %out_r_read, i32 1, i32 63" [activation_accelerator.cpp:1131]   --->   Operation 111 'partselect' 'trunc_ln1' <Predicate = (stage_read == 2)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.99ns)   --->   "%icmp_ln1094 = icmp_eq  i32 %config_r_read, i32 0" [activation_accelerator.cpp:1094]   --->   Operation 112 'icmp' 'icmp_ln1094' <Predicate = (stage_read == 1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln1094 = br i1 %icmp_ln1094, void %if.end21, void %if.then19" [activation_accelerator.cpp:1094]   --->   Operation 113 'br' 'br_ln1094' <Predicate = (stage_read == 1)> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (0.00ns)   --->   "%call_ln1095 = call void @bf16_to_float, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %x_16, i32 %x_17, i32 %x_18, i32 %x_19, i32 %x_20, i32 %x_21, i32 %x_22, i32 %x_23, i32 %x_24, i32 %x_25, i32 %x_26, i32 %x_27, i32 %x_28, i32 %x_29, i32 %x_30, i32 %x_31, i32 %x_32, i32 %x_33, i32 %x_34, i32 %x_35, i32 %x_36, i32 %x_37, i32 %x_38, i32 %x_39, i32 %x_40, i32 %x_41, i32 %x_42, i32 %x_43, i32 %x_44, i32 %x_45, i32 %x_46, i32 %x_47, i32 %x_48, i32 %x_49, i32 %x_50, i32 %x_51, i32 %x_52, i32 %x_53, i32 %x_54, i32 %x_55, i32 %x_56, i32 %x_57, i32 %x_58, i32 %x_59, i32 %x_60, i32 %x_61, i32 %x_62, i32 %x_63, i16 %buf0" [activation_accelerator.cpp:1095]   --->   Operation 114 'call' 'call_ln1095' <Predicate = (stage_read == 1 & icmp_ln1094)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in0_read, i32 1, i32 63" [activation_accelerator.cpp:1075]   --->   Operation 115 'partselect' 'trunc_ln' <Predicate = (stage_read == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1131 = sext i63 %trunc_ln1" [activation_accelerator.cpp:1131]   --->   Operation 116 'sext' 'sext_ln1131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln1131" [activation_accelerator.cpp:1131]   --->   Operation 117 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (7.30ns)   --->   "%empty_395 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem2_addr, i32 49152" [activation_accelerator.cpp:1131]   --->   Operation 118 'writereq' 'empty_395' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln1131 = call void @activation_accelerator_Pipeline_stage_2_store, i16 %gmem2, i63 %trunc_ln1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63" [activation_accelerator.cpp:1131]   --->   Operation 119 'call' 'call_ln1131' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln1131 = call void @activation_accelerator_Pipeline_stage_2_store, i16 %gmem2, i63 %trunc_ln1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63" [activation_accelerator.cpp:1131]   --->   Operation 120 'call' 'call_ln1131' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 121 [5/5] (7.30ns)   --->   "%empty_396 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:1135]   --->   Operation 121 'writeresp' 'empty_396' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 122 [4/5] (7.30ns)   --->   "%empty_396 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:1135]   --->   Operation 122 'writeresp' 'empty_396' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 123 [3/5] (7.30ns)   --->   "%empty_396 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:1135]   --->   Operation 123 'writeresp' 'empty_396' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 124 [2/5] (7.30ns)   --->   "%empty_396 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:1135]   --->   Operation 124 'writeresp' 'empty_396' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 125 [1/5] (7.30ns)   --->   "%empty_396 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:1135]   --->   Operation 125 'writeresp' 'empty_396' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln1135 = br void %if.end37" [activation_accelerator.cpp:1135]   --->   Operation 126 'br' 'br_ln1135' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 0.00>
ST_10 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln1095 = call void @bf16_to_float, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %x_16, i32 %x_17, i32 %x_18, i32 %x_19, i32 %x_20, i32 %x_21, i32 %x_22, i32 %x_23, i32 %x_24, i32 %x_25, i32 %x_26, i32 %x_27, i32 %x_28, i32 %x_29, i32 %x_30, i32 %x_31, i32 %x_32, i32 %x_33, i32 %x_34, i32 %x_35, i32 %x_36, i32 %x_37, i32 %x_38, i32 %x_39, i32 %x_40, i32 %x_41, i32 %x_42, i32 %x_43, i32 %x_44, i32 %x_45, i32 %x_46, i32 %x_47, i32 %x_48, i32 %x_49, i32 %x_50, i32 %x_51, i32 %x_52, i32 %x_53, i32 %x_54, i32 %x_55, i32 %x_56, i32 %x_57, i32 %x_58, i32 %x_59, i32 %x_60, i32 %x_61, i32 %x_62, i32 %x_63, i16 %buf0" [activation_accelerator.cpp:1095]   --->   Operation 127 'call' 'call_ln1095' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 128 [2/2] (0.00ns)   --->   "%call_ln1096 = call void @float_safe_softmax3<64, 768>, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %x_16, i32 %x_17, i32 %x_18, i32 %x_19, i32 %x_20, i32 %x_21, i32 %x_22, i32 %x_23, i32 %x_24, i32 %x_25, i32 %x_26, i32 %x_27, i32 %x_28, i32 %x_29, i32 %x_30, i32 %x_31, i32 %x_32, i32 %x_33, i32 %x_34, i32 %x_35, i32 %x_36, i32 %x_37, i32 %x_38, i32 %x_39, i32 %x_40, i32 %x_41, i32 %x_42, i32 %x_43, i32 %x_44, i32 %x_45, i32 %x_46, i32 %x_47, i32 %x_48, i32 %x_49, i32 %x_50, i32 %x_51, i32 %x_52, i32 %x_53, i32 %x_54, i32 %x_55, i32 %x_56, i32 %x_57, i32 %x_58, i32 %x_59, i32 %x_60, i32 %x_61, i32 %x_62, i32 %x_63, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63" [activation_accelerator.cpp:1096]   --->   Operation 128 'call' 'call_ln1096' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln1096 = call void @float_safe_softmax3<64, 768>, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %x_16, i32 %x_17, i32 %x_18, i32 %x_19, i32 %x_20, i32 %x_21, i32 %x_22, i32 %x_23, i32 %x_24, i32 %x_25, i32 %x_26, i32 %x_27, i32 %x_28, i32 %x_29, i32 %x_30, i32 %x_31, i32 %x_32, i32 %x_33, i32 %x_34, i32 %x_35, i32 %x_36, i32 %x_37, i32 %x_38, i32 %x_39, i32 %x_40, i32 %x_41, i32 %x_42, i32 %x_43, i32 %x_44, i32 %x_45, i32 %x_46, i32 %x_47, i32 %x_48, i32 %x_49, i32 %x_50, i32 %x_51, i32 %x_52, i32 %x_53, i32 %x_54, i32 %x_55, i32 %x_56, i32 %x_57, i32 %x_58, i32 %x_59, i32 %x_60, i32 %x_61, i32 %x_62, i32 %x_63, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63" [activation_accelerator.cpp:1096]   --->   Operation 129 'call' 'call_ln1096' <Predicate = (icmp_ln1094)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln1101 = br void %if.end21" [activation_accelerator.cpp:1101]   --->   Operation 130 'br' 'br_ln1101' <Predicate = (icmp_ln1094)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln1129 = br void %if.end37" [activation_accelerator.cpp:1129]   --->   Operation 131 'br' 'br_ln1129' <Predicate = true> <Delay = 0.00>

State 13 <SV = 1> <Delay = 7.30>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1075 = sext i63 %trunc_ln" [activation_accelerator.cpp:1075]   --->   Operation 132 'sext' 'sext_ln1075' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln1075" [activation_accelerator.cpp:1075]   --->   Operation 133 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1075]   --->   Operation 134 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 2> <Delay = 7.30>
ST_14 : Operation 135 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1075]   --->   Operation 135 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 3> <Delay = 7.30>
ST_15 : Operation 136 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1075]   --->   Operation 136 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 4> <Delay = 7.30>
ST_16 : Operation 137 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1075]   --->   Operation 137 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 5> <Delay = 7.30>
ST_17 : Operation 138 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1075]   --->   Operation 138 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 6> <Delay = 7.30>
ST_18 : Operation 139 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1075]   --->   Operation 139 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 7> <Delay = 7.30>
ST_19 : Operation 140 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1075]   --->   Operation 140 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 8> <Delay = 0.00>
ST_20 : Operation 141 [2/2] (0.00ns)   --->   "%call_ln1075 = call void @activation_accelerator_Pipeline_stage_0_load0, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:1075]   --->   Operation 141 'call' 'call_ln1075' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 9> <Delay = 0.00>
ST_21 : Operation 142 [1/2] (0.00ns)   --->   "%call_ln1075 = call void @activation_accelerator_Pipeline_stage_0_load0, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:1075]   --->   Operation 142 'call' 'call_ln1075' <Predicate = (stage_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end37"   --->   Operation 143 'br' 'br_ln0' <Predicate = (stage_read == 0)> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln1135 = ret" [activation_accelerator.cpp:1135]   --->   Operation 144 'ret' 'ret_ln1135' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.28ns
The critical path consists of the following:
	s_axi read operation ('config') on port 'config_r' [94]  (1 ns)
	'icmp' operation ('icmp_ln1094', activation_accelerator.cpp:1094) [172]  (0.991 ns)
	blocking operation 0.287 ns on control path)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem2_addr', activation_accelerator.cpp:1131) [166]  (0 ns)
	bus request operation ('empty_395', activation_accelerator.cpp:1131) on port 'gmem2' (activation_accelerator.cpp:1131) [167]  (7.3 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_396', activation_accelerator.cpp:1135) on port 'gmem2' (activation_accelerator.cpp:1135) [169]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_396', activation_accelerator.cpp:1135) on port 'gmem2' (activation_accelerator.cpp:1135) [169]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_396', activation_accelerator.cpp:1135) on port 'gmem2' (activation_accelerator.cpp:1135) [169]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_396', activation_accelerator.cpp:1135) on port 'gmem2' (activation_accelerator.cpp:1135) [169]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_396', activation_accelerator.cpp:1135) on port 'gmem2' (activation_accelerator.cpp:1135) [169]  (7.3 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', activation_accelerator.cpp:1075) [183]  (0 ns)
	bus request operation ('empty', activation_accelerator.cpp:1075) on port 'gmem0' (activation_accelerator.cpp:1075) [184]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', activation_accelerator.cpp:1075) on port 'gmem0' (activation_accelerator.cpp:1075) [184]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', activation_accelerator.cpp:1075) on port 'gmem0' (activation_accelerator.cpp:1075) [184]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', activation_accelerator.cpp:1075) on port 'gmem0' (activation_accelerator.cpp:1075) [184]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', activation_accelerator.cpp:1075) on port 'gmem0' (activation_accelerator.cpp:1075) [184]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', activation_accelerator.cpp:1075) on port 'gmem0' (activation_accelerator.cpp:1075) [184]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', activation_accelerator.cpp:1075) on port 'gmem0' (activation_accelerator.cpp:1075) [184]  (7.3 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
