$date
	Wed Mar 13 16:27:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clock $end
$var reg 4 # input_a [3:0] $end
$var reg 4 $ input_b [3:0] $end
$var reg 1 % selector $end
$scope module UUT $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 " clk $end
$var wire 1 % sel $end
$var reg 4 ( outp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b10 '
b11 &
0%
b10 $
b11 #
0"
bx !
$end
#20000
b10 !
b10 (
1"
#30000
0"
1%
#40000
b11 !
b11 (
1"
#50000
0"
#60000
1"
