{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3091, "design__instance__area": 26636.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 35, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0035518361255526543, "power__switching__total": 0.0034805957693606615, "power__leakage__total": 2.723714764840679e-08, "power__total": 0.007032458670437336, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.454152922567826, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.45770341590099206, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.32007519762803066, "timing__setup__ws__corner:nom_tt_025C_1v80": 12.338569626362203, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.320075, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 14.90195, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 13, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 35, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.6025541347537675, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.6078610009615641, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8977169262053608, "timing__setup__ws__corner:nom_ss_100C_1v60": 8.50465855145423, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.897717, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 9.457978, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 35, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3899945199389955, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3926435676618225, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11196643928928406, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.808320211421997, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.111966, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 16.775776, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 23, "design__max_fanout_violation__count": 35, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.38744566984697465, "clock__skew__worst_setup": 0.38911294732135926, "timing__hold__ws": 0.10936041270987795, "timing__setup__ws": 8.39730708736423, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.10936, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 9.244972, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 284.07 294.79", "design__core__bbox": "5.52 10.88 278.3 282.88", "design__io": 106, "design__die__area": 83741, "design__core__area": 74196.2, "design__instance__count__stdcell": 4162, "design__instance__area__stdcell": 27976.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.377066, "design__instance__utilization__stdcell": 0.377066, "design__rows": 100, "design__rows:unithd": 100, "design__sites": 59300, "design__sites:unithd": 59300, "design__instance__count__class:buffer": 639, "design__instance__area__class:buffer": 3848.69, "design__instance__count__class:inverter": 27, "design__instance__area__class:inverter": 103.85, "design__instance__count__class:sequential_cell": 280, "design__instance__area__class:sequential_cell": 5605.38, "design__instance__count__class:multi_input_combinational_cell": 1353, "design__instance__area__class:multi_input_combinational_cell": 11989, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 11228846, "design__instance__count__class:timing_repair_buffer": 722, "design__instance__area__class:timing_repair_buffer": 4180.26, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 86743.6, "design__violations": 0, "design__instance__count__class:clock_buffer": 41, "design__instance__area__class:clock_buffer": 608.083, "design__instance__count__class:clock_inverter": 27, "design__instance__area__class:clock_inverter": 296.534, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 102, "antenna__violating__nets": 10, "antenna__violating__pins": 10, "route__antenna_violation__count": 10, "antenna_diodes_count": 2, "design__instance__count__class:antenna_cell": 2, "design__instance__area__class:antenna_cell": 5.0048, "route__net": 3119, "route__net__special": 2, "route__drc_errors__iter:0": 1884, "route__wirelength__iter:0": 96699, "route__drc_errors__iter:1": 1658, "route__wirelength__iter:1": 95753, "route__drc_errors__iter:2": 1226, "route__wirelength__iter:2": 95566, "route__drc_errors__iter:3": 314, "route__wirelength__iter:3": 95502, "route__drc_errors__iter:4": 67, "route__wirelength__iter:4": 95570, "route__drc_errors__iter:5": 5, "route__wirelength__iter:5": 95560, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 95561, "route__drc_errors": 0, "route__wirelength": 95561, "route__vias": 22490, "route__vias__singlecut": 22490, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 338.83, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 31, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 31, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 31, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 35, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.45039648285776746, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.4528603453748496, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31612624524005745, "timing__setup__ws__corner:min_tt_025C_1v80": 12.387825338376558, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.316126, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 14.999421, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 31, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 9, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 35, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5963129048220207, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.6003610001288969, "timing__hold__ws__corner:min_ss_100C_1v60": 0.892341670257313, "timing__setup__ws__corner:min_ss_100C_1v60": 8.600692845800342, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.892342, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9.645533, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 31, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 35, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.38744566984697465, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.38911294732135926, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10936041270987795, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.837698489841292, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.10936, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 16.83947, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 31, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 35, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.4590510601575473, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.46409136180959254, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3233517989332755, "timing__setup__ws__corner:max_tt_025C_1v80": 12.286086273879372, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.323352, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 14.791807, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 31, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 23, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 35, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.6098526301017664, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.616873347641148, "timing__hold__ws__corner:max_ss_100C_1v60": 0.903335876114206, "timing__setup__ws__corner:max_ss_100C_1v60": 8.39730708736423, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.903336, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 9.244972, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 31, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 35, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3934591930299308, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3975269392848987, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11424284064335649, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.776429276182308, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.114243, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 16.702839, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 31, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 31, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.68674, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.74224, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.113256, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.122138, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.056625, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.122138, "design_powergrid__voltage__worst": 0.122138, "design_powergrid__voltage__worst__net:VPWR": 1.68674, "design_powergrid__drop__worst": 0.122138, "design_powergrid__drop__worst__net:VPWR": 0.113256, "design_powergrid__voltage__worst__net:VGND": 0.122138, "design_powergrid__drop__worst__net:VGND": 0.122138, "ir__voltage__worst": 1.69, "ir__drop__avg": 0.0578, "ir__drop__worst": 0.113, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}