`define TimeExpire 32'd1
// Frequency divider
module freqDivider(clock_in, clock_out, reset);
input clock_in,reset;
output clock_out;
reg clock_out;
reg [31:0] count;
always@(posedge clock_in)
	begin 
		if(!reset)
			begin
				count <= 32'd0;
				clock_out <= 1'b0;
			end
		else
			begin
				if(count == `TimeExpire)
				begin
					count <= 32'd0;
					clock_out <= ~clock_out;
				end
				else count <= count + 32'd1;
			end
	end

endmodule
