
*** Running vivado
    with args -log testRxUart.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source testRxUart.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source testRxUart.tcl -notrace
Command: synth_design -top testRxUart -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9648
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1250.832 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'testRxUart' [C:/Users/CR/Desktop/testRxUart.v:4]
INFO: [Synth 8-6157] synthesizing module 'rx_uart' [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/rx_uart.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/rx_uart.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rx_uart' (1#1) [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/rx_uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'BaudRate_generatormodule' [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/BaudRate_generator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BaudRate_generatormodule' (2#1) [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/BaudRate_generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'interface' [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/interface.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/interface.v:47]
WARNING: [Synth 8-3848] Net o_alu in module/entity interface does not have driver. [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/interface.v:18]
INFO: [Synth 8-6155] done synthesizing module 'interface' (3#1) [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/interface.v:4]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/imports/TP1/alu.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/imports/TP1/alu.v:37]
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/imports/TP1/alu.v:23]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/CR/Desktop/testRxUart.v:77]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CR/Desktop/testRxUart.v:93]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CR/Desktop/testRxUart.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CR/Desktop/testRxUart.v:114]
INFO: [Synth 8-6155] done synthesizing module 'testRxUart' (5#1) [C:/Users/CR/Desktop/testRxUart.v:4]
WARNING: [Synth 8-7129] Port o_alu[7] in module interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_alu[6] in module interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_alu[5] in module interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_alu[4] in module interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_alu[3] in module interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_alu[2] in module interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_alu[1] in module interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_alu[0] in module interface is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1250.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1250.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1250.832 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'rx_uart'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'interface'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'testRxUart'
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_reg' [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/rx_uart.v:94]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                            00001 |                            00001
             STATE_START |                            00010 |                            00010
              STATE_DATA |                            00100 |                            00100
               STATE_PAR |                            01000 |                            01000
              STATE_STOP |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'rx_uart'
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/rx_uart.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'rx_done_tick_reg' [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/rx_uart.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'count_ticks_reg' [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/rx_uart.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'count_data_reg' [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/rx_uart.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'DA_reg_reg' [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/interface.v:51]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
            STATE_DATA_A |                             0001 |                             0001
            STATE_DATA_B |                             0010 |                             0010
           STATE_DATA_OP |                             0100 |                             0100
                STATE_TX |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'interface'
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/interface.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'DB_reg_reg' [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/interface.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'OP_reg_reg' [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/interface.v:75]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                             0000
                  iSTATE |                              001 |                             0001
                 iSTATE0 |                              010 |                             0010
                 iSTATE1 |                              011 |                             0011
                 iSTATE2 |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'testRxUart'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1250.832 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 5     
	   5 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 9     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 13    
	   6 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (myrx_uart/reg_data_reg[7]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/reg_data_reg[6]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/reg_data_reg[5]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/reg_data_reg[4]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/reg_data_reg[3]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/reg_data_reg[2]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/reg_data_reg[1]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/reg_data_reg[0]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/next_state_reg[4]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/next_state_reg[3]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/next_state_reg[2]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/next_state_reg[1]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/next_state_reg[0]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/rx_done_tick_reg) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/count_ticks_reg[3]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/count_ticks_reg[2]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/count_ticks_reg[1]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/count_ticks_reg[0]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/count_data_reg[3]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/count_data_reg[2]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/count_data_reg[1]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myrx_uart/count_data_reg[0]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/DA_reg_reg[7]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/DA_reg_reg[6]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/DA_reg_reg[5]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/DA_reg_reg[4]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/DA_reg_reg[3]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/DA_reg_reg[2]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/DA_reg_reg[1]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/DA_reg_reg[0]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/next_state_reg[3]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/next_state_reg[2]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/next_state_reg[1]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/next_state_reg[0]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/DB_reg_reg[7]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/DB_reg_reg[6]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/DB_reg_reg[5]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/DB_reg_reg[4]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/DB_reg_reg[3]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/DB_reg_reg[2]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/DB_reg_reg[1]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/DB_reg_reg[0]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/OP_reg_reg[5]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/OP_reg_reg[4]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/OP_reg_reg[3]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/OP_reg_reg[2]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/OP_reg_reg[1]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (myinterface/OP_reg_reg[0]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module testRxUart.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module testRxUart.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1250.832 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1250.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1250.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1250.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1250.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1250.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1250.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1250.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1250.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1250.832 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1250.832 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1250.832 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1250.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1250.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a0ae392f
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1250.832 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.runs/synth_1/testRxUart.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file testRxUart_utilization_synth.rpt -pb testRxUart_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 18 16:23:37 2021...
