Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Tue Jun 20 15:46:55 2023
| Host         : strange running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -hierarchical -hierarchical_percentages -file /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/bin/etl_test_fw-v2.1.11-hog6fc2937/reports/hierarchical_utilization.txt
| Design       : etl_test_fw
| Device       : xcku040ffva1156-2
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------+---------------+------------+------------+--------------+-------------+----------+----------+------------+
|                                                            Instance                                                            |                                     Module                                     |   Total LUTs  |   Logic LUTs  |   LUTRAMs  |    SRLs    |      FFs     |    RAMB36   |  RAMB18  |   URAM   | DSP Blocks |
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------+---------------+------------+------------+--------------+-------------+----------+----------+------------+
| etl_test_fw                                                                                                                    |                                                                          (top) | 33034(13.63%) | 32180(13.28%) | 116(0.10%) | 738(0.65%) | 44969(9.28%) | 343(57.17%) | 4(0.33%) | 0(0.00%) |   2(0.10%) |
|   (etl_test_fw)                                                                                                                |                                                                          (top) |     64(0.03%) |     64(0.03%) |   0(0.00%) |   0(0.00%) |   260(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   clock_strobe_inst                                                                                                            |                                                                   clock_strobe |      3(0.01%) |      2(0.01%) |   0(0.00%) |   1(0.01%) |    11(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   control_inst                                                                                                                 |                                                                        control |    930(0.38%) |    930(0.38%) |   0(0.00%) |   0(0.00%) |   966(0.20%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (control_inst)                                                                                                             |                                                                        control |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    66(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     FW_INFO_wb_map                                                                                                             |                                                                 FW_INFO_wb_map |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    33(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     SYSTEM_wb_map                                                                                                              |                                                                  SYSTEM_wb_map |     54(0.02%) |     54(0.02%) |   0(0.00%) |   0(0.00%) |    90(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     ipbus_arb_inst                                                                                                             |                                                                      ipbus_arb |    733(0.30%) |    733(0.30%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     rbgen[0].rb_en.READOUT_BOARD_wb_map_inst                                                                                   |                                                           READOUT_BOARD_wb_map |    142(0.06%) |    142(0.06%) |   0(0.00%) |   0(0.00%) |   773(0.16%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   cylon1_inst                                                                                                                  |                                                                         cylon1 |     12(0.01%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |    33(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   cylon2_inst                                                                                                                  |                                                                         cylon2 |     11(0.01%) |     10(0.01%) |   0(0.00%) |   1(0.01%) |    25(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   dbg_hub                                                                                                                      |                                                                        dbg_hub |    443(0.18%) |    423(0.17%) |  20(0.02%) |   0(0.00%) |   753(0.16%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (dbg_hub)                                                                                                                  |                                                                        dbg_hub |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     inst                                                                                                                       |                                                     dbg_hub_xsdbm_v3_0_0_xsdbm |    443(0.18%) |    423(0.17%) |  20(0.02%) |   0(0.00%) |   753(0.16%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       BSCANID.u_xsdbm_id                                                                                                       |                                                  dbg_hub_xsdbm_v3_0_0_xsdbm_id |    443(0.18%) |    423(0.17%) |  20(0.02%) |   0(0.00%) |   753(0.16%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (BSCANID.u_xsdbm_id)                                                                                                   |                                                  dbg_hub_xsdbm_v3_0_0_xsdbm_id |     33(0.01%) |     33(0.01%) |   0(0.00%) |   0(0.00%) |    34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         CORE_XSDB.UUT_MASTER                                                                                                   |                                                 dbg_hub_xsdbm_v3_0_0_icon2xsdb |    274(0.11%) |    254(0.10%) |  20(0.02%) |   0(0.00%) |   566(0.12%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_ICON_INTERFACE                                                                                                     |                                                        dbg_hub_xsdbm_v3_0_0_if |    157(0.06%) |    137(0.06%) |  20(0.02%) |   0(0.00%) |   456(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (U_ICON_INTERFACE)                                                                                                 |                                                        dbg_hub_xsdbm_v3_0_0_if |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD1                                                                                                             |                                                   dbg_hub_xsdbm_v3_0_0_ctl_reg |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD2                                                                                                             |                                                  dbg_hub_xsdbm_v3_0_0_stat_reg |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    22(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD3                                                                                                             |                                                dbg_hub_xsdbm_v3_0_0_stat_reg_0 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    22(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD4                                                                                                             |                                   dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized0 |     14(0.01%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |    62(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD5                                                                                                             |                                   dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized1 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    42(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD6_RD                                                                                                          |                                                     dbg_hub_xsdbm_v3_0_0_rdreg |     65(0.03%) |     55(0.02%) |  10(0.01%) |   0(0.00%) |   134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (U_CMD6_RD)                                                                                                      |                                                     dbg_hub_xsdbm_v3_0_0_rdreg |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    20(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_RD_FIFO                                                                                                        |                                                    dbg_hub_xsdbm_v3_0_0_rdfifo |     63(0.03%) |     53(0.02%) |  10(0.01%) |   0(0.00%) |   114(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (U_RD_FIFO)                                                                                                    |                                                    dbg_hub_xsdbm_v3_0_0_rdfifo |     20(0.01%) |     20(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                                          |                                 dbg_hub_fifo_generator_v13_1_4__parameterized0 |     43(0.02%) |     33(0.01%) |  10(0.01%) |   0(0.00%) |   114(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst)                                                                      |                                 dbg_hub_fifo_generator_v13_1_4__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst_fifo_gen                                                                                                |                           dbg_hub_fifo_generator_v13_1_4_synth__parameterized0 |     43(0.02%) |     33(0.01%) |  10(0.01%) |   0(0.00%) |   114(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gconvfifo.rf                                                                                               |                                     dbg_hub_fifo_generator_top__parameterized0 |     43(0.02%) |     33(0.01%) |  10(0.01%) |   0(0.00%) |   114(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       grf.rf                                                                                                   |                                 dbg_hub_fifo_generator_ramfifo__parameterized0 |     43(0.02%) |     33(0.01%) |  10(0.01%) |   0(0.00%) |   114(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.gcx.clkx                                                                             |                                                          dbg_hub_clk_x_pntrs_8 |     12(0.01%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           (gntv_or_sync_fifo.gcx.clkx)                                                                         |                                                          dbg_hub_clk_x_pntrs_8 |     10(0.01%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                 |                                     dbg_hub_synchronizer_ff__parameterized0_20 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                 |                                     dbg_hub_synchronizer_ff__parameterized0_21 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                 |                                     dbg_hub_synchronizer_ff__parameterized0_22 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                 |                                     dbg_hub_synchronizer_ff__parameterized0_23 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                                                               |                                               dbg_hub_rd_logic__parameterized0 |     14(0.01%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |    19(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gr1.gr1_int.rfwft                                                                                    |                                                                dbg_hub_rd_fwft |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gras.rsts                                                                                            |                                                  dbg_hub_rd_status_flags_as_18 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           grhf.rhf                                                                                             |                                   dbg_hub_rd_handshaking_flags__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           rpntr                                                                                                |                                                         dbg_hub_rd_bin_cntr_19 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                                                               |                                               dbg_hub_wr_logic__parameterized0 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gwas.wsts                                                                                            |                                                  dbg_hub_wr_status_flags_as_15 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gwhf.whf                                                                                             |                                                dbg_hub_wr_handshaking_flags_16 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           wpntr                                                                                                |                                                         dbg_hub_wr_bin_cntr_17 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.mem                                                                                  |                                                 dbg_hub_memory__parameterized0 |     10(0.01%) |      0(0.00%) |  10(0.01%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                                                              |                                                 dbg_hub_memory__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gdm.dm_gen.dm                                                                                        |                                                                dbg_hub_dmem_14 |     10(0.01%) |      0(0.00%) |  10(0.01%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         rstblk                                                                                                 |                                                    dbg_hub_reset_blk_ramfifo_9 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           (rstblk)                                                                                             |                                                    dbg_hub_reset_blk_ramfifo_9 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                             |                                                     dbg_hub_synchronizer_ff_10 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                             |                                                     dbg_hub_synchronizer_ff_11 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                             |                                                     dbg_hub_synchronizer_ff_12 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                             |                                                     dbg_hub_synchronizer_ff_13 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD6_WR                                                                                                          |                                                     dbg_hub_xsdbm_v3_0_0_wrreg |     39(0.02%) |     29(0.01%) |  10(0.01%) |   0(0.00%) |   110(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (U_CMD6_WR)                                                                                                      |                                                     dbg_hub_xsdbm_v3_0_0_wrreg |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    20(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_WR_FIFO                                                                                                        |                                                    dbg_hub_xsdbm_v3_0_0_wrfifo |     37(0.02%) |     27(0.01%) |  10(0.01%) |   0(0.00%) |    90(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (U_WR_FIFO)                                                                                                    |                                                    dbg_hub_xsdbm_v3_0_0_wrfifo |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                                          |                                                 dbg_hub_fifo_generator_v13_1_4 |     36(0.01%) |     26(0.01%) |  10(0.01%) |   0(0.00%) |    90(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst)                                                                      |                                                 dbg_hub_fifo_generator_v13_1_4 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst_fifo_gen                                                                                                |                                           dbg_hub_fifo_generator_v13_1_4_synth |     36(0.01%) |     26(0.01%) |  10(0.01%) |   0(0.00%) |    90(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gconvfifo.rf                                                                                               |                                                     dbg_hub_fifo_generator_top |     36(0.01%) |     26(0.01%) |  10(0.01%) |   0(0.00%) |    90(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       grf.rf                                                                                                   |                                                 dbg_hub_fifo_generator_ramfifo |     36(0.01%) |     26(0.01%) |  10(0.01%) |   0(0.00%) |    90(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.gcx.clkx                                                                             |                                                            dbg_hub_clk_x_pntrs |     10(0.01%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           (gntv_or_sync_fifo.gcx.clkx)                                                                         |                                                            dbg_hub_clk_x_pntrs |      9(0.01%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                 |                                        dbg_hub_synchronizer_ff__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                 |                                      dbg_hub_synchronizer_ff__parameterized0_5 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                 |                                      dbg_hub_synchronizer_ff__parameterized0_6 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                 |                                      dbg_hub_synchronizer_ff__parameterized0_7 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                                                               |                                                               dbg_hub_rd_logic |     10(0.01%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |    11(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gras.rsts                                                                                            |                                                     dbg_hub_rd_status_flags_as |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           grhf.rhf                                                                                             |                                                   dbg_hub_rd_handshaking_flags |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           rpntr                                                                                                |                                                            dbg_hub_rd_bin_cntr |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                                                               |                                                               dbg_hub_wr_logic |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gwas.wsts                                                                                            |                                                     dbg_hub_wr_status_flags_as |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gwhf.whf                                                                                             |                                                   dbg_hub_wr_handshaking_flags |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           wpntr                                                                                                |                                                            dbg_hub_wr_bin_cntr |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.mem                                                                                  |                                                                 dbg_hub_memory |     10(0.01%) |      0(0.00%) |  10(0.01%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gdm.dm_gen.dm                                                                                        |                                                                   dbg_hub_dmem |     10(0.01%) |      0(0.00%) |  10(0.01%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         rstblk                                                                                                 |                                                      dbg_hub_reset_blk_ramfifo |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           (rstblk)                                                                                             |                                                      dbg_hub_reset_blk_ramfifo |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                             |                                                        dbg_hub_synchronizer_ff |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                             |                                                      dbg_hub_synchronizer_ff_2 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                             |                                                      dbg_hub_synchronizer_ff_3 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                             |                                                      dbg_hub_synchronizer_ff_4 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD7_CTL                                                                                                         |                                                 dbg_hub_xsdbm_v3_0_0_ctl_reg_1 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD7_STAT                                                                                                        |                                  dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized0 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_STATIC_STATUS                                                                                                    |                                          dbg_hub_xsdbm_v3_0_0_if_static_status |      9(0.01%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |     7(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_XSDB_ADDRESS_CONTROLLER                                                                                            |                                                  dbg_hub_xsdbm_v3_0_0_addr_ctl |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |    19(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                       |                                           dbg_hub_xsdbm_v3_0_0_burst_wdlen_ctl |     23(0.01%) |     23(0.01%) |   0(0.00%) |   0(0.00%) |    20(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_XSDB_BUS_CONTROLLER                                                                                                |                                                   dbg_hub_xsdbm_v3_0_0_bus_ctl |     69(0.03%) |     69(0.03%) |   0(0.00%) |   0(0.00%) |    54(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (U_XSDB_BUS_CONTROLLER)                                                                                            |                                                   dbg_hub_xsdbm_v3_0_0_bus_ctl |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_RD_ABORT_FLAG                                                                                                    |                               dbg_hub_xsdbm_v3_0_0_bus_ctl_flg__parameterized0 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_RD_REQ_FLAG                                                                                                      |                                               dbg_hub_xsdbm_v3_0_0_bus_ctl_flg |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_TIMER                                                                                                            |                                               dbg_hub_xsdbm_v3_0_0_bus_ctl_cnt |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |     8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                        |                                            dbg_hub_xsdbm_v3_0_0_bus_mstr2sl_if |     10(0.01%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (U_XSDB_BUS_MSTR2SL_PORT_IFACE)                                                                                    |                                            dbg_hub_xsdbm_v3_0_0_bus_mstr2sl_if |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_RD_DIN_BUS_MUX                                                                                                   |                                               dbg_hub_ltlib_v1_0_0_generic_mux |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         CORE_XSDB.U_ICON                                                                                                       |                                                      dbg_hub_xsdbm_v3_0_0_icon |     16(0.01%) |     16(0.01%) |   0(0.00%) |   0(0.00%) |    28(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (CORE_XSDB.U_ICON)                                                                                                   |                                                      dbg_hub_xsdbm_v3_0_0_icon |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_CMD                                                                                                                |                                                dbg_hub_xsdbm_v3_0_0_cmd_decode |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |    10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_STAT                                                                                                               |                                                      dbg_hub_xsdbm_v3_0_0_stat |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     7(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_SYNC                                                                                                               |                                                      dbg_hub_xsdbm_v3_0_0_sync |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                                          |                                                     dbg_hub_ltlib_v1_0_0_bscan |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                                                        |                                              dbg_hub_xsdbm_v3_0_0_bscan_switch |    121(0.05%) |    121(0.05%) |   0(0.00%) |   0(0.00%) |   125(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   device_dna_inst                                                                                                              |                                                                     device_dna |      9(0.01%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |    73(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   eth.eth_infra_inst                                                                                                           |                                                                      eth_infra |   3360(1.39%) |   3293(1.36%) |  16(0.01%) |  51(0.05%) |  4399(0.91%) |   18(3.00%) | 3(0.25%) | 0(0.00%) |   0(0.00%) |
|     (eth.eth_infra_inst)                                                                                                       |                                                                      eth_infra |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     eth                                                                                                                        |                                                                 eth_sgmii_lvds |   1020(0.42%) |    995(0.41%) |  16(0.01%) |   9(0.01%) |  1286(0.27%) |    2(0.33%) | 2(0.17%) | 0(0.00%) |   0(0.00%) |
|       (eth)                                                                                                                    |                                                                 eth_sgmii_lvds |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    11(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       clkdiv                                                                                                                   |                                                                ipbus_clock_div |     10(0.01%) |      9(0.01%) |   0(0.00%) |   1(0.01%) |    28(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       eth_mac_1g_inst                                                                                                          |                                                                eth_mac_1g_fifo |    385(0.16%) |    385(0.16%) |   0(0.00%) |   0(0.00%) |   451(0.09%) |    2(0.33%) | 2(0.17%) | 0(0.00%) |   0(0.00%) |
|         eth_mac_1g_inst                                                                                                        |                                                                     eth_mac_1g |    167(0.07%) |    167(0.07%) |   0(0.00%) |   0(0.00%) |   166(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           axis_gmii_rx_inst                                                                                                    |                                                                   axis_gmii_rx |     59(0.02%) |     59(0.02%) |   0(0.00%) |   0(0.00%) |    96(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (axis_gmii_rx_inst)                                                                                                |                                                                   axis_gmii_rx |     25(0.01%) |     25(0.01%) |   0(0.00%) |   0(0.00%) |    96(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             eth_crc_8                                                                                                          |                                                                        lfsr_54 |     34(0.01%) |     34(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           axis_gmii_tx_inst                                                                                                    |                                                                   axis_gmii_tx |    109(0.04%) |    109(0.04%) |   0(0.00%) |   0(0.00%) |    70(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (axis_gmii_tx_inst)                                                                                                |                                                                   axis_gmii_tx |     75(0.03%) |     75(0.03%) |   0(0.00%) |   0(0.00%) |    70(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             eth_crc_8                                                                                                          |                                                                           lfsr |     34(0.01%) |     34(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rx_fifo                                                                                                                |                                        axis_async_fifo_adapter__parameterized0 |    118(0.05%) |    118(0.05%) |   0(0.00%) |   0(0.00%) |   142(0.03%) |    1(0.17%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|           fifo_inst                                                                                                            |                                                axis_async_fifo__parameterized0 |    118(0.05%) |    118(0.05%) |   0(0.00%) |   0(0.00%) |   142(0.03%) |    1(0.17%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|         tx_fifo                                                                                                                |                                                        axis_async_fifo_adapter |    100(0.04%) |    100(0.04%) |   0(0.00%) |   0(0.00%) |   143(0.03%) |    1(0.17%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|           fifo_inst                                                                                                            |                                                                axis_async_fifo |    100(0.04%) |    100(0.04%) |   0(0.00%) |   0(0.00%) |   143(0.03%) |    1(0.17%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|       sgmii                                                                                                                    |                                           gig_eth_pcs_pma_gmii_to_sgmii_bridge |    623(0.26%) |    599(0.25%) |  16(0.01%) |   8(0.01%) |   796(0.16%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         U0                                                                                                                     |                                   gig_eth_pcs_pma_gmii_to_sgmii_bridge_support |    623(0.26%) |    599(0.25%) |  16(0.01%) |   8(0.01%) |   796(0.16%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           core_clocking_i                                                                                                      |                         gig_eth_pcs_pma_gmii_to_sgmii_bridge_sgmii_phy_clk_gen |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           core_resets_i                                                                                                        |                       gig_eth_pcs_pma_gmii_to_sgmii_bridge_sgmii_phy_reset_gen |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (core_resets_i)                                                                                                    |                       gig_eth_pcs_pma_gmii_to_sgmii_bridge_sgmii_phy_reset_gen |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     7(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             sync_block_mmcm_locked                                                                                             |                             gig_eth_pcs_pma_gmii_to_sgmii_bridge_sync_block_12 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           pcs_pma_block_i                                                                                                      |                                     gig_eth_pcs_pma_gmii_to_sgmii_bridge_block |    621(0.26%) |    597(0.25%) |  16(0.01%) |   8(0.01%) |   783(0.16%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gig_eth_pcs_pma_gmii_to_sgmii_bridge_core                                                                          |              gig_eth_pcs_pma_gmii_to_sgmii_bridge_gig_ethernet_pcs_pma_v16_2_4 |    284(0.12%) |    276(0.11%) |   0(0.00%) |   8(0.01%) |   410(0.08%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               gpcs_pma_inst                                                                                                    |                              gig_eth_pcs_pma_gmii_to_sgmii_bridge_GPCS_PMA_GEN |    284(0.12%) |    276(0.11%) |   0(0.00%) |   8(0.01%) |   410(0.08%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (gpcs_pma_inst)                                                                                                |                              gig_eth_pcs_pma_gmii_to_sgmii_bridge_GPCS_PMA_GEN |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    45(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION                                                           |                                  gig_eth_pcs_pma_gmii_to_sgmii_bridge_AUTO_NEG |     60(0.02%) |     60(0.02%) |   0(0.00%) |   0(0.00%) |   109(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 HAS_MANAGEMENT.MDIO                                                                                            |                                gig_eth_pcs_pma_gmii_to_sgmii_bridge_MANAGEMENT |     74(0.03%) |     74(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (HAS_MANAGEMENT.MDIO)                                                                                        |                                gig_eth_pcs_pma_gmii_to_sgmii_bridge_MANAGEMENT |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |    26(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   MDIO_IF_ENABLE.MDIO_INTERFACE_1                                                                              |                            gig_eth_pcs_pma_gmii_to_sgmii_bridge_MDIO_INTERFACE |     30(0.01%) |     30(0.01%) |   0(0.00%) |   0(0.00%) |    46(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   SYNC_MDC                                                                                                     |                             gig_eth_pcs_pma_gmii_to_sgmii_bridge_sync_block_10 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   SYNC_MDIO_IN                                                                                                 |                             gig_eth_pcs_pma_gmii_to_sgmii_bridge_sync_block_11 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER                                                                        |                                        gig_eth_pcs_pma_gmii_to_sgmii_bridge_TX |     53(0.02%) |     53(0.02%) |   0(0.00%) |   0(0.00%) |    63(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 MGT_RESET.SYNC_ASYNC_RESET                                                                                     |                          gig_eth_pcs_pma_gmii_to_sgmii_bridge_reset_sync_block |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK                                                                          |                                        gig_eth_pcs_pma_gmii_to_sgmii_bridge_RX |     72(0.03%) |     64(0.03%) |   0(0.00%) |   8(0.01%) |    79(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 RX_GMII_AT_TXOUTCLK.SYNCHRONISATION                                                                            |                               gig_eth_pcs_pma_gmii_to_sgmii_bridge_SYNCHRONISE |     22(0.01%) |     22(0.01%) |   0(0.00%) |   0(0.00%) |    18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 SYNC_SIGNAL_DETECT                                                                                             |                              gig_eth_pcs_pma_gmii_to_sgmii_bridge_sync_block_1 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             lvds_transceiver_mw                                                                                                |                     gig_eth_pcs_pma_gmii_to_sgmii_bridge_lvds_transceiver_ser8 |    301(0.12%) |    285(0.12%) |  16(0.01%) |   0(0.00%) |   250(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (lvds_transceiver_mw)                                                                                            |                     gig_eth_pcs_pma_gmii_to_sgmii_bridge_lvds_transceiver_ser8 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               decode_8b10b                                                                                                     |                     gig_eth_pcs_pma_gmii_to_sgmii_bridge_decode_8b10b_lut_base |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               encode_8b10b                                                                                                     |                     gig_eth_pcs_pma_gmii_to_sgmii_bridge_encode_8b10b_lut_base |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    11(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               serdes_10_to_1_ser8_i                                                                                            |                       gig_eth_pcs_pma_gmii_to_sgmii_bridge_serdes_10_to_1_ser8 |     25(0.01%) |     17(0.01%) |   8(0.01%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (serdes_10_to_1_ser8_i)                                                                                        |                       gig_eth_pcs_pma_gmii_to_sgmii_bridge_serdes_10_to_1_ser8 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gb0                                                                                                            |                           gig_eth_pcs_pma_gmii_to_sgmii_bridge_gearbox_10_to_4 |     25(0.01%) |     17(0.01%) |   8(0.01%) |   0(0.00%) |    26(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (gb0)                                                                                                        |                           gig_eth_pcs_pma_gmii_to_sgmii_bridge_gearbox_10_to_4 |     24(0.01%) |     16(0.01%) |   8(0.01%) |   0(0.00%) |    20(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   reset_sync_output_clk                                                                                        |                              gig_eth_pcs_pma_gmii_to_sgmii_bridge_reset_sync_7 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 reset_sync_inter_clk                                                                                           |                              gig_eth_pcs_pma_gmii_to_sgmii_bridge_reset_sync_6 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               serdes_1_to_10_ser8_i                                                                                            |                       gig_eth_pcs_pma_gmii_to_sgmii_bridge_serdes_1_to_10_ser8 |    255(0.11%) |    247(0.10%) |   8(0.01%) |   0(0.00%) |   194(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (serdes_1_to_10_ser8_i)                                                                                        |                       gig_eth_pcs_pma_gmii_to_sgmii_bridge_serdes_1_to_10_ser8 |    132(0.05%) |    132(0.05%) |   0(0.00%) |   0(0.00%) |    66(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 dc_inst                                                                                                        |                     gig_eth_pcs_pma_gmii_to_sgmii_bridge_delay_controller_wrap |     93(0.04%) |     93(0.04%) |   0(0.00%) |   0(0.00%) |    76(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gb0                                                                                                            |                           gig_eth_pcs_pma_gmii_to_sgmii_bridge_gearbox_4_to_10 |     28(0.01%) |     20(0.01%) |   8(0.01%) |   0(0.00%) |    28(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 reset_rxclk_div4                                                                                               |                              gig_eth_pcs_pma_gmii_to_sgmii_bridge_reset_sync_2 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 reset_rxclk_div4_1                                                                                             |                              gig_eth_pcs_pma_gmii_to_sgmii_bridge_reset_sync_3 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 reset_rxclk_div4_2                                                                                             |                              gig_eth_pcs_pma_gmii_to_sgmii_bridge_reset_sync_4 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 reset_sync_rxclk_div4                                                                                          |                              gig_eth_pcs_pma_gmii_to_sgmii_bridge_reset_sync_5 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_wtd_timer                                                                                                    |                           gig_eth_pcs_pma_gmii_to_sgmii_bridge_reset_wtd_timer |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |    31(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             sgmii_logic                                                                                                        |                               gig_eth_pcs_pma_gmii_to_sgmii_bridge_sgmii_adapt |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |    86(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               clock_generation                                                                                                 |                                   gig_eth_pcs_pma_gmii_to_sgmii_bridge_clk_gen |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (clock_generation)                                                                                             |                                   gig_eth_pcs_pma_gmii_to_sgmii_bridge_clk_gen |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 clk_div_stage1                                                                                                 |                              gig_eth_pcs_pma_gmii_to_sgmii_bridge_johnson_cntr |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 clk_div_stage2                                                                                                 |                            gig_eth_pcs_pma_gmii_to_sgmii_bridge_johnson_cntr_1 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               gen_sync_reset                                                                                                   |                                gig_eth_pcs_pma_gmii_to_sgmii_bridge_reset_sync |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               receiver                                                                                                         |                             gig_eth_pcs_pma_gmii_to_sgmii_bridge_rx_rate_adapt |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    42(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               resync_speed_100                                                                                                 |                gig_eth_pcs_pma_gmii_to_sgmii_bridge_sync_block__parameterized1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               resync_speed_10_100                                                                                              |              gig_eth_pcs_pma_gmii_to_sgmii_bridge_sync_block__parameterized1_0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               transmitter                                                                                                      |                             gig_eth_pcs_pma_gmii_to_sgmii_bridge_tx_rate_adapt |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             sync_block_mmcm_locked                                                                                             |                                gig_eth_pcs_pma_gmii_to_sgmii_bridge_sync_block |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     ipbus                                                                                                                      |                                                                     ipbus_ctrl |   2342(0.97%) |   2300(0.95%) |   0(0.00%) |  42(0.04%) |  3112(0.64%) |   16(2.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|       (ipbus)                                                                                                                  |                                                                     ipbus_ctrl |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       trans                                                                                                                    |                                                                     transactor |    465(0.19%) |    465(0.19%) |   0(0.00%) |   0(0.00%) |   312(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         cfg                                                                                                                    |                                                                 transactor_cfg |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         iface                                                                                                                  |                                                                  transactor_if |    168(0.07%) |    168(0.07%) |   0(0.00%) |   0(0.00%) |   135(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         sm                                                                                                                     |                                                                  transactor_sm |    297(0.12%) |    297(0.12%) |   0(0.00%) |   0(0.00%) |   176(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       udp_if                                                                                                                   |                                                                         UDP_if |   1875(0.77%) |   1833(0.76%) |   0(0.00%) |  42(0.04%) |  2800(0.58%) |   16(2.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|         (udp_if)                                                                                                               |                                                                         UDP_if |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ARP                                                                                                                    |                                                                  udp_build_arp |     96(0.04%) |     96(0.04%) |   0(0.00%) |   0(0.00%) |   118(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         IPADDR                                                                                                                 |                                                               udp_ipaddr_block |     64(0.03%) |     62(0.03%) |   0(0.00%) |   2(0.01%) |   103(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         RARP_block                                                                                                             |                                                                 udp_rarp_block |    200(0.08%) |    200(0.08%) |   0(0.00%) |   0(0.00%) |   350(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         clock_crossing_if                                                                                                      |                                                          udp_clock_crossing_if |     26(0.01%) |     26(0.01%) |   0(0.00%) |   0(0.00%) |    59(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         internal_ram                                                                                                           |                                                                udp_DualPortRAM |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         internal_ram_selector                                                                                                  |                                                            udp_buffer_selector |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         internal_ram_shim                                                                                                      |                                                                 udp_rxram_shim |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    42(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ipbus_rx_ram                                                                                                           |                                                             udp_DualPortRAM_rx |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    8(1.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ipbus_tx_ram                                                                                                           |                                                             udp_DualPortRAM_tx |      9(0.01%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    7(1.17%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|         payload                                                                                                                |                                                              udp_build_payload |    184(0.08%) |    184(0.08%) |   0(0.00%) |   0(0.00%) |   196(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ping                                                                                                                   |                                                                 udp_build_ping |    118(0.05%) |    118(0.05%) |   0(0.00%) |   0(0.00%) |   106(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         resend                                                                                                                 |                                                               udp_build_resend |      9(0.01%) |      8(0.01%) |   0(0.00%) |   1(0.01%) |    19(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rx_byte_sum                                                                                                            |                                                                   udp_byte_sum |     25(0.01%) |     25(0.01%) |   0(0.00%) |   0(0.00%) |    49(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rx_packet_parser                                                                                                       |                                                              udp_packet_parser |    154(0.06%) |    115(0.05%) |   0(0.00%) |  39(0.03%) |   454(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rx_ram_mux                                                                                                             |                                                                  udp_rxram_mux |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    36(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rx_ram_selector                                                                                                        |                                            udp_buffer_selector__parameterized0 |     58(0.02%) |     58(0.02%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rx_reset_block                                                                                                         |                                                                udp_do_rx_reset |     10(0.01%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |    12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rx_transactor                                                                                                          |                                                            udp_rxtransactor_if |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         status                                                                                                                 |                                                               udp_build_status |     40(0.02%) |     40(0.02%) |   0(0.00%) |   0(0.00%) |   171(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         status_buffer                                                                                                          |                                                              udp_status_buffer |    369(0.15%) |    369(0.15%) |   0(0.00%) |   0(0.00%) |   434(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         tx_byte_sum                                                                                                            |                                                                udp_byte_sum_53 |     24(0.01%) |     24(0.01%) |   0(0.00%) |   0(0.00%) |    49(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         tx_main                                                                                                                |                                                                     udp_tx_mux |    219(0.09%) |    219(0.09%) |   0(0.00%) |   0(0.00%) |   221(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         tx_ram_selector                                                                                                        |                                            udp_buffer_selector__parameterized1 |     78(0.03%) |     78(0.03%) |   0(0.00%) |   0(0.00%) |    59(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         tx_transactor                                                                                                          |                                                            udp_txtransactor_if |    176(0.07%) |    176(0.07%) |   0(0.00%) |   0(0.00%) |   264(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   ext_trigger_inst                                                                                                             |                                                                    ext_trigger |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     7(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   fader_inst                                                                                                                   |                                                                          fader |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.clk125_frequency_counter_inst                                                                                  |                                                              frequency_counter |     12(0.01%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |   138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.clk300_frequency_counter_inst                                                                                  |                                                            frequency_counter_0 |     12(0.01%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |   138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.clk320_frequency_counter_inst                                                                                  |                                                            frequency_counter_1 |     12(0.01%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |   138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.clk40_frequency_counter_inst                                                                                   |                                                            frequency_counter_2 |     12(0.01%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |   138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.refclk_frequency_counter_inst                                                                                  |                                                            frequency_counter_3 |     12(0.01%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |   138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[0].rxclk_frequency_counter_inst                                                                       |                                                            frequency_counter_4 |     12(0.01%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |   138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[0].txclk_frequency_counter_inst                                                                       |                                                            frequency_counter_5 |     12(0.01%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |   138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[1].rxclk_frequency_counter_inst                                                                       |                                                            frequency_counter_6 |     12(0.01%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |   138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[1].txclk_frequency_counter_inst                                                                       |                                                            frequency_counter_7 |     12(0.01%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |   138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[2].rxclk_frequency_counter_inst                                                                       |                                                            frequency_counter_8 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    36(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   progress_bar_1                                                                                                               |                                                                   progress_bar |     29(0.01%) |     29(0.01%) |   0(0.00%) |   0(0.00%) |    86(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rate_counter_inst                                                                                                            |                                                                   rate_counter |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |    90(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt                                                                                      |                                          fifo_async__parameterized0__xdcDup__2 |     65(0.03%) |     45(0.02%) |  20(0.02%) |   0(0.00%) |   205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                      xpm_fifo_async__parameterized1__xdcDup__2 |     65(0.03%) |     45(0.02%) |  20(0.02%) |   0(0.00%) |   205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                       xpm_fifo_base__parameterized2__xdcDup__2 |     65(0.03%) |     45(0.02%) |  20(0.02%) |   0(0.00%) |   205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                       xpm_fifo_base__parameterized2__xdcDup__2 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                               xpm_cdc_gray__13 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                            xpm_fifo_reg_vec__parameterized1_41 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                            xpm_fifo_reg_vec__parameterized1_42 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                               xpm_cdc_gray__12 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                            xpm_reg_pipe_bit__parameterized0_43 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                            xpm_fifo_reg_bit_50 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                            xpm_fifo_reg_bit_51 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                            xpm_fifo_reg_bit_52 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__6 |     20(0.01%) |      0(0.00%) |  20(0.02%) |   0(0.00%) |   130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                           xpm_counter_updn__parameterized11_44 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                           xpm_counter_updn__parameterized12_45 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                            xpm_fifo_reg_bit_46 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                           xpm_counter_updn__parameterized11_47 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                           xpm_counter_updn__parameterized12_48 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                           xpm_counter_updn__parameterized13_49 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__26 |     14(0.01%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__26 |     14(0.01%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                          xpm_cdc_sync_rst__109 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                          xpm_cdc_sync_rst__108 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga                                                                                      |                                          fifo_async__parameterized0__xdcDup__1 |     65(0.03%) |     45(0.02%) |  20(0.02%) |   0(0.00%) |   205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                      xpm_fifo_async__parameterized1__xdcDup__1 |     65(0.03%) |     45(0.02%) |  20(0.02%) |   0(0.00%) |   205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                       xpm_fifo_base__parameterized2__xdcDup__1 |     65(0.03%) |     45(0.02%) |  20(0.02%) |   0(0.00%) |   205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                       xpm_fifo_base__parameterized2__xdcDup__1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                   xpm_cdc_gray |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                            xpm_fifo_reg_vec__parameterized1_29 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                            xpm_fifo_reg_vec__parameterized1_30 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                               xpm_cdc_gray__14 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                            xpm_reg_pipe_bit__parameterized0_31 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                            xpm_fifo_reg_bit_38 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                            xpm_fifo_reg_bit_39 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                            xpm_fifo_reg_bit_40 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                                xpm_memory_base__parameterized2 |     20(0.01%) |      0(0.00%) |  20(0.02%) |   0(0.00%) |   130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                           xpm_counter_updn__parameterized11_32 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                           xpm_counter_updn__parameterized12_33 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                            xpm_fifo_reg_bit_34 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                           xpm_counter_updn__parameterized11_35 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                           xpm_counter_updn__parameterized12_36 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                           xpm_counter_updn__parameterized13_37 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__25 |     14(0.01%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__25 |     14(0.01%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                               xpm_cdc_sync_rst |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                          xpm_cdc_sync_rst__110 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rb_gen.datagen[0].xlx_ku_mgt_10g24_1                                                                                         |                                                    xlx_ku_mgt_10g24__xdcDup__1 |    111(0.05%) |    111(0.05%) |   0(0.00%) |   0(0.00%) |   253(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (rb_gen.datagen[0].xlx_ku_mgt_10g24_1)                                                                                     |                                                    xlx_ku_mgt_10g24__xdcDup__1 |     14(0.01%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |    34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     resetDoneSynch_rx                                                                                                          |                                            xlx_ku_mgt_ip_reset_synchronizer_28 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xlx_ku_mgt_std_i                                                                                                           |                                                        xlx_ku_mgt_ip_10g24_HD2 |     96(0.04%) |     96(0.04%) |   0(0.00%) |   0(0.00%) |   214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       inst                                                                                                                     |                                           xlx_ku_mgt_ip_10g24_gtwizard_top_HD3 |     96(0.04%) |     96(0.04%) |   0(0.00%) |   0(0.00%) |   214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst                                                         |                                         xlx_ku_mgt_ip_10g24_gtwizard_gthe3_HD4 |     96(0.04%) |     96(0.04%) |   0(0.00%) |   0(0.00%) |   214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst                           |                                  xlx_ku_mgt_ip_10g24_gthe3_channel_wrapper_HD5 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             channel_inst                                                                                                       |              xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gthe3_channel_HD6 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |           xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_HD7 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_0_HD8 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |                xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset_HD9 |     92(0.04%) |     92(0.04%) |   0(0.00%) |   0(0.00%) |   188(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |                xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset_HD9 |     59(0.02%) |     59(0.02%) |   0(0.00%) |   0(0.00%) |    88(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtpowergood_inst                                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_3_HD10 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_4_HD11 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_5_HD12 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_6_HD13 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_7_HD14 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_8_HD15 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_9_HD16 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_rx_inst                                                                                   |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_10_HD17 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_tx_inst                                                                                   |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_11_HD18 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_rxcdrlock_inst                                                                                    |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_12_HD19 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_all_inst                                                                            |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_HD20 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_13_HD21 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_14_HD22 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_15_HD23 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_16_HD24 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_17_HD25 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_18_HD26 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_rx_done_inst                                                                                    | xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_19_HD27 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_tx_done_inst                                                                                    | xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_20_HD28 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_txprogdivreset_inst                                                                             |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_21_HD29 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst                        |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx_HD30 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst)                    |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx_HD30 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.bit_synchronizer_mastersyncdone_inst                                    |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_2_HD32 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst                                       |    xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_HD33 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rb_gen.datagen[0].xpm_cdc_sync_rst_inst                                                                                      |                                            xpm_cdc_sync_rst__parameterized1__2 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt                                                                                      |                                                     fifo_async__parameterized0 |     65(0.03%) |     45(0.02%) |  20(0.02%) |   0(0.00%) |   205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                                 xpm_fifo_async__parameterized1 |     65(0.03%) |     45(0.02%) |  20(0.02%) |   0(0.00%) |   205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                                  xpm_fifo_base__parameterized2 |     65(0.03%) |     45(0.02%) |  20(0.02%) |   0(0.00%) |   205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                                  xpm_fifo_base__parameterized2 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__9 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                            xpm_fifo_reg_vec__parameterized1_16 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                            xpm_fifo_reg_vec__parameterized1_17 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__8 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                            xpm_reg_pipe_bit__parameterized0_18 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                            xpm_fifo_reg_bit_25 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                            xpm_fifo_reg_bit_26 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                            xpm_fifo_reg_bit_27 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__4 |     20(0.01%) |      0(0.00%) |  20(0.02%) |   0(0.00%) |   130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                           xpm_counter_updn__parameterized11_19 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                           xpm_counter_updn__parameterized12_20 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                            xpm_fifo_reg_bit_21 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                           xpm_counter_updn__parameterized11_22 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                           xpm_counter_updn__parameterized12_23 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                           xpm_counter_updn__parameterized13_24 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                                   xpm_fifo_rst |     14(0.01%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                                   xpm_fifo_rst |     14(0.01%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                          xpm_cdc_sync_rst__105 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                          xpm_cdc_sync_rst__104 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga                                                                                      |                                          fifo_async__parameterized0__xdcDup__3 |     66(0.03%) |     46(0.02%) |  20(0.02%) |   0(0.00%) |   205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                      xpm_fifo_async__parameterized1__xdcDup__3 |     66(0.03%) |     46(0.02%) |  20(0.02%) |   0(0.00%) |   205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                       xpm_fifo_base__parameterized2__xdcDup__3 |     66(0.03%) |     46(0.02%) |  20(0.02%) |   0(0.00%) |   205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                       xpm_fifo_base__parameterized2__xdcDup__3 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                               xpm_cdc_gray__11 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                               xpm_fifo_reg_vec__parameterized1 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                            xpm_fifo_reg_vec__parameterized1_10 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                               xpm_cdc_gray__10 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                               xpm_reg_pipe_bit__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                            xpm_fifo_reg_bit_13 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                            xpm_fifo_reg_bit_14 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                            xpm_fifo_reg_bit_15 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__5 |     20(0.01%) |      0(0.00%) |  20(0.02%) |   0(0.00%) |   130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                              xpm_counter_updn__parameterized11 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                              xpm_counter_updn__parameterized12 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                               xpm_fifo_reg_bit |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                           xpm_counter_updn__parameterized11_11 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                           xpm_counter_updn__parameterized12_12 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                              xpm_counter_updn__parameterized13 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__27 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__27 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                          xpm_cdc_sync_rst__107 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                          xpm_cdc_sync_rst__106 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rb_gen.datagen[1].xlx_ku_mgt_10g24_1                                                                                         |                                                               xlx_ku_mgt_10g24 |     99(0.04%) |     99(0.04%) |   0(0.00%) |   0(0.00%) |   253(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (rb_gen.datagen[1].xlx_ku_mgt_10g24_1)                                                                                     |                                                               xlx_ku_mgt_10g24 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     resetDoneSynch_rx                                                                                                          |                                               xlx_ku_mgt_ip_reset_synchronizer |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xlx_ku_mgt_std_i                                                                                                           |                                                            xlx_ku_mgt_ip_10g24 |     96(0.04%) |     96(0.04%) |   0(0.00%) |   0(0.00%) |   214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       inst                                                                                                                     |                                               xlx_ku_mgt_ip_10g24_gtwizard_top |     96(0.04%) |     96(0.04%) |   0(0.00%) |   0(0.00%) |   214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst                                                         |                                             xlx_ku_mgt_ip_10g24_gtwizard_gthe3 |     96(0.04%) |     96(0.04%) |   0(0.00%) |   0(0.00%) |   214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst                           |                                      xlx_ku_mgt_ip_10g24_gthe3_channel_wrapper |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             channel_inst                                                                                                       |                  xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gthe3_channel |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |               xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |                    xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset |     92(0.04%) |     92(0.04%) |   0(0.00%) |   0(0.00%) |   188(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |                    xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset |     59(0.02%) |     59(0.02%) |   0(0.00%) |   0(0.00%) |    88(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtpowergood_inst                                                                                  |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_3 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_4 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_5 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_6 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_7 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_8 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_9 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_rx_inst                                                                                   |            xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_10 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_tx_inst                                                                                   |            xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_11 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_rxcdrlock_inst                                                                                    |            xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_12 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_all_inst                                                                            |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |          xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_13 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |          xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_14 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |          xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_15 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |          xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_16 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |          xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_17 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |          xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_18 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_rx_done_inst                                                                                    |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_19 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_tx_done_inst                                                                                    |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_20 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_txprogdivreset_inst                                                                             |          xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_21 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst                        |            xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst)                    |            xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.bit_synchronizer_mastersyncdone_inst                                    |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_2 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst                                       |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rb_gen.datagen[1].xpm_cdc_sync_rst_inst                                                                                      |                                               xpm_cdc_sync_rst__parameterized1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rb_gen.rbgen[0].readout_board_inst                                                                                           |                                                                  readout_board | 27488(11.34%) | 26803(11.06%) |   0(0.00%) | 685(0.61%) | 35496(7.32%) | 325(54.17%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|     (rb_gen.rbgen[0].readout_board_inst)                                                                                       |                                                                  readout_board |    260(0.11%) |    260(0.11%) |   0(0.00%) |   0(0.00%) |  1415(0.29%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     debug.ila_lpgbt_inst                                                                                                       |                                                                      ila_lpgbt |   1510(0.62%) |   1081(0.45%) |   0(0.00%) | 429(0.38%) |  4495(0.93%) |    9(1.50%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (debug.ila_lpgbt_inst)                                                                                                   |                                                                      ila_lpgbt |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       U0                                                                                                                       |                                                      ila_lpgbt_ila_v6_2_11_ila |   1510(0.62%) |   1081(0.45%) |   0(0.00%) | 429(0.38%) |  4495(0.93%) |    9(1.50%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (U0)                                                                                                                   |                                                      ila_lpgbt_ila_v6_2_11_ila |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |  1601(0.33%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ila_core_inst                                                                                                          |                                                 ila_lpgbt_ila_v6_2_11_ila_core |   1509(0.62%) |   1080(0.45%) |   0(0.00%) | 429(0.38%) |  2894(0.60%) |    9(1.50%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (ila_core_inst)                                                                                                      |                                                 ila_lpgbt_ila_v6_2_11_ila_core |    160(0.07%) |      0(0.00%) |   0(0.00%) | 160(0.14%) |   362(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ila_trace_memory_inst                                                                                                |                                         ila_lpgbt_ila_v6_2_11_ila_trace_memory |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    9(1.50%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                           |                                                   ila_lpgbt_blk_mem_gen_v8_4_4 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    9(1.50%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_blk_mem_gen                                                                                                 |                                             ila_lpgbt_blk_mem_gen_v8_4_4_synth |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    9(1.50%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gnbram.gnativebmg.native_blk_mem_gen                                                                           |                                   ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_top |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    9(1.50%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   valid.cstr                                                                                                   |                          ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    9(1.50%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[0].ram.r                                                                                           |                            ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |                          ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[1].ram.r                                                                                           |            ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |          ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[2].ram.r                                                                                           |            ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |          ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[3].ram.r                                                                                           |            ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized2 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |          ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized2 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[4].ram.r                                                                                           |            ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized3 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |          ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized3 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[5].ram.r                                                                                           |            ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized4 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |          ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized4 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[6].ram.r                                                                                           |            ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized5 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |          ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized5 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[7].ram.r                                                                                           |            ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized6 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |          ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized6 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[8].ram.r                                                                                           |            ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized7 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |          ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized7 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           u_ila_cap_ctrl                                                                                                       |                                      ila_lpgbt_ila_v6_2_11_ila_cap_ctrl_legacy |     78(0.03%) |     31(0.01%) |   0(0.00%) |  47(0.04%) |   117(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (u_ila_cap_ctrl)                                                                                                   |                                      ila_lpgbt_ila_v6_2_11_ila_cap_ctrl_legacy |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CDONE                                                                                                            |                                 ila_lpgbt_ltlib_v1_0_0_cfglut6__parameterized0 |      4(0.01%) |      2(0.01%) |   0(0.00%) |   2(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_NS0                                                                                                              |                                                 ila_lpgbt_ltlib_v1_0_0_cfglut7 |      5(0.01%) |      1(0.01%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_NS1                                                                                                              |                                              ila_lpgbt_ltlib_v1_0_0_cfglut7_99 |      5(0.01%) |      1(0.01%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_cap_addrgen                                                                                                      |                                          ila_lpgbt_ila_v6_2_11_ila_cap_addrgen |     63(0.03%) |     26(0.01%) |   0(0.00%) |  37(0.03%) |   111(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_cap_addrgen)                                                                                                  |                                          ila_lpgbt_ila_v6_2_11_ila_cap_addrgen |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |    68(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_CMPRESET                                                                                                       |                                                 ila_lpgbt_ltlib_v1_0_0_cfglut6 |      3(0.01%) |      1(0.01%) |   0(0.00%) |   2(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               u_cap_sample_counter                                                                                             |                                   ila_lpgbt_ila_v6_2_11_ila_cap_sample_counter |     32(0.01%) |     19(0.01%) |   0(0.00%) |  13(0.01%) |    21(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (u_cap_sample_counter)                                                                                         |                                   ila_lpgbt_ila_v6_2_11_ila_cap_sample_counter |     16(0.01%) |     16(0.01%) |   0(0.00%) |   0(0.00%) |    11(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_SCE                                                                                                          |                                             ila_lpgbt_ltlib_v1_0_0_cfglut4_106 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_SCMPCE                                                                                                       |                                             ila_lpgbt_ltlib_v1_0_0_cfglut5_107 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_SCRST                                                                                                        |                                             ila_lpgbt_ltlib_v1_0_0_cfglut6_108 |      5(0.01%) |      3(0.01%) |   0(0.00%) |   2(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_scnt_cmp                                                                                                     |                                       ila_lpgbt_ltlib_v1_0_0_match_nodelay_109 |      9(0.01%) |      0(0.00%) |   0(0.00%) |   9(0.01%) |    10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                                  ila_lpgbt_ltlib_v1_0_0_allx_typeA_nodelay_110 |      9(0.01%) |      0(0.00%) |   0(0.00%) |   9(0.01%) |    10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                                  ila_lpgbt_ltlib_v1_0_0_allx_typeA_nodelay_110 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                           ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized3_111 |      9(0.01%) |      0(0.00%) |   0(0.00%) |   9(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                           ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized3_111 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                     ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized1_112 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                     ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized2_113 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               u_cap_window_counter                                                                                             |                                   ila_lpgbt_ila_v6_2_11_ila_cap_window_counter |     28(0.01%) |      7(0.01%) |   0(0.00%) |  21(0.02%) |    22(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (u_cap_window_counter)                                                                                         |                                   ila_lpgbt_ila_v6_2_11_ila_cap_window_counter |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_WCE                                                                                                          |                                                 ila_lpgbt_ltlib_v1_0_0_cfglut4 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_WHCMPCE                                                                                                      |                                                 ila_lpgbt_ltlib_v1_0_0_cfglut5 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_WLCMPCE                                                                                                      |                                             ila_lpgbt_ltlib_v1_0_0_cfglut5_100 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_wcnt_hcmp                                                                                                    |                                           ila_lpgbt_ltlib_v1_0_0_match_nodelay |      9(0.01%) |      0(0.00%) |   0(0.00%) |   9(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                                  ila_lpgbt_ltlib_v1_0_0_allx_typeA_nodelay_102 |      9(0.01%) |      0(0.00%) |   0(0.00%) |   9(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                           ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized3_103 |      9(0.01%) |      0(0.00%) |   0(0.00%) |   9(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                           ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized3_103 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                     ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized1_104 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                     ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized2_105 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_wcnt_lcmp                                                                                                    |                                       ila_lpgbt_ltlib_v1_0_0_match_nodelay_101 |      9(0.01%) |      0(0.00%) |   0(0.00%) |   9(0.01%) |    10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                                      ila_lpgbt_ltlib_v1_0_0_allx_typeA_nodelay |      9(0.01%) |      0(0.00%) |   0(0.00%) |   9(0.01%) |    10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                                      ila_lpgbt_ltlib_v1_0_0_allx_typeA_nodelay |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                               ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized3 |      9(0.01%) |      0(0.00%) |   0(0.00%) |   9(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                               ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized3 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                         ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized1 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                         ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized2 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           u_ila_regs                                                                                                           |                                             ila_lpgbt_ila_v6_2_11_ila_register |    901(0.37%) |    900(0.37%) |   0(0.00%) |   1(0.01%) |  1353(0.28%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (u_ila_regs)                                                                                                       |                                             ila_lpgbt_ila_v6_2_11_ila_register |    119(0.05%) |    118(0.05%) |   0(0.00%) |   1(0.01%) |   162(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[0].mu_srl_reg                                                                                               |                                                 ila_lpgbt_xsdbs_v1_0_2_reg_p2s |     28(0.01%) |     28(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[10].mu_srl_reg                                                                                              |                                 ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized9 |     29(0.01%) |     29(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[11].mu_srl_reg                                                                                              |                                ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized10 |     28(0.01%) |     28(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[12].mu_srl_reg                                                                                              |                                ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized11 |     28(0.01%) |     28(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[13].mu_srl_reg                                                                                              |                                ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized12 |     44(0.02%) |     44(0.02%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[1].mu_srl_reg                                                                                               |                                 ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized0 |     60(0.02%) |     60(0.02%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[2].mu_srl_reg                                                                                               |                                 ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized1 |     28(0.01%) |     28(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[3].mu_srl_reg                                                                                               |                                 ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized2 |     27(0.01%) |     27(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[4].mu_srl_reg                                                                                               |                                 ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized3 |     28(0.01%) |     28(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[5].mu_srl_reg                                                                                               |                                 ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized4 |     44(0.02%) |     44(0.02%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[6].mu_srl_reg                                                                                               |                                 ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized5 |     28(0.01%) |     28(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[7].mu_srl_reg                                                                                               |                                 ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized6 |     28(0.01%) |     28(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[8].mu_srl_reg                                                                                               |                                 ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized7 |     33(0.01%) |     33(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[9].mu_srl_reg                                                                                               |                                 ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized8 |     44(0.02%) |     44(0.02%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             TC_SRL[0].tc_srl_reg                                                                                               |                                ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized13 |     30(0.01%) |     30(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_XSDB_SLAVE                                                                                                       |                                                   ila_lpgbt_xsdbs_v1_0_2_xsdbs |     76(0.03%) |     76(0.03%) |   0(0.00%) |   0(0.00%) |   213(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_15                                                                                                             |                                    ila_lpgbt_xsdbs_v1_0_2_reg__parameterized52 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                              ila_lpgbt_xsdbs_v1_0_2_reg_ctl_97 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_16                                                                                                             |                                    ila_lpgbt_xsdbs_v1_0_2_reg__parameterized53 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                              ila_lpgbt_xsdbs_v1_0_2_reg_ctl_96 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_17                                                                                                             |                                    ila_lpgbt_xsdbs_v1_0_2_reg__parameterized54 |     12(0.01%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                              ila_lpgbt_xsdbs_v1_0_2_reg_ctl_95 |     12(0.01%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_18                                                                                                             |                                    ila_lpgbt_xsdbs_v1_0_2_reg__parameterized55 |      9(0.01%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                              ila_lpgbt_xsdbs_v1_0_2_reg_ctl_94 |      9(0.01%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_19                                                                                                             |                                    ila_lpgbt_xsdbs_v1_0_2_reg__parameterized56 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                              ila_lpgbt_xsdbs_v1_0_2_reg_ctl_93 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_1a                                                                                                             |                                    ila_lpgbt_xsdbs_v1_0_2_reg__parameterized57 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                              ila_lpgbt_xsdbs_v1_0_2_reg_ctl__parameterized1_92 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_6                                                                                                              |                                    ila_lpgbt_xsdbs_v1_0_2_reg__parameterized37 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                              ila_lpgbt_xsdbs_v1_0_2_reg_ctl_91 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_7                                                                                                              |                                    ila_lpgbt_xsdbs_v1_0_2_reg__parameterized38 |     32(0.01%) |     32(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                 ila_lpgbt_xsdbs_v1_0_2_reg_ctl__parameterized0 |     32(0.01%) |     32(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_8                                                                                                              |                                    ila_lpgbt_xsdbs_v1_0_2_reg__parameterized39 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_STAT_EQ1.U_STAT                                                                                             |                                             ila_lpgbt_xsdbs_v1_0_2_reg_stat_90 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_80                                                                                                             |                                    ila_lpgbt_xsdbs_v1_0_2_reg__parameterized58 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                              ila_lpgbt_xsdbs_v1_0_2_reg_ctl__parameterized1_89 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_81                                                                                                             |                                    ila_lpgbt_xsdbs_v1_0_2_reg__parameterized59 |     42(0.02%) |     42(0.02%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                              ila_lpgbt_xsdbs_v1_0_2_reg_ctl_88 |     42(0.02%) |     42(0.02%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_82                                                                                                             |                                    ila_lpgbt_xsdbs_v1_0_2_reg__parameterized60 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                 ila_lpgbt_xsdbs_v1_0_2_reg_ctl__parameterized1 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_83                                                                                                             |                                    ila_lpgbt_xsdbs_v1_0_2_reg__parameterized61 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                              ila_lpgbt_xsdbs_v1_0_2_reg_ctl_87 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_84                                                                                                             |                                    ila_lpgbt_xsdbs_v1_0_2_reg__parameterized62 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                              ila_lpgbt_xsdbs_v1_0_2_reg_ctl_86 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_85                                                                                                             |                                    ila_lpgbt_xsdbs_v1_0_2_reg__parameterized63 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                              ila_lpgbt_xsdbs_v1_0_2_reg_ctl_85 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_887                                                                                                            |                                    ila_lpgbt_xsdbs_v1_0_2_reg__parameterized65 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_STAT_EQ1.U_STAT                                                                                             |                                             ila_lpgbt_xsdbs_v1_0_2_reg_stat_84 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_88d                                                                                                            |                                    ila_lpgbt_xsdbs_v1_0_2_reg__parameterized67 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_STAT_EQ1.U_STAT                                                                                             |                                             ila_lpgbt_xsdbs_v1_0_2_reg_stat_83 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_890                                                                                                            |                                    ila_lpgbt_xsdbs_v1_0_2_reg__parameterized70 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (reg_890)                                                                                                        |                                    ila_lpgbt_xsdbs_v1_0_2_reg__parameterized70 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_STAT_EQ1.U_STAT                                                                                             |                                             ila_lpgbt_xsdbs_v1_0_2_reg_stat_98 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_9                                                                                                              |                                    ila_lpgbt_xsdbs_v1_0_2_reg__parameterized40 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_STAT_EQ1.U_STAT                                                                                             |                                             ila_lpgbt_xsdbs_v1_0_2_reg_stat_82 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_srl_fff                                                                                                        |                                ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized14 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_stream_ffd                                                                                                     |                                              ila_lpgbt_xsdbs_v1_0_2_reg_stream |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                                 ila_lpgbt_xsdbs_v1_0_2_reg_ctl |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_stream_ffe                                                                                                     |                              ila_lpgbt_xsdbs_v1_0_2_reg_stream__parameterized0 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_STAT_EQ1.U_STAT                                                                                             |                                                ila_lpgbt_xsdbs_v1_0_2_reg_stat |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           u_ila_reset_ctrl                                                                                                     |                                           ila_lpgbt_ila_v6_2_11_ila_reset_ctrl |     12(0.01%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |    34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (u_ila_reset_ctrl)                                                                                                 |                                           ila_lpgbt_ila_v6_2_11_ila_reset_ctrl |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             arm_detection_inst                                                                                                 |                                   ila_lpgbt_ltlib_v1_0_0_rising_edge_detection |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             asyncrounous_transfer.arm_in_transfer_inst                                                                         |                                         ila_lpgbt_ltlib_v1_0_0_async_edge_xfer |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             asyncrounous_transfer.arm_out_transfer_inst                                                                        |                                      ila_lpgbt_ltlib_v1_0_0_async_edge_xfer_78 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             asyncrounous_transfer.halt_in_transfer_inst                                                                        |                                      ila_lpgbt_ltlib_v1_0_0_async_edge_xfer_79 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             asyncrounous_transfer.halt_out_transfer_inst                                                                       |                                      ila_lpgbt_ltlib_v1_0_0_async_edge_xfer_80 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             halt_detection_inst                                                                                                |                                ila_lpgbt_ltlib_v1_0_0_rising_edge_detection_81 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           u_trig                                                                                                               |                                              ila_lpgbt_ila_v6_2_11_ila_trigger |    228(0.09%) |      9(0.01%) |   0(0.00%) | 219(0.19%) |   683(0.14%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (u_trig)                                                                                                           |                                              ila_lpgbt_ila_v6_2_11_ila_trigger |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                     |                                                   ila_lpgbt_ltlib_v1_0_0_match |     10(0.01%) |      1(0.01%) |   0(0.00%) |   9(0.01%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (N_DDR_TC.N_DDR_TC_INST[0].U_TC)                                                                                 |                                                   ila_lpgbt_ltlib_v1_0_0_match |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                          |                                              ila_lpgbt_ltlib_v1_0_0_allx_typeA |      9(0.01%) |      0(0.00%) |   0(0.00%) |   9(0.01%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                      |                                              ila_lpgbt_ltlib_v1_0_0_allx_typeA |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 DUT                                                                                                            |                                               ila_lpgbt_ltlib_v1_0_0_all_typeA |      9(0.01%) |      0(0.00%) |   0(0.00%) |   9(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (DUT)                                                                                                        |                                               ila_lpgbt_ltlib_v1_0_0_all_typeA |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_76 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                 |                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_77 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_TM                                                                                                               |                                           ila_lpgbt_ila_v6_2_11_ila_trig_match |    218(0.09%) |      8(0.01%) |   0(0.00%) | 210(0.19%) |   666(0.14%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[0].U_M                                                                                          |                                   ila_lpgbt_ltlib_v1_0_0_match__parameterized0 |    121(0.05%) |      8(0.01%) |   0(0.00%) | 113(0.10%) |   450(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[0].U_M)                                                                                      |                                   ila_lpgbt_ltlib_v1_0_0_match__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                              ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized0 |    121(0.05%) |      8(0.01%) |   0(0.00%) | 113(0.10%) |   449(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                              ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized0 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |   448(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                               ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized0 |    113(0.05%) |      0(0.00%) |   0(0.00%) | 113(0.10%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                               ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized0 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_48 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                              |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_49 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                              |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_50 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                              |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_51 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                              |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_52 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                              |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_53 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                              |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_54 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                              |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_55 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                              |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_56 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                                              |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_57 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                                              |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_58 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_59 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                                              |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_60 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                                              |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_61 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                                              |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_62 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                                              |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_63 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE                                                              |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_64 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE                                                              |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_65 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE                                                              |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_66 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE                                                              |                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_67 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                               |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_68 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                               |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_69 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                               |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_70 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                               |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_71 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                               |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_72 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                               |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_73 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                               |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_74 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                               |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_75 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[10].U_M                                                                                         |                                   ila_lpgbt_ltlib_v1_0_0_match__parameterized4 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[10].U_M)                                                                                     |                                   ila_lpgbt_ltlib_v1_0_0_match__parameterized4 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                              ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized4 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     7(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                              ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized4 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_46 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_46 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_47 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[11].U_M                                                                                         |                                   ila_lpgbt_ltlib_v1_0_0_match__parameterized1 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[11].U_M)                                                                                     |                                   ila_lpgbt_ltlib_v1_0_0_match__parameterized1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                           ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_43 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                           ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_43 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_44 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_44 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_45 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[12].U_M                                                                                         |                                 ila_lpgbt_ltlib_v1_0_0_match__parameterized1_0 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[12].U_M)                                                                                     |                                 ila_lpgbt_ltlib_v1_0_0_match__parameterized1_0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                           ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_40 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                           ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_40 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_41 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_41 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_42 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[13].U_M                                                                                         |                                 ila_lpgbt_ltlib_v1_0_0_match__parameterized1_1 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[13].U_M)                                                                                     |                                 ila_lpgbt_ltlib_v1_0_0_match__parameterized1_1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                           ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_37 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                           ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_37 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_38 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_38 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_39 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[1].U_M                                                                                          |                                 ila_lpgbt_ltlib_v1_0_0_match__parameterized1_2 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[1].U_M)                                                                                      |                                 ila_lpgbt_ltlib_v1_0_0_match__parameterized1_2 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                           ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_34 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                           ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_34 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_35 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_35 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_36 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[2].U_M                                                                                          |                                 ila_lpgbt_ltlib_v1_0_0_match__parameterized1_3 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[2].U_M)                                                                                      |                                 ila_lpgbt_ltlib_v1_0_0_match__parameterized1_3 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                           ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_31 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                           ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_31 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_32 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_32 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_33 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[3].U_M                                                                                          |                                 ila_lpgbt_ltlib_v1_0_0_match__parameterized1_4 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[3].U_M)                                                                                      |                                 ila_lpgbt_ltlib_v1_0_0_match__parameterized1_4 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                           ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_28 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                           ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_28 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_29 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_29 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_30 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[4].U_M                                                                                          |                                 ila_lpgbt_ltlib_v1_0_0_match__parameterized1_5 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[4].U_M)                                                                                      |                                 ila_lpgbt_ltlib_v1_0_0_match__parameterized1_5 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                           ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_25 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                           ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_25 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_26 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_26 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_27 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[5].U_M                                                                                          |                                   ila_lpgbt_ltlib_v1_0_0_match__parameterized2 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[5].U_M)                                                                                      |                                   ila_lpgbt_ltlib_v1_0_0_match__parameterized2 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                           ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized2_22 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                           ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized2_22 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_23 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_23 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_24 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[6].U_M                                                                                          |                                 ila_lpgbt_ltlib_v1_0_0_match__parameterized2_6 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[6].U_M)                                                                                      |                                 ila_lpgbt_ltlib_v1_0_0_match__parameterized2_6 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                              ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized2 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                              ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized2 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_20 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_20 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_21 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[7].U_M                                                                                          |                                   ila_lpgbt_ltlib_v1_0_0_match__parameterized3 |     21(0.01%) |      0(0.00%) |   0(0.00%) |  21(0.02%) |    82(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[7].U_M)                                                                                      |                                   ila_lpgbt_ltlib_v1_0_0_match__parameterized3 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                           ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized3_13 |     21(0.01%) |      0(0.00%) |   0(0.00%) |  21(0.02%) |    81(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                           ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized3_13 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    80(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized2_14 |     21(0.01%) |      0(0.00%) |   0(0.00%) |  21(0.02%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized2_14 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_15 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_16 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                               |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_17 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                               |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_18 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                               |                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_19 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[8].U_M                                                                                          |                                 ila_lpgbt_ltlib_v1_0_0_match__parameterized3_7 |     21(0.01%) |      0(0.00%) |   0(0.00%) |  21(0.02%) |    82(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[8].U_M)                                                                                      |                                 ila_lpgbt_ltlib_v1_0_0_match__parameterized3_7 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                              ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized3 |     21(0.01%) |      0(0.00%) |   0(0.00%) |  21(0.02%) |    81(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                              ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized3 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    80(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                               ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized2 |     21(0.01%) |      0(0.00%) |   0(0.00%) |  21(0.02%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                               ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized2 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                                         ila_lpgbt_ltlib_v1_0_0_all_typeA_slice |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_9 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                               |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_10 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                               |                                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_11 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                               |                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_12 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[9].U_M                                                                                          |                                 ila_lpgbt_ltlib_v1_0_0_match__parameterized1_8 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[9].U_M)                                                                                      |                                 ila_lpgbt_ltlib_v1_0_0_match__parameterized1_8 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                              ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                              ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                               ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                               ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                         ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xsdb_memory_read_inst                                                                                                |                                           ila_lpgbt_ltlib_v1_0_0_generic_memrd |    130(0.05%) |    128(0.05%) |   0(0.00%) |   2(0.01%) |   345(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[0].dat_counter                                                                                        |                                                                        counter |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[10].dat_counter                                                                                       |                                                                     counter_55 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[12].dat_counter                                                                                       |                                                                     counter_56 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[14].dat_counter                                                                                       |                                                                     counter_57 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[16].dat_counter                                                                                       |                                                                     counter_58 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[18].dat_counter                                                                                       |                                                                     counter_59 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[20].dat_counter                                                                                       |                                                                     counter_60 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[22].dat_counter                                                                                       |                                                                     counter_61 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[28].dat_counter                                                                                       |                                                                     counter_62 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[2].dat_counter                                                                                        |                                                                     counter_63 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[30].dat_counter                                                                                       |                                                                     counter_64 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[32].dat_counter                                                                                       |                                                                     counter_65 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[34].dat_counter                                                                                       |                                                                     counter_66 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[36].dat_counter                                                                                       |                                                                     counter_67 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[38].dat_counter                                                                                       |                                                                     counter_68 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[40].dat_counter                                                                                       |                                                                     counter_69 |     37(0.02%) |     37(0.02%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[42].dat_counter                                                                                       |                                                                     counter_70 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[44].dat_counter                                                                                       |                                                                     counter_71 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[46].dat_counter                                                                                       |                                                                     counter_72 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[48].dat_counter                                                                                       |                                                                     counter_73 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[4].dat_counter                                                                                        |                                                                     counter_74 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[50].dat_counter                                                                                       |                                                                     counter_75 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[6].dat_counter                                                                                        |                                                                     counter_76 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_data_frame_cnt[8].dat_counter                                                                                        |                                                                     counter_77 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_fifo_inst                                                                                                            |                                                                     etroc_fifo |    482(0.20%) |    482(0.20%) |   0(0.00%) |   0(0.00%) |   216(0.04%) | 256(42.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       fifo_sync_inst                                                                                                           |                                                                      fifo_sync |    458(0.19%) |    458(0.19%) |   0(0.00%) |   0(0.00%) |   135(0.03%) | 256(42.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (fifo_sync_inst)                                                                                                       |                                                                      fifo_sync |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         sync.xpm_fifo_sync_inst                                                                                                |                                                                  xpm_fifo_sync |    441(0.18%) |    441(0.18%) |   0(0.00%) |   0(0.00%) |   135(0.03%) | 256(42.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_base_inst                                                                                                   |                                                  xpm_fifo_base__parameterized0 |    441(0.18%) |    441(0.18%) |   0(0.00%) |   0(0.00%) |   135(0.03%) | 256(42.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_base_inst)                                                                                               |                                                  xpm_fifo_base__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    20(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_regce_std.regce_pipe_inst                                                                                      |                                                               xpm_reg_pipe_bit |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               gen_pipe_bit[0].pipe_bit_inst                                                                                    |                                                           xpm_fifo_reg_bit_587 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_sdpram.xpm_memory_base_inst                                                                                    |                                                xpm_memory_base__parameterized0 |    390(0.16%) |    390(0.16%) |   0(0.00%) |   0(0.00%) |    36(0.01%) | 256(42.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rdp_inst                                                                                                           |                                               xpm_counter_updn__parameterized6 |     16(0.01%) |     16(0.01%) |   0(0.00%) |   0(0.00%) |    19(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rdpp1_inst                                                                                                         |                                               xpm_counter_updn__parameterized7 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rst_d1_inst                                                                                                        |                                                           xpm_fifo_reg_bit_583 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             wrp_inst                                                                                                           |                                           xpm_counter_updn__parameterized3_584 |     29(0.01%) |     29(0.01%) |   0(0.00%) |   0(0.00%) |    18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             wrpp1_inst                                                                                                         |                                           xpm_counter_updn__parameterized4_585 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             xpm_fifo_rst_inst                                                                                                  |                                               xpm_fifo_rst__parameterized0_586 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       lost_word_counter                                                                                                        |                                                        counter__parameterized2 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       wishbone_fifo_reader_inst                                                                                                |                                                           wishbone_fifo_reader |     14(0.01%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].err_counter                                                                                            |                                                                     counter_78 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].pkt_counter                                                                                            |                                                                     counter_79 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].err_counter                                                                                           |                                                                     counter_80 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].pkt_counter                                                                                           |                                                                     counter_81 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].err_counter                                                                                           |                                                                     counter_82 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].pkt_counter                                                                                           |                                                                     counter_83 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].err_counter                                                                                           |                                                                     counter_84 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].pkt_counter                                                                                           |                                                                     counter_85 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].err_counter                                                                                           |                                                                     counter_86 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].pkt_counter                                                                                           |                                                                     counter_87 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].err_counter                                                                                           |                                                                     counter_88 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].pkt_counter                                                                                           |                                                                     counter_89 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].err_counter                                                                                           |                                                                     counter_90 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].pkt_counter                                                                                           |                                                                     counter_91 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].err_counter                                                                                           |                                                                     counter_92 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].pkt_counter                                                                                           |                                                                     counter_93 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].err_counter                                                                                           |                                                                     counter_94 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].pkt_counter                                                                                           |                                                                     counter_95 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].err_counter                                                                                            |                                                                     counter_96 |     20(0.01%) |     20(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].pkt_counter                                                                                            |                                                                     counter_97 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].err_counter                                                                                           |                                                                     counter_98 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].pkt_counter                                                                                           |                                                                     counter_99 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].err_counter                                                                                           |                                                                    counter_100 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].pkt_counter                                                                                           |                                                                    counter_101 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].err_counter                                                                                           |                                                                    counter_102 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].pkt_counter                                                                                           |                                                                    counter_103 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].err_counter                                                                                           |                                                                    counter_104 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].pkt_counter                                                                                           |                                                                    counter_105 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].err_counter                                                                                           |                                                                    counter_106 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].pkt_counter                                                                                           |                                                                    counter_107 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].err_counter                                                                                           |                                                                    counter_108 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].pkt_counter                                                                                           |                                                                    counter_109 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].err_counter                                                                                           |                                                                    counter_110 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].pkt_counter                                                                                           |                                                                    counter_111 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].err_counter                                                                                           |                                                                    counter_112 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].pkt_counter                                                                                           |                                                                    counter_113 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].err_counter                                                                                           |                                                                    counter_114 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].pkt_counter                                                                                           |                                                                    counter_115 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].err_counter                                                                                           |                                                                    counter_116 |     37(0.02%) |     37(0.02%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].pkt_counter                                                                                           |                                                                    counter_117 |     37(0.02%) |     37(0.02%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].err_counter                                                                                            |                                                                    counter_118 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].pkt_counter                                                                                            |                                                                    counter_119 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].err_counter                                                                                           |                                                                    counter_120 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].pkt_counter                                                                                           |                                                                    counter_121 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].err_counter                                                                                            |                                                                    counter_122 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].pkt_counter                                                                                            |                                                                    counter_123 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].err_counter                                                                                            |                                                                    counter_124 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].pkt_counter                                                                                            |                                                                    counter_125 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__1 |     71(0.03%) |     71(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__1 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__1 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__1 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_574 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_575 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                                xpm_memory_base |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_576 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_577 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_578 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_579 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_580 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_581 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__1 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__1 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                          xpm_cdc_sync_rst__103 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                          xpm_cdc_sync_rst__102 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1                                                              |                                                                       etroc_rx |    522(0.22%) |    522(0.22%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1)                                                          |                                                                       etroc_rx |    107(0.04%) |    107(0.04%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_573 |    416(0.17%) |    416(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__6 |    114(0.05%) |    114(0.05%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__6 |     45(0.02%) |     45(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__6 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__6 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__6 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_565 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_566 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__42 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_567 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_568 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_569 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_570 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_571 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_572 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__6 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__6 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__93 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__92 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1                                                             |                                                                   etroc_rx_126 |    584(0.24%) |    584(0.24%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1)                                                         |                                                                   etroc_rx_126 |    169(0.07%) |    169(0.07%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_564 |    416(0.17%) |    416(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__7 |     71(0.03%) |     71(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__7 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__7 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__7 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__7 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_556 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_557 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__41 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_558 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_559 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_560 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_561 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_562 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_563 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__7 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__7 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__91 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__90 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1                                                             |                                                                   etroc_rx_127 |    523(0.22%) |    523(0.22%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1)                                                         |                                                                   etroc_rx_127 |    108(0.04%) |    108(0.04%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_555 |    416(0.17%) |    416(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__8 |    112(0.05%) |    112(0.05%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__8 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__8 |     69(0.03%) |     69(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__8 |     69(0.03%) |     69(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__8 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_547 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_548 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__40 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_549 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_550 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_551 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_552 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_553 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_554 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__8 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__8 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__89 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__88 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1                                                             |                                                                   etroc_rx_128 |    584(0.24%) |    584(0.24%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1)                                                         |                                                                   etroc_rx_128 |    169(0.07%) |    169(0.07%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_546 |    416(0.17%) |    416(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__9 |     71(0.03%) |     71(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__9 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__9 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__9 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__9 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_538 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_539 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__39 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_540 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_541 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_542 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_543 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_544 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_545 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__9 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__9 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__87 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__86 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1                                                             |                                                                   etroc_rx_129 |    523(0.22%) |    523(0.22%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1)                                                         |                                                                   etroc_rx_129 |    107(0.04%) |    107(0.04%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_537 |    416(0.17%) |    416(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__10 |    114(0.05%) |    114(0.05%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__10 |     44(0.02%) |     44(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__10 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__10 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__10 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_529 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_530 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__38 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_531 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_532 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_533 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_534 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_535 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_536 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__10 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__10 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__85 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__84 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1                                                             |                                                                   etroc_rx_130 |    584(0.24%) |    584(0.24%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1)                                                         |                                                                   etroc_rx_130 |    168(0.07%) |    168(0.07%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_528 |    416(0.17%) |    416(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__11 |     71(0.03%) |     71(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__11 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__11 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__11 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__11 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_520 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_521 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__37 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_522 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_523 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_524 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_525 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_526 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_527 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__11 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__11 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__83 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__82 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1                                                             |                                                                   etroc_rx_131 |    523(0.22%) |    523(0.22%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1)                                                         |                                                                   etroc_rx_131 |    108(0.04%) |    108(0.04%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_519 |    416(0.17%) |    416(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__12 |    113(0.05%) |    113(0.05%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__12 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__12 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__12 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__12 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_511 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_512 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__36 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_513 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_514 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_515 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_516 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_517 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_518 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__12 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__12 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__81 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__80 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1                                                             |                                                                   etroc_rx_132 |    584(0.24%) |    584(0.24%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1)                                                         |                                                                   etroc_rx_132 |    168(0.07%) |    168(0.07%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_510 |    416(0.17%) |    416(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__2 |    113(0.05%) |    113(0.05%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__2 |     44(0.02%) |     44(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__2 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__2 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__2 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_502 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_503 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__46 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_504 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_505 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_506 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_507 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_508 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_509 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__2 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__2 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                          xpm_cdc_sync_rst__101 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                          xpm_cdc_sync_rst__100 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1                                                              |                                                                   etroc_rx_133 |    584(0.24%) |    584(0.24%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1)                                                          |                                                                   etroc_rx_133 |    168(0.07%) |    168(0.07%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_501 |    416(0.17%) |    416(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__3 |     71(0.03%) |     71(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__3 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__3 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__3 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__3 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_493 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_494 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__45 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_495 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_496 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_497 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_498 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_499 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_500 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__3 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__3 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__99 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__98 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1                                                              |                                                                   etroc_rx_134 |    523(0.22%) |    523(0.22%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1)                                                          |                                                                   etroc_rx_134 |    108(0.04%) |    108(0.04%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_492 |    416(0.17%) |    416(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__4 |    113(0.05%) |    113(0.05%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__4 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__4 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__4 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__4 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_484 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_485 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__44 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_486 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_487 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_488 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_489 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_490 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_491 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__4 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__4 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__97 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__96 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1                                                              |                                                                   etroc_rx_135 |    584(0.24%) |    584(0.24%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1)                                                          |                                                                   etroc_rx_135 |    169(0.07%) |    169(0.07%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_483 |    416(0.17%) |    416(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__5 |     71(0.03%) |     71(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__5 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__5 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__5 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__5 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_475 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_476 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__43 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_477 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_478 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_479 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_480 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_481 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_482 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__5 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__5 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__95 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__94 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1                                                              |                                                                   etroc_rx_136 |    523(0.22%) |    523(0.22%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1)                                                          |                                                                   etroc_rx_136 |    107(0.04%) |    107(0.04%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_474 |    416(0.17%) |    416(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst                                                         |                                                         fifo_async__xdcDup__13 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst)                                                     |                                                         fifo_async__xdcDup__13 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__13 |     69(0.03%) |     69(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__13 |     69(0.03%) |     69(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__13 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_466 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_467 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__35 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_468 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_469 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_470 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_471 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_472 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_473 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__13 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__13 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__79 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__78 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1                                                              |                                                                   etroc_rx_137 |    526(0.22%) |    526(0.22%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1)                                                          |                                                                   etroc_rx_137 |    110(0.05%) |    110(0.05%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_465 |    416(0.17%) |    416(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__18 |    113(0.05%) |    113(0.05%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__18 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__18 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__18 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__18 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_457 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_458 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__30 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_459 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_460 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_461 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_462 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_463 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_464 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__18 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__18 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__69 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__68 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1                                                             |                                                                   etroc_rx_138 |    584(0.24%) |    584(0.24%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1)                                                         |                                                                   etroc_rx_138 |    168(0.07%) |    168(0.07%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_456 |    416(0.17%) |    416(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__19 |     71(0.03%) |     71(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__19 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__19 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__19 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__19 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_448 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_449 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__29 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_450 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_451 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_452 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_453 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_454 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_455 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__19 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__19 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__67 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__66 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1                                                             |                                                                   etroc_rx_139 |    522(0.22%) |    522(0.22%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1)                                                         |                                                                   etroc_rx_139 |    108(0.04%) |    108(0.04%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_447 |    415(0.17%) |    415(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__20 |    113(0.05%) |    113(0.05%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__20 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__20 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__20 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__20 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_439 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_440 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__28 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_441 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_442 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_443 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_444 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_445 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_446 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__20 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__20 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__65 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__64 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1                                                             |                                                                   etroc_rx_140 |    584(0.24%) |    584(0.24%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1)                                                         |                                                                   etroc_rx_140 |    169(0.07%) |    169(0.07%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_438 |    416(0.17%) |    416(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__21 |     72(0.03%) |     72(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__21 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__21 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__21 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__21 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_430 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_431 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__27 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_432 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_433 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_434 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_435 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_436 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_437 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__21 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__21 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__63 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__62 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1                                                             |                                                                   etroc_rx_141 |    522(0.22%) |    522(0.22%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1)                                                         |                                                                   etroc_rx_141 |    108(0.04%) |    108(0.04%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_429 |    415(0.17%) |    415(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__22 |    113(0.05%) |    113(0.05%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__22 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__22 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__22 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__22 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_421 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_422 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__26 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_423 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_424 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_425 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_426 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_427 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_428 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__22 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__22 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__61 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__60 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1                                                             |                                                                   etroc_rx_142 |    584(0.24%) |    584(0.24%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1)                                                         |                                                                   etroc_rx_142 |    168(0.07%) |    168(0.07%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_420 |    416(0.17%) |    416(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__23 |     71(0.03%) |     71(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__23 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__23 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__23 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__23 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_412 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_413 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__25 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_414 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_415 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_416 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_417 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_418 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_419 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__23 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__23 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__59 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__58 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1                                                             |                                                                   etroc_rx_143 |    529(0.22%) |    529(0.22%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1)                                                         |                                                                   etroc_rx_143 |    112(0.05%) |    112(0.05%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_411 |    418(0.17%) |    418(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst                                                        |                                                                     fifo_async |    154(0.06%) |    154(0.06%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst)                                                    |                                                                     fifo_async |     85(0.04%) |     85(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                                 xpm_fifo_async |     69(0.03%) |     69(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                                  xpm_fifo_base |     69(0.03%) |     69(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                                  xpm_fifo_base |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_403 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_404 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__24 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_405 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_406 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_407 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_408 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_409 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_410 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__24 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__24 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__57 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__56 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1                                                             |                                                                   etroc_rx_144 |    675(0.28%) |    675(0.28%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1)                                                         |                                                                   etroc_rx_144 |    260(0.11%) |    260(0.11%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_402 |    415(0.17%) |    415(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst                                                         |                                                         fifo_async__xdcDup__14 |    156(0.06%) |    156(0.06%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst)                                                     |                                                         fifo_async__xdcDup__14 |     86(0.04%) |     86(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__14 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__14 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__14 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_394 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_395 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__34 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_396 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_397 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_398 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_399 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_400 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_401 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__14 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__14 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__77 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__76 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1                                                              |                                                                   etroc_rx_145 |    678(0.28%) |    678(0.28%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1)                                                          |                                                                   etroc_rx_145 |    262(0.11%) |    262(0.11%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_393 |    416(0.17%) |    416(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst                                                         |                                                         fifo_async__xdcDup__15 |     71(0.03%) |     71(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst)                                                     |                                                         fifo_async__xdcDup__15 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__15 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__15 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__15 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_385 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_386 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__33 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_387 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_388 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_389 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_390 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_391 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_392 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__15 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__15 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__75 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__74 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1                                                              |                                                                   etroc_rx_146 |    523(0.22%) |    523(0.22%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1)                                                          |                                                                   etroc_rx_146 |    108(0.04%) |    108(0.04%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_384 |    416(0.17%) |    416(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst                                                         |                                                         fifo_async__xdcDup__16 |    112(0.05%) |    112(0.05%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst)                                                     |                                                         fifo_async__xdcDup__16 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__16 |     69(0.03%) |     69(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__16 |     69(0.03%) |     69(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__16 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_376 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_377 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__32 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_378 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_379 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_380 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_381 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_382 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_383 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__16 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__16 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__73 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__72 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1                                                              |                                                                   etroc_rx_147 |    584(0.24%) |    584(0.24%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1)                                                          |                                                                   etroc_rx_147 |    169(0.07%) |    169(0.07%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_375 |    416(0.17%) |    416(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst                                                         |                                                         fifo_async__xdcDup__17 |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst)                                                     |                                                         fifo_async__xdcDup__17 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__17 |     69(0.03%) |     69(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__17 |     69(0.03%) |     69(0.03%) |   0(0.00%) |   0(0.00%) |    84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__17 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                               xpm_fifo_reg_vec |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_371 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__31 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                               xpm_counter_updn |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                               xpm_counter_updn__parameterized0 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_372 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_373 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_374 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                               xpm_counter_updn__parameterized1 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__17 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__17 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__71 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__70 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1                                                              |                                                                   etroc_rx_148 |    523(0.22%) |    523(0.22%) |   0(0.00%) |   0(0.00%) |   269(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1)                                                          |                                                                   etroc_rx_148 |    108(0.04%) |    108(0.04%) |   0(0.00%) |   0(0.00%) |   146(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                                DecodingGearBox |    416(0.17%) |    416(0.17%) |   0(0.00%) |   0(0.00%) |   123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_selector_inst                                                                                                        |                                                                 etroc_selector |    226(0.09%) |    226(0.09%) |   0(0.00%) |   0(0.00%) |    92(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_tx_inst                                                                                                              |                                                                       etroc_tx |     55(0.02%) |     55(0.02%) |   0(0.00%) |   0(0.00%) |    24(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     extender_inst                                                                                                              |                                                                       extender |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     fifo_sync_inst                                                                                                             |                                                      fifo_sync__parameterized0 |    151(0.06%) |    151(0.06%) |   0(0.00%) |   0(0.00%) |    93(0.02%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       sync.xpm_fifo_sync_inst                                                                                                  |                                                  xpm_fifo_sync__parameterized1 |    151(0.06%) |    151(0.06%) |   0(0.00%) |   0(0.00%) |    93(0.02%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_base_inst                                                                                                     |                                                  xpm_fifo_base__parameterized1 |    151(0.06%) |    151(0.06%) |   0(0.00%) |   0(0.00%) |    93(0.02%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_base_inst)                                                                                                 |                                                  xpm_fifo_base__parameterized1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gae_rptr_p2.rdpp2_inst                                                                                               |                                               xpm_counter_updn__parameterized5 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                xpm_memory_base__parameterized1 |     97(0.04%) |     97(0.04%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                               xpm_counter_updn__parameterized3 |     16(0.01%) |     16(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                               xpm_counter_updn__parameterized4 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_582 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                               xpm_counter_updn__parameterized8 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                               xpm_counter_updn__parameterized9 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                   xpm_fifo_rst__parameterized0 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     gbt_controller_wrapper_inst                                                                                                |                                                         gbt_controller_wrapper |   2129(0.88%) |   1873(0.77%) |   0(0.00%) | 256(0.23%) |  4027(0.83%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|       (gbt_controller_wrapper_inst)                                                                                            |                                                         gbt_controller_wrapper |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gbt_ic_rx_1                                                                                                              |                                                                      gbt_ic_rx |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |    92(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       master_gbtsc_top_inst                                                                                                    |                                                                      gbtsc_top |    649(0.27%) |    649(0.27%) |   0(0.00%) |   0(0.00%) |   756(0.16%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ic_inst                                                                                                                |                                                                         ic_top |    308(0.13%) |    308(0.13%) |   0(0.00%) |   0(0.00%) |   433(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rx_inst                                                                                                              |                                                                          ic_rx |     80(0.03%) |     80(0.03%) |   0(0.00%) |   0(0.00%) |   117(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             Deserializer_inst                                                                                                  |                                                                ic_deserializer |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |    28(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             ic_rx_fifo_inst                                                                                                    |                                                                     ic_rx_fifo |     37(0.02%) |     37(0.02%) |   0(0.00%) |   0(0.00%) |    89(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           tx_inst                                                                                                              |                                                                          ic_tx |    228(0.09%) |    228(0.09%) |   0(0.00%) |   0(0.00%) |   316(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         sca_inst                                                                                                               |                                                                        sca_top |    341(0.14%) |    341(0.14%) |   0(0.00%) |   0(0.00%) |   323(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (sca_inst)                                                                                                           |                                                                        sca_top |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sca_gen[0].rx_inst                                                                                                   |                                                                         sca_rx |    180(0.07%) |    180(0.07%) |   0(0.00%) |   0(0.00%) |   211(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (sca_gen[0].rx_inst)                                                                                               |                                                                         sca_rx |     34(0.01%) |     34(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             sca_deserializer_inst                                                                                              |                                                               sca_deserializer |    118(0.05%) |    118(0.05%) |   0(0.00%) |   0(0.00%) |    57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             sca_rx_fifo_inst                                                                                                   |                                                                    sca_rx_fifo |     28(0.01%) |     28(0.01%) |   0(0.00%) |   0(0.00%) |   154(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sca_gen[0].tx_inst                                                                                                   |                                                                         sca_tx |    161(0.07%) |    161(0.07%) |   0(0.00%) |   0(0.00%) |   108(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       sca_ila_gen.ila_sca_inst                                                                                                 |                                                                        ila_sca |   1428(0.59%) |   1172(0.48%) |   0(0.00%) | 256(0.23%) |  3171(0.65%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|         (sca_ila_gen.ila_sca_inst)                                                                                             |                                                                        ila_sca |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         U0                                                                                                                     |                                                        ila_sca_ila_v6_2_11_ila |   1428(0.59%) |   1172(0.48%) |   0(0.00%) | 256(0.23%) |  3171(0.65%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|           (U0)                                                                                                                 |                                                        ila_sca_ila_v6_2_11_ila |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |   736(0.15%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ila_core_inst                                                                                                        |                                                   ila_sca_ila_v6_2_11_ila_core |   1427(0.59%) |   1171(0.48%) |   0(0.00%) | 256(0.23%) |  2435(0.50%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|             (ila_core_inst)                                                                                                    |                                                   ila_sca_ila_v6_2_11_ila_core |     74(0.03%) |      0(0.00%) |   0(0.00%) |  74(0.07%) |   189(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             ila_trace_memory_inst                                                                                              |                                           ila_sca_ila_v6_2_11_ila_trace_memory |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                         |                                                     ila_sca_blk_mem_gen_v8_4_4 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                 inst_blk_mem_gen                                                                                               |                                               ila_sca_blk_mem_gen_v8_4_4_synth |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                         |                                     ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_top |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                     valid.cstr                                                                                                 |                            ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[0].ram.r                                                                                         |                              ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |                            ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[1].ram.r                                                                                         |              ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |            ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[2].ram.r                                                                                         |              ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |            ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[3].ram.r                                                                                         |              ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized2 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |            ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized2 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[4].ram.r                                                                                         |              ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized3 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |            ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized3 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_ila_cap_ctrl                                                                                                     |                                        ila_sca_ila_v6_2_11_ila_cap_ctrl_legacy |     78(0.03%) |     31(0.01%) |   0(0.00%) |  47(0.04%) |   117(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_ila_cap_ctrl)                                                                                                 |                                        ila_sca_ila_v6_2_11_ila_cap_ctrl_legacy |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_CDONE                                                                                                          |                                   ila_sca_ltlib_v1_0_0_cfglut6__parameterized0 |      4(0.01%) |      2(0.01%) |   0(0.00%) |   2(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_NS0                                                                                                            |                                                   ila_sca_ltlib_v1_0_0_cfglut7 |      5(0.01%) |      1(0.01%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_NS1                                                                                                            |                                                ila_sca_ltlib_v1_0_0_cfglut7_94 |      5(0.01%) |      1(0.01%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               u_cap_addrgen                                                                                                    |                                            ila_sca_ila_v6_2_11_ila_cap_addrgen |     63(0.03%) |     26(0.01%) |   0(0.00%) |  37(0.03%) |   111(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (u_cap_addrgen)                                                                                                |                                            ila_sca_ila_v6_2_11_ila_cap_addrgen |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |    68(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_CMPRESET                                                                                                     |                                                   ila_sca_ltlib_v1_0_0_cfglut6 |      3(0.01%) |      1(0.01%) |   0(0.00%) |   2(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_cap_sample_counter                                                                                           |                                     ila_sca_ila_v6_2_11_ila_cap_sample_counter |     32(0.01%) |     19(0.01%) |   0(0.00%) |  13(0.01%) |    21(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (u_cap_sample_counter)                                                                                       |                                     ila_sca_ila_v6_2_11_ila_cap_sample_counter |     16(0.01%) |     16(0.01%) |   0(0.00%) |   0(0.00%) |    11(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_SCE                                                                                                        |                                               ila_sca_ltlib_v1_0_0_cfglut4_101 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_SCMPCE                                                                                                     |                                               ila_sca_ltlib_v1_0_0_cfglut5_102 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_SCRST                                                                                                      |                                               ila_sca_ltlib_v1_0_0_cfglut6_103 |      5(0.01%) |      3(0.01%) |   0(0.00%) |   2(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   u_scnt_cmp                                                                                                   |                                         ila_sca_ltlib_v1_0_0_match_nodelay_104 |      9(0.01%) |      0(0.00%) |   0(0.00%) |   9(0.01%) |    10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                    |                                    ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_105 |      9(0.01%) |      0(0.00%) |   0(0.00%) |   9(0.01%) |    10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                |                                    ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_105 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DUT                                                                                                      |                             ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_106 |      9(0.01%) |      0(0.00%) |   0(0.00%) |   9(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         (DUT)                                                                                                  |                             ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_106 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                           |                       ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized1_107 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                           |                       ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized2_108 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_cap_window_counter                                                                                           |                                     ila_sca_ila_v6_2_11_ila_cap_window_counter |     28(0.01%) |      7(0.01%) |   0(0.00%) |  21(0.02%) |    22(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (u_cap_window_counter)                                                                                       |                                     ila_sca_ila_v6_2_11_ila_cap_window_counter |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_WCE                                                                                                        |                                                   ila_sca_ltlib_v1_0_0_cfglut4 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_WHCMPCE                                                                                                    |                                                   ila_sca_ltlib_v1_0_0_cfglut5 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_WLCMPCE                                                                                                    |                                                ila_sca_ltlib_v1_0_0_cfglut5_95 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   u_wcnt_hcmp                                                                                                  |                                             ila_sca_ltlib_v1_0_0_match_nodelay |      9(0.01%) |      0(0.00%) |   0(0.00%) |   9(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                    |                                     ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_97 |      9(0.01%) |      0(0.00%) |   0(0.00%) |   9(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DUT                                                                                                      |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_98 |      9(0.01%) |      0(0.00%) |   0(0.00%) |   9(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         (DUT)                                                                                                  |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_98 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                           |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized1_99 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                           |                       ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized2_100 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   u_wcnt_lcmp                                                                                                  |                                          ila_sca_ltlib_v1_0_0_match_nodelay_96 |      9(0.01%) |      0(0.00%) |   0(0.00%) |   9(0.01%) |    10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                    |                                        ila_sca_ltlib_v1_0_0_allx_typeA_nodelay |      9(0.01%) |      0(0.00%) |   0(0.00%) |   9(0.01%) |    10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                |                                        ila_sca_ltlib_v1_0_0_allx_typeA_nodelay |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DUT                                                                                                      |                                 ila_sca_ltlib_v1_0_0_all_typeA__parameterized2 |      9(0.01%) |      0(0.00%) |   0(0.00%) |   9(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         (DUT)                                                                                                  |                                 ila_sca_ltlib_v1_0_0_all_typeA__parameterized2 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                           |                           ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized1 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                           |                           ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized2 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_ila_regs                                                                                                         |                                               ila_sca_ila_v6_2_11_ila_register |   1041(0.43%) |   1040(0.43%) |   0(0.00%) |   1(0.01%) |  1572(0.32%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_ila_regs)                                                                                                     |                                               ila_sca_ila_v6_2_11_ila_register |    118(0.05%) |    117(0.05%) |   0(0.00%) |   1(0.01%) |   166(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[0].mu_srl_reg                                                                                             |                                                   ila_sca_xsdbs_v1_0_2_reg_p2s |     27(0.01%) |     27(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[10].mu_srl_reg                                                                                            |                                   ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized9 |     27(0.01%) |     27(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[11].mu_srl_reg                                                                                            |                                  ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized10 |     29(0.01%) |     29(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[12].mu_srl_reg                                                                                            |                                  ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized11 |     27(0.01%) |     27(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[13].mu_srl_reg                                                                                            |                                  ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized12 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[14].mu_srl_reg                                                                                            |                                  ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized13 |     28(0.01%) |     28(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[15].mu_srl_reg                                                                                            |                                  ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized14 |     29(0.01%) |     29(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[16].mu_srl_reg                                                                                            |                                  ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized15 |     28(0.01%) |     28(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[17].mu_srl_reg                                                                                            |                                  ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized16 |     44(0.02%) |     44(0.02%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[18].mu_srl_reg                                                                                            |                                  ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized17 |     29(0.01%) |     29(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[1].mu_srl_reg                                                                                             |                                   ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized0 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[2].mu_srl_reg                                                                                             |                                   ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized1 |     27(0.01%) |     27(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[3].mu_srl_reg                                                                                             |                                   ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized2 |     26(0.01%) |     26(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[4].mu_srl_reg                                                                                             |                                   ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized3 |     27(0.01%) |     27(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[5].mu_srl_reg                                                                                             |                                   ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized4 |     59(0.02%) |     59(0.02%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[6].mu_srl_reg                                                                                             |                                   ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized5 |     27(0.01%) |     27(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[7].mu_srl_reg                                                                                             |                                   ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized6 |     29(0.01%) |     29(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[8].mu_srl_reg                                                                                             |                                   ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized7 |     27(0.01%) |     27(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[9].mu_srl_reg                                                                                             |                                   ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized8 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               TC_SRL[0].tc_srl_reg                                                                                             |                                  ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized18 |     31(0.01%) |     31(0.01%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_XSDB_SLAVE                                                                                                     |                                                     ila_sca_xsdbs_v1_0_2_xsdbs |     76(0.03%) |     76(0.03%) |   0(0.00%) |   0(0.00%) |   213(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_15                                                                                                           |                                      ila_sca_xsdbs_v1_0_2_reg__parameterized62 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                ila_sca_xsdbs_v1_0_2_reg_ctl_92 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_16                                                                                                           |                                      ila_sca_xsdbs_v1_0_2_reg__parameterized63 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                ila_sca_xsdbs_v1_0_2_reg_ctl_91 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_17                                                                                                           |                                      ila_sca_xsdbs_v1_0_2_reg__parameterized64 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                ila_sca_xsdbs_v1_0_2_reg_ctl_90 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_18                                                                                                           |                                      ila_sca_xsdbs_v1_0_2_reg__parameterized65 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                ila_sca_xsdbs_v1_0_2_reg_ctl_89 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_19                                                                                                           |                                      ila_sca_xsdbs_v1_0_2_reg__parameterized66 |     14(0.01%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                ila_sca_xsdbs_v1_0_2_reg_ctl_88 |     14(0.01%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_1a                                                                                                           |                                      ila_sca_xsdbs_v1_0_2_reg__parameterized67 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized1_87 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_6                                                                                                            |                                      ila_sca_xsdbs_v1_0_2_reg__parameterized47 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                ila_sca_xsdbs_v1_0_2_reg_ctl_86 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_7                                                                                                            |                                      ila_sca_xsdbs_v1_0_2_reg__parameterized48 |     28(0.01%) |     28(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                   ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized0 |     28(0.01%) |     28(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_8                                                                                                            |                                      ila_sca_xsdbs_v1_0_2_reg__parameterized49 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                               ila_sca_xsdbs_v1_0_2_reg_stat_85 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_80                                                                                                           |                                      ila_sca_xsdbs_v1_0_2_reg__parameterized68 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized1_84 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_81                                                                                                           |                                      ila_sca_xsdbs_v1_0_2_reg__parameterized69 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                ila_sca_xsdbs_v1_0_2_reg_ctl_83 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_82                                                                                                           |                                      ila_sca_xsdbs_v1_0_2_reg__parameterized70 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                   ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized1 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_83                                                                                                           |                                      ila_sca_xsdbs_v1_0_2_reg__parameterized71 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                ila_sca_xsdbs_v1_0_2_reg_ctl_82 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_84                                                                                                           |                                      ila_sca_xsdbs_v1_0_2_reg__parameterized72 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                ila_sca_xsdbs_v1_0_2_reg_ctl_81 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_85                                                                                                           |                                      ila_sca_xsdbs_v1_0_2_reg__parameterized73 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                ila_sca_xsdbs_v1_0_2_reg_ctl_80 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_887                                                                                                          |                                      ila_sca_xsdbs_v1_0_2_reg__parameterized75 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                               ila_sca_xsdbs_v1_0_2_reg_stat_79 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_88d                                                                                                          |                                      ila_sca_xsdbs_v1_0_2_reg__parameterized77 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                               ila_sca_xsdbs_v1_0_2_reg_stat_78 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_890                                                                                                          |                                      ila_sca_xsdbs_v1_0_2_reg__parameterized80 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (reg_890)                                                                                                      |                                      ila_sca_xsdbs_v1_0_2_reg__parameterized80 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                               ila_sca_xsdbs_v1_0_2_reg_stat_93 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_9                                                                                                            |                                      ila_sca_xsdbs_v1_0_2_reg__parameterized50 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                               ila_sca_xsdbs_v1_0_2_reg_stat_77 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_srl_fff                                                                                                      |                                  ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized19 |     44(0.02%) |     44(0.02%) |   0(0.00%) |   0(0.00%) |    43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_stream_ffd                                                                                                   |                                                ila_sca_xsdbs_v1_0_2_reg_stream |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                   ila_sca_xsdbs_v1_0_2_reg_ctl |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_stream_ffe                                                                                                   |                                ila_sca_xsdbs_v1_0_2_reg_stream__parameterized0 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                                  ila_sca_xsdbs_v1_0_2_reg_stat |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_ila_reset_ctrl                                                                                                   |                                             ila_sca_ila_v6_2_11_ila_reset_ctrl |     12(0.01%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |    34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_ila_reset_ctrl)                                                                                               |                                             ila_sca_ila_v6_2_11_ila_reset_ctrl |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               arm_detection_inst                                                                                               |                                     ila_sca_ltlib_v1_0_0_rising_edge_detection |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.arm_in_transfer_inst                                                                       |                                           ila_sca_ltlib_v1_0_0_async_edge_xfer |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.arm_out_transfer_inst                                                                      |                                        ila_sca_ltlib_v1_0_0_async_edge_xfer_73 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.halt_in_transfer_inst                                                                      |                                        ila_sca_ltlib_v1_0_0_async_edge_xfer_74 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.halt_out_transfer_inst                                                                     |                                        ila_sca_ltlib_v1_0_0_async_edge_xfer_75 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               halt_detection_inst                                                                                              |                                  ila_sca_ltlib_v1_0_0_rising_edge_detection_76 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_trig                                                                                                             |                                                ila_sca_ila_v6_2_11_ila_trigger |    141(0.06%) |      9(0.01%) |   0(0.00%) | 132(0.12%) |   352(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_trig)                                                                                                         |                                                ila_sca_ila_v6_2_11_ila_trigger |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                   |                                                     ila_sca_ltlib_v1_0_0_match |     14(0.01%) |      1(0.01%) |   0(0.00%) |  13(0.01%) |    21(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_TC.N_DDR_TC_INST[0].U_TC)                                                                               |                                                     ila_sca_ltlib_v1_0_0_match |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                                                ila_sca_ltlib_v1_0_0_allx_typeA |     13(0.01%) |      0(0.00%) |   0(0.00%) |  13(0.01%) |    20(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                                                ila_sca_ltlib_v1_0_0_allx_typeA |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    19(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                                                 ila_sca_ltlib_v1_0_0_all_typeA |     13(0.01%) |      0(0.00%) |   0(0.00%) |  13(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                                                 ila_sca_ltlib_v1_0_0_all_typeA |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                                        ila_sca_ltlib_v1_0_0_all_typeA_slice_70 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |                                        ila_sca_ltlib_v1_0_0_all_typeA_slice_71 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                               |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_72 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_TM                                                                                                             |                                             ila_sca_ila_v6_2_11_ila_trig_match |    127(0.05%) |      8(0.01%) |   0(0.00%) | 119(0.11%) |   330(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[0].U_M                                                                                        |                                     ila_sca_ltlib_v1_0_0_match__parameterized0 |      9(0.01%) |      4(0.01%) |   0(0.00%) |   5(0.01%) |    18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[0].U_M)                                                                                    |                                     ila_sca_ltlib_v1_0_0_match__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_67 |      9(0.01%) |      4(0.01%) |   0(0.00%) |   5(0.01%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_67 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_68 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_68 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_69 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[10].U_M                                                                                       |                                     ila_sca_ltlib_v1_0_0_match__parameterized2 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[10].U_M)                                                                                   |                                     ila_sca_ltlib_v1_0_0_match__parameterized2 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_64 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_64 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_65 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_65 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_66 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[11].U_M                                                                                       |                                   ila_sca_ltlib_v1_0_0_match__parameterized2_0 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[11].U_M)                                                                                   |                                   ila_sca_ltlib_v1_0_0_match__parameterized2_0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_61 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_61 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_62 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_62 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_63 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[12].U_M                                                                                       |                                   ila_sca_ltlib_v1_0_0_match__parameterized0_1 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |    18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[12].U_M)                                                                                   |                                   ila_sca_ltlib_v1_0_0_match__parameterized0_1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_58 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_58 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_59 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_59 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_60 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[13].U_M                                                                                       |                                   ila_sca_ltlib_v1_0_0_match__parameterized0_2 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |    18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[13].U_M)                                                                                   |                                   ila_sca_ltlib_v1_0_0_match__parameterized0_2 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_55 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_55 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_56 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_56 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_57 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[14].U_M                                                                                       |                                   ila_sca_ltlib_v1_0_0_match__parameterized0_3 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |    18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[14].U_M)                                                                                   |                                   ila_sca_ltlib_v1_0_0_match__parameterized0_3 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_52 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_52 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_53 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_53 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_54 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[15].U_M                                                                                       |                                     ila_sca_ltlib_v1_0_0_match__parameterized1 |     17(0.01%) |      0(0.00%) |   0(0.00%) |  17(0.02%) |    66(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[15].U_M)                                                                                   |                                     ila_sca_ltlib_v1_0_0_match__parameterized1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1_46 |     17(0.01%) |      0(0.00%) |   0(0.00%) |  17(0.02%) |    65(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1_46 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized1_47 |     17(0.01%) |      0(0.00%) |   0(0.00%) |  17(0.02%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized1_47 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                                        ila_sca_ltlib_v1_0_0_all_typeA_slice_48 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                                        ila_sca_ltlib_v1_0_0_all_typeA_slice_49 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                             |                                        ila_sca_ltlib_v1_0_0_all_typeA_slice_50 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                             |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_51 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[16].U_M                                                                                       |                                     ila_sca_ltlib_v1_0_0_match__parameterized3 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[16].U_M)                                                                                   |                                     ila_sca_ltlib_v1_0_0_match__parameterized3 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3_43 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3_43 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_44 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_44 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_45 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[17].U_M                                                                                       |                                   ila_sca_ltlib_v1_0_0_match__parameterized3_4 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[17].U_M)                                                                                   |                                   ila_sca_ltlib_v1_0_0_match__parameterized3_4 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                                ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                                ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_41 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_41 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_42 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[18].U_M                                                                                       |                                   ila_sca_ltlib_v1_0_0_match__parameterized2_5 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[18].U_M)                                                                                   |                                   ila_sca_ltlib_v1_0_0_match__parameterized2_5 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_38 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_38 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_39 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_39 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_40 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[1].U_M                                                                                        |                                   ila_sca_ltlib_v1_0_0_match__parameterized0_6 |      9(0.01%) |      4(0.01%) |   0(0.00%) |   5(0.01%) |    18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[1].U_M)                                                                                    |                                   ila_sca_ltlib_v1_0_0_match__parameterized0_6 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_35 |      9(0.01%) |      4(0.01%) |   0(0.00%) |   5(0.01%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_35 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_36 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_36 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_37 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[2].U_M                                                                                        |                                   ila_sca_ltlib_v1_0_0_match__parameterized0_7 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |    18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[2].U_M)                                                                                    |                                   ila_sca_ltlib_v1_0_0_match__parameterized0_7 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_32 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_32 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_33 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_33 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_34 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[3].U_M                                                                                        |                                   ila_sca_ltlib_v1_0_0_match__parameterized1_8 |     17(0.01%) |      0(0.00%) |   0(0.00%) |  17(0.02%) |    66(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[3].U_M)                                                                                    |                                   ila_sca_ltlib_v1_0_0_match__parameterized1_8 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                                ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1 |     17(0.01%) |      0(0.00%) |   0(0.00%) |  17(0.02%) |    65(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                                ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                                 ila_sca_ltlib_v1_0_0_all_typeA__parameterized1 |     17(0.01%) |      0(0.00%) |   0(0.00%) |  17(0.02%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                                 ila_sca_ltlib_v1_0_0_all_typeA__parameterized1 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                                           ila_sca_ltlib_v1_0_0_all_typeA_slice |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                                        ila_sca_ltlib_v1_0_0_all_typeA_slice_29 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                             |                                        ila_sca_ltlib_v1_0_0_all_typeA_slice_30 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                             |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_31 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[4].U_M                                                                                        |                                   ila_sca_ltlib_v1_0_0_match__parameterized0_9 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |    18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[4].U_M)                                                                                    |                                   ila_sca_ltlib_v1_0_0_match__parameterized0_9 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_26 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_26 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_27 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_27 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_28 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[5].U_M                                                                                        |                                  ila_sca_ltlib_v1_0_0_match__parameterized0_10 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |    18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[5].U_M)                                                                                    |                                  ila_sca_ltlib_v1_0_0_match__parameterized0_10 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_23 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_23 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_24 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_24 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_25 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[6].U_M                                                                                        |                                  ila_sca_ltlib_v1_0_0_match__parameterized2_11 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[6].U_M)                                                                                    |                                  ila_sca_ltlib_v1_0_0_match__parameterized2_11 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_20 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_20 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_21 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_21 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_22 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[7].U_M                                                                                        |                                  ila_sca_ltlib_v1_0_0_match__parameterized0_12 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |    18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[7].U_M)                                                                                    |                                  ila_sca_ltlib_v1_0_0_match__parameterized0_12 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                                ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |    17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                                ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_18 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_18 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_19 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[8].U_M                                                                                        |                                  ila_sca_ltlib_v1_0_0_match__parameterized2_13 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[8].U_M)                                                                                    |                                  ila_sca_ltlib_v1_0_0_match__parameterized2_13 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_15 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                             ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_15 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_16 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_16 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_17 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[9].U_M                                                                                        |                                  ila_sca_ltlib_v1_0_0_match__parameterized2_14 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[9].U_M)                                                                                    |                                  ila_sca_ltlib_v1_0_0_match__parameterized2_14 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                                ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                                ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                                 ila_sca_ltlib_v1_0_0_all_typeA__parameterized0 |      5(0.01%) |      0(0.00%) |   0(0.00%) |   5(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                                 ila_sca_ltlib_v1_0_0_all_typeA__parameterized0 |      1(0.01%) |      0(0.00%) |   0(0.00%) |   1(0.01%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                           ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0 |      4(0.01%) |      0(0.00%) |   0(0.00%) |   4(0.01%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             xsdb_memory_read_inst                                                                                              |                                             ila_sca_ltlib_v1_0_0_generic_memrd |     81(0.03%) |     79(0.03%) |   0(0.00%) |   2(0.01%) |   171(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     lpgbt_link_wrapper                                                                                                         |                                                             lpgbt_link_wrapper |   1604(0.66%) |   1604(0.66%) |   0(0.00%) |   0(0.00%) |  4134(0.85%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (lpgbt_link_wrapper)                                                                                                     |                                                             lpgbt_link_wrapper |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |   524(0.11%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       downlink_gen[0].downlink_inst                                                                                            |                                                             lpgbtfpga_downlink |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |   178(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (downlink_gen[0].downlink_inst)                                                                                        |                                                             lpgbtfpga_downlink |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_scrambler_inst                                                                                               |                                                            lpgbtfpga_scrambler |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |    36(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_txGearbox_inst                                                                                               |                                                            lpgbtfpga_txGearbox |     19(0.01%) |     19(0.01%) |   0(0.00%) |   0(0.00%) |   137(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[0].uplink_inst                                                                                                |                                                    lpgbtfpga_uplink__xdcDup__1 |    769(0.32%) |    769(0.32%) |   0(0.00%) |   0(0.00%) |  1718(0.35%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[0].uplink_inst)                                                                                            |                                                    lpgbtfpga_uplink__xdcDup__1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |   261(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                                            lpgbtfpga_decoder__sblockDup__1_641 |     95(0.04%) |     95(0.04%) |   0(0.00%) |   0(0.00%) |   206(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                               lpgbtfpga_descrambler__xdcDup__1 |    621(0.26%) |    621(0.26%) |   0(0.00%) |   0(0.00%) |   402(0.08%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_h0_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__3 |    138(0.06%) |    138(0.06%) |   0(0.00%) |   0(0.00%) |   100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l0_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__1 |    129(0.05%) |    129(0.05%) |   0(0.00%) |   0(0.00%) |   100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l1_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__2 |    173(0.07%) |    173(0.07%) |   0(0.00%) |   0(0.00%) |   100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler53bitOrder49_h1_inst                                                                            |                                             descrambler53bitOrder49__xdcDup__1 |    183(0.08%) |    183(0.08%) |   0(0.00%) |   0(0.00%) |   102(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                       lpgbtfpga_framealigner__sblockDup__1_642 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |    44(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                          lpgbtfpga_rxGearbox__sblockDup__1_643 |     10(0.01%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |   805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[1].uplink_inst                                                                                                |                                                               lpgbtfpga_uplink |    763(0.31%) |    763(0.31%) |   0(0.00%) |   0(0.00%) |  1714(0.35%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[1].uplink_inst)                                                                                            |                                                               lpgbtfpga_uplink |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |   261(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                                                lpgbtfpga_decoder__sblockDup__1 |     97(0.04%) |     97(0.04%) |   0(0.00%) |   0(0.00%) |   206(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                                          lpgbtfpga_descrambler |    615(0.25%) |    615(0.25%) |   0(0.00%) |   0(0.00%) |   398(0.08%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_h0_inst                                                                            |                                                        descrambler51bitOrder49 |    137(0.06%) |    137(0.06%) |   0(0.00%) |   0(0.00%) |   100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l0_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__4 |    129(0.05%) |    129(0.05%) |   0(0.00%) |   0(0.00%) |   100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l1_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__5 |    175(0.07%) |    175(0.07%) |   0(0.00%) |   0(0.00%) |   100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler53bitOrder49_h1_inst                                                                            |                                                        descrambler53bitOrder49 |    175(0.07%) |    175(0.07%) |   0(0.00%) |   0(0.00%) |    98(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                           lpgbtfpga_framealigner__sblockDup__1 |     42(0.02%) |     42(0.02%) |   0(0.00%) |   0(0.00%) |    44(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                              lpgbtfpga_rxGearbox__sblockDup__1 |     10(0.01%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |   805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     pkt_counter_inst                                                                                                           |                                                               rate_counter_149 |     19(0.01%) |     19(0.01%) |   0(0.00%) |   0(0.00%) |    90(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     timer                                                                                                                      |                                                        counter__parameterized1 |     21(0.01%) |     21(0.01%) |   0(0.00%) |   0(0.00%) |   128(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     tx_filler_generator_inst                                                                                                   |                                                            tx_filler_generator |     31(0.01%) |     31(0.01%) |   0(0.00%) |   0(0.00%) |    62(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     ulfeccnt[0].uplink_fec_counter                                                                                             |                                                                    counter_150 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     ulfeccnt[1].uplink_fec_counter                                                                                             |                                                                    counter_151 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_aligner_inst                                                                                                        |                                                                 uplink_aligner |    800(0.33%) |    800(0.33%) |   0(0.00%) |   0(0.00%) |  1393(0.29%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_aligner_inst)                                                                                                    |                                                                 uplink_aligner |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |   162(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[0].frame_aligner_inst                                              |                                                                  frame_aligner |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[10].frame_aligner_inst                                             |                                                              frame_aligner_588 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[11].frame_aligner_inst                                             |                                                              frame_aligner_589 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[12].frame_aligner_inst                                             |                                                              frame_aligner_590 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[13].frame_aligner_inst                                             |                                                              frame_aligner_591 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[14].frame_aligner_inst                                             |                                                              frame_aligner_592 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[15].frame_aligner_inst                                             |                                                              frame_aligner_593 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[16].frame_aligner_inst                                             |                                                              frame_aligner_594 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[17].frame_aligner_inst                                             |                                                              frame_aligner_595 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[18].frame_aligner_inst                                             |                                                              frame_aligner_596 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[19].frame_aligner_inst                                             |                                                              frame_aligner_597 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[1].frame_aligner_inst                                              |                                                              frame_aligner_598 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[20].frame_aligner_inst                                             |                                                              frame_aligner_599 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[21].frame_aligner_inst                                             |                                                              frame_aligner_600 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[22].frame_aligner_inst                                             |                                                              frame_aligner_601 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[23].frame_aligner_inst                                             |                                                              frame_aligner_602 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[24].frame_aligner_inst                                             |                                                              frame_aligner_603 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[25].frame_aligner_inst                                             |                                                              frame_aligner_604 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[26].frame_aligner_inst                                             |                                                              frame_aligner_605 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[27].frame_aligner_inst                                             |                                                              frame_aligner_606 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[2].frame_aligner_inst                                              |                                                              frame_aligner_607 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[3].frame_aligner_inst                                              |                                                              frame_aligner_608 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[4].frame_aligner_inst                                              |                                                              frame_aligner_609 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[5].frame_aligner_inst                                              |                                                              frame_aligner_610 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[6].frame_aligner_inst                                              |                                                              frame_aligner_611 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[7].frame_aligner_inst                                              |                                                              frame_aligner_612 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[8].frame_aligner_inst                                              |                                                              frame_aligner_613 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[0].uplink_aligners_linkloop[9].frame_aligner_inst                                              |                                                              frame_aligner_614 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[0].frame_aligner_inst                                              |                                                              frame_aligner_615 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[10].frame_aligner_inst                                             |                                                              frame_aligner_616 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[11].frame_aligner_inst                                             |                                                              frame_aligner_617 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[12].frame_aligner_inst                                             |                                                              frame_aligner_618 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[13].frame_aligner_inst                                             |                                                              frame_aligner_619 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[14].frame_aligner_inst                                             |                                                              frame_aligner_620 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[15].frame_aligner_inst                                             |                                                              frame_aligner_621 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[16].frame_aligner_inst                                             |                                                              frame_aligner_622 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[17].frame_aligner_inst                                             |                                                              frame_aligner_623 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[18].frame_aligner_inst                                             |                                                              frame_aligner_624 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[19].frame_aligner_inst                                             |                                                              frame_aligner_625 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[1].frame_aligner_inst                                              |                                                              frame_aligner_626 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[20].frame_aligner_inst                                             |                                                              frame_aligner_627 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[21].frame_aligner_inst                                             |                                                              frame_aligner_628 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[22].frame_aligner_inst                                             |                                                              frame_aligner_629 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[23].frame_aligner_inst                                             |                                                              frame_aligner_630 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[24].frame_aligner_inst                                             |                                                              frame_aligner_631 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[25].frame_aligner_inst                                             |                                                              frame_aligner_632 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[2].frame_aligner_inst                                              |                                                              frame_aligner_633 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[3].frame_aligner_inst                                              |                                                              frame_aligner_634 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[4].frame_aligner_inst                                              |                                                              frame_aligner_635 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[5].frame_aligner_inst                                              |                                                              frame_aligner_636 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[6].frame_aligner_inst                                              |                                                              frame_aligner_637 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[7].frame_aligner_inst                                              |                                                              frame_aligner_638 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[8].frame_aligner_inst                                              |                                                              frame_aligner_639 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_aligners_lpgbtloop[1].uplink_aligners_linkloop[9].frame_aligner_inst                                              |                                                              frame_aligner_640 |     15(0.01%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |    23(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[0].pattern_checker_inst                                                                |                                                                pattern_checker |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[0].pattern_checker_inst)                                                            |                                                                pattern_checker |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_368 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_369 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_370 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[10].pattern_checker_inst                                                               |                                                            pattern_checker_152 |     47(0.02%) |     47(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[10].pattern_checker_inst)                                                           |                                                            pattern_checker_152 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_365 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_366 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_367 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[11].pattern_checker_inst                                                               |                                                            pattern_checker_153 |    111(0.05%) |    111(0.05%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[11].pattern_checker_inst)                                                           |                                                            pattern_checker_153 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_362 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_363 |     45(0.02%) |     45(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_364 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[12].pattern_checker_inst                                                               |                                                            pattern_checker_154 |     47(0.02%) |     47(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[12].pattern_checker_inst)                                                           |                                                            pattern_checker_154 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_359 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_360 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_361 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[13].pattern_checker_inst                                                               |                                                            pattern_checker_155 |     47(0.02%) |     47(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[13].pattern_checker_inst)                                                           |                                                            pattern_checker_155 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_356 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_357 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_358 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[14].pattern_checker_inst                                                               |                                                            pattern_checker_156 |     47(0.02%) |     47(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[14].pattern_checker_inst)                                                           |                                                            pattern_checker_156 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_353 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_354 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_355 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[15].pattern_checker_inst                                                               |                                                            pattern_checker_157 |    111(0.05%) |    111(0.05%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[15].pattern_checker_inst)                                                           |                                                            pattern_checker_157 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_350 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_351 |     45(0.02%) |     45(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_352 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[16].pattern_checker_inst                                                               |                                                            pattern_checker_158 |     47(0.02%) |     47(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[16].pattern_checker_inst)                                                           |                                                            pattern_checker_158 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_347 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_348 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_349 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[17].pattern_checker_inst                                                               |                                                            pattern_checker_159 |     47(0.02%) |     47(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[17].pattern_checker_inst)                                                           |                                                            pattern_checker_159 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_344 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_345 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_346 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[18].pattern_checker_inst                                                               |                                                            pattern_checker_160 |     47(0.02%) |     47(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[18].pattern_checker_inst)                                                           |                                                            pattern_checker_160 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_341 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_342 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_343 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[19].pattern_checker_inst                                                               |                                                            pattern_checker_161 |    111(0.05%) |    111(0.05%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[19].pattern_checker_inst)                                                           |                                                            pattern_checker_161 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_338 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_339 |     45(0.02%) |     45(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_340 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[1].pattern_checker_inst                                                                |                                                            pattern_checker_162 |     49(0.02%) |     49(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[1].pattern_checker_inst)                                                            |                                                            pattern_checker_162 |     19(0.01%) |     19(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_335 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_336 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_337 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[20].pattern_checker_inst                                                               |                                                            pattern_checker_163 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[20].pattern_checker_inst)                                                           |                                                            pattern_checker_163 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_332 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_333 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_334 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[21].pattern_checker_inst                                                               |                                                            pattern_checker_164 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[21].pattern_checker_inst)                                                           |                                                            pattern_checker_164 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_329 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_330 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_331 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[22].pattern_checker_inst                                                               |                                                            pattern_checker_165 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[22].pattern_checker_inst)                                                           |                                                            pattern_checker_165 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_326 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_327 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_328 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[23].pattern_checker_inst                                                               |                                                            pattern_checker_166 |    112(0.05%) |    112(0.05%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[23].pattern_checker_inst)                                                           |                                                            pattern_checker_166 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_323 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_324 |     45(0.02%) |     45(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_325 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[24].pattern_checker_inst                                                               |                                                            pattern_checker_167 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[24].pattern_checker_inst)                                                           |                                                            pattern_checker_167 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_320 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_321 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_322 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[25].pattern_checker_inst                                                               |                                                            pattern_checker_168 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[25].pattern_checker_inst)                                                           |                                                            pattern_checker_168 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_317 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_318 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_319 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[26].pattern_checker_inst                                                               |                                                            pattern_checker_169 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[26].pattern_checker_inst)                                                           |                                                            pattern_checker_169 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_314 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_315 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_316 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[27].pattern_checker_inst                                                               |                                                            pattern_checker_170 |    112(0.05%) |    112(0.05%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[27].pattern_checker_inst)                                                           |                                                            pattern_checker_170 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_311 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_312 |     45(0.02%) |     45(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_313 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[2].pattern_checker_inst                                                                |                                                            pattern_checker_171 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[2].pattern_checker_inst)                                                            |                                                            pattern_checker_171 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_308 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_309 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_310 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[3].pattern_checker_inst                                                                |                                                            pattern_checker_172 |    112(0.05%) |    112(0.05%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[3].pattern_checker_inst)                                                            |                                                            pattern_checker_172 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_305 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_306 |     45(0.02%) |     45(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_307 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[4].pattern_checker_inst                                                                |                                                            pattern_checker_173 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[4].pattern_checker_inst)                                                            |                                                            pattern_checker_173 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_302 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_303 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_304 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[5].pattern_checker_inst                                                                |                                                            pattern_checker_174 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[5].pattern_checker_inst)                                                            |                                                            pattern_checker_174 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_299 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_300 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_301 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[6].pattern_checker_inst                                                                |                                                            pattern_checker_175 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[6].pattern_checker_inst)                                                            |                                                            pattern_checker_175 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_296 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_297 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_298 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[7].pattern_checker_inst                                                                |                                                            pattern_checker_176 |    111(0.05%) |    111(0.05%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[7].pattern_checker_inst)                                                            |                                                            pattern_checker_176 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_293 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_294 |     45(0.02%) |     45(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_295 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[8].pattern_checker_inst                                                                |                                                            pattern_checker_177 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[8].pattern_checker_inst)                                                            |                                                            pattern_checker_177 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_290 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_291 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_292 |     12(0.01%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[0].pat_checker[9].pattern_checker_inst                                                                |                                                            pattern_checker_178 |     47(0.02%) |     47(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[0].pat_checker[9].pattern_checker_inst)                                                            |                                                            pattern_checker_178 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_287 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_288 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_289 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[0].pattern_checker_inst                                                                |                                                            pattern_checker_179 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[0].pattern_checker_inst)                                                            |                                                            pattern_checker_179 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_284 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_285 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_286 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[10].pattern_checker_inst                                                               |                                                            pattern_checker_180 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[10].pattern_checker_inst)                                                           |                                                            pattern_checker_180 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_281 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_282 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_283 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[11].pattern_checker_inst                                                               |                                                            pattern_checker_181 |    112(0.05%) |    112(0.05%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[11].pattern_checker_inst)                                                           |                                                            pattern_checker_181 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_278 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_279 |     45(0.02%) |     45(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_280 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[12].pattern_checker_inst                                                               |                                                            pattern_checker_182 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[12].pattern_checker_inst)                                                           |                                                            pattern_checker_182 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_275 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_276 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_277 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[13].pattern_checker_inst                                                               |                                                            pattern_checker_183 |     47(0.02%) |     47(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[13].pattern_checker_inst)                                                           |                                                            pattern_checker_183 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_272 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_273 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_274 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[14].pattern_checker_inst                                                               |                                                            pattern_checker_184 |     47(0.02%) |     47(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[14].pattern_checker_inst)                                                           |                                                            pattern_checker_184 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_269 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_270 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_271 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[15].pattern_checker_inst                                                               |                                                            pattern_checker_185 |    111(0.05%) |    111(0.05%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[15].pattern_checker_inst)                                                           |                                                            pattern_checker_185 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_266 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_267 |     45(0.02%) |     45(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_268 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[16].pattern_checker_inst                                                               |                                                            pattern_checker_186 |     47(0.02%) |     47(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[16].pattern_checker_inst)                                                           |                                                            pattern_checker_186 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_263 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_264 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_265 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[17].pattern_checker_inst                                                               |                                                            pattern_checker_187 |     47(0.02%) |     47(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[17].pattern_checker_inst)                                                           |                                                            pattern_checker_187 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_260 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_261 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_262 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[18].pattern_checker_inst                                                               |                                                            pattern_checker_188 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[18].pattern_checker_inst)                                                           |                                                            pattern_checker_188 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_257 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_258 |     14(0.01%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_259 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[19].pattern_checker_inst                                                               |                                                            pattern_checker_189 |    112(0.05%) |    112(0.05%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[19].pattern_checker_inst)                                                           |                                                            pattern_checker_189 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_254 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_255 |     45(0.02%) |     45(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_256 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[1].pattern_checker_inst                                                                |                                                            pattern_checker_190 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[1].pattern_checker_inst)                                                            |                                                            pattern_checker_190 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_251 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_252 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_253 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[20].pattern_checker_inst                                                               |                                                            pattern_checker_191 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[20].pattern_checker_inst)                                                           |                                                            pattern_checker_191 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_248 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_249 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_250 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[21].pattern_checker_inst                                                               |                                                            pattern_checker_192 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[21].pattern_checker_inst)                                                           |                                                            pattern_checker_192 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_245 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_246 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_247 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[22].pattern_checker_inst                                                               |                                                            pattern_checker_193 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[22].pattern_checker_inst)                                                           |                                                            pattern_checker_193 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_242 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_243 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_244 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[23].pattern_checker_inst                                                               |                                                            pattern_checker_194 |    176(0.07%) |    176(0.07%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[23].pattern_checker_inst)                                                           |                                                            pattern_checker_194 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_239 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_240 |     77(0.03%) |     77(0.03%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_241 |     75(0.03%) |     75(0.03%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[24].pattern_checker_inst                                                               |                                                            pattern_checker_195 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[24].pattern_checker_inst)                                                           |                                                            pattern_checker_195 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_236 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_237 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_238 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[25].pattern_checker_inst                                                               |                                                            pattern_checker_196 |     47(0.02%) |     47(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[25].pattern_checker_inst)                                                           |                                                            pattern_checker_196 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_233 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_234 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_235 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[26].pattern_checker_inst                                                               |                                                            pattern_checker_197 |     31(0.01%) |     31(0.01%) |   0(0.00%) |   0(0.00%) |   137(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[26].pattern_checker_inst)                                                           |                                                            pattern_checker_197 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_231 |     12(0.01%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_232 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[27].pattern_checker_inst                                                               |                                                            pattern_checker_198 |     94(0.04%) |     94(0.04%) |   0(0.00%) |   0(0.00%) |   137(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[27].pattern_checker_inst)                                                           |                                                            pattern_checker_198 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_229 |     44(0.02%) |     44(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_230 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[2].pattern_checker_inst                                                                |                                                            pattern_checker_199 |     49(0.02%) |     49(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[2].pattern_checker_inst)                                                            |                                                            pattern_checker_199 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_226 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_227 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_228 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[3].pattern_checker_inst                                                                |                                                            pattern_checker_200 |    112(0.05%) |    112(0.05%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[3].pattern_checker_inst)                                                            |                                                            pattern_checker_200 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_223 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_224 |     45(0.02%) |     45(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_225 |     43(0.02%) |     43(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[4].pattern_checker_inst                                                                |                                                            pattern_checker_201 |     47(0.02%) |     47(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[4].pattern_checker_inst)                                                            |                                                            pattern_checker_201 |     17(0.01%) |     17(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_220 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_221 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_222 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[5].pattern_checker_inst                                                                |                                                            pattern_checker_202 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[5].pattern_checker_inst)                                                            |                                                            pattern_checker_202 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_217 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_218 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_219 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[6].pattern_checker_inst                                                                |                                                            pattern_checker_203 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[6].pattern_checker_inst)                                                            |                                                            pattern_checker_203 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_214 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_215 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_216 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[7].pattern_checker_inst                                                                |                                                            pattern_checker_204 |    113(0.05%) |    113(0.05%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[7].pattern_checker_inst)                                                            |                                                            pattern_checker_204 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_211 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_212 |     45(0.02%) |     45(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_213 |     44(0.02%) |     44(0.02%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[8].pattern_checker_inst                                                                |                                                            pattern_checker_205 |     48(0.02%) |     48(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[8].pattern_checker_inst)                                                            |                                                            pattern_checker_205 |     18(0.01%) |     18(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                   PRBS_ANY__parameterized0_208 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                    counter__parameterized0_209 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_210 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     uplink_prbs_checkers[1].pat_checker[9].pattern_checker_inst                                                                |                                                            pattern_checker_206 |     49(0.02%) |     49(0.02%) |   0(0.00%) |   0(0.00%) |   152(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (uplink_prbs_checkers[1].pat_checker[9].pattern_checker_inst)                                                            |                                                            pattern_checker_206 |     19(0.01%) |     19(0.01%) |   0(0.00%) |   0(0.00%) |     9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_any_chk                                                                                                             |                                                       PRBS_ANY__parameterized0 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       prbs_err_counter                                                                                                         |                                                        counter__parameterized0 |     13(0.01%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       upcnt_err_counter                                                                                                        |                                                    counter__parameterized0_207 |     11(0.01%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |    64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   system_clocks_inst                                                                                                           |                                                                  system_clocks |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     inst                                                                                                                       |                                                          system_clocks_clk_wiz |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   ttc_inst                                                                                                                     |                                                                            ttc |     70(0.03%) |     70(0.03%) |   0(0.00%) |   0(0.00%) |    80(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   2(0.10%) |
|     (ttc_inst)                                                                                                                 |                                                                            ttc |     16(0.01%) |     16(0.01%) |   0(0.00%) |   0(0.00%) |    13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     trig_gen_inst                                                                                                              |                                                                       trig_gen |     54(0.02%) |     54(0.02%) |   0(0.00%) |   0(0.00%) |    67(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   2(0.10%) |
|       (trig_gen_inst)                                                                                                          |                                                                       trig_gen |     16(0.01%) |     16(0.01%) |   0(0.00%) |   0(0.00%) |     1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       urand_inf_1                                                                                                              |                                                                      urand_inf |     38(0.02%) |     38(0.02%) |   0(0.00%) |   0(0.00%) |    66(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   2(0.10%) |
|   x_flashsm_ipb                                                                                                                |                                                                      x_flashsm |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    25(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   x_flashsm_l1a                                                                                                                |                                                                    x_flashsm_9 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    25(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------+---------------+------------+------------+--------------+-------------+----------+----------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


