<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FinalProject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU16bit.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALU16bit.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU16bit.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU16bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU16bit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUcontrol.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALUcontrol.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUcontrol.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALUcontrol.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUcontrol.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CombineIRwPCJUMP.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CombineIRwPCJUMP.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CombineIRwPCJUMP.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CombineIRwPCJUMP.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CombineIRwPCJUMP.xst"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="EverythingButALU_Schematic.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="EverythingButALU_Schematic_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MEMORY.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="MEMORY_drc.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_OneBit.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX_OneBit.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_OneBit.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_OneBit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_OneBit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_OneBit_1.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX_OneBit_1.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_OneBit_1.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_OneBit_1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_OneBit_1.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX_OneBit_3.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_OneBit_3.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_TwoBit.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX_TwoBit.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_TwoBit.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_TwoBit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_TwoBit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_TwoBit_3.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX_TwoBit_3.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_TwoBit_3.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_TwoBit_3.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_TwoBit_3.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainControl.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MainControl.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MainControl.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MainControl.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MainControl.xst"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PCAddMuxMem_Schematic.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="PCAddMuxMem_Schematic_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PCAdderMuxes_Schematic.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="PCAdderMuxes_Schematic.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PCAdderMuxes_Schematic_PCAdderMuxes_Schematic_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PCAdderMuxes_Schematic_PCAdderMuxes_Schematic_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="PCAdderMuxes_Schematic_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PCAdder_Schematic.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="PCAdder_Schematic.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PCAdder_Schematic_PCAdder_Schematic_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PCAdder_Schematic_PCAdder_Schematic_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="PCAdder_Schematic_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PCPCAdder_Schematic.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="PCPCAdder_Schematic.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PCPCAdder_Schematic_PCPCAdder_Schematic_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PCPCAdder_Schematic_PCPCAdder_Schematic_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="PCPCAdder_Schematic_drc.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PCadderConstant.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PCadderConstant.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PCadderConstant.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PCadderConstant.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PCadderConstant.xst"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RegFileALU_Schematic.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="RegFileALU_Schematic.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegFileALU_Schematic_RegFileALU_Schematic_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFileALU_Schematic_RegFileALU_Schematic_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="RegFileALU_Schematic_drc.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignExtend.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SignExtend.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SignExtend.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SignExtend.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SignExtend.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_CombineIRwPCJUMP_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_CombineIRwPCJUMP_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_CombineIRwPCJUMP_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_CombineIRwPCJUMP_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_MUX_TwoBit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_MUX_TwoBit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ZeroAdder3Bit.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ZeroAdder3Bit.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ZeroAdder3Bit.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ZeroAdder3Bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ZeroAdder3Bit.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder16bit.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="adder16bit.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder16bit.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="adder16bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="adder16bit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clockDoubler.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="clockDoubler.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="clockDoubler.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clockDoubler.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="clockDoubler.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="clockModule.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clockModule.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ctrlTest.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ctrlTest.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ctrlTest.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ctrlTest.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ctrlTest.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ctrlTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ctrlTest_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ctrlTest_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regFile16bit8reg.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="regFile16bit8reg.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="regFile16bit8reg.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="regFile16bit8reg.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="regFile16bit8reg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register16bit.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="register16bit.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="register16bit.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="register16bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="register16bit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="test.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="test.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="test.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="test.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testReg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="testReg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="testReg.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testReg_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testReg_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1423785639" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1423785639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423817496" xil_pn:in_ck="-1201479237243470507" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1423817496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1423817428" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="482144785333370484" xil_pn:start_ts="1423817428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423817430" xil_pn:in_ck="-8196233661731466104" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7321106087728511926" xil_pn:start_ts="1423817428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="PCAdderMuxes_Schematic.vf"/>
      <outfile xil_pn:name="PCAdder_Schematic.vf"/>
      <outfile xil_pn:name="PCPCAdder_Schematic.vf"/>
      <outfile xil_pn:name="RegFileALU_Schematic.vf"/>
    </transform>
    <transform xil_pn:end_ts="1423816912" xil_pn:in_ck="8116213804818342662" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-9145496725008317932" xil_pn:start_ts="1423816912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1423817498" xil_pn:in_ck="-86331178543528005" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1423817498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1423817501" xil_pn:in_ck="-2276648366552029231" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2970130236972074519" xil_pn:start_ts="1423817498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1423817501" xil_pn:in_ck="-8820376676609376843" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2131341380210680428" xil_pn:start_ts="1423817501">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1423808145" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1423808145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423808151" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893514399084247" xil_pn:start_ts="1423808151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
