// Seed: 3198277059
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
endmodule
macromodule module_1 #(
    parameter id_1 = 32'd55,
    parameter id_2 = 32'd23,
    parameter id_5 = 32'd41
) (
    input tri1 id_0,
    output wor _id_1,
    input tri _id_2,
    input tri id_3,
    input supply1 id_4,
    input tri1 _id_5
);
  assign id_1 = id_5;
  logic [-1 : id_1] id_7 = -1 & (1);
  wire id_8;
  ;
  wire id_9;
  wire id_10;
  assign id_7 = id_4;
  parameter [id_5 : 1 'b0] id_11 = 1;
  wire id_12;
  logic [id_2 : id_2] id_13;
  ;
  integer id_14;
  module_0 modCall_1 (
      id_10,
      id_14,
      id_8,
      id_8
  );
endmodule
