

================================================================
== Synthesis Summary Report of 'md_knn'
================================================================
+ General Information: 
    * Date:           Thu May 22 09:13:10 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        hls_prj
    * Solution:       solution (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------+------+------+---------+-----------+----------+---------+--------+----------+------+----------+------------+------------+-----+
    |      Modules     | Issue|      | Latency |  Latency  | Iteration|         |  Trip  |          |      |          |            |            |     |
    |      & Loops     | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +------------------+------+------+---------+-----------+----------+---------+--------+----------+------+----------+------------+------------+-----+
    |+ md_knn          |     -|  0.05|  1310808|  6.554e+06|         -|  1310809|       -|        no|     -|  30 (~0%)|  4450 (~0%)|  2985 (~0%)|    -|
    | o loop_i_loop_j  |    II|  3.65|  1310806|  6.554e+06|        92|        5|  262144|       yes|     -|         -|           -|           -|    -|
    +------------------+------+------+---------+-----------+----------+---------+--------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------------+----------+
| Interface           | Bitwidth |
+---------------------+----------+
| NL_address0         | 18       |
| NL_q0               | 32       |
| force_x_address0    | 10       |
| force_x_d0          | 64       |
| force_y_address0    | 10       |
| force_y_d0          | 64       |
| force_z_address0    | 10       |
| force_z_d0          | 64       |
| position_x_address0 | 10       |
| position_x_q0       | 64       |
| position_y_address0 | 10       |
| position_y_q0       | 64       |
| position_z_address0 | 10       |
| position_z_q0       | 64       |
+---------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+----------+
| Argument   | Direction | Datatype |
+------------+-----------+----------+
| force_x    | out       | double*  |
| force_y    | out       | double*  |
| force_z    | out       | double*  |
| position_x | in        | double*  |
| position_y | in        | double*  |
| position_z | in        | double*  |
| NL         | in        | int*     |
+------------+-----------+----------+

* SW-to-HW Mapping
+------------+---------------------+---------+----------+
| Argument   | HW Interface        | HW Type | HW Usage |
+------------+---------------------+---------+----------+
| force_x    | force_x_address0    | port    | offset   |
| force_x    | force_x_ce0         | port    |          |
| force_x    | force_x_we0         | port    |          |
| force_x    | force_x_d0          | port    |          |
| force_y    | force_y_address0    | port    | offset   |
| force_y    | force_y_ce0         | port    |          |
| force_y    | force_y_we0         | port    |          |
| force_y    | force_y_d0          | port    |          |
| force_z    | force_z_address0    | port    | offset   |
| force_z    | force_z_ce0         | port    |          |
| force_z    | force_z_we0         | port    |          |
| force_z    | force_z_d0          | port    |          |
| position_x | position_x_address0 | port    | offset   |
| position_x | position_x_ce0      | port    |          |
| position_x | position_x_q0       | port    |          |
| position_y | position_y_address0 | port    | offset   |
| position_y | position_y_ce0      | port    |          |
| position_y | position_y_q0       | port    |          |
| position_z | position_z_address0 | port    | offset   |
| position_z | position_z_ce0      | port    |          |
| position_z | position_z_q0       | port    |          |
| NL         | NL_address0         | port    | offset   |
| NL         | NL_ce0              | port    |          |
| NL         | NL_q0               | port    |          |
+------------+---------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                    | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+-----------------------------------------+-----+--------+------------+------+---------+---------+
| + md_knn                                | 30  |        |            |      |         |         |
|   add_ln18_fu_283_p2                    | -   |        | add_ln18   | add  | fabric  | 0       |
|   add_ln18_1_fu_309_p2                  | -   |        | add_ln18_1 | add  | fabric  | 0       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | delx       | dsub | fulldsp | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | dely       | dsub | fulldsp | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | delz       | dsub | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3      | 8   |        | mul        | dmul | maxdsp  | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4      | 8   |        | mul1       | dmul | maxdsp  | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | add        | dsub | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3      | 8   |        | mul2       | dmul | maxdsp  | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | add1       | dsub | fulldsp | 4       |
|   ddiv_64ns_64ns_64_22_no_dsp_1_U6      | -   |        | r2inv      | ddiv | fabric  | 21      |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3      | 8   |        | mul3       | dmul | maxdsp  | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4      | 8   |        | r6inv      | dmul | maxdsp  | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U5      | 8   |        | mul5       | dmul | maxdsp  | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sub        | dsub | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U5      | 8   |        | potential  | dmul | maxdsp  | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4      | 8   |        | force      | dmul | maxdsp  | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U5      | 8   |        | mul8       | dmul | maxdsp  | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | fx_1       | dsub | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3      | 8   |        | mul9       | dmul | maxdsp  | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | fy_1       | dsub | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4      | 8   |        | mul4       | dmul | maxdsp  | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | fz_1       | dsub | fulldsp | 4       |
|   add_ln25_fu_392_p2                    | -   |        | add_ln25   | add  | fabric  | 0       |
+-----------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

