Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat May  7 00:53:25 2022
| Host         : DESKTOP-18I9AUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/EX__func_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/EX__func_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/EX__func_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/EX__func_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[21]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[22]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[23]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[24]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[25]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[26]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[27]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[28]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[29]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[30]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[31]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ID__ir_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: jay__0/cpu/IF__pc_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: jay__0/cpu/IF__pc_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[0]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[10]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[11]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[12]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[13]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[14]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[15]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[16]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[17]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[18]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[1]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[20]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[21]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[22]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[23]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[24]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[25]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[26]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[27]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[28]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[29]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[30]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[31]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[32]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[33]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[34]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[35]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[36]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[37]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[38]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[39]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[6]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[7]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[8]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__c_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__mem_dtype_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__mem_dtype_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__mem_dtype_reg[2]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__mem_rw_reg/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__mem_valid_reg/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/MEM__valid_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/WB__sel__wr_data_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/WB__sel__wr_data_reg[1]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: jay__0/cpu/dl1/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: jay__0/cpu/dl1/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: jay__0/cpu/dl1/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/dl1/mem_to_il1__rx/get_reg[0]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/dl1/mem_to_il1__rx/put_reg[0]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/dl1/rw_addr_reg[10]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/dl1/rw_addr_reg[11]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/dl1/rw_addr_reg[6]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/dl1/rw_addr_reg[7]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/dl1/rw_addr_reg[8]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/dl1/rw_addr_reg[9]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: jay__0/cpu/il1/FSM_sequential_state_reg[0]_rep/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: jay__0/cpu/il1/FSM_sequential_state_reg[0]_rep__0/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: jay__0/cpu/il1/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: jay__0/cpu/il1/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/il1/mem_to_il1__rx/get_reg[0]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: jay__0/cpu/il1/mem_to_il1__rx/put_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: jay__0/l2_cache/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: jay__0/l2_cache/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: jay__0/l2_cache/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: jay__0/l2_cache/il1_to_mem__rx/get_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: jay__0/l2_cache/il1_to_mem__rx/put_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 553 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.398        0.000                      0                14059        0.029        0.000                      0                14059        3.750        0.000                       0                  4410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.398        0.000                      0                14059        0.029        0.000                      0                14059        3.750        0.000                       0                  4410  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 jay__0/cpu/dl1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/dl1/tag_mem/memory_reg_0_63_13_13/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 2.308ns (25.950%)  route 6.586ns (74.050%))
  Logic Levels:           10  (BUFG=1 CARRY4=3 LUT4=1 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        1.635     5.238    jay__0/cpu/dl1/clk_100mhz_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  jay__0/cpu/dl1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  jay__0/cpu/dl1/FSM_sequential_state_reg[0]/Q
                         net (fo=152, routed)         0.815     6.472    jay__0/cpu/dl1/tag_mem/state[0]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.299     6.771 r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_0_0_i_2__0/O
                         net (fo=30, routed)          1.353     8.123    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8/A1
    SLICE_X54Y97         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.247 r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8/SP/O
                         net (fo=2, routed)           0.840     9.088    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8_n_5
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     9.212 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state[0]_i_12__0/O
                         net (fo=1, routed)           0.000     9.212    jay__0/cpu/dl1/tag_mem/FSM_sequential_state[0]_i_12__0_n_5
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.610 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.001     9.610    jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_6__0_n_5
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.724    jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_3__0_n_5
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.881 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_2__0/CO[1]
                         net (fo=6, routed)           0.519    10.400    jay__0/cpu/dl1/tag_mem/data_mem__rw2
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.329    10.729 r  jay__0/cpu/dl1/tag_mem/data_mem__wr_data_reg[63]_i_4/O
                         net (fo=1, routed)           0.151    10.880    jay__0/cpu/dl1/mem_to_il1__rx/data_mem__wr_data_reg[63]_i_2
    SLICE_X51Y102        LUT6 (Prop_lut6_I4_O)        0.124    11.004 r  jay__0/cpu/dl1/mem_to_il1__rx/data_mem__wr_data_reg[63]_i_3__0/O
                         net (fo=6, routed)           0.544    11.548    jay__0/cpu/dl1/mem_to_il1__rx/put_reg[0]_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.124    11.672 r  jay__0/cpu/dl1/mem_to_il1__rx/tag_mem__wr_data_reg[29]_i_3__0/O
                         net (fo=1, routed)           0.558    12.230    jay__0_n_12
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    12.326 r  tag_mem__wr_data_reg[29]_i_2__0/O
                         net (fo=60, routed)          1.806    14.132    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_13_13/WE
    SLICE_X50Y100        RAMS64E                                      r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_13_13/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        1.496    14.918    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_13_13/WCLK
    SLICE_X50Y100        RAMS64E                                      r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_13_13/SP/CLK
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X50Y100        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.530    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_13_13/SP
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -14.132    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 jay__0/cpu/dl1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/dl1/tag_mem/memory_reg_0_63_14_14/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 2.308ns (25.950%)  route 6.586ns (74.050%))
  Logic Levels:           10  (BUFG=1 CARRY4=3 LUT4=1 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        1.635     5.238    jay__0/cpu/dl1/clk_100mhz_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  jay__0/cpu/dl1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  jay__0/cpu/dl1/FSM_sequential_state_reg[0]/Q
                         net (fo=152, routed)         0.815     6.472    jay__0/cpu/dl1/tag_mem/state[0]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.299     6.771 r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_0_0_i_2__0/O
                         net (fo=30, routed)          1.353     8.123    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8/A1
    SLICE_X54Y97         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.247 r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8/SP/O
                         net (fo=2, routed)           0.840     9.088    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8_n_5
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     9.212 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state[0]_i_12__0/O
                         net (fo=1, routed)           0.000     9.212    jay__0/cpu/dl1/tag_mem/FSM_sequential_state[0]_i_12__0_n_5
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.610 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.001     9.610    jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_6__0_n_5
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.724    jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_3__0_n_5
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.881 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_2__0/CO[1]
                         net (fo=6, routed)           0.519    10.400    jay__0/cpu/dl1/tag_mem/data_mem__rw2
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.329    10.729 r  jay__0/cpu/dl1/tag_mem/data_mem__wr_data_reg[63]_i_4/O
                         net (fo=1, routed)           0.151    10.880    jay__0/cpu/dl1/mem_to_il1__rx/data_mem__wr_data_reg[63]_i_2
    SLICE_X51Y102        LUT6 (Prop_lut6_I4_O)        0.124    11.004 r  jay__0/cpu/dl1/mem_to_il1__rx/data_mem__wr_data_reg[63]_i_3__0/O
                         net (fo=6, routed)           0.544    11.548    jay__0/cpu/dl1/mem_to_il1__rx/put_reg[0]_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.124    11.672 r  jay__0/cpu/dl1/mem_to_il1__rx/tag_mem__wr_data_reg[29]_i_3__0/O
                         net (fo=1, routed)           0.558    12.230    jay__0_n_12
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    12.326 r  tag_mem__wr_data_reg[29]_i_2__0/O
                         net (fo=60, routed)          1.806    14.132    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_14_14/WE
    SLICE_X50Y100        RAMS64E                                      r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_14_14/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        1.496    14.918    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_14_14/WCLK
    SLICE_X50Y100        RAMS64E                                      r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_14_14/SP/CLK
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X50Y100        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.530    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_14_14/SP
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -14.132    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 jay__0/cpu/dl1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/dl1/tag_mem/memory_reg_0_63_15_15/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 2.308ns (25.950%)  route 6.586ns (74.050%))
  Logic Levels:           10  (BUFG=1 CARRY4=3 LUT4=1 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        1.635     5.238    jay__0/cpu/dl1/clk_100mhz_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  jay__0/cpu/dl1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  jay__0/cpu/dl1/FSM_sequential_state_reg[0]/Q
                         net (fo=152, routed)         0.815     6.472    jay__0/cpu/dl1/tag_mem/state[0]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.299     6.771 r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_0_0_i_2__0/O
                         net (fo=30, routed)          1.353     8.123    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8/A1
    SLICE_X54Y97         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.247 r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8/SP/O
                         net (fo=2, routed)           0.840     9.088    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8_n_5
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     9.212 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state[0]_i_12__0/O
                         net (fo=1, routed)           0.000     9.212    jay__0/cpu/dl1/tag_mem/FSM_sequential_state[0]_i_12__0_n_5
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.610 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.001     9.610    jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_6__0_n_5
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.724    jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_3__0_n_5
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.881 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_2__0/CO[1]
                         net (fo=6, routed)           0.519    10.400    jay__0/cpu/dl1/tag_mem/data_mem__rw2
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.329    10.729 r  jay__0/cpu/dl1/tag_mem/data_mem__wr_data_reg[63]_i_4/O
                         net (fo=1, routed)           0.151    10.880    jay__0/cpu/dl1/mem_to_il1__rx/data_mem__wr_data_reg[63]_i_2
    SLICE_X51Y102        LUT6 (Prop_lut6_I4_O)        0.124    11.004 r  jay__0/cpu/dl1/mem_to_il1__rx/data_mem__wr_data_reg[63]_i_3__0/O
                         net (fo=6, routed)           0.544    11.548    jay__0/cpu/dl1/mem_to_il1__rx/put_reg[0]_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.124    11.672 r  jay__0/cpu/dl1/mem_to_il1__rx/tag_mem__wr_data_reg[29]_i_3__0/O
                         net (fo=1, routed)           0.558    12.230    jay__0_n_12
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    12.326 r  tag_mem__wr_data_reg[29]_i_2__0/O
                         net (fo=60, routed)          1.806    14.132    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_15_15/WE
    SLICE_X50Y100        RAMS64E                                      r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_15_15/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        1.496    14.918    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_15_15/WCLK
    SLICE_X50Y100        RAMS64E                                      r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_15_15/SP/CLK
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X50Y100        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.530    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_15_15/SP
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -14.132    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 jay__0/cpu/dl1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/dl1/tag_mem/memory_reg_0_63_16_16/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 2.308ns (25.950%)  route 6.586ns (74.050%))
  Logic Levels:           10  (BUFG=1 CARRY4=3 LUT4=1 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        1.635     5.238    jay__0/cpu/dl1/clk_100mhz_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  jay__0/cpu/dl1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  jay__0/cpu/dl1/FSM_sequential_state_reg[0]/Q
                         net (fo=152, routed)         0.815     6.472    jay__0/cpu/dl1/tag_mem/state[0]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.299     6.771 r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_0_0_i_2__0/O
                         net (fo=30, routed)          1.353     8.123    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8/A1
    SLICE_X54Y97         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.247 r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8/SP/O
                         net (fo=2, routed)           0.840     9.088    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8_n_5
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     9.212 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state[0]_i_12__0/O
                         net (fo=1, routed)           0.000     9.212    jay__0/cpu/dl1/tag_mem/FSM_sequential_state[0]_i_12__0_n_5
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.610 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.001     9.610    jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_6__0_n_5
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.724    jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_3__0_n_5
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.881 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_2__0/CO[1]
                         net (fo=6, routed)           0.519    10.400    jay__0/cpu/dl1/tag_mem/data_mem__rw2
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.329    10.729 r  jay__0/cpu/dl1/tag_mem/data_mem__wr_data_reg[63]_i_4/O
                         net (fo=1, routed)           0.151    10.880    jay__0/cpu/dl1/mem_to_il1__rx/data_mem__wr_data_reg[63]_i_2
    SLICE_X51Y102        LUT6 (Prop_lut6_I4_O)        0.124    11.004 r  jay__0/cpu/dl1/mem_to_il1__rx/data_mem__wr_data_reg[63]_i_3__0/O
                         net (fo=6, routed)           0.544    11.548    jay__0/cpu/dl1/mem_to_il1__rx/put_reg[0]_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.124    11.672 r  jay__0/cpu/dl1/mem_to_il1__rx/tag_mem__wr_data_reg[29]_i_3__0/O
                         net (fo=1, routed)           0.558    12.230    jay__0_n_12
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    12.326 r  tag_mem__wr_data_reg[29]_i_2__0/O
                         net (fo=60, routed)          1.806    14.132    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_16_16/WE
    SLICE_X50Y100        RAMS64E                                      r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_16_16/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        1.496    14.918    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_16_16/WCLK
    SLICE_X50Y100        RAMS64E                                      r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_16_16/SP/CLK
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X50Y100        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.530    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_16_16/SP
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -14.132    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 jay__0/cpu/dl1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/dl1/tag_mem/memory_reg_0_63_17_17/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 2.308ns (25.944%)  route 6.588ns (74.056%))
  Logic Levels:           10  (BUFG=1 CARRY4=3 LUT4=1 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        1.635     5.238    jay__0/cpu/dl1/clk_100mhz_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  jay__0/cpu/dl1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  jay__0/cpu/dl1/FSM_sequential_state_reg[0]/Q
                         net (fo=152, routed)         0.815     6.472    jay__0/cpu/dl1/tag_mem/state[0]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.299     6.771 r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_0_0_i_2__0/O
                         net (fo=30, routed)          1.353     8.123    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8/A1
    SLICE_X54Y97         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.247 r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8/SP/O
                         net (fo=2, routed)           0.840     9.088    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8_n_5
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     9.212 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state[0]_i_12__0/O
                         net (fo=1, routed)           0.000     9.212    jay__0/cpu/dl1/tag_mem/FSM_sequential_state[0]_i_12__0_n_5
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.610 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.001     9.610    jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_6__0_n_5
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.724    jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_3__0_n_5
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.881 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_2__0/CO[1]
                         net (fo=6, routed)           0.519    10.400    jay__0/cpu/dl1/tag_mem/data_mem__rw2
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.329    10.729 r  jay__0/cpu/dl1/tag_mem/data_mem__wr_data_reg[63]_i_4/O
                         net (fo=1, routed)           0.151    10.880    jay__0/cpu/dl1/mem_to_il1__rx/data_mem__wr_data_reg[63]_i_2
    SLICE_X51Y102        LUT6 (Prop_lut6_I4_O)        0.124    11.004 r  jay__0/cpu/dl1/mem_to_il1__rx/data_mem__wr_data_reg[63]_i_3__0/O
                         net (fo=6, routed)           0.544    11.548    jay__0/cpu/dl1/mem_to_il1__rx/put_reg[0]_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.124    11.672 r  jay__0/cpu/dl1/mem_to_il1__rx/tag_mem__wr_data_reg[29]_i_3__0/O
                         net (fo=1, routed)           0.558    12.230    jay__0_n_12
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    12.326 r  tag_mem__wr_data_reg[29]_i_2__0/O
                         net (fo=60, routed)          1.808    14.134    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_17_17/WE
    SLICE_X46Y100        RAMS64E                                      r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_17_17/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        1.498    14.920    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_17_17/WCLK
    SLICE_X46Y100        RAMS64E                                      r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_17_17/SP/CLK
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X46Y100        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.532    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_17_17/SP
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 jay__0/cpu/dl1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/dl1/tag_mem/memory_reg_0_63_18_18/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 2.308ns (25.944%)  route 6.588ns (74.056%))
  Logic Levels:           10  (BUFG=1 CARRY4=3 LUT4=1 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        1.635     5.238    jay__0/cpu/dl1/clk_100mhz_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  jay__0/cpu/dl1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  jay__0/cpu/dl1/FSM_sequential_state_reg[0]/Q
                         net (fo=152, routed)         0.815     6.472    jay__0/cpu/dl1/tag_mem/state[0]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.299     6.771 r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_0_0_i_2__0/O
                         net (fo=30, routed)          1.353     8.123    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8/A1
    SLICE_X54Y97         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.247 r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8/SP/O
                         net (fo=2, routed)           0.840     9.088    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8_n_5
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     9.212 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state[0]_i_12__0/O
                         net (fo=1, routed)           0.000     9.212    jay__0/cpu/dl1/tag_mem/FSM_sequential_state[0]_i_12__0_n_5
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.610 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.001     9.610    jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_6__0_n_5
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.724    jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_3__0_n_5
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.881 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_2__0/CO[1]
                         net (fo=6, routed)           0.519    10.400    jay__0/cpu/dl1/tag_mem/data_mem__rw2
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.329    10.729 r  jay__0/cpu/dl1/tag_mem/data_mem__wr_data_reg[63]_i_4/O
                         net (fo=1, routed)           0.151    10.880    jay__0/cpu/dl1/mem_to_il1__rx/data_mem__wr_data_reg[63]_i_2
    SLICE_X51Y102        LUT6 (Prop_lut6_I4_O)        0.124    11.004 r  jay__0/cpu/dl1/mem_to_il1__rx/data_mem__wr_data_reg[63]_i_3__0/O
                         net (fo=6, routed)           0.544    11.548    jay__0/cpu/dl1/mem_to_il1__rx/put_reg[0]_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.124    11.672 r  jay__0/cpu/dl1/mem_to_il1__rx/tag_mem__wr_data_reg[29]_i_3__0/O
                         net (fo=1, routed)           0.558    12.230    jay__0_n_12
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    12.326 r  tag_mem__wr_data_reg[29]_i_2__0/O
                         net (fo=60, routed)          1.808    14.134    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_18_18/WE
    SLICE_X46Y100        RAMS64E                                      r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_18_18/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        1.498    14.920    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_18_18/WCLK
    SLICE_X46Y100        RAMS64E                                      r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_18_18/SP/CLK
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X46Y100        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.532    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_18_18/SP
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 jay__0/cpu/dl1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/dl1/tag_mem/memory_reg_0_63_19_19/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 2.308ns (25.944%)  route 6.588ns (74.056%))
  Logic Levels:           10  (BUFG=1 CARRY4=3 LUT4=1 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        1.635     5.238    jay__0/cpu/dl1/clk_100mhz_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  jay__0/cpu/dl1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  jay__0/cpu/dl1/FSM_sequential_state_reg[0]/Q
                         net (fo=152, routed)         0.815     6.472    jay__0/cpu/dl1/tag_mem/state[0]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.299     6.771 r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_0_0_i_2__0/O
                         net (fo=30, routed)          1.353     8.123    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8/A1
    SLICE_X54Y97         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.247 r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8/SP/O
                         net (fo=2, routed)           0.840     9.088    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8_n_5
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     9.212 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state[0]_i_12__0/O
                         net (fo=1, routed)           0.000     9.212    jay__0/cpu/dl1/tag_mem/FSM_sequential_state[0]_i_12__0_n_5
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.610 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.001     9.610    jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_6__0_n_5
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.724    jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_3__0_n_5
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.881 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_2__0/CO[1]
                         net (fo=6, routed)           0.519    10.400    jay__0/cpu/dl1/tag_mem/data_mem__rw2
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.329    10.729 r  jay__0/cpu/dl1/tag_mem/data_mem__wr_data_reg[63]_i_4/O
                         net (fo=1, routed)           0.151    10.880    jay__0/cpu/dl1/mem_to_il1__rx/data_mem__wr_data_reg[63]_i_2
    SLICE_X51Y102        LUT6 (Prop_lut6_I4_O)        0.124    11.004 r  jay__0/cpu/dl1/mem_to_il1__rx/data_mem__wr_data_reg[63]_i_3__0/O
                         net (fo=6, routed)           0.544    11.548    jay__0/cpu/dl1/mem_to_il1__rx/put_reg[0]_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.124    11.672 r  jay__0/cpu/dl1/mem_to_il1__rx/tag_mem__wr_data_reg[29]_i_3__0/O
                         net (fo=1, routed)           0.558    12.230    jay__0_n_12
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    12.326 r  tag_mem__wr_data_reg[29]_i_2__0/O
                         net (fo=60, routed)          1.808    14.134    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_19_19/WE
    SLICE_X46Y100        RAMS64E                                      r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_19_19/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        1.498    14.920    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_19_19/WCLK
    SLICE_X46Y100        RAMS64E                                      r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_19_19/SP/CLK
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X46Y100        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.532    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_19_19/SP
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 jay__0/cpu/dl1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/dl1/tag_mem/memory_reg_0_63_1_1/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 2.308ns (25.944%)  route 6.588ns (74.056%))
  Logic Levels:           10  (BUFG=1 CARRY4=3 LUT4=1 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        1.635     5.238    jay__0/cpu/dl1/clk_100mhz_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  jay__0/cpu/dl1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  jay__0/cpu/dl1/FSM_sequential_state_reg[0]/Q
                         net (fo=152, routed)         0.815     6.472    jay__0/cpu/dl1/tag_mem/state[0]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.299     6.771 r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_0_0_i_2__0/O
                         net (fo=30, routed)          1.353     8.123    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8/A1
    SLICE_X54Y97         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.247 r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8/SP/O
                         net (fo=2, routed)           0.840     9.088    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8_n_5
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     9.212 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state[0]_i_12__0/O
                         net (fo=1, routed)           0.000     9.212    jay__0/cpu/dl1/tag_mem/FSM_sequential_state[0]_i_12__0_n_5
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.610 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.001     9.610    jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_6__0_n_5
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.724    jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_3__0_n_5
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.881 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_2__0/CO[1]
                         net (fo=6, routed)           0.519    10.400    jay__0/cpu/dl1/tag_mem/data_mem__rw2
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.329    10.729 r  jay__0/cpu/dl1/tag_mem/data_mem__wr_data_reg[63]_i_4/O
                         net (fo=1, routed)           0.151    10.880    jay__0/cpu/dl1/mem_to_il1__rx/data_mem__wr_data_reg[63]_i_2
    SLICE_X51Y102        LUT6 (Prop_lut6_I4_O)        0.124    11.004 r  jay__0/cpu/dl1/mem_to_il1__rx/data_mem__wr_data_reg[63]_i_3__0/O
                         net (fo=6, routed)           0.544    11.548    jay__0/cpu/dl1/mem_to_il1__rx/put_reg[0]_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.124    11.672 r  jay__0/cpu/dl1/mem_to_il1__rx/tag_mem__wr_data_reg[29]_i_3__0/O
                         net (fo=1, routed)           0.558    12.230    jay__0_n_12
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    12.326 r  tag_mem__wr_data_reg[29]_i_2__0/O
                         net (fo=60, routed)          1.808    14.134    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_1_1/WE
    SLICE_X46Y100        RAMS64E                                      r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_1_1/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        1.498    14.920    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_1_1/WCLK
    SLICE_X46Y100        RAMS64E                                      r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_1_1/SP/CLK
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X46Y100        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.532    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_1_1/SP
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 jay__0/cpu/dl1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/dl1/tag_mem/memory_reg_0_63_24_24/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 2.308ns (25.944%)  route 6.588ns (74.056%))
  Logic Levels:           10  (BUFG=1 CARRY4=3 LUT4=1 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        1.635     5.238    jay__0/cpu/dl1/clk_100mhz_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  jay__0/cpu/dl1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  jay__0/cpu/dl1/FSM_sequential_state_reg[0]/Q
                         net (fo=152, routed)         0.815     6.472    jay__0/cpu/dl1/tag_mem/state[0]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.299     6.771 r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_0_0_i_2__0/O
                         net (fo=30, routed)          1.353     8.123    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8/A1
    SLICE_X54Y97         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.247 r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8/SP/O
                         net (fo=2, routed)           0.840     9.088    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8_n_5
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     9.212 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state[0]_i_12__0/O
                         net (fo=1, routed)           0.000     9.212    jay__0/cpu/dl1/tag_mem/FSM_sequential_state[0]_i_12__0_n_5
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.610 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.001     9.610    jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_6__0_n_5
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.724    jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_3__0_n_5
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.881 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_2__0/CO[1]
                         net (fo=6, routed)           0.519    10.400    jay__0/cpu/dl1/tag_mem/data_mem__rw2
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.329    10.729 r  jay__0/cpu/dl1/tag_mem/data_mem__wr_data_reg[63]_i_4/O
                         net (fo=1, routed)           0.151    10.880    jay__0/cpu/dl1/mem_to_il1__rx/data_mem__wr_data_reg[63]_i_2
    SLICE_X51Y102        LUT6 (Prop_lut6_I4_O)        0.124    11.004 r  jay__0/cpu/dl1/mem_to_il1__rx/data_mem__wr_data_reg[63]_i_3__0/O
                         net (fo=6, routed)           0.544    11.548    jay__0/cpu/dl1/mem_to_il1__rx/put_reg[0]_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.124    11.672 r  jay__0/cpu/dl1/mem_to_il1__rx/tag_mem__wr_data_reg[29]_i_3__0/O
                         net (fo=1, routed)           0.558    12.230    jay__0_n_12
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    12.326 r  tag_mem__wr_data_reg[29]_i_2__0/O
                         net (fo=60, routed)          1.808    14.134    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_24_24/WE
    SLICE_X46Y101        RAMS64E                                      r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_24_24/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        1.498    14.920    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_24_24/WCLK
    SLICE_X46Y101        RAMS64E                                      r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_24_24/SP/CLK
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X46Y101        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.532    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_24_24/SP
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 jay__0/cpu/dl1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/dl1/tag_mem/memory_reg_0_63_25_25/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 2.308ns (25.944%)  route 6.588ns (74.056%))
  Logic Levels:           10  (BUFG=1 CARRY4=3 LUT4=1 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        1.635     5.238    jay__0/cpu/dl1/clk_100mhz_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  jay__0/cpu/dl1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  jay__0/cpu/dl1/FSM_sequential_state_reg[0]/Q
                         net (fo=152, routed)         0.815     6.472    jay__0/cpu/dl1/tag_mem/state[0]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.299     6.771 r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_0_0_i_2__0/O
                         net (fo=30, routed)          1.353     8.123    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8/A1
    SLICE_X54Y97         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.247 r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8/SP/O
                         net (fo=2, routed)           0.840     9.088    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_8_8_n_5
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     9.212 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state[0]_i_12__0/O
                         net (fo=1, routed)           0.000     9.212    jay__0/cpu/dl1/tag_mem/FSM_sequential_state[0]_i_12__0_n_5
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.610 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.001     9.610    jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_6__0_n_5
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.724    jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_3__0_n_5
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.881 r  jay__0/cpu/dl1/tag_mem/FSM_sequential_state_reg[0]_i_2__0/CO[1]
                         net (fo=6, routed)           0.519    10.400    jay__0/cpu/dl1/tag_mem/data_mem__rw2
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.329    10.729 r  jay__0/cpu/dl1/tag_mem/data_mem__wr_data_reg[63]_i_4/O
                         net (fo=1, routed)           0.151    10.880    jay__0/cpu/dl1/mem_to_il1__rx/data_mem__wr_data_reg[63]_i_2
    SLICE_X51Y102        LUT6 (Prop_lut6_I4_O)        0.124    11.004 r  jay__0/cpu/dl1/mem_to_il1__rx/data_mem__wr_data_reg[63]_i_3__0/O
                         net (fo=6, routed)           0.544    11.548    jay__0/cpu/dl1/mem_to_il1__rx/put_reg[0]_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.124    11.672 r  jay__0/cpu/dl1/mem_to_il1__rx/tag_mem__wr_data_reg[29]_i_3__0/O
                         net (fo=1, routed)           0.558    12.230    jay__0_n_12
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    12.326 r  tag_mem__wr_data_reg[29]_i_2__0/O
                         net (fo=60, routed)          1.808    14.134    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_25_25/WE
    SLICE_X46Y101        RAMS64E                                      r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_25_25/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        1.498    14.920    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_25_25/WCLK
    SLICE_X46Y101        RAMS64E                                      r  jay__0/cpu/dl1/tag_mem/memory_reg_0_63_25_25/SP/CLK
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X46Y101        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.532    jay__0/cpu/dl1/tag_mem/memory_reg_0_63_25_25/SP
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                  0.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 jay__0/cpu/MEM__pc_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/WB__pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.146%)  route 0.219ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        0.551     1.470    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X47Y129        FDRE                                         r  jay__0/cpu/MEM__pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y129        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  jay__0/cpu/MEM__pc_reg[29]/Q
                         net (fo=1, routed)           0.219     1.831    jay__0/cpu/MEM__pc[29]
    SLICE_X52Y129        FDRE                                         r  jay__0/cpu/WB__pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        0.817     1.982    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X52Y129        FDRE                                         r  jay__0/cpu/WB__pc_reg[29]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X52Y129        FDRE (Hold_fdre_C_D)         0.070     1.801    jay__0/cpu/WB__pc_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 jay__0/cpu/MEM__c_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/WB__c_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.116%)  route 0.219ns (60.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        0.556     1.475    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X48Y135        FDRE                                         r  jay__0/cpu/MEM__c_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  jay__0/cpu/MEM__c_reg[63]/Q
                         net (fo=1, routed)           0.219     1.836    jay__0/cpu/MEM__c__0[63]
    SLICE_X52Y135        FDRE                                         r  jay__0/cpu/WB__c_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        0.822     1.988    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X52Y135        FDRE                                         r  jay__0/cpu/WB__c_reg[63]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X52Y135        FDRE (Hold_fdre_C_D)         0.066     1.803    jay__0/cpu/WB__c_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 jay__0/cpu/il1/il1_to_mem__tx/tx__data_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/l2_cache/il1_to_mem__rx/buffer_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.582%)  route 0.244ns (63.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        0.558     1.477    jay__0/cpu/il1/il1_to_mem__tx/clk_100mhz_IBUF_BUFG
    SLICE_X53Y103        FDRE                                         r  jay__0/cpu/il1/il1_to_mem__tx/tx__data_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  jay__0/cpu/il1/il1_to_mem__tx/tx__data_reg[57]/Q
                         net (fo=1, routed)           0.244     1.863    jay__0/l2_cache/il1_to_mem__rx/buffer_reg[63]_0[57]
    SLICE_X54Y95         FDRE                                         r  jay__0/l2_cache/il1_to_mem__rx/buffer_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        0.834     1.999    jay__0/l2_cache/il1_to_mem__rx/clk_100mhz_IBUF_BUFG
    SLICE_X54Y95         FDRE                                         r  jay__0/l2_cache/il1_to_mem__rx/buffer_reg[57]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X54Y95         FDRE (Hold_fdre_C_D)         0.063     1.816    jay__0/l2_cache/il1_to_mem__rx/buffer_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 jay__0/cpu/MEM__c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/WB__c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        0.547     1.466    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X51Y123        FDRE                                         r  jay__0/cpu/MEM__c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y123        FDRE (Prop_fdre_C_Q)         0.141     1.607 r  jay__0/cpu/MEM__c_reg[4]/Q
                         net (fo=4, routed)           0.218     1.826    jay__0/cpu/MEM__c[4]
    SLICE_X55Y121        FDRE                                         r  jay__0/cpu/WB__c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        0.816     1.981    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X55Y121        FDRE                                         r  jay__0/cpu/WB__c_reg[4]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X55Y121        FDRE (Hold_fdre_C_D)         0.047     1.777    jay__0/cpu/WB__c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 jay__0/cpu/MEM__c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/WB__c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.261%)  route 0.248ns (63.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        0.550     1.469    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X45Y123        FDRE                                         r  jay__0/cpu/MEM__c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y123        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  jay__0/cpu/MEM__c_reg[13]/Q
                         net (fo=3, routed)           0.248     1.858    jay__0/cpu/MEM__c[13]
    SLICE_X53Y123        FDRE                                         r  jay__0/cpu/WB__c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        0.812     1.978    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  jay__0/cpu/WB__c_reg[13]/C
                         clock pessimism             -0.250     1.727    
    SLICE_X53Y123        FDRE (Hold_fdre_C_D)         0.070     1.797    jay__0/cpu/WB__c_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 jay__0/cpu/EX__pc_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/MEM__pc_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.609%)  route 0.255ns (64.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        0.548     1.467    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X53Y128        FDRE                                         r  jay__0/cpu/EX__pc_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y128        FDRE (Prop_fdre_C_Q)         0.141     1.608 r  jay__0/cpu/EX__pc_reg[32]/Q
                         net (fo=2, routed)           0.255     1.863    jay__0/cpu/EX__pc[32]
    SLICE_X49Y126        FDRE                                         r  jay__0/cpu/MEM__pc_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        0.816     1.981    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X49Y126        FDRE                                         r  jay__0/cpu/MEM__pc_reg[32]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X49Y126        FDRE (Hold_fdre_C_D)         0.070     1.800    jay__0/cpu/MEM__pc_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 jay__0/cpu/EX__pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/MEM__pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.871%)  route 0.263ns (65.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        0.553     1.472    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X49Y118        FDRE                                         r  jay__0/cpu/EX__pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  jay__0/cpu/EX__pc_reg[2]/Q
                         net (fo=7, routed)           0.263     1.877    jay__0/cpu/EX__pc[2]
    SLICE_X52Y119        FDRE                                         r  jay__0/cpu/MEM__pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        0.817     1.983    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X52Y119        FDRE                                         r  jay__0/cpu/MEM__pc_reg[2]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X52Y119        FDRE (Hold_fdre_C_D)         0.066     1.798    jay__0/cpu/MEM__pc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 jay__0/cpu/MEM__c_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/WB__c_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.281%)  route 0.270ns (65.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        0.556     1.475    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X47Y134        FDRE                                         r  jay__0/cpu/MEM__c_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  jay__0/cpu/MEM__c_reg[59]/Q
                         net (fo=1, routed)           0.270     1.887    jay__0/cpu/MEM__c__0[59]
    SLICE_X52Y134        FDRE                                         r  jay__0/cpu/WB__c_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        0.822     1.987    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X52Y134        FDRE                                         r  jay__0/cpu/WB__c_reg[59]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X52Y134        FDRE (Hold_fdre_C_D)         0.066     1.802    jay__0/cpu/WB__c_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 jay__0/cpu/MEM__c_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/WB__c_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.280%)  route 0.283ns (66.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        0.555     1.474    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X48Y133        FDRE                                         r  jay__0/cpu/MEM__c_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y133        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  jay__0/cpu/MEM__c_reg[45]/Q
                         net (fo=1, routed)           0.283     1.898    jay__0/cpu/MEM__c__0[45]
    SLICE_X55Y133        FDRE                                         r  jay__0/cpu/WB__c_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        0.821     1.986    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X55Y133        FDRE                                         r  jay__0/cpu/WB__c_reg[45]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X55Y133        FDRE (Hold_fdre_C_D)         0.066     1.801    jay__0/cpu/WB__c_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 jay__0/l2_cache/il1_to_mem__rx/buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/l2_cache/mem__addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.226ns (48.269%)  route 0.242ns (51.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        0.563     1.482    jay__0/l2_cache/il1_to_mem__rx/clk_100mhz_IBUF_BUFG
    SLICE_X63Y100        FDRE                                         r  jay__0/l2_cache/il1_to_mem__rx/buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.128     1.610 r  jay__0/l2_cache/il1_to_mem__rx/buffer_reg[8]/Q
                         net (fo=2, routed)           0.242     1.853    jay__0/l2_cache/il1_to_mem__rx/Q[8]
    SLICE_X64Y99         LUT6 (Prop_lut6_I1_O)        0.098     1.951 r  jay__0/l2_cache/il1_to_mem__rx/mem__addr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.951    jay__0/l2_cache/mem__addr_n0_in[8]
    SLICE_X64Y99         FDRE                                         r  jay__0/l2_cache/mem__addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4409, routed)        0.841     2.006    jay__0/l2_cache/clk_100mhz_IBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  jay__0/l2_cache/mem__addr_reg[8]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.092     1.852    jay__0/l2_cache/mem__addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y20   jay__0/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y20   jay__0/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y21   jay__0/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y21   jay__0/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y22   jay__0/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y22   jay__0/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18   jay__0/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18   jay__0/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19   jay__0/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19   jay__0/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y118  jay__0/cpu/dl1/data_mem/memory_reg_0_255_30_30/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y118  jay__0/cpu/dl1/data_mem/memory_reg_0_255_30_30/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y118  jay__0/cpu/dl1/data_mem/memory_reg_0_255_30_30/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y118  jay__0/cpu/dl1/data_mem/memory_reg_0_255_30_30/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y118  jay__0/cpu/dl1/data_mem/memory_reg_0_255_37_37/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y118  jay__0/cpu/dl1/data_mem/memory_reg_0_255_37_37/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y118  jay__0/cpu/dl1/data_mem/memory_reg_0_255_37_37/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y118  jay__0/cpu/dl1/data_mem/memory_reg_0_255_37_37/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y114  jay__0/cpu/dl1/data_mem/memory_reg_0_255_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y114  jay__0/cpu/dl1/data_mem/memory_reg_0_255_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y121  jay__0/cpu/dl1/data_mem/memory_reg_0_255_24_24/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y121  jay__0/cpu/dl1/data_mem/memory_reg_0_255_24_24/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y121  jay__0/cpu/dl1/data_mem/memory_reg_0_255_24_24/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y122  jay__0/cpu/dl1/data_mem/memory_reg_0_255_25_25/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y122  jay__0/cpu/dl1/data_mem/memory_reg_0_255_25_25/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y122  jay__0/cpu/dl1/data_mem/memory_reg_0_255_25_25/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y122  jay__0/cpu/dl1/data_mem/memory_reg_0_255_25_25/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y98   jay__0/cpu/il1/data_mem/memory_reg_0_255_20_20/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y98   jay__0/cpu/il1/data_mem/memory_reg_0_255_20_20/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y98   jay__0/cpu/il1/data_mem/memory_reg_0_255_20_20/RAMS64E_C/CLK



