/*
 * Copyright (c) 2019, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 *
 */

#include "tegra234-soc/tegra234-soc-minimal.dtsi"

/ {
	mc_sid@2c00000 {
		compatible = "nvidia,tegra234-mc-sid";
		reg = <0x0 0x02c00000 0x0 0x00010000>; /* MC_SID_BASE */
		status = "disabled";
	};

	smmu: iommu@12000000 {
		compatible = "arm,mmu-500";

		reg = <0 0x12000000 0 0x1000000>,
		      <0 0x11000000 0 0x1000000>,
		      <0 0x10000000 0 0x1000000>;

		#global-interrupts = <1>;
		interrupts = <0 170 4>,
			     <0 170 4>,
			     <0 232 4>,
			     <0 240 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>,
			     <0 170 4>;
		stream-match-mask = <0x7F80>;
		#iommu-cells = <1>;
		iso-smmu-id = <2>;

		status = "disabled";
	};
};
