Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Feb 05 16:03:38 2017
| Host         : DESKTOP-MK74K7A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    68 |
| Unused register locations in slices containing registers |   161 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             145 |           59 |
| No           | No                    | Yes                    |              45 |           11 |
| No           | Yes                   | No                     |             200 |           84 |
| Yes          | No                    | No                     |             201 |           53 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |             746 |          231 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal             |                                                                                     Enable Signal                                                                                    |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                       |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0                       |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0                       |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                 |                                                                                                                                                      |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                     |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0                                                                                                    |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                               |                1 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                      |                                                                                                                                                      |                3 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                 |                1 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                          |                1 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                              | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                          |                1 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  |                                                                                                                                                      |                2 |              4 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                3 |              5 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1                                                                                                                              |                                                                                                                                                      |                2 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                   |                                                                                                                                                      |                2 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_0                                                                                                         |                                                                                                                                                      |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                      | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                               |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                     | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/Module/SR[0]                                                                                             |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                      | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/Module/SR[0]                                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                     | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/Module/SR[0]                                                                                             |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                     | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/Module/SR[0]                                                                                             |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                     | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/Module/SR[0]                                                                                             |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                      | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/Module/SR[0]                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                     | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/Module/SR[0]                                                                                             |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                     | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/Module/SR[0]                                                                                             |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                      | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/Module/SR[0]                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/p_1_in[3]                                                                                                                                | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/Module/SR[0]                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                               | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/Module/SR[0]                                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                               | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/Module/SR[0]                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                               | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/Module/SR[0]                                                                                             |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                     | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/Module/SR[0]                                                                                             |                1 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                          |                                                                                                                                                      |                2 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/SRL16_En |                                                                                                                                                      |                7 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                                                                            |                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                     | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/Module/SR[0]                                                                                             |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                     | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/Module/SR[0]                                                                                             |                1 |              8 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                    |                                                                                                                                                      |                2 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_0                                                                                                          |                                                                                                                                                      |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                   | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                7 |             20 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                        |                4 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/Module/SR[0]                                                                                             |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                9 |             32 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                               |                                                                                                                                                      |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                          |                                                                                                                                                      |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                             |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                         |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                          | design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/Module/SR[0]                                                                                             |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_1_n_0                                            |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                         |                                                                                                                                                      |                9 |             33 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                    |                                                                                                                                                      |               10 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Mux_Select_LUT6/Using_FPGA.Native_0                                 |                                                                                                                                                      |               11 |             75 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      |                                                                                                                                                      |               34 |             77 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               27 |             78 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                      |                                                                                                                                                      |               28 |             87 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Out_reg[0][26]                                                                                       |                                                                                                                                                      |               16 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               63 |            141 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               84 |            218 |
+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


