#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jul 15 12:02:30 2024
# Process ID: 16636
# Current directory: E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18264 E:\Projects\ZYNQ_Taksun\PRJ_2\usart_gpio\usart_gpio.xpr
# Log file: E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/vivado.log
# Journal file: E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.xpr
INFO: [Project 1-313] Project file moved from 'E:/Projects/YNQ_Takun/PRJ_2/usart_gpio' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 904.199 ; gain = 181.863
update_compile_order -fileset sources_1
open_bd_design {E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <design_1> from BD file <E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_ENABLE {0} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART0_UART0_IO {MIO 46 .. 47} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} CONFIG.PCW_UART1_UART1_IO {MIO 32 .. 33} CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} CONFIG.PCW_I2C1_I2C1_IO {MIO 32 .. 33} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO}] [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_EN_CLK0_PORT {0} CONFIG.PCW_EN_RST0_PORT {0}] [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
WARNING: [Boardtcl 53-1] No current board_part set.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
