	component niosII_system is
		port (
			clk_clk                                                                          : in    std_logic                     := 'X';             -- clk
			reset_reset_n                                                                    : in    std_logic                     := 'X';             -- reset_n
			character_lcd_0_external_interface_DATA                                          : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- DATA
			character_lcd_0_external_interface_ON                                            : out   std_logic;                                        -- ON
			character_lcd_0_external_interface_BLON                                          : out   std_logic;                                        -- BLON
			character_lcd_0_external_interface_EN                                            : out   std_logic;                                        -- EN
			character_lcd_0_external_interface_RS                                            : out   std_logic;                                        -- RS
			character_lcd_0_external_interface_RW                                            : out   std_logic;                                        -- RW
			altpll_0_c0_clk                                                                  : out   std_logic;                                        -- clk
			sdram_0_wire_addr                                                                : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_0_wire_ba                                                                  : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_0_wire_cas_n                                                               : out   std_logic;                                        -- cas_n
			sdram_0_wire_cke                                                                 : out   std_logic;                                        -- cke
			sdram_0_wire_cs_n                                                                : out   std_logic;                                        -- cs_n
			sdram_0_wire_dq                                                                  : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_0_wire_dqm                                                                 : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_0_wire_ras_n                                                               : out   std_logic;                                        -- ras_n
			sdram_0_wire_we_n                                                                : out   std_logic;                                        -- we_n
			sram_0_external_interface_DQ                                                     : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			sram_0_external_interface_ADDR                                                   : out   std_logic_vector(17 downto 0);                    -- ADDR
			sram_0_external_interface_LB_N                                                   : out   std_logic;                                        -- LB_N
			sram_0_external_interface_UB_N                                                   : out   std_logic;                                        -- UB_N
			sram_0_external_interface_CE_N                                                   : out   std_logic;                                        -- CE_N
			sram_0_external_interface_OE_N                                                   : out   std_logic;                                        -- OE_N
			sram_0_external_interface_WE_N                                                   : out   std_logic;                                        -- WE_N
			rs232_0_external_interface_RXD                                                   : in    std_logic                     := 'X';             -- RXD
			rs232_0_external_interface_TXD                                                   : out   std_logic;                                        -- TXD
			switch_external_connection_export                                                : in    std_logic                     := 'X';             -- export
			tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_read_n_out       : out   std_logic_vector(0 downto 0);                     -- generic_tristate_controller_0_tcm_read_n_out
			tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_data_out         : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- generic_tristate_controller_0_tcm_data_out
			tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_chipselect_n_out : out   std_logic_vector(0 downto 0);                     -- generic_tristate_controller_0_tcm_chipselect_n_out
			tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_write_n_out      : out   std_logic_vector(0 downto 0);                     -- generic_tristate_controller_0_tcm_write_n_out
			tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_address_out      : out   std_logic_vector(21 downto 0);                    -- generic_tristate_controller_0_tcm_address_out
			altera_up_sd_card_avalon_interface_0_conduit_end_b_SD_cmd                        : inout std_logic                     := 'X';             -- b_SD_cmd
			altera_up_sd_card_avalon_interface_0_conduit_end_b_SD_dat                        : inout std_logic                     := 'X';             -- b_SD_dat
			altera_up_sd_card_avalon_interface_0_conduit_end_b_SD_dat3                       : inout std_logic                     := 'X';             -- b_SD_dat3
			altera_up_sd_card_avalon_interface_0_conduit_end_o_SD_clock                      : out   std_logic                                         -- o_SD_clock
		);
	end component niosII_system;

