// Seed: 3484441037
module module_0 ();
  wire [-1 : 1] id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd80
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  output wire _id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [1 : id_4] id_5;
endmodule
module module_2 #(
    parameter id_7 = 32'd76
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  output wire id_8;
  input wire _id_7;
  inout wire id_6;
  module_0 modCall_1 ();
  inout wire id_5;
  inout tri0 id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [1 : id_7] id_9;
  ;
  assign id_4 = 1 == id_3;
endmodule
