
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009560  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  20009560  20009560  00011560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000530  20009568  20009568  00011568  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000001f8  20009a98  20009a98  00011a98  2**2
                  ALLOC
  4 .stack        00003000  20009c90  20009c90  00011a98  2**0
                  ALLOC
  5 .comment      0000025a  00000000  00000000  00011a98  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000007d8  00000000  00000000  00011cf2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 0000157c  00000000  00000000  000124ca  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000b27b  00000000  00000000  00013a46  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000147e  00000000  00000000  0001ecc1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000043cc  00000000  00000000  0002013f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000026ac  00000000  00000000  0002450c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000043eb  00000000  00000000  00026bb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002b5b  00000000  00000000  0002afa3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0005bc71  00000000  00000000  0002dafe  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0008976f  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000770  00000000  00000000  00089794  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	2000172d 	.word	0x2000172d
2000006c:	20001759 	.word	0x20001759
20000070:	200022a9 	.word	0x200022a9
20000074:	200022d5 	.word	0x200022d5
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200026b9 	.word	0x200026b9
2000021c:	200026e1 	.word	0x200026e1
20000220:	20002709 	.word	0x20002709
20000224:	20002731 	.word	0x20002731
20000228:	20002759 	.word	0x20002759
2000022c:	20002781 	.word	0x20002781
20000230:	200027a9 	.word	0x200027a9
20000234:	200027d1 	.word	0x200027d1
20000238:	200027f9 	.word	0x200027f9
2000023c:	20002821 	.word	0x20002821
20000240:	20002849 	.word	0x20002849
20000244:	20002871 	.word	0x20002871
20000248:	20002899 	.word	0x20002899
2000024c:	200028c1 	.word	0x200028c1
20000250:	200028e9 	.word	0x200028e9
20000254:	20002911 	.word	0x20002911
20000258:	20002939 	.word	0x20002939
2000025c:	20002961 	.word	0x20002961
20000260:	20002989 	.word	0x20002989
20000264:	200029b1 	.word	0x200029b1
20000268:	200029d9 	.word	0x200029d9
2000026c:	20002a01 	.word	0x20002a01
20000270:	20002a29 	.word	0x20002a29
20000274:	20002a51 	.word	0x20002a51
20000278:	20002a79 	.word	0x20002a79
2000027c:	20002aa1 	.word	0x20002aa1
20000280:	20002ac9 	.word	0x20002ac9
20000284:	20002af1 	.word	0x20002af1
20000288:	20002b19 	.word	0x20002b19
2000028c:	20002b41 	.word	0x20002b41
20000290:	20002b69 	.word	0x20002b69
20000294:	20002b91 	.word	0x20002b91

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	20002425 	.word	0x20002425
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20009568 	.word	0x20009568
20000450:	20009568 	.word	0x20009568
20000454:	20009568 	.word	0x20009568
20000458:	20009a98 	.word	0x20009a98
2000045c:	00000000 	.word	0x00000000
20000460:	20009a98 	.word	0x20009a98
20000464:	20009c90 	.word	0x20009c90
20000468:	2000334d 	.word	0x2000334d
2000046c:	2000050d 	.word	0x2000050d

20000470 <__do_global_dtors_aux>:
20000470:	f649 2398 	movw	r3, #39576	; 0x9a98
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f249 5068 	movw	r0, #38248	; 0x9568
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <trigger_solenoid_pin_init>:
#define MS_MULT 100000
#define CYCLE_MULT 10000 //  TODO

#define TRIGGER_DURATION 30

void trigger_solenoid_pin_init() {
200004a0:	b580      	push	{r7, lr}
200004a2:	af00      	add	r7, sp, #0
    MSS_GPIO_init();
200004a4:	f001 ff4a 	bl	2000233c <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
200004a8:	f04f 0001 	mov.w	r0, #1
200004ac:	f04f 0105 	mov.w	r1, #5
200004b0:	f001 ff7a 	bl	200023a8 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004b4:	f04f 0001 	mov.w	r0, #1
200004b8:	f04f 0100 	mov.w	r1, #0
200004bc:	f001 ff92 	bl	200023e4 <MSS_GPIO_set_output>
}
200004c0:	bd80      	pop	{r7, pc}
200004c2:	bf00      	nop

200004c4 <trigger_solenoid_activate>:

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
200004c4:	b580      	push	{r7, lr}
200004c6:	b084      	sub	sp, #16
200004c8:	af00      	add	r7, sp, #0
200004ca:	6078      	str	r0, [r7, #4]
	//uint32_t cycles = ms * MS_MULT;
	//volatile uint32_t* address = (volatile uint32_t *)SOLENOID_ADDR;
	//*address = cycles;

	// Use a GPIO pin and a forced loop
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
200004cc:	f04f 0001 	mov.w	r0, #1
200004d0:	f04f 0101 	mov.w	r1, #1
200004d4:	f001 ff86 	bl	200023e4 <MSS_GPIO_set_output>
	volatile uint32_t i;
	for(i = 0; i < ms * CYCLE_MULT; i++) { }
200004d8:	f04f 0300 	mov.w	r3, #0
200004dc:	60fb      	str	r3, [r7, #12]
200004de:	e003      	b.n	200004e8 <trigger_solenoid_activate+0x24>
200004e0:	68fb      	ldr	r3, [r7, #12]
200004e2:	f103 0301 	add.w	r3, r3, #1
200004e6:	60fb      	str	r3, [r7, #12]
200004e8:	687b      	ldr	r3, [r7, #4]
200004ea:	f242 7210 	movw	r2, #10000	; 0x2710
200004ee:	fb02 f203 	mul.w	r2, r2, r3
200004f2:	68fb      	ldr	r3, [r7, #12]
200004f4:	429a      	cmp	r2, r3
200004f6:	d8f3      	bhi.n	200004e0 <trigger_solenoid_activate+0x1c>
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004f8:	f04f 0001 	mov.w	r0, #1
200004fc:	f04f 0100 	mov.w	r1, #0
20000500:	f001 ff70 	bl	200023e4 <MSS_GPIO_set_output>
}
20000504:	f107 0710 	add.w	r7, r7, #16
20000508:	46bd      	mov	sp, r7
2000050a:	bd80      	pop	{r7, pc}

2000050c <main>:
// make all do_ functions take the n64 args as defined to use the button macro!
void do_solenoid(n64_state_t* state, n64_state_t* last_state);
void do_servos_manual(n64_state_t* state, n64_state_t* last_state);
void do_automatic(n64_state_t* state, n64_state_t* last_state);

int main() {
2000050c:	b580      	push	{r7, lr}
2000050e:	b084      	sub	sp, #16
20000510:	af00      	add	r7, sp, #0

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
20000512:	f001 ff13 	bl	2000233c <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
20000516:	f04f 0000 	mov.w	r0, #0
2000051a:	f04f 0105 	mov.w	r1, #5
2000051e:	f001 ff43 	bl	200023a8 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
20000522:	f04f 0000 	mov.w	r0, #0
20000526:	f04f 0100 	mov.w	r1, #0
2000052a:	f001 ff5b 	bl	200023e4 <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
2000052e:	f7ff ffb7 	bl	200004a0 <trigger_solenoid_pin_init>
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;
    //uint8_t mode = MANUAL;

    n64_reset();
20000532:	f000 fc9f 	bl	20000e74 <n64_reset>
    n64_enable();
20000536:	f000 fcaf 	bl	20000e98 <n64_enable>

    n64_get_state(&last_buttons);
2000053a:	f107 0308 	add.w	r3, r7, #8
2000053e:	4618      	mov	r0, r3
20000540:	f000 fc80 	bl	20000e44 <n64_get_state>

    volatile int x = 0;
20000544:	f04f 0300 	mov.w	r3, #0
20000548:	607b      	str	r3, [r7, #4]

    printf("A.N.T.S. 3000, ready for action!\r\n");
2000054a:	f648 70b4 	movw	r0, #36788	; 0x8fb4
2000054e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000552:	f003 fba9 	bl	20003ca8 <puts>

    /*
     * Pixy initalization
     */
    Pixy_init();
20000556:	f000 fb0b 	bl	20000b70 <Pixy_init>


    while (1) {
        n64_get_state( &n64_buttons );
2000055a:	f107 030c 	add.w	r3, r7, #12
2000055e:	4618      	mov	r0, r3
20000560:	f000 fc70 	bl	20000e44 <n64_get_state>

        do_solenoid( &n64_buttons, &last_buttons );
20000564:	f107 020c 	add.w	r2, r7, #12
20000568:	f107 0308 	add.w	r3, r7, #8
2000056c:	4610      	mov	r0, r2
2000056e:	4619      	mov	r1, r3
20000570:	f000 f814 	bl	2000059c <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
20000574:	f107 020c 	add.w	r2, r7, #12
20000578:	f107 0308 	add.w	r3, r7, #8
2000057c:	4610      	mov	r0, r2
2000057e:	4619      	mov	r1, r3
20000580:	f000 f89a 	bl	200006b8 <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
20000584:	f107 020c 	add.w	r2, r7, #12
20000588:	f107 0308 	add.w	r3, r7, #8
2000058c:	4610      	mov	r0, r2
2000058e:	4619      	mov	r1, r3
20000590:	f000 f9a2 	bl	200008d8 <do_automatic>
            //	x = x + 1;
            //}
            x = 0;
        }

        last_buttons = n64_buttons;
20000594:	68fb      	ldr	r3, [r7, #12]
20000596:	60bb      	str	r3, [r7, #8]
    }
20000598:	e7df      	b.n	2000055a <main+0x4e>
2000059a:	bf00      	nop

2000059c <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
2000059c:	b580      	push	{r7, lr}
2000059e:	b082      	sub	sp, #8
200005a0:	af00      	add	r7, sp, #0
200005a2:	6078      	str	r0, [r7, #4]
200005a4:	6039      	str	r1, [r7, #0]
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the itme
     */
    if (n64_pressed(Z)) {
200005a6:	687b      	ldr	r3, [r7, #4]
200005a8:	781b      	ldrb	r3, [r3, #0]
200005aa:	f003 0304 	and.w	r3, r3, #4
200005ae:	2b00      	cmp	r3, #0
200005b0:	d013      	beq.n	200005da <do_solenoid+0x3e>
200005b2:	683b      	ldr	r3, [r7, #0]
200005b4:	781b      	ldrb	r3, [r3, #0]
200005b6:	f003 0304 	and.w	r3, r3, #4
200005ba:	2b00      	cmp	r3, #0
200005bc:	d10d      	bne.n	200005da <do_solenoid+0x3e>
        printf("Z pressed, activating trigger solenoid\r\n");
200005be:	f648 70d8 	movw	r0, #36824	; 0x8fd8
200005c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005c6:	f003 fb6f 	bl	20003ca8 <puts>
        trigger_solenoid_activate(milliseconds);
200005ca:	f249 536c 	movw	r3, #38252	; 0x956c
200005ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005d2:	681b      	ldr	r3, [r3, #0]
200005d4:	4618      	mov	r0, r3
200005d6:	f7ff ff75 	bl	200004c4 <trigger_solenoid_activate>
    }

    if (n64_pressed(C_Up)) {
200005da:	687b      	ldr	r3, [r7, #4]
200005dc:	785b      	ldrb	r3, [r3, #1]
200005de:	f003 0310 	and.w	r3, r3, #16
200005e2:	2b00      	cmp	r3, #0
200005e4:	d021      	beq.n	2000062a <do_solenoid+0x8e>
200005e6:	683b      	ldr	r3, [r7, #0]
200005e8:	785b      	ldrb	r3, [r3, #1]
200005ea:	f003 0310 	and.w	r3, r3, #16
200005ee:	2b00      	cmp	r3, #0
200005f0:	d11b      	bne.n	2000062a <do_solenoid+0x8e>
        milliseconds += increment;
200005f2:	f249 536c 	movw	r3, #38252	; 0x956c
200005f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005fa:	681a      	ldr	r2, [r3, #0]
200005fc:	f249 5370 	movw	r3, #38256	; 0x9570
20000600:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000604:	681b      	ldr	r3, [r3, #0]
20000606:	441a      	add	r2, r3
20000608:	f249 536c 	movw	r3, #38252	; 0x956c
2000060c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000610:	601a      	str	r2, [r3, #0]
        printf("Incrementing solenoid time to: %d ms\r\n", milliseconds);
20000612:	f249 536c 	movw	r3, #38252	; 0x956c
20000616:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000061a:	681b      	ldr	r3, [r3, #0]
2000061c:	f249 0000 	movw	r0, #36864	; 0x9000
20000620:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000624:	4619      	mov	r1, r3
20000626:	f003 fad1 	bl	20003bcc <printf>
    }
    if (n64_pressed(C_Down)) {
2000062a:	687b      	ldr	r3, [r7, #4]
2000062c:	785b      	ldrb	r3, [r3, #1]
2000062e:	f003 0320 	and.w	r3, r3, #32
20000632:	2b00      	cmp	r3, #0
20000634:	d03b      	beq.n	200006ae <do_solenoid+0x112>
20000636:	683b      	ldr	r3, [r7, #0]
20000638:	785b      	ldrb	r3, [r3, #1]
2000063a:	f003 0320 	and.w	r3, r3, #32
2000063e:	2b00      	cmp	r3, #0
20000640:	d135      	bne.n	200006ae <do_solenoid+0x112>
        if (milliseconds <= increment) {
20000642:	f249 536c 	movw	r3, #38252	; 0x956c
20000646:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000064a:	681a      	ldr	r2, [r3, #0]
2000064c:	f249 5370 	movw	r3, #38256	; 0x9570
20000650:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000654:	681b      	ldr	r3, [r3, #0]
20000656:	429a      	cmp	r2, r3
20000658:	d80c      	bhi.n	20000674 <do_solenoid+0xd8>
            printf("Cannot decrement solenoid time, at min: %d ms\r\n", milliseconds);
2000065a:	f249 536c 	movw	r3, #38252	; 0x956c
2000065e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000662:	681b      	ldr	r3, [r3, #0]
20000664:	f249 0028 	movw	r0, #36904	; 0x9028
20000668:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000066c:	4619      	mov	r1, r3
2000066e:	f003 faad 	bl	20003bcc <printf>
20000672:	e01c      	b.n	200006ae <do_solenoid+0x112>
        }
        else {
            milliseconds -= increment;
20000674:	f249 536c 	movw	r3, #38252	; 0x956c
20000678:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000067c:	681a      	ldr	r2, [r3, #0]
2000067e:	f249 5370 	movw	r3, #38256	; 0x9570
20000682:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000686:	681b      	ldr	r3, [r3, #0]
20000688:	ebc3 0202 	rsb	r2, r3, r2
2000068c:	f249 536c 	movw	r3, #38252	; 0x956c
20000690:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000694:	601a      	str	r2, [r3, #0]
            printf("Decrementing solenoid time to: %d ms\r\n", milliseconds);
20000696:	f249 536c 	movw	r3, #38252	; 0x956c
2000069a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000069e:	681b      	ldr	r3, [r3, #0]
200006a0:	f249 0058 	movw	r0, #36952	; 0x9058
200006a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006a8:	4619      	mov	r1, r3
200006aa:	f003 fa8f 	bl	20003bcc <printf>
        }
    }
}
200006ae:	f107 0708 	add.w	r7, r7, #8
200006b2:	46bd      	mov	sp, r7
200006b4:	bd80      	pop	{r7, pc}
200006b6:	bf00      	nop

200006b8 <do_servos_manual>:
/*
 * This checks the D-pad and adjusts the servos accordingly,
 * moving them for as long as the button is held
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
200006b8:	b580      	push	{r7, lr}
200006ba:	b082      	sub	sp, #8
200006bc:	af00      	add	r7, sp, #0
200006be:	6078      	str	r0, [r7, #4]
200006c0:	6039      	str	r1, [r7, #0]

    // Digital Pitch control
    if (n64_pressed(Down)) {
200006c2:	687b      	ldr	r3, [r7, #4]
200006c4:	781b      	ldrb	r3, [r3, #0]
200006c6:	f003 0320 	and.w	r3, r3, #32
200006ca:	2b00      	cmp	r3, #0
200006cc:	d013      	beq.n	200006f6 <do_servos_manual+0x3e>
200006ce:	683b      	ldr	r3, [r7, #0]
200006d0:	781b      	ldrb	r3, [r3, #0]
200006d2:	f003 0320 	and.w	r3, r3, #32
200006d6:	2b00      	cmp	r3, #0
200006d8:	d10d      	bne.n	200006f6 <do_servos_manual+0x3e>
        servo_do(Y_SET_FORWARD);
200006da:	f240 1348 	movw	r3, #328	; 0x148
200006de:	f2c4 0305 	movt	r3, #16389	; 0x4005
200006e2:	f04f 0200 	mov.w	r2, #0
200006e6:	601a      	str	r2, [r3, #0]
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
200006e8:	f249 0080 	movw	r0, #36992	; 0x9080
200006ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006f0:	f003 fada 	bl	20003ca8 <puts>
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {

    // Digital Pitch control
    if (n64_pressed(Down)) {
200006f4:	e03e      	b.n	20000774 <do_servos_manual+0xbc>
        servo_do(Y_SET_FORWARD);
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
200006f6:	687b      	ldr	r3, [r7, #4]
200006f8:	781b      	ldrb	r3, [r3, #0]
200006fa:	f003 0310 	and.w	r3, r3, #16
200006fe:	2b00      	cmp	r3, #0
20000700:	d013      	beq.n	2000072a <do_servos_manual+0x72>
20000702:	683b      	ldr	r3, [r7, #0]
20000704:	781b      	ldrb	r3, [r3, #0]
20000706:	f003 0310 	and.w	r3, r3, #16
2000070a:	2b00      	cmp	r3, #0
2000070c:	d10d      	bne.n	2000072a <do_servos_manual+0x72>
        servo_do(Y_SET_REVERSE);
2000070e:	f240 134c 	movw	r3, #332	; 0x14c
20000712:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000716:	f04f 0200 	mov.w	r2, #0
2000071a:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_REVERSE\r\n");
2000071c:	f249 0098 	movw	r0, #37016	; 0x9098
20000720:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000724:	f003 fac0 	bl	20003ca8 <puts>
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
20000728:	e024      	b.n	20000774 <do_servos_manual+0xbc>
        servo_do(Y_SET_REVERSE);
        printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
2000072a:	687b      	ldr	r3, [r7, #4]
2000072c:	781b      	ldrb	r3, [r3, #0]
2000072e:	f003 0310 	and.w	r3, r3, #16
20000732:	2b00      	cmp	r3, #0
20000734:	d105      	bne.n	20000742 <do_servos_manual+0x8a>
20000736:	683b      	ldr	r3, [r7, #0]
20000738:	781b      	ldrb	r3, [r3, #0]
2000073a:	f003 0310 	and.w	r3, r3, #16
2000073e:	2b00      	cmp	r3, #0
20000740:	d10b      	bne.n	2000075a <do_servos_manual+0xa2>
20000742:	687b      	ldr	r3, [r7, #4]
20000744:	781b      	ldrb	r3, [r3, #0]
20000746:	f003 0320 	and.w	r3, r3, #32
2000074a:	2b00      	cmp	r3, #0
2000074c:	d112      	bne.n	20000774 <do_servos_manual+0xbc>
2000074e:	683b      	ldr	r3, [r7, #0]
20000750:	781b      	ldrb	r3, [r3, #0]
20000752:	f003 0320 	and.w	r3, r3, #32
20000756:	2b00      	cmp	r3, #0
20000758:	d00c      	beq.n	20000774 <do_servos_manual+0xbc>
        servo_do(Y_SET_NEUTRAL);
2000075a:	f240 1344 	movw	r3, #324	; 0x144
2000075e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000762:	f04f 0200 	mov.w	r2, #0
20000766:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_NEUTRAL\r\n");
20000768:	f249 00b0 	movw	r0, #37040	; 0x90b0
2000076c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000770:	f003 fa9a 	bl	20003ca8 <puts>
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
20000774:	687b      	ldr	r3, [r7, #4]
20000776:	781b      	ldrb	r3, [r3, #0]
20000778:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000077c:	2b00      	cmp	r3, #0
2000077e:	d013      	beq.n	200007a8 <do_servos_manual+0xf0>
20000780:	683b      	ldr	r3, [r7, #0]
20000782:	781b      	ldrb	r3, [r3, #0]
20000784:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000788:	2b00      	cmp	r3, #0
2000078a:	d10d      	bne.n	200007a8 <do_servos_manual+0xf0>
        servo_do(X_SET_FORWARD);
2000078c:	f240 1308 	movw	r3, #264	; 0x108
20000790:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000794:	f04f 0200 	mov.w	r2, #0
20000798:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
2000079a:	f249 00c8 	movw	r0, #37064	; 0x90c8
2000079e:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007a2:	f003 fa81 	bl	20003ca8 <puts>
        servo_do(Y_SET_NEUTRAL);
        printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
200007a6:	e03e      	b.n	20000826 <do_servos_manual+0x16e>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
200007a8:	687b      	ldr	r3, [r7, #4]
200007aa:	781b      	ldrb	r3, [r3, #0]
200007ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
200007b0:	2b00      	cmp	r3, #0
200007b2:	d013      	beq.n	200007dc <do_servos_manual+0x124>
200007b4:	683b      	ldr	r3, [r7, #0]
200007b6:	781b      	ldrb	r3, [r3, #0]
200007b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
200007bc:	2b00      	cmp	r3, #0
200007be:	d10d      	bne.n	200007dc <do_servos_manual+0x124>
        servo_do(X_SET_REVERSE);
200007c0:	f240 130c 	movw	r3, #268	; 0x10c
200007c4:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007c8:	f04f 0200 	mov.w	r2, #0
200007cc:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
200007ce:	f249 00e0 	movw	r0, #37088	; 0x90e0
200007d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007d6:	f003 fa67 	bl	20003ca8 <puts>
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
200007da:	e024      	b.n	20000826 <do_servos_manual+0x16e>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
200007dc:	687b      	ldr	r3, [r7, #4]
200007de:	781b      	ldrb	r3, [r3, #0]
200007e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
200007e4:	2b00      	cmp	r3, #0
200007e6:	d105      	bne.n	200007f4 <do_servos_manual+0x13c>
200007e8:	683b      	ldr	r3, [r7, #0]
200007ea:	781b      	ldrb	r3, [r3, #0]
200007ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
200007f0:	2b00      	cmp	r3, #0
200007f2:	d10b      	bne.n	2000080c <do_servos_manual+0x154>
200007f4:	687b      	ldr	r3, [r7, #4]
200007f6:	781b      	ldrb	r3, [r3, #0]
200007f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
200007fc:	2b00      	cmp	r3, #0
200007fe:	d112      	bne.n	20000826 <do_servos_manual+0x16e>
20000800:	683b      	ldr	r3, [r7, #0]
20000802:	781b      	ldrb	r3, [r3, #0]
20000804:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000808:	2b00      	cmp	r3, #0
2000080a:	d00c      	beq.n	20000826 <do_servos_manual+0x16e>
        servo_do(X_SET_NEUTRAL);
2000080c:	f240 1304 	movw	r3, #260	; 0x104
20000810:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000814:	f04f 0200 	mov.w	r2, #0
20000818:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_NEUTRAL);
        printf("servo_do X_SET_NEUTRAL\r\n");
2000081a:	f249 00f8 	movw	r0, #37112	; 0x90f8
2000081e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000822:	f003 fa41 	bl	20003ca8 <puts>
    }

    // Read out the counts
    if (n64_pressed(C_Right)) {
20000826:	687b      	ldr	r3, [r7, #4]
20000828:	785b      	ldrb	r3, [r3, #1]
2000082a:	f003 0380 	and.w	r3, r3, #128	; 0x80
2000082e:	2b00      	cmp	r3, #0
20000830:	d007      	beq.n	20000842 <do_servos_manual+0x18a>
20000832:	683b      	ldr	r3, [r7, #0]
20000834:	785b      	ldrb	r3, [r3, #1]
20000836:	f003 0380 	and.w	r3, r3, #128	; 0x80
2000083a:	2b00      	cmp	r3, #0
2000083c:	d101      	bne.n	20000842 <do_servos_manual+0x18a>
    	servos_print_counts();
2000083e:	f000 fbe5 	bl	2000100c <servos_print_counts>
    	//servo_do(X_RETURN_TO_ZERO);
		//printf("X Servo beginning Return to Zero\r\n");
    //}

    // Zero the counts
    if (n64_pressed(B)) {
20000842:	687b      	ldr	r3, [r7, #4]
20000844:	781b      	ldrb	r3, [r3, #0]
20000846:	f003 0302 	and.w	r3, r3, #2
2000084a:	2b00      	cmp	r3, #0
2000084c:	d019      	beq.n	20000882 <do_servos_manual+0x1ca>
2000084e:	683b      	ldr	r3, [r7, #0]
20000850:	781b      	ldrb	r3, [r3, #0]
20000852:	f003 0302 	and.w	r3, r3, #2
20000856:	2b00      	cmp	r3, #0
20000858:	d113      	bne.n	20000882 <do_servos_manual+0x1ca>
    	servo_do(X_SET_ZERO);
2000085a:	f240 1310 	movw	r3, #272	; 0x110
2000085e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000862:	f04f 0200 	mov.w	r2, #0
20000866:	601a      	str	r2, [r3, #0]
    	servo_do(Y_SET_ZERO);
20000868:	f240 1350 	movw	r3, #336	; 0x150
2000086c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000870:	f04f 0200 	mov.w	r2, #0
20000874:	601a      	str	r2, [r3, #0]
    	printf("Setting zero location for servos\r\n");
20000876:	f249 1010 	movw	r0, #37136	; 0x9110
2000087a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000087e:	f003 fa13 	bl	20003ca8 <puts>
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
20000882:	687b      	ldr	r3, [r7, #4]
20000884:	789a      	ldrb	r2, [r3, #2]
20000886:	683b      	ldr	r3, [r7, #0]
20000888:	789b      	ldrb	r3, [r3, #2]
2000088a:	b252      	sxtb	r2, r2
2000088c:	b25b      	sxtb	r3, r3
2000088e:	429a      	cmp	r2, r3
20000890:	d107      	bne.n	200008a2 <do_servos_manual+0x1ea>
    	state->Y_axis != last_state->Y_axis ) {
20000892:	687b      	ldr	r3, [r7, #4]
20000894:	78da      	ldrb	r2, [r3, #3]
20000896:	683b      	ldr	r3, [r7, #0]
20000898:	78db      	ldrb	r3, [r3, #3]
    	printf("Setting zero location for servos\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
2000089a:	b252      	sxtb	r2, r2
2000089c:	b25b      	sxtb	r3, r3
2000089e:	429a      	cmp	r2, r3
200008a0:	d016      	beq.n	200008d0 <do_servos_manual+0x218>
    	state->Y_axis != last_state->Y_axis ) {

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
200008a2:	6878      	ldr	r0, [r7, #4]
200008a4:	f649 219c 	movw	r1, #39580	; 0x9a9c
200008a8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200008ac:	f000 fb3a 	bl	20000f24 <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
200008b0:	f649 239c 	movw	r3, #39580	; 0x9a9c
200008b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008b8:	681b      	ldr	r3, [r3, #0]
200008ba:	4618      	mov	r0, r3
200008bc:	f000 fb4e 	bl	20000f5c <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
200008c0:	f649 239c 	movw	r3, #39580	; 0x9a9c
200008c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008c8:	685b      	ldr	r3, [r3, #4]
200008ca:	4618      	mov	r0, r3
200008cc:	f000 fb72 	bl	20000fb4 <set_y_servo_analog_pw>
    }
}
200008d0:	f107 0708 	add.w	r7, r7, #8
200008d4:	46bd      	mov	sp, r7
200008d6:	bd80      	pop	{r7, pc}

200008d8 <do_automatic>:
 *
 * This mode runs as its own decision loop, using the camera and
 * distance sensor to find the targets, and taking control of
 * the servos and trigger to accomplish this.
 */
void do_automatic(n64_state_t* state, n64_state_t* last_state) {
200008d8:	b580      	push	{r7, lr}
200008da:	b088      	sub	sp, #32
200008dc:	af00      	add	r7, sp, #0
200008de:	6078      	str	r0, [r7, #4]
200008e0:	6039      	str	r1, [r7, #0]

    if (! n64_pressed(R)) {
200008e2:	687b      	ldr	r3, [r7, #4]
200008e4:	785b      	ldrb	r3, [r3, #1]
200008e6:	f003 0308 	and.w	r3, r3, #8
200008ea:	2b00      	cmp	r3, #0
200008ec:	f000 80b3 	beq.w	20000a56 <do_automatic+0x17e>
200008f0:	683b      	ldr	r3, [r7, #0]
200008f2:	785b      	ldrb	r3, [r3, #1]
200008f4:	f003 0308 	and.w	r3, r3, #8
200008f8:	2b00      	cmp	r3, #0
200008fa:	f040 80ae 	bne.w	20000a5a <do_automatic+0x182>
        return;
    }

    printf("Beginning seek-and-destroy!\r\n");
200008fe:	f249 1034 	movw	r0, #37172	; 0x9134
20000902:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000906:	f003 f9cf 	bl	20003ca8 <puts>

    int active = 1;
2000090a:	f04f 0301 	mov.w	r3, #1
2000090e:	613b      	str	r3, [r7, #16]
    target_pos_t target;

    uint32_t x_pw = SERVO_NEUTRAL;
20000910:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000914:	f2c0 0302 	movt	r3, #2
20000918:	617b      	str	r3, [r7, #20]
    uint32_t y_pw = SERVO_NEUTRAL;
2000091a:	f644 13f0 	movw	r3, #18928	; 0x49f0
2000091e:	f2c0 0302 	movt	r3, #2
20000922:	61bb      	str	r3, [r7, #24]
    uint8_t x_on_target = 0;
20000924:	f04f 0300 	mov.w	r3, #0
20000928:	77bb      	strb	r3, [r7, #30]
    uint8_t y_on_target = 0;
2000092a:	f04f 0300 	mov.w	r3, #0
2000092e:	77fb      	strb	r3, [r7, #31]

    while (active) {
20000930:	e08c      	b.n	20000a4c <do_automatic+0x174>

        if ( Pixy_get_target_location(&target) == -1 ) {
20000932:	f107 030c 	add.w	r3, r7, #12
20000936:	4618      	mov	r0, r3
20000938:	f000 fa5c 	bl	20000df4 <Pixy_get_target_location>
            // start a failure timeout timer
        }
        // else, target found, coordinates valid

        // X servo adjustment
        if (target.x < (PIXY_X_CENTER - PIXY_DEADZONE)) {
2000093c:	89bb      	ldrh	r3, [r7, #12]
2000093e:	b21b      	sxth	r3, r3
20000940:	2bc2      	cmp	r3, #194	; 0xc2
20000942:	dc08      	bgt.n	20000956 <do_automatic+0x7e>
            x_pw = SERVO_FULL_REVERSE; // go left
20000944:	f248 63a0 	movw	r3, #34464	; 0x86a0
20000948:	f2c0 0301 	movt	r3, #1
2000094c:	617b      	str	r3, [r7, #20]
            x_on_target = 0;
2000094e:	f04f 0300 	mov.w	r3, #0
20000952:	77bb      	strb	r3, [r7, #30]
20000954:	e014      	b.n	20000980 <do_automatic+0xa8>
        }
        else if (target.x > (PIXY_X_CENTER + PIXY_DEADZONE)) {
20000956:	89bb      	ldrh	r3, [r7, #12]
20000958:	b21b      	sxth	r3, r3
2000095a:	2bcd      	cmp	r3, #205	; 0xcd
2000095c:	dd08      	ble.n	20000970 <do_automatic+0x98>
            x_pw = SERVO_FULL_FORWARD; // go right
2000095e:	f640 5340 	movw	r3, #3392	; 0xd40
20000962:	f2c0 0303 	movt	r3, #3
20000966:	617b      	str	r3, [r7, #20]
            x_on_target = 0;
20000968:	f04f 0300 	mov.w	r3, #0
2000096c:	77bb      	strb	r3, [r7, #30]
2000096e:	e007      	b.n	20000980 <do_automatic+0xa8>
        }
        else {
            x_pw = SERVO_NEUTRAL;
20000970:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000974:	f2c0 0302 	movt	r3, #2
20000978:	617b      	str	r3, [r7, #20]
            x_on_target = 1;
2000097a:	f04f 0301 	mov.w	r3, #1
2000097e:	77bb      	strb	r3, [r7, #30]
        }

        // Y servo adjustment
        if (target.y < (PIXY_Y_CENTER - PIXY_DEADZONE)) {
20000980:	89fb      	ldrh	r3, [r7, #14]
20000982:	b21b      	sxth	r3, r3
20000984:	2b9a      	cmp	r3, #154	; 0x9a
20000986:	dc08      	bgt.n	2000099a <do_automatic+0xc2>
            y_pw = SERVO_FULL_FORWARD; // go down
20000988:	f640 5340 	movw	r3, #3392	; 0xd40
2000098c:	f2c0 0303 	movt	r3, #3
20000990:	61bb      	str	r3, [r7, #24]
            y_on_target = 0;
20000992:	f04f 0300 	mov.w	r3, #0
20000996:	77fb      	strb	r3, [r7, #31]
20000998:	e014      	b.n	200009c4 <do_automatic+0xec>
        }
        else if (target.y > (PIXY_Y_CENTER + PIXY_DEADZONE)) {
2000099a:	89fb      	ldrh	r3, [r7, #14]
2000099c:	b21b      	sxth	r3, r3
2000099e:	2ba5      	cmp	r3, #165	; 0xa5
200009a0:	dd08      	ble.n	200009b4 <do_automatic+0xdc>
            y_pw = SERVO_FULL_REVERSE; // go up
200009a2:	f248 63a0 	movw	r3, #34464	; 0x86a0
200009a6:	f2c0 0301 	movt	r3, #1
200009aa:	61bb      	str	r3, [r7, #24]
            y_on_target = 0;
200009ac:	f04f 0300 	mov.w	r3, #0
200009b0:	77fb      	strb	r3, [r7, #31]
200009b2:	e007      	b.n	200009c4 <do_automatic+0xec>
        }
        else {
            y_pw = SERVO_NEUTRAL;
200009b4:	f644 13f0 	movw	r3, #18928	; 0x49f0
200009b8:	f2c0 0302 	movt	r3, #2
200009bc:	61bb      	str	r3, [r7, #24]
            y_on_target = 1;
200009be:	f04f 0301 	mov.w	r3, #1
200009c2:	77fb      	strb	r3, [r7, #31]
        }

        // set the servos
        set_x_servo_analog_pw(x_pw);
200009c4:	6978      	ldr	r0, [r7, #20]
200009c6:	f000 fac9 	bl	20000f5c <set_x_servo_analog_pw>
        set_y_servo_analog_pw(y_pw);
200009ca:	69b8      	ldr	r0, [r7, #24]
200009cc:	f000 faf2 	bl	20000fb4 <set_y_servo_analog_pw>

        // fire a dart, then exit the loop after getting n64 state
        if (x_on_target && y_on_target) {
200009d0:	7fbb      	ldrb	r3, [r7, #30]
200009d2:	2b00      	cmp	r3, #0
200009d4:	d009      	beq.n	200009ea <do_automatic+0x112>
200009d6:	7ffb      	ldrb	r3, [r7, #31]
200009d8:	2b00      	cmp	r3, #0
200009da:	d006      	beq.n	200009ea <do_automatic+0x112>
            trigger_solenoid_activate(TRIGGER_DURATION);
200009dc:	f04f 001e 	mov.w	r0, #30
200009e0:	f7ff fd70 	bl	200004c4 <trigger_solenoid_activate>
            active = 0;
200009e4:	f04f 0300 	mov.w	r3, #0
200009e8:	613b      	str	r3, [r7, #16]
        }

        if (n64_pressed(B)) {
200009ea:	687b      	ldr	r3, [r7, #4]
200009ec:	781b      	ldrb	r3, [r3, #0]
200009ee:	f003 0302 	and.w	r3, r3, #2
200009f2:	2b00      	cmp	r3, #0
200009f4:	d01c      	beq.n	20000a30 <do_automatic+0x158>
200009f6:	683b      	ldr	r3, [r7, #0]
200009f8:	781b      	ldrb	r3, [r3, #0]
200009fa:	f003 0302 	and.w	r3, r3, #2
200009fe:	2b00      	cmp	r3, #0
20000a00:	d116      	bne.n	20000a30 <do_automatic+0x158>
            active = 0;
20000a02:	f04f 0300 	mov.w	r3, #0
20000a06:	613b      	str	r3, [r7, #16]
            servo_do(X_SET_NEUTRAL);
20000a08:	f240 1304 	movw	r3, #260	; 0x104
20000a0c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000a10:	f04f 0200 	mov.w	r2, #0
20000a14:	601a      	str	r2, [r3, #0]
            servo_do(Y_SET_NEUTRAL);
20000a16:	f240 1344 	movw	r3, #324	; 0x144
20000a1a:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000a1e:	f04f 0200 	mov.w	r2, #0
20000a22:	601a      	str	r2, [r3, #0]
            printf("Aborting seek-and-destroy\r\n");
20000a24:	f249 1054 	movw	r0, #37204	; 0x9154
20000a28:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a2c:	f003 f93c 	bl	20003ca8 <puts>
        }

        *last_state = *state;
20000a30:	683a      	ldr	r2, [r7, #0]
20000a32:	687b      	ldr	r3, [r7, #4]
20000a34:	4611      	mov	r1, r2
20000a36:	461a      	mov	r2, r3
20000a38:	f04f 0304 	mov.w	r3, #4
20000a3c:	4608      	mov	r0, r1
20000a3e:	4611      	mov	r1, r2
20000a40:	461a      	mov	r2, r3
20000a42:	f002 ff8d 	bl	20003960 <memcpy>
        n64_get_state( state );
20000a46:	6878      	ldr	r0, [r7, #4]
20000a48:	f000 f9fc 	bl	20000e44 <n64_get_state>
    uint32_t x_pw = SERVO_NEUTRAL;
    uint32_t y_pw = SERVO_NEUTRAL;
    uint8_t x_on_target = 0;
    uint8_t y_on_target = 0;

    while (active) {
20000a4c:	693b      	ldr	r3, [r7, #16]
20000a4e:	2b00      	cmp	r3, #0
20000a50:	f47f af6f 	bne.w	20000932 <do_automatic+0x5a>
20000a54:	e002      	b.n	20000a5c <do_automatic+0x184>
 * the servos and trigger to accomplish this.
 */
void do_automatic(n64_state_t* state, n64_state_t* last_state) {

    if (! n64_pressed(R)) {
        return;
20000a56:	bf00      	nop
20000a58:	e000      	b.n	20000a5c <do_automatic+0x184>
20000a5a:	bf00      	nop
        }

        *last_state = *state;
        n64_get_state( state );
    }
}
20000a5c:	f107 0720 	add.w	r7, r7, #32
20000a60:	46bd      	mov	sp, r7
20000a62:	bd80      	pop	{r7, pc}

20000a64 <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
20000a64:	b580      	push	{r7, lr}
20000a66:	b084      	sub	sp, #16
20000a68:	af00      	add	r7, sp, #0
20000a6a:	4603      	mov	r3, r0
20000a6c:	71fb      	strb	r3, [r7, #7]

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000a6e:	f649 3080 	movw	r0, #39808	; 0x9b80
20000a72:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a76:	f04f 0100 	mov.w	r1, #0
20000a7a:	f001 f8b5 	bl	20001be8 <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
20000a7e:	79fb      	ldrb	r3, [r7, #7]
20000a80:	f649 3080 	movw	r0, #39808	; 0x9b80
20000a84:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a88:	4619      	mov	r1, r3
20000a8a:	f001 f979 	bl	20001d80 <MSS_SPI_transfer_frame>
20000a8e:	4603      	mov	r3, r0
20000a90:	73fb      	strb	r3, [r7, #15]
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000a92:	f649 3080 	movw	r0, #39808	; 0x9b80
20000a96:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a9a:	f04f 0100 	mov.w	r1, #0
20000a9e:	f001 f927 	bl	20001cf0 <MSS_SPI_clear_slave_select>

    return in_rx;
20000aa2:	7bfb      	ldrb	r3, [r7, #15]
}
20000aa4:	4618      	mov	r0, r3
20000aa6:	f107 0710 	add.w	r7, r7, #16
20000aaa:	46bd      	mov	sp, r7
20000aac:	bd80      	pop	{r7, pc}
20000aae:	bf00      	nop

20000ab0 <getWord>:

uint16_t getWord() {
20000ab0:	b580      	push	{r7, lr}
20000ab2:	b082      	sub	sp, #8
20000ab4:	af00      	add	r7, sp, #0
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;
20000ab6:	f04f 0300 	mov.w	r3, #0
20000aba:	71fb      	strb	r3, [r7, #7]

    if (g_outLen) {
20000abc:	f649 23e4 	movw	r3, #39652	; 0x9ae4
20000ac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ac4:	781b      	ldrb	r3, [r3, #0]
20000ac6:	2b00      	cmp	r3, #0
20000ac8:	d035      	beq.n	20000b36 <getWord+0x86>
        w = getByte(PIXY_SYNC_BYTE_DATA);
20000aca:	f04f 005b 	mov.w	r0, #91	; 0x5b
20000ace:	f7ff ffc9 	bl	20000a64 <getByte>
20000ad2:	4603      	mov	r3, r0
20000ad4:	80bb      	strh	r3, [r7, #4]
        cout = g_outBuf[g_outReadIndex++];
20000ad6:	f649 23e5 	movw	r3, #39653	; 0x9ae5
20000ada:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ade:	781a      	ldrb	r2, [r3, #0]
20000ae0:	4611      	mov	r1, r2
20000ae2:	f649 23a4 	movw	r3, #39588	; 0x9aa4
20000ae6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aea:	5c5b      	ldrb	r3, [r3, r1]
20000aec:	71fb      	strb	r3, [r7, #7]
20000aee:	f102 0301 	add.w	r3, r2, #1
20000af2:	b2da      	uxtb	r2, r3
20000af4:	f649 23e5 	movw	r3, #39653	; 0x9ae5
20000af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000afc:	701a      	strb	r2, [r3, #0]
        g_outLen--;
20000afe:	f649 23e4 	movw	r3, #39652	; 0x9ae4
20000b02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b06:	781b      	ldrb	r3, [r3, #0]
20000b08:	f103 33ff 	add.w	r3, r3, #4294967295
20000b0c:	b2da      	uxtb	r2, r3
20000b0e:	f649 23e4 	movw	r3, #39652	; 0x9ae4
20000b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b16:	701a      	strb	r2, [r3, #0]
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
20000b18:	f649 23e5 	movw	r3, #39653	; 0x9ae5
20000b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b20:	781b      	ldrb	r3, [r3, #0]
20000b22:	2b40      	cmp	r3, #64	; 0x40
20000b24:	d10e      	bne.n	20000b44 <getWord+0x94>
            g_outReadIndex = 0;
20000b26:	f649 23e5 	movw	r3, #39653	; 0x9ae5
20000b2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b2e:	f04f 0200 	mov.w	r2, #0
20000b32:	701a      	strb	r2, [r3, #0]
20000b34:	e007      	b.n	20000b46 <getWord+0x96>
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
20000b36:	f04f 005a 	mov.w	r0, #90	; 0x5a
20000b3a:	f7ff ff93 	bl	20000a64 <getByte>
20000b3e:	4603      	mov	r3, r0
20000b40:	80bb      	strh	r3, [r7, #4]
20000b42:	e000      	b.n	20000b46 <getWord+0x96>
    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
20000b44:	bf00      	nop
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
20000b46:	88bb      	ldrh	r3, [r7, #4]
20000b48:	ea4f 2303 	mov.w	r3, r3, lsl #8
20000b4c:	80bb      	strh	r3, [r7, #4]
    c = getByte(cout);  // send out data byte
20000b4e:	79fb      	ldrb	r3, [r7, #7]
20000b50:	4618      	mov	r0, r3
20000b52:	f7ff ff87 	bl	20000a64 <getByte>
20000b56:	4603      	mov	r3, r0
20000b58:	71bb      	strb	r3, [r7, #6]
    w |= c;
20000b5a:	79ba      	ldrb	r2, [r7, #6]
20000b5c:	88bb      	ldrh	r3, [r7, #4]
20000b5e:	ea42 0303 	orr.w	r3, r2, r3
20000b62:	80bb      	strh	r3, [r7, #4]

    return w;
20000b64:	88bb      	ldrh	r3, [r7, #4]
}
20000b66:	4618      	mov	r0, r3
20000b68:	f107 0708 	add.w	r7, r7, #8
20000b6c:	46bd      	mov	sp, r7
20000b6e:	bd80      	pop	{r7, pc}

20000b70 <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
20000b70:	b580      	push	{r7, lr}
20000b72:	b084      	sub	sp, #16
20000b74:	af02      	add	r7, sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
20000b76:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
20000b7a:	f002 fc17 	bl	200033ac <malloc>
20000b7e:	4603      	mov	r3, r0
20000b80:	461a      	mov	r2, r3
20000b82:	f649 3328 	movw	r3, #39720	; 0x9b28
20000b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b8a:	601a      	str	r2, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy
20000b8c:	f04f 0308 	mov.w	r3, #8
20000b90:	71fb      	strb	r3, [r7, #7]

    MSS_SPI_init(&g_mss_spi1);
20000b92:	f649 3080 	movw	r0, #39808	; 0x9b80
20000b96:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b9a:	f000 fe4b 	bl	20001834 <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
20000b9e:	79fb      	ldrb	r3, [r7, #7]
20000ba0:	9300      	str	r3, [sp, #0]
20000ba2:	f649 3080 	movw	r0, #39808	; 0x9b80
20000ba6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000baa:	f04f 0100 	mov.w	r1, #0
20000bae:	f04f 0200 	mov.w	r2, #0
20000bb2:	f04f 0307 	mov.w	r3, #7
20000bb6:	f000 ff87 	bl	20001ac8 <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pix documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
20000bba:	f107 0708 	add.w	r7, r7, #8
20000bbe:	46bd      	mov	sp, r7
20000bc0:	bd80      	pop	{r7, pc}
20000bc2:	bf00      	nop

20000bc4 <Pixy_get_start>:

int Pixy_get_start(void) {
20000bc4:	b580      	push	{r7, lr}
20000bc6:	b082      	sub	sp, #8
20000bc8:	af00      	add	r7, sp, #0
    uint16_t w, lastw;

    lastw = 0xffff;
20000bca:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000bce:	80fb      	strh	r3, [r7, #6]

    while (1) {
        w = getWord();
20000bd0:	f7ff ff6e 	bl	20000ab0 <getWord>
20000bd4:	4603      	mov	r3, r0
20000bd6:	80bb      	strh	r3, [r7, #4]
        if (w == 0 && lastw == 0)
20000bd8:	88bb      	ldrh	r3, [r7, #4]
20000bda:	2b00      	cmp	r3, #0
20000bdc:	d105      	bne.n	20000bea <Pixy_get_start+0x26>
20000bde:	88fb      	ldrh	r3, [r7, #6]
20000be0:	2b00      	cmp	r3, #0
20000be2:	d102      	bne.n	20000bea <Pixy_get_start+0x26>
            return 0;  // no start code
20000be4:	f04f 0300 	mov.w	r3, #0
20000be8:	e033      	b.n	20000c52 <Pixy_get_start+0x8e>
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
20000bea:	88ba      	ldrh	r2, [r7, #4]
20000bec:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000bf0:	429a      	cmp	r2, r3
20000bf2:	d10e      	bne.n	20000c12 <Pixy_get_start+0x4e>
20000bf4:	88fa      	ldrh	r2, [r7, #6]
20000bf6:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000bfa:	429a      	cmp	r2, r3
20000bfc:	d109      	bne.n	20000c12 <Pixy_get_start+0x4e>
            g_blockType = NORMAL_BLOCK;
20000bfe:	f649 332c 	movw	r3, #39724	; 0x9b2c
20000c02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c06:	f04f 0200 	mov.w	r2, #0
20000c0a:	701a      	strb	r2, [r3, #0]
            return 1;  // code found!
20000c0c:	f04f 0301 	mov.w	r3, #1
20000c10:	e01f      	b.n	20000c52 <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
20000c12:	88ba      	ldrh	r2, [r7, #4]
20000c14:	f64a 2356 	movw	r3, #43606	; 0xaa56
20000c18:	429a      	cmp	r2, r3
20000c1a:	d10e      	bne.n	20000c3a <Pixy_get_start+0x76>
20000c1c:	88fa      	ldrh	r2, [r7, #6]
20000c1e:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000c22:	429a      	cmp	r2, r3
20000c24:	d109      	bne.n	20000c3a <Pixy_get_start+0x76>
            g_blockType = CC_BLOCK;  // found color code block
20000c26:	f649 332c 	movw	r3, #39724	; 0x9b2c
20000c2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c2e:	f04f 0201 	mov.w	r2, #1
20000c32:	701a      	strb	r2, [r3, #0]
            return 1;
20000c34:	f04f 0301 	mov.w	r3, #1
20000c38:	e00b      	b.n	20000c52 <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORDX)
20000c3a:	88ba      	ldrh	r2, [r7, #4]
20000c3c:	f245 53aa 	movw	r3, #21930	; 0x55aa
20000c40:	429a      	cmp	r2, r3
20000c42:	d103      	bne.n	20000c4c <Pixy_get_start+0x88>
            getByte(0);  // we're out of sync! (backwards)
20000c44:	f04f 0000 	mov.w	r0, #0
20000c48:	f7ff ff0c 	bl	20000a64 <getByte>

        lastw = w;
20000c4c:	88bb      	ldrh	r3, [r7, #4]
20000c4e:	80fb      	strh	r3, [r7, #6]
    }
20000c50:	e7be      	b.n	20000bd0 <Pixy_get_start+0xc>
}
20000c52:	4618      	mov	r0, r3
20000c54:	f107 0708 	add.w	r7, r7, #8
20000c58:	46bd      	mov	sp, r7
20000c5a:	bd80      	pop	{r7, pc}

20000c5c <Pixy_get_blocks>:

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
20000c5c:	b580      	push	{r7, lr}
20000c5e:	b086      	sub	sp, #24
20000c60:	af00      	add	r7, sp, #0
20000c62:	4603      	mov	r3, r0
20000c64:	80fb      	strh	r3, [r7, #6]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
20000c66:	f649 23e8 	movw	r3, #39656	; 0x9ae8
20000c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c6e:	681b      	ldr	r3, [r3, #0]
20000c70:	2b00      	cmp	r3, #0
20000c72:	d107      	bne.n	20000c84 <Pixy_get_blocks+0x28>
        if (Pixy_get_start() == 0)
20000c74:	f7ff ffa6 	bl	20000bc4 <Pixy_get_start>
20000c78:	4603      	mov	r3, r0
20000c7a:	2b00      	cmp	r3, #0
20000c7c:	d10a      	bne.n	20000c94 <Pixy_get_blocks+0x38>
            return 0;
20000c7e:	f04f 0300 	mov.w	r3, #0
20000c82:	e0b1      	b.n	20000de8 <Pixy_get_blocks+0x18c>
    } else
        g_skipStart = 0;
20000c84:	f649 23e8 	movw	r3, #39656	; 0x9ae8
20000c88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c8c:	f04f 0200 	mov.w	r2, #0
20000c90:	601a      	str	r2, [r3, #0]
20000c92:	e000      	b.n	20000c96 <Pixy_get_blocks+0x3a>
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
            return 0;
20000c94:	bf00      	nop
    } else
        g_skipStart = 0;

    for (blockCount = 0;
20000c96:	f04f 0300 	mov.w	r3, #0
20000c9a:	81fb      	strh	r3, [r7, #14]
20000c9c:	e09b      	b.n	20000dd6 <Pixy_get_blocks+0x17a>
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
20000c9e:	f7ff ff07 	bl	20000ab0 <getWord>
20000ca2:	4603      	mov	r3, r0
20000ca4:	823b      	strh	r3, [r7, #16]
        if (checksum ==
20000ca6:	8a3a      	ldrh	r2, [r7, #16]
20000ca8:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000cac:	429a      	cmp	r2, r3
20000cae:	d10f      	bne.n	20000cd0 <Pixy_get_blocks+0x74>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
20000cb0:	f649 23e8 	movw	r3, #39656	; 0x9ae8
20000cb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cb8:	f04f 0201 	mov.w	r2, #1
20000cbc:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
20000cbe:	f649 332c 	movw	r3, #39724	; 0x9b2c
20000cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cc6:	f04f 0200 	mov.w	r2, #0
20000cca:	701a      	strb	r2, [r3, #0]
            return blockCount;
20000ccc:	89fb      	ldrh	r3, [r7, #14]
20000cce:	e08b      	b.n	20000de8 <Pixy_get_blocks+0x18c>
        } else if (checksum == PIXY_START_WORD_CC) {
20000cd0:	8a3a      	ldrh	r2, [r7, #16]
20000cd2:	f64a 2356 	movw	r3, #43606	; 0xaa56
20000cd6:	429a      	cmp	r2, r3
20000cd8:	d10f      	bne.n	20000cfa <Pixy_get_blocks+0x9e>
            g_skipStart = 1;
20000cda:	f649 23e8 	movw	r3, #39656	; 0x9ae8
20000cde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ce2:	f04f 0201 	mov.w	r2, #1
20000ce6:	601a      	str	r2, [r3, #0]
            g_blockType = CC_BLOCK;
20000ce8:	f649 332c 	movw	r3, #39724	; 0x9b2c
20000cec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cf0:	f04f 0201 	mov.w	r2, #1
20000cf4:	701a      	strb	r2, [r3, #0]
            return blockCount;
20000cf6:	89fb      	ldrh	r3, [r7, #14]
20000cf8:	e076      	b.n	20000de8 <Pixy_get_blocks+0x18c>
        } else if (checksum == 0)
20000cfa:	8a3b      	ldrh	r3, [r7, #16]
20000cfc:	2b00      	cmp	r3, #0
20000cfe:	d101      	bne.n	20000d04 <Pixy_get_blocks+0xa8>
            return blockCount;
20000d00:	89fb      	ldrh	r3, [r7, #14]
20000d02:	e071      	b.n	20000de8 <Pixy_get_blocks+0x18c>

        block = g_blocks + blockCount;
20000d04:	f649 3328 	movw	r3, #39720	; 0x9b28
20000d08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d0c:	6819      	ldr	r1, [r3, #0]
20000d0e:	89fa      	ldrh	r2, [r7, #14]
20000d10:	4613      	mov	r3, r2
20000d12:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000d16:	4413      	add	r3, r2
20000d18:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000d1c:	440b      	add	r3, r1
20000d1e:	617b      	str	r3, [r7, #20]

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
20000d20:	f04f 0300 	mov.w	r3, #0
20000d24:	72fb      	strb	r3, [r7, #11]
20000d26:	f04f 0300 	mov.w	r3, #0
20000d2a:	827b      	strh	r3, [r7, #18]
20000d2c:	e021      	b.n	20000d72 <Pixy_get_blocks+0x116>
            if (g_blockType == NORMAL_BLOCK &&
20000d2e:	f649 332c 	movw	r3, #39724	; 0x9b2c
20000d32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d36:	781b      	ldrb	r3, [r3, #0]
20000d38:	2b00      	cmp	r3, #0
20000d3a:	d107      	bne.n	20000d4c <Pixy_get_blocks+0xf0>
20000d3c:	7afb      	ldrb	r3, [r7, #11]
20000d3e:	2b04      	cmp	r3, #4
20000d40:	d904      	bls.n	20000d4c <Pixy_get_blocks+0xf0>
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
20000d42:	697b      	ldr	r3, [r7, #20]
20000d44:	f04f 0200 	mov.w	r2, #0
20000d48:	815a      	strh	r2, [r3, #10]
                break;
20000d4a:	e015      	b.n	20000d78 <Pixy_get_blocks+0x11c>
            }
            w = getWord();
20000d4c:	f7ff feb0 	bl	20000ab0 <getWord>
20000d50:	4603      	mov	r3, r0
20000d52:	81bb      	strh	r3, [r7, #12]
            sum += w;
20000d54:	8a7a      	ldrh	r2, [r7, #18]
20000d56:	89bb      	ldrh	r3, [r7, #12]
20000d58:	4413      	add	r3, r2
20000d5a:	827b      	strh	r3, [r7, #18]
            *((uint16_t *)block + i) = w;
20000d5c:	697a      	ldr	r2, [r7, #20]
20000d5e:	7afb      	ldrb	r3, [r7, #11]
20000d60:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000d64:	4413      	add	r3, r2
20000d66:	89ba      	ldrh	r2, [r7, #12]
20000d68:	801a      	strh	r2, [r3, #0]
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
20000d6a:	7afb      	ldrb	r3, [r7, #11]
20000d6c:	f103 0301 	add.w	r3, r3, #1
20000d70:	72fb      	strb	r3, [r7, #11]
20000d72:	7afb      	ldrb	r3, [r7, #11]
20000d74:	2b05      	cmp	r3, #5
20000d76:	d9da      	bls.n	20000d2e <Pixy_get_blocks+0xd2>
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
20000d78:	8a3a      	ldrh	r2, [r7, #16]
20000d7a:	8a7b      	ldrh	r3, [r7, #18]
20000d7c:	429a      	cmp	r2, r3
20000d7e:	d104      	bne.n	20000d8a <Pixy_get_blocks+0x12e>
            blockCount++;
20000d80:	89fb      	ldrh	r3, [r7, #14]
20000d82:	f103 0301 	add.w	r3, r3, #1
20000d86:	81fb      	strh	r3, [r7, #14]
20000d88:	e005      	b.n	20000d96 <Pixy_get_blocks+0x13a>
        else
            printf("checksum error!\n");
20000d8a:	f249 1070 	movw	r0, #37232	; 0x9170
20000d8e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d92:	f002 ff89 	bl	20003ca8 <puts>

        w = getWord();
20000d96:	f7ff fe8b 	bl	20000ab0 <getWord>
20000d9a:	4603      	mov	r3, r0
20000d9c:	81bb      	strh	r3, [r7, #12]
        if (w == PIXY_START_WORD)
20000d9e:	89ba      	ldrh	r2, [r7, #12]
20000da0:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000da4:	429a      	cmp	r2, r3
20000da6:	d107      	bne.n	20000db8 <Pixy_get_blocks+0x15c>
            g_blockType = NORMAL_BLOCK;
20000da8:	f649 332c 	movw	r3, #39724	; 0x9b2c
20000dac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000db0:	f04f 0200 	mov.w	r2, #0
20000db4:	701a      	strb	r2, [r3, #0]
20000db6:	e00e      	b.n	20000dd6 <Pixy_get_blocks+0x17a>
        else if (w == PIXY_START_WORD_CC)
20000db8:	89ba      	ldrh	r2, [r7, #12]
20000dba:	f64a 2356 	movw	r3, #43606	; 0xaa56
20000dbe:	429a      	cmp	r2, r3
20000dc0:	d107      	bne.n	20000dd2 <Pixy_get_blocks+0x176>
            g_blockType = CC_BLOCK;
20000dc2:	f649 332c 	movw	r3, #39724	; 0x9b2c
20000dc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dca:	f04f 0201 	mov.w	r2, #1
20000dce:	701a      	strb	r2, [r3, #0]
20000dd0:	e001      	b.n	20000dd6 <Pixy_get_blocks+0x17a>
        else
            return blockCount;
20000dd2:	89fb      	ldrh	r3, [r7, #14]
20000dd4:	e008      	b.n	20000de8 <Pixy_get_blocks+0x18c>
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
20000dd6:	89fa      	ldrh	r2, [r7, #14]
20000dd8:	88fb      	ldrh	r3, [r7, #6]
20000dda:	429a      	cmp	r2, r3
20000ddc:	d203      	bcs.n	20000de6 <Pixy_get_blocks+0x18a>
20000dde:	89fb      	ldrh	r3, [r7, #14]
20000de0:	2b63      	cmp	r3, #99	; 0x63
20000de2:	f67f af5c 	bls.w	20000c9e <Pixy_get_blocks+0x42>
20000de6:	e7ff      	b.n	20000de8 <Pixy_get_blocks+0x18c>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
20000de8:	4618      	mov	r0, r3
20000dea:	f107 0718 	add.w	r7, r7, #24
20000dee:	46bd      	mov	sp, r7
20000df0:	bd80      	pop	{r7, pc}
20000df2:	bf00      	nop

20000df4 <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
20000df4:	b580      	push	{r7, lr}
20000df6:	b082      	sub	sp, #8
20000df8:	af00      	add	r7, sp, #0
20000dfa:	6078      	str	r0, [r7, #4]

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
20000dfc:	f04f 0001 	mov.w	r0, #1
20000e00:	f7ff ff2c 	bl	20000c5c <Pixy_get_blocks>
20000e04:	4603      	mov	r3, r0
20000e06:	2b00      	cmp	r3, #0
20000e08:	d102      	bne.n	20000e10 <Pixy_get_target_location+0x1c>
        return -1;
20000e0a:	f04f 33ff 	mov.w	r3, #4294967295
20000e0e:	e013      	b.n	20000e38 <Pixy_get_target_location+0x44>
    }

    target->x = g_blocks[0].x;
20000e10:	f649 3328 	movw	r3, #39720	; 0x9b28
20000e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e18:	681b      	ldr	r3, [r3, #0]
20000e1a:	885b      	ldrh	r3, [r3, #2]
20000e1c:	461a      	mov	r2, r3
20000e1e:	687b      	ldr	r3, [r7, #4]
20000e20:	801a      	strh	r2, [r3, #0]
    target->y = g_blocks[0].y;
20000e22:	f649 3328 	movw	r3, #39720	; 0x9b28
20000e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e2a:	681b      	ldr	r3, [r3, #0]
20000e2c:	889b      	ldrh	r3, [r3, #4]
20000e2e:	461a      	mov	r2, r3
20000e30:	687b      	ldr	r3, [r7, #4]
20000e32:	805a      	strh	r2, [r3, #2]

    return 0;
20000e34:	f04f 0300 	mov.w	r3, #0
}
20000e38:	4618      	mov	r0, r3
20000e3a:	f107 0708 	add.w	r7, r7, #8
20000e3e:	46bd      	mov	sp, r7
20000e40:	bd80      	pop	{r7, pc}
20000e42:	bf00      	nop

20000e44 <n64_get_state>:

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
20000e44:	b580      	push	{r7, lr}
20000e46:	b084      	sub	sp, #16
20000e48:	af00      	add	r7, sp, #0
20000e4a:	6078      	str	r0, [r7, #4]
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
20000e4c:	f240 0300 	movw	r3, #0
20000e50:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000e54:	60fb      	str	r3, [r7, #12]
    *state = *address;
20000e56:	687a      	ldr	r2, [r7, #4]
20000e58:	68fb      	ldr	r3, [r7, #12]
20000e5a:	4611      	mov	r1, r2
20000e5c:	461a      	mov	r2, r3
20000e5e:	f04f 0304 	mov.w	r3, #4
20000e62:	4608      	mov	r0, r1
20000e64:	4611      	mov	r1, r2
20000e66:	461a      	mov	r2, r3
20000e68:	f002 fd7a 	bl	20003960 <memcpy>
}
20000e6c:	f107 0710 	add.w	r7, r7, #16
20000e70:	46bd      	mov	sp, r7
20000e72:	bd80      	pop	{r7, pc}

20000e74 <n64_reset>:

// send a reset signal
void n64_reset()
{
20000e74:	b480      	push	{r7}
20000e76:	b083      	sub	sp, #12
20000e78:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
20000e7a:	f240 0300 	movw	r3, #0
20000e7e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000e82:	607b      	str	r3, [r7, #4]
    *address = N64_RESET;
20000e84:	687b      	ldr	r3, [r7, #4]
20000e86:	f04f 02ff 	mov.w	r2, #255	; 0xff
20000e8a:	601a      	str	r2, [r3, #0]
}
20000e8c:	f107 070c 	add.w	r7, r7, #12
20000e90:	46bd      	mov	sp, r7
20000e92:	bc80      	pop	{r7}
20000e94:	4770      	bx	lr
20000e96:	bf00      	nop

20000e98 <n64_enable>:

// enable button polling
void n64_enable()
{
20000e98:	b480      	push	{r7}
20000e9a:	b083      	sub	sp, #12
20000e9c:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
20000e9e:	f240 0300 	movw	r3, #0
20000ea2:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000ea6:	607b      	str	r3, [r7, #4]
    *address = N64_GET_BUTTONS;
20000ea8:	687b      	ldr	r3, [r7, #4]
20000eaa:	f04f 0201 	mov.w	r2, #1
20000eae:	601a      	str	r2, [r3, #0]
}
20000eb0:	f107 070c 	add.w	r7, r7, #12
20000eb4:	46bd      	mov	sp, r7
20000eb6:	bc80      	pop	{r7}
20000eb8:	4770      	bx	lr
20000eba:	bf00      	nop

20000ebc <_map_n64_to_pwm_val>:
        state->Y_axis
    );
}

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {
20000ebc:	b480      	push	{r7}
20000ebe:	b085      	sub	sp, #20
20000ec0:	af00      	add	r7, sp, #0
20000ec2:	4603      	mov	r3, r0
20000ec4:	71fb      	strb	r3, [r7, #7]

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
20000ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000eca:	2b06      	cmp	r3, #6
20000ecc:	dc07      	bgt.n	20000ede <_map_n64_to_pwm_val+0x22>
20000ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000ed2:	f113 0f06 	cmn.w	r3, #6
20000ed6:	db02      	blt.n	20000ede <_map_n64_to_pwm_val+0x22>
		val = 0;
20000ed8:	f04f 0300 	mov.w	r3, #0
20000edc:	71fb      	strb	r3, [r7, #7]
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
20000ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000ee2:	2b50      	cmp	r3, #80	; 0x50
20000ee4:	dd03      	ble.n	20000eee <_map_n64_to_pwm_val+0x32>
		val = N64_ANALOG_MAX;
20000ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
20000eea:	71fb      	strb	r3, [r7, #7]
20000eec:	e007      	b.n	20000efe <_map_n64_to_pwm_val+0x42>
	}
	else if (val < -N64_ANALOG_MAX) {
20000eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000ef2:	f113 0f50 	cmn.w	r3, #80	; 0x50
20000ef6:	da02      	bge.n	20000efe <_map_n64_to_pwm_val+0x42>
		val = -N64_ANALOG_MAX;
20000ef8:	f06f 034f 	mvn.w	r3, #79	; 0x4f
20000efc:	71fb      	strb	r3, [r7, #7]
	}

	// calculate scaling factor
	int32_t scaling_factor = val * N64_ANALOG_TO_PWM_CYCLES;
20000efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000f02:	f240 2271 	movw	r2, #625	; 0x271
20000f06:	fb02 f303 	mul.w	r3, r2, r3
20000f0a:	60fb      	str	r3, [r7, #12]

	// final pwm value
	return SERVO_NEUTRAL - scaling_factor;
20000f0c:	68fb      	ldr	r3, [r7, #12]
20000f0e:	f5c3 3312 	rsb	r3, r3, #149504	; 0x24800
20000f12:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
}
20000f16:	4618      	mov	r0, r3
20000f18:	f107 0714 	add.w	r7, r7, #20
20000f1c:	46bd      	mov	sp, r7
20000f1e:	bc80      	pop	{r7}
20000f20:	4770      	bx	lr
20000f22:	bf00      	nop

20000f24 <map_n64_analog_to_servo_pwm>:


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {
20000f24:	b580      	push	{r7, lr}
20000f26:	b082      	sub	sp, #8
20000f28:	af00      	add	r7, sp, #0
20000f2a:	6078      	str	r0, [r7, #4]
20000f2c:	6039      	str	r1, [r7, #0]

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
20000f2e:	687b      	ldr	r3, [r7, #4]
20000f30:	789b      	ldrb	r3, [r3, #2]
20000f32:	b25b      	sxtb	r3, r3
20000f34:	4618      	mov	r0, r3
20000f36:	f7ff ffc1 	bl	20000ebc <_map_n64_to_pwm_val>
20000f3a:	4602      	mov	r2, r0
20000f3c:	683b      	ldr	r3, [r7, #0]
20000f3e:	601a      	str	r2, [r3, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
20000f40:	687b      	ldr	r3, [r7, #4]
20000f42:	78db      	ldrb	r3, [r3, #3]
20000f44:	b25b      	sxtb	r3, r3
20000f46:	4618      	mov	r0, r3
20000f48:	f7ff ffb8 	bl	20000ebc <_map_n64_to_pwm_val>
20000f4c:	4602      	mov	r2, r0
20000f4e:	683b      	ldr	r3, [r7, #0]
20000f50:	605a      	str	r2, [r3, #4]
}
20000f52:	f107 0708 	add.w	r7, r7, #8
20000f56:	46bd      	mov	sp, r7
20000f58:	bd80      	pop	{r7, pc}
20000f5a:	bf00      	nop

20000f5c <set_x_servo_analog_pw>:

#include "servo_control.h"

//void servo_do(uint32_t* addr) {*addr = (uint32_t) 170000;}

void set_x_servo_analog_pw(uint32_t new_pw) {
20000f5c:	b580      	push	{r7, lr}
20000f5e:	b084      	sub	sp, #16
20000f60:	af00      	add	r7, sp, #0
20000f62:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20000f64:	f249 5378 	movw	r3, #38264	; 0x9578
20000f68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f6c:	681b      	ldr	r3, [r3, #0]
20000f6e:	687a      	ldr	r2, [r7, #4]
20000f70:	429a      	cmp	r2, r3
20000f72:	d01a      	beq.n	20000faa <set_x_servo_analog_pw+0x4e>
        return;
    }

    volatile uint32_t* address = (volatile uint32_t*)X_SET_SERVO;
20000f74:	f240 1300 	movw	r3, #256	; 0x100
20000f78:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000f7c:	60fb      	str	r3, [r7, #12]
    *address = new_pw;
20000f7e:	68fb      	ldr	r3, [r7, #12]
20000f80:	687a      	ldr	r2, [r7, #4]
20000f82:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
20000f84:	f249 5378 	movw	r3, #38264	; 0x9578
20000f88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f8c:	687a      	ldr	r2, [r7, #4]
20000f8e:	601a      	str	r2, [r3, #0]
    printf("X servo set to: %d\r\n", current_pw);
20000f90:	f249 5378 	movw	r3, #38264	; 0x9578
20000f94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f98:	681b      	ldr	r3, [r3, #0]
20000f9a:	f249 10b4 	movw	r0, #37300	; 0x91b4
20000f9e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fa2:	4619      	mov	r1, r3
20000fa4:	f002 fe12 	bl	20003bcc <printf>
20000fa8:	e000      	b.n	20000fac <set_x_servo_analog_pw+0x50>

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
20000faa:	bf00      	nop
    volatile uint32_t* address = (volatile uint32_t*)X_SET_SERVO;
    *address = new_pw;

    current_pw = new_pw;
    printf("X servo set to: %d\r\n", current_pw);
}
20000fac:	f107 0710 	add.w	r7, r7, #16
20000fb0:	46bd      	mov	sp, r7
20000fb2:	bd80      	pop	{r7, pc}

20000fb4 <set_y_servo_analog_pw>:

void set_y_servo_analog_pw(uint32_t new_pw) {
20000fb4:	b580      	push	{r7, lr}
20000fb6:	b084      	sub	sp, #16
20000fb8:	af00      	add	r7, sp, #0
20000fba:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20000fbc:	f249 5374 	movw	r3, #38260	; 0x9574
20000fc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fc4:	681b      	ldr	r3, [r3, #0]
20000fc6:	687a      	ldr	r2, [r7, #4]
20000fc8:	429a      	cmp	r2, r3
20000fca:	d01a      	beq.n	20001002 <set_y_servo_analog_pw+0x4e>
        return;
    }

    volatile uint32_t* address = (volatile uint32_t*)Y_SET_SERVO;
20000fcc:	f240 1340 	movw	r3, #320	; 0x140
20000fd0:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000fd4:	60fb      	str	r3, [r7, #12]
    *address = new_pw;
20000fd6:	68fb      	ldr	r3, [r7, #12]
20000fd8:	687a      	ldr	r2, [r7, #4]
20000fda:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
20000fdc:	f249 5374 	movw	r3, #38260	; 0x9574
20000fe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fe4:	687a      	ldr	r2, [r7, #4]
20000fe6:	601a      	str	r2, [r3, #0]
    printf("Y servo set to: %d\r\n", current_pw);
20000fe8:	f249 5374 	movw	r3, #38260	; 0x9574
20000fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ff0:	681b      	ldr	r3, [r3, #0]
20000ff2:	f249 10cc 	movw	r0, #37324	; 0x91cc
20000ff6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ffa:	4619      	mov	r1, r3
20000ffc:	f002 fde6 	bl	20003bcc <printf>
20001000:	e000      	b.n	20001004 <set_y_servo_analog_pw+0x50>

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
20001002:	bf00      	nop
    volatile uint32_t* address = (volatile uint32_t*)Y_SET_SERVO;
    *address = new_pw;

    current_pw = new_pw;
    printf("Y servo set to: %d\r\n", current_pw);
}
20001004:	f107 0710 	add.w	r7, r7, #16
20001008:	46bd      	mov	sp, r7
2000100a:	bd80      	pop	{r7, pc}

2000100c <servos_print_counts>:

void servos_print_counts() {
2000100c:	b580      	push	{r7, lr}
2000100e:	b084      	sub	sp, #16
20001010:	af00      	add	r7, sp, #0
	volatile uint32_t* x_f_count = (volatile uint32_t*)X_READ_FORWARD;
20001012:	f240 1318 	movw	r3, #280	; 0x118
20001016:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000101a:	603b      	str	r3, [r7, #0]
	volatile uint32_t* x_r_count = (volatile uint32_t*)X_READ_REVERSE;
2000101c:	f240 131c 	movw	r3, #284	; 0x11c
20001020:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001024:	607b      	str	r3, [r7, #4]
	volatile uint32_t* y_f_count = (volatile uint32_t*)Y_READ_FORWARD;
20001026:	f240 1358 	movw	r3, #344	; 0x158
2000102a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000102e:	60bb      	str	r3, [r7, #8]
	volatile uint32_t* y_r_count = (volatile uint32_t*)Y_READ_REVERSE;
20001030:	f240 135c 	movw	r3, #348	; 0x15c
20001034:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001038:	60fb      	str	r3, [r7, #12]

	printf("X Forward: %d,  X Reverse: %d\r\n", *x_f_count, *x_r_count);
2000103a:	683b      	ldr	r3, [r7, #0]
2000103c:	681a      	ldr	r2, [r3, #0]
2000103e:	687b      	ldr	r3, [r7, #4]
20001040:	681b      	ldr	r3, [r3, #0]
20001042:	f249 10e4 	movw	r0, #37348	; 0x91e4
20001046:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000104a:	4611      	mov	r1, r2
2000104c:	461a      	mov	r2, r3
2000104e:	f002 fdbd 	bl	20003bcc <printf>
	//printf("Y Forward: %d,  Y Reverse: %d\r\n", *y_f_count, *y_r_count);

}
20001052:	f107 0710 	add.w	r7, r7, #16
20001056:	46bd      	mov	sp, r7
20001058:	bd80      	pop	{r7, pc}
2000105a:	bf00      	nop

2000105c <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
2000105c:	b480      	push	{r7}
2000105e:	b083      	sub	sp, #12
20001060:	af00      	add	r7, sp, #0
20001062:	6078      	str	r0, [r7, #4]
    return -1;
20001064:	f04f 33ff 	mov.w	r3, #4294967295
}
20001068:	4618      	mov	r0, r3
2000106a:	f107 070c 	add.w	r7, r7, #12
2000106e:	46bd      	mov	sp, r7
20001070:	bc80      	pop	{r7}
20001072:	4770      	bx	lr

20001074 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20001074:	b480      	push	{r7}
20001076:	b083      	sub	sp, #12
20001078:	af00      	add	r7, sp, #0
2000107a:	6078      	str	r0, [r7, #4]
2000107c:	e7fe      	b.n	2000107c <_exit+0x8>
2000107e:	bf00      	nop

20001080 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20001080:	b480      	push	{r7}
20001082:	b083      	sub	sp, #12
20001084:	af00      	add	r7, sp, #0
20001086:	6078      	str	r0, [r7, #4]
20001088:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
2000108a:	683b      	ldr	r3, [r7, #0]
2000108c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20001090:	605a      	str	r2, [r3, #4]
    return 0;
20001092:	f04f 0300 	mov.w	r3, #0
}
20001096:	4618      	mov	r0, r3
20001098:	f107 070c 	add.w	r7, r7, #12
2000109c:	46bd      	mov	sp, r7
2000109e:	bc80      	pop	{r7}
200010a0:	4770      	bx	lr
200010a2:	bf00      	nop

200010a4 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
200010a4:	b480      	push	{r7}
200010a6:	b083      	sub	sp, #12
200010a8:	af00      	add	r7, sp, #0
200010aa:	6078      	str	r0, [r7, #4]
    return 1;
200010ac:	f04f 0301 	mov.w	r3, #1
}
200010b0:	4618      	mov	r0, r3
200010b2:	f107 070c 	add.w	r7, r7, #12
200010b6:	46bd      	mov	sp, r7
200010b8:	bc80      	pop	{r7}
200010ba:	4770      	bx	lr

200010bc <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
200010bc:	b480      	push	{r7}
200010be:	b085      	sub	sp, #20
200010c0:	af00      	add	r7, sp, #0
200010c2:	60f8      	str	r0, [r7, #12]
200010c4:	60b9      	str	r1, [r7, #8]
200010c6:	607a      	str	r2, [r7, #4]
    return 0;
200010c8:	f04f 0300 	mov.w	r3, #0
}
200010cc:	4618      	mov	r0, r3
200010ce:	f107 0714 	add.w	r7, r7, #20
200010d2:	46bd      	mov	sp, r7
200010d4:	bc80      	pop	{r7}
200010d6:	4770      	bx	lr

200010d8 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
200010d8:	b480      	push	{r7}
200010da:	b085      	sub	sp, #20
200010dc:	af00      	add	r7, sp, #0
200010de:	60f8      	str	r0, [r7, #12]
200010e0:	60b9      	str	r1, [r7, #8]
200010e2:	607a      	str	r2, [r7, #4]
    return 0;
200010e4:	f04f 0300 	mov.w	r3, #0
}
200010e8:	4618      	mov	r0, r3
200010ea:	f107 0714 	add.w	r7, r7, #20
200010ee:	46bd      	mov	sp, r7
200010f0:	bc80      	pop	{r7}
200010f2:	4770      	bx	lr

200010f4 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
200010f4:	b580      	push	{r7, lr}
200010f6:	b084      	sub	sp, #16
200010f8:	af00      	add	r7, sp, #0
200010fa:	60f8      	str	r0, [r7, #12]
200010fc:	60b9      	str	r1, [r7, #8]
200010fe:	607a      	str	r2, [r7, #4]
20001100:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20001102:	f649 23ec 	movw	r3, #39660	; 0x9aec
20001106:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000110a:	681b      	ldr	r3, [r3, #0]
2000110c:	2b00      	cmp	r3, #0
2000110e:	d110      	bne.n	20001132 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20001110:	f649 3058 	movw	r0, #39768	; 0x9b58
20001114:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001118:	f44f 4161 	mov.w	r1, #57600	; 0xe100
2000111c:	f04f 0203 	mov.w	r2, #3
20001120:	f000 f87e 	bl	20001220 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20001124:	f649 23ec 	movw	r3, #39660	; 0x9aec
20001128:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000112c:	f04f 0201 	mov.w	r2, #1
20001130:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20001132:	683b      	ldr	r3, [r7, #0]
20001134:	f649 3058 	movw	r0, #39768	; 0x9b58
20001138:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000113c:	6879      	ldr	r1, [r7, #4]
2000113e:	461a      	mov	r2, r3
20001140:	f000 f970 	bl	20001424 <MSS_UART_polled_tx>
    
    return len;
20001144:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20001146:	4618      	mov	r0, r3
20001148:	f107 0710 	add.w	r7, r7, #16
2000114c:	46bd      	mov	sp, r7
2000114e:	bd80      	pop	{r7, pc}

20001150 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20001150:	b580      	push	{r7, lr}
20001152:	b084      	sub	sp, #16
20001154:	af00      	add	r7, sp, #0
20001156:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20001158:	f649 23f0 	movw	r3, #39664	; 0x9af0
2000115c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001160:	681b      	ldr	r3, [r3, #0]
20001162:	2b00      	cmp	r3, #0
20001164:	d108      	bne.n	20001178 <_sbrk+0x28>
    {
      heap_end = &_end;
20001166:	f649 23f0 	movw	r3, #39664	; 0x9af0
2000116a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000116e:	f649 4290 	movw	r2, #40080	; 0x9c90
20001172:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001176:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20001178:	f649 23f0 	movw	r3, #39664	; 0x9af0
2000117c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001180:	681b      	ldr	r3, [r3, #0]
20001182:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20001184:	f3ef 8308 	mrs	r3, MSP
20001188:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
2000118a:	f649 23f0 	movw	r3, #39664	; 0x9af0
2000118e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001192:	681a      	ldr	r2, [r3, #0]
20001194:	687b      	ldr	r3, [r7, #4]
20001196:	441a      	add	r2, r3
20001198:	68fb      	ldr	r3, [r7, #12]
2000119a:	429a      	cmp	r2, r3
2000119c:	d90f      	bls.n	200011be <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
2000119e:	f04f 0000 	mov.w	r0, #0
200011a2:	f04f 0101 	mov.w	r1, #1
200011a6:	f249 2204 	movw	r2, #37380	; 0x9204
200011aa:	f2c2 0200 	movt	r2, #8192	; 0x2000
200011ae:	f04f 0319 	mov.w	r3, #25
200011b2:	f7ff ff9f 	bl	200010f4 <_write_r>
      _exit (1);
200011b6:	f04f 0001 	mov.w	r0, #1
200011ba:	f7ff ff5b 	bl	20001074 <_exit>
    }
  
    heap_end += incr;
200011be:	f649 23f0 	movw	r3, #39664	; 0x9af0
200011c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011c6:	681a      	ldr	r2, [r3, #0]
200011c8:	687b      	ldr	r3, [r7, #4]
200011ca:	441a      	add	r2, r3
200011cc:	f649 23f0 	movw	r3, #39664	; 0x9af0
200011d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011d4:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
200011d6:	68bb      	ldr	r3, [r7, #8]
}
200011d8:	4618      	mov	r0, r3
200011da:	f107 0710 	add.w	r7, r7, #16
200011de:	46bd      	mov	sp, r7
200011e0:	bd80      	pop	{r7, pc}
200011e2:	bf00      	nop

200011e4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200011e4:	b480      	push	{r7}
200011e6:	b083      	sub	sp, #12
200011e8:	af00      	add	r7, sp, #0
200011ea:	4603      	mov	r3, r0
200011ec:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200011ee:	f24e 1300 	movw	r3, #57600	; 0xe100
200011f2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200011f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200011fa:	ea4f 1252 	mov.w	r2, r2, lsr #5
200011fe:	88f9      	ldrh	r1, [r7, #6]
20001200:	f001 011f 	and.w	r1, r1, #31
20001204:	f04f 0001 	mov.w	r0, #1
20001208:	fa00 f101 	lsl.w	r1, r0, r1
2000120c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001210:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001214:	f107 070c 	add.w	r7, r7, #12
20001218:	46bd      	mov	sp, r7
2000121a:	bc80      	pop	{r7}
2000121c:	4770      	bx	lr
2000121e:	bf00      	nop

20001220 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001220:	b580      	push	{r7, lr}
20001222:	b088      	sub	sp, #32
20001224:	af00      	add	r7, sp, #0
20001226:	60f8      	str	r0, [r7, #12]
20001228:	60b9      	str	r1, [r7, #8]
2000122a:	4613      	mov	r3, r2
2000122c:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
2000122e:	f04f 0301 	mov.w	r3, #1
20001232:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20001234:	f04f 0300 	mov.w	r3, #0
20001238:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000123a:	68fa      	ldr	r2, [r7, #12]
2000123c:	f649 3358 	movw	r3, #39768	; 0x9b58
20001240:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001244:	429a      	cmp	r2, r3
20001246:	d007      	beq.n	20001258 <MSS_UART_init+0x38>
20001248:	68fa      	ldr	r2, [r7, #12]
2000124a:	f649 3330 	movw	r3, #39728	; 0x9b30
2000124e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001252:	429a      	cmp	r2, r3
20001254:	d000      	beq.n	20001258 <MSS_UART_init+0x38>
20001256:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20001258:	68bb      	ldr	r3, [r7, #8]
2000125a:	2b00      	cmp	r3, #0
2000125c:	d100      	bne.n	20001260 <MSS_UART_init+0x40>
2000125e:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001260:	f001 f8e6 	bl	20002430 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20001264:	68fa      	ldr	r2, [r7, #12]
20001266:	f649 3358 	movw	r3, #39768	; 0x9b58
2000126a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000126e:	429a      	cmp	r2, r3
20001270:	d12e      	bne.n	200012d0 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20001272:	68fb      	ldr	r3, [r7, #12]
20001274:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20001278:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
2000127a:	68fb      	ldr	r3, [r7, #12]
2000127c:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001280:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001282:	68fb      	ldr	r3, [r7, #12]
20001284:	f04f 020a 	mov.w	r2, #10
20001288:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
2000128a:	f249 5384 	movw	r3, #38276	; 0x9584
2000128e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001292:	681b      	ldr	r3, [r3, #0]
20001294:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20001296:	f242 0300 	movw	r3, #8192	; 0x2000
2000129a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000129e:	f242 0200 	movw	r2, #8192	; 0x2000
200012a2:	f2ce 0204 	movt	r2, #57348	; 0xe004
200012a6:	6b12      	ldr	r2, [r2, #48]	; 0x30
200012a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200012ac:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
200012ae:	f04f 000a 	mov.w	r0, #10
200012b2:	f7ff ff97 	bl	200011e4 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
200012b6:	f242 0300 	movw	r3, #8192	; 0x2000
200012ba:	f2ce 0304 	movt	r3, #57348	; 0xe004
200012be:	f242 0200 	movw	r2, #8192	; 0x2000
200012c2:	f2ce 0204 	movt	r2, #57348	; 0xe004
200012c6:	6b12      	ldr	r2, [r2, #48]	; 0x30
200012c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
200012cc:	631a      	str	r2, [r3, #48]	; 0x30
200012ce:	e031      	b.n	20001334 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
200012d0:	68fa      	ldr	r2, [r7, #12]
200012d2:	f240 0300 	movw	r3, #0
200012d6:	f2c4 0301 	movt	r3, #16385	; 0x4001
200012da:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
200012dc:	68fa      	ldr	r2, [r7, #12]
200012de:	f240 0300 	movw	r3, #0
200012e2:	f2c4 2320 	movt	r3, #16928	; 0x4220
200012e6:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
200012e8:	68fb      	ldr	r3, [r7, #12]
200012ea:	f04f 020b 	mov.w	r2, #11
200012ee:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
200012f0:	f249 5388 	movw	r3, #38280	; 0x9588
200012f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012f8:	681b      	ldr	r3, [r3, #0]
200012fa:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
200012fc:	f242 0300 	movw	r3, #8192	; 0x2000
20001300:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001304:	f242 0200 	movw	r2, #8192	; 0x2000
20001308:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000130c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000130e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001312:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20001314:	f04f 000b 	mov.w	r0, #11
20001318:	f7ff ff64 	bl	200011e4 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
2000131c:	f242 0300 	movw	r3, #8192	; 0x2000
20001320:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001324:	f242 0200 	movw	r2, #8192	; 0x2000
20001328:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000132c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000132e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20001332:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20001334:	68fb      	ldr	r3, [r7, #12]
20001336:	681b      	ldr	r3, [r3, #0]
20001338:	f04f 0200 	mov.w	r2, #0
2000133c:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
2000133e:	68bb      	ldr	r3, [r7, #8]
20001340:	2b00      	cmp	r3, #0
20001342:	d021      	beq.n	20001388 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20001344:	69ba      	ldr	r2, [r7, #24]
20001346:	68bb      	ldr	r3, [r7, #8]
20001348:	fbb2 f3f3 	udiv	r3, r2, r3
2000134c:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
2000134e:	69fb      	ldr	r3, [r7, #28]
20001350:	f003 0308 	and.w	r3, r3, #8
20001354:	2b00      	cmp	r3, #0
20001356:	d006      	beq.n	20001366 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001358:	69fb      	ldr	r3, [r7, #28]
2000135a:	ea4f 1313 	mov.w	r3, r3, lsr #4
2000135e:	f103 0301 	add.w	r3, r3, #1
20001362:	61fb      	str	r3, [r7, #28]
20001364:	e003      	b.n	2000136e <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20001366:	69fb      	ldr	r3, [r7, #28]
20001368:	ea4f 1313 	mov.w	r3, r3, lsr #4
2000136c:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
2000136e:	69fa      	ldr	r2, [r7, #28]
20001370:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001374:	429a      	cmp	r2, r3
20001376:	d900      	bls.n	2000137a <MSS_UART_init+0x15a>
20001378:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
2000137a:	69fa      	ldr	r2, [r7, #28]
2000137c:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001380:	429a      	cmp	r2, r3
20001382:	d801      	bhi.n	20001388 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20001384:	69fb      	ldr	r3, [r7, #28]
20001386:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001388:	68fb      	ldr	r3, [r7, #12]
2000138a:	685b      	ldr	r3, [r3, #4]
2000138c:	f04f 0201 	mov.w	r2, #1
20001390:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001394:	68fb      	ldr	r3, [r7, #12]
20001396:	681b      	ldr	r3, [r3, #0]
20001398:	8afa      	ldrh	r2, [r7, #22]
2000139a:	ea4f 2212 	mov.w	r2, r2, lsr #8
2000139e:	b292      	uxth	r2, r2
200013a0:	b2d2      	uxtb	r2, r2
200013a2:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
200013a4:	68fb      	ldr	r3, [r7, #12]
200013a6:	681b      	ldr	r3, [r3, #0]
200013a8:	8afa      	ldrh	r2, [r7, #22]
200013aa:	b2d2      	uxtb	r2, r2
200013ac:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
200013ae:	68fb      	ldr	r3, [r7, #12]
200013b0:	685b      	ldr	r3, [r3, #4]
200013b2:	f04f 0200 	mov.w	r2, #0
200013b6:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
200013ba:	68fb      	ldr	r3, [r7, #12]
200013bc:	681b      	ldr	r3, [r3, #0]
200013be:	79fa      	ldrb	r2, [r7, #7]
200013c0:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
200013c2:	68fb      	ldr	r3, [r7, #12]
200013c4:	681b      	ldr	r3, [r3, #0]
200013c6:	f04f 020e 	mov.w	r2, #14
200013ca:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
200013cc:	68fb      	ldr	r3, [r7, #12]
200013ce:	685b      	ldr	r3, [r3, #4]
200013d0:	f04f 0200 	mov.w	r2, #0
200013d4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
200013d8:	68fb      	ldr	r3, [r7, #12]
200013da:	f04f 0200 	mov.w	r2, #0
200013de:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
200013e0:	68fb      	ldr	r3, [r7, #12]
200013e2:	f04f 0200 	mov.w	r2, #0
200013e6:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
200013e8:	68fb      	ldr	r3, [r7, #12]
200013ea:	f04f 0200 	mov.w	r2, #0
200013ee:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
200013f0:	68fb      	ldr	r3, [r7, #12]
200013f2:	f04f 0200 	mov.w	r2, #0
200013f6:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
200013f8:	68fa      	ldr	r2, [r7, #12]
200013fa:	f241 6325 	movw	r3, #5669	; 0x1625
200013fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001402:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001404:	68fb      	ldr	r3, [r7, #12]
20001406:	f04f 0200 	mov.w	r2, #0
2000140a:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
2000140c:	68fb      	ldr	r3, [r7, #12]
2000140e:	f04f 0200 	mov.w	r2, #0
20001412:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001414:	68fb      	ldr	r3, [r7, #12]
20001416:	f04f 0200 	mov.w	r2, #0
2000141a:	729a      	strb	r2, [r3, #10]
}
2000141c:	f107 0720 	add.w	r7, r7, #32
20001420:	46bd      	mov	sp, r7
20001422:	bd80      	pop	{r7, pc}

20001424 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001424:	b480      	push	{r7}
20001426:	b089      	sub	sp, #36	; 0x24
20001428:	af00      	add	r7, sp, #0
2000142a:	60f8      	str	r0, [r7, #12]
2000142c:	60b9      	str	r1, [r7, #8]
2000142e:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20001430:	f04f 0300 	mov.w	r3, #0
20001434:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001436:	68fa      	ldr	r2, [r7, #12]
20001438:	f649 3358 	movw	r3, #39768	; 0x9b58
2000143c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001440:	429a      	cmp	r2, r3
20001442:	d007      	beq.n	20001454 <MSS_UART_polled_tx+0x30>
20001444:	68fa      	ldr	r2, [r7, #12]
20001446:	f649 3330 	movw	r3, #39728	; 0x9b30
2000144a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000144e:	429a      	cmp	r2, r3
20001450:	d000      	beq.n	20001454 <MSS_UART_polled_tx+0x30>
20001452:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20001454:	68bb      	ldr	r3, [r7, #8]
20001456:	2b00      	cmp	r3, #0
20001458:	d100      	bne.n	2000145c <MSS_UART_polled_tx+0x38>
2000145a:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
2000145c:	687b      	ldr	r3, [r7, #4]
2000145e:	2b00      	cmp	r3, #0
20001460:	d100      	bne.n	20001464 <MSS_UART_polled_tx+0x40>
20001462:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001464:	68fa      	ldr	r2, [r7, #12]
20001466:	f649 3358 	movw	r3, #39768	; 0x9b58
2000146a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000146e:	429a      	cmp	r2, r3
20001470:	d006      	beq.n	20001480 <MSS_UART_polled_tx+0x5c>
20001472:	68fa      	ldr	r2, [r7, #12]
20001474:	f649 3330 	movw	r3, #39728	; 0x9b30
20001478:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000147c:	429a      	cmp	r2, r3
2000147e:	d13d      	bne.n	200014fc <MSS_UART_polled_tx+0xd8>
20001480:	68bb      	ldr	r3, [r7, #8]
20001482:	2b00      	cmp	r3, #0
20001484:	d03a      	beq.n	200014fc <MSS_UART_polled_tx+0xd8>
20001486:	687b      	ldr	r3, [r7, #4]
20001488:	2b00      	cmp	r3, #0
2000148a:	d037      	beq.n	200014fc <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
2000148c:	68fb      	ldr	r3, [r7, #12]
2000148e:	681b      	ldr	r3, [r3, #0]
20001490:	7d1b      	ldrb	r3, [r3, #20]
20001492:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20001494:	68fb      	ldr	r3, [r7, #12]
20001496:	7a9a      	ldrb	r2, [r3, #10]
20001498:	7efb      	ldrb	r3, [r7, #27]
2000149a:	ea42 0303 	orr.w	r3, r2, r3
2000149e:	b2da      	uxtb	r2, r3
200014a0:	68fb      	ldr	r3, [r7, #12]
200014a2:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
200014a4:	7efb      	ldrb	r3, [r7, #27]
200014a6:	f003 0320 	and.w	r3, r3, #32
200014aa:	2b00      	cmp	r3, #0
200014ac:	d023      	beq.n	200014f6 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
200014ae:	f04f 0310 	mov.w	r3, #16
200014b2:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
200014b4:	687b      	ldr	r3, [r7, #4]
200014b6:	2b0f      	cmp	r3, #15
200014b8:	d801      	bhi.n	200014be <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
200014ba:	687b      	ldr	r3, [r7, #4]
200014bc:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200014be:	f04f 0300 	mov.w	r3, #0
200014c2:	617b      	str	r3, [r7, #20]
200014c4:	e00e      	b.n	200014e4 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
200014c6:	68fb      	ldr	r3, [r7, #12]
200014c8:	681b      	ldr	r3, [r3, #0]
200014ca:	68b9      	ldr	r1, [r7, #8]
200014cc:	693a      	ldr	r2, [r7, #16]
200014ce:	440a      	add	r2, r1
200014d0:	7812      	ldrb	r2, [r2, #0]
200014d2:	701a      	strb	r2, [r3, #0]
200014d4:	693b      	ldr	r3, [r7, #16]
200014d6:	f103 0301 	add.w	r3, r3, #1
200014da:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200014dc:	697b      	ldr	r3, [r7, #20]
200014de:	f103 0301 	add.w	r3, r3, #1
200014e2:	617b      	str	r3, [r7, #20]
200014e4:	697a      	ldr	r2, [r7, #20]
200014e6:	69fb      	ldr	r3, [r7, #28]
200014e8:	429a      	cmp	r2, r3
200014ea:	d3ec      	bcc.n	200014c6 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
200014ec:	687a      	ldr	r2, [r7, #4]
200014ee:	697b      	ldr	r3, [r7, #20]
200014f0:	ebc3 0302 	rsb	r3, r3, r2
200014f4:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
200014f6:	687b      	ldr	r3, [r7, #4]
200014f8:	2b00      	cmp	r3, #0
200014fa:	d1c7      	bne.n	2000148c <MSS_UART_polled_tx+0x68>
    }
}
200014fc:	f107 0724 	add.w	r7, r7, #36	; 0x24
20001500:	46bd      	mov	sp, r7
20001502:	bc80      	pop	{r7}
20001504:	4770      	bx	lr
20001506:	bf00      	nop

20001508 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001508:	b580      	push	{r7, lr}
2000150a:	b084      	sub	sp, #16
2000150c:	af00      	add	r7, sp, #0
2000150e:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001510:	687a      	ldr	r2, [r7, #4]
20001512:	f649 3358 	movw	r3, #39768	; 0x9b58
20001516:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000151a:	429a      	cmp	r2, r3
2000151c:	d007      	beq.n	2000152e <MSS_UART_isr+0x26>
2000151e:	687a      	ldr	r2, [r7, #4]
20001520:	f649 3330 	movw	r3, #39728	; 0x9b30
20001524:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001528:	429a      	cmp	r2, r3
2000152a:	d000      	beq.n	2000152e <MSS_UART_isr+0x26>
2000152c:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
2000152e:	687a      	ldr	r2, [r7, #4]
20001530:	f649 3358 	movw	r3, #39768	; 0x9b58
20001534:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001538:	429a      	cmp	r2, r3
2000153a:	d006      	beq.n	2000154a <MSS_UART_isr+0x42>
2000153c:	687a      	ldr	r2, [r7, #4]
2000153e:	f649 3330 	movw	r3, #39728	; 0x9b30
20001542:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001546:	429a      	cmp	r2, r3
20001548:	d167      	bne.n	2000161a <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
2000154a:	687b      	ldr	r3, [r7, #4]
2000154c:	681b      	ldr	r3, [r3, #0]
2000154e:	7a1b      	ldrb	r3, [r3, #8]
20001550:	b2db      	uxtb	r3, r3
20001552:	f003 030f 	and.w	r3, r3, #15
20001556:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20001558:	7bfb      	ldrb	r3, [r7, #15]
2000155a:	2b0c      	cmp	r3, #12
2000155c:	d854      	bhi.n	20001608 <MSS_UART_isr+0x100>
2000155e:	a201      	add	r2, pc, #4	; (adr r2, 20001564 <MSS_UART_isr+0x5c>)
20001560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20001564:	20001599 	.word	0x20001599
20001568:	20001609 	.word	0x20001609
2000156c:	200015b5 	.word	0x200015b5
20001570:	20001609 	.word	0x20001609
20001574:	200015d1 	.word	0x200015d1
20001578:	20001609 	.word	0x20001609
2000157c:	200015ed 	.word	0x200015ed
20001580:	20001609 	.word	0x20001609
20001584:	20001609 	.word	0x20001609
20001588:	20001609 	.word	0x20001609
2000158c:	20001609 	.word	0x20001609
20001590:	20001609 	.word	0x20001609
20001594:	200015d1 	.word	0x200015d1
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001598:	687b      	ldr	r3, [r7, #4]
2000159a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000159c:	2b00      	cmp	r3, #0
2000159e:	d100      	bne.n	200015a2 <MSS_UART_isr+0x9a>
200015a0:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
200015a2:	687b      	ldr	r3, [r7, #4]
200015a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200015a6:	2b00      	cmp	r3, #0
200015a8:	d030      	beq.n	2000160c <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
200015aa:	687b      	ldr	r3, [r7, #4]
200015ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200015ae:	6878      	ldr	r0, [r7, #4]
200015b0:	4798      	blx	r3
                }
            }
            break;
200015b2:	e032      	b.n	2000161a <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
200015b4:	687b      	ldr	r3, [r7, #4]
200015b6:	6a1b      	ldr	r3, [r3, #32]
200015b8:	2b00      	cmp	r3, #0
200015ba:	d100      	bne.n	200015be <MSS_UART_isr+0xb6>
200015bc:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
200015be:	687b      	ldr	r3, [r7, #4]
200015c0:	6a1b      	ldr	r3, [r3, #32]
200015c2:	2b00      	cmp	r3, #0
200015c4:	d024      	beq.n	20001610 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
200015c6:	687b      	ldr	r3, [r7, #4]
200015c8:	6a1b      	ldr	r3, [r3, #32]
200015ca:	6878      	ldr	r0, [r7, #4]
200015cc:	4798      	blx	r3
                }
            }
            break;
200015ce:	e024      	b.n	2000161a <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
200015d0:	687b      	ldr	r3, [r7, #4]
200015d2:	69db      	ldr	r3, [r3, #28]
200015d4:	2b00      	cmp	r3, #0
200015d6:	d100      	bne.n	200015da <MSS_UART_isr+0xd2>
200015d8:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
200015da:	687b      	ldr	r3, [r7, #4]
200015dc:	69db      	ldr	r3, [r3, #28]
200015de:	2b00      	cmp	r3, #0
200015e0:	d018      	beq.n	20001614 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
200015e2:	687b      	ldr	r3, [r7, #4]
200015e4:	69db      	ldr	r3, [r3, #28]
200015e6:	6878      	ldr	r0, [r7, #4]
200015e8:	4798      	blx	r3
                }
            }
            break;
200015ea:	e016      	b.n	2000161a <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
200015ec:	687b      	ldr	r3, [r7, #4]
200015ee:	699b      	ldr	r3, [r3, #24]
200015f0:	2b00      	cmp	r3, #0
200015f2:	d100      	bne.n	200015f6 <MSS_UART_isr+0xee>
200015f4:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
200015f6:	687b      	ldr	r3, [r7, #4]
200015f8:	699b      	ldr	r3, [r3, #24]
200015fa:	2b00      	cmp	r3, #0
200015fc:	d00c      	beq.n	20001618 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
200015fe:	687b      	ldr	r3, [r7, #4]
20001600:	699b      	ldr	r3, [r3, #24]
20001602:	6878      	ldr	r0, [r7, #4]
20001604:	4798      	blx	r3
                }
            }
            break;
20001606:	e008      	b.n	2000161a <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001608:	be00      	bkpt	0x0000
2000160a:	e006      	b.n	2000161a <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
2000160c:	bf00      	nop
2000160e:	e004      	b.n	2000161a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20001610:	bf00      	nop
20001612:	e002      	b.n	2000161a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20001614:	bf00      	nop
20001616:	e000      	b.n	2000161a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20001618:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
2000161a:	f107 0710 	add.w	r7, r7, #16
2000161e:	46bd      	mov	sp, r7
20001620:	bd80      	pop	{r7, pc}
20001622:	bf00      	nop

20001624 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20001624:	b480      	push	{r7}
20001626:	b087      	sub	sp, #28
20001628:	af00      	add	r7, sp, #0
2000162a:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000162c:	687a      	ldr	r2, [r7, #4]
2000162e:	f649 3358 	movw	r3, #39768	; 0x9b58
20001632:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001636:	429a      	cmp	r2, r3
20001638:	d007      	beq.n	2000164a <default_tx_handler+0x26>
2000163a:	687a      	ldr	r2, [r7, #4]
2000163c:	f649 3330 	movw	r3, #39728	; 0x9b30
20001640:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001644:	429a      	cmp	r2, r3
20001646:	d000      	beq.n	2000164a <default_tx_handler+0x26>
20001648:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
2000164a:	687b      	ldr	r3, [r7, #4]
2000164c:	68db      	ldr	r3, [r3, #12]
2000164e:	2b00      	cmp	r3, #0
20001650:	d100      	bne.n	20001654 <default_tx_handler+0x30>
20001652:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20001654:	687b      	ldr	r3, [r7, #4]
20001656:	691b      	ldr	r3, [r3, #16]
20001658:	2b00      	cmp	r3, #0
2000165a:	d100      	bne.n	2000165e <default_tx_handler+0x3a>
2000165c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000165e:	687a      	ldr	r2, [r7, #4]
20001660:	f649 3358 	movw	r3, #39768	; 0x9b58
20001664:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001668:	429a      	cmp	r2, r3
2000166a:	d006      	beq.n	2000167a <default_tx_handler+0x56>
2000166c:	687a      	ldr	r2, [r7, #4]
2000166e:	f649 3330 	movw	r3, #39728	; 0x9b30
20001672:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001676:	429a      	cmp	r2, r3
20001678:	d152      	bne.n	20001720 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
2000167a:	687b      	ldr	r3, [r7, #4]
2000167c:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000167e:	2b00      	cmp	r3, #0
20001680:	d04e      	beq.n	20001720 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
20001682:	687b      	ldr	r3, [r7, #4]
20001684:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001686:	2b00      	cmp	r3, #0
20001688:	d04a      	beq.n	20001720 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000168a:	687b      	ldr	r3, [r7, #4]
2000168c:	681b      	ldr	r3, [r3, #0]
2000168e:	7d1b      	ldrb	r3, [r3, #20]
20001690:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
20001692:	687b      	ldr	r3, [r7, #4]
20001694:	7a9a      	ldrb	r2, [r3, #10]
20001696:	7afb      	ldrb	r3, [r7, #11]
20001698:	ea42 0303 	orr.w	r3, r2, r3
2000169c:	b2da      	uxtb	r2, r3
2000169e:	687b      	ldr	r3, [r7, #4]
200016a0:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
200016a2:	7afb      	ldrb	r3, [r7, #11]
200016a4:	f003 0320 	and.w	r3, r3, #32
200016a8:	2b00      	cmp	r3, #0
200016aa:	d029      	beq.n	20001700 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
200016ac:	f04f 0310 	mov.w	r3, #16
200016b0:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
200016b2:	687b      	ldr	r3, [r7, #4]
200016b4:	691a      	ldr	r2, [r3, #16]
200016b6:	687b      	ldr	r3, [r7, #4]
200016b8:	695b      	ldr	r3, [r3, #20]
200016ba:	ebc3 0302 	rsb	r3, r3, r2
200016be:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
200016c0:	697b      	ldr	r3, [r7, #20]
200016c2:	2b0f      	cmp	r3, #15
200016c4:	d801      	bhi.n	200016ca <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
200016c6:	697b      	ldr	r3, [r7, #20]
200016c8:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200016ca:	f04f 0300 	mov.w	r3, #0
200016ce:	60fb      	str	r3, [r7, #12]
200016d0:	e012      	b.n	200016f8 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
200016d2:	687b      	ldr	r3, [r7, #4]
200016d4:	681b      	ldr	r3, [r3, #0]
200016d6:	687a      	ldr	r2, [r7, #4]
200016d8:	68d1      	ldr	r1, [r2, #12]
200016da:	687a      	ldr	r2, [r7, #4]
200016dc:	6952      	ldr	r2, [r2, #20]
200016de:	440a      	add	r2, r1
200016e0:	7812      	ldrb	r2, [r2, #0]
200016e2:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
200016e4:	687b      	ldr	r3, [r7, #4]
200016e6:	695b      	ldr	r3, [r3, #20]
200016e8:	f103 0201 	add.w	r2, r3, #1
200016ec:	687b      	ldr	r3, [r7, #4]
200016ee:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200016f0:	68fb      	ldr	r3, [r7, #12]
200016f2:	f103 0301 	add.w	r3, r3, #1
200016f6:	60fb      	str	r3, [r7, #12]
200016f8:	68fa      	ldr	r2, [r7, #12]
200016fa:	693b      	ldr	r3, [r7, #16]
200016fc:	429a      	cmp	r2, r3
200016fe:	d3e8      	bcc.n	200016d2 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001700:	687b      	ldr	r3, [r7, #4]
20001702:	695a      	ldr	r2, [r3, #20]
20001704:	687b      	ldr	r3, [r7, #4]
20001706:	691b      	ldr	r3, [r3, #16]
20001708:	429a      	cmp	r2, r3
2000170a:	d109      	bne.n	20001720 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
2000170c:	687b      	ldr	r3, [r7, #4]
2000170e:	f04f 0200 	mov.w	r2, #0
20001712:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001714:	687b      	ldr	r3, [r7, #4]
20001716:	685b      	ldr	r3, [r3, #4]
20001718:	f04f 0200 	mov.w	r2, #0
2000171c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20001720:	f107 071c 	add.w	r7, r7, #28
20001724:	46bd      	mov	sp, r7
20001726:	bc80      	pop	{r7}
20001728:	4770      	bx	lr
2000172a:	bf00      	nop

2000172c <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
2000172c:	4668      	mov	r0, sp
2000172e:	f020 0107 	bic.w	r1, r0, #7
20001732:	468d      	mov	sp, r1
20001734:	b589      	push	{r0, r3, r7, lr}
20001736:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20001738:	f649 3058 	movw	r0, #39768	; 0x9b58
2000173c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001740:	f7ff fee2 	bl	20001508 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20001744:	f04f 000a 	mov.w	r0, #10
20001748:	f7ff fd4c 	bl	200011e4 <NVIC_ClearPendingIRQ>
}
2000174c:	46bd      	mov	sp, r7
2000174e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001752:	4685      	mov	sp, r0
20001754:	4770      	bx	lr
20001756:	bf00      	nop

20001758 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20001758:	4668      	mov	r0, sp
2000175a:	f020 0107 	bic.w	r1, r0, #7
2000175e:	468d      	mov	sp, r1
20001760:	b589      	push	{r0, r3, r7, lr}
20001762:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20001764:	f649 3030 	movw	r0, #39728	; 0x9b30
20001768:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000176c:	f7ff fecc 	bl	20001508 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20001770:	f04f 000b 	mov.w	r0, #11
20001774:	f7ff fd36 	bl	200011e4 <NVIC_ClearPendingIRQ>
}
20001778:	46bd      	mov	sp, r7
2000177a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000177e:	4685      	mov	sp, r0
20001780:	4770      	bx	lr
20001782:	bf00      	nop

20001784 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20001784:	b480      	push	{r7}
20001786:	b083      	sub	sp, #12
20001788:	af00      	add	r7, sp, #0
2000178a:	4603      	mov	r3, r0
2000178c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000178e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001792:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001796:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000179a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000179e:	88f9      	ldrh	r1, [r7, #6]
200017a0:	f001 011f 	and.w	r1, r1, #31
200017a4:	f04f 0001 	mov.w	r0, #1
200017a8:	fa00 f101 	lsl.w	r1, r0, r1
200017ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200017b0:	f107 070c 	add.w	r7, r7, #12
200017b4:	46bd      	mov	sp, r7
200017b6:	bc80      	pop	{r7}
200017b8:	4770      	bx	lr
200017ba:	bf00      	nop

200017bc <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200017bc:	b480      	push	{r7}
200017be:	b083      	sub	sp, #12
200017c0:	af00      	add	r7, sp, #0
200017c2:	4603      	mov	r3, r0
200017c4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200017c6:	f24e 1300 	movw	r3, #57600	; 0xe100
200017ca:	f2ce 0300 	movt	r3, #57344	; 0xe000
200017ce:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200017d2:	ea4f 1252 	mov.w	r2, r2, lsr #5
200017d6:	88f9      	ldrh	r1, [r7, #6]
200017d8:	f001 011f 	and.w	r1, r1, #31
200017dc:	f04f 0001 	mov.w	r0, #1
200017e0:	fa00 f101 	lsl.w	r1, r0, r1
200017e4:	f102 0220 	add.w	r2, r2, #32
200017e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200017ec:	f107 070c 	add.w	r7, r7, #12
200017f0:	46bd      	mov	sp, r7
200017f2:	bc80      	pop	{r7}
200017f4:	4770      	bx	lr
200017f6:	bf00      	nop

200017f8 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200017f8:	b480      	push	{r7}
200017fa:	b083      	sub	sp, #12
200017fc:	af00      	add	r7, sp, #0
200017fe:	4603      	mov	r3, r0
20001800:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001802:	f24e 1300 	movw	r3, #57600	; 0xe100
20001806:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000180a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000180e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001812:	88f9      	ldrh	r1, [r7, #6]
20001814:	f001 011f 	and.w	r1, r1, #31
20001818:	f04f 0001 	mov.w	r0, #1
2000181c:	fa00 f101 	lsl.w	r1, r0, r1
20001820:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001824:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001828:	f107 070c 	add.w	r7, r7, #12
2000182c:	46bd      	mov	sp, r7
2000182e:	bc80      	pop	{r7}
20001830:	4770      	bx	lr
20001832:	bf00      	nop

20001834 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
20001834:	b580      	push	{r7, lr}
20001836:	b084      	sub	sp, #16
20001838:	af00      	add	r7, sp, #0
2000183a:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000183c:	687a      	ldr	r2, [r7, #4]
2000183e:	f649 4304 	movw	r3, #39940	; 0x9c04
20001842:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001846:	429a      	cmp	r2, r3
20001848:	d007      	beq.n	2000185a <MSS_SPI_init+0x26>
2000184a:	687a      	ldr	r2, [r7, #4]
2000184c:	f649 3380 	movw	r3, #39808	; 0x9b80
20001850:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001854:	429a      	cmp	r2, r3
20001856:	d000      	beq.n	2000185a <MSS_SPI_init+0x26>
20001858:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000185a:	687b      	ldr	r3, [r7, #4]
2000185c:	889b      	ldrh	r3, [r3, #4]
2000185e:	b21b      	sxth	r3, r3
20001860:	4618      	mov	r0, r3
20001862:	f7ff ffab 	bl	200017bc <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
20001866:	6878      	ldr	r0, [r7, #4]
20001868:	f04f 0100 	mov.w	r1, #0
2000186c:	f04f 0284 	mov.w	r2, #132	; 0x84
20001870:	f002 f93e 	bl	20003af0 <memset>
    
    this_spi->cmd_done = 1u;
20001874:	687b      	ldr	r3, [r7, #4]
20001876:	f04f 0201 	mov.w	r2, #1
2000187a:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
2000187c:	f04f 0300 	mov.w	r3, #0
20001880:	81fb      	strh	r3, [r7, #14]
20001882:	e00d      	b.n	200018a0 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
20001884:	89fb      	ldrh	r3, [r7, #14]
20001886:	687a      	ldr	r2, [r7, #4]
20001888:	f103 0306 	add.w	r3, r3, #6
2000188c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001890:	4413      	add	r3, r2
20001892:	f04f 32ff 	mov.w	r2, #4294967295
20001896:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20001898:	89fb      	ldrh	r3, [r7, #14]
2000189a:	f103 0301 	add.w	r3, r3, #1
2000189e:	81fb      	strh	r3, [r7, #14]
200018a0:	89fb      	ldrh	r3, [r7, #14]
200018a2:	2b07      	cmp	r3, #7
200018a4:	d9ee      	bls.n	20001884 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
200018a6:	687a      	ldr	r2, [r7, #4]
200018a8:	f649 4304 	movw	r3, #39940	; 0x9c04
200018ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018b0:	429a      	cmp	r2, r3
200018b2:	d126      	bne.n	20001902 <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
200018b4:	687a      	ldr	r2, [r7, #4]
200018b6:	f241 0300 	movw	r3, #4096	; 0x1000
200018ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
200018be:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
200018c0:	687b      	ldr	r3, [r7, #4]
200018c2:	f04f 020c 	mov.w	r2, #12
200018c6:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
200018c8:	f242 0300 	movw	r3, #8192	; 0x2000
200018cc:	f2ce 0304 	movt	r3, #57348	; 0xe004
200018d0:	f242 0200 	movw	r2, #8192	; 0x2000
200018d4:	f2ce 0204 	movt	r2, #57348	; 0xe004
200018d8:	6b12      	ldr	r2, [r2, #48]	; 0x30
200018da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
200018de:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
200018e0:	f04f 000c 	mov.w	r0, #12
200018e4:	f7ff ff88 	bl	200017f8 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
200018e8:	f242 0300 	movw	r3, #8192	; 0x2000
200018ec:	f2ce 0304 	movt	r3, #57348	; 0xe004
200018f0:	f242 0200 	movw	r2, #8192	; 0x2000
200018f4:	f2ce 0204 	movt	r2, #57348	; 0xe004
200018f8:	6b12      	ldr	r2, [r2, #48]	; 0x30
200018fa:	f422 7200 	bic.w	r2, r2, #512	; 0x200
200018fe:	631a      	str	r2, [r3, #48]	; 0x30
20001900:	e025      	b.n	2000194e <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20001902:	687a      	ldr	r2, [r7, #4]
20001904:	f241 0300 	movw	r3, #4096	; 0x1000
20001908:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000190c:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
2000190e:	687b      	ldr	r3, [r7, #4]
20001910:	f04f 020d 	mov.w	r2, #13
20001914:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20001916:	f242 0300 	movw	r3, #8192	; 0x2000
2000191a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000191e:	f242 0200 	movw	r2, #8192	; 0x2000
20001922:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001926:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001928:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
2000192c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
2000192e:	f04f 000d 	mov.w	r0, #13
20001932:	f7ff ff61 	bl	200017f8 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20001936:	f242 0300 	movw	r3, #8192	; 0x2000
2000193a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000193e:	f242 0200 	movw	r2, #8192	; 0x2000
20001942:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001946:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001948:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
2000194c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
2000194e:	687b      	ldr	r3, [r7, #4]
20001950:	681b      	ldr	r3, [r3, #0]
20001952:	687a      	ldr	r2, [r7, #4]
20001954:	6812      	ldr	r2, [r2, #0]
20001956:	6812      	ldr	r2, [r2, #0]
20001958:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
2000195c:	601a      	str	r2, [r3, #0]
}
2000195e:	f107 0710 	add.w	r7, r7, #16
20001962:	46bd      	mov	sp, r7
20001964:	bd80      	pop	{r7, pc}
20001966:	bf00      	nop

20001968 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
20001968:	b580      	push	{r7, lr}
2000196a:	b08a      	sub	sp, #40	; 0x28
2000196c:	af00      	add	r7, sp, #0
2000196e:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20001970:	687b      	ldr	r3, [r7, #4]
20001972:	681b      	ldr	r3, [r3, #0]
20001974:	681b      	ldr	r3, [r3, #0]
20001976:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20001978:	687b      	ldr	r3, [r7, #4]
2000197a:	681b      	ldr	r3, [r3, #0]
2000197c:	699b      	ldr	r3, [r3, #24]
2000197e:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20001980:	687b      	ldr	r3, [r7, #4]
20001982:	681b      	ldr	r3, [r3, #0]
20001984:	685b      	ldr	r3, [r3, #4]
20001986:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20001988:	687b      	ldr	r3, [r7, #4]
2000198a:	681b      	ldr	r3, [r3, #0]
2000198c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
2000198e:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20001990:	687b      	ldr	r3, [r7, #4]
20001992:	681b      	ldr	r3, [r3, #0]
20001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001996:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
20001998:	687b      	ldr	r3, [r7, #4]
2000199a:	681b      	ldr	r3, [r3, #0]
2000199c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
2000199e:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
200019a0:	687b      	ldr	r3, [r7, #4]
200019a2:	681b      	ldr	r3, [r3, #0]
200019a4:	69db      	ldr	r3, [r3, #28]
200019a6:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
200019a8:	687a      	ldr	r2, [r7, #4]
200019aa:	f649 4304 	movw	r3, #39940	; 0x9c04
200019ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019b2:	429a      	cmp	r2, r3
200019b4:	d12e      	bne.n	20001a14 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
200019b6:	687a      	ldr	r2, [r7, #4]
200019b8:	f241 0300 	movw	r3, #4096	; 0x1000
200019bc:	f2c4 0300 	movt	r3, #16384	; 0x4000
200019c0:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
200019c2:	687b      	ldr	r3, [r7, #4]
200019c4:	f04f 020c 	mov.w	r2, #12
200019c8:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
200019ca:	f242 0300 	movw	r3, #8192	; 0x2000
200019ce:	f2ce 0304 	movt	r3, #57348	; 0xe004
200019d2:	f242 0200 	movw	r2, #8192	; 0x2000
200019d6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200019da:	6b12      	ldr	r2, [r2, #48]	; 0x30
200019dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
200019e0:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
200019e2:	f04f 000c 	mov.w	r0, #12
200019e6:	f7ff ff07 	bl	200017f8 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
200019ea:	f242 0300 	movw	r3, #8192	; 0x2000
200019ee:	f2ce 0304 	movt	r3, #57348	; 0xe004
200019f2:	f242 0200 	movw	r2, #8192	; 0x2000
200019f6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200019fa:	6b12      	ldr	r2, [r2, #48]	; 0x30
200019fc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20001a00:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001a02:	687b      	ldr	r3, [r7, #4]
20001a04:	681b      	ldr	r3, [r3, #0]
20001a06:	687a      	ldr	r2, [r7, #4]
20001a08:	6812      	ldr	r2, [r2, #0]
20001a0a:	6812      	ldr	r2, [r2, #0]
20001a0c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001a10:	601a      	str	r2, [r3, #0]
20001a12:	e02d      	b.n	20001a70 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20001a14:	687a      	ldr	r2, [r7, #4]
20001a16:	f241 0300 	movw	r3, #4096	; 0x1000
20001a1a:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001a1e:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20001a20:	687b      	ldr	r3, [r7, #4]
20001a22:	f04f 020d 	mov.w	r2, #13
20001a26:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20001a28:	f242 0300 	movw	r3, #8192	; 0x2000
20001a2c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a30:	f242 0200 	movw	r2, #8192	; 0x2000
20001a34:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001a38:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001a3a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20001a3e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20001a40:	f04f 000d 	mov.w	r0, #13
20001a44:	f7ff fed8 	bl	200017f8 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20001a48:	f242 0300 	movw	r3, #8192	; 0x2000
20001a4c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a50:	f242 0200 	movw	r2, #8192	; 0x2000
20001a54:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001a58:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001a5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20001a5e:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001a60:	687b      	ldr	r3, [r7, #4]
20001a62:	681b      	ldr	r3, [r3, #0]
20001a64:	687a      	ldr	r2, [r7, #4]
20001a66:	6812      	ldr	r2, [r2, #0]
20001a68:	6812      	ldr	r2, [r2, #0]
20001a6a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001a6e:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20001a70:	68fb      	ldr	r3, [r7, #12]
20001a72:	f023 0301 	bic.w	r3, r3, #1
20001a76:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
20001a78:	687b      	ldr	r3, [r7, #4]
20001a7a:	681b      	ldr	r3, [r3, #0]
20001a7c:	68fa      	ldr	r2, [r7, #12]
20001a7e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20001a80:	687b      	ldr	r3, [r7, #4]
20001a82:	681b      	ldr	r3, [r3, #0]
20001a84:	693a      	ldr	r2, [r7, #16]
20001a86:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20001a88:	687b      	ldr	r3, [r7, #4]
20001a8a:	681b      	ldr	r3, [r3, #0]
20001a8c:	697a      	ldr	r2, [r7, #20]
20001a8e:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001a90:	687b      	ldr	r3, [r7, #4]
20001a92:	681b      	ldr	r3, [r3, #0]
20001a94:	687a      	ldr	r2, [r7, #4]
20001a96:	6812      	ldr	r2, [r2, #0]
20001a98:	6812      	ldr	r2, [r2, #0]
20001a9a:	f042 0201 	orr.w	r2, r2, #1
20001a9e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20001aa0:	687b      	ldr	r3, [r7, #4]
20001aa2:	681b      	ldr	r3, [r3, #0]
20001aa4:	69ba      	ldr	r2, [r7, #24]
20001aa6:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
20001aa8:	687b      	ldr	r3, [r7, #4]
20001aaa:	681b      	ldr	r3, [r3, #0]
20001aac:	69fa      	ldr	r2, [r7, #28]
20001aae:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20001ab0:	687b      	ldr	r3, [r7, #4]
20001ab2:	681b      	ldr	r3, [r3, #0]
20001ab4:	6a3a      	ldr	r2, [r7, #32]
20001ab6:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20001ab8:	687b      	ldr	r3, [r7, #4]
20001aba:	681b      	ldr	r3, [r3, #0]
20001abc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20001abe:	61da      	str	r2, [r3, #28]
}
20001ac0:	f107 0728 	add.w	r7, r7, #40	; 0x28
20001ac4:	46bd      	mov	sp, r7
20001ac6:	bd80      	pop	{r7, pc}

20001ac8 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20001ac8:	b580      	push	{r7, lr}
20001aca:	b084      	sub	sp, #16
20001acc:	af00      	add	r7, sp, #0
20001ace:	60f8      	str	r0, [r7, #12]
20001ad0:	607a      	str	r2, [r7, #4]
20001ad2:	460a      	mov	r2, r1
20001ad4:	72fa      	strb	r2, [r7, #11]
20001ad6:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001ad8:	68fa      	ldr	r2, [r7, #12]
20001ada:	f649 4304 	movw	r3, #39940	; 0x9c04
20001ade:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ae2:	429a      	cmp	r2, r3
20001ae4:	d007      	beq.n	20001af6 <MSS_SPI_configure_master_mode+0x2e>
20001ae6:	68fa      	ldr	r2, [r7, #12]
20001ae8:	f649 3380 	movw	r3, #39808	; 0x9b80
20001aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001af0:	429a      	cmp	r2, r3
20001af2:	d000      	beq.n	20001af6 <MSS_SPI_configure_master_mode+0x2e>
20001af4:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
20001af6:	7afb      	ldrb	r3, [r7, #11]
20001af8:	2b07      	cmp	r3, #7
20001afa:	d900      	bls.n	20001afe <MSS_SPI_configure_master_mode+0x36>
20001afc:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20001afe:	7e3b      	ldrb	r3, [r7, #24]
20001b00:	2b20      	cmp	r3, #32
20001b02:	d900      	bls.n	20001b06 <MSS_SPI_configure_master_mode+0x3e>
20001b04:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001b06:	68fb      	ldr	r3, [r7, #12]
20001b08:	889b      	ldrh	r3, [r3, #4]
20001b0a:	b21b      	sxth	r3, r3
20001b0c:	4618      	mov	r0, r3
20001b0e:	f7ff fe55 	bl	200017bc <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20001b12:	68fb      	ldr	r3, [r7, #12]
20001b14:	f04f 0200 	mov.w	r2, #0
20001b18:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20001b1c:	68fb      	ldr	r3, [r7, #12]
20001b1e:	681b      	ldr	r3, [r3, #0]
20001b20:	68fa      	ldr	r2, [r7, #12]
20001b22:	6812      	ldr	r2, [r2, #0]
20001b24:	6812      	ldr	r2, [r2, #0]
20001b26:	f022 0201 	bic.w	r2, r2, #1
20001b2a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20001b2c:	68fb      	ldr	r3, [r7, #12]
20001b2e:	681b      	ldr	r3, [r3, #0]
20001b30:	68fa      	ldr	r2, [r7, #12]
20001b32:	6812      	ldr	r2, [r2, #0]
20001b34:	6812      	ldr	r2, [r2, #0]
20001b36:	f042 0202 	orr.w	r2, r2, #2
20001b3a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001b3c:	68fb      	ldr	r3, [r7, #12]
20001b3e:	681b      	ldr	r3, [r3, #0]
20001b40:	68fa      	ldr	r2, [r7, #12]
20001b42:	6812      	ldr	r2, [r2, #0]
20001b44:	6812      	ldr	r2, [r2, #0]
20001b46:	f042 0201 	orr.w	r2, r2, #1
20001b4a:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20001b4c:	7afb      	ldrb	r3, [r7, #11]
20001b4e:	2b07      	cmp	r3, #7
20001b50:	d83f      	bhi.n	20001bd2 <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20001b52:	687b      	ldr	r3, [r7, #4]
20001b54:	2b00      	cmp	r3, #0
20001b56:	d00b      	beq.n	20001b70 <MSS_SPI_configure_master_mode+0xa8>
20001b58:	687b      	ldr	r3, [r7, #4]
20001b5a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20001b5e:	d007      	beq.n	20001b70 <MSS_SPI_configure_master_mode+0xa8>
20001b60:	687b      	ldr	r3, [r7, #4]
20001b62:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
20001b66:	d003      	beq.n	20001b70 <MSS_SPI_configure_master_mode+0xa8>
20001b68:	687b      	ldr	r3, [r7, #4]
20001b6a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
20001b6e:	d10f      	bne.n	20001b90 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20001b70:	7afa      	ldrb	r2, [r7, #11]
20001b72:	6879      	ldr	r1, [r7, #4]
20001b74:	f240 1302 	movw	r3, #258	; 0x102
20001b78:	f2c2 4300 	movt	r3, #9216	; 0x2400
20001b7c:	ea41 0303 	orr.w	r3, r1, r3
20001b80:	68f9      	ldr	r1, [r7, #12]
20001b82:	f102 0206 	add.w	r2, r2, #6
20001b86:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20001b8a:	440a      	add	r2, r1
20001b8c:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20001b8e:	e00e      	b.n	20001bae <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20001b90:	7afa      	ldrb	r2, [r7, #11]
20001b92:	6879      	ldr	r1, [r7, #4]
20001b94:	f240 1302 	movw	r3, #258	; 0x102
20001b98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b9c:	ea41 0303 	orr.w	r3, r1, r3
20001ba0:	68f9      	ldr	r1, [r7, #12]
20001ba2:	f102 0206 	add.w	r2, r2, #6
20001ba6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20001baa:	440a      	add	r2, r1
20001bac:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20001bae:	7afb      	ldrb	r3, [r7, #11]
20001bb0:	68fa      	ldr	r2, [r7, #12]
20001bb2:	f103 0306 	add.w	r3, r3, #6
20001bb6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001bba:	4413      	add	r3, r2
20001bbc:	7e3a      	ldrb	r2, [r7, #24]
20001bbe:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20001bc0:	7afb      	ldrb	r3, [r7, #11]
20001bc2:	68fa      	ldr	r2, [r7, #12]
20001bc4:	f103 0306 	add.w	r3, r3, #6
20001bc8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001bcc:	4413      	add	r3, r2
20001bce:	78fa      	ldrb	r2, [r7, #3]
20001bd0:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001bd2:	68fb      	ldr	r3, [r7, #12]
20001bd4:	889b      	ldrh	r3, [r3, #4]
20001bd6:	b21b      	sxth	r3, r3
20001bd8:	4618      	mov	r0, r3
20001bda:	f7ff fdd3 	bl	20001784 <NVIC_EnableIRQ>
}
20001bde:	f107 0710 	add.w	r7, r7, #16
20001be2:	46bd      	mov	sp, r7
20001be4:	bd80      	pop	{r7, pc}
20001be6:	bf00      	nop

20001be8 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20001be8:	b580      	push	{r7, lr}
20001bea:	b084      	sub	sp, #16
20001bec:	af00      	add	r7, sp, #0
20001bee:	6078      	str	r0, [r7, #4]
20001bf0:	460b      	mov	r3, r1
20001bf2:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001bf4:	687a      	ldr	r2, [r7, #4]
20001bf6:	f649 4304 	movw	r3, #39940	; 0x9c04
20001bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bfe:	429a      	cmp	r2, r3
20001c00:	d007      	beq.n	20001c12 <MSS_SPI_set_slave_select+0x2a>
20001c02:	687a      	ldr	r2, [r7, #4]
20001c04:	f649 3380 	movw	r3, #39808	; 0x9b80
20001c08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c0c:	429a      	cmp	r2, r3
20001c0e:	d000      	beq.n	20001c12 <MSS_SPI_set_slave_select+0x2a>
20001c10:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001c12:	687b      	ldr	r3, [r7, #4]
20001c14:	681b      	ldr	r3, [r3, #0]
20001c16:	681b      	ldr	r3, [r3, #0]
20001c18:	f003 0302 	and.w	r3, r3, #2
20001c1c:	2b00      	cmp	r3, #0
20001c1e:	d100      	bne.n	20001c22 <MSS_SPI_set_slave_select+0x3a>
20001c20:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
20001c22:	78fb      	ldrb	r3, [r7, #3]
20001c24:	687a      	ldr	r2, [r7, #4]
20001c26:	f103 0306 	add.w	r3, r3, #6
20001c2a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001c2e:	4413      	add	r3, r2
20001c30:	685b      	ldr	r3, [r3, #4]
20001c32:	f1b3 3fff 	cmp.w	r3, #4294967295
20001c36:	d100      	bne.n	20001c3a <MSS_SPI_set_slave_select+0x52>
20001c38:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001c3a:	687b      	ldr	r3, [r7, #4]
20001c3c:	889b      	ldrh	r3, [r3, #4]
20001c3e:	b21b      	sxth	r3, r3
20001c40:	4618      	mov	r0, r3
20001c42:	f7ff fdbb 	bl	200017bc <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20001c46:	687b      	ldr	r3, [r7, #4]
20001c48:	681b      	ldr	r3, [r3, #0]
20001c4a:	689b      	ldr	r3, [r3, #8]
20001c4c:	f003 0304 	and.w	r3, r3, #4
20001c50:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20001c52:	68fb      	ldr	r3, [r7, #12]
20001c54:	2b00      	cmp	r3, #0
20001c56:	d002      	beq.n	20001c5e <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20001c58:	6878      	ldr	r0, [r7, #4]
20001c5a:	f7ff fe85 	bl	20001968 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20001c5e:	687b      	ldr	r3, [r7, #4]
20001c60:	681b      	ldr	r3, [r3, #0]
20001c62:	687a      	ldr	r2, [r7, #4]
20001c64:	6812      	ldr	r2, [r2, #0]
20001c66:	6812      	ldr	r2, [r2, #0]
20001c68:	f022 0201 	bic.w	r2, r2, #1
20001c6c:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20001c6e:	687b      	ldr	r3, [r7, #4]
20001c70:	681a      	ldr	r2, [r3, #0]
20001c72:	78fb      	ldrb	r3, [r7, #3]
20001c74:	6879      	ldr	r1, [r7, #4]
20001c76:	f103 0306 	add.w	r3, r3, #6
20001c7a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001c7e:	440b      	add	r3, r1
20001c80:	685b      	ldr	r3, [r3, #4]
20001c82:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20001c84:	687b      	ldr	r3, [r7, #4]
20001c86:	681a      	ldr	r2, [r3, #0]
20001c88:	78fb      	ldrb	r3, [r7, #3]
20001c8a:	6879      	ldr	r1, [r7, #4]
20001c8c:	f103 0306 	add.w	r3, r3, #6
20001c90:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001c94:	440b      	add	r3, r1
20001c96:	7a5b      	ldrb	r3, [r3, #9]
20001c98:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20001c9a:	687b      	ldr	r3, [r7, #4]
20001c9c:	681a      	ldr	r2, [r3, #0]
20001c9e:	78fb      	ldrb	r3, [r7, #3]
20001ca0:	6879      	ldr	r1, [r7, #4]
20001ca2:	f103 0306 	add.w	r3, r3, #6
20001ca6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001caa:	440b      	add	r3, r1
20001cac:	7a1b      	ldrb	r3, [r3, #8]
20001cae:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001cb0:	687b      	ldr	r3, [r7, #4]
20001cb2:	681b      	ldr	r3, [r3, #0]
20001cb4:	687a      	ldr	r2, [r7, #4]
20001cb6:	6812      	ldr	r2, [r2, #0]
20001cb8:	6812      	ldr	r2, [r2, #0]
20001cba:	f042 0201 	orr.w	r2, r2, #1
20001cbe:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20001cc0:	687b      	ldr	r3, [r7, #4]
20001cc2:	681b      	ldr	r3, [r3, #0]
20001cc4:	687a      	ldr	r2, [r7, #4]
20001cc6:	6812      	ldr	r2, [r2, #0]
20001cc8:	69d1      	ldr	r1, [r2, #28]
20001cca:	78fa      	ldrb	r2, [r7, #3]
20001ccc:	f04f 0001 	mov.w	r0, #1
20001cd0:	fa00 f202 	lsl.w	r2, r0, r2
20001cd4:	ea41 0202 	orr.w	r2, r1, r2
20001cd8:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001cda:	687b      	ldr	r3, [r7, #4]
20001cdc:	889b      	ldrh	r3, [r3, #4]
20001cde:	b21b      	sxth	r3, r3
20001ce0:	4618      	mov	r0, r3
20001ce2:	f7ff fd4f 	bl	20001784 <NVIC_EnableIRQ>
}
20001ce6:	f107 0710 	add.w	r7, r7, #16
20001cea:	46bd      	mov	sp, r7
20001cec:	bd80      	pop	{r7, pc}
20001cee:	bf00      	nop

20001cf0 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20001cf0:	b580      	push	{r7, lr}
20001cf2:	b084      	sub	sp, #16
20001cf4:	af00      	add	r7, sp, #0
20001cf6:	6078      	str	r0, [r7, #4]
20001cf8:	460b      	mov	r3, r1
20001cfa:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001cfc:	687a      	ldr	r2, [r7, #4]
20001cfe:	f649 4304 	movw	r3, #39940	; 0x9c04
20001d02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d06:	429a      	cmp	r2, r3
20001d08:	d007      	beq.n	20001d1a <MSS_SPI_clear_slave_select+0x2a>
20001d0a:	687a      	ldr	r2, [r7, #4]
20001d0c:	f649 3380 	movw	r3, #39808	; 0x9b80
20001d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d14:	429a      	cmp	r2, r3
20001d16:	d000      	beq.n	20001d1a <MSS_SPI_clear_slave_select+0x2a>
20001d18:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001d1a:	687b      	ldr	r3, [r7, #4]
20001d1c:	681b      	ldr	r3, [r3, #0]
20001d1e:	681b      	ldr	r3, [r3, #0]
20001d20:	f003 0302 	and.w	r3, r3, #2
20001d24:	2b00      	cmp	r3, #0
20001d26:	d100      	bne.n	20001d2a <MSS_SPI_clear_slave_select+0x3a>
20001d28:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001d2a:	687b      	ldr	r3, [r7, #4]
20001d2c:	889b      	ldrh	r3, [r3, #4]
20001d2e:	b21b      	sxth	r3, r3
20001d30:	4618      	mov	r0, r3
20001d32:	f7ff fd43 	bl	200017bc <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20001d36:	687b      	ldr	r3, [r7, #4]
20001d38:	681b      	ldr	r3, [r3, #0]
20001d3a:	689b      	ldr	r3, [r3, #8]
20001d3c:	f003 0304 	and.w	r3, r3, #4
20001d40:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20001d42:	68fb      	ldr	r3, [r7, #12]
20001d44:	2b00      	cmp	r3, #0
20001d46:	d002      	beq.n	20001d4e <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20001d48:	6878      	ldr	r0, [r7, #4]
20001d4a:	f7ff fe0d 	bl	20001968 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20001d4e:	687b      	ldr	r3, [r7, #4]
20001d50:	681b      	ldr	r3, [r3, #0]
20001d52:	687a      	ldr	r2, [r7, #4]
20001d54:	6812      	ldr	r2, [r2, #0]
20001d56:	69d1      	ldr	r1, [r2, #28]
20001d58:	78fa      	ldrb	r2, [r7, #3]
20001d5a:	f04f 0001 	mov.w	r0, #1
20001d5e:	fa00 f202 	lsl.w	r2, r0, r2
20001d62:	ea6f 0202 	mvn.w	r2, r2
20001d66:	ea01 0202 	and.w	r2, r1, r2
20001d6a:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001d6c:	687b      	ldr	r3, [r7, #4]
20001d6e:	889b      	ldrh	r3, [r3, #4]
20001d70:	b21b      	sxth	r3, r3
20001d72:	4618      	mov	r0, r3
20001d74:	f7ff fd06 	bl	20001784 <NVIC_EnableIRQ>
}
20001d78:	f107 0710 	add.w	r7, r7, #16
20001d7c:	46bd      	mov	sp, r7
20001d7e:	bd80      	pop	{r7, pc}

20001d80 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20001d80:	b480      	push	{r7}
20001d82:	b087      	sub	sp, #28
20001d84:	af00      	add	r7, sp, #0
20001d86:	6078      	str	r0, [r7, #4]
20001d88:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001d8a:	687a      	ldr	r2, [r7, #4]
20001d8c:	f649 4304 	movw	r3, #39940	; 0x9c04
20001d90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d94:	429a      	cmp	r2, r3
20001d96:	d007      	beq.n	20001da8 <MSS_SPI_transfer_frame+0x28>
20001d98:	687a      	ldr	r2, [r7, #4]
20001d9a:	f649 3380 	movw	r3, #39808	; 0x9b80
20001d9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001da2:	429a      	cmp	r2, r3
20001da4:	d000      	beq.n	20001da8 <MSS_SPI_transfer_frame+0x28>
20001da6:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001da8:	687b      	ldr	r3, [r7, #4]
20001daa:	681b      	ldr	r3, [r3, #0]
20001dac:	681b      	ldr	r3, [r3, #0]
20001dae:	f003 0302 	and.w	r3, r3, #2
20001db2:	2b00      	cmp	r3, #0
20001db4:	d100      	bne.n	20001db8 <MSS_SPI_transfer_frame+0x38>
20001db6:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20001db8:	687b      	ldr	r3, [r7, #4]
20001dba:	681a      	ldr	r2, [r3, #0]
20001dbc:	687b      	ldr	r3, [r7, #4]
20001dbe:	681b      	ldr	r3, [r3, #0]
20001dc0:	6819      	ldr	r1, [r3, #0]
20001dc2:	f240 03ff 	movw	r3, #255	; 0xff
20001dc6:	f6cf 7300 	movt	r3, #65280	; 0xff00
20001dca:	ea01 0303 	and.w	r3, r1, r3
20001dce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20001dd2:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20001dd4:	687b      	ldr	r3, [r7, #4]
20001dd6:	681b      	ldr	r3, [r3, #0]
20001dd8:	687a      	ldr	r2, [r7, #4]
20001dda:	6812      	ldr	r2, [r2, #0]
20001ddc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20001dde:	f042 020c 	orr.w	r2, r2, #12
20001de2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001de4:	687b      	ldr	r3, [r7, #4]
20001de6:	681b      	ldr	r3, [r3, #0]
20001de8:	689b      	ldr	r3, [r3, #8]
20001dea:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001dee:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20001df0:	e00b      	b.n	20001e0a <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
20001df2:	687b      	ldr	r3, [r7, #4]
20001df4:	681b      	ldr	r3, [r3, #0]
20001df6:	691b      	ldr	r3, [r3, #16]
20001df8:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
20001dfa:	68bb      	ldr	r3, [r7, #8]
20001dfc:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001dfe:	687b      	ldr	r3, [r7, #4]
20001e00:	681b      	ldr	r3, [r3, #0]
20001e02:	689b      	ldr	r3, [r3, #8]
20001e04:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001e08:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20001e0a:	68fb      	ldr	r3, [r7, #12]
20001e0c:	2b00      	cmp	r3, #0
20001e0e:	d0f0      	beq.n	20001df2 <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20001e10:	687b      	ldr	r3, [r7, #4]
20001e12:	681b      	ldr	r3, [r3, #0]
20001e14:	683a      	ldr	r2, [r7, #0]
20001e16:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20001e18:	687b      	ldr	r3, [r7, #4]
20001e1a:	681b      	ldr	r3, [r3, #0]
20001e1c:	689b      	ldr	r3, [r3, #8]
20001e1e:	f003 0301 	and.w	r3, r3, #1
20001e22:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
20001e24:	e005      	b.n	20001e32 <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20001e26:	687b      	ldr	r3, [r7, #4]
20001e28:	681b      	ldr	r3, [r3, #0]
20001e2a:	689b      	ldr	r3, [r3, #8]
20001e2c:	f003 0301 	and.w	r3, r3, #1
20001e30:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
20001e32:	697b      	ldr	r3, [r7, #20]
20001e34:	2b00      	cmp	r3, #0
20001e36:	d0f6      	beq.n	20001e26 <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20001e38:	687b      	ldr	r3, [r7, #4]
20001e3a:	681b      	ldr	r3, [r3, #0]
20001e3c:	689b      	ldr	r3, [r3, #8]
20001e3e:	f003 0302 	and.w	r3, r3, #2
20001e42:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
20001e44:	e005      	b.n	20001e52 <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20001e46:	687b      	ldr	r3, [r7, #4]
20001e48:	681b      	ldr	r3, [r3, #0]
20001e4a:	689b      	ldr	r3, [r3, #8]
20001e4c:	f003 0302 	and.w	r3, r3, #2
20001e50:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
20001e52:	693b      	ldr	r3, [r7, #16]
20001e54:	2b00      	cmp	r3, #0
20001e56:	d0f6      	beq.n	20001e46 <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
20001e58:	687b      	ldr	r3, [r7, #4]
20001e5a:	681b      	ldr	r3, [r3, #0]
20001e5c:	691b      	ldr	r3, [r3, #16]
}
20001e5e:	4618      	mov	r0, r3
20001e60:	f107 071c 	add.w	r7, r7, #28
20001e64:	46bd      	mov	sp, r7
20001e66:	bc80      	pop	{r7}
20001e68:	4770      	bx	lr
20001e6a:	bf00      	nop

20001e6c <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20001e6c:	b480      	push	{r7}
20001e6e:	b085      	sub	sp, #20
20001e70:	af00      	add	r7, sp, #0
20001e72:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
20001e74:	f04f 0300 	mov.w	r3, #0
20001e78:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001e7a:	e00e      	b.n	20001e9a <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20001e7c:	687b      	ldr	r3, [r7, #4]
20001e7e:	681b      	ldr	r3, [r3, #0]
20001e80:	687a      	ldr	r2, [r7, #4]
20001e82:	6891      	ldr	r1, [r2, #8]
20001e84:	687a      	ldr	r2, [r7, #4]
20001e86:	6912      	ldr	r2, [r2, #16]
20001e88:	440a      	add	r2, r1
20001e8a:	7812      	ldrb	r2, [r2, #0]
20001e8c:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20001e8e:	687b      	ldr	r3, [r7, #4]
20001e90:	691b      	ldr	r3, [r3, #16]
20001e92:	f103 0201 	add.w	r2, r3, #1
20001e96:	687b      	ldr	r3, [r7, #4]
20001e98:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001e9a:	687b      	ldr	r3, [r7, #4]
20001e9c:	681b      	ldr	r3, [r3, #0]
20001e9e:	689b      	ldr	r3, [r3, #8]
20001ea0:	f403 7380 	and.w	r3, r3, #256	; 0x100
20001ea4:	2b00      	cmp	r3, #0
20001ea6:	d105      	bne.n	20001eb4 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20001ea8:	687b      	ldr	r3, [r7, #4]
20001eaa:	691a      	ldr	r2, [r3, #16]
20001eac:	687b      	ldr	r3, [r7, #4]
20001eae:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001eb0:	429a      	cmp	r2, r3
20001eb2:	d3e3      	bcc.n	20001e7c <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
20001eb4:	687b      	ldr	r3, [r7, #4]
20001eb6:	691a      	ldr	r2, [r3, #16]
20001eb8:	687b      	ldr	r3, [r7, #4]
20001eba:	68db      	ldr	r3, [r3, #12]
20001ebc:	429a      	cmp	r2, r3
20001ebe:	d31c      	bcc.n	20001efa <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001ec0:	e00e      	b.n	20001ee0 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20001ec2:	687b      	ldr	r3, [r7, #4]
20001ec4:	681b      	ldr	r3, [r3, #0]
20001ec6:	687a      	ldr	r2, [r7, #4]
20001ec8:	6951      	ldr	r1, [r2, #20]
20001eca:	687a      	ldr	r2, [r7, #4]
20001ecc:	69d2      	ldr	r2, [r2, #28]
20001ece:	440a      	add	r2, r1
20001ed0:	7812      	ldrb	r2, [r2, #0]
20001ed2:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20001ed4:	687b      	ldr	r3, [r7, #4]
20001ed6:	69db      	ldr	r3, [r3, #28]
20001ed8:	f103 0201 	add.w	r2, r3, #1
20001edc:	687b      	ldr	r3, [r7, #4]
20001ede:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001ee0:	687b      	ldr	r3, [r7, #4]
20001ee2:	681b      	ldr	r3, [r3, #0]
20001ee4:	689b      	ldr	r3, [r3, #8]
20001ee6:	f403 7380 	and.w	r3, r3, #256	; 0x100
20001eea:	2b00      	cmp	r3, #0
20001eec:	d105      	bne.n	20001efa <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20001eee:	687b      	ldr	r3, [r7, #4]
20001ef0:	69da      	ldr	r2, [r3, #28]
20001ef2:	687b      	ldr	r3, [r7, #4]
20001ef4:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001ef6:	429a      	cmp	r2, r3
20001ef8:	d3e3      	bcc.n	20001ec2 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20001efa:	687b      	ldr	r3, [r7, #4]
20001efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001efe:	2b00      	cmp	r3, #0
20001f00:	d01f      	beq.n	20001f42 <fill_slave_tx_fifo+0xd6>
20001f02:	687b      	ldr	r3, [r7, #4]
20001f04:	691a      	ldr	r2, [r3, #16]
20001f06:	687b      	ldr	r3, [r7, #4]
20001f08:	68db      	ldr	r3, [r3, #12]
20001f0a:	429a      	cmp	r2, r3
20001f0c:	d319      	bcc.n	20001f42 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20001f0e:	687b      	ldr	r3, [r7, #4]
20001f10:	69da      	ldr	r2, [r3, #28]
20001f12:	687b      	ldr	r3, [r7, #4]
20001f14:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20001f16:	429a      	cmp	r2, r3
20001f18:	d313      	bcc.n	20001f42 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001f1a:	e008      	b.n	20001f2e <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20001f1c:	687b      	ldr	r3, [r7, #4]
20001f1e:	681b      	ldr	r3, [r3, #0]
20001f20:	f04f 0200 	mov.w	r2, #0
20001f24:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
20001f26:	68fb      	ldr	r3, [r7, #12]
20001f28:	f103 0301 	add.w	r3, r3, #1
20001f2c:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001f2e:	687b      	ldr	r3, [r7, #4]
20001f30:	681b      	ldr	r3, [r3, #0]
20001f32:	689b      	ldr	r3, [r3, #8]
20001f34:	f403 7380 	and.w	r3, r3, #256	; 0x100
20001f38:	2b00      	cmp	r3, #0
20001f3a:	d102      	bne.n	20001f42 <fill_slave_tx_fifo+0xd6>
20001f3c:	68fb      	ldr	r3, [r7, #12]
20001f3e:	2b1f      	cmp	r3, #31
20001f40:	d9ec      	bls.n	20001f1c <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
20001f42:	f107 0714 	add.w	r7, r7, #20
20001f46:	46bd      	mov	sp, r7
20001f48:	bc80      	pop	{r7}
20001f4a:	4770      	bx	lr

20001f4c <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20001f4c:	b580      	push	{r7, lr}
20001f4e:	b084      	sub	sp, #16
20001f50:	af00      	add	r7, sp, #0
20001f52:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20001f54:	687b      	ldr	r3, [r7, #4]
20001f56:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001f5a:	2b02      	cmp	r3, #2
20001f5c:	d115      	bne.n	20001f8a <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001f5e:	e00c      	b.n	20001f7a <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20001f60:	687b      	ldr	r3, [r7, #4]
20001f62:	681b      	ldr	r3, [r3, #0]
20001f64:	691b      	ldr	r3, [r3, #16]
20001f66:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
20001f68:	687b      	ldr	r3, [r7, #4]
20001f6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20001f6c:	2b00      	cmp	r3, #0
20001f6e:	d004      	beq.n	20001f7a <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20001f70:	687b      	ldr	r3, [r7, #4]
20001f72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20001f74:	68fa      	ldr	r2, [r7, #12]
20001f76:	4610      	mov	r0, r2
20001f78:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001f7a:	687b      	ldr	r3, [r7, #4]
20001f7c:	681b      	ldr	r3, [r3, #0]
20001f7e:	689b      	ldr	r3, [r3, #8]
20001f80:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001f84:	2b00      	cmp	r3, #0
20001f86:	d0eb      	beq.n	20001f60 <read_slave_rx_fifo+0x14>
20001f88:	e032      	b.n	20001ff0 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20001f8a:	687b      	ldr	r3, [r7, #4]
20001f8c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001f90:	2b01      	cmp	r3, #1
20001f92:	d125      	bne.n	20001fe0 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20001f94:	e017      	b.n	20001fc6 <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20001f96:	687b      	ldr	r3, [r7, #4]
20001f98:	681b      	ldr	r3, [r3, #0]
20001f9a:	691b      	ldr	r3, [r3, #16]
20001f9c:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20001f9e:	687b      	ldr	r3, [r7, #4]
20001fa0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001fa2:	687b      	ldr	r3, [r7, #4]
20001fa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20001fa6:	429a      	cmp	r2, r3
20001fa8:	d207      	bcs.n	20001fba <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20001faa:	687b      	ldr	r3, [r7, #4]
20001fac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20001fae:	687b      	ldr	r3, [r7, #4]
20001fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001fb2:	4413      	add	r3, r2
20001fb4:	68fa      	ldr	r2, [r7, #12]
20001fb6:	b2d2      	uxtb	r2, r2
20001fb8:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
20001fba:	687b      	ldr	r3, [r7, #4]
20001fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001fbe:	f103 0201 	add.w	r2, r3, #1
20001fc2:	687b      	ldr	r3, [r7, #4]
20001fc4:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20001fc6:	687b      	ldr	r3, [r7, #4]
20001fc8:	681b      	ldr	r3, [r3, #0]
20001fca:	689b      	ldr	r3, [r3, #8]
20001fcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001fd0:	2b00      	cmp	r3, #0
20001fd2:	d0e0      	beq.n	20001f96 <read_slave_rx_fifo+0x4a>
20001fd4:	e00c      	b.n	20001ff0 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20001fd6:	687b      	ldr	r3, [r7, #4]
20001fd8:	681b      	ldr	r3, [r3, #0]
20001fda:	691b      	ldr	r3, [r3, #16]
20001fdc:	60fb      	str	r3, [r7, #12]
20001fde:	e000      	b.n	20001fe2 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001fe0:	bf00      	nop
20001fe2:	687b      	ldr	r3, [r7, #4]
20001fe4:	681b      	ldr	r3, [r3, #0]
20001fe6:	689b      	ldr	r3, [r3, #8]
20001fe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001fec:	2b00      	cmp	r3, #0
20001fee:	d0f2      	beq.n	20001fd6 <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20001ff0:	f107 0710 	add.w	r7, r7, #16
20001ff4:	46bd      	mov	sp, r7
20001ff6:	bd80      	pop	{r7, pc}

20001ff8 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
20001ff8:	b580      	push	{r7, lr}
20001ffa:	b086      	sub	sp, #24
20001ffc:	af00      	add	r7, sp, #0
20001ffe:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20002000:	687b      	ldr	r3, [r7, #4]
20002002:	681b      	ldr	r3, [r3, #0]
20002004:	f103 0320 	add.w	r3, r3, #32
20002008:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000200a:	687a      	ldr	r2, [r7, #4]
2000200c:	f649 4304 	movw	r3, #39940	; 0x9c04
20002010:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002014:	429a      	cmp	r2, r3
20002016:	d007      	beq.n	20002028 <mss_spi_isr+0x30>
20002018:	687a      	ldr	r2, [r7, #4]
2000201a:	f649 3380 	movw	r3, #39808	; 0x9b80
2000201e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002022:	429a      	cmp	r2, r3
20002024:	d000      	beq.n	20002028 <mss_spi_isr+0x30>
20002026:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
20002028:	693b      	ldr	r3, [r7, #16]
2000202a:	681b      	ldr	r3, [r3, #0]
2000202c:	f003 0302 	and.w	r3, r3, #2
20002030:	2b00      	cmp	r3, #0
20002032:	d052      	beq.n	200020da <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20002034:	687b      	ldr	r3, [r7, #4]
20002036:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000203a:	2b02      	cmp	r3, #2
2000203c:	d115      	bne.n	2000206a <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000203e:	e00c      	b.n	2000205a <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002040:	687b      	ldr	r3, [r7, #4]
20002042:	681b      	ldr	r3, [r3, #0]
20002044:	691b      	ldr	r3, [r3, #16]
20002046:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
20002048:	687b      	ldr	r3, [r7, #4]
2000204a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
2000204c:	2b00      	cmp	r3, #0
2000204e:	d004      	beq.n	2000205a <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
20002050:	687b      	ldr	r3, [r7, #4]
20002052:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002054:	68fa      	ldr	r2, [r7, #12]
20002056:	4610      	mov	r0, r2
20002058:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000205a:	687b      	ldr	r3, [r7, #4]
2000205c:	681b      	ldr	r3, [r3, #0]
2000205e:	689b      	ldr	r3, [r3, #8]
20002060:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002064:	2b00      	cmp	r3, #0
20002066:	d0eb      	beq.n	20002040 <mss_spi_isr+0x48>
20002068:	e032      	b.n	200020d0 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
2000206a:	687b      	ldr	r3, [r7, #4]
2000206c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002070:	2b01      	cmp	r3, #1
20002072:	d125      	bne.n	200020c0 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002074:	e017      	b.n	200020a6 <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
20002076:	687b      	ldr	r3, [r7, #4]
20002078:	681b      	ldr	r3, [r3, #0]
2000207a:	691b      	ldr	r3, [r3, #16]
2000207c:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
2000207e:	687b      	ldr	r3, [r7, #4]
20002080:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002082:	687b      	ldr	r3, [r7, #4]
20002084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002086:	429a      	cmp	r2, r3
20002088:	d207      	bcs.n	2000209a <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
2000208a:	687b      	ldr	r3, [r7, #4]
2000208c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
2000208e:	687b      	ldr	r3, [r7, #4]
20002090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002092:	4413      	add	r3, r2
20002094:	68fa      	ldr	r2, [r7, #12]
20002096:	b2d2      	uxtb	r2, r2
20002098:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
2000209a:	687b      	ldr	r3, [r7, #4]
2000209c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000209e:	f103 0201 	add.w	r2, r3, #1
200020a2:	687b      	ldr	r3, [r7, #4]
200020a4:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200020a6:	687b      	ldr	r3, [r7, #4]
200020a8:	681b      	ldr	r3, [r3, #0]
200020aa:	689b      	ldr	r3, [r3, #8]
200020ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
200020b0:	2b00      	cmp	r3, #0
200020b2:	d0e0      	beq.n	20002076 <mss_spi_isr+0x7e>
200020b4:	e00c      	b.n	200020d0 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
200020b6:	687b      	ldr	r3, [r7, #4]
200020b8:	681b      	ldr	r3, [r3, #0]
200020ba:	691b      	ldr	r3, [r3, #16]
200020bc:	60fb      	str	r3, [r7, #12]
200020be:	e000      	b.n	200020c2 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200020c0:	bf00      	nop
200020c2:	687b      	ldr	r3, [r7, #4]
200020c4:	681b      	ldr	r3, [r3, #0]
200020c6:	689b      	ldr	r3, [r3, #8]
200020c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200020cc:	2b00      	cmp	r3, #0
200020ce:	d0f2      	beq.n	200020b6 <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
200020d0:	687b      	ldr	r3, [r7, #4]
200020d2:	681b      	ldr	r3, [r3, #0]
200020d4:	f04f 0202 	mov.w	r2, #2
200020d8:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
200020da:	693b      	ldr	r3, [r7, #16]
200020dc:	681b      	ldr	r3, [r3, #0]
200020de:	f003 0301 	and.w	r3, r3, #1
200020e2:	b2db      	uxtb	r3, r3
200020e4:	2b00      	cmp	r3, #0
200020e6:	d012      	beq.n	2000210e <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
200020e8:	687b      	ldr	r3, [r7, #4]
200020ea:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200020ee:	2b02      	cmp	r3, #2
200020f0:	d105      	bne.n	200020fe <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
200020f2:	687b      	ldr	r3, [r7, #4]
200020f4:	681b      	ldr	r3, [r3, #0]
200020f6:	687a      	ldr	r2, [r7, #4]
200020f8:	6f92      	ldr	r2, [r2, #120]	; 0x78
200020fa:	615a      	str	r2, [r3, #20]
200020fc:	e002      	b.n	20002104 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
200020fe:	6878      	ldr	r0, [r7, #4]
20002100:	f7ff feb4 	bl	20001e6c <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20002104:	687b      	ldr	r3, [r7, #4]
20002106:	681b      	ldr	r3, [r3, #0]
20002108:	f04f 0201 	mov.w	r2, #1
2000210c:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
2000210e:	693b      	ldr	r3, [r7, #16]
20002110:	681b      	ldr	r3, [r3, #0]
20002112:	f003 0310 	and.w	r3, r3, #16
20002116:	2b00      	cmp	r3, #0
20002118:	d023      	beq.n	20002162 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
2000211a:	6878      	ldr	r0, [r7, #4]
2000211c:	f7ff ff16 	bl	20001f4c <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20002120:	687b      	ldr	r3, [r7, #4]
20002122:	6a1b      	ldr	r3, [r3, #32]
20002124:	2b00      	cmp	r3, #0
20002126:	d00b      	beq.n	20002140 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
20002128:	687b      	ldr	r3, [r7, #4]
2000212a:	6a1b      	ldr	r3, [r3, #32]
2000212c:	687a      	ldr	r2, [r7, #4]
2000212e:	6a91      	ldr	r1, [r2, #40]	; 0x28
20002130:	687a      	ldr	r2, [r7, #4]
20002132:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002134:	4608      	mov	r0, r1
20002136:	4611      	mov	r1, r2
20002138:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
2000213a:	6878      	ldr	r0, [r7, #4]
2000213c:	f7ff fe96 	bl	20001e6c <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20002140:	687b      	ldr	r3, [r7, #4]
20002142:	f04f 0201 	mov.w	r2, #1
20002146:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
20002148:	687b      	ldr	r3, [r7, #4]
2000214a:	681b      	ldr	r3, [r3, #0]
2000214c:	687a      	ldr	r2, [r7, #4]
2000214e:	6812      	ldr	r2, [r2, #0]
20002150:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002152:	f022 0210 	bic.w	r2, r2, #16
20002156:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002158:	687b      	ldr	r3, [r7, #4]
2000215a:	681b      	ldr	r3, [r3, #0]
2000215c:	f04f 0210 	mov.w	r2, #16
20002160:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
20002162:	693b      	ldr	r3, [r7, #16]
20002164:	681b      	ldr	r3, [r3, #0]
20002166:	f003 0304 	and.w	r3, r3, #4
2000216a:	2b00      	cmp	r3, #0
2000216c:	d00f      	beq.n	2000218e <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
2000216e:	687b      	ldr	r3, [r7, #4]
20002170:	681b      	ldr	r3, [r3, #0]
20002172:	687a      	ldr	r2, [r7, #4]
20002174:	6812      	ldr	r2, [r2, #0]
20002176:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002178:	f042 0204 	orr.w	r2, r2, #4
2000217c:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
2000217e:	6878      	ldr	r0, [r7, #4]
20002180:	f7ff fbf2 	bl	20001968 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20002184:	687b      	ldr	r3, [r7, #4]
20002186:	681b      	ldr	r3, [r3, #0]
20002188:	f04f 0204 	mov.w	r2, #4
2000218c:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
2000218e:	693b      	ldr	r3, [r7, #16]
20002190:	681b      	ldr	r3, [r3, #0]
20002192:	f003 0308 	and.w	r3, r3, #8
20002196:	2b00      	cmp	r3, #0
20002198:	d031      	beq.n	200021fe <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
2000219a:	687b      	ldr	r3, [r7, #4]
2000219c:	681b      	ldr	r3, [r3, #0]
2000219e:	687a      	ldr	r2, [r7, #4]
200021a0:	6812      	ldr	r2, [r2, #0]
200021a2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200021a4:	f042 0208 	orr.w	r2, r2, #8
200021a8:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
200021aa:	687b      	ldr	r3, [r7, #4]
200021ac:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200021b0:	2b02      	cmp	r3, #2
200021b2:	d113      	bne.n	200021dc <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
200021b4:	687b      	ldr	r3, [r7, #4]
200021b6:	681a      	ldr	r2, [r3, #0]
200021b8:	687b      	ldr	r3, [r7, #4]
200021ba:	681b      	ldr	r3, [r3, #0]
200021bc:	6819      	ldr	r1, [r3, #0]
200021be:	f240 03ff 	movw	r3, #255	; 0xff
200021c2:	f6cf 7300 	movt	r3, #65280	; 0xff00
200021c6:	ea01 0303 	and.w	r3, r1, r3
200021ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
200021ce:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
200021d0:	687b      	ldr	r3, [r7, #4]
200021d2:	681b      	ldr	r3, [r3, #0]
200021d4:	687a      	ldr	r2, [r7, #4]
200021d6:	6f92      	ldr	r2, [r2, #120]	; 0x78
200021d8:	615a      	str	r2, [r3, #20]
200021da:	e00b      	b.n	200021f4 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
200021dc:	687b      	ldr	r3, [r7, #4]
200021de:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200021e2:	2b01      	cmp	r3, #1
200021e4:	d106      	bne.n	200021f4 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
200021e6:	687b      	ldr	r3, [r7, #4]
200021e8:	f04f 0200 	mov.w	r2, #0
200021ec:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
200021ee:	6878      	ldr	r0, [r7, #4]
200021f0:	f7ff fe3c 	bl	20001e6c <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
200021f4:	687b      	ldr	r3, [r7, #4]
200021f6:	681b      	ldr	r3, [r3, #0]
200021f8:	f04f 0208 	mov.w	r2, #8
200021fc:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
200021fe:	693b      	ldr	r3, [r7, #16]
20002200:	681b      	ldr	r3, [r3, #0]
20002202:	f003 0320 	and.w	r3, r3, #32
20002206:	2b00      	cmp	r3, #0
20002208:	d049      	beq.n	2000229e <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
2000220a:	6878      	ldr	r0, [r7, #4]
2000220c:	f7ff fe9e 	bl	20001f4c <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20002210:	687b      	ldr	r3, [r7, #4]
20002212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002214:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
20002216:	687b      	ldr	r3, [r7, #4]
20002218:	6a1b      	ldr	r3, [r3, #32]
2000221a:	2b00      	cmp	r3, #0
2000221c:	d01c      	beq.n	20002258 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
2000221e:	687b      	ldr	r3, [r7, #4]
20002220:	f04f 0200 	mov.w	r2, #0
20002224:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
20002226:	687b      	ldr	r3, [r7, #4]
20002228:	f04f 0200 	mov.w	r2, #0
2000222c:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
2000222e:	687b      	ldr	r3, [r7, #4]
20002230:	f04f 0200 	mov.w	r2, #0
20002234:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
20002236:	687b      	ldr	r3, [r7, #4]
20002238:	f04f 0200 	mov.w	r2, #0
2000223c:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
2000223e:	687b      	ldr	r3, [r7, #4]
20002240:	681b      	ldr	r3, [r3, #0]
20002242:	f04f 0210 	mov.w	r2, #16
20002246:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
20002248:	687b      	ldr	r3, [r7, #4]
2000224a:	681b      	ldr	r3, [r3, #0]
2000224c:	687a      	ldr	r2, [r7, #4]
2000224e:	6812      	ldr	r2, [r2, #0]
20002250:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002252:	f042 0210 	orr.w	r2, r2, #16
20002256:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
20002258:	687b      	ldr	r3, [r7, #4]
2000225a:	f04f 0200 	mov.w	r2, #0
2000225e:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002260:	687b      	ldr	r3, [r7, #4]
20002262:	681b      	ldr	r3, [r3, #0]
20002264:	687a      	ldr	r2, [r7, #4]
20002266:	6812      	ldr	r2, [r2, #0]
20002268:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000226a:	f042 020c 	orr.w	r2, r2, #12
2000226e:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20002270:	6878      	ldr	r0, [r7, #4]
20002272:	f7ff fdfb 	bl	20001e6c <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
20002276:	687b      	ldr	r3, [r7, #4]
20002278:	f04f 0200 	mov.w	r2, #0
2000227c:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
2000227e:	687b      	ldr	r3, [r7, #4]
20002280:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002282:	2b00      	cmp	r3, #0
20002284:	d006      	beq.n	20002294 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
20002286:	687b      	ldr	r3, [r7, #4]
20002288:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
2000228a:	687a      	ldr	r2, [r7, #4]
2000228c:	6a92      	ldr	r2, [r2, #40]	; 0x28
2000228e:	4610      	mov	r0, r2
20002290:	6979      	ldr	r1, [r7, #20]
20002292:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20002294:	687b      	ldr	r3, [r7, #4]
20002296:	681b      	ldr	r3, [r3, #0]
20002298:	f04f 0220 	mov.w	r2, #32
2000229c:	60da      	str	r2, [r3, #12]
    }
}
2000229e:	f107 0718 	add.w	r7, r7, #24
200022a2:	46bd      	mov	sp, r7
200022a4:	bd80      	pop	{r7, pc}
200022a6:	bf00      	nop

200022a8 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
200022a8:	4668      	mov	r0, sp
200022aa:	f020 0107 	bic.w	r1, r0, #7
200022ae:	468d      	mov	sp, r1
200022b0:	b589      	push	{r0, r3, r7, lr}
200022b2:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
200022b4:	f649 4004 	movw	r0, #39940	; 0x9c04
200022b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200022bc:	f7ff fe9c 	bl	20001ff8 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
200022c0:	f04f 000c 	mov.w	r0, #12
200022c4:	f7ff fa98 	bl	200017f8 <NVIC_ClearPendingIRQ>
}
200022c8:	46bd      	mov	sp, r7
200022ca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200022ce:	4685      	mov	sp, r0
200022d0:	4770      	bx	lr
200022d2:	bf00      	nop

200022d4 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
200022d4:	4668      	mov	r0, sp
200022d6:	f020 0107 	bic.w	r1, r0, #7
200022da:	468d      	mov	sp, r1
200022dc:	b589      	push	{r0, r3, r7, lr}
200022de:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
200022e0:	f649 3080 	movw	r0, #39808	; 0x9b80
200022e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200022e8:	f7ff fe86 	bl	20001ff8 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
200022ec:	f04f 000d 	mov.w	r0, #13
200022f0:	f7ff fa82 	bl	200017f8 <NVIC_ClearPendingIRQ>
}
200022f4:	46bd      	mov	sp, r7
200022f6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200022fa:	4685      	mov	sp, r0
200022fc:	4770      	bx	lr
200022fe:	bf00      	nop

20002300 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002300:	b480      	push	{r7}
20002302:	b083      	sub	sp, #12
20002304:	af00      	add	r7, sp, #0
20002306:	4603      	mov	r3, r0
20002308:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000230a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000230e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002312:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002316:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000231a:	88f9      	ldrh	r1, [r7, #6]
2000231c:	f001 011f 	and.w	r1, r1, #31
20002320:	f04f 0001 	mov.w	r0, #1
20002324:	fa00 f101 	lsl.w	r1, r0, r1
20002328:	f102 0260 	add.w	r2, r2, #96	; 0x60
2000232c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002330:	f107 070c 	add.w	r7, r7, #12
20002334:	46bd      	mov	sp, r7
20002336:	bc80      	pop	{r7}
20002338:	4770      	bx	lr
2000233a:	bf00      	nop

2000233c <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
2000233c:	b580      	push	{r7, lr}
2000233e:	b082      	sub	sp, #8
20002340:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
20002342:	f242 0300 	movw	r3, #8192	; 0x2000
20002346:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000234a:	f242 0200 	movw	r2, #8192	; 0x2000
2000234e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002352:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002354:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
20002358:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
2000235a:	f04f 0300 	mov.w	r3, #0
2000235e:	607b      	str	r3, [r7, #4]
20002360:	e00e      	b.n	20002380 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
20002362:	687a      	ldr	r2, [r7, #4]
20002364:	f249 23a0 	movw	r3, #37536	; 0x92a0
20002368:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000236c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20002370:	b21b      	sxth	r3, r3
20002372:	4618      	mov	r0, r3
20002374:	f7ff ffc4 	bl	20002300 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002378:	687b      	ldr	r3, [r7, #4]
2000237a:	f103 0301 	add.w	r3, r3, #1
2000237e:	607b      	str	r3, [r7, #4]
20002380:	687b      	ldr	r3, [r7, #4]
20002382:	2b1f      	cmp	r3, #31
20002384:	d9ed      	bls.n	20002362 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
20002386:	f242 0300 	movw	r3, #8192	; 0x2000
2000238a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000238e:	f242 0200 	movw	r2, #8192	; 0x2000
20002392:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002396:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002398:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
2000239c:	631a      	str	r2, [r3, #48]	; 0x30
}
2000239e:	f107 0708 	add.w	r7, r7, #8
200023a2:	46bd      	mov	sp, r7
200023a4:	bd80      	pop	{r7, pc}
200023a6:	bf00      	nop

200023a8 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
200023a8:	b480      	push	{r7}
200023aa:	b085      	sub	sp, #20
200023ac:	af00      	add	r7, sp, #0
200023ae:	4603      	mov	r3, r0
200023b0:	6039      	str	r1, [r7, #0]
200023b2:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
200023b4:	79fb      	ldrb	r3, [r7, #7]
200023b6:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
200023b8:	68fb      	ldr	r3, [r7, #12]
200023ba:	2b1f      	cmp	r3, #31
200023bc:	d900      	bls.n	200023c0 <MSS_GPIO_config+0x18>
200023be:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
200023c0:	68fb      	ldr	r3, [r7, #12]
200023c2:	2b1f      	cmp	r3, #31
200023c4:	d808      	bhi.n	200023d8 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
200023c6:	68fa      	ldr	r2, [r7, #12]
200023c8:	f249 2320 	movw	r3, #37408	; 0x9220
200023cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200023d4:	683a      	ldr	r2, [r7, #0]
200023d6:	601a      	str	r2, [r3, #0]
    }
}
200023d8:	f107 0714 	add.w	r7, r7, #20
200023dc:	46bd      	mov	sp, r7
200023de:	bc80      	pop	{r7}
200023e0:	4770      	bx	lr
200023e2:	bf00      	nop

200023e4 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
200023e4:	b480      	push	{r7}
200023e6:	b085      	sub	sp, #20
200023e8:	af00      	add	r7, sp, #0
200023ea:	4602      	mov	r2, r0
200023ec:	460b      	mov	r3, r1
200023ee:	71fa      	strb	r2, [r7, #7]
200023f0:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
200023f2:	79fb      	ldrb	r3, [r7, #7]
200023f4:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
200023f6:	68fb      	ldr	r3, [r7, #12]
200023f8:	2b1f      	cmp	r3, #31
200023fa:	d900      	bls.n	200023fe <MSS_GPIO_set_output+0x1a>
200023fc:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
200023fe:	68fb      	ldr	r3, [r7, #12]
20002400:	2b1f      	cmp	r3, #31
20002402:	d809      	bhi.n	20002418 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20002404:	f240 0300 	movw	r3, #0
20002408:	f2c4 2326 	movt	r3, #16934	; 0x4226
2000240c:	68fa      	ldr	r2, [r7, #12]
2000240e:	79b9      	ldrb	r1, [r7, #6]
20002410:	f502 6288 	add.w	r2, r2, #1088	; 0x440
20002414:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
20002418:	f107 0714 	add.w	r7, r7, #20
2000241c:	46bd      	mov	sp, r7
2000241e:	bc80      	pop	{r7}
20002420:	4770      	bx	lr
20002422:	bf00      	nop

20002424 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20002424:	b480      	push	{r7}
20002426:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20002428:	46bd      	mov	sp, r7
2000242a:	bc80      	pop	{r7}
2000242c:	4770      	bx	lr
2000242e:	bf00      	nop

20002430 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20002430:	b580      	push	{r7, lr}
20002432:	b08a      	sub	sp, #40	; 0x28
20002434:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20002436:	f249 23e0 	movw	r3, #37600	; 0x92e0
2000243a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000243e:	46bc      	mov	ip, r7
20002440:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20002442:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20002446:	f242 0300 	movw	r3, #8192	; 0x2000
2000244a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000244e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002450:	ea4f 0393 	mov.w	r3, r3, lsr #2
20002454:	f003 0303 	and.w	r3, r3, #3
20002458:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000245c:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002460:	4413      	add	r3, r2
20002462:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002466:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20002468:	f242 0300 	movw	r3, #8192	; 0x2000
2000246c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002470:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002472:	ea4f 1313 	mov.w	r3, r3, lsr #4
20002476:	f003 0303 	and.w	r3, r3, #3
2000247a:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000247e:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002482:	4413      	add	r3, r2
20002484:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002488:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
2000248a:	f242 0300 	movw	r3, #8192	; 0x2000
2000248e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002492:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002494:	ea4f 1393 	mov.w	r3, r3, lsr #6
20002498:	f003 0303 	and.w	r3, r3, #3
2000249c:	ea4f 0383 	mov.w	r3, r3, lsl #2
200024a0:	f107 0228 	add.w	r2, r7, #40	; 0x28
200024a4:	4413      	add	r3, r2
200024a6:	f853 3c28 	ldr.w	r3, [r3, #-40]
200024aa:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
200024ac:	f242 0300 	movw	r3, #8192	; 0x2000
200024b0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200024b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200024b6:	ea4f 2313 	mov.w	r3, r3, lsr #8
200024ba:	f003 031f 	and.w	r3, r3, #31
200024be:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
200024c0:	f242 0300 	movw	r3, #8192	; 0x2000
200024c4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200024c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200024ca:	ea4f 3353 	mov.w	r3, r3, lsr #13
200024ce:	f003 0301 	and.w	r3, r3, #1
200024d2:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
200024d4:	6a3b      	ldr	r3, [r7, #32]
200024d6:	f103 0301 	add.w	r3, r3, #1
200024da:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
200024dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200024de:	2b00      	cmp	r3, #0
200024e0:	d003      	beq.n	200024ea <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
200024e2:	69fb      	ldr	r3, [r7, #28]
200024e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
200024e8:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
200024ea:	f000 f849 	bl	20002580 <GetSystemClock>
200024ee:	4602      	mov	r2, r0
200024f0:	f249 5380 	movw	r3, #38272	; 0x9580
200024f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024f8:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
200024fa:	f249 5380 	movw	r3, #38272	; 0x9580
200024fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002502:	681a      	ldr	r2, [r3, #0]
20002504:	693b      	ldr	r3, [r7, #16]
20002506:	fbb2 f2f3 	udiv	r2, r2, r3
2000250a:	f249 5384 	movw	r3, #38276	; 0x9584
2000250e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002512:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20002514:	f249 5380 	movw	r3, #38272	; 0x9580
20002518:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000251c:	681a      	ldr	r2, [r3, #0]
2000251e:	697b      	ldr	r3, [r7, #20]
20002520:	fbb2 f2f3 	udiv	r2, r2, r3
20002524:	f249 5388 	movw	r3, #38280	; 0x9588
20002528:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000252c:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
2000252e:	f249 5380 	movw	r3, #38272	; 0x9580
20002532:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002536:	681a      	ldr	r2, [r3, #0]
20002538:	69bb      	ldr	r3, [r7, #24]
2000253a:	fbb2 f2f3 	udiv	r2, r2, r3
2000253e:	f249 538c 	movw	r3, #38284	; 0x958c
20002542:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002546:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20002548:	f249 5380 	movw	r3, #38272	; 0x9580
2000254c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002550:	681a      	ldr	r2, [r3, #0]
20002552:	69fb      	ldr	r3, [r7, #28]
20002554:	fbb2 f2f3 	udiv	r2, r2, r3
20002558:	f249 5390 	movw	r3, #38288	; 0x9590
2000255c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002560:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20002562:	f249 5380 	movw	r3, #38272	; 0x9580
20002566:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000256a:	681a      	ldr	r2, [r3, #0]
2000256c:	f249 537c 	movw	r3, #38268	; 0x957c
20002570:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002574:	601a      	str	r2, [r3, #0]
}
20002576:	f107 0728 	add.w	r7, r7, #40	; 0x28
2000257a:	46bd      	mov	sp, r7
2000257c:	bd80      	pop	{r7, pc}
2000257e:	bf00      	nop

20002580 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20002580:	b480      	push	{r7}
20002582:	b08b      	sub	sp, #44	; 0x2c
20002584:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
20002586:	f04f 0300 	mov.w	r3, #0
2000258a:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
2000258c:	f640 031c 	movw	r3, #2076	; 0x81c
20002590:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002594:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
20002596:	f240 2330 	movw	r3, #560	; 0x230
2000259a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000259e:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
200025a0:	68fb      	ldr	r3, [r7, #12]
200025a2:	681b      	ldr	r3, [r3, #0]
200025a4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
200025a8:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
200025aa:	693a      	ldr	r2, [r7, #16]
200025ac:	f241 13cf 	movw	r3, #4559	; 0x11cf
200025b0:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
200025b4:	429a      	cmp	r2, r3
200025b6:	d108      	bne.n	200025ca <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
200025b8:	f64e 732c 	movw	r3, #61228	; 0xef2c
200025bc:	f2c6 0301 	movt	r3, #24577	; 0x6001
200025c0:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
200025c2:	697b      	ldr	r3, [r7, #20]
200025c4:	681b      	ldr	r3, [r3, #0]
200025c6:	607b      	str	r3, [r7, #4]
200025c8:	e03d      	b.n	20002646 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
200025ca:	68bb      	ldr	r3, [r7, #8]
200025cc:	681a      	ldr	r2, [r3, #0]
200025ce:	f244 3341 	movw	r3, #17217	; 0x4341
200025d2:	f6c4 4354 	movt	r3, #19540	; 0x4c54
200025d6:	429a      	cmp	r2, r3
200025d8:	d135      	bne.n	20002646 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
200025da:	f640 0340 	movw	r3, #2112	; 0x840
200025de:	f2c6 0308 	movt	r3, #24584	; 0x6008
200025e2:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
200025e4:	69bb      	ldr	r3, [r7, #24]
200025e6:	681b      	ldr	r3, [r3, #0]
200025e8:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
200025ea:	69fb      	ldr	r3, [r7, #28]
200025ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
200025f0:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
200025f2:	69fa      	ldr	r2, [r7, #28]
200025f4:	f240 3300 	movw	r3, #768	; 0x300
200025f8:	f2c0 0301 	movt	r3, #1
200025fc:	429a      	cmp	r2, r3
200025fe:	d922      	bls.n	20002646 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20002600:	69fa      	ldr	r2, [r7, #28]
20002602:	f64f 73ff 	movw	r3, #65535	; 0xffff
20002606:	f2c0 0301 	movt	r3, #1
2000260a:	429a      	cmp	r2, r3
2000260c:	d808      	bhi.n	20002620 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
2000260e:	f241 632c 	movw	r3, #5676	; 0x162c
20002612:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002616:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20002618:	6a3b      	ldr	r3, [r7, #32]
2000261a:	681b      	ldr	r3, [r3, #0]
2000261c:	607b      	str	r3, [r7, #4]
2000261e:	e012      	b.n	20002646 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20002620:	69fa      	ldr	r2, [r7, #28]
20002622:	f64f 73ff 	movw	r3, #65535	; 0xffff
20002626:	f2c0 0302 	movt	r3, #2
2000262a:	429a      	cmp	r2, r3
2000262c:	d808      	bhi.n	20002640 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
2000262e:	f641 63ac 	movw	r3, #7852	; 0x1eac
20002632:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002636:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20002638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000263a:	681b      	ldr	r3, [r3, #0]
2000263c:	607b      	str	r3, [r7, #4]
2000263e:	e002      	b.n	20002646 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20002640:	f04f 0300 	mov.w	r3, #0
20002644:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
20002646:	687b      	ldr	r3, [r7, #4]
20002648:	2b00      	cmp	r3, #0
2000264a:	d105      	bne.n	20002658 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
2000264c:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
2000264e:	f647 0340 	movw	r3, #30784	; 0x7840
20002652:	f2c0 137d 	movt	r3, #381	; 0x17d
20002656:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
20002658:	687b      	ldr	r3, [r7, #4]
}
2000265a:	4618      	mov	r0, r3
2000265c:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20002660:	46bd      	mov	sp, r7
20002662:	bc80      	pop	{r7}
20002664:	4770      	bx	lr
20002666:	bf00      	nop

20002668 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002668:	b480      	push	{r7}
2000266a:	b083      	sub	sp, #12
2000266c:	af00      	add	r7, sp, #0
2000266e:	4603      	mov	r3, r0
20002670:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002672:	f24e 1300 	movw	r3, #57600	; 0xe100
20002676:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000267a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000267e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002682:	88f9      	ldrh	r1, [r7, #6]
20002684:	f001 011f 	and.w	r1, r1, #31
20002688:	f04f 0001 	mov.w	r0, #1
2000268c:	fa00 f101 	lsl.w	r1, r0, r1
20002690:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002694:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002698:	f107 070c 	add.w	r7, r7, #12
2000269c:	46bd      	mov	sp, r7
2000269e:	bc80      	pop	{r7}
200026a0:	4770      	bx	lr
200026a2:	bf00      	nop

200026a4 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
200026a4:	b480      	push	{r7}
200026a6:	b083      	sub	sp, #12
200026a8:	af00      	add	r7, sp, #0
200026aa:	4603      	mov	r3, r0
200026ac:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
200026ae:	f107 070c 	add.w	r7, r7, #12
200026b2:	46bd      	mov	sp, r7
200026b4:	bc80      	pop	{r7}
200026b6:	4770      	bx	lr

200026b8 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
200026b8:	4668      	mov	r0, sp
200026ba:	f020 0107 	bic.w	r1, r0, #7
200026be:	468d      	mov	sp, r1
200026c0:	b589      	push	{r0, r3, r7, lr}
200026c2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
200026c4:	f04f 0000 	mov.w	r0, #0
200026c8:	f7ff ffec 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
200026cc:	f04f 0076 	mov.w	r0, #118	; 0x76
200026d0:	f7ff ffca 	bl	20002668 <NVIC_ClearPendingIRQ>
}
200026d4:	46bd      	mov	sp, r7
200026d6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200026da:	4685      	mov	sp, r0
200026dc:	4770      	bx	lr
200026de:	bf00      	nop

200026e0 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
200026e0:	4668      	mov	r0, sp
200026e2:	f020 0107 	bic.w	r1, r0, #7
200026e6:	468d      	mov	sp, r1
200026e8:	b589      	push	{r0, r3, r7, lr}
200026ea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
200026ec:	f04f 0001 	mov.w	r0, #1
200026f0:	f7ff ffd8 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
200026f4:	f04f 0077 	mov.w	r0, #119	; 0x77
200026f8:	f7ff ffb6 	bl	20002668 <NVIC_ClearPendingIRQ>
}
200026fc:	46bd      	mov	sp, r7
200026fe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002702:	4685      	mov	sp, r0
20002704:	4770      	bx	lr
20002706:	bf00      	nop

20002708 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
20002708:	4668      	mov	r0, sp
2000270a:	f020 0107 	bic.w	r1, r0, #7
2000270e:	468d      	mov	sp, r1
20002710:	b589      	push	{r0, r3, r7, lr}
20002712:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
20002714:	f04f 0002 	mov.w	r0, #2
20002718:	f7ff ffc4 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
2000271c:	f04f 0078 	mov.w	r0, #120	; 0x78
20002720:	f7ff ffa2 	bl	20002668 <NVIC_ClearPendingIRQ>
}
20002724:	46bd      	mov	sp, r7
20002726:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000272a:	4685      	mov	sp, r0
2000272c:	4770      	bx	lr
2000272e:	bf00      	nop

20002730 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
20002730:	4668      	mov	r0, sp
20002732:	f020 0107 	bic.w	r1, r0, #7
20002736:	468d      	mov	sp, r1
20002738:	b589      	push	{r0, r3, r7, lr}
2000273a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
2000273c:	f04f 0003 	mov.w	r0, #3
20002740:	f7ff ffb0 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
20002744:	f04f 0079 	mov.w	r0, #121	; 0x79
20002748:	f7ff ff8e 	bl	20002668 <NVIC_ClearPendingIRQ>
}
2000274c:	46bd      	mov	sp, r7
2000274e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002752:	4685      	mov	sp, r0
20002754:	4770      	bx	lr
20002756:	bf00      	nop

20002758 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
20002758:	4668      	mov	r0, sp
2000275a:	f020 0107 	bic.w	r1, r0, #7
2000275e:	468d      	mov	sp, r1
20002760:	b589      	push	{r0, r3, r7, lr}
20002762:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
20002764:	f04f 0004 	mov.w	r0, #4
20002768:	f7ff ff9c 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
2000276c:	f04f 007a 	mov.w	r0, #122	; 0x7a
20002770:	f7ff ff7a 	bl	20002668 <NVIC_ClearPendingIRQ>
}
20002774:	46bd      	mov	sp, r7
20002776:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000277a:	4685      	mov	sp, r0
2000277c:	4770      	bx	lr
2000277e:	bf00      	nop

20002780 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
20002780:	4668      	mov	r0, sp
20002782:	f020 0107 	bic.w	r1, r0, #7
20002786:	468d      	mov	sp, r1
20002788:	b589      	push	{r0, r3, r7, lr}
2000278a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
2000278c:	f04f 0005 	mov.w	r0, #5
20002790:	f7ff ff88 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
20002794:	f04f 007b 	mov.w	r0, #123	; 0x7b
20002798:	f7ff ff66 	bl	20002668 <NVIC_ClearPendingIRQ>
}
2000279c:	46bd      	mov	sp, r7
2000279e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200027a2:	4685      	mov	sp, r0
200027a4:	4770      	bx	lr
200027a6:	bf00      	nop

200027a8 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
200027a8:	4668      	mov	r0, sp
200027aa:	f020 0107 	bic.w	r1, r0, #7
200027ae:	468d      	mov	sp, r1
200027b0:	b589      	push	{r0, r3, r7, lr}
200027b2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
200027b4:	f04f 0006 	mov.w	r0, #6
200027b8:	f7ff ff74 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
200027bc:	f04f 007c 	mov.w	r0, #124	; 0x7c
200027c0:	f7ff ff52 	bl	20002668 <NVIC_ClearPendingIRQ>
}
200027c4:	46bd      	mov	sp, r7
200027c6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200027ca:	4685      	mov	sp, r0
200027cc:	4770      	bx	lr
200027ce:	bf00      	nop

200027d0 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
200027d0:	4668      	mov	r0, sp
200027d2:	f020 0107 	bic.w	r1, r0, #7
200027d6:	468d      	mov	sp, r1
200027d8:	b589      	push	{r0, r3, r7, lr}
200027da:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
200027dc:	f04f 0007 	mov.w	r0, #7
200027e0:	f7ff ff60 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
200027e4:	f04f 007d 	mov.w	r0, #125	; 0x7d
200027e8:	f7ff ff3e 	bl	20002668 <NVIC_ClearPendingIRQ>
}
200027ec:	46bd      	mov	sp, r7
200027ee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200027f2:	4685      	mov	sp, r0
200027f4:	4770      	bx	lr
200027f6:	bf00      	nop

200027f8 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
200027f8:	4668      	mov	r0, sp
200027fa:	f020 0107 	bic.w	r1, r0, #7
200027fe:	468d      	mov	sp, r1
20002800:	b589      	push	{r0, r3, r7, lr}
20002802:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
20002804:	f04f 0008 	mov.w	r0, #8
20002808:	f7ff ff4c 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
2000280c:	f04f 007e 	mov.w	r0, #126	; 0x7e
20002810:	f7ff ff2a 	bl	20002668 <NVIC_ClearPendingIRQ>
}
20002814:	46bd      	mov	sp, r7
20002816:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000281a:	4685      	mov	sp, r0
2000281c:	4770      	bx	lr
2000281e:	bf00      	nop

20002820 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
20002820:	4668      	mov	r0, sp
20002822:	f020 0107 	bic.w	r1, r0, #7
20002826:	468d      	mov	sp, r1
20002828:	b589      	push	{r0, r3, r7, lr}
2000282a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
2000282c:	f04f 0009 	mov.w	r0, #9
20002830:	f7ff ff38 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
20002834:	f04f 007f 	mov.w	r0, #127	; 0x7f
20002838:	f7ff ff16 	bl	20002668 <NVIC_ClearPendingIRQ>
}
2000283c:	46bd      	mov	sp, r7
2000283e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002842:	4685      	mov	sp, r0
20002844:	4770      	bx	lr
20002846:	bf00      	nop

20002848 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
20002848:	4668      	mov	r0, sp
2000284a:	f020 0107 	bic.w	r1, r0, #7
2000284e:	468d      	mov	sp, r1
20002850:	b589      	push	{r0, r3, r7, lr}
20002852:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
20002854:	f04f 000a 	mov.w	r0, #10
20002858:	f7ff ff24 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
2000285c:	f04f 0080 	mov.w	r0, #128	; 0x80
20002860:	f7ff ff02 	bl	20002668 <NVIC_ClearPendingIRQ>
}
20002864:	46bd      	mov	sp, r7
20002866:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000286a:	4685      	mov	sp, r0
2000286c:	4770      	bx	lr
2000286e:	bf00      	nop

20002870 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
20002870:	4668      	mov	r0, sp
20002872:	f020 0107 	bic.w	r1, r0, #7
20002876:	468d      	mov	sp, r1
20002878:	b589      	push	{r0, r3, r7, lr}
2000287a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
2000287c:	f04f 000b 	mov.w	r0, #11
20002880:	f7ff ff10 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
20002884:	f04f 0081 	mov.w	r0, #129	; 0x81
20002888:	f7ff feee 	bl	20002668 <NVIC_ClearPendingIRQ>
}
2000288c:	46bd      	mov	sp, r7
2000288e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002892:	4685      	mov	sp, r0
20002894:	4770      	bx	lr
20002896:	bf00      	nop

20002898 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
20002898:	4668      	mov	r0, sp
2000289a:	f020 0107 	bic.w	r1, r0, #7
2000289e:	468d      	mov	sp, r1
200028a0:	b589      	push	{r0, r3, r7, lr}
200028a2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
200028a4:	f04f 000c 	mov.w	r0, #12
200028a8:	f7ff fefc 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
200028ac:	f04f 0082 	mov.w	r0, #130	; 0x82
200028b0:	f7ff feda 	bl	20002668 <NVIC_ClearPendingIRQ>
}
200028b4:	46bd      	mov	sp, r7
200028b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200028ba:	4685      	mov	sp, r0
200028bc:	4770      	bx	lr
200028be:	bf00      	nop

200028c0 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
200028c0:	4668      	mov	r0, sp
200028c2:	f020 0107 	bic.w	r1, r0, #7
200028c6:	468d      	mov	sp, r1
200028c8:	b589      	push	{r0, r3, r7, lr}
200028ca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
200028cc:	f04f 000d 	mov.w	r0, #13
200028d0:	f7ff fee8 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
200028d4:	f04f 0083 	mov.w	r0, #131	; 0x83
200028d8:	f7ff fec6 	bl	20002668 <NVIC_ClearPendingIRQ>
}
200028dc:	46bd      	mov	sp, r7
200028de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200028e2:	4685      	mov	sp, r0
200028e4:	4770      	bx	lr
200028e6:	bf00      	nop

200028e8 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
200028e8:	4668      	mov	r0, sp
200028ea:	f020 0107 	bic.w	r1, r0, #7
200028ee:	468d      	mov	sp, r1
200028f0:	b589      	push	{r0, r3, r7, lr}
200028f2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
200028f4:	f04f 000e 	mov.w	r0, #14
200028f8:	f7ff fed4 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
200028fc:	f04f 0084 	mov.w	r0, #132	; 0x84
20002900:	f7ff feb2 	bl	20002668 <NVIC_ClearPendingIRQ>
}
20002904:	46bd      	mov	sp, r7
20002906:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000290a:	4685      	mov	sp, r0
2000290c:	4770      	bx	lr
2000290e:	bf00      	nop

20002910 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20002910:	4668      	mov	r0, sp
20002912:	f020 0107 	bic.w	r1, r0, #7
20002916:	468d      	mov	sp, r1
20002918:	b589      	push	{r0, r3, r7, lr}
2000291a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
2000291c:	f04f 000f 	mov.w	r0, #15
20002920:	f7ff fec0 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
20002924:	f04f 0085 	mov.w	r0, #133	; 0x85
20002928:	f7ff fe9e 	bl	20002668 <NVIC_ClearPendingIRQ>
}
2000292c:	46bd      	mov	sp, r7
2000292e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002932:	4685      	mov	sp, r0
20002934:	4770      	bx	lr
20002936:	bf00      	nop

20002938 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
20002938:	4668      	mov	r0, sp
2000293a:	f020 0107 	bic.w	r1, r0, #7
2000293e:	468d      	mov	sp, r1
20002940:	b589      	push	{r0, r3, r7, lr}
20002942:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
20002944:	f04f 0010 	mov.w	r0, #16
20002948:	f7ff feac 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
2000294c:	f04f 0086 	mov.w	r0, #134	; 0x86
20002950:	f7ff fe8a 	bl	20002668 <NVIC_ClearPendingIRQ>
}
20002954:	46bd      	mov	sp, r7
20002956:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000295a:	4685      	mov	sp, r0
2000295c:	4770      	bx	lr
2000295e:	bf00      	nop

20002960 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
20002960:	4668      	mov	r0, sp
20002962:	f020 0107 	bic.w	r1, r0, #7
20002966:	468d      	mov	sp, r1
20002968:	b589      	push	{r0, r3, r7, lr}
2000296a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
2000296c:	f04f 0011 	mov.w	r0, #17
20002970:	f7ff fe98 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
20002974:	f04f 0087 	mov.w	r0, #135	; 0x87
20002978:	f7ff fe76 	bl	20002668 <NVIC_ClearPendingIRQ>
}
2000297c:	46bd      	mov	sp, r7
2000297e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002982:	4685      	mov	sp, r0
20002984:	4770      	bx	lr
20002986:	bf00      	nop

20002988 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
20002988:	4668      	mov	r0, sp
2000298a:	f020 0107 	bic.w	r1, r0, #7
2000298e:	468d      	mov	sp, r1
20002990:	b589      	push	{r0, r3, r7, lr}
20002992:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
20002994:	f04f 0012 	mov.w	r0, #18
20002998:	f7ff fe84 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
2000299c:	f04f 0088 	mov.w	r0, #136	; 0x88
200029a0:	f7ff fe62 	bl	20002668 <NVIC_ClearPendingIRQ>
}
200029a4:	46bd      	mov	sp, r7
200029a6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200029aa:	4685      	mov	sp, r0
200029ac:	4770      	bx	lr
200029ae:	bf00      	nop

200029b0 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
200029b0:	4668      	mov	r0, sp
200029b2:	f020 0107 	bic.w	r1, r0, #7
200029b6:	468d      	mov	sp, r1
200029b8:	b589      	push	{r0, r3, r7, lr}
200029ba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
200029bc:	f04f 0013 	mov.w	r0, #19
200029c0:	f7ff fe70 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
200029c4:	f04f 0089 	mov.w	r0, #137	; 0x89
200029c8:	f7ff fe4e 	bl	20002668 <NVIC_ClearPendingIRQ>
}
200029cc:	46bd      	mov	sp, r7
200029ce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200029d2:	4685      	mov	sp, r0
200029d4:	4770      	bx	lr
200029d6:	bf00      	nop

200029d8 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
200029d8:	4668      	mov	r0, sp
200029da:	f020 0107 	bic.w	r1, r0, #7
200029de:	468d      	mov	sp, r1
200029e0:	b589      	push	{r0, r3, r7, lr}
200029e2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
200029e4:	f04f 0014 	mov.w	r0, #20
200029e8:	f7ff fe5c 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
200029ec:	f04f 008a 	mov.w	r0, #138	; 0x8a
200029f0:	f7ff fe3a 	bl	20002668 <NVIC_ClearPendingIRQ>
}
200029f4:	46bd      	mov	sp, r7
200029f6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200029fa:	4685      	mov	sp, r0
200029fc:	4770      	bx	lr
200029fe:	bf00      	nop

20002a00 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20002a00:	4668      	mov	r0, sp
20002a02:	f020 0107 	bic.w	r1, r0, #7
20002a06:	468d      	mov	sp, r1
20002a08:	b589      	push	{r0, r3, r7, lr}
20002a0a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
20002a0c:	f04f 0015 	mov.w	r0, #21
20002a10:	f7ff fe48 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
20002a14:	f04f 008b 	mov.w	r0, #139	; 0x8b
20002a18:	f7ff fe26 	bl	20002668 <NVIC_ClearPendingIRQ>
}
20002a1c:	46bd      	mov	sp, r7
20002a1e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a22:	4685      	mov	sp, r0
20002a24:	4770      	bx	lr
20002a26:	bf00      	nop

20002a28 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
20002a28:	4668      	mov	r0, sp
20002a2a:	f020 0107 	bic.w	r1, r0, #7
20002a2e:	468d      	mov	sp, r1
20002a30:	b589      	push	{r0, r3, r7, lr}
20002a32:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
20002a34:	f04f 0016 	mov.w	r0, #22
20002a38:	f7ff fe34 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
20002a3c:	f04f 008c 	mov.w	r0, #140	; 0x8c
20002a40:	f7ff fe12 	bl	20002668 <NVIC_ClearPendingIRQ>
}
20002a44:	46bd      	mov	sp, r7
20002a46:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a4a:	4685      	mov	sp, r0
20002a4c:	4770      	bx	lr
20002a4e:	bf00      	nop

20002a50 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20002a50:	4668      	mov	r0, sp
20002a52:	f020 0107 	bic.w	r1, r0, #7
20002a56:	468d      	mov	sp, r1
20002a58:	b589      	push	{r0, r3, r7, lr}
20002a5a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
20002a5c:	f04f 0017 	mov.w	r0, #23
20002a60:	f7ff fe20 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
20002a64:	f04f 008d 	mov.w	r0, #141	; 0x8d
20002a68:	f7ff fdfe 	bl	20002668 <NVIC_ClearPendingIRQ>
}
20002a6c:	46bd      	mov	sp, r7
20002a6e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a72:	4685      	mov	sp, r0
20002a74:	4770      	bx	lr
20002a76:	bf00      	nop

20002a78 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
20002a78:	4668      	mov	r0, sp
20002a7a:	f020 0107 	bic.w	r1, r0, #7
20002a7e:	468d      	mov	sp, r1
20002a80:	b589      	push	{r0, r3, r7, lr}
20002a82:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
20002a84:	f04f 0018 	mov.w	r0, #24
20002a88:	f7ff fe0c 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
20002a8c:	f04f 008e 	mov.w	r0, #142	; 0x8e
20002a90:	f7ff fdea 	bl	20002668 <NVIC_ClearPendingIRQ>
}
20002a94:	46bd      	mov	sp, r7
20002a96:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a9a:	4685      	mov	sp, r0
20002a9c:	4770      	bx	lr
20002a9e:	bf00      	nop

20002aa0 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
20002aa0:	4668      	mov	r0, sp
20002aa2:	f020 0107 	bic.w	r1, r0, #7
20002aa6:	468d      	mov	sp, r1
20002aa8:	b589      	push	{r0, r3, r7, lr}
20002aaa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
20002aac:	f04f 0019 	mov.w	r0, #25
20002ab0:	f7ff fdf8 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
20002ab4:	f04f 008f 	mov.w	r0, #143	; 0x8f
20002ab8:	f7ff fdd6 	bl	20002668 <NVIC_ClearPendingIRQ>
}
20002abc:	46bd      	mov	sp, r7
20002abe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002ac2:	4685      	mov	sp, r0
20002ac4:	4770      	bx	lr
20002ac6:	bf00      	nop

20002ac8 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20002ac8:	4668      	mov	r0, sp
20002aca:	f020 0107 	bic.w	r1, r0, #7
20002ace:	468d      	mov	sp, r1
20002ad0:	b589      	push	{r0, r3, r7, lr}
20002ad2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
20002ad4:	f04f 001a 	mov.w	r0, #26
20002ad8:	f7ff fde4 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
20002adc:	f04f 0090 	mov.w	r0, #144	; 0x90
20002ae0:	f7ff fdc2 	bl	20002668 <NVIC_ClearPendingIRQ>
}
20002ae4:	46bd      	mov	sp, r7
20002ae6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002aea:	4685      	mov	sp, r0
20002aec:	4770      	bx	lr
20002aee:	bf00      	nop

20002af0 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20002af0:	4668      	mov	r0, sp
20002af2:	f020 0107 	bic.w	r1, r0, #7
20002af6:	468d      	mov	sp, r1
20002af8:	b589      	push	{r0, r3, r7, lr}
20002afa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
20002afc:	f04f 001b 	mov.w	r0, #27
20002b00:	f7ff fdd0 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
20002b04:	f04f 0091 	mov.w	r0, #145	; 0x91
20002b08:	f7ff fdae 	bl	20002668 <NVIC_ClearPendingIRQ>
}
20002b0c:	46bd      	mov	sp, r7
20002b0e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b12:	4685      	mov	sp, r0
20002b14:	4770      	bx	lr
20002b16:	bf00      	nop

20002b18 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
20002b18:	4668      	mov	r0, sp
20002b1a:	f020 0107 	bic.w	r1, r0, #7
20002b1e:	468d      	mov	sp, r1
20002b20:	b589      	push	{r0, r3, r7, lr}
20002b22:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
20002b24:	f04f 001c 	mov.w	r0, #28
20002b28:	f7ff fdbc 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
20002b2c:	f04f 0092 	mov.w	r0, #146	; 0x92
20002b30:	f7ff fd9a 	bl	20002668 <NVIC_ClearPendingIRQ>
}
20002b34:	46bd      	mov	sp, r7
20002b36:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b3a:	4685      	mov	sp, r0
20002b3c:	4770      	bx	lr
20002b3e:	bf00      	nop

20002b40 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20002b40:	4668      	mov	r0, sp
20002b42:	f020 0107 	bic.w	r1, r0, #7
20002b46:	468d      	mov	sp, r1
20002b48:	b589      	push	{r0, r3, r7, lr}
20002b4a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
20002b4c:	f04f 001d 	mov.w	r0, #29
20002b50:	f7ff fda8 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
20002b54:	f04f 0093 	mov.w	r0, #147	; 0x93
20002b58:	f7ff fd86 	bl	20002668 <NVIC_ClearPendingIRQ>
}
20002b5c:	46bd      	mov	sp, r7
20002b5e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b62:	4685      	mov	sp, r0
20002b64:	4770      	bx	lr
20002b66:	bf00      	nop

20002b68 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
20002b68:	4668      	mov	r0, sp
20002b6a:	f020 0107 	bic.w	r1, r0, #7
20002b6e:	468d      	mov	sp, r1
20002b70:	b589      	push	{r0, r3, r7, lr}
20002b72:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
20002b74:	f04f 001e 	mov.w	r0, #30
20002b78:	f7ff fd94 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
20002b7c:	f04f 0094 	mov.w	r0, #148	; 0x94
20002b80:	f7ff fd72 	bl	20002668 <NVIC_ClearPendingIRQ>
}
20002b84:	46bd      	mov	sp, r7
20002b86:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b8a:	4685      	mov	sp, r0
20002b8c:	4770      	bx	lr
20002b8e:	bf00      	nop

20002b90 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
20002b90:	4668      	mov	r0, sp
20002b92:	f020 0107 	bic.w	r1, r0, #7
20002b96:	468d      	mov	sp, r1
20002b98:	b589      	push	{r0, r3, r7, lr}
20002b9a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
20002b9c:	f04f 001f 	mov.w	r0, #31
20002ba0:	f7ff fd80 	bl	200026a4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
20002ba4:	f04f 0095 	mov.w	r0, #149	; 0x95
20002ba8:	f7ff fd5e 	bl	20002668 <NVIC_ClearPendingIRQ>
}
20002bac:	46bd      	mov	sp, r7
20002bae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002bb2:	4685      	mov	sp, r0
20002bb4:	4770      	bx	lr
20002bb6:	bf00      	nop

20002bb8 <__aeabi_drsub>:
20002bb8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20002bbc:	e002      	b.n	20002bc4 <__adddf3>
20002bbe:	bf00      	nop

20002bc0 <__aeabi_dsub>:
20002bc0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20002bc4 <__adddf3>:
20002bc4:	b530      	push	{r4, r5, lr}
20002bc6:	ea4f 0441 	mov.w	r4, r1, lsl #1
20002bca:	ea4f 0543 	mov.w	r5, r3, lsl #1
20002bce:	ea94 0f05 	teq	r4, r5
20002bd2:	bf08      	it	eq
20002bd4:	ea90 0f02 	teqeq	r0, r2
20002bd8:	bf1f      	itttt	ne
20002bda:	ea54 0c00 	orrsne.w	ip, r4, r0
20002bde:	ea55 0c02 	orrsne.w	ip, r5, r2
20002be2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20002be6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20002bea:	f000 80e2 	beq.w	20002db2 <__adddf3+0x1ee>
20002bee:	ea4f 5454 	mov.w	r4, r4, lsr #21
20002bf2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20002bf6:	bfb8      	it	lt
20002bf8:	426d      	neglt	r5, r5
20002bfa:	dd0c      	ble.n	20002c16 <__adddf3+0x52>
20002bfc:	442c      	add	r4, r5
20002bfe:	ea80 0202 	eor.w	r2, r0, r2
20002c02:	ea81 0303 	eor.w	r3, r1, r3
20002c06:	ea82 0000 	eor.w	r0, r2, r0
20002c0a:	ea83 0101 	eor.w	r1, r3, r1
20002c0e:	ea80 0202 	eor.w	r2, r0, r2
20002c12:	ea81 0303 	eor.w	r3, r1, r3
20002c16:	2d36      	cmp	r5, #54	; 0x36
20002c18:	bf88      	it	hi
20002c1a:	bd30      	pophi	{r4, r5, pc}
20002c1c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20002c20:	ea4f 3101 	mov.w	r1, r1, lsl #12
20002c24:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20002c28:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20002c2c:	d002      	beq.n	20002c34 <__adddf3+0x70>
20002c2e:	4240      	negs	r0, r0
20002c30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20002c34:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20002c38:	ea4f 3303 	mov.w	r3, r3, lsl #12
20002c3c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20002c40:	d002      	beq.n	20002c48 <__adddf3+0x84>
20002c42:	4252      	negs	r2, r2
20002c44:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20002c48:	ea94 0f05 	teq	r4, r5
20002c4c:	f000 80a7 	beq.w	20002d9e <__adddf3+0x1da>
20002c50:	f1a4 0401 	sub.w	r4, r4, #1
20002c54:	f1d5 0e20 	rsbs	lr, r5, #32
20002c58:	db0d      	blt.n	20002c76 <__adddf3+0xb2>
20002c5a:	fa02 fc0e 	lsl.w	ip, r2, lr
20002c5e:	fa22 f205 	lsr.w	r2, r2, r5
20002c62:	1880      	adds	r0, r0, r2
20002c64:	f141 0100 	adc.w	r1, r1, #0
20002c68:	fa03 f20e 	lsl.w	r2, r3, lr
20002c6c:	1880      	adds	r0, r0, r2
20002c6e:	fa43 f305 	asr.w	r3, r3, r5
20002c72:	4159      	adcs	r1, r3
20002c74:	e00e      	b.n	20002c94 <__adddf3+0xd0>
20002c76:	f1a5 0520 	sub.w	r5, r5, #32
20002c7a:	f10e 0e20 	add.w	lr, lr, #32
20002c7e:	2a01      	cmp	r2, #1
20002c80:	fa03 fc0e 	lsl.w	ip, r3, lr
20002c84:	bf28      	it	cs
20002c86:	f04c 0c02 	orrcs.w	ip, ip, #2
20002c8a:	fa43 f305 	asr.w	r3, r3, r5
20002c8e:	18c0      	adds	r0, r0, r3
20002c90:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20002c94:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20002c98:	d507      	bpl.n	20002caa <__adddf3+0xe6>
20002c9a:	f04f 0e00 	mov.w	lr, #0
20002c9e:	f1dc 0c00 	rsbs	ip, ip, #0
20002ca2:	eb7e 0000 	sbcs.w	r0, lr, r0
20002ca6:	eb6e 0101 	sbc.w	r1, lr, r1
20002caa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20002cae:	d31b      	bcc.n	20002ce8 <__adddf3+0x124>
20002cb0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20002cb4:	d30c      	bcc.n	20002cd0 <__adddf3+0x10c>
20002cb6:	0849      	lsrs	r1, r1, #1
20002cb8:	ea5f 0030 	movs.w	r0, r0, rrx
20002cbc:	ea4f 0c3c 	mov.w	ip, ip, rrx
20002cc0:	f104 0401 	add.w	r4, r4, #1
20002cc4:	ea4f 5244 	mov.w	r2, r4, lsl #21
20002cc8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20002ccc:	f080 809a 	bcs.w	20002e04 <__adddf3+0x240>
20002cd0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20002cd4:	bf08      	it	eq
20002cd6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20002cda:	f150 0000 	adcs.w	r0, r0, #0
20002cde:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20002ce2:	ea41 0105 	orr.w	r1, r1, r5
20002ce6:	bd30      	pop	{r4, r5, pc}
20002ce8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20002cec:	4140      	adcs	r0, r0
20002cee:	eb41 0101 	adc.w	r1, r1, r1
20002cf2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20002cf6:	f1a4 0401 	sub.w	r4, r4, #1
20002cfa:	d1e9      	bne.n	20002cd0 <__adddf3+0x10c>
20002cfc:	f091 0f00 	teq	r1, #0
20002d00:	bf04      	itt	eq
20002d02:	4601      	moveq	r1, r0
20002d04:	2000      	moveq	r0, #0
20002d06:	fab1 f381 	clz	r3, r1
20002d0a:	bf08      	it	eq
20002d0c:	3320      	addeq	r3, #32
20002d0e:	f1a3 030b 	sub.w	r3, r3, #11
20002d12:	f1b3 0220 	subs.w	r2, r3, #32
20002d16:	da0c      	bge.n	20002d32 <__adddf3+0x16e>
20002d18:	320c      	adds	r2, #12
20002d1a:	dd08      	ble.n	20002d2e <__adddf3+0x16a>
20002d1c:	f102 0c14 	add.w	ip, r2, #20
20002d20:	f1c2 020c 	rsb	r2, r2, #12
20002d24:	fa01 f00c 	lsl.w	r0, r1, ip
20002d28:	fa21 f102 	lsr.w	r1, r1, r2
20002d2c:	e00c      	b.n	20002d48 <__adddf3+0x184>
20002d2e:	f102 0214 	add.w	r2, r2, #20
20002d32:	bfd8      	it	le
20002d34:	f1c2 0c20 	rsble	ip, r2, #32
20002d38:	fa01 f102 	lsl.w	r1, r1, r2
20002d3c:	fa20 fc0c 	lsr.w	ip, r0, ip
20002d40:	bfdc      	itt	le
20002d42:	ea41 010c 	orrle.w	r1, r1, ip
20002d46:	4090      	lslle	r0, r2
20002d48:	1ae4      	subs	r4, r4, r3
20002d4a:	bfa2      	ittt	ge
20002d4c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20002d50:	4329      	orrge	r1, r5
20002d52:	bd30      	popge	{r4, r5, pc}
20002d54:	ea6f 0404 	mvn.w	r4, r4
20002d58:	3c1f      	subs	r4, #31
20002d5a:	da1c      	bge.n	20002d96 <__adddf3+0x1d2>
20002d5c:	340c      	adds	r4, #12
20002d5e:	dc0e      	bgt.n	20002d7e <__adddf3+0x1ba>
20002d60:	f104 0414 	add.w	r4, r4, #20
20002d64:	f1c4 0220 	rsb	r2, r4, #32
20002d68:	fa20 f004 	lsr.w	r0, r0, r4
20002d6c:	fa01 f302 	lsl.w	r3, r1, r2
20002d70:	ea40 0003 	orr.w	r0, r0, r3
20002d74:	fa21 f304 	lsr.w	r3, r1, r4
20002d78:	ea45 0103 	orr.w	r1, r5, r3
20002d7c:	bd30      	pop	{r4, r5, pc}
20002d7e:	f1c4 040c 	rsb	r4, r4, #12
20002d82:	f1c4 0220 	rsb	r2, r4, #32
20002d86:	fa20 f002 	lsr.w	r0, r0, r2
20002d8a:	fa01 f304 	lsl.w	r3, r1, r4
20002d8e:	ea40 0003 	orr.w	r0, r0, r3
20002d92:	4629      	mov	r1, r5
20002d94:	bd30      	pop	{r4, r5, pc}
20002d96:	fa21 f004 	lsr.w	r0, r1, r4
20002d9a:	4629      	mov	r1, r5
20002d9c:	bd30      	pop	{r4, r5, pc}
20002d9e:	f094 0f00 	teq	r4, #0
20002da2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
20002da6:	bf06      	itte	eq
20002da8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20002dac:	3401      	addeq	r4, #1
20002dae:	3d01      	subne	r5, #1
20002db0:	e74e      	b.n	20002c50 <__adddf3+0x8c>
20002db2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20002db6:	bf18      	it	ne
20002db8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20002dbc:	d029      	beq.n	20002e12 <__adddf3+0x24e>
20002dbe:	ea94 0f05 	teq	r4, r5
20002dc2:	bf08      	it	eq
20002dc4:	ea90 0f02 	teqeq	r0, r2
20002dc8:	d005      	beq.n	20002dd6 <__adddf3+0x212>
20002dca:	ea54 0c00 	orrs.w	ip, r4, r0
20002dce:	bf04      	itt	eq
20002dd0:	4619      	moveq	r1, r3
20002dd2:	4610      	moveq	r0, r2
20002dd4:	bd30      	pop	{r4, r5, pc}
20002dd6:	ea91 0f03 	teq	r1, r3
20002dda:	bf1e      	ittt	ne
20002ddc:	2100      	movne	r1, #0
20002dde:	2000      	movne	r0, #0
20002de0:	bd30      	popne	{r4, r5, pc}
20002de2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20002de6:	d105      	bne.n	20002df4 <__adddf3+0x230>
20002de8:	0040      	lsls	r0, r0, #1
20002dea:	4149      	adcs	r1, r1
20002dec:	bf28      	it	cs
20002dee:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20002df2:	bd30      	pop	{r4, r5, pc}
20002df4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20002df8:	bf3c      	itt	cc
20002dfa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20002dfe:	bd30      	popcc	{r4, r5, pc}
20002e00:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20002e04:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20002e08:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20002e0c:	f04f 0000 	mov.w	r0, #0
20002e10:	bd30      	pop	{r4, r5, pc}
20002e12:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20002e16:	bf1a      	itte	ne
20002e18:	4619      	movne	r1, r3
20002e1a:	4610      	movne	r0, r2
20002e1c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20002e20:	bf1c      	itt	ne
20002e22:	460b      	movne	r3, r1
20002e24:	4602      	movne	r2, r0
20002e26:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20002e2a:	bf06      	itte	eq
20002e2c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20002e30:	ea91 0f03 	teqeq	r1, r3
20002e34:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20002e38:	bd30      	pop	{r4, r5, pc}
20002e3a:	bf00      	nop

20002e3c <__aeabi_ui2d>:
20002e3c:	f090 0f00 	teq	r0, #0
20002e40:	bf04      	itt	eq
20002e42:	2100      	moveq	r1, #0
20002e44:	4770      	bxeq	lr
20002e46:	b530      	push	{r4, r5, lr}
20002e48:	f44f 6480 	mov.w	r4, #1024	; 0x400
20002e4c:	f104 0432 	add.w	r4, r4, #50	; 0x32
20002e50:	f04f 0500 	mov.w	r5, #0
20002e54:	f04f 0100 	mov.w	r1, #0
20002e58:	e750      	b.n	20002cfc <__adddf3+0x138>
20002e5a:	bf00      	nop

20002e5c <__aeabi_i2d>:
20002e5c:	f090 0f00 	teq	r0, #0
20002e60:	bf04      	itt	eq
20002e62:	2100      	moveq	r1, #0
20002e64:	4770      	bxeq	lr
20002e66:	b530      	push	{r4, r5, lr}
20002e68:	f44f 6480 	mov.w	r4, #1024	; 0x400
20002e6c:	f104 0432 	add.w	r4, r4, #50	; 0x32
20002e70:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20002e74:	bf48      	it	mi
20002e76:	4240      	negmi	r0, r0
20002e78:	f04f 0100 	mov.w	r1, #0
20002e7c:	e73e      	b.n	20002cfc <__adddf3+0x138>
20002e7e:	bf00      	nop

20002e80 <__aeabi_f2d>:
20002e80:	0042      	lsls	r2, r0, #1
20002e82:	ea4f 01e2 	mov.w	r1, r2, asr #3
20002e86:	ea4f 0131 	mov.w	r1, r1, rrx
20002e8a:	ea4f 7002 	mov.w	r0, r2, lsl #28
20002e8e:	bf1f      	itttt	ne
20002e90:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20002e94:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20002e98:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20002e9c:	4770      	bxne	lr
20002e9e:	f092 0f00 	teq	r2, #0
20002ea2:	bf14      	ite	ne
20002ea4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20002ea8:	4770      	bxeq	lr
20002eaa:	b530      	push	{r4, r5, lr}
20002eac:	f44f 7460 	mov.w	r4, #896	; 0x380
20002eb0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20002eb4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20002eb8:	e720      	b.n	20002cfc <__adddf3+0x138>
20002eba:	bf00      	nop

20002ebc <__aeabi_ul2d>:
20002ebc:	ea50 0201 	orrs.w	r2, r0, r1
20002ec0:	bf08      	it	eq
20002ec2:	4770      	bxeq	lr
20002ec4:	b530      	push	{r4, r5, lr}
20002ec6:	f04f 0500 	mov.w	r5, #0
20002eca:	e00a      	b.n	20002ee2 <__aeabi_l2d+0x16>

20002ecc <__aeabi_l2d>:
20002ecc:	ea50 0201 	orrs.w	r2, r0, r1
20002ed0:	bf08      	it	eq
20002ed2:	4770      	bxeq	lr
20002ed4:	b530      	push	{r4, r5, lr}
20002ed6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20002eda:	d502      	bpl.n	20002ee2 <__aeabi_l2d+0x16>
20002edc:	4240      	negs	r0, r0
20002ede:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20002ee2:	f44f 6480 	mov.w	r4, #1024	; 0x400
20002ee6:	f104 0432 	add.w	r4, r4, #50	; 0x32
20002eea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20002eee:	f43f aedc 	beq.w	20002caa <__adddf3+0xe6>
20002ef2:	f04f 0203 	mov.w	r2, #3
20002ef6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20002efa:	bf18      	it	ne
20002efc:	3203      	addne	r2, #3
20002efe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20002f02:	bf18      	it	ne
20002f04:	3203      	addne	r2, #3
20002f06:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20002f0a:	f1c2 0320 	rsb	r3, r2, #32
20002f0e:	fa00 fc03 	lsl.w	ip, r0, r3
20002f12:	fa20 f002 	lsr.w	r0, r0, r2
20002f16:	fa01 fe03 	lsl.w	lr, r1, r3
20002f1a:	ea40 000e 	orr.w	r0, r0, lr
20002f1e:	fa21 f102 	lsr.w	r1, r1, r2
20002f22:	4414      	add	r4, r2
20002f24:	e6c1      	b.n	20002caa <__adddf3+0xe6>
20002f26:	bf00      	nop

20002f28 <__aeabi_dmul>:
20002f28:	b570      	push	{r4, r5, r6, lr}
20002f2a:	f04f 0cff 	mov.w	ip, #255	; 0xff
20002f2e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20002f32:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20002f36:	bf1d      	ittte	ne
20002f38:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20002f3c:	ea94 0f0c 	teqne	r4, ip
20002f40:	ea95 0f0c 	teqne	r5, ip
20002f44:	f000 f8de 	bleq	20003104 <__aeabi_dmul+0x1dc>
20002f48:	442c      	add	r4, r5
20002f4a:	ea81 0603 	eor.w	r6, r1, r3
20002f4e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20002f52:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20002f56:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20002f5a:	bf18      	it	ne
20002f5c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20002f60:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20002f64:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20002f68:	d038      	beq.n	20002fdc <__aeabi_dmul+0xb4>
20002f6a:	fba0 ce02 	umull	ip, lr, r0, r2
20002f6e:	f04f 0500 	mov.w	r5, #0
20002f72:	fbe1 e502 	umlal	lr, r5, r1, r2
20002f76:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20002f7a:	fbe0 e503 	umlal	lr, r5, r0, r3
20002f7e:	f04f 0600 	mov.w	r6, #0
20002f82:	fbe1 5603 	umlal	r5, r6, r1, r3
20002f86:	f09c 0f00 	teq	ip, #0
20002f8a:	bf18      	it	ne
20002f8c:	f04e 0e01 	orrne.w	lr, lr, #1
20002f90:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20002f94:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20002f98:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20002f9c:	d204      	bcs.n	20002fa8 <__aeabi_dmul+0x80>
20002f9e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20002fa2:	416d      	adcs	r5, r5
20002fa4:	eb46 0606 	adc.w	r6, r6, r6
20002fa8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20002fac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20002fb0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20002fb4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20002fb8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20002fbc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20002fc0:	bf88      	it	hi
20002fc2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20002fc6:	d81e      	bhi.n	20003006 <__aeabi_dmul+0xde>
20002fc8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20002fcc:	bf08      	it	eq
20002fce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20002fd2:	f150 0000 	adcs.w	r0, r0, #0
20002fd6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20002fda:	bd70      	pop	{r4, r5, r6, pc}
20002fdc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20002fe0:	ea46 0101 	orr.w	r1, r6, r1
20002fe4:	ea40 0002 	orr.w	r0, r0, r2
20002fe8:	ea81 0103 	eor.w	r1, r1, r3
20002fec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20002ff0:	bfc2      	ittt	gt
20002ff2:	ebd4 050c 	rsbsgt	r5, r4, ip
20002ff6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20002ffa:	bd70      	popgt	{r4, r5, r6, pc}
20002ffc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003000:	f04f 0e00 	mov.w	lr, #0
20003004:	3c01      	subs	r4, #1
20003006:	f300 80ab 	bgt.w	20003160 <__aeabi_dmul+0x238>
2000300a:	f114 0f36 	cmn.w	r4, #54	; 0x36
2000300e:	bfde      	ittt	le
20003010:	2000      	movle	r0, #0
20003012:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20003016:	bd70      	pople	{r4, r5, r6, pc}
20003018:	f1c4 0400 	rsb	r4, r4, #0
2000301c:	3c20      	subs	r4, #32
2000301e:	da35      	bge.n	2000308c <__aeabi_dmul+0x164>
20003020:	340c      	adds	r4, #12
20003022:	dc1b      	bgt.n	2000305c <__aeabi_dmul+0x134>
20003024:	f104 0414 	add.w	r4, r4, #20
20003028:	f1c4 0520 	rsb	r5, r4, #32
2000302c:	fa00 f305 	lsl.w	r3, r0, r5
20003030:	fa20 f004 	lsr.w	r0, r0, r4
20003034:	fa01 f205 	lsl.w	r2, r1, r5
20003038:	ea40 0002 	orr.w	r0, r0, r2
2000303c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20003040:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20003044:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20003048:	fa21 f604 	lsr.w	r6, r1, r4
2000304c:	eb42 0106 	adc.w	r1, r2, r6
20003050:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003054:	bf08      	it	eq
20003056:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000305a:	bd70      	pop	{r4, r5, r6, pc}
2000305c:	f1c4 040c 	rsb	r4, r4, #12
20003060:	f1c4 0520 	rsb	r5, r4, #32
20003064:	fa00 f304 	lsl.w	r3, r0, r4
20003068:	fa20 f005 	lsr.w	r0, r0, r5
2000306c:	fa01 f204 	lsl.w	r2, r1, r4
20003070:	ea40 0002 	orr.w	r0, r0, r2
20003074:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003078:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
2000307c:	f141 0100 	adc.w	r1, r1, #0
20003080:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003084:	bf08      	it	eq
20003086:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000308a:	bd70      	pop	{r4, r5, r6, pc}
2000308c:	f1c4 0520 	rsb	r5, r4, #32
20003090:	fa00 f205 	lsl.w	r2, r0, r5
20003094:	ea4e 0e02 	orr.w	lr, lr, r2
20003098:	fa20 f304 	lsr.w	r3, r0, r4
2000309c:	fa01 f205 	lsl.w	r2, r1, r5
200030a0:	ea43 0302 	orr.w	r3, r3, r2
200030a4:	fa21 f004 	lsr.w	r0, r1, r4
200030a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200030ac:	fa21 f204 	lsr.w	r2, r1, r4
200030b0:	ea20 0002 	bic.w	r0, r0, r2
200030b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
200030b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200030bc:	bf08      	it	eq
200030be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200030c2:	bd70      	pop	{r4, r5, r6, pc}
200030c4:	f094 0f00 	teq	r4, #0
200030c8:	d10f      	bne.n	200030ea <__aeabi_dmul+0x1c2>
200030ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
200030ce:	0040      	lsls	r0, r0, #1
200030d0:	eb41 0101 	adc.w	r1, r1, r1
200030d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200030d8:	bf08      	it	eq
200030da:	3c01      	subeq	r4, #1
200030dc:	d0f7      	beq.n	200030ce <__aeabi_dmul+0x1a6>
200030de:	ea41 0106 	orr.w	r1, r1, r6
200030e2:	f095 0f00 	teq	r5, #0
200030e6:	bf18      	it	ne
200030e8:	4770      	bxne	lr
200030ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
200030ee:	0052      	lsls	r2, r2, #1
200030f0:	eb43 0303 	adc.w	r3, r3, r3
200030f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
200030f8:	bf08      	it	eq
200030fa:	3d01      	subeq	r5, #1
200030fc:	d0f7      	beq.n	200030ee <__aeabi_dmul+0x1c6>
200030fe:	ea43 0306 	orr.w	r3, r3, r6
20003102:	4770      	bx	lr
20003104:	ea94 0f0c 	teq	r4, ip
20003108:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
2000310c:	bf18      	it	ne
2000310e:	ea95 0f0c 	teqne	r5, ip
20003112:	d00c      	beq.n	2000312e <__aeabi_dmul+0x206>
20003114:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20003118:	bf18      	it	ne
2000311a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000311e:	d1d1      	bne.n	200030c4 <__aeabi_dmul+0x19c>
20003120:	ea81 0103 	eor.w	r1, r1, r3
20003124:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003128:	f04f 0000 	mov.w	r0, #0
2000312c:	bd70      	pop	{r4, r5, r6, pc}
2000312e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20003132:	bf06      	itte	eq
20003134:	4610      	moveq	r0, r2
20003136:	4619      	moveq	r1, r3
20003138:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000313c:	d019      	beq.n	20003172 <__aeabi_dmul+0x24a>
2000313e:	ea94 0f0c 	teq	r4, ip
20003142:	d102      	bne.n	2000314a <__aeabi_dmul+0x222>
20003144:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20003148:	d113      	bne.n	20003172 <__aeabi_dmul+0x24a>
2000314a:	ea95 0f0c 	teq	r5, ip
2000314e:	d105      	bne.n	2000315c <__aeabi_dmul+0x234>
20003150:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20003154:	bf1c      	itt	ne
20003156:	4610      	movne	r0, r2
20003158:	4619      	movne	r1, r3
2000315a:	d10a      	bne.n	20003172 <__aeabi_dmul+0x24a>
2000315c:	ea81 0103 	eor.w	r1, r1, r3
20003160:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003164:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20003168:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
2000316c:	f04f 0000 	mov.w	r0, #0
20003170:	bd70      	pop	{r4, r5, r6, pc}
20003172:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20003176:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
2000317a:	bd70      	pop	{r4, r5, r6, pc}

2000317c <__aeabi_ddiv>:
2000317c:	b570      	push	{r4, r5, r6, lr}
2000317e:	f04f 0cff 	mov.w	ip, #255	; 0xff
20003182:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20003186:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
2000318a:	bf1d      	ittte	ne
2000318c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20003190:	ea94 0f0c 	teqne	r4, ip
20003194:	ea95 0f0c 	teqne	r5, ip
20003198:	f000 f8a7 	bleq	200032ea <__aeabi_ddiv+0x16e>
2000319c:	eba4 0405 	sub.w	r4, r4, r5
200031a0:	ea81 0e03 	eor.w	lr, r1, r3
200031a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200031a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
200031ac:	f000 8088 	beq.w	200032c0 <__aeabi_ddiv+0x144>
200031b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
200031b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
200031b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
200031bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
200031c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
200031c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
200031c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
200031cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
200031d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
200031d4:	429d      	cmp	r5, r3
200031d6:	bf08      	it	eq
200031d8:	4296      	cmpeq	r6, r2
200031da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
200031de:	f504 7440 	add.w	r4, r4, #768	; 0x300
200031e2:	d202      	bcs.n	200031ea <__aeabi_ddiv+0x6e>
200031e4:	085b      	lsrs	r3, r3, #1
200031e6:	ea4f 0232 	mov.w	r2, r2, rrx
200031ea:	1ab6      	subs	r6, r6, r2
200031ec:	eb65 0503 	sbc.w	r5, r5, r3
200031f0:	085b      	lsrs	r3, r3, #1
200031f2:	ea4f 0232 	mov.w	r2, r2, rrx
200031f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
200031fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
200031fe:	ebb6 0e02 	subs.w	lr, r6, r2
20003202:	eb75 0e03 	sbcs.w	lr, r5, r3
20003206:	bf22      	ittt	cs
20003208:	1ab6      	subcs	r6, r6, r2
2000320a:	4675      	movcs	r5, lr
2000320c:	ea40 000c 	orrcs.w	r0, r0, ip
20003210:	085b      	lsrs	r3, r3, #1
20003212:	ea4f 0232 	mov.w	r2, r2, rrx
20003216:	ebb6 0e02 	subs.w	lr, r6, r2
2000321a:	eb75 0e03 	sbcs.w	lr, r5, r3
2000321e:	bf22      	ittt	cs
20003220:	1ab6      	subcs	r6, r6, r2
20003222:	4675      	movcs	r5, lr
20003224:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20003228:	085b      	lsrs	r3, r3, #1
2000322a:	ea4f 0232 	mov.w	r2, r2, rrx
2000322e:	ebb6 0e02 	subs.w	lr, r6, r2
20003232:	eb75 0e03 	sbcs.w	lr, r5, r3
20003236:	bf22      	ittt	cs
20003238:	1ab6      	subcs	r6, r6, r2
2000323a:	4675      	movcs	r5, lr
2000323c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20003240:	085b      	lsrs	r3, r3, #1
20003242:	ea4f 0232 	mov.w	r2, r2, rrx
20003246:	ebb6 0e02 	subs.w	lr, r6, r2
2000324a:	eb75 0e03 	sbcs.w	lr, r5, r3
2000324e:	bf22      	ittt	cs
20003250:	1ab6      	subcs	r6, r6, r2
20003252:	4675      	movcs	r5, lr
20003254:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20003258:	ea55 0e06 	orrs.w	lr, r5, r6
2000325c:	d018      	beq.n	20003290 <__aeabi_ddiv+0x114>
2000325e:	ea4f 1505 	mov.w	r5, r5, lsl #4
20003262:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20003266:	ea4f 1606 	mov.w	r6, r6, lsl #4
2000326a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000326e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20003272:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20003276:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
2000327a:	d1c0      	bne.n	200031fe <__aeabi_ddiv+0x82>
2000327c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003280:	d10b      	bne.n	2000329a <__aeabi_ddiv+0x11e>
20003282:	ea41 0100 	orr.w	r1, r1, r0
20003286:	f04f 0000 	mov.w	r0, #0
2000328a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
2000328e:	e7b6      	b.n	200031fe <__aeabi_ddiv+0x82>
20003290:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003294:	bf04      	itt	eq
20003296:	4301      	orreq	r1, r0
20003298:	2000      	moveq	r0, #0
2000329a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
2000329e:	bf88      	it	hi
200032a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
200032a4:	f63f aeaf 	bhi.w	20003006 <__aeabi_dmul+0xde>
200032a8:	ebb5 0c03 	subs.w	ip, r5, r3
200032ac:	bf04      	itt	eq
200032ae:	ebb6 0c02 	subseq.w	ip, r6, r2
200032b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
200032b6:	f150 0000 	adcs.w	r0, r0, #0
200032ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200032be:	bd70      	pop	{r4, r5, r6, pc}
200032c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
200032c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
200032c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
200032cc:	bfc2      	ittt	gt
200032ce:	ebd4 050c 	rsbsgt	r5, r4, ip
200032d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
200032d6:	bd70      	popgt	{r4, r5, r6, pc}
200032d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200032dc:	f04f 0e00 	mov.w	lr, #0
200032e0:	3c01      	subs	r4, #1
200032e2:	e690      	b.n	20003006 <__aeabi_dmul+0xde>
200032e4:	ea45 0e06 	orr.w	lr, r5, r6
200032e8:	e68d      	b.n	20003006 <__aeabi_dmul+0xde>
200032ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
200032ee:	ea94 0f0c 	teq	r4, ip
200032f2:	bf08      	it	eq
200032f4:	ea95 0f0c 	teqeq	r5, ip
200032f8:	f43f af3b 	beq.w	20003172 <__aeabi_dmul+0x24a>
200032fc:	ea94 0f0c 	teq	r4, ip
20003300:	d10a      	bne.n	20003318 <__aeabi_ddiv+0x19c>
20003302:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20003306:	f47f af34 	bne.w	20003172 <__aeabi_dmul+0x24a>
2000330a:	ea95 0f0c 	teq	r5, ip
2000330e:	f47f af25 	bne.w	2000315c <__aeabi_dmul+0x234>
20003312:	4610      	mov	r0, r2
20003314:	4619      	mov	r1, r3
20003316:	e72c      	b.n	20003172 <__aeabi_dmul+0x24a>
20003318:	ea95 0f0c 	teq	r5, ip
2000331c:	d106      	bne.n	2000332c <__aeabi_ddiv+0x1b0>
2000331e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20003322:	f43f aefd 	beq.w	20003120 <__aeabi_dmul+0x1f8>
20003326:	4610      	mov	r0, r2
20003328:	4619      	mov	r1, r3
2000332a:	e722      	b.n	20003172 <__aeabi_dmul+0x24a>
2000332c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20003330:	bf18      	it	ne
20003332:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20003336:	f47f aec5 	bne.w	200030c4 <__aeabi_dmul+0x19c>
2000333a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
2000333e:	f47f af0d 	bne.w	2000315c <__aeabi_dmul+0x234>
20003342:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20003346:	f47f aeeb 	bne.w	20003120 <__aeabi_dmul+0x1f8>
2000334a:	e712      	b.n	20003172 <__aeabi_dmul+0x24a>

2000334c <__libc_init_array>:
2000334c:	b570      	push	{r4, r5, r6, lr}
2000334e:	f249 5658 	movw	r6, #38232	; 0x9558
20003352:	f249 5558 	movw	r5, #38232	; 0x9558
20003356:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000335a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000335e:	1b76      	subs	r6, r6, r5
20003360:	10b6      	asrs	r6, r6, #2
20003362:	d006      	beq.n	20003372 <__libc_init_array+0x26>
20003364:	2400      	movs	r4, #0
20003366:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000336a:	3401      	adds	r4, #1
2000336c:	4798      	blx	r3
2000336e:	42a6      	cmp	r6, r4
20003370:	d8f9      	bhi.n	20003366 <__libc_init_array+0x1a>
20003372:	f249 5558 	movw	r5, #38232	; 0x9558
20003376:	f249 565c 	movw	r6, #38236	; 0x955c
2000337a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000337e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003382:	1b76      	subs	r6, r6, r5
20003384:	f006 f8dc 	bl	20009540 <_init>
20003388:	10b6      	asrs	r6, r6, #2
2000338a:	d006      	beq.n	2000339a <__libc_init_array+0x4e>
2000338c:	2400      	movs	r4, #0
2000338e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003392:	3401      	adds	r4, #1
20003394:	4798      	blx	r3
20003396:	42a6      	cmp	r6, r4
20003398:	d8f9      	bhi.n	2000338e <__libc_init_array+0x42>
2000339a:	bd70      	pop	{r4, r5, r6, pc}

2000339c <free>:
2000339c:	f249 5394 	movw	r3, #38292	; 0x9594
200033a0:	4601      	mov	r1, r0
200033a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033a6:	6818      	ldr	r0, [r3, #0]
200033a8:	f003 bbbe 	b.w	20006b28 <_free_r>

200033ac <malloc>:
200033ac:	f249 5394 	movw	r3, #38292	; 0x9594
200033b0:	4601      	mov	r1, r0
200033b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033b6:	6818      	ldr	r0, [r3, #0]
200033b8:	f000 b800 	b.w	200033bc <_malloc_r>

200033bc <_malloc_r>:
200033bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200033c0:	f101 040b 	add.w	r4, r1, #11
200033c4:	2c16      	cmp	r4, #22
200033c6:	b083      	sub	sp, #12
200033c8:	4606      	mov	r6, r0
200033ca:	d82f      	bhi.n	2000342c <_malloc_r+0x70>
200033cc:	2300      	movs	r3, #0
200033ce:	2410      	movs	r4, #16
200033d0:	428c      	cmp	r4, r1
200033d2:	bf2c      	ite	cs
200033d4:	4619      	movcs	r1, r3
200033d6:	f043 0101 	orrcc.w	r1, r3, #1
200033da:	2900      	cmp	r1, #0
200033dc:	d130      	bne.n	20003440 <_malloc_r+0x84>
200033de:	4630      	mov	r0, r6
200033e0:	f000 fbf0 	bl	20003bc4 <__malloc_lock>
200033e4:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
200033e8:	d22e      	bcs.n	20003448 <_malloc_r+0x8c>
200033ea:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
200033ee:	f249 6588 	movw	r5, #38536	; 0x9688
200033f2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200033f6:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
200033fa:	68d3      	ldr	r3, [r2, #12]
200033fc:	4293      	cmp	r3, r2
200033fe:	f000 8206 	beq.w	2000380e <_malloc_r+0x452>
20003402:	685a      	ldr	r2, [r3, #4]
20003404:	f103 0508 	add.w	r5, r3, #8
20003408:	68d9      	ldr	r1, [r3, #12]
2000340a:	4630      	mov	r0, r6
2000340c:	f022 0c03 	bic.w	ip, r2, #3
20003410:	689a      	ldr	r2, [r3, #8]
20003412:	4463      	add	r3, ip
20003414:	685c      	ldr	r4, [r3, #4]
20003416:	608a      	str	r2, [r1, #8]
20003418:	f044 0401 	orr.w	r4, r4, #1
2000341c:	60d1      	str	r1, [r2, #12]
2000341e:	605c      	str	r4, [r3, #4]
20003420:	f000 fbd2 	bl	20003bc8 <__malloc_unlock>
20003424:	4628      	mov	r0, r5
20003426:	b003      	add	sp, #12
20003428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000342c:	f024 0407 	bic.w	r4, r4, #7
20003430:	0fe3      	lsrs	r3, r4, #31
20003432:	428c      	cmp	r4, r1
20003434:	bf2c      	ite	cs
20003436:	4619      	movcs	r1, r3
20003438:	f043 0101 	orrcc.w	r1, r3, #1
2000343c:	2900      	cmp	r1, #0
2000343e:	d0ce      	beq.n	200033de <_malloc_r+0x22>
20003440:	230c      	movs	r3, #12
20003442:	2500      	movs	r5, #0
20003444:	6033      	str	r3, [r6, #0]
20003446:	e7ed      	b.n	20003424 <_malloc_r+0x68>
20003448:	ea5f 2e54 	movs.w	lr, r4, lsr #9
2000344c:	bf04      	itt	eq
2000344e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20003452:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20003456:	f040 8090 	bne.w	2000357a <_malloc_r+0x1be>
2000345a:	f249 6588 	movw	r5, #38536	; 0x9688
2000345e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003462:	1828      	adds	r0, r5, r0
20003464:	68c3      	ldr	r3, [r0, #12]
20003466:	4298      	cmp	r0, r3
20003468:	d106      	bne.n	20003478 <_malloc_r+0xbc>
2000346a:	e00d      	b.n	20003488 <_malloc_r+0xcc>
2000346c:	2a00      	cmp	r2, #0
2000346e:	f280 816f 	bge.w	20003750 <_malloc_r+0x394>
20003472:	68db      	ldr	r3, [r3, #12]
20003474:	4298      	cmp	r0, r3
20003476:	d007      	beq.n	20003488 <_malloc_r+0xcc>
20003478:	6859      	ldr	r1, [r3, #4]
2000347a:	f021 0103 	bic.w	r1, r1, #3
2000347e:	1b0a      	subs	r2, r1, r4
20003480:	2a0f      	cmp	r2, #15
20003482:	ddf3      	ble.n	2000346c <_malloc_r+0xb0>
20003484:	f10e 3eff 	add.w	lr, lr, #4294967295
20003488:	f10e 0e01 	add.w	lr, lr, #1
2000348c:	f249 6788 	movw	r7, #38536	; 0x9688
20003490:	f2c2 0700 	movt	r7, #8192	; 0x2000
20003494:	f107 0108 	add.w	r1, r7, #8
20003498:	688b      	ldr	r3, [r1, #8]
2000349a:	4299      	cmp	r1, r3
2000349c:	bf08      	it	eq
2000349e:	687a      	ldreq	r2, [r7, #4]
200034a0:	d026      	beq.n	200034f0 <_malloc_r+0x134>
200034a2:	685a      	ldr	r2, [r3, #4]
200034a4:	f022 0c03 	bic.w	ip, r2, #3
200034a8:	ebc4 020c 	rsb	r2, r4, ip
200034ac:	2a0f      	cmp	r2, #15
200034ae:	f300 8194 	bgt.w	200037da <_malloc_r+0x41e>
200034b2:	2a00      	cmp	r2, #0
200034b4:	60c9      	str	r1, [r1, #12]
200034b6:	6089      	str	r1, [r1, #8]
200034b8:	f280 8099 	bge.w	200035ee <_malloc_r+0x232>
200034bc:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
200034c0:	f080 8165 	bcs.w	2000378e <_malloc_r+0x3d2>
200034c4:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
200034c8:	f04f 0a01 	mov.w	sl, #1
200034cc:	687a      	ldr	r2, [r7, #4]
200034ce:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
200034d2:	ea4f 0cac 	mov.w	ip, ip, asr #2
200034d6:	fa0a fc0c 	lsl.w	ip, sl, ip
200034da:	60d8      	str	r0, [r3, #12]
200034dc:	f8d0 8008 	ldr.w	r8, [r0, #8]
200034e0:	ea4c 0202 	orr.w	r2, ip, r2
200034e4:	607a      	str	r2, [r7, #4]
200034e6:	f8c3 8008 	str.w	r8, [r3, #8]
200034ea:	f8c8 300c 	str.w	r3, [r8, #12]
200034ee:	6083      	str	r3, [r0, #8]
200034f0:	f04f 0c01 	mov.w	ip, #1
200034f4:	ea4f 03ae 	mov.w	r3, lr, asr #2
200034f8:	fa0c fc03 	lsl.w	ip, ip, r3
200034fc:	4594      	cmp	ip, r2
200034fe:	f200 8082 	bhi.w	20003606 <_malloc_r+0x24a>
20003502:	ea12 0f0c 	tst.w	r2, ip
20003506:	d108      	bne.n	2000351a <_malloc_r+0x15e>
20003508:	f02e 0e03 	bic.w	lr, lr, #3
2000350c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20003510:	f10e 0e04 	add.w	lr, lr, #4
20003514:	ea12 0f0c 	tst.w	r2, ip
20003518:	d0f8      	beq.n	2000350c <_malloc_r+0x150>
2000351a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
2000351e:	46f2      	mov	sl, lr
20003520:	46c8      	mov	r8, r9
20003522:	f8d8 300c 	ldr.w	r3, [r8, #12]
20003526:	4598      	cmp	r8, r3
20003528:	d107      	bne.n	2000353a <_malloc_r+0x17e>
2000352a:	e168      	b.n	200037fe <_malloc_r+0x442>
2000352c:	2a00      	cmp	r2, #0
2000352e:	f280 8178 	bge.w	20003822 <_malloc_r+0x466>
20003532:	68db      	ldr	r3, [r3, #12]
20003534:	4598      	cmp	r8, r3
20003536:	f000 8162 	beq.w	200037fe <_malloc_r+0x442>
2000353a:	6858      	ldr	r0, [r3, #4]
2000353c:	f020 0003 	bic.w	r0, r0, #3
20003540:	1b02      	subs	r2, r0, r4
20003542:	2a0f      	cmp	r2, #15
20003544:	ddf2      	ble.n	2000352c <_malloc_r+0x170>
20003546:	461d      	mov	r5, r3
20003548:	191f      	adds	r7, r3, r4
2000354a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
2000354e:	f044 0e01 	orr.w	lr, r4, #1
20003552:	f855 4f08 	ldr.w	r4, [r5, #8]!
20003556:	4630      	mov	r0, r6
20003558:	50ba      	str	r2, [r7, r2]
2000355a:	f042 0201 	orr.w	r2, r2, #1
2000355e:	f8c3 e004 	str.w	lr, [r3, #4]
20003562:	f8cc 4008 	str.w	r4, [ip, #8]
20003566:	f8c4 c00c 	str.w	ip, [r4, #12]
2000356a:	608f      	str	r7, [r1, #8]
2000356c:	60cf      	str	r7, [r1, #12]
2000356e:	607a      	str	r2, [r7, #4]
20003570:	60b9      	str	r1, [r7, #8]
20003572:	60f9      	str	r1, [r7, #12]
20003574:	f000 fb28 	bl	20003bc8 <__malloc_unlock>
20003578:	e754      	b.n	20003424 <_malloc_r+0x68>
2000357a:	f1be 0f04 	cmp.w	lr, #4
2000357e:	bf9e      	ittt	ls
20003580:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20003584:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20003588:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000358c:	f67f af65 	bls.w	2000345a <_malloc_r+0x9e>
20003590:	f1be 0f14 	cmp.w	lr, #20
20003594:	bf9c      	itt	ls
20003596:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
2000359a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000359e:	f67f af5c 	bls.w	2000345a <_malloc_r+0x9e>
200035a2:	f1be 0f54 	cmp.w	lr, #84	; 0x54
200035a6:	bf9e      	ittt	ls
200035a8:	ea4f 3e14 	movls.w	lr, r4, lsr #12
200035ac:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
200035b0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200035b4:	f67f af51 	bls.w	2000345a <_malloc_r+0x9e>
200035b8:	f5be 7faa 	cmp.w	lr, #340	; 0x154
200035bc:	bf9e      	ittt	ls
200035be:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
200035c2:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
200035c6:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200035ca:	f67f af46 	bls.w	2000345a <_malloc_r+0x9e>
200035ce:	f240 5354 	movw	r3, #1364	; 0x554
200035d2:	459e      	cmp	lr, r3
200035d4:	bf95      	itete	ls
200035d6:	ea4f 4e94 	movls.w	lr, r4, lsr #18
200035da:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
200035de:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
200035e2:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
200035e6:	bf98      	it	ls
200035e8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200035ec:	e735      	b.n	2000345a <_malloc_r+0x9e>
200035ee:	eb03 020c 	add.w	r2, r3, ip
200035f2:	f103 0508 	add.w	r5, r3, #8
200035f6:	4630      	mov	r0, r6
200035f8:	6853      	ldr	r3, [r2, #4]
200035fa:	f043 0301 	orr.w	r3, r3, #1
200035fe:	6053      	str	r3, [r2, #4]
20003600:	f000 fae2 	bl	20003bc8 <__malloc_unlock>
20003604:	e70e      	b.n	20003424 <_malloc_r+0x68>
20003606:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000360a:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000360e:	f023 0903 	bic.w	r9, r3, #3
20003612:	ebc4 0209 	rsb	r2, r4, r9
20003616:	454c      	cmp	r4, r9
20003618:	bf94      	ite	ls
2000361a:	2300      	movls	r3, #0
2000361c:	2301      	movhi	r3, #1
2000361e:	2a0f      	cmp	r2, #15
20003620:	bfd8      	it	le
20003622:	f043 0301 	orrle.w	r3, r3, #1
20003626:	2b00      	cmp	r3, #0
20003628:	f000 80a1 	beq.w	2000376e <_malloc_r+0x3b2>
2000362c:	f649 2bf4 	movw	fp, #39668	; 0x9af4
20003630:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20003634:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20003638:	f8db 3000 	ldr.w	r3, [fp]
2000363c:	3310      	adds	r3, #16
2000363e:	191b      	adds	r3, r3, r4
20003640:	f1b2 3fff 	cmp.w	r2, #4294967295
20003644:	d006      	beq.n	20003654 <_malloc_r+0x298>
20003646:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
2000364a:	331f      	adds	r3, #31
2000364c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20003650:	f023 031f 	bic.w	r3, r3, #31
20003654:	4619      	mov	r1, r3
20003656:	4630      	mov	r0, r6
20003658:	9301      	str	r3, [sp, #4]
2000365a:	f000 fb2d 	bl	20003cb8 <_sbrk_r>
2000365e:	9b01      	ldr	r3, [sp, #4]
20003660:	f1b0 3fff 	cmp.w	r0, #4294967295
20003664:	4682      	mov	sl, r0
20003666:	f000 80f4 	beq.w	20003852 <_malloc_r+0x496>
2000366a:	eb08 0109 	add.w	r1, r8, r9
2000366e:	4281      	cmp	r1, r0
20003670:	f200 80ec 	bhi.w	2000384c <_malloc_r+0x490>
20003674:	f8db 2004 	ldr.w	r2, [fp, #4]
20003678:	189a      	adds	r2, r3, r2
2000367a:	4551      	cmp	r1, sl
2000367c:	f8cb 2004 	str.w	r2, [fp, #4]
20003680:	f000 8145 	beq.w	2000390e <_malloc_r+0x552>
20003684:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20003688:	f249 6088 	movw	r0, #38536	; 0x9688
2000368c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003690:	f1b5 3fff 	cmp.w	r5, #4294967295
20003694:	bf08      	it	eq
20003696:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
2000369a:	d003      	beq.n	200036a4 <_malloc_r+0x2e8>
2000369c:	4452      	add	r2, sl
2000369e:	1a51      	subs	r1, r2, r1
200036a0:	f8cb 1004 	str.w	r1, [fp, #4]
200036a4:	f01a 0507 	ands.w	r5, sl, #7
200036a8:	4630      	mov	r0, r6
200036aa:	bf17      	itett	ne
200036ac:	f1c5 0508 	rsbne	r5, r5, #8
200036b0:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
200036b4:	44aa      	addne	sl, r5
200036b6:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
200036ba:	4453      	add	r3, sl
200036bc:	051b      	lsls	r3, r3, #20
200036be:	0d1b      	lsrs	r3, r3, #20
200036c0:	1aed      	subs	r5, r5, r3
200036c2:	4629      	mov	r1, r5
200036c4:	f000 faf8 	bl	20003cb8 <_sbrk_r>
200036c8:	f1b0 3fff 	cmp.w	r0, #4294967295
200036cc:	f000 812c 	beq.w	20003928 <_malloc_r+0x56c>
200036d0:	ebca 0100 	rsb	r1, sl, r0
200036d4:	1949      	adds	r1, r1, r5
200036d6:	f041 0101 	orr.w	r1, r1, #1
200036da:	f8db 2004 	ldr.w	r2, [fp, #4]
200036de:	f649 23f4 	movw	r3, #39668	; 0x9af4
200036e2:	f8c7 a008 	str.w	sl, [r7, #8]
200036e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036ea:	18aa      	adds	r2, r5, r2
200036ec:	45b8      	cmp	r8, r7
200036ee:	f8cb 2004 	str.w	r2, [fp, #4]
200036f2:	f8ca 1004 	str.w	r1, [sl, #4]
200036f6:	d017      	beq.n	20003728 <_malloc_r+0x36c>
200036f8:	f1b9 0f0f 	cmp.w	r9, #15
200036fc:	f240 80df 	bls.w	200038be <_malloc_r+0x502>
20003700:	f1a9 010c 	sub.w	r1, r9, #12
20003704:	2505      	movs	r5, #5
20003706:	f021 0107 	bic.w	r1, r1, #7
2000370a:	eb08 0001 	add.w	r0, r8, r1
2000370e:	290f      	cmp	r1, #15
20003710:	6085      	str	r5, [r0, #8]
20003712:	6045      	str	r5, [r0, #4]
20003714:	f8d8 0004 	ldr.w	r0, [r8, #4]
20003718:	f000 0001 	and.w	r0, r0, #1
2000371c:	ea41 0000 	orr.w	r0, r1, r0
20003720:	f8c8 0004 	str.w	r0, [r8, #4]
20003724:	f200 80ac 	bhi.w	20003880 <_malloc_r+0x4c4>
20003728:	46d0      	mov	r8, sl
2000372a:	f649 23f4 	movw	r3, #39668	; 0x9af4
2000372e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20003732:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003736:	428a      	cmp	r2, r1
20003738:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
2000373c:	bf88      	it	hi
2000373e:	62da      	strhi	r2, [r3, #44]	; 0x2c
20003740:	f649 23f4 	movw	r3, #39668	; 0x9af4
20003744:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003748:	428a      	cmp	r2, r1
2000374a:	bf88      	it	hi
2000374c:	631a      	strhi	r2, [r3, #48]	; 0x30
2000374e:	e082      	b.n	20003856 <_malloc_r+0x49a>
20003750:	185c      	adds	r4, r3, r1
20003752:	689a      	ldr	r2, [r3, #8]
20003754:	68d9      	ldr	r1, [r3, #12]
20003756:	4630      	mov	r0, r6
20003758:	6866      	ldr	r6, [r4, #4]
2000375a:	f103 0508 	add.w	r5, r3, #8
2000375e:	608a      	str	r2, [r1, #8]
20003760:	f046 0301 	orr.w	r3, r6, #1
20003764:	60d1      	str	r1, [r2, #12]
20003766:	6063      	str	r3, [r4, #4]
20003768:	f000 fa2e 	bl	20003bc8 <__malloc_unlock>
2000376c:	e65a      	b.n	20003424 <_malloc_r+0x68>
2000376e:	eb08 0304 	add.w	r3, r8, r4
20003772:	f042 0201 	orr.w	r2, r2, #1
20003776:	f044 0401 	orr.w	r4, r4, #1
2000377a:	4630      	mov	r0, r6
2000377c:	f8c8 4004 	str.w	r4, [r8, #4]
20003780:	f108 0508 	add.w	r5, r8, #8
20003784:	605a      	str	r2, [r3, #4]
20003786:	60bb      	str	r3, [r7, #8]
20003788:	f000 fa1e 	bl	20003bc8 <__malloc_unlock>
2000378c:	e64a      	b.n	20003424 <_malloc_r+0x68>
2000378e:	ea4f 225c 	mov.w	r2, ip, lsr #9
20003792:	2a04      	cmp	r2, #4
20003794:	d954      	bls.n	20003840 <_malloc_r+0x484>
20003796:	2a14      	cmp	r2, #20
20003798:	f200 8089 	bhi.w	200038ae <_malloc_r+0x4f2>
2000379c:	325b      	adds	r2, #91	; 0x5b
2000379e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200037a2:	44a8      	add	r8, r5
200037a4:	f249 6788 	movw	r7, #38536	; 0x9688
200037a8:	f2c2 0700 	movt	r7, #8192	; 0x2000
200037ac:	f8d8 0008 	ldr.w	r0, [r8, #8]
200037b0:	4540      	cmp	r0, r8
200037b2:	d103      	bne.n	200037bc <_malloc_r+0x400>
200037b4:	e06f      	b.n	20003896 <_malloc_r+0x4da>
200037b6:	6880      	ldr	r0, [r0, #8]
200037b8:	4580      	cmp	r8, r0
200037ba:	d004      	beq.n	200037c6 <_malloc_r+0x40a>
200037bc:	6842      	ldr	r2, [r0, #4]
200037be:	f022 0203 	bic.w	r2, r2, #3
200037c2:	4594      	cmp	ip, r2
200037c4:	d3f7      	bcc.n	200037b6 <_malloc_r+0x3fa>
200037c6:	f8d0 c00c 	ldr.w	ip, [r0, #12]
200037ca:	f8c3 c00c 	str.w	ip, [r3, #12]
200037ce:	6098      	str	r0, [r3, #8]
200037d0:	687a      	ldr	r2, [r7, #4]
200037d2:	60c3      	str	r3, [r0, #12]
200037d4:	f8cc 3008 	str.w	r3, [ip, #8]
200037d8:	e68a      	b.n	200034f0 <_malloc_r+0x134>
200037da:	191f      	adds	r7, r3, r4
200037dc:	4630      	mov	r0, r6
200037de:	f044 0401 	orr.w	r4, r4, #1
200037e2:	60cf      	str	r7, [r1, #12]
200037e4:	605c      	str	r4, [r3, #4]
200037e6:	f103 0508 	add.w	r5, r3, #8
200037ea:	50ba      	str	r2, [r7, r2]
200037ec:	f042 0201 	orr.w	r2, r2, #1
200037f0:	608f      	str	r7, [r1, #8]
200037f2:	607a      	str	r2, [r7, #4]
200037f4:	60b9      	str	r1, [r7, #8]
200037f6:	60f9      	str	r1, [r7, #12]
200037f8:	f000 f9e6 	bl	20003bc8 <__malloc_unlock>
200037fc:	e612      	b.n	20003424 <_malloc_r+0x68>
200037fe:	f10a 0a01 	add.w	sl, sl, #1
20003802:	f01a 0f03 	tst.w	sl, #3
20003806:	d05f      	beq.n	200038c8 <_malloc_r+0x50c>
20003808:	f103 0808 	add.w	r8, r3, #8
2000380c:	e689      	b.n	20003522 <_malloc_r+0x166>
2000380e:	f103 0208 	add.w	r2, r3, #8
20003812:	68d3      	ldr	r3, [r2, #12]
20003814:	429a      	cmp	r2, r3
20003816:	bf08      	it	eq
20003818:	f10e 0e02 	addeq.w	lr, lr, #2
2000381c:	f43f ae36 	beq.w	2000348c <_malloc_r+0xd0>
20003820:	e5ef      	b.n	20003402 <_malloc_r+0x46>
20003822:	461d      	mov	r5, r3
20003824:	1819      	adds	r1, r3, r0
20003826:	68da      	ldr	r2, [r3, #12]
20003828:	4630      	mov	r0, r6
2000382a:	f855 3f08 	ldr.w	r3, [r5, #8]!
2000382e:	684c      	ldr	r4, [r1, #4]
20003830:	6093      	str	r3, [r2, #8]
20003832:	f044 0401 	orr.w	r4, r4, #1
20003836:	60da      	str	r2, [r3, #12]
20003838:	604c      	str	r4, [r1, #4]
2000383a:	f000 f9c5 	bl	20003bc8 <__malloc_unlock>
2000383e:	e5f1      	b.n	20003424 <_malloc_r+0x68>
20003840:	ea4f 129c 	mov.w	r2, ip, lsr #6
20003844:	3238      	adds	r2, #56	; 0x38
20003846:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000384a:	e7aa      	b.n	200037a2 <_malloc_r+0x3e6>
2000384c:	45b8      	cmp	r8, r7
2000384e:	f43f af11 	beq.w	20003674 <_malloc_r+0x2b8>
20003852:	f8d7 8008 	ldr.w	r8, [r7, #8]
20003856:	f8d8 2004 	ldr.w	r2, [r8, #4]
2000385a:	f022 0203 	bic.w	r2, r2, #3
2000385e:	4294      	cmp	r4, r2
20003860:	bf94      	ite	ls
20003862:	2300      	movls	r3, #0
20003864:	2301      	movhi	r3, #1
20003866:	1b12      	subs	r2, r2, r4
20003868:	2a0f      	cmp	r2, #15
2000386a:	bfd8      	it	le
2000386c:	f043 0301 	orrle.w	r3, r3, #1
20003870:	2b00      	cmp	r3, #0
20003872:	f43f af7c 	beq.w	2000376e <_malloc_r+0x3b2>
20003876:	4630      	mov	r0, r6
20003878:	2500      	movs	r5, #0
2000387a:	f000 f9a5 	bl	20003bc8 <__malloc_unlock>
2000387e:	e5d1      	b.n	20003424 <_malloc_r+0x68>
20003880:	f108 0108 	add.w	r1, r8, #8
20003884:	4630      	mov	r0, r6
20003886:	9301      	str	r3, [sp, #4]
20003888:	f003 f94e 	bl	20006b28 <_free_r>
2000388c:	9b01      	ldr	r3, [sp, #4]
2000388e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20003892:	685a      	ldr	r2, [r3, #4]
20003894:	e749      	b.n	2000372a <_malloc_r+0x36e>
20003896:	f04f 0a01 	mov.w	sl, #1
2000389a:	f8d7 8004 	ldr.w	r8, [r7, #4]
2000389e:	1092      	asrs	r2, r2, #2
200038a0:	4684      	mov	ip, r0
200038a2:	fa0a f202 	lsl.w	r2, sl, r2
200038a6:	ea48 0202 	orr.w	r2, r8, r2
200038aa:	607a      	str	r2, [r7, #4]
200038ac:	e78d      	b.n	200037ca <_malloc_r+0x40e>
200038ae:	2a54      	cmp	r2, #84	; 0x54
200038b0:	d824      	bhi.n	200038fc <_malloc_r+0x540>
200038b2:	ea4f 321c 	mov.w	r2, ip, lsr #12
200038b6:	326e      	adds	r2, #110	; 0x6e
200038b8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200038bc:	e771      	b.n	200037a2 <_malloc_r+0x3e6>
200038be:	2301      	movs	r3, #1
200038c0:	46d0      	mov	r8, sl
200038c2:	f8ca 3004 	str.w	r3, [sl, #4]
200038c6:	e7c6      	b.n	20003856 <_malloc_r+0x49a>
200038c8:	464a      	mov	r2, r9
200038ca:	f01e 0f03 	tst.w	lr, #3
200038ce:	4613      	mov	r3, r2
200038d0:	f10e 3eff 	add.w	lr, lr, #4294967295
200038d4:	d033      	beq.n	2000393e <_malloc_r+0x582>
200038d6:	f853 2908 	ldr.w	r2, [r3], #-8
200038da:	429a      	cmp	r2, r3
200038dc:	d0f5      	beq.n	200038ca <_malloc_r+0x50e>
200038de:	687b      	ldr	r3, [r7, #4]
200038e0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200038e4:	459c      	cmp	ip, r3
200038e6:	f63f ae8e 	bhi.w	20003606 <_malloc_r+0x24a>
200038ea:	f1bc 0f00 	cmp.w	ip, #0
200038ee:	f43f ae8a 	beq.w	20003606 <_malloc_r+0x24a>
200038f2:	ea1c 0f03 	tst.w	ip, r3
200038f6:	d027      	beq.n	20003948 <_malloc_r+0x58c>
200038f8:	46d6      	mov	lr, sl
200038fa:	e60e      	b.n	2000351a <_malloc_r+0x15e>
200038fc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20003900:	d815      	bhi.n	2000392e <_malloc_r+0x572>
20003902:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20003906:	3277      	adds	r2, #119	; 0x77
20003908:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000390c:	e749      	b.n	200037a2 <_malloc_r+0x3e6>
2000390e:	0508      	lsls	r0, r1, #20
20003910:	0d00      	lsrs	r0, r0, #20
20003912:	2800      	cmp	r0, #0
20003914:	f47f aeb6 	bne.w	20003684 <_malloc_r+0x2c8>
20003918:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000391c:	444b      	add	r3, r9
2000391e:	f043 0301 	orr.w	r3, r3, #1
20003922:	f8c8 3004 	str.w	r3, [r8, #4]
20003926:	e700      	b.n	2000372a <_malloc_r+0x36e>
20003928:	2101      	movs	r1, #1
2000392a:	2500      	movs	r5, #0
2000392c:	e6d5      	b.n	200036da <_malloc_r+0x31e>
2000392e:	f240 5054 	movw	r0, #1364	; 0x554
20003932:	4282      	cmp	r2, r0
20003934:	d90d      	bls.n	20003952 <_malloc_r+0x596>
20003936:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
2000393a:	227e      	movs	r2, #126	; 0x7e
2000393c:	e731      	b.n	200037a2 <_malloc_r+0x3e6>
2000393e:	687b      	ldr	r3, [r7, #4]
20003940:	ea23 030c 	bic.w	r3, r3, ip
20003944:	607b      	str	r3, [r7, #4]
20003946:	e7cb      	b.n	200038e0 <_malloc_r+0x524>
20003948:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000394c:	f10a 0a04 	add.w	sl, sl, #4
20003950:	e7cf      	b.n	200038f2 <_malloc_r+0x536>
20003952:	ea4f 429c 	mov.w	r2, ip, lsr #18
20003956:	327c      	adds	r2, #124	; 0x7c
20003958:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000395c:	e721      	b.n	200037a2 <_malloc_r+0x3e6>
2000395e:	bf00      	nop

20003960 <memcpy>:
20003960:	2a03      	cmp	r2, #3
20003962:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20003966:	d80b      	bhi.n	20003980 <memcpy+0x20>
20003968:	b13a      	cbz	r2, 2000397a <memcpy+0x1a>
2000396a:	2300      	movs	r3, #0
2000396c:	f811 c003 	ldrb.w	ip, [r1, r3]
20003970:	f800 c003 	strb.w	ip, [r0, r3]
20003974:	3301      	adds	r3, #1
20003976:	4293      	cmp	r3, r2
20003978:	d1f8      	bne.n	2000396c <memcpy+0xc>
2000397a:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000397e:	4770      	bx	lr
20003980:	1882      	adds	r2, r0, r2
20003982:	460c      	mov	r4, r1
20003984:	4603      	mov	r3, r0
20003986:	e003      	b.n	20003990 <memcpy+0x30>
20003988:	f814 1c01 	ldrb.w	r1, [r4, #-1]
2000398c:	f803 1c01 	strb.w	r1, [r3, #-1]
20003990:	f003 0603 	and.w	r6, r3, #3
20003994:	4619      	mov	r1, r3
20003996:	46a4      	mov	ip, r4
20003998:	3301      	adds	r3, #1
2000399a:	3401      	adds	r4, #1
2000399c:	2e00      	cmp	r6, #0
2000399e:	d1f3      	bne.n	20003988 <memcpy+0x28>
200039a0:	f01c 0403 	ands.w	r4, ip, #3
200039a4:	4663      	mov	r3, ip
200039a6:	bf08      	it	eq
200039a8:	ebc1 0c02 	rsbeq	ip, r1, r2
200039ac:	d068      	beq.n	20003a80 <memcpy+0x120>
200039ae:	4265      	negs	r5, r4
200039b0:	f1c4 0a04 	rsb	sl, r4, #4
200039b4:	eb0c 0705 	add.w	r7, ip, r5
200039b8:	4633      	mov	r3, r6
200039ba:	ea4f 0aca 	mov.w	sl, sl, lsl #3
200039be:	f85c 6005 	ldr.w	r6, [ip, r5]
200039c2:	ea4f 08c4 	mov.w	r8, r4, lsl #3
200039c6:	1a55      	subs	r5, r2, r1
200039c8:	e008      	b.n	200039dc <memcpy+0x7c>
200039ca:	f857 4f04 	ldr.w	r4, [r7, #4]!
200039ce:	4626      	mov	r6, r4
200039d0:	fa04 f40a 	lsl.w	r4, r4, sl
200039d4:	ea49 0404 	orr.w	r4, r9, r4
200039d8:	50cc      	str	r4, [r1, r3]
200039da:	3304      	adds	r3, #4
200039dc:	185c      	adds	r4, r3, r1
200039de:	2d03      	cmp	r5, #3
200039e0:	fa26 f908 	lsr.w	r9, r6, r8
200039e4:	f1a5 0504 	sub.w	r5, r5, #4
200039e8:	eb0c 0603 	add.w	r6, ip, r3
200039ec:	dced      	bgt.n	200039ca <memcpy+0x6a>
200039ee:	2300      	movs	r3, #0
200039f0:	e002      	b.n	200039f8 <memcpy+0x98>
200039f2:	5cf1      	ldrb	r1, [r6, r3]
200039f4:	54e1      	strb	r1, [r4, r3]
200039f6:	3301      	adds	r3, #1
200039f8:	1919      	adds	r1, r3, r4
200039fa:	4291      	cmp	r1, r2
200039fc:	d3f9      	bcc.n	200039f2 <memcpy+0x92>
200039fe:	e7bc      	b.n	2000397a <memcpy+0x1a>
20003a00:	f853 4c40 	ldr.w	r4, [r3, #-64]
20003a04:	f841 4c40 	str.w	r4, [r1, #-64]
20003a08:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20003a0c:	f841 4c3c 	str.w	r4, [r1, #-60]
20003a10:	f853 4c38 	ldr.w	r4, [r3, #-56]
20003a14:	f841 4c38 	str.w	r4, [r1, #-56]
20003a18:	f853 4c34 	ldr.w	r4, [r3, #-52]
20003a1c:	f841 4c34 	str.w	r4, [r1, #-52]
20003a20:	f853 4c30 	ldr.w	r4, [r3, #-48]
20003a24:	f841 4c30 	str.w	r4, [r1, #-48]
20003a28:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20003a2c:	f841 4c2c 	str.w	r4, [r1, #-44]
20003a30:	f853 4c28 	ldr.w	r4, [r3, #-40]
20003a34:	f841 4c28 	str.w	r4, [r1, #-40]
20003a38:	f853 4c24 	ldr.w	r4, [r3, #-36]
20003a3c:	f841 4c24 	str.w	r4, [r1, #-36]
20003a40:	f853 4c20 	ldr.w	r4, [r3, #-32]
20003a44:	f841 4c20 	str.w	r4, [r1, #-32]
20003a48:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20003a4c:	f841 4c1c 	str.w	r4, [r1, #-28]
20003a50:	f853 4c18 	ldr.w	r4, [r3, #-24]
20003a54:	f841 4c18 	str.w	r4, [r1, #-24]
20003a58:	f853 4c14 	ldr.w	r4, [r3, #-20]
20003a5c:	f841 4c14 	str.w	r4, [r1, #-20]
20003a60:	f853 4c10 	ldr.w	r4, [r3, #-16]
20003a64:	f841 4c10 	str.w	r4, [r1, #-16]
20003a68:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20003a6c:	f841 4c0c 	str.w	r4, [r1, #-12]
20003a70:	f853 4c08 	ldr.w	r4, [r3, #-8]
20003a74:	f841 4c08 	str.w	r4, [r1, #-8]
20003a78:	f853 4c04 	ldr.w	r4, [r3, #-4]
20003a7c:	f841 4c04 	str.w	r4, [r1, #-4]
20003a80:	461c      	mov	r4, r3
20003a82:	460d      	mov	r5, r1
20003a84:	3340      	adds	r3, #64	; 0x40
20003a86:	3140      	adds	r1, #64	; 0x40
20003a88:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20003a8c:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20003a90:	dcb6      	bgt.n	20003a00 <memcpy+0xa0>
20003a92:	4621      	mov	r1, r4
20003a94:	462b      	mov	r3, r5
20003a96:	1b54      	subs	r4, r2, r5
20003a98:	e00f      	b.n	20003aba <memcpy+0x15a>
20003a9a:	f851 5c10 	ldr.w	r5, [r1, #-16]
20003a9e:	f843 5c10 	str.w	r5, [r3, #-16]
20003aa2:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20003aa6:	f843 5c0c 	str.w	r5, [r3, #-12]
20003aaa:	f851 5c08 	ldr.w	r5, [r1, #-8]
20003aae:	f843 5c08 	str.w	r5, [r3, #-8]
20003ab2:	f851 5c04 	ldr.w	r5, [r1, #-4]
20003ab6:	f843 5c04 	str.w	r5, [r3, #-4]
20003aba:	2c0f      	cmp	r4, #15
20003abc:	460d      	mov	r5, r1
20003abe:	469c      	mov	ip, r3
20003ac0:	f101 0110 	add.w	r1, r1, #16
20003ac4:	f103 0310 	add.w	r3, r3, #16
20003ac8:	f1a4 0410 	sub.w	r4, r4, #16
20003acc:	dce5      	bgt.n	20003a9a <memcpy+0x13a>
20003ace:	ebcc 0102 	rsb	r1, ip, r2
20003ad2:	2300      	movs	r3, #0
20003ad4:	e003      	b.n	20003ade <memcpy+0x17e>
20003ad6:	58ec      	ldr	r4, [r5, r3]
20003ad8:	f84c 4003 	str.w	r4, [ip, r3]
20003adc:	3304      	adds	r3, #4
20003ade:	195e      	adds	r6, r3, r5
20003ae0:	2903      	cmp	r1, #3
20003ae2:	eb03 040c 	add.w	r4, r3, ip
20003ae6:	f1a1 0104 	sub.w	r1, r1, #4
20003aea:	dcf4      	bgt.n	20003ad6 <memcpy+0x176>
20003aec:	e77f      	b.n	200039ee <memcpy+0x8e>
20003aee:	bf00      	nop

20003af0 <memset>:
20003af0:	2a03      	cmp	r2, #3
20003af2:	b2c9      	uxtb	r1, r1
20003af4:	b430      	push	{r4, r5}
20003af6:	d807      	bhi.n	20003b08 <memset+0x18>
20003af8:	b122      	cbz	r2, 20003b04 <memset+0x14>
20003afa:	2300      	movs	r3, #0
20003afc:	54c1      	strb	r1, [r0, r3]
20003afe:	3301      	adds	r3, #1
20003b00:	4293      	cmp	r3, r2
20003b02:	d1fb      	bne.n	20003afc <memset+0xc>
20003b04:	bc30      	pop	{r4, r5}
20003b06:	4770      	bx	lr
20003b08:	eb00 0c02 	add.w	ip, r0, r2
20003b0c:	4603      	mov	r3, r0
20003b0e:	e001      	b.n	20003b14 <memset+0x24>
20003b10:	f803 1c01 	strb.w	r1, [r3, #-1]
20003b14:	f003 0403 	and.w	r4, r3, #3
20003b18:	461a      	mov	r2, r3
20003b1a:	3301      	adds	r3, #1
20003b1c:	2c00      	cmp	r4, #0
20003b1e:	d1f7      	bne.n	20003b10 <memset+0x20>
20003b20:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20003b24:	ebc2 040c 	rsb	r4, r2, ip
20003b28:	fb03 f301 	mul.w	r3, r3, r1
20003b2c:	e01f      	b.n	20003b6e <memset+0x7e>
20003b2e:	f842 3c40 	str.w	r3, [r2, #-64]
20003b32:	f842 3c3c 	str.w	r3, [r2, #-60]
20003b36:	f842 3c38 	str.w	r3, [r2, #-56]
20003b3a:	f842 3c34 	str.w	r3, [r2, #-52]
20003b3e:	f842 3c30 	str.w	r3, [r2, #-48]
20003b42:	f842 3c2c 	str.w	r3, [r2, #-44]
20003b46:	f842 3c28 	str.w	r3, [r2, #-40]
20003b4a:	f842 3c24 	str.w	r3, [r2, #-36]
20003b4e:	f842 3c20 	str.w	r3, [r2, #-32]
20003b52:	f842 3c1c 	str.w	r3, [r2, #-28]
20003b56:	f842 3c18 	str.w	r3, [r2, #-24]
20003b5a:	f842 3c14 	str.w	r3, [r2, #-20]
20003b5e:	f842 3c10 	str.w	r3, [r2, #-16]
20003b62:	f842 3c0c 	str.w	r3, [r2, #-12]
20003b66:	f842 3c08 	str.w	r3, [r2, #-8]
20003b6a:	f842 3c04 	str.w	r3, [r2, #-4]
20003b6e:	4615      	mov	r5, r2
20003b70:	3240      	adds	r2, #64	; 0x40
20003b72:	2c3f      	cmp	r4, #63	; 0x3f
20003b74:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20003b78:	dcd9      	bgt.n	20003b2e <memset+0x3e>
20003b7a:	462a      	mov	r2, r5
20003b7c:	ebc5 040c 	rsb	r4, r5, ip
20003b80:	e007      	b.n	20003b92 <memset+0xa2>
20003b82:	f842 3c10 	str.w	r3, [r2, #-16]
20003b86:	f842 3c0c 	str.w	r3, [r2, #-12]
20003b8a:	f842 3c08 	str.w	r3, [r2, #-8]
20003b8e:	f842 3c04 	str.w	r3, [r2, #-4]
20003b92:	4615      	mov	r5, r2
20003b94:	3210      	adds	r2, #16
20003b96:	2c0f      	cmp	r4, #15
20003b98:	f1a4 0410 	sub.w	r4, r4, #16
20003b9c:	dcf1      	bgt.n	20003b82 <memset+0x92>
20003b9e:	462a      	mov	r2, r5
20003ba0:	ebc5 050c 	rsb	r5, r5, ip
20003ba4:	e001      	b.n	20003baa <memset+0xba>
20003ba6:	f842 3c04 	str.w	r3, [r2, #-4]
20003baa:	4614      	mov	r4, r2
20003bac:	3204      	adds	r2, #4
20003bae:	2d03      	cmp	r5, #3
20003bb0:	f1a5 0504 	sub.w	r5, r5, #4
20003bb4:	dcf7      	bgt.n	20003ba6 <memset+0xb6>
20003bb6:	e001      	b.n	20003bbc <memset+0xcc>
20003bb8:	f804 1b01 	strb.w	r1, [r4], #1
20003bbc:	4564      	cmp	r4, ip
20003bbe:	d3fb      	bcc.n	20003bb8 <memset+0xc8>
20003bc0:	e7a0      	b.n	20003b04 <memset+0x14>
20003bc2:	bf00      	nop

20003bc4 <__malloc_lock>:
20003bc4:	4770      	bx	lr
20003bc6:	bf00      	nop

20003bc8 <__malloc_unlock>:
20003bc8:	4770      	bx	lr
20003bca:	bf00      	nop

20003bcc <printf>:
20003bcc:	b40f      	push	{r0, r1, r2, r3}
20003bce:	f249 5394 	movw	r3, #38292	; 0x9594
20003bd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003bd6:	b510      	push	{r4, lr}
20003bd8:	681c      	ldr	r4, [r3, #0]
20003bda:	b082      	sub	sp, #8
20003bdc:	b124      	cbz	r4, 20003be8 <printf+0x1c>
20003bde:	69a3      	ldr	r3, [r4, #24]
20003be0:	b913      	cbnz	r3, 20003be8 <printf+0x1c>
20003be2:	4620      	mov	r0, r4
20003be4:	f002 ff1c 	bl	20006a20 <__sinit>
20003be8:	4620      	mov	r0, r4
20003bea:	ac05      	add	r4, sp, #20
20003bec:	9a04      	ldr	r2, [sp, #16]
20003bee:	4623      	mov	r3, r4
20003bf0:	6881      	ldr	r1, [r0, #8]
20003bf2:	9401      	str	r4, [sp, #4]
20003bf4:	f000 f8b2 	bl	20003d5c <_vfprintf_r>
20003bf8:	b002      	add	sp, #8
20003bfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20003bfe:	b004      	add	sp, #16
20003c00:	4770      	bx	lr
20003c02:	bf00      	nop

20003c04 <_printf_r>:
20003c04:	b40e      	push	{r1, r2, r3}
20003c06:	b510      	push	{r4, lr}
20003c08:	4604      	mov	r4, r0
20003c0a:	b083      	sub	sp, #12
20003c0c:	b118      	cbz	r0, 20003c16 <_printf_r+0x12>
20003c0e:	6983      	ldr	r3, [r0, #24]
20003c10:	b90b      	cbnz	r3, 20003c16 <_printf_r+0x12>
20003c12:	f002 ff05 	bl	20006a20 <__sinit>
20003c16:	4620      	mov	r0, r4
20003c18:	ac06      	add	r4, sp, #24
20003c1a:	9a05      	ldr	r2, [sp, #20]
20003c1c:	4623      	mov	r3, r4
20003c1e:	6881      	ldr	r1, [r0, #8]
20003c20:	9401      	str	r4, [sp, #4]
20003c22:	f000 f89b 	bl	20003d5c <_vfprintf_r>
20003c26:	b003      	add	sp, #12
20003c28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20003c2c:	b003      	add	sp, #12
20003c2e:	4770      	bx	lr

20003c30 <_puts_r>:
20003c30:	b530      	push	{r4, r5, lr}
20003c32:	4604      	mov	r4, r0
20003c34:	b089      	sub	sp, #36	; 0x24
20003c36:	4608      	mov	r0, r1
20003c38:	460d      	mov	r5, r1
20003c3a:	f000 f851 	bl	20003ce0 <strlen>
20003c3e:	f249 23f8 	movw	r3, #37624	; 0x92f8
20003c42:	9501      	str	r5, [sp, #4]
20003c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c48:	9303      	str	r3, [sp, #12]
20003c4a:	9002      	str	r0, [sp, #8]
20003c4c:	1c43      	adds	r3, r0, #1
20003c4e:	9307      	str	r3, [sp, #28]
20003c50:	2301      	movs	r3, #1
20003c52:	9304      	str	r3, [sp, #16]
20003c54:	ab01      	add	r3, sp, #4
20003c56:	9305      	str	r3, [sp, #20]
20003c58:	2302      	movs	r3, #2
20003c5a:	9306      	str	r3, [sp, #24]
20003c5c:	b10c      	cbz	r4, 20003c62 <_puts_r+0x32>
20003c5e:	69a3      	ldr	r3, [r4, #24]
20003c60:	b1eb      	cbz	r3, 20003c9e <_puts_r+0x6e>
20003c62:	f249 5394 	movw	r3, #38292	; 0x9594
20003c66:	4620      	mov	r0, r4
20003c68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c6c:	681b      	ldr	r3, [r3, #0]
20003c6e:	689b      	ldr	r3, [r3, #8]
20003c70:	899a      	ldrh	r2, [r3, #12]
20003c72:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20003c76:	bf01      	itttt	eq
20003c78:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20003c7c:	819a      	strheq	r2, [r3, #12]
20003c7e:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20003c80:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20003c84:	68a1      	ldr	r1, [r4, #8]
20003c86:	bf08      	it	eq
20003c88:	665a      	streq	r2, [r3, #100]	; 0x64
20003c8a:	aa05      	add	r2, sp, #20
20003c8c:	f003 f82c 	bl	20006ce8 <__sfvwrite_r>
20003c90:	2800      	cmp	r0, #0
20003c92:	bf14      	ite	ne
20003c94:	f04f 30ff 	movne.w	r0, #4294967295
20003c98:	200a      	moveq	r0, #10
20003c9a:	b009      	add	sp, #36	; 0x24
20003c9c:	bd30      	pop	{r4, r5, pc}
20003c9e:	4620      	mov	r0, r4
20003ca0:	f002 febe 	bl	20006a20 <__sinit>
20003ca4:	e7dd      	b.n	20003c62 <_puts_r+0x32>
20003ca6:	bf00      	nop

20003ca8 <puts>:
20003ca8:	f249 5394 	movw	r3, #38292	; 0x9594
20003cac:	4601      	mov	r1, r0
20003cae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003cb2:	6818      	ldr	r0, [r3, #0]
20003cb4:	e7bc      	b.n	20003c30 <_puts_r>
20003cb6:	bf00      	nop

20003cb8 <_sbrk_r>:
20003cb8:	b538      	push	{r3, r4, r5, lr}
20003cba:	f649 4488 	movw	r4, #40072	; 0x9c88
20003cbe:	f2c2 0400 	movt	r4, #8192	; 0x2000
20003cc2:	4605      	mov	r5, r0
20003cc4:	4608      	mov	r0, r1
20003cc6:	2300      	movs	r3, #0
20003cc8:	6023      	str	r3, [r4, #0]
20003cca:	f7fd fa41 	bl	20001150 <_sbrk>
20003cce:	f1b0 3fff 	cmp.w	r0, #4294967295
20003cd2:	d000      	beq.n	20003cd6 <_sbrk_r+0x1e>
20003cd4:	bd38      	pop	{r3, r4, r5, pc}
20003cd6:	6823      	ldr	r3, [r4, #0]
20003cd8:	2b00      	cmp	r3, #0
20003cda:	d0fb      	beq.n	20003cd4 <_sbrk_r+0x1c>
20003cdc:	602b      	str	r3, [r5, #0]
20003cde:	bd38      	pop	{r3, r4, r5, pc}

20003ce0 <strlen>:
20003ce0:	f020 0103 	bic.w	r1, r0, #3
20003ce4:	f010 0003 	ands.w	r0, r0, #3
20003ce8:	f1c0 0000 	rsb	r0, r0, #0
20003cec:	f851 3b04 	ldr.w	r3, [r1], #4
20003cf0:	f100 0c04 	add.w	ip, r0, #4
20003cf4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20003cf8:	f06f 0200 	mvn.w	r2, #0
20003cfc:	bf1c      	itt	ne
20003cfe:	fa22 f20c 	lsrne.w	r2, r2, ip
20003d02:	4313      	orrne	r3, r2
20003d04:	f04f 0c01 	mov.w	ip, #1
20003d08:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20003d0c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20003d10:	eba3 020c 	sub.w	r2, r3, ip
20003d14:	ea22 0203 	bic.w	r2, r2, r3
20003d18:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20003d1c:	bf04      	itt	eq
20003d1e:	f851 3b04 	ldreq.w	r3, [r1], #4
20003d22:	3004      	addeq	r0, #4
20003d24:	d0f4      	beq.n	20003d10 <strlen+0x30>
20003d26:	f013 0fff 	tst.w	r3, #255	; 0xff
20003d2a:	bf1f      	itttt	ne
20003d2c:	3001      	addne	r0, #1
20003d2e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20003d32:	3001      	addne	r0, #1
20003d34:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20003d38:	bf18      	it	ne
20003d3a:	3001      	addne	r0, #1
20003d3c:	4770      	bx	lr
20003d3e:	bf00      	nop

20003d40 <__sprint_r>:
20003d40:	6893      	ldr	r3, [r2, #8]
20003d42:	b510      	push	{r4, lr}
20003d44:	4614      	mov	r4, r2
20003d46:	b913      	cbnz	r3, 20003d4e <__sprint_r+0xe>
20003d48:	6053      	str	r3, [r2, #4]
20003d4a:	4618      	mov	r0, r3
20003d4c:	bd10      	pop	{r4, pc}
20003d4e:	f002 ffcb 	bl	20006ce8 <__sfvwrite_r>
20003d52:	2300      	movs	r3, #0
20003d54:	6063      	str	r3, [r4, #4]
20003d56:	60a3      	str	r3, [r4, #8]
20003d58:	bd10      	pop	{r4, pc}
20003d5a:	bf00      	nop

20003d5c <_vfprintf_r>:
20003d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003d60:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20003d64:	b083      	sub	sp, #12
20003d66:	460e      	mov	r6, r1
20003d68:	4615      	mov	r5, r2
20003d6a:	469a      	mov	sl, r3
20003d6c:	4681      	mov	r9, r0
20003d6e:	f003 f9ab 	bl	200070c8 <_localeconv_r>
20003d72:	6800      	ldr	r0, [r0, #0]
20003d74:	901d      	str	r0, [sp, #116]	; 0x74
20003d76:	f1b9 0f00 	cmp.w	r9, #0
20003d7a:	d004      	beq.n	20003d86 <_vfprintf_r+0x2a>
20003d7c:	f8d9 3018 	ldr.w	r3, [r9, #24]
20003d80:	2b00      	cmp	r3, #0
20003d82:	f000 815a 	beq.w	2000403a <_vfprintf_r+0x2de>
20003d86:	f249 3370 	movw	r3, #37744	; 0x9370
20003d8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d8e:	429e      	cmp	r6, r3
20003d90:	bf08      	it	eq
20003d92:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20003d96:	d010      	beq.n	20003dba <_vfprintf_r+0x5e>
20003d98:	f249 3390 	movw	r3, #37776	; 0x9390
20003d9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003da0:	429e      	cmp	r6, r3
20003da2:	bf08      	it	eq
20003da4:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20003da8:	d007      	beq.n	20003dba <_vfprintf_r+0x5e>
20003daa:	f249 33b0 	movw	r3, #37808	; 0x93b0
20003dae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003db2:	429e      	cmp	r6, r3
20003db4:	bf08      	it	eq
20003db6:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20003dba:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20003dbe:	fa1f f38c 	uxth.w	r3, ip
20003dc2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20003dc6:	d109      	bne.n	20003ddc <_vfprintf_r+0x80>
20003dc8:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20003dcc:	6e72      	ldr	r2, [r6, #100]	; 0x64
20003dce:	f8a6 c00c 	strh.w	ip, [r6, #12]
20003dd2:	fa1f f38c 	uxth.w	r3, ip
20003dd6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20003dda:	6672      	str	r2, [r6, #100]	; 0x64
20003ddc:	f013 0f08 	tst.w	r3, #8
20003de0:	f001 8301 	beq.w	200053e6 <_vfprintf_r+0x168a>
20003de4:	6932      	ldr	r2, [r6, #16]
20003de6:	2a00      	cmp	r2, #0
20003de8:	f001 82fd 	beq.w	200053e6 <_vfprintf_r+0x168a>
20003dec:	f003 031a 	and.w	r3, r3, #26
20003df0:	2b0a      	cmp	r3, #10
20003df2:	f000 80e0 	beq.w	20003fb6 <_vfprintf_r+0x25a>
20003df6:	2200      	movs	r2, #0
20003df8:	9212      	str	r2, [sp, #72]	; 0x48
20003dfa:	921a      	str	r2, [sp, #104]	; 0x68
20003dfc:	2300      	movs	r3, #0
20003dfe:	921c      	str	r2, [sp, #112]	; 0x70
20003e00:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003e04:	9211      	str	r2, [sp, #68]	; 0x44
20003e06:	3404      	adds	r4, #4
20003e08:	9219      	str	r2, [sp, #100]	; 0x64
20003e0a:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20003e0e:	931b      	str	r3, [sp, #108]	; 0x6c
20003e10:	3204      	adds	r2, #4
20003e12:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20003e16:	3228      	adds	r2, #40	; 0x28
20003e18:	3303      	adds	r3, #3
20003e1a:	9218      	str	r2, [sp, #96]	; 0x60
20003e1c:	9307      	str	r3, [sp, #28]
20003e1e:	2300      	movs	r3, #0
20003e20:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20003e24:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003e28:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003e2c:	782b      	ldrb	r3, [r5, #0]
20003e2e:	1e1a      	subs	r2, r3, #0
20003e30:	bf18      	it	ne
20003e32:	2201      	movne	r2, #1
20003e34:	2b25      	cmp	r3, #37	; 0x25
20003e36:	bf0c      	ite	eq
20003e38:	2200      	moveq	r2, #0
20003e3a:	f002 0201 	andne.w	r2, r2, #1
20003e3e:	b332      	cbz	r2, 20003e8e <_vfprintf_r+0x132>
20003e40:	462f      	mov	r7, r5
20003e42:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20003e46:	1e1a      	subs	r2, r3, #0
20003e48:	bf18      	it	ne
20003e4a:	2201      	movne	r2, #1
20003e4c:	2b25      	cmp	r3, #37	; 0x25
20003e4e:	bf0c      	ite	eq
20003e50:	2200      	moveq	r2, #0
20003e52:	f002 0201 	andne.w	r2, r2, #1
20003e56:	2a00      	cmp	r2, #0
20003e58:	d1f3      	bne.n	20003e42 <_vfprintf_r+0xe6>
20003e5a:	ebb7 0805 	subs.w	r8, r7, r5
20003e5e:	bf08      	it	eq
20003e60:	463d      	moveq	r5, r7
20003e62:	d014      	beq.n	20003e8e <_vfprintf_r+0x132>
20003e64:	f8c4 8004 	str.w	r8, [r4, #4]
20003e68:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003e6c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003e70:	3301      	adds	r3, #1
20003e72:	6025      	str	r5, [r4, #0]
20003e74:	2b07      	cmp	r3, #7
20003e76:	4442      	add	r2, r8
20003e78:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003e7c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003e80:	dc78      	bgt.n	20003f74 <_vfprintf_r+0x218>
20003e82:	3408      	adds	r4, #8
20003e84:	9811      	ldr	r0, [sp, #68]	; 0x44
20003e86:	463d      	mov	r5, r7
20003e88:	4440      	add	r0, r8
20003e8a:	9011      	str	r0, [sp, #68]	; 0x44
20003e8c:	783b      	ldrb	r3, [r7, #0]
20003e8e:	2b00      	cmp	r3, #0
20003e90:	d07c      	beq.n	20003f8c <_vfprintf_r+0x230>
20003e92:	1c6b      	adds	r3, r5, #1
20003e94:	f04f 37ff 	mov.w	r7, #4294967295
20003e98:	202b      	movs	r0, #43	; 0x2b
20003e9a:	f04f 0c20 	mov.w	ip, #32
20003e9e:	2100      	movs	r1, #0
20003ea0:	f04f 0200 	mov.w	r2, #0
20003ea4:	910f      	str	r1, [sp, #60]	; 0x3c
20003ea6:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20003eaa:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20003eae:	786a      	ldrb	r2, [r5, #1]
20003eb0:	910a      	str	r1, [sp, #40]	; 0x28
20003eb2:	1c5d      	adds	r5, r3, #1
20003eb4:	f1a2 0320 	sub.w	r3, r2, #32
20003eb8:	2b58      	cmp	r3, #88	; 0x58
20003eba:	f200 8286 	bhi.w	200043ca <_vfprintf_r+0x66e>
20003ebe:	e8df f013 	tbh	[pc, r3, lsl #1]
20003ec2:	0298      	.short	0x0298
20003ec4:	02840284 	.word	0x02840284
20003ec8:	028402a4 	.word	0x028402a4
20003ecc:	02840284 	.word	0x02840284
20003ed0:	02840284 	.word	0x02840284
20003ed4:	02ad0284 	.word	0x02ad0284
20003ed8:	028402ba 	.word	0x028402ba
20003edc:	02ca02c1 	.word	0x02ca02c1
20003ee0:	02e70284 	.word	0x02e70284
20003ee4:	02f002f0 	.word	0x02f002f0
20003ee8:	02f002f0 	.word	0x02f002f0
20003eec:	02f002f0 	.word	0x02f002f0
20003ef0:	02f002f0 	.word	0x02f002f0
20003ef4:	028402f0 	.word	0x028402f0
20003ef8:	02840284 	.word	0x02840284
20003efc:	02840284 	.word	0x02840284
20003f00:	02840284 	.word	0x02840284
20003f04:	02840284 	.word	0x02840284
20003f08:	03040284 	.word	0x03040284
20003f0c:	02840326 	.word	0x02840326
20003f10:	02840326 	.word	0x02840326
20003f14:	02840284 	.word	0x02840284
20003f18:	036a0284 	.word	0x036a0284
20003f1c:	02840284 	.word	0x02840284
20003f20:	02840481 	.word	0x02840481
20003f24:	02840284 	.word	0x02840284
20003f28:	02840284 	.word	0x02840284
20003f2c:	02840414 	.word	0x02840414
20003f30:	042f0284 	.word	0x042f0284
20003f34:	02840284 	.word	0x02840284
20003f38:	02840284 	.word	0x02840284
20003f3c:	02840284 	.word	0x02840284
20003f40:	02840284 	.word	0x02840284
20003f44:	02840284 	.word	0x02840284
20003f48:	0465044f 	.word	0x0465044f
20003f4c:	03260326 	.word	0x03260326
20003f50:	03730326 	.word	0x03730326
20003f54:	02840465 	.word	0x02840465
20003f58:	03790284 	.word	0x03790284
20003f5c:	03850284 	.word	0x03850284
20003f60:	03ad0396 	.word	0x03ad0396
20003f64:	0284040a 	.word	0x0284040a
20003f68:	028403cc 	.word	0x028403cc
20003f6c:	028403f4 	.word	0x028403f4
20003f70:	00c00284 	.word	0x00c00284
20003f74:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003f78:	4648      	mov	r0, r9
20003f7a:	4631      	mov	r1, r6
20003f7c:	320c      	adds	r2, #12
20003f7e:	f7ff fedf 	bl	20003d40 <__sprint_r>
20003f82:	b958      	cbnz	r0, 20003f9c <_vfprintf_r+0x240>
20003f84:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003f88:	3404      	adds	r4, #4
20003f8a:	e77b      	b.n	20003e84 <_vfprintf_r+0x128>
20003f8c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003f90:	2b00      	cmp	r3, #0
20003f92:	f041 8192 	bne.w	200052ba <_vfprintf_r+0x155e>
20003f96:	2300      	movs	r3, #0
20003f98:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003f9c:	89b3      	ldrh	r3, [r6, #12]
20003f9e:	f013 0f40 	tst.w	r3, #64	; 0x40
20003fa2:	d002      	beq.n	20003faa <_vfprintf_r+0x24e>
20003fa4:	f04f 30ff 	mov.w	r0, #4294967295
20003fa8:	9011      	str	r0, [sp, #68]	; 0x44
20003faa:	9811      	ldr	r0, [sp, #68]	; 0x44
20003fac:	b05f      	add	sp, #380	; 0x17c
20003fae:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20003fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20003fb6:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20003fba:	2b00      	cmp	r3, #0
20003fbc:	f6ff af1b 	blt.w	20003df6 <_vfprintf_r+0x9a>
20003fc0:	6a37      	ldr	r7, [r6, #32]
20003fc2:	f02c 0c02 	bic.w	ip, ip, #2
20003fc6:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20003fca:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20003fce:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20003fd2:	340c      	adds	r4, #12
20003fd4:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20003fd8:	462a      	mov	r2, r5
20003fda:	4653      	mov	r3, sl
20003fdc:	4648      	mov	r0, r9
20003fde:	4621      	mov	r1, r4
20003fe0:	ad1f      	add	r5, sp, #124	; 0x7c
20003fe2:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20003fe6:	2700      	movs	r7, #0
20003fe8:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20003fec:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20003ff0:	f44f 6580 	mov.w	r5, #1024	; 0x400
20003ff4:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20003ff8:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20003ffc:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20004000:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20004004:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20004008:	f7ff fea8 	bl	20003d5c <_vfprintf_r>
2000400c:	2800      	cmp	r0, #0
2000400e:	9011      	str	r0, [sp, #68]	; 0x44
20004010:	db09      	blt.n	20004026 <_vfprintf_r+0x2ca>
20004012:	4621      	mov	r1, r4
20004014:	4648      	mov	r0, r9
20004016:	f002 fb93 	bl	20006740 <_fflush_r>
2000401a:	9911      	ldr	r1, [sp, #68]	; 0x44
2000401c:	42b8      	cmp	r0, r7
2000401e:	bf18      	it	ne
20004020:	f04f 31ff 	movne.w	r1, #4294967295
20004024:	9111      	str	r1, [sp, #68]	; 0x44
20004026:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
2000402a:	f013 0f40 	tst.w	r3, #64	; 0x40
2000402e:	d0bc      	beq.n	20003faa <_vfprintf_r+0x24e>
20004030:	89b3      	ldrh	r3, [r6, #12]
20004032:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20004036:	81b3      	strh	r3, [r6, #12]
20004038:	e7b7      	b.n	20003faa <_vfprintf_r+0x24e>
2000403a:	4648      	mov	r0, r9
2000403c:	f002 fcf0 	bl	20006a20 <__sinit>
20004040:	e6a1      	b.n	20003d86 <_vfprintf_r+0x2a>
20004042:	980a      	ldr	r0, [sp, #40]	; 0x28
20004044:	f249 3c40 	movw	ip, #37696	; 0x9340
20004048:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000404c:	9216      	str	r2, [sp, #88]	; 0x58
2000404e:	f010 0f20 	tst.w	r0, #32
20004052:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20004056:	f000 836e 	beq.w	20004736 <_vfprintf_r+0x9da>
2000405a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000405c:	1dcb      	adds	r3, r1, #7
2000405e:	f023 0307 	bic.w	r3, r3, #7
20004062:	f103 0208 	add.w	r2, r3, #8
20004066:	920b      	str	r2, [sp, #44]	; 0x2c
20004068:	e9d3 ab00 	ldrd	sl, fp, [r3]
2000406c:	ea5a 020b 	orrs.w	r2, sl, fp
20004070:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004072:	bf0c      	ite	eq
20004074:	2200      	moveq	r2, #0
20004076:	2201      	movne	r2, #1
20004078:	4213      	tst	r3, r2
2000407a:	f040 866b 	bne.w	20004d54 <_vfprintf_r+0xff8>
2000407e:	2302      	movs	r3, #2
20004080:	f04f 0100 	mov.w	r1, #0
20004084:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20004088:	2f00      	cmp	r7, #0
2000408a:	bfa2      	ittt	ge
2000408c:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20004090:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20004094:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20004098:	2f00      	cmp	r7, #0
2000409a:	bf18      	it	ne
2000409c:	f042 0201 	orrne.w	r2, r2, #1
200040a0:	2a00      	cmp	r2, #0
200040a2:	f000 841e 	beq.w	200048e2 <_vfprintf_r+0xb86>
200040a6:	2b01      	cmp	r3, #1
200040a8:	f000 85de 	beq.w	20004c68 <_vfprintf_r+0xf0c>
200040ac:	2b02      	cmp	r3, #2
200040ae:	f000 85c1 	beq.w	20004c34 <_vfprintf_r+0xed8>
200040b2:	9918      	ldr	r1, [sp, #96]	; 0x60
200040b4:	9113      	str	r1, [sp, #76]	; 0x4c
200040b6:	ea4f 08da 	mov.w	r8, sl, lsr #3
200040ba:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
200040be:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
200040c2:	f00a 0007 	and.w	r0, sl, #7
200040c6:	46e3      	mov	fp, ip
200040c8:	46c2      	mov	sl, r8
200040ca:	3030      	adds	r0, #48	; 0x30
200040cc:	ea5a 020b 	orrs.w	r2, sl, fp
200040d0:	f801 0d01 	strb.w	r0, [r1, #-1]!
200040d4:	d1ef      	bne.n	200040b6 <_vfprintf_r+0x35a>
200040d6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200040da:	9113      	str	r1, [sp, #76]	; 0x4c
200040dc:	f01c 0f01 	tst.w	ip, #1
200040e0:	f040 868c 	bne.w	20004dfc <_vfprintf_r+0x10a0>
200040e4:	9818      	ldr	r0, [sp, #96]	; 0x60
200040e6:	1a40      	subs	r0, r0, r1
200040e8:	9010      	str	r0, [sp, #64]	; 0x40
200040ea:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200040ee:	9a10      	ldr	r2, [sp, #64]	; 0x40
200040f0:	9717      	str	r7, [sp, #92]	; 0x5c
200040f2:	42ba      	cmp	r2, r7
200040f4:	bfb8      	it	lt
200040f6:	463a      	movlt	r2, r7
200040f8:	920c      	str	r2, [sp, #48]	; 0x30
200040fa:	b113      	cbz	r3, 20004102 <_vfprintf_r+0x3a6>
200040fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200040fe:	3201      	adds	r2, #1
20004100:	920c      	str	r2, [sp, #48]	; 0x30
20004102:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004104:	980a      	ldr	r0, [sp, #40]	; 0x28
20004106:	f013 0302 	ands.w	r3, r3, #2
2000410a:	9315      	str	r3, [sp, #84]	; 0x54
2000410c:	bf1e      	ittt	ne
2000410e:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20004112:	f10c 0c02 	addne.w	ip, ip, #2
20004116:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
2000411a:	f010 0084 	ands.w	r0, r0, #132	; 0x84
2000411e:	9014      	str	r0, [sp, #80]	; 0x50
20004120:	d14d      	bne.n	200041be <_vfprintf_r+0x462>
20004122:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004124:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004126:	1a8f      	subs	r7, r1, r2
20004128:	2f00      	cmp	r7, #0
2000412a:	dd48      	ble.n	200041be <_vfprintf_r+0x462>
2000412c:	2f10      	cmp	r7, #16
2000412e:	f249 28fc 	movw	r8, #37628	; 0x92fc
20004132:	bfd8      	it	le
20004134:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004138:	dd30      	ble.n	2000419c <_vfprintf_r+0x440>
2000413a:	f2c2 0800 	movt	r8, #8192	; 0x2000
2000413e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004142:	4643      	mov	r3, r8
20004144:	f04f 0a10 	mov.w	sl, #16
20004148:	46a8      	mov	r8, r5
2000414a:	f10b 0b0c 	add.w	fp, fp, #12
2000414e:	461d      	mov	r5, r3
20004150:	e002      	b.n	20004158 <_vfprintf_r+0x3fc>
20004152:	3f10      	subs	r7, #16
20004154:	2f10      	cmp	r7, #16
20004156:	dd1e      	ble.n	20004196 <_vfprintf_r+0x43a>
20004158:	f8c4 a004 	str.w	sl, [r4, #4]
2000415c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004160:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004164:	3301      	adds	r3, #1
20004166:	6025      	str	r5, [r4, #0]
20004168:	3210      	adds	r2, #16
2000416a:	2b07      	cmp	r3, #7
2000416c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004170:	f104 0408 	add.w	r4, r4, #8
20004174:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004178:	ddeb      	ble.n	20004152 <_vfprintf_r+0x3f6>
2000417a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000417e:	4648      	mov	r0, r9
20004180:	4631      	mov	r1, r6
20004182:	465a      	mov	r2, fp
20004184:	3404      	adds	r4, #4
20004186:	f7ff fddb 	bl	20003d40 <__sprint_r>
2000418a:	2800      	cmp	r0, #0
2000418c:	f47f af06 	bne.w	20003f9c <_vfprintf_r+0x240>
20004190:	3f10      	subs	r7, #16
20004192:	2f10      	cmp	r7, #16
20004194:	dce0      	bgt.n	20004158 <_vfprintf_r+0x3fc>
20004196:	462b      	mov	r3, r5
20004198:	4645      	mov	r5, r8
2000419a:	4698      	mov	r8, r3
2000419c:	6067      	str	r7, [r4, #4]
2000419e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200041a2:	f8c4 8000 	str.w	r8, [r4]
200041a6:	1c5a      	adds	r2, r3, #1
200041a8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200041ac:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200041b0:	19db      	adds	r3, r3, r7
200041b2:	2a07      	cmp	r2, #7
200041b4:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200041b8:	f300 858a 	bgt.w	20004cd0 <_vfprintf_r+0xf74>
200041bc:	3408      	adds	r4, #8
200041be:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200041c2:	b19b      	cbz	r3, 200041ec <_vfprintf_r+0x490>
200041c4:	2301      	movs	r3, #1
200041c6:	6063      	str	r3, [r4, #4]
200041c8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200041cc:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200041d0:	3207      	adds	r2, #7
200041d2:	6022      	str	r2, [r4, #0]
200041d4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200041d8:	3301      	adds	r3, #1
200041da:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200041de:	3201      	adds	r2, #1
200041e0:	2b07      	cmp	r3, #7
200041e2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200041e6:	f300 84b6 	bgt.w	20004b56 <_vfprintf_r+0xdfa>
200041ea:	3408      	adds	r4, #8
200041ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
200041ee:	b19b      	cbz	r3, 20004218 <_vfprintf_r+0x4bc>
200041f0:	2302      	movs	r3, #2
200041f2:	6063      	str	r3, [r4, #4]
200041f4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200041f8:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200041fc:	3204      	adds	r2, #4
200041fe:	6022      	str	r2, [r4, #0]
20004200:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004204:	3301      	adds	r3, #1
20004206:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000420a:	3202      	adds	r2, #2
2000420c:	2b07      	cmp	r3, #7
2000420e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004212:	f300 84af 	bgt.w	20004b74 <_vfprintf_r+0xe18>
20004216:	3408      	adds	r4, #8
20004218:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
2000421c:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20004220:	f000 8376 	beq.w	20004910 <_vfprintf_r+0xbb4>
20004224:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20004226:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004228:	1a9f      	subs	r7, r3, r2
2000422a:	2f00      	cmp	r7, #0
2000422c:	dd43      	ble.n	200042b6 <_vfprintf_r+0x55a>
2000422e:	2f10      	cmp	r7, #16
20004230:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20004dc0 <_vfprintf_r+0x1064>
20004234:	dd2e      	ble.n	20004294 <_vfprintf_r+0x538>
20004236:	4643      	mov	r3, r8
20004238:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000423c:	46a8      	mov	r8, r5
2000423e:	f04f 0a10 	mov.w	sl, #16
20004242:	f10b 0b0c 	add.w	fp, fp, #12
20004246:	461d      	mov	r5, r3
20004248:	e002      	b.n	20004250 <_vfprintf_r+0x4f4>
2000424a:	3f10      	subs	r7, #16
2000424c:	2f10      	cmp	r7, #16
2000424e:	dd1e      	ble.n	2000428e <_vfprintf_r+0x532>
20004250:	f8c4 a004 	str.w	sl, [r4, #4]
20004254:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004258:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000425c:	3301      	adds	r3, #1
2000425e:	6025      	str	r5, [r4, #0]
20004260:	3210      	adds	r2, #16
20004262:	2b07      	cmp	r3, #7
20004264:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004268:	f104 0408 	add.w	r4, r4, #8
2000426c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004270:	ddeb      	ble.n	2000424a <_vfprintf_r+0x4ee>
20004272:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004276:	4648      	mov	r0, r9
20004278:	4631      	mov	r1, r6
2000427a:	465a      	mov	r2, fp
2000427c:	3404      	adds	r4, #4
2000427e:	f7ff fd5f 	bl	20003d40 <__sprint_r>
20004282:	2800      	cmp	r0, #0
20004284:	f47f ae8a 	bne.w	20003f9c <_vfprintf_r+0x240>
20004288:	3f10      	subs	r7, #16
2000428a:	2f10      	cmp	r7, #16
2000428c:	dce0      	bgt.n	20004250 <_vfprintf_r+0x4f4>
2000428e:	462b      	mov	r3, r5
20004290:	4645      	mov	r5, r8
20004292:	4698      	mov	r8, r3
20004294:	6067      	str	r7, [r4, #4]
20004296:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000429a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000429e:	3301      	adds	r3, #1
200042a0:	f8c4 8000 	str.w	r8, [r4]
200042a4:	19d2      	adds	r2, r2, r7
200042a6:	2b07      	cmp	r3, #7
200042a8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200042ac:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200042b0:	f300 8442 	bgt.w	20004b38 <_vfprintf_r+0xddc>
200042b4:	3408      	adds	r4, #8
200042b6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200042ba:	f41c 7f80 	tst.w	ip, #256	; 0x100
200042be:	f040 829d 	bne.w	200047fc <_vfprintf_r+0xaa0>
200042c2:	9810      	ldr	r0, [sp, #64]	; 0x40
200042c4:	9913      	ldr	r1, [sp, #76]	; 0x4c
200042c6:	6060      	str	r0, [r4, #4]
200042c8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200042cc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200042d0:	3301      	adds	r3, #1
200042d2:	6021      	str	r1, [r4, #0]
200042d4:	1812      	adds	r2, r2, r0
200042d6:	2b07      	cmp	r3, #7
200042d8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200042dc:	bfd8      	it	le
200042de:	f104 0308 	addle.w	r3, r4, #8
200042e2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200042e6:	f300 839b 	bgt.w	20004a20 <_vfprintf_r+0xcc4>
200042ea:	990a      	ldr	r1, [sp, #40]	; 0x28
200042ec:	f011 0f04 	tst.w	r1, #4
200042f0:	d055      	beq.n	2000439e <_vfprintf_r+0x642>
200042f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200042f4:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
200042f8:	ebcc 0702 	rsb	r7, ip, r2
200042fc:	2f00      	cmp	r7, #0
200042fe:	dd4e      	ble.n	2000439e <_vfprintf_r+0x642>
20004300:	2f10      	cmp	r7, #16
20004302:	f249 28fc 	movw	r8, #37628	; 0x92fc
20004306:	bfd8      	it	le
20004308:	f2c2 0800 	movtle	r8, #8192	; 0x2000
2000430c:	dd2e      	ble.n	2000436c <_vfprintf_r+0x610>
2000430e:	f2c2 0800 	movt	r8, #8192	; 0x2000
20004312:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004316:	4642      	mov	r2, r8
20004318:	2410      	movs	r4, #16
2000431a:	46a8      	mov	r8, r5
2000431c:	f10a 0a0c 	add.w	sl, sl, #12
20004320:	4615      	mov	r5, r2
20004322:	e002      	b.n	2000432a <_vfprintf_r+0x5ce>
20004324:	3f10      	subs	r7, #16
20004326:	2f10      	cmp	r7, #16
20004328:	dd1d      	ble.n	20004366 <_vfprintf_r+0x60a>
2000432a:	605c      	str	r4, [r3, #4]
2000432c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004330:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004334:	3201      	adds	r2, #1
20004336:	601d      	str	r5, [r3, #0]
20004338:	3110      	adds	r1, #16
2000433a:	2a07      	cmp	r2, #7
2000433c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004340:	f103 0308 	add.w	r3, r3, #8
20004344:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004348:	ddec      	ble.n	20004324 <_vfprintf_r+0x5c8>
2000434a:	4648      	mov	r0, r9
2000434c:	4631      	mov	r1, r6
2000434e:	4652      	mov	r2, sl
20004350:	f7ff fcf6 	bl	20003d40 <__sprint_r>
20004354:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004358:	3304      	adds	r3, #4
2000435a:	2800      	cmp	r0, #0
2000435c:	f47f ae1e 	bne.w	20003f9c <_vfprintf_r+0x240>
20004360:	3f10      	subs	r7, #16
20004362:	2f10      	cmp	r7, #16
20004364:	dce1      	bgt.n	2000432a <_vfprintf_r+0x5ce>
20004366:	462a      	mov	r2, r5
20004368:	4645      	mov	r5, r8
2000436a:	4690      	mov	r8, r2
2000436c:	605f      	str	r7, [r3, #4]
2000436e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004372:	f8c3 8000 	str.w	r8, [r3]
20004376:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000437a:	3201      	adds	r2, #1
2000437c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004380:	18fb      	adds	r3, r7, r3
20004382:	2a07      	cmp	r2, #7
20004384:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004388:	dd0b      	ble.n	200043a2 <_vfprintf_r+0x646>
2000438a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000438e:	4648      	mov	r0, r9
20004390:	4631      	mov	r1, r6
20004392:	320c      	adds	r2, #12
20004394:	f7ff fcd4 	bl	20003d40 <__sprint_r>
20004398:	2800      	cmp	r0, #0
2000439a:	f47f adff 	bne.w	20003f9c <_vfprintf_r+0x240>
2000439e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200043a2:	9811      	ldr	r0, [sp, #68]	; 0x44
200043a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200043a6:	990f      	ldr	r1, [sp, #60]	; 0x3c
200043a8:	428a      	cmp	r2, r1
200043aa:	bfac      	ite	ge
200043ac:	1880      	addge	r0, r0, r2
200043ae:	1840      	addlt	r0, r0, r1
200043b0:	9011      	str	r0, [sp, #68]	; 0x44
200043b2:	2b00      	cmp	r3, #0
200043b4:	f040 8342 	bne.w	20004a3c <_vfprintf_r+0xce0>
200043b8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200043bc:	2300      	movs	r3, #0
200043be:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
200043c2:	3404      	adds	r4, #4
200043c4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200043c8:	e530      	b.n	20003e2c <_vfprintf_r+0xd0>
200043ca:	9216      	str	r2, [sp, #88]	; 0x58
200043cc:	2a00      	cmp	r2, #0
200043ce:	f43f addd 	beq.w	20003f8c <_vfprintf_r+0x230>
200043d2:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
200043d6:	2301      	movs	r3, #1
200043d8:	f04f 0c00 	mov.w	ip, #0
200043dc:	3004      	adds	r0, #4
200043de:	930c      	str	r3, [sp, #48]	; 0x30
200043e0:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
200043e4:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
200043e8:	9013      	str	r0, [sp, #76]	; 0x4c
200043ea:	9310      	str	r3, [sp, #64]	; 0x40
200043ec:	2100      	movs	r1, #0
200043ee:	9117      	str	r1, [sp, #92]	; 0x5c
200043f0:	e687      	b.n	20004102 <_vfprintf_r+0x3a6>
200043f2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200043f6:	2b00      	cmp	r3, #0
200043f8:	f040 852b 	bne.w	20004e52 <_vfprintf_r+0x10f6>
200043fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200043fe:	462b      	mov	r3, r5
20004400:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004404:	782a      	ldrb	r2, [r5, #0]
20004406:	910b      	str	r1, [sp, #44]	; 0x2c
20004408:	e553      	b.n	20003eb2 <_vfprintf_r+0x156>
2000440a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000440c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000440e:	f043 0301 	orr.w	r3, r3, #1
20004412:	930a      	str	r3, [sp, #40]	; 0x28
20004414:	462b      	mov	r3, r5
20004416:	782a      	ldrb	r2, [r5, #0]
20004418:	910b      	str	r1, [sp, #44]	; 0x2c
2000441a:	e54a      	b.n	20003eb2 <_vfprintf_r+0x156>
2000441c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000441e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004420:	6809      	ldr	r1, [r1, #0]
20004422:	910f      	str	r1, [sp, #60]	; 0x3c
20004424:	1d11      	adds	r1, r2, #4
20004426:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20004428:	2b00      	cmp	r3, #0
2000442a:	f2c0 8780 	blt.w	2000532e <_vfprintf_r+0x15d2>
2000442e:	782a      	ldrb	r2, [r5, #0]
20004430:	462b      	mov	r3, r5
20004432:	910b      	str	r1, [sp, #44]	; 0x2c
20004434:	e53d      	b.n	20003eb2 <_vfprintf_r+0x156>
20004436:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004438:	462b      	mov	r3, r5
2000443a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000443e:	782a      	ldrb	r2, [r5, #0]
20004440:	910b      	str	r1, [sp, #44]	; 0x2c
20004442:	e536      	b.n	20003eb2 <_vfprintf_r+0x156>
20004444:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004446:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004448:	f043 0304 	orr.w	r3, r3, #4
2000444c:	930a      	str	r3, [sp, #40]	; 0x28
2000444e:	462b      	mov	r3, r5
20004450:	782a      	ldrb	r2, [r5, #0]
20004452:	910b      	str	r1, [sp, #44]	; 0x2c
20004454:	e52d      	b.n	20003eb2 <_vfprintf_r+0x156>
20004456:	462b      	mov	r3, r5
20004458:	f813 2b01 	ldrb.w	r2, [r3], #1
2000445c:	2a2a      	cmp	r2, #42	; 0x2a
2000445e:	f001 80cd 	beq.w	200055fc <_vfprintf_r+0x18a0>
20004462:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004466:	2909      	cmp	r1, #9
20004468:	f201 8037 	bhi.w	200054da <_vfprintf_r+0x177e>
2000446c:	3502      	adds	r5, #2
2000446e:	2700      	movs	r7, #0
20004470:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20004474:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20004478:	462b      	mov	r3, r5
2000447a:	3501      	adds	r5, #1
2000447c:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20004480:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004484:	2909      	cmp	r1, #9
20004486:	d9f3      	bls.n	20004470 <_vfprintf_r+0x714>
20004488:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
2000448c:	461d      	mov	r5, r3
2000448e:	e511      	b.n	20003eb4 <_vfprintf_r+0x158>
20004490:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004492:	462b      	mov	r3, r5
20004494:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004496:	f042 0280 	orr.w	r2, r2, #128	; 0x80
2000449a:	920a      	str	r2, [sp, #40]	; 0x28
2000449c:	782a      	ldrb	r2, [r5, #0]
2000449e:	910b      	str	r1, [sp, #44]	; 0x2c
200044a0:	e507      	b.n	20003eb2 <_vfprintf_r+0x156>
200044a2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200044a6:	f04f 0800 	mov.w	r8, #0
200044aa:	462b      	mov	r3, r5
200044ac:	eb08 0888 	add.w	r8, r8, r8, lsl #2
200044b0:	f813 2b01 	ldrb.w	r2, [r3], #1
200044b4:	eb01 0848 	add.w	r8, r1, r8, lsl #1
200044b8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200044bc:	461d      	mov	r5, r3
200044be:	2909      	cmp	r1, #9
200044c0:	d9f3      	bls.n	200044aa <_vfprintf_r+0x74e>
200044c2:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
200044c6:	461d      	mov	r5, r3
200044c8:	e4f4      	b.n	20003eb4 <_vfprintf_r+0x158>
200044ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200044cc:	9216      	str	r2, [sp, #88]	; 0x58
200044ce:	f043 0310 	orr.w	r3, r3, #16
200044d2:	930a      	str	r3, [sp, #40]	; 0x28
200044d4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200044d8:	f01c 0f20 	tst.w	ip, #32
200044dc:	f000 815d 	beq.w	2000479a <_vfprintf_r+0xa3e>
200044e0:	980b      	ldr	r0, [sp, #44]	; 0x2c
200044e2:	1dc3      	adds	r3, r0, #7
200044e4:	f023 0307 	bic.w	r3, r3, #7
200044e8:	f103 0108 	add.w	r1, r3, #8
200044ec:	910b      	str	r1, [sp, #44]	; 0x2c
200044ee:	e9d3 ab00 	ldrd	sl, fp, [r3]
200044f2:	f1ba 0f00 	cmp.w	sl, #0
200044f6:	f17b 0200 	sbcs.w	r2, fp, #0
200044fa:	f2c0 849b 	blt.w	20004e34 <_vfprintf_r+0x10d8>
200044fe:	ea5a 030b 	orrs.w	r3, sl, fp
20004502:	f04f 0301 	mov.w	r3, #1
20004506:	bf0c      	ite	eq
20004508:	2200      	moveq	r2, #0
2000450a:	2201      	movne	r2, #1
2000450c:	e5bc      	b.n	20004088 <_vfprintf_r+0x32c>
2000450e:	980a      	ldr	r0, [sp, #40]	; 0x28
20004510:	9216      	str	r2, [sp, #88]	; 0x58
20004512:	f010 0f08 	tst.w	r0, #8
20004516:	f000 84ed 	beq.w	20004ef4 <_vfprintf_r+0x1198>
2000451a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000451c:	1dcb      	adds	r3, r1, #7
2000451e:	f023 0307 	bic.w	r3, r3, #7
20004522:	f103 0208 	add.w	r2, r3, #8
20004526:	920b      	str	r2, [sp, #44]	; 0x2c
20004528:	f8d3 8004 	ldr.w	r8, [r3, #4]
2000452c:	f8d3 a000 	ldr.w	sl, [r3]
20004530:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20004534:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20004538:	4650      	mov	r0, sl
2000453a:	4641      	mov	r1, r8
2000453c:	f003 fd82 	bl	20008044 <__isinfd>
20004540:	4683      	mov	fp, r0
20004542:	2800      	cmp	r0, #0
20004544:	f000 8599 	beq.w	2000507a <_vfprintf_r+0x131e>
20004548:	4650      	mov	r0, sl
2000454a:	2200      	movs	r2, #0
2000454c:	2300      	movs	r3, #0
2000454e:	4641      	mov	r1, r8
20004550:	f004 f96c 	bl	2000882c <__aeabi_dcmplt>
20004554:	2800      	cmp	r0, #0
20004556:	f040 850b 	bne.w	20004f70 <_vfprintf_r+0x1214>
2000455a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000455e:	f249 3134 	movw	r1, #37684	; 0x9334
20004562:	f249 3230 	movw	r2, #37680	; 0x9330
20004566:	9816      	ldr	r0, [sp, #88]	; 0x58
20004568:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000456c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004570:	f04f 0c03 	mov.w	ip, #3
20004574:	2847      	cmp	r0, #71	; 0x47
20004576:	bfd8      	it	le
20004578:	4611      	movle	r1, r2
2000457a:	9113      	str	r1, [sp, #76]	; 0x4c
2000457c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000457e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20004582:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20004586:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000458a:	910a      	str	r1, [sp, #40]	; 0x28
2000458c:	f04f 0c00 	mov.w	ip, #0
20004590:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20004594:	e5b1      	b.n	200040fa <_vfprintf_r+0x39e>
20004596:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004598:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000459a:	f043 0308 	orr.w	r3, r3, #8
2000459e:	930a      	str	r3, [sp, #40]	; 0x28
200045a0:	462b      	mov	r3, r5
200045a2:	782a      	ldrb	r2, [r5, #0]
200045a4:	910b      	str	r1, [sp, #44]	; 0x2c
200045a6:	e484      	b.n	20003eb2 <_vfprintf_r+0x156>
200045a8:	990a      	ldr	r1, [sp, #40]	; 0x28
200045aa:	f041 0140 	orr.w	r1, r1, #64	; 0x40
200045ae:	910a      	str	r1, [sp, #40]	; 0x28
200045b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
200045b2:	e73c      	b.n	2000442e <_vfprintf_r+0x6d2>
200045b4:	782a      	ldrb	r2, [r5, #0]
200045b6:	2a6c      	cmp	r2, #108	; 0x6c
200045b8:	f000 8555 	beq.w	20005066 <_vfprintf_r+0x130a>
200045bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200045be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200045c0:	910b      	str	r1, [sp, #44]	; 0x2c
200045c2:	f043 0310 	orr.w	r3, r3, #16
200045c6:	930a      	str	r3, [sp, #40]	; 0x28
200045c8:	462b      	mov	r3, r5
200045ca:	e472      	b.n	20003eb2 <_vfprintf_r+0x156>
200045cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200045ce:	f012 0f20 	tst.w	r2, #32
200045d2:	f000 8482 	beq.w	20004eda <_vfprintf_r+0x117e>
200045d6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200045d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
200045da:	6803      	ldr	r3, [r0, #0]
200045dc:	4610      	mov	r0, r2
200045de:	ea4f 71e0 	mov.w	r1, r0, asr #31
200045e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200045e4:	e9c3 0100 	strd	r0, r1, [r3]
200045e8:	f102 0a04 	add.w	sl, r2, #4
200045ec:	e41e      	b.n	20003e2c <_vfprintf_r+0xd0>
200045ee:	9216      	str	r2, [sp, #88]	; 0x58
200045f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200045f2:	f012 0320 	ands.w	r3, r2, #32
200045f6:	f000 80ef 	beq.w	200047d8 <_vfprintf_r+0xa7c>
200045fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200045fc:	1dda      	adds	r2, r3, #7
200045fe:	2300      	movs	r3, #0
20004600:	f022 0207 	bic.w	r2, r2, #7
20004604:	f102 0c08 	add.w	ip, r2, #8
20004608:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000460c:	e9d2 ab00 	ldrd	sl, fp, [r2]
20004610:	ea5a 000b 	orrs.w	r0, sl, fp
20004614:	bf0c      	ite	eq
20004616:	2200      	moveq	r2, #0
20004618:	2201      	movne	r2, #1
2000461a:	e531      	b.n	20004080 <_vfprintf_r+0x324>
2000461c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000461e:	2178      	movs	r1, #120	; 0x78
20004620:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004624:	9116      	str	r1, [sp, #88]	; 0x58
20004626:	6803      	ldr	r3, [r0, #0]
20004628:	f249 3040 	movw	r0, #37696	; 0x9340
2000462c:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20004630:	2130      	movs	r1, #48	; 0x30
20004632:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20004636:	f04c 0c02 	orr.w	ip, ip, #2
2000463a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000463c:	1e1a      	subs	r2, r3, #0
2000463e:	bf18      	it	ne
20004640:	2201      	movne	r2, #1
20004642:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004646:	469a      	mov	sl, r3
20004648:	f04f 0b00 	mov.w	fp, #0
2000464c:	3104      	adds	r1, #4
2000464e:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20004652:	9019      	str	r0, [sp, #100]	; 0x64
20004654:	2302      	movs	r3, #2
20004656:	910b      	str	r1, [sp, #44]	; 0x2c
20004658:	e512      	b.n	20004080 <_vfprintf_r+0x324>
2000465a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000465c:	9216      	str	r2, [sp, #88]	; 0x58
2000465e:	f04f 0200 	mov.w	r2, #0
20004662:	1d18      	adds	r0, r3, #4
20004664:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20004668:	681b      	ldr	r3, [r3, #0]
2000466a:	900b      	str	r0, [sp, #44]	; 0x2c
2000466c:	9313      	str	r3, [sp, #76]	; 0x4c
2000466e:	2b00      	cmp	r3, #0
20004670:	f000 86c6 	beq.w	20005400 <_vfprintf_r+0x16a4>
20004674:	2f00      	cmp	r7, #0
20004676:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004678:	f2c0 868f 	blt.w	2000539a <_vfprintf_r+0x163e>
2000467c:	2100      	movs	r1, #0
2000467e:	463a      	mov	r2, r7
20004680:	f002 fdc4 	bl	2000720c <memchr>
20004684:	4603      	mov	r3, r0
20004686:	2800      	cmp	r0, #0
20004688:	f000 86f5 	beq.w	20005476 <_vfprintf_r+0x171a>
2000468c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000468e:	1a1b      	subs	r3, r3, r0
20004690:	9310      	str	r3, [sp, #64]	; 0x40
20004692:	42bb      	cmp	r3, r7
20004694:	f340 85be 	ble.w	20005214 <_vfprintf_r+0x14b8>
20004698:	9710      	str	r7, [sp, #64]	; 0x40
2000469a:	2100      	movs	r1, #0
2000469c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200046a0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200046a4:	970c      	str	r7, [sp, #48]	; 0x30
200046a6:	9117      	str	r1, [sp, #92]	; 0x5c
200046a8:	e527      	b.n	200040fa <_vfprintf_r+0x39e>
200046aa:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200046ae:	9216      	str	r2, [sp, #88]	; 0x58
200046b0:	f01c 0f20 	tst.w	ip, #32
200046b4:	d023      	beq.n	200046fe <_vfprintf_r+0x9a2>
200046b6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200046b8:	2301      	movs	r3, #1
200046ba:	1dc2      	adds	r2, r0, #7
200046bc:	f022 0207 	bic.w	r2, r2, #7
200046c0:	f102 0108 	add.w	r1, r2, #8
200046c4:	910b      	str	r1, [sp, #44]	; 0x2c
200046c6:	e9d2 ab00 	ldrd	sl, fp, [r2]
200046ca:	ea5a 020b 	orrs.w	r2, sl, fp
200046ce:	bf0c      	ite	eq
200046d0:	2200      	moveq	r2, #0
200046d2:	2201      	movne	r2, #1
200046d4:	e4d4      	b.n	20004080 <_vfprintf_r+0x324>
200046d6:	990a      	ldr	r1, [sp, #40]	; 0x28
200046d8:	462b      	mov	r3, r5
200046da:	f041 0120 	orr.w	r1, r1, #32
200046de:	910a      	str	r1, [sp, #40]	; 0x28
200046e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
200046e2:	782a      	ldrb	r2, [r5, #0]
200046e4:	910b      	str	r1, [sp, #44]	; 0x2c
200046e6:	f7ff bbe4 	b.w	20003eb2 <_vfprintf_r+0x156>
200046ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200046ec:	9216      	str	r2, [sp, #88]	; 0x58
200046ee:	f043 0310 	orr.w	r3, r3, #16
200046f2:	930a      	str	r3, [sp, #40]	; 0x28
200046f4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200046f8:	f01c 0f20 	tst.w	ip, #32
200046fc:	d1db      	bne.n	200046b6 <_vfprintf_r+0x95a>
200046fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004700:	f013 0f10 	tst.w	r3, #16
20004704:	f000 83d5 	beq.w	20004eb2 <_vfprintf_r+0x1156>
20004708:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000470a:	2301      	movs	r3, #1
2000470c:	1d02      	adds	r2, r0, #4
2000470e:	920b      	str	r2, [sp, #44]	; 0x2c
20004710:	6801      	ldr	r1, [r0, #0]
20004712:	1e0a      	subs	r2, r1, #0
20004714:	bf18      	it	ne
20004716:	2201      	movne	r2, #1
20004718:	468a      	mov	sl, r1
2000471a:	f04f 0b00 	mov.w	fp, #0
2000471e:	e4af      	b.n	20004080 <_vfprintf_r+0x324>
20004720:	980a      	ldr	r0, [sp, #40]	; 0x28
20004722:	9216      	str	r2, [sp, #88]	; 0x58
20004724:	f249 321c 	movw	r2, #37660	; 0x931c
20004728:	f010 0f20 	tst.w	r0, #32
2000472c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004730:	9219      	str	r2, [sp, #100]	; 0x64
20004732:	f47f ac92 	bne.w	2000405a <_vfprintf_r+0x2fe>
20004736:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004738:	f013 0f10 	tst.w	r3, #16
2000473c:	f040 831a 	bne.w	20004d74 <_vfprintf_r+0x1018>
20004740:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004742:	f012 0f40 	tst.w	r2, #64	; 0x40
20004746:	f000 8315 	beq.w	20004d74 <_vfprintf_r+0x1018>
2000474a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000474c:	f103 0c04 	add.w	ip, r3, #4
20004750:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004754:	f8b3 a000 	ldrh.w	sl, [r3]
20004758:	46d2      	mov	sl, sl
2000475a:	f04f 0b00 	mov.w	fp, #0
2000475e:	e485      	b.n	2000406c <_vfprintf_r+0x310>
20004760:	9216      	str	r2, [sp, #88]	; 0x58
20004762:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20004766:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004768:	f04f 0c01 	mov.w	ip, #1
2000476c:	f04f 0000 	mov.w	r0, #0
20004770:	3104      	adds	r1, #4
20004772:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20004776:	6813      	ldr	r3, [r2, #0]
20004778:	3204      	adds	r2, #4
2000477a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000477e:	920b      	str	r2, [sp, #44]	; 0x2c
20004780:	9113      	str	r1, [sp, #76]	; 0x4c
20004782:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20004786:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
2000478a:	e62f      	b.n	200043ec <_vfprintf_r+0x690>
2000478c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004790:	9216      	str	r2, [sp, #88]	; 0x58
20004792:	f01c 0f20 	tst.w	ip, #32
20004796:	f47f aea3 	bne.w	200044e0 <_vfprintf_r+0x784>
2000479a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000479c:	f012 0f10 	tst.w	r2, #16
200047a0:	f040 82f1 	bne.w	20004d86 <_vfprintf_r+0x102a>
200047a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200047a6:	f012 0f40 	tst.w	r2, #64	; 0x40
200047aa:	f000 82ec 	beq.w	20004d86 <_vfprintf_r+0x102a>
200047ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200047b0:	f103 0c04 	add.w	ip, r3, #4
200047b4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200047b8:	f9b3 a000 	ldrsh.w	sl, [r3]
200047bc:	46d2      	mov	sl, sl
200047be:	ea4f 7bea 	mov.w	fp, sl, asr #31
200047c2:	e696      	b.n	200044f2 <_vfprintf_r+0x796>
200047c4:	990a      	ldr	r1, [sp, #40]	; 0x28
200047c6:	9216      	str	r2, [sp, #88]	; 0x58
200047c8:	f041 0110 	orr.w	r1, r1, #16
200047cc:	910a      	str	r1, [sp, #40]	; 0x28
200047ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200047d0:	f012 0320 	ands.w	r3, r2, #32
200047d4:	f47f af11 	bne.w	200045fa <_vfprintf_r+0x89e>
200047d8:	990a      	ldr	r1, [sp, #40]	; 0x28
200047da:	f011 0210 	ands.w	r2, r1, #16
200047de:	f000 8354 	beq.w	20004e8a <_vfprintf_r+0x112e>
200047e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200047e4:	f102 0c04 	add.w	ip, r2, #4
200047e8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200047ec:	6811      	ldr	r1, [r2, #0]
200047ee:	1e0a      	subs	r2, r1, #0
200047f0:	bf18      	it	ne
200047f2:	2201      	movne	r2, #1
200047f4:	468a      	mov	sl, r1
200047f6:	f04f 0b00 	mov.w	fp, #0
200047fa:	e441      	b.n	20004080 <_vfprintf_r+0x324>
200047fc:	9a16      	ldr	r2, [sp, #88]	; 0x58
200047fe:	2a65      	cmp	r2, #101	; 0x65
20004800:	f340 8128 	ble.w	20004a54 <_vfprintf_r+0xcf8>
20004804:	9812      	ldr	r0, [sp, #72]	; 0x48
20004806:	2200      	movs	r2, #0
20004808:	2300      	movs	r3, #0
2000480a:	991b      	ldr	r1, [sp, #108]	; 0x6c
2000480c:	f004 f804 	bl	20008818 <__aeabi_dcmpeq>
20004810:	2800      	cmp	r0, #0
20004812:	f000 81be 	beq.w	20004b92 <_vfprintf_r+0xe36>
20004816:	2301      	movs	r3, #1
20004818:	6063      	str	r3, [r4, #4]
2000481a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000481e:	f249 335c 	movw	r3, #37724	; 0x935c
20004822:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004826:	6023      	str	r3, [r4, #0]
20004828:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000482c:	3201      	adds	r2, #1
2000482e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004832:	3301      	adds	r3, #1
20004834:	2a07      	cmp	r2, #7
20004836:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000483a:	bfd8      	it	le
2000483c:	f104 0308 	addle.w	r3, r4, #8
20004840:	f300 839b 	bgt.w	20004f7a <_vfprintf_r+0x121e>
20004844:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004848:	981a      	ldr	r0, [sp, #104]	; 0x68
2000484a:	4282      	cmp	r2, r0
2000484c:	db04      	blt.n	20004858 <_vfprintf_r+0xafc>
2000484e:	990a      	ldr	r1, [sp, #40]	; 0x28
20004850:	f011 0f01 	tst.w	r1, #1
20004854:	f43f ad49 	beq.w	200042ea <_vfprintf_r+0x58e>
20004858:	2201      	movs	r2, #1
2000485a:	605a      	str	r2, [r3, #4]
2000485c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004860:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004864:	3201      	adds	r2, #1
20004866:	981d      	ldr	r0, [sp, #116]	; 0x74
20004868:	3101      	adds	r1, #1
2000486a:	2a07      	cmp	r2, #7
2000486c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004870:	6018      	str	r0, [r3, #0]
20004872:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004876:	f300 855f 	bgt.w	20005338 <_vfprintf_r+0x15dc>
2000487a:	3308      	adds	r3, #8
2000487c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000487e:	1e4f      	subs	r7, r1, #1
20004880:	2f00      	cmp	r7, #0
20004882:	f77f ad32 	ble.w	200042ea <_vfprintf_r+0x58e>
20004886:	2f10      	cmp	r7, #16
20004888:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20004dc0 <_vfprintf_r+0x1064>
2000488c:	f340 82ea 	ble.w	20004e64 <_vfprintf_r+0x1108>
20004890:	4642      	mov	r2, r8
20004892:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004896:	46a8      	mov	r8, r5
20004898:	2410      	movs	r4, #16
2000489a:	f10a 0a0c 	add.w	sl, sl, #12
2000489e:	4615      	mov	r5, r2
200048a0:	e003      	b.n	200048aa <_vfprintf_r+0xb4e>
200048a2:	3f10      	subs	r7, #16
200048a4:	2f10      	cmp	r7, #16
200048a6:	f340 82da 	ble.w	20004e5e <_vfprintf_r+0x1102>
200048aa:	605c      	str	r4, [r3, #4]
200048ac:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200048b0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200048b4:	3201      	adds	r2, #1
200048b6:	601d      	str	r5, [r3, #0]
200048b8:	3110      	adds	r1, #16
200048ba:	2a07      	cmp	r2, #7
200048bc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200048c0:	f103 0308 	add.w	r3, r3, #8
200048c4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200048c8:	ddeb      	ble.n	200048a2 <_vfprintf_r+0xb46>
200048ca:	4648      	mov	r0, r9
200048cc:	4631      	mov	r1, r6
200048ce:	4652      	mov	r2, sl
200048d0:	f7ff fa36 	bl	20003d40 <__sprint_r>
200048d4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200048d8:	3304      	adds	r3, #4
200048da:	2800      	cmp	r0, #0
200048dc:	d0e1      	beq.n	200048a2 <_vfprintf_r+0xb46>
200048de:	f7ff bb5d 	b.w	20003f9c <_vfprintf_r+0x240>
200048e2:	b97b      	cbnz	r3, 20004904 <_vfprintf_r+0xba8>
200048e4:	990a      	ldr	r1, [sp, #40]	; 0x28
200048e6:	f011 0f01 	tst.w	r1, #1
200048ea:	d00b      	beq.n	20004904 <_vfprintf_r+0xba8>
200048ec:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200048f0:	2330      	movs	r3, #48	; 0x30
200048f2:	3204      	adds	r2, #4
200048f4:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
200048f8:	3227      	adds	r2, #39	; 0x27
200048fa:	2301      	movs	r3, #1
200048fc:	9213      	str	r2, [sp, #76]	; 0x4c
200048fe:	9310      	str	r3, [sp, #64]	; 0x40
20004900:	f7ff bbf3 	b.w	200040ea <_vfprintf_r+0x38e>
20004904:	9818      	ldr	r0, [sp, #96]	; 0x60
20004906:	2100      	movs	r1, #0
20004908:	9110      	str	r1, [sp, #64]	; 0x40
2000490a:	9013      	str	r0, [sp, #76]	; 0x4c
2000490c:	f7ff bbed 	b.w	200040ea <_vfprintf_r+0x38e>
20004910:	980f      	ldr	r0, [sp, #60]	; 0x3c
20004912:	990c      	ldr	r1, [sp, #48]	; 0x30
20004914:	1a47      	subs	r7, r0, r1
20004916:	2f00      	cmp	r7, #0
20004918:	f77f ac84 	ble.w	20004224 <_vfprintf_r+0x4c8>
2000491c:	2f10      	cmp	r7, #16
2000491e:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20004dc0 <_vfprintf_r+0x1064>
20004922:	dd2e      	ble.n	20004982 <_vfprintf_r+0xc26>
20004924:	4643      	mov	r3, r8
20004926:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000492a:	46a8      	mov	r8, r5
2000492c:	f04f 0a10 	mov.w	sl, #16
20004930:	f10b 0b0c 	add.w	fp, fp, #12
20004934:	461d      	mov	r5, r3
20004936:	e002      	b.n	2000493e <_vfprintf_r+0xbe2>
20004938:	3f10      	subs	r7, #16
2000493a:	2f10      	cmp	r7, #16
2000493c:	dd1e      	ble.n	2000497c <_vfprintf_r+0xc20>
2000493e:	f8c4 a004 	str.w	sl, [r4, #4]
20004942:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004946:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000494a:	3301      	adds	r3, #1
2000494c:	6025      	str	r5, [r4, #0]
2000494e:	3210      	adds	r2, #16
20004950:	2b07      	cmp	r3, #7
20004952:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004956:	f104 0408 	add.w	r4, r4, #8
2000495a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000495e:	ddeb      	ble.n	20004938 <_vfprintf_r+0xbdc>
20004960:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004964:	4648      	mov	r0, r9
20004966:	4631      	mov	r1, r6
20004968:	465a      	mov	r2, fp
2000496a:	3404      	adds	r4, #4
2000496c:	f7ff f9e8 	bl	20003d40 <__sprint_r>
20004970:	2800      	cmp	r0, #0
20004972:	f47f ab13 	bne.w	20003f9c <_vfprintf_r+0x240>
20004976:	3f10      	subs	r7, #16
20004978:	2f10      	cmp	r7, #16
2000497a:	dce0      	bgt.n	2000493e <_vfprintf_r+0xbe2>
2000497c:	462b      	mov	r3, r5
2000497e:	4645      	mov	r5, r8
20004980:	4698      	mov	r8, r3
20004982:	6067      	str	r7, [r4, #4]
20004984:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004988:	f8c4 8000 	str.w	r8, [r4]
2000498c:	1c5a      	adds	r2, r3, #1
2000498e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004992:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004996:	19db      	adds	r3, r3, r7
20004998:	2a07      	cmp	r2, #7
2000499a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000499e:	f300 823a 	bgt.w	20004e16 <_vfprintf_r+0x10ba>
200049a2:	3408      	adds	r4, #8
200049a4:	e43e      	b.n	20004224 <_vfprintf_r+0x4c8>
200049a6:	9913      	ldr	r1, [sp, #76]	; 0x4c
200049a8:	6063      	str	r3, [r4, #4]
200049aa:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200049ae:	6021      	str	r1, [r4, #0]
200049b0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200049b4:	3201      	adds	r2, #1
200049b6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200049ba:	18cb      	adds	r3, r1, r3
200049bc:	2a07      	cmp	r2, #7
200049be:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200049c2:	f300 8549 	bgt.w	20005458 <_vfprintf_r+0x16fc>
200049c6:	3408      	adds	r4, #8
200049c8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
200049ca:	2301      	movs	r3, #1
200049cc:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200049d0:	6063      	str	r3, [r4, #4]
200049d2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200049d6:	6022      	str	r2, [r4, #0]
200049d8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200049dc:	3301      	adds	r3, #1
200049de:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200049e2:	3201      	adds	r2, #1
200049e4:	2b07      	cmp	r3, #7
200049e6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200049ea:	bfd8      	it	le
200049ec:	f104 0308 	addle.w	r3, r4, #8
200049f0:	f300 8523 	bgt.w	2000543a <_vfprintf_r+0x16de>
200049f4:	9813      	ldr	r0, [sp, #76]	; 0x4c
200049f6:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200049fa:	19c7      	adds	r7, r0, r7
200049fc:	981a      	ldr	r0, [sp, #104]	; 0x68
200049fe:	601f      	str	r7, [r3, #0]
20004a00:	1a81      	subs	r1, r0, r2
20004a02:	6059      	str	r1, [r3, #4]
20004a04:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004a08:	1a8a      	subs	r2, r1, r2
20004a0a:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
20004a0e:	1812      	adds	r2, r2, r0
20004a10:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004a14:	3101      	adds	r1, #1
20004a16:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
20004a1a:	2907      	cmp	r1, #7
20004a1c:	f340 8232 	ble.w	20004e84 <_vfprintf_r+0x1128>
20004a20:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004a24:	4648      	mov	r0, r9
20004a26:	4631      	mov	r1, r6
20004a28:	320c      	adds	r2, #12
20004a2a:	f7ff f989 	bl	20003d40 <__sprint_r>
20004a2e:	2800      	cmp	r0, #0
20004a30:	f47f aab4 	bne.w	20003f9c <_vfprintf_r+0x240>
20004a34:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004a38:	3304      	adds	r3, #4
20004a3a:	e456      	b.n	200042ea <_vfprintf_r+0x58e>
20004a3c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004a40:	4648      	mov	r0, r9
20004a42:	4631      	mov	r1, r6
20004a44:	320c      	adds	r2, #12
20004a46:	f7ff f97b 	bl	20003d40 <__sprint_r>
20004a4a:	2800      	cmp	r0, #0
20004a4c:	f43f acb4 	beq.w	200043b8 <_vfprintf_r+0x65c>
20004a50:	f7ff baa4 	b.w	20003f9c <_vfprintf_r+0x240>
20004a54:	991a      	ldr	r1, [sp, #104]	; 0x68
20004a56:	2901      	cmp	r1, #1
20004a58:	dd4c      	ble.n	20004af4 <_vfprintf_r+0xd98>
20004a5a:	2301      	movs	r3, #1
20004a5c:	6063      	str	r3, [r4, #4]
20004a5e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004a62:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004a66:	3301      	adds	r3, #1
20004a68:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004a6a:	3201      	adds	r2, #1
20004a6c:	2b07      	cmp	r3, #7
20004a6e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004a72:	6020      	str	r0, [r4, #0]
20004a74:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004a78:	f300 81b2 	bgt.w	20004de0 <_vfprintf_r+0x1084>
20004a7c:	3408      	adds	r4, #8
20004a7e:	2301      	movs	r3, #1
20004a80:	6063      	str	r3, [r4, #4]
20004a82:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004a86:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004a8a:	3301      	adds	r3, #1
20004a8c:	991d      	ldr	r1, [sp, #116]	; 0x74
20004a8e:	3201      	adds	r2, #1
20004a90:	2b07      	cmp	r3, #7
20004a92:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004a96:	6021      	str	r1, [r4, #0]
20004a98:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004a9c:	f300 8192 	bgt.w	20004dc4 <_vfprintf_r+0x1068>
20004aa0:	3408      	adds	r4, #8
20004aa2:	9812      	ldr	r0, [sp, #72]	; 0x48
20004aa4:	2200      	movs	r2, #0
20004aa6:	2300      	movs	r3, #0
20004aa8:	991b      	ldr	r1, [sp, #108]	; 0x6c
20004aaa:	f003 feb5 	bl	20008818 <__aeabi_dcmpeq>
20004aae:	2800      	cmp	r0, #0
20004ab0:	f040 811d 	bne.w	20004cee <_vfprintf_r+0xf92>
20004ab4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20004ab6:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004ab8:	1e5a      	subs	r2, r3, #1
20004aba:	6062      	str	r2, [r4, #4]
20004abc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004ac0:	1c41      	adds	r1, r0, #1
20004ac2:	6021      	str	r1, [r4, #0]
20004ac4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004ac8:	3301      	adds	r3, #1
20004aca:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004ace:	188a      	adds	r2, r1, r2
20004ad0:	2b07      	cmp	r3, #7
20004ad2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004ad6:	dc21      	bgt.n	20004b1c <_vfprintf_r+0xdc0>
20004ad8:	3408      	adds	r4, #8
20004ada:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20004adc:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20004ae0:	981c      	ldr	r0, [sp, #112]	; 0x70
20004ae2:	6022      	str	r2, [r4, #0]
20004ae4:	6063      	str	r3, [r4, #4]
20004ae6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004aea:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004aee:	3301      	adds	r3, #1
20004af0:	f7ff bbf0 	b.w	200042d4 <_vfprintf_r+0x578>
20004af4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004af6:	f012 0f01 	tst.w	r2, #1
20004afa:	d1ae      	bne.n	20004a5a <_vfprintf_r+0xcfe>
20004afc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20004afe:	2301      	movs	r3, #1
20004b00:	6063      	str	r3, [r4, #4]
20004b02:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b06:	6022      	str	r2, [r4, #0]
20004b08:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004b0c:	3301      	adds	r3, #1
20004b0e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b12:	3201      	adds	r2, #1
20004b14:	2b07      	cmp	r3, #7
20004b16:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b1a:	dddd      	ble.n	20004ad8 <_vfprintf_r+0xd7c>
20004b1c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004b20:	4648      	mov	r0, r9
20004b22:	4631      	mov	r1, r6
20004b24:	320c      	adds	r2, #12
20004b26:	f7ff f90b 	bl	20003d40 <__sprint_r>
20004b2a:	2800      	cmp	r0, #0
20004b2c:	f47f aa36 	bne.w	20003f9c <_vfprintf_r+0x240>
20004b30:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004b34:	3404      	adds	r4, #4
20004b36:	e7d0      	b.n	20004ada <_vfprintf_r+0xd7e>
20004b38:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004b3c:	4648      	mov	r0, r9
20004b3e:	4631      	mov	r1, r6
20004b40:	320c      	adds	r2, #12
20004b42:	f7ff f8fd 	bl	20003d40 <__sprint_r>
20004b46:	2800      	cmp	r0, #0
20004b48:	f47f aa28 	bne.w	20003f9c <_vfprintf_r+0x240>
20004b4c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004b50:	3404      	adds	r4, #4
20004b52:	f7ff bbb0 	b.w	200042b6 <_vfprintf_r+0x55a>
20004b56:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004b5a:	4648      	mov	r0, r9
20004b5c:	4631      	mov	r1, r6
20004b5e:	320c      	adds	r2, #12
20004b60:	f7ff f8ee 	bl	20003d40 <__sprint_r>
20004b64:	2800      	cmp	r0, #0
20004b66:	f47f aa19 	bne.w	20003f9c <_vfprintf_r+0x240>
20004b6a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004b6e:	3404      	adds	r4, #4
20004b70:	f7ff bb3c 	b.w	200041ec <_vfprintf_r+0x490>
20004b74:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004b78:	4648      	mov	r0, r9
20004b7a:	4631      	mov	r1, r6
20004b7c:	320c      	adds	r2, #12
20004b7e:	f7ff f8df 	bl	20003d40 <__sprint_r>
20004b82:	2800      	cmp	r0, #0
20004b84:	f47f aa0a 	bne.w	20003f9c <_vfprintf_r+0x240>
20004b88:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004b8c:	3404      	adds	r4, #4
20004b8e:	f7ff bb43 	b.w	20004218 <_vfprintf_r+0x4bc>
20004b92:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20004b96:	2b00      	cmp	r3, #0
20004b98:	f340 81fd 	ble.w	20004f96 <_vfprintf_r+0x123a>
20004b9c:	991a      	ldr	r1, [sp, #104]	; 0x68
20004b9e:	428b      	cmp	r3, r1
20004ba0:	f6ff af01 	blt.w	200049a6 <_vfprintf_r+0xc4a>
20004ba4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20004ba6:	6061      	str	r1, [r4, #4]
20004ba8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004bac:	6022      	str	r2, [r4, #0]
20004bae:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004bb2:	3301      	adds	r3, #1
20004bb4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004bb8:	1852      	adds	r2, r2, r1
20004bba:	2b07      	cmp	r3, #7
20004bbc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004bc0:	bfd8      	it	le
20004bc2:	f104 0308 	addle.w	r3, r4, #8
20004bc6:	f300 8429 	bgt.w	2000541c <_vfprintf_r+0x16c0>
20004bca:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20004bce:	981a      	ldr	r0, [sp, #104]	; 0x68
20004bd0:	1a24      	subs	r4, r4, r0
20004bd2:	2c00      	cmp	r4, #0
20004bd4:	f340 81b3 	ble.w	20004f3e <_vfprintf_r+0x11e2>
20004bd8:	2c10      	cmp	r4, #16
20004bda:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20004dc0 <_vfprintf_r+0x1064>
20004bde:	f340 819d 	ble.w	20004f1c <_vfprintf_r+0x11c0>
20004be2:	4642      	mov	r2, r8
20004be4:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004be8:	46a8      	mov	r8, r5
20004bea:	2710      	movs	r7, #16
20004bec:	f10a 0a0c 	add.w	sl, sl, #12
20004bf0:	4615      	mov	r5, r2
20004bf2:	e003      	b.n	20004bfc <_vfprintf_r+0xea0>
20004bf4:	3c10      	subs	r4, #16
20004bf6:	2c10      	cmp	r4, #16
20004bf8:	f340 818d 	ble.w	20004f16 <_vfprintf_r+0x11ba>
20004bfc:	605f      	str	r7, [r3, #4]
20004bfe:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004c02:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004c06:	3201      	adds	r2, #1
20004c08:	601d      	str	r5, [r3, #0]
20004c0a:	3110      	adds	r1, #16
20004c0c:	2a07      	cmp	r2, #7
20004c0e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004c12:	f103 0308 	add.w	r3, r3, #8
20004c16:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004c1a:	ddeb      	ble.n	20004bf4 <_vfprintf_r+0xe98>
20004c1c:	4648      	mov	r0, r9
20004c1e:	4631      	mov	r1, r6
20004c20:	4652      	mov	r2, sl
20004c22:	f7ff f88d 	bl	20003d40 <__sprint_r>
20004c26:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004c2a:	3304      	adds	r3, #4
20004c2c:	2800      	cmp	r0, #0
20004c2e:	d0e1      	beq.n	20004bf4 <_vfprintf_r+0xe98>
20004c30:	f7ff b9b4 	b.w	20003f9c <_vfprintf_r+0x240>
20004c34:	9a18      	ldr	r2, [sp, #96]	; 0x60
20004c36:	9819      	ldr	r0, [sp, #100]	; 0x64
20004c38:	4613      	mov	r3, r2
20004c3a:	9213      	str	r2, [sp, #76]	; 0x4c
20004c3c:	f00a 020f 	and.w	r2, sl, #15
20004c40:	ea4f 111a 	mov.w	r1, sl, lsr #4
20004c44:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20004c48:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20004c4c:	5c82      	ldrb	r2, [r0, r2]
20004c4e:	468a      	mov	sl, r1
20004c50:	46e3      	mov	fp, ip
20004c52:	ea5a 0c0b 	orrs.w	ip, sl, fp
20004c56:	f803 2d01 	strb.w	r2, [r3, #-1]!
20004c5a:	d1ef      	bne.n	20004c3c <_vfprintf_r+0xee0>
20004c5c:	9818      	ldr	r0, [sp, #96]	; 0x60
20004c5e:	9313      	str	r3, [sp, #76]	; 0x4c
20004c60:	1ac0      	subs	r0, r0, r3
20004c62:	9010      	str	r0, [sp, #64]	; 0x40
20004c64:	f7ff ba41 	b.w	200040ea <_vfprintf_r+0x38e>
20004c68:	2209      	movs	r2, #9
20004c6a:	2300      	movs	r3, #0
20004c6c:	4552      	cmp	r2, sl
20004c6e:	eb73 000b 	sbcs.w	r0, r3, fp
20004c72:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20004c76:	d21f      	bcs.n	20004cb8 <_vfprintf_r+0xf5c>
20004c78:	4623      	mov	r3, r4
20004c7a:	4644      	mov	r4, r8
20004c7c:	46b8      	mov	r8, r7
20004c7e:	461f      	mov	r7, r3
20004c80:	4650      	mov	r0, sl
20004c82:	4659      	mov	r1, fp
20004c84:	220a      	movs	r2, #10
20004c86:	2300      	movs	r3, #0
20004c88:	f003 fe20 	bl	200088cc <__aeabi_uldivmod>
20004c8c:	2300      	movs	r3, #0
20004c8e:	4650      	mov	r0, sl
20004c90:	4659      	mov	r1, fp
20004c92:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20004c96:	220a      	movs	r2, #10
20004c98:	f804 cd01 	strb.w	ip, [r4, #-1]!
20004c9c:	f003 fe16 	bl	200088cc <__aeabi_uldivmod>
20004ca0:	2209      	movs	r2, #9
20004ca2:	2300      	movs	r3, #0
20004ca4:	4682      	mov	sl, r0
20004ca6:	468b      	mov	fp, r1
20004ca8:	4552      	cmp	r2, sl
20004caa:	eb73 030b 	sbcs.w	r3, r3, fp
20004cae:	d3e7      	bcc.n	20004c80 <_vfprintf_r+0xf24>
20004cb0:	463b      	mov	r3, r7
20004cb2:	4647      	mov	r7, r8
20004cb4:	46a0      	mov	r8, r4
20004cb6:	461c      	mov	r4, r3
20004cb8:	f108 30ff 	add.w	r0, r8, #4294967295
20004cbc:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20004cc0:	9013      	str	r0, [sp, #76]	; 0x4c
20004cc2:	f808 ac01 	strb.w	sl, [r8, #-1]
20004cc6:	9918      	ldr	r1, [sp, #96]	; 0x60
20004cc8:	1a09      	subs	r1, r1, r0
20004cca:	9110      	str	r1, [sp, #64]	; 0x40
20004ccc:	f7ff ba0d 	b.w	200040ea <_vfprintf_r+0x38e>
20004cd0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004cd4:	4648      	mov	r0, r9
20004cd6:	4631      	mov	r1, r6
20004cd8:	320c      	adds	r2, #12
20004cda:	f7ff f831 	bl	20003d40 <__sprint_r>
20004cde:	2800      	cmp	r0, #0
20004ce0:	f47f a95c 	bne.w	20003f9c <_vfprintf_r+0x240>
20004ce4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004ce8:	3404      	adds	r4, #4
20004cea:	f7ff ba68 	b.w	200041be <_vfprintf_r+0x462>
20004cee:	991a      	ldr	r1, [sp, #104]	; 0x68
20004cf0:	1e4f      	subs	r7, r1, #1
20004cf2:	2f00      	cmp	r7, #0
20004cf4:	f77f aef1 	ble.w	20004ada <_vfprintf_r+0xd7e>
20004cf8:	2f10      	cmp	r7, #16
20004cfa:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20004dc0 <_vfprintf_r+0x1064>
20004cfe:	dd4e      	ble.n	20004d9e <_vfprintf_r+0x1042>
20004d00:	4643      	mov	r3, r8
20004d02:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004d06:	46a8      	mov	r8, r5
20004d08:	f04f 0a10 	mov.w	sl, #16
20004d0c:	f10b 0b0c 	add.w	fp, fp, #12
20004d10:	461d      	mov	r5, r3
20004d12:	e002      	b.n	20004d1a <_vfprintf_r+0xfbe>
20004d14:	3f10      	subs	r7, #16
20004d16:	2f10      	cmp	r7, #16
20004d18:	dd3e      	ble.n	20004d98 <_vfprintf_r+0x103c>
20004d1a:	f8c4 a004 	str.w	sl, [r4, #4]
20004d1e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004d22:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004d26:	3301      	adds	r3, #1
20004d28:	6025      	str	r5, [r4, #0]
20004d2a:	3210      	adds	r2, #16
20004d2c:	2b07      	cmp	r3, #7
20004d2e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004d32:	f104 0408 	add.w	r4, r4, #8
20004d36:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004d3a:	ddeb      	ble.n	20004d14 <_vfprintf_r+0xfb8>
20004d3c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004d40:	4648      	mov	r0, r9
20004d42:	4631      	mov	r1, r6
20004d44:	465a      	mov	r2, fp
20004d46:	3404      	adds	r4, #4
20004d48:	f7fe fffa 	bl	20003d40 <__sprint_r>
20004d4c:	2800      	cmp	r0, #0
20004d4e:	d0e1      	beq.n	20004d14 <_vfprintf_r+0xfb8>
20004d50:	f7ff b924 	b.w	20003f9c <_vfprintf_r+0x240>
20004d54:	9816      	ldr	r0, [sp, #88]	; 0x58
20004d56:	2130      	movs	r1, #48	; 0x30
20004d58:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004d5c:	2201      	movs	r2, #1
20004d5e:	2302      	movs	r3, #2
20004d60:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20004d64:	f04c 0c02 	orr.w	ip, ip, #2
20004d68:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20004d6c:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20004d70:	f7ff b986 	b.w	20004080 <_vfprintf_r+0x324>
20004d74:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004d76:	1d01      	adds	r1, r0, #4
20004d78:	6803      	ldr	r3, [r0, #0]
20004d7a:	910b      	str	r1, [sp, #44]	; 0x2c
20004d7c:	469a      	mov	sl, r3
20004d7e:	f04f 0b00 	mov.w	fp, #0
20004d82:	f7ff b973 	b.w	2000406c <_vfprintf_r+0x310>
20004d86:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004d88:	1d01      	adds	r1, r0, #4
20004d8a:	6803      	ldr	r3, [r0, #0]
20004d8c:	910b      	str	r1, [sp, #44]	; 0x2c
20004d8e:	469a      	mov	sl, r3
20004d90:	ea4f 7bea 	mov.w	fp, sl, asr #31
20004d94:	f7ff bbad 	b.w	200044f2 <_vfprintf_r+0x796>
20004d98:	462b      	mov	r3, r5
20004d9a:	4645      	mov	r5, r8
20004d9c:	4698      	mov	r8, r3
20004d9e:	6067      	str	r7, [r4, #4]
20004da0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004da4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004da8:	3301      	adds	r3, #1
20004daa:	f8c4 8000 	str.w	r8, [r4]
20004dae:	19d2      	adds	r2, r2, r7
20004db0:	2b07      	cmp	r3, #7
20004db2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004db6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004dba:	f77f ae8d 	ble.w	20004ad8 <_vfprintf_r+0xd7c>
20004dbe:	e6ad      	b.n	20004b1c <_vfprintf_r+0xdc0>
20004dc0:	2000930c 	.word	0x2000930c
20004dc4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004dc8:	4648      	mov	r0, r9
20004dca:	4631      	mov	r1, r6
20004dcc:	320c      	adds	r2, #12
20004dce:	f7fe ffb7 	bl	20003d40 <__sprint_r>
20004dd2:	2800      	cmp	r0, #0
20004dd4:	f47f a8e2 	bne.w	20003f9c <_vfprintf_r+0x240>
20004dd8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004ddc:	3404      	adds	r4, #4
20004dde:	e660      	b.n	20004aa2 <_vfprintf_r+0xd46>
20004de0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004de4:	4648      	mov	r0, r9
20004de6:	4631      	mov	r1, r6
20004de8:	320c      	adds	r2, #12
20004dea:	f7fe ffa9 	bl	20003d40 <__sprint_r>
20004dee:	2800      	cmp	r0, #0
20004df0:	f47f a8d4 	bne.w	20003f9c <_vfprintf_r+0x240>
20004df4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004df8:	3404      	adds	r4, #4
20004dfa:	e640      	b.n	20004a7e <_vfprintf_r+0xd22>
20004dfc:	2830      	cmp	r0, #48	; 0x30
20004dfe:	f000 82ec 	beq.w	200053da <_vfprintf_r+0x167e>
20004e02:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004e04:	2330      	movs	r3, #48	; 0x30
20004e06:	f800 3d01 	strb.w	r3, [r0, #-1]!
20004e0a:	9918      	ldr	r1, [sp, #96]	; 0x60
20004e0c:	9013      	str	r0, [sp, #76]	; 0x4c
20004e0e:	1a09      	subs	r1, r1, r0
20004e10:	9110      	str	r1, [sp, #64]	; 0x40
20004e12:	f7ff b96a 	b.w	200040ea <_vfprintf_r+0x38e>
20004e16:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004e1a:	4648      	mov	r0, r9
20004e1c:	4631      	mov	r1, r6
20004e1e:	320c      	adds	r2, #12
20004e20:	f7fe ff8e 	bl	20003d40 <__sprint_r>
20004e24:	2800      	cmp	r0, #0
20004e26:	f47f a8b9 	bne.w	20003f9c <_vfprintf_r+0x240>
20004e2a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004e2e:	3404      	adds	r4, #4
20004e30:	f7ff b9f8 	b.w	20004224 <_vfprintf_r+0x4c8>
20004e34:	f1da 0a00 	rsbs	sl, sl, #0
20004e38:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20004e3c:	232d      	movs	r3, #45	; 0x2d
20004e3e:	ea5a 0c0b 	orrs.w	ip, sl, fp
20004e42:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20004e46:	bf0c      	ite	eq
20004e48:	2200      	moveq	r2, #0
20004e4a:	2201      	movne	r2, #1
20004e4c:	2301      	movs	r3, #1
20004e4e:	f7ff b91b 	b.w	20004088 <_vfprintf_r+0x32c>
20004e52:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004e54:	462b      	mov	r3, r5
20004e56:	782a      	ldrb	r2, [r5, #0]
20004e58:	910b      	str	r1, [sp, #44]	; 0x2c
20004e5a:	f7ff b82a 	b.w	20003eb2 <_vfprintf_r+0x156>
20004e5e:	462a      	mov	r2, r5
20004e60:	4645      	mov	r5, r8
20004e62:	4690      	mov	r8, r2
20004e64:	605f      	str	r7, [r3, #4]
20004e66:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004e6a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004e6e:	3201      	adds	r2, #1
20004e70:	f8c3 8000 	str.w	r8, [r3]
20004e74:	19c9      	adds	r1, r1, r7
20004e76:	2a07      	cmp	r2, #7
20004e78:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004e7c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004e80:	f73f adce 	bgt.w	20004a20 <_vfprintf_r+0xcc4>
20004e84:	3308      	adds	r3, #8
20004e86:	f7ff ba30 	b.w	200042ea <_vfprintf_r+0x58e>
20004e8a:	980a      	ldr	r0, [sp, #40]	; 0x28
20004e8c:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20004e90:	f000 81ed 	beq.w	2000526e <_vfprintf_r+0x1512>
20004e94:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004e96:	4613      	mov	r3, r2
20004e98:	1d0a      	adds	r2, r1, #4
20004e9a:	920b      	str	r2, [sp, #44]	; 0x2c
20004e9c:	f8b1 a000 	ldrh.w	sl, [r1]
20004ea0:	f1ba 0200 	subs.w	r2, sl, #0
20004ea4:	bf18      	it	ne
20004ea6:	2201      	movne	r2, #1
20004ea8:	46d2      	mov	sl, sl
20004eaa:	f04f 0b00 	mov.w	fp, #0
20004eae:	f7ff b8e7 	b.w	20004080 <_vfprintf_r+0x324>
20004eb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004eb4:	f013 0f40 	tst.w	r3, #64	; 0x40
20004eb8:	f000 81cc 	beq.w	20005254 <_vfprintf_r+0x14f8>
20004ebc:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004ebe:	2301      	movs	r3, #1
20004ec0:	1d01      	adds	r1, r0, #4
20004ec2:	910b      	str	r1, [sp, #44]	; 0x2c
20004ec4:	f8b0 a000 	ldrh.w	sl, [r0]
20004ec8:	f1ba 0200 	subs.w	r2, sl, #0
20004ecc:	bf18      	it	ne
20004ece:	2201      	movne	r2, #1
20004ed0:	46d2      	mov	sl, sl
20004ed2:	f04f 0b00 	mov.w	fp, #0
20004ed6:	f7ff b8d3 	b.w	20004080 <_vfprintf_r+0x324>
20004eda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004edc:	f013 0f10 	tst.w	r3, #16
20004ee0:	f000 81a4 	beq.w	2000522c <_vfprintf_r+0x14d0>
20004ee4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004ee6:	9911      	ldr	r1, [sp, #68]	; 0x44
20004ee8:	f100 0a04 	add.w	sl, r0, #4
20004eec:	6803      	ldr	r3, [r0, #0]
20004eee:	6019      	str	r1, [r3, #0]
20004ef0:	f7fe bf9c 	b.w	20003e2c <_vfprintf_r+0xd0>
20004ef4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004ef6:	1dc3      	adds	r3, r0, #7
20004ef8:	f023 0307 	bic.w	r3, r3, #7
20004efc:	f103 0108 	add.w	r1, r3, #8
20004f00:	910b      	str	r1, [sp, #44]	; 0x2c
20004f02:	f8d3 8004 	ldr.w	r8, [r3, #4]
20004f06:	f8d3 a000 	ldr.w	sl, [r3]
20004f0a:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20004f0e:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20004f12:	f7ff bb11 	b.w	20004538 <_vfprintf_r+0x7dc>
20004f16:	462a      	mov	r2, r5
20004f18:	4645      	mov	r5, r8
20004f1a:	4690      	mov	r8, r2
20004f1c:	605c      	str	r4, [r3, #4]
20004f1e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004f22:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004f26:	3201      	adds	r2, #1
20004f28:	f8c3 8000 	str.w	r8, [r3]
20004f2c:	1909      	adds	r1, r1, r4
20004f2e:	2a07      	cmp	r2, #7
20004f30:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004f34:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004f38:	f300 82ea 	bgt.w	20005510 <_vfprintf_r+0x17b4>
20004f3c:	3308      	adds	r3, #8
20004f3e:	990a      	ldr	r1, [sp, #40]	; 0x28
20004f40:	f011 0f01 	tst.w	r1, #1
20004f44:	f43f a9d1 	beq.w	200042ea <_vfprintf_r+0x58e>
20004f48:	2201      	movs	r2, #1
20004f4a:	605a      	str	r2, [r3, #4]
20004f4c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004f50:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004f54:	3201      	adds	r2, #1
20004f56:	981d      	ldr	r0, [sp, #116]	; 0x74
20004f58:	3101      	adds	r1, #1
20004f5a:	2a07      	cmp	r2, #7
20004f5c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004f60:	6018      	str	r0, [r3, #0]
20004f62:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004f66:	f73f ad5b 	bgt.w	20004a20 <_vfprintf_r+0xcc4>
20004f6a:	3308      	adds	r3, #8
20004f6c:	f7ff b9bd 	b.w	200042ea <_vfprintf_r+0x58e>
20004f70:	232d      	movs	r3, #45	; 0x2d
20004f72:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20004f76:	f7ff baf2 	b.w	2000455e <_vfprintf_r+0x802>
20004f7a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004f7e:	4648      	mov	r0, r9
20004f80:	4631      	mov	r1, r6
20004f82:	320c      	adds	r2, #12
20004f84:	f7fe fedc 	bl	20003d40 <__sprint_r>
20004f88:	2800      	cmp	r0, #0
20004f8a:	f47f a807 	bne.w	20003f9c <_vfprintf_r+0x240>
20004f8e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004f92:	3304      	adds	r3, #4
20004f94:	e456      	b.n	20004844 <_vfprintf_r+0xae8>
20004f96:	2301      	movs	r3, #1
20004f98:	6063      	str	r3, [r4, #4]
20004f9a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004f9e:	f249 335c 	movw	r3, #37724	; 0x935c
20004fa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004fa6:	6023      	str	r3, [r4, #0]
20004fa8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004fac:	3201      	adds	r2, #1
20004fae:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004fb2:	3301      	adds	r3, #1
20004fb4:	2a07      	cmp	r2, #7
20004fb6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004fba:	bfd8      	it	le
20004fbc:	f104 0308 	addle.w	r3, r4, #8
20004fc0:	f300 8187 	bgt.w	200052d2 <_vfprintf_r+0x1576>
20004fc4:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004fc8:	b93a      	cbnz	r2, 20004fda <_vfprintf_r+0x127e>
20004fca:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20004fcc:	b92a      	cbnz	r2, 20004fda <_vfprintf_r+0x127e>
20004fce:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004fd2:	f01c 0f01 	tst.w	ip, #1
20004fd6:	f43f a988 	beq.w	200042ea <_vfprintf_r+0x58e>
20004fda:	2201      	movs	r2, #1
20004fdc:	605a      	str	r2, [r3, #4]
20004fde:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004fe2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004fe6:	3201      	adds	r2, #1
20004fe8:	981d      	ldr	r0, [sp, #116]	; 0x74
20004fea:	3101      	adds	r1, #1
20004fec:	2a07      	cmp	r2, #7
20004fee:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004ff2:	6018      	str	r0, [r3, #0]
20004ff4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004ff8:	f300 8179 	bgt.w	200052ee <_vfprintf_r+0x1592>
20004ffc:	3308      	adds	r3, #8
20004ffe:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20005002:	427f      	negs	r7, r7
20005004:	2f00      	cmp	r7, #0
20005006:	f340 81b3 	ble.w	20005370 <_vfprintf_r+0x1614>
2000500a:	2f10      	cmp	r7, #16
2000500c:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20005660 <_vfprintf_r+0x1904>
20005010:	f340 81d2 	ble.w	200053b8 <_vfprintf_r+0x165c>
20005014:	4642      	mov	r2, r8
20005016:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000501a:	46a8      	mov	r8, r5
2000501c:	2410      	movs	r4, #16
2000501e:	f10a 0a0c 	add.w	sl, sl, #12
20005022:	4615      	mov	r5, r2
20005024:	e003      	b.n	2000502e <_vfprintf_r+0x12d2>
20005026:	3f10      	subs	r7, #16
20005028:	2f10      	cmp	r7, #16
2000502a:	f340 81c2 	ble.w	200053b2 <_vfprintf_r+0x1656>
2000502e:	605c      	str	r4, [r3, #4]
20005030:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005034:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005038:	3201      	adds	r2, #1
2000503a:	601d      	str	r5, [r3, #0]
2000503c:	3110      	adds	r1, #16
2000503e:	2a07      	cmp	r2, #7
20005040:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005044:	f103 0308 	add.w	r3, r3, #8
20005048:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000504c:	ddeb      	ble.n	20005026 <_vfprintf_r+0x12ca>
2000504e:	4648      	mov	r0, r9
20005050:	4631      	mov	r1, r6
20005052:	4652      	mov	r2, sl
20005054:	f7fe fe74 	bl	20003d40 <__sprint_r>
20005058:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000505c:	3304      	adds	r3, #4
2000505e:	2800      	cmp	r0, #0
20005060:	d0e1      	beq.n	20005026 <_vfprintf_r+0x12ca>
20005062:	f7fe bf9b 	b.w	20003f9c <_vfprintf_r+0x240>
20005066:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005068:	1c6b      	adds	r3, r5, #1
2000506a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000506c:	f042 0220 	orr.w	r2, r2, #32
20005070:	920a      	str	r2, [sp, #40]	; 0x28
20005072:	786a      	ldrb	r2, [r5, #1]
20005074:	910b      	str	r1, [sp, #44]	; 0x2c
20005076:	f7fe bf1c 	b.w	20003eb2 <_vfprintf_r+0x156>
2000507a:	4650      	mov	r0, sl
2000507c:	4641      	mov	r1, r8
2000507e:	f002 fff3 	bl	20008068 <__isnand>
20005082:	2800      	cmp	r0, #0
20005084:	f040 80ff 	bne.w	20005286 <_vfprintf_r+0x152a>
20005088:	f1b7 3fff 	cmp.w	r7, #4294967295
2000508c:	f000 8251 	beq.w	20005532 <_vfprintf_r+0x17d6>
20005090:	9816      	ldr	r0, [sp, #88]	; 0x58
20005092:	2867      	cmp	r0, #103	; 0x67
20005094:	bf14      	ite	ne
20005096:	2300      	movne	r3, #0
20005098:	2301      	moveq	r3, #1
2000509a:	2847      	cmp	r0, #71	; 0x47
2000509c:	bf08      	it	eq
2000509e:	f043 0301 	orreq.w	r3, r3, #1
200050a2:	b113      	cbz	r3, 200050aa <_vfprintf_r+0x134e>
200050a4:	2f00      	cmp	r7, #0
200050a6:	bf08      	it	eq
200050a8:	2701      	moveq	r7, #1
200050aa:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
200050ae:	4643      	mov	r3, r8
200050b0:	4652      	mov	r2, sl
200050b2:	990a      	ldr	r1, [sp, #40]	; 0x28
200050b4:	e9c0 2300 	strd	r2, r3, [r0]
200050b8:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
200050bc:	f441 7180 	orr.w	r1, r1, #256	; 0x100
200050c0:	910a      	str	r1, [sp, #40]	; 0x28
200050c2:	2b00      	cmp	r3, #0
200050c4:	f2c0 8264 	blt.w	20005590 <_vfprintf_r+0x1834>
200050c8:	2100      	movs	r1, #0
200050ca:	9117      	str	r1, [sp, #92]	; 0x5c
200050cc:	9816      	ldr	r0, [sp, #88]	; 0x58
200050ce:	2866      	cmp	r0, #102	; 0x66
200050d0:	bf14      	ite	ne
200050d2:	2300      	movne	r3, #0
200050d4:	2301      	moveq	r3, #1
200050d6:	2846      	cmp	r0, #70	; 0x46
200050d8:	bf08      	it	eq
200050da:	f043 0301 	orreq.w	r3, r3, #1
200050de:	9310      	str	r3, [sp, #64]	; 0x40
200050e0:	2b00      	cmp	r3, #0
200050e2:	f000 81d1 	beq.w	20005488 <_vfprintf_r+0x172c>
200050e6:	46bc      	mov	ip, r7
200050e8:	2303      	movs	r3, #3
200050ea:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
200050ee:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
200050f2:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
200050f6:	4648      	mov	r0, r9
200050f8:	9300      	str	r3, [sp, #0]
200050fa:	9102      	str	r1, [sp, #8]
200050fc:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20005100:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005104:	310c      	adds	r1, #12
20005106:	f8cd c004 	str.w	ip, [sp, #4]
2000510a:	9103      	str	r1, [sp, #12]
2000510c:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20005110:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005114:	9104      	str	r1, [sp, #16]
20005116:	f000 fbc7 	bl	200058a8 <_dtoa_r>
2000511a:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000511c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20005120:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20005124:	bf18      	it	ne
20005126:	2301      	movne	r3, #1
20005128:	2a47      	cmp	r2, #71	; 0x47
2000512a:	bf0c      	ite	eq
2000512c:	2300      	moveq	r3, #0
2000512e:	f003 0301 	andne.w	r3, r3, #1
20005132:	9013      	str	r0, [sp, #76]	; 0x4c
20005134:	b933      	cbnz	r3, 20005144 <_vfprintf_r+0x13e8>
20005136:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005138:	f013 0f01 	tst.w	r3, #1
2000513c:	bf08      	it	eq
2000513e:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20005142:	d016      	beq.n	20005172 <_vfprintf_r+0x1416>
20005144:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005146:	9910      	ldr	r1, [sp, #64]	; 0x40
20005148:	eb00 0b0c 	add.w	fp, r0, ip
2000514c:	b131      	cbz	r1, 2000515c <_vfprintf_r+0x1400>
2000514e:	7803      	ldrb	r3, [r0, #0]
20005150:	2b30      	cmp	r3, #48	; 0x30
20005152:	f000 80da 	beq.w	2000530a <_vfprintf_r+0x15ae>
20005156:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000515a:	449b      	add	fp, r3
2000515c:	4650      	mov	r0, sl
2000515e:	2200      	movs	r2, #0
20005160:	2300      	movs	r3, #0
20005162:	4641      	mov	r1, r8
20005164:	f003 fb58 	bl	20008818 <__aeabi_dcmpeq>
20005168:	2800      	cmp	r0, #0
2000516a:	f000 81c2 	beq.w	200054f2 <_vfprintf_r+0x1796>
2000516e:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20005172:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005174:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005176:	2a67      	cmp	r2, #103	; 0x67
20005178:	bf14      	ite	ne
2000517a:	2300      	movne	r3, #0
2000517c:	2301      	moveq	r3, #1
2000517e:	2a47      	cmp	r2, #71	; 0x47
20005180:	bf08      	it	eq
20005182:	f043 0301 	orreq.w	r3, r3, #1
20005186:	ebc0 000b 	rsb	r0, r0, fp
2000518a:	901a      	str	r0, [sp, #104]	; 0x68
2000518c:	2b00      	cmp	r3, #0
2000518e:	f000 818a 	beq.w	200054a6 <_vfprintf_r+0x174a>
20005192:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20005196:	f111 0f03 	cmn.w	r1, #3
2000519a:	9110      	str	r1, [sp, #64]	; 0x40
2000519c:	db02      	blt.n	200051a4 <_vfprintf_r+0x1448>
2000519e:	428f      	cmp	r7, r1
200051a0:	f280 818c 	bge.w	200054bc <_vfprintf_r+0x1760>
200051a4:	9a16      	ldr	r2, [sp, #88]	; 0x58
200051a6:	3a02      	subs	r2, #2
200051a8:	9216      	str	r2, [sp, #88]	; 0x58
200051aa:	9910      	ldr	r1, [sp, #64]	; 0x40
200051ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
200051ae:	1e4b      	subs	r3, r1, #1
200051b0:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
200051b4:	2b00      	cmp	r3, #0
200051b6:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
200051ba:	f2c0 8234 	blt.w	20005626 <_vfprintf_r+0x18ca>
200051be:	222b      	movs	r2, #43	; 0x2b
200051c0:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200051c4:	2b09      	cmp	r3, #9
200051c6:	f300 81b6 	bgt.w	20005536 <_vfprintf_r+0x17da>
200051ca:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200051ce:	3330      	adds	r3, #48	; 0x30
200051d0:	3204      	adds	r2, #4
200051d2:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
200051d6:	2330      	movs	r3, #48	; 0x30
200051d8:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
200051dc:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200051e0:	981a      	ldr	r0, [sp, #104]	; 0x68
200051e2:	991a      	ldr	r1, [sp, #104]	; 0x68
200051e4:	1ad3      	subs	r3, r2, r3
200051e6:	1818      	adds	r0, r3, r0
200051e8:	931c      	str	r3, [sp, #112]	; 0x70
200051ea:	2901      	cmp	r1, #1
200051ec:	9010      	str	r0, [sp, #64]	; 0x40
200051ee:	f340 8210 	ble.w	20005612 <_vfprintf_r+0x18b6>
200051f2:	9810      	ldr	r0, [sp, #64]	; 0x40
200051f4:	3001      	adds	r0, #1
200051f6:	9010      	str	r0, [sp, #64]	; 0x40
200051f8:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
200051fc:	910c      	str	r1, [sp, #48]	; 0x30
200051fe:	9817      	ldr	r0, [sp, #92]	; 0x5c
20005200:	2800      	cmp	r0, #0
20005202:	f000 816e 	beq.w	200054e2 <_vfprintf_r+0x1786>
20005206:	232d      	movs	r3, #45	; 0x2d
20005208:	2100      	movs	r1, #0
2000520a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000520e:	9117      	str	r1, [sp, #92]	; 0x5c
20005210:	f7fe bf74 	b.w	200040fc <_vfprintf_r+0x3a0>
20005214:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005216:	f04f 0c00 	mov.w	ip, #0
2000521a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000521e:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20005222:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20005226:	920c      	str	r2, [sp, #48]	; 0x30
20005228:	f7fe bf67 	b.w	200040fa <_vfprintf_r+0x39e>
2000522c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000522e:	f012 0f40 	tst.w	r2, #64	; 0x40
20005232:	bf17      	itett	ne
20005234:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20005236:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20005238:	9911      	ldrne	r1, [sp, #68]	; 0x44
2000523a:	f100 0a04 	addne.w	sl, r0, #4
2000523e:	bf11      	iteee	ne
20005240:	6803      	ldrne	r3, [r0, #0]
20005242:	f102 0a04 	addeq.w	sl, r2, #4
20005246:	6813      	ldreq	r3, [r2, #0]
20005248:	9811      	ldreq	r0, [sp, #68]	; 0x44
2000524a:	bf14      	ite	ne
2000524c:	8019      	strhne	r1, [r3, #0]
2000524e:	6018      	streq	r0, [r3, #0]
20005250:	f7fe bdec 	b.w	20003e2c <_vfprintf_r+0xd0>
20005254:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005256:	1d13      	adds	r3, r2, #4
20005258:	930b      	str	r3, [sp, #44]	; 0x2c
2000525a:	6811      	ldr	r1, [r2, #0]
2000525c:	2301      	movs	r3, #1
2000525e:	1e0a      	subs	r2, r1, #0
20005260:	bf18      	it	ne
20005262:	2201      	movne	r2, #1
20005264:	468a      	mov	sl, r1
20005266:	f04f 0b00 	mov.w	fp, #0
2000526a:	f7fe bf09 	b.w	20004080 <_vfprintf_r+0x324>
2000526e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005270:	1d02      	adds	r2, r0, #4
20005272:	920b      	str	r2, [sp, #44]	; 0x2c
20005274:	6801      	ldr	r1, [r0, #0]
20005276:	1e0a      	subs	r2, r1, #0
20005278:	bf18      	it	ne
2000527a:	2201      	movne	r2, #1
2000527c:	468a      	mov	sl, r1
2000527e:	f04f 0b00 	mov.w	fp, #0
20005282:	f7fe befd 	b.w	20004080 <_vfprintf_r+0x324>
20005286:	f249 323c 	movw	r2, #37692	; 0x933c
2000528a:	f249 3338 	movw	r3, #37688	; 0x9338
2000528e:	9916      	ldr	r1, [sp, #88]	; 0x58
20005290:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005294:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005298:	2003      	movs	r0, #3
2000529a:	2947      	cmp	r1, #71	; 0x47
2000529c:	bfd8      	it	le
2000529e:	461a      	movle	r2, r3
200052a0:	9213      	str	r2, [sp, #76]	; 0x4c
200052a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200052a4:	900c      	str	r0, [sp, #48]	; 0x30
200052a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
200052aa:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
200052ae:	920a      	str	r2, [sp, #40]	; 0x28
200052b0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200052b4:	9010      	str	r0, [sp, #64]	; 0x40
200052b6:	f7fe bf20 	b.w	200040fa <_vfprintf_r+0x39e>
200052ba:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200052be:	4648      	mov	r0, r9
200052c0:	4631      	mov	r1, r6
200052c2:	320c      	adds	r2, #12
200052c4:	f7fe fd3c 	bl	20003d40 <__sprint_r>
200052c8:	2800      	cmp	r0, #0
200052ca:	f47e ae67 	bne.w	20003f9c <_vfprintf_r+0x240>
200052ce:	f7fe be62 	b.w	20003f96 <_vfprintf_r+0x23a>
200052d2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200052d6:	4648      	mov	r0, r9
200052d8:	4631      	mov	r1, r6
200052da:	320c      	adds	r2, #12
200052dc:	f7fe fd30 	bl	20003d40 <__sprint_r>
200052e0:	2800      	cmp	r0, #0
200052e2:	f47e ae5b 	bne.w	20003f9c <_vfprintf_r+0x240>
200052e6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200052ea:	3304      	adds	r3, #4
200052ec:	e66a      	b.n	20004fc4 <_vfprintf_r+0x1268>
200052ee:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200052f2:	4648      	mov	r0, r9
200052f4:	4631      	mov	r1, r6
200052f6:	320c      	adds	r2, #12
200052f8:	f7fe fd22 	bl	20003d40 <__sprint_r>
200052fc:	2800      	cmp	r0, #0
200052fe:	f47e ae4d 	bne.w	20003f9c <_vfprintf_r+0x240>
20005302:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005306:	3304      	adds	r3, #4
20005308:	e679      	b.n	20004ffe <_vfprintf_r+0x12a2>
2000530a:	4650      	mov	r0, sl
2000530c:	2200      	movs	r2, #0
2000530e:	2300      	movs	r3, #0
20005310:	4641      	mov	r1, r8
20005312:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005316:	f003 fa7f 	bl	20008818 <__aeabi_dcmpeq>
2000531a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
2000531e:	2800      	cmp	r0, #0
20005320:	f47f af19 	bne.w	20005156 <_vfprintf_r+0x13fa>
20005324:	f1cc 0301 	rsb	r3, ip, #1
20005328:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
2000532c:	e715      	b.n	2000515a <_vfprintf_r+0x13fe>
2000532e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005330:	4252      	negs	r2, r2
20005332:	920f      	str	r2, [sp, #60]	; 0x3c
20005334:	f7ff b887 	b.w	20004446 <_vfprintf_r+0x6ea>
20005338:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000533c:	4648      	mov	r0, r9
2000533e:	4631      	mov	r1, r6
20005340:	320c      	adds	r2, #12
20005342:	f7fe fcfd 	bl	20003d40 <__sprint_r>
20005346:	2800      	cmp	r0, #0
20005348:	f47e ae28 	bne.w	20003f9c <_vfprintf_r+0x240>
2000534c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005350:	3304      	adds	r3, #4
20005352:	f7ff ba93 	b.w	2000487c <_vfprintf_r+0xb20>
20005356:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000535a:	4648      	mov	r0, r9
2000535c:	4631      	mov	r1, r6
2000535e:	320c      	adds	r2, #12
20005360:	f7fe fcee 	bl	20003d40 <__sprint_r>
20005364:	2800      	cmp	r0, #0
20005366:	f47e ae19 	bne.w	20003f9c <_vfprintf_r+0x240>
2000536a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000536e:	3304      	adds	r3, #4
20005370:	991a      	ldr	r1, [sp, #104]	; 0x68
20005372:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005374:	6059      	str	r1, [r3, #4]
20005376:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000537a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000537e:	6018      	str	r0, [r3, #0]
20005380:	3201      	adds	r2, #1
20005382:	981a      	ldr	r0, [sp, #104]	; 0x68
20005384:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005388:	1809      	adds	r1, r1, r0
2000538a:	2a07      	cmp	r2, #7
2000538c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005390:	f73f ab46 	bgt.w	20004a20 <_vfprintf_r+0xcc4>
20005394:	3308      	adds	r3, #8
20005396:	f7fe bfa8 	b.w	200042ea <_vfprintf_r+0x58e>
2000539a:	2100      	movs	r1, #0
2000539c:	9117      	str	r1, [sp, #92]	; 0x5c
2000539e:	f7fe fc9f 	bl	20003ce0 <strlen>
200053a2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200053a6:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200053aa:	9010      	str	r0, [sp, #64]	; 0x40
200053ac:	920c      	str	r2, [sp, #48]	; 0x30
200053ae:	f7fe bea4 	b.w	200040fa <_vfprintf_r+0x39e>
200053b2:	462a      	mov	r2, r5
200053b4:	4645      	mov	r5, r8
200053b6:	4690      	mov	r8, r2
200053b8:	605f      	str	r7, [r3, #4]
200053ba:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200053be:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200053c2:	3201      	adds	r2, #1
200053c4:	f8c3 8000 	str.w	r8, [r3]
200053c8:	19c9      	adds	r1, r1, r7
200053ca:	2a07      	cmp	r2, #7
200053cc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200053d0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200053d4:	dcbf      	bgt.n	20005356 <_vfprintf_r+0x15fa>
200053d6:	3308      	adds	r3, #8
200053d8:	e7ca      	b.n	20005370 <_vfprintf_r+0x1614>
200053da:	9a18      	ldr	r2, [sp, #96]	; 0x60
200053dc:	9913      	ldr	r1, [sp, #76]	; 0x4c
200053de:	1a51      	subs	r1, r2, r1
200053e0:	9110      	str	r1, [sp, #64]	; 0x40
200053e2:	f7fe be82 	b.w	200040ea <_vfprintf_r+0x38e>
200053e6:	4648      	mov	r0, r9
200053e8:	4631      	mov	r1, r6
200053ea:	f000 f949 	bl	20005680 <__swsetup_r>
200053ee:	2800      	cmp	r0, #0
200053f0:	f47e add8 	bne.w	20003fa4 <_vfprintf_r+0x248>
200053f4:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
200053f8:	fa1f f38c 	uxth.w	r3, ip
200053fc:	f7fe bcf6 	b.w	20003dec <_vfprintf_r+0x90>
20005400:	2f06      	cmp	r7, #6
20005402:	bf28      	it	cs
20005404:	2706      	movcs	r7, #6
20005406:	f249 3154 	movw	r1, #37716	; 0x9354
2000540a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000540e:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005412:	9710      	str	r7, [sp, #64]	; 0x40
20005414:	9113      	str	r1, [sp, #76]	; 0x4c
20005416:	920c      	str	r2, [sp, #48]	; 0x30
20005418:	f7fe bfe8 	b.w	200043ec <_vfprintf_r+0x690>
2000541c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005420:	4648      	mov	r0, r9
20005422:	4631      	mov	r1, r6
20005424:	320c      	adds	r2, #12
20005426:	f7fe fc8b 	bl	20003d40 <__sprint_r>
2000542a:	2800      	cmp	r0, #0
2000542c:	f47e adb6 	bne.w	20003f9c <_vfprintf_r+0x240>
20005430:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005434:	3304      	adds	r3, #4
20005436:	f7ff bbc8 	b.w	20004bca <_vfprintf_r+0xe6e>
2000543a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000543e:	4648      	mov	r0, r9
20005440:	4631      	mov	r1, r6
20005442:	320c      	adds	r2, #12
20005444:	f7fe fc7c 	bl	20003d40 <__sprint_r>
20005448:	2800      	cmp	r0, #0
2000544a:	f47e ada7 	bne.w	20003f9c <_vfprintf_r+0x240>
2000544e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005452:	3304      	adds	r3, #4
20005454:	f7ff bace 	b.w	200049f4 <_vfprintf_r+0xc98>
20005458:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000545c:	4648      	mov	r0, r9
2000545e:	4631      	mov	r1, r6
20005460:	320c      	adds	r2, #12
20005462:	f7fe fc6d 	bl	20003d40 <__sprint_r>
20005466:	2800      	cmp	r0, #0
20005468:	f47e ad98 	bne.w	20003f9c <_vfprintf_r+0x240>
2000546c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005470:	3404      	adds	r4, #4
20005472:	f7ff baa9 	b.w	200049c8 <_vfprintf_r+0xc6c>
20005476:	9710      	str	r7, [sp, #64]	; 0x40
20005478:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
2000547c:	9017      	str	r0, [sp, #92]	; 0x5c
2000547e:	970c      	str	r7, [sp, #48]	; 0x30
20005480:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005484:	f7fe be39 	b.w	200040fa <_vfprintf_r+0x39e>
20005488:	9916      	ldr	r1, [sp, #88]	; 0x58
2000548a:	2965      	cmp	r1, #101	; 0x65
2000548c:	bf14      	ite	ne
2000548e:	2300      	movne	r3, #0
20005490:	2301      	moveq	r3, #1
20005492:	2945      	cmp	r1, #69	; 0x45
20005494:	bf08      	it	eq
20005496:	f043 0301 	orreq.w	r3, r3, #1
2000549a:	2b00      	cmp	r3, #0
2000549c:	d046      	beq.n	2000552c <_vfprintf_r+0x17d0>
2000549e:	f107 0c01 	add.w	ip, r7, #1
200054a2:	2302      	movs	r3, #2
200054a4:	e621      	b.n	200050ea <_vfprintf_r+0x138e>
200054a6:	9b16      	ldr	r3, [sp, #88]	; 0x58
200054a8:	2b65      	cmp	r3, #101	; 0x65
200054aa:	dd76      	ble.n	2000559a <_vfprintf_r+0x183e>
200054ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
200054ae:	2a66      	cmp	r2, #102	; 0x66
200054b0:	bf1c      	itt	ne
200054b2:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
200054b6:	9310      	strne	r3, [sp, #64]	; 0x40
200054b8:	f000 8083 	beq.w	200055c2 <_vfprintf_r+0x1866>
200054bc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200054be:	9810      	ldr	r0, [sp, #64]	; 0x40
200054c0:	4283      	cmp	r3, r0
200054c2:	dc6e      	bgt.n	200055a2 <_vfprintf_r+0x1846>
200054c4:	990a      	ldr	r1, [sp, #40]	; 0x28
200054c6:	f011 0f01 	tst.w	r1, #1
200054ca:	f040 808e 	bne.w	200055ea <_vfprintf_r+0x188e>
200054ce:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200054d2:	2367      	movs	r3, #103	; 0x67
200054d4:	920c      	str	r2, [sp, #48]	; 0x30
200054d6:	9316      	str	r3, [sp, #88]	; 0x58
200054d8:	e691      	b.n	200051fe <_vfprintf_r+0x14a2>
200054da:	2700      	movs	r7, #0
200054dc:	461d      	mov	r5, r3
200054de:	f7fe bce9 	b.w	20003eb4 <_vfprintf_r+0x158>
200054e2:	9910      	ldr	r1, [sp, #64]	; 0x40
200054e4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200054e8:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
200054ec:	910c      	str	r1, [sp, #48]	; 0x30
200054ee:	f7fe be04 	b.w	200040fa <_vfprintf_r+0x39e>
200054f2:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
200054f6:	459b      	cmp	fp, r3
200054f8:	bf98      	it	ls
200054fa:	469b      	movls	fp, r3
200054fc:	f67f ae39 	bls.w	20005172 <_vfprintf_r+0x1416>
20005500:	2230      	movs	r2, #48	; 0x30
20005502:	f803 2b01 	strb.w	r2, [r3], #1
20005506:	459b      	cmp	fp, r3
20005508:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
2000550c:	d8f9      	bhi.n	20005502 <_vfprintf_r+0x17a6>
2000550e:	e630      	b.n	20005172 <_vfprintf_r+0x1416>
20005510:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005514:	4648      	mov	r0, r9
20005516:	4631      	mov	r1, r6
20005518:	320c      	adds	r2, #12
2000551a:	f7fe fc11 	bl	20003d40 <__sprint_r>
2000551e:	2800      	cmp	r0, #0
20005520:	f47e ad3c 	bne.w	20003f9c <_vfprintf_r+0x240>
20005524:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005528:	3304      	adds	r3, #4
2000552a:	e508      	b.n	20004f3e <_vfprintf_r+0x11e2>
2000552c:	46bc      	mov	ip, r7
2000552e:	3302      	adds	r3, #2
20005530:	e5db      	b.n	200050ea <_vfprintf_r+0x138e>
20005532:	3707      	adds	r7, #7
20005534:	e5b9      	b.n	200050aa <_vfprintf_r+0x134e>
20005536:	f246 6c67 	movw	ip, #26215	; 0x6667
2000553a:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
2000553e:	3103      	adds	r1, #3
20005540:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20005544:	fb8c 2003 	smull	r2, r0, ip, r3
20005548:	17da      	asrs	r2, r3, #31
2000554a:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
2000554e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20005552:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20005556:	4613      	mov	r3, r2
20005558:	3030      	adds	r0, #48	; 0x30
2000555a:	2a09      	cmp	r2, #9
2000555c:	f801 0d01 	strb.w	r0, [r1, #-1]!
20005560:	dcf0      	bgt.n	20005544 <_vfprintf_r+0x17e8>
20005562:	3330      	adds	r3, #48	; 0x30
20005564:	1e48      	subs	r0, r1, #1
20005566:	b2da      	uxtb	r2, r3
20005568:	f801 2c01 	strb.w	r2, [r1, #-1]
2000556c:	9b07      	ldr	r3, [sp, #28]
2000556e:	4283      	cmp	r3, r0
20005570:	d96a      	bls.n	20005648 <_vfprintf_r+0x18ec>
20005572:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20005576:	3303      	adds	r3, #3
20005578:	e001      	b.n	2000557e <_vfprintf_r+0x1822>
2000557a:	f811 2b01 	ldrb.w	r2, [r1], #1
2000557e:	f803 2c01 	strb.w	r2, [r3, #-1]
20005582:	461a      	mov	r2, r3
20005584:	f8dd c01c 	ldr.w	ip, [sp, #28]
20005588:	3301      	adds	r3, #1
2000558a:	458c      	cmp	ip, r1
2000558c:	d8f5      	bhi.n	2000557a <_vfprintf_r+0x181e>
2000558e:	e625      	b.n	200051dc <_vfprintf_r+0x1480>
20005590:	222d      	movs	r2, #45	; 0x2d
20005592:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20005596:	9217      	str	r2, [sp, #92]	; 0x5c
20005598:	e598      	b.n	200050cc <_vfprintf_r+0x1370>
2000559a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
2000559e:	9010      	str	r0, [sp, #64]	; 0x40
200055a0:	e603      	b.n	200051aa <_vfprintf_r+0x144e>
200055a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
200055a4:	991a      	ldr	r1, [sp, #104]	; 0x68
200055a6:	2b00      	cmp	r3, #0
200055a8:	bfda      	itte	le
200055aa:	9810      	ldrle	r0, [sp, #64]	; 0x40
200055ac:	f1c0 0302 	rsble	r3, r0, #2
200055b0:	2301      	movgt	r3, #1
200055b2:	185b      	adds	r3, r3, r1
200055b4:	2267      	movs	r2, #103	; 0x67
200055b6:	9310      	str	r3, [sp, #64]	; 0x40
200055b8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
200055bc:	9216      	str	r2, [sp, #88]	; 0x58
200055be:	930c      	str	r3, [sp, #48]	; 0x30
200055c0:	e61d      	b.n	200051fe <_vfprintf_r+0x14a2>
200055c2:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
200055c6:	2800      	cmp	r0, #0
200055c8:	9010      	str	r0, [sp, #64]	; 0x40
200055ca:	dd31      	ble.n	20005630 <_vfprintf_r+0x18d4>
200055cc:	b91f      	cbnz	r7, 200055d6 <_vfprintf_r+0x187a>
200055ce:	990a      	ldr	r1, [sp, #40]	; 0x28
200055d0:	f011 0f01 	tst.w	r1, #1
200055d4:	d00e      	beq.n	200055f4 <_vfprintf_r+0x1898>
200055d6:	9810      	ldr	r0, [sp, #64]	; 0x40
200055d8:	2166      	movs	r1, #102	; 0x66
200055da:	9116      	str	r1, [sp, #88]	; 0x58
200055dc:	1c43      	adds	r3, r0, #1
200055de:	19db      	adds	r3, r3, r7
200055e0:	9310      	str	r3, [sp, #64]	; 0x40
200055e2:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
200055e6:	920c      	str	r2, [sp, #48]	; 0x30
200055e8:	e609      	b.n	200051fe <_vfprintf_r+0x14a2>
200055ea:	9810      	ldr	r0, [sp, #64]	; 0x40
200055ec:	2167      	movs	r1, #103	; 0x67
200055ee:	9116      	str	r1, [sp, #88]	; 0x58
200055f0:	3001      	adds	r0, #1
200055f2:	9010      	str	r0, [sp, #64]	; 0x40
200055f4:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200055f8:	920c      	str	r2, [sp, #48]	; 0x30
200055fa:	e600      	b.n	200051fe <_vfprintf_r+0x14a2>
200055fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200055fe:	781a      	ldrb	r2, [r3, #0]
20005600:	680f      	ldr	r7, [r1, #0]
20005602:	3104      	adds	r1, #4
20005604:	910b      	str	r1, [sp, #44]	; 0x2c
20005606:	2f00      	cmp	r7, #0
20005608:	bfb8      	it	lt
2000560a:	f04f 37ff 	movlt.w	r7, #4294967295
2000560e:	f7fe bc50 	b.w	20003eb2 <_vfprintf_r+0x156>
20005612:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005614:	f012 0f01 	tst.w	r2, #1
20005618:	bf04      	itt	eq
2000561a:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
2000561e:	930c      	streq	r3, [sp, #48]	; 0x30
20005620:	f43f aded 	beq.w	200051fe <_vfprintf_r+0x14a2>
20005624:	e5e5      	b.n	200051f2 <_vfprintf_r+0x1496>
20005626:	222d      	movs	r2, #45	; 0x2d
20005628:	425b      	negs	r3, r3
2000562a:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
2000562e:	e5c9      	b.n	200051c4 <_vfprintf_r+0x1468>
20005630:	b977      	cbnz	r7, 20005650 <_vfprintf_r+0x18f4>
20005632:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005634:	f013 0f01 	tst.w	r3, #1
20005638:	d10a      	bne.n	20005650 <_vfprintf_r+0x18f4>
2000563a:	f04f 0c01 	mov.w	ip, #1
2000563e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20005642:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20005646:	e5da      	b.n	200051fe <_vfprintf_r+0x14a2>
20005648:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000564c:	3202      	adds	r2, #2
2000564e:	e5c5      	b.n	200051dc <_vfprintf_r+0x1480>
20005650:	3702      	adds	r7, #2
20005652:	2166      	movs	r1, #102	; 0x66
20005654:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005658:	9710      	str	r7, [sp, #64]	; 0x40
2000565a:	9116      	str	r1, [sp, #88]	; 0x58
2000565c:	920c      	str	r2, [sp, #48]	; 0x30
2000565e:	e5ce      	b.n	200051fe <_vfprintf_r+0x14a2>
20005660:	2000930c 	.word	0x2000930c

20005664 <vfprintf>:
20005664:	b410      	push	{r4}
20005666:	f249 5494 	movw	r4, #38292	; 0x9594
2000566a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000566e:	468c      	mov	ip, r1
20005670:	4613      	mov	r3, r2
20005672:	4601      	mov	r1, r0
20005674:	4662      	mov	r2, ip
20005676:	6820      	ldr	r0, [r4, #0]
20005678:	bc10      	pop	{r4}
2000567a:	f7fe bb6f 	b.w	20003d5c <_vfprintf_r>
2000567e:	bf00      	nop

20005680 <__swsetup_r>:
20005680:	b570      	push	{r4, r5, r6, lr}
20005682:	f249 5594 	movw	r5, #38292	; 0x9594
20005686:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000568a:	4606      	mov	r6, r0
2000568c:	460c      	mov	r4, r1
2000568e:	6828      	ldr	r0, [r5, #0]
20005690:	b110      	cbz	r0, 20005698 <__swsetup_r+0x18>
20005692:	6983      	ldr	r3, [r0, #24]
20005694:	2b00      	cmp	r3, #0
20005696:	d036      	beq.n	20005706 <__swsetup_r+0x86>
20005698:	f249 3370 	movw	r3, #37744	; 0x9370
2000569c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200056a0:	429c      	cmp	r4, r3
200056a2:	d038      	beq.n	20005716 <__swsetup_r+0x96>
200056a4:	f249 3390 	movw	r3, #37776	; 0x9390
200056a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200056ac:	429c      	cmp	r4, r3
200056ae:	d041      	beq.n	20005734 <__swsetup_r+0xb4>
200056b0:	f249 33b0 	movw	r3, #37808	; 0x93b0
200056b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200056b8:	429c      	cmp	r4, r3
200056ba:	bf04      	itt	eq
200056bc:	682b      	ldreq	r3, [r5, #0]
200056be:	68dc      	ldreq	r4, [r3, #12]
200056c0:	89a2      	ldrh	r2, [r4, #12]
200056c2:	4611      	mov	r1, r2
200056c4:	b293      	uxth	r3, r2
200056c6:	f013 0f08 	tst.w	r3, #8
200056ca:	4618      	mov	r0, r3
200056cc:	bf18      	it	ne
200056ce:	6922      	ldrne	r2, [r4, #16]
200056d0:	d033      	beq.n	2000573a <__swsetup_r+0xba>
200056d2:	b31a      	cbz	r2, 2000571c <__swsetup_r+0x9c>
200056d4:	f013 0101 	ands.w	r1, r3, #1
200056d8:	d007      	beq.n	200056ea <__swsetup_r+0x6a>
200056da:	6963      	ldr	r3, [r4, #20]
200056dc:	2100      	movs	r1, #0
200056de:	60a1      	str	r1, [r4, #8]
200056e0:	425b      	negs	r3, r3
200056e2:	61a3      	str	r3, [r4, #24]
200056e4:	b142      	cbz	r2, 200056f8 <__swsetup_r+0x78>
200056e6:	2000      	movs	r0, #0
200056e8:	bd70      	pop	{r4, r5, r6, pc}
200056ea:	f013 0f02 	tst.w	r3, #2
200056ee:	bf08      	it	eq
200056f0:	6961      	ldreq	r1, [r4, #20]
200056f2:	60a1      	str	r1, [r4, #8]
200056f4:	2a00      	cmp	r2, #0
200056f6:	d1f6      	bne.n	200056e6 <__swsetup_r+0x66>
200056f8:	89a3      	ldrh	r3, [r4, #12]
200056fa:	f013 0f80 	tst.w	r3, #128	; 0x80
200056fe:	d0f2      	beq.n	200056e6 <__swsetup_r+0x66>
20005700:	f04f 30ff 	mov.w	r0, #4294967295
20005704:	bd70      	pop	{r4, r5, r6, pc}
20005706:	f001 f98b 	bl	20006a20 <__sinit>
2000570a:	f249 3370 	movw	r3, #37744	; 0x9370
2000570e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005712:	429c      	cmp	r4, r3
20005714:	d1c6      	bne.n	200056a4 <__swsetup_r+0x24>
20005716:	682b      	ldr	r3, [r5, #0]
20005718:	685c      	ldr	r4, [r3, #4]
2000571a:	e7d1      	b.n	200056c0 <__swsetup_r+0x40>
2000571c:	f403 7120 	and.w	r1, r3, #640	; 0x280
20005720:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20005724:	d0d6      	beq.n	200056d4 <__swsetup_r+0x54>
20005726:	4630      	mov	r0, r6
20005728:	4621      	mov	r1, r4
2000572a:	f001 fd01 	bl	20007130 <__smakebuf_r>
2000572e:	89a3      	ldrh	r3, [r4, #12]
20005730:	6922      	ldr	r2, [r4, #16]
20005732:	e7cf      	b.n	200056d4 <__swsetup_r+0x54>
20005734:	682b      	ldr	r3, [r5, #0]
20005736:	689c      	ldr	r4, [r3, #8]
20005738:	e7c2      	b.n	200056c0 <__swsetup_r+0x40>
2000573a:	f013 0f10 	tst.w	r3, #16
2000573e:	d0df      	beq.n	20005700 <__swsetup_r+0x80>
20005740:	f013 0f04 	tst.w	r3, #4
20005744:	bf08      	it	eq
20005746:	6922      	ldreq	r2, [r4, #16]
20005748:	d017      	beq.n	2000577a <__swsetup_r+0xfa>
2000574a:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000574c:	b151      	cbz	r1, 20005764 <__swsetup_r+0xe4>
2000574e:	f104 0344 	add.w	r3, r4, #68	; 0x44
20005752:	4299      	cmp	r1, r3
20005754:	d003      	beq.n	2000575e <__swsetup_r+0xde>
20005756:	4630      	mov	r0, r6
20005758:	f001 f9e6 	bl	20006b28 <_free_r>
2000575c:	89a2      	ldrh	r2, [r4, #12]
2000575e:	b290      	uxth	r0, r2
20005760:	2300      	movs	r3, #0
20005762:	6363      	str	r3, [r4, #52]	; 0x34
20005764:	6922      	ldr	r2, [r4, #16]
20005766:	f64f 71db 	movw	r1, #65499	; 0xffdb
2000576a:	f2c0 0100 	movt	r1, #0
2000576e:	2300      	movs	r3, #0
20005770:	ea00 0101 	and.w	r1, r0, r1
20005774:	6063      	str	r3, [r4, #4]
20005776:	81a1      	strh	r1, [r4, #12]
20005778:	6022      	str	r2, [r4, #0]
2000577a:	f041 0308 	orr.w	r3, r1, #8
2000577e:	81a3      	strh	r3, [r4, #12]
20005780:	b29b      	uxth	r3, r3
20005782:	e7a6      	b.n	200056d2 <__swsetup_r+0x52>
20005784:	0000      	lsls	r0, r0, #0
	...

20005788 <quorem>:
20005788:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000578c:	6903      	ldr	r3, [r0, #16]
2000578e:	690e      	ldr	r6, [r1, #16]
20005790:	4682      	mov	sl, r0
20005792:	4689      	mov	r9, r1
20005794:	429e      	cmp	r6, r3
20005796:	f300 8083 	bgt.w	200058a0 <quorem+0x118>
2000579a:	1cf2      	adds	r2, r6, #3
2000579c:	f101 0514 	add.w	r5, r1, #20
200057a0:	f100 0414 	add.w	r4, r0, #20
200057a4:	3e01      	subs	r6, #1
200057a6:	0092      	lsls	r2, r2, #2
200057a8:	188b      	adds	r3, r1, r2
200057aa:	1812      	adds	r2, r2, r0
200057ac:	f103 0804 	add.w	r8, r3, #4
200057b0:	6859      	ldr	r1, [r3, #4]
200057b2:	6850      	ldr	r0, [r2, #4]
200057b4:	3101      	adds	r1, #1
200057b6:	f002 fe9b 	bl	200084f0 <__aeabi_uidiv>
200057ba:	4607      	mov	r7, r0
200057bc:	2800      	cmp	r0, #0
200057be:	d039      	beq.n	20005834 <quorem+0xac>
200057c0:	2300      	movs	r3, #0
200057c2:	469c      	mov	ip, r3
200057c4:	461a      	mov	r2, r3
200057c6:	58e9      	ldr	r1, [r5, r3]
200057c8:	58e0      	ldr	r0, [r4, r3]
200057ca:	fa1f fe81 	uxth.w	lr, r1
200057ce:	ea4f 4b11 	mov.w	fp, r1, lsr #16
200057d2:	b281      	uxth	r1, r0
200057d4:	fb0e ce07 	mla	lr, lr, r7, ip
200057d8:	1851      	adds	r1, r2, r1
200057da:	fb0b fc07 	mul.w	ip, fp, r7
200057de:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
200057e2:	fa1f fe8e 	uxth.w	lr, lr
200057e6:	ebce 0101 	rsb	r1, lr, r1
200057ea:	fa1f f28c 	uxth.w	r2, ip
200057ee:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200057f2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200057f6:	fa1f fe81 	uxth.w	lr, r1
200057fa:	eb02 4221 	add.w	r2, r2, r1, asr #16
200057fe:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
20005802:	50e1      	str	r1, [r4, r3]
20005804:	3304      	adds	r3, #4
20005806:	1412      	asrs	r2, r2, #16
20005808:	1959      	adds	r1, r3, r5
2000580a:	4588      	cmp	r8, r1
2000580c:	d2db      	bcs.n	200057c6 <quorem+0x3e>
2000580e:	1d32      	adds	r2, r6, #4
20005810:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20005814:	6859      	ldr	r1, [r3, #4]
20005816:	b969      	cbnz	r1, 20005834 <quorem+0xac>
20005818:	429c      	cmp	r4, r3
2000581a:	d209      	bcs.n	20005830 <quorem+0xa8>
2000581c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20005820:	b112      	cbz	r2, 20005828 <quorem+0xa0>
20005822:	e005      	b.n	20005830 <quorem+0xa8>
20005824:	681a      	ldr	r2, [r3, #0]
20005826:	b91a      	cbnz	r2, 20005830 <quorem+0xa8>
20005828:	3b04      	subs	r3, #4
2000582a:	3e01      	subs	r6, #1
2000582c:	429c      	cmp	r4, r3
2000582e:	d3f9      	bcc.n	20005824 <quorem+0x9c>
20005830:	f8ca 6010 	str.w	r6, [sl, #16]
20005834:	4649      	mov	r1, r9
20005836:	4650      	mov	r0, sl
20005838:	f001 fdd0 	bl	200073dc <__mcmp>
2000583c:	2800      	cmp	r0, #0
2000583e:	db2c      	blt.n	2000589a <quorem+0x112>
20005840:	2300      	movs	r3, #0
20005842:	3701      	adds	r7, #1
20005844:	469c      	mov	ip, r3
20005846:	58ea      	ldr	r2, [r5, r3]
20005848:	58e0      	ldr	r0, [r4, r3]
2000584a:	b291      	uxth	r1, r2
2000584c:	0c12      	lsrs	r2, r2, #16
2000584e:	fa1f f980 	uxth.w	r9, r0
20005852:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20005856:	ebc1 0109 	rsb	r1, r1, r9
2000585a:	4461      	add	r1, ip
2000585c:	eb02 4221 	add.w	r2, r2, r1, asr #16
20005860:	b289      	uxth	r1, r1
20005862:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
20005866:	50e1      	str	r1, [r4, r3]
20005868:	3304      	adds	r3, #4
2000586a:	ea4f 4c22 	mov.w	ip, r2, asr #16
2000586e:	195a      	adds	r2, r3, r5
20005870:	4590      	cmp	r8, r2
20005872:	d2e8      	bcs.n	20005846 <quorem+0xbe>
20005874:	1d32      	adds	r2, r6, #4
20005876:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
2000587a:	6859      	ldr	r1, [r3, #4]
2000587c:	b969      	cbnz	r1, 2000589a <quorem+0x112>
2000587e:	429c      	cmp	r4, r3
20005880:	d209      	bcs.n	20005896 <quorem+0x10e>
20005882:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20005886:	b112      	cbz	r2, 2000588e <quorem+0x106>
20005888:	e005      	b.n	20005896 <quorem+0x10e>
2000588a:	681a      	ldr	r2, [r3, #0]
2000588c:	b91a      	cbnz	r2, 20005896 <quorem+0x10e>
2000588e:	3b04      	subs	r3, #4
20005890:	3e01      	subs	r6, #1
20005892:	429c      	cmp	r4, r3
20005894:	d3f9      	bcc.n	2000588a <quorem+0x102>
20005896:	f8ca 6010 	str.w	r6, [sl, #16]
2000589a:	4638      	mov	r0, r7
2000589c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200058a0:	2000      	movs	r0, #0
200058a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200058a6:	bf00      	nop

200058a8 <_dtoa_r>:
200058a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200058ac:	6a46      	ldr	r6, [r0, #36]	; 0x24
200058ae:	b0a1      	sub	sp, #132	; 0x84
200058b0:	4604      	mov	r4, r0
200058b2:	4690      	mov	r8, r2
200058b4:	4699      	mov	r9, r3
200058b6:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
200058b8:	2e00      	cmp	r6, #0
200058ba:	f000 8423 	beq.w	20006104 <_dtoa_r+0x85c>
200058be:	6832      	ldr	r2, [r6, #0]
200058c0:	b182      	cbz	r2, 200058e4 <_dtoa_r+0x3c>
200058c2:	6a61      	ldr	r1, [r4, #36]	; 0x24
200058c4:	f04f 0c01 	mov.w	ip, #1
200058c8:	6876      	ldr	r6, [r6, #4]
200058ca:	4620      	mov	r0, r4
200058cc:	680b      	ldr	r3, [r1, #0]
200058ce:	6056      	str	r6, [r2, #4]
200058d0:	684a      	ldr	r2, [r1, #4]
200058d2:	4619      	mov	r1, r3
200058d4:	fa0c f202 	lsl.w	r2, ip, r2
200058d8:	609a      	str	r2, [r3, #8]
200058da:	f001 feb9 	bl	20007650 <_Bfree>
200058de:	6a63      	ldr	r3, [r4, #36]	; 0x24
200058e0:	2200      	movs	r2, #0
200058e2:	601a      	str	r2, [r3, #0]
200058e4:	f1b9 0600 	subs.w	r6, r9, #0
200058e8:	db38      	blt.n	2000595c <_dtoa_r+0xb4>
200058ea:	2300      	movs	r3, #0
200058ec:	602b      	str	r3, [r5, #0]
200058ee:	f240 0300 	movw	r3, #0
200058f2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200058f6:	461a      	mov	r2, r3
200058f8:	ea06 0303 	and.w	r3, r6, r3
200058fc:	4293      	cmp	r3, r2
200058fe:	d017      	beq.n	20005930 <_dtoa_r+0x88>
20005900:	2200      	movs	r2, #0
20005902:	2300      	movs	r3, #0
20005904:	4640      	mov	r0, r8
20005906:	4649      	mov	r1, r9
20005908:	e9cd 8906 	strd	r8, r9, [sp, #24]
2000590c:	f002 ff84 	bl	20008818 <__aeabi_dcmpeq>
20005910:	2800      	cmp	r0, #0
20005912:	d029      	beq.n	20005968 <_dtoa_r+0xc0>
20005914:	982c      	ldr	r0, [sp, #176]	; 0xb0
20005916:	2301      	movs	r3, #1
20005918:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000591a:	6003      	str	r3, [r0, #0]
2000591c:	2900      	cmp	r1, #0
2000591e:	f000 80d0 	beq.w	20005ac2 <_dtoa_r+0x21a>
20005922:	4b79      	ldr	r3, [pc, #484]	; (20005b08 <_dtoa_r+0x260>)
20005924:	1e58      	subs	r0, r3, #1
20005926:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20005928:	6013      	str	r3, [r2, #0]
2000592a:	b021      	add	sp, #132	; 0x84
2000592c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005930:	982c      	ldr	r0, [sp, #176]	; 0xb0
20005932:	f242 730f 	movw	r3, #9999	; 0x270f
20005936:	6003      	str	r3, [r0, #0]
20005938:	f1b8 0f00 	cmp.w	r8, #0
2000593c:	f000 8095 	beq.w	20005a6a <_dtoa_r+0x1c2>
20005940:	f249 306c 	movw	r0, #37740	; 0x936c
20005944:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005948:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000594a:	2900      	cmp	r1, #0
2000594c:	d0ed      	beq.n	2000592a <_dtoa_r+0x82>
2000594e:	78c2      	ldrb	r2, [r0, #3]
20005950:	1cc3      	adds	r3, r0, #3
20005952:	2a00      	cmp	r2, #0
20005954:	d0e7      	beq.n	20005926 <_dtoa_r+0x7e>
20005956:	f100 0308 	add.w	r3, r0, #8
2000595a:	e7e4      	b.n	20005926 <_dtoa_r+0x7e>
2000595c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20005960:	2301      	movs	r3, #1
20005962:	46b1      	mov	r9, r6
20005964:	602b      	str	r3, [r5, #0]
20005966:	e7c2      	b.n	200058ee <_dtoa_r+0x46>
20005968:	4620      	mov	r0, r4
2000596a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
2000596e:	a91e      	add	r1, sp, #120	; 0x78
20005970:	9100      	str	r1, [sp, #0]
20005972:	a91f      	add	r1, sp, #124	; 0x7c
20005974:	9101      	str	r1, [sp, #4]
20005976:	f001 febd 	bl	200076f4 <__d2b>
2000597a:	f3c6 550a 	ubfx	r5, r6, #20, #11
2000597e:	4683      	mov	fp, r0
20005980:	2d00      	cmp	r5, #0
20005982:	d07e      	beq.n	20005a82 <_dtoa_r+0x1da>
20005984:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005988:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
2000598c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000598e:	3d07      	subs	r5, #7
20005990:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
20005994:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20005998:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
2000599c:	2300      	movs	r3, #0
2000599e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
200059a2:	9319      	str	r3, [sp, #100]	; 0x64
200059a4:	f240 0300 	movw	r3, #0
200059a8:	2200      	movs	r2, #0
200059aa:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
200059ae:	f7fd f907 	bl	20002bc0 <__aeabi_dsub>
200059b2:	a34f      	add	r3, pc, #316	; (adr r3, 20005af0 <_dtoa_r+0x248>)
200059b4:	e9d3 2300 	ldrd	r2, r3, [r3]
200059b8:	f7fd fab6 	bl	20002f28 <__aeabi_dmul>
200059bc:	a34e      	add	r3, pc, #312	; (adr r3, 20005af8 <_dtoa_r+0x250>)
200059be:	e9d3 2300 	ldrd	r2, r3, [r3]
200059c2:	f7fd f8ff 	bl	20002bc4 <__adddf3>
200059c6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200059ca:	4628      	mov	r0, r5
200059cc:	f7fd fa46 	bl	20002e5c <__aeabi_i2d>
200059d0:	a34b      	add	r3, pc, #300	; (adr r3, 20005b00 <_dtoa_r+0x258>)
200059d2:	e9d3 2300 	ldrd	r2, r3, [r3]
200059d6:	f7fd faa7 	bl	20002f28 <__aeabi_dmul>
200059da:	4602      	mov	r2, r0
200059dc:	460b      	mov	r3, r1
200059de:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200059e2:	f7fd f8ef 	bl	20002bc4 <__adddf3>
200059e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200059ea:	f002 ff47 	bl	2000887c <__aeabi_d2iz>
200059ee:	2200      	movs	r2, #0
200059f0:	2300      	movs	r3, #0
200059f2:	4606      	mov	r6, r0
200059f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200059f8:	f002 ff18 	bl	2000882c <__aeabi_dcmplt>
200059fc:	b140      	cbz	r0, 20005a10 <_dtoa_r+0x168>
200059fe:	4630      	mov	r0, r6
20005a00:	f7fd fa2c 	bl	20002e5c <__aeabi_i2d>
20005a04:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20005a08:	f002 ff06 	bl	20008818 <__aeabi_dcmpeq>
20005a0c:	b900      	cbnz	r0, 20005a10 <_dtoa_r+0x168>
20005a0e:	3e01      	subs	r6, #1
20005a10:	2e16      	cmp	r6, #22
20005a12:	d95b      	bls.n	20005acc <_dtoa_r+0x224>
20005a14:	2301      	movs	r3, #1
20005a16:	9318      	str	r3, [sp, #96]	; 0x60
20005a18:	3f01      	subs	r7, #1
20005a1a:	ebb7 0a05 	subs.w	sl, r7, r5
20005a1e:	bf42      	ittt	mi
20005a20:	f1ca 0a00 	rsbmi	sl, sl, #0
20005a24:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20005a28:	f04f 0a00 	movmi.w	sl, #0
20005a2c:	d401      	bmi.n	20005a32 <_dtoa_r+0x18a>
20005a2e:	2200      	movs	r2, #0
20005a30:	920f      	str	r2, [sp, #60]	; 0x3c
20005a32:	2e00      	cmp	r6, #0
20005a34:	f2c0 8371 	blt.w	2000611a <_dtoa_r+0x872>
20005a38:	44b2      	add	sl, r6
20005a3a:	2300      	movs	r3, #0
20005a3c:	9617      	str	r6, [sp, #92]	; 0x5c
20005a3e:	9315      	str	r3, [sp, #84]	; 0x54
20005a40:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20005a42:	2b09      	cmp	r3, #9
20005a44:	d862      	bhi.n	20005b0c <_dtoa_r+0x264>
20005a46:	2b05      	cmp	r3, #5
20005a48:	f340 8677 	ble.w	2000673a <_dtoa_r+0xe92>
20005a4c:	982a      	ldr	r0, [sp, #168]	; 0xa8
20005a4e:	2700      	movs	r7, #0
20005a50:	3804      	subs	r0, #4
20005a52:	902a      	str	r0, [sp, #168]	; 0xa8
20005a54:	992a      	ldr	r1, [sp, #168]	; 0xa8
20005a56:	1e8b      	subs	r3, r1, #2
20005a58:	2b03      	cmp	r3, #3
20005a5a:	f200 83dd 	bhi.w	20006218 <_dtoa_r+0x970>
20005a5e:	e8df f013 	tbh	[pc, r3, lsl #1]
20005a62:	03a5      	.short	0x03a5
20005a64:	03d503d8 	.word	0x03d503d8
20005a68:	03c4      	.short	0x03c4
20005a6a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20005a6e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20005a72:	2e00      	cmp	r6, #0
20005a74:	f47f af64 	bne.w	20005940 <_dtoa_r+0x98>
20005a78:	f249 3060 	movw	r0, #37728	; 0x9360
20005a7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005a80:	e762      	b.n	20005948 <_dtoa_r+0xa0>
20005a82:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20005a84:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20005a86:	18fb      	adds	r3, r7, r3
20005a88:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20005a8c:	1c9d      	adds	r5, r3, #2
20005a8e:	2d20      	cmp	r5, #32
20005a90:	bfdc      	itt	le
20005a92:	f1c5 0020 	rsble	r0, r5, #32
20005a96:	fa08 f000 	lslle.w	r0, r8, r0
20005a9a:	dd08      	ble.n	20005aae <_dtoa_r+0x206>
20005a9c:	3b1e      	subs	r3, #30
20005a9e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
20005aa2:	fa16 f202 	lsls.w	r2, r6, r2
20005aa6:	fa28 f303 	lsr.w	r3, r8, r3
20005aaa:	ea42 0003 	orr.w	r0, r2, r3
20005aae:	f7fd f9c5 	bl	20002e3c <__aeabi_ui2d>
20005ab2:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
20005ab6:	2201      	movs	r2, #1
20005ab8:	3d03      	subs	r5, #3
20005aba:	9219      	str	r2, [sp, #100]	; 0x64
20005abc:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20005ac0:	e770      	b.n	200059a4 <_dtoa_r+0xfc>
20005ac2:	f249 305c 	movw	r0, #37724	; 0x935c
20005ac6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005aca:	e72e      	b.n	2000592a <_dtoa_r+0x82>
20005acc:	f249 4318 	movw	r3, #37912	; 0x9418
20005ad0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005ad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005ad8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20005adc:	e9d3 2300 	ldrd	r2, r3, [r3]
20005ae0:	f002 fea4 	bl	2000882c <__aeabi_dcmplt>
20005ae4:	2800      	cmp	r0, #0
20005ae6:	f040 8320 	bne.w	2000612a <_dtoa_r+0x882>
20005aea:	9018      	str	r0, [sp, #96]	; 0x60
20005aec:	e794      	b.n	20005a18 <_dtoa_r+0x170>
20005aee:	bf00      	nop
20005af0:	636f4361 	.word	0x636f4361
20005af4:	3fd287a7 	.word	0x3fd287a7
20005af8:	8b60c8b3 	.word	0x8b60c8b3
20005afc:	3fc68a28 	.word	0x3fc68a28
20005b00:	509f79fb 	.word	0x509f79fb
20005b04:	3fd34413 	.word	0x3fd34413
20005b08:	2000935d 	.word	0x2000935d
20005b0c:	2300      	movs	r3, #0
20005b0e:	f04f 30ff 	mov.w	r0, #4294967295
20005b12:	461f      	mov	r7, r3
20005b14:	2101      	movs	r1, #1
20005b16:	932a      	str	r3, [sp, #168]	; 0xa8
20005b18:	9011      	str	r0, [sp, #68]	; 0x44
20005b1a:	9116      	str	r1, [sp, #88]	; 0x58
20005b1c:	9008      	str	r0, [sp, #32]
20005b1e:	932b      	str	r3, [sp, #172]	; 0xac
20005b20:	6a65      	ldr	r5, [r4, #36]	; 0x24
20005b22:	2300      	movs	r3, #0
20005b24:	606b      	str	r3, [r5, #4]
20005b26:	4620      	mov	r0, r4
20005b28:	6869      	ldr	r1, [r5, #4]
20005b2a:	f001 fdad 	bl	20007688 <_Balloc>
20005b2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20005b30:	6028      	str	r0, [r5, #0]
20005b32:	681b      	ldr	r3, [r3, #0]
20005b34:	9310      	str	r3, [sp, #64]	; 0x40
20005b36:	2f00      	cmp	r7, #0
20005b38:	f000 815b 	beq.w	20005df2 <_dtoa_r+0x54a>
20005b3c:	2e00      	cmp	r6, #0
20005b3e:	f340 842a 	ble.w	20006396 <_dtoa_r+0xaee>
20005b42:	f249 4318 	movw	r3, #37912	; 0x9418
20005b46:	f006 020f 	and.w	r2, r6, #15
20005b4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b4e:	1135      	asrs	r5, r6, #4
20005b50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20005b54:	f015 0f10 	tst.w	r5, #16
20005b58:	e9d3 0100 	ldrd	r0, r1, [r3]
20005b5c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005b60:	f000 82e7 	beq.w	20006132 <_dtoa_r+0x88a>
20005b64:	f249 43f0 	movw	r3, #38128	; 0x94f0
20005b68:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005b6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b70:	f005 050f 	and.w	r5, r5, #15
20005b74:	f04f 0803 	mov.w	r8, #3
20005b78:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20005b7c:	f7fd fafe 	bl	2000317c <__aeabi_ddiv>
20005b80:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20005b84:	b1bd      	cbz	r5, 20005bb6 <_dtoa_r+0x30e>
20005b86:	f249 47f0 	movw	r7, #38128	; 0x94f0
20005b8a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005b8e:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005b92:	f015 0f01 	tst.w	r5, #1
20005b96:	4610      	mov	r0, r2
20005b98:	4619      	mov	r1, r3
20005b9a:	d007      	beq.n	20005bac <_dtoa_r+0x304>
20005b9c:	e9d7 2300 	ldrd	r2, r3, [r7]
20005ba0:	f108 0801 	add.w	r8, r8, #1
20005ba4:	f7fd f9c0 	bl	20002f28 <__aeabi_dmul>
20005ba8:	4602      	mov	r2, r0
20005baa:	460b      	mov	r3, r1
20005bac:	3708      	adds	r7, #8
20005bae:	106d      	asrs	r5, r5, #1
20005bb0:	d1ef      	bne.n	20005b92 <_dtoa_r+0x2ea>
20005bb2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20005bb6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005bba:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20005bbe:	f7fd fadd 	bl	2000317c <__aeabi_ddiv>
20005bc2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005bc6:	9918      	ldr	r1, [sp, #96]	; 0x60
20005bc8:	2900      	cmp	r1, #0
20005bca:	f000 80de 	beq.w	20005d8a <_dtoa_r+0x4e2>
20005bce:	f240 0300 	movw	r3, #0
20005bd2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005bd6:	2200      	movs	r2, #0
20005bd8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20005bdc:	f04f 0500 	mov.w	r5, #0
20005be0:	f002 fe24 	bl	2000882c <__aeabi_dcmplt>
20005be4:	b108      	cbz	r0, 20005bea <_dtoa_r+0x342>
20005be6:	f04f 0501 	mov.w	r5, #1
20005bea:	9a08      	ldr	r2, [sp, #32]
20005bec:	2a00      	cmp	r2, #0
20005bee:	bfd4      	ite	le
20005bf0:	2500      	movle	r5, #0
20005bf2:	f005 0501 	andgt.w	r5, r5, #1
20005bf6:	2d00      	cmp	r5, #0
20005bf8:	f000 80c7 	beq.w	20005d8a <_dtoa_r+0x4e2>
20005bfc:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005bfe:	2b00      	cmp	r3, #0
20005c00:	f340 80f5 	ble.w	20005dee <_dtoa_r+0x546>
20005c04:	f240 0300 	movw	r3, #0
20005c08:	2200      	movs	r2, #0
20005c0a:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005c0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005c12:	f7fd f989 	bl	20002f28 <__aeabi_dmul>
20005c16:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005c1a:	f108 0001 	add.w	r0, r8, #1
20005c1e:	1e71      	subs	r1, r6, #1
20005c20:	9112      	str	r1, [sp, #72]	; 0x48
20005c22:	f7fd f91b 	bl	20002e5c <__aeabi_i2d>
20005c26:	4602      	mov	r2, r0
20005c28:	460b      	mov	r3, r1
20005c2a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005c2e:	f7fd f97b 	bl	20002f28 <__aeabi_dmul>
20005c32:	f240 0300 	movw	r3, #0
20005c36:	2200      	movs	r2, #0
20005c38:	f2c4 031c 	movt	r3, #16412	; 0x401c
20005c3c:	f7fc ffc2 	bl	20002bc4 <__adddf3>
20005c40:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20005c44:	4680      	mov	r8, r0
20005c46:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20005c4a:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005c4c:	2b00      	cmp	r3, #0
20005c4e:	f000 83ad 	beq.w	200063ac <_dtoa_r+0xb04>
20005c52:	f249 4318 	movw	r3, #37912	; 0x9418
20005c56:	f240 0100 	movw	r1, #0
20005c5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005c5e:	2000      	movs	r0, #0
20005c60:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20005c64:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20005c68:	f8cd c00c 	str.w	ip, [sp, #12]
20005c6c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20005c70:	f7fd fa84 	bl	2000317c <__aeabi_ddiv>
20005c74:	4642      	mov	r2, r8
20005c76:	464b      	mov	r3, r9
20005c78:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005c7a:	f7fc ffa1 	bl	20002bc0 <__aeabi_dsub>
20005c7e:	4680      	mov	r8, r0
20005c80:	4689      	mov	r9, r1
20005c82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005c86:	f002 fdf9 	bl	2000887c <__aeabi_d2iz>
20005c8a:	4607      	mov	r7, r0
20005c8c:	f7fd f8e6 	bl	20002e5c <__aeabi_i2d>
20005c90:	4602      	mov	r2, r0
20005c92:	460b      	mov	r3, r1
20005c94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005c98:	f7fc ff92 	bl	20002bc0 <__aeabi_dsub>
20005c9c:	f107 0330 	add.w	r3, r7, #48	; 0x30
20005ca0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005ca4:	4640      	mov	r0, r8
20005ca6:	f805 3b01 	strb.w	r3, [r5], #1
20005caa:	4649      	mov	r1, r9
20005cac:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005cb0:	f002 fdda 	bl	20008868 <__aeabi_dcmpgt>
20005cb4:	2800      	cmp	r0, #0
20005cb6:	f040 8213 	bne.w	200060e0 <_dtoa_r+0x838>
20005cba:	f240 0100 	movw	r1, #0
20005cbe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005cc2:	2000      	movs	r0, #0
20005cc4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005cc8:	f7fc ff7a 	bl	20002bc0 <__aeabi_dsub>
20005ccc:	4602      	mov	r2, r0
20005cce:	460b      	mov	r3, r1
20005cd0:	4640      	mov	r0, r8
20005cd2:	4649      	mov	r1, r9
20005cd4:	f002 fdc8 	bl	20008868 <__aeabi_dcmpgt>
20005cd8:	f8dd c00c 	ldr.w	ip, [sp, #12]
20005cdc:	2800      	cmp	r0, #0
20005cde:	f040 83e7 	bne.w	200064b0 <_dtoa_r+0xc08>
20005ce2:	f1bc 0f01 	cmp.w	ip, #1
20005ce6:	f340 8082 	ble.w	20005dee <_dtoa_r+0x546>
20005cea:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20005cee:	2701      	movs	r7, #1
20005cf0:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20005cf4:	961d      	str	r6, [sp, #116]	; 0x74
20005cf6:	4666      	mov	r6, ip
20005cf8:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20005cfc:	940c      	str	r4, [sp, #48]	; 0x30
20005cfe:	e010      	b.n	20005d22 <_dtoa_r+0x47a>
20005d00:	f240 0100 	movw	r1, #0
20005d04:	2000      	movs	r0, #0
20005d06:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005d0a:	f7fc ff59 	bl	20002bc0 <__aeabi_dsub>
20005d0e:	4642      	mov	r2, r8
20005d10:	464b      	mov	r3, r9
20005d12:	f002 fd8b 	bl	2000882c <__aeabi_dcmplt>
20005d16:	2800      	cmp	r0, #0
20005d18:	f040 83c7 	bne.w	200064aa <_dtoa_r+0xc02>
20005d1c:	42b7      	cmp	r7, r6
20005d1e:	f280 848b 	bge.w	20006638 <_dtoa_r+0xd90>
20005d22:	f240 0300 	movw	r3, #0
20005d26:	4640      	mov	r0, r8
20005d28:	4649      	mov	r1, r9
20005d2a:	2200      	movs	r2, #0
20005d2c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005d30:	3501      	adds	r5, #1
20005d32:	f7fd f8f9 	bl	20002f28 <__aeabi_dmul>
20005d36:	f240 0300 	movw	r3, #0
20005d3a:	2200      	movs	r2, #0
20005d3c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005d40:	4680      	mov	r8, r0
20005d42:	4689      	mov	r9, r1
20005d44:	4650      	mov	r0, sl
20005d46:	4659      	mov	r1, fp
20005d48:	f7fd f8ee 	bl	20002f28 <__aeabi_dmul>
20005d4c:	468b      	mov	fp, r1
20005d4e:	4682      	mov	sl, r0
20005d50:	f002 fd94 	bl	2000887c <__aeabi_d2iz>
20005d54:	4604      	mov	r4, r0
20005d56:	f7fd f881 	bl	20002e5c <__aeabi_i2d>
20005d5a:	3430      	adds	r4, #48	; 0x30
20005d5c:	4602      	mov	r2, r0
20005d5e:	460b      	mov	r3, r1
20005d60:	4650      	mov	r0, sl
20005d62:	4659      	mov	r1, fp
20005d64:	f7fc ff2c 	bl	20002bc0 <__aeabi_dsub>
20005d68:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005d6a:	464b      	mov	r3, r9
20005d6c:	55d4      	strb	r4, [r2, r7]
20005d6e:	4642      	mov	r2, r8
20005d70:	3701      	adds	r7, #1
20005d72:	4682      	mov	sl, r0
20005d74:	468b      	mov	fp, r1
20005d76:	f002 fd59 	bl	2000882c <__aeabi_dcmplt>
20005d7a:	4652      	mov	r2, sl
20005d7c:	465b      	mov	r3, fp
20005d7e:	2800      	cmp	r0, #0
20005d80:	d0be      	beq.n	20005d00 <_dtoa_r+0x458>
20005d82:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20005d86:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005d88:	e1aa      	b.n	200060e0 <_dtoa_r+0x838>
20005d8a:	4640      	mov	r0, r8
20005d8c:	f7fd f866 	bl	20002e5c <__aeabi_i2d>
20005d90:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005d94:	f7fd f8c8 	bl	20002f28 <__aeabi_dmul>
20005d98:	f240 0300 	movw	r3, #0
20005d9c:	2200      	movs	r2, #0
20005d9e:	f2c4 031c 	movt	r3, #16412	; 0x401c
20005da2:	f7fc ff0f 	bl	20002bc4 <__adddf3>
20005da6:	9a08      	ldr	r2, [sp, #32]
20005da8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20005dac:	4680      	mov	r8, r0
20005dae:	46a9      	mov	r9, r5
20005db0:	2a00      	cmp	r2, #0
20005db2:	f040 82ec 	bne.w	2000638e <_dtoa_r+0xae6>
20005db6:	f240 0300 	movw	r3, #0
20005dba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005dbe:	2200      	movs	r2, #0
20005dc0:	f2c4 0314 	movt	r3, #16404	; 0x4014
20005dc4:	f7fc fefc 	bl	20002bc0 <__aeabi_dsub>
20005dc8:	4642      	mov	r2, r8
20005dca:	462b      	mov	r3, r5
20005dcc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005dd0:	f002 fd4a 	bl	20008868 <__aeabi_dcmpgt>
20005dd4:	2800      	cmp	r0, #0
20005dd6:	f040 824a 	bne.w	2000626e <_dtoa_r+0x9c6>
20005dda:	4642      	mov	r2, r8
20005ddc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005de0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20005de4:	f002 fd22 	bl	2000882c <__aeabi_dcmplt>
20005de8:	2800      	cmp	r0, #0
20005dea:	f040 81d5 	bne.w	20006198 <_dtoa_r+0x8f0>
20005dee:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20005df2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20005df4:	ea6f 0703 	mvn.w	r7, r3
20005df8:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20005dfc:	2e0e      	cmp	r6, #14
20005dfe:	bfcc      	ite	gt
20005e00:	2700      	movgt	r7, #0
20005e02:	f007 0701 	andle.w	r7, r7, #1
20005e06:	2f00      	cmp	r7, #0
20005e08:	f000 80b7 	beq.w	20005f7a <_dtoa_r+0x6d2>
20005e0c:	982b      	ldr	r0, [sp, #172]	; 0xac
20005e0e:	f249 4318 	movw	r3, #37912	; 0x9418
20005e12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005e16:	9908      	ldr	r1, [sp, #32]
20005e18:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20005e1c:	0fc2      	lsrs	r2, r0, #31
20005e1e:	2900      	cmp	r1, #0
20005e20:	bfcc      	ite	gt
20005e22:	2200      	movgt	r2, #0
20005e24:	f002 0201 	andle.w	r2, r2, #1
20005e28:	e9d3 0100 	ldrd	r0, r1, [r3]
20005e2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
20005e30:	2a00      	cmp	r2, #0
20005e32:	f040 81a0 	bne.w	20006176 <_dtoa_r+0x8ce>
20005e36:	4602      	mov	r2, r0
20005e38:	460b      	mov	r3, r1
20005e3a:	4640      	mov	r0, r8
20005e3c:	4649      	mov	r1, r9
20005e3e:	f7fd f99d 	bl	2000317c <__aeabi_ddiv>
20005e42:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005e44:	f002 fd1a 	bl	2000887c <__aeabi_d2iz>
20005e48:	4682      	mov	sl, r0
20005e4a:	f7fd f807 	bl	20002e5c <__aeabi_i2d>
20005e4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005e52:	f7fd f869 	bl	20002f28 <__aeabi_dmul>
20005e56:	4602      	mov	r2, r0
20005e58:	460b      	mov	r3, r1
20005e5a:	4640      	mov	r0, r8
20005e5c:	4649      	mov	r1, r9
20005e5e:	f7fc feaf 	bl	20002bc0 <__aeabi_dsub>
20005e62:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20005e66:	f805 3b01 	strb.w	r3, [r5], #1
20005e6a:	9a08      	ldr	r2, [sp, #32]
20005e6c:	2a01      	cmp	r2, #1
20005e6e:	4680      	mov	r8, r0
20005e70:	4689      	mov	r9, r1
20005e72:	d052      	beq.n	20005f1a <_dtoa_r+0x672>
20005e74:	f240 0300 	movw	r3, #0
20005e78:	2200      	movs	r2, #0
20005e7a:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005e7e:	f7fd f853 	bl	20002f28 <__aeabi_dmul>
20005e82:	2200      	movs	r2, #0
20005e84:	2300      	movs	r3, #0
20005e86:	e9cd 0106 	strd	r0, r1, [sp, #24]
20005e8a:	f002 fcc5 	bl	20008818 <__aeabi_dcmpeq>
20005e8e:	2800      	cmp	r0, #0
20005e90:	f040 81eb 	bne.w	2000626a <_dtoa_r+0x9c2>
20005e94:	9810      	ldr	r0, [sp, #64]	; 0x40
20005e96:	f04f 0801 	mov.w	r8, #1
20005e9a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20005e9e:	46a3      	mov	fp, r4
20005ea0:	1c87      	adds	r7, r0, #2
20005ea2:	960f      	str	r6, [sp, #60]	; 0x3c
20005ea4:	f8dd 9020 	ldr.w	r9, [sp, #32]
20005ea8:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20005eac:	e00a      	b.n	20005ec4 <_dtoa_r+0x61c>
20005eae:	f7fd f83b 	bl	20002f28 <__aeabi_dmul>
20005eb2:	2200      	movs	r2, #0
20005eb4:	2300      	movs	r3, #0
20005eb6:	4604      	mov	r4, r0
20005eb8:	460d      	mov	r5, r1
20005eba:	f002 fcad 	bl	20008818 <__aeabi_dcmpeq>
20005ebe:	2800      	cmp	r0, #0
20005ec0:	f040 81ce 	bne.w	20006260 <_dtoa_r+0x9b8>
20005ec4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005ec8:	4620      	mov	r0, r4
20005eca:	4629      	mov	r1, r5
20005ecc:	f108 0801 	add.w	r8, r8, #1
20005ed0:	f7fd f954 	bl	2000317c <__aeabi_ddiv>
20005ed4:	463e      	mov	r6, r7
20005ed6:	f002 fcd1 	bl	2000887c <__aeabi_d2iz>
20005eda:	4682      	mov	sl, r0
20005edc:	f7fc ffbe 	bl	20002e5c <__aeabi_i2d>
20005ee0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005ee4:	f7fd f820 	bl	20002f28 <__aeabi_dmul>
20005ee8:	4602      	mov	r2, r0
20005eea:	460b      	mov	r3, r1
20005eec:	4620      	mov	r0, r4
20005eee:	4629      	mov	r1, r5
20005ef0:	f7fc fe66 	bl	20002bc0 <__aeabi_dsub>
20005ef4:	2200      	movs	r2, #0
20005ef6:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20005efa:	f807 cc01 	strb.w	ip, [r7, #-1]
20005efe:	3701      	adds	r7, #1
20005f00:	45c1      	cmp	r9, r8
20005f02:	f240 0300 	movw	r3, #0
20005f06:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005f0a:	d1d0      	bne.n	20005eae <_dtoa_r+0x606>
20005f0c:	4635      	mov	r5, r6
20005f0e:	465c      	mov	r4, fp
20005f10:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20005f12:	4680      	mov	r8, r0
20005f14:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20005f18:	4689      	mov	r9, r1
20005f1a:	4642      	mov	r2, r8
20005f1c:	464b      	mov	r3, r9
20005f1e:	4640      	mov	r0, r8
20005f20:	4649      	mov	r1, r9
20005f22:	f7fc fe4f 	bl	20002bc4 <__adddf3>
20005f26:	4680      	mov	r8, r0
20005f28:	4689      	mov	r9, r1
20005f2a:	4642      	mov	r2, r8
20005f2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20005f30:	464b      	mov	r3, r9
20005f32:	f002 fc7b 	bl	2000882c <__aeabi_dcmplt>
20005f36:	b960      	cbnz	r0, 20005f52 <_dtoa_r+0x6aa>
20005f38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20005f3c:	4642      	mov	r2, r8
20005f3e:	464b      	mov	r3, r9
20005f40:	f002 fc6a 	bl	20008818 <__aeabi_dcmpeq>
20005f44:	2800      	cmp	r0, #0
20005f46:	f000 8190 	beq.w	2000626a <_dtoa_r+0x9c2>
20005f4a:	f01a 0f01 	tst.w	sl, #1
20005f4e:	f000 818c 	beq.w	2000626a <_dtoa_r+0x9c2>
20005f52:	9910      	ldr	r1, [sp, #64]	; 0x40
20005f54:	e000      	b.n	20005f58 <_dtoa_r+0x6b0>
20005f56:	461d      	mov	r5, r3
20005f58:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20005f5c:	1e6b      	subs	r3, r5, #1
20005f5e:	2a39      	cmp	r2, #57	; 0x39
20005f60:	f040 8367 	bne.w	20006632 <_dtoa_r+0xd8a>
20005f64:	428b      	cmp	r3, r1
20005f66:	d1f6      	bne.n	20005f56 <_dtoa_r+0x6ae>
20005f68:	9910      	ldr	r1, [sp, #64]	; 0x40
20005f6a:	2330      	movs	r3, #48	; 0x30
20005f6c:	3601      	adds	r6, #1
20005f6e:	2231      	movs	r2, #49	; 0x31
20005f70:	700b      	strb	r3, [r1, #0]
20005f72:	9b10      	ldr	r3, [sp, #64]	; 0x40
20005f74:	701a      	strb	r2, [r3, #0]
20005f76:	9612      	str	r6, [sp, #72]	; 0x48
20005f78:	e0b2      	b.n	200060e0 <_dtoa_r+0x838>
20005f7a:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005f7c:	2a00      	cmp	r2, #0
20005f7e:	f040 80df 	bne.w	20006140 <_dtoa_r+0x898>
20005f82:	9f15      	ldr	r7, [sp, #84]	; 0x54
20005f84:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005f86:	920c      	str	r2, [sp, #48]	; 0x30
20005f88:	2d00      	cmp	r5, #0
20005f8a:	bfd4      	ite	le
20005f8c:	2300      	movle	r3, #0
20005f8e:	2301      	movgt	r3, #1
20005f90:	f1ba 0f00 	cmp.w	sl, #0
20005f94:	bfd4      	ite	le
20005f96:	2300      	movle	r3, #0
20005f98:	f003 0301 	andgt.w	r3, r3, #1
20005f9c:	b14b      	cbz	r3, 20005fb2 <_dtoa_r+0x70a>
20005f9e:	45aa      	cmp	sl, r5
20005fa0:	bfb4      	ite	lt
20005fa2:	4653      	movlt	r3, sl
20005fa4:	462b      	movge	r3, r5
20005fa6:	980f      	ldr	r0, [sp, #60]	; 0x3c
20005fa8:	ebc3 0a0a 	rsb	sl, r3, sl
20005fac:	1aed      	subs	r5, r5, r3
20005fae:	1ac0      	subs	r0, r0, r3
20005fb0:	900f      	str	r0, [sp, #60]	; 0x3c
20005fb2:	9915      	ldr	r1, [sp, #84]	; 0x54
20005fb4:	2900      	cmp	r1, #0
20005fb6:	dd1c      	ble.n	20005ff2 <_dtoa_r+0x74a>
20005fb8:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005fba:	2a00      	cmp	r2, #0
20005fbc:	f000 82e9 	beq.w	20006592 <_dtoa_r+0xcea>
20005fc0:	2f00      	cmp	r7, #0
20005fc2:	dd12      	ble.n	20005fea <_dtoa_r+0x742>
20005fc4:	990c      	ldr	r1, [sp, #48]	; 0x30
20005fc6:	463a      	mov	r2, r7
20005fc8:	4620      	mov	r0, r4
20005fca:	f001 fdbd 	bl	20007b48 <__pow5mult>
20005fce:	465a      	mov	r2, fp
20005fd0:	900c      	str	r0, [sp, #48]	; 0x30
20005fd2:	4620      	mov	r0, r4
20005fd4:	990c      	ldr	r1, [sp, #48]	; 0x30
20005fd6:	f001 fccf 	bl	20007978 <__multiply>
20005fda:	4659      	mov	r1, fp
20005fdc:	4603      	mov	r3, r0
20005fde:	4620      	mov	r0, r4
20005fe0:	9303      	str	r3, [sp, #12]
20005fe2:	f001 fb35 	bl	20007650 <_Bfree>
20005fe6:	9b03      	ldr	r3, [sp, #12]
20005fe8:	469b      	mov	fp, r3
20005fea:	9b15      	ldr	r3, [sp, #84]	; 0x54
20005fec:	1bda      	subs	r2, r3, r7
20005fee:	f040 8311 	bne.w	20006614 <_dtoa_r+0xd6c>
20005ff2:	2101      	movs	r1, #1
20005ff4:	4620      	mov	r0, r4
20005ff6:	f001 fd59 	bl	20007aac <__i2b>
20005ffa:	9006      	str	r0, [sp, #24]
20005ffc:	9817      	ldr	r0, [sp, #92]	; 0x5c
20005ffe:	2800      	cmp	r0, #0
20006000:	dd05      	ble.n	2000600e <_dtoa_r+0x766>
20006002:	9906      	ldr	r1, [sp, #24]
20006004:	4620      	mov	r0, r4
20006006:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006008:	f001 fd9e 	bl	20007b48 <__pow5mult>
2000600c:	9006      	str	r0, [sp, #24]
2000600e:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006010:	2901      	cmp	r1, #1
20006012:	f340 810a 	ble.w	2000622a <_dtoa_r+0x982>
20006016:	2700      	movs	r7, #0
20006018:	9b17      	ldr	r3, [sp, #92]	; 0x5c
2000601a:	2b00      	cmp	r3, #0
2000601c:	f040 8261 	bne.w	200064e2 <_dtoa_r+0xc3a>
20006020:	2301      	movs	r3, #1
20006022:	4453      	add	r3, sl
20006024:	f013 031f 	ands.w	r3, r3, #31
20006028:	f040 812a 	bne.w	20006280 <_dtoa_r+0x9d8>
2000602c:	231c      	movs	r3, #28
2000602e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006030:	449a      	add	sl, r3
20006032:	18ed      	adds	r5, r5, r3
20006034:	18d2      	adds	r2, r2, r3
20006036:	920f      	str	r2, [sp, #60]	; 0x3c
20006038:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
2000603a:	2b00      	cmp	r3, #0
2000603c:	dd05      	ble.n	2000604a <_dtoa_r+0x7a2>
2000603e:	4659      	mov	r1, fp
20006040:	461a      	mov	r2, r3
20006042:	4620      	mov	r0, r4
20006044:	f001 fc3a 	bl	200078bc <__lshift>
20006048:	4683      	mov	fp, r0
2000604a:	f1ba 0f00 	cmp.w	sl, #0
2000604e:	dd05      	ble.n	2000605c <_dtoa_r+0x7b4>
20006050:	9906      	ldr	r1, [sp, #24]
20006052:	4652      	mov	r2, sl
20006054:	4620      	mov	r0, r4
20006056:	f001 fc31 	bl	200078bc <__lshift>
2000605a:	9006      	str	r0, [sp, #24]
2000605c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000605e:	2800      	cmp	r0, #0
20006060:	f040 8229 	bne.w	200064b6 <_dtoa_r+0xc0e>
20006064:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006066:	9908      	ldr	r1, [sp, #32]
20006068:	2802      	cmp	r0, #2
2000606a:	bfd4      	ite	le
2000606c:	2300      	movle	r3, #0
2000606e:	2301      	movgt	r3, #1
20006070:	2900      	cmp	r1, #0
20006072:	bfcc      	ite	gt
20006074:	2300      	movgt	r3, #0
20006076:	f003 0301 	andle.w	r3, r3, #1
2000607a:	2b00      	cmp	r3, #0
2000607c:	f000 810c 	beq.w	20006298 <_dtoa_r+0x9f0>
20006080:	2900      	cmp	r1, #0
20006082:	f040 808c 	bne.w	2000619e <_dtoa_r+0x8f6>
20006086:	2205      	movs	r2, #5
20006088:	9906      	ldr	r1, [sp, #24]
2000608a:	9b08      	ldr	r3, [sp, #32]
2000608c:	4620      	mov	r0, r4
2000608e:	f001 fd17 	bl	20007ac0 <__multadd>
20006092:	9006      	str	r0, [sp, #24]
20006094:	4658      	mov	r0, fp
20006096:	9906      	ldr	r1, [sp, #24]
20006098:	f001 f9a0 	bl	200073dc <__mcmp>
2000609c:	2800      	cmp	r0, #0
2000609e:	dd7e      	ble.n	2000619e <_dtoa_r+0x8f6>
200060a0:	9d10      	ldr	r5, [sp, #64]	; 0x40
200060a2:	3601      	adds	r6, #1
200060a4:	2700      	movs	r7, #0
200060a6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200060aa:	2331      	movs	r3, #49	; 0x31
200060ac:	f805 3b01 	strb.w	r3, [r5], #1
200060b0:	9906      	ldr	r1, [sp, #24]
200060b2:	4620      	mov	r0, r4
200060b4:	f001 facc 	bl	20007650 <_Bfree>
200060b8:	f1ba 0f00 	cmp.w	sl, #0
200060bc:	f000 80d5 	beq.w	2000626a <_dtoa_r+0x9c2>
200060c0:	1e3b      	subs	r3, r7, #0
200060c2:	bf18      	it	ne
200060c4:	2301      	movne	r3, #1
200060c6:	4557      	cmp	r7, sl
200060c8:	bf0c      	ite	eq
200060ca:	2300      	moveq	r3, #0
200060cc:	f003 0301 	andne.w	r3, r3, #1
200060d0:	2b00      	cmp	r3, #0
200060d2:	f040 80d0 	bne.w	20006276 <_dtoa_r+0x9ce>
200060d6:	4651      	mov	r1, sl
200060d8:	4620      	mov	r0, r4
200060da:	f001 fab9 	bl	20007650 <_Bfree>
200060de:	9612      	str	r6, [sp, #72]	; 0x48
200060e0:	4620      	mov	r0, r4
200060e2:	4659      	mov	r1, fp
200060e4:	f001 fab4 	bl	20007650 <_Bfree>
200060e8:	9a12      	ldr	r2, [sp, #72]	; 0x48
200060ea:	1c53      	adds	r3, r2, #1
200060ec:	2200      	movs	r2, #0
200060ee:	702a      	strb	r2, [r5, #0]
200060f0:	982c      	ldr	r0, [sp, #176]	; 0xb0
200060f2:	992e      	ldr	r1, [sp, #184]	; 0xb8
200060f4:	6003      	str	r3, [r0, #0]
200060f6:	2900      	cmp	r1, #0
200060f8:	f000 81d4 	beq.w	200064a4 <_dtoa_r+0xbfc>
200060fc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200060fe:	9810      	ldr	r0, [sp, #64]	; 0x40
20006100:	6015      	str	r5, [r2, #0]
20006102:	e412      	b.n	2000592a <_dtoa_r+0x82>
20006104:	2010      	movs	r0, #16
20006106:	f7fd f951 	bl	200033ac <malloc>
2000610a:	60c6      	str	r6, [r0, #12]
2000610c:	6046      	str	r6, [r0, #4]
2000610e:	6086      	str	r6, [r0, #8]
20006110:	6006      	str	r6, [r0, #0]
20006112:	4606      	mov	r6, r0
20006114:	6260      	str	r0, [r4, #36]	; 0x24
20006116:	f7ff bbd2 	b.w	200058be <_dtoa_r+0x16>
2000611a:	980f      	ldr	r0, [sp, #60]	; 0x3c
2000611c:	4271      	negs	r1, r6
2000611e:	2200      	movs	r2, #0
20006120:	9115      	str	r1, [sp, #84]	; 0x54
20006122:	1b80      	subs	r0, r0, r6
20006124:	9217      	str	r2, [sp, #92]	; 0x5c
20006126:	900f      	str	r0, [sp, #60]	; 0x3c
20006128:	e48a      	b.n	20005a40 <_dtoa_r+0x198>
2000612a:	2100      	movs	r1, #0
2000612c:	3e01      	subs	r6, #1
2000612e:	9118      	str	r1, [sp, #96]	; 0x60
20006130:	e472      	b.n	20005a18 <_dtoa_r+0x170>
20006132:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20006136:	f04f 0802 	mov.w	r8, #2
2000613a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
2000613e:	e521      	b.n	20005b84 <_dtoa_r+0x2dc>
20006140:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006142:	2801      	cmp	r0, #1
20006144:	f340 826c 	ble.w	20006620 <_dtoa_r+0xd78>
20006148:	9a08      	ldr	r2, [sp, #32]
2000614a:	9815      	ldr	r0, [sp, #84]	; 0x54
2000614c:	1e53      	subs	r3, r2, #1
2000614e:	4298      	cmp	r0, r3
20006150:	f2c0 8258 	blt.w	20006604 <_dtoa_r+0xd5c>
20006154:	1ac7      	subs	r7, r0, r3
20006156:	9b08      	ldr	r3, [sp, #32]
20006158:	2b00      	cmp	r3, #0
2000615a:	bfa8      	it	ge
2000615c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
2000615e:	f2c0 8273 	blt.w	20006648 <_dtoa_r+0xda0>
20006162:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006164:	4620      	mov	r0, r4
20006166:	2101      	movs	r1, #1
20006168:	449a      	add	sl, r3
2000616a:	18d2      	adds	r2, r2, r3
2000616c:	920f      	str	r2, [sp, #60]	; 0x3c
2000616e:	f001 fc9d 	bl	20007aac <__i2b>
20006172:	900c      	str	r0, [sp, #48]	; 0x30
20006174:	e708      	b.n	20005f88 <_dtoa_r+0x6e0>
20006176:	9b08      	ldr	r3, [sp, #32]
20006178:	b973      	cbnz	r3, 20006198 <_dtoa_r+0x8f0>
2000617a:	f240 0300 	movw	r3, #0
2000617e:	2200      	movs	r2, #0
20006180:	f2c4 0314 	movt	r3, #16404	; 0x4014
20006184:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006188:	f7fc fece 	bl	20002f28 <__aeabi_dmul>
2000618c:	4642      	mov	r2, r8
2000618e:	464b      	mov	r3, r9
20006190:	f002 fb60 	bl	20008854 <__aeabi_dcmpge>
20006194:	2800      	cmp	r0, #0
20006196:	d06a      	beq.n	2000626e <_dtoa_r+0x9c6>
20006198:	2200      	movs	r2, #0
2000619a:	9206      	str	r2, [sp, #24]
2000619c:	920c      	str	r2, [sp, #48]	; 0x30
2000619e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200061a0:	2700      	movs	r7, #0
200061a2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200061a6:	43de      	mvns	r6, r3
200061a8:	9d10      	ldr	r5, [sp, #64]	; 0x40
200061aa:	e781      	b.n	200060b0 <_dtoa_r+0x808>
200061ac:	2100      	movs	r1, #0
200061ae:	9116      	str	r1, [sp, #88]	; 0x58
200061b0:	982b      	ldr	r0, [sp, #172]	; 0xac
200061b2:	2800      	cmp	r0, #0
200061b4:	f340 819f 	ble.w	200064f6 <_dtoa_r+0xc4e>
200061b8:	982b      	ldr	r0, [sp, #172]	; 0xac
200061ba:	4601      	mov	r1, r0
200061bc:	9011      	str	r0, [sp, #68]	; 0x44
200061be:	9008      	str	r0, [sp, #32]
200061c0:	6a65      	ldr	r5, [r4, #36]	; 0x24
200061c2:	2200      	movs	r2, #0
200061c4:	2917      	cmp	r1, #23
200061c6:	606a      	str	r2, [r5, #4]
200061c8:	f240 82ab 	bls.w	20006722 <_dtoa_r+0xe7a>
200061cc:	2304      	movs	r3, #4
200061ce:	005b      	lsls	r3, r3, #1
200061d0:	3201      	adds	r2, #1
200061d2:	f103 0014 	add.w	r0, r3, #20
200061d6:	4288      	cmp	r0, r1
200061d8:	d9f9      	bls.n	200061ce <_dtoa_r+0x926>
200061da:	9b08      	ldr	r3, [sp, #32]
200061dc:	606a      	str	r2, [r5, #4]
200061de:	2b0e      	cmp	r3, #14
200061e0:	bf8c      	ite	hi
200061e2:	2700      	movhi	r7, #0
200061e4:	f007 0701 	andls.w	r7, r7, #1
200061e8:	e49d      	b.n	20005b26 <_dtoa_r+0x27e>
200061ea:	2201      	movs	r2, #1
200061ec:	9216      	str	r2, [sp, #88]	; 0x58
200061ee:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200061f0:	18f3      	adds	r3, r6, r3
200061f2:	9311      	str	r3, [sp, #68]	; 0x44
200061f4:	1c59      	adds	r1, r3, #1
200061f6:	2900      	cmp	r1, #0
200061f8:	bfc8      	it	gt
200061fa:	9108      	strgt	r1, [sp, #32]
200061fc:	dce0      	bgt.n	200061c0 <_dtoa_r+0x918>
200061fe:	290e      	cmp	r1, #14
20006200:	bf8c      	ite	hi
20006202:	2700      	movhi	r7, #0
20006204:	f007 0701 	andls.w	r7, r7, #1
20006208:	9108      	str	r1, [sp, #32]
2000620a:	e489      	b.n	20005b20 <_dtoa_r+0x278>
2000620c:	2301      	movs	r3, #1
2000620e:	9316      	str	r3, [sp, #88]	; 0x58
20006210:	e7ce      	b.n	200061b0 <_dtoa_r+0x908>
20006212:	2200      	movs	r2, #0
20006214:	9216      	str	r2, [sp, #88]	; 0x58
20006216:	e7ea      	b.n	200061ee <_dtoa_r+0x946>
20006218:	f04f 33ff 	mov.w	r3, #4294967295
2000621c:	2700      	movs	r7, #0
2000621e:	2001      	movs	r0, #1
20006220:	9311      	str	r3, [sp, #68]	; 0x44
20006222:	9016      	str	r0, [sp, #88]	; 0x58
20006224:	9308      	str	r3, [sp, #32]
20006226:	972b      	str	r7, [sp, #172]	; 0xac
20006228:	e47a      	b.n	20005b20 <_dtoa_r+0x278>
2000622a:	f1b8 0f00 	cmp.w	r8, #0
2000622e:	f47f aef2 	bne.w	20006016 <_dtoa_r+0x76e>
20006232:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20006236:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000623a:	2b00      	cmp	r3, #0
2000623c:	f47f aeeb 	bne.w	20006016 <_dtoa_r+0x76e>
20006240:	f240 0300 	movw	r3, #0
20006244:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006248:	ea09 0303 	and.w	r3, r9, r3
2000624c:	2b00      	cmp	r3, #0
2000624e:	f43f aee2 	beq.w	20006016 <_dtoa_r+0x76e>
20006252:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006254:	f10a 0a01 	add.w	sl, sl, #1
20006258:	2701      	movs	r7, #1
2000625a:	3201      	adds	r2, #1
2000625c:	920f      	str	r2, [sp, #60]	; 0x3c
2000625e:	e6db      	b.n	20006018 <_dtoa_r+0x770>
20006260:	4635      	mov	r5, r6
20006262:	465c      	mov	r4, fp
20006264:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006266:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
2000626a:	9612      	str	r6, [sp, #72]	; 0x48
2000626c:	e738      	b.n	200060e0 <_dtoa_r+0x838>
2000626e:	2000      	movs	r0, #0
20006270:	9006      	str	r0, [sp, #24]
20006272:	900c      	str	r0, [sp, #48]	; 0x30
20006274:	e714      	b.n	200060a0 <_dtoa_r+0x7f8>
20006276:	4639      	mov	r1, r7
20006278:	4620      	mov	r0, r4
2000627a:	f001 f9e9 	bl	20007650 <_Bfree>
2000627e:	e72a      	b.n	200060d6 <_dtoa_r+0x82e>
20006280:	f1c3 0320 	rsb	r3, r3, #32
20006284:	2b04      	cmp	r3, #4
20006286:	f340 8254 	ble.w	20006732 <_dtoa_r+0xe8a>
2000628a:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000628c:	3b04      	subs	r3, #4
2000628e:	449a      	add	sl, r3
20006290:	18ed      	adds	r5, r5, r3
20006292:	18c9      	adds	r1, r1, r3
20006294:	910f      	str	r1, [sp, #60]	; 0x3c
20006296:	e6cf      	b.n	20006038 <_dtoa_r+0x790>
20006298:	9916      	ldr	r1, [sp, #88]	; 0x58
2000629a:	2900      	cmp	r1, #0
2000629c:	f000 8131 	beq.w	20006502 <_dtoa_r+0xc5a>
200062a0:	2d00      	cmp	r5, #0
200062a2:	dd05      	ble.n	200062b0 <_dtoa_r+0xa08>
200062a4:	990c      	ldr	r1, [sp, #48]	; 0x30
200062a6:	462a      	mov	r2, r5
200062a8:	4620      	mov	r0, r4
200062aa:	f001 fb07 	bl	200078bc <__lshift>
200062ae:	900c      	str	r0, [sp, #48]	; 0x30
200062b0:	2f00      	cmp	r7, #0
200062b2:	f040 81ea 	bne.w	2000668a <_dtoa_r+0xde2>
200062b6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200062ba:	9d10      	ldr	r5, [sp, #64]	; 0x40
200062bc:	2301      	movs	r3, #1
200062be:	f008 0001 	and.w	r0, r8, #1
200062c2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
200062c4:	9011      	str	r0, [sp, #68]	; 0x44
200062c6:	950f      	str	r5, [sp, #60]	; 0x3c
200062c8:	461d      	mov	r5, r3
200062ca:	960c      	str	r6, [sp, #48]	; 0x30
200062cc:	9906      	ldr	r1, [sp, #24]
200062ce:	4658      	mov	r0, fp
200062d0:	f7ff fa5a 	bl	20005788 <quorem>
200062d4:	4639      	mov	r1, r7
200062d6:	3030      	adds	r0, #48	; 0x30
200062d8:	900b      	str	r0, [sp, #44]	; 0x2c
200062da:	4658      	mov	r0, fp
200062dc:	f001 f87e 	bl	200073dc <__mcmp>
200062e0:	9906      	ldr	r1, [sp, #24]
200062e2:	4652      	mov	r2, sl
200062e4:	4606      	mov	r6, r0
200062e6:	4620      	mov	r0, r4
200062e8:	f001 fa6c 	bl	200077c4 <__mdiff>
200062ec:	68c3      	ldr	r3, [r0, #12]
200062ee:	4680      	mov	r8, r0
200062f0:	2b00      	cmp	r3, #0
200062f2:	d03d      	beq.n	20006370 <_dtoa_r+0xac8>
200062f4:	f04f 0901 	mov.w	r9, #1
200062f8:	4641      	mov	r1, r8
200062fa:	4620      	mov	r0, r4
200062fc:	f001 f9a8 	bl	20007650 <_Bfree>
20006300:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006302:	ea59 0101 	orrs.w	r1, r9, r1
20006306:	d103      	bne.n	20006310 <_dtoa_r+0xa68>
20006308:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000630a:	2a00      	cmp	r2, #0
2000630c:	f000 81eb 	beq.w	200066e6 <_dtoa_r+0xe3e>
20006310:	2e00      	cmp	r6, #0
20006312:	f2c0 819e 	blt.w	20006652 <_dtoa_r+0xdaa>
20006316:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20006318:	4332      	orrs	r2, r6
2000631a:	d103      	bne.n	20006324 <_dtoa_r+0xa7c>
2000631c:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000631e:	2b00      	cmp	r3, #0
20006320:	f000 8197 	beq.w	20006652 <_dtoa_r+0xdaa>
20006324:	f1b9 0f00 	cmp.w	r9, #0
20006328:	f300 81ce 	bgt.w	200066c8 <_dtoa_r+0xe20>
2000632c:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000632e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006330:	f801 2b01 	strb.w	r2, [r1], #1
20006334:	9b08      	ldr	r3, [sp, #32]
20006336:	910f      	str	r1, [sp, #60]	; 0x3c
20006338:	429d      	cmp	r5, r3
2000633a:	f000 81c2 	beq.w	200066c2 <_dtoa_r+0xe1a>
2000633e:	4659      	mov	r1, fp
20006340:	220a      	movs	r2, #10
20006342:	2300      	movs	r3, #0
20006344:	4620      	mov	r0, r4
20006346:	f001 fbbb 	bl	20007ac0 <__multadd>
2000634a:	4557      	cmp	r7, sl
2000634c:	4639      	mov	r1, r7
2000634e:	4683      	mov	fp, r0
20006350:	d014      	beq.n	2000637c <_dtoa_r+0xad4>
20006352:	220a      	movs	r2, #10
20006354:	2300      	movs	r3, #0
20006356:	4620      	mov	r0, r4
20006358:	3501      	adds	r5, #1
2000635a:	f001 fbb1 	bl	20007ac0 <__multadd>
2000635e:	4651      	mov	r1, sl
20006360:	220a      	movs	r2, #10
20006362:	2300      	movs	r3, #0
20006364:	4607      	mov	r7, r0
20006366:	4620      	mov	r0, r4
20006368:	f001 fbaa 	bl	20007ac0 <__multadd>
2000636c:	4682      	mov	sl, r0
2000636e:	e7ad      	b.n	200062cc <_dtoa_r+0xa24>
20006370:	4658      	mov	r0, fp
20006372:	4641      	mov	r1, r8
20006374:	f001 f832 	bl	200073dc <__mcmp>
20006378:	4681      	mov	r9, r0
2000637a:	e7bd      	b.n	200062f8 <_dtoa_r+0xa50>
2000637c:	4620      	mov	r0, r4
2000637e:	220a      	movs	r2, #10
20006380:	2300      	movs	r3, #0
20006382:	3501      	adds	r5, #1
20006384:	f001 fb9c 	bl	20007ac0 <__multadd>
20006388:	4607      	mov	r7, r0
2000638a:	4682      	mov	sl, r0
2000638c:	e79e      	b.n	200062cc <_dtoa_r+0xa24>
2000638e:	9612      	str	r6, [sp, #72]	; 0x48
20006390:	f8dd c020 	ldr.w	ip, [sp, #32]
20006394:	e459      	b.n	20005c4a <_dtoa_r+0x3a2>
20006396:	4275      	negs	r5, r6
20006398:	2d00      	cmp	r5, #0
2000639a:	f040 8101 	bne.w	200065a0 <_dtoa_r+0xcf8>
2000639e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200063a2:	f04f 0802 	mov.w	r8, #2
200063a6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200063aa:	e40c      	b.n	20005bc6 <_dtoa_r+0x31e>
200063ac:	f249 4118 	movw	r1, #37912	; 0x9418
200063b0:	4642      	mov	r2, r8
200063b2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200063b6:	464b      	mov	r3, r9
200063b8:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
200063bc:	f8cd c00c 	str.w	ip, [sp, #12]
200063c0:	9d10      	ldr	r5, [sp, #64]	; 0x40
200063c2:	e951 0102 	ldrd	r0, r1, [r1, #-8]
200063c6:	f7fc fdaf 	bl	20002f28 <__aeabi_dmul>
200063ca:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
200063ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200063d2:	f002 fa53 	bl	2000887c <__aeabi_d2iz>
200063d6:	4607      	mov	r7, r0
200063d8:	f7fc fd40 	bl	20002e5c <__aeabi_i2d>
200063dc:	460b      	mov	r3, r1
200063de:	4602      	mov	r2, r0
200063e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200063e4:	f7fc fbec 	bl	20002bc0 <__aeabi_dsub>
200063e8:	f107 0330 	add.w	r3, r7, #48	; 0x30
200063ec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200063f0:	f805 3b01 	strb.w	r3, [r5], #1
200063f4:	f8dd c00c 	ldr.w	ip, [sp, #12]
200063f8:	f1bc 0f01 	cmp.w	ip, #1
200063fc:	d029      	beq.n	20006452 <_dtoa_r+0xbaa>
200063fe:	46d1      	mov	r9, sl
20006400:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006404:	46b2      	mov	sl, r6
20006406:	9e10      	ldr	r6, [sp, #64]	; 0x40
20006408:	951c      	str	r5, [sp, #112]	; 0x70
2000640a:	2701      	movs	r7, #1
2000640c:	4665      	mov	r5, ip
2000640e:	46a0      	mov	r8, r4
20006410:	f240 0300 	movw	r3, #0
20006414:	2200      	movs	r2, #0
20006416:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000641a:	f7fc fd85 	bl	20002f28 <__aeabi_dmul>
2000641e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006422:	f002 fa2b 	bl	2000887c <__aeabi_d2iz>
20006426:	4604      	mov	r4, r0
20006428:	f7fc fd18 	bl	20002e5c <__aeabi_i2d>
2000642c:	3430      	adds	r4, #48	; 0x30
2000642e:	4602      	mov	r2, r0
20006430:	460b      	mov	r3, r1
20006432:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006436:	f7fc fbc3 	bl	20002bc0 <__aeabi_dsub>
2000643a:	55f4      	strb	r4, [r6, r7]
2000643c:	3701      	adds	r7, #1
2000643e:	42af      	cmp	r7, r5
20006440:	d1e6      	bne.n	20006410 <_dtoa_r+0xb68>
20006442:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20006444:	3f01      	subs	r7, #1
20006446:	4656      	mov	r6, sl
20006448:	4644      	mov	r4, r8
2000644a:	46ca      	mov	sl, r9
2000644c:	19ed      	adds	r5, r5, r7
2000644e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006452:	f240 0300 	movw	r3, #0
20006456:	2200      	movs	r2, #0
20006458:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
2000645c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20006460:	f7fc fbb0 	bl	20002bc4 <__adddf3>
20006464:	4602      	mov	r2, r0
20006466:	460b      	mov	r3, r1
20006468:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000646c:	f002 f9fc 	bl	20008868 <__aeabi_dcmpgt>
20006470:	b9f0      	cbnz	r0, 200064b0 <_dtoa_r+0xc08>
20006472:	f240 0100 	movw	r1, #0
20006476:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
2000647a:	2000      	movs	r0, #0
2000647c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006480:	f7fc fb9e 	bl	20002bc0 <__aeabi_dsub>
20006484:	4602      	mov	r2, r0
20006486:	460b      	mov	r3, r1
20006488:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000648c:	f002 f9ce 	bl	2000882c <__aeabi_dcmplt>
20006490:	2800      	cmp	r0, #0
20006492:	f43f acac 	beq.w	20005dee <_dtoa_r+0x546>
20006496:	462b      	mov	r3, r5
20006498:	461d      	mov	r5, r3
2000649a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
2000649e:	2a30      	cmp	r2, #48	; 0x30
200064a0:	d0fa      	beq.n	20006498 <_dtoa_r+0xbf0>
200064a2:	e61d      	b.n	200060e0 <_dtoa_r+0x838>
200064a4:	9810      	ldr	r0, [sp, #64]	; 0x40
200064a6:	f7ff ba40 	b.w	2000592a <_dtoa_r+0x82>
200064aa:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200064ae:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200064b0:	9e12      	ldr	r6, [sp, #72]	; 0x48
200064b2:	9910      	ldr	r1, [sp, #64]	; 0x40
200064b4:	e550      	b.n	20005f58 <_dtoa_r+0x6b0>
200064b6:	4658      	mov	r0, fp
200064b8:	9906      	ldr	r1, [sp, #24]
200064ba:	f000 ff8f 	bl	200073dc <__mcmp>
200064be:	2800      	cmp	r0, #0
200064c0:	f6bf add0 	bge.w	20006064 <_dtoa_r+0x7bc>
200064c4:	4659      	mov	r1, fp
200064c6:	4620      	mov	r0, r4
200064c8:	220a      	movs	r2, #10
200064ca:	2300      	movs	r3, #0
200064cc:	f001 faf8 	bl	20007ac0 <__multadd>
200064d0:	9916      	ldr	r1, [sp, #88]	; 0x58
200064d2:	3e01      	subs	r6, #1
200064d4:	4683      	mov	fp, r0
200064d6:	2900      	cmp	r1, #0
200064d8:	f040 8119 	bne.w	2000670e <_dtoa_r+0xe66>
200064dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
200064de:	9208      	str	r2, [sp, #32]
200064e0:	e5c0      	b.n	20006064 <_dtoa_r+0x7bc>
200064e2:	9806      	ldr	r0, [sp, #24]
200064e4:	6903      	ldr	r3, [r0, #16]
200064e6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
200064ea:	6918      	ldr	r0, [r3, #16]
200064ec:	f000 ff24 	bl	20007338 <__hi0bits>
200064f0:	f1c0 0320 	rsb	r3, r0, #32
200064f4:	e595      	b.n	20006022 <_dtoa_r+0x77a>
200064f6:	2101      	movs	r1, #1
200064f8:	9111      	str	r1, [sp, #68]	; 0x44
200064fa:	9108      	str	r1, [sp, #32]
200064fc:	912b      	str	r1, [sp, #172]	; 0xac
200064fe:	f7ff bb0f 	b.w	20005b20 <_dtoa_r+0x278>
20006502:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006504:	46b1      	mov	r9, r6
20006506:	9f16      	ldr	r7, [sp, #88]	; 0x58
20006508:	46aa      	mov	sl, r5
2000650a:	f8dd 8018 	ldr.w	r8, [sp, #24]
2000650e:	9e08      	ldr	r6, [sp, #32]
20006510:	e002      	b.n	20006518 <_dtoa_r+0xc70>
20006512:	f001 fad5 	bl	20007ac0 <__multadd>
20006516:	4683      	mov	fp, r0
20006518:	4641      	mov	r1, r8
2000651a:	4658      	mov	r0, fp
2000651c:	f7ff f934 	bl	20005788 <quorem>
20006520:	3501      	adds	r5, #1
20006522:	220a      	movs	r2, #10
20006524:	2300      	movs	r3, #0
20006526:	4659      	mov	r1, fp
20006528:	f100 0c30 	add.w	ip, r0, #48	; 0x30
2000652c:	f80a c007 	strb.w	ip, [sl, r7]
20006530:	3701      	adds	r7, #1
20006532:	4620      	mov	r0, r4
20006534:	42be      	cmp	r6, r7
20006536:	dcec      	bgt.n	20006512 <_dtoa_r+0xc6a>
20006538:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000653c:	464e      	mov	r6, r9
2000653e:	2700      	movs	r7, #0
20006540:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20006544:	4659      	mov	r1, fp
20006546:	2201      	movs	r2, #1
20006548:	4620      	mov	r0, r4
2000654a:	f001 f9b7 	bl	200078bc <__lshift>
2000654e:	9906      	ldr	r1, [sp, #24]
20006550:	4683      	mov	fp, r0
20006552:	f000 ff43 	bl	200073dc <__mcmp>
20006556:	2800      	cmp	r0, #0
20006558:	dd0f      	ble.n	2000657a <_dtoa_r+0xcd2>
2000655a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000655c:	e000      	b.n	20006560 <_dtoa_r+0xcb8>
2000655e:	461d      	mov	r5, r3
20006560:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006564:	1e6b      	subs	r3, r5, #1
20006566:	2a39      	cmp	r2, #57	; 0x39
20006568:	f040 808c 	bne.w	20006684 <_dtoa_r+0xddc>
2000656c:	428b      	cmp	r3, r1
2000656e:	d1f6      	bne.n	2000655e <_dtoa_r+0xcb6>
20006570:	9910      	ldr	r1, [sp, #64]	; 0x40
20006572:	2331      	movs	r3, #49	; 0x31
20006574:	3601      	adds	r6, #1
20006576:	700b      	strb	r3, [r1, #0]
20006578:	e59a      	b.n	200060b0 <_dtoa_r+0x808>
2000657a:	d103      	bne.n	20006584 <_dtoa_r+0xcdc>
2000657c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000657e:	f010 0f01 	tst.w	r0, #1
20006582:	d1ea      	bne.n	2000655a <_dtoa_r+0xcb2>
20006584:	462b      	mov	r3, r5
20006586:	461d      	mov	r5, r3
20006588:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
2000658c:	2a30      	cmp	r2, #48	; 0x30
2000658e:	d0fa      	beq.n	20006586 <_dtoa_r+0xcde>
20006590:	e58e      	b.n	200060b0 <_dtoa_r+0x808>
20006592:	4659      	mov	r1, fp
20006594:	9a15      	ldr	r2, [sp, #84]	; 0x54
20006596:	4620      	mov	r0, r4
20006598:	f001 fad6 	bl	20007b48 <__pow5mult>
2000659c:	4683      	mov	fp, r0
2000659e:	e528      	b.n	20005ff2 <_dtoa_r+0x74a>
200065a0:	f005 030f 	and.w	r3, r5, #15
200065a4:	f249 4218 	movw	r2, #37912	; 0x9418
200065a8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200065ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200065b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
200065b4:	e9d3 2300 	ldrd	r2, r3, [r3]
200065b8:	f7fc fcb6 	bl	20002f28 <__aeabi_dmul>
200065bc:	112d      	asrs	r5, r5, #4
200065be:	bf08      	it	eq
200065c0:	f04f 0802 	moveq.w	r8, #2
200065c4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200065c8:	f43f aafd 	beq.w	20005bc6 <_dtoa_r+0x31e>
200065cc:	f249 47f0 	movw	r7, #38128	; 0x94f0
200065d0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200065d4:	f04f 0802 	mov.w	r8, #2
200065d8:	f2c2 0700 	movt	r7, #8192	; 0x2000
200065dc:	f015 0f01 	tst.w	r5, #1
200065e0:	4610      	mov	r0, r2
200065e2:	4619      	mov	r1, r3
200065e4:	d007      	beq.n	200065f6 <_dtoa_r+0xd4e>
200065e6:	e9d7 2300 	ldrd	r2, r3, [r7]
200065ea:	f108 0801 	add.w	r8, r8, #1
200065ee:	f7fc fc9b 	bl	20002f28 <__aeabi_dmul>
200065f2:	4602      	mov	r2, r0
200065f4:	460b      	mov	r3, r1
200065f6:	3708      	adds	r7, #8
200065f8:	106d      	asrs	r5, r5, #1
200065fa:	d1ef      	bne.n	200065dc <_dtoa_r+0xd34>
200065fc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20006600:	f7ff bae1 	b.w	20005bc6 <_dtoa_r+0x31e>
20006604:	9915      	ldr	r1, [sp, #84]	; 0x54
20006606:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006608:	1a5b      	subs	r3, r3, r1
2000660a:	18c9      	adds	r1, r1, r3
2000660c:	18d2      	adds	r2, r2, r3
2000660e:	9115      	str	r1, [sp, #84]	; 0x54
20006610:	9217      	str	r2, [sp, #92]	; 0x5c
20006612:	e5a0      	b.n	20006156 <_dtoa_r+0x8ae>
20006614:	4659      	mov	r1, fp
20006616:	4620      	mov	r0, r4
20006618:	f001 fa96 	bl	20007b48 <__pow5mult>
2000661c:	4683      	mov	fp, r0
2000661e:	e4e8      	b.n	20005ff2 <_dtoa_r+0x74a>
20006620:	9919      	ldr	r1, [sp, #100]	; 0x64
20006622:	2900      	cmp	r1, #0
20006624:	d047      	beq.n	200066b6 <_dtoa_r+0xe0e>
20006626:	f503 6386 	add.w	r3, r3, #1072	; 0x430
2000662a:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000662c:	3303      	adds	r3, #3
2000662e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006630:	e597      	b.n	20006162 <_dtoa_r+0x8ba>
20006632:	3201      	adds	r2, #1
20006634:	b2d2      	uxtb	r2, r2
20006636:	e49d      	b.n	20005f74 <_dtoa_r+0x6cc>
20006638:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000663c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20006640:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20006642:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006644:	f7ff bbd3 	b.w	20005dee <_dtoa_r+0x546>
20006648:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000664a:	2300      	movs	r3, #0
2000664c:	9808      	ldr	r0, [sp, #32]
2000664e:	1a0d      	subs	r5, r1, r0
20006650:	e587      	b.n	20006162 <_dtoa_r+0x8ba>
20006652:	f1b9 0f00 	cmp.w	r9, #0
20006656:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006658:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000665a:	dd0f      	ble.n	2000667c <_dtoa_r+0xdd4>
2000665c:	4659      	mov	r1, fp
2000665e:	2201      	movs	r2, #1
20006660:	4620      	mov	r0, r4
20006662:	f001 f92b 	bl	200078bc <__lshift>
20006666:	9906      	ldr	r1, [sp, #24]
20006668:	4683      	mov	fp, r0
2000666a:	f000 feb7 	bl	200073dc <__mcmp>
2000666e:	2800      	cmp	r0, #0
20006670:	dd47      	ble.n	20006702 <_dtoa_r+0xe5a>
20006672:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006674:	2939      	cmp	r1, #57	; 0x39
20006676:	d031      	beq.n	200066dc <_dtoa_r+0xe34>
20006678:	3101      	adds	r1, #1
2000667a:	910b      	str	r1, [sp, #44]	; 0x2c
2000667c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000667e:	f805 2b01 	strb.w	r2, [r5], #1
20006682:	e515      	b.n	200060b0 <_dtoa_r+0x808>
20006684:	3201      	adds	r2, #1
20006686:	701a      	strb	r2, [r3, #0]
20006688:	e512      	b.n	200060b0 <_dtoa_r+0x808>
2000668a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000668c:	4620      	mov	r0, r4
2000668e:	6851      	ldr	r1, [r2, #4]
20006690:	f000 fffa 	bl	20007688 <_Balloc>
20006694:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20006696:	f103 010c 	add.w	r1, r3, #12
2000669a:	691a      	ldr	r2, [r3, #16]
2000669c:	3202      	adds	r2, #2
2000669e:	0092      	lsls	r2, r2, #2
200066a0:	4605      	mov	r5, r0
200066a2:	300c      	adds	r0, #12
200066a4:	f7fd f95c 	bl	20003960 <memcpy>
200066a8:	4620      	mov	r0, r4
200066aa:	4629      	mov	r1, r5
200066ac:	2201      	movs	r2, #1
200066ae:	f001 f905 	bl	200078bc <__lshift>
200066b2:	4682      	mov	sl, r0
200066b4:	e601      	b.n	200062ba <_dtoa_r+0xa12>
200066b6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
200066b8:	9f15      	ldr	r7, [sp, #84]	; 0x54
200066ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200066bc:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
200066c0:	e54f      	b.n	20006162 <_dtoa_r+0x8ba>
200066c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200066c4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200066c6:	e73d      	b.n	20006544 <_dtoa_r+0xc9c>
200066c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200066ca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200066cc:	2b39      	cmp	r3, #57	; 0x39
200066ce:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200066d0:	d004      	beq.n	200066dc <_dtoa_r+0xe34>
200066d2:	980b      	ldr	r0, [sp, #44]	; 0x2c
200066d4:	1c43      	adds	r3, r0, #1
200066d6:	f805 3b01 	strb.w	r3, [r5], #1
200066da:	e4e9      	b.n	200060b0 <_dtoa_r+0x808>
200066dc:	2339      	movs	r3, #57	; 0x39
200066de:	f805 3b01 	strb.w	r3, [r5], #1
200066e2:	9910      	ldr	r1, [sp, #64]	; 0x40
200066e4:	e73c      	b.n	20006560 <_dtoa_r+0xcb8>
200066e6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200066e8:	4633      	mov	r3, r6
200066ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200066ec:	2839      	cmp	r0, #57	; 0x39
200066ee:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200066f0:	d0f4      	beq.n	200066dc <_dtoa_r+0xe34>
200066f2:	2b00      	cmp	r3, #0
200066f4:	dd01      	ble.n	200066fa <_dtoa_r+0xe52>
200066f6:	3001      	adds	r0, #1
200066f8:	900b      	str	r0, [sp, #44]	; 0x2c
200066fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
200066fc:	f805 1b01 	strb.w	r1, [r5], #1
20006700:	e4d6      	b.n	200060b0 <_dtoa_r+0x808>
20006702:	d1bb      	bne.n	2000667c <_dtoa_r+0xdd4>
20006704:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006706:	f010 0f01 	tst.w	r0, #1
2000670a:	d0b7      	beq.n	2000667c <_dtoa_r+0xdd4>
2000670c:	e7b1      	b.n	20006672 <_dtoa_r+0xdca>
2000670e:	2300      	movs	r3, #0
20006710:	990c      	ldr	r1, [sp, #48]	; 0x30
20006712:	4620      	mov	r0, r4
20006714:	220a      	movs	r2, #10
20006716:	f001 f9d3 	bl	20007ac0 <__multadd>
2000671a:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000671c:	9308      	str	r3, [sp, #32]
2000671e:	900c      	str	r0, [sp, #48]	; 0x30
20006720:	e4a0      	b.n	20006064 <_dtoa_r+0x7bc>
20006722:	9908      	ldr	r1, [sp, #32]
20006724:	290e      	cmp	r1, #14
20006726:	bf8c      	ite	hi
20006728:	2700      	movhi	r7, #0
2000672a:	f007 0701 	andls.w	r7, r7, #1
2000672e:	f7ff b9fa 	b.w	20005b26 <_dtoa_r+0x27e>
20006732:	f43f ac81 	beq.w	20006038 <_dtoa_r+0x790>
20006736:	331c      	adds	r3, #28
20006738:	e479      	b.n	2000602e <_dtoa_r+0x786>
2000673a:	2701      	movs	r7, #1
2000673c:	f7ff b98a 	b.w	20005a54 <_dtoa_r+0x1ac>

20006740 <_fflush_r>:
20006740:	690b      	ldr	r3, [r1, #16]
20006742:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006746:	460c      	mov	r4, r1
20006748:	4680      	mov	r8, r0
2000674a:	2b00      	cmp	r3, #0
2000674c:	d071      	beq.n	20006832 <_fflush_r+0xf2>
2000674e:	b110      	cbz	r0, 20006756 <_fflush_r+0x16>
20006750:	6983      	ldr	r3, [r0, #24]
20006752:	2b00      	cmp	r3, #0
20006754:	d078      	beq.n	20006848 <_fflush_r+0x108>
20006756:	f249 3370 	movw	r3, #37744	; 0x9370
2000675a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000675e:	429c      	cmp	r4, r3
20006760:	bf08      	it	eq
20006762:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20006766:	d010      	beq.n	2000678a <_fflush_r+0x4a>
20006768:	f249 3390 	movw	r3, #37776	; 0x9390
2000676c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006770:	429c      	cmp	r4, r3
20006772:	bf08      	it	eq
20006774:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20006778:	d007      	beq.n	2000678a <_fflush_r+0x4a>
2000677a:	f249 33b0 	movw	r3, #37808	; 0x93b0
2000677e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006782:	429c      	cmp	r4, r3
20006784:	bf08      	it	eq
20006786:	f8d8 400c 	ldreq.w	r4, [r8, #12]
2000678a:	89a3      	ldrh	r3, [r4, #12]
2000678c:	b21a      	sxth	r2, r3
2000678e:	f012 0f08 	tst.w	r2, #8
20006792:	d135      	bne.n	20006800 <_fflush_r+0xc0>
20006794:	6862      	ldr	r2, [r4, #4]
20006796:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000679a:	81a3      	strh	r3, [r4, #12]
2000679c:	2a00      	cmp	r2, #0
2000679e:	dd5e      	ble.n	2000685e <_fflush_r+0x11e>
200067a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200067a2:	2e00      	cmp	r6, #0
200067a4:	d045      	beq.n	20006832 <_fflush_r+0xf2>
200067a6:	b29b      	uxth	r3, r3
200067a8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
200067ac:	bf18      	it	ne
200067ae:	6d65      	ldrne	r5, [r4, #84]	; 0x54
200067b0:	d059      	beq.n	20006866 <_fflush_r+0x126>
200067b2:	f013 0f04 	tst.w	r3, #4
200067b6:	d14a      	bne.n	2000684e <_fflush_r+0x10e>
200067b8:	2300      	movs	r3, #0
200067ba:	4640      	mov	r0, r8
200067bc:	6a21      	ldr	r1, [r4, #32]
200067be:	462a      	mov	r2, r5
200067c0:	47b0      	blx	r6
200067c2:	4285      	cmp	r5, r0
200067c4:	d138      	bne.n	20006838 <_fflush_r+0xf8>
200067c6:	89a1      	ldrh	r1, [r4, #12]
200067c8:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
200067cc:	6922      	ldr	r2, [r4, #16]
200067ce:	f2c0 0300 	movt	r3, #0
200067d2:	ea01 0303 	and.w	r3, r1, r3
200067d6:	2100      	movs	r1, #0
200067d8:	6061      	str	r1, [r4, #4]
200067da:	f413 5f80 	tst.w	r3, #4096	; 0x1000
200067de:	6b61      	ldr	r1, [r4, #52]	; 0x34
200067e0:	81a3      	strh	r3, [r4, #12]
200067e2:	6022      	str	r2, [r4, #0]
200067e4:	bf18      	it	ne
200067e6:	6565      	strne	r5, [r4, #84]	; 0x54
200067e8:	b319      	cbz	r1, 20006832 <_fflush_r+0xf2>
200067ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
200067ee:	4299      	cmp	r1, r3
200067f0:	d002      	beq.n	200067f8 <_fflush_r+0xb8>
200067f2:	4640      	mov	r0, r8
200067f4:	f000 f998 	bl	20006b28 <_free_r>
200067f8:	2000      	movs	r0, #0
200067fa:	6360      	str	r0, [r4, #52]	; 0x34
200067fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006800:	6926      	ldr	r6, [r4, #16]
20006802:	b1b6      	cbz	r6, 20006832 <_fflush_r+0xf2>
20006804:	6825      	ldr	r5, [r4, #0]
20006806:	6026      	str	r6, [r4, #0]
20006808:	1bad      	subs	r5, r5, r6
2000680a:	f012 0f03 	tst.w	r2, #3
2000680e:	bf0c      	ite	eq
20006810:	6963      	ldreq	r3, [r4, #20]
20006812:	2300      	movne	r3, #0
20006814:	60a3      	str	r3, [r4, #8]
20006816:	e00a      	b.n	2000682e <_fflush_r+0xee>
20006818:	4632      	mov	r2, r6
2000681a:	462b      	mov	r3, r5
2000681c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
2000681e:	4640      	mov	r0, r8
20006820:	6a21      	ldr	r1, [r4, #32]
20006822:	47b8      	blx	r7
20006824:	2800      	cmp	r0, #0
20006826:	ebc0 0505 	rsb	r5, r0, r5
2000682a:	4406      	add	r6, r0
2000682c:	dd04      	ble.n	20006838 <_fflush_r+0xf8>
2000682e:	2d00      	cmp	r5, #0
20006830:	dcf2      	bgt.n	20006818 <_fflush_r+0xd8>
20006832:	2000      	movs	r0, #0
20006834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006838:	89a3      	ldrh	r3, [r4, #12]
2000683a:	f04f 30ff 	mov.w	r0, #4294967295
2000683e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006842:	81a3      	strh	r3, [r4, #12]
20006844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006848:	f000 f8ea 	bl	20006a20 <__sinit>
2000684c:	e783      	b.n	20006756 <_fflush_r+0x16>
2000684e:	6862      	ldr	r2, [r4, #4]
20006850:	6b63      	ldr	r3, [r4, #52]	; 0x34
20006852:	1aad      	subs	r5, r5, r2
20006854:	2b00      	cmp	r3, #0
20006856:	d0af      	beq.n	200067b8 <_fflush_r+0x78>
20006858:	6c23      	ldr	r3, [r4, #64]	; 0x40
2000685a:	1aed      	subs	r5, r5, r3
2000685c:	e7ac      	b.n	200067b8 <_fflush_r+0x78>
2000685e:	6c22      	ldr	r2, [r4, #64]	; 0x40
20006860:	2a00      	cmp	r2, #0
20006862:	dc9d      	bgt.n	200067a0 <_fflush_r+0x60>
20006864:	e7e5      	b.n	20006832 <_fflush_r+0xf2>
20006866:	2301      	movs	r3, #1
20006868:	4640      	mov	r0, r8
2000686a:	6a21      	ldr	r1, [r4, #32]
2000686c:	47b0      	blx	r6
2000686e:	f1b0 3fff 	cmp.w	r0, #4294967295
20006872:	4605      	mov	r5, r0
20006874:	d002      	beq.n	2000687c <_fflush_r+0x13c>
20006876:	89a3      	ldrh	r3, [r4, #12]
20006878:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000687a:	e79a      	b.n	200067b2 <_fflush_r+0x72>
2000687c:	f8d8 3000 	ldr.w	r3, [r8]
20006880:	2b1d      	cmp	r3, #29
20006882:	d0d6      	beq.n	20006832 <_fflush_r+0xf2>
20006884:	89a3      	ldrh	r3, [r4, #12]
20006886:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000688a:	81a3      	strh	r3, [r4, #12]
2000688c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20006890 <fflush>:
20006890:	4601      	mov	r1, r0
20006892:	b128      	cbz	r0, 200068a0 <fflush+0x10>
20006894:	f249 5394 	movw	r3, #38292	; 0x9594
20006898:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000689c:	6818      	ldr	r0, [r3, #0]
2000689e:	e74f      	b.n	20006740 <_fflush_r>
200068a0:	f249 23f0 	movw	r3, #37616	; 0x92f0
200068a4:	f246 7141 	movw	r1, #26433	; 0x6741
200068a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200068ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
200068b0:	6818      	ldr	r0, [r3, #0]
200068b2:	f000 bbb3 	b.w	2000701c <_fwalk_reent>
200068b6:	bf00      	nop

200068b8 <__sfp_lock_acquire>:
200068b8:	4770      	bx	lr
200068ba:	bf00      	nop

200068bc <__sfp_lock_release>:
200068bc:	4770      	bx	lr
200068be:	bf00      	nop

200068c0 <__sinit_lock_acquire>:
200068c0:	4770      	bx	lr
200068c2:	bf00      	nop

200068c4 <__sinit_lock_release>:
200068c4:	4770      	bx	lr
200068c6:	bf00      	nop

200068c8 <__fp_lock>:
200068c8:	2000      	movs	r0, #0
200068ca:	4770      	bx	lr

200068cc <__fp_unlock>:
200068cc:	2000      	movs	r0, #0
200068ce:	4770      	bx	lr

200068d0 <__fp_unlock_all>:
200068d0:	f249 5394 	movw	r3, #38292	; 0x9594
200068d4:	f646 01cd 	movw	r1, #26829	; 0x68cd
200068d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200068dc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200068e0:	6818      	ldr	r0, [r3, #0]
200068e2:	f000 bbc5 	b.w	20007070 <_fwalk>
200068e6:	bf00      	nop

200068e8 <__fp_lock_all>:
200068e8:	f249 5394 	movw	r3, #38292	; 0x9594
200068ec:	f646 01c9 	movw	r1, #26825	; 0x68c9
200068f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200068f4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200068f8:	6818      	ldr	r0, [r3, #0]
200068fa:	f000 bbb9 	b.w	20007070 <_fwalk>
200068fe:	bf00      	nop

20006900 <_cleanup_r>:
20006900:	f248 4131 	movw	r1, #33841	; 0x8431
20006904:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006908:	f000 bbb2 	b.w	20007070 <_fwalk>

2000690c <_cleanup>:
2000690c:	f249 23f0 	movw	r3, #37616	; 0x92f0
20006910:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006914:	6818      	ldr	r0, [r3, #0]
20006916:	e7f3      	b.n	20006900 <_cleanup_r>

20006918 <std>:
20006918:	b510      	push	{r4, lr}
2000691a:	4604      	mov	r4, r0
2000691c:	2300      	movs	r3, #0
2000691e:	305c      	adds	r0, #92	; 0x5c
20006920:	81a1      	strh	r1, [r4, #12]
20006922:	4619      	mov	r1, r3
20006924:	81e2      	strh	r2, [r4, #14]
20006926:	2208      	movs	r2, #8
20006928:	6023      	str	r3, [r4, #0]
2000692a:	6063      	str	r3, [r4, #4]
2000692c:	60a3      	str	r3, [r4, #8]
2000692e:	6663      	str	r3, [r4, #100]	; 0x64
20006930:	6123      	str	r3, [r4, #16]
20006932:	6163      	str	r3, [r4, #20]
20006934:	61a3      	str	r3, [r4, #24]
20006936:	f7fd f8db 	bl	20003af0 <memset>
2000693a:	f248 00f1 	movw	r0, #33009	; 0x80f1
2000693e:	f248 01b5 	movw	r1, #32949	; 0x80b5
20006942:	f248 028d 	movw	r2, #32909	; 0x808d
20006946:	f248 0385 	movw	r3, #32901	; 0x8085
2000694a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000694e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006952:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006956:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000695a:	6260      	str	r0, [r4, #36]	; 0x24
2000695c:	62a1      	str	r1, [r4, #40]	; 0x28
2000695e:	62e2      	str	r2, [r4, #44]	; 0x2c
20006960:	6323      	str	r3, [r4, #48]	; 0x30
20006962:	6224      	str	r4, [r4, #32]
20006964:	bd10      	pop	{r4, pc}
20006966:	bf00      	nop

20006968 <__sfmoreglue>:
20006968:	b570      	push	{r4, r5, r6, lr}
2000696a:	2568      	movs	r5, #104	; 0x68
2000696c:	460e      	mov	r6, r1
2000696e:	fb05 f501 	mul.w	r5, r5, r1
20006972:	f105 010c 	add.w	r1, r5, #12
20006976:	f7fc fd21 	bl	200033bc <_malloc_r>
2000697a:	4604      	mov	r4, r0
2000697c:	b148      	cbz	r0, 20006992 <__sfmoreglue+0x2a>
2000697e:	f100 030c 	add.w	r3, r0, #12
20006982:	2100      	movs	r1, #0
20006984:	6046      	str	r6, [r0, #4]
20006986:	462a      	mov	r2, r5
20006988:	4618      	mov	r0, r3
2000698a:	6021      	str	r1, [r4, #0]
2000698c:	60a3      	str	r3, [r4, #8]
2000698e:	f7fd f8af 	bl	20003af0 <memset>
20006992:	4620      	mov	r0, r4
20006994:	bd70      	pop	{r4, r5, r6, pc}
20006996:	bf00      	nop

20006998 <__sfp>:
20006998:	f249 23f0 	movw	r3, #37616	; 0x92f0
2000699c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200069a0:	b570      	push	{r4, r5, r6, lr}
200069a2:	681d      	ldr	r5, [r3, #0]
200069a4:	4606      	mov	r6, r0
200069a6:	69ab      	ldr	r3, [r5, #24]
200069a8:	2b00      	cmp	r3, #0
200069aa:	d02a      	beq.n	20006a02 <__sfp+0x6a>
200069ac:	35d8      	adds	r5, #216	; 0xd8
200069ae:	686b      	ldr	r3, [r5, #4]
200069b0:	68ac      	ldr	r4, [r5, #8]
200069b2:	3b01      	subs	r3, #1
200069b4:	d503      	bpl.n	200069be <__sfp+0x26>
200069b6:	e020      	b.n	200069fa <__sfp+0x62>
200069b8:	3468      	adds	r4, #104	; 0x68
200069ba:	3b01      	subs	r3, #1
200069bc:	d41d      	bmi.n	200069fa <__sfp+0x62>
200069be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
200069c2:	2a00      	cmp	r2, #0
200069c4:	d1f8      	bne.n	200069b8 <__sfp+0x20>
200069c6:	2500      	movs	r5, #0
200069c8:	f04f 33ff 	mov.w	r3, #4294967295
200069cc:	6665      	str	r5, [r4, #100]	; 0x64
200069ce:	f104 005c 	add.w	r0, r4, #92	; 0x5c
200069d2:	81e3      	strh	r3, [r4, #14]
200069d4:	4629      	mov	r1, r5
200069d6:	f04f 0301 	mov.w	r3, #1
200069da:	6025      	str	r5, [r4, #0]
200069dc:	81a3      	strh	r3, [r4, #12]
200069de:	2208      	movs	r2, #8
200069e0:	60a5      	str	r5, [r4, #8]
200069e2:	6065      	str	r5, [r4, #4]
200069e4:	6125      	str	r5, [r4, #16]
200069e6:	6165      	str	r5, [r4, #20]
200069e8:	61a5      	str	r5, [r4, #24]
200069ea:	f7fd f881 	bl	20003af0 <memset>
200069ee:	64e5      	str	r5, [r4, #76]	; 0x4c
200069f0:	6365      	str	r5, [r4, #52]	; 0x34
200069f2:	63a5      	str	r5, [r4, #56]	; 0x38
200069f4:	64a5      	str	r5, [r4, #72]	; 0x48
200069f6:	4620      	mov	r0, r4
200069f8:	bd70      	pop	{r4, r5, r6, pc}
200069fa:	6828      	ldr	r0, [r5, #0]
200069fc:	b128      	cbz	r0, 20006a0a <__sfp+0x72>
200069fe:	4605      	mov	r5, r0
20006a00:	e7d5      	b.n	200069ae <__sfp+0x16>
20006a02:	4628      	mov	r0, r5
20006a04:	f000 f80c 	bl	20006a20 <__sinit>
20006a08:	e7d0      	b.n	200069ac <__sfp+0x14>
20006a0a:	4630      	mov	r0, r6
20006a0c:	2104      	movs	r1, #4
20006a0e:	f7ff ffab 	bl	20006968 <__sfmoreglue>
20006a12:	6028      	str	r0, [r5, #0]
20006a14:	2800      	cmp	r0, #0
20006a16:	d1f2      	bne.n	200069fe <__sfp+0x66>
20006a18:	230c      	movs	r3, #12
20006a1a:	4604      	mov	r4, r0
20006a1c:	6033      	str	r3, [r6, #0]
20006a1e:	e7ea      	b.n	200069f6 <__sfp+0x5e>

20006a20 <__sinit>:
20006a20:	b570      	push	{r4, r5, r6, lr}
20006a22:	6986      	ldr	r6, [r0, #24]
20006a24:	4604      	mov	r4, r0
20006a26:	b106      	cbz	r6, 20006a2a <__sinit+0xa>
20006a28:	bd70      	pop	{r4, r5, r6, pc}
20006a2a:	f646 1301 	movw	r3, #26881	; 0x6901
20006a2e:	2501      	movs	r5, #1
20006a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a34:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20006a38:	6283      	str	r3, [r0, #40]	; 0x28
20006a3a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20006a3e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20006a42:	6185      	str	r5, [r0, #24]
20006a44:	f7ff ffa8 	bl	20006998 <__sfp>
20006a48:	6060      	str	r0, [r4, #4]
20006a4a:	4620      	mov	r0, r4
20006a4c:	f7ff ffa4 	bl	20006998 <__sfp>
20006a50:	60a0      	str	r0, [r4, #8]
20006a52:	4620      	mov	r0, r4
20006a54:	f7ff ffa0 	bl	20006998 <__sfp>
20006a58:	4632      	mov	r2, r6
20006a5a:	2104      	movs	r1, #4
20006a5c:	4623      	mov	r3, r4
20006a5e:	60e0      	str	r0, [r4, #12]
20006a60:	6860      	ldr	r0, [r4, #4]
20006a62:	f7ff ff59 	bl	20006918 <std>
20006a66:	462a      	mov	r2, r5
20006a68:	68a0      	ldr	r0, [r4, #8]
20006a6a:	2109      	movs	r1, #9
20006a6c:	4623      	mov	r3, r4
20006a6e:	f7ff ff53 	bl	20006918 <std>
20006a72:	4623      	mov	r3, r4
20006a74:	68e0      	ldr	r0, [r4, #12]
20006a76:	2112      	movs	r1, #18
20006a78:	2202      	movs	r2, #2
20006a7a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20006a7e:	e74b      	b.n	20006918 <std>

20006a80 <_malloc_trim_r>:
20006a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20006a82:	f249 6488 	movw	r4, #38536	; 0x9688
20006a86:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006a8a:	460f      	mov	r7, r1
20006a8c:	4605      	mov	r5, r0
20006a8e:	f7fd f899 	bl	20003bc4 <__malloc_lock>
20006a92:	68a3      	ldr	r3, [r4, #8]
20006a94:	685e      	ldr	r6, [r3, #4]
20006a96:	f026 0603 	bic.w	r6, r6, #3
20006a9a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20006a9e:	330f      	adds	r3, #15
20006aa0:	1bdf      	subs	r7, r3, r7
20006aa2:	0b3f      	lsrs	r7, r7, #12
20006aa4:	3f01      	subs	r7, #1
20006aa6:	033f      	lsls	r7, r7, #12
20006aa8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20006aac:	db07      	blt.n	20006abe <_malloc_trim_r+0x3e>
20006aae:	2100      	movs	r1, #0
20006ab0:	4628      	mov	r0, r5
20006ab2:	f7fd f901 	bl	20003cb8 <_sbrk_r>
20006ab6:	68a3      	ldr	r3, [r4, #8]
20006ab8:	18f3      	adds	r3, r6, r3
20006aba:	4283      	cmp	r3, r0
20006abc:	d004      	beq.n	20006ac8 <_malloc_trim_r+0x48>
20006abe:	4628      	mov	r0, r5
20006ac0:	f7fd f882 	bl	20003bc8 <__malloc_unlock>
20006ac4:	2000      	movs	r0, #0
20006ac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006ac8:	4279      	negs	r1, r7
20006aca:	4628      	mov	r0, r5
20006acc:	f7fd f8f4 	bl	20003cb8 <_sbrk_r>
20006ad0:	f1b0 3fff 	cmp.w	r0, #4294967295
20006ad4:	d010      	beq.n	20006af8 <_malloc_trim_r+0x78>
20006ad6:	68a2      	ldr	r2, [r4, #8]
20006ad8:	f649 23f8 	movw	r3, #39672	; 0x9af8
20006adc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006ae0:	1bf6      	subs	r6, r6, r7
20006ae2:	f046 0601 	orr.w	r6, r6, #1
20006ae6:	4628      	mov	r0, r5
20006ae8:	6056      	str	r6, [r2, #4]
20006aea:	681a      	ldr	r2, [r3, #0]
20006aec:	1bd7      	subs	r7, r2, r7
20006aee:	601f      	str	r7, [r3, #0]
20006af0:	f7fd f86a 	bl	20003bc8 <__malloc_unlock>
20006af4:	2001      	movs	r0, #1
20006af6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006af8:	2100      	movs	r1, #0
20006afa:	4628      	mov	r0, r5
20006afc:	f7fd f8dc 	bl	20003cb8 <_sbrk_r>
20006b00:	68a3      	ldr	r3, [r4, #8]
20006b02:	1ac2      	subs	r2, r0, r3
20006b04:	2a0f      	cmp	r2, #15
20006b06:	ddda      	ble.n	20006abe <_malloc_trim_r+0x3e>
20006b08:	f649 2490 	movw	r4, #39568	; 0x9a90
20006b0c:	f649 21f8 	movw	r1, #39672	; 0x9af8
20006b10:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006b14:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006b18:	f042 0201 	orr.w	r2, r2, #1
20006b1c:	6824      	ldr	r4, [r4, #0]
20006b1e:	1b00      	subs	r0, r0, r4
20006b20:	6008      	str	r0, [r1, #0]
20006b22:	605a      	str	r2, [r3, #4]
20006b24:	e7cb      	b.n	20006abe <_malloc_trim_r+0x3e>
20006b26:	bf00      	nop

20006b28 <_free_r>:
20006b28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006b2c:	4605      	mov	r5, r0
20006b2e:	460c      	mov	r4, r1
20006b30:	2900      	cmp	r1, #0
20006b32:	f000 8088 	beq.w	20006c46 <_free_r+0x11e>
20006b36:	f7fd f845 	bl	20003bc4 <__malloc_lock>
20006b3a:	f1a4 0208 	sub.w	r2, r4, #8
20006b3e:	f249 6088 	movw	r0, #38536	; 0x9688
20006b42:	6856      	ldr	r6, [r2, #4]
20006b44:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006b48:	f026 0301 	bic.w	r3, r6, #1
20006b4c:	f8d0 c008 	ldr.w	ip, [r0, #8]
20006b50:	18d1      	adds	r1, r2, r3
20006b52:	458c      	cmp	ip, r1
20006b54:	684f      	ldr	r7, [r1, #4]
20006b56:	f027 0703 	bic.w	r7, r7, #3
20006b5a:	f000 8095 	beq.w	20006c88 <_free_r+0x160>
20006b5e:	f016 0601 	ands.w	r6, r6, #1
20006b62:	604f      	str	r7, [r1, #4]
20006b64:	d05f      	beq.n	20006c26 <_free_r+0xfe>
20006b66:	2600      	movs	r6, #0
20006b68:	19cc      	adds	r4, r1, r7
20006b6a:	6864      	ldr	r4, [r4, #4]
20006b6c:	f014 0f01 	tst.w	r4, #1
20006b70:	d106      	bne.n	20006b80 <_free_r+0x58>
20006b72:	19db      	adds	r3, r3, r7
20006b74:	2e00      	cmp	r6, #0
20006b76:	d07a      	beq.n	20006c6e <_free_r+0x146>
20006b78:	688c      	ldr	r4, [r1, #8]
20006b7a:	68c9      	ldr	r1, [r1, #12]
20006b7c:	608c      	str	r4, [r1, #8]
20006b7e:	60e1      	str	r1, [r4, #12]
20006b80:	f043 0101 	orr.w	r1, r3, #1
20006b84:	50d3      	str	r3, [r2, r3]
20006b86:	6051      	str	r1, [r2, #4]
20006b88:	2e00      	cmp	r6, #0
20006b8a:	d147      	bne.n	20006c1c <_free_r+0xf4>
20006b8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20006b90:	d35b      	bcc.n	20006c4a <_free_r+0x122>
20006b92:	0a59      	lsrs	r1, r3, #9
20006b94:	2904      	cmp	r1, #4
20006b96:	bf9e      	ittt	ls
20006b98:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20006b9c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20006ba0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006ba4:	d928      	bls.n	20006bf8 <_free_r+0xd0>
20006ba6:	2914      	cmp	r1, #20
20006ba8:	bf9c      	itt	ls
20006baa:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20006bae:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006bb2:	d921      	bls.n	20006bf8 <_free_r+0xd0>
20006bb4:	2954      	cmp	r1, #84	; 0x54
20006bb6:	bf9e      	ittt	ls
20006bb8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20006bbc:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20006bc0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006bc4:	d918      	bls.n	20006bf8 <_free_r+0xd0>
20006bc6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20006bca:	bf9e      	ittt	ls
20006bcc:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20006bd0:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20006bd4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006bd8:	d90e      	bls.n	20006bf8 <_free_r+0xd0>
20006bda:	f240 5c54 	movw	ip, #1364	; 0x554
20006bde:	4561      	cmp	r1, ip
20006be0:	bf95      	itete	ls
20006be2:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20006be6:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20006bea:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20006bee:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20006bf2:	bf98      	it	ls
20006bf4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006bf8:	1904      	adds	r4, r0, r4
20006bfa:	68a1      	ldr	r1, [r4, #8]
20006bfc:	42a1      	cmp	r1, r4
20006bfe:	d103      	bne.n	20006c08 <_free_r+0xe0>
20006c00:	e064      	b.n	20006ccc <_free_r+0x1a4>
20006c02:	6889      	ldr	r1, [r1, #8]
20006c04:	428c      	cmp	r4, r1
20006c06:	d004      	beq.n	20006c12 <_free_r+0xea>
20006c08:	6848      	ldr	r0, [r1, #4]
20006c0a:	f020 0003 	bic.w	r0, r0, #3
20006c0e:	4283      	cmp	r3, r0
20006c10:	d3f7      	bcc.n	20006c02 <_free_r+0xda>
20006c12:	68cb      	ldr	r3, [r1, #12]
20006c14:	60d3      	str	r3, [r2, #12]
20006c16:	6091      	str	r1, [r2, #8]
20006c18:	60ca      	str	r2, [r1, #12]
20006c1a:	609a      	str	r2, [r3, #8]
20006c1c:	4628      	mov	r0, r5
20006c1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20006c22:	f7fc bfd1 	b.w	20003bc8 <__malloc_unlock>
20006c26:	f854 4c08 	ldr.w	r4, [r4, #-8]
20006c2a:	f100 0c08 	add.w	ip, r0, #8
20006c2e:	1b12      	subs	r2, r2, r4
20006c30:	191b      	adds	r3, r3, r4
20006c32:	6894      	ldr	r4, [r2, #8]
20006c34:	4564      	cmp	r4, ip
20006c36:	d047      	beq.n	20006cc8 <_free_r+0x1a0>
20006c38:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20006c3c:	f8cc 4008 	str.w	r4, [ip, #8]
20006c40:	f8c4 c00c 	str.w	ip, [r4, #12]
20006c44:	e790      	b.n	20006b68 <_free_r+0x40>
20006c46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006c4a:	08db      	lsrs	r3, r3, #3
20006c4c:	f04f 0c01 	mov.w	ip, #1
20006c50:	6846      	ldr	r6, [r0, #4]
20006c52:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20006c56:	109b      	asrs	r3, r3, #2
20006c58:	fa0c f303 	lsl.w	r3, ip, r3
20006c5c:	60d1      	str	r1, [r2, #12]
20006c5e:	688c      	ldr	r4, [r1, #8]
20006c60:	ea46 0303 	orr.w	r3, r6, r3
20006c64:	6043      	str	r3, [r0, #4]
20006c66:	6094      	str	r4, [r2, #8]
20006c68:	60e2      	str	r2, [r4, #12]
20006c6a:	608a      	str	r2, [r1, #8]
20006c6c:	e7d6      	b.n	20006c1c <_free_r+0xf4>
20006c6e:	688c      	ldr	r4, [r1, #8]
20006c70:	4f1c      	ldr	r7, [pc, #112]	; (20006ce4 <_free_r+0x1bc>)
20006c72:	42bc      	cmp	r4, r7
20006c74:	d181      	bne.n	20006b7a <_free_r+0x52>
20006c76:	50d3      	str	r3, [r2, r3]
20006c78:	f043 0301 	orr.w	r3, r3, #1
20006c7c:	60e2      	str	r2, [r4, #12]
20006c7e:	60a2      	str	r2, [r4, #8]
20006c80:	6053      	str	r3, [r2, #4]
20006c82:	6094      	str	r4, [r2, #8]
20006c84:	60d4      	str	r4, [r2, #12]
20006c86:	e7c9      	b.n	20006c1c <_free_r+0xf4>
20006c88:	18fb      	adds	r3, r7, r3
20006c8a:	f016 0f01 	tst.w	r6, #1
20006c8e:	d107      	bne.n	20006ca0 <_free_r+0x178>
20006c90:	f854 1c08 	ldr.w	r1, [r4, #-8]
20006c94:	1a52      	subs	r2, r2, r1
20006c96:	185b      	adds	r3, r3, r1
20006c98:	68d4      	ldr	r4, [r2, #12]
20006c9a:	6891      	ldr	r1, [r2, #8]
20006c9c:	60a1      	str	r1, [r4, #8]
20006c9e:	60cc      	str	r4, [r1, #12]
20006ca0:	f649 2194 	movw	r1, #39572	; 0x9a94
20006ca4:	6082      	str	r2, [r0, #8]
20006ca6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006caa:	f043 0001 	orr.w	r0, r3, #1
20006cae:	6050      	str	r0, [r2, #4]
20006cb0:	680a      	ldr	r2, [r1, #0]
20006cb2:	4293      	cmp	r3, r2
20006cb4:	d3b2      	bcc.n	20006c1c <_free_r+0xf4>
20006cb6:	f649 23f4 	movw	r3, #39668	; 0x9af4
20006cba:	4628      	mov	r0, r5
20006cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006cc0:	6819      	ldr	r1, [r3, #0]
20006cc2:	f7ff fedd 	bl	20006a80 <_malloc_trim_r>
20006cc6:	e7a9      	b.n	20006c1c <_free_r+0xf4>
20006cc8:	2601      	movs	r6, #1
20006cca:	e74d      	b.n	20006b68 <_free_r+0x40>
20006ccc:	2601      	movs	r6, #1
20006cce:	6844      	ldr	r4, [r0, #4]
20006cd0:	ea4f 0cac 	mov.w	ip, ip, asr #2
20006cd4:	460b      	mov	r3, r1
20006cd6:	fa06 fc0c 	lsl.w	ip, r6, ip
20006cda:	ea44 040c 	orr.w	r4, r4, ip
20006cde:	6044      	str	r4, [r0, #4]
20006ce0:	e798      	b.n	20006c14 <_free_r+0xec>
20006ce2:	bf00      	nop
20006ce4:	20009690 	.word	0x20009690

20006ce8 <__sfvwrite_r>:
20006ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006cec:	6893      	ldr	r3, [r2, #8]
20006cee:	b085      	sub	sp, #20
20006cf0:	4690      	mov	r8, r2
20006cf2:	460c      	mov	r4, r1
20006cf4:	9003      	str	r0, [sp, #12]
20006cf6:	2b00      	cmp	r3, #0
20006cf8:	d064      	beq.n	20006dc4 <__sfvwrite_r+0xdc>
20006cfa:	8988      	ldrh	r0, [r1, #12]
20006cfc:	fa1f fa80 	uxth.w	sl, r0
20006d00:	f01a 0f08 	tst.w	sl, #8
20006d04:	f000 80a0 	beq.w	20006e48 <__sfvwrite_r+0x160>
20006d08:	690b      	ldr	r3, [r1, #16]
20006d0a:	2b00      	cmp	r3, #0
20006d0c:	f000 809c 	beq.w	20006e48 <__sfvwrite_r+0x160>
20006d10:	f01a 0b02 	ands.w	fp, sl, #2
20006d14:	f8d8 5000 	ldr.w	r5, [r8]
20006d18:	bf1c      	itt	ne
20006d1a:	f04f 0a00 	movne.w	sl, #0
20006d1e:	4657      	movne	r7, sl
20006d20:	d136      	bne.n	20006d90 <__sfvwrite_r+0xa8>
20006d22:	f01a 0a01 	ands.w	sl, sl, #1
20006d26:	bf1d      	ittte	ne
20006d28:	46dc      	movne	ip, fp
20006d2a:	46d9      	movne	r9, fp
20006d2c:	465f      	movne	r7, fp
20006d2e:	4656      	moveq	r6, sl
20006d30:	d152      	bne.n	20006dd8 <__sfvwrite_r+0xf0>
20006d32:	b326      	cbz	r6, 20006d7e <__sfvwrite_r+0x96>
20006d34:	b280      	uxth	r0, r0
20006d36:	68a7      	ldr	r7, [r4, #8]
20006d38:	f410 7f00 	tst.w	r0, #512	; 0x200
20006d3c:	f000 808f 	beq.w	20006e5e <__sfvwrite_r+0x176>
20006d40:	42be      	cmp	r6, r7
20006d42:	46bb      	mov	fp, r7
20006d44:	f080 80a7 	bcs.w	20006e96 <__sfvwrite_r+0x1ae>
20006d48:	6820      	ldr	r0, [r4, #0]
20006d4a:	4637      	mov	r7, r6
20006d4c:	46b3      	mov	fp, r6
20006d4e:	465a      	mov	r2, fp
20006d50:	4651      	mov	r1, sl
20006d52:	f000 fa95 	bl	20007280 <memmove>
20006d56:	68a2      	ldr	r2, [r4, #8]
20006d58:	6823      	ldr	r3, [r4, #0]
20006d5a:	46b1      	mov	r9, r6
20006d5c:	1bd7      	subs	r7, r2, r7
20006d5e:	60a7      	str	r7, [r4, #8]
20006d60:	4637      	mov	r7, r6
20006d62:	445b      	add	r3, fp
20006d64:	6023      	str	r3, [r4, #0]
20006d66:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006d6a:	ebc9 0606 	rsb	r6, r9, r6
20006d6e:	44ca      	add	sl, r9
20006d70:	1bdf      	subs	r7, r3, r7
20006d72:	f8c8 7008 	str.w	r7, [r8, #8]
20006d76:	b32f      	cbz	r7, 20006dc4 <__sfvwrite_r+0xdc>
20006d78:	89a0      	ldrh	r0, [r4, #12]
20006d7a:	2e00      	cmp	r6, #0
20006d7c:	d1da      	bne.n	20006d34 <__sfvwrite_r+0x4c>
20006d7e:	f8d5 a000 	ldr.w	sl, [r5]
20006d82:	686e      	ldr	r6, [r5, #4]
20006d84:	3508      	adds	r5, #8
20006d86:	e7d4      	b.n	20006d32 <__sfvwrite_r+0x4a>
20006d88:	f8d5 a000 	ldr.w	sl, [r5]
20006d8c:	686f      	ldr	r7, [r5, #4]
20006d8e:	3508      	adds	r5, #8
20006d90:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20006d94:	bf34      	ite	cc
20006d96:	463b      	movcc	r3, r7
20006d98:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20006d9c:	4652      	mov	r2, sl
20006d9e:	9803      	ldr	r0, [sp, #12]
20006da0:	2f00      	cmp	r7, #0
20006da2:	d0f1      	beq.n	20006d88 <__sfvwrite_r+0xa0>
20006da4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20006da6:	6a21      	ldr	r1, [r4, #32]
20006da8:	47b0      	blx	r6
20006daa:	2800      	cmp	r0, #0
20006dac:	4482      	add	sl, r0
20006dae:	ebc0 0707 	rsb	r7, r0, r7
20006db2:	f340 80ec 	ble.w	20006f8e <__sfvwrite_r+0x2a6>
20006db6:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006dba:	1a18      	subs	r0, r3, r0
20006dbc:	f8c8 0008 	str.w	r0, [r8, #8]
20006dc0:	2800      	cmp	r0, #0
20006dc2:	d1e5      	bne.n	20006d90 <__sfvwrite_r+0xa8>
20006dc4:	2000      	movs	r0, #0
20006dc6:	b005      	add	sp, #20
20006dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006dcc:	f8d5 9000 	ldr.w	r9, [r5]
20006dd0:	f04f 0c00 	mov.w	ip, #0
20006dd4:	686f      	ldr	r7, [r5, #4]
20006dd6:	3508      	adds	r5, #8
20006dd8:	2f00      	cmp	r7, #0
20006dda:	d0f7      	beq.n	20006dcc <__sfvwrite_r+0xe4>
20006ddc:	f1bc 0f00 	cmp.w	ip, #0
20006de0:	f000 80b5 	beq.w	20006f4e <__sfvwrite_r+0x266>
20006de4:	6963      	ldr	r3, [r4, #20]
20006de6:	45bb      	cmp	fp, r7
20006de8:	bf34      	ite	cc
20006dea:	46da      	movcc	sl, fp
20006dec:	46ba      	movcs	sl, r7
20006dee:	68a6      	ldr	r6, [r4, #8]
20006df0:	6820      	ldr	r0, [r4, #0]
20006df2:	6922      	ldr	r2, [r4, #16]
20006df4:	199e      	adds	r6, r3, r6
20006df6:	4290      	cmp	r0, r2
20006df8:	bf94      	ite	ls
20006dfa:	2200      	movls	r2, #0
20006dfc:	2201      	movhi	r2, #1
20006dfe:	45b2      	cmp	sl, r6
20006e00:	bfd4      	ite	le
20006e02:	2200      	movle	r2, #0
20006e04:	f002 0201 	andgt.w	r2, r2, #1
20006e08:	2a00      	cmp	r2, #0
20006e0a:	f040 80ae 	bne.w	20006f6a <__sfvwrite_r+0x282>
20006e0e:	459a      	cmp	sl, r3
20006e10:	f2c0 8082 	blt.w	20006f18 <__sfvwrite_r+0x230>
20006e14:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20006e16:	464a      	mov	r2, r9
20006e18:	f8cd c004 	str.w	ip, [sp, #4]
20006e1c:	9803      	ldr	r0, [sp, #12]
20006e1e:	6a21      	ldr	r1, [r4, #32]
20006e20:	47b0      	blx	r6
20006e22:	f8dd c004 	ldr.w	ip, [sp, #4]
20006e26:	1e06      	subs	r6, r0, #0
20006e28:	f340 80b1 	ble.w	20006f8e <__sfvwrite_r+0x2a6>
20006e2c:	ebbb 0b06 	subs.w	fp, fp, r6
20006e30:	f000 8086 	beq.w	20006f40 <__sfvwrite_r+0x258>
20006e34:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006e38:	44b1      	add	r9, r6
20006e3a:	1bbf      	subs	r7, r7, r6
20006e3c:	1b9e      	subs	r6, r3, r6
20006e3e:	f8c8 6008 	str.w	r6, [r8, #8]
20006e42:	2e00      	cmp	r6, #0
20006e44:	d1c8      	bne.n	20006dd8 <__sfvwrite_r+0xf0>
20006e46:	e7bd      	b.n	20006dc4 <__sfvwrite_r+0xdc>
20006e48:	9803      	ldr	r0, [sp, #12]
20006e4a:	4621      	mov	r1, r4
20006e4c:	f7fe fc18 	bl	20005680 <__swsetup_r>
20006e50:	2800      	cmp	r0, #0
20006e52:	f040 80d4 	bne.w	20006ffe <__sfvwrite_r+0x316>
20006e56:	89a0      	ldrh	r0, [r4, #12]
20006e58:	fa1f fa80 	uxth.w	sl, r0
20006e5c:	e758      	b.n	20006d10 <__sfvwrite_r+0x28>
20006e5e:	6820      	ldr	r0, [r4, #0]
20006e60:	46b9      	mov	r9, r7
20006e62:	6923      	ldr	r3, [r4, #16]
20006e64:	4298      	cmp	r0, r3
20006e66:	bf94      	ite	ls
20006e68:	2300      	movls	r3, #0
20006e6a:	2301      	movhi	r3, #1
20006e6c:	42b7      	cmp	r7, r6
20006e6e:	bf2c      	ite	cs
20006e70:	2300      	movcs	r3, #0
20006e72:	f003 0301 	andcc.w	r3, r3, #1
20006e76:	2b00      	cmp	r3, #0
20006e78:	f040 809d 	bne.w	20006fb6 <__sfvwrite_r+0x2ce>
20006e7c:	6963      	ldr	r3, [r4, #20]
20006e7e:	429e      	cmp	r6, r3
20006e80:	f0c0 808c 	bcc.w	20006f9c <__sfvwrite_r+0x2b4>
20006e84:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20006e86:	4652      	mov	r2, sl
20006e88:	9803      	ldr	r0, [sp, #12]
20006e8a:	6a21      	ldr	r1, [r4, #32]
20006e8c:	47b8      	blx	r7
20006e8e:	1e07      	subs	r7, r0, #0
20006e90:	dd7d      	ble.n	20006f8e <__sfvwrite_r+0x2a6>
20006e92:	46b9      	mov	r9, r7
20006e94:	e767      	b.n	20006d66 <__sfvwrite_r+0x7e>
20006e96:	f410 6f90 	tst.w	r0, #1152	; 0x480
20006e9a:	bf08      	it	eq
20006e9c:	6820      	ldreq	r0, [r4, #0]
20006e9e:	f43f af56 	beq.w	20006d4e <__sfvwrite_r+0x66>
20006ea2:	6962      	ldr	r2, [r4, #20]
20006ea4:	6921      	ldr	r1, [r4, #16]
20006ea6:	6823      	ldr	r3, [r4, #0]
20006ea8:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20006eac:	1a5b      	subs	r3, r3, r1
20006eae:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20006eb2:	f103 0c01 	add.w	ip, r3, #1
20006eb6:	44b4      	add	ip, r6
20006eb8:	ea4f 0969 	mov.w	r9, r9, asr #1
20006ebc:	45e1      	cmp	r9, ip
20006ebe:	464a      	mov	r2, r9
20006ec0:	bf3c      	itt	cc
20006ec2:	46e1      	movcc	r9, ip
20006ec4:	464a      	movcc	r2, r9
20006ec6:	f410 6f80 	tst.w	r0, #1024	; 0x400
20006eca:	f000 8083 	beq.w	20006fd4 <__sfvwrite_r+0x2ec>
20006ece:	4611      	mov	r1, r2
20006ed0:	9803      	ldr	r0, [sp, #12]
20006ed2:	9302      	str	r3, [sp, #8]
20006ed4:	f7fc fa72 	bl	200033bc <_malloc_r>
20006ed8:	9b02      	ldr	r3, [sp, #8]
20006eda:	2800      	cmp	r0, #0
20006edc:	f000 8099 	beq.w	20007012 <__sfvwrite_r+0x32a>
20006ee0:	461a      	mov	r2, r3
20006ee2:	6921      	ldr	r1, [r4, #16]
20006ee4:	9302      	str	r3, [sp, #8]
20006ee6:	9001      	str	r0, [sp, #4]
20006ee8:	f7fc fd3a 	bl	20003960 <memcpy>
20006eec:	89a2      	ldrh	r2, [r4, #12]
20006eee:	9b02      	ldr	r3, [sp, #8]
20006ef0:	f8dd c004 	ldr.w	ip, [sp, #4]
20006ef4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20006ef8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20006efc:	81a2      	strh	r2, [r4, #12]
20006efe:	ebc3 0209 	rsb	r2, r3, r9
20006f02:	eb0c 0003 	add.w	r0, ip, r3
20006f06:	4637      	mov	r7, r6
20006f08:	46b3      	mov	fp, r6
20006f0a:	60a2      	str	r2, [r4, #8]
20006f0c:	f8c4 c010 	str.w	ip, [r4, #16]
20006f10:	6020      	str	r0, [r4, #0]
20006f12:	f8c4 9014 	str.w	r9, [r4, #20]
20006f16:	e71a      	b.n	20006d4e <__sfvwrite_r+0x66>
20006f18:	4652      	mov	r2, sl
20006f1a:	4649      	mov	r1, r9
20006f1c:	4656      	mov	r6, sl
20006f1e:	f8cd c004 	str.w	ip, [sp, #4]
20006f22:	f000 f9ad 	bl	20007280 <memmove>
20006f26:	68a2      	ldr	r2, [r4, #8]
20006f28:	6823      	ldr	r3, [r4, #0]
20006f2a:	ebbb 0b06 	subs.w	fp, fp, r6
20006f2e:	ebca 0202 	rsb	r2, sl, r2
20006f32:	f8dd c004 	ldr.w	ip, [sp, #4]
20006f36:	4453      	add	r3, sl
20006f38:	60a2      	str	r2, [r4, #8]
20006f3a:	6023      	str	r3, [r4, #0]
20006f3c:	f47f af7a 	bne.w	20006e34 <__sfvwrite_r+0x14c>
20006f40:	9803      	ldr	r0, [sp, #12]
20006f42:	4621      	mov	r1, r4
20006f44:	f7ff fbfc 	bl	20006740 <_fflush_r>
20006f48:	bb08      	cbnz	r0, 20006f8e <__sfvwrite_r+0x2a6>
20006f4a:	46dc      	mov	ip, fp
20006f4c:	e772      	b.n	20006e34 <__sfvwrite_r+0x14c>
20006f4e:	4648      	mov	r0, r9
20006f50:	210a      	movs	r1, #10
20006f52:	463a      	mov	r2, r7
20006f54:	f000 f95a 	bl	2000720c <memchr>
20006f58:	2800      	cmp	r0, #0
20006f5a:	d04b      	beq.n	20006ff4 <__sfvwrite_r+0x30c>
20006f5c:	f100 0b01 	add.w	fp, r0, #1
20006f60:	f04f 0c01 	mov.w	ip, #1
20006f64:	ebc9 0b0b 	rsb	fp, r9, fp
20006f68:	e73c      	b.n	20006de4 <__sfvwrite_r+0xfc>
20006f6a:	4649      	mov	r1, r9
20006f6c:	4632      	mov	r2, r6
20006f6e:	f8cd c004 	str.w	ip, [sp, #4]
20006f72:	f000 f985 	bl	20007280 <memmove>
20006f76:	6823      	ldr	r3, [r4, #0]
20006f78:	4621      	mov	r1, r4
20006f7a:	9803      	ldr	r0, [sp, #12]
20006f7c:	199b      	adds	r3, r3, r6
20006f7e:	6023      	str	r3, [r4, #0]
20006f80:	f7ff fbde 	bl	20006740 <_fflush_r>
20006f84:	f8dd c004 	ldr.w	ip, [sp, #4]
20006f88:	2800      	cmp	r0, #0
20006f8a:	f43f af4f 	beq.w	20006e2c <__sfvwrite_r+0x144>
20006f8e:	89a3      	ldrh	r3, [r4, #12]
20006f90:	f04f 30ff 	mov.w	r0, #4294967295
20006f94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006f98:	81a3      	strh	r3, [r4, #12]
20006f9a:	e714      	b.n	20006dc6 <__sfvwrite_r+0xde>
20006f9c:	4632      	mov	r2, r6
20006f9e:	4651      	mov	r1, sl
20006fa0:	f000 f96e 	bl	20007280 <memmove>
20006fa4:	68a2      	ldr	r2, [r4, #8]
20006fa6:	6823      	ldr	r3, [r4, #0]
20006fa8:	4637      	mov	r7, r6
20006faa:	1b92      	subs	r2, r2, r6
20006fac:	46b1      	mov	r9, r6
20006fae:	199b      	adds	r3, r3, r6
20006fb0:	60a2      	str	r2, [r4, #8]
20006fb2:	6023      	str	r3, [r4, #0]
20006fb4:	e6d7      	b.n	20006d66 <__sfvwrite_r+0x7e>
20006fb6:	4651      	mov	r1, sl
20006fb8:	463a      	mov	r2, r7
20006fba:	f000 f961 	bl	20007280 <memmove>
20006fbe:	6823      	ldr	r3, [r4, #0]
20006fc0:	9803      	ldr	r0, [sp, #12]
20006fc2:	4621      	mov	r1, r4
20006fc4:	19db      	adds	r3, r3, r7
20006fc6:	6023      	str	r3, [r4, #0]
20006fc8:	f7ff fbba 	bl	20006740 <_fflush_r>
20006fcc:	2800      	cmp	r0, #0
20006fce:	f43f aeca 	beq.w	20006d66 <__sfvwrite_r+0x7e>
20006fd2:	e7dc      	b.n	20006f8e <__sfvwrite_r+0x2a6>
20006fd4:	9803      	ldr	r0, [sp, #12]
20006fd6:	9302      	str	r3, [sp, #8]
20006fd8:	f000 fe5a 	bl	20007c90 <_realloc_r>
20006fdc:	9b02      	ldr	r3, [sp, #8]
20006fde:	4684      	mov	ip, r0
20006fe0:	2800      	cmp	r0, #0
20006fe2:	d18c      	bne.n	20006efe <__sfvwrite_r+0x216>
20006fe4:	6921      	ldr	r1, [r4, #16]
20006fe6:	9803      	ldr	r0, [sp, #12]
20006fe8:	f7ff fd9e 	bl	20006b28 <_free_r>
20006fec:	9903      	ldr	r1, [sp, #12]
20006fee:	230c      	movs	r3, #12
20006ff0:	600b      	str	r3, [r1, #0]
20006ff2:	e7cc      	b.n	20006f8e <__sfvwrite_r+0x2a6>
20006ff4:	f107 0b01 	add.w	fp, r7, #1
20006ff8:	f04f 0c01 	mov.w	ip, #1
20006ffc:	e6f2      	b.n	20006de4 <__sfvwrite_r+0xfc>
20006ffe:	9903      	ldr	r1, [sp, #12]
20007000:	2209      	movs	r2, #9
20007002:	89a3      	ldrh	r3, [r4, #12]
20007004:	f04f 30ff 	mov.w	r0, #4294967295
20007008:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000700c:	600a      	str	r2, [r1, #0]
2000700e:	81a3      	strh	r3, [r4, #12]
20007010:	e6d9      	b.n	20006dc6 <__sfvwrite_r+0xde>
20007012:	9a03      	ldr	r2, [sp, #12]
20007014:	230c      	movs	r3, #12
20007016:	6013      	str	r3, [r2, #0]
20007018:	e7b9      	b.n	20006f8e <__sfvwrite_r+0x2a6>
2000701a:	bf00      	nop

2000701c <_fwalk_reent>:
2000701c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007020:	4607      	mov	r7, r0
20007022:	468a      	mov	sl, r1
20007024:	f7ff fc48 	bl	200068b8 <__sfp_lock_acquire>
20007028:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
2000702c:	bf08      	it	eq
2000702e:	46b0      	moveq	r8, r6
20007030:	d018      	beq.n	20007064 <_fwalk_reent+0x48>
20007032:	f04f 0800 	mov.w	r8, #0
20007036:	6875      	ldr	r5, [r6, #4]
20007038:	68b4      	ldr	r4, [r6, #8]
2000703a:	3d01      	subs	r5, #1
2000703c:	d40f      	bmi.n	2000705e <_fwalk_reent+0x42>
2000703e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007042:	b14b      	cbz	r3, 20007058 <_fwalk_reent+0x3c>
20007044:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007048:	4621      	mov	r1, r4
2000704a:	4638      	mov	r0, r7
2000704c:	f1b3 3fff 	cmp.w	r3, #4294967295
20007050:	d002      	beq.n	20007058 <_fwalk_reent+0x3c>
20007052:	47d0      	blx	sl
20007054:	ea48 0800 	orr.w	r8, r8, r0
20007058:	3468      	adds	r4, #104	; 0x68
2000705a:	3d01      	subs	r5, #1
2000705c:	d5ef      	bpl.n	2000703e <_fwalk_reent+0x22>
2000705e:	6836      	ldr	r6, [r6, #0]
20007060:	2e00      	cmp	r6, #0
20007062:	d1e8      	bne.n	20007036 <_fwalk_reent+0x1a>
20007064:	f7ff fc2a 	bl	200068bc <__sfp_lock_release>
20007068:	4640      	mov	r0, r8
2000706a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000706e:	bf00      	nop

20007070 <_fwalk>:
20007070:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007074:	4606      	mov	r6, r0
20007076:	4688      	mov	r8, r1
20007078:	f7ff fc1e 	bl	200068b8 <__sfp_lock_acquire>
2000707c:	36d8      	adds	r6, #216	; 0xd8
2000707e:	bf08      	it	eq
20007080:	4637      	moveq	r7, r6
20007082:	d015      	beq.n	200070b0 <_fwalk+0x40>
20007084:	2700      	movs	r7, #0
20007086:	6875      	ldr	r5, [r6, #4]
20007088:	68b4      	ldr	r4, [r6, #8]
2000708a:	3d01      	subs	r5, #1
2000708c:	d40d      	bmi.n	200070aa <_fwalk+0x3a>
2000708e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007092:	b13b      	cbz	r3, 200070a4 <_fwalk+0x34>
20007094:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007098:	4620      	mov	r0, r4
2000709a:	f1b3 3fff 	cmp.w	r3, #4294967295
2000709e:	d001      	beq.n	200070a4 <_fwalk+0x34>
200070a0:	47c0      	blx	r8
200070a2:	4307      	orrs	r7, r0
200070a4:	3468      	adds	r4, #104	; 0x68
200070a6:	3d01      	subs	r5, #1
200070a8:	d5f1      	bpl.n	2000708e <_fwalk+0x1e>
200070aa:	6836      	ldr	r6, [r6, #0]
200070ac:	2e00      	cmp	r6, #0
200070ae:	d1ea      	bne.n	20007086 <_fwalk+0x16>
200070b0:	f7ff fc04 	bl	200068bc <__sfp_lock_release>
200070b4:	4638      	mov	r0, r7
200070b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200070ba:	bf00      	nop

200070bc <__locale_charset>:
200070bc:	f249 33d0 	movw	r3, #37840	; 0x93d0
200070c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200070c4:	6818      	ldr	r0, [r3, #0]
200070c6:	4770      	bx	lr

200070c8 <_localeconv_r>:
200070c8:	4800      	ldr	r0, [pc, #0]	; (200070cc <_localeconv_r+0x4>)
200070ca:	4770      	bx	lr
200070cc:	200093d4 	.word	0x200093d4

200070d0 <localeconv>:
200070d0:	4800      	ldr	r0, [pc, #0]	; (200070d4 <localeconv+0x4>)
200070d2:	4770      	bx	lr
200070d4:	200093d4 	.word	0x200093d4

200070d8 <_setlocale_r>:
200070d8:	b570      	push	{r4, r5, r6, lr}
200070da:	4605      	mov	r5, r0
200070dc:	460e      	mov	r6, r1
200070de:	4614      	mov	r4, r2
200070e0:	b172      	cbz	r2, 20007100 <_setlocale_r+0x28>
200070e2:	f249 21f4 	movw	r1, #37620	; 0x92f4
200070e6:	4610      	mov	r0, r2
200070e8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200070ec:	f001 f812 	bl	20008114 <strcmp>
200070f0:	b958      	cbnz	r0, 2000710a <_setlocale_r+0x32>
200070f2:	f249 20f4 	movw	r0, #37620	; 0x92f4
200070f6:	622c      	str	r4, [r5, #32]
200070f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200070fc:	61ee      	str	r6, [r5, #28]
200070fe:	bd70      	pop	{r4, r5, r6, pc}
20007100:	f249 20f4 	movw	r0, #37620	; 0x92f4
20007104:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007108:	bd70      	pop	{r4, r5, r6, pc}
2000710a:	f249 312c 	movw	r1, #37676	; 0x932c
2000710e:	4620      	mov	r0, r4
20007110:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007114:	f000 fffe 	bl	20008114 <strcmp>
20007118:	2800      	cmp	r0, #0
2000711a:	d0ea      	beq.n	200070f2 <_setlocale_r+0x1a>
2000711c:	2000      	movs	r0, #0
2000711e:	bd70      	pop	{r4, r5, r6, pc}

20007120 <setlocale>:
20007120:	f249 5394 	movw	r3, #38292	; 0x9594
20007124:	460a      	mov	r2, r1
20007126:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000712a:	4601      	mov	r1, r0
2000712c:	6818      	ldr	r0, [r3, #0]
2000712e:	e7d3      	b.n	200070d8 <_setlocale_r>

20007130 <__smakebuf_r>:
20007130:	898b      	ldrh	r3, [r1, #12]
20007132:	b5f0      	push	{r4, r5, r6, r7, lr}
20007134:	460c      	mov	r4, r1
20007136:	b29a      	uxth	r2, r3
20007138:	b091      	sub	sp, #68	; 0x44
2000713a:	f012 0f02 	tst.w	r2, #2
2000713e:	4605      	mov	r5, r0
20007140:	d141      	bne.n	200071c6 <__smakebuf_r+0x96>
20007142:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007146:	2900      	cmp	r1, #0
20007148:	db18      	blt.n	2000717c <__smakebuf_r+0x4c>
2000714a:	aa01      	add	r2, sp, #4
2000714c:	f001 f978 	bl	20008440 <_fstat_r>
20007150:	2800      	cmp	r0, #0
20007152:	db11      	blt.n	20007178 <__smakebuf_r+0x48>
20007154:	9b02      	ldr	r3, [sp, #8]
20007156:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
2000715a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
2000715e:	bf14      	ite	ne
20007160:	2700      	movne	r7, #0
20007162:	2701      	moveq	r7, #1
20007164:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20007168:	d040      	beq.n	200071ec <__smakebuf_r+0xbc>
2000716a:	89a3      	ldrh	r3, [r4, #12]
2000716c:	f44f 6680 	mov.w	r6, #1024	; 0x400
20007170:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007174:	81a3      	strh	r3, [r4, #12]
20007176:	e00b      	b.n	20007190 <__smakebuf_r+0x60>
20007178:	89a3      	ldrh	r3, [r4, #12]
2000717a:	b29a      	uxth	r2, r3
2000717c:	f012 0f80 	tst.w	r2, #128	; 0x80
20007180:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007184:	bf0c      	ite	eq
20007186:	f44f 6680 	moveq.w	r6, #1024	; 0x400
2000718a:	2640      	movne	r6, #64	; 0x40
2000718c:	2700      	movs	r7, #0
2000718e:	81a3      	strh	r3, [r4, #12]
20007190:	4628      	mov	r0, r5
20007192:	4631      	mov	r1, r6
20007194:	f7fc f912 	bl	200033bc <_malloc_r>
20007198:	b170      	cbz	r0, 200071b8 <__smakebuf_r+0x88>
2000719a:	89a1      	ldrh	r1, [r4, #12]
2000719c:	f646 1201 	movw	r2, #26881	; 0x6901
200071a0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200071a4:	6120      	str	r0, [r4, #16]
200071a6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
200071aa:	6166      	str	r6, [r4, #20]
200071ac:	62aa      	str	r2, [r5, #40]	; 0x28
200071ae:	81a1      	strh	r1, [r4, #12]
200071b0:	6020      	str	r0, [r4, #0]
200071b2:	b97f      	cbnz	r7, 200071d4 <__smakebuf_r+0xa4>
200071b4:	b011      	add	sp, #68	; 0x44
200071b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
200071b8:	89a3      	ldrh	r3, [r4, #12]
200071ba:	f413 7f00 	tst.w	r3, #512	; 0x200
200071be:	d1f9      	bne.n	200071b4 <__smakebuf_r+0x84>
200071c0:	f043 0302 	orr.w	r3, r3, #2
200071c4:	81a3      	strh	r3, [r4, #12]
200071c6:	f104 0347 	add.w	r3, r4, #71	; 0x47
200071ca:	6123      	str	r3, [r4, #16]
200071cc:	6023      	str	r3, [r4, #0]
200071ce:	2301      	movs	r3, #1
200071d0:	6163      	str	r3, [r4, #20]
200071d2:	e7ef      	b.n	200071b4 <__smakebuf_r+0x84>
200071d4:	4628      	mov	r0, r5
200071d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200071da:	f001 f947 	bl	2000846c <_isatty_r>
200071de:	2800      	cmp	r0, #0
200071e0:	d0e8      	beq.n	200071b4 <__smakebuf_r+0x84>
200071e2:	89a3      	ldrh	r3, [r4, #12]
200071e4:	f043 0301 	orr.w	r3, r3, #1
200071e8:	81a3      	strh	r3, [r4, #12]
200071ea:	e7e3      	b.n	200071b4 <__smakebuf_r+0x84>
200071ec:	f248 038d 	movw	r3, #32909	; 0x808d
200071f0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
200071f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200071f6:	429a      	cmp	r2, r3
200071f8:	d1b7      	bne.n	2000716a <__smakebuf_r+0x3a>
200071fa:	89a2      	ldrh	r2, [r4, #12]
200071fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
20007200:	461e      	mov	r6, r3
20007202:	6523      	str	r3, [r4, #80]	; 0x50
20007204:	ea42 0303 	orr.w	r3, r2, r3
20007208:	81a3      	strh	r3, [r4, #12]
2000720a:	e7c1      	b.n	20007190 <__smakebuf_r+0x60>

2000720c <memchr>:
2000720c:	f010 0f03 	tst.w	r0, #3
20007210:	b2c9      	uxtb	r1, r1
20007212:	b410      	push	{r4}
20007214:	d010      	beq.n	20007238 <memchr+0x2c>
20007216:	2a00      	cmp	r2, #0
20007218:	d02f      	beq.n	2000727a <memchr+0x6e>
2000721a:	7803      	ldrb	r3, [r0, #0]
2000721c:	428b      	cmp	r3, r1
2000721e:	d02a      	beq.n	20007276 <memchr+0x6a>
20007220:	3a01      	subs	r2, #1
20007222:	e005      	b.n	20007230 <memchr+0x24>
20007224:	2a00      	cmp	r2, #0
20007226:	d028      	beq.n	2000727a <memchr+0x6e>
20007228:	7803      	ldrb	r3, [r0, #0]
2000722a:	3a01      	subs	r2, #1
2000722c:	428b      	cmp	r3, r1
2000722e:	d022      	beq.n	20007276 <memchr+0x6a>
20007230:	3001      	adds	r0, #1
20007232:	f010 0f03 	tst.w	r0, #3
20007236:	d1f5      	bne.n	20007224 <memchr+0x18>
20007238:	2a03      	cmp	r2, #3
2000723a:	d911      	bls.n	20007260 <memchr+0x54>
2000723c:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20007240:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20007244:	6803      	ldr	r3, [r0, #0]
20007246:	ea84 0303 	eor.w	r3, r4, r3
2000724a:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
2000724e:	ea2c 0303 	bic.w	r3, ip, r3
20007252:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20007256:	d103      	bne.n	20007260 <memchr+0x54>
20007258:	3a04      	subs	r2, #4
2000725a:	3004      	adds	r0, #4
2000725c:	2a03      	cmp	r2, #3
2000725e:	d8f1      	bhi.n	20007244 <memchr+0x38>
20007260:	b15a      	cbz	r2, 2000727a <memchr+0x6e>
20007262:	7803      	ldrb	r3, [r0, #0]
20007264:	428b      	cmp	r3, r1
20007266:	d006      	beq.n	20007276 <memchr+0x6a>
20007268:	3a01      	subs	r2, #1
2000726a:	b132      	cbz	r2, 2000727a <memchr+0x6e>
2000726c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20007270:	3a01      	subs	r2, #1
20007272:	428b      	cmp	r3, r1
20007274:	d1f9      	bne.n	2000726a <memchr+0x5e>
20007276:	bc10      	pop	{r4}
20007278:	4770      	bx	lr
2000727a:	2000      	movs	r0, #0
2000727c:	e7fb      	b.n	20007276 <memchr+0x6a>
2000727e:	bf00      	nop

20007280 <memmove>:
20007280:	4288      	cmp	r0, r1
20007282:	468c      	mov	ip, r1
20007284:	b470      	push	{r4, r5, r6}
20007286:	4605      	mov	r5, r0
20007288:	4614      	mov	r4, r2
2000728a:	d90e      	bls.n	200072aa <memmove+0x2a>
2000728c:	188b      	adds	r3, r1, r2
2000728e:	4298      	cmp	r0, r3
20007290:	d20b      	bcs.n	200072aa <memmove+0x2a>
20007292:	b142      	cbz	r2, 200072a6 <memmove+0x26>
20007294:	ebc2 0c03 	rsb	ip, r2, r3
20007298:	4601      	mov	r1, r0
2000729a:	1e53      	subs	r3, r2, #1
2000729c:	f81c 2003 	ldrb.w	r2, [ip, r3]
200072a0:	54ca      	strb	r2, [r1, r3]
200072a2:	3b01      	subs	r3, #1
200072a4:	d2fa      	bcs.n	2000729c <memmove+0x1c>
200072a6:	bc70      	pop	{r4, r5, r6}
200072a8:	4770      	bx	lr
200072aa:	2a0f      	cmp	r2, #15
200072ac:	d809      	bhi.n	200072c2 <memmove+0x42>
200072ae:	2c00      	cmp	r4, #0
200072b0:	d0f9      	beq.n	200072a6 <memmove+0x26>
200072b2:	2300      	movs	r3, #0
200072b4:	f81c 2003 	ldrb.w	r2, [ip, r3]
200072b8:	54ea      	strb	r2, [r5, r3]
200072ba:	3301      	adds	r3, #1
200072bc:	42a3      	cmp	r3, r4
200072be:	d1f9      	bne.n	200072b4 <memmove+0x34>
200072c0:	e7f1      	b.n	200072a6 <memmove+0x26>
200072c2:	ea41 0300 	orr.w	r3, r1, r0
200072c6:	f013 0f03 	tst.w	r3, #3
200072ca:	d1f0      	bne.n	200072ae <memmove+0x2e>
200072cc:	4694      	mov	ip, r2
200072ce:	460c      	mov	r4, r1
200072d0:	4603      	mov	r3, r0
200072d2:	6825      	ldr	r5, [r4, #0]
200072d4:	f1ac 0c10 	sub.w	ip, ip, #16
200072d8:	601d      	str	r5, [r3, #0]
200072da:	6865      	ldr	r5, [r4, #4]
200072dc:	605d      	str	r5, [r3, #4]
200072de:	68a5      	ldr	r5, [r4, #8]
200072e0:	609d      	str	r5, [r3, #8]
200072e2:	68e5      	ldr	r5, [r4, #12]
200072e4:	3410      	adds	r4, #16
200072e6:	60dd      	str	r5, [r3, #12]
200072e8:	3310      	adds	r3, #16
200072ea:	f1bc 0f0f 	cmp.w	ip, #15
200072ee:	d8f0      	bhi.n	200072d2 <memmove+0x52>
200072f0:	3a10      	subs	r2, #16
200072f2:	ea4f 1c12 	mov.w	ip, r2, lsr #4
200072f6:	f10c 0501 	add.w	r5, ip, #1
200072fa:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
200072fe:	012d      	lsls	r5, r5, #4
20007300:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20007304:	eb01 0c05 	add.w	ip, r1, r5
20007308:	1945      	adds	r5, r0, r5
2000730a:	2e03      	cmp	r6, #3
2000730c:	4634      	mov	r4, r6
2000730e:	d9ce      	bls.n	200072ae <memmove+0x2e>
20007310:	2300      	movs	r3, #0
20007312:	f85c 2003 	ldr.w	r2, [ip, r3]
20007316:	50ea      	str	r2, [r5, r3]
20007318:	3304      	adds	r3, #4
2000731a:	1af2      	subs	r2, r6, r3
2000731c:	2a03      	cmp	r2, #3
2000731e:	d8f8      	bhi.n	20007312 <memmove+0x92>
20007320:	3e04      	subs	r6, #4
20007322:	08b3      	lsrs	r3, r6, #2
20007324:	1c5a      	adds	r2, r3, #1
20007326:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
2000732a:	0092      	lsls	r2, r2, #2
2000732c:	4494      	add	ip, r2
2000732e:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20007332:	18ad      	adds	r5, r5, r2
20007334:	e7bb      	b.n	200072ae <memmove+0x2e>
20007336:	bf00      	nop

20007338 <__hi0bits>:
20007338:	0c02      	lsrs	r2, r0, #16
2000733a:	4603      	mov	r3, r0
2000733c:	0412      	lsls	r2, r2, #16
2000733e:	b1b2      	cbz	r2, 2000736e <__hi0bits+0x36>
20007340:	2000      	movs	r0, #0
20007342:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20007346:	d101      	bne.n	2000734c <__hi0bits+0x14>
20007348:	3008      	adds	r0, #8
2000734a:	021b      	lsls	r3, r3, #8
2000734c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20007350:	d101      	bne.n	20007356 <__hi0bits+0x1e>
20007352:	3004      	adds	r0, #4
20007354:	011b      	lsls	r3, r3, #4
20007356:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
2000735a:	d101      	bne.n	20007360 <__hi0bits+0x28>
2000735c:	3002      	adds	r0, #2
2000735e:	009b      	lsls	r3, r3, #2
20007360:	2b00      	cmp	r3, #0
20007362:	db03      	blt.n	2000736c <__hi0bits+0x34>
20007364:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20007368:	d004      	beq.n	20007374 <__hi0bits+0x3c>
2000736a:	3001      	adds	r0, #1
2000736c:	4770      	bx	lr
2000736e:	0403      	lsls	r3, r0, #16
20007370:	2010      	movs	r0, #16
20007372:	e7e6      	b.n	20007342 <__hi0bits+0xa>
20007374:	2020      	movs	r0, #32
20007376:	4770      	bx	lr

20007378 <__lo0bits>:
20007378:	6803      	ldr	r3, [r0, #0]
2000737a:	4602      	mov	r2, r0
2000737c:	f013 0007 	ands.w	r0, r3, #7
20007380:	d009      	beq.n	20007396 <__lo0bits+0x1e>
20007382:	f013 0f01 	tst.w	r3, #1
20007386:	d121      	bne.n	200073cc <__lo0bits+0x54>
20007388:	f013 0f02 	tst.w	r3, #2
2000738c:	d122      	bne.n	200073d4 <__lo0bits+0x5c>
2000738e:	089b      	lsrs	r3, r3, #2
20007390:	2002      	movs	r0, #2
20007392:	6013      	str	r3, [r2, #0]
20007394:	4770      	bx	lr
20007396:	b299      	uxth	r1, r3
20007398:	b909      	cbnz	r1, 2000739e <__lo0bits+0x26>
2000739a:	0c1b      	lsrs	r3, r3, #16
2000739c:	2010      	movs	r0, #16
2000739e:	f013 0fff 	tst.w	r3, #255	; 0xff
200073a2:	d101      	bne.n	200073a8 <__lo0bits+0x30>
200073a4:	3008      	adds	r0, #8
200073a6:	0a1b      	lsrs	r3, r3, #8
200073a8:	f013 0f0f 	tst.w	r3, #15
200073ac:	d101      	bne.n	200073b2 <__lo0bits+0x3a>
200073ae:	3004      	adds	r0, #4
200073b0:	091b      	lsrs	r3, r3, #4
200073b2:	f013 0f03 	tst.w	r3, #3
200073b6:	d101      	bne.n	200073bc <__lo0bits+0x44>
200073b8:	3002      	adds	r0, #2
200073ba:	089b      	lsrs	r3, r3, #2
200073bc:	f013 0f01 	tst.w	r3, #1
200073c0:	d102      	bne.n	200073c8 <__lo0bits+0x50>
200073c2:	085b      	lsrs	r3, r3, #1
200073c4:	d004      	beq.n	200073d0 <__lo0bits+0x58>
200073c6:	3001      	adds	r0, #1
200073c8:	6013      	str	r3, [r2, #0]
200073ca:	4770      	bx	lr
200073cc:	2000      	movs	r0, #0
200073ce:	4770      	bx	lr
200073d0:	2020      	movs	r0, #32
200073d2:	4770      	bx	lr
200073d4:	085b      	lsrs	r3, r3, #1
200073d6:	2001      	movs	r0, #1
200073d8:	6013      	str	r3, [r2, #0]
200073da:	4770      	bx	lr

200073dc <__mcmp>:
200073dc:	4603      	mov	r3, r0
200073de:	690a      	ldr	r2, [r1, #16]
200073e0:	6900      	ldr	r0, [r0, #16]
200073e2:	b410      	push	{r4}
200073e4:	1a80      	subs	r0, r0, r2
200073e6:	d111      	bne.n	2000740c <__mcmp+0x30>
200073e8:	3204      	adds	r2, #4
200073ea:	f103 0c14 	add.w	ip, r3, #20
200073ee:	0092      	lsls	r2, r2, #2
200073f0:	189b      	adds	r3, r3, r2
200073f2:	1889      	adds	r1, r1, r2
200073f4:	3104      	adds	r1, #4
200073f6:	3304      	adds	r3, #4
200073f8:	f853 4c04 	ldr.w	r4, [r3, #-4]
200073fc:	3b04      	subs	r3, #4
200073fe:	f851 2c04 	ldr.w	r2, [r1, #-4]
20007402:	3904      	subs	r1, #4
20007404:	4294      	cmp	r4, r2
20007406:	d103      	bne.n	20007410 <__mcmp+0x34>
20007408:	459c      	cmp	ip, r3
2000740a:	d3f5      	bcc.n	200073f8 <__mcmp+0x1c>
2000740c:	bc10      	pop	{r4}
2000740e:	4770      	bx	lr
20007410:	bf38      	it	cc
20007412:	f04f 30ff 	movcc.w	r0, #4294967295
20007416:	d3f9      	bcc.n	2000740c <__mcmp+0x30>
20007418:	2001      	movs	r0, #1
2000741a:	e7f7      	b.n	2000740c <__mcmp+0x30>

2000741c <__ulp>:
2000741c:	f240 0300 	movw	r3, #0
20007420:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20007424:	ea01 0303 	and.w	r3, r1, r3
20007428:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
2000742c:	2b00      	cmp	r3, #0
2000742e:	dd02      	ble.n	20007436 <__ulp+0x1a>
20007430:	4619      	mov	r1, r3
20007432:	2000      	movs	r0, #0
20007434:	4770      	bx	lr
20007436:	425b      	negs	r3, r3
20007438:	151b      	asrs	r3, r3, #20
2000743a:	2b13      	cmp	r3, #19
2000743c:	dd0e      	ble.n	2000745c <__ulp+0x40>
2000743e:	3b14      	subs	r3, #20
20007440:	2b1e      	cmp	r3, #30
20007442:	dd03      	ble.n	2000744c <__ulp+0x30>
20007444:	2301      	movs	r3, #1
20007446:	2100      	movs	r1, #0
20007448:	4618      	mov	r0, r3
2000744a:	4770      	bx	lr
2000744c:	2201      	movs	r2, #1
2000744e:	f1c3 031f 	rsb	r3, r3, #31
20007452:	2100      	movs	r1, #0
20007454:	fa12 f303 	lsls.w	r3, r2, r3
20007458:	4618      	mov	r0, r3
2000745a:	4770      	bx	lr
2000745c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20007460:	2000      	movs	r0, #0
20007462:	fa52 f103 	asrs.w	r1, r2, r3
20007466:	4770      	bx	lr

20007468 <__b2d>:
20007468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000746c:	6904      	ldr	r4, [r0, #16]
2000746e:	f100 0614 	add.w	r6, r0, #20
20007472:	460f      	mov	r7, r1
20007474:	3404      	adds	r4, #4
20007476:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
2000747a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000747e:	46a0      	mov	r8, r4
20007480:	4628      	mov	r0, r5
20007482:	f7ff ff59 	bl	20007338 <__hi0bits>
20007486:	280a      	cmp	r0, #10
20007488:	f1c0 0320 	rsb	r3, r0, #32
2000748c:	603b      	str	r3, [r7, #0]
2000748e:	dc14      	bgt.n	200074ba <__b2d+0x52>
20007490:	42a6      	cmp	r6, r4
20007492:	f1c0 030b 	rsb	r3, r0, #11
20007496:	d237      	bcs.n	20007508 <__b2d+0xa0>
20007498:	f854 1c04 	ldr.w	r1, [r4, #-4]
2000749c:	40d9      	lsrs	r1, r3
2000749e:	fa25 fc03 	lsr.w	ip, r5, r3
200074a2:	3015      	adds	r0, #21
200074a4:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
200074a8:	4085      	lsls	r5, r0
200074aa:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
200074ae:	ea41 0205 	orr.w	r2, r1, r5
200074b2:	4610      	mov	r0, r2
200074b4:	4619      	mov	r1, r3
200074b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200074ba:	42a6      	cmp	r6, r4
200074bc:	d320      	bcc.n	20007500 <__b2d+0x98>
200074be:	2100      	movs	r1, #0
200074c0:	380b      	subs	r0, #11
200074c2:	bf02      	ittt	eq
200074c4:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
200074c8:	460a      	moveq	r2, r1
200074ca:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
200074ce:	d0f0      	beq.n	200074b2 <__b2d+0x4a>
200074d0:	42b4      	cmp	r4, r6
200074d2:	f1c0 0320 	rsb	r3, r0, #32
200074d6:	d919      	bls.n	2000750c <__b2d+0xa4>
200074d8:	f854 4c04 	ldr.w	r4, [r4, #-4]
200074dc:	40dc      	lsrs	r4, r3
200074de:	4085      	lsls	r5, r0
200074e0:	fa21 fc03 	lsr.w	ip, r1, r3
200074e4:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
200074e8:	fa11 f000 	lsls.w	r0, r1, r0
200074ec:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
200074f0:	ea44 0200 	orr.w	r2, r4, r0
200074f4:	ea45 030c 	orr.w	r3, r5, ip
200074f8:	4610      	mov	r0, r2
200074fa:	4619      	mov	r1, r3
200074fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007500:	f854 1c04 	ldr.w	r1, [r4, #-4]
20007504:	3c04      	subs	r4, #4
20007506:	e7db      	b.n	200074c0 <__b2d+0x58>
20007508:	2100      	movs	r1, #0
2000750a:	e7c8      	b.n	2000749e <__b2d+0x36>
2000750c:	2400      	movs	r4, #0
2000750e:	e7e6      	b.n	200074de <__b2d+0x76>

20007510 <__ratio>:
20007510:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20007514:	b083      	sub	sp, #12
20007516:	460e      	mov	r6, r1
20007518:	a901      	add	r1, sp, #4
2000751a:	4607      	mov	r7, r0
2000751c:	f7ff ffa4 	bl	20007468 <__b2d>
20007520:	460d      	mov	r5, r1
20007522:	4604      	mov	r4, r0
20007524:	4669      	mov	r1, sp
20007526:	4630      	mov	r0, r6
20007528:	f7ff ff9e 	bl	20007468 <__b2d>
2000752c:	f8dd c004 	ldr.w	ip, [sp, #4]
20007530:	46a9      	mov	r9, r5
20007532:	46a0      	mov	r8, r4
20007534:	460b      	mov	r3, r1
20007536:	4602      	mov	r2, r0
20007538:	6931      	ldr	r1, [r6, #16]
2000753a:	4616      	mov	r6, r2
2000753c:	6938      	ldr	r0, [r7, #16]
2000753e:	461f      	mov	r7, r3
20007540:	1a40      	subs	r0, r0, r1
20007542:	9900      	ldr	r1, [sp, #0]
20007544:	ebc1 010c 	rsb	r1, r1, ip
20007548:	eb01 1140 	add.w	r1, r1, r0, lsl #5
2000754c:	2900      	cmp	r1, #0
2000754e:	bfc9      	itett	gt
20007550:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20007554:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20007558:	4624      	movgt	r4, r4
2000755a:	464d      	movgt	r5, r9
2000755c:	bfdc      	itt	le
2000755e:	4612      	movle	r2, r2
20007560:	463b      	movle	r3, r7
20007562:	4620      	mov	r0, r4
20007564:	4629      	mov	r1, r5
20007566:	f7fb fe09 	bl	2000317c <__aeabi_ddiv>
2000756a:	b003      	add	sp, #12
2000756c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20007570 <_mprec_log10>:
20007570:	2817      	cmp	r0, #23
20007572:	b510      	push	{r4, lr}
20007574:	4604      	mov	r4, r0
20007576:	dd0e      	ble.n	20007596 <_mprec_log10+0x26>
20007578:	f240 0100 	movw	r1, #0
2000757c:	2000      	movs	r0, #0
2000757e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20007582:	f240 0300 	movw	r3, #0
20007586:	2200      	movs	r2, #0
20007588:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000758c:	f7fb fccc 	bl	20002f28 <__aeabi_dmul>
20007590:	3c01      	subs	r4, #1
20007592:	d1f6      	bne.n	20007582 <_mprec_log10+0x12>
20007594:	bd10      	pop	{r4, pc}
20007596:	f249 4318 	movw	r3, #37912	; 0x9418
2000759a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000759e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
200075a2:	e9d3 0100 	ldrd	r0, r1, [r3]
200075a6:	bd10      	pop	{r4, pc}

200075a8 <__copybits>:
200075a8:	6913      	ldr	r3, [r2, #16]
200075aa:	3901      	subs	r1, #1
200075ac:	f102 0c14 	add.w	ip, r2, #20
200075b0:	b410      	push	{r4}
200075b2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
200075b6:	114c      	asrs	r4, r1, #5
200075b8:	3214      	adds	r2, #20
200075ba:	3401      	adds	r4, #1
200075bc:	4594      	cmp	ip, r2
200075be:	eb00 0484 	add.w	r4, r0, r4, lsl #2
200075c2:	d20f      	bcs.n	200075e4 <__copybits+0x3c>
200075c4:	2300      	movs	r3, #0
200075c6:	f85c 1003 	ldr.w	r1, [ip, r3]
200075ca:	50c1      	str	r1, [r0, r3]
200075cc:	3304      	adds	r3, #4
200075ce:	eb03 010c 	add.w	r1, r3, ip
200075d2:	428a      	cmp	r2, r1
200075d4:	d8f7      	bhi.n	200075c6 <__copybits+0x1e>
200075d6:	ea6f 0c0c 	mvn.w	ip, ip
200075da:	4462      	add	r2, ip
200075dc:	f022 0203 	bic.w	r2, r2, #3
200075e0:	3204      	adds	r2, #4
200075e2:	1880      	adds	r0, r0, r2
200075e4:	4284      	cmp	r4, r0
200075e6:	d904      	bls.n	200075f2 <__copybits+0x4a>
200075e8:	2300      	movs	r3, #0
200075ea:	f840 3b04 	str.w	r3, [r0], #4
200075ee:	4284      	cmp	r4, r0
200075f0:	d8fb      	bhi.n	200075ea <__copybits+0x42>
200075f2:	bc10      	pop	{r4}
200075f4:	4770      	bx	lr
200075f6:	bf00      	nop

200075f8 <__any_on>:
200075f8:	6902      	ldr	r2, [r0, #16]
200075fa:	114b      	asrs	r3, r1, #5
200075fc:	429a      	cmp	r2, r3
200075fe:	db10      	blt.n	20007622 <__any_on+0x2a>
20007600:	dd0e      	ble.n	20007620 <__any_on+0x28>
20007602:	f011 011f 	ands.w	r1, r1, #31
20007606:	d00b      	beq.n	20007620 <__any_on+0x28>
20007608:	461a      	mov	r2, r3
2000760a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
2000760e:	695b      	ldr	r3, [r3, #20]
20007610:	fa23 fc01 	lsr.w	ip, r3, r1
20007614:	fa0c f101 	lsl.w	r1, ip, r1
20007618:	4299      	cmp	r1, r3
2000761a:	d002      	beq.n	20007622 <__any_on+0x2a>
2000761c:	2001      	movs	r0, #1
2000761e:	4770      	bx	lr
20007620:	461a      	mov	r2, r3
20007622:	3204      	adds	r2, #4
20007624:	f100 0114 	add.w	r1, r0, #20
20007628:	eb00 0382 	add.w	r3, r0, r2, lsl #2
2000762c:	f103 0c04 	add.w	ip, r3, #4
20007630:	4561      	cmp	r1, ip
20007632:	d20b      	bcs.n	2000764c <__any_on+0x54>
20007634:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20007638:	2a00      	cmp	r2, #0
2000763a:	d1ef      	bne.n	2000761c <__any_on+0x24>
2000763c:	4299      	cmp	r1, r3
2000763e:	d205      	bcs.n	2000764c <__any_on+0x54>
20007640:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20007644:	2a00      	cmp	r2, #0
20007646:	d1e9      	bne.n	2000761c <__any_on+0x24>
20007648:	4299      	cmp	r1, r3
2000764a:	d3f9      	bcc.n	20007640 <__any_on+0x48>
2000764c:	2000      	movs	r0, #0
2000764e:	4770      	bx	lr

20007650 <_Bfree>:
20007650:	b530      	push	{r4, r5, lr}
20007652:	6a45      	ldr	r5, [r0, #36]	; 0x24
20007654:	b083      	sub	sp, #12
20007656:	4604      	mov	r4, r0
20007658:	b155      	cbz	r5, 20007670 <_Bfree+0x20>
2000765a:	b139      	cbz	r1, 2000766c <_Bfree+0x1c>
2000765c:	6a63      	ldr	r3, [r4, #36]	; 0x24
2000765e:	684a      	ldr	r2, [r1, #4]
20007660:	68db      	ldr	r3, [r3, #12]
20007662:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20007666:	6008      	str	r0, [r1, #0]
20007668:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
2000766c:	b003      	add	sp, #12
2000766e:	bd30      	pop	{r4, r5, pc}
20007670:	2010      	movs	r0, #16
20007672:	9101      	str	r1, [sp, #4]
20007674:	f7fb fe9a 	bl	200033ac <malloc>
20007678:	9901      	ldr	r1, [sp, #4]
2000767a:	6260      	str	r0, [r4, #36]	; 0x24
2000767c:	60c5      	str	r5, [r0, #12]
2000767e:	6045      	str	r5, [r0, #4]
20007680:	6085      	str	r5, [r0, #8]
20007682:	6005      	str	r5, [r0, #0]
20007684:	e7e9      	b.n	2000765a <_Bfree+0xa>
20007686:	bf00      	nop

20007688 <_Balloc>:
20007688:	b570      	push	{r4, r5, r6, lr}
2000768a:	6a44      	ldr	r4, [r0, #36]	; 0x24
2000768c:	4606      	mov	r6, r0
2000768e:	460d      	mov	r5, r1
20007690:	b164      	cbz	r4, 200076ac <_Balloc+0x24>
20007692:	68e2      	ldr	r2, [r4, #12]
20007694:	b1a2      	cbz	r2, 200076c0 <_Balloc+0x38>
20007696:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
2000769a:	b1eb      	cbz	r3, 200076d8 <_Balloc+0x50>
2000769c:	6819      	ldr	r1, [r3, #0]
2000769e:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
200076a2:	2200      	movs	r2, #0
200076a4:	60da      	str	r2, [r3, #12]
200076a6:	611a      	str	r2, [r3, #16]
200076a8:	4618      	mov	r0, r3
200076aa:	bd70      	pop	{r4, r5, r6, pc}
200076ac:	2010      	movs	r0, #16
200076ae:	f7fb fe7d 	bl	200033ac <malloc>
200076b2:	2300      	movs	r3, #0
200076b4:	4604      	mov	r4, r0
200076b6:	6270      	str	r0, [r6, #36]	; 0x24
200076b8:	60c3      	str	r3, [r0, #12]
200076ba:	6043      	str	r3, [r0, #4]
200076bc:	6083      	str	r3, [r0, #8]
200076be:	6003      	str	r3, [r0, #0]
200076c0:	2210      	movs	r2, #16
200076c2:	4630      	mov	r0, r6
200076c4:	2104      	movs	r1, #4
200076c6:	f000 fe13 	bl	200082f0 <_calloc_r>
200076ca:	6a73      	ldr	r3, [r6, #36]	; 0x24
200076cc:	60e0      	str	r0, [r4, #12]
200076ce:	68da      	ldr	r2, [r3, #12]
200076d0:	2a00      	cmp	r2, #0
200076d2:	d1e0      	bne.n	20007696 <_Balloc+0xe>
200076d4:	4613      	mov	r3, r2
200076d6:	e7e7      	b.n	200076a8 <_Balloc+0x20>
200076d8:	2401      	movs	r4, #1
200076da:	4630      	mov	r0, r6
200076dc:	4621      	mov	r1, r4
200076de:	40ac      	lsls	r4, r5
200076e0:	1d62      	adds	r2, r4, #5
200076e2:	0092      	lsls	r2, r2, #2
200076e4:	f000 fe04 	bl	200082f0 <_calloc_r>
200076e8:	4603      	mov	r3, r0
200076ea:	2800      	cmp	r0, #0
200076ec:	d0dc      	beq.n	200076a8 <_Balloc+0x20>
200076ee:	6045      	str	r5, [r0, #4]
200076f0:	6084      	str	r4, [r0, #8]
200076f2:	e7d6      	b.n	200076a2 <_Balloc+0x1a>

200076f4 <__d2b>:
200076f4:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
200076f8:	b083      	sub	sp, #12
200076fa:	2101      	movs	r1, #1
200076fc:	461d      	mov	r5, r3
200076fe:	4614      	mov	r4, r2
20007700:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20007702:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20007704:	f7ff ffc0 	bl	20007688 <_Balloc>
20007708:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
2000770c:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20007710:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20007714:	4615      	mov	r5, r2
20007716:	ea5f 5a12 	movs.w	sl, r2, lsr #20
2000771a:	9300      	str	r3, [sp, #0]
2000771c:	bf1c      	itt	ne
2000771e:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
20007722:	9300      	strne	r3, [sp, #0]
20007724:	4680      	mov	r8, r0
20007726:	2c00      	cmp	r4, #0
20007728:	d023      	beq.n	20007772 <__d2b+0x7e>
2000772a:	a802      	add	r0, sp, #8
2000772c:	f840 4d04 	str.w	r4, [r0, #-4]!
20007730:	f7ff fe22 	bl	20007378 <__lo0bits>
20007734:	4603      	mov	r3, r0
20007736:	2800      	cmp	r0, #0
20007738:	d137      	bne.n	200077aa <__d2b+0xb6>
2000773a:	9901      	ldr	r1, [sp, #4]
2000773c:	9a00      	ldr	r2, [sp, #0]
2000773e:	f8c8 1014 	str.w	r1, [r8, #20]
20007742:	2a00      	cmp	r2, #0
20007744:	bf14      	ite	ne
20007746:	2402      	movne	r4, #2
20007748:	2401      	moveq	r4, #1
2000774a:	f8c8 2018 	str.w	r2, [r8, #24]
2000774e:	f8c8 4010 	str.w	r4, [r8, #16]
20007752:	f1ba 0f00 	cmp.w	sl, #0
20007756:	d01b      	beq.n	20007790 <__d2b+0x9c>
20007758:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
2000775c:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20007760:	f1aa 0a03 	sub.w	sl, sl, #3
20007764:	4453      	add	r3, sl
20007766:	603b      	str	r3, [r7, #0]
20007768:	6032      	str	r2, [r6, #0]
2000776a:	4640      	mov	r0, r8
2000776c:	b003      	add	sp, #12
2000776e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20007772:	4668      	mov	r0, sp
20007774:	f7ff fe00 	bl	20007378 <__lo0bits>
20007778:	2301      	movs	r3, #1
2000777a:	461c      	mov	r4, r3
2000777c:	f8c8 3010 	str.w	r3, [r8, #16]
20007780:	9b00      	ldr	r3, [sp, #0]
20007782:	f8c8 3014 	str.w	r3, [r8, #20]
20007786:	f100 0320 	add.w	r3, r0, #32
2000778a:	f1ba 0f00 	cmp.w	sl, #0
2000778e:	d1e3      	bne.n	20007758 <__d2b+0x64>
20007790:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20007794:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20007798:	3b02      	subs	r3, #2
2000779a:	603b      	str	r3, [r7, #0]
2000779c:	6910      	ldr	r0, [r2, #16]
2000779e:	f7ff fdcb 	bl	20007338 <__hi0bits>
200077a2:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
200077a6:	6030      	str	r0, [r6, #0]
200077a8:	e7df      	b.n	2000776a <__d2b+0x76>
200077aa:	9a00      	ldr	r2, [sp, #0]
200077ac:	f1c0 0120 	rsb	r1, r0, #32
200077b0:	fa12 f101 	lsls.w	r1, r2, r1
200077b4:	40c2      	lsrs	r2, r0
200077b6:	9801      	ldr	r0, [sp, #4]
200077b8:	4301      	orrs	r1, r0
200077ba:	f8c8 1014 	str.w	r1, [r8, #20]
200077be:	9200      	str	r2, [sp, #0]
200077c0:	e7bf      	b.n	20007742 <__d2b+0x4e>
200077c2:	bf00      	nop

200077c4 <__mdiff>:
200077c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
200077c8:	6913      	ldr	r3, [r2, #16]
200077ca:	690f      	ldr	r7, [r1, #16]
200077cc:	460c      	mov	r4, r1
200077ce:	4615      	mov	r5, r2
200077d0:	1aff      	subs	r7, r7, r3
200077d2:	2f00      	cmp	r7, #0
200077d4:	d04f      	beq.n	20007876 <__mdiff+0xb2>
200077d6:	db6a      	blt.n	200078ae <__mdiff+0xea>
200077d8:	2700      	movs	r7, #0
200077da:	f101 0614 	add.w	r6, r1, #20
200077de:	6861      	ldr	r1, [r4, #4]
200077e0:	f7ff ff52 	bl	20007688 <_Balloc>
200077e4:	f8d5 8010 	ldr.w	r8, [r5, #16]
200077e8:	f8d4 c010 	ldr.w	ip, [r4, #16]
200077ec:	f105 0114 	add.w	r1, r5, #20
200077f0:	2200      	movs	r2, #0
200077f2:	eb05 0588 	add.w	r5, r5, r8, lsl #2
200077f6:	eb04 048c 	add.w	r4, r4, ip, lsl #2
200077fa:	f105 0814 	add.w	r8, r5, #20
200077fe:	3414      	adds	r4, #20
20007800:	f100 0314 	add.w	r3, r0, #20
20007804:	60c7      	str	r7, [r0, #12]
20007806:	f851 7b04 	ldr.w	r7, [r1], #4
2000780a:	f856 5b04 	ldr.w	r5, [r6], #4
2000780e:	46bb      	mov	fp, r7
20007810:	fa1f fa87 	uxth.w	sl, r7
20007814:	0c3f      	lsrs	r7, r7, #16
20007816:	fa1f f985 	uxth.w	r9, r5
2000781a:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
2000781e:	ebca 0a09 	rsb	sl, sl, r9
20007822:	4452      	add	r2, sl
20007824:	eb07 4722 	add.w	r7, r7, r2, asr #16
20007828:	b292      	uxth	r2, r2
2000782a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
2000782e:	f843 2b04 	str.w	r2, [r3], #4
20007832:	143a      	asrs	r2, r7, #16
20007834:	4588      	cmp	r8, r1
20007836:	d8e6      	bhi.n	20007806 <__mdiff+0x42>
20007838:	42a6      	cmp	r6, r4
2000783a:	d20e      	bcs.n	2000785a <__mdiff+0x96>
2000783c:	f856 1b04 	ldr.w	r1, [r6], #4
20007840:	b28d      	uxth	r5, r1
20007842:	0c09      	lsrs	r1, r1, #16
20007844:	1952      	adds	r2, r2, r5
20007846:	eb01 4122 	add.w	r1, r1, r2, asr #16
2000784a:	b292      	uxth	r2, r2
2000784c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20007850:	f843 2b04 	str.w	r2, [r3], #4
20007854:	140a      	asrs	r2, r1, #16
20007856:	42b4      	cmp	r4, r6
20007858:	d8f0      	bhi.n	2000783c <__mdiff+0x78>
2000785a:	f853 2c04 	ldr.w	r2, [r3, #-4]
2000785e:	b932      	cbnz	r2, 2000786e <__mdiff+0xaa>
20007860:	f853 2c08 	ldr.w	r2, [r3, #-8]
20007864:	f10c 3cff 	add.w	ip, ip, #4294967295
20007868:	3b04      	subs	r3, #4
2000786a:	2a00      	cmp	r2, #0
2000786c:	d0f8      	beq.n	20007860 <__mdiff+0x9c>
2000786e:	f8c0 c010 	str.w	ip, [r0, #16]
20007872:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007876:	3304      	adds	r3, #4
20007878:	f101 0614 	add.w	r6, r1, #20
2000787c:	009b      	lsls	r3, r3, #2
2000787e:	18d2      	adds	r2, r2, r3
20007880:	18cb      	adds	r3, r1, r3
20007882:	3304      	adds	r3, #4
20007884:	3204      	adds	r2, #4
20007886:	f853 cc04 	ldr.w	ip, [r3, #-4]
2000788a:	3b04      	subs	r3, #4
2000788c:	f852 1c04 	ldr.w	r1, [r2, #-4]
20007890:	3a04      	subs	r2, #4
20007892:	458c      	cmp	ip, r1
20007894:	d10a      	bne.n	200078ac <__mdiff+0xe8>
20007896:	429e      	cmp	r6, r3
20007898:	d3f5      	bcc.n	20007886 <__mdiff+0xc2>
2000789a:	2100      	movs	r1, #0
2000789c:	f7ff fef4 	bl	20007688 <_Balloc>
200078a0:	2301      	movs	r3, #1
200078a2:	6103      	str	r3, [r0, #16]
200078a4:	2300      	movs	r3, #0
200078a6:	6143      	str	r3, [r0, #20]
200078a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200078ac:	d297      	bcs.n	200077de <__mdiff+0x1a>
200078ae:	4623      	mov	r3, r4
200078b0:	462c      	mov	r4, r5
200078b2:	2701      	movs	r7, #1
200078b4:	461d      	mov	r5, r3
200078b6:	f104 0614 	add.w	r6, r4, #20
200078ba:	e790      	b.n	200077de <__mdiff+0x1a>

200078bc <__lshift>:
200078bc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200078c0:	690d      	ldr	r5, [r1, #16]
200078c2:	688b      	ldr	r3, [r1, #8]
200078c4:	1156      	asrs	r6, r2, #5
200078c6:	3501      	adds	r5, #1
200078c8:	460c      	mov	r4, r1
200078ca:	19ad      	adds	r5, r5, r6
200078cc:	4690      	mov	r8, r2
200078ce:	429d      	cmp	r5, r3
200078d0:	4682      	mov	sl, r0
200078d2:	6849      	ldr	r1, [r1, #4]
200078d4:	dd03      	ble.n	200078de <__lshift+0x22>
200078d6:	005b      	lsls	r3, r3, #1
200078d8:	3101      	adds	r1, #1
200078da:	429d      	cmp	r5, r3
200078dc:	dcfb      	bgt.n	200078d6 <__lshift+0x1a>
200078de:	4650      	mov	r0, sl
200078e0:	f7ff fed2 	bl	20007688 <_Balloc>
200078e4:	2e00      	cmp	r6, #0
200078e6:	4607      	mov	r7, r0
200078e8:	f100 0214 	add.w	r2, r0, #20
200078ec:	dd0a      	ble.n	20007904 <__lshift+0x48>
200078ee:	2300      	movs	r3, #0
200078f0:	4619      	mov	r1, r3
200078f2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
200078f6:	3301      	adds	r3, #1
200078f8:	42b3      	cmp	r3, r6
200078fa:	d1fa      	bne.n	200078f2 <__lshift+0x36>
200078fc:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20007900:	f103 0214 	add.w	r2, r3, #20
20007904:	6920      	ldr	r0, [r4, #16]
20007906:	f104 0314 	add.w	r3, r4, #20
2000790a:	eb04 0080 	add.w	r0, r4, r0, lsl #2
2000790e:	3014      	adds	r0, #20
20007910:	f018 081f 	ands.w	r8, r8, #31
20007914:	d01b      	beq.n	2000794e <__lshift+0x92>
20007916:	f1c8 0e20 	rsb	lr, r8, #32
2000791a:	2100      	movs	r1, #0
2000791c:	681e      	ldr	r6, [r3, #0]
2000791e:	fa06 fc08 	lsl.w	ip, r6, r8
20007922:	ea41 010c 	orr.w	r1, r1, ip
20007926:	f842 1b04 	str.w	r1, [r2], #4
2000792a:	f853 1b04 	ldr.w	r1, [r3], #4
2000792e:	4298      	cmp	r0, r3
20007930:	fa21 f10e 	lsr.w	r1, r1, lr
20007934:	d8f2      	bhi.n	2000791c <__lshift+0x60>
20007936:	6011      	str	r1, [r2, #0]
20007938:	b101      	cbz	r1, 2000793c <__lshift+0x80>
2000793a:	3501      	adds	r5, #1
2000793c:	4650      	mov	r0, sl
2000793e:	3d01      	subs	r5, #1
20007940:	4621      	mov	r1, r4
20007942:	613d      	str	r5, [r7, #16]
20007944:	f7ff fe84 	bl	20007650 <_Bfree>
20007948:	4638      	mov	r0, r7
2000794a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000794e:	f853 1008 	ldr.w	r1, [r3, r8]
20007952:	f842 1008 	str.w	r1, [r2, r8]
20007956:	f108 0804 	add.w	r8, r8, #4
2000795a:	eb08 0103 	add.w	r1, r8, r3
2000795e:	4288      	cmp	r0, r1
20007960:	d9ec      	bls.n	2000793c <__lshift+0x80>
20007962:	f853 1008 	ldr.w	r1, [r3, r8]
20007966:	f842 1008 	str.w	r1, [r2, r8]
2000796a:	f108 0804 	add.w	r8, r8, #4
2000796e:	eb08 0103 	add.w	r1, r8, r3
20007972:	4288      	cmp	r0, r1
20007974:	d8eb      	bhi.n	2000794e <__lshift+0x92>
20007976:	e7e1      	b.n	2000793c <__lshift+0x80>

20007978 <__multiply>:
20007978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000797c:	f8d1 8010 	ldr.w	r8, [r1, #16]
20007980:	6917      	ldr	r7, [r2, #16]
20007982:	460d      	mov	r5, r1
20007984:	4616      	mov	r6, r2
20007986:	b087      	sub	sp, #28
20007988:	45b8      	cmp	r8, r7
2000798a:	bfb5      	itete	lt
2000798c:	4615      	movlt	r5, r2
2000798e:	463b      	movge	r3, r7
20007990:	460b      	movlt	r3, r1
20007992:	4647      	movge	r7, r8
20007994:	bfb4      	ite	lt
20007996:	461e      	movlt	r6, r3
20007998:	4698      	movge	r8, r3
2000799a:	68ab      	ldr	r3, [r5, #8]
2000799c:	eb08 0407 	add.w	r4, r8, r7
200079a0:	6869      	ldr	r1, [r5, #4]
200079a2:	429c      	cmp	r4, r3
200079a4:	bfc8      	it	gt
200079a6:	3101      	addgt	r1, #1
200079a8:	f7ff fe6e 	bl	20007688 <_Balloc>
200079ac:	eb00 0384 	add.w	r3, r0, r4, lsl #2
200079b0:	f100 0b14 	add.w	fp, r0, #20
200079b4:	3314      	adds	r3, #20
200079b6:	9003      	str	r0, [sp, #12]
200079b8:	459b      	cmp	fp, r3
200079ba:	9304      	str	r3, [sp, #16]
200079bc:	d206      	bcs.n	200079cc <__multiply+0x54>
200079be:	9904      	ldr	r1, [sp, #16]
200079c0:	465b      	mov	r3, fp
200079c2:	2200      	movs	r2, #0
200079c4:	f843 2b04 	str.w	r2, [r3], #4
200079c8:	4299      	cmp	r1, r3
200079ca:	d8fb      	bhi.n	200079c4 <__multiply+0x4c>
200079cc:	eb06 0888 	add.w	r8, r6, r8, lsl #2
200079d0:	f106 0914 	add.w	r9, r6, #20
200079d4:	f108 0814 	add.w	r8, r8, #20
200079d8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
200079dc:	3514      	adds	r5, #20
200079de:	45c1      	cmp	r9, r8
200079e0:	f8cd 8004 	str.w	r8, [sp, #4]
200079e4:	f10c 0c14 	add.w	ip, ip, #20
200079e8:	9502      	str	r5, [sp, #8]
200079ea:	d24b      	bcs.n	20007a84 <__multiply+0x10c>
200079ec:	f04f 0a00 	mov.w	sl, #0
200079f0:	9405      	str	r4, [sp, #20]
200079f2:	f859 400a 	ldr.w	r4, [r9, sl]
200079f6:	eb0a 080b 	add.w	r8, sl, fp
200079fa:	b2a0      	uxth	r0, r4
200079fc:	b1d8      	cbz	r0, 20007a36 <__multiply+0xbe>
200079fe:	9a02      	ldr	r2, [sp, #8]
20007a00:	4643      	mov	r3, r8
20007a02:	2400      	movs	r4, #0
20007a04:	f852 5b04 	ldr.w	r5, [r2], #4
20007a08:	6819      	ldr	r1, [r3, #0]
20007a0a:	b2af      	uxth	r7, r5
20007a0c:	0c2d      	lsrs	r5, r5, #16
20007a0e:	b28e      	uxth	r6, r1
20007a10:	0c09      	lsrs	r1, r1, #16
20007a12:	fb00 6607 	mla	r6, r0, r7, r6
20007a16:	fb00 1105 	mla	r1, r0, r5, r1
20007a1a:	1936      	adds	r6, r6, r4
20007a1c:	eb01 4116 	add.w	r1, r1, r6, lsr #16
20007a20:	b2b6      	uxth	r6, r6
20007a22:	0c0c      	lsrs	r4, r1, #16
20007a24:	4594      	cmp	ip, r2
20007a26:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
20007a2a:	f843 6b04 	str.w	r6, [r3], #4
20007a2e:	d8e9      	bhi.n	20007a04 <__multiply+0x8c>
20007a30:	601c      	str	r4, [r3, #0]
20007a32:	f859 400a 	ldr.w	r4, [r9, sl]
20007a36:	0c24      	lsrs	r4, r4, #16
20007a38:	d01c      	beq.n	20007a74 <__multiply+0xfc>
20007a3a:	f85b 200a 	ldr.w	r2, [fp, sl]
20007a3e:	4641      	mov	r1, r8
20007a40:	9b02      	ldr	r3, [sp, #8]
20007a42:	2500      	movs	r5, #0
20007a44:	4610      	mov	r0, r2
20007a46:	881e      	ldrh	r6, [r3, #0]
20007a48:	b297      	uxth	r7, r2
20007a4a:	fb06 5504 	mla	r5, r6, r4, r5
20007a4e:	eb05 4510 	add.w	r5, r5, r0, lsr #16
20007a52:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
20007a56:	600f      	str	r7, [r1, #0]
20007a58:	f851 0f04 	ldr.w	r0, [r1, #4]!
20007a5c:	f853 2b04 	ldr.w	r2, [r3], #4
20007a60:	b286      	uxth	r6, r0
20007a62:	0c12      	lsrs	r2, r2, #16
20007a64:	fb02 6204 	mla	r2, r2, r4, r6
20007a68:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20007a6c:	0c15      	lsrs	r5, r2, #16
20007a6e:	459c      	cmp	ip, r3
20007a70:	d8e9      	bhi.n	20007a46 <__multiply+0xce>
20007a72:	600a      	str	r2, [r1, #0]
20007a74:	f10a 0a04 	add.w	sl, sl, #4
20007a78:	9a01      	ldr	r2, [sp, #4]
20007a7a:	eb0a 0309 	add.w	r3, sl, r9
20007a7e:	429a      	cmp	r2, r3
20007a80:	d8b7      	bhi.n	200079f2 <__multiply+0x7a>
20007a82:	9c05      	ldr	r4, [sp, #20]
20007a84:	2c00      	cmp	r4, #0
20007a86:	dd0b      	ble.n	20007aa0 <__multiply+0x128>
20007a88:	9a04      	ldr	r2, [sp, #16]
20007a8a:	f852 3c04 	ldr.w	r3, [r2, #-4]
20007a8e:	b93b      	cbnz	r3, 20007aa0 <__multiply+0x128>
20007a90:	4613      	mov	r3, r2
20007a92:	e003      	b.n	20007a9c <__multiply+0x124>
20007a94:	f853 2c08 	ldr.w	r2, [r3, #-8]
20007a98:	3b04      	subs	r3, #4
20007a9a:	b90a      	cbnz	r2, 20007aa0 <__multiply+0x128>
20007a9c:	3c01      	subs	r4, #1
20007a9e:	d1f9      	bne.n	20007a94 <__multiply+0x11c>
20007aa0:	9b03      	ldr	r3, [sp, #12]
20007aa2:	4618      	mov	r0, r3
20007aa4:	611c      	str	r4, [r3, #16]
20007aa6:	b007      	add	sp, #28
20007aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20007aac <__i2b>:
20007aac:	b510      	push	{r4, lr}
20007aae:	460c      	mov	r4, r1
20007ab0:	2101      	movs	r1, #1
20007ab2:	f7ff fde9 	bl	20007688 <_Balloc>
20007ab6:	2201      	movs	r2, #1
20007ab8:	6144      	str	r4, [r0, #20]
20007aba:	6102      	str	r2, [r0, #16]
20007abc:	bd10      	pop	{r4, pc}
20007abe:	bf00      	nop

20007ac0 <__multadd>:
20007ac0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20007ac4:	460d      	mov	r5, r1
20007ac6:	2100      	movs	r1, #0
20007ac8:	4606      	mov	r6, r0
20007aca:	692c      	ldr	r4, [r5, #16]
20007acc:	b083      	sub	sp, #12
20007ace:	f105 0814 	add.w	r8, r5, #20
20007ad2:	4608      	mov	r0, r1
20007ad4:	f858 7001 	ldr.w	r7, [r8, r1]
20007ad8:	3001      	adds	r0, #1
20007ada:	fa1f fa87 	uxth.w	sl, r7
20007ade:	ea4f 4c17 	mov.w	ip, r7, lsr #16
20007ae2:	fb0a 3302 	mla	r3, sl, r2, r3
20007ae6:	fb0c fc02 	mul.w	ip, ip, r2
20007aea:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
20007aee:	b29b      	uxth	r3, r3
20007af0:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20007af4:	f848 3001 	str.w	r3, [r8, r1]
20007af8:	3104      	adds	r1, #4
20007afa:	4284      	cmp	r4, r0
20007afc:	ea4f 431c 	mov.w	r3, ip, lsr #16
20007b00:	dce8      	bgt.n	20007ad4 <__multadd+0x14>
20007b02:	b13b      	cbz	r3, 20007b14 <__multadd+0x54>
20007b04:	68aa      	ldr	r2, [r5, #8]
20007b06:	4294      	cmp	r4, r2
20007b08:	da08      	bge.n	20007b1c <__multadd+0x5c>
20007b0a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
20007b0e:	3401      	adds	r4, #1
20007b10:	612c      	str	r4, [r5, #16]
20007b12:	6153      	str	r3, [r2, #20]
20007b14:	4628      	mov	r0, r5
20007b16:	b003      	add	sp, #12
20007b18:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20007b1c:	6869      	ldr	r1, [r5, #4]
20007b1e:	4630      	mov	r0, r6
20007b20:	9301      	str	r3, [sp, #4]
20007b22:	3101      	adds	r1, #1
20007b24:	f7ff fdb0 	bl	20007688 <_Balloc>
20007b28:	692a      	ldr	r2, [r5, #16]
20007b2a:	f105 010c 	add.w	r1, r5, #12
20007b2e:	3202      	adds	r2, #2
20007b30:	0092      	lsls	r2, r2, #2
20007b32:	4607      	mov	r7, r0
20007b34:	300c      	adds	r0, #12
20007b36:	f7fb ff13 	bl	20003960 <memcpy>
20007b3a:	4629      	mov	r1, r5
20007b3c:	4630      	mov	r0, r6
20007b3e:	463d      	mov	r5, r7
20007b40:	f7ff fd86 	bl	20007650 <_Bfree>
20007b44:	9b01      	ldr	r3, [sp, #4]
20007b46:	e7e0      	b.n	20007b0a <__multadd+0x4a>

20007b48 <__pow5mult>:
20007b48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007b4c:	4615      	mov	r5, r2
20007b4e:	f012 0203 	ands.w	r2, r2, #3
20007b52:	4604      	mov	r4, r0
20007b54:	4688      	mov	r8, r1
20007b56:	d12c      	bne.n	20007bb2 <__pow5mult+0x6a>
20007b58:	10ad      	asrs	r5, r5, #2
20007b5a:	d01e      	beq.n	20007b9a <__pow5mult+0x52>
20007b5c:	6a66      	ldr	r6, [r4, #36]	; 0x24
20007b5e:	2e00      	cmp	r6, #0
20007b60:	d034      	beq.n	20007bcc <__pow5mult+0x84>
20007b62:	68b7      	ldr	r7, [r6, #8]
20007b64:	2f00      	cmp	r7, #0
20007b66:	d03b      	beq.n	20007be0 <__pow5mult+0x98>
20007b68:	f015 0f01 	tst.w	r5, #1
20007b6c:	d108      	bne.n	20007b80 <__pow5mult+0x38>
20007b6e:	106d      	asrs	r5, r5, #1
20007b70:	d013      	beq.n	20007b9a <__pow5mult+0x52>
20007b72:	683e      	ldr	r6, [r7, #0]
20007b74:	b1a6      	cbz	r6, 20007ba0 <__pow5mult+0x58>
20007b76:	4630      	mov	r0, r6
20007b78:	4607      	mov	r7, r0
20007b7a:	f015 0f01 	tst.w	r5, #1
20007b7e:	d0f6      	beq.n	20007b6e <__pow5mult+0x26>
20007b80:	4641      	mov	r1, r8
20007b82:	463a      	mov	r2, r7
20007b84:	4620      	mov	r0, r4
20007b86:	f7ff fef7 	bl	20007978 <__multiply>
20007b8a:	4641      	mov	r1, r8
20007b8c:	4606      	mov	r6, r0
20007b8e:	4620      	mov	r0, r4
20007b90:	f7ff fd5e 	bl	20007650 <_Bfree>
20007b94:	106d      	asrs	r5, r5, #1
20007b96:	46b0      	mov	r8, r6
20007b98:	d1eb      	bne.n	20007b72 <__pow5mult+0x2a>
20007b9a:	4640      	mov	r0, r8
20007b9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007ba0:	4639      	mov	r1, r7
20007ba2:	463a      	mov	r2, r7
20007ba4:	4620      	mov	r0, r4
20007ba6:	f7ff fee7 	bl	20007978 <__multiply>
20007baa:	6038      	str	r0, [r7, #0]
20007bac:	4607      	mov	r7, r0
20007bae:	6006      	str	r6, [r0, #0]
20007bb0:	e7e3      	b.n	20007b7a <__pow5mult+0x32>
20007bb2:	f249 4c18 	movw	ip, #37912	; 0x9418
20007bb6:	2300      	movs	r3, #0
20007bb8:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20007bbc:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
20007bc0:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20007bc4:	f7ff ff7c 	bl	20007ac0 <__multadd>
20007bc8:	4680      	mov	r8, r0
20007bca:	e7c5      	b.n	20007b58 <__pow5mult+0x10>
20007bcc:	2010      	movs	r0, #16
20007bce:	f7fb fbed 	bl	200033ac <malloc>
20007bd2:	2300      	movs	r3, #0
20007bd4:	4606      	mov	r6, r0
20007bd6:	6260      	str	r0, [r4, #36]	; 0x24
20007bd8:	60c3      	str	r3, [r0, #12]
20007bda:	6043      	str	r3, [r0, #4]
20007bdc:	6083      	str	r3, [r0, #8]
20007bde:	6003      	str	r3, [r0, #0]
20007be0:	4620      	mov	r0, r4
20007be2:	f240 2171 	movw	r1, #625	; 0x271
20007be6:	f7ff ff61 	bl	20007aac <__i2b>
20007bea:	2300      	movs	r3, #0
20007bec:	60b0      	str	r0, [r6, #8]
20007bee:	4607      	mov	r7, r0
20007bf0:	6003      	str	r3, [r0, #0]
20007bf2:	e7b9      	b.n	20007b68 <__pow5mult+0x20>

20007bf4 <__s2b>:
20007bf4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007bf8:	461e      	mov	r6, r3
20007bfa:	f648 6339 	movw	r3, #36409	; 0x8e39
20007bfe:	f106 0c08 	add.w	ip, r6, #8
20007c02:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20007c06:	4688      	mov	r8, r1
20007c08:	4605      	mov	r5, r0
20007c0a:	4617      	mov	r7, r2
20007c0c:	fb83 130c 	smull	r1, r3, r3, ip
20007c10:	ea4f 7cec 	mov.w	ip, ip, asr #31
20007c14:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
20007c18:	f1bc 0f01 	cmp.w	ip, #1
20007c1c:	dd35      	ble.n	20007c8a <__s2b+0x96>
20007c1e:	2100      	movs	r1, #0
20007c20:	2201      	movs	r2, #1
20007c22:	0052      	lsls	r2, r2, #1
20007c24:	3101      	adds	r1, #1
20007c26:	4594      	cmp	ip, r2
20007c28:	dcfb      	bgt.n	20007c22 <__s2b+0x2e>
20007c2a:	4628      	mov	r0, r5
20007c2c:	f7ff fd2c 	bl	20007688 <_Balloc>
20007c30:	9b08      	ldr	r3, [sp, #32]
20007c32:	6143      	str	r3, [r0, #20]
20007c34:	2301      	movs	r3, #1
20007c36:	2f09      	cmp	r7, #9
20007c38:	6103      	str	r3, [r0, #16]
20007c3a:	dd22      	ble.n	20007c82 <__s2b+0x8e>
20007c3c:	f108 0a09 	add.w	sl, r8, #9
20007c40:	2409      	movs	r4, #9
20007c42:	f818 3004 	ldrb.w	r3, [r8, r4]
20007c46:	4601      	mov	r1, r0
20007c48:	220a      	movs	r2, #10
20007c4a:	3401      	adds	r4, #1
20007c4c:	3b30      	subs	r3, #48	; 0x30
20007c4e:	4628      	mov	r0, r5
20007c50:	f7ff ff36 	bl	20007ac0 <__multadd>
20007c54:	42a7      	cmp	r7, r4
20007c56:	dcf4      	bgt.n	20007c42 <__s2b+0x4e>
20007c58:	eb0a 0807 	add.w	r8, sl, r7
20007c5c:	f1a8 0808 	sub.w	r8, r8, #8
20007c60:	42be      	cmp	r6, r7
20007c62:	dd0c      	ble.n	20007c7e <__s2b+0x8a>
20007c64:	2400      	movs	r4, #0
20007c66:	f818 3004 	ldrb.w	r3, [r8, r4]
20007c6a:	4601      	mov	r1, r0
20007c6c:	3401      	adds	r4, #1
20007c6e:	220a      	movs	r2, #10
20007c70:	3b30      	subs	r3, #48	; 0x30
20007c72:	4628      	mov	r0, r5
20007c74:	f7ff ff24 	bl	20007ac0 <__multadd>
20007c78:	19e3      	adds	r3, r4, r7
20007c7a:	429e      	cmp	r6, r3
20007c7c:	dcf3      	bgt.n	20007c66 <__s2b+0x72>
20007c7e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007c82:	f108 080a 	add.w	r8, r8, #10
20007c86:	2709      	movs	r7, #9
20007c88:	e7ea      	b.n	20007c60 <__s2b+0x6c>
20007c8a:	2100      	movs	r1, #0
20007c8c:	e7cd      	b.n	20007c2a <__s2b+0x36>
20007c8e:	bf00      	nop

20007c90 <_realloc_r>:
20007c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007c94:	4691      	mov	r9, r2
20007c96:	b083      	sub	sp, #12
20007c98:	4607      	mov	r7, r0
20007c9a:	460e      	mov	r6, r1
20007c9c:	2900      	cmp	r1, #0
20007c9e:	f000 813a 	beq.w	20007f16 <_realloc_r+0x286>
20007ca2:	f1a1 0808 	sub.w	r8, r1, #8
20007ca6:	f109 040b 	add.w	r4, r9, #11
20007caa:	f7fb ff8b 	bl	20003bc4 <__malloc_lock>
20007cae:	2c16      	cmp	r4, #22
20007cb0:	f8d8 1004 	ldr.w	r1, [r8, #4]
20007cb4:	460b      	mov	r3, r1
20007cb6:	f200 80a0 	bhi.w	20007dfa <_realloc_r+0x16a>
20007cba:	2210      	movs	r2, #16
20007cbc:	2500      	movs	r5, #0
20007cbe:	4614      	mov	r4, r2
20007cc0:	454c      	cmp	r4, r9
20007cc2:	bf38      	it	cc
20007cc4:	f045 0501 	orrcc.w	r5, r5, #1
20007cc8:	2d00      	cmp	r5, #0
20007cca:	f040 812a 	bne.w	20007f22 <_realloc_r+0x292>
20007cce:	f021 0a03 	bic.w	sl, r1, #3
20007cd2:	4592      	cmp	sl, r2
20007cd4:	bfa2      	ittt	ge
20007cd6:	4640      	movge	r0, r8
20007cd8:	4655      	movge	r5, sl
20007cda:	f108 0808 	addge.w	r8, r8, #8
20007cde:	da75      	bge.n	20007dcc <_realloc_r+0x13c>
20007ce0:	f249 6388 	movw	r3, #38536	; 0x9688
20007ce4:	eb08 000a 	add.w	r0, r8, sl
20007ce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007cec:	f8d3 e008 	ldr.w	lr, [r3, #8]
20007cf0:	4586      	cmp	lr, r0
20007cf2:	f000 811a 	beq.w	20007f2a <_realloc_r+0x29a>
20007cf6:	f8d0 c004 	ldr.w	ip, [r0, #4]
20007cfa:	f02c 0b01 	bic.w	fp, ip, #1
20007cfe:	4483      	add	fp, r0
20007d00:	f8db b004 	ldr.w	fp, [fp, #4]
20007d04:	f01b 0f01 	tst.w	fp, #1
20007d08:	d07c      	beq.n	20007e04 <_realloc_r+0x174>
20007d0a:	46ac      	mov	ip, r5
20007d0c:	4628      	mov	r0, r5
20007d0e:	f011 0f01 	tst.w	r1, #1
20007d12:	f040 809b 	bne.w	20007e4c <_realloc_r+0x1bc>
20007d16:	f856 1c08 	ldr.w	r1, [r6, #-8]
20007d1a:	ebc1 0b08 	rsb	fp, r1, r8
20007d1e:	f8db 5004 	ldr.w	r5, [fp, #4]
20007d22:	f025 0503 	bic.w	r5, r5, #3
20007d26:	2800      	cmp	r0, #0
20007d28:	f000 80dd 	beq.w	20007ee6 <_realloc_r+0x256>
20007d2c:	4570      	cmp	r0, lr
20007d2e:	f000 811f 	beq.w	20007f70 <_realloc_r+0x2e0>
20007d32:	eb05 030a 	add.w	r3, r5, sl
20007d36:	eb0c 0503 	add.w	r5, ip, r3
20007d3a:	4295      	cmp	r5, r2
20007d3c:	bfb8      	it	lt
20007d3e:	461d      	movlt	r5, r3
20007d40:	f2c0 80d2 	blt.w	20007ee8 <_realloc_r+0x258>
20007d44:	6881      	ldr	r1, [r0, #8]
20007d46:	465b      	mov	r3, fp
20007d48:	68c0      	ldr	r0, [r0, #12]
20007d4a:	f1aa 0204 	sub.w	r2, sl, #4
20007d4e:	2a24      	cmp	r2, #36	; 0x24
20007d50:	6081      	str	r1, [r0, #8]
20007d52:	60c8      	str	r0, [r1, #12]
20007d54:	f853 1f08 	ldr.w	r1, [r3, #8]!
20007d58:	f8db 000c 	ldr.w	r0, [fp, #12]
20007d5c:	6081      	str	r1, [r0, #8]
20007d5e:	60c8      	str	r0, [r1, #12]
20007d60:	f200 80d0 	bhi.w	20007f04 <_realloc_r+0x274>
20007d64:	2a13      	cmp	r2, #19
20007d66:	469c      	mov	ip, r3
20007d68:	d921      	bls.n	20007dae <_realloc_r+0x11e>
20007d6a:	4631      	mov	r1, r6
20007d6c:	f10b 0c10 	add.w	ip, fp, #16
20007d70:	f851 0b04 	ldr.w	r0, [r1], #4
20007d74:	f8cb 0008 	str.w	r0, [fp, #8]
20007d78:	6870      	ldr	r0, [r6, #4]
20007d7a:	1d0e      	adds	r6, r1, #4
20007d7c:	2a1b      	cmp	r2, #27
20007d7e:	f8cb 000c 	str.w	r0, [fp, #12]
20007d82:	d914      	bls.n	20007dae <_realloc_r+0x11e>
20007d84:	6848      	ldr	r0, [r1, #4]
20007d86:	1d31      	adds	r1, r6, #4
20007d88:	f10b 0c18 	add.w	ip, fp, #24
20007d8c:	f8cb 0010 	str.w	r0, [fp, #16]
20007d90:	6870      	ldr	r0, [r6, #4]
20007d92:	1d0e      	adds	r6, r1, #4
20007d94:	2a24      	cmp	r2, #36	; 0x24
20007d96:	f8cb 0014 	str.w	r0, [fp, #20]
20007d9a:	d108      	bne.n	20007dae <_realloc_r+0x11e>
20007d9c:	684a      	ldr	r2, [r1, #4]
20007d9e:	f10b 0c20 	add.w	ip, fp, #32
20007da2:	f8cb 2018 	str.w	r2, [fp, #24]
20007da6:	6872      	ldr	r2, [r6, #4]
20007da8:	3608      	adds	r6, #8
20007daa:	f8cb 201c 	str.w	r2, [fp, #28]
20007dae:	4631      	mov	r1, r6
20007db0:	4698      	mov	r8, r3
20007db2:	4662      	mov	r2, ip
20007db4:	4658      	mov	r0, fp
20007db6:	f851 3b04 	ldr.w	r3, [r1], #4
20007dba:	f842 3b04 	str.w	r3, [r2], #4
20007dbe:	6873      	ldr	r3, [r6, #4]
20007dc0:	f8cc 3004 	str.w	r3, [ip, #4]
20007dc4:	684b      	ldr	r3, [r1, #4]
20007dc6:	6053      	str	r3, [r2, #4]
20007dc8:	f8db 3004 	ldr.w	r3, [fp, #4]
20007dcc:	ebc4 0c05 	rsb	ip, r4, r5
20007dd0:	f1bc 0f0f 	cmp.w	ip, #15
20007dd4:	d826      	bhi.n	20007e24 <_realloc_r+0x194>
20007dd6:	1942      	adds	r2, r0, r5
20007dd8:	f003 0301 	and.w	r3, r3, #1
20007ddc:	ea43 0505 	orr.w	r5, r3, r5
20007de0:	6045      	str	r5, [r0, #4]
20007de2:	6853      	ldr	r3, [r2, #4]
20007de4:	f043 0301 	orr.w	r3, r3, #1
20007de8:	6053      	str	r3, [r2, #4]
20007dea:	4638      	mov	r0, r7
20007dec:	4645      	mov	r5, r8
20007dee:	f7fb feeb 	bl	20003bc8 <__malloc_unlock>
20007df2:	4628      	mov	r0, r5
20007df4:	b003      	add	sp, #12
20007df6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007dfa:	f024 0407 	bic.w	r4, r4, #7
20007dfe:	4622      	mov	r2, r4
20007e00:	0fe5      	lsrs	r5, r4, #31
20007e02:	e75d      	b.n	20007cc0 <_realloc_r+0x30>
20007e04:	f02c 0c03 	bic.w	ip, ip, #3
20007e08:	eb0c 050a 	add.w	r5, ip, sl
20007e0c:	4295      	cmp	r5, r2
20007e0e:	f6ff af7e 	blt.w	20007d0e <_realloc_r+0x7e>
20007e12:	6882      	ldr	r2, [r0, #8]
20007e14:	460b      	mov	r3, r1
20007e16:	68c1      	ldr	r1, [r0, #12]
20007e18:	4640      	mov	r0, r8
20007e1a:	f108 0808 	add.w	r8, r8, #8
20007e1e:	608a      	str	r2, [r1, #8]
20007e20:	60d1      	str	r1, [r2, #12]
20007e22:	e7d3      	b.n	20007dcc <_realloc_r+0x13c>
20007e24:	1901      	adds	r1, r0, r4
20007e26:	f003 0301 	and.w	r3, r3, #1
20007e2a:	eb01 020c 	add.w	r2, r1, ip
20007e2e:	ea43 0404 	orr.w	r4, r3, r4
20007e32:	f04c 0301 	orr.w	r3, ip, #1
20007e36:	6044      	str	r4, [r0, #4]
20007e38:	604b      	str	r3, [r1, #4]
20007e3a:	4638      	mov	r0, r7
20007e3c:	6853      	ldr	r3, [r2, #4]
20007e3e:	3108      	adds	r1, #8
20007e40:	f043 0301 	orr.w	r3, r3, #1
20007e44:	6053      	str	r3, [r2, #4]
20007e46:	f7fe fe6f 	bl	20006b28 <_free_r>
20007e4a:	e7ce      	b.n	20007dea <_realloc_r+0x15a>
20007e4c:	4649      	mov	r1, r9
20007e4e:	4638      	mov	r0, r7
20007e50:	f7fb fab4 	bl	200033bc <_malloc_r>
20007e54:	4605      	mov	r5, r0
20007e56:	2800      	cmp	r0, #0
20007e58:	d041      	beq.n	20007ede <_realloc_r+0x24e>
20007e5a:	f8d8 3004 	ldr.w	r3, [r8, #4]
20007e5e:	f1a0 0208 	sub.w	r2, r0, #8
20007e62:	f023 0101 	bic.w	r1, r3, #1
20007e66:	4441      	add	r1, r8
20007e68:	428a      	cmp	r2, r1
20007e6a:	f000 80d7 	beq.w	2000801c <_realloc_r+0x38c>
20007e6e:	f1aa 0204 	sub.w	r2, sl, #4
20007e72:	4631      	mov	r1, r6
20007e74:	2a24      	cmp	r2, #36	; 0x24
20007e76:	d878      	bhi.n	20007f6a <_realloc_r+0x2da>
20007e78:	2a13      	cmp	r2, #19
20007e7a:	4603      	mov	r3, r0
20007e7c:	d921      	bls.n	20007ec2 <_realloc_r+0x232>
20007e7e:	4634      	mov	r4, r6
20007e80:	f854 3b04 	ldr.w	r3, [r4], #4
20007e84:	1d21      	adds	r1, r4, #4
20007e86:	f840 3b04 	str.w	r3, [r0], #4
20007e8a:	1d03      	adds	r3, r0, #4
20007e8c:	f8d6 c004 	ldr.w	ip, [r6, #4]
20007e90:	2a1b      	cmp	r2, #27
20007e92:	f8c5 c004 	str.w	ip, [r5, #4]
20007e96:	d914      	bls.n	20007ec2 <_realloc_r+0x232>
20007e98:	f8d4 e004 	ldr.w	lr, [r4, #4]
20007e9c:	1d1c      	adds	r4, r3, #4
20007e9e:	f101 0c04 	add.w	ip, r1, #4
20007ea2:	f8c0 e004 	str.w	lr, [r0, #4]
20007ea6:	6848      	ldr	r0, [r1, #4]
20007ea8:	f10c 0104 	add.w	r1, ip, #4
20007eac:	6058      	str	r0, [r3, #4]
20007eae:	1d23      	adds	r3, r4, #4
20007eb0:	2a24      	cmp	r2, #36	; 0x24
20007eb2:	d106      	bne.n	20007ec2 <_realloc_r+0x232>
20007eb4:	f8dc 2004 	ldr.w	r2, [ip, #4]
20007eb8:	6062      	str	r2, [r4, #4]
20007eba:	684a      	ldr	r2, [r1, #4]
20007ebc:	3108      	adds	r1, #8
20007ebe:	605a      	str	r2, [r3, #4]
20007ec0:	3308      	adds	r3, #8
20007ec2:	4608      	mov	r0, r1
20007ec4:	461a      	mov	r2, r3
20007ec6:	f850 4b04 	ldr.w	r4, [r0], #4
20007eca:	f842 4b04 	str.w	r4, [r2], #4
20007ece:	6849      	ldr	r1, [r1, #4]
20007ed0:	6059      	str	r1, [r3, #4]
20007ed2:	6843      	ldr	r3, [r0, #4]
20007ed4:	6053      	str	r3, [r2, #4]
20007ed6:	4631      	mov	r1, r6
20007ed8:	4638      	mov	r0, r7
20007eda:	f7fe fe25 	bl	20006b28 <_free_r>
20007ede:	4638      	mov	r0, r7
20007ee0:	f7fb fe72 	bl	20003bc8 <__malloc_unlock>
20007ee4:	e785      	b.n	20007df2 <_realloc_r+0x162>
20007ee6:	4455      	add	r5, sl
20007ee8:	4295      	cmp	r5, r2
20007eea:	dbaf      	blt.n	20007e4c <_realloc_r+0x1bc>
20007eec:	465b      	mov	r3, fp
20007eee:	f8db 000c 	ldr.w	r0, [fp, #12]
20007ef2:	f1aa 0204 	sub.w	r2, sl, #4
20007ef6:	f853 1f08 	ldr.w	r1, [r3, #8]!
20007efa:	2a24      	cmp	r2, #36	; 0x24
20007efc:	6081      	str	r1, [r0, #8]
20007efe:	60c8      	str	r0, [r1, #12]
20007f00:	f67f af30 	bls.w	20007d64 <_realloc_r+0xd4>
20007f04:	4618      	mov	r0, r3
20007f06:	4631      	mov	r1, r6
20007f08:	4698      	mov	r8, r3
20007f0a:	f7ff f9b9 	bl	20007280 <memmove>
20007f0e:	4658      	mov	r0, fp
20007f10:	f8db 3004 	ldr.w	r3, [fp, #4]
20007f14:	e75a      	b.n	20007dcc <_realloc_r+0x13c>
20007f16:	4611      	mov	r1, r2
20007f18:	b003      	add	sp, #12
20007f1a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007f1e:	f7fb ba4d 	b.w	200033bc <_malloc_r>
20007f22:	230c      	movs	r3, #12
20007f24:	2500      	movs	r5, #0
20007f26:	603b      	str	r3, [r7, #0]
20007f28:	e763      	b.n	20007df2 <_realloc_r+0x162>
20007f2a:	f8de 5004 	ldr.w	r5, [lr, #4]
20007f2e:	f104 0b10 	add.w	fp, r4, #16
20007f32:	f025 0c03 	bic.w	ip, r5, #3
20007f36:	eb0c 000a 	add.w	r0, ip, sl
20007f3a:	4558      	cmp	r0, fp
20007f3c:	bfb8      	it	lt
20007f3e:	4670      	movlt	r0, lr
20007f40:	f6ff aee5 	blt.w	20007d0e <_realloc_r+0x7e>
20007f44:	eb08 0204 	add.w	r2, r8, r4
20007f48:	1b01      	subs	r1, r0, r4
20007f4a:	f041 0101 	orr.w	r1, r1, #1
20007f4e:	609a      	str	r2, [r3, #8]
20007f50:	6051      	str	r1, [r2, #4]
20007f52:	4638      	mov	r0, r7
20007f54:	f8d8 1004 	ldr.w	r1, [r8, #4]
20007f58:	4635      	mov	r5, r6
20007f5a:	f001 0301 	and.w	r3, r1, #1
20007f5e:	431c      	orrs	r4, r3
20007f60:	f8c8 4004 	str.w	r4, [r8, #4]
20007f64:	f7fb fe30 	bl	20003bc8 <__malloc_unlock>
20007f68:	e743      	b.n	20007df2 <_realloc_r+0x162>
20007f6a:	f7ff f989 	bl	20007280 <memmove>
20007f6e:	e7b2      	b.n	20007ed6 <_realloc_r+0x246>
20007f70:	4455      	add	r5, sl
20007f72:	f104 0110 	add.w	r1, r4, #16
20007f76:	44ac      	add	ip, r5
20007f78:	458c      	cmp	ip, r1
20007f7a:	dbb5      	blt.n	20007ee8 <_realloc_r+0x258>
20007f7c:	465d      	mov	r5, fp
20007f7e:	f8db 000c 	ldr.w	r0, [fp, #12]
20007f82:	f1aa 0204 	sub.w	r2, sl, #4
20007f86:	f855 1f08 	ldr.w	r1, [r5, #8]!
20007f8a:	2a24      	cmp	r2, #36	; 0x24
20007f8c:	6081      	str	r1, [r0, #8]
20007f8e:	60c8      	str	r0, [r1, #12]
20007f90:	d84c      	bhi.n	2000802c <_realloc_r+0x39c>
20007f92:	2a13      	cmp	r2, #19
20007f94:	4628      	mov	r0, r5
20007f96:	d924      	bls.n	20007fe2 <_realloc_r+0x352>
20007f98:	4631      	mov	r1, r6
20007f9a:	f10b 0010 	add.w	r0, fp, #16
20007f9e:	f851 eb04 	ldr.w	lr, [r1], #4
20007fa2:	f8cb e008 	str.w	lr, [fp, #8]
20007fa6:	f8d6 e004 	ldr.w	lr, [r6, #4]
20007faa:	1d0e      	adds	r6, r1, #4
20007fac:	2a1b      	cmp	r2, #27
20007fae:	f8cb e00c 	str.w	lr, [fp, #12]
20007fb2:	d916      	bls.n	20007fe2 <_realloc_r+0x352>
20007fb4:	f8d1 e004 	ldr.w	lr, [r1, #4]
20007fb8:	1d31      	adds	r1, r6, #4
20007fba:	f10b 0018 	add.w	r0, fp, #24
20007fbe:	f8cb e010 	str.w	lr, [fp, #16]
20007fc2:	f8d6 e004 	ldr.w	lr, [r6, #4]
20007fc6:	1d0e      	adds	r6, r1, #4
20007fc8:	2a24      	cmp	r2, #36	; 0x24
20007fca:	f8cb e014 	str.w	lr, [fp, #20]
20007fce:	d108      	bne.n	20007fe2 <_realloc_r+0x352>
20007fd0:	684a      	ldr	r2, [r1, #4]
20007fd2:	f10b 0020 	add.w	r0, fp, #32
20007fd6:	f8cb 2018 	str.w	r2, [fp, #24]
20007fda:	6872      	ldr	r2, [r6, #4]
20007fdc:	3608      	adds	r6, #8
20007fde:	f8cb 201c 	str.w	r2, [fp, #28]
20007fe2:	4631      	mov	r1, r6
20007fe4:	4602      	mov	r2, r0
20007fe6:	f851 eb04 	ldr.w	lr, [r1], #4
20007fea:	f842 eb04 	str.w	lr, [r2], #4
20007fee:	6876      	ldr	r6, [r6, #4]
20007ff0:	6046      	str	r6, [r0, #4]
20007ff2:	6849      	ldr	r1, [r1, #4]
20007ff4:	6051      	str	r1, [r2, #4]
20007ff6:	eb0b 0204 	add.w	r2, fp, r4
20007ffa:	ebc4 010c 	rsb	r1, r4, ip
20007ffe:	f041 0101 	orr.w	r1, r1, #1
20008002:	609a      	str	r2, [r3, #8]
20008004:	6051      	str	r1, [r2, #4]
20008006:	4638      	mov	r0, r7
20008008:	f8db 1004 	ldr.w	r1, [fp, #4]
2000800c:	f001 0301 	and.w	r3, r1, #1
20008010:	431c      	orrs	r4, r3
20008012:	f8cb 4004 	str.w	r4, [fp, #4]
20008016:	f7fb fdd7 	bl	20003bc8 <__malloc_unlock>
2000801a:	e6ea      	b.n	20007df2 <_realloc_r+0x162>
2000801c:	6855      	ldr	r5, [r2, #4]
2000801e:	4640      	mov	r0, r8
20008020:	f108 0808 	add.w	r8, r8, #8
20008024:	f025 0503 	bic.w	r5, r5, #3
20008028:	4455      	add	r5, sl
2000802a:	e6cf      	b.n	20007dcc <_realloc_r+0x13c>
2000802c:	4631      	mov	r1, r6
2000802e:	4628      	mov	r0, r5
20008030:	9300      	str	r3, [sp, #0]
20008032:	f8cd c004 	str.w	ip, [sp, #4]
20008036:	f7ff f923 	bl	20007280 <memmove>
2000803a:	f8dd c004 	ldr.w	ip, [sp, #4]
2000803e:	9b00      	ldr	r3, [sp, #0]
20008040:	e7d9      	b.n	20007ff6 <_realloc_r+0x366>
20008042:	bf00      	nop

20008044 <__isinfd>:
20008044:	4602      	mov	r2, r0
20008046:	4240      	negs	r0, r0
20008048:	ea40 0302 	orr.w	r3, r0, r2
2000804c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008050:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20008054:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20008058:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
2000805c:	4258      	negs	r0, r3
2000805e:	ea40 0303 	orr.w	r3, r0, r3
20008062:	17d8      	asrs	r0, r3, #31
20008064:	3001      	adds	r0, #1
20008066:	4770      	bx	lr

20008068 <__isnand>:
20008068:	4602      	mov	r2, r0
2000806a:	4240      	negs	r0, r0
2000806c:	4310      	orrs	r0, r2
2000806e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008072:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
20008076:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
2000807a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
2000807e:	0fc0      	lsrs	r0, r0, #31
20008080:	4770      	bx	lr
20008082:	bf00      	nop

20008084 <__sclose>:
20008084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008088:	f000 b960 	b.w	2000834c <_close_r>

2000808c <__sseek>:
2000808c:	b510      	push	{r4, lr}
2000808e:	460c      	mov	r4, r1
20008090:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008094:	f000 f9fe 	bl	20008494 <_lseek_r>
20008098:	89a3      	ldrh	r3, [r4, #12]
2000809a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000809e:	bf15      	itete	ne
200080a0:	6560      	strne	r0, [r4, #84]	; 0x54
200080a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
200080a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
200080aa:	81a3      	strheq	r3, [r4, #12]
200080ac:	bf18      	it	ne
200080ae:	81a3      	strhne	r3, [r4, #12]
200080b0:	bd10      	pop	{r4, pc}
200080b2:	bf00      	nop

200080b4 <__swrite>:
200080b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200080b8:	461d      	mov	r5, r3
200080ba:	898b      	ldrh	r3, [r1, #12]
200080bc:	460c      	mov	r4, r1
200080be:	4616      	mov	r6, r2
200080c0:	4607      	mov	r7, r0
200080c2:	f413 7f80 	tst.w	r3, #256	; 0x100
200080c6:	d006      	beq.n	200080d6 <__swrite+0x22>
200080c8:	2302      	movs	r3, #2
200080ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200080ce:	2200      	movs	r2, #0
200080d0:	f000 f9e0 	bl	20008494 <_lseek_r>
200080d4:	89a3      	ldrh	r3, [r4, #12]
200080d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
200080da:	4638      	mov	r0, r7
200080dc:	81a3      	strh	r3, [r4, #12]
200080de:	4632      	mov	r2, r6
200080e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200080e4:	462b      	mov	r3, r5
200080e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200080ea:	f7f9 b803 	b.w	200010f4 <_write_r>
200080ee:	bf00      	nop

200080f0 <__sread>:
200080f0:	b510      	push	{r4, lr}
200080f2:	460c      	mov	r4, r1
200080f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200080f8:	f000 f9e2 	bl	200084c0 <_read_r>
200080fc:	2800      	cmp	r0, #0
200080fe:	db03      	blt.n	20008108 <__sread+0x18>
20008100:	6d63      	ldr	r3, [r4, #84]	; 0x54
20008102:	181b      	adds	r3, r3, r0
20008104:	6563      	str	r3, [r4, #84]	; 0x54
20008106:	bd10      	pop	{r4, pc}
20008108:	89a3      	ldrh	r3, [r4, #12]
2000810a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000810e:	81a3      	strh	r3, [r4, #12]
20008110:	bd10      	pop	{r4, pc}
20008112:	bf00      	nop

20008114 <strcmp>:
20008114:	ea80 0201 	eor.w	r2, r0, r1
20008118:	f012 0f03 	tst.w	r2, #3
2000811c:	d13a      	bne.n	20008194 <strcmp_unaligned>
2000811e:	f010 0203 	ands.w	r2, r0, #3
20008122:	f020 0003 	bic.w	r0, r0, #3
20008126:	f021 0103 	bic.w	r1, r1, #3
2000812a:	f850 cb04 	ldr.w	ip, [r0], #4
2000812e:	bf08      	it	eq
20008130:	f851 3b04 	ldreq.w	r3, [r1], #4
20008134:	d00d      	beq.n	20008152 <strcmp+0x3e>
20008136:	f082 0203 	eor.w	r2, r2, #3
2000813a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000813e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
20008142:	fa23 f202 	lsr.w	r2, r3, r2
20008146:	f851 3b04 	ldr.w	r3, [r1], #4
2000814a:	ea4c 0c02 	orr.w	ip, ip, r2
2000814e:	ea43 0302 	orr.w	r3, r3, r2
20008152:	bf00      	nop
20008154:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20008158:	459c      	cmp	ip, r3
2000815a:	bf01      	itttt	eq
2000815c:	ea22 020c 	biceq.w	r2, r2, ip
20008160:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20008164:	f850 cb04 	ldreq.w	ip, [r0], #4
20008168:	f851 3b04 	ldreq.w	r3, [r1], #4
2000816c:	d0f2      	beq.n	20008154 <strcmp+0x40>
2000816e:	ea4f 600c 	mov.w	r0, ip, lsl #24
20008172:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
20008176:	2801      	cmp	r0, #1
20008178:	bf28      	it	cs
2000817a:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
2000817e:	bf08      	it	eq
20008180:	0a1b      	lsreq	r3, r3, #8
20008182:	d0f4      	beq.n	2000816e <strcmp+0x5a>
20008184:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20008188:	ea4f 6010 	mov.w	r0, r0, lsr #24
2000818c:	eba0 0003 	sub.w	r0, r0, r3
20008190:	4770      	bx	lr
20008192:	bf00      	nop

20008194 <strcmp_unaligned>:
20008194:	f010 0f03 	tst.w	r0, #3
20008198:	d00a      	beq.n	200081b0 <strcmp_unaligned+0x1c>
2000819a:	f810 2b01 	ldrb.w	r2, [r0], #1
2000819e:	f811 3b01 	ldrb.w	r3, [r1], #1
200081a2:	2a01      	cmp	r2, #1
200081a4:	bf28      	it	cs
200081a6:	429a      	cmpcs	r2, r3
200081a8:	d0f4      	beq.n	20008194 <strcmp_unaligned>
200081aa:	eba2 0003 	sub.w	r0, r2, r3
200081ae:	4770      	bx	lr
200081b0:	f84d 5d04 	str.w	r5, [sp, #-4]!
200081b4:	f84d 4d04 	str.w	r4, [sp, #-4]!
200081b8:	f04f 0201 	mov.w	r2, #1
200081bc:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
200081c0:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
200081c4:	f001 0c03 	and.w	ip, r1, #3
200081c8:	f021 0103 	bic.w	r1, r1, #3
200081cc:	f850 4b04 	ldr.w	r4, [r0], #4
200081d0:	f851 5b04 	ldr.w	r5, [r1], #4
200081d4:	f1bc 0f02 	cmp.w	ip, #2
200081d8:	d026      	beq.n	20008228 <strcmp_unaligned+0x94>
200081da:	d84b      	bhi.n	20008274 <strcmp_unaligned+0xe0>
200081dc:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
200081e0:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
200081e4:	eba4 0302 	sub.w	r3, r4, r2
200081e8:	ea23 0304 	bic.w	r3, r3, r4
200081ec:	d10d      	bne.n	2000820a <strcmp_unaligned+0x76>
200081ee:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200081f2:	bf08      	it	eq
200081f4:	f851 5b04 	ldreq.w	r5, [r1], #4
200081f8:	d10a      	bne.n	20008210 <strcmp_unaligned+0x7c>
200081fa:	ea8c 0c04 	eor.w	ip, ip, r4
200081fe:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
20008202:	d10c      	bne.n	2000821e <strcmp_unaligned+0x8a>
20008204:	f850 4b04 	ldr.w	r4, [r0], #4
20008208:	e7e8      	b.n	200081dc <strcmp_unaligned+0x48>
2000820a:	ea4f 2515 	mov.w	r5, r5, lsr #8
2000820e:	e05c      	b.n	200082ca <strcmp_unaligned+0x136>
20008210:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
20008214:	d152      	bne.n	200082bc <strcmp_unaligned+0x128>
20008216:	780d      	ldrb	r5, [r1, #0]
20008218:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000821c:	e055      	b.n	200082ca <strcmp_unaligned+0x136>
2000821e:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20008222:	f005 05ff 	and.w	r5, r5, #255	; 0xff
20008226:	e050      	b.n	200082ca <strcmp_unaligned+0x136>
20008228:	ea4f 4c04 	mov.w	ip, r4, lsl #16
2000822c:	eba4 0302 	sub.w	r3, r4, r2
20008230:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20008234:	ea23 0304 	bic.w	r3, r3, r4
20008238:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
2000823c:	d117      	bne.n	2000826e <strcmp_unaligned+0xda>
2000823e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008242:	bf08      	it	eq
20008244:	f851 5b04 	ldreq.w	r5, [r1], #4
20008248:	d107      	bne.n	2000825a <strcmp_unaligned+0xc6>
2000824a:	ea8c 0c04 	eor.w	ip, ip, r4
2000824e:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
20008252:	d108      	bne.n	20008266 <strcmp_unaligned+0xd2>
20008254:	f850 4b04 	ldr.w	r4, [r0], #4
20008258:	e7e6      	b.n	20008228 <strcmp_unaligned+0x94>
2000825a:	041b      	lsls	r3, r3, #16
2000825c:	d12e      	bne.n	200082bc <strcmp_unaligned+0x128>
2000825e:	880d      	ldrh	r5, [r1, #0]
20008260:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008264:	e031      	b.n	200082ca <strcmp_unaligned+0x136>
20008266:	ea4f 4505 	mov.w	r5, r5, lsl #16
2000826a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000826e:	ea4f 4515 	mov.w	r5, r5, lsr #16
20008272:	e02a      	b.n	200082ca <strcmp_unaligned+0x136>
20008274:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20008278:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
2000827c:	eba4 0302 	sub.w	r3, r4, r2
20008280:	ea23 0304 	bic.w	r3, r3, r4
20008284:	d10d      	bne.n	200082a2 <strcmp_unaligned+0x10e>
20008286:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000828a:	bf08      	it	eq
2000828c:	f851 5b04 	ldreq.w	r5, [r1], #4
20008290:	d10a      	bne.n	200082a8 <strcmp_unaligned+0x114>
20008292:	ea8c 0c04 	eor.w	ip, ip, r4
20008296:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
2000829a:	d10a      	bne.n	200082b2 <strcmp_unaligned+0x11e>
2000829c:	f850 4b04 	ldr.w	r4, [r0], #4
200082a0:	e7e8      	b.n	20008274 <strcmp_unaligned+0xe0>
200082a2:	ea4f 6515 	mov.w	r5, r5, lsr #24
200082a6:	e010      	b.n	200082ca <strcmp_unaligned+0x136>
200082a8:	f014 0fff 	tst.w	r4, #255	; 0xff
200082ac:	d006      	beq.n	200082bc <strcmp_unaligned+0x128>
200082ae:	f851 5b04 	ldr.w	r5, [r1], #4
200082b2:	ea4f 2c14 	mov.w	ip, r4, lsr #8
200082b6:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
200082ba:	e006      	b.n	200082ca <strcmp_unaligned+0x136>
200082bc:	f04f 0000 	mov.w	r0, #0
200082c0:	f85d 4b04 	ldr.w	r4, [sp], #4
200082c4:	f85d 5b04 	ldr.w	r5, [sp], #4
200082c8:	4770      	bx	lr
200082ca:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
200082ce:	f005 00ff 	and.w	r0, r5, #255	; 0xff
200082d2:	2801      	cmp	r0, #1
200082d4:	bf28      	it	cs
200082d6:	4290      	cmpcs	r0, r2
200082d8:	bf04      	itt	eq
200082da:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
200082de:	0a2d      	lsreq	r5, r5, #8
200082e0:	d0f3      	beq.n	200082ca <strcmp_unaligned+0x136>
200082e2:	eba2 0000 	sub.w	r0, r2, r0
200082e6:	f85d 4b04 	ldr.w	r4, [sp], #4
200082ea:	f85d 5b04 	ldr.w	r5, [sp], #4
200082ee:	4770      	bx	lr

200082f0 <_calloc_r>:
200082f0:	b538      	push	{r3, r4, r5, lr}
200082f2:	fb01 f102 	mul.w	r1, r1, r2
200082f6:	f7fb f861 	bl	200033bc <_malloc_r>
200082fa:	4604      	mov	r4, r0
200082fc:	b1f8      	cbz	r0, 2000833e <_calloc_r+0x4e>
200082fe:	f850 2c04 	ldr.w	r2, [r0, #-4]
20008302:	f022 0203 	bic.w	r2, r2, #3
20008306:	3a04      	subs	r2, #4
20008308:	2a24      	cmp	r2, #36	; 0x24
2000830a:	d81a      	bhi.n	20008342 <_calloc_r+0x52>
2000830c:	2a13      	cmp	r2, #19
2000830e:	4603      	mov	r3, r0
20008310:	d90f      	bls.n	20008332 <_calloc_r+0x42>
20008312:	2100      	movs	r1, #0
20008314:	f840 1b04 	str.w	r1, [r0], #4
20008318:	1d03      	adds	r3, r0, #4
2000831a:	2a1b      	cmp	r2, #27
2000831c:	6061      	str	r1, [r4, #4]
2000831e:	d908      	bls.n	20008332 <_calloc_r+0x42>
20008320:	1d1d      	adds	r5, r3, #4
20008322:	6041      	str	r1, [r0, #4]
20008324:	6059      	str	r1, [r3, #4]
20008326:	1d2b      	adds	r3, r5, #4
20008328:	2a24      	cmp	r2, #36	; 0x24
2000832a:	bf02      	ittt	eq
2000832c:	6069      	streq	r1, [r5, #4]
2000832e:	6059      	streq	r1, [r3, #4]
20008330:	3308      	addeq	r3, #8
20008332:	461a      	mov	r2, r3
20008334:	2100      	movs	r1, #0
20008336:	f842 1b04 	str.w	r1, [r2], #4
2000833a:	6059      	str	r1, [r3, #4]
2000833c:	6051      	str	r1, [r2, #4]
2000833e:	4620      	mov	r0, r4
20008340:	bd38      	pop	{r3, r4, r5, pc}
20008342:	2100      	movs	r1, #0
20008344:	f7fb fbd4 	bl	20003af0 <memset>
20008348:	4620      	mov	r0, r4
2000834a:	bd38      	pop	{r3, r4, r5, pc}

2000834c <_close_r>:
2000834c:	b538      	push	{r3, r4, r5, lr}
2000834e:	f649 4488 	movw	r4, #40072	; 0x9c88
20008352:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008356:	4605      	mov	r5, r0
20008358:	4608      	mov	r0, r1
2000835a:	2300      	movs	r3, #0
2000835c:	6023      	str	r3, [r4, #0]
2000835e:	f7f8 fe7d 	bl	2000105c <_close>
20008362:	f1b0 3fff 	cmp.w	r0, #4294967295
20008366:	d000      	beq.n	2000836a <_close_r+0x1e>
20008368:	bd38      	pop	{r3, r4, r5, pc}
2000836a:	6823      	ldr	r3, [r4, #0]
2000836c:	2b00      	cmp	r3, #0
2000836e:	d0fb      	beq.n	20008368 <_close_r+0x1c>
20008370:	602b      	str	r3, [r5, #0]
20008372:	bd38      	pop	{r3, r4, r5, pc}

20008374 <_fclose_r>:
20008374:	b570      	push	{r4, r5, r6, lr}
20008376:	4605      	mov	r5, r0
20008378:	460c      	mov	r4, r1
2000837a:	2900      	cmp	r1, #0
2000837c:	d04b      	beq.n	20008416 <_fclose_r+0xa2>
2000837e:	f7fe fa9b 	bl	200068b8 <__sfp_lock_acquire>
20008382:	b115      	cbz	r5, 2000838a <_fclose_r+0x16>
20008384:	69ab      	ldr	r3, [r5, #24]
20008386:	2b00      	cmp	r3, #0
20008388:	d048      	beq.n	2000841c <_fclose_r+0xa8>
2000838a:	f249 3370 	movw	r3, #37744	; 0x9370
2000838e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008392:	429c      	cmp	r4, r3
20008394:	bf08      	it	eq
20008396:	686c      	ldreq	r4, [r5, #4]
20008398:	d00e      	beq.n	200083b8 <_fclose_r+0x44>
2000839a:	f249 3390 	movw	r3, #37776	; 0x9390
2000839e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200083a2:	429c      	cmp	r4, r3
200083a4:	bf08      	it	eq
200083a6:	68ac      	ldreq	r4, [r5, #8]
200083a8:	d006      	beq.n	200083b8 <_fclose_r+0x44>
200083aa:	f249 33b0 	movw	r3, #37808	; 0x93b0
200083ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200083b2:	429c      	cmp	r4, r3
200083b4:	bf08      	it	eq
200083b6:	68ec      	ldreq	r4, [r5, #12]
200083b8:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
200083bc:	b33e      	cbz	r6, 2000840e <_fclose_r+0x9a>
200083be:	4628      	mov	r0, r5
200083c0:	4621      	mov	r1, r4
200083c2:	f7fe f9bd 	bl	20006740 <_fflush_r>
200083c6:	6b23      	ldr	r3, [r4, #48]	; 0x30
200083c8:	4606      	mov	r6, r0
200083ca:	b13b      	cbz	r3, 200083dc <_fclose_r+0x68>
200083cc:	4628      	mov	r0, r5
200083ce:	6a21      	ldr	r1, [r4, #32]
200083d0:	4798      	blx	r3
200083d2:	ea36 0620 	bics.w	r6, r6, r0, asr #32
200083d6:	bf28      	it	cs
200083d8:	f04f 36ff 	movcs.w	r6, #4294967295
200083dc:	89a3      	ldrh	r3, [r4, #12]
200083de:	f013 0f80 	tst.w	r3, #128	; 0x80
200083e2:	d11f      	bne.n	20008424 <_fclose_r+0xb0>
200083e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
200083e6:	b141      	cbz	r1, 200083fa <_fclose_r+0x86>
200083e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
200083ec:	4299      	cmp	r1, r3
200083ee:	d002      	beq.n	200083f6 <_fclose_r+0x82>
200083f0:	4628      	mov	r0, r5
200083f2:	f7fe fb99 	bl	20006b28 <_free_r>
200083f6:	2300      	movs	r3, #0
200083f8:	6363      	str	r3, [r4, #52]	; 0x34
200083fa:	6ca1      	ldr	r1, [r4, #72]	; 0x48
200083fc:	b121      	cbz	r1, 20008408 <_fclose_r+0x94>
200083fe:	4628      	mov	r0, r5
20008400:	f7fe fb92 	bl	20006b28 <_free_r>
20008404:	2300      	movs	r3, #0
20008406:	64a3      	str	r3, [r4, #72]	; 0x48
20008408:	f04f 0300 	mov.w	r3, #0
2000840c:	81a3      	strh	r3, [r4, #12]
2000840e:	f7fe fa55 	bl	200068bc <__sfp_lock_release>
20008412:	4630      	mov	r0, r6
20008414:	bd70      	pop	{r4, r5, r6, pc}
20008416:	460e      	mov	r6, r1
20008418:	4630      	mov	r0, r6
2000841a:	bd70      	pop	{r4, r5, r6, pc}
2000841c:	4628      	mov	r0, r5
2000841e:	f7fe faff 	bl	20006a20 <__sinit>
20008422:	e7b2      	b.n	2000838a <_fclose_r+0x16>
20008424:	4628      	mov	r0, r5
20008426:	6921      	ldr	r1, [r4, #16]
20008428:	f7fe fb7e 	bl	20006b28 <_free_r>
2000842c:	e7da      	b.n	200083e4 <_fclose_r+0x70>
2000842e:	bf00      	nop

20008430 <fclose>:
20008430:	f249 5394 	movw	r3, #38292	; 0x9594
20008434:	4601      	mov	r1, r0
20008436:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000843a:	6818      	ldr	r0, [r3, #0]
2000843c:	e79a      	b.n	20008374 <_fclose_r>
2000843e:	bf00      	nop

20008440 <_fstat_r>:
20008440:	b538      	push	{r3, r4, r5, lr}
20008442:	f649 4488 	movw	r4, #40072	; 0x9c88
20008446:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000844a:	4605      	mov	r5, r0
2000844c:	4608      	mov	r0, r1
2000844e:	4611      	mov	r1, r2
20008450:	2300      	movs	r3, #0
20008452:	6023      	str	r3, [r4, #0]
20008454:	f7f8 fe14 	bl	20001080 <_fstat>
20008458:	f1b0 3fff 	cmp.w	r0, #4294967295
2000845c:	d000      	beq.n	20008460 <_fstat_r+0x20>
2000845e:	bd38      	pop	{r3, r4, r5, pc}
20008460:	6823      	ldr	r3, [r4, #0]
20008462:	2b00      	cmp	r3, #0
20008464:	d0fb      	beq.n	2000845e <_fstat_r+0x1e>
20008466:	602b      	str	r3, [r5, #0]
20008468:	bd38      	pop	{r3, r4, r5, pc}
2000846a:	bf00      	nop

2000846c <_isatty_r>:
2000846c:	b538      	push	{r3, r4, r5, lr}
2000846e:	f649 4488 	movw	r4, #40072	; 0x9c88
20008472:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008476:	4605      	mov	r5, r0
20008478:	4608      	mov	r0, r1
2000847a:	2300      	movs	r3, #0
2000847c:	6023      	str	r3, [r4, #0]
2000847e:	f7f8 fe11 	bl	200010a4 <_isatty>
20008482:	f1b0 3fff 	cmp.w	r0, #4294967295
20008486:	d000      	beq.n	2000848a <_isatty_r+0x1e>
20008488:	bd38      	pop	{r3, r4, r5, pc}
2000848a:	6823      	ldr	r3, [r4, #0]
2000848c:	2b00      	cmp	r3, #0
2000848e:	d0fb      	beq.n	20008488 <_isatty_r+0x1c>
20008490:	602b      	str	r3, [r5, #0]
20008492:	bd38      	pop	{r3, r4, r5, pc}

20008494 <_lseek_r>:
20008494:	b538      	push	{r3, r4, r5, lr}
20008496:	f649 4488 	movw	r4, #40072	; 0x9c88
2000849a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000849e:	4605      	mov	r5, r0
200084a0:	4608      	mov	r0, r1
200084a2:	4611      	mov	r1, r2
200084a4:	461a      	mov	r2, r3
200084a6:	2300      	movs	r3, #0
200084a8:	6023      	str	r3, [r4, #0]
200084aa:	f7f8 fe07 	bl	200010bc <_lseek>
200084ae:	f1b0 3fff 	cmp.w	r0, #4294967295
200084b2:	d000      	beq.n	200084b6 <_lseek_r+0x22>
200084b4:	bd38      	pop	{r3, r4, r5, pc}
200084b6:	6823      	ldr	r3, [r4, #0]
200084b8:	2b00      	cmp	r3, #0
200084ba:	d0fb      	beq.n	200084b4 <_lseek_r+0x20>
200084bc:	602b      	str	r3, [r5, #0]
200084be:	bd38      	pop	{r3, r4, r5, pc}

200084c0 <_read_r>:
200084c0:	b538      	push	{r3, r4, r5, lr}
200084c2:	f649 4488 	movw	r4, #40072	; 0x9c88
200084c6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200084ca:	4605      	mov	r5, r0
200084cc:	4608      	mov	r0, r1
200084ce:	4611      	mov	r1, r2
200084d0:	461a      	mov	r2, r3
200084d2:	2300      	movs	r3, #0
200084d4:	6023      	str	r3, [r4, #0]
200084d6:	f7f8 fdff 	bl	200010d8 <_read>
200084da:	f1b0 3fff 	cmp.w	r0, #4294967295
200084de:	d000      	beq.n	200084e2 <_read_r+0x22>
200084e0:	bd38      	pop	{r3, r4, r5, pc}
200084e2:	6823      	ldr	r3, [r4, #0]
200084e4:	2b00      	cmp	r3, #0
200084e6:	d0fb      	beq.n	200084e0 <_read_r+0x20>
200084e8:	602b      	str	r3, [r5, #0]
200084ea:	bd38      	pop	{r3, r4, r5, pc}
200084ec:	0000      	lsls	r0, r0, #0
	...

200084f0 <__aeabi_uidiv>:
200084f0:	1e4a      	subs	r2, r1, #1
200084f2:	bf08      	it	eq
200084f4:	4770      	bxeq	lr
200084f6:	f0c0 8124 	bcc.w	20008742 <__aeabi_uidiv+0x252>
200084fa:	4288      	cmp	r0, r1
200084fc:	f240 8116 	bls.w	2000872c <__aeabi_uidiv+0x23c>
20008500:	4211      	tst	r1, r2
20008502:	f000 8117 	beq.w	20008734 <__aeabi_uidiv+0x244>
20008506:	fab0 f380 	clz	r3, r0
2000850a:	fab1 f281 	clz	r2, r1
2000850e:	eba2 0303 	sub.w	r3, r2, r3
20008512:	f1c3 031f 	rsb	r3, r3, #31
20008516:	a204      	add	r2, pc, #16	; (adr r2, 20008528 <__aeabi_uidiv+0x38>)
20008518:	eb02 1303 	add.w	r3, r2, r3, lsl #4
2000851c:	f04f 0200 	mov.w	r2, #0
20008520:	469f      	mov	pc, r3
20008522:	bf00      	nop
20008524:	f3af 8000 	nop.w
20008528:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
2000852c:	bf00      	nop
2000852e:	eb42 0202 	adc.w	r2, r2, r2
20008532:	bf28      	it	cs
20008534:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20008538:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
2000853c:	bf00      	nop
2000853e:	eb42 0202 	adc.w	r2, r2, r2
20008542:	bf28      	it	cs
20008544:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20008548:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
2000854c:	bf00      	nop
2000854e:	eb42 0202 	adc.w	r2, r2, r2
20008552:	bf28      	it	cs
20008554:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20008558:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
2000855c:	bf00      	nop
2000855e:	eb42 0202 	adc.w	r2, r2, r2
20008562:	bf28      	it	cs
20008564:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20008568:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
2000856c:	bf00      	nop
2000856e:	eb42 0202 	adc.w	r2, r2, r2
20008572:	bf28      	it	cs
20008574:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20008578:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
2000857c:	bf00      	nop
2000857e:	eb42 0202 	adc.w	r2, r2, r2
20008582:	bf28      	it	cs
20008584:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20008588:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
2000858c:	bf00      	nop
2000858e:	eb42 0202 	adc.w	r2, r2, r2
20008592:	bf28      	it	cs
20008594:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20008598:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
2000859c:	bf00      	nop
2000859e:	eb42 0202 	adc.w	r2, r2, r2
200085a2:	bf28      	it	cs
200085a4:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
200085a8:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
200085ac:	bf00      	nop
200085ae:	eb42 0202 	adc.w	r2, r2, r2
200085b2:	bf28      	it	cs
200085b4:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
200085b8:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
200085bc:	bf00      	nop
200085be:	eb42 0202 	adc.w	r2, r2, r2
200085c2:	bf28      	it	cs
200085c4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
200085c8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
200085cc:	bf00      	nop
200085ce:	eb42 0202 	adc.w	r2, r2, r2
200085d2:	bf28      	it	cs
200085d4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
200085d8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
200085dc:	bf00      	nop
200085de:	eb42 0202 	adc.w	r2, r2, r2
200085e2:	bf28      	it	cs
200085e4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
200085e8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
200085ec:	bf00      	nop
200085ee:	eb42 0202 	adc.w	r2, r2, r2
200085f2:	bf28      	it	cs
200085f4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
200085f8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
200085fc:	bf00      	nop
200085fe:	eb42 0202 	adc.w	r2, r2, r2
20008602:	bf28      	it	cs
20008604:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20008608:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
2000860c:	bf00      	nop
2000860e:	eb42 0202 	adc.w	r2, r2, r2
20008612:	bf28      	it	cs
20008614:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20008618:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
2000861c:	bf00      	nop
2000861e:	eb42 0202 	adc.w	r2, r2, r2
20008622:	bf28      	it	cs
20008624:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20008628:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
2000862c:	bf00      	nop
2000862e:	eb42 0202 	adc.w	r2, r2, r2
20008632:	bf28      	it	cs
20008634:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20008638:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
2000863c:	bf00      	nop
2000863e:	eb42 0202 	adc.w	r2, r2, r2
20008642:	bf28      	it	cs
20008644:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20008648:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
2000864c:	bf00      	nop
2000864e:	eb42 0202 	adc.w	r2, r2, r2
20008652:	bf28      	it	cs
20008654:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20008658:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
2000865c:	bf00      	nop
2000865e:	eb42 0202 	adc.w	r2, r2, r2
20008662:	bf28      	it	cs
20008664:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20008668:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
2000866c:	bf00      	nop
2000866e:	eb42 0202 	adc.w	r2, r2, r2
20008672:	bf28      	it	cs
20008674:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20008678:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
2000867c:	bf00      	nop
2000867e:	eb42 0202 	adc.w	r2, r2, r2
20008682:	bf28      	it	cs
20008684:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20008688:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
2000868c:	bf00      	nop
2000868e:	eb42 0202 	adc.w	r2, r2, r2
20008692:	bf28      	it	cs
20008694:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20008698:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
2000869c:	bf00      	nop
2000869e:	eb42 0202 	adc.w	r2, r2, r2
200086a2:	bf28      	it	cs
200086a4:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
200086a8:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
200086ac:	bf00      	nop
200086ae:	eb42 0202 	adc.w	r2, r2, r2
200086b2:	bf28      	it	cs
200086b4:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
200086b8:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
200086bc:	bf00      	nop
200086be:	eb42 0202 	adc.w	r2, r2, r2
200086c2:	bf28      	it	cs
200086c4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
200086c8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
200086cc:	bf00      	nop
200086ce:	eb42 0202 	adc.w	r2, r2, r2
200086d2:	bf28      	it	cs
200086d4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
200086d8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
200086dc:	bf00      	nop
200086de:	eb42 0202 	adc.w	r2, r2, r2
200086e2:	bf28      	it	cs
200086e4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
200086e8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
200086ec:	bf00      	nop
200086ee:	eb42 0202 	adc.w	r2, r2, r2
200086f2:	bf28      	it	cs
200086f4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
200086f8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
200086fc:	bf00      	nop
200086fe:	eb42 0202 	adc.w	r2, r2, r2
20008702:	bf28      	it	cs
20008704:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20008708:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
2000870c:	bf00      	nop
2000870e:	eb42 0202 	adc.w	r2, r2, r2
20008712:	bf28      	it	cs
20008714:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20008718:	ebb0 0f01 	cmp.w	r0, r1
2000871c:	bf00      	nop
2000871e:	eb42 0202 	adc.w	r2, r2, r2
20008722:	bf28      	it	cs
20008724:	eba0 0001 	subcs.w	r0, r0, r1
20008728:	4610      	mov	r0, r2
2000872a:	4770      	bx	lr
2000872c:	bf0c      	ite	eq
2000872e:	2001      	moveq	r0, #1
20008730:	2000      	movne	r0, #0
20008732:	4770      	bx	lr
20008734:	fab1 f281 	clz	r2, r1
20008738:	f1c2 021f 	rsb	r2, r2, #31
2000873c:	fa20 f002 	lsr.w	r0, r0, r2
20008740:	4770      	bx	lr
20008742:	b108      	cbz	r0, 20008748 <__aeabi_uidiv+0x258>
20008744:	f04f 30ff 	mov.w	r0, #4294967295
20008748:	f000 b80e 	b.w	20008768 <__aeabi_idiv0>

2000874c <__aeabi_uidivmod>:
2000874c:	2900      	cmp	r1, #0
2000874e:	d0f8      	beq.n	20008742 <__aeabi_uidiv+0x252>
20008750:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
20008754:	f7ff fecc 	bl	200084f0 <__aeabi_uidiv>
20008758:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
2000875c:	fb02 f300 	mul.w	r3, r2, r0
20008760:	eba1 0103 	sub.w	r1, r1, r3
20008764:	4770      	bx	lr
20008766:	bf00      	nop

20008768 <__aeabi_idiv0>:
20008768:	4770      	bx	lr
2000876a:	bf00      	nop

2000876c <__gedf2>:
2000876c:	f04f 3cff 	mov.w	ip, #4294967295
20008770:	e006      	b.n	20008780 <__cmpdf2+0x4>
20008772:	bf00      	nop

20008774 <__ledf2>:
20008774:	f04f 0c01 	mov.w	ip, #1
20008778:	e002      	b.n	20008780 <__cmpdf2+0x4>
2000877a:	bf00      	nop

2000877c <__cmpdf2>:
2000877c:	f04f 0c01 	mov.w	ip, #1
20008780:	f84d cd04 	str.w	ip, [sp, #-4]!
20008784:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20008788:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000878c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20008790:	bf18      	it	ne
20008792:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20008796:	d01b      	beq.n	200087d0 <__cmpdf2+0x54>
20008798:	b001      	add	sp, #4
2000879a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
2000879e:	bf0c      	ite	eq
200087a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
200087a4:	ea91 0f03 	teqne	r1, r3
200087a8:	bf02      	ittt	eq
200087aa:	ea90 0f02 	teqeq	r0, r2
200087ae:	2000      	moveq	r0, #0
200087b0:	4770      	bxeq	lr
200087b2:	f110 0f00 	cmn.w	r0, #0
200087b6:	ea91 0f03 	teq	r1, r3
200087ba:	bf58      	it	pl
200087bc:	4299      	cmppl	r1, r3
200087be:	bf08      	it	eq
200087c0:	4290      	cmpeq	r0, r2
200087c2:	bf2c      	ite	cs
200087c4:	17d8      	asrcs	r0, r3, #31
200087c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
200087ca:	f040 0001 	orr.w	r0, r0, #1
200087ce:	4770      	bx	lr
200087d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
200087d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200087d8:	d102      	bne.n	200087e0 <__cmpdf2+0x64>
200087da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
200087de:	d107      	bne.n	200087f0 <__cmpdf2+0x74>
200087e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
200087e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200087e8:	d1d6      	bne.n	20008798 <__cmpdf2+0x1c>
200087ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
200087ee:	d0d3      	beq.n	20008798 <__cmpdf2+0x1c>
200087f0:	f85d 0b04 	ldr.w	r0, [sp], #4
200087f4:	4770      	bx	lr
200087f6:	bf00      	nop

200087f8 <__aeabi_cdrcmple>:
200087f8:	4684      	mov	ip, r0
200087fa:	4610      	mov	r0, r2
200087fc:	4662      	mov	r2, ip
200087fe:	468c      	mov	ip, r1
20008800:	4619      	mov	r1, r3
20008802:	4663      	mov	r3, ip
20008804:	e000      	b.n	20008808 <__aeabi_cdcmpeq>
20008806:	bf00      	nop

20008808 <__aeabi_cdcmpeq>:
20008808:	b501      	push	{r0, lr}
2000880a:	f7ff ffb7 	bl	2000877c <__cmpdf2>
2000880e:	2800      	cmp	r0, #0
20008810:	bf48      	it	mi
20008812:	f110 0f00 	cmnmi.w	r0, #0
20008816:	bd01      	pop	{r0, pc}

20008818 <__aeabi_dcmpeq>:
20008818:	f84d ed08 	str.w	lr, [sp, #-8]!
2000881c:	f7ff fff4 	bl	20008808 <__aeabi_cdcmpeq>
20008820:	bf0c      	ite	eq
20008822:	2001      	moveq	r0, #1
20008824:	2000      	movne	r0, #0
20008826:	f85d fb08 	ldr.w	pc, [sp], #8
2000882a:	bf00      	nop

2000882c <__aeabi_dcmplt>:
2000882c:	f84d ed08 	str.w	lr, [sp, #-8]!
20008830:	f7ff ffea 	bl	20008808 <__aeabi_cdcmpeq>
20008834:	bf34      	ite	cc
20008836:	2001      	movcc	r0, #1
20008838:	2000      	movcs	r0, #0
2000883a:	f85d fb08 	ldr.w	pc, [sp], #8
2000883e:	bf00      	nop

20008840 <__aeabi_dcmple>:
20008840:	f84d ed08 	str.w	lr, [sp, #-8]!
20008844:	f7ff ffe0 	bl	20008808 <__aeabi_cdcmpeq>
20008848:	bf94      	ite	ls
2000884a:	2001      	movls	r0, #1
2000884c:	2000      	movhi	r0, #0
2000884e:	f85d fb08 	ldr.w	pc, [sp], #8
20008852:	bf00      	nop

20008854 <__aeabi_dcmpge>:
20008854:	f84d ed08 	str.w	lr, [sp, #-8]!
20008858:	f7ff ffce 	bl	200087f8 <__aeabi_cdrcmple>
2000885c:	bf94      	ite	ls
2000885e:	2001      	movls	r0, #1
20008860:	2000      	movhi	r0, #0
20008862:	f85d fb08 	ldr.w	pc, [sp], #8
20008866:	bf00      	nop

20008868 <__aeabi_dcmpgt>:
20008868:	f84d ed08 	str.w	lr, [sp, #-8]!
2000886c:	f7ff ffc4 	bl	200087f8 <__aeabi_cdrcmple>
20008870:	bf34      	ite	cc
20008872:	2001      	movcc	r0, #1
20008874:	2000      	movcs	r0, #0
20008876:	f85d fb08 	ldr.w	pc, [sp], #8
2000887a:	bf00      	nop

2000887c <__aeabi_d2iz>:
2000887c:	ea4f 0241 	mov.w	r2, r1, lsl #1
20008880:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20008884:	d215      	bcs.n	200088b2 <__aeabi_d2iz+0x36>
20008886:	d511      	bpl.n	200088ac <__aeabi_d2iz+0x30>
20008888:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
2000888c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20008890:	d912      	bls.n	200088b8 <__aeabi_d2iz+0x3c>
20008892:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20008896:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
2000889a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
2000889e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
200088a2:	fa23 f002 	lsr.w	r0, r3, r2
200088a6:	bf18      	it	ne
200088a8:	4240      	negne	r0, r0
200088aa:	4770      	bx	lr
200088ac:	f04f 0000 	mov.w	r0, #0
200088b0:	4770      	bx	lr
200088b2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
200088b6:	d105      	bne.n	200088c4 <__aeabi_d2iz+0x48>
200088b8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
200088bc:	bf08      	it	eq
200088be:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
200088c2:	4770      	bx	lr
200088c4:	f04f 0000 	mov.w	r0, #0
200088c8:	4770      	bx	lr
200088ca:	bf00      	nop

200088cc <__aeabi_uldivmod>:
200088cc:	b94b      	cbnz	r3, 200088e2 <__aeabi_uldivmod+0x16>
200088ce:	b942      	cbnz	r2, 200088e2 <__aeabi_uldivmod+0x16>
200088d0:	2900      	cmp	r1, #0
200088d2:	bf08      	it	eq
200088d4:	2800      	cmpeq	r0, #0
200088d6:	d002      	beq.n	200088de <__aeabi_uldivmod+0x12>
200088d8:	f04f 31ff 	mov.w	r1, #4294967295
200088dc:	4608      	mov	r0, r1
200088de:	f7ff bf43 	b.w	20008768 <__aeabi_idiv0>
200088e2:	b082      	sub	sp, #8
200088e4:	46ec      	mov	ip, sp
200088e6:	e92d 5000 	stmdb	sp!, {ip, lr}
200088ea:	f000 f805 	bl	200088f8 <__gnu_uldivmod_helper>
200088ee:	f8dd e004 	ldr.w	lr, [sp, #4]
200088f2:	b002      	add	sp, #8
200088f4:	bc0c      	pop	{r2, r3}
200088f6:	4770      	bx	lr

200088f8 <__gnu_uldivmod_helper>:
200088f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200088fa:	4614      	mov	r4, r2
200088fc:	461d      	mov	r5, r3
200088fe:	4606      	mov	r6, r0
20008900:	460f      	mov	r7, r1
20008902:	f000 f9d7 	bl	20008cb4 <__udivdi3>
20008906:	fb00 f505 	mul.w	r5, r0, r5
2000890a:	fba0 2304 	umull	r2, r3, r0, r4
2000890e:	fb04 5401 	mla	r4, r4, r1, r5
20008912:	18e3      	adds	r3, r4, r3
20008914:	1ab6      	subs	r6, r6, r2
20008916:	eb67 0703 	sbc.w	r7, r7, r3
2000891a:	9b06      	ldr	r3, [sp, #24]
2000891c:	e9c3 6700 	strd	r6, r7, [r3]
20008920:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20008922:	bf00      	nop

20008924 <__gnu_ldivmod_helper>:
20008924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008926:	4614      	mov	r4, r2
20008928:	461d      	mov	r5, r3
2000892a:	4606      	mov	r6, r0
2000892c:	460f      	mov	r7, r1
2000892e:	f000 f80f 	bl	20008950 <__divdi3>
20008932:	fb00 f505 	mul.w	r5, r0, r5
20008936:	fba0 2304 	umull	r2, r3, r0, r4
2000893a:	fb04 5401 	mla	r4, r4, r1, r5
2000893e:	18e3      	adds	r3, r4, r3
20008940:	1ab6      	subs	r6, r6, r2
20008942:	eb67 0703 	sbc.w	r7, r7, r3
20008946:	9b06      	ldr	r3, [sp, #24]
20008948:	e9c3 6700 	strd	r6, r7, [r3]
2000894c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000894e:	bf00      	nop

20008950 <__divdi3>:
20008950:	2900      	cmp	r1, #0
20008952:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008956:	b085      	sub	sp, #20
20008958:	f2c0 80c8 	blt.w	20008aec <__divdi3+0x19c>
2000895c:	2600      	movs	r6, #0
2000895e:	2b00      	cmp	r3, #0
20008960:	f2c0 80bf 	blt.w	20008ae2 <__divdi3+0x192>
20008964:	4689      	mov	r9, r1
20008966:	4614      	mov	r4, r2
20008968:	4605      	mov	r5, r0
2000896a:	469b      	mov	fp, r3
2000896c:	2b00      	cmp	r3, #0
2000896e:	d14a      	bne.n	20008a06 <__divdi3+0xb6>
20008970:	428a      	cmp	r2, r1
20008972:	d957      	bls.n	20008a24 <__divdi3+0xd4>
20008974:	fab2 f382 	clz	r3, r2
20008978:	b153      	cbz	r3, 20008990 <__divdi3+0x40>
2000897a:	f1c3 0020 	rsb	r0, r3, #32
2000897e:	fa01 f903 	lsl.w	r9, r1, r3
20008982:	fa25 f800 	lsr.w	r8, r5, r0
20008986:	fa12 f403 	lsls.w	r4, r2, r3
2000898a:	409d      	lsls	r5, r3
2000898c:	ea48 0909 	orr.w	r9, r8, r9
20008990:	0c27      	lsrs	r7, r4, #16
20008992:	4648      	mov	r0, r9
20008994:	4639      	mov	r1, r7
20008996:	fa1f fb84 	uxth.w	fp, r4
2000899a:	f7ff fda9 	bl	200084f0 <__aeabi_uidiv>
2000899e:	4639      	mov	r1, r7
200089a0:	4682      	mov	sl, r0
200089a2:	4648      	mov	r0, r9
200089a4:	f7ff fed2 	bl	2000874c <__aeabi_uidivmod>
200089a8:	0c2a      	lsrs	r2, r5, #16
200089aa:	fb0b f30a 	mul.w	r3, fp, sl
200089ae:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
200089b2:	454b      	cmp	r3, r9
200089b4:	d909      	bls.n	200089ca <__divdi3+0x7a>
200089b6:	eb19 0904 	adds.w	r9, r9, r4
200089ba:	f10a 3aff 	add.w	sl, sl, #4294967295
200089be:	d204      	bcs.n	200089ca <__divdi3+0x7a>
200089c0:	454b      	cmp	r3, r9
200089c2:	bf84      	itt	hi
200089c4:	f10a 3aff 	addhi.w	sl, sl, #4294967295
200089c8:	44a1      	addhi	r9, r4
200089ca:	ebc3 0909 	rsb	r9, r3, r9
200089ce:	4639      	mov	r1, r7
200089d0:	4648      	mov	r0, r9
200089d2:	b2ad      	uxth	r5, r5
200089d4:	f7ff fd8c 	bl	200084f0 <__aeabi_uidiv>
200089d8:	4639      	mov	r1, r7
200089da:	4680      	mov	r8, r0
200089dc:	4648      	mov	r0, r9
200089de:	f7ff feb5 	bl	2000874c <__aeabi_uidivmod>
200089e2:	fb0b fb08 	mul.w	fp, fp, r8
200089e6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
200089ea:	45ab      	cmp	fp, r5
200089ec:	d907      	bls.n	200089fe <__divdi3+0xae>
200089ee:	192d      	adds	r5, r5, r4
200089f0:	f108 38ff 	add.w	r8, r8, #4294967295
200089f4:	d203      	bcs.n	200089fe <__divdi3+0xae>
200089f6:	45ab      	cmp	fp, r5
200089f8:	bf88      	it	hi
200089fa:	f108 38ff 	addhi.w	r8, r8, #4294967295
200089fe:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20008a02:	2700      	movs	r7, #0
20008a04:	e003      	b.n	20008a0e <__divdi3+0xbe>
20008a06:	428b      	cmp	r3, r1
20008a08:	d957      	bls.n	20008aba <__divdi3+0x16a>
20008a0a:	2700      	movs	r7, #0
20008a0c:	46b8      	mov	r8, r7
20008a0e:	4642      	mov	r2, r8
20008a10:	463b      	mov	r3, r7
20008a12:	b116      	cbz	r6, 20008a1a <__divdi3+0xca>
20008a14:	4252      	negs	r2, r2
20008a16:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20008a1a:	4619      	mov	r1, r3
20008a1c:	4610      	mov	r0, r2
20008a1e:	b005      	add	sp, #20
20008a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008a24:	b922      	cbnz	r2, 20008a30 <__divdi3+0xe0>
20008a26:	4611      	mov	r1, r2
20008a28:	2001      	movs	r0, #1
20008a2a:	f7ff fd61 	bl	200084f0 <__aeabi_uidiv>
20008a2e:	4604      	mov	r4, r0
20008a30:	fab4 f884 	clz	r8, r4
20008a34:	f1b8 0f00 	cmp.w	r8, #0
20008a38:	d15e      	bne.n	20008af8 <__divdi3+0x1a8>
20008a3a:	ebc4 0809 	rsb	r8, r4, r9
20008a3e:	0c27      	lsrs	r7, r4, #16
20008a40:	fa1f f984 	uxth.w	r9, r4
20008a44:	2101      	movs	r1, #1
20008a46:	9102      	str	r1, [sp, #8]
20008a48:	4639      	mov	r1, r7
20008a4a:	4640      	mov	r0, r8
20008a4c:	f7ff fd50 	bl	200084f0 <__aeabi_uidiv>
20008a50:	4639      	mov	r1, r7
20008a52:	4682      	mov	sl, r0
20008a54:	4640      	mov	r0, r8
20008a56:	f7ff fe79 	bl	2000874c <__aeabi_uidivmod>
20008a5a:	ea4f 4815 	mov.w	r8, r5, lsr #16
20008a5e:	fb09 f30a 	mul.w	r3, r9, sl
20008a62:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
20008a66:	455b      	cmp	r3, fp
20008a68:	d909      	bls.n	20008a7e <__divdi3+0x12e>
20008a6a:	eb1b 0b04 	adds.w	fp, fp, r4
20008a6e:	f10a 3aff 	add.w	sl, sl, #4294967295
20008a72:	d204      	bcs.n	20008a7e <__divdi3+0x12e>
20008a74:	455b      	cmp	r3, fp
20008a76:	bf84      	itt	hi
20008a78:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008a7c:	44a3      	addhi	fp, r4
20008a7e:	ebc3 0b0b 	rsb	fp, r3, fp
20008a82:	4639      	mov	r1, r7
20008a84:	4658      	mov	r0, fp
20008a86:	b2ad      	uxth	r5, r5
20008a88:	f7ff fd32 	bl	200084f0 <__aeabi_uidiv>
20008a8c:	4639      	mov	r1, r7
20008a8e:	4680      	mov	r8, r0
20008a90:	4658      	mov	r0, fp
20008a92:	f7ff fe5b 	bl	2000874c <__aeabi_uidivmod>
20008a96:	fb09 f908 	mul.w	r9, r9, r8
20008a9a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20008a9e:	45a9      	cmp	r9, r5
20008aa0:	d907      	bls.n	20008ab2 <__divdi3+0x162>
20008aa2:	192d      	adds	r5, r5, r4
20008aa4:	f108 38ff 	add.w	r8, r8, #4294967295
20008aa8:	d203      	bcs.n	20008ab2 <__divdi3+0x162>
20008aaa:	45a9      	cmp	r9, r5
20008aac:	bf88      	it	hi
20008aae:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008ab2:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20008ab6:	9f02      	ldr	r7, [sp, #8]
20008ab8:	e7a9      	b.n	20008a0e <__divdi3+0xbe>
20008aba:	fab3 f783 	clz	r7, r3
20008abe:	2f00      	cmp	r7, #0
20008ac0:	d168      	bne.n	20008b94 <__divdi3+0x244>
20008ac2:	428b      	cmp	r3, r1
20008ac4:	bf2c      	ite	cs
20008ac6:	f04f 0900 	movcs.w	r9, #0
20008aca:	f04f 0901 	movcc.w	r9, #1
20008ace:	4282      	cmp	r2, r0
20008ad0:	bf8c      	ite	hi
20008ad2:	464c      	movhi	r4, r9
20008ad4:	f049 0401 	orrls.w	r4, r9, #1
20008ad8:	2c00      	cmp	r4, #0
20008ada:	d096      	beq.n	20008a0a <__divdi3+0xba>
20008adc:	f04f 0801 	mov.w	r8, #1
20008ae0:	e795      	b.n	20008a0e <__divdi3+0xbe>
20008ae2:	4252      	negs	r2, r2
20008ae4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20008ae8:	43f6      	mvns	r6, r6
20008aea:	e73b      	b.n	20008964 <__divdi3+0x14>
20008aec:	4240      	negs	r0, r0
20008aee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20008af2:	f04f 36ff 	mov.w	r6, #4294967295
20008af6:	e732      	b.n	2000895e <__divdi3+0xe>
20008af8:	fa04 f408 	lsl.w	r4, r4, r8
20008afc:	f1c8 0720 	rsb	r7, r8, #32
20008b00:	fa35 f307 	lsrs.w	r3, r5, r7
20008b04:	fa29 fa07 	lsr.w	sl, r9, r7
20008b08:	0c27      	lsrs	r7, r4, #16
20008b0a:	fa09 fb08 	lsl.w	fp, r9, r8
20008b0e:	4639      	mov	r1, r7
20008b10:	4650      	mov	r0, sl
20008b12:	ea43 020b 	orr.w	r2, r3, fp
20008b16:	9202      	str	r2, [sp, #8]
20008b18:	f7ff fcea 	bl	200084f0 <__aeabi_uidiv>
20008b1c:	4639      	mov	r1, r7
20008b1e:	fa1f f984 	uxth.w	r9, r4
20008b22:	4683      	mov	fp, r0
20008b24:	4650      	mov	r0, sl
20008b26:	f7ff fe11 	bl	2000874c <__aeabi_uidivmod>
20008b2a:	9802      	ldr	r0, [sp, #8]
20008b2c:	fb09 f20b 	mul.w	r2, r9, fp
20008b30:	0c03      	lsrs	r3, r0, #16
20008b32:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20008b36:	429a      	cmp	r2, r3
20008b38:	d904      	bls.n	20008b44 <__divdi3+0x1f4>
20008b3a:	191b      	adds	r3, r3, r4
20008b3c:	f10b 3bff 	add.w	fp, fp, #4294967295
20008b40:	f0c0 80b1 	bcc.w	20008ca6 <__divdi3+0x356>
20008b44:	1a9b      	subs	r3, r3, r2
20008b46:	4639      	mov	r1, r7
20008b48:	4618      	mov	r0, r3
20008b4a:	9301      	str	r3, [sp, #4]
20008b4c:	f7ff fcd0 	bl	200084f0 <__aeabi_uidiv>
20008b50:	9901      	ldr	r1, [sp, #4]
20008b52:	4682      	mov	sl, r0
20008b54:	4608      	mov	r0, r1
20008b56:	4639      	mov	r1, r7
20008b58:	f7ff fdf8 	bl	2000874c <__aeabi_uidivmod>
20008b5c:	f8dd c008 	ldr.w	ip, [sp, #8]
20008b60:	fb09 f30a 	mul.w	r3, r9, sl
20008b64:	fa1f f08c 	uxth.w	r0, ip
20008b68:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20008b6c:	4293      	cmp	r3, r2
20008b6e:	d908      	bls.n	20008b82 <__divdi3+0x232>
20008b70:	1912      	adds	r2, r2, r4
20008b72:	f10a 3aff 	add.w	sl, sl, #4294967295
20008b76:	d204      	bcs.n	20008b82 <__divdi3+0x232>
20008b78:	4293      	cmp	r3, r2
20008b7a:	bf84      	itt	hi
20008b7c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008b80:	1912      	addhi	r2, r2, r4
20008b82:	fa05 f508 	lsl.w	r5, r5, r8
20008b86:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20008b8a:	ebc3 0802 	rsb	r8, r3, r2
20008b8e:	f8cd e008 	str.w	lr, [sp, #8]
20008b92:	e759      	b.n	20008a48 <__divdi3+0xf8>
20008b94:	f1c7 0020 	rsb	r0, r7, #32
20008b98:	fa03 fa07 	lsl.w	sl, r3, r7
20008b9c:	40c2      	lsrs	r2, r0
20008b9e:	fa35 f300 	lsrs.w	r3, r5, r0
20008ba2:	ea42 0b0a 	orr.w	fp, r2, sl
20008ba6:	fa21 f800 	lsr.w	r8, r1, r0
20008baa:	fa01 f907 	lsl.w	r9, r1, r7
20008bae:	4640      	mov	r0, r8
20008bb0:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
20008bb4:	ea43 0109 	orr.w	r1, r3, r9
20008bb8:	9102      	str	r1, [sp, #8]
20008bba:	4651      	mov	r1, sl
20008bbc:	fa1f f28b 	uxth.w	r2, fp
20008bc0:	9203      	str	r2, [sp, #12]
20008bc2:	f7ff fc95 	bl	200084f0 <__aeabi_uidiv>
20008bc6:	4651      	mov	r1, sl
20008bc8:	4681      	mov	r9, r0
20008bca:	4640      	mov	r0, r8
20008bcc:	f7ff fdbe 	bl	2000874c <__aeabi_uidivmod>
20008bd0:	9b03      	ldr	r3, [sp, #12]
20008bd2:	f8dd c008 	ldr.w	ip, [sp, #8]
20008bd6:	fb03 f209 	mul.w	r2, r3, r9
20008bda:	ea4f 401c 	mov.w	r0, ip, lsr #16
20008bde:	fa14 f307 	lsls.w	r3, r4, r7
20008be2:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
20008be6:	42a2      	cmp	r2, r4
20008be8:	d904      	bls.n	20008bf4 <__divdi3+0x2a4>
20008bea:	eb14 040b 	adds.w	r4, r4, fp
20008bee:	f109 39ff 	add.w	r9, r9, #4294967295
20008bf2:	d352      	bcc.n	20008c9a <__divdi3+0x34a>
20008bf4:	1aa4      	subs	r4, r4, r2
20008bf6:	4651      	mov	r1, sl
20008bf8:	4620      	mov	r0, r4
20008bfa:	9301      	str	r3, [sp, #4]
20008bfc:	f7ff fc78 	bl	200084f0 <__aeabi_uidiv>
20008c00:	4651      	mov	r1, sl
20008c02:	4680      	mov	r8, r0
20008c04:	4620      	mov	r0, r4
20008c06:	f7ff fda1 	bl	2000874c <__aeabi_uidivmod>
20008c0a:	9803      	ldr	r0, [sp, #12]
20008c0c:	f8dd c008 	ldr.w	ip, [sp, #8]
20008c10:	fb00 f208 	mul.w	r2, r0, r8
20008c14:	fa1f f38c 	uxth.w	r3, ip
20008c18:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
20008c1c:	9b01      	ldr	r3, [sp, #4]
20008c1e:	4282      	cmp	r2, r0
20008c20:	d904      	bls.n	20008c2c <__divdi3+0x2dc>
20008c22:	eb10 000b 	adds.w	r0, r0, fp
20008c26:	f108 38ff 	add.w	r8, r8, #4294967295
20008c2a:	d330      	bcc.n	20008c8e <__divdi3+0x33e>
20008c2c:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
20008c30:	fa1f fc83 	uxth.w	ip, r3
20008c34:	0c1b      	lsrs	r3, r3, #16
20008c36:	1a80      	subs	r0, r0, r2
20008c38:	fa1f fe88 	uxth.w	lr, r8
20008c3c:	ea4f 4a18 	mov.w	sl, r8, lsr #16
20008c40:	fb0c f90e 	mul.w	r9, ip, lr
20008c44:	fb0c fc0a 	mul.w	ip, ip, sl
20008c48:	fb03 c10e 	mla	r1, r3, lr, ip
20008c4c:	fb03 f20a 	mul.w	r2, r3, sl
20008c50:	eb01 4119 	add.w	r1, r1, r9, lsr #16
20008c54:	458c      	cmp	ip, r1
20008c56:	bf88      	it	hi
20008c58:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20008c5c:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
20008c60:	4570      	cmp	r0, lr
20008c62:	d310      	bcc.n	20008c86 <__divdi3+0x336>
20008c64:	fa1f f989 	uxth.w	r9, r9
20008c68:	fa05 f707 	lsl.w	r7, r5, r7
20008c6c:	eb09 4001 	add.w	r0, r9, r1, lsl #16
20008c70:	bf14      	ite	ne
20008c72:	2200      	movne	r2, #0
20008c74:	2201      	moveq	r2, #1
20008c76:	4287      	cmp	r7, r0
20008c78:	bf2c      	ite	cs
20008c7a:	2700      	movcs	r7, #0
20008c7c:	f002 0701 	andcc.w	r7, r2, #1
20008c80:	2f00      	cmp	r7, #0
20008c82:	f43f aec4 	beq.w	20008a0e <__divdi3+0xbe>
20008c86:	f108 38ff 	add.w	r8, r8, #4294967295
20008c8a:	2700      	movs	r7, #0
20008c8c:	e6bf      	b.n	20008a0e <__divdi3+0xbe>
20008c8e:	4282      	cmp	r2, r0
20008c90:	bf84      	itt	hi
20008c92:	4458      	addhi	r0, fp
20008c94:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008c98:	e7c8      	b.n	20008c2c <__divdi3+0x2dc>
20008c9a:	42a2      	cmp	r2, r4
20008c9c:	bf84      	itt	hi
20008c9e:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008ca2:	445c      	addhi	r4, fp
20008ca4:	e7a6      	b.n	20008bf4 <__divdi3+0x2a4>
20008ca6:	429a      	cmp	r2, r3
20008ca8:	bf84      	itt	hi
20008caa:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20008cae:	191b      	addhi	r3, r3, r4
20008cb0:	e748      	b.n	20008b44 <__divdi3+0x1f4>
20008cb2:	bf00      	nop

20008cb4 <__udivdi3>:
20008cb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008cb8:	460c      	mov	r4, r1
20008cba:	b083      	sub	sp, #12
20008cbc:	4680      	mov	r8, r0
20008cbe:	4616      	mov	r6, r2
20008cc0:	4689      	mov	r9, r1
20008cc2:	461f      	mov	r7, r3
20008cc4:	4615      	mov	r5, r2
20008cc6:	468a      	mov	sl, r1
20008cc8:	2b00      	cmp	r3, #0
20008cca:	d14b      	bne.n	20008d64 <__udivdi3+0xb0>
20008ccc:	428a      	cmp	r2, r1
20008cce:	d95c      	bls.n	20008d8a <__udivdi3+0xd6>
20008cd0:	fab2 f382 	clz	r3, r2
20008cd4:	b15b      	cbz	r3, 20008cee <__udivdi3+0x3a>
20008cd6:	f1c3 0020 	rsb	r0, r3, #32
20008cda:	fa01 fa03 	lsl.w	sl, r1, r3
20008cde:	fa28 f200 	lsr.w	r2, r8, r0
20008ce2:	fa16 f503 	lsls.w	r5, r6, r3
20008ce6:	fa08 f803 	lsl.w	r8, r8, r3
20008cea:	ea42 0a0a 	orr.w	sl, r2, sl
20008cee:	0c2e      	lsrs	r6, r5, #16
20008cf0:	4650      	mov	r0, sl
20008cf2:	4631      	mov	r1, r6
20008cf4:	b2af      	uxth	r7, r5
20008cf6:	f7ff fbfb 	bl	200084f0 <__aeabi_uidiv>
20008cfa:	4631      	mov	r1, r6
20008cfc:	ea4f 4418 	mov.w	r4, r8, lsr #16
20008d00:	4681      	mov	r9, r0
20008d02:	4650      	mov	r0, sl
20008d04:	f7ff fd22 	bl	2000874c <__aeabi_uidivmod>
20008d08:	fb07 f309 	mul.w	r3, r7, r9
20008d0c:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
20008d10:	4553      	cmp	r3, sl
20008d12:	d909      	bls.n	20008d28 <__udivdi3+0x74>
20008d14:	eb1a 0a05 	adds.w	sl, sl, r5
20008d18:	f109 39ff 	add.w	r9, r9, #4294967295
20008d1c:	d204      	bcs.n	20008d28 <__udivdi3+0x74>
20008d1e:	4553      	cmp	r3, sl
20008d20:	bf84      	itt	hi
20008d22:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008d26:	44aa      	addhi	sl, r5
20008d28:	ebc3 0a0a 	rsb	sl, r3, sl
20008d2c:	4631      	mov	r1, r6
20008d2e:	4650      	mov	r0, sl
20008d30:	fa1f f888 	uxth.w	r8, r8
20008d34:	f7ff fbdc 	bl	200084f0 <__aeabi_uidiv>
20008d38:	4631      	mov	r1, r6
20008d3a:	4604      	mov	r4, r0
20008d3c:	4650      	mov	r0, sl
20008d3e:	f7ff fd05 	bl	2000874c <__aeabi_uidivmod>
20008d42:	fb07 f704 	mul.w	r7, r7, r4
20008d46:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20008d4a:	4547      	cmp	r7, r8
20008d4c:	d906      	bls.n	20008d5c <__udivdi3+0xa8>
20008d4e:	3c01      	subs	r4, #1
20008d50:	eb18 0805 	adds.w	r8, r8, r5
20008d54:	d202      	bcs.n	20008d5c <__udivdi3+0xa8>
20008d56:	4547      	cmp	r7, r8
20008d58:	bf88      	it	hi
20008d5a:	3c01      	subhi	r4, #1
20008d5c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008d60:	2600      	movs	r6, #0
20008d62:	e05c      	b.n	20008e1e <__udivdi3+0x16a>
20008d64:	428b      	cmp	r3, r1
20008d66:	d858      	bhi.n	20008e1a <__udivdi3+0x166>
20008d68:	fab3 f683 	clz	r6, r3
20008d6c:	2e00      	cmp	r6, #0
20008d6e:	d15b      	bne.n	20008e28 <__udivdi3+0x174>
20008d70:	428b      	cmp	r3, r1
20008d72:	bf2c      	ite	cs
20008d74:	2200      	movcs	r2, #0
20008d76:	2201      	movcc	r2, #1
20008d78:	4285      	cmp	r5, r0
20008d7a:	bf8c      	ite	hi
20008d7c:	4615      	movhi	r5, r2
20008d7e:	f042 0501 	orrls.w	r5, r2, #1
20008d82:	2d00      	cmp	r5, #0
20008d84:	d049      	beq.n	20008e1a <__udivdi3+0x166>
20008d86:	2401      	movs	r4, #1
20008d88:	e049      	b.n	20008e1e <__udivdi3+0x16a>
20008d8a:	b922      	cbnz	r2, 20008d96 <__udivdi3+0xe2>
20008d8c:	4611      	mov	r1, r2
20008d8e:	2001      	movs	r0, #1
20008d90:	f7ff fbae 	bl	200084f0 <__aeabi_uidiv>
20008d94:	4605      	mov	r5, r0
20008d96:	fab5 f685 	clz	r6, r5
20008d9a:	2e00      	cmp	r6, #0
20008d9c:	f040 80ba 	bne.w	20008f14 <__udivdi3+0x260>
20008da0:	1b64      	subs	r4, r4, r5
20008da2:	0c2f      	lsrs	r7, r5, #16
20008da4:	fa1f fa85 	uxth.w	sl, r5
20008da8:	2601      	movs	r6, #1
20008daa:	4639      	mov	r1, r7
20008dac:	4620      	mov	r0, r4
20008dae:	f7ff fb9f 	bl	200084f0 <__aeabi_uidiv>
20008db2:	4639      	mov	r1, r7
20008db4:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20008db8:	4681      	mov	r9, r0
20008dba:	4620      	mov	r0, r4
20008dbc:	f7ff fcc6 	bl	2000874c <__aeabi_uidivmod>
20008dc0:	fb0a f309 	mul.w	r3, sl, r9
20008dc4:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20008dc8:	455b      	cmp	r3, fp
20008dca:	d909      	bls.n	20008de0 <__udivdi3+0x12c>
20008dcc:	eb1b 0b05 	adds.w	fp, fp, r5
20008dd0:	f109 39ff 	add.w	r9, r9, #4294967295
20008dd4:	d204      	bcs.n	20008de0 <__udivdi3+0x12c>
20008dd6:	455b      	cmp	r3, fp
20008dd8:	bf84      	itt	hi
20008dda:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008dde:	44ab      	addhi	fp, r5
20008de0:	ebc3 0b0b 	rsb	fp, r3, fp
20008de4:	4639      	mov	r1, r7
20008de6:	4658      	mov	r0, fp
20008de8:	fa1f f888 	uxth.w	r8, r8
20008dec:	f7ff fb80 	bl	200084f0 <__aeabi_uidiv>
20008df0:	4639      	mov	r1, r7
20008df2:	4604      	mov	r4, r0
20008df4:	4658      	mov	r0, fp
20008df6:	f7ff fca9 	bl	2000874c <__aeabi_uidivmod>
20008dfa:	fb0a fa04 	mul.w	sl, sl, r4
20008dfe:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20008e02:	45c2      	cmp	sl, r8
20008e04:	d906      	bls.n	20008e14 <__udivdi3+0x160>
20008e06:	3c01      	subs	r4, #1
20008e08:	eb18 0805 	adds.w	r8, r8, r5
20008e0c:	d202      	bcs.n	20008e14 <__udivdi3+0x160>
20008e0e:	45c2      	cmp	sl, r8
20008e10:	bf88      	it	hi
20008e12:	3c01      	subhi	r4, #1
20008e14:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008e18:	e001      	b.n	20008e1e <__udivdi3+0x16a>
20008e1a:	2600      	movs	r6, #0
20008e1c:	4634      	mov	r4, r6
20008e1e:	4631      	mov	r1, r6
20008e20:	4620      	mov	r0, r4
20008e22:	b003      	add	sp, #12
20008e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008e28:	f1c6 0020 	rsb	r0, r6, #32
20008e2c:	40b3      	lsls	r3, r6
20008e2e:	fa32 f700 	lsrs.w	r7, r2, r0
20008e32:	fa21 fb00 	lsr.w	fp, r1, r0
20008e36:	431f      	orrs	r7, r3
20008e38:	fa14 f206 	lsls.w	r2, r4, r6
20008e3c:	fa28 f100 	lsr.w	r1, r8, r0
20008e40:	4658      	mov	r0, fp
20008e42:	ea4f 4a17 	mov.w	sl, r7, lsr #16
20008e46:	4311      	orrs	r1, r2
20008e48:	9100      	str	r1, [sp, #0]
20008e4a:	4651      	mov	r1, sl
20008e4c:	b2bb      	uxth	r3, r7
20008e4e:	9301      	str	r3, [sp, #4]
20008e50:	f7ff fb4e 	bl	200084f0 <__aeabi_uidiv>
20008e54:	4651      	mov	r1, sl
20008e56:	40b5      	lsls	r5, r6
20008e58:	4681      	mov	r9, r0
20008e5a:	4658      	mov	r0, fp
20008e5c:	f7ff fc76 	bl	2000874c <__aeabi_uidivmod>
20008e60:	9c01      	ldr	r4, [sp, #4]
20008e62:	9800      	ldr	r0, [sp, #0]
20008e64:	fb04 f309 	mul.w	r3, r4, r9
20008e68:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20008e6c:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
20008e70:	455b      	cmp	r3, fp
20008e72:	d905      	bls.n	20008e80 <__udivdi3+0x1cc>
20008e74:	eb1b 0b07 	adds.w	fp, fp, r7
20008e78:	f109 39ff 	add.w	r9, r9, #4294967295
20008e7c:	f0c0 808e 	bcc.w	20008f9c <__udivdi3+0x2e8>
20008e80:	ebc3 0b0b 	rsb	fp, r3, fp
20008e84:	4651      	mov	r1, sl
20008e86:	4658      	mov	r0, fp
20008e88:	f7ff fb32 	bl	200084f0 <__aeabi_uidiv>
20008e8c:	4651      	mov	r1, sl
20008e8e:	4604      	mov	r4, r0
20008e90:	4658      	mov	r0, fp
20008e92:	f7ff fc5b 	bl	2000874c <__aeabi_uidivmod>
20008e96:	9801      	ldr	r0, [sp, #4]
20008e98:	9a00      	ldr	r2, [sp, #0]
20008e9a:	fb00 f304 	mul.w	r3, r0, r4
20008e9e:	fa1f fc82 	uxth.w	ip, r2
20008ea2:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
20008ea6:	4293      	cmp	r3, r2
20008ea8:	d906      	bls.n	20008eb8 <__udivdi3+0x204>
20008eaa:	3c01      	subs	r4, #1
20008eac:	19d2      	adds	r2, r2, r7
20008eae:	d203      	bcs.n	20008eb8 <__udivdi3+0x204>
20008eb0:	4293      	cmp	r3, r2
20008eb2:	d901      	bls.n	20008eb8 <__udivdi3+0x204>
20008eb4:	19d2      	adds	r2, r2, r7
20008eb6:	3c01      	subs	r4, #1
20008eb8:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008ebc:	b2a8      	uxth	r0, r5
20008ebe:	1ad2      	subs	r2, r2, r3
20008ec0:	0c2d      	lsrs	r5, r5, #16
20008ec2:	fa1f fc84 	uxth.w	ip, r4
20008ec6:	0c23      	lsrs	r3, r4, #16
20008ec8:	fb00 f70c 	mul.w	r7, r0, ip
20008ecc:	fb00 fe03 	mul.w	lr, r0, r3
20008ed0:	fb05 e10c 	mla	r1, r5, ip, lr
20008ed4:	fb05 f503 	mul.w	r5, r5, r3
20008ed8:	eb01 4117 	add.w	r1, r1, r7, lsr #16
20008edc:	458e      	cmp	lr, r1
20008ede:	bf88      	it	hi
20008ee0:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
20008ee4:	eb05 4511 	add.w	r5, r5, r1, lsr #16
20008ee8:	42aa      	cmp	r2, r5
20008eea:	d310      	bcc.n	20008f0e <__udivdi3+0x25a>
20008eec:	b2bf      	uxth	r7, r7
20008eee:	fa08 f606 	lsl.w	r6, r8, r6
20008ef2:	eb07 4201 	add.w	r2, r7, r1, lsl #16
20008ef6:	bf14      	ite	ne
20008ef8:	f04f 0e00 	movne.w	lr, #0
20008efc:	f04f 0e01 	moveq.w	lr, #1
20008f00:	4296      	cmp	r6, r2
20008f02:	bf2c      	ite	cs
20008f04:	2600      	movcs	r6, #0
20008f06:	f00e 0601 	andcc.w	r6, lr, #1
20008f0a:	2e00      	cmp	r6, #0
20008f0c:	d087      	beq.n	20008e1e <__udivdi3+0x16a>
20008f0e:	3c01      	subs	r4, #1
20008f10:	2600      	movs	r6, #0
20008f12:	e784      	b.n	20008e1e <__udivdi3+0x16a>
20008f14:	40b5      	lsls	r5, r6
20008f16:	f1c6 0120 	rsb	r1, r6, #32
20008f1a:	fa24 f901 	lsr.w	r9, r4, r1
20008f1e:	fa28 f201 	lsr.w	r2, r8, r1
20008f22:	0c2f      	lsrs	r7, r5, #16
20008f24:	40b4      	lsls	r4, r6
20008f26:	4639      	mov	r1, r7
20008f28:	4648      	mov	r0, r9
20008f2a:	4322      	orrs	r2, r4
20008f2c:	9200      	str	r2, [sp, #0]
20008f2e:	f7ff fadf 	bl	200084f0 <__aeabi_uidiv>
20008f32:	4639      	mov	r1, r7
20008f34:	fa1f fa85 	uxth.w	sl, r5
20008f38:	4683      	mov	fp, r0
20008f3a:	4648      	mov	r0, r9
20008f3c:	f7ff fc06 	bl	2000874c <__aeabi_uidivmod>
20008f40:	9b00      	ldr	r3, [sp, #0]
20008f42:	0c1a      	lsrs	r2, r3, #16
20008f44:	fb0a f30b 	mul.w	r3, sl, fp
20008f48:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20008f4c:	42a3      	cmp	r3, r4
20008f4e:	d903      	bls.n	20008f58 <__udivdi3+0x2a4>
20008f50:	1964      	adds	r4, r4, r5
20008f52:	f10b 3bff 	add.w	fp, fp, #4294967295
20008f56:	d327      	bcc.n	20008fa8 <__udivdi3+0x2f4>
20008f58:	1ae4      	subs	r4, r4, r3
20008f5a:	4639      	mov	r1, r7
20008f5c:	4620      	mov	r0, r4
20008f5e:	f7ff fac7 	bl	200084f0 <__aeabi_uidiv>
20008f62:	4639      	mov	r1, r7
20008f64:	4681      	mov	r9, r0
20008f66:	4620      	mov	r0, r4
20008f68:	f7ff fbf0 	bl	2000874c <__aeabi_uidivmod>
20008f6c:	9800      	ldr	r0, [sp, #0]
20008f6e:	fb0a f309 	mul.w	r3, sl, r9
20008f72:	fa1f fc80 	uxth.w	ip, r0
20008f76:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20008f7a:	42a3      	cmp	r3, r4
20008f7c:	d908      	bls.n	20008f90 <__udivdi3+0x2dc>
20008f7e:	1964      	adds	r4, r4, r5
20008f80:	f109 39ff 	add.w	r9, r9, #4294967295
20008f84:	d204      	bcs.n	20008f90 <__udivdi3+0x2dc>
20008f86:	42a3      	cmp	r3, r4
20008f88:	bf84      	itt	hi
20008f8a:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008f8e:	1964      	addhi	r4, r4, r5
20008f90:	fa08 f806 	lsl.w	r8, r8, r6
20008f94:	1ae4      	subs	r4, r4, r3
20008f96:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
20008f9a:	e706      	b.n	20008daa <__udivdi3+0xf6>
20008f9c:	455b      	cmp	r3, fp
20008f9e:	bf84      	itt	hi
20008fa0:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008fa4:	44bb      	addhi	fp, r7
20008fa6:	e76b      	b.n	20008e80 <__udivdi3+0x1cc>
20008fa8:	42a3      	cmp	r3, r4
20008faa:	bf84      	itt	hi
20008fac:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20008fb0:	1964      	addhi	r4, r4, r5
20008fb2:	e7d1      	b.n	20008f58 <__udivdi3+0x2a4>
20008fb4:	2e4e2e41 	.word	0x2e4e2e41
20008fb8:	2e532e54 	.word	0x2e532e54
20008fbc:	30303320 	.word	0x30303320
20008fc0:	72202c30 	.word	0x72202c30
20008fc4:	79646165 	.word	0x79646165
20008fc8:	726f6620 	.word	0x726f6620
20008fcc:	74636120 	.word	0x74636120
20008fd0:	216e6f69 	.word	0x216e6f69
20008fd4:	0000000d 	.word	0x0000000d
20008fd8:	7270205a 	.word	0x7270205a
20008fdc:	65737365 	.word	0x65737365
20008fe0:	61202c64 	.word	0x61202c64
20008fe4:	76697463 	.word	0x76697463
20008fe8:	6e697461 	.word	0x6e697461
20008fec:	72742067 	.word	0x72742067
20008ff0:	65676769 	.word	0x65676769
20008ff4:	6f732072 	.word	0x6f732072
20008ff8:	6f6e656c 	.word	0x6f6e656c
20008ffc:	000d6469 	.word	0x000d6469
20009000:	72636e49 	.word	0x72636e49
20009004:	6e656d65 	.word	0x6e656d65
20009008:	676e6974 	.word	0x676e6974
2000900c:	6c6f7320 	.word	0x6c6f7320
20009010:	696f6e65 	.word	0x696f6e65
20009014:	69742064 	.word	0x69742064
20009018:	7420656d 	.word	0x7420656d
2000901c:	25203a6f 	.word	0x25203a6f
20009020:	736d2064 	.word	0x736d2064
20009024:	00000a0d 	.word	0x00000a0d
20009028:	6e6e6143 	.word	0x6e6e6143
2000902c:	6420746f 	.word	0x6420746f
20009030:	65726365 	.word	0x65726365
20009034:	746e656d 	.word	0x746e656d
20009038:	6c6f7320 	.word	0x6c6f7320
2000903c:	696f6e65 	.word	0x696f6e65
20009040:	69742064 	.word	0x69742064
20009044:	202c656d 	.word	0x202c656d
20009048:	6d207461 	.word	0x6d207461
2000904c:	203a6e69 	.word	0x203a6e69
20009050:	6d206425 	.word	0x6d206425
20009054:	000a0d73 	.word	0x000a0d73
20009058:	72636544 	.word	0x72636544
2000905c:	6e656d65 	.word	0x6e656d65
20009060:	676e6974 	.word	0x676e6974
20009064:	6c6f7320 	.word	0x6c6f7320
20009068:	696f6e65 	.word	0x696f6e65
2000906c:	69742064 	.word	0x69742064
20009070:	7420656d 	.word	0x7420656d
20009074:	25203a6f 	.word	0x25203a6f
20009078:	736d2064 	.word	0x736d2064
2000907c:	00000a0d 	.word	0x00000a0d
20009080:	76726573 	.word	0x76726573
20009084:	6f645f6f 	.word	0x6f645f6f
20009088:	535f5920 	.word	0x535f5920
2000908c:	465f5445 	.word	0x465f5445
20009090:	4157524f 	.word	0x4157524f
20009094:	000d4452 	.word	0x000d4452
20009098:	76726573 	.word	0x76726573
2000909c:	6f645f6f 	.word	0x6f645f6f
200090a0:	535f5920 	.word	0x535f5920
200090a4:	525f5445 	.word	0x525f5445
200090a8:	52455645 	.word	0x52455645
200090ac:	000d4553 	.word	0x000d4553
200090b0:	76726573 	.word	0x76726573
200090b4:	6f645f6f 	.word	0x6f645f6f
200090b8:	535f5920 	.word	0x535f5920
200090bc:	4e5f5445 	.word	0x4e5f5445
200090c0:	52545545 	.word	0x52545545
200090c4:	000d4c41 	.word	0x000d4c41
200090c8:	76726573 	.word	0x76726573
200090cc:	6f645f6f 	.word	0x6f645f6f
200090d0:	535f5820 	.word	0x535f5820
200090d4:	465f5445 	.word	0x465f5445
200090d8:	4157524f 	.word	0x4157524f
200090dc:	000d4452 	.word	0x000d4452
200090e0:	76726573 	.word	0x76726573
200090e4:	6f645f6f 	.word	0x6f645f6f
200090e8:	535f5820 	.word	0x535f5820
200090ec:	525f5445 	.word	0x525f5445
200090f0:	52455645 	.word	0x52455645
200090f4:	000d4553 	.word	0x000d4553
200090f8:	76726573 	.word	0x76726573
200090fc:	6f645f6f 	.word	0x6f645f6f
20009100:	535f5820 	.word	0x535f5820
20009104:	4e5f5445 	.word	0x4e5f5445
20009108:	52545545 	.word	0x52545545
2000910c:	000d4c41 	.word	0x000d4c41
20009110:	74746553 	.word	0x74746553
20009114:	20676e69 	.word	0x20676e69
20009118:	6f72657a 	.word	0x6f72657a
2000911c:	636f6c20 	.word	0x636f6c20
20009120:	6f697461 	.word	0x6f697461
20009124:	6f66206e 	.word	0x6f66206e
20009128:	65732072 	.word	0x65732072
2000912c:	736f7672 	.word	0x736f7672
20009130:	0000000d 	.word	0x0000000d
20009134:	69676542 	.word	0x69676542
20009138:	6e696e6e 	.word	0x6e696e6e
2000913c:	65732067 	.word	0x65732067
20009140:	612d6b65 	.word	0x612d6b65
20009144:	642d646e 	.word	0x642d646e
20009148:	72747365 	.word	0x72747365
2000914c:	0d21796f 	.word	0x0d21796f
20009150:	00000000 	.word	0x00000000
20009154:	726f6241 	.word	0x726f6241
20009158:	676e6974 	.word	0x676e6974
2000915c:	65657320 	.word	0x65657320
20009160:	6e612d6b 	.word	0x6e612d6b
20009164:	65642d64 	.word	0x65642d64
20009168:	6f727473 	.word	0x6f727473
2000916c:	00000d79 	.word	0x00000d79
20009170:	63656863 	.word	0x63656863
20009174:	6d75736b 	.word	0x6d75736b
20009178:	72726520 	.word	0x72726520
2000917c:	0021726f 	.word	0x0021726f
20009180:	6e676973 	.word	0x6e676973
20009184:	72757461 	.word	0x72757461
20009188:	25203a65 	.word	0x25203a65
2000918c:	3a780964 	.word	0x3a780964
20009190:	09642520 	.word	0x09642520
20009194:	25203a79 	.word	0x25203a79
20009198:	3a770964 	.word	0x3a770964
2000919c:	09642520 	.word	0x09642520
200091a0:	25203a68 	.word	0x25203a68
200091a4:	6e610964 	.word	0x6e610964
200091a8:	3a656c67 	.word	0x3a656c67
200091ac:	0d642520 	.word	0x0d642520
200091b0:	0000000a 	.word	0x0000000a
200091b4:	65732058 	.word	0x65732058
200091b8:	206f7672 	.word	0x206f7672
200091bc:	20746573 	.word	0x20746573
200091c0:	203a6f74 	.word	0x203a6f74
200091c4:	0a0d6425 	.word	0x0a0d6425
200091c8:	00000000 	.word	0x00000000
200091cc:	65732059 	.word	0x65732059
200091d0:	206f7672 	.word	0x206f7672
200091d4:	20746573 	.word	0x20746573
200091d8:	203a6f74 	.word	0x203a6f74
200091dc:	0a0d6425 	.word	0x0a0d6425
200091e0:	00000000 	.word	0x00000000
200091e4:	6f462058 	.word	0x6f462058
200091e8:	72617772 	.word	0x72617772
200091ec:	25203a64 	.word	0x25203a64
200091f0:	20202c64 	.word	0x20202c64
200091f4:	65522058 	.word	0x65522058
200091f8:	73726576 	.word	0x73726576
200091fc:	25203a65 	.word	0x25203a65
20009200:	000a0d64 	.word	0x000a0d64
20009204:	70616548 	.word	0x70616548
20009208:	646e6120 	.word	0x646e6120
2000920c:	61747320 	.word	0x61747320
20009210:	63206b63 	.word	0x63206b63
20009214:	696c6c6f 	.word	0x696c6c6f
20009218:	6e6f6973 	.word	0x6e6f6973
2000921c:	0000000a 	.word	0x0000000a

20009220 <g_config_reg_lut>:
20009220:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
20009230:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
20009240:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
20009250:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
20009260:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
20009270:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
20009280:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
20009290:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

200092a0 <g_gpio_irqn_lut>:
200092a0:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
200092b0:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
200092c0:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
200092d0:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

200092e0 <C.18.2576>:
200092e0:	00000001 00000002 00000004 00000001     ................

200092f0 <_global_impure_ptr>:
200092f0:	20009598 00000043 0000000a              ... C.......

200092fc <blanks.3577>:
200092fc:	20202020 20202020 20202020 20202020                     

2000930c <zeroes.3578>:
2000930c:	30303030 30303030 30303030 30303030     0000000000000000
2000931c:	33323130 37363534 42413938 46454443     0123456789ABCDEF
2000932c:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
2000933c:	006e616e 33323130 37363534 62613938     nan.0123456789ab
2000934c:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
2000935c:	00000030 69666e49 7974696e 00000000     0...Infinity....
2000936c:	004e614e                                NaN.

20009370 <__sf_fake_stdin>:
	...

20009390 <__sf_fake_stdout>:
	...

200093b0 <__sf_fake_stderr>:
	...

200093d0 <charset>:
200093d0:	20009408                                ... 

200093d4 <lconv>:
200093d4:	20009404 2000932c 2000932c 2000932c     ... ,.. ,.. ,.. 
200093e4:	2000932c 2000932c 2000932c 2000932c     ,.. ,.. ,.. ,.. 
200093f4:	2000932c 2000932c ffffffff ffffffff     ,.. ,.. ........
20009404:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
20009414:	00000000                                ....

20009418 <__mprec_tens>:
20009418:	00000000 3ff00000 00000000 40240000     .......?......$@
20009428:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
20009438:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
20009448:	00000000 412e8480 00000000 416312d0     .......A......cA
20009458:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
20009468:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
20009478:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
20009488:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
20009498:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
200094a8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
200094b8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
200094c8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
200094d8:	79d99db4 44ea7843                       ...yCx.D

200094e0 <p05.2463>:
200094e0:	00000005 00000019 0000007d 00000000     ........}.......

200094f0 <__mprec_bigtens>:
200094f0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
20009500:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
20009510:	7f73bf3c 75154fdd                       <.s..O.u

20009518 <__mprec_tinytens>:
20009518:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
20009528:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
20009538:	64ac6f43 0ac80628                       Co.d(...

20009540 <_init>:
20009540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009542:	bf00      	nop
20009544:	bcf8      	pop	{r3, r4, r5, r6, r7}
20009546:	bc08      	pop	{r3}
20009548:	469e      	mov	lr, r3
2000954a:	4770      	bx	lr

2000954c <_fini>:
2000954c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000954e:	bf00      	nop
20009550:	bcf8      	pop	{r3, r4, r5, r6, r7}
20009552:	bc08      	pop	{r3}
20009554:	469e      	mov	lr, r3
20009556:	4770      	bx	lr

20009558 <__frame_dummy_init_array_entry>:
20009558:	0485 2000                                   ... 

2000955c <__do_global_dtors_aux_fini_array_entry>:
2000955c:	0471 2000                                   q.. 
