 
****************************************
Report : area
Design : gcd
Version: O-2018.06-SP3
Date   : Wed Nov  7 19:33:20 2018
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    ts28nphslogl35hdl140f_ssgwc0p81v125c (File: /remote/ailab1/weihang/course/dsp_vsli/28/gcd_direct/syn/library/std/db/ts28nphslogl35hdl140f_ssgwc0p81v125c.db)
    ts28nphslogl35hdh140f_ssgwc0p81v125c (File: /remote/ailab1/weihang/course/dsp_vsli/28/gcd_direct/syn/library/std/db/ts28nphslogl35hdh140f_ssgwc0p81v125c.db)

Number of ports:                          100
Number of nets:                         10958
Number of cells:                        10891
Number of combinational cells:          10824
Number of sequential cells:                67
Number of macros/black boxes:               0
Number of buf/inv:                       2489
Number of references:                     345

Combinational area:               8968.553982
Buf/Inv area:                      865.242006
Noncombinational area:             188.496000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  9157.049982
Total area:                 undefined
1
