;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	MOV -9, <-20
	DJN -1, @-20
	SUB #0, -26
	ADD 10, 10
	SUB #0, @2
	SPL @7, @20
	SUB 0, @0
	CMP #0, @2
	SUB 0, @0
	SUB 7, <20
	SUB #0, @2
	SLT 10, 10
	DJN <121, @102
	SUB @121, 102
	SLT 12, 610
	SUB @27, 40
	SUB @27, 40
	SUB 40, @2
	SUB #0, @2
	SUB 10, 10
	ADD 30, 9
	SUB @27, 40
	SUB @27, 40
	SUB @27, 40
	SUB @27, 40
	ADD 10, 10
	ADD 10, 10
	SUB -61, <-223
	ADD 10, 10
	SUB #0, @2
	SPL <100, 102
	SUB 10, 10
	SPL @7, @20
	SUB #0, @502
	SUB -61, <-223
	SPL 0, <402
	SUB 10, 10
	SUB @121, 103
	ADD -61, <-223
	SLT @121, 102
	DJN @270, @1
	DJN @270, @1
	DJN -1, @-20
	CMP -207, <-130
	ADD 30, 9
	CMP -207, <-130
	MOV -1, <-20
	SUB #0, @2
	ADD 10, 10
