# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" \
"../../../../SCH_IA.ip_user_files/bd/TCH_TDC_OV/ip/TCH_TDC_OV_CH0_EDGE_0/sim/TCH_TDC_OV_CH0_EDGE_0.vhd" \
"../../../../SCH_IA.ip_user_files/bd/TCH_TDC_OV/ip/TCH_TDC_OV_Edge_Detect_0_0/sim/TCH_TDC_OV_Edge_Detect_0_0.vhd" \
"../../../../SCH_IA.ip_user_files/bd/TCH_TDC_OV/ip/TCH_TDC_OV_c_counter_binary_0_0/sim/TCH_TDC_OV_c_counter_binary_0_0.vhd" \
"../../../../SCH_IA.ip_user_files/bd/TCH_TDC_OV/sim/TCH_TDC_OV.vhd" \
"../../../../SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/hdl/TCH_TDC_OV_wrapper.vhd" \
"../../../../SCH_IA.srcs/sim_1/new/TOP_TB.vhd" \

# Do not sort compile order
nosort
