
Test-Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006bc8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08006c88  08006c88  00016c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006cdc  08006cdc  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  08006cdc  08006cdc  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006cdc  08006cdc  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006cdc  08006cdc  00016cdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006ce0  08006ce0  00016ce0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08006ce4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000358  20000030  08006d14  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000388  08006d14  00020388  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   000160c5  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b57  00000000  00000000  0003611d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001380  00000000  00000000  00038c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001268  00000000  00000000  00039ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000133c5  00000000  00000000  0003b260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017d4a  00000000  00000000  0004e625  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00074ce6  00000000  00000000  0006636f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000db055  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004744  00000000  00000000  000db0a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000030 	.word	0x20000030
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006c70 	.word	0x08006c70

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000034 	.word	0x20000034
 8000104:	08006c70 	.word	0x08006c70

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_TIM_OC_DelayElapsedCallback>:
	return ret;
}


void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	b093      	sub	sp, #76	; 0x4c
 8000224:	af02      	add	r7, sp, #8
 8000226:	6078      	str	r0, [r7, #4]
  if (htim == &htim2)
 8000228:	687a      	ldr	r2, [r7, #4]
 800022a:	4bda      	ldr	r3, [pc, #872]	; (8000594 <HAL_TIM_OC_DelayElapsedCallback+0x374>)
 800022c:	429a      	cmp	r2, r3
 800022e:	d000      	beq.n	8000232 <HAL_TIM_OC_DelayElapsedCallback+0x12>
 8000230:	e370      	b.n	8000914 <HAL_TIM_OC_DelayElapsedCallback+0x6f4>
  {
    if (1)
    { // check pin state
      if (ERPA_ON)
 8000232:	4bd9      	ldr	r3, [pc, #868]	; (8000598 <HAL_TIM_OC_DelayElapsedCallback+0x378>)
 8000234:	781b      	ldrb	r3, [r3, #0]
 8000236:	2b00      	cmp	r3, #0
 8000238:	d100      	bne.n	800023c <HAL_TIM_OC_DelayElapsedCallback+0x1c>
 800023a:	e09f      	b.n	800037c <HAL_TIM_OC_DelayElapsedCallback+0x15c>
         * +/- 0.5v Every 100ms
         */

        /* Write to SPI (begin transfer?) */

		while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11));
 800023c:	46c0      	nop			; (mov r8, r8)
 800023e:	2380      	movs	r3, #128	; 0x80
 8000240:	011b      	lsls	r3, r3, #4
 8000242:	4ad6      	ldr	r2, [pc, #856]	; (800059c <HAL_TIM_OC_DelayElapsedCallback+0x37c>)
 8000244:	0019      	movs	r1, r3
 8000246:	0010      	movs	r0, r2
 8000248:	f002 fdce 	bl	8002de8 <HAL_GPIO_ReadPin>
 800024c:	1e03      	subs	r3, r0, #0
 800024e:	d1f6      	bne.n	800023e <HAL_TIM_OC_DelayElapsedCallback+0x1e>
		 * Steps DAC
		 * +/- 0.5v Every 100ms
		*/

		  /* Write to SPI (begin transfer?) */
		HAL_SPI_Transmit(&hspi2, (uint8_t * ) &WRITE, 1, 1);
 8000250:	49d3      	ldr	r1, [pc, #844]	; (80005a0 <HAL_TIM_OC_DelayElapsedCallback+0x380>)
 8000252:	48d4      	ldr	r0, [pc, #848]	; (80005a4 <HAL_TIM_OC_DelayElapsedCallback+0x384>)
 8000254:	2301      	movs	r3, #1
 8000256:	2201      	movs	r2, #1
 8000258:	f004 f938 	bl	80044cc <HAL_SPI_Transmit>
		SPI2->CR1 &= ~(1<<10); // THIS IS NEEDED TO STOP SPI1_SCK FROM GENERATING CLOCK PULSES
 800025c:	4bd2      	ldr	r3, [pc, #840]	; (80005a8 <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 800025e:	681a      	ldr	r2, [r3, #0]
 8000260:	4bd1      	ldr	r3, [pc, #836]	; (80005a8 <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 8000262:	49d2      	ldr	r1, [pc, #840]	; (80005ac <HAL_TIM_OC_DelayElapsedCallback+0x38c>)
 8000264:	400a      	ands	r2, r1
 8000266:	601a      	str	r2, [r3, #0]
		while (!(SPI2->SR));
 8000268:	46c0      	nop			; (mov r8, r8)
 800026a:	4bcf      	ldr	r3, [pc, #828]	; (80005a8 <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 800026c:	689b      	ldr	r3, [r3, #8]
 800026e:	2b00      	cmp	r3, #0
 8000270:	d0fb      	beq.n	800026a <HAL_TIM_OC_DelayElapsedCallback+0x4a>
	    erpa_raw = SPI2->DR;
 8000272:	4bcd      	ldr	r3, [pc, #820]	; (80005a8 <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 8000274:	68db      	ldr	r3, [r3, #12]
 8000276:	001a      	movs	r2, r3
 8000278:	4bcd      	ldr	r3, [pc, #820]	; (80005b0 <HAL_TIM_OC_DelayElapsedCallback+0x390>)
 800027a:	601a      	str	r2, [r3, #0]


		DAC->DHR12R1 = DAC_OUT[step];
 800027c:	4bcd      	ldr	r3, [pc, #820]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 800027e:	781b      	ldrb	r3, [r3, #0]
 8000280:	0019      	movs	r1, r3
 8000282:	4bcd      	ldr	r3, [pc, #820]	; (80005b8 <HAL_TIM_OC_DelayElapsedCallback+0x398>)
 8000284:	4acd      	ldr	r2, [pc, #820]	; (80005bc <HAL_TIM_OC_DelayElapsedCallback+0x39c>)
 8000286:	0089      	lsls	r1, r1, #2
 8000288:	588a      	ldr	r2, [r1, r2]
 800028a:	609a      	str	r2, [r3, #8]

		HAL_ADC_Start_DMA(&hadc, (uint32_t *)adcResultsDMA,
 800028c:	2311      	movs	r3, #17
 800028e:	001a      	movs	r2, r3
 8000290:	49cb      	ldr	r1, [pc, #812]	; (80005c0 <HAL_TIM_OC_DelayElapsedCallback+0x3a0>)
 8000292:	4bcc      	ldr	r3, [pc, #816]	; (80005c4 <HAL_TIM_OC_DelayElapsedCallback+0x3a4>)
 8000294:	0018      	movs	r0, r3
 8000296:	f001 fdf9 	bl	8001e8c <HAL_ADC_Start_DMA>
						  adcChannelCount);
		uint16_t PA0 = adcResultsDMA[0]; 				// ADC_IN0, END_mon: entrance/collimator monitor
 800029a:	2132      	movs	r1, #50	; 0x32
 800029c:	187b      	adds	r3, r7, r1
 800029e:	4ac8      	ldr	r2, [pc, #800]	; (80005c0 <HAL_TIM_OC_DelayElapsedCallback+0x3a0>)
 80002a0:	8812      	ldrh	r2, [r2, #0]
 80002a2:	801a      	strh	r2, [r3, #0]
		uint16_t PA7 = adcResultsDMA[6]; 				// ADC_IN7, SWP_mon: Sweep voltage monitor
 80002a4:	2030      	movs	r0, #48	; 0x30
 80002a6:	183b      	adds	r3, r7, r0
 80002a8:	4ac5      	ldr	r2, [pc, #788]	; (80005c0 <HAL_TIM_OC_DelayElapsedCallback+0x3a0>)
 80002aa:	8992      	ldrh	r2, [r2, #12]
 80002ac:	801a      	strh	r2, [r3, #0]
		uint16_t PB0 = adcResultsDMA[7]; 				// ADC_IN8, TMP 1: Sweep temperature
 80002ae:	242e      	movs	r4, #46	; 0x2e
 80002b0:	193b      	adds	r3, r7, r4
 80002b2:	4ac3      	ldr	r2, [pc, #780]	; (80005c0 <HAL_TIM_OC_DelayElapsedCallback+0x3a0>)
 80002b4:	89d2      	ldrh	r2, [r2, #14]
 80002b6:	801a      	strh	r2, [r3, #0]
		uint16_t PB1 = adcResultsDMA[8]; 				// ADC_IN9, TMP 2: feedbacks
 80002b8:	252c      	movs	r5, #44	; 0x2c
 80002ba:	197b      	adds	r3, r7, r5
 80002bc:	4ac0      	ldr	r2, [pc, #768]	; (80005c0 <HAL_TIM_OC_DelayElapsedCallback+0x3a0>)
 80002be:	8a12      	ldrh	r2, [r2, #16]
 80002c0:	801a      	strh	r2, [r3, #0]

		erpa_buf[0] = erpa_sync;                  		// ERPA SYNC 0xAA MSB
 80002c2:	22aa      	movs	r2, #170	; 0xaa
 80002c4:	4bc0      	ldr	r3, [pc, #768]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 80002c6:	701a      	strb	r2, [r3, #0]
		erpa_buf[1] = erpa_sync;                  		// ERPA SYNC 0xAA LSB
 80002c8:	22aa      	movs	r2, #170	; 0xaa
 80002ca:	4bbf      	ldr	r3, [pc, #764]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 80002cc:	705a      	strb	r2, [r3, #1]
		erpa_buf[2] = ((erpa_seq & 0xFF00) >> 8); 		// ERPA SEQ # MSB
 80002ce:	4bbf      	ldr	r3, [pc, #764]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x3ac>)
 80002d0:	881b      	ldrh	r3, [r3, #0]
 80002d2:	0a1b      	lsrs	r3, r3, #8
 80002d4:	b29b      	uxth	r3, r3
 80002d6:	b2da      	uxtb	r2, r3
 80002d8:	4bbb      	ldr	r3, [pc, #748]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 80002da:	709a      	strb	r2, [r3, #2]
		erpa_buf[3] = (erpa_seq & 0xFF);          		// ERPA SEQ # MSB
 80002dc:	4bbb      	ldr	r3, [pc, #748]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x3ac>)
 80002de:	881b      	ldrh	r3, [r3, #0]
 80002e0:	b2da      	uxtb	r2, r3
 80002e2:	4bb9      	ldr	r3, [pc, #740]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 80002e4:	70da      	strb	r2, [r3, #3]
		erpa_buf[4] = ((PA0 & 0xFF00) >> 8); 	  		// ENDmon MSB
 80002e6:	187b      	adds	r3, r7, r1
 80002e8:	881b      	ldrh	r3, [r3, #0]
 80002ea:	0a1b      	lsrs	r3, r3, #8
 80002ec:	b29b      	uxth	r3, r3
 80002ee:	b2da      	uxtb	r2, r3
 80002f0:	4bb5      	ldr	r3, [pc, #724]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 80002f2:	711a      	strb	r2, [r3, #4]
		erpa_buf[5] = (PA0 & 0xFF);               		// ENDmon LSB
 80002f4:	187b      	adds	r3, r7, r1
 80002f6:	881b      	ldrh	r3, [r3, #0]
 80002f8:	b2da      	uxtb	r2, r3
 80002fa:	4bb3      	ldr	r3, [pc, #716]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 80002fc:	715a      	strb	r2, [r3, #5]
		erpa_buf[6] = ((PA7 & 0xFF00) >> 8);      		// SWP Monitored MSB
 80002fe:	183b      	adds	r3, r7, r0
 8000300:	881b      	ldrh	r3, [r3, #0]
 8000302:	0a1b      	lsrs	r3, r3, #8
 8000304:	b29b      	uxth	r3, r3
 8000306:	b2da      	uxtb	r2, r3
 8000308:	4baf      	ldr	r3, [pc, #700]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 800030a:	719a      	strb	r2, [r3, #6]
		erpa_buf[7] = (PA7 & 0xFF);               		// SWP Monitored LSB
 800030c:	183b      	adds	r3, r7, r0
 800030e:	881b      	ldrh	r3, [r3, #0]
 8000310:	b2da      	uxtb	r2, r3
 8000312:	4bad      	ldr	r3, [pc, #692]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 8000314:	71da      	strb	r2, [r3, #7]
		erpa_buf[8] = ((PB0 & 0xFF00) >> 8);      		// TEMPURATURE 1 MSB
 8000316:	193b      	adds	r3, r7, r4
 8000318:	881b      	ldrh	r3, [r3, #0]
 800031a:	0a1b      	lsrs	r3, r3, #8
 800031c:	b29b      	uxth	r3, r3
 800031e:	b2da      	uxtb	r2, r3
 8000320:	4ba9      	ldr	r3, [pc, #676]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 8000322:	721a      	strb	r2, [r3, #8]
		erpa_buf[9] = (PB0 & 0xFF);               		// TEMPURATURE 1 LSB
 8000324:	193b      	adds	r3, r7, r4
 8000326:	881b      	ldrh	r3, [r3, #0]
 8000328:	b2da      	uxtb	r2, r3
 800032a:	4ba7      	ldr	r3, [pc, #668]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 800032c:	725a      	strb	r2, [r3, #9]
		erpa_buf[10] = ((PB1 & 0xFF00) >> 8);     		// TEMPURATURE 2 MSB
 800032e:	197b      	adds	r3, r7, r5
 8000330:	881b      	ldrh	r3, [r3, #0]
 8000332:	0a1b      	lsrs	r3, r3, #8
 8000334:	b29b      	uxth	r3, r3
 8000336:	b2da      	uxtb	r2, r3
 8000338:	4ba3      	ldr	r3, [pc, #652]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 800033a:	729a      	strb	r2, [r3, #10]
		erpa_buf[11] = (PB1 & 0xFF);                    // TEMPURATURE 2 LSB
 800033c:	197b      	adds	r3, r7, r5
 800033e:	881b      	ldrh	r3, [r3, #0]
 8000340:	b2da      	uxtb	r2, r3
 8000342:	4ba1      	ldr	r3, [pc, #644]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 8000344:	72da      	strb	r2, [r3, #11]
		erpa_buf[12] = ((erpa_raw & 0xFF00) >> 8);      // ERPA eADC MSB
 8000346:	4b9a      	ldr	r3, [pc, #616]	; (80005b0 <HAL_TIM_OC_DelayElapsedCallback+0x390>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	121b      	asrs	r3, r3, #8
 800034c:	b2da      	uxtb	r2, r3
 800034e:	4b9e      	ldr	r3, [pc, #632]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 8000350:	731a      	strb	r2, [r3, #12]
		erpa_buf[13] = (erpa_raw & 0xFF);               // ERPA eADC LSB
 8000352:	4b97      	ldr	r3, [pc, #604]	; (80005b0 <HAL_TIM_OC_DelayElapsedCallback+0x390>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	b2da      	uxtb	r2, r3
 8000358:	4b9b      	ldr	r3, [pc, #620]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 800035a:	735a      	strb	r2, [r3, #13]

		erpa_seq++;
 800035c:	4b9b      	ldr	r3, [pc, #620]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x3ac>)
 800035e:	881b      	ldrh	r3, [r3, #0]
 8000360:	3301      	adds	r3, #1
 8000362:	b29a      	uxth	r2, r3
 8000364:	4b99      	ldr	r3, [pc, #612]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x3ac>)
 8000366:	801a      	strh	r2, [r3, #0]
		if (ERPA_ON)
 8000368:	4b8b      	ldr	r3, [pc, #556]	; (8000598 <HAL_TIM_OC_DelayElapsedCallback+0x378>)
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	2b00      	cmp	r3, #0
 800036e:	d005      	beq.n	800037c <HAL_TIM_OC_DelayElapsedCallback+0x15c>
		{
		  HAL_UART_Transmit(&huart1, erpa_buf, sizeof(erpa_buf), 100);
 8000370:	4995      	ldr	r1, [pc, #596]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 8000372:	4897      	ldr	r0, [pc, #604]	; (80005d0 <HAL_TIM_OC_DelayElapsedCallback+0x3b0>)
 8000374:	2364      	movs	r3, #100	; 0x64
 8000376:	220e      	movs	r2, #14
 8000378:	f005 fc48 	bl	8005c0c <HAL_UART_Transmit>
		}
      }
      if (HK_ON)
 800037c:	4b95      	ldr	r3, [pc, #596]	; (80005d4 <HAL_TIM_OC_DelayElapsedCallback+0x3b4>)
 800037e:	781b      	ldrb	r3, [r3, #0]
 8000380:	2b00      	cmp	r3, #0
 8000382:	d100      	bne.n	8000386 <HAL_TIM_OC_DelayElapsedCallback+0x166>
 8000384:	e31b      	b.n	80009be <HAL_TIM_OC_DelayElapsedCallback+0x79e>
      {
        if (hk_counter == HK_CADENCE)
 8000386:	4b94      	ldr	r3, [pc, #592]	; (80005d8 <HAL_TIM_OC_DelayElapsedCallback+0x3b8>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	2201      	movs	r2, #1
 800038c:	4293      	cmp	r3, r2
 800038e:	d000      	beq.n	8000392 <HAL_TIM_OC_DelayElapsedCallback+0x172>
 8000390:	e2a8      	b.n	80008e4 <HAL_TIM_OC_DelayElapsedCallback+0x6c4>
          int16_t output1;
          int16_t output2;
          int16_t output3;
          int16_t output4;

          buf[0] = REG_TEMP;
 8000392:	2200      	movs	r2, #0
 8000394:	250c      	movs	r5, #12
 8000396:	197b      	adds	r3, r7, r5
 8000398:	701a      	strb	r2, [r3, #0]
          ret = HAL_I2C_Master_Transmit(&hi2c1, ADT7410_1, buf, 1,
 800039a:	2390      	movs	r3, #144	; 0x90
 800039c:	b299      	uxth	r1, r3
 800039e:	262b      	movs	r6, #43	; 0x2b
 80003a0:	19bc      	adds	r4, r7, r6
 80003a2:	197a      	adds	r2, r7, r5
 80003a4:	488d      	ldr	r0, [pc, #564]	; (80005dc <HAL_TIM_OC_DelayElapsedCallback+0x3bc>)
 80003a6:	23fa      	movs	r3, #250	; 0xfa
 80003a8:	009b      	lsls	r3, r3, #2
 80003aa:	9300      	str	r3, [sp, #0]
 80003ac:	2301      	movs	r3, #1
 80003ae:	f002 fdeb 	bl	8002f88 <HAL_I2C_Master_Transmit>
 80003b2:	0003      	movs	r3, r0
 80003b4:	7023      	strb	r3, [r4, #0]
                                        1000);
          if (ret != HAL_OK)
 80003b6:	19bb      	adds	r3, r7, r6
 80003b8:	781b      	ldrb	r3, [r3, #0]
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d008      	beq.n	80003d0 <HAL_TIM_OC_DelayElapsedCallback+0x1b0>
          {
            strcpy((char *)buf, "Error Tx\r\n");
 80003be:	197b      	adds	r3, r7, r5
 80003c0:	4a87      	ldr	r2, [pc, #540]	; (80005e0 <HAL_TIM_OC_DelayElapsedCallback+0x3c0>)
 80003c2:	ca03      	ldmia	r2!, {r0, r1}
 80003c4:	c303      	stmia	r3!, {r0, r1}
 80003c6:	8811      	ldrh	r1, [r2, #0]
 80003c8:	8019      	strh	r1, [r3, #0]
 80003ca:	7892      	ldrb	r2, [r2, #2]
 80003cc:	709a      	strb	r2, [r3, #2]
 80003ce:	e02b      	b.n	8000428 <HAL_TIM_OC_DelayElapsedCallback+0x208>
          }
          else
          {

            /* Read 2 bytes from the temperature register */
            ret = HAL_I2C_Master_Receive(&hi2c1, ADT7410_1, buf, 2,
 80003d0:	2390      	movs	r3, #144	; 0x90
 80003d2:	b299      	uxth	r1, r3
 80003d4:	252b      	movs	r5, #43	; 0x2b
 80003d6:	197c      	adds	r4, r7, r5
 80003d8:	260c      	movs	r6, #12
 80003da:	19ba      	adds	r2, r7, r6
 80003dc:	487f      	ldr	r0, [pc, #508]	; (80005dc <HAL_TIM_OC_DelayElapsedCallback+0x3bc>)
 80003de:	23fa      	movs	r3, #250	; 0xfa
 80003e0:	009b      	lsls	r3, r3, #2
 80003e2:	9300      	str	r3, [sp, #0]
 80003e4:	2302      	movs	r3, #2
 80003e6:	f002 fed7 	bl	8003198 <HAL_I2C_Master_Receive>
 80003ea:	0003      	movs	r3, r0
 80003ec:	7023      	strb	r3, [r4, #0]
                                         1000);
            if (ret != HAL_OK)
 80003ee:	197b      	adds	r3, r7, r5
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d008      	beq.n	8000408 <HAL_TIM_OC_DelayElapsedCallback+0x1e8>
            {
              strcpy((char *)buf, "Error Rx\r\n");
 80003f6:	19bb      	adds	r3, r7, r6
 80003f8:	4a7a      	ldr	r2, [pc, #488]	; (80005e4 <HAL_TIM_OC_DelayElapsedCallback+0x3c4>)
 80003fa:	ca03      	ldmia	r2!, {r0, r1}
 80003fc:	c303      	stmia	r3!, {r0, r1}
 80003fe:	8811      	ldrh	r1, [r2, #0]
 8000400:	8019      	strh	r1, [r3, #0]
 8000402:	7892      	ldrb	r2, [r2, #2]
 8000404:	709a      	strb	r2, [r3, #2]
 8000406:	e00f      	b.n	8000428 <HAL_TIM_OC_DelayElapsedCallback+0x208>
            }
            else
            {
              output1 = (int16_t)(buf[0] << 8);
 8000408:	200c      	movs	r0, #12
 800040a:	183b      	adds	r3, r7, r0
 800040c:	781b      	ldrb	r3, [r3, #0]
 800040e:	021a      	lsls	r2, r3, #8
 8000410:	213e      	movs	r1, #62	; 0x3e
 8000412:	187b      	adds	r3, r7, r1
 8000414:	801a      	strh	r2, [r3, #0]
              output1 = (output1 | buf[1]) >> 3;
 8000416:	187b      	adds	r3, r7, r1
 8000418:	2200      	movs	r2, #0
 800041a:	5e9b      	ldrsh	r3, [r3, r2]
 800041c:	183a      	adds	r2, r7, r0
 800041e:	7852      	ldrb	r2, [r2, #1]
 8000420:	4313      	orrs	r3, r2
 8000422:	10da      	asrs	r2, r3, #3
 8000424:	187b      	adds	r3, r7, r1
 8000426:	801a      	strh	r2, [r3, #0]
            }
          }

          /* Tell ADT7410_2 that we want to read from the temperature register */
          buf[0] = REG_TEMP;
 8000428:	2200      	movs	r2, #0
 800042a:	250c      	movs	r5, #12
 800042c:	197b      	adds	r3, r7, r5
 800042e:	701a      	strb	r2, [r3, #0]
          ret = HAL_I2C_Master_Transmit(&hi2c1, ADT7410_2, buf, 1,
 8000430:	2394      	movs	r3, #148	; 0x94
 8000432:	b299      	uxth	r1, r3
 8000434:	262b      	movs	r6, #43	; 0x2b
 8000436:	19bc      	adds	r4, r7, r6
 8000438:	197a      	adds	r2, r7, r5
 800043a:	4868      	ldr	r0, [pc, #416]	; (80005dc <HAL_TIM_OC_DelayElapsedCallback+0x3bc>)
 800043c:	23fa      	movs	r3, #250	; 0xfa
 800043e:	009b      	lsls	r3, r3, #2
 8000440:	9300      	str	r3, [sp, #0]
 8000442:	2301      	movs	r3, #1
 8000444:	f002 fda0 	bl	8002f88 <HAL_I2C_Master_Transmit>
 8000448:	0003      	movs	r3, r0
 800044a:	7023      	strb	r3, [r4, #0]
                                        1000);
          /* I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout) */
          if (ret != HAL_OK)
 800044c:	19bb      	adds	r3, r7, r6
 800044e:	781b      	ldrb	r3, [r3, #0]
 8000450:	2b00      	cmp	r3, #0
 8000452:	d008      	beq.n	8000466 <HAL_TIM_OC_DelayElapsedCallback+0x246>
          {
            strcpy((char *)buf, "Error Tx\r\n");
 8000454:	197b      	adds	r3, r7, r5
 8000456:	4a62      	ldr	r2, [pc, #392]	; (80005e0 <HAL_TIM_OC_DelayElapsedCallback+0x3c0>)
 8000458:	ca03      	ldmia	r2!, {r0, r1}
 800045a:	c303      	stmia	r3!, {r0, r1}
 800045c:	8811      	ldrh	r1, [r2, #0]
 800045e:	8019      	strh	r1, [r3, #0]
 8000460:	7892      	ldrb	r2, [r2, #2]
 8000462:	709a      	strb	r2, [r3, #2]
 8000464:	e02b      	b.n	80004be <HAL_TIM_OC_DelayElapsedCallback+0x29e>
          }
          else
          {

            /* Read 2 bytes from the temperature register */
            ret = HAL_I2C_Master_Receive(&hi2c1, ADT7410_2, buf, 2,
 8000466:	2394      	movs	r3, #148	; 0x94
 8000468:	b299      	uxth	r1, r3
 800046a:	252b      	movs	r5, #43	; 0x2b
 800046c:	197c      	adds	r4, r7, r5
 800046e:	260c      	movs	r6, #12
 8000470:	19ba      	adds	r2, r7, r6
 8000472:	485a      	ldr	r0, [pc, #360]	; (80005dc <HAL_TIM_OC_DelayElapsedCallback+0x3bc>)
 8000474:	23fa      	movs	r3, #250	; 0xfa
 8000476:	009b      	lsls	r3, r3, #2
 8000478:	9300      	str	r3, [sp, #0]
 800047a:	2302      	movs	r3, #2
 800047c:	f002 fe8c 	bl	8003198 <HAL_I2C_Master_Receive>
 8000480:	0003      	movs	r3, r0
 8000482:	7023      	strb	r3, [r4, #0]
                                         1000);
            if (ret != HAL_OK)
 8000484:	197b      	adds	r3, r7, r5
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	2b00      	cmp	r3, #0
 800048a:	d008      	beq.n	800049e <HAL_TIM_OC_DelayElapsedCallback+0x27e>
            {
              strcpy((char *)buf, "Error Rx\r\n");
 800048c:	19bb      	adds	r3, r7, r6
 800048e:	4a55      	ldr	r2, [pc, #340]	; (80005e4 <HAL_TIM_OC_DelayElapsedCallback+0x3c4>)
 8000490:	ca03      	ldmia	r2!, {r0, r1}
 8000492:	c303      	stmia	r3!, {r0, r1}
 8000494:	8811      	ldrh	r1, [r2, #0]
 8000496:	8019      	strh	r1, [r3, #0]
 8000498:	7892      	ldrb	r2, [r2, #2]
 800049a:	709a      	strb	r2, [r3, #2]
 800049c:	e00f      	b.n	80004be <HAL_TIM_OC_DelayElapsedCallback+0x29e>
            }
            else
            {

              output2 = (int16_t)(buf[0] << 8);
 800049e:	200c      	movs	r0, #12
 80004a0:	183b      	adds	r3, r7, r0
 80004a2:	781b      	ldrb	r3, [r3, #0]
 80004a4:	021a      	lsls	r2, r3, #8
 80004a6:	213c      	movs	r1, #60	; 0x3c
 80004a8:	187b      	adds	r3, r7, r1
 80004aa:	801a      	strh	r2, [r3, #0]
              output2 = (output2 | buf[1]) >> 3;
 80004ac:	187b      	adds	r3, r7, r1
 80004ae:	2200      	movs	r2, #0
 80004b0:	5e9b      	ldrsh	r3, [r3, r2]
 80004b2:	183a      	adds	r2, r7, r0
 80004b4:	7852      	ldrb	r2, [r2, #1]
 80004b6:	4313      	orrs	r3, r2
 80004b8:	10da      	asrs	r2, r3, #3
 80004ba:	187b      	adds	r3, r7, r1
 80004bc:	801a      	strh	r2, [r3, #0]
            }
          }
          // TEMP SENSOR 3
          buf[0] = REG_TEMP;
 80004be:	2200      	movs	r2, #0
 80004c0:	250c      	movs	r5, #12
 80004c2:	197b      	adds	r3, r7, r5
 80004c4:	701a      	strb	r2, [r3, #0]
          ret = HAL_I2C_Master_Transmit(&hi2c1, ADT7410_3, buf, 1,
 80004c6:	2392      	movs	r3, #146	; 0x92
 80004c8:	b299      	uxth	r1, r3
 80004ca:	262b      	movs	r6, #43	; 0x2b
 80004cc:	19bc      	adds	r4, r7, r6
 80004ce:	197a      	adds	r2, r7, r5
 80004d0:	4842      	ldr	r0, [pc, #264]	; (80005dc <HAL_TIM_OC_DelayElapsedCallback+0x3bc>)
 80004d2:	23fa      	movs	r3, #250	; 0xfa
 80004d4:	009b      	lsls	r3, r3, #2
 80004d6:	9300      	str	r3, [sp, #0]
 80004d8:	2301      	movs	r3, #1
 80004da:	f002 fd55 	bl	8002f88 <HAL_I2C_Master_Transmit>
 80004de:	0003      	movs	r3, r0
 80004e0:	7023      	strb	r3, [r4, #0]
                                        1000);
          /* I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout) */
          if (ret != HAL_OK)
 80004e2:	19bb      	adds	r3, r7, r6
 80004e4:	781b      	ldrb	r3, [r3, #0]
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d008      	beq.n	80004fc <HAL_TIM_OC_DelayElapsedCallback+0x2dc>
          {
            strcpy((char *)buf, "Error Tx\r\n");
 80004ea:	197b      	adds	r3, r7, r5
 80004ec:	4a3c      	ldr	r2, [pc, #240]	; (80005e0 <HAL_TIM_OC_DelayElapsedCallback+0x3c0>)
 80004ee:	ca03      	ldmia	r2!, {r0, r1}
 80004f0:	c303      	stmia	r3!, {r0, r1}
 80004f2:	8811      	ldrh	r1, [r2, #0]
 80004f4:	8019      	strh	r1, [r3, #0]
 80004f6:	7892      	ldrb	r2, [r2, #2]
 80004f8:	709a      	strb	r2, [r3, #2]
 80004fa:	e02b      	b.n	8000554 <HAL_TIM_OC_DelayElapsedCallback+0x334>
          }
          else
          {

            /* Read 2 bytes from the temperature register */
            ret = HAL_I2C_Master_Receive(&hi2c1, ADT7410_3, buf, 2,
 80004fc:	2392      	movs	r3, #146	; 0x92
 80004fe:	b299      	uxth	r1, r3
 8000500:	252b      	movs	r5, #43	; 0x2b
 8000502:	197c      	adds	r4, r7, r5
 8000504:	260c      	movs	r6, #12
 8000506:	19ba      	adds	r2, r7, r6
 8000508:	4834      	ldr	r0, [pc, #208]	; (80005dc <HAL_TIM_OC_DelayElapsedCallback+0x3bc>)
 800050a:	23fa      	movs	r3, #250	; 0xfa
 800050c:	009b      	lsls	r3, r3, #2
 800050e:	9300      	str	r3, [sp, #0]
 8000510:	2302      	movs	r3, #2
 8000512:	f002 fe41 	bl	8003198 <HAL_I2C_Master_Receive>
 8000516:	0003      	movs	r3, r0
 8000518:	7023      	strb	r3, [r4, #0]
                                         1000);
            if (ret != HAL_OK)
 800051a:	197b      	adds	r3, r7, r5
 800051c:	781b      	ldrb	r3, [r3, #0]
 800051e:	2b00      	cmp	r3, #0
 8000520:	d008      	beq.n	8000534 <HAL_TIM_OC_DelayElapsedCallback+0x314>
            {
              strcpy((char *)buf, "Error Rx\r\n");
 8000522:	19bb      	adds	r3, r7, r6
 8000524:	4a2f      	ldr	r2, [pc, #188]	; (80005e4 <HAL_TIM_OC_DelayElapsedCallback+0x3c4>)
 8000526:	ca03      	ldmia	r2!, {r0, r1}
 8000528:	c303      	stmia	r3!, {r0, r1}
 800052a:	8811      	ldrh	r1, [r2, #0]
 800052c:	8019      	strh	r1, [r3, #0]
 800052e:	7892      	ldrb	r2, [r2, #2]
 8000530:	709a      	strb	r2, [r3, #2]
 8000532:	e00f      	b.n	8000554 <HAL_TIM_OC_DelayElapsedCallback+0x334>
            }
            else
            {

              output3 = (int16_t)(buf[0] << 8);
 8000534:	200c      	movs	r0, #12
 8000536:	183b      	adds	r3, r7, r0
 8000538:	781b      	ldrb	r3, [r3, #0]
 800053a:	021a      	lsls	r2, r3, #8
 800053c:	213a      	movs	r1, #58	; 0x3a
 800053e:	187b      	adds	r3, r7, r1
 8000540:	801a      	strh	r2, [r3, #0]
              output3 = (output3 | buf[1]) >> 3;
 8000542:	187b      	adds	r3, r7, r1
 8000544:	2200      	movs	r2, #0
 8000546:	5e9b      	ldrsh	r3, [r3, r2]
 8000548:	183a      	adds	r2, r7, r0
 800054a:	7852      	ldrb	r2, [r2, #1]
 800054c:	4313      	orrs	r3, r2
 800054e:	10da      	asrs	r2, r3, #3
 8000550:	187b      	adds	r3, r7, r1
 8000552:	801a      	strh	r2, [r3, #0]
            }
          }
          /* TEMP SENSOR 4 */
          buf[0] = REG_TEMP;
 8000554:	2200      	movs	r2, #0
 8000556:	250c      	movs	r5, #12
 8000558:	197b      	adds	r3, r7, r5
 800055a:	701a      	strb	r2, [r3, #0]
          ret = HAL_I2C_Master_Transmit(&hi2c1, ADT7410_4, buf, 1,
 800055c:	2396      	movs	r3, #150	; 0x96
 800055e:	b299      	uxth	r1, r3
 8000560:	262b      	movs	r6, #43	; 0x2b
 8000562:	19bc      	adds	r4, r7, r6
 8000564:	197a      	adds	r2, r7, r5
 8000566:	481d      	ldr	r0, [pc, #116]	; (80005dc <HAL_TIM_OC_DelayElapsedCallback+0x3bc>)
 8000568:	23fa      	movs	r3, #250	; 0xfa
 800056a:	009b      	lsls	r3, r3, #2
 800056c:	9300      	str	r3, [sp, #0]
 800056e:	2301      	movs	r3, #1
 8000570:	f002 fd0a 	bl	8002f88 <HAL_I2C_Master_Transmit>
 8000574:	0003      	movs	r3, r0
 8000576:	7023      	strb	r3, [r4, #0]
                                        1000);
          /* I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout) */
          if (ret != HAL_OK)
 8000578:	19bb      	adds	r3, r7, r6
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	2b00      	cmp	r3, #0
 800057e:	d033      	beq.n	80005e8 <HAL_TIM_OC_DelayElapsedCallback+0x3c8>
          {
            strcpy((char *)buf, "Error Tx\r\n");
 8000580:	197b      	adds	r3, r7, r5
 8000582:	4a17      	ldr	r2, [pc, #92]	; (80005e0 <HAL_TIM_OC_DelayElapsedCallback+0x3c0>)
 8000584:	ca03      	ldmia	r2!, {r0, r1}
 8000586:	c303      	stmia	r3!, {r0, r1}
 8000588:	8811      	ldrh	r1, [r2, #0]
 800058a:	8019      	strh	r1, [r3, #0]
 800058c:	7892      	ldrb	r2, [r2, #2]
 800058e:	709a      	strb	r2, [r3, #2]
 8000590:	e056      	b.n	8000640 <HAL_TIM_OC_DelayElapsedCallback+0x420>
 8000592:	46c0      	nop			; (mov r8, r8)
 8000594:	20000240 	.word	0x20000240
 8000598:	20000021 	.word	0x20000021
 800059c:	48000400 	.word	0x48000400
 80005a0:	08006cc0 	.word	0x08006cc0
 80005a4:	20000194 	.word	0x20000194
 80005a8:	40003800 	.word	0x40003800
 80005ac:	fffffbff 	.word	0xfffffbff
 80005b0:	2000033c 	.word	0x2000033c
 80005b4:	20000336 	.word	0x20000336
 80005b8:	40007400 	.word	0x40007400
 80005bc:	20000000 	.word	0x20000000
 80005c0:	20000314 	.word	0x20000314
 80005c4:	2000004c 	.word	0x2000004c
 80005c8:	20000340 	.word	0x20000340
 80005cc:	2000034e 	.word	0x2000034e
 80005d0:	20000288 	.word	0x20000288
 80005d4:	20000022 	.word	0x20000022
 80005d8:	20000380 	.word	0x20000380
 80005dc:	200000e4 	.word	0x200000e4
 80005e0:	08006c88 	.word	0x08006c88
 80005e4:	08006c94 	.word	0x08006c94
          }
          else
          {

            /* Read 2 bytes from the temperature register */
            ret = HAL_I2C_Master_Receive(&hi2c1, ADT7410_4, buf, 2,
 80005e8:	2396      	movs	r3, #150	; 0x96
 80005ea:	b299      	uxth	r1, r3
 80005ec:	252b      	movs	r5, #43	; 0x2b
 80005ee:	197c      	adds	r4, r7, r5
 80005f0:	260c      	movs	r6, #12
 80005f2:	19ba      	adds	r2, r7, r6
 80005f4:	48be      	ldr	r0, [pc, #760]	; (80008f0 <HAL_TIM_OC_DelayElapsedCallback+0x6d0>)
 80005f6:	23fa      	movs	r3, #250	; 0xfa
 80005f8:	009b      	lsls	r3, r3, #2
 80005fa:	9300      	str	r3, [sp, #0]
 80005fc:	2302      	movs	r3, #2
 80005fe:	f002 fdcb 	bl	8003198 <HAL_I2C_Master_Receive>
 8000602:	0003      	movs	r3, r0
 8000604:	7023      	strb	r3, [r4, #0]
                                         1000);
            if (ret != HAL_OK)
 8000606:	197b      	adds	r3, r7, r5
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d008      	beq.n	8000620 <HAL_TIM_OC_DelayElapsedCallback+0x400>
            {
              strcpy((char *)buf, "Error Rx\r\n");
 800060e:	19bb      	adds	r3, r7, r6
 8000610:	4ab8      	ldr	r2, [pc, #736]	; (80008f4 <HAL_TIM_OC_DelayElapsedCallback+0x6d4>)
 8000612:	ca03      	ldmia	r2!, {r0, r1}
 8000614:	c303      	stmia	r3!, {r0, r1}
 8000616:	8811      	ldrh	r1, [r2, #0]
 8000618:	8019      	strh	r1, [r3, #0]
 800061a:	7892      	ldrb	r2, [r2, #2]
 800061c:	709a      	strb	r2, [r3, #2]
 800061e:	e00f      	b.n	8000640 <HAL_TIM_OC_DelayElapsedCallback+0x420>
            }
            else
            {

              output4 = (int16_t)(buf[0] << 8);
 8000620:	200c      	movs	r0, #12
 8000622:	183b      	adds	r3, r7, r0
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	021a      	lsls	r2, r3, #8
 8000628:	2138      	movs	r1, #56	; 0x38
 800062a:	187b      	adds	r3, r7, r1
 800062c:	801a      	strh	r2, [r3, #0]
              output4 = (output4 | buf[1]) >> 3;
 800062e:	187b      	adds	r3, r7, r1
 8000630:	2200      	movs	r2, #0
 8000632:	5e9b      	ldrsh	r3, [r3, r2]
 8000634:	183a      	adds	r2, r7, r0
 8000636:	7852      	ldrb	r2, [r2, #1]
 8000638:	4313      	orrs	r3, r2
 800063a:	10da      	asrs	r2, r3, #3
 800063c:	187b      	adds	r3, r7, r1
 800063e:	801a      	strh	r2, [r3, #0]
            }
          }

          HAL_ADC_Start_DMA(&hadc, (uint32_t *)adcResultsDMA,
 8000640:	2311      	movs	r3, #17
 8000642:	001a      	movs	r2, r3
 8000644:	49ac      	ldr	r1, [pc, #688]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 8000646:	4bad      	ldr	r3, [pc, #692]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000648:	0018      	movs	r0, r3
 800064a:	f001 fc1f 	bl	8001e8c <HAL_ADC_Start_DMA>
                            adcChannelCount);

          uint16_t PA1 = adcResultsDMA[1];       // ADC_IN1, BUS_Vmon: instrument bus voltage monitor
 800064e:	2128      	movs	r1, #40	; 0x28
 8000650:	187b      	adds	r3, r7, r1
 8000652:	4aa9      	ldr	r2, [pc, #676]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 8000654:	8852      	ldrh	r2, [r2, #2]
 8000656:	801a      	strh	r2, [r3, #0]
          uint16_t PA2 = adcResultsDMA[2];       // ADC_IN2, BUS_Imon: instrument bus current monitor
 8000658:	2026      	movs	r0, #38	; 0x26
 800065a:	183b      	adds	r3, r7, r0
 800065c:	4aa6      	ldr	r2, [pc, #664]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 800065e:	8892      	ldrh	r2, [r2, #4]
 8000660:	801a      	strh	r2, [r3, #0]
          uint16_t PA3 = adcResultsDMA[3];       // ADC_IN3, 3v3_mon: Accurate 5V for ADC monitor
 8000662:	2424      	movs	r4, #36	; 0x24
 8000664:	193b      	adds	r3, r7, r4
 8000666:	4aa4      	ldr	r2, [pc, #656]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 8000668:	88d2      	ldrh	r2, [r2, #6]
 800066a:	801a      	strh	r2, [r3, #0]
          uint16_t PA5 = adcResultsDMA[4];       // ADC_IN5, n150v_mon: n150 voltage monitor
 800066c:	2522      	movs	r5, #34	; 0x22
 800066e:	197b      	adds	r3, r7, r5
 8000670:	4aa1      	ldr	r2, [pc, #644]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 8000672:	8912      	ldrh	r2, [r2, #8]
 8000674:	801a      	strh	r2, [r3, #0]
          uint16_t PA6 = adcResultsDMA[5];       // ADC_IN6, n800v_mon: n800 voltage monitor
 8000676:	2620      	movs	r6, #32
 8000678:	19bb      	adds	r3, r7, r6
 800067a:	4a9f      	ldr	r2, [pc, #636]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 800067c:	8952      	ldrh	r2, [r2, #10]
 800067e:	801a      	strh	r2, [r3, #0]
          uint16_t PC0 = adcResultsDMA[9];       // ADC_IN10, 2v5_mon: 2.5v voltage monitor
 8000680:	231e      	movs	r3, #30
 8000682:	18fb      	adds	r3, r7, r3
 8000684:	4a9c      	ldr	r2, [pc, #624]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 8000686:	8a52      	ldrh	r2, [r2, #18]
 8000688:	801a      	strh	r2, [r3, #0]
          uint16_t PC1 = adcResultsDMA[10];      // ADC_IN11, n5v_mon: n5v voltage monitor
 800068a:	221c      	movs	r2, #28
 800068c:	18bb      	adds	r3, r7, r2
 800068e:	4a9a      	ldr	r2, [pc, #616]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 8000690:	8a92      	ldrh	r2, [r2, #20]
 8000692:	801a      	strh	r2, [r3, #0]
          uint16_t PC2 = adcResultsDMA[11];      // ADC_IN12, 5v_mon: 5v voltage monitor
 8000694:	231a      	movs	r3, #26
 8000696:	18fb      	adds	r3, r7, r3
 8000698:	4a97      	ldr	r2, [pc, #604]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 800069a:	8ad2      	ldrh	r2, [r2, #22]
 800069c:	801a      	strh	r2, [r3, #0]
          uint16_t PC3 = adcResultsDMA[12];      // ADC_IN13, n3v3_mon: n3v3 voltage monitor
 800069e:	2218      	movs	r2, #24
 80006a0:	18bb      	adds	r3, r7, r2
 80006a2:	4a95      	ldr	r2, [pc, #596]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 80006a4:	8b12      	ldrh	r2, [r2, #24]
 80006a6:	801a      	strh	r2, [r3, #0]
          uint16_t PC4 = adcResultsDMA[13];      // ADC_IN14, 5vref_mon: 5v reference voltage monitor
 80006a8:	2316      	movs	r3, #22
 80006aa:	18fb      	adds	r3, r7, r3
 80006ac:	4a92      	ldr	r2, [pc, #584]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 80006ae:	8b52      	ldrh	r2, [r2, #26]
 80006b0:	801a      	strh	r2, [r3, #0]
          uint16_t PC5 = adcResultsDMA[14];      // ADC_IN15, 15v_mon: 15v voltage monitor
 80006b2:	2214      	movs	r2, #20
 80006b4:	18bb      	adds	r3, r7, r2
 80006b6:	4a90      	ldr	r2, [pc, #576]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 80006b8:	8b92      	ldrh	r2, [r2, #28]
 80006ba:	801a      	strh	r2, [r3, #0]
          uint16_t MCU_TEMP = adcResultsDMA[15]; //(internally connected) ADC_IN16, VSENSE
 80006bc:	2312      	movs	r3, #18
 80006be:	18fb      	adds	r3, r7, r3
 80006c0:	4a8d      	ldr	r2, [pc, #564]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 80006c2:	8bd2      	ldrh	r2, [r2, #30]
 80006c4:	801a      	strh	r2, [r3, #0]
          uint16_t MCU_VREF = adcResultsDMA[16]; //(internally connected) ADC_IN17, VREFINT
 80006c6:	2210      	movs	r2, #16
 80006c8:	18bb      	adds	r3, r7, r2
 80006ca:	4a8b      	ldr	r2, [pc, #556]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 80006cc:	8c12      	ldrh	r2, [r2, #32]
 80006ce:	801a      	strh	r2, [r3, #0]


          hk_buf[0] = hk_sync;                     // HK SYNC 0xCC MSB					0 SYNC
 80006d0:	22cc      	movs	r2, #204	; 0xcc
 80006d2:	4b8b      	ldr	r3, [pc, #556]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 80006d4:	701a      	strb	r2, [r3, #0]
          hk_buf[1] = hk_sync;                     // HK SYNC 0xCC LSB
 80006d6:	22cc      	movs	r2, #204	; 0xcc
 80006d8:	4b89      	ldr	r3, [pc, #548]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 80006da:	705a      	strb	r2, [r3, #1]
          hk_buf[2] = ((hk_seq & 0xFF00) >> 8);    // HK SEQ # MSB		1 SEQUENCE
 80006dc:	4b89      	ldr	r3, [pc, #548]	; (8000904 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 80006de:	881b      	ldrh	r3, [r3, #0]
 80006e0:	0a1b      	lsrs	r3, r3, #8
 80006e2:	b29b      	uxth	r3, r3
 80006e4:	b2da      	uxtb	r2, r3
 80006e6:	4b86      	ldr	r3, [pc, #536]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 80006e8:	709a      	strb	r2, [r3, #2]
          hk_buf[3] = (hk_seq & 0xFF);             // HK SEQ # LSB
 80006ea:	4b86      	ldr	r3, [pc, #536]	; (8000904 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 80006ec:	881b      	ldrh	r3, [r3, #0]
 80006ee:	b2da      	uxtb	r2, r3
 80006f0:	4b83      	ldr	r3, [pc, #524]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 80006f2:	70da      	strb	r2, [r3, #3]
          hk_buf[4] = ((MCU_TEMP & 0xFF00) >> 8); // VSENSE MSB		13 VSENSE
 80006f4:	2312      	movs	r3, #18
 80006f6:	18fb      	adds	r3, r7, r3
 80006f8:	881b      	ldrh	r3, [r3, #0]
 80006fa:	0a1b      	lsrs	r3, r3, #8
 80006fc:	b29b      	uxth	r3, r3
 80006fe:	b2da      	uxtb	r2, r3
 8000700:	4b7f      	ldr	r3, [pc, #508]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 8000702:	711a      	strb	r2, [r3, #4]
          hk_buf[5] = (MCU_TEMP & 0xFF);          // VSENSE LSB
 8000704:	2312      	movs	r3, #18
 8000706:	18fb      	adds	r3, r7, r3
 8000708:	881b      	ldrh	r3, [r3, #0]
 800070a:	b2da      	uxtb	r2, r3
 800070c:	4b7c      	ldr	r3, [pc, #496]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 800070e:	715a      	strb	r2, [r3, #5]
          hk_buf[6] = ((MCU_VREF & 0xFF00) >> 8);
 8000710:	2210      	movs	r2, #16
 8000712:	18bb      	adds	r3, r7, r2
 8000714:	881b      	ldrh	r3, [r3, #0]
 8000716:	0a1b      	lsrs	r3, r3, #8
 8000718:	b29b      	uxth	r3, r3
 800071a:	b2da      	uxtb	r2, r3
 800071c:	4b78      	ldr	r3, [pc, #480]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 800071e:	719a      	strb	r2, [r3, #6]
          hk_buf[7] = (MCU_VREF & 0xFF);
 8000720:	2210      	movs	r2, #16
 8000722:	18bb      	adds	r3, r7, r2
 8000724:	881b      	ldrh	r3, [r3, #0]
 8000726:	b2da      	uxtb	r2, r3
 8000728:	4b75      	ldr	r3, [pc, #468]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 800072a:	71da      	strb	r2, [r3, #7]
          hk_buf[8] = ((output1 & 0xFF00) >> 8);
 800072c:	233e      	movs	r3, #62	; 0x3e
 800072e:	18fb      	adds	r3, r7, r3
 8000730:	2200      	movs	r2, #0
 8000732:	5e9b      	ldrsh	r3, [r3, r2]
 8000734:	121b      	asrs	r3, r3, #8
 8000736:	b2da      	uxtb	r2, r3
 8000738:	4b71      	ldr	r3, [pc, #452]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 800073a:	721a      	strb	r2, [r3, #8]
          hk_buf[9] = (output1 & 0xFF);
 800073c:	233e      	movs	r3, #62	; 0x3e
 800073e:	18fb      	adds	r3, r7, r3
 8000740:	881b      	ldrh	r3, [r3, #0]
 8000742:	b2da      	uxtb	r2, r3
 8000744:	4b6e      	ldr	r3, [pc, #440]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 8000746:	725a      	strb	r2, [r3, #9]
          hk_buf[10] = ((output2 & 0xFF00) >> 8);
 8000748:	233c      	movs	r3, #60	; 0x3c
 800074a:	18fb      	adds	r3, r7, r3
 800074c:	2200      	movs	r2, #0
 800074e:	5e9b      	ldrsh	r3, [r3, r2]
 8000750:	121b      	asrs	r3, r3, #8
 8000752:	b2da      	uxtb	r2, r3
 8000754:	4b6a      	ldr	r3, [pc, #424]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 8000756:	729a      	strb	r2, [r3, #10]
          hk_buf[11] = (output2 & 0xFF);
 8000758:	233c      	movs	r3, #60	; 0x3c
 800075a:	18fb      	adds	r3, r7, r3
 800075c:	881b      	ldrh	r3, [r3, #0]
 800075e:	b2da      	uxtb	r2, r3
 8000760:	4b67      	ldr	r3, [pc, #412]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 8000762:	72da      	strb	r2, [r3, #11]
          hk_buf[12] = ((output3 & 0xFF00) >> 8);
 8000764:	233a      	movs	r3, #58	; 0x3a
 8000766:	18fb      	adds	r3, r7, r3
 8000768:	2200      	movs	r2, #0
 800076a:	5e9b      	ldrsh	r3, [r3, r2]
 800076c:	121b      	asrs	r3, r3, #8
 800076e:	b2da      	uxtb	r2, r3
 8000770:	4b63      	ldr	r3, [pc, #396]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 8000772:	731a      	strb	r2, [r3, #12]
          hk_buf[13] = (output3 & 0xFF);
 8000774:	233a      	movs	r3, #58	; 0x3a
 8000776:	18fb      	adds	r3, r7, r3
 8000778:	881b      	ldrh	r3, [r3, #0]
 800077a:	b2da      	uxtb	r2, r3
 800077c:	4b60      	ldr	r3, [pc, #384]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 800077e:	735a      	strb	r2, [r3, #13]
          hk_buf[14] = ((output4 & 0xFF00) >> 8);
 8000780:	2338      	movs	r3, #56	; 0x38
 8000782:	18fb      	adds	r3, r7, r3
 8000784:	2200      	movs	r2, #0
 8000786:	5e9b      	ldrsh	r3, [r3, r2]
 8000788:	121b      	asrs	r3, r3, #8
 800078a:	b2da      	uxtb	r2, r3
 800078c:	4b5c      	ldr	r3, [pc, #368]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 800078e:	739a      	strb	r2, [r3, #14]
          hk_buf[15] = (output4 & 0xFF);
 8000790:	2338      	movs	r3, #56	; 0x38
 8000792:	18fb      	adds	r3, r7, r3
 8000794:	881b      	ldrh	r3, [r3, #0]
 8000796:	b2da      	uxtb	r2, r3
 8000798:	4b59      	ldr	r3, [pc, #356]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 800079a:	73da      	strb	r2, [r3, #15]
          hk_buf[16] = ((PA1 & 0xFF00) >> 8);       // BUS_Vmon MSB			2 BUS_VMON PA1
 800079c:	187b      	adds	r3, r7, r1
 800079e:	881b      	ldrh	r3, [r3, #0]
 80007a0:	0a1b      	lsrs	r3, r3, #8
 80007a2:	b29b      	uxth	r3, r3
 80007a4:	b2da      	uxtb	r2, r3
 80007a6:	4b56      	ldr	r3, [pc, #344]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 80007a8:	741a      	strb	r2, [r3, #16]
          hk_buf[17] = (PA1 & 0xFF);                // BUS_Vmon LSB
 80007aa:	187b      	adds	r3, r7, r1
 80007ac:	881b      	ldrh	r3, [r3, #0]
 80007ae:	b2da      	uxtb	r2, r3
 80007b0:	4b53      	ldr	r3, [pc, #332]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 80007b2:	745a      	strb	r2, [r3, #17]
          hk_buf[18] = ((PA2 & 0xFF00) >> 8);       // BUS_Imon MSB			3 BUS_IMON PA2
 80007b4:	183b      	adds	r3, r7, r0
 80007b6:	881b      	ldrh	r3, [r3, #0]
 80007b8:	0a1b      	lsrs	r3, r3, #8
 80007ba:	b29b      	uxth	r3, r3
 80007bc:	b2da      	uxtb	r2, r3
 80007be:	4b50      	ldr	r3, [pc, #320]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 80007c0:	749a      	strb	r2, [r3, #18]
          hk_buf[19] = (PA2 & 0xFF);                // BUS_Imon LSB
 80007c2:	183b      	adds	r3, r7, r0
 80007c4:	881b      	ldrh	r3, [r3, #0]
 80007c6:	b2da      	uxtb	r2, r3
 80007c8:	4b4d      	ldr	r3, [pc, #308]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 80007ca:	74da      	strb	r2, [r3, #19]
          hk_buf[20] = ((PC0 & 0xFF00) >> 8);      	// 2v5_mon MSB			7 2V5_MON PC0
 80007cc:	211e      	movs	r1, #30
 80007ce:	187b      	adds	r3, r7, r1
 80007d0:	881b      	ldrh	r3, [r3, #0]
 80007d2:	0a1b      	lsrs	r3, r3, #8
 80007d4:	b29b      	uxth	r3, r3
 80007d6:	b2da      	uxtb	r2, r3
 80007d8:	4b49      	ldr	r3, [pc, #292]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 80007da:	751a      	strb	r2, [r3, #20]
          hk_buf[21] = (PC0 & 0xFF);               	// 2v5_mon LSB
 80007dc:	187b      	adds	r3, r7, r1
 80007de:	881b      	ldrh	r3, [r3, #0]
 80007e0:	b2da      	uxtb	r2, r3
 80007e2:	4b47      	ldr	r3, [pc, #284]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 80007e4:	755a      	strb	r2, [r3, #21]
          hk_buf[22] = ((PA3 & 0xFF00) >> 8);       // 3v3_mon MSB			4 3v3_MON PA3
 80007e6:	193b      	adds	r3, r7, r4
 80007e8:	881b      	ldrh	r3, [r3, #0]
 80007ea:	0a1b      	lsrs	r3, r3, #8
 80007ec:	b29b      	uxth	r3, r3
 80007ee:	b2da      	uxtb	r2, r3
 80007f0:	4b43      	ldr	r3, [pc, #268]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 80007f2:	759a      	strb	r2, [r3, #22]
          hk_buf[23] = (PA3 & 0xFF);                // 3v3_mon LSB
 80007f4:	193b      	adds	r3, r7, r4
 80007f6:	881b      	ldrh	r3, [r3, #0]
 80007f8:	b2da      	uxtb	r2, r3
 80007fa:	4b41      	ldr	r3, [pc, #260]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 80007fc:	75da      	strb	r2, [r3, #23]
          hk_buf[24] = ((PC2 & 0xFF00) >> 8);      	// 5v_mon MSB			9 5V_MON PC2
 80007fe:	201a      	movs	r0, #26
 8000800:	183b      	adds	r3, r7, r0
 8000802:	881b      	ldrh	r3, [r3, #0]
 8000804:	0a1b      	lsrs	r3, r3, #8
 8000806:	b29b      	uxth	r3, r3
 8000808:	b2da      	uxtb	r2, r3
 800080a:	4b3d      	ldr	r3, [pc, #244]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 800080c:	761a      	strb	r2, [r3, #24]
          hk_buf[25] = (PC2 & 0xFF);               	// 5v_mon LSB
 800080e:	183b      	adds	r3, r7, r0
 8000810:	881b      	ldrh	r3, [r3, #0]
 8000812:	b2da      	uxtb	r2, r3
 8000814:	4b3a      	ldr	r3, [pc, #232]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 8000816:	765a      	strb	r2, [r3, #25]
          hk_buf[26] = ((PC3 & 0xFF00) >> 8);      	// n3v3_mon MSB			10 N3V3_MON PC3
 8000818:	2018      	movs	r0, #24
 800081a:	183b      	adds	r3, r7, r0
 800081c:	881b      	ldrh	r3, [r3, #0]
 800081e:	0a1b      	lsrs	r3, r3, #8
 8000820:	b29b      	uxth	r3, r3
 8000822:	b2da      	uxtb	r2, r3
 8000824:	4b36      	ldr	r3, [pc, #216]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 8000826:	769a      	strb	r2, [r3, #26]
          hk_buf[27] = (PC3 & 0xFF);               	// n3v3_mon LSB
 8000828:	183b      	adds	r3, r7, r0
 800082a:	881b      	ldrh	r3, [r3, #0]
 800082c:	b2da      	uxtb	r2, r3
 800082e:	4b34      	ldr	r3, [pc, #208]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 8000830:	76da      	strb	r2, [r3, #27]
          hk_buf[28] = ((PC1 & 0xFF00) >> 8);      	// n5v_mon MSB			8 N5V_MON PC1
 8000832:	211c      	movs	r1, #28
 8000834:	187b      	adds	r3, r7, r1
 8000836:	881b      	ldrh	r3, [r3, #0]
 8000838:	0a1b      	lsrs	r3, r3, #8
 800083a:	b29b      	uxth	r3, r3
 800083c:	b2da      	uxtb	r2, r3
 800083e:	4b30      	ldr	r3, [pc, #192]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 8000840:	771a      	strb	r2, [r3, #28]
          hk_buf[29] = (PC1 & 0xFF);               	// n5v_mon LSB
 8000842:	187b      	adds	r3, r7, r1
 8000844:	881b      	ldrh	r3, [r3, #0]
 8000846:	b2da      	uxtb	r2, r3
 8000848:	4b2d      	ldr	r3, [pc, #180]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 800084a:	775a      	strb	r2, [r3, #29]
          hk_buf[30] = ((PC5 & 0xFF00) >> 8);      	// 15v_mon MSB			12 15V_MON PC5
 800084c:	2114      	movs	r1, #20
 800084e:	187b      	adds	r3, r7, r1
 8000850:	881b      	ldrh	r3, [r3, #0]
 8000852:	0a1b      	lsrs	r3, r3, #8
 8000854:	b29b      	uxth	r3, r3
 8000856:	b2da      	uxtb	r2, r3
 8000858:	4b29      	ldr	r3, [pc, #164]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 800085a:	779a      	strb	r2, [r3, #30]
          hk_buf[31] = (PC5 & 0xFF);               	// 15v_mon LSB
 800085c:	187b      	adds	r3, r7, r1
 800085e:	881b      	ldrh	r3, [r3, #0]
 8000860:	b2da      	uxtb	r2, r3
 8000862:	4b27      	ldr	r3, [pc, #156]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 8000864:	77da      	strb	r2, [r3, #31]
          hk_buf[32] = ((PC4 & 0xFF00) >> 8);      	// 5vref_mon MSB		11 5VREF_MON PC4
 8000866:	2016      	movs	r0, #22
 8000868:	183b      	adds	r3, r7, r0
 800086a:	881b      	ldrh	r3, [r3, #0]
 800086c:	0a1b      	lsrs	r3, r3, #8
 800086e:	b29b      	uxth	r3, r3
 8000870:	b2d9      	uxtb	r1, r3
 8000872:	4b23      	ldr	r3, [pc, #140]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 8000874:	2220      	movs	r2, #32
 8000876:	5499      	strb	r1, [r3, r2]
          hk_buf[33] = (PC4 & 0xFF);               	// 5vref_mon LSB
 8000878:	183b      	adds	r3, r7, r0
 800087a:	881b      	ldrh	r3, [r3, #0]
 800087c:	b2d9      	uxtb	r1, r3
 800087e:	4b20      	ldr	r3, [pc, #128]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 8000880:	2221      	movs	r2, #33	; 0x21
 8000882:	5499      	strb	r1, [r3, r2]
          hk_buf[34] = ((PA5 & 0xFF00) >> 8);      	// n150v_mon MSB		5 N150V_MON PA5
 8000884:	197b      	adds	r3, r7, r5
 8000886:	881b      	ldrh	r3, [r3, #0]
 8000888:	0a1b      	lsrs	r3, r3, #8
 800088a:	b29b      	uxth	r3, r3
 800088c:	b2d9      	uxtb	r1, r3
 800088e:	4b1c      	ldr	r3, [pc, #112]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 8000890:	2222      	movs	r2, #34	; 0x22
 8000892:	5499      	strb	r1, [r3, r2]
          hk_buf[35] = (PA5 & 0xFF);               	// n150v_mon LSB
 8000894:	197b      	adds	r3, r7, r5
 8000896:	881b      	ldrh	r3, [r3, #0]
 8000898:	b2d9      	uxtb	r1, r3
 800089a:	4b19      	ldr	r3, [pc, #100]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 800089c:	2223      	movs	r2, #35	; 0x23
 800089e:	5499      	strb	r1, [r3, r2]
          hk_buf[36] = ((PA6 & 0xFF00) >> 8);      	// n800v_mon MSB		6 N800V_MON PA6
 80008a0:	19bb      	adds	r3, r7, r6
 80008a2:	881b      	ldrh	r3, [r3, #0]
 80008a4:	0a1b      	lsrs	r3, r3, #8
 80008a6:	b29b      	uxth	r3, r3
 80008a8:	b2d9      	uxtb	r1, r3
 80008aa:	4b15      	ldr	r3, [pc, #84]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 80008ac:	2224      	movs	r2, #36	; 0x24
 80008ae:	5499      	strb	r1, [r3, r2]
          hk_buf[37] = (PA6 & 0xFF);               	// n800v_mon LSB
 80008b0:	19bb      	adds	r3, r7, r6
 80008b2:	881b      	ldrh	r3, [r3, #0]
 80008b4:	b2d9      	uxtb	r1, r3
 80008b6:	4b12      	ldr	r3, [pc, #72]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 80008b8:	2225      	movs	r2, #37	; 0x25
 80008ba:	5499      	strb	r1, [r3, r2]

          if (HK_ON)
 80008bc:	4b12      	ldr	r3, [pc, #72]	; (8000908 <HAL_TIM_OC_DelayElapsedCallback+0x6e8>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d005      	beq.n	80008d0 <HAL_TIM_OC_DelayElapsedCallback+0x6b0>
          {
           HAL_UART_Transmit(&huart1, hk_buf, sizeof(hk_buf), 100);
 80008c4:	490e      	ldr	r1, [pc, #56]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 80008c6:	4811      	ldr	r0, [pc, #68]	; (800090c <HAL_TIM_OC_DelayElapsedCallback+0x6ec>)
 80008c8:	2364      	movs	r3, #100	; 0x64
 80008ca:	2226      	movs	r2, #38	; 0x26
 80008cc:	f005 f99e 	bl	8005c0c <HAL_UART_Transmit>
          }
          hk_counter = 1;
 80008d0:	4b0f      	ldr	r3, [pc, #60]	; (8000910 <HAL_TIM_OC_DelayElapsedCallback+0x6f0>)
 80008d2:	2201      	movs	r2, #1
 80008d4:	601a      	str	r2, [r3, #0]
          hk_seq++;
 80008d6:	4b0b      	ldr	r3, [pc, #44]	; (8000904 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 80008d8:	881b      	ldrh	r3, [r3, #0]
 80008da:	3301      	adds	r3, #1
 80008dc:	b29a      	uxth	r2, r3
 80008de:	4b09      	ldr	r3, [pc, #36]	; (8000904 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 80008e0:	801a      	strh	r2, [r3, #0]
      }
    }
  }

  /* Timer 3 also called but doesn't need to do anything on IT */
}
 80008e2:	e06c      	b.n	80009be <HAL_TIM_OC_DelayElapsedCallback+0x79e>
          hk_counter++;
 80008e4:	4b0a      	ldr	r3, [pc, #40]	; (8000910 <HAL_TIM_OC_DelayElapsedCallback+0x6f0>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	1c5a      	adds	r2, r3, #1
 80008ea:	4b09      	ldr	r3, [pc, #36]	; (8000910 <HAL_TIM_OC_DelayElapsedCallback+0x6f0>)
 80008ec:	601a      	str	r2, [r3, #0]
}
 80008ee:	e066      	b.n	80009be <HAL_TIM_OC_DelayElapsedCallback+0x79e>
 80008f0:	200000e4 	.word	0x200000e4
 80008f4:	08006c94 	.word	0x08006c94
 80008f8:	20000314 	.word	0x20000314
 80008fc:	2000004c 	.word	0x2000004c
 8000900:	20000358 	.word	0x20000358
 8000904:	2000037e 	.word	0x2000037e
 8000908:	20000022 	.word	0x20000022
 800090c:	20000288 	.word	0x20000288
 8000910:	20000380 	.word	0x20000380
  else if (htim == &htim1)
 8000914:	687a      	ldr	r2, [r7, #4]
 8000916:	4b2c      	ldr	r3, [pc, #176]	; (80009c8 <HAL_TIM_OC_DelayElapsedCallback+0x7a8>)
 8000918:	429a      	cmp	r2, r3
 800091a:	d150      	bne.n	80009be <HAL_TIM_OC_DelayElapsedCallback+0x79e>
      if (PMT_ON)
 800091c:	4b2b      	ldr	r3, [pc, #172]	; (80009cc <HAL_TIM_OC_DelayElapsedCallback+0x7ac>)
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d04c      	beq.n	80009be <HAL_TIM_OC_DelayElapsedCallback+0x79e>
    	while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8));
 8000924:	46c0      	nop			; (mov r8, r8)
 8000926:	2380      	movs	r3, #128	; 0x80
 8000928:	005a      	lsls	r2, r3, #1
 800092a:	2390      	movs	r3, #144	; 0x90
 800092c:	05db      	lsls	r3, r3, #23
 800092e:	0011      	movs	r1, r2
 8000930:	0018      	movs	r0, r3
 8000932:	f002 fa59 	bl	8002de8 <HAL_GPIO_ReadPin>
 8000936:	1e03      	subs	r3, r0, #0
 8000938:	d1f5      	bne.n	8000926 <HAL_TIM_OC_DelayElapsedCallback+0x706>
		HAL_SPI_Transmit(&hspi1, (uint8_t * ) &WRITE, 1, 1);
 800093a:	4925      	ldr	r1, [pc, #148]	; (80009d0 <HAL_TIM_OC_DelayElapsedCallback+0x7b0>)
 800093c:	4825      	ldr	r0, [pc, #148]	; (80009d4 <HAL_TIM_OC_DelayElapsedCallback+0x7b4>)
 800093e:	2301      	movs	r3, #1
 8000940:	2201      	movs	r2, #1
 8000942:	f003 fdc3 	bl	80044cc <HAL_SPI_Transmit>
		SPI1->CR1 &= ~(1<<10); // THIS IS NEEDED TO STOP SPI1_SCK FROM GENERATING CLOCK PULSES
 8000946:	4b24      	ldr	r3, [pc, #144]	; (80009d8 <HAL_TIM_OC_DelayElapsedCallback+0x7b8>)
 8000948:	681a      	ldr	r2, [r3, #0]
 800094a:	4b23      	ldr	r3, [pc, #140]	; (80009d8 <HAL_TIM_OC_DelayElapsedCallback+0x7b8>)
 800094c:	4923      	ldr	r1, [pc, #140]	; (80009dc <HAL_TIM_OC_DelayElapsedCallback+0x7bc>)
 800094e:	400a      	ands	r2, r1
 8000950:	601a      	str	r2, [r3, #0]
		while (!(SPI1->SR));
 8000952:	46c0      	nop			; (mov r8, r8)
 8000954:	4b20      	ldr	r3, [pc, #128]	; (80009d8 <HAL_TIM_OC_DelayElapsedCallback+0x7b8>)
 8000956:	689b      	ldr	r3, [r3, #8]
 8000958:	2b00      	cmp	r3, #0
 800095a:	d0fb      	beq.n	8000954 <HAL_TIM_OC_DelayElapsedCallback+0x734>
		pmt_raw = SPI1->DR;
 800095c:	4b1e      	ldr	r3, [pc, #120]	; (80009d8 <HAL_TIM_OC_DelayElapsedCallback+0x7b8>)
 800095e:	68db      	ldr	r3, [r3, #12]
 8000960:	001a      	movs	r2, r3
 8000962:	4b1f      	ldr	r3, [pc, #124]	; (80009e0 <HAL_TIM_OC_DelayElapsedCallback+0x7c0>)
 8000964:	601a      	str	r2, [r3, #0]
		int r = pmt_raw;
 8000966:	4b1e      	ldr	r3, [pc, #120]	; (80009e0 <HAL_TIM_OC_DelayElapsedCallback+0x7c0>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	637b      	str	r3, [r7, #52]	; 0x34
    	  pmt_buf[0] = pmt_sync;
 800096c:	22bb      	movs	r2, #187	; 0xbb
 800096e:	4b1d      	ldr	r3, [pc, #116]	; (80009e4 <HAL_TIM_OC_DelayElapsedCallback+0x7c4>)
 8000970:	701a      	strb	r2, [r3, #0]
		  pmt_buf[1] = pmt_sync;
 8000972:	22bb      	movs	r2, #187	; 0xbb
 8000974:	4b1b      	ldr	r3, [pc, #108]	; (80009e4 <HAL_TIM_OC_DelayElapsedCallback+0x7c4>)
 8000976:	705a      	strb	r2, [r3, #1]
		  pmt_buf[2] = ((pmt_seq & 0xFF00) >> 8);
 8000978:	4b1b      	ldr	r3, [pc, #108]	; (80009e8 <HAL_TIM_OC_DelayElapsedCallback+0x7c8>)
 800097a:	881b      	ldrh	r3, [r3, #0]
 800097c:	0a1b      	lsrs	r3, r3, #8
 800097e:	b29b      	uxth	r3, r3
 8000980:	b2da      	uxtb	r2, r3
 8000982:	4b18      	ldr	r3, [pc, #96]	; (80009e4 <HAL_TIM_OC_DelayElapsedCallback+0x7c4>)
 8000984:	709a      	strb	r2, [r3, #2]
		  pmt_buf[3] = (pmt_seq & 0xFF);
 8000986:	4b18      	ldr	r3, [pc, #96]	; (80009e8 <HAL_TIM_OC_DelayElapsedCallback+0x7c8>)
 8000988:	881b      	ldrh	r3, [r3, #0]
 800098a:	b2da      	uxtb	r2, r3
 800098c:	4b15      	ldr	r3, [pc, #84]	; (80009e4 <HAL_TIM_OC_DelayElapsedCallback+0x7c4>)
 800098e:	70da      	strb	r2, [r3, #3]
		  pmt_buf[4] = ((pmt_raw & 0xFF00) >> 8);
 8000990:	4b13      	ldr	r3, [pc, #76]	; (80009e0 <HAL_TIM_OC_DelayElapsedCallback+0x7c0>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	121b      	asrs	r3, r3, #8
 8000996:	b2da      	uxtb	r2, r3
 8000998:	4b12      	ldr	r3, [pc, #72]	; (80009e4 <HAL_TIM_OC_DelayElapsedCallback+0x7c4>)
 800099a:	711a      	strb	r2, [r3, #4]
		  pmt_buf[5] = (pmt_raw & 0xFF);
 800099c:	4b10      	ldr	r3, [pc, #64]	; (80009e0 <HAL_TIM_OC_DelayElapsedCallback+0x7c0>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	b2da      	uxtb	r2, r3
 80009a2:	4b10      	ldr	r3, [pc, #64]	; (80009e4 <HAL_TIM_OC_DelayElapsedCallback+0x7c4>)
 80009a4:	715a      	strb	r2, [r3, #5]
		  pmt_seq++;
 80009a6:	4b10      	ldr	r3, [pc, #64]	; (80009e8 <HAL_TIM_OC_DelayElapsedCallback+0x7c8>)
 80009a8:	881b      	ldrh	r3, [r3, #0]
 80009aa:	3301      	adds	r3, #1
 80009ac:	b29a      	uxth	r2, r3
 80009ae:	4b0e      	ldr	r3, [pc, #56]	; (80009e8 <HAL_TIM_OC_DelayElapsedCallback+0x7c8>)
 80009b0:	801a      	strh	r2, [r3, #0]
		  HAL_UART_Transmit(&huart1, pmt_buf, sizeof(pmt_buf), 100);
 80009b2:	490c      	ldr	r1, [pc, #48]	; (80009e4 <HAL_TIM_OC_DelayElapsedCallback+0x7c4>)
 80009b4:	480d      	ldr	r0, [pc, #52]	; (80009ec <HAL_TIM_OC_DelayElapsedCallback+0x7cc>)
 80009b6:	2364      	movs	r3, #100	; 0x64
 80009b8:	2206      	movs	r2, #6
 80009ba:	f005 f927 	bl	8005c0c <HAL_UART_Transmit>
}
 80009be:	46c0      	nop			; (mov r8, r8)
 80009c0:	46bd      	mov	sp, r7
 80009c2:	b011      	add	sp, #68	; 0x44
 80009c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009c6:	46c0      	nop			; (mov r8, r8)
 80009c8:	200001f8 	.word	0x200001f8
 80009cc:	20000020 	.word	0x20000020
 80009d0:	08006cc0 	.word	0x08006cc0
 80009d4:	20000130 	.word	0x20000130
 80009d8:	40013000 	.word	0x40013000
 80009dc:	fffffbff 	.word	0xfffffbff
 80009e0:	20000338 	.word	0x20000338
 80009e4:	20000350 	.word	0x20000350
 80009e8:	20000356 	.word	0x20000356
 80009ec:	20000288 	.word	0x20000288

080009f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009f6:	f001 f8a5 	bl	8001b44 <HAL_Init>
  int16_t val;
  float temp_c;
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009fa:	f000 f865 	bl	8000ac8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009fe:	f000 fc7f 	bl	8001300 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a02:	f000 fc5f 	bl	80012c4 <MX_DMA_Init>
  MX_SPI2_Init();
 8000a06:	f000 faa7 	bl	8000f58 <MX_SPI2_Init>
  MX_TIM1_Init();
 8000a0a:	f000 fae5 	bl	8000fd8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000a0e:	f000 fb99 	bl	8001144 <MX_TIM2_Init>
  MX_SPI1_Init();
 8000a12:	f000 fa61 	bl	8000ed8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000a16:	f000 fc15 	bl	8001244 <MX_USART1_UART_Init>
  MX_DAC1_Init();
 8000a1a:	f000 f9eb 	bl	8000df4 <MX_DAC1_Init>
  MX_ADC_Init();
 8000a1e:	f000 f8bd 	bl	8000b9c <MX_ADC_Init>
  MX_I2C1_Init();
 8000a22:	f000 fa19 	bl	8000e58 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000a26:	4b23      	ldr	r3, [pc, #140]	; (8000ab4 <main+0xc4>)
 8000a28:	2100      	movs	r1, #0
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	f001 fe1d 	bl	800266a <HAL_DAC_Start>

  /* Start Timers with OC & Interrupt */
  HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 8000a30:	4b21      	ldr	r3, [pc, #132]	; (8000ab8 <main+0xc8>)
 8000a32:	2100      	movs	r1, #0
 8000a34:	0018      	movs	r0, r3
 8000a36:	f004 f867 	bl	8004b08 <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_4);
 8000a3a:	4b20      	ldr	r3, [pc, #128]	; (8000abc <main+0xcc>)
 8000a3c:	210c      	movs	r1, #12
 8000a3e:	0018      	movs	r0, r3
 8000a40:	f004 f862 	bl	8004b08 <HAL_TIM_OC_Start_IT>

  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 8000a44:	46c0      	nop			; (mov r8, r8)
 8000a46:	4b1e      	ldr	r3, [pc, #120]	; (8000ac0 <main+0xd0>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	69da      	ldr	r2, [r3, #28]
 8000a4c:	2380      	movs	r3, #128	; 0x80
 8000a4e:	025b      	lsls	r3, r3, #9
 8000a50:	401a      	ands	r2, r3
 8000a52:	2380      	movs	r3, #128	; 0x80
 8000a54:	025b      	lsls	r3, r3, #9
 8000a56:	429a      	cmp	r2, r3
 8000a58:	d0f5      	beq.n	8000a46 <main+0x56>
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8000a5a:	46c0      	nop			; (mov r8, r8)
 8000a5c:	4b18      	ldr	r3, [pc, #96]	; (8000ac0 <main+0xd0>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	69da      	ldr	r2, [r3, #28]
 8000a62:	2380      	movs	r3, #128	; 0x80
 8000a64:	03db      	lsls	r3, r3, #15
 8000a66:	401a      	ands	r2, r3
 8000a68:	2380      	movs	r3, #128	; 0x80
 8000a6a:	03db      	lsls	r3, r3, #15
 8000a6c:	429a      	cmp	r2, r3
 8000a6e:	d1f5      	bne.n	8000a5c <main+0x6c>

  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_ADDRESS;
 8000a70:	4b14      	ldr	r3, [pc, #80]	; (8000ac4 <main+0xd4>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	601a      	str	r2, [r3, #0]
  WakeUpSelection.AddressLength = UART_ADDRESS_DETECT_7B;
 8000a76:	4b13      	ldr	r3, [pc, #76]	; (8000ac4 <main+0xd4>)
 8000a78:	2210      	movs	r2, #16
 8000a7a:	809a      	strh	r2, [r3, #4]
  WakeUpSelection.Address = 0x23; // send "£"
 8000a7c:	4b11      	ldr	r3, [pc, #68]	; (8000ac4 <main+0xd4>)
 8000a7e:	2223      	movs	r2, #35	; 0x23
 8000a80:	719a      	strb	r2, [r3, #6]

  if (HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection) != HAL_OK) {
 8000a82:	4b10      	ldr	r3, [pc, #64]	; (8000ac4 <main+0xd4>)
 8000a84:	480e      	ldr	r0, [pc, #56]	; (8000ac0 <main+0xd0>)
 8000a86:	6819      	ldr	r1, [r3, #0]
 8000a88:	685a      	ldr	r2, [r3, #4]
 8000a8a:	f006 f809 	bl	8006aa0 <HAL_UARTEx_StopModeWakeUpSourceConfig>
 8000a8e:	1e03      	subs	r3, r0, #0
 8000a90:	d001      	beq.n	8000a96 <main+0xa6>
      Error_Handler();
 8000a92:	f000 fccf 	bl	8001434 <Error_Handler>
  }
  /* Enable the LPUART Wake UP from stop mode Interrupt */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8000a96:	4b0a      	ldr	r3, [pc, #40]	; (8000ac0 <main+0xd0>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	689a      	ldr	r2, [r3, #8]
 8000a9c:	4b08      	ldr	r3, [pc, #32]	; (8000ac0 <main+0xd0>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	2180      	movs	r1, #128	; 0x80
 8000aa2:	03c9      	lsls	r1, r1, #15
 8000aa4:	430a      	orrs	r2, r1
 8000aa6:	609a      	str	r2, [r3, #8]

  /* enable MCU wake-up by LPUART */
  HAL_UARTEx_EnableStopMode(&huart1);
 8000aa8:	4b05      	ldr	r3, [pc, #20]	; (8000ac0 <main+0xd0>)
 8000aaa:	0018      	movs	r0, r3
 8000aac:	f006 f85e 	bl	8006b6c <HAL_UARTEx_EnableStopMode>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ab0:	e7fe      	b.n	8000ab0 <main+0xc0>
 8000ab2:	46c0      	nop			; (mov r8, r8)
 8000ab4:	200000d0 	.word	0x200000d0
 8000ab8:	200001f8 	.word	0x200001f8
 8000abc:	20000240 	.word	0x20000240
 8000ac0:	20000288 	.word	0x20000288
 8000ac4:	2000030c 	.word	0x2000030c

08000ac8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ac8:	b590      	push	{r4, r7, lr}
 8000aca:	b097      	sub	sp, #92	; 0x5c
 8000acc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ace:	2428      	movs	r4, #40	; 0x28
 8000ad0:	193b      	adds	r3, r7, r4
 8000ad2:	0018      	movs	r0, r3
 8000ad4:	2330      	movs	r3, #48	; 0x30
 8000ad6:	001a      	movs	r2, r3
 8000ad8:	2100      	movs	r1, #0
 8000ada:	f006 f8c1 	bl	8006c60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ade:	2318      	movs	r3, #24
 8000ae0:	18fb      	adds	r3, r7, r3
 8000ae2:	0018      	movs	r0, r3
 8000ae4:	2310      	movs	r3, #16
 8000ae6:	001a      	movs	r2, r3
 8000ae8:	2100      	movs	r1, #0
 8000aea:	f006 f8b9 	bl	8006c60 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000aee:	1d3b      	adds	r3, r7, #4
 8000af0:	0018      	movs	r0, r3
 8000af2:	2314      	movs	r3, #20
 8000af4:	001a      	movs	r2, r3
 8000af6:	2100      	movs	r1, #0
 8000af8:	f006 f8b2 	bl	8006c60 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000afc:	0021      	movs	r1, r4
 8000afe:	187b      	adds	r3, r7, r1
 8000b00:	2212      	movs	r2, #18
 8000b02:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b04:	187b      	adds	r3, r7, r1
 8000b06:	2201      	movs	r2, #1
 8000b08:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000b0a:	187b      	adds	r3, r7, r1
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b10:	187b      	adds	r3, r7, r1
 8000b12:	2210      	movs	r2, #16
 8000b14:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000b16:	187b      	adds	r3, r7, r1
 8000b18:	2210      	movs	r2, #16
 8000b1a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b1c:	187b      	adds	r3, r7, r1
 8000b1e:	2202      	movs	r2, #2
 8000b20:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b22:	187b      	adds	r3, r7, r1
 8000b24:	2200      	movs	r2, #0
 8000b26:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000b28:	187b      	adds	r3, r7, r1
 8000b2a:	22a0      	movs	r2, #160	; 0xa0
 8000b2c:	0392      	lsls	r2, r2, #14
 8000b2e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000b30:	187b      	adds	r3, r7, r1
 8000b32:	2200      	movs	r2, #0
 8000b34:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b36:	187b      	adds	r3, r7, r1
 8000b38:	0018      	movs	r0, r3
 8000b3a:	f002 fec5 	bl	80038c8 <HAL_RCC_OscConfig>
 8000b3e:	1e03      	subs	r3, r0, #0
 8000b40:	d001      	beq.n	8000b46 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000b42:	f000 fc77 	bl	8001434 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b46:	2118      	movs	r1, #24
 8000b48:	187b      	adds	r3, r7, r1
 8000b4a:	2207      	movs	r2, #7
 8000b4c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b4e:	187b      	adds	r3, r7, r1
 8000b50:	2202      	movs	r2, #2
 8000b52:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b54:	187b      	adds	r3, r7, r1
 8000b56:	2200      	movs	r2, #0
 8000b58:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b5a:	187b      	adds	r3, r7, r1
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b60:	187b      	adds	r3, r7, r1
 8000b62:	2101      	movs	r1, #1
 8000b64:	0018      	movs	r0, r3
 8000b66:	f003 f9c9 	bl	8003efc <HAL_RCC_ClockConfig>
 8000b6a:	1e03      	subs	r3, r0, #0
 8000b6c:	d001      	beq.n	8000b72 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000b6e:	f000 fc61 	bl	8001434 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8000b72:	1d3b      	adds	r3, r7, #4
 8000b74:	2221      	movs	r2, #33	; 0x21
 8000b76:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_HSI;
 8000b78:	1d3b      	adds	r3, r7, #4
 8000b7a:	2203      	movs	r2, #3
 8000b7c:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000b7e:	1d3b      	adds	r3, r7, #4
 8000b80:	2200      	movs	r2, #0
 8000b82:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b84:	1d3b      	adds	r3, r7, #4
 8000b86:	0018      	movs	r0, r3
 8000b88:	f003 fb0a 	bl	80041a0 <HAL_RCCEx_PeriphCLKConfig>
 8000b8c:	1e03      	subs	r3, r0, #0
 8000b8e:	d001      	beq.n	8000b94 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000b90:	f000 fc50 	bl	8001434 <Error_Handler>
  }
}
 8000b94:	46c0      	nop			; (mov r8, r8)
 8000b96:	46bd      	mov	sp, r7
 8000b98:	b017      	add	sp, #92	; 0x5c
 8000b9a:	bd90      	pop	{r4, r7, pc}

08000b9c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b084      	sub	sp, #16
 8000ba0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ba2:	1d3b      	adds	r3, r7, #4
 8000ba4:	0018      	movs	r0, r3
 8000ba6:	230c      	movs	r3, #12
 8000ba8:	001a      	movs	r2, r3
 8000baa:	2100      	movs	r1, #0
 8000bac:	f006 f858 	bl	8006c60 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000bb0:	4b8e      	ldr	r3, [pc, #568]	; (8000dec <MX_ADC_Init+0x250>)
 8000bb2:	4a8f      	ldr	r2, [pc, #572]	; (8000df0 <MX_ADC_Init+0x254>)
 8000bb4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000bb6:	4b8d      	ldr	r3, [pc, #564]	; (8000dec <MX_ADC_Init+0x250>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000bbc:	4b8b      	ldr	r3, [pc, #556]	; (8000dec <MX_ADC_Init+0x250>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bc2:	4b8a      	ldr	r3, [pc, #552]	; (8000dec <MX_ADC_Init+0x250>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000bc8:	4b88      	ldr	r3, [pc, #544]	; (8000dec <MX_ADC_Init+0x250>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bce:	4b87      	ldr	r3, [pc, #540]	; (8000dec <MX_ADC_Init+0x250>)
 8000bd0:	2204      	movs	r2, #4
 8000bd2:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000bd4:	4b85      	ldr	r3, [pc, #532]	; (8000dec <MX_ADC_Init+0x250>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000bda:	4b84      	ldr	r3, [pc, #528]	; (8000dec <MX_ADC_Init+0x250>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000be0:	4b82      	ldr	r3, [pc, #520]	; (8000dec <MX_ADC_Init+0x250>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000be6:	4b81      	ldr	r3, [pc, #516]	; (8000dec <MX_ADC_Init+0x250>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bec:	4b7f      	ldr	r3, [pc, #508]	; (8000dec <MX_ADC_Init+0x250>)
 8000bee:	22c2      	movs	r2, #194	; 0xc2
 8000bf0:	32ff      	adds	r2, #255	; 0xff
 8000bf2:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000bf4:	4b7d      	ldr	r3, [pc, #500]	; (8000dec <MX_ADC_Init+0x250>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000bfa:	4b7c      	ldr	r3, [pc, #496]	; (8000dec <MX_ADC_Init+0x250>)
 8000bfc:	2224      	movs	r2, #36	; 0x24
 8000bfe:	2100      	movs	r1, #0
 8000c00:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c02:	4b7a      	ldr	r3, [pc, #488]	; (8000dec <MX_ADC_Init+0x250>)
 8000c04:	2201      	movs	r2, #1
 8000c06:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000c08:	4b78      	ldr	r3, [pc, #480]	; (8000dec <MX_ADC_Init+0x250>)
 8000c0a:	0018      	movs	r0, r3
 8000c0c:	f000 fffe 	bl	8001c0c <HAL_ADC_Init>
 8000c10:	1e03      	subs	r3, r0, #0
 8000c12:	d001      	beq.n	8000c18 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000c14:	f000 fc0e 	bl	8001434 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000c18:	1d3b      	adds	r3, r7, #4
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000c1e:	1d3b      	adds	r3, r7, #4
 8000c20:	2280      	movs	r2, #128	; 0x80
 8000c22:	0152      	lsls	r2, r2, #5
 8000c24:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c26:	1d3b      	adds	r3, r7, #4
 8000c28:	2280      	movs	r2, #128	; 0x80
 8000c2a:	0552      	lsls	r2, r2, #21
 8000c2c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c2e:	1d3a      	adds	r2, r7, #4
 8000c30:	4b6e      	ldr	r3, [pc, #440]	; (8000dec <MX_ADC_Init+0x250>)
 8000c32:	0011      	movs	r1, r2
 8000c34:	0018      	movs	r0, r3
 8000c36:	f001 f9c3 	bl	8001fc0 <HAL_ADC_ConfigChannel>
 8000c3a:	1e03      	subs	r3, r0, #0
 8000c3c:	d001      	beq.n	8000c42 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8000c3e:	f000 fbf9 	bl	8001434 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c42:	1d3b      	adds	r3, r7, #4
 8000c44:	2201      	movs	r2, #1
 8000c46:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c48:	1d3a      	adds	r2, r7, #4
 8000c4a:	4b68      	ldr	r3, [pc, #416]	; (8000dec <MX_ADC_Init+0x250>)
 8000c4c:	0011      	movs	r1, r2
 8000c4e:	0018      	movs	r0, r3
 8000c50:	f001 f9b6 	bl	8001fc0 <HAL_ADC_ConfigChannel>
 8000c54:	1e03      	subs	r3, r0, #0
 8000c56:	d001      	beq.n	8000c5c <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 8000c58:	f000 fbec 	bl	8001434 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000c5c:	1d3b      	adds	r3, r7, #4
 8000c5e:	2202      	movs	r2, #2
 8000c60:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c62:	1d3a      	adds	r2, r7, #4
 8000c64:	4b61      	ldr	r3, [pc, #388]	; (8000dec <MX_ADC_Init+0x250>)
 8000c66:	0011      	movs	r1, r2
 8000c68:	0018      	movs	r0, r3
 8000c6a:	f001 f9a9 	bl	8001fc0 <HAL_ADC_ConfigChannel>
 8000c6e:	1e03      	subs	r3, r0, #0
 8000c70:	d001      	beq.n	8000c76 <MX_ADC_Init+0xda>
  {
    Error_Handler();
 8000c72:	f000 fbdf 	bl	8001434 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000c76:	1d3b      	adds	r3, r7, #4
 8000c78:	2203      	movs	r2, #3
 8000c7a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c7c:	1d3a      	adds	r2, r7, #4
 8000c7e:	4b5b      	ldr	r3, [pc, #364]	; (8000dec <MX_ADC_Init+0x250>)
 8000c80:	0011      	movs	r1, r2
 8000c82:	0018      	movs	r0, r3
 8000c84:	f001 f99c 	bl	8001fc0 <HAL_ADC_ConfigChannel>
 8000c88:	1e03      	subs	r3, r0, #0
 8000c8a:	d001      	beq.n	8000c90 <MX_ADC_Init+0xf4>
  {
    Error_Handler();
 8000c8c:	f000 fbd2 	bl	8001434 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000c90:	1d3b      	adds	r3, r7, #4
 8000c92:	2205      	movs	r2, #5
 8000c94:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c96:	1d3a      	adds	r2, r7, #4
 8000c98:	4b54      	ldr	r3, [pc, #336]	; (8000dec <MX_ADC_Init+0x250>)
 8000c9a:	0011      	movs	r1, r2
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	f001 f98f 	bl	8001fc0 <HAL_ADC_ConfigChannel>
 8000ca2:	1e03      	subs	r3, r0, #0
 8000ca4:	d001      	beq.n	8000caa <MX_ADC_Init+0x10e>
  {
    Error_Handler();
 8000ca6:	f000 fbc5 	bl	8001434 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000caa:	1d3b      	adds	r3, r7, #4
 8000cac:	2206      	movs	r2, #6
 8000cae:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000cb0:	1d3a      	adds	r2, r7, #4
 8000cb2:	4b4e      	ldr	r3, [pc, #312]	; (8000dec <MX_ADC_Init+0x250>)
 8000cb4:	0011      	movs	r1, r2
 8000cb6:	0018      	movs	r0, r3
 8000cb8:	f001 f982 	bl	8001fc0 <HAL_ADC_ConfigChannel>
 8000cbc:	1e03      	subs	r3, r0, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_ADC_Init+0x128>
  {
    Error_Handler();
 8000cc0:	f000 fbb8 	bl	8001434 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000cc4:	1d3b      	adds	r3, r7, #4
 8000cc6:	2207      	movs	r2, #7
 8000cc8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000cca:	1d3a      	adds	r2, r7, #4
 8000ccc:	4b47      	ldr	r3, [pc, #284]	; (8000dec <MX_ADC_Init+0x250>)
 8000cce:	0011      	movs	r1, r2
 8000cd0:	0018      	movs	r0, r3
 8000cd2:	f001 f975 	bl	8001fc0 <HAL_ADC_ConfigChannel>
 8000cd6:	1e03      	subs	r3, r0, #0
 8000cd8:	d001      	beq.n	8000cde <MX_ADC_Init+0x142>
  {
    Error_Handler();
 8000cda:	f000 fbab 	bl	8001434 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000cde:	1d3b      	adds	r3, r7, #4
 8000ce0:	2208      	movs	r2, #8
 8000ce2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ce4:	1d3a      	adds	r2, r7, #4
 8000ce6:	4b41      	ldr	r3, [pc, #260]	; (8000dec <MX_ADC_Init+0x250>)
 8000ce8:	0011      	movs	r1, r2
 8000cea:	0018      	movs	r0, r3
 8000cec:	f001 f968 	bl	8001fc0 <HAL_ADC_ConfigChannel>
 8000cf0:	1e03      	subs	r3, r0, #0
 8000cf2:	d001      	beq.n	8000cf8 <MX_ADC_Init+0x15c>
  {
    Error_Handler();
 8000cf4:	f000 fb9e 	bl	8001434 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000cf8:	1d3b      	adds	r3, r7, #4
 8000cfa:	2209      	movs	r2, #9
 8000cfc:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000cfe:	1d3a      	adds	r2, r7, #4
 8000d00:	4b3a      	ldr	r3, [pc, #232]	; (8000dec <MX_ADC_Init+0x250>)
 8000d02:	0011      	movs	r1, r2
 8000d04:	0018      	movs	r0, r3
 8000d06:	f001 f95b 	bl	8001fc0 <HAL_ADC_ConfigChannel>
 8000d0a:	1e03      	subs	r3, r0, #0
 8000d0c:	d001      	beq.n	8000d12 <MX_ADC_Init+0x176>
  {
    Error_Handler();
 8000d0e:	f000 fb91 	bl	8001434 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000d12:	1d3b      	adds	r3, r7, #4
 8000d14:	220a      	movs	r2, #10
 8000d16:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000d18:	1d3a      	adds	r2, r7, #4
 8000d1a:	4b34      	ldr	r3, [pc, #208]	; (8000dec <MX_ADC_Init+0x250>)
 8000d1c:	0011      	movs	r1, r2
 8000d1e:	0018      	movs	r0, r3
 8000d20:	f001 f94e 	bl	8001fc0 <HAL_ADC_ConfigChannel>
 8000d24:	1e03      	subs	r3, r0, #0
 8000d26:	d001      	beq.n	8000d2c <MX_ADC_Init+0x190>
  {
    Error_Handler();
 8000d28:	f000 fb84 	bl	8001434 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000d2c:	1d3b      	adds	r3, r7, #4
 8000d2e:	220b      	movs	r2, #11
 8000d30:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000d32:	1d3a      	adds	r2, r7, #4
 8000d34:	4b2d      	ldr	r3, [pc, #180]	; (8000dec <MX_ADC_Init+0x250>)
 8000d36:	0011      	movs	r1, r2
 8000d38:	0018      	movs	r0, r3
 8000d3a:	f001 f941 	bl	8001fc0 <HAL_ADC_ConfigChannel>
 8000d3e:	1e03      	subs	r3, r0, #0
 8000d40:	d001      	beq.n	8000d46 <MX_ADC_Init+0x1aa>
  {
    Error_Handler();
 8000d42:	f000 fb77 	bl	8001434 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000d46:	1d3b      	adds	r3, r7, #4
 8000d48:	220c      	movs	r2, #12
 8000d4a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000d4c:	1d3a      	adds	r2, r7, #4
 8000d4e:	4b27      	ldr	r3, [pc, #156]	; (8000dec <MX_ADC_Init+0x250>)
 8000d50:	0011      	movs	r1, r2
 8000d52:	0018      	movs	r0, r3
 8000d54:	f001 f934 	bl	8001fc0 <HAL_ADC_ConfigChannel>
 8000d58:	1e03      	subs	r3, r0, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_ADC_Init+0x1c4>
  {
    Error_Handler();
 8000d5c:	f000 fb6a 	bl	8001434 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000d60:	1d3b      	adds	r3, r7, #4
 8000d62:	220d      	movs	r2, #13
 8000d64:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000d66:	1d3a      	adds	r2, r7, #4
 8000d68:	4b20      	ldr	r3, [pc, #128]	; (8000dec <MX_ADC_Init+0x250>)
 8000d6a:	0011      	movs	r1, r2
 8000d6c:	0018      	movs	r0, r3
 8000d6e:	f001 f927 	bl	8001fc0 <HAL_ADC_ConfigChannel>
 8000d72:	1e03      	subs	r3, r0, #0
 8000d74:	d001      	beq.n	8000d7a <MX_ADC_Init+0x1de>
  {
    Error_Handler();
 8000d76:	f000 fb5d 	bl	8001434 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000d7a:	1d3b      	adds	r3, r7, #4
 8000d7c:	220e      	movs	r2, #14
 8000d7e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000d80:	1d3a      	adds	r2, r7, #4
 8000d82:	4b1a      	ldr	r3, [pc, #104]	; (8000dec <MX_ADC_Init+0x250>)
 8000d84:	0011      	movs	r1, r2
 8000d86:	0018      	movs	r0, r3
 8000d88:	f001 f91a 	bl	8001fc0 <HAL_ADC_ConfigChannel>
 8000d8c:	1e03      	subs	r3, r0, #0
 8000d8e:	d001      	beq.n	8000d94 <MX_ADC_Init+0x1f8>
  {
    Error_Handler();
 8000d90:	f000 fb50 	bl	8001434 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000d94:	1d3b      	adds	r3, r7, #4
 8000d96:	220f      	movs	r2, #15
 8000d98:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000d9a:	1d3a      	adds	r2, r7, #4
 8000d9c:	4b13      	ldr	r3, [pc, #76]	; (8000dec <MX_ADC_Init+0x250>)
 8000d9e:	0011      	movs	r1, r2
 8000da0:	0018      	movs	r0, r3
 8000da2:	f001 f90d 	bl	8001fc0 <HAL_ADC_ConfigChannel>
 8000da6:	1e03      	subs	r3, r0, #0
 8000da8:	d001      	beq.n	8000dae <MX_ADC_Init+0x212>
  {
    Error_Handler();
 8000daa:	f000 fb43 	bl	8001434 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000dae:	1d3b      	adds	r3, r7, #4
 8000db0:	2210      	movs	r2, #16
 8000db2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000db4:	1d3a      	adds	r2, r7, #4
 8000db6:	4b0d      	ldr	r3, [pc, #52]	; (8000dec <MX_ADC_Init+0x250>)
 8000db8:	0011      	movs	r1, r2
 8000dba:	0018      	movs	r0, r3
 8000dbc:	f001 f900 	bl	8001fc0 <HAL_ADC_ConfigChannel>
 8000dc0:	1e03      	subs	r3, r0, #0
 8000dc2:	d001      	beq.n	8000dc8 <MX_ADC_Init+0x22c>
  {
    Error_Handler();
 8000dc4:	f000 fb36 	bl	8001434 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000dc8:	1d3b      	adds	r3, r7, #4
 8000dca:	2211      	movs	r2, #17
 8000dcc:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000dce:	1d3a      	adds	r2, r7, #4
 8000dd0:	4b06      	ldr	r3, [pc, #24]	; (8000dec <MX_ADC_Init+0x250>)
 8000dd2:	0011      	movs	r1, r2
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	f001 f8f3 	bl	8001fc0 <HAL_ADC_ConfigChannel>
 8000dda:	1e03      	subs	r3, r0, #0
 8000ddc:	d001      	beq.n	8000de2 <MX_ADC_Init+0x246>
  {
    Error_Handler();
 8000dde:	f000 fb29 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000de2:	46c0      	nop			; (mov r8, r8)
 8000de4:	46bd      	mov	sp, r7
 8000de6:	b004      	add	sp, #16
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	46c0      	nop			; (mov r8, r8)
 8000dec:	2000004c 	.word	0x2000004c
 8000df0:	40012400 	.word	0x40012400

08000df4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */
  step = 0;
 8000dfa:	4b14      	ldr	r3, [pc, #80]	; (8000e4c <MX_DAC1_Init+0x58>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000e00:	003b      	movs	r3, r7
 8000e02:	0018      	movs	r0, r3
 8000e04:	2308      	movs	r3, #8
 8000e06:	001a      	movs	r2, r3
 8000e08:	2100      	movs	r1, #0
 8000e0a:	f005 ff29 	bl	8006c60 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC;
 8000e0e:	4b10      	ldr	r3, [pc, #64]	; (8000e50 <MX_DAC1_Init+0x5c>)
 8000e10:	4a10      	ldr	r2, [pc, #64]	; (8000e54 <MX_DAC1_Init+0x60>)
 8000e12:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000e14:	4b0e      	ldr	r3, [pc, #56]	; (8000e50 <MX_DAC1_Init+0x5c>)
 8000e16:	0018      	movs	r0, r3
 8000e18:	f001 fbc6 	bl	80025a8 <HAL_DAC_Init>
 8000e1c:	1e03      	subs	r3, r0, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_DAC1_Init+0x30>
  {
    Error_Handler();
 8000e20:	f000 fb08 	bl	8001434 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000e24:	003b      	movs	r3, r7
 8000e26:	2200      	movs	r2, #0
 8000e28:	601a      	str	r2, [r3, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000e2a:	003b      	movs	r3, r7
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	605a      	str	r2, [r3, #4]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000e30:	0039      	movs	r1, r7
 8000e32:	4b07      	ldr	r3, [pc, #28]	; (8000e50 <MX_DAC1_Init+0x5c>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	0018      	movs	r0, r3
 8000e38:	f001 fbd9 	bl	80025ee <HAL_DAC_ConfigChannel>
 8000e3c:	1e03      	subs	r3, r0, #0
 8000e3e:	d001      	beq.n	8000e44 <MX_DAC1_Init+0x50>
  {
    Error_Handler();
 8000e40:	f000 faf8 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000e44:	46c0      	nop			; (mov r8, r8)
 8000e46:	46bd      	mov	sp, r7
 8000e48:	b002      	add	sp, #8
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	20000336 	.word	0x20000336
 8000e50:	200000d0 	.word	0x200000d0
 8000e54:	40007400 	.word	0x40007400

08000e58 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e5c:	4b1b      	ldr	r3, [pc, #108]	; (8000ecc <MX_I2C1_Init+0x74>)
 8000e5e:	4a1c      	ldr	r2, [pc, #112]	; (8000ed0 <MX_I2C1_Init+0x78>)
 8000e60:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000e62:	4b1a      	ldr	r3, [pc, #104]	; (8000ecc <MX_I2C1_Init+0x74>)
 8000e64:	4a1b      	ldr	r2, [pc, #108]	; (8000ed4 <MX_I2C1_Init+0x7c>)
 8000e66:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e68:	4b18      	ldr	r3, [pc, #96]	; (8000ecc <MX_I2C1_Init+0x74>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e6e:	4b17      	ldr	r3, [pc, #92]	; (8000ecc <MX_I2C1_Init+0x74>)
 8000e70:	2201      	movs	r2, #1
 8000e72:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e74:	4b15      	ldr	r3, [pc, #84]	; (8000ecc <MX_I2C1_Init+0x74>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e7a:	4b14      	ldr	r3, [pc, #80]	; (8000ecc <MX_I2C1_Init+0x74>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e80:	4b12      	ldr	r3, [pc, #72]	; (8000ecc <MX_I2C1_Init+0x74>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e86:	4b11      	ldr	r3, [pc, #68]	; (8000ecc <MX_I2C1_Init+0x74>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e8c:	4b0f      	ldr	r3, [pc, #60]	; (8000ecc <MX_I2C1_Init+0x74>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e92:	4b0e      	ldr	r3, [pc, #56]	; (8000ecc <MX_I2C1_Init+0x74>)
 8000e94:	0018      	movs	r0, r3
 8000e96:	f001 ffe1 	bl	8002e5c <HAL_I2C_Init>
 8000e9a:	1e03      	subs	r3, r0, #0
 8000e9c:	d001      	beq.n	8000ea2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000e9e:	f000 fac9 	bl	8001434 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ea2:	4b0a      	ldr	r3, [pc, #40]	; (8000ecc <MX_I2C1_Init+0x74>)
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	0018      	movs	r0, r3
 8000ea8:	f002 fc76 	bl	8003798 <HAL_I2CEx_ConfigAnalogFilter>
 8000eac:	1e03      	subs	r3, r0, #0
 8000eae:	d001      	beq.n	8000eb4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000eb0:	f000 fac0 	bl	8001434 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000eb4:	4b05      	ldr	r3, [pc, #20]	; (8000ecc <MX_I2C1_Init+0x74>)
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	0018      	movs	r0, r3
 8000eba:	f002 fcb9 	bl	8003830 <HAL_I2CEx_ConfigDigitalFilter>
 8000ebe:	1e03      	subs	r3, r0, #0
 8000ec0:	d001      	beq.n	8000ec6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000ec2:	f000 fab7 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ec6:	46c0      	nop			; (mov r8, r8)
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	200000e4 	.word	0x200000e4
 8000ed0:	40005400 	.word	0x40005400
 8000ed4:	2000090e 	.word	0x2000090e

08000ed8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000edc:	4b1c      	ldr	r3, [pc, #112]	; (8000f50 <MX_SPI1_Init+0x78>)
 8000ede:	4a1d      	ldr	r2, [pc, #116]	; (8000f54 <MX_SPI1_Init+0x7c>)
 8000ee0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ee2:	4b1b      	ldr	r3, [pc, #108]	; (8000f50 <MX_SPI1_Init+0x78>)
 8000ee4:	2282      	movs	r2, #130	; 0x82
 8000ee6:	0052      	lsls	r2, r2, #1
 8000ee8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8000eea:	4b19      	ldr	r3, [pc, #100]	; (8000f50 <MX_SPI1_Init+0x78>)
 8000eec:	2280      	movs	r2, #128	; 0x80
 8000eee:	00d2      	lsls	r2, r2, #3
 8000ef0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000ef2:	4b17      	ldr	r3, [pc, #92]	; (8000f50 <MX_SPI1_Init+0x78>)
 8000ef4:	22f0      	movs	r2, #240	; 0xf0
 8000ef6:	0112      	lsls	r2, r2, #4
 8000ef8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000efa:	4b15      	ldr	r3, [pc, #84]	; (8000f50 <MX_SPI1_Init+0x78>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f00:	4b13      	ldr	r3, [pc, #76]	; (8000f50 <MX_SPI1_Init+0x78>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f06:	4b12      	ldr	r3, [pc, #72]	; (8000f50 <MX_SPI1_Init+0x78>)
 8000f08:	2280      	movs	r2, #128	; 0x80
 8000f0a:	0092      	lsls	r2, r2, #2
 8000f0c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000f0e:	4b10      	ldr	r3, [pc, #64]	; (8000f50 <MX_SPI1_Init+0x78>)
 8000f10:	2230      	movs	r2, #48	; 0x30
 8000f12:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f14:	4b0e      	ldr	r3, [pc, #56]	; (8000f50 <MX_SPI1_Init+0x78>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f1a:	4b0d      	ldr	r3, [pc, #52]	; (8000f50 <MX_SPI1_Init+0x78>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f20:	4b0b      	ldr	r3, [pc, #44]	; (8000f50 <MX_SPI1_Init+0x78>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000f26:	4b0a      	ldr	r3, [pc, #40]	; (8000f50 <MX_SPI1_Init+0x78>)
 8000f28:	2207      	movs	r2, #7
 8000f2a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f2c:	4b08      	ldr	r3, [pc, #32]	; (8000f50 <MX_SPI1_Init+0x78>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f32:	4b07      	ldr	r3, [pc, #28]	; (8000f50 <MX_SPI1_Init+0x78>)
 8000f34:	2208      	movs	r2, #8
 8000f36:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f38:	4b05      	ldr	r3, [pc, #20]	; (8000f50 <MX_SPI1_Init+0x78>)
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	f003 fa0e 	bl	800435c <HAL_SPI_Init>
 8000f40:	1e03      	subs	r3, r0, #0
 8000f42:	d001      	beq.n	8000f48 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8000f44:	f000 fa76 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f48:	46c0      	nop			; (mov r8, r8)
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	46c0      	nop			; (mov r8, r8)
 8000f50:	20000130 	.word	0x20000130
 8000f54:	40013000 	.word	0x40013000

08000f58 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000f5c:	4b1c      	ldr	r3, [pc, #112]	; (8000fd0 <MX_SPI2_Init+0x78>)
 8000f5e:	4a1d      	ldr	r2, [pc, #116]	; (8000fd4 <MX_SPI2_Init+0x7c>)
 8000f60:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000f62:	4b1b      	ldr	r3, [pc, #108]	; (8000fd0 <MX_SPI2_Init+0x78>)
 8000f64:	2282      	movs	r2, #130	; 0x82
 8000f66:	0052      	lsls	r2, r2, #1
 8000f68:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8000f6a:	4b19      	ldr	r3, [pc, #100]	; (8000fd0 <MX_SPI2_Init+0x78>)
 8000f6c:	2280      	movs	r2, #128	; 0x80
 8000f6e:	00d2      	lsls	r2, r2, #3
 8000f70:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8000f72:	4b17      	ldr	r3, [pc, #92]	; (8000fd0 <MX_SPI2_Init+0x78>)
 8000f74:	22f0      	movs	r2, #240	; 0xf0
 8000f76:	0112      	lsls	r2, r2, #4
 8000f78:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f7a:	4b15      	ldr	r3, [pc, #84]	; (8000fd0 <MX_SPI2_Init+0x78>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f80:	4b13      	ldr	r3, [pc, #76]	; (8000fd0 <MX_SPI2_Init+0x78>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f86:	4b12      	ldr	r3, [pc, #72]	; (8000fd0 <MX_SPI2_Init+0x78>)
 8000f88:	2280      	movs	r2, #128	; 0x80
 8000f8a:	0092      	lsls	r2, r2, #2
 8000f8c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000f8e:	4b10      	ldr	r3, [pc, #64]	; (8000fd0 <MX_SPI2_Init+0x78>)
 8000f90:	2230      	movs	r2, #48	; 0x30
 8000f92:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f94:	4b0e      	ldr	r3, [pc, #56]	; (8000fd0 <MX_SPI2_Init+0x78>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f9a:	4b0d      	ldr	r3, [pc, #52]	; (8000fd0 <MX_SPI2_Init+0x78>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fa0:	4b0b      	ldr	r3, [pc, #44]	; (8000fd0 <MX_SPI2_Init+0x78>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000fa6:	4b0a      	ldr	r3, [pc, #40]	; (8000fd0 <MX_SPI2_Init+0x78>)
 8000fa8:	2207      	movs	r2, #7
 8000faa:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000fac:	4b08      	ldr	r3, [pc, #32]	; (8000fd0 <MX_SPI2_Init+0x78>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000fb2:	4b07      	ldr	r3, [pc, #28]	; (8000fd0 <MX_SPI2_Init+0x78>)
 8000fb4:	2208      	movs	r2, #8
 8000fb6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000fb8:	4b05      	ldr	r3, [pc, #20]	; (8000fd0 <MX_SPI2_Init+0x78>)
 8000fba:	0018      	movs	r0, r3
 8000fbc:	f003 f9ce 	bl	800435c <HAL_SPI_Init>
 8000fc0:	1e03      	subs	r3, r0, #0
 8000fc2:	d001      	beq.n	8000fc8 <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 8000fc4:	f000 fa36 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000fc8:	46c0      	nop			; (mov r8, r8)
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	46c0      	nop			; (mov r8, r8)
 8000fd0:	20000194 	.word	0x20000194
 8000fd4:	40003800 	.word	0x40003800

08000fd8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b096      	sub	sp, #88	; 0x58
 8000fdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fde:	2348      	movs	r3, #72	; 0x48
 8000fe0:	18fb      	adds	r3, r7, r3
 8000fe2:	0018      	movs	r0, r3
 8000fe4:	2310      	movs	r3, #16
 8000fe6:	001a      	movs	r2, r3
 8000fe8:	2100      	movs	r1, #0
 8000fea:	f005 fe39 	bl	8006c60 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fee:	2340      	movs	r3, #64	; 0x40
 8000ff0:	18fb      	adds	r3, r7, r3
 8000ff2:	0018      	movs	r0, r3
 8000ff4:	2308      	movs	r3, #8
 8000ff6:	001a      	movs	r2, r3
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	f005 fe31 	bl	8006c60 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ffe:	2324      	movs	r3, #36	; 0x24
 8001000:	18fb      	adds	r3, r7, r3
 8001002:	0018      	movs	r0, r3
 8001004:	231c      	movs	r3, #28
 8001006:	001a      	movs	r2, r3
 8001008:	2100      	movs	r1, #0
 800100a:	f005 fe29 	bl	8006c60 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800100e:	1d3b      	adds	r3, r7, #4
 8001010:	0018      	movs	r0, r3
 8001012:	2320      	movs	r3, #32
 8001014:	001a      	movs	r2, r3
 8001016:	2100      	movs	r1, #0
 8001018:	f005 fe22 	bl	8006c60 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800101c:	4b46      	ldr	r3, [pc, #280]	; (8001138 <MX_TIM1_Init+0x160>)
 800101e:	4a47      	ldr	r2, [pc, #284]	; (800113c <MX_TIM1_Init+0x164>)
 8001020:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100 - 1;
 8001022:	4b45      	ldr	r3, [pc, #276]	; (8001138 <MX_TIM1_Init+0x160>)
 8001024:	2263      	movs	r2, #99	; 0x63
 8001026:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001028:	4b43      	ldr	r3, [pc, #268]	; (8001138 <MX_TIM1_Init+0x160>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 48000 - 1;
 800102e:	4b42      	ldr	r3, [pc, #264]	; (8001138 <MX_TIM1_Init+0x160>)
 8001030:	4a43      	ldr	r2, [pc, #268]	; (8001140 <MX_TIM1_Init+0x168>)
 8001032:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001034:	4b40      	ldr	r3, [pc, #256]	; (8001138 <MX_TIM1_Init+0x160>)
 8001036:	2200      	movs	r2, #0
 8001038:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800103a:	4b3f      	ldr	r3, [pc, #252]	; (8001138 <MX_TIM1_Init+0x160>)
 800103c:	2200      	movs	r2, #0
 800103e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001040:	4b3d      	ldr	r3, [pc, #244]	; (8001138 <MX_TIM1_Init+0x160>)
 8001042:	2280      	movs	r2, #128	; 0x80
 8001044:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001046:	4b3c      	ldr	r3, [pc, #240]	; (8001138 <MX_TIM1_Init+0x160>)
 8001048:	0018      	movs	r0, r3
 800104a:	f003 fd0d 	bl	8004a68 <HAL_TIM_Base_Init>
 800104e:	1e03      	subs	r3, r0, #0
 8001050:	d001      	beq.n	8001056 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8001052:	f000 f9ef 	bl	8001434 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001056:	2148      	movs	r1, #72	; 0x48
 8001058:	187b      	adds	r3, r7, r1
 800105a:	2280      	movs	r2, #128	; 0x80
 800105c:	0152      	lsls	r2, r2, #5
 800105e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001060:	187a      	adds	r2, r7, r1
 8001062:	4b35      	ldr	r3, [pc, #212]	; (8001138 <MX_TIM1_Init+0x160>)
 8001064:	0011      	movs	r1, r2
 8001066:	0018      	movs	r0, r3
 8001068:	f004 f882 	bl	8005170 <HAL_TIM_ConfigClockSource>
 800106c:	1e03      	subs	r3, r0, #0
 800106e:	d001      	beq.n	8001074 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001070:	f000 f9e0 	bl	8001434 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001074:	4b30      	ldr	r3, [pc, #192]	; (8001138 <MX_TIM1_Init+0x160>)
 8001076:	0018      	movs	r0, r3
 8001078:	f003 fe46 	bl	8004d08 <HAL_TIM_PWM_Init>
 800107c:	1e03      	subs	r3, r0, #0
 800107e:	d001      	beq.n	8001084 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8001080:	f000 f9d8 	bl	8001434 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001084:	2140      	movs	r1, #64	; 0x40
 8001086:	187b      	adds	r3, r7, r1
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800108c:	187b      	adds	r3, r7, r1
 800108e:	2200      	movs	r2, #0
 8001090:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001092:	187a      	adds	r2, r7, r1
 8001094:	4b28      	ldr	r3, [pc, #160]	; (8001138 <MX_TIM1_Init+0x160>)
 8001096:	0011      	movs	r1, r2
 8001098:	0018      	movs	r0, r3
 800109a:	f004 fc97 	bl	80059cc <HAL_TIMEx_MasterConfigSynchronization>
 800109e:	1e03      	subs	r3, r0, #0
 80010a0:	d001      	beq.n	80010a6 <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 80010a2:	f000 f9c7 	bl	8001434 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010a6:	2124      	movs	r1, #36	; 0x24
 80010a8:	187b      	adds	r3, r7, r1
 80010aa:	2260      	movs	r2, #96	; 0x60
 80010ac:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 480 -1;
 80010ae:	187b      	adds	r3, r7, r1
 80010b0:	22e0      	movs	r2, #224	; 0xe0
 80010b2:	32ff      	adds	r2, #255	; 0xff
 80010b4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010b6:	187b      	adds	r3, r7, r1
 80010b8:	2200      	movs	r2, #0
 80010ba:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010bc:	187b      	adds	r3, r7, r1
 80010be:	2200      	movs	r2, #0
 80010c0:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010c2:	187b      	adds	r3, r7, r1
 80010c4:	2200      	movs	r2, #0
 80010c6:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010c8:	187b      	adds	r3, r7, r1
 80010ca:	2200      	movs	r2, #0
 80010cc:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010ce:	187b      	adds	r3, r7, r1
 80010d0:	2200      	movs	r2, #0
 80010d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010d4:	1879      	adds	r1, r7, r1
 80010d6:	4b18      	ldr	r3, [pc, #96]	; (8001138 <MX_TIM1_Init+0x160>)
 80010d8:	2200      	movs	r2, #0
 80010da:	0018      	movs	r0, r3
 80010dc:	f003 ff82 	bl	8004fe4 <HAL_TIM_PWM_ConfigChannel>
 80010e0:	1e03      	subs	r3, r0, #0
 80010e2:	d001      	beq.n	80010e8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80010e4:	f000 f9a6 	bl	8001434 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80010e8:	1d3b      	adds	r3, r7, #4
 80010ea:	2200      	movs	r2, #0
 80010ec:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80010ee:	1d3b      	adds	r3, r7, #4
 80010f0:	2200      	movs	r2, #0
 80010f2:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80010f4:	1d3b      	adds	r3, r7, #4
 80010f6:	2200      	movs	r2, #0
 80010f8:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80010fa:	1d3b      	adds	r3, r7, #4
 80010fc:	2200      	movs	r2, #0
 80010fe:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001100:	1d3b      	adds	r3, r7, #4
 8001102:	2200      	movs	r2, #0
 8001104:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001106:	1d3b      	adds	r3, r7, #4
 8001108:	2280      	movs	r2, #128	; 0x80
 800110a:	0192      	lsls	r2, r2, #6
 800110c:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800110e:	1d3b      	adds	r3, r7, #4
 8001110:	2200      	movs	r2, #0
 8001112:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001114:	1d3a      	adds	r2, r7, #4
 8001116:	4b08      	ldr	r3, [pc, #32]	; (8001138 <MX_TIM1_Init+0x160>)
 8001118:	0011      	movs	r1, r2
 800111a:	0018      	movs	r0, r3
 800111c:	f004 fcb4 	bl	8005a88 <HAL_TIMEx_ConfigBreakDeadTime>
 8001120:	1e03      	subs	r3, r0, #0
 8001122:	d001      	beq.n	8001128 <MX_TIM1_Init+0x150>
  {
    Error_Handler();
 8001124:	f000 f986 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001128:	4b03      	ldr	r3, [pc, #12]	; (8001138 <MX_TIM1_Init+0x160>)
 800112a:	0018      	movs	r0, r3
 800112c:	f000 fbc2 	bl	80018b4 <HAL_TIM_MspPostInit>

}
 8001130:	46c0      	nop			; (mov r8, r8)
 8001132:	46bd      	mov	sp, r7
 8001134:	b016      	add	sp, #88	; 0x58
 8001136:	bd80      	pop	{r7, pc}
 8001138:	200001f8 	.word	0x200001f8
 800113c:	40012c00 	.word	0x40012c00
 8001140:	0000bb7f 	.word	0x0000bb7f

08001144 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b08e      	sub	sp, #56	; 0x38
 8001148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800114a:	2328      	movs	r3, #40	; 0x28
 800114c:	18fb      	adds	r3, r7, r3
 800114e:	0018      	movs	r0, r3
 8001150:	2310      	movs	r3, #16
 8001152:	001a      	movs	r2, r3
 8001154:	2100      	movs	r1, #0
 8001156:	f005 fd83 	bl	8006c60 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800115a:	2320      	movs	r3, #32
 800115c:	18fb      	adds	r3, r7, r3
 800115e:	0018      	movs	r0, r3
 8001160:	2308      	movs	r3, #8
 8001162:	001a      	movs	r2, r3
 8001164:	2100      	movs	r1, #0
 8001166:	f005 fd7b 	bl	8006c60 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800116a:	1d3b      	adds	r3, r7, #4
 800116c:	0018      	movs	r0, r3
 800116e:	231c      	movs	r3, #28
 8001170:	001a      	movs	r2, r3
 8001172:	2100      	movs	r1, #0
 8001174:	f005 fd74 	bl	8006c60 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001178:	4b30      	ldr	r3, [pc, #192]	; (800123c <MX_TIM2_Init+0xf8>)
 800117a:	2280      	movs	r2, #128	; 0x80
 800117c:	05d2      	lsls	r2, r2, #23
 800117e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100 - 1;
 8001180:	4b2e      	ldr	r3, [pc, #184]	; (800123c <MX_TIM2_Init+0xf8>)
 8001182:	2263      	movs	r2, #99	; 0x63
 8001184:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001186:	4b2d      	ldr	r3, [pc, #180]	; (800123c <MX_TIM2_Init+0xf8>)
 8001188:	2200      	movs	r2, #0
 800118a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 60000 - 1;
 800118c:	4b2b      	ldr	r3, [pc, #172]	; (800123c <MX_TIM2_Init+0xf8>)
 800118e:	4a2c      	ldr	r2, [pc, #176]	; (8001240 <MX_TIM2_Init+0xfc>)
 8001190:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001192:	4b2a      	ldr	r3, [pc, #168]	; (800123c <MX_TIM2_Init+0xf8>)
 8001194:	2200      	movs	r2, #0
 8001196:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001198:	4b28      	ldr	r3, [pc, #160]	; (800123c <MX_TIM2_Init+0xf8>)
 800119a:	2280      	movs	r2, #128	; 0x80
 800119c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800119e:	4b27      	ldr	r3, [pc, #156]	; (800123c <MX_TIM2_Init+0xf8>)
 80011a0:	0018      	movs	r0, r3
 80011a2:	f003 fc61 	bl	8004a68 <HAL_TIM_Base_Init>
 80011a6:	1e03      	subs	r3, r0, #0
 80011a8:	d001      	beq.n	80011ae <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80011aa:	f000 f943 	bl	8001434 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011ae:	2128      	movs	r1, #40	; 0x28
 80011b0:	187b      	adds	r3, r7, r1
 80011b2:	2280      	movs	r2, #128	; 0x80
 80011b4:	0152      	lsls	r2, r2, #5
 80011b6:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011b8:	187a      	adds	r2, r7, r1
 80011ba:	4b20      	ldr	r3, [pc, #128]	; (800123c <MX_TIM2_Init+0xf8>)
 80011bc:	0011      	movs	r1, r2
 80011be:	0018      	movs	r0, r3
 80011c0:	f003 ffd6 	bl	8005170 <HAL_TIM_ConfigClockSource>
 80011c4:	1e03      	subs	r3, r0, #0
 80011c6:	d001      	beq.n	80011cc <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 80011c8:	f000 f934 	bl	8001434 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80011cc:	4b1b      	ldr	r3, [pc, #108]	; (800123c <MX_TIM2_Init+0xf8>)
 80011ce:	0018      	movs	r0, r3
 80011d0:	f003 fd9a 	bl	8004d08 <HAL_TIM_PWM_Init>
 80011d4:	1e03      	subs	r3, r0, #0
 80011d6:	d001      	beq.n	80011dc <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80011d8:	f000 f92c 	bl	8001434 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011dc:	2120      	movs	r1, #32
 80011de:	187b      	adds	r3, r7, r1
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011e4:	187b      	adds	r3, r7, r1
 80011e6:	2200      	movs	r2, #0
 80011e8:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011ea:	187a      	adds	r2, r7, r1
 80011ec:	4b13      	ldr	r3, [pc, #76]	; (800123c <MX_TIM2_Init+0xf8>)
 80011ee:	0011      	movs	r1, r2
 80011f0:	0018      	movs	r0, r3
 80011f2:	f004 fbeb 	bl	80059cc <HAL_TIMEx_MasterConfigSynchronization>
 80011f6:	1e03      	subs	r3, r0, #0
 80011f8:	d001      	beq.n	80011fe <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 80011fa:	f000 f91b 	bl	8001434 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011fe:	1d3b      	adds	r3, r7, #4
 8001200:	2260      	movs	r2, #96	; 0x60
 8001202:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 480 - 1;
 8001204:	1d3b      	adds	r3, r7, #4
 8001206:	22e0      	movs	r2, #224	; 0xe0
 8001208:	32ff      	adds	r2, #255	; 0xff
 800120a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800120c:	1d3b      	adds	r3, r7, #4
 800120e:	2200      	movs	r2, #0
 8001210:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001212:	1d3b      	adds	r3, r7, #4
 8001214:	2200      	movs	r2, #0
 8001216:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001218:	1d39      	adds	r1, r7, #4
 800121a:	4b08      	ldr	r3, [pc, #32]	; (800123c <MX_TIM2_Init+0xf8>)
 800121c:	220c      	movs	r2, #12
 800121e:	0018      	movs	r0, r3
 8001220:	f003 fee0 	bl	8004fe4 <HAL_TIM_PWM_ConfigChannel>
 8001224:	1e03      	subs	r3, r0, #0
 8001226:	d001      	beq.n	800122c <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8001228:	f000 f904 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800122c:	4b03      	ldr	r3, [pc, #12]	; (800123c <MX_TIM2_Init+0xf8>)
 800122e:	0018      	movs	r0, r3
 8001230:	f000 fb40 	bl	80018b4 <HAL_TIM_MspPostInit>

}
 8001234:	46c0      	nop			; (mov r8, r8)
 8001236:	46bd      	mov	sp, r7
 8001238:	b00e      	add	sp, #56	; 0x38
 800123a:	bd80      	pop	{r7, pc}
 800123c:	20000240 	.word	0x20000240
 8001240:	0000ea5f 	.word	0x0000ea5f

08001244 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */
  erpa_seq = 0;
 8001248:	4b19      	ldr	r3, [pc, #100]	; (80012b0 <MX_USART1_UART_Init+0x6c>)
 800124a:	2200      	movs	r2, #0
 800124c:	801a      	strh	r2, [r3, #0]
  pmt_seq = 0;
 800124e:	4b19      	ldr	r3, [pc, #100]	; (80012b4 <MX_USART1_UART_Init+0x70>)
 8001250:	2200      	movs	r2, #0
 8001252:	801a      	strh	r2, [r3, #0]
  hk_seq = 0;
 8001254:	4b18      	ldr	r3, [pc, #96]	; (80012b8 <MX_USART1_UART_Init+0x74>)
 8001256:	2200      	movs	r2, #0
 8001258:	801a      	strh	r2, [r3, #0]
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800125a:	4b18      	ldr	r3, [pc, #96]	; (80012bc <MX_USART1_UART_Init+0x78>)
 800125c:	4a18      	ldr	r2, [pc, #96]	; (80012c0 <MX_USART1_UART_Init+0x7c>)
 800125e:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 8001260:	4b16      	ldr	r3, [pc, #88]	; (80012bc <MX_USART1_UART_Init+0x78>)
 8001262:	22e1      	movs	r2, #225	; 0xe1
 8001264:	0212      	lsls	r2, r2, #8
 8001266:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001268:	4b14      	ldr	r3, [pc, #80]	; (80012bc <MX_USART1_UART_Init+0x78>)
 800126a:	2200      	movs	r2, #0
 800126c:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800126e:	4b13      	ldr	r3, [pc, #76]	; (80012bc <MX_USART1_UART_Init+0x78>)
 8001270:	2200      	movs	r2, #0
 8001272:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001274:	4b11      	ldr	r3, [pc, #68]	; (80012bc <MX_USART1_UART_Init+0x78>)
 8001276:	2200      	movs	r2, #0
 8001278:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800127a:	4b10      	ldr	r3, [pc, #64]	; (80012bc <MX_USART1_UART_Init+0x78>)
 800127c:	220c      	movs	r2, #12
 800127e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001280:	4b0e      	ldr	r3, [pc, #56]	; (80012bc <MX_USART1_UART_Init+0x78>)
 8001282:	2200      	movs	r2, #0
 8001284:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001286:	4b0d      	ldr	r3, [pc, #52]	; (80012bc <MX_USART1_UART_Init+0x78>)
 8001288:	2200      	movs	r2, #0
 800128a:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800128c:	4b0b      	ldr	r3, [pc, #44]	; (80012bc <MX_USART1_UART_Init+0x78>)
 800128e:	2200      	movs	r2, #0
 8001290:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001292:	4b0a      	ldr	r3, [pc, #40]	; (80012bc <MX_USART1_UART_Init+0x78>)
 8001294:	2200      	movs	r2, #0
 8001296:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001298:	4b08      	ldr	r3, [pc, #32]	; (80012bc <MX_USART1_UART_Init+0x78>)
 800129a:	0018      	movs	r0, r3
 800129c:	f004 fc62 	bl	8005b64 <HAL_UART_Init>
 80012a0:	1e03      	subs	r3, r0, #0
 80012a2:	d001      	beq.n	80012a8 <MX_USART1_UART_Init+0x64>
  {
    Error_Handler();
 80012a4:	f000 f8c6 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80012a8:	46c0      	nop			; (mov r8, r8)
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	46c0      	nop			; (mov r8, r8)
 80012b0:	2000034e 	.word	0x2000034e
 80012b4:	20000356 	.word	0x20000356
 80012b8:	2000037e 	.word	0x2000037e
 80012bc:	20000288 	.word	0x20000288
 80012c0:	40013800 	.word	0x40013800

080012c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012ca:	4b0c      	ldr	r3, [pc, #48]	; (80012fc <MX_DMA_Init+0x38>)
 80012cc:	695a      	ldr	r2, [r3, #20]
 80012ce:	4b0b      	ldr	r3, [pc, #44]	; (80012fc <MX_DMA_Init+0x38>)
 80012d0:	2101      	movs	r1, #1
 80012d2:	430a      	orrs	r2, r1
 80012d4:	615a      	str	r2, [r3, #20]
 80012d6:	4b09      	ldr	r3, [pc, #36]	; (80012fc <MX_DMA_Init+0x38>)
 80012d8:	695b      	ldr	r3, [r3, #20]
 80012da:	2201      	movs	r2, #1
 80012dc:	4013      	ands	r3, r2
 80012de:	607b      	str	r3, [r7, #4]
 80012e0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80012e2:	2200      	movs	r2, #0
 80012e4:	2100      	movs	r1, #0
 80012e6:	2009      	movs	r0, #9
 80012e8:	f001 f92c 	bl	8002544 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80012ec:	2009      	movs	r0, #9
 80012ee:	f001 f93e 	bl	800256e <HAL_NVIC_EnableIRQ>

}
 80012f2:	46c0      	nop			; (mov r8, r8)
 80012f4:	46bd      	mov	sp, r7
 80012f6:	b002      	add	sp, #8
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	46c0      	nop			; (mov r8, r8)
 80012fc:	40021000 	.word	0x40021000

08001300 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001300:	b590      	push	{r4, r7, lr}
 8001302:	b08b      	sub	sp, #44	; 0x2c
 8001304:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001306:	2414      	movs	r4, #20
 8001308:	193b      	adds	r3, r7, r4
 800130a:	0018      	movs	r0, r3
 800130c:	2314      	movs	r3, #20
 800130e:	001a      	movs	r2, r3
 8001310:	2100      	movs	r1, #0
 8001312:	f005 fca5 	bl	8006c60 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001316:	4b43      	ldr	r3, [pc, #268]	; (8001424 <MX_GPIO_Init+0x124>)
 8001318:	695a      	ldr	r2, [r3, #20]
 800131a:	4b42      	ldr	r3, [pc, #264]	; (8001424 <MX_GPIO_Init+0x124>)
 800131c:	2180      	movs	r1, #128	; 0x80
 800131e:	0309      	lsls	r1, r1, #12
 8001320:	430a      	orrs	r2, r1
 8001322:	615a      	str	r2, [r3, #20]
 8001324:	4b3f      	ldr	r3, [pc, #252]	; (8001424 <MX_GPIO_Init+0x124>)
 8001326:	695a      	ldr	r2, [r3, #20]
 8001328:	2380      	movs	r3, #128	; 0x80
 800132a:	031b      	lsls	r3, r3, #12
 800132c:	4013      	ands	r3, r2
 800132e:	613b      	str	r3, [r7, #16]
 8001330:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001332:	4b3c      	ldr	r3, [pc, #240]	; (8001424 <MX_GPIO_Init+0x124>)
 8001334:	695a      	ldr	r2, [r3, #20]
 8001336:	4b3b      	ldr	r3, [pc, #236]	; (8001424 <MX_GPIO_Init+0x124>)
 8001338:	2180      	movs	r1, #128	; 0x80
 800133a:	03c9      	lsls	r1, r1, #15
 800133c:	430a      	orrs	r2, r1
 800133e:	615a      	str	r2, [r3, #20]
 8001340:	4b38      	ldr	r3, [pc, #224]	; (8001424 <MX_GPIO_Init+0x124>)
 8001342:	695a      	ldr	r2, [r3, #20]
 8001344:	2380      	movs	r3, #128	; 0x80
 8001346:	03db      	lsls	r3, r3, #15
 8001348:	4013      	ands	r3, r2
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800134e:	4b35      	ldr	r3, [pc, #212]	; (8001424 <MX_GPIO_Init+0x124>)
 8001350:	695a      	ldr	r2, [r3, #20]
 8001352:	4b34      	ldr	r3, [pc, #208]	; (8001424 <MX_GPIO_Init+0x124>)
 8001354:	2180      	movs	r1, #128	; 0x80
 8001356:	0289      	lsls	r1, r1, #10
 8001358:	430a      	orrs	r2, r1
 800135a:	615a      	str	r2, [r3, #20]
 800135c:	4b31      	ldr	r3, [pc, #196]	; (8001424 <MX_GPIO_Init+0x124>)
 800135e:	695a      	ldr	r2, [r3, #20]
 8001360:	2380      	movs	r3, #128	; 0x80
 8001362:	029b      	lsls	r3, r3, #10
 8001364:	4013      	ands	r3, r2
 8001366:	60bb      	str	r3, [r7, #8]
 8001368:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800136a:	4b2e      	ldr	r3, [pc, #184]	; (8001424 <MX_GPIO_Init+0x124>)
 800136c:	695a      	ldr	r2, [r3, #20]
 800136e:	4b2d      	ldr	r3, [pc, #180]	; (8001424 <MX_GPIO_Init+0x124>)
 8001370:	2180      	movs	r1, #128	; 0x80
 8001372:	02c9      	lsls	r1, r1, #11
 8001374:	430a      	orrs	r2, r1
 8001376:	615a      	str	r2, [r3, #20]
 8001378:	4b2a      	ldr	r3, [pc, #168]	; (8001424 <MX_GPIO_Init+0x124>)
 800137a:	695a      	ldr	r2, [r3, #20]
 800137c:	2380      	movs	r3, #128	; 0x80
 800137e:	02db      	lsls	r3, r3, #11
 8001380:	4013      	ands	r3, r2
 8001382:	607b      	str	r3, [r7, #4]
 8001384:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001386:	239f      	movs	r3, #159	; 0x9f
 8001388:	019b      	lsls	r3, r3, #6
 800138a:	4827      	ldr	r0, [pc, #156]	; (8001428 <MX_GPIO_Init+0x128>)
 800138c:	2200      	movs	r2, #0
 800138e:	0019      	movs	r1, r3
 8001390:	f001 fd47 	bl	8002e22 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001394:	4b25      	ldr	r3, [pc, #148]	; (800142c <MX_GPIO_Init+0x12c>)
 8001396:	2200      	movs	r2, #0
 8001398:	21c0      	movs	r1, #192	; 0xc0
 800139a:	0018      	movs	r0, r3
 800139c:	f001 fd41 	bl	8002e22 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80013a0:	4b23      	ldr	r3, [pc, #140]	; (8001430 <MX_GPIO_Init+0x130>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	2140      	movs	r1, #64	; 0x40
 80013a6:	0018      	movs	r0, r3
 80013a8:	f001 fd3b 	bl	8002e22 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC6 PC7 PC8
                           PC9 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 80013ac:	193b      	adds	r3, r7, r4
 80013ae:	229f      	movs	r2, #159	; 0x9f
 80013b0:	0192      	lsls	r2, r2, #6
 80013b2:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b4:	193b      	adds	r3, r7, r4
 80013b6:	2201      	movs	r2, #1
 80013b8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	193b      	adds	r3, r7, r4
 80013bc:	2200      	movs	r2, #0
 80013be:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c0:	193b      	adds	r3, r7, r4
 80013c2:	2200      	movs	r2, #0
 80013c4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013c6:	193b      	adds	r3, r7, r4
 80013c8:	4a17      	ldr	r2, [pc, #92]	; (8001428 <MX_GPIO_Init+0x128>)
 80013ca:	0019      	movs	r1, r3
 80013cc:	0010      	movs	r0, r2
 80013ce:	f001 fb9b 	bl	8002b08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013d2:	193b      	adds	r3, r7, r4
 80013d4:	22c0      	movs	r2, #192	; 0xc0
 80013d6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d8:	193b      	adds	r3, r7, r4
 80013da:	2201      	movs	r2, #1
 80013dc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013de:	193b      	adds	r3, r7, r4
 80013e0:	2200      	movs	r2, #0
 80013e2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e4:	193b      	adds	r3, r7, r4
 80013e6:	2200      	movs	r2, #0
 80013e8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80013ea:	193b      	adds	r3, r7, r4
 80013ec:	4a0f      	ldr	r2, [pc, #60]	; (800142c <MX_GPIO_Init+0x12c>)
 80013ee:	0019      	movs	r1, r3
 80013f0:	0010      	movs	r0, r2
 80013f2:	f001 fb89 	bl	8002b08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80013f6:	0021      	movs	r1, r4
 80013f8:	187b      	adds	r3, r7, r1
 80013fa:	2240      	movs	r2, #64	; 0x40
 80013fc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013fe:	187b      	adds	r3, r7, r1
 8001400:	2201      	movs	r2, #1
 8001402:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	187b      	adds	r3, r7, r1
 8001406:	2200      	movs	r2, #0
 8001408:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140a:	187b      	adds	r3, r7, r1
 800140c:	2200      	movs	r2, #0
 800140e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001410:	187b      	adds	r3, r7, r1
 8001412:	4a07      	ldr	r2, [pc, #28]	; (8001430 <MX_GPIO_Init+0x130>)
 8001414:	0019      	movs	r1, r3
 8001416:	0010      	movs	r0, r2
 8001418:	f001 fb76 	bl	8002b08 <HAL_GPIO_Init>

}
 800141c:	46c0      	nop			; (mov r8, r8)
 800141e:	46bd      	mov	sp, r7
 8001420:	b00b      	add	sp, #44	; 0x2c
 8001422:	bd90      	pop	{r4, r7, pc}
 8001424:	40021000 	.word	0x40021000
 8001428:	48000800 	.word	0x48000800
 800142c:	48001400 	.word	0x48001400
 8001430:	48000400 	.word	0x48000400

08001434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001438:	b672      	cpsid	i
}
 800143a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800143c:	e7fe      	b.n	800143c <Error_Handler+0x8>
	...

08001440 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001446:	4b0f      	ldr	r3, [pc, #60]	; (8001484 <HAL_MspInit+0x44>)
 8001448:	699a      	ldr	r2, [r3, #24]
 800144a:	4b0e      	ldr	r3, [pc, #56]	; (8001484 <HAL_MspInit+0x44>)
 800144c:	2101      	movs	r1, #1
 800144e:	430a      	orrs	r2, r1
 8001450:	619a      	str	r2, [r3, #24]
 8001452:	4b0c      	ldr	r3, [pc, #48]	; (8001484 <HAL_MspInit+0x44>)
 8001454:	699b      	ldr	r3, [r3, #24]
 8001456:	2201      	movs	r2, #1
 8001458:	4013      	ands	r3, r2
 800145a:	607b      	str	r3, [r7, #4]
 800145c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800145e:	4b09      	ldr	r3, [pc, #36]	; (8001484 <HAL_MspInit+0x44>)
 8001460:	69da      	ldr	r2, [r3, #28]
 8001462:	4b08      	ldr	r3, [pc, #32]	; (8001484 <HAL_MspInit+0x44>)
 8001464:	2180      	movs	r1, #128	; 0x80
 8001466:	0549      	lsls	r1, r1, #21
 8001468:	430a      	orrs	r2, r1
 800146a:	61da      	str	r2, [r3, #28]
 800146c:	4b05      	ldr	r3, [pc, #20]	; (8001484 <HAL_MspInit+0x44>)
 800146e:	69da      	ldr	r2, [r3, #28]
 8001470:	2380      	movs	r3, #128	; 0x80
 8001472:	055b      	lsls	r3, r3, #21
 8001474:	4013      	ands	r3, r2
 8001476:	603b      	str	r3, [r7, #0]
 8001478:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800147a:	46c0      	nop			; (mov r8, r8)
 800147c:	46bd      	mov	sp, r7
 800147e:	b002      	add	sp, #8
 8001480:	bd80      	pop	{r7, pc}
 8001482:	46c0      	nop			; (mov r8, r8)
 8001484:	40021000 	.word	0x40021000

08001488 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001488:	b590      	push	{r4, r7, lr}
 800148a:	b08d      	sub	sp, #52	; 0x34
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001490:	241c      	movs	r4, #28
 8001492:	193b      	adds	r3, r7, r4
 8001494:	0018      	movs	r0, r3
 8001496:	2314      	movs	r3, #20
 8001498:	001a      	movs	r2, r3
 800149a:	2100      	movs	r1, #0
 800149c:	f005 fbe0 	bl	8006c60 <memset>
  if(hadc->Instance==ADC1)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a4a      	ldr	r2, [pc, #296]	; (80015d0 <HAL_ADC_MspInit+0x148>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d000      	beq.n	80014ac <HAL_ADC_MspInit+0x24>
 80014aa:	e08d      	b.n	80015c8 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014ac:	4b49      	ldr	r3, [pc, #292]	; (80015d4 <HAL_ADC_MspInit+0x14c>)
 80014ae:	699a      	ldr	r2, [r3, #24]
 80014b0:	4b48      	ldr	r3, [pc, #288]	; (80015d4 <HAL_ADC_MspInit+0x14c>)
 80014b2:	2180      	movs	r1, #128	; 0x80
 80014b4:	0089      	lsls	r1, r1, #2
 80014b6:	430a      	orrs	r2, r1
 80014b8:	619a      	str	r2, [r3, #24]
 80014ba:	4b46      	ldr	r3, [pc, #280]	; (80015d4 <HAL_ADC_MspInit+0x14c>)
 80014bc:	699a      	ldr	r2, [r3, #24]
 80014be:	2380      	movs	r3, #128	; 0x80
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	4013      	ands	r3, r2
 80014c4:	61bb      	str	r3, [r7, #24]
 80014c6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014c8:	4b42      	ldr	r3, [pc, #264]	; (80015d4 <HAL_ADC_MspInit+0x14c>)
 80014ca:	695a      	ldr	r2, [r3, #20]
 80014cc:	4b41      	ldr	r3, [pc, #260]	; (80015d4 <HAL_ADC_MspInit+0x14c>)
 80014ce:	2180      	movs	r1, #128	; 0x80
 80014d0:	0309      	lsls	r1, r1, #12
 80014d2:	430a      	orrs	r2, r1
 80014d4:	615a      	str	r2, [r3, #20]
 80014d6:	4b3f      	ldr	r3, [pc, #252]	; (80015d4 <HAL_ADC_MspInit+0x14c>)
 80014d8:	695a      	ldr	r2, [r3, #20]
 80014da:	2380      	movs	r3, #128	; 0x80
 80014dc:	031b      	lsls	r3, r3, #12
 80014de:	4013      	ands	r3, r2
 80014e0:	617b      	str	r3, [r7, #20]
 80014e2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e4:	4b3b      	ldr	r3, [pc, #236]	; (80015d4 <HAL_ADC_MspInit+0x14c>)
 80014e6:	695a      	ldr	r2, [r3, #20]
 80014e8:	4b3a      	ldr	r3, [pc, #232]	; (80015d4 <HAL_ADC_MspInit+0x14c>)
 80014ea:	2180      	movs	r1, #128	; 0x80
 80014ec:	0289      	lsls	r1, r1, #10
 80014ee:	430a      	orrs	r2, r1
 80014f0:	615a      	str	r2, [r3, #20]
 80014f2:	4b38      	ldr	r3, [pc, #224]	; (80015d4 <HAL_ADC_MspInit+0x14c>)
 80014f4:	695a      	ldr	r2, [r3, #20]
 80014f6:	2380      	movs	r3, #128	; 0x80
 80014f8:	029b      	lsls	r3, r3, #10
 80014fa:	4013      	ands	r3, r2
 80014fc:	613b      	str	r3, [r7, #16]
 80014fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001500:	4b34      	ldr	r3, [pc, #208]	; (80015d4 <HAL_ADC_MspInit+0x14c>)
 8001502:	695a      	ldr	r2, [r3, #20]
 8001504:	4b33      	ldr	r3, [pc, #204]	; (80015d4 <HAL_ADC_MspInit+0x14c>)
 8001506:	2180      	movs	r1, #128	; 0x80
 8001508:	02c9      	lsls	r1, r1, #11
 800150a:	430a      	orrs	r2, r1
 800150c:	615a      	str	r2, [r3, #20]
 800150e:	4b31      	ldr	r3, [pc, #196]	; (80015d4 <HAL_ADC_MspInit+0x14c>)
 8001510:	695a      	ldr	r2, [r3, #20]
 8001512:	2380      	movs	r3, #128	; 0x80
 8001514:	02db      	lsls	r3, r3, #11
 8001516:	4013      	ands	r3, r2
 8001518:	60fb      	str	r3, [r7, #12]
 800151a:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC_IN14
    PC5     ------> ADC_IN15
    PB0     ------> ADC_IN8
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800151c:	193b      	adds	r3, r7, r4
 800151e:	223f      	movs	r2, #63	; 0x3f
 8001520:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001522:	193b      	adds	r3, r7, r4
 8001524:	2203      	movs	r2, #3
 8001526:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001528:	193b      	adds	r3, r7, r4
 800152a:	2200      	movs	r2, #0
 800152c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800152e:	193b      	adds	r3, r7, r4
 8001530:	4a29      	ldr	r2, [pc, #164]	; (80015d8 <HAL_ADC_MspInit+0x150>)
 8001532:	0019      	movs	r1, r3
 8001534:	0010      	movs	r0, r2
 8001536:	f001 fae7 	bl	8002b08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800153a:	193b      	adds	r3, r7, r4
 800153c:	22ef      	movs	r2, #239	; 0xef
 800153e:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001540:	193b      	adds	r3, r7, r4
 8001542:	2203      	movs	r2, #3
 8001544:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001546:	193b      	adds	r3, r7, r4
 8001548:	2200      	movs	r2, #0
 800154a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800154c:	193a      	adds	r2, r7, r4
 800154e:	2390      	movs	r3, #144	; 0x90
 8001550:	05db      	lsls	r3, r3, #23
 8001552:	0011      	movs	r1, r2
 8001554:	0018      	movs	r0, r3
 8001556:	f001 fad7 	bl	8002b08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800155a:	193b      	adds	r3, r7, r4
 800155c:	2203      	movs	r2, #3
 800155e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001560:	193b      	adds	r3, r7, r4
 8001562:	2203      	movs	r2, #3
 8001564:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001566:	193b      	adds	r3, r7, r4
 8001568:	2200      	movs	r2, #0
 800156a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800156c:	193b      	adds	r3, r7, r4
 800156e:	4a1b      	ldr	r2, [pc, #108]	; (80015dc <HAL_ADC_MspInit+0x154>)
 8001570:	0019      	movs	r1, r3
 8001572:	0010      	movs	r0, r2
 8001574:	f001 fac8 	bl	8002b08 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8001578:	4b19      	ldr	r3, [pc, #100]	; (80015e0 <HAL_ADC_MspInit+0x158>)
 800157a:	4a1a      	ldr	r2, [pc, #104]	; (80015e4 <HAL_ADC_MspInit+0x15c>)
 800157c:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800157e:	4b18      	ldr	r3, [pc, #96]	; (80015e0 <HAL_ADC_MspInit+0x158>)
 8001580:	2200      	movs	r2, #0
 8001582:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8001584:	4b16      	ldr	r3, [pc, #88]	; (80015e0 <HAL_ADC_MspInit+0x158>)
 8001586:	2200      	movs	r2, #0
 8001588:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 800158a:	4b15      	ldr	r3, [pc, #84]	; (80015e0 <HAL_ADC_MspInit+0x158>)
 800158c:	2280      	movs	r2, #128	; 0x80
 800158e:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001590:	4b13      	ldr	r3, [pc, #76]	; (80015e0 <HAL_ADC_MspInit+0x158>)
 8001592:	2280      	movs	r2, #128	; 0x80
 8001594:	0052      	lsls	r2, r2, #1
 8001596:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001598:	4b11      	ldr	r3, [pc, #68]	; (80015e0 <HAL_ADC_MspInit+0x158>)
 800159a:	2280      	movs	r2, #128	; 0x80
 800159c:	00d2      	lsls	r2, r2, #3
 800159e:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 80015a0:	4b0f      	ldr	r3, [pc, #60]	; (80015e0 <HAL_ADC_MspInit+0x158>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80015a6:	4b0e      	ldr	r3, [pc, #56]	; (80015e0 <HAL_ADC_MspInit+0x158>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80015ac:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <HAL_ADC_MspInit+0x158>)
 80015ae:	0018      	movs	r0, r3
 80015b0:	f001 f894 	bl	80026dc <HAL_DMA_Init>
 80015b4:	1e03      	subs	r3, r0, #0
 80015b6:	d001      	beq.n	80015bc <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 80015b8:	f7ff ff3c 	bl	8001434 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	4a08      	ldr	r2, [pc, #32]	; (80015e0 <HAL_ADC_MspInit+0x158>)
 80015c0:	631a      	str	r2, [r3, #48]	; 0x30
 80015c2:	4b07      	ldr	r3, [pc, #28]	; (80015e0 <HAL_ADC_MspInit+0x158>)
 80015c4:	687a      	ldr	r2, [r7, #4]
 80015c6:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80015c8:	46c0      	nop			; (mov r8, r8)
 80015ca:	46bd      	mov	sp, r7
 80015cc:	b00d      	add	sp, #52	; 0x34
 80015ce:	bd90      	pop	{r4, r7, pc}
 80015d0:	40012400 	.word	0x40012400
 80015d4:	40021000 	.word	0x40021000
 80015d8:	48000800 	.word	0x48000800
 80015dc:	48000400 	.word	0x48000400
 80015e0:	2000008c 	.word	0x2000008c
 80015e4:	40020008 	.word	0x40020008

080015e8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80015e8:	b590      	push	{r4, r7, lr}
 80015ea:	b08b      	sub	sp, #44	; 0x2c
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f0:	2414      	movs	r4, #20
 80015f2:	193b      	adds	r3, r7, r4
 80015f4:	0018      	movs	r0, r3
 80015f6:	2314      	movs	r3, #20
 80015f8:	001a      	movs	r2, r3
 80015fa:	2100      	movs	r1, #0
 80015fc:	f005 fb30 	bl	8006c60 <memset>
  if(hdac->Instance==DAC)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a19      	ldr	r2, [pc, #100]	; (800166c <HAL_DAC_MspInit+0x84>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d12b      	bne.n	8001662 <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800160a:	4b19      	ldr	r3, [pc, #100]	; (8001670 <HAL_DAC_MspInit+0x88>)
 800160c:	69da      	ldr	r2, [r3, #28]
 800160e:	4b18      	ldr	r3, [pc, #96]	; (8001670 <HAL_DAC_MspInit+0x88>)
 8001610:	2180      	movs	r1, #128	; 0x80
 8001612:	0589      	lsls	r1, r1, #22
 8001614:	430a      	orrs	r2, r1
 8001616:	61da      	str	r2, [r3, #28]
 8001618:	4b15      	ldr	r3, [pc, #84]	; (8001670 <HAL_DAC_MspInit+0x88>)
 800161a:	69da      	ldr	r2, [r3, #28]
 800161c:	2380      	movs	r3, #128	; 0x80
 800161e:	059b      	lsls	r3, r3, #22
 8001620:	4013      	ands	r3, r2
 8001622:	613b      	str	r3, [r7, #16]
 8001624:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001626:	4b12      	ldr	r3, [pc, #72]	; (8001670 <HAL_DAC_MspInit+0x88>)
 8001628:	695a      	ldr	r2, [r3, #20]
 800162a:	4b11      	ldr	r3, [pc, #68]	; (8001670 <HAL_DAC_MspInit+0x88>)
 800162c:	2180      	movs	r1, #128	; 0x80
 800162e:	0289      	lsls	r1, r1, #10
 8001630:	430a      	orrs	r2, r1
 8001632:	615a      	str	r2, [r3, #20]
 8001634:	4b0e      	ldr	r3, [pc, #56]	; (8001670 <HAL_DAC_MspInit+0x88>)
 8001636:	695a      	ldr	r2, [r3, #20]
 8001638:	2380      	movs	r3, #128	; 0x80
 800163a:	029b      	lsls	r3, r3, #10
 800163c:	4013      	ands	r3, r2
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001642:	193b      	adds	r3, r7, r4
 8001644:	2210      	movs	r2, #16
 8001646:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001648:	193b      	adds	r3, r7, r4
 800164a:	2203      	movs	r2, #3
 800164c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164e:	193b      	adds	r3, r7, r4
 8001650:	2200      	movs	r2, #0
 8001652:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001654:	193a      	adds	r2, r7, r4
 8001656:	2390      	movs	r3, #144	; 0x90
 8001658:	05db      	lsls	r3, r3, #23
 800165a:	0011      	movs	r1, r2
 800165c:	0018      	movs	r0, r3
 800165e:	f001 fa53 	bl	8002b08 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8001662:	46c0      	nop			; (mov r8, r8)
 8001664:	46bd      	mov	sp, r7
 8001666:	b00b      	add	sp, #44	; 0x2c
 8001668:	bd90      	pop	{r4, r7, pc}
 800166a:	46c0      	nop			; (mov r8, r8)
 800166c:	40007400 	.word	0x40007400
 8001670:	40021000 	.word	0x40021000

08001674 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001674:	b590      	push	{r4, r7, lr}
 8001676:	b08b      	sub	sp, #44	; 0x2c
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800167c:	2414      	movs	r4, #20
 800167e:	193b      	adds	r3, r7, r4
 8001680:	0018      	movs	r0, r3
 8001682:	2314      	movs	r3, #20
 8001684:	001a      	movs	r2, r3
 8001686:	2100      	movs	r1, #0
 8001688:	f005 faea 	bl	8006c60 <memset>
  if(hi2c->Instance==I2C1)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a1c      	ldr	r2, [pc, #112]	; (8001704 <HAL_I2C_MspInit+0x90>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d132      	bne.n	80016fc <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001696:	4b1c      	ldr	r3, [pc, #112]	; (8001708 <HAL_I2C_MspInit+0x94>)
 8001698:	695a      	ldr	r2, [r3, #20]
 800169a:	4b1b      	ldr	r3, [pc, #108]	; (8001708 <HAL_I2C_MspInit+0x94>)
 800169c:	2180      	movs	r1, #128	; 0x80
 800169e:	02c9      	lsls	r1, r1, #11
 80016a0:	430a      	orrs	r2, r1
 80016a2:	615a      	str	r2, [r3, #20]
 80016a4:	4b18      	ldr	r3, [pc, #96]	; (8001708 <HAL_I2C_MspInit+0x94>)
 80016a6:	695a      	ldr	r2, [r3, #20]
 80016a8:	2380      	movs	r3, #128	; 0x80
 80016aa:	02db      	lsls	r3, r3, #11
 80016ac:	4013      	ands	r3, r2
 80016ae:	613b      	str	r3, [r7, #16]
 80016b0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80016b2:	193b      	adds	r3, r7, r4
 80016b4:	22c0      	movs	r2, #192	; 0xc0
 80016b6:	0092      	lsls	r2, r2, #2
 80016b8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016ba:	0021      	movs	r1, r4
 80016bc:	187b      	adds	r3, r7, r1
 80016be:	2212      	movs	r2, #18
 80016c0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c2:	187b      	adds	r3, r7, r1
 80016c4:	2200      	movs	r2, #0
 80016c6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016c8:	187b      	adds	r3, r7, r1
 80016ca:	2203      	movs	r2, #3
 80016cc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80016ce:	187b      	adds	r3, r7, r1
 80016d0:	2201      	movs	r2, #1
 80016d2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016d4:	187b      	adds	r3, r7, r1
 80016d6:	4a0d      	ldr	r2, [pc, #52]	; (800170c <HAL_I2C_MspInit+0x98>)
 80016d8:	0019      	movs	r1, r3
 80016da:	0010      	movs	r0, r2
 80016dc:	f001 fa14 	bl	8002b08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016e0:	4b09      	ldr	r3, [pc, #36]	; (8001708 <HAL_I2C_MspInit+0x94>)
 80016e2:	69da      	ldr	r2, [r3, #28]
 80016e4:	4b08      	ldr	r3, [pc, #32]	; (8001708 <HAL_I2C_MspInit+0x94>)
 80016e6:	2180      	movs	r1, #128	; 0x80
 80016e8:	0389      	lsls	r1, r1, #14
 80016ea:	430a      	orrs	r2, r1
 80016ec:	61da      	str	r2, [r3, #28]
 80016ee:	4b06      	ldr	r3, [pc, #24]	; (8001708 <HAL_I2C_MspInit+0x94>)
 80016f0:	69da      	ldr	r2, [r3, #28]
 80016f2:	2380      	movs	r3, #128	; 0x80
 80016f4:	039b      	lsls	r3, r3, #14
 80016f6:	4013      	ands	r3, r2
 80016f8:	60fb      	str	r3, [r7, #12]
 80016fa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80016fc:	46c0      	nop			; (mov r8, r8)
 80016fe:	46bd      	mov	sp, r7
 8001700:	b00b      	add	sp, #44	; 0x2c
 8001702:	bd90      	pop	{r4, r7, pc}
 8001704:	40005400 	.word	0x40005400
 8001708:	40021000 	.word	0x40021000
 800170c:	48000400 	.word	0x48000400

08001710 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001710:	b590      	push	{r4, r7, lr}
 8001712:	b08d      	sub	sp, #52	; 0x34
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001718:	241c      	movs	r4, #28
 800171a:	193b      	adds	r3, r7, r4
 800171c:	0018      	movs	r0, r3
 800171e:	2314      	movs	r3, #20
 8001720:	001a      	movs	r2, r3
 8001722:	2100      	movs	r1, #0
 8001724:	f005 fa9c 	bl	8006c60 <memset>
  if(hspi->Instance==SPI1)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a38      	ldr	r2, [pc, #224]	; (8001810 <HAL_SPI_MspInit+0x100>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d132      	bne.n	8001798 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001732:	4b38      	ldr	r3, [pc, #224]	; (8001814 <HAL_SPI_MspInit+0x104>)
 8001734:	699a      	ldr	r2, [r3, #24]
 8001736:	4b37      	ldr	r3, [pc, #220]	; (8001814 <HAL_SPI_MspInit+0x104>)
 8001738:	2180      	movs	r1, #128	; 0x80
 800173a:	0149      	lsls	r1, r1, #5
 800173c:	430a      	orrs	r2, r1
 800173e:	619a      	str	r2, [r3, #24]
 8001740:	4b34      	ldr	r3, [pc, #208]	; (8001814 <HAL_SPI_MspInit+0x104>)
 8001742:	699a      	ldr	r2, [r3, #24]
 8001744:	2380      	movs	r3, #128	; 0x80
 8001746:	015b      	lsls	r3, r3, #5
 8001748:	4013      	ands	r3, r2
 800174a:	61bb      	str	r3, [r7, #24]
 800174c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800174e:	4b31      	ldr	r3, [pc, #196]	; (8001814 <HAL_SPI_MspInit+0x104>)
 8001750:	695a      	ldr	r2, [r3, #20]
 8001752:	4b30      	ldr	r3, [pc, #192]	; (8001814 <HAL_SPI_MspInit+0x104>)
 8001754:	2180      	movs	r1, #128	; 0x80
 8001756:	02c9      	lsls	r1, r1, #11
 8001758:	430a      	orrs	r2, r1
 800175a:	615a      	str	r2, [r3, #20]
 800175c:	4b2d      	ldr	r3, [pc, #180]	; (8001814 <HAL_SPI_MspInit+0x104>)
 800175e:	695a      	ldr	r2, [r3, #20]
 8001760:	2380      	movs	r3, #128	; 0x80
 8001762:	02db      	lsls	r3, r3, #11
 8001764:	4013      	ands	r3, r2
 8001766:	617b      	str	r3, [r7, #20]
 8001768:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800176a:	0021      	movs	r1, r4
 800176c:	187b      	adds	r3, r7, r1
 800176e:	2218      	movs	r2, #24
 8001770:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001772:	187b      	adds	r3, r7, r1
 8001774:	2202      	movs	r2, #2
 8001776:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001778:	187b      	adds	r3, r7, r1
 800177a:	2200      	movs	r2, #0
 800177c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800177e:	187b      	adds	r3, r7, r1
 8001780:	2203      	movs	r2, #3
 8001782:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001784:	187b      	adds	r3, r7, r1
 8001786:	2200      	movs	r2, #0
 8001788:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800178a:	187b      	adds	r3, r7, r1
 800178c:	4a22      	ldr	r2, [pc, #136]	; (8001818 <HAL_SPI_MspInit+0x108>)
 800178e:	0019      	movs	r1, r3
 8001790:	0010      	movs	r0, r2
 8001792:	f001 f9b9 	bl	8002b08 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001796:	e037      	b.n	8001808 <HAL_SPI_MspInit+0xf8>
  else if(hspi->Instance==SPI2)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a1f      	ldr	r2, [pc, #124]	; (800181c <HAL_SPI_MspInit+0x10c>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d132      	bne.n	8001808 <HAL_SPI_MspInit+0xf8>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80017a2:	4b1c      	ldr	r3, [pc, #112]	; (8001814 <HAL_SPI_MspInit+0x104>)
 80017a4:	69da      	ldr	r2, [r3, #28]
 80017a6:	4b1b      	ldr	r3, [pc, #108]	; (8001814 <HAL_SPI_MspInit+0x104>)
 80017a8:	2180      	movs	r1, #128	; 0x80
 80017aa:	01c9      	lsls	r1, r1, #7
 80017ac:	430a      	orrs	r2, r1
 80017ae:	61da      	str	r2, [r3, #28]
 80017b0:	4b18      	ldr	r3, [pc, #96]	; (8001814 <HAL_SPI_MspInit+0x104>)
 80017b2:	69da      	ldr	r2, [r3, #28]
 80017b4:	2380      	movs	r3, #128	; 0x80
 80017b6:	01db      	lsls	r3, r3, #7
 80017b8:	4013      	ands	r3, r2
 80017ba:	613b      	str	r3, [r7, #16]
 80017bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017be:	4b15      	ldr	r3, [pc, #84]	; (8001814 <HAL_SPI_MspInit+0x104>)
 80017c0:	695a      	ldr	r2, [r3, #20]
 80017c2:	4b14      	ldr	r3, [pc, #80]	; (8001814 <HAL_SPI_MspInit+0x104>)
 80017c4:	2180      	movs	r1, #128	; 0x80
 80017c6:	02c9      	lsls	r1, r1, #11
 80017c8:	430a      	orrs	r2, r1
 80017ca:	615a      	str	r2, [r3, #20]
 80017cc:	4b11      	ldr	r3, [pc, #68]	; (8001814 <HAL_SPI_MspInit+0x104>)
 80017ce:	695a      	ldr	r2, [r3, #20]
 80017d0:	2380      	movs	r3, #128	; 0x80
 80017d2:	02db      	lsls	r3, r3, #11
 80017d4:	4013      	ands	r3, r2
 80017d6:	60fb      	str	r3, [r7, #12]
 80017d8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80017da:	211c      	movs	r1, #28
 80017dc:	187b      	adds	r3, r7, r1
 80017de:	22c0      	movs	r2, #192	; 0xc0
 80017e0:	01d2      	lsls	r2, r2, #7
 80017e2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e4:	187b      	adds	r3, r7, r1
 80017e6:	2202      	movs	r2, #2
 80017e8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ea:	187b      	adds	r3, r7, r1
 80017ec:	2200      	movs	r2, #0
 80017ee:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017f0:	187b      	adds	r3, r7, r1
 80017f2:	2203      	movs	r2, #3
 80017f4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 80017f6:	187b      	adds	r3, r7, r1
 80017f8:	2200      	movs	r2, #0
 80017fa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017fc:	187b      	adds	r3, r7, r1
 80017fe:	4a06      	ldr	r2, [pc, #24]	; (8001818 <HAL_SPI_MspInit+0x108>)
 8001800:	0019      	movs	r1, r3
 8001802:	0010      	movs	r0, r2
 8001804:	f001 f980 	bl	8002b08 <HAL_GPIO_Init>
}
 8001808:	46c0      	nop			; (mov r8, r8)
 800180a:	46bd      	mov	sp, r7
 800180c:	b00d      	add	sp, #52	; 0x34
 800180e:	bd90      	pop	{r4, r7, pc}
 8001810:	40013000 	.word	0x40013000
 8001814:	40021000 	.word	0x40021000
 8001818:	48000400 	.word	0x48000400
 800181c:	40003800 	.word	0x40003800

08001820 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a1f      	ldr	r2, [pc, #124]	; (80018ac <HAL_TIM_Base_MspInit+0x8c>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d11e      	bne.n	8001870 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001832:	4b1f      	ldr	r3, [pc, #124]	; (80018b0 <HAL_TIM_Base_MspInit+0x90>)
 8001834:	699a      	ldr	r2, [r3, #24]
 8001836:	4b1e      	ldr	r3, [pc, #120]	; (80018b0 <HAL_TIM_Base_MspInit+0x90>)
 8001838:	2180      	movs	r1, #128	; 0x80
 800183a:	0109      	lsls	r1, r1, #4
 800183c:	430a      	orrs	r2, r1
 800183e:	619a      	str	r2, [r3, #24]
 8001840:	4b1b      	ldr	r3, [pc, #108]	; (80018b0 <HAL_TIM_Base_MspInit+0x90>)
 8001842:	699a      	ldr	r2, [r3, #24]
 8001844:	2380      	movs	r3, #128	; 0x80
 8001846:	011b      	lsls	r3, r3, #4
 8001848:	4013      	ands	r3, r2
 800184a:	60fb      	str	r3, [r7, #12]
 800184c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 1, 0);
 800184e:	2200      	movs	r2, #0
 8001850:	2101      	movs	r1, #1
 8001852:	200d      	movs	r0, #13
 8001854:	f000 fe76 	bl	8002544 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8001858:	200d      	movs	r0, #13
 800185a:	f000 fe88 	bl	800256e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 800185e:	2200      	movs	r2, #0
 8001860:	2101      	movs	r1, #1
 8001862:	200e      	movs	r0, #14
 8001864:	f000 fe6e 	bl	8002544 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001868:	200e      	movs	r0, #14
 800186a:	f000 fe80 	bl	800256e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800186e:	e019      	b.n	80018a4 <HAL_TIM_Base_MspInit+0x84>
  else if(htim_base->Instance==TIM2)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	2380      	movs	r3, #128	; 0x80
 8001876:	05db      	lsls	r3, r3, #23
 8001878:	429a      	cmp	r2, r3
 800187a:	d113      	bne.n	80018a4 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800187c:	4b0c      	ldr	r3, [pc, #48]	; (80018b0 <HAL_TIM_Base_MspInit+0x90>)
 800187e:	69da      	ldr	r2, [r3, #28]
 8001880:	4b0b      	ldr	r3, [pc, #44]	; (80018b0 <HAL_TIM_Base_MspInit+0x90>)
 8001882:	2101      	movs	r1, #1
 8001884:	430a      	orrs	r2, r1
 8001886:	61da      	str	r2, [r3, #28]
 8001888:	4b09      	ldr	r3, [pc, #36]	; (80018b0 <HAL_TIM_Base_MspInit+0x90>)
 800188a:	69db      	ldr	r3, [r3, #28]
 800188c:	2201      	movs	r2, #1
 800188e:	4013      	ands	r3, r2
 8001890:	60bb      	str	r3, [r7, #8]
 8001892:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8001894:	2200      	movs	r2, #0
 8001896:	2101      	movs	r1, #1
 8001898:	200f      	movs	r0, #15
 800189a:	f000 fe53 	bl	8002544 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800189e:	200f      	movs	r0, #15
 80018a0:	f000 fe65 	bl	800256e <HAL_NVIC_EnableIRQ>
}
 80018a4:	46c0      	nop			; (mov r8, r8)
 80018a6:	46bd      	mov	sp, r7
 80018a8:	b004      	add	sp, #16
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	40012c00 	.word	0x40012c00
 80018b0:	40021000 	.word	0x40021000

080018b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018b4:	b590      	push	{r4, r7, lr}
 80018b6:	b08b      	sub	sp, #44	; 0x2c
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018bc:	2414      	movs	r4, #20
 80018be:	193b      	adds	r3, r7, r4
 80018c0:	0018      	movs	r0, r3
 80018c2:	2314      	movs	r3, #20
 80018c4:	001a      	movs	r2, r3
 80018c6:	2100      	movs	r1, #0
 80018c8:	f005 f9ca 	bl	8006c60 <memset>
  if(htim->Instance==TIM1)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a2c      	ldr	r2, [pc, #176]	; (8001984 <HAL_TIM_MspPostInit+0xd0>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d126      	bne.n	8001924 <HAL_TIM_MspPostInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d6:	4b2c      	ldr	r3, [pc, #176]	; (8001988 <HAL_TIM_MspPostInit+0xd4>)
 80018d8:	695a      	ldr	r2, [r3, #20]
 80018da:	4b2b      	ldr	r3, [pc, #172]	; (8001988 <HAL_TIM_MspPostInit+0xd4>)
 80018dc:	2180      	movs	r1, #128	; 0x80
 80018de:	0289      	lsls	r1, r1, #10
 80018e0:	430a      	orrs	r2, r1
 80018e2:	615a      	str	r2, [r3, #20]
 80018e4:	4b28      	ldr	r3, [pc, #160]	; (8001988 <HAL_TIM_MspPostInit+0xd4>)
 80018e6:	695a      	ldr	r2, [r3, #20]
 80018e8:	2380      	movs	r3, #128	; 0x80
 80018ea:	029b      	lsls	r3, r3, #10
 80018ec:	4013      	ands	r3, r2
 80018ee:	613b      	str	r3, [r7, #16]
 80018f0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80018f2:	193b      	adds	r3, r7, r4
 80018f4:	2280      	movs	r2, #128	; 0x80
 80018f6:	0052      	lsls	r2, r2, #1
 80018f8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fa:	0021      	movs	r1, r4
 80018fc:	187b      	adds	r3, r7, r1
 80018fe:	2202      	movs	r2, #2
 8001900:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001902:	187b      	adds	r3, r7, r1
 8001904:	2200      	movs	r2, #0
 8001906:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001908:	187b      	adds	r3, r7, r1
 800190a:	2200      	movs	r2, #0
 800190c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800190e:	187b      	adds	r3, r7, r1
 8001910:	2202      	movs	r2, #2
 8001912:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001914:	187a      	adds	r2, r7, r1
 8001916:	2390      	movs	r3, #144	; 0x90
 8001918:	05db      	lsls	r3, r3, #23
 800191a:	0011      	movs	r1, r2
 800191c:	0018      	movs	r0, r3
 800191e:	f001 f8f3 	bl	8002b08 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001922:	e02a      	b.n	800197a <HAL_TIM_MspPostInit+0xc6>
  else if(htim->Instance==TIM2)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	2380      	movs	r3, #128	; 0x80
 800192a:	05db      	lsls	r3, r3, #23
 800192c:	429a      	cmp	r2, r3
 800192e:	d124      	bne.n	800197a <HAL_TIM_MspPostInit+0xc6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001930:	4b15      	ldr	r3, [pc, #84]	; (8001988 <HAL_TIM_MspPostInit+0xd4>)
 8001932:	695a      	ldr	r2, [r3, #20]
 8001934:	4b14      	ldr	r3, [pc, #80]	; (8001988 <HAL_TIM_MspPostInit+0xd4>)
 8001936:	2180      	movs	r1, #128	; 0x80
 8001938:	02c9      	lsls	r1, r1, #11
 800193a:	430a      	orrs	r2, r1
 800193c:	615a      	str	r2, [r3, #20]
 800193e:	4b12      	ldr	r3, [pc, #72]	; (8001988 <HAL_TIM_MspPostInit+0xd4>)
 8001940:	695a      	ldr	r2, [r3, #20]
 8001942:	2380      	movs	r3, #128	; 0x80
 8001944:	02db      	lsls	r3, r3, #11
 8001946:	4013      	ands	r3, r2
 8001948:	60fb      	str	r3, [r7, #12]
 800194a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800194c:	2114      	movs	r1, #20
 800194e:	187b      	adds	r3, r7, r1
 8001950:	2280      	movs	r2, #128	; 0x80
 8001952:	0112      	lsls	r2, r2, #4
 8001954:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001956:	187b      	adds	r3, r7, r1
 8001958:	2202      	movs	r2, #2
 800195a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195c:	187b      	adds	r3, r7, r1
 800195e:	2200      	movs	r2, #0
 8001960:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001962:	187b      	adds	r3, r7, r1
 8001964:	2200      	movs	r2, #0
 8001966:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001968:	187b      	adds	r3, r7, r1
 800196a:	2202      	movs	r2, #2
 800196c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800196e:	187b      	adds	r3, r7, r1
 8001970:	4a06      	ldr	r2, [pc, #24]	; (800198c <HAL_TIM_MspPostInit+0xd8>)
 8001972:	0019      	movs	r1, r3
 8001974:	0010      	movs	r0, r2
 8001976:	f001 f8c7 	bl	8002b08 <HAL_GPIO_Init>
}
 800197a:	46c0      	nop			; (mov r8, r8)
 800197c:	46bd      	mov	sp, r7
 800197e:	b00b      	add	sp, #44	; 0x2c
 8001980:	bd90      	pop	{r4, r7, pc}
 8001982:	46c0      	nop			; (mov r8, r8)
 8001984:	40012c00 	.word	0x40012c00
 8001988:	40021000 	.word	0x40021000
 800198c:	48000400 	.word	0x48000400

08001990 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001990:	b590      	push	{r4, r7, lr}
 8001992:	b08b      	sub	sp, #44	; 0x2c
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001998:	2414      	movs	r4, #20
 800199a:	193b      	adds	r3, r7, r4
 800199c:	0018      	movs	r0, r3
 800199e:	2314      	movs	r3, #20
 80019a0:	001a      	movs	r2, r3
 80019a2:	2100      	movs	r1, #0
 80019a4:	f005 f95c 	bl	8006c60 <memset>
  if(huart->Instance==USART1)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a21      	ldr	r2, [pc, #132]	; (8001a34 <HAL_UART_MspInit+0xa4>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d13b      	bne.n	8001a2a <HAL_UART_MspInit+0x9a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019b2:	4b21      	ldr	r3, [pc, #132]	; (8001a38 <HAL_UART_MspInit+0xa8>)
 80019b4:	699a      	ldr	r2, [r3, #24]
 80019b6:	4b20      	ldr	r3, [pc, #128]	; (8001a38 <HAL_UART_MspInit+0xa8>)
 80019b8:	2180      	movs	r1, #128	; 0x80
 80019ba:	01c9      	lsls	r1, r1, #7
 80019bc:	430a      	orrs	r2, r1
 80019be:	619a      	str	r2, [r3, #24]
 80019c0:	4b1d      	ldr	r3, [pc, #116]	; (8001a38 <HAL_UART_MspInit+0xa8>)
 80019c2:	699a      	ldr	r2, [r3, #24]
 80019c4:	2380      	movs	r3, #128	; 0x80
 80019c6:	01db      	lsls	r3, r3, #7
 80019c8:	4013      	ands	r3, r2
 80019ca:	613b      	str	r3, [r7, #16]
 80019cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ce:	4b1a      	ldr	r3, [pc, #104]	; (8001a38 <HAL_UART_MspInit+0xa8>)
 80019d0:	695a      	ldr	r2, [r3, #20]
 80019d2:	4b19      	ldr	r3, [pc, #100]	; (8001a38 <HAL_UART_MspInit+0xa8>)
 80019d4:	2180      	movs	r1, #128	; 0x80
 80019d6:	0289      	lsls	r1, r1, #10
 80019d8:	430a      	orrs	r2, r1
 80019da:	615a      	str	r2, [r3, #20]
 80019dc:	4b16      	ldr	r3, [pc, #88]	; (8001a38 <HAL_UART_MspInit+0xa8>)
 80019de:	695a      	ldr	r2, [r3, #20]
 80019e0:	2380      	movs	r3, #128	; 0x80
 80019e2:	029b      	lsls	r3, r3, #10
 80019e4:	4013      	ands	r3, r2
 80019e6:	60fb      	str	r3, [r7, #12]
 80019e8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80019ea:	193b      	adds	r3, r7, r4
 80019ec:	22c0      	movs	r2, #192	; 0xc0
 80019ee:	00d2      	lsls	r2, r2, #3
 80019f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f2:	0021      	movs	r1, r4
 80019f4:	187b      	adds	r3, r7, r1
 80019f6:	2202      	movs	r2, #2
 80019f8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fa:	187b      	adds	r3, r7, r1
 80019fc:	2200      	movs	r2, #0
 80019fe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a00:	187b      	adds	r3, r7, r1
 8001a02:	2203      	movs	r2, #3
 8001a04:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001a06:	187b      	adds	r3, r7, r1
 8001a08:	2201      	movs	r2, #1
 8001a0a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a0c:	187a      	adds	r2, r7, r1
 8001a0e:	2390      	movs	r3, #144	; 0x90
 8001a10:	05db      	lsls	r3, r3, #23
 8001a12:	0011      	movs	r1, r2
 8001a14:	0018      	movs	r0, r3
 8001a16:	f001 f877 	bl	8002b08 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	201b      	movs	r0, #27
 8001a20:	f000 fd90 	bl	8002544 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001a24:	201b      	movs	r0, #27
 8001a26:	f000 fda2 	bl	800256e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001a2a:	46c0      	nop			; (mov r8, r8)
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	b00b      	add	sp, #44	; 0x2c
 8001a30:	bd90      	pop	{r4, r7, pc}
 8001a32:	46c0      	nop			; (mov r8, r8)
 8001a34:	40013800 	.word	0x40013800
 8001a38:	40021000 	.word	0x40021000

08001a3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a40:	e7fe      	b.n	8001a40 <NMI_Handler+0x4>

08001a42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a42:	b580      	push	{r7, lr}
 8001a44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a46:	e7fe      	b.n	8001a46 <HardFault_Handler+0x4>

08001a48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001a4c:	46c0      	nop			; (mov r8, r8)
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a56:	46c0      	nop			; (mov r8, r8)
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}

08001a5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a60:	f000 f8b8 	bl	8001bd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a64:	46c0      	nop			; (mov r8, r8)
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
	...

08001a6c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8001a70:	4b03      	ldr	r3, [pc, #12]	; (8001a80 <DMA1_Channel1_IRQHandler+0x14>)
 8001a72:	0018      	movs	r0, r3
 8001a74:	f000 ff5d 	bl	8002932 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001a78:	46c0      	nop			; (mov r8, r8)
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	46c0      	nop			; (mov r8, r8)
 8001a80:	2000008c 	.word	0x2000008c

08001a84 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001a88:	4b03      	ldr	r3, [pc, #12]	; (8001a98 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8001a8a:	0018      	movs	r0, r3
 8001a8c:	f003 f994 	bl	8004db8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8001a90:	46c0      	nop			; (mov r8, r8)
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	46c0      	nop			; (mov r8, r8)
 8001a98:	200001f8 	.word	0x200001f8

08001a9c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001aa0:	4b03      	ldr	r3, [pc, #12]	; (8001ab0 <TIM1_CC_IRQHandler+0x14>)
 8001aa2:	0018      	movs	r0, r3
 8001aa4:	f003 f988 	bl	8004db8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001aa8:	46c0      	nop			; (mov r8, r8)
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	46c0      	nop			; (mov r8, r8)
 8001ab0:	200001f8 	.word	0x200001f8

08001ab4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ab8:	4b03      	ldr	r3, [pc, #12]	; (8001ac8 <TIM2_IRQHandler+0x14>)
 8001aba:	0018      	movs	r0, r3
 8001abc:	f003 f97c 	bl	8004db8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ac0:	46c0      	nop			; (mov r8, r8)
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	46c0      	nop			; (mov r8, r8)
 8001ac8:	20000240 	.word	0x20000240

08001acc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ad0:	4b03      	ldr	r3, [pc, #12]	; (8001ae0 <USART1_IRQHandler+0x14>)
 8001ad2:	0018      	movs	r0, r3
 8001ad4:	f004 f944 	bl	8005d60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001ad8:	46c0      	nop			; (mov r8, r8)
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	46c0      	nop			; (mov r8, r8)
 8001ae0:	20000288 	.word	0x20000288

08001ae4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001ae8:	46c0      	nop			; (mov r8, r8)
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
	...

08001af0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001af0:	480d      	ldr	r0, [pc, #52]	; (8001b28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001af2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001af4:	480d      	ldr	r0, [pc, #52]	; (8001b2c <LoopForever+0x6>)
  ldr r1, =_edata
 8001af6:	490e      	ldr	r1, [pc, #56]	; (8001b30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001af8:	4a0e      	ldr	r2, [pc, #56]	; (8001b34 <LoopForever+0xe>)
  movs r3, #0
 8001afa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001afc:	e002      	b.n	8001b04 <LoopCopyDataInit>

08001afe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001afe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b02:	3304      	adds	r3, #4

08001b04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b08:	d3f9      	bcc.n	8001afe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b0a:	4a0b      	ldr	r2, [pc, #44]	; (8001b38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b0c:	4c0b      	ldr	r4, [pc, #44]	; (8001b3c <LoopForever+0x16>)
  movs r3, #0
 8001b0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b10:	e001      	b.n	8001b16 <LoopFillZerobss>

08001b12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b14:	3204      	adds	r2, #4

08001b16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b18:	d3fb      	bcc.n	8001b12 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001b1a:	f7ff ffe3 	bl	8001ae4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001b1e:	f005 f87b 	bl	8006c18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b22:	f7fe ff65 	bl	80009f0 <main>

08001b26 <LoopForever>:

LoopForever:
    b LoopForever
 8001b26:	e7fe      	b.n	8001b26 <LoopForever>
  ldr   r0, =_estack
 8001b28:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001b2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b30:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8001b34:	08006ce4 	.word	0x08006ce4
  ldr r2, =_sbss
 8001b38:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8001b3c:	20000388 	.word	0x20000388

08001b40 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b40:	e7fe      	b.n	8001b40 <ADC1_COMP_IRQHandler>
	...

08001b44 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b48:	4b07      	ldr	r3, [pc, #28]	; (8001b68 <HAL_Init+0x24>)
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	4b06      	ldr	r3, [pc, #24]	; (8001b68 <HAL_Init+0x24>)
 8001b4e:	2110      	movs	r1, #16
 8001b50:	430a      	orrs	r2, r1
 8001b52:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001b54:	2003      	movs	r0, #3
 8001b56:	f000 f809 	bl	8001b6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b5a:	f7ff fc71 	bl	8001440 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b5e:	2300      	movs	r3, #0
}
 8001b60:	0018      	movs	r0, r3
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	46c0      	nop			; (mov r8, r8)
 8001b68:	40022000 	.word	0x40022000

08001b6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b6c:	b590      	push	{r4, r7, lr}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b74:	4b14      	ldr	r3, [pc, #80]	; (8001bc8 <HAL_InitTick+0x5c>)
 8001b76:	681c      	ldr	r4, [r3, #0]
 8001b78:	4b14      	ldr	r3, [pc, #80]	; (8001bcc <HAL_InitTick+0x60>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	0019      	movs	r1, r3
 8001b7e:	23fa      	movs	r3, #250	; 0xfa
 8001b80:	0098      	lsls	r0, r3, #2
 8001b82:	f7fe fac1 	bl	8000108 <__udivsi3>
 8001b86:	0003      	movs	r3, r0
 8001b88:	0019      	movs	r1, r3
 8001b8a:	0020      	movs	r0, r4
 8001b8c:	f7fe fabc 	bl	8000108 <__udivsi3>
 8001b90:	0003      	movs	r3, r0
 8001b92:	0018      	movs	r0, r3
 8001b94:	f000 fcfb 	bl	800258e <HAL_SYSTICK_Config>
 8001b98:	1e03      	subs	r3, r0, #0
 8001b9a:	d001      	beq.n	8001ba0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e00f      	b.n	8001bc0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2b03      	cmp	r3, #3
 8001ba4:	d80b      	bhi.n	8001bbe <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ba6:	6879      	ldr	r1, [r7, #4]
 8001ba8:	2301      	movs	r3, #1
 8001baa:	425b      	negs	r3, r3
 8001bac:	2200      	movs	r2, #0
 8001bae:	0018      	movs	r0, r3
 8001bb0:	f000 fcc8 	bl	8002544 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bb4:	4b06      	ldr	r3, [pc, #24]	; (8001bd0 <HAL_InitTick+0x64>)
 8001bb6:	687a      	ldr	r2, [r7, #4]
 8001bb8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	e000      	b.n	8001bc0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
}
 8001bc0:	0018      	movs	r0, r3
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	b003      	add	sp, #12
 8001bc6:	bd90      	pop	{r4, r7, pc}
 8001bc8:	20000024 	.word	0x20000024
 8001bcc:	2000002c 	.word	0x2000002c
 8001bd0:	20000028 	.word	0x20000028

08001bd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bd8:	4b05      	ldr	r3, [pc, #20]	; (8001bf0 <HAL_IncTick+0x1c>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	001a      	movs	r2, r3
 8001bde:	4b05      	ldr	r3, [pc, #20]	; (8001bf4 <HAL_IncTick+0x20>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	18d2      	adds	r2, r2, r3
 8001be4:	4b03      	ldr	r3, [pc, #12]	; (8001bf4 <HAL_IncTick+0x20>)
 8001be6:	601a      	str	r2, [r3, #0]
}
 8001be8:	46c0      	nop			; (mov r8, r8)
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	46c0      	nop			; (mov r8, r8)
 8001bf0:	2000002c 	.word	0x2000002c
 8001bf4:	20000384 	.word	0x20000384

08001bf8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  return uwTick;
 8001bfc:	4b02      	ldr	r3, [pc, #8]	; (8001c08 <HAL_GetTick+0x10>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
}
 8001c00:	0018      	movs	r0, r3
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	46c0      	nop			; (mov r8, r8)
 8001c08:	20000384 	.word	0x20000384

08001c0c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c14:	230f      	movs	r3, #15
 8001c16:	18fb      	adds	r3, r7, r3
 8001c18:	2200      	movs	r2, #0
 8001c1a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d101      	bne.n	8001c2a <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e125      	b.n	8001e76 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d10a      	bne.n	8001c48 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2200      	movs	r2, #0
 8001c36:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2234      	movs	r2, #52	; 0x34
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	0018      	movs	r0, r3
 8001c44:	f7ff fc20 	bl	8001488 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c4c:	2210      	movs	r2, #16
 8001c4e:	4013      	ands	r3, r2
 8001c50:	d000      	beq.n	8001c54 <HAL_ADC_Init+0x48>
 8001c52:	e103      	b.n	8001e5c <HAL_ADC_Init+0x250>
 8001c54:	230f      	movs	r3, #15
 8001c56:	18fb      	adds	r3, r7, r3
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d000      	beq.n	8001c60 <HAL_ADC_Init+0x54>
 8001c5e:	e0fd      	b.n	8001e5c <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	2204      	movs	r2, #4
 8001c68:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8001c6a:	d000      	beq.n	8001c6e <HAL_ADC_Init+0x62>
 8001c6c:	e0f6      	b.n	8001e5c <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c72:	4a83      	ldr	r2, [pc, #524]	; (8001e80 <HAL_ADC_Init+0x274>)
 8001c74:	4013      	ands	r3, r2
 8001c76:	2202      	movs	r2, #2
 8001c78:	431a      	orrs	r2, r3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	2203      	movs	r2, #3
 8001c86:	4013      	ands	r3, r2
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d112      	bne.n	8001cb2 <HAL_ADC_Init+0xa6>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	2201      	movs	r2, #1
 8001c94:	4013      	ands	r3, r2
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d009      	beq.n	8001cae <HAL_ADC_Init+0xa2>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	68da      	ldr	r2, [r3, #12]
 8001ca0:	2380      	movs	r3, #128	; 0x80
 8001ca2:	021b      	lsls	r3, r3, #8
 8001ca4:	401a      	ands	r2, r3
 8001ca6:	2380      	movs	r3, #128	; 0x80
 8001ca8:	021b      	lsls	r3, r3, #8
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d101      	bne.n	8001cb2 <HAL_ADC_Init+0xa6>
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e000      	b.n	8001cb4 <HAL_ADC_Init+0xa8>
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d116      	bne.n	8001ce6 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	68db      	ldr	r3, [r3, #12]
 8001cbe:	2218      	movs	r2, #24
 8001cc0:	4393      	bics	r3, r2
 8001cc2:	0019      	movs	r1, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	689a      	ldr	r2, [r3, #8]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	430a      	orrs	r2, r1
 8001cce:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	691b      	ldr	r3, [r3, #16]
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	0899      	lsrs	r1, r3, #2
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	685a      	ldr	r2, [r3, #4]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	68da      	ldr	r2, [r3, #12]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4964      	ldr	r1, [pc, #400]	; (8001e84 <HAL_ADC_Init+0x278>)
 8001cf2:	400a      	ands	r2, r1
 8001cf4:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	7e1b      	ldrb	r3, [r3, #24]
 8001cfa:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	7e5b      	ldrb	r3, [r3, #25]
 8001d00:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001d02:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	7e9b      	ldrb	r3, [r3, #26]
 8001d08:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001d0a:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d002      	beq.n	8001d1a <HAL_ADC_Init+0x10e>
 8001d14:	2380      	movs	r3, #128	; 0x80
 8001d16:	015b      	lsls	r3, r3, #5
 8001d18:	e000      	b.n	8001d1c <HAL_ADC_Init+0x110>
 8001d1a:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001d1c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001d22:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	691b      	ldr	r3, [r3, #16]
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	d101      	bne.n	8001d30 <HAL_ADC_Init+0x124>
 8001d2c:	2304      	movs	r3, #4
 8001d2e:	e000      	b.n	8001d32 <HAL_ADC_Init+0x126>
 8001d30:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8001d32:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2124      	movs	r1, #36	; 0x24
 8001d38:	5c5b      	ldrb	r3, [r3, r1]
 8001d3a:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001d3c:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001d3e:	68ba      	ldr	r2, [r7, #8]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	7edb      	ldrb	r3, [r3, #27]
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d115      	bne.n	8001d78 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	7e9b      	ldrb	r3, [r3, #26]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d105      	bne.n	8001d60 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	2280      	movs	r2, #128	; 0x80
 8001d58:	0252      	lsls	r2, r2, #9
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	60bb      	str	r3, [r7, #8]
 8001d5e:	e00b      	b.n	8001d78 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d64:	2220      	movs	r2, #32
 8001d66:	431a      	orrs	r2, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d70:	2201      	movs	r2, #1
 8001d72:	431a      	orrs	r2, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	69da      	ldr	r2, [r3, #28]
 8001d7c:	23c2      	movs	r3, #194	; 0xc2
 8001d7e:	33ff      	adds	r3, #255	; 0xff
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d007      	beq.n	8001d94 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	68ba      	ldr	r2, [r7, #8]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	68d9      	ldr	r1, [r3, #12]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	68ba      	ldr	r2, [r7, #8]
 8001da0:	430a      	orrs	r2, r1
 8001da2:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001da8:	2380      	movs	r3, #128	; 0x80
 8001daa:	055b      	lsls	r3, r3, #21
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d01b      	beq.n	8001de8 <HAL_ADC_Init+0x1dc>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d017      	beq.n	8001de8 <HAL_ADC_Init+0x1dc>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d013      	beq.n	8001de8 <HAL_ADC_Init+0x1dc>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dc4:	2b03      	cmp	r3, #3
 8001dc6:	d00f      	beq.n	8001de8 <HAL_ADC_Init+0x1dc>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dcc:	2b04      	cmp	r3, #4
 8001dce:	d00b      	beq.n	8001de8 <HAL_ADC_Init+0x1dc>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dd4:	2b05      	cmp	r3, #5
 8001dd6:	d007      	beq.n	8001de8 <HAL_ADC_Init+0x1dc>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ddc:	2b06      	cmp	r3, #6
 8001dde:	d003      	beq.n	8001de8 <HAL_ADC_Init+0x1dc>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001de4:	2b07      	cmp	r3, #7
 8001de6:	d112      	bne.n	8001e0e <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	695a      	ldr	r2, [r3, #20]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	2107      	movs	r1, #7
 8001df4:	438a      	bics	r2, r1
 8001df6:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	6959      	ldr	r1, [r3, #20]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e02:	2207      	movs	r2, #7
 8001e04:	401a      	ands	r2, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	430a      	orrs	r2, r1
 8001e0c:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	4a1c      	ldr	r2, [pc, #112]	; (8001e88 <HAL_ADC_Init+0x27c>)
 8001e16:	4013      	ands	r3, r2
 8001e18:	68ba      	ldr	r2, [r7, #8]
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d10b      	bne.n	8001e36 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e28:	2203      	movs	r2, #3
 8001e2a:	4393      	bics	r3, r2
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	431a      	orrs	r2, r3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001e34:	e01c      	b.n	8001e70 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e3a:	2212      	movs	r2, #18
 8001e3c:	4393      	bics	r3, r2
 8001e3e:	2210      	movs	r2, #16
 8001e40:	431a      	orrs	r2, r3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	431a      	orrs	r2, r3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8001e52:	230f      	movs	r3, #15
 8001e54:	18fb      	adds	r3, r7, r3
 8001e56:	2201      	movs	r2, #1
 8001e58:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001e5a:	e009      	b.n	8001e70 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e60:	2210      	movs	r2, #16
 8001e62:	431a      	orrs	r2, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8001e68:	230f      	movs	r3, #15
 8001e6a:	18fb      	adds	r3, r7, r3
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001e70:	230f      	movs	r3, #15
 8001e72:	18fb      	adds	r3, r7, r3
 8001e74:	781b      	ldrb	r3, [r3, #0]
}
 8001e76:	0018      	movs	r0, r3
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	b004      	add	sp, #16
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	46c0      	nop			; (mov r8, r8)
 8001e80:	fffffefd 	.word	0xfffffefd
 8001e84:	fffe0219 	.word	0xfffe0219
 8001e88:	833fffe7 	.word	0x833fffe7

08001e8c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001e8c:	b590      	push	{r4, r7, lr}
 8001e8e:	b087      	sub	sp, #28
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	60f8      	str	r0, [r7, #12]
 8001e94:	60b9      	str	r1, [r7, #8]
 8001e96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e98:	2317      	movs	r3, #23
 8001e9a:	18fb      	adds	r3, r7, r3
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	2204      	movs	r2, #4
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	d15e      	bne.n	8001f6a <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	2234      	movs	r2, #52	; 0x34
 8001eb0:	5c9b      	ldrb	r3, [r3, r2]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d101      	bne.n	8001eba <HAL_ADC_Start_DMA+0x2e>
 8001eb6:	2302      	movs	r3, #2
 8001eb8:	e05e      	b.n	8001f78 <HAL_ADC_Start_DMA+0xec>
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	2234      	movs	r2, #52	; 0x34
 8001ebe:	2101      	movs	r1, #1
 8001ec0:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	7e5b      	ldrb	r3, [r3, #25]
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d007      	beq.n	8001eda <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001eca:	2317      	movs	r3, #23
 8001ecc:	18fc      	adds	r4, r7, r3
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	0018      	movs	r0, r3
 8001ed2:	f000 f983 	bl	80021dc <ADC_Enable>
 8001ed6:	0003      	movs	r3, r0
 8001ed8:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001eda:	2317      	movs	r3, #23
 8001edc:	18fb      	adds	r3, r7, r3
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d146      	bne.n	8001f72 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ee8:	4a25      	ldr	r2, [pc, #148]	; (8001f80 <HAL_ADC_Start_DMA+0xf4>)
 8001eea:	4013      	ands	r3, r2
 8001eec:	2280      	movs	r2, #128	; 0x80
 8001eee:	0052      	lsls	r2, r2, #1
 8001ef0:	431a      	orrs	r2, r3
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2234      	movs	r2, #52	; 0x34
 8001f00:	2100      	movs	r1, #0
 8001f02:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f08:	4a1e      	ldr	r2, [pc, #120]	; (8001f84 <HAL_ADC_Start_DMA+0xf8>)
 8001f0a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f10:	4a1d      	ldr	r2, [pc, #116]	; (8001f88 <HAL_ADC_Start_DMA+0xfc>)
 8001f12:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f18:	4a1c      	ldr	r2, [pc, #112]	; (8001f8c <HAL_ADC_Start_DMA+0x100>)
 8001f1a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	221c      	movs	r2, #28
 8001f22:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	685a      	ldr	r2, [r3, #4]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2110      	movs	r1, #16
 8001f30:	430a      	orrs	r2, r1
 8001f32:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	68da      	ldr	r2, [r3, #12]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	2101      	movs	r1, #1
 8001f40:	430a      	orrs	r2, r1
 8001f42:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	3340      	adds	r3, #64	; 0x40
 8001f4e:	0019      	movs	r1, r3
 8001f50:	68ba      	ldr	r2, [r7, #8]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	f000 fc0a 	bl	800276c <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	689a      	ldr	r2, [r3, #8]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	2104      	movs	r1, #4
 8001f64:	430a      	orrs	r2, r1
 8001f66:	609a      	str	r2, [r3, #8]
 8001f68:	e003      	b.n	8001f72 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001f6a:	2317      	movs	r3, #23
 8001f6c:	18fb      	adds	r3, r7, r3
 8001f6e:	2202      	movs	r2, #2
 8001f70:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001f72:	2317      	movs	r3, #23
 8001f74:	18fb      	adds	r3, r7, r3
 8001f76:	781b      	ldrb	r3, [r3, #0]
}
 8001f78:	0018      	movs	r0, r3
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	b007      	add	sp, #28
 8001f7e:	bd90      	pop	{r4, r7, pc}
 8001f80:	fffff0fe 	.word	0xfffff0fe
 8001f84:	080022e5 	.word	0x080022e5
 8001f88:	08002399 	.word	0x08002399
 8001f8c:	080023b7 	.word	0x080023b7

08001f90 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001f98:	46c0      	nop			; (mov r8, r8)
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	b002      	add	sp, #8
 8001f9e:	bd80      	pop	{r7, pc}

08001fa0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001fa8:	46c0      	nop			; (mov r8, r8)
 8001faa:	46bd      	mov	sp, r7
 8001fac:	b002      	add	sp, #8
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001fb8:	46c0      	nop			; (mov r8, r8)
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	b002      	add	sp, #8
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fca:	230f      	movs	r3, #15
 8001fcc:	18fb      	adds	r3, r7, r3
 8001fce:	2200      	movs	r2, #0
 8001fd0:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fda:	2380      	movs	r3, #128	; 0x80
 8001fdc:	055b      	lsls	r3, r3, #21
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d011      	beq.n	8002006 <HAL_ADC_ConfigChannel+0x46>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d00d      	beq.n	8002006 <HAL_ADC_ConfigChannel+0x46>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fee:	2b02      	cmp	r3, #2
 8001ff0:	d009      	beq.n	8002006 <HAL_ADC_ConfigChannel+0x46>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ff6:	2b03      	cmp	r3, #3
 8001ff8:	d005      	beq.n	8002006 <HAL_ADC_ConfigChannel+0x46>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ffe:	2b04      	cmp	r3, #4
 8002000:	d001      	beq.n	8002006 <HAL_ADC_ConfigChannel+0x46>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2234      	movs	r2, #52	; 0x34
 800200a:	5c9b      	ldrb	r3, [r3, r2]
 800200c:	2b01      	cmp	r3, #1
 800200e:	d101      	bne.n	8002014 <HAL_ADC_ConfigChannel+0x54>
 8002010:	2302      	movs	r3, #2
 8002012:	e0d0      	b.n	80021b6 <HAL_ADC_ConfigChannel+0x1f6>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2234      	movs	r2, #52	; 0x34
 8002018:	2101      	movs	r1, #1
 800201a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	2204      	movs	r2, #4
 8002024:	4013      	ands	r3, r2
 8002026:	d000      	beq.n	800202a <HAL_ADC_ConfigChannel+0x6a>
 8002028:	e0b4      	b.n	8002194 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	4a64      	ldr	r2, [pc, #400]	; (80021c0 <HAL_ADC_ConfigChannel+0x200>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d100      	bne.n	8002036 <HAL_ADC_ConfigChannel+0x76>
 8002034:	e082      	b.n	800213c <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2201      	movs	r2, #1
 8002042:	409a      	lsls	r2, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	430a      	orrs	r2, r1
 800204a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002050:	2380      	movs	r3, #128	; 0x80
 8002052:	055b      	lsls	r3, r3, #21
 8002054:	429a      	cmp	r2, r3
 8002056:	d037      	beq.n	80020c8 <HAL_ADC_ConfigChannel+0x108>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800205c:	2b01      	cmp	r3, #1
 800205e:	d033      	beq.n	80020c8 <HAL_ADC_ConfigChannel+0x108>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002064:	2b02      	cmp	r3, #2
 8002066:	d02f      	beq.n	80020c8 <HAL_ADC_ConfigChannel+0x108>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800206c:	2b03      	cmp	r3, #3
 800206e:	d02b      	beq.n	80020c8 <HAL_ADC_ConfigChannel+0x108>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002074:	2b04      	cmp	r3, #4
 8002076:	d027      	beq.n	80020c8 <HAL_ADC_ConfigChannel+0x108>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800207c:	2b05      	cmp	r3, #5
 800207e:	d023      	beq.n	80020c8 <HAL_ADC_ConfigChannel+0x108>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002084:	2b06      	cmp	r3, #6
 8002086:	d01f      	beq.n	80020c8 <HAL_ADC_ConfigChannel+0x108>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800208c:	2b07      	cmp	r3, #7
 800208e:	d01b      	beq.n	80020c8 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	689a      	ldr	r2, [r3, #8]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	695b      	ldr	r3, [r3, #20]
 800209a:	2107      	movs	r1, #7
 800209c:	400b      	ands	r3, r1
 800209e:	429a      	cmp	r2, r3
 80020a0:	d012      	beq.n	80020c8 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	695a      	ldr	r2, [r3, #20]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2107      	movs	r1, #7
 80020ae:	438a      	bics	r2, r1
 80020b0:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	6959      	ldr	r1, [r3, #20]
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	2207      	movs	r2, #7
 80020be:	401a      	ands	r2, r3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	430a      	orrs	r2, r1
 80020c6:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	2b10      	cmp	r3, #16
 80020ce:	d007      	beq.n	80020e0 <HAL_ADC_ConfigChannel+0x120>
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2b11      	cmp	r3, #17
 80020d6:	d003      	beq.n	80020e0 <HAL_ADC_ConfigChannel+0x120>
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2b12      	cmp	r3, #18
 80020de:	d163      	bne.n	80021a8 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80020e0:	4b38      	ldr	r3, [pc, #224]	; (80021c4 <HAL_ADC_ConfigChannel+0x204>)
 80020e2:	6819      	ldr	r1, [r3, #0]
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	2b10      	cmp	r3, #16
 80020ea:	d009      	beq.n	8002100 <HAL_ADC_ConfigChannel+0x140>
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2b11      	cmp	r3, #17
 80020f2:	d102      	bne.n	80020fa <HAL_ADC_ConfigChannel+0x13a>
 80020f4:	2380      	movs	r3, #128	; 0x80
 80020f6:	03db      	lsls	r3, r3, #15
 80020f8:	e004      	b.n	8002104 <HAL_ADC_ConfigChannel+0x144>
 80020fa:	2380      	movs	r3, #128	; 0x80
 80020fc:	045b      	lsls	r3, r3, #17
 80020fe:	e001      	b.n	8002104 <HAL_ADC_ConfigChannel+0x144>
 8002100:	2380      	movs	r3, #128	; 0x80
 8002102:	041b      	lsls	r3, r3, #16
 8002104:	4a2f      	ldr	r2, [pc, #188]	; (80021c4 <HAL_ADC_ConfigChannel+0x204>)
 8002106:	430b      	orrs	r3, r1
 8002108:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2b10      	cmp	r3, #16
 8002110:	d14a      	bne.n	80021a8 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002112:	4b2d      	ldr	r3, [pc, #180]	; (80021c8 <HAL_ADC_ConfigChannel+0x208>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	492d      	ldr	r1, [pc, #180]	; (80021cc <HAL_ADC_ConfigChannel+0x20c>)
 8002118:	0018      	movs	r0, r3
 800211a:	f7fd fff5 	bl	8000108 <__udivsi3>
 800211e:	0003      	movs	r3, r0
 8002120:	001a      	movs	r2, r3
 8002122:	0013      	movs	r3, r2
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	189b      	adds	r3, r3, r2
 8002128:	005b      	lsls	r3, r3, #1
 800212a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800212c:	e002      	b.n	8002134 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 800212e:	68bb      	ldr	r3, [r7, #8]
 8002130:	3b01      	subs	r3, #1
 8002132:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d1f9      	bne.n	800212e <HAL_ADC_ConfigChannel+0x16e>
 800213a:	e035      	b.n	80021a8 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	2101      	movs	r1, #1
 8002148:	4099      	lsls	r1, r3
 800214a:	000b      	movs	r3, r1
 800214c:	43d9      	mvns	r1, r3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	400a      	ands	r2, r1
 8002154:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	2b10      	cmp	r3, #16
 800215c:	d007      	beq.n	800216e <HAL_ADC_ConfigChannel+0x1ae>
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	2b11      	cmp	r3, #17
 8002164:	d003      	beq.n	800216e <HAL_ADC_ConfigChannel+0x1ae>
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	2b12      	cmp	r3, #18
 800216c:	d11c      	bne.n	80021a8 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800216e:	4b15      	ldr	r3, [pc, #84]	; (80021c4 <HAL_ADC_ConfigChannel+0x204>)
 8002170:	6819      	ldr	r1, [r3, #0]
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2b10      	cmp	r3, #16
 8002178:	d007      	beq.n	800218a <HAL_ADC_ConfigChannel+0x1ca>
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2b11      	cmp	r3, #17
 8002180:	d101      	bne.n	8002186 <HAL_ADC_ConfigChannel+0x1c6>
 8002182:	4b13      	ldr	r3, [pc, #76]	; (80021d0 <HAL_ADC_ConfigChannel+0x210>)
 8002184:	e002      	b.n	800218c <HAL_ADC_ConfigChannel+0x1cc>
 8002186:	4b13      	ldr	r3, [pc, #76]	; (80021d4 <HAL_ADC_ConfigChannel+0x214>)
 8002188:	e000      	b.n	800218c <HAL_ADC_ConfigChannel+0x1cc>
 800218a:	4b13      	ldr	r3, [pc, #76]	; (80021d8 <HAL_ADC_ConfigChannel+0x218>)
 800218c:	4a0d      	ldr	r2, [pc, #52]	; (80021c4 <HAL_ADC_ConfigChannel+0x204>)
 800218e:	400b      	ands	r3, r1
 8002190:	6013      	str	r3, [r2, #0]
 8002192:	e009      	b.n	80021a8 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002198:	2220      	movs	r2, #32
 800219a:	431a      	orrs	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80021a0:	230f      	movs	r3, #15
 80021a2:	18fb      	adds	r3, r7, r3
 80021a4:	2201      	movs	r2, #1
 80021a6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2234      	movs	r2, #52	; 0x34
 80021ac:	2100      	movs	r1, #0
 80021ae:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80021b0:	230f      	movs	r3, #15
 80021b2:	18fb      	adds	r3, r7, r3
 80021b4:	781b      	ldrb	r3, [r3, #0]
}
 80021b6:	0018      	movs	r0, r3
 80021b8:	46bd      	mov	sp, r7
 80021ba:	b004      	add	sp, #16
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	46c0      	nop			; (mov r8, r8)
 80021c0:	00001001 	.word	0x00001001
 80021c4:	40012708 	.word	0x40012708
 80021c8:	20000024 	.word	0x20000024
 80021cc:	000f4240 	.word	0x000f4240
 80021d0:	ffbfffff 	.word	0xffbfffff
 80021d4:	feffffff 	.word	0xfeffffff
 80021d8:	ff7fffff 	.word	0xff7fffff

080021dc <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021e4:	2300      	movs	r3, #0
 80021e6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80021e8:	2300      	movs	r3, #0
 80021ea:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	2203      	movs	r2, #3
 80021f4:	4013      	ands	r3, r2
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	d112      	bne.n	8002220 <ADC_Enable+0x44>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2201      	movs	r2, #1
 8002202:	4013      	ands	r3, r2
 8002204:	2b01      	cmp	r3, #1
 8002206:	d009      	beq.n	800221c <ADC_Enable+0x40>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	68da      	ldr	r2, [r3, #12]
 800220e:	2380      	movs	r3, #128	; 0x80
 8002210:	021b      	lsls	r3, r3, #8
 8002212:	401a      	ands	r2, r3
 8002214:	2380      	movs	r3, #128	; 0x80
 8002216:	021b      	lsls	r3, r3, #8
 8002218:	429a      	cmp	r2, r3
 800221a:	d101      	bne.n	8002220 <ADC_Enable+0x44>
 800221c:	2301      	movs	r3, #1
 800221e:	e000      	b.n	8002222 <ADC_Enable+0x46>
 8002220:	2300      	movs	r3, #0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d152      	bne.n	80022cc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	4a2a      	ldr	r2, [pc, #168]	; (80022d8 <ADC_Enable+0xfc>)
 800222e:	4013      	ands	r3, r2
 8002230:	d00d      	beq.n	800224e <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002236:	2210      	movs	r2, #16
 8002238:	431a      	orrs	r2, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002242:	2201      	movs	r2, #1
 8002244:	431a      	orrs	r2, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e03f      	b.n	80022ce <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	689a      	ldr	r2, [r3, #8]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2101      	movs	r1, #1
 800225a:	430a      	orrs	r2, r1
 800225c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800225e:	4b1f      	ldr	r3, [pc, #124]	; (80022dc <ADC_Enable+0x100>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	491f      	ldr	r1, [pc, #124]	; (80022e0 <ADC_Enable+0x104>)
 8002264:	0018      	movs	r0, r3
 8002266:	f7fd ff4f 	bl	8000108 <__udivsi3>
 800226a:	0003      	movs	r3, r0
 800226c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800226e:	e002      	b.n	8002276 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	3b01      	subs	r3, #1
 8002274:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d1f9      	bne.n	8002270 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 800227c:	f7ff fcbc 	bl	8001bf8 <HAL_GetTick>
 8002280:	0003      	movs	r3, r0
 8002282:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002284:	e01b      	b.n	80022be <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002286:	f7ff fcb7 	bl	8001bf8 <HAL_GetTick>
 800228a:	0002      	movs	r2, r0
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	2b02      	cmp	r3, #2
 8002292:	d914      	bls.n	80022be <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2201      	movs	r2, #1
 800229c:	4013      	ands	r3, r2
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d00d      	beq.n	80022be <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022a6:	2210      	movs	r2, #16
 80022a8:	431a      	orrs	r2, r3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022b2:	2201      	movs	r2, #1
 80022b4:	431a      	orrs	r2, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e007      	b.n	80022ce <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	2201      	movs	r2, #1
 80022c6:	4013      	ands	r3, r2
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d1dc      	bne.n	8002286 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	0018      	movs	r0, r3
 80022d0:	46bd      	mov	sp, r7
 80022d2:	b004      	add	sp, #16
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	46c0      	nop			; (mov r8, r8)
 80022d8:	80000017 	.word	0x80000017
 80022dc:	20000024 	.word	0x20000024
 80022e0:	000f4240 	.word	0x000f4240

080022e4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022f6:	2250      	movs	r2, #80	; 0x50
 80022f8:	4013      	ands	r3, r2
 80022fa:	d140      	bne.n	800237e <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002300:	2280      	movs	r2, #128	; 0x80
 8002302:	0092      	lsls	r2, r2, #2
 8002304:	431a      	orrs	r2, r3
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	68da      	ldr	r2, [r3, #12]
 8002310:	23c0      	movs	r3, #192	; 0xc0
 8002312:	011b      	lsls	r3, r3, #4
 8002314:	4013      	ands	r3, r2
 8002316:	d12d      	bne.n	8002374 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800231c:	2b00      	cmp	r3, #0
 800231e:	d129      	bne.n	8002374 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2208      	movs	r2, #8
 8002328:	4013      	ands	r3, r2
 800232a:	2b08      	cmp	r3, #8
 800232c:	d122      	bne.n	8002374 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	2204      	movs	r2, #4
 8002336:	4013      	ands	r3, r2
 8002338:	d110      	bne.n	800235c <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	685a      	ldr	r2, [r3, #4]
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	210c      	movs	r1, #12
 8002346:	438a      	bics	r2, r1
 8002348:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800234e:	4a11      	ldr	r2, [pc, #68]	; (8002394 <ADC_DMAConvCplt+0xb0>)
 8002350:	4013      	ands	r3, r2
 8002352:	2201      	movs	r2, #1
 8002354:	431a      	orrs	r2, r3
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	639a      	str	r2, [r3, #56]	; 0x38
 800235a:	e00b      	b.n	8002374 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002360:	2220      	movs	r2, #32
 8002362:	431a      	orrs	r2, r3
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800236c:	2201      	movs	r2, #1
 800236e:	431a      	orrs	r2, r3
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	0018      	movs	r0, r3
 8002378:	f7ff fe0a 	bl	8001f90 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 800237c:	e005      	b.n	800238a <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	0010      	movs	r0, r2
 8002388:	4798      	blx	r3
}
 800238a:	46c0      	nop			; (mov r8, r8)
 800238c:	46bd      	mov	sp, r7
 800238e:	b004      	add	sp, #16
 8002390:	bd80      	pop	{r7, pc}
 8002392:	46c0      	nop			; (mov r8, r8)
 8002394:	fffffefe 	.word	0xfffffefe

08002398 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a4:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	0018      	movs	r0, r3
 80023aa:	f7ff fdf9 	bl	8001fa0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80023ae:	46c0      	nop			; (mov r8, r8)
 80023b0:	46bd      	mov	sp, r7
 80023b2:	b004      	add	sp, #16
 80023b4:	bd80      	pop	{r7, pc}

080023b6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80023b6:	b580      	push	{r7, lr}
 80023b8:	b084      	sub	sp, #16
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023c8:	2240      	movs	r2, #64	; 0x40
 80023ca:	431a      	orrs	r2, r3
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023d4:	2204      	movs	r2, #4
 80023d6:	431a      	orrs	r2, r3
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	0018      	movs	r0, r3
 80023e0:	f7ff fde6 	bl	8001fb0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80023e4:	46c0      	nop			; (mov r8, r8)
 80023e6:	46bd      	mov	sp, r7
 80023e8:	b004      	add	sp, #16
 80023ea:	bd80      	pop	{r7, pc}

080023ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	0002      	movs	r2, r0
 80023f4:	1dfb      	adds	r3, r7, #7
 80023f6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80023f8:	1dfb      	adds	r3, r7, #7
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	2b7f      	cmp	r3, #127	; 0x7f
 80023fe:	d809      	bhi.n	8002414 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002400:	1dfb      	adds	r3, r7, #7
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	001a      	movs	r2, r3
 8002406:	231f      	movs	r3, #31
 8002408:	401a      	ands	r2, r3
 800240a:	4b04      	ldr	r3, [pc, #16]	; (800241c <__NVIC_EnableIRQ+0x30>)
 800240c:	2101      	movs	r1, #1
 800240e:	4091      	lsls	r1, r2
 8002410:	000a      	movs	r2, r1
 8002412:	601a      	str	r2, [r3, #0]
  }
}
 8002414:	46c0      	nop			; (mov r8, r8)
 8002416:	46bd      	mov	sp, r7
 8002418:	b002      	add	sp, #8
 800241a:	bd80      	pop	{r7, pc}
 800241c:	e000e100 	.word	0xe000e100

08002420 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002420:	b590      	push	{r4, r7, lr}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	0002      	movs	r2, r0
 8002428:	6039      	str	r1, [r7, #0]
 800242a:	1dfb      	adds	r3, r7, #7
 800242c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800242e:	1dfb      	adds	r3, r7, #7
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	2b7f      	cmp	r3, #127	; 0x7f
 8002434:	d828      	bhi.n	8002488 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002436:	4a2f      	ldr	r2, [pc, #188]	; (80024f4 <__NVIC_SetPriority+0xd4>)
 8002438:	1dfb      	adds	r3, r7, #7
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	b25b      	sxtb	r3, r3
 800243e:	089b      	lsrs	r3, r3, #2
 8002440:	33c0      	adds	r3, #192	; 0xc0
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	589b      	ldr	r3, [r3, r2]
 8002446:	1dfa      	adds	r2, r7, #7
 8002448:	7812      	ldrb	r2, [r2, #0]
 800244a:	0011      	movs	r1, r2
 800244c:	2203      	movs	r2, #3
 800244e:	400a      	ands	r2, r1
 8002450:	00d2      	lsls	r2, r2, #3
 8002452:	21ff      	movs	r1, #255	; 0xff
 8002454:	4091      	lsls	r1, r2
 8002456:	000a      	movs	r2, r1
 8002458:	43d2      	mvns	r2, r2
 800245a:	401a      	ands	r2, r3
 800245c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	019b      	lsls	r3, r3, #6
 8002462:	22ff      	movs	r2, #255	; 0xff
 8002464:	401a      	ands	r2, r3
 8002466:	1dfb      	adds	r3, r7, #7
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	0018      	movs	r0, r3
 800246c:	2303      	movs	r3, #3
 800246e:	4003      	ands	r3, r0
 8002470:	00db      	lsls	r3, r3, #3
 8002472:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002474:	481f      	ldr	r0, [pc, #124]	; (80024f4 <__NVIC_SetPriority+0xd4>)
 8002476:	1dfb      	adds	r3, r7, #7
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	b25b      	sxtb	r3, r3
 800247c:	089b      	lsrs	r3, r3, #2
 800247e:	430a      	orrs	r2, r1
 8002480:	33c0      	adds	r3, #192	; 0xc0
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002486:	e031      	b.n	80024ec <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002488:	4a1b      	ldr	r2, [pc, #108]	; (80024f8 <__NVIC_SetPriority+0xd8>)
 800248a:	1dfb      	adds	r3, r7, #7
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	0019      	movs	r1, r3
 8002490:	230f      	movs	r3, #15
 8002492:	400b      	ands	r3, r1
 8002494:	3b08      	subs	r3, #8
 8002496:	089b      	lsrs	r3, r3, #2
 8002498:	3306      	adds	r3, #6
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	18d3      	adds	r3, r2, r3
 800249e:	3304      	adds	r3, #4
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	1dfa      	adds	r2, r7, #7
 80024a4:	7812      	ldrb	r2, [r2, #0]
 80024a6:	0011      	movs	r1, r2
 80024a8:	2203      	movs	r2, #3
 80024aa:	400a      	ands	r2, r1
 80024ac:	00d2      	lsls	r2, r2, #3
 80024ae:	21ff      	movs	r1, #255	; 0xff
 80024b0:	4091      	lsls	r1, r2
 80024b2:	000a      	movs	r2, r1
 80024b4:	43d2      	mvns	r2, r2
 80024b6:	401a      	ands	r2, r3
 80024b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	019b      	lsls	r3, r3, #6
 80024be:	22ff      	movs	r2, #255	; 0xff
 80024c0:	401a      	ands	r2, r3
 80024c2:	1dfb      	adds	r3, r7, #7
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	0018      	movs	r0, r3
 80024c8:	2303      	movs	r3, #3
 80024ca:	4003      	ands	r3, r0
 80024cc:	00db      	lsls	r3, r3, #3
 80024ce:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80024d0:	4809      	ldr	r0, [pc, #36]	; (80024f8 <__NVIC_SetPriority+0xd8>)
 80024d2:	1dfb      	adds	r3, r7, #7
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	001c      	movs	r4, r3
 80024d8:	230f      	movs	r3, #15
 80024da:	4023      	ands	r3, r4
 80024dc:	3b08      	subs	r3, #8
 80024de:	089b      	lsrs	r3, r3, #2
 80024e0:	430a      	orrs	r2, r1
 80024e2:	3306      	adds	r3, #6
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	18c3      	adds	r3, r0, r3
 80024e8:	3304      	adds	r3, #4
 80024ea:	601a      	str	r2, [r3, #0]
}
 80024ec:	46c0      	nop			; (mov r8, r8)
 80024ee:	46bd      	mov	sp, r7
 80024f0:	b003      	add	sp, #12
 80024f2:	bd90      	pop	{r4, r7, pc}
 80024f4:	e000e100 	.word	0xe000e100
 80024f8:	e000ed00 	.word	0xe000ed00

080024fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	1e5a      	subs	r2, r3, #1
 8002508:	2380      	movs	r3, #128	; 0x80
 800250a:	045b      	lsls	r3, r3, #17
 800250c:	429a      	cmp	r2, r3
 800250e:	d301      	bcc.n	8002514 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002510:	2301      	movs	r3, #1
 8002512:	e010      	b.n	8002536 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002514:	4b0a      	ldr	r3, [pc, #40]	; (8002540 <SysTick_Config+0x44>)
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	3a01      	subs	r2, #1
 800251a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800251c:	2301      	movs	r3, #1
 800251e:	425b      	negs	r3, r3
 8002520:	2103      	movs	r1, #3
 8002522:	0018      	movs	r0, r3
 8002524:	f7ff ff7c 	bl	8002420 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002528:	4b05      	ldr	r3, [pc, #20]	; (8002540 <SysTick_Config+0x44>)
 800252a:	2200      	movs	r2, #0
 800252c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800252e:	4b04      	ldr	r3, [pc, #16]	; (8002540 <SysTick_Config+0x44>)
 8002530:	2207      	movs	r2, #7
 8002532:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002534:	2300      	movs	r3, #0
}
 8002536:	0018      	movs	r0, r3
 8002538:	46bd      	mov	sp, r7
 800253a:	b002      	add	sp, #8
 800253c:	bd80      	pop	{r7, pc}
 800253e:	46c0      	nop			; (mov r8, r8)
 8002540:	e000e010 	.word	0xe000e010

08002544 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	60b9      	str	r1, [r7, #8]
 800254c:	607a      	str	r2, [r7, #4]
 800254e:	210f      	movs	r1, #15
 8002550:	187b      	adds	r3, r7, r1
 8002552:	1c02      	adds	r2, r0, #0
 8002554:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002556:	68ba      	ldr	r2, [r7, #8]
 8002558:	187b      	adds	r3, r7, r1
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	b25b      	sxtb	r3, r3
 800255e:	0011      	movs	r1, r2
 8002560:	0018      	movs	r0, r3
 8002562:	f7ff ff5d 	bl	8002420 <__NVIC_SetPriority>
}
 8002566:	46c0      	nop			; (mov r8, r8)
 8002568:	46bd      	mov	sp, r7
 800256a:	b004      	add	sp, #16
 800256c:	bd80      	pop	{r7, pc}

0800256e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b082      	sub	sp, #8
 8002572:	af00      	add	r7, sp, #0
 8002574:	0002      	movs	r2, r0
 8002576:	1dfb      	adds	r3, r7, #7
 8002578:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800257a:	1dfb      	adds	r3, r7, #7
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	b25b      	sxtb	r3, r3
 8002580:	0018      	movs	r0, r3
 8002582:	f7ff ff33 	bl	80023ec <__NVIC_EnableIRQ>
}
 8002586:	46c0      	nop			; (mov r8, r8)
 8002588:	46bd      	mov	sp, r7
 800258a:	b002      	add	sp, #8
 800258c:	bd80      	pop	{r7, pc}

0800258e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800258e:	b580      	push	{r7, lr}
 8002590:	b082      	sub	sp, #8
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	0018      	movs	r0, r3
 800259a:	f7ff ffaf 	bl	80024fc <SysTick_Config>
 800259e:	0003      	movs	r3, r0
}
 80025a0:	0018      	movs	r0, r3
 80025a2:	46bd      	mov	sp, r7
 80025a4:	b002      	add	sp, #8
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d101      	bne.n	80025ba <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e015      	b.n	80025e6 <HAL_DAC_Init+0x3e>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if (hdac->State == HAL_DAC_STATE_RESET)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	791b      	ldrb	r3, [r3, #4]
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d106      	bne.n	80025d2 <HAL_DAC_Init+0x2a>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	0018      	movs	r0, r3
 80025ce:	f7ff f80b 	bl	80015e8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2202      	movs	r2, #2
 80025d6:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2200      	movs	r2, #0
 80025dc:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2201      	movs	r2, #1
 80025e2:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	0018      	movs	r0, r3
 80025e8:	46bd      	mov	sp, r7
 80025ea:	b002      	add	sp, #8
 80025ec:	bd80      	pop	{r7, pc}

080025ee <HAL_DAC_ConfigChannel>:
  *          This parameter can be one of the following values:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80025ee:	b580      	push	{r7, lr}
 80025f0:	b086      	sub	sp, #24
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	60f8      	str	r0, [r7, #12]
 80025f6:	60b9      	str	r1, [r7, #8]
 80025f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 80025fa:	2300      	movs	r3, #0
 80025fc:	617b      	str	r3, [r7, #20]
 80025fe:	2300      	movs	r3, #0
 8002600:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	795b      	ldrb	r3, [r3, #5]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d101      	bne.n	800260e <HAL_DAC_ConfigChannel+0x20>
 800260a:	2302      	movs	r3, #2
 800260c:	e029      	b.n	8002662 <HAL_DAC_ConfigChannel+0x74>
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2201      	movs	r2, #1
 8002612:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2202      	movs	r2, #2
 8002618:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel); 
 8002622:	223e      	movs	r2, #62	; 0x3e
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	409a      	lsls	r2, r3
 8002628:	0013      	movs	r3, r2
 800262a:	43da      	mvns	r2, r3
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	4013      	ands	r3, r2
 8002630:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	4313      	orrs	r3, r2
 800263c:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 800263e:	693a      	ldr	r2, [r7, #16]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	409a      	lsls	r2, r3
 8002644:	0013      	movs	r3, r2
 8002646:	697a      	ldr	r2, [r7, #20]
 8002648:	4313      	orrs	r3, r2
 800264a:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	697a      	ldr	r2, [r7, #20]
 8002652:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2201      	movs	r2, #1
 8002658:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2200      	movs	r2, #0
 800265e:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8002660:	2300      	movs	r3, #0
}
 8002662:	0018      	movs	r0, r3
 8002664:	46bd      	mov	sp, r7
 8002666:	b006      	add	sp, #24
 8002668:	bd80      	pop	{r7, pc}

0800266a <HAL_DAC_Start>:
       /* STM32F091xC  STM32F098xx */

#if defined (STM32F051x8) || defined (STM32F058xx)

HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 800266a:	b580      	push	{r7, lr}
 800266c:	b082      	sub	sp, #8
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
 8002672:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	795b      	ldrb	r3, [r3, #5]
 8002678:	2b01      	cmp	r3, #1
 800267a:	d101      	bne.n	8002680 <HAL_DAC_Start+0x16>
 800267c:	2302      	movs	r3, #2
 800267e:	e028      	b.n	80026d2 <HAL_DAC_Start+0x68>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2202      	movs	r2, #2
 800268a:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripharal */
  __HAL_DAC_ENABLE(hdac, Channel);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	6819      	ldr	r1, [r3, #0]
 8002692:	2201      	movs	r2, #1
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	409a      	lsls	r2, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	430a      	orrs	r2, r1
 800269e:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d10e      	bne.n	80026c4 <HAL_DAC_Start+0x5a>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	223c      	movs	r2, #60	; 0x3c
 80026ae:	4013      	ands	r3, r2
 80026b0:	2b3c      	cmp	r3, #60	; 0x3c
 80026b2:	d107      	bne.n	80026c4 <HAL_DAC_Start+0x5a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	685a      	ldr	r2, [r3, #4]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	2101      	movs	r1, #1
 80026c0:	430a      	orrs	r2, r1
 80026c2:	605a      	str	r2, [r3, #4]
    }
  }
 
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2201      	movs	r2, #1
 80026c8:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 80026d0:	2300      	movs	r3, #0
}
 80026d2:	0018      	movs	r0, r3
 80026d4:	46bd      	mov	sp, r7
 80026d6:	b002      	add	sp, #8
 80026d8:	bd80      	pop	{r7, pc}
	...

080026dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026e4:	2300      	movs	r3, #0
 80026e6:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d101      	bne.n	80026f2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e036      	b.n	8002760 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2221      	movs	r2, #33	; 0x21
 80026f6:	2102      	movs	r1, #2
 80026f8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	4a18      	ldr	r2, [pc, #96]	; (8002768 <HAL_DMA_Init+0x8c>)
 8002706:	4013      	ands	r3, r2
 8002708:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002712:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800271e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	695b      	ldr	r3, [r3, #20]
 8002724:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800272a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	69db      	ldr	r3, [r3, #28]
 8002730:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002732:	68fa      	ldr	r2, [r7, #12]
 8002734:	4313      	orrs	r3, r2
 8002736:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	68fa      	ldr	r2, [r7, #12]
 800273e:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	0018      	movs	r0, r3
 8002744:	f000 f9c4 	bl	8002ad0 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2221      	movs	r2, #33	; 0x21
 8002752:	2101      	movs	r1, #1
 8002754:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2220      	movs	r2, #32
 800275a:	2100      	movs	r1, #0
 800275c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 800275e:	2300      	movs	r3, #0
}  
 8002760:	0018      	movs	r0, r3
 8002762:	46bd      	mov	sp, r7
 8002764:	b004      	add	sp, #16
 8002766:	bd80      	pop	{r7, pc}
 8002768:	ffffc00f 	.word	0xffffc00f

0800276c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af00      	add	r7, sp, #0
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	60b9      	str	r1, [r7, #8]
 8002776:	607a      	str	r2, [r7, #4]
 8002778:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800277a:	2317      	movs	r3, #23
 800277c:	18fb      	adds	r3, r7, r3
 800277e:	2200      	movs	r2, #0
 8002780:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2220      	movs	r2, #32
 8002786:	5c9b      	ldrb	r3, [r3, r2]
 8002788:	2b01      	cmp	r3, #1
 800278a:	d101      	bne.n	8002790 <HAL_DMA_Start_IT+0x24>
 800278c:	2302      	movs	r3, #2
 800278e:	e04f      	b.n	8002830 <HAL_DMA_Start_IT+0xc4>
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2220      	movs	r2, #32
 8002794:	2101      	movs	r1, #1
 8002796:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2221      	movs	r2, #33	; 0x21
 800279c:	5c9b      	ldrb	r3, [r3, r2]
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d13a      	bne.n	800281a <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2221      	movs	r2, #33	; 0x21
 80027a8:	2102      	movs	r1, #2
 80027aa:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2200      	movs	r2, #0
 80027b0:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2101      	movs	r1, #1
 80027be:	438a      	bics	r2, r1
 80027c0:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	68b9      	ldr	r1, [r7, #8]
 80027c8:	68f8      	ldr	r0, [r7, #12]
 80027ca:	f000 f954 	bl	8002a76 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d008      	beq.n	80027e8 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	210e      	movs	r1, #14
 80027e2:	430a      	orrs	r2, r1
 80027e4:	601a      	str	r2, [r3, #0]
 80027e6:	e00f      	b.n	8002808 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	210a      	movs	r1, #10
 80027f4:	430a      	orrs	r2, r1
 80027f6:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	2104      	movs	r1, #4
 8002804:	438a      	bics	r2, r1
 8002806:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2101      	movs	r1, #1
 8002814:	430a      	orrs	r2, r1
 8002816:	601a      	str	r2, [r3, #0]
 8002818:	e007      	b.n	800282a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2220      	movs	r2, #32
 800281e:	2100      	movs	r1, #0
 8002820:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8002822:	2317      	movs	r3, #23
 8002824:	18fb      	adds	r3, r7, r3
 8002826:	2202      	movs	r2, #2
 8002828:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 800282a:	2317      	movs	r3, #23
 800282c:	18fb      	adds	r3, r7, r3
 800282e:	781b      	ldrb	r3, [r3, #0]
} 
 8002830:	0018      	movs	r0, r3
 8002832:	46bd      	mov	sp, r7
 8002834:	b006      	add	sp, #24
 8002836:	bd80      	pop	{r7, pc}

08002838 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2221      	movs	r2, #33	; 0x21
 8002844:	5c9b      	ldrb	r3, [r3, r2]
 8002846:	b2db      	uxtb	r3, r3
 8002848:	2b02      	cmp	r3, #2
 800284a:	d008      	beq.n	800285e <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2204      	movs	r2, #4
 8002850:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2220      	movs	r2, #32
 8002856:	2100      	movs	r1, #0
 8002858:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e020      	b.n	80028a0 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	210e      	movs	r1, #14
 800286a:	438a      	bics	r2, r1
 800286c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2101      	movs	r1, #1
 800287a:	438a      	bics	r2, r1
 800287c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002886:	2101      	movs	r1, #1
 8002888:	4091      	lsls	r1, r2
 800288a:	000a      	movs	r2, r1
 800288c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2221      	movs	r2, #33	; 0x21
 8002892:	2101      	movs	r1, #1
 8002894:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2220      	movs	r2, #32
 800289a:	2100      	movs	r1, #0
 800289c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 800289e:	2300      	movs	r3, #0
}
 80028a0:	0018      	movs	r0, r3
 80028a2:	46bd      	mov	sp, r7
 80028a4:	b002      	add	sp, #8
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028b0:	210f      	movs	r1, #15
 80028b2:	187b      	adds	r3, r7, r1
 80028b4:	2200      	movs	r2, #0
 80028b6:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2221      	movs	r2, #33	; 0x21
 80028bc:	5c9b      	ldrb	r3, [r3, r2]
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d006      	beq.n	80028d2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2204      	movs	r2, #4
 80028c8:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80028ca:	187b      	adds	r3, r7, r1
 80028cc:	2201      	movs	r2, #1
 80028ce:	701a      	strb	r2, [r3, #0]
 80028d0:	e028      	b.n	8002924 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	210e      	movs	r1, #14
 80028de:	438a      	bics	r2, r1
 80028e0:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2101      	movs	r1, #1
 80028ee:	438a      	bics	r2, r1
 80028f0:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028fa:	2101      	movs	r1, #1
 80028fc:	4091      	lsls	r1, r2
 80028fe:	000a      	movs	r2, r1
 8002900:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2221      	movs	r2, #33	; 0x21
 8002906:	2101      	movs	r1, #1
 8002908:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2220      	movs	r2, #32
 800290e:	2100      	movs	r1, #0
 8002910:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002916:	2b00      	cmp	r3, #0
 8002918:	d004      	beq.n	8002924 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	0010      	movs	r0, r2
 8002922:	4798      	blx	r3
    } 
  }
  return status;
 8002924:	230f      	movs	r3, #15
 8002926:	18fb      	adds	r3, r7, r3
 8002928:	781b      	ldrb	r3, [r3, #0]
}
 800292a:	0018      	movs	r0, r3
 800292c:	46bd      	mov	sp, r7
 800292e:	b004      	add	sp, #16
 8002930:	bd80      	pop	{r7, pc}

08002932 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002932:	b580      	push	{r7, lr}
 8002934:	b084      	sub	sp, #16
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294e:	2204      	movs	r2, #4
 8002950:	409a      	lsls	r2, r3
 8002952:	0013      	movs	r3, r2
 8002954:	68fa      	ldr	r2, [r7, #12]
 8002956:	4013      	ands	r3, r2
 8002958:	d024      	beq.n	80029a4 <HAL_DMA_IRQHandler+0x72>
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	2204      	movs	r2, #4
 800295e:	4013      	ands	r3, r2
 8002960:	d020      	beq.n	80029a4 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2220      	movs	r2, #32
 800296a:	4013      	ands	r3, r2
 800296c:	d107      	bne.n	800297e <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	2104      	movs	r1, #4
 800297a:	438a      	bics	r2, r1
 800297c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002986:	2104      	movs	r1, #4
 8002988:	4091      	lsls	r1, r2
 800298a:	000a      	movs	r2, r1
 800298c:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002992:	2b00      	cmp	r3, #0
 8002994:	d100      	bne.n	8002998 <HAL_DMA_IRQHandler+0x66>
 8002996:	e06a      	b.n	8002a6e <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800299c:	687a      	ldr	r2, [r7, #4]
 800299e:	0010      	movs	r0, r2
 80029a0:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80029a2:	e064      	b.n	8002a6e <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a8:	2202      	movs	r2, #2
 80029aa:	409a      	lsls	r2, r3
 80029ac:	0013      	movs	r3, r2
 80029ae:	68fa      	ldr	r2, [r7, #12]
 80029b0:	4013      	ands	r3, r2
 80029b2:	d02b      	beq.n	8002a0c <HAL_DMA_IRQHandler+0xda>
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	2202      	movs	r2, #2
 80029b8:	4013      	ands	r3, r2
 80029ba:	d027      	beq.n	8002a0c <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	2220      	movs	r2, #32
 80029c4:	4013      	ands	r3, r2
 80029c6:	d10b      	bne.n	80029e0 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	210a      	movs	r1, #10
 80029d4:	438a      	bics	r2, r1
 80029d6:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2221      	movs	r2, #33	; 0x21
 80029dc:	2101      	movs	r1, #1
 80029de:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029e8:	2102      	movs	r1, #2
 80029ea:	4091      	lsls	r1, r2
 80029ec:	000a      	movs	r2, r1
 80029ee:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2220      	movs	r2, #32
 80029f4:	2100      	movs	r1, #0
 80029f6:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d036      	beq.n	8002a6e <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	0010      	movs	r0, r2
 8002a08:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002a0a:	e030      	b.n	8002a6e <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a10:	2208      	movs	r2, #8
 8002a12:	409a      	lsls	r2, r3
 8002a14:	0013      	movs	r3, r2
 8002a16:	68fa      	ldr	r2, [r7, #12]
 8002a18:	4013      	ands	r3, r2
 8002a1a:	d028      	beq.n	8002a6e <HAL_DMA_IRQHandler+0x13c>
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	2208      	movs	r2, #8
 8002a20:	4013      	ands	r3, r2
 8002a22:	d024      	beq.n	8002a6e <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	210e      	movs	r1, #14
 8002a30:	438a      	bics	r2, r1
 8002a32:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a3c:	2101      	movs	r1, #1
 8002a3e:	4091      	lsls	r1, r2
 8002a40:	000a      	movs	r2, r1
 8002a42:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2201      	movs	r2, #1
 8002a48:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2221      	movs	r2, #33	; 0x21
 8002a4e:	2101      	movs	r1, #1
 8002a50:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2220      	movs	r2, #32
 8002a56:	2100      	movs	r1, #0
 8002a58:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d005      	beq.n	8002a6e <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	0010      	movs	r0, r2
 8002a6a:	4798      	blx	r3
    }
   }
}  
 8002a6c:	e7ff      	b.n	8002a6e <HAL_DMA_IRQHandler+0x13c>
 8002a6e:	46c0      	nop			; (mov r8, r8)
 8002a70:	46bd      	mov	sp, r7
 8002a72:	b004      	add	sp, #16
 8002a74:	bd80      	pop	{r7, pc}

08002a76 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a76:	b580      	push	{r7, lr}
 8002a78:	b084      	sub	sp, #16
 8002a7a:	af00      	add	r7, sp, #0
 8002a7c:	60f8      	str	r0, [r7, #12]
 8002a7e:	60b9      	str	r1, [r7, #8]
 8002a80:	607a      	str	r2, [r7, #4]
 8002a82:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a8c:	2101      	movs	r1, #1
 8002a8e:	4091      	lsls	r1, r2
 8002a90:	000a      	movs	r2, r1
 8002a92:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	683a      	ldr	r2, [r7, #0]
 8002a9a:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	2b10      	cmp	r3, #16
 8002aa2:	d108      	bne.n	8002ab6 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	68ba      	ldr	r2, [r7, #8]
 8002ab2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002ab4:	e007      	b.n	8002ac6 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	68ba      	ldr	r2, [r7, #8]
 8002abc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	687a      	ldr	r2, [r7, #4]
 8002ac4:	60da      	str	r2, [r3, #12]
}
 8002ac6:	46c0      	nop			; (mov r8, r8)
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	b004      	add	sp, #16
 8002acc:	bd80      	pop	{r7, pc}
	...

08002ad0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a08      	ldr	r2, [pc, #32]	; (8002b00 <DMA_CalcBaseAndBitshift+0x30>)
 8002ade:	4694      	mov	ip, r2
 8002ae0:	4463      	add	r3, ip
 8002ae2:	2114      	movs	r1, #20
 8002ae4:	0018      	movs	r0, r3
 8002ae6:	f7fd fb0f 	bl	8000108 <__udivsi3>
 8002aea:	0003      	movs	r3, r0
 8002aec:	009a      	lsls	r2, r3, #2
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4a03      	ldr	r2, [pc, #12]	; (8002b04 <DMA_CalcBaseAndBitshift+0x34>)
 8002af6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8002af8:	46c0      	nop			; (mov r8, r8)
 8002afa:	46bd      	mov	sp, r7
 8002afc:	b002      	add	sp, #8
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	bffdfff8 	.word	0xbffdfff8
 8002b04:	40020000 	.word	0x40020000

08002b08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b086      	sub	sp, #24
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b12:	2300      	movs	r3, #0
 8002b14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b16:	e14f      	b.n	8002db8 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	2101      	movs	r1, #1
 8002b1e:	697a      	ldr	r2, [r7, #20]
 8002b20:	4091      	lsls	r1, r2
 8002b22:	000a      	movs	r2, r1
 8002b24:	4013      	ands	r3, r2
 8002b26:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d100      	bne.n	8002b30 <HAL_GPIO_Init+0x28>
 8002b2e:	e140      	b.n	8002db2 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	2203      	movs	r2, #3
 8002b36:	4013      	ands	r3, r2
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d005      	beq.n	8002b48 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	2203      	movs	r2, #3
 8002b42:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002b44:	2b02      	cmp	r3, #2
 8002b46:	d130      	bne.n	8002baa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	005b      	lsls	r3, r3, #1
 8002b52:	2203      	movs	r2, #3
 8002b54:	409a      	lsls	r2, r3
 8002b56:	0013      	movs	r3, r2
 8002b58:	43da      	mvns	r2, r3
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	68da      	ldr	r2, [r3, #12]
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	005b      	lsls	r3, r3, #1
 8002b68:	409a      	lsls	r2, r3
 8002b6a:	0013      	movs	r3, r2
 8002b6c:	693a      	ldr	r2, [r7, #16]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	693a      	ldr	r2, [r7, #16]
 8002b76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b7e:	2201      	movs	r2, #1
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	409a      	lsls	r2, r3
 8002b84:	0013      	movs	r3, r2
 8002b86:	43da      	mvns	r2, r3
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	091b      	lsrs	r3, r3, #4
 8002b94:	2201      	movs	r2, #1
 8002b96:	401a      	ands	r2, r3
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	409a      	lsls	r2, r3
 8002b9c:	0013      	movs	r3, r2
 8002b9e:	693a      	ldr	r2, [r7, #16]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	2203      	movs	r2, #3
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	2b03      	cmp	r3, #3
 8002bb4:	d017      	beq.n	8002be6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	005b      	lsls	r3, r3, #1
 8002bc0:	2203      	movs	r2, #3
 8002bc2:	409a      	lsls	r2, r3
 8002bc4:	0013      	movs	r3, r2
 8002bc6:	43da      	mvns	r2, r3
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	4013      	ands	r3, r2
 8002bcc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	689a      	ldr	r2, [r3, #8]
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	409a      	lsls	r2, r3
 8002bd8:	0013      	movs	r3, r2
 8002bda:	693a      	ldr	r2, [r7, #16]
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	693a      	ldr	r2, [r7, #16]
 8002be4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	2203      	movs	r2, #3
 8002bec:	4013      	ands	r3, r2
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d123      	bne.n	8002c3a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	08da      	lsrs	r2, r3, #3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	3208      	adds	r2, #8
 8002bfa:	0092      	lsls	r2, r2, #2
 8002bfc:	58d3      	ldr	r3, [r2, r3]
 8002bfe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	2207      	movs	r2, #7
 8002c04:	4013      	ands	r3, r2
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	220f      	movs	r2, #15
 8002c0a:	409a      	lsls	r2, r3
 8002c0c:	0013      	movs	r3, r2
 8002c0e:	43da      	mvns	r2, r3
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	4013      	ands	r3, r2
 8002c14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	691a      	ldr	r2, [r3, #16]
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	2107      	movs	r1, #7
 8002c1e:	400b      	ands	r3, r1
 8002c20:	009b      	lsls	r3, r3, #2
 8002c22:	409a      	lsls	r2, r3
 8002c24:	0013      	movs	r3, r2
 8002c26:	693a      	ldr	r2, [r7, #16]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	08da      	lsrs	r2, r3, #3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	3208      	adds	r2, #8
 8002c34:	0092      	lsls	r2, r2, #2
 8002c36:	6939      	ldr	r1, [r7, #16]
 8002c38:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	005b      	lsls	r3, r3, #1
 8002c44:	2203      	movs	r2, #3
 8002c46:	409a      	lsls	r2, r3
 8002c48:	0013      	movs	r3, r2
 8002c4a:	43da      	mvns	r2, r3
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	4013      	ands	r3, r2
 8002c50:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	2203      	movs	r2, #3
 8002c58:	401a      	ands	r2, r3
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	005b      	lsls	r3, r3, #1
 8002c5e:	409a      	lsls	r2, r3
 8002c60:	0013      	movs	r3, r2
 8002c62:	693a      	ldr	r2, [r7, #16]
 8002c64:	4313      	orrs	r3, r2
 8002c66:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	685a      	ldr	r2, [r3, #4]
 8002c72:	23c0      	movs	r3, #192	; 0xc0
 8002c74:	029b      	lsls	r3, r3, #10
 8002c76:	4013      	ands	r3, r2
 8002c78:	d100      	bne.n	8002c7c <HAL_GPIO_Init+0x174>
 8002c7a:	e09a      	b.n	8002db2 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c7c:	4b54      	ldr	r3, [pc, #336]	; (8002dd0 <HAL_GPIO_Init+0x2c8>)
 8002c7e:	699a      	ldr	r2, [r3, #24]
 8002c80:	4b53      	ldr	r3, [pc, #332]	; (8002dd0 <HAL_GPIO_Init+0x2c8>)
 8002c82:	2101      	movs	r1, #1
 8002c84:	430a      	orrs	r2, r1
 8002c86:	619a      	str	r2, [r3, #24]
 8002c88:	4b51      	ldr	r3, [pc, #324]	; (8002dd0 <HAL_GPIO_Init+0x2c8>)
 8002c8a:	699b      	ldr	r3, [r3, #24]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	4013      	ands	r3, r2
 8002c90:	60bb      	str	r3, [r7, #8]
 8002c92:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002c94:	4a4f      	ldr	r2, [pc, #316]	; (8002dd4 <HAL_GPIO_Init+0x2cc>)
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	089b      	lsrs	r3, r3, #2
 8002c9a:	3302      	adds	r3, #2
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	589b      	ldr	r3, [r3, r2]
 8002ca0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	2203      	movs	r2, #3
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	220f      	movs	r2, #15
 8002cac:	409a      	lsls	r2, r3
 8002cae:	0013      	movs	r3, r2
 8002cb0:	43da      	mvns	r2, r3
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	2390      	movs	r3, #144	; 0x90
 8002cbc:	05db      	lsls	r3, r3, #23
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d013      	beq.n	8002cea <HAL_GPIO_Init+0x1e2>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4a44      	ldr	r2, [pc, #272]	; (8002dd8 <HAL_GPIO_Init+0x2d0>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d00d      	beq.n	8002ce6 <HAL_GPIO_Init+0x1de>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4a43      	ldr	r2, [pc, #268]	; (8002ddc <HAL_GPIO_Init+0x2d4>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d007      	beq.n	8002ce2 <HAL_GPIO_Init+0x1da>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a42      	ldr	r2, [pc, #264]	; (8002de0 <HAL_GPIO_Init+0x2d8>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d101      	bne.n	8002cde <HAL_GPIO_Init+0x1d6>
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e006      	b.n	8002cec <HAL_GPIO_Init+0x1e4>
 8002cde:	2305      	movs	r3, #5
 8002ce0:	e004      	b.n	8002cec <HAL_GPIO_Init+0x1e4>
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	e002      	b.n	8002cec <HAL_GPIO_Init+0x1e4>
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e000      	b.n	8002cec <HAL_GPIO_Init+0x1e4>
 8002cea:	2300      	movs	r3, #0
 8002cec:	697a      	ldr	r2, [r7, #20]
 8002cee:	2103      	movs	r1, #3
 8002cf0:	400a      	ands	r2, r1
 8002cf2:	0092      	lsls	r2, r2, #2
 8002cf4:	4093      	lsls	r3, r2
 8002cf6:	693a      	ldr	r2, [r7, #16]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002cfc:	4935      	ldr	r1, [pc, #212]	; (8002dd4 <HAL_GPIO_Init+0x2cc>)
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	089b      	lsrs	r3, r3, #2
 8002d02:	3302      	adds	r3, #2
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	693a      	ldr	r2, [r7, #16]
 8002d08:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d0a:	4b36      	ldr	r3, [pc, #216]	; (8002de4 <HAL_GPIO_Init+0x2dc>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	43da      	mvns	r2, r3
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	4013      	ands	r3, r2
 8002d18:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	685a      	ldr	r2, [r3, #4]
 8002d1e:	2380      	movs	r3, #128	; 0x80
 8002d20:	025b      	lsls	r3, r3, #9
 8002d22:	4013      	ands	r3, r2
 8002d24:	d003      	beq.n	8002d2e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8002d26:	693a      	ldr	r2, [r7, #16]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002d2e:	4b2d      	ldr	r3, [pc, #180]	; (8002de4 <HAL_GPIO_Init+0x2dc>)
 8002d30:	693a      	ldr	r2, [r7, #16]
 8002d32:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002d34:	4b2b      	ldr	r3, [pc, #172]	; (8002de4 <HAL_GPIO_Init+0x2dc>)
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	43da      	mvns	r2, r3
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	4013      	ands	r3, r2
 8002d42:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	685a      	ldr	r2, [r3, #4]
 8002d48:	2380      	movs	r3, #128	; 0x80
 8002d4a:	029b      	lsls	r3, r3, #10
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	d003      	beq.n	8002d58 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002d50:	693a      	ldr	r2, [r7, #16]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002d58:	4b22      	ldr	r3, [pc, #136]	; (8002de4 <HAL_GPIO_Init+0x2dc>)
 8002d5a:	693a      	ldr	r2, [r7, #16]
 8002d5c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d5e:	4b21      	ldr	r3, [pc, #132]	; (8002de4 <HAL_GPIO_Init+0x2dc>)
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	43da      	mvns	r2, r3
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	685a      	ldr	r2, [r3, #4]
 8002d72:	2380      	movs	r3, #128	; 0x80
 8002d74:	035b      	lsls	r3, r3, #13
 8002d76:	4013      	ands	r3, r2
 8002d78:	d003      	beq.n	8002d82 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8002d7a:	693a      	ldr	r2, [r7, #16]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002d82:	4b18      	ldr	r3, [pc, #96]	; (8002de4 <HAL_GPIO_Init+0x2dc>)
 8002d84:	693a      	ldr	r2, [r7, #16]
 8002d86:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002d88:	4b16      	ldr	r3, [pc, #88]	; (8002de4 <HAL_GPIO_Init+0x2dc>)
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	43da      	mvns	r2, r3
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	4013      	ands	r3, r2
 8002d96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	685a      	ldr	r2, [r3, #4]
 8002d9c:	2380      	movs	r3, #128	; 0x80
 8002d9e:	039b      	lsls	r3, r3, #14
 8002da0:	4013      	ands	r3, r2
 8002da2:	d003      	beq.n	8002dac <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002da4:	693a      	ldr	r2, [r7, #16]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002dac:	4b0d      	ldr	r3, [pc, #52]	; (8002de4 <HAL_GPIO_Init+0x2dc>)
 8002dae:	693a      	ldr	r2, [r7, #16]
 8002db0:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	3301      	adds	r3, #1
 8002db6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	40da      	lsrs	r2, r3
 8002dc0:	1e13      	subs	r3, r2, #0
 8002dc2:	d000      	beq.n	8002dc6 <HAL_GPIO_Init+0x2be>
 8002dc4:	e6a8      	b.n	8002b18 <HAL_GPIO_Init+0x10>
  } 
}
 8002dc6:	46c0      	nop			; (mov r8, r8)
 8002dc8:	46c0      	nop			; (mov r8, r8)
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	b006      	add	sp, #24
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	40021000 	.word	0x40021000
 8002dd4:	40010000 	.word	0x40010000
 8002dd8:	48000400 	.word	0x48000400
 8002ddc:	48000800 	.word	0x48000800
 8002de0:	48000c00 	.word	0x48000c00
 8002de4:	40010400 	.word	0x40010400

08002de8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	000a      	movs	r2, r1
 8002df2:	1cbb      	adds	r3, r7, #2
 8002df4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	691b      	ldr	r3, [r3, #16]
 8002dfa:	1cba      	adds	r2, r7, #2
 8002dfc:	8812      	ldrh	r2, [r2, #0]
 8002dfe:	4013      	ands	r3, r2
 8002e00:	d004      	beq.n	8002e0c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002e02:	230f      	movs	r3, #15
 8002e04:	18fb      	adds	r3, r7, r3
 8002e06:	2201      	movs	r2, #1
 8002e08:	701a      	strb	r2, [r3, #0]
 8002e0a:	e003      	b.n	8002e14 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e0c:	230f      	movs	r3, #15
 8002e0e:	18fb      	adds	r3, r7, r3
 8002e10:	2200      	movs	r2, #0
 8002e12:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002e14:	230f      	movs	r3, #15
 8002e16:	18fb      	adds	r3, r7, r3
 8002e18:	781b      	ldrb	r3, [r3, #0]
  }
 8002e1a:	0018      	movs	r0, r3
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	b004      	add	sp, #16
 8002e20:	bd80      	pop	{r7, pc}

08002e22 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e22:	b580      	push	{r7, lr}
 8002e24:	b082      	sub	sp, #8
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
 8002e2a:	0008      	movs	r0, r1
 8002e2c:	0011      	movs	r1, r2
 8002e2e:	1cbb      	adds	r3, r7, #2
 8002e30:	1c02      	adds	r2, r0, #0
 8002e32:	801a      	strh	r2, [r3, #0]
 8002e34:	1c7b      	adds	r3, r7, #1
 8002e36:	1c0a      	adds	r2, r1, #0
 8002e38:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e3a:	1c7b      	adds	r3, r7, #1
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d004      	beq.n	8002e4c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e42:	1cbb      	adds	r3, r7, #2
 8002e44:	881a      	ldrh	r2, [r3, #0]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e4a:	e003      	b.n	8002e54 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e4c:	1cbb      	adds	r3, r7, #2
 8002e4e:	881a      	ldrh	r2, [r3, #0]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002e54:	46c0      	nop			; (mov r8, r8)
 8002e56:	46bd      	mov	sp, r7
 8002e58:	b002      	add	sp, #8
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e082      	b.n	8002f74 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2241      	movs	r2, #65	; 0x41
 8002e72:	5c9b      	ldrb	r3, [r3, r2]
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d107      	bne.n	8002e8a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2240      	movs	r2, #64	; 0x40
 8002e7e:	2100      	movs	r1, #0
 8002e80:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	0018      	movs	r0, r3
 8002e86:	f7fe fbf5 	bl	8001674 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2241      	movs	r2, #65	; 0x41
 8002e8e:	2124      	movs	r1, #36	; 0x24
 8002e90:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2101      	movs	r1, #1
 8002e9e:	438a      	bics	r2, r1
 8002ea0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	685a      	ldr	r2, [r3, #4]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4934      	ldr	r1, [pc, #208]	; (8002f7c <HAL_I2C_Init+0x120>)
 8002eac:	400a      	ands	r2, r1
 8002eae:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	689a      	ldr	r2, [r3, #8]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4931      	ldr	r1, [pc, #196]	; (8002f80 <HAL_I2C_Init+0x124>)
 8002ebc:	400a      	ands	r2, r1
 8002ebe:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d108      	bne.n	8002eda <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2180      	movs	r1, #128	; 0x80
 8002ed2:	0209      	lsls	r1, r1, #8
 8002ed4:	430a      	orrs	r2, r1
 8002ed6:	609a      	str	r2, [r3, #8]
 8002ed8:	e007      	b.n	8002eea <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	689a      	ldr	r2, [r3, #8]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	2184      	movs	r1, #132	; 0x84
 8002ee4:	0209      	lsls	r1, r1, #8
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	68db      	ldr	r3, [r3, #12]
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	d104      	bne.n	8002efc <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	2280      	movs	r2, #128	; 0x80
 8002ef8:	0112      	lsls	r2, r2, #4
 8002efa:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	685a      	ldr	r2, [r3, #4]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	491f      	ldr	r1, [pc, #124]	; (8002f84 <HAL_I2C_Init+0x128>)
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	68da      	ldr	r2, [r3, #12]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	491a      	ldr	r1, [pc, #104]	; (8002f80 <HAL_I2C_Init+0x124>)
 8002f18:	400a      	ands	r2, r1
 8002f1a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	691a      	ldr	r2, [r3, #16]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	695b      	ldr	r3, [r3, #20]
 8002f24:	431a      	orrs	r2, r3
 8002f26:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	699b      	ldr	r3, [r3, #24]
 8002f2c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	430a      	orrs	r2, r1
 8002f34:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	69d9      	ldr	r1, [r3, #28]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6a1a      	ldr	r2, [r3, #32]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	430a      	orrs	r2, r1
 8002f44:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2101      	movs	r1, #1
 8002f52:	430a      	orrs	r2, r1
 8002f54:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2241      	movs	r2, #65	; 0x41
 8002f60:	2120      	movs	r1, #32
 8002f62:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2242      	movs	r2, #66	; 0x42
 8002f6e:	2100      	movs	r1, #0
 8002f70:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f72:	2300      	movs	r3, #0
}
 8002f74:	0018      	movs	r0, r3
 8002f76:	46bd      	mov	sp, r7
 8002f78:	b002      	add	sp, #8
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	f0ffffff 	.word	0xf0ffffff
 8002f80:	ffff7fff 	.word	0xffff7fff
 8002f84:	02008000 	.word	0x02008000

08002f88 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002f88:	b590      	push	{r4, r7, lr}
 8002f8a:	b089      	sub	sp, #36	; 0x24
 8002f8c:	af02      	add	r7, sp, #8
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	0008      	movs	r0, r1
 8002f92:	607a      	str	r2, [r7, #4]
 8002f94:	0019      	movs	r1, r3
 8002f96:	230a      	movs	r3, #10
 8002f98:	18fb      	adds	r3, r7, r3
 8002f9a:	1c02      	adds	r2, r0, #0
 8002f9c:	801a      	strh	r2, [r3, #0]
 8002f9e:	2308      	movs	r3, #8
 8002fa0:	18fb      	adds	r3, r7, r3
 8002fa2:	1c0a      	adds	r2, r1, #0
 8002fa4:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2241      	movs	r2, #65	; 0x41
 8002faa:	5c9b      	ldrb	r3, [r3, r2]
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	2b20      	cmp	r3, #32
 8002fb0:	d000      	beq.n	8002fb4 <HAL_I2C_Master_Transmit+0x2c>
 8002fb2:	e0e7      	b.n	8003184 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2240      	movs	r2, #64	; 0x40
 8002fb8:	5c9b      	ldrb	r3, [r3, r2]
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d101      	bne.n	8002fc2 <HAL_I2C_Master_Transmit+0x3a>
 8002fbe:	2302      	movs	r3, #2
 8002fc0:	e0e1      	b.n	8003186 <HAL_I2C_Master_Transmit+0x1fe>
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2240      	movs	r2, #64	; 0x40
 8002fc6:	2101      	movs	r1, #1
 8002fc8:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002fca:	f7fe fe15 	bl	8001bf8 <HAL_GetTick>
 8002fce:	0003      	movs	r3, r0
 8002fd0:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002fd2:	2380      	movs	r3, #128	; 0x80
 8002fd4:	0219      	lsls	r1, r3, #8
 8002fd6:	68f8      	ldr	r0, [r7, #12]
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	9300      	str	r3, [sp, #0]
 8002fdc:	2319      	movs	r3, #25
 8002fde:	2201      	movs	r2, #1
 8002fe0:	f000 fa04 	bl	80033ec <I2C_WaitOnFlagUntilTimeout>
 8002fe4:	1e03      	subs	r3, r0, #0
 8002fe6:	d001      	beq.n	8002fec <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e0cc      	b.n	8003186 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2241      	movs	r2, #65	; 0x41
 8002ff0:	2121      	movs	r1, #33	; 0x21
 8002ff2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2242      	movs	r2, #66	; 0x42
 8002ff8:	2110      	movs	r1, #16
 8002ffa:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2200      	movs	r2, #0
 8003000:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2208      	movs	r2, #8
 800300c:	18ba      	adds	r2, r7, r2
 800300e:	8812      	ldrh	r2, [r2, #0]
 8003010:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2200      	movs	r2, #0
 8003016:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800301c:	b29b      	uxth	r3, r3
 800301e:	2bff      	cmp	r3, #255	; 0xff
 8003020:	d911      	bls.n	8003046 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	22ff      	movs	r2, #255	; 0xff
 8003026:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800302c:	b2da      	uxtb	r2, r3
 800302e:	2380      	movs	r3, #128	; 0x80
 8003030:	045c      	lsls	r4, r3, #17
 8003032:	230a      	movs	r3, #10
 8003034:	18fb      	adds	r3, r7, r3
 8003036:	8819      	ldrh	r1, [r3, #0]
 8003038:	68f8      	ldr	r0, [r7, #12]
 800303a:	4b55      	ldr	r3, [pc, #340]	; (8003190 <HAL_I2C_Master_Transmit+0x208>)
 800303c:	9300      	str	r3, [sp, #0]
 800303e:	0023      	movs	r3, r4
 8003040:	f000 fb74 	bl	800372c <I2C_TransferConfig>
 8003044:	e075      	b.n	8003132 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800304a:	b29a      	uxth	r2, r3
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003054:	b2da      	uxtb	r2, r3
 8003056:	2380      	movs	r3, #128	; 0x80
 8003058:	049c      	lsls	r4, r3, #18
 800305a:	230a      	movs	r3, #10
 800305c:	18fb      	adds	r3, r7, r3
 800305e:	8819      	ldrh	r1, [r3, #0]
 8003060:	68f8      	ldr	r0, [r7, #12]
 8003062:	4b4b      	ldr	r3, [pc, #300]	; (8003190 <HAL_I2C_Master_Transmit+0x208>)
 8003064:	9300      	str	r3, [sp, #0]
 8003066:	0023      	movs	r3, r4
 8003068:	f000 fb60 	bl	800372c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800306c:	e061      	b.n	8003132 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800306e:	697a      	ldr	r2, [r7, #20]
 8003070:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	0018      	movs	r0, r3
 8003076:	f000 f9f8 	bl	800346a <I2C_WaitOnTXISFlagUntilTimeout>
 800307a:	1e03      	subs	r3, r0, #0
 800307c:	d001      	beq.n	8003082 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e081      	b.n	8003186 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003086:	781a      	ldrb	r2, [r3, #0]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003092:	1c5a      	adds	r2, r3, #1
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800309c:	b29b      	uxth	r3, r3
 800309e:	3b01      	subs	r3, #1
 80030a0:	b29a      	uxth	r2, r3
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030aa:	3b01      	subs	r3, #1
 80030ac:	b29a      	uxth	r2, r3
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d03a      	beq.n	8003132 <HAL_I2C_Master_Transmit+0x1aa>
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d136      	bne.n	8003132 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80030c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030c6:	68f8      	ldr	r0, [r7, #12]
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	9300      	str	r3, [sp, #0]
 80030cc:	0013      	movs	r3, r2
 80030ce:	2200      	movs	r2, #0
 80030d0:	2180      	movs	r1, #128	; 0x80
 80030d2:	f000 f98b 	bl	80033ec <I2C_WaitOnFlagUntilTimeout>
 80030d6:	1e03      	subs	r3, r0, #0
 80030d8:	d001      	beq.n	80030de <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e053      	b.n	8003186 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	2bff      	cmp	r3, #255	; 0xff
 80030e6:	d911      	bls.n	800310c <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	22ff      	movs	r2, #255	; 0xff
 80030ec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030f2:	b2da      	uxtb	r2, r3
 80030f4:	2380      	movs	r3, #128	; 0x80
 80030f6:	045c      	lsls	r4, r3, #17
 80030f8:	230a      	movs	r3, #10
 80030fa:	18fb      	adds	r3, r7, r3
 80030fc:	8819      	ldrh	r1, [r3, #0]
 80030fe:	68f8      	ldr	r0, [r7, #12]
 8003100:	2300      	movs	r3, #0
 8003102:	9300      	str	r3, [sp, #0]
 8003104:	0023      	movs	r3, r4
 8003106:	f000 fb11 	bl	800372c <I2C_TransferConfig>
 800310a:	e012      	b.n	8003132 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003110:	b29a      	uxth	r2, r3
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800311a:	b2da      	uxtb	r2, r3
 800311c:	2380      	movs	r3, #128	; 0x80
 800311e:	049c      	lsls	r4, r3, #18
 8003120:	230a      	movs	r3, #10
 8003122:	18fb      	adds	r3, r7, r3
 8003124:	8819      	ldrh	r1, [r3, #0]
 8003126:	68f8      	ldr	r0, [r7, #12]
 8003128:	2300      	movs	r3, #0
 800312a:	9300      	str	r3, [sp, #0]
 800312c:	0023      	movs	r3, r4
 800312e:	f000 fafd 	bl	800372c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003136:	b29b      	uxth	r3, r3
 8003138:	2b00      	cmp	r3, #0
 800313a:	d198      	bne.n	800306e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800313c:	697a      	ldr	r2, [r7, #20]
 800313e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	0018      	movs	r0, r3
 8003144:	f000 f9d0 	bl	80034e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003148:	1e03      	subs	r3, r0, #0
 800314a:	d001      	beq.n	8003150 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e01a      	b.n	8003186 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2220      	movs	r2, #32
 8003156:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	685a      	ldr	r2, [r3, #4]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	490c      	ldr	r1, [pc, #48]	; (8003194 <HAL_I2C_Master_Transmit+0x20c>)
 8003164:	400a      	ands	r2, r1
 8003166:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2241      	movs	r2, #65	; 0x41
 800316c:	2120      	movs	r1, #32
 800316e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2242      	movs	r2, #66	; 0x42
 8003174:	2100      	movs	r1, #0
 8003176:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2240      	movs	r2, #64	; 0x40
 800317c:	2100      	movs	r1, #0
 800317e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003180:	2300      	movs	r3, #0
 8003182:	e000      	b.n	8003186 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8003184:	2302      	movs	r3, #2
  }
}
 8003186:	0018      	movs	r0, r3
 8003188:	46bd      	mov	sp, r7
 800318a:	b007      	add	sp, #28
 800318c:	bd90      	pop	{r4, r7, pc}
 800318e:	46c0      	nop			; (mov r8, r8)
 8003190:	80002000 	.word	0x80002000
 8003194:	fe00e800 	.word	0xfe00e800

08003198 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003198:	b590      	push	{r4, r7, lr}
 800319a:	b089      	sub	sp, #36	; 0x24
 800319c:	af02      	add	r7, sp, #8
 800319e:	60f8      	str	r0, [r7, #12]
 80031a0:	0008      	movs	r0, r1
 80031a2:	607a      	str	r2, [r7, #4]
 80031a4:	0019      	movs	r1, r3
 80031a6:	230a      	movs	r3, #10
 80031a8:	18fb      	adds	r3, r7, r3
 80031aa:	1c02      	adds	r2, r0, #0
 80031ac:	801a      	strh	r2, [r3, #0]
 80031ae:	2308      	movs	r3, #8
 80031b0:	18fb      	adds	r3, r7, r3
 80031b2:	1c0a      	adds	r2, r1, #0
 80031b4:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2241      	movs	r2, #65	; 0x41
 80031ba:	5c9b      	ldrb	r3, [r3, r2]
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	2b20      	cmp	r3, #32
 80031c0:	d000      	beq.n	80031c4 <HAL_I2C_Master_Receive+0x2c>
 80031c2:	e0e8      	b.n	8003396 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2240      	movs	r2, #64	; 0x40
 80031c8:	5c9b      	ldrb	r3, [r3, r2]
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d101      	bne.n	80031d2 <HAL_I2C_Master_Receive+0x3a>
 80031ce:	2302      	movs	r3, #2
 80031d0:	e0e2      	b.n	8003398 <HAL_I2C_Master_Receive+0x200>
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2240      	movs	r2, #64	; 0x40
 80031d6:	2101      	movs	r1, #1
 80031d8:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80031da:	f7fe fd0d 	bl	8001bf8 <HAL_GetTick>
 80031de:	0003      	movs	r3, r0
 80031e0:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80031e2:	2380      	movs	r3, #128	; 0x80
 80031e4:	0219      	lsls	r1, r3, #8
 80031e6:	68f8      	ldr	r0, [r7, #12]
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	9300      	str	r3, [sp, #0]
 80031ec:	2319      	movs	r3, #25
 80031ee:	2201      	movs	r2, #1
 80031f0:	f000 f8fc 	bl	80033ec <I2C_WaitOnFlagUntilTimeout>
 80031f4:	1e03      	subs	r3, r0, #0
 80031f6:	d001      	beq.n	80031fc <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e0cd      	b.n	8003398 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2241      	movs	r2, #65	; 0x41
 8003200:	2122      	movs	r1, #34	; 0x22
 8003202:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2242      	movs	r2, #66	; 0x42
 8003208:	2110      	movs	r1, #16
 800320a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2200      	movs	r2, #0
 8003210:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2208      	movs	r2, #8
 800321c:	18ba      	adds	r2, r7, r2
 800321e:	8812      	ldrh	r2, [r2, #0]
 8003220:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2200      	movs	r2, #0
 8003226:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800322c:	b29b      	uxth	r3, r3
 800322e:	2bff      	cmp	r3, #255	; 0xff
 8003230:	d911      	bls.n	8003256 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	22ff      	movs	r2, #255	; 0xff
 8003236:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800323c:	b2da      	uxtb	r2, r3
 800323e:	2380      	movs	r3, #128	; 0x80
 8003240:	045c      	lsls	r4, r3, #17
 8003242:	230a      	movs	r3, #10
 8003244:	18fb      	adds	r3, r7, r3
 8003246:	8819      	ldrh	r1, [r3, #0]
 8003248:	68f8      	ldr	r0, [r7, #12]
 800324a:	4b55      	ldr	r3, [pc, #340]	; (80033a0 <HAL_I2C_Master_Receive+0x208>)
 800324c:	9300      	str	r3, [sp, #0]
 800324e:	0023      	movs	r3, r4
 8003250:	f000 fa6c 	bl	800372c <I2C_TransferConfig>
 8003254:	e076      	b.n	8003344 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800325a:	b29a      	uxth	r2, r3
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003264:	b2da      	uxtb	r2, r3
 8003266:	2380      	movs	r3, #128	; 0x80
 8003268:	049c      	lsls	r4, r3, #18
 800326a:	230a      	movs	r3, #10
 800326c:	18fb      	adds	r3, r7, r3
 800326e:	8819      	ldrh	r1, [r3, #0]
 8003270:	68f8      	ldr	r0, [r7, #12]
 8003272:	4b4b      	ldr	r3, [pc, #300]	; (80033a0 <HAL_I2C_Master_Receive+0x208>)
 8003274:	9300      	str	r3, [sp, #0]
 8003276:	0023      	movs	r3, r4
 8003278:	f000 fa58 	bl	800372c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800327c:	e062      	b.n	8003344 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800327e:	697a      	ldr	r2, [r7, #20]
 8003280:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	0018      	movs	r0, r3
 8003286:	f000 f96b 	bl	8003560 <I2C_WaitOnRXNEFlagUntilTimeout>
 800328a:	1e03      	subs	r3, r0, #0
 800328c:	d001      	beq.n	8003292 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e082      	b.n	8003398 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800329c:	b2d2      	uxtb	r2, r2
 800329e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a4:	1c5a      	adds	r2, r3, #1
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ae:	3b01      	subs	r3, #1
 80032b0:	b29a      	uxth	r2, r3
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ba:	b29b      	uxth	r3, r3
 80032bc:	3b01      	subs	r3, #1
 80032be:	b29a      	uxth	r2, r3
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d03a      	beq.n	8003344 <HAL_I2C_Master_Receive+0x1ac>
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d136      	bne.n	8003344 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80032d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80032d8:	68f8      	ldr	r0, [r7, #12]
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	0013      	movs	r3, r2
 80032e0:	2200      	movs	r2, #0
 80032e2:	2180      	movs	r1, #128	; 0x80
 80032e4:	f000 f882 	bl	80033ec <I2C_WaitOnFlagUntilTimeout>
 80032e8:	1e03      	subs	r3, r0, #0
 80032ea:	d001      	beq.n	80032f0 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	e053      	b.n	8003398 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	2bff      	cmp	r3, #255	; 0xff
 80032f8:	d911      	bls.n	800331e <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	22ff      	movs	r2, #255	; 0xff
 80032fe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003304:	b2da      	uxtb	r2, r3
 8003306:	2380      	movs	r3, #128	; 0x80
 8003308:	045c      	lsls	r4, r3, #17
 800330a:	230a      	movs	r3, #10
 800330c:	18fb      	adds	r3, r7, r3
 800330e:	8819      	ldrh	r1, [r3, #0]
 8003310:	68f8      	ldr	r0, [r7, #12]
 8003312:	2300      	movs	r3, #0
 8003314:	9300      	str	r3, [sp, #0]
 8003316:	0023      	movs	r3, r4
 8003318:	f000 fa08 	bl	800372c <I2C_TransferConfig>
 800331c:	e012      	b.n	8003344 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003322:	b29a      	uxth	r2, r3
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800332c:	b2da      	uxtb	r2, r3
 800332e:	2380      	movs	r3, #128	; 0x80
 8003330:	049c      	lsls	r4, r3, #18
 8003332:	230a      	movs	r3, #10
 8003334:	18fb      	adds	r3, r7, r3
 8003336:	8819      	ldrh	r1, [r3, #0]
 8003338:	68f8      	ldr	r0, [r7, #12]
 800333a:	2300      	movs	r3, #0
 800333c:	9300      	str	r3, [sp, #0]
 800333e:	0023      	movs	r3, r4
 8003340:	f000 f9f4 	bl	800372c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003348:	b29b      	uxth	r3, r3
 800334a:	2b00      	cmp	r3, #0
 800334c:	d197      	bne.n	800327e <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800334e:	697a      	ldr	r2, [r7, #20]
 8003350:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	0018      	movs	r0, r3
 8003356:	f000 f8c7 	bl	80034e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800335a:	1e03      	subs	r3, r0, #0
 800335c:	d001      	beq.n	8003362 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e01a      	b.n	8003398 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	2220      	movs	r2, #32
 8003368:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	685a      	ldr	r2, [r3, #4]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	490b      	ldr	r1, [pc, #44]	; (80033a4 <HAL_I2C_Master_Receive+0x20c>)
 8003376:	400a      	ands	r2, r1
 8003378:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2241      	movs	r2, #65	; 0x41
 800337e:	2120      	movs	r1, #32
 8003380:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2242      	movs	r2, #66	; 0x42
 8003386:	2100      	movs	r1, #0
 8003388:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2240      	movs	r2, #64	; 0x40
 800338e:	2100      	movs	r1, #0
 8003390:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003392:	2300      	movs	r3, #0
 8003394:	e000      	b.n	8003398 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8003396:	2302      	movs	r3, #2
  }
}
 8003398:	0018      	movs	r0, r3
 800339a:	46bd      	mov	sp, r7
 800339c:	b007      	add	sp, #28
 800339e:	bd90      	pop	{r4, r7, pc}
 80033a0:	80002400 	.word	0x80002400
 80033a4:	fe00e800 	.word	0xfe00e800

080033a8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	699b      	ldr	r3, [r3, #24]
 80033b6:	2202      	movs	r2, #2
 80033b8:	4013      	ands	r3, r2
 80033ba:	2b02      	cmp	r3, #2
 80033bc:	d103      	bne.n	80033c6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2200      	movs	r2, #0
 80033c4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	699b      	ldr	r3, [r3, #24]
 80033cc:	2201      	movs	r2, #1
 80033ce:	4013      	ands	r3, r2
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d007      	beq.n	80033e4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	699a      	ldr	r2, [r3, #24]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	2101      	movs	r1, #1
 80033e0:	430a      	orrs	r2, r1
 80033e2:	619a      	str	r2, [r3, #24]
  }
}
 80033e4:	46c0      	nop			; (mov r8, r8)
 80033e6:	46bd      	mov	sp, r7
 80033e8:	b002      	add	sp, #8
 80033ea:	bd80      	pop	{r7, pc}

080033ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	60f8      	str	r0, [r7, #12]
 80033f4:	60b9      	str	r1, [r7, #8]
 80033f6:	603b      	str	r3, [r7, #0]
 80033f8:	1dfb      	adds	r3, r7, #7
 80033fa:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033fc:	e021      	b.n	8003442 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	3301      	adds	r3, #1
 8003402:	d01e      	beq.n	8003442 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003404:	f7fe fbf8 	bl	8001bf8 <HAL_GetTick>
 8003408:	0002      	movs	r2, r0
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	683a      	ldr	r2, [r7, #0]
 8003410:	429a      	cmp	r2, r3
 8003412:	d302      	bcc.n	800341a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d113      	bne.n	8003442 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800341e:	2220      	movs	r2, #32
 8003420:	431a      	orrs	r2, r3
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2241      	movs	r2, #65	; 0x41
 800342a:	2120      	movs	r1, #32
 800342c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2242      	movs	r2, #66	; 0x42
 8003432:	2100      	movs	r1, #0
 8003434:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2240      	movs	r2, #64	; 0x40
 800343a:	2100      	movs	r1, #0
 800343c:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e00f      	b.n	8003462 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	699b      	ldr	r3, [r3, #24]
 8003448:	68ba      	ldr	r2, [r7, #8]
 800344a:	4013      	ands	r3, r2
 800344c:	68ba      	ldr	r2, [r7, #8]
 800344e:	1ad3      	subs	r3, r2, r3
 8003450:	425a      	negs	r2, r3
 8003452:	4153      	adcs	r3, r2
 8003454:	b2db      	uxtb	r3, r3
 8003456:	001a      	movs	r2, r3
 8003458:	1dfb      	adds	r3, r7, #7
 800345a:	781b      	ldrb	r3, [r3, #0]
 800345c:	429a      	cmp	r2, r3
 800345e:	d0ce      	beq.n	80033fe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003460:	2300      	movs	r3, #0
}
 8003462:	0018      	movs	r0, r3
 8003464:	46bd      	mov	sp, r7
 8003466:	b004      	add	sp, #16
 8003468:	bd80      	pop	{r7, pc}

0800346a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800346a:	b580      	push	{r7, lr}
 800346c:	b084      	sub	sp, #16
 800346e:	af00      	add	r7, sp, #0
 8003470:	60f8      	str	r0, [r7, #12]
 8003472:	60b9      	str	r1, [r7, #8]
 8003474:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003476:	e02b      	b.n	80034d0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	68b9      	ldr	r1, [r7, #8]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	0018      	movs	r0, r3
 8003480:	f000 f8da 	bl	8003638 <I2C_IsAcknowledgeFailed>
 8003484:	1e03      	subs	r3, r0, #0
 8003486:	d001      	beq.n	800348c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e029      	b.n	80034e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	3301      	adds	r3, #1
 8003490:	d01e      	beq.n	80034d0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003492:	f7fe fbb1 	bl	8001bf8 <HAL_GetTick>
 8003496:	0002      	movs	r2, r0
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	68ba      	ldr	r2, [r7, #8]
 800349e:	429a      	cmp	r2, r3
 80034a0:	d302      	bcc.n	80034a8 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d113      	bne.n	80034d0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ac:	2220      	movs	r2, #32
 80034ae:	431a      	orrs	r2, r3
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2241      	movs	r2, #65	; 0x41
 80034b8:	2120      	movs	r1, #32
 80034ba:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2242      	movs	r2, #66	; 0x42
 80034c0:	2100      	movs	r1, #0
 80034c2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2240      	movs	r2, #64	; 0x40
 80034c8:	2100      	movs	r1, #0
 80034ca:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e007      	b.n	80034e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	699b      	ldr	r3, [r3, #24]
 80034d6:	2202      	movs	r2, #2
 80034d8:	4013      	ands	r3, r2
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d1cc      	bne.n	8003478 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	0018      	movs	r0, r3
 80034e2:	46bd      	mov	sp, r7
 80034e4:	b004      	add	sp, #16
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	60b9      	str	r1, [r7, #8]
 80034f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034f4:	e028      	b.n	8003548 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	68b9      	ldr	r1, [r7, #8]
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	0018      	movs	r0, r3
 80034fe:	f000 f89b 	bl	8003638 <I2C_IsAcknowledgeFailed>
 8003502:	1e03      	subs	r3, r0, #0
 8003504:	d001      	beq.n	800350a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e026      	b.n	8003558 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800350a:	f7fe fb75 	bl	8001bf8 <HAL_GetTick>
 800350e:	0002      	movs	r2, r0
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	68ba      	ldr	r2, [r7, #8]
 8003516:	429a      	cmp	r2, r3
 8003518:	d302      	bcc.n	8003520 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d113      	bne.n	8003548 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003524:	2220      	movs	r2, #32
 8003526:	431a      	orrs	r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2241      	movs	r2, #65	; 0x41
 8003530:	2120      	movs	r1, #32
 8003532:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2242      	movs	r2, #66	; 0x42
 8003538:	2100      	movs	r1, #0
 800353a:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2240      	movs	r2, #64	; 0x40
 8003540:	2100      	movs	r1, #0
 8003542:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e007      	b.n	8003558 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	699b      	ldr	r3, [r3, #24]
 800354e:	2220      	movs	r2, #32
 8003550:	4013      	ands	r3, r2
 8003552:	2b20      	cmp	r3, #32
 8003554:	d1cf      	bne.n	80034f6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003556:	2300      	movs	r3, #0
}
 8003558:	0018      	movs	r0, r3
 800355a:	46bd      	mov	sp, r7
 800355c:	b004      	add	sp, #16
 800355e:	bd80      	pop	{r7, pc}

08003560 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af00      	add	r7, sp, #0
 8003566:	60f8      	str	r0, [r7, #12]
 8003568:	60b9      	str	r1, [r7, #8]
 800356a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800356c:	e055      	b.n	800361a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	68b9      	ldr	r1, [r7, #8]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	0018      	movs	r0, r3
 8003576:	f000 f85f 	bl	8003638 <I2C_IsAcknowledgeFailed>
 800357a:	1e03      	subs	r3, r0, #0
 800357c:	d001      	beq.n	8003582 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e053      	b.n	800362a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	699b      	ldr	r3, [r3, #24]
 8003588:	2220      	movs	r2, #32
 800358a:	4013      	ands	r3, r2
 800358c:	2b20      	cmp	r3, #32
 800358e:	d129      	bne.n	80035e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	699b      	ldr	r3, [r3, #24]
 8003596:	2204      	movs	r2, #4
 8003598:	4013      	ands	r3, r2
 800359a:	2b04      	cmp	r3, #4
 800359c:	d105      	bne.n	80035aa <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d001      	beq.n	80035aa <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80035a6:	2300      	movs	r3, #0
 80035a8:	e03f      	b.n	800362a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	2220      	movs	r2, #32
 80035b0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	685a      	ldr	r2, [r3, #4]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	491d      	ldr	r1, [pc, #116]	; (8003634 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 80035be:	400a      	ands	r2, r1
 80035c0:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2200      	movs	r2, #0
 80035c6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2241      	movs	r2, #65	; 0x41
 80035cc:	2120      	movs	r1, #32
 80035ce:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	2242      	movs	r2, #66	; 0x42
 80035d4:	2100      	movs	r1, #0
 80035d6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2240      	movs	r2, #64	; 0x40
 80035dc:	2100      	movs	r1, #0
 80035de:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e022      	b.n	800362a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035e4:	f7fe fb08 	bl	8001bf8 <HAL_GetTick>
 80035e8:	0002      	movs	r2, r0
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	68ba      	ldr	r2, [r7, #8]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d302      	bcc.n	80035fa <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d10f      	bne.n	800361a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035fe:	2220      	movs	r2, #32
 8003600:	431a      	orrs	r2, r3
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2241      	movs	r2, #65	; 0x41
 800360a:	2120      	movs	r1, #32
 800360c:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2240      	movs	r2, #64	; 0x40
 8003612:	2100      	movs	r1, #0
 8003614:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e007      	b.n	800362a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	699b      	ldr	r3, [r3, #24]
 8003620:	2204      	movs	r2, #4
 8003622:	4013      	ands	r3, r2
 8003624:	2b04      	cmp	r3, #4
 8003626:	d1a2      	bne.n	800356e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003628:	2300      	movs	r3, #0
}
 800362a:	0018      	movs	r0, r3
 800362c:	46bd      	mov	sp, r7
 800362e:	b004      	add	sp, #16
 8003630:	bd80      	pop	{r7, pc}
 8003632:	46c0      	nop			; (mov r8, r8)
 8003634:	fe00e800 	.word	0xfe00e800

08003638 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	60b9      	str	r1, [r7, #8]
 8003642:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	699b      	ldr	r3, [r3, #24]
 800364a:	2210      	movs	r2, #16
 800364c:	4013      	ands	r3, r2
 800364e:	2b10      	cmp	r3, #16
 8003650:	d164      	bne.n	800371c <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	685a      	ldr	r2, [r3, #4]
 8003658:	2380      	movs	r3, #128	; 0x80
 800365a:	049b      	lsls	r3, r3, #18
 800365c:	401a      	ands	r2, r3
 800365e:	2380      	movs	r3, #128	; 0x80
 8003660:	049b      	lsls	r3, r3, #18
 8003662:	429a      	cmp	r2, r3
 8003664:	d02b      	beq.n	80036be <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	685a      	ldr	r2, [r3, #4]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	2180      	movs	r1, #128	; 0x80
 8003672:	01c9      	lsls	r1, r1, #7
 8003674:	430a      	orrs	r2, r1
 8003676:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003678:	e021      	b.n	80036be <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	3301      	adds	r3, #1
 800367e:	d01e      	beq.n	80036be <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003680:	f7fe faba 	bl	8001bf8 <HAL_GetTick>
 8003684:	0002      	movs	r2, r0
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	68ba      	ldr	r2, [r7, #8]
 800368c:	429a      	cmp	r2, r3
 800368e:	d302      	bcc.n	8003696 <I2C_IsAcknowledgeFailed+0x5e>
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d113      	bne.n	80036be <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800369a:	2220      	movs	r2, #32
 800369c:	431a      	orrs	r2, r3
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2241      	movs	r2, #65	; 0x41
 80036a6:	2120      	movs	r1, #32
 80036a8:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2242      	movs	r2, #66	; 0x42
 80036ae:	2100      	movs	r1, #0
 80036b0:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	2240      	movs	r2, #64	; 0x40
 80036b6:	2100      	movs	r1, #0
 80036b8:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e02f      	b.n	800371e <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	699b      	ldr	r3, [r3, #24]
 80036c4:	2220      	movs	r2, #32
 80036c6:	4013      	ands	r3, r2
 80036c8:	2b20      	cmp	r3, #32
 80036ca:	d1d6      	bne.n	800367a <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2210      	movs	r2, #16
 80036d2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2220      	movs	r2, #32
 80036da:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	0018      	movs	r0, r3
 80036e0:	f7ff fe62 	bl	80033a8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	685a      	ldr	r2, [r3, #4]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	490e      	ldr	r1, [pc, #56]	; (8003728 <I2C_IsAcknowledgeFailed+0xf0>)
 80036f0:	400a      	ands	r2, r1
 80036f2:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036f8:	2204      	movs	r2, #4
 80036fa:	431a      	orrs	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2241      	movs	r2, #65	; 0x41
 8003704:	2120      	movs	r1, #32
 8003706:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2242      	movs	r2, #66	; 0x42
 800370c:	2100      	movs	r1, #0
 800370e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2240      	movs	r2, #64	; 0x40
 8003714:	2100      	movs	r1, #0
 8003716:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e000      	b.n	800371e <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 800371c:	2300      	movs	r3, #0
}
 800371e:	0018      	movs	r0, r3
 8003720:	46bd      	mov	sp, r7
 8003722:	b004      	add	sp, #16
 8003724:	bd80      	pop	{r7, pc}
 8003726:	46c0      	nop			; (mov r8, r8)
 8003728:	fe00e800 	.word	0xfe00e800

0800372c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800372c:	b590      	push	{r4, r7, lr}
 800372e:	b085      	sub	sp, #20
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	0008      	movs	r0, r1
 8003736:	0011      	movs	r1, r2
 8003738:	607b      	str	r3, [r7, #4]
 800373a:	240a      	movs	r4, #10
 800373c:	193b      	adds	r3, r7, r4
 800373e:	1c02      	adds	r2, r0, #0
 8003740:	801a      	strh	r2, [r3, #0]
 8003742:	2009      	movs	r0, #9
 8003744:	183b      	adds	r3, r7, r0
 8003746:	1c0a      	adds	r2, r1, #0
 8003748:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	6a3a      	ldr	r2, [r7, #32]
 8003752:	0d51      	lsrs	r1, r2, #21
 8003754:	2280      	movs	r2, #128	; 0x80
 8003756:	00d2      	lsls	r2, r2, #3
 8003758:	400a      	ands	r2, r1
 800375a:	490e      	ldr	r1, [pc, #56]	; (8003794 <I2C_TransferConfig+0x68>)
 800375c:	430a      	orrs	r2, r1
 800375e:	43d2      	mvns	r2, r2
 8003760:	401a      	ands	r2, r3
 8003762:	0011      	movs	r1, r2
 8003764:	193b      	adds	r3, r7, r4
 8003766:	881b      	ldrh	r3, [r3, #0]
 8003768:	059b      	lsls	r3, r3, #22
 800376a:	0d9a      	lsrs	r2, r3, #22
 800376c:	183b      	adds	r3, r7, r0
 800376e:	781b      	ldrb	r3, [r3, #0]
 8003770:	0418      	lsls	r0, r3, #16
 8003772:	23ff      	movs	r3, #255	; 0xff
 8003774:	041b      	lsls	r3, r3, #16
 8003776:	4003      	ands	r3, r0
 8003778:	431a      	orrs	r2, r3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	431a      	orrs	r2, r3
 800377e:	6a3b      	ldr	r3, [r7, #32]
 8003780:	431a      	orrs	r2, r3
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	430a      	orrs	r2, r1
 8003788:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 800378a:	46c0      	nop			; (mov r8, r8)
 800378c:	46bd      	mov	sp, r7
 800378e:	b005      	add	sp, #20
 8003790:	bd90      	pop	{r4, r7, pc}
 8003792:	46c0      	nop			; (mov r8, r8)
 8003794:	03ff63ff 	.word	0x03ff63ff

08003798 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b082      	sub	sp, #8
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2241      	movs	r2, #65	; 0x41
 80037a6:	5c9b      	ldrb	r3, [r3, r2]
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	2b20      	cmp	r3, #32
 80037ac:	d138      	bne.n	8003820 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2240      	movs	r2, #64	; 0x40
 80037b2:	5c9b      	ldrb	r3, [r3, r2]
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d101      	bne.n	80037bc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80037b8:	2302      	movs	r3, #2
 80037ba:	e032      	b.n	8003822 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2240      	movs	r2, #64	; 0x40
 80037c0:	2101      	movs	r1, #1
 80037c2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2241      	movs	r2, #65	; 0x41
 80037c8:	2124      	movs	r1, #36	; 0x24
 80037ca:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	2101      	movs	r1, #1
 80037d8:	438a      	bics	r2, r1
 80037da:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4911      	ldr	r1, [pc, #68]	; (800382c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80037e8:	400a      	ands	r2, r1
 80037ea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	6819      	ldr	r1, [r3, #0]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	683a      	ldr	r2, [r7, #0]
 80037f8:	430a      	orrs	r2, r1
 80037fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2101      	movs	r1, #1
 8003808:	430a      	orrs	r2, r1
 800380a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2241      	movs	r2, #65	; 0x41
 8003810:	2120      	movs	r1, #32
 8003812:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2240      	movs	r2, #64	; 0x40
 8003818:	2100      	movs	r1, #0
 800381a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800381c:	2300      	movs	r3, #0
 800381e:	e000      	b.n	8003822 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003820:	2302      	movs	r3, #2
  }
}
 8003822:	0018      	movs	r0, r3
 8003824:	46bd      	mov	sp, r7
 8003826:	b002      	add	sp, #8
 8003828:	bd80      	pop	{r7, pc}
 800382a:	46c0      	nop			; (mov r8, r8)
 800382c:	ffffefff 	.word	0xffffefff

08003830 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2241      	movs	r2, #65	; 0x41
 800383e:	5c9b      	ldrb	r3, [r3, r2]
 8003840:	b2db      	uxtb	r3, r3
 8003842:	2b20      	cmp	r3, #32
 8003844:	d139      	bne.n	80038ba <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2240      	movs	r2, #64	; 0x40
 800384a:	5c9b      	ldrb	r3, [r3, r2]
 800384c:	2b01      	cmp	r3, #1
 800384e:	d101      	bne.n	8003854 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003850:	2302      	movs	r3, #2
 8003852:	e033      	b.n	80038bc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2240      	movs	r2, #64	; 0x40
 8003858:	2101      	movs	r1, #1
 800385a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2241      	movs	r2, #65	; 0x41
 8003860:	2124      	movs	r1, #36	; 0x24
 8003862:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	2101      	movs	r1, #1
 8003870:	438a      	bics	r2, r1
 8003872:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	4a11      	ldr	r2, [pc, #68]	; (80038c4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003880:	4013      	ands	r3, r2
 8003882:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	021b      	lsls	r3, r3, #8
 8003888:	68fa      	ldr	r2, [r7, #12]
 800388a:	4313      	orrs	r3, r2
 800388c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	68fa      	ldr	r2, [r7, #12]
 8003894:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2101      	movs	r1, #1
 80038a2:	430a      	orrs	r2, r1
 80038a4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2241      	movs	r2, #65	; 0x41
 80038aa:	2120      	movs	r1, #32
 80038ac:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2240      	movs	r2, #64	; 0x40
 80038b2:	2100      	movs	r1, #0
 80038b4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80038b6:	2300      	movs	r3, #0
 80038b8:	e000      	b.n	80038bc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80038ba:	2302      	movs	r3, #2
  }
}
 80038bc:	0018      	movs	r0, r3
 80038be:	46bd      	mov	sp, r7
 80038c0:	b004      	add	sp, #16
 80038c2:	bd80      	pop	{r7, pc}
 80038c4:	fffff0ff 	.word	0xfffff0ff

080038c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b088      	sub	sp, #32
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d101      	bne.n	80038da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e301      	b.n	8003ede <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	2201      	movs	r2, #1
 80038e0:	4013      	ands	r3, r2
 80038e2:	d100      	bne.n	80038e6 <HAL_RCC_OscConfig+0x1e>
 80038e4:	e08d      	b.n	8003a02 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80038e6:	4bc3      	ldr	r3, [pc, #780]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	220c      	movs	r2, #12
 80038ec:	4013      	ands	r3, r2
 80038ee:	2b04      	cmp	r3, #4
 80038f0:	d00e      	beq.n	8003910 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80038f2:	4bc0      	ldr	r3, [pc, #768]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	220c      	movs	r2, #12
 80038f8:	4013      	ands	r3, r2
 80038fa:	2b08      	cmp	r3, #8
 80038fc:	d116      	bne.n	800392c <HAL_RCC_OscConfig+0x64>
 80038fe:	4bbd      	ldr	r3, [pc, #756]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003900:	685a      	ldr	r2, [r3, #4]
 8003902:	2380      	movs	r3, #128	; 0x80
 8003904:	025b      	lsls	r3, r3, #9
 8003906:	401a      	ands	r2, r3
 8003908:	2380      	movs	r3, #128	; 0x80
 800390a:	025b      	lsls	r3, r3, #9
 800390c:	429a      	cmp	r2, r3
 800390e:	d10d      	bne.n	800392c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003910:	4bb8      	ldr	r3, [pc, #736]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	2380      	movs	r3, #128	; 0x80
 8003916:	029b      	lsls	r3, r3, #10
 8003918:	4013      	ands	r3, r2
 800391a:	d100      	bne.n	800391e <HAL_RCC_OscConfig+0x56>
 800391c:	e070      	b.n	8003a00 <HAL_RCC_OscConfig+0x138>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d000      	beq.n	8003928 <HAL_RCC_OscConfig+0x60>
 8003926:	e06b      	b.n	8003a00 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e2d8      	b.n	8003ede <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	2b01      	cmp	r3, #1
 8003932:	d107      	bne.n	8003944 <HAL_RCC_OscConfig+0x7c>
 8003934:	4baf      	ldr	r3, [pc, #700]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	4bae      	ldr	r3, [pc, #696]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 800393a:	2180      	movs	r1, #128	; 0x80
 800393c:	0249      	lsls	r1, r1, #9
 800393e:	430a      	orrs	r2, r1
 8003940:	601a      	str	r2, [r3, #0]
 8003942:	e02f      	b.n	80039a4 <HAL_RCC_OscConfig+0xdc>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d10c      	bne.n	8003966 <HAL_RCC_OscConfig+0x9e>
 800394c:	4ba9      	ldr	r3, [pc, #676]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	4ba8      	ldr	r3, [pc, #672]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003952:	49a9      	ldr	r1, [pc, #676]	; (8003bf8 <HAL_RCC_OscConfig+0x330>)
 8003954:	400a      	ands	r2, r1
 8003956:	601a      	str	r2, [r3, #0]
 8003958:	4ba6      	ldr	r3, [pc, #664]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	4ba5      	ldr	r3, [pc, #660]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 800395e:	49a7      	ldr	r1, [pc, #668]	; (8003bfc <HAL_RCC_OscConfig+0x334>)
 8003960:	400a      	ands	r2, r1
 8003962:	601a      	str	r2, [r3, #0]
 8003964:	e01e      	b.n	80039a4 <HAL_RCC_OscConfig+0xdc>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	2b05      	cmp	r3, #5
 800396c:	d10e      	bne.n	800398c <HAL_RCC_OscConfig+0xc4>
 800396e:	4ba1      	ldr	r3, [pc, #644]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	4ba0      	ldr	r3, [pc, #640]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003974:	2180      	movs	r1, #128	; 0x80
 8003976:	02c9      	lsls	r1, r1, #11
 8003978:	430a      	orrs	r2, r1
 800397a:	601a      	str	r2, [r3, #0]
 800397c:	4b9d      	ldr	r3, [pc, #628]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	4b9c      	ldr	r3, [pc, #624]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003982:	2180      	movs	r1, #128	; 0x80
 8003984:	0249      	lsls	r1, r1, #9
 8003986:	430a      	orrs	r2, r1
 8003988:	601a      	str	r2, [r3, #0]
 800398a:	e00b      	b.n	80039a4 <HAL_RCC_OscConfig+0xdc>
 800398c:	4b99      	ldr	r3, [pc, #612]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	4b98      	ldr	r3, [pc, #608]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003992:	4999      	ldr	r1, [pc, #612]	; (8003bf8 <HAL_RCC_OscConfig+0x330>)
 8003994:	400a      	ands	r2, r1
 8003996:	601a      	str	r2, [r3, #0]
 8003998:	4b96      	ldr	r3, [pc, #600]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	4b95      	ldr	r3, [pc, #596]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 800399e:	4997      	ldr	r1, [pc, #604]	; (8003bfc <HAL_RCC_OscConfig+0x334>)
 80039a0:	400a      	ands	r2, r1
 80039a2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d014      	beq.n	80039d6 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ac:	f7fe f924 	bl	8001bf8 <HAL_GetTick>
 80039b0:	0003      	movs	r3, r0
 80039b2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039b4:	e008      	b.n	80039c8 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039b6:	f7fe f91f 	bl	8001bf8 <HAL_GetTick>
 80039ba:	0002      	movs	r2, r0
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	2b64      	cmp	r3, #100	; 0x64
 80039c2:	d901      	bls.n	80039c8 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	e28a      	b.n	8003ede <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039c8:	4b8a      	ldr	r3, [pc, #552]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	2380      	movs	r3, #128	; 0x80
 80039ce:	029b      	lsls	r3, r3, #10
 80039d0:	4013      	ands	r3, r2
 80039d2:	d0f0      	beq.n	80039b6 <HAL_RCC_OscConfig+0xee>
 80039d4:	e015      	b.n	8003a02 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039d6:	f7fe f90f 	bl	8001bf8 <HAL_GetTick>
 80039da:	0003      	movs	r3, r0
 80039dc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039de:	e008      	b.n	80039f2 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039e0:	f7fe f90a 	bl	8001bf8 <HAL_GetTick>
 80039e4:	0002      	movs	r2, r0
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	1ad3      	subs	r3, r2, r3
 80039ea:	2b64      	cmp	r3, #100	; 0x64
 80039ec:	d901      	bls.n	80039f2 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e275      	b.n	8003ede <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039f2:	4b80      	ldr	r3, [pc, #512]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	2380      	movs	r3, #128	; 0x80
 80039f8:	029b      	lsls	r3, r3, #10
 80039fa:	4013      	ands	r3, r2
 80039fc:	d1f0      	bne.n	80039e0 <HAL_RCC_OscConfig+0x118>
 80039fe:	e000      	b.n	8003a02 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a00:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2202      	movs	r2, #2
 8003a08:	4013      	ands	r3, r2
 8003a0a:	d100      	bne.n	8003a0e <HAL_RCC_OscConfig+0x146>
 8003a0c:	e069      	b.n	8003ae2 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003a0e:	4b79      	ldr	r3, [pc, #484]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	220c      	movs	r2, #12
 8003a14:	4013      	ands	r3, r2
 8003a16:	d00b      	beq.n	8003a30 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003a18:	4b76      	ldr	r3, [pc, #472]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	220c      	movs	r2, #12
 8003a1e:	4013      	ands	r3, r2
 8003a20:	2b08      	cmp	r3, #8
 8003a22:	d11c      	bne.n	8003a5e <HAL_RCC_OscConfig+0x196>
 8003a24:	4b73      	ldr	r3, [pc, #460]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003a26:	685a      	ldr	r2, [r3, #4]
 8003a28:	2380      	movs	r3, #128	; 0x80
 8003a2a:	025b      	lsls	r3, r3, #9
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	d116      	bne.n	8003a5e <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a30:	4b70      	ldr	r3, [pc, #448]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2202      	movs	r2, #2
 8003a36:	4013      	ands	r3, r2
 8003a38:	d005      	beq.n	8003a46 <HAL_RCC_OscConfig+0x17e>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d001      	beq.n	8003a46 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e24b      	b.n	8003ede <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a46:	4b6b      	ldr	r3, [pc, #428]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	22f8      	movs	r2, #248	; 0xf8
 8003a4c:	4393      	bics	r3, r2
 8003a4e:	0019      	movs	r1, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	691b      	ldr	r3, [r3, #16]
 8003a54:	00da      	lsls	r2, r3, #3
 8003a56:	4b67      	ldr	r3, [pc, #412]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003a58:	430a      	orrs	r2, r1
 8003a5a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a5c:	e041      	b.n	8003ae2 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d024      	beq.n	8003ab0 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a66:	4b63      	ldr	r3, [pc, #396]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	4b62      	ldr	r3, [pc, #392]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003a6c:	2101      	movs	r1, #1
 8003a6e:	430a      	orrs	r2, r1
 8003a70:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a72:	f7fe f8c1 	bl	8001bf8 <HAL_GetTick>
 8003a76:	0003      	movs	r3, r0
 8003a78:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a7a:	e008      	b.n	8003a8e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a7c:	f7fe f8bc 	bl	8001bf8 <HAL_GetTick>
 8003a80:	0002      	movs	r2, r0
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	2b02      	cmp	r3, #2
 8003a88:	d901      	bls.n	8003a8e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	e227      	b.n	8003ede <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a8e:	4b59      	ldr	r3, [pc, #356]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2202      	movs	r2, #2
 8003a94:	4013      	ands	r3, r2
 8003a96:	d0f1      	beq.n	8003a7c <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a98:	4b56      	ldr	r3, [pc, #344]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	22f8      	movs	r2, #248	; 0xf8
 8003a9e:	4393      	bics	r3, r2
 8003aa0:	0019      	movs	r1, r3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	00da      	lsls	r2, r3, #3
 8003aa8:	4b52      	ldr	r3, [pc, #328]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003aaa:	430a      	orrs	r2, r1
 8003aac:	601a      	str	r2, [r3, #0]
 8003aae:	e018      	b.n	8003ae2 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ab0:	4b50      	ldr	r3, [pc, #320]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	4b4f      	ldr	r3, [pc, #316]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003ab6:	2101      	movs	r1, #1
 8003ab8:	438a      	bics	r2, r1
 8003aba:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003abc:	f7fe f89c 	bl	8001bf8 <HAL_GetTick>
 8003ac0:	0003      	movs	r3, r0
 8003ac2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ac4:	e008      	b.n	8003ad8 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ac6:	f7fe f897 	bl	8001bf8 <HAL_GetTick>
 8003aca:	0002      	movs	r2, r0
 8003acc:	69bb      	ldr	r3, [r7, #24]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	d901      	bls.n	8003ad8 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	e202      	b.n	8003ede <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ad8:	4b46      	ldr	r3, [pc, #280]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2202      	movs	r2, #2
 8003ade:	4013      	ands	r3, r2
 8003ae0:	d1f1      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	2208      	movs	r2, #8
 8003ae8:	4013      	ands	r3, r2
 8003aea:	d036      	beq.n	8003b5a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	69db      	ldr	r3, [r3, #28]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d019      	beq.n	8003b28 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003af4:	4b3f      	ldr	r3, [pc, #252]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003af6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003af8:	4b3e      	ldr	r3, [pc, #248]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003afa:	2101      	movs	r1, #1
 8003afc:	430a      	orrs	r2, r1
 8003afe:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b00:	f7fe f87a 	bl	8001bf8 <HAL_GetTick>
 8003b04:	0003      	movs	r3, r0
 8003b06:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b08:	e008      	b.n	8003b1c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b0a:	f7fe f875 	bl	8001bf8 <HAL_GetTick>
 8003b0e:	0002      	movs	r2, r0
 8003b10:	69bb      	ldr	r3, [r7, #24]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	d901      	bls.n	8003b1c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e1e0      	b.n	8003ede <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b1c:	4b35      	ldr	r3, [pc, #212]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b20:	2202      	movs	r2, #2
 8003b22:	4013      	ands	r3, r2
 8003b24:	d0f1      	beq.n	8003b0a <HAL_RCC_OscConfig+0x242>
 8003b26:	e018      	b.n	8003b5a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b28:	4b32      	ldr	r3, [pc, #200]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003b2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b2c:	4b31      	ldr	r3, [pc, #196]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003b2e:	2101      	movs	r1, #1
 8003b30:	438a      	bics	r2, r1
 8003b32:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b34:	f7fe f860 	bl	8001bf8 <HAL_GetTick>
 8003b38:	0003      	movs	r3, r0
 8003b3a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b3c:	e008      	b.n	8003b50 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b3e:	f7fe f85b 	bl	8001bf8 <HAL_GetTick>
 8003b42:	0002      	movs	r2, r0
 8003b44:	69bb      	ldr	r3, [r7, #24]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	2b02      	cmp	r3, #2
 8003b4a:	d901      	bls.n	8003b50 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	e1c6      	b.n	8003ede <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b50:	4b28      	ldr	r3, [pc, #160]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b54:	2202      	movs	r2, #2
 8003b56:	4013      	ands	r3, r2
 8003b58:	d1f1      	bne.n	8003b3e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	2204      	movs	r2, #4
 8003b60:	4013      	ands	r3, r2
 8003b62:	d100      	bne.n	8003b66 <HAL_RCC_OscConfig+0x29e>
 8003b64:	e0b4      	b.n	8003cd0 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b66:	201f      	movs	r0, #31
 8003b68:	183b      	adds	r3, r7, r0
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b6e:	4b21      	ldr	r3, [pc, #132]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003b70:	69da      	ldr	r2, [r3, #28]
 8003b72:	2380      	movs	r3, #128	; 0x80
 8003b74:	055b      	lsls	r3, r3, #21
 8003b76:	4013      	ands	r3, r2
 8003b78:	d110      	bne.n	8003b9c <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b7a:	4b1e      	ldr	r3, [pc, #120]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003b7c:	69da      	ldr	r2, [r3, #28]
 8003b7e:	4b1d      	ldr	r3, [pc, #116]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003b80:	2180      	movs	r1, #128	; 0x80
 8003b82:	0549      	lsls	r1, r1, #21
 8003b84:	430a      	orrs	r2, r1
 8003b86:	61da      	str	r2, [r3, #28]
 8003b88:	4b1a      	ldr	r3, [pc, #104]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003b8a:	69da      	ldr	r2, [r3, #28]
 8003b8c:	2380      	movs	r3, #128	; 0x80
 8003b8e:	055b      	lsls	r3, r3, #21
 8003b90:	4013      	ands	r3, r2
 8003b92:	60fb      	str	r3, [r7, #12]
 8003b94:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003b96:	183b      	adds	r3, r7, r0
 8003b98:	2201      	movs	r2, #1
 8003b9a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b9c:	4b18      	ldr	r3, [pc, #96]	; (8003c00 <HAL_RCC_OscConfig+0x338>)
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	2380      	movs	r3, #128	; 0x80
 8003ba2:	005b      	lsls	r3, r3, #1
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	d11a      	bne.n	8003bde <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ba8:	4b15      	ldr	r3, [pc, #84]	; (8003c00 <HAL_RCC_OscConfig+0x338>)
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	4b14      	ldr	r3, [pc, #80]	; (8003c00 <HAL_RCC_OscConfig+0x338>)
 8003bae:	2180      	movs	r1, #128	; 0x80
 8003bb0:	0049      	lsls	r1, r1, #1
 8003bb2:	430a      	orrs	r2, r1
 8003bb4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bb6:	f7fe f81f 	bl	8001bf8 <HAL_GetTick>
 8003bba:	0003      	movs	r3, r0
 8003bbc:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bbe:	e008      	b.n	8003bd2 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bc0:	f7fe f81a 	bl	8001bf8 <HAL_GetTick>
 8003bc4:	0002      	movs	r2, r0
 8003bc6:	69bb      	ldr	r3, [r7, #24]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	2b64      	cmp	r3, #100	; 0x64
 8003bcc:	d901      	bls.n	8003bd2 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003bce:	2303      	movs	r3, #3
 8003bd0:	e185      	b.n	8003ede <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bd2:	4b0b      	ldr	r3, [pc, #44]	; (8003c00 <HAL_RCC_OscConfig+0x338>)
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	2380      	movs	r3, #128	; 0x80
 8003bd8:	005b      	lsls	r3, r3, #1
 8003bda:	4013      	ands	r3, r2
 8003bdc:	d0f0      	beq.n	8003bc0 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d10e      	bne.n	8003c04 <HAL_RCC_OscConfig+0x33c>
 8003be6:	4b03      	ldr	r3, [pc, #12]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003be8:	6a1a      	ldr	r2, [r3, #32]
 8003bea:	4b02      	ldr	r3, [pc, #8]	; (8003bf4 <HAL_RCC_OscConfig+0x32c>)
 8003bec:	2101      	movs	r1, #1
 8003bee:	430a      	orrs	r2, r1
 8003bf0:	621a      	str	r2, [r3, #32]
 8003bf2:	e035      	b.n	8003c60 <HAL_RCC_OscConfig+0x398>
 8003bf4:	40021000 	.word	0x40021000
 8003bf8:	fffeffff 	.word	0xfffeffff
 8003bfc:	fffbffff 	.word	0xfffbffff
 8003c00:	40007000 	.word	0x40007000
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d10c      	bne.n	8003c26 <HAL_RCC_OscConfig+0x35e>
 8003c0c:	4bb6      	ldr	r3, [pc, #728]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003c0e:	6a1a      	ldr	r2, [r3, #32]
 8003c10:	4bb5      	ldr	r3, [pc, #724]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003c12:	2101      	movs	r1, #1
 8003c14:	438a      	bics	r2, r1
 8003c16:	621a      	str	r2, [r3, #32]
 8003c18:	4bb3      	ldr	r3, [pc, #716]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003c1a:	6a1a      	ldr	r2, [r3, #32]
 8003c1c:	4bb2      	ldr	r3, [pc, #712]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003c1e:	2104      	movs	r1, #4
 8003c20:	438a      	bics	r2, r1
 8003c22:	621a      	str	r2, [r3, #32]
 8003c24:	e01c      	b.n	8003c60 <HAL_RCC_OscConfig+0x398>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	2b05      	cmp	r3, #5
 8003c2c:	d10c      	bne.n	8003c48 <HAL_RCC_OscConfig+0x380>
 8003c2e:	4bae      	ldr	r3, [pc, #696]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003c30:	6a1a      	ldr	r2, [r3, #32]
 8003c32:	4bad      	ldr	r3, [pc, #692]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003c34:	2104      	movs	r1, #4
 8003c36:	430a      	orrs	r2, r1
 8003c38:	621a      	str	r2, [r3, #32]
 8003c3a:	4bab      	ldr	r3, [pc, #684]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003c3c:	6a1a      	ldr	r2, [r3, #32]
 8003c3e:	4baa      	ldr	r3, [pc, #680]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003c40:	2101      	movs	r1, #1
 8003c42:	430a      	orrs	r2, r1
 8003c44:	621a      	str	r2, [r3, #32]
 8003c46:	e00b      	b.n	8003c60 <HAL_RCC_OscConfig+0x398>
 8003c48:	4ba7      	ldr	r3, [pc, #668]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003c4a:	6a1a      	ldr	r2, [r3, #32]
 8003c4c:	4ba6      	ldr	r3, [pc, #664]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003c4e:	2101      	movs	r1, #1
 8003c50:	438a      	bics	r2, r1
 8003c52:	621a      	str	r2, [r3, #32]
 8003c54:	4ba4      	ldr	r3, [pc, #656]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003c56:	6a1a      	ldr	r2, [r3, #32]
 8003c58:	4ba3      	ldr	r3, [pc, #652]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003c5a:	2104      	movs	r1, #4
 8003c5c:	438a      	bics	r2, r1
 8003c5e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d014      	beq.n	8003c92 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c68:	f7fd ffc6 	bl	8001bf8 <HAL_GetTick>
 8003c6c:	0003      	movs	r3, r0
 8003c6e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c70:	e009      	b.n	8003c86 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c72:	f7fd ffc1 	bl	8001bf8 <HAL_GetTick>
 8003c76:	0002      	movs	r2, r0
 8003c78:	69bb      	ldr	r3, [r7, #24]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	4a9b      	ldr	r2, [pc, #620]	; (8003eec <HAL_RCC_OscConfig+0x624>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d901      	bls.n	8003c86 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e12b      	b.n	8003ede <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c86:	4b98      	ldr	r3, [pc, #608]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003c88:	6a1b      	ldr	r3, [r3, #32]
 8003c8a:	2202      	movs	r2, #2
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	d0f0      	beq.n	8003c72 <HAL_RCC_OscConfig+0x3aa>
 8003c90:	e013      	b.n	8003cba <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c92:	f7fd ffb1 	bl	8001bf8 <HAL_GetTick>
 8003c96:	0003      	movs	r3, r0
 8003c98:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c9a:	e009      	b.n	8003cb0 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c9c:	f7fd ffac 	bl	8001bf8 <HAL_GetTick>
 8003ca0:	0002      	movs	r2, r0
 8003ca2:	69bb      	ldr	r3, [r7, #24]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	4a91      	ldr	r2, [pc, #580]	; (8003eec <HAL_RCC_OscConfig+0x624>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d901      	bls.n	8003cb0 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003cac:	2303      	movs	r3, #3
 8003cae:	e116      	b.n	8003ede <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cb0:	4b8d      	ldr	r3, [pc, #564]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003cb2:	6a1b      	ldr	r3, [r3, #32]
 8003cb4:	2202      	movs	r2, #2
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	d1f0      	bne.n	8003c9c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003cba:	231f      	movs	r3, #31
 8003cbc:	18fb      	adds	r3, r7, r3
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d105      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cc4:	4b88      	ldr	r3, [pc, #544]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003cc6:	69da      	ldr	r2, [r3, #28]
 8003cc8:	4b87      	ldr	r3, [pc, #540]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003cca:	4989      	ldr	r1, [pc, #548]	; (8003ef0 <HAL_RCC_OscConfig+0x628>)
 8003ccc:	400a      	ands	r2, r1
 8003cce:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2210      	movs	r2, #16
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	d063      	beq.n	8003da2 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	695b      	ldr	r3, [r3, #20]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d12a      	bne.n	8003d38 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003ce2:	4b81      	ldr	r3, [pc, #516]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003ce4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ce6:	4b80      	ldr	r3, [pc, #512]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003ce8:	2104      	movs	r1, #4
 8003cea:	430a      	orrs	r2, r1
 8003cec:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003cee:	4b7e      	ldr	r3, [pc, #504]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003cf0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cf2:	4b7d      	ldr	r3, [pc, #500]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003cf4:	2101      	movs	r1, #1
 8003cf6:	430a      	orrs	r2, r1
 8003cf8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cfa:	f7fd ff7d 	bl	8001bf8 <HAL_GetTick>
 8003cfe:	0003      	movs	r3, r0
 8003d00:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003d02:	e008      	b.n	8003d16 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003d04:	f7fd ff78 	bl	8001bf8 <HAL_GetTick>
 8003d08:	0002      	movs	r2, r0
 8003d0a:	69bb      	ldr	r3, [r7, #24]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d901      	bls.n	8003d16 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e0e3      	b.n	8003ede <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003d16:	4b74      	ldr	r3, [pc, #464]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003d18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d1a:	2202      	movs	r2, #2
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	d0f1      	beq.n	8003d04 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003d20:	4b71      	ldr	r3, [pc, #452]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003d22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d24:	22f8      	movs	r2, #248	; 0xf8
 8003d26:	4393      	bics	r3, r2
 8003d28:	0019      	movs	r1, r3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	699b      	ldr	r3, [r3, #24]
 8003d2e:	00da      	lsls	r2, r3, #3
 8003d30:	4b6d      	ldr	r3, [pc, #436]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003d32:	430a      	orrs	r2, r1
 8003d34:	635a      	str	r2, [r3, #52]	; 0x34
 8003d36:	e034      	b.n	8003da2 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	695b      	ldr	r3, [r3, #20]
 8003d3c:	3305      	adds	r3, #5
 8003d3e:	d111      	bne.n	8003d64 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003d40:	4b69      	ldr	r3, [pc, #420]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003d42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d44:	4b68      	ldr	r3, [pc, #416]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003d46:	2104      	movs	r1, #4
 8003d48:	438a      	bics	r2, r1
 8003d4a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003d4c:	4b66      	ldr	r3, [pc, #408]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003d4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d50:	22f8      	movs	r2, #248	; 0xf8
 8003d52:	4393      	bics	r3, r2
 8003d54:	0019      	movs	r1, r3
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	699b      	ldr	r3, [r3, #24]
 8003d5a:	00da      	lsls	r2, r3, #3
 8003d5c:	4b62      	ldr	r3, [pc, #392]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003d5e:	430a      	orrs	r2, r1
 8003d60:	635a      	str	r2, [r3, #52]	; 0x34
 8003d62:	e01e      	b.n	8003da2 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003d64:	4b60      	ldr	r3, [pc, #384]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003d66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d68:	4b5f      	ldr	r3, [pc, #380]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003d6a:	2104      	movs	r1, #4
 8003d6c:	430a      	orrs	r2, r1
 8003d6e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003d70:	4b5d      	ldr	r3, [pc, #372]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003d72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d74:	4b5c      	ldr	r3, [pc, #368]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003d76:	2101      	movs	r1, #1
 8003d78:	438a      	bics	r2, r1
 8003d7a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d7c:	f7fd ff3c 	bl	8001bf8 <HAL_GetTick>
 8003d80:	0003      	movs	r3, r0
 8003d82:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003d84:	e008      	b.n	8003d98 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003d86:	f7fd ff37 	bl	8001bf8 <HAL_GetTick>
 8003d8a:	0002      	movs	r2, r0
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	d901      	bls.n	8003d98 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	e0a2      	b.n	8003ede <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003d98:	4b53      	ldr	r3, [pc, #332]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003d9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d9c:	2202      	movs	r2, #2
 8003d9e:	4013      	ands	r3, r2
 8003da0:	d1f1      	bne.n	8003d86 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a1b      	ldr	r3, [r3, #32]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d100      	bne.n	8003dac <HAL_RCC_OscConfig+0x4e4>
 8003daa:	e097      	b.n	8003edc <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003dac:	4b4e      	ldr	r3, [pc, #312]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	220c      	movs	r2, #12
 8003db2:	4013      	ands	r3, r2
 8003db4:	2b08      	cmp	r3, #8
 8003db6:	d100      	bne.n	8003dba <HAL_RCC_OscConfig+0x4f2>
 8003db8:	e06b      	b.n	8003e92 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6a1b      	ldr	r3, [r3, #32]
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d14c      	bne.n	8003e5c <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dc2:	4b49      	ldr	r3, [pc, #292]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	4b48      	ldr	r3, [pc, #288]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003dc8:	494a      	ldr	r1, [pc, #296]	; (8003ef4 <HAL_RCC_OscConfig+0x62c>)
 8003dca:	400a      	ands	r2, r1
 8003dcc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dce:	f7fd ff13 	bl	8001bf8 <HAL_GetTick>
 8003dd2:	0003      	movs	r3, r0
 8003dd4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dd6:	e008      	b.n	8003dea <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dd8:	f7fd ff0e 	bl	8001bf8 <HAL_GetTick>
 8003ddc:	0002      	movs	r2, r0
 8003dde:	69bb      	ldr	r3, [r7, #24]
 8003de0:	1ad3      	subs	r3, r2, r3
 8003de2:	2b02      	cmp	r3, #2
 8003de4:	d901      	bls.n	8003dea <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8003de6:	2303      	movs	r3, #3
 8003de8:	e079      	b.n	8003ede <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dea:	4b3f      	ldr	r3, [pc, #252]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	2380      	movs	r3, #128	; 0x80
 8003df0:	049b      	lsls	r3, r3, #18
 8003df2:	4013      	ands	r3, r2
 8003df4:	d1f0      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003df6:	4b3c      	ldr	r3, [pc, #240]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dfa:	220f      	movs	r2, #15
 8003dfc:	4393      	bics	r3, r2
 8003dfe:	0019      	movs	r1, r3
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e04:	4b38      	ldr	r3, [pc, #224]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003e06:	430a      	orrs	r2, r1
 8003e08:	62da      	str	r2, [r3, #44]	; 0x2c
 8003e0a:	4b37      	ldr	r3, [pc, #220]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	4a3a      	ldr	r2, [pc, #232]	; (8003ef8 <HAL_RCC_OscConfig+0x630>)
 8003e10:	4013      	ands	r3, r2
 8003e12:	0019      	movs	r1, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1c:	431a      	orrs	r2, r3
 8003e1e:	4b32      	ldr	r3, [pc, #200]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003e20:	430a      	orrs	r2, r1
 8003e22:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e24:	4b30      	ldr	r3, [pc, #192]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	4b2f      	ldr	r3, [pc, #188]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003e2a:	2180      	movs	r1, #128	; 0x80
 8003e2c:	0449      	lsls	r1, r1, #17
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e32:	f7fd fee1 	bl	8001bf8 <HAL_GetTick>
 8003e36:	0003      	movs	r3, r0
 8003e38:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e3a:	e008      	b.n	8003e4e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e3c:	f7fd fedc 	bl	8001bf8 <HAL_GetTick>
 8003e40:	0002      	movs	r2, r0
 8003e42:	69bb      	ldr	r3, [r7, #24]
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d901      	bls.n	8003e4e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e047      	b.n	8003ede <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e4e:	4b26      	ldr	r3, [pc, #152]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	2380      	movs	r3, #128	; 0x80
 8003e54:	049b      	lsls	r3, r3, #18
 8003e56:	4013      	ands	r3, r2
 8003e58:	d0f0      	beq.n	8003e3c <HAL_RCC_OscConfig+0x574>
 8003e5a:	e03f      	b.n	8003edc <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e5c:	4b22      	ldr	r3, [pc, #136]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	4b21      	ldr	r3, [pc, #132]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003e62:	4924      	ldr	r1, [pc, #144]	; (8003ef4 <HAL_RCC_OscConfig+0x62c>)
 8003e64:	400a      	ands	r2, r1
 8003e66:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e68:	f7fd fec6 	bl	8001bf8 <HAL_GetTick>
 8003e6c:	0003      	movs	r3, r0
 8003e6e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e70:	e008      	b.n	8003e84 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e72:	f7fd fec1 	bl	8001bf8 <HAL_GetTick>
 8003e76:	0002      	movs	r2, r0
 8003e78:	69bb      	ldr	r3, [r7, #24]
 8003e7a:	1ad3      	subs	r3, r2, r3
 8003e7c:	2b02      	cmp	r3, #2
 8003e7e:	d901      	bls.n	8003e84 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8003e80:	2303      	movs	r3, #3
 8003e82:	e02c      	b.n	8003ede <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e84:	4b18      	ldr	r3, [pc, #96]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	2380      	movs	r3, #128	; 0x80
 8003e8a:	049b      	lsls	r3, r3, #18
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	d1f0      	bne.n	8003e72 <HAL_RCC_OscConfig+0x5aa>
 8003e90:	e024      	b.n	8003edc <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a1b      	ldr	r3, [r3, #32]
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d101      	bne.n	8003e9e <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e01f      	b.n	8003ede <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003e9e:	4b12      	ldr	r3, [pc, #72]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003ea4:	4b10      	ldr	r3, [pc, #64]	; (8003ee8 <HAL_RCC_OscConfig+0x620>)
 8003ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ea8:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eaa:	697a      	ldr	r2, [r7, #20]
 8003eac:	2380      	movs	r3, #128	; 0x80
 8003eae:	025b      	lsls	r3, r3, #9
 8003eb0:	401a      	ands	r2, r3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d10e      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	220f      	movs	r2, #15
 8003ebe:	401a      	ands	r2, r3
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d107      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003ec8:	697a      	ldr	r2, [r7, #20]
 8003eca:	23f0      	movs	r3, #240	; 0xf0
 8003ecc:	039b      	lsls	r3, r3, #14
 8003ece:	401a      	ands	r2, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d001      	beq.n	8003edc <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e000      	b.n	8003ede <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	0018      	movs	r0, r3
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	b008      	add	sp, #32
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	46c0      	nop			; (mov r8, r8)
 8003ee8:	40021000 	.word	0x40021000
 8003eec:	00001388 	.word	0x00001388
 8003ef0:	efffffff 	.word	0xefffffff
 8003ef4:	feffffff 	.word	0xfeffffff
 8003ef8:	ffc2ffff 	.word	0xffc2ffff

08003efc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b084      	sub	sp, #16
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d101      	bne.n	8003f10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e0b3      	b.n	8004078 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f10:	4b5b      	ldr	r3, [pc, #364]	; (8004080 <HAL_RCC_ClockConfig+0x184>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	2201      	movs	r2, #1
 8003f16:	4013      	ands	r3, r2
 8003f18:	683a      	ldr	r2, [r7, #0]
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	d911      	bls.n	8003f42 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f1e:	4b58      	ldr	r3, [pc, #352]	; (8004080 <HAL_RCC_ClockConfig+0x184>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	2201      	movs	r2, #1
 8003f24:	4393      	bics	r3, r2
 8003f26:	0019      	movs	r1, r3
 8003f28:	4b55      	ldr	r3, [pc, #340]	; (8004080 <HAL_RCC_ClockConfig+0x184>)
 8003f2a:	683a      	ldr	r2, [r7, #0]
 8003f2c:	430a      	orrs	r2, r1
 8003f2e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f30:	4b53      	ldr	r3, [pc, #332]	; (8004080 <HAL_RCC_ClockConfig+0x184>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	2201      	movs	r2, #1
 8003f36:	4013      	ands	r3, r2
 8003f38:	683a      	ldr	r2, [r7, #0]
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d001      	beq.n	8003f42 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e09a      	b.n	8004078 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	2202      	movs	r2, #2
 8003f48:	4013      	ands	r3, r2
 8003f4a:	d015      	beq.n	8003f78 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	2204      	movs	r2, #4
 8003f52:	4013      	ands	r3, r2
 8003f54:	d006      	beq.n	8003f64 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003f56:	4b4b      	ldr	r3, [pc, #300]	; (8004084 <HAL_RCC_ClockConfig+0x188>)
 8003f58:	685a      	ldr	r2, [r3, #4]
 8003f5a:	4b4a      	ldr	r3, [pc, #296]	; (8004084 <HAL_RCC_ClockConfig+0x188>)
 8003f5c:	21e0      	movs	r1, #224	; 0xe0
 8003f5e:	00c9      	lsls	r1, r1, #3
 8003f60:	430a      	orrs	r2, r1
 8003f62:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f64:	4b47      	ldr	r3, [pc, #284]	; (8004084 <HAL_RCC_ClockConfig+0x188>)
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	22f0      	movs	r2, #240	; 0xf0
 8003f6a:	4393      	bics	r3, r2
 8003f6c:	0019      	movs	r1, r3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	689a      	ldr	r2, [r3, #8]
 8003f72:	4b44      	ldr	r3, [pc, #272]	; (8004084 <HAL_RCC_ClockConfig+0x188>)
 8003f74:	430a      	orrs	r2, r1
 8003f76:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	4013      	ands	r3, r2
 8003f80:	d040      	beq.n	8004004 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	2b01      	cmp	r3, #1
 8003f88:	d107      	bne.n	8003f9a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f8a:	4b3e      	ldr	r3, [pc, #248]	; (8004084 <HAL_RCC_ClockConfig+0x188>)
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	2380      	movs	r3, #128	; 0x80
 8003f90:	029b      	lsls	r3, r3, #10
 8003f92:	4013      	ands	r3, r2
 8003f94:	d114      	bne.n	8003fc0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e06e      	b.n	8004078 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	2b02      	cmp	r3, #2
 8003fa0:	d107      	bne.n	8003fb2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fa2:	4b38      	ldr	r3, [pc, #224]	; (8004084 <HAL_RCC_ClockConfig+0x188>)
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	2380      	movs	r3, #128	; 0x80
 8003fa8:	049b      	lsls	r3, r3, #18
 8003faa:	4013      	ands	r3, r2
 8003fac:	d108      	bne.n	8003fc0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e062      	b.n	8004078 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fb2:	4b34      	ldr	r3, [pc, #208]	; (8004084 <HAL_RCC_ClockConfig+0x188>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2202      	movs	r2, #2
 8003fb8:	4013      	ands	r3, r2
 8003fba:	d101      	bne.n	8003fc0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e05b      	b.n	8004078 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fc0:	4b30      	ldr	r3, [pc, #192]	; (8004084 <HAL_RCC_ClockConfig+0x188>)
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	2203      	movs	r2, #3
 8003fc6:	4393      	bics	r3, r2
 8003fc8:	0019      	movs	r1, r3
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685a      	ldr	r2, [r3, #4]
 8003fce:	4b2d      	ldr	r3, [pc, #180]	; (8004084 <HAL_RCC_ClockConfig+0x188>)
 8003fd0:	430a      	orrs	r2, r1
 8003fd2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fd4:	f7fd fe10 	bl	8001bf8 <HAL_GetTick>
 8003fd8:	0003      	movs	r3, r0
 8003fda:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fdc:	e009      	b.n	8003ff2 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fde:	f7fd fe0b 	bl	8001bf8 <HAL_GetTick>
 8003fe2:	0002      	movs	r2, r0
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	4a27      	ldr	r2, [pc, #156]	; (8004088 <HAL_RCC_ClockConfig+0x18c>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d901      	bls.n	8003ff2 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	e042      	b.n	8004078 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ff2:	4b24      	ldr	r3, [pc, #144]	; (8004084 <HAL_RCC_ClockConfig+0x188>)
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	220c      	movs	r2, #12
 8003ff8:	401a      	ands	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	429a      	cmp	r2, r3
 8004002:	d1ec      	bne.n	8003fde <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004004:	4b1e      	ldr	r3, [pc, #120]	; (8004080 <HAL_RCC_ClockConfig+0x184>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2201      	movs	r2, #1
 800400a:	4013      	ands	r3, r2
 800400c:	683a      	ldr	r2, [r7, #0]
 800400e:	429a      	cmp	r2, r3
 8004010:	d211      	bcs.n	8004036 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004012:	4b1b      	ldr	r3, [pc, #108]	; (8004080 <HAL_RCC_ClockConfig+0x184>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2201      	movs	r2, #1
 8004018:	4393      	bics	r3, r2
 800401a:	0019      	movs	r1, r3
 800401c:	4b18      	ldr	r3, [pc, #96]	; (8004080 <HAL_RCC_ClockConfig+0x184>)
 800401e:	683a      	ldr	r2, [r7, #0]
 8004020:	430a      	orrs	r2, r1
 8004022:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004024:	4b16      	ldr	r3, [pc, #88]	; (8004080 <HAL_RCC_ClockConfig+0x184>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	2201      	movs	r2, #1
 800402a:	4013      	ands	r3, r2
 800402c:	683a      	ldr	r2, [r7, #0]
 800402e:	429a      	cmp	r2, r3
 8004030:	d001      	beq.n	8004036 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e020      	b.n	8004078 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	2204      	movs	r2, #4
 800403c:	4013      	ands	r3, r2
 800403e:	d009      	beq.n	8004054 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004040:	4b10      	ldr	r3, [pc, #64]	; (8004084 <HAL_RCC_ClockConfig+0x188>)
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	4a11      	ldr	r2, [pc, #68]	; (800408c <HAL_RCC_ClockConfig+0x190>)
 8004046:	4013      	ands	r3, r2
 8004048:	0019      	movs	r1, r3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	68da      	ldr	r2, [r3, #12]
 800404e:	4b0d      	ldr	r3, [pc, #52]	; (8004084 <HAL_RCC_ClockConfig+0x188>)
 8004050:	430a      	orrs	r2, r1
 8004052:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004054:	f000 f820 	bl	8004098 <HAL_RCC_GetSysClockFreq>
 8004058:	0001      	movs	r1, r0
 800405a:	4b0a      	ldr	r3, [pc, #40]	; (8004084 <HAL_RCC_ClockConfig+0x188>)
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	091b      	lsrs	r3, r3, #4
 8004060:	220f      	movs	r2, #15
 8004062:	4013      	ands	r3, r2
 8004064:	4a0a      	ldr	r2, [pc, #40]	; (8004090 <HAL_RCC_ClockConfig+0x194>)
 8004066:	5cd3      	ldrb	r3, [r2, r3]
 8004068:	000a      	movs	r2, r1
 800406a:	40da      	lsrs	r2, r3
 800406c:	4b09      	ldr	r3, [pc, #36]	; (8004094 <HAL_RCC_ClockConfig+0x198>)
 800406e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004070:	2003      	movs	r0, #3
 8004072:	f7fd fd7b 	bl	8001b6c <HAL_InitTick>
  
  return HAL_OK;
 8004076:	2300      	movs	r3, #0
}
 8004078:	0018      	movs	r0, r3
 800407a:	46bd      	mov	sp, r7
 800407c:	b004      	add	sp, #16
 800407e:	bd80      	pop	{r7, pc}
 8004080:	40022000 	.word	0x40022000
 8004084:	40021000 	.word	0x40021000
 8004088:	00001388 	.word	0x00001388
 800408c:	fffff8ff 	.word	0xfffff8ff
 8004090:	08006cc4 	.word	0x08006cc4
 8004094:	20000024 	.word	0x20000024

08004098 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004098:	b590      	push	{r4, r7, lr}
 800409a:	b08f      	sub	sp, #60	; 0x3c
 800409c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800409e:	2314      	movs	r3, #20
 80040a0:	18fb      	adds	r3, r7, r3
 80040a2:	4a2b      	ldr	r2, [pc, #172]	; (8004150 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040a4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80040a6:	c313      	stmia	r3!, {r0, r1, r4}
 80040a8:	6812      	ldr	r2, [r2, #0]
 80040aa:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80040ac:	1d3b      	adds	r3, r7, #4
 80040ae:	4a29      	ldr	r2, [pc, #164]	; (8004154 <HAL_RCC_GetSysClockFreq+0xbc>)
 80040b0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80040b2:	c313      	stmia	r3!, {r0, r1, r4}
 80040b4:	6812      	ldr	r2, [r2, #0]
 80040b6:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80040b8:	2300      	movs	r3, #0
 80040ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80040bc:	2300      	movs	r3, #0
 80040be:	62bb      	str	r3, [r7, #40]	; 0x28
 80040c0:	2300      	movs	r3, #0
 80040c2:	637b      	str	r3, [r7, #52]	; 0x34
 80040c4:	2300      	movs	r3, #0
 80040c6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80040c8:	2300      	movs	r3, #0
 80040ca:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80040cc:	4b22      	ldr	r3, [pc, #136]	; (8004158 <HAL_RCC_GetSysClockFreq+0xc0>)
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80040d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040d4:	220c      	movs	r2, #12
 80040d6:	4013      	ands	r3, r2
 80040d8:	2b04      	cmp	r3, #4
 80040da:	d002      	beq.n	80040e2 <HAL_RCC_GetSysClockFreq+0x4a>
 80040dc:	2b08      	cmp	r3, #8
 80040de:	d003      	beq.n	80040e8 <HAL_RCC_GetSysClockFreq+0x50>
 80040e0:	e02d      	b.n	800413e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80040e2:	4b1e      	ldr	r3, [pc, #120]	; (800415c <HAL_RCC_GetSysClockFreq+0xc4>)
 80040e4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80040e6:	e02d      	b.n	8004144 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80040e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040ea:	0c9b      	lsrs	r3, r3, #18
 80040ec:	220f      	movs	r2, #15
 80040ee:	4013      	ands	r3, r2
 80040f0:	2214      	movs	r2, #20
 80040f2:	18ba      	adds	r2, r7, r2
 80040f4:	5cd3      	ldrb	r3, [r2, r3]
 80040f6:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80040f8:	4b17      	ldr	r3, [pc, #92]	; (8004158 <HAL_RCC_GetSysClockFreq+0xc0>)
 80040fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040fc:	220f      	movs	r2, #15
 80040fe:	4013      	ands	r3, r2
 8004100:	1d3a      	adds	r2, r7, #4
 8004102:	5cd3      	ldrb	r3, [r2, r3]
 8004104:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004106:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004108:	2380      	movs	r3, #128	; 0x80
 800410a:	025b      	lsls	r3, r3, #9
 800410c:	4013      	ands	r3, r2
 800410e:	d009      	beq.n	8004124 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004110:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004112:	4812      	ldr	r0, [pc, #72]	; (800415c <HAL_RCC_GetSysClockFreq+0xc4>)
 8004114:	f7fb fff8 	bl	8000108 <__udivsi3>
 8004118:	0003      	movs	r3, r0
 800411a:	001a      	movs	r2, r3
 800411c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800411e:	4353      	muls	r3, r2
 8004120:	637b      	str	r3, [r7, #52]	; 0x34
 8004122:	e009      	b.n	8004138 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004124:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004126:	000a      	movs	r2, r1
 8004128:	0152      	lsls	r2, r2, #5
 800412a:	1a52      	subs	r2, r2, r1
 800412c:	0193      	lsls	r3, r2, #6
 800412e:	1a9b      	subs	r3, r3, r2
 8004130:	00db      	lsls	r3, r3, #3
 8004132:	185b      	adds	r3, r3, r1
 8004134:	021b      	lsls	r3, r3, #8
 8004136:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8004138:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800413a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800413c:	e002      	b.n	8004144 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800413e:	4b07      	ldr	r3, [pc, #28]	; (800415c <HAL_RCC_GetSysClockFreq+0xc4>)
 8004140:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004142:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004146:	0018      	movs	r0, r3
 8004148:	46bd      	mov	sp, r7
 800414a:	b00f      	add	sp, #60	; 0x3c
 800414c:	bd90      	pop	{r4, r7, pc}
 800414e:	46c0      	nop			; (mov r8, r8)
 8004150:	08006ca0 	.word	0x08006ca0
 8004154:	08006cb0 	.word	0x08006cb0
 8004158:	40021000 	.word	0x40021000
 800415c:	007a1200 	.word	0x007a1200

08004160 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004164:	4b02      	ldr	r3, [pc, #8]	; (8004170 <HAL_RCC_GetHCLKFreq+0x10>)
 8004166:	681b      	ldr	r3, [r3, #0]
}
 8004168:	0018      	movs	r0, r3
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	46c0      	nop			; (mov r8, r8)
 8004170:	20000024 	.word	0x20000024

08004174 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004178:	f7ff fff2 	bl	8004160 <HAL_RCC_GetHCLKFreq>
 800417c:	0001      	movs	r1, r0
 800417e:	4b06      	ldr	r3, [pc, #24]	; (8004198 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	0a1b      	lsrs	r3, r3, #8
 8004184:	2207      	movs	r2, #7
 8004186:	4013      	ands	r3, r2
 8004188:	4a04      	ldr	r2, [pc, #16]	; (800419c <HAL_RCC_GetPCLK1Freq+0x28>)
 800418a:	5cd3      	ldrb	r3, [r2, r3]
 800418c:	40d9      	lsrs	r1, r3
 800418e:	000b      	movs	r3, r1
}    
 8004190:	0018      	movs	r0, r3
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	46c0      	nop			; (mov r8, r8)
 8004198:	40021000 	.word	0x40021000
 800419c:	08006cd4 	.word	0x08006cd4

080041a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b086      	sub	sp, #24
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041a8:	2300      	movs	r3, #0
 80041aa:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80041ac:	2300      	movs	r3, #0
 80041ae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	2380      	movs	r3, #128	; 0x80
 80041b6:	025b      	lsls	r3, r3, #9
 80041b8:	4013      	ands	r3, r2
 80041ba:	d100      	bne.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80041bc:	e08e      	b.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80041be:	2017      	movs	r0, #23
 80041c0:	183b      	adds	r3, r7, r0
 80041c2:	2200      	movs	r2, #0
 80041c4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041c6:	4b5f      	ldr	r3, [pc, #380]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80041c8:	69da      	ldr	r2, [r3, #28]
 80041ca:	2380      	movs	r3, #128	; 0x80
 80041cc:	055b      	lsls	r3, r3, #21
 80041ce:	4013      	ands	r3, r2
 80041d0:	d110      	bne.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80041d2:	4b5c      	ldr	r3, [pc, #368]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80041d4:	69da      	ldr	r2, [r3, #28]
 80041d6:	4b5b      	ldr	r3, [pc, #364]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80041d8:	2180      	movs	r1, #128	; 0x80
 80041da:	0549      	lsls	r1, r1, #21
 80041dc:	430a      	orrs	r2, r1
 80041de:	61da      	str	r2, [r3, #28]
 80041e0:	4b58      	ldr	r3, [pc, #352]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80041e2:	69da      	ldr	r2, [r3, #28]
 80041e4:	2380      	movs	r3, #128	; 0x80
 80041e6:	055b      	lsls	r3, r3, #21
 80041e8:	4013      	ands	r3, r2
 80041ea:	60bb      	str	r3, [r7, #8]
 80041ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041ee:	183b      	adds	r3, r7, r0
 80041f0:	2201      	movs	r2, #1
 80041f2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041f4:	4b54      	ldr	r3, [pc, #336]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	2380      	movs	r3, #128	; 0x80
 80041fa:	005b      	lsls	r3, r3, #1
 80041fc:	4013      	ands	r3, r2
 80041fe:	d11a      	bne.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004200:	4b51      	ldr	r3, [pc, #324]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	4b50      	ldr	r3, [pc, #320]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004206:	2180      	movs	r1, #128	; 0x80
 8004208:	0049      	lsls	r1, r1, #1
 800420a:	430a      	orrs	r2, r1
 800420c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800420e:	f7fd fcf3 	bl	8001bf8 <HAL_GetTick>
 8004212:	0003      	movs	r3, r0
 8004214:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004216:	e008      	b.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004218:	f7fd fcee 	bl	8001bf8 <HAL_GetTick>
 800421c:	0002      	movs	r2, r0
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	2b64      	cmp	r3, #100	; 0x64
 8004224:	d901      	bls.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e087      	b.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800422a:	4b47      	ldr	r3, [pc, #284]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	2380      	movs	r3, #128	; 0x80
 8004230:	005b      	lsls	r3, r3, #1
 8004232:	4013      	ands	r3, r2
 8004234:	d0f0      	beq.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004236:	4b43      	ldr	r3, [pc, #268]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004238:	6a1a      	ldr	r2, [r3, #32]
 800423a:	23c0      	movs	r3, #192	; 0xc0
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	4013      	ands	r3, r2
 8004240:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d034      	beq.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	685a      	ldr	r2, [r3, #4]
 800424c:	23c0      	movs	r3, #192	; 0xc0
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	4013      	ands	r3, r2
 8004252:	68fa      	ldr	r2, [r7, #12]
 8004254:	429a      	cmp	r2, r3
 8004256:	d02c      	beq.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004258:	4b3a      	ldr	r3, [pc, #232]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800425a:	6a1b      	ldr	r3, [r3, #32]
 800425c:	4a3b      	ldr	r2, [pc, #236]	; (800434c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800425e:	4013      	ands	r3, r2
 8004260:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004262:	4b38      	ldr	r3, [pc, #224]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004264:	6a1a      	ldr	r2, [r3, #32]
 8004266:	4b37      	ldr	r3, [pc, #220]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004268:	2180      	movs	r1, #128	; 0x80
 800426a:	0249      	lsls	r1, r1, #9
 800426c:	430a      	orrs	r2, r1
 800426e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004270:	4b34      	ldr	r3, [pc, #208]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004272:	6a1a      	ldr	r2, [r3, #32]
 8004274:	4b33      	ldr	r3, [pc, #204]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004276:	4936      	ldr	r1, [pc, #216]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004278:	400a      	ands	r2, r1
 800427a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800427c:	4b31      	ldr	r3, [pc, #196]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800427e:	68fa      	ldr	r2, [r7, #12]
 8004280:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2201      	movs	r2, #1
 8004286:	4013      	ands	r3, r2
 8004288:	d013      	beq.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800428a:	f7fd fcb5 	bl	8001bf8 <HAL_GetTick>
 800428e:	0003      	movs	r3, r0
 8004290:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004292:	e009      	b.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004294:	f7fd fcb0 	bl	8001bf8 <HAL_GetTick>
 8004298:	0002      	movs	r2, r0
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	1ad3      	subs	r3, r2, r3
 800429e:	4a2d      	ldr	r2, [pc, #180]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d901      	bls.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80042a4:	2303      	movs	r3, #3
 80042a6:	e048      	b.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042a8:	4b26      	ldr	r3, [pc, #152]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80042aa:	6a1b      	ldr	r3, [r3, #32]
 80042ac:	2202      	movs	r2, #2
 80042ae:	4013      	ands	r3, r2
 80042b0:	d0f0      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042b2:	4b24      	ldr	r3, [pc, #144]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80042b4:	6a1b      	ldr	r3, [r3, #32]
 80042b6:	4a25      	ldr	r2, [pc, #148]	; (800434c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042b8:	4013      	ands	r3, r2
 80042ba:	0019      	movs	r1, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685a      	ldr	r2, [r3, #4]
 80042c0:	4b20      	ldr	r3, [pc, #128]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80042c2:	430a      	orrs	r2, r1
 80042c4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80042c6:	2317      	movs	r3, #23
 80042c8:	18fb      	adds	r3, r7, r3
 80042ca:	781b      	ldrb	r3, [r3, #0]
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d105      	bne.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042d0:	4b1c      	ldr	r3, [pc, #112]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80042d2:	69da      	ldr	r2, [r3, #28]
 80042d4:	4b1b      	ldr	r3, [pc, #108]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80042d6:	4920      	ldr	r1, [pc, #128]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042d8:	400a      	ands	r2, r1
 80042da:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	2201      	movs	r2, #1
 80042e2:	4013      	ands	r3, r2
 80042e4:	d009      	beq.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80042e6:	4b17      	ldr	r3, [pc, #92]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80042e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ea:	2203      	movs	r2, #3
 80042ec:	4393      	bics	r3, r2
 80042ee:	0019      	movs	r1, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	689a      	ldr	r2, [r3, #8]
 80042f4:	4b13      	ldr	r3, [pc, #76]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80042f6:	430a      	orrs	r2, r1
 80042f8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2220      	movs	r2, #32
 8004300:	4013      	ands	r3, r2
 8004302:	d009      	beq.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004304:	4b0f      	ldr	r3, [pc, #60]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004308:	2210      	movs	r2, #16
 800430a:	4393      	bics	r3, r2
 800430c:	0019      	movs	r1, r3
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	68da      	ldr	r2, [r3, #12]
 8004312:	4b0c      	ldr	r3, [pc, #48]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004314:	430a      	orrs	r2, r1
 8004316:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681a      	ldr	r2, [r3, #0]
 800431c:	2380      	movs	r3, #128	; 0x80
 800431e:	00db      	lsls	r3, r3, #3
 8004320:	4013      	ands	r3, r2
 8004322:	d009      	beq.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004324:	4b07      	ldr	r3, [pc, #28]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004328:	2240      	movs	r2, #64	; 0x40
 800432a:	4393      	bics	r3, r2
 800432c:	0019      	movs	r1, r3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	691a      	ldr	r2, [r3, #16]
 8004332:	4b04      	ldr	r3, [pc, #16]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004334:	430a      	orrs	r2, r1
 8004336:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004338:	2300      	movs	r3, #0
}
 800433a:	0018      	movs	r0, r3
 800433c:	46bd      	mov	sp, r7
 800433e:	b006      	add	sp, #24
 8004340:	bd80      	pop	{r7, pc}
 8004342:	46c0      	nop			; (mov r8, r8)
 8004344:	40021000 	.word	0x40021000
 8004348:	40007000 	.word	0x40007000
 800434c:	fffffcff 	.word	0xfffffcff
 8004350:	fffeffff 	.word	0xfffeffff
 8004354:	00001388 	.word	0x00001388
 8004358:	efffffff 	.word	0xefffffff

0800435c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d101      	bne.n	800436e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e0a8      	b.n	80044c0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004372:	2b00      	cmp	r3, #0
 8004374:	d109      	bne.n	800438a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	685a      	ldr	r2, [r3, #4]
 800437a:	2382      	movs	r3, #130	; 0x82
 800437c:	005b      	lsls	r3, r3, #1
 800437e:	429a      	cmp	r2, r3
 8004380:	d009      	beq.n	8004396 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2200      	movs	r2, #0
 8004386:	61da      	str	r2, [r3, #28]
 8004388:	e005      	b.n	8004396 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	225d      	movs	r2, #93	; 0x5d
 80043a0:	5c9b      	ldrb	r3, [r3, r2]
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d107      	bne.n	80043b8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	225c      	movs	r2, #92	; 0x5c
 80043ac:	2100      	movs	r1, #0
 80043ae:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	0018      	movs	r0, r3
 80043b4:	f7fd f9ac 	bl	8001710 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	225d      	movs	r2, #93	; 0x5d
 80043bc:	2102      	movs	r1, #2
 80043be:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2140      	movs	r1, #64	; 0x40
 80043cc:	438a      	bics	r2, r1
 80043ce:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	68da      	ldr	r2, [r3, #12]
 80043d4:	23e0      	movs	r3, #224	; 0xe0
 80043d6:	00db      	lsls	r3, r3, #3
 80043d8:	429a      	cmp	r2, r3
 80043da:	d902      	bls.n	80043e2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80043dc:	2300      	movs	r3, #0
 80043de:	60fb      	str	r3, [r7, #12]
 80043e0:	e002      	b.n	80043e8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80043e2:	2380      	movs	r3, #128	; 0x80
 80043e4:	015b      	lsls	r3, r3, #5
 80043e6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	68da      	ldr	r2, [r3, #12]
 80043ec:	23f0      	movs	r3, #240	; 0xf0
 80043ee:	011b      	lsls	r3, r3, #4
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d008      	beq.n	8004406 <HAL_SPI_Init+0xaa>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	68da      	ldr	r2, [r3, #12]
 80043f8:	23e0      	movs	r3, #224	; 0xe0
 80043fa:	00db      	lsls	r3, r3, #3
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d002      	beq.n	8004406 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	685a      	ldr	r2, [r3, #4]
 800440a:	2382      	movs	r3, #130	; 0x82
 800440c:	005b      	lsls	r3, r3, #1
 800440e:	401a      	ands	r2, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6899      	ldr	r1, [r3, #8]
 8004414:	2384      	movs	r3, #132	; 0x84
 8004416:	021b      	lsls	r3, r3, #8
 8004418:	400b      	ands	r3, r1
 800441a:	431a      	orrs	r2, r3
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	691b      	ldr	r3, [r3, #16]
 8004420:	2102      	movs	r1, #2
 8004422:	400b      	ands	r3, r1
 8004424:	431a      	orrs	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	695b      	ldr	r3, [r3, #20]
 800442a:	2101      	movs	r1, #1
 800442c:	400b      	ands	r3, r1
 800442e:	431a      	orrs	r2, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6999      	ldr	r1, [r3, #24]
 8004434:	2380      	movs	r3, #128	; 0x80
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	400b      	ands	r3, r1
 800443a:	431a      	orrs	r2, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	69db      	ldr	r3, [r3, #28]
 8004440:	2138      	movs	r1, #56	; 0x38
 8004442:	400b      	ands	r3, r1
 8004444:	431a      	orrs	r2, r3
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6a1b      	ldr	r3, [r3, #32]
 800444a:	2180      	movs	r1, #128	; 0x80
 800444c:	400b      	ands	r3, r1
 800444e:	431a      	orrs	r2, r3
 8004450:	0011      	movs	r1, r2
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004456:	2380      	movs	r3, #128	; 0x80
 8004458:	019b      	lsls	r3, r3, #6
 800445a:	401a      	ands	r2, r3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	430a      	orrs	r2, r1
 8004462:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	699b      	ldr	r3, [r3, #24]
 8004468:	0c1b      	lsrs	r3, r3, #16
 800446a:	2204      	movs	r2, #4
 800446c:	401a      	ands	r2, r3
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004472:	2110      	movs	r1, #16
 8004474:	400b      	ands	r3, r1
 8004476:	431a      	orrs	r2, r3
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800447c:	2108      	movs	r1, #8
 800447e:	400b      	ands	r3, r1
 8004480:	431a      	orrs	r2, r3
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	68d9      	ldr	r1, [r3, #12]
 8004486:	23f0      	movs	r3, #240	; 0xf0
 8004488:	011b      	lsls	r3, r3, #4
 800448a:	400b      	ands	r3, r1
 800448c:	431a      	orrs	r2, r3
 800448e:	0011      	movs	r1, r2
 8004490:	68fa      	ldr	r2, [r7, #12]
 8004492:	2380      	movs	r3, #128	; 0x80
 8004494:	015b      	lsls	r3, r3, #5
 8004496:	401a      	ands	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	430a      	orrs	r2, r1
 800449e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	69da      	ldr	r2, [r3, #28]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4907      	ldr	r1, [pc, #28]	; (80044c8 <HAL_SPI_Init+0x16c>)
 80044ac:	400a      	ands	r2, r1
 80044ae:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	225d      	movs	r2, #93	; 0x5d
 80044ba:	2101      	movs	r1, #1
 80044bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80044be:	2300      	movs	r3, #0
}
 80044c0:	0018      	movs	r0, r3
 80044c2:	46bd      	mov	sp, r7
 80044c4:	b004      	add	sp, #16
 80044c6:	bd80      	pop	{r7, pc}
 80044c8:	fffff7ff 	.word	0xfffff7ff

080044cc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b088      	sub	sp, #32
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	60f8      	str	r0, [r7, #12]
 80044d4:	60b9      	str	r1, [r7, #8]
 80044d6:	603b      	str	r3, [r7, #0]
 80044d8:	1dbb      	adds	r3, r7, #6
 80044da:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80044dc:	231f      	movs	r3, #31
 80044de:	18fb      	adds	r3, r7, r3
 80044e0:	2200      	movs	r2, #0
 80044e2:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	225c      	movs	r2, #92	; 0x5c
 80044e8:	5c9b      	ldrb	r3, [r3, r2]
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d101      	bne.n	80044f2 <HAL_SPI_Transmit+0x26>
 80044ee:	2302      	movs	r3, #2
 80044f0:	e140      	b.n	8004774 <HAL_SPI_Transmit+0x2a8>
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	225c      	movs	r2, #92	; 0x5c
 80044f6:	2101      	movs	r1, #1
 80044f8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80044fa:	f7fd fb7d 	bl	8001bf8 <HAL_GetTick>
 80044fe:	0003      	movs	r3, r0
 8004500:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004502:	2316      	movs	r3, #22
 8004504:	18fb      	adds	r3, r7, r3
 8004506:	1dba      	adds	r2, r7, #6
 8004508:	8812      	ldrh	r2, [r2, #0]
 800450a:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	225d      	movs	r2, #93	; 0x5d
 8004510:	5c9b      	ldrb	r3, [r3, r2]
 8004512:	b2db      	uxtb	r3, r3
 8004514:	2b01      	cmp	r3, #1
 8004516:	d004      	beq.n	8004522 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8004518:	231f      	movs	r3, #31
 800451a:	18fb      	adds	r3, r7, r3
 800451c:	2202      	movs	r2, #2
 800451e:	701a      	strb	r2, [r3, #0]
    goto error;
 8004520:	e11d      	b.n	800475e <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d003      	beq.n	8004530 <HAL_SPI_Transmit+0x64>
 8004528:	1dbb      	adds	r3, r7, #6
 800452a:	881b      	ldrh	r3, [r3, #0]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d104      	bne.n	800453a <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8004530:	231f      	movs	r3, #31
 8004532:	18fb      	adds	r3, r7, r3
 8004534:	2201      	movs	r2, #1
 8004536:	701a      	strb	r2, [r3, #0]
    goto error;
 8004538:	e111      	b.n	800475e <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	225d      	movs	r2, #93	; 0x5d
 800453e:	2103      	movs	r1, #3
 8004540:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2200      	movs	r2, #0
 8004546:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	68ba      	ldr	r2, [r7, #8]
 800454c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	1dba      	adds	r2, r7, #6
 8004552:	8812      	ldrh	r2, [r2, #0]
 8004554:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	1dba      	adds	r2, r7, #6
 800455a:	8812      	ldrh	r2, [r2, #0]
 800455c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2200      	movs	r2, #0
 8004562:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2244      	movs	r2, #68	; 0x44
 8004568:	2100      	movs	r1, #0
 800456a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2246      	movs	r2, #70	; 0x46
 8004570:	2100      	movs	r1, #0
 8004572:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2200      	movs	r2, #0
 8004578:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2200      	movs	r2, #0
 800457e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	689a      	ldr	r2, [r3, #8]
 8004584:	2380      	movs	r3, #128	; 0x80
 8004586:	021b      	lsls	r3, r3, #8
 8004588:	429a      	cmp	r2, r3
 800458a:	d110      	bne.n	80045ae <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	2140      	movs	r1, #64	; 0x40
 8004598:	438a      	bics	r2, r1
 800459a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2180      	movs	r1, #128	; 0x80
 80045a8:	01c9      	lsls	r1, r1, #7
 80045aa:	430a      	orrs	r2, r1
 80045ac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2240      	movs	r2, #64	; 0x40
 80045b6:	4013      	ands	r3, r2
 80045b8:	2b40      	cmp	r3, #64	; 0x40
 80045ba:	d007      	beq.n	80045cc <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	2140      	movs	r1, #64	; 0x40
 80045c8:	430a      	orrs	r2, r1
 80045ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	68da      	ldr	r2, [r3, #12]
 80045d0:	23e0      	movs	r3, #224	; 0xe0
 80045d2:	00db      	lsls	r3, r3, #3
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d94e      	bls.n	8004676 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d004      	beq.n	80045ea <HAL_SPI_Transmit+0x11e>
 80045e0:	2316      	movs	r3, #22
 80045e2:	18fb      	adds	r3, r7, r3
 80045e4:	881b      	ldrh	r3, [r3, #0]
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d13f      	bne.n	800466a <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ee:	881a      	ldrh	r2, [r3, #0]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045fa:	1c9a      	adds	r2, r3, #2
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004604:	b29b      	uxth	r3, r3
 8004606:	3b01      	subs	r3, #1
 8004608:	b29a      	uxth	r2, r3
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800460e:	e02c      	b.n	800466a <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	2202      	movs	r2, #2
 8004618:	4013      	ands	r3, r2
 800461a:	2b02      	cmp	r3, #2
 800461c:	d112      	bne.n	8004644 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004622:	881a      	ldrh	r2, [r3, #0]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800462e:	1c9a      	adds	r2, r3, #2
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004638:	b29b      	uxth	r3, r3
 800463a:	3b01      	subs	r3, #1
 800463c:	b29a      	uxth	r2, r3
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004642:	e012      	b.n	800466a <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004644:	f7fd fad8 	bl	8001bf8 <HAL_GetTick>
 8004648:	0002      	movs	r2, r0
 800464a:	69bb      	ldr	r3, [r7, #24]
 800464c:	1ad3      	subs	r3, r2, r3
 800464e:	683a      	ldr	r2, [r7, #0]
 8004650:	429a      	cmp	r2, r3
 8004652:	d802      	bhi.n	800465a <HAL_SPI_Transmit+0x18e>
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	3301      	adds	r3, #1
 8004658:	d102      	bne.n	8004660 <HAL_SPI_Transmit+0x194>
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d104      	bne.n	800466a <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8004660:	231f      	movs	r3, #31
 8004662:	18fb      	adds	r3, r7, r3
 8004664:	2203      	movs	r2, #3
 8004666:	701a      	strb	r2, [r3, #0]
          goto error;
 8004668:	e079      	b.n	800475e <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800466e:	b29b      	uxth	r3, r3
 8004670:	2b00      	cmp	r3, #0
 8004672:	d1cd      	bne.n	8004610 <HAL_SPI_Transmit+0x144>
 8004674:	e04f      	b.n	8004716 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d004      	beq.n	8004688 <HAL_SPI_Transmit+0x1bc>
 800467e:	2316      	movs	r3, #22
 8004680:	18fb      	adds	r3, r7, r3
 8004682:	881b      	ldrh	r3, [r3, #0]
 8004684:	2b01      	cmp	r3, #1
 8004686:	d141      	bne.n	800470c <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	330c      	adds	r3, #12
 8004692:	7812      	ldrb	r2, [r2, #0]
 8004694:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800469a:	1c5a      	adds	r2, r3, #1
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	3b01      	subs	r3, #1
 80046a8:	b29a      	uxth	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80046ae:	e02d      	b.n	800470c <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	2202      	movs	r2, #2
 80046b8:	4013      	ands	r3, r2
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d113      	bne.n	80046e6 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	330c      	adds	r3, #12
 80046c8:	7812      	ldrb	r2, [r2, #0]
 80046ca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046d0:	1c5a      	adds	r2, r3, #1
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046da:	b29b      	uxth	r3, r3
 80046dc:	3b01      	subs	r3, #1
 80046de:	b29a      	uxth	r2, r3
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80046e4:	e012      	b.n	800470c <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046e6:	f7fd fa87 	bl	8001bf8 <HAL_GetTick>
 80046ea:	0002      	movs	r2, r0
 80046ec:	69bb      	ldr	r3, [r7, #24]
 80046ee:	1ad3      	subs	r3, r2, r3
 80046f0:	683a      	ldr	r2, [r7, #0]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d802      	bhi.n	80046fc <HAL_SPI_Transmit+0x230>
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	3301      	adds	r3, #1
 80046fa:	d102      	bne.n	8004702 <HAL_SPI_Transmit+0x236>
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d104      	bne.n	800470c <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 8004702:	231f      	movs	r3, #31
 8004704:	18fb      	adds	r3, r7, r3
 8004706:	2203      	movs	r2, #3
 8004708:	701a      	strb	r2, [r3, #0]
          goto error;
 800470a:	e028      	b.n	800475e <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004710:	b29b      	uxth	r3, r3
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1cc      	bne.n	80046b0 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004716:	69ba      	ldr	r2, [r7, #24]
 8004718:	6839      	ldr	r1, [r7, #0]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	0018      	movs	r0, r3
 800471e:	f000 f95d 	bl	80049dc <SPI_EndRxTxTransaction>
 8004722:	1e03      	subs	r3, r0, #0
 8004724:	d002      	beq.n	800472c <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2220      	movs	r2, #32
 800472a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d10a      	bne.n	800474a <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004734:	2300      	movs	r3, #0
 8004736:	613b      	str	r3, [r7, #16]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	68db      	ldr	r3, [r3, #12]
 800473e:	613b      	str	r3, [r7, #16]
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	613b      	str	r3, [r7, #16]
 8004748:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800474e:	2b00      	cmp	r3, #0
 8004750:	d004      	beq.n	800475c <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8004752:	231f      	movs	r3, #31
 8004754:	18fb      	adds	r3, r7, r3
 8004756:	2201      	movs	r2, #1
 8004758:	701a      	strb	r2, [r3, #0]
 800475a:	e000      	b.n	800475e <HAL_SPI_Transmit+0x292>
  }

error:
 800475c:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	225d      	movs	r2, #93	; 0x5d
 8004762:	2101      	movs	r1, #1
 8004764:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	225c      	movs	r2, #92	; 0x5c
 800476a:	2100      	movs	r1, #0
 800476c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800476e:	231f      	movs	r3, #31
 8004770:	18fb      	adds	r3, r7, r3
 8004772:	781b      	ldrb	r3, [r3, #0]
}
 8004774:	0018      	movs	r0, r3
 8004776:	46bd      	mov	sp, r7
 8004778:	b008      	add	sp, #32
 800477a:	bd80      	pop	{r7, pc}

0800477c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b088      	sub	sp, #32
 8004780:	af00      	add	r7, sp, #0
 8004782:	60f8      	str	r0, [r7, #12]
 8004784:	60b9      	str	r1, [r7, #8]
 8004786:	603b      	str	r3, [r7, #0]
 8004788:	1dfb      	adds	r3, r7, #7
 800478a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800478c:	f7fd fa34 	bl	8001bf8 <HAL_GetTick>
 8004790:	0002      	movs	r2, r0
 8004792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004794:	1a9b      	subs	r3, r3, r2
 8004796:	683a      	ldr	r2, [r7, #0]
 8004798:	18d3      	adds	r3, r2, r3
 800479a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800479c:	f7fd fa2c 	bl	8001bf8 <HAL_GetTick>
 80047a0:	0003      	movs	r3, r0
 80047a2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80047a4:	4b3a      	ldr	r3, [pc, #232]	; (8004890 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	015b      	lsls	r3, r3, #5
 80047aa:	0d1b      	lsrs	r3, r3, #20
 80047ac:	69fa      	ldr	r2, [r7, #28]
 80047ae:	4353      	muls	r3, r2
 80047b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047b2:	e058      	b.n	8004866 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	3301      	adds	r3, #1
 80047b8:	d055      	beq.n	8004866 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80047ba:	f7fd fa1d 	bl	8001bf8 <HAL_GetTick>
 80047be:	0002      	movs	r2, r0
 80047c0:	69bb      	ldr	r3, [r7, #24]
 80047c2:	1ad3      	subs	r3, r2, r3
 80047c4:	69fa      	ldr	r2, [r7, #28]
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d902      	bls.n	80047d0 <SPI_WaitFlagStateUntilTimeout+0x54>
 80047ca:	69fb      	ldr	r3, [r7, #28]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d142      	bne.n	8004856 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	685a      	ldr	r2, [r3, #4]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	21e0      	movs	r1, #224	; 0xe0
 80047dc:	438a      	bics	r2, r1
 80047de:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	685a      	ldr	r2, [r3, #4]
 80047e4:	2382      	movs	r3, #130	; 0x82
 80047e6:	005b      	lsls	r3, r3, #1
 80047e8:	429a      	cmp	r2, r3
 80047ea:	d113      	bne.n	8004814 <SPI_WaitFlagStateUntilTimeout+0x98>
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	689a      	ldr	r2, [r3, #8]
 80047f0:	2380      	movs	r3, #128	; 0x80
 80047f2:	021b      	lsls	r3, r3, #8
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d005      	beq.n	8004804 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	689a      	ldr	r2, [r3, #8]
 80047fc:	2380      	movs	r3, #128	; 0x80
 80047fe:	00db      	lsls	r3, r3, #3
 8004800:	429a      	cmp	r2, r3
 8004802:	d107      	bne.n	8004814 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	2140      	movs	r1, #64	; 0x40
 8004810:	438a      	bics	r2, r1
 8004812:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004818:	2380      	movs	r3, #128	; 0x80
 800481a:	019b      	lsls	r3, r3, #6
 800481c:	429a      	cmp	r2, r3
 800481e:	d110      	bne.n	8004842 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	491a      	ldr	r1, [pc, #104]	; (8004894 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800482c:	400a      	ands	r2, r1
 800482e:	601a      	str	r2, [r3, #0]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	2180      	movs	r1, #128	; 0x80
 800483c:	0189      	lsls	r1, r1, #6
 800483e:	430a      	orrs	r2, r1
 8004840:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	225d      	movs	r2, #93	; 0x5d
 8004846:	2101      	movs	r1, #1
 8004848:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	225c      	movs	r2, #92	; 0x5c
 800484e:	2100      	movs	r1, #0
 8004850:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004852:	2303      	movs	r3, #3
 8004854:	e017      	b.n	8004886 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d101      	bne.n	8004860 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800485c:	2300      	movs	r3, #0
 800485e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	3b01      	subs	r3, #1
 8004864:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	68ba      	ldr	r2, [r7, #8]
 800486e:	4013      	ands	r3, r2
 8004870:	68ba      	ldr	r2, [r7, #8]
 8004872:	1ad3      	subs	r3, r2, r3
 8004874:	425a      	negs	r2, r3
 8004876:	4153      	adcs	r3, r2
 8004878:	b2db      	uxtb	r3, r3
 800487a:	001a      	movs	r2, r3
 800487c:	1dfb      	adds	r3, r7, #7
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	429a      	cmp	r2, r3
 8004882:	d197      	bne.n	80047b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004884:	2300      	movs	r3, #0
}
 8004886:	0018      	movs	r0, r3
 8004888:	46bd      	mov	sp, r7
 800488a:	b008      	add	sp, #32
 800488c:	bd80      	pop	{r7, pc}
 800488e:	46c0      	nop			; (mov r8, r8)
 8004890:	20000024 	.word	0x20000024
 8004894:	ffffdfff 	.word	0xffffdfff

08004898 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b08a      	sub	sp, #40	; 0x28
 800489c:	af00      	add	r7, sp, #0
 800489e:	60f8      	str	r0, [r7, #12]
 80048a0:	60b9      	str	r1, [r7, #8]
 80048a2:	607a      	str	r2, [r7, #4]
 80048a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80048a6:	2317      	movs	r3, #23
 80048a8:	18fb      	adds	r3, r7, r3
 80048aa:	2200      	movs	r2, #0
 80048ac:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80048ae:	f7fd f9a3 	bl	8001bf8 <HAL_GetTick>
 80048b2:	0002      	movs	r2, r0
 80048b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048b6:	1a9b      	subs	r3, r3, r2
 80048b8:	683a      	ldr	r2, [r7, #0]
 80048ba:	18d3      	adds	r3, r2, r3
 80048bc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80048be:	f7fd f99b 	bl	8001bf8 <HAL_GetTick>
 80048c2:	0003      	movs	r3, r0
 80048c4:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	330c      	adds	r3, #12
 80048cc:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80048ce:	4b41      	ldr	r3, [pc, #260]	; (80049d4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	0013      	movs	r3, r2
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	189b      	adds	r3, r3, r2
 80048d8:	00da      	lsls	r2, r3, #3
 80048da:	1ad3      	subs	r3, r2, r3
 80048dc:	0d1b      	lsrs	r3, r3, #20
 80048de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048e0:	4353      	muls	r3, r2
 80048e2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80048e4:	e068      	b.n	80049b8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80048e6:	68ba      	ldr	r2, [r7, #8]
 80048e8:	23c0      	movs	r3, #192	; 0xc0
 80048ea:	00db      	lsls	r3, r3, #3
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d10a      	bne.n	8004906 <SPI_WaitFifoStateUntilTimeout+0x6e>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d107      	bne.n	8004906 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80048f6:	69fb      	ldr	r3, [r7, #28]
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	b2da      	uxtb	r2, r3
 80048fc:	2117      	movs	r1, #23
 80048fe:	187b      	adds	r3, r7, r1
 8004900:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004902:	187b      	adds	r3, r7, r1
 8004904:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	3301      	adds	r3, #1
 800490a:	d055      	beq.n	80049b8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800490c:	f7fd f974 	bl	8001bf8 <HAL_GetTick>
 8004910:	0002      	movs	r2, r0
 8004912:	6a3b      	ldr	r3, [r7, #32]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004918:	429a      	cmp	r2, r3
 800491a:	d902      	bls.n	8004922 <SPI_WaitFifoStateUntilTimeout+0x8a>
 800491c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800491e:	2b00      	cmp	r3, #0
 8004920:	d142      	bne.n	80049a8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	685a      	ldr	r2, [r3, #4]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	21e0      	movs	r1, #224	; 0xe0
 800492e:	438a      	bics	r2, r1
 8004930:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	685a      	ldr	r2, [r3, #4]
 8004936:	2382      	movs	r3, #130	; 0x82
 8004938:	005b      	lsls	r3, r3, #1
 800493a:	429a      	cmp	r2, r3
 800493c:	d113      	bne.n	8004966 <SPI_WaitFifoStateUntilTimeout+0xce>
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	689a      	ldr	r2, [r3, #8]
 8004942:	2380      	movs	r3, #128	; 0x80
 8004944:	021b      	lsls	r3, r3, #8
 8004946:	429a      	cmp	r2, r3
 8004948:	d005      	beq.n	8004956 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	689a      	ldr	r2, [r3, #8]
 800494e:	2380      	movs	r3, #128	; 0x80
 8004950:	00db      	lsls	r3, r3, #3
 8004952:	429a      	cmp	r2, r3
 8004954:	d107      	bne.n	8004966 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	2140      	movs	r1, #64	; 0x40
 8004962:	438a      	bics	r2, r1
 8004964:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800496a:	2380      	movs	r3, #128	; 0x80
 800496c:	019b      	lsls	r3, r3, #6
 800496e:	429a      	cmp	r2, r3
 8004970:	d110      	bne.n	8004994 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4916      	ldr	r1, [pc, #88]	; (80049d8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800497e:	400a      	ands	r2, r1
 8004980:	601a      	str	r2, [r3, #0]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2180      	movs	r1, #128	; 0x80
 800498e:	0189      	lsls	r1, r1, #6
 8004990:	430a      	orrs	r2, r1
 8004992:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	225d      	movs	r2, #93	; 0x5d
 8004998:	2101      	movs	r1, #1
 800499a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	225c      	movs	r2, #92	; 0x5c
 80049a0:	2100      	movs	r1, #0
 80049a2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80049a4:	2303      	movs	r3, #3
 80049a6:	e010      	b.n	80049ca <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d101      	bne.n	80049b2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80049ae:	2300      	movs	r3, #0
 80049b0:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 80049b2:	69bb      	ldr	r3, [r7, #24]
 80049b4:	3b01      	subs	r3, #1
 80049b6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	68ba      	ldr	r2, [r7, #8]
 80049c0:	4013      	ands	r3, r2
 80049c2:	687a      	ldr	r2, [r7, #4]
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d18e      	bne.n	80048e6 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80049c8:	2300      	movs	r3, #0
}
 80049ca:	0018      	movs	r0, r3
 80049cc:	46bd      	mov	sp, r7
 80049ce:	b00a      	add	sp, #40	; 0x28
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	46c0      	nop			; (mov r8, r8)
 80049d4:	20000024 	.word	0x20000024
 80049d8:	ffffdfff 	.word	0xffffdfff

080049dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b086      	sub	sp, #24
 80049e0:	af02      	add	r7, sp, #8
 80049e2:	60f8      	str	r0, [r7, #12]
 80049e4:	60b9      	str	r1, [r7, #8]
 80049e6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80049e8:	68ba      	ldr	r2, [r7, #8]
 80049ea:	23c0      	movs	r3, #192	; 0xc0
 80049ec:	0159      	lsls	r1, r3, #5
 80049ee:	68f8      	ldr	r0, [r7, #12]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	9300      	str	r3, [sp, #0]
 80049f4:	0013      	movs	r3, r2
 80049f6:	2200      	movs	r2, #0
 80049f8:	f7ff ff4e 	bl	8004898 <SPI_WaitFifoStateUntilTimeout>
 80049fc:	1e03      	subs	r3, r0, #0
 80049fe:	d007      	beq.n	8004a10 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a04:	2220      	movs	r2, #32
 8004a06:	431a      	orrs	r2, r3
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004a0c:	2303      	movs	r3, #3
 8004a0e:	e027      	b.n	8004a60 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a10:	68ba      	ldr	r2, [r7, #8]
 8004a12:	68f8      	ldr	r0, [r7, #12]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	9300      	str	r3, [sp, #0]
 8004a18:	0013      	movs	r3, r2
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	2180      	movs	r1, #128	; 0x80
 8004a1e:	f7ff fead 	bl	800477c <SPI_WaitFlagStateUntilTimeout>
 8004a22:	1e03      	subs	r3, r0, #0
 8004a24:	d007      	beq.n	8004a36 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a2a:	2220      	movs	r2, #32
 8004a2c:	431a      	orrs	r2, r3
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e014      	b.n	8004a60 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004a36:	68ba      	ldr	r2, [r7, #8]
 8004a38:	23c0      	movs	r3, #192	; 0xc0
 8004a3a:	00d9      	lsls	r1, r3, #3
 8004a3c:	68f8      	ldr	r0, [r7, #12]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	9300      	str	r3, [sp, #0]
 8004a42:	0013      	movs	r3, r2
 8004a44:	2200      	movs	r2, #0
 8004a46:	f7ff ff27 	bl	8004898 <SPI_WaitFifoStateUntilTimeout>
 8004a4a:	1e03      	subs	r3, r0, #0
 8004a4c:	d007      	beq.n	8004a5e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a52:	2220      	movs	r2, #32
 8004a54:	431a      	orrs	r2, r3
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	e000      	b.n	8004a60 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004a5e:	2300      	movs	r3, #0
}
 8004a60:	0018      	movs	r0, r3
 8004a62:	46bd      	mov	sp, r7
 8004a64:	b004      	add	sp, #16
 8004a66:	bd80      	pop	{r7, pc}

08004a68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b082      	sub	sp, #8
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d101      	bne.n	8004a7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e042      	b.n	8004b00 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	223d      	movs	r2, #61	; 0x3d
 8004a7e:	5c9b      	ldrb	r3, [r3, r2]
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d107      	bne.n	8004a96 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	223c      	movs	r2, #60	; 0x3c
 8004a8a:	2100      	movs	r1, #0
 8004a8c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	0018      	movs	r0, r3
 8004a92:	f7fc fec5 	bl	8001820 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	223d      	movs	r2, #61	; 0x3d
 8004a9a:	2102      	movs	r1, #2
 8004a9c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	3304      	adds	r3, #4
 8004aa6:	0019      	movs	r1, r3
 8004aa8:	0010      	movs	r0, r2
 8004aaa:	f000 fc55 	bl	8005358 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2246      	movs	r2, #70	; 0x46
 8004ab2:	2101      	movs	r1, #1
 8004ab4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	223e      	movs	r2, #62	; 0x3e
 8004aba:	2101      	movs	r1, #1
 8004abc:	5499      	strb	r1, [r3, r2]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	223f      	movs	r2, #63	; 0x3f
 8004ac2:	2101      	movs	r1, #1
 8004ac4:	5499      	strb	r1, [r3, r2]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2240      	movs	r2, #64	; 0x40
 8004aca:	2101      	movs	r1, #1
 8004acc:	5499      	strb	r1, [r3, r2]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2241      	movs	r2, #65	; 0x41
 8004ad2:	2101      	movs	r1, #1
 8004ad4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2242      	movs	r2, #66	; 0x42
 8004ada:	2101      	movs	r1, #1
 8004adc:	5499      	strb	r1, [r3, r2]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2243      	movs	r2, #67	; 0x43
 8004ae2:	2101      	movs	r1, #1
 8004ae4:	5499      	strb	r1, [r3, r2]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2244      	movs	r2, #68	; 0x44
 8004aea:	2101      	movs	r1, #1
 8004aec:	5499      	strb	r1, [r3, r2]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2245      	movs	r2, #69	; 0x45
 8004af2:	2101      	movs	r1, #1
 8004af4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	223d      	movs	r2, #61	; 0x3d
 8004afa:	2101      	movs	r1, #1
 8004afc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004afe:	2300      	movs	r3, #0
}
 8004b00:	0018      	movs	r0, r3
 8004b02:	46bd      	mov	sp, r7
 8004b04:	b002      	add	sp, #8
 8004b06:	bd80      	pop	{r7, pc}

08004b08 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b084      	sub	sp, #16
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
 8004b10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b12:	230f      	movs	r3, #15
 8004b14:	18fb      	adds	r3, r7, r3
 8004b16:	2200      	movs	r2, #0
 8004b18:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d108      	bne.n	8004b32 <HAL_TIM_OC_Start_IT+0x2a>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	223e      	movs	r2, #62	; 0x3e
 8004b24:	5c9b      	ldrb	r3, [r3, r2]
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	3b01      	subs	r3, #1
 8004b2a:	1e5a      	subs	r2, r3, #1
 8004b2c:	4193      	sbcs	r3, r2
 8004b2e:	b2db      	uxtb	r3, r3
 8004b30:	e01f      	b.n	8004b72 <HAL_TIM_OC_Start_IT+0x6a>
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	2b04      	cmp	r3, #4
 8004b36:	d108      	bne.n	8004b4a <HAL_TIM_OC_Start_IT+0x42>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	223f      	movs	r2, #63	; 0x3f
 8004b3c:	5c9b      	ldrb	r3, [r3, r2]
 8004b3e:	b2db      	uxtb	r3, r3
 8004b40:	3b01      	subs	r3, #1
 8004b42:	1e5a      	subs	r2, r3, #1
 8004b44:	4193      	sbcs	r3, r2
 8004b46:	b2db      	uxtb	r3, r3
 8004b48:	e013      	b.n	8004b72 <HAL_TIM_OC_Start_IT+0x6a>
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	2b08      	cmp	r3, #8
 8004b4e:	d108      	bne.n	8004b62 <HAL_TIM_OC_Start_IT+0x5a>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2240      	movs	r2, #64	; 0x40
 8004b54:	5c9b      	ldrb	r3, [r3, r2]
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	3b01      	subs	r3, #1
 8004b5a:	1e5a      	subs	r2, r3, #1
 8004b5c:	4193      	sbcs	r3, r2
 8004b5e:	b2db      	uxtb	r3, r3
 8004b60:	e007      	b.n	8004b72 <HAL_TIM_OC_Start_IT+0x6a>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2241      	movs	r2, #65	; 0x41
 8004b66:	5c9b      	ldrb	r3, [r3, r2]
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	1e5a      	subs	r2, r3, #1
 8004b6e:	4193      	sbcs	r3, r2
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d001      	beq.n	8004b7a <HAL_TIM_OC_Start_IT+0x72>
  {
    return HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	e0b7      	b.n	8004cea <HAL_TIM_OC_Start_IT+0x1e2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d104      	bne.n	8004b8a <HAL_TIM_OC_Start_IT+0x82>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	223e      	movs	r2, #62	; 0x3e
 8004b84:	2102      	movs	r1, #2
 8004b86:	5499      	strb	r1, [r3, r2]
 8004b88:	e013      	b.n	8004bb2 <HAL_TIM_OC_Start_IT+0xaa>
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	2b04      	cmp	r3, #4
 8004b8e:	d104      	bne.n	8004b9a <HAL_TIM_OC_Start_IT+0x92>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	223f      	movs	r2, #63	; 0x3f
 8004b94:	2102      	movs	r1, #2
 8004b96:	5499      	strb	r1, [r3, r2]
 8004b98:	e00b      	b.n	8004bb2 <HAL_TIM_OC_Start_IT+0xaa>
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	2b08      	cmp	r3, #8
 8004b9e:	d104      	bne.n	8004baa <HAL_TIM_OC_Start_IT+0xa2>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2240      	movs	r2, #64	; 0x40
 8004ba4:	2102      	movs	r1, #2
 8004ba6:	5499      	strb	r1, [r3, r2]
 8004ba8:	e003      	b.n	8004bb2 <HAL_TIM_OC_Start_IT+0xaa>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2241      	movs	r2, #65	; 0x41
 8004bae:	2102      	movs	r1, #2
 8004bb0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	2b0c      	cmp	r3, #12
 8004bb6:	d02a      	beq.n	8004c0e <HAL_TIM_OC_Start_IT+0x106>
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	2b0c      	cmp	r3, #12
 8004bbc:	d830      	bhi.n	8004c20 <HAL_TIM_OC_Start_IT+0x118>
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	2b08      	cmp	r3, #8
 8004bc2:	d01b      	beq.n	8004bfc <HAL_TIM_OC_Start_IT+0xf4>
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	2b08      	cmp	r3, #8
 8004bc8:	d82a      	bhi.n	8004c20 <HAL_TIM_OC_Start_IT+0x118>
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d003      	beq.n	8004bd8 <HAL_TIM_OC_Start_IT+0xd0>
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	2b04      	cmp	r3, #4
 8004bd4:	d009      	beq.n	8004bea <HAL_TIM_OC_Start_IT+0xe2>
 8004bd6:	e023      	b.n	8004c20 <HAL_TIM_OC_Start_IT+0x118>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	68da      	ldr	r2, [r3, #12]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	2102      	movs	r1, #2
 8004be4:	430a      	orrs	r2, r1
 8004be6:	60da      	str	r2, [r3, #12]
      break;
 8004be8:	e01f      	b.n	8004c2a <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	68da      	ldr	r2, [r3, #12]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2104      	movs	r1, #4
 8004bf6:	430a      	orrs	r2, r1
 8004bf8:	60da      	str	r2, [r3, #12]
      break;
 8004bfa:	e016      	b.n	8004c2a <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	68da      	ldr	r2, [r3, #12]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2108      	movs	r1, #8
 8004c08:	430a      	orrs	r2, r1
 8004c0a:	60da      	str	r2, [r3, #12]
      break;
 8004c0c:	e00d      	b.n	8004c2a <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	68da      	ldr	r2, [r3, #12]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2110      	movs	r1, #16
 8004c1a:	430a      	orrs	r2, r1
 8004c1c:	60da      	str	r2, [r3, #12]
      break;
 8004c1e:	e004      	b.n	8004c2a <HAL_TIM_OC_Start_IT+0x122>
    }

    default:
      status = HAL_ERROR;
 8004c20:	230f      	movs	r3, #15
 8004c22:	18fb      	adds	r3, r7, r3
 8004c24:	2201      	movs	r2, #1
 8004c26:	701a      	strb	r2, [r3, #0]
      break;
 8004c28:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8004c2a:	230f      	movs	r3, #15
 8004c2c:	18fb      	adds	r3, r7, r3
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d157      	bne.n	8004ce4 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	6839      	ldr	r1, [r7, #0]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	0018      	movs	r0, r3
 8004c3e:	f000 fea1 	bl	8005984 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a2b      	ldr	r2, [pc, #172]	; (8004cf4 <HAL_TIM_OC_Start_IT+0x1ec>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d00e      	beq.n	8004c6a <HAL_TIM_OC_Start_IT+0x162>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a29      	ldr	r2, [pc, #164]	; (8004cf8 <HAL_TIM_OC_Start_IT+0x1f0>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d009      	beq.n	8004c6a <HAL_TIM_OC_Start_IT+0x162>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a28      	ldr	r2, [pc, #160]	; (8004cfc <HAL_TIM_OC_Start_IT+0x1f4>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d004      	beq.n	8004c6a <HAL_TIM_OC_Start_IT+0x162>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a26      	ldr	r2, [pc, #152]	; (8004d00 <HAL_TIM_OC_Start_IT+0x1f8>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d101      	bne.n	8004c6e <HAL_TIM_OC_Start_IT+0x166>
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e000      	b.n	8004c70 <HAL_TIM_OC_Start_IT+0x168>
 8004c6e:	2300      	movs	r3, #0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d008      	beq.n	8004c86 <HAL_TIM_OC_Start_IT+0x17e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	2180      	movs	r1, #128	; 0x80
 8004c80:	0209      	lsls	r1, r1, #8
 8004c82:	430a      	orrs	r2, r1
 8004c84:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a1a      	ldr	r2, [pc, #104]	; (8004cf4 <HAL_TIM_OC_Start_IT+0x1ec>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d00f      	beq.n	8004cb0 <HAL_TIM_OC_Start_IT+0x1a8>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	2380      	movs	r3, #128	; 0x80
 8004c96:	05db      	lsls	r3, r3, #23
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d009      	beq.n	8004cb0 <HAL_TIM_OC_Start_IT+0x1a8>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a18      	ldr	r2, [pc, #96]	; (8004d04 <HAL_TIM_OC_Start_IT+0x1fc>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d004      	beq.n	8004cb0 <HAL_TIM_OC_Start_IT+0x1a8>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a13      	ldr	r2, [pc, #76]	; (8004cf8 <HAL_TIM_OC_Start_IT+0x1f0>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d111      	bne.n	8004cd4 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	2207      	movs	r2, #7
 8004cb8:	4013      	ands	r3, r2
 8004cba:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	2b06      	cmp	r3, #6
 8004cc0:	d010      	beq.n	8004ce4 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	2101      	movs	r1, #1
 8004cce:	430a      	orrs	r2, r1
 8004cd0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cd2:	e007      	b.n	8004ce4 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	2101      	movs	r1, #1
 8004ce0:	430a      	orrs	r2, r1
 8004ce2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004ce4:	230f      	movs	r3, #15
 8004ce6:	18fb      	adds	r3, r7, r3
 8004ce8:	781b      	ldrb	r3, [r3, #0]
}
 8004cea:	0018      	movs	r0, r3
 8004cec:	46bd      	mov	sp, r7
 8004cee:	b004      	add	sp, #16
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	46c0      	nop			; (mov r8, r8)
 8004cf4:	40012c00 	.word	0x40012c00
 8004cf8:	40014000 	.word	0x40014000
 8004cfc:	40014400 	.word	0x40014400
 8004d00:	40014800 	.word	0x40014800
 8004d04:	40000400 	.word	0x40000400

08004d08 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b082      	sub	sp, #8
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d101      	bne.n	8004d1a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	e042      	b.n	8004da0 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	223d      	movs	r2, #61	; 0x3d
 8004d1e:	5c9b      	ldrb	r3, [r3, r2]
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d107      	bne.n	8004d36 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	223c      	movs	r2, #60	; 0x3c
 8004d2a:	2100      	movs	r1, #0
 8004d2c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	0018      	movs	r0, r3
 8004d32:	f000 f839 	bl	8004da8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	223d      	movs	r2, #61	; 0x3d
 8004d3a:	2102      	movs	r1, #2
 8004d3c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	3304      	adds	r3, #4
 8004d46:	0019      	movs	r1, r3
 8004d48:	0010      	movs	r0, r2
 8004d4a:	f000 fb05 	bl	8005358 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2246      	movs	r2, #70	; 0x46
 8004d52:	2101      	movs	r1, #1
 8004d54:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	223e      	movs	r2, #62	; 0x3e
 8004d5a:	2101      	movs	r1, #1
 8004d5c:	5499      	strb	r1, [r3, r2]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	223f      	movs	r2, #63	; 0x3f
 8004d62:	2101      	movs	r1, #1
 8004d64:	5499      	strb	r1, [r3, r2]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2240      	movs	r2, #64	; 0x40
 8004d6a:	2101      	movs	r1, #1
 8004d6c:	5499      	strb	r1, [r3, r2]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2241      	movs	r2, #65	; 0x41
 8004d72:	2101      	movs	r1, #1
 8004d74:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2242      	movs	r2, #66	; 0x42
 8004d7a:	2101      	movs	r1, #1
 8004d7c:	5499      	strb	r1, [r3, r2]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2243      	movs	r2, #67	; 0x43
 8004d82:	2101      	movs	r1, #1
 8004d84:	5499      	strb	r1, [r3, r2]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2244      	movs	r2, #68	; 0x44
 8004d8a:	2101      	movs	r1, #1
 8004d8c:	5499      	strb	r1, [r3, r2]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2245      	movs	r2, #69	; 0x45
 8004d92:	2101      	movs	r1, #1
 8004d94:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	223d      	movs	r2, #61	; 0x3d
 8004d9a:	2101      	movs	r1, #1
 8004d9c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004d9e:	2300      	movs	r3, #0
}
 8004da0:	0018      	movs	r0, r3
 8004da2:	46bd      	mov	sp, r7
 8004da4:	b002      	add	sp, #8
 8004da6:	bd80      	pop	{r7, pc}

08004da8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b082      	sub	sp, #8
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004db0:	46c0      	nop			; (mov r8, r8)
 8004db2:	46bd      	mov	sp, r7
 8004db4:	b002      	add	sp, #8
 8004db6:	bd80      	pop	{r7, pc}

08004db8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b082      	sub	sp, #8
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	691b      	ldr	r3, [r3, #16]
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	4013      	ands	r3, r2
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d124      	bne.n	8004e18 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	2202      	movs	r2, #2
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d11d      	bne.n	8004e18 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2203      	movs	r2, #3
 8004de2:	4252      	negs	r2, r2
 8004de4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2201      	movs	r2, #1
 8004dea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	699b      	ldr	r3, [r3, #24]
 8004df2:	2203      	movs	r2, #3
 8004df4:	4013      	ands	r3, r2
 8004df6:	d004      	beq.n	8004e02 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	0018      	movs	r0, r3
 8004dfc:	f000 fa94 	bl	8005328 <HAL_TIM_IC_CaptureCallback>
 8004e00:	e007      	b.n	8004e12 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	0018      	movs	r0, r3
 8004e06:	f7fb fa0b 	bl	8000220 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	0018      	movs	r0, r3
 8004e0e:	f000 fa93 	bl	8005338 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2200      	movs	r2, #0
 8004e16:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	691b      	ldr	r3, [r3, #16]
 8004e1e:	2204      	movs	r2, #4
 8004e20:	4013      	ands	r3, r2
 8004e22:	2b04      	cmp	r3, #4
 8004e24:	d125      	bne.n	8004e72 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	68db      	ldr	r3, [r3, #12]
 8004e2c:	2204      	movs	r2, #4
 8004e2e:	4013      	ands	r3, r2
 8004e30:	2b04      	cmp	r3, #4
 8004e32:	d11e      	bne.n	8004e72 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	2205      	movs	r2, #5
 8004e3a:	4252      	negs	r2, r2
 8004e3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2202      	movs	r2, #2
 8004e42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	699a      	ldr	r2, [r3, #24]
 8004e4a:	23c0      	movs	r3, #192	; 0xc0
 8004e4c:	009b      	lsls	r3, r3, #2
 8004e4e:	4013      	ands	r3, r2
 8004e50:	d004      	beq.n	8004e5c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	0018      	movs	r0, r3
 8004e56:	f000 fa67 	bl	8005328 <HAL_TIM_IC_CaptureCallback>
 8004e5a:	e007      	b.n	8004e6c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	0018      	movs	r0, r3
 8004e60:	f7fb f9de 	bl	8000220 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	0018      	movs	r0, r3
 8004e68:	f000 fa66 	bl	8005338 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	691b      	ldr	r3, [r3, #16]
 8004e78:	2208      	movs	r2, #8
 8004e7a:	4013      	ands	r3, r2
 8004e7c:	2b08      	cmp	r3, #8
 8004e7e:	d124      	bne.n	8004eca <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	68db      	ldr	r3, [r3, #12]
 8004e86:	2208      	movs	r2, #8
 8004e88:	4013      	ands	r3, r2
 8004e8a:	2b08      	cmp	r3, #8
 8004e8c:	d11d      	bne.n	8004eca <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	2209      	movs	r2, #9
 8004e94:	4252      	negs	r2, r2
 8004e96:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2204      	movs	r2, #4
 8004e9c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	69db      	ldr	r3, [r3, #28]
 8004ea4:	2203      	movs	r2, #3
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	d004      	beq.n	8004eb4 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	0018      	movs	r0, r3
 8004eae:	f000 fa3b 	bl	8005328 <HAL_TIM_IC_CaptureCallback>
 8004eb2:	e007      	b.n	8004ec4 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	0018      	movs	r0, r3
 8004eb8:	f7fb f9b2 	bl	8000220 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	0018      	movs	r0, r3
 8004ec0:	f000 fa3a 	bl	8005338 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	691b      	ldr	r3, [r3, #16]
 8004ed0:	2210      	movs	r2, #16
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	2b10      	cmp	r3, #16
 8004ed6:	d125      	bne.n	8004f24 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	68db      	ldr	r3, [r3, #12]
 8004ede:	2210      	movs	r2, #16
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	2b10      	cmp	r3, #16
 8004ee4:	d11e      	bne.n	8004f24 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	2211      	movs	r2, #17
 8004eec:	4252      	negs	r2, r2
 8004eee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2208      	movs	r2, #8
 8004ef4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	69da      	ldr	r2, [r3, #28]
 8004efc:	23c0      	movs	r3, #192	; 0xc0
 8004efe:	009b      	lsls	r3, r3, #2
 8004f00:	4013      	ands	r3, r2
 8004f02:	d004      	beq.n	8004f0e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	0018      	movs	r0, r3
 8004f08:	f000 fa0e 	bl	8005328 <HAL_TIM_IC_CaptureCallback>
 8004f0c:	e007      	b.n	8004f1e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	0018      	movs	r0, r3
 8004f12:	f7fb f985 	bl	8000220 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	0018      	movs	r0, r3
 8004f1a:	f000 fa0d 	bl	8005338 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2200      	movs	r2, #0
 8004f22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	691b      	ldr	r3, [r3, #16]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d10f      	bne.n	8004f52 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	2201      	movs	r2, #1
 8004f3a:	4013      	ands	r3, r2
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d108      	bne.n	8004f52 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	2202      	movs	r2, #2
 8004f46:	4252      	negs	r2, r2
 8004f48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	0018      	movs	r0, r3
 8004f4e:	f000 f9e3 	bl	8005318 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	691b      	ldr	r3, [r3, #16]
 8004f58:	2280      	movs	r2, #128	; 0x80
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	2b80      	cmp	r3, #128	; 0x80
 8004f5e:	d10f      	bne.n	8004f80 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	68db      	ldr	r3, [r3, #12]
 8004f66:	2280      	movs	r2, #128	; 0x80
 8004f68:	4013      	ands	r3, r2
 8004f6a:	2b80      	cmp	r3, #128	; 0x80
 8004f6c:	d108      	bne.n	8004f80 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2281      	movs	r2, #129	; 0x81
 8004f74:	4252      	negs	r2, r2
 8004f76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	0018      	movs	r0, r3
 8004f7c:	f000 fdea 	bl	8005b54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	691b      	ldr	r3, [r3, #16]
 8004f86:	2240      	movs	r2, #64	; 0x40
 8004f88:	4013      	ands	r3, r2
 8004f8a:	2b40      	cmp	r3, #64	; 0x40
 8004f8c:	d10f      	bne.n	8004fae <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	68db      	ldr	r3, [r3, #12]
 8004f94:	2240      	movs	r2, #64	; 0x40
 8004f96:	4013      	ands	r3, r2
 8004f98:	2b40      	cmp	r3, #64	; 0x40
 8004f9a:	d108      	bne.n	8004fae <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2241      	movs	r2, #65	; 0x41
 8004fa2:	4252      	negs	r2, r2
 8004fa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	0018      	movs	r0, r3
 8004faa:	f000 f9cd 	bl	8005348 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	691b      	ldr	r3, [r3, #16]
 8004fb4:	2220      	movs	r2, #32
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	2b20      	cmp	r3, #32
 8004fba:	d10f      	bne.n	8004fdc <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	2220      	movs	r2, #32
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	2b20      	cmp	r3, #32
 8004fc8:	d108      	bne.n	8004fdc <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	2221      	movs	r2, #33	; 0x21
 8004fd0:	4252      	negs	r2, r2
 8004fd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	0018      	movs	r0, r3
 8004fd8:	f000 fdb4 	bl	8005b44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004fdc:	46c0      	nop			; (mov r8, r8)
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	b002      	add	sp, #8
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b086      	sub	sp, #24
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	60b9      	str	r1, [r7, #8]
 8004fee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ff0:	2317      	movs	r3, #23
 8004ff2:	18fb      	adds	r3, r7, r3
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	223c      	movs	r2, #60	; 0x3c
 8004ffc:	5c9b      	ldrb	r3, [r3, r2]
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d101      	bne.n	8005006 <HAL_TIM_PWM_ConfigChannel+0x22>
 8005002:	2302      	movs	r3, #2
 8005004:	e0ad      	b.n	8005162 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	223c      	movs	r2, #60	; 0x3c
 800500a:	2101      	movs	r1, #1
 800500c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2b0c      	cmp	r3, #12
 8005012:	d100      	bne.n	8005016 <HAL_TIM_PWM_ConfigChannel+0x32>
 8005014:	e076      	b.n	8005104 <HAL_TIM_PWM_ConfigChannel+0x120>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2b0c      	cmp	r3, #12
 800501a:	d900      	bls.n	800501e <HAL_TIM_PWM_ConfigChannel+0x3a>
 800501c:	e095      	b.n	800514a <HAL_TIM_PWM_ConfigChannel+0x166>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2b08      	cmp	r3, #8
 8005022:	d04e      	beq.n	80050c2 <HAL_TIM_PWM_ConfigChannel+0xde>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2b08      	cmp	r3, #8
 8005028:	d900      	bls.n	800502c <HAL_TIM_PWM_ConfigChannel+0x48>
 800502a:	e08e      	b.n	800514a <HAL_TIM_PWM_ConfigChannel+0x166>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d003      	beq.n	800503a <HAL_TIM_PWM_ConfigChannel+0x56>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2b04      	cmp	r3, #4
 8005036:	d021      	beq.n	800507c <HAL_TIM_PWM_ConfigChannel+0x98>
 8005038:	e087      	b.n	800514a <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	68ba      	ldr	r2, [r7, #8]
 8005040:	0011      	movs	r1, r2
 8005042:	0018      	movs	r0, r3
 8005044:	f000 fa08 	bl	8005458 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	699a      	ldr	r2, [r3, #24]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	2108      	movs	r1, #8
 8005054:	430a      	orrs	r2, r1
 8005056:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	699a      	ldr	r2, [r3, #24]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	2104      	movs	r1, #4
 8005064:	438a      	bics	r2, r1
 8005066:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	6999      	ldr	r1, [r3, #24]
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	691a      	ldr	r2, [r3, #16]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	430a      	orrs	r2, r1
 8005078:	619a      	str	r2, [r3, #24]
      break;
 800507a:	e06b      	b.n	8005154 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	68ba      	ldr	r2, [r7, #8]
 8005082:	0011      	movs	r1, r2
 8005084:	0018      	movs	r0, r3
 8005086:	f000 fa6f 	bl	8005568 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	699a      	ldr	r2, [r3, #24]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	2180      	movs	r1, #128	; 0x80
 8005096:	0109      	lsls	r1, r1, #4
 8005098:	430a      	orrs	r2, r1
 800509a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	699a      	ldr	r2, [r3, #24]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4931      	ldr	r1, [pc, #196]	; (800516c <HAL_TIM_PWM_ConfigChannel+0x188>)
 80050a8:	400a      	ands	r2, r1
 80050aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	6999      	ldr	r1, [r3, #24]
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	691b      	ldr	r3, [r3, #16]
 80050b6:	021a      	lsls	r2, r3, #8
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	430a      	orrs	r2, r1
 80050be:	619a      	str	r2, [r3, #24]
      break;
 80050c0:	e048      	b.n	8005154 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	68ba      	ldr	r2, [r7, #8]
 80050c8:	0011      	movs	r1, r2
 80050ca:	0018      	movs	r0, r3
 80050cc:	f000 fad0 	bl	8005670 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	69da      	ldr	r2, [r3, #28]
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	2108      	movs	r1, #8
 80050dc:	430a      	orrs	r2, r1
 80050de:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	69da      	ldr	r2, [r3, #28]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	2104      	movs	r1, #4
 80050ec:	438a      	bics	r2, r1
 80050ee:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	69d9      	ldr	r1, [r3, #28]
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	691a      	ldr	r2, [r3, #16]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	430a      	orrs	r2, r1
 8005100:	61da      	str	r2, [r3, #28]
      break;
 8005102:	e027      	b.n	8005154 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	68ba      	ldr	r2, [r7, #8]
 800510a:	0011      	movs	r1, r2
 800510c:	0018      	movs	r0, r3
 800510e:	f000 fb35 	bl	800577c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	69da      	ldr	r2, [r3, #28]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	2180      	movs	r1, #128	; 0x80
 800511e:	0109      	lsls	r1, r1, #4
 8005120:	430a      	orrs	r2, r1
 8005122:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	69da      	ldr	r2, [r3, #28]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	490f      	ldr	r1, [pc, #60]	; (800516c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8005130:	400a      	ands	r2, r1
 8005132:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	69d9      	ldr	r1, [r3, #28]
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	691b      	ldr	r3, [r3, #16]
 800513e:	021a      	lsls	r2, r3, #8
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	430a      	orrs	r2, r1
 8005146:	61da      	str	r2, [r3, #28]
      break;
 8005148:	e004      	b.n	8005154 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800514a:	2317      	movs	r3, #23
 800514c:	18fb      	adds	r3, r7, r3
 800514e:	2201      	movs	r2, #1
 8005150:	701a      	strb	r2, [r3, #0]
      break;
 8005152:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	223c      	movs	r2, #60	; 0x3c
 8005158:	2100      	movs	r1, #0
 800515a:	5499      	strb	r1, [r3, r2]

  return status;
 800515c:	2317      	movs	r3, #23
 800515e:	18fb      	adds	r3, r7, r3
 8005160:	781b      	ldrb	r3, [r3, #0]
}
 8005162:	0018      	movs	r0, r3
 8005164:	46bd      	mov	sp, r7
 8005166:	b006      	add	sp, #24
 8005168:	bd80      	pop	{r7, pc}
 800516a:	46c0      	nop			; (mov r8, r8)
 800516c:	fffffbff 	.word	0xfffffbff

08005170 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800517a:	230f      	movs	r3, #15
 800517c:	18fb      	adds	r3, r7, r3
 800517e:	2200      	movs	r2, #0
 8005180:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	223c      	movs	r2, #60	; 0x3c
 8005186:	5c9b      	ldrb	r3, [r3, r2]
 8005188:	2b01      	cmp	r3, #1
 800518a:	d101      	bne.n	8005190 <HAL_TIM_ConfigClockSource+0x20>
 800518c:	2302      	movs	r3, #2
 800518e:	e0bc      	b.n	800530a <HAL_TIM_ConfigClockSource+0x19a>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	223c      	movs	r2, #60	; 0x3c
 8005194:	2101      	movs	r1, #1
 8005196:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	223d      	movs	r2, #61	; 0x3d
 800519c:	2102      	movs	r1, #2
 800519e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	2277      	movs	r2, #119	; 0x77
 80051ac:	4393      	bics	r3, r2
 80051ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	4a58      	ldr	r2, [pc, #352]	; (8005314 <HAL_TIM_ConfigClockSource+0x1a4>)
 80051b4:	4013      	ands	r3, r2
 80051b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	68ba      	ldr	r2, [r7, #8]
 80051be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	2280      	movs	r2, #128	; 0x80
 80051c6:	0192      	lsls	r2, r2, #6
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d040      	beq.n	800524e <HAL_TIM_ConfigClockSource+0xde>
 80051cc:	2280      	movs	r2, #128	; 0x80
 80051ce:	0192      	lsls	r2, r2, #6
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d900      	bls.n	80051d6 <HAL_TIM_ConfigClockSource+0x66>
 80051d4:	e088      	b.n	80052e8 <HAL_TIM_ConfigClockSource+0x178>
 80051d6:	2280      	movs	r2, #128	; 0x80
 80051d8:	0152      	lsls	r2, r2, #5
 80051da:	4293      	cmp	r3, r2
 80051dc:	d100      	bne.n	80051e0 <HAL_TIM_ConfigClockSource+0x70>
 80051de:	e088      	b.n	80052f2 <HAL_TIM_ConfigClockSource+0x182>
 80051e0:	2280      	movs	r2, #128	; 0x80
 80051e2:	0152      	lsls	r2, r2, #5
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d900      	bls.n	80051ea <HAL_TIM_ConfigClockSource+0x7a>
 80051e8:	e07e      	b.n	80052e8 <HAL_TIM_ConfigClockSource+0x178>
 80051ea:	2b70      	cmp	r3, #112	; 0x70
 80051ec:	d018      	beq.n	8005220 <HAL_TIM_ConfigClockSource+0xb0>
 80051ee:	d900      	bls.n	80051f2 <HAL_TIM_ConfigClockSource+0x82>
 80051f0:	e07a      	b.n	80052e8 <HAL_TIM_ConfigClockSource+0x178>
 80051f2:	2b60      	cmp	r3, #96	; 0x60
 80051f4:	d04f      	beq.n	8005296 <HAL_TIM_ConfigClockSource+0x126>
 80051f6:	d900      	bls.n	80051fa <HAL_TIM_ConfigClockSource+0x8a>
 80051f8:	e076      	b.n	80052e8 <HAL_TIM_ConfigClockSource+0x178>
 80051fa:	2b50      	cmp	r3, #80	; 0x50
 80051fc:	d03b      	beq.n	8005276 <HAL_TIM_ConfigClockSource+0x106>
 80051fe:	d900      	bls.n	8005202 <HAL_TIM_ConfigClockSource+0x92>
 8005200:	e072      	b.n	80052e8 <HAL_TIM_ConfigClockSource+0x178>
 8005202:	2b40      	cmp	r3, #64	; 0x40
 8005204:	d057      	beq.n	80052b6 <HAL_TIM_ConfigClockSource+0x146>
 8005206:	d900      	bls.n	800520a <HAL_TIM_ConfigClockSource+0x9a>
 8005208:	e06e      	b.n	80052e8 <HAL_TIM_ConfigClockSource+0x178>
 800520a:	2b30      	cmp	r3, #48	; 0x30
 800520c:	d063      	beq.n	80052d6 <HAL_TIM_ConfigClockSource+0x166>
 800520e:	d86b      	bhi.n	80052e8 <HAL_TIM_ConfigClockSource+0x178>
 8005210:	2b20      	cmp	r3, #32
 8005212:	d060      	beq.n	80052d6 <HAL_TIM_ConfigClockSource+0x166>
 8005214:	d868      	bhi.n	80052e8 <HAL_TIM_ConfigClockSource+0x178>
 8005216:	2b00      	cmp	r3, #0
 8005218:	d05d      	beq.n	80052d6 <HAL_TIM_ConfigClockSource+0x166>
 800521a:	2b10      	cmp	r3, #16
 800521c:	d05b      	beq.n	80052d6 <HAL_TIM_ConfigClockSource+0x166>
 800521e:	e063      	b.n	80052e8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6818      	ldr	r0, [r3, #0]
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	6899      	ldr	r1, [r3, #8]
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	685a      	ldr	r2, [r3, #4]
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	68db      	ldr	r3, [r3, #12]
 8005230:	f000 fb88 	bl	8005944 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	2277      	movs	r2, #119	; 0x77
 8005240:	4313      	orrs	r3, r2
 8005242:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	68ba      	ldr	r2, [r7, #8]
 800524a:	609a      	str	r2, [r3, #8]
      break;
 800524c:	e052      	b.n	80052f4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6818      	ldr	r0, [r3, #0]
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	6899      	ldr	r1, [r3, #8]
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	685a      	ldr	r2, [r3, #4]
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	68db      	ldr	r3, [r3, #12]
 800525e:	f000 fb71 	bl	8005944 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	689a      	ldr	r2, [r3, #8]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	2180      	movs	r1, #128	; 0x80
 800526e:	01c9      	lsls	r1, r1, #7
 8005270:	430a      	orrs	r2, r1
 8005272:	609a      	str	r2, [r3, #8]
      break;
 8005274:	e03e      	b.n	80052f4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6818      	ldr	r0, [r3, #0]
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	6859      	ldr	r1, [r3, #4]
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	68db      	ldr	r3, [r3, #12]
 8005282:	001a      	movs	r2, r3
 8005284:	f000 fae4 	bl	8005850 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	2150      	movs	r1, #80	; 0x50
 800528e:	0018      	movs	r0, r3
 8005290:	f000 fb3e 	bl	8005910 <TIM_ITRx_SetConfig>
      break;
 8005294:	e02e      	b.n	80052f4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6818      	ldr	r0, [r3, #0]
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	6859      	ldr	r1, [r3, #4]
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	001a      	movs	r2, r3
 80052a4:	f000 fb02 	bl	80058ac <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2160      	movs	r1, #96	; 0x60
 80052ae:	0018      	movs	r0, r3
 80052b0:	f000 fb2e 	bl	8005910 <TIM_ITRx_SetConfig>
      break;
 80052b4:	e01e      	b.n	80052f4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6818      	ldr	r0, [r3, #0]
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	6859      	ldr	r1, [r3, #4]
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	001a      	movs	r2, r3
 80052c4:	f000 fac4 	bl	8005850 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2140      	movs	r1, #64	; 0x40
 80052ce:	0018      	movs	r0, r3
 80052d0:	f000 fb1e 	bl	8005910 <TIM_ITRx_SetConfig>
      break;
 80052d4:	e00e      	b.n	80052f4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	0019      	movs	r1, r3
 80052e0:	0010      	movs	r0, r2
 80052e2:	f000 fb15 	bl	8005910 <TIM_ITRx_SetConfig>
      break;
 80052e6:	e005      	b.n	80052f4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80052e8:	230f      	movs	r3, #15
 80052ea:	18fb      	adds	r3, r7, r3
 80052ec:	2201      	movs	r2, #1
 80052ee:	701a      	strb	r2, [r3, #0]
      break;
 80052f0:	e000      	b.n	80052f4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80052f2:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	223d      	movs	r2, #61	; 0x3d
 80052f8:	2101      	movs	r1, #1
 80052fa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	223c      	movs	r2, #60	; 0x3c
 8005300:	2100      	movs	r1, #0
 8005302:	5499      	strb	r1, [r3, r2]

  return status;
 8005304:	230f      	movs	r3, #15
 8005306:	18fb      	adds	r3, r7, r3
 8005308:	781b      	ldrb	r3, [r3, #0]
}
 800530a:	0018      	movs	r0, r3
 800530c:	46bd      	mov	sp, r7
 800530e:	b004      	add	sp, #16
 8005310:	bd80      	pop	{r7, pc}
 8005312:	46c0      	nop			; (mov r8, r8)
 8005314:	ffff00ff 	.word	0xffff00ff

08005318 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b082      	sub	sp, #8
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005320:	46c0      	nop			; (mov r8, r8)
 8005322:	46bd      	mov	sp, r7
 8005324:	b002      	add	sp, #8
 8005326:	bd80      	pop	{r7, pc}

08005328 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b082      	sub	sp, #8
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005330:	46c0      	nop			; (mov r8, r8)
 8005332:	46bd      	mov	sp, r7
 8005334:	b002      	add	sp, #8
 8005336:	bd80      	pop	{r7, pc}

08005338 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b082      	sub	sp, #8
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005340:	46c0      	nop			; (mov r8, r8)
 8005342:	46bd      	mov	sp, r7
 8005344:	b002      	add	sp, #8
 8005346:	bd80      	pop	{r7, pc}

08005348 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b082      	sub	sp, #8
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005350:	46c0      	nop			; (mov r8, r8)
 8005352:	46bd      	mov	sp, r7
 8005354:	b002      	add	sp, #8
 8005356:	bd80      	pop	{r7, pc}

08005358 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b084      	sub	sp, #16
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
 8005360:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a34      	ldr	r2, [pc, #208]	; (800543c <TIM_Base_SetConfig+0xe4>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d008      	beq.n	8005382 <TIM_Base_SetConfig+0x2a>
 8005370:	687a      	ldr	r2, [r7, #4]
 8005372:	2380      	movs	r3, #128	; 0x80
 8005374:	05db      	lsls	r3, r3, #23
 8005376:	429a      	cmp	r2, r3
 8005378:	d003      	beq.n	8005382 <TIM_Base_SetConfig+0x2a>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a30      	ldr	r2, [pc, #192]	; (8005440 <TIM_Base_SetConfig+0xe8>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d108      	bne.n	8005394 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2270      	movs	r2, #112	; 0x70
 8005386:	4393      	bics	r3, r2
 8005388:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	4313      	orrs	r3, r2
 8005392:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	4a29      	ldr	r2, [pc, #164]	; (800543c <TIM_Base_SetConfig+0xe4>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d018      	beq.n	80053ce <TIM_Base_SetConfig+0x76>
 800539c:	687a      	ldr	r2, [r7, #4]
 800539e:	2380      	movs	r3, #128	; 0x80
 80053a0:	05db      	lsls	r3, r3, #23
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d013      	beq.n	80053ce <TIM_Base_SetConfig+0x76>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	4a25      	ldr	r2, [pc, #148]	; (8005440 <TIM_Base_SetConfig+0xe8>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d00f      	beq.n	80053ce <TIM_Base_SetConfig+0x76>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	4a24      	ldr	r2, [pc, #144]	; (8005444 <TIM_Base_SetConfig+0xec>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d00b      	beq.n	80053ce <TIM_Base_SetConfig+0x76>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	4a23      	ldr	r2, [pc, #140]	; (8005448 <TIM_Base_SetConfig+0xf0>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d007      	beq.n	80053ce <TIM_Base_SetConfig+0x76>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	4a22      	ldr	r2, [pc, #136]	; (800544c <TIM_Base_SetConfig+0xf4>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d003      	beq.n	80053ce <TIM_Base_SetConfig+0x76>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4a21      	ldr	r2, [pc, #132]	; (8005450 <TIM_Base_SetConfig+0xf8>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d108      	bne.n	80053e0 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	4a20      	ldr	r2, [pc, #128]	; (8005454 <TIM_Base_SetConfig+0xfc>)
 80053d2:	4013      	ands	r3, r2
 80053d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	68db      	ldr	r3, [r3, #12]
 80053da:	68fa      	ldr	r2, [r7, #12]
 80053dc:	4313      	orrs	r3, r2
 80053de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2280      	movs	r2, #128	; 0x80
 80053e4:	4393      	bics	r3, r2
 80053e6:	001a      	movs	r2, r3
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	695b      	ldr	r3, [r3, #20]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	68fa      	ldr	r2, [r7, #12]
 80053f4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	689a      	ldr	r2, [r3, #8]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	4a0c      	ldr	r2, [pc, #48]	; (800543c <TIM_Base_SetConfig+0xe4>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d00b      	beq.n	8005426 <TIM_Base_SetConfig+0xce>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	4a0d      	ldr	r2, [pc, #52]	; (8005448 <TIM_Base_SetConfig+0xf0>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d007      	beq.n	8005426 <TIM_Base_SetConfig+0xce>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	4a0c      	ldr	r2, [pc, #48]	; (800544c <TIM_Base_SetConfig+0xf4>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d003      	beq.n	8005426 <TIM_Base_SetConfig+0xce>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	4a0b      	ldr	r2, [pc, #44]	; (8005450 <TIM_Base_SetConfig+0xf8>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d103      	bne.n	800542e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	691a      	ldr	r2, [r3, #16]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2201      	movs	r2, #1
 8005432:	615a      	str	r2, [r3, #20]
}
 8005434:	46c0      	nop			; (mov r8, r8)
 8005436:	46bd      	mov	sp, r7
 8005438:	b004      	add	sp, #16
 800543a:	bd80      	pop	{r7, pc}
 800543c:	40012c00 	.word	0x40012c00
 8005440:	40000400 	.word	0x40000400
 8005444:	40002000 	.word	0x40002000
 8005448:	40014000 	.word	0x40014000
 800544c:	40014400 	.word	0x40014400
 8005450:	40014800 	.word	0x40014800
 8005454:	fffffcff 	.word	0xfffffcff

08005458 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b086      	sub	sp, #24
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
 8005460:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6a1b      	ldr	r3, [r3, #32]
 8005466:	2201      	movs	r2, #1
 8005468:	4393      	bics	r3, r2
 800546a:	001a      	movs	r2, r3
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a1b      	ldr	r3, [r3, #32]
 8005474:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	699b      	ldr	r3, [r3, #24]
 8005480:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2270      	movs	r2, #112	; 0x70
 8005486:	4393      	bics	r3, r2
 8005488:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2203      	movs	r2, #3
 800548e:	4393      	bics	r3, r2
 8005490:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	68fa      	ldr	r2, [r7, #12]
 8005498:	4313      	orrs	r3, r2
 800549a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	2202      	movs	r2, #2
 80054a0:	4393      	bics	r3, r2
 80054a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	697a      	ldr	r2, [r7, #20]
 80054aa:	4313      	orrs	r3, r2
 80054ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	4a27      	ldr	r2, [pc, #156]	; (8005550 <TIM_OC1_SetConfig+0xf8>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d00b      	beq.n	80054ce <TIM_OC1_SetConfig+0x76>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	4a26      	ldr	r2, [pc, #152]	; (8005554 <TIM_OC1_SetConfig+0xfc>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d007      	beq.n	80054ce <TIM_OC1_SetConfig+0x76>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	4a25      	ldr	r2, [pc, #148]	; (8005558 <TIM_OC1_SetConfig+0x100>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d003      	beq.n	80054ce <TIM_OC1_SetConfig+0x76>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4a24      	ldr	r2, [pc, #144]	; (800555c <TIM_OC1_SetConfig+0x104>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d10c      	bne.n	80054e8 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	2208      	movs	r2, #8
 80054d2:	4393      	bics	r3, r2
 80054d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	697a      	ldr	r2, [r7, #20]
 80054dc:	4313      	orrs	r3, r2
 80054de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	2204      	movs	r2, #4
 80054e4:	4393      	bics	r3, r2
 80054e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	4a19      	ldr	r2, [pc, #100]	; (8005550 <TIM_OC1_SetConfig+0xf8>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d00b      	beq.n	8005508 <TIM_OC1_SetConfig+0xb0>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	4a18      	ldr	r2, [pc, #96]	; (8005554 <TIM_OC1_SetConfig+0xfc>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d007      	beq.n	8005508 <TIM_OC1_SetConfig+0xb0>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	4a17      	ldr	r2, [pc, #92]	; (8005558 <TIM_OC1_SetConfig+0x100>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d003      	beq.n	8005508 <TIM_OC1_SetConfig+0xb0>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	4a16      	ldr	r2, [pc, #88]	; (800555c <TIM_OC1_SetConfig+0x104>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d111      	bne.n	800552c <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	4a15      	ldr	r2, [pc, #84]	; (8005560 <TIM_OC1_SetConfig+0x108>)
 800550c:	4013      	ands	r3, r2
 800550e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	4a14      	ldr	r2, [pc, #80]	; (8005564 <TIM_OC1_SetConfig+0x10c>)
 8005514:	4013      	ands	r3, r2
 8005516:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	695b      	ldr	r3, [r3, #20]
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	4313      	orrs	r3, r2
 8005520:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	699b      	ldr	r3, [r3, #24]
 8005526:	693a      	ldr	r2, [r7, #16]
 8005528:	4313      	orrs	r3, r2
 800552a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	693a      	ldr	r2, [r7, #16]
 8005530:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	68fa      	ldr	r2, [r7, #12]
 8005536:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	685a      	ldr	r2, [r3, #4]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	697a      	ldr	r2, [r7, #20]
 8005544:	621a      	str	r2, [r3, #32]
}
 8005546:	46c0      	nop			; (mov r8, r8)
 8005548:	46bd      	mov	sp, r7
 800554a:	b006      	add	sp, #24
 800554c:	bd80      	pop	{r7, pc}
 800554e:	46c0      	nop			; (mov r8, r8)
 8005550:	40012c00 	.word	0x40012c00
 8005554:	40014000 	.word	0x40014000
 8005558:	40014400 	.word	0x40014400
 800555c:	40014800 	.word	0x40014800
 8005560:	fffffeff 	.word	0xfffffeff
 8005564:	fffffdff 	.word	0xfffffdff

08005568 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b086      	sub	sp, #24
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
 8005570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6a1b      	ldr	r3, [r3, #32]
 8005576:	2210      	movs	r2, #16
 8005578:	4393      	bics	r3, r2
 800557a:	001a      	movs	r2, r3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6a1b      	ldr	r3, [r3, #32]
 8005584:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	699b      	ldr	r3, [r3, #24]
 8005590:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	4a2e      	ldr	r2, [pc, #184]	; (8005650 <TIM_OC2_SetConfig+0xe8>)
 8005596:	4013      	ands	r3, r2
 8005598:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	4a2d      	ldr	r2, [pc, #180]	; (8005654 <TIM_OC2_SetConfig+0xec>)
 800559e:	4013      	ands	r3, r2
 80055a0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	021b      	lsls	r3, r3, #8
 80055a8:	68fa      	ldr	r2, [r7, #12]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	2220      	movs	r2, #32
 80055b2:	4393      	bics	r3, r2
 80055b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	011b      	lsls	r3, r3, #4
 80055bc:	697a      	ldr	r2, [r7, #20]
 80055be:	4313      	orrs	r3, r2
 80055c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	4a24      	ldr	r2, [pc, #144]	; (8005658 <TIM_OC2_SetConfig+0xf0>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d10d      	bne.n	80055e6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	2280      	movs	r2, #128	; 0x80
 80055ce:	4393      	bics	r3, r2
 80055d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	011b      	lsls	r3, r3, #4
 80055d8:	697a      	ldr	r2, [r7, #20]
 80055da:	4313      	orrs	r3, r2
 80055dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	2240      	movs	r2, #64	; 0x40
 80055e2:	4393      	bics	r3, r2
 80055e4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4a1b      	ldr	r2, [pc, #108]	; (8005658 <TIM_OC2_SetConfig+0xf0>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d00b      	beq.n	8005606 <TIM_OC2_SetConfig+0x9e>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	4a1a      	ldr	r2, [pc, #104]	; (800565c <TIM_OC2_SetConfig+0xf4>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d007      	beq.n	8005606 <TIM_OC2_SetConfig+0x9e>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a19      	ldr	r2, [pc, #100]	; (8005660 <TIM_OC2_SetConfig+0xf8>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d003      	beq.n	8005606 <TIM_OC2_SetConfig+0x9e>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a18      	ldr	r2, [pc, #96]	; (8005664 <TIM_OC2_SetConfig+0xfc>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d113      	bne.n	800562e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	4a17      	ldr	r2, [pc, #92]	; (8005668 <TIM_OC2_SetConfig+0x100>)
 800560a:	4013      	ands	r3, r2
 800560c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	4a16      	ldr	r2, [pc, #88]	; (800566c <TIM_OC2_SetConfig+0x104>)
 8005612:	4013      	ands	r3, r2
 8005614:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	695b      	ldr	r3, [r3, #20]
 800561a:	009b      	lsls	r3, r3, #2
 800561c:	693a      	ldr	r2, [r7, #16]
 800561e:	4313      	orrs	r3, r2
 8005620:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	699b      	ldr	r3, [r3, #24]
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	693a      	ldr	r2, [r7, #16]
 800562a:	4313      	orrs	r3, r2
 800562c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	693a      	ldr	r2, [r7, #16]
 8005632:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	68fa      	ldr	r2, [r7, #12]
 8005638:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	685a      	ldr	r2, [r3, #4]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	697a      	ldr	r2, [r7, #20]
 8005646:	621a      	str	r2, [r3, #32]
}
 8005648:	46c0      	nop			; (mov r8, r8)
 800564a:	46bd      	mov	sp, r7
 800564c:	b006      	add	sp, #24
 800564e:	bd80      	pop	{r7, pc}
 8005650:	ffff8fff 	.word	0xffff8fff
 8005654:	fffffcff 	.word	0xfffffcff
 8005658:	40012c00 	.word	0x40012c00
 800565c:	40014000 	.word	0x40014000
 8005660:	40014400 	.word	0x40014400
 8005664:	40014800 	.word	0x40014800
 8005668:	fffffbff 	.word	0xfffffbff
 800566c:	fffff7ff 	.word	0xfffff7ff

08005670 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b086      	sub	sp, #24
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6a1b      	ldr	r3, [r3, #32]
 800567e:	4a35      	ldr	r2, [pc, #212]	; (8005754 <TIM_OC3_SetConfig+0xe4>)
 8005680:	401a      	ands	r2, r3
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6a1b      	ldr	r3, [r3, #32]
 800568a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	69db      	ldr	r3, [r3, #28]
 8005696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2270      	movs	r2, #112	; 0x70
 800569c:	4393      	bics	r3, r2
 800569e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2203      	movs	r2, #3
 80056a4:	4393      	bics	r3, r2
 80056a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	68fa      	ldr	r2, [r7, #12]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	4a28      	ldr	r2, [pc, #160]	; (8005758 <TIM_OC3_SetConfig+0xe8>)
 80056b6:	4013      	ands	r3, r2
 80056b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	689b      	ldr	r3, [r3, #8]
 80056be:	021b      	lsls	r3, r3, #8
 80056c0:	697a      	ldr	r2, [r7, #20]
 80056c2:	4313      	orrs	r3, r2
 80056c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a24      	ldr	r2, [pc, #144]	; (800575c <TIM_OC3_SetConfig+0xec>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d10d      	bne.n	80056ea <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	4a23      	ldr	r2, [pc, #140]	; (8005760 <TIM_OC3_SetConfig+0xf0>)
 80056d2:	4013      	ands	r3, r2
 80056d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	68db      	ldr	r3, [r3, #12]
 80056da:	021b      	lsls	r3, r3, #8
 80056dc:	697a      	ldr	r2, [r7, #20]
 80056de:	4313      	orrs	r3, r2
 80056e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	4a1f      	ldr	r2, [pc, #124]	; (8005764 <TIM_OC3_SetConfig+0xf4>)
 80056e6:	4013      	ands	r3, r2
 80056e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	4a1b      	ldr	r2, [pc, #108]	; (800575c <TIM_OC3_SetConfig+0xec>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d00b      	beq.n	800570a <TIM_OC3_SetConfig+0x9a>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	4a1c      	ldr	r2, [pc, #112]	; (8005768 <TIM_OC3_SetConfig+0xf8>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d007      	beq.n	800570a <TIM_OC3_SetConfig+0x9a>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4a1b      	ldr	r2, [pc, #108]	; (800576c <TIM_OC3_SetConfig+0xfc>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d003      	beq.n	800570a <TIM_OC3_SetConfig+0x9a>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4a1a      	ldr	r2, [pc, #104]	; (8005770 <TIM_OC3_SetConfig+0x100>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d113      	bne.n	8005732 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	4a19      	ldr	r2, [pc, #100]	; (8005774 <TIM_OC3_SetConfig+0x104>)
 800570e:	4013      	ands	r3, r2
 8005710:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	4a18      	ldr	r2, [pc, #96]	; (8005778 <TIM_OC3_SetConfig+0x108>)
 8005716:	4013      	ands	r3, r2
 8005718:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	695b      	ldr	r3, [r3, #20]
 800571e:	011b      	lsls	r3, r3, #4
 8005720:	693a      	ldr	r2, [r7, #16]
 8005722:	4313      	orrs	r3, r2
 8005724:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	699b      	ldr	r3, [r3, #24]
 800572a:	011b      	lsls	r3, r3, #4
 800572c:	693a      	ldr	r2, [r7, #16]
 800572e:	4313      	orrs	r3, r2
 8005730:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	693a      	ldr	r2, [r7, #16]
 8005736:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	68fa      	ldr	r2, [r7, #12]
 800573c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	685a      	ldr	r2, [r3, #4]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	697a      	ldr	r2, [r7, #20]
 800574a:	621a      	str	r2, [r3, #32]
}
 800574c:	46c0      	nop			; (mov r8, r8)
 800574e:	46bd      	mov	sp, r7
 8005750:	b006      	add	sp, #24
 8005752:	bd80      	pop	{r7, pc}
 8005754:	fffffeff 	.word	0xfffffeff
 8005758:	fffffdff 	.word	0xfffffdff
 800575c:	40012c00 	.word	0x40012c00
 8005760:	fffff7ff 	.word	0xfffff7ff
 8005764:	fffffbff 	.word	0xfffffbff
 8005768:	40014000 	.word	0x40014000
 800576c:	40014400 	.word	0x40014400
 8005770:	40014800 	.word	0x40014800
 8005774:	ffffefff 	.word	0xffffefff
 8005778:	ffffdfff 	.word	0xffffdfff

0800577c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b086      	sub	sp, #24
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6a1b      	ldr	r3, [r3, #32]
 800578a:	4a28      	ldr	r2, [pc, #160]	; (800582c <TIM_OC4_SetConfig+0xb0>)
 800578c:	401a      	ands	r2, r3
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6a1b      	ldr	r3, [r3, #32]
 8005796:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	69db      	ldr	r3, [r3, #28]
 80057a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	4a22      	ldr	r2, [pc, #136]	; (8005830 <TIM_OC4_SetConfig+0xb4>)
 80057a8:	4013      	ands	r3, r2
 80057aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	4a21      	ldr	r2, [pc, #132]	; (8005834 <TIM_OC4_SetConfig+0xb8>)
 80057b0:	4013      	ands	r3, r2
 80057b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	021b      	lsls	r3, r3, #8
 80057ba:	68fa      	ldr	r2, [r7, #12]
 80057bc:	4313      	orrs	r3, r2
 80057be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	4a1d      	ldr	r2, [pc, #116]	; (8005838 <TIM_OC4_SetConfig+0xbc>)
 80057c4:	4013      	ands	r3, r2
 80057c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	031b      	lsls	r3, r3, #12
 80057ce:	693a      	ldr	r2, [r7, #16]
 80057d0:	4313      	orrs	r3, r2
 80057d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	4a19      	ldr	r2, [pc, #100]	; (800583c <TIM_OC4_SetConfig+0xc0>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d00b      	beq.n	80057f4 <TIM_OC4_SetConfig+0x78>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a18      	ldr	r2, [pc, #96]	; (8005840 <TIM_OC4_SetConfig+0xc4>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d007      	beq.n	80057f4 <TIM_OC4_SetConfig+0x78>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	4a17      	ldr	r2, [pc, #92]	; (8005844 <TIM_OC4_SetConfig+0xc8>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d003      	beq.n	80057f4 <TIM_OC4_SetConfig+0x78>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	4a16      	ldr	r2, [pc, #88]	; (8005848 <TIM_OC4_SetConfig+0xcc>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d109      	bne.n	8005808 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	4a15      	ldr	r2, [pc, #84]	; (800584c <TIM_OC4_SetConfig+0xd0>)
 80057f8:	4013      	ands	r3, r2
 80057fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	695b      	ldr	r3, [r3, #20]
 8005800:	019b      	lsls	r3, r3, #6
 8005802:	697a      	ldr	r2, [r7, #20]
 8005804:	4313      	orrs	r3, r2
 8005806:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	697a      	ldr	r2, [r7, #20]
 800580c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	68fa      	ldr	r2, [r7, #12]
 8005812:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	685a      	ldr	r2, [r3, #4]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	693a      	ldr	r2, [r7, #16]
 8005820:	621a      	str	r2, [r3, #32]
}
 8005822:	46c0      	nop			; (mov r8, r8)
 8005824:	46bd      	mov	sp, r7
 8005826:	b006      	add	sp, #24
 8005828:	bd80      	pop	{r7, pc}
 800582a:	46c0      	nop			; (mov r8, r8)
 800582c:	ffffefff 	.word	0xffffefff
 8005830:	ffff8fff 	.word	0xffff8fff
 8005834:	fffffcff 	.word	0xfffffcff
 8005838:	ffffdfff 	.word	0xffffdfff
 800583c:	40012c00 	.word	0x40012c00
 8005840:	40014000 	.word	0x40014000
 8005844:	40014400 	.word	0x40014400
 8005848:	40014800 	.word	0x40014800
 800584c:	ffffbfff 	.word	0xffffbfff

08005850 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b086      	sub	sp, #24
 8005854:	af00      	add	r7, sp, #0
 8005856:	60f8      	str	r0, [r7, #12]
 8005858:	60b9      	str	r1, [r7, #8]
 800585a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6a1b      	ldr	r3, [r3, #32]
 8005860:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6a1b      	ldr	r3, [r3, #32]
 8005866:	2201      	movs	r2, #1
 8005868:	4393      	bics	r3, r2
 800586a:	001a      	movs	r2, r3
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	699b      	ldr	r3, [r3, #24]
 8005874:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	22f0      	movs	r2, #240	; 0xf0
 800587a:	4393      	bics	r3, r2
 800587c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	011b      	lsls	r3, r3, #4
 8005882:	693a      	ldr	r2, [r7, #16]
 8005884:	4313      	orrs	r3, r2
 8005886:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	220a      	movs	r2, #10
 800588c:	4393      	bics	r3, r2
 800588e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005890:	697a      	ldr	r2, [r7, #20]
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	4313      	orrs	r3, r2
 8005896:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	693a      	ldr	r2, [r7, #16]
 800589c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	697a      	ldr	r2, [r7, #20]
 80058a2:	621a      	str	r2, [r3, #32]
}
 80058a4:	46c0      	nop			; (mov r8, r8)
 80058a6:	46bd      	mov	sp, r7
 80058a8:	b006      	add	sp, #24
 80058aa:	bd80      	pop	{r7, pc}

080058ac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b086      	sub	sp, #24
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	60f8      	str	r0, [r7, #12]
 80058b4:	60b9      	str	r1, [r7, #8]
 80058b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6a1b      	ldr	r3, [r3, #32]
 80058bc:	2210      	movs	r2, #16
 80058be:	4393      	bics	r3, r2
 80058c0:	001a      	movs	r2, r3
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	699b      	ldr	r3, [r3, #24]
 80058ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	6a1b      	ldr	r3, [r3, #32]
 80058d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	4a0d      	ldr	r2, [pc, #52]	; (800590c <TIM_TI2_ConfigInputStage+0x60>)
 80058d6:	4013      	ands	r3, r2
 80058d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	031b      	lsls	r3, r3, #12
 80058de:	697a      	ldr	r2, [r7, #20]
 80058e0:	4313      	orrs	r3, r2
 80058e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	22a0      	movs	r2, #160	; 0xa0
 80058e8:	4393      	bics	r3, r2
 80058ea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	011b      	lsls	r3, r3, #4
 80058f0:	693a      	ldr	r2, [r7, #16]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	697a      	ldr	r2, [r7, #20]
 80058fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	693a      	ldr	r2, [r7, #16]
 8005900:	621a      	str	r2, [r3, #32]
}
 8005902:	46c0      	nop			; (mov r8, r8)
 8005904:	46bd      	mov	sp, r7
 8005906:	b006      	add	sp, #24
 8005908:	bd80      	pop	{r7, pc}
 800590a:	46c0      	nop			; (mov r8, r8)
 800590c:	ffff0fff 	.word	0xffff0fff

08005910 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b084      	sub	sp, #16
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2270      	movs	r2, #112	; 0x70
 8005924:	4393      	bics	r3, r2
 8005926:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005928:	683a      	ldr	r2, [r7, #0]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	4313      	orrs	r3, r2
 800592e:	2207      	movs	r2, #7
 8005930:	4313      	orrs	r3, r2
 8005932:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	68fa      	ldr	r2, [r7, #12]
 8005938:	609a      	str	r2, [r3, #8]
}
 800593a:	46c0      	nop			; (mov r8, r8)
 800593c:	46bd      	mov	sp, r7
 800593e:	b004      	add	sp, #16
 8005940:	bd80      	pop	{r7, pc}
	...

08005944 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b086      	sub	sp, #24
 8005948:	af00      	add	r7, sp, #0
 800594a:	60f8      	str	r0, [r7, #12]
 800594c:	60b9      	str	r1, [r7, #8]
 800594e:	607a      	str	r2, [r7, #4]
 8005950:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	4a09      	ldr	r2, [pc, #36]	; (8005980 <TIM_ETR_SetConfig+0x3c>)
 800595c:	4013      	ands	r3, r2
 800595e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	021a      	lsls	r2, r3, #8
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	431a      	orrs	r2, r3
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	4313      	orrs	r3, r2
 800596c:	697a      	ldr	r2, [r7, #20]
 800596e:	4313      	orrs	r3, r2
 8005970:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	697a      	ldr	r2, [r7, #20]
 8005976:	609a      	str	r2, [r3, #8]
}
 8005978:	46c0      	nop			; (mov r8, r8)
 800597a:	46bd      	mov	sp, r7
 800597c:	b006      	add	sp, #24
 800597e:	bd80      	pop	{r7, pc}
 8005980:	ffff00ff 	.word	0xffff00ff

08005984 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b086      	sub	sp, #24
 8005988:	af00      	add	r7, sp, #0
 800598a:	60f8      	str	r0, [r7, #12]
 800598c:	60b9      	str	r1, [r7, #8]
 800598e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	221f      	movs	r2, #31
 8005994:	4013      	ands	r3, r2
 8005996:	2201      	movs	r2, #1
 8005998:	409a      	lsls	r2, r3
 800599a:	0013      	movs	r3, r2
 800599c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	6a1b      	ldr	r3, [r3, #32]
 80059a2:	697a      	ldr	r2, [r7, #20]
 80059a4:	43d2      	mvns	r2, r2
 80059a6:	401a      	ands	r2, r3
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	6a1a      	ldr	r2, [r3, #32]
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	211f      	movs	r1, #31
 80059b4:	400b      	ands	r3, r1
 80059b6:	6879      	ldr	r1, [r7, #4]
 80059b8:	4099      	lsls	r1, r3
 80059ba:	000b      	movs	r3, r1
 80059bc:	431a      	orrs	r2, r3
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	621a      	str	r2, [r3, #32]
}
 80059c2:	46c0      	nop			; (mov r8, r8)
 80059c4:	46bd      	mov	sp, r7
 80059c6:	b006      	add	sp, #24
 80059c8:	bd80      	pop	{r7, pc}
	...

080059cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b084      	sub	sp, #16
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	223c      	movs	r2, #60	; 0x3c
 80059da:	5c9b      	ldrb	r3, [r3, r2]
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d101      	bne.n	80059e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80059e0:	2302      	movs	r3, #2
 80059e2:	e047      	b.n	8005a74 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	223c      	movs	r2, #60	; 0x3c
 80059e8:	2101      	movs	r1, #1
 80059ea:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	223d      	movs	r2, #61	; 0x3d
 80059f0:	2102      	movs	r1, #2
 80059f2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2270      	movs	r2, #112	; 0x70
 8005a08:	4393      	bics	r3, r2
 8005a0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	68fa      	ldr	r2, [r7, #12]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a16      	ldr	r2, [pc, #88]	; (8005a7c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d00f      	beq.n	8005a48 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	2380      	movs	r3, #128	; 0x80
 8005a2e:	05db      	lsls	r3, r3, #23
 8005a30:	429a      	cmp	r2, r3
 8005a32:	d009      	beq.n	8005a48 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a11      	ldr	r2, [pc, #68]	; (8005a80 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d004      	beq.n	8005a48 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a10      	ldr	r2, [pc, #64]	; (8005a84 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d10c      	bne.n	8005a62 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	2280      	movs	r2, #128	; 0x80
 8005a4c:	4393      	bics	r3, r2
 8005a4e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	68ba      	ldr	r2, [r7, #8]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	68ba      	ldr	r2, [r7, #8]
 8005a60:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	223d      	movs	r2, #61	; 0x3d
 8005a66:	2101      	movs	r1, #1
 8005a68:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	223c      	movs	r2, #60	; 0x3c
 8005a6e:	2100      	movs	r1, #0
 8005a70:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005a72:	2300      	movs	r3, #0
}
 8005a74:	0018      	movs	r0, r3
 8005a76:	46bd      	mov	sp, r7
 8005a78:	b004      	add	sp, #16
 8005a7a:	bd80      	pop	{r7, pc}
 8005a7c:	40012c00 	.word	0x40012c00
 8005a80:	40000400 	.word	0x40000400
 8005a84:	40014000 	.word	0x40014000

08005a88 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b084      	sub	sp, #16
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
 8005a90:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005a92:	2300      	movs	r3, #0
 8005a94:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	223c      	movs	r2, #60	; 0x3c
 8005a9a:	5c9b      	ldrb	r3, [r3, r2]
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d101      	bne.n	8005aa4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005aa0:	2302      	movs	r3, #2
 8005aa2:	e03e      	b.n	8005b22 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	223c      	movs	r2, #60	; 0x3c
 8005aa8:	2101      	movs	r1, #1
 8005aaa:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	22ff      	movs	r2, #255	; 0xff
 8005ab0:	4393      	bics	r3, r2
 8005ab2:	001a      	movs	r2, r3
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	4a1b      	ldr	r2, [pc, #108]	; (8005b2c <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8005ac0:	401a      	ands	r2, r3
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	4a18      	ldr	r2, [pc, #96]	; (8005b30 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8005ace:	401a      	ands	r2, r3
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	4a16      	ldr	r2, [pc, #88]	; (8005b34 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8005adc:	401a      	ands	r2, r3
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	4a13      	ldr	r2, [pc, #76]	; (8005b38 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8005aea:	401a      	ands	r2, r3
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	691b      	ldr	r3, [r3, #16]
 8005af0:	4313      	orrs	r3, r2
 8005af2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	4a11      	ldr	r2, [pc, #68]	; (8005b3c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8005af8:	401a      	ands	r2, r3
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	695b      	ldr	r3, [r3, #20]
 8005afe:	4313      	orrs	r3, r2
 8005b00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	4a0e      	ldr	r2, [pc, #56]	; (8005b40 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8005b06:	401a      	ands	r2, r3
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	69db      	ldr	r3, [r3, #28]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	68fa      	ldr	r2, [r7, #12]
 8005b16:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	223c      	movs	r2, #60	; 0x3c
 8005b1c:	2100      	movs	r1, #0
 8005b1e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005b20:	2300      	movs	r3, #0
}
 8005b22:	0018      	movs	r0, r3
 8005b24:	46bd      	mov	sp, r7
 8005b26:	b004      	add	sp, #16
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	46c0      	nop			; (mov r8, r8)
 8005b2c:	fffffcff 	.word	0xfffffcff
 8005b30:	fffffbff 	.word	0xfffffbff
 8005b34:	fffff7ff 	.word	0xfffff7ff
 8005b38:	ffffefff 	.word	0xffffefff
 8005b3c:	ffffdfff 	.word	0xffffdfff
 8005b40:	ffffbfff 	.word	0xffffbfff

08005b44 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b082      	sub	sp, #8
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b4c:	46c0      	nop			; (mov r8, r8)
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	b002      	add	sp, #8
 8005b52:	bd80      	pop	{r7, pc}

08005b54 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b082      	sub	sp, #8
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b5c:	46c0      	nop			; (mov r8, r8)
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	b002      	add	sp, #8
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b082      	sub	sp, #8
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d101      	bne.n	8005b76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e044      	b.n	8005c00 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d107      	bne.n	8005b8e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2274      	movs	r2, #116	; 0x74
 8005b82:	2100      	movs	r1, #0
 8005b84:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	0018      	movs	r0, r3
 8005b8a:	f7fb ff01 	bl	8001990 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2224      	movs	r2, #36	; 0x24
 8005b92:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	681a      	ldr	r2, [r3, #0]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	2101      	movs	r1, #1
 8005ba0:	438a      	bics	r2, r1
 8005ba2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	0018      	movs	r0, r3
 8005ba8:	f000 fbce 	bl	8006348 <UART_SetConfig>
 8005bac:	0003      	movs	r3, r0
 8005bae:	2b01      	cmp	r3, #1
 8005bb0:	d101      	bne.n	8005bb6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e024      	b.n	8005c00 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d003      	beq.n	8005bc6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	0018      	movs	r0, r3
 8005bc2:	f000 fd01 	bl	80065c8 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	685a      	ldr	r2, [r3, #4]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	490d      	ldr	r1, [pc, #52]	; (8005c08 <HAL_UART_Init+0xa4>)
 8005bd2:	400a      	ands	r2, r1
 8005bd4:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	689a      	ldr	r2, [r3, #8]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	212a      	movs	r1, #42	; 0x2a
 8005be2:	438a      	bics	r2, r1
 8005be4:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	2101      	movs	r1, #1
 8005bf2:	430a      	orrs	r2, r1
 8005bf4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	0018      	movs	r0, r3
 8005bfa:	f000 fd99 	bl	8006730 <UART_CheckIdleState>
 8005bfe:	0003      	movs	r3, r0
}
 8005c00:	0018      	movs	r0, r3
 8005c02:	46bd      	mov	sp, r7
 8005c04:	b002      	add	sp, #8
 8005c06:	bd80      	pop	{r7, pc}
 8005c08:	ffffb7ff 	.word	0xffffb7ff

08005c0c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b08a      	sub	sp, #40	; 0x28
 8005c10:	af02      	add	r7, sp, #8
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	60b9      	str	r1, [r7, #8]
 8005c16:	603b      	str	r3, [r7, #0]
 8005c18:	1dbb      	adds	r3, r7, #6
 8005c1a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005c20:	2b20      	cmp	r3, #32
 8005c22:	d000      	beq.n	8005c26 <HAL_UART_Transmit+0x1a>
 8005c24:	e096      	b.n	8005d54 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d003      	beq.n	8005c34 <HAL_UART_Transmit+0x28>
 8005c2c:	1dbb      	adds	r3, r7, #6
 8005c2e:	881b      	ldrh	r3, [r3, #0]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d101      	bne.n	8005c38 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005c34:	2301      	movs	r3, #1
 8005c36:	e08e      	b.n	8005d56 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	689a      	ldr	r2, [r3, #8]
 8005c3c:	2380      	movs	r3, #128	; 0x80
 8005c3e:	015b      	lsls	r3, r3, #5
 8005c40:	429a      	cmp	r2, r3
 8005c42:	d109      	bne.n	8005c58 <HAL_UART_Transmit+0x4c>
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	691b      	ldr	r3, [r3, #16]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d105      	bne.n	8005c58 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	2201      	movs	r2, #1
 8005c50:	4013      	ands	r3, r2
 8005c52:	d001      	beq.n	8005c58 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e07e      	b.n	8005d56 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2274      	movs	r2, #116	; 0x74
 8005c5c:	5c9b      	ldrb	r3, [r3, r2]
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d101      	bne.n	8005c66 <HAL_UART_Transmit+0x5a>
 8005c62:	2302      	movs	r3, #2
 8005c64:	e077      	b.n	8005d56 <HAL_UART_Transmit+0x14a>
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2274      	movs	r2, #116	; 0x74
 8005c6a:	2101      	movs	r1, #1
 8005c6c:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	2280      	movs	r2, #128	; 0x80
 8005c72:	2100      	movs	r1, #0
 8005c74:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2221      	movs	r2, #33	; 0x21
 8005c7a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c7c:	f7fb ffbc 	bl	8001bf8 <HAL_GetTick>
 8005c80:	0003      	movs	r3, r0
 8005c82:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	1dba      	adds	r2, r7, #6
 8005c88:	2150      	movs	r1, #80	; 0x50
 8005c8a:	8812      	ldrh	r2, [r2, #0]
 8005c8c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	1dba      	adds	r2, r7, #6
 8005c92:	2152      	movs	r1, #82	; 0x52
 8005c94:	8812      	ldrh	r2, [r2, #0]
 8005c96:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	689a      	ldr	r2, [r3, #8]
 8005c9c:	2380      	movs	r3, #128	; 0x80
 8005c9e:	015b      	lsls	r3, r3, #5
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d108      	bne.n	8005cb6 <HAL_UART_Transmit+0xaa>
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	691b      	ldr	r3, [r3, #16]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d104      	bne.n	8005cb6 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8005cac:	2300      	movs	r3, #0
 8005cae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	61bb      	str	r3, [r7, #24]
 8005cb4:	e003      	b.n	8005cbe <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2274      	movs	r2, #116	; 0x74
 8005cc2:	2100      	movs	r1, #0
 8005cc4:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8005cc6:	e02d      	b.n	8005d24 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005cc8:	697a      	ldr	r2, [r7, #20]
 8005cca:	68f8      	ldr	r0, [r7, #12]
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	9300      	str	r3, [sp, #0]
 8005cd0:	0013      	movs	r3, r2
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	2180      	movs	r1, #128	; 0x80
 8005cd6:	f000 fd73 	bl	80067c0 <UART_WaitOnFlagUntilTimeout>
 8005cda:	1e03      	subs	r3, r0, #0
 8005cdc:	d001      	beq.n	8005ce2 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8005cde:	2303      	movs	r3, #3
 8005ce0:	e039      	b.n	8005d56 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8005ce2:	69fb      	ldr	r3, [r7, #28]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d10b      	bne.n	8005d00 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ce8:	69bb      	ldr	r3, [r7, #24]
 8005cea:	881a      	ldrh	r2, [r3, #0]
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	05d2      	lsls	r2, r2, #23
 8005cf2:	0dd2      	lsrs	r2, r2, #23
 8005cf4:	b292      	uxth	r2, r2
 8005cf6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	3302      	adds	r3, #2
 8005cfc:	61bb      	str	r3, [r7, #24]
 8005cfe:	e008      	b.n	8005d12 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d00:	69fb      	ldr	r3, [r7, #28]
 8005d02:	781a      	ldrb	r2, [r3, #0]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	b292      	uxth	r2, r2
 8005d0a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005d0c:	69fb      	ldr	r3, [r7, #28]
 8005d0e:	3301      	adds	r3, #1
 8005d10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2252      	movs	r2, #82	; 0x52
 8005d16:	5a9b      	ldrh	r3, [r3, r2]
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	3b01      	subs	r3, #1
 8005d1c:	b299      	uxth	r1, r3
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2252      	movs	r2, #82	; 0x52
 8005d22:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2252      	movs	r2, #82	; 0x52
 8005d28:	5a9b      	ldrh	r3, [r3, r2]
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d1cb      	bne.n	8005cc8 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d30:	697a      	ldr	r2, [r7, #20]
 8005d32:	68f8      	ldr	r0, [r7, #12]
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	9300      	str	r3, [sp, #0]
 8005d38:	0013      	movs	r3, r2
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	2140      	movs	r1, #64	; 0x40
 8005d3e:	f000 fd3f 	bl	80067c0 <UART_WaitOnFlagUntilTimeout>
 8005d42:	1e03      	subs	r3, r0, #0
 8005d44:	d001      	beq.n	8005d4a <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8005d46:	2303      	movs	r3, #3
 8005d48:	e005      	b.n	8005d56 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2220      	movs	r2, #32
 8005d4e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005d50:	2300      	movs	r3, #0
 8005d52:	e000      	b.n	8005d56 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005d54:	2302      	movs	r3, #2
  }
}
 8005d56:	0018      	movs	r0, r3
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	b008      	add	sp, #32
 8005d5c:	bd80      	pop	{r7, pc}
	...

08005d60 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d60:	b590      	push	{r4, r7, lr}
 8005d62:	b0ab      	sub	sp, #172	; 0xac
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	69db      	ldr	r3, [r3, #28]
 8005d6e:	22a4      	movs	r2, #164	; 0xa4
 8005d70:	18b9      	adds	r1, r7, r2
 8005d72:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	20a0      	movs	r0, #160	; 0xa0
 8005d7c:	1839      	adds	r1, r7, r0
 8005d7e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	219c      	movs	r1, #156	; 0x9c
 8005d88:	1879      	adds	r1, r7, r1
 8005d8a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005d8c:	0011      	movs	r1, r2
 8005d8e:	18bb      	adds	r3, r7, r2
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a99      	ldr	r2, [pc, #612]	; (8005ff8 <HAL_UART_IRQHandler+0x298>)
 8005d94:	4013      	ands	r3, r2
 8005d96:	2298      	movs	r2, #152	; 0x98
 8005d98:	18bc      	adds	r4, r7, r2
 8005d9a:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8005d9c:	18bb      	adds	r3, r7, r2
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d114      	bne.n	8005dce <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005da4:	187b      	adds	r3, r7, r1
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	2220      	movs	r2, #32
 8005daa:	4013      	ands	r3, r2
 8005dac:	d00f      	beq.n	8005dce <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005dae:	183b      	adds	r3, r7, r0
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	2220      	movs	r2, #32
 8005db4:	4013      	ands	r3, r2
 8005db6:	d00a      	beq.n	8005dce <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d100      	bne.n	8005dc2 <HAL_UART_IRQHandler+0x62>
 8005dc0:	e296      	b.n	80062f0 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005dc6:	687a      	ldr	r2, [r7, #4]
 8005dc8:	0010      	movs	r0, r2
 8005dca:	4798      	blx	r3
      }
      return;
 8005dcc:	e290      	b.n	80062f0 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005dce:	2398      	movs	r3, #152	; 0x98
 8005dd0:	18fb      	adds	r3, r7, r3
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d100      	bne.n	8005dda <HAL_UART_IRQHandler+0x7a>
 8005dd8:	e114      	b.n	8006004 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005dda:	239c      	movs	r3, #156	; 0x9c
 8005ddc:	18fb      	adds	r3, r7, r3
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2201      	movs	r2, #1
 8005de2:	4013      	ands	r3, r2
 8005de4:	d106      	bne.n	8005df4 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005de6:	23a0      	movs	r3, #160	; 0xa0
 8005de8:	18fb      	adds	r3, r7, r3
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a83      	ldr	r2, [pc, #524]	; (8005ffc <HAL_UART_IRQHandler+0x29c>)
 8005dee:	4013      	ands	r3, r2
 8005df0:	d100      	bne.n	8005df4 <HAL_UART_IRQHandler+0x94>
 8005df2:	e107      	b.n	8006004 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005df4:	23a4      	movs	r3, #164	; 0xa4
 8005df6:	18fb      	adds	r3, r7, r3
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	4013      	ands	r3, r2
 8005dfe:	d012      	beq.n	8005e26 <HAL_UART_IRQHandler+0xc6>
 8005e00:	23a0      	movs	r3, #160	; 0xa0
 8005e02:	18fb      	adds	r3, r7, r3
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	2380      	movs	r3, #128	; 0x80
 8005e08:	005b      	lsls	r3, r3, #1
 8005e0a:	4013      	ands	r3, r2
 8005e0c:	d00b      	beq.n	8005e26 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	2201      	movs	r2, #1
 8005e14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2280      	movs	r2, #128	; 0x80
 8005e1a:	589b      	ldr	r3, [r3, r2]
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	431a      	orrs	r2, r3
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2180      	movs	r1, #128	; 0x80
 8005e24:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e26:	23a4      	movs	r3, #164	; 0xa4
 8005e28:	18fb      	adds	r3, r7, r3
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	2202      	movs	r2, #2
 8005e2e:	4013      	ands	r3, r2
 8005e30:	d011      	beq.n	8005e56 <HAL_UART_IRQHandler+0xf6>
 8005e32:	239c      	movs	r3, #156	; 0x9c
 8005e34:	18fb      	adds	r3, r7, r3
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	2201      	movs	r2, #1
 8005e3a:	4013      	ands	r3, r2
 8005e3c:	d00b      	beq.n	8005e56 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	2202      	movs	r2, #2
 8005e44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2280      	movs	r2, #128	; 0x80
 8005e4a:	589b      	ldr	r3, [r3, r2]
 8005e4c:	2204      	movs	r2, #4
 8005e4e:	431a      	orrs	r2, r3
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2180      	movs	r1, #128	; 0x80
 8005e54:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e56:	23a4      	movs	r3, #164	; 0xa4
 8005e58:	18fb      	adds	r3, r7, r3
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	2204      	movs	r2, #4
 8005e5e:	4013      	ands	r3, r2
 8005e60:	d011      	beq.n	8005e86 <HAL_UART_IRQHandler+0x126>
 8005e62:	239c      	movs	r3, #156	; 0x9c
 8005e64:	18fb      	adds	r3, r7, r3
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2201      	movs	r2, #1
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	d00b      	beq.n	8005e86 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	2204      	movs	r2, #4
 8005e74:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2280      	movs	r2, #128	; 0x80
 8005e7a:	589b      	ldr	r3, [r3, r2]
 8005e7c:	2202      	movs	r2, #2
 8005e7e:	431a      	orrs	r2, r3
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2180      	movs	r1, #128	; 0x80
 8005e84:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005e86:	23a4      	movs	r3, #164	; 0xa4
 8005e88:	18fb      	adds	r3, r7, r3
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	2208      	movs	r2, #8
 8005e8e:	4013      	ands	r3, r2
 8005e90:	d017      	beq.n	8005ec2 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005e92:	23a0      	movs	r3, #160	; 0xa0
 8005e94:	18fb      	adds	r3, r7, r3
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	2220      	movs	r2, #32
 8005e9a:	4013      	ands	r3, r2
 8005e9c:	d105      	bne.n	8005eaa <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005e9e:	239c      	movs	r3, #156	; 0x9c
 8005ea0:	18fb      	adds	r3, r7, r3
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	2201      	movs	r2, #1
 8005ea6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005ea8:	d00b      	beq.n	8005ec2 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	2208      	movs	r2, #8
 8005eb0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2280      	movs	r2, #128	; 0x80
 8005eb6:	589b      	ldr	r3, [r3, r2]
 8005eb8:	2208      	movs	r2, #8
 8005eba:	431a      	orrs	r2, r3
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2180      	movs	r1, #128	; 0x80
 8005ec0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005ec2:	23a4      	movs	r3, #164	; 0xa4
 8005ec4:	18fb      	adds	r3, r7, r3
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	2380      	movs	r3, #128	; 0x80
 8005eca:	011b      	lsls	r3, r3, #4
 8005ecc:	4013      	ands	r3, r2
 8005ece:	d013      	beq.n	8005ef8 <HAL_UART_IRQHandler+0x198>
 8005ed0:	23a0      	movs	r3, #160	; 0xa0
 8005ed2:	18fb      	adds	r3, r7, r3
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	2380      	movs	r3, #128	; 0x80
 8005ed8:	04db      	lsls	r3, r3, #19
 8005eda:	4013      	ands	r3, r2
 8005edc:	d00c      	beq.n	8005ef8 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2280      	movs	r2, #128	; 0x80
 8005ee4:	0112      	lsls	r2, r2, #4
 8005ee6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2280      	movs	r2, #128	; 0x80
 8005eec:	589b      	ldr	r3, [r3, r2]
 8005eee:	2220      	movs	r2, #32
 8005ef0:	431a      	orrs	r2, r3
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2180      	movs	r1, #128	; 0x80
 8005ef6:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2280      	movs	r2, #128	; 0x80
 8005efc:	589b      	ldr	r3, [r3, r2]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d100      	bne.n	8005f04 <HAL_UART_IRQHandler+0x1a4>
 8005f02:	e1f7      	b.n	80062f4 <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005f04:	23a4      	movs	r3, #164	; 0xa4
 8005f06:	18fb      	adds	r3, r7, r3
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	2220      	movs	r2, #32
 8005f0c:	4013      	ands	r3, r2
 8005f0e:	d00e      	beq.n	8005f2e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005f10:	23a0      	movs	r3, #160	; 0xa0
 8005f12:	18fb      	adds	r3, r7, r3
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	2220      	movs	r2, #32
 8005f18:	4013      	ands	r3, r2
 8005f1a:	d008      	beq.n	8005f2e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d004      	beq.n	8005f2e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	0010      	movs	r0, r2
 8005f2c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2280      	movs	r2, #128	; 0x80
 8005f32:	589b      	ldr	r3, [r3, r2]
 8005f34:	2194      	movs	r1, #148	; 0x94
 8005f36:	187a      	adds	r2, r7, r1
 8005f38:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	2240      	movs	r2, #64	; 0x40
 8005f42:	4013      	ands	r3, r2
 8005f44:	2b40      	cmp	r3, #64	; 0x40
 8005f46:	d004      	beq.n	8005f52 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005f48:	187b      	adds	r3, r7, r1
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	2228      	movs	r2, #40	; 0x28
 8005f4e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005f50:	d047      	beq.n	8005fe2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	0018      	movs	r0, r3
 8005f56:	f000 fcf7 	bl	8006948 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	2240      	movs	r2, #64	; 0x40
 8005f62:	4013      	ands	r3, r2
 8005f64:	2b40      	cmp	r3, #64	; 0x40
 8005f66:	d137      	bne.n	8005fd8 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f68:	f3ef 8310 	mrs	r3, PRIMASK
 8005f6c:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8005f6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f70:	2090      	movs	r0, #144	; 0x90
 8005f72:	183a      	adds	r2, r7, r0
 8005f74:	6013      	str	r3, [r2, #0]
 8005f76:	2301      	movs	r3, #1
 8005f78:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005f7c:	f383 8810 	msr	PRIMASK, r3
}
 8005f80:	46c0      	nop			; (mov r8, r8)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	689a      	ldr	r2, [r3, #8]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	2140      	movs	r1, #64	; 0x40
 8005f8e:	438a      	bics	r2, r1
 8005f90:	609a      	str	r2, [r3, #8]
 8005f92:	183b      	adds	r3, r7, r0
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005f9a:	f383 8810 	msr	PRIMASK, r3
}
 8005f9e:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d012      	beq.n	8005fce <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fac:	4a14      	ldr	r2, [pc, #80]	; (8006000 <HAL_UART_IRQHandler+0x2a0>)
 8005fae:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fb4:	0018      	movs	r0, r3
 8005fb6:	f7fc fc77 	bl	80028a8 <HAL_DMA_Abort_IT>
 8005fba:	1e03      	subs	r3, r0, #0
 8005fbc:	d01a      	beq.n	8005ff4 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fc2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fc8:	0018      	movs	r0, r3
 8005fca:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fcc:	e012      	b.n	8005ff4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	0018      	movs	r0, r3
 8005fd2:	f000 f9a5 	bl	8006320 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fd6:	e00d      	b.n	8005ff4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	0018      	movs	r0, r3
 8005fdc:	f000 f9a0 	bl	8006320 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fe0:	e008      	b.n	8005ff4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	0018      	movs	r0, r3
 8005fe6:	f000 f99b 	bl	8006320 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2280      	movs	r2, #128	; 0x80
 8005fee:	2100      	movs	r1, #0
 8005ff0:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8005ff2:	e17f      	b.n	80062f4 <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ff4:	46c0      	nop			; (mov r8, r8)
    return;
 8005ff6:	e17d      	b.n	80062f4 <HAL_UART_IRQHandler+0x594>
 8005ff8:	0000080f 	.word	0x0000080f
 8005ffc:	04000120 	.word	0x04000120
 8006000:	08006a0d 	.word	0x08006a0d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006008:	2b01      	cmp	r3, #1
 800600a:	d000      	beq.n	800600e <HAL_UART_IRQHandler+0x2ae>
 800600c:	e131      	b.n	8006272 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800600e:	23a4      	movs	r3, #164	; 0xa4
 8006010:	18fb      	adds	r3, r7, r3
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	2210      	movs	r2, #16
 8006016:	4013      	ands	r3, r2
 8006018:	d100      	bne.n	800601c <HAL_UART_IRQHandler+0x2bc>
 800601a:	e12a      	b.n	8006272 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800601c:	23a0      	movs	r3, #160	; 0xa0
 800601e:	18fb      	adds	r3, r7, r3
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	2210      	movs	r2, #16
 8006024:	4013      	ands	r3, r2
 8006026:	d100      	bne.n	800602a <HAL_UART_IRQHandler+0x2ca>
 8006028:	e123      	b.n	8006272 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2210      	movs	r2, #16
 8006030:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	2240      	movs	r2, #64	; 0x40
 800603a:	4013      	ands	r3, r2
 800603c:	2b40      	cmp	r3, #64	; 0x40
 800603e:	d000      	beq.n	8006042 <HAL_UART_IRQHandler+0x2e2>
 8006040:	e09b      	b.n	800617a <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	685a      	ldr	r2, [r3, #4]
 800604a:	217e      	movs	r1, #126	; 0x7e
 800604c:	187b      	adds	r3, r7, r1
 800604e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8006050:	187b      	adds	r3, r7, r1
 8006052:	881b      	ldrh	r3, [r3, #0]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d100      	bne.n	800605a <HAL_UART_IRQHandler+0x2fa>
 8006058:	e14e      	b.n	80062f8 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2258      	movs	r2, #88	; 0x58
 800605e:	5a9b      	ldrh	r3, [r3, r2]
 8006060:	187a      	adds	r2, r7, r1
 8006062:	8812      	ldrh	r2, [r2, #0]
 8006064:	429a      	cmp	r2, r3
 8006066:	d300      	bcc.n	800606a <HAL_UART_IRQHandler+0x30a>
 8006068:	e146      	b.n	80062f8 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	187a      	adds	r2, r7, r1
 800606e:	215a      	movs	r1, #90	; 0x5a
 8006070:	8812      	ldrh	r2, [r2, #0]
 8006072:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006078:	699b      	ldr	r3, [r3, #24]
 800607a:	2b20      	cmp	r3, #32
 800607c:	d06e      	beq.n	800615c <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800607e:	f3ef 8310 	mrs	r3, PRIMASK
 8006082:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8006084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006086:	67bb      	str	r3, [r7, #120]	; 0x78
 8006088:	2301      	movs	r3, #1
 800608a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800608c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800608e:	f383 8810 	msr	PRIMASK, r3
}
 8006092:	46c0      	nop			; (mov r8, r8)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	499a      	ldr	r1, [pc, #616]	; (8006308 <HAL_UART_IRQHandler+0x5a8>)
 80060a0:	400a      	ands	r2, r1
 80060a2:	601a      	str	r2, [r3, #0]
 80060a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80060a6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060aa:	f383 8810 	msr	PRIMASK, r3
}
 80060ae:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060b0:	f3ef 8310 	mrs	r3, PRIMASK
 80060b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80060b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060b8:	677b      	str	r3, [r7, #116]	; 0x74
 80060ba:	2301      	movs	r3, #1
 80060bc:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80060c0:	f383 8810 	msr	PRIMASK, r3
}
 80060c4:	46c0      	nop			; (mov r8, r8)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	689a      	ldr	r2, [r3, #8]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	2101      	movs	r1, #1
 80060d2:	438a      	bics	r2, r1
 80060d4:	609a      	str	r2, [r3, #8]
 80060d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80060d8:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80060dc:	f383 8810 	msr	PRIMASK, r3
}
 80060e0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060e2:	f3ef 8310 	mrs	r3, PRIMASK
 80060e6:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80060e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060ea:	673b      	str	r3, [r7, #112]	; 0x70
 80060ec:	2301      	movs	r3, #1
 80060ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060f2:	f383 8810 	msr	PRIMASK, r3
}
 80060f6:	46c0      	nop			; (mov r8, r8)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	689a      	ldr	r2, [r3, #8]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	2140      	movs	r1, #64	; 0x40
 8006104:	438a      	bics	r2, r1
 8006106:	609a      	str	r2, [r3, #8]
 8006108:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800610a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800610c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800610e:	f383 8810 	msr	PRIMASK, r3
}
 8006112:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2220      	movs	r2, #32
 8006118:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006120:	f3ef 8310 	mrs	r3, PRIMASK
 8006124:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8006126:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006128:	66fb      	str	r3, [r7, #108]	; 0x6c
 800612a:	2301      	movs	r3, #1
 800612c:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800612e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006130:	f383 8810 	msr	PRIMASK, r3
}
 8006134:	46c0      	nop			; (mov r8, r8)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	2110      	movs	r1, #16
 8006142:	438a      	bics	r2, r1
 8006144:	601a      	str	r2, [r3, #0]
 8006146:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006148:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800614a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800614c:	f383 8810 	msr	PRIMASK, r3
}
 8006150:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006156:	0018      	movs	r0, r3
 8006158:	f7fc fb6e 	bl	8002838 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2258      	movs	r2, #88	; 0x58
 8006160:	5a9a      	ldrh	r2, [r3, r2]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	215a      	movs	r1, #90	; 0x5a
 8006166:	5a5b      	ldrh	r3, [r3, r1]
 8006168:	b29b      	uxth	r3, r3
 800616a:	1ad3      	subs	r3, r2, r3
 800616c:	b29a      	uxth	r2, r3
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	0011      	movs	r1, r2
 8006172:	0018      	movs	r0, r3
 8006174:	f000 f8dc 	bl	8006330 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006178:	e0be      	b.n	80062f8 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2258      	movs	r2, #88	; 0x58
 800617e:	5a99      	ldrh	r1, [r3, r2]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	225a      	movs	r2, #90	; 0x5a
 8006184:	5a9b      	ldrh	r3, [r3, r2]
 8006186:	b29a      	uxth	r2, r3
 8006188:	208e      	movs	r0, #142	; 0x8e
 800618a:	183b      	adds	r3, r7, r0
 800618c:	1a8a      	subs	r2, r1, r2
 800618e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	225a      	movs	r2, #90	; 0x5a
 8006194:	5a9b      	ldrh	r3, [r3, r2]
 8006196:	b29b      	uxth	r3, r3
 8006198:	2b00      	cmp	r3, #0
 800619a:	d100      	bne.n	800619e <HAL_UART_IRQHandler+0x43e>
 800619c:	e0ae      	b.n	80062fc <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 800619e:	183b      	adds	r3, r7, r0
 80061a0:	881b      	ldrh	r3, [r3, #0]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d100      	bne.n	80061a8 <HAL_UART_IRQHandler+0x448>
 80061a6:	e0a9      	b.n	80062fc <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061a8:	f3ef 8310 	mrs	r3, PRIMASK
 80061ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80061ae:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80061b0:	2488      	movs	r4, #136	; 0x88
 80061b2:	193a      	adds	r2, r7, r4
 80061b4:	6013      	str	r3, [r2, #0]
 80061b6:	2301      	movs	r3, #1
 80061b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	f383 8810 	msr	PRIMASK, r3
}
 80061c0:	46c0      	nop			; (mov r8, r8)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	681a      	ldr	r2, [r3, #0]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	494f      	ldr	r1, [pc, #316]	; (800630c <HAL_UART_IRQHandler+0x5ac>)
 80061ce:	400a      	ands	r2, r1
 80061d0:	601a      	str	r2, [r3, #0]
 80061d2:	193b      	adds	r3, r7, r4
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	f383 8810 	msr	PRIMASK, r3
}
 80061de:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061e0:	f3ef 8310 	mrs	r3, PRIMASK
 80061e4:	61bb      	str	r3, [r7, #24]
  return(result);
 80061e6:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061e8:	2484      	movs	r4, #132	; 0x84
 80061ea:	193a      	adds	r2, r7, r4
 80061ec:	6013      	str	r3, [r2, #0]
 80061ee:	2301      	movs	r3, #1
 80061f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061f2:	69fb      	ldr	r3, [r7, #28]
 80061f4:	f383 8810 	msr	PRIMASK, r3
}
 80061f8:	46c0      	nop			; (mov r8, r8)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	689a      	ldr	r2, [r3, #8]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	2101      	movs	r1, #1
 8006206:	438a      	bics	r2, r1
 8006208:	609a      	str	r2, [r3, #8]
 800620a:	193b      	adds	r3, r7, r4
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006210:	6a3b      	ldr	r3, [r7, #32]
 8006212:	f383 8810 	msr	PRIMASK, r3
}
 8006216:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2220      	movs	r2, #32
 800621c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2200      	movs	r2, #0
 8006222:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2200      	movs	r2, #0
 8006228:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800622a:	f3ef 8310 	mrs	r3, PRIMASK
 800622e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006230:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006232:	2480      	movs	r4, #128	; 0x80
 8006234:	193a      	adds	r2, r7, r4
 8006236:	6013      	str	r3, [r2, #0]
 8006238:	2301      	movs	r3, #1
 800623a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800623c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800623e:	f383 8810 	msr	PRIMASK, r3
}
 8006242:	46c0      	nop			; (mov r8, r8)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	681a      	ldr	r2, [r3, #0]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	2110      	movs	r1, #16
 8006250:	438a      	bics	r2, r1
 8006252:	601a      	str	r2, [r3, #0]
 8006254:	193b      	adds	r3, r7, r4
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800625a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800625c:	f383 8810 	msr	PRIMASK, r3
}
 8006260:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006262:	183b      	adds	r3, r7, r0
 8006264:	881a      	ldrh	r2, [r3, #0]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	0011      	movs	r1, r2
 800626a:	0018      	movs	r0, r3
 800626c:	f000 f860 	bl	8006330 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006270:	e044      	b.n	80062fc <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006272:	23a4      	movs	r3, #164	; 0xa4
 8006274:	18fb      	adds	r3, r7, r3
 8006276:	681a      	ldr	r2, [r3, #0]
 8006278:	2380      	movs	r3, #128	; 0x80
 800627a:	035b      	lsls	r3, r3, #13
 800627c:	4013      	ands	r3, r2
 800627e:	d010      	beq.n	80062a2 <HAL_UART_IRQHandler+0x542>
 8006280:	239c      	movs	r3, #156	; 0x9c
 8006282:	18fb      	adds	r3, r7, r3
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	2380      	movs	r3, #128	; 0x80
 8006288:	03db      	lsls	r3, r3, #15
 800628a:	4013      	ands	r3, r2
 800628c:	d009      	beq.n	80062a2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	2280      	movs	r2, #128	; 0x80
 8006294:	0352      	lsls	r2, r2, #13
 8006296:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	0018      	movs	r0, r3
 800629c:	f000 fbf8 	bl	8006a90 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80062a0:	e02f      	b.n	8006302 <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80062a2:	23a4      	movs	r3, #164	; 0xa4
 80062a4:	18fb      	adds	r3, r7, r3
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	2280      	movs	r2, #128	; 0x80
 80062aa:	4013      	ands	r3, r2
 80062ac:	d00f      	beq.n	80062ce <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80062ae:	23a0      	movs	r3, #160	; 0xa0
 80062b0:	18fb      	adds	r3, r7, r3
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	2280      	movs	r2, #128	; 0x80
 80062b6:	4013      	ands	r3, r2
 80062b8:	d009      	beq.n	80062ce <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d01e      	beq.n	8006300 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	0010      	movs	r0, r2
 80062ca:	4798      	blx	r3
    }
    return;
 80062cc:	e018      	b.n	8006300 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80062ce:	23a4      	movs	r3, #164	; 0xa4
 80062d0:	18fb      	adds	r3, r7, r3
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	2240      	movs	r2, #64	; 0x40
 80062d6:	4013      	ands	r3, r2
 80062d8:	d013      	beq.n	8006302 <HAL_UART_IRQHandler+0x5a2>
 80062da:	23a0      	movs	r3, #160	; 0xa0
 80062dc:	18fb      	adds	r3, r7, r3
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2240      	movs	r2, #64	; 0x40
 80062e2:	4013      	ands	r3, r2
 80062e4:	d00d      	beq.n	8006302 <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	0018      	movs	r0, r3
 80062ea:	f000 fba6 	bl	8006a3a <UART_EndTransmit_IT>
    return;
 80062ee:	e008      	b.n	8006302 <HAL_UART_IRQHandler+0x5a2>
      return;
 80062f0:	46c0      	nop			; (mov r8, r8)
 80062f2:	e006      	b.n	8006302 <HAL_UART_IRQHandler+0x5a2>
    return;
 80062f4:	46c0      	nop			; (mov r8, r8)
 80062f6:	e004      	b.n	8006302 <HAL_UART_IRQHandler+0x5a2>
      return;
 80062f8:	46c0      	nop			; (mov r8, r8)
 80062fa:	e002      	b.n	8006302 <HAL_UART_IRQHandler+0x5a2>
      return;
 80062fc:	46c0      	nop			; (mov r8, r8)
 80062fe:	e000      	b.n	8006302 <HAL_UART_IRQHandler+0x5a2>
    return;
 8006300:	46c0      	nop			; (mov r8, r8)
  }

}
 8006302:	46bd      	mov	sp, r7
 8006304:	b02b      	add	sp, #172	; 0xac
 8006306:	bd90      	pop	{r4, r7, pc}
 8006308:	fffffeff 	.word	0xfffffeff
 800630c:	fffffedf 	.word	0xfffffedf

08006310 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b082      	sub	sp, #8
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006318:	46c0      	nop			; (mov r8, r8)
 800631a:	46bd      	mov	sp, r7
 800631c:	b002      	add	sp, #8
 800631e:	bd80      	pop	{r7, pc}

08006320 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b082      	sub	sp, #8
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006328:	46c0      	nop			; (mov r8, r8)
 800632a:	46bd      	mov	sp, r7
 800632c:	b002      	add	sp, #8
 800632e:	bd80      	pop	{r7, pc}

08006330 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b082      	sub	sp, #8
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	000a      	movs	r2, r1
 800633a:	1cbb      	adds	r3, r7, #2
 800633c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800633e:	46c0      	nop			; (mov r8, r8)
 8006340:	46bd      	mov	sp, r7
 8006342:	b002      	add	sp, #8
 8006344:	bd80      	pop	{r7, pc}
	...

08006348 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b088      	sub	sp, #32
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006350:	231e      	movs	r3, #30
 8006352:	18fb      	adds	r3, r7, r3
 8006354:	2200      	movs	r2, #0
 8006356:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	689a      	ldr	r2, [r3, #8]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	691b      	ldr	r3, [r3, #16]
 8006360:	431a      	orrs	r2, r3
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	695b      	ldr	r3, [r3, #20]
 8006366:	431a      	orrs	r2, r3
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	69db      	ldr	r3, [r3, #28]
 800636c:	4313      	orrs	r3, r2
 800636e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a8d      	ldr	r2, [pc, #564]	; (80065ac <UART_SetConfig+0x264>)
 8006378:	4013      	ands	r3, r2
 800637a:	0019      	movs	r1, r3
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	697a      	ldr	r2, [r7, #20]
 8006382:	430a      	orrs	r2, r1
 8006384:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	4a88      	ldr	r2, [pc, #544]	; (80065b0 <UART_SetConfig+0x268>)
 800638e:	4013      	ands	r3, r2
 8006390:	0019      	movs	r1, r3
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	68da      	ldr	r2, [r3, #12]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	430a      	orrs	r2, r1
 800639c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	699b      	ldr	r3, [r3, #24]
 80063a2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6a1b      	ldr	r3, [r3, #32]
 80063a8:	697a      	ldr	r2, [r7, #20]
 80063aa:	4313      	orrs	r3, r2
 80063ac:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	4a7f      	ldr	r2, [pc, #508]	; (80065b4 <UART_SetConfig+0x26c>)
 80063b6:	4013      	ands	r3, r2
 80063b8:	0019      	movs	r1, r3
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	697a      	ldr	r2, [r7, #20]
 80063c0:	430a      	orrs	r2, r1
 80063c2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a7b      	ldr	r2, [pc, #492]	; (80065b8 <UART_SetConfig+0x270>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d127      	bne.n	800641e <UART_SetConfig+0xd6>
 80063ce:	4b7b      	ldr	r3, [pc, #492]	; (80065bc <UART_SetConfig+0x274>)
 80063d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063d2:	2203      	movs	r2, #3
 80063d4:	4013      	ands	r3, r2
 80063d6:	2b03      	cmp	r3, #3
 80063d8:	d00d      	beq.n	80063f6 <UART_SetConfig+0xae>
 80063da:	d81b      	bhi.n	8006414 <UART_SetConfig+0xcc>
 80063dc:	2b02      	cmp	r3, #2
 80063de:	d014      	beq.n	800640a <UART_SetConfig+0xc2>
 80063e0:	d818      	bhi.n	8006414 <UART_SetConfig+0xcc>
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d002      	beq.n	80063ec <UART_SetConfig+0xa4>
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d00a      	beq.n	8006400 <UART_SetConfig+0xb8>
 80063ea:	e013      	b.n	8006414 <UART_SetConfig+0xcc>
 80063ec:	231f      	movs	r3, #31
 80063ee:	18fb      	adds	r3, r7, r3
 80063f0:	2200      	movs	r2, #0
 80063f2:	701a      	strb	r2, [r3, #0]
 80063f4:	e021      	b.n	800643a <UART_SetConfig+0xf2>
 80063f6:	231f      	movs	r3, #31
 80063f8:	18fb      	adds	r3, r7, r3
 80063fa:	2202      	movs	r2, #2
 80063fc:	701a      	strb	r2, [r3, #0]
 80063fe:	e01c      	b.n	800643a <UART_SetConfig+0xf2>
 8006400:	231f      	movs	r3, #31
 8006402:	18fb      	adds	r3, r7, r3
 8006404:	2204      	movs	r2, #4
 8006406:	701a      	strb	r2, [r3, #0]
 8006408:	e017      	b.n	800643a <UART_SetConfig+0xf2>
 800640a:	231f      	movs	r3, #31
 800640c:	18fb      	adds	r3, r7, r3
 800640e:	2208      	movs	r2, #8
 8006410:	701a      	strb	r2, [r3, #0]
 8006412:	e012      	b.n	800643a <UART_SetConfig+0xf2>
 8006414:	231f      	movs	r3, #31
 8006416:	18fb      	adds	r3, r7, r3
 8006418:	2210      	movs	r2, #16
 800641a:	701a      	strb	r2, [r3, #0]
 800641c:	e00d      	b.n	800643a <UART_SetConfig+0xf2>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a67      	ldr	r2, [pc, #412]	; (80065c0 <UART_SetConfig+0x278>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d104      	bne.n	8006432 <UART_SetConfig+0xea>
 8006428:	231f      	movs	r3, #31
 800642a:	18fb      	adds	r3, r7, r3
 800642c:	2200      	movs	r2, #0
 800642e:	701a      	strb	r2, [r3, #0]
 8006430:	e003      	b.n	800643a <UART_SetConfig+0xf2>
 8006432:	231f      	movs	r3, #31
 8006434:	18fb      	adds	r3, r7, r3
 8006436:	2210      	movs	r2, #16
 8006438:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	69da      	ldr	r2, [r3, #28]
 800643e:	2380      	movs	r3, #128	; 0x80
 8006440:	021b      	lsls	r3, r3, #8
 8006442:	429a      	cmp	r2, r3
 8006444:	d15d      	bne.n	8006502 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8006446:	231f      	movs	r3, #31
 8006448:	18fb      	adds	r3, r7, r3
 800644a:	781b      	ldrb	r3, [r3, #0]
 800644c:	2b08      	cmp	r3, #8
 800644e:	d015      	beq.n	800647c <UART_SetConfig+0x134>
 8006450:	dc18      	bgt.n	8006484 <UART_SetConfig+0x13c>
 8006452:	2b04      	cmp	r3, #4
 8006454:	d00d      	beq.n	8006472 <UART_SetConfig+0x12a>
 8006456:	dc15      	bgt.n	8006484 <UART_SetConfig+0x13c>
 8006458:	2b00      	cmp	r3, #0
 800645a:	d002      	beq.n	8006462 <UART_SetConfig+0x11a>
 800645c:	2b02      	cmp	r3, #2
 800645e:	d005      	beq.n	800646c <UART_SetConfig+0x124>
 8006460:	e010      	b.n	8006484 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006462:	f7fd fe87 	bl	8004174 <HAL_RCC_GetPCLK1Freq>
 8006466:	0003      	movs	r3, r0
 8006468:	61bb      	str	r3, [r7, #24]
        break;
 800646a:	e012      	b.n	8006492 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800646c:	4b55      	ldr	r3, [pc, #340]	; (80065c4 <UART_SetConfig+0x27c>)
 800646e:	61bb      	str	r3, [r7, #24]
        break;
 8006470:	e00f      	b.n	8006492 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006472:	f7fd fe11 	bl	8004098 <HAL_RCC_GetSysClockFreq>
 8006476:	0003      	movs	r3, r0
 8006478:	61bb      	str	r3, [r7, #24]
        break;
 800647a:	e00a      	b.n	8006492 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800647c:	2380      	movs	r3, #128	; 0x80
 800647e:	021b      	lsls	r3, r3, #8
 8006480:	61bb      	str	r3, [r7, #24]
        break;
 8006482:	e006      	b.n	8006492 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8006484:	2300      	movs	r3, #0
 8006486:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006488:	231e      	movs	r3, #30
 800648a:	18fb      	adds	r3, r7, r3
 800648c:	2201      	movs	r2, #1
 800648e:	701a      	strb	r2, [r3, #0]
        break;
 8006490:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006492:	69bb      	ldr	r3, [r7, #24]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d100      	bne.n	800649a <UART_SetConfig+0x152>
 8006498:	e07b      	b.n	8006592 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800649a:	69bb      	ldr	r3, [r7, #24]
 800649c:	005a      	lsls	r2, r3, #1
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	085b      	lsrs	r3, r3, #1
 80064a4:	18d2      	adds	r2, r2, r3
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	0019      	movs	r1, r3
 80064ac:	0010      	movs	r0, r2
 80064ae:	f7f9 fe2b 	bl	8000108 <__udivsi3>
 80064b2:	0003      	movs	r3, r0
 80064b4:	b29b      	uxth	r3, r3
 80064b6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	2b0f      	cmp	r3, #15
 80064bc:	d91c      	bls.n	80064f8 <UART_SetConfig+0x1b0>
 80064be:	693a      	ldr	r2, [r7, #16]
 80064c0:	2380      	movs	r3, #128	; 0x80
 80064c2:	025b      	lsls	r3, r3, #9
 80064c4:	429a      	cmp	r2, r3
 80064c6:	d217      	bcs.n	80064f8 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	b29a      	uxth	r2, r3
 80064cc:	200e      	movs	r0, #14
 80064ce:	183b      	adds	r3, r7, r0
 80064d0:	210f      	movs	r1, #15
 80064d2:	438a      	bics	r2, r1
 80064d4:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	085b      	lsrs	r3, r3, #1
 80064da:	b29b      	uxth	r3, r3
 80064dc:	2207      	movs	r2, #7
 80064de:	4013      	ands	r3, r2
 80064e0:	b299      	uxth	r1, r3
 80064e2:	183b      	adds	r3, r7, r0
 80064e4:	183a      	adds	r2, r7, r0
 80064e6:	8812      	ldrh	r2, [r2, #0]
 80064e8:	430a      	orrs	r2, r1
 80064ea:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	183a      	adds	r2, r7, r0
 80064f2:	8812      	ldrh	r2, [r2, #0]
 80064f4:	60da      	str	r2, [r3, #12]
 80064f6:	e04c      	b.n	8006592 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80064f8:	231e      	movs	r3, #30
 80064fa:	18fb      	adds	r3, r7, r3
 80064fc:	2201      	movs	r2, #1
 80064fe:	701a      	strb	r2, [r3, #0]
 8006500:	e047      	b.n	8006592 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006502:	231f      	movs	r3, #31
 8006504:	18fb      	adds	r3, r7, r3
 8006506:	781b      	ldrb	r3, [r3, #0]
 8006508:	2b08      	cmp	r3, #8
 800650a:	d015      	beq.n	8006538 <UART_SetConfig+0x1f0>
 800650c:	dc18      	bgt.n	8006540 <UART_SetConfig+0x1f8>
 800650e:	2b04      	cmp	r3, #4
 8006510:	d00d      	beq.n	800652e <UART_SetConfig+0x1e6>
 8006512:	dc15      	bgt.n	8006540 <UART_SetConfig+0x1f8>
 8006514:	2b00      	cmp	r3, #0
 8006516:	d002      	beq.n	800651e <UART_SetConfig+0x1d6>
 8006518:	2b02      	cmp	r3, #2
 800651a:	d005      	beq.n	8006528 <UART_SetConfig+0x1e0>
 800651c:	e010      	b.n	8006540 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800651e:	f7fd fe29 	bl	8004174 <HAL_RCC_GetPCLK1Freq>
 8006522:	0003      	movs	r3, r0
 8006524:	61bb      	str	r3, [r7, #24]
        break;
 8006526:	e012      	b.n	800654e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006528:	4b26      	ldr	r3, [pc, #152]	; (80065c4 <UART_SetConfig+0x27c>)
 800652a:	61bb      	str	r3, [r7, #24]
        break;
 800652c:	e00f      	b.n	800654e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800652e:	f7fd fdb3 	bl	8004098 <HAL_RCC_GetSysClockFreq>
 8006532:	0003      	movs	r3, r0
 8006534:	61bb      	str	r3, [r7, #24]
        break;
 8006536:	e00a      	b.n	800654e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006538:	2380      	movs	r3, #128	; 0x80
 800653a:	021b      	lsls	r3, r3, #8
 800653c:	61bb      	str	r3, [r7, #24]
        break;
 800653e:	e006      	b.n	800654e <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8006540:	2300      	movs	r3, #0
 8006542:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006544:	231e      	movs	r3, #30
 8006546:	18fb      	adds	r3, r7, r3
 8006548:	2201      	movs	r2, #1
 800654a:	701a      	strb	r2, [r3, #0]
        break;
 800654c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800654e:	69bb      	ldr	r3, [r7, #24]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d01e      	beq.n	8006592 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	085a      	lsrs	r2, r3, #1
 800655a:	69bb      	ldr	r3, [r7, #24]
 800655c:	18d2      	adds	r2, r2, r3
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	0019      	movs	r1, r3
 8006564:	0010      	movs	r0, r2
 8006566:	f7f9 fdcf 	bl	8000108 <__udivsi3>
 800656a:	0003      	movs	r3, r0
 800656c:	b29b      	uxth	r3, r3
 800656e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006570:	693b      	ldr	r3, [r7, #16]
 8006572:	2b0f      	cmp	r3, #15
 8006574:	d909      	bls.n	800658a <UART_SetConfig+0x242>
 8006576:	693a      	ldr	r2, [r7, #16]
 8006578:	2380      	movs	r3, #128	; 0x80
 800657a:	025b      	lsls	r3, r3, #9
 800657c:	429a      	cmp	r2, r3
 800657e:	d204      	bcs.n	800658a <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	693a      	ldr	r2, [r7, #16]
 8006586:	60da      	str	r2, [r3, #12]
 8006588:	e003      	b.n	8006592 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 800658a:	231e      	movs	r3, #30
 800658c:	18fb      	adds	r3, r7, r3
 800658e:	2201      	movs	r2, #1
 8006590:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2200      	movs	r2, #0
 8006596:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800659e:	231e      	movs	r3, #30
 80065a0:	18fb      	adds	r3, r7, r3
 80065a2:	781b      	ldrb	r3, [r3, #0]
}
 80065a4:	0018      	movs	r0, r3
 80065a6:	46bd      	mov	sp, r7
 80065a8:	b008      	add	sp, #32
 80065aa:	bd80      	pop	{r7, pc}
 80065ac:	ffff69f3 	.word	0xffff69f3
 80065b0:	ffffcfff 	.word	0xffffcfff
 80065b4:	fffff4ff 	.word	0xfffff4ff
 80065b8:	40013800 	.word	0x40013800
 80065bc:	40021000 	.word	0x40021000
 80065c0:	40004400 	.word	0x40004400
 80065c4:	007a1200 	.word	0x007a1200

080065c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b082      	sub	sp, #8
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065d4:	2201      	movs	r2, #1
 80065d6:	4013      	ands	r3, r2
 80065d8:	d00b      	beq.n	80065f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	4a4a      	ldr	r2, [pc, #296]	; (800670c <UART_AdvFeatureConfig+0x144>)
 80065e2:	4013      	ands	r3, r2
 80065e4:	0019      	movs	r1, r3
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	430a      	orrs	r2, r1
 80065f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065f6:	2202      	movs	r2, #2
 80065f8:	4013      	ands	r3, r2
 80065fa:	d00b      	beq.n	8006614 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	4a43      	ldr	r2, [pc, #268]	; (8006710 <UART_AdvFeatureConfig+0x148>)
 8006604:	4013      	ands	r3, r2
 8006606:	0019      	movs	r1, r3
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	430a      	orrs	r2, r1
 8006612:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006618:	2204      	movs	r2, #4
 800661a:	4013      	ands	r3, r2
 800661c:	d00b      	beq.n	8006636 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	4a3b      	ldr	r2, [pc, #236]	; (8006714 <UART_AdvFeatureConfig+0x14c>)
 8006626:	4013      	ands	r3, r2
 8006628:	0019      	movs	r1, r3
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	430a      	orrs	r2, r1
 8006634:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800663a:	2208      	movs	r2, #8
 800663c:	4013      	ands	r3, r2
 800663e:	d00b      	beq.n	8006658 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	4a34      	ldr	r2, [pc, #208]	; (8006718 <UART_AdvFeatureConfig+0x150>)
 8006648:	4013      	ands	r3, r2
 800664a:	0019      	movs	r1, r3
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	430a      	orrs	r2, r1
 8006656:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800665c:	2210      	movs	r2, #16
 800665e:	4013      	ands	r3, r2
 8006660:	d00b      	beq.n	800667a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	4a2c      	ldr	r2, [pc, #176]	; (800671c <UART_AdvFeatureConfig+0x154>)
 800666a:	4013      	ands	r3, r2
 800666c:	0019      	movs	r1, r3
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	430a      	orrs	r2, r1
 8006678:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800667e:	2220      	movs	r2, #32
 8006680:	4013      	ands	r3, r2
 8006682:	d00b      	beq.n	800669c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	4a25      	ldr	r2, [pc, #148]	; (8006720 <UART_AdvFeatureConfig+0x158>)
 800668c:	4013      	ands	r3, r2
 800668e:	0019      	movs	r1, r3
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	430a      	orrs	r2, r1
 800669a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a0:	2240      	movs	r2, #64	; 0x40
 80066a2:	4013      	ands	r3, r2
 80066a4:	d01d      	beq.n	80066e2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	4a1d      	ldr	r2, [pc, #116]	; (8006724 <UART_AdvFeatureConfig+0x15c>)
 80066ae:	4013      	ands	r3, r2
 80066b0:	0019      	movs	r1, r3
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	430a      	orrs	r2, r1
 80066bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066c2:	2380      	movs	r3, #128	; 0x80
 80066c4:	035b      	lsls	r3, r3, #13
 80066c6:	429a      	cmp	r2, r3
 80066c8:	d10b      	bne.n	80066e2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	4a15      	ldr	r2, [pc, #84]	; (8006728 <UART_AdvFeatureConfig+0x160>)
 80066d2:	4013      	ands	r3, r2
 80066d4:	0019      	movs	r1, r3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	430a      	orrs	r2, r1
 80066e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e6:	2280      	movs	r2, #128	; 0x80
 80066e8:	4013      	ands	r3, r2
 80066ea:	d00b      	beq.n	8006704 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	4a0e      	ldr	r2, [pc, #56]	; (800672c <UART_AdvFeatureConfig+0x164>)
 80066f4:	4013      	ands	r3, r2
 80066f6:	0019      	movs	r1, r3
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	430a      	orrs	r2, r1
 8006702:	605a      	str	r2, [r3, #4]
  }
}
 8006704:	46c0      	nop			; (mov r8, r8)
 8006706:	46bd      	mov	sp, r7
 8006708:	b002      	add	sp, #8
 800670a:	bd80      	pop	{r7, pc}
 800670c:	fffdffff 	.word	0xfffdffff
 8006710:	fffeffff 	.word	0xfffeffff
 8006714:	fffbffff 	.word	0xfffbffff
 8006718:	ffff7fff 	.word	0xffff7fff
 800671c:	ffffefff 	.word	0xffffefff
 8006720:	ffffdfff 	.word	0xffffdfff
 8006724:	ffefffff 	.word	0xffefffff
 8006728:	ff9fffff 	.word	0xff9fffff
 800672c:	fff7ffff 	.word	0xfff7ffff

08006730 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b086      	sub	sp, #24
 8006734:	af02      	add	r7, sp, #8
 8006736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2280      	movs	r2, #128	; 0x80
 800673c:	2100      	movs	r1, #0
 800673e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006740:	f7fb fa5a 	bl	8001bf8 <HAL_GetTick>
 8006744:	0003      	movs	r3, r0
 8006746:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	2208      	movs	r2, #8
 8006750:	4013      	ands	r3, r2
 8006752:	2b08      	cmp	r3, #8
 8006754:	d10c      	bne.n	8006770 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2280      	movs	r2, #128	; 0x80
 800675a:	0391      	lsls	r1, r2, #14
 800675c:	6878      	ldr	r0, [r7, #4]
 800675e:	4a17      	ldr	r2, [pc, #92]	; (80067bc <UART_CheckIdleState+0x8c>)
 8006760:	9200      	str	r2, [sp, #0]
 8006762:	2200      	movs	r2, #0
 8006764:	f000 f82c 	bl	80067c0 <UART_WaitOnFlagUntilTimeout>
 8006768:	1e03      	subs	r3, r0, #0
 800676a:	d001      	beq.n	8006770 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800676c:	2303      	movs	r3, #3
 800676e:	e021      	b.n	80067b4 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	2204      	movs	r2, #4
 8006778:	4013      	ands	r3, r2
 800677a:	2b04      	cmp	r3, #4
 800677c:	d10c      	bne.n	8006798 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2280      	movs	r2, #128	; 0x80
 8006782:	03d1      	lsls	r1, r2, #15
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	4a0d      	ldr	r2, [pc, #52]	; (80067bc <UART_CheckIdleState+0x8c>)
 8006788:	9200      	str	r2, [sp, #0]
 800678a:	2200      	movs	r2, #0
 800678c:	f000 f818 	bl	80067c0 <UART_WaitOnFlagUntilTimeout>
 8006790:	1e03      	subs	r3, r0, #0
 8006792:	d001      	beq.n	8006798 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006794:	2303      	movs	r3, #3
 8006796:	e00d      	b.n	80067b4 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2220      	movs	r2, #32
 800679c:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2220      	movs	r2, #32
 80067a2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2274      	movs	r2, #116	; 0x74
 80067ae:	2100      	movs	r1, #0
 80067b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80067b2:	2300      	movs	r3, #0
}
 80067b4:	0018      	movs	r0, r3
 80067b6:	46bd      	mov	sp, r7
 80067b8:	b004      	add	sp, #16
 80067ba:	bd80      	pop	{r7, pc}
 80067bc:	01ffffff 	.word	0x01ffffff

080067c0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b094      	sub	sp, #80	; 0x50
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	60f8      	str	r0, [r7, #12]
 80067c8:	60b9      	str	r1, [r7, #8]
 80067ca:	603b      	str	r3, [r7, #0]
 80067cc:	1dfb      	adds	r3, r7, #7
 80067ce:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067d0:	e0a3      	b.n	800691a <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80067d4:	3301      	adds	r3, #1
 80067d6:	d100      	bne.n	80067da <UART_WaitOnFlagUntilTimeout+0x1a>
 80067d8:	e09f      	b.n	800691a <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067da:	f7fb fa0d 	bl	8001bf8 <HAL_GetTick>
 80067de:	0002      	movs	r2, r0
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	1ad3      	subs	r3, r2, r3
 80067e4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80067e6:	429a      	cmp	r2, r3
 80067e8:	d302      	bcc.n	80067f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80067ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d13d      	bne.n	800686c <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067f0:	f3ef 8310 	mrs	r3, PRIMASK
 80067f4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80067f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80067f8:	647b      	str	r3, [r7, #68]	; 0x44
 80067fa:	2301      	movs	r3, #1
 80067fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006800:	f383 8810 	msr	PRIMASK, r3
}
 8006804:	46c0      	nop			; (mov r8, r8)
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	494c      	ldr	r1, [pc, #304]	; (8006944 <UART_WaitOnFlagUntilTimeout+0x184>)
 8006812:	400a      	ands	r2, r1
 8006814:	601a      	str	r2, [r3, #0]
 8006816:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006818:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800681a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800681c:	f383 8810 	msr	PRIMASK, r3
}
 8006820:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006822:	f3ef 8310 	mrs	r3, PRIMASK
 8006826:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006828:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800682a:	643b      	str	r3, [r7, #64]	; 0x40
 800682c:	2301      	movs	r3, #1
 800682e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006830:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006832:	f383 8810 	msr	PRIMASK, r3
}
 8006836:	46c0      	nop			; (mov r8, r8)
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	689a      	ldr	r2, [r3, #8]
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	2101      	movs	r1, #1
 8006844:	438a      	bics	r2, r1
 8006846:	609a      	str	r2, [r3, #8]
 8006848:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800684a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800684c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800684e:	f383 8810 	msr	PRIMASK, r3
}
 8006852:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2220      	movs	r2, #32
 8006858:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2220      	movs	r2, #32
 800685e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	2274      	movs	r2, #116	; 0x74
 8006864:	2100      	movs	r1, #0
 8006866:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006868:	2303      	movs	r3, #3
 800686a:	e067      	b.n	800693c <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	2204      	movs	r2, #4
 8006874:	4013      	ands	r3, r2
 8006876:	d050      	beq.n	800691a <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	69da      	ldr	r2, [r3, #28]
 800687e:	2380      	movs	r3, #128	; 0x80
 8006880:	011b      	lsls	r3, r3, #4
 8006882:	401a      	ands	r2, r3
 8006884:	2380      	movs	r3, #128	; 0x80
 8006886:	011b      	lsls	r3, r3, #4
 8006888:	429a      	cmp	r2, r3
 800688a:	d146      	bne.n	800691a <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	2280      	movs	r2, #128	; 0x80
 8006892:	0112      	lsls	r2, r2, #4
 8006894:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006896:	f3ef 8310 	mrs	r3, PRIMASK
 800689a:	613b      	str	r3, [r7, #16]
  return(result);
 800689c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800689e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068a0:	2301      	movs	r3, #1
 80068a2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	f383 8810 	msr	PRIMASK, r3
}
 80068aa:	46c0      	nop			; (mov r8, r8)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	681a      	ldr	r2, [r3, #0]
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4923      	ldr	r1, [pc, #140]	; (8006944 <UART_WaitOnFlagUntilTimeout+0x184>)
 80068b8:	400a      	ands	r2, r1
 80068ba:	601a      	str	r2, [r3, #0]
 80068bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068be:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068c0:	69bb      	ldr	r3, [r7, #24]
 80068c2:	f383 8810 	msr	PRIMASK, r3
}
 80068c6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068c8:	f3ef 8310 	mrs	r3, PRIMASK
 80068cc:	61fb      	str	r3, [r7, #28]
  return(result);
 80068ce:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068d0:	64bb      	str	r3, [r7, #72]	; 0x48
 80068d2:	2301      	movs	r3, #1
 80068d4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068d6:	6a3b      	ldr	r3, [r7, #32]
 80068d8:	f383 8810 	msr	PRIMASK, r3
}
 80068dc:	46c0      	nop			; (mov r8, r8)
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	689a      	ldr	r2, [r3, #8]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	2101      	movs	r1, #1
 80068ea:	438a      	bics	r2, r1
 80068ec:	609a      	str	r2, [r3, #8]
 80068ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80068f0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f4:	f383 8810 	msr	PRIMASK, r3
}
 80068f8:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2220      	movs	r2, #32
 80068fe:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2220      	movs	r2, #32
 8006904:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2280      	movs	r2, #128	; 0x80
 800690a:	2120      	movs	r1, #32
 800690c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2274      	movs	r2, #116	; 0x74
 8006912:	2100      	movs	r1, #0
 8006914:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006916:	2303      	movs	r3, #3
 8006918:	e010      	b.n	800693c <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	69db      	ldr	r3, [r3, #28]
 8006920:	68ba      	ldr	r2, [r7, #8]
 8006922:	4013      	ands	r3, r2
 8006924:	68ba      	ldr	r2, [r7, #8]
 8006926:	1ad3      	subs	r3, r2, r3
 8006928:	425a      	negs	r2, r3
 800692a:	4153      	adcs	r3, r2
 800692c:	b2db      	uxtb	r3, r3
 800692e:	001a      	movs	r2, r3
 8006930:	1dfb      	adds	r3, r7, #7
 8006932:	781b      	ldrb	r3, [r3, #0]
 8006934:	429a      	cmp	r2, r3
 8006936:	d100      	bne.n	800693a <UART_WaitOnFlagUntilTimeout+0x17a>
 8006938:	e74b      	b.n	80067d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800693a:	2300      	movs	r3, #0
}
 800693c:	0018      	movs	r0, r3
 800693e:	46bd      	mov	sp, r7
 8006940:	b014      	add	sp, #80	; 0x50
 8006942:	bd80      	pop	{r7, pc}
 8006944:	fffffe5f 	.word	0xfffffe5f

08006948 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b08e      	sub	sp, #56	; 0x38
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006950:	f3ef 8310 	mrs	r3, PRIMASK
 8006954:	617b      	str	r3, [r7, #20]
  return(result);
 8006956:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006958:	637b      	str	r3, [r7, #52]	; 0x34
 800695a:	2301      	movs	r3, #1
 800695c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800695e:	69bb      	ldr	r3, [r7, #24]
 8006960:	f383 8810 	msr	PRIMASK, r3
}
 8006964:	46c0      	nop			; (mov r8, r8)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	681a      	ldr	r2, [r3, #0]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4925      	ldr	r1, [pc, #148]	; (8006a08 <UART_EndRxTransfer+0xc0>)
 8006972:	400a      	ands	r2, r1
 8006974:	601a      	str	r2, [r3, #0]
 8006976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006978:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800697a:	69fb      	ldr	r3, [r7, #28]
 800697c:	f383 8810 	msr	PRIMASK, r3
}
 8006980:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006982:	f3ef 8310 	mrs	r3, PRIMASK
 8006986:	623b      	str	r3, [r7, #32]
  return(result);
 8006988:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800698a:	633b      	str	r3, [r7, #48]	; 0x30
 800698c:	2301      	movs	r3, #1
 800698e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006992:	f383 8810 	msr	PRIMASK, r3
}
 8006996:	46c0      	nop			; (mov r8, r8)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	689a      	ldr	r2, [r3, #8]
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	2101      	movs	r1, #1
 80069a4:	438a      	bics	r2, r1
 80069a6:	609a      	str	r2, [r3, #8]
 80069a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069aa:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069ae:	f383 8810 	msr	PRIMASK, r3
}
 80069b2:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d118      	bne.n	80069ee <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069bc:	f3ef 8310 	mrs	r3, PRIMASK
 80069c0:	60bb      	str	r3, [r7, #8]
  return(result);
 80069c2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80069c6:	2301      	movs	r3, #1
 80069c8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	f383 8810 	msr	PRIMASK, r3
}
 80069d0:	46c0      	nop			; (mov r8, r8)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	681a      	ldr	r2, [r3, #0]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	2110      	movs	r1, #16
 80069de:	438a      	bics	r2, r1
 80069e0:	601a      	str	r2, [r3, #0]
 80069e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	f383 8810 	msr	PRIMASK, r3
}
 80069ec:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2220      	movs	r2, #32
 80069f2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2200      	movs	r2, #0
 80069fe:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006a00:	46c0      	nop			; (mov r8, r8)
 8006a02:	46bd      	mov	sp, r7
 8006a04:	b00e      	add	sp, #56	; 0x38
 8006a06:	bd80      	pop	{r7, pc}
 8006a08:	fffffedf 	.word	0xfffffedf

08006a0c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b084      	sub	sp, #16
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a18:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	225a      	movs	r2, #90	; 0x5a
 8006a1e:	2100      	movs	r1, #0
 8006a20:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	2252      	movs	r2, #82	; 0x52
 8006a26:	2100      	movs	r1, #0
 8006a28:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	0018      	movs	r0, r3
 8006a2e:	f7ff fc77 	bl	8006320 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a32:	46c0      	nop			; (mov r8, r8)
 8006a34:	46bd      	mov	sp, r7
 8006a36:	b004      	add	sp, #16
 8006a38:	bd80      	pop	{r7, pc}

08006a3a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a3a:	b580      	push	{r7, lr}
 8006a3c:	b086      	sub	sp, #24
 8006a3e:	af00      	add	r7, sp, #0
 8006a40:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a42:	f3ef 8310 	mrs	r3, PRIMASK
 8006a46:	60bb      	str	r3, [r7, #8]
  return(result);
 8006a48:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006a4a:	617b      	str	r3, [r7, #20]
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	f383 8810 	msr	PRIMASK, r3
}
 8006a56:	46c0      	nop			; (mov r8, r8)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	681a      	ldr	r2, [r3, #0]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	2140      	movs	r1, #64	; 0x40
 8006a64:	438a      	bics	r2, r1
 8006a66:	601a      	str	r2, [r3, #0]
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	f383 8810 	msr	PRIMASK, r3
}
 8006a72:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2220      	movs	r2, #32
 8006a78:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	0018      	movs	r0, r3
 8006a84:	f7ff fc44 	bl	8006310 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a88:	46c0      	nop			; (mov r8, r8)
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	b006      	add	sp, #24
 8006a8e:	bd80      	pop	{r7, pc}

08006a90 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b082      	sub	sp, #8
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006a98:	46c0      	nop			; (mov r8, r8)
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	b002      	add	sp, #8
 8006a9e:	bd80      	pop	{r7, pc}

08006aa0 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b088      	sub	sp, #32
 8006aa4:	af02      	add	r7, sp, #8
 8006aa6:	60f8      	str	r0, [r7, #12]
 8006aa8:	1d3b      	adds	r3, r7, #4
 8006aaa:	6019      	str	r1, [r3, #0]
 8006aac:	605a      	str	r2, [r3, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006aae:	2317      	movs	r3, #23
 8006ab0:	18fb      	adds	r3, r7, r3
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2274      	movs	r2, #116	; 0x74
 8006aba:	5c9b      	ldrb	r3, [r3, r2]
 8006abc:	2b01      	cmp	r3, #1
 8006abe:	d101      	bne.n	8006ac4 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x24>
 8006ac0:	2302      	movs	r3, #2
 8006ac2:	e04a      	b.n	8006b5a <HAL_UARTEx_StopModeWakeUpSourceConfig+0xba>
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	2274      	movs	r2, #116	; 0x74
 8006ac8:	2101      	movs	r1, #1
 8006aca:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	2224      	movs	r2, #36	; 0x24
 8006ad0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	681a      	ldr	r2, [r3, #0]
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	2101      	movs	r1, #1
 8006ade:	438a      	bics	r2, r1
 8006ae0:	601a      	str	r2, [r3, #0]

#if defined(USART_CR3_WUS)
  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	4a1e      	ldr	r2, [pc, #120]	; (8006b64 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xc4>)
 8006aea:	4013      	ands	r3, r2
 8006aec:	0019      	movs	r1, r3
 8006aee:	1d3b      	adds	r3, r7, #4
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	430a      	orrs	r2, r1
 8006af8:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_WUS */

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8006afa:	1d3b      	adds	r3, r7, #4
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d105      	bne.n	8006b0e <HAL_UARTEx_StopModeWakeUpSourceConfig+0x6e>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8006b02:	1d3b      	adds	r3, r7, #4
 8006b04:	68f8      	ldr	r0, [r7, #12]
 8006b06:	6819      	ldr	r1, [r3, #0]
 8006b08:	685a      	ldr	r2, [r3, #4]
 8006b0a:	f000 f860 	bl	8006bce <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	681a      	ldr	r2, [r3, #0]
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	2101      	movs	r1, #1
 8006b1a:	430a      	orrs	r2, r1
 8006b1c:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b1e:	f7fb f86b 	bl	8001bf8 <HAL_GetTick>
 8006b22:	0003      	movs	r3, r0
 8006b24:	613b      	str	r3, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b26:	693b      	ldr	r3, [r7, #16]
 8006b28:	2280      	movs	r2, #128	; 0x80
 8006b2a:	03d1      	lsls	r1, r2, #15
 8006b2c:	68f8      	ldr	r0, [r7, #12]
 8006b2e:	4a0e      	ldr	r2, [pc, #56]	; (8006b68 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xc8>)
 8006b30:	9200      	str	r2, [sp, #0]
 8006b32:	2200      	movs	r2, #0
 8006b34:	f7ff fe44 	bl	80067c0 <UART_WaitOnFlagUntilTimeout>
 8006b38:	1e03      	subs	r3, r0, #0
 8006b3a:	d004      	beq.n	8006b46 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa6>
  {
    status = HAL_TIMEOUT;
 8006b3c:	2317      	movs	r3, #23
 8006b3e:	18fb      	adds	r3, r7, r3
 8006b40:	2203      	movs	r2, #3
 8006b42:	701a      	strb	r2, [r3, #0]
 8006b44:	e002      	b.n	8006b4c <HAL_UARTEx_StopModeWakeUpSourceConfig+0xac>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2220      	movs	r2, #32
 8006b4a:	679a      	str	r2, [r3, #120]	; 0x78
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	2274      	movs	r2, #116	; 0x74
 8006b50:	2100      	movs	r1, #0
 8006b52:	5499      	strb	r1, [r3, r2]

  return status;
 8006b54:	2317      	movs	r3, #23
 8006b56:	18fb      	adds	r3, r7, r3
 8006b58:	781b      	ldrb	r3, [r3, #0]
}
 8006b5a:	0018      	movs	r0, r3
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	b006      	add	sp, #24
 8006b60:	bd80      	pop	{r7, pc}
 8006b62:	46c0      	nop			; (mov r8, r8)
 8006b64:	ffcfffff 	.word	0xffcfffff
 8006b68:	01ffffff 	.word	0x01ffffff

08006b6c <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b086      	sub	sp, #24
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2274      	movs	r2, #116	; 0x74
 8006b78:	5c9b      	ldrb	r3, [r3, r2]
 8006b7a:	2b01      	cmp	r3, #1
 8006b7c:	d101      	bne.n	8006b82 <HAL_UARTEx_EnableStopMode+0x16>
 8006b7e:	2302      	movs	r3, #2
 8006b80:	e021      	b.n	8006bc6 <HAL_UARTEx_EnableStopMode+0x5a>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2274      	movs	r2, #116	; 0x74
 8006b86:	2101      	movs	r1, #1
 8006b88:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b8a:	f3ef 8310 	mrs	r3, PRIMASK
 8006b8e:	60bb      	str	r3, [r7, #8]
  return(result);
 8006b90:	68bb      	ldr	r3, [r7, #8]

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8006b92:	617b      	str	r3, [r7, #20]
 8006b94:	2301      	movs	r3, #1
 8006b96:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f383 8810 	msr	PRIMASK, r3
}
 8006b9e:	46c0      	nop			; (mov r8, r8)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	2102      	movs	r1, #2
 8006bac:	430a      	orrs	r2, r1
 8006bae:	601a      	str	r2, [r3, #0]
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	f383 8810 	msr	PRIMASK, r3
}
 8006bba:	46c0      	nop			; (mov r8, r8)

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2274      	movs	r2, #116	; 0x74
 8006bc0:	2100      	movs	r1, #0
 8006bc2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006bc4:	2300      	movs	r3, #0
}
 8006bc6:	0018      	movs	r0, r3
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	b006      	add	sp, #24
 8006bcc:	bd80      	pop	{r7, pc}

08006bce <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8006bce:	b580      	push	{r7, lr}
 8006bd0:	b084      	sub	sp, #16
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	60f8      	str	r0, [r7, #12]
 8006bd6:	1d3b      	adds	r3, r7, #4
 8006bd8:	6019      	str	r1, [r3, #0]
 8006bda:	605a      	str	r2, [r3, #4]
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	2210      	movs	r2, #16
 8006be4:	4393      	bics	r3, r2
 8006be6:	001a      	movs	r2, r3
 8006be8:	1d3b      	adds	r3, r7, #4
 8006bea:	889b      	ldrh	r3, [r3, #4]
 8006bec:	0019      	movs	r1, r3
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	430a      	orrs	r2, r1
 8006bf4:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	021b      	lsls	r3, r3, #8
 8006bfe:	0a19      	lsrs	r1, r3, #8
 8006c00:	1d3b      	adds	r3, r7, #4
 8006c02:	799b      	ldrb	r3, [r3, #6]
 8006c04:	061a      	lsls	r2, r3, #24
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	430a      	orrs	r2, r1
 8006c0c:	605a      	str	r2, [r3, #4]
}
 8006c0e:	46c0      	nop			; (mov r8, r8)
 8006c10:	46bd      	mov	sp, r7
 8006c12:	b004      	add	sp, #16
 8006c14:	bd80      	pop	{r7, pc}
	...

08006c18 <__libc_init_array>:
 8006c18:	b570      	push	{r4, r5, r6, lr}
 8006c1a:	2600      	movs	r6, #0
 8006c1c:	4d0c      	ldr	r5, [pc, #48]	; (8006c50 <__libc_init_array+0x38>)
 8006c1e:	4c0d      	ldr	r4, [pc, #52]	; (8006c54 <__libc_init_array+0x3c>)
 8006c20:	1b64      	subs	r4, r4, r5
 8006c22:	10a4      	asrs	r4, r4, #2
 8006c24:	42a6      	cmp	r6, r4
 8006c26:	d109      	bne.n	8006c3c <__libc_init_array+0x24>
 8006c28:	2600      	movs	r6, #0
 8006c2a:	f000 f821 	bl	8006c70 <_init>
 8006c2e:	4d0a      	ldr	r5, [pc, #40]	; (8006c58 <__libc_init_array+0x40>)
 8006c30:	4c0a      	ldr	r4, [pc, #40]	; (8006c5c <__libc_init_array+0x44>)
 8006c32:	1b64      	subs	r4, r4, r5
 8006c34:	10a4      	asrs	r4, r4, #2
 8006c36:	42a6      	cmp	r6, r4
 8006c38:	d105      	bne.n	8006c46 <__libc_init_array+0x2e>
 8006c3a:	bd70      	pop	{r4, r5, r6, pc}
 8006c3c:	00b3      	lsls	r3, r6, #2
 8006c3e:	58eb      	ldr	r3, [r5, r3]
 8006c40:	4798      	blx	r3
 8006c42:	3601      	adds	r6, #1
 8006c44:	e7ee      	b.n	8006c24 <__libc_init_array+0xc>
 8006c46:	00b3      	lsls	r3, r6, #2
 8006c48:	58eb      	ldr	r3, [r5, r3]
 8006c4a:	4798      	blx	r3
 8006c4c:	3601      	adds	r6, #1
 8006c4e:	e7f2      	b.n	8006c36 <__libc_init_array+0x1e>
 8006c50:	08006cdc 	.word	0x08006cdc
 8006c54:	08006cdc 	.word	0x08006cdc
 8006c58:	08006cdc 	.word	0x08006cdc
 8006c5c:	08006ce0 	.word	0x08006ce0

08006c60 <memset>:
 8006c60:	0003      	movs	r3, r0
 8006c62:	1882      	adds	r2, r0, r2
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d100      	bne.n	8006c6a <memset+0xa>
 8006c68:	4770      	bx	lr
 8006c6a:	7019      	strb	r1, [r3, #0]
 8006c6c:	3301      	adds	r3, #1
 8006c6e:	e7f9      	b.n	8006c64 <memset+0x4>

08006c70 <_init>:
 8006c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c72:	46c0      	nop			; (mov r8, r8)
 8006c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c76:	bc08      	pop	{r3}
 8006c78:	469e      	mov	lr, r3
 8006c7a:	4770      	bx	lr

08006c7c <_fini>:
 8006c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c7e:	46c0      	nop			; (mov r8, r8)
 8006c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c82:	bc08      	pop	{r3}
 8006c84:	469e      	mov	lr, r3
 8006c86:	4770      	bx	lr
