{
	"Getting Started": {
		"Getting Started": [
			"step_one",
			"zero"
		]
	},
	"Verilog Language": {
		"Basics": [
			"wire",
			"wire4",
			"notgate",
			"andgate",
			"norgate",
			"xnorgate",
			"wire_decl",
			"7458"
		],
		"Vectors": [
			"vector0",
			"vector1",
			"vector2",
			"vectorgates",
			"gates4",
			"vector3",
			"vectorr",
			"vector4",
			"vector5"

		],
		"Procedures": [
			"alwaysblock1",
			"alwaysblock2",
			"always_if",
			"always_if2",
			"always_case",
			"always_case2",
			"always_casez",
			"always_nolatches"
		],
		"More Verilog Features": [
			"conditional",
			"reduction",
			"gates100",
			"vector100r",
			"popcount255",
			"adder100i",
			"bcdadd100"
		]
	},
	"Combinational Logic": {
		"Basic Gates": [
			"m2014_q4h",
			"m2014_q4i",
			"m2014_q4e",
			"m2014_q4f",
			"m2014_q4g",
			"gates",
			"7420",
			"truthtable1",
			"mt2015_eq2",
			"mt2015_q4a",
			"mt2015_q4b",
			"mt2015_q4",
			"ringer",
			"thermostat",
			"popcount3",
			"gatesv",
			"gatesv100"
		],
		"Multiplexers": [
			"mux2to1",
			"mux2to1v",
			"mux9to1v",
			"mux256to1",
			"mux256to1v"
		],
		"Arithmetic Circuits": [
			"hadd",
			"fadd",
			"adder3",
			"m2014_q4j",
			"ece241_2014_q1c",
			"adder100",
			"bcdadd4"
		],
		"Karnaugh Map to Circuit": [
			"kmap1",
			"kmap2",
			"kmap3",
			"kmap4",
			"ece241_2013_q2",
			"m2014_q3",
			"2012_q1g",
			"ece241_2014_q3"
		]
	},
	"Sequential Logic": {
		"Latches and Flip-Flops": [
			"dff",
			"dff8",
			"dff8r",
			"dff8p",
			"dff8ar",
			"dff16e",
			"m2014_q4a",
			"m2014_q4b",
			"m2014_q4c",
			"m2014_q4d",
			"mt2015_muxdff",
			"2014_q4a",
			"ece241_2014_q4",
			"ece241_2013_q7",
			"edgedetect",
			"edgedetect2",
			"edgecapture",
			"dualedge"

		],
		"Counters": [
			"count15",
			"count10",
			"count1to10",
			"countslow",
			"ece241_2014_q7a",
			"ece241_2014_q7b",
			"countbcd",
			"count_clock",
			"timer"
		],
		"Shift Registers": [
			"shift4",
			"rotate100",
			"shift18",
			"lfsr5",
			"mt2015_lfsr",
			"lfsr32",
			"m2014_q4k",
			"2014_q4b",
			"ece241_2013_q12",
			"history_shift"
		],
		"Cellular Automata": [
			"rule90",
			"rule110",
			"conwaylife"
		],
		"Finite State Machines": [
			"fsm1",
			"fsm1s",
			"fsm2",
			"fsm2s",
			"fsm3comb",
			"fsm3onehot",
			"fsm3",
			"fsm3s",
			"ece241_2013_q4",
			"lemmings1",
			"lemmings2",
			"lemmings3",
			"lemmings4",
			"fsm_onehot",
			"fsm_ps2",
			"fsm_ps2data",
			"fsm_serial",
			"fsm_serialdata",
			"fsm_serialdp",
			"fsm_hdlc",
			"ece241_2013_q8",
			"ece241_2014_q5a",
			"ece241_2014_q5b",
			"2014_q3fsm",
			"2014_q3bfsm",
			"2014_q3c",
			"m2014_q6b",
			"m2014_q6c",
			"m2014_q6",
			"2012_q2fsm",
			"2012_q2b",
			"2013_q2afsm",
			"2013_q2bfsm",
			"counter_2bc"
		],
		"Building Larger Circuits": [
			"review2015_count1k",
			"review2015_shiftcount",
			"review2015_fsmseq",
			"review2015_fsmshift",
			"review2015_fsm",
			"review2015_fancytimer",
			"review2015_fsmonehot",
			"gshare"
		]
	},
	"Verification: Reading Simulations": {
		"Finding bugs in code": [
			"bugs_mux2",
			"bugs_nand3",
			"bugs_mux4",
			"bugs_addsubz",
			"bugs_case"
		],
		"Circuit from waveform": [
			"circuit1",
			"circuit2",
			"circuit3",
			"circuit4",
			"circuit5",
			"circuit6",
			"circuit7",
			"circuit8",
			"circuit9",
			"circuit10"
		]
	}

}
