<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>filtersIP</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">clk</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>filters</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_hls_fir_filter_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>69ce0c7d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>filters</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_hls_fir_filter_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>69ce0c7d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9fe92e30</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>filt_select</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>val</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.XADC_DATA_SIZE&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>result</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.XADC_DATA_SIZE&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>M</spirit:name>
        <spirit:displayName>M</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.M">23</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>XADC_DATA_SIZE</spirit:name>
        <spirit:displayName>Xadc Data Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.XADC_DATA_SIZE">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>XANT_ADDR_SIZE</spirit:name>
        <spirit:displayName>Xant Addr Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.XANT_ADDR_SIZE">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>XCOEF_DATA_SIZE</spirit:name>
        <spirit:displayName>Xcoef Data Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.XCOEF_DATA_SIZE">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>XCOEF_ADDR_SIZE</spirit:name>
        <spirit:displayName>Xcoef Addr Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.XCOEF_ADDR_SIZE">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ip/fir_filter_0/fir_filter_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/bram_coefs/bram_coefs.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/bram_xant/bram_xant.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common/mux2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common/mux3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common/mux4.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rbuf.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../filters/vivado/sim/filters_coefs.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/filters.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_3efe3cd8</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_hls_fir_filter_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="hls" xilinx:name="fir_filter" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ip/fir_filter_0/fir_filter_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/bram_coefs/bram_coefs.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/bram_xant/bram_xant.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common/mux2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common/mux3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common/mux4.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rbuf.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../filters/vivado/sim/filters_coefs.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/filters.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_hls_fir_filter_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="hls" xilinx:name="fir_filter" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/filtersIP_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9fe92e30</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>filtersIP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>M</spirit:name>
      <spirit:displayName>M</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.M">23</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>XADC_DATA_SIZE</spirit:name>
      <spirit:displayName>Xadc Data Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.XADC_DATA_SIZE">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>XANT_ADDR_SIZE</spirit:name>
      <spirit:displayName>Xant Addr Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.XANT_ADDR_SIZE">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>XCOEF_DATA_SIZE</spirit:name>
      <spirit:displayName>Xcoef Data Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.XCOEF_DATA_SIZE">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>XCOEF_ADDR_SIZE</spirit:name>
      <spirit:displayName>Xcoef Addr Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.XCOEF_ADDR_SIZE">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">filters_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>filtersIP</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:filters:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2022-06-06T23:39:44Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347dc3ee_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ebf3800_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bd5d792_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c09578_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ccfbc7e_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ecc222c_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@765df99d_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a232086_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3891c574_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6c12d3_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7178698a_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@490654d_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f4f9af_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a2cfe4a_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@193b18e8_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3bf83f_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2041d79b_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535edda0_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fba8a8c_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8cf24a_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1c2696_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b4c227_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@361f1335_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0d1732_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22da84cb_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a5dcfc7_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6376a4d8_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1110a504_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bed480c_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dbf736a_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df4c385_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c95814_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326ae953_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2b7a02_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af09aa2_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf5393c_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744d9b72_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22def0bc_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fbbe5aa_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e9334d_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@623b7314_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f05f3c_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d8de878_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426ee37a_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea06b2e_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c7f3f51_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4988445d_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120e48bd_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@498d0bc5_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b9caad_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b50c08_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29bffd26_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70fd55a3_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f8f95f_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74fbb4dc_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200a0a33_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa1d1e1_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fdaa70_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208bf281_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ffee68_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec413f8_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed0f211_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9b14fe_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@144f3d5c_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="1d358f06"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a26e95ef"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="efcf9dc9"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="20650e21"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="319b2453"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
