// Seed: 2263469575
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5, id_6, id_7 = ~1;
  wire id_8;
  initial id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = "";
  assign id_5 = 1;
  module_0(
      id_4, id_4, id_4, id_4
  );
  assign id_5 = id_1;
  if (("")) assign id_5 = id_1;
  else begin
    wire id_6;
    wire id_7, id_8, id_9, id_10;
    final
    `define pp_11 0
  end
endmodule
