# VHDL_De1Soc
Code developed for the Terassic De1-SoC FPGA
This code is VHDL register transfer level code as well as some description level code.

CP1 is a Sycnronus Up counter timer.

Project 1 encompases multiple components, add4 is a 4 bit adder made of the FA (full adder) component. Datch and Dlatch are the same code (Dlatch is reserved in quartus) MUX is the multiplexing device to change ALU mode.

