m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1
vhalf_add
Z0 !s110 1655128368
!i10b 1
!s100 RZP8KOnhFC6dP][JdN1KH0
IaZm_GR<^Iza<7OPXAbUe82
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/XO-Workspace/Personal_Project/OtherWorkspace/TianXuanVerilogCourse/GowinTest/GowinTest/src
w1655127815
8D:/XO-Workspace/Personal_Project/OtherWorkspace/TianXuanVerilogCourse/GowinTest/GowinTest/src/half_add.v
FD:/XO-Workspace/Personal_Project/OtherWorkspace/TianXuanVerilogCourse/GowinTest/GowinTest/src/half_add.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1655128368.000000
!s107 D:/XO-Workspace/Personal_Project/OtherWorkspace/TianXuanVerilogCourse/GowinTest/GowinTest/src/half_add.v|
!s90 -reportprogress|300|-work|half_add|-stats=none|D:/XO-Workspace/Personal_Project/OtherWorkspace/TianXuanVerilogCourse/GowinTest/GowinTest/src/half_add.v|
!i113 1
Z5 o-work half_add
Z6 tCvgOpt 0
vhalf_add_tb
R0
!i10b 1
!s100 A^GY2mdBdh5E9YQL0V>aa0
IR?=OdS5j;bal:Uz0gJW5f2
R1
R2
w1655128362
8D:/XO-Workspace/Personal_Project/OtherWorkspace/TianXuanVerilogCourse/GowinTest/GowinTest/src/half_add_tb.v
FD:/XO-Workspace/Personal_Project/OtherWorkspace/TianXuanVerilogCourse/GowinTest/GowinTest/src/half_add_tb.v
L0 3
R3
r1
!s85 0
31
R4
!s107 D:/XO-Workspace/Personal_Project/OtherWorkspace/TianXuanVerilogCourse/GowinTest/GowinTest/src/half_add_tb.v|
!s90 -reportprogress|300|-work|half_add|-stats=none|D:/XO-Workspace/Personal_Project/OtherWorkspace/TianXuanVerilogCourse/GowinTest/GowinTest/src/half_add_tb.v|
!i113 1
R5
R6
