/*!
 *  Copyright (c) 2020 by Contributors
 * \file stream_inference.cc
 * \brief mutate ir for scheduling streaming ops
 */
#include <tvm/ir.h>
#include <tvm/ir_pass.h>
#include <tvm/ir_mutator.h>
#include <tvm/ir_visitor.h>
#include <tvm/ir_pass.h>
#include <tvm/operation.h>
#include <unordered_map>
#include "./ir_util.h"
#include <ir/IREquality.h>
#include <arithmetic/Substitute.h>

namespace TVM {
namespace ir {

using std::string;
using std::vector;
using std::unordered_map;
using std::unordered_set;

struct ArrayHasher {
    std::size_t operator()(const std::array<int, 3>& a) const {
        std::size_t h = 0;
        for (auto e : a) {
            h ^= std::hash<int>{}(e)  + 0x9e3779b9 + (h << 6) + (h >> 2); 
        }
        return h;
    }   
};

struct IoInfo {
  DeviceType    dev_type;
  StorageType   storage_type; 
  int           mem_port{-1};
  StreamType    stream_type;
  int           channel_depth{-1}; 
  int           burst_len{-1}; 
};

enum AccessState {
  ReadOnly = 0,
  WriteOnly,
  ReadWrite,
};

struct DataChannel {
  string var_name;  // tensor name
  string source_pe; // source PE name
  string dest_pe;   // dest PE name
};

// Systolic array PE information
// Data loader and drainer included
struct SystolicPe {
  string pe_name;
  unordered_map<string, DataChannel> data_out; // var_name to channel info
  unordered_map<string, DataChannel> data_in;  // var_name to channel info
};

struct KernelArg {
  string kernel_name;
  int arg_index;
  int fifo_depth;
};

// The stream information of a buffer
struct StreamInfo {
    vector<int>    index_array;
    vector<int>    depth_array;
    int            max_consumers{0}; // for producer buffer
};
    
inline Expr Type2Expr(const Type& t) {
  if (t.code()  == Type::Handle) 
    return StringImm::make("handle");
  std::ostringstream os;
  os << t;
  return StringImm::make(os.str());
}

inline std::vector<string> split(string delimiter, string s) {
  size_t pos = 0;
  string token;
  std::vector<string> rets;
  while ((pos = s.find(delimiter)) != std::string::npos) {
      token = s.substr(0, pos);
      rets.push_back(token);
      s.erase(0, pos + delimiter.length());
  }
  rets.push_back(s);
  return rets;
}

// Substitute the target buffer consumers with channel buffers
class PipeReadSubstitutor final : public IRMutator {
 public: 
  PipeReadSubstitutor(vector<int> _index_array,
    string _target_buffer_name,
    StreamInfo _target_buffer_stream_info,
    unordered_map<int, VarExpr>&  _channel_index_to_new_buffers) :
    index_array(_index_array), 
    target_buffer_name(_target_buffer_name),
    target_buffer_stream_info(_target_buffer_stream_info),
    channel_index_to_new_buffers(_channel_index_to_new_buffers) {}

  Stmt Mutate(Stmt stmt) final {
    if (!hit_target_channel_load) {
        Stmt ret = IRMutator::Mutate(stmt);

        // Add temp to save value before the statement
        if (hit_target_channel_load) {
            if (search_first_stmt_with_target == 0) {
                HCL_DEBUG_LEVEL(2) << "Insert streaming channel reader of "
                    << target_buffer_name << " before "
                    << "the first Stmt consumer: "<< ret;

                // Loading data from the channel 
                // TODO: support multiple index case
                auto index = index_array[0]; 
                auto target_load_op = target_load_expr.as<Load>();
                CHECK(target_load_op);
                CHECK(channel_index_to_new_buffers.count(index)) << index;
                VarExpr channel_buf(channel_index_to_new_buffers[index].node_); 
                Expr new_load = Load::make(target_load_op->type, 
                    channel_buf, target_load_op->index, target_load_op->predicate);

                Stmt s;
                // Handle different cases for reading in Select op
                // 1. read channel in condition (ignored)
                // 2. read channel in expressions
                if (insert_conditional_load && false) {
                    HCL_DEBUG_LEVEL(2) << "[debug] Hmm.. Insert cond store...";
                    CHECK(condition_node.defined());
                    auto select_op = condition_node.as<Select>();
                    CHECK(select_op); 

                    // Merge the two conditional stores
                    if (auto store_op = ret.as<Store>()) {
                        HCL_DEBUG_LEVEL(2) << "[debug] Merge to single IfThenElse...";

                        Stmt first = Store::make(new_var, new_load, 0, UIntImm::make(UInt(1), 1));
                        Stmt new_first_store = Store::make(store_op->buffer_var, new_var, store_op->index, store_op->predicate);
                        first = Block::make(first, new_first_store);

                        Stmt second = Store::make(new_var, 0, 0, UIntImm::make(UInt(1), 1));
                        Stmt new_second_store = Store::make(store_op->buffer_var, select_op->false_value, store_op->index, store_op->predicate);
                        second = Block::make(second, new_second_store);
                        ret = IfThenElse::make(select_op->condition, first, second);
                    }
                     
                } else {
                    s = Store::make(new_var, new_load, 0, UIntImm::make(UInt(1), 1));
                    ret = Block::make(s, ret);
                }
                ret = Allocate::make(new_var, target_load_op->type, {1}, 
                        make_const(Bool(target_load_op->type.lanes()), true), ret);
                ret = AttrStmt::make(new_var, attr::storage_scope, 
                        StringImm::make("global"), ret);
            }
            search_first_stmt_with_target++;
        }
        return ret;
    }
    return IRMutator::Mutate(stmt);
  }

  // Here we should check whether the accessing 
  // sequence is the same as the producer
  Expr Mutate_(const Load* op, const Expr& e) {
    auto name = op->buffer_var.get()->name_hint;
    if (name == target_buffer_name) {
        if (hit_target_channel_load) {
            CHECK(target_load_access_indices.size() > 0);
            Expr prev_index = target_load_access_indices[0];

            // Same buffer access with different index
            if (!equal(op->index, prev_index)) {
              LOG(FATAL) << "Invalid FIFO consumer \"" << name << "\". "
                << "It has more than buffer "
                << "access with different indices: " << name << "["
                << prev_index << "], " << name 
                << "[" << op->index << "]..."; 
              return e;

            // Same buffer access with same index
            } else {
                CHECK(new_var.defined());
                return Load::make(op->type, new_var, 0, op->predicate);
            }
        }
        hit_target_channel_load = true;
        CHECK(new_var.defined());
        target_load_expr = e;
        target_load_access_indices.push_back(op->index);

        if (inside_select_node) {
            HCL_DEBUG_LEVEL(2) << "[debug] Hmm.. Found load inside the select expr...";
            insert_conditional_load = true;
        }
        return Load::make(op->type, new_var, 0, op->predicate);
    }
    return IRMutator::Mutate_(op, e);
  }

  // Handle the load inside Select case 
  Expr Mutate_(const Select* op, const Expr& e) {
    inside_select_node = true;
    Expr expr = IRMutator::Mutate_(op, e);
    condition_node = e;
    inside_select_node = false;
    return expr;
  }

  Stmt SubstituteBufferLoads(Stmt s) {
    new_var = VarExpr(target_buffer_name + ".temp");
    Stmt new_body = Mutate(s);
    return new_body;
  }

  vector<int> index_array;
  string target_buffer_name;
  StreamInfo  target_buffer_stream_info;
  unordered_map<int, VarExpr>& channel_index_to_new_buffers;

  VarExpr new_var;
  Expr target_load_expr;
  Expr condition_node;
  bool hit_target_channel_load{false};
  bool inside_select_node{false};
  bool insert_conditional_load{false};
  int search_first_stmt_with_target{0};
  vector<Expr> target_load_access_indices;
};

class CheckExternModule final : public IRMutator {
 public:
  Stmt Mutate_(const ExternModule* op, const Stmt& s) {
    if (op->attr_key == "autosa") {
      has_ext_module = true;
      Expr value = this->Mutate(op->value);
      Stmt body = this->Mutate(op->body);
      auto annotate_keys = op->annotate_keys;
      auto annotate_values = op->annotate_values;
      annotate_keys.push_back(StringImm::make("axis"));
      annotate_values.push_back(StringImm::make("1"));
      return ExternModule::make(op->attr_key, value, body,
          annotate_keys, annotate_values);

    } else {
      Stmt stmt = IRMutator::Mutate_(op, s);
      return stmt;
    }
  }
  bool has_ext_module{false};
};

// Create new channels and substitute previous buffer
class PipeWriteSubstitutor final : public IRMutator {
 public: 
  PipeWriteSubstitutor(vector<int> _index_array,
    string _target_buffer_name,
    StreamInfo _target_buffer_stream_info,
    unordered_map<int, VarExpr>&  _channel_index_to_new_buffers,
    unordered_map<string, Type> _dtype,
    bool _has_ext_module) :
    index_array(_index_array), 
    target_buffer_name(_target_buffer_name),
    target_buffer_stream_info(_target_buffer_stream_info),
    channel_index_to_new_buffers(_channel_index_to_new_buffers),
    dtype(_dtype), has_ext_module(_has_ext_module) {}
  
  Stmt Mutate_(const ExternModule* op, const Stmt& s) {
    CHECK(has_ext_module);
    if (op->attr_key == "autosa") {
      Expr value = this->Mutate(op->value);
      Stmt body = this->Mutate(op->body);
      auto annotate_keys = op->annotate_keys;
      auto annotate_values = op->annotate_values;
      annotate_keys.push_back(StringImm::make("axis"));
      annotate_values.push_back(StringImm::make("1"));
      return ExternModule::make(op->attr_key, value, body, annotate_keys, annotate_values);
    } else {
      Stmt stmt = IRMutator::Mutate_(op, s);
      return stmt;
    }
  }

  Stmt Mutate_(const Store* op, const Stmt& s) {
    auto name = op->buffer_var.get()->name_hint;

    // Use a temp value to store the value into a temp
    // There should only be a signle store for the target buffer
    if (name == target_buffer_name) {
        if (has_ext_module) {
          HCL_DEBUG_LEVEL(2) << " [FIFO writer buffer alloc] Skip. found ext mod";
        } else {
          CHECK(!buffer_created) << "Failure: trying to stream tensor \""
              << name << "\" that has been written for multiple times...";
          HCL_DEBUG_LEVEL(2) << "Found target buffer store of " << name;
        }

        buffer_created = true;
        VarExpr temp(name + ".temp");
        CHECK(dtype.count(target_buffer_name));
        auto type = dtype[target_buffer_name];
        Stmt stmt = Store::make(temp, op->value, 0, op->predicate);
        
        // Create buffers for vars in index array
        for (size_t k = 0; k < index_array.size(); k++) {
            auto index = -1 * index_array[k];
            auto new_name = name + ".pipe." + std::to_string(index);
            VarExpr new_channel_buffer(new_name);
            channel_index_to_new_buffers[index] = new_channel_buffer;
            HCL_DEBUG_LEVEL(2) << "Adding new buffer " << new_name << " for channel #" << index << "...";

            // Create store nodes to save the temp var
            Expr e = Load::make(type, temp, 0, op->predicate);
            Stmt s = Store::make(new_channel_buffer, e, op->index, op->predicate);
            stmt = Block::make(stmt, s);
        }

        // Write back to original buffer if some
        // consumers still reads from it
        if (write_back) {
            Expr e = Load::make(type, temp, 0, op->predicate);
            Stmt s = Store::make(op->buffer_var, e, op->index, op->predicate);
            stmt = Block::make(stmt, s);
        } else {
            unused_buffers.push_back(op->buffer_var);
            HCL_DEBUG_LEVEL(2) << " -- Not writting back to original buffer... "
                << "Buffer " << op->buffer_var << " became unused...";
        }

        if (has_ext_module) {
          return s;
        }
        
        // Allocate a temp variable to save the FIFO value
        stmt = Allocate::make(temp, type, {1}, make_const(Bool(type.lanes()), true), stmt);
        stmt = AttrStmt::make(temp, attr::storage_scope, StringImm::make("global"), stmt);
        return stmt;
    }
    return IRMutator::Mutate_(op, s);
  }

  Stmt CreatePipeBuffers(Stmt stmt, Array<Expr> shape) {
    write_back = ((int)index_array.size() 
        == target_buffer_stream_info.max_consumers) ? false : true;
    Stmt s = Mutate(stmt);

    // Add buffer allocation nodes
    // at the beginning of the producer stage (stream_scope attr)
    for (auto index : index_array) {
        index *= -1;
        CHECK(channel_index_to_new_buffers.count(index)) << index;
        VarExpr buf(channel_index_to_new_buffers.at(index).node_); 
        auto channel_index = index; 

        int channel_depth = -1;
        auto index_array = target_buffer_stream_info.index_array;
        for (size_t k = 0; k < index_array.size(); k++) {
            if (index_array[k] == channel_index) {
              channel_depth = target_buffer_stream_info.depth_array[k];
            }
        }
        CHECK(channel_depth != -1);
        CHECK(dtype.count(target_buffer_name));
        Type type = dtype[target_buffer_name];

        Stmt attr = StreamStmt::make(
              buf, 0, IntImm::make(Int(32), channel_index), 0,
              StreamType::ATTR, channel_depth, Array<Expr>(), Array<Expr>()); 
        Array<Stmt> attrs = { attr };
        s = Allocate::make(buf, type, shape, 
                   make_const(Bool(type.lanes()), true), s, attrs, Expr(), string());
        s = AttrStmt::make(buf, attr::storage_scope, 
                StringImm::make("global"), s);
    }

    return RemoveNoOp(s);
  }

  vector<int> index_array;
  string target_buffer_name;
  StreamInfo  target_buffer_stream_info;
  unordered_map<int, VarExpr>& channel_index_to_new_buffers;
  unordered_map<string, Type> dtype;

  bool has_ext_module{false};
  bool buffer_created{false};
  bool write_back;
  vector<VarExpr> unused_buffers;
  
};

// Mutate the Allocate Stmt and add StreamStmt into the attr 
class AllocateAttrDecorator final : public IRMutator {
 public: 
  AllocateAttrDecorator(
    unordered_map<string, vector<int> > _global_channel_trace,
    unordered_map<string, StreamInfo>  _inter_stage_channels,
    unordered_map<string, Type> _dtype,
    unordered_map<string, Array<Expr> > _shape)
    : global_channel_trace(_global_channel_trace),
      inter_stage_channels(_inter_stage_channels), dtype(_dtype), shape(_shape) {}

  // Add StreamStmt as attributes to stream_scoped Allocate
  Stmt Mutate_(const Allocate* op, const Stmt& s) {
    Stmt stmt = IRMutator::Mutate_(op, s);
    op = stmt.as<Allocate>();

    string name = op->buffer_var.get()->name_hint;
    if (global_channel_trace.count(name)) {
      HCL_DEBUG_LEVEL(2) << "Found Streaming Channel " << name;
      auto params = global_channel_trace[name];
      int channel_index = params[0];
      int channel_depth = params[1];
      Stmt attr = StreamStmt::make(
            op->buffer_var, 0, IntImm::make(Int(32), channel_index), 0,
            StreamType::ATTR, channel_depth, Array<Expr>(), Array<Expr>()); 
      Array<Stmt> attrs = op->attrs;
      attrs.push_back(attr);
      return Allocate::make(op->buffer_var, op->type, op->extents,
                            op->condition, op->body, attrs,
                            op->new_expr, op->free_function);
    }
    return stmt;
  }

  // Mutate the stage body (with in the producer)
  // 1. Add new buffers (decorated with StreamStmt) as channels
  // 2. Add temp value to store the read value from prodoucer buffer
  Stmt Mutate_(const AttrStmt* op, const Stmt& s) {
    if (op->attr_key == attr::stream_attrs) {
        VarExpr var(op->node.node_);
        string buffer_name = var.get()->name_hint;
        Stmt body = op->body;

        CHECK(op->value.as<IntImm>());
        int index =  op->value.as<IntImm>()->value;
        HCL_DEBUG_LEVEL(2) << "Adding channel index " << index 
            << " for tensor " << buffer_name << " into the array...";

        // Map from channel name to channel index
        // E.g. Tensor B : channel index -1 (producer)
        unordered_map<string, vector<int> > index_map;
        index_map[buffer_name].push_back(index);

        while (auto attr = body.as<AttrStmt>()) {
            if (attr->attr_key != attr::stream_attrs) {
                body = attr->body;
                continue;
            }

            VarExpr attr_var(attr->node.node_);
            string attr_name = attr_var.get()->name_hint;
            CHECK(attr->value.as<IntImm>());
            int attr_index =  attr->value.as<IntImm>()->value;

            if (index_map[attr_name].size() > 0) {
                int last_index = index_map[attr_name].back();
                CHECK(attr_index * last_index > 0) 
                    << "Tensor " << attr_name << " cannot be read and written "
                    << "at the same time";
            }
            HCL_DEBUG_LEVEL(2) << "Adding channel index " << attr_index 
                << " for tensor " << attr_name << " into the array...";
            index_map[attr_name].push_back(attr_index);
            body = attr->body;
        }

        // Mutate the body statement for each entry in the index map
        for (auto& kv : index_map) {
            
            auto buf_name = kv.first;
            CHECK(inter_stage_channels.count(buf_name));
            auto info = inter_stage_channels[buf_name];
            // Producers nested attrs (i.e. used to create channel writes)
            // 1. Create new buffers (attributed with StreamStmt)
            //    before pushing into the producer buffer
            vector<int> index_array = kv.second;
            if (index_array.back() < 0) {
                std::string index_array_str;
                HCL_DEBUG_LEVEL(2) << " -- Creating channel buffers on the producer side (write to "
                  << buf_name << ")...";
                
                // Check if the producer FIFO is in ExternModule
                // If it has ext mod, then we still allocate buffer before the producer
                // but skip substituting the buffer inside the ext mod
                CheckExternModule ext_mod_checker;
                ext_mod_checker.Mutate(body);
                PipeWriteSubstitutor ncc(index_array, buf_name, info, 
                  channel_index_to_new_buffers, dtype, ext_mod_checker.has_ext_module);

                CHECK(shape.count(buf_name));
                auto buf_shape = shape[buf_name];
                body = ncc.CreatePipeBuffers(body, buf_shape);

                if (ncc.unused_buffers.size() > 0) {
                    for (auto& buf : ncc.unused_buffers) {
                        unused_write_buffers.push_back(buf);
                    }
                }

            // Consumers nested attrs (i.e. used to create channel reads)
            // 1. Used the new buffers created by producers
            //    to substitute the origin buffer read by the consumer
            // 2. Check if there is stencil IR node. If so, does not 
            //    replace the consumers and let SODA perform opt
            } else {
                HCL_DEBUG_LEVEL(2) << " -- Substituting channel buffers for tensor " 
                    << buf_name << " on the consumer side...";
                PipeReadSubstitutor ncg(index_array, buf_name, info,
                    channel_index_to_new_buffers);
                  
                CheckExternModule ext_mod_checker;
                ext_mod_checker.Mutate(body);
                if (body.as<Stencil>()) {
                  // SODAC generates AXIS ports for both in/out, so both ports have to be streamed
                  HCL_DEBUG_LEVEL(2) << "[  debug ] Streaming to stencil module... Insert AXIS attr.";
                  auto stencil_op = body.as<Stencil>();

                  // Use the new buffer name for stream AXIS inputs
                  body = Stencil::make(stencil_op->inputs, stencil_op->outputs, stencil_op->body,
                         stencil_op->burst_width, stencil_op->unroll_factor,
                         stencil_op->num_iteration, true);  
                } else if (ext_mod_checker.has_ext_module) {   
                  HCL_DEBUG_LEVEL(2) << "[  debug ] Streaming to SA module... Insert AXIS attr.";   
                  body = ext_mod_checker.Mutate(body);  
                } else {
                  body = ncg.SubstituteBufferLoads(body);
                }
            }
        }
        HCL_DEBUG_LEVEL(2) << body;
        return body;
    }
    return IRMutator::Mutate_(op, s);
  }

  unordered_map<string, vector<int> > global_channel_trace;
  unordered_map<string, StreamInfo>  inter_stage_channels;
  unordered_map<int, VarExpr>        channel_index_to_new_buffers;
  unordered_map<string, Type> dtype;
  unordered_map<string, Array<Expr> > shape;
  vector<VarExpr> unused_write_buffers;
};


// 1. Substitute old buffer with new buffers (i.e. the buffers
//    defined as kernel function arguments)
// 2. If the tensor is moved to host from device, remove the on-chip
//    buffer allocation and use a function arg buffer to replace it
class SubstituteBuffers final : public IRMutator {
 public: 
  SubstituteBuffers(unordered_map<const Variable*, VarExpr>& _vmap,
    unordered_map<string, VarExpr>& _remove)
  : vmap(_vmap), remove(_remove) {}

  Stmt Mutate_(const Allocate* op, const Stmt& s) {
    Stmt stmt = IRMutator::Mutate_(op, s);
    op = stmt.as<Allocate>();

    string name = op->buffer_var.get()->name_hint;
    if (remove.count(name)) {
      HCL_DEBUG_LEVEL(2) << "Lifting buffer (alloc) " << name;
      lifted_buffers.push_back(op->buffer_var);
      return op->body;
    }
    return stmt;
  }

  Expr Mutate_(const Load* op, const Expr& e) {
    if (vmap.count(op->buffer_var.get())) {
        HCL_DEBUG_LEVEL(2) << "Substituting buffer (load) " << op->buffer_var;
        VarExpr new_var(vmap[op->buffer_var.get()].node_);
        return Load::make(op->type, new_var, op->index, op->predicate);
    }
    return IRMutator::Mutate_(op, e);
  }

  Stmt Mutate_(const Store* op, const Stmt& s) {
    Expr value = this->Mutate(op->value);
    string name = op->buffer_var.get()->name_hint;
    if (remove.count(name))  {
      HCL_DEBUG_LEVEL(2) << "Substituting buffer (store) " << name;
      VarExpr new_var(remove[name].node_);
      return Store::make(new_var, value, op->index, op->predicate);
    }
    if (vmap.count(op->buffer_var.get())) {
        HCL_DEBUG_LEVEL(2) << "Substituting buffer (store) " << op->buffer_var;
        VarExpr new_var(vmap[op->buffer_var.get()].node_);
        return Store::make(new_var, value, op->index, op->predicate);
    }
    return Store::make(op->buffer_var, value, op->index, op->predicate);
  }

  
  Stmt Mutate_(const Partition* op, const Stmt& s) final {
    Stmt stmt = IRMutator::Mutate_(op, s);
    op = stmt.as<Partition>();
    if (vmap.count(op->buffer_var.get())) {
      HCL_DEBUG_LEVEL(2) << "Substituting buffer (partition) " << op->buffer_var;
      VarExpr new_var(vmap[op->buffer_var.get()].node_);
      return Partition::make(new_var, op->dim, op->factor, op->partition_type);
    } else {
      return stmt;
    }
  }

  unordered_map<const Variable*, VarExpr>& vmap;
  unordered_map<string, VarExpr>& remove;
  vector<VarExpr> lifted_buffers;

};

// Removed unused buffers 
// E.g. If a buffer (that is written and later read) is replaced 
// completely with streaming channel. Namely, all its consumers read
// from it through streaming channels, then the value will only go through 
// all these channels, and will not be written back to the original buffers.
// Thus the original buffer becomes unused...
class UnusedBufferRemover final : public IRMutator {
 public: 
  UnusedBufferRemover(vector<VarExpr>& _unused_vars) 
    : unused_vars(_unused_vars) {}

  Stmt Mutate_(const Allocate* op, const Stmt& s) {
    Stmt stmt = IRMutator::Mutate_(op, s);
    op = stmt.as<Allocate>();
    string target_name = op->buffer_var.get()->name_hint;
    for (auto& v : unused_vars) {
        if (target_name == v.get()->name_hint) {
          HCL_DEBUG_LEVEL(2) << "Removed unused var " << target_name;
          if (remove_producer) return this->Mutate(op->body);
        }
    }
    return stmt;
  }

  Stmt Mutate_(const ProducerConsumer* op, const Stmt& s) {
    Stmt stmt = IRMutator::Mutate_(op, s);
    op = stmt.as<ProducerConsumer>();
    if (op->is_producer) {
        auto name = op->func->func_name();
        for (auto& v : unused_vars) {
            if (name == v.get()->name_hint) {
              HCL_DEBUG_LEVEL(2) << "[ debug ] Removed the producer stage of " 
                << name << ":\n" << op->body;
              if (remove_producer) return Evaluate::make(0);
            }
        }
    }
    return stmt;
  }

  vector<VarExpr>& unused_vars;
  bool remove_producer{false};
};

// 1. Create the KernelDef Stmt for device function by 
//    allocating the arg for IO args. For those ExternOpNode
//    output moved to host, we need to deallocate the buffers 
// 2. Create KernelStmt (i.e. dev function call)
class KernelDefCreator final : public IRMutator {
 public: 
  KernelDefCreator(unordered_map<string, IoInfo>& _dev_io_info,
      unordered_map<string, Array<Expr> >& _shape,
      unordered_map<string, Type>& _dtype)
  : dev_io_info(_dev_io_info), shape(_shape), dtype(_dtype)  {}

  Stmt Mutate_(const Allocate* op, const Stmt& s) {
    Stmt stmt = IRMutator::Mutate_(op, s);
    op = stmt.as<Allocate>();
    string target_name = op->buffer_var.get()->name_hint;
    if (target_name == "test") {
      HCL_DEBUG_LEVEL(2) << "Removed unused var " << target_name;
      return this->Mutate(op->body);
    }
    return stmt;
  }

  Stmt Mutate_(const AttrStmt *op, const Stmt& s) final {
    if (op->attr_key == attr::device_scope) {

      // Reconstruct the dev scope function
      if (!op->node.defined()) { 
        Array<Var> undefs = UndefinedVars(op->body, Array<Var>());
        unordered_map<string, IoInfo> dev_io_copy = dev_io_info;

        // Buffers to substitute
        unordered_map<const Variable*, VarExpr> vmap;
        Array<VarExpr>      kernel_def_new_vars;
        Array<Expr>         kernel_stmt_vars;
        vector<Expr>        kernel_stmt_annotate_values;
        Array<Array<Expr> > shapes, attributes; 
        Array<Expr> types;
        Array<FunctionRef> placeholders;

        for (auto& v : undefs) {
          string name = v.get()->name_hint;
          IoInfo io_attr;
          if (!dev_io_copy.count(name)) {
            LOG(INFO) << "Cannot find data placement information "
                << "of tensor " << name << ". Use default setting...";
            io_attr.dev_type      = DeviceType::devFPGA;
            io_attr.storage_type  = StorageType::devDRAM; 
            io_attr.mem_port      = 0;
            io_attr.stream_type   = StreamType::DMA; 
            io_attr.channel_depth = 0;

          } else {
            io_attr = dev_io_copy.at(name);
          }

          CHECK(dtype.count(name) && shape.count(name)) << name;
          Type type = dtype[name];
          Array<Expr> arg_shape = shape[name];
          shapes.push_back(arg_shape);
          types.push_back(Type2Expr(type));

          // Prepare function IO attributes
          // Attributes to KernelDef Nodes
          Array<Expr> attr;
          attr.push_back(StringImm::make(name));
          attr.push_back(IntImm::make(Int(32), static_cast<int>(io_attr.storage_type)));
          attr.push_back(IntImm::make(Int(32), io_attr.mem_port));
          attr.push_back(IntImm::make(Int(32), static_cast<int>(io_attr.stream_type)));
          attr.push_back(IntImm::make(Int(32), io_attr.channel_depth));
          attributes.push_back(attr);

          // Create new buffers to replace old buffers
          Var old_var(v.node_);
          VarExpr new_var(name, type);
          Operation op = PlaceholderOpNode::make(name, arg_shape, type);
          placeholders.push_back(op);
    
          vmap[old_var.get()] = VarExpr(new_var.node_);
          kernel_def_new_vars.push_back(new_var);
          kernel_stmt_vars.push_back(old_var);

          string value = std::to_string(static_cast<int>(io_attr.dev_type)) + ":" +
                std::to_string(static_cast<int>(io_attr.storage_type)) + ":" + 
                std::to_string(io_attr.mem_port) + ":" + 
                std::to_string(static_cast<int>(io_attr.stream_type)) + ":" + 
                std::to_string(io_attr.channel_depth);
          kernel_stmt_annotate_values.push_back(StringImm::make(value));

          // Erase the information from the dictionary
          HCL_DEBUG_LEVEL(2) << "[ kernel create ] create var for arg " << name;
          dev_io_copy.erase(name);
        }

        // Buffers to be lift atop kernel function call
        unordered_map<string, VarExpr> remove;
        for (auto& kv : dev_io_copy) {
          string name = kv.first;

          CHECK(dtype.count(name) && shape.count(name));
          Type type = dtype[name];
          Array<Expr> arg_shape = shape[name];
          shapes.push_back(arg_shape);
          types.push_back(Type2Expr(type));

          // Prepare function IO attributes
          // attributes entry : Array<name, mem, port, stream, depth, direction>
          Array<Expr> attr;
          auto io_attr = kv.second;
          attr.push_back(StringImm::make(name));
          attr.push_back(IntImm::make(Int(32), static_cast<int>(io_attr.storage_type)));
          attr.push_back(IntImm::make(Int(32), io_attr.mem_port));
          attr.push_back(IntImm::make(Int(32), static_cast<int>(io_attr.stream_type)));
          attr.push_back(IntImm::make(Int(32), io_attr.channel_depth));
          attributes.push_back(attr);
          HCL_DEBUG_LEVEL(2) << "[ kernel create ] arg to be removed: " << name;

          VarExpr new_var(name, type);
          remove[name] = new_var;
          kernel_def_new_vars.push_back(new_var);

          Operation op = PlaceholderOpNode::make(name, arg_shape, type);
          placeholders.push_back(op);
        };
        
        // Replace buffers
        SubstituteBuffers sb(vmap, remove);
        Stmt body = sb.Mutate(op->body);

        // Create KernelDef Stmt based on body
        Stmt kernel = KernelDef::make(kernel_def_new_vars, shapes, types, 
                          placeholders, body, UIntImm::make(UInt(1), 1),
                          UInt(32), "test", attributes); 
        kernel_defs_.push_back(kernel);

        // Buffer lifting and return KernelStmt
        CHECK(dev_io_copy.size() == sb.lifted_buffers.size()) << "registered io arg size " << dev_io_copy.size()
          << " vs lifted buffer size " << sb.lifted_buffers.size();
        for (auto& var : sb.lifted_buffers) {
            Expr new_arg(var.node_);
            kernel_stmt_vars.push_back(new_arg);

            CHECK(dev_io_copy.count(var.get()->name_hint));
            auto io_attr = dev_io_copy.at(var.get()->name_hint);
            string value = std::to_string(static_cast<int>(io_attr.dev_type)) + ":" +
                  std::to_string(static_cast<int>(io_attr.storage_type)) + ":" + 
                  std::to_string(io_attr.mem_port) + ":" + std::to_string(static_cast<int>(io_attr.stream_type)) + ":" + 
                  std::to_string(io_attr.channel_depth);
            kernel_stmt_annotate_values.push_back(StringImm::make(value));
        }

        // Prepare the annotate keys and values 
        Array<Expr> keys, values;
        for (size_t k = 0; k < kernel_stmt_vars.size(); k++) {
            keys.push_back(IntImm::make(Int(32), k));
            values.push_back(kernel_stmt_annotate_values[k]);
        }
        Stmt stmt = KernelStmt::make(kernel_stmt_vars, "test", keys, values);

        for (auto& var : sb.lifted_buffers) {
          string name = var.get()->name_hint;
          CHECK(dtype.count(name) && shape.count(name));
          Type type = dtype[name];
          Array<Expr> arg_shape = shape[name];
          stmt = Allocate::make(var, type, arg_shape, make_const(Bool(type.lanes()), true), stmt);
          stmt = AttrStmt::make(var, attr::storage_scope, StringImm::make("global"), stmt);
        }
        return stmt;

      }

    }
    return IRMutator::Mutate_(op, s);
  }

  // Replace device scope with KernelStmt
  // and block it with the newly generated KernelDef
  Stmt SplitScope(Stmt stmt) {
    Stmt s = Mutate(stmt);
    for (auto& k : kernel_defs_) s = Block::make(k, s);
    return RemoveNoOp(s);
  }

  unordered_map<string, IoInfo> dev_io_info;
  unordered_map<string, Array<Expr>> shape;
  unordered_map<string, Type> dtype;
  vector<Stmt> kernel_defs_;
};


// Collect the host-device information 
// 1. The IO information that is used to create the KernelDef function 
//    and the KernelStmt for calling the device function  
// 2. Buffer type and shape information 
// 3. Whether a buffer is passed from top level (storage_scope)
class StreamInfoCollector final : public IRMutator {
  public: 
    StreamInfoCollector(Array<NodeRef>& api_args) {
    for (size_t i = 0; i < api_args.size(); i++) { 
      if (const Variable* v = api_args[i].as<Variable>()) {
        top_arg_names.insert(v->name_hint);

      } else if (auto buf = api_args[i].as<BufferNode>()) {
        CHECK(buf->data.as<Variable>());
        top_arg_names.insert(buf->name); 

        shape_[buf->data.get()->name_hint] = buf->shape;
        dtype_[buf->data.get()->name_hint] = buf->dtype;
      }
    }
  };

  Stmt Mutate_(const Partition* op, const Stmt& s) final {
    Stmt stmt = IRMutator::Mutate_(op, s);
    op = stmt.as<Partition>();
    auto name = op->buffer_var.get()->name_hint;
    name = name.substr(0, name.find(".partitioned")); 
    if (top_arg_names.find(name) != top_arg_names.end()) {
        top_args_partitions[name].push_back(op);
    }
    return stmt;
  }

  Stmt Mutate_(const Allocate *op, const Stmt& s) final {
    auto v = op->buffer_var.get();
    auto name = v->name_hint; 
    // Save shape and dtype information
    shape_[name] = op->extents;
    dtype_[name] = op->type;
    return IRMutator::Mutate_(op, s);
  }

  // Record the IO interface information
  Stmt Mutate_(const AttrStmt *op, const Stmt& s) final {
    if (op->attr_key == attr::io_interface) {
      CHECK(op->value.as<StringImm>());
      string s = op->value.as<StringImm>()->value;

      size_t pos = 0;
      string delimiter = ":";
      string token;
      vector<int> numbers;
      while ((pos = s.find(delimiter)) != string::npos) {
          token = s.substr(0, pos);
          numbers.push_back(std::stoi(token));
          s.erase(0, pos + delimiter.length());
      }

      // Memory type, MemPort, StreamType, ChannelDepth
      numbers.push_back(std::stoi(s));
      CHECK(numbers.size() == 6);

      IoInfo io_info;
      io_info.dev_type      = static_cast<DeviceType>(numbers[0]);
      io_info.storage_type  = static_cast<StorageType>(numbers[1]); 
      io_info.mem_port      = numbers[2];
      io_info.stream_type   = static_cast<StreamType>(numbers[3]); 
      io_info.channel_depth = numbers[4];
      io_info.burst_len     = numbers[5];

      VarExpr var(op->node.node_);
      string name = var.get()->name_hint; 
      dev_io_info[name] = io_info;

      return this->Mutate(op->body);

    // The global channel (e.g. Intel channels)
    } else if (op->attr_key == attr::stream_scope) {
      CHECK(op->value.as<StringImm>());
      string s = op->value.as<StringImm>()->value;

      size_t pos = 0;
      string delimiter = ":";
      string token;
      vector<int> numbers;
      while ((pos = s.find(delimiter)) != string::npos) {
          token = s.substr(0, pos);
          numbers.push_back(std::stoi(token));
          s.erase(0, pos + delimiter.length());
      }

      // Channel index, channel depth  
      numbers.push_back(std::stoi(s));
      CHECK(numbers.size() == 2);
      VarExpr var(op->node.node_);
      string name = var.get()->name_hint; 
      global_channel_trace[name] = numbers;
      return this->Mutate(op->body);

    // The tensor to be streamed (inter-stage)
    // Need to create channels explictly  
    } else if (op->attr_key == attr::stream_attrs) {
      CHECK(op->value.as<StringImm>());
      string s = op->value.as<StringImm>()->value;

      size_t pos = 0;
      string delimiter = ":";
      string token;
      vector<int> numbers;
      while ((pos = s.find(delimiter)) != string::npos) {
          token = s.substr(0, pos);
          numbers.push_back(std::stoi(token));
          s.erase(0, pos + delimiter.length());
      }

      // Channel index, channel depth, is_producer 
      numbers.push_back(std::stoi(s));
      CHECK(numbers.size() == 4);
      VarExpr var(op->node.node_);
      string name = var.get()->name_hint; 

      int  channel_index    = numbers[0];
      int  channel_depth    = numbers[1];
      bool is_producer      = (numbers[2] == 1) ? true : false;
      int  max_consumers    = numbers[3];

      // Information processing 
      // 1. If # stream channel <  # consumers. Then 
      //    we need to allocate channels for each streaming pair
      //    and finally written the value back to original buffer
      // 2. If # stream channel == # consumers. Same
      //    case. we do not need to write data back to original buffers
      StreamInfo info;
      if (inter_stage_channels.count(name)) {
        info = inter_stage_channels.at(name);
      }

      if (is_producer) {
        info.index_array.push_back(channel_index);
        info.depth_array.push_back(channel_depth);
        info.max_consumers = max_consumers;
        channel_index *= -1;
      }

      inter_stage_channels[name] = info;
      return AttrStmt::make(op->node, attr::stream_attrs,
            IntImm::make(Int(32), channel_index), this->Mutate(op->body));
    }

    return IRMutator::Mutate_(op, s);
  }

  // Mark the global scoped buffer in KernelStmt 
  Stmt Mutate_(const KernelStmt* op, const Stmt& s) final {
    int pos = 0;
    for (auto arg : op->args) {
      auto name = arg.as<Variable>()->name_hint;
      if (top_arg_names.find(name) != top_arg_names.end())
        global_buffer_trace[op->name].insert(pos);
      pos += 1;
    }
    return IRMutator::Mutate_(op, s);
  }

  unordered_set<string> top_arg_names;
  unordered_map<string, vector<const Partition*> > top_args_partitions;
  unordered_map<string, Array<Expr> > shape_;
  unordered_map<string, Type> dtype_;
  unordered_map<string, IoInfo> dev_io_info;

  unordered_map<string, unordered_set<int> > global_buffer_trace;
  unordered_map<string, vector<int> > global_channel_trace;
  unordered_map<string, StreamInfo>  inter_stage_channels;
};


class StoreToStreamStmtConverter final : public IRMutator {
  public: 
    StoreToStreamStmtConverter(
        const string& target,
        const ir::StreamType& type,
        const VarExpr& channel_buf,
        const int channel_depth,
        int channel_index,
        const Array<Expr> shape,
        unordered_map<const Variable*, Expr>& range) 
      : target_(target), type_(type), channel_buf_(channel_buf),
        channel_depth_(channel_depth), channel_index_(channel_index), 
        shape_(shape), range_(range) {} 

    Stmt Mutate_(const Store* op, const Stmt& s) {
      Expr index = op->index;
      Expr value = this->Mutate(op->value);
      string target_name = op->buffer_var.get()->name_hint;
      if (target_name == target_) {
        Array<Expr> keys, values;
        // push channel and access information 
        keys.push_back(StringImm::make("index"));
        values.push_back(index);
        keys.push_back(StringImm::make("channel"));
        values.push_back(IntImm::make(Int(32), channel_index_));
        return StreamStmt::make(VarExpr(channel_buf_.node_), 0, value, 0,
                                type_, channel_depth_, keys, values); 
      } else {
        return Store::make(op->buffer_var, value, 
                           index, op->predicate);
      }
    }

  private:
    const string target_;
    const ir::StreamType type_;
    const VarExpr& channel_buf_;
    const int channel_depth_;
    const int channel_index_;
    const Array<Expr> shape_;
    unordered_map<const Variable*, Expr>& range_;
};

class LoadToStreamExprConverter final : public IRMutator {
  public: 
    LoadToStreamExprConverter(
        const string& target,
        const ir::StreamType& type,
        const VarExpr& channel_buf,
        const int channel_depth,
        int channel_index, 
        const Array<Expr> shape,
        unordered_map<const Variable*, Expr>& range) 
      : target_(target), type_(type), channel_buf_(channel_buf),
        channel_depth_(channel_depth), channel_index_(channel_index), 
        shape_(shape), range_(range) {} 

    // record axis to mutate streaming sender 
    Stmt Mutate_(const For* op, const Stmt& s) {
      Stmt stmt = IRMutator::Mutate_(op, s);
      if (found) // in the right track
        loop_vars.push_back(op->loop_var.get());
      return stmt;
    }

    // single load repalcement 
    Expr Mutate_(const Load* op, const Expr& e) {
      Expr index = op->index;
      string target_name = op->buffer_var.get()->name_hint;
      if (target_ == target_name) {
        Array<Expr> keys, values;
        // push channel and access information 
        keys.push_back(StringImm::make("index"));
        values.push_back(std::move(op->index));

        keys.push_back(StringImm::make("channel"));
        values.push_back(IntImm::make(Int(32), channel_index_));
        return StreamExpr::make(op->type, VarExpr(channel_buf_.node_), 0, 0,
                                type_, channel_depth_, keys, values);
      } else {
        return Load::make(op->type, op->buffer_var, 
                          index, op->predicate);
      }
   }
    std::vector<const Variable*> loop_vars;

  private:
    bool found{false};           // found tagret load op 
    const string target_;   // stream variable name 
    const ir::StreamType type_;  // stream types (fifo, channel, pipe)
    const VarExpr& channel_buf_; // streaming channel buffer
    const int channel_depth_;    // stream channel depth (no less than 0)
    const int channel_index_;    // stream channel index (share no more than 2 agents)
    const Array<Expr> shape_;    // shape array of target load op
    unordered_map<const Variable*, Expr>& range_; // range map of IterVar
};

class LoadStoreReplacer : public ir::IRMutator {
 public:
  explicit LoadStoreReplacer(
      const std::unordered_map<string, VarExpr>& vsub, bool replace_store)
      : vsub_(vsub), replace_store_(replace_store) {}

    Expr Mutate_(const Load* op, const Expr& e) {
      Expr index = op->index;
      string target_name = op->buffer_var.get()->name_hint;
      if (vsub_.count(target_name) && !replace_store_) {
        VarExpr new_var(vsub_.at(target_name).node_);
        return Load::make(op->type, new_var, index, op->predicate);
      } else {
        return Load::make(op->type, op->buffer_var, index, op->predicate);
      }
    }

    Stmt Mutate_(const Store* op, const Stmt& s) {
      Expr index = op->index;
      Expr value = this->Mutate(op->value);
      string target_name = op->buffer_var.get()->name_hint;
      if (vsub_.count(target_name) && replace_store_) {
        VarExpr new_var(vsub_.at(target_name).node_);
        return Store::make(new_var, value, index, op->predicate);
      } else {
        return Store::make(op->buffer_var, value, index, op->predicate);
      }
    }

 private:
  const unordered_map<string, VarExpr>& vsub_;
  bool replace_store_{false};
};

class PartitionOpRemover final : public IRMutator {
 public:
  PartitionOpRemover(const Partition* target_op_) : target_op(target_op_) {}
  Stmt Mutate_(const Partition* op, const Stmt& s) final {
    Stmt stmt = IRMutator::Mutate_(op, s);
    op = stmt.as<Partition>();
    if (target_op->buffer_var.get()->name_hint ==
        op->buffer_var.get()->name_hint) {
      HCL_DEBUG_LEVEL(2) << "  - remove deprecated partition attr "
                         << op->buffer_var;
      return Evaluate::make(0);
    } else {
      return stmt;
    }
  }

 private:
  const Partition* target_op;
};

Stmt BurstBufferInserter(
    Stmt stmt, const VarExpr var, Array<Expr> shape, /*target buffer shape*/
    Type dtype, AccessState access_status,
    unordered_map<string, vector<const Partition*>>& top_args_partitions) {
  string name = var.get()->name_hint;

  bool is_buffer_replaced = false;
  std::vector<Expr> indices;
  std::vector<VarExpr> loop_vars;
  VarExpr new_var(name + ".on.device");

  // Remove deprecated partition
  Array<Stmt> attrs;
  if (top_args_partitions.count(name)) {
    for (auto& op : top_args_partitions.at(name)) {
      PartitionOpRemover remover(op);
      auto ps =
          Partition::make(new_var, op->dim, op->factor, op->partition_type);
      attrs.push_back(ps);
      stmt = remover.Mutate(stmt);
    }
    top_args_partitions.erase(name);
  }

  // Create the burst write at end of the body
  if (access_status == AccessState::WriteOnly ||
      access_status == AccessState::ReadWrite) {
    for (size_t i = 0; i < shape.size(); i++) {
      VarExpr iter(name + ".burst.s" + std::to_string(i));
      indices.push_back(iter);
      loop_vars.push_back(iter);
    }
    Expr index = FlattenIndices(indices, shape);
    Expr load = Load::make(dtype, new_var, index, UIntImm::make(UInt(1), 1));
    Stmt for_stmt =
        Store::make(VarExpr(var.node_), load, index, UIntImm::make(UInt(1), 1));

    auto type = ForType::Serial;
    for (int j = shape.size() - 1; j >= 0; j--) {
      auto iter = loop_vars[j];
      // AXI DMA burst store to global memory
      for_stmt = For::make(VarExpr(iter.node_), 0, shape[j], type,
                           DeviceAPI::None, for_stmt);
    }

    // Replace all the store to the new buffer
    if (!is_buffer_replaced) {
      is_buffer_replaced = true;
      unordered_map<string, VarExpr> vsub;
      vsub[name] = new_var;
      LoadStoreReplacer lsr(vsub, true);
      stmt = lsr.Mutate(stmt);
      HCL_DEBUG_LEVEL(2) << "  - substitute old store op " << name
                         << " with new " << new_var;
    }
    stmt = Block::make(stmt, for_stmt);
  }

  // Create read burst at begining of the body
  if (access_status == AccessState::ReadOnly ||
      access_status == AccessState::ReadWrite) {
    indices.clear();
    loop_vars.clear();
    for (size_t i = 0; i < shape.size(); i++) {
      VarExpr iter(name + ".burst.r" + std::to_string(i));
      indices.push_back(iter);
      loop_vars.push_back(iter);
    }
    Expr index = FlattenIndices(indices, shape);
    // Load from original buffers
    Expr load =
        Load::make(dtype, VarExpr(var.node_), index, UIntImm::make(UInt(1), 1));
    Stmt for_stmt =
        Store::make(new_var, load, index, UIntImm::make(UInt(1), 1));

    auto type = ForType::Serial;
    for (int j = shape.size() - 1; j >= 0; j--) {
      auto iter = loop_vars[j];
      // AXI DMA burst load from global memory
      for_stmt = For::make(VarExpr(iter.node_), 0, shape[j], type,
                           DeviceAPI::None, for_stmt);
    }

    // Replace all the load to the new buffer
    if (!is_buffer_replaced) {
      unordered_map<string, VarExpr> vsub;
      vsub[name] = new_var;
      LoadStoreReplacer lsr(vsub, false);
      stmt = lsr.Mutate(stmt);
      HCL_DEBUG_LEVEL(2) << "  - substitute old load op with new " << new_var;
    }
    stmt = Block::make(for_stmt, stmt);
  }
  stmt = Allocate::make(new_var, dtype, shape,
                        make_const(Bool(dtype.lanes()), true), stmt, attrs,
                        Expr(), string());
  stmt = AttrStmt::make(new_var, attr::storage_scope, StringImm::make("global"),
                        stmt);
  return stmt;
}

// create streaming channels across loop iterations
class LoopbackMutator : public ir::IRMutator {
 public:
  explicit LoopbackMutator(
    const VarExpr& target_buf, const Array<Expr>& shape,
    const unordered_map<const Variable*, Expr>& range, 
    Type type)
  : target_buf_(target_buf), shape_(shape), 
    range_(range), type_(type) {} 

  // FIXME: buffer mismatch 
  Stmt Mutate_(const Store* op, const Stmt& s) {
    if (op->buffer_var->name_hint == target_buf_->name_hint) {
      if (store_count == 0) { 
        store_count += 1;
        CHECK(!temp_.defined());
        temp_ = VarExpr("temp_" + target_buf_->name_hint); 
        auto index = IntImm::make(Int(32), 0);
        Expr load_expr = Load::make(type_, 
                             temp_, index, op->predicate);
        save_stmt = Store::make(op->buffer_var, 
                        load_expr, op->index, op->predicate);

        Stmt stmt = Store::make(temp_, op->value, index, op->predicate);
        stmt = Allocate::make(temp_, type_, Array<Expr>(),
            make_const(Bool(type_.lanes()), true), stmt);
        stmt = AttrStmt::make(temp_, attr::storage_scope,
            StringImm::make("local"), stmt);
        return stmt;

      } else {
        store_count += 1;
        auto index = IntImm::make(Int(32), 0);
        return Store::make(temp_, op->value, index, op->predicate);
      }
    }
    return IRMutator::Mutate_(op, s);
  }

  Expr Mutate_(const Load* op, const Expr& e) {
    if (op->buffer_var->name_hint == target_buf_->name_hint) {
      if (store_count > 0) { 
        auto index = IntImm::make(Int(32), 0);
        return Load::make(op->type, temp_, index, op->predicate);
      }
    }
    return e;
  }

  // create stream array
  Stmt Mutate_(const For* op, const Stmt& s) {

    if (op->body.as<For>() == nullptr) {
      Stmt stmt = this->Mutate(op->body);
      stmt = Block::make(stmt, save_stmt);
      return For::make(
          op->loop_var, op->min, op->extent, op->for_type,
          op->device_api, stmt, op->annotate_keys,
          op->annotate_values);

    } else {
      Stmt stmt = this->Mutate(op->body);
      return For::make(
          op->loop_var, op->min, op->extent, op->for_type,
          op->device_api, stmt, op->annotate_keys,
          op->annotate_values);
    }
  }

  private:
   const VarExpr& target_buf_;
   const Array<Expr>& shape_;
   const unordered_map<const Variable*, Expr>& range_;
   Type type_; 
   VarExpr temp_;
   int store_count{0};
   Stmt save_stmt;
};


// create local copy and sync with data copy 
class MultiLoadMutator : public IRMutator {
 public:
  explicit MultiLoadMutator(
    string& target,
    std::vector<VarExpr>& channels, Type type)
    : target_(target), channels_(channels), type_(type) {}

  Stmt Mutate(Stmt stmt) final {
    Stmt ret = IRMutator::Mutate(stmt);
    if (found && !alloc) { 
      for (auto& channel : channels_) {
        auto stream_expr = StreamExpr::make(type_, 
            VarExpr(channel.node_), 0, 0, StreamType::FIFO, 
            1, Array<Expr>(), Array<Expr>()); 

        auto store = Store::make(temp_, 
                stream_expr, Expr(0), const_true());
        ret = Block::make(store, ret);
      }
      ret = Allocate::make(temp_, type_, Array<Expr>(),
          make_const(Bool(type_.lanes()), true), ret);
      ret = AttrStmt::make(temp_, attr::storage_scope,
          StringImm::make("local"), ret);
      alloc = true;
    }
    return ret;
  }

  Expr Mutate_(const Load *op, const Expr& e) final {
    Expr index = op->index;
    string target_name = op->buffer_var.get()->name_hint;

    Stmt stmt;
    if (target_name == target_) {
      found = true;
      temp_ = VarExpr("temp_" + target_);
      return Load::make(op->type, temp_, index, op->predicate);
    } else {
      return Load::make(op->type, op->buffer_var, index, op->predicate);
    }
  }

 private:
  string& target_;
  std::vector<VarExpr>& channels_;
  Type type_;
  VarExpr temp_;
  bool found{false};
  bool alloc{false};
};

// Collect access pattern for kernel function args
class AccessCollector : public ir::IRMutator {
 public:
  explicit AccessCollector(
      const VarExpr& target_buf, const Array<Expr>& shape,
      const unordered_map<const Variable*, Expr>& range,
      const string channel_name)
      : target_buf_(target_buf), shape_(shape), range_(range), 
        channel_name_(channel_name) {}

  // trace buffer allocation 
  Stmt Mutate_(const Allocate* op, const Stmt& s) {
    Stmt stmt = IRMutator::Mutate_(op, s);
    op = stmt.as<Allocate>();
    string target_name = op->buffer_var.get()->name_hint;
    // whether the target buffer has been allocated 
    if (target_name == channel_name_) buf_alloc = true;
    return s;
  }

  Stmt Mutate_(const Store* op, const Stmt& s) {
    Expr value = this->Mutate(op->value);
    string target_name = op->buffer_var.get()->name_hint;
    // check if target buffer matches
    if (op->buffer_var.get() == target_buf_.get()) {
      store_num += 1; 
      store_var = VarExpr(op->buffer_var.node_);
      // check index access regularity 
      auto max_bound = Substitute(op->index, range_); 
      reg_store = is_zero(Simplify(max_bound - get_max(shape_)));
    }
    return s;
  }

  Expr Mutate_(const Load* op, const Expr& e) {
    string target_name = op->buffer_var.get()->name_hint;
    // check if buffer matches
    if (op->buffer_var.get() == target_buf_.get()) {
      load_num += 1; 
      load_var = VarExpr(op->buffer_var.node_);
      // check index access regularity 
      auto max_bound = Substitute(op->index, range_); 
      reg_load = is_zero(Simplify(max_bound - get_max(shape_)));
    }
    return e;
  }

  int load_num{0};
  int store_num{0};
  VarExpr load_var;
  VarExpr store_var;
  bool reg_store{true};
  bool reg_load{true};
  bool buf_alloc{false};

 private:
  const VarExpr& target_buf_; /*stream variable buffer*/ 
  const Array<Expr>& shape_;  /*stream variable shape*/ 
  const unordered_map<const Variable*, Expr>& range_;
  const string channel_name_;

  Expr get_max(Array<Expr> shape) {
    Expr ret(shape[0]); 
    for (size_t i = 1; i < shape.size(); i++) ret *= shape[i]; 
    return Simplify(ret - 1); 
  }
};

// Detect the direction of input args
class InputDirectionCollector : public ir::IRMutator {
 public:
  explicit InputDirectionCollector(const Array<VarExpr>& _input_vars)
      : input_vars(_input_vars) {}

  Stmt Mutate_(const Store* op, const Stmt& s) {
    Expr value = this->Mutate(op->value);
    if (checkBuffer(op->buffer_var)) {
      auto name = op->buffer_var.get()->name_hint;
      if (arg_access_pattern.count(name)) {
        if (arg_access_pattern.at(name) == AccessState::ReadOnly) {
          arg_access_pattern[name] = AccessState::ReadWrite;
        }
      } else {
        arg_access_pattern[name] = AccessState::WriteOnly;
      }
    }
    return Store::make(op->buffer_var, value, op->index, op->predicate);
  }

  Expr Mutate_(const Load* op, const Expr& e) {
    if (checkBuffer(op->buffer_var)) {
      auto name = op->buffer_var.get()->name_hint;
      if (arg_access_pattern.count(name)) {
        if (arg_access_pattern.at(name) == AccessState::WriteOnly) {
          arg_access_pattern[name] = AccessState::ReadWrite;
        }
      } else {
        arg_access_pattern[name] = AccessState::ReadOnly;
      }
    }
    return IRMutator::Mutate_(op, e);
  }

  bool checkBuffer(VarExpr var) {
    for (auto& v : input_vars) {
      if (v.get() == var.get()) {
        return true;
      }
    }
    return false;
  }

  unordered_map<string, AccessState>& Analyze(Stmt stmt) {
    HCL_DEBUG_LEVEL(2) << " ----- io direction analysis -----";
    HCL_DEBUG_LEVEL(2) << stmt;
    Stmt s = Mutate(stmt);
    return arg_access_pattern;
  }

  const Array<VarExpr>& input_vars;
  unordered_map<string, AccessState> arg_access_pattern;
};

// Attribute non-kernel definitions
class IoDirectionInference final : public IRMutator {
 public: 
  vector<bool> top_arg_access;
  Stmt Mutate_(const KernelDef* op, const Stmt& s) {
    Stmt stmt = IRMutator::Mutate_(op, s);
    op = stmt.as<KernelDef>();
    Array<VarExpr> input_args;
    for (auto& v : op->args) {
        input_args.push_back(v);
    }
    InputDirectionCollector idc(input_args);
    auto is_arg_written = idc.Analyze(op->body);

    Array<Array<Expr> > new_attrs;
    // Top-level kernel function
    if (op->attributes.size() == op->args.size()) {
        top_arg_access.clear();
        for (auto& attr : op->attributes) {
            CHECK(attr.size() > 0);
            auto name = attr[0].as<StringImm>();
            CHECK(name);
            string arg_name = name->value;

            CHECK(is_arg_written.count(arg_name)) << op->attributes;
            Array<Expr> new_attr = attr;
            if (is_arg_written.at(arg_name)) {
                Expr direction = IntImm::make(Int(32), 1);
                new_attr.push_back(direction);
                top_arg_access.push_back(true);
            } else {
                Expr direction = IntImm::make(Int(32), 0);
                new_attr.push_back(direction);
                top_arg_access.push_back(false);
            }
            new_attrs.push_back(new_attr);
        }

    } else {
        for (auto& v : op->args) {
            auto arg_name = v.get()->name_hint;
            CHECK(is_arg_written.count(arg_name)) << arg_name;
            Array<Expr> new_attr = { StringImm::make(arg_name) };
            if (is_arg_written.at(arg_name)) {
                Expr direction = IntImm::make(Int(32), 1);
                new_attr.push_back(direction);
            } else {
                Expr direction = IntImm::make(Int(32), 0);
                new_attr.push_back(direction);
            }
            new_attrs.push_back(new_attr);
        }

        // Process the streaming informatin
        for (auto& attr : op->attributes) {
            CHECK(attr.size() > 0);
            HCL_DEBUG_LEVEL(2) << " -- Processing kernel streaming arg " << attr[0] << "...";
        }
    }

    HCL_DEBUG_LEVEL(2) << " -- New attrs for kernel " << op->name << "\n" << new_attrs;
    return KernelDef::make(op->args, op->arg_shapes, op->arg_types, op->arg_tensors,
                           op->body, op->ret_void, op->ret_type, op->name, new_attrs);
  }

  Stmt Mutate_(const KernelStmt* op, const Stmt& s) final {
    if (op->name == "test") {
      // Add an attribute to decalre the io direction 
      Stmt stmt = IRMutator::Mutate_(op, s);
      std::string written_args = "";
      std::string delim = "";
      CHECK_EQ(top_arg_access.size(), op->args.size());
      int index = 0;
      for (auto v: top_arg_access) {
        auto arg = op->args[index].as<Variable>();
        CHECK(arg);
        auto name = arg->name_hint;
        HCL_DEBUG_LEVEL(2) << "  -- top arg access status. " << name << ", " << v;
        if (v) {
          written_args += delim + name;
          delim = ",";
        }
        index++;
      }
      stmt = AttrStmt::make(VarExpr(), "io_write_tensors", 
        StringImm::make(written_args), stmt);
      return stmt;
    }
    return IRMutator::Mutate_(op, s);
  }

  // Infer the passed in buffer read or write status
  Stmt Analyze(Stmt s, Array<NodeRef>& api_args) {
    HCL_DEBUG_LEVEL(2) << "-------------- IO direction inference -----------------";
    Array<VarExpr> args;
    for (size_t i = 0; i < api_args.size(); i++) { 
      if (const Variable* v = api_args[i].as<Variable>()) {
        HCL_DEBUG_LEVEL(2) << "    [ debug ] IO inference (value) " << v->name_hint;
      } else if (auto buf = api_args[i].as<BufferNode>()) {
        CHECK(buf->data.as<Variable>());
        args.push_back(buf->data);
      }
    }
    Stmt new_stmt = this->Mutate(s);
    HCL_DEBUG_LEVEL(2) << "-------------------------------------------------------";
    return new_stmt;
  }
};

// Attribute non-kernel definitions
class KernelDefDecorator final : public IRMutator {
 public:
  Stmt Mutate_(const KernelDef* op, const Stmt& s) {
    Stmt stmt = IRMutator::Mutate_(op, s);
    op = stmt.as<KernelDef>();
    Array<VarExpr> input_args;
    for (auto& v : op->args) {
      input_args.push_back(v);
    }
    InputDirectionCollector idc(input_args);
    auto arg_access_pattern = idc.Analyze(op->body);

    Array<Array<Expr>> new_attrs;
    // Top-level kernel function
    if (op->attributes.size() == op->args.size()) {
      for (auto& attr : op->attributes) {
        CHECK_GT(attr.size(), 0);
        auto name = attr[0].as<StringImm>();
        CHECK(name);
        string arg_name = name->value;

        Array<Expr> new_attr = attr;
        AccessState code;
        if (arg_access_pattern.count(arg_name)) {
          code = arg_access_pattern.at(arg_name);
        } else {
          code = AccessState::ReadOnly;
          arg_access_pattern[arg_name] = code;
        }
        if (code == AccessState::WriteOnly) {
          Expr direction = IntImm::make(Int(32), 1);
          new_attr.push_back(direction);
        } else if (code == AccessState::ReadOnly) {
          Expr direction = IntImm::make(Int(32), 0);
          new_attr.push_back(direction);
        } else {
          Expr direction = IntImm::make(Int(32), 2);
          new_attr.push_back(direction);
        }
        new_attrs.push_back(new_attr);
      }

    } else {
      for (auto& v : op->args) {
        auto arg_name = v.get()->name_hint;
        Array<Expr> new_attr = {StringImm::make(arg_name)};
        AccessState code;
        if (arg_access_pattern.count(arg_name)) {
          code = arg_access_pattern.at(arg_name);
        } else {
          code = AccessState::ReadOnly;
          arg_access_pattern[arg_name] = code;
        }
        if (code == AccessState::WriteOnly) {
          Expr direction = IntImm::make(Int(32), 1);
          new_attr.push_back(direction);
        } else if (code == AccessState::ReadOnly) {
          Expr direction = IntImm::make(Int(32), 0);
          new_attr.push_back(direction);
        } else {
          Expr direction = IntImm::make(Int(32), 2);
          new_attr.push_back(direction);
        }
        new_attrs.push_back(new_attr);
      }

      // Process the streaming informatin
      for (auto& attr : op->attributes) {
        CHECK_GT(attr.size(), 0);
        HCL_DEBUG_LEVEL(2) << " -- Processing kernel streaming arg " << attr[0]
                           << "...";
      }
    }

    HCL_DEBUG_LEVEL(2) << " -- New attrs for kernel " << op->name << "\n"
                       << new_attrs;
    return KernelDef::make(op->args, op->arg_shapes, op->arg_types,
                           op->arg_tensors, op->body, op->ret_void,
                           op->ret_type, op->name, new_attrs);
  }
};

// Create write or read loops in the top kernel def
// If the burst mode is enabled
class CreateBurstLoops final : public IRMutator {
 public:
  CreateBurstLoops(
      unordered_map<string, IoInfo>& _dev_io_info,
      unordered_map<string, Array<Expr>>& _shape,
      unordered_map<string, Type>& _dtype,
      unordered_map<string, vector<const Partition*>> _top_args_partitions)
      : dev_io_info(_dev_io_info),
        shape(_shape),
        dtype(_dtype),
        top_args_partitions(_top_args_partitions) {}

  Stmt Mutate_(const KernelDef* op, const Stmt& s) {
    Stmt stmt = IRMutator::Mutate_(op, s);
    op = stmt.as<KernelDef>();
    Stmt body = op->body;

    // Top-level kernel function
    if (op->attributes.size() == op->args.size()) {
      size_t index = 0;
      for (auto& arg : op->args) {
        auto name = arg.as<Variable>()->name_hint;
        auto attrs = op->attributes[index];
        auto size = attrs.size();
        CHECK(attrs[size - 1].as<IntImm>());
        auto direction = attrs[size - 1].as<IntImm>()->value;
        AccessState status = static_cast<AccessState>(direction);

        HCL_DEBUG_LEVEL(2) << attrs;
        // Insert nested loops before and after main function body
        if (burst_arg_list.count(name)) {
          HCL_DEBUG_LEVEL(2) << "[ debug ] Insert burst loop for " << name
                             << "(access code " << direction << ")";
          auto shape = op->arg_shapes[index];
          CHECK(dtype.count(name));
          auto type = dtype[name];
          body = BurstBufferInserter(body, arg, shape, type, status,
                                     top_args_partitions);
        }
        index++;
      }
    }

    if (top_args_partitions.size() > 0) {
      for (auto& kv : top_args_partitions) {
        for (auto& op : kv.second) {
          HCL_DEBUG_LEVEL(2) << "[ debug ] insert placeholder partition stmts "
                             << op->buffer_var;
          auto ps = Partition::make(op->buffer_var, op->dim, op->factor,
                                    op->partition_type);
          body = Block::make(ps, body);
        }
      }
    }
    return KernelDef::make(op->args, op->arg_shapes, op->arg_types,
                           op->arg_tensors, body, op->ret_void, op->ret_type,
                           op->name, op->attributes);
  }

  Stmt Insert(Stmt stmt) {
    for (auto& info : dev_io_info) {
      if (info.second.burst_len >= 0) {
        burst_arg_list[info.first] = info.second.burst_len;
      }
    }
    if (burst_arg_list.size() == 0) {
      return stmt;
    }
    Stmt s = Mutate(stmt);
    return RemoveNoOp(s);
  }

  unordered_map<string, IoInfo> dev_io_info;
  unordered_map<string, Array<Expr>> shape;
  unordered_map<string, Type> dtype;
  unordered_map<string, int> burst_arg_list;
  unordered_map<string, vector<const Partition*>> top_args_partitions;
};

class CreateSelfLoopBackChs final : public IRMutator {
 public:
  Stmt Mutate_(const AttrStmt* op, const Stmt& s) {
    // Collect information for self-streaming channels
    if (op->attr_key == attr::device_scope) {
        VarExpr var(op->node.node_);
        auto name = var.get()->name_hint;
        CHECK(op->value.as<IntImm>()) << op->value;
        auto depth = op->value.as<IntImm>()->value;
        stream_ch_maps[name] = depth;     
        HCL_DEBUG_LEVEL(2) << "[debug] Creating FIFO attr for tensor " << name << "...";
        return this->Mutate(op->body);
    }
    return IRMutator::Mutate_(op, s);
  }

  Stmt Mutate_(const Allocate* op, const Stmt& s) {
    Stmt stmt = IRMutator::Mutate_(op, s);
    op = stmt.as<Allocate>();

    string name = op->buffer_var.get()->name_hint;
    if (stream_ch_maps.count(name)) {

      HCL_DEBUG_LEVEL(2) << "[debug] Found Streaming Channel " << name;
      int channel_depth = stream_ch_maps.at(name);
      Stmt attr = StreamStmt::make(
            op->buffer_var, 0, IntImm::make(Int(32), 0), 0,
            StreamType::ATTR, channel_depth, Array<Expr>(), Array<Expr>()); 
      Array<Stmt> attrs = op->attrs;
      attrs.push_back(attr);
      return Allocate::make(op->buffer_var, op->type, op->extents,
                            op->condition, op->body, attrs,
                            op->new_expr, op->free_function);
    }
    return stmt;
  }

  unordered_map<string, int> stream_ch_maps;
};

// Collect loop nest loop bound information
class CollectLoopNestBound final : public IRMutator {
 public:
   vector<Expr> bounds;
   Stmt Mutate_(const For* op, const Stmt& s) {
    bounds.push_back(Simplify(op->extent));
    Stmt stmt = this->Mutate(op->body);
    return For::make(
        op->loop_var, op->min, op->extent, op->for_type,
        op->device_api, stmt, op->annotate_keys,
        op->annotate_values);
  
  }
};

class FifoAccessChecker final : public IRMutator {
 private:
  struct FifoInfo {
    int   depth{0};
    int   consumers{0};
    int   producers{0};
    int   read_bound{0};
    int   write_bound{0};
  };
 public:

  // Only check the FIFO access consistency outsie extern module scope
  Stmt Mutate_(const ExternModule* op, const Stmt& s) {
    outside_ext_module = false;
    Stmt stmt = IRMutator::Mutate_(op, s);
    outside_ext_module = true;
    return stmt;
  }

  // Register the buffer implemented as FIFOs
  Stmt Mutate_(const Allocate* op, const Stmt& s) {
    for (auto attr : op->attrs) {
      if (auto ss = attr.as<StreamStmt>()) {
        HCL_DEBUG_LEVEL(2) << "[ INFO ] Created FIFO " << op->buffer_var << " (depth="
          << ss->depth << ")";
        string name = op->buffer_var.get()->name_hint;
        FifoInfo fifo_info;
        fifo_info.depth = ss->depth;
        fifo_info_map[name] = fifo_info;
      }
    }
    return IRMutator::Mutate_(op, s);
  }

  // Ignore the nest loops after allocate node
  Stmt Mutate_(const For* op, const Stmt& s) {
    min_map_[op->loop_var.get()] = op->min;
    range_[op->loop_var.get()] = op->extent - 1;
    Stmt stmt = op->body;
    while (const For* for_op = stmt.as<For>()) {
      stmt = for_op->body;
    }
    if (auto st = stmt.as<Store>()) {
      auto value = st->value;
      if (auto c = value.as<Cast>()) value = c->value;
      if (auto v = value.as<IntImm>()) {
        if (v->value == 0) return s;
      } else if (auto v = value.as<FloatImm>()) {
        if (v->value == 0) return s;
      } else if (auto v = value.as<UIntImm>()) {
        if (v->value == 0) return s;
      }
    }
    return IRMutator::Mutate_(op, s);
  }

  Stmt Mutate_(const Stencil* op, const Stmt& s) {
    inside_stencil_node = true;
    Stmt body = this->Mutate(op->body);
    inside_stencil_node = false;
    return Stencil::make(op->inputs, op->outputs, body,
                         op->burst_width, op->unroll_factor,
                         op->num_iteration, op->is_axis);

  }

  Stmt Mutate_(const Store* op, const Stmt& s) {
    string name = op->buffer_var.get()->name_hint;
    if (outside_ext_module && !inside_stencil_node) {
      if (fifo_info_map.count(name)) {
        auto& info = fifo_info_map.at(name);
        info.producers += 1;
        CHECK(info.producers <= 1) << "FIFO " << name << " produced multiple times...";
        CHECK(info.consumers <= 1) << "FIFO " << name << " consumed multiple times...";
        HCL_DEBUG_LEVEL(2) << "[ INFO ] FIFO write " << name << " found. Convert to StreamStmt..."; 

        // Check the access bound
        Expr max = Simplify(substitute(range_, op->index));
        Expr min = Simplify(substitute(min_map_, op->index));
        Expr num = Simplify(max - min);
        CHECK(num.as<IntImm>()) << "FIFO max write times " << num << " not a int value";
        info.write_bound = num.as<IntImm>()->value;

        // Connvert to StreamStmt
        return StreamStmt::make(op->buffer_var, op->index, op->value, 0,
                StreamType::FIFO, info.depth, Array<Expr>(), Array<Expr>()); 
      }
    }
    auto value = this->Mutate(op->value);
    return Store::make(op->buffer_var, value, op->index, op->predicate);
  }

  Expr Mutate_(const Load* op, const Expr& e) {
    string name = op->buffer_var.get()->name_hint;
    if (outside_ext_module) {
      if (fifo_info_map.count(name)) {
        auto& info = fifo_info_map.at(name);
        info.consumers += 1;
        CHECK(info.producers <= 1) << "FIFO " << name << " produced " << info.producers << " times...";
        CHECK(info.consumers <= 1) << "FIFO " << name << " consumed multiple times...";
        HCL_DEBUG_LEVEL(2) << "[ INFO ] FIFO read " << name << " found. Convert to StreamExpr..."; 
  
        // Check the access bound
        Expr max = Simplify(substitute(range_, op->index));
        Expr min = Simplify(substitute(min_map_, op->index));
        Expr num = Simplify(max - min);
        CHECK(num.as<IntImm>()) << "FIFO max read times " << num << " not a int value";
        info.read_bound = num.as<IntImm>()->value;
        if (info.read_bound != info.write_bound) {
          HCL_DEBUG_LEVEL(2) << "[WARNING] FIFO " << name << " read " << info.read_bound
            << " while write " << info.write_bound << " times...";
        }
        HCL_DEBUG_LEVEL(2) << "[ INFO ] Checking passed: FIFO " << name << " access time " << info.read_bound;
        // Connvert to StreamExpr
        return StreamExpr::make(op->type, op->buffer_var, op->index, 0,
                StreamType::FIFO, info.depth, Array<Expr>(), Array<Expr>()); 
      }
    }
    return IRMutator::Mutate_(op, e);
  }

  // Register if the FIFO buffer used in KerneStmt/KernelExpr
  Stmt Mutate_(const KernelStmt* op, const Stmt& s) {
    int index = 0;
    for (auto& arg: op->args) {
      auto v = arg.as<Variable>();
      CHECK(v) << arg << " is not a variable";
      auto name = v->name_hint;
      if (fifo_info_map.count(name)) {
        auto& info = fifo_info_map.at(name);
        HCL_DEBUG_LEVEL(2) << "[ INFO ] " << name << " consumed by kernel " << op->name;
        if (fifo_kernel_consumers.count(name)) {
          CHECK(fifo_kernel_consumers[name].size() == 1);
          auto another_ker = fifo_kernel_consumers[name][0];
          CHECK(op->name != another_ker.kernel_name);
          KernelArg new_arg = {op->name, index, info.depth};
          fifo_kernel_consumers[name].push_back(new_arg);
        } else {
          KernelArg new_arg = {op->name, index, info.depth};
          fifo_kernel_consumers[name] = {new_arg};
        }
      }
      index += 1;
    }
    return IRMutator::Mutate_(op, s);
  }

  // Also convert the annotated LD/ST in kernel body into FIFO
  Stmt Mutate_(const KernelDef* op, const Stmt& s) {
    HCL_DEBUG_LEVEL(2) << "[ debug ] converting FIFOs in kernel " << op->name;

    // Check the injected annotations
    int index = 0;
    for (auto& arr: op->attributes) {
      if (arr.size() < 5) {
        break;
      }
      // case 1: {p->stream << "mem";} break;
      // case 2: {p->stream << "port";} break;
      // case 3: {p->stream << "io_type";} break;
      // case 4: {p->stream << "fifo_depth";} break;
      // case 5: {p->stream << "direction";} break;
      auto type = arr[3].as<IntImm>();
      CHECK(type);
      auto mem_type = static_cast<StreamType>(type->value);
      if (mem_type == StreamType::FIFO) {
        HCL_DEBUG_LEVEL(2) << "    kernel arg " << op->args[index] << " implemented as FIFO";
        string name = op->args[index].get()->name_hint;
        FifoInfo fifo_info;
        auto depth = arr[4].as<IntImm>(); CHECK(depth);
        fifo_info.depth = depth->value;
        fifo_info_map[name] = fifo_info;        
      }
      index += 1;
    }

    Stmt new_body = this->Mutate(op->body);
    return KernelDef::make(op->args, op->arg_shapes, op->arg_types, op->arg_tensors,
                           new_body, op->ret_void, op->ret_type, op->name, op->attributes);
  }

  Stmt Convert(Stmt s) {
    return this->Mutate(s);
  }

  bool outside_ext_module{true};
  bool inside_stencil_node{false};
  unordered_map<string, FifoInfo> fifo_info_map;
  unordered_map<string, vector<KernelArg> > fifo_kernel_consumers;
  std::map<const Variable*, Expr> range_;
  std::map<const Variable*, Expr> min_map_;
};

class ExternModuleFormater final : public IRMutator {
 public:
  ExternModuleFormater(unordered_set<string> top_arg_names): top_arg_names_(top_arg_names) {}
  // Collect information of streamed module args
  Stmt Mutate_(const ExternModule* op, const Stmt& s) {
      if (collect_info) {
        vector<int> numbers;
        vector<string> arg_names;
        CHECK(op->annotate_keys.size() == op->annotate_values.size());
        for (size_t i = 0; i < op->annotate_values.size(); i++) {
          auto k = op->annotate_keys[i].as<StringImm>()->value;
          auto v = op->annotate_values[i].as<StringImm>()->value;
    
          if (k.rfind("arg:", 0) == 0) {
            k.erase(k.find("arg:"), 4);
            arg_names.push_back(k);
          }
    
          if (k == "port_types") {
            HCL_DEBUG_LEVEL(2) << " [ ip ] Extern Module ports " << v;
            size_t pos = 0;
            string delimiter = ":";
            string token;
            while ((pos = v.find(delimiter)) != string::npos) {
                token = v.substr(0, pos);
                numbers.push_back(std::stoi(token));
                v.erase(0, pos + delimiter.length());
            }
            int number = std::stoi(v);
            numbers.push_back(number);
          }
        }
        CHECK(numbers.size() == arg_names.size());
        // Check the tensors that need to be converted to FIFOs
        for (size_t k = 0; k < numbers.size(); k++) {
          if (numbers[k] > 0) {
            HCL_DEBUG_LEVEL(2) << " [ ip ] convert tensor " 
              << arg_names[k] << " to FIFO channels";
            tensor_as_fifos[arg_names[k]] = numbers[k];
          }
        }
        port_types_map[op] = numbers;
        arg_names_map[op] = arg_names;

      } else {
        CHECK(port_types_map.count(op));
        CHECK(arg_names_map.count(op));

        // Collect and inject loop information into ExternMod node
        if (op->attr_key == "autosa") {
          Expr value = this->Mutate(op->value);
          Stmt body = this->Mutate(op->body);
          auto annotate_keys = op->annotate_keys;
          auto annotate_values = op->annotate_values;

          // Collect loop bound information
          CollectLoopNestBound collector;
          collector.Mutate(op->body);
          annotate_keys.push_back(StringImm::make("loop_bound"));
          std::string bound_info;
          std::string delim = "";
          for (auto& e: collector.bounds) {
            CHECK(e.as<IntImm>()) << e;
            bound_info += delim + std::to_string(e.as<IntImm>()->value);
            delim = ",";
          }
          annotate_values.push_back(StringImm::make(bound_info));

          // Collect input tensor placement and read/write information
          Array<Var> input_vars = UndefinedVars(body, Array<Var>());
          Array<VarExpr> input_args;
          for (auto& v : input_vars) {
              input_args.push_back(v);
          }
          InputDirectionCollector idc(input_args);
          auto is_arg_written = idc.Analyze(body);

          annotate_keys.push_back(StringImm::make("tensor_placement"));
          delim = "";
          std::string placement_info;
          for (auto& var: input_vars) {
            string var_name = var.get()->name_hint;
            placement_info += delim + var_name;
            if (top_arg_names_.find(var_name) != top_arg_names_.end()) {
              placement_info += "[0]"; // located on off-chip memory
            } else {
              placement_info += "[1]"; // loacted on on-chip memory
            }
            CHECK(is_arg_written.count(var_name)) << var_name;
            if (is_arg_written.at(var_name)) {
              placement_info += "[write]";
            } else {
              placement_info += "[read]";
            }
            delim = ",";
          }
          annotate_values.push_back(StringImm::make(placement_info));
          return ExternModule::make(op->attr_key, value, body,
            annotate_keys, annotate_values);
        }
      }

      Stmt stmt = IRMutator::Mutate_(op, s);
      return stmt;
   }
  
  Stmt Mutate_(const Allocate* op, const Stmt& s) {
    string name = op->buffer_var.get()->name_hint;
    if (!collect_info) { 
      if (tensor_as_fifos.count(name)) {
        HCL_DEBUG_LEVEL(2) << "[ ip ] converting  " << name << " to FIFOs...";

        // Check if it is already a FIFO channel
        bool fifo_decl = false;
        for (auto attr : op->attrs) {
          if (attr.as<StreamStmt>()) {
            fifo_decl = true;
          }
        }
        CHECK(!fifo_decl);

        int channel_depth = tensor_as_fifos.at(name);
        Stmt attr = StreamStmt::make(
             op->buffer_var, 0, IntImm::make(Int(32), 0), 0,
             StreamType::ATTR, channel_depth, Array<Expr>(), Array<Expr>()); 
        Array<Stmt> attrs = op->attrs;
        attrs.push_back(attr);
        Stmt new_body = this->Mutate(op->body);
        return Allocate::make(op->buffer_var, op->type, op->extents,
                              op->condition, new_body, attrs,
                              op->new_expr, op->free_function);
      }
    }
    Stmt stmt = IRMutator::Mutate_(op, s);
    return stmt;
  }

  Stmt Format(Stmt stmt) {
    collect_info = true;
    stmt = Mutate(stmt);
    collect_info = false;
    return Mutate(stmt);
  }

  unordered_set<string> top_arg_names_;
  bool collect_info{false};
  unordered_map<const ExternModule*, vector<int> > port_types_map;
  unordered_map<const ExternModule*, vector<string> > arg_names_map;
  unordered_map<string, int> tensor_as_fifos;
};

class FifoAccessKernelChecker final : public IRMutator {

 private:
  struct ArgFifo {
    int index;
    int fifo_depth;
  };
  struct FifoInfo {
    int   depth{0};
    int   consumers{0};
    int   producers{0};
    int   read_bound{0};
    int   write_bound{0};
  };

 public:
  FifoAccessKernelChecker(unordered_map<string, vector<KernelArg> >& _ker_arg_info)
  : ker_arg_info(_ker_arg_info) {}

  Stmt Mutate_(const Store* op, const Stmt& s) {
    string name = op->buffer_var.get()->name_hint;
    if (inside_kernel_body && !inside_stencil_node) {
      if (fifo_info_map.count(name)) {
        auto& info = fifo_info_map.at(name);
        info.producers += 1;
        CHECK(info.producers <= 1) << "FIFO " << name << " produced multiple times...";
        CHECK(info.consumers <= 1) << "FIFO " << name << " consumed multiple times...";
        HCL_DEBUG_LEVEL(2) << "[ INFO ] FIFO write " << name << " found. Convert to StreamStmt..."; 

        // Check the access bound
        Expr max = Simplify(substitute(range_, op->index));
        Expr min = Simplify(substitute(min_map_, op->index));
        Expr num = Simplify(max - min);
        CHECK(num.as<IntImm>()) << "FIFO max write times " << num << " not a int value";
        info.write_bound = num.as<IntImm>()->value;

        // Connvert to StreamStmt
        return StreamStmt::make(op->buffer_var, op->index, op->value, 0,
                StreamType::FIFO, info.depth, Array<Expr>(), Array<Expr>()); 
      }
    }
    auto value = this->Mutate(op->value);
    return Store::make(op->buffer_var, value, op->index, op->predicate);
  }

  Expr Mutate_(const Load* op, const Expr& e) {
    string name = op->buffer_var.get()->name_hint;
    if (inside_kernel_body) {
      if (fifo_info_map.count(name)) {
        auto& info = fifo_info_map.at(name);
        info.consumers += 1;
        CHECK(info.producers <= 1) << "FIFO " << name << " produced multiple times...";
        CHECK(info.consumers <= 1) << "FIFO " << name << " consumed multiple times...";
        HCL_DEBUG_LEVEL(2) << "[ INFO ] FIFO read " << name << " found. Convert to StreamExpr..."; 

        // Check the access bound
        Expr max = Simplify(substitute(range_, op->index));
        Expr min = Simplify(substitute(min_map_, op->index));
        Expr num = Simplify(max - min);
        CHECK(num.as<IntImm>()) << "FIFO max read times " << num << " not a int value";
        info.read_bound = num.as<IntImm>()->value;
        if (info.read_bound != info.write_bound) {
          HCL_DEBUG_LEVEL(2) << "[WARNING] FIFO " << name << " read " << info.read_bound
            << " while write " << info.write_bound << " times...";
        }
        HCL_DEBUG_LEVEL(2) << "[ INFO ] Checking passed: FIFO " << name << " access time " << info.read_bound;
        // Connvert to StreamExpr
        return StreamExpr::make(op->type, op->buffer_var, op->index, 0,
                StreamType::FIFO, info.depth, Array<Expr>(), Array<Expr>()); 
      }
    }
    return IRMutator::Mutate_(op, e);
  }

  Stmt Mutate_(const KernelDef* op, const Stmt& s) {
    if (kernel_fifo_map.count(op->name)) {
      HCL_DEBUG_LEVEL(2) << "[ INFO ] start converting kernel " << op->name;
      // Create FIFO map for args in the function signature
      for (auto info: kernel_fifo_map.at(op->name)) {
        auto index = info.index;
        auto arg_name = op->args[index].as<Variable>()->name_hint;
        // Skip the pass-by-value args
        auto arg_shape = op->arg_shapes[index];
        if (arg_shape.size() == 1) {
          if (arg_shape[0].as<IntImm>()->value == 1) {
            continue;
          }
        }
        FifoInfo fifo_info;
        fifo_info.depth = info.fifo_depth;
        fifo_info_map[arg_name] = fifo_info;
      }
      inside_kernel_body = true;
      Stmt stmt = this->Mutate(op->body);
      inside_kernel_body = false;
      fifo_info_map.clear();

      return KernelDef::make(op->args, op->arg_shapes, op->arg_types, op->arg_tensors,
                             stmt, op->ret_void, op->ret_type, op->name, op->attributes);
    }
    return s;
  }

  Stmt Mutate_(const Stencil* op, const Stmt& s) {
    inside_stencil_node = true;
    Stmt body = this->Mutate(op->body);
    inside_stencil_node = false;
    return Stencil::make(op->inputs, op->outputs, body,
                         op->burst_width, op->unroll_factor,
                         op->num_iteration, op->is_axis);

  }

  // Ignore the nest loops after allocate node
  Stmt Mutate_(const For* op, const Stmt& s) {
    if (inside_kernel_body) {
      min_map_[op->loop_var.get()] = op->min;
      range_[op->loop_var.get()] = op->extent - 1;
      Stmt stmt = op->body;
      while (const For* for_op = stmt.as<For>()) {
        stmt = for_op->body;
      }
      if (auto st = stmt.as<Store>()) {
        auto value = st->value;
        if (auto c = value.as<Cast>()) value = c->value;
        if (auto v = value.as<IntImm>()) {
          if (v->value == 0) return s;
        } else if (auto v = value.as<FloatImm>()) {
          if (v->value == 0) return s;
        } else if (auto v = value.as<UIntImm>()) {
          if (v->value == 0) return s;
        }
      }
    }
    return IRMutator::Mutate_(op, s);
  }

  Stmt Convert(Stmt s) {
    for (auto& kv : ker_arg_info) {
      for (auto arg: kv.second) {
        auto kernel_name = arg.kernel_name;
        auto index = arg.arg_index;
        auto fifo_depth = arg.fifo_depth;
        ArgFifo arg_fifo = {index, fifo_depth};
        if (kernel_fifo_map.count(kernel_name)) {
          kernel_fifo_map[kernel_name].push_back(arg_fifo);
        } else {
          kernel_fifo_map[kernel_name] = {arg_fifo};
        }
      }
    }
    return this->Mutate(s);
  }

  bool inside_kernel_body{false};
  bool inside_stencil_node{false};
  unordered_map<string, FifoInfo> fifo_info_map;
  unordered_map<string, vector<KernelArg> >& ker_arg_info;
  unordered_map<string, vector<ArgFifo> > kernel_fifo_map;
  std::map<const Variable*, Expr> range_;
  std::map<const Variable*, Expr> min_map_;
};


class MemAccessReducer final : public IRMutator {
  public:
   MemAccessReducer(Var& target_, bool reduce_load_)
    : target(target_), reduce_load(reduce_load_) {}

   Stmt Mutate_(const Store* op, const Stmt& s) {
     string name = op->buffer_var.get()->name_hint;
     if (name == target.get()->name_hint) {
       if (!reduce_load) {
         CHECK(!reduced);
         reduced = true;
         target_stmt = s;
         return Store::make(op->buffer_var, op->value, 0, op->predicate);
       }
     }
     return IRMutator::Mutate_(op, s);
   }

   Expr Mutate_(const Load* op, const Expr& e) {
     string name = op->buffer_var.get()->name_hint;
     if (name == target.get()->name_hint) {
       if (reduce_load) {
         // Since there can be other reads to the same memory location 
         // it may have been reduced before
         reduced = true;
         target_expr = e;
         return Load::make(op->type, op->buffer_var, 0, op->predicate);
       }
     }
     return IRMutator::Mutate_(op, e);
   }

   Var& target;
   bool reduce_load;
   bool reduced{false};
   Expr target_expr;
   Stmt target_stmt;
};


// Create on-chip kernel definition based on the 
// PE interconnect information 
Stmt CreateKernelDef(
    Stmt body, string kernel_name,
    Array<VarExpr>& kernel_def_new_vars,
    unordered_map<string, Array<Expr>> shape,
    unordered_map<string, Type> dtype, 
    unordered_map<string, Expr>& passed_by_value_tensors_read,
    unordered_map<string, Expr>& passed_by_value_tensors_write) {

  Array<Var> undefs = UndefinedVars(body, Array<Var>());
  unordered_map<string, IoInfo> dev_io_copy;

  // Buffers to substitute
  unordered_map<const Variable*, VarExpr> vmap;
  Array<Expr>         kernel_stmt_vars;
  vector<Expr>        kernel_stmt_annotate_values;
  Array<Array<Expr> > shapes, attributes; 
  Array<Expr>         types;
  Array<FunctionRef>  placeholders;

  // Intermediate scalars to save pass-by-value data
  // example: X_temp = X[x+2];
  unordered_map<string, Expr> temp_vars;
  vector<Stmt> stmts_before_call;
  vector<Stmt> stmts_after_call;

  // if the input is not passed-by-pointer tensors (i.e. tensors 
  // that are accessed by more than one indices)
  // we lift the accessed value out of the function call
  for (auto& v : undefs) {
    string name = v.get()->name_hint;

    // Lift memory access read atop the function call
    if (passed_by_value_tensors_read.count(name)) {
      
      // Read-only single port
      HCL_DEBUG_LEVEL(2) << "[ create kernel ] lift read access to \"" 
        << name << "\" out of the PE body.";

      Array<Expr> arg_shape = {1};
      CHECK(dtype.count(name));
      Type type = dtype[name];
      shapes.push_back(arg_shape);
      types.push_back(Type2Expr(type));   

      Var old_var(v.node_);
      VarExpr new_var(name);
      VarExpr temp_var(kernel_name + "_" + name + "_tmp");

      Operation op = PlaceholderOpNode::make(name, arg_shape, type);
      placeholders.push_back(op);
      vmap[old_var.get()] = VarExpr(new_var.node_);

      // Replace the memory access to scalar temp
      MemAccessReducer mar(old_var, true);
      HCL_DEBUG_LEVEL(2) << "-------- lift memory access --------";
      HCL_DEBUG_LEVEL(2) << body;

      body = mar.Mutate(body);
      kernel_def_new_vars.push_back(new_var);
      Stmt store = Store::make(temp_var, mar.target_expr, 0, UIntImm::make(UInt(1), 1));

      // If the port has been specified in the PE connection attributes
      // Then we implement it as a FIFO channel
      // Append allocate + store before function calls
      stmts_before_call.push_back(store);
      Stmt nop = Evaluate::make(0);
      Stmt ret = Allocate::make(temp_var, type, {1}, 
              make_const(Bool(type.lanes()), true), nop);
      stmts_before_call.push_back(ret);
      ret = AttrStmt::make(temp_var, attr::storage_scope, StringImm::make("global"), nop);
      stmts_before_call.push_back(ret);
      kernel_stmt_vars.push_back(temp_var);

      // read and write port (for the same value)
      // create a new temp var to receive the output value and assign 
      if (passed_by_value_tensors_write.count(name)) {
        HCL_DEBUG_LEVEL(2) << "[ create kernel ] found read/write port " << name << " in the PE. "  
          << "Creating a new out port for it...";
        // Create a new port for the new out port
        auto new_name = kernel_name + "_" + name + "_write";
        VarExpr new_out(new_name);
        VarExpr new_out_temp(new_name + "_tmp");

        ret = Allocate::make(new_out_temp, type, {1}, make_const(Bool(type.lanes()), true), nop);
        stmts_before_call.push_back(ret);
        ret = AttrStmt::make(new_out_temp, attr::storage_scope, StringImm::make("global"), nop);
        stmts_before_call.push_back(ret);

        shapes.push_back(arg_shape);
        types.push_back(Type2Expr(type));   

        kernel_def_new_vars.push_back(new_out);
        kernel_stmt_vars.push_back(new_out_temp);
        Operation new_op = PlaceholderOpNode::make(new_name, {1}, type);
        placeholders.push_back(new_op);

        // After reducing memory access to zero, replace the var with
        MemAccessReducer mar(old_var, false);
        body = mar.Mutate(body);

        unordered_map<string, VarExpr> vsub;
        vsub[name] = new_out;
        LoadStoreReplacer lsr(vsub, true);
        body = lsr.Mutate(body);

        // Assign the modified value back to the orginal spot
        auto store_op = mar.target_stmt.as<Store>();
        CHECK(store_op);

        Expr load_from_temp = Load::make(type, new_out_temp, 0, UIntImm::make(UInt(1), 1));;
        Stmt store = Store::make(store_op->buffer_var, load_from_temp, 0, UIntImm::make(UInt(1), 1));
        stmts_after_call.push_back(store);
      }
    
    // wtite only single port
    } else if (passed_by_value_tensors_write.count(name)) {
      HCL_DEBUG_LEVEL(2) << "[ create kernel ] create write port " << name  << " in the PE.";

      Array<Expr> arg_shape = {1};
      CHECK(dtype.count(name));
      Type type = dtype[name];
      shapes.push_back(arg_shape);
      types.push_back(Type2Expr(type));   

      Var old_var(v.node_);
      VarExpr new_var(name);
      VarExpr temp_var(kernel_name + "_" + name + "_tmp");

      Operation op = PlaceholderOpNode::make(name, arg_shape, type);
      placeholders.push_back(op);
      vmap[old_var.get()] = VarExpr(new_var.node_);

      // Replace the memory access to scalar temp
      MemAccessReducer mar(old_var, false);
      body = mar.Mutate(body);
      kernel_def_new_vars.push_back(new_var);
      auto store_op = mar.target_stmt.as<Store>();
      CHECK(store_op);

      Expr load_from_temp = Load::make(type, temp_var, 0, UIntImm::make(UInt(1), 1));;
      Stmt store = Store::make(store_op->buffer_var, load_from_temp, 0, UIntImm::make(UInt(1), 1));
      stmts_after_call.push_back(store);

      // Prepare the statements before calls
      // Append allocate + store before function calls
      Stmt nop = Evaluate::make(0);
      Stmt ret = Allocate::make(temp_var, type, {1}, make_const(Bool(type.lanes()), true), nop);
      stmts_before_call.push_back(ret);
      ret = AttrStmt::make(temp_var, attr::storage_scope, StringImm::make("global"), nop);
      stmts_before_call.push_back(ret);
      kernel_stmt_vars.push_back(temp_var);

    // Pass in the pointer or value (i.e. scalar)
    } else {
      Array<Expr> arg_shape;
      Type type;
      if (dtype.count(name) && shape.count(name)) {
        type = dtype[name];
        arg_shape = shape[name];
        shapes.push_back(arg_shape);
        types.push_back(Type2Expr(type));
  
      // For iteration vars
      } else {
        type = Int(32);
        arg_shape = {1};
        shapes.push_back(arg_shape);
        types.push_back(Type2Expr(type));     
      } 
  
      Var old_var(v.node_);
      VarExpr new_var(name, type);

      Operation op = PlaceholderOpNode::make(name, arg_shape, type);
      placeholders.push_back(op);
      vmap[old_var.get()] = VarExpr(new_var.node_);
      kernel_def_new_vars.push_back(new_var);
      kernel_stmt_vars.push_back(old_var);
    }
  }

  // Buffers to be lift atop kernel function call
  unordered_map<string, VarExpr> remove;
  
  // Replace buffers
  SubstituteBuffers sb(vmap, remove);
  body = sb.Mutate(body);

  // Create KernelDef Stmt based on body
  HCL_DEBUG_LEVEL(2) << "[ create kernel ] new kernel def args: " << kernel_def_new_vars;
  Stmt kernel = KernelDef::make(kernel_def_new_vars, shapes, types, 
                    placeholders, body, UIntImm::make(UInt(1), 1),
                    UInt(32), kernel_name, attributes); 
  
  // Return kernel def directly 
  return kernel;

  Array<Expr> keys, values;
  Stmt stmt = KernelStmt::make(kernel_stmt_vars, kernel_name, keys, values);
  Stmt ret = Block::make(kernel, stmt);

  // Assert the every statement should be an Allocate node
  // warpping a placeholder statement (reverse order)
  unordered_set<int> store_indices;
  for (size_t k = 0; k < stmts_before_call.size(); k++) {
    if (stmts_before_call[k].as<Store>()) {
      ret = Block::make(stmts_before_call[k], ret);
      store_indices.insert(k);
    }
  }
  for (int k = stmts_before_call.size()-1; k >=0; k--) {
    auto& stack_stmt = stmts_before_call[k];
    if (store_indices.count(k)) continue;
    if (auto alloc_op = stack_stmt.as<Allocate>()) {
      ret = Allocate::make(alloc_op->buffer_var, alloc_op->type, alloc_op->extents,
                           alloc_op->condition, ret, alloc_op->attrs,
                           alloc_op->new_expr, alloc_op->free_function);
    } else if (auto op = stack_stmt.as<AttrStmt>()) {
      ret = AttrStmt::make(op->node, op->attr_key, op->value, ret);
    } else {
      LOG(FATAL) << "Unknow op " << stack_stmt;
    }
  }

  for (auto& s: stmts_after_call) {
    ret = Block::make(ret, s);
  }
  return ret;
}


// Replace the buffers with same naming to the new buffer
class BufferReplacer final : public IRMutator {
 public:
  BufferReplacer(const Allocate* op) : op_(op) {
    buffer_name = op->buffer_var.get()->name_hint;
  }

  Expr Mutate_(const Load* op, const Expr& e) {
    auto name = op->buffer_var.get()->name_hint;
    if (name == buffer_name) {
      HCL_DEBUG_LEVEL(2) << "[ info ] replacing buffer load " << name;
      return Load::make(op->type, op_->buffer_var, op->index, op->predicate);;
    }
    return IRMutator::Mutate_(op, e);
  }
  
  Stmt Mutate_(const Store* op, const Stmt& s) {
    auto name = op->buffer_var.get()->name_hint;
    if (name == buffer_name) {
      HCL_DEBUG_LEVEL(2) << "[ info ] replacing buffer store " << name;
      auto new_value = this->Mutate(op->value);
      return Store::make(op_->buffer_var, new_value, op->index, op->predicate);
    }
    return IRMutator::Mutate_(op, s);
  }

  const Allocate* op_;
  string buffer_name;
};

// ------------------------------------------------
class MemOpScalarization final : public IRMutator {
 public:
  // Consider additional new ports for data movement 
  MemOpScalarization(unordered_set<string> pe_in_ports, unordered_set<string> pe_out_ports)
  : pe_in_ports_(pe_in_ports), pe_out_ports_(pe_out_ports)  {}

  // Create an input port for the PE function
  Expr Mutate_(const Load* op, const Expr& e) {
    std::string port_name = op->buffer_var.get()->name_hint;
    if (pe_in_ports_.count(port_name)) {
        HCL_DEBUG_LEVEL(2) << "Scalarizing buffer (load) " << op->buffer_var;
        VarExpr new_var(port_name+".in");
        interface_io_ports.push_back(new_var);
        return Load::make(op->type, new_var, 0, op->predicate);
    }
    return IRMutator::Mutate_(op, e);
  }

  Stmt Mutate_(const Store* op, const Stmt& s) {
    Expr value = this->Mutate(op->value);
    std::string port_name = op->buffer_var.get()->name_hint;
    if (pe_out_ports_.count(port_name)) {
        HCL_DEBUG_LEVEL(2) << "Scalarizing buffer (store) " << op->buffer_var;
        VarExpr new_var(port_name+".out");
        interface_io_ports.push_back(new_var);
        return Store::make(new_var, value, 0, op->predicate);
    } 
    return IRMutator::Mutate_(op, s);;
  }

  // each read or write is scalarized into an IO port
  Stmt BuildPeKernelDef(Stmt s, 
    Array<VarExpr>& kernel_def_new_vars,
    unordered_map<string, Array<Expr>>& shape,
    unordered_map<string, Type>& dtype) {

    Stmt stmt = this->Mutate(s);
    // build kernel def for PE function
    unordered_map<string, Expr> passed_by_value_tensors_read;
    unordered_map<string, Expr> passed_by_value_tensors_write;

    // create extra write point based on user input
    stmt = CreateKernelDef(stmt, "systolic_pe", kernel_def_new_vars,
      shape, dtype, passed_by_value_tensors_read, passed_by_value_tensors_write);

    HCL_DEBUG_LEVEL(2) << stmt;
    return stmt;
  }

  // Desired IO port by programmers
  unordered_set<string> pe_in_ports_;
  unordered_set<string> pe_out_ports_;

  // Port for PE function
  Array<VarExpr> interface_io_ports;
};

// Construct the IO channels and data drainer & loader
Stmt IoConstruction(Stmt op, Array<VarExpr>& kernel_def_new_vars,
    unordered_map<string, SystolicPe>& pe_array,
    vector<const For*>& time_loops) {
  
  vector<Stmt> data_loaders;
  vector<Stmt> pe_array_region;
  vector<Stmt> data_drainers;
  unordered_set<string> global_link_names;

  // PE function call argument maps
  vector<VarExpr> global_links;
  unordered_map<string, unordered_map<string, Expr>> pe_input_maps;

  // Create data loaders and drainers
  for (auto& kv: pe_array) {
    string pe_name = kv.first;
    if (pe_name.find("pe") == std::string::npos) {
      HCL_DEBUG_LEVEL(INFO) << "==== debug... " << kv.first;
      for (auto& data: kv.second.data_in) {
        HCL_DEBUG_LEVEL(INFO) << "    in: " << data.first << "."
          << data.second.var_name;
      }
      for (auto& data: kv.second.data_out) {
        HCL_DEBUG_LEVEL(INFO) << "    out: " << data.first << "."
          << data.second.var_name;
      }

      // Create data loader
      if (pe_name.find("loader") != std::string::npos) {
        Stmt stmt; VarExpr temp; 
        Type type = Int(32);

        HCL_DEBUG_LEVEL(2) << "[ debug ] create data loader " << pe_name;
        for (auto& data: kv.second.data_out) {
          string var_name = data.second.var_name;
          string dest_stage = data.first;

          if (!stmt.defined()) {
            temp = VarExpr("temp." + var_name);
            // Create sequential data loader
            // TODO: the loading pattern can be different
            Expr index(0);
            int stride = 1;
            for (auto& for_op: time_loops) {
              index += stride * for_op->loop_var;
            }
            index = Simplify(index);
            Expr load = Load::make(type, VarExpr(var_name), index, UIntImm::make(UInt(1), 1));
            Stmt store = Store::make(temp, load, 0, UIntImm::make(UInt(1), 1));
            
            stmt = Allocate::make(temp, type, {1}, make_const(Bool(type.lanes()), true), store);
            stmt = AttrStmt::make(temp, attr::storage_scope, StringImm::make("global"), stmt);
          }

          // Broadcast to PEs
          string link_name = "temp." + dest_stage + "." + var_name;
          VarExpr link(link_name);
          CHECK(temp.defined());

          Expr loc_load = Load::make(type, temp, 0, UIntImm::make(UInt(1), 1));
          Stmt loc_store = Store::make(link, loc_load, 0, UIntImm::make(UInt(1), 1));  
          global_links.push_back(link);
          global_link_names.insert(link.get()->name_hint);
          stmt = Block::make(stmt, loc_store);    

          // Save the connection information in PE input map 
          string in_name = var_name + ".in";
          pe_input_maps[dest_stage][in_name] = link;
        }

        // Wrap the statement with time loops
        for (auto& for_op: time_loops) {
          stmt = For::make(
            for_op->loop_var, for_op->min, for_op->extent, for_op->for_type,
            for_op->device_api, stmt, for_op->annotate_keys,
            for_op->annotate_values);
        }
        data_loaders.push_back(stmt);

      // Create data drainer
      } else {
        Stmt stmt; VarExpr temp; 
        Type type = Int(32);
        HCL_DEBUG_LEVEL(2) << "[ debug ] create data drainer " << pe_name;

        for (auto& data: kv.second.data_in) {
          string var_name = data.second.var_name;
          string source_stage = data.second.source_pe;

          if (!stmt.defined()) {
            temp = VarExpr("temp." + source_stage + "." + var_name);
            // Create sequential data drainer
            // TODO: the loading pattern can be different
            Expr index(0);
            int stride = 1;

            // Create new list of loop vars
            for (size_t loop_level = 0; loop_level < time_loops.size(); loop_level++) {
              VarExpr loop_var("i" + std::to_string(loop_level));
              index += stride * loop_var;
            }

            index = Simplify(index);
            Expr load = Load::make(type, temp, 0, UIntImm::make(UInt(1), 1));
            stmt = Store::make(VarExpr(var_name), load, index, UIntImm::make(UInt(1), 1));
          }

          // Collecting data from PE(s) and save to global
          string link_name = "temp." + source_stage + "." + var_name;
          VarExpr link(link_name);
          CHECK(temp.defined());

          global_links.push_back(link);
          global_link_names.insert(link.get()->name_hint);   

          // Save the connection information in PE input map 
          string out_name = var_name + ".out";
          CHECK(pe_input_maps.count(source_stage)) << source_stage;
          pe_input_maps[source_stage][out_name] = link;
        }

        // Wrap the statement with time loops
        int loop_level = 0;
        for (auto& for_op: time_loops) {
          VarExpr new_var("i" + std::to_string(loop_level));
          stmt = For::make(
            new_var, for_op->min, for_op->extent, for_op->for_type,
            for_op->device_api, stmt, for_op->annotate_keys,
            for_op->annotate_values);
          loop_level += 1;
        }
        data_drainers.push_back(stmt);
      }
    }
  }

  // Connect PEs in the PE array (1D or 2D)
  HCL_DEBUG_LEVEL(2) << "[ debug ] connecting PE arrays...";
  auto pe_kernel_arg_num = kernel_def_new_vars.size();
  for (auto& kv: pe_array) {
    string pe_name = kv.first;
    if (pe_name.find("pe") == std::string::npos) continue;
    HCL_DEBUG_LEVEL(INFO) << "==== debug... " << kv.first;

    // Connect inputs and outputs
    for (auto& data: kv.second.data_in) {
      HCL_DEBUG_LEVEL(INFO) << "    in: " << data.first;
    }
    for (auto& data: kv.second.data_out) {
      HCL_DEBUG_LEVEL(INFO) << "    out: " << data.first;
    }
    for (auto& ph: kernel_def_new_vars) {
      string ph_name = ph.get()->name_hint;
      if (ph_name.find(".out") != std::string::npos) {
        // Locate output information (source and dest) by name
        string var_name = ph_name.substr(0, ph_name.find(".out")); 

        bool found = false;
        for (auto& data: kv.second.data_out) {
          if (data.first == var_name) {
            found = true;
            auto source_pe = data.second.source_pe;
            auto dest_pe = data.second.dest_pe;
            VarExpr link("temp." + source_pe + "." + dest_pe + "." + var_name);
          }
        }
        CHECK(found) << var_name;

      } else {
        string var_name = ph_name.substr(0, ph_name.find(".in")); 
        bool found = false;
        string all_in_port = ""; 
        string delim = "";
        string source_pe = "";
        string dest_pe = "";

        Expr link;
        for (auto& data: kv.second.data_in) {
          all_in_port += delim + data.first; // 
          delim = ", ";
          if (data.first == var_name  || data.first.find(var_name + "[") != std::string::npos) {
              found = true;
              source_pe = data.second.source_pe;
              dest_pe = data.second.dest_pe;

              if (data.first.find(var_name + "[") != std::string::npos) {
                string name = var_name;
                Type type = Int(32);
                auto pos = data.first.find("[") + 1;
                auto end = data.first.find("]") - 1;
                auto index = std::stoi(data.first.substr(pos, end));
                link = Load::make(type, VarExpr(name), index, UIntImm::make(UInt(1), 1));
              }
          }
        }
        // Create kernel statement 
        HCL_DEBUG_LEVEL(2) << "[ debug ] connect " << source_pe << " to " << dest_pe
          << " at port(" << var_name << ")";
        
        if (!found) {
          LOG(WARNING) << "not found input " << pe_name << "." << var_name 
            << " in (" << all_in_port << "). set it to 0";
          link = IntImm::make(Int(32), 0);

        } else {
          // input constant value
          if (source_pe == "const") {
            CHECK(link.defined());

          // value passed from data loader
          } else if (source_pe.find("loader") != std::string::npos) {
            string in_name = var_name + ".in";
            CHECK(pe_input_maps[dest_pe].count(in_name));
            link = pe_input_maps[dest_pe].at(in_name);

          // value passed from neighbor PE
          } else {
            link = VarExpr("temp." + source_pe + "." + dest_pe + "." + var_name);
          }
        }
        string in_name = var_name + ".in";
        string out_name = var_name + ".out";
        pe_input_maps[source_pe][out_name] = link;
        pe_input_maps[dest_pe][in_name] = link;
      }
    }
  }

  // Composing the PE function calls
  for (auto& pe: pe_array) {
    string pe_name = pe.first;
    if (pe_name.find("pe") != std::string::npos) {
      CHECK(pe_input_maps.count(pe_name)) << pe_name;

      if (pe_input_maps.at(pe_name).size() != pe_kernel_arg_num) {
        LOG(WARNING) << pe_name << " has insufficient IO port initiated than required. " 
          << pe_input_maps.at(pe_name).size() << " (required IO # = " << pe_kernel_arg_num << ")";
        for (auto& port: pe_input_maps.at(pe_name)) {
          LOG(INFO) << port.first << " -> " << port.second;
        }
      }
      Array<Expr> pargs;
      for (auto& port: pe_input_maps.at(pe_name)) {
        pargs.push_back(port.second);
        VarExpr link(port.second.node_);
        if (link.as<Load>()) {
          continue;
        } else {
          string name = link.get()->name_hint;
          if (!global_link_names.count(name)) {
            global_links.push_back(link);
            global_link_names.insert(name);
          }
        }
      }
      Stmt call = Evaluate::make(Call::make(Int(32), "pe", pargs, Call::Intrinsic));
      pe_array_region.push_back(call);
    }
  }

  // Compose loader, PE array and drainer
  Stmt sa_stmt = op;
  for (auto& s: data_loaders) {
    sa_stmt = Block::make(sa_stmt, s);
  } 
  for (auto& link: global_links) {
    Type type = Int(32);
    sa_stmt = Allocate::make(link, type, {1}, make_const(Bool(type.lanes()), true), sa_stmt);
    sa_stmt = AttrStmt::make(link, attr::storage_scope, StringImm::make("global"), sa_stmt); 
  }
  for (auto& s: pe_array_region) {
    sa_stmt = Block::make(sa_stmt, s);
  } 
  for (auto& s: data_drainers) {
    sa_stmt = Block::make(sa_stmt, s);
  } 
  HCL_DEBUG_LEVEL(2) << sa_stmt;
  return sa_stmt;
}

// Extract static constant value load from stmt
class ExtractConst final : public IRMutator {
 public:
  ExtractConst(unordered_map<string, int>& const_map) 
  : const_map_(const_map) { }

  Expr Mutate_(const Load* op, const Expr& e) {
    if (op->index.as<IntImm>()) {
      std::string name = op->buffer_var.get()->name_hint;
      const_map_[name] = op->index.as<IntImm>()->value;
    }
    return IRMutator::Mutate_(op, e);
  }
  unordered_map<string, int>& const_map_;
};

// Extract constant input from the unrolled PE statement
void AddConstantInputs(int index, Stmt new_stmt, 
    unordered_map<string, SystolicPe>& pe_array) {

  unordered_map<string, int> const_map;
  ExtractConst const_extractor(const_map);
  const_extractor.Mutate(new_stmt);

  if (const_map.size() > 0) {
    // TODO: match using PE array index. E.g. PE(1,2)
    for (auto& kv: pe_array) {
      string pe_name = kv.first;
      string target_pe = "pe_" + std::to_string(index);
      bool match = (pe_name.find(target_pe) != std::string::npos);
      if (match) {
        for (auto& kv: const_map) {
          HCL_DEBUG_LEVEL(2) << "debug... const load " << kv.first
            << "[" << kv.second << "]";
          string val_name = kv.first + "[" + std::to_string(kv.second) + "]";
          DataChannel const_in = {val_name, "const", pe_name};
          pe_array[pe_name].data_in[val_name] = const_in;
        }
      }
    }
  }
}

// 1. Explicitly unroll the space loops
// 2. Adjust the loop range based on memory space
// 3. Function scalarization
class CreatePeFunction final : public IRMutator {
 public:
  CreatePeFunction(unordered_set<string> space_loops_set, 
    unordered_map<string, SystolicPe>& pe_array,   
    unordered_map<string, Array<Expr>>& shape,
    unordered_map<string, Type>& dtype,
    Array<VarExpr>& kernel_def_new_vars,
    vector<const For*>& time_loops_) 
  : space_loops_(space_loops_set), pe_array_(pe_array),
  shape_(shape), dtype_(dtype), kernel_def_new_vars_(kernel_def_new_vars),
  time_loops(time_loops_) { }

  Stmt Mutate_(const For* op, const Stmt& s) {
    if (inside_target_loops) {

      // 1. Unroll the target space loops
      Stmt stmt = s;
      vector<Stmt> pe_bodys;
      unordered_map<const Variable*, int> space_loop_range;
      
      while (const For* for_op = stmt.as<For>()) {
        // TODO: replace loop name with index
        string loop_name = for_op->loop_var.get()->name_hint;
        if (space_loops_.find(loop_name) != space_loops_.end()) {
          HCL_DEBUG_LEVEL(2) << "[ debug ] explict unrolling space loop " << loop_name
            << "(" << for_op->min << ", " << for_op->extent << ")";
          auto loop_extent = Simplify(for_op->extent - 1);
          CHECK(loop_extent.as<IntImm>());
          space_loop_range[for_op->loop_var.get()] = loop_extent.as<IntImm>()->value;
        
        // Save the time loop ops
        } else {
          time_loops.push_back(for_op);
        }
        stmt = for_op->body;
      }

      // 2. Analyze memory space range of load/store operations inside
      // E.g. Y->(0,30), X->(0,32), W->(0,0)
      unordered_map<int, Stmt> unrolled_stmts; 
      for (auto& kv: space_loop_range) {
        for (int i = 0; i <= kv.second; i++) {
          unordered_map<const Variable*, Expr> range_;
          range_[kv.first] = IntImm::make(Int(32), i); 
          Stmt new_stmt = Substitute(stmt, range_);
          unrolled_stmts[i] = new_stmt;
          HCL_DEBUG_LEVEL(2) << new_stmt;
          
          // Add constant values into PE's input in pe_array
          AddConstantInputs(i, new_stmt, pe_array_);
        }
      }
    
      // Start buidling the PE function
      // TODO: verify the correctness of desired fine-grain data movement
      Stmt operation = unrolled_stmts[0];
      CHECK(operation.defined());
      for (auto& for_op: time_loops) {
        operation = For::make(
          for_op->loop_var, for_op->min, for_op->extent, for_op->for_type,
          for_op->device_api, operation, for_op->annotate_keys,
          for_op->annotate_values);
      }

      // Rebuild the PE function with data movement information
      // Scalarization, loader/drainer creation and port connection
      unordered_set<string> pe_in_ports, pe_out_ports;
      for (auto& kv: pe_array_) {
        std::string conn = " in(";
        std::string delim = "";
        for (auto& v: kv.second.data_in) {
          conn += delim + v.first;
          delim = ", ";
        }
        delim = "";
        conn += "). out(";
        for (auto& v: kv.second.data_out) {
          conn += delim + v.first;
          delim = ", ";
        }
        conn += ")";
        // ananlyze I/O and inter-PE connections
        HCL_DEBUG_LEVEL(2) << "[ debug ] analyzing PE " << kv.first << " " << conn;
        unordered_set<string> pe_ins, pe_outs;
        if (kv.first.find("pe") != std::string::npos) {
          for (auto& sec_kv: kv.second.data_in) {
            pe_ins.insert(sec_kv.first);
          }
          for (auto& sec_kv: kv.second.data_out) {
            pe_outs.insert(sec_kv.first);
          }
        }
        pe_in_ports.insert(pe_ins.begin(), pe_ins.end());
        pe_out_ports.insert(pe_outs.begin(), pe_outs.end());
      }

      // Create PE function definition and loader/drainer
      // Adjust the time loop range to account for warm-up time
      MemOpScalarization scalarizer(pe_in_ports, pe_out_ports);
      operation = scalarizer.BuildPeKernelDef(operation, 
        kernel_def_new_vars_, shape_, dtype_);
      return operation;

    } else {
      Stmt stmt = this->Mutate(op->body);
      return For::make(
          op->loop_var, op->min, op->extent, op->for_type,
          op->device_api, stmt, op->annotate_keys,
          op->annotate_values);
    }
  }

  Stmt Mutate_(const ExternModule* op, const Stmt& s) {
    if (op->attr_key == "autosa") {
      inside_target_loops = true;
      Stmt stmt = IRMutator::Mutate_(op, s);
      inside_target_loops = false;
      return stmt;
    } else {
      return IRMutator::Mutate_(op, s);
    }
  }

  // Target loop nest information
  unordered_set<string> space_loops_;
  unordered_map<string, SystolicPe>& pe_array_;

  // data type and shape information
  unordered_map<string, Array<Expr>>& shape_;
  unordered_map<string, Type>& dtype_;
  Array<VarExpr>& kernel_def_new_vars_;

  // other information
  bool inside_target_loops{true};
  vector<const For*>& time_loops;
};

// ------------------------------------------------


// Build identical PE function based on the information 
Stmt BuildSystolicArray(const ExternModule* op, 
    unordered_map<string, SystolicPe>& pe_array, 
    unordered_map<string, Array<Expr>>& shape,
    unordered_map<string, Type>& dtype) {
  // 1. Locate unrolled space loop
  size_t len = op->annotate_keys.size();
  vector<string> space_loops;
  unordered_set<string> space_loops_set;

  for (size_t k = 0; k < len; k++) {
    auto key = op->annotate_keys[k].as<StringImm>();
    auto val = op->annotate_values[k].as<StringImm>();
    CHECK(key); CHECK(val);
    if (key->value == "unroll") {
      string delim = ",";
      space_loops = split(delim, val->value);
    }
  }

  CHECK(space_loops.size() >= 1) << space_loops.size();
  for (auto loop_name: space_loops) {
    space_loops_set.insert(loop_name);
    HCL_DEBUG_LEVEL(2) << "PE construction. unrolling " << loop_name;
  }

  // Build PE function definition and function calls (scalarization)
  Array<VarExpr> kernel_def_new_vars;
  vector<const For*> time_loops;
  CreatePeFunction creator(space_loops_set, pe_array, shape, 
      dtype, kernel_def_new_vars, time_loops);
  Stmt pe_function = creator.Mutate(op->body);

  // Connection between PEs (i.e. IO construction)
  // Allocate local buffers to connect PEs
  Stmt stmt = IoConstruction(pe_function, kernel_def_new_vars, pe_array, time_loops);
  return stmt;
}

// Convert a target extern module to sysytolic array
class PeScopeCheker final : public IRMutator {
 public:
  PeScopeCheker(unordered_map<string, Array<Expr> >& _shape,
      unordered_map<string, Type>& _dtype)
  : shape(_shape), dtype(_dtype)  {}

  Stmt Mutate_(const AttrStmt* op, const Stmt& s) {
    // Extract fine-grained data movement source and dest
    if (op->attr_key == "kernel_scope") {
      auto name_str = op->value.as<StringImm>();
      CHECK(name_str);
      pe_name = name_str->value;

    } else if (op->attr_key == "pe_links") {
      auto value = op->value.as<StringImm>();
      CHECK(value);
      std::string info = value->value;
      std::string source_port, dest_port;
      std::string source_stage, dest_stage;
      std::string delim = ",";

      auto values = split(delim, info);
      CHECK(values.size() == 2);
      source_port = values[0]; dest_port = values[1];
      
      delim = ".";
      values = split(delim, source_port); CHECK(values.size() == 2);
      source_stage = values[0]; source_port = values[1];
      values = split(delim, dest_port); CHECK(values.size() == 2);
      dest_stage = values[0]; dest_port = values[1];
      
      HCL_DEBUG_LEVEL(2) << "[ info ] process PE attr ("
        << pe_name << ") " << source_port << " to " << dest_port;

      if (pe_array.find(pe_name) == pe_array.end()) {
        SystolicPe pe;
        pe.pe_name = pe_name;
        pe_array[pe_name] = pe;
      }

      // attr [Y] pe_links = "conv1d_pe_2.Y,AXI.Y"
      // attr [Y] pe_links = "conv1d_pe_1.Y,conv1d_pe_2.Y"
      // attr [X] pe_links = "AXI.X,conv1d_pe_2.X"
      // broadcast from data loader
      if (source_stage == "AXI") {
        CHECK(dest_stage == pe_name);
        string loader_name = "loader." + source_port;
        DataChannel inbound = {dest_port, loader_name, dest_stage};
        pe_array[pe_name].data_in[dest_port] = inbound; // does not account for static val

        if (pe_array.find(loader_name) == pe_array.end()) {
          SystolicPe pe;
          pe.pe_name = loader_name;
          pe_array[loader_name] = pe;
        }
        DataChannel outbound = {source_port, loader_name, dest_stage};
        pe_array[loader_name].data_out[dest_stage] = outbound;

      // send to data drainer
      } else if (dest_stage == "AXI") {
        CHECK(source_stage == pe_name);
        string drainer_name = "drainer." + source_port;
        DataChannel outbound = {source_port, source_stage, drainer_name};
        pe_array[pe_name].data_out[source_port] = outbound;

        if (pe_array.find(drainer_name) == pe_array.end()) {
          SystolicPe pe;
          pe.pe_name = drainer_name;
          pe_array[drainer_name] = pe;
        }
        DataChannel inbound = {dest_port, source_stage, drainer_name};
        pe_array[drainer_name].data_in[dest_port] = inbound;

      // inter-PE data movement
      } else {
        DataChannel outbound = {source_port, source_stage, dest_stage};
        pe_array[source_stage].data_out[source_port] = outbound;
        DataChannel inbound = {dest_port, source_stage, dest_stage};
        pe_array[dest_stage].data_in[source_port] = inbound;
      }
      // Remove the injected information
      // return Evaluate::make(0);
    }
    return IRMutator::Mutate_(op, s);
  }  

  // Locate the unrolled loop and record the PE operations
  Stmt Mutate_(const ExternModule* op, const Stmt& s) {
    if (op->attr_key == "systolic") {
      // Returns the complete systolic array architecture with loader/drainer
      return BuildSystolicArray(op, pe_array, shape, dtype);
    } else {
      Stmt stmt = IRMutator::Mutate_(op, s);
      return stmt;
    }
  }

  // Save the data movement information
  unordered_map<string, Array<Expr>>& shape;
  unordered_map<string, Type>& dtype;

  // current PE information
  std::string pe_name;

  // Save the broadcasting information
  unordered_map<string, SystolicPe> pe_array;

};


Stmt InferStream(Stmt stmt, Array<NodeRef> api_args) {
  // Parse the IO interface information
  HCL_DEBUG_LEVEL(2) << "================ stream_inference =======================";
  HCL_DEBUG_LEVEL(2) << stmt;
  StreamInfoCollector sic(api_args);
  stmt = sic.Mutate(stmt);

  // If any inter-stage or inter-module varibles, 
  // 1. insert StreamStmt into its attr scope of allocate ir node
  // 2. Create streaming channels (explicitly) for inter-stage 
  //    with reuse local variables to ensure sequential non-overlapping access
  AllocateAttrDecorator aad(sic.global_channel_trace,
      sic.inter_stage_channels, sic.dtype_, sic.shape_);
  stmt = aad.Mutate(stmt);

  // Mutate the device_scope AttrStmt
  // Change that into a kernel function
  KernelDefCreator kdc(sic.dev_io_info, sic.shape_, sic.dtype_);
  stmt = kdc.SplitScope(stmt);

  // Remove the unused buffers
  UnusedBufferRemover ubr(aad.unused_write_buffers);
  stmt = ubr.Mutate(stmt);

  // Create busrt read or write loop
  stmt = KernelDefDecorator().Mutate(stmt);
  CreateBurstLoops cb(sic.dev_io_info, 
    sic.shape_, sic.dtype_, sic.top_args_partitions);
  stmt = cb.Insert(stmt);

  // Extract the PE linking information 
  PeScopeCheker psc(sic.shape_, sic.dtype_);
  stmt = psc.Mutate(stmt);
  stmt = AdjustBufferBinding(stmt, api_args);
  HCL_DEBUG_LEVEL(2) << stmt;

  // Handle self loopback streaming channels
  CreateSelfLoopBackChs csfb;
  stmt = csfb.Mutate(stmt);

  // Check the Extern Module 
  // 1. Convert streaming FIFOs into StreamAlloc
  // 2. Add loop range and argument location information for AutoSA module
  ExternModuleFormater emf(sic.top_arg_names);
  stmt = emf.Format(stmt);

  // Perform FIFO access order checking 
  // Convert read and write ops into StreamStmt and StramExpr
  HCL_DEBUG_LEVEL(2) << "-------- create FIFO StreamExpr and StreamStmt -------";
  FifoAccessChecker fac;
  stmt = fac.Convert(stmt);

  FifoAccessKernelChecker fakc(fac.fifo_kernel_consumers);
  stmt = fakc.Convert(stmt);
  HCL_DEBUG_LEVEL(2) << "------------------------------------------------------";

  // Add direction attributes for non-kernel functions definition
  // stmt = IoDirectionInference().Analyze(stmt, api_args);
  
  HCL_DEBUG_LEVEL(2) << "--- done stream inference ---";
  HCL_DEBUG_LEVEL(2) << stmt;
  return stmt;
}

}  // namespace ir
}  // namespace TVM
