DEFINED_PHASES=compile install unpack
DEPEND=dev-vcs/git media-gfx/xdot dev-libs/boost sys-devel/clang
DESCRIPTION=framework for Verilog RTL synthesis
EAPI=8
HOMEPAGE=http://www.clifford.at/yosys/
KEYWORDS=amd64
LICENSE=ISC
SLOT=0
SRC_URI=https://github.com/YosysHQ/yosys/archive/yosys-0.18.tar.gz https://github.com/YosysHQ/abc/archive/09a7e6dac739133a927ae7064d319068ab927f90.tar.gz -> abc-09a7e6dac739133a927ae7064d319068ab927f90.tar.gz
_md5_=f8ddaa5da0acb0dc89b4b3c90f7d9dfd
