$comment
	File created using the following command:
		vcd file DecodificadorArthur.msim.vcd -direction
$end
$date
	Fri Apr 05 17:19:39 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Ula_1bit_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # CIN $end
$var reg 1 $ ENA $end
$var reg 1 % ENB $end
$var reg 1 & F0 $end
$var reg 1 ' F1 $end
$var reg 1 ( INVA $end
$var wire 1 ) COUT $end
$var wire 1 * S $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 ENA~combout $end
$var wire 1 3 A~combout $end
$var wire 1 4 inst8~combout $end
$var wire 1 5 B~combout $end
$var wire 1 6 ENB~combout $end
$var wire 1 7 inst4~combout $end
$var wire 1 8 INVA~combout $end
$var wire 1 9 CIN~combout $end
$var wire 1 : inst2|inst14~0_combout $end
$var wire 1 ; F1~combout $end
$var wire 1 < F0~combout $end
$var wire 1 = inst15~0_combout $end
$var wire 1 > inst15~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
x)
x*
x+
0,
1-
x.
1/
10
11
02
03
x4
05
06
x7
08
09
x:
0;
0<
x=
x>
$end
#910
07
#1584
0:
#4878
04
#5206
0>
#5284
0=
#5481
0)
#8318
0*
#400000
1(
0+
#400989
18
#401877
1=
#800000
1'
0(
1+
#800862
1;
#800989
08
#801877
0=
#806068
1>
#809180
1*
#999000
0'
0+
#999862
0;
#1005068
0>
#1008180
0*
#1600000
