# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:01 on Dec 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev" C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v 
# -- Compiling module fpu_add_sub_altbarrel_shift_ltd
# -- Compiling module fpu_add_sub_altbarrel_shift_aeb
# -- Compiling module fpu_add_sub_altpriority_encoder_3e8
# -- Compiling module fpu_add_sub_altpriority_encoder_6e8
# -- Compiling module fpu_add_sub_altpriority_encoder_be8
# -- Compiling module fpu_add_sub_altpriority_encoder_3v7
# -- Compiling module fpu_add_sub_altpriority_encoder_6v7
# -- Compiling module fpu_add_sub_altpriority_encoder_bv7
# -- Compiling module fpu_add_sub_altpriority_encoder_r08
# -- Compiling module fpu_add_sub_altpriority_encoder_rf8
# -- Compiling module fpu_add_sub_altpriority_encoder_qb6
# -- Compiling module fpu_add_sub_altpriority_encoder_nh8
# -- Compiling module fpu_add_sub_altpriority_encoder_qh8
# -- Compiling module fpu_add_sub_altpriority_encoder_vh8
# -- Compiling module fpu_add_sub_altpriority_encoder_fj8
# -- Compiling module fpu_add_sub_altpriority_encoder_n28
# -- Compiling module fpu_add_sub_altpriority_encoder_q28
# -- Compiling module fpu_add_sub_altpriority_encoder_v28
# -- Compiling module fpu_add_sub_altpriority_encoder_f48
# -- Compiling module fpu_add_sub_altpriority_encoder_e48
# -- Compiling module fpu_add_sub_altfp_add_sub_run
# -- Compiling module fpu_add_sub
# 
# Top level modules:
# 	fpu_add_sub
# End time: 20:15:01 on Dec 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:01 on Dec 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev" C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v 
# -- Compiling module fpu_div_altfp_div_pst_10j
# -- Compiling module fpu_div_altfp_div_fkm
# -- Compiling module fpu_div
# 
# Top level modules:
# 	fpu_div
# End time: 20:15:01 on Dec 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:01 on Dec 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev" C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v 
# -- Compiling module fpu_mult_altfp_mult_4dr
# -- Compiling module fpu_mult
# 
# Top level modules:
# 	fpu_mult
# End time: 20:15:01 on Dec 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:01 on Dec 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev" C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v 
# -- Compiling module fpu_sqrt_alt_sqrt_block_ocb
# -- Compiling module fpu_sqrt_altfp_sqrt_0cf
# -- Compiling module fpu_sqrt
# 
# Top level modules:
# 	fpu_sqrt
# End time: 20:15:01 on Dec 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:01 on Dec 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev" C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v 
# -- Compiling module fpu_compare_altfp_compare_4rc
# -- Compiling module fpu_compare
# 
# Top level modules:
# 	fpu_compare
# End time: 20:15:02 on Dec 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:02 on Dec 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev" C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v 
# -- Compiling module fpu_convert_altbarrel_shift_fof
# -- Compiling module fpu_convert_altpriority_encoder_3e8
# -- Compiling module fpu_convert_altpriority_encoder_6e8
# -- Compiling module fpu_convert_altpriority_encoder_be8
# -- Compiling module fpu_convert_altpriority_encoder_rf8
# -- Compiling module fpu_convert_altpriority_encoder_3v7
# -- Compiling module fpu_convert_altpriority_encoder_6v7
# -- Compiling module fpu_convert_altpriority_encoder_bv7
# -- Compiling module fpu_convert_altpriority_encoder_r08
# -- Compiling module fpu_convert_altpriority_encoder_qb6
# -- Compiling module fpu_convert_altfp_convert_lsn
# -- Compiling module fpu_convert
# 
# Top level modules:
# 	fpu_convert
# End time: 20:15:02 on Dec 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:02 on Dec 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev" C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v 
# -- Compiling module fpu_convert_float_integer_altbarrel_shift_kof
# -- Compiling module fpu_convert_float_integer_altfp_convert_s3q
# -- Compiling module fpu_convert_float_integer
# 
# Top level modules:
# 	fpu_convert_float_integer
# End time: 20:15:02 on Dec 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_6ct.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:02 on Dec 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db" C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_6ct.v 
# -- Compiling module mult_6ct
# 
# Top level modules:
# 	mult_6ct
# End time: 20:15:02 on Dec 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_k5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:02 on Dec 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db" C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_k5s.v 
# -- Compiling module mult_k5s
# 
# Top level modules:
# 	mult_k5s
# End time: 20:15:02 on Dec 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_i5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:02 on Dec 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db" C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_i5s.v 
# -- Compiling module mult_i5s
# 
# Top level modules:
# 	mult_i5s
# End time: 20:15:03 on Dec 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_r5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:03 on Dec 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db" C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_r5s.v 
# -- Compiling module mult_r5s
# 
# Top level modules:
# 	mult_r5s
# End time: 20:15:03 on Dec 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_p5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:03 on Dec 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db" C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_p5s.v 
# -- Compiling module mult_p5s
# 
# Top level modules:
# 	mult_p5s
# End time: 20:15:03 on Dec 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_core {C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:03 on Dec 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_core" C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v 
# -- Compiling module alu
# -- Compiling module aluSource
# -- Compiling module controlUnit
# -- Compiling module forwardingUnit
# -- Compiling module HDU
# -- Compiling module immGen
# -- Compiling module regFile
# -- Compiling module register
# -- Compiling module DRAM
# ** Warning: ** while parsing file included at C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v(13)
# ** at C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/DRAM.v(20): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v(13)
# ** at C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/DRAM.v(21): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v(13)
# ** at C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/DRAM.v(22): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module IRAM
# -- Compiling module WB_MUX
# -- Compiling module memOut_MUX
# -- Compiling module pcIn_MUX
# -- Compiling module FPU
# -- Compiling module fpuController
# -- Compiling module top
# -- Compiling module riscv_core
# -- Compiling module sevSegDec
# -- Compiling module tb
# 
# Top level modules:
# 	top
# 	tb
# End time: 20:15:03 on Dec 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# 
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/riscv.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:03 on Dec 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core" C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/riscv.v 
# -- Compiling module alu
# -- Compiling module aluSource
# -- Compiling module controlUnit
# -- Compiling module forwardingUnit
# -- Compiling module HDU
# -- Compiling module immGen
# -- Compiling module regFile
# -- Compiling module register
# -- Compiling module DRAM
# ** Warning: ** while parsing file included at C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/riscv.v(13)
# ** at C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/DRAM.v(20): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/riscv.v(13)
# ** at C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/DRAM.v(21): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/riscv.v(13)
# ** at C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/DRAM.v(22): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module IRAM
# -- Compiling module WB_MUX
# -- Compiling module memOut_MUX
# -- Compiling module pcIn_MUX
# -- Compiling module FPU
# -- Compiling module fpuController
# -- Compiling module top
# -- Compiling module riscv_core
# -- Compiling module sevSegDec
# -- Compiling module tb
# 
# Top level modules:
# 	top
# 	tb
# End time: 20:15:04 on Dec 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 20:15:04 on Dec 14,2019
# Loading work.tb
# Loading work.riscv_core
# Loading work.pcIn_MUX
# Loading work.register
# Loading work.IRAM
# Loading work.regFile
# Loading work.immGen
# Loading work.controlUnit
# Loading work.aluSource
# Loading work.alu
# Loading work.fpuController
# Loading work.FPU
# Loading work.fpu_add_sub
# Loading work.fpu_add_sub_altfp_add_sub_run
# Loading work.fpu_add_sub_altbarrel_shift_ltd
# Loading work.fpu_add_sub_altbarrel_shift_aeb
# Loading work.fpu_add_sub_altpriority_encoder_qb6
# Loading work.fpu_add_sub_altpriority_encoder_r08
# Loading work.fpu_add_sub_altpriority_encoder_be8
# Loading work.fpu_add_sub_altpriority_encoder_6e8
# Loading work.fpu_add_sub_altpriority_encoder_3e8
# Loading work.fpu_add_sub_altpriority_encoder_bv7
# Loading work.fpu_add_sub_altpriority_encoder_6v7
# Loading work.fpu_add_sub_altpriority_encoder_3v7
# Loading work.fpu_add_sub_altpriority_encoder_rf8
# Loading work.fpu_add_sub_altpriority_encoder_e48
# Loading work.fpu_add_sub_altpriority_encoder_fj8
# Loading work.fpu_add_sub_altpriority_encoder_vh8
# Loading work.fpu_add_sub_altpriority_encoder_qh8
# Loading work.fpu_add_sub_altpriority_encoder_nh8
# Loading work.fpu_add_sub_altpriority_encoder_f48
# Loading work.fpu_add_sub_altpriority_encoder_v28
# Loading work.fpu_add_sub_altpriority_encoder_q28
# Loading work.fpu_add_sub_altpriority_encoder_n28
# Loading lpm_ver.lpm_add_sub
# Loading lpm_ver.lpm_compare
# Loading work.fpu_mult
# Loading work.fpu_mult_altfp_mult_4dr
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.fpu_div
# Loading work.fpu_div_altfp_div_fkm
# Loading work.fpu_div_altfp_div_pst_10j
# Loading altera_mf_ver.altsyncram
# Loading work.fpu_compare
# Loading work.fpu_compare_altfp_compare_4rc
# Loading work.fpu_sqrt
# Loading work.fpu_sqrt_altfp_sqrt_0cf
# Loading work.fpu_sqrt_alt_sqrt_block_ocb
# Loading work.fpu_convert
# Loading work.fpu_convert_altfp_convert_lsn
# Loading work.fpu_convert_altbarrel_shift_fof
# Loading work.fpu_convert_altpriority_encoder_qb6
# Loading work.fpu_convert_altpriority_encoder_rf8
# Loading work.fpu_convert_altpriority_encoder_be8
# Loading work.fpu_convert_altpriority_encoder_6e8
# Loading work.fpu_convert_altpriority_encoder_3e8
# Loading work.fpu_convert_altpriority_encoder_r08
# Loading work.fpu_convert_altpriority_encoder_bv7
# Loading work.fpu_convert_altpriority_encoder_6v7
# Loading work.fpu_convert_altpriority_encoder_3v7
# Loading work.fpu_convert_float_integer
# Loading work.fpu_convert_float_integer_altfp_convert_s3q
# Loading work.fpu_convert_float_integer_altbarrel_shift_kof
# Loading work.DRAM
# Loading work.memOut_MUX
# Loading work.WB_MUX
# Loading work.HDU
# Loading work.forwardingUnit
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3016) C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v(222): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/riscv0/fpu/fpu_div_inst/fpu_div_altfp_div_fkm_component/altfp_div_pst1/altsyncram3 File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/riscv0/fpu/fpu_div_inst/fpu_div_altfp_div_fkm_component/altfp_div_pst1/altsyncram3/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 00000000
# 40533334
# c00cccce
# c01ae149
# c0000000
# End time: 20:15:13 on Dec 14,2019, Elapsed time: 0:00:09
# Errors: 0, Warnings: 2
