// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_patch_embed_accumulate_compute_16u_128u_8u_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        image_stream_dout,
        image_stream_num_data_valid,
        image_stream_fifo_cap,
        image_stream_empty_n,
        image_stream_read,
        patches_address0,
        patches_ce0,
        patches_we0,
        patches_d0,
        patches_q0,
        patches_address1,
        patches_ce1,
        patches_we1,
        patches_d1,
        patch_embed_bias_address0,
        patch_embed_bias_ce0,
        patch_embed_bias_q0,
        patch_embed_weights_address0,
        patch_embed_weights_ce0,
        patch_embed_weights_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] image_stream_dout;
input  [1:0] image_stream_num_data_valid;
input  [1:0] image_stream_fifo_cap;
input   image_stream_empty_n;
output   image_stream_read;
output  [7:0] patches_address0;
output   patches_ce0;
output   patches_we0;
output  [511:0] patches_d0;
input  [511:0] patches_q0;
output  [7:0] patches_address1;
output   patches_ce1;
output   patches_we1;
output  [511:0] patches_d1;
output  [4:0] patch_embed_bias_address0;
output   patch_embed_bias_ce0;
input  [127:0] patch_embed_bias_q0;
output  [10:0] patch_embed_weights_address0;
output   patch_embed_weights_ce0;
input  [2047:0] patch_embed_weights_q0;

reg ap_idle;
reg image_stream_read;
reg[7:0] patches_address0;
reg patches_ce0;
reg patches_we0;
reg[7:0] patches_address1;
reg patches_ce1;
reg patches_we1;
reg[511:0] patches_d1;
reg patch_embed_bias_ce0;
reg patch_embed_weights_ce0;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state6_pp0_stage2_iter1;
wire    ap_block_state9_pp0_stage2_iter2;
wire    ap_block_state12_pp0_stage2_iter3;
wire    ap_block_state15_pp0_stage2_iter4;
wire    ap_block_state18_pp0_stage2_iter5;
wire    ap_block_state21_pp0_stage2_iter6;
wire    ap_block_state24_pp0_stage2_iter7;
reg    ap_done_reg;
reg    ap_block_pp0_stage2_subdone;
reg   [0:0] icmp_ln63_reg_11580;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    ap_condition_exit_pp0_iter0_stage2_pp0_iter1_reg;
reg    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage1;
reg   [0:0] icmp_ln73_reg_11605;
reg    ap_predicate_op145_read_state2;
reg    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state8_pp0_stage1_iter2;
wire    ap_block_state11_pp0_stage1_iter3;
wire    ap_block_state14_pp0_stage1_iter4;
wire    ap_block_state17_pp0_stage1_iter5;
wire    ap_block_state20_pp0_stage1_iter6;
wire    ap_block_state23_pp0_stage1_iter7;
wire    ap_block_state26_pp0_stage1_iter8;
reg    ap_block_pp0_stage1_subdone;
reg   [0:0] icmp_ln63_reg_11580_pp0_iter7_reg;
reg    ap_condition_exit_pp0_iter7_stage1;
reg    ap_idle_pp0_0to6;
reg    ap_condition_exit_pp0_iter0_stage2_pp0_iter2_reg;
reg    ap_condition_exit_pp0_iter0_stage2_pp0_iter3_reg;
reg    ap_condition_exit_pp0_iter0_stage2_pp0_iter4_reg;
reg    ap_condition_exit_pp0_iter0_stage2_pp0_iter5_reg;
reg    ap_condition_exit_pp0_iter0_stage2_pp0_iter6_reg;
reg    ap_condition_exit_pp0_iter0_stage2_pp0_iter7_reg;
reg    ap_loop_exit_ready_delayed;
reg    image_stream_blk_n;
wire    ap_block_pp0_stage1;
wire   [0:0] icmp_ln63_fu_946_p2;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
wire    ap_block_state13_pp0_stage0_iter4;
wire    ap_block_state16_pp0_stage0_iter5;
wire    ap_block_state19_pp0_stage0_iter6;
wire    ap_block_state22_pp0_stage0_iter7;
wire    ap_block_state25_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln63_reg_11580_pp0_iter1_reg;
reg   [0:0] icmp_ln63_reg_11580_pp0_iter2_reg;
reg   [0:0] icmp_ln63_reg_11580_pp0_iter3_reg;
reg   [0:0] icmp_ln63_reg_11580_pp0_iter4_reg;
reg   [0:0] icmp_ln63_reg_11580_pp0_iter5_reg;
reg   [0:0] icmp_ln63_reg_11580_pp0_iter6_reg;
wire   [0:0] or_ln65_fu_1048_p2;
reg   [0:0] or_ln65_reg_11584;
wire   [0:0] select_ln65_2_fu_1100_p3;
reg   [0:0] select_ln65_2_reg_11590;
wire   [0:0] and_ln65_fu_1126_p2;
reg   [0:0] and_ln65_reg_11594;
wire   [4:0] select_ln67_fu_1144_p3;
reg   [4:0] select_ln67_reg_11600;
wire   [0:0] icmp_ln73_fu_1160_p2;
reg   [7:0] patches_addr_reg_11619;
reg    ap_block_pp0_stage1_11001;
reg   [7:0] patches_addr_reg_11619_pp0_iter1_reg;
reg   [7:0] patches_addr_reg_11619_pp0_iter2_reg;
reg   [7:0] patches_addr_reg_11619_pp0_iter3_reg;
reg   [7:0] patches_addr_reg_11619_pp0_iter4_reg;
reg   [7:0] patches_addr_reg_11619_pp0_iter5_reg;
reg   [7:0] patches_addr_reg_11619_pp0_iter6_reg;
reg   [7:0] patches_addr_reg_11619_pp0_iter7_reg;
wire   [15:0] trunc_ln1273_fu_1614_p1;
reg   [15:0] trunc_ln1273_reg_11625;
reg   [15:0] tmp_60_reg_11630;
reg   [15:0] tmp_61_reg_11635;
reg   [15:0] tmp_63_reg_11640;
reg   [15:0] tmp_63_reg_11640_pp0_iter1_reg;
reg   [15:0] tmp_69_reg_11645;
reg   [15:0] tmp_69_reg_11645_pp0_iter1_reg;
reg   [15:0] tmp_72_reg_11650;
reg   [15:0] tmp_72_reg_11650_pp0_iter1_reg;
reg   [15:0] tmp_75_reg_11655;
reg   [15:0] tmp_75_reg_11655_pp0_iter1_reg;
reg   [15:0] tmp_75_reg_11655_pp0_iter2_reg;
reg   [15:0] tmp_78_reg_11660;
reg   [15:0] tmp_78_reg_11660_pp0_iter1_reg;
reg   [15:0] tmp_78_reg_11660_pp0_iter2_reg;
reg   [15:0] tmp_81_reg_11665;
reg   [15:0] tmp_81_reg_11665_pp0_iter1_reg;
reg   [15:0] tmp_81_reg_11665_pp0_iter2_reg;
reg   [15:0] tmp_84_reg_11670;
reg   [15:0] tmp_84_reg_11670_pp0_iter1_reg;
reg   [15:0] tmp_84_reg_11670_pp0_iter2_reg;
reg   [15:0] tmp_84_reg_11670_pp0_iter3_reg;
reg   [15:0] tmp_87_reg_11675;
reg   [15:0] tmp_87_reg_11675_pp0_iter1_reg;
reg   [15:0] tmp_87_reg_11675_pp0_iter2_reg;
reg   [15:0] tmp_87_reg_11675_pp0_iter3_reg;
reg   [15:0] tmp_90_reg_11680;
reg   [15:0] tmp_90_reg_11680_pp0_iter1_reg;
reg   [15:0] tmp_90_reg_11680_pp0_iter2_reg;
reg   [15:0] tmp_90_reg_11680_pp0_iter3_reg;
reg   [15:0] tmp_93_reg_11685;
reg   [15:0] tmp_93_reg_11685_pp0_iter1_reg;
reg   [15:0] tmp_93_reg_11685_pp0_iter2_reg;
reg   [15:0] tmp_93_reg_11685_pp0_iter3_reg;
reg   [15:0] tmp_93_reg_11685_pp0_iter4_reg;
reg   [15:0] tmp_96_reg_11690;
reg   [15:0] tmp_96_reg_11690_pp0_iter1_reg;
reg   [15:0] tmp_96_reg_11690_pp0_iter2_reg;
reg   [15:0] tmp_96_reg_11690_pp0_iter3_reg;
reg  signed [15:0] tmp_96_reg_11690_pp0_iter4_reg;
reg   [15:0] tmp_99_reg_11695;
reg   [15:0] tmp_99_reg_11695_pp0_iter1_reg;
reg   [15:0] tmp_99_reg_11695_pp0_iter2_reg;
reg   [15:0] tmp_99_reg_11695_pp0_iter3_reg;
reg  signed [15:0] tmp_99_reg_11695_pp0_iter4_reg;
reg   [15:0] tmp_102_reg_11700;
reg   [15:0] tmp_102_reg_11700_pp0_iter1_reg;
reg   [15:0] tmp_102_reg_11700_pp0_iter2_reg;
reg   [15:0] tmp_102_reg_11700_pp0_iter3_reg;
reg   [15:0] tmp_102_reg_11700_pp0_iter4_reg;
reg  signed [15:0] tmp_102_reg_11700_pp0_iter5_reg;
reg   [15:0] tmp_104_reg_11705;
reg   [15:0] tmp_106_reg_11710;
reg   [15:0] tmp_107_reg_11715;
reg   [15:0] tmp_110_reg_11720;
reg   [15:0] tmp_110_reg_11720_pp0_iter1_reg;
reg   [15:0] tmp_112_reg_11725;
reg   [15:0] tmp_112_reg_11725_pp0_iter1_reg;
reg   [15:0] tmp_114_reg_11730;
reg   [15:0] tmp_114_reg_11730_pp0_iter1_reg;
reg   [15:0] tmp_116_reg_11735;
reg   [15:0] tmp_116_reg_11735_pp0_iter1_reg;
reg   [15:0] tmp_116_reg_11735_pp0_iter2_reg;
reg   [15:0] tmp_118_reg_11740;
reg   [15:0] tmp_118_reg_11740_pp0_iter1_reg;
reg   [15:0] tmp_118_reg_11740_pp0_iter2_reg;
reg   [15:0] tmp_120_reg_11745;
reg   [15:0] tmp_120_reg_11745_pp0_iter1_reg;
reg   [15:0] tmp_120_reg_11745_pp0_iter2_reg;
reg   [15:0] tmp_122_reg_11750;
reg   [15:0] tmp_122_reg_11750_pp0_iter1_reg;
reg   [15:0] tmp_122_reg_11750_pp0_iter2_reg;
reg   [15:0] tmp_122_reg_11750_pp0_iter3_reg;
reg   [15:0] tmp_124_reg_11755;
reg   [15:0] tmp_124_reg_11755_pp0_iter1_reg;
reg   [15:0] tmp_124_reg_11755_pp0_iter2_reg;
reg   [15:0] tmp_124_reg_11755_pp0_iter3_reg;
reg   [15:0] tmp_126_reg_11760;
reg   [15:0] tmp_126_reg_11760_pp0_iter1_reg;
reg   [15:0] tmp_126_reg_11760_pp0_iter2_reg;
reg   [15:0] tmp_126_reg_11760_pp0_iter3_reg;
reg   [15:0] tmp_128_reg_11765;
reg   [15:0] tmp_128_reg_11765_pp0_iter1_reg;
reg   [15:0] tmp_128_reg_11765_pp0_iter2_reg;
reg   [15:0] tmp_128_reg_11765_pp0_iter3_reg;
reg   [15:0] tmp_128_reg_11765_pp0_iter4_reg;
reg   [15:0] tmp_130_reg_11770;
reg   [15:0] tmp_130_reg_11770_pp0_iter1_reg;
reg   [15:0] tmp_130_reg_11770_pp0_iter2_reg;
reg   [15:0] tmp_130_reg_11770_pp0_iter3_reg;
reg  signed [15:0] tmp_130_reg_11770_pp0_iter4_reg;
reg   [15:0] tmp_132_reg_11775;
reg   [15:0] tmp_132_reg_11775_pp0_iter1_reg;
reg   [15:0] tmp_132_reg_11775_pp0_iter2_reg;
reg   [15:0] tmp_132_reg_11775_pp0_iter3_reg;
reg  signed [15:0] tmp_132_reg_11775_pp0_iter4_reg;
reg   [15:0] tmp_134_reg_11780;
reg   [15:0] tmp_134_reg_11780_pp0_iter1_reg;
reg   [15:0] tmp_134_reg_11780_pp0_iter2_reg;
reg   [15:0] tmp_134_reg_11780_pp0_iter3_reg;
reg   [15:0] tmp_134_reg_11780_pp0_iter4_reg;
reg  signed [15:0] tmp_134_reg_11780_pp0_iter5_reg;
reg   [15:0] tmp_135_reg_11785;
reg   [15:0] tmp_137_reg_11790;
reg   [15:0] tmp_138_reg_11795;
reg   [15:0] tmp_141_reg_11800;
reg   [15:0] tmp_141_reg_11800_pp0_iter1_reg;
reg   [15:0] tmp_143_reg_11805;
reg   [15:0] tmp_143_reg_11805_pp0_iter1_reg;
reg   [15:0] tmp_145_reg_11810;
reg   [15:0] tmp_145_reg_11810_pp0_iter1_reg;
reg   [15:0] tmp_147_reg_11815;
reg   [15:0] tmp_147_reg_11815_pp0_iter1_reg;
reg   [15:0] tmp_147_reg_11815_pp0_iter2_reg;
reg   [15:0] tmp_149_reg_11820;
reg   [15:0] tmp_149_reg_11820_pp0_iter1_reg;
reg   [15:0] tmp_149_reg_11820_pp0_iter2_reg;
reg   [15:0] tmp_151_reg_11825;
reg   [15:0] tmp_151_reg_11825_pp0_iter1_reg;
reg   [15:0] tmp_151_reg_11825_pp0_iter2_reg;
reg   [15:0] tmp_153_reg_11830;
reg   [15:0] tmp_153_reg_11830_pp0_iter1_reg;
reg   [15:0] tmp_153_reg_11830_pp0_iter2_reg;
reg   [15:0] tmp_153_reg_11830_pp0_iter3_reg;
reg   [15:0] tmp_155_reg_11835;
reg   [15:0] tmp_155_reg_11835_pp0_iter1_reg;
reg   [15:0] tmp_155_reg_11835_pp0_iter2_reg;
reg   [15:0] tmp_155_reg_11835_pp0_iter3_reg;
reg   [15:0] tmp_157_reg_11840;
reg   [15:0] tmp_157_reg_11840_pp0_iter1_reg;
reg   [15:0] tmp_157_reg_11840_pp0_iter2_reg;
reg   [15:0] tmp_157_reg_11840_pp0_iter3_reg;
reg   [15:0] tmp_159_reg_11845;
reg   [15:0] tmp_159_reg_11845_pp0_iter1_reg;
reg   [15:0] tmp_159_reg_11845_pp0_iter2_reg;
reg   [15:0] tmp_159_reg_11845_pp0_iter3_reg;
reg   [15:0] tmp_159_reg_11845_pp0_iter4_reg;
reg   [15:0] tmp_161_reg_11850;
reg   [15:0] tmp_161_reg_11850_pp0_iter1_reg;
reg   [15:0] tmp_161_reg_11850_pp0_iter2_reg;
reg   [15:0] tmp_161_reg_11850_pp0_iter3_reg;
reg  signed [15:0] tmp_161_reg_11850_pp0_iter4_reg;
reg   [15:0] tmp_163_reg_11855;
reg   [15:0] tmp_163_reg_11855_pp0_iter1_reg;
reg   [15:0] tmp_163_reg_11855_pp0_iter2_reg;
reg   [15:0] tmp_163_reg_11855_pp0_iter3_reg;
reg  signed [15:0] tmp_163_reg_11855_pp0_iter4_reg;
reg   [15:0] tmp_165_reg_11860;
reg   [15:0] tmp_165_reg_11860_pp0_iter1_reg;
reg   [15:0] tmp_165_reg_11860_pp0_iter2_reg;
reg   [15:0] tmp_165_reg_11860_pp0_iter3_reg;
reg   [15:0] tmp_165_reg_11860_pp0_iter4_reg;
reg  signed [15:0] tmp_165_reg_11860_pp0_iter5_reg;
reg   [15:0] tmp_166_reg_11865;
reg   [15:0] tmp_168_reg_11870;
reg   [15:0] tmp_170_reg_11875;
reg   [15:0] tmp_173_reg_11880;
reg   [15:0] tmp_173_reg_11880_pp0_iter1_reg;
reg   [15:0] tmp_175_reg_11885;
reg   [15:0] tmp_175_reg_11885_pp0_iter1_reg;
reg   [15:0] tmp_177_reg_11890;
reg   [15:0] tmp_177_reg_11890_pp0_iter1_reg;
reg   [15:0] tmp_179_reg_11895;
reg   [15:0] tmp_179_reg_11895_pp0_iter1_reg;
reg   [15:0] tmp_179_reg_11895_pp0_iter2_reg;
reg   [15:0] tmp_181_reg_11900;
reg   [15:0] tmp_181_reg_11900_pp0_iter1_reg;
reg   [15:0] tmp_181_reg_11900_pp0_iter2_reg;
reg   [15:0] tmp_183_reg_11905;
reg   [15:0] tmp_183_reg_11905_pp0_iter1_reg;
reg   [15:0] tmp_183_reg_11905_pp0_iter2_reg;
reg   [15:0] tmp_185_reg_11910;
reg   [15:0] tmp_185_reg_11910_pp0_iter1_reg;
reg   [15:0] tmp_185_reg_11910_pp0_iter2_reg;
reg   [15:0] tmp_185_reg_11910_pp0_iter3_reg;
reg   [15:0] tmp_187_reg_11915;
reg   [15:0] tmp_187_reg_11915_pp0_iter1_reg;
reg   [15:0] tmp_187_reg_11915_pp0_iter2_reg;
reg   [15:0] tmp_187_reg_11915_pp0_iter3_reg;
reg   [15:0] tmp_189_reg_11920;
reg   [15:0] tmp_189_reg_11920_pp0_iter1_reg;
reg   [15:0] tmp_189_reg_11920_pp0_iter2_reg;
reg   [15:0] tmp_189_reg_11920_pp0_iter3_reg;
reg   [15:0] tmp_191_reg_11925;
reg   [15:0] tmp_191_reg_11925_pp0_iter1_reg;
reg   [15:0] tmp_191_reg_11925_pp0_iter2_reg;
reg   [15:0] tmp_191_reg_11925_pp0_iter3_reg;
reg   [15:0] tmp_191_reg_11925_pp0_iter4_reg;
reg   [15:0] tmp_193_reg_11930;
reg   [15:0] tmp_193_reg_11930_pp0_iter1_reg;
reg   [15:0] tmp_193_reg_11930_pp0_iter2_reg;
reg   [15:0] tmp_193_reg_11930_pp0_iter3_reg;
reg  signed [15:0] tmp_193_reg_11930_pp0_iter4_reg;
reg   [15:0] tmp_195_reg_11935;
reg   [15:0] tmp_195_reg_11935_pp0_iter1_reg;
reg   [15:0] tmp_195_reg_11935_pp0_iter2_reg;
reg   [15:0] tmp_195_reg_11935_pp0_iter3_reg;
reg  signed [15:0] tmp_195_reg_11935_pp0_iter4_reg;
reg   [15:0] tmp_197_reg_11940;
reg   [15:0] tmp_197_reg_11940_pp0_iter1_reg;
reg   [15:0] tmp_197_reg_11940_pp0_iter2_reg;
reg   [15:0] tmp_197_reg_11940_pp0_iter3_reg;
reg   [15:0] tmp_197_reg_11940_pp0_iter4_reg;
reg  signed [15:0] tmp_197_reg_11940_pp0_iter5_reg;
reg   [15:0] tmp_198_reg_11945;
reg   [15:0] tmp_200_reg_11950;
reg   [15:0] tmp_201_reg_11955;
reg   [15:0] tmp_204_reg_11960;
reg   [15:0] tmp_204_reg_11960_pp0_iter1_reg;
reg   [15:0] tmp_206_reg_11965;
reg   [15:0] tmp_206_reg_11965_pp0_iter1_reg;
reg   [15:0] tmp_208_reg_11970;
reg   [15:0] tmp_208_reg_11970_pp0_iter1_reg;
reg   [15:0] tmp_210_reg_11975;
reg   [15:0] tmp_210_reg_11975_pp0_iter1_reg;
reg   [15:0] tmp_210_reg_11975_pp0_iter2_reg;
reg   [15:0] tmp_212_reg_11980;
reg   [15:0] tmp_212_reg_11980_pp0_iter1_reg;
reg   [15:0] tmp_212_reg_11980_pp0_iter2_reg;
reg   [15:0] tmp_214_reg_11985;
reg   [15:0] tmp_214_reg_11985_pp0_iter1_reg;
reg   [15:0] tmp_214_reg_11985_pp0_iter2_reg;
reg   [15:0] tmp_216_reg_11990;
reg   [15:0] tmp_216_reg_11990_pp0_iter1_reg;
reg   [15:0] tmp_216_reg_11990_pp0_iter2_reg;
reg   [15:0] tmp_216_reg_11990_pp0_iter3_reg;
reg   [15:0] tmp_218_reg_11995;
reg   [15:0] tmp_218_reg_11995_pp0_iter1_reg;
reg   [15:0] tmp_218_reg_11995_pp0_iter2_reg;
reg   [15:0] tmp_218_reg_11995_pp0_iter3_reg;
reg   [15:0] tmp_220_reg_12000;
reg   [15:0] tmp_220_reg_12000_pp0_iter1_reg;
reg   [15:0] tmp_220_reg_12000_pp0_iter2_reg;
reg   [15:0] tmp_220_reg_12000_pp0_iter3_reg;
reg   [15:0] tmp_222_reg_12005;
reg   [15:0] tmp_222_reg_12005_pp0_iter1_reg;
reg   [15:0] tmp_222_reg_12005_pp0_iter2_reg;
reg   [15:0] tmp_222_reg_12005_pp0_iter3_reg;
reg   [15:0] tmp_222_reg_12005_pp0_iter4_reg;
reg   [15:0] tmp_224_reg_12010;
reg   [15:0] tmp_224_reg_12010_pp0_iter1_reg;
reg   [15:0] tmp_224_reg_12010_pp0_iter2_reg;
reg   [15:0] tmp_224_reg_12010_pp0_iter3_reg;
reg  signed [15:0] tmp_224_reg_12010_pp0_iter4_reg;
reg   [15:0] tmp_226_reg_12015;
reg   [15:0] tmp_226_reg_12015_pp0_iter1_reg;
reg   [15:0] tmp_226_reg_12015_pp0_iter2_reg;
reg   [15:0] tmp_226_reg_12015_pp0_iter3_reg;
reg  signed [15:0] tmp_226_reg_12015_pp0_iter4_reg;
reg   [15:0] tmp_228_reg_12020;
reg   [15:0] tmp_228_reg_12020_pp0_iter1_reg;
reg   [15:0] tmp_228_reg_12020_pp0_iter2_reg;
reg   [15:0] tmp_228_reg_12020_pp0_iter3_reg;
reg   [15:0] tmp_228_reg_12020_pp0_iter4_reg;
reg  signed [15:0] tmp_228_reg_12020_pp0_iter5_reg;
reg   [15:0] tmp_229_reg_12025;
reg   [15:0] tmp_231_reg_12030;
reg   [15:0] tmp_232_reg_12035;
reg   [15:0] tmp_235_reg_12040;
reg   [15:0] tmp_235_reg_12040_pp0_iter1_reg;
reg   [15:0] tmp_237_reg_12045;
reg   [15:0] tmp_237_reg_12045_pp0_iter1_reg;
reg   [15:0] tmp_239_reg_12050;
reg   [15:0] tmp_239_reg_12050_pp0_iter1_reg;
reg   [15:0] tmp_241_reg_12055;
reg   [15:0] tmp_241_reg_12055_pp0_iter1_reg;
reg   [15:0] tmp_241_reg_12055_pp0_iter2_reg;
reg   [15:0] tmp_243_reg_12060;
reg   [15:0] tmp_243_reg_12060_pp0_iter1_reg;
reg   [15:0] tmp_243_reg_12060_pp0_iter2_reg;
reg   [15:0] tmp_245_reg_12065;
reg   [15:0] tmp_245_reg_12065_pp0_iter1_reg;
reg   [15:0] tmp_245_reg_12065_pp0_iter2_reg;
reg   [15:0] tmp_247_reg_12070;
reg   [15:0] tmp_247_reg_12070_pp0_iter1_reg;
reg   [15:0] tmp_247_reg_12070_pp0_iter2_reg;
reg   [15:0] tmp_247_reg_12070_pp0_iter3_reg;
reg   [15:0] tmp_249_reg_12075;
reg   [15:0] tmp_249_reg_12075_pp0_iter1_reg;
reg   [15:0] tmp_249_reg_12075_pp0_iter2_reg;
reg   [15:0] tmp_249_reg_12075_pp0_iter3_reg;
reg   [15:0] tmp_251_reg_12080;
reg   [15:0] tmp_251_reg_12080_pp0_iter1_reg;
reg   [15:0] tmp_251_reg_12080_pp0_iter2_reg;
reg   [15:0] tmp_251_reg_12080_pp0_iter3_reg;
reg   [15:0] tmp_253_reg_12085;
reg   [15:0] tmp_253_reg_12085_pp0_iter1_reg;
reg   [15:0] tmp_253_reg_12085_pp0_iter2_reg;
reg   [15:0] tmp_253_reg_12085_pp0_iter3_reg;
reg   [15:0] tmp_253_reg_12085_pp0_iter4_reg;
reg   [15:0] tmp_255_reg_12090;
reg   [15:0] tmp_255_reg_12090_pp0_iter1_reg;
reg   [15:0] tmp_255_reg_12090_pp0_iter2_reg;
reg   [15:0] tmp_255_reg_12090_pp0_iter3_reg;
reg  signed [15:0] tmp_255_reg_12090_pp0_iter4_reg;
reg   [15:0] tmp_257_reg_12095;
reg   [15:0] tmp_257_reg_12095_pp0_iter1_reg;
reg   [15:0] tmp_257_reg_12095_pp0_iter2_reg;
reg   [15:0] tmp_257_reg_12095_pp0_iter3_reg;
reg  signed [15:0] tmp_257_reg_12095_pp0_iter4_reg;
reg   [15:0] tmp_259_reg_12100;
reg   [15:0] tmp_259_reg_12100_pp0_iter1_reg;
reg   [15:0] tmp_259_reg_12100_pp0_iter2_reg;
reg   [15:0] tmp_259_reg_12100_pp0_iter3_reg;
reg   [15:0] tmp_259_reg_12100_pp0_iter4_reg;
reg  signed [15:0] tmp_259_reg_12100_pp0_iter5_reg;
reg   [15:0] tmp_260_reg_12105;
reg   [15:0] tmp_262_reg_12110;
reg   [15:0] tmp_263_reg_12115;
reg   [15:0] tmp_266_reg_12120;
reg   [15:0] tmp_266_reg_12120_pp0_iter1_reg;
reg   [15:0] tmp_268_reg_12125;
reg   [15:0] tmp_268_reg_12125_pp0_iter1_reg;
reg   [15:0] tmp_270_reg_12130;
reg   [15:0] tmp_270_reg_12130_pp0_iter1_reg;
reg   [15:0] tmp_272_reg_12135;
reg   [15:0] tmp_272_reg_12135_pp0_iter1_reg;
reg   [15:0] tmp_272_reg_12135_pp0_iter2_reg;
reg   [15:0] tmp_274_reg_12140;
reg   [15:0] tmp_274_reg_12140_pp0_iter1_reg;
reg   [15:0] tmp_274_reg_12140_pp0_iter2_reg;
reg   [15:0] tmp_276_reg_12145;
reg   [15:0] tmp_276_reg_12145_pp0_iter1_reg;
reg   [15:0] tmp_276_reg_12145_pp0_iter2_reg;
reg   [15:0] tmp_278_reg_12150;
reg   [15:0] tmp_278_reg_12150_pp0_iter1_reg;
reg   [15:0] tmp_278_reg_12150_pp0_iter2_reg;
reg   [15:0] tmp_278_reg_12150_pp0_iter3_reg;
reg   [15:0] tmp_280_reg_12155;
reg   [15:0] tmp_280_reg_12155_pp0_iter1_reg;
reg   [15:0] tmp_280_reg_12155_pp0_iter2_reg;
reg   [15:0] tmp_280_reg_12155_pp0_iter3_reg;
reg   [15:0] tmp_282_reg_12160;
reg   [15:0] tmp_282_reg_12160_pp0_iter1_reg;
reg   [15:0] tmp_282_reg_12160_pp0_iter2_reg;
reg   [15:0] tmp_282_reg_12160_pp0_iter3_reg;
reg   [15:0] tmp_284_reg_12165;
reg   [15:0] tmp_284_reg_12165_pp0_iter1_reg;
reg   [15:0] tmp_284_reg_12165_pp0_iter2_reg;
reg   [15:0] tmp_284_reg_12165_pp0_iter3_reg;
reg   [15:0] tmp_284_reg_12165_pp0_iter4_reg;
reg   [15:0] tmp_286_reg_12170;
reg   [15:0] tmp_286_reg_12170_pp0_iter1_reg;
reg   [15:0] tmp_286_reg_12170_pp0_iter2_reg;
reg   [15:0] tmp_286_reg_12170_pp0_iter3_reg;
reg   [15:0] tmp_286_reg_12170_pp0_iter4_reg;
reg   [15:0] tmp_288_reg_12175;
reg   [15:0] tmp_288_reg_12175_pp0_iter1_reg;
reg   [15:0] tmp_288_reg_12175_pp0_iter2_reg;
reg   [15:0] tmp_288_reg_12175_pp0_iter3_reg;
reg   [15:0] tmp_288_reg_12175_pp0_iter4_reg;
reg   [15:0] tmp_288_reg_12175_pp0_iter5_reg;
reg   [15:0] tmp_290_reg_12180;
reg   [15:0] tmp_290_reg_12180_pp0_iter1_reg;
reg   [15:0] tmp_290_reg_12180_pp0_iter2_reg;
reg   [15:0] tmp_290_reg_12180_pp0_iter3_reg;
reg   [15:0] tmp_290_reg_12180_pp0_iter4_reg;
reg  signed [15:0] tmp_290_reg_12180_pp0_iter5_reg;
reg   [15:0] tmp_291_reg_12185;
reg   [15:0] tmp_293_reg_12190;
reg   [15:0] tmp_294_reg_12195;
reg   [15:0] tmp_297_reg_12200;
reg   [15:0] tmp_297_reg_12200_pp0_iter1_reg;
reg   [15:0] tmp_299_reg_12205;
reg   [15:0] tmp_299_reg_12205_pp0_iter1_reg;
reg   [15:0] tmp_301_reg_12210;
reg   [15:0] tmp_301_reg_12210_pp0_iter1_reg;
reg   [15:0] tmp_303_reg_12215;
reg   [15:0] tmp_303_reg_12215_pp0_iter1_reg;
reg   [15:0] tmp_303_reg_12215_pp0_iter2_reg;
reg   [15:0] tmp_305_reg_12220;
reg   [15:0] tmp_305_reg_12220_pp0_iter1_reg;
reg   [15:0] tmp_305_reg_12220_pp0_iter2_reg;
reg   [15:0] tmp_307_reg_12225;
reg   [15:0] tmp_307_reg_12225_pp0_iter1_reg;
reg   [15:0] tmp_307_reg_12225_pp0_iter2_reg;
reg   [15:0] tmp_309_reg_12230;
reg   [15:0] tmp_309_reg_12230_pp0_iter1_reg;
reg   [15:0] tmp_309_reg_12230_pp0_iter2_reg;
reg   [15:0] tmp_309_reg_12230_pp0_iter3_reg;
reg   [15:0] tmp_311_reg_12235;
reg   [15:0] tmp_311_reg_12235_pp0_iter1_reg;
reg   [15:0] tmp_311_reg_12235_pp0_iter2_reg;
reg   [15:0] tmp_311_reg_12235_pp0_iter3_reg;
reg   [15:0] tmp_313_reg_12240;
reg   [15:0] tmp_313_reg_12240_pp0_iter1_reg;
reg   [15:0] tmp_313_reg_12240_pp0_iter2_reg;
reg   [15:0] tmp_313_reg_12240_pp0_iter3_reg;
reg   [15:0] tmp_315_reg_12245;
reg   [15:0] tmp_315_reg_12245_pp0_iter1_reg;
reg   [15:0] tmp_315_reg_12245_pp0_iter2_reg;
reg   [15:0] tmp_315_reg_12245_pp0_iter3_reg;
reg   [15:0] tmp_315_reg_12245_pp0_iter4_reg;
reg   [15:0] tmp_317_reg_12250;
reg   [15:0] tmp_317_reg_12250_pp0_iter1_reg;
reg   [15:0] tmp_317_reg_12250_pp0_iter2_reg;
reg   [15:0] tmp_317_reg_12250_pp0_iter3_reg;
reg   [15:0] tmp_317_reg_12250_pp0_iter4_reg;
reg   [15:0] tmp_319_reg_12255;
reg   [15:0] tmp_319_reg_12255_pp0_iter1_reg;
reg   [15:0] tmp_319_reg_12255_pp0_iter2_reg;
reg   [15:0] tmp_319_reg_12255_pp0_iter3_reg;
reg   [15:0] tmp_319_reg_12255_pp0_iter4_reg;
reg   [15:0] tmp_319_reg_12255_pp0_iter5_reg;
reg   [15:0] tmp_321_reg_12260;
reg   [15:0] tmp_321_reg_12260_pp0_iter1_reg;
reg   [15:0] tmp_321_reg_12260_pp0_iter2_reg;
reg   [15:0] tmp_321_reg_12260_pp0_iter3_reg;
reg   [15:0] tmp_321_reg_12260_pp0_iter4_reg;
reg  signed [15:0] tmp_321_reg_12260_pp0_iter5_reg;
reg   [255:0] image_block_3_load_reg_12265;
wire   [23:0] zext_ln1273_fu_2900_p1;
wire  signed [23:0] sext_ln1273_fu_2904_p1;
wire  signed [23:0] sext_ln1273_16_fu_2907_p1;
wire  signed [23:0] sext_ln1273_32_fu_2910_p1;
wire  signed [23:0] sext_ln1273_48_fu_2913_p1;
wire  signed [23:0] sext_ln1273_64_fu_2916_p1;
wire  signed [23:0] sext_ln1273_80_fu_2919_p1;
wire  signed [23:0] sext_ln1273_96_fu_2922_p1;
wire  signed [23:0] sext_ln1273_112_fu_2925_p1;
wire   [23:0] zext_ln1273_17_fu_2938_p1;
wire   [23:0] zext_ln1273_1_fu_2951_p1;
wire  signed [23:0] sext_ln1273_1_fu_2955_p1;
wire  signed [23:0] sext_ln1273_17_fu_2958_p1;
wire  signed [23:0] sext_ln1273_33_fu_2961_p1;
wire  signed [23:0] sext_ln1273_49_fu_2964_p1;
wire  signed [23:0] sext_ln1273_65_fu_2967_p1;
wire  signed [23:0] sext_ln1273_81_fu_2970_p1;
wire  signed [23:0] sext_ln1273_97_fu_2973_p1;
wire  signed [23:0] sext_ln1273_113_fu_2976_p1;
wire   [23:0] zext_ln1273_18_fu_2988_p1;
wire   [23:0] zext_ln1271_fu_3001_p1;
wire  signed [23:0] sext_ln1273_2_fu_3005_p1;
reg   [7:0] tmp_67_reg_12461;
reg   [7:0] tmp_70_reg_12466;
reg   [7:0] tmp_73_reg_12471;
reg   [7:0] tmp_76_reg_12476;
reg   [7:0] tmp_76_reg_12476_pp0_iter2_reg;
reg   [7:0] tmp_79_reg_12481;
reg   [7:0] tmp_79_reg_12481_pp0_iter2_reg;
reg   [7:0] tmp_82_reg_12486;
reg   [7:0] tmp_82_reg_12486_pp0_iter2_reg;
reg   [7:0] tmp_85_reg_12491;
reg   [7:0] tmp_85_reg_12491_pp0_iter2_reg;
reg   [7:0] tmp_85_reg_12491_pp0_iter3_reg;
reg   [7:0] tmp_88_reg_12496;
reg   [7:0] tmp_88_reg_12496_pp0_iter2_reg;
reg   [7:0] tmp_88_reg_12496_pp0_iter3_reg;
reg   [7:0] tmp_91_reg_12501;
reg   [7:0] tmp_91_reg_12501_pp0_iter2_reg;
reg   [7:0] tmp_91_reg_12501_pp0_iter3_reg;
reg   [7:0] tmp_94_reg_12506;
reg   [7:0] tmp_94_reg_12506_pp0_iter2_reg;
reg   [7:0] tmp_94_reg_12506_pp0_iter3_reg;
reg   [7:0] tmp_94_reg_12506_pp0_iter4_reg;
reg   [7:0] tmp_97_reg_12511;
reg   [7:0] tmp_97_reg_12511_pp0_iter2_reg;
reg   [7:0] tmp_97_reg_12511_pp0_iter3_reg;
reg   [7:0] tmp_97_reg_12511_pp0_iter4_reg;
reg   [7:0] tmp_100_reg_12516;
reg   [7:0] tmp_100_reg_12516_pp0_iter2_reg;
reg   [7:0] tmp_100_reg_12516_pp0_iter3_reg;
reg   [7:0] tmp_100_reg_12516_pp0_iter4_reg;
reg   [7:0] tmp_103_reg_12521;
reg   [7:0] tmp_103_reg_12521_pp0_iter2_reg;
reg   [7:0] tmp_103_reg_12521_pp0_iter3_reg;
reg   [7:0] tmp_103_reg_12521_pp0_iter4_reg;
reg   [7:0] tmp_103_reg_12521_pp0_iter5_reg;
wire  signed [23:0] sext_ln1273_18_fu_3125_p1;
wire  signed [23:0] sext_ln1273_34_fu_3128_p1;
wire  signed [23:0] sext_ln1273_50_fu_3131_p1;
wire  signed [23:0] sext_ln1273_66_fu_3134_p1;
wire  signed [23:0] sext_ln1273_82_fu_3137_p1;
wire  signed [23:0] sext_ln1273_98_fu_3140_p1;
wire  signed [23:0] sext_ln1273_114_fu_3143_p1;
wire   [23:0] zext_ln1273_19_fu_3155_p1;
reg   [7:0] tmp_333_reg_12580;
reg   [7:0] tmp_335_reg_12585;
reg   [7:0] tmp_337_reg_12590;
reg   [7:0] tmp_339_reg_12595;
reg   [7:0] tmp_339_reg_12595_pp0_iter2_reg;
reg   [7:0] tmp_341_reg_12600;
reg   [7:0] tmp_341_reg_12600_pp0_iter2_reg;
reg   [7:0] tmp_343_reg_12605;
reg   [7:0] tmp_343_reg_12605_pp0_iter2_reg;
reg   [7:0] tmp_345_reg_12610;
reg   [7:0] tmp_345_reg_12610_pp0_iter2_reg;
reg   [7:0] tmp_345_reg_12610_pp0_iter3_reg;
reg   [7:0] tmp_347_reg_12615;
reg   [7:0] tmp_347_reg_12615_pp0_iter2_reg;
reg   [7:0] tmp_347_reg_12615_pp0_iter3_reg;
reg   [7:0] tmp_349_reg_12620;
reg   [7:0] tmp_349_reg_12620_pp0_iter2_reg;
reg   [7:0] tmp_349_reg_12620_pp0_iter3_reg;
reg   [7:0] tmp_351_reg_12625;
reg   [7:0] tmp_351_reg_12625_pp0_iter2_reg;
reg   [7:0] tmp_351_reg_12625_pp0_iter3_reg;
reg   [7:0] tmp_351_reg_12625_pp0_iter4_reg;
reg   [7:0] tmp_353_reg_12630;
reg   [7:0] tmp_353_reg_12630_pp0_iter2_reg;
reg   [7:0] tmp_353_reg_12630_pp0_iter3_reg;
reg   [7:0] tmp_353_reg_12630_pp0_iter4_reg;
reg   [7:0] tmp_355_reg_12635;
reg   [7:0] tmp_355_reg_12635_pp0_iter2_reg;
reg   [7:0] tmp_355_reg_12635_pp0_iter3_reg;
reg   [7:0] tmp_355_reg_12635_pp0_iter4_reg;
reg   [7:0] tmp_355_reg_12635_pp0_iter5_reg;
reg   [7:0] trunc_ln1273_s_reg_12640;
reg   [7:0] trunc_ln1273_s_reg_12640_pp0_iter2_reg;
reg   [7:0] trunc_ln1273_s_reg_12640_pp0_iter3_reg;
reg   [7:0] trunc_ln1273_s_reg_12640_pp0_iter4_reg;
reg   [7:0] trunc_ln1273_s_reg_12640_pp0_iter5_reg;
wire   [23:0] zext_ln1273_4_fu_3297_p1;
wire  signed [23:0] sext_ln1273_3_fu_3300_p1;
wire  signed [23:0] sext_ln1273_19_fu_3324_p1;
wire  signed [23:0] sext_ln1273_35_fu_3348_p1;
wire  signed [23:0] sext_ln1273_51_fu_3372_p1;
wire  signed [23:0] sext_ln1273_67_fu_3396_p1;
wire  signed [23:0] sext_ln1273_83_fu_3420_p1;
wire  signed [23:0] sext_ln1273_99_fu_3444_p1;
wire  signed [23:0] sext_ln1273_115_fu_3468_p1;
wire   [23:0] zext_ln1273_20_fu_3492_p1;
wire   [23:0] zext_ln1273_5_fu_3663_p1;
wire  signed [23:0] sext_ln1273_4_fu_3666_p1;
wire  signed [23:0] sext_ln1273_20_fu_3690_p1;
wire  signed [23:0] sext_ln1273_36_fu_3714_p1;
wire  signed [23:0] sext_ln1273_52_fu_3738_p1;
wire  signed [23:0] sext_ln1273_68_fu_3762_p1;
wire  signed [23:0] sext_ln1273_84_fu_3786_p1;
wire  signed [23:0] sext_ln1273_100_fu_3810_p1;
wire  signed [23:0] sext_ln1273_116_fu_3834_p1;
wire   [23:0] zext_ln1273_21_fu_3858_p1;
wire   [23:0] zext_ln1273_6_fu_4029_p1;
wire  signed [23:0] sext_ln1273_5_fu_4032_p1;
wire  signed [23:0] sext_ln1273_21_fu_4056_p1;
wire  signed [23:0] sext_ln1273_37_fu_4080_p1;
wire  signed [23:0] sext_ln1273_53_fu_4104_p1;
wire  signed [23:0] sext_ln1273_69_fu_4128_p1;
wire  signed [23:0] sext_ln1273_85_fu_4152_p1;
wire  signed [23:0] sext_ln1273_101_fu_4176_p1;
wire  signed [23:0] sext_ln1273_117_fu_4200_p1;
wire   [23:0] zext_ln1273_22_fu_4224_p1;
wire   [23:0] zext_ln1273_7_fu_4391_p1;
wire  signed [23:0] sext_ln1273_6_fu_4394_p1;
wire  signed [23:0] sext_ln1273_22_fu_4414_p1;
wire  signed [23:0] sext_ln1273_38_fu_4434_p1;
wire  signed [23:0] sext_ln1273_54_fu_4454_p1;
wire  signed [23:0] sext_ln1273_70_fu_4474_p1;
wire  signed [23:0] sext_ln1273_86_fu_4494_p1;
wire  signed [23:0] sext_ln1273_102_fu_4514_p1;
wire  signed [23:0] sext_ln1273_118_fu_4534_p1;
wire   [23:0] zext_ln1273_23_fu_4554_p1;
wire   [23:0] zext_ln1273_8_fu_4693_p1;
wire  signed [23:0] sext_ln1273_7_fu_4696_p1;
wire  signed [23:0] sext_ln1273_23_fu_4716_p1;
wire  signed [23:0] sext_ln1273_39_fu_4736_p1;
wire  signed [23:0] sext_ln1273_55_fu_4756_p1;
wire  signed [23:0] sext_ln1273_71_fu_4776_p1;
wire  signed [23:0] sext_ln1273_87_fu_4796_p1;
wire  signed [23:0] sext_ln1273_103_fu_4816_p1;
wire  signed [23:0] sext_ln1273_119_fu_4836_p1;
wire   [23:0] zext_ln1273_24_fu_4856_p1;
wire   [23:0] zext_ln1273_9_fu_4995_p1;
wire  signed [23:0] sext_ln1273_8_fu_4998_p1;
wire  signed [23:0] sext_ln1273_24_fu_5018_p1;
wire  signed [23:0] sext_ln1273_40_fu_5038_p1;
wire  signed [23:0] sext_ln1273_56_fu_5058_p1;
wire  signed [23:0] sext_ln1273_72_fu_5078_p1;
wire  signed [23:0] sext_ln1273_88_fu_5098_p1;
wire  signed [23:0] sext_ln1273_104_fu_5118_p1;
wire  signed [23:0] sext_ln1273_120_fu_5138_p1;
wire   [23:0] zext_ln1273_25_fu_5158_p1;
wire   [23:0] zext_ln1273_10_fu_5297_p1;
wire  signed [23:0] sext_ln1273_9_fu_5300_p1;
wire  signed [23:0] sext_ln1273_25_fu_5320_p1;
wire  signed [23:0] sext_ln1273_41_fu_5340_p1;
wire  signed [23:0] sext_ln1273_57_fu_5360_p1;
wire  signed [23:0] sext_ln1273_73_fu_5380_p1;
wire  signed [23:0] sext_ln1273_89_fu_5400_p1;
wire  signed [23:0] sext_ln1273_105_fu_5420_p1;
wire  signed [23:0] sext_ln1273_121_fu_5440_p1;
wire   [23:0] zext_ln1273_26_fu_5460_p1;
wire   [23:0] zext_ln1273_11_fu_5599_p1;
wire  signed [23:0] sext_ln1273_10_fu_5602_p1;
wire  signed [23:0] sext_ln1273_26_fu_5622_p1;
wire  signed [23:0] sext_ln1273_42_fu_5642_p1;
wire  signed [23:0] sext_ln1273_58_fu_5662_p1;
wire  signed [23:0] sext_ln1273_74_fu_5682_p1;
wire  signed [23:0] sext_ln1273_90_fu_5702_p1;
wire  signed [23:0] sext_ln1273_106_fu_5722_p1;
wire  signed [23:0] sext_ln1273_122_fu_5742_p1;
wire   [23:0] zext_ln1273_27_fu_5762_p1;
wire   [23:0] zext_ln1273_12_fu_5901_p1;
wire  signed [23:0] sext_ln1273_11_fu_5904_p1;
wire  signed [23:0] sext_ln1273_27_fu_5924_p1;
wire  signed [23:0] sext_ln1273_43_fu_5944_p1;
wire  signed [23:0] sext_ln1273_59_fu_5964_p1;
wire  signed [23:0] sext_ln1273_75_fu_5984_p1;
wire  signed [23:0] sext_ln1273_91_fu_6004_p1;
wire  signed [23:0] sext_ln1273_107_fu_6024_p1;
wire  signed [23:0] sext_ln1273_123_fu_6044_p1;
wire   [23:0] zext_ln1273_28_fu_6064_p1;
wire   [23:0] zext_ln1273_13_fu_6203_p1;
wire  signed [23:0] sext_ln1273_12_fu_6206_p1;
wire  signed [23:0] sext_ln1273_28_fu_6226_p1;
wire  signed [23:0] sext_ln1273_44_fu_6246_p1;
wire  signed [23:0] sext_ln1273_60_fu_6266_p1;
wire  signed [23:0] sext_ln1273_76_fu_6286_p1;
wire  signed [23:0] sext_ln1273_92_fu_6306_p1;
wire  signed [23:0] sext_ln1273_108_fu_6326_p1;
wire  signed [23:0] sext_ln1273_124_fu_6346_p1;
wire   [23:0] zext_ln1273_29_fu_6366_p1;
wire   [23:0] zext_ln1273_14_fu_6505_p1;
reg   [23:0] zext_ln1273_14_reg_14170;
wire  signed [23:0] sext_ln1273_13_fu_6508_p1;
reg  signed [23:0] sext_ln1273_13_reg_14182;
wire  signed [23:0] sext_ln1273_29_fu_6528_p1;
reg  signed [23:0] sext_ln1273_29_reg_14193;
wire  signed [23:0] sext_ln1273_45_fu_6548_p1;
reg  signed [23:0] sext_ln1273_45_reg_14204;
wire  signed [23:0] sext_ln1273_61_fu_6568_p1;
reg  signed [23:0] sext_ln1273_61_reg_14215;
wire  signed [23:0] sext_ln1273_77_fu_6588_p1;
reg  signed [23:0] sext_ln1273_77_reg_14226;
wire  signed [23:0] sext_ln1273_93_fu_6608_p1;
reg  signed [23:0] sext_ln1273_93_reg_14237;
wire   [23:0] zext_ln1273_15_fu_6798_p1;
reg   [23:0] zext_ln1273_15_reg_14298;
wire  signed [23:0] sext_ln1273_14_fu_6801_p1;
reg  signed [23:0] sext_ln1273_14_reg_14310;
wire  signed [23:0] sext_ln1273_30_fu_6821_p1;
reg  signed [23:0] sext_ln1273_30_reg_14321;
wire  signed [23:0] sext_ln1273_46_fu_6841_p1;
reg  signed [23:0] sext_ln1273_46_reg_14332;
wire  signed [23:0] sext_ln1273_62_fu_6861_p1;
reg  signed [23:0] sext_ln1273_62_reg_14343;
wire  signed [23:0] sext_ln1273_78_fu_6881_p1;
reg  signed [23:0] sext_ln1273_78_reg_14354;
wire  signed [23:0] sext_ln1273_94_fu_6901_p1;
reg  signed [23:0] sext_ln1273_94_reg_14365;
wire  signed [23:0] sext_ln1273_109_fu_6921_p1;
wire  signed [23:0] sext_ln1273_125_fu_6941_p1;
wire   [23:0] zext_ln1273_30_fu_6961_p1;
wire   [23:0] zext_ln1273_16_fu_7100_p1;
reg   [23:0] zext_ln1273_16_reg_14450;
wire  signed [23:0] sext_ln1273_15_fu_7103_p1;
reg  signed [23:0] sext_ln1273_15_reg_14462;
wire  signed [23:0] sext_ln1273_31_fu_7123_p1;
reg  signed [23:0] sext_ln1273_31_reg_14473;
wire  signed [23:0] sext_ln1273_47_fu_7143_p1;
reg  signed [23:0] sext_ln1273_47_reg_14484;
wire  signed [23:0] sext_ln1273_63_fu_7163_p1;
reg  signed [23:0] sext_ln1273_63_reg_14495;
wire  signed [23:0] sext_ln1273_79_fu_7183_p1;
reg  signed [23:0] sext_ln1273_79_reg_14506;
wire  signed [23:0] sext_ln1273_95_fu_7203_p1;
reg  signed [23:0] sext_ln1273_95_reg_14517;
reg   [31:0] tmp_285_reg_14523;
wire  signed [23:0] sext_ln1273_110_fu_7215_p1;
reg   [31:0] tmp_316_reg_14534;
wire  signed [23:0] sext_ln1273_126_fu_7227_p1;
reg   [31:0] tmp_352_reg_14545;
wire   [23:0] zext_ln1273_31_fu_7239_p1;
reg   [31:0] tmp_369_reg_14562;
reg   [31:0] tmp_384_reg_14567;
reg   [31:0] tmp_399_reg_14572;
reg   [31:0] tmp_414_reg_14577;
reg   [31:0] tmp_429_reg_14582;
reg   [31:0] tmp_444_reg_14587;
reg   [31:0] tmp_459_reg_14592;
reg   [511:0] patches_load_reg_14637;
wire  signed [31:0] lhs_128_fu_7421_p1;
reg  signed [31:0] lhs_128_reg_14643;
wire  signed [23:0] sext_ln1273_111_fu_7600_p1;
reg  signed [23:0] sext_ln1273_111_reg_14724;
wire  signed [23:0] sext_ln1273_127_fu_7620_p1;
reg  signed [23:0] sext_ln1273_127_reg_14735;
wire   [23:0] zext_ln1273_2_fu_7640_p1;
reg   [23:0] zext_ln1273_2_reg_14746;
reg  signed [31:0] rhs_30_reg_14793;
reg  signed [31:0] rhs_46_reg_14799;
reg  signed [31:0] rhs_62_reg_14805;
reg  signed [31:0] rhs_78_reg_14811;
reg  signed [31:0] rhs_94_reg_14817;
reg   [31:0] tmp_289_reg_14823;
reg   [31:0] tmp_320_reg_14828;
wire   [31:0] add_ln813_fu_7882_p2;
reg   [31:0] add_ln813_reg_14836;
reg   [31:0] tmp_356_reg_14842;
reg   [31:0] tmp_371_reg_14847;
reg   [31:0] tmp_386_reg_14852;
reg   [31:0] tmp_401_reg_14857;
reg   [31:0] tmp_416_reg_14862;
reg   [31:0] tmp_431_reg_14867;
reg   [31:0] tmp_446_reg_14872;
reg   [31:0] tmp_461_reg_14877;
reg  signed [31:0] rhs_110_reg_14912;
reg   [31:0] rhs_126_reg_14918;
reg   [511:0] patches_load_1_reg_14923;
reg   [63:0] tmp_334_cast_reg_14928;
wire   [31:0] add_ln813_18_fu_8366_p2;
reg   [31:0] add_ln813_18_reg_14933;
wire   [127:0] trunc_ln813_3_fu_8371_p1;
reg   [127:0] trunc_ln813_3_reg_14939;
reg  signed [31:0] lhs_133_reg_14945;
reg   [63:0] tmp_324_reg_14951;
reg   [31:0] tmp_335_cast_reg_14956;
reg   [31:0] tmp_325_reg_14961;
reg  signed [31:0] rhs_158_reg_14966;
reg  signed [31:0] rhs_174_reg_14972;
reg  signed [31:0] rhs_190_reg_14978;
wire   [0:0] icmp_ln1420_7_fu_8503_p2;
reg   [0:0] icmp_ln1420_7_reg_15004;
reg   [223:0] tmp_462_reg_15009;
wire   [31:0] add_ln813_22_fu_8519_p2;
reg   [31:0] add_ln813_22_reg_15014;
wire   [31:0] add_ln813_20_fu_8632_p2;
reg   [31:0] add_ln813_20_reg_15020;
wire   [191:0] trunc_ln813_5_fu_8637_p1;
reg   [191:0] trunc_ln813_5_reg_15026;
wire   [31:0] add_ln813_21_fu_8651_p2;
reg   [31:0] add_ln813_21_reg_15032;
reg  signed [31:0] rhs_206_reg_15038;
reg  signed [31:0] rhs_222_reg_15044;
reg  signed [31:0] rhs_238_reg_15050;
reg   [31:0] rhs_254_reg_15056;
wire   [511:0] select_ln1420_6_fu_8720_p3;
reg   [511:0] select_ln1420_6_reg_15061;
reg   [63:0] tmp_477_cast_reg_15066;
wire   [31:0] add_ln813_26_fu_9074_p2;
reg   [31:0] add_ln813_26_reg_15071;
wire   [127:0] trunc_ln813_9_fu_9079_p1;
reg   [127:0] trunc_ln813_9_reg_15077;
reg  signed [31:0] lhs_269_reg_15083;
reg   [63:0] tmp_463_reg_15089;
reg   [31:0] tmp_478_cast_reg_15094;
reg   [31:0] tmp_464_reg_15099;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln1273_33_fu_1219_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln80_fu_1176_p1;
wire   [63:0] zext_ln91_2_fu_1391_p1;
reg   [7:0] dim_fu_772;
wire   [7:0] add_ln69_fu_1224_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_dim_load;
reg   [4:0] dim_block_fu_776;
wire   [4:0] add_ln69_1_fu_1230_p2;
reg   [4:0] ap_sig_allocacmp_dim_block_load;
reg   [4:0] patch_x_base_fu_780;
wire   [4:0] select_ln67_3_fu_1375_p3;
reg   [4:0] ap_sig_allocacmp_patch_x_base_2;
reg   [8:0] indvar_flatten_fu_784;
wire   [8:0] select_ln67_4_fu_1242_p3;
reg   [8:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [4:0] y_offset_fu_788;
wire   [4:0] select_ln65_1_fu_1054_p3;
reg   [4:0] ap_sig_allocacmp_y_offset_2;
reg   [12:0] indvar_flatten26_fu_792;
wire   [12:0] select_ln65_4_fu_1256_p3;
reg   [12:0] ap_sig_allocacmp_indvar_flatten26_load;
reg   [1:0] channel_fu_796;
wire   [1:0] select_ln63_1_fu_984_p3;
reg   [1:0] ap_sig_allocacmp_channel_2;
reg   [13:0] indvar_flatten68_fu_800;
wire   [13:0] add_ln63_1_fu_952_p2;
reg   [13:0] ap_sig_allocacmp_indvar_flatten68_load;
reg   [255:0] image_block_3_fu_804;
wire    ap_block_pp0_stage2;
wire  signed [511:0] sext_ln91_fu_1609_p1;
wire   [0:0] icmp_ln1420_fu_7847_p2;
wire   [511:0] tmp_323_fu_7870_p5;
wire   [1:0] empty_fu_912_p1;
wire   [1:0] tmp_fu_922_p4;
wire   [1:0] empty_193_fu_916_p2;
wire   [3:0] tmp_s_fu_932_p3;
wire   [0:0] icmp_ln65_fu_970_p2;
wire   [1:0] add_ln63_fu_964_p2;
wire   [2:0] tmp_191_mid_fu_996_p3;
wire   [0:0] p_mid152_fu_1004_p2;
wire   [0:0] empty_194_fu_940_p2;
wire   [0:0] icmp_ln67_fu_1030_p2;
wire   [0:0] xor_ln63_fu_1018_p2;
wire   [4:0] select_ln63_fu_976_p3;
wire   [0:0] and_ln63_1_fu_1036_p2;
wire   [4:0] add_ln65_fu_1042_p2;
wire   [1:0] empty_195_fu_1066_p1;
wire   [1:0] tmp_mid1_fu_1076_p4;
wire   [1:0] p_mid114_fu_1070_p2;
wire   [3:0] tmp_191_mid1_fu_1086_p3;
wire   [0:0] p_mid116_fu_1094_p2;
wire   [0:0] select_ln63_2_fu_1010_p3;
wire   [0:0] xor_ln65_fu_1108_p2;
wire   [0:0] icmp_ln69_fu_1024_p2;
wire   [0:0] and_ln63_fu_1120_p2;
wire   [0:0] or_ln65_1_fu_1114_p2;
wire   [0:0] or_ln67_fu_1132_p2;
wire   [0:0] or_ln67_1_fu_1138_p2;
wire   [7:0] select_ln67_1_fu_1152_p3;
wire   [4:0] lshr_ln_fu_1166_p4;
wire   [6:0] tmp_50_fu_1185_p3;
wire   [6:0] zext_ln1273_32_fu_1181_p1;
wire   [6:0] sub_ln1273_fu_1193_p2;
wire   [6:0] zext_ln1273_3_fu_992_p1;
wire   [6:0] add_ln1273_fu_1199_p2;
wire   [10:0] tmp_51_fu_1205_p3;
wire   [10:0] select_ln65_1_cast_fu_1062_p1;
wire   [10:0] add_ln1273_1_fu_1213_p2;
wire   [8:0] add_ln67_1_fu_1236_p2;
wire   [12:0] add_ln65_1_fu_1250_p2;
wire   [2:0] tmp_49_fu_1302_p4;
wire   [4:0] select_ln65_fu_1312_p3;
wire   [4:0] add_ln67_fu_1326_p2;
wire   [2:0] p_mid1_fu_1332_p4;
wire   [2:0] select_ln65_3_fu_1319_p3;
wire   [2:0] select_ln67_2_fu_1342_p3;
wire   [5:0] tmp_64_fu_1357_p3;
wire   [7:0] p_shl_fu_1349_p3;
wire   [7:0] zext_ln91_fu_1365_p1;
wire   [7:0] sub_ln91_fu_1369_p2;
wire   [7:0] zext_ln91_1_fu_1382_p1;
wire   [7:0] add_ln91_fu_1385_p2;
wire   [15:0] trunc_ln838_fu_1401_p1;
wire   [26:0] shl_ln_fu_1405_p3;
wire   [15:0] tmp_52_fu_1417_p4;
wire   [26:0] shl_ln838_1_fu_1427_p3;
wire   [15:0] tmp_53_fu_1439_p4;
wire   [26:0] shl_ln838_2_fu_1449_p3;
wire   [15:0] tmp_54_fu_1461_p4;
wire   [26:0] shl_ln838_3_fu_1471_p3;
wire   [15:0] tmp_55_fu_1483_p4;
wire   [26:0] shl_ln838_4_fu_1493_p3;
wire   [15:0] tmp_56_fu_1505_p4;
wire   [26:0] shl_ln838_5_fu_1515_p3;
wire   [15:0] tmp_57_fu_1527_p4;
wire   [26:0] shl_ln838_6_fu_1537_p3;
wire   [15:0] tmp_58_fu_1549_p4;
wire   [26:0] shl_ln838_7_fu_1559_p3;
wire  signed [31:0] sext_ln837_6_fu_1545_p1;
wire  signed [31:0] sext_ln837_5_fu_1523_p1;
wire  signed [31:0] sext_ln837_4_fu_1501_p1;
wire  signed [31:0] sext_ln837_3_fu_1479_p1;
wire  signed [31:0] sext_ln837_2_fu_1457_p1;
wire  signed [31:0] sext_ln837_1_fu_1435_p1;
wire  signed [31:0] sext_ln837_fu_1413_p1;
wire  signed [31:0] sext_ln90_fu_1567_p1;
wire   [506:0] tmp_38_fu_1571_p18;
wire   [7:0] trunc_ln1271_fu_2896_p1;
wire   [7:0] tmp_327_fu_2928_p4;
wire   [7:0] lshr_ln1_fu_2942_p4;
wire   [7:0] tmp_329_fu_2979_p4;
wire   [7:0] lshr_ln1271_1_fu_2992_p4;
wire   [7:0] tmp_330_fu_3146_p4;
wire  signed [23:0] grp_fu_9276_p2;
wire   [21:0] tmp_59_fu_3276_p4;
wire  signed [23:0] lhs_fu_3285_p3;
wire  signed [23:0] grp_fu_9283_p2;
wire   [21:0] tmp_105_fu_3303_p4;
wire  signed [23:0] lhs_16_fu_3312_p3;
wire  signed [23:0] grp_fu_9290_p2;
wire   [21:0] tmp_136_fu_3327_p4;
wire  signed [23:0] lhs_32_fu_3336_p3;
wire  signed [23:0] grp_fu_9297_p2;
wire   [21:0] tmp_167_fu_3351_p4;
wire  signed [23:0] lhs_48_fu_3360_p3;
wire  signed [23:0] grp_fu_9304_p2;
wire   [21:0] tmp_199_fu_3375_p4;
wire  signed [23:0] lhs_64_fu_3384_p3;
wire  signed [23:0] grp_fu_9311_p2;
wire   [21:0] tmp_230_fu_3399_p4;
wire  signed [23:0] lhs_80_fu_3408_p3;
wire  signed [23:0] grp_fu_9318_p2;
wire   [21:0] tmp_261_fu_3423_p4;
wire  signed [23:0] lhs_96_fu_3432_p3;
wire  signed [23:0] grp_fu_9325_p2;
wire   [21:0] tmp_292_fu_3447_p4;
wire  signed [23:0] lhs_112_fu_3456_p3;
wire  signed [23:0] grp_fu_9332_p2;
wire   [21:0] tmp_328_fu_3471_p4;
wire  signed [23:0] lhs_136_fu_3480_p3;
wire  signed [23:0] grp_fu_9339_p2;
wire   [21:0] tmp_357_fu_3495_p4;
wire  signed [23:0] lhs_152_fu_3504_p3;
wire  signed [23:0] grp_fu_9346_p2;
wire   [21:0] tmp_372_fu_3516_p4;
wire  signed [23:0] lhs_168_fu_3525_p3;
wire  signed [23:0] grp_fu_9353_p2;
wire   [21:0] tmp_387_fu_3537_p4;
wire  signed [23:0] lhs_184_fu_3546_p3;
wire  signed [23:0] grp_fu_9360_p2;
wire   [21:0] tmp_402_fu_3558_p4;
wire  signed [23:0] lhs_200_fu_3567_p3;
wire  signed [23:0] grp_fu_9367_p2;
wire   [21:0] tmp_417_fu_3579_p4;
wire  signed [23:0] lhs_216_fu_3588_p3;
wire  signed [23:0] grp_fu_9374_p2;
wire   [21:0] tmp_432_fu_3600_p4;
wire  signed [23:0] lhs_232_fu_3609_p3;
wire  signed [23:0] grp_fu_9381_p2;
wire   [21:0] tmp_447_fu_3621_p4;
wire  signed [23:0] lhs_248_fu_3630_p3;
wire  signed [24:0] grp_fu_9388_p3;
wire   [22:0] lhs_1_fu_3642_p4;
wire  signed [24:0] lhs_2_fu_3651_p3;
wire  signed [24:0] grp_fu_9397_p3;
wire   [22:0] lhs_17_fu_3669_p4;
wire  signed [24:0] lhs_18_fu_3678_p3;
wire  signed [24:0] grp_fu_9406_p3;
wire   [22:0] lhs_33_fu_3693_p4;
wire  signed [24:0] lhs_34_fu_3702_p3;
wire  signed [24:0] grp_fu_9415_p3;
wire   [22:0] lhs_49_fu_3717_p4;
wire  signed [24:0] lhs_50_fu_3726_p3;
wire  signed [24:0] grp_fu_9424_p3;
wire   [22:0] lhs_65_fu_3741_p4;
wire  signed [24:0] lhs_66_fu_3750_p3;
wire  signed [24:0] grp_fu_9433_p3;
wire   [22:0] lhs_81_fu_3765_p4;
wire  signed [24:0] lhs_82_fu_3774_p3;
wire  signed [24:0] grp_fu_9442_p3;
wire   [22:0] lhs_97_fu_3789_p4;
wire  signed [24:0] lhs_98_fu_3798_p3;
wire  signed [24:0] grp_fu_9451_p3;
wire   [22:0] lhs_113_fu_3813_p4;
wire  signed [24:0] lhs_114_fu_3822_p3;
wire  signed [24:0] grp_fu_9460_p3;
wire   [22:0] lhs_137_fu_3837_p4;
wire  signed [24:0] lhs_138_fu_3846_p3;
wire  signed [24:0] grp_fu_9469_p3;
wire   [22:0] lhs_153_fu_3861_p4;
wire  signed [24:0] lhs_154_fu_3870_p3;
wire  signed [24:0] grp_fu_9478_p3;
wire   [22:0] lhs_169_fu_3882_p4;
wire  signed [24:0] lhs_170_fu_3891_p3;
wire  signed [24:0] grp_fu_9487_p3;
wire   [22:0] lhs_185_fu_3903_p4;
wire  signed [24:0] lhs_186_fu_3912_p3;
wire  signed [24:0] grp_fu_9496_p3;
wire   [22:0] lhs_201_fu_3924_p4;
wire  signed [24:0] lhs_202_fu_3933_p3;
wire  signed [24:0] grp_fu_9505_p3;
wire   [22:0] lhs_217_fu_3945_p4;
wire  signed [24:0] lhs_218_fu_3954_p3;
wire  signed [24:0] grp_fu_9514_p3;
wire   [22:0] lhs_233_fu_3966_p4;
wire  signed [24:0] lhs_234_fu_3975_p3;
wire  signed [24:0] grp_fu_9523_p3;
wire   [22:0] lhs_249_fu_3987_p4;
wire  signed [24:0] lhs_250_fu_3996_p3;
wire  signed [25:0] grp_fu_9532_p3;
wire   [23:0] tmp_65_fu_4008_p4;
wire  signed [25:0] tmp_66_fu_4017_p3;
wire  signed [25:0] grp_fu_9541_p3;
wire   [23:0] tmp_108_fu_4035_p4;
wire  signed [25:0] tmp_109_fu_4044_p3;
wire  signed [25:0] grp_fu_9550_p3;
wire   [23:0] tmp_139_fu_4059_p4;
wire  signed [25:0] tmp_140_fu_4068_p3;
wire  signed [25:0] grp_fu_9559_p3;
wire   [23:0] tmp_171_fu_4083_p4;
wire  signed [25:0] tmp_172_fu_4092_p3;
wire  signed [25:0] grp_fu_9568_p3;
wire   [23:0] tmp_202_fu_4107_p4;
wire  signed [25:0] tmp_203_fu_4116_p3;
wire  signed [25:0] grp_fu_9577_p3;
wire   [23:0] tmp_233_fu_4131_p4;
wire  signed [25:0] tmp_234_fu_4140_p3;
wire  signed [25:0] grp_fu_9586_p3;
wire   [23:0] tmp_264_fu_4155_p4;
wire  signed [25:0] tmp_265_fu_4164_p3;
wire  signed [25:0] grp_fu_9595_p3;
wire   [23:0] tmp_295_fu_4179_p4;
wire  signed [25:0] tmp_296_fu_4188_p3;
wire  signed [25:0] grp_fu_9604_p3;
wire   [23:0] tmp_331_fu_4203_p4;
wire  signed [25:0] tmp_332_fu_4212_p3;
wire  signed [25:0] grp_fu_9613_p3;
wire   [23:0] tmp_358_fu_4227_p4;
wire  signed [25:0] tmp_359_fu_4236_p3;
wire  signed [25:0] grp_fu_9622_p3;
wire   [23:0] tmp_373_fu_4248_p4;
wire  signed [25:0] tmp_374_fu_4257_p3;
wire  signed [25:0] grp_fu_9631_p3;
wire   [23:0] tmp_388_fu_4269_p4;
wire  signed [25:0] tmp_389_fu_4278_p3;
wire  signed [25:0] grp_fu_9640_p3;
wire   [23:0] tmp_403_fu_4290_p4;
wire  signed [25:0] tmp_404_fu_4299_p3;
wire  signed [25:0] grp_fu_9649_p3;
wire   [23:0] tmp_418_fu_4311_p4;
wire  signed [25:0] tmp_419_fu_4320_p3;
wire  signed [25:0] grp_fu_9658_p3;
wire   [23:0] tmp_433_fu_4332_p4;
wire  signed [25:0] tmp_434_fu_4341_p3;
wire  signed [25:0] grp_fu_9667_p3;
wire   [23:0] tmp_448_fu_4353_p4;
wire  signed [25:0] tmp_449_fu_4362_p3;
wire  signed [33:0] grp_fu_9676_p3;
wire   [31:0] tmp_68_fu_4374_p4;
wire  signed [33:0] grp_fu_9685_p3;
wire   [31:0] tmp_111_fu_4397_p4;
wire  signed [33:0] grp_fu_9694_p3;
wire   [31:0] tmp_142_fu_4417_p4;
wire  signed [33:0] grp_fu_9703_p3;
wire   [31:0] tmp_174_fu_4437_p4;
wire  signed [33:0] grp_fu_9712_p3;
wire   [31:0] tmp_205_fu_4457_p4;
wire  signed [33:0] grp_fu_9721_p3;
wire   [31:0] tmp_236_fu_4477_p4;
wire  signed [33:0] grp_fu_9730_p3;
wire   [31:0] tmp_267_fu_4497_p4;
wire  signed [33:0] grp_fu_9739_p3;
wire   [31:0] tmp_298_fu_4517_p4;
wire  signed [33:0] grp_fu_9748_p3;
wire   [31:0] tmp_334_fu_4537_p4;
wire  signed [33:0] grp_fu_9757_p3;
wire   [31:0] tmp_360_fu_4557_p4;
wire  signed [33:0] grp_fu_9766_p3;
wire   [31:0] tmp_375_fu_4574_p4;
wire  signed [33:0] grp_fu_9775_p3;
wire   [31:0] tmp_390_fu_4591_p4;
wire  signed [33:0] grp_fu_9784_p3;
wire   [31:0] tmp_405_fu_4608_p4;
wire  signed [33:0] grp_fu_9793_p3;
wire   [31:0] tmp_420_fu_4625_p4;
wire  signed [33:0] grp_fu_9802_p3;
wire   [31:0] tmp_435_fu_4642_p4;
wire  signed [33:0] grp_fu_9811_p3;
wire   [31:0] tmp_450_fu_4659_p4;
wire  signed [33:0] grp_fu_9820_p3;
wire   [31:0] tmp_71_fu_4676_p4;
wire  signed [33:0] grp_fu_9829_p3;
wire   [31:0] tmp_113_fu_4699_p4;
wire  signed [33:0] grp_fu_9838_p3;
wire   [31:0] tmp_144_fu_4719_p4;
wire  signed [33:0] grp_fu_9847_p3;
wire   [31:0] tmp_176_fu_4739_p4;
wire  signed [33:0] grp_fu_9856_p3;
wire   [31:0] tmp_207_fu_4759_p4;
wire  signed [33:0] grp_fu_9865_p3;
wire   [31:0] tmp_238_fu_4779_p4;
wire  signed [33:0] grp_fu_9874_p3;
wire   [31:0] tmp_269_fu_4799_p4;
wire  signed [33:0] grp_fu_9883_p3;
wire   [31:0] tmp_300_fu_4819_p4;
wire  signed [33:0] grp_fu_9892_p3;
wire   [31:0] tmp_336_fu_4839_p4;
wire  signed [33:0] grp_fu_9901_p3;
wire   [31:0] tmp_361_fu_4859_p4;
wire  signed [33:0] grp_fu_9910_p3;
wire   [31:0] tmp_376_fu_4876_p4;
wire  signed [33:0] grp_fu_9919_p3;
wire   [31:0] tmp_391_fu_4893_p4;
wire  signed [33:0] grp_fu_9928_p3;
wire   [31:0] tmp_406_fu_4910_p4;
wire  signed [33:0] grp_fu_9937_p3;
wire   [31:0] tmp_421_fu_4927_p4;
wire  signed [33:0] grp_fu_9946_p3;
wire   [31:0] tmp_436_fu_4944_p4;
wire  signed [33:0] grp_fu_9955_p3;
wire   [31:0] tmp_451_fu_4961_p4;
wire  signed [33:0] grp_fu_9964_p3;
wire   [31:0] tmp_74_fu_4978_p4;
wire  signed [33:0] grp_fu_9973_p3;
wire   [31:0] tmp_115_fu_5001_p4;
wire  signed [33:0] grp_fu_9982_p3;
wire   [31:0] tmp_146_fu_5021_p4;
wire  signed [33:0] grp_fu_9991_p3;
wire   [31:0] tmp_178_fu_5041_p4;
wire  signed [33:0] grp_fu_10000_p3;
wire   [31:0] tmp_209_fu_5061_p4;
wire  signed [33:0] grp_fu_10009_p3;
wire   [31:0] tmp_240_fu_5081_p4;
wire  signed [33:0] grp_fu_10018_p3;
wire   [31:0] tmp_271_fu_5101_p4;
wire  signed [33:0] grp_fu_10027_p3;
wire   [31:0] tmp_302_fu_5121_p4;
wire  signed [33:0] grp_fu_10036_p3;
wire   [31:0] tmp_338_fu_5141_p4;
wire  signed [33:0] grp_fu_10045_p3;
wire   [31:0] tmp_362_fu_5161_p4;
wire  signed [33:0] grp_fu_10054_p3;
wire   [31:0] tmp_377_fu_5178_p4;
wire  signed [33:0] grp_fu_10063_p3;
wire   [31:0] tmp_392_fu_5195_p4;
wire  signed [33:0] grp_fu_10072_p3;
wire   [31:0] tmp_407_fu_5212_p4;
wire  signed [33:0] grp_fu_10081_p3;
wire   [31:0] tmp_422_fu_5229_p4;
wire  signed [33:0] grp_fu_10090_p3;
wire   [31:0] tmp_437_fu_5246_p4;
wire  signed [33:0] grp_fu_10099_p3;
wire   [31:0] tmp_452_fu_5263_p4;
wire  signed [33:0] grp_fu_10108_p3;
wire   [31:0] tmp_77_fu_5280_p4;
wire  signed [33:0] grp_fu_10117_p3;
wire   [31:0] tmp_117_fu_5303_p4;
wire  signed [33:0] grp_fu_10126_p3;
wire   [31:0] tmp_148_fu_5323_p4;
wire  signed [33:0] grp_fu_10135_p3;
wire   [31:0] tmp_180_fu_5343_p4;
wire  signed [33:0] grp_fu_10144_p3;
wire   [31:0] tmp_211_fu_5363_p4;
wire  signed [33:0] grp_fu_10153_p3;
wire   [31:0] tmp_242_fu_5383_p4;
wire  signed [33:0] grp_fu_10162_p3;
wire   [31:0] tmp_273_fu_5403_p4;
wire  signed [33:0] grp_fu_10171_p3;
wire   [31:0] tmp_304_fu_5423_p4;
wire  signed [33:0] grp_fu_10180_p3;
wire   [31:0] tmp_340_fu_5443_p4;
wire  signed [33:0] grp_fu_10189_p3;
wire   [31:0] tmp_363_fu_5463_p4;
wire  signed [33:0] grp_fu_10198_p3;
wire   [31:0] tmp_378_fu_5480_p4;
wire  signed [33:0] grp_fu_10207_p3;
wire   [31:0] tmp_393_fu_5497_p4;
wire  signed [33:0] grp_fu_10216_p3;
wire   [31:0] tmp_408_fu_5514_p4;
wire  signed [33:0] grp_fu_10225_p3;
wire   [31:0] tmp_423_fu_5531_p4;
wire  signed [33:0] grp_fu_10234_p3;
wire   [31:0] tmp_438_fu_5548_p4;
wire  signed [33:0] grp_fu_10243_p3;
wire   [31:0] tmp_453_fu_5565_p4;
wire  signed [33:0] grp_fu_10252_p3;
wire   [31:0] tmp_80_fu_5582_p4;
wire  signed [33:0] grp_fu_10261_p3;
wire   [31:0] tmp_119_fu_5605_p4;
wire  signed [33:0] grp_fu_10270_p3;
wire   [31:0] tmp_150_fu_5625_p4;
wire  signed [33:0] grp_fu_10279_p3;
wire   [31:0] tmp_182_fu_5645_p4;
wire  signed [33:0] grp_fu_10288_p3;
wire   [31:0] tmp_213_fu_5665_p4;
wire  signed [33:0] grp_fu_10297_p3;
wire   [31:0] tmp_244_fu_5685_p4;
wire  signed [33:0] grp_fu_10306_p3;
wire   [31:0] tmp_275_fu_5705_p4;
wire  signed [33:0] grp_fu_10315_p3;
wire   [31:0] tmp_306_fu_5725_p4;
wire  signed [33:0] grp_fu_10324_p3;
wire   [31:0] tmp_342_fu_5745_p4;
wire  signed [33:0] grp_fu_10333_p3;
wire   [31:0] tmp_364_fu_5765_p4;
wire  signed [33:0] grp_fu_10342_p3;
wire   [31:0] tmp_379_fu_5782_p4;
wire  signed [33:0] grp_fu_10351_p3;
wire   [31:0] tmp_394_fu_5799_p4;
wire  signed [33:0] grp_fu_10360_p3;
wire   [31:0] tmp_409_fu_5816_p4;
wire  signed [33:0] grp_fu_10369_p3;
wire   [31:0] tmp_424_fu_5833_p4;
wire  signed [33:0] grp_fu_10378_p3;
wire   [31:0] tmp_439_fu_5850_p4;
wire  signed [33:0] grp_fu_10387_p3;
wire   [31:0] tmp_454_fu_5867_p4;
wire  signed [33:0] grp_fu_10396_p3;
wire   [31:0] tmp_83_fu_5884_p4;
wire  signed [33:0] grp_fu_10405_p3;
wire   [31:0] tmp_121_fu_5907_p4;
wire  signed [33:0] grp_fu_10414_p3;
wire   [31:0] tmp_152_fu_5927_p4;
wire  signed [33:0] grp_fu_10423_p3;
wire   [31:0] tmp_184_fu_5947_p4;
wire  signed [33:0] grp_fu_10432_p3;
wire   [31:0] tmp_215_fu_5967_p4;
wire  signed [33:0] grp_fu_10441_p3;
wire   [31:0] tmp_246_fu_5987_p4;
wire  signed [33:0] grp_fu_10450_p3;
wire   [31:0] tmp_277_fu_6007_p4;
wire  signed [33:0] grp_fu_10459_p3;
wire   [31:0] tmp_308_fu_6027_p4;
wire  signed [33:0] grp_fu_10468_p3;
wire   [31:0] tmp_344_fu_6047_p4;
wire  signed [33:0] grp_fu_10477_p3;
wire   [31:0] tmp_365_fu_6067_p4;
wire  signed [33:0] grp_fu_10486_p3;
wire   [31:0] tmp_380_fu_6084_p4;
wire  signed [33:0] grp_fu_10495_p3;
wire   [31:0] tmp_395_fu_6101_p4;
wire  signed [33:0] grp_fu_10504_p3;
wire   [31:0] tmp_410_fu_6118_p4;
wire  signed [33:0] grp_fu_10513_p3;
wire   [31:0] tmp_425_fu_6135_p4;
wire  signed [33:0] grp_fu_10522_p3;
wire   [31:0] tmp_440_fu_6152_p4;
wire  signed [33:0] grp_fu_10531_p3;
wire   [31:0] tmp_455_fu_6169_p4;
wire  signed [33:0] grp_fu_10540_p3;
wire   [31:0] tmp_86_fu_6186_p4;
wire  signed [33:0] grp_fu_10549_p3;
wire   [31:0] tmp_123_fu_6209_p4;
wire  signed [33:0] grp_fu_10558_p3;
wire   [31:0] tmp_154_fu_6229_p4;
wire  signed [33:0] grp_fu_10567_p3;
wire   [31:0] tmp_186_fu_6249_p4;
wire  signed [33:0] grp_fu_10576_p3;
wire   [31:0] tmp_217_fu_6269_p4;
wire  signed [33:0] grp_fu_10585_p3;
wire   [31:0] tmp_248_fu_6289_p4;
wire  signed [33:0] grp_fu_10594_p3;
wire   [31:0] tmp_279_fu_6309_p4;
wire  signed [33:0] grp_fu_10603_p3;
wire   [31:0] tmp_310_fu_6329_p4;
wire  signed [33:0] grp_fu_10612_p3;
wire   [31:0] tmp_346_fu_6349_p4;
wire  signed [33:0] grp_fu_10621_p3;
wire   [31:0] tmp_366_fu_6369_p4;
wire  signed [33:0] grp_fu_10630_p3;
wire   [31:0] tmp_381_fu_6386_p4;
wire  signed [33:0] grp_fu_10639_p3;
wire   [31:0] tmp_396_fu_6403_p4;
wire  signed [33:0] grp_fu_10648_p3;
wire   [31:0] tmp_411_fu_6420_p4;
wire  signed [33:0] grp_fu_10657_p3;
wire   [31:0] tmp_426_fu_6437_p4;
wire  signed [33:0] grp_fu_10666_p3;
wire   [31:0] tmp_441_fu_6454_p4;
wire  signed [33:0] grp_fu_10675_p3;
wire   [31:0] tmp_456_fu_6471_p4;
wire  signed [33:0] grp_fu_10684_p3;
wire   [31:0] tmp_89_fu_6488_p4;
wire  signed [33:0] grp_fu_10693_p3;
wire   [31:0] tmp_125_fu_6511_p4;
wire  signed [33:0] grp_fu_10702_p3;
wire   [31:0] tmp_156_fu_6531_p4;
wire  signed [33:0] grp_fu_10711_p3;
wire   [31:0] tmp_188_fu_6551_p4;
wire  signed [33:0] grp_fu_10720_p3;
wire   [31:0] tmp_219_fu_6571_p4;
wire  signed [33:0] grp_fu_10729_p3;
wire   [31:0] tmp_250_fu_6591_p4;
wire  signed [33:0] grp_fu_10738_p3;
wire   [31:0] tmp_281_fu_6611_p4;
wire  signed [33:0] grp_fu_10747_p3;
wire   [31:0] tmp_312_fu_6628_p4;
wire  signed [33:0] grp_fu_10756_p3;
wire   [31:0] tmp_348_fu_6645_p4;
wire  signed [33:0] grp_fu_10765_p3;
wire   [31:0] tmp_367_fu_6662_p4;
wire  signed [33:0] grp_fu_10774_p3;
wire   [31:0] tmp_382_fu_6679_p4;
wire  signed [33:0] grp_fu_10783_p3;
wire   [31:0] tmp_397_fu_6696_p4;
wire  signed [33:0] grp_fu_10792_p3;
wire   [31:0] tmp_412_fu_6713_p4;
wire  signed [33:0] grp_fu_10801_p3;
wire   [31:0] tmp_427_fu_6730_p4;
wire  signed [33:0] grp_fu_10810_p3;
wire   [31:0] tmp_442_fu_6747_p4;
wire  signed [33:0] grp_fu_10819_p3;
wire   [31:0] tmp_457_fu_6764_p4;
wire  signed [33:0] grp_fu_10828_p3;
wire   [31:0] tmp_92_fu_6781_p4;
wire  signed [33:0] grp_fu_10837_p3;
wire   [31:0] tmp_127_fu_6804_p4;
wire  signed [33:0] grp_fu_10846_p3;
wire   [31:0] tmp_158_fu_6824_p4;
wire  signed [33:0] grp_fu_10855_p3;
wire   [31:0] tmp_190_fu_6844_p4;
wire  signed [33:0] grp_fu_10864_p3;
wire   [31:0] tmp_221_fu_6864_p4;
wire  signed [33:0] grp_fu_10873_p3;
wire   [31:0] tmp_252_fu_6884_p4;
wire  signed [33:0] grp_fu_10882_p3;
wire   [31:0] tmp_283_fu_6904_p4;
wire  signed [33:0] grp_fu_10891_p3;
wire   [31:0] tmp_314_fu_6924_p4;
wire  signed [33:0] grp_fu_10900_p3;
wire   [31:0] tmp_350_fu_6944_p4;
wire  signed [33:0] grp_fu_10909_p3;
wire   [31:0] tmp_368_fu_6964_p4;
wire  signed [33:0] grp_fu_10918_p3;
wire   [31:0] tmp_383_fu_6981_p4;
wire  signed [33:0] grp_fu_10927_p3;
wire   [31:0] tmp_398_fu_6998_p4;
wire  signed [33:0] grp_fu_10936_p3;
wire   [31:0] tmp_413_fu_7015_p4;
wire  signed [33:0] grp_fu_10945_p3;
wire   [31:0] tmp_428_fu_7032_p4;
wire  signed [33:0] grp_fu_10954_p3;
wire   [31:0] tmp_443_fu_7049_p4;
wire  signed [33:0] grp_fu_10963_p3;
wire   [31:0] tmp_458_fu_7066_p4;
wire  signed [33:0] grp_fu_10972_p3;
wire   [31:0] tmp_95_fu_7083_p4;
wire  signed [33:0] grp_fu_10981_p3;
wire   [31:0] tmp_129_fu_7106_p4;
wire  signed [33:0] grp_fu_10990_p3;
wire   [31:0] tmp_160_fu_7126_p4;
wire  signed [33:0] grp_fu_10999_p3;
wire   [31:0] tmp_192_fu_7146_p4;
wire  signed [33:0] grp_fu_11008_p3;
wire   [31:0] tmp_223_fu_7166_p4;
wire  signed [33:0] grp_fu_11017_p3;
wire   [31:0] tmp_254_fu_7186_p4;
wire  signed [33:0] grp_fu_11026_p3;
wire  signed [33:0] grp_fu_11035_p3;
wire  signed [33:0] grp_fu_11044_p3;
wire  signed [33:0] grp_fu_11053_p3;
wire  signed [33:0] grp_fu_11062_p3;
wire  signed [33:0] grp_fu_11071_p3;
wire  signed [33:0] grp_fu_11080_p3;
wire  signed [33:0] grp_fu_11089_p3;
wire  signed [33:0] grp_fu_11098_p3;
wire  signed [33:0] grp_fu_11107_p3;
wire  signed [33:0] grp_fu_11116_p3;
wire   [31:0] tmp_98_fu_7305_p4;
wire  signed [33:0] grp_fu_11125_p3;
wire   [31:0] tmp_131_fu_7322_p4;
wire  signed [33:0] grp_fu_11134_p3;
wire   [31:0] tmp_162_fu_7339_p4;
wire  signed [33:0] grp_fu_11143_p3;
wire   [31:0] tmp_194_fu_7356_p4;
wire  signed [33:0] grp_fu_11152_p3;
wire   [31:0] tmp_225_fu_7373_p4;
wire  signed [33:0] grp_fu_11161_p3;
wire   [31:0] tmp_256_fu_7390_p4;
wire  signed [33:0] grp_fu_11170_p3;
wire   [31:0] tmp_101_fu_7481_p4;
wire  signed [33:0] grp_fu_11179_p3;
wire   [31:0] tmp_133_fu_7498_p4;
wire  signed [33:0] grp_fu_11188_p3;
wire   [31:0] tmp_164_fu_7515_p4;
wire  signed [33:0] grp_fu_11197_p3;
wire   [31:0] tmp_196_fu_7532_p4;
wire  signed [33:0] grp_fu_11206_p3;
wire   [31:0] tmp_227_fu_7549_p4;
wire  signed [33:0] grp_fu_11215_p3;
wire   [31:0] tmp_258_fu_7566_p4;
wire  signed [33:0] grp_fu_11224_p3;
wire   [31:0] tmp_287_fu_7583_p4;
wire  signed [33:0] grp_fu_11232_p3;
wire   [31:0] tmp_318_fu_7603_p4;
wire  signed [33:0] grp_fu_11240_p3;
wire   [31:0] tmp_354_fu_7623_p4;
wire  signed [33:0] grp_fu_11248_p3;
wire   [31:0] tmp_370_fu_7643_p4;
wire  signed [33:0] grp_fu_11256_p3;
wire   [31:0] tmp_385_fu_7660_p4;
wire  signed [33:0] grp_fu_11264_p3;
wire   [31:0] tmp_400_fu_7677_p4;
wire  signed [33:0] grp_fu_11272_p3;
wire   [31:0] tmp_415_fu_7694_p4;
wire  signed [33:0] grp_fu_11280_p3;
wire   [31:0] tmp_430_fu_7711_p4;
wire  signed [33:0] grp_fu_11288_p3;
wire   [31:0] tmp_445_fu_7728_p4;
wire  signed [33:0] grp_fu_11297_p3;
wire   [31:0] tmp_460_fu_7745_p4;
wire  signed [33:0] grp_fu_11306_p3;
wire  signed [33:0] grp_fu_11315_p3;
wire  signed [33:0] grp_fu_11324_p3;
wire  signed [33:0] grp_fu_11333_p3;
wire  signed [33:0] grp_fu_11342_p3;
wire  signed [33:0] grp_fu_11351_p3;
wire  signed [33:0] grp_fu_11360_p3;
wire  signed [33:0] grp_fu_11368_p3;
wire  signed [31:0] rhs_127_fu_7762_p4;
wire  signed [32:0] sext_ln813_1_fu_7837_p1;
wire  signed [32:0] sext_ln813_fu_7834_p1;
wire   [32:0] sub_ln1420_fu_7841_p2;
wire   [223:0] tmp_322_fu_7853_p4;
wire   [255:0] and_ln_fu_7862_p3;
wire  signed [33:0] grp_fu_11376_p3;
wire  signed [33:0] grp_fu_11384_p3;
wire  signed [33:0] grp_fu_11392_p3;
wire  signed [33:0] grp_fu_11400_p3;
wire  signed [33:0] grp_fu_11408_p3;
wire  signed [33:0] grp_fu_11416_p3;
wire  signed [33:0] grp_fu_11424_p3;
wire  signed [33:0] grp_fu_11433_p3;
wire  signed [33:0] grp_fu_11442_p3;
wire  signed [33:0] grp_fu_11450_p3;
wire   [63:0] tmp_330_cast_fu_8019_p4;
wire  signed [31:0] lhs_129_fu_8036_p4;
wire  signed [32:0] sext_ln813_3_fu_8050_p1;
wire  signed [32:0] sext_ln813_2_fu_8046_p1;
wire   [32:0] sub_ln1420_1_fu_8053_p2;
wire   [31:0] tmp_331_cast1_fu_8075_p4;
wire   [0:0] icmp_ln1420_1_fu_8059_p2;
wire   [95:0] and_ln808_1_fu_8085_p4;
wire   [95:0] or_ln_fu_8029_p3;
wire   [95:0] select_ln1420_fu_8094_p3;
wire   [63:0] tmp_331_cast_fu_8065_p4;
wire   [31:0] add_ln813_15_fu_8102_p2;
wire   [31:0] trunc_ln813_fu_8107_p1;
wire  signed [31:0] lhs_130_fu_8121_p4;
wire  signed [32:0] sext_ln813_5_fu_8135_p1;
wire  signed [32:0] sext_ln813_4_fu_8131_p1;
wire   [32:0] sub_ln1420_2_fu_8138_p2;
wire   [31:0] tmp_332_cast1_fu_8160_p4;
wire   [0:0] icmp_ln1420_2_fu_8144_p2;
wire   [127:0] and_ln808_2_fu_8170_p5;
wire   [127:0] or_ln1_fu_8111_p4;
wire   [127:0] select_ln1420_1_fu_8182_p3;
wire   [63:0] tmp_332_cast_fu_8150_p4;
wire   [31:0] add_ln813_16_fu_8190_p2;
wire   [63:0] trunc_ln813_1_fu_8195_p1;
wire  signed [31:0] lhs_131_fu_8209_p4;
wire  signed [32:0] sext_ln813_7_fu_8223_p1;
wire  signed [32:0] sext_ln813_6_fu_8219_p1;
wire   [32:0] sub_ln1420_3_fu_8226_p2;
wire   [31:0] tmp_333_cast1_fu_8248_p4;
wire   [0:0] icmp_ln1420_3_fu_8232_p2;
wire   [159:0] and_ln808_3_fu_8258_p5;
wire   [159:0] or_ln813_1_fu_8199_p4;
wire   [159:0] select_ln1420_2_fu_8270_p3;
wire   [63:0] tmp_333_cast_fu_8238_p4;
wire   [31:0] add_ln813_17_fu_8278_p2;
wire   [95:0] trunc_ln813_2_fu_8283_p1;
wire  signed [31:0] lhs_132_fu_8297_p4;
wire  signed [32:0] sext_ln813_9_fu_8311_p1;
wire  signed [32:0] sext_ln813_8_fu_8307_p1;
wire   [32:0] sub_ln1420_4_fu_8314_p2;
wire   [31:0] tmp_334_cast1_fu_8336_p4;
wire   [0:0] icmp_ln1420_4_fu_8320_p2;
wire   [191:0] and_ln808_4_fu_8346_p5;
wire   [191:0] or_ln813_2_fu_8287_p4;
wire   [191:0] select_ln1420_3_fu_8358_p3;
wire  signed [33:0] grp_fu_11458_p3;
wire  signed [33:0] grp_fu_11466_p3;
wire  signed [33:0] grp_fu_11474_p3;
wire  signed [33:0] grp_fu_11482_p3;
wire  signed [31:0] lhs_264_fu_8479_p4;
wire  signed [31:0] rhs_255_fu_8415_p4;
wire  signed [32:0] sext_ln813_15_fu_8493_p1;
wire  signed [32:0] sext_ln813_14_fu_8489_p1;
wire   [32:0] sub_ln1420_7_fu_8497_p2;
wire  signed [32:0] sext_ln813_11_fu_8535_p1;
wire  signed [32:0] sext_ln813_10_fu_8532_p1;
wire   [32:0] sub_ln1420_5_fu_8538_p2;
wire   [0:0] icmp_ln1420_5_fu_8544_p2;
wire   [223:0] and_ln808_5_fu_8550_p5;
wire   [223:0] or_ln813_3_fu_8525_p4;
wire   [223:0] select_ln1420_4_fu_8559_p3;
wire   [31:0] add_ln813_19_fu_8567_p2;
wire   [159:0] trunc_ln813_4_fu_8571_p1;
wire  signed [31:0] lhs_134_fu_8584_p4;
wire  signed [32:0] sext_ln813_13_fu_8598_p1;
wire  signed [32:0] sext_ln813_12_fu_8594_p1;
wire   [32:0] sub_ln1420_6_fu_8601_p2;
wire   [0:0] icmp_ln1420_6_fu_8607_p2;
wire   [255:0] and_ln808_6_fu_8613_p5;
wire   [255:0] or_ln813_4_fu_8575_p4;
wire   [255:0] select_ln1420_5_fu_8624_p3;
wire   [31:0] lhs_135_fu_8641_p4;
wire  signed [33:0] grp_fu_11490_p3;
wire  signed [33:0] grp_fu_11497_p3;
wire  signed [33:0] grp_fu_11504_p3;
wire  signed [33:0] grp_fu_11511_p3;
wire   [255:0] or_ln813_6_fu_8692_p4;
wire   [511:0] tmp_169_fu_8710_p6;
wire   [511:0] tmp_326_fu_8699_p5;
wire   [63:0] tmp_473_cast_fu_8727_p4;
wire  signed [31:0] lhs_265_fu_8744_p4;
wire  signed [32:0] sext_ln813_17_fu_8758_p1;
wire  signed [32:0] sext_ln813_16_fu_8754_p1;
wire   [32:0] sub_ln1420_8_fu_8761_p2;
wire   [31:0] tmp_474_cast1_fu_8783_p4;
wire   [0:0] icmp_ln1420_8_fu_8767_p2;
wire   [95:0] and_ln808_8_fu_8793_p4;
wire   [95:0] or_ln813_8_fu_8737_p3;
wire   [95:0] select_ln1420_7_fu_8802_p3;
wire   [63:0] tmp_474_cast_fu_8773_p4;
wire   [31:0] add_ln813_23_fu_8810_p2;
wire   [31:0] trunc_ln813_6_fu_8815_p1;
wire  signed [31:0] lhs_266_fu_8829_p4;
wire  signed [32:0] sext_ln813_19_fu_8843_p1;
wire  signed [32:0] sext_ln813_18_fu_8839_p1;
wire   [32:0] sub_ln1420_9_fu_8846_p2;
wire   [31:0] tmp_475_cast1_fu_8868_p4;
wire   [0:0] icmp_ln1420_9_fu_8852_p2;
wire   [127:0] and_ln808_9_fu_8878_p5;
wire   [127:0] or_ln813_7_fu_8819_p4;
wire   [127:0] select_ln1420_8_fu_8890_p3;
wire   [63:0] tmp_475_cast_fu_8858_p4;
wire   [31:0] add_ln813_24_fu_8898_p2;
wire   [63:0] trunc_ln813_7_fu_8903_p1;
wire  signed [31:0] lhs_267_fu_8917_p4;
wire  signed [32:0] sext_ln813_21_fu_8931_p1;
wire  signed [32:0] sext_ln813_20_fu_8927_p1;
wire   [32:0] sub_ln1420_10_fu_8934_p2;
wire   [31:0] tmp_476_cast1_fu_8956_p4;
wire   [0:0] icmp_ln1420_10_fu_8940_p2;
wire   [159:0] and_ln808_s_fu_8966_p5;
wire   [159:0] or_ln813_9_fu_8907_p4;
wire   [159:0] select_ln1420_9_fu_8978_p3;
wire   [63:0] tmp_476_cast_fu_8946_p4;
wire   [31:0] add_ln813_25_fu_8986_p2;
wire   [95:0] trunc_ln813_8_fu_8991_p1;
wire  signed [31:0] lhs_268_fu_9005_p4;
wire  signed [32:0] sext_ln813_23_fu_9019_p1;
wire  signed [32:0] sext_ln813_22_fu_9015_p1;
wire   [32:0] sub_ln1420_11_fu_9022_p2;
wire   [31:0] tmp_477_cast1_fu_9044_p4;
wire   [0:0] icmp_ln1420_11_fu_9028_p2;
wire   [191:0] and_ln808_7_fu_9054_p5;
wire   [191:0] or_ln813_s_fu_8995_p4;
wire   [191:0] select_ln1420_10_fu_9066_p3;
wire  signed [32:0] sext_ln813_25_fu_9133_p1;
wire  signed [32:0] sext_ln813_24_fu_9130_p1;
wire   [32:0] sub_ln1420_12_fu_9136_p2;
wire   [0:0] icmp_ln1420_12_fu_9142_p2;
wire   [223:0] and_ln808_10_fu_9148_p5;
wire   [223:0] or_ln813_5_fu_9123_p4;
wire   [223:0] select_ln1420_11_fu_9157_p3;
wire   [31:0] add_ln813_27_fu_9165_p2;
wire   [159:0] trunc_ln813_10_fu_9169_p1;
wire  signed [31:0] lhs_270_fu_9182_p4;
wire  signed [32:0] sext_ln813_27_fu_9196_p1;
wire  signed [32:0] sext_ln813_26_fu_9192_p1;
wire   [32:0] sub_ln1420_13_fu_9199_p2;
wire   [0:0] icmp_ln1420_13_fu_9205_p2;
wire   [255:0] and_ln808_11_fu_9211_p5;
wire   [255:0] or_ln813_10_fu_9173_p4;
wire   [255:0] select_ln1420_12_fu_9222_p3;
wire   [31:0] lhs_271_fu_9239_p4;
wire   [31:0] add_ln813_29_fu_9249_p2;
wire   [31:0] add_ln813_28_fu_9230_p2;
wire   [191:0] trunc_ln813_11_fu_9235_p1;
wire   [255:0] or_ln813_11_fu_9254_p4;
wire  signed [15:0] grp_fu_9276_p0;
wire   [7:0] grp_fu_9276_p1;
wire  signed [15:0] grp_fu_9283_p0;
wire   [7:0] grp_fu_9283_p1;
wire  signed [15:0] grp_fu_9290_p0;
wire   [7:0] grp_fu_9290_p1;
wire  signed [15:0] grp_fu_9297_p0;
wire   [7:0] grp_fu_9297_p1;
wire  signed [15:0] grp_fu_9304_p0;
wire   [7:0] grp_fu_9304_p1;
wire  signed [15:0] grp_fu_9311_p0;
wire   [7:0] grp_fu_9311_p1;
wire  signed [15:0] grp_fu_9318_p0;
wire   [7:0] grp_fu_9318_p1;
wire  signed [15:0] grp_fu_9325_p0;
wire   [7:0] grp_fu_9325_p1;
wire   [7:0] grp_fu_9332_p0;
wire  signed [15:0] grp_fu_9332_p1;
wire   [7:0] grp_fu_9339_p0;
wire  signed [15:0] grp_fu_9339_p1;
wire   [7:0] grp_fu_9346_p0;
wire  signed [15:0] grp_fu_9346_p1;
wire   [7:0] grp_fu_9353_p0;
wire  signed [15:0] grp_fu_9353_p1;
wire   [7:0] grp_fu_9360_p0;
wire  signed [15:0] grp_fu_9360_p1;
wire   [7:0] grp_fu_9367_p0;
wire  signed [15:0] grp_fu_9367_p1;
wire   [7:0] grp_fu_9374_p0;
wire  signed [15:0] grp_fu_9374_p1;
wire   [7:0] grp_fu_9381_p0;
wire  signed [15:0] grp_fu_9381_p1;
wire  signed [15:0] grp_fu_9388_p0;
wire   [7:0] grp_fu_9388_p1;
wire  signed [15:0] grp_fu_9397_p0;
wire   [7:0] grp_fu_9397_p1;
wire  signed [15:0] grp_fu_9406_p0;
wire   [7:0] grp_fu_9406_p1;
wire  signed [15:0] grp_fu_9415_p0;
wire   [7:0] grp_fu_9415_p1;
wire  signed [15:0] grp_fu_9424_p0;
wire   [7:0] grp_fu_9424_p1;
wire  signed [15:0] grp_fu_9433_p0;
wire   [7:0] grp_fu_9433_p1;
wire  signed [15:0] grp_fu_9442_p0;
wire   [7:0] grp_fu_9442_p1;
wire  signed [15:0] grp_fu_9451_p0;
wire   [7:0] grp_fu_9451_p1;
wire   [7:0] grp_fu_9460_p0;
wire  signed [15:0] grp_fu_9460_p1;
wire   [7:0] grp_fu_9469_p0;
wire  signed [15:0] grp_fu_9469_p1;
wire   [7:0] grp_fu_9478_p0;
wire  signed [15:0] grp_fu_9478_p1;
wire   [7:0] grp_fu_9487_p0;
wire  signed [15:0] grp_fu_9487_p1;
wire   [7:0] grp_fu_9496_p0;
wire  signed [15:0] grp_fu_9496_p1;
wire   [7:0] grp_fu_9505_p0;
wire  signed [15:0] grp_fu_9505_p1;
wire   [7:0] grp_fu_9514_p0;
wire  signed [15:0] grp_fu_9514_p1;
wire   [7:0] grp_fu_9523_p0;
wire  signed [15:0] grp_fu_9523_p1;
wire   [7:0] grp_fu_9532_p0;
wire  signed [15:0] grp_fu_9532_p1;
wire   [7:0] grp_fu_9541_p0;
wire  signed [15:0] grp_fu_9541_p1;
wire   [7:0] grp_fu_9550_p0;
wire  signed [15:0] grp_fu_9550_p1;
wire   [7:0] grp_fu_9559_p0;
wire  signed [15:0] grp_fu_9559_p1;
wire   [7:0] grp_fu_9568_p0;
wire  signed [15:0] grp_fu_9568_p1;
wire   [7:0] grp_fu_9577_p0;
wire  signed [15:0] grp_fu_9577_p1;
wire   [7:0] grp_fu_9586_p0;
wire  signed [15:0] grp_fu_9586_p1;
wire   [7:0] grp_fu_9595_p0;
wire  signed [15:0] grp_fu_9595_p1;
wire   [7:0] grp_fu_9604_p0;
wire  signed [15:0] grp_fu_9604_p1;
wire   [7:0] grp_fu_9613_p0;
wire  signed [15:0] grp_fu_9613_p1;
wire   [7:0] grp_fu_9622_p0;
wire  signed [15:0] grp_fu_9622_p1;
wire   [7:0] grp_fu_9631_p0;
wire  signed [15:0] grp_fu_9631_p1;
wire   [7:0] grp_fu_9640_p0;
wire  signed [15:0] grp_fu_9640_p1;
wire   [7:0] grp_fu_9649_p0;
wire  signed [15:0] grp_fu_9649_p1;
wire   [7:0] grp_fu_9658_p0;
wire  signed [15:0] grp_fu_9658_p1;
wire   [7:0] grp_fu_9667_p0;
wire  signed [15:0] grp_fu_9667_p1;
wire   [7:0] grp_fu_9676_p0;
wire  signed [15:0] grp_fu_9676_p1;
wire   [7:0] grp_fu_9685_p0;
wire  signed [15:0] grp_fu_9685_p1;
wire   [7:0] grp_fu_9694_p0;
wire  signed [15:0] grp_fu_9694_p1;
wire   [7:0] grp_fu_9703_p0;
wire  signed [15:0] grp_fu_9703_p1;
wire   [7:0] grp_fu_9712_p0;
wire  signed [15:0] grp_fu_9712_p1;
wire   [7:0] grp_fu_9721_p0;
wire  signed [15:0] grp_fu_9721_p1;
wire   [7:0] grp_fu_9730_p0;
wire  signed [15:0] grp_fu_9730_p1;
wire   [7:0] grp_fu_9739_p0;
wire  signed [15:0] grp_fu_9739_p1;
wire   [7:0] grp_fu_9748_p0;
wire  signed [15:0] grp_fu_9748_p1;
wire   [7:0] grp_fu_9757_p0;
wire  signed [15:0] grp_fu_9757_p1;
wire   [7:0] grp_fu_9766_p0;
wire  signed [15:0] grp_fu_9766_p1;
wire   [7:0] grp_fu_9775_p0;
wire  signed [15:0] grp_fu_9775_p1;
wire   [7:0] grp_fu_9784_p0;
wire  signed [15:0] grp_fu_9784_p1;
wire   [7:0] grp_fu_9793_p0;
wire  signed [15:0] grp_fu_9793_p1;
wire   [7:0] grp_fu_9802_p0;
wire  signed [15:0] grp_fu_9802_p1;
wire   [7:0] grp_fu_9811_p0;
wire  signed [15:0] grp_fu_9811_p1;
wire   [7:0] grp_fu_9820_p0;
wire  signed [15:0] grp_fu_9820_p1;
wire  signed [33:0] grp_fu_9820_p2;
wire   [7:0] grp_fu_9829_p0;
wire  signed [15:0] grp_fu_9829_p1;
wire  signed [33:0] grp_fu_9829_p2;
wire   [7:0] grp_fu_9838_p0;
wire  signed [15:0] grp_fu_9838_p1;
wire  signed [33:0] grp_fu_9838_p2;
wire   [7:0] grp_fu_9847_p0;
wire  signed [15:0] grp_fu_9847_p1;
wire  signed [33:0] grp_fu_9847_p2;
wire   [7:0] grp_fu_9856_p0;
wire  signed [15:0] grp_fu_9856_p1;
wire  signed [33:0] grp_fu_9856_p2;
wire   [7:0] grp_fu_9865_p0;
wire  signed [15:0] grp_fu_9865_p1;
wire  signed [33:0] grp_fu_9865_p2;
wire   [7:0] grp_fu_9874_p0;
wire  signed [15:0] grp_fu_9874_p1;
wire  signed [33:0] grp_fu_9874_p2;
wire   [7:0] grp_fu_9883_p0;
wire  signed [15:0] grp_fu_9883_p1;
wire  signed [33:0] grp_fu_9883_p2;
wire   [7:0] grp_fu_9892_p0;
wire  signed [15:0] grp_fu_9892_p1;
wire  signed [33:0] grp_fu_9892_p2;
wire   [7:0] grp_fu_9901_p0;
wire  signed [15:0] grp_fu_9901_p1;
wire  signed [33:0] grp_fu_9901_p2;
wire   [7:0] grp_fu_9910_p0;
wire  signed [15:0] grp_fu_9910_p1;
wire  signed [33:0] grp_fu_9910_p2;
wire   [7:0] grp_fu_9919_p0;
wire  signed [15:0] grp_fu_9919_p1;
wire  signed [33:0] grp_fu_9919_p2;
wire   [7:0] grp_fu_9928_p0;
wire  signed [15:0] grp_fu_9928_p1;
wire  signed [33:0] grp_fu_9928_p2;
wire   [7:0] grp_fu_9937_p0;
wire  signed [15:0] grp_fu_9937_p1;
wire  signed [33:0] grp_fu_9937_p2;
wire   [7:0] grp_fu_9946_p0;
wire  signed [15:0] grp_fu_9946_p1;
wire  signed [33:0] grp_fu_9946_p2;
wire   [7:0] grp_fu_9955_p0;
wire  signed [15:0] grp_fu_9955_p1;
wire  signed [33:0] grp_fu_9955_p2;
wire   [7:0] grp_fu_9964_p0;
wire  signed [15:0] grp_fu_9964_p1;
wire  signed [33:0] grp_fu_9964_p2;
wire   [7:0] grp_fu_9973_p0;
wire  signed [15:0] grp_fu_9973_p1;
wire  signed [33:0] grp_fu_9973_p2;
wire   [7:0] grp_fu_9982_p0;
wire  signed [15:0] grp_fu_9982_p1;
wire  signed [33:0] grp_fu_9982_p2;
wire   [7:0] grp_fu_9991_p0;
wire  signed [15:0] grp_fu_9991_p1;
wire  signed [33:0] grp_fu_9991_p2;
wire   [7:0] grp_fu_10000_p0;
wire  signed [15:0] grp_fu_10000_p1;
wire  signed [33:0] grp_fu_10000_p2;
wire   [7:0] grp_fu_10009_p0;
wire  signed [15:0] grp_fu_10009_p1;
wire  signed [33:0] grp_fu_10009_p2;
wire   [7:0] grp_fu_10018_p0;
wire  signed [15:0] grp_fu_10018_p1;
wire  signed [33:0] grp_fu_10018_p2;
wire   [7:0] grp_fu_10027_p0;
wire  signed [15:0] grp_fu_10027_p1;
wire  signed [33:0] grp_fu_10027_p2;
wire   [7:0] grp_fu_10036_p0;
wire  signed [15:0] grp_fu_10036_p1;
wire  signed [33:0] grp_fu_10036_p2;
wire   [7:0] grp_fu_10045_p0;
wire  signed [15:0] grp_fu_10045_p1;
wire  signed [33:0] grp_fu_10045_p2;
wire   [7:0] grp_fu_10054_p0;
wire  signed [15:0] grp_fu_10054_p1;
wire  signed [33:0] grp_fu_10054_p2;
wire   [7:0] grp_fu_10063_p0;
wire  signed [15:0] grp_fu_10063_p1;
wire  signed [33:0] grp_fu_10063_p2;
wire   [7:0] grp_fu_10072_p0;
wire  signed [15:0] grp_fu_10072_p1;
wire  signed [33:0] grp_fu_10072_p2;
wire   [7:0] grp_fu_10081_p0;
wire  signed [15:0] grp_fu_10081_p1;
wire  signed [33:0] grp_fu_10081_p2;
wire   [7:0] grp_fu_10090_p0;
wire  signed [15:0] grp_fu_10090_p1;
wire  signed [33:0] grp_fu_10090_p2;
wire   [7:0] grp_fu_10099_p0;
wire  signed [15:0] grp_fu_10099_p1;
wire  signed [33:0] grp_fu_10099_p2;
wire   [7:0] grp_fu_10108_p0;
wire  signed [15:0] grp_fu_10108_p1;
wire  signed [33:0] grp_fu_10108_p2;
wire   [7:0] grp_fu_10117_p0;
wire  signed [15:0] grp_fu_10117_p1;
wire  signed [33:0] grp_fu_10117_p2;
wire   [7:0] grp_fu_10126_p0;
wire  signed [15:0] grp_fu_10126_p1;
wire  signed [33:0] grp_fu_10126_p2;
wire   [7:0] grp_fu_10135_p0;
wire  signed [15:0] grp_fu_10135_p1;
wire  signed [33:0] grp_fu_10135_p2;
wire   [7:0] grp_fu_10144_p0;
wire  signed [15:0] grp_fu_10144_p1;
wire  signed [33:0] grp_fu_10144_p2;
wire   [7:0] grp_fu_10153_p0;
wire  signed [15:0] grp_fu_10153_p1;
wire  signed [33:0] grp_fu_10153_p2;
wire   [7:0] grp_fu_10162_p0;
wire  signed [15:0] grp_fu_10162_p1;
wire  signed [33:0] grp_fu_10162_p2;
wire   [7:0] grp_fu_10171_p0;
wire  signed [15:0] grp_fu_10171_p1;
wire  signed [33:0] grp_fu_10171_p2;
wire   [7:0] grp_fu_10180_p0;
wire  signed [15:0] grp_fu_10180_p1;
wire  signed [33:0] grp_fu_10180_p2;
wire   [7:0] grp_fu_10189_p0;
wire  signed [15:0] grp_fu_10189_p1;
wire  signed [33:0] grp_fu_10189_p2;
wire   [7:0] grp_fu_10198_p0;
wire  signed [15:0] grp_fu_10198_p1;
wire  signed [33:0] grp_fu_10198_p2;
wire   [7:0] grp_fu_10207_p0;
wire  signed [15:0] grp_fu_10207_p1;
wire  signed [33:0] grp_fu_10207_p2;
wire   [7:0] grp_fu_10216_p0;
wire  signed [15:0] grp_fu_10216_p1;
wire  signed [33:0] grp_fu_10216_p2;
wire   [7:0] grp_fu_10225_p0;
wire  signed [15:0] grp_fu_10225_p1;
wire  signed [33:0] grp_fu_10225_p2;
wire   [7:0] grp_fu_10234_p0;
wire  signed [15:0] grp_fu_10234_p1;
wire  signed [33:0] grp_fu_10234_p2;
wire   [7:0] grp_fu_10243_p0;
wire  signed [15:0] grp_fu_10243_p1;
wire  signed [33:0] grp_fu_10243_p2;
wire   [7:0] grp_fu_10252_p0;
wire  signed [15:0] grp_fu_10252_p1;
wire  signed [33:0] grp_fu_10252_p2;
wire   [7:0] grp_fu_10261_p0;
wire  signed [15:0] grp_fu_10261_p1;
wire  signed [33:0] grp_fu_10261_p2;
wire   [7:0] grp_fu_10270_p0;
wire  signed [15:0] grp_fu_10270_p1;
wire  signed [33:0] grp_fu_10270_p2;
wire   [7:0] grp_fu_10279_p0;
wire  signed [15:0] grp_fu_10279_p1;
wire  signed [33:0] grp_fu_10279_p2;
wire   [7:0] grp_fu_10288_p0;
wire  signed [15:0] grp_fu_10288_p1;
wire  signed [33:0] grp_fu_10288_p2;
wire   [7:0] grp_fu_10297_p0;
wire  signed [15:0] grp_fu_10297_p1;
wire  signed [33:0] grp_fu_10297_p2;
wire   [7:0] grp_fu_10306_p0;
wire  signed [15:0] grp_fu_10306_p1;
wire  signed [33:0] grp_fu_10306_p2;
wire   [7:0] grp_fu_10315_p0;
wire  signed [15:0] grp_fu_10315_p1;
wire  signed [33:0] grp_fu_10315_p2;
wire   [7:0] grp_fu_10324_p0;
wire  signed [15:0] grp_fu_10324_p1;
wire  signed [33:0] grp_fu_10324_p2;
wire   [7:0] grp_fu_10333_p0;
wire  signed [15:0] grp_fu_10333_p1;
wire  signed [33:0] grp_fu_10333_p2;
wire   [7:0] grp_fu_10342_p0;
wire  signed [15:0] grp_fu_10342_p1;
wire  signed [33:0] grp_fu_10342_p2;
wire   [7:0] grp_fu_10351_p0;
wire  signed [15:0] grp_fu_10351_p1;
wire  signed [33:0] grp_fu_10351_p2;
wire   [7:0] grp_fu_10360_p0;
wire  signed [15:0] grp_fu_10360_p1;
wire  signed [33:0] grp_fu_10360_p2;
wire   [7:0] grp_fu_10369_p0;
wire  signed [15:0] grp_fu_10369_p1;
wire  signed [33:0] grp_fu_10369_p2;
wire   [7:0] grp_fu_10378_p0;
wire  signed [15:0] grp_fu_10378_p1;
wire  signed [33:0] grp_fu_10378_p2;
wire   [7:0] grp_fu_10387_p0;
wire  signed [15:0] grp_fu_10387_p1;
wire  signed [33:0] grp_fu_10387_p2;
wire   [7:0] grp_fu_10396_p0;
wire  signed [15:0] grp_fu_10396_p1;
wire  signed [33:0] grp_fu_10396_p2;
wire   [7:0] grp_fu_10405_p0;
wire  signed [15:0] grp_fu_10405_p1;
wire  signed [33:0] grp_fu_10405_p2;
wire   [7:0] grp_fu_10414_p0;
wire  signed [15:0] grp_fu_10414_p1;
wire  signed [33:0] grp_fu_10414_p2;
wire   [7:0] grp_fu_10423_p0;
wire  signed [15:0] grp_fu_10423_p1;
wire  signed [33:0] grp_fu_10423_p2;
wire   [7:0] grp_fu_10432_p0;
wire  signed [15:0] grp_fu_10432_p1;
wire  signed [33:0] grp_fu_10432_p2;
wire   [7:0] grp_fu_10441_p0;
wire  signed [15:0] grp_fu_10441_p1;
wire  signed [33:0] grp_fu_10441_p2;
wire   [7:0] grp_fu_10450_p0;
wire  signed [15:0] grp_fu_10450_p1;
wire  signed [33:0] grp_fu_10450_p2;
wire   [7:0] grp_fu_10459_p0;
wire  signed [15:0] grp_fu_10459_p1;
wire  signed [33:0] grp_fu_10459_p2;
wire   [7:0] grp_fu_10468_p0;
wire  signed [15:0] grp_fu_10468_p1;
wire  signed [33:0] grp_fu_10468_p2;
wire   [7:0] grp_fu_10477_p0;
wire  signed [15:0] grp_fu_10477_p1;
wire  signed [33:0] grp_fu_10477_p2;
wire   [7:0] grp_fu_10486_p0;
wire  signed [15:0] grp_fu_10486_p1;
wire  signed [33:0] grp_fu_10486_p2;
wire   [7:0] grp_fu_10495_p0;
wire  signed [15:0] grp_fu_10495_p1;
wire  signed [33:0] grp_fu_10495_p2;
wire   [7:0] grp_fu_10504_p0;
wire  signed [15:0] grp_fu_10504_p1;
wire  signed [33:0] grp_fu_10504_p2;
wire   [7:0] grp_fu_10513_p0;
wire  signed [15:0] grp_fu_10513_p1;
wire  signed [33:0] grp_fu_10513_p2;
wire   [7:0] grp_fu_10522_p0;
wire  signed [15:0] grp_fu_10522_p1;
wire  signed [33:0] grp_fu_10522_p2;
wire   [7:0] grp_fu_10531_p0;
wire  signed [15:0] grp_fu_10531_p1;
wire  signed [33:0] grp_fu_10531_p2;
wire   [7:0] grp_fu_10540_p0;
wire  signed [15:0] grp_fu_10540_p1;
wire  signed [33:0] grp_fu_10540_p2;
wire   [7:0] grp_fu_10549_p0;
wire  signed [15:0] grp_fu_10549_p1;
wire  signed [33:0] grp_fu_10549_p2;
wire   [7:0] grp_fu_10558_p0;
wire  signed [15:0] grp_fu_10558_p1;
wire  signed [33:0] grp_fu_10558_p2;
wire   [7:0] grp_fu_10567_p0;
wire  signed [15:0] grp_fu_10567_p1;
wire  signed [33:0] grp_fu_10567_p2;
wire   [7:0] grp_fu_10576_p0;
wire  signed [15:0] grp_fu_10576_p1;
wire  signed [33:0] grp_fu_10576_p2;
wire   [7:0] grp_fu_10585_p0;
wire  signed [15:0] grp_fu_10585_p1;
wire  signed [33:0] grp_fu_10585_p2;
wire   [7:0] grp_fu_10594_p0;
wire  signed [15:0] grp_fu_10594_p1;
wire  signed [33:0] grp_fu_10594_p2;
wire   [7:0] grp_fu_10603_p0;
wire  signed [15:0] grp_fu_10603_p1;
wire  signed [33:0] grp_fu_10603_p2;
wire   [7:0] grp_fu_10612_p0;
wire  signed [15:0] grp_fu_10612_p1;
wire  signed [33:0] grp_fu_10612_p2;
wire   [7:0] grp_fu_10621_p0;
wire  signed [15:0] grp_fu_10621_p1;
wire  signed [33:0] grp_fu_10621_p2;
wire   [7:0] grp_fu_10630_p0;
wire  signed [15:0] grp_fu_10630_p1;
wire  signed [33:0] grp_fu_10630_p2;
wire   [7:0] grp_fu_10639_p0;
wire  signed [15:0] grp_fu_10639_p1;
wire  signed [33:0] grp_fu_10639_p2;
wire   [7:0] grp_fu_10648_p0;
wire  signed [15:0] grp_fu_10648_p1;
wire  signed [33:0] grp_fu_10648_p2;
wire   [7:0] grp_fu_10657_p0;
wire  signed [15:0] grp_fu_10657_p1;
wire  signed [33:0] grp_fu_10657_p2;
wire   [7:0] grp_fu_10666_p0;
wire  signed [15:0] grp_fu_10666_p1;
wire  signed [33:0] grp_fu_10666_p2;
wire   [7:0] grp_fu_10675_p0;
wire  signed [15:0] grp_fu_10675_p1;
wire  signed [33:0] grp_fu_10675_p2;
wire   [7:0] grp_fu_10684_p0;
wire  signed [15:0] grp_fu_10684_p1;
wire  signed [33:0] grp_fu_10684_p2;
wire   [7:0] grp_fu_10693_p0;
wire  signed [15:0] grp_fu_10693_p1;
wire  signed [33:0] grp_fu_10693_p2;
wire   [7:0] grp_fu_10702_p0;
wire  signed [15:0] grp_fu_10702_p1;
wire  signed [33:0] grp_fu_10702_p2;
wire   [7:0] grp_fu_10711_p0;
wire  signed [15:0] grp_fu_10711_p1;
wire  signed [33:0] grp_fu_10711_p2;
wire   [7:0] grp_fu_10720_p0;
wire  signed [15:0] grp_fu_10720_p1;
wire  signed [33:0] grp_fu_10720_p2;
wire   [7:0] grp_fu_10729_p0;
wire  signed [15:0] grp_fu_10729_p1;
wire  signed [33:0] grp_fu_10729_p2;
wire   [7:0] grp_fu_10738_p0;
wire  signed [15:0] grp_fu_10738_p1;
wire  signed [33:0] grp_fu_10738_p2;
wire   [7:0] grp_fu_10747_p0;
wire  signed [15:0] grp_fu_10747_p1;
wire  signed [33:0] grp_fu_10747_p2;
wire   [7:0] grp_fu_10756_p0;
wire  signed [15:0] grp_fu_10756_p1;
wire  signed [33:0] grp_fu_10756_p2;
wire   [7:0] grp_fu_10765_p0;
wire  signed [15:0] grp_fu_10765_p1;
wire  signed [33:0] grp_fu_10765_p2;
wire   [7:0] grp_fu_10774_p0;
wire  signed [15:0] grp_fu_10774_p1;
wire  signed [33:0] grp_fu_10774_p2;
wire   [7:0] grp_fu_10783_p0;
wire  signed [15:0] grp_fu_10783_p1;
wire  signed [33:0] grp_fu_10783_p2;
wire   [7:0] grp_fu_10792_p0;
wire  signed [15:0] grp_fu_10792_p1;
wire  signed [33:0] grp_fu_10792_p2;
wire   [7:0] grp_fu_10801_p0;
wire  signed [15:0] grp_fu_10801_p1;
wire  signed [33:0] grp_fu_10801_p2;
wire   [7:0] grp_fu_10810_p0;
wire  signed [15:0] grp_fu_10810_p1;
wire  signed [33:0] grp_fu_10810_p2;
wire   [7:0] grp_fu_10819_p0;
wire  signed [15:0] grp_fu_10819_p1;
wire  signed [33:0] grp_fu_10819_p2;
wire   [7:0] grp_fu_10828_p0;
wire  signed [15:0] grp_fu_10828_p1;
wire  signed [33:0] grp_fu_10828_p2;
wire   [7:0] grp_fu_10837_p0;
wire  signed [15:0] grp_fu_10837_p1;
wire  signed [33:0] grp_fu_10837_p2;
wire   [7:0] grp_fu_10846_p0;
wire  signed [15:0] grp_fu_10846_p1;
wire  signed [33:0] grp_fu_10846_p2;
wire   [7:0] grp_fu_10855_p0;
wire  signed [15:0] grp_fu_10855_p1;
wire  signed [33:0] grp_fu_10855_p2;
wire   [7:0] grp_fu_10864_p0;
wire  signed [15:0] grp_fu_10864_p1;
wire  signed [33:0] grp_fu_10864_p2;
wire   [7:0] grp_fu_10873_p0;
wire  signed [15:0] grp_fu_10873_p1;
wire  signed [33:0] grp_fu_10873_p2;
wire   [7:0] grp_fu_10882_p0;
wire  signed [15:0] grp_fu_10882_p1;
wire  signed [33:0] grp_fu_10882_p2;
wire   [7:0] grp_fu_10891_p0;
wire  signed [15:0] grp_fu_10891_p1;
wire  signed [33:0] grp_fu_10891_p2;
wire   [7:0] grp_fu_10900_p0;
wire  signed [15:0] grp_fu_10900_p1;
wire  signed [33:0] grp_fu_10900_p2;
wire   [7:0] grp_fu_10909_p0;
wire  signed [15:0] grp_fu_10909_p1;
wire  signed [33:0] grp_fu_10909_p2;
wire   [7:0] grp_fu_10918_p0;
wire  signed [15:0] grp_fu_10918_p1;
wire  signed [33:0] grp_fu_10918_p2;
wire   [7:0] grp_fu_10927_p0;
wire  signed [15:0] grp_fu_10927_p1;
wire  signed [33:0] grp_fu_10927_p2;
wire   [7:0] grp_fu_10936_p0;
wire  signed [15:0] grp_fu_10936_p1;
wire  signed [33:0] grp_fu_10936_p2;
wire   [7:0] grp_fu_10945_p0;
wire  signed [15:0] grp_fu_10945_p1;
wire  signed [33:0] grp_fu_10945_p2;
wire   [7:0] grp_fu_10954_p0;
wire  signed [15:0] grp_fu_10954_p1;
wire  signed [33:0] grp_fu_10954_p2;
wire   [7:0] grp_fu_10963_p0;
wire  signed [15:0] grp_fu_10963_p1;
wire  signed [33:0] grp_fu_10963_p2;
wire   [7:0] grp_fu_10972_p0;
wire  signed [15:0] grp_fu_10972_p1;
wire  signed [33:0] grp_fu_10972_p2;
wire   [7:0] grp_fu_10981_p0;
wire  signed [15:0] grp_fu_10981_p1;
wire  signed [33:0] grp_fu_10981_p2;
wire   [7:0] grp_fu_10990_p0;
wire  signed [15:0] grp_fu_10990_p1;
wire  signed [33:0] grp_fu_10990_p2;
wire   [7:0] grp_fu_10999_p0;
wire  signed [15:0] grp_fu_10999_p1;
wire  signed [33:0] grp_fu_10999_p2;
wire   [7:0] grp_fu_11008_p0;
wire  signed [15:0] grp_fu_11008_p1;
wire  signed [33:0] grp_fu_11008_p2;
wire   [7:0] grp_fu_11017_p0;
wire  signed [15:0] grp_fu_11017_p1;
wire  signed [33:0] grp_fu_11017_p2;
wire   [7:0] grp_fu_11026_p0;
wire  signed [15:0] grp_fu_11026_p1;
wire  signed [33:0] grp_fu_11026_p2;
wire   [7:0] grp_fu_11035_p0;
wire  signed [15:0] grp_fu_11035_p1;
wire  signed [33:0] grp_fu_11035_p2;
wire   [7:0] grp_fu_11044_p0;
wire  signed [15:0] grp_fu_11044_p1;
wire  signed [33:0] grp_fu_11044_p2;
wire   [7:0] grp_fu_11053_p0;
wire  signed [15:0] grp_fu_11053_p1;
wire  signed [33:0] grp_fu_11053_p2;
wire   [7:0] grp_fu_11062_p0;
wire  signed [15:0] grp_fu_11062_p1;
wire  signed [33:0] grp_fu_11062_p2;
wire   [7:0] grp_fu_11071_p0;
wire  signed [15:0] grp_fu_11071_p1;
wire  signed [33:0] grp_fu_11071_p2;
wire   [7:0] grp_fu_11080_p0;
wire  signed [15:0] grp_fu_11080_p1;
wire  signed [33:0] grp_fu_11080_p2;
wire   [7:0] grp_fu_11089_p0;
wire  signed [15:0] grp_fu_11089_p1;
wire  signed [33:0] grp_fu_11089_p2;
wire   [7:0] grp_fu_11098_p0;
wire  signed [15:0] grp_fu_11098_p1;
wire  signed [33:0] grp_fu_11098_p2;
wire   [7:0] grp_fu_11107_p0;
wire  signed [15:0] grp_fu_11107_p1;
wire  signed [33:0] grp_fu_11107_p2;
wire   [7:0] grp_fu_11116_p0;
wire  signed [33:0] grp_fu_11116_p2;
wire   [7:0] grp_fu_11125_p0;
wire  signed [33:0] grp_fu_11125_p2;
wire   [7:0] grp_fu_11134_p0;
wire  signed [33:0] grp_fu_11134_p2;
wire   [7:0] grp_fu_11143_p0;
wire  signed [33:0] grp_fu_11143_p2;
wire   [7:0] grp_fu_11152_p0;
wire  signed [33:0] grp_fu_11152_p2;
wire   [7:0] grp_fu_11161_p0;
wire  signed [33:0] grp_fu_11161_p2;
wire   [7:0] grp_fu_11170_p0;
wire  signed [33:0] grp_fu_11170_p2;
wire   [7:0] grp_fu_11179_p0;
wire  signed [33:0] grp_fu_11179_p2;
wire   [7:0] grp_fu_11188_p0;
wire  signed [33:0] grp_fu_11188_p2;
wire   [7:0] grp_fu_11197_p0;
wire  signed [33:0] grp_fu_11197_p2;
wire   [7:0] grp_fu_11206_p0;
wire  signed [33:0] grp_fu_11206_p2;
wire   [7:0] grp_fu_11215_p0;
wire  signed [33:0] grp_fu_11215_p2;
wire   [7:0] grp_fu_11224_p0;
wire  signed [15:0] grp_fu_11224_p1;
wire  signed [33:0] grp_fu_11224_p2;
wire   [7:0] grp_fu_11232_p0;
wire  signed [15:0] grp_fu_11232_p1;
wire  signed [33:0] grp_fu_11232_p2;
wire   [7:0] grp_fu_11240_p0;
wire  signed [15:0] grp_fu_11240_p1;
wire  signed [33:0] grp_fu_11240_p2;
wire   [7:0] grp_fu_11248_p0;
wire  signed [15:0] grp_fu_11248_p1;
wire  signed [33:0] grp_fu_11248_p2;
wire   [7:0] grp_fu_11256_p0;
wire  signed [15:0] grp_fu_11256_p1;
wire  signed [33:0] grp_fu_11256_p2;
wire   [7:0] grp_fu_11264_p0;
wire  signed [15:0] grp_fu_11264_p1;
wire  signed [33:0] grp_fu_11264_p2;
wire   [7:0] grp_fu_11272_p0;
wire  signed [15:0] grp_fu_11272_p1;
wire  signed [33:0] grp_fu_11272_p2;
wire   [7:0] grp_fu_11280_p0;
wire  signed [15:0] grp_fu_11280_p1;
wire  signed [33:0] grp_fu_11280_p2;
wire   [7:0] grp_fu_11288_p0;
wire  signed [15:0] grp_fu_11288_p1;
wire  signed [33:0] grp_fu_11288_p2;
wire   [7:0] grp_fu_11297_p0;
wire  signed [15:0] grp_fu_11297_p1;
wire  signed [33:0] grp_fu_11297_p2;
wire   [7:0] grp_fu_11306_p0;
wire  signed [33:0] grp_fu_11306_p2;
wire   [7:0] grp_fu_11315_p0;
wire  signed [33:0] grp_fu_11315_p2;
wire   [7:0] grp_fu_11324_p0;
wire  signed [33:0] grp_fu_11324_p2;
wire   [7:0] grp_fu_11333_p0;
wire  signed [33:0] grp_fu_11333_p2;
wire   [7:0] grp_fu_11342_p0;
wire  signed [33:0] grp_fu_11342_p2;
wire   [7:0] grp_fu_11351_p0;
wire  signed [33:0] grp_fu_11351_p2;
wire   [7:0] grp_fu_11360_p0;
wire  signed [15:0] grp_fu_11360_p1;
wire  signed [33:0] grp_fu_11360_p2;
wire   [7:0] grp_fu_11368_p0;
wire  signed [15:0] grp_fu_11368_p1;
wire  signed [33:0] grp_fu_11368_p2;
wire   [7:0] grp_fu_11376_p0;
wire  signed [15:0] grp_fu_11376_p1;
wire  signed [33:0] grp_fu_11376_p2;
wire   [7:0] grp_fu_11384_p0;
wire  signed [15:0] grp_fu_11384_p1;
wire  signed [33:0] grp_fu_11384_p2;
wire   [7:0] grp_fu_11392_p0;
wire  signed [15:0] grp_fu_11392_p1;
wire  signed [33:0] grp_fu_11392_p2;
wire   [7:0] grp_fu_11400_p0;
wire  signed [15:0] grp_fu_11400_p1;
wire  signed [33:0] grp_fu_11400_p2;
wire   [7:0] grp_fu_11408_p0;
wire  signed [15:0] grp_fu_11408_p1;
wire  signed [33:0] grp_fu_11408_p2;
wire   [7:0] grp_fu_11416_p0;
wire  signed [15:0] grp_fu_11416_p1;
wire  signed [33:0] grp_fu_11416_p2;
wire   [7:0] grp_fu_11424_p0;
wire  signed [15:0] grp_fu_11424_p1;
wire  signed [33:0] grp_fu_11424_p2;
wire   [7:0] grp_fu_11433_p0;
wire  signed [15:0] grp_fu_11433_p1;
wire  signed [33:0] grp_fu_11433_p2;
wire   [7:0] grp_fu_11442_p0;
wire  signed [33:0] grp_fu_11442_p2;
wire   [7:0] grp_fu_11450_p0;
wire  signed [33:0] grp_fu_11450_p2;
wire  signed [15:0] grp_fu_11458_p0;
wire   [7:0] grp_fu_11458_p1;
wire  signed [33:0] grp_fu_11458_p2;
wire  signed [15:0] grp_fu_11466_p0;
wire   [7:0] grp_fu_11466_p1;
wire  signed [33:0] grp_fu_11466_p2;
wire  signed [15:0] grp_fu_11474_p0;
wire   [7:0] grp_fu_11474_p1;
wire  signed [33:0] grp_fu_11474_p2;
wire  signed [15:0] grp_fu_11482_p0;
wire   [7:0] grp_fu_11482_p1;
wire  signed [33:0] grp_fu_11482_p2;
wire  signed [15:0] grp_fu_11490_p0;
wire   [7:0] grp_fu_11490_p1;
wire  signed [33:0] grp_fu_11490_p2;
wire  signed [15:0] grp_fu_11497_p0;
wire   [7:0] grp_fu_11497_p1;
wire  signed [33:0] grp_fu_11497_p2;
wire  signed [15:0] grp_fu_11504_p0;
wire   [7:0] grp_fu_11504_p1;
wire  signed [33:0] grp_fu_11504_p2;
wire  signed [15:0] grp_fu_11511_p0;
wire   [7:0] grp_fu_11511_p1;
wire  signed [33:0] grp_fu_11511_p2;
reg    grp_fu_9276_ce;
reg    grp_fu_9283_ce;
reg    grp_fu_9290_ce;
reg    grp_fu_9297_ce;
reg    grp_fu_9304_ce;
reg    grp_fu_9311_ce;
reg    grp_fu_9318_ce;
reg    grp_fu_9325_ce;
reg    grp_fu_9332_ce;
reg    grp_fu_9339_ce;
reg    grp_fu_9346_ce;
reg    grp_fu_9353_ce;
reg    grp_fu_9360_ce;
reg    grp_fu_9367_ce;
reg    grp_fu_9374_ce;
reg    grp_fu_9381_ce;
reg    grp_fu_9388_ce;
reg    grp_fu_9397_ce;
reg    grp_fu_9406_ce;
reg    grp_fu_9415_ce;
reg    grp_fu_9424_ce;
reg    grp_fu_9433_ce;
reg    grp_fu_9442_ce;
reg    grp_fu_9451_ce;
reg    grp_fu_9460_ce;
reg    grp_fu_9469_ce;
reg    grp_fu_9478_ce;
reg    grp_fu_9487_ce;
reg    grp_fu_9496_ce;
reg    grp_fu_9505_ce;
reg    grp_fu_9514_ce;
reg    grp_fu_9523_ce;
reg    grp_fu_9532_ce;
reg    grp_fu_9541_ce;
reg    grp_fu_9550_ce;
reg    grp_fu_9559_ce;
reg    grp_fu_9568_ce;
reg    grp_fu_9577_ce;
reg    grp_fu_9586_ce;
reg    grp_fu_9595_ce;
reg    grp_fu_9604_ce;
reg    grp_fu_9613_ce;
reg    grp_fu_9622_ce;
reg    grp_fu_9631_ce;
reg    grp_fu_9640_ce;
reg    grp_fu_9649_ce;
reg    grp_fu_9658_ce;
reg    grp_fu_9667_ce;
reg    grp_fu_9676_ce;
reg    grp_fu_9685_ce;
reg    grp_fu_9694_ce;
reg    grp_fu_9703_ce;
reg    grp_fu_9712_ce;
reg    grp_fu_9721_ce;
reg    grp_fu_9730_ce;
reg    grp_fu_9739_ce;
reg    grp_fu_9748_ce;
reg    grp_fu_9757_ce;
reg    grp_fu_9766_ce;
reg    grp_fu_9775_ce;
reg    grp_fu_9784_ce;
reg    grp_fu_9793_ce;
reg    grp_fu_9802_ce;
reg    grp_fu_9811_ce;
reg    grp_fu_9820_ce;
reg    grp_fu_9829_ce;
reg    grp_fu_9838_ce;
reg    grp_fu_9847_ce;
reg    grp_fu_9856_ce;
reg    grp_fu_9865_ce;
reg    grp_fu_9874_ce;
reg    grp_fu_9883_ce;
reg    grp_fu_9892_ce;
reg    grp_fu_9901_ce;
reg    grp_fu_9910_ce;
reg    grp_fu_9919_ce;
reg    grp_fu_9928_ce;
reg    grp_fu_9937_ce;
reg    grp_fu_9946_ce;
reg    grp_fu_9955_ce;
reg    grp_fu_9964_ce;
reg    grp_fu_9973_ce;
reg    grp_fu_9982_ce;
reg    grp_fu_9991_ce;
reg    grp_fu_10000_ce;
reg    grp_fu_10009_ce;
reg    grp_fu_10018_ce;
reg    grp_fu_10027_ce;
reg    grp_fu_10036_ce;
reg    grp_fu_10045_ce;
reg    grp_fu_10054_ce;
reg    grp_fu_10063_ce;
reg    grp_fu_10072_ce;
reg    grp_fu_10081_ce;
reg    grp_fu_10090_ce;
reg    grp_fu_10099_ce;
reg    grp_fu_10108_ce;
reg    grp_fu_10117_ce;
reg    grp_fu_10126_ce;
reg    grp_fu_10135_ce;
reg    grp_fu_10144_ce;
reg    grp_fu_10153_ce;
reg    grp_fu_10162_ce;
reg    grp_fu_10171_ce;
reg    grp_fu_10180_ce;
reg    grp_fu_10189_ce;
reg    grp_fu_10198_ce;
reg    grp_fu_10207_ce;
reg    grp_fu_10216_ce;
reg    grp_fu_10225_ce;
reg    grp_fu_10234_ce;
reg    grp_fu_10243_ce;
reg    grp_fu_10252_ce;
reg    grp_fu_10261_ce;
reg    grp_fu_10270_ce;
reg    grp_fu_10279_ce;
reg    grp_fu_10288_ce;
reg    grp_fu_10297_ce;
reg    grp_fu_10306_ce;
reg    grp_fu_10315_ce;
reg    grp_fu_10324_ce;
reg    grp_fu_10333_ce;
reg    grp_fu_10342_ce;
reg    grp_fu_10351_ce;
reg    grp_fu_10360_ce;
reg    grp_fu_10369_ce;
reg    grp_fu_10378_ce;
reg    grp_fu_10387_ce;
reg    grp_fu_10396_ce;
reg    grp_fu_10405_ce;
reg    grp_fu_10414_ce;
reg    grp_fu_10423_ce;
reg    grp_fu_10432_ce;
reg    grp_fu_10441_ce;
reg    grp_fu_10450_ce;
reg    grp_fu_10459_ce;
reg    grp_fu_10468_ce;
reg    grp_fu_10477_ce;
reg    grp_fu_10486_ce;
reg    grp_fu_10495_ce;
reg    grp_fu_10504_ce;
reg    grp_fu_10513_ce;
reg    grp_fu_10522_ce;
reg    grp_fu_10531_ce;
reg    grp_fu_10540_ce;
reg    grp_fu_10549_ce;
reg    grp_fu_10558_ce;
reg    grp_fu_10567_ce;
reg    grp_fu_10576_ce;
reg    grp_fu_10585_ce;
reg    grp_fu_10594_ce;
reg    grp_fu_10603_ce;
reg    grp_fu_10612_ce;
reg    grp_fu_10621_ce;
reg    grp_fu_10630_ce;
reg    grp_fu_10639_ce;
reg    grp_fu_10648_ce;
reg    grp_fu_10657_ce;
reg    grp_fu_10666_ce;
reg    grp_fu_10675_ce;
reg    grp_fu_10684_ce;
reg    grp_fu_10693_ce;
reg    grp_fu_10702_ce;
reg    grp_fu_10711_ce;
reg    grp_fu_10720_ce;
reg    grp_fu_10729_ce;
reg    grp_fu_10738_ce;
reg    grp_fu_10747_ce;
reg    grp_fu_10756_ce;
reg    grp_fu_10765_ce;
reg    grp_fu_10774_ce;
reg    grp_fu_10783_ce;
reg    grp_fu_10792_ce;
reg    grp_fu_10801_ce;
reg    grp_fu_10810_ce;
reg    grp_fu_10819_ce;
reg    grp_fu_10828_ce;
reg    grp_fu_10837_ce;
reg    grp_fu_10846_ce;
reg    grp_fu_10855_ce;
reg    grp_fu_10864_ce;
reg    grp_fu_10873_ce;
reg    grp_fu_10882_ce;
reg    grp_fu_10891_ce;
reg    grp_fu_10900_ce;
reg    grp_fu_10909_ce;
reg    grp_fu_10918_ce;
reg    grp_fu_10927_ce;
reg    grp_fu_10936_ce;
reg    grp_fu_10945_ce;
reg    grp_fu_10954_ce;
reg    grp_fu_10963_ce;
reg    grp_fu_10972_ce;
reg    grp_fu_10981_ce;
reg    grp_fu_10990_ce;
reg    grp_fu_10999_ce;
reg    grp_fu_11008_ce;
reg    grp_fu_11017_ce;
reg    grp_fu_11026_ce;
reg    grp_fu_11035_ce;
reg    grp_fu_11044_ce;
reg    grp_fu_11053_ce;
reg    grp_fu_11062_ce;
reg    grp_fu_11071_ce;
reg    grp_fu_11080_ce;
reg    grp_fu_11089_ce;
reg    grp_fu_11098_ce;
reg    grp_fu_11107_ce;
reg    grp_fu_11116_ce;
reg    grp_fu_11125_ce;
reg    grp_fu_11134_ce;
reg    grp_fu_11143_ce;
reg    grp_fu_11152_ce;
reg    grp_fu_11161_ce;
reg    grp_fu_11170_ce;
reg    grp_fu_11179_ce;
reg    grp_fu_11188_ce;
reg    grp_fu_11197_ce;
reg    grp_fu_11206_ce;
reg    grp_fu_11215_ce;
reg    grp_fu_11224_ce;
reg    grp_fu_11232_ce;
reg    grp_fu_11240_ce;
reg    grp_fu_11248_ce;
reg    grp_fu_11256_ce;
reg    grp_fu_11264_ce;
reg    grp_fu_11272_ce;
reg    grp_fu_11280_ce;
reg    grp_fu_11288_ce;
reg    grp_fu_11297_ce;
reg    grp_fu_11306_ce;
reg    grp_fu_11315_ce;
reg    grp_fu_11324_ce;
reg    grp_fu_11333_ce;
reg    grp_fu_11342_ce;
reg    grp_fu_11351_ce;
reg    grp_fu_11360_ce;
reg    grp_fu_11368_ce;
reg    grp_fu_11376_ce;
reg    grp_fu_11384_ce;
reg    grp_fu_11392_ce;
reg    grp_fu_11400_ce;
reg    grp_fu_11408_ce;
reg    grp_fu_11416_ce;
reg    grp_fu_11424_ce;
reg    grp_fu_11433_ce;
reg    grp_fu_11442_ce;
reg    grp_fu_11450_ce;
reg    grp_fu_11458_ce;
reg    grp_fu_11466_ce;
reg    grp_fu_11474_ce;
reg    grp_fu_11482_ce;
reg    grp_fu_11490_ce;
reg    grp_fu_11497_ce;
reg    grp_fu_11504_ce;
reg    grp_fu_11511_ce;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [2:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to8;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1932;
reg    ap_condition_1947;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

ViT_act_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9276_p0),
    .din1(grp_fu_9276_p1),
    .ce(grp_fu_9276_ce),
    .dout(grp_fu_9276_p2)
);

ViT_act_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9283_p0),
    .din1(grp_fu_9283_p1),
    .ce(grp_fu_9283_ce),
    .dout(grp_fu_9283_p2)
);

ViT_act_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9290_p0),
    .din1(grp_fu_9290_p1),
    .ce(grp_fu_9290_ce),
    .dout(grp_fu_9290_p2)
);

ViT_act_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9297_p0),
    .din1(grp_fu_9297_p1),
    .ce(grp_fu_9297_ce),
    .dout(grp_fu_9297_p2)
);

ViT_act_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9304_p0),
    .din1(grp_fu_9304_p1),
    .ce(grp_fu_9304_ce),
    .dout(grp_fu_9304_p2)
);

ViT_act_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9311_p0),
    .din1(grp_fu_9311_p1),
    .ce(grp_fu_9311_ce),
    .dout(grp_fu_9311_p2)
);

ViT_act_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9318_p0),
    .din1(grp_fu_9318_p1),
    .ce(grp_fu_9318_ce),
    .dout(grp_fu_9318_p2)
);

ViT_act_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9325_p0),
    .din1(grp_fu_9325_p1),
    .ce(grp_fu_9325_ce),
    .dout(grp_fu_9325_p2)
);

ViT_act_mul_mul_8ns_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_8ns_16s_24_4_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9332_p0),
    .din1(grp_fu_9332_p1),
    .ce(grp_fu_9332_ce),
    .dout(grp_fu_9332_p2)
);

ViT_act_mul_mul_8ns_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_8ns_16s_24_4_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9339_p0),
    .din1(grp_fu_9339_p1),
    .ce(grp_fu_9339_ce),
    .dout(grp_fu_9339_p2)
);

ViT_act_mul_mul_8ns_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_8ns_16s_24_4_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9346_p0),
    .din1(grp_fu_9346_p1),
    .ce(grp_fu_9346_ce),
    .dout(grp_fu_9346_p2)
);

ViT_act_mul_mul_8ns_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_8ns_16s_24_4_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9353_p0),
    .din1(grp_fu_9353_p1),
    .ce(grp_fu_9353_ce),
    .dout(grp_fu_9353_p2)
);

ViT_act_mul_mul_8ns_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_8ns_16s_24_4_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9360_p0),
    .din1(grp_fu_9360_p1),
    .ce(grp_fu_9360_ce),
    .dout(grp_fu_9360_p2)
);

ViT_act_mul_mul_8ns_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_8ns_16s_24_4_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9367_p0),
    .din1(grp_fu_9367_p1),
    .ce(grp_fu_9367_ce),
    .dout(grp_fu_9367_p2)
);

ViT_act_mul_mul_8ns_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_8ns_16s_24_4_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9374_p0),
    .din1(grp_fu_9374_p1),
    .ce(grp_fu_9374_ce),
    .dout(grp_fu_9374_p2)
);

ViT_act_mul_mul_8ns_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_8ns_16s_24_4_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9381_p0),
    .din1(grp_fu_9381_p1),
    .ce(grp_fu_9381_ce),
    .dout(grp_fu_9381_p2)
);

ViT_act_mac_muladd_16s_8ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16s_8ns_24s_25_4_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9388_p0),
    .din1(grp_fu_9388_p1),
    .din2(lhs_fu_3285_p3),
    .ce(grp_fu_9388_ce),
    .dout(grp_fu_9388_p3)
);

ViT_act_mac_muladd_16s_8ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16s_8ns_24s_25_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9397_p0),
    .din1(grp_fu_9397_p1),
    .din2(lhs_16_fu_3312_p3),
    .ce(grp_fu_9397_ce),
    .dout(grp_fu_9397_p3)
);

ViT_act_mac_muladd_16s_8ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16s_8ns_24s_25_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9406_p0),
    .din1(grp_fu_9406_p1),
    .din2(lhs_32_fu_3336_p3),
    .ce(grp_fu_9406_ce),
    .dout(grp_fu_9406_p3)
);

ViT_act_mac_muladd_16s_8ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16s_8ns_24s_25_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9415_p0),
    .din1(grp_fu_9415_p1),
    .din2(lhs_48_fu_3360_p3),
    .ce(grp_fu_9415_ce),
    .dout(grp_fu_9415_p3)
);

ViT_act_mac_muladd_16s_8ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16s_8ns_24s_25_4_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9424_p0),
    .din1(grp_fu_9424_p1),
    .din2(lhs_64_fu_3384_p3),
    .ce(grp_fu_9424_ce),
    .dout(grp_fu_9424_p3)
);

ViT_act_mac_muladd_16s_8ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16s_8ns_24s_25_4_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9433_p0),
    .din1(grp_fu_9433_p1),
    .din2(lhs_80_fu_3408_p3),
    .ce(grp_fu_9433_ce),
    .dout(grp_fu_9433_p3)
);

ViT_act_mac_muladd_16s_8ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16s_8ns_24s_25_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9442_p0),
    .din1(grp_fu_9442_p1),
    .din2(lhs_96_fu_3432_p3),
    .ce(grp_fu_9442_ce),
    .dout(grp_fu_9442_p3)
);

ViT_act_mac_muladd_16s_8ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16s_8ns_24s_25_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9451_p0),
    .din1(grp_fu_9451_p1),
    .din2(lhs_112_fu_3456_p3),
    .ce(grp_fu_9451_ce),
    .dout(grp_fu_9451_p3)
);

ViT_act_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9460_p0),
    .din1(grp_fu_9460_p1),
    .din2(lhs_136_fu_3480_p3),
    .ce(grp_fu_9460_ce),
    .dout(grp_fu_9460_p3)
);

ViT_act_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9469_p0),
    .din1(grp_fu_9469_p1),
    .din2(lhs_152_fu_3504_p3),
    .ce(grp_fu_9469_ce),
    .dout(grp_fu_9469_p3)
);

ViT_act_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9478_p0),
    .din1(grp_fu_9478_p1),
    .din2(lhs_168_fu_3525_p3),
    .ce(grp_fu_9478_ce),
    .dout(grp_fu_9478_p3)
);

ViT_act_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9487_p0),
    .din1(grp_fu_9487_p1),
    .din2(lhs_184_fu_3546_p3),
    .ce(grp_fu_9487_ce),
    .dout(grp_fu_9487_p3)
);

ViT_act_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9496_p0),
    .din1(grp_fu_9496_p1),
    .din2(lhs_200_fu_3567_p3),
    .ce(grp_fu_9496_ce),
    .dout(grp_fu_9496_p3)
);

ViT_act_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9505_p0),
    .din1(grp_fu_9505_p1),
    .din2(lhs_216_fu_3588_p3),
    .ce(grp_fu_9505_ce),
    .dout(grp_fu_9505_p3)
);

ViT_act_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9514_p0),
    .din1(grp_fu_9514_p1),
    .din2(lhs_232_fu_3609_p3),
    .ce(grp_fu_9514_ce),
    .dout(grp_fu_9514_p3)
);

ViT_act_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9523_p0),
    .din1(grp_fu_9523_p1),
    .din2(lhs_248_fu_3630_p3),
    .ce(grp_fu_9523_ce),
    .dout(grp_fu_9523_p3)
);

ViT_act_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9532_p0),
    .din1(grp_fu_9532_p1),
    .din2(lhs_2_fu_3651_p3),
    .ce(grp_fu_9532_ce),
    .dout(grp_fu_9532_p3)
);

ViT_act_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9541_p0),
    .din1(grp_fu_9541_p1),
    .din2(lhs_18_fu_3678_p3),
    .ce(grp_fu_9541_ce),
    .dout(grp_fu_9541_p3)
);

ViT_act_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9550_p0),
    .din1(grp_fu_9550_p1),
    .din2(lhs_34_fu_3702_p3),
    .ce(grp_fu_9550_ce),
    .dout(grp_fu_9550_p3)
);

ViT_act_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9559_p0),
    .din1(grp_fu_9559_p1),
    .din2(lhs_50_fu_3726_p3),
    .ce(grp_fu_9559_ce),
    .dout(grp_fu_9559_p3)
);

ViT_act_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9568_p0),
    .din1(grp_fu_9568_p1),
    .din2(lhs_66_fu_3750_p3),
    .ce(grp_fu_9568_ce),
    .dout(grp_fu_9568_p3)
);

ViT_act_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9577_p0),
    .din1(grp_fu_9577_p1),
    .din2(lhs_82_fu_3774_p3),
    .ce(grp_fu_9577_ce),
    .dout(grp_fu_9577_p3)
);

ViT_act_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9586_p0),
    .din1(grp_fu_9586_p1),
    .din2(lhs_98_fu_3798_p3),
    .ce(grp_fu_9586_ce),
    .dout(grp_fu_9586_p3)
);

ViT_act_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9595_p0),
    .din1(grp_fu_9595_p1),
    .din2(lhs_114_fu_3822_p3),
    .ce(grp_fu_9595_ce),
    .dout(grp_fu_9595_p3)
);

ViT_act_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9604_p0),
    .din1(grp_fu_9604_p1),
    .din2(lhs_138_fu_3846_p3),
    .ce(grp_fu_9604_ce),
    .dout(grp_fu_9604_p3)
);

ViT_act_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9613_p0),
    .din1(grp_fu_9613_p1),
    .din2(lhs_154_fu_3870_p3),
    .ce(grp_fu_9613_ce),
    .dout(grp_fu_9613_p3)
);

ViT_act_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9622_p0),
    .din1(grp_fu_9622_p1),
    .din2(lhs_170_fu_3891_p3),
    .ce(grp_fu_9622_ce),
    .dout(grp_fu_9622_p3)
);

ViT_act_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9631_p0),
    .din1(grp_fu_9631_p1),
    .din2(lhs_186_fu_3912_p3),
    .ce(grp_fu_9631_ce),
    .dout(grp_fu_9631_p3)
);

ViT_act_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9640_p0),
    .din1(grp_fu_9640_p1),
    .din2(lhs_202_fu_3933_p3),
    .ce(grp_fu_9640_ce),
    .dout(grp_fu_9640_p3)
);

ViT_act_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9649_p0),
    .din1(grp_fu_9649_p1),
    .din2(lhs_218_fu_3954_p3),
    .ce(grp_fu_9649_ce),
    .dout(grp_fu_9649_p3)
);

ViT_act_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9658_p0),
    .din1(grp_fu_9658_p1),
    .din2(lhs_234_fu_3975_p3),
    .ce(grp_fu_9658_ce),
    .dout(grp_fu_9658_p3)
);

ViT_act_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9667_p0),
    .din1(grp_fu_9667_p1),
    .din2(lhs_250_fu_3996_p3),
    .ce(grp_fu_9667_ce),
    .dout(grp_fu_9667_p3)
);

ViT_act_mac_muladd_8ns_16s_26s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_26s_34_4_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9676_p0),
    .din1(grp_fu_9676_p1),
    .din2(tmp_66_fu_4017_p3),
    .ce(grp_fu_9676_ce),
    .dout(grp_fu_9676_p3)
);

ViT_act_mac_muladd_8ns_16s_26s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_26s_34_4_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9685_p0),
    .din1(grp_fu_9685_p1),
    .din2(tmp_109_fu_4044_p3),
    .ce(grp_fu_9685_ce),
    .dout(grp_fu_9685_p3)
);

ViT_act_mac_muladd_8ns_16s_26s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_26s_34_4_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9694_p0),
    .din1(grp_fu_9694_p1),
    .din2(tmp_140_fu_4068_p3),
    .ce(grp_fu_9694_ce),
    .dout(grp_fu_9694_p3)
);

ViT_act_mac_muladd_8ns_16s_26s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_26s_34_4_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9703_p0),
    .din1(grp_fu_9703_p1),
    .din2(tmp_172_fu_4092_p3),
    .ce(grp_fu_9703_ce),
    .dout(grp_fu_9703_p3)
);

ViT_act_mac_muladd_8ns_16s_26s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_26s_34_4_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9712_p0),
    .din1(grp_fu_9712_p1),
    .din2(tmp_203_fu_4116_p3),
    .ce(grp_fu_9712_ce),
    .dout(grp_fu_9712_p3)
);

ViT_act_mac_muladd_8ns_16s_26s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_26s_34_4_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9721_p0),
    .din1(grp_fu_9721_p1),
    .din2(tmp_234_fu_4140_p3),
    .ce(grp_fu_9721_ce),
    .dout(grp_fu_9721_p3)
);

ViT_act_mac_muladd_8ns_16s_26s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_26s_34_4_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9730_p0),
    .din1(grp_fu_9730_p1),
    .din2(tmp_265_fu_4164_p3),
    .ce(grp_fu_9730_ce),
    .dout(grp_fu_9730_p3)
);

ViT_act_mac_muladd_8ns_16s_26s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_26s_34_4_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9739_p0),
    .din1(grp_fu_9739_p1),
    .din2(tmp_296_fu_4188_p3),
    .ce(grp_fu_9739_ce),
    .dout(grp_fu_9739_p3)
);

ViT_act_mac_muladd_8ns_16s_26s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_26s_34_4_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9748_p0),
    .din1(grp_fu_9748_p1),
    .din2(tmp_332_fu_4212_p3),
    .ce(grp_fu_9748_ce),
    .dout(grp_fu_9748_p3)
);

ViT_act_mac_muladd_8ns_16s_26s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_26s_34_4_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9757_p0),
    .din1(grp_fu_9757_p1),
    .din2(tmp_359_fu_4236_p3),
    .ce(grp_fu_9757_ce),
    .dout(grp_fu_9757_p3)
);

ViT_act_mac_muladd_8ns_16s_26s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_26s_34_4_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9766_p0),
    .din1(grp_fu_9766_p1),
    .din2(tmp_374_fu_4257_p3),
    .ce(grp_fu_9766_ce),
    .dout(grp_fu_9766_p3)
);

ViT_act_mac_muladd_8ns_16s_26s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_26s_34_4_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9775_p0),
    .din1(grp_fu_9775_p1),
    .din2(tmp_389_fu_4278_p3),
    .ce(grp_fu_9775_ce),
    .dout(grp_fu_9775_p3)
);

ViT_act_mac_muladd_8ns_16s_26s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_26s_34_4_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9784_p0),
    .din1(grp_fu_9784_p1),
    .din2(tmp_404_fu_4299_p3),
    .ce(grp_fu_9784_ce),
    .dout(grp_fu_9784_p3)
);

ViT_act_mac_muladd_8ns_16s_26s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_26s_34_4_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9793_p0),
    .din1(grp_fu_9793_p1),
    .din2(tmp_419_fu_4320_p3),
    .ce(grp_fu_9793_ce),
    .dout(grp_fu_9793_p3)
);

ViT_act_mac_muladd_8ns_16s_26s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_26s_34_4_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9802_p0),
    .din1(grp_fu_9802_p1),
    .din2(tmp_434_fu_4341_p3),
    .ce(grp_fu_9802_ce),
    .dout(grp_fu_9802_p3)
);

ViT_act_mac_muladd_8ns_16s_26s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_26s_34_4_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9811_p0),
    .din1(grp_fu_9811_p1),
    .din2(tmp_449_fu_4362_p3),
    .ce(grp_fu_9811_ce),
    .dout(grp_fu_9811_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9820_p0),
    .din1(grp_fu_9820_p1),
    .din2(grp_fu_9820_p2),
    .ce(grp_fu_9820_ce),
    .dout(grp_fu_9820_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9829_p0),
    .din1(grp_fu_9829_p1),
    .din2(grp_fu_9829_p2),
    .ce(grp_fu_9829_ce),
    .dout(grp_fu_9829_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9838_p0),
    .din1(grp_fu_9838_p1),
    .din2(grp_fu_9838_p2),
    .ce(grp_fu_9838_ce),
    .dout(grp_fu_9838_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9847_p0),
    .din1(grp_fu_9847_p1),
    .din2(grp_fu_9847_p2),
    .ce(grp_fu_9847_ce),
    .dout(grp_fu_9847_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9856_p0),
    .din1(grp_fu_9856_p1),
    .din2(grp_fu_9856_p2),
    .ce(grp_fu_9856_ce),
    .dout(grp_fu_9856_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9865_p0),
    .din1(grp_fu_9865_p1),
    .din2(grp_fu_9865_p2),
    .ce(grp_fu_9865_ce),
    .dout(grp_fu_9865_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9874_p0),
    .din1(grp_fu_9874_p1),
    .din2(grp_fu_9874_p2),
    .ce(grp_fu_9874_ce),
    .dout(grp_fu_9874_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9883_p0),
    .din1(grp_fu_9883_p1),
    .din2(grp_fu_9883_p2),
    .ce(grp_fu_9883_ce),
    .dout(grp_fu_9883_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9892_p0),
    .din1(grp_fu_9892_p1),
    .din2(grp_fu_9892_p2),
    .ce(grp_fu_9892_ce),
    .dout(grp_fu_9892_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9901_p0),
    .din1(grp_fu_9901_p1),
    .din2(grp_fu_9901_p2),
    .ce(grp_fu_9901_ce),
    .dout(grp_fu_9901_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9910_p0),
    .din1(grp_fu_9910_p1),
    .din2(grp_fu_9910_p2),
    .ce(grp_fu_9910_ce),
    .dout(grp_fu_9910_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9919_p0),
    .din1(grp_fu_9919_p1),
    .din2(grp_fu_9919_p2),
    .ce(grp_fu_9919_ce),
    .dout(grp_fu_9919_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9928_p0),
    .din1(grp_fu_9928_p1),
    .din2(grp_fu_9928_p2),
    .ce(grp_fu_9928_ce),
    .dout(grp_fu_9928_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9937_p0),
    .din1(grp_fu_9937_p1),
    .din2(grp_fu_9937_p2),
    .ce(grp_fu_9937_ce),
    .dout(grp_fu_9937_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9946_p0),
    .din1(grp_fu_9946_p1),
    .din2(grp_fu_9946_p2),
    .ce(grp_fu_9946_ce),
    .dout(grp_fu_9946_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9955_p0),
    .din1(grp_fu_9955_p1),
    .din2(grp_fu_9955_p2),
    .ce(grp_fu_9955_ce),
    .dout(grp_fu_9955_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9964_p0),
    .din1(grp_fu_9964_p1),
    .din2(grp_fu_9964_p2),
    .ce(grp_fu_9964_ce),
    .dout(grp_fu_9964_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9973_p0),
    .din1(grp_fu_9973_p1),
    .din2(grp_fu_9973_p2),
    .ce(grp_fu_9973_ce),
    .dout(grp_fu_9973_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9982_p0),
    .din1(grp_fu_9982_p1),
    .din2(grp_fu_9982_p2),
    .ce(grp_fu_9982_ce),
    .dout(grp_fu_9982_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9991_p0),
    .din1(grp_fu_9991_p1),
    .din2(grp_fu_9991_p2),
    .ce(grp_fu_9991_ce),
    .dout(grp_fu_9991_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10000_p0),
    .din1(grp_fu_10000_p1),
    .din2(grp_fu_10000_p2),
    .ce(grp_fu_10000_ce),
    .dout(grp_fu_10000_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10009_p0),
    .din1(grp_fu_10009_p1),
    .din2(grp_fu_10009_p2),
    .ce(grp_fu_10009_ce),
    .dout(grp_fu_10009_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10018_p0),
    .din1(grp_fu_10018_p1),
    .din2(grp_fu_10018_p2),
    .ce(grp_fu_10018_ce),
    .dout(grp_fu_10018_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10027_p0),
    .din1(grp_fu_10027_p1),
    .din2(grp_fu_10027_p2),
    .ce(grp_fu_10027_ce),
    .dout(grp_fu_10027_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10036_p0),
    .din1(grp_fu_10036_p1),
    .din2(grp_fu_10036_p2),
    .ce(grp_fu_10036_ce),
    .dout(grp_fu_10036_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10045_p0),
    .din1(grp_fu_10045_p1),
    .din2(grp_fu_10045_p2),
    .ce(grp_fu_10045_ce),
    .dout(grp_fu_10045_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10054_p0),
    .din1(grp_fu_10054_p1),
    .din2(grp_fu_10054_p2),
    .ce(grp_fu_10054_ce),
    .dout(grp_fu_10054_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10063_p0),
    .din1(grp_fu_10063_p1),
    .din2(grp_fu_10063_p2),
    .ce(grp_fu_10063_ce),
    .dout(grp_fu_10063_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10072_p0),
    .din1(grp_fu_10072_p1),
    .din2(grp_fu_10072_p2),
    .ce(grp_fu_10072_ce),
    .dout(grp_fu_10072_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10081_p0),
    .din1(grp_fu_10081_p1),
    .din2(grp_fu_10081_p2),
    .ce(grp_fu_10081_ce),
    .dout(grp_fu_10081_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10090_p0),
    .din1(grp_fu_10090_p1),
    .din2(grp_fu_10090_p2),
    .ce(grp_fu_10090_ce),
    .dout(grp_fu_10090_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10099_p0),
    .din1(grp_fu_10099_p1),
    .din2(grp_fu_10099_p2),
    .ce(grp_fu_10099_ce),
    .dout(grp_fu_10099_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10108_p0),
    .din1(grp_fu_10108_p1),
    .din2(grp_fu_10108_p2),
    .ce(grp_fu_10108_ce),
    .dout(grp_fu_10108_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U133(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10117_p0),
    .din1(grp_fu_10117_p1),
    .din2(grp_fu_10117_p2),
    .ce(grp_fu_10117_ce),
    .dout(grp_fu_10117_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U134(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10126_p0),
    .din1(grp_fu_10126_p1),
    .din2(grp_fu_10126_p2),
    .ce(grp_fu_10126_ce),
    .dout(grp_fu_10126_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U135(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10135_p0),
    .din1(grp_fu_10135_p1),
    .din2(grp_fu_10135_p2),
    .ce(grp_fu_10135_ce),
    .dout(grp_fu_10135_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U136(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10144_p0),
    .din1(grp_fu_10144_p1),
    .din2(grp_fu_10144_p2),
    .ce(grp_fu_10144_ce),
    .dout(grp_fu_10144_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U137(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10153_p0),
    .din1(grp_fu_10153_p1),
    .din2(grp_fu_10153_p2),
    .ce(grp_fu_10153_ce),
    .dout(grp_fu_10153_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U138(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10162_p0),
    .din1(grp_fu_10162_p1),
    .din2(grp_fu_10162_p2),
    .ce(grp_fu_10162_ce),
    .dout(grp_fu_10162_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U139(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10171_p0),
    .din1(grp_fu_10171_p1),
    .din2(grp_fu_10171_p2),
    .ce(grp_fu_10171_ce),
    .dout(grp_fu_10171_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U140(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10180_p0),
    .din1(grp_fu_10180_p1),
    .din2(grp_fu_10180_p2),
    .ce(grp_fu_10180_ce),
    .dout(grp_fu_10180_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U141(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10189_p0),
    .din1(grp_fu_10189_p1),
    .din2(grp_fu_10189_p2),
    .ce(grp_fu_10189_ce),
    .dout(grp_fu_10189_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U142(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10198_p0),
    .din1(grp_fu_10198_p1),
    .din2(grp_fu_10198_p2),
    .ce(grp_fu_10198_ce),
    .dout(grp_fu_10198_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U143(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10207_p0),
    .din1(grp_fu_10207_p1),
    .din2(grp_fu_10207_p2),
    .ce(grp_fu_10207_ce),
    .dout(grp_fu_10207_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U144(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10216_p0),
    .din1(grp_fu_10216_p1),
    .din2(grp_fu_10216_p2),
    .ce(grp_fu_10216_ce),
    .dout(grp_fu_10216_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U145(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10225_p0),
    .din1(grp_fu_10225_p1),
    .din2(grp_fu_10225_p2),
    .ce(grp_fu_10225_ce),
    .dout(grp_fu_10225_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U146(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10234_p0),
    .din1(grp_fu_10234_p1),
    .din2(grp_fu_10234_p2),
    .ce(grp_fu_10234_ce),
    .dout(grp_fu_10234_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U147(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10243_p0),
    .din1(grp_fu_10243_p1),
    .din2(grp_fu_10243_p2),
    .ce(grp_fu_10243_ce),
    .dout(grp_fu_10243_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U148(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10252_p0),
    .din1(grp_fu_10252_p1),
    .din2(grp_fu_10252_p2),
    .ce(grp_fu_10252_ce),
    .dout(grp_fu_10252_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U149(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10261_p0),
    .din1(grp_fu_10261_p1),
    .din2(grp_fu_10261_p2),
    .ce(grp_fu_10261_ce),
    .dout(grp_fu_10261_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U150(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10270_p0),
    .din1(grp_fu_10270_p1),
    .din2(grp_fu_10270_p2),
    .ce(grp_fu_10270_ce),
    .dout(grp_fu_10270_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U151(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10279_p0),
    .din1(grp_fu_10279_p1),
    .din2(grp_fu_10279_p2),
    .ce(grp_fu_10279_ce),
    .dout(grp_fu_10279_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U152(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10288_p0),
    .din1(grp_fu_10288_p1),
    .din2(grp_fu_10288_p2),
    .ce(grp_fu_10288_ce),
    .dout(grp_fu_10288_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U153(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10297_p0),
    .din1(grp_fu_10297_p1),
    .din2(grp_fu_10297_p2),
    .ce(grp_fu_10297_ce),
    .dout(grp_fu_10297_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U154(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10306_p0),
    .din1(grp_fu_10306_p1),
    .din2(grp_fu_10306_p2),
    .ce(grp_fu_10306_ce),
    .dout(grp_fu_10306_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U155(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10315_p0),
    .din1(grp_fu_10315_p1),
    .din2(grp_fu_10315_p2),
    .ce(grp_fu_10315_ce),
    .dout(grp_fu_10315_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U156(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10324_p0),
    .din1(grp_fu_10324_p1),
    .din2(grp_fu_10324_p2),
    .ce(grp_fu_10324_ce),
    .dout(grp_fu_10324_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U157(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10333_p0),
    .din1(grp_fu_10333_p1),
    .din2(grp_fu_10333_p2),
    .ce(grp_fu_10333_ce),
    .dout(grp_fu_10333_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U158(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10342_p0),
    .din1(grp_fu_10342_p1),
    .din2(grp_fu_10342_p2),
    .ce(grp_fu_10342_ce),
    .dout(grp_fu_10342_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U159(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10351_p0),
    .din1(grp_fu_10351_p1),
    .din2(grp_fu_10351_p2),
    .ce(grp_fu_10351_ce),
    .dout(grp_fu_10351_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U160(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10360_p0),
    .din1(grp_fu_10360_p1),
    .din2(grp_fu_10360_p2),
    .ce(grp_fu_10360_ce),
    .dout(grp_fu_10360_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U161(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10369_p0),
    .din1(grp_fu_10369_p1),
    .din2(grp_fu_10369_p2),
    .ce(grp_fu_10369_ce),
    .dout(grp_fu_10369_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U162(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10378_p0),
    .din1(grp_fu_10378_p1),
    .din2(grp_fu_10378_p2),
    .ce(grp_fu_10378_ce),
    .dout(grp_fu_10378_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U163(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10387_p0),
    .din1(grp_fu_10387_p1),
    .din2(grp_fu_10387_p2),
    .ce(grp_fu_10387_ce),
    .dout(grp_fu_10387_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U164(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10396_p0),
    .din1(grp_fu_10396_p1),
    .din2(grp_fu_10396_p2),
    .ce(grp_fu_10396_ce),
    .dout(grp_fu_10396_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U165(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10405_p0),
    .din1(grp_fu_10405_p1),
    .din2(grp_fu_10405_p2),
    .ce(grp_fu_10405_ce),
    .dout(grp_fu_10405_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U166(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10414_p0),
    .din1(grp_fu_10414_p1),
    .din2(grp_fu_10414_p2),
    .ce(grp_fu_10414_ce),
    .dout(grp_fu_10414_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U167(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10423_p0),
    .din1(grp_fu_10423_p1),
    .din2(grp_fu_10423_p2),
    .ce(grp_fu_10423_ce),
    .dout(grp_fu_10423_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U168(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10432_p0),
    .din1(grp_fu_10432_p1),
    .din2(grp_fu_10432_p2),
    .ce(grp_fu_10432_ce),
    .dout(grp_fu_10432_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U169(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10441_p0),
    .din1(grp_fu_10441_p1),
    .din2(grp_fu_10441_p2),
    .ce(grp_fu_10441_ce),
    .dout(grp_fu_10441_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U170(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10450_p0),
    .din1(grp_fu_10450_p1),
    .din2(grp_fu_10450_p2),
    .ce(grp_fu_10450_ce),
    .dout(grp_fu_10450_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U171(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10459_p0),
    .din1(grp_fu_10459_p1),
    .din2(grp_fu_10459_p2),
    .ce(grp_fu_10459_ce),
    .dout(grp_fu_10459_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U172(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10468_p0),
    .din1(grp_fu_10468_p1),
    .din2(grp_fu_10468_p2),
    .ce(grp_fu_10468_ce),
    .dout(grp_fu_10468_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U173(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10477_p0),
    .din1(grp_fu_10477_p1),
    .din2(grp_fu_10477_p2),
    .ce(grp_fu_10477_ce),
    .dout(grp_fu_10477_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U174(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10486_p0),
    .din1(grp_fu_10486_p1),
    .din2(grp_fu_10486_p2),
    .ce(grp_fu_10486_ce),
    .dout(grp_fu_10486_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U175(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10495_p0),
    .din1(grp_fu_10495_p1),
    .din2(grp_fu_10495_p2),
    .ce(grp_fu_10495_ce),
    .dout(grp_fu_10495_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U176(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10504_p0),
    .din1(grp_fu_10504_p1),
    .din2(grp_fu_10504_p2),
    .ce(grp_fu_10504_ce),
    .dout(grp_fu_10504_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U177(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10513_p0),
    .din1(grp_fu_10513_p1),
    .din2(grp_fu_10513_p2),
    .ce(grp_fu_10513_ce),
    .dout(grp_fu_10513_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U178(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10522_p0),
    .din1(grp_fu_10522_p1),
    .din2(grp_fu_10522_p2),
    .ce(grp_fu_10522_ce),
    .dout(grp_fu_10522_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U179(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10531_p0),
    .din1(grp_fu_10531_p1),
    .din2(grp_fu_10531_p2),
    .ce(grp_fu_10531_ce),
    .dout(grp_fu_10531_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U180(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10540_p0),
    .din1(grp_fu_10540_p1),
    .din2(grp_fu_10540_p2),
    .ce(grp_fu_10540_ce),
    .dout(grp_fu_10540_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U181(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10549_p0),
    .din1(grp_fu_10549_p1),
    .din2(grp_fu_10549_p2),
    .ce(grp_fu_10549_ce),
    .dout(grp_fu_10549_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U182(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10558_p0),
    .din1(grp_fu_10558_p1),
    .din2(grp_fu_10558_p2),
    .ce(grp_fu_10558_ce),
    .dout(grp_fu_10558_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U183(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10567_p0),
    .din1(grp_fu_10567_p1),
    .din2(grp_fu_10567_p2),
    .ce(grp_fu_10567_ce),
    .dout(grp_fu_10567_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U184(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10576_p0),
    .din1(grp_fu_10576_p1),
    .din2(grp_fu_10576_p2),
    .ce(grp_fu_10576_ce),
    .dout(grp_fu_10576_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U185(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10585_p0),
    .din1(grp_fu_10585_p1),
    .din2(grp_fu_10585_p2),
    .ce(grp_fu_10585_ce),
    .dout(grp_fu_10585_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U186(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10594_p0),
    .din1(grp_fu_10594_p1),
    .din2(grp_fu_10594_p2),
    .ce(grp_fu_10594_ce),
    .dout(grp_fu_10594_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U187(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10603_p0),
    .din1(grp_fu_10603_p1),
    .din2(grp_fu_10603_p2),
    .ce(grp_fu_10603_ce),
    .dout(grp_fu_10603_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U188(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10612_p0),
    .din1(grp_fu_10612_p1),
    .din2(grp_fu_10612_p2),
    .ce(grp_fu_10612_ce),
    .dout(grp_fu_10612_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U189(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10621_p0),
    .din1(grp_fu_10621_p1),
    .din2(grp_fu_10621_p2),
    .ce(grp_fu_10621_ce),
    .dout(grp_fu_10621_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U190(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10630_p0),
    .din1(grp_fu_10630_p1),
    .din2(grp_fu_10630_p2),
    .ce(grp_fu_10630_ce),
    .dout(grp_fu_10630_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U191(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10639_p0),
    .din1(grp_fu_10639_p1),
    .din2(grp_fu_10639_p2),
    .ce(grp_fu_10639_ce),
    .dout(grp_fu_10639_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U192(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10648_p0),
    .din1(grp_fu_10648_p1),
    .din2(grp_fu_10648_p2),
    .ce(grp_fu_10648_ce),
    .dout(grp_fu_10648_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U193(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10657_p0),
    .din1(grp_fu_10657_p1),
    .din2(grp_fu_10657_p2),
    .ce(grp_fu_10657_ce),
    .dout(grp_fu_10657_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U194(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10666_p0),
    .din1(grp_fu_10666_p1),
    .din2(grp_fu_10666_p2),
    .ce(grp_fu_10666_ce),
    .dout(grp_fu_10666_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U195(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10675_p0),
    .din1(grp_fu_10675_p1),
    .din2(grp_fu_10675_p2),
    .ce(grp_fu_10675_ce),
    .dout(grp_fu_10675_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U196(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10684_p0),
    .din1(grp_fu_10684_p1),
    .din2(grp_fu_10684_p2),
    .ce(grp_fu_10684_ce),
    .dout(grp_fu_10684_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U197(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10693_p0),
    .din1(grp_fu_10693_p1),
    .din2(grp_fu_10693_p2),
    .ce(grp_fu_10693_ce),
    .dout(grp_fu_10693_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U198(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10702_p0),
    .din1(grp_fu_10702_p1),
    .din2(grp_fu_10702_p2),
    .ce(grp_fu_10702_ce),
    .dout(grp_fu_10702_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U199(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10711_p0),
    .din1(grp_fu_10711_p1),
    .din2(grp_fu_10711_p2),
    .ce(grp_fu_10711_ce),
    .dout(grp_fu_10711_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U200(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10720_p0),
    .din1(grp_fu_10720_p1),
    .din2(grp_fu_10720_p2),
    .ce(grp_fu_10720_ce),
    .dout(grp_fu_10720_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U201(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10729_p0),
    .din1(grp_fu_10729_p1),
    .din2(grp_fu_10729_p2),
    .ce(grp_fu_10729_ce),
    .dout(grp_fu_10729_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U202(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10738_p0),
    .din1(grp_fu_10738_p1),
    .din2(grp_fu_10738_p2),
    .ce(grp_fu_10738_ce),
    .dout(grp_fu_10738_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U203(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10747_p0),
    .din1(grp_fu_10747_p1),
    .din2(grp_fu_10747_p2),
    .ce(grp_fu_10747_ce),
    .dout(grp_fu_10747_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U204(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10756_p0),
    .din1(grp_fu_10756_p1),
    .din2(grp_fu_10756_p2),
    .ce(grp_fu_10756_ce),
    .dout(grp_fu_10756_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U205(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10765_p0),
    .din1(grp_fu_10765_p1),
    .din2(grp_fu_10765_p2),
    .ce(grp_fu_10765_ce),
    .dout(grp_fu_10765_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U206(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10774_p0),
    .din1(grp_fu_10774_p1),
    .din2(grp_fu_10774_p2),
    .ce(grp_fu_10774_ce),
    .dout(grp_fu_10774_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U207(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10783_p0),
    .din1(grp_fu_10783_p1),
    .din2(grp_fu_10783_p2),
    .ce(grp_fu_10783_ce),
    .dout(grp_fu_10783_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U208(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10792_p0),
    .din1(grp_fu_10792_p1),
    .din2(grp_fu_10792_p2),
    .ce(grp_fu_10792_ce),
    .dout(grp_fu_10792_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U209(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10801_p0),
    .din1(grp_fu_10801_p1),
    .din2(grp_fu_10801_p2),
    .ce(grp_fu_10801_ce),
    .dout(grp_fu_10801_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U210(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10810_p0),
    .din1(grp_fu_10810_p1),
    .din2(grp_fu_10810_p2),
    .ce(grp_fu_10810_ce),
    .dout(grp_fu_10810_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U211(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10819_p0),
    .din1(grp_fu_10819_p1),
    .din2(grp_fu_10819_p2),
    .ce(grp_fu_10819_ce),
    .dout(grp_fu_10819_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U212(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10828_p0),
    .din1(grp_fu_10828_p1),
    .din2(grp_fu_10828_p2),
    .ce(grp_fu_10828_ce),
    .dout(grp_fu_10828_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U213(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10837_p0),
    .din1(grp_fu_10837_p1),
    .din2(grp_fu_10837_p2),
    .ce(grp_fu_10837_ce),
    .dout(grp_fu_10837_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U214(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10846_p0),
    .din1(grp_fu_10846_p1),
    .din2(grp_fu_10846_p2),
    .ce(grp_fu_10846_ce),
    .dout(grp_fu_10846_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U215(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10855_p0),
    .din1(grp_fu_10855_p1),
    .din2(grp_fu_10855_p2),
    .ce(grp_fu_10855_ce),
    .dout(grp_fu_10855_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U216(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10864_p0),
    .din1(grp_fu_10864_p1),
    .din2(grp_fu_10864_p2),
    .ce(grp_fu_10864_ce),
    .dout(grp_fu_10864_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U217(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10873_p0),
    .din1(grp_fu_10873_p1),
    .din2(grp_fu_10873_p2),
    .ce(grp_fu_10873_ce),
    .dout(grp_fu_10873_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U218(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10882_p0),
    .din1(grp_fu_10882_p1),
    .din2(grp_fu_10882_p2),
    .ce(grp_fu_10882_ce),
    .dout(grp_fu_10882_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U219(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10891_p0),
    .din1(grp_fu_10891_p1),
    .din2(grp_fu_10891_p2),
    .ce(grp_fu_10891_ce),
    .dout(grp_fu_10891_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U220(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10900_p0),
    .din1(grp_fu_10900_p1),
    .din2(grp_fu_10900_p2),
    .ce(grp_fu_10900_ce),
    .dout(grp_fu_10900_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U221(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10909_p0),
    .din1(grp_fu_10909_p1),
    .din2(grp_fu_10909_p2),
    .ce(grp_fu_10909_ce),
    .dout(grp_fu_10909_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U222(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10918_p0),
    .din1(grp_fu_10918_p1),
    .din2(grp_fu_10918_p2),
    .ce(grp_fu_10918_ce),
    .dout(grp_fu_10918_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U223(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10927_p0),
    .din1(grp_fu_10927_p1),
    .din2(grp_fu_10927_p2),
    .ce(grp_fu_10927_ce),
    .dout(grp_fu_10927_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U224(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10936_p0),
    .din1(grp_fu_10936_p1),
    .din2(grp_fu_10936_p2),
    .ce(grp_fu_10936_ce),
    .dout(grp_fu_10936_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U225(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10945_p0),
    .din1(grp_fu_10945_p1),
    .din2(grp_fu_10945_p2),
    .ce(grp_fu_10945_ce),
    .dout(grp_fu_10945_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U226(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10954_p0),
    .din1(grp_fu_10954_p1),
    .din2(grp_fu_10954_p2),
    .ce(grp_fu_10954_ce),
    .dout(grp_fu_10954_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U227(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10963_p0),
    .din1(grp_fu_10963_p1),
    .din2(grp_fu_10963_p2),
    .ce(grp_fu_10963_ce),
    .dout(grp_fu_10963_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U228(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10972_p0),
    .din1(grp_fu_10972_p1),
    .din2(grp_fu_10972_p2),
    .ce(grp_fu_10972_ce),
    .dout(grp_fu_10972_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U229(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10981_p0),
    .din1(grp_fu_10981_p1),
    .din2(grp_fu_10981_p2),
    .ce(grp_fu_10981_ce),
    .dout(grp_fu_10981_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U230(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10990_p0),
    .din1(grp_fu_10990_p1),
    .din2(grp_fu_10990_p2),
    .ce(grp_fu_10990_ce),
    .dout(grp_fu_10990_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U231(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_10999_p0),
    .din1(grp_fu_10999_p1),
    .din2(grp_fu_10999_p2),
    .ce(grp_fu_10999_ce),
    .dout(grp_fu_10999_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U232(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11008_p0),
    .din1(grp_fu_11008_p1),
    .din2(grp_fu_11008_p2),
    .ce(grp_fu_11008_ce),
    .dout(grp_fu_11008_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U233(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11017_p0),
    .din1(grp_fu_11017_p1),
    .din2(grp_fu_11017_p2),
    .ce(grp_fu_11017_ce),
    .dout(grp_fu_11017_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U234(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11026_p0),
    .din1(grp_fu_11026_p1),
    .din2(grp_fu_11026_p2),
    .ce(grp_fu_11026_ce),
    .dout(grp_fu_11026_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U235(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11035_p0),
    .din1(grp_fu_11035_p1),
    .din2(grp_fu_11035_p2),
    .ce(grp_fu_11035_ce),
    .dout(grp_fu_11035_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U236(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11044_p0),
    .din1(grp_fu_11044_p1),
    .din2(grp_fu_11044_p2),
    .ce(grp_fu_11044_ce),
    .dout(grp_fu_11044_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U237(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11053_p0),
    .din1(grp_fu_11053_p1),
    .din2(grp_fu_11053_p2),
    .ce(grp_fu_11053_ce),
    .dout(grp_fu_11053_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U238(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11062_p0),
    .din1(grp_fu_11062_p1),
    .din2(grp_fu_11062_p2),
    .ce(grp_fu_11062_ce),
    .dout(grp_fu_11062_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U239(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11071_p0),
    .din1(grp_fu_11071_p1),
    .din2(grp_fu_11071_p2),
    .ce(grp_fu_11071_ce),
    .dout(grp_fu_11071_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U240(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11080_p0),
    .din1(grp_fu_11080_p1),
    .din2(grp_fu_11080_p2),
    .ce(grp_fu_11080_ce),
    .dout(grp_fu_11080_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U241(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11089_p0),
    .din1(grp_fu_11089_p1),
    .din2(grp_fu_11089_p2),
    .ce(grp_fu_11089_ce),
    .dout(grp_fu_11089_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U242(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11098_p0),
    .din1(grp_fu_11098_p1),
    .din2(grp_fu_11098_p2),
    .ce(grp_fu_11098_ce),
    .dout(grp_fu_11098_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U243(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11107_p0),
    .din1(grp_fu_11107_p1),
    .din2(grp_fu_11107_p2),
    .ce(grp_fu_11107_ce),
    .dout(grp_fu_11107_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U244(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11116_p0),
    .din1(tmp_96_reg_11690_pp0_iter4_reg),
    .din2(grp_fu_11116_p2),
    .ce(grp_fu_11116_ce),
    .dout(grp_fu_11116_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U245(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11125_p0),
    .din1(tmp_130_reg_11770_pp0_iter4_reg),
    .din2(grp_fu_11125_p2),
    .ce(grp_fu_11125_ce),
    .dout(grp_fu_11125_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U246(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11134_p0),
    .din1(tmp_161_reg_11850_pp0_iter4_reg),
    .din2(grp_fu_11134_p2),
    .ce(grp_fu_11134_ce),
    .dout(grp_fu_11134_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U247(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11143_p0),
    .din1(tmp_193_reg_11930_pp0_iter4_reg),
    .din2(grp_fu_11143_p2),
    .ce(grp_fu_11143_ce),
    .dout(grp_fu_11143_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U248(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11152_p0),
    .din1(tmp_224_reg_12010_pp0_iter4_reg),
    .din2(grp_fu_11152_p2),
    .ce(grp_fu_11152_ce),
    .dout(grp_fu_11152_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U249(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11161_p0),
    .din1(tmp_255_reg_12090_pp0_iter4_reg),
    .din2(grp_fu_11161_p2),
    .ce(grp_fu_11161_ce),
    .dout(grp_fu_11161_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U250(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11170_p0),
    .din1(tmp_99_reg_11695_pp0_iter4_reg),
    .din2(grp_fu_11170_p2),
    .ce(grp_fu_11170_ce),
    .dout(grp_fu_11170_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U251(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11179_p0),
    .din1(tmp_132_reg_11775_pp0_iter4_reg),
    .din2(grp_fu_11179_p2),
    .ce(grp_fu_11179_ce),
    .dout(grp_fu_11179_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U252(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11188_p0),
    .din1(tmp_163_reg_11855_pp0_iter4_reg),
    .din2(grp_fu_11188_p2),
    .ce(grp_fu_11188_ce),
    .dout(grp_fu_11188_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U253(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11197_p0),
    .din1(tmp_195_reg_11935_pp0_iter4_reg),
    .din2(grp_fu_11197_p2),
    .ce(grp_fu_11197_ce),
    .dout(grp_fu_11197_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U254(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11206_p0),
    .din1(tmp_226_reg_12015_pp0_iter4_reg),
    .din2(grp_fu_11206_p2),
    .ce(grp_fu_11206_ce),
    .dout(grp_fu_11206_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U255(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11215_p0),
    .din1(tmp_257_reg_12095_pp0_iter4_reg),
    .din2(grp_fu_11215_p2),
    .ce(grp_fu_11215_ce),
    .dout(grp_fu_11215_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U256(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11224_p0),
    .din1(grp_fu_11224_p1),
    .din2(grp_fu_11224_p2),
    .ce(grp_fu_11224_ce),
    .dout(grp_fu_11224_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U257(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11232_p0),
    .din1(grp_fu_11232_p1),
    .din2(grp_fu_11232_p2),
    .ce(grp_fu_11232_ce),
    .dout(grp_fu_11232_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U258(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11240_p0),
    .din1(grp_fu_11240_p1),
    .din2(grp_fu_11240_p2),
    .ce(grp_fu_11240_ce),
    .dout(grp_fu_11240_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U259(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11248_p0),
    .din1(grp_fu_11248_p1),
    .din2(grp_fu_11248_p2),
    .ce(grp_fu_11248_ce),
    .dout(grp_fu_11248_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U260(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11256_p0),
    .din1(grp_fu_11256_p1),
    .din2(grp_fu_11256_p2),
    .ce(grp_fu_11256_ce),
    .dout(grp_fu_11256_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U261(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11264_p0),
    .din1(grp_fu_11264_p1),
    .din2(grp_fu_11264_p2),
    .ce(grp_fu_11264_ce),
    .dout(grp_fu_11264_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U262(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11272_p0),
    .din1(grp_fu_11272_p1),
    .din2(grp_fu_11272_p2),
    .ce(grp_fu_11272_ce),
    .dout(grp_fu_11272_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U263(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11280_p0),
    .din1(grp_fu_11280_p1),
    .din2(grp_fu_11280_p2),
    .ce(grp_fu_11280_ce),
    .dout(grp_fu_11280_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U264(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11288_p0),
    .din1(grp_fu_11288_p1),
    .din2(grp_fu_11288_p2),
    .ce(grp_fu_11288_ce),
    .dout(grp_fu_11288_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U265(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11297_p0),
    .din1(grp_fu_11297_p1),
    .din2(grp_fu_11297_p2),
    .ce(grp_fu_11297_ce),
    .dout(grp_fu_11297_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U266(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11306_p0),
    .din1(tmp_102_reg_11700_pp0_iter5_reg),
    .din2(grp_fu_11306_p2),
    .ce(grp_fu_11306_ce),
    .dout(grp_fu_11306_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U267(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11315_p0),
    .din1(tmp_134_reg_11780_pp0_iter5_reg),
    .din2(grp_fu_11315_p2),
    .ce(grp_fu_11315_ce),
    .dout(grp_fu_11315_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U268(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11324_p0),
    .din1(tmp_165_reg_11860_pp0_iter5_reg),
    .din2(grp_fu_11324_p2),
    .ce(grp_fu_11324_ce),
    .dout(grp_fu_11324_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U269(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11333_p0),
    .din1(tmp_197_reg_11940_pp0_iter5_reg),
    .din2(grp_fu_11333_p2),
    .ce(grp_fu_11333_ce),
    .dout(grp_fu_11333_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U270(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11342_p0),
    .din1(tmp_228_reg_12020_pp0_iter5_reg),
    .din2(grp_fu_11342_p2),
    .ce(grp_fu_11342_ce),
    .dout(grp_fu_11342_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U271(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11351_p0),
    .din1(tmp_259_reg_12100_pp0_iter5_reg),
    .din2(grp_fu_11351_p2),
    .ce(grp_fu_11351_ce),
    .dout(grp_fu_11351_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U272(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11360_p0),
    .din1(grp_fu_11360_p1),
    .din2(grp_fu_11360_p2),
    .ce(grp_fu_11360_ce),
    .dout(grp_fu_11360_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U273(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11368_p0),
    .din1(grp_fu_11368_p1),
    .din2(grp_fu_11368_p2),
    .ce(grp_fu_11368_ce),
    .dout(grp_fu_11368_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U274(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11376_p0),
    .din1(grp_fu_11376_p1),
    .din2(grp_fu_11376_p2),
    .ce(grp_fu_11376_ce),
    .dout(grp_fu_11376_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U275(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11384_p0),
    .din1(grp_fu_11384_p1),
    .din2(grp_fu_11384_p2),
    .ce(grp_fu_11384_ce),
    .dout(grp_fu_11384_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U276(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11392_p0),
    .din1(grp_fu_11392_p1),
    .din2(grp_fu_11392_p2),
    .ce(grp_fu_11392_ce),
    .dout(grp_fu_11392_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U277(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11400_p0),
    .din1(grp_fu_11400_p1),
    .din2(grp_fu_11400_p2),
    .ce(grp_fu_11400_ce),
    .dout(grp_fu_11400_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U278(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11408_p0),
    .din1(grp_fu_11408_p1),
    .din2(grp_fu_11408_p2),
    .ce(grp_fu_11408_ce),
    .dout(grp_fu_11408_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U279(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11416_p0),
    .din1(grp_fu_11416_p1),
    .din2(grp_fu_11416_p2),
    .ce(grp_fu_11416_ce),
    .dout(grp_fu_11416_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U280(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11424_p0),
    .din1(grp_fu_11424_p1),
    .din2(grp_fu_11424_p2),
    .ce(grp_fu_11424_ce),
    .dout(grp_fu_11424_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U281(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11433_p0),
    .din1(grp_fu_11433_p1),
    .din2(grp_fu_11433_p2),
    .ce(grp_fu_11433_ce),
    .dout(grp_fu_11433_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U282(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11442_p0),
    .din1(tmp_290_reg_12180_pp0_iter5_reg),
    .din2(grp_fu_11442_p2),
    .ce(grp_fu_11442_ce),
    .dout(grp_fu_11442_p3)
);

ViT_act_mac_muladd_8ns_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_8ns_16s_34s_34_4_1_U283(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11450_p0),
    .din1(tmp_321_reg_12260_pp0_iter5_reg),
    .din2(grp_fu_11450_p2),
    .ce(grp_fu_11450_ce),
    .dout(grp_fu_11450_p3)
);

ViT_act_mac_muladd_16s_8ns_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_16s_8ns_34s_34_4_1_U284(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11458_p0),
    .din1(grp_fu_11458_p1),
    .din2(grp_fu_11458_p2),
    .ce(grp_fu_11458_ce),
    .dout(grp_fu_11458_p3)
);

ViT_act_mac_muladd_16s_8ns_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_16s_8ns_34s_34_4_1_U285(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11466_p0),
    .din1(grp_fu_11466_p1),
    .din2(grp_fu_11466_p2),
    .ce(grp_fu_11466_ce),
    .dout(grp_fu_11466_p3)
);

ViT_act_mac_muladd_16s_8ns_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_16s_8ns_34s_34_4_1_U286(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11474_p0),
    .din1(grp_fu_11474_p1),
    .din2(grp_fu_11474_p2),
    .ce(grp_fu_11474_ce),
    .dout(grp_fu_11474_p3)
);

ViT_act_mac_muladd_16s_8ns_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_16s_8ns_34s_34_4_1_U287(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11482_p0),
    .din1(grp_fu_11482_p1),
    .din2(grp_fu_11482_p2),
    .ce(grp_fu_11482_ce),
    .dout(grp_fu_11482_p3)
);

ViT_act_mac_muladd_16s_8ns_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_16s_8ns_34s_34_4_1_U288(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11490_p0),
    .din1(grp_fu_11490_p1),
    .din2(grp_fu_11490_p2),
    .ce(grp_fu_11490_ce),
    .dout(grp_fu_11490_p3)
);

ViT_act_mac_muladd_16s_8ns_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_16s_8ns_34s_34_4_1_U289(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11497_p0),
    .din1(grp_fu_11497_p1),
    .din2(grp_fu_11497_p2),
    .ce(grp_fu_11497_ce),
    .dout(grp_fu_11497_p3)
);

ViT_act_mac_muladd_16s_8ns_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_16s_8ns_34s_34_4_1_U290(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11504_p0),
    .din1(grp_fu_11504_p1),
    .din2(grp_fu_11504_p2),
    .ce(grp_fu_11504_ce),
    .dout(grp_fu_11504_p3)
);

ViT_act_mac_muladd_16s_8ns_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_16s_8ns_34s_34_4_1_U291(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_11511_p0),
    .din1(grp_fu_11511_p1),
    .din2(grp_fu_11511_p2),
    .ce(grp_fu_11511_ce),
    .dout(grp_fu_11511_p3)
);

ViT_act_flow_control_loop_delay_pipe flow_control_loop_delay_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue),
    .ap_loop_exit_ready_delayed(ap_loop_exit_ready_delayed)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_condition_exit_pp0_iter0_stage2_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_condition_exit_pp0_iter0_stage2_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2_pp0_iter2_reg <= ap_condition_exit_pp0_iter0_stage2_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_condition_exit_pp0_iter0_stage2_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2_pp0_iter3_reg <= ap_condition_exit_pp0_iter0_stage2_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_condition_exit_pp0_iter0_stage2_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2_pp0_iter4_reg <= ap_condition_exit_pp0_iter0_stage2_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_condition_exit_pp0_iter0_stage2_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2_pp0_iter5_reg <= ap_condition_exit_pp0_iter0_stage2_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_condition_exit_pp0_iter0_stage2_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2_pp0_iter6_reg <= ap_condition_exit_pp0_iter0_stage2_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_condition_exit_pp0_iter0_stage2_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2_pp0_iter7_reg <= ap_condition_exit_pp0_iter0_stage2_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1932)) begin
        if ((icmp_ln63_fu_946_p2 == 1'd0)) begin
            channel_fu_796 <= select_ln63_1_fu_984_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            channel_fu_796 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1932)) begin
        if ((icmp_ln63_fu_946_p2 == 1'd0)) begin
            dim_block_fu_776 <= add_ln69_1_fu_1230_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            dim_block_fu_776 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1932)) begin
        if ((icmp_ln63_fu_946_p2 == 1'd0)) begin
            dim_fu_772 <= add_ln69_fu_1224_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            dim_fu_772 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1932)) begin
        if ((icmp_ln63_fu_946_p2 == 1'd0)) begin
            indvar_flatten26_fu_792 <= select_ln65_4_fu_1256_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten26_fu_792 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1932)) begin
        if ((icmp_ln63_fu_946_p2 == 1'd0)) begin
            indvar_flatten68_fu_800 <= add_ln63_1_fu_952_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten68_fu_800 <= 14'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1932)) begin
        if ((icmp_ln63_fu_946_p2 == 1'd0)) begin
            indvar_flatten_fu_784 <= select_ln67_4_fu_1242_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_784 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1947)) begin
        if ((icmp_ln63_reg_11580 == 1'd0)) begin
            patch_x_base_fu_780 <= select_ln67_3_fu_1375_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            patch_x_base_fu_780 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1932)) begin
        if ((icmp_ln63_fu_946_p2 == 1'd0)) begin
            y_offset_fu_788 <= select_ln65_1_fu_1054_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            y_offset_fu_788 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln813_18_reg_14933 <= add_ln813_18_fu_8366_p2;
        add_ln813_22_reg_15014 <= add_ln813_22_fu_8519_p2;
        icmp_ln1420_7_reg_15004 <= icmp_ln1420_7_fu_8503_p2;
        lhs_133_reg_14945 <= {{select_ln1420_3_fu_8358_p3[191:160]}};
        patches_addr_reg_11619_pp0_iter1_reg <= patches_addr_reg_11619;
        patches_addr_reg_11619_pp0_iter2_reg <= patches_addr_reg_11619_pp0_iter1_reg;
        patches_addr_reg_11619_pp0_iter3_reg <= patches_addr_reg_11619_pp0_iter2_reg;
        patches_addr_reg_11619_pp0_iter4_reg <= patches_addr_reg_11619_pp0_iter3_reg;
        patches_addr_reg_11619_pp0_iter5_reg <= patches_addr_reg_11619_pp0_iter4_reg;
        patches_addr_reg_11619_pp0_iter6_reg <= patches_addr_reg_11619_pp0_iter5_reg;
        patches_addr_reg_11619_pp0_iter7_reg <= patches_addr_reg_11619_pp0_iter6_reg;
        rhs_110_reg_14912 <= {{grp_fu_11442_p3[33:2]}};
        rhs_126_reg_14918 <= {{grp_fu_11450_p3[33:2]}};
        rhs_158_reg_14966 <= {{grp_fu_11466_p3[33:2]}};
        rhs_174_reg_14972 <= {{grp_fu_11474_p3[33:2]}};
        rhs_190_reg_14978 <= {{grp_fu_11482_p3[33:2]}};
        sext_ln1273_111_reg_14724 <= sext_ln1273_111_fu_7600_p1;
        sext_ln1273_127_reg_14735 <= sext_ln1273_127_fu_7620_p1;
        sext_ln1273_14_reg_14310 <= sext_ln1273_14_fu_6801_p1;
        sext_ln1273_30_reg_14321 <= sext_ln1273_30_fu_6821_p1;
        sext_ln1273_46_reg_14332 <= sext_ln1273_46_fu_6841_p1;
        sext_ln1273_62_reg_14343 <= sext_ln1273_62_fu_6861_p1;
        sext_ln1273_78_reg_14354 <= sext_ln1273_78_fu_6881_p1;
        sext_ln1273_94_reg_14365 <= sext_ln1273_94_fu_6901_p1;
        tmp_100_reg_12516 <= {{image_block_3_load_reg_12265[119:112]}};
        tmp_100_reg_12516_pp0_iter2_reg <= tmp_100_reg_12516;
        tmp_100_reg_12516_pp0_iter3_reg <= tmp_100_reg_12516_pp0_iter2_reg;
        tmp_100_reg_12516_pp0_iter4_reg <= tmp_100_reg_12516_pp0_iter3_reg;
        tmp_102_reg_11700_pp0_iter1_reg <= tmp_102_reg_11700;
        tmp_102_reg_11700_pp0_iter2_reg <= tmp_102_reg_11700_pp0_iter1_reg;
        tmp_102_reg_11700_pp0_iter3_reg <= tmp_102_reg_11700_pp0_iter2_reg;
        tmp_102_reg_11700_pp0_iter4_reg <= tmp_102_reg_11700_pp0_iter3_reg;
        tmp_102_reg_11700_pp0_iter5_reg <= tmp_102_reg_11700_pp0_iter4_reg;
        tmp_103_reg_12521 <= {{image_block_3_load_reg_12265[127:120]}};
        tmp_103_reg_12521_pp0_iter2_reg <= tmp_103_reg_12521;
        tmp_103_reg_12521_pp0_iter3_reg <= tmp_103_reg_12521_pp0_iter2_reg;
        tmp_103_reg_12521_pp0_iter4_reg <= tmp_103_reg_12521_pp0_iter3_reg;
        tmp_103_reg_12521_pp0_iter5_reg <= tmp_103_reg_12521_pp0_iter4_reg;
        tmp_110_reg_11720_pp0_iter1_reg <= tmp_110_reg_11720;
        tmp_112_reg_11725_pp0_iter1_reg <= tmp_112_reg_11725;
        tmp_114_reg_11730_pp0_iter1_reg <= tmp_114_reg_11730;
        tmp_116_reg_11735_pp0_iter1_reg <= tmp_116_reg_11735;
        tmp_116_reg_11735_pp0_iter2_reg <= tmp_116_reg_11735_pp0_iter1_reg;
        tmp_118_reg_11740_pp0_iter1_reg <= tmp_118_reg_11740;
        tmp_118_reg_11740_pp0_iter2_reg <= tmp_118_reg_11740_pp0_iter1_reg;
        tmp_120_reg_11745_pp0_iter1_reg <= tmp_120_reg_11745;
        tmp_120_reg_11745_pp0_iter2_reg <= tmp_120_reg_11745_pp0_iter1_reg;
        tmp_122_reg_11750_pp0_iter1_reg <= tmp_122_reg_11750;
        tmp_122_reg_11750_pp0_iter2_reg <= tmp_122_reg_11750_pp0_iter1_reg;
        tmp_122_reg_11750_pp0_iter3_reg <= tmp_122_reg_11750_pp0_iter2_reg;
        tmp_124_reg_11755_pp0_iter1_reg <= tmp_124_reg_11755;
        tmp_124_reg_11755_pp0_iter2_reg <= tmp_124_reg_11755_pp0_iter1_reg;
        tmp_124_reg_11755_pp0_iter3_reg <= tmp_124_reg_11755_pp0_iter2_reg;
        tmp_126_reg_11760_pp0_iter1_reg <= tmp_126_reg_11760;
        tmp_126_reg_11760_pp0_iter2_reg <= tmp_126_reg_11760_pp0_iter1_reg;
        tmp_126_reg_11760_pp0_iter3_reg <= tmp_126_reg_11760_pp0_iter2_reg;
        tmp_128_reg_11765_pp0_iter1_reg <= tmp_128_reg_11765;
        tmp_128_reg_11765_pp0_iter2_reg <= tmp_128_reg_11765_pp0_iter1_reg;
        tmp_128_reg_11765_pp0_iter3_reg <= tmp_128_reg_11765_pp0_iter2_reg;
        tmp_128_reg_11765_pp0_iter4_reg <= tmp_128_reg_11765_pp0_iter3_reg;
        tmp_130_reg_11770_pp0_iter1_reg <= tmp_130_reg_11770;
        tmp_130_reg_11770_pp0_iter2_reg <= tmp_130_reg_11770_pp0_iter1_reg;
        tmp_130_reg_11770_pp0_iter3_reg <= tmp_130_reg_11770_pp0_iter2_reg;
        tmp_130_reg_11770_pp0_iter4_reg <= tmp_130_reg_11770_pp0_iter3_reg;
        tmp_132_reg_11775_pp0_iter1_reg <= tmp_132_reg_11775;
        tmp_132_reg_11775_pp0_iter2_reg <= tmp_132_reg_11775_pp0_iter1_reg;
        tmp_132_reg_11775_pp0_iter3_reg <= tmp_132_reg_11775_pp0_iter2_reg;
        tmp_132_reg_11775_pp0_iter4_reg <= tmp_132_reg_11775_pp0_iter3_reg;
        tmp_134_reg_11780_pp0_iter1_reg <= tmp_134_reg_11780;
        tmp_134_reg_11780_pp0_iter2_reg <= tmp_134_reg_11780_pp0_iter1_reg;
        tmp_134_reg_11780_pp0_iter3_reg <= tmp_134_reg_11780_pp0_iter2_reg;
        tmp_134_reg_11780_pp0_iter4_reg <= tmp_134_reg_11780_pp0_iter3_reg;
        tmp_134_reg_11780_pp0_iter5_reg <= tmp_134_reg_11780_pp0_iter4_reg;
        tmp_141_reg_11800_pp0_iter1_reg <= tmp_141_reg_11800;
        tmp_143_reg_11805_pp0_iter1_reg <= tmp_143_reg_11805;
        tmp_145_reg_11810_pp0_iter1_reg <= tmp_145_reg_11810;
        tmp_147_reg_11815_pp0_iter1_reg <= tmp_147_reg_11815;
        tmp_147_reg_11815_pp0_iter2_reg <= tmp_147_reg_11815_pp0_iter1_reg;
        tmp_149_reg_11820_pp0_iter1_reg <= tmp_149_reg_11820;
        tmp_149_reg_11820_pp0_iter2_reg <= tmp_149_reg_11820_pp0_iter1_reg;
        tmp_151_reg_11825_pp0_iter1_reg <= tmp_151_reg_11825;
        tmp_151_reg_11825_pp0_iter2_reg <= tmp_151_reg_11825_pp0_iter1_reg;
        tmp_153_reg_11830_pp0_iter1_reg <= tmp_153_reg_11830;
        tmp_153_reg_11830_pp0_iter2_reg <= tmp_153_reg_11830_pp0_iter1_reg;
        tmp_153_reg_11830_pp0_iter3_reg <= tmp_153_reg_11830_pp0_iter2_reg;
        tmp_155_reg_11835_pp0_iter1_reg <= tmp_155_reg_11835;
        tmp_155_reg_11835_pp0_iter2_reg <= tmp_155_reg_11835_pp0_iter1_reg;
        tmp_155_reg_11835_pp0_iter3_reg <= tmp_155_reg_11835_pp0_iter2_reg;
        tmp_157_reg_11840_pp0_iter1_reg <= tmp_157_reg_11840;
        tmp_157_reg_11840_pp0_iter2_reg <= tmp_157_reg_11840_pp0_iter1_reg;
        tmp_157_reg_11840_pp0_iter3_reg <= tmp_157_reg_11840_pp0_iter2_reg;
        tmp_159_reg_11845_pp0_iter1_reg <= tmp_159_reg_11845;
        tmp_159_reg_11845_pp0_iter2_reg <= tmp_159_reg_11845_pp0_iter1_reg;
        tmp_159_reg_11845_pp0_iter3_reg <= tmp_159_reg_11845_pp0_iter2_reg;
        tmp_159_reg_11845_pp0_iter4_reg <= tmp_159_reg_11845_pp0_iter3_reg;
        tmp_161_reg_11850_pp0_iter1_reg <= tmp_161_reg_11850;
        tmp_161_reg_11850_pp0_iter2_reg <= tmp_161_reg_11850_pp0_iter1_reg;
        tmp_161_reg_11850_pp0_iter3_reg <= tmp_161_reg_11850_pp0_iter2_reg;
        tmp_161_reg_11850_pp0_iter4_reg <= tmp_161_reg_11850_pp0_iter3_reg;
        tmp_163_reg_11855_pp0_iter1_reg <= tmp_163_reg_11855;
        tmp_163_reg_11855_pp0_iter2_reg <= tmp_163_reg_11855_pp0_iter1_reg;
        tmp_163_reg_11855_pp0_iter3_reg <= tmp_163_reg_11855_pp0_iter2_reg;
        tmp_163_reg_11855_pp0_iter4_reg <= tmp_163_reg_11855_pp0_iter3_reg;
        tmp_165_reg_11860_pp0_iter1_reg <= tmp_165_reg_11860;
        tmp_165_reg_11860_pp0_iter2_reg <= tmp_165_reg_11860_pp0_iter1_reg;
        tmp_165_reg_11860_pp0_iter3_reg <= tmp_165_reg_11860_pp0_iter2_reg;
        tmp_165_reg_11860_pp0_iter4_reg <= tmp_165_reg_11860_pp0_iter3_reg;
        tmp_165_reg_11860_pp0_iter5_reg <= tmp_165_reg_11860_pp0_iter4_reg;
        tmp_173_reg_11880_pp0_iter1_reg <= tmp_173_reg_11880;
        tmp_175_reg_11885_pp0_iter1_reg <= tmp_175_reg_11885;
        tmp_177_reg_11890_pp0_iter1_reg <= tmp_177_reg_11890;
        tmp_179_reg_11895_pp0_iter1_reg <= tmp_179_reg_11895;
        tmp_179_reg_11895_pp0_iter2_reg <= tmp_179_reg_11895_pp0_iter1_reg;
        tmp_181_reg_11900_pp0_iter1_reg <= tmp_181_reg_11900;
        tmp_181_reg_11900_pp0_iter2_reg <= tmp_181_reg_11900_pp0_iter1_reg;
        tmp_183_reg_11905_pp0_iter1_reg <= tmp_183_reg_11905;
        tmp_183_reg_11905_pp0_iter2_reg <= tmp_183_reg_11905_pp0_iter1_reg;
        tmp_185_reg_11910_pp0_iter1_reg <= tmp_185_reg_11910;
        tmp_185_reg_11910_pp0_iter2_reg <= tmp_185_reg_11910_pp0_iter1_reg;
        tmp_185_reg_11910_pp0_iter3_reg <= tmp_185_reg_11910_pp0_iter2_reg;
        tmp_187_reg_11915_pp0_iter1_reg <= tmp_187_reg_11915;
        tmp_187_reg_11915_pp0_iter2_reg <= tmp_187_reg_11915_pp0_iter1_reg;
        tmp_187_reg_11915_pp0_iter3_reg <= tmp_187_reg_11915_pp0_iter2_reg;
        tmp_189_reg_11920_pp0_iter1_reg <= tmp_189_reg_11920;
        tmp_189_reg_11920_pp0_iter2_reg <= tmp_189_reg_11920_pp0_iter1_reg;
        tmp_189_reg_11920_pp0_iter3_reg <= tmp_189_reg_11920_pp0_iter2_reg;
        tmp_191_reg_11925_pp0_iter1_reg <= tmp_191_reg_11925;
        tmp_191_reg_11925_pp0_iter2_reg <= tmp_191_reg_11925_pp0_iter1_reg;
        tmp_191_reg_11925_pp0_iter3_reg <= tmp_191_reg_11925_pp0_iter2_reg;
        tmp_191_reg_11925_pp0_iter4_reg <= tmp_191_reg_11925_pp0_iter3_reg;
        tmp_193_reg_11930_pp0_iter1_reg <= tmp_193_reg_11930;
        tmp_193_reg_11930_pp0_iter2_reg <= tmp_193_reg_11930_pp0_iter1_reg;
        tmp_193_reg_11930_pp0_iter3_reg <= tmp_193_reg_11930_pp0_iter2_reg;
        tmp_193_reg_11930_pp0_iter4_reg <= tmp_193_reg_11930_pp0_iter3_reg;
        tmp_195_reg_11935_pp0_iter1_reg <= tmp_195_reg_11935;
        tmp_195_reg_11935_pp0_iter2_reg <= tmp_195_reg_11935_pp0_iter1_reg;
        tmp_195_reg_11935_pp0_iter3_reg <= tmp_195_reg_11935_pp0_iter2_reg;
        tmp_195_reg_11935_pp0_iter4_reg <= tmp_195_reg_11935_pp0_iter3_reg;
        tmp_197_reg_11940_pp0_iter1_reg <= tmp_197_reg_11940;
        tmp_197_reg_11940_pp0_iter2_reg <= tmp_197_reg_11940_pp0_iter1_reg;
        tmp_197_reg_11940_pp0_iter3_reg <= tmp_197_reg_11940_pp0_iter2_reg;
        tmp_197_reg_11940_pp0_iter4_reg <= tmp_197_reg_11940_pp0_iter3_reg;
        tmp_197_reg_11940_pp0_iter5_reg <= tmp_197_reg_11940_pp0_iter4_reg;
        tmp_204_reg_11960_pp0_iter1_reg <= tmp_204_reg_11960;
        tmp_206_reg_11965_pp0_iter1_reg <= tmp_206_reg_11965;
        tmp_208_reg_11970_pp0_iter1_reg <= tmp_208_reg_11970;
        tmp_210_reg_11975_pp0_iter1_reg <= tmp_210_reg_11975;
        tmp_210_reg_11975_pp0_iter2_reg <= tmp_210_reg_11975_pp0_iter1_reg;
        tmp_212_reg_11980_pp0_iter1_reg <= tmp_212_reg_11980;
        tmp_212_reg_11980_pp0_iter2_reg <= tmp_212_reg_11980_pp0_iter1_reg;
        tmp_214_reg_11985_pp0_iter1_reg <= tmp_214_reg_11985;
        tmp_214_reg_11985_pp0_iter2_reg <= tmp_214_reg_11985_pp0_iter1_reg;
        tmp_216_reg_11990_pp0_iter1_reg <= tmp_216_reg_11990;
        tmp_216_reg_11990_pp0_iter2_reg <= tmp_216_reg_11990_pp0_iter1_reg;
        tmp_216_reg_11990_pp0_iter3_reg <= tmp_216_reg_11990_pp0_iter2_reg;
        tmp_218_reg_11995_pp0_iter1_reg <= tmp_218_reg_11995;
        tmp_218_reg_11995_pp0_iter2_reg <= tmp_218_reg_11995_pp0_iter1_reg;
        tmp_218_reg_11995_pp0_iter3_reg <= tmp_218_reg_11995_pp0_iter2_reg;
        tmp_220_reg_12000_pp0_iter1_reg <= tmp_220_reg_12000;
        tmp_220_reg_12000_pp0_iter2_reg <= tmp_220_reg_12000_pp0_iter1_reg;
        tmp_220_reg_12000_pp0_iter3_reg <= tmp_220_reg_12000_pp0_iter2_reg;
        tmp_222_reg_12005_pp0_iter1_reg <= tmp_222_reg_12005;
        tmp_222_reg_12005_pp0_iter2_reg <= tmp_222_reg_12005_pp0_iter1_reg;
        tmp_222_reg_12005_pp0_iter3_reg <= tmp_222_reg_12005_pp0_iter2_reg;
        tmp_222_reg_12005_pp0_iter4_reg <= tmp_222_reg_12005_pp0_iter3_reg;
        tmp_224_reg_12010_pp0_iter1_reg <= tmp_224_reg_12010;
        tmp_224_reg_12010_pp0_iter2_reg <= tmp_224_reg_12010_pp0_iter1_reg;
        tmp_224_reg_12010_pp0_iter3_reg <= tmp_224_reg_12010_pp0_iter2_reg;
        tmp_224_reg_12010_pp0_iter4_reg <= tmp_224_reg_12010_pp0_iter3_reg;
        tmp_226_reg_12015_pp0_iter1_reg <= tmp_226_reg_12015;
        tmp_226_reg_12015_pp0_iter2_reg <= tmp_226_reg_12015_pp0_iter1_reg;
        tmp_226_reg_12015_pp0_iter3_reg <= tmp_226_reg_12015_pp0_iter2_reg;
        tmp_226_reg_12015_pp0_iter4_reg <= tmp_226_reg_12015_pp0_iter3_reg;
        tmp_228_reg_12020_pp0_iter1_reg <= tmp_228_reg_12020;
        tmp_228_reg_12020_pp0_iter2_reg <= tmp_228_reg_12020_pp0_iter1_reg;
        tmp_228_reg_12020_pp0_iter3_reg <= tmp_228_reg_12020_pp0_iter2_reg;
        tmp_228_reg_12020_pp0_iter4_reg <= tmp_228_reg_12020_pp0_iter3_reg;
        tmp_228_reg_12020_pp0_iter5_reg <= tmp_228_reg_12020_pp0_iter4_reg;
        tmp_235_reg_12040_pp0_iter1_reg <= tmp_235_reg_12040;
        tmp_237_reg_12045_pp0_iter1_reg <= tmp_237_reg_12045;
        tmp_239_reg_12050_pp0_iter1_reg <= tmp_239_reg_12050;
        tmp_241_reg_12055_pp0_iter1_reg <= tmp_241_reg_12055;
        tmp_241_reg_12055_pp0_iter2_reg <= tmp_241_reg_12055_pp0_iter1_reg;
        tmp_243_reg_12060_pp0_iter1_reg <= tmp_243_reg_12060;
        tmp_243_reg_12060_pp0_iter2_reg <= tmp_243_reg_12060_pp0_iter1_reg;
        tmp_245_reg_12065_pp0_iter1_reg <= tmp_245_reg_12065;
        tmp_245_reg_12065_pp0_iter2_reg <= tmp_245_reg_12065_pp0_iter1_reg;
        tmp_247_reg_12070_pp0_iter1_reg <= tmp_247_reg_12070;
        tmp_247_reg_12070_pp0_iter2_reg <= tmp_247_reg_12070_pp0_iter1_reg;
        tmp_247_reg_12070_pp0_iter3_reg <= tmp_247_reg_12070_pp0_iter2_reg;
        tmp_249_reg_12075_pp0_iter1_reg <= tmp_249_reg_12075;
        tmp_249_reg_12075_pp0_iter2_reg <= tmp_249_reg_12075_pp0_iter1_reg;
        tmp_249_reg_12075_pp0_iter3_reg <= tmp_249_reg_12075_pp0_iter2_reg;
        tmp_251_reg_12080_pp0_iter1_reg <= tmp_251_reg_12080;
        tmp_251_reg_12080_pp0_iter2_reg <= tmp_251_reg_12080_pp0_iter1_reg;
        tmp_251_reg_12080_pp0_iter3_reg <= tmp_251_reg_12080_pp0_iter2_reg;
        tmp_253_reg_12085_pp0_iter1_reg <= tmp_253_reg_12085;
        tmp_253_reg_12085_pp0_iter2_reg <= tmp_253_reg_12085_pp0_iter1_reg;
        tmp_253_reg_12085_pp0_iter3_reg <= tmp_253_reg_12085_pp0_iter2_reg;
        tmp_253_reg_12085_pp0_iter4_reg <= tmp_253_reg_12085_pp0_iter3_reg;
        tmp_255_reg_12090_pp0_iter1_reg <= tmp_255_reg_12090;
        tmp_255_reg_12090_pp0_iter2_reg <= tmp_255_reg_12090_pp0_iter1_reg;
        tmp_255_reg_12090_pp0_iter3_reg <= tmp_255_reg_12090_pp0_iter2_reg;
        tmp_255_reg_12090_pp0_iter4_reg <= tmp_255_reg_12090_pp0_iter3_reg;
        tmp_257_reg_12095_pp0_iter1_reg <= tmp_257_reg_12095;
        tmp_257_reg_12095_pp0_iter2_reg <= tmp_257_reg_12095_pp0_iter1_reg;
        tmp_257_reg_12095_pp0_iter3_reg <= tmp_257_reg_12095_pp0_iter2_reg;
        tmp_257_reg_12095_pp0_iter4_reg <= tmp_257_reg_12095_pp0_iter3_reg;
        tmp_259_reg_12100_pp0_iter1_reg <= tmp_259_reg_12100;
        tmp_259_reg_12100_pp0_iter2_reg <= tmp_259_reg_12100_pp0_iter1_reg;
        tmp_259_reg_12100_pp0_iter3_reg <= tmp_259_reg_12100_pp0_iter2_reg;
        tmp_259_reg_12100_pp0_iter4_reg <= tmp_259_reg_12100_pp0_iter3_reg;
        tmp_259_reg_12100_pp0_iter5_reg <= tmp_259_reg_12100_pp0_iter4_reg;
        tmp_266_reg_12120_pp0_iter1_reg <= tmp_266_reg_12120;
        tmp_268_reg_12125_pp0_iter1_reg <= tmp_268_reg_12125;
        tmp_270_reg_12130_pp0_iter1_reg <= tmp_270_reg_12130;
        tmp_272_reg_12135_pp0_iter1_reg <= tmp_272_reg_12135;
        tmp_272_reg_12135_pp0_iter2_reg <= tmp_272_reg_12135_pp0_iter1_reg;
        tmp_274_reg_12140_pp0_iter1_reg <= tmp_274_reg_12140;
        tmp_274_reg_12140_pp0_iter2_reg <= tmp_274_reg_12140_pp0_iter1_reg;
        tmp_276_reg_12145_pp0_iter1_reg <= tmp_276_reg_12145;
        tmp_276_reg_12145_pp0_iter2_reg <= tmp_276_reg_12145_pp0_iter1_reg;
        tmp_278_reg_12150_pp0_iter1_reg <= tmp_278_reg_12150;
        tmp_278_reg_12150_pp0_iter2_reg <= tmp_278_reg_12150_pp0_iter1_reg;
        tmp_278_reg_12150_pp0_iter3_reg <= tmp_278_reg_12150_pp0_iter2_reg;
        tmp_280_reg_12155_pp0_iter1_reg <= tmp_280_reg_12155;
        tmp_280_reg_12155_pp0_iter2_reg <= tmp_280_reg_12155_pp0_iter1_reg;
        tmp_280_reg_12155_pp0_iter3_reg <= tmp_280_reg_12155_pp0_iter2_reg;
        tmp_282_reg_12160_pp0_iter1_reg <= tmp_282_reg_12160;
        tmp_282_reg_12160_pp0_iter2_reg <= tmp_282_reg_12160_pp0_iter1_reg;
        tmp_282_reg_12160_pp0_iter3_reg <= tmp_282_reg_12160_pp0_iter2_reg;
        tmp_284_reg_12165_pp0_iter1_reg <= tmp_284_reg_12165;
        tmp_284_reg_12165_pp0_iter2_reg <= tmp_284_reg_12165_pp0_iter1_reg;
        tmp_284_reg_12165_pp0_iter3_reg <= tmp_284_reg_12165_pp0_iter2_reg;
        tmp_284_reg_12165_pp0_iter4_reg <= tmp_284_reg_12165_pp0_iter3_reg;
        tmp_286_reg_12170_pp0_iter1_reg <= tmp_286_reg_12170;
        tmp_286_reg_12170_pp0_iter2_reg <= tmp_286_reg_12170_pp0_iter1_reg;
        tmp_286_reg_12170_pp0_iter3_reg <= tmp_286_reg_12170_pp0_iter2_reg;
        tmp_286_reg_12170_pp0_iter4_reg <= tmp_286_reg_12170_pp0_iter3_reg;
        tmp_288_reg_12175_pp0_iter1_reg <= tmp_288_reg_12175;
        tmp_288_reg_12175_pp0_iter2_reg <= tmp_288_reg_12175_pp0_iter1_reg;
        tmp_288_reg_12175_pp0_iter3_reg <= tmp_288_reg_12175_pp0_iter2_reg;
        tmp_288_reg_12175_pp0_iter4_reg <= tmp_288_reg_12175_pp0_iter3_reg;
        tmp_288_reg_12175_pp0_iter5_reg <= tmp_288_reg_12175_pp0_iter4_reg;
        tmp_290_reg_12180_pp0_iter1_reg <= tmp_290_reg_12180;
        tmp_290_reg_12180_pp0_iter2_reg <= tmp_290_reg_12180_pp0_iter1_reg;
        tmp_290_reg_12180_pp0_iter3_reg <= tmp_290_reg_12180_pp0_iter2_reg;
        tmp_290_reg_12180_pp0_iter4_reg <= tmp_290_reg_12180_pp0_iter3_reg;
        tmp_290_reg_12180_pp0_iter5_reg <= tmp_290_reg_12180_pp0_iter4_reg;
        tmp_297_reg_12200_pp0_iter1_reg <= tmp_297_reg_12200;
        tmp_299_reg_12205_pp0_iter1_reg <= tmp_299_reg_12205;
        tmp_301_reg_12210_pp0_iter1_reg <= tmp_301_reg_12210;
        tmp_303_reg_12215_pp0_iter1_reg <= tmp_303_reg_12215;
        tmp_303_reg_12215_pp0_iter2_reg <= tmp_303_reg_12215_pp0_iter1_reg;
        tmp_305_reg_12220_pp0_iter1_reg <= tmp_305_reg_12220;
        tmp_305_reg_12220_pp0_iter2_reg <= tmp_305_reg_12220_pp0_iter1_reg;
        tmp_307_reg_12225_pp0_iter1_reg <= tmp_307_reg_12225;
        tmp_307_reg_12225_pp0_iter2_reg <= tmp_307_reg_12225_pp0_iter1_reg;
        tmp_309_reg_12230_pp0_iter1_reg <= tmp_309_reg_12230;
        tmp_309_reg_12230_pp0_iter2_reg <= tmp_309_reg_12230_pp0_iter1_reg;
        tmp_309_reg_12230_pp0_iter3_reg <= tmp_309_reg_12230_pp0_iter2_reg;
        tmp_311_reg_12235_pp0_iter1_reg <= tmp_311_reg_12235;
        tmp_311_reg_12235_pp0_iter2_reg <= tmp_311_reg_12235_pp0_iter1_reg;
        tmp_311_reg_12235_pp0_iter3_reg <= tmp_311_reg_12235_pp0_iter2_reg;
        tmp_313_reg_12240_pp0_iter1_reg <= tmp_313_reg_12240;
        tmp_313_reg_12240_pp0_iter2_reg <= tmp_313_reg_12240_pp0_iter1_reg;
        tmp_313_reg_12240_pp0_iter3_reg <= tmp_313_reg_12240_pp0_iter2_reg;
        tmp_315_reg_12245_pp0_iter1_reg <= tmp_315_reg_12245;
        tmp_315_reg_12245_pp0_iter2_reg <= tmp_315_reg_12245_pp0_iter1_reg;
        tmp_315_reg_12245_pp0_iter3_reg <= tmp_315_reg_12245_pp0_iter2_reg;
        tmp_315_reg_12245_pp0_iter4_reg <= tmp_315_reg_12245_pp0_iter3_reg;
        tmp_317_reg_12250_pp0_iter1_reg <= tmp_317_reg_12250;
        tmp_317_reg_12250_pp0_iter2_reg <= tmp_317_reg_12250_pp0_iter1_reg;
        tmp_317_reg_12250_pp0_iter3_reg <= tmp_317_reg_12250_pp0_iter2_reg;
        tmp_317_reg_12250_pp0_iter4_reg <= tmp_317_reg_12250_pp0_iter3_reg;
        tmp_319_reg_12255_pp0_iter1_reg <= tmp_319_reg_12255;
        tmp_319_reg_12255_pp0_iter2_reg <= tmp_319_reg_12255_pp0_iter1_reg;
        tmp_319_reg_12255_pp0_iter3_reg <= tmp_319_reg_12255_pp0_iter2_reg;
        tmp_319_reg_12255_pp0_iter4_reg <= tmp_319_reg_12255_pp0_iter3_reg;
        tmp_319_reg_12255_pp0_iter5_reg <= tmp_319_reg_12255_pp0_iter4_reg;
        tmp_321_reg_12260_pp0_iter1_reg <= tmp_321_reg_12260;
        tmp_321_reg_12260_pp0_iter2_reg <= tmp_321_reg_12260_pp0_iter1_reg;
        tmp_321_reg_12260_pp0_iter3_reg <= tmp_321_reg_12260_pp0_iter2_reg;
        tmp_321_reg_12260_pp0_iter4_reg <= tmp_321_reg_12260_pp0_iter3_reg;
        tmp_321_reg_12260_pp0_iter5_reg <= tmp_321_reg_12260_pp0_iter4_reg;
        tmp_324_reg_14951 <= {{patches_q0[255:192]}};
        tmp_325_reg_14961 <= {{patches_q0[255:224]}};
        tmp_333_reg_12580 <= {{image_block_3_load_reg_12265[159:152]}};
        tmp_334_cast_reg_14928 <= {{patches_q0[223:160]}};
        tmp_335_cast_reg_14956 <= {{patches_q0[223:192]}};
        tmp_335_reg_12585 <= {{image_block_3_load_reg_12265[167:160]}};
        tmp_337_reg_12590 <= {{image_block_3_load_reg_12265[175:168]}};
        tmp_339_reg_12595 <= {{image_block_3_load_reg_12265[183:176]}};
        tmp_339_reg_12595_pp0_iter2_reg <= tmp_339_reg_12595;
        tmp_341_reg_12600 <= {{image_block_3_load_reg_12265[191:184]}};
        tmp_341_reg_12600_pp0_iter2_reg <= tmp_341_reg_12600;
        tmp_343_reg_12605 <= {{image_block_3_load_reg_12265[199:192]}};
        tmp_343_reg_12605_pp0_iter2_reg <= tmp_343_reg_12605;
        tmp_345_reg_12610 <= {{image_block_3_load_reg_12265[207:200]}};
        tmp_345_reg_12610_pp0_iter2_reg <= tmp_345_reg_12610;
        tmp_345_reg_12610_pp0_iter3_reg <= tmp_345_reg_12610_pp0_iter2_reg;
        tmp_347_reg_12615 <= {{image_block_3_load_reg_12265[215:208]}};
        tmp_347_reg_12615_pp0_iter2_reg <= tmp_347_reg_12615;
        tmp_347_reg_12615_pp0_iter3_reg <= tmp_347_reg_12615_pp0_iter2_reg;
        tmp_349_reg_12620 <= {{image_block_3_load_reg_12265[223:216]}};
        tmp_349_reg_12620_pp0_iter2_reg <= tmp_349_reg_12620;
        tmp_349_reg_12620_pp0_iter3_reg <= tmp_349_reg_12620_pp0_iter2_reg;
        tmp_351_reg_12625 <= {{image_block_3_load_reg_12265[231:224]}};
        tmp_351_reg_12625_pp0_iter2_reg <= tmp_351_reg_12625;
        tmp_351_reg_12625_pp0_iter3_reg <= tmp_351_reg_12625_pp0_iter2_reg;
        tmp_351_reg_12625_pp0_iter4_reg <= tmp_351_reg_12625_pp0_iter3_reg;
        tmp_353_reg_12630 <= {{image_block_3_load_reg_12265[239:232]}};
        tmp_353_reg_12630_pp0_iter2_reg <= tmp_353_reg_12630;
        tmp_353_reg_12630_pp0_iter3_reg <= tmp_353_reg_12630_pp0_iter2_reg;
        tmp_353_reg_12630_pp0_iter4_reg <= tmp_353_reg_12630_pp0_iter3_reg;
        tmp_355_reg_12635 <= {{image_block_3_load_reg_12265[247:240]}};
        tmp_355_reg_12635_pp0_iter2_reg <= tmp_355_reg_12635;
        tmp_355_reg_12635_pp0_iter3_reg <= tmp_355_reg_12635_pp0_iter2_reg;
        tmp_355_reg_12635_pp0_iter4_reg <= tmp_355_reg_12635_pp0_iter3_reg;
        tmp_355_reg_12635_pp0_iter5_reg <= tmp_355_reg_12635_pp0_iter4_reg;
        tmp_462_reg_15009 <= {{patches_q0[511:288]}};
        tmp_63_reg_11640_pp0_iter1_reg <= tmp_63_reg_11640;
        tmp_67_reg_12461 <= {{image_block_3_load_reg_12265[31:24]}};
        tmp_69_reg_11645_pp0_iter1_reg <= tmp_69_reg_11645;
        tmp_70_reg_12466 <= {{image_block_3_load_reg_12265[39:32]}};
        tmp_72_reg_11650_pp0_iter1_reg <= tmp_72_reg_11650;
        tmp_73_reg_12471 <= {{image_block_3_load_reg_12265[47:40]}};
        tmp_75_reg_11655_pp0_iter1_reg <= tmp_75_reg_11655;
        tmp_75_reg_11655_pp0_iter2_reg <= tmp_75_reg_11655_pp0_iter1_reg;
        tmp_76_reg_12476 <= {{image_block_3_load_reg_12265[55:48]}};
        tmp_76_reg_12476_pp0_iter2_reg <= tmp_76_reg_12476;
        tmp_78_reg_11660_pp0_iter1_reg <= tmp_78_reg_11660;
        tmp_78_reg_11660_pp0_iter2_reg <= tmp_78_reg_11660_pp0_iter1_reg;
        tmp_79_reg_12481 <= {{image_block_3_load_reg_12265[63:56]}};
        tmp_79_reg_12481_pp0_iter2_reg <= tmp_79_reg_12481;
        tmp_81_reg_11665_pp0_iter1_reg <= tmp_81_reg_11665;
        tmp_81_reg_11665_pp0_iter2_reg <= tmp_81_reg_11665_pp0_iter1_reg;
        tmp_82_reg_12486 <= {{image_block_3_load_reg_12265[71:64]}};
        tmp_82_reg_12486_pp0_iter2_reg <= tmp_82_reg_12486;
        tmp_84_reg_11670_pp0_iter1_reg <= tmp_84_reg_11670;
        tmp_84_reg_11670_pp0_iter2_reg <= tmp_84_reg_11670_pp0_iter1_reg;
        tmp_84_reg_11670_pp0_iter3_reg <= tmp_84_reg_11670_pp0_iter2_reg;
        tmp_85_reg_12491 <= {{image_block_3_load_reg_12265[79:72]}};
        tmp_85_reg_12491_pp0_iter2_reg <= tmp_85_reg_12491;
        tmp_85_reg_12491_pp0_iter3_reg <= tmp_85_reg_12491_pp0_iter2_reg;
        tmp_87_reg_11675_pp0_iter1_reg <= tmp_87_reg_11675;
        tmp_87_reg_11675_pp0_iter2_reg <= tmp_87_reg_11675_pp0_iter1_reg;
        tmp_87_reg_11675_pp0_iter3_reg <= tmp_87_reg_11675_pp0_iter2_reg;
        tmp_88_reg_12496 <= {{image_block_3_load_reg_12265[87:80]}};
        tmp_88_reg_12496_pp0_iter2_reg <= tmp_88_reg_12496;
        tmp_88_reg_12496_pp0_iter3_reg <= tmp_88_reg_12496_pp0_iter2_reg;
        tmp_90_reg_11680_pp0_iter1_reg <= tmp_90_reg_11680;
        tmp_90_reg_11680_pp0_iter2_reg <= tmp_90_reg_11680_pp0_iter1_reg;
        tmp_90_reg_11680_pp0_iter3_reg <= tmp_90_reg_11680_pp0_iter2_reg;
        tmp_91_reg_12501 <= {{image_block_3_load_reg_12265[95:88]}};
        tmp_91_reg_12501_pp0_iter2_reg <= tmp_91_reg_12501;
        tmp_91_reg_12501_pp0_iter3_reg <= tmp_91_reg_12501_pp0_iter2_reg;
        tmp_93_reg_11685_pp0_iter1_reg <= tmp_93_reg_11685;
        tmp_93_reg_11685_pp0_iter2_reg <= tmp_93_reg_11685_pp0_iter1_reg;
        tmp_93_reg_11685_pp0_iter3_reg <= tmp_93_reg_11685_pp0_iter2_reg;
        tmp_93_reg_11685_pp0_iter4_reg <= tmp_93_reg_11685_pp0_iter3_reg;
        tmp_94_reg_12506 <= {{image_block_3_load_reg_12265[103:96]}};
        tmp_94_reg_12506_pp0_iter2_reg <= tmp_94_reg_12506;
        tmp_94_reg_12506_pp0_iter3_reg <= tmp_94_reg_12506_pp0_iter2_reg;
        tmp_94_reg_12506_pp0_iter4_reg <= tmp_94_reg_12506_pp0_iter3_reg;
        tmp_96_reg_11690_pp0_iter1_reg <= tmp_96_reg_11690;
        tmp_96_reg_11690_pp0_iter2_reg <= tmp_96_reg_11690_pp0_iter1_reg;
        tmp_96_reg_11690_pp0_iter3_reg <= tmp_96_reg_11690_pp0_iter2_reg;
        tmp_96_reg_11690_pp0_iter4_reg <= tmp_96_reg_11690_pp0_iter3_reg;
        tmp_97_reg_12511 <= {{image_block_3_load_reg_12265[111:104]}};
        tmp_97_reg_12511_pp0_iter2_reg <= tmp_97_reg_12511;
        tmp_97_reg_12511_pp0_iter3_reg <= tmp_97_reg_12511_pp0_iter2_reg;
        tmp_97_reg_12511_pp0_iter4_reg <= tmp_97_reg_12511_pp0_iter3_reg;
        tmp_99_reg_11695_pp0_iter1_reg <= tmp_99_reg_11695;
        tmp_99_reg_11695_pp0_iter2_reg <= tmp_99_reg_11695_pp0_iter1_reg;
        tmp_99_reg_11695_pp0_iter3_reg <= tmp_99_reg_11695_pp0_iter2_reg;
        tmp_99_reg_11695_pp0_iter4_reg <= tmp_99_reg_11695_pp0_iter3_reg;
        trunc_ln1273_s_reg_12640 <= {{image_block_3_load_reg_12265[255:248]}};
        trunc_ln1273_s_reg_12640_pp0_iter2_reg <= trunc_ln1273_s_reg_12640;
        trunc_ln1273_s_reg_12640_pp0_iter3_reg <= trunc_ln1273_s_reg_12640_pp0_iter2_reg;
        trunc_ln1273_s_reg_12640_pp0_iter4_reg <= trunc_ln1273_s_reg_12640_pp0_iter3_reg;
        trunc_ln1273_s_reg_12640_pp0_iter5_reg <= trunc_ln1273_s_reg_12640_pp0_iter4_reg;
        trunc_ln813_3_reg_14939 <= trunc_ln813_3_fu_8371_p1;
        zext_ln1273_15_reg_14298[7 : 0] <= zext_ln1273_15_fu_6798_p1[7 : 0];
        zext_ln1273_2_reg_14746[7 : 0] <= zext_ln1273_2_fu_7640_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln813_20_reg_15020 <= add_ln813_20_fu_8632_p2;
        add_ln813_21_reg_15032 <= add_ln813_21_fu_8651_p2;
        add_ln813_reg_14836 <= add_ln813_fu_7882_p2;
        rhs_206_reg_15038 <= {{grp_fu_11490_p3[33:2]}};
        rhs_222_reg_15044 <= {{grp_fu_11497_p3[33:2]}};
        rhs_238_reg_15050 <= {{grp_fu_11504_p3[33:2]}};
        rhs_254_reg_15056 <= {{grp_fu_11511_p3[33:2]}};
        rhs_30_reg_14793 <= {{grp_fu_11315_p3[33:2]}};
        rhs_46_reg_14799 <= {{grp_fu_11324_p3[33:2]}};
        rhs_62_reg_14805 <= {{grp_fu_11333_p3[33:2]}};
        rhs_78_reg_14811 <= {{grp_fu_11342_p3[33:2]}};
        rhs_94_reg_14817 <= {{grp_fu_11351_p3[33:2]}};
        sext_ln1273_15_reg_14462 <= sext_ln1273_15_fu_7103_p1;
        sext_ln1273_31_reg_14473 <= sext_ln1273_31_fu_7123_p1;
        sext_ln1273_47_reg_14484 <= sext_ln1273_47_fu_7143_p1;
        sext_ln1273_63_reg_14495 <= sext_ln1273_63_fu_7163_p1;
        sext_ln1273_79_reg_14506 <= sext_ln1273_79_fu_7183_p1;
        sext_ln1273_95_reg_14517 <= sext_ln1273_95_fu_7203_p1;
        tmp_285_reg_14523 <= {{grp_fu_11026_p3[33:2]}};
        tmp_289_reg_14823 <= {{grp_fu_11360_p3[33:2]}};
        tmp_316_reg_14534 <= {{grp_fu_11035_p3[33:2]}};
        tmp_320_reg_14828 <= {{grp_fu_11368_p3[33:2]}};
        tmp_352_reg_14545 <= {{grp_fu_11044_p3[33:2]}};
        tmp_356_reg_14842 <= {{grp_fu_11376_p3[33:2]}};
        tmp_369_reg_14562 <= {{grp_fu_11053_p3[33:2]}};
        tmp_371_reg_14847 <= {{grp_fu_11384_p3[33:2]}};
        tmp_384_reg_14567 <= {{grp_fu_11062_p3[33:2]}};
        tmp_386_reg_14852 <= {{grp_fu_11392_p3[33:2]}};
        tmp_399_reg_14572 <= {{grp_fu_11071_p3[33:2]}};
        tmp_401_reg_14857 <= {{grp_fu_11400_p3[33:2]}};
        tmp_414_reg_14577 <= {{grp_fu_11080_p3[33:2]}};
        tmp_416_reg_14862 <= {{grp_fu_11408_p3[33:2]}};
        tmp_429_reg_14582 <= {{grp_fu_11089_p3[33:2]}};
        tmp_431_reg_14867 <= {{grp_fu_11416_p3[33:2]}};
        tmp_444_reg_14587 <= {{grp_fu_11098_p3[33:2]}};
        tmp_446_reg_14872 <= {{grp_fu_11424_p3[33:2]}};
        tmp_459_reg_14592 <= {{grp_fu_11107_p3[33:2]}};
        tmp_461_reg_14877 <= {{grp_fu_11433_p3[33:2]}};
        trunc_ln813_5_reg_15026 <= trunc_ln813_5_fu_8637_p1;
        zext_ln1273_16_reg_14450[7 : 0] <= zext_ln1273_16_fu_7100_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln813_26_reg_15071 <= add_ln813_26_fu_9074_p2;
        icmp_ln63_reg_11580 <= icmp_ln63_fu_946_p2;
        icmp_ln63_reg_11580_pp0_iter1_reg <= icmp_ln63_reg_11580;
        icmp_ln63_reg_11580_pp0_iter2_reg <= icmp_ln63_reg_11580_pp0_iter1_reg;
        icmp_ln63_reg_11580_pp0_iter3_reg <= icmp_ln63_reg_11580_pp0_iter2_reg;
        icmp_ln63_reg_11580_pp0_iter4_reg <= icmp_ln63_reg_11580_pp0_iter3_reg;
        icmp_ln63_reg_11580_pp0_iter5_reg <= icmp_ln63_reg_11580_pp0_iter4_reg;
        icmp_ln63_reg_11580_pp0_iter6_reg <= icmp_ln63_reg_11580_pp0_iter5_reg;
        icmp_ln63_reg_11580_pp0_iter7_reg <= icmp_ln63_reg_11580_pp0_iter6_reg;
        lhs_128_reg_14643 <= lhs_128_fu_7421_p1;
        lhs_269_reg_15083 <= {{select_ln1420_10_fu_9066_p3[191:160]}};
        select_ln1420_6_reg_15061 <= select_ln1420_6_fu_8720_p3;
        sext_ln1273_13_reg_14182 <= sext_ln1273_13_fu_6508_p1;
        sext_ln1273_29_reg_14193 <= sext_ln1273_29_fu_6528_p1;
        sext_ln1273_45_reg_14204 <= sext_ln1273_45_fu_6548_p1;
        sext_ln1273_61_reg_14215 <= sext_ln1273_61_fu_6568_p1;
        sext_ln1273_77_reg_14226 <= sext_ln1273_77_fu_6588_p1;
        sext_ln1273_93_reg_14237 <= sext_ln1273_93_fu_6608_p1;
        tmp_463_reg_15089 <= {{select_ln1420_6_fu_8720_p3[511:448]}};
        tmp_464_reg_15099 <= {{select_ln1420_6_fu_8720_p3[511:480]}};
        tmp_477_cast_reg_15066 <= {{select_ln1420_6_fu_8720_p3[479:416]}};
        tmp_478_cast_reg_15094 <= {{select_ln1420_6_fu_8720_p3[479:448]}};
        trunc_ln813_9_reg_15077 <= trunc_ln813_9_fu_9079_p1;
        zext_ln1273_14_reg_14170[7 : 0] <= zext_ln1273_14_fu_6505_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln63_fu_946_p2 == 1'd0))) begin
        and_ln65_reg_11594 <= and_ln65_fu_1126_p2;
        icmp_ln73_reg_11605 <= icmp_ln73_fu_1160_p2;
        or_ln65_reg_11584 <= or_ln65_fu_1048_p2;
        select_ln65_2_reg_11590 <= select_ln65_2_fu_1100_p3;
        select_ln67_reg_11600 <= select_ln67_fu_1144_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln63_reg_11580 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln73_reg_11605 == 1'd1))) begin
        image_block_3_fu_804 <= image_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln63_reg_11580 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        image_block_3_load_reg_12265 <= image_block_3_fu_804;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln63_reg_11580 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        patches_addr_reg_11619 <= zext_ln91_2_fu_1391_p1;
        tmp_102_reg_11700 <= {{patch_embed_weights_q0[255:240]}};
        tmp_104_reg_11705 <= {{patch_embed_weights_q0[271:256]}};
        tmp_106_reg_11710 <= {{patch_embed_weights_q0[287:272]}};
        tmp_107_reg_11715 <= {{patch_embed_weights_q0[303:288]}};
        tmp_110_reg_11720 <= {{patch_embed_weights_q0[319:304]}};
        tmp_112_reg_11725 <= {{patch_embed_weights_q0[335:320]}};
        tmp_114_reg_11730 <= {{patch_embed_weights_q0[351:336]}};
        tmp_116_reg_11735 <= {{patch_embed_weights_q0[367:352]}};
        tmp_118_reg_11740 <= {{patch_embed_weights_q0[383:368]}};
        tmp_120_reg_11745 <= {{patch_embed_weights_q0[399:384]}};
        tmp_122_reg_11750 <= {{patch_embed_weights_q0[415:400]}};
        tmp_124_reg_11755 <= {{patch_embed_weights_q0[431:416]}};
        tmp_126_reg_11760 <= {{patch_embed_weights_q0[447:432]}};
        tmp_128_reg_11765 <= {{patch_embed_weights_q0[463:448]}};
        tmp_130_reg_11770 <= {{patch_embed_weights_q0[479:464]}};
        tmp_132_reg_11775 <= {{patch_embed_weights_q0[495:480]}};
        tmp_134_reg_11780 <= {{patch_embed_weights_q0[511:496]}};
        tmp_135_reg_11785 <= {{patch_embed_weights_q0[527:512]}};
        tmp_137_reg_11790 <= {{patch_embed_weights_q0[543:528]}};
        tmp_138_reg_11795 <= {{patch_embed_weights_q0[559:544]}};
        tmp_141_reg_11800 <= {{patch_embed_weights_q0[575:560]}};
        tmp_143_reg_11805 <= {{patch_embed_weights_q0[591:576]}};
        tmp_145_reg_11810 <= {{patch_embed_weights_q0[607:592]}};
        tmp_147_reg_11815 <= {{patch_embed_weights_q0[623:608]}};
        tmp_149_reg_11820 <= {{patch_embed_weights_q0[639:624]}};
        tmp_151_reg_11825 <= {{patch_embed_weights_q0[655:640]}};
        tmp_153_reg_11830 <= {{patch_embed_weights_q0[671:656]}};
        tmp_155_reg_11835 <= {{patch_embed_weights_q0[687:672]}};
        tmp_157_reg_11840 <= {{patch_embed_weights_q0[703:688]}};
        tmp_159_reg_11845 <= {{patch_embed_weights_q0[719:704]}};
        tmp_161_reg_11850 <= {{patch_embed_weights_q0[735:720]}};
        tmp_163_reg_11855 <= {{patch_embed_weights_q0[751:736]}};
        tmp_165_reg_11860 <= {{patch_embed_weights_q0[767:752]}};
        tmp_166_reg_11865 <= {{patch_embed_weights_q0[783:768]}};
        tmp_168_reg_11870 <= {{patch_embed_weights_q0[799:784]}};
        tmp_170_reg_11875 <= {{patch_embed_weights_q0[815:800]}};
        tmp_173_reg_11880 <= {{patch_embed_weights_q0[831:816]}};
        tmp_175_reg_11885 <= {{patch_embed_weights_q0[847:832]}};
        tmp_177_reg_11890 <= {{patch_embed_weights_q0[863:848]}};
        tmp_179_reg_11895 <= {{patch_embed_weights_q0[879:864]}};
        tmp_181_reg_11900 <= {{patch_embed_weights_q0[895:880]}};
        tmp_183_reg_11905 <= {{patch_embed_weights_q0[911:896]}};
        tmp_185_reg_11910 <= {{patch_embed_weights_q0[927:912]}};
        tmp_187_reg_11915 <= {{patch_embed_weights_q0[943:928]}};
        tmp_189_reg_11920 <= {{patch_embed_weights_q0[959:944]}};
        tmp_191_reg_11925 <= {{patch_embed_weights_q0[975:960]}};
        tmp_193_reg_11930 <= {{patch_embed_weights_q0[991:976]}};
        tmp_195_reg_11935 <= {{patch_embed_weights_q0[1007:992]}};
        tmp_197_reg_11940 <= {{patch_embed_weights_q0[1023:1008]}};
        tmp_198_reg_11945 <= {{patch_embed_weights_q0[1039:1024]}};
        tmp_200_reg_11950 <= {{patch_embed_weights_q0[1055:1040]}};
        tmp_201_reg_11955 <= {{patch_embed_weights_q0[1071:1056]}};
        tmp_204_reg_11960 <= {{patch_embed_weights_q0[1087:1072]}};
        tmp_206_reg_11965 <= {{patch_embed_weights_q0[1103:1088]}};
        tmp_208_reg_11970 <= {{patch_embed_weights_q0[1119:1104]}};
        tmp_210_reg_11975 <= {{patch_embed_weights_q0[1135:1120]}};
        tmp_212_reg_11980 <= {{patch_embed_weights_q0[1151:1136]}};
        tmp_214_reg_11985 <= {{patch_embed_weights_q0[1167:1152]}};
        tmp_216_reg_11990 <= {{patch_embed_weights_q0[1183:1168]}};
        tmp_218_reg_11995 <= {{patch_embed_weights_q0[1199:1184]}};
        tmp_220_reg_12000 <= {{patch_embed_weights_q0[1215:1200]}};
        tmp_222_reg_12005 <= {{patch_embed_weights_q0[1231:1216]}};
        tmp_224_reg_12010 <= {{patch_embed_weights_q0[1247:1232]}};
        tmp_226_reg_12015 <= {{patch_embed_weights_q0[1263:1248]}};
        tmp_228_reg_12020 <= {{patch_embed_weights_q0[1279:1264]}};
        tmp_229_reg_12025 <= {{patch_embed_weights_q0[1295:1280]}};
        tmp_231_reg_12030 <= {{patch_embed_weights_q0[1311:1296]}};
        tmp_232_reg_12035 <= {{patch_embed_weights_q0[1327:1312]}};
        tmp_235_reg_12040 <= {{patch_embed_weights_q0[1343:1328]}};
        tmp_237_reg_12045 <= {{patch_embed_weights_q0[1359:1344]}};
        tmp_239_reg_12050 <= {{patch_embed_weights_q0[1375:1360]}};
        tmp_241_reg_12055 <= {{patch_embed_weights_q0[1391:1376]}};
        tmp_243_reg_12060 <= {{patch_embed_weights_q0[1407:1392]}};
        tmp_245_reg_12065 <= {{patch_embed_weights_q0[1423:1408]}};
        tmp_247_reg_12070 <= {{patch_embed_weights_q0[1439:1424]}};
        tmp_249_reg_12075 <= {{patch_embed_weights_q0[1455:1440]}};
        tmp_251_reg_12080 <= {{patch_embed_weights_q0[1471:1456]}};
        tmp_253_reg_12085 <= {{patch_embed_weights_q0[1487:1472]}};
        tmp_255_reg_12090 <= {{patch_embed_weights_q0[1503:1488]}};
        tmp_257_reg_12095 <= {{patch_embed_weights_q0[1519:1504]}};
        tmp_259_reg_12100 <= {{patch_embed_weights_q0[1535:1520]}};
        tmp_260_reg_12105 <= {{patch_embed_weights_q0[1551:1536]}};
        tmp_262_reg_12110 <= {{patch_embed_weights_q0[1567:1552]}};
        tmp_263_reg_12115 <= {{patch_embed_weights_q0[1583:1568]}};
        tmp_266_reg_12120 <= {{patch_embed_weights_q0[1599:1584]}};
        tmp_268_reg_12125 <= {{patch_embed_weights_q0[1615:1600]}};
        tmp_270_reg_12130 <= {{patch_embed_weights_q0[1631:1616]}};
        tmp_272_reg_12135 <= {{patch_embed_weights_q0[1647:1632]}};
        tmp_274_reg_12140 <= {{patch_embed_weights_q0[1663:1648]}};
        tmp_276_reg_12145 <= {{patch_embed_weights_q0[1679:1664]}};
        tmp_278_reg_12150 <= {{patch_embed_weights_q0[1695:1680]}};
        tmp_280_reg_12155 <= {{patch_embed_weights_q0[1711:1696]}};
        tmp_282_reg_12160 <= {{patch_embed_weights_q0[1727:1712]}};
        tmp_284_reg_12165 <= {{patch_embed_weights_q0[1743:1728]}};
        tmp_286_reg_12170 <= {{patch_embed_weights_q0[1759:1744]}};
        tmp_288_reg_12175 <= {{patch_embed_weights_q0[1775:1760]}};
        tmp_290_reg_12180 <= {{patch_embed_weights_q0[1791:1776]}};
        tmp_291_reg_12185 <= {{patch_embed_weights_q0[1807:1792]}};
        tmp_293_reg_12190 <= {{patch_embed_weights_q0[1823:1808]}};
        tmp_294_reg_12195 <= {{patch_embed_weights_q0[1839:1824]}};
        tmp_297_reg_12200 <= {{patch_embed_weights_q0[1855:1840]}};
        tmp_299_reg_12205 <= {{patch_embed_weights_q0[1871:1856]}};
        tmp_301_reg_12210 <= {{patch_embed_weights_q0[1887:1872]}};
        tmp_303_reg_12215 <= {{patch_embed_weights_q0[1903:1888]}};
        tmp_305_reg_12220 <= {{patch_embed_weights_q0[1919:1904]}};
        tmp_307_reg_12225 <= {{patch_embed_weights_q0[1935:1920]}};
        tmp_309_reg_12230 <= {{patch_embed_weights_q0[1951:1936]}};
        tmp_311_reg_12235 <= {{patch_embed_weights_q0[1967:1952]}};
        tmp_313_reg_12240 <= {{patch_embed_weights_q0[1983:1968]}};
        tmp_315_reg_12245 <= {{patch_embed_weights_q0[1999:1984]}};
        tmp_317_reg_12250 <= {{patch_embed_weights_q0[2015:2000]}};
        tmp_319_reg_12255 <= {{patch_embed_weights_q0[2031:2016]}};
        tmp_321_reg_12260 <= {{patch_embed_weights_q0[2047:2032]}};
        tmp_60_reg_11630 <= {{patch_embed_weights_q0[31:16]}};
        tmp_61_reg_11635 <= {{patch_embed_weights_q0[47:32]}};
        tmp_63_reg_11640 <= {{patch_embed_weights_q0[63:48]}};
        tmp_69_reg_11645 <= {{patch_embed_weights_q0[79:64]}};
        tmp_72_reg_11650 <= {{patch_embed_weights_q0[95:80]}};
        tmp_75_reg_11655 <= {{patch_embed_weights_q0[111:96]}};
        tmp_78_reg_11660 <= {{patch_embed_weights_q0[127:112]}};
        tmp_81_reg_11665 <= {{patch_embed_weights_q0[143:128]}};
        tmp_84_reg_11670 <= {{patch_embed_weights_q0[159:144]}};
        tmp_87_reg_11675 <= {{patch_embed_weights_q0[175:160]}};
        tmp_90_reg_11680 <= {{patch_embed_weights_q0[191:176]}};
        tmp_93_reg_11685 <= {{patch_embed_weights_q0[207:192]}};
        tmp_96_reg_11690 <= {{patch_embed_weights_q0[223:208]}};
        tmp_99_reg_11695 <= {{patch_embed_weights_q0[239:224]}};
        trunc_ln1273_reg_11625 <= trunc_ln1273_fu_1614_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        patches_load_1_reg_14923 <= patches_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_load_reg_14637 <= patches_q0;
    end
end

always @ (*) begin
    if (((icmp_ln63_reg_11580 == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln63_reg_11580_pp0_iter7_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter7_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter7_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to8 = 1'b1;
    end else begin
        ap_idle_pp0_1to8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_condition_exit_pp0_iter0_stage2_pp0_iter7_reg))) begin
        ap_loop_exit_ready_delayed = 1'b1;
    end else begin
        ap_loop_exit_ready_delayed = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_channel_2 = 2'd0;
    end else begin
        ap_sig_allocacmp_channel_2 = channel_fu_796;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_dim_block_load = 5'd0;
    end else begin
        ap_sig_allocacmp_dim_block_load = dim_block_fu_776;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_dim_load = 8'd0;
    end else begin
        ap_sig_allocacmp_dim_load = dim_fu_772;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten26_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten26_load = indvar_flatten26_fu_792;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten68_load = 14'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten68_load = indvar_flatten68_fu_800;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_784;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_patch_x_base_2 = 5'd0;
    end else begin
        ap_sig_allocacmp_patch_x_base_2 = patch_x_base_fu_780;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_y_offset_2 = 5'd0;
    end else begin
        ap_sig_allocacmp_y_offset_2 = y_offset_fu_788;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10000_ce = 1'b1;
    end else begin
        grp_fu_10000_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10009_ce = 1'b1;
    end else begin
        grp_fu_10009_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10018_ce = 1'b1;
    end else begin
        grp_fu_10018_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10027_ce = 1'b1;
    end else begin
        grp_fu_10027_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10036_ce = 1'b1;
    end else begin
        grp_fu_10036_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10045_ce = 1'b1;
    end else begin
        grp_fu_10045_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10054_ce = 1'b1;
    end else begin
        grp_fu_10054_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10063_ce = 1'b1;
    end else begin
        grp_fu_10063_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10072_ce = 1'b1;
    end else begin
        grp_fu_10072_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10081_ce = 1'b1;
    end else begin
        grp_fu_10081_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10090_ce = 1'b1;
    end else begin
        grp_fu_10090_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10099_ce = 1'b1;
    end else begin
        grp_fu_10099_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10108_ce = 1'b1;
    end else begin
        grp_fu_10108_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10117_ce = 1'b1;
    end else begin
        grp_fu_10117_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10126_ce = 1'b1;
    end else begin
        grp_fu_10126_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10135_ce = 1'b1;
    end else begin
        grp_fu_10135_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10144_ce = 1'b1;
    end else begin
        grp_fu_10144_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10153_ce = 1'b1;
    end else begin
        grp_fu_10153_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10162_ce = 1'b1;
    end else begin
        grp_fu_10162_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10171_ce = 1'b1;
    end else begin
        grp_fu_10171_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10180_ce = 1'b1;
    end else begin
        grp_fu_10180_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10189_ce = 1'b1;
    end else begin
        grp_fu_10189_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10198_ce = 1'b1;
    end else begin
        grp_fu_10198_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10207_ce = 1'b1;
    end else begin
        grp_fu_10207_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10216_ce = 1'b1;
    end else begin
        grp_fu_10216_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10225_ce = 1'b1;
    end else begin
        grp_fu_10225_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10234_ce = 1'b1;
    end else begin
        grp_fu_10234_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10243_ce = 1'b1;
    end else begin
        grp_fu_10243_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10252_ce = 1'b1;
    end else begin
        grp_fu_10252_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10261_ce = 1'b1;
    end else begin
        grp_fu_10261_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10270_ce = 1'b1;
    end else begin
        grp_fu_10270_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10279_ce = 1'b1;
    end else begin
        grp_fu_10279_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10288_ce = 1'b1;
    end else begin
        grp_fu_10288_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10297_ce = 1'b1;
    end else begin
        grp_fu_10297_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10306_ce = 1'b1;
    end else begin
        grp_fu_10306_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10315_ce = 1'b1;
    end else begin
        grp_fu_10315_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10324_ce = 1'b1;
    end else begin
        grp_fu_10324_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10333_ce = 1'b1;
    end else begin
        grp_fu_10333_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10342_ce = 1'b1;
    end else begin
        grp_fu_10342_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10351_ce = 1'b1;
    end else begin
        grp_fu_10351_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10360_ce = 1'b1;
    end else begin
        grp_fu_10360_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10369_ce = 1'b1;
    end else begin
        grp_fu_10369_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10378_ce = 1'b1;
    end else begin
        grp_fu_10378_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10387_ce = 1'b1;
    end else begin
        grp_fu_10387_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10396_ce = 1'b1;
    end else begin
        grp_fu_10396_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10405_ce = 1'b1;
    end else begin
        grp_fu_10405_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10414_ce = 1'b1;
    end else begin
        grp_fu_10414_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10423_ce = 1'b1;
    end else begin
        grp_fu_10423_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10432_ce = 1'b1;
    end else begin
        grp_fu_10432_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10441_ce = 1'b1;
    end else begin
        grp_fu_10441_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10450_ce = 1'b1;
    end else begin
        grp_fu_10450_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10459_ce = 1'b1;
    end else begin
        grp_fu_10459_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10468_ce = 1'b1;
    end else begin
        grp_fu_10468_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10477_ce = 1'b1;
    end else begin
        grp_fu_10477_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10486_ce = 1'b1;
    end else begin
        grp_fu_10486_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10495_ce = 1'b1;
    end else begin
        grp_fu_10495_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10504_ce = 1'b1;
    end else begin
        grp_fu_10504_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10513_ce = 1'b1;
    end else begin
        grp_fu_10513_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10522_ce = 1'b1;
    end else begin
        grp_fu_10522_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10531_ce = 1'b1;
    end else begin
        grp_fu_10531_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10540_ce = 1'b1;
    end else begin
        grp_fu_10540_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10549_ce = 1'b1;
    end else begin
        grp_fu_10549_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10558_ce = 1'b1;
    end else begin
        grp_fu_10558_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10567_ce = 1'b1;
    end else begin
        grp_fu_10567_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10576_ce = 1'b1;
    end else begin
        grp_fu_10576_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10585_ce = 1'b1;
    end else begin
        grp_fu_10585_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10594_ce = 1'b1;
    end else begin
        grp_fu_10594_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10603_ce = 1'b1;
    end else begin
        grp_fu_10603_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10612_ce = 1'b1;
    end else begin
        grp_fu_10612_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10621_ce = 1'b1;
    end else begin
        grp_fu_10621_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10630_ce = 1'b1;
    end else begin
        grp_fu_10630_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10639_ce = 1'b1;
    end else begin
        grp_fu_10639_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10648_ce = 1'b1;
    end else begin
        grp_fu_10648_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10657_ce = 1'b1;
    end else begin
        grp_fu_10657_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10666_ce = 1'b1;
    end else begin
        grp_fu_10666_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10675_ce = 1'b1;
    end else begin
        grp_fu_10675_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10684_ce = 1'b1;
    end else begin
        grp_fu_10684_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10693_ce = 1'b1;
    end else begin
        grp_fu_10693_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10702_ce = 1'b1;
    end else begin
        grp_fu_10702_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10711_ce = 1'b1;
    end else begin
        grp_fu_10711_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10720_ce = 1'b1;
    end else begin
        grp_fu_10720_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10729_ce = 1'b1;
    end else begin
        grp_fu_10729_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10738_ce = 1'b1;
    end else begin
        grp_fu_10738_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10747_ce = 1'b1;
    end else begin
        grp_fu_10747_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10756_ce = 1'b1;
    end else begin
        grp_fu_10756_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10765_ce = 1'b1;
    end else begin
        grp_fu_10765_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10774_ce = 1'b1;
    end else begin
        grp_fu_10774_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10783_ce = 1'b1;
    end else begin
        grp_fu_10783_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10792_ce = 1'b1;
    end else begin
        grp_fu_10792_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10801_ce = 1'b1;
    end else begin
        grp_fu_10801_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10810_ce = 1'b1;
    end else begin
        grp_fu_10810_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10819_ce = 1'b1;
    end else begin
        grp_fu_10819_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10828_ce = 1'b1;
    end else begin
        grp_fu_10828_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10837_ce = 1'b1;
    end else begin
        grp_fu_10837_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10846_ce = 1'b1;
    end else begin
        grp_fu_10846_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10855_ce = 1'b1;
    end else begin
        grp_fu_10855_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10864_ce = 1'b1;
    end else begin
        grp_fu_10864_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10873_ce = 1'b1;
    end else begin
        grp_fu_10873_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10882_ce = 1'b1;
    end else begin
        grp_fu_10882_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10891_ce = 1'b1;
    end else begin
        grp_fu_10891_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10900_ce = 1'b1;
    end else begin
        grp_fu_10900_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10909_ce = 1'b1;
    end else begin
        grp_fu_10909_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10918_ce = 1'b1;
    end else begin
        grp_fu_10918_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10927_ce = 1'b1;
    end else begin
        grp_fu_10927_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10936_ce = 1'b1;
    end else begin
        grp_fu_10936_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10945_ce = 1'b1;
    end else begin
        grp_fu_10945_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10954_ce = 1'b1;
    end else begin
        grp_fu_10954_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10963_ce = 1'b1;
    end else begin
        grp_fu_10963_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10972_ce = 1'b1;
    end else begin
        grp_fu_10972_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10981_ce = 1'b1;
    end else begin
        grp_fu_10981_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10990_ce = 1'b1;
    end else begin
        grp_fu_10990_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_10999_ce = 1'b1;
    end else begin
        grp_fu_10999_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11008_ce = 1'b1;
    end else begin
        grp_fu_11008_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11017_ce = 1'b1;
    end else begin
        grp_fu_11017_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11026_ce = 1'b1;
    end else begin
        grp_fu_11026_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11035_ce = 1'b1;
    end else begin
        grp_fu_11035_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11044_ce = 1'b1;
    end else begin
        grp_fu_11044_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11053_ce = 1'b1;
    end else begin
        grp_fu_11053_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11062_ce = 1'b1;
    end else begin
        grp_fu_11062_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11071_ce = 1'b1;
    end else begin
        grp_fu_11071_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11080_ce = 1'b1;
    end else begin
        grp_fu_11080_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11089_ce = 1'b1;
    end else begin
        grp_fu_11089_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11098_ce = 1'b1;
    end else begin
        grp_fu_11098_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11107_ce = 1'b1;
    end else begin
        grp_fu_11107_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11116_ce = 1'b1;
    end else begin
        grp_fu_11116_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11125_ce = 1'b1;
    end else begin
        grp_fu_11125_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11134_ce = 1'b1;
    end else begin
        grp_fu_11134_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11143_ce = 1'b1;
    end else begin
        grp_fu_11143_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11152_ce = 1'b1;
    end else begin
        grp_fu_11152_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11161_ce = 1'b1;
    end else begin
        grp_fu_11161_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11170_ce = 1'b1;
    end else begin
        grp_fu_11170_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11179_ce = 1'b1;
    end else begin
        grp_fu_11179_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11188_ce = 1'b1;
    end else begin
        grp_fu_11188_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11197_ce = 1'b1;
    end else begin
        grp_fu_11197_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11206_ce = 1'b1;
    end else begin
        grp_fu_11206_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11215_ce = 1'b1;
    end else begin
        grp_fu_11215_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11224_ce = 1'b1;
    end else begin
        grp_fu_11224_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11232_ce = 1'b1;
    end else begin
        grp_fu_11232_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11240_ce = 1'b1;
    end else begin
        grp_fu_11240_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11248_ce = 1'b1;
    end else begin
        grp_fu_11248_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11256_ce = 1'b1;
    end else begin
        grp_fu_11256_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11264_ce = 1'b1;
    end else begin
        grp_fu_11264_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11272_ce = 1'b1;
    end else begin
        grp_fu_11272_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11280_ce = 1'b1;
    end else begin
        grp_fu_11280_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11288_ce = 1'b1;
    end else begin
        grp_fu_11288_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11297_ce = 1'b1;
    end else begin
        grp_fu_11297_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11306_ce = 1'b1;
    end else begin
        grp_fu_11306_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11315_ce = 1'b1;
    end else begin
        grp_fu_11315_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11324_ce = 1'b1;
    end else begin
        grp_fu_11324_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11333_ce = 1'b1;
    end else begin
        grp_fu_11333_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11342_ce = 1'b1;
    end else begin
        grp_fu_11342_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11351_ce = 1'b1;
    end else begin
        grp_fu_11351_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11360_ce = 1'b1;
    end else begin
        grp_fu_11360_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11368_ce = 1'b1;
    end else begin
        grp_fu_11368_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11376_ce = 1'b1;
    end else begin
        grp_fu_11376_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11384_ce = 1'b1;
    end else begin
        grp_fu_11384_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11392_ce = 1'b1;
    end else begin
        grp_fu_11392_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11400_ce = 1'b1;
    end else begin
        grp_fu_11400_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11408_ce = 1'b1;
    end else begin
        grp_fu_11408_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11416_ce = 1'b1;
    end else begin
        grp_fu_11416_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11424_ce = 1'b1;
    end else begin
        grp_fu_11424_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11433_ce = 1'b1;
    end else begin
        grp_fu_11433_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11442_ce = 1'b1;
    end else begin
        grp_fu_11442_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11450_ce = 1'b1;
    end else begin
        grp_fu_11450_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11458_ce = 1'b1;
    end else begin
        grp_fu_11458_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11466_ce = 1'b1;
    end else begin
        grp_fu_11466_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11474_ce = 1'b1;
    end else begin
        grp_fu_11474_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11482_ce = 1'b1;
    end else begin
        grp_fu_11482_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11490_ce = 1'b1;
    end else begin
        grp_fu_11490_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11497_ce = 1'b1;
    end else begin
        grp_fu_11497_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11504_ce = 1'b1;
    end else begin
        grp_fu_11504_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_11511_ce = 1'b1;
    end else begin
        grp_fu_11511_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9276_ce = 1'b1;
    end else begin
        grp_fu_9276_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9283_ce = 1'b1;
    end else begin
        grp_fu_9283_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9290_ce = 1'b1;
    end else begin
        grp_fu_9290_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9297_ce = 1'b1;
    end else begin
        grp_fu_9297_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9304_ce = 1'b1;
    end else begin
        grp_fu_9304_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9311_ce = 1'b1;
    end else begin
        grp_fu_9311_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9318_ce = 1'b1;
    end else begin
        grp_fu_9318_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9325_ce = 1'b1;
    end else begin
        grp_fu_9325_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9332_ce = 1'b1;
    end else begin
        grp_fu_9332_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9339_ce = 1'b1;
    end else begin
        grp_fu_9339_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9346_ce = 1'b1;
    end else begin
        grp_fu_9346_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9353_ce = 1'b1;
    end else begin
        grp_fu_9353_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9360_ce = 1'b1;
    end else begin
        grp_fu_9360_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9367_ce = 1'b1;
    end else begin
        grp_fu_9367_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9374_ce = 1'b1;
    end else begin
        grp_fu_9374_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9381_ce = 1'b1;
    end else begin
        grp_fu_9381_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9388_ce = 1'b1;
    end else begin
        grp_fu_9388_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9397_ce = 1'b1;
    end else begin
        grp_fu_9397_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9406_ce = 1'b1;
    end else begin
        grp_fu_9406_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9415_ce = 1'b1;
    end else begin
        grp_fu_9415_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9424_ce = 1'b1;
    end else begin
        grp_fu_9424_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9433_ce = 1'b1;
    end else begin
        grp_fu_9433_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9442_ce = 1'b1;
    end else begin
        grp_fu_9442_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9451_ce = 1'b1;
    end else begin
        grp_fu_9451_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9460_ce = 1'b1;
    end else begin
        grp_fu_9460_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9469_ce = 1'b1;
    end else begin
        grp_fu_9469_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9478_ce = 1'b1;
    end else begin
        grp_fu_9478_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9487_ce = 1'b1;
    end else begin
        grp_fu_9487_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9496_ce = 1'b1;
    end else begin
        grp_fu_9496_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9505_ce = 1'b1;
    end else begin
        grp_fu_9505_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9514_ce = 1'b1;
    end else begin
        grp_fu_9514_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9523_ce = 1'b1;
    end else begin
        grp_fu_9523_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9532_ce = 1'b1;
    end else begin
        grp_fu_9532_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9541_ce = 1'b1;
    end else begin
        grp_fu_9541_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9550_ce = 1'b1;
    end else begin
        grp_fu_9550_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9559_ce = 1'b1;
    end else begin
        grp_fu_9559_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9568_ce = 1'b1;
    end else begin
        grp_fu_9568_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9577_ce = 1'b1;
    end else begin
        grp_fu_9577_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9586_ce = 1'b1;
    end else begin
        grp_fu_9586_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9595_ce = 1'b1;
    end else begin
        grp_fu_9595_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9604_ce = 1'b1;
    end else begin
        grp_fu_9604_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9613_ce = 1'b1;
    end else begin
        grp_fu_9613_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9622_ce = 1'b1;
    end else begin
        grp_fu_9622_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9631_ce = 1'b1;
    end else begin
        grp_fu_9631_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9640_ce = 1'b1;
    end else begin
        grp_fu_9640_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9649_ce = 1'b1;
    end else begin
        grp_fu_9649_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9658_ce = 1'b1;
    end else begin
        grp_fu_9658_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9667_ce = 1'b1;
    end else begin
        grp_fu_9667_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9676_ce = 1'b1;
    end else begin
        grp_fu_9676_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9685_ce = 1'b1;
    end else begin
        grp_fu_9685_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9694_ce = 1'b1;
    end else begin
        grp_fu_9694_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9703_ce = 1'b1;
    end else begin
        grp_fu_9703_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9712_ce = 1'b1;
    end else begin
        grp_fu_9712_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9721_ce = 1'b1;
    end else begin
        grp_fu_9721_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9730_ce = 1'b1;
    end else begin
        grp_fu_9730_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9739_ce = 1'b1;
    end else begin
        grp_fu_9739_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9748_ce = 1'b1;
    end else begin
        grp_fu_9748_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9757_ce = 1'b1;
    end else begin
        grp_fu_9757_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9766_ce = 1'b1;
    end else begin
        grp_fu_9766_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9775_ce = 1'b1;
    end else begin
        grp_fu_9775_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9784_ce = 1'b1;
    end else begin
        grp_fu_9784_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9793_ce = 1'b1;
    end else begin
        grp_fu_9793_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9802_ce = 1'b1;
    end else begin
        grp_fu_9802_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9811_ce = 1'b1;
    end else begin
        grp_fu_9811_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9820_ce = 1'b1;
    end else begin
        grp_fu_9820_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9829_ce = 1'b1;
    end else begin
        grp_fu_9829_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9838_ce = 1'b1;
    end else begin
        grp_fu_9838_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9847_ce = 1'b1;
    end else begin
        grp_fu_9847_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9856_ce = 1'b1;
    end else begin
        grp_fu_9856_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9865_ce = 1'b1;
    end else begin
        grp_fu_9865_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9874_ce = 1'b1;
    end else begin
        grp_fu_9874_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9883_ce = 1'b1;
    end else begin
        grp_fu_9883_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9892_ce = 1'b1;
    end else begin
        grp_fu_9892_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9901_ce = 1'b1;
    end else begin
        grp_fu_9901_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9910_ce = 1'b1;
    end else begin
        grp_fu_9910_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9919_ce = 1'b1;
    end else begin
        grp_fu_9919_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9928_ce = 1'b1;
    end else begin
        grp_fu_9928_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9937_ce = 1'b1;
    end else begin
        grp_fu_9937_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9946_ce = 1'b1;
    end else begin
        grp_fu_9946_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9955_ce = 1'b1;
    end else begin
        grp_fu_9955_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9964_ce = 1'b1;
    end else begin
        grp_fu_9964_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9973_ce = 1'b1;
    end else begin
        grp_fu_9973_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9982_ce = 1'b1;
    end else begin
        grp_fu_9982_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_9991_ce = 1'b1;
    end else begin
        grp_fu_9991_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op145_read_state2 == 1'b1))) begin
        image_stream_blk_n = image_stream_empty_n;
    end else begin
        image_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op145_read_state2 == 1'b1))) begin
        image_stream_read = 1'b1;
    end else begin
        image_stream_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patch_embed_bias_ce0 = 1'b1;
    end else begin
        patch_embed_bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patch_embed_weights_ce0 = 1'b1;
    end else begin
        patch_embed_weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        patches_address0 = patches_addr_reg_11619_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_address0 = patches_addr_reg_11619_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        patches_address0 = patches_addr_reg_11619_pp0_iter5_reg;
    end else begin
        patches_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        patches_address1 = patches_addr_reg_11619_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        patches_address1 = zext_ln91_2_fu_1391_p1;
    end else begin
        patches_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_ce0 = 1'b1;
    end else begin
        patches_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        patches_ce1 = 1'b1;
    end else begin
        patches_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        patches_d1 = tmp_323_fu_7870_p5;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        patches_d1 = sext_ln91_fu_1609_p1;
    end else begin
        patches_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        patches_we0 = 1'b1;
    end else begin
        patches_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1420_fu_7847_p2 == 1'd1)) | ((icmp_ln63_reg_11580 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln65_2_reg_11590 == 1'd1)))) begin
        patches_we1 = 1'b1;
    end else begin
        patches_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to8 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1273_1_fu_1213_p2 = (tmp_51_fu_1205_p3 + select_ln65_1_cast_fu_1062_p1);

assign add_ln1273_fu_1199_p2 = (sub_ln1273_fu_1193_p2 + zext_ln1273_3_fu_992_p1);

assign add_ln63_1_fu_952_p2 = (ap_sig_allocacmp_indvar_flatten68_load + 14'd1);

assign add_ln63_fu_964_p2 = (ap_sig_allocacmp_channel_2 + 2'd1);

assign add_ln65_1_fu_1250_p2 = (ap_sig_allocacmp_indvar_flatten26_load + 13'd1);

assign add_ln65_fu_1042_p2 = (select_ln63_fu_976_p3 + 5'd1);

assign add_ln67_1_fu_1236_p2 = (ap_sig_allocacmp_indvar_flatten_load + 9'd1);

assign add_ln67_fu_1326_p2 = (select_ln65_fu_1312_p3 + 5'd2);

assign add_ln69_1_fu_1230_p2 = (select_ln67_fu_1144_p3 + 5'd1);

assign add_ln69_fu_1224_p2 = (select_ln67_1_fu_1152_p3 + 8'd8);

assign add_ln813_15_fu_8102_p2 = ($signed(lhs_129_fu_8036_p4) + $signed(rhs_30_reg_14793));

assign add_ln813_16_fu_8190_p2 = ($signed(lhs_130_fu_8121_p4) + $signed(rhs_46_reg_14799));

assign add_ln813_17_fu_8278_p2 = ($signed(lhs_131_fu_8209_p4) + $signed(rhs_62_reg_14805));

assign add_ln813_18_fu_8366_p2 = ($signed(lhs_132_fu_8297_p4) + $signed(rhs_78_reg_14811));

assign add_ln813_19_fu_8567_p2 = ($signed(lhs_133_reg_14945) + $signed(rhs_94_reg_14817));

assign add_ln813_20_fu_8632_p2 = ($signed(lhs_134_fu_8584_p4) + $signed(rhs_110_reg_14912));

assign add_ln813_21_fu_8651_p2 = (lhs_135_fu_8641_p4 + rhs_126_reg_14918);

assign add_ln813_22_fu_8519_p2 = ($signed(lhs_264_fu_8479_p4) + $signed(rhs_255_fu_8415_p4));

assign add_ln813_23_fu_8810_p2 = ($signed(lhs_265_fu_8744_p4) + $signed(rhs_158_reg_14966));

assign add_ln813_24_fu_8898_p2 = ($signed(lhs_266_fu_8829_p4) + $signed(rhs_174_reg_14972));

assign add_ln813_25_fu_8986_p2 = ($signed(lhs_267_fu_8917_p4) + $signed(rhs_190_reg_14978));

assign add_ln813_26_fu_9074_p2 = ($signed(lhs_268_fu_9005_p4) + $signed(rhs_206_reg_15038));

assign add_ln813_27_fu_9165_p2 = ($signed(lhs_269_reg_15083) + $signed(rhs_222_reg_15044));

assign add_ln813_28_fu_9230_p2 = ($signed(lhs_270_fu_9182_p4) + $signed(rhs_238_reg_15050));

assign add_ln813_29_fu_9249_p2 = (lhs_271_fu_9239_p4 + rhs_254_reg_15056);

assign add_ln813_fu_7882_p2 = ($signed(lhs_128_reg_14643) + $signed(rhs_127_fu_7762_p4));

assign add_ln91_fu_1385_p2 = (sub_ln91_fu_1369_p2 + zext_ln91_1_fu_1382_p1);

assign and_ln63_1_fu_1036_p2 = (xor_ln63_fu_1018_p2 & icmp_ln67_fu_1030_p2);

assign and_ln63_fu_1120_p2 = (xor_ln63_fu_1018_p2 & icmp_ln69_fu_1024_p2);

assign and_ln65_fu_1126_p2 = (or_ln65_1_fu_1114_p2 & and_ln63_fu_1120_p2);

assign and_ln808_10_fu_9148_p5 = {{{{tmp_478_cast_reg_15094}, {32'd0}}, {add_ln813_26_reg_15071}}, {trunc_ln813_9_reg_15077}};

assign and_ln808_11_fu_9211_p5 = {{{{tmp_464_reg_15099}, {32'd0}}, {add_ln813_27_fu_9165_p2}}, {trunc_ln813_10_fu_9169_p1}};

assign and_ln808_1_fu_8085_p4 = {{{tmp_331_cast1_fu_8075_p4}, {32'd0}}, {add_ln813_reg_14836}};

assign and_ln808_2_fu_8170_p5 = {{{{tmp_332_cast1_fu_8160_p4}, {32'd0}}, {add_ln813_15_fu_8102_p2}}, {trunc_ln813_fu_8107_p1}};

assign and_ln808_3_fu_8258_p5 = {{{{tmp_333_cast1_fu_8248_p4}, {32'd0}}, {add_ln813_16_fu_8190_p2}}, {trunc_ln813_1_fu_8195_p1}};

assign and_ln808_4_fu_8346_p5 = {{{{tmp_334_cast1_fu_8336_p4}, {32'd0}}, {add_ln813_17_fu_8278_p2}}, {trunc_ln813_2_fu_8283_p1}};

assign and_ln808_5_fu_8550_p5 = {{{{tmp_335_cast_reg_14956}, {32'd0}}, {add_ln813_18_reg_14933}}, {trunc_ln813_3_reg_14939}};

assign and_ln808_6_fu_8613_p5 = {{{{tmp_325_reg_14961}, {32'd0}}, {add_ln813_19_fu_8567_p2}}, {trunc_ln813_4_fu_8571_p1}};

assign and_ln808_7_fu_9054_p5 = {{{{tmp_477_cast1_fu_9044_p4}, {32'd0}}, {add_ln813_25_fu_8986_p2}}, {trunc_ln813_8_fu_8991_p1}};

assign and_ln808_8_fu_8793_p4 = {{{tmp_474_cast1_fu_8783_p4}, {32'd0}}, {add_ln813_22_reg_15014}};

assign and_ln808_9_fu_8878_p5 = {{{{tmp_475_cast1_fu_8868_p4}, {32'd0}}, {add_ln813_23_fu_8810_p2}}, {trunc_ln813_6_fu_8815_p1}};

assign and_ln808_s_fu_8966_p5 = {{{{tmp_476_cast1_fu_8956_p4}, {32'd0}}, {add_ln813_24_fu_8898_p2}}, {trunc_ln813_7_fu_8903_p1}};

assign and_ln_fu_7862_p3 = {{tmp_322_fu_7853_p4}, {32'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((image_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op145_read_state2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((image_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op145_read_state2 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (ap_done_reg == 1'b1);
end

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

assign ap_block_state20_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((image_stream_empty_n == 1'b0) & (ap_predicate_op145_read_state2 == 1'b1));
end

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1932 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1947 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

always @ (*) begin
    ap_predicate_op145_read_state2 = ((icmp_ln63_reg_11580 == 1'd0) & (icmp_ln73_reg_11605 == 1'd1));
end

assign empty_193_fu_916_p2 = (empty_fu_912_p1 | ap_sig_allocacmp_channel_2);

assign empty_194_fu_940_p2 = ((tmp_s_fu_932_p3 == 4'd0) ? 1'b1 : 1'b0);

assign empty_195_fu_1066_p1 = add_ln65_fu_1042_p2[1:0];

assign empty_fu_912_p1 = ap_sig_allocacmp_y_offset_2[1:0];

assign grp_fu_10000_p0 = zext_ln1273_6_fu_4029_p1;

assign grp_fu_10000_p1 = sext_ln1273_69_fu_4128_p1;

assign grp_fu_10000_p2 = {{tmp_207_fu_4759_p4}, {2'd0}};

assign grp_fu_10009_p0 = zext_ln1273_6_fu_4029_p1;

assign grp_fu_10009_p1 = sext_ln1273_85_fu_4152_p1;

assign grp_fu_10009_p2 = {{tmp_238_fu_4779_p4}, {2'd0}};

assign grp_fu_10018_p0 = zext_ln1273_6_fu_4029_p1;

assign grp_fu_10018_p1 = sext_ln1273_101_fu_4176_p1;

assign grp_fu_10018_p2 = {{tmp_269_fu_4799_p4}, {2'd0}};

assign grp_fu_10027_p0 = zext_ln1273_6_fu_4029_p1;

assign grp_fu_10027_p1 = sext_ln1273_117_fu_4200_p1;

assign grp_fu_10027_p2 = {{tmp_300_fu_4819_p4}, {2'd0}};

assign grp_fu_10036_p0 = zext_ln1273_22_fu_4224_p1;

assign grp_fu_10036_p1 = sext_ln1273_5_fu_4032_p1;

assign grp_fu_10036_p2 = {{tmp_336_fu_4839_p4}, {2'd0}};

assign grp_fu_10045_p0 = zext_ln1273_22_fu_4224_p1;

assign grp_fu_10045_p1 = sext_ln1273_21_fu_4056_p1;

assign grp_fu_10045_p2 = {{tmp_361_fu_4859_p4}, {2'd0}};

assign grp_fu_10054_p0 = zext_ln1273_22_fu_4224_p1;

assign grp_fu_10054_p1 = sext_ln1273_37_fu_4080_p1;

assign grp_fu_10054_p2 = {{tmp_376_fu_4876_p4}, {2'd0}};

assign grp_fu_10063_p0 = zext_ln1273_22_fu_4224_p1;

assign grp_fu_10063_p1 = sext_ln1273_53_fu_4104_p1;

assign grp_fu_10063_p2 = {{tmp_391_fu_4893_p4}, {2'd0}};

assign grp_fu_10072_p0 = zext_ln1273_22_fu_4224_p1;

assign grp_fu_10072_p1 = sext_ln1273_69_fu_4128_p1;

assign grp_fu_10072_p2 = {{tmp_406_fu_4910_p4}, {2'd0}};

assign grp_fu_10081_p0 = zext_ln1273_22_fu_4224_p1;

assign grp_fu_10081_p1 = sext_ln1273_85_fu_4152_p1;

assign grp_fu_10081_p2 = {{tmp_421_fu_4927_p4}, {2'd0}};

assign grp_fu_10090_p0 = zext_ln1273_22_fu_4224_p1;

assign grp_fu_10090_p1 = sext_ln1273_101_fu_4176_p1;

assign grp_fu_10090_p2 = {{tmp_436_fu_4944_p4}, {2'd0}};

assign grp_fu_10099_p0 = zext_ln1273_22_fu_4224_p1;

assign grp_fu_10099_p1 = sext_ln1273_117_fu_4200_p1;

assign grp_fu_10099_p2 = {{tmp_451_fu_4961_p4}, {2'd0}};

assign grp_fu_10108_p0 = zext_ln1273_7_fu_4391_p1;

assign grp_fu_10108_p1 = sext_ln1273_6_fu_4394_p1;

assign grp_fu_10108_p2 = {{tmp_74_fu_4978_p4}, {2'd0}};

assign grp_fu_10117_p0 = zext_ln1273_7_fu_4391_p1;

assign grp_fu_10117_p1 = sext_ln1273_22_fu_4414_p1;

assign grp_fu_10117_p2 = {{tmp_115_fu_5001_p4}, {2'd0}};

assign grp_fu_10126_p0 = zext_ln1273_7_fu_4391_p1;

assign grp_fu_10126_p1 = sext_ln1273_38_fu_4434_p1;

assign grp_fu_10126_p2 = {{tmp_146_fu_5021_p4}, {2'd0}};

assign grp_fu_10135_p0 = zext_ln1273_7_fu_4391_p1;

assign grp_fu_10135_p1 = sext_ln1273_54_fu_4454_p1;

assign grp_fu_10135_p2 = {{tmp_178_fu_5041_p4}, {2'd0}};

assign grp_fu_10144_p0 = zext_ln1273_7_fu_4391_p1;

assign grp_fu_10144_p1 = sext_ln1273_70_fu_4474_p1;

assign grp_fu_10144_p2 = {{tmp_209_fu_5061_p4}, {2'd0}};

assign grp_fu_10153_p0 = zext_ln1273_7_fu_4391_p1;

assign grp_fu_10153_p1 = sext_ln1273_86_fu_4494_p1;

assign grp_fu_10153_p2 = {{tmp_240_fu_5081_p4}, {2'd0}};

assign grp_fu_10162_p0 = zext_ln1273_7_fu_4391_p1;

assign grp_fu_10162_p1 = sext_ln1273_102_fu_4514_p1;

assign grp_fu_10162_p2 = {{tmp_271_fu_5101_p4}, {2'd0}};

assign grp_fu_10171_p0 = zext_ln1273_7_fu_4391_p1;

assign grp_fu_10171_p1 = sext_ln1273_118_fu_4534_p1;

assign grp_fu_10171_p2 = {{tmp_302_fu_5121_p4}, {2'd0}};

assign grp_fu_10180_p0 = zext_ln1273_23_fu_4554_p1;

assign grp_fu_10180_p1 = sext_ln1273_6_fu_4394_p1;

assign grp_fu_10180_p2 = {{tmp_338_fu_5141_p4}, {2'd0}};

assign grp_fu_10189_p0 = zext_ln1273_23_fu_4554_p1;

assign grp_fu_10189_p1 = sext_ln1273_22_fu_4414_p1;

assign grp_fu_10189_p2 = {{tmp_362_fu_5161_p4}, {2'd0}};

assign grp_fu_10198_p0 = zext_ln1273_23_fu_4554_p1;

assign grp_fu_10198_p1 = sext_ln1273_38_fu_4434_p1;

assign grp_fu_10198_p2 = {{tmp_377_fu_5178_p4}, {2'd0}};

assign grp_fu_10207_p0 = zext_ln1273_23_fu_4554_p1;

assign grp_fu_10207_p1 = sext_ln1273_54_fu_4454_p1;

assign grp_fu_10207_p2 = {{tmp_392_fu_5195_p4}, {2'd0}};

assign grp_fu_10216_p0 = zext_ln1273_23_fu_4554_p1;

assign grp_fu_10216_p1 = sext_ln1273_70_fu_4474_p1;

assign grp_fu_10216_p2 = {{tmp_407_fu_5212_p4}, {2'd0}};

assign grp_fu_10225_p0 = zext_ln1273_23_fu_4554_p1;

assign grp_fu_10225_p1 = sext_ln1273_86_fu_4494_p1;

assign grp_fu_10225_p2 = {{tmp_422_fu_5229_p4}, {2'd0}};

assign grp_fu_10234_p0 = zext_ln1273_23_fu_4554_p1;

assign grp_fu_10234_p1 = sext_ln1273_102_fu_4514_p1;

assign grp_fu_10234_p2 = {{tmp_437_fu_5246_p4}, {2'd0}};

assign grp_fu_10243_p0 = zext_ln1273_23_fu_4554_p1;

assign grp_fu_10243_p1 = sext_ln1273_118_fu_4534_p1;

assign grp_fu_10243_p2 = {{tmp_452_fu_5263_p4}, {2'd0}};

assign grp_fu_10252_p0 = zext_ln1273_8_fu_4693_p1;

assign grp_fu_10252_p1 = sext_ln1273_7_fu_4696_p1;

assign grp_fu_10252_p2 = {{tmp_77_fu_5280_p4}, {2'd0}};

assign grp_fu_10261_p0 = zext_ln1273_8_fu_4693_p1;

assign grp_fu_10261_p1 = sext_ln1273_23_fu_4716_p1;

assign grp_fu_10261_p2 = {{tmp_117_fu_5303_p4}, {2'd0}};

assign grp_fu_10270_p0 = zext_ln1273_8_fu_4693_p1;

assign grp_fu_10270_p1 = sext_ln1273_39_fu_4736_p1;

assign grp_fu_10270_p2 = {{tmp_148_fu_5323_p4}, {2'd0}};

assign grp_fu_10279_p0 = zext_ln1273_8_fu_4693_p1;

assign grp_fu_10279_p1 = sext_ln1273_55_fu_4756_p1;

assign grp_fu_10279_p2 = {{tmp_180_fu_5343_p4}, {2'd0}};

assign grp_fu_10288_p0 = zext_ln1273_8_fu_4693_p1;

assign grp_fu_10288_p1 = sext_ln1273_71_fu_4776_p1;

assign grp_fu_10288_p2 = {{tmp_211_fu_5363_p4}, {2'd0}};

assign grp_fu_10297_p0 = zext_ln1273_8_fu_4693_p1;

assign grp_fu_10297_p1 = sext_ln1273_87_fu_4796_p1;

assign grp_fu_10297_p2 = {{tmp_242_fu_5383_p4}, {2'd0}};

assign grp_fu_10306_p0 = zext_ln1273_8_fu_4693_p1;

assign grp_fu_10306_p1 = sext_ln1273_103_fu_4816_p1;

assign grp_fu_10306_p2 = {{tmp_273_fu_5403_p4}, {2'd0}};

assign grp_fu_10315_p0 = zext_ln1273_8_fu_4693_p1;

assign grp_fu_10315_p1 = sext_ln1273_119_fu_4836_p1;

assign grp_fu_10315_p2 = {{tmp_304_fu_5423_p4}, {2'd0}};

assign grp_fu_10324_p0 = zext_ln1273_24_fu_4856_p1;

assign grp_fu_10324_p1 = sext_ln1273_7_fu_4696_p1;

assign grp_fu_10324_p2 = {{tmp_340_fu_5443_p4}, {2'd0}};

assign grp_fu_10333_p0 = zext_ln1273_24_fu_4856_p1;

assign grp_fu_10333_p1 = sext_ln1273_23_fu_4716_p1;

assign grp_fu_10333_p2 = {{tmp_363_fu_5463_p4}, {2'd0}};

assign grp_fu_10342_p0 = zext_ln1273_24_fu_4856_p1;

assign grp_fu_10342_p1 = sext_ln1273_39_fu_4736_p1;

assign grp_fu_10342_p2 = {{tmp_378_fu_5480_p4}, {2'd0}};

assign grp_fu_10351_p0 = zext_ln1273_24_fu_4856_p1;

assign grp_fu_10351_p1 = sext_ln1273_55_fu_4756_p1;

assign grp_fu_10351_p2 = {{tmp_393_fu_5497_p4}, {2'd0}};

assign grp_fu_10360_p0 = zext_ln1273_24_fu_4856_p1;

assign grp_fu_10360_p1 = sext_ln1273_71_fu_4776_p1;

assign grp_fu_10360_p2 = {{tmp_408_fu_5514_p4}, {2'd0}};

assign grp_fu_10369_p0 = zext_ln1273_24_fu_4856_p1;

assign grp_fu_10369_p1 = sext_ln1273_87_fu_4796_p1;

assign grp_fu_10369_p2 = {{tmp_423_fu_5531_p4}, {2'd0}};

assign grp_fu_10378_p0 = zext_ln1273_24_fu_4856_p1;

assign grp_fu_10378_p1 = sext_ln1273_103_fu_4816_p1;

assign grp_fu_10378_p2 = {{tmp_438_fu_5548_p4}, {2'd0}};

assign grp_fu_10387_p0 = zext_ln1273_24_fu_4856_p1;

assign grp_fu_10387_p1 = sext_ln1273_119_fu_4836_p1;

assign grp_fu_10387_p2 = {{tmp_453_fu_5565_p4}, {2'd0}};

assign grp_fu_10396_p0 = zext_ln1273_9_fu_4995_p1;

assign grp_fu_10396_p1 = sext_ln1273_8_fu_4998_p1;

assign grp_fu_10396_p2 = {{tmp_80_fu_5582_p4}, {2'd0}};

assign grp_fu_10405_p0 = zext_ln1273_9_fu_4995_p1;

assign grp_fu_10405_p1 = sext_ln1273_24_fu_5018_p1;

assign grp_fu_10405_p2 = {{tmp_119_fu_5605_p4}, {2'd0}};

assign grp_fu_10414_p0 = zext_ln1273_9_fu_4995_p1;

assign grp_fu_10414_p1 = sext_ln1273_40_fu_5038_p1;

assign grp_fu_10414_p2 = {{tmp_150_fu_5625_p4}, {2'd0}};

assign grp_fu_10423_p0 = zext_ln1273_9_fu_4995_p1;

assign grp_fu_10423_p1 = sext_ln1273_56_fu_5058_p1;

assign grp_fu_10423_p2 = {{tmp_182_fu_5645_p4}, {2'd0}};

assign grp_fu_10432_p0 = zext_ln1273_9_fu_4995_p1;

assign grp_fu_10432_p1 = sext_ln1273_72_fu_5078_p1;

assign grp_fu_10432_p2 = {{tmp_213_fu_5665_p4}, {2'd0}};

assign grp_fu_10441_p0 = zext_ln1273_9_fu_4995_p1;

assign grp_fu_10441_p1 = sext_ln1273_88_fu_5098_p1;

assign grp_fu_10441_p2 = {{tmp_244_fu_5685_p4}, {2'd0}};

assign grp_fu_10450_p0 = zext_ln1273_9_fu_4995_p1;

assign grp_fu_10450_p1 = sext_ln1273_104_fu_5118_p1;

assign grp_fu_10450_p2 = {{tmp_275_fu_5705_p4}, {2'd0}};

assign grp_fu_10459_p0 = zext_ln1273_9_fu_4995_p1;

assign grp_fu_10459_p1 = sext_ln1273_120_fu_5138_p1;

assign grp_fu_10459_p2 = {{tmp_306_fu_5725_p4}, {2'd0}};

assign grp_fu_10468_p0 = zext_ln1273_25_fu_5158_p1;

assign grp_fu_10468_p1 = sext_ln1273_8_fu_4998_p1;

assign grp_fu_10468_p2 = {{tmp_342_fu_5745_p4}, {2'd0}};

assign grp_fu_10477_p0 = zext_ln1273_25_fu_5158_p1;

assign grp_fu_10477_p1 = sext_ln1273_24_fu_5018_p1;

assign grp_fu_10477_p2 = {{tmp_364_fu_5765_p4}, {2'd0}};

assign grp_fu_10486_p0 = zext_ln1273_25_fu_5158_p1;

assign grp_fu_10486_p1 = sext_ln1273_40_fu_5038_p1;

assign grp_fu_10486_p2 = {{tmp_379_fu_5782_p4}, {2'd0}};

assign grp_fu_10495_p0 = zext_ln1273_25_fu_5158_p1;

assign grp_fu_10495_p1 = sext_ln1273_56_fu_5058_p1;

assign grp_fu_10495_p2 = {{tmp_394_fu_5799_p4}, {2'd0}};

assign grp_fu_10504_p0 = zext_ln1273_25_fu_5158_p1;

assign grp_fu_10504_p1 = sext_ln1273_72_fu_5078_p1;

assign grp_fu_10504_p2 = {{tmp_409_fu_5816_p4}, {2'd0}};

assign grp_fu_10513_p0 = zext_ln1273_25_fu_5158_p1;

assign grp_fu_10513_p1 = sext_ln1273_88_fu_5098_p1;

assign grp_fu_10513_p2 = {{tmp_424_fu_5833_p4}, {2'd0}};

assign grp_fu_10522_p0 = zext_ln1273_25_fu_5158_p1;

assign grp_fu_10522_p1 = sext_ln1273_104_fu_5118_p1;

assign grp_fu_10522_p2 = {{tmp_439_fu_5850_p4}, {2'd0}};

assign grp_fu_10531_p0 = zext_ln1273_25_fu_5158_p1;

assign grp_fu_10531_p1 = sext_ln1273_120_fu_5138_p1;

assign grp_fu_10531_p2 = {{tmp_454_fu_5867_p4}, {2'd0}};

assign grp_fu_10540_p0 = zext_ln1273_10_fu_5297_p1;

assign grp_fu_10540_p1 = sext_ln1273_9_fu_5300_p1;

assign grp_fu_10540_p2 = {{tmp_83_fu_5884_p4}, {2'd0}};

assign grp_fu_10549_p0 = zext_ln1273_10_fu_5297_p1;

assign grp_fu_10549_p1 = sext_ln1273_25_fu_5320_p1;

assign grp_fu_10549_p2 = {{tmp_121_fu_5907_p4}, {2'd0}};

assign grp_fu_10558_p0 = zext_ln1273_10_fu_5297_p1;

assign grp_fu_10558_p1 = sext_ln1273_41_fu_5340_p1;

assign grp_fu_10558_p2 = {{tmp_152_fu_5927_p4}, {2'd0}};

assign grp_fu_10567_p0 = zext_ln1273_10_fu_5297_p1;

assign grp_fu_10567_p1 = sext_ln1273_57_fu_5360_p1;

assign grp_fu_10567_p2 = {{tmp_184_fu_5947_p4}, {2'd0}};

assign grp_fu_10576_p0 = zext_ln1273_10_fu_5297_p1;

assign grp_fu_10576_p1 = sext_ln1273_73_fu_5380_p1;

assign grp_fu_10576_p2 = {{tmp_215_fu_5967_p4}, {2'd0}};

assign grp_fu_10585_p0 = zext_ln1273_10_fu_5297_p1;

assign grp_fu_10585_p1 = sext_ln1273_89_fu_5400_p1;

assign grp_fu_10585_p2 = {{tmp_246_fu_5987_p4}, {2'd0}};

assign grp_fu_10594_p0 = zext_ln1273_10_fu_5297_p1;

assign grp_fu_10594_p1 = sext_ln1273_105_fu_5420_p1;

assign grp_fu_10594_p2 = {{tmp_277_fu_6007_p4}, {2'd0}};

assign grp_fu_10603_p0 = zext_ln1273_10_fu_5297_p1;

assign grp_fu_10603_p1 = sext_ln1273_121_fu_5440_p1;

assign grp_fu_10603_p2 = {{tmp_308_fu_6027_p4}, {2'd0}};

assign grp_fu_10612_p0 = zext_ln1273_26_fu_5460_p1;

assign grp_fu_10612_p1 = sext_ln1273_9_fu_5300_p1;

assign grp_fu_10612_p2 = {{tmp_344_fu_6047_p4}, {2'd0}};

assign grp_fu_10621_p0 = zext_ln1273_26_fu_5460_p1;

assign grp_fu_10621_p1 = sext_ln1273_25_fu_5320_p1;

assign grp_fu_10621_p2 = {{tmp_365_fu_6067_p4}, {2'd0}};

assign grp_fu_10630_p0 = zext_ln1273_26_fu_5460_p1;

assign grp_fu_10630_p1 = sext_ln1273_41_fu_5340_p1;

assign grp_fu_10630_p2 = {{tmp_380_fu_6084_p4}, {2'd0}};

assign grp_fu_10639_p0 = zext_ln1273_26_fu_5460_p1;

assign grp_fu_10639_p1 = sext_ln1273_57_fu_5360_p1;

assign grp_fu_10639_p2 = {{tmp_395_fu_6101_p4}, {2'd0}};

assign grp_fu_10648_p0 = zext_ln1273_26_fu_5460_p1;

assign grp_fu_10648_p1 = sext_ln1273_73_fu_5380_p1;

assign grp_fu_10648_p2 = {{tmp_410_fu_6118_p4}, {2'd0}};

assign grp_fu_10657_p0 = zext_ln1273_26_fu_5460_p1;

assign grp_fu_10657_p1 = sext_ln1273_89_fu_5400_p1;

assign grp_fu_10657_p2 = {{tmp_425_fu_6135_p4}, {2'd0}};

assign grp_fu_10666_p0 = zext_ln1273_26_fu_5460_p1;

assign grp_fu_10666_p1 = sext_ln1273_105_fu_5420_p1;

assign grp_fu_10666_p2 = {{tmp_440_fu_6152_p4}, {2'd0}};

assign grp_fu_10675_p0 = zext_ln1273_26_fu_5460_p1;

assign grp_fu_10675_p1 = sext_ln1273_121_fu_5440_p1;

assign grp_fu_10675_p2 = {{tmp_455_fu_6169_p4}, {2'd0}};

assign grp_fu_10684_p0 = zext_ln1273_11_fu_5599_p1;

assign grp_fu_10684_p1 = sext_ln1273_10_fu_5602_p1;

assign grp_fu_10684_p2 = {{tmp_86_fu_6186_p4}, {2'd0}};

assign grp_fu_10693_p0 = zext_ln1273_11_fu_5599_p1;

assign grp_fu_10693_p1 = sext_ln1273_26_fu_5622_p1;

assign grp_fu_10693_p2 = {{tmp_123_fu_6209_p4}, {2'd0}};

assign grp_fu_10702_p0 = zext_ln1273_11_fu_5599_p1;

assign grp_fu_10702_p1 = sext_ln1273_42_fu_5642_p1;

assign grp_fu_10702_p2 = {{tmp_154_fu_6229_p4}, {2'd0}};

assign grp_fu_10711_p0 = zext_ln1273_11_fu_5599_p1;

assign grp_fu_10711_p1 = sext_ln1273_58_fu_5662_p1;

assign grp_fu_10711_p2 = {{tmp_186_fu_6249_p4}, {2'd0}};

assign grp_fu_10720_p0 = zext_ln1273_11_fu_5599_p1;

assign grp_fu_10720_p1 = sext_ln1273_74_fu_5682_p1;

assign grp_fu_10720_p2 = {{tmp_217_fu_6269_p4}, {2'd0}};

assign grp_fu_10729_p0 = zext_ln1273_11_fu_5599_p1;

assign grp_fu_10729_p1 = sext_ln1273_90_fu_5702_p1;

assign grp_fu_10729_p2 = {{tmp_248_fu_6289_p4}, {2'd0}};

assign grp_fu_10738_p0 = zext_ln1273_11_fu_5599_p1;

assign grp_fu_10738_p1 = sext_ln1273_106_fu_5722_p1;

assign grp_fu_10738_p2 = {{tmp_279_fu_6309_p4}, {2'd0}};

assign grp_fu_10747_p0 = zext_ln1273_11_fu_5599_p1;

assign grp_fu_10747_p1 = sext_ln1273_122_fu_5742_p1;

assign grp_fu_10747_p2 = {{tmp_310_fu_6329_p4}, {2'd0}};

assign grp_fu_10756_p0 = zext_ln1273_27_fu_5762_p1;

assign grp_fu_10756_p1 = sext_ln1273_10_fu_5602_p1;

assign grp_fu_10756_p2 = {{tmp_346_fu_6349_p4}, {2'd0}};

assign grp_fu_10765_p0 = zext_ln1273_27_fu_5762_p1;

assign grp_fu_10765_p1 = sext_ln1273_26_fu_5622_p1;

assign grp_fu_10765_p2 = {{tmp_366_fu_6369_p4}, {2'd0}};

assign grp_fu_10774_p0 = zext_ln1273_27_fu_5762_p1;

assign grp_fu_10774_p1 = sext_ln1273_42_fu_5642_p1;

assign grp_fu_10774_p2 = {{tmp_381_fu_6386_p4}, {2'd0}};

assign grp_fu_10783_p0 = zext_ln1273_27_fu_5762_p1;

assign grp_fu_10783_p1 = sext_ln1273_58_fu_5662_p1;

assign grp_fu_10783_p2 = {{tmp_396_fu_6403_p4}, {2'd0}};

assign grp_fu_10792_p0 = zext_ln1273_27_fu_5762_p1;

assign grp_fu_10792_p1 = sext_ln1273_74_fu_5682_p1;

assign grp_fu_10792_p2 = {{tmp_411_fu_6420_p4}, {2'd0}};

assign grp_fu_10801_p0 = zext_ln1273_27_fu_5762_p1;

assign grp_fu_10801_p1 = sext_ln1273_90_fu_5702_p1;

assign grp_fu_10801_p2 = {{tmp_426_fu_6437_p4}, {2'd0}};

assign grp_fu_10810_p0 = zext_ln1273_27_fu_5762_p1;

assign grp_fu_10810_p1 = sext_ln1273_106_fu_5722_p1;

assign grp_fu_10810_p2 = {{tmp_441_fu_6454_p4}, {2'd0}};

assign grp_fu_10819_p0 = zext_ln1273_27_fu_5762_p1;

assign grp_fu_10819_p1 = sext_ln1273_122_fu_5742_p1;

assign grp_fu_10819_p2 = {{tmp_456_fu_6471_p4}, {2'd0}};

assign grp_fu_10828_p0 = zext_ln1273_12_fu_5901_p1;

assign grp_fu_10828_p1 = sext_ln1273_11_fu_5904_p1;

assign grp_fu_10828_p2 = {{tmp_89_fu_6488_p4}, {2'd0}};

assign grp_fu_10837_p0 = zext_ln1273_12_fu_5901_p1;

assign grp_fu_10837_p1 = sext_ln1273_27_fu_5924_p1;

assign grp_fu_10837_p2 = {{tmp_125_fu_6511_p4}, {2'd0}};

assign grp_fu_10846_p0 = zext_ln1273_12_fu_5901_p1;

assign grp_fu_10846_p1 = sext_ln1273_43_fu_5944_p1;

assign grp_fu_10846_p2 = {{tmp_156_fu_6531_p4}, {2'd0}};

assign grp_fu_10855_p0 = zext_ln1273_12_fu_5901_p1;

assign grp_fu_10855_p1 = sext_ln1273_59_fu_5964_p1;

assign grp_fu_10855_p2 = {{tmp_188_fu_6551_p4}, {2'd0}};

assign grp_fu_10864_p0 = zext_ln1273_12_fu_5901_p1;

assign grp_fu_10864_p1 = sext_ln1273_75_fu_5984_p1;

assign grp_fu_10864_p2 = {{tmp_219_fu_6571_p4}, {2'd0}};

assign grp_fu_10873_p0 = zext_ln1273_12_fu_5901_p1;

assign grp_fu_10873_p1 = sext_ln1273_91_fu_6004_p1;

assign grp_fu_10873_p2 = {{tmp_250_fu_6591_p4}, {2'd0}};

assign grp_fu_10882_p0 = zext_ln1273_12_fu_5901_p1;

assign grp_fu_10882_p1 = sext_ln1273_107_fu_6024_p1;

assign grp_fu_10882_p2 = {{tmp_281_fu_6611_p4}, {2'd0}};

assign grp_fu_10891_p0 = zext_ln1273_12_fu_5901_p1;

assign grp_fu_10891_p1 = sext_ln1273_123_fu_6044_p1;

assign grp_fu_10891_p2 = {{tmp_312_fu_6628_p4}, {2'd0}};

assign grp_fu_10900_p0 = zext_ln1273_28_fu_6064_p1;

assign grp_fu_10900_p1 = sext_ln1273_11_fu_5904_p1;

assign grp_fu_10900_p2 = {{tmp_348_fu_6645_p4}, {2'd0}};

assign grp_fu_10909_p0 = zext_ln1273_28_fu_6064_p1;

assign grp_fu_10909_p1 = sext_ln1273_27_fu_5924_p1;

assign grp_fu_10909_p2 = {{tmp_367_fu_6662_p4}, {2'd0}};

assign grp_fu_10918_p0 = zext_ln1273_28_fu_6064_p1;

assign grp_fu_10918_p1 = sext_ln1273_43_fu_5944_p1;

assign grp_fu_10918_p2 = {{tmp_382_fu_6679_p4}, {2'd0}};

assign grp_fu_10927_p0 = zext_ln1273_28_fu_6064_p1;

assign grp_fu_10927_p1 = sext_ln1273_59_fu_5964_p1;

assign grp_fu_10927_p2 = {{tmp_397_fu_6696_p4}, {2'd0}};

assign grp_fu_10936_p0 = zext_ln1273_28_fu_6064_p1;

assign grp_fu_10936_p1 = sext_ln1273_75_fu_5984_p1;

assign grp_fu_10936_p2 = {{tmp_412_fu_6713_p4}, {2'd0}};

assign grp_fu_10945_p0 = zext_ln1273_28_fu_6064_p1;

assign grp_fu_10945_p1 = sext_ln1273_91_fu_6004_p1;

assign grp_fu_10945_p2 = {{tmp_427_fu_6730_p4}, {2'd0}};

assign grp_fu_10954_p0 = zext_ln1273_28_fu_6064_p1;

assign grp_fu_10954_p1 = sext_ln1273_107_fu_6024_p1;

assign grp_fu_10954_p2 = {{tmp_442_fu_6747_p4}, {2'd0}};

assign grp_fu_10963_p0 = zext_ln1273_28_fu_6064_p1;

assign grp_fu_10963_p1 = sext_ln1273_123_fu_6044_p1;

assign grp_fu_10963_p2 = {{tmp_457_fu_6764_p4}, {2'd0}};

assign grp_fu_10972_p0 = zext_ln1273_13_fu_6203_p1;

assign grp_fu_10972_p1 = sext_ln1273_12_fu_6206_p1;

assign grp_fu_10972_p2 = {{tmp_92_fu_6781_p4}, {2'd0}};

assign grp_fu_10981_p0 = zext_ln1273_13_fu_6203_p1;

assign grp_fu_10981_p1 = sext_ln1273_28_fu_6226_p1;

assign grp_fu_10981_p2 = {{tmp_127_fu_6804_p4}, {2'd0}};

assign grp_fu_10990_p0 = zext_ln1273_13_fu_6203_p1;

assign grp_fu_10990_p1 = sext_ln1273_44_fu_6246_p1;

assign grp_fu_10990_p2 = {{tmp_158_fu_6824_p4}, {2'd0}};

assign grp_fu_10999_p0 = zext_ln1273_13_fu_6203_p1;

assign grp_fu_10999_p1 = sext_ln1273_60_fu_6266_p1;

assign grp_fu_10999_p2 = {{tmp_190_fu_6844_p4}, {2'd0}};

assign grp_fu_11008_p0 = zext_ln1273_13_fu_6203_p1;

assign grp_fu_11008_p1 = sext_ln1273_76_fu_6286_p1;

assign grp_fu_11008_p2 = {{tmp_221_fu_6864_p4}, {2'd0}};

assign grp_fu_11017_p0 = zext_ln1273_13_fu_6203_p1;

assign grp_fu_11017_p1 = sext_ln1273_92_fu_6306_p1;

assign grp_fu_11017_p2 = {{tmp_252_fu_6884_p4}, {2'd0}};

assign grp_fu_11026_p0 = zext_ln1273_13_fu_6203_p1;

assign grp_fu_11026_p1 = sext_ln1273_108_fu_6326_p1;

assign grp_fu_11026_p2 = {{tmp_283_fu_6904_p4}, {2'd0}};

assign grp_fu_11035_p0 = zext_ln1273_13_fu_6203_p1;

assign grp_fu_11035_p1 = sext_ln1273_124_fu_6346_p1;

assign grp_fu_11035_p2 = {{tmp_314_fu_6924_p4}, {2'd0}};

assign grp_fu_11044_p0 = zext_ln1273_29_fu_6366_p1;

assign grp_fu_11044_p1 = sext_ln1273_12_fu_6206_p1;

assign grp_fu_11044_p2 = {{tmp_350_fu_6944_p4}, {2'd0}};

assign grp_fu_11053_p0 = zext_ln1273_29_fu_6366_p1;

assign grp_fu_11053_p1 = sext_ln1273_28_fu_6226_p1;

assign grp_fu_11053_p2 = {{tmp_368_fu_6964_p4}, {2'd0}};

assign grp_fu_11062_p0 = zext_ln1273_29_fu_6366_p1;

assign grp_fu_11062_p1 = sext_ln1273_44_fu_6246_p1;

assign grp_fu_11062_p2 = {{tmp_383_fu_6981_p4}, {2'd0}};

assign grp_fu_11071_p0 = zext_ln1273_29_fu_6366_p1;

assign grp_fu_11071_p1 = sext_ln1273_60_fu_6266_p1;

assign grp_fu_11071_p2 = {{tmp_398_fu_6998_p4}, {2'd0}};

assign grp_fu_11080_p0 = zext_ln1273_29_fu_6366_p1;

assign grp_fu_11080_p1 = sext_ln1273_76_fu_6286_p1;

assign grp_fu_11080_p2 = {{tmp_413_fu_7015_p4}, {2'd0}};

assign grp_fu_11089_p0 = zext_ln1273_29_fu_6366_p1;

assign grp_fu_11089_p1 = sext_ln1273_92_fu_6306_p1;

assign grp_fu_11089_p2 = {{tmp_428_fu_7032_p4}, {2'd0}};

assign grp_fu_11098_p0 = zext_ln1273_29_fu_6366_p1;

assign grp_fu_11098_p1 = sext_ln1273_108_fu_6326_p1;

assign grp_fu_11098_p2 = {{tmp_443_fu_7049_p4}, {2'd0}};

assign grp_fu_11107_p0 = zext_ln1273_29_fu_6366_p1;

assign grp_fu_11107_p1 = sext_ln1273_124_fu_6346_p1;

assign grp_fu_11107_p2 = {{tmp_458_fu_7066_p4}, {2'd0}};

assign grp_fu_11116_p0 = zext_ln1273_14_fu_6505_p1;

assign grp_fu_11116_p2 = {{tmp_95_fu_7083_p4}, {2'd0}};

assign grp_fu_11125_p0 = zext_ln1273_14_fu_6505_p1;

assign grp_fu_11125_p2 = {{tmp_129_fu_7106_p4}, {2'd0}};

assign grp_fu_11134_p0 = zext_ln1273_14_fu_6505_p1;

assign grp_fu_11134_p2 = {{tmp_160_fu_7126_p4}, {2'd0}};

assign grp_fu_11143_p0 = zext_ln1273_14_fu_6505_p1;

assign grp_fu_11143_p2 = {{tmp_192_fu_7146_p4}, {2'd0}};

assign grp_fu_11152_p0 = zext_ln1273_14_fu_6505_p1;

assign grp_fu_11152_p2 = {{tmp_223_fu_7166_p4}, {2'd0}};

assign grp_fu_11161_p0 = zext_ln1273_14_fu_6505_p1;

assign grp_fu_11161_p2 = {{tmp_254_fu_7186_p4}, {2'd0}};

assign grp_fu_11170_p0 = zext_ln1273_15_fu_6798_p1;

assign grp_fu_11170_p2 = {{tmp_98_fu_7305_p4}, {2'd0}};

assign grp_fu_11179_p0 = zext_ln1273_15_fu_6798_p1;

assign grp_fu_11179_p2 = {{tmp_131_fu_7322_p4}, {2'd0}};

assign grp_fu_11188_p0 = zext_ln1273_15_fu_6798_p1;

assign grp_fu_11188_p2 = {{tmp_162_fu_7339_p4}, {2'd0}};

assign grp_fu_11197_p0 = zext_ln1273_15_fu_6798_p1;

assign grp_fu_11197_p2 = {{tmp_194_fu_7356_p4}, {2'd0}};

assign grp_fu_11206_p0 = zext_ln1273_15_fu_6798_p1;

assign grp_fu_11206_p2 = {{tmp_225_fu_7373_p4}, {2'd0}};

assign grp_fu_11215_p0 = zext_ln1273_15_fu_6798_p1;

assign grp_fu_11215_p2 = {{tmp_256_fu_7390_p4}, {2'd0}};

assign grp_fu_11224_p0 = zext_ln1273_14_reg_14170;

assign grp_fu_11224_p1 = sext_ln1273_109_fu_6921_p1;

assign grp_fu_11224_p2 = {{tmp_285_reg_14523}, {2'd0}};

assign grp_fu_11232_p0 = zext_ln1273_14_reg_14170;

assign grp_fu_11232_p1 = sext_ln1273_125_fu_6941_p1;

assign grp_fu_11232_p2 = {{tmp_316_reg_14534}, {2'd0}};

assign grp_fu_11240_p0 = zext_ln1273_30_fu_6961_p1;

assign grp_fu_11240_p1 = sext_ln1273_13_reg_14182;

assign grp_fu_11240_p2 = {{tmp_352_reg_14545}, {2'd0}};

assign grp_fu_11248_p0 = zext_ln1273_30_fu_6961_p1;

assign grp_fu_11248_p1 = sext_ln1273_29_reg_14193;

assign grp_fu_11248_p2 = {{tmp_369_reg_14562}, {2'd0}};

assign grp_fu_11256_p0 = zext_ln1273_30_fu_6961_p1;

assign grp_fu_11256_p1 = sext_ln1273_45_reg_14204;

assign grp_fu_11256_p2 = {{tmp_384_reg_14567}, {2'd0}};

assign grp_fu_11264_p0 = zext_ln1273_30_fu_6961_p1;

assign grp_fu_11264_p1 = sext_ln1273_61_reg_14215;

assign grp_fu_11264_p2 = {{tmp_399_reg_14572}, {2'd0}};

assign grp_fu_11272_p0 = zext_ln1273_30_fu_6961_p1;

assign grp_fu_11272_p1 = sext_ln1273_77_reg_14226;

assign grp_fu_11272_p2 = {{tmp_414_reg_14577}, {2'd0}};

assign grp_fu_11280_p0 = zext_ln1273_30_fu_6961_p1;

assign grp_fu_11280_p1 = sext_ln1273_93_reg_14237;

assign grp_fu_11280_p2 = {{tmp_429_reg_14582}, {2'd0}};

assign grp_fu_11288_p0 = zext_ln1273_30_fu_6961_p1;

assign grp_fu_11288_p1 = sext_ln1273_109_fu_6921_p1;

assign grp_fu_11288_p2 = {{tmp_444_reg_14587}, {2'd0}};

assign grp_fu_11297_p0 = zext_ln1273_30_fu_6961_p1;

assign grp_fu_11297_p1 = sext_ln1273_125_fu_6941_p1;

assign grp_fu_11297_p2 = {{tmp_459_reg_14592}, {2'd0}};

assign grp_fu_11306_p0 = zext_ln1273_16_fu_7100_p1;

assign grp_fu_11306_p2 = {{tmp_101_fu_7481_p4}, {2'd0}};

assign grp_fu_11315_p0 = zext_ln1273_16_fu_7100_p1;

assign grp_fu_11315_p2 = {{tmp_133_fu_7498_p4}, {2'd0}};

assign grp_fu_11324_p0 = zext_ln1273_16_fu_7100_p1;

assign grp_fu_11324_p2 = {{tmp_164_fu_7515_p4}, {2'd0}};

assign grp_fu_11333_p0 = zext_ln1273_16_fu_7100_p1;

assign grp_fu_11333_p2 = {{tmp_196_fu_7532_p4}, {2'd0}};

assign grp_fu_11342_p0 = zext_ln1273_16_fu_7100_p1;

assign grp_fu_11342_p2 = {{tmp_227_fu_7549_p4}, {2'd0}};

assign grp_fu_11351_p0 = zext_ln1273_16_fu_7100_p1;

assign grp_fu_11351_p2 = {{tmp_258_fu_7566_p4}, {2'd0}};

assign grp_fu_11360_p0 = zext_ln1273_15_reg_14298;

assign grp_fu_11360_p1 = sext_ln1273_110_fu_7215_p1;

assign grp_fu_11360_p2 = {{tmp_287_fu_7583_p4}, {2'd0}};

assign grp_fu_11368_p0 = zext_ln1273_15_reg_14298;

assign grp_fu_11368_p1 = sext_ln1273_126_fu_7227_p1;

assign grp_fu_11368_p2 = {{tmp_318_fu_7603_p4}, {2'd0}};

assign grp_fu_11376_p0 = zext_ln1273_31_fu_7239_p1;

assign grp_fu_11376_p1 = sext_ln1273_14_reg_14310;

assign grp_fu_11376_p2 = {{tmp_354_fu_7623_p4}, {2'd0}};

assign grp_fu_11384_p0 = zext_ln1273_31_fu_7239_p1;

assign grp_fu_11384_p1 = sext_ln1273_30_reg_14321;

assign grp_fu_11384_p2 = {{tmp_370_fu_7643_p4}, {2'd0}};

assign grp_fu_11392_p0 = zext_ln1273_31_fu_7239_p1;

assign grp_fu_11392_p1 = sext_ln1273_46_reg_14332;

assign grp_fu_11392_p2 = {{tmp_385_fu_7660_p4}, {2'd0}};

assign grp_fu_11400_p0 = zext_ln1273_31_fu_7239_p1;

assign grp_fu_11400_p1 = sext_ln1273_62_reg_14343;

assign grp_fu_11400_p2 = {{tmp_400_fu_7677_p4}, {2'd0}};

assign grp_fu_11408_p0 = zext_ln1273_31_fu_7239_p1;

assign grp_fu_11408_p1 = sext_ln1273_78_reg_14354;

assign grp_fu_11408_p2 = {{tmp_415_fu_7694_p4}, {2'd0}};

assign grp_fu_11416_p0 = zext_ln1273_31_fu_7239_p1;

assign grp_fu_11416_p1 = sext_ln1273_94_reg_14365;

assign grp_fu_11416_p2 = {{tmp_430_fu_7711_p4}, {2'd0}};

assign grp_fu_11424_p0 = zext_ln1273_31_fu_7239_p1;

assign grp_fu_11424_p1 = sext_ln1273_110_fu_7215_p1;

assign grp_fu_11424_p2 = {{tmp_445_fu_7728_p4}, {2'd0}};

assign grp_fu_11433_p0 = zext_ln1273_31_fu_7239_p1;

assign grp_fu_11433_p1 = sext_ln1273_126_fu_7227_p1;

assign grp_fu_11433_p2 = {{tmp_460_fu_7745_p4}, {2'd0}};

assign grp_fu_11442_p0 = zext_ln1273_16_reg_14450;

assign grp_fu_11442_p2 = {{tmp_289_reg_14823}, {2'd0}};

assign grp_fu_11450_p0 = zext_ln1273_16_reg_14450;

assign grp_fu_11450_p2 = {{tmp_320_reg_14828}, {2'd0}};

assign grp_fu_11458_p0 = sext_ln1273_15_reg_14462;

assign grp_fu_11458_p1 = zext_ln1273_2_fu_7640_p1;

assign grp_fu_11458_p2 = {{tmp_356_reg_14842}, {2'd0}};

assign grp_fu_11466_p0 = sext_ln1273_31_reg_14473;

assign grp_fu_11466_p1 = zext_ln1273_2_fu_7640_p1;

assign grp_fu_11466_p2 = {{tmp_371_reg_14847}, {2'd0}};

assign grp_fu_11474_p0 = sext_ln1273_47_reg_14484;

assign grp_fu_11474_p1 = zext_ln1273_2_fu_7640_p1;

assign grp_fu_11474_p2 = {{tmp_386_reg_14852}, {2'd0}};

assign grp_fu_11482_p0 = sext_ln1273_63_reg_14495;

assign grp_fu_11482_p1 = zext_ln1273_2_fu_7640_p1;

assign grp_fu_11482_p2 = {{tmp_401_reg_14857}, {2'd0}};

assign grp_fu_11490_p0 = sext_ln1273_79_reg_14506;

assign grp_fu_11490_p1 = zext_ln1273_2_reg_14746;

assign grp_fu_11490_p2 = {{tmp_416_reg_14862}, {2'd0}};

assign grp_fu_11497_p0 = sext_ln1273_95_reg_14517;

assign grp_fu_11497_p1 = zext_ln1273_2_reg_14746;

assign grp_fu_11497_p2 = {{tmp_431_reg_14867}, {2'd0}};

assign grp_fu_11504_p0 = sext_ln1273_111_reg_14724;

assign grp_fu_11504_p1 = zext_ln1273_2_reg_14746;

assign grp_fu_11504_p2 = {{tmp_446_reg_14872}, {2'd0}};

assign grp_fu_11511_p0 = sext_ln1273_127_reg_14735;

assign grp_fu_11511_p1 = zext_ln1273_2_reg_14746;

assign grp_fu_11511_p2 = {{tmp_461_reg_14877}, {2'd0}};

assign grp_fu_9276_p0 = sext_ln1273_fu_2904_p1;

assign grp_fu_9276_p1 = zext_ln1273_fu_2900_p1;

assign grp_fu_9283_p0 = sext_ln1273_16_fu_2907_p1;

assign grp_fu_9283_p1 = zext_ln1273_fu_2900_p1;

assign grp_fu_9290_p0 = sext_ln1273_32_fu_2910_p1;

assign grp_fu_9290_p1 = zext_ln1273_fu_2900_p1;

assign grp_fu_9297_p0 = sext_ln1273_48_fu_2913_p1;

assign grp_fu_9297_p1 = zext_ln1273_fu_2900_p1;

assign grp_fu_9304_p0 = sext_ln1273_64_fu_2916_p1;

assign grp_fu_9304_p1 = zext_ln1273_fu_2900_p1;

assign grp_fu_9311_p0 = sext_ln1273_80_fu_2919_p1;

assign grp_fu_9311_p1 = zext_ln1273_fu_2900_p1;

assign grp_fu_9318_p0 = sext_ln1273_96_fu_2922_p1;

assign grp_fu_9318_p1 = zext_ln1273_fu_2900_p1;

assign grp_fu_9325_p0 = sext_ln1273_112_fu_2925_p1;

assign grp_fu_9325_p1 = zext_ln1273_fu_2900_p1;

assign grp_fu_9332_p0 = zext_ln1273_17_fu_2938_p1;

assign grp_fu_9332_p1 = sext_ln1273_fu_2904_p1;

assign grp_fu_9339_p0 = zext_ln1273_17_fu_2938_p1;

assign grp_fu_9339_p1 = sext_ln1273_16_fu_2907_p1;

assign grp_fu_9346_p0 = zext_ln1273_17_fu_2938_p1;

assign grp_fu_9346_p1 = sext_ln1273_32_fu_2910_p1;

assign grp_fu_9353_p0 = zext_ln1273_17_fu_2938_p1;

assign grp_fu_9353_p1 = sext_ln1273_48_fu_2913_p1;

assign grp_fu_9360_p0 = zext_ln1273_17_fu_2938_p1;

assign grp_fu_9360_p1 = sext_ln1273_64_fu_2916_p1;

assign grp_fu_9367_p0 = zext_ln1273_17_fu_2938_p1;

assign grp_fu_9367_p1 = sext_ln1273_80_fu_2919_p1;

assign grp_fu_9374_p0 = zext_ln1273_17_fu_2938_p1;

assign grp_fu_9374_p1 = sext_ln1273_96_fu_2922_p1;

assign grp_fu_9381_p0 = zext_ln1273_17_fu_2938_p1;

assign grp_fu_9381_p1 = sext_ln1273_112_fu_2925_p1;

assign grp_fu_9388_p0 = sext_ln1273_1_fu_2955_p1;

assign grp_fu_9388_p1 = zext_ln1273_1_fu_2951_p1;

assign grp_fu_9397_p0 = sext_ln1273_17_fu_2958_p1;

assign grp_fu_9397_p1 = zext_ln1273_1_fu_2951_p1;

assign grp_fu_9406_p0 = sext_ln1273_33_fu_2961_p1;

assign grp_fu_9406_p1 = zext_ln1273_1_fu_2951_p1;

assign grp_fu_9415_p0 = sext_ln1273_49_fu_2964_p1;

assign grp_fu_9415_p1 = zext_ln1273_1_fu_2951_p1;

assign grp_fu_9424_p0 = sext_ln1273_65_fu_2967_p1;

assign grp_fu_9424_p1 = zext_ln1273_1_fu_2951_p1;

assign grp_fu_9433_p0 = sext_ln1273_81_fu_2970_p1;

assign grp_fu_9433_p1 = zext_ln1273_1_fu_2951_p1;

assign grp_fu_9442_p0 = sext_ln1273_97_fu_2973_p1;

assign grp_fu_9442_p1 = zext_ln1273_1_fu_2951_p1;

assign grp_fu_9451_p0 = sext_ln1273_113_fu_2976_p1;

assign grp_fu_9451_p1 = zext_ln1273_1_fu_2951_p1;

assign grp_fu_9460_p0 = zext_ln1273_18_fu_2988_p1;

assign grp_fu_9460_p1 = sext_ln1273_1_fu_2955_p1;

assign grp_fu_9469_p0 = zext_ln1273_18_fu_2988_p1;

assign grp_fu_9469_p1 = sext_ln1273_17_fu_2958_p1;

assign grp_fu_9478_p0 = zext_ln1273_18_fu_2988_p1;

assign grp_fu_9478_p1 = sext_ln1273_33_fu_2961_p1;

assign grp_fu_9487_p0 = zext_ln1273_18_fu_2988_p1;

assign grp_fu_9487_p1 = sext_ln1273_49_fu_2964_p1;

assign grp_fu_9496_p0 = zext_ln1273_18_fu_2988_p1;

assign grp_fu_9496_p1 = sext_ln1273_65_fu_2967_p1;

assign grp_fu_9505_p0 = zext_ln1273_18_fu_2988_p1;

assign grp_fu_9505_p1 = sext_ln1273_81_fu_2970_p1;

assign grp_fu_9514_p0 = zext_ln1273_18_fu_2988_p1;

assign grp_fu_9514_p1 = sext_ln1273_97_fu_2973_p1;

assign grp_fu_9523_p0 = zext_ln1273_18_fu_2988_p1;

assign grp_fu_9523_p1 = sext_ln1273_113_fu_2976_p1;

assign grp_fu_9532_p0 = zext_ln1271_fu_3001_p1;

assign grp_fu_9532_p1 = sext_ln1273_2_fu_3005_p1;

assign grp_fu_9541_p0 = zext_ln1271_fu_3001_p1;

assign grp_fu_9541_p1 = sext_ln1273_18_fu_3125_p1;

assign grp_fu_9550_p0 = zext_ln1271_fu_3001_p1;

assign grp_fu_9550_p1 = sext_ln1273_34_fu_3128_p1;

assign grp_fu_9559_p0 = zext_ln1271_fu_3001_p1;

assign grp_fu_9559_p1 = sext_ln1273_50_fu_3131_p1;

assign grp_fu_9568_p0 = zext_ln1271_fu_3001_p1;

assign grp_fu_9568_p1 = sext_ln1273_66_fu_3134_p1;

assign grp_fu_9577_p0 = zext_ln1271_fu_3001_p1;

assign grp_fu_9577_p1 = sext_ln1273_82_fu_3137_p1;

assign grp_fu_9586_p0 = zext_ln1271_fu_3001_p1;

assign grp_fu_9586_p1 = sext_ln1273_98_fu_3140_p1;

assign grp_fu_9595_p0 = zext_ln1271_fu_3001_p1;

assign grp_fu_9595_p1 = sext_ln1273_114_fu_3143_p1;

assign grp_fu_9604_p0 = zext_ln1273_19_fu_3155_p1;

assign grp_fu_9604_p1 = sext_ln1273_2_fu_3005_p1;

assign grp_fu_9613_p0 = zext_ln1273_19_fu_3155_p1;

assign grp_fu_9613_p1 = sext_ln1273_18_fu_3125_p1;

assign grp_fu_9622_p0 = zext_ln1273_19_fu_3155_p1;

assign grp_fu_9622_p1 = sext_ln1273_34_fu_3128_p1;

assign grp_fu_9631_p0 = zext_ln1273_19_fu_3155_p1;

assign grp_fu_9631_p1 = sext_ln1273_50_fu_3131_p1;

assign grp_fu_9640_p0 = zext_ln1273_19_fu_3155_p1;

assign grp_fu_9640_p1 = sext_ln1273_66_fu_3134_p1;

assign grp_fu_9649_p0 = zext_ln1273_19_fu_3155_p1;

assign grp_fu_9649_p1 = sext_ln1273_82_fu_3137_p1;

assign grp_fu_9658_p0 = zext_ln1273_19_fu_3155_p1;

assign grp_fu_9658_p1 = sext_ln1273_98_fu_3140_p1;

assign grp_fu_9667_p0 = zext_ln1273_19_fu_3155_p1;

assign grp_fu_9667_p1 = sext_ln1273_114_fu_3143_p1;

assign grp_fu_9676_p0 = zext_ln1273_4_fu_3297_p1;

assign grp_fu_9676_p1 = sext_ln1273_3_fu_3300_p1;

assign grp_fu_9685_p0 = zext_ln1273_4_fu_3297_p1;

assign grp_fu_9685_p1 = sext_ln1273_19_fu_3324_p1;

assign grp_fu_9694_p0 = zext_ln1273_4_fu_3297_p1;

assign grp_fu_9694_p1 = sext_ln1273_35_fu_3348_p1;

assign grp_fu_9703_p0 = zext_ln1273_4_fu_3297_p1;

assign grp_fu_9703_p1 = sext_ln1273_51_fu_3372_p1;

assign grp_fu_9712_p0 = zext_ln1273_4_fu_3297_p1;

assign grp_fu_9712_p1 = sext_ln1273_67_fu_3396_p1;

assign grp_fu_9721_p0 = zext_ln1273_4_fu_3297_p1;

assign grp_fu_9721_p1 = sext_ln1273_83_fu_3420_p1;

assign grp_fu_9730_p0 = zext_ln1273_4_fu_3297_p1;

assign grp_fu_9730_p1 = sext_ln1273_99_fu_3444_p1;

assign grp_fu_9739_p0 = zext_ln1273_4_fu_3297_p1;

assign grp_fu_9739_p1 = sext_ln1273_115_fu_3468_p1;

assign grp_fu_9748_p0 = zext_ln1273_20_fu_3492_p1;

assign grp_fu_9748_p1 = sext_ln1273_3_fu_3300_p1;

assign grp_fu_9757_p0 = zext_ln1273_20_fu_3492_p1;

assign grp_fu_9757_p1 = sext_ln1273_19_fu_3324_p1;

assign grp_fu_9766_p0 = zext_ln1273_20_fu_3492_p1;

assign grp_fu_9766_p1 = sext_ln1273_35_fu_3348_p1;

assign grp_fu_9775_p0 = zext_ln1273_20_fu_3492_p1;

assign grp_fu_9775_p1 = sext_ln1273_51_fu_3372_p1;

assign grp_fu_9784_p0 = zext_ln1273_20_fu_3492_p1;

assign grp_fu_9784_p1 = sext_ln1273_67_fu_3396_p1;

assign grp_fu_9793_p0 = zext_ln1273_20_fu_3492_p1;

assign grp_fu_9793_p1 = sext_ln1273_83_fu_3420_p1;

assign grp_fu_9802_p0 = zext_ln1273_20_fu_3492_p1;

assign grp_fu_9802_p1 = sext_ln1273_99_fu_3444_p1;

assign grp_fu_9811_p0 = zext_ln1273_20_fu_3492_p1;

assign grp_fu_9811_p1 = sext_ln1273_115_fu_3468_p1;

assign grp_fu_9820_p0 = zext_ln1273_5_fu_3663_p1;

assign grp_fu_9820_p1 = sext_ln1273_4_fu_3666_p1;

assign grp_fu_9820_p2 = {{tmp_68_fu_4374_p4}, {2'd0}};

assign grp_fu_9829_p0 = zext_ln1273_5_fu_3663_p1;

assign grp_fu_9829_p1 = sext_ln1273_20_fu_3690_p1;

assign grp_fu_9829_p2 = {{tmp_111_fu_4397_p4}, {2'd0}};

assign grp_fu_9838_p0 = zext_ln1273_5_fu_3663_p1;

assign grp_fu_9838_p1 = sext_ln1273_36_fu_3714_p1;

assign grp_fu_9838_p2 = {{tmp_142_fu_4417_p4}, {2'd0}};

assign grp_fu_9847_p0 = zext_ln1273_5_fu_3663_p1;

assign grp_fu_9847_p1 = sext_ln1273_52_fu_3738_p1;

assign grp_fu_9847_p2 = {{tmp_174_fu_4437_p4}, {2'd0}};

assign grp_fu_9856_p0 = zext_ln1273_5_fu_3663_p1;

assign grp_fu_9856_p1 = sext_ln1273_68_fu_3762_p1;

assign grp_fu_9856_p2 = {{tmp_205_fu_4457_p4}, {2'd0}};

assign grp_fu_9865_p0 = zext_ln1273_5_fu_3663_p1;

assign grp_fu_9865_p1 = sext_ln1273_84_fu_3786_p1;

assign grp_fu_9865_p2 = {{tmp_236_fu_4477_p4}, {2'd0}};

assign grp_fu_9874_p0 = zext_ln1273_5_fu_3663_p1;

assign grp_fu_9874_p1 = sext_ln1273_100_fu_3810_p1;

assign grp_fu_9874_p2 = {{tmp_267_fu_4497_p4}, {2'd0}};

assign grp_fu_9883_p0 = zext_ln1273_5_fu_3663_p1;

assign grp_fu_9883_p1 = sext_ln1273_116_fu_3834_p1;

assign grp_fu_9883_p2 = {{tmp_298_fu_4517_p4}, {2'd0}};

assign grp_fu_9892_p0 = zext_ln1273_21_fu_3858_p1;

assign grp_fu_9892_p1 = sext_ln1273_4_fu_3666_p1;

assign grp_fu_9892_p2 = {{tmp_334_fu_4537_p4}, {2'd0}};

assign grp_fu_9901_p0 = zext_ln1273_21_fu_3858_p1;

assign grp_fu_9901_p1 = sext_ln1273_20_fu_3690_p1;

assign grp_fu_9901_p2 = {{tmp_360_fu_4557_p4}, {2'd0}};

assign grp_fu_9910_p0 = zext_ln1273_21_fu_3858_p1;

assign grp_fu_9910_p1 = sext_ln1273_36_fu_3714_p1;

assign grp_fu_9910_p2 = {{tmp_375_fu_4574_p4}, {2'd0}};

assign grp_fu_9919_p0 = zext_ln1273_21_fu_3858_p1;

assign grp_fu_9919_p1 = sext_ln1273_52_fu_3738_p1;

assign grp_fu_9919_p2 = {{tmp_390_fu_4591_p4}, {2'd0}};

assign grp_fu_9928_p0 = zext_ln1273_21_fu_3858_p1;

assign grp_fu_9928_p1 = sext_ln1273_68_fu_3762_p1;

assign grp_fu_9928_p2 = {{tmp_405_fu_4608_p4}, {2'd0}};

assign grp_fu_9937_p0 = zext_ln1273_21_fu_3858_p1;

assign grp_fu_9937_p1 = sext_ln1273_84_fu_3786_p1;

assign grp_fu_9937_p2 = {{tmp_420_fu_4625_p4}, {2'd0}};

assign grp_fu_9946_p0 = zext_ln1273_21_fu_3858_p1;

assign grp_fu_9946_p1 = sext_ln1273_100_fu_3810_p1;

assign grp_fu_9946_p2 = {{tmp_435_fu_4642_p4}, {2'd0}};

assign grp_fu_9955_p0 = zext_ln1273_21_fu_3858_p1;

assign grp_fu_9955_p1 = sext_ln1273_116_fu_3834_p1;

assign grp_fu_9955_p2 = {{tmp_450_fu_4659_p4}, {2'd0}};

assign grp_fu_9964_p0 = zext_ln1273_6_fu_4029_p1;

assign grp_fu_9964_p1 = sext_ln1273_5_fu_4032_p1;

assign grp_fu_9964_p2 = {{tmp_71_fu_4676_p4}, {2'd0}};

assign grp_fu_9973_p0 = zext_ln1273_6_fu_4029_p1;

assign grp_fu_9973_p1 = sext_ln1273_21_fu_4056_p1;

assign grp_fu_9973_p2 = {{tmp_113_fu_4699_p4}, {2'd0}};

assign grp_fu_9982_p0 = zext_ln1273_6_fu_4029_p1;

assign grp_fu_9982_p1 = sext_ln1273_37_fu_4080_p1;

assign grp_fu_9982_p2 = {{tmp_144_fu_4719_p4}, {2'd0}};

assign grp_fu_9991_p0 = zext_ln1273_6_fu_4029_p1;

assign grp_fu_9991_p1 = sext_ln1273_53_fu_4104_p1;

assign grp_fu_9991_p2 = {{tmp_176_fu_4739_p4}, {2'd0}};

assign icmp_ln1420_10_fu_8940_p2 = ((sext_ln813_20_fu_8927_p1 == sub_ln1420_10_fu_8934_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_11_fu_9028_p2 = ((sext_ln813_22_fu_9015_p1 == sub_ln1420_11_fu_9022_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_12_fu_9142_p2 = ((sext_ln813_24_fu_9130_p1 == sub_ln1420_12_fu_9136_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_13_fu_9205_p2 = ((sext_ln813_26_fu_9192_p1 == sub_ln1420_13_fu_9199_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_1_fu_8059_p2 = ((sext_ln813_2_fu_8046_p1 == sub_ln1420_1_fu_8053_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_2_fu_8144_p2 = ((sext_ln813_4_fu_8131_p1 == sub_ln1420_2_fu_8138_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_3_fu_8232_p2 = ((sext_ln813_6_fu_8219_p1 == sub_ln1420_3_fu_8226_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_4_fu_8320_p2 = ((sext_ln813_8_fu_8307_p1 == sub_ln1420_4_fu_8314_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_5_fu_8544_p2 = ((sext_ln813_10_fu_8532_p1 == sub_ln1420_5_fu_8538_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_6_fu_8607_p2 = ((sext_ln813_12_fu_8594_p1 == sub_ln1420_6_fu_8601_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_7_fu_8503_p2 = ((sext_ln813_14_fu_8489_p1 == sub_ln1420_7_fu_8497_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_8_fu_8767_p2 = ((sext_ln813_16_fu_8754_p1 == sub_ln1420_8_fu_8761_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_9_fu_8852_p2 = ((sext_ln813_18_fu_8839_p1 == sub_ln1420_9_fu_8846_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_fu_7847_p2 = ((sext_ln813_fu_7834_p1 == sub_ln1420_fu_7841_p2) ? 1'b1 : 1'b0);

assign icmp_ln63_fu_946_p2 = ((ap_sig_allocacmp_indvar_flatten68_load == 14'd9216) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_970_p2 = ((ap_sig_allocacmp_indvar_flatten26_load == 13'd3072) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_1030_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 9'd192) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_1024_p2 = ((ap_sig_allocacmp_dim_block_load == 5'd24) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_1160_p2 = ((select_ln67_fu_1144_p3 == 5'd0) ? 1'b1 : 1'b0);

assign lhs_112_fu_3456_p3 = {{tmp_292_fu_3447_p4}, {2'd0}};

assign lhs_113_fu_3813_p4 = {{grp_fu_9451_p3[24:2]}};

assign lhs_114_fu_3822_p3 = {{lhs_113_fu_3813_p4}, {2'd0}};

assign lhs_128_fu_7421_p1 = patches_q0[31:0];

assign lhs_129_fu_8036_p4 = {{patches_q0[63:32]}};

assign lhs_130_fu_8121_p4 = {{select_ln1420_fu_8094_p3[95:64]}};

assign lhs_131_fu_8209_p4 = {{select_ln1420_1_fu_8182_p3[127:96]}};

assign lhs_132_fu_8297_p4 = {{select_ln1420_2_fu_8270_p3[159:128]}};

assign lhs_134_fu_8584_p4 = {{select_ln1420_4_fu_8559_p3[223:192]}};

assign lhs_135_fu_8641_p4 = {{select_ln1420_5_fu_8624_p3[255:224]}};

assign lhs_136_fu_3480_p3 = {{tmp_328_fu_3471_p4}, {2'd0}};

assign lhs_137_fu_3837_p4 = {{grp_fu_9460_p3[24:2]}};

assign lhs_138_fu_3846_p3 = {{lhs_137_fu_3837_p4}, {2'd0}};

assign lhs_152_fu_3504_p3 = {{tmp_357_fu_3495_p4}, {2'd0}};

assign lhs_153_fu_3861_p4 = {{grp_fu_9469_p3[24:2]}};

assign lhs_154_fu_3870_p3 = {{lhs_153_fu_3861_p4}, {2'd0}};

assign lhs_168_fu_3525_p3 = {{tmp_372_fu_3516_p4}, {2'd0}};

assign lhs_169_fu_3882_p4 = {{grp_fu_9478_p3[24:2]}};

assign lhs_16_fu_3312_p3 = {{tmp_105_fu_3303_p4}, {2'd0}};

assign lhs_170_fu_3891_p3 = {{lhs_169_fu_3882_p4}, {2'd0}};

assign lhs_17_fu_3669_p4 = {{grp_fu_9397_p3[24:2]}};

assign lhs_184_fu_3546_p3 = {{tmp_387_fu_3537_p4}, {2'd0}};

assign lhs_185_fu_3903_p4 = {{grp_fu_9487_p3[24:2]}};

assign lhs_186_fu_3912_p3 = {{lhs_185_fu_3903_p4}, {2'd0}};

assign lhs_18_fu_3678_p3 = {{lhs_17_fu_3669_p4}, {2'd0}};

assign lhs_1_fu_3642_p4 = {{grp_fu_9388_p3[24:2]}};

assign lhs_200_fu_3567_p3 = {{tmp_402_fu_3558_p4}, {2'd0}};

assign lhs_201_fu_3924_p4 = {{grp_fu_9496_p3[24:2]}};

assign lhs_202_fu_3933_p3 = {{lhs_201_fu_3924_p4}, {2'd0}};

assign lhs_216_fu_3588_p3 = {{tmp_417_fu_3579_p4}, {2'd0}};

assign lhs_217_fu_3945_p4 = {{grp_fu_9505_p3[24:2]}};

assign lhs_218_fu_3954_p3 = {{lhs_217_fu_3945_p4}, {2'd0}};

assign lhs_232_fu_3609_p3 = {{tmp_432_fu_3600_p4}, {2'd0}};

assign lhs_233_fu_3966_p4 = {{grp_fu_9514_p3[24:2]}};

assign lhs_234_fu_3975_p3 = {{lhs_233_fu_3966_p4}, {2'd0}};

assign lhs_248_fu_3630_p3 = {{tmp_447_fu_3621_p4}, {2'd0}};

assign lhs_249_fu_3987_p4 = {{grp_fu_9523_p3[24:2]}};

assign lhs_250_fu_3996_p3 = {{lhs_249_fu_3987_p4}, {2'd0}};

assign lhs_264_fu_8479_p4 = {{patches_q0[287:256]}};

assign lhs_265_fu_8744_p4 = {{select_ln1420_6_fu_8720_p3[319:288]}};

assign lhs_266_fu_8829_p4 = {{select_ln1420_7_fu_8802_p3[95:64]}};

assign lhs_267_fu_8917_p4 = {{select_ln1420_8_fu_8890_p3[127:96]}};

assign lhs_268_fu_9005_p4 = {{select_ln1420_9_fu_8978_p3[159:128]}};

assign lhs_270_fu_9182_p4 = {{select_ln1420_11_fu_9157_p3[223:192]}};

assign lhs_271_fu_9239_p4 = {{select_ln1420_12_fu_9222_p3[255:224]}};

assign lhs_2_fu_3651_p3 = {{lhs_1_fu_3642_p4}, {2'd0}};

assign lhs_32_fu_3336_p3 = {{tmp_136_fu_3327_p4}, {2'd0}};

assign lhs_33_fu_3693_p4 = {{grp_fu_9406_p3[24:2]}};

assign lhs_34_fu_3702_p3 = {{lhs_33_fu_3693_p4}, {2'd0}};

assign lhs_48_fu_3360_p3 = {{tmp_167_fu_3351_p4}, {2'd0}};

assign lhs_49_fu_3717_p4 = {{grp_fu_9415_p3[24:2]}};

assign lhs_50_fu_3726_p3 = {{lhs_49_fu_3717_p4}, {2'd0}};

assign lhs_64_fu_3384_p3 = {{tmp_199_fu_3375_p4}, {2'd0}};

assign lhs_65_fu_3741_p4 = {{grp_fu_9424_p3[24:2]}};

assign lhs_66_fu_3750_p3 = {{lhs_65_fu_3741_p4}, {2'd0}};

assign lhs_80_fu_3408_p3 = {{tmp_230_fu_3399_p4}, {2'd0}};

assign lhs_81_fu_3765_p4 = {{grp_fu_9433_p3[24:2]}};

assign lhs_82_fu_3774_p3 = {{lhs_81_fu_3765_p4}, {2'd0}};

assign lhs_96_fu_3432_p3 = {{tmp_261_fu_3423_p4}, {2'd0}};

assign lhs_97_fu_3789_p4 = {{grp_fu_9442_p3[24:2]}};

assign lhs_98_fu_3798_p3 = {{lhs_97_fu_3789_p4}, {2'd0}};

assign lhs_fu_3285_p3 = {{tmp_59_fu_3276_p4}, {2'd0}};

assign lshr_ln1271_1_fu_2992_p4 = {{image_block_3_load_reg_12265[23:16]}};

assign lshr_ln1_fu_2942_p4 = {{image_block_3_load_reg_12265[15:8]}};

assign lshr_ln_fu_1166_p4 = {{select_ln67_1_fu_1152_p3[7:3]}};

assign or_ln1_fu_8111_p4 = {{{tmp_331_cast_fu_8065_p4}, {add_ln813_15_fu_8102_p2}}, {trunc_ln813_fu_8107_p1}};

assign or_ln65_1_fu_1114_p2 = (xor_ln65_fu_1108_p2 | icmp_ln65_fu_970_p2);

assign or_ln65_fu_1048_p2 = (icmp_ln65_fu_970_p2 | and_ln63_1_fu_1036_p2);

assign or_ln67_1_fu_1138_p2 = (or_ln67_fu_1132_p2 | icmp_ln65_fu_970_p2);

assign or_ln67_fu_1132_p2 = (and_ln65_fu_1126_p2 | and_ln63_1_fu_1036_p2);

assign or_ln813_10_fu_9173_p4 = {{{tmp_463_reg_15089}, {add_ln813_27_fu_9165_p2}}, {trunc_ln813_10_fu_9169_p1}};

assign or_ln813_11_fu_9254_p4 = {{{add_ln813_29_fu_9249_p2}, {add_ln813_28_fu_9230_p2}}, {trunc_ln813_11_fu_9235_p1}};

assign or_ln813_1_fu_8199_p4 = {{{tmp_332_cast_fu_8150_p4}, {add_ln813_16_fu_8190_p2}}, {trunc_ln813_1_fu_8195_p1}};

assign or_ln813_2_fu_8287_p4 = {{{tmp_333_cast_fu_8238_p4}, {add_ln813_17_fu_8278_p2}}, {trunc_ln813_2_fu_8283_p1}};

assign or_ln813_3_fu_8525_p4 = {{{tmp_334_cast_reg_14928}, {add_ln813_18_reg_14933}}, {trunc_ln813_3_reg_14939}};

assign or_ln813_4_fu_8575_p4 = {{{tmp_324_reg_14951}, {add_ln813_19_fu_8567_p2}}, {trunc_ln813_4_fu_8571_p1}};

assign or_ln813_5_fu_9123_p4 = {{{tmp_477_cast_reg_15066}, {add_ln813_26_reg_15071}}, {trunc_ln813_9_reg_15077}};

assign or_ln813_6_fu_8692_p4 = {{{add_ln813_21_reg_15032}, {add_ln813_20_reg_15020}}, {trunc_ln813_5_reg_15026}};

assign or_ln813_7_fu_8819_p4 = {{{tmp_474_cast_fu_8773_p4}, {add_ln813_23_fu_8810_p2}}, {trunc_ln813_6_fu_8815_p1}};

assign or_ln813_8_fu_8737_p3 = {{tmp_473_cast_fu_8727_p4}, {add_ln813_22_reg_15014}};

assign or_ln813_9_fu_8907_p4 = {{{tmp_475_cast_fu_8858_p4}, {add_ln813_24_fu_8898_p2}}, {trunc_ln813_7_fu_8903_p1}};

assign or_ln813_s_fu_8995_p4 = {{{tmp_476_cast_fu_8946_p4}, {add_ln813_25_fu_8986_p2}}, {trunc_ln813_8_fu_8991_p1}};

assign or_ln_fu_8029_p3 = {{tmp_330_cast_fu_8019_p4}, {add_ln813_reg_14836}};

assign p_mid114_fu_1070_p2 = (select_ln63_1_fu_984_p3 | empty_195_fu_1066_p1);

assign p_mid116_fu_1094_p2 = ((tmp_191_mid1_fu_1086_p3 == 4'd0) ? 1'b1 : 1'b0);

assign p_mid152_fu_1004_p2 = ((tmp_191_mid_fu_996_p3 == 3'd0) ? 1'b1 : 1'b0);

assign p_mid1_fu_1332_p4 = {{add_ln67_fu_1326_p2[3:1]}};

assign p_shl_fu_1349_p3 = {{select_ln67_2_fu_1342_p3}, {5'd0}};

assign patch_embed_bias_address0 = zext_ln80_fu_1176_p1;

assign patch_embed_weights_address0 = zext_ln1273_33_fu_1219_p1;

assign patches_d0 = {{or_ln813_11_fu_9254_p4}, {select_ln1420_6_reg_15061[255:0]}};

assign rhs_127_fu_7762_p4 = {{grp_fu_11306_p3[33:2]}};

assign rhs_255_fu_8415_p4 = {{grp_fu_11458_p3[33:2]}};

assign select_ln1420_10_fu_9066_p3 = ((icmp_ln1420_11_fu_9028_p2[0:0] == 1'b1) ? and_ln808_7_fu_9054_p5 : or_ln813_s_fu_8995_p4);

assign select_ln1420_11_fu_9157_p3 = ((icmp_ln1420_12_fu_9142_p2[0:0] == 1'b1) ? and_ln808_10_fu_9148_p5 : or_ln813_5_fu_9123_p4);

assign select_ln1420_12_fu_9222_p3 = ((icmp_ln1420_13_fu_9205_p2[0:0] == 1'b1) ? and_ln808_11_fu_9211_p5 : or_ln813_10_fu_9173_p4);

assign select_ln1420_1_fu_8182_p3 = ((icmp_ln1420_2_fu_8144_p2[0:0] == 1'b1) ? and_ln808_2_fu_8170_p5 : or_ln1_fu_8111_p4);

assign select_ln1420_2_fu_8270_p3 = ((icmp_ln1420_3_fu_8232_p2[0:0] == 1'b1) ? and_ln808_3_fu_8258_p5 : or_ln813_1_fu_8199_p4);

assign select_ln1420_3_fu_8358_p3 = ((icmp_ln1420_4_fu_8320_p2[0:0] == 1'b1) ? and_ln808_4_fu_8346_p5 : or_ln813_2_fu_8287_p4);

assign select_ln1420_4_fu_8559_p3 = ((icmp_ln1420_5_fu_8544_p2[0:0] == 1'b1) ? and_ln808_5_fu_8550_p5 : or_ln813_3_fu_8525_p4);

assign select_ln1420_5_fu_8624_p3 = ((icmp_ln1420_6_fu_8607_p2[0:0] == 1'b1) ? and_ln808_6_fu_8613_p5 : or_ln813_4_fu_8575_p4);

assign select_ln1420_6_fu_8720_p3 = ((icmp_ln1420_7_reg_15004[0:0] == 1'b1) ? tmp_169_fu_8710_p6 : tmp_326_fu_8699_p5);

assign select_ln1420_7_fu_8802_p3 = ((icmp_ln1420_8_fu_8767_p2[0:0] == 1'b1) ? and_ln808_8_fu_8793_p4 : or_ln813_8_fu_8737_p3);

assign select_ln1420_8_fu_8890_p3 = ((icmp_ln1420_9_fu_8852_p2[0:0] == 1'b1) ? and_ln808_9_fu_8878_p5 : or_ln813_7_fu_8819_p4);

assign select_ln1420_9_fu_8978_p3 = ((icmp_ln1420_10_fu_8940_p2[0:0] == 1'b1) ? and_ln808_s_fu_8966_p5 : or_ln813_9_fu_8907_p4);

assign select_ln1420_fu_8094_p3 = ((icmp_ln1420_1_fu_8059_p2[0:0] == 1'b1) ? and_ln808_1_fu_8085_p4 : or_ln_fu_8029_p3);

assign select_ln63_1_fu_984_p3 = ((icmp_ln65_fu_970_p2[0:0] == 1'b1) ? add_ln63_fu_964_p2 : ap_sig_allocacmp_channel_2);

assign select_ln63_2_fu_1010_p3 = ((icmp_ln65_fu_970_p2[0:0] == 1'b1) ? p_mid152_fu_1004_p2 : empty_194_fu_940_p2);

assign select_ln63_fu_976_p3 = ((icmp_ln65_fu_970_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_y_offset_2);

assign select_ln65_1_cast_fu_1062_p1 = select_ln65_1_fu_1054_p3;

assign select_ln65_1_fu_1054_p3 = ((and_ln63_1_fu_1036_p2[0:0] == 1'b1) ? add_ln65_fu_1042_p2 : select_ln63_fu_976_p3);

assign select_ln65_2_fu_1100_p3 = ((and_ln63_1_fu_1036_p2[0:0] == 1'b1) ? p_mid116_fu_1094_p2 : select_ln63_2_fu_1010_p3);

assign select_ln65_3_fu_1319_p3 = ((or_ln65_reg_11584[0:0] == 1'b1) ? 3'd0 : tmp_49_fu_1302_p4);

assign select_ln65_4_fu_1256_p3 = ((icmp_ln65_fu_970_p2[0:0] == 1'b1) ? 13'd1 : add_ln65_1_fu_1250_p2);

assign select_ln65_fu_1312_p3 = ((or_ln65_reg_11584[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_patch_x_base_2);

assign select_ln67_1_fu_1152_p3 = ((or_ln67_1_fu_1138_p2[0:0] == 1'b1) ? 8'd0 : ap_sig_allocacmp_dim_load);

assign select_ln67_2_fu_1342_p3 = ((and_ln65_reg_11594[0:0] == 1'b1) ? p_mid1_fu_1332_p4 : select_ln65_3_fu_1319_p3);

assign select_ln67_3_fu_1375_p3 = ((and_ln65_reg_11594[0:0] == 1'b1) ? add_ln67_fu_1326_p2 : select_ln65_fu_1312_p3);

assign select_ln67_4_fu_1242_p3 = ((or_ln65_fu_1048_p2[0:0] == 1'b1) ? 9'd1 : add_ln67_1_fu_1236_p2);

assign select_ln67_fu_1144_p3 = ((or_ln67_1_fu_1138_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_dim_block_load);

assign sext_ln1273_100_fu_3810_p1 = $signed(tmp_268_reg_12125_pp0_iter1_reg);

assign sext_ln1273_101_fu_4176_p1 = $signed(tmp_270_reg_12130_pp0_iter1_reg);

assign sext_ln1273_102_fu_4514_p1 = $signed(tmp_272_reg_12135_pp0_iter2_reg);

assign sext_ln1273_103_fu_4816_p1 = $signed(tmp_274_reg_12140_pp0_iter2_reg);

assign sext_ln1273_104_fu_5118_p1 = $signed(tmp_276_reg_12145_pp0_iter2_reg);

assign sext_ln1273_105_fu_5420_p1 = $signed(tmp_278_reg_12150_pp0_iter3_reg);

assign sext_ln1273_106_fu_5722_p1 = $signed(tmp_280_reg_12155_pp0_iter3_reg);

assign sext_ln1273_107_fu_6024_p1 = $signed(tmp_282_reg_12160_pp0_iter3_reg);

assign sext_ln1273_108_fu_6326_p1 = $signed(tmp_284_reg_12165_pp0_iter4_reg);

assign sext_ln1273_109_fu_6921_p1 = $signed(tmp_286_reg_12170_pp0_iter4_reg);

assign sext_ln1273_10_fu_5602_p1 = $signed(tmp_87_reg_11675_pp0_iter3_reg);

assign sext_ln1273_110_fu_7215_p1 = $signed(tmp_288_reg_12175_pp0_iter5_reg);

assign sext_ln1273_111_fu_7600_p1 = tmp_290_reg_12180_pp0_iter5_reg;

assign sext_ln1273_112_fu_2925_p1 = $signed(tmp_291_reg_12185);

assign sext_ln1273_113_fu_2976_p1 = $signed(tmp_293_reg_12190);

assign sext_ln1273_114_fu_3143_p1 = $signed(tmp_294_reg_12195);

assign sext_ln1273_115_fu_3468_p1 = $signed(tmp_297_reg_12200_pp0_iter1_reg);

assign sext_ln1273_116_fu_3834_p1 = $signed(tmp_299_reg_12205_pp0_iter1_reg);

assign sext_ln1273_117_fu_4200_p1 = $signed(tmp_301_reg_12210_pp0_iter1_reg);

assign sext_ln1273_118_fu_4534_p1 = $signed(tmp_303_reg_12215_pp0_iter2_reg);

assign sext_ln1273_119_fu_4836_p1 = $signed(tmp_305_reg_12220_pp0_iter2_reg);

assign sext_ln1273_11_fu_5904_p1 = $signed(tmp_90_reg_11680_pp0_iter3_reg);

assign sext_ln1273_120_fu_5138_p1 = $signed(tmp_307_reg_12225_pp0_iter2_reg);

assign sext_ln1273_121_fu_5440_p1 = $signed(tmp_309_reg_12230_pp0_iter3_reg);

assign sext_ln1273_122_fu_5742_p1 = $signed(tmp_311_reg_12235_pp0_iter3_reg);

assign sext_ln1273_123_fu_6044_p1 = $signed(tmp_313_reg_12240_pp0_iter3_reg);

assign sext_ln1273_124_fu_6346_p1 = $signed(tmp_315_reg_12245_pp0_iter4_reg);

assign sext_ln1273_125_fu_6941_p1 = $signed(tmp_317_reg_12250_pp0_iter4_reg);

assign sext_ln1273_126_fu_7227_p1 = $signed(tmp_319_reg_12255_pp0_iter5_reg);

assign sext_ln1273_127_fu_7620_p1 = tmp_321_reg_12260_pp0_iter5_reg;

assign sext_ln1273_12_fu_6206_p1 = $signed(tmp_93_reg_11685_pp0_iter4_reg);

assign sext_ln1273_13_fu_6508_p1 = tmp_96_reg_11690_pp0_iter4_reg;

assign sext_ln1273_14_fu_6801_p1 = tmp_99_reg_11695_pp0_iter4_reg;

assign sext_ln1273_15_fu_7103_p1 = tmp_102_reg_11700_pp0_iter5_reg;

assign sext_ln1273_16_fu_2907_p1 = $signed(tmp_104_reg_11705);

assign sext_ln1273_17_fu_2958_p1 = $signed(tmp_106_reg_11710);

assign sext_ln1273_18_fu_3125_p1 = $signed(tmp_107_reg_11715);

assign sext_ln1273_19_fu_3324_p1 = $signed(tmp_110_reg_11720_pp0_iter1_reg);

assign sext_ln1273_1_fu_2955_p1 = $signed(tmp_60_reg_11630);

assign sext_ln1273_20_fu_3690_p1 = $signed(tmp_112_reg_11725_pp0_iter1_reg);

assign sext_ln1273_21_fu_4056_p1 = $signed(tmp_114_reg_11730_pp0_iter1_reg);

assign sext_ln1273_22_fu_4414_p1 = $signed(tmp_116_reg_11735_pp0_iter2_reg);

assign sext_ln1273_23_fu_4716_p1 = $signed(tmp_118_reg_11740_pp0_iter2_reg);

assign sext_ln1273_24_fu_5018_p1 = $signed(tmp_120_reg_11745_pp0_iter2_reg);

assign sext_ln1273_25_fu_5320_p1 = $signed(tmp_122_reg_11750_pp0_iter3_reg);

assign sext_ln1273_26_fu_5622_p1 = $signed(tmp_124_reg_11755_pp0_iter3_reg);

assign sext_ln1273_27_fu_5924_p1 = $signed(tmp_126_reg_11760_pp0_iter3_reg);

assign sext_ln1273_28_fu_6226_p1 = $signed(tmp_128_reg_11765_pp0_iter4_reg);

assign sext_ln1273_29_fu_6528_p1 = tmp_130_reg_11770_pp0_iter4_reg;

assign sext_ln1273_2_fu_3005_p1 = $signed(tmp_61_reg_11635);

assign sext_ln1273_30_fu_6821_p1 = tmp_132_reg_11775_pp0_iter4_reg;

assign sext_ln1273_31_fu_7123_p1 = tmp_134_reg_11780_pp0_iter5_reg;

assign sext_ln1273_32_fu_2910_p1 = $signed(tmp_135_reg_11785);

assign sext_ln1273_33_fu_2961_p1 = $signed(tmp_137_reg_11790);

assign sext_ln1273_34_fu_3128_p1 = $signed(tmp_138_reg_11795);

assign sext_ln1273_35_fu_3348_p1 = $signed(tmp_141_reg_11800_pp0_iter1_reg);

assign sext_ln1273_36_fu_3714_p1 = $signed(tmp_143_reg_11805_pp0_iter1_reg);

assign sext_ln1273_37_fu_4080_p1 = $signed(tmp_145_reg_11810_pp0_iter1_reg);

assign sext_ln1273_38_fu_4434_p1 = $signed(tmp_147_reg_11815_pp0_iter2_reg);

assign sext_ln1273_39_fu_4736_p1 = $signed(tmp_149_reg_11820_pp0_iter2_reg);

assign sext_ln1273_3_fu_3300_p1 = $signed(tmp_63_reg_11640_pp0_iter1_reg);

assign sext_ln1273_40_fu_5038_p1 = $signed(tmp_151_reg_11825_pp0_iter2_reg);

assign sext_ln1273_41_fu_5340_p1 = $signed(tmp_153_reg_11830_pp0_iter3_reg);

assign sext_ln1273_42_fu_5642_p1 = $signed(tmp_155_reg_11835_pp0_iter3_reg);

assign sext_ln1273_43_fu_5944_p1 = $signed(tmp_157_reg_11840_pp0_iter3_reg);

assign sext_ln1273_44_fu_6246_p1 = $signed(tmp_159_reg_11845_pp0_iter4_reg);

assign sext_ln1273_45_fu_6548_p1 = tmp_161_reg_11850_pp0_iter4_reg;

assign sext_ln1273_46_fu_6841_p1 = tmp_163_reg_11855_pp0_iter4_reg;

assign sext_ln1273_47_fu_7143_p1 = tmp_165_reg_11860_pp0_iter5_reg;

assign sext_ln1273_48_fu_2913_p1 = $signed(tmp_166_reg_11865);

assign sext_ln1273_49_fu_2964_p1 = $signed(tmp_168_reg_11870);

assign sext_ln1273_4_fu_3666_p1 = $signed(tmp_69_reg_11645_pp0_iter1_reg);

assign sext_ln1273_50_fu_3131_p1 = $signed(tmp_170_reg_11875);

assign sext_ln1273_51_fu_3372_p1 = $signed(tmp_173_reg_11880_pp0_iter1_reg);

assign sext_ln1273_52_fu_3738_p1 = $signed(tmp_175_reg_11885_pp0_iter1_reg);

assign sext_ln1273_53_fu_4104_p1 = $signed(tmp_177_reg_11890_pp0_iter1_reg);

assign sext_ln1273_54_fu_4454_p1 = $signed(tmp_179_reg_11895_pp0_iter2_reg);

assign sext_ln1273_55_fu_4756_p1 = $signed(tmp_181_reg_11900_pp0_iter2_reg);

assign sext_ln1273_56_fu_5058_p1 = $signed(tmp_183_reg_11905_pp0_iter2_reg);

assign sext_ln1273_57_fu_5360_p1 = $signed(tmp_185_reg_11910_pp0_iter3_reg);

assign sext_ln1273_58_fu_5662_p1 = $signed(tmp_187_reg_11915_pp0_iter3_reg);

assign sext_ln1273_59_fu_5964_p1 = $signed(tmp_189_reg_11920_pp0_iter3_reg);

assign sext_ln1273_5_fu_4032_p1 = $signed(tmp_72_reg_11650_pp0_iter1_reg);

assign sext_ln1273_60_fu_6266_p1 = $signed(tmp_191_reg_11925_pp0_iter4_reg);

assign sext_ln1273_61_fu_6568_p1 = tmp_193_reg_11930_pp0_iter4_reg;

assign sext_ln1273_62_fu_6861_p1 = tmp_195_reg_11935_pp0_iter4_reg;

assign sext_ln1273_63_fu_7163_p1 = tmp_197_reg_11940_pp0_iter5_reg;

assign sext_ln1273_64_fu_2916_p1 = $signed(tmp_198_reg_11945);

assign sext_ln1273_65_fu_2967_p1 = $signed(tmp_200_reg_11950);

assign sext_ln1273_66_fu_3134_p1 = $signed(tmp_201_reg_11955);

assign sext_ln1273_67_fu_3396_p1 = $signed(tmp_204_reg_11960_pp0_iter1_reg);

assign sext_ln1273_68_fu_3762_p1 = $signed(tmp_206_reg_11965_pp0_iter1_reg);

assign sext_ln1273_69_fu_4128_p1 = $signed(tmp_208_reg_11970_pp0_iter1_reg);

assign sext_ln1273_6_fu_4394_p1 = $signed(tmp_75_reg_11655_pp0_iter2_reg);

assign sext_ln1273_70_fu_4474_p1 = $signed(tmp_210_reg_11975_pp0_iter2_reg);

assign sext_ln1273_71_fu_4776_p1 = $signed(tmp_212_reg_11980_pp0_iter2_reg);

assign sext_ln1273_72_fu_5078_p1 = $signed(tmp_214_reg_11985_pp0_iter2_reg);

assign sext_ln1273_73_fu_5380_p1 = $signed(tmp_216_reg_11990_pp0_iter3_reg);

assign sext_ln1273_74_fu_5682_p1 = $signed(tmp_218_reg_11995_pp0_iter3_reg);

assign sext_ln1273_75_fu_5984_p1 = $signed(tmp_220_reg_12000_pp0_iter3_reg);

assign sext_ln1273_76_fu_6286_p1 = $signed(tmp_222_reg_12005_pp0_iter4_reg);

assign sext_ln1273_77_fu_6588_p1 = tmp_224_reg_12010_pp0_iter4_reg;

assign sext_ln1273_78_fu_6881_p1 = tmp_226_reg_12015_pp0_iter4_reg;

assign sext_ln1273_79_fu_7183_p1 = tmp_228_reg_12020_pp0_iter5_reg;

assign sext_ln1273_7_fu_4696_p1 = $signed(tmp_78_reg_11660_pp0_iter2_reg);

assign sext_ln1273_80_fu_2919_p1 = $signed(tmp_229_reg_12025);

assign sext_ln1273_81_fu_2970_p1 = $signed(tmp_231_reg_12030);

assign sext_ln1273_82_fu_3137_p1 = $signed(tmp_232_reg_12035);

assign sext_ln1273_83_fu_3420_p1 = $signed(tmp_235_reg_12040_pp0_iter1_reg);

assign sext_ln1273_84_fu_3786_p1 = $signed(tmp_237_reg_12045_pp0_iter1_reg);

assign sext_ln1273_85_fu_4152_p1 = $signed(tmp_239_reg_12050_pp0_iter1_reg);

assign sext_ln1273_86_fu_4494_p1 = $signed(tmp_241_reg_12055_pp0_iter2_reg);

assign sext_ln1273_87_fu_4796_p1 = $signed(tmp_243_reg_12060_pp0_iter2_reg);

assign sext_ln1273_88_fu_5098_p1 = $signed(tmp_245_reg_12065_pp0_iter2_reg);

assign sext_ln1273_89_fu_5400_p1 = $signed(tmp_247_reg_12070_pp0_iter3_reg);

assign sext_ln1273_8_fu_4998_p1 = $signed(tmp_81_reg_11665_pp0_iter2_reg);

assign sext_ln1273_90_fu_5702_p1 = $signed(tmp_249_reg_12075_pp0_iter3_reg);

assign sext_ln1273_91_fu_6004_p1 = $signed(tmp_251_reg_12080_pp0_iter3_reg);

assign sext_ln1273_92_fu_6306_p1 = $signed(tmp_253_reg_12085_pp0_iter4_reg);

assign sext_ln1273_93_fu_6608_p1 = tmp_255_reg_12090_pp0_iter4_reg;

assign sext_ln1273_94_fu_6901_p1 = tmp_257_reg_12095_pp0_iter4_reg;

assign sext_ln1273_95_fu_7203_p1 = tmp_259_reg_12100_pp0_iter5_reg;

assign sext_ln1273_96_fu_2922_p1 = $signed(tmp_260_reg_12105);

assign sext_ln1273_97_fu_2973_p1 = $signed(tmp_262_reg_12110);

assign sext_ln1273_98_fu_3140_p1 = $signed(tmp_263_reg_12115);

assign sext_ln1273_99_fu_3444_p1 = $signed(tmp_266_reg_12120_pp0_iter1_reg);

assign sext_ln1273_9_fu_5300_p1 = $signed(tmp_84_reg_11670_pp0_iter3_reg);

assign sext_ln1273_fu_2904_p1 = $signed(trunc_ln1273_reg_11625);

assign sext_ln813_10_fu_8532_p1 = lhs_133_reg_14945;

assign sext_ln813_11_fu_8535_p1 = rhs_94_reg_14817;

assign sext_ln813_12_fu_8594_p1 = lhs_134_fu_8584_p4;

assign sext_ln813_13_fu_8598_p1 = rhs_110_reg_14912;

assign sext_ln813_14_fu_8489_p1 = lhs_264_fu_8479_p4;

assign sext_ln813_15_fu_8493_p1 = rhs_255_fu_8415_p4;

assign sext_ln813_16_fu_8754_p1 = lhs_265_fu_8744_p4;

assign sext_ln813_17_fu_8758_p1 = rhs_158_reg_14966;

assign sext_ln813_18_fu_8839_p1 = lhs_266_fu_8829_p4;

assign sext_ln813_19_fu_8843_p1 = rhs_174_reg_14972;

assign sext_ln813_1_fu_7837_p1 = rhs_127_fu_7762_p4;

assign sext_ln813_20_fu_8927_p1 = lhs_267_fu_8917_p4;

assign sext_ln813_21_fu_8931_p1 = rhs_190_reg_14978;

assign sext_ln813_22_fu_9015_p1 = lhs_268_fu_9005_p4;

assign sext_ln813_23_fu_9019_p1 = rhs_206_reg_15038;

assign sext_ln813_24_fu_9130_p1 = lhs_269_reg_15083;

assign sext_ln813_25_fu_9133_p1 = rhs_222_reg_15044;

assign sext_ln813_26_fu_9192_p1 = lhs_270_fu_9182_p4;

assign sext_ln813_27_fu_9196_p1 = rhs_238_reg_15050;

assign sext_ln813_2_fu_8046_p1 = lhs_129_fu_8036_p4;

assign sext_ln813_3_fu_8050_p1 = rhs_30_reg_14793;

assign sext_ln813_4_fu_8131_p1 = lhs_130_fu_8121_p4;

assign sext_ln813_5_fu_8135_p1 = rhs_46_reg_14799;

assign sext_ln813_6_fu_8219_p1 = lhs_131_fu_8209_p4;

assign sext_ln813_7_fu_8223_p1 = rhs_62_reg_14805;

assign sext_ln813_8_fu_8307_p1 = lhs_132_fu_8297_p4;

assign sext_ln813_9_fu_8311_p1 = rhs_78_reg_14811;

assign sext_ln813_fu_7834_p1 = lhs_128_reg_14643;

assign sext_ln837_1_fu_1435_p1 = $signed(shl_ln838_1_fu_1427_p3);

assign sext_ln837_2_fu_1457_p1 = $signed(shl_ln838_2_fu_1449_p3);

assign sext_ln837_3_fu_1479_p1 = $signed(shl_ln838_3_fu_1471_p3);

assign sext_ln837_4_fu_1501_p1 = $signed(shl_ln838_4_fu_1493_p3);

assign sext_ln837_5_fu_1523_p1 = $signed(shl_ln838_5_fu_1515_p3);

assign sext_ln837_6_fu_1545_p1 = $signed(shl_ln838_6_fu_1537_p3);

assign sext_ln837_fu_1413_p1 = $signed(shl_ln_fu_1405_p3);

assign sext_ln90_fu_1567_p1 = $signed(shl_ln838_7_fu_1559_p3);

assign sext_ln91_fu_1609_p1 = $signed(tmp_38_fu_1571_p18);

assign shl_ln838_1_fu_1427_p3 = {{tmp_52_fu_1417_p4}, {11'd0}};

assign shl_ln838_2_fu_1449_p3 = {{tmp_53_fu_1439_p4}, {11'd0}};

assign shl_ln838_3_fu_1471_p3 = {{tmp_54_fu_1461_p4}, {11'd0}};

assign shl_ln838_4_fu_1493_p3 = {{tmp_55_fu_1483_p4}, {11'd0}};

assign shl_ln838_5_fu_1515_p3 = {{tmp_56_fu_1505_p4}, {11'd0}};

assign shl_ln838_6_fu_1537_p3 = {{tmp_57_fu_1527_p4}, {11'd0}};

assign shl_ln838_7_fu_1559_p3 = {{tmp_58_fu_1549_p4}, {11'd0}};

assign shl_ln_fu_1405_p3 = {{trunc_ln838_fu_1401_p1}, {11'd0}};

assign sub_ln1273_fu_1193_p2 = (tmp_50_fu_1185_p3 - zext_ln1273_32_fu_1181_p1);

assign sub_ln1420_10_fu_8934_p2 = ($signed(33'd0) - $signed(sext_ln813_21_fu_8931_p1));

assign sub_ln1420_11_fu_9022_p2 = ($signed(33'd0) - $signed(sext_ln813_23_fu_9019_p1));

assign sub_ln1420_12_fu_9136_p2 = ($signed(33'd0) - $signed(sext_ln813_25_fu_9133_p1));

assign sub_ln1420_13_fu_9199_p2 = ($signed(33'd0) - $signed(sext_ln813_27_fu_9196_p1));

assign sub_ln1420_1_fu_8053_p2 = ($signed(33'd0) - $signed(sext_ln813_3_fu_8050_p1));

assign sub_ln1420_2_fu_8138_p2 = ($signed(33'd0) - $signed(sext_ln813_5_fu_8135_p1));

assign sub_ln1420_3_fu_8226_p2 = ($signed(33'd0) - $signed(sext_ln813_7_fu_8223_p1));

assign sub_ln1420_4_fu_8314_p2 = ($signed(33'd0) - $signed(sext_ln813_9_fu_8311_p1));

assign sub_ln1420_5_fu_8538_p2 = ($signed(33'd0) - $signed(sext_ln813_11_fu_8535_p1));

assign sub_ln1420_6_fu_8601_p2 = ($signed(33'd0) - $signed(sext_ln813_13_fu_8598_p1));

assign sub_ln1420_7_fu_8497_p2 = ($signed(33'd0) - $signed(sext_ln813_15_fu_8493_p1));

assign sub_ln1420_8_fu_8761_p2 = ($signed(33'd0) - $signed(sext_ln813_17_fu_8758_p1));

assign sub_ln1420_9_fu_8846_p2 = ($signed(33'd0) - $signed(sext_ln813_19_fu_8843_p1));

assign sub_ln1420_fu_7841_p2 = ($signed(33'd0) - $signed(sext_ln813_1_fu_7837_p1));

assign sub_ln91_fu_1369_p2 = (p_shl_fu_1349_p3 - zext_ln91_fu_1365_p1);

assign tmp_101_fu_7481_p4 = {{grp_fu_11170_p3[33:2]}};

assign tmp_105_fu_3303_p4 = {{grp_fu_9283_p2[23:2]}};

assign tmp_108_fu_4035_p4 = {{grp_fu_9541_p3[25:2]}};

assign tmp_109_fu_4044_p3 = {{tmp_108_fu_4035_p4}, {2'd0}};

assign tmp_111_fu_4397_p4 = {{grp_fu_9685_p3[33:2]}};

assign tmp_113_fu_4699_p4 = {{grp_fu_9829_p3[33:2]}};

assign tmp_115_fu_5001_p4 = {{grp_fu_9973_p3[33:2]}};

assign tmp_117_fu_5303_p4 = {{grp_fu_10117_p3[33:2]}};

assign tmp_119_fu_5605_p4 = {{grp_fu_10261_p3[33:2]}};

assign tmp_121_fu_5907_p4 = {{grp_fu_10405_p3[33:2]}};

assign tmp_123_fu_6209_p4 = {{grp_fu_10549_p3[33:2]}};

assign tmp_125_fu_6511_p4 = {{grp_fu_10693_p3[33:2]}};

assign tmp_127_fu_6804_p4 = {{grp_fu_10837_p3[33:2]}};

assign tmp_129_fu_7106_p4 = {{grp_fu_10981_p3[33:2]}};

assign tmp_131_fu_7322_p4 = {{grp_fu_11125_p3[33:2]}};

assign tmp_133_fu_7498_p4 = {{grp_fu_11179_p3[33:2]}};

assign tmp_136_fu_3327_p4 = {{grp_fu_9290_p2[23:2]}};

assign tmp_139_fu_4059_p4 = {{grp_fu_9550_p3[25:2]}};

assign tmp_140_fu_4068_p3 = {{tmp_139_fu_4059_p4}, {2'd0}};

assign tmp_142_fu_4417_p4 = {{grp_fu_9694_p3[33:2]}};

assign tmp_144_fu_4719_p4 = {{grp_fu_9838_p3[33:2]}};

assign tmp_146_fu_5021_p4 = {{grp_fu_9982_p3[33:2]}};

assign tmp_148_fu_5323_p4 = {{grp_fu_10126_p3[33:2]}};

assign tmp_150_fu_5625_p4 = {{grp_fu_10270_p3[33:2]}};

assign tmp_152_fu_5927_p4 = {{grp_fu_10414_p3[33:2]}};

assign tmp_154_fu_6229_p4 = {{grp_fu_10558_p3[33:2]}};

assign tmp_156_fu_6531_p4 = {{grp_fu_10702_p3[33:2]}};

assign tmp_158_fu_6824_p4 = {{grp_fu_10846_p3[33:2]}};

assign tmp_160_fu_7126_p4 = {{grp_fu_10990_p3[33:2]}};

assign tmp_162_fu_7339_p4 = {{grp_fu_11134_p3[33:2]}};

assign tmp_164_fu_7515_p4 = {{grp_fu_11188_p3[33:2]}};

assign tmp_167_fu_3351_p4 = {{grp_fu_9297_p2[23:2]}};

assign tmp_169_fu_8710_p6 = {{{{{tmp_462_reg_15009}, {32'd0}}, {add_ln813_21_reg_15032}}, {add_ln813_20_reg_15020}}, {trunc_ln813_5_reg_15026}};

assign tmp_171_fu_4083_p4 = {{grp_fu_9559_p3[25:2]}};

assign tmp_172_fu_4092_p3 = {{tmp_171_fu_4083_p4}, {2'd0}};

assign tmp_174_fu_4437_p4 = {{grp_fu_9703_p3[33:2]}};

assign tmp_176_fu_4739_p4 = {{grp_fu_9847_p3[33:2]}};

assign tmp_178_fu_5041_p4 = {{grp_fu_9991_p3[33:2]}};

assign tmp_180_fu_5343_p4 = {{grp_fu_10135_p3[33:2]}};

assign tmp_182_fu_5645_p4 = {{grp_fu_10279_p3[33:2]}};

assign tmp_184_fu_5947_p4 = {{grp_fu_10423_p3[33:2]}};

assign tmp_186_fu_6249_p4 = {{grp_fu_10567_p3[33:2]}};

assign tmp_188_fu_6551_p4 = {{grp_fu_10711_p3[33:2]}};

assign tmp_190_fu_6844_p4 = {{grp_fu_10855_p3[33:2]}};

assign tmp_191_mid1_fu_1086_p3 = {{tmp_mid1_fu_1076_p4}, {p_mid114_fu_1070_p2}};

assign tmp_191_mid_fu_996_p3 = {{1'd0}, {add_ln63_fu_964_p2}};

assign tmp_192_fu_7146_p4 = {{grp_fu_10999_p3[33:2]}};

assign tmp_194_fu_7356_p4 = {{grp_fu_11143_p3[33:2]}};

assign tmp_196_fu_7532_p4 = {{grp_fu_11197_p3[33:2]}};

assign tmp_199_fu_3375_p4 = {{grp_fu_9304_p2[23:2]}};

assign tmp_202_fu_4107_p4 = {{grp_fu_9568_p3[25:2]}};

assign tmp_203_fu_4116_p3 = {{tmp_202_fu_4107_p4}, {2'd0}};

assign tmp_205_fu_4457_p4 = {{grp_fu_9712_p3[33:2]}};

assign tmp_207_fu_4759_p4 = {{grp_fu_9856_p3[33:2]}};

assign tmp_209_fu_5061_p4 = {{grp_fu_10000_p3[33:2]}};

assign tmp_211_fu_5363_p4 = {{grp_fu_10144_p3[33:2]}};

assign tmp_213_fu_5665_p4 = {{grp_fu_10288_p3[33:2]}};

assign tmp_215_fu_5967_p4 = {{grp_fu_10432_p3[33:2]}};

assign tmp_217_fu_6269_p4 = {{grp_fu_10576_p3[33:2]}};

assign tmp_219_fu_6571_p4 = {{grp_fu_10720_p3[33:2]}};

assign tmp_221_fu_6864_p4 = {{grp_fu_10864_p3[33:2]}};

assign tmp_223_fu_7166_p4 = {{grp_fu_11008_p3[33:2]}};

assign tmp_225_fu_7373_p4 = {{grp_fu_11152_p3[33:2]}};

assign tmp_227_fu_7549_p4 = {{grp_fu_11206_p3[33:2]}};

assign tmp_230_fu_3399_p4 = {{grp_fu_9311_p2[23:2]}};

assign tmp_233_fu_4131_p4 = {{grp_fu_9577_p3[25:2]}};

assign tmp_234_fu_4140_p3 = {{tmp_233_fu_4131_p4}, {2'd0}};

assign tmp_236_fu_4477_p4 = {{grp_fu_9721_p3[33:2]}};

assign tmp_238_fu_4779_p4 = {{grp_fu_9865_p3[33:2]}};

assign tmp_240_fu_5081_p4 = {{grp_fu_10009_p3[33:2]}};

assign tmp_242_fu_5383_p4 = {{grp_fu_10153_p3[33:2]}};

assign tmp_244_fu_5685_p4 = {{grp_fu_10297_p3[33:2]}};

assign tmp_246_fu_5987_p4 = {{grp_fu_10441_p3[33:2]}};

assign tmp_248_fu_6289_p4 = {{grp_fu_10585_p3[33:2]}};

assign tmp_250_fu_6591_p4 = {{grp_fu_10729_p3[33:2]}};

assign tmp_252_fu_6884_p4 = {{grp_fu_10873_p3[33:2]}};

assign tmp_254_fu_7186_p4 = {{grp_fu_11017_p3[33:2]}};

assign tmp_256_fu_7390_p4 = {{grp_fu_11161_p3[33:2]}};

assign tmp_258_fu_7566_p4 = {{grp_fu_11215_p3[33:2]}};

assign tmp_261_fu_3423_p4 = {{grp_fu_9318_p2[23:2]}};

assign tmp_264_fu_4155_p4 = {{grp_fu_9586_p3[25:2]}};

assign tmp_265_fu_4164_p3 = {{tmp_264_fu_4155_p4}, {2'd0}};

assign tmp_267_fu_4497_p4 = {{grp_fu_9730_p3[33:2]}};

assign tmp_269_fu_4799_p4 = {{grp_fu_9874_p3[33:2]}};

assign tmp_271_fu_5101_p4 = {{grp_fu_10018_p3[33:2]}};

assign tmp_273_fu_5403_p4 = {{grp_fu_10162_p3[33:2]}};

assign tmp_275_fu_5705_p4 = {{grp_fu_10306_p3[33:2]}};

assign tmp_277_fu_6007_p4 = {{grp_fu_10450_p3[33:2]}};

assign tmp_279_fu_6309_p4 = {{grp_fu_10594_p3[33:2]}};

assign tmp_281_fu_6611_p4 = {{grp_fu_10738_p3[33:2]}};

assign tmp_283_fu_6904_p4 = {{grp_fu_10882_p3[33:2]}};

assign tmp_287_fu_7583_p4 = {{grp_fu_11224_p3[33:2]}};

assign tmp_292_fu_3447_p4 = {{grp_fu_9325_p2[23:2]}};

assign tmp_295_fu_4179_p4 = {{grp_fu_9595_p3[25:2]}};

assign tmp_296_fu_4188_p3 = {{tmp_295_fu_4179_p4}, {2'd0}};

assign tmp_298_fu_4517_p4 = {{grp_fu_9739_p3[33:2]}};

assign tmp_300_fu_4819_p4 = {{grp_fu_9883_p3[33:2]}};

assign tmp_302_fu_5121_p4 = {{grp_fu_10027_p3[33:2]}};

assign tmp_304_fu_5423_p4 = {{grp_fu_10171_p3[33:2]}};

assign tmp_306_fu_5725_p4 = {{grp_fu_10315_p3[33:2]}};

assign tmp_308_fu_6027_p4 = {{grp_fu_10459_p3[33:2]}};

assign tmp_310_fu_6329_p4 = {{grp_fu_10603_p3[33:2]}};

assign tmp_312_fu_6628_p4 = {{grp_fu_10747_p3[33:2]}};

assign tmp_314_fu_6924_p4 = {{grp_fu_10891_p3[33:2]}};

assign tmp_318_fu_7603_p4 = {{grp_fu_11232_p3[33:2]}};

assign tmp_322_fu_7853_p4 = {{patches_load_reg_14637[255:32]}};

assign tmp_323_fu_7870_p5 = {{patches_load_reg_14637[511:256]}, {and_ln_fu_7862_p3}};

assign tmp_326_fu_8699_p5 = {{patches_load_1_reg_14923[511:256]}, {or_ln813_6_fu_8692_p4}};

assign tmp_327_fu_2928_p4 = {{image_block_3_fu_804[135:128]}};

assign tmp_328_fu_3471_p4 = {{grp_fu_9332_p2[23:2]}};

assign tmp_329_fu_2979_p4 = {{image_block_3_load_reg_12265[143:136]}};

assign tmp_330_cast_fu_8019_p4 = {{patches_q0[95:32]}};

assign tmp_330_fu_3146_p4 = {{image_block_3_load_reg_12265[151:144]}};

assign tmp_331_cast1_fu_8075_p4 = {{patches_q0[95:64]}};

assign tmp_331_cast_fu_8065_p4 = {{patches_q0[127:64]}};

assign tmp_331_fu_4203_p4 = {{grp_fu_9604_p3[25:2]}};

assign tmp_332_cast1_fu_8160_p4 = {{patches_q0[127:96]}};

assign tmp_332_cast_fu_8150_p4 = {{patches_q0[159:96]}};

assign tmp_332_fu_4212_p3 = {{tmp_331_fu_4203_p4}, {2'd0}};

assign tmp_333_cast1_fu_8248_p4 = {{patches_q0[159:128]}};

assign tmp_333_cast_fu_8238_p4 = {{patches_q0[191:128]}};

assign tmp_334_cast1_fu_8336_p4 = {{patches_q0[191:160]}};

assign tmp_334_fu_4537_p4 = {{grp_fu_9748_p3[33:2]}};

assign tmp_336_fu_4839_p4 = {{grp_fu_9892_p3[33:2]}};

assign tmp_338_fu_5141_p4 = {{grp_fu_10036_p3[33:2]}};

assign tmp_340_fu_5443_p4 = {{grp_fu_10180_p3[33:2]}};

assign tmp_342_fu_5745_p4 = {{grp_fu_10324_p3[33:2]}};

assign tmp_344_fu_6047_p4 = {{grp_fu_10468_p3[33:2]}};

assign tmp_346_fu_6349_p4 = {{grp_fu_10612_p3[33:2]}};

assign tmp_348_fu_6645_p4 = {{grp_fu_10756_p3[33:2]}};

assign tmp_350_fu_6944_p4 = {{grp_fu_10900_p3[33:2]}};

assign tmp_354_fu_7623_p4 = {{grp_fu_11240_p3[33:2]}};

assign tmp_357_fu_3495_p4 = {{grp_fu_9339_p2[23:2]}};

assign tmp_358_fu_4227_p4 = {{grp_fu_9613_p3[25:2]}};

assign tmp_359_fu_4236_p3 = {{tmp_358_fu_4227_p4}, {2'd0}};

assign tmp_360_fu_4557_p4 = {{grp_fu_9757_p3[33:2]}};

assign tmp_361_fu_4859_p4 = {{grp_fu_9901_p3[33:2]}};

assign tmp_362_fu_5161_p4 = {{grp_fu_10045_p3[33:2]}};

assign tmp_363_fu_5463_p4 = {{grp_fu_10189_p3[33:2]}};

assign tmp_364_fu_5765_p4 = {{grp_fu_10333_p3[33:2]}};

assign tmp_365_fu_6067_p4 = {{grp_fu_10477_p3[33:2]}};

assign tmp_366_fu_6369_p4 = {{grp_fu_10621_p3[33:2]}};

assign tmp_367_fu_6662_p4 = {{grp_fu_10765_p3[33:2]}};

assign tmp_368_fu_6964_p4 = {{grp_fu_10909_p3[33:2]}};

assign tmp_370_fu_7643_p4 = {{grp_fu_11248_p3[33:2]}};

assign tmp_372_fu_3516_p4 = {{grp_fu_9346_p2[23:2]}};

assign tmp_373_fu_4248_p4 = {{grp_fu_9622_p3[25:2]}};

assign tmp_374_fu_4257_p3 = {{tmp_373_fu_4248_p4}, {2'd0}};

assign tmp_375_fu_4574_p4 = {{grp_fu_9766_p3[33:2]}};

assign tmp_376_fu_4876_p4 = {{grp_fu_9910_p3[33:2]}};

assign tmp_377_fu_5178_p4 = {{grp_fu_10054_p3[33:2]}};

assign tmp_378_fu_5480_p4 = {{grp_fu_10198_p3[33:2]}};

assign tmp_379_fu_5782_p4 = {{grp_fu_10342_p3[33:2]}};

assign tmp_380_fu_6084_p4 = {{grp_fu_10486_p3[33:2]}};

assign tmp_381_fu_6386_p4 = {{grp_fu_10630_p3[33:2]}};

assign tmp_382_fu_6679_p4 = {{grp_fu_10774_p3[33:2]}};

assign tmp_383_fu_6981_p4 = {{grp_fu_10918_p3[33:2]}};

assign tmp_385_fu_7660_p4 = {{grp_fu_11256_p3[33:2]}};

assign tmp_387_fu_3537_p4 = {{grp_fu_9353_p2[23:2]}};

assign tmp_388_fu_4269_p4 = {{grp_fu_9631_p3[25:2]}};

assign tmp_389_fu_4278_p3 = {{tmp_388_fu_4269_p4}, {2'd0}};

assign tmp_38_fu_1571_p18 = {{{{{{{{{{{{{{{{{tmp_58_fu_1549_p4}, {11'd0}}, {sext_ln837_6_fu_1545_p1}}, {sext_ln837_5_fu_1523_p1}}, {sext_ln837_4_fu_1501_p1}}, {sext_ln837_3_fu_1479_p1}}, {sext_ln837_2_fu_1457_p1}}, {sext_ln837_1_fu_1435_p1}}, {sext_ln837_fu_1413_p1}}, {sext_ln90_fu_1567_p1}}, {sext_ln837_6_fu_1545_p1}}, {sext_ln837_5_fu_1523_p1}}, {sext_ln837_4_fu_1501_p1}}, {sext_ln837_3_fu_1479_p1}}, {sext_ln837_2_fu_1457_p1}}, {sext_ln837_1_fu_1435_p1}}, {sext_ln837_fu_1413_p1}};

assign tmp_390_fu_4591_p4 = {{grp_fu_9775_p3[33:2]}};

assign tmp_391_fu_4893_p4 = {{grp_fu_9919_p3[33:2]}};

assign tmp_392_fu_5195_p4 = {{grp_fu_10063_p3[33:2]}};

assign tmp_393_fu_5497_p4 = {{grp_fu_10207_p3[33:2]}};

assign tmp_394_fu_5799_p4 = {{grp_fu_10351_p3[33:2]}};

assign tmp_395_fu_6101_p4 = {{grp_fu_10495_p3[33:2]}};

assign tmp_396_fu_6403_p4 = {{grp_fu_10639_p3[33:2]}};

assign tmp_397_fu_6696_p4 = {{grp_fu_10783_p3[33:2]}};

assign tmp_398_fu_6998_p4 = {{grp_fu_10927_p3[33:2]}};

assign tmp_400_fu_7677_p4 = {{grp_fu_11264_p3[33:2]}};

assign tmp_402_fu_3558_p4 = {{grp_fu_9360_p2[23:2]}};

assign tmp_403_fu_4290_p4 = {{grp_fu_9640_p3[25:2]}};

assign tmp_404_fu_4299_p3 = {{tmp_403_fu_4290_p4}, {2'd0}};

assign tmp_405_fu_4608_p4 = {{grp_fu_9784_p3[33:2]}};

assign tmp_406_fu_4910_p4 = {{grp_fu_9928_p3[33:2]}};

assign tmp_407_fu_5212_p4 = {{grp_fu_10072_p3[33:2]}};

assign tmp_408_fu_5514_p4 = {{grp_fu_10216_p3[33:2]}};

assign tmp_409_fu_5816_p4 = {{grp_fu_10360_p3[33:2]}};

assign tmp_410_fu_6118_p4 = {{grp_fu_10504_p3[33:2]}};

assign tmp_411_fu_6420_p4 = {{grp_fu_10648_p3[33:2]}};

assign tmp_412_fu_6713_p4 = {{grp_fu_10792_p3[33:2]}};

assign tmp_413_fu_7015_p4 = {{grp_fu_10936_p3[33:2]}};

assign tmp_415_fu_7694_p4 = {{grp_fu_11272_p3[33:2]}};

assign tmp_417_fu_3579_p4 = {{grp_fu_9367_p2[23:2]}};

assign tmp_418_fu_4311_p4 = {{grp_fu_9649_p3[25:2]}};

assign tmp_419_fu_4320_p3 = {{tmp_418_fu_4311_p4}, {2'd0}};

assign tmp_420_fu_4625_p4 = {{grp_fu_9793_p3[33:2]}};

assign tmp_421_fu_4927_p4 = {{grp_fu_9937_p3[33:2]}};

assign tmp_422_fu_5229_p4 = {{grp_fu_10081_p3[33:2]}};

assign tmp_423_fu_5531_p4 = {{grp_fu_10225_p3[33:2]}};

assign tmp_424_fu_5833_p4 = {{grp_fu_10369_p3[33:2]}};

assign tmp_425_fu_6135_p4 = {{grp_fu_10513_p3[33:2]}};

assign tmp_426_fu_6437_p4 = {{grp_fu_10657_p3[33:2]}};

assign tmp_427_fu_6730_p4 = {{grp_fu_10801_p3[33:2]}};

assign tmp_428_fu_7032_p4 = {{grp_fu_10945_p3[33:2]}};

assign tmp_430_fu_7711_p4 = {{grp_fu_11280_p3[33:2]}};

assign tmp_432_fu_3600_p4 = {{grp_fu_9374_p2[23:2]}};

assign tmp_433_fu_4332_p4 = {{grp_fu_9658_p3[25:2]}};

assign tmp_434_fu_4341_p3 = {{tmp_433_fu_4332_p4}, {2'd0}};

assign tmp_435_fu_4642_p4 = {{grp_fu_9802_p3[33:2]}};

assign tmp_436_fu_4944_p4 = {{grp_fu_9946_p3[33:2]}};

assign tmp_437_fu_5246_p4 = {{grp_fu_10090_p3[33:2]}};

assign tmp_438_fu_5548_p4 = {{grp_fu_10234_p3[33:2]}};

assign tmp_439_fu_5850_p4 = {{grp_fu_10378_p3[33:2]}};

assign tmp_440_fu_6152_p4 = {{grp_fu_10522_p3[33:2]}};

assign tmp_441_fu_6454_p4 = {{grp_fu_10666_p3[33:2]}};

assign tmp_442_fu_6747_p4 = {{grp_fu_10810_p3[33:2]}};

assign tmp_443_fu_7049_p4 = {{grp_fu_10954_p3[33:2]}};

assign tmp_445_fu_7728_p4 = {{grp_fu_11288_p3[33:2]}};

assign tmp_447_fu_3621_p4 = {{grp_fu_9381_p2[23:2]}};

assign tmp_448_fu_4353_p4 = {{grp_fu_9667_p3[25:2]}};

assign tmp_449_fu_4362_p3 = {{tmp_448_fu_4353_p4}, {2'd0}};

assign tmp_450_fu_4659_p4 = {{grp_fu_9811_p3[33:2]}};

assign tmp_451_fu_4961_p4 = {{grp_fu_9955_p3[33:2]}};

assign tmp_452_fu_5263_p4 = {{grp_fu_10099_p3[33:2]}};

assign tmp_453_fu_5565_p4 = {{grp_fu_10243_p3[33:2]}};

assign tmp_454_fu_5867_p4 = {{grp_fu_10387_p3[33:2]}};

assign tmp_455_fu_6169_p4 = {{grp_fu_10531_p3[33:2]}};

assign tmp_456_fu_6471_p4 = {{grp_fu_10675_p3[33:2]}};

assign tmp_457_fu_6764_p4 = {{grp_fu_10819_p3[33:2]}};

assign tmp_458_fu_7066_p4 = {{grp_fu_10963_p3[33:2]}};

assign tmp_460_fu_7745_p4 = {{grp_fu_11297_p3[33:2]}};

assign tmp_473_cast_fu_8727_p4 = {{select_ln1420_6_fu_8720_p3[351:288]}};

assign tmp_474_cast1_fu_8783_p4 = {{select_ln1420_6_fu_8720_p3[351:320]}};

assign tmp_474_cast_fu_8773_p4 = {{select_ln1420_6_fu_8720_p3[383:320]}};

assign tmp_475_cast1_fu_8868_p4 = {{select_ln1420_6_fu_8720_p3[383:352]}};

assign tmp_475_cast_fu_8858_p4 = {{select_ln1420_6_fu_8720_p3[415:352]}};

assign tmp_476_cast1_fu_8956_p4 = {{select_ln1420_6_fu_8720_p3[415:384]}};

assign tmp_476_cast_fu_8946_p4 = {{select_ln1420_6_fu_8720_p3[447:384]}};

assign tmp_477_cast1_fu_9044_p4 = {{select_ln1420_6_fu_8720_p3[447:416]}};

assign tmp_49_fu_1302_p4 = {{ap_sig_allocacmp_patch_x_base_2[3:1]}};

assign tmp_50_fu_1185_p3 = {{lshr_ln_fu_1166_p4}, {2'd0}};

assign tmp_51_fu_1205_p3 = {{add_ln1273_fu_1199_p2}, {4'd0}};

assign tmp_52_fu_1417_p4 = {{patch_embed_bias_q0[31:16]}};

assign tmp_53_fu_1439_p4 = {{patch_embed_bias_q0[47:32]}};

assign tmp_54_fu_1461_p4 = {{patch_embed_bias_q0[63:48]}};

assign tmp_55_fu_1483_p4 = {{patch_embed_bias_q0[79:64]}};

assign tmp_56_fu_1505_p4 = {{patch_embed_bias_q0[95:80]}};

assign tmp_57_fu_1527_p4 = {{patch_embed_bias_q0[111:96]}};

assign tmp_58_fu_1549_p4 = {{patch_embed_bias_q0[127:112]}};

assign tmp_59_fu_3276_p4 = {{grp_fu_9276_p2[23:2]}};

assign tmp_64_fu_1357_p3 = {{select_ln67_2_fu_1342_p3}, {3'd0}};

assign tmp_65_fu_4008_p4 = {{grp_fu_9532_p3[25:2]}};

assign tmp_66_fu_4017_p3 = {{tmp_65_fu_4008_p4}, {2'd0}};

assign tmp_68_fu_4374_p4 = {{grp_fu_9676_p3[33:2]}};

assign tmp_71_fu_4676_p4 = {{grp_fu_9820_p3[33:2]}};

assign tmp_74_fu_4978_p4 = {{grp_fu_9964_p3[33:2]}};

assign tmp_77_fu_5280_p4 = {{grp_fu_10108_p3[33:2]}};

assign tmp_80_fu_5582_p4 = {{grp_fu_10252_p3[33:2]}};

assign tmp_83_fu_5884_p4 = {{grp_fu_10396_p3[33:2]}};

assign tmp_86_fu_6186_p4 = {{grp_fu_10540_p3[33:2]}};

assign tmp_89_fu_6488_p4 = {{grp_fu_10684_p3[33:2]}};

assign tmp_92_fu_6781_p4 = {{grp_fu_10828_p3[33:2]}};

assign tmp_95_fu_7083_p4 = {{grp_fu_10972_p3[33:2]}};

assign tmp_98_fu_7305_p4 = {{grp_fu_11116_p3[33:2]}};

assign tmp_fu_922_p4 = {{ap_sig_allocacmp_y_offset_2[3:2]}};

assign tmp_mid1_fu_1076_p4 = {{add_ln65_fu_1042_p2[3:2]}};

assign tmp_s_fu_932_p3 = {{tmp_fu_922_p4}, {empty_193_fu_916_p2}};

assign trunc_ln1271_fu_2896_p1 = image_block_3_fu_804[7:0];

assign trunc_ln1273_fu_1614_p1 = patch_embed_weights_q0[15:0];

assign trunc_ln813_10_fu_9169_p1 = select_ln1420_11_fu_9157_p3[159:0];

assign trunc_ln813_11_fu_9235_p1 = select_ln1420_12_fu_9222_p3[191:0];

assign trunc_ln813_1_fu_8195_p1 = select_ln1420_1_fu_8182_p3[63:0];

assign trunc_ln813_2_fu_8283_p1 = select_ln1420_2_fu_8270_p3[95:0];

assign trunc_ln813_3_fu_8371_p1 = select_ln1420_3_fu_8358_p3[127:0];

assign trunc_ln813_4_fu_8571_p1 = select_ln1420_4_fu_8559_p3[159:0];

assign trunc_ln813_5_fu_8637_p1 = select_ln1420_5_fu_8624_p3[191:0];

assign trunc_ln813_6_fu_8815_p1 = select_ln1420_7_fu_8802_p3[31:0];

assign trunc_ln813_7_fu_8903_p1 = select_ln1420_8_fu_8890_p3[63:0];

assign trunc_ln813_8_fu_8991_p1 = select_ln1420_9_fu_8978_p3[95:0];

assign trunc_ln813_9_fu_9079_p1 = select_ln1420_10_fu_9066_p3[127:0];

assign trunc_ln813_fu_8107_p1 = select_ln1420_fu_8094_p3[31:0];

assign trunc_ln838_fu_1401_p1 = patch_embed_bias_q0[15:0];

assign xor_ln63_fu_1018_p2 = (icmp_ln65_fu_970_p2 ^ 1'd1);

assign xor_ln65_fu_1108_p2 = (icmp_ln67_fu_1030_p2 ^ 1'd1);

assign zext_ln1271_fu_3001_p1 = lshr_ln1271_1_fu_2992_p4;

assign zext_ln1273_10_fu_5297_p1 = tmp_85_reg_12491_pp0_iter3_reg;

assign zext_ln1273_11_fu_5599_p1 = tmp_88_reg_12496_pp0_iter3_reg;

assign zext_ln1273_12_fu_5901_p1 = tmp_91_reg_12501_pp0_iter3_reg;

assign zext_ln1273_13_fu_6203_p1 = tmp_94_reg_12506_pp0_iter4_reg;

assign zext_ln1273_14_fu_6505_p1 = tmp_97_reg_12511_pp0_iter4_reg;

assign zext_ln1273_15_fu_6798_p1 = tmp_100_reg_12516_pp0_iter4_reg;

assign zext_ln1273_16_fu_7100_p1 = tmp_103_reg_12521_pp0_iter5_reg;

assign zext_ln1273_17_fu_2938_p1 = tmp_327_fu_2928_p4;

assign zext_ln1273_18_fu_2988_p1 = tmp_329_fu_2979_p4;

assign zext_ln1273_19_fu_3155_p1 = tmp_330_fu_3146_p4;

assign zext_ln1273_1_fu_2951_p1 = lshr_ln1_fu_2942_p4;

assign zext_ln1273_20_fu_3492_p1 = tmp_333_reg_12580;

assign zext_ln1273_21_fu_3858_p1 = tmp_335_reg_12585;

assign zext_ln1273_22_fu_4224_p1 = tmp_337_reg_12590;

assign zext_ln1273_23_fu_4554_p1 = tmp_339_reg_12595_pp0_iter2_reg;

assign zext_ln1273_24_fu_4856_p1 = tmp_341_reg_12600_pp0_iter2_reg;

assign zext_ln1273_25_fu_5158_p1 = tmp_343_reg_12605_pp0_iter2_reg;

assign zext_ln1273_26_fu_5460_p1 = tmp_345_reg_12610_pp0_iter3_reg;

assign zext_ln1273_27_fu_5762_p1 = tmp_347_reg_12615_pp0_iter3_reg;

assign zext_ln1273_28_fu_6064_p1 = tmp_349_reg_12620_pp0_iter3_reg;

assign zext_ln1273_29_fu_6366_p1 = tmp_351_reg_12625_pp0_iter4_reg;

assign zext_ln1273_2_fu_7640_p1 = trunc_ln1273_s_reg_12640_pp0_iter5_reg;

assign zext_ln1273_30_fu_6961_p1 = tmp_353_reg_12630_pp0_iter4_reg;

assign zext_ln1273_31_fu_7239_p1 = tmp_355_reg_12635_pp0_iter5_reg;

assign zext_ln1273_32_fu_1181_p1 = lshr_ln_fu_1166_p4;

assign zext_ln1273_33_fu_1219_p1 = add_ln1273_1_fu_1213_p2;

assign zext_ln1273_3_fu_992_p1 = select_ln63_1_fu_984_p3;

assign zext_ln1273_4_fu_3297_p1 = tmp_67_reg_12461;

assign zext_ln1273_5_fu_3663_p1 = tmp_70_reg_12466;

assign zext_ln1273_6_fu_4029_p1 = tmp_73_reg_12471;

assign zext_ln1273_7_fu_4391_p1 = tmp_76_reg_12476_pp0_iter2_reg;

assign zext_ln1273_8_fu_4693_p1 = tmp_79_reg_12481_pp0_iter2_reg;

assign zext_ln1273_9_fu_4995_p1 = tmp_82_reg_12486_pp0_iter2_reg;

assign zext_ln1273_fu_2900_p1 = trunc_ln1271_fu_2896_p1;

assign zext_ln80_fu_1176_p1 = lshr_ln_fu_1166_p4;

assign zext_ln91_1_fu_1382_p1 = select_ln67_reg_11600;

assign zext_ln91_2_fu_1391_p1 = add_ln91_fu_1385_p2;

assign zext_ln91_fu_1365_p1 = tmp_64_fu_1357_p3;

always @ (posedge ap_clk) begin
    zext_ln1273_14_reg_14170[23:8] <= 16'b0000000000000000;
    zext_ln1273_15_reg_14298[23:8] <= 16'b0000000000000000;
    zext_ln1273_16_reg_14450[23:8] <= 16'b0000000000000000;
    zext_ln1273_2_reg_14746[23:8] <= 16'b0000000000000000;
end

endmodule //ViT_act_patch_embed_accumulate_compute_16u_128u_8u_s
