

================================================================
== Vivado HLS Report for 'spk_packet_tx'
================================================================
* Date:           Sun Sep 25 20:51:32 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        spk_tx
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.13|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: empty [1/1] 0.00ns
.preheader.preheader:23  %empty = call { i32, i5, i96 } @_ssdm_op_Read.axis.volatile.i32P.i5P.i96P(i32* %mua_stream_V_user, i5* %mua_stream_V_id_V, i96* %mua_stream_V_data_V)


 <State 2>: 2.39ns
ST_2: tmp_user [1/1] 0.00ns
.preheader.preheader:24  %tmp_user = extractvalue { i32, i5, i96 } %empty, 0

ST_2: tmp_id_V [1/1] 0.00ns
.preheader.preheader:25  %tmp_id_V = extractvalue { i32, i5, i96 } %empty, 1

ST_2: tmp_data_V_1 [1/1] 0.00ns
.preheader.preheader:26  %tmp_data_V_1 = extractvalue { i32, i5, i96 } %empty, 2

ST_2: t_V [1/1] 0.00ns
.preheader.preheader:27  %t_V = trunc i32 %tmp_user to i5

ST_2: tmp_3 [1/1] 0.00ns
.preheader.preheader:28  %tmp_3 = zext i5 %tmp_id_V to i64

ST_2: buf_2d_V_0_addr [1/1] 0.00ns
.preheader.preheader:29  %buf_2d_V_0_addr = getelementptr [32 x i96]* @buf_2d_V_0, i64 0, i64 %tmp_3

ST_2: buf_2d_V_1_addr [1/1] 0.00ns
.preheader.preheader:30  %buf_2d_V_1_addr = getelementptr [32 x i96]* @buf_2d_V_1, i64 0, i64 %tmp_3

ST_2: buf_2d_V_2_addr [1/1] 0.00ns
.preheader.preheader:31  %buf_2d_V_2_addr = getelementptr [32 x i96]* @buf_2d_V_2, i64 0, i64 %tmp_3

ST_2: buf_2d_V_3_addr [1/1] 0.00ns
.preheader.preheader:32  %buf_2d_V_3_addr = getelementptr [32 x i96]* @buf_2d_V_3, i64 0, i64 %tmp_3

ST_2: buf_2d_V_4_addr [1/1] 0.00ns
.preheader.preheader:33  %buf_2d_V_4_addr = getelementptr [32 x i96]* @buf_2d_V_4, i64 0, i64 %tmp_3

ST_2: buf_2d_V_5_addr [1/1] 0.00ns
.preheader.preheader:34  %buf_2d_V_5_addr = getelementptr [32 x i96]* @buf_2d_V_5, i64 0, i64 %tmp_3

ST_2: buf_2d_V_6_addr [1/1] 0.00ns
.preheader.preheader:35  %buf_2d_V_6_addr = getelementptr [32 x i96]* @buf_2d_V_6, i64 0, i64 %tmp_3

ST_2: buf_2d_V_7_addr [1/1] 0.00ns
.preheader.preheader:36  %buf_2d_V_7_addr = getelementptr [32 x i96]* @buf_2d_V_7, i64 0, i64 %tmp_3

ST_2: buf_2d_V_8_addr [1/1] 0.00ns
.preheader.preheader:37  %buf_2d_V_8_addr = getelementptr [32 x i96]* @buf_2d_V_8, i64 0, i64 %tmp_3

ST_2: buf_2d_V_9_addr [1/1] 0.00ns
.preheader.preheader:38  %buf_2d_V_9_addr = getelementptr [32 x i96]* @buf_2d_V_9, i64 0, i64 %tmp_3

ST_2: buf_2d_V_10_addr [1/1] 0.00ns
.preheader.preheader:39  %buf_2d_V_10_addr = getelementptr [32 x i96]* @buf_2d_V_10, i64 0, i64 %tmp_3

ST_2: buf_2d_V_11_addr [1/1] 0.00ns
.preheader.preheader:40  %buf_2d_V_11_addr = getelementptr [32 x i96]* @buf_2d_V_11, i64 0, i64 %tmp_3

ST_2: buf_2d_V_12_addr [1/1] 0.00ns
.preheader.preheader:41  %buf_2d_V_12_addr = getelementptr [32 x i96]* @buf_2d_V_12, i64 0, i64 %tmp_3

ST_2: buf_2d_V_13_addr [1/1] 0.00ns
.preheader.preheader:42  %buf_2d_V_13_addr = getelementptr [32 x i96]* @buf_2d_V_13, i64 0, i64 %tmp_3

ST_2: buf_2d_V_14_addr [1/1] 0.00ns
.preheader.preheader:43  %buf_2d_V_14_addr = getelementptr [32 x i96]* @buf_2d_V_14, i64 0, i64 %tmp_3

ST_2: buf_2d_V_15_addr [1/1] 0.00ns
.preheader.preheader:44  %buf_2d_V_15_addr = getelementptr [32 x i96]* @buf_2d_V_15, i64 0, i64 %tmp_3

ST_2: buf_2d_V_16_addr [1/1] 0.00ns
.preheader.preheader:45  %buf_2d_V_16_addr = getelementptr [32 x i96]* @buf_2d_V_16, i64 0, i64 %tmp_3

ST_2: buf_2d_V_17_addr [1/1] 0.00ns
.preheader.preheader:46  %buf_2d_V_17_addr = getelementptr [32 x i96]* @buf_2d_V_17, i64 0, i64 %tmp_3

ST_2: buf_2d_V_18_addr [1/1] 0.00ns
.preheader.preheader:47  %buf_2d_V_18_addr = getelementptr [32 x i96]* @buf_2d_V_18, i64 0, i64 %tmp_3

ST_2: buf_2d_V_19_addr [1/1] 0.00ns
.preheader.preheader:48  %buf_2d_V_19_addr = getelementptr [32 x i96]* @buf_2d_V_19, i64 0, i64 %tmp_3

ST_2: buf_2d_V_20_addr [1/1] 0.00ns
.preheader.preheader:49  %buf_2d_V_20_addr = getelementptr [32 x i96]* @buf_2d_V_20, i64 0, i64 %tmp_3

ST_2: buf_2d_V_21_addr [1/1] 0.00ns
.preheader.preheader:50  %buf_2d_V_21_addr = getelementptr [32 x i96]* @buf_2d_V_21, i64 0, i64 %tmp_3

ST_2: buf_2d_V_22_addr [1/1] 0.00ns
.preheader.preheader:51  %buf_2d_V_22_addr = getelementptr [32 x i96]* @buf_2d_V_22, i64 0, i64 %tmp_3

ST_2: buf_2d_V_23_addr [1/1] 0.00ns
.preheader.preheader:52  %buf_2d_V_23_addr = getelementptr [32 x i96]* @buf_2d_V_23, i64 0, i64 %tmp_3

ST_2: buf_2d_V_24_addr [1/1] 0.00ns
.preheader.preheader:53  %buf_2d_V_24_addr = getelementptr [32 x i96]* @buf_2d_V_24, i64 0, i64 %tmp_3

ST_2: buf_2d_V_25_addr [1/1] 0.00ns
.preheader.preheader:54  %buf_2d_V_25_addr = getelementptr [32 x i96]* @buf_2d_V_25, i64 0, i64 %tmp_3

ST_2: buf_2d_V_26_addr [1/1] 0.00ns
.preheader.preheader:55  %buf_2d_V_26_addr = getelementptr [32 x i96]* @buf_2d_V_26, i64 0, i64 %tmp_3

ST_2: buf_2d_V_27_addr [1/1] 0.00ns
.preheader.preheader:56  %buf_2d_V_27_addr = getelementptr [32 x i96]* @buf_2d_V_27, i64 0, i64 %tmp_3

ST_2: buf_2d_V_28_addr [1/1] 0.00ns
.preheader.preheader:57  %buf_2d_V_28_addr = getelementptr [32 x i96]* @buf_2d_V_28, i64 0, i64 %tmp_3

ST_2: buf_2d_V_29_addr [1/1] 0.00ns
.preheader.preheader:58  %buf_2d_V_29_addr = getelementptr [32 x i96]* @buf_2d_V_29, i64 0, i64 %tmp_3

ST_2: buf_2d_V_30_addr [1/1] 0.00ns
.preheader.preheader:59  %buf_2d_V_30_addr = getelementptr [32 x i96]* @buf_2d_V_30, i64 0, i64 %tmp_3

ST_2: buf_2d_V_31_addr [1/1] 0.00ns
.preheader.preheader:60  %buf_2d_V_31_addr = getelementptr [32 x i96]* @buf_2d_V_31, i64 0, i64 %tmp_3

ST_2: stg_45 [1/1] 2.39ns
branch30:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_30_addr, align 16

ST_2: stg_46 [1/1] 0.00ns
branch30:1  br label %.preheader.preheader34

ST_2: stg_47 [1/1] 2.39ns
branch29:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_29_addr, align 16

ST_2: stg_48 [1/1] 0.00ns
branch29:1  br label %.preheader.preheader34

ST_2: stg_49 [1/1] 2.39ns
branch28:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_28_addr, align 16

ST_2: stg_50 [1/1] 0.00ns
branch28:1  br label %.preheader.preheader34

ST_2: stg_51 [1/1] 2.39ns
branch27:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_27_addr, align 16

ST_2: stg_52 [1/1] 0.00ns
branch27:1  br label %.preheader.preheader34

ST_2: stg_53 [1/1] 2.39ns
branch26:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_26_addr, align 16

ST_2: stg_54 [1/1] 0.00ns
branch26:1  br label %.preheader.preheader34

ST_2: stg_55 [1/1] 2.39ns
branch25:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_25_addr, align 16

ST_2: stg_56 [1/1] 0.00ns
branch25:1  br label %.preheader.preheader34

ST_2: stg_57 [1/1] 2.39ns
branch24:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_24_addr, align 16

ST_2: stg_58 [1/1] 0.00ns
branch24:1  br label %.preheader.preheader34

ST_2: stg_59 [1/1] 2.39ns
branch23:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_23_addr, align 16

ST_2: stg_60 [1/1] 0.00ns
branch23:1  br label %.preheader.preheader34

ST_2: stg_61 [1/1] 2.39ns
branch22:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_22_addr, align 16

ST_2: stg_62 [1/1] 0.00ns
branch22:1  br label %.preheader.preheader34

ST_2: stg_63 [1/1] 2.39ns
branch21:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_21_addr, align 16

ST_2: stg_64 [1/1] 0.00ns
branch21:1  br label %.preheader.preheader34

ST_2: stg_65 [1/1] 2.39ns
branch20:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_20_addr, align 16

ST_2: stg_66 [1/1] 0.00ns
branch20:1  br label %.preheader.preheader34

ST_2: stg_67 [1/1] 2.39ns
branch19:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_19_addr, align 16

ST_2: stg_68 [1/1] 0.00ns
branch19:1  br label %.preheader.preheader34

ST_2: stg_69 [1/1] 2.39ns
branch18:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_18_addr, align 16

ST_2: stg_70 [1/1] 0.00ns
branch18:1  br label %.preheader.preheader34

ST_2: stg_71 [1/1] 2.39ns
branch17:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_17_addr, align 16

ST_2: stg_72 [1/1] 0.00ns
branch17:1  br label %.preheader.preheader34

ST_2: stg_73 [1/1] 2.39ns
branch16:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_16_addr, align 16

ST_2: stg_74 [1/1] 0.00ns
branch16:1  br label %.preheader.preheader34

ST_2: stg_75 [1/1] 2.39ns
branch15:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_15_addr, align 16

ST_2: stg_76 [1/1] 0.00ns
branch15:1  br label %.preheader.preheader34

ST_2: stg_77 [1/1] 2.39ns
branch14:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_14_addr, align 16

ST_2: stg_78 [1/1] 0.00ns
branch14:1  br label %.preheader.preheader34

ST_2: stg_79 [1/1] 2.39ns
branch13:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_13_addr, align 16

ST_2: stg_80 [1/1] 0.00ns
branch13:1  br label %.preheader.preheader34

ST_2: stg_81 [1/1] 2.39ns
branch12:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_12_addr, align 16

ST_2: stg_82 [1/1] 0.00ns
branch12:1  br label %.preheader.preheader34

ST_2: stg_83 [1/1] 2.39ns
branch11:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_11_addr, align 16

ST_2: stg_84 [1/1] 0.00ns
branch11:1  br label %.preheader.preheader34

ST_2: stg_85 [1/1] 2.39ns
branch10:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_10_addr, align 16

ST_2: stg_86 [1/1] 0.00ns
branch10:1  br label %.preheader.preheader34

ST_2: stg_87 [1/1] 2.39ns
branch9:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_9_addr, align 16

ST_2: stg_88 [1/1] 0.00ns
branch9:1  br label %.preheader.preheader34

ST_2: stg_89 [1/1] 2.39ns
branch8:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_8_addr, align 16

ST_2: stg_90 [1/1] 0.00ns
branch8:1  br label %.preheader.preheader34

ST_2: stg_91 [1/1] 2.39ns
branch7:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_7_addr, align 16

ST_2: stg_92 [1/1] 0.00ns
branch7:1  br label %.preheader.preheader34

ST_2: stg_93 [1/1] 2.39ns
branch6:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_6_addr, align 16

ST_2: stg_94 [1/1] 0.00ns
branch6:1  br label %.preheader.preheader34

ST_2: stg_95 [1/1] 2.39ns
branch5:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_5_addr, align 16

ST_2: stg_96 [1/1] 0.00ns
branch5:1  br label %.preheader.preheader34

ST_2: stg_97 [1/1] 2.39ns
branch4:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_4_addr, align 16

ST_2: stg_98 [1/1] 0.00ns
branch4:1  br label %.preheader.preheader34

ST_2: stg_99 [1/1] 2.39ns
branch3:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_3_addr, align 16

ST_2: stg_100 [1/1] 0.00ns
branch3:1  br label %.preheader.preheader34

ST_2: stg_101 [1/1] 2.39ns
branch2:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_2_addr, align 16

ST_2: stg_102 [1/1] 0.00ns
branch2:1  br label %.preheader.preheader34

ST_2: stg_103 [1/1] 2.39ns
branch1:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_1_addr, align 16

ST_2: stg_104 [1/1] 0.00ns
branch1:1  br label %.preheader.preheader34

ST_2: stg_105 [1/1] 2.39ns
branch0:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_0_addr, align 16

ST_2: stg_106 [1/1] 0.00ns
branch0:1  br label %.preheader.preheader34

ST_2: stg_107 [1/1] 2.39ns
branch31:0  store i96 %tmp_data_V_1, i96* %buf_2d_V_31_addr, align 16

ST_2: stg_108 [1/1] 0.00ns
branch31:1  br label %.preheader.preheader34


 <State 3>: 2.39ns
ST_3: buf_2d_V_0_load [2/2] 2.39ns
.preheader.preheader34:1  %buf_2d_V_0_load = load i96* %buf_2d_V_0_addr, align 16

ST_3: buf_2d_V_1_load [2/2] 2.39ns
.preheader.preheader34:2  %buf_2d_V_1_load = load i96* %buf_2d_V_1_addr, align 16

ST_3: buf_2d_V_2_load [2/2] 2.39ns
.preheader.preheader34:3  %buf_2d_V_2_load = load i96* %buf_2d_V_2_addr, align 16

ST_3: buf_2d_V_3_load [2/2] 2.39ns
.preheader.preheader34:4  %buf_2d_V_3_load = load i96* %buf_2d_V_3_addr, align 16

ST_3: buf_2d_V_4_load [2/2] 2.39ns
.preheader.preheader34:5  %buf_2d_V_4_load = load i96* %buf_2d_V_4_addr, align 16

ST_3: buf_2d_V_5_load [2/2] 2.39ns
.preheader.preheader34:6  %buf_2d_V_5_load = load i96* %buf_2d_V_5_addr, align 16

ST_3: buf_2d_V_6_load [2/2] 2.39ns
.preheader.preheader34:7  %buf_2d_V_6_load = load i96* %buf_2d_V_6_addr, align 16

ST_3: buf_2d_V_7_load [2/2] 2.39ns
.preheader.preheader34:8  %buf_2d_V_7_load = load i96* %buf_2d_V_7_addr, align 16

ST_3: buf_2d_V_8_load [2/2] 2.39ns
.preheader.preheader34:9  %buf_2d_V_8_load = load i96* %buf_2d_V_8_addr, align 16

ST_3: buf_2d_V_9_load [2/2] 2.39ns
.preheader.preheader34:10  %buf_2d_V_9_load = load i96* %buf_2d_V_9_addr, align 16

ST_3: buf_2d_V_10_load [2/2] 2.39ns
.preheader.preheader34:11  %buf_2d_V_10_load = load i96* %buf_2d_V_10_addr, align 16

ST_3: buf_2d_V_11_load [2/2] 2.39ns
.preheader.preheader34:12  %buf_2d_V_11_load = load i96* %buf_2d_V_11_addr, align 16

ST_3: buf_2d_V_12_load [2/2] 2.39ns
.preheader.preheader34:13  %buf_2d_V_12_load = load i96* %buf_2d_V_12_addr, align 16

ST_3: buf_2d_V_13_load [2/2] 2.39ns
.preheader.preheader34:14  %buf_2d_V_13_load = load i96* %buf_2d_V_13_addr, align 16

ST_3: buf_2d_V_14_load [2/2] 2.39ns
.preheader.preheader34:15  %buf_2d_V_14_load = load i96* %buf_2d_V_14_addr, align 16

ST_3: buf_2d_V_15_load [2/2] 2.39ns
.preheader.preheader34:16  %buf_2d_V_15_load = load i96* %buf_2d_V_15_addr, align 16

ST_3: buf_2d_V_16_load [2/2] 2.39ns
.preheader.preheader34:17  %buf_2d_V_16_load = load i96* %buf_2d_V_16_addr, align 16

ST_3: buf_2d_V_17_load [2/2] 2.39ns
.preheader.preheader34:18  %buf_2d_V_17_load = load i96* %buf_2d_V_17_addr, align 16

ST_3: buf_2d_V_18_load [2/2] 2.39ns
.preheader.preheader34:19  %buf_2d_V_18_load = load i96* %buf_2d_V_18_addr, align 16

ST_3: buf_2d_V_19_load [2/2] 2.39ns
.preheader.preheader34:20  %buf_2d_V_19_load = load i96* %buf_2d_V_19_addr, align 16

ST_3: buf_2d_V_20_load [2/2] 2.39ns
.preheader.preheader34:21  %buf_2d_V_20_load = load i96* %buf_2d_V_20_addr, align 16

ST_3: buf_2d_V_21_load [2/2] 2.39ns
.preheader.preheader34:22  %buf_2d_V_21_load = load i96* %buf_2d_V_21_addr, align 16

ST_3: buf_2d_V_22_load [2/2] 2.39ns
.preheader.preheader34:23  %buf_2d_V_22_load = load i96* %buf_2d_V_22_addr, align 16

ST_3: buf_2d_V_23_load [2/2] 2.39ns
.preheader.preheader34:24  %buf_2d_V_23_load = load i96* %buf_2d_V_23_addr, align 16

ST_3: buf_2d_V_24_load [2/2] 2.39ns
.preheader.preheader34:25  %buf_2d_V_24_load = load i96* %buf_2d_V_24_addr, align 16

ST_3: buf_2d_V_25_load [2/2] 2.39ns
.preheader.preheader34:26  %buf_2d_V_25_load = load i96* %buf_2d_V_25_addr, align 16

ST_3: buf_2d_V_26_load [2/2] 2.39ns
.preheader.preheader34:27  %buf_2d_V_26_load = load i96* %buf_2d_V_26_addr, align 16

ST_3: buf_2d_V_27_load [2/2] 2.39ns
.preheader.preheader34:28  %buf_2d_V_27_load = load i96* %buf_2d_V_27_addr, align 16

ST_3: buf_2d_V_28_load [2/2] 2.39ns
.preheader.preheader34:29  %buf_2d_V_28_load = load i96* %buf_2d_V_28_addr, align 16

ST_3: buf_2d_V_29_load [2/2] 2.39ns
.preheader.preheader34:30  %buf_2d_V_29_load = load i96* %buf_2d_V_29_addr, align 16

ST_3: buf_2d_V_30_load [2/2] 2.39ns
.preheader.preheader34:31  %buf_2d_V_30_load = load i96* %buf_2d_V_30_addr, align 16

ST_3: buf_2d_V_31_load [2/2] 2.39ns
.preheader.preheader34:32  %buf_2d_V_31_load = load i96* %buf_2d_V_31_addr, align 16


 <State 4>: 3.13ns
ST_4: buf_2d_V_0_load [1/2] 2.39ns
.preheader.preheader34:1  %buf_2d_V_0_load = load i96* %buf_2d_V_0_addr, align 16

ST_4: buf_2d_V_1_load [1/2] 2.39ns
.preheader.preheader34:2  %buf_2d_V_1_load = load i96* %buf_2d_V_1_addr, align 16

ST_4: buf_2d_V_2_load [1/2] 2.39ns
.preheader.preheader34:3  %buf_2d_V_2_load = load i96* %buf_2d_V_2_addr, align 16

ST_4: buf_2d_V_3_load [1/2] 2.39ns
.preheader.preheader34:4  %buf_2d_V_3_load = load i96* %buf_2d_V_3_addr, align 16

ST_4: buf_2d_V_4_load [1/2] 2.39ns
.preheader.preheader34:5  %buf_2d_V_4_load = load i96* %buf_2d_V_4_addr, align 16

ST_4: buf_2d_V_5_load [1/2] 2.39ns
.preheader.preheader34:6  %buf_2d_V_5_load = load i96* %buf_2d_V_5_addr, align 16

ST_4: buf_2d_V_6_load [1/2] 2.39ns
.preheader.preheader34:7  %buf_2d_V_6_load = load i96* %buf_2d_V_6_addr, align 16

ST_4: buf_2d_V_7_load [1/2] 2.39ns
.preheader.preheader34:8  %buf_2d_V_7_load = load i96* %buf_2d_V_7_addr, align 16

ST_4: buf_2d_V_8_load [1/2] 2.39ns
.preheader.preheader34:9  %buf_2d_V_8_load = load i96* %buf_2d_V_8_addr, align 16

ST_4: buf_2d_V_9_load [1/2] 2.39ns
.preheader.preheader34:10  %buf_2d_V_9_load = load i96* %buf_2d_V_9_addr, align 16

ST_4: buf_2d_V_10_load [1/2] 2.39ns
.preheader.preheader34:11  %buf_2d_V_10_load = load i96* %buf_2d_V_10_addr, align 16

ST_4: buf_2d_V_11_load [1/2] 2.39ns
.preheader.preheader34:12  %buf_2d_V_11_load = load i96* %buf_2d_V_11_addr, align 16

ST_4: buf_2d_V_12_load [1/2] 2.39ns
.preheader.preheader34:13  %buf_2d_V_12_load = load i96* %buf_2d_V_12_addr, align 16

ST_4: buf_2d_V_13_load [1/2] 2.39ns
.preheader.preheader34:14  %buf_2d_V_13_load = load i96* %buf_2d_V_13_addr, align 16

ST_4: buf_2d_V_14_load [1/2] 2.39ns
.preheader.preheader34:15  %buf_2d_V_14_load = load i96* %buf_2d_V_14_addr, align 16

ST_4: buf_2d_V_15_load [1/2] 2.39ns
.preheader.preheader34:16  %buf_2d_V_15_load = load i96* %buf_2d_V_15_addr, align 16

ST_4: buf_2d_V_16_load [1/2] 2.39ns
.preheader.preheader34:17  %buf_2d_V_16_load = load i96* %buf_2d_V_16_addr, align 16

ST_4: buf_2d_V_17_load [1/2] 2.39ns
.preheader.preheader34:18  %buf_2d_V_17_load = load i96* %buf_2d_V_17_addr, align 16

ST_4: buf_2d_V_18_load [1/2] 2.39ns
.preheader.preheader34:19  %buf_2d_V_18_load = load i96* %buf_2d_V_18_addr, align 16

ST_4: buf_2d_V_19_load [1/2] 2.39ns
.preheader.preheader34:20  %buf_2d_V_19_load = load i96* %buf_2d_V_19_addr, align 16

ST_4: buf_2d_V_20_load [1/2] 2.39ns
.preheader.preheader34:21  %buf_2d_V_20_load = load i96* %buf_2d_V_20_addr, align 16

ST_4: buf_2d_V_21_load [1/2] 2.39ns
.preheader.preheader34:22  %buf_2d_V_21_load = load i96* %buf_2d_V_21_addr, align 16

ST_4: buf_2d_V_22_load [1/2] 2.39ns
.preheader.preheader34:23  %buf_2d_V_22_load = load i96* %buf_2d_V_22_addr, align 16

ST_4: buf_2d_V_23_load [1/2] 2.39ns
.preheader.preheader34:24  %buf_2d_V_23_load = load i96* %buf_2d_V_23_addr, align 16

ST_4: buf_2d_V_24_load [1/2] 2.39ns
.preheader.preheader34:25  %buf_2d_V_24_load = load i96* %buf_2d_V_24_addr, align 16

ST_4: buf_2d_V_25_load [1/2] 2.39ns
.preheader.preheader34:26  %buf_2d_V_25_load = load i96* %buf_2d_V_25_addr, align 16

ST_4: buf_2d_V_26_load [1/2] 2.39ns
.preheader.preheader34:27  %buf_2d_V_26_load = load i96* %buf_2d_V_26_addr, align 16

ST_4: buf_2d_V_27_load [1/2] 2.39ns
.preheader.preheader34:28  %buf_2d_V_27_load = load i96* %buf_2d_V_27_addr, align 16

ST_4: buf_2d_V_28_load [1/2] 2.39ns
.preheader.preheader34:29  %buf_2d_V_28_load = load i96* %buf_2d_V_28_addr, align 16

ST_4: buf_2d_V_29_load [1/2] 2.39ns
.preheader.preheader34:30  %buf_2d_V_29_load = load i96* %buf_2d_V_29_addr, align 16

ST_4: buf_2d_V_30_load [1/2] 2.39ns
.preheader.preheader34:31  %buf_2d_V_30_load = load i96* %buf_2d_V_30_addr, align 16

ST_4: buf_2d_V_31_load [1/2] 2.39ns
.preheader.preheader34:32  %buf_2d_V_31_load = load i96* %buf_2d_V_31_addr, align 16

ST_4: tmp_9 [1/1] 0.00ns
.preheader.preheader34:34  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i96.i32(i96 %tmp_data_V_1, i32 32)

ST_4: state_A_0_load [1/1] 0.00ns
.preheader.preheader34:35  %state_A_0_load = load i2* @state_A_0, align 1

ST_4: state_A_1_load [1/1] 0.00ns
.preheader.preheader34:36  %state_A_1_load = load i2* @state_A_1, align 1

ST_4: state_A_2_load [1/1] 0.00ns
.preheader.preheader34:37  %state_A_2_load = load i2* @state_A_2, align 1

ST_4: state_A_3_load [1/1] 0.00ns
.preheader.preheader34:38  %state_A_3_load = load i2* @state_A_3, align 1

ST_4: state_A_4_load [1/1] 0.00ns
.preheader.preheader34:39  %state_A_4_load = load i2* @state_A_4, align 1

ST_4: state_A_5_load [1/1] 0.00ns
.preheader.preheader34:40  %state_A_5_load = load i2* @state_A_5, align 1

ST_4: state_A_6_load [1/1] 0.00ns
.preheader.preheader34:41  %state_A_6_load = load i2* @state_A_6, align 1

ST_4: state_A_7_load [1/1] 0.00ns
.preheader.preheader34:42  %state_A_7_load = load i2* @state_A_7, align 1

ST_4: state_A_8_load [1/1] 0.00ns
.preheader.preheader34:43  %state_A_8_load = load i2* @state_A_8, align 1

ST_4: state_A_9_load [1/1] 0.00ns
.preheader.preheader34:44  %state_A_9_load = load i2* @state_A_9, align 1

ST_4: state_A_10_load [1/1] 0.00ns
.preheader.preheader34:45  %state_A_10_load = load i2* @state_A_10, align 1

ST_4: state_A_11_load [1/1] 0.00ns
.preheader.preheader34:46  %state_A_11_load = load i2* @state_A_11, align 1

ST_4: state_A_12_load [1/1] 0.00ns
.preheader.preheader34:47  %state_A_12_load = load i2* @state_A_12, align 1

ST_4: state_A_13_load [1/1] 0.00ns
.preheader.preheader34:48  %state_A_13_load = load i2* @state_A_13, align 1

ST_4: state_A_14_load [1/1] 0.00ns
.preheader.preheader34:49  %state_A_14_load = load i2* @state_A_14, align 1

ST_4: state_A_15_load [1/1] 0.00ns
.preheader.preheader34:50  %state_A_15_load = load i2* @state_A_15, align 1

ST_4: state_A_16_load [1/1] 0.00ns
.preheader.preheader34:51  %state_A_16_load = load i2* @state_A_16, align 1

ST_4: state_A_17_load [1/1] 0.00ns
.preheader.preheader34:52  %state_A_17_load = load i2* @state_A_17, align 1

ST_4: state_A_18_load [1/1] 0.00ns
.preheader.preheader34:53  %state_A_18_load = load i2* @state_A_18, align 1

ST_4: state_A_19_load [1/1] 0.00ns
.preheader.preheader34:54  %state_A_19_load = load i2* @state_A_19, align 1

ST_4: state_A_20_load [1/1] 0.00ns
.preheader.preheader34:55  %state_A_20_load = load i2* @state_A_20, align 1

ST_4: state_A_21_load [1/1] 0.00ns
.preheader.preheader34:56  %state_A_21_load = load i2* @state_A_21, align 1

ST_4: state_A_22_load [1/1] 0.00ns
.preheader.preheader34:57  %state_A_22_load = load i2* @state_A_22, align 1

ST_4: state_A_23_load [1/1] 0.00ns
.preheader.preheader34:58  %state_A_23_load = load i2* @state_A_23, align 1

ST_4: state_A_24_load [1/1] 0.00ns
.preheader.preheader34:59  %state_A_24_load = load i2* @state_A_24, align 1

ST_4: state_A_25_load [1/1] 0.00ns
.preheader.preheader34:60  %state_A_25_load = load i2* @state_A_25, align 1

ST_4: state_A_26_load [1/1] 0.00ns
.preheader.preheader34:61  %state_A_26_load = load i2* @state_A_26, align 1

ST_4: state_A_27_load [1/1] 0.00ns
.preheader.preheader34:62  %state_A_27_load = load i2* @state_A_27, align 1

ST_4: state_A_28_load [1/1] 0.00ns
.preheader.preheader34:63  %state_A_28_load = load i2* @state_A_28, align 1

ST_4: state_A_29_load [1/1] 0.00ns
.preheader.preheader34:64  %state_A_29_load = load i2* @state_A_29, align 1

ST_4: state_A_30_load [1/1] 0.00ns
.preheader.preheader34:65  %state_A_30_load = load i2* @state_A_30, align 1

ST_4: state_A_31_load [1/1] 0.00ns
.preheader.preheader34:66  %state_A_31_load = load i2* @state_A_31, align 1

ST_4: tmp [1/1] 1.64ns
.preheader.preheader34:67  %tmp = call i2 @_ssdm_op_Mux.ap_auto.32i2.i5(i2 %state_A_0_load, i2 %state_A_1_load, i2 %state_A_2_load, i2 %state_A_3_load, i2 %state_A_4_load, i2 %state_A_5_load, i2 %state_A_6_load, i2 %state_A_7_load, i2 %state_A_8_load, i2 %state_A_9_load, i2 %state_A_10_load, i2 %state_A_11_load, i2 %state_A_12_load, i2 %state_A_13_load, i2 %state_A_14_load, i2 %state_A_15_load, i2 %state_A_16_load, i2 %state_A_17_load, i2 %state_A_18_load, i2 %state_A_19_load, i2 %state_A_20_load, i2 %state_A_21_load, i2 %state_A_22_load, i2 %state_A_23_load, i2 %state_A_24_load, i2 %state_A_25_load, i2 %state_A_26_load, i2 %state_A_27_load, i2 %state_A_28_load, i2 %state_A_29_load, i2 %state_A_30_load, i2 %state_A_31_load, i5 %tmp_id_V)

ST_4: stg_207 [1/1] 1.11ns
.preheader.preheader34:68  switch i2 %tmp, label %._crit_edge652 [
    i2 0, label %0
    i2 1, label %6
    i2 -2, label %17
  ]

ST_4: stg_208 [1/1] 0.00ns
:0  br i1 %tmp_9, label %18, label %._crit_edge654

ST_4: cnt_A_V_0_load_2 [1/1] 0.00ns
._crit_edge654:0  %cnt_A_V_0_load_2 = load i4* @cnt_A_V_0, align 1

ST_4: cnt_A_V_1_load_2 [1/1] 0.00ns
._crit_edge654:1  %cnt_A_V_1_load_2 = load i4* @cnt_A_V_1, align 1

ST_4: cnt_A_V_2_load_2 [1/1] 0.00ns
._crit_edge654:2  %cnt_A_V_2_load_2 = load i4* @cnt_A_V_2, align 1

ST_4: cnt_A_V_3_load_2 [1/1] 0.00ns
._crit_edge654:3  %cnt_A_V_3_load_2 = load i4* @cnt_A_V_3, align 1

ST_4: cnt_A_V_4_load_2 [1/1] 0.00ns
._crit_edge654:4  %cnt_A_V_4_load_2 = load i4* @cnt_A_V_4, align 1

ST_4: cnt_A_V_5_load_2 [1/1] 0.00ns
._crit_edge654:5  %cnt_A_V_5_load_2 = load i4* @cnt_A_V_5, align 1

ST_4: cnt_A_V_6_load_2 [1/1] 0.00ns
._crit_edge654:6  %cnt_A_V_6_load_2 = load i4* @cnt_A_V_6, align 1

ST_4: cnt_A_V_7_load_2 [1/1] 0.00ns
._crit_edge654:7  %cnt_A_V_7_load_2 = load i4* @cnt_A_V_7, align 1

ST_4: cnt_A_V_8_load_2 [1/1] 0.00ns
._crit_edge654:8  %cnt_A_V_8_load_2 = load i4* @cnt_A_V_8, align 1

ST_4: cnt_A_V_9_load_2 [1/1] 0.00ns
._crit_edge654:9  %cnt_A_V_9_load_2 = load i4* @cnt_A_V_9, align 1

ST_4: cnt_A_V_10_load_2 [1/1] 0.00ns
._crit_edge654:10  %cnt_A_V_10_load_2 = load i4* @cnt_A_V_10, align 1

ST_4: cnt_A_V_11_load_2 [1/1] 0.00ns
._crit_edge654:11  %cnt_A_V_11_load_2 = load i4* @cnt_A_V_11, align 1

ST_4: cnt_A_V_12_load_2 [1/1] 0.00ns
._crit_edge654:12  %cnt_A_V_12_load_2 = load i4* @cnt_A_V_12, align 1

ST_4: cnt_A_V_13_load_2 [1/1] 0.00ns
._crit_edge654:13  %cnt_A_V_13_load_2 = load i4* @cnt_A_V_13, align 1

ST_4: cnt_A_V_14_load_2 [1/1] 0.00ns
._crit_edge654:14  %cnt_A_V_14_load_2 = load i4* @cnt_A_V_14, align 1

ST_4: cnt_A_V_15_load_2 [1/1] 0.00ns
._crit_edge654:15  %cnt_A_V_15_load_2 = load i4* @cnt_A_V_15, align 1

ST_4: cnt_A_V_16_load_2 [1/1] 0.00ns
._crit_edge654:16  %cnt_A_V_16_load_2 = load i4* @cnt_A_V_16, align 1

ST_4: cnt_A_V_17_load_2 [1/1] 0.00ns
._crit_edge654:17  %cnt_A_V_17_load_2 = load i4* @cnt_A_V_17, align 1

ST_4: cnt_A_V_18_load_2 [1/1] 0.00ns
._crit_edge654:18  %cnt_A_V_18_load_2 = load i4* @cnt_A_V_18, align 1

ST_4: cnt_A_V_19_load_2 [1/1] 0.00ns
._crit_edge654:19  %cnt_A_V_19_load_2 = load i4* @cnt_A_V_19, align 1

ST_4: cnt_A_V_20_load_2 [1/1] 0.00ns
._crit_edge654:20  %cnt_A_V_20_load_2 = load i4* @cnt_A_V_20, align 1

ST_4: cnt_A_V_21_load_2 [1/1] 0.00ns
._crit_edge654:21  %cnt_A_V_21_load_2 = load i4* @cnt_A_V_21, align 1

ST_4: cnt_A_V_22_load_2 [1/1] 0.00ns
._crit_edge654:22  %cnt_A_V_22_load_2 = load i4* @cnt_A_V_22, align 1

ST_4: cnt_A_V_23_load_2 [1/1] 0.00ns
._crit_edge654:23  %cnt_A_V_23_load_2 = load i4* @cnt_A_V_23, align 1

ST_4: cnt_A_V_24_load_2 [1/1] 0.00ns
._crit_edge654:24  %cnt_A_V_24_load_2 = load i4* @cnt_A_V_24, align 1

ST_4: cnt_A_V_25_load_2 [1/1] 0.00ns
._crit_edge654:25  %cnt_A_V_25_load_2 = load i4* @cnt_A_V_25, align 1

ST_4: cnt_A_V_26_load_2 [1/1] 0.00ns
._crit_edge654:26  %cnt_A_V_26_load_2 = load i4* @cnt_A_V_26, align 1

ST_4: cnt_A_V_27_load_2 [1/1] 0.00ns
._crit_edge654:27  %cnt_A_V_27_load_2 = load i4* @cnt_A_V_27, align 1

ST_4: cnt_A_V_28_load_2 [1/1] 0.00ns
._crit_edge654:28  %cnt_A_V_28_load_2 = load i4* @cnt_A_V_28, align 1

ST_4: cnt_A_V_29_load_2 [1/1] 0.00ns
._crit_edge654:29  %cnt_A_V_29_load_2 = load i4* @cnt_A_V_29, align 1

ST_4: cnt_A_V_30_load_2 [1/1] 0.00ns
._crit_edge654:30  %cnt_A_V_30_load_2 = load i4* @cnt_A_V_30, align 1

ST_4: cnt_A_V_31_load_2 [1/1] 0.00ns
._crit_edge654:31  %cnt_A_V_31_load_2 = load i4* @cnt_A_V_31, align 1

ST_4: tmp_6 [1/1] 1.64ns
._crit_edge654:32  %tmp_6 = call i4 @_ssdm_op_Mux.ap_auto.32i4.i5(i4 %cnt_A_V_0_load_2, i4 %cnt_A_V_1_load_2, i4 %cnt_A_V_2_load_2, i4 %cnt_A_V_3_load_2, i4 %cnt_A_V_4_load_2, i4 %cnt_A_V_5_load_2, i4 %cnt_A_V_6_load_2, i4 %cnt_A_V_7_load_2, i4 %cnt_A_V_8_load_2, i4 %cnt_A_V_9_load_2, i4 %cnt_A_V_10_load_2, i4 %cnt_A_V_11_load_2, i4 %cnt_A_V_12_load_2, i4 %cnt_A_V_13_load_2, i4 %cnt_A_V_14_load_2, i4 %cnt_A_V_15_load_2, i4 %cnt_A_V_16_load_2, i4 %cnt_A_V_17_load_2, i4 %cnt_A_V_18_load_2, i4 %cnt_A_V_19_load_2, i4 %cnt_A_V_20_load_2, i4 %cnt_A_V_21_load_2, i4 %cnt_A_V_22_load_2, i4 %cnt_A_V_23_load_2, i4 %cnt_A_V_24_load_2, i4 %cnt_A_V_25_load_2, i4 %cnt_A_V_26_load_2, i4 %cnt_A_V_27_load_2, i4 %cnt_A_V_28_load_2, i4 %cnt_A_V_29_load_2, i4 %cnt_A_V_30_load_2, i4 %cnt_A_V_31_load_2, i5 %tmp_id_V)

ST_4: tmp_7 [1/1] 1.11ns
._crit_edge654:33  %tmp_7 = icmp ult i4 %tmp_6, -6

ST_4: stg_243 [1/1] 0.00ns
._crit_edge654:34  br i1 %tmp_7, label %19, label %21

ST_4: tmp_13 [1/1] 1.11ns
:0  %tmp_13 = icmp eq i4 %tmp_6, -6

ST_4: stg_245 [1/1] 0.00ns
:1  br i1 %tmp_13, label %22, label %23

ST_4: stg_246 [1/1] 0.89ns
branch62:0  store i2 0, i2* @state_A_30, align 1

ST_4: stg_247 [1/1] 1.07ns
branch62:1  store i4 0, i4* @cnt_A_V_30, align 1

ST_4: stg_248 [1/1] 0.89ns
branch61:0  store i2 0, i2* @state_A_29, align 1

ST_4: stg_249 [1/1] 1.07ns
branch61:1  store i4 0, i4* @cnt_A_V_29, align 1

ST_4: stg_250 [1/1] 0.89ns
branch60:0  store i2 0, i2* @state_A_28, align 1

ST_4: stg_251 [1/1] 1.07ns
branch60:1  store i4 0, i4* @cnt_A_V_28, align 1

ST_4: stg_252 [1/1] 0.89ns
branch59:0  store i2 0, i2* @state_A_27, align 1

ST_4: stg_253 [1/1] 1.07ns
branch59:1  store i4 0, i4* @cnt_A_V_27, align 1

ST_4: stg_254 [1/1] 0.89ns
branch58:0  store i2 0, i2* @state_A_26, align 1

ST_4: stg_255 [1/1] 1.07ns
branch58:1  store i4 0, i4* @cnt_A_V_26, align 1

ST_4: stg_256 [1/1] 0.89ns
branch57:0  store i2 0, i2* @state_A_25, align 1

ST_4: stg_257 [1/1] 1.07ns
branch57:1  store i4 0, i4* @cnt_A_V_25, align 1

ST_4: stg_258 [1/1] 0.89ns
branch56:0  store i2 0, i2* @state_A_24, align 1

ST_4: stg_259 [1/1] 1.07ns
branch56:1  store i4 0, i4* @cnt_A_V_24, align 1

ST_4: stg_260 [1/1] 0.89ns
branch55:0  store i2 0, i2* @state_A_23, align 1

ST_4: stg_261 [1/1] 1.07ns
branch55:1  store i4 0, i4* @cnt_A_V_23, align 1

ST_4: stg_262 [1/1] 0.89ns
branch54:0  store i2 0, i2* @state_A_22, align 1

ST_4: stg_263 [1/1] 1.07ns
branch54:1  store i4 0, i4* @cnt_A_V_22, align 1

ST_4: stg_264 [1/1] 0.89ns
branch53:0  store i2 0, i2* @state_A_21, align 1

ST_4: stg_265 [1/1] 1.07ns
branch53:1  store i4 0, i4* @cnt_A_V_21, align 1

ST_4: stg_266 [1/1] 0.89ns
branch52:0  store i2 0, i2* @state_A_20, align 1

ST_4: stg_267 [1/1] 1.07ns
branch52:1  store i4 0, i4* @cnt_A_V_20, align 1

ST_4: stg_268 [1/1] 0.89ns
branch51:0  store i2 0, i2* @state_A_19, align 1

ST_4: stg_269 [1/1] 1.07ns
branch51:1  store i4 0, i4* @cnt_A_V_19, align 1

ST_4: stg_270 [1/1] 0.89ns
branch50:0  store i2 0, i2* @state_A_18, align 1

ST_4: stg_271 [1/1] 1.07ns
branch50:1  store i4 0, i4* @cnt_A_V_18, align 1

ST_4: stg_272 [1/1] 0.89ns
branch49:0  store i2 0, i2* @state_A_17, align 1

ST_4: stg_273 [1/1] 1.07ns
branch49:1  store i4 0, i4* @cnt_A_V_17, align 1

ST_4: stg_274 [1/1] 0.89ns
branch48:0  store i2 0, i2* @state_A_16, align 1

ST_4: stg_275 [1/1] 1.07ns
branch48:1  store i4 0, i4* @cnt_A_V_16, align 1

ST_4: stg_276 [1/1] 0.89ns
branch47:0  store i2 0, i2* @state_A_15, align 1

ST_4: stg_277 [1/1] 1.07ns
branch47:1  store i4 0, i4* @cnt_A_V_15, align 1

ST_4: stg_278 [1/1] 0.89ns
branch46:0  store i2 0, i2* @state_A_14, align 1

ST_4: stg_279 [1/1] 1.07ns
branch46:1  store i4 0, i4* @cnt_A_V_14, align 1

ST_4: stg_280 [1/1] 0.89ns
branch45:0  store i2 0, i2* @state_A_13, align 1

ST_4: stg_281 [1/1] 1.07ns
branch45:1  store i4 0, i4* @cnt_A_V_13, align 1

ST_4: stg_282 [1/1] 0.89ns
branch44:0  store i2 0, i2* @state_A_12, align 1

ST_4: stg_283 [1/1] 1.07ns
branch44:1  store i4 0, i4* @cnt_A_V_12, align 1

ST_4: stg_284 [1/1] 0.89ns
branch43:0  store i2 0, i2* @state_A_11, align 1

ST_4: stg_285 [1/1] 1.07ns
branch43:1  store i4 0, i4* @cnt_A_V_11, align 1

ST_4: stg_286 [1/1] 0.89ns
branch42:0  store i2 0, i2* @state_A_10, align 1

ST_4: stg_287 [1/1] 1.07ns
branch42:1  store i4 0, i4* @cnt_A_V_10, align 1

ST_4: stg_288 [1/1] 0.89ns
branch41:0  store i2 0, i2* @state_A_9, align 1

ST_4: stg_289 [1/1] 1.07ns
branch41:1  store i4 0, i4* @cnt_A_V_9, align 1

ST_4: stg_290 [1/1] 0.89ns
branch40:0  store i2 0, i2* @state_A_8, align 1

ST_4: stg_291 [1/1] 1.07ns
branch40:1  store i4 0, i4* @cnt_A_V_8, align 1

ST_4: stg_292 [1/1] 0.89ns
branch39:0  store i2 0, i2* @state_A_7, align 1

ST_4: stg_293 [1/1] 1.07ns
branch39:1  store i4 0, i4* @cnt_A_V_7, align 1

ST_4: stg_294 [1/1] 0.89ns
branch38:0  store i2 0, i2* @state_A_6, align 1

ST_4: stg_295 [1/1] 1.07ns
branch38:1  store i4 0, i4* @cnt_A_V_6, align 1

ST_4: stg_296 [1/1] 0.89ns
branch37:0  store i2 0, i2* @state_A_5, align 1

ST_4: stg_297 [1/1] 1.07ns
branch37:1  store i4 0, i4* @cnt_A_V_5, align 1

ST_4: stg_298 [1/1] 0.89ns
branch36:0  store i2 0, i2* @state_A_4, align 1

ST_4: stg_299 [1/1] 1.07ns
branch36:1  store i4 0, i4* @cnt_A_V_4, align 1

ST_4: stg_300 [1/1] 0.89ns
branch35:0  store i2 0, i2* @state_A_3, align 1

ST_4: stg_301 [1/1] 1.07ns
branch35:1  store i4 0, i4* @cnt_A_V_3, align 1

ST_4: stg_302 [1/1] 0.89ns
branch34:0  store i2 0, i2* @state_A_2, align 1

ST_4: stg_303 [1/1] 1.07ns
branch34:1  store i4 0, i4* @cnt_A_V_2, align 1

ST_4: stg_304 [1/1] 0.89ns
branch33:0  store i2 0, i2* @state_A_1, align 1

ST_4: stg_305 [1/1] 1.07ns
branch33:1  store i4 0, i4* @cnt_A_V_1, align 1

ST_4: stg_306 [1/1] 0.89ns
branch32:0  store i2 0, i2* @state_A_0, align 1

ST_4: stg_307 [1/1] 1.07ns
branch32:1  store i4 0, i4* @cnt_A_V_0, align 1

ST_4: stg_308 [1/1] 0.89ns
branch63:0  store i2 0, i2* @state_A_31, align 1

ST_4: stg_309 [1/1] 1.07ns
branch63:1  store i4 0, i4* @cnt_A_V_31, align 1

ST_4: tmp_12 [1/1] 0.43ns
:3  %tmp_12 = add i4 %tmp_6, 1

ST_4: stg_311 [1/1] 1.07ns
branch446:0  store i4 %tmp_12, i4* @cnt_A_V_30, align 1

ST_4: stg_312 [1/1] 0.89ns
branch446:1  store i2 -2, i2* @state_A_30, align 1

ST_4: stg_313 [1/1] 1.07ns
branch445:0  store i4 %tmp_12, i4* @cnt_A_V_29, align 1

ST_4: stg_314 [1/1] 0.89ns
branch445:1  store i2 -2, i2* @state_A_29, align 1

ST_4: stg_315 [1/1] 1.07ns
branch444:0  store i4 %tmp_12, i4* @cnt_A_V_28, align 1

ST_4: stg_316 [1/1] 0.89ns
branch444:1  store i2 -2, i2* @state_A_28, align 1

ST_4: stg_317 [1/1] 1.07ns
branch443:0  store i4 %tmp_12, i4* @cnt_A_V_27, align 1

ST_4: stg_318 [1/1] 0.89ns
branch443:1  store i2 -2, i2* @state_A_27, align 1

ST_4: stg_319 [1/1] 1.07ns
branch442:0  store i4 %tmp_12, i4* @cnt_A_V_26, align 1

ST_4: stg_320 [1/1] 0.89ns
branch442:1  store i2 -2, i2* @state_A_26, align 1

ST_4: stg_321 [1/1] 1.07ns
branch441:0  store i4 %tmp_12, i4* @cnt_A_V_25, align 1

ST_4: stg_322 [1/1] 0.89ns
branch441:1  store i2 -2, i2* @state_A_25, align 1

ST_4: stg_323 [1/1] 1.07ns
branch440:0  store i4 %tmp_12, i4* @cnt_A_V_24, align 1

ST_4: stg_324 [1/1] 0.89ns
branch440:1  store i2 -2, i2* @state_A_24, align 1

ST_4: stg_325 [1/1] 1.07ns
branch439:0  store i4 %tmp_12, i4* @cnt_A_V_23, align 1

ST_4: stg_326 [1/1] 0.89ns
branch439:1  store i2 -2, i2* @state_A_23, align 1

ST_4: stg_327 [1/1] 1.07ns
branch438:0  store i4 %tmp_12, i4* @cnt_A_V_22, align 1

ST_4: stg_328 [1/1] 0.89ns
branch438:1  store i2 -2, i2* @state_A_22, align 1

ST_4: stg_329 [1/1] 1.07ns
branch437:0  store i4 %tmp_12, i4* @cnt_A_V_21, align 1

ST_4: stg_330 [1/1] 0.89ns
branch437:1  store i2 -2, i2* @state_A_21, align 1

ST_4: stg_331 [1/1] 1.07ns
branch436:0  store i4 %tmp_12, i4* @cnt_A_V_20, align 1

ST_4: stg_332 [1/1] 0.89ns
branch436:1  store i2 -2, i2* @state_A_20, align 1

ST_4: stg_333 [1/1] 1.07ns
branch435:0  store i4 %tmp_12, i4* @cnt_A_V_19, align 1

ST_4: stg_334 [1/1] 0.89ns
branch435:1  store i2 -2, i2* @state_A_19, align 1

ST_4: stg_335 [1/1] 1.07ns
branch434:0  store i4 %tmp_12, i4* @cnt_A_V_18, align 1

ST_4: stg_336 [1/1] 0.89ns
branch434:1  store i2 -2, i2* @state_A_18, align 1

ST_4: stg_337 [1/1] 1.07ns
branch433:0  store i4 %tmp_12, i4* @cnt_A_V_17, align 1

ST_4: stg_338 [1/1] 0.89ns
branch433:1  store i2 -2, i2* @state_A_17, align 1

ST_4: stg_339 [1/1] 1.07ns
branch432:0  store i4 %tmp_12, i4* @cnt_A_V_16, align 1

ST_4: stg_340 [1/1] 0.89ns
branch432:1  store i2 -2, i2* @state_A_16, align 1

ST_4: stg_341 [1/1] 1.07ns
branch431:0  store i4 %tmp_12, i4* @cnt_A_V_15, align 1

ST_4: stg_342 [1/1] 0.89ns
branch431:1  store i2 -2, i2* @state_A_15, align 1

ST_4: stg_343 [1/1] 1.07ns
branch430:0  store i4 %tmp_12, i4* @cnt_A_V_14, align 1

ST_4: stg_344 [1/1] 0.89ns
branch430:1  store i2 -2, i2* @state_A_14, align 1

ST_4: stg_345 [1/1] 1.07ns
branch429:0  store i4 %tmp_12, i4* @cnt_A_V_13, align 1

ST_4: stg_346 [1/1] 0.89ns
branch429:1  store i2 -2, i2* @state_A_13, align 1

ST_4: stg_347 [1/1] 1.07ns
branch428:0  store i4 %tmp_12, i4* @cnt_A_V_12, align 1

ST_4: stg_348 [1/1] 0.89ns
branch428:1  store i2 -2, i2* @state_A_12, align 1

ST_4: stg_349 [1/1] 1.07ns
branch427:0  store i4 %tmp_12, i4* @cnt_A_V_11, align 1

ST_4: stg_350 [1/1] 0.89ns
branch427:1  store i2 -2, i2* @state_A_11, align 1

ST_4: stg_351 [1/1] 1.07ns
branch426:0  store i4 %tmp_12, i4* @cnt_A_V_10, align 1

ST_4: stg_352 [1/1] 0.89ns
branch426:1  store i2 -2, i2* @state_A_10, align 1

ST_4: stg_353 [1/1] 1.07ns
branch425:0  store i4 %tmp_12, i4* @cnt_A_V_9, align 1

ST_4: stg_354 [1/1] 0.89ns
branch425:1  store i2 -2, i2* @state_A_9, align 1

ST_4: stg_355 [1/1] 1.07ns
branch424:0  store i4 %tmp_12, i4* @cnt_A_V_8, align 1

ST_4: stg_356 [1/1] 0.89ns
branch424:1  store i2 -2, i2* @state_A_8, align 1

ST_4: stg_357 [1/1] 1.07ns
branch423:0  store i4 %tmp_12, i4* @cnt_A_V_7, align 1

ST_4: stg_358 [1/1] 0.89ns
branch423:1  store i2 -2, i2* @state_A_7, align 1

ST_4: stg_359 [1/1] 1.07ns
branch422:0  store i4 %tmp_12, i4* @cnt_A_V_6, align 1

ST_4: stg_360 [1/1] 0.89ns
branch422:1  store i2 -2, i2* @state_A_6, align 1

ST_4: stg_361 [1/1] 1.07ns
branch421:0  store i4 %tmp_12, i4* @cnt_A_V_5, align 1

ST_4: stg_362 [1/1] 0.89ns
branch421:1  store i2 -2, i2* @state_A_5, align 1

ST_4: stg_363 [1/1] 1.07ns
branch420:0  store i4 %tmp_12, i4* @cnt_A_V_4, align 1

ST_4: stg_364 [1/1] 0.89ns
branch420:1  store i2 -2, i2* @state_A_4, align 1

ST_4: stg_365 [1/1] 1.07ns
branch419:0  store i4 %tmp_12, i4* @cnt_A_V_3, align 1

ST_4: stg_366 [1/1] 0.89ns
branch419:1  store i2 -2, i2* @state_A_3, align 1

ST_4: stg_367 [1/1] 1.07ns
branch418:0  store i4 %tmp_12, i4* @cnt_A_V_2, align 1

ST_4: stg_368 [1/1] 0.89ns
branch418:1  store i2 -2, i2* @state_A_2, align 1

ST_4: stg_369 [1/1] 1.07ns
branch417:0  store i4 %tmp_12, i4* @cnt_A_V_1, align 1

ST_4: stg_370 [1/1] 0.89ns
branch417:1  store i2 -2, i2* @state_A_1, align 1

ST_4: stg_371 [1/1] 1.07ns
branch416:0  store i4 %tmp_12, i4* @cnt_A_V_0, align 1

ST_4: stg_372 [1/1] 0.89ns
branch416:1  store i2 -2, i2* @state_A_0, align 1

ST_4: stg_373 [1/1] 1.07ns
branch447:0  store i4 %tmp_12, i4* @cnt_A_V_31, align 1

ST_4: stg_374 [1/1] 0.89ns
branch447:1  store i2 -2, i2* @state_A_31, align 1

ST_4: stg_375 [1/1] 0.00ns
:0  br i1 %tmp_9, label %7, label %._crit_edge653

ST_4: cnt_A_V_0_load_1 [1/1] 0.00ns
._crit_edge653:0  %cnt_A_V_0_load_1 = load i4* @cnt_A_V_0, align 1

ST_4: cnt_A_V_1_load_1 [1/1] 0.00ns
._crit_edge653:1  %cnt_A_V_1_load_1 = load i4* @cnt_A_V_1, align 1

ST_4: cnt_A_V_2_load_1 [1/1] 0.00ns
._crit_edge653:2  %cnt_A_V_2_load_1 = load i4* @cnt_A_V_2, align 1

ST_4: cnt_A_V_3_load_1 [1/1] 0.00ns
._crit_edge653:3  %cnt_A_V_3_load_1 = load i4* @cnt_A_V_3, align 1

ST_4: cnt_A_V_4_load_1 [1/1] 0.00ns
._crit_edge653:4  %cnt_A_V_4_load_1 = load i4* @cnt_A_V_4, align 1

ST_4: cnt_A_V_5_load_1 [1/1] 0.00ns
._crit_edge653:5  %cnt_A_V_5_load_1 = load i4* @cnt_A_V_5, align 1

ST_4: cnt_A_V_6_load_1 [1/1] 0.00ns
._crit_edge653:6  %cnt_A_V_6_load_1 = load i4* @cnt_A_V_6, align 1

ST_4: cnt_A_V_7_load_1 [1/1] 0.00ns
._crit_edge653:7  %cnt_A_V_7_load_1 = load i4* @cnt_A_V_7, align 1

ST_4: cnt_A_V_8_load_1 [1/1] 0.00ns
._crit_edge653:8  %cnt_A_V_8_load_1 = load i4* @cnt_A_V_8, align 1

ST_4: cnt_A_V_9_load_1 [1/1] 0.00ns
._crit_edge653:9  %cnt_A_V_9_load_1 = load i4* @cnt_A_V_9, align 1

ST_4: cnt_A_V_10_load_1 [1/1] 0.00ns
._crit_edge653:10  %cnt_A_V_10_load_1 = load i4* @cnt_A_V_10, align 1

ST_4: cnt_A_V_11_load_1 [1/1] 0.00ns
._crit_edge653:11  %cnt_A_V_11_load_1 = load i4* @cnt_A_V_11, align 1

ST_4: cnt_A_V_12_load_1 [1/1] 0.00ns
._crit_edge653:12  %cnt_A_V_12_load_1 = load i4* @cnt_A_V_12, align 1

ST_4: cnt_A_V_13_load_1 [1/1] 0.00ns
._crit_edge653:13  %cnt_A_V_13_load_1 = load i4* @cnt_A_V_13, align 1

ST_4: cnt_A_V_14_load_1 [1/1] 0.00ns
._crit_edge653:14  %cnt_A_V_14_load_1 = load i4* @cnt_A_V_14, align 1

ST_4: cnt_A_V_15_load_1 [1/1] 0.00ns
._crit_edge653:15  %cnt_A_V_15_load_1 = load i4* @cnt_A_V_15, align 1

ST_4: cnt_A_V_16_load_1 [1/1] 0.00ns
._crit_edge653:16  %cnt_A_V_16_load_1 = load i4* @cnt_A_V_16, align 1

ST_4: cnt_A_V_17_load_1 [1/1] 0.00ns
._crit_edge653:17  %cnt_A_V_17_load_1 = load i4* @cnt_A_V_17, align 1

ST_4: cnt_A_V_18_load_1 [1/1] 0.00ns
._crit_edge653:18  %cnt_A_V_18_load_1 = load i4* @cnt_A_V_18, align 1

ST_4: cnt_A_V_19_load_1 [1/1] 0.00ns
._crit_edge653:19  %cnt_A_V_19_load_1 = load i4* @cnt_A_V_19, align 1

ST_4: cnt_A_V_20_load_1 [1/1] 0.00ns
._crit_edge653:20  %cnt_A_V_20_load_1 = load i4* @cnt_A_V_20, align 1

ST_4: cnt_A_V_21_load_1 [1/1] 0.00ns
._crit_edge653:21  %cnt_A_V_21_load_1 = load i4* @cnt_A_V_21, align 1

ST_4: cnt_A_V_22_load_1 [1/1] 0.00ns
._crit_edge653:22  %cnt_A_V_22_load_1 = load i4* @cnt_A_V_22, align 1

ST_4: cnt_A_V_23_load_1 [1/1] 0.00ns
._crit_edge653:23  %cnt_A_V_23_load_1 = load i4* @cnt_A_V_23, align 1

ST_4: cnt_A_V_24_load_1 [1/1] 0.00ns
._crit_edge653:24  %cnt_A_V_24_load_1 = load i4* @cnt_A_V_24, align 1

ST_4: cnt_A_V_25_load_1 [1/1] 0.00ns
._crit_edge653:25  %cnt_A_V_25_load_1 = load i4* @cnt_A_V_25, align 1

ST_4: cnt_A_V_26_load_1 [1/1] 0.00ns
._crit_edge653:26  %cnt_A_V_26_load_1 = load i4* @cnt_A_V_26, align 1

ST_4: cnt_A_V_27_load_1 [1/1] 0.00ns
._crit_edge653:27  %cnt_A_V_27_load_1 = load i4* @cnt_A_V_27, align 1

ST_4: cnt_A_V_28_load_1 [1/1] 0.00ns
._crit_edge653:28  %cnt_A_V_28_load_1 = load i4* @cnt_A_V_28, align 1

ST_4: cnt_A_V_29_load_1 [1/1] 0.00ns
._crit_edge653:29  %cnt_A_V_29_load_1 = load i4* @cnt_A_V_29, align 1

ST_4: cnt_A_V_30_load_1 [1/1] 0.00ns
._crit_edge653:30  %cnt_A_V_30_load_1 = load i4* @cnt_A_V_30, align 1

ST_4: cnt_A_V_31_load_1 [1/1] 0.00ns
._crit_edge653:31  %cnt_A_V_31_load_1 = load i4* @cnt_A_V_31, align 1

ST_4: tmp_2 [1/1] 1.64ns
._crit_edge653:32  %tmp_2 = call i4 @_ssdm_op_Mux.ap_auto.32i4.i5(i4 %cnt_A_V_0_load_1, i4 %cnt_A_V_1_load_1, i4 %cnt_A_V_2_load_1, i4 %cnt_A_V_3_load_1, i4 %cnt_A_V_4_load_1, i4 %cnt_A_V_5_load_1, i4 %cnt_A_V_6_load_1, i4 %cnt_A_V_7_load_1, i4 %cnt_A_V_8_load_1, i4 %cnt_A_V_9_load_1, i4 %cnt_A_V_10_load_1, i4 %cnt_A_V_11_load_1, i4 %cnt_A_V_12_load_1, i4 %cnt_A_V_13_load_1, i4 %cnt_A_V_14_load_1, i4 %cnt_A_V_15_load_1, i4 %cnt_A_V_16_load_1, i4 %cnt_A_V_17_load_1, i4 %cnt_A_V_18_load_1, i4 %cnt_A_V_19_load_1, i4 %cnt_A_V_20_load_1, i4 %cnt_A_V_21_load_1, i4 %cnt_A_V_22_load_1, i4 %cnt_A_V_23_load_1, i4 %cnt_A_V_24_load_1, i4 %cnt_A_V_25_load_1, i4 %cnt_A_V_26_load_1, i4 %cnt_A_V_27_load_1, i4 %cnt_A_V_28_load_1, i4 %cnt_A_V_29_load_1, i4 %cnt_A_V_30_load_1, i4 %cnt_A_V_31_load_1, i5 %tmp_id_V)

ST_4: tmp_4 [1/1] 1.11ns
._crit_edge653:33  %tmp_4 = icmp ult i4 %tmp_2, 7

ST_4: stg_410 [1/1] 0.00ns
._crit_edge653:34  br i1 %tmp_4, label %8, label %10

ST_4: tmp_10 [1/1] 1.11ns
:0  %tmp_10 = icmp eq i4 %tmp_2, 7

ST_4: stg_412 [1/1] 0.00ns
:1  br i1 %tmp_10, label %11, label %13

ST_4: stg_413 [1/1] 0.89ns
branch126:0  store i2 0, i2* @state_A_30, align 1

ST_4: stg_414 [1/1] 1.07ns
branch126:1  store i4 0, i4* @cnt_A_V_30, align 1

ST_4: stg_415 [1/1] 0.89ns
branch125:0  store i2 0, i2* @state_A_29, align 1

ST_4: stg_416 [1/1] 1.07ns
branch125:1  store i4 0, i4* @cnt_A_V_29, align 1

ST_4: stg_417 [1/1] 0.89ns
branch124:0  store i2 0, i2* @state_A_28, align 1

ST_4: stg_418 [1/1] 1.07ns
branch124:1  store i4 0, i4* @cnt_A_V_28, align 1

ST_4: stg_419 [1/1] 0.89ns
branch123:0  store i2 0, i2* @state_A_27, align 1

ST_4: stg_420 [1/1] 1.07ns
branch123:1  store i4 0, i4* @cnt_A_V_27, align 1

ST_4: stg_421 [1/1] 0.89ns
branch122:0  store i2 0, i2* @state_A_26, align 1

ST_4: stg_422 [1/1] 1.07ns
branch122:1  store i4 0, i4* @cnt_A_V_26, align 1

ST_4: stg_423 [1/1] 0.89ns
branch121:0  store i2 0, i2* @state_A_25, align 1

ST_4: stg_424 [1/1] 1.07ns
branch121:1  store i4 0, i4* @cnt_A_V_25, align 1

ST_4: stg_425 [1/1] 0.89ns
branch120:0  store i2 0, i2* @state_A_24, align 1

ST_4: stg_426 [1/1] 1.07ns
branch120:1  store i4 0, i4* @cnt_A_V_24, align 1

ST_4: stg_427 [1/1] 0.89ns
branch119:0  store i2 0, i2* @state_A_23, align 1

ST_4: stg_428 [1/1] 1.07ns
branch119:1  store i4 0, i4* @cnt_A_V_23, align 1

ST_4: stg_429 [1/1] 0.89ns
branch118:0  store i2 0, i2* @state_A_22, align 1

ST_4: stg_430 [1/1] 1.07ns
branch118:1  store i4 0, i4* @cnt_A_V_22, align 1

ST_4: stg_431 [1/1] 0.89ns
branch117:0  store i2 0, i2* @state_A_21, align 1

ST_4: stg_432 [1/1] 1.07ns
branch117:1  store i4 0, i4* @cnt_A_V_21, align 1

ST_4: stg_433 [1/1] 0.89ns
branch116:0  store i2 0, i2* @state_A_20, align 1

ST_4: stg_434 [1/1] 1.07ns
branch116:1  store i4 0, i4* @cnt_A_V_20, align 1

ST_4: stg_435 [1/1] 0.89ns
branch115:0  store i2 0, i2* @state_A_19, align 1

ST_4: stg_436 [1/1] 1.07ns
branch115:1  store i4 0, i4* @cnt_A_V_19, align 1

ST_4: stg_437 [1/1] 0.89ns
branch114:0  store i2 0, i2* @state_A_18, align 1

ST_4: stg_438 [1/1] 1.07ns
branch114:1  store i4 0, i4* @cnt_A_V_18, align 1

ST_4: stg_439 [1/1] 0.89ns
branch113:0  store i2 0, i2* @state_A_17, align 1

ST_4: stg_440 [1/1] 1.07ns
branch113:1  store i4 0, i4* @cnt_A_V_17, align 1

ST_4: stg_441 [1/1] 0.89ns
branch112:0  store i2 0, i2* @state_A_16, align 1

ST_4: stg_442 [1/1] 1.07ns
branch112:1  store i4 0, i4* @cnt_A_V_16, align 1

ST_4: stg_443 [1/1] 0.89ns
branch111:0  store i2 0, i2* @state_A_15, align 1

ST_4: stg_444 [1/1] 1.07ns
branch111:1  store i4 0, i4* @cnt_A_V_15, align 1

ST_4: stg_445 [1/1] 0.89ns
branch110:0  store i2 0, i2* @state_A_14, align 1

ST_4: stg_446 [1/1] 1.07ns
branch110:1  store i4 0, i4* @cnt_A_V_14, align 1

ST_4: stg_447 [1/1] 0.89ns
branch109:0  store i2 0, i2* @state_A_13, align 1

ST_4: stg_448 [1/1] 1.07ns
branch109:1  store i4 0, i4* @cnt_A_V_13, align 1

ST_4: stg_449 [1/1] 0.89ns
branch108:0  store i2 0, i2* @state_A_12, align 1

ST_4: stg_450 [1/1] 1.07ns
branch108:1  store i4 0, i4* @cnt_A_V_12, align 1

ST_4: stg_451 [1/1] 0.89ns
branch107:0  store i2 0, i2* @state_A_11, align 1

ST_4: stg_452 [1/1] 1.07ns
branch107:1  store i4 0, i4* @cnt_A_V_11, align 1

ST_4: stg_453 [1/1] 0.89ns
branch106:0  store i2 0, i2* @state_A_10, align 1

ST_4: stg_454 [1/1] 1.07ns
branch106:1  store i4 0, i4* @cnt_A_V_10, align 1

ST_4: stg_455 [1/1] 0.89ns
branch105:0  store i2 0, i2* @state_A_9, align 1

ST_4: stg_456 [1/1] 1.07ns
branch105:1  store i4 0, i4* @cnt_A_V_9, align 1

ST_4: stg_457 [1/1] 0.89ns
branch104:0  store i2 0, i2* @state_A_8, align 1

ST_4: stg_458 [1/1] 1.07ns
branch104:1  store i4 0, i4* @cnt_A_V_8, align 1

ST_4: stg_459 [1/1] 0.89ns
branch103:0  store i2 0, i2* @state_A_7, align 1

ST_4: stg_460 [1/1] 1.07ns
branch103:1  store i4 0, i4* @cnt_A_V_7, align 1

ST_4: stg_461 [1/1] 0.89ns
branch102:0  store i2 0, i2* @state_A_6, align 1

ST_4: stg_462 [1/1] 1.07ns
branch102:1  store i4 0, i4* @cnt_A_V_6, align 1

ST_4: stg_463 [1/1] 0.89ns
branch101:0  store i2 0, i2* @state_A_5, align 1

ST_4: stg_464 [1/1] 1.07ns
branch101:1  store i4 0, i4* @cnt_A_V_5, align 1

ST_4: stg_465 [1/1] 0.89ns
branch100:0  store i2 0, i2* @state_A_4, align 1

ST_4: stg_466 [1/1] 1.07ns
branch100:1  store i4 0, i4* @cnt_A_V_4, align 1

ST_4: stg_467 [1/1] 0.89ns
branch99:0  store i2 0, i2* @state_A_3, align 1

ST_4: stg_468 [1/1] 1.07ns
branch99:1  store i4 0, i4* @cnt_A_V_3, align 1

ST_4: stg_469 [1/1] 0.89ns
branch98:0  store i2 0, i2* @state_A_2, align 1

ST_4: stg_470 [1/1] 1.07ns
branch98:1  store i4 0, i4* @cnt_A_V_2, align 1

ST_4: stg_471 [1/1] 0.89ns
branch97:0  store i2 0, i2* @state_A_1, align 1

ST_4: stg_472 [1/1] 1.07ns
branch97:1  store i4 0, i4* @cnt_A_V_1, align 1

ST_4: stg_473 [1/1] 0.89ns
branch96:0  store i2 0, i2* @state_A_0, align 1

ST_4: stg_474 [1/1] 1.07ns
branch96:1  store i4 0, i4* @cnt_A_V_0, align 1

ST_4: stg_475 [1/1] 0.89ns
branch127:0  store i2 0, i2* @state_A_31, align 1

ST_4: stg_476 [1/1] 1.07ns
branch127:1  store i4 0, i4* @cnt_A_V_31, align 1

ST_4: stg_477 [1/1] 1.07ns
branch382:0  store i4 -8, i4* @cnt_A_V_30, align 1

ST_4: stg_478 [1/1] 0.89ns
branch382:1  store i2 -2, i2* @state_A_30, align 1

ST_4: stg_479 [1/1] 1.07ns
branch381:0  store i4 -8, i4* @cnt_A_V_29, align 1

ST_4: stg_480 [1/1] 0.89ns
branch381:1  store i2 -2, i2* @state_A_29, align 1

ST_4: stg_481 [1/1] 1.07ns
branch380:0  store i4 -8, i4* @cnt_A_V_28, align 1

ST_4: stg_482 [1/1] 0.89ns
branch380:1  store i2 -2, i2* @state_A_28, align 1

ST_4: stg_483 [1/1] 1.07ns
branch379:0  store i4 -8, i4* @cnt_A_V_27, align 1

ST_4: stg_484 [1/1] 0.89ns
branch379:1  store i2 -2, i2* @state_A_27, align 1

ST_4: stg_485 [1/1] 1.07ns
branch378:0  store i4 -8, i4* @cnt_A_V_26, align 1

ST_4: stg_486 [1/1] 0.89ns
branch378:1  store i2 -2, i2* @state_A_26, align 1

ST_4: stg_487 [1/1] 1.07ns
branch377:0  store i4 -8, i4* @cnt_A_V_25, align 1

ST_4: stg_488 [1/1] 0.89ns
branch377:1  store i2 -2, i2* @state_A_25, align 1

ST_4: stg_489 [1/1] 1.07ns
branch376:0  store i4 -8, i4* @cnt_A_V_24, align 1

ST_4: stg_490 [1/1] 0.89ns
branch376:1  store i2 -2, i2* @state_A_24, align 1

ST_4: stg_491 [1/1] 1.07ns
branch375:0  store i4 -8, i4* @cnt_A_V_23, align 1

ST_4: stg_492 [1/1] 0.89ns
branch375:1  store i2 -2, i2* @state_A_23, align 1

ST_4: stg_493 [1/1] 1.07ns
branch374:0  store i4 -8, i4* @cnt_A_V_22, align 1

ST_4: stg_494 [1/1] 0.89ns
branch374:1  store i2 -2, i2* @state_A_22, align 1

ST_4: stg_495 [1/1] 1.07ns
branch373:0  store i4 -8, i4* @cnt_A_V_21, align 1

ST_4: stg_496 [1/1] 0.89ns
branch373:1  store i2 -2, i2* @state_A_21, align 1

ST_4: stg_497 [1/1] 1.07ns
branch372:0  store i4 -8, i4* @cnt_A_V_20, align 1

ST_4: stg_498 [1/1] 0.89ns
branch372:1  store i2 -2, i2* @state_A_20, align 1

ST_4: stg_499 [1/1] 1.07ns
branch371:0  store i4 -8, i4* @cnt_A_V_19, align 1

ST_4: stg_500 [1/1] 0.89ns
branch371:1  store i2 -2, i2* @state_A_19, align 1

ST_4: stg_501 [1/1] 1.07ns
branch370:0  store i4 -8, i4* @cnt_A_V_18, align 1

ST_4: stg_502 [1/1] 0.89ns
branch370:1  store i2 -2, i2* @state_A_18, align 1

ST_4: stg_503 [1/1] 1.07ns
branch369:0  store i4 -8, i4* @cnt_A_V_17, align 1

ST_4: stg_504 [1/1] 0.89ns
branch369:1  store i2 -2, i2* @state_A_17, align 1

ST_4: stg_505 [1/1] 1.07ns
branch368:0  store i4 -8, i4* @cnt_A_V_16, align 1

ST_4: stg_506 [1/1] 0.89ns
branch368:1  store i2 -2, i2* @state_A_16, align 1

ST_4: stg_507 [1/1] 1.07ns
branch367:0  store i4 -8, i4* @cnt_A_V_15, align 1

ST_4: stg_508 [1/1] 0.89ns
branch367:1  store i2 -2, i2* @state_A_15, align 1

ST_4: stg_509 [1/1] 1.07ns
branch366:0  store i4 -8, i4* @cnt_A_V_14, align 1

ST_4: stg_510 [1/1] 0.89ns
branch366:1  store i2 -2, i2* @state_A_14, align 1

ST_4: stg_511 [1/1] 1.07ns
branch365:0  store i4 -8, i4* @cnt_A_V_13, align 1

ST_4: stg_512 [1/1] 0.89ns
branch365:1  store i2 -2, i2* @state_A_13, align 1

ST_4: stg_513 [1/1] 1.07ns
branch364:0  store i4 -8, i4* @cnt_A_V_12, align 1

ST_4: stg_514 [1/1] 0.89ns
branch364:1  store i2 -2, i2* @state_A_12, align 1

ST_4: stg_515 [1/1] 1.07ns
branch363:0  store i4 -8, i4* @cnt_A_V_11, align 1

ST_4: stg_516 [1/1] 0.89ns
branch363:1  store i2 -2, i2* @state_A_11, align 1

ST_4: stg_517 [1/1] 1.07ns
branch362:0  store i4 -8, i4* @cnt_A_V_10, align 1

ST_4: stg_518 [1/1] 0.89ns
branch362:1  store i2 -2, i2* @state_A_10, align 1

ST_4: stg_519 [1/1] 1.07ns
branch361:0  store i4 -8, i4* @cnt_A_V_9, align 1

ST_4: stg_520 [1/1] 0.89ns
branch361:1  store i2 -2, i2* @state_A_9, align 1

ST_4: stg_521 [1/1] 1.07ns
branch360:0  store i4 -8, i4* @cnt_A_V_8, align 1

ST_4: stg_522 [1/1] 0.89ns
branch360:1  store i2 -2, i2* @state_A_8, align 1

ST_4: stg_523 [1/1] 1.07ns
branch359:0  store i4 -8, i4* @cnt_A_V_7, align 1

ST_4: stg_524 [1/1] 0.89ns
branch359:1  store i2 -2, i2* @state_A_7, align 1

ST_4: stg_525 [1/1] 1.07ns
branch358:0  store i4 -8, i4* @cnt_A_V_6, align 1

ST_4: stg_526 [1/1] 0.89ns
branch358:1  store i2 -2, i2* @state_A_6, align 1

ST_4: stg_527 [1/1] 1.07ns
branch357:0  store i4 -8, i4* @cnt_A_V_5, align 1

ST_4: stg_528 [1/1] 0.89ns
branch357:1  store i2 -2, i2* @state_A_5, align 1

ST_4: stg_529 [1/1] 1.07ns
branch356:0  store i4 -8, i4* @cnt_A_V_4, align 1

ST_4: stg_530 [1/1] 0.89ns
branch356:1  store i2 -2, i2* @state_A_4, align 1

ST_4: stg_531 [1/1] 1.07ns
branch355:0  store i4 -8, i4* @cnt_A_V_3, align 1

ST_4: stg_532 [1/1] 0.89ns
branch355:1  store i2 -2, i2* @state_A_3, align 1

ST_4: stg_533 [1/1] 1.07ns
branch354:0  store i4 -8, i4* @cnt_A_V_2, align 1

ST_4: stg_534 [1/1] 0.89ns
branch354:1  store i2 -2, i2* @state_A_2, align 1

ST_4: stg_535 [1/1] 1.07ns
branch353:0  store i4 -8, i4* @cnt_A_V_1, align 1

ST_4: stg_536 [1/1] 0.89ns
branch353:1  store i2 -2, i2* @state_A_1, align 1

ST_4: stg_537 [1/1] 1.07ns
branch352:0  store i4 -8, i4* @cnt_A_V_0, align 1

ST_4: stg_538 [1/1] 0.89ns
branch352:1  store i2 -2, i2* @state_A_0, align 1

ST_4: stg_539 [1/1] 1.07ns
branch383:0  store i4 -8, i4* @cnt_A_V_31, align 1

ST_4: stg_540 [1/1] 0.89ns
branch383:1  store i2 -2, i2* @state_A_31, align 1

ST_4: tmp_8 [1/1] 0.43ns
:5  %tmp_8 = add i4 %tmp_2, 1

ST_4: stg_542 [1/1] 1.07ns
branch350:0  store i4 %tmp_8, i4* @cnt_A_V_30, align 1

ST_4: stg_543 [1/1] 0.89ns
branch350:1  store i2 1, i2* @state_A_30, align 1

ST_4: stg_544 [1/1] 1.07ns
branch349:0  store i4 %tmp_8, i4* @cnt_A_V_29, align 1

ST_4: stg_545 [1/1] 0.89ns
branch349:1  store i2 1, i2* @state_A_29, align 1

ST_4: stg_546 [1/1] 1.07ns
branch348:0  store i4 %tmp_8, i4* @cnt_A_V_28, align 1

ST_4: stg_547 [1/1] 0.89ns
branch348:1  store i2 1, i2* @state_A_28, align 1

ST_4: stg_548 [1/1] 1.07ns
branch347:0  store i4 %tmp_8, i4* @cnt_A_V_27, align 1

ST_4: stg_549 [1/1] 0.89ns
branch347:1  store i2 1, i2* @state_A_27, align 1

ST_4: stg_550 [1/1] 1.07ns
branch346:0  store i4 %tmp_8, i4* @cnt_A_V_26, align 1

ST_4: stg_551 [1/1] 0.89ns
branch346:1  store i2 1, i2* @state_A_26, align 1

ST_4: stg_552 [1/1] 1.07ns
branch345:0  store i4 %tmp_8, i4* @cnt_A_V_25, align 1

ST_4: stg_553 [1/1] 0.89ns
branch345:1  store i2 1, i2* @state_A_25, align 1

ST_4: stg_554 [1/1] 1.07ns
branch344:0  store i4 %tmp_8, i4* @cnt_A_V_24, align 1

ST_4: stg_555 [1/1] 0.89ns
branch344:1  store i2 1, i2* @state_A_24, align 1

ST_4: stg_556 [1/1] 1.07ns
branch343:0  store i4 %tmp_8, i4* @cnt_A_V_23, align 1

ST_4: stg_557 [1/1] 0.89ns
branch343:1  store i2 1, i2* @state_A_23, align 1

ST_4: stg_558 [1/1] 1.07ns
branch342:0  store i4 %tmp_8, i4* @cnt_A_V_22, align 1

ST_4: stg_559 [1/1] 0.89ns
branch342:1  store i2 1, i2* @state_A_22, align 1

ST_4: stg_560 [1/1] 1.07ns
branch341:0  store i4 %tmp_8, i4* @cnt_A_V_21, align 1

ST_4: stg_561 [1/1] 0.89ns
branch341:1  store i2 1, i2* @state_A_21, align 1

ST_4: stg_562 [1/1] 1.07ns
branch340:0  store i4 %tmp_8, i4* @cnt_A_V_20, align 1

ST_4: stg_563 [1/1] 0.89ns
branch340:1  store i2 1, i2* @state_A_20, align 1

ST_4: stg_564 [1/1] 1.07ns
branch339:0  store i4 %tmp_8, i4* @cnt_A_V_19, align 1

ST_4: stg_565 [1/1] 0.89ns
branch339:1  store i2 1, i2* @state_A_19, align 1

ST_4: stg_566 [1/1] 1.07ns
branch338:0  store i4 %tmp_8, i4* @cnt_A_V_18, align 1

ST_4: stg_567 [1/1] 0.89ns
branch338:1  store i2 1, i2* @state_A_18, align 1

ST_4: stg_568 [1/1] 1.07ns
branch337:0  store i4 %tmp_8, i4* @cnt_A_V_17, align 1

ST_4: stg_569 [1/1] 0.89ns
branch337:1  store i2 1, i2* @state_A_17, align 1

ST_4: stg_570 [1/1] 1.07ns
branch336:0  store i4 %tmp_8, i4* @cnt_A_V_16, align 1

ST_4: stg_571 [1/1] 0.89ns
branch336:1  store i2 1, i2* @state_A_16, align 1

ST_4: stg_572 [1/1] 1.07ns
branch335:0  store i4 %tmp_8, i4* @cnt_A_V_15, align 1

ST_4: stg_573 [1/1] 0.89ns
branch335:1  store i2 1, i2* @state_A_15, align 1

ST_4: stg_574 [1/1] 1.07ns
branch334:0  store i4 %tmp_8, i4* @cnt_A_V_14, align 1

ST_4: stg_575 [1/1] 0.89ns
branch334:1  store i2 1, i2* @state_A_14, align 1

ST_4: stg_576 [1/1] 1.07ns
branch333:0  store i4 %tmp_8, i4* @cnt_A_V_13, align 1

ST_4: stg_577 [1/1] 0.89ns
branch333:1  store i2 1, i2* @state_A_13, align 1

ST_4: stg_578 [1/1] 1.07ns
branch332:0  store i4 %tmp_8, i4* @cnt_A_V_12, align 1

ST_4: stg_579 [1/1] 0.89ns
branch332:1  store i2 1, i2* @state_A_12, align 1

ST_4: stg_580 [1/1] 1.07ns
branch331:0  store i4 %tmp_8, i4* @cnt_A_V_11, align 1

ST_4: stg_581 [1/1] 0.89ns
branch331:1  store i2 1, i2* @state_A_11, align 1

ST_4: stg_582 [1/1] 1.07ns
branch330:0  store i4 %tmp_8, i4* @cnt_A_V_10, align 1

ST_4: stg_583 [1/1] 0.89ns
branch330:1  store i2 1, i2* @state_A_10, align 1

ST_4: stg_584 [1/1] 1.07ns
branch329:0  store i4 %tmp_8, i4* @cnt_A_V_9, align 1

ST_4: stg_585 [1/1] 0.89ns
branch329:1  store i2 1, i2* @state_A_9, align 1

ST_4: stg_586 [1/1] 1.07ns
branch328:0  store i4 %tmp_8, i4* @cnt_A_V_8, align 1

ST_4: stg_587 [1/1] 0.89ns
branch328:1  store i2 1, i2* @state_A_8, align 1

ST_4: stg_588 [1/1] 1.07ns
branch327:0  store i4 %tmp_8, i4* @cnt_A_V_7, align 1

ST_4: stg_589 [1/1] 0.89ns
branch327:1  store i2 1, i2* @state_A_7, align 1

ST_4: stg_590 [1/1] 1.07ns
branch326:0  store i4 %tmp_8, i4* @cnt_A_V_6, align 1

ST_4: stg_591 [1/1] 0.89ns
branch326:1  store i2 1, i2* @state_A_6, align 1

ST_4: stg_592 [1/1] 1.07ns
branch325:0  store i4 %tmp_8, i4* @cnt_A_V_5, align 1

ST_4: stg_593 [1/1] 0.89ns
branch325:1  store i2 1, i2* @state_A_5, align 1

ST_4: stg_594 [1/1] 1.07ns
branch324:0  store i4 %tmp_8, i4* @cnt_A_V_4, align 1

ST_4: stg_595 [1/1] 0.89ns
branch324:1  store i2 1, i2* @state_A_4, align 1

ST_4: stg_596 [1/1] 1.07ns
branch323:0  store i4 %tmp_8, i4* @cnt_A_V_3, align 1

ST_4: stg_597 [1/1] 0.89ns
branch323:1  store i2 1, i2* @state_A_3, align 1

ST_4: stg_598 [1/1] 1.07ns
branch322:0  store i4 %tmp_8, i4* @cnt_A_V_2, align 1

ST_4: stg_599 [1/1] 0.89ns
branch322:1  store i2 1, i2* @state_A_2, align 1

ST_4: stg_600 [1/1] 1.07ns
branch321:0  store i4 %tmp_8, i4* @cnt_A_V_1, align 1

ST_4: stg_601 [1/1] 0.89ns
branch321:1  store i2 1, i2* @state_A_1, align 1

ST_4: stg_602 [1/1] 1.07ns
branch320:0  store i4 %tmp_8, i4* @cnt_A_V_0, align 1

ST_4: stg_603 [1/1] 0.89ns
branch320:1  store i2 1, i2* @state_A_0, align 1

ST_4: stg_604 [1/1] 1.07ns
branch351:0  store i4 %tmp_8, i4* @cnt_A_V_31, align 1

ST_4: stg_605 [1/1] 0.89ns
branch351:1  store i2 1, i2* @state_A_31, align 1

ST_4: stg_606 [1/1] 0.00ns
:0  br i1 %tmp_9, label %1, label %3

ST_4: stg_607 [1/1] 0.89ns
branch222:0  store i2 0, i2* @state_A_30, align 1

ST_4: stg_608 [1/1] 1.07ns
branch222:1  store i4 0, i4* @cnt_A_V_30, align 1

ST_4: stg_609 [1/1] 0.89ns
branch221:0  store i2 0, i2* @state_A_29, align 1

ST_4: stg_610 [1/1] 1.07ns
branch221:1  store i4 0, i4* @cnt_A_V_29, align 1

ST_4: stg_611 [1/1] 0.89ns
branch220:0  store i2 0, i2* @state_A_28, align 1

ST_4: stg_612 [1/1] 1.07ns
branch220:1  store i4 0, i4* @cnt_A_V_28, align 1

ST_4: stg_613 [1/1] 0.89ns
branch219:0  store i2 0, i2* @state_A_27, align 1

ST_4: stg_614 [1/1] 1.07ns
branch219:1  store i4 0, i4* @cnt_A_V_27, align 1

ST_4: stg_615 [1/1] 0.89ns
branch218:0  store i2 0, i2* @state_A_26, align 1

ST_4: stg_616 [1/1] 1.07ns
branch218:1  store i4 0, i4* @cnt_A_V_26, align 1

ST_4: stg_617 [1/1] 0.89ns
branch217:0  store i2 0, i2* @state_A_25, align 1

ST_4: stg_618 [1/1] 1.07ns
branch217:1  store i4 0, i4* @cnt_A_V_25, align 1

ST_4: stg_619 [1/1] 0.89ns
branch216:0  store i2 0, i2* @state_A_24, align 1

ST_4: stg_620 [1/1] 1.07ns
branch216:1  store i4 0, i4* @cnt_A_V_24, align 1

ST_4: stg_621 [1/1] 0.89ns
branch215:0  store i2 0, i2* @state_A_23, align 1

ST_4: stg_622 [1/1] 1.07ns
branch215:1  store i4 0, i4* @cnt_A_V_23, align 1

ST_4: stg_623 [1/1] 0.89ns
branch214:0  store i2 0, i2* @state_A_22, align 1

ST_4: stg_624 [1/1] 1.07ns
branch214:1  store i4 0, i4* @cnt_A_V_22, align 1

ST_4: stg_625 [1/1] 0.89ns
branch213:0  store i2 0, i2* @state_A_21, align 1

ST_4: stg_626 [1/1] 1.07ns
branch213:1  store i4 0, i4* @cnt_A_V_21, align 1

ST_4: stg_627 [1/1] 0.89ns
branch212:0  store i2 0, i2* @state_A_20, align 1

ST_4: stg_628 [1/1] 1.07ns
branch212:1  store i4 0, i4* @cnt_A_V_20, align 1

ST_4: stg_629 [1/1] 0.89ns
branch211:0  store i2 0, i2* @state_A_19, align 1

ST_4: stg_630 [1/1] 1.07ns
branch211:1  store i4 0, i4* @cnt_A_V_19, align 1

ST_4: stg_631 [1/1] 0.89ns
branch210:0  store i2 0, i2* @state_A_18, align 1

ST_4: stg_632 [1/1] 1.07ns
branch210:1  store i4 0, i4* @cnt_A_V_18, align 1

ST_4: stg_633 [1/1] 0.89ns
branch209:0  store i2 0, i2* @state_A_17, align 1

ST_4: stg_634 [1/1] 1.07ns
branch209:1  store i4 0, i4* @cnt_A_V_17, align 1

ST_4: stg_635 [1/1] 0.89ns
branch208:0  store i2 0, i2* @state_A_16, align 1

ST_4: stg_636 [1/1] 1.07ns
branch208:1  store i4 0, i4* @cnt_A_V_16, align 1

ST_4: stg_637 [1/1] 0.89ns
branch207:0  store i2 0, i2* @state_A_15, align 1

ST_4: stg_638 [1/1] 1.07ns
branch207:1  store i4 0, i4* @cnt_A_V_15, align 1

ST_4: stg_639 [1/1] 0.89ns
branch206:0  store i2 0, i2* @state_A_14, align 1

ST_4: stg_640 [1/1] 1.07ns
branch206:1  store i4 0, i4* @cnt_A_V_14, align 1

ST_4: stg_641 [1/1] 0.89ns
branch205:0  store i2 0, i2* @state_A_13, align 1

ST_4: stg_642 [1/1] 1.07ns
branch205:1  store i4 0, i4* @cnt_A_V_13, align 1

ST_4: stg_643 [1/1] 0.89ns
branch204:0  store i2 0, i2* @state_A_12, align 1

ST_4: stg_644 [1/1] 1.07ns
branch204:1  store i4 0, i4* @cnt_A_V_12, align 1

ST_4: stg_645 [1/1] 0.89ns
branch203:0  store i2 0, i2* @state_A_11, align 1

ST_4: stg_646 [1/1] 1.07ns
branch203:1  store i4 0, i4* @cnt_A_V_11, align 1

ST_4: stg_647 [1/1] 0.89ns
branch202:0  store i2 0, i2* @state_A_10, align 1

ST_4: stg_648 [1/1] 1.07ns
branch202:1  store i4 0, i4* @cnt_A_V_10, align 1

ST_4: stg_649 [1/1] 0.89ns
branch201:0  store i2 0, i2* @state_A_9, align 1

ST_4: stg_650 [1/1] 1.07ns
branch201:1  store i4 0, i4* @cnt_A_V_9, align 1

ST_4: stg_651 [1/1] 0.89ns
branch200:0  store i2 0, i2* @state_A_8, align 1

ST_4: stg_652 [1/1] 1.07ns
branch200:1  store i4 0, i4* @cnt_A_V_8, align 1

ST_4: stg_653 [1/1] 0.89ns
branch199:0  store i2 0, i2* @state_A_7, align 1

ST_4: stg_654 [1/1] 1.07ns
branch199:1  store i4 0, i4* @cnt_A_V_7, align 1

ST_4: stg_655 [1/1] 0.89ns
branch198:0  store i2 0, i2* @state_A_6, align 1

ST_4: stg_656 [1/1] 1.07ns
branch198:1  store i4 0, i4* @cnt_A_V_6, align 1

ST_4: stg_657 [1/1] 0.89ns
branch197:0  store i2 0, i2* @state_A_5, align 1

ST_4: stg_658 [1/1] 1.07ns
branch197:1  store i4 0, i4* @cnt_A_V_5, align 1

ST_4: stg_659 [1/1] 0.89ns
branch196:0  store i2 0, i2* @state_A_4, align 1

ST_4: stg_660 [1/1] 1.07ns
branch196:1  store i4 0, i4* @cnt_A_V_4, align 1

ST_4: stg_661 [1/1] 0.89ns
branch195:0  store i2 0, i2* @state_A_3, align 1

ST_4: stg_662 [1/1] 1.07ns
branch195:1  store i4 0, i4* @cnt_A_V_3, align 1

ST_4: stg_663 [1/1] 0.89ns
branch194:0  store i2 0, i2* @state_A_2, align 1

ST_4: stg_664 [1/1] 1.07ns
branch194:1  store i4 0, i4* @cnt_A_V_2, align 1

ST_4: stg_665 [1/1] 0.89ns
branch193:0  store i2 0, i2* @state_A_1, align 1

ST_4: stg_666 [1/1] 1.07ns
branch193:1  store i4 0, i4* @cnt_A_V_1, align 1

ST_4: stg_667 [1/1] 0.89ns
branch192:0  store i2 0, i2* @state_A_0, align 1

ST_4: stg_668 [1/1] 1.07ns
branch192:1  store i4 0, i4* @cnt_A_V_0, align 1

ST_4: stg_669 [1/1] 0.89ns
branch223:0  store i2 0, i2* @state_A_31, align 1

ST_4: stg_670 [1/1] 1.07ns
branch223:1  store i4 0, i4* @cnt_A_V_31, align 1

ST_4: cnt_A_V_0_load [1/1] 0.00ns
:2  %cnt_A_V_0_load = load i4* @cnt_A_V_0, align 1

ST_4: cnt_A_V_1_load [1/1] 0.00ns
:3  %cnt_A_V_1_load = load i4* @cnt_A_V_1, align 1

ST_4: cnt_A_V_2_load [1/1] 0.00ns
:4  %cnt_A_V_2_load = load i4* @cnt_A_V_2, align 1

ST_4: cnt_A_V_3_load [1/1] 0.00ns
:5  %cnt_A_V_3_load = load i4* @cnt_A_V_3, align 1

ST_4: cnt_A_V_4_load [1/1] 0.00ns
:6  %cnt_A_V_4_load = load i4* @cnt_A_V_4, align 1

ST_4: cnt_A_V_5_load [1/1] 0.00ns
:7  %cnt_A_V_5_load = load i4* @cnt_A_V_5, align 1

ST_4: cnt_A_V_6_load [1/1] 0.00ns
:8  %cnt_A_V_6_load = load i4* @cnt_A_V_6, align 1

ST_4: cnt_A_V_7_load [1/1] 0.00ns
:9  %cnt_A_V_7_load = load i4* @cnt_A_V_7, align 1

ST_4: cnt_A_V_8_load [1/1] 0.00ns
:10  %cnt_A_V_8_load = load i4* @cnt_A_V_8, align 1

ST_4: cnt_A_V_9_load [1/1] 0.00ns
:11  %cnt_A_V_9_load = load i4* @cnt_A_V_9, align 1

ST_4: cnt_A_V_10_load [1/1] 0.00ns
:12  %cnt_A_V_10_load = load i4* @cnt_A_V_10, align 1

ST_4: cnt_A_V_11_load [1/1] 0.00ns
:13  %cnt_A_V_11_load = load i4* @cnt_A_V_11, align 1

ST_4: cnt_A_V_12_load [1/1] 0.00ns
:14  %cnt_A_V_12_load = load i4* @cnt_A_V_12, align 1

ST_4: cnt_A_V_13_load [1/1] 0.00ns
:15  %cnt_A_V_13_load = load i4* @cnt_A_V_13, align 1

ST_4: cnt_A_V_14_load [1/1] 0.00ns
:16  %cnt_A_V_14_load = load i4* @cnt_A_V_14, align 1

ST_4: cnt_A_V_15_load [1/1] 0.00ns
:17  %cnt_A_V_15_load = load i4* @cnt_A_V_15, align 1

ST_4: cnt_A_V_16_load [1/1] 0.00ns
:18  %cnt_A_V_16_load = load i4* @cnt_A_V_16, align 1

ST_4: cnt_A_V_17_load [1/1] 0.00ns
:19  %cnt_A_V_17_load = load i4* @cnt_A_V_17, align 1

ST_4: cnt_A_V_18_load [1/1] 0.00ns
:20  %cnt_A_V_18_load = load i4* @cnt_A_V_18, align 1

ST_4: cnt_A_V_19_load [1/1] 0.00ns
:21  %cnt_A_V_19_load = load i4* @cnt_A_V_19, align 1

ST_4: cnt_A_V_20_load [1/1] 0.00ns
:22  %cnt_A_V_20_load = load i4* @cnt_A_V_20, align 1

ST_4: cnt_A_V_21_load [1/1] 0.00ns
:23  %cnt_A_V_21_load = load i4* @cnt_A_V_21, align 1

ST_4: cnt_A_V_22_load [1/1] 0.00ns
:24  %cnt_A_V_22_load = load i4* @cnt_A_V_22, align 1

ST_4: cnt_A_V_23_load [1/1] 0.00ns
:25  %cnt_A_V_23_load = load i4* @cnt_A_V_23, align 1

ST_4: cnt_A_V_24_load [1/1] 0.00ns
:26  %cnt_A_V_24_load = load i4* @cnt_A_V_24, align 1

ST_4: cnt_A_V_25_load [1/1] 0.00ns
:27  %cnt_A_V_25_load = load i4* @cnt_A_V_25, align 1

ST_4: cnt_A_V_26_load [1/1] 0.00ns
:28  %cnt_A_V_26_load = load i4* @cnt_A_V_26, align 1

ST_4: cnt_A_V_27_load [1/1] 0.00ns
:29  %cnt_A_V_27_load = load i4* @cnt_A_V_27, align 1

ST_4: cnt_A_V_28_load [1/1] 0.00ns
:30  %cnt_A_V_28_load = load i4* @cnt_A_V_28, align 1

ST_4: cnt_A_V_29_load [1/1] 0.00ns
:31  %cnt_A_V_29_load = load i4* @cnt_A_V_29, align 1

ST_4: cnt_A_V_30_load [1/1] 0.00ns
:32  %cnt_A_V_30_load = load i4* @cnt_A_V_30, align 1

ST_4: cnt_A_V_31_load [1/1] 0.00ns
:33  %cnt_A_V_31_load = load i4* @cnt_A_V_31, align 1

ST_4: tmp_1 [1/1] 1.64ns
:34  %tmp_1 = call i4 @_ssdm_op_Mux.ap_auto.32i4.i5(i4 %cnt_A_V_0_load, i4 %cnt_A_V_1_load, i4 %cnt_A_V_2_load, i4 %cnt_A_V_3_load, i4 %cnt_A_V_4_load, i4 %cnt_A_V_5_load, i4 %cnt_A_V_6_load, i4 %cnt_A_V_7_load, i4 %cnt_A_V_8_load, i4 %cnt_A_V_9_load, i4 %cnt_A_V_10_load, i4 %cnt_A_V_11_load, i4 %cnt_A_V_12_load, i4 %cnt_A_V_13_load, i4 %cnt_A_V_14_load, i4 %cnt_A_V_15_load, i4 %cnt_A_V_16_load, i4 %cnt_A_V_17_load, i4 %cnt_A_V_18_load, i4 %cnt_A_V_19_load, i4 %cnt_A_V_20_load, i4 %cnt_A_V_21_load, i4 %cnt_A_V_22_load, i4 %cnt_A_V_23_load, i4 %cnt_A_V_24_load, i4 %cnt_A_V_25_load, i4 %cnt_A_V_26_load, i4 %cnt_A_V_27_load, i4 %cnt_A_V_28_load, i4 %cnt_A_V_29_load, i4 %cnt_A_V_30_load, i4 %cnt_A_V_31_load, i5 %tmp_id_V)

ST_4: tmp_s [1/1] 0.43ns
:35  %tmp_s = add i4 %tmp_1, 1

ST_4: stg_705 [1/1] 0.89ns
branch254:0  store i2 1, i2* @state_A_30, align 1

ST_4: stg_706 [1/1] 1.07ns
branch254:1  store i4 %tmp_s, i4* @cnt_A_V_30, align 1

ST_4: stg_707 [1/1] 0.89ns
branch253:0  store i2 1, i2* @state_A_29, align 1

ST_4: stg_708 [1/1] 1.07ns
branch253:1  store i4 %tmp_s, i4* @cnt_A_V_29, align 1

ST_4: stg_709 [1/1] 0.89ns
branch252:0  store i2 1, i2* @state_A_28, align 1

ST_4: stg_710 [1/1] 1.07ns
branch252:1  store i4 %tmp_s, i4* @cnt_A_V_28, align 1

ST_4: stg_711 [1/1] 0.89ns
branch251:0  store i2 1, i2* @state_A_27, align 1

ST_4: stg_712 [1/1] 1.07ns
branch251:1  store i4 %tmp_s, i4* @cnt_A_V_27, align 1

ST_4: stg_713 [1/1] 0.89ns
branch250:0  store i2 1, i2* @state_A_26, align 1

ST_4: stg_714 [1/1] 1.07ns
branch250:1  store i4 %tmp_s, i4* @cnt_A_V_26, align 1

ST_4: stg_715 [1/1] 0.89ns
branch249:0  store i2 1, i2* @state_A_25, align 1

ST_4: stg_716 [1/1] 1.07ns
branch249:1  store i4 %tmp_s, i4* @cnt_A_V_25, align 1

ST_4: stg_717 [1/1] 0.89ns
branch248:0  store i2 1, i2* @state_A_24, align 1

ST_4: stg_718 [1/1] 1.07ns
branch248:1  store i4 %tmp_s, i4* @cnt_A_V_24, align 1

ST_4: stg_719 [1/1] 0.89ns
branch247:0  store i2 1, i2* @state_A_23, align 1

ST_4: stg_720 [1/1] 1.07ns
branch247:1  store i4 %tmp_s, i4* @cnt_A_V_23, align 1

ST_4: stg_721 [1/1] 0.89ns
branch246:0  store i2 1, i2* @state_A_22, align 1

ST_4: stg_722 [1/1] 1.07ns
branch246:1  store i4 %tmp_s, i4* @cnt_A_V_22, align 1

ST_4: stg_723 [1/1] 0.89ns
branch245:0  store i2 1, i2* @state_A_21, align 1

ST_4: stg_724 [1/1] 1.07ns
branch245:1  store i4 %tmp_s, i4* @cnt_A_V_21, align 1

ST_4: stg_725 [1/1] 0.89ns
branch244:0  store i2 1, i2* @state_A_20, align 1

ST_4: stg_726 [1/1] 1.07ns
branch244:1  store i4 %tmp_s, i4* @cnt_A_V_20, align 1

ST_4: stg_727 [1/1] 0.89ns
branch243:0  store i2 1, i2* @state_A_19, align 1

ST_4: stg_728 [1/1] 1.07ns
branch243:1  store i4 %tmp_s, i4* @cnt_A_V_19, align 1

ST_4: stg_729 [1/1] 0.89ns
branch242:0  store i2 1, i2* @state_A_18, align 1

ST_4: stg_730 [1/1] 1.07ns
branch242:1  store i4 %tmp_s, i4* @cnt_A_V_18, align 1

ST_4: stg_731 [1/1] 0.89ns
branch241:0  store i2 1, i2* @state_A_17, align 1

ST_4: stg_732 [1/1] 1.07ns
branch241:1  store i4 %tmp_s, i4* @cnt_A_V_17, align 1

ST_4: stg_733 [1/1] 0.89ns
branch240:0  store i2 1, i2* @state_A_16, align 1

ST_4: stg_734 [1/1] 1.07ns
branch240:1  store i4 %tmp_s, i4* @cnt_A_V_16, align 1

ST_4: stg_735 [1/1] 0.89ns
branch239:0  store i2 1, i2* @state_A_15, align 1

ST_4: stg_736 [1/1] 1.07ns
branch239:1  store i4 %tmp_s, i4* @cnt_A_V_15, align 1

ST_4: stg_737 [1/1] 0.89ns
branch238:0  store i2 1, i2* @state_A_14, align 1

ST_4: stg_738 [1/1] 1.07ns
branch238:1  store i4 %tmp_s, i4* @cnt_A_V_14, align 1

ST_4: stg_739 [1/1] 0.89ns
branch237:0  store i2 1, i2* @state_A_13, align 1

ST_4: stg_740 [1/1] 1.07ns
branch237:1  store i4 %tmp_s, i4* @cnt_A_V_13, align 1

ST_4: stg_741 [1/1] 0.89ns
branch236:0  store i2 1, i2* @state_A_12, align 1

ST_4: stg_742 [1/1] 1.07ns
branch236:1  store i4 %tmp_s, i4* @cnt_A_V_12, align 1

ST_4: stg_743 [1/1] 0.89ns
branch235:0  store i2 1, i2* @state_A_11, align 1

ST_4: stg_744 [1/1] 1.07ns
branch235:1  store i4 %tmp_s, i4* @cnt_A_V_11, align 1

ST_4: stg_745 [1/1] 0.89ns
branch234:0  store i2 1, i2* @state_A_10, align 1

ST_4: stg_746 [1/1] 1.07ns
branch234:1  store i4 %tmp_s, i4* @cnt_A_V_10, align 1

ST_4: stg_747 [1/1] 0.89ns
branch233:0  store i2 1, i2* @state_A_9, align 1

ST_4: stg_748 [1/1] 1.07ns
branch233:1  store i4 %tmp_s, i4* @cnt_A_V_9, align 1

ST_4: stg_749 [1/1] 0.89ns
branch232:0  store i2 1, i2* @state_A_8, align 1

ST_4: stg_750 [1/1] 1.07ns
branch232:1  store i4 %tmp_s, i4* @cnt_A_V_8, align 1

ST_4: stg_751 [1/1] 0.89ns
branch231:0  store i2 1, i2* @state_A_7, align 1

ST_4: stg_752 [1/1] 1.07ns
branch231:1  store i4 %tmp_s, i4* @cnt_A_V_7, align 1

ST_4: stg_753 [1/1] 0.89ns
branch230:0  store i2 1, i2* @state_A_6, align 1

ST_4: stg_754 [1/1] 1.07ns
branch230:1  store i4 %tmp_s, i4* @cnt_A_V_6, align 1

ST_4: stg_755 [1/1] 0.89ns
branch229:0  store i2 1, i2* @state_A_5, align 1

ST_4: stg_756 [1/1] 1.07ns
branch229:1  store i4 %tmp_s, i4* @cnt_A_V_5, align 1

ST_4: stg_757 [1/1] 0.89ns
branch228:0  store i2 1, i2* @state_A_4, align 1

ST_4: stg_758 [1/1] 1.07ns
branch228:1  store i4 %tmp_s, i4* @cnt_A_V_4, align 1

ST_4: stg_759 [1/1] 0.89ns
branch227:0  store i2 1, i2* @state_A_3, align 1

ST_4: stg_760 [1/1] 1.07ns
branch227:1  store i4 %tmp_s, i4* @cnt_A_V_3, align 1

ST_4: stg_761 [1/1] 0.89ns
branch226:0  store i2 1, i2* @state_A_2, align 1

ST_4: stg_762 [1/1] 1.07ns
branch226:1  store i4 %tmp_s, i4* @cnt_A_V_2, align 1

ST_4: stg_763 [1/1] 0.89ns
branch225:0  store i2 1, i2* @state_A_1, align 1

ST_4: stg_764 [1/1] 1.07ns
branch225:1  store i4 %tmp_s, i4* @cnt_A_V_1, align 1

ST_4: stg_765 [1/1] 0.89ns
branch224:0  store i2 1, i2* @state_A_0, align 1

ST_4: stg_766 [1/1] 1.07ns
branch224:1  store i4 %tmp_s, i4* @cnt_A_V_0, align 1

ST_4: stg_767 [1/1] 0.89ns
branch255:0  store i2 1, i2* @state_A_31, align 1

ST_4: stg_768 [1/1] 1.07ns
branch255:1  store i4 %tmp_s, i4* @cnt_A_V_31, align 1


 <State 5>: 2.88ns
ST_5: stg_769 [1/1] 1.28ns
.preheader.preheader:61  switch i5 %t_V, label %branch31 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
    i5 -7, label %branch25
    i5 -6, label %branch26
    i5 -5, label %branch27
    i5 -4, label %branch28
    i5 -3, label %branch29
    i5 -2, label %branch30
  ]

ST_5: tmp_5 [1/1] 1.24ns
.preheader.preheader34:0  %tmp_5 = add i5 %t_V, -8

ST_5: pre_V [1/1] 1.64ns
.preheader.preheader34:33  %pre_V = call i96 @_ssdm_op_Mux.ap_auto.32i96.i5(i96 %buf_2d_V_0_load, i96 %buf_2d_V_1_load, i96 %buf_2d_V_2_load, i96 %buf_2d_V_3_load, i96 %buf_2d_V_4_load, i96 %buf_2d_V_5_load, i96 %buf_2d_V_6_load, i96 %buf_2d_V_7_load, i96 %buf_2d_V_8_load, i96 %buf_2d_V_9_load, i96 %buf_2d_V_10_load, i96 %buf_2d_V_11_load, i96 %buf_2d_V_12_load, i96 %buf_2d_V_13_load, i96 %buf_2d_V_14_load, i96 %buf_2d_V_15_load, i96 %buf_2d_V_16_load, i96 %buf_2d_V_17_load, i96 %buf_2d_V_18_load, i96 %buf_2d_V_19_load, i96 %buf_2d_V_20_load, i96 %buf_2d_V_21_load, i96 %buf_2d_V_22_load, i96 %buf_2d_V_23_load, i96 %buf_2d_V_24_load, i96 %buf_2d_V_25_load, i96 %buf_2d_V_26_load, i96 %buf_2d_V_27_load, i96 %buf_2d_V_28_load, i96 %buf_2d_V_29_load, i96 %buf_2d_V_30_load, i96 %buf_2d_V_31_load, i5 %tmp_5)

ST_5: stg_772 [2/2] 0.00ns
:2  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_post_V_user_V, i5* %out_post_V_id_V, i1* %out_post_V_last, i96* %out_post_V_data_V, i5 -14, i5 %tmp_id_V, i1 true, i96 %tmp_data_V_1)

ST_5: stg_773 [1/1] 0.00ns
branch62:2  br label %24

ST_5: stg_774 [1/1] 0.00ns
branch61:2  br label %24

ST_5: stg_775 [1/1] 0.00ns
branch60:2  br label %24

ST_5: stg_776 [1/1] 0.00ns
branch59:2  br label %24

ST_5: stg_777 [1/1] 0.00ns
branch58:2  br label %24

ST_5: stg_778 [1/1] 0.00ns
branch57:2  br label %24

ST_5: stg_779 [1/1] 0.00ns
branch56:2  br label %24

ST_5: stg_780 [1/1] 0.00ns
branch55:2  br label %24

ST_5: stg_781 [1/1] 0.00ns
branch54:2  br label %24

ST_5: stg_782 [1/1] 0.00ns
branch53:2  br label %24

ST_5: stg_783 [1/1] 0.00ns
branch52:2  br label %24

ST_5: stg_784 [1/1] 0.00ns
branch51:2  br label %24

ST_5: stg_785 [1/1] 0.00ns
branch50:2  br label %24

ST_5: stg_786 [1/1] 0.00ns
branch49:2  br label %24

ST_5: stg_787 [1/1] 0.00ns
branch48:2  br label %24

ST_5: stg_788 [1/1] 0.00ns
branch47:2  br label %24

ST_5: stg_789 [1/1] 0.00ns
branch46:2  br label %24

ST_5: stg_790 [1/1] 0.00ns
branch45:2  br label %24

ST_5: stg_791 [1/1] 0.00ns
branch44:2  br label %24

ST_5: stg_792 [1/1] 0.00ns
branch43:2  br label %24

ST_5: stg_793 [1/1] 0.00ns
branch42:2  br label %24

ST_5: stg_794 [1/1] 0.00ns
branch41:2  br label %24

ST_5: stg_795 [1/1] 0.00ns
branch40:2  br label %24

ST_5: stg_796 [1/1] 0.00ns
branch39:2  br label %24

ST_5: stg_797 [1/1] 0.00ns
branch38:2  br label %24

ST_5: stg_798 [1/1] 0.00ns
branch37:2  br label %24

ST_5: stg_799 [1/1] 0.00ns
branch36:2  br label %24

ST_5: stg_800 [1/1] 0.00ns
branch35:2  br label %24

ST_5: stg_801 [1/1] 0.00ns
branch34:2  br label %24

ST_5: stg_802 [1/1] 0.00ns
branch33:2  br label %24

ST_5: stg_803 [1/1] 0.00ns
branch32:2  br label %24

ST_5: stg_804 [1/1] 0.00ns
branch63:2  br label %24

ST_5: tmp_11 [1/1] 0.00ns
:0  %tmp_11 = zext i4 %tmp_6 to i5

ST_5: tmp_user_V_3 [1/1] 1.24ns
:1  %tmp_user_V_3 = add i5 %tmp_11, 8

ST_5: stg_807 [2/2] 0.00ns
:2  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_post_V_user_V, i5* %out_post_V_id_V, i1* %out_post_V_last, i96* %out_post_V_data_V, i5 %tmp_user_V_3, i5 %tmp_id_V, i1 false, i96 %tmp_data_V_1)

ST_5: stg_808 [1/1] 0.00ns
branch446:2  br label %20

ST_5: stg_809 [1/1] 0.00ns
branch445:2  br label %20

ST_5: stg_810 [1/1] 0.00ns
branch444:2  br label %20

ST_5: stg_811 [1/1] 0.00ns
branch443:2  br label %20

ST_5: stg_812 [1/1] 0.00ns
branch442:2  br label %20

ST_5: stg_813 [1/1] 0.00ns
branch441:2  br label %20

ST_5: stg_814 [1/1] 0.00ns
branch440:2  br label %20

ST_5: stg_815 [1/1] 0.00ns
branch439:2  br label %20

ST_5: stg_816 [1/1] 0.00ns
branch438:2  br label %20

ST_5: stg_817 [1/1] 0.00ns
branch437:2  br label %20

ST_5: stg_818 [1/1] 0.00ns
branch436:2  br label %20

ST_5: stg_819 [1/1] 0.00ns
branch435:2  br label %20

ST_5: stg_820 [1/1] 0.00ns
branch434:2  br label %20

ST_5: stg_821 [1/1] 0.00ns
branch433:2  br label %20

ST_5: stg_822 [1/1] 0.00ns
branch432:2  br label %20

ST_5: stg_823 [1/1] 0.00ns
branch431:2  br label %20

ST_5: stg_824 [1/1] 0.00ns
branch430:2  br label %20

ST_5: stg_825 [1/1] 0.00ns
branch429:2  br label %20

ST_5: stg_826 [1/1] 0.00ns
branch428:2  br label %20

ST_5: stg_827 [1/1] 0.00ns
branch427:2  br label %20

ST_5: stg_828 [1/1] 0.00ns
branch426:2  br label %20

ST_5: stg_829 [1/1] 0.00ns
branch425:2  br label %20

ST_5: stg_830 [1/1] 0.00ns
branch424:2  br label %20

ST_5: stg_831 [1/1] 0.00ns
branch423:2  br label %20

ST_5: stg_832 [1/1] 0.00ns
branch422:2  br label %20

ST_5: stg_833 [1/1] 0.00ns
branch421:2  br label %20

ST_5: stg_834 [1/1] 0.00ns
branch420:2  br label %20

ST_5: stg_835 [1/1] 0.00ns
branch419:2  br label %20

ST_5: stg_836 [1/1] 0.00ns
branch418:2  br label %20

ST_5: stg_837 [1/1] 0.00ns
branch417:2  br label %20

ST_5: stg_838 [1/1] 0.00ns
branch416:2  br label %20

ST_5: stg_839 [1/1] 0.00ns
branch447:2  br label %20

ST_5: stg_840 [1/1] 0.00ns
branch126:2  br label %14

ST_5: stg_841 [1/1] 0.00ns
branch125:2  br label %14

ST_5: stg_842 [1/1] 0.00ns
branch124:2  br label %14

ST_5: stg_843 [1/1] 0.00ns
branch123:2  br label %14

ST_5: stg_844 [1/1] 0.00ns
branch122:2  br label %14

ST_5: stg_845 [1/1] 0.00ns
branch121:2  br label %14

ST_5: stg_846 [1/1] 0.00ns
branch120:2  br label %14

ST_5: stg_847 [1/1] 0.00ns
branch119:2  br label %14

ST_5: stg_848 [1/1] 0.00ns
branch118:2  br label %14

ST_5: stg_849 [1/1] 0.00ns
branch117:2  br label %14

ST_5: stg_850 [1/1] 0.00ns
branch116:2  br label %14

ST_5: stg_851 [1/1] 0.00ns
branch115:2  br label %14

ST_5: stg_852 [1/1] 0.00ns
branch114:2  br label %14

ST_5: stg_853 [1/1] 0.00ns
branch113:2  br label %14

ST_5: stg_854 [1/1] 0.00ns
branch112:2  br label %14

ST_5: stg_855 [1/1] 0.00ns
branch111:2  br label %14

ST_5: stg_856 [1/1] 0.00ns
branch110:2  br label %14

ST_5: stg_857 [1/1] 0.00ns
branch109:2  br label %14

ST_5: stg_858 [1/1] 0.00ns
branch108:2  br label %14

ST_5: stg_859 [1/1] 0.00ns
branch107:2  br label %14

ST_5: stg_860 [1/1] 0.00ns
branch106:2  br label %14

ST_5: stg_861 [1/1] 0.00ns
branch105:2  br label %14

ST_5: stg_862 [1/1] 0.00ns
branch104:2  br label %14

ST_5: stg_863 [1/1] 0.00ns
branch103:2  br label %14

ST_5: stg_864 [1/1] 0.00ns
branch102:2  br label %14

ST_5: stg_865 [1/1] 0.00ns
branch101:2  br label %14

ST_5: stg_866 [1/1] 0.00ns
branch100:2  br label %14

ST_5: stg_867 [1/1] 0.00ns
branch99:2  br label %14

ST_5: stg_868 [1/1] 0.00ns
branch98:2  br label %14

ST_5: stg_869 [1/1] 0.00ns
branch97:2  br label %14

ST_5: stg_870 [1/1] 0.00ns
branch96:2  br label %14

ST_5: stg_871 [1/1] 0.00ns
branch127:2  br label %14

ST_5: stg_872 [2/2] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_pre_V_user_V, i5* %out_pre_V_id_V, i1* %out_pre_V_last, i96* %out_pre_V_data_V, i5 7, i5 %tmp_id_V, i1 true, i96 %pre_V)

ST_5: stg_873 [2/2] 0.00ns
:1  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_post_V_user_V, i5* %out_post_V_id_V, i1* %out_post_V_last, i96* %out_post_V_data_V, i5 15, i5 %tmp_id_V, i1 false, i96 %tmp_data_V_1)

ST_5: stg_874 [1/1] 0.00ns
branch382:2  br label %12

ST_5: stg_875 [1/1] 0.00ns
branch381:2  br label %12

ST_5: stg_876 [1/1] 0.00ns
branch380:2  br label %12

ST_5: stg_877 [1/1] 0.00ns
branch379:2  br label %12

ST_5: stg_878 [1/1] 0.00ns
branch378:2  br label %12

ST_5: stg_879 [1/1] 0.00ns
branch377:2  br label %12

ST_5: stg_880 [1/1] 0.00ns
branch376:2  br label %12

ST_5: stg_881 [1/1] 0.00ns
branch375:2  br label %12

ST_5: stg_882 [1/1] 0.00ns
branch374:2  br label %12

ST_5: stg_883 [1/1] 0.00ns
branch373:2  br label %12

ST_5: stg_884 [1/1] 0.00ns
branch372:2  br label %12

ST_5: stg_885 [1/1] 0.00ns
branch371:2  br label %12

ST_5: stg_886 [1/1] 0.00ns
branch370:2  br label %12

ST_5: stg_887 [1/1] 0.00ns
branch369:2  br label %12

ST_5: stg_888 [1/1] 0.00ns
branch368:2  br label %12

ST_5: stg_889 [1/1] 0.00ns
branch367:2  br label %12

ST_5: stg_890 [1/1] 0.00ns
branch366:2  br label %12

ST_5: stg_891 [1/1] 0.00ns
branch365:2  br label %12

ST_5: stg_892 [1/1] 0.00ns
branch364:2  br label %12

ST_5: stg_893 [1/1] 0.00ns
branch363:2  br label %12

ST_5: stg_894 [1/1] 0.00ns
branch362:2  br label %12

ST_5: stg_895 [1/1] 0.00ns
branch361:2  br label %12

ST_5: stg_896 [1/1] 0.00ns
branch360:2  br label %12

ST_5: stg_897 [1/1] 0.00ns
branch359:2  br label %12

ST_5: stg_898 [1/1] 0.00ns
branch358:2  br label %12

ST_5: stg_899 [1/1] 0.00ns
branch357:2  br label %12

ST_5: stg_900 [1/1] 0.00ns
branch356:2  br label %12

ST_5: stg_901 [1/1] 0.00ns
branch355:2  br label %12

ST_5: stg_902 [1/1] 0.00ns
branch354:2  br label %12

ST_5: stg_903 [1/1] 0.00ns
branch353:2  br label %12

ST_5: stg_904 [1/1] 0.00ns
branch352:2  br label %12

ST_5: stg_905 [1/1] 0.00ns
branch383:2  br label %12

ST_5: tmp_user_V [1/1] 0.00ns
:0  %tmp_user_V = zext i4 %tmp_2 to i5

ST_5: tmp_user_V_1 [1/1] 0.71ns
:1  %tmp_user_V_1 = xor i4 %tmp_2, -8

ST_5: tmp_user_V_2 [1/1] 0.00ns
:2  %tmp_user_V_2 = zext i4 %tmp_user_V_1 to i5

ST_5: stg_909 [2/2] 0.00ns
:3  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_pre_V_user_V, i5* %out_pre_V_id_V, i1* %out_pre_V_last, i96* %out_pre_V_data_V, i5 %tmp_user_V, i5 %tmp_id_V, i1 false, i96 %pre_V)

ST_5: stg_910 [2/2] 0.00ns
:4  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_post_V_user_V, i5* %out_post_V_id_V, i1* %out_post_V_last, i96* %out_post_V_data_V, i5 %tmp_user_V_2, i5 %tmp_id_V, i1 false, i96 %tmp_data_V_1)

ST_5: stg_911 [1/1] 0.00ns
branch350:2  br label %9

ST_5: stg_912 [1/1] 0.00ns
branch349:2  br label %9

ST_5: stg_913 [1/1] 0.00ns
branch348:2  br label %9

ST_5: stg_914 [1/1] 0.00ns
branch347:2  br label %9

ST_5: stg_915 [1/1] 0.00ns
branch346:2  br label %9

ST_5: stg_916 [1/1] 0.00ns
branch345:2  br label %9

ST_5: stg_917 [1/1] 0.00ns
branch344:2  br label %9

ST_5: stg_918 [1/1] 0.00ns
branch343:2  br label %9

ST_5: stg_919 [1/1] 0.00ns
branch342:2  br label %9

ST_5: stg_920 [1/1] 0.00ns
branch341:2  br label %9

ST_5: stg_921 [1/1] 0.00ns
branch340:2  br label %9

ST_5: stg_922 [1/1] 0.00ns
branch339:2  br label %9

ST_5: stg_923 [1/1] 0.00ns
branch338:2  br label %9

ST_5: stg_924 [1/1] 0.00ns
branch337:2  br label %9

ST_5: stg_925 [1/1] 0.00ns
branch336:2  br label %9

ST_5: stg_926 [1/1] 0.00ns
branch335:2  br label %9

ST_5: stg_927 [1/1] 0.00ns
branch334:2  br label %9

ST_5: stg_928 [1/1] 0.00ns
branch333:2  br label %9

ST_5: stg_929 [1/1] 0.00ns
branch332:2  br label %9

ST_5: stg_930 [1/1] 0.00ns
branch331:2  br label %9

ST_5: stg_931 [1/1] 0.00ns
branch330:2  br label %9

ST_5: stg_932 [1/1] 0.00ns
branch329:2  br label %9

ST_5: stg_933 [1/1] 0.00ns
branch328:2  br label %9

ST_5: stg_934 [1/1] 0.00ns
branch327:2  br label %9

ST_5: stg_935 [1/1] 0.00ns
branch326:2  br label %9

ST_5: stg_936 [1/1] 0.00ns
branch325:2  br label %9

ST_5: stg_937 [1/1] 0.00ns
branch324:2  br label %9

ST_5: stg_938 [1/1] 0.00ns
branch323:2  br label %9

ST_5: stg_939 [1/1] 0.00ns
branch322:2  br label %9

ST_5: stg_940 [1/1] 0.00ns
branch321:2  br label %9

ST_5: stg_941 [1/1] 0.00ns
branch320:2  br label %9

ST_5: stg_942 [1/1] 0.00ns
branch351:2  br label %9

ST_5: stg_943 [1/1] 0.00ns
branch222:2  br label %4

ST_5: stg_944 [1/1] 0.00ns
branch221:2  br label %4

ST_5: stg_945 [1/1] 0.00ns
branch220:2  br label %4

ST_5: stg_946 [1/1] 0.00ns
branch219:2  br label %4

ST_5: stg_947 [1/1] 0.00ns
branch218:2  br label %4

ST_5: stg_948 [1/1] 0.00ns
branch217:2  br label %4

ST_5: stg_949 [1/1] 0.00ns
branch216:2  br label %4

ST_5: stg_950 [1/1] 0.00ns
branch215:2  br label %4

ST_5: stg_951 [1/1] 0.00ns
branch214:2  br label %4

ST_5: stg_952 [1/1] 0.00ns
branch213:2  br label %4

ST_5: stg_953 [1/1] 0.00ns
branch212:2  br label %4

ST_5: stg_954 [1/1] 0.00ns
branch211:2  br label %4

ST_5: stg_955 [1/1] 0.00ns
branch210:2  br label %4

ST_5: stg_956 [1/1] 0.00ns
branch209:2  br label %4

ST_5: stg_957 [1/1] 0.00ns
branch208:2  br label %4

ST_5: stg_958 [1/1] 0.00ns
branch207:2  br label %4

ST_5: stg_959 [1/1] 0.00ns
branch206:2  br label %4

ST_5: stg_960 [1/1] 0.00ns
branch205:2  br label %4

ST_5: stg_961 [1/1] 0.00ns
branch204:2  br label %4

ST_5: stg_962 [1/1] 0.00ns
branch203:2  br label %4

ST_5: stg_963 [1/1] 0.00ns
branch202:2  br label %4

ST_5: stg_964 [1/1] 0.00ns
branch201:2  br label %4

ST_5: stg_965 [1/1] 0.00ns
branch200:2  br label %4

ST_5: stg_966 [1/1] 0.00ns
branch199:2  br label %4

ST_5: stg_967 [1/1] 0.00ns
branch198:2  br label %4

ST_5: stg_968 [1/1] 0.00ns
branch197:2  br label %4

ST_5: stg_969 [1/1] 0.00ns
branch196:2  br label %4

ST_5: stg_970 [1/1] 0.00ns
branch195:2  br label %4

ST_5: stg_971 [1/1] 0.00ns
branch194:2  br label %4

ST_5: stg_972 [1/1] 0.00ns
branch193:2  br label %4

ST_5: stg_973 [1/1] 0.00ns
branch192:2  br label %4

ST_5: stg_974 [1/1] 0.00ns
branch223:2  br label %4

ST_5: stg_975 [2/2] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_pre_V_user_V, i5* %out_pre_V_id_V, i1* %out_pre_V_last, i96* %out_pre_V_data_V, i5 0, i5 %tmp_id_V, i1 false, i96 %pre_V)

ST_5: stg_976 [2/2] 0.00ns
:1  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_post_V_user_V, i5* %out_post_V_id_V, i1* %out_post_V_last, i96* %out_post_V_data_V, i5 8, i5 %tmp_id_V, i1 false, i96 %tmp_data_V_1)

ST_5: stg_977 [1/1] 0.00ns
branch254:2  br label %2

ST_5: stg_978 [1/1] 0.00ns
branch253:2  br label %2

ST_5: stg_979 [1/1] 0.00ns
branch252:2  br label %2

ST_5: stg_980 [1/1] 0.00ns
branch251:2  br label %2

ST_5: stg_981 [1/1] 0.00ns
branch250:2  br label %2

ST_5: stg_982 [1/1] 0.00ns
branch249:2  br label %2

ST_5: stg_983 [1/1] 0.00ns
branch248:2  br label %2

ST_5: stg_984 [1/1] 0.00ns
branch247:2  br label %2

ST_5: stg_985 [1/1] 0.00ns
branch246:2  br label %2

ST_5: stg_986 [1/1] 0.00ns
branch245:2  br label %2

ST_5: stg_987 [1/1] 0.00ns
branch244:2  br label %2

ST_5: stg_988 [1/1] 0.00ns
branch243:2  br label %2

ST_5: stg_989 [1/1] 0.00ns
branch242:2  br label %2

ST_5: stg_990 [1/1] 0.00ns
branch241:2  br label %2

ST_5: stg_991 [1/1] 0.00ns
branch240:2  br label %2

ST_5: stg_992 [1/1] 0.00ns
branch239:2  br label %2

ST_5: stg_993 [1/1] 0.00ns
branch238:2  br label %2

ST_5: stg_994 [1/1] 0.00ns
branch237:2  br label %2

ST_5: stg_995 [1/1] 0.00ns
branch236:2  br label %2

ST_5: stg_996 [1/1] 0.00ns
branch235:2  br label %2

ST_5: stg_997 [1/1] 0.00ns
branch234:2  br label %2

ST_5: stg_998 [1/1] 0.00ns
branch233:2  br label %2

ST_5: stg_999 [1/1] 0.00ns
branch232:2  br label %2

ST_5: stg_1000 [1/1] 0.00ns
branch231:2  br label %2

ST_5: stg_1001 [1/1] 0.00ns
branch230:2  br label %2

ST_5: stg_1002 [1/1] 0.00ns
branch229:2  br label %2

ST_5: stg_1003 [1/1] 0.00ns
branch228:2  br label %2

ST_5: stg_1004 [1/1] 0.00ns
branch227:2  br label %2

ST_5: stg_1005 [1/1] 0.00ns
branch226:2  br label %2

ST_5: stg_1006 [1/1] 0.00ns
branch225:2  br label %2

ST_5: stg_1007 [1/1] 0.00ns
branch224:2  br label %2

ST_5: stg_1008 [1/1] 0.00ns
branch255:2  br label %2


 <State 6>: 1.60ns
ST_6: stg_1009 [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %mua_stream_V_user), !map !85

ST_6: stg_1010 [1/1] 0.00ns
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i5* %mua_stream_V_id_V), !map !89

ST_6: stg_1011 [1/1] 0.00ns
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i96* %mua_stream_V_data_V), !map !93

ST_6: stg_1012 [1/1] 0.00ns
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_pre_V_user_V), !map !97

ST_6: stg_1013 [1/1] 0.00ns
.preheader.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_pre_V_id_V), !map !101

ST_6: stg_1014 [1/1] 0.00ns
.preheader.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_pre_V_last), !map !105

ST_6: stg_1015 [1/1] 0.00ns
.preheader.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i96* %out_pre_V_data_V), !map !109

ST_6: stg_1016 [1/1] 0.00ns
.preheader.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_post_V_user_V), !map !113

ST_6: stg_1017 [1/1] 0.00ns
.preheader.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_post_V_id_V), !map !117

ST_6: stg_1018 [1/1] 0.00ns
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_post_V_last), !map !121

ST_6: stg_1019 [1/1] 0.00ns
.preheader.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i96* %out_post_V_data_V), !map !125

ST_6: stg_1020 [1/1] 0.00ns
.preheader.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %time_stamp_V), !map !129

ST_6: stg_1021 [1/1] 0.00ns
.preheader.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i32* %busy_V), !map !133

ST_6: stg_1022 [1/1] 0.00ns
.preheader.preheader:13  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @spk_packet_tx_str) nounwind

ST_6: stg_1023 [1/1] 0.00ns
.preheader.preheader:14  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: stg_1024 [1/1] 0.00ns
.preheader.preheader:15  call void (...)* @_ssdm_op_SpecInterface(i32* %mua_stream_V_user, i5* %mua_stream_V_id_V, i96* %mua_stream_V_data_V, [5 x i8]* @p_str2, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: stg_1025 [1/1] 0.00ns
.preheader.preheader:16  call void (...)* @_ssdm_op_SpecInterface(i5* %out_post_V_user_V, i5* %out_post_V_id_V, i1* %out_post_V_last, i96* %out_post_V_data_V, [5 x i8]* @p_str2, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: stg_1026 [1/1] 0.00ns
.preheader.preheader:17  call void (...)* @_ssdm_op_SpecInterface(i5* %out_pre_V_user_V, i5* %out_pre_V_id_V, i1* %out_pre_V_last, i96* %out_pre_V_data_V, [5 x i8]* @p_str2, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: stg_1027 [1/1] 0.00ns
.preheader.preheader:18  call void (...)* @_ssdm_op_SpecInterface(i32* %time_stamp_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: stg_1028 [1/1] 0.00ns
.preheader.preheader:19  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: stg_1029 [1/1] 0.00ns
.preheader.preheader:20  call void (...)* @_ssdm_op_SpecMemCore([32 x i96]* @buf_2d_V_0, [32 x i96]* @buf_2d_V_1, [32 x i96]* @buf_2d_V_2, [32 x i96]* @buf_2d_V_3, [32 x i96]* @buf_2d_V_4, [32 x i96]* @buf_2d_V_5, [32 x i96]* @buf_2d_V_6, [32 x i96]* @buf_2d_V_7, [32 x i96]* @buf_2d_V_8, [32 x i96]* @buf_2d_V_9, [32 x i96]* @buf_2d_V_10, [32 x i96]* @buf_2d_V_11, [32 x i96]* @buf_2d_V_12, [32 x i96]* @buf_2d_V_13, [32 x i96]* @buf_2d_V_14, [32 x i96]* @buf_2d_V_15, [32 x i96]* @buf_2d_V_16, [32 x i96]* @buf_2d_V_17, [32 x i96]* @buf_2d_V_18, [32 x i96]* @buf_2d_V_19, [32 x i96]* @buf_2d_V_20, [32 x i96]* @buf_2d_V_21, [32 x i96]* @buf_2d_V_22, [32 x i96]* @buf_2d_V_23, [32 x i96]* @buf_2d_V_24, [32 x i96]* @buf_2d_V_25, [32 x i96]* @buf_2d_V_26, [32 x i96]* @buf_2d_V_27, [32 x i96]* @buf_2d_V_28, [32 x i96]* @buf_2d_V_29, [32 x i96]* @buf_2d_V_30, [32 x i96]* @buf_2d_V_31, [1 x i8]* @p_str1, [15 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_6: p_Val2_s [1/1] 0.00ns
.preheader.preheader:21  %p_Val2_s = load i32* @p_busy_V, align 4

ST_6: stg_1031 [1/1] 0.00ns
.preheader.preheader:22  call void @_ssdm_op_Write.ap_auto.i32P(i32* %busy_V, i32 %p_Val2_s)

ST_6: bvh_d_index_1 [1/1] 0.00ns
:0  %bvh_d_index_1 = zext i5 %tmp_id_V to i32

ST_6: p_Result_1 [1/1] 0.00ns
:1  %p_Result_1 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i64(i32 %p_Val2_s, i32 %bvh_d_index_1, i64 1)

ST_6: stg_1034 [1/1] 0.89ns
:2  store i32 %p_Result_1, i32* @p_busy_V, align 4

ST_6: stg_1035 [1/1] 0.00ns
:3  br label %._crit_edge654

ST_6: tmp_18 [1/1] 1.60ns
:0  %tmp_18 = add nsw i32 %tmp_user, -10

ST_6: stg_1037 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %time_stamp_V, i32 %tmp_18)

ST_6: stg_1038 [1/2] 0.00ns
:2  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_post_V_user_V, i5* %out_post_V_id_V, i1* %out_post_V_last, i96* %out_post_V_data_V, i5 -14, i5 %tmp_id_V, i1 true, i96 %tmp_data_V_1)

ST_6: stg_1039 [1/1] 0.00ns
:3  br label %23

ST_6: stg_1040 [1/1] 1.28ns
:0  switch i5 %tmp_id_V, label %branch63 [
    i5 0, label %branch32
    i5 1, label %branch33
    i5 2, label %branch34
    i5 3, label %branch35
    i5 4, label %branch36
    i5 5, label %branch37
    i5 6, label %branch38
    i5 7, label %branch39
    i5 8, label %branch40
    i5 9, label %branch41
    i5 10, label %branch42
    i5 11, label %branch43
    i5 12, label %branch44
    i5 13, label %branch45
    i5 14, label %branch46
    i5 15, label %branch47
    i5 -16, label %branch48
    i5 -15, label %branch49
    i5 -14, label %branch50
    i5 -13, label %branch51
    i5 -12, label %branch52
    i5 -11, label %branch53
    i5 -10, label %branch54
    i5 -9, label %branch55
    i5 -8, label %branch56
    i5 -7, label %branch57
    i5 -6, label %branch58
    i5 -5, label %branch59
    i5 -4, label %branch60
    i5 -3, label %branch61
    i5 -2, label %branch62
  ]

ST_6: stg_1041 [1/1] 0.00ns
:0  br label %25

ST_6: stg_1042 [1/2] 0.00ns
:2  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_post_V_user_V, i5* %out_post_V_id_V, i1* %out_post_V_last, i96* %out_post_V_data_V, i5 %tmp_user_V_3, i5 %tmp_id_V, i1 false, i96 %tmp_data_V_1)

ST_6: stg_1043 [1/1] 1.28ns
:4  switch i5 %tmp_id_V, label %branch447 [
    i5 0, label %branch416
    i5 1, label %branch417
    i5 2, label %branch418
    i5 3, label %branch419
    i5 4, label %branch420
    i5 5, label %branch421
    i5 6, label %branch422
    i5 7, label %branch423
    i5 8, label %branch424
    i5 9, label %branch425
    i5 10, label %branch426
    i5 11, label %branch427
    i5 12, label %branch428
    i5 13, label %branch429
    i5 14, label %branch430
    i5 15, label %branch431
    i5 -16, label %branch432
    i5 -15, label %branch433
    i5 -14, label %branch434
    i5 -13, label %branch435
    i5 -12, label %branch436
    i5 -11, label %branch437
    i5 -10, label %branch438
    i5 -9, label %branch439
    i5 -8, label %branch440
    i5 -7, label %branch441
    i5 -6, label %branch442
    i5 -5, label %branch443
    i5 -4, label %branch444
    i5 -3, label %branch445
    i5 -2, label %branch446
  ]

ST_6: stg_1044 [1/1] 0.00ns
:0  br label %25

ST_6: stg_1045 [1/1] 0.00ns
:0  br label %._crit_edge652

ST_6: bvh_d_index [1/1] 0.00ns
:0  %bvh_d_index = zext i5 %tmp_id_V to i32

ST_6: p_Result_s [1/1] 0.00ns
:1  %p_Result_s = call i32 @_ssdm_op_BitSet.i32.i32.i32.i64(i32 %p_Val2_s, i32 %bvh_d_index, i64 1)

ST_6: stg_1048 [1/1] 0.89ns
:2  store i32 %p_Result_s, i32* @p_busy_V, align 4

ST_6: stg_1049 [1/1] 0.00ns
:3  br label %._crit_edge653

ST_6: stg_1050 [1/1] 1.28ns
:0  switch i5 %tmp_id_V, label %branch127 [
    i5 0, label %branch96
    i5 1, label %branch97
    i5 2, label %branch98
    i5 3, label %branch99
    i5 4, label %branch100
    i5 5, label %branch101
    i5 6, label %branch102
    i5 7, label %branch103
    i5 8, label %branch104
    i5 9, label %branch105
    i5 10, label %branch106
    i5 11, label %branch107
    i5 12, label %branch108
    i5 13, label %branch109
    i5 14, label %branch110
    i5 15, label %branch111
    i5 -16, label %branch112
    i5 -15, label %branch113
    i5 -14, label %branch114
    i5 -13, label %branch115
    i5 -12, label %branch116
    i5 -11, label %branch117
    i5 -10, label %branch118
    i5 -9, label %branch119
    i5 -8, label %branch120
    i5 -7, label %branch121
    i5 -6, label %branch122
    i5 -5, label %branch123
    i5 -4, label %branch124
    i5 -3, label %branch125
    i5 -2, label %branch126
  ]

ST_6: stg_1051 [1/1] 0.00ns
:0  br label %15

ST_6: stg_1052 [1/2] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_pre_V_user_V, i5* %out_pre_V_id_V, i1* %out_pre_V_last, i96* %out_pre_V_data_V, i5 7, i5 %tmp_id_V, i1 true, i96 %pre_V)

ST_6: stg_1053 [1/2] 0.00ns
:1  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_post_V_user_V, i5* %out_post_V_id_V, i1* %out_post_V_last, i96* %out_post_V_data_V, i5 15, i5 %tmp_id_V, i1 false, i96 %tmp_data_V_1)

ST_6: stg_1054 [1/1] 1.28ns
:2  switch i5 %tmp_id_V, label %branch383 [
    i5 0, label %branch352
    i5 1, label %branch353
    i5 2, label %branch354
    i5 3, label %branch355
    i5 4, label %branch356
    i5 5, label %branch357
    i5 6, label %branch358
    i5 7, label %branch359
    i5 8, label %branch360
    i5 9, label %branch361
    i5 10, label %branch362
    i5 11, label %branch363
    i5 12, label %branch364
    i5 13, label %branch365
    i5 14, label %branch366
    i5 15, label %branch367
    i5 -16, label %branch368
    i5 -15, label %branch369
    i5 -14, label %branch370
    i5 -13, label %branch371
    i5 -12, label %branch372
    i5 -11, label %branch373
    i5 -10, label %branch374
    i5 -9, label %branch375
    i5 -8, label %branch376
    i5 -7, label %branch377
    i5 -6, label %branch378
    i5 -5, label %branch379
    i5 -4, label %branch380
    i5 -3, label %branch381
    i5 -2, label %branch382
  ]

ST_6: stg_1055 [1/1] 0.00ns
:0  br label %15

ST_6: stg_1056 [1/1] 0.00ns
:0  br label %16

ST_6: stg_1057 [1/2] 0.00ns
:3  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_pre_V_user_V, i5* %out_pre_V_id_V, i1* %out_pre_V_last, i96* %out_pre_V_data_V, i5 %tmp_user_V, i5 %tmp_id_V, i1 false, i96 %pre_V)

ST_6: stg_1058 [1/2] 0.00ns
:4  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_post_V_user_V, i5* %out_post_V_id_V, i1* %out_post_V_last, i96* %out_post_V_data_V, i5 %tmp_user_V_2, i5 %tmp_id_V, i1 false, i96 %tmp_data_V_1)

ST_6: stg_1059 [1/1] 1.28ns
:6  switch i5 %tmp_id_V, label %branch351 [
    i5 0, label %branch320
    i5 1, label %branch321
    i5 2, label %branch322
    i5 3, label %branch323
    i5 4, label %branch324
    i5 5, label %branch325
    i5 6, label %branch326
    i5 7, label %branch327
    i5 8, label %branch328
    i5 9, label %branch329
    i5 10, label %branch330
    i5 11, label %branch331
    i5 12, label %branch332
    i5 13, label %branch333
    i5 14, label %branch334
    i5 15, label %branch335
    i5 -16, label %branch336
    i5 -15, label %branch337
    i5 -14, label %branch338
    i5 -13, label %branch339
    i5 -12, label %branch340
    i5 -11, label %branch341
    i5 -10, label %branch342
    i5 -9, label %branch343
    i5 -8, label %branch344
    i5 -7, label %branch345
    i5 -6, label %branch346
    i5 -5, label %branch347
    i5 -4, label %branch348
    i5 -3, label %branch349
    i5 -2, label %branch350
  ]

ST_6: stg_1060 [1/1] 0.00ns
:0  br label %16

ST_6: stg_1061 [1/1] 0.00ns
:0  br label %._crit_edge652

ST_6: stg_1062 [1/1] 1.28ns
:0  switch i5 %tmp_id_V, label %branch223 [
    i5 0, label %branch192
    i5 1, label %branch193
    i5 2, label %branch194
    i5 3, label %branch195
    i5 4, label %branch196
    i5 5, label %branch197
    i5 6, label %branch198
    i5 7, label %branch199
    i5 8, label %branch200
    i5 9, label %branch201
    i5 10, label %branch202
    i5 11, label %branch203
    i5 12, label %branch204
    i5 13, label %branch205
    i5 14, label %branch206
    i5 15, label %branch207
    i5 -16, label %branch208
    i5 -15, label %branch209
    i5 -14, label %branch210
    i5 -13, label %branch211
    i5 -12, label %branch212
    i5 -11, label %branch213
    i5 -10, label %branch214
    i5 -9, label %branch215
    i5 -8, label %branch216
    i5 -7, label %branch217
    i5 -6, label %branch218
    i5 -5, label %branch219
    i5 -4, label %branch220
    i5 -3, label %branch221
    i5 -2, label %branch222
  ]

ST_6: bvh_d_index_2 [1/1] 0.00ns
:0  %bvh_d_index_2 = zext i5 %tmp_id_V to i32

ST_6: p_Result_2 [1/1] 0.00ns
:1  %p_Result_2 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i64(i32 %p_Val2_s, i32 %bvh_d_index_2, i64 0)

ST_6: stg_1065 [1/1] 0.89ns
:2  store i32 %p_Result_2, i32* @p_busy_V, align 4

ST_6: stg_1066 [1/1] 0.00ns
:3  br label %5

ST_6: stg_1067 [1/2] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_pre_V_user_V, i5* %out_pre_V_id_V, i1* %out_pre_V_last, i96* %out_pre_V_data_V, i5 0, i5 %tmp_id_V, i1 false, i96 %pre_V)

ST_6: stg_1068 [1/2] 0.00ns
:1  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_post_V_user_V, i5* %out_post_V_id_V, i1* %out_post_V_last, i96* %out_post_V_data_V, i5 8, i5 %tmp_id_V, i1 false, i96 %tmp_data_V_1)

ST_6: stg_1069 [1/1] 1.28ns
:36  switch i5 %tmp_id_V, label %branch255 [
    i5 0, label %branch224
    i5 1, label %branch225
    i5 2, label %branch226
    i5 3, label %branch227
    i5 4, label %branch228
    i5 5, label %branch229
    i5 6, label %branch230
    i5 7, label %branch231
    i5 8, label %branch232
    i5 9, label %branch233
    i5 10, label %branch234
    i5 11, label %branch235
    i5 12, label %branch236
    i5 13, label %branch237
    i5 14, label %branch238
    i5 15, label %branch239
    i5 -16, label %branch240
    i5 -15, label %branch241
    i5 -14, label %branch242
    i5 -13, label %branch243
    i5 -12, label %branch244
    i5 -11, label %branch245
    i5 -10, label %branch246
    i5 -9, label %branch247
    i5 -8, label %branch248
    i5 -7, label %branch249
    i5 -6, label %branch250
    i5 -5, label %branch251
    i5 -4, label %branch252
    i5 -3, label %branch253
    i5 -2, label %branch254
  ]

ST_6: stg_1070 [1/1] 0.00ns
:0  br label %5

ST_6: stg_1071 [1/1] 0.00ns
:0  br label %._crit_edge652

ST_6: stg_1072 [1/1] 0.00ns
._crit_edge652:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
