# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../sim_DDR.srcs/sources_1/ip/mmcm_z" \
"../../../../sim_DDR.srcs/sources_1/ip/mmcm_z/mmcm_z_clk_wiz.v" \
"../../../../sim_DDR.srcs/sources_1/ip/mmcm_z/mmcm_z.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
