{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561733459462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561733459463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 10:50:59 2019 " "Processing started: Fri Jun 28 10:50:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561733459463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561733459463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off operation -c operation " "Command: quartus_map --read_settings_files=on --write_settings_files=off operation -c operation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561733459463 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561733460922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/signal_compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/signal_compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_compare-arq1 " "Found design unit 1: signal_compare-arq1" {  } { { "COMPONENTS/signal_compare.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/signal_compare.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733461928 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_compare " "Found entity 1: signal_compare" {  } { { "COMPONENTS/signal_compare.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/signal_compare.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733461928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561733461928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/op_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/op_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 op_controller-arq1 " "Found design unit 1: op_controller-arq1" {  } { { "COMPONENTS/op_controller.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/op_controller.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733461937 ""} { "Info" "ISGN_ENTITY_NAME" "1 op_controller " "Found entity 1: op_controller" {  } { { "COMPONENTS/op_controller.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/op_controller.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733461937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561733461937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux_select_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux_select_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_select_input-arq1 " "Found design unit 1: mux_select_input-arq1" {  } { { "COMPONENTS/mux_select_input.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/mux_select_input.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733461943 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_select_input " "Found entity 1: mux_select_input" {  } { { "COMPONENTS/mux_select_input.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/mux_select_input.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733461943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561733461943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "COMPONENTS/lpm_mux0.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/lpm_mux0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733461953 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "COMPONENTS/lpm_mux0.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733461953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561733461953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "COMPONENTS/lpm_counter0.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/lpm_counter0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733461963 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "COMPONENTS/lpm_counter0.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733461963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561733461963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/dsf_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/dsf_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dsf_timer-arch " "Found design unit 1: dsf_timer-arch" {  } { { "COMPONENTS/dsf_timer.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/dsf_timer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733461972 ""} { "Info" "ISGN_ENTITY_NAME" "1 dsf_timer " "Found entity 1: dsf_timer" {  } { { "COMPONENTS/dsf_timer.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/dsf_timer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733461972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561733461972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/dsf_shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/dsf_shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dsf_shiftregister-load_register " "Found design unit 1: dsf_shiftregister-load_register" {  } { { "COMPONENTS/dsf_shiftregister.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/dsf_shiftregister.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733461979 ""} { "Info" "ISGN_ENTITY_NAME" "1 dsf_shiftregister " "Found entity 1: dsf_shiftregister" {  } { { "COMPONENTS/dsf_shiftregister.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/dsf_shiftregister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733461979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561733461979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/div_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/div_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-arch " "Found design unit 1: div_freq-arch" {  } { { "COMPONENTS/div_freq.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/div_freq.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733461991 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "COMPONENTS/div_freq.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/div_freq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733461991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561733461991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/demux_rotation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/demux_rotation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_rotation-arq1 " "Found design unit 1: demux_rotation-arq1" {  } { { "COMPONENTS/demux_rotation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/demux_rotation.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733461997 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_rotation " "Found entity 1: demux_rotation" {  } { { "COMPONENTS/demux_rotation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/demux_rotation.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733461997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561733461997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackbox/operation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blackbox/operation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operation-bdf_type " "Found design unit 1: operation-bdf_type" {  } { { "BLACKBOX/operation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733462004 ""} { "Info" "ISGN_ENTITY_NAME" "1 operation " "Found entity 1: operation" {  } { { "BLACKBOX/operation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733462004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561733462004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "operation " "Elaborating entity \"operation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561733462220 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "duty_cycle operation.vhd(33) " "VHDL Signal Declaration warning at operation.vhd(33): used implicit default value for signal \"duty_cycle\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BLACKBOX/operation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1561733462222 "|operation"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SYNTHESIZED_WIRE_2 operation.vhd(118) " "Verilog HDL or VHDL warning at operation.vhd(118): object \"SYNTHESIZED_WIRE_2\" assigned a value but never read" {  } { { "BLACKBOX/operation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561733462223 "|operation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_controller op_controller:b2v_inst " "Elaborating entity \"op_controller\" for hierarchy \"op_controller:b2v_inst\"" {  } { { "BLACKBOX/operation.vhd" "b2v_inst" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462248 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "speed_low op_controller.vhd(64) " "VHDL Signal Declaration warning at op_controller.vhd(64): used explicit default value for signal \"speed_low\" because signal was never assigned a value" {  } { { "COMPONENTS/op_controller.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/op_controller.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1561733462252 "|operation|op_controller:b2v_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "speed_high op_controller.vhd(65) " "VHDL Signal Declaration warning at op_controller.vhd(65): used explicit default value for signal \"speed_high\" because signal was never assigned a value" {  } { { "COMPONENTS/op_controller.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/op_controller.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1561733462252 "|operation|op_controller:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsf_timer dsf_timer:b2v_inst1 " "Elaborating entity \"dsf_timer\" for hierarchy \"dsf_timer:b2v_inst1\"" {  } { { "BLACKBOX/operation.vhd" "b2v_inst1" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462258 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buz_output dsf_timer.vhd(30) " "VHDL Process Statement warning at dsf_timer.vhd(30): signal \"buz_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COMPONENTS/dsf_timer.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/dsf_timer.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561733462260 "|operation|dsf_timer:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:b2v_inst10 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:b2v_inst10\"" {  } { { "BLACKBOX/operation.vhd" "b2v_inst10" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:b2v_inst10\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:b2v_inst10\|lpm_counter:LPM_COUNTER_component\"" {  } { { "COMPONENTS/lpm_counter0.vhd" "LPM_COUNTER_component" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/lpm_counter0.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:b2v_inst10\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:b2v_inst10\|lpm_counter:LPM_COUNTER_component\"" {  } { { "COMPONENTS/lpm_counter0.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/lpm_counter0.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561733462501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:b2v_inst10\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:b2v_inst10\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462502 ""}  } { { "COMPONENTS/lpm_counter0.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/lpm_counter0.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1561733462502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5ei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5ei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5ei " "Found entity 1: cntr_5ei" {  } { { "db/cntr_5ei.tdf" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/db/cntr_5ei.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733462648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561733462648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5ei lpm_counter0:b2v_inst10\|lpm_counter:LPM_COUNTER_component\|cntr_5ei:auto_generated " "Elaborating entity \"cntr_5ei\" for hierarchy \"lpm_counter0:b2v_inst10\|lpm_counter:LPM_COUNTER_component\|cntr_5ei:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "z:/users/caiotelles/desktop/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsf_shiftregister dsf_shiftregister:b2v_inst2 " "Elaborating entity \"dsf_shiftregister\" for hierarchy \"dsf_shiftregister:b2v_inst2\"" {  } { { "BLACKBOX/operation.vhd" "b2v_inst2" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_rotation demux_rotation:b2v_inst3 " "Elaborating entity \"demux_rotation\" for hierarchy \"demux_rotation:b2v_inst3\"" {  } { { "BLACKBOX/operation.vhd" "b2v_inst3" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462670 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in0 demux_rotation.vhd(21) " "VHDL Process Statement warning at demux_rotation.vhd(21): inferring latch(es) for signal or variable \"in0\", which holds its previous value in one or more paths through the process" {  } { { "COMPONENTS/demux_rotation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/demux_rotation.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561733462673 "|operation|demux_rotation:b2v_inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in1 demux_rotation.vhd(21) " "VHDL Process Statement warning at demux_rotation.vhd(21): inferring latch(es) for signal or variable \"in1\", which holds its previous value in one or more paths through the process" {  } { { "COMPONENTS/demux_rotation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/demux_rotation.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561733462673 "|operation|demux_rotation:b2v_inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led_in0 demux_rotation.vhd(21) " "VHDL Process Statement warning at demux_rotation.vhd(21): inferring latch(es) for signal or variable \"led_in0\", which holds its previous value in one or more paths through the process" {  } { { "COMPONENTS/demux_rotation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/demux_rotation.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561733462673 "|operation|demux_rotation:b2v_inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led_in1 demux_rotation.vhd(21) " "VHDL Process Statement warning at demux_rotation.vhd(21): inferring latch(es) for signal or variable \"led_in1\", which holds its previous value in one or more paths through the process" {  } { { "COMPONENTS/demux_rotation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/demux_rotation.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561733462673 "|operation|demux_rotation:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_in1 demux_rotation.vhd(21) " "Inferred latch for \"led_in1\" at demux_rotation.vhd(21)" {  } { { "COMPONENTS/demux_rotation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/demux_rotation.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561733462673 "|operation|demux_rotation:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_in0 demux_rotation.vhd(21) " "Inferred latch for \"led_in0\" at demux_rotation.vhd(21)" {  } { { "COMPONENTS/demux_rotation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/demux_rotation.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561733462673 "|operation|demux_rotation:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in1 demux_rotation.vhd(21) " "Inferred latch for \"in1\" at demux_rotation.vhd(21)" {  } { { "COMPONENTS/demux_rotation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/demux_rotation.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561733462674 "|operation|demux_rotation:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in0 demux_rotation.vhd(21) " "Inferred latch for \"in0\" at demux_rotation.vhd(21)" {  } { { "COMPONENTS/demux_rotation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/demux_rotation.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561733462674 "|operation|demux_rotation:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_compare signal_compare:b2v_inst4 " "Elaborating entity \"signal_compare\" for hierarchy \"signal_compare:b2v_inst4\"" {  } { { "BLACKBOX/operation.vhd" "b2v_inst4" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462679 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a signal_compare.vhd(21) " "VHDL Process Statement warning at signal_compare.vhd(21): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COMPONENTS/signal_compare.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/signal_compare.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561733462681 "|operation|signal_compare:b2v_inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b signal_compare.vhd(21) " "VHDL Process Statement warning at signal_compare.vhd(21): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COMPONENTS/signal_compare.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/signal_compare.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561733462681 "|operation|signal_compare:b2v_inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a signal_compare.vhd(24) " "VHDL Process Statement warning at signal_compare.vhd(24): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COMPONENTS/signal_compare.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/signal_compare.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561733462681 "|operation|signal_compare:b2v_inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b signal_compare.vhd(24) " "VHDL Process Statement warning at signal_compare.vhd(24): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COMPONENTS/signal_compare.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/signal_compare.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561733462681 "|operation|signal_compare:b2v_inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led_ls signal_compare.vhd(16) " "VHDL Process Statement warning at signal_compare.vhd(16): inferring latch(es) for signal or variable \"led_ls\", which holds its previous value in one or more paths through the process" {  } { { "COMPONENTS/signal_compare.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/signal_compare.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561733462681 "|operation|signal_compare:b2v_inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ls signal_compare.vhd(16) " "VHDL Process Statement warning at signal_compare.vhd(16): inferring latch(es) for signal or variable \"ls\", which holds its previous value in one or more paths through the process" {  } { { "COMPONENTS/signal_compare.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/signal_compare.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561733462682 "|operation|signal_compare:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls signal_compare.vhd(16) " "Inferred latch for \"ls\" at signal_compare.vhd(16)" {  } { { "COMPONENTS/signal_compare.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/signal_compare.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561733462682 "|operation|signal_compare:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_ls signal_compare.vhd(16) " "Inferred latch for \"led_ls\" at signal_compare.vhd(16)" {  } { { "COMPONENTS/signal_compare.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/signal_compare.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561733462682 "|operation|signal_compare:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq div_freq:b2v_inst5 " "Elaborating entity \"div_freq\" for hierarchy \"div_freq:b2v_inst5\"" {  } { { "BLACKBOX/operation.vhd" "b2v_inst5" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:b2v_inst9 " "Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:b2v_inst9\"" {  } { { "BLACKBOX/operation.vhd" "b2v_inst9" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux0:b2v_inst9\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux0:b2v_inst9\|LPM_MUX:LPM_MUX_component\"" {  } { { "COMPONENTS/lpm_mux0.vhd" "LPM_MUX_component" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/lpm_mux0.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:b2v_inst9\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux0:b2v_inst9\|LPM_MUX:LPM_MUX_component\"" {  } { { "COMPONENTS/lpm_mux0.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/lpm_mux0.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561733462861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:b2v_inst9\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"lpm_mux0:b2v_inst9\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733462861 ""}  } { { "COMPONENTS/lpm_mux0.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/lpm_mux0.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1561733462861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p7e " "Found entity 1: mux_p7e" {  } { { "db/mux_p7e.tdf" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/db/mux_p7e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561733463019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561733463019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p7e lpm_mux0:b2v_inst9\|LPM_MUX:LPM_MUX_component\|mux_p7e:auto_generated " "Elaborating entity \"mux_p7e\" for hierarchy \"lpm_mux0:b2v_inst9\|LPM_MUX:LPM_MUX_component\|mux_p7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "z:/users/caiotelles/desktop/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561733463023 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "duty_cycle GND " "Pin \"duty_cycle\" is stuck at GND" {  } { { "BLACKBOX/operation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561733464443 "|operation|duty_cycle"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1561733464443 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1561733464952 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1561733465425 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561733465983 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561733465983 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561733466184 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561733466184 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561733466184 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561733466184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561733466223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 10:51:06 2019 " "Processing ended: Fri Jun 28 10:51:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561733466223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561733466223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561733466223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561733466223 ""}
