<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › rtc › rtc-rs5c313.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>rtc-rs5c313.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Ricoh RS5C313 RTC device/driver</span>
<span class="cm"> *  Copyright (C) 2007 Nobuhiro Iwamatsu</span>
<span class="cm"> *</span>
<span class="cm"> *  2005-09-19 modifed by kogiidena</span>
<span class="cm"> *</span>
<span class="cm"> * Based on the old drivers/char/rs5c313_rtc.c  by:</span>
<span class="cm"> *  Copyright (C) 2000 Philipp Rumpf &lt;prumpf@tux.org&gt;</span>
<span class="cm"> *  Copyright (C) 1999 Tetsuya Okada &amp; Niibe Yutaka</span>
<span class="cm"> *</span>
<span class="cm"> * Based on code written by Paul Gortmaker.</span>
<span class="cm"> *  Copyright (C) 1996 Paul Gortmaker</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Based on other minimal char device drivers, like Alan&#39;s</span>
<span class="cm"> * watchdog, Ted&#39;s random, etc. etc.</span>
<span class="cm"> *</span>
<span class="cm"> *	1.07	Paul Gortmaker.</span>
<span class="cm"> *	1.08	Miquel van Smoorenburg: disallow certain things on the</span>
<span class="cm"> *		DEC Alpha as the CMOS clock is also used for other things.</span>
<span class="cm"> *	1.09	Nikita Schmidt: epoch support and some Alpha cleanup.</span>
<span class="cm"> *	1.09a	Pete Zaitcev: Sun SPARC</span>
<span class="cm"> *	1.09b	Jeff Garzik: Modularize, init cleanup</span>
<span class="cm"> *	1.09c	Jeff Garzik: SMP cleanup</span>
<span class="cm"> *	1.10    Paul Barton-Davis: add support for async I/O</span>
<span class="cm"> *	1.10a	Andrea Arcangeli: Alpha updates</span>
<span class="cm"> *	1.10b	Andrew Morton: SMP lock fix</span>
<span class="cm"> *	1.10c	Cesar Barros: SMP locking fixes and cleanup</span>
<span class="cm"> *	1.10d	Paul Gortmaker: delete paranoia check in rtc_exit</span>
<span class="cm"> *	1.10e	Maciej W. Rozycki: Handle DECstation&#39;s year weirdness.</span>
<span class="cm"> *      1.11    Takashi Iwai: Kernel access functions</span>
<span class="cm"> *			      rtc_register/rtc_unregister/rtc_control</span>
<span class="cm"> *      1.11a   Daniele Bellucci: Audit create_proc_read_entry in rtc_init</span>
<span class="cm"> *	1.12	Venkatesh Pallipadi: Hooks for emulating rtc on HPET base-timer</span>
<span class="cm"> *		CONFIG_HPET_EMULATE_RTC</span>
<span class="cm"> *	1.13	Nobuhiro Iwamatsu: Updata driver.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/rtc.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/bcd.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="cp">#define DRV_NAME	&quot;rs5c313&quot;</span>
<span class="cp">#define DRV_VERSION 	&quot;1.13&quot;</span>

<span class="cp">#ifdef CONFIG_SH_LANDISK</span>
<span class="cm">/*****************************************************/</span>
<span class="cm">/* LANDISK dependence part of RS5C313                */</span>
<span class="cm">/*****************************************************/</span>

<span class="cp">#define SCSMR1		0xFFE00000</span>
<span class="cp">#define SCSCR1		0xFFE00008</span>
<span class="cp">#define SCSMR1_CA	0x80</span>
<span class="cp">#define SCSCR1_CKE	0x03</span>
<span class="cp">#define SCSPTR1		0xFFE0001C</span>
<span class="cp">#define SCSPTR1_EIO	0x80</span>
<span class="cp">#define SCSPTR1_SPB1IO	0x08</span>
<span class="cp">#define SCSPTR1_SPB1DT	0x04</span>
<span class="cp">#define SCSPTR1_SPB0IO	0x02</span>
<span class="cp">#define SCSPTR1_SPB0DT	0x01</span>

<span class="cp">#define SDA_OEN		SCSPTR1_SPB1IO</span>
<span class="cp">#define SDA		SCSPTR1_SPB1DT</span>
<span class="cp">#define SCL_OEN		SCSPTR1_SPB0IO</span>
<span class="cp">#define SCL		SCSPTR1_SPB0DT</span>

<span class="cm">/* RICOH RS5C313 CE port */</span>
<span class="cp">#define RS5C313_CE	0xB0000003</span>

<span class="cm">/* RICOH RS5C313 CE port bit */</span>
<span class="cp">#define RS5C313_CE_RTCCE	0x02</span>

<span class="cm">/* SCSPTR1 data */</span>
<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">scsptr1_data</span><span class="p">;</span>

<span class="cp">#define RS5C313_CEENABLE    __raw_writeb(RS5C313_CE_RTCCE, RS5C313_CE);</span>
<span class="cp">#define RS5C313_CEDISABLE   __raw_writeb(0x00, RS5C313_CE)</span>
<span class="cp">#define RS5C313_MISCOP      __raw_writeb(0x02, 0xB0000008)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rs5c313_init_port</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Set SCK as I/O port and Initialize SCSPTR1 data &amp; I/O port. */</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">__raw_readb</span><span class="p">(</span><span class="n">SCSMR1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">SCSMR1_CA</span><span class="p">,</span> <span class="n">SCSMR1</span><span class="p">);</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">__raw_readb</span><span class="p">(</span><span class="n">SCSCR1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">SCSCR1_CKE</span><span class="p">,</span> <span class="n">SCSCR1</span><span class="p">);</span>

	<span class="cm">/* And Initialize SCL for RS5C313 clock */</span>
	<span class="n">scsptr1_data</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="n">SCSPTR1</span><span class="p">)</span> <span class="o">|</span> <span class="n">SCL</span><span class="p">;</span>	<span class="cm">/* SCL:H */</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">scsptr1_data</span><span class="p">,</span> <span class="n">SCSPTR1</span><span class="p">);</span>
	<span class="n">scsptr1_data</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="n">SCSPTR1</span><span class="p">)</span> <span class="o">|</span> <span class="n">SCL_OEN</span><span class="p">;</span>	<span class="cm">/* SCL output enable */</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">scsptr1_data</span><span class="p">,</span> <span class="n">SCSPTR1</span><span class="p">);</span>
	<span class="n">RS5C313_CEDISABLE</span><span class="p">;</span>	<span class="cm">/* CE:L */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rs5c313_write_data</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* SDA:Write Data */</span>
		<span class="n">scsptr1_data</span> <span class="o">=</span> <span class="p">(</span><span class="n">scsptr1_data</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">SDA</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">((((</span><span class="mh">0x80</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">data</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">7</span> <span class="o">-</span> <span class="n">i</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">scsptr1_data</span><span class="p">,</span> <span class="n">SCSPTR1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">scsptr1_data</span> <span class="o">|=</span> <span class="n">SDA_OEN</span><span class="p">;</span>	<span class="cm">/* SDA:output enable */</span>
			<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">scsptr1_data</span><span class="p">,</span> <span class="n">SCSPTR1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">ndelay</span><span class="p">(</span><span class="mi">700</span><span class="p">);</span>
		<span class="n">scsptr1_data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SCL</span><span class="p">;</span>	<span class="cm">/* SCL:L */</span>
		<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">scsptr1_data</span><span class="p">,</span> <span class="n">SCSPTR1</span><span class="p">);</span>
		<span class="n">ndelay</span><span class="p">(</span><span class="mi">700</span><span class="p">);</span>
		<span class="n">scsptr1_data</span> <span class="o">|=</span> <span class="n">SCL</span><span class="p">;</span>	<span class="cm">/* SCL:H */</span>
		<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">scsptr1_data</span><span class="p">,</span> <span class="n">SCSPTR1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">scsptr1_data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SDA_OEN</span><span class="p">;</span>	<span class="cm">/* SDA:output disable */</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">scsptr1_data</span><span class="p">,</span> <span class="n">SCSPTR1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">rs5c313_read_data</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ndelay</span><span class="p">(</span><span class="mi">700</span><span class="p">);</span>
		<span class="cm">/* SDA:Read Data */</span>
		<span class="n">data</span> <span class="o">|=</span> <span class="p">((</span><span class="n">__raw_readb</span><span class="p">(</span><span class="n">SCSPTR1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SDA</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">7</span> <span class="o">-</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">scsptr1_data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SCL</span><span class="p">;</span>	<span class="cm">/* SCL:L */</span>
		<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">scsptr1_data</span><span class="p">,</span> <span class="n">SCSPTR1</span><span class="p">);</span>
		<span class="n">ndelay</span><span class="p">(</span><span class="mi">700</span><span class="p">);</span>
		<span class="n">scsptr1_data</span> <span class="o">|=</span> <span class="n">SCL</span><span class="p">;</span>	<span class="cm">/* SCL:H */</span>
		<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">scsptr1_data</span><span class="p">,</span> <span class="n">SCSPTR1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">data</span> <span class="o">&amp;</span> <span class="mh">0x0F</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_SH_LANDISK */</span><span class="cp"></span>

<span class="cm">/*****************************************************/</span>
<span class="cm">/* machine independence part of RS5C313              */</span>
<span class="cm">/*****************************************************/</span>

<span class="cm">/* RICOH RS5C313 address */</span>
<span class="cp">#define RS5C313_ADDR_SEC	0x00</span>
<span class="cp">#define RS5C313_ADDR_SEC10	0x01</span>
<span class="cp">#define RS5C313_ADDR_MIN	0x02</span>
<span class="cp">#define RS5C313_ADDR_MIN10	0x03</span>
<span class="cp">#define RS5C313_ADDR_HOUR	0x04</span>
<span class="cp">#define RS5C313_ADDR_HOUR10	0x05</span>
<span class="cp">#define RS5C313_ADDR_WEEK	0x06</span>
<span class="cp">#define RS5C313_ADDR_INTINTVREG	0x07</span>
<span class="cp">#define RS5C313_ADDR_DAY	0x08</span>
<span class="cp">#define RS5C313_ADDR_DAY10	0x09</span>
<span class="cp">#define RS5C313_ADDR_MON	0x0A</span>
<span class="cp">#define RS5C313_ADDR_MON10	0x0B</span>
<span class="cp">#define RS5C313_ADDR_YEAR	0x0C</span>
<span class="cp">#define RS5C313_ADDR_YEAR10	0x0D</span>
<span class="cp">#define RS5C313_ADDR_CNTREG	0x0E</span>
<span class="cp">#define RS5C313_ADDR_TESTREG	0x0F</span>

<span class="cm">/* RICOH RS5C313 control register */</span>
<span class="cp">#define RS5C313_CNTREG_ADJ_BSY	0x01</span>
<span class="cp">#define RS5C313_CNTREG_WTEN_XSTP	0x02</span>
<span class="cp">#define RS5C313_CNTREG_12_24	0x04</span>
<span class="cp">#define RS5C313_CNTREG_CTFG	0x08</span>

<span class="cm">/* RICOH RS5C313 test register */</span>
<span class="cp">#define RS5C313_TESTREG_TEST	0x01</span>

<span class="cm">/* RICOH RS5C313 control bit */</span>
<span class="cp">#define RS5C313_CNTBIT_READ	0x40</span>
<span class="cp">#define RS5C313_CNTBIT_AD	0x20</span>
<span class="cp">#define RS5C313_CNTBIT_DT	0x10</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">rs5c313_read_reg</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>

	<span class="n">rs5c313_write_data</span><span class="p">(</span><span class="n">addr</span> <span class="o">|</span> <span class="n">RS5C313_CNTBIT_READ</span> <span class="o">|</span> <span class="n">RS5C313_CNTBIT_AD</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">rs5c313_read_data</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rs5c313_write_reg</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">data</span> <span class="o">&amp;=</span> <span class="mh">0x0f</span><span class="p">;</span>
	<span class="n">rs5c313_write_data</span><span class="p">(</span><span class="n">addr</span> <span class="o">|</span> <span class="n">RS5C313_CNTBIT_AD</span><span class="p">);</span>
	<span class="n">rs5c313_write_data</span><span class="p">(</span><span class="n">data</span> <span class="o">|</span> <span class="n">RS5C313_CNTBIT_DT</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">rs5c313_read_cntreg</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">rs5c313_read_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_CNTREG</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">rs5c313_write_cntreg</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">rs5c313_write_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_CNTREG</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">rs5c313_write_intintvreg</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">rs5c313_write_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_INTINTVREG</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rs5c313_rtc_read_time</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">rtc_time</span> <span class="o">*</span><span class="n">tm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cnt</span><span class="p">;</span>

	<span class="n">cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RS5C313_CEENABLE</span><span class="p">;</span>	<span class="cm">/* CE:H */</span>

		<span class="cm">/* Initialize control reg. 24 hour */</span>
		<span class="n">rs5c313_write_cntreg</span><span class="p">(</span><span class="mh">0x04</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rs5c313_read_cntreg</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">RS5C313_CNTREG_ADJ_BSY</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">RS5C313_CEDISABLE</span><span class="p">;</span>
		<span class="n">ndelay</span><span class="p">(</span><span class="mi">700</span><span class="p">);</span>	<span class="cm">/* CE:L */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">cnt</span><span class="o">++</span> <span class="o">&gt;</span> <span class="mi">100</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: timeout error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">rs5c313_read_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_SEC</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">|=</span> <span class="p">(</span><span class="n">rs5c313_read_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_SEC10</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">tm</span><span class="o">-&gt;</span><span class="n">tm_sec</span> <span class="o">=</span> <span class="n">bcd2bin</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">rs5c313_read_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_MIN</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">|=</span> <span class="p">(</span><span class="n">rs5c313_read_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_MIN10</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">tm</span><span class="o">-&gt;</span><span class="n">tm_min</span> <span class="o">=</span> <span class="n">bcd2bin</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">rs5c313_read_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_HOUR</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">|=</span> <span class="p">(</span><span class="n">rs5c313_read_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_HOUR10</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">tm</span><span class="o">-&gt;</span><span class="n">tm_hour</span> <span class="o">=</span> <span class="n">bcd2bin</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">rs5c313_read_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_DAY</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">|=</span> <span class="p">(</span><span class="n">rs5c313_read_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_DAY10</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">tm</span><span class="o">-&gt;</span><span class="n">tm_mday</span> <span class="o">=</span> <span class="n">bcd2bin</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">rs5c313_read_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_MON</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">|=</span> <span class="p">(</span><span class="n">rs5c313_read_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_MON10</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">tm</span><span class="o">-&gt;</span><span class="n">tm_mon</span> <span class="o">=</span> <span class="n">bcd2bin</span><span class="p">(</span><span class="n">data</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">rs5c313_read_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_YEAR</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">|=</span> <span class="p">(</span><span class="n">rs5c313_read_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_YEAR10</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">tm</span><span class="o">-&gt;</span><span class="n">tm_year</span> <span class="o">=</span> <span class="n">bcd2bin</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tm</span><span class="o">-&gt;</span><span class="n">tm_year</span> <span class="o">&lt;</span> <span class="mi">70</span><span class="p">)</span>
		<span class="n">tm</span><span class="o">-&gt;</span><span class="n">tm_year</span> <span class="o">+=</span> <span class="mi">100</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">rs5c313_read_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_WEEK</span><span class="p">);</span>
	<span class="n">tm</span><span class="o">-&gt;</span><span class="n">tm_wday</span> <span class="o">=</span> <span class="n">bcd2bin</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="n">RS5C313_CEDISABLE</span><span class="p">;</span>
	<span class="n">ndelay</span><span class="p">(</span><span class="mi">700</span><span class="p">);</span>		<span class="cm">/* CE:L */</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rs5c313_rtc_set_time</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">rtc_time</span> <span class="o">*</span><span class="n">tm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cnt</span><span class="p">;</span>

	<span class="n">cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* busy check. */</span>
	<span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RS5C313_CEENABLE</span><span class="p">;</span>	<span class="cm">/* CE:H */</span>

		<span class="cm">/* Initiatlize control reg. 24 hour */</span>
		<span class="n">rs5c313_write_cntreg</span><span class="p">(</span><span class="mh">0x04</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rs5c313_read_cntreg</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">RS5C313_CNTREG_ADJ_BSY</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">RS5C313_MISCOP</span><span class="p">;</span>
		<span class="n">RS5C313_CEDISABLE</span><span class="p">;</span>
		<span class="n">ndelay</span><span class="p">(</span><span class="mi">700</span><span class="p">);</span>	<span class="cm">/* CE:L */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">cnt</span><span class="o">++</span> <span class="o">&gt;</span> <span class="mi">100</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: timeout error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">bin2bcd</span><span class="p">(</span><span class="n">tm</span><span class="o">-&gt;</span><span class="n">tm_sec</span><span class="p">);</span>
	<span class="n">rs5c313_write_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_SEC</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
	<span class="n">rs5c313_write_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_SEC10</span><span class="p">,</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">));</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">bin2bcd</span><span class="p">(</span><span class="n">tm</span><span class="o">-&gt;</span><span class="n">tm_min</span><span class="p">);</span>
	<span class="n">rs5c313_write_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_MIN</span><span class="p">,</span> <span class="n">data</span> <span class="p">);</span>
	<span class="n">rs5c313_write_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_MIN10</span><span class="p">,</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">));</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">bin2bcd</span><span class="p">(</span><span class="n">tm</span><span class="o">-&gt;</span><span class="n">tm_hour</span><span class="p">);</span>
	<span class="n">rs5c313_write_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_HOUR</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
	<span class="n">rs5c313_write_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_HOUR10</span><span class="p">,</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">));</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">bin2bcd</span><span class="p">(</span><span class="n">tm</span><span class="o">-&gt;</span><span class="n">tm_mday</span><span class="p">);</span>
	<span class="n">rs5c313_write_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_DAY</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
	<span class="n">rs5c313_write_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_DAY10</span><span class="p">,</span> <span class="p">(</span><span class="n">data</span><span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">));</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">bin2bcd</span><span class="p">(</span><span class="n">tm</span><span class="o">-&gt;</span><span class="n">tm_mon</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rs5c313_write_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_MON</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
	<span class="n">rs5c313_write_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_MON10</span><span class="p">,</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">));</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">bin2bcd</span><span class="p">(</span><span class="n">tm</span><span class="o">-&gt;</span><span class="n">tm_year</span> <span class="o">%</span> <span class="mi">100</span><span class="p">);</span>
	<span class="n">rs5c313_write_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_YEAR</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
	<span class="n">rs5c313_write_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_YEAR10</span><span class="p">,</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">));</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">bin2bcd</span><span class="p">(</span><span class="n">tm</span><span class="o">-&gt;</span><span class="n">tm_wday</span><span class="p">);</span>
	<span class="n">rs5c313_write_reg</span><span class="p">(</span><span class="n">RS5C313_ADDR_WEEK</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>

	<span class="n">RS5C313_CEDISABLE</span><span class="p">;</span>	<span class="cm">/* CE:H */</span>
	<span class="n">ndelay</span><span class="p">(</span><span class="mi">700</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rs5c313_check_xstp_bit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtc_time</span> <span class="n">tm</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cnt</span><span class="p">;</span>

	<span class="n">RS5C313_CEENABLE</span><span class="p">;</span>	<span class="cm">/* CE:H */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rs5c313_read_cntreg</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">RS5C313_CNTREG_WTEN_XSTP</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* INT interval reg. OFF */</span>
		<span class="n">rs5c313_write_intintvreg</span><span class="p">(</span><span class="mh">0x00</span><span class="p">);</span>
		<span class="cm">/* Initialize control reg. 24 hour &amp; adjust */</span>
		<span class="n">rs5c313_write_cntreg</span><span class="p">(</span><span class="mh">0x07</span><span class="p">);</span>

		<span class="cm">/* busy check. */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cnt</span> <span class="o">&lt;</span> <span class="mi">100</span><span class="p">;</span> <span class="n">cnt</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rs5c313_read_cntreg</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">RS5C313_CNTREG_ADJ_BSY</span><span class="p">))</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">RS5C313_MISCOP</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tm</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">rtc_time</span><span class="p">));</span>
		<span class="n">tm</span><span class="p">.</span><span class="n">tm_mday</span> 	<span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">tm</span><span class="p">.</span><span class="n">tm_mon</span> 	<span class="o">=</span> <span class="mi">1</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">tm</span><span class="p">.</span><span class="n">tm_year</span> 	<span class="o">=</span> <span class="mi">2000</span> <span class="o">-</span> <span class="mi">1900</span><span class="p">;</span>

		<span class="n">rs5c313_rtc_set_time</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tm</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;RICHO RS5C313: invalid value, resetting to &quot;</span>
				<span class="s">&quot;1 Jan 2000</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">RS5C313_CEDISABLE</span><span class="p">;</span>
	<span class="n">ndelay</span><span class="p">(</span><span class="mi">700</span><span class="p">);</span>		<span class="cm">/* CE:L */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rtc_class_ops</span> <span class="n">rs5c313_rtc_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read_time</span> <span class="o">=</span> <span class="n">rs5c313_rtc_read_time</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_time</span> <span class="o">=</span> <span class="n">rs5c313_rtc_set_time</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rs5c313_rtc_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtc_device</span> <span class="o">*</span><span class="n">rtc</span> <span class="o">=</span> <span class="n">rtc_device_register</span><span class="p">(</span><span class="s">&quot;rs5c313&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">rs5c313_rtc_ops</span><span class="p">,</span> <span class="n">THIS_MODULE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">rtc</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">rtc</span><span class="p">);</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">rtc</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">rs5c313_rtc_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtc_device</span> <span class="o">*</span><span class="n">rtc</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span> <span class="n">pdev</span> <span class="p">);</span>

	<span class="n">rtc_device_unregister</span><span class="p">(</span><span class="n">rtc</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">rs5c313_rtc_platform_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span>         <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>   <span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>  <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span> 	<span class="o">=</span> <span class="n">rs5c313_rtc_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span> <span class="n">rs5c313_rtc_remove</span> <span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">rs5c313_rtc_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rs5c313_rtc_platform_driver</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">rs5c313_init_port</span><span class="p">();</span>
	<span class="n">rs5c313_check_xstp_bit</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">rs5c313_rtc_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span> <span class="o">&amp;</span><span class="n">rs5c313_rtc_platform_driver</span> <span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">rs5c313_rtc_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">rs5c313_rtc_exit</span><span class="p">);</span>

<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="n">DRV_VERSION</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;kogiidena , Nobuhiro Iwamatsu &lt;iwamatsu@nigauri.org&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Ricoh RS5C313 RTC device driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:&quot;</span> <span class="n">DRV_NAME</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
