###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Mon Dec 20 12:55:19 2021
#  Design:            Subsystem
#  Command:           timeDesign -signoff -pathReports -slackReports -numPaths 50 -prefix Subsystem_signOff -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin Sum7_out1_reg[13]/C 
Endpoint:   Sum7_out1_reg[13]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.456
- Setup                         0.526
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.929
- Arrival Time                 33.955
= Slack Time                   10.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   10.974 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   10.974 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   23.208 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   23.208 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   24.987 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.024 |  14.037 |   25.012 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.009 |  16.046 |   27.021 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.086 |  16.132 |   27.106 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.966 |  19.098 |   30.072 | 
     | g2468/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.010 |  19.108 |   30.082 | 
     | g2468/Q             |   v   | n_324           | NO2I1HDX1 |  0.562 |  19.670 |   30.644 | 
     | FE_PHC211_n_324/A   |   v   | n_324           | DLY8HDX1  |  0.061 |  19.731 |   30.705 | 
     | FE_PHC211_n_324/Q   |   v   | FE_PHN211_n_324 | DLY8HDX1  | 14.104 |  33.835 |   44.809 | 
     | Sum7_out1_reg[13]/D |   v   | FE_PHN211_n_324 | DFRQHDX1  |  0.120 |  33.955 |   44.929 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -10.974 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -10.970 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -10.893 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.008 |   0.089 |  -10.885 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -10.790 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.186 |  -10.788 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.119 |   0.306 |  -10.668 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.666 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.138 |   0.446 |  -10.528 | 
     | Sum7_out1_reg[13]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.009 |   0.456 |  -10.519 | 
     +----------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Sum7_out1_reg[11]/C 
Endpoint:   Sum7_out1_reg[11]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.456
- Setup                         0.518
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.937
- Arrival Time                 33.960
= Slack Time                   10.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   10.977 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   10.978 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   23.211 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   23.211 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   24.990 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.024 |  14.037 |   25.015 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.009 |  16.046 |   27.024 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.086 |  16.132 |   27.109 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.966 |  19.098 |   30.076 | 
     | g2480/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.010 |  19.108 |   30.085 | 
     | g2480/Q             |   v   | n_312           | NO2I1HDX1 |  0.595 |  19.703 |   30.680 | 
     | FE_PHC229_n_312/A   |   v   | n_312           | DLY8HDX1  |  0.089 |  19.792 |   30.770 | 
     | FE_PHC229_n_312/Q   |   v   | FE_PHN229_n_312 | DLY8HDX1  | 14.071 |  33.863 |   44.840 | 
     | Sum7_out1_reg[11]/D |   v   | FE_PHN229_n_312 | DFRQHDX1  |  0.097 |  33.960 |   44.937 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -10.977 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -10.974 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -10.896 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.008 |   0.089 |  -10.888 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -10.793 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.186 |  -10.791 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.119 |   0.306 |  -10.672 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.669 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.138 |   0.446 |  -10.531 | 
     | Sum7_out1_reg[11]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.009 |   0.455 |  -10.522 | 
     +----------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Sum7_out1_reg[14]/C 
Endpoint:   Sum7_out1_reg[14]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.456
- Setup                         0.520
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.937
- Arrival Time                 33.895
= Slack Time                   11.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.042 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.042 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.233 |   23.276 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   23.276 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   25.055 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.024 |  14.037 |   25.079 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.009 |  16.046 |   27.088 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.086 |  16.132 |   27.174 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.966 |  19.098 |   30.140 | 
     | g2707/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.014 |  19.112 |   30.154 | 
     | g2707/Q             |   v   | n_85           | NO2I1HDX1 |  0.538 |  19.650 |   30.692 | 
     | FE_PHC204_n_85/A    |   v   | n_85           | DLY8HDX1  |  0.080 |  19.729 |   30.772 | 
     | FE_PHC204_n_85/Q    |   v   | FE_PHN204_n_85 | DLY8HDX1  | 14.062 |  33.791 |   44.833 | 
     | Sum7_out1_reg[14]/D |   v   | FE_PHN204_n_85 | DFRQHDX1  |  0.104 |  33.895 |   44.937 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.042 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.038 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -10.960 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.008 |   0.089 |  -10.953 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -10.857 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.186 |  -10.856 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.119 |   0.306 |  -10.736 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.733 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.138 |   0.446 |  -10.596 | 
     | Sum7_out1_reg[14]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.010 |   0.456 |  -10.586 | 
     +----------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Sum7_out1_reg[17]/C 
Endpoint:   Sum7_out1_reg[17]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.457
- Setup                         0.518
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.939
- Arrival Time                 33.890
= Slack Time                   11.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.049 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.049 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   23.282 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   23.282 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   25.061 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.024 |  14.037 |   25.086 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.009 |  16.046 |   27.095 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.086 |  16.132 |   27.181 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.966 |  19.098 |   30.147 | 
     | g2680/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.023 |  19.121 |   30.170 | 
     | g2680/Q             |   v   | n_112           | NO2I1HDX1 |  0.546 |  19.667 |   30.716 | 
     | FE_PHC189_n_112/A   |   v   | n_112           | DLY8HDX1  |  0.087 |  19.754 |   30.803 | 
     | FE_PHC189_n_112/Q   |   v   | FE_PHN189_n_112 | DLY8HDX1  | 14.058 |  33.812 |   44.861 | 
     | Sum7_out1_reg[17]/D |   v   | FE_PHN189_n_112 | DFRQHDX1  |  0.078 |  33.890 |   44.939 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.049 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.045 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -10.967 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.008 |   0.089 |  -10.960 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -10.864 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.187 |  -10.862 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.119 |   0.306 |  -10.743 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.740 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.138 |   0.446 |  -10.602 | 
     | Sum7_out1_reg[17]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.010 |   0.457 |  -10.592 | 
     +----------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Sum7_out1_reg[16]/C 
Endpoint:   Sum7_out1_reg[16]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.457
- Setup                         0.516
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.940
- Arrival Time                 33.845
= Slack Time                   11.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.095 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.095 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   23.329 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   23.329 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   25.108 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.024 |  14.037 |   25.132 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.009 |  16.046 |   27.141 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.086 |  16.132 |   27.227 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.966 |  19.098 |   30.193 | 
     | g2503/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.014 |  19.113 |   30.208 | 
     | g2503/Q             |   v   | n_289           | NO2I1HDX1 |  0.552 |  19.664 |   30.760 | 
     | FE_PHC205_n_289/A   |   v   | n_289           | DLY8HDX1  |  0.075 |  19.740 |   30.835 | 
     | FE_PHC205_n_289/Q   |   v   | FE_PHN205_n_289 | DLY8HDX1  | 14.051 |  33.790 |   44.886 | 
     | Sum7_out1_reg[16]/D |   v   | FE_PHN205_n_289 | DFRQHDX1  |  0.055 |  33.845 |   44.940 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.095 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.091 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.014 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.008 |   0.089 |  -11.006 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -10.910 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.187 |  -10.909 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.119 |   0.306 |  -10.789 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.786 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.138 |   0.446 |  -10.649 | 
     | Sum7_out1_reg[16]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.010 |   0.457 |  -10.639 | 
     +----------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Sum7_out1_reg[12]/C 
Endpoint:   Sum7_out1_reg[12]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.456
- Setup                         0.515
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.941
- Arrival Time                 33.839
= Slack Time                   11.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.103 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.103 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.233 |   23.336 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   23.336 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   25.115 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.024 |  14.037 |   25.140 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.009 |  16.046 |   27.149 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.086 |  16.132 |   27.235 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.966 |  19.098 |   30.201 | 
     | g2706/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.010 |  19.109 |   30.211 | 
     | g2706/Q             |   v   | n_86           | NO2I1HDX1 |  0.537 |  19.645 |   30.748 | 
     | FE_PHC210_n_86/A    |   v   | n_86           | DLY8HDX1  |  0.069 |  19.714 |   30.817 | 
     | FE_PHC210_n_86/Q    |   v   | FE_PHN210_n_86 | DLY8HDX1  | 14.037 |  33.751 |   44.854 | 
     | Sum7_out1_reg[12]/D |   v   | FE_PHN210_n_86 | DFRQHDX1  |  0.088 |  33.839 |   44.941 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.103 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.099 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.021 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.008 |   0.089 |  -11.014 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -10.918 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.186 |  -10.916 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.119 |   0.306 |  -10.797 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.794 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.138 |   0.446 |  -10.656 | 
     | Sum7_out1_reg[12]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.010 |   0.456 |  -10.646 | 
     +----------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Sum8_out1_reg[17]/C 
Endpoint:   Sum8_out1_reg[17]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.455
- Setup                         0.519
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.937
- Arrival Time                 33.823
= Slack Time                   11.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.114 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.114 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   23.347 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   23.347 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   25.126 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.024 |  14.037 |   25.151 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.009 |  16.046 |   27.160 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.086 |  16.132 |   27.246 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.966 |  19.098 |   30.212 | 
     | g2483/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.014 |  19.113 |   30.226 | 
     | g2483/Q             |   v   | n_309           | NO2I1HDX1 |  0.527 |  19.640 |   30.754 | 
     | FE_PHC146_n_309/A   |   v   | n_309           | DLY8HDX1  |  0.048 |  19.688 |   30.801 | 
     | FE_PHC146_n_309/Q   |   v   | FE_PHN146_n_309 | DLY8HDX1  | 14.058 |  33.745 |   44.859 | 
     | Sum8_out1_reg[17]/D |   v   | FE_PHN146_n_309 | DFRQHDX1  |  0.077 |  33.823 |   44.937 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.114 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.110 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.032 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.008 |   0.089 |  -11.025 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -10.929 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.187 |  -10.927 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.119 |   0.306 |  -10.808 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.805 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.138 |   0.446 |  -10.667 | 
     | Sum8_out1_reg[17]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.009 |   0.455 |  -10.658 | 
     +----------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Sum7_out1_reg[15]/C 
Endpoint:   Sum7_out1_reg[15]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.457
- Setup                         0.513
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.943
- Arrival Time                 33.805
= Slack Time                   11.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.138 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.139 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   23.372 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   23.372 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   25.151 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.024 |  14.037 |   25.176 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.009 |  16.046 |   27.185 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.086 |  16.132 |   27.270 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.966 |  19.098 |   30.237 | 
     | g2637/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.014 |  19.112 |   30.251 | 
     | g2637/Q             |   v   | n_155           | NO2I1HDX1 |  0.533 |  19.646 |   30.784 | 
     | FE_PHC196_n_155/A   |   v   | n_155           | DLY8HDX1  |  0.064 |  19.710 |   30.848 | 
     | FE_PHC196_n_155/Q   |   v   | FE_PHN196_n_155 | DLY8HDX1  | 14.029 |  33.739 |   44.877 | 
     | Sum7_out1_reg[15]/D |   v   | FE_PHN196_n_155 | DFRQHDX1  |  0.066 |  33.805 |   44.943 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.138 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.134 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.057 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.008 |   0.089 |  -11.049 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -10.954 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.187 |  -10.952 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.119 |   0.306 |  -10.833 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.830 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.138 |   0.446 |  -10.692 | 
     | Sum7_out1_reg[15]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.010 |   0.457 |  -10.682 | 
     +----------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Sum8_out1_reg[18]/C 
Endpoint:   Sum8_out1_reg[18]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.457
- Setup                         0.509
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.947
- Arrival Time                 33.798
= Slack Time                   11.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.149 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.149 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   23.383 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   23.383 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   25.162 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.024 |  14.037 |   25.186 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.009 |  16.046 |   27.195 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.086 |  16.132 |   27.281 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.966 |  19.098 |   30.247 | 
     | g2484/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.024 |  19.123 |   30.272 | 
     | g2484/Q             |   v   | n_308           | NO2I1HDX1 |  0.525 |  19.647 |   30.797 | 
     | FE_PHC148_n_308/A   |   v   | n_308           | DLY8HDX1  |  0.083 |  19.731 |   30.880 | 
     | FE_PHC148_n_308/Q   |   v   | FE_PHN148_n_308 | DLY8HDX1  | 14.004 |  33.735 |   44.884 | 
     | Sum8_out1_reg[18]/D |   v   | FE_PHN148_n_308 | DFRQHDX1  |  0.063 |  33.798 |   44.947 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.149 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.145 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.068 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.008 |   0.089 |  -11.060 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -10.964 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.187 |  -10.963 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.119 |   0.306 |  -10.843 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.840 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.138 |   0.446 |  -10.703 | 
     | Sum8_out1_reg[18]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.010 |   0.457 |  -10.692 | 
     +----------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Sum6_out1_reg[15]/C 
Endpoint:   Sum6_out1_reg[15]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.454
- Setup                         0.513
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.940
- Arrival Time                 33.763
= Slack Time                   11.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.177 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.177 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   23.411 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   23.411 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   25.190 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.024 |  14.037 |   25.214 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.009 |  16.046 |   27.223 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.086 |  16.132 |   27.309 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.966 |  19.098 |   30.275 | 
     | g2635/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.033 |  19.131 |   30.308 | 
     | g2635/Q             |   v   | n_157           | NO2I1HDX1 |  0.477 |  19.608 |   30.785 | 
     | FE_PHC187_n_157/A   |   v   | n_157           | DLY8HDX1  |  0.048 |  19.655 |   30.832 | 
     | FE_PHC187_n_157/Q   |   v   | FE_PHN187_n_157 | DLY8HDX1  | 14.002 |  33.657 |   44.834 | 
     | Sum6_out1_reg[15]/D |   v   | FE_PHN187_n_157 | DFRQHDX1  |  0.106 |  33.763 |   44.940 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.177 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.173 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.095 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.090 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -10.998 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -10.995 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -10.873 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.310 |  -10.867 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.140 |   0.450 |  -10.727 | 
     | Sum6_out1_reg[15]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.003 |   0.453 |  -10.724 | 
     +----------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Sum8_out1_reg[20]/C 
Endpoint:   Sum8_out1_reg[20]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.463
- Setup                         0.510
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.953
- Arrival Time                 33.773
= Slack Time                   11.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.180 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.180 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.233 |   23.413 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   23.414 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   25.193 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.024 |  14.037 |   25.217 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.009 |  16.046 |   27.226 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.086 |  16.132 |   27.312 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.966 |  19.098 |   30.278 | 
     | g2725/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.024 |  19.122 |   30.302 | 
     | g2725/Q             |   v   | n_67           | NO2I1HDX1 |  0.531 |  19.653 |   30.833 | 
     | FE_PHC167_n_67/A    |   v   | n_67           | DLY8HDX1  |  0.034 |  19.687 |   30.867 | 
     | FE_PHC167_n_67/Q    |   v   | FE_PHN167_n_67 | DLY8HDX1  | 14.009 |  33.696 |   44.876 | 
     | Sum8_out1_reg[20]/D |   v   | FE_PHN167_n_67 | DFRQHDX1  |  0.077 |  33.773 |   44.953 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.180 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.176 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.098 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.093 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.001 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -10.998 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -10.876 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.311 |  -10.869 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.143 |   0.454 |  -10.726 | 
     | Sum8_out1_reg[20]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.009 |   0.463 |  -10.717 | 
     +----------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Sum9_out1_reg[19]/C 
Endpoint:   Sum9_out1_reg[19]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.457
- Setup                         0.510
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.946
- Arrival Time                 33.751
= Slack Time                   11.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.195 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.195 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   23.428 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   23.429 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   25.208 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.024 |  14.037 |   25.232 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.009 |  16.046 |   27.241 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.086 |  16.132 |   27.327 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.966 |  19.098 |   30.293 | 
     | g2626/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.024 |  19.122 |   30.317 | 
     | g2626/Q             |   v   | n_166           | NO2I1HDX1 |  0.522 |  19.645 |   30.840 | 
     | FE_PHC136_n_166/A   |   v   | n_166           | DLY8HDX1  |  0.082 |  19.726 |   30.921 | 
     | FE_PHC136_n_166/Q   |   v   | FE_PHN136_n_166 | DLY8HDX1  | 14.009 |  33.735 |   44.930 | 
     | Sum9_out1_reg[19]/D |   v   | FE_PHN136_n_166 | DFRQHDX1  |  0.016 |  33.751 |   44.946 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.195 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.191 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.113 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.008 |   0.089 |  -11.106 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -11.010 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.187 |  -11.008 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.119 |   0.306 |  -10.889 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.886 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.138 |   0.446 |  -10.749 | 
     | Sum9_out1_reg[19]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.010 |   0.457 |  -10.738 | 
     +----------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Sum8_out1_reg[19]/C 
Endpoint:   Sum8_out1_reg[19]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.457
- Setup                         0.513
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.943
- Arrival Time                 33.748
= Slack Time                   11.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.195 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.195 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   23.428 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   23.429 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   25.208 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.024 |  14.037 |   25.232 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.009 |  16.046 |   27.241 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.086 |  16.132 |   27.327 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.966 |  19.098 |   30.293 | 
     | g2469/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.023 |  19.122 |   30.316 | 
     | g2469/Q             |   v   | n_323           | NO2I1HDX1 |  0.518 |  19.639 |   30.834 | 
     | FE_PHC186_n_323/A   |   v   | n_323           | DLY8HDX1  |  0.059 |  19.699 |   30.894 | 
     | FE_PHC186_n_323/Q   |   v   | FE_PHN186_n_323 | DLY8HDX1  | 14.026 |  33.725 |   44.920 | 
     | Sum8_out1_reg[19]/D |   v   | FE_PHN186_n_323 | DFRQHDX1  |  0.024 |  33.748 |   44.943 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.195 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.191 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.113 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.008 |   0.089 |  -11.106 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -11.010 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.187 |  -11.008 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.119 |   0.306 |  -10.889 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.886 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.138 |   0.446 |  -10.749 | 
     | Sum8_out1_reg[19]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.010 |   0.457 |  -10.738 | 
     +----------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Sum7_out1_reg[18]/C 
Endpoint:   Sum7_out1_reg[18]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.463
- Setup                         0.513
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.950
- Arrival Time                 33.728
= Slack Time                   11.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.222 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.222 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.233 |   23.455 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   23.455 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   25.234 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.024 |  14.037 |   25.259 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.009 |  16.046 |   27.268 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.086 |  16.132 |   27.354 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.966 |  19.098 |   30.320 | 
     | g2755/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.035 |  19.133 |   30.355 | 
     | g2755/Q             |   v   | n_37           | NO2I1HDX1 |  0.481 |  19.614 |   30.836 | 
     | FE_PHC192_n_37/A    |   v   | n_37           | DLY8HDX1  |  0.045 |  19.659 |   30.880 | 
     | FE_PHC192_n_37/Q    |   v   | FE_PHN192_n_37 | DLY8HDX1  | 14.017 |  33.676 |   44.898 | 
     | Sum7_out1_reg[18]/D |   v   | FE_PHN192_n_37 | DFRQHDX1  |  0.052 |  33.728 |   44.950 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.222 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.218 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.140 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.135 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.042 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -11.039 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -10.918 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.311 |  -10.910 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.143 |   0.454 |  -10.767 | 
     | Sum7_out1_reg[18]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.009 |   0.463 |  -10.759 | 
     +----------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Sum8_out1_reg[22]/C 
Endpoint:   Sum8_out1_reg[22]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.463
- Setup                         0.509
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.954
- Arrival Time                 33.724
= Slack Time                   11.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.230 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.230 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.233 |   23.463 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   23.463 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   25.243 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.024 |  14.037 |   25.267 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.009 |  16.046 |   27.276 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.086 |  16.132 |   27.362 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.966 |  19.098 |   30.328 | 
     | g2726/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.030 |  19.128 |   30.358 | 
     | g2726/Q             |   v   | n_66           | NO2I1HDX1 |  0.480 |  19.609 |   30.838 | 
     | FE_PHC212_n_66/A    |   v   | n_66           | DLY8HDX1  |  0.065 |  19.673 |   30.903 | 
     | FE_PHC212_n_66/Q    |   v   | FE_PHN212_n_66 | DLY8HDX1  | 13.994 |  33.668 |   44.897 | 
     | Sum8_out1_reg[22]/D |   v   | FE_PHN212_n_66 | DFRQHDX1  |  0.056 |  33.724 |   44.954 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.230 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.226 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.148 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.143 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.051 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -11.048 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -10.926 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.311 |  -10.919 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.143 |   0.454 |  -10.776 | 
     | Sum8_out1_reg[22]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.009 |   0.463 |  -10.767 | 
     +----------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Sum9_out1_reg[21]/C 
Endpoint:   Sum9_out1_reg[21]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.463
- Setup                         0.505
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.959
- Arrival Time                 33.717
= Slack Time                   11.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.242 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.242 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.233 |   23.475 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   23.476 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   25.255 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.024 |  14.037 |   25.279 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.009 |  16.046 |   27.288 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.086 |  16.132 |   27.374 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.966 |  19.098 |   30.340 | 
     | g2732/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.031 |  19.129 |   30.371 | 
     | g2732/Q             |   v   | n_60           | NO2I1HDX1 |  0.499 |  19.629 |   30.871 | 
     | FE_PHC147_n_60/A    |   v   | n_60           | DLY8HDX1  |  0.062 |  19.690 |   30.932 | 
     | FE_PHC147_n_60/Q    |   v   | FE_PHN147_n_60 | DLY8HDX1  | 13.973 |  33.663 |   44.905 | 
     | Sum9_out1_reg[21]/D |   v   | FE_PHN147_n_60 | DFRQHDX1  |  0.054 |  33.717 |   44.959 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.242 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.238 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.160 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.155 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.063 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -11.060 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -10.938 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.311 |  -10.931 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.143 |   0.454 |  -10.788 | 
     | Sum9_out1_reg[21]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.009 |   0.463 |  -10.779 | 
     +----------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Sum9_out1_reg[20]/C 
Endpoint:   Sum9_out1_reg[20]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.463
- Setup                         0.504
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.959
- Arrival Time                 33.661
= Slack Time                   11.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.298 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.298 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.233 |   23.531 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   23.532 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   25.311 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.024 |  14.037 |   25.335 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.009 |  16.046 |   27.344 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.086 |  16.132 |   27.430 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.966 |  19.098 |   30.396 | 
     | g2708/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.024 |  19.122 |   30.420 | 
     | g2708/Q             |   v   | n_84           | NO2I1HDX1 |  0.502 |  19.625 |   30.922 | 
     | FE_PHC124_n_84/A    |   v   | n_84           | DLY8HDX1  |  0.012 |  19.636 |   30.934 | 
     | FE_PHC124_n_84/Q    |   v   | FE_PHN124_n_84 | DLY8HDX1  | 13.971 |  33.608 |   44.906 | 
     | Sum9_out1_reg[20]/D |   v   | FE_PHN124_n_84 | DFRQHDX1  |  0.053 |  33.661 |   44.959 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.298 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.294 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.216 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.211 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.119 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -11.116 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -10.994 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.311 |  -10.987 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.143 |   0.454 |  -10.844 | 
     | Sum9_out1_reg[20]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.009 |   0.463 |  -10.835 | 
     +----------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Sum6_out1_reg[14]/C 
Endpoint:   Sum6_out1_reg[14]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.454
- Setup                         0.507
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.947
- Arrival Time                 33.634
= Slack Time                   11.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.313 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.313 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   23.546 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   23.547 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   25.326 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.024 |  14.037 |   25.350 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.009 |  16.046 |   27.359 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.086 |  16.132 |   27.445 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.966 |  19.098 |   30.411 | 
     | g2672/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.033 |  19.131 |   30.444 | 
     | g2672/Q             |   v   | n_120           | NO2I1HDX1 |  0.465 |  19.596 |   30.909 | 
     | FE_PHC159_n_120/A   |   v   | n_120           | DLY8HDX1  |  0.024 |  19.620 |   30.933 | 
     | FE_PHC159_n_120/Q   |   v   | FE_PHN159_n_120 | DLY8HDX1  | 13.963 |  33.584 |   44.897 | 
     | Sum6_out1_reg[14]/D |   v   | FE_PHN159_n_120 | DFRQHDX1  |  0.050 |  33.634 |   44.947 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.313 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.309 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.231 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.226 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.134 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -11.131 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -11.009 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.310 |  -11.002 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.140 |   0.450 |  -10.863 | 
     | Sum6_out1_reg[14]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.004 |   0.454 |  -10.859 | 
     +----------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Sum5_out1_reg[18]/C 
Endpoint:   Sum5_out1_reg[18]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.454
- Setup                         0.507
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.948
- Arrival Time                 33.622
= Slack Time                   11.325
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.325 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.326 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.233 |   23.559 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   23.559 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   25.338 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.024 |  14.037 |   25.363 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.009 |  16.046 |   27.372 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.086 |  16.132 |   27.457 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.966 |  19.098 |   30.424 | 
     | g2749/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.035 |  19.133 |   30.458 | 
     | g2749/Q             |   v   | n_43           | NO2I1HDX1 |  0.478 |  19.611 |   30.936 | 
     | FE_PHC235_n_43/A    |   v   | n_43           | DLY8HDX1  |  0.032 |  19.643 |   30.968 | 
     | FE_PHC235_n_43/Q    |   v   | FE_PHN235_n_43 | DLY8HDX1  | 13.965 |  33.608 |   44.933 | 
     | Sum5_out1_reg[18]/D |   v   | FE_PHN235_n_43 | DFRQHDX1  |  0.015 |  33.622 |   44.948 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.325 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.322 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.244 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.239 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.146 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -11.143 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -11.022 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.310 |  -11.015 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.140 |   0.450 |  -10.875 | 
     | Sum5_out1_reg[18]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.004 |   0.454 |  -10.871 | 
     +----------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Sum9_out1_reg[22]/C 
Endpoint:   Sum9_out1_reg[22]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.463
- Setup                         0.504
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.959
- Arrival Time                 33.633
= Slack Time                   11.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.326 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.326 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.233 |   23.560 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   23.560 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   25.339 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.024 |  14.037 |   25.364 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.009 |  16.046 |   27.373 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.086 |  16.132 |   27.458 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.966 |  19.098 |   30.425 | 
     | g2739/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.031 |  19.129 |   30.456 | 
     | g2739/Q             |   v   | n_53           | NO2I1HDX1 |  0.500 |  19.629 |   30.955 | 
     | FE_PHC214_n_53/A    |   v   | n_53           | DLY8HDX1  |  0.007 |  19.636 |   30.962 | 
     | FE_PHC214_n_53/Q    |   v   | FE_PHN214_n_53 | DLY8HDX1  | 13.967 |  33.603 |   44.929 | 
     | Sum9_out1_reg[22]/D |   v   | FE_PHN214_n_53 | DFRQHDX1  |  0.030 |  33.633 |   44.959 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.326 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.323 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.245 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.240 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.147 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -11.144 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -11.023 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.311 |  -11.015 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.143 |   0.454 |  -10.872 | 
     | Sum9_out1_reg[22]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.009 |   0.463 |  -10.863 | 
     +----------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Sum7_out1_reg[19]/C 
Endpoint:   Sum7_out1_reg[19]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.463
- Setup                         0.505
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.958
- Arrival Time                 33.611
= Slack Time                   11.347
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.347 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.347 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.233 |   23.581 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   23.581 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   25.360 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.024 |  14.037 |   25.384 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.009 |  16.046 |   27.393 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.086 |  16.132 |   27.479 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.966 |  19.098 |   30.445 | 
     | g2754/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.035 |  19.133 |   30.480 | 
     | g2754/Q             |   v   | n_38           | NO2I1HDX1 |  0.437 |  19.570 |   30.917 | 
     | FE_PHC171_n_38/A    |   v   | n_38           | DLY8HDX1  |  0.041 |  19.611 |   30.958 | 
     | FE_PHC171_n_38/Q    |   v   | FE_PHN171_n_38 | DLY8HDX1  | 13.959 |  33.570 |   44.917 | 
     | Sum7_out1_reg[19]/D |   v   | FE_PHN171_n_38 | DFRQHDX1  |  0.041 |  33.611 |   44.958 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.347 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.343 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.266 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.260 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.168 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -11.165 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -11.043 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.311 |  -11.036 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.143 |   0.454 |  -10.893 | 
     | Sum7_out1_reg[19]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.009 |   0.463 |  -10.884 | 
     +----------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Sum7_out1_reg[22]/C 
Endpoint:   Sum7_out1_reg[22]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.459
- Setup                         0.499
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.960
- Arrival Time                 33.588
= Slack Time                   11.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.372 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.372 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.233 |   23.605 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   23.605 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   25.384 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.024 |  14.037 |   25.409 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.009 |  16.046 |   27.418 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.086 |  16.132 |   27.504 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.966 |  19.098 |   30.470 | 
     | g2751/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.030 |  19.128 |   30.500 | 
     | g2751/Q             |   v   | n_41           | NO2I1HDX1 |  0.465 |  19.594 |   30.965 | 
     | FE_PHC224_n_41/A    |   v   | n_41           | DLY8HDX1  |  0.065 |  19.659 |   31.030 | 
     | FE_PHC224_n_41/Q    |   v   | FE_PHN224_n_41 | DLY8HDX1  | 13.929 |  33.588 |   44.959 | 
     | Sum7_out1_reg[22]/D |   v   | FE_PHN224_n_41 | DFRQHDX1  |  0.001 |  33.588 |   44.960 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.372 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.368 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.290 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.285 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.192 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -11.189 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -11.068 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.311 |  -11.060 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.143 |   0.454 |  -10.917 | 
     | Sum7_out1_reg[22]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.004 |   0.459 |  -10.913 | 
     +----------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Sum7_out1_reg[20]/C 
Endpoint:   Sum7_out1_reg[20]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.461
- Setup                         0.505
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.956
- Arrival Time                 33.581
= Slack Time                   11.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.375 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.375 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   23.608 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   23.609 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   25.388 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.024 |  14.037 |   25.412 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.009 |  16.046 |   27.421 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.086 |  16.132 |   27.507 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.966 |  19.098 |   30.473 | 
     | g2676/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.035 |  19.133 |   30.508 | 
     | g2676/Q             |   v   | n_116           | NO2I1HDX1 |  0.460 |  19.593 |   30.968 | 
     | FE_PHC154_n_116/A   |   v   | n_116           | DLY8HDX1  |  0.020 |  19.613 |   30.988 | 
     | FE_PHC154_n_116/Q   |   v   | FE_PHN154_n_116 | DLY8HDX1  | 13.966 |  33.580 |   44.955 | 
     | Sum7_out1_reg[20]/D |   v   | FE_PHN154_n_116 | DFRQHDX1  |  0.001 |  33.581 |   44.956 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.375 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.371 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.293 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.288 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.196 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -11.193 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -11.071 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.311 |  -11.064 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.143 |   0.454 |  -10.921 | 
     | Sum7_out1_reg[20]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.007 |   0.461 |  -10.914 | 
     +----------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Sum5_out1_reg[20]/C 
Endpoint:   Sum5_out1_reg[20]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.462
- Setup                         0.499
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.963
- Arrival Time                 33.580
= Slack Time                   11.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.382 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.383 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.233 |   23.616 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   23.616 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   25.395 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.024 |  14.037 |   25.420 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.009 |  16.046 |   27.429 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.086 |  16.132 |   27.514 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.966 |  19.098 |   30.481 | 
     | g2723/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.036 |  19.134 |   30.517 | 
     | g2723/Q             |   v   | n_69           | NO2I1HDX1 |  0.439 |  19.573 |   30.956 | 
     | FE_PHC237_n_69/A    |   v   | n_69           | DLY8HDX1  |  0.028 |  19.601 |   30.984 | 
     | FE_PHC237_n_69/Q    |   v   | FE_PHN237_n_69 | DLY8HDX1  | 13.925 |  33.526 |   44.908 | 
     | Sum5_out1_reg[20]/D |   v   | FE_PHN237_n_69 | DFRQHDX1  |  0.055 |  33.580 |   44.963 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.382 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.379 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.301 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.296 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.203 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -11.200 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -11.079 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.311 |  -11.071 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.143 |   0.454 |  -10.928 | 
     | Sum5_out1_reg[20]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.008 |   0.462 |  -10.921 | 
     +----------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Sum6_out1_reg[16]/C 
Endpoint:   Sum6_out1_reg[16]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.453
- Setup                         0.510
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.943
- Arrival Time                 33.560
= Slack Time                   11.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.383 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.383 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   23.617 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   23.617 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   25.396 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.024 |  14.037 |   25.420 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.009 |  16.046 |   27.429 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.086 |  16.132 |   27.515 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.966 |  19.098 |   30.481 | 
     | g2673/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.031 |  19.130 |   30.513 | 
     | g2673/Q             |   v   | n_119           | NO2I1HDX1 |  0.431 |  19.561 |   30.944 | 
     | FE_PHC165_n_119/A   |   v   | n_119           | DLY8HDX1  |  0.001 |  19.562 |   30.945 | 
     | FE_PHC165_n_119/Q   |   v   | FE_PHN165_n_119 | DLY8HDX1  | 13.977 |  33.539 |   44.922 | 
     | Sum6_out1_reg[16]/D |   v   | FE_PHN165_n_119 | DFRQHDX1  |  0.021 |  33.560 |   44.943 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.383 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.379 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.302 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.296 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.204 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -11.201 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -11.079 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.310 |  -11.073 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.140 |   0.450 |  -10.933 | 
     | Sum6_out1_reg[16]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.003 |   0.453 |  -10.930 | 
     +----------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Sum5_out1_reg[19]/C 
Endpoint:   Sum5_out1_reg[19]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.454
- Setup                         0.503
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.951
- Arrival Time                 33.558
= Slack Time                   11.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.393 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.393 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   23.626 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   23.626 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   25.406 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.024 |  14.037 |   25.430 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.009 |  16.046 |   27.439 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.086 |  16.132 |   27.525 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.966 |  19.098 |   30.491 | 
     | g2681/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.034 |  19.132 |   30.525 | 
     | g2681/Q             |   v   | n_111           | NO2I1HDX1 |  0.444 |  19.576 |   30.969 | 
     | FE_PHC228_n_111/A   |   v   | n_111           | DLY8HDX1  |  0.012 |  19.588 |   30.981 | 
     | FE_PHC228_n_111/Q   |   v   | FE_PHN228_n_111 | DLY8HDX1  | 13.939 |  33.527 |   44.920 | 
     | Sum5_out1_reg[19]/D |   v   | FE_PHN228_n_111 | DFRQHDX1  |  0.031 |  33.558 |   44.951 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.393 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.389 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.311 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.306 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.214 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -11.211 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -11.089 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.310 |  -11.082 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.140 |   0.450 |  -10.943 | 
     | Sum5_out1_reg[19]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.004 |   0.454 |  -10.938 | 
     +----------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Sum9_out1_reg[17]/C 
Endpoint:   Sum9_out1_reg[17]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.457
- Setup                         0.498
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.959
- Arrival Time                 33.508
= Slack Time                   11.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.450 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.450 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.233 |   23.684 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   23.684 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   25.463 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.024 |  14.037 |   25.488 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.009 |  16.046 |   27.497 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.086 |  16.132 |   27.582 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.966 |  19.098 |   30.548 | 
     | g2694/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.024 |  19.122 |   30.573 | 
     | g2694/Q             |   v   | n_98           | NO2I1HDX1 |  0.437 |  19.560 |   31.010 | 
     | FE_PHC120_n_98/A    |   v   | n_98           | DLY8HDX1  |  0.009 |  19.569 |   31.019 | 
     | FE_PHC120_n_98/Q    |   v   | FE_PHN120_n_98 | DLY8HDX1  | 13.916 |  33.485 |   44.935 | 
     | Sum9_out1_reg[17]/D |   v   | FE_PHN120_n_98 | DFRQHDX1  |  0.023 |  33.508 |   44.959 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.450 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.446 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.369 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.008 |   0.089 |  -11.361 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -11.266 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.187 |  -11.264 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.119 |   0.306 |  -11.144 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -11.142 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.138 |   0.446 |  -11.004 | 
     | Sum9_out1_reg[17]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.010 |   0.457 |  -10.994 | 
     +----------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin Sum6_out1_reg[13]/C 
Endpoint:   Sum6_out1_reg[13]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.453
- Setup                         0.499
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.955
- Arrival Time                 33.486
= Slack Time                   11.469
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.469 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.469 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.233 |   23.702 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   23.702 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   25.481 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.024 |  14.037 |   25.506 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.009 |  16.046 |   27.515 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.086 |  16.132 |   27.601 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.966 |  19.098 |   30.567 | 
     | g2722/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.033 |  19.132 |   30.600 | 
     | g2722/Q             |   v   | n_70           | NO2I1HDX1 |  0.422 |  19.554 |   31.022 | 
     | FE_PHC153_n_70/A    |   v   | n_70           | DLY8HDX1  |  0.001 |  19.554 |   31.023 | 
     | FE_PHC153_n_70/Q    |   v   | FE_PHN153_n_70 | DLY8HDX1  | 13.905 |  33.459 |   44.928 | 
     | Sum6_out1_reg[13]/D |   v   | FE_PHN153_n_70 | DFRQHDX1  |  0.027 |  33.486 |   44.955 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.469 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.465 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.387 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.382 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.289 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -11.286 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -11.165 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.310 |  -11.158 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.140 |   0.450 |  -11.019 | 
     | Sum6_out1_reg[13]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.003 |   0.453 |  -11.015 | 
     +----------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Sum7_out1_reg[21]/C 
Endpoint:   Sum7_out1_reg[21]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.461
- Setup                         0.499
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.962
- Arrival Time                 33.491
= Slack Time                   11.471
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.471 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.471 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   23.705 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   23.705 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   25.484 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.024 |  14.037 |   25.508 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.009 |  16.046 |   27.517 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.086 |  16.132 |   27.603 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.966 |  19.098 |   30.569 | 
     | g2638/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.035 |  19.133 |   30.604 | 
     | g2638/Q             |   v   | n_154           | NO2I1HDX1 |  0.412 |  19.545 |   31.016 | 
     | FE_PHC149_n_154/A   |   v   | n_154           | DLY8HDX1  |  0.029 |  19.574 |   31.045 | 
     | FE_PHC149_n_154/Q   |   v   | FE_PHN149_n_154 | DLY8HDX1  | 13.916 |  33.490 |   44.961 | 
     | Sum7_out1_reg[21]/D |   v   | FE_PHN149_n_154 | DFRQHDX1  |  0.001 |  33.491 |   44.962 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.471 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.467 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.389 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.384 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.292 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -11.289 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -11.167 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.311 |  -11.160 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.143 |   0.454 |  -11.017 | 
     | Sum7_out1_reg[21]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.007 |   0.461 |  -11.010 | 
     +----------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin Sum6_out1_reg[20]/C 
Endpoint:   Sum6_out1_reg[20]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.461
- Setup                         0.496
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.965
- Arrival Time                 33.426
= Slack Time                   11.539
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.539 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.539 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   23.773 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   23.773 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   25.552 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.024 |  14.037 |   25.577 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.009 |  16.046 |   27.586 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.086 |  16.132 |   27.671 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.966 |  19.098 |   30.638 | 
     | g2467/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.036 |  19.134 |   30.673 | 
     | g2467/Q             |   v   | FE_PHN158_n_325 | NO2I1HDX1 |  0.393 |  19.527 |   31.066 | 
     | FE_PHC158_n_325/A   |   v   | FE_PHN158_n_325 | DLY8HDX1  |  0.000 |  19.528 |   31.067 | 
     | FE_PHC158_n_325/Q   |   v   | n_325           | DLY8HDX1  | 13.897 |  33.425 |   44.964 | 
     | Sum6_out1_reg[20]/D |   v   | n_325           | DFRQHDX1  |  0.001 |  33.426 |   44.965 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.539 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.535 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.458 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.453 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.360 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -11.357 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -11.235 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.311 |  -11.228 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.143 |   0.454 |  -11.085 | 
     | Sum6_out1_reg[20]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.007 |   0.461 |  -11.078 | 
     +----------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Sum6_out1_reg[19]/C 
Endpoint:   Sum6_out1_reg[19]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.461
- Setup                         0.495
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.966
- Arrival Time                 33.400
= Slack Time                   11.566
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.566 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.566 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.233 |   23.800 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   23.800 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   25.579 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.024 |  14.037 |   25.604 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.009 |  16.046 |   27.613 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.086 |  16.132 |   27.698 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.966 |  19.098 |   30.664 | 
     | g2698/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.035 |  19.134 |   30.700 | 
     | g2698/Q             |   v   | FE_PHN125_n_94 | NO2I1HDX1 |  0.354 |  19.488 |   31.054 | 
     | FE_PHC125_n_94/A    |   v   | FE_PHN125_n_94 | DLY8HDX1  |  0.000 |  19.488 |   31.054 | 
     | FE_PHC125_n_94/Q    |   v   | n_94           | DLY8HDX1  | 13.885 |  33.373 |   44.939 | 
     | Sum6_out1_reg[19]/D |   v   | n_94           | DFRQHDX1  |  0.027 |  33.400 |   44.966 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.566 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.562 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.485 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.479 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.387 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -11.384 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -11.262 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.311 |  -11.255 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.143 |   0.454 |  -11.112 | 
     | Sum6_out1_reg[19]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.007 |   0.461 |  -11.105 | 
     +----------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin Sum8_out1_reg[21]/C 
Endpoint:   Sum8_out1_reg[21]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.463
- Setup                         0.491
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.972
- Arrival Time                 33.393
= Slack Time                   11.579
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.579 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.579 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   23.813 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   23.813 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   25.592 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.024 |  14.037 |   25.617 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.009 |  16.046 |   27.626 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.086 |  16.132 |   27.711 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.966 |  19.098 |   30.678 | 
     | g2623/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.029 |  19.127 |   30.706 | 
     | g2623/Q             |   v   | n_169           | NO2I1HDX1 |  0.400 |  19.527 |   31.106 | 
     | FE_PHC133_n_169/A   |   v   | n_169           | DLY8HDX1  |  0.000 |  19.527 |   31.107 | 
     | FE_PHC133_n_169/Q   |   v   | FE_PHN133_n_169 | DLY8HDX1  | 13.865 |  33.393 |   44.972 | 
     | Sum8_out1_reg[21]/D |   v   | FE_PHN133_n_169 | DFRQHDX1  |  0.000 |  33.393 |   44.972 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.579 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.575 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.498 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.493 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.400 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -11.397 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -11.275 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.311 |  -11.268 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.143 |   0.454 |  -11.125 | 
     | Sum8_out1_reg[21]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.009 |   0.463 |  -11.116 | 
     +----------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Sum5_out1_reg[21]/C 
Endpoint:   Sum5_out1_reg[21]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.462
- Setup                         0.490
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.973
- Arrival Time                 33.349
= Slack Time                   11.624
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.624 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.624 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   23.858 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   23.858 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   25.637 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.024 |  14.037 |   25.661 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.009 |  16.046 |   27.670 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.086 |  16.132 |   27.756 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.966 |  19.098 |   30.722 | 
     | g2683/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.036 |  19.134 |   30.758 | 
     | g2683/Q             |   v   | n_109           | NO2I1HDX1 |  0.362 |  19.496 |   31.120 | 
     | FE_PHC243_n_109/A   |   v   | n_109           | DLY8HDX1  |  0.000 |  19.497 |   31.121 | 
     | FE_PHC243_n_109/Q   |   v   | FE_PHN243_n_109 | DLY8HDX1  | 13.852 |  33.348 |   44.972 | 
     | Sum5_out1_reg[21]/D |   v   | FE_PHN243_n_109 | DFRQHDX1  |  0.000 |  33.349 |   44.973 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.624 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.620 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.542 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.537 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.445 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -11.442 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -11.320 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.311 |  -11.313 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.143 |   0.454 |  -11.170 | 
     | Sum5_out1_reg[21]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.008 |   0.462 |  -11.162 | 
     +----------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Sum6_out1_reg[21]/C 
Endpoint:   Sum6_out1_reg[21]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.461
- Setup                         0.487
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.974
- Arrival Time                 33.261
= Slack Time                   11.713
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.713 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.713 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.233 |   23.947 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   23.947 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   25.726 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.024 |  14.037 |   25.751 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.009 |  16.046 |   27.760 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.086 |  16.132 |   27.845 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.966 |  19.098 |   30.812 | 
     | g2753/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.036 |  19.134 |   30.847 | 
     | g2753/Q             |   v   | FE_PHN107_n_39 | NO2I1HDX1 |  0.306 |  19.440 |   31.153 | 
     | FE_PHC107_n_39/A    |   v   | FE_PHN107_n_39 | DLY8HDX1  |  0.000 |  19.440 |   31.153 | 
     | FE_PHC107_n_39/Q    |   v   | n_39           | DLY8HDX1  | 13.820 |  33.260 |   44.974 | 
     | Sum6_out1_reg[21]/D |   v   | n_39           | DFRQHDX1  |  0.000 |  33.261 |   44.974 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.713 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -11.709 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -11.632 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.627 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -11.534 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -11.531 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -11.409 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.311 |  -11.402 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.143 |   0.454 |  -11.259 | 
     | Sum6_out1_reg[21]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.007 |   0.461 |  -11.253 | 
     +----------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Sum6_out1_reg[2]/C 
Endpoint:   Sum6_out1_reg[2]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.450
- Setup                         0.527
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.922
- Arrival Time                 31.809
= Slack Time                   13.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.113 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.113 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.234 |   25.347 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   25.347 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   27.126 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.050 |  14.062 |   27.176 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.768 |  16.831 |   29.944 | 
     | g2504/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.091 |  16.922 |   30.035 | 
     | g2504/Q            |   v   | n_288           | NO2I1HDX1 |  0.580 |  17.502 |   30.615 | 
     | FE_PHC217_n_288/A  |   v   | n_288           | DLY8HDX1  |  0.095 |  17.597 |   30.710 | 
     | FE_PHC217_n_288/Q  |   v   | FE_PHN217_n_288 | DLY8HDX1  | 14.097 |  31.694 |   44.807 | 
     | Sum6_out1_reg[2]/D |   v   | FE_PHN217_n_288 | DFRQHDX1  |  0.115 |  31.809 |   44.922 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.113 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -13.109 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -13.031 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.026 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -12.934 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -12.931 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.119 |   0.301 |  -12.812 | 
     | clk__L4_I5/A       |   v   | clk__L3_N1 | INHDX12  | 0.006 |   0.308 |  -12.806 | 
     | clk__L4_I5/Q       |   ^   | clk__L4_N5 | INHDX12  | 0.139 |   0.446 |  -12.667 | 
     | Sum6_out1_reg[2]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.004 |   0.450 |  -12.663 | 
     +---------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Sum4_out1_reg[4]/C 
Endpoint:   Sum4_out1_reg[4]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.448
- Setup                         0.526
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.922
- Arrival Time                 31.753
= Slack Time                   13.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                |           |        |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset          |           |        |   0.000 |   13.169 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   13.169 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.234 |   25.402 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   25.403 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   27.182 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset  | BUHDX1    |  0.050 |  14.062 |   27.231 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset  | BUHDX1    |  2.768 |  16.831 |   30.000 | 
     | g2747/B            |   ^   | FE_OFN4_reset  | NO2I1HDX1 |  0.097 |  16.928 |   30.097 | 
     | g2747/Q            |   v   | n_45           | NO2I1HDX1 |  0.607 |  17.534 |   30.703 | 
     | FE_PHC240_n_45/A   |   v   | n_45           | DLY8HDX1  |  0.059 |  17.594 |   30.763 | 
     | FE_PHC240_n_45/Q   |   v   | FE_PHN240_n_45 | DLY8HDX1  | 14.100 |  31.693 |   44.862 | 
     | Sum4_out1_reg[4]/D |   v   | FE_PHN240_n_45 | DFRQHDX1  |  0.060 |  31.753 |   44.922 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.169 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -13.165 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -13.087 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.082 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -12.990 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -12.986 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.119 |   0.301 |  -12.868 | 
     | clk__L4_I5/A       |   v   | clk__L3_N1 | INHDX12  | 0.006 |   0.308 |  -12.861 | 
     | clk__L4_I5/Q       |   ^   | clk__L4_N5 | INHDX12  | 0.139 |   0.446 |  -12.723 | 
     | Sum4_out1_reg[4]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.002 |   0.448 |  -12.721 | 
     +---------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Sum4_out1_reg[5]/C 
Endpoint:   Sum4_out1_reg[5]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.457
- Setup                         0.522
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.934
- Arrival Time                 31.753
= Slack Time                   13.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                |           |        |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset          |           |        |   0.000 |   13.182 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   13.182 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.233 |   25.415 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   25.415 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   27.194 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset  | BUHDX1    |  0.050 |  14.062 |   27.244 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset  | BUHDX1    |  2.768 |  16.831 |   30.013 | 
     | g2760/B            |   ^   | FE_OFN4_reset  | NO2I1HDX1 |  0.096 |  16.927 |   30.109 | 
     | g2760/Q            |   v   | n_32           | NO2I1HDX1 |  0.561 |  17.488 |   30.669 | 
     | FE_PHC245_n_32/A   |   v   | n_32           | DLY8HDX1  |  0.080 |  17.567 |   30.749 | 
     | FE_PHC245_n_32/Q   |   v   | FE_PHN245_n_32 | DLY8HDX1  | 14.074 |  31.641 |   44.822 | 
     | Sum4_out1_reg[5]/D |   v   | FE_PHN245_n_32 | DFRQHDX1  |  0.112 |  31.753 |   44.934 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.182 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -13.178 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -13.100 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.095 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -13.002 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -12.999 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.119 |   0.301 |  -12.880 | 
     | clk__L4_I4/A       |   v   | clk__L3_N1 | INHDX12  | 0.008 |   0.309 |  -12.873 | 
     | clk__L4_I4/Q       |   ^   | clk__L4_N4 | INHDX12  | 0.141 |   0.450 |  -12.731 | 
     | Sum4_out1_reg[5]/C |   ^   | clk__L4_N4 | DFRQHDX1 | 0.006 |   0.457 |  -12.725 | 
     +---------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Sum6_out1_reg[3]/C 
Endpoint:   Sum6_out1_reg[3]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.456
- Setup                         0.521
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.935
- Arrival Time                 31.709
= Slack Time                   13.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                |           |        |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset          |           |        |   0.000 |   13.226 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   13.226 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.233 |   25.460 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   25.460 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   27.239 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset  | BUHDX1    |  0.050 |  14.062 |   27.289 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset  | BUHDX1    |  2.768 |  16.831 |   30.057 | 
     | g2702/B            |   ^   | FE_OFN4_reset  | NO2I1HDX1 |  0.091 |  16.922 |   30.148 | 
     | g2702/Q            |   v   | n_90           | NO2I1HDX1 |  0.548 |  17.470 |   30.697 | 
     | FE_PHC194_n_90/A   |   v   | n_90           | DLY8HDX1  |  0.081 |  17.551 |   30.778 | 
     | FE_PHC194_n_90/Q   |   v   | FE_PHN194_n_90 | DLY8HDX1  | 14.065 |  31.616 |   44.842 | 
     | Sum6_out1_reg[3]/D |   v   | FE_PHN194_n_90 | DFRQHDX1  |  0.092 |  31.709 |   44.935 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.226 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -13.222 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -13.145 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.139 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -13.047 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -13.044 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -12.922 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0 | INHDX12  | 0.002 |   0.305 |  -12.921 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0 | INHDX12  | 0.142 |   0.447 |  -12.779 | 
     | Sum6_out1_reg[3]/C |   ^   | clk__L4_N0 | DFRQHDX1 | 0.008 |   0.456 |  -12.771 | 
     +---------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Sum6_out1_reg[7]/C 
Endpoint:   Sum6_out1_reg[7]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.448
- Setup                         0.520
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.929
- Arrival Time                 31.694
= Slack Time                   13.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.235 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.235 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.234 |   25.468 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   25.468 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   27.247 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.050 |  14.063 |   27.297 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.768 |  16.831 |   30.066 | 
     | g2678/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.099 |  16.930 |   30.164 | 
     | g2678/Q            |   v   | n_114           | NO2I1HDX1 |  0.535 |  17.465 |   30.699 | 
     | FE_PHC184_n_114/A  |   v   | n_114           | DLY8HDX1  |  0.078 |  17.543 |   30.777 | 
     | FE_PHC184_n_114/Q  |   v   | FE_PHN184_n_114 | DLY8HDX1  | 14.051 |  31.593 |   44.828 | 
     | Sum6_out1_reg[7]/D |   v   | FE_PHN184_n_114 | DFRQHDX1  |  0.101 |  31.694 |   44.929 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.235 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -13.231 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -13.153 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.148 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -13.055 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -13.052 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -12.931 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0 | INHDX12  | 0.002 |   0.305 |  -12.929 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0 | INHDX12  | 0.142 |   0.447 |  -12.787 | 
     | Sum6_out1_reg[7]/C |   ^   | clk__L4_N0 | DFRQHDX1 | 0.001 |   0.448 |  -12.787 | 
     +---------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Sum7_out1_reg[5]/C 
Endpoint:   Sum7_out1_reg[5]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.466
- Setup                         0.518
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.949
- Arrival Time                 31.714
= Slack Time                   13.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.235 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.235 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   25.468 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   25.469 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   27.248 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.050 |  14.062 |   27.297 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.768 |  16.831 |   30.066 | 
     | g2506/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.063 |  16.894 |   30.129 | 
     | g2506/Q            |   v   | n_286           | NO2I1HDX1 |  0.592 |  17.486 |   30.721 | 
     | FE_PHC219_n_286/A  |   v   | n_286           | DLY8HDX1  |  0.065 |  17.551 |   30.786 | 
     | FE_PHC219_n_286/Q  |   v   | FE_PHN219_n_286 | DLY8HDX1  | 14.065 |  31.616 |   44.851 | 
     | Sum7_out1_reg[5]/D |   v   | FE_PHN219_n_286 | DFRQHDX1  |  0.098 |  31.714 |   44.949 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |             |          |       |  Time   |   Time   | 
     |--------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk         |          |       |   0.000 |  -13.235 | 
     | clk__L1_I0/A       |   ^   | clk         | INHDX12  | 0.004 |   0.004 |  -13.231 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0  | INHDX12  | 0.078 |   0.082 |  -13.153 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0  | INHDX12  | 0.008 |   0.089 |  -13.146 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1  | INHDX12  | 0.096 |   0.185 |  -13.050 | 
     | clk__L3_I3/A       |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.188 |  -13.047 | 
     | clk__L3_I3/Q       |   v   | clk__L3_N3  | INHDX12  | 0.122 |   0.310 |  -12.925 | 
     | clk__L4_I11/A      |   v   | clk__L3_N3  | INHDX12  | 0.002 |   0.312 |  -12.923 | 
     | clk__L4_I11/Q      |   ^   | clk__L4_N11 | INHDX12  | 0.146 |   0.458 |  -12.777 | 
     | Sum7_out1_reg[5]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.008 |   0.467 |  -12.768 | 
     +----------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Sum4_out1_reg[3]/C 
Endpoint:   Sum4_out1_reg[3]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.457
- Setup                         0.521
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.937
- Arrival Time                 31.687
= Slack Time                   13.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.250 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.250 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   25.483 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   25.484 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   27.263 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.050 |  14.062 |   27.312 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.768 |  16.831 |   30.081 | 
     | g2668/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.097 |  16.928 |   30.178 | 
     | g2668/Q            |   v   | n_124           | NO2I1HDX1 |  0.557 |  17.484 |   30.734 | 
     | FE_PHC239_n_124/A  |   v   | n_124           | DLY8HDX1  |  0.064 |  17.549 |   30.798 | 
     | FE_PHC239_n_124/Q  |   v   | FE_PHN239_n_124 | DLY8HDX1  | 14.069 |  31.618 |   44.867 | 
     | Sum4_out1_reg[3]/D |   v   | FE_PHN239_n_124 | DFRQHDX1  |  0.069 |  31.687 |   44.937 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.250 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -13.246 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -13.168 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.163 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -13.071 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -13.067 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.119 |   0.301 |  -12.949 | 
     | clk__L4_I4/A       |   v   | clk__L3_N1 | INHDX12  | 0.008 |   0.309 |  -12.941 | 
     | clk__L4_I4/Q       |   ^   | clk__L4_N4 | INHDX12  | 0.141 |   0.450 |  -12.800 | 
     | Sum4_out1_reg[3]/C |   ^   | clk__L4_N4 | DFRQHDX1 | 0.007 |   0.457 |  -12.793 | 
     +---------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Sum6_out1_reg[5]/C 
Endpoint:   Sum6_out1_reg[5]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.455
- Setup                         0.518
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.937
- Arrival Time                 31.684
= Slack Time                   13.253
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                |           |        |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset          |           |        |   0.000 |   13.253 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   13.254 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.234 |   25.487 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   25.487 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   27.266 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset  | BUHDX1    |  0.050 |  14.062 |   27.316 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset  | BUHDX1    |  2.768 |  16.831 |   30.084 | 
     | g2703/B            |   ^   | FE_OFN4_reset  | NO2I1HDX1 |  0.094 |  16.925 |   30.178 | 
     | g2703/Q            |   v   | n_89           | NO2I1HDX1 |  0.536 |  17.460 |   30.714 | 
     | FE_PHC169_n_89/A   |   v   | n_89           | DLY8HDX1  |  0.089 |  17.549 |   30.803 | 
     | FE_PHC169_n_89/Q   |   v   | FE_PHN169_n_89 | DLY8HDX1  | 14.045 |  31.595 |   44.848 | 
     | Sum6_out1_reg[5]/D |   v   | FE_PHN169_n_89 | DFRQHDX1  |  0.089 |  31.684 |   44.937 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.253 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -13.250 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -13.172 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.167 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -13.074 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -13.071 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -12.950 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0 | INHDX12  | 0.002 |   0.305 |  -12.948 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0 | INHDX12  | 0.142 |   0.447 |  -12.806 | 
     | Sum6_out1_reg[5]/C |   ^   | clk__L4_N0 | DFRQHDX1 | 0.008 |   0.455 |  -12.798 | 
     +---------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Sum7_out1_reg[4]/C 
Endpoint:   Sum7_out1_reg[4]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.467
- Setup                         0.525
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.942
- Arrival Time                 31.685
= Slack Time                   13.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.257 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.257 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.234 |   25.490 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   25.491 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   27.270 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.050 |  14.062 |   27.319 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.768 |  16.831 |   30.088 | 
     | g2482/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.067 |  16.898 |   30.154 | 
     | g2482/Q            |   v   | n_310           | NO2I1HDX1 |  0.562 |  17.460 |   30.717 | 
     | FE_PHC203_n_310/A  |   v   | n_310           | DLY8HDX1  |  0.035 |  17.495 |   30.752 | 
     | FE_PHC203_n_310/Q  |   v   | FE_PHN203_n_310 | DLY8HDX1  | 14.098 |  31.593 |   44.850 | 
     | Sum7_out1_reg[4]/D |   v   | FE_PHN203_n_310 | DFRQHDX1  |  0.092 |  31.685 |   44.942 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |             |          |       |  Time   |   Time   | 
     |--------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk         |          |       |   0.000 |  -13.257 | 
     | clk__L1_I0/A       |   ^   | clk         | INHDX12  | 0.004 |   0.004 |  -13.253 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0  | INHDX12  | 0.078 |   0.082 |  -13.175 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0  | INHDX12  | 0.008 |   0.089 |  -13.168 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1  | INHDX12  | 0.096 |   0.185 |  -13.072 | 
     | clk__L3_I3/A       |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.188 |  -13.069 | 
     | clk__L3_I3/Q       |   v   | clk__L3_N3  | INHDX12  | 0.122 |   0.310 |  -12.947 | 
     | clk__L4_I11/A      |   v   | clk__L3_N3  | INHDX12  | 0.002 |   0.312 |  -12.945 | 
     | clk__L4_I11/Q      |   ^   | clk__L4_N11 | INHDX12  | 0.146 |   0.458 |  -12.799 | 
     | Sum7_out1_reg[4]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.009 |   0.467 |  -12.790 | 
     +----------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Sum5_out1_reg[9]/C 
Endpoint:   Sum5_out1_reg[9]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.449
- Setup                         0.512
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.937
- Arrival Time                 31.641
= Slack Time                   13.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.296 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.296 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   25.529 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   25.529 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   27.309 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.050 |  14.062 |   27.358 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.768 |  16.831 |   30.127 | 
     | g2633/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.092 |  16.923 |   30.219 | 
     | g2633/Q            |   v   | n_159           | NO2I1HDX1 |  0.588 |  17.511 |   30.806 | 
     | FE_PHC202_n_159/A  |   v   | n_159           | DLY8HDX1  |  0.062 |  17.573 |   30.868 | 
     | FE_PHC202_n_159/Q  |   v   | FE_PHN202_n_159 | DLY8HDX1  | 14.019 |  31.591 |   44.887 | 
     | Sum5_out1_reg[9]/D |   v   | FE_PHN202_n_159 | DFRQHDX1  |  0.050 |  31.641 |   44.937 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.296 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -13.292 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -13.214 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.209 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -13.117 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -13.114 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -12.992 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0 | INHDX12  | 0.002 |   0.305 |  -12.990 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0 | INHDX12  | 0.142 |   0.447 |  -12.848 | 
     | Sum5_out1_reg[9]/C |   ^   | clk__L4_N0 | DFRQHDX1 | 0.001 |   0.448 |  -12.847 | 
     +---------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Sum5_out1_reg[10]/C 
Endpoint:   Sum5_out1_reg[10]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.452
- Setup                         0.515
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.937
- Arrival Time                 31.634
= Slack Time                   13.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   13.304 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.304 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   25.537 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   25.537 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   27.316 | 
     | FE_OFC4_reset/A     |   ^   | FE_OFN0_reset   | BUHDX1    |  0.050 |  14.062 |   27.366 | 
     | FE_OFC4_reset/Q     |   ^   | FE_OFN4_reset   | BUHDX1    |  2.768 |  16.831 |   30.134 | 
     | g2674/B             |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.097 |  16.928 |   30.231 | 
     | g2674/Q             |   v   | n_118           | NO2I1HDX1 |  0.576 |  17.503 |   30.807 | 
     | FE_PHC215_n_118/A   |   v   | n_118           | DLY8HDX1  |  0.075 |  17.578 |   30.882 | 
     | FE_PHC215_n_118/Q   |   v   | FE_PHN215_n_118 | DLY8HDX1  | 14.030 |  31.608 |   44.912 | 
     | Sum5_out1_reg[10]/D |   v   | FE_PHN215_n_118 | DFRQHDX1  |  0.025 |  31.634 |   44.937 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -13.304 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -13.300 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -13.222 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.217 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -13.124 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -13.121 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -13.000 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.310 |  -12.993 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.140 |   0.450 |  -12.853 | 
     | Sum5_out1_reg[10]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.002 |   0.452 |  -12.851 | 
     +----------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Sum7_out1_reg[3]/C 
Endpoint:   Sum7_out1_reg[3]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.466
- Setup                         0.516
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.950
- Arrival Time                 31.605
= Slack Time                   13.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.345 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.345 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   25.578 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   25.579 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   27.358 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.050 |  14.062 |   27.407 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.768 |  16.831 |   30.176 | 
     | g2481/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.063 |  16.894 |   30.239 | 
     | g2481/Q            |   v   | n_311           | NO2I1HDX1 |  0.546 |  17.440 |   30.785 | 
     | FE_PHC207_n_311/A  |   v   | n_311           | DLY8HDX1  |  0.030 |  17.470 |   30.815 | 
     | FE_PHC207_n_311/Q  |   v   | FE_PHN207_n_311 | DLY8HDX1  | 14.047 |  31.518 |   44.863 | 
     | Sum7_out1_reg[3]/D |   v   | FE_PHN207_n_311 | DFRQHDX1  |  0.087 |  31.605 |   44.950 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |             |          |       |  Time   |   Time   | 
     |--------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk         |          |       |   0.000 |  -13.345 | 
     | clk__L1_I0/A       |   ^   | clk         | INHDX12  | 0.004 |   0.004 |  -13.341 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0  | INHDX12  | 0.078 |   0.082 |  -13.263 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0  | INHDX12  | 0.008 |   0.089 |  -13.256 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1  | INHDX12  | 0.096 |   0.185 |  -13.160 | 
     | clk__L3_I3/A       |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.188 |  -13.157 | 
     | clk__L3_I3/Q       |   v   | clk__L3_N3  | INHDX12  | 0.122 |   0.310 |  -13.035 | 
     | clk__L4_I11/A      |   v   | clk__L3_N3  | INHDX12  | 0.002 |   0.312 |  -13.033 | 
     | clk__L4_I11/Q      |   ^   | clk__L4_N11 | INHDX12  | 0.146 |   0.458 |  -12.887 | 
     | Sum7_out1_reg[3]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.008 |   0.466 |  -12.879 | 
     +----------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Sum5_out1_reg[6]/C 
Endpoint:   Sum5_out1_reg[6]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.455
- Setup                         0.509
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.946
- Arrival Time                 31.569
= Slack Time                   13.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.377 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.377 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   25.611 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   25.611 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   27.390 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.050 |  14.062 |   27.440 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.768 |  16.831 |   30.208 | 
     | g2687/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.094 |  16.925 |   30.302 | 
     | g2687/Q            |   v   | n_105           | NO2I1HDX1 |  0.507 |  17.432 |   30.809 | 
     | FE_PHC155_n_105/A  |   v   | n_105           | DLY8HDX1  |  0.060 |  17.491 |   30.869 | 
     | FE_PHC155_n_105/Q  |   v   | FE_PHN155_n_105 | DLY8HDX1  | 13.989 |  31.480 |   44.857 | 
     | Sum5_out1_reg[6]/D |   v   | FE_PHN155_n_105 | DFRQHDX1  |  0.088 |  31.569 |   44.946 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.377 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -13.373 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -13.296 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.290 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -13.198 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -13.195 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -13.073 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0 | INHDX12  | 0.002 |   0.305 |  -13.072 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0 | INHDX12  | 0.142 |   0.447 |  -12.930 | 
     | Sum5_out1_reg[6]/C |   ^   | clk__L4_N0 | DFRQHDX1 | 0.008 |   0.455 |  -12.922 | 
     +---------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Sum5_out1_reg[11]/C 
Endpoint:   Sum5_out1_reg[11]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.452
- Setup                         0.520
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.932
- Arrival Time                 31.530
= Slack Time                   13.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   13.402 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.402 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.233 |   25.636 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   25.636 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   27.415 | 
     | FE_OFC4_reset/A     |   ^   | FE_OFN0_reset   | BUHDX1    |  0.050 |  14.062 |   27.465 | 
     | FE_OFC4_reset/Q     |   ^   | FE_OFN4_reset   | BUHDX1    |  2.768 |  16.831 |   30.233 | 
     | g2675/B             |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.101 |  16.932 |   30.334 | 
     | g2675/Q             |   v   | n_117           | NO2I1HDX1 |  0.545 |  17.477 |   30.879 | 
     | FE_PHC223_n_117/A   |   v   | n_117           | DLY8HDX1  |  0.001 |  17.478 |   30.880 | 
     | FE_PHC223_n_117/Q   |   v   | FE_PHN223_n_117 | DLY8HDX1  | 14.050 |  31.528 |   44.931 | 
     | Sum5_out1_reg[11]/D |   v   | FE_PHN223_n_117 | DFRQHDX1  |  0.001 |  31.530 |   44.932 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -13.402 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -13.398 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -13.321 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.315 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -13.223 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.182 |  -13.220 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.122 |   0.304 |  -13.098 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.007 |   0.310 |  -13.092 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.140 |   0.450 |  -12.952 | 
     | Sum5_out1_reg[11]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.002 |   0.452 |  -12.950 | 
     +----------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Sum7_out1_reg[2]/C 
Endpoint:   Sum7_out1_reg[2]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.467
- Setup                         0.512
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.955
- Arrival Time                 31.543
= Slack Time                   13.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                |           |        |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset          |           |        |   0.000 |   13.412 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   13.412 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.233 |  12.234 |   25.645 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.234 |   25.645 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.013 |   27.424 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset  | BUHDX1    |  0.050 |  14.063 |   27.474 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset  | BUHDX1    |  2.768 |  16.831 |   30.243 | 
     | g2756/B            |   ^   | FE_OFN4_reset  | NO2I1HDX1 |  0.063 |  16.894 |   30.306 | 
     | g2756/Q            |   v   | n_36           | NO2I1HDX1 |  0.491 |  17.385 |   30.797 | 
     | FE_PHC177_n_36/A   |   v   | n_36           | DLY8HDX1  |  0.034 |  17.419 |   30.830 | 
     | FE_PHC177_n_36/Q   |   v   | FE_PHN177_n_36 | DLY8HDX1  | 14.010 |  31.429 |   44.840 | 
     | Sum7_out1_reg[2]/D |   v   | FE_PHN177_n_36 | DFRQHDX1  |  0.115 |  31.543 |   44.955 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |             |          |       |  Time   |   Time   | 
     |--------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk         |          |       |   0.000 |  -13.412 | 
     | clk__L1_I0/A       |   ^   | clk         | INHDX12  | 0.004 |   0.004 |  -13.408 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0  | INHDX12  | 0.078 |   0.082 |  -13.330 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0  | INHDX12  | 0.008 |   0.089 |  -13.323 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1  | INHDX12  | 0.096 |   0.185 |  -13.227 | 
     | clk__L3_I3/A       |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.188 |  -13.224 | 
     | clk__L3_I3/Q       |   v   | clk__L3_N3  | INHDX12  | 0.122 |   0.310 |  -13.102 | 
     | clk__L4_I11/A      |   v   | clk__L3_N3  | INHDX12  | 0.002 |   0.312 |  -13.100 | 
     | clk__L4_I11/Q      |   ^   | clk__L4_N11 | INHDX12  | 0.146 |   0.458 |  -12.954 | 
     | Sum7_out1_reg[2]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.009 |   0.467 |  -12.945 | 
     +----------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Sum5_out1_reg[4]/C 
Endpoint:   Sum5_out1_reg[4]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.449
- Setup                         0.512
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.937
- Arrival Time                 31.524
= Slack Time                   13.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.413 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.413 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.233 |  12.234 |   25.646 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.234 |   25.646 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.013 |   27.425 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.050 |  14.063 |   27.475 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.768 |  16.831 |   30.244 | 
     | g2686/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.097 |  16.928 |   30.341 | 
     | g2686/Q            |   v   | n_106           | NO2I1HDX1 |  0.475 |  17.403 |   30.816 | 
     | FE_PHC197_n_106/A  |   v   | n_106           | DLY8HDX1  |  0.057 |  17.460 |   30.873 | 
     | FE_PHC197_n_106/Q  |   v   | FE_PHN197_n_106 | DLY8HDX1  | 13.994 |  31.454 |   44.866 | 
     | Sum5_out1_reg[4]/D |   v   | FE_PHN197_n_106 | DFRQHDX1  |  0.070 |  31.524 |   44.937 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.413 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.004 |   0.004 |  -13.409 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.078 |   0.082 |  -13.331 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.326 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.092 |   0.179 |  -13.233 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -13.230 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.119 |   0.301 |  -13.111 | 
     | clk__L4_I5/A       |   v   | clk__L3_N1 | INHDX12  | 0.006 |   0.308 |  -13.105 | 
     | clk__L4_I5/Q       |   ^   | clk__L4_N5 | INHDX12  | 0.139 |   0.446 |  -12.966 | 
     | Sum5_out1_reg[4]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.003 |   0.449 |  -12.964 | 
     +---------------------------------------------------------------------------------+ 

