<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 21st Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 21st Design Automation Conference" title="Proceedings of the 21st Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/1984/DAC-1984.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Patricia H. Lambert, Hillel Ofek, Lawrence A. O'Neill, Pat O. Pistilli, Paul Losleben, J. D. Nash, Dennis W. Shaklee, Bryan T. Preas, Harvey N. Lerman<br/><em>Proceedings of the 21st Design Automation Conference</em><br/>DAC, 1984.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/dac/1984">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+21st+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-1984,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=800033">800033</a>",
</span>	address       = "Albuquerque, New Mexico, USA",
	booktitle     = "{DAC}",
	editor        = "Patricia H. Lambert and <a href="person/Hillel_Ofek.html">Hillel Ofek</a> and <a href="person/Lawrence_A_ONeill.html">Lawrence A. O'Neill</a> and <a href="person/Pat_O_Pistilli.html">Pat O. Pistilli</a> and <a href="person/Paul_Losleben.html">Paul Losleben</a> and <a href="person/J_D_Nash.html">J. D. Nash</a> and Dennis W. Shaklee and Bryan T. Preas and <a href="person/Harvey_N_Lerman.html">Harvey N. Lerman</a>",
<span id="isbn">	isbn          = "0-8186-0542-1",
</span>	publisher     = "{ACM/IEEE}",
	title         = "{Proceedings of the 21st Design Automation Conference}",
	year          = 1984,
}</pre>
</div>
<hr/>
<h3>Contents (123 items)</h3><dl class="toc"><div class="rbox"><span class="tag">43 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">19 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">12 ×<a href="tag/layout.html">#layout</a></span><br/><span class="tag">11 ×<a href="tag/algorithm.html">#algorithm</a></span><br/><span class="tag">9 ×<a href="tag/automation.html">#automation</a></span><br/><span class="tag">9 ×<a href="tag/verification.html">#verification</a></span><br/><span class="tag">8 ×<a href="tag/logic.html">#logic</a></span><br/><span class="tag">8 ×<a href="tag/testing.html">#testing</a></span><br/><span class="tag">7 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">6 ×<a href="tag/hardware.html">#hardware</a></span><br/></div><dt><a href="DAC-1984-KawaiH.html">DAC-1984-KawaiH</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An experimental MOS fault simulation program CSASIM (<abbr title="Masato Kawai">MK</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 2–9.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1984-ChenLNS.html">DAC-1984-ChenLNS</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>The second generation motis mixed-mode simulator (<abbr title="Chin-Fu Chen">CFC</abbr>, <abbr title="Chi-Yuan Lo">CYL</abbr>, <abbr title="Hao N. Nham">HNN</abbr>, <abbr title="Prasad Subramaniam">PS</abbr>), pp. 10–17.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1984-JainA.html">DAC-1984-JainA</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>STAFAN: An alternative to fault simulation (<abbr title="Sunil K. Jain">SKJ</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 18–23.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1984-DoshiSS.html">DAC-1984-DoshiSS</a> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>THEMIS logic simulator — a mix mode, multi-level, hierarchical, interactive digital circuit simulator (<abbr title="Mahesh H. Doshi">MHD</abbr>, <abbr title="Roderick B. Sullivan">RBS</abbr>, <abbr title="Donald M. Schuler">DMS</abbr>), pp. 24–31.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1984-Dupenloup.html">DAC-1984-Dupenloup</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span></dt><dd>A wire routing scheme for double-layer cell arrays (<abbr title="Guy Dupenloup">GD</abbr>), pp. 32–37.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1984-Yoshimura.html">DAC-1984-Yoshimura</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient channel router (<abbr title="Takeshi Yoshimura">TY</abbr>), pp. 38–44.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-Clow.html">DAC-1984-Clow</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>A global routing algorithm for general cells (<abbr title="Gary W. Clow">GWC</abbr>), pp. 45–51.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-Ng.html">DAC-1984-Ng</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A symbolic-interconnect router for custom IC design (<abbr title="Charles H. Ng">CHN</abbr>), pp. 52–58.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-VeigaL.html">DAC-1984-VeigaL</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>HARPA: A hierarchical multi-level hardware description language (<abbr title="Pedro Veiga">PV</abbr>, <abbr title="Mário Lança">ML</abbr>), pp. 59–65.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-EvansBD.html">DAC-1984-EvansBD</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>ADL: An algorithmic design language for integrated circuit synthesis (<abbr title="W. H. Evans">WHE</abbr>, <abbr title="Jean-Claude Ballegeer">JCB</abbr>, <abbr title="Nguyen H. Duyet">NHD</abbr>), pp. 66–72.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-OdawaraST.html">DAC-1984-OdawaraST</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span></dt><dd>A symbolic functional description language (<abbr title="Gotaro Odawara">GO</abbr>, <abbr title="Jun Sato">JS</abbr>, <abbr title="Masahiro Tomita">MT</abbr>), pp. 73–80.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1984-SlutzOW.html">DAC-1984-SlutzOW</a></dt><dd>Block description language (BDL): A structural description language (<abbr title="Eric Slutz">ES</abbr>, <abbr title="Glen Okita">GO</abbr>, <abbr title="Jeanne Wiseman">JW</abbr>), pp. 81–85.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1984-Gajski.html">DAC-1984-Gajski</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Silicon compilers and expert systems for VLSI (<abbr title="Daniel D. Gajski">DDG</abbr>), pp. 86–87.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1984-ChuS.html">DAC-1984-ChuS</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A technology independent MOS multiplier generator (<abbr title="Kung-chao Chu">KcC</abbr>, <abbr title="Ramautar Sharma">RS</abbr>), pp. 90–97.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1984-PowellE.html">DAC-1984-PowellE</a> <span class="tag"><a href="tag/interpreter.html" title="interpreter">#interpreter</a></span></dt><dd>The icewater language and interpreter (<abbr title="Patrick A. D. Powell">PADP</abbr>, <abbr title="Mohamed I. Elmasry">MIE</abbr>), pp. 98–102.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1984-LursinsapG.html">DAC-1984-LursinsapG</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Cell compilation with constraints (<abbr title="Chidchanok Lursinsap">CL</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 103–108.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1984-Ross.html">DAC-1984-Ross</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient implementation of experimental design systems (<abbr title="George D. M. Ross">GDMR</abbr>), p. 109.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1984-Hardwick.html">DAC-1984-Hardwick</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/relational.html" title="relational">#relational</a></span></dt><dd>Extending the relational database data model for design applications (<abbr title="Martin Hardwick">MH</abbr>), pp. 110–116.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-HollaarNCL.html">DAC-1984-HollaarNCL</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/relational.html" title="relational">#relational</a></span></dt><dd>The structure and operation of a relational database system in a cell-oriented integrated circuit design system (<abbr title="Lee A. Hollaar">LAH</abbr>, <abbr title="Brent E. Nelson">BEN</abbr>, <abbr title="Tony M. Carter">TMC</abbr>, <abbr title="Raymond A. Lorie">RAL</abbr>), pp. 117–125.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1984-Kingsley.html">DAC-1984-Kingsley</a></dt><dd>A hiererachical, error-tolerant compactor (<abbr title="Christopher Kingsley">CK</abbr>), pp. 126–132.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-DunlopADJKW.html">DAC-1984-DunlopADJKW</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Chip layout optimization using critical path weighting (<abbr title="Alfred E. Dunlop">AED</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="David N. Deutsch">DND</abbr>, <abbr title="M. F. Jukl">MFJ</abbr>, <abbr title="Patrick Kozak">PK</abbr>, <abbr title="Manfred Wiesel">MW</abbr>), pp. 133–136.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1984-Mori.html">DAC-1984-Mori</a> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Interactive compaction router for VLSI layout (<abbr title="Hajimu Mori">HM</abbr>), pp. 137–143.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-HorstmannS.html">DAC-1984-HorstmannS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic%20programming.html" title="logic programming">#logic programming</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Computer aided design (CAD) using logic programming (<abbr title="Paul W. Horstmann">PWH</abbr>, <abbr title="Edward P. Stabler">EPS</abbr>), pp. 144–151.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1984-OusterhoutHMST.html">DAC-1984-OusterhoutHMST</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Magic: A VLSI layout system (<abbr title="John K. Ousterhout">JKO</abbr>, <abbr title="Gordon T. Hamachi">GTH</abbr>, <abbr title="Robert N. Mayo">RNM</abbr>, <abbr title="Walter S. Scott">WSS</abbr>, <abbr title="George S. Taylor">GST</abbr>), pp. 152–159.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1984-TaylorO.html">DAC-1984-TaylorO</a> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span></dt><dd>Magic’s incremental design-rule checker (<abbr title="George S. Taylor">GST</abbr>, <abbr title="John K. Ousterhout">JKO</abbr>), pp. 160–165.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1984-ScottO.html">DAC-1984-ScottO</a> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Plowing: Interactive stretching and compaction in magic (<abbr title="Walter S. Scott">WSS</abbr>, <abbr title="John K. Ousterhout">JKO</abbr>), pp. 166–172.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-HamachiO.html">DAC-1984-HamachiO</a></dt><dd>A switchbox router with obstacle avoidance (<abbr title="Gordon T. Hamachi">GTH</abbr>, <abbr title="John K. Ousterhout">JKO</abbr>), pp. 173–179.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-AbadirR.html">DAC-1984-AbadirR</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Test generation for LSI: A case study (<abbr title="Magdy S. Abadir">MSA</abbr>, <abbr title="Hassan K. Reghbati">HKR</abbr>), pp. 180–195.</dd> <div class="pagevis" style="width:15px"></div>
<dt><a href="DAC-1984-KarpovskyM.html">DAC-1984-KarpovskyM</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>An approach to the testing of microprocessors (<abbr title="Mark G. Karpovsky">MGK</abbr>, <abbr title="Rodney Van Meter">RVM</abbr>), pp. 196–202.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-DasguptaGRWW.html">DAC-1984-DasguptaGRWW</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Chip partitioning aid: A design technique for partitionability and testability in VLSI (<abbr title="Subrata Dasgupta">SD</abbr>, <abbr title="M. C. Graf">MCG</abbr>, <abbr title="Robert A. Rasmussen">RAR</abbr>, <abbr title="Ron G. Walther">RGW</abbr>, <abbr title="Tom W. Williams">TWW</abbr>), pp. 203–208.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1984-Trischler.html">DAC-1984-Trischler</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/bibliography.html" title="bibliography">#bibliography</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>An integrated design for testability and automatic test pattern generation system: An overview (<abbr title="Erwin Trischler">ET</abbr>), pp. 209–215.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-Cavin.html">DAC-1984-Cavin</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Introduction to the SRC design sciences program (<abbr title="Ralph K. Cavin III">RKCI</abbr>), pp. 216–217.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1984-Smith.html">DAC-1984-Smith</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="tag/what.html" title="what">#what</a></span></dt><dd>Basic turorial layout tools — what really is there (<abbr title="R. Smith">RS</abbr>), p. 219.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1984-HeidenG.html">DAC-1984-HeidenG</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Ergonomic studies in computer aided design (<abbr title="Gerard H. van der Heiden">GHvdH</abbr>, <abbr title="Etienne Grandjean">EG</abbr>), pp. 220–227.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1984-KawamuraTH.html">DAC-1984-KawamuraTH</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional verification of memory circuits from mask artwork data (<abbr title="Masahiko Kawamura">MK</abbr>, <abbr title="Haruo Takagi">HT</abbr>, <abbr title="Kanji Hirabayashi">KH</abbr>), pp. 228–234.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-ChapmanC.html">DAC-1984-ChapmanC</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/experience.html" title="experience">#experience</a></span></dt><dd>The scan line approach to design rules checking: Computational experiences (<abbr title="P. T. Chapman">PTC</abbr>, <abbr title="K. Clark Jr.">KCJ</abbr>), pp. 235–241.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-KaneS.html">DAC-1984-KaneS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A systolic design rule checker (<abbr title="Rajiv Kane">RK</abbr>, <abbr title="Sartaj Sahni">SS</abbr>), pp. 243–250.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1984-Milne.html">DAC-1984-Milne</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A model for hardware description and verification (<abbr title="George J. Milne">GJM</abbr>), pp. 251–257.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-AlaliDM.html">DAC-1984-AlaliDM</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>A model for non interpreted structures of logical systems (<abbr title="R. Alali">RA</abbr>, <abbr title="C. Durante">CD</abbr>, <abbr title="J. J. Mercier">JJM</abbr>), pp. 258–264.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-Lieberherr.html">DAC-1984-Lieberherr</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards a standard hardware description language (<abbr title="Karl J. Lieberherr">KJL</abbr>), pp. 265–272.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1984-Parks.html">DAC-1984-Parks</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>IGES as an interchange format for integrated circuit design (<abbr title="Curtis H. Parks">CHP</abbr>), pp. 273–274.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1984-Jackson.html">DAC-1984-Jackson</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A designing system for multi-family housing (<abbr title="Barry Jackson">BJ</abbr>), pp. 275–281.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-Wilkins.html">DAC-1984-Wilkins</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Module design verification system (<abbr title="Lloyd Wilkins">LW</abbr>), pp. 282–287.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1984-Price.html">DAC-1984-Price</a></dt><dd>Studying the mouse for CAD systems (<abbr title="Lynne A. Price">LAP</abbr>), pp. 288–293.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1984-LotvinJG.html">DAC-1984-LotvinJG</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Amoeba: A symbolic VLSI layout system (<abbr title="Mikhail Lotvin">ML</abbr>, <abbr title="Belinda Juran">BJ</abbr>, <abbr title="Reeni Goldin">RG</abbr>), pp. 294–300.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-KaoMS.html">DAC-1984-KaoMS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>ARIES: A workstation based, schematic driven system for circuit design (<abbr title="William H. Kao">WHK</abbr>, <abbr title="Mohammad H. Movahed-Ezazi">MHME</abbr>, <abbr title="Mark L. Sabiers">MLS</abbr>), pp. 301–307.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-DussaultLT.html">DAC-1984-DussaultLT</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A high level synthesis tool for MOS chip design (<abbr title="Jean-Pierre Dussault">JPD</abbr>, <abbr title="Chi-Chang Liaw">CCL</abbr>, <abbr title="Michael M. Tong">MMT</abbr>), pp. 308–314.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-TsengS.html">DAC-1984-TsengS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Emerald: A bus style designer (<abbr title="Chia-Jeng Tseng">CJT</abbr>, <abbr title="Daniel P. Siewiorek">DPS</abbr>), pp. 315–321.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-ShinshaKHAI.html">DAC-1984-ShinshaKHAI</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Polaris: Polarity propagation algorithm for combinational logic synthesis (<abbr title="T. Shinsha">TS</abbr>, <abbr title="T. Kubo">TK</abbr>, <abbr title="M. Hikosaka">MH</abbr>, <abbr title="K. Akiyama">KA</abbr>, <abbr title="Koichiro Ishihara">KI</abbr>), pp. 322–328.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-ParkerKM.html">DAC-1984-ParkerKM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A general methodology for synthesis and verification of register-transfer designs (<abbr title="Alice C. Parker">ACP</abbr>, <abbr title="Fadi J. Kurdahi">FJK</abbr>, <abbr title="Mitch J. Mlinar">MJM</abbr>), pp. 329–335.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-GlazierA.html">DAC-1984-GlazierA</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Ultimate: A hardware logic simulation engine (<abbr title="M. E. Glazier">MEG</abbr>, <abbr title="Anthony P. Ambler">APA</abbr>), pp. 336–342.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-dAbreuCF.html">DAC-1984-dAbreuCF</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Oracle — a simulator for Bipolar and MOS IC design (<abbr title="Manuel A. d'Abreu">MAd</abbr>, <abbr title="K. L. Cheong">KLC</abbr>, <abbr title="C. T. Flanagan">CTF</abbr>), pp. 343–349.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-DeutschN.html">DAC-1984-DeutschN</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A multiprocessor implementation of relaxation-based electrical circuit simulation (<abbr title="Jeffrey T. Deutsch">JTD</abbr>, <abbr title="A. Richard Newton">ARN</abbr>), pp. 350–357.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1984-EtiembleADB.html">DAC-1984-EtiembleADB</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Micro-computer oriented algorithms for delay evaluation of MOS gates (<abbr title="Daniel Etiemble">DE</abbr>, <abbr title="V. Adeline">VA</abbr>, <abbr title="Nguyen H. Duyet">NHD</abbr>, <abbr title="J. C. Ballegeer">JCB</abbr>), pp. 358–364.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-Foster.html">DAC-1984-Foster</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A unified CAD system for electronic design (<abbr title="John C. Foster">JCF</abbr>), pp. 365–369.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1984-ChangT.html">DAC-1984-ChangT</a> <span class="tag"><a href="tag/aspect-oriented.html" title="aspect-oriented">#aspect-oriented</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Engineering design aspects (<abbr title="Herbert Y. Chang">HYC</abbr>, <abbr title="Richard N. Talmadge">RNT</abbr>), pp. 370–373.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1984-Rosenthal.html">DAC-1984-Rosenthal</a> <span class="tag"><a href="tag/aspect-oriented.html" title="aspect-oriented">#aspect-oriented</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span></dt><dd>Physical design and manufacturing information aspects aspects of the AT &amp; T bell laboratories CAD system (<abbr title="Charles W. Rosenthal">CWR</abbr>), pp. 374–383.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DAC-1984-ColtonSE.html">DAC-1984-ColtonSE</a> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Users view (<abbr title="John Colton">JC</abbr>, <abbr title="Frank E. Swiatek">FES</abbr>, <abbr title="D. H. Edwards">DHE</abbr>), p. 384.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1984-Hinchliffe.html">DAC-1984-Hinchliffe</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span></dt><dd>Commercial gate array physical design automation packages (<abbr title="Frederick Hinchliffe II">FHI</abbr>), pp. 386–387.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1984-ChenK.html">DAC-1984-ChenK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>The channel expansion problem in layout design (<abbr title="Rachel R. Chen">RRC</abbr>, <abbr title="Yoji Kajitani">YK</abbr>), pp. 388–391.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1984-Richard.html">DAC-1984-Richard</a> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>A standard cell initial placement strategy (<abbr title="Bill D. Richard">BDR</abbr>), pp. 392–398.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-Palczewski.html">DAC-1984-Palczewski</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance of algorithms for initial placement (<abbr title="Michael Palczewski">MP</abbr>), pp. 399–404.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1984-Roach.html">DAC-1984-Roach</a></dt><dd>The rectangle placement language (<abbr title="John Alan Roach">JAR</abbr>), pp. 405–411.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-SteinbergM.html">DAC-1984-SteinbergM</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/knowledge%20base.html" title="knowledge base">#knowledge base</a></span></dt><dd>A knowledge based approach to VLSI CAD the redesign system (<abbr title="Louis I. Steinberg">LIS</abbr>, <abbr title="Tom M. Mitchell">TMM</abbr>), pp. 412–418.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-Kelly.html">DAC-1984-Kelly</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>The CRITTER system: Automated critiquing of digital circuit designs (<abbr title="Van E. Kelly">VEK</abbr>), pp. 419–425.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-LewandowskiL.html">DAC-1984-LewandowskiL</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/branch.html" title="branch">#branch</a></span></dt><dd>A branch and bound algorithm for optimal pla folding (<abbr title="J. L. Lewandowski">JLL</abbr>, <abbr title="Chang L. Liu">CLL</abbr>), pp. 426–433.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1984-MeyerAP.html">DAC-1984-MeyerAP</a> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A VLSI FSM design system (<abbr title="M. J. Meyer">MJM</abbr>, <abbr title="Prathima Agrawal">PA</abbr>, <abbr title="R. G. Pfister">RGP</abbr>), pp. 434–440.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-SabetySM.html">DAC-1984-SabetySM</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>The semi-automatic generation of processing element control paths for highly parallel machines (<abbr title="Theodore Sabety">TS</abbr>, <abbr title="David Elliot Shaw">DES</abbr>, <abbr title="Brian Mathies">BM</abbr>), pp. 441–446.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1984-Freund.html">DAC-1984-Freund</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Managing a large volume of design/manufacturing/test data in a chip and module factory (<abbr title="Vincent J. Freund Jr.">VJFJ</abbr>), pp. 447–451.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1984-GuillaumeK.html">DAC-1984-GuillaumeK</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/proximity.html" title="proximity">#proximity</a></span></dt><dd>MINUPROX — an advanced proximity correction technique for the IBM EL-2 electron beam tool (<abbr title="W. J. Guillaume">WJG</abbr>, <abbr title="A. Kurylo">AK</abbr>), pp. 452–453.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1984-SchnurmannVP.html">DAC-1984-SchnurmannVP</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>An automated system for testing LSI memory chips (<abbr title="H. D. Schnurmann">HDS</abbr>, <abbr title="L. J. Vidunas">LJV</abbr>, <abbr title="R. M. Peters">RMP</abbr>), pp. 454–458.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1984-Nachtsheim.html">DAC-1984-Nachtsheim</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>The Intel design automation system (<abbr title="Stephen Nachtsheim">SN</abbr>), pp. 459–465.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-SherhartVO.html">DAC-1984-SherhartVO</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>The engineering design environment (<abbr title="Kirk Sherhart">KS</abbr>, <abbr title="Mark Vershel">MV</abbr>, <abbr title="Judy Owen">JO</abbr>), pp. 466–472.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-ThamWW.html">DAC-1984-ThamWW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional design verification by multi-level simulation (<abbr title="Kit Tham">KT</abbr>, <abbr title="Rob Willoner">RW</abbr>, <abbr title="David Wimp">DW</abbr>), pp. 473–478.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1984-MarW.html">DAC-1984-MarW</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Performance verification of circuits (<abbr title="Jerry Mar">JM</abbr>, <abbr title="You-Pang Wei">YPW</abbr>), pp. 479–483.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1984-Wagner.html">DAC-1984-Wagner</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Hierarchical layout verification (<abbr title="Todd J. Wagner">TJW</abbr>), pp. 484–489.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1984-BellonV.html">DAC-1984-BellonV</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span></dt><dd>Taking into account asynchronous signals in functional test of complex circuits (<abbr title="Catherine Bellon">CB</abbr>, <abbr title="Raoul Velazco">RV</abbr>), pp. 490–496.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-SaucierB.html">DAC-1984-SaucierB</a> <span class="tag"><a href="tag/control%20flow.html" title="control flow">#control flow</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>VLSI test expertise system using a control flow model (<abbr title="Gabriele Saucier">GS</abbr>, <abbr title="Catherine Bellon">CB</abbr>), pp. 497–503.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-ReddyAJ.html">DAC-1984-ReddyAJ</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>A gate level model for CMOS combinational logic circuits with application to fault detection (<abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Sunil K. Jain">SKJ</abbr>), pp. 504–509.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1984-Lieberherr84a.html">DAC-1984-Lieberherr84a</a> <span class="tag"><a href="tag/random%20testing.html" title="random testing">#random testing</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Parameterized random testing (<abbr title="Karl J. Lieberherr">KJL</abbr>), pp. 510–516.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-SuL.html">DAC-1984-SuL</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Functional testing techniques for digital LSI/VLSI systems (<abbr title="Stephen Y. H. Su">SYHS</abbr>, <abbr title="Tonysheng Lin">TL</abbr>), pp. 517–528.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="DAC-1984-GlasserH.html">DAC-1984-GlasserH</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Delay and power optimization in VLSI circuits (<abbr title="Lance A. Glasser">LAG</abbr>, <abbr title="Lennox Hoyte">LH</abbr>), pp. 529–535.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-GeusRRW.html">DAC-1984-GeusRRW</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>IDA: Interconnect delay analysis for integrated circuits (<abbr title="Aart J. de Geus">AJdG</abbr>, <abbr title="J. B. Reed">JBR</abbr>, <abbr title="M. Rekhson">MR</abbr>, <abbr title="G. Wikle">GW</abbr>), pp. 536–541.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1984-Ousterhout.html">DAC-1984-Ousterhout</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Switch-level delay models for digital MOS VLSI (<abbr title="John K. Ousterhout">JKO</abbr>), pp. 542–548.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-TakahashiKYEF.html">DAC-1984-TakahashiKYEF</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An MOS digital network model on a modified thevenin equivalent for logic simulation (<abbr title="Tsuyoshi Takahashi">TT</abbr>, <abbr title="Satoshi Kojima">SK</abbr>, <abbr title="Osamu Yamashiro">OY</abbr>, <abbr title="Kazuhiko Eguchi">KE</abbr>, <abbr title="Hideki Fukuda">HF</abbr>), pp. 549–555.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-Dewey.html">DAC-1984-Dewey</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>The VHSIC hardware description language (VHDL) program (<abbr title="Al Dewey">AD</abbr>), pp. 556–557.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1984-Lanfri.html">DAC-1984-Lanfri</a> <span class="tag"><a href="tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Phled45: An enhanced version of caesar supporting 45° geometries (<abbr title="Ann R. Lanfri">ARL</abbr>), pp. 558–564.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-OzakiWKIS.html">DAC-1984-OzakiWKIS</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>MGX: An integrated symbolic layout system for VLSI (<abbr title="Masaru Ozaki">MO</abbr>, <abbr title="Miho Watanabe">MW</abbr>, <abbr title="Morio Kakinuma">MK</abbr>, <abbr title="Mikio Ikeda">MI</abbr>, <abbr title="Koji Sato">KS</abbr>), pp. 572–579.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1984-AndersonP.html">DAC-1984-AndersonP</a></dt><dd>UTMC’s LSI CAD system — highland (<abbr title="K. Anderson">KA</abbr>, <abbr title="R. Powell">RP</abbr>), pp. 580–586.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-Marwedel.html">DAC-1984-Marwedel</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>The mimola design system: Tools for the design of digital processors (<abbr title="Peter Marwedel">PM</abbr>), pp. 587–593.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-WardleWWMN.html">DAC-1984-WardleWWMN</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/declarative.html" title="declarative">#declarative</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A declarative design approach for combining macrocells by directed placement and constructive routing (<abbr title="C. L. Wardle">CLW</abbr>, <abbr title="Charles R. Watson">CRW</abbr>, <abbr title="C. A. Wilson">CAW</abbr>, <abbr title="J. Craig Mudge">JCM</abbr>, <abbr title="Bradley J. Nelson">BJN</abbr>), pp. 594–601.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1984-Snyder.html">DAC-1984-Snyder</a> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span></dt><dd>A model for university, industry and government cooperation (<abbr title="Lawrence Snyder">LS</abbr>), pp. 602–603.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1984-Scott.html">DAC-1984-Scott</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>Tutorial — mechanical workstation software computer aided engineering in the mechanical design process (<abbr title="J. Scott">JS</abbr>), p. 605.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1984-Haas.html">DAC-1984-Haas</a></dt><dd>Computervision’s direction in workstation technology (<abbr title="Guy D. Haas">GDH</abbr>), pp. 606–609.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1984-LuellauHB.html">DAC-1984-LuellauHB</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span></dt><dd>A technology independent block extraction algorithm (<abbr title="F. Luellau">FL</abbr>, <abbr title="T. Hoepken">TH</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 610–615.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1984-McCormick.html">DAC-1984-McCormick</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>EXCL: A circuit extractor for IC designs (<abbr title="Steven Paul McCormick">SPM</abbr>), pp. 616–623.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1984-KorsI.html">DAC-1984-KorsI</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>An interactive electrical graph extractor (<abbr title="J. L. Kors">JLK</abbr>, <abbr title="M. Israel">MI</abbr>), pp. 624–628.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1984-ZhangW.html">DAC-1984-ZhangW</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/geometry.html" title="geometry">#geometry</a></span></dt><dd>Some consideration on the data model of geometric data bases (<abbr title="Jinglun Zhang">JZ</abbr>, <abbr title="Renhua Wang">RW</abbr>), pp. 629–633.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1984-DixonSC.html">DAC-1984-DixonSC</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>An architecture for application of artificial intelligence to design (<abbr title="John R. Dixon">JRD</abbr>, <abbr title="Melvin K. Simmons">MKS</abbr>, <abbr title="Paul R. Cohen">PRC</abbr>), pp. 634–640.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-WojcikKS.html">DAC-1984-WojcikKS</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/reasoning.html" title="reasoning">#reasoning</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A formal design verification system based on an automated reasoning system (<abbr title="Anthony S. Wojcik">ASW</abbr>, <abbr title="Joseph Kljaich Jr.">JKJ</abbr>, <abbr title="Nagendra C. E. Srinivas">NCES</abbr>), pp. 641–647.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1984-Banin.html">DAC-1984-Banin</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware accelerators in the design automation environment (<abbr title="Ram Banin">RB</abbr>), p. 648.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1984-Zingale.html">DAC-1984-Zingale</a> <span class="tag"><a href="tag/how.html" title="how">#how</a></span></dt><dd>The semi-custom revolution: How to thrive or survive (<abbr title="Anthony Zingale">AZ</abbr>), pp. 649–650.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1984-MarkovFB.html">DAC-1984-MarkovFB</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization techniques for two-dimensional placement (<abbr title="Lev A. Markov">LAM</abbr>, <abbr title="Jeffrey R. Fox">JRF</abbr>, <abbr title="John H. Blank">JHB</abbr>), pp. 652–654.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-1984-KozminskiK.html">DAC-1984-KozminskiK</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span></dt><dd>An algorithm for finding a rectangular dual of a planar graph for use in area planning for VLSI integrated circuits (<abbr title="Krzysztof Kozminski">KK</abbr>, <abbr title="Edwin Kinnen">EK</abbr>), pp. 655–656.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1984-TienTCCE.html">DAC-1984-TienTCCE</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>GALA — an automatic layout system for high density CMOS gate arrays (<abbr title="Bou Nin Tien">BNT</abbr>, <abbr title="B. S. Ting">BST</abbr>, <abbr title="J. Cheam">JC</abbr>, <abbr title="Kenneth S. K. Chow">KSKC</abbr>, <abbr title="Scott C. Evans">SCE</abbr>), pp. 657–662.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1984-LeinwandL.html">DAC-1984-LeinwandL</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An algorithm for building rectangular floor-plans (<abbr title="Sany M. Leinwand">SML</abbr>, <abbr title="Yen-Tai Lai">YTL</abbr>), pp. 663–664.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1984-RaoRZ.html">DAC-1984-RaoRZ</a></dt><dd>Spider, a chip planner for ISL technology (<abbr title="Prakash Rao">PR</abbr>, <abbr title="R. Ramnarayan">RR</abbr>, <abbr title="Gerhard Zimmermann">GZ</abbr>), pp. 665–666.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1984-KozawaMT.html">DAC-1984-KozawaMT</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Combine and top down block placement algorithm for hierarchical logic VLSI layout (<abbr title="Tokinori Kozawa">TK</abbr>, <abbr title="Chihei Miura">CM</abbr>, <abbr title="Hidekazu Terai">HT</abbr>), pp. 667–669.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-1984-Blanks.html">DAC-1984-Blanks</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Initial placement of gate arrays using least-squares methods (<abbr title="John P. Blanks">JPB</abbr>), pp. 670–671.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1984-HudsonWP.html">DAC-1984-HudsonWP</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Module positioning algorithms for rectilinear macrocell assemblies (<abbr title="Jack A. Hudson">JAH</abbr>, <abbr title="John A. Wisniewski">JAW</abbr>, <abbr title="Randy C. Peters">RCP</abbr>), pp. 672–675.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1984-RajPG.html">DAC-1984-RajPG</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Microprocessor synthesis (<abbr title="Vijay K. Raj">VKR</abbr>, <abbr title="Barry M. Pangrle">BMP</abbr>, <abbr title="Daniel D. Gajski">DDG</abbr>), pp. 676–678.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-1984-PerskyT.html">DAC-1984-PerskyT</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Topological routing of multi-bit data buses (<abbr title="G. Persky">GP</abbr>, <abbr title="L. V. Tran">LVT</abbr>), pp. 679–682.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1984-Crawford.html">DAC-1984-Crawford</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>An electronic design interchange format (<abbr title="John D. Crawford">JDC</abbr>), pp. 683–685.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-1984-KrieteN.html">DAC-1984-KrieteN</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span></dt><dd>A VLSI design methodology based on parametric macro cells (<abbr title="R. A. Kriete">RAK</abbr>, <abbr title="R. K. Nettleton">RKN</abbr>), pp. 686–688.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-1984-MartinezN.html">DAC-1984-MartinezN</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Methodology for compiler generated silicon structures (<abbr title="Antonio Martínez">AM</abbr>, <abbr title="Scott Nance">SN</abbr>), pp. 689–691.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-1984-KatzW.html">DAC-1984-KatzW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Design transaction management (<abbr title="Randy H. Katz">RHK</abbr>, <abbr title="Shlomo Weiss">SW</abbr>), pp. 692–693.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1984-AshokMR.html">DAC-1984-AshokMR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Uniform support for information handling and problem solving required by the VLSI design process (<abbr title="V. Ashok">VA</abbr>, <abbr title="Walter Lee McKnight">WLM</abbr>, <abbr title="Jayashree Ramanathan">JR</abbr>), pp. 694–696.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-1984-Trimberger.html">DAC-1984-Trimberger</a> <span class="tag"><a href="tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>VTIcompose — a powerful graphical chip assembly tool (<abbr title="Stephen Trimberger">ST</abbr>), pp. 697–698.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1984-Biswas.html">DAC-1984-Biswas</a></dt><dd>Computer aided minimization procedure for boolean functions (<abbr title="Nripendra N. Biswas">NNB</abbr>), pp. 699–702.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1984-WieclawskiP.html">DAC-1984-WieclawskiP</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization of negative gate networks realized in weinberger-LIKF layout in a boolean level silicon compiler (<abbr title="Andrzej Wieclawski">AW</abbr>, <abbr title="Marek A. Perkowski">MAP</abbr>), pp. 703–704.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1984-JhonK.html">DAC-1984-JhonK</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Deadlock analysis in the design of data-flow circuits (<abbr title="Chu S. Jhon">CSJ</abbr>, <abbr title="Robert M. Keller">RMK</abbr>), pp. 705–707.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-1984-Marvik.html">DAC-1984-Marvik</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A method for IC layout verification (<abbr title="Ola A. Marvik">OAM</abbr>), pp. 708–709.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1984-SastryP.html">DAC-1984-SastryP</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/slicing.html" title="slicing">#slicing</a></span></dt><dd>On the relation between wire length distributions and placement of logic on master slice ICs (<abbr title="Sarma Sastry">SS</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 710–711.</dd> <div class="pagevis" style="width:1px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>