#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 28 15:36:56 2022
# Process ID: 14212
# Current directory: C:/Users/Lingke/Desktop/FYP_BCC_TX/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16732 C:\Users\Lingke\Desktop\FYP_BCC_TX\project_1\project_1.xpr
# Log file: C:/Users/Lingke/Desktop/FYP_BCC_TX/project_1/vivado.log
# Journal file: C:/Users/Lingke/Desktop/FYP_BCC_TX/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lingke/Desktop/FYP_BCC_TX/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/Lingke/Desktop/FPGA Related/digilent-xdc-master/Cmod-A7-Master.xdc'; using path 'C:/Users/Lingke/Desktop/FYP/FPGA Related/digilent-xdc-master/Cmod-A7-Master.xdc' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/Users/Lingke/Desktop/FPGA Related/digilent-xdc-master/Cmod-A7-Master.xdc'; using path 'C:/Users/Lingke/Desktop/FYP/FPGA Related/digilent-xdc-master/Cmod-A7-Master.xdc' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/Lingke/Desktop/FPGA Related/digilent-xdc-master/Cmod-A7-Master.xdc'; using path 'C:/Users/Lingke/Desktop/FYP/FPGA Related/digilent-xdc-master/Cmod-A7-Master.xdc' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 762.980 ; gain = 128.230
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 28 15:37:28 2022...
