Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : gen_cla_decomposed
Version: K-2015.06-SP5-1
Date   : Mon Apr 18 15:22:03 2016
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: a[0] (input port)
  Endpoint: s[5] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gen_cla_decomposed ZeroWireload          tcbn65gpluswc

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  a[0] (in)                                0.00      0.00       0.00 r
  a[0] (net)                     2                   0.00       0.00 r
  NLIN/U57/Z (AN2D0)                       0.06      0.07       0.07 r
  n[0] (net)                     3                   0.00       0.07 r
  NLIN/U48/Z (AN2D0)                       0.07      0.09       0.16 r
  n[2] (net)                     3                   0.00       0.16 r
  NLIN/U47/Z (AN2D0)                       0.07      0.09       0.25 r
  n[6] (net)                     3                   0.00       0.25 r
  NLIN/U46/Z (AN2D0)                       0.06      0.08       0.34 r
  n[14] (net)                    3                   0.00       0.34 r
  NLIN/U27/Z (AN2D0)                       0.03      0.07       0.40 r
  n[30] (net)                    1                   0.00       0.40 r
  LIN/U9/Z (XOR4D0)                        0.06      0.20       0.60 f
  LIN/n10 (net)                  1                   0.00       0.60 f
  LIN/U7/Z (XOR3D0)                        0.03      0.20       0.80 f
  LIN/n9 (net)                   1                   0.00       0.80 f
  LIN/U6/Z (XOR3D0)                        0.04      0.12       0.92 f
  LIN/n8 (net)                   1                   0.00       0.92 f
  LIN/U5/Z (XOR3D0)                        0.04      0.19       1.12 f
  LIN/n6 (net)                   1                   0.00       1.12 f
  LIN/U4/Z (XOR4D0)                        0.06      0.17       1.29 f
  LIN/n4 (net)                   1                   0.00       1.29 f
  LIN/U3/Z (XOR4D0)                        0.06      0.21       1.50 f
  LIN/n2 (net)                   1                   0.00       1.50 f
  LIN/U1/Z (XOR4D0)                        0.03      0.19       1.69 r
  s[5] (net)                     1                   0.00       1.69 r
  s[5] (out)                               0.03      0.00       1.69 r
  data arrival time                                             1.69
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


1
