$comment
	File created using the following command:
		vcd file test.msim.vcd -direction
$end
$date
	Mon Oct 25 08:46:49 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module test_vhd_vec_tst $end
$var wire 1 ! x [2] $end
$var wire 1 " x [1] $end
$var wire 1 # x [0] $end
$var wire 1 $ y $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_x [2] $end
$var wire 1 / ww_x [1] $end
$var wire 1 0 ww_x [0] $end
$var wire 1 1 ww_y $end
$var wire 1 2 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 3 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 4 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 5 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 6 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 7 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 8 \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 9 \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 : \y~output_o\ $end
$var wire 1 ; \x[1]~input_o\ $end
$var wire 1 < \x[2]~input_o\ $end
$var wire 1 = \x[0]~input_o\ $end
$var wire 1 > \y~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0%
1&
x'
1(
1)
1*
1+
1,
1-
01
07
z8
z9
0:
0;
0<
0=
0>
0!
0"
0#
0.
0/
00
02
03
04
05
06
$end
#20000
1!
1.
1<
1>
1:
11
1$
#60000
0!
0.
0<
0>
0:
01
0$
#70000
1"
1/
1;
#90000
1#
10
1=
#110000
0"
0/
0;
1>
1:
11
1$
#150000
1"
1!
1/
1.
1<
1;
0>
0:
01
0$
#160000
0#
00
0=
#210000
0!
0.
0<
#230000
0"
0/
0;
#1000000
