// Seed: 674486341
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output tri id_2,
    output tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    output wand id_8,
    output supply1 id_9,
    input wand id_10,
    output wire id_11
);
  wand id_13 = id_0;
endmodule
module module_1 (
    output logic id_0,
    output uwire id_1,
    input  wor   id_2,
    input  uwire id_3,
    output tri   id_4
);
  always @* id_0 <= id_2 < id_2 * 1 - 1'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_4,
      id_3,
      id_1,
      id_2,
      id_2,
      id_1,
      id_4,
      id_2,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
