<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p96" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_96{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_96{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_96{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_96{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_96{left:145px;bottom:879px;letter-spacing:-0.11px;}
#t6_96{left:145px;bottom:863px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t7_96{left:145px;bottom:834px;}
#t8_96{left:182px;bottom:834px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t9_96{left:413px;bottom:835px;letter-spacing:-0.01px;}
#ta_96{left:507px;bottom:834px;letter-spacing:-0.1px;}
#tb_96{left:145px;bottom:805px;}
#tc_96{left:182px;bottom:805px;letter-spacing:-0.11px;word-spacing:-0.68px;}
#td_96{left:182px;bottom:788px;letter-spacing:-0.12px;word-spacing:0.03px;}
#te_96{left:182px;bottom:771px;letter-spacing:-0.1px;}
#tf_96{left:80px;bottom:728px;letter-spacing:0.14px;}
#tg_96{left:145px;bottom:728px;letter-spacing:0.13px;}
#th_96{left:145px;bottom:701px;letter-spacing:-0.12px;}
#ti_96{left:145px;bottom:684px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tj_96{left:145px;bottom:656px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#tk_96{left:145px;bottom:627px;letter-spacing:-0.12px;}
#tl_96{left:232px;bottom:627px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_96{left:145px;bottom:598px;letter-spacing:-0.14px;word-spacing:0.08px;}
#tn_96{left:236px;bottom:598px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#to_96{left:145px;bottom:569px;letter-spacing:-0.12px;word-spacing:0.06px;}
#tp_96{left:232px;bottom:569px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tq_96{left:145px;bottom:540px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#tr_96{left:232px;bottom:517px;letter-spacing:-0.16px;word-spacing:0.07px;}
#ts_96{left:344px;bottom:517px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#tt_96{left:529px;bottom:517px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tu_96{left:145px;bottom:488px;letter-spacing:-0.09px;}
#tv_96{left:232px;bottom:488px;letter-spacing:-0.16px;word-spacing:0.07px;}
#tw_96{left:344px;bottom:488px;letter-spacing:-0.14px;word-spacing:0.08px;}
#tx_96{left:432px;bottom:488px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ty_96{left:145px;bottom:445px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tz_96{left:145px;bottom:418px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_96{left:145px;bottom:401px;letter-spacing:-0.12px;word-spacing:-0.98px;}
#t11_96{left:145px;bottom:384px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t12_96{left:145px;bottom:355px;}
#t13_96{left:182px;bottom:355px;letter-spacing:-0.12px;word-spacing:-0.43px;}
#t14_96{left:182px;bottom:339px;letter-spacing:-0.13px;word-spacing:-0.28px;}
#t15_96{left:182px;bottom:322px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_96{left:182px;bottom:305px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t17_96{left:145px;bottom:276px;}
#t18_96{left:182px;bottom:276px;letter-spacing:-0.12px;word-spacing:-0.93px;}
#t19_96{left:182px;bottom:259px;letter-spacing:-0.1px;word-spacing:-0.38px;}
#t1a_96{left:182px;bottom:242px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1b_96{left:182px;bottom:225px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1c_96{left:145px;bottom:196px;}
#t1d_96{left:182px;bottom:196px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1e_96{left:182px;bottom:180px;letter-spacing:-0.11px;word-spacing:-0.81px;}
#t1f_96{left:496px;bottom:181px;letter-spacing:-0.02px;}
#t1g_96{left:604px;bottom:181px;letter-spacing:-0.06px;}
#t1h_96{left:653px;bottom:180px;letter-spacing:-0.1px;word-spacing:-0.86px;}
#t1i_96{left:182px;bottom:163px;letter-spacing:-0.12px;word-spacing:-0.25px;}
#t1j_96{left:182px;bottom:146px;letter-spacing:-0.11px;word-spacing:0.01px;}

.s1_96{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_96{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_96{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_96{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s5_96{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s6_96{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s7_96{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts96" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg96Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg96" style="-webkit-user-select: none;"><object width="825" height="990" data="96/96.svg" type="image/svg+xml" id="pdf96" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_96" class="t s1_96">Programmers’ Model </span>
<span id="t2_96" class="t s2_96">A2-58 </span><span id="t3_96" class="t s1_96">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_96" class="t s2_96">ARM DDI 0100I </span>
<span id="t5_96" class="t s3_96">As a result of these requirements, Jazelle state can be entered from User mode without risking a breach of </span>
<span id="t6_96" class="t s3_96">OS security. In addition: </span>
<span id="t7_96" class="t s3_96">• </span><span id="t8_96" class="t s3_96">Entering Jazelle state from FIQ mode has </span><span id="t9_96" class="t s4_96">UNPREDICTABLE </span><span id="ta_96" class="t s3_96">results. </span>
<span id="tb_96" class="t s3_96">• </span><span id="tc_96" class="t s3_96">Jazelle Extension subarchitectures and implementations must not make use of otherwise-unallocated </span>
<span id="td_96" class="t s3_96">CPSR and SPSR bits. All such bits are reserved for future expansion of the ARM and Thumb </span>
<span id="te_96" class="t s3_96">architectures. </span>
<span id="tf_96" class="t s5_96">A2.10.4 </span><span id="tg_96" class="t s5_96">Jazelle Extension exception handling </span>
<span id="th_96" class="t s3_96">All exceptions copy the J bit from the CPSR to the SPSR, and all instructions that have the side-effect of </span>
<span id="ti_96" class="t s3_96">copying the SPSR to the CPSR must copy the J bit along with all the other bits. </span>
<span id="tj_96" class="t s3_96">When an exception occurs in Jazelle state, the R14 register for the exception mode is calculated as follows: </span>
<span id="tk_96" class="t s6_96">IRQ/FIQ </span><span id="tl_96" class="t s3_96">Address of opcode to be executed on return from interrupt + 4. </span>
<span id="tm_96" class="t s6_96">Prefetch Abort </span><span id="tn_96" class="t s3_96">Address of the opcode causing the abort + 4. </span>
<span id="to_96" class="t s6_96">Data Abort </span><span id="tp_96" class="t s3_96">Address of the opcode causing the abort + 8. </span>
<span id="tq_96" class="t s6_96">Undefined instruction </span>
<span id="tr_96" class="t s3_96">Must not occur. See </span><span id="ts_96" class="t s7_96">Undefined Instruction exceptions </span><span id="tt_96" class="t s3_96">on page A2-60. </span>
<span id="tu_96" class="t s6_96">SWI </span><span id="tv_96" class="t s3_96">Must not occur. See </span><span id="tw_96" class="t s7_96">SWI exceptions </span><span id="tx_96" class="t s3_96">on page A2-60. </span>
<span id="ty_96" class="t s5_96">Interrupts (IRQ and FIQ) </span>
<span id="tz_96" class="t s3_96">In order for the standard mechanism for handling interrupts to work correctly, Jazelle Exception hardware </span>
<span id="t10_96" class="t s3_96">implementations must take care that whenever an interrupt is allowed to occur during Jazelle state execution, </span>
<span id="t11_96" class="t s3_96">one of the following occurs: </span>
<span id="t12_96" class="t s3_96">• </span><span id="t13_96" class="t s3_96">Execution has reached an opcode instruction boundary. That is, all operations required to implement </span>
<span id="t14_96" class="t s3_96">one opcode have completed, and none of the operations required to implement the next opcode have </span>
<span id="t15_96" class="t s3_96">completed. The R14 value on entry to the interrupt handler must be the address of the next opcode, </span>
<span id="t16_96" class="t s3_96">plus 4. </span>
<span id="t17_96" class="t s3_96">• </span><span id="t18_96" class="t s3_96">The sequence of operations performed from the start of the current opcode’s execution up to any point </span>
<span id="t19_96" class="t s3_96">where an interrupt can occur is idempotent: that is, it can be repeated from its start without changing </span>
<span id="t1a_96" class="t s3_96">the overall result of executing the opcode. The R14 value on entry to the interrupt handler must be </span>
<span id="t1b_96" class="t s3_96">the address of the current opcode, plus 4. </span>
<span id="t1c_96" class="t s3_96">• </span><span id="t1d_96" class="t s3_96">If an interrupt does occur during an opcode’s execution, corrective action is taken either directly by </span>
<span id="t1e_96" class="t s3_96">the Jazelle Extension hardware or indirectly by it calling a </span><span id="t1f_96" class="t s4_96">SUBARCHITECTURE </span><span id="t1g_96" class="t s4_96">DEFINED </span><span id="t1h_96" class="t s3_96">handler in the </span>
<span id="t1i_96" class="t s3_96">EJVM, and that corrective action re-creates a situation in which the opcode can be re-executed from </span>
<span id="t1j_96" class="t s3_96">its start. The R14 value on entry to the interrupt handler must be the address of the opcode, plus 4. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
