CORE
../../verilog/SVA/s_always1.sv
--buechi --bound 20
^\[main\.p0\] s_always \[0:9\] main\.x < 10: PROVED up to bound 20$
^\[main\.p1\] not \(s_always \[0:9\] main\.x < 10\): REFUTED$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
