$date
	Thu Dec 16 22:57:58 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_popcount255 $end
$scope module U0 $end
$var wire 255 ! in [254:0] $end
$upscope $end
$upscope $end
$scope module tb_popcount255 $end
$scope module U0 $end
$var reg 8 " out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
b0 !
$end
#20
b1 "
b1 !
#40
b10 "
b11 !
#60
b11 "
b111 !
#85
b1000 "
b1010101010101010 !
#110
b100 "
b11110000000000000000 !
#130
