# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ex10_top_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+H:/VERI_Experiment/Part_3/ex10 {H:/VERI_Experiment/Part_3/ex10/spi2dac.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module spi2dac
# 
# Top level modules:
# 	spi2dac
# 
vsim work.spi2dac
# vsim work.spi2dac 
# Loading work.spi2dac
restart
./tb_spi2dac.do
# invalid command name "./tb_spi2dac.do"
do ./tb_spi2dac.do
# Cannot open macro file: ./tb_spi2dac.do
do ./tb_spi2dac.do
# Cannot open macro file: ./tb_spi2dac.do
do ./ex10modelsim
# ** Error: (vish-4014) No objects found matching 'clock'.
# (vish-4014) No objects found matching 'enable'.
# Error in macro ././ex10modelsim line 1
# (vish-4014) No objects found matching 'clock'.
# (vish-4014) No objects found matching 'enable'.
#     while executing
# "add wave clock enable"
do ./ex10modelsim
# ** Error: (vish-4014) No objects found matching 'clock'.
# (vish-4014) No objects found matching 'enable'.
# Error in macro ././ex10modelsim line 1
# (vish-4014) No objects found matching 'clock'.
# (vish-4014) No objects found matching 'enable'.
#     while executing
# "add wave clock enable"
restart
do ./ex10modelsim
