<html>

<!-- Mirrored from www.hgy413.com/hgydocs/IA32/whgdata/whlstf54.htm by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 08 Sep 2022 16:45:43 GMT -->
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=gb2312">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"宋体"; font-size:9pt;}

A:link {font-family:"宋体"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"宋体"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"宋体"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf53.html" target="_self" title="前一个搜索组"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<nobr><a name="bms_R_{"></a><a name="subkey_R_{"></a>r0 <a href="../xscinstruct_hh/INST_MIAxy.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_MIAPH.html"><b>2</b></a> <a href="../xscinstruct_hh/INST_MIA.html"><b>3</b></a> <a href="../xscinstruct_hh/INST_MAR.html"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDRT.html"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDRSH.html"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDRSB.html"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDRB.html"><b>8</b></a> <a href="../xscinstruct_hh/inst_ldr.html"><b>9</b></a> <a href="../xscinstruct_hh/INST_LDM(2).html"><b>10</b></a> <a href="../xscinstruct_hh/INST_PLD.html"><b>11</b></a> <a href="../xscinstruct_hh/INST_MVN.html"><b>12</b></a> <a href="../xscinstruct_hh/INST_MRS.html"><b>13</b></a> <a href="../xscinstruct_hh/INST_MRA.html"><b>14</b></a> <a href="../xscinstruct_hh/INST_MOV.html"><b>15</b></a> <a href="../xscinstruct_hh/INST_MLA.html"><b>16</b></a> <a href="../xscinstruct_hh/INST_STRB.html"><b>17</b></a> <a href="../xscinstruct_hh/INST_STR.html"><b>18</b></a> <a href="../xscinstruct_hh/INST_STM(2).html"><b>19</b></a> <a href="../xscinstruct_hh/INST_STM(1).html"><b>20</b></a> <a href="../xscinstruct_hh/INST_SMULW.html"><b>21</b></a> <a href="../xscinstruct_hh/INST_SMULL.html"><b>22</b></a> <a href="../xscinstruct_hh/INST_SMUL.html"><b>23</b></a> <a href="../xscinstruct_hh/INST_SMLAW.html"><b>24</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).html"><b>25</b></a> <a href="../xscinstruct_hh/INST_SMLAL.html"><b>26</b></a> <a href="../xscinstruct_hh/INST_SMLA.html"><b>27</b></a> <a href="../xscinstruct_hh/INST_SBC.html"><b>28</b></a> <a href="../xscinstruct_hh/INST_RSC.html"><b>29</b></a> <a href="../xscinstruct_hh/INST_RSB.html"><b>30</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).html"><b>31</b></a> <a href="../xscinstruct_hh/INST_UMULL.html"><b>32</b></a> <a href="../xscinstruct_hh/INST_UMLAL.html"><b>33</b></a> <a href="../xscinstruct_hh/INST_TST.html"><b>34</b></a> <a href="../xscinstruct_hh/INST_TEQ.html"><b>35</b></a> <a href="../xscinstruct_hh/INST_STRH.html"><b>36</b></a> <a href="../xscinstruct_hh/INST_STRD.html"><b>37</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).html"><b>38</b></a> <a href="../xscinstruct_hh/LSR(2)_(Thumb).html"><b>39</b></a> <a href="../xscinstruct_hh/LSR(1)_(Thumb).html"><b>40</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).html"><b>41</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).html"><b>42</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).html"><b>43</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).html"><b>44</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).html"><b>45</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).html"><b>46</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).html"><b>47</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).html"><b>48</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).html"><b>49</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).html"><b>50</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).html"><b>51</b></a> <a href="../xscinstruct_hh/POP_(Thumb).html"><b>52</b></a> <a href="../xscinstruct_hh/NEG_(Thumb).html"><b>53</b></a> <a href="../instruct64_hh/6400297.html"><b>54</b></a> <a href="../XScale_HH/LipsXSc/MAC.html"><b>55</b></a> <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.html"><b>56</b></a> <a href="../XScale_HH/LipsXSc/Load_Operand_Penalty.html"><b>57</b></a> <a href="../XScale_HH/LipsXSc/LDRSTR_RES.html"><b>58</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.html"><b>59</b></a> <a href="../XScale_HH/LipsXSc/IS_MULtoShift.html"><b>60</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.html"><b>61</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.html"><b>62</b></a> <a href="../XScale_HH/LipsXSc/Cycle_Information.html"><b>63</b></a> <a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.html"><b>64</b></a> <a href="../XScale_HH/LipsXSc/Coprocessor_Result_Penalty.html"><b>65</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.html"><b>66</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.html"><b>67</b></a> <a href="../XScale_HH/LipsXSc/SWP_Penalty.html"><b>68</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.html"><b>69</b></a> <a href="../XScale_HH/LipsXSc/Status_Rgister.html"><b>70</b></a> <a href="../XScale_HH/LipsXSc/Saturated_Result_Penalty.html"><b>71</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>72</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.html"><b>73</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Result_Penalty.html"><b>74</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.html"><b>75</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Condition_Code_Penalty.html"><b>76</b></a> <a href="../XScale_HH/LipsXSc/MulP_RESOURCE.html"><b>77</b></a> <a href="../xscinstruct_hh/Address_Immediate_(AM_1).html"><b>78</b></a> <a href="../xscinstruct_hh/address_decrement_before_(am_4).html"><b>79</b></a> <a href="../xscinstruct_hh/address_decrement_after_(am_4).html"><b>80</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.html"><b>81</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).html"><b>82</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Immediate_(AM_1).html"><b>83</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Multiple_Overview.html"><b>84</b></a> <a href="../xscinstruct_hh/address_increment_before_(am_4).html"><b>85</b></a> <a href="../xscinstruct_hh/address_increment_after_(am_4).html"><b>86</b></a> <a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.html"><b>87</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Register_(AM_1).html"><b>88</b></a> <a href="../instruct64_hh/6400157.html"><b>89</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).html"><b>90</b></a> <a href="../xscinstruct_hh/CMN_(Thumb).html"><b>91</b></a> <a href="../xscinstruct_hh/BX_(Thumb).html"><b>92</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).html"><b>93</b></a> <a href="../instruct64_hh/6400163.html"><b>94</b></a> <a href="../instruct64_hh/6400161.html"><b>95</b></a> <a href="../xscinstruct_hh/INST_LDM(1).html"><b>96</b></a> <a href="../xscinstruct_hh/INST_LDC.html"><b>97</b></a> <a href="../xscinstruct_hh/INST_EOR.html"><b>98</b></a> <a href="../xscinstruct_hh/INST_CMN.html"><b>99</b></a> <a href="../xscinstruct_hh/INST_CLZ.html"><b>100</b></a> <a href="../xscinstruct_hh/INST_BX.html"><b>101</b></a> <a href="../xscinstruct_hh/INST_BLX(2).html"><b>102</b></a> <a href="../xscinstruct_hh/INST_BLX(1).html"><b>103</b></a> <a href="../xscinstruct_hh/INST_BKPT.html"><b>104</b></a> <a href="../xscinstruct_hh/INST_BIC.html"><b>105</b></a> <a href="../xscinstruct_hh/INST_BBL.html"><b>106</b></a> <a href="../xscinstruct_hh/INST_AND.html"><b>107</b></a> <a href="../xscinstruct_hh/INST_ADD.html"><b>108</b></a> <a href="../xscinstruct_hh/inst_adc.html"><b>109</b></a> </nobr><br><nobr><a name="bm_R"></a>r1 <a href="../xscinstruct_hh/INST_MIAxy.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_MIAPH.html"><b>2</b></a> <a href="../xscinstruct_hh/INST_MIA.html"><b>3</b></a> <a href="../xscinstruct_hh/INST_MCRR.html"><b>4</b></a> <a href="../xscinstruct_hh/INST_MAR.html"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDRT.html"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDRSH.html"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDRSB.html"><b>8</b></a> <a href="../xscinstruct_hh/INST_LDRBT.html"><b>9</b></a> <a href="../xscinstruct_hh/INST_LDRB.html"><b>10</b></a> <a href="../xscinstruct_hh/inst_ldr.html"><b>11</b></a> <a href="../instruct64_hh/6400199.html"><b>12</b></a> <a href="../instruct64_hh/6400198.html"><b>13</b></a> <a href="../xscinstruct_hh/INST_QSUB.html"><b>14</b></a> <a href="../xscinstruct_hh/INST_QDSUB.html"><b>15</b></a> <a href="../xscinstruct_hh/INST_QDADD.html"><b>16</b></a> <a href="../xscinstruct_hh/INST_QADD.html"><b>17</b></a> <a href="../xscinstruct_hh/INST_PLD.html"><b>18</b></a> <a href="../xscinstruct_hh/INST_ORR.html"><b>19</b></a> <a href="../xscinstruct_hh/INST_MVN.html"><b>20</b></a> <a href="../xscinstruct_hh/INST_MUL.html"><b>21</b></a> <a href="../xscinstruct_hh/INST_MSR.html"><b>22</b></a> <a href="../xscinstruct_hh/INST_MRS.html"><b>23</b></a> <a href="../xscinstruct_hh/INST_MRRC.html"><b>24</b></a> <a href="../xscinstruct_hh/INST_MRA.html"><b>25</b></a> <a href="../xscinstruct_hh/INST_MOV.html"><b>26</b></a> <a href="../xscinstruct_hh/INST_MLA.html"><b>27</b></a> <a href="../xscinstruct_hh/INST_STRB.html"><b>28</b></a> <a href="../xscinstruct_hh/INST_STM(1).html"><b>29</b></a> <a href="../xscinstruct_hh/INST_SMULW.html"><b>30</b></a> <a href="../xscinstruct_hh/INST_SMULL.html"><b>31</b></a> <a href="../xscinstruct_hh/INST_SMUL.html"><b>32</b></a> <a href="../xscinstruct_hh/INST_SMLAW.html"><b>33</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).html"><b>34</b></a> <a href="../xscinstruct_hh/INST_SMLAL.html"><b>35</b></a> <a href="../xscinstruct_hh/INST_SMLA.html"><b>36</b></a> <a href="../xscinstruct_hh/INST_SBC.html"><b>37</b></a> <a href="../xscinstruct_hh/INST_RSC.html"><b>38</b></a> <a href="../xscinstruct_hh/INST_RSB.html"><b>39</b></a> <a href="../xscinstruct_hh/LDR(1)_(Thumb).html"><b>40</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).html"><b>41</b></a> <a href="../xscinstruct_hh/INST_UMULL.html"><b>42</b></a> <a href="../xscinstruct_hh/INST_UMLAL.html"><b>43</b></a> <a href="../xscinstruct_hh/INST_TST.html"><b>44</b></a> <a href="../xscinstruct_hh/INST_TEQ.html"><b>45</b></a> <a href="../xscinstruct_hh/INST_STRT.html"><b>46</b></a> <a href="../xscinstruct_hh/INST_STRH.html"><b>47</b></a> <a href="../xscinstruct_hh/INST_STRD.html"><b>48</b></a> <a href="../xscinstruct_hh/LSR(1)_(Thumb).html"><b>49</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).html"><b>50</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).html"><b>51</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).html"><b>52</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).html"><b>53</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).html"><b>54</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).html"><b>55</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).html"><b>56</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).html"><b>57</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).html"><b>58</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).html"><b>59</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).html"><b>60</b></a> <a href="../xscinstruct_hh/POP_(Thumb).html"><b>61</b></a> <a href="../instruct64_hh/probe_-_probe_access_instruction.html"><b>62</b></a> <a href="../instruct64_hh/mov_psr_-_move_processor_status_register_instruction.html"><b>63</b></a> <a href="../instruct64_hh/mov_cr_-_move_control_register_instruction.html"><b>64</b></a> <a href="../instruct64_hh/6400279.html"><b>65</b></a> <a href="../instruct64_hh/6400278.html"><b>66</b></a> <a href="../instruct64_hh/6400277.html"><b>67</b></a> <a href="../instruct64_hh/6400276.html"><b>68</b></a> <a href="../instruct64_hh/6400275.html"><b>69</b></a> <a href="../instruct64_hh/6400274.html"><b>70</b></a> <a href="../instruct64_hh/6400273.html"><b>71</b></a> <a href="../instruct64_hh/ttag_-_translation_hashed_entry_tag_instruction.html"><b>72</b></a> <a href="../instruct64_hh/tpa_-_translate_to_physical_address_instruction.html"><b>73</b></a> <a href="../instruct64_hh/thash_-_translation_hashed_entry_address_instuction.html"><b>74</b></a> <a href="../instruct64_hh/tak_-_translation_access_key_instruction.html"><b>75</b></a> <a href="../instruct64_hh/6400301.html"><b>76</b></a> <a href="../instruct64_hh/6400300.html"><b>77</b></a> <a href="../instruct64_hh/6400299.html"><b>78</b></a> <a href="../instruct64_hh/6400298.html"><b>79</b></a> <a href="../instruct64_hh/6400297.html"><b>80</b></a> <a href="../instruct64_hh/6400296.html"><b>81</b></a> <a href="../instruct64_hh/6400294.html"><b>82</b></a> <a href="../instruct64_hh/6400293.html"><b>83</b></a> <a href="../instruct64_hh/6400292.html"><b>84</b></a> <a href="../instruct64_hh/6400291.html"><b>85</b></a> <a href="../instruct64_hh/6400289.html"><b>86</b></a> <a href="../instruct64_hh/6400288.html"><b>87</b></a> <a href="../xscinstruct_hh/TST_(Thumb).html"><b>88</b></a> <a href="../instruct64_hh/6400317.html"><b>89</b></a> <a href="../instruct64_hh/6400316.html"><b>90</b></a> <a href="../instruct64_hh/6400315.html"><b>91</b></a> <a href="../instruct64_hh/6400314.html"><b>92</b></a> <a href="../instruct64_hh/6400313.html"><b>93</b></a> <a href="../instruct64_hh/6400312.html"><b>94</b></a> <a href="../instruct64_hh/6400309.html"><b>95</b></a> <a href="../instruct64_hh/6400308.html"><b>96</b></a> <a href="../instruct64_hh/6400307.html"><b>97</b></a> <a href="../instruct64_hh/6400306.html"><b>98</b></a> <a href="../instruct64_hh/6400305.html"><b>99</b></a> <a href="../instruct64_hh/6400304.html"><b>100</b></a> <a href="../instruct64_hh/6400303.html"><b>101</b></a> <a href="../instruct64_hh/6400302.html"><b>102</b></a> <a href="../instruct64_hh/6400333.html"><b>103</b></a> <a href="../instruct64_hh/6400332.html"><b>104</b></a> <a href="../instruct64_hh/6400331.html"><b>105</b></a> <a href="../instruct64_hh/6400330.html"><b>106</b></a> <a href="../instruct64_hh/6400329.html"><b>107</b></a> <a href="../instruct64_hh/6400328.html"><b>108</b></a> <a href="../instruct64_hh/6400327.html"><b>109</b></a> <a href="../instruct64_hh/6400326.html"><b>110</b></a> <a href="../instruct64_hh/6400325.html"><b>111</b></a> <a href="../instruct64_hh/6400324.html"><b>112</b></a> <a href="../instruct64_hh/6400323.html"><b>113</b></a> <a href="../instruct64_hh/6400322.html"><b>114</b></a> <a href="../instruct64_hh/6400321.html"><b>115</b></a> <a href="../instruct64_hh/6400320.html"><b>116</b></a> <a href="../instruct64_hh/6400319.html"><b>117</b></a> <a href="../instruct64_hh/6400318.html"><b>118</b></a> <a href="../XScale_HH/LipsXSc/MAC.html"><b>119</b></a> <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.html"><b>120</b></a> <a href="../XScale_HH/LipsXSc/Load_Operand_Penalty.html"><b>121</b></a> <a href="../XScale_HH/LipsXSc/LDRSTR_RES.html"><b>122</b></a> <a href="../XScale_HH/LipsXSc/IS_SWP.html"><b>123</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.html"><b>124</b></a> <a href="../XScale_HH/LipsXSc/IS_MULtoShift.html"><b>125</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.html"><b>126</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.html"><b>127</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.html"><b>128</b></a> <a href="../XScale_HH/LipsXSc/Data_Process_Penalty.html"><b>129</b></a> <a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.html"><b>130</b></a> <a href="../XScale_HH/LipsXSc/Coprocessor_Result_Penalty.html"><b>131</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.html"><b>132</b></a> <a href="../XScale_HH/LipsXSc/CDP_RES.html"><b>133</b></a> <a href="../instruct64_hh/6400345.html"><b>134</b></a> <a href="../instruct64_hh/6400344.html"><b>135</b></a> <a href="../instruct64_hh/6400343.html"><b>136</b></a> <a href="../instruct64_hh/6400342.html"><b>137</b></a> <a href="../instruct64_hh/6400341.html"><b>138</b></a> <a href="../instruct64_hh/6400340.html"><b>139</b></a> <a href="../instruct64_hh/6400339.html"><b>140</b></a> <a href="../instruct64_hh/6400338.html"><b>141</b></a> <a href="../instruct64_hh/6400337.html"><b>142</b></a> <a href="../instruct64_hh/6400336.html"><b>143</b></a> <a href="../instruct64_hh/6400335.html"><b>144</b></a> <a href="../instruct64_hh/6400334.html"><b>145</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.html"><b>146</b></a> <a href="../XScale_HH/LipsXSc/SWP_Penalty.html"><b>147</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.html"><b>148</b></a> <a href="../XScale_HH/LipsXSc/Saturated_Result_Penalty.html"><b>149</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>150</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.html"><b>151</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Result_Penalty.html"><b>152</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.html"><b>153</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Condition_Code_Penalty.html"><b>154</b></a> <a href="../XScale_HH/LipsXSc/MulP_RESOURCE.html"><b>155</b></a> <a href="../instruct64_hh/6400359.html"><b>156</b></a> <a href="../instruct64_hh/6400358.html"><b>157</b></a> <a href="../instruct64_hh/6400357.html"><b>158</b></a> <a href="../instruct64_hh/6400356.html"><b>159</b></a> <a href="../instruct64_hh/6400355.html"><b>160</b></a> <a href="../instruct64_hh/6400354.html"><b>161</b></a> <a href="../instruct64_hh/6400353.html"><b>162</b></a> <a href="../instruct64_hh/6400352.html"><b>163</b></a> <a href="../instruct64_hh/6400351.html"><b>164</b></a> <a href="../instruct64_hh/6400350.html"><b>165</b></a> <a href="../instruct64_hh/6400381.html"><b>166</b></a> <a href="../instruct64_hh/6400380.html"><b>167</b></a> <a href="../instruct64_hh/6400379.html"><b>168</b></a> <a href="../instruct64_hh/6400378.html"><b>169</b></a> <a href="../instruct64_hh/6400371.html"><b>170</b></a> <a href="../instruct64_hh/6400370.html"><b>171</b></a> <a href="../instruct64_hh/6400367.html"><b>172</b></a> <a href="../instruct64_hh/6400366.html"><b>173</b></a> <a href="../xscinstruct_hh/address_decrement_before_(am_4).html"><b>174</b></a> <a href="../xscinstruct_hh/address_decrement_after_(am_4).html"><b>175</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.html"><b>176</b></a> <a href="../xscinstruct_hh/ADD(4)_(Thumb).html"><b>177</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).html"><b>178</b></a> <a href="../instruct64_hh/6400388.html"><b>179</b></a> <a href="../instruct64_hh/6400387.html"><b>180</b></a> <a href="../instruct64_hh/6400386.html"><b>181</b></a> <a href="../instruct64_hh/6400385.html"><b>182</b></a> <a href="../xscinstruct_hh/address_increment_before_(am_4).html"><b>183</b></a> <a href="../xscinstruct_hh/address_increment_after_(am_4).html"><b>184</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).html"><b>185</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_2).html"><b>186</b></a> <a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.html"><b>187</b></a> <a href="../instruct64_hh/6400141.html"><b>188</b></a> <a href="../instruct64_hh/6400140.html"><b>189</b></a> <a href="../instruct64_hh/6400139.html"><b>190</b></a> <a href="../instruct64_hh/6400138.html"><b>191</b></a> <a href="../instruct64_hh/6400137.html"><b>192</b></a> <a href="../instruct64_hh/6400136.html"><b>193</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_with_Extend_(AM_1).html"><b>194</b></a> <a href="../xscinstruct_hh/Address_Register_(AM_1).html"><b>195</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Register_(AM_1).html"><b>196</b></a> <a href="../instruct64_hh/6400431.html"><b>197</b></a> <a href="../instruct64_hh/6400430.html"><b>198</b></a> <a href="../instruct64_hh/6400426.html"><b>199</b></a> <a href="../instruct64_hh/6400157.html"><b>200</b></a> <a href="../instruct64_hh/6400145.html"><b>201</b></a> <a href="../instruct64_hh/6400144.html"><b>202</b></a> <a href="../instruct64_hh/6400143.html"><b>203</b></a> <a href="../instruct64_hh/6400142.html"><b>204</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).html"><b>205</b></a> <a href="../xscinstruct_hh/CMP(2)_(Thumb).html"><b>206</b></a> <a href="../xscinstruct_hh/B(2)_(Thumb).html"><b>207</b></a> <a href="../instruct64_hh/6400445.html"><b>208</b></a> <a href="../instruct64_hh/6400444.html"><b>209</b></a> <a href="../instruct64_hh/6400172.html"><b>210</b></a> <a href="../instruct64_hh/6400171.html"><b>211</b></a> <a href="../instruct64_hh/6400170.html"><b>212</b></a> <a href="../instruct64_hh/6400169.html"><b>213</b></a> <a href="../instruct64_hh/6400168.html"><b>214</b></a> <a href="../instruct64_hh/6400167.html"><b>215</b></a> <a href="../instruct64_hh/6400166.html"><b>216</b></a> <a href="../instruct64_hh/6400165.html"><b>217</b></a> <a href="../instruct64_hh/6400158.html"><b>218</b></a> <a href="../xscinstruct_hh/INST_LDM(1).html"><b>219</b></a> <a href="../xscinstruct_hh/INST_LDC.html"><b>220</b></a> <a href="../xscinstruct_hh/INST_EOR.html"><b>221</b></a> <a href="../xscinstruct_hh/INST_BBL.html"><b>222</b></a> </nobr><br><nobr><a name="bm_R"></a>r10 <a href="../xscinstruct_hh/INST_MCR.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_MRC.html"><b>2</b></a> <a href="../xscinstruct_hh/INST_STRB.html"><b>3</b></a> <a href="../xscinstruct_hh/INST_STR.html"><b>4</b></a> <a href="../xscinstruct_hh/INST_STM(2).html"><b>5</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).html"><b>6</b></a> <a href="../xscinstruct_hh/INST_TST.html"><b>7</b></a> <a href="../xscinstruct_hh/INST_TEQ.html"><b>8</b></a> <a href="../xscinstruct_hh/INST_SWPB.html"><b>9</b></a> <a href="../xscinstruct_hh/INST_SWP.html"><b>10</b></a> <a href="../xscinstruct_hh/INST_STRH.html"><b>11</b></a> <a href="../xscinstruct_hh/INST_STRD.html"><b>12</b></a> <a href="../Itanium2_HH/Lips642/it_register_stalls.html"><b>13</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.html"><b>14</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.html"><b>15</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>16</b></a> <a href="../XScale_HH/LipsXSc/MemCP_RESOURCE.html"><b>17</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Immediate_(AM_1).html"><b>18</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_with_Extend_(AM_1).html"><b>19</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_2).html"><b>20</b></a> </nobr><br><nobr><a name="bm_R"></a>r11 <a href="../xscinstruct_hh/INST_MCR.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRB.html"><b>2</b></a> <a href="../xscinstruct_hh/inst_ldr.html"><b>3</b></a> <a href="../xscinstruct_hh/INST_MRC.html"><b>4</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>5</b></a> <a href="../XScale_HH/LipsXSc/MemCP_RESOURCE.html"><b>6</b></a> <a href="../xscinstruct_hh/Address_Immediate_(AM_1).html"><b>7</b></a> <a href="../xscinstruct_hh/ADD(4)_(Thumb).html"><b>8</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).html"><b>9</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_2).html"><b>10</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Register_(AM_1).html"><b>11</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).html"><b>12</b></a> <a href="../xscinstruct_hh/INST_EOR.html"><b>13</b></a> <a href="../xscinstruct_hh/INST_CMP.html"><b>14</b></a> <a href="../xscinstruct_hh/INST_CMN.html"><b>15</b></a> <a href="../xscinstruct_hh/INST_CLZ.html"><b>16</b></a> <a href="../xscinstruct_hh/INST_BX.html"><b>17</b></a> <a href="../xscinstruct_hh/INST_BLX(2).html"><b>18</b></a> <a href="../xscinstruct_hh/INST_BLX(1).html"><b>19</b></a> <a href="../xscinstruct_hh/INST_BKPT.html"><b>20</b></a> <a href="../xscinstruct_hh/INST_BIC.html"><b>21</b></a> <a href="../xscinstruct_hh/INST_BBL.html"><b>22</b></a> <a href="../xscinstruct_hh/INST_AND.html"><b>23</b></a> <a href="../xscinstruct_hh/INST_ADD.html"><b>24</b></a> <a href="../xscinstruct_hh/inst_adc.html"><b>25</b></a> </nobr><br><nobr><a name="bm_R"></a>r12 <a href="../xscinstruct_hh/INST_MCR.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_MRC.html"><b>2</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).html"><b>3</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>4</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_immediate_(am_1).html"><b>5</b></a> <a href="../xscinstruct_hh/ADD(4)_(Thumb).html"><b>6</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).html"><b>7</b></a> <a href="../xscinstruct_hh/Address_Register_(AM_1).html"><b>8</b></a> <a href="../xscinstruct_hh/INST_EOR.html"><b>9</b></a> <a href="../xscinstruct_hh/INST_CMP.html"><b>10</b></a> <a href="../xscinstruct_hh/INST_CMN.html"><b>11</b></a> <a href="../xscinstruct_hh/INST_BBL.html"><b>12</b></a> </nobr><br><nobr><a name="bm_R"></a>r13 <a href="../xscinstruct_hh/INST_MCR.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDM(3).html"><b>2</b></a> <a href="../xscinstruct_hh/INST_MRC.html"><b>3</b></a> <a href="../xscinstruct_hh/INST_STM(1).html"><b>4</b></a> <a href="../xscinstruct_hh/INST_STRT.html"><b>5</b></a> <a href="../xscinstruct_hh/address_decrement_before_(am_4).html"><b>6</b></a> <a href="../xscinstruct_hh/address_decrement_after_(am_4).html"><b>7</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_register_(am1).html"><b>8</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Immediate_(AM_1).html"><b>9</b></a> <a href="../xscinstruct_hh/address_increment_before_(am_4).html"><b>10</b></a> <a href="../xscinstruct_hh/address_increment_after_(am_4).html"><b>11</b></a> <a href="../xscinstruct_hh/INST_LDM(1).html"><b>12</b></a> <a href="../xscinstruct_hh/INST_LDC.html"><b>13</b></a> <a href="../xscinstruct_hh/INST_CMP.html"><b>14</b></a> <a href="../xscinstruct_hh/INST_CMN.html"><b>15</b></a> <a href="../xscinstruct_hh/INST_BBL.html"><b>16</b></a> </nobr><br><nobr><a name="bm_R"></a>r14 <a href="../xscinstruct_hh/INST_MCR.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_MRC.html"><b>2</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Register_(AM_1).html"><b>3</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Immediate_(AM_1).html"><b>4</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).html"><b>5</b></a> <a href="../xscinstruct_hh/INST_BLX(2).html"><b>6</b></a> <a href="../xscinstruct_hh/INST_BLX(1).html"><b>7</b></a> <a href="../xscinstruct_hh/INST_BBL.html"><b>8</b></a> </nobr><br><nobr><a name="bm_R"></a>r15 <a href="../xscinstruct_hh/MOV(3)_(Thumb).html"><b>1</b></a> <a href="../xscinstruct_hh/TMRRC.html"><b>2</b></a> <a href="../xscinstruct_hh/TMRC.html"><b>3</b></a> <a href="../xscinstruct_hh/TMOVMSK.html"><b>4</b></a> <a href="../xscinstruct_hh/TMIAPH.html"><b>5</b></a> <a href="../xscinstruct_hh/TMIA.html"><b>6</b></a> <a href="../xscinstruct_hh/TMCRR.html"><b>7</b></a> <a href="../xscinstruct_hh/TEXTRM.html"><b>8</b></a> <a href="../xscinstruct_hh/TEXTRC.html"><b>9</b></a> <a href="../xscinstruct_hh/TANDC.html"><b>10</b></a> <a href="../xscinstruct_hh/TORC.html"><b>11</b></a> <a href="../XScale_HH/LipsXSc/Cycle_Information.html"><b>12</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>13</b></a> <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).html"><b>14</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_register_(am1).html"><b>15</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_immediate_(am_1).html"><b>16</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Immediate_(AM_1).html"><b>17</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Register_(AM_1).html"><b>18</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Immediate_(AM_1).html"><b>19</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Multiple_Overview.html"><b>20</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_5).html"><b>21</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).html"><b>22</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_2).html"><b>23</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_5).html"><b>24</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_2).html"><b>25</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_5).html"><b>26</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).html"><b>27</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_2).html"><b>28</b></a> <a href="../xscinstruct_hh/Address_Unindexed_(AM_5).html"><b>29</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Pre-indexed_(AM_2).html"><b>30</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).html"><b>31</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Offset_(AM_2).html"><b>32</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_with_Extend_(AM_1).html"><b>33</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Register_(AM_1).html"><b>34</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Immediate_(AM_1).html"><b>35</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).html"><b>36</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_2).html"><b>37</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).html"><b>38</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_2).html"><b>39</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).html"><b>40</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_2).html"><b>41</b></a> <a href="../xscinstruct_hh/Address_Register_(AM_1).html"><b>42</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Register_(AM_1).html"><b>43</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).html"><b>44</b></a> <a href="../xscinstruct_hh/BX_(Thumb).html"><b>45</b></a> </nobr><br><nobr><a name="bm_R"></a>r16 <a href="../instruct32_hh/vc328.html"><b>1</b></a> <a href="../instruct32_hh/vc326.html"><b>2</b></a> <a href="../instruct32_hh/vc325.html"><b>3</b></a> <a href="../instruct32_hh/vc42.html"><b>4</b></a> <a href="../instruct32_hh/vc36.html"><b>5</b></a> <a href="../instruct32_hh/vc35.html"><b>6</b></a> <a href="../instruct32_hh/instruction.html"><b>7</b></a> <a href="../instruct32_hh/vc73.html"><b>8</b></a> <a href="../instruct32_hh/vc6a.html"><b>9</b></a> <a href="../instruct32_hh/vc7a.html"><b>10</b></a> <a href="../instruct32_hh/vc138.html"><b>11</b></a> <a href="../instruct32_hh/vc136.html"><b>12</b></a> <a href="../instruct32_hh/vc12a.html"><b>13</b></a> <a href="../instruct32_hh/vc150.html"><b>14</b></a> <a href="../instruct32_hh/vc149.html"><b>15</b></a> <a href="../instruct32_hh/vc147.html"><b>16</b></a> <a href="../instruct32_hh/vc163.html"><b>17</b></a> <a href="../instruct32_hh/vc17a.html"><b>18</b></a> <a href="../instruct32_hh/vc177.html"><b>19</b></a> <a href="../instruct32_hh/vc19a.html"><b>20</b></a> <a href="../instruct32_hh/vc18a.html"><b>21</b></a> <a href="../instruct32_hh/vc216.html"><b>22</b></a> <a href="../instruct32_hh/vc20a.html"><b>23</b></a> <a href="../instruct32_hh/vc207.html"><b>24</b></a> <a href="../instruct32_hh/vc204.html"><b>25</b></a> <a href="../instruct32_hh/vc22a.html"><b>26</b></a> <a href="../instruct32_hh/vc245.html"><b>27</b></a> <a href="../instruct32_hh/vc23a.html"><b>28</b></a> <a href="../instruct32_hh/vc25.html"><b>29</b></a> <a href="../instruct32_hh/vc24a.html"><b>30</b></a> <a href="../instruct32_hh/vc266.html"><b>31</b></a> <a href="../instruct32_hh/vc284.html"><b>32</b></a> <a href="../instruct32_hh/vc291.html"><b>33</b></a> <a href="../instruct32_hh/vc290.html"><b>34</b></a> <a href="../instruct32_hh/vc313.html"><b>35</b></a> <a href="../instruct32_hh/vc306.html"><b>36</b></a> </nobr><br><nobr><a name="bm_R"></a>r2 <a href="../xscinstruct_hh/INST_MIAxy.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_MIAPH.html"><b>2</b></a> <a href="../xscinstruct_hh/INST_MIA.html"><b>3</b></a> <a href="../xscinstruct_hh/INST_MCRR.html"><b>4</b></a> <a href="../xscinstruct_hh/INST_MAR.html"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDRT.html"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDRSH.html"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDRSB.html"><b>8</b></a> <a href="../xscinstruct_hh/INST_LDRH.html"><b>9</b></a> <a href="../xscinstruct_hh/INST_LDRD.html"><b>10</b></a> <a href="../xscinstruct_hh/INST_LDRBT.html"><b>11</b></a> <a href="../xscinstruct_hh/INST_LDRB.html"><b>12</b></a> <a href="../xscinstruct_hh/inst_ldr.html"><b>13</b></a> <a href="../xscinstruct_hh/INST_QSUB.html"><b>14</b></a> <a href="../xscinstruct_hh/INST_QDSUB.html"><b>15</b></a> <a href="../xscinstruct_hh/INST_QDADD.html"><b>16</b></a> <a href="../xscinstruct_hh/INST_QADD.html"><b>17</b></a> <a href="../xscinstruct_hh/INST_PLD.html"><b>18</b></a> <a href="../xscinstruct_hh/INST_MVN.html"><b>19</b></a> <a href="../xscinstruct_hh/INST_MUL.html"><b>20</b></a> <a href="../xscinstruct_hh/INST_MSR.html"><b>21</b></a> <a href="../xscinstruct_hh/INST_MRS.html"><b>22</b></a> <a href="../xscinstruct_hh/INST_MRRC.html"><b>23</b></a> <a href="../xscinstruct_hh/INST_MRA.html"><b>24</b></a> <a href="../xscinstruct_hh/INST_MOV.html"><b>25</b></a> <a href="../xscinstruct_hh/INST_MLA.html"><b>26</b></a> <a href="../xscinstruct_hh/INST_STRBT.html"><b>27</b></a> <a href="../xscinstruct_hh/INST_STRB.html"><b>28</b></a> <a href="../xscinstruct_hh/INST_STM(1).html"><b>29</b></a> <a href="../xscinstruct_hh/INST_STC.html"><b>30</b></a> <a href="../xscinstruct_hh/INST_SMULL.html"><b>31</b></a> <a href="../xscinstruct_hh/INST_SMUL.html"><b>32</b></a> <a href="../xscinstruct_hh/INST_SMLAW.html"><b>33</b></a> <a href="../xscinstruct_hh/INST_SMLA.html"><b>34</b></a> <a href="../xscinstruct_hh/INST_SBC.html"><b>35</b></a> <a href="../xscinstruct_hh/INST_RSC.html"><b>36</b></a> <a href="../xscinstruct_hh/INST_RSB.html"><b>37</b></a> <a href="../xscinstruct_hh/LDR(3)_(Thumb).html"><b>38</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).html"><b>39</b></a> <a href="../xscinstruct_hh/INST_UMULL.html"><b>40</b></a> <a href="../xscinstruct_hh/INST_UMLAL.html"><b>41</b></a> <a href="../xscinstruct_hh/INST_STRT.html"><b>42</b></a> <a href="../xscinstruct_hh/INST_STRH.html"><b>43</b></a> <a href="../xscinstruct_hh/INST_STRD.html"><b>44</b></a> <a href="../xscinstruct_hh/MUL_(Thumb).html"><b>45</b></a> <a href="../xscinstruct_hh/LSL(2)_(Thumb).html"><b>46</b></a> <a href="../xscinstruct_hh/LSL(1)_(Thumb).html"><b>47</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).html"><b>48</b></a> <a href="../xscinstruct_hh/LDR(4)_(Thumb).html"><b>49</b></a> <a href="../instruct64_hh/itr_-_insert_translation_register_instruction.html"><b>50</b></a> <a href="../xscinstruct_hh/SUB(1)_(Thumb).html"><b>51</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).html"><b>52</b></a> <a href="../xscinstruct_hh/STR(3)_(Thumb).html"><b>53</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).html"><b>54</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).html"><b>55</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).html"><b>56</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).html"><b>57</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).html"><b>58</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).html"><b>59</b></a> <a href="../xscinstruct_hh/POP_(Thumb).html"><b>60</b></a> <a href="../instruct64_hh/ptr_-_purge_translation_register_instruction.html"><b>61</b></a> <a href="../instruct64_hh/ptc.l_-_purge_local_translation_cache_instruction.html"><b>62</b></a> <a href="../instruct64_hh/ptc.g_ptc.g_-_purge_global_translation_cache_instructions.html"><b>63</b></a> <a href="../instruct64_hh/probe_-_probe_access_instruction.html"><b>64</b></a> <a href="../instruct64_hh/mov_psr_-_move_processor_status_register_instruction.html"><b>65</b></a> <a href="../instruct64_hh/mov_cr_-_move_control_register_instruction.html"><b>66</b></a> <a href="../instruct64_hh/6400285.html"><b>67</b></a> <a href="../instruct64_hh/6400284.html"><b>68</b></a> <a href="../instruct64_hh/6400281.html"><b>69</b></a> <a href="../instruct64_hh/6400280.html"><b>70</b></a> <a href="../instruct64_hh/6400279.html"><b>71</b></a> <a href="../instruct64_hh/6400278.html"><b>72</b></a> <a href="../instruct64_hh/6400273.html"><b>73</b></a> <a href="../instruct64_hh/6400299.html"><b>74</b></a> <a href="../instruct64_hh/6400298.html"><b>75</b></a> <a href="../instruct64_hh/6400294.html"><b>76</b></a> <a href="../instruct64_hh/6400293.html"><b>77</b></a> <a href="../instruct64_hh/6400292.html"><b>78</b></a> <a href="../instruct64_hh/6400291.html"><b>79</b></a> <a href="../instruct64_hh/6400289.html"><b>80</b></a> <a href="../instruct64_hh/6400288.html"><b>81</b></a> <a href="../xscinstruct_hh/TST_(Thumb).html"><b>82</b></a> <a href="../instruct64_hh/6400317.html"><b>83</b></a> <a href="../instruct64_hh/6400316.html"><b>84</b></a> <a href="../instruct64_hh/6400315.html"><b>85</b></a> <a href="../instruct64_hh/6400314.html"><b>86</b></a> <a href="../instruct64_hh/6400313.html"><b>87</b></a> <a href="../instruct64_hh/6400312.html"><b>88</b></a> <a href="../instruct64_hh/6400309.html"><b>89</b></a> <a href="../instruct64_hh/6400308.html"><b>90</b></a> <a href="../instruct64_hh/6400305.html"><b>91</b></a> <a href="../instruct64_hh/6400304.html"><b>92</b></a> <a href="../instruct64_hh/6400303.html"><b>93</b></a> <a href="../instruct64_hh/6400302.html"><b>94</b></a> <a href="../instruct64_hh/6400331.html"><b>95</b></a> <a href="../instruct64_hh/6400330.html"><b>96</b></a> <a href="../instruct64_hh/6400329.html"><b>97</b></a> <a href="../instruct64_hh/6400328.html"><b>98</b></a> <a href="../instruct64_hh/6400327.html"><b>99</b></a> <a href="../instruct64_hh/6400326.html"><b>100</b></a> <a href="../instruct64_hh/6400325.html"><b>101</b></a> <a href="../instruct64_hh/6400324.html"><b>102</b></a> <a href="../instruct64_hh/6400323.html"><b>103</b></a> <a href="../instruct64_hh/6400322.html"><b>104</b></a> <a href="../instruct64_hh/6400321.html"><b>105</b></a> <a href="../instruct64_hh/6400320.html"><b>106</b></a> <a href="../instruct64_hh/6400319.html"><b>107</b></a> <a href="../instruct64_hh/6400318.html"><b>108</b></a> <a href="../XScale_HH/LipsXSc/MAC.html"><b>109</b></a> <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.html"><b>110</b></a> <a href="../XScale_HH/LipsXSc/Load_Operand_Penalty.html"><b>111</b></a> <a href="../XScale_HH/LipsXSc/LDRSTR_RES.html"><b>112</b></a> <a href="../XScale_HH/LipsXSc/IS_SWP.html"><b>113</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.html"><b>114</b></a> <a href="../XScale_HH/LipsXSc/IS_MULtoShift.html"><b>115</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.html"><b>116</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.html"><b>117</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.html"><b>118</b></a> <a href="../XScale_HH/LipsXSc/Data_Process_Penalty.html"><b>119</b></a> <a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.html"><b>120</b></a> <a href="../instruct64_hh/6400349.html"><b>121</b></a> <a href="../instruct64_hh/6400348.html"><b>122</b></a> <a href="../instruct64_hh/6400345.html"><b>123</b></a> <a href="../instruct64_hh/6400344.html"><b>124</b></a> <a href="../instruct64_hh/6400343.html"><b>125</b></a> <a href="../instruct64_hh/6400342.html"><b>126</b></a> <a href="../instruct64_hh/6400341.html"><b>127</b></a> <a href="../instruct64_hh/6400340.html"><b>128</b></a> <a href="../instruct64_hh/6400339.html"><b>129</b></a> <a href="../instruct64_hh/6400338.html"><b>130</b></a> <a href="../instruct64_hh/6400337.html"><b>131</b></a> <a href="../instruct64_hh/6400336.html"><b>132</b></a> <a href="../instruct64_hh/6400335.html"><b>133</b></a> <a href="../instruct64_hh/6400334.html"><b>134</b></a> <a href="../XScale_HH/LipsXSc/SWP_Penalty.html"><b>135</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.html"><b>136</b></a> <a href="../XScale_HH/LipsXSc/Saturated_Result_Penalty.html"><b>137</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>138</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.html"><b>139</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Result_Penalty.html"><b>140</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.html"><b>141</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Condition_Code_Penalty.html"><b>142</b></a> <a href="../XScale_HH/LipsXSc/MulP_RESOURCE.html"><b>143</b></a> <a href="../instruct64_hh/6400363.html"><b>144</b></a> <a href="../instruct64_hh/6400362.html"><b>145</b></a> <a href="../instruct64_hh/6400359.html"><b>146</b></a> <a href="../instruct64_hh/6400358.html"><b>147</b></a> <a href="../instruct64_hh/6400357.html"><b>148</b></a> <a href="../instruct64_hh/6400356.html"><b>149</b></a> <a href="../instruct64_hh/6400355.html"><b>150</b></a> <a href="../instruct64_hh/6400354.html"><b>151</b></a> <a href="../instruct64_hh/6400353.html"><b>152</b></a> <a href="../instruct64_hh/6400352.html"><b>153</b></a> <a href="../instruct64_hh/6400351.html"><b>154</b></a> <a href="../instruct64_hh/6400350.html"><b>155</b></a> <a href="../instruct64_hh/6400381.html"><b>156</b></a> <a href="../instruct64_hh/6400380.html"><b>157</b></a> <a href="../instruct64_hh/6400379.html"><b>158</b></a> <a href="../instruct64_hh/6400378.html"><b>159</b></a> <a href="../instruct64_hh/6400367.html"><b>160</b></a> <a href="../instruct64_hh/6400366.html"><b>161</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.html"><b>162</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_immediate_(am_1).html"><b>163</b></a> <a href="../xscinstruct_hh/ADD(1)_(Thumb).html"><b>164</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).html"><b>165</b></a> <a href="../instruct64_hh/6400386.html"><b>166</b></a> <a href="../instruct64_hh/6400385.html"><b>167</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Register_(AM_1).html"><b>168</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Immediate_(AM_1).html"><b>169</b></a> <a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.html"><b>170</b></a> <a href="../instruct64_hh/6400139.html"><b>171</b></a> <a href="../instruct64_hh/6400138.html"><b>172</b></a> <a href="../instruct64_hh/6400137.html"><b>173</b></a> <a href="../instruct64_hh/6400136.html"><b>174</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).html"><b>175</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_2).html"><b>176</b></a> <a href="../instruct64_hh/6400431.html"><b>177</b></a> <a href="../instruct64_hh/6400430.html"><b>178</b></a> <a href="../instruct64_hh/6400157.html"><b>179</b></a> <a href="../instruct64_hh/6400145.html"><b>180</b></a> <a href="../instruct64_hh/6400144.html"><b>181</b></a> <a href="../instruct64_hh/6400143.html"><b>182</b></a> <a href="../instruct64_hh/6400142.html"><b>183</b></a> <a href="../xscinstruct_hh/CMP(2)_(Thumb).html"><b>184</b></a> <a href="../xscinstruct_hh/B(2)_(Thumb).html"><b>185</b></a> <a href="../xscinstruct_hh/B(1)_(Thumb).html"><b>186</b></a> <a href="../xscinstruct_hh/ASR(2)_(Thumb).html"><b>187</b></a> <a href="../xscinstruct_hh/ASR(1)__(Thumb).html"><b>188</b></a> <a href="../instruct64_hh/6400170.html"><b>189</b></a> <a href="../instruct64_hh/6400169.html"><b>190</b></a> <a href="../instruct64_hh/6400166.html"><b>191</b></a> <a href="../instruct64_hh/6400165.html"><b>192</b></a> <a href="../instruct64_hh/6400164.html"><b>193</b></a> <a href="../instruct64_hh/6400163.html"><b>194</b></a> <a href="../instruct64_hh/6400162.html"><b>195</b></a> <a href="../instruct64_hh/6400161.html"><b>196</b></a> <a href="../instruct64_hh/6400158.html"><b>197</b></a> <a href="../xscinstruct_hh/INST_LDC.html"><b>198</b></a> <a href="../xscinstruct_hh/INST_CLZ.html"><b>199</b></a> <a href="../xscinstruct_hh/INST_BBL.html"><b>200</b></a> </nobr><br><nobr><a name="bm_R"></a>r3 <a href="../xscinstruct_hh/INST_MIAxy.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_MIAPH.html"><b>2</b></a> <a href="../xscinstruct_hh/INST_MIA.html"><b>3</b></a> <a href="../xscinstruct_hh/INST_MCRR.html"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDRT.html"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDRSH.html"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDRSB.html"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDRH.html"><b>8</b></a> <a href="../xscinstruct_hh/INST_LDRD.html"><b>9</b></a> <a href="../xscinstruct_hh/INST_LDRBT.html"><b>10</b></a> <a href="../xscinstruct_hh/INST_LDM(2).html"><b>11</b></a> <a href="../instruct64_hh/6400199.html"><b>12</b></a> <a href="../instruct64_hh/6400198.html"><b>13</b></a> <a href="../xscinstruct_hh/INST_QSUB.html"><b>14</b></a> <a href="../xscinstruct_hh/INST_QDSUB.html"><b>15</b></a> <a href="../xscinstruct_hh/INST_QDADD.html"><b>16</b></a> <a href="../xscinstruct_hh/INST_QADD.html"><b>17</b></a> <a href="../xscinstruct_hh/INST_PLD.html"><b>18</b></a> <a href="../xscinstruct_hh/INST_MVN.html"><b>19</b></a> <a href="../xscinstruct_hh/INST_MUL.html"><b>20</b></a> <a href="../xscinstruct_hh/INST_MRS.html"><b>21</b></a> <a href="../xscinstruct_hh/INST_MRRC.html"><b>22</b></a> <a href="../xscinstruct_hh/INST_MLA.html"><b>23</b></a> <a href="../xscinstruct_hh/INST_STRBT.html"><b>24</b></a> <a href="../xscinstruct_hh/INST_STRB.html"><b>25</b></a> <a href="../xscinstruct_hh/INST_STM(2).html"><b>26</b></a> <a href="../xscinstruct_hh/INST_STC.html"><b>27</b></a> <a href="../xscinstruct_hh/INST_SMULW.html"><b>28</b></a> <a href="../xscinstruct_hh/INST_SMULL.html"><b>29</b></a> <a href="../xscinstruct_hh/INST_SBC.html"><b>30</b></a> <a href="../xscinstruct_hh/INST_RSC.html"><b>31</b></a> <a href="../xscinstruct_hh/INST_RSB.html"><b>32</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).html"><b>33</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).html"><b>34</b></a> <a href="../xscinstruct_hh/INST_UMULL.html"><b>35</b></a> <a href="../xscinstruct_hh/INST_UMLAL.html"><b>36</b></a> <a href="../xscinstruct_hh/INST_TST.html"><b>37</b></a> <a href="../xscinstruct_hh/INST_TEQ.html"><b>38</b></a> <a href="../xscinstruct_hh/INST_SWPB.html"><b>39</b></a> <a href="../xscinstruct_hh/INST_SWP.html"><b>40</b></a> <a href="../xscinstruct_hh/INST_STRT.html"><b>41</b></a> <a href="../xscinstruct_hh/INST_STRD.html"><b>42</b></a> <a href="../xscinstruct_hh/MVN_(Thumb).html"><b>43</b></a> <a href="../xscinstruct_hh/LSL(2)_(Thumb).html"><b>44</b></a> <a href="../xscinstruct_hh/LSL(1)_(Thumb).html"><b>45</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).html"><b>46</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).html"><b>47</b></a> <a href="../instruct64_hh/itr_-_insert_translation_register_instruction.html"><b>48</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).html"><b>49</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).html"><b>50</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).html"><b>51</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).html"><b>52</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).html"><b>53</b></a> <a href="../xscinstruct_hh/POP_(Thumb).html"><b>54</b></a> <a href="../instruct64_hh/ptr_-_purge_translation_register_instruction.html"><b>55</b></a> <a href="../instruct64_hh/ptc.g_ptc.g_-_purge_global_translation_cache_instructions.html"><b>56</b></a> <a href="../instruct64_hh/probe_-_probe_access_instruction.html"><b>57</b></a> <a href="../instruct64_hh/6400285.html"><b>58</b></a> <a href="../instruct64_hh/6400284.html"><b>59</b></a> <a href="../instruct64_hh/6400283.html"><b>60</b></a> <a href="../instruct64_hh/6400282.html"><b>61</b></a> <a href="../instruct64_hh/6400281.html"><b>62</b></a> <a href="../instruct64_hh/6400280.html"><b>63</b></a> <a href="../instruct64_hh/6400279.html"><b>64</b></a> <a href="../instruct64_hh/6400278.html"><b>65</b></a> <a href="../instruct64_hh/6400273.html"><b>66</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).html"><b>67</b></a> <a href="../instruct64_hh/ttag_-_translation_hashed_entry_tag_instruction.html"><b>68</b></a> <a href="../instruct64_hh/tpa_-_translate_to_physical_address_instruction.html"><b>69</b></a> <a href="../instruct64_hh/thash_-_translation_hashed_entry_address_instuction.html"><b>70</b></a> <a href="../instruct64_hh/tak_-_translation_access_key_instruction.html"><b>71</b></a> <a href="../instruct64_hh/6400299.html"><b>72</b></a> <a href="../instruct64_hh/6400298.html"><b>73</b></a> <a href="../instruct64_hh/6400296.html"><b>74</b></a> <a href="../instruct64_hh/6400289.html"><b>75</b></a> <a href="../instruct64_hh/6400288.html"><b>76</b></a> <a href="../instruct64_hh/6400317.html"><b>77</b></a> <a href="../instruct64_hh/6400316.html"><b>78</b></a> <a href="../instruct64_hh/6400315.html"><b>79</b></a> <a href="../instruct64_hh/6400314.html"><b>80</b></a> <a href="../instruct64_hh/6400313.html"><b>81</b></a> <a href="../instruct64_hh/6400312.html"><b>82</b></a> <a href="../instruct64_hh/6400333.html"><b>83</b></a> <a href="../instruct64_hh/6400332.html"><b>84</b></a> <a href="../instruct64_hh/6400331.html"><b>85</b></a> <a href="../instruct64_hh/6400330.html"><b>86</b></a> <a href="../instruct64_hh/6400329.html"><b>87</b></a> <a href="../instruct64_hh/6400328.html"><b>88</b></a> <a href="../instruct64_hh/6400327.html"><b>89</b></a> <a href="../instruct64_hh/6400326.html"><b>90</b></a> <a href="../instruct64_hh/6400325.html"><b>91</b></a> <a href="../instruct64_hh/6400324.html"><b>92</b></a> <a href="../instruct64_hh/6400323.html"><b>93</b></a> <a href="../instruct64_hh/6400322.html"><b>94</b></a> <a href="../instruct64_hh/6400321.html"><b>95</b></a> <a href="../instruct64_hh/6400320.html"><b>96</b></a> <a href="../instruct64_hh/6400319.html"><b>97</b></a> <a href="../instruct64_hh/6400318.html"><b>98</b></a> <a href="../xscinstruct_hh/WZERO.html"><b>99</b></a> <a href="../XScale_HH/LipsXSc/MAC.html"><b>100</b></a> <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.html"><b>101</b></a> <a href="../XScale_HH/LipsXSc/Load_Operand_Penalty.html"><b>102</b></a> <a href="../XScale_HH/LipsXSc/LDRSTR_RES.html"><b>103</b></a> <a href="../XScale_HH/LipsXSc/IS_SWP.html"><b>104</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.html"><b>105</b></a> <a href="../XScale_HH/LipsXSc/IS_MULtoShift.html"><b>106</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.html"><b>107</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.html"><b>108</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.html"><b>109</b></a> <a href="../XScale_HH/LipsXSc/Data_Process_Penalty.html"><b>110</b></a> <a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.html"><b>111</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.html"><b>112</b></a> <a href="../instruct64_hh/6400345.html"><b>113</b></a> <a href="../instruct64_hh/6400344.html"><b>114</b></a> <a href="../instruct64_hh/6400343.html"><b>115</b></a> <a href="../instruct64_hh/6400342.html"><b>116</b></a> <a href="../instruct64_hh/6400341.html"><b>117</b></a> <a href="../instruct64_hh/6400340.html"><b>118</b></a> <a href="../instruct64_hh/6400339.html"><b>119</b></a> <a href="../instruct64_hh/6400338.html"><b>120</b></a> <a href="../instruct64_hh/6400337.html"><b>121</b></a> <a href="../instruct64_hh/6400336.html"><b>122</b></a> <a href="../instruct64_hh/6400335.html"><b>123</b></a> <a href="../instruct64_hh/6400334.html"><b>124</b></a> <a href="../XScale_HH/LipsXSc/SWP_Penalty.html"><b>125</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.html"><b>126</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>127</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.html"><b>128</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.html"><b>129</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Condition_Code_Penalty.html"><b>130</b></a> <a href="../XScale_HH/LipsXSc/MemCP_RESOURCE.html"><b>131</b></a> <a href="../instruct64_hh/6400365.html"><b>132</b></a> <a href="../instruct64_hh/6400364.html"><b>133</b></a> <a href="../instruct64_hh/6400363.html"><b>134</b></a> <a href="../instruct64_hh/6400362.html"><b>135</b></a> <a href="../instruct64_hh/6400359.html"><b>136</b></a> <a href="../instruct64_hh/6400358.html"><b>137</b></a> <a href="../instruct64_hh/6400357.html"><b>138</b></a> <a href="../instruct64_hh/6400356.html"><b>139</b></a> <a href="../instruct64_hh/6400355.html"><b>140</b></a> <a href="../instruct64_hh/6400354.html"><b>141</b></a> <a href="../instruct64_hh/6400353.html"><b>142</b></a> <a href="../instruct64_hh/6400352.html"><b>143</b></a> <a href="../instruct64_hh/6400351.html"><b>144</b></a> <a href="../instruct64_hh/6400350.html"><b>145</b></a> <a href="../instruct64_hh/6400381.html"><b>146</b></a> <a href="../instruct64_hh/6400380.html"><b>147</b></a> <a href="../instruct64_hh/6400379.html"><b>148</b></a> <a href="../instruct64_hh/6400378.html"><b>149</b></a> <a href="../instruct64_hh/6400377.html"><b>150</b></a> <a href="../instruct64_hh/6400376.html"><b>151</b></a> <a href="../instruct64_hh/6400375.html"><b>152</b></a> <a href="../instruct64_hh/6400374.html"><b>153</b></a> <a href="../instruct64_hh/6400371.html"><b>154</b></a> <a href="../instruct64_hh/6400370.html"><b>155</b></a> <a href="../instruct64_hh/6400367.html"><b>156</b></a> <a href="../instruct64_hh/6400366.html"><b>157</b></a> <a href="../xscinstruct_hh/address_decrement_before_(am_4).html"><b>158</b></a> <a href="../xscinstruct_hh/address_decrement_after_(am_4).html"><b>159</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_register_(am1).html"><b>160</b></a> <a href="../xscinstruct_hh/ADD(3)_(Thumb).html"><b>161</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).html"><b>162</b></a> <a href="../instruct64_hh/6400388.html"><b>163</b></a> <a href="../instruct64_hh/6400387.html"><b>164</b></a> <a href="../instruct64_hh/6400386.html"><b>165</b></a> <a href="../instruct64_hh/6400385.html"><b>166</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Register_(AM_1).html"><b>167</b></a> <a href="../xscinstruct_hh/address_increment_before_(am_4).html"><b>168</b></a> <a href="../xscinstruct_hh/address_increment_after_(am_4).html"><b>169</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).html"><b>170</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).html"><b>171</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_2).html"><b>172</b></a> <a href="../instruct64_hh/6400139.html"><b>173</b></a> <a href="../instruct64_hh/6400138.html"><b>174</b></a> <a href="../instruct64_hh/6400137.html"><b>175</b></a> <a href="../instruct64_hh/6400136.html"><b>176</b></a> <a href="../xscinstruct_hh/Address_Unindexed_(AM_5).html"><b>177</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Offset_(AM_2).html"><b>178</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Register_(AM_1).html"><b>179</b></a> <a href="../instruct64_hh/6400431.html"><b>180</b></a> <a href="../instruct64_hh/6400430.html"><b>181</b></a> <a href="../instruct64_hh/6400426.html"><b>182</b></a> <a href="../instruct64_hh/6400145.html"><b>183</b></a> <a href="../instruct64_hh/6400144.html"><b>184</b></a> <a href="../instruct64_hh/6400143.html"><b>185</b></a> <a href="../instruct64_hh/6400142.html"><b>186</b></a> <a href="../xscinstruct_hh/B(2)_(Thumb).html"><b>187</b></a> <a href="../xscinstruct_hh/B(1)_(Thumb).html"><b>188</b></a> <a href="../xscinstruct_hh/ASR(2)_(Thumb).html"><b>189</b></a> <a href="../xscinstruct_hh/ASR(1)__(Thumb).html"><b>190</b></a> <a href="../instruct64_hh/6400172.html"><b>191</b></a> <a href="../instruct64_hh/6400171.html"><b>192</b></a> <a href="../instruct64_hh/6400170.html"><b>193</b></a> <a href="../instruct64_hh/6400169.html"><b>194</b></a> <a href="../instruct64_hh/6400168.html"><b>195</b></a> <a href="../instruct64_hh/6400167.html"><b>196</b></a> <a href="../instruct64_hh/6400166.html"><b>197</b></a> <a href="../instruct64_hh/6400165.html"><b>198</b></a> <a href="../instruct64_hh/6400164.html"><b>199</b></a> <a href="../instruct64_hh/6400163.html"><b>200</b></a> <a href="../instruct64_hh/6400162.html"><b>201</b></a> <a href="../instruct64_hh/6400161.html"><b>202</b></a> <a href="../xscinstruct_hh/INST_LDC.html"><b>203</b></a> <a href="../xscinstruct_hh/INST_BBL.html"><b>204</b></a> <a href="../instruct64_hh/6400184.html"><b>205</b></a> <a href="../instruct64_hh/6400183.html"><b>206</b></a> </nobr><br><nobr><a name="bm_R"></a>r32 <a href="../instruct32_hh/vc328.html"><b>1</b></a> <a href="../instruct32_hh/vc326.html"><b>2</b></a> <a href="../instruct32_hh/vc325.html"><b>3</b></a> <a href="../instruct32_hh/vc42.html"><b>4</b></a> <a href="../instruct32_hh/vc36.html"><b>5</b></a> <a href="../instruct32_hh/vc35.html"><b>6</b></a> <a href="../instruct32_hh/instruction.html"><b>7</b></a> <a href="../instruct32_hh/vc62.html"><b>8</b></a> <a href="../instruct32_hh/vc57.html"><b>9</b></a> <a href="../instruct32_hh/vc73.html"><b>10</b></a> <a href="../instruct32_hh/vc6a.html"><b>11</b></a> <a href="../instruct32_hh/vc68.html"><b>12</b></a> <a href="../instruct32_hh/vc67.html"><b>13</b></a> <a href="../instruct32_hh/vc7a.html"><b>14</b></a> <a href="../instruct32_hh/vc138.html"><b>15</b></a> <a href="../instruct32_hh/vc136.html"><b>16</b></a> <a href="../instruct32_hh/vc12a.html"><b>17</b></a> <a href="../instruct32_hh/vc150.html"><b>18</b></a> <a href="../instruct32_hh/vc149.html"><b>19</b></a> <a href="../instruct32_hh/vc147.html"><b>20</b></a> <a href="../instruct32_hh/vc163.html"><b>21</b></a> <a href="../instruct32_hh/vc179.html"><b>22</b></a> <a href="../instruct32_hh/vc178.html"><b>23</b></a> <a href="../instruct32_hh/vc177.html"><b>24</b></a> <a href="../instruct32_hh/vc19a.html"><b>25</b></a> <a href="../instruct32_hh/vc195.html"><b>26</b></a> <a href="../instruct32_hh/vc193.html"><b>27</b></a> <a href="../instruct32_hh/vc192.html"><b>28</b></a> <a href="../instruct32_hh/vc18a.html"><b>29</b></a> <a href="../instruct32_hh/vc216.html"><b>30</b></a> <a href="../instruct32_hh/vc20a.html"><b>31</b></a> <a href="../instruct32_hh/vc207.html"><b>32</b></a> <a href="../instruct32_hh/vc204.html"><b>33</b></a> <a href="../instruct32_hh/vc22a.html"><b>34</b></a> <a href="../instruct32_hh/vc21a.html"><b>35</b></a> <a href="../instruct32_hh/vc245.html"><b>36</b></a> <a href="../instruct32_hh/vc240.html"><b>37</b></a> <a href="../instruct32_hh/vc23a.html"><b>38</b></a> <a href="../instruct32_hh/vc234.html"><b>39</b></a> <a href="../instruct32_hh/vc233.html"><b>40</b></a> <a href="../instruct32_hh/vc25.html"><b>41</b></a> <a href="../instruct32_hh/vc24a.html"><b>42</b></a> <a href="../instruct32_hh/vc266.html"><b>43</b></a> <a href="../instruct32_hh/vc284.html"><b>44</b></a> <a href="../instruct32_hh/vc296.html"><b>45</b></a> <a href="../instruct32_hh/vc291.html"><b>46</b></a> <a href="../instruct32_hh/vc290.html"><b>47</b></a> <a href="../instruct32_hh/vc313.html"><b>48</b></a> <a href="../instruct32_hh/vc306.html"><b>49</b></a> </nobr><br><nobr><a name="bm_R"></a>r4 <a href="../xscinstruct_hh/INST_MCRR.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRSB.html"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDRH.html"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDRD.html"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDRBT.html"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDM(2).html"><b>6</b></a> <a href="../xscinstruct_hh/INST_QSUB.html"><b>7</b></a> <a href="../xscinstruct_hh/INST_QDSUB.html"><b>8</b></a> <a href="../xscinstruct_hh/INST_QDADD.html"><b>9</b></a> <a href="../xscinstruct_hh/INST_QADD.html"><b>10</b></a> <a href="../xscinstruct_hh/INST_MVN.html"><b>11</b></a> <a href="../xscinstruct_hh/INST_MUL.html"><b>12</b></a> <a href="../xscinstruct_hh/INST_MRRC.html"><b>13</b></a> <a href="../xscinstruct_hh/INST_MLA.html"><b>14</b></a> <a href="../xscinstruct_hh/INST_STRBT.html"><b>15</b></a> <a href="../xscinstruct_hh/INST_STRB.html"><b>16</b></a> <a href="../xscinstruct_hh/INST_STR.html"><b>17</b></a> <a href="../xscinstruct_hh/INST_STM(2).html"><b>18</b></a> <a href="../xscinstruct_hh/INST_STM(1).html"><b>19</b></a> <a href="../xscinstruct_hh/INST_STC.html"><b>20</b></a> <a href="../xscinstruct_hh/INST_SMULW.html"><b>21</b></a> <a href="../xscinstruct_hh/INST_SMULL.html"><b>22</b></a> <a href="../xscinstruct_hh/INST_SMLAW.html"><b>23</b></a> <a href="../xscinstruct_hh/INST_SBC.html"><b>24</b></a> <a href="../xscinstruct_hh/INST_RSC.html"><b>25</b></a> <a href="../xscinstruct_hh/LDR(1)_(Thumb).html"><b>26</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).html"><b>27</b></a> <a href="../xscinstruct_hh/INST_STRT.html"><b>28</b></a> <a href="../xscinstruct_hh/INST_STRH.html"><b>29</b></a> <a href="../xscinstruct_hh/INST_STRD.html"><b>30</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).html"><b>31</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).html"><b>32</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).html"><b>33</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).html"><b>34</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).html"><b>35</b></a> <a href="../xscinstruct_hh/POP_(Thumb).html"><b>36</b></a> <a href="../xscinstruct_hh/ORR_(Thumb).html"><b>37</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).html"><b>38</b></a> <a href="../XScale_HH/LipsXSc/MAC.html"><b>39</b></a> <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.html"><b>40</b></a> <a href="../XScale_HH/LipsXSc/LDRSTR_RES.html"><b>41</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.html"><b>42</b></a> <a href="../XScale_HH/LipsXSc/IS_MULtoShift.html"><b>43</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.html"><b>44</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.html"><b>45</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.html"><b>46</b></a> <a href="../XScale_HH/LipsXSc/Data_Process_Penalty.html"><b>47</b></a> <a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.html"><b>48</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.html"><b>49</b></a> <a href="../XScale_HH/LipsXSc/CDP_RES.html"><b>50</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.html"><b>51</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.html"><b>52</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>53</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.html"><b>54</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Result_Penalty.html"><b>55</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.html"><b>56</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Condition_Code_Penalty.html"><b>57</b></a> <a href="../XScale_HH/LipsXSc/MulP_RESOURCE.html"><b>58</b></a> <a href="../XScale_HH/LipsXSc/MemCP_RESOURCE.html"><b>59</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.html"><b>60</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_register_(am1).html"><b>61</b></a> <a href="../xscinstruct_hh/ADD(6)_(Thumb).html"><b>62</b></a> <a href="../xscinstruct_hh/ADD(3)_(Thumb).html"><b>63</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).html"><b>64</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Immediate_(AM_1).html"><b>65</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_2).html"><b>66</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_5).html"><b>67</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Immediate_(AM_1).html"><b>68</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).html"><b>69</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).html"><b>70</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_2).html"><b>71</b></a> <a href="../xscinstruct_hh/EOR_(Thumb).html"><b>72</b></a> <a href="../xscinstruct_hh/CMN_(Thumb).html"><b>73</b></a> <a href="../xscinstruct_hh/BIC_(Thumb).html"><b>74</b></a> <a href="../xscinstruct_hh/AND_(Thumb).html"><b>75</b></a> <a href="../xscinstruct_hh/INST_LDM(1).html"><b>76</b></a> <a href="../xscinstruct_hh/INST_LDC.html"><b>77</b></a> </nobr><br><nobr><a name="bm_R"></a>r5 <a href="../xscinstruct_hh/INST_LDRSB.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRH.html"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDRD.html"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDRBT.html"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDM(3).html"><b>5</b></a> <a href="../xscinstruct_hh/INST_QSUB.html"><b>6</b></a> <a href="../xscinstruct_hh/INST_QDSUB.html"><b>7</b></a> <a href="../xscinstruct_hh/INST_QDADD.html"><b>8</b></a> <a href="../xscinstruct_hh/INST_QADD.html"><b>9</b></a> <a href="../xscinstruct_hh/INST_MUL.html"><b>10</b></a> <a href="../xscinstruct_hh/INST_MRRC.html"><b>11</b></a> <a href="../xscinstruct_hh/INST_MLA.html"><b>12</b></a> <a href="../xscinstruct_hh/INST_STR.html"><b>13</b></a> <a href="../xscinstruct_hh/INST_SMULW.html"><b>14</b></a> <a href="../xscinstruct_hh/INST_SMULL.html"><b>15</b></a> <a href="../xscinstruct_hh/INST_SMUL.html"><b>16</b></a> <a href="../xscinstruct_hh/INST_SMLAW.html"><b>17</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).html"><b>18</b></a> <a href="../xscinstruct_hh/INST_SMLAL.html"><b>19</b></a> <a href="../xscinstruct_hh/INST_SMLA.html"><b>20</b></a> <a href="../xscinstruct_hh/INST_SBC.html"><b>21</b></a> <a href="../xscinstruct_hh/INST_RSC.html"><b>22</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).html"><b>23</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).html"><b>24</b></a> <a href="../xscinstruct_hh/INST_TST.html"><b>25</b></a> <a href="../xscinstruct_hh/INST_SWPB.html"><b>26</b></a> <a href="../xscinstruct_hh/INST_STRT.html"><b>27</b></a> <a href="../xscinstruct_hh/INST_STRH.html"><b>28</b></a> <a href="../xscinstruct_hh/MUL_(Thumb).html"><b>29</b></a> <a href="../xscinstruct_hh/MOV(2)_(Thumb).html"><b>30</b></a> <a href="../xscinstruct_hh/MOV(1)_(Thumb).html"><b>31</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).html"><b>32</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).html"><b>33</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).html"><b>34</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).html"><b>35</b></a> <a href="../xscinstruct_hh/POP_(Thumb).html"><b>36</b></a> <a href="../xscinstruct_hh/SUB(2)_(Thumb).html"><b>37</b></a> <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.html"><b>38</b></a> <a href="../XScale_HH/LipsXSc/Load_Operand_Penalty.html"><b>39</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.html"><b>40</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.html"><b>41</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.html"><b>42</b></a> <a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.html"><b>43</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.html"><b>44</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.html"><b>45</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.html"><b>46</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>47</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.html"><b>48</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.html"><b>49</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Condition_Code_Penalty.html"><b>50</b></a> <a href="../XScale_HH/LipsXSc/MulP_RESOURCE.html"><b>51</b></a> <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).html"><b>52</b></a> <a href="../xscinstruct_hh/ADD(2)_(Thumb).html"><b>53</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).html"><b>54</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Offset_(AM_2).html"><b>55</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Register_(AM_1).html"><b>56</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_2).html"><b>57</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).html"><b>58</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_2).html"><b>59</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Register_(AM_1).html"><b>60</b></a> <a href="../xscinstruct_hh/BX_(Thumb).html"><b>61</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).html"><b>62</b></a> <a href="../xscinstruct_hh/INST_LDC.html"><b>63</b></a> </nobr><br><nobr><a name="bm_R"></a>r6 <a href="../xscinstruct_hh/INST_LDRH.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRD.html"><b>2</b></a> <a href="../xscinstruct_hh/INST_QSUB.html"><b>3</b></a> <a href="../xscinstruct_hh/INST_QDSUB.html"><b>4</b></a> <a href="../xscinstruct_hh/INST_QDADD.html"><b>5</b></a> <a href="../xscinstruct_hh/INST_QADD.html"><b>6</b></a> <a href="../xscinstruct_hh/INST_MRRC.html"><b>7</b></a> <a href="../xscinstruct_hh/INST_MLA.html"><b>8</b></a> <a href="../xscinstruct_hh/INST_SMULW.html"><b>9</b></a> <a href="../xscinstruct_hh/INST_SMULL.html"><b>10</b></a> <a href="../xscinstruct_hh/INST_SMUL.html"><b>11</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).html"><b>12</b></a> <a href="../xscinstruct_hh/INST_SMLAL.html"><b>13</b></a> <a href="../xscinstruct_hh/INST_SMLA.html"><b>14</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).html"><b>15</b></a> <a href="../xscinstruct_hh/INST_SUB.html"><b>16</b></a> <a href="../xscinstruct_hh/INST_STRT.html"><b>17</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).html"><b>18</b></a> <a href="../xscinstruct_hh/SUB(1)_(Thumb).html"><b>19</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).html"><b>20</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).html"><b>21</b></a> <a href="../xscinstruct_hh/POP_(Thumb).html"><b>22</b></a> <a href="../xscinstruct_hh/ORR_(Thumb).html"><b>23</b></a> <a href="../XScale_HH/LipsXSc/Load_Operand_Penalty.html"><b>24</b></a> <a href="../XScale_HH/LipsXSc/IS_SWP.html"><b>25</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.html"><b>26</b></a> <a href="../XScale_HH/LipsXSc/IS_MULtoShift.html"><b>27</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.html"><b>28</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.html"><b>29</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.html"><b>30</b></a> <a href="../XScale_HH/LipsXSc/Data_Process_Penalty.html"><b>31</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.html"><b>32</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.html"><b>33</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>34</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.html"><b>35</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.html"><b>36</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_immediate_(am_1).html"><b>37</b></a> <a href="../xscinstruct_hh/ADD(5)_(Thumb).html"><b>38</b></a> <a href="../xscinstruct_hh/ADD(1)_(Thumb).html"><b>39</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_2).html"><b>40</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Pre-indexed_(AM_2).html"><b>41</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Offset_(AM_2).html"><b>42</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_with_Extend_(AM_1).html"><b>43</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).html"><b>44</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).html"><b>45</b></a> <a href="../xscinstruct_hh/EOR_(Thumb).html"><b>46</b></a> <a href="../xscinstruct_hh/CMP_(Thumb).html"><b>47</b></a> <a href="../xscinstruct_hh/BIC_(Thumb).html"><b>48</b></a> <a href="../xscinstruct_hh/AND_(Thumb).html"><b>49</b></a> </nobr><br><nobr><a name="bm_R"></a>r7 <a href="../xscinstruct_hh/INST_MCR.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRT.html"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDRH.html"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDRD.html"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDRB.html"><b>5</b></a> <a href="../xscinstruct_hh/inst_ldr.html"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDM(3).html"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDM(2).html"><b>8</b></a> <a href="../xscinstruct_hh/INST_PLD.html"><b>9</b></a> <a href="../xscinstruct_hh/INST_MRRC.html"><b>10</b></a> <a href="../xscinstruct_hh/INST_MRC.html"><b>11</b></a> <a href="../xscinstruct_hh/INST_STM(2).html"><b>12</b></a> <a href="../xscinstruct_hh/INST_STM(1).html"><b>13</b></a> <a href="../xscinstruct_hh/INST_SMUL.html"><b>14</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).html"><b>15</b></a> <a href="../xscinstruct_hh/INST_SMLAL.html"><b>16</b></a> <a href="../xscinstruct_hh/INST_SMLA.html"><b>17</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).html"><b>18</b></a> <a href="../xscinstruct_hh/INST_TST.html"><b>19</b></a> <a href="../xscinstruct_hh/INST_TEQ.html"><b>20</b></a> <a href="../xscinstruct_hh/INST_SWPB.html"><b>21</b></a> <a href="../xscinstruct_hh/INST_SWP.html"><b>22</b></a> <a href="../xscinstruct_hh/INST_SUB.html"><b>23</b></a> <a href="../xscinstruct_hh/INST_STRH.html"><b>24</b></a> <a href="../xscinstruct_hh/MVN_(Thumb).html"><b>25</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).html"><b>26</b></a> <a href="../xscinstruct_hh/MOV(2)_(Thumb).html"><b>27</b></a> <a href="../xscinstruct_hh/LSR(2)_(Thumb).html"><b>28</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).html"><b>29</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).html"><b>30</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).html"><b>31</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).html"><b>32</b></a> <a href="../xscinstruct_hh/POP_(Thumb).html"><b>33</b></a> <a href="../xscinstruct_hh/NEG_(Thumb).html"><b>34</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).html"><b>35</b></a> <a href="../XScale_HH/LipsXSc/MAC.html"><b>36</b></a> <a href="../XScale_HH/LipsXSc/IS_SWP.html"><b>37</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.html"><b>38</b></a> <a href="../XScale_HH/LipsXSc/IS_MULtoShift.html"><b>39</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.html"><b>40</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.html"><b>41</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.html"><b>42</b></a> <a href="../XScale_HH/LipsXSc/Data_Process_Penalty.html"><b>43</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.html"><b>44</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>45</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.html"><b>46</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.html"><b>47</b></a> <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).html"><b>48</b></a> <a href="../xscinstruct_hh/address_decrement_before_(am_4).html"><b>49</b></a> <a href="../xscinstruct_hh/address_decrement_after_(am_4).html"><b>50</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_register_(am1).html"><b>51</b></a> <a href="../xscinstruct_hh/ADD(3)_(Thumb).html"><b>52</b></a> <a href="../xscinstruct_hh/address_increment_before_(am_4).html"><b>53</b></a> <a href="../xscinstruct_hh/address_increment_after_(am_4).html"><b>54</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_2).html"><b>55</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).html"><b>56</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_2).html"><b>57</b></a> <a href="../xscinstruct_hh/Address_Register_(AM_1).html"><b>58</b></a> <a href="../xscinstruct_hh/BX_(Thumb).html"><b>59</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).html"><b>60</b></a> <a href="../xscinstruct_hh/INST_LDM(1).html"><b>61</b></a> <a href="../xscinstruct_hh/INST_EOR.html"><b>62</b></a> <a href="../xscinstruct_hh/INST_CMP.html"><b>63</b></a> <a href="../xscinstruct_hh/INST_CMN.html"><b>64</b></a> <a href="../xscinstruct_hh/INST_BX.html"><b>65</b></a> <a href="../xscinstruct_hh/INST_BLX(2).html"><b>66</b></a> <a href="../xscinstruct_hh/INST_BBL.html"><b>67</b></a> </nobr><br><nobr><a name="bm_R"></a>r8 <a href="../xscinstruct_hh/INST_MCR.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRH.html"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDRD.html"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDM(2).html"><b>4</b></a> <a href="../instruct32_hh/vc328.html"><b>5</b></a> <a href="../instruct32_hh/vc326.html"><b>6</b></a> <a href="../instruct32_hh/vc325.html"><b>7</b></a> <a href="../xscinstruct_hh/INST_MRC.html"><b>8</b></a> <a href="../instruct32_hh/vc42.html"><b>9</b></a> <a href="../instruct32_hh/vc36.html"><b>10</b></a> <a href="../instruct32_hh/instruction.html"><b>11</b></a> <a href="../xscinstruct_hh/INST_STRBT.html"><b>12</b></a> <a href="../xscinstruct_hh/INST_STRB.html"><b>13</b></a> <a href="../xscinstruct_hh/INST_STR.html"><b>14</b></a> <a href="../xscinstruct_hh/INST_STM(1).html"><b>15</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).html"><b>16</b></a> <a href="../xscinstruct_hh/INST_SMLAL.html"><b>17</b></a> <a href="../xscinstruct_hh/INST_SWPB.html"><b>18</b></a> <a href="../xscinstruct_hh/INST_STRD.html"><b>19</b></a> <a href="../instruct32_hh/vc6a.html"><b>20</b></a> <a href="../instruct32_hh/vc7a.html"><b>21</b></a> <a href="../instruct32_hh/vc12a.html"><b>22</b></a> <a href="../instruct32_hh/vc177.html"><b>23</b></a> <a href="../XScale_HH/LipsXSc/Load_Operand_Penalty.html"><b>24</b></a> <a href="../XScale_HH/LipsXSc/LDRSTR_RES.html"><b>25</b></a> <a href="../XScale_HH/LipsXSc/IS_SWP.html"><b>26</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.html"><b>27</b></a> <a href="../XScale_HH/LipsXSc/IS_MULtoShift.html"><b>28</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.html"><b>29</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.html"><b>30</b></a> <a href="../XScale_HH/LipsXSc/Data_Process_Penalty.html"><b>31</b></a> <a href="../XScale_HH/LipsXSc/Coprocessor_Result_Penalty.html"><b>32</b></a> <a href="../instruct32_hh/vc216.html"><b>33</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.html"><b>34</b></a> <a href="../XScale_HH/LipsXSc/Status_Rgister.html"><b>35</b></a> <a href="../XScale_HH/LipsXSc/Saturated_Result_Penalty.html"><b>36</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>37</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Immediate_(AM_1).html"><b>38</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_5).html"><b>39</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_5).html"><b>40</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Pre-indexed_(AM_2).html"><b>41</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Immediate_(AM_1).html"><b>42</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_2).html"><b>43</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).html"><b>44</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_2).html"><b>45</b></a> <a href="../instruct32_hh/vc284.html"><b>46</b></a> <a href="../xscinstruct_hh/INST_LDM(1).html"><b>47</b></a> <a href="../xscinstruct_hh/INST_BBL.html"><b>48</b></a> <a href="../instruct32_hh/vc313.html"><b>49</b></a> <a href="../instruct32_hh/vc306.html"><b>50</b></a> </nobr><br><nobr><a name="bm_R"></a>r9 <a href="../xscinstruct_hh/INST_MCR.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRT.html"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDRH.html"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDRD.html"><b>4</b></a> <a href="../xscinstruct_hh/INST_PLD.html"><b>5</b></a> <a href="../xscinstruct_hh/INST_MRC.html"><b>6</b></a> <a href="../xscinstruct_hh/INST_STM(1).html"><b>7</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).html"><b>8</b></a> <a href="../xscinstruct_hh/INST_STRD.html"><b>9</b></a> <a href="../XScale_HH/LipsXSc/LDRSTR_RES.html"><b>10</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.html"><b>11</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.html"><b>12</b></a> <a href="../XScale_HH/LipsXSc/Coprocessor_Result_Penalty.html"><b>13</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.html"><b>14</b></a> <a href="../XScale_HH/LipsXSc/Status_Rgister.html"><b>15</b></a> <a href="../XScale_HH/LipsXSc/Saturated_Result_Penalty.html"><b>16</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>17</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Register_(AM_1).html"><b>18</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_2).html"><b>19</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Pre-indexed_(AM_2).html"><b>20</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).html"><b>21</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Register_(AM_1).html"><b>22</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).html"><b>23</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).html"><b>24</b></a> <a href="../xscinstruct_hh/INST_LDC.html"><b>25</b></a> <a href="../xscinstruct_hh/INST_BBL.html"><b>26</b></a> </nobr><br><br><br></p><p class="ftsbody" align="center"><a href="whlstf55.html" target="_self" title="下一个搜索组"><b>&gt;&gt;</b></a>

</body>


<!-- Mirrored from www.hgy413.com/hgydocs/IA32/whgdata/whlstf54.htm by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 08 Sep 2022 16:45:43 GMT -->
</html>

