
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,34}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={0,rS,rT,rD,0,34}                           ICache-Search(S17,S3)
	S20= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S21= IR_IMMU.In={0,rS,rT,rD,0,34}                           Path(S19,S20)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICacheReg.In={0,rS,rT,rD,0,34}                         Path(S19,S22)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S25= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S24)
	S26= ICache.Out=>IR_ID.In                                   Premise(F12)
	S27= IR_ID.In={0,rS,rT,rD,0,34}                             Path(S19,S26)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S30= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S32= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S33= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S32)
	S34= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S35= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S36= CtrlASIDIn=0                                           Premise(F20)
	S37= CtrlCP0=0                                              Premise(F21)
	S38= CP0[ASID]=pid                                          CP0-Hold(S0,S37)
	S39= CtrlEPCIn=0                                            Premise(F22)
	S40= CtrlExCodeIn=0                                         Premise(F23)
	S41= CtrlIMMU=0                                             Premise(F24)
	S42= CtrlPC=0                                               Premise(F25)
	S43= CtrlPCInc=1                                            Premise(F26)
	S44= PC[Out]=addr+4                                         PC-Inc(S1,S42,S43)
	S45= PC[CIA]=addr                                           PC-Inc(S1,S42,S43)
	S46= CtrlIAddrReg=0                                         Premise(F27)
	S47= CtrlICache=0                                           Premise(F28)
	S48= ICache[addr]={0,rS,rT,rD,0,34}                         ICache-Hold(S3,S47)
	S49= CtrlIR_IMMU=0                                          Premise(F29)
	S50= CtrlICacheReg=0                                        Premise(F30)
	S51= CtrlIR_ID=1                                            Premise(F31)
	S52= [IR_ID]={0,rS,rT,rD,0,34}                              IR_ID-Write(S27,S51)
	S53= CtrlIMem=0                                             Premise(F32)
	S54= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                     IMem-Hold(S2,S53)
	S55= CtrlIRMux=0                                            Premise(F33)
	S56= CtrlGPR=0                                              Premise(F34)
	S57= CtrlA_EX=0                                             Premise(F35)
	S58= CtrlB_EX=0                                             Premise(F36)
	S59= CtrlIR_EX=0                                            Premise(F37)
	S60= CtrlALUOut_MEM=0                                       Premise(F38)
	S61= CtrlOVReg_MEM=0                                        Premise(F39)
	S62= CtrlIR_MEM=0                                           Premise(F40)
	S63= CtrlIR_DMMU1=0                                         Premise(F41)
	S64= CtrlIR_WB=0                                            Premise(F42)
	S65= CtrlA_MEM=0                                            Premise(F43)
	S66= CtrlA_WB=0                                             Premise(F44)
	S67= CtrlB_MEM=0                                            Premise(F45)
	S68= CtrlB_WB=0                                             Premise(F46)
	S69= CtrlALUOut_DMMU1=0                                     Premise(F47)
	S70= CtrlALUOut_WB=0                                        Premise(F48)
	S71= CtrlOVReg_DMMU1=0                                      Premise(F49)
	S72= CtrlOVReg_WB=0                                         Premise(F50)
	S73= CtrlIR_DMMU2=0                                         Premise(F51)
	S74= CtrlALUOut_DMMU2=0                                     Premise(F52)
	S75= CtrlOVReg_DMMU2=0                                      Premise(F53)
	S76= GPR[rS]=a                                              Premise(F54)
	S77= GPR[rT]=b                                              Premise(F55)

ID	S78= CP0.ASID=pid                                           CP0-Read-ASID(S38)
	S79= PC.Out=addr+4                                          PC-Out(S44)
	S80= PC.CIA=addr                                            PC-Out(S45)
	S81= PC.CIA31_28=addr[31:28]                                PC-Out(S45)
	S82= IR_ID.Out={0,rS,rT,rD,0,34}                            IR-Out(S52)
	S83= IR_ID.Out31_26=0                                       IR-Out(S52)
	S84= IR_ID.Out25_21=rS                                      IR-Out(S52)
	S85= IR_ID.Out20_16=rT                                      IR-Out(S52)
	S86= IR_ID.Out15_11=rD                                      IR-Out(S52)
	S87= IR_ID.Out10_6=0                                        IR-Out(S52)
	S88= IR_ID.Out5_0=34                                        IR-Out(S52)
	S89= IR_ID.Out=>FU.IR_ID                                    Premise(F90)
	S90= FU.IR_ID={0,rS,rT,rD,0,34}                             Path(S82,S89)
	S91= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F91)
	S92= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F92)
	S93= IR_ID.Out31_26=>CU_ID.Op                               Premise(F93)
	S94= CU_ID.Op=0                                             Path(S83,S93)
	S95= IR_ID.Out25_21=>GPR.RReg1                              Premise(F94)
	S96= GPR.RReg1=rS                                           Path(S84,S95)
	S97= GPR.Rdata1=a                                           GPR-Read(S96,S76)
	S98= IR_ID.Out20_16=>GPR.RReg2                              Premise(F95)
	S99= GPR.RReg2=rT                                           Path(S85,S98)
	S100= GPR.Rdata2=b                                          GPR-Read(S99,S77)
	S101= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F96)
	S102= CU_ID.IRFunc=34                                       Path(S88,S101)
	S103= GPR.Rdata1=>FU.InID1                                  Premise(F97)
	S104= FU.InID1=a                                            Path(S97,S103)
	S105= FU.OutID1=FU(a)                                       FU-Forward(S104)
	S106= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F98)
	S107= FU.InID1_RReg=rS                                      Path(S84,S106)
	S108= FU.OutID1=>A_EX.In                                    Premise(F99)
	S109= A_EX.In=FU(a)                                         Path(S105,S108)
	S110= GPR.Rdata2=>FU.InID2                                  Premise(F100)
	S111= FU.InID2=b                                            Path(S100,S110)
	S112= FU.OutID2=FU(b)                                       FU-Forward(S111)
	S113= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F101)
	S114= FU.InID2_RReg=rT                                      Path(S85,S113)
	S115= FU.OutID2=>B_EX.In                                    Premise(F102)
	S116= B_EX.In=FU(b)                                         Path(S112,S115)
	S117= IR_ID.Out=>IR_EX.In                                   Premise(F103)
	S118= IR_EX.In={0,rS,rT,rD,0,34}                            Path(S82,S117)
	S119= FU.Halt_ID=>CU_ID.Halt                                Premise(F104)
	S120= FU.Bub_ID=>CU_ID.Bub                                  Premise(F105)
	S121= CtrlASIDIn=0                                          Premise(F106)
	S122= CtrlCP0=0                                             Premise(F107)
	S123= CP0[ASID]=pid                                         CP0-Hold(S38,S122)
	S124= CtrlEPCIn=0                                           Premise(F108)
	S125= CtrlExCodeIn=0                                        Premise(F109)
	S126= CtrlIMMU=0                                            Premise(F110)
	S127= CtrlPC=0                                              Premise(F111)
	S128= CtrlPCInc=0                                           Premise(F112)
	S129= PC[CIA]=addr                                          PC-Hold(S45,S128)
	S130= PC[Out]=addr+4                                        PC-Hold(S44,S127,S128)
	S131= CtrlIAddrReg=0                                        Premise(F113)
	S132= CtrlICache=0                                          Premise(F114)
	S133= ICache[addr]={0,rS,rT,rD,0,34}                        ICache-Hold(S48,S132)
	S134= CtrlIR_IMMU=0                                         Premise(F115)
	S135= CtrlICacheReg=0                                       Premise(F116)
	S136= CtrlIR_ID=0                                           Premise(F117)
	S137= [IR_ID]={0,rS,rT,rD,0,34}                             IR_ID-Hold(S52,S136)
	S138= CtrlIMem=0                                            Premise(F118)
	S139= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                    IMem-Hold(S54,S138)
	S140= CtrlIRMux=0                                           Premise(F119)
	S141= CtrlGPR=0                                             Premise(F120)
	S142= GPR[rS]=a                                             GPR-Hold(S76,S141)
	S143= GPR[rT]=b                                             GPR-Hold(S77,S141)
	S144= CtrlA_EX=1                                            Premise(F121)
	S145= [A_EX]=FU(a)                                          A_EX-Write(S109,S144)
	S146= CtrlB_EX=1                                            Premise(F122)
	S147= [B_EX]=FU(b)                                          B_EX-Write(S116,S146)
	S148= CtrlIR_EX=1                                           Premise(F123)
	S149= [IR_EX]={0,rS,rT,rD,0,34}                             IR_EX-Write(S118,S148)
	S150= CtrlALUOut_MEM=0                                      Premise(F124)
	S151= CtrlOVReg_MEM=0                                       Premise(F125)
	S152= CtrlIR_MEM=0                                          Premise(F126)
	S153= CtrlIR_DMMU1=0                                        Premise(F127)
	S154= CtrlIR_WB=0                                           Premise(F128)
	S155= CtrlA_MEM=0                                           Premise(F129)
	S156= CtrlA_WB=0                                            Premise(F130)
	S157= CtrlB_MEM=0                                           Premise(F131)
	S158= CtrlB_WB=0                                            Premise(F132)
	S159= CtrlALUOut_DMMU1=0                                    Premise(F133)
	S160= CtrlALUOut_WB=0                                       Premise(F134)
	S161= CtrlOVReg_DMMU1=0                                     Premise(F135)
	S162= CtrlOVReg_WB=0                                        Premise(F136)
	S163= CtrlIR_DMMU2=0                                        Premise(F137)
	S164= CtrlALUOut_DMMU2=0                                    Premise(F138)
	S165= CtrlOVReg_DMMU2=0                                     Premise(F139)

EX	S166= CP0.ASID=pid                                          CP0-Read-ASID(S123)
	S167= PC.CIA=addr                                           PC-Out(S129)
	S168= PC.CIA31_28=addr[31:28]                               PC-Out(S129)
	S169= PC.Out=addr+4                                         PC-Out(S130)
	S170= IR_ID.Out={0,rS,rT,rD,0,34}                           IR-Out(S137)
	S171= IR_ID.Out31_26=0                                      IR-Out(S137)
	S172= IR_ID.Out25_21=rS                                     IR-Out(S137)
	S173= IR_ID.Out20_16=rT                                     IR-Out(S137)
	S174= IR_ID.Out15_11=rD                                     IR-Out(S137)
	S175= IR_ID.Out10_6=0                                       IR-Out(S137)
	S176= IR_ID.Out5_0=34                                       IR-Out(S137)
	S177= A_EX.Out=FU(a)                                        A_EX-Out(S145)
	S178= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S145)
	S179= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S145)
	S180= B_EX.Out=FU(b)                                        B_EX-Out(S147)
	S181= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S147)
	S182= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S147)
	S183= IR_EX.Out={0,rS,rT,rD,0,34}                           IR_EX-Out(S149)
	S184= IR_EX.Out31_26=0                                      IR_EX-Out(S149)
	S185= IR_EX.Out25_21=rS                                     IR_EX-Out(S149)
	S186= IR_EX.Out20_16=rT                                     IR_EX-Out(S149)
	S187= IR_EX.Out15_11=rD                                     IR_EX-Out(S149)
	S188= IR_EX.Out10_6=0                                       IR_EX-Out(S149)
	S189= IR_EX.Out5_0=34                                       IR_EX-Out(S149)
	S190= IR_EX.Out=>FU.IR_EX                                   Premise(F140)
	S191= FU.IR_EX={0,rS,rT,rD,0,34}                            Path(S183,S190)
	S192= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F141)
	S193= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F142)
	S194= IR_EX.Out31_26=>CU_EX.Op                              Premise(F143)
	S195= CU_EX.Op=0                                            Path(S184,S194)
	S196= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F144)
	S197= CU_EX.IRFunc=34                                       Path(S189,S196)
	S198= A_EX.Out=>ALU.A                                       Premise(F145)
	S199= ALU.A=FU(a)                                           Path(S177,S198)
	S200= B_EX.Out=>ALU.B                                       Premise(F146)
	S201= ALU.B=FU(b)                                           Path(S180,S200)
	S202= ALU.Func=6'b000110                                    Premise(F147)
	S203= ALU.Out=FU(b)-FU(a)                                   ALU(S199,S201)
	S204= ALU.Out1_0={FU(b)-FU(a)}[1:0]                         ALU(S199,S201)
	S205= ALU.CMP=Compare0(FU(b)-FU(a))                         ALU(S199,S201)
	S206= ALU.OV=OverFlow(FU(b)-FU(a))                          ALU(S199,S201)
	S207= ALU.CA=Carry(FU(b)-FU(a))                             ALU(S199,S201)
	S208= ALU.Out=>ALUOut_MEM.In                                Premise(F148)
	S209= ALUOut_MEM.In=FU(b)-FU(a)                             Path(S203,S208)
	S210= ALU.Out=>FU.InEX                                      Premise(F149)
	S211= FU.InEX=FU(b)-FU(a)                                   Path(S203,S210)
	S212= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F150)
	S213= FU.InEX_WReg=rD                                       Path(S187,S212)
	S214= ALU.OV=>OVReg_MEM.In                                  Premise(F151)
	S215= OVReg_MEM.In=OverFlow(FU(b)-FU(a))                    Path(S206,S214)
	S216= IR_EX.Out=>IR_MEM.In                                  Premise(F152)
	S217= IR_MEM.In={0,rS,rT,rD,0,34}                           Path(S183,S216)
	S218= CtrlASIDIn=0                                          Premise(F153)
	S219= CtrlCP0=0                                             Premise(F154)
	S220= CP0[ASID]=pid                                         CP0-Hold(S123,S219)
	S221= CtrlEPCIn=0                                           Premise(F155)
	S222= CtrlExCodeIn=0                                        Premise(F156)
	S223= CtrlIMMU=0                                            Premise(F157)
	S224= CtrlPC=0                                              Premise(F158)
	S225= CtrlPCInc=0                                           Premise(F159)
	S226= PC[CIA]=addr                                          PC-Hold(S129,S225)
	S227= PC[Out]=addr+4                                        PC-Hold(S130,S224,S225)
	S228= CtrlIAddrReg=0                                        Premise(F160)
	S229= CtrlICache=0                                          Premise(F161)
	S230= ICache[addr]={0,rS,rT,rD,0,34}                        ICache-Hold(S133,S229)
	S231= CtrlIR_IMMU=0                                         Premise(F162)
	S232= CtrlICacheReg=0                                       Premise(F163)
	S233= CtrlIR_ID=0                                           Premise(F164)
	S234= [IR_ID]={0,rS,rT,rD,0,34}                             IR_ID-Hold(S137,S233)
	S235= CtrlIMem=0                                            Premise(F165)
	S236= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                    IMem-Hold(S139,S235)
	S237= CtrlIRMux=0                                           Premise(F166)
	S238= CtrlGPR=0                                             Premise(F167)
	S239= GPR[rS]=a                                             GPR-Hold(S142,S238)
	S240= GPR[rT]=b                                             GPR-Hold(S143,S238)
	S241= CtrlA_EX=0                                            Premise(F168)
	S242= [A_EX]=FU(a)                                          A_EX-Hold(S145,S241)
	S243= CtrlB_EX=0                                            Premise(F169)
	S244= [B_EX]=FU(b)                                          B_EX-Hold(S147,S243)
	S245= CtrlIR_EX=0                                           Premise(F170)
	S246= [IR_EX]={0,rS,rT,rD,0,34}                             IR_EX-Hold(S149,S245)
	S247= CtrlALUOut_MEM=1                                      Premise(F171)
	S248= [ALUOut_MEM]=FU(b)-FU(a)                              ALUOut_MEM-Write(S209,S247)
	S249= CtrlOVReg_MEM=1                                       Premise(F172)
	S250= [OVReg_MEM]=OverFlow(FU(b)-FU(a))                     OVReg_MEM-Write(S215,S249)
	S251= CtrlIR_MEM=1                                          Premise(F173)
	S252= [IR_MEM]={0,rS,rT,rD,0,34}                            IR_MEM-Write(S217,S251)
	S253= CtrlIR_DMMU1=0                                        Premise(F174)
	S254= CtrlIR_WB=0                                           Premise(F175)
	S255= CtrlA_MEM=0                                           Premise(F176)
	S256= CtrlA_WB=0                                            Premise(F177)
	S257= CtrlB_MEM=0                                           Premise(F178)
	S258= CtrlB_WB=0                                            Premise(F179)
	S259= CtrlALUOut_DMMU1=0                                    Premise(F180)
	S260= CtrlALUOut_WB=0                                       Premise(F181)
	S261= CtrlOVReg_DMMU1=0                                     Premise(F182)
	S262= CtrlOVReg_WB=0                                        Premise(F183)
	S263= CtrlIR_DMMU2=0                                        Premise(F184)
	S264= CtrlALUOut_DMMU2=0                                    Premise(F185)
	S265= CtrlOVReg_DMMU2=0                                     Premise(F186)

MEM	S266= CP0.ASID=pid                                          CP0-Read-ASID(S220)
	S267= PC.CIA=addr                                           PC-Out(S226)
	S268= PC.CIA31_28=addr[31:28]                               PC-Out(S226)
	S269= PC.Out=addr+4                                         PC-Out(S227)
	S270= IR_ID.Out={0,rS,rT,rD,0,34}                           IR-Out(S234)
	S271= IR_ID.Out31_26=0                                      IR-Out(S234)
	S272= IR_ID.Out25_21=rS                                     IR-Out(S234)
	S273= IR_ID.Out20_16=rT                                     IR-Out(S234)
	S274= IR_ID.Out15_11=rD                                     IR-Out(S234)
	S275= IR_ID.Out10_6=0                                       IR-Out(S234)
	S276= IR_ID.Out5_0=34                                       IR-Out(S234)
	S277= A_EX.Out=FU(a)                                        A_EX-Out(S242)
	S278= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S242)
	S279= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S242)
	S280= B_EX.Out=FU(b)                                        B_EX-Out(S244)
	S281= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S244)
	S282= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S244)
	S283= IR_EX.Out={0,rS,rT,rD,0,34}                           IR_EX-Out(S246)
	S284= IR_EX.Out31_26=0                                      IR_EX-Out(S246)
	S285= IR_EX.Out25_21=rS                                     IR_EX-Out(S246)
	S286= IR_EX.Out20_16=rT                                     IR_EX-Out(S246)
	S287= IR_EX.Out15_11=rD                                     IR_EX-Out(S246)
	S288= IR_EX.Out10_6=0                                       IR_EX-Out(S246)
	S289= IR_EX.Out5_0=34                                       IR_EX-Out(S246)
	S290= ALUOut_MEM.Out=FU(b)-FU(a)                            ALUOut_MEM-Out(S248)
	S291= ALUOut_MEM.Out1_0={FU(b)-FU(a)}[1:0]                  ALUOut_MEM-Out(S248)
	S292= ALUOut_MEM.Out4_0={FU(b)-FU(a)}[4:0]                  ALUOut_MEM-Out(S248)
	S293= OVReg_MEM.Out=OverFlow(FU(b)-FU(a))                   OVReg_MEM-Out(S250)
	S294= OVReg_MEM.Out1_0={OverFlow(FU(b)-FU(a))}[1:0]         OVReg_MEM-Out(S250)
	S295= OVReg_MEM.Out4_0={OverFlow(FU(b)-FU(a))}[4:0]         OVReg_MEM-Out(S250)
	S296= IR_MEM.Out={0,rS,rT,rD,0,34}                          IR_MEM-Out(S252)
	S297= IR_MEM.Out31_26=0                                     IR_MEM-Out(S252)
	S298= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S252)
	S299= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S252)
	S300= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S252)
	S301= IR_MEM.Out10_6=0                                      IR_MEM-Out(S252)
	S302= IR_MEM.Out5_0=34                                      IR_MEM-Out(S252)
	S303= IR_MEM.Out=>FU.IR_MEM                                 Premise(F187)
	S304= FU.IR_MEM={0,rS,rT,rD,0,34}                           Path(S296,S303)
	S305= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F188)
	S306= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F189)
	S307= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F190)
	S308= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F191)
	S309= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F192)
	S310= CU_MEM.Op=0                                           Path(S297,S309)
	S311= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F193)
	S312= CU_MEM.IRFunc=34                                      Path(S302,S311)
	S313= IR_MEM.Out=>IR_DMMU1.In                               Premise(F194)
	S314= IR_DMMU1.In={0,rS,rT,rD,0,34}                         Path(S296,S313)
	S315= IR_MEM.Out=>IR_WB.In                                  Premise(F195)
	S316= IR_WB.In={0,rS,rT,rD,0,34}                            Path(S296,S315)
	S317= A_MEM.Out=>A_WB.In                                    Premise(F196)
	S318= B_MEM.Out=>B_WB.In                                    Premise(F197)
	S319= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F198)
	S320= ALUOut_DMMU1.In=FU(b)-FU(a)                           Path(S290,S319)
	S321= ALUOut_MEM.Out=>FU.InMEM                              Premise(F199)
	S322= FU.InMEM=FU(b)-FU(a)                                  Path(S290,S321)
	S323= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F200)
	S324= FU.InMEM_WReg=rD                                      Path(S300,S323)
	S325= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F201)
	S326= ALUOut_WB.In=FU(b)-FU(a)                              Path(S290,S325)
	S327= OVReg_MEM.Out=>OVReg_DMMU1.In                         Premise(F202)
	S328= OVReg_DMMU1.In=OverFlow(FU(b)-FU(a))                  Path(S293,S327)
	S329= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F203)
	S330= OVReg_WB.In=OverFlow(FU(b)-FU(a))                     Path(S293,S329)
	S331= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F204)
	S332= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F205)
	S333= CtrlASIDIn=0                                          Premise(F206)
	S334= CtrlCP0=0                                             Premise(F207)
	S335= CP0[ASID]=pid                                         CP0-Hold(S220,S334)
	S336= CtrlEPCIn=0                                           Premise(F208)
	S337= CtrlExCodeIn=0                                        Premise(F209)
	S338= CtrlIMMU=0                                            Premise(F210)
	S339= CtrlPC=0                                              Premise(F211)
	S340= CtrlPCInc=0                                           Premise(F212)
	S341= PC[CIA]=addr                                          PC-Hold(S226,S340)
	S342= PC[Out]=addr+4                                        PC-Hold(S227,S339,S340)
	S343= CtrlIAddrReg=0                                        Premise(F213)
	S344= CtrlICache=0                                          Premise(F214)
	S345= ICache[addr]={0,rS,rT,rD,0,34}                        ICache-Hold(S230,S344)
	S346= CtrlIR_IMMU=0                                         Premise(F215)
	S347= CtrlICacheReg=0                                       Premise(F216)
	S348= CtrlIR_ID=0                                           Premise(F217)
	S349= [IR_ID]={0,rS,rT,rD,0,34}                             IR_ID-Hold(S234,S348)
	S350= CtrlIMem=0                                            Premise(F218)
	S351= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                    IMem-Hold(S236,S350)
	S352= CtrlIRMux=0                                           Premise(F219)
	S353= CtrlGPR=0                                             Premise(F220)
	S354= GPR[rS]=a                                             GPR-Hold(S239,S353)
	S355= GPR[rT]=b                                             GPR-Hold(S240,S353)
	S356= CtrlA_EX=0                                            Premise(F221)
	S357= [A_EX]=FU(a)                                          A_EX-Hold(S242,S356)
	S358= CtrlB_EX=0                                            Premise(F222)
	S359= [B_EX]=FU(b)                                          B_EX-Hold(S244,S358)
	S360= CtrlIR_EX=0                                           Premise(F223)
	S361= [IR_EX]={0,rS,rT,rD,0,34}                             IR_EX-Hold(S246,S360)
	S362= CtrlALUOut_MEM=0                                      Premise(F224)
	S363= [ALUOut_MEM]=FU(b)-FU(a)                              ALUOut_MEM-Hold(S248,S362)
	S364= CtrlOVReg_MEM=0                                       Premise(F225)
	S365= [OVReg_MEM]=OverFlow(FU(b)-FU(a))                     OVReg_MEM-Hold(S250,S364)
	S366= CtrlIR_MEM=0                                          Premise(F226)
	S367= [IR_MEM]={0,rS,rT,rD,0,34}                            IR_MEM-Hold(S252,S366)
	S368= CtrlIR_DMMU1=1                                        Premise(F227)
	S369= [IR_DMMU1]={0,rS,rT,rD,0,34}                          IR_DMMU1-Write(S314,S368)
	S370= CtrlIR_WB=1                                           Premise(F228)
	S371= [IR_WB]={0,rS,rT,rD,0,34}                             IR_WB-Write(S316,S370)
	S372= CtrlA_MEM=0                                           Premise(F229)
	S373= CtrlA_WB=1                                            Premise(F230)
	S374= CtrlB_MEM=0                                           Premise(F231)
	S375= CtrlB_WB=1                                            Premise(F232)
	S376= CtrlALUOut_DMMU1=1                                    Premise(F233)
	S377= [ALUOut_DMMU1]=FU(b)-FU(a)                            ALUOut_DMMU1-Write(S320,S376)
	S378= CtrlALUOut_WB=1                                       Premise(F234)
	S379= [ALUOut_WB]=FU(b)-FU(a)                               ALUOut_WB-Write(S326,S378)
	S380= CtrlOVReg_DMMU1=1                                     Premise(F235)
	S381= [OVReg_DMMU1]=OverFlow(FU(b)-FU(a))                   OVReg_DMMU1-Write(S328,S380)
	S382= CtrlOVReg_WB=1                                        Premise(F236)
	S383= [OVReg_WB]=OverFlow(FU(b)-FU(a))                      OVReg_WB-Write(S330,S382)
	S384= CtrlIR_DMMU2=0                                        Premise(F237)
	S385= CtrlALUOut_DMMU2=0                                    Premise(F238)
	S386= CtrlOVReg_DMMU2=0                                     Premise(F239)

WB	S387= CP0.ASID=pid                                          CP0-Read-ASID(S335)
	S388= PC.CIA=addr                                           PC-Out(S341)
	S389= PC.CIA31_28=addr[31:28]                               PC-Out(S341)
	S390= PC.Out=addr+4                                         PC-Out(S342)
	S391= IR_ID.Out={0,rS,rT,rD,0,34}                           IR-Out(S349)
	S392= IR_ID.Out31_26=0                                      IR-Out(S349)
	S393= IR_ID.Out25_21=rS                                     IR-Out(S349)
	S394= IR_ID.Out20_16=rT                                     IR-Out(S349)
	S395= IR_ID.Out15_11=rD                                     IR-Out(S349)
	S396= IR_ID.Out10_6=0                                       IR-Out(S349)
	S397= IR_ID.Out5_0=34                                       IR-Out(S349)
	S398= A_EX.Out=FU(a)                                        A_EX-Out(S357)
	S399= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S357)
	S400= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S357)
	S401= B_EX.Out=FU(b)                                        B_EX-Out(S359)
	S402= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S359)
	S403= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S359)
	S404= IR_EX.Out={0,rS,rT,rD,0,34}                           IR_EX-Out(S361)
	S405= IR_EX.Out31_26=0                                      IR_EX-Out(S361)
	S406= IR_EX.Out25_21=rS                                     IR_EX-Out(S361)
	S407= IR_EX.Out20_16=rT                                     IR_EX-Out(S361)
	S408= IR_EX.Out15_11=rD                                     IR_EX-Out(S361)
	S409= IR_EX.Out10_6=0                                       IR_EX-Out(S361)
	S410= IR_EX.Out5_0=34                                       IR_EX-Out(S361)
	S411= ALUOut_MEM.Out=FU(b)-FU(a)                            ALUOut_MEM-Out(S363)
	S412= ALUOut_MEM.Out1_0={FU(b)-FU(a)}[1:0]                  ALUOut_MEM-Out(S363)
	S413= ALUOut_MEM.Out4_0={FU(b)-FU(a)}[4:0]                  ALUOut_MEM-Out(S363)
	S414= OVReg_MEM.Out=OverFlow(FU(b)-FU(a))                   OVReg_MEM-Out(S365)
	S415= OVReg_MEM.Out1_0={OverFlow(FU(b)-FU(a))}[1:0]         OVReg_MEM-Out(S365)
	S416= OVReg_MEM.Out4_0={OverFlow(FU(b)-FU(a))}[4:0]         OVReg_MEM-Out(S365)
	S417= IR_MEM.Out={0,rS,rT,rD,0,34}                          IR_MEM-Out(S367)
	S418= IR_MEM.Out31_26=0                                     IR_MEM-Out(S367)
	S419= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S367)
	S420= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S367)
	S421= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S367)
	S422= IR_MEM.Out10_6=0                                      IR_MEM-Out(S367)
	S423= IR_MEM.Out5_0=34                                      IR_MEM-Out(S367)
	S424= IR_DMMU1.Out={0,rS,rT,rD,0,34}                        IR_DMMU1-Out(S369)
	S425= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S369)
	S426= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S369)
	S427= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S369)
	S428= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S369)
	S429= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S369)
	S430= IR_DMMU1.Out5_0=34                                    IR_DMMU1-Out(S369)
	S431= IR_WB.Out={0,rS,rT,rD,0,34}                           IR-Out(S371)
	S432= IR_WB.Out31_26=0                                      IR-Out(S371)
	S433= IR_WB.Out25_21=rS                                     IR-Out(S371)
	S434= IR_WB.Out20_16=rT                                     IR-Out(S371)
	S435= IR_WB.Out15_11=rD                                     IR-Out(S371)
	S436= IR_WB.Out10_6=0                                       IR-Out(S371)
	S437= IR_WB.Out5_0=34                                       IR-Out(S371)
	S438= ALUOut_DMMU1.Out=FU(b)-FU(a)                          ALUOut_DMMU1-Out(S377)
	S439= ALUOut_DMMU1.Out1_0={FU(b)-FU(a)}[1:0]                ALUOut_DMMU1-Out(S377)
	S440= ALUOut_DMMU1.Out4_0={FU(b)-FU(a)}[4:0]                ALUOut_DMMU1-Out(S377)
	S441= ALUOut_WB.Out=FU(b)-FU(a)                             ALUOut_WB-Out(S379)
	S442= ALUOut_WB.Out1_0={FU(b)-FU(a)}[1:0]                   ALUOut_WB-Out(S379)
	S443= ALUOut_WB.Out4_0={FU(b)-FU(a)}[4:0]                   ALUOut_WB-Out(S379)
	S444= OVReg_DMMU1.Out=OverFlow(FU(b)-FU(a))                 OVReg_DMMU1-Out(S381)
	S445= OVReg_DMMU1.Out1_0={OverFlow(FU(b)-FU(a))}[1:0]       OVReg_DMMU1-Out(S381)
	S446= OVReg_DMMU1.Out4_0={OverFlow(FU(b)-FU(a))}[4:0]       OVReg_DMMU1-Out(S381)
	S447= OVReg_WB.Out=OverFlow(FU(b)-FU(a))                    OVReg_WB-Out(S383)
	S448= OVReg_WB.Out1_0={OverFlow(FU(b)-FU(a))}[1:0]          OVReg_WB-Out(S383)
	S449= OVReg_WB.Out4_0={OverFlow(FU(b)-FU(a))}[4:0]          OVReg_WB-Out(S383)
	S450= IR_WB.Out=>FU.IR_WB                                   Premise(F331)
	S451= FU.IR_WB={0,rS,rT,rD,0,34}                            Path(S431,S450)
	S452= IR_WB.Out31_26=>CU_WB.Op                              Premise(F332)
	S453= CU_WB.Op=0                                            Path(S432,S452)
	S454= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F333)
	S455= CU_WB.IRFunc=34                                       Path(S437,S454)
	S456= IR_WB.Out15_11=>GPR.WReg                              Premise(F334)
	S457= GPR.WReg=rD                                           Path(S435,S456)
	S458= ALUOut_WB.Out=>GPR.WData                              Premise(F335)
	S459= GPR.WData=FU(b)-FU(a)                                 Path(S441,S458)
	S460= ALUOut_WB.Out=>FU.InWB                                Premise(F336)
	S461= FU.InWB=FU(b)-FU(a)                                   Path(S441,S460)
	S462= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F337)
	S463= FU.InWB_WReg=rD                                       Path(S435,S462)
	S464= OVReg_WB.Out=>CU_WB.OV                                Premise(F338)
	S465= CU_WB.OV=OverFlow(FU(b)-FU(a))                        Path(S447,S464)
	S466= CtrlASIDIn=0                                          Premise(F339)
	S467= CtrlCP0=0                                             Premise(F340)
	S468= CP0[ASID]=pid                                         CP0-Hold(S335,S467)
	S469= CtrlEPCIn=0                                           Premise(F341)
	S470= CtrlExCodeIn=0                                        Premise(F342)
	S471= CtrlIMMU=0                                            Premise(F343)
	S472= CtrlPC=0                                              Premise(F344)
	S473= CtrlPCInc=0                                           Premise(F345)
	S474= PC[CIA]=addr                                          PC-Hold(S341,S473)
	S475= PC[Out]=addr+4                                        PC-Hold(S342,S472,S473)
	S476= CtrlIAddrReg=0                                        Premise(F346)
	S477= CtrlICache=0                                          Premise(F347)
	S478= ICache[addr]={0,rS,rT,rD,0,34}                        ICache-Hold(S345,S477)
	S479= CtrlIR_IMMU=0                                         Premise(F348)
	S480= CtrlICacheReg=0                                       Premise(F349)
	S481= CtrlIR_ID=0                                           Premise(F350)
	S482= [IR_ID]={0,rS,rT,rD,0,34}                             IR_ID-Hold(S349,S481)
	S483= CtrlIMem=0                                            Premise(F351)
	S484= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                    IMem-Hold(S351,S483)
	S485= CtrlIRMux=0                                           Premise(F352)
	S486= CtrlGPR=1                                             Premise(F353)
	S487= GPR[rD]=FU(b)-FU(a)                                   GPR-Write(S457,S459,S486)
	S488= CtrlA_EX=0                                            Premise(F354)
	S489= [A_EX]=FU(a)                                          A_EX-Hold(S357,S488)
	S490= CtrlB_EX=0                                            Premise(F355)
	S491= [B_EX]=FU(b)                                          B_EX-Hold(S359,S490)
	S492= CtrlIR_EX=0                                           Premise(F356)
	S493= [IR_EX]={0,rS,rT,rD,0,34}                             IR_EX-Hold(S361,S492)
	S494= CtrlALUOut_MEM=0                                      Premise(F357)
	S495= [ALUOut_MEM]=FU(b)-FU(a)                              ALUOut_MEM-Hold(S363,S494)
	S496= CtrlOVReg_MEM=0                                       Premise(F358)
	S497= [OVReg_MEM]=OverFlow(FU(b)-FU(a))                     OVReg_MEM-Hold(S365,S496)
	S498= CtrlIR_MEM=0                                          Premise(F359)
	S499= [IR_MEM]={0,rS,rT,rD,0,34}                            IR_MEM-Hold(S367,S498)
	S500= CtrlIR_DMMU1=0                                        Premise(F360)
	S501= [IR_DMMU1]={0,rS,rT,rD,0,34}                          IR_DMMU1-Hold(S369,S500)
	S502= CtrlIR_WB=0                                           Premise(F361)
	S503= [IR_WB]={0,rS,rT,rD,0,34}                             IR_WB-Hold(S371,S502)
	S504= CtrlA_MEM=0                                           Premise(F362)
	S505= CtrlA_WB=0                                            Premise(F363)
	S506= CtrlB_MEM=0                                           Premise(F364)
	S507= CtrlB_WB=0                                            Premise(F365)
	S508= CtrlALUOut_DMMU1=0                                    Premise(F366)
	S509= [ALUOut_DMMU1]=FU(b)-FU(a)                            ALUOut_DMMU1-Hold(S377,S508)
	S510= CtrlALUOut_WB=0                                       Premise(F367)
	S511= [ALUOut_WB]=FU(b)-FU(a)                               ALUOut_WB-Hold(S379,S510)
	S512= CtrlOVReg_DMMU1=0                                     Premise(F368)
	S513= [OVReg_DMMU1]=OverFlow(FU(b)-FU(a))                   OVReg_DMMU1-Hold(S381,S512)
	S514= CtrlOVReg_WB=0                                        Premise(F369)
	S515= [OVReg_WB]=OverFlow(FU(b)-FU(a))                      OVReg_WB-Hold(S383,S514)
	S516= CtrlIR_DMMU2=0                                        Premise(F370)
	S517= CtrlALUOut_DMMU2=0                                    Premise(F371)
	S518= CtrlOVReg_DMMU2=0                                     Premise(F372)

POST	S468= CP0[ASID]=pid                                         CP0-Hold(S335,S467)
	S474= PC[CIA]=addr                                          PC-Hold(S341,S473)
	S475= PC[Out]=addr+4                                        PC-Hold(S342,S472,S473)
	S478= ICache[addr]={0,rS,rT,rD,0,34}                        ICache-Hold(S345,S477)
	S482= [IR_ID]={0,rS,rT,rD,0,34}                             IR_ID-Hold(S349,S481)
	S484= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                    IMem-Hold(S351,S483)
	S487= GPR[rD]=FU(b)-FU(a)                                   GPR-Write(S457,S459,S486)
	S489= [A_EX]=FU(a)                                          A_EX-Hold(S357,S488)
	S491= [B_EX]=FU(b)                                          B_EX-Hold(S359,S490)
	S493= [IR_EX]={0,rS,rT,rD,0,34}                             IR_EX-Hold(S361,S492)
	S495= [ALUOut_MEM]=FU(b)-FU(a)                              ALUOut_MEM-Hold(S363,S494)
	S497= [OVReg_MEM]=OverFlow(FU(b)-FU(a))                     OVReg_MEM-Hold(S365,S496)
	S499= [IR_MEM]={0,rS,rT,rD,0,34}                            IR_MEM-Hold(S367,S498)
	S501= [IR_DMMU1]={0,rS,rT,rD,0,34}                          IR_DMMU1-Hold(S369,S500)
	S503= [IR_WB]={0,rS,rT,rD,0,34}                             IR_WB-Hold(S371,S502)
	S509= [ALUOut_DMMU1]=FU(b)-FU(a)                            ALUOut_DMMU1-Hold(S377,S508)
	S511= [ALUOut_WB]=FU(b)-FU(a)                               ALUOut_WB-Hold(S379,S510)
	S513= [OVReg_DMMU1]=OverFlow(FU(b)-FU(a))                   OVReg_DMMU1-Hold(S381,S512)
	S515= [OVReg_WB]=OverFlow(FU(b)-FU(a))                      OVReg_WB-Hold(S383,S514)

