

================================================================
== Vitis HLS Report for 'hotspot_stencil_core'
================================================================
* Date:           Tue May 18 19:50:48 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hotspot_5_kernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.342 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       49|       49| 0.163 us | 0.163 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    32|     3752|     2292|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|      864|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    32|     4616|     2388|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U39  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U40  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U41  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U44  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U46  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U47  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U48  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U49   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U50   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U51   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U52   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fsub_32ns_32ns_32_7_full_dsp_1_U42  |fsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fsub_32ns_32ns_32_7_full_dsp_1_U43  |fsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fsub_32ns_32ns_32_7_full_dsp_1_U45  |fsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  32| 3752| 2292|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add1_reg_164                   |  32|   0|   32|          0|
    |add2_reg_169                   |  32|   0|   32|          0|
    |mul1_reg_219                   |  32|   0|   32|          0|
    |mul6_reg_194                   |  32|   0|   32|          0|
    |mul8_reg_209                   |  32|   0|   32|          0|
    |mul_reg_184                    |  32|   0|   32|          0|
    |power_center_assign_1_reg_204  |  32|   0|   32|          0|
    |power_center_assign_2_reg_214  |  32|   0|   32|          0|
    |power_center_assign_reg_189    |  32|   0|   32|          0|
    |power_center_int_reg           |  32|   0|   32|          0|
    |power_center_read_reg_125      |  32|   0|   32|          0|
    |temp_bottom_int_reg            |  32|   0|   32|          0|
    |temp_center_int_reg            |  32|   0|   32|          0|
    |temp_center_read_reg_130       |  32|   0|   32|          0|
    |temp_left_int_reg              |  32|   0|   32|          0|
    |temp_right_int_reg             |  32|   0|   32|          0|
    |temp_top_int_reg               |  32|   0|   32|          0|
    |tmp0_reg_174                   |  32|   0|   32|          0|
    |tmp1_reg_179                   |  32|   0|   32|          0|
    |tmp2_reg_199                   |  32|   0|   32|          0|
    |tmp_reg_158                    |  32|   0|   32|          0|
    |power_center_read_reg_125      |  64|  32|   32|          0|
    |temp_center_read_reg_130       |  64|  32|   32|          0|
    |tmp1_reg_179                   |  64|  32|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 864|  96|  768|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | hotspot_stencil_core | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | hotspot_stencil_core | return value |
|ap_return     | out |   32| ap_ctrl_hs | hotspot_stencil_core | return value |
|temp_top      |  in |   32|   ap_none  |       temp_top       |    scalar    |
|temp_left     |  in |   32|   ap_none  |       temp_left      |    scalar    |
|temp_right    |  in |   32|   ap_none  |      temp_right      |    scalar    |
|temp_bottom   |  in |   32|   ap_none  |      temp_bottom     |    scalar    |
|temp_center   |  in |   32|   ap_none  |      temp_center     |    scalar    |
|power_center  |  in |   32|   ap_none  |     power_center     |    scalar    |
+--------------+-----+-----+------------+----------------------+--------------+

