#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Wed May 14 22:14:39 2014
# Process ID: 22638
# Log file: /home/raghu/work/vivadoProjects/wideBRAM/wideBRAM.runs/synth_1/wideBRAM_wrapper.rds
# Journal file: /home/raghu/work/vivadoProjects/wideBRAM/wideBRAM.runs/synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /home/raghu/tools/xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/home/raghu/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/raghu/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source wideBRAM_wrapper.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language Verilog [current_project]
# set_property board em.avnet.com:zynq:zed:d [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# add_files /home/raghu/work/vivadoProjects/wideBRAM/wideBRAM.srcs/bram.coe
# add_files /home/raghu/work/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/wideBRAM.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/home/raghu/tools/xilinx/Vivado/2013.3/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'wideBRAM.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 800.770 ; gain = 75.688
# set_property used_in_implementation false [get_files -all /home/raghu/work/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/ip/wideBRAM_auto_pc_6_0/wideBRAM_auto_pc_6_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/raghu/work/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/ip/wideBRAM_auto_ds_2_0/wideBRAM_auto_ds_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/raghu/work/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/ip/wideBRAM_auto_ds_2_0/wideBRAM_auto_ds_2_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/raghu/work/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/ip/wideBRAM_auto_pc_7_0/wideBRAM_auto_pc_7_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/raghu/work/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/wideBRAM_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /home/raghu/work/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/wideBRAM.bd]
# read_verilog /home/raghu/work/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/hdl/wideBRAM_wrapper.v
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/raghu/work/vivadoProjects/wideBRAM/wideBRAM.data/wt [current_project]
# set_property parent.project_dir /home/raghu/work/vivadoProjects/wideBRAM [current_project]
# synth_design -top wideBRAM_wrapper -part xc7z020clg484-1
Command: synth_design -top wideBRAM_wrapper -part xc7z020clg484-1

Starting synthesis...

WARNING: [Vivado_Tcl 4-249] The 'Synthesis' target of the sub-design 'wideBRAM' is stale, please manually generate the synthesis target first by executing the command: generate_target {Synthesis} [get_files /home/raghu/work/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/wideBRAM.bd]
WARNING: [Vivado_Tcl 4-249] The 'Implementation' target of the sub-design 'wideBRAM' is stale, please manually generate the synthesis target first by executing the command: generate_target {Implementation} [get_files /home/raghu/work/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/wideBRAM.bd]
INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
Starting RTL Elaboration : Time (s): cpu = 00:00:53 ; elapsed = 00:01:04 . Memory (MB): peak = 849.770 ; gain = 220.695
INFO: [Synth 8-638] synthesizing module 'wideBRAM_wrapper' [/home/raghu/work/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/hdl/wideBRAM_wrapper.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/raghu/work/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/hdl/wideBRAM_wrapper.v:69]
INFO: [Synth 8-638] synthesizing module 'wideBRAM' [/home/raghu/work/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/hdl/wideBRAM.v:1100]
INFO: [Synth 8-638] synthesizing module 'GND' [/home/raghu/tools/xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [/home/raghu/tools/xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-638] synthesizing module 'VCC' [/home/raghu/tools/xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:27193]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [/home/raghu/tools/xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:27193]
ERROR: [Synth 8-439] module 'wideBRAM_axi_bram_ctrl_0_0' not found [/home/raghu/work/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/hdl/wideBRAM.v:1329]
ERROR: [Synth 8-285] failed synthesizing module 'wideBRAM' [/home/raghu/work/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/hdl/wideBRAM.v:1100]
ERROR: [Synth 8-285] failed synthesizing module 'wideBRAM_wrapper' [/home/raghu/work/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/hdl/wideBRAM_wrapper.v:3]
Finished RTL Elaboration : Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 902.578 ; gain = 273.504
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    invoked from within
"if {$rt::useElabCache == false} {
      rt::run_rtlelab -module $rt::top
    }"
    ("uplevel" body line 193)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
ERROR: [Common 17-39] 'source' failed due to earlier errors.

    while executing
"source -notrace ./.Xil/Vivado-22638-wallace/realtime/wideBRAM_wrapper.tcl"
    invoked from within
"synth_design -top wideBRAM_wrapper -part xc7z020clg484-1"
    (file "wideBRAM_wrapper.tcl" line 29)
INFO: [Common 17-206] Exiting Vivado at Wed May 14 22:16:00 2014...
