Created by          : Tang Dynasty v6.0.122666
                    : Copyright (c) 2012-2024 Anlogic Inc.
Generated           : Thu Oct 24 22:13:27 2024

Top Model           : eth_top
Device              : PH1A90SBG484
Speed               : 2
STA coverage        : 97.25%
Constraint File     : ../../pin/time.sdc;
Confidence          : Placed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: 0.293ns, STNS: 0.000ns
	HWNS: -0.055ns, HTNS: -0.110ns
	Period Check WNS: 0.000ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000          875   u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
           clk1:       10.000          153   config_inst.cwc_tck_o
           clk2:      125.000            2   rgmii_rx_clk
           clk3:      100.000            0   u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[0]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0   Inferred GCLK            6.000      2.000                 8.000         125.000                 4.590         217.865            3.410      0.000            0.045      0.000            0.000              875               35             no       no
       clk1       User GCLK            0.000     50.000               100.000          10.000                12.636          79.139           43.682      0.000           -0.055     -0.110            0.000              153                6             no       no
       clk2           local            0.000      4.000                 8.000         125.000                 8.000         125.000            0.000      0.000            0.000      0.000            0.000                2                0             no       no
       clk3       User GCLK            0.000      5.000                10.000         100.000                10.000         100.000            0.000      0.000            0.000      0.000            0.000                0                0             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1] -> u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
To Clock       :     u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
Min Period     :     4.590ns
Fmax           :     217.865MHz

Statistics:
Max            : WNS       3.410ns, TNS       0.000ns,         0 Viol Endpoints,      3152 Total Endpoints,     12267 Paths Analyzed
Min            : WNS       0.045ns, TNS       0.000ns,         0 Viol Endpoints,      3152 Total Endpoints,     12267 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.410ns
Begin Point         : u_eth/u_eth_tx/add16_syn_102.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_tx/crc_data_reg_syn_34.ssr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : setup
Process             : slow
Budget              : 8.000ns
Data Path Delay     : 4.355ns (cell 1.892ns (43%), net 2.463ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 16 ( ADDER=12  LUT6=3  LUT5=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/u_eth_tx/add16_syn_102.clk
launch edge                             6.000    r     6.000               
--------------------------------------------------------------------  ---------------
clk2q               x049y084z0          0.181    f     6.181          pin: u_eth/u_eth_tx/add16_syn_102.oqb
net (fo=23)                             0.444    f     6.625          net: u_eth/u_eth_tx/cnt[4],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_80.id
ADDER               x053y079z0          0.255    f     6.880       1  pin: u_eth/u_eth_tx/lt10_syn_80.fco
net (fo=1)                              0.000    f     6.880          net: u_eth/u_eth_tx/lt10_syn_67,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_81.fci
ADDER               x053y079z1          0.045    f     6.925       2  pin: u_eth/u_eth_tx/lt10_syn_81.fco
net (fo=1)                              0.000    f     6.925          net: u_eth/u_eth_tx/lt10_syn_68,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_82.fci
ADDER               x053y079z2          0.045    f     6.970       3  pin: u_eth/u_eth_tx/lt10_syn_82.fco
net (fo=1)                              0.000    f     6.970          net: u_eth/u_eth_tx/lt10_syn_69,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_83.fci
ADDER               x053y079z3          0.045    f     7.015       4  pin: u_eth/u_eth_tx/lt10_syn_83.fco
net (fo=1)                              0.000    f     7.015          net: u_eth/u_eth_tx/lt10_syn_70,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_84.fci
ADDER               x053y079z4          0.045    f     7.060       5  pin: u_eth/u_eth_tx/lt10_syn_84.fco
net (fo=1)                              0.000    f     7.060          net: u_eth/u_eth_tx/lt10_syn_71,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_85.fci
ADDER               x053y079z5          0.045    f     7.105       6  pin: u_eth/u_eth_tx/lt10_syn_85.fco
net (fo=1)                              0.000    f     7.105          net: u_eth/u_eth_tx/lt10_syn_72,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_86.fci
ADDER               x053y079z6          0.045    f     7.150       7  pin: u_eth/u_eth_tx/lt10_syn_86.fco
net (fo=1)                              0.000    f     7.150          net: u_eth/u_eth_tx/lt10_syn_73,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_87.fci
ADDER               x053y079z7          0.203    r     7.353       8  pin: u_eth/u_eth_tx/lt10_syn_87.ofb
net (fo=2)                              0.215    f     7.568          net: u_eth/u_eth_tx/cnt[4]_syn_10[7],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_114.ie
ADDER               x053y078z3          0.274    r     7.842       9  pin: u_eth/u_eth_tx/sub17_syn_114.fco_f
net (fo=1)                              0.082    f     7.924          net: u_eth/u_eth_tx/sub17_syn_130,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_115.fci_f
ADDER               x053y078z4          0.045    f     7.969      10  pin: u_eth/u_eth_tx/sub17_syn_115.fco
net (fo=1)                              0.000    f     7.969          net: u_eth/u_eth_tx/sub17_syn_99,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_116.fci
ADDER               x053y078z5          0.045    f     8.014      11  pin: u_eth/u_eth_tx/sub17_syn_116.fco
net (fo=1)                              0.000    f     8.014          net: u_eth/u_eth_tx/sub17_syn_100,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_117.fci
ADDER               x053y078z6          0.203    r     8.217      12  pin: u_eth/u_eth_tx/sub17_syn_117.ofb
net (fo=1)                              0.218    f     8.435          net: u_eth/u_eth_tx/crc_data_b83[17],  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_160.ie
LUT6                x054y078z6          0.141    r     8.576      13  pin: u_eth/u_eth_tx/mux83_syn_160.ofb
net (fo=1)                              0.337    f     8.913          net: u_eth/u_eth_tx/mux83_syn_80,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_159.ie
LUT5                x048y078z5          0.097    f     9.010      14  pin: u_eth/u_eth_tx/mux83_syn_159.ofb
net (fo=1)                              0.338    f     9.348          net: u_eth/u_eth_tx/mux83_syn_92,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_162.imf
LUT6                x047y080z3          0.089    r     9.437      15  pin: u_eth/u_eth_tx/mux83_syn_162.ofb
net (fo=1)                              0.410    f     9.847          net: u_eth/u_eth_tx/mux83_syn_114,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_136.imf
LUT6                x044y082z7          0.089    r     9.936      16  pin: u_eth/u_eth_tx/mux83_syn_136.ofb
net (fo=8)                              0.419    f    10.355          net: u_eth/u_eth_tx/mux83_syn_2[0],  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_34.ssr
reg                 x043y078z5          0.000    f    10.355               
--------------------------------------------------------------------  ---------------
Arrival                                               10.355               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_34.clk
capture edge                           14.000    r    14.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.235         13.765               
clock uncertainty                       0.000         13.765               
clock pessimism                         0.000         13.765               
--------------------------------------------------------------------  ---------------
Required                                              13.765               
--------------------------------------------------------------------  ---------------
Slack                                                  3.410               

Slack               : 3.475ns
Begin Point         : u_eth/u_eth_tx/add16_syn_102.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_tx/crc_data_reg_syn_28.ssr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : setup
Process             : slow
Budget              : 8.000ns
Data Path Delay     : 4.290ns (cell 1.892ns (44%), net 2.398ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 16 ( ADDER=12  LUT6=3  LUT5=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/u_eth_tx/add16_syn_102.clk
launch edge                             6.000    r     6.000               
--------------------------------------------------------------------  ---------------
clk2q               x049y084z0          0.181    f     6.181          pin: u_eth/u_eth_tx/add16_syn_102.oqb
net (fo=23)                             0.444    f     6.625          net: u_eth/u_eth_tx/cnt[4],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_80.id
ADDER               x053y079z0          0.255    f     6.880       1  pin: u_eth/u_eth_tx/lt10_syn_80.fco
net (fo=1)                              0.000    f     6.880          net: u_eth/u_eth_tx/lt10_syn_67,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_81.fci
ADDER               x053y079z1          0.045    f     6.925       2  pin: u_eth/u_eth_tx/lt10_syn_81.fco
net (fo=1)                              0.000    f     6.925          net: u_eth/u_eth_tx/lt10_syn_68,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_82.fci
ADDER               x053y079z2          0.045    f     6.970       3  pin: u_eth/u_eth_tx/lt10_syn_82.fco
net (fo=1)                              0.000    f     6.970          net: u_eth/u_eth_tx/lt10_syn_69,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_83.fci
ADDER               x053y079z3          0.045    f     7.015       4  pin: u_eth/u_eth_tx/lt10_syn_83.fco
net (fo=1)                              0.000    f     7.015          net: u_eth/u_eth_tx/lt10_syn_70,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_84.fci
ADDER               x053y079z4          0.045    f     7.060       5  pin: u_eth/u_eth_tx/lt10_syn_84.fco
net (fo=1)                              0.000    f     7.060          net: u_eth/u_eth_tx/lt10_syn_71,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_85.fci
ADDER               x053y079z5          0.045    f     7.105       6  pin: u_eth/u_eth_tx/lt10_syn_85.fco
net (fo=1)                              0.000    f     7.105          net: u_eth/u_eth_tx/lt10_syn_72,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_86.fci
ADDER               x053y079z6          0.045    f     7.150       7  pin: u_eth/u_eth_tx/lt10_syn_86.fco
net (fo=1)                              0.000    f     7.150          net: u_eth/u_eth_tx/lt10_syn_73,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_87.fci
ADDER               x053y079z7          0.203    r     7.353       8  pin: u_eth/u_eth_tx/lt10_syn_87.ofb
net (fo=2)                              0.215    f     7.568          net: u_eth/u_eth_tx/cnt[4]_syn_10[7],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_114.ie
ADDER               x053y078z3          0.274    r     7.842       9  pin: u_eth/u_eth_tx/sub17_syn_114.fco_f
net (fo=1)                              0.082    f     7.924          net: u_eth/u_eth_tx/sub17_syn_130,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_115.fci_f
ADDER               x053y078z4          0.045    f     7.969      10  pin: u_eth/u_eth_tx/sub17_syn_115.fco
net (fo=1)                              0.000    f     7.969          net: u_eth/u_eth_tx/sub17_syn_99,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_116.fci
ADDER               x053y078z5          0.045    f     8.014      11  pin: u_eth/u_eth_tx/sub17_syn_116.fco
net (fo=1)                              0.000    f     8.014          net: u_eth/u_eth_tx/sub17_syn_100,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_117.fci
ADDER               x053y078z6          0.203    r     8.217      12  pin: u_eth/u_eth_tx/sub17_syn_117.ofb
net (fo=1)                              0.218    f     8.435          net: u_eth/u_eth_tx/crc_data_b83[17],  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_160.ie
LUT6                x054y078z6          0.141    r     8.576      13  pin: u_eth/u_eth_tx/mux83_syn_160.ofb
net (fo=1)                              0.337    f     8.913          net: u_eth/u_eth_tx/mux83_syn_80,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_159.ie
LUT5                x048y078z5          0.097    f     9.010      14  pin: u_eth/u_eth_tx/mux83_syn_159.ofb
net (fo=1)                              0.338    f     9.348          net: u_eth/u_eth_tx/mux83_syn_92,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_162.imf
LUT6                x047y080z3          0.089    r     9.437      15  pin: u_eth/u_eth_tx/mux83_syn_162.ofb
net (fo=1)                              0.410    f     9.847          net: u_eth/u_eth_tx/mux83_syn_114,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_136.imf
LUT6                x044y082z7          0.089    r     9.936      16  pin: u_eth/u_eth_tx/mux83_syn_136.ofb
net (fo=8)                              0.354    f    10.290          net: u_eth/u_eth_tx/mux83_syn_2[0],  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_28.ssr
reg                 x041y078z3          0.000    f    10.290               
--------------------------------------------------------------------  ---------------
Arrival                                               10.290               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_28.clk
capture edge                           14.000    r    14.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.235         13.765               
clock uncertainty                       0.000         13.765               
clock pessimism                         0.000         13.765               
--------------------------------------------------------------------  ---------------
Required                                              13.765               
--------------------------------------------------------------------  ---------------
Slack                                                  3.475               

Slack               : 3.475ns
Begin Point         : u_eth/u_eth_tx/add16_syn_102.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_tx/crc_data_reg_syn_36.ssr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : setup
Process             : slow
Budget              : 8.000ns
Data Path Delay     : 4.290ns (cell 1.892ns (44%), net 2.398ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 16 ( ADDER=12  LUT6=3  LUT5=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/u_eth_tx/add16_syn_102.clk
launch edge                             6.000    r     6.000               
--------------------------------------------------------------------  ---------------
clk2q               x049y084z0          0.181    f     6.181          pin: u_eth/u_eth_tx/add16_syn_102.oqb
net (fo=23)                             0.444    f     6.625          net: u_eth/u_eth_tx/cnt[4],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_80.id
ADDER               x053y079z0          0.255    f     6.880       1  pin: u_eth/u_eth_tx/lt10_syn_80.fco
net (fo=1)                              0.000    f     6.880          net: u_eth/u_eth_tx/lt10_syn_67,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_81.fci
ADDER               x053y079z1          0.045    f     6.925       2  pin: u_eth/u_eth_tx/lt10_syn_81.fco
net (fo=1)                              0.000    f     6.925          net: u_eth/u_eth_tx/lt10_syn_68,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_82.fci
ADDER               x053y079z2          0.045    f     6.970       3  pin: u_eth/u_eth_tx/lt10_syn_82.fco
net (fo=1)                              0.000    f     6.970          net: u_eth/u_eth_tx/lt10_syn_69,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_83.fci
ADDER               x053y079z3          0.045    f     7.015       4  pin: u_eth/u_eth_tx/lt10_syn_83.fco
net (fo=1)                              0.000    f     7.015          net: u_eth/u_eth_tx/lt10_syn_70,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_84.fci
ADDER               x053y079z4          0.045    f     7.060       5  pin: u_eth/u_eth_tx/lt10_syn_84.fco
net (fo=1)                              0.000    f     7.060          net: u_eth/u_eth_tx/lt10_syn_71,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_85.fci
ADDER               x053y079z5          0.045    f     7.105       6  pin: u_eth/u_eth_tx/lt10_syn_85.fco
net (fo=1)                              0.000    f     7.105          net: u_eth/u_eth_tx/lt10_syn_72,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_86.fci
ADDER               x053y079z6          0.045    f     7.150       7  pin: u_eth/u_eth_tx/lt10_syn_86.fco
net (fo=1)                              0.000    f     7.150          net: u_eth/u_eth_tx/lt10_syn_73,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_87.fci
ADDER               x053y079z7          0.203    r     7.353       8  pin: u_eth/u_eth_tx/lt10_syn_87.ofb
net (fo=2)                              0.215    f     7.568          net: u_eth/u_eth_tx/cnt[4]_syn_10[7],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_114.ie
ADDER               x053y078z3          0.274    r     7.842       9  pin: u_eth/u_eth_tx/sub17_syn_114.fco_f
net (fo=1)                              0.082    f     7.924          net: u_eth/u_eth_tx/sub17_syn_130,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_115.fci_f
ADDER               x053y078z4          0.045    f     7.969      10  pin: u_eth/u_eth_tx/sub17_syn_115.fco
net (fo=1)                              0.000    f     7.969          net: u_eth/u_eth_tx/sub17_syn_99,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_116.fci
ADDER               x053y078z5          0.045    f     8.014      11  pin: u_eth/u_eth_tx/sub17_syn_116.fco
net (fo=1)                              0.000    f     8.014          net: u_eth/u_eth_tx/sub17_syn_100,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_117.fci
ADDER               x053y078z6          0.203    r     8.217      12  pin: u_eth/u_eth_tx/sub17_syn_117.ofb
net (fo=1)                              0.218    f     8.435          net: u_eth/u_eth_tx/crc_data_b83[17],  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_160.ie
LUT6                x054y078z6          0.141    r     8.576      13  pin: u_eth/u_eth_tx/mux83_syn_160.ofb
net (fo=1)                              0.337    f     8.913          net: u_eth/u_eth_tx/mux83_syn_80,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_159.ie
LUT5                x048y078z5          0.097    f     9.010      14  pin: u_eth/u_eth_tx/mux83_syn_159.ofb
net (fo=1)                              0.338    f     9.348          net: u_eth/u_eth_tx/mux83_syn_92,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_162.imf
LUT6                x047y080z3          0.089    r     9.437      15  pin: u_eth/u_eth_tx/mux83_syn_162.ofb
net (fo=1)                              0.410    f     9.847          net: u_eth/u_eth_tx/mux83_syn_114,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_136.imf
LUT6                x044y082z7          0.089    r     9.936      16  pin: u_eth/u_eth_tx/mux83_syn_136.ofb
net (fo=8)                              0.354    f    10.290          net: u_eth/u_eth_tx/mux83_syn_2[0],  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_36.ssr
reg                 x041y078z2          0.000    f    10.290               
--------------------------------------------------------------------  ---------------
Arrival                                               10.290               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_36.clk
capture edge                           14.000    r    14.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.235         13.765               
clock uncertainty                       0.000         13.765               
clock pessimism                         0.000         13.765               
--------------------------------------------------------------------  ---------------
Required                                              13.765               
--------------------------------------------------------------------  ---------------
Slack                                                  3.475               

Slack               : 3.481ns
Begin Point         : u_eth/u_eth_tx/add16_syn_102.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_tx/crc_data_reg_syn_30.ssr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : setup
Process             : slow
Budget              : 8.000ns
Data Path Delay     : 4.284ns (cell 1.892ns (44%), net 2.392ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 16 ( ADDER=12  LUT6=3  LUT5=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/u_eth_tx/add16_syn_102.clk
launch edge                             6.000    r     6.000               
--------------------------------------------------------------------  ---------------
clk2q               x049y084z0          0.181    f     6.181          pin: u_eth/u_eth_tx/add16_syn_102.oqb
net (fo=23)                             0.444    f     6.625          net: u_eth/u_eth_tx/cnt[4],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_80.id
ADDER               x053y079z0          0.255    f     6.880       1  pin: u_eth/u_eth_tx/lt10_syn_80.fco
net (fo=1)                              0.000    f     6.880          net: u_eth/u_eth_tx/lt10_syn_67,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_81.fci
ADDER               x053y079z1          0.045    f     6.925       2  pin: u_eth/u_eth_tx/lt10_syn_81.fco
net (fo=1)                              0.000    f     6.925          net: u_eth/u_eth_tx/lt10_syn_68,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_82.fci
ADDER               x053y079z2          0.045    f     6.970       3  pin: u_eth/u_eth_tx/lt10_syn_82.fco
net (fo=1)                              0.000    f     6.970          net: u_eth/u_eth_tx/lt10_syn_69,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_83.fci
ADDER               x053y079z3          0.045    f     7.015       4  pin: u_eth/u_eth_tx/lt10_syn_83.fco
net (fo=1)                              0.000    f     7.015          net: u_eth/u_eth_tx/lt10_syn_70,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_84.fci
ADDER               x053y079z4          0.045    f     7.060       5  pin: u_eth/u_eth_tx/lt10_syn_84.fco
net (fo=1)                              0.000    f     7.060          net: u_eth/u_eth_tx/lt10_syn_71,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_85.fci
ADDER               x053y079z5          0.045    f     7.105       6  pin: u_eth/u_eth_tx/lt10_syn_85.fco
net (fo=1)                              0.000    f     7.105          net: u_eth/u_eth_tx/lt10_syn_72,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_86.fci
ADDER               x053y079z6          0.045    f     7.150       7  pin: u_eth/u_eth_tx/lt10_syn_86.fco
net (fo=1)                              0.000    f     7.150          net: u_eth/u_eth_tx/lt10_syn_73,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_87.fci
ADDER               x053y079z7          0.203    r     7.353       8  pin: u_eth/u_eth_tx/lt10_syn_87.ofb
net (fo=2)                              0.215    f     7.568          net: u_eth/u_eth_tx/cnt[4]_syn_10[7],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_114.ie
ADDER               x053y078z3          0.274    r     7.842       9  pin: u_eth/u_eth_tx/sub17_syn_114.fco_f
net (fo=1)                              0.082    f     7.924          net: u_eth/u_eth_tx/sub17_syn_130,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_115.fci_f
ADDER               x053y078z4          0.045    f     7.969      10  pin: u_eth/u_eth_tx/sub17_syn_115.fco
net (fo=1)                              0.000    f     7.969          net: u_eth/u_eth_tx/sub17_syn_99,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_116.fci
ADDER               x053y078z5          0.045    f     8.014      11  pin: u_eth/u_eth_tx/sub17_syn_116.fco
net (fo=1)                              0.000    f     8.014          net: u_eth/u_eth_tx/sub17_syn_100,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_117.fci
ADDER               x053y078z6          0.203    r     8.217      12  pin: u_eth/u_eth_tx/sub17_syn_117.ofb
net (fo=1)                              0.218    f     8.435          net: u_eth/u_eth_tx/crc_data_b83[17],  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_160.ie
LUT6                x054y078z6          0.141    r     8.576      13  pin: u_eth/u_eth_tx/mux83_syn_160.ofb
net (fo=1)                              0.337    f     8.913          net: u_eth/u_eth_tx/mux83_syn_80,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_159.ie
LUT5                x048y078z5          0.097    f     9.010      14  pin: u_eth/u_eth_tx/mux83_syn_159.ofb
net (fo=1)                              0.338    f     9.348          net: u_eth/u_eth_tx/mux83_syn_92,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_162.imf
LUT6                x047y080z3          0.089    r     9.437      15  pin: u_eth/u_eth_tx/mux83_syn_162.ofb
net (fo=1)                              0.410    f     9.847          net: u_eth/u_eth_tx/mux83_syn_114,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_136.imf
LUT6                x044y082z7          0.089    r     9.936      16  pin: u_eth/u_eth_tx/mux83_syn_136.ofb
net (fo=8)                              0.348    f    10.284          net: u_eth/u_eth_tx/mux83_syn_2[0],  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_30.ssr
reg                 x042y077z6          0.000    f    10.284               
--------------------------------------------------------------------  ---------------
Arrival                                               10.284               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_30.clk
capture edge                           14.000    r    14.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.235         13.765               
clock uncertainty                       0.000         13.765               
clock pessimism                         0.000         13.765               
--------------------------------------------------------------------  ---------------
Required                                              13.765               
--------------------------------------------------------------------  ---------------
Slack                                                  3.481               

Slack               : 3.481ns
Begin Point         : u_eth/u_eth_tx/add16_syn_102.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_tx/crc_data_reg_syn_38.ssr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : setup
Process             : slow
Budget              : 8.000ns
Data Path Delay     : 4.284ns (cell 1.892ns (44%), net 2.392ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 16 ( ADDER=12  LUT6=3  LUT5=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/u_eth_tx/add16_syn_102.clk
launch edge                             6.000    r     6.000               
--------------------------------------------------------------------  ---------------
clk2q               x049y084z0          0.181    f     6.181          pin: u_eth/u_eth_tx/add16_syn_102.oqb
net (fo=23)                             0.444    f     6.625          net: u_eth/u_eth_tx/cnt[4],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_80.id
ADDER               x053y079z0          0.255    f     6.880       1  pin: u_eth/u_eth_tx/lt10_syn_80.fco
net (fo=1)                              0.000    f     6.880          net: u_eth/u_eth_tx/lt10_syn_67,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_81.fci
ADDER               x053y079z1          0.045    f     6.925       2  pin: u_eth/u_eth_tx/lt10_syn_81.fco
net (fo=1)                              0.000    f     6.925          net: u_eth/u_eth_tx/lt10_syn_68,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_82.fci
ADDER               x053y079z2          0.045    f     6.970       3  pin: u_eth/u_eth_tx/lt10_syn_82.fco
net (fo=1)                              0.000    f     6.970          net: u_eth/u_eth_tx/lt10_syn_69,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_83.fci
ADDER               x053y079z3          0.045    f     7.015       4  pin: u_eth/u_eth_tx/lt10_syn_83.fco
net (fo=1)                              0.000    f     7.015          net: u_eth/u_eth_tx/lt10_syn_70,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_84.fci
ADDER               x053y079z4          0.045    f     7.060       5  pin: u_eth/u_eth_tx/lt10_syn_84.fco
net (fo=1)                              0.000    f     7.060          net: u_eth/u_eth_tx/lt10_syn_71,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_85.fci
ADDER               x053y079z5          0.045    f     7.105       6  pin: u_eth/u_eth_tx/lt10_syn_85.fco
net (fo=1)                              0.000    f     7.105          net: u_eth/u_eth_tx/lt10_syn_72,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_86.fci
ADDER               x053y079z6          0.045    f     7.150       7  pin: u_eth/u_eth_tx/lt10_syn_86.fco
net (fo=1)                              0.000    f     7.150          net: u_eth/u_eth_tx/lt10_syn_73,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_87.fci
ADDER               x053y079z7          0.203    r     7.353       8  pin: u_eth/u_eth_tx/lt10_syn_87.ofb
net (fo=2)                              0.215    f     7.568          net: u_eth/u_eth_tx/cnt[4]_syn_10[7],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_114.ie
ADDER               x053y078z3          0.274    r     7.842       9  pin: u_eth/u_eth_tx/sub17_syn_114.fco_f
net (fo=1)                              0.082    f     7.924          net: u_eth/u_eth_tx/sub17_syn_130,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_115.fci_f
ADDER               x053y078z4          0.045    f     7.969      10  pin: u_eth/u_eth_tx/sub17_syn_115.fco
net (fo=1)                              0.000    f     7.969          net: u_eth/u_eth_tx/sub17_syn_99,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_116.fci
ADDER               x053y078z5          0.045    f     8.014      11  pin: u_eth/u_eth_tx/sub17_syn_116.fco
net (fo=1)                              0.000    f     8.014          net: u_eth/u_eth_tx/sub17_syn_100,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_117.fci
ADDER               x053y078z6          0.203    r     8.217      12  pin: u_eth/u_eth_tx/sub17_syn_117.ofb
net (fo=1)                              0.218    f     8.435          net: u_eth/u_eth_tx/crc_data_b83[17],  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_160.ie
LUT6                x054y078z6          0.141    r     8.576      13  pin: u_eth/u_eth_tx/mux83_syn_160.ofb
net (fo=1)                              0.337    f     8.913          net: u_eth/u_eth_tx/mux83_syn_80,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_159.ie
LUT5                x048y078z5          0.097    f     9.010      14  pin: u_eth/u_eth_tx/mux83_syn_159.ofb
net (fo=1)                              0.338    f     9.348          net: u_eth/u_eth_tx/mux83_syn_92,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_162.imf
LUT6                x047y080z3          0.089    r     9.437      15  pin: u_eth/u_eth_tx/mux83_syn_162.ofb
net (fo=1)                              0.410    f     9.847          net: u_eth/u_eth_tx/mux83_syn_114,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_136.imf
LUT6                x044y082z7          0.089    r     9.936      16  pin: u_eth/u_eth_tx/mux83_syn_136.ofb
net (fo=8)                              0.348    f    10.284          net: u_eth/u_eth_tx/mux83_syn_2[0],  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_38.ssr
reg                 x042y077z4          0.000    f    10.284               
--------------------------------------------------------------------  ---------------
Arrival                                               10.284               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_38.clk
capture edge                           14.000    r    14.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.235         13.765               
clock uncertainty                       0.000         13.765               
clock pessimism                         0.000         13.765               
--------------------------------------------------------------------  ---------------
Required                                              13.765               
--------------------------------------------------------------------  ---------------
Slack                                                  3.481               

Slack               : 3.481ns
Begin Point         : u_eth/u_eth_tx/add16_syn_102.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_tx/crc_data_reg_syn_40.ssr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : setup
Process             : slow
Budget              : 8.000ns
Data Path Delay     : 4.284ns (cell 1.892ns (44%), net 2.392ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 16 ( ADDER=12  LUT6=3  LUT5=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/u_eth_tx/add16_syn_102.clk
launch edge                             6.000    r     6.000               
--------------------------------------------------------------------  ---------------
clk2q               x049y084z0          0.181    f     6.181          pin: u_eth/u_eth_tx/add16_syn_102.oqb
net (fo=23)                             0.444    f     6.625          net: u_eth/u_eth_tx/cnt[4],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_80.id
ADDER               x053y079z0          0.255    f     6.880       1  pin: u_eth/u_eth_tx/lt10_syn_80.fco
net (fo=1)                              0.000    f     6.880          net: u_eth/u_eth_tx/lt10_syn_67,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_81.fci
ADDER               x053y079z1          0.045    f     6.925       2  pin: u_eth/u_eth_tx/lt10_syn_81.fco
net (fo=1)                              0.000    f     6.925          net: u_eth/u_eth_tx/lt10_syn_68,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_82.fci
ADDER               x053y079z2          0.045    f     6.970       3  pin: u_eth/u_eth_tx/lt10_syn_82.fco
net (fo=1)                              0.000    f     6.970          net: u_eth/u_eth_tx/lt10_syn_69,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_83.fci
ADDER               x053y079z3          0.045    f     7.015       4  pin: u_eth/u_eth_tx/lt10_syn_83.fco
net (fo=1)                              0.000    f     7.015          net: u_eth/u_eth_tx/lt10_syn_70,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_84.fci
ADDER               x053y079z4          0.045    f     7.060       5  pin: u_eth/u_eth_tx/lt10_syn_84.fco
net (fo=1)                              0.000    f     7.060          net: u_eth/u_eth_tx/lt10_syn_71,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_85.fci
ADDER               x053y079z5          0.045    f     7.105       6  pin: u_eth/u_eth_tx/lt10_syn_85.fco
net (fo=1)                              0.000    f     7.105          net: u_eth/u_eth_tx/lt10_syn_72,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_86.fci
ADDER               x053y079z6          0.045    f     7.150       7  pin: u_eth/u_eth_tx/lt10_syn_86.fco
net (fo=1)                              0.000    f     7.150          net: u_eth/u_eth_tx/lt10_syn_73,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_87.fci
ADDER               x053y079z7          0.203    r     7.353       8  pin: u_eth/u_eth_tx/lt10_syn_87.ofb
net (fo=2)                              0.215    f     7.568          net: u_eth/u_eth_tx/cnt[4]_syn_10[7],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_114.ie
ADDER               x053y078z3          0.274    r     7.842       9  pin: u_eth/u_eth_tx/sub17_syn_114.fco_f
net (fo=1)                              0.082    f     7.924          net: u_eth/u_eth_tx/sub17_syn_130,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_115.fci_f
ADDER               x053y078z4          0.045    f     7.969      10  pin: u_eth/u_eth_tx/sub17_syn_115.fco
net (fo=1)                              0.000    f     7.969          net: u_eth/u_eth_tx/sub17_syn_99,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_116.fci
ADDER               x053y078z5          0.045    f     8.014      11  pin: u_eth/u_eth_tx/sub17_syn_116.fco
net (fo=1)                              0.000    f     8.014          net: u_eth/u_eth_tx/sub17_syn_100,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_117.fci
ADDER               x053y078z6          0.203    r     8.217      12  pin: u_eth/u_eth_tx/sub17_syn_117.ofb
net (fo=1)                              0.218    f     8.435          net: u_eth/u_eth_tx/crc_data_b83[17],  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_160.ie
LUT6                x054y078z6          0.141    r     8.576      13  pin: u_eth/u_eth_tx/mux83_syn_160.ofb
net (fo=1)                              0.337    f     8.913          net: u_eth/u_eth_tx/mux83_syn_80,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_159.ie
LUT5                x048y078z5          0.097    f     9.010      14  pin: u_eth/u_eth_tx/mux83_syn_159.ofb
net (fo=1)                              0.338    f     9.348          net: u_eth/u_eth_tx/mux83_syn_92,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_162.imf
LUT6                x047y080z3          0.089    r     9.437      15  pin: u_eth/u_eth_tx/mux83_syn_162.ofb
net (fo=1)                              0.410    f     9.847          net: u_eth/u_eth_tx/mux83_syn_114,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_136.imf
LUT6                x044y082z7          0.089    r     9.936      16  pin: u_eth/u_eth_tx/mux83_syn_136.ofb
net (fo=8)                              0.348    f    10.284          net: u_eth/u_eth_tx/mux83_syn_2[0],  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_40.ssr
reg                 x042y077z5          0.000    f    10.284               
--------------------------------------------------------------------  ---------------
Arrival                                               10.284               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_40.clk
capture edge                           14.000    r    14.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.235         13.765               
clock uncertainty                       0.000         13.765               
clock pessimism                         0.000         13.765               
--------------------------------------------------------------------  ---------------
Required                                              13.765               
--------------------------------------------------------------------  ---------------
Slack                                                  3.481               

Slack               : 3.492ns
Begin Point         : u_eth/u_eth_tx/add16_syn_102.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_tx/crc_data_reg_syn_26.ssr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : setup
Process             : slow
Budget              : 8.000ns
Data Path Delay     : 4.273ns (cell 1.892ns (44%), net 2.381ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 16 ( ADDER=12  LUT6=3  LUT5=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/u_eth_tx/add16_syn_102.clk
launch edge                             6.000    r     6.000               
--------------------------------------------------------------------  ---------------
clk2q               x049y084z0          0.181    f     6.181          pin: u_eth/u_eth_tx/add16_syn_102.oqb
net (fo=23)                             0.444    f     6.625          net: u_eth/u_eth_tx/cnt[4],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_80.id
ADDER               x053y079z0          0.255    f     6.880       1  pin: u_eth/u_eth_tx/lt10_syn_80.fco
net (fo=1)                              0.000    f     6.880          net: u_eth/u_eth_tx/lt10_syn_67,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_81.fci
ADDER               x053y079z1          0.045    f     6.925       2  pin: u_eth/u_eth_tx/lt10_syn_81.fco
net (fo=1)                              0.000    f     6.925          net: u_eth/u_eth_tx/lt10_syn_68,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_82.fci
ADDER               x053y079z2          0.045    f     6.970       3  pin: u_eth/u_eth_tx/lt10_syn_82.fco
net (fo=1)                              0.000    f     6.970          net: u_eth/u_eth_tx/lt10_syn_69,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_83.fci
ADDER               x053y079z3          0.045    f     7.015       4  pin: u_eth/u_eth_tx/lt10_syn_83.fco
net (fo=1)                              0.000    f     7.015          net: u_eth/u_eth_tx/lt10_syn_70,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_84.fci
ADDER               x053y079z4          0.045    f     7.060       5  pin: u_eth/u_eth_tx/lt10_syn_84.fco
net (fo=1)                              0.000    f     7.060          net: u_eth/u_eth_tx/lt10_syn_71,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_85.fci
ADDER               x053y079z5          0.045    f     7.105       6  pin: u_eth/u_eth_tx/lt10_syn_85.fco
net (fo=1)                              0.000    f     7.105          net: u_eth/u_eth_tx/lt10_syn_72,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_86.fci
ADDER               x053y079z6          0.045    f     7.150       7  pin: u_eth/u_eth_tx/lt10_syn_86.fco
net (fo=1)                              0.000    f     7.150          net: u_eth/u_eth_tx/lt10_syn_73,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_87.fci
ADDER               x053y079z7          0.203    r     7.353       8  pin: u_eth/u_eth_tx/lt10_syn_87.ofb
net (fo=2)                              0.215    f     7.568          net: u_eth/u_eth_tx/cnt[4]_syn_10[7],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_114.ie
ADDER               x053y078z3          0.274    r     7.842       9  pin: u_eth/u_eth_tx/sub17_syn_114.fco_f
net (fo=1)                              0.082    f     7.924          net: u_eth/u_eth_tx/sub17_syn_130,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_115.fci_f
ADDER               x053y078z4          0.045    f     7.969      10  pin: u_eth/u_eth_tx/sub17_syn_115.fco
net (fo=1)                              0.000    f     7.969          net: u_eth/u_eth_tx/sub17_syn_99,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_116.fci
ADDER               x053y078z5          0.045    f     8.014      11  pin: u_eth/u_eth_tx/sub17_syn_116.fco
net (fo=1)                              0.000    f     8.014          net: u_eth/u_eth_tx/sub17_syn_100,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_117.fci
ADDER               x053y078z6          0.203    r     8.217      12  pin: u_eth/u_eth_tx/sub17_syn_117.ofb
net (fo=1)                              0.218    f     8.435          net: u_eth/u_eth_tx/crc_data_b83[17],  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_160.ie
LUT6                x054y078z6          0.141    r     8.576      13  pin: u_eth/u_eth_tx/mux83_syn_160.ofb
net (fo=1)                              0.337    f     8.913          net: u_eth/u_eth_tx/mux83_syn_80,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_159.ie
LUT5                x048y078z5          0.097    f     9.010      14  pin: u_eth/u_eth_tx/mux83_syn_159.ofb
net (fo=1)                              0.338    f     9.348          net: u_eth/u_eth_tx/mux83_syn_92,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_162.imf
LUT6                x047y080z3          0.089    r     9.437      15  pin: u_eth/u_eth_tx/mux83_syn_162.ofb
net (fo=1)                              0.410    f     9.847          net: u_eth/u_eth_tx/mux83_syn_114,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_136.imf
LUT6                x044y082z7          0.089    r     9.936      16  pin: u_eth/u_eth_tx/mux83_syn_136.ofb
net (fo=8)                              0.337    f    10.273          net: u_eth/u_eth_tx/mux83_syn_2[0],  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_26.ssr
reg                 x042y078z6          0.000    f    10.273               
--------------------------------------------------------------------  ---------------
Arrival                                               10.273               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_26.clk
capture edge                           14.000    r    14.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.235         13.765               
clock uncertainty                       0.000         13.765               
clock pessimism                         0.000         13.765               
--------------------------------------------------------------------  ---------------
Required                                              13.765               
--------------------------------------------------------------------  ---------------
Slack                                                  3.492               

Slack               : 3.500ns
Begin Point         : u_eth/u_eth_tx/add16_syn_102.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_tx/crc_data_reg_syn_32.ssr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : setup
Process             : slow
Budget              : 8.000ns
Data Path Delay     : 4.265ns (cell 1.892ns (44%), net 2.373ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 16 ( ADDER=12  LUT6=3  LUT5=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/u_eth_tx/add16_syn_102.clk
launch edge                             6.000    r     6.000               
--------------------------------------------------------------------  ---------------
clk2q               x049y084z0          0.181    f     6.181          pin: u_eth/u_eth_tx/add16_syn_102.oqb
net (fo=23)                             0.444    f     6.625          net: u_eth/u_eth_tx/cnt[4],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_80.id
ADDER               x053y079z0          0.255    f     6.880       1  pin: u_eth/u_eth_tx/lt10_syn_80.fco
net (fo=1)                              0.000    f     6.880          net: u_eth/u_eth_tx/lt10_syn_67,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_81.fci
ADDER               x053y079z1          0.045    f     6.925       2  pin: u_eth/u_eth_tx/lt10_syn_81.fco
net (fo=1)                              0.000    f     6.925          net: u_eth/u_eth_tx/lt10_syn_68,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_82.fci
ADDER               x053y079z2          0.045    f     6.970       3  pin: u_eth/u_eth_tx/lt10_syn_82.fco
net (fo=1)                              0.000    f     6.970          net: u_eth/u_eth_tx/lt10_syn_69,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_83.fci
ADDER               x053y079z3          0.045    f     7.015       4  pin: u_eth/u_eth_tx/lt10_syn_83.fco
net (fo=1)                              0.000    f     7.015          net: u_eth/u_eth_tx/lt10_syn_70,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_84.fci
ADDER               x053y079z4          0.045    f     7.060       5  pin: u_eth/u_eth_tx/lt10_syn_84.fco
net (fo=1)                              0.000    f     7.060          net: u_eth/u_eth_tx/lt10_syn_71,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_85.fci
ADDER               x053y079z5          0.045    f     7.105       6  pin: u_eth/u_eth_tx/lt10_syn_85.fco
net (fo=1)                              0.000    f     7.105          net: u_eth/u_eth_tx/lt10_syn_72,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_86.fci
ADDER               x053y079z6          0.045    f     7.150       7  pin: u_eth/u_eth_tx/lt10_syn_86.fco
net (fo=1)                              0.000    f     7.150          net: u_eth/u_eth_tx/lt10_syn_73,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_87.fci
ADDER               x053y079z7          0.203    r     7.353       8  pin: u_eth/u_eth_tx/lt10_syn_87.ofb
net (fo=2)                              0.215    f     7.568          net: u_eth/u_eth_tx/cnt[4]_syn_10[7],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_114.ie
ADDER               x053y078z3          0.274    r     7.842       9  pin: u_eth/u_eth_tx/sub17_syn_114.fco_f
net (fo=1)                              0.082    f     7.924          net: u_eth/u_eth_tx/sub17_syn_130,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_115.fci_f
ADDER               x053y078z4          0.045    f     7.969      10  pin: u_eth/u_eth_tx/sub17_syn_115.fco
net (fo=1)                              0.000    f     7.969          net: u_eth/u_eth_tx/sub17_syn_99,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_116.fci
ADDER               x053y078z5          0.045    f     8.014      11  pin: u_eth/u_eth_tx/sub17_syn_116.fco
net (fo=1)                              0.000    f     8.014          net: u_eth/u_eth_tx/sub17_syn_100,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_117.fci
ADDER               x053y078z6          0.203    r     8.217      12  pin: u_eth/u_eth_tx/sub17_syn_117.ofb
net (fo=1)                              0.218    f     8.435          net: u_eth/u_eth_tx/crc_data_b83[17],  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_160.ie
LUT6                x054y078z6          0.141    r     8.576      13  pin: u_eth/u_eth_tx/mux83_syn_160.ofb
net (fo=1)                              0.337    f     8.913          net: u_eth/u_eth_tx/mux83_syn_80,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_159.ie
LUT5                x048y078z5          0.097    f     9.010      14  pin: u_eth/u_eth_tx/mux83_syn_159.ofb
net (fo=1)                              0.338    f     9.348          net: u_eth/u_eth_tx/mux83_syn_92,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_162.imf
LUT6                x047y080z3          0.089    r     9.437      15  pin: u_eth/u_eth_tx/mux83_syn_162.ofb
net (fo=1)                              0.410    f     9.847          net: u_eth/u_eth_tx/mux83_syn_114,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_136.imf
LUT6                x044y082z7          0.089    r     9.936      16  pin: u_eth/u_eth_tx/mux83_syn_136.ofb
net (fo=8)                              0.329    f    10.265          net: u_eth/u_eth_tx/mux83_syn_2[0],  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_32.ssr
reg                 x043y079z3          0.000    f    10.265               
--------------------------------------------------------------------  ---------------
Arrival                                               10.265               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_32.clk
capture edge                           14.000    r    14.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.235         13.765               
clock uncertainty                       0.000         13.765               
clock pessimism                         0.000         13.765               
--------------------------------------------------------------------  ---------------
Required                                              13.765               
--------------------------------------------------------------------  ---------------
Slack                                                  3.500               

Slack               : 4.010ns
Begin Point         : u_eth/u_eth_rx/cnt_num_reg_syn_66.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_rx/src_mac_reg_syn_147.cea (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : setup
Process             : slow
Budget              : 8.000ns
Data Path Delay     : 3.922ns (cell 1.420ns (36%), net 2.502ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 15 ( ADDER=11  LUT3=3  LUT6=1 )
Max Fanout          : 28
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/u_eth_rx/cnt_num_reg_syn_66.clk
launch edge                             6.000    r     6.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y081z2          0.175    r     6.175          pin: u_eth/u_eth_rx/cnt_num_reg_syn_66.oqa
net (fo=1)                              0.317    f     6.492          net: u_eth/u_eth_rx/cnt_num[6],  ../../../eth_src/eth_rx.v(50)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_108.id
ADDER               x023y081z6          0.366    f     6.858       1  pin: u_eth/u_eth_rx/sub2_syn_108.fco_f
net (fo=1)                              0.000    f     6.858          net: u_eth/u_eth_rx/sub2_syn_125,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_109.fci_f
ADDER               x023y081z7          0.000    f     6.858       2  pin: u_eth/u_eth_rx/sub2_syn_109.fco_f
net (fo=1)                              0.082    f     6.940          net: u_eth/u_eth_rx/sub2_syn_126,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_110.fci_f
ADDER               x023y082z0          0.000    f     6.940       3  pin: u_eth/u_eth_rx/sub2_syn_110.fco_f
net (fo=1)                              0.000    f     6.940          net: u_eth/u_eth_rx/sub2_syn_127,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_111.fci_f
ADDER               x023y082z1          0.000    f     6.940       4  pin: u_eth/u_eth_rx/sub2_syn_111.fco_f
net (fo=1)                              0.000    f     6.940          net: u_eth/u_eth_rx/sub2_syn_128,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_112.fci_f
ADDER               x023y082z2          0.000    f     6.940       5  pin: u_eth/u_eth_rx/sub2_syn_112.fco_f
net (fo=1)                              0.000    f     6.940          net: u_eth/u_eth_rx/sub2_syn_129,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_113.fci_f
ADDER               x023y082z3          0.000    f     6.940       6  pin: u_eth/u_eth_rx/sub2_syn_113.fco_f
net (fo=1)                              0.082    f     7.022          net: u_eth/u_eth_rx/sub2_syn_130,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_114.fci_f
ADDER               x023y082z4          0.000    f     7.022       7  pin: u_eth/u_eth_rx/sub2_syn_114.fco_f
net (fo=1)                              0.000    f     7.022          net: u_eth/u_eth_rx/sub2_syn_131,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_115.fci_f
ADDER               x023y082z5          0.000    f     7.022       8  pin: u_eth/u_eth_rx/sub2_syn_115.fco_f
net (fo=1)                              0.000    f     7.022          net: u_eth/u_eth_rx/sub2_syn_132,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_116.fci_f
ADDER               x023y082z6          0.000    f     7.022       9  pin: u_eth/u_eth_rx/sub2_syn_116.fco_f
net (fo=1)                              0.000    f     7.022          net: u_eth/u_eth_rx/sub2_syn_133,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_117.fci_f
ADDER               x023y082z7          0.000    f     7.022      10  pin: u_eth/u_eth_rx/sub2_syn_117.fco_f
net (fo=1)                              0.082    f     7.104          net: u_eth/u_eth_rx/sub2_syn_134,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_118.fci_f
ADDER               x023y083z0          0.203    r     7.307      11  pin: u_eth/u_eth_rx/sub2_syn_118.ofb
net (fo=1)                              0.417    f     7.724          net: u_eth/u_eth_rx/end_cnt_b[16],  NOFILE(0)
                                                                      pin: u_eth/u_eth_rx/sel14_syn_589.imf
LUT6                x020y081z6          0.089    r     7.813      12  pin: u_eth/u_eth_rx/sel14_syn_589.ofb
net (fo=1)                              0.334    f     8.147          net: u_eth/u_eth_rx/sel14_syn_565,  ../../../eth_src/eth_rx.v(78)
                                                                      pin: u_eth/u_eth_rx/sel14_syn_588.ic
LUT3                x023y080z5          0.150    f     8.297      13  pin: u_eth/u_eth_rx/sel14_syn_588.ofb
net (fo=28)                             0.435    f     8.732          net: u_eth/u_eth_rx/sel14_syn_571,  ../../../eth_src/eth_rx.v(78)
                                                                      pin: u_eth/u_eth_rx/rx_done_reg_syn_4.ic
LUT3                x031y080z2          0.150    f     8.882      14  pin: u_eth/u_eth_rx/rx_done_reg_syn_4.ofb
net (fo=4)                              0.318    f     9.200          net: u_eth/u_eth_rx/arp_rx_type_n5,  NOFILE(0)
                                                                      pin: u_eth/u_eth_ctrl/icmp_fifo_wdata_reg_syn_27.ic
LUT3                x031y077z2          0.287    f     9.487      15  pin: u_eth/u_eth_ctrl/icmp_fifo_wdata_reg_syn_27.ofa
net (fo=25)                             0.435    f     9.922          net: u_eth/u_eth_rx/arp_rx_type_i1_syn_2,  ../../../eth_src/eth_rx.v(389)
                                                                      pin: u_eth/u_eth_rx/src_mac_reg_syn_147.cea
reg                 x039y077z4          0.000    f     9.922               
--------------------------------------------------------------------  ---------------
Arrival                                                9.922               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/u_eth_rx/src_mac_reg_syn_147.clk
capture edge                           14.000    r    14.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         13.932               
clock uncertainty                       0.000         13.932               
clock pessimism                         0.000         13.932               
--------------------------------------------------------------------  ---------------
Required                                              13.932               
--------------------------------------------------------------------  ---------------
Slack                                                  4.010               

Slack               : 4.010ns
Begin Point         : u_eth/u_eth_rx/cnt_num_reg_syn_66.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_rx/src_mac_reg_syn_147.ceb (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : setup
Process             : slow
Budget              : 8.000ns
Data Path Delay     : 3.922ns (cell 1.420ns (36%), net 2.502ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 15 ( ADDER=11  LUT3=3  LUT6=1 )
Max Fanout          : 28
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/u_eth_rx/cnt_num_reg_syn_66.clk
launch edge                             6.000    r     6.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y081z2          0.175    r     6.175          pin: u_eth/u_eth_rx/cnt_num_reg_syn_66.oqa
net (fo=1)                              0.317    f     6.492          net: u_eth/u_eth_rx/cnt_num[6],  ../../../eth_src/eth_rx.v(50)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_108.id
ADDER               x023y081z6          0.366    f     6.858       1  pin: u_eth/u_eth_rx/sub2_syn_108.fco_f
net (fo=1)                              0.000    f     6.858          net: u_eth/u_eth_rx/sub2_syn_125,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_109.fci_f
ADDER               x023y081z7          0.000    f     6.858       2  pin: u_eth/u_eth_rx/sub2_syn_109.fco_f
net (fo=1)                              0.082    f     6.940          net: u_eth/u_eth_rx/sub2_syn_126,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_110.fci_f
ADDER               x023y082z0          0.000    f     6.940       3  pin: u_eth/u_eth_rx/sub2_syn_110.fco_f
net (fo=1)                              0.000    f     6.940          net: u_eth/u_eth_rx/sub2_syn_127,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_111.fci_f
ADDER               x023y082z1          0.000    f     6.940       4  pin: u_eth/u_eth_rx/sub2_syn_111.fco_f
net (fo=1)                              0.000    f     6.940          net: u_eth/u_eth_rx/sub2_syn_128,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_112.fci_f
ADDER               x023y082z2          0.000    f     6.940       5  pin: u_eth/u_eth_rx/sub2_syn_112.fco_f
net (fo=1)                              0.000    f     6.940          net: u_eth/u_eth_rx/sub2_syn_129,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_113.fci_f
ADDER               x023y082z3          0.000    f     6.940       6  pin: u_eth/u_eth_rx/sub2_syn_113.fco_f
net (fo=1)                              0.082    f     7.022          net: u_eth/u_eth_rx/sub2_syn_130,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_114.fci_f
ADDER               x023y082z4          0.000    f     7.022       7  pin: u_eth/u_eth_rx/sub2_syn_114.fco_f
net (fo=1)                              0.000    f     7.022          net: u_eth/u_eth_rx/sub2_syn_131,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_115.fci_f
ADDER               x023y082z5          0.000    f     7.022       8  pin: u_eth/u_eth_rx/sub2_syn_115.fco_f
net (fo=1)                              0.000    f     7.022          net: u_eth/u_eth_rx/sub2_syn_132,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_116.fci_f
ADDER               x023y082z6          0.000    f     7.022       9  pin: u_eth/u_eth_rx/sub2_syn_116.fco_f
net (fo=1)                              0.000    f     7.022          net: u_eth/u_eth_rx/sub2_syn_133,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_117.fci_f
ADDER               x023y082z7          0.000    f     7.022      10  pin: u_eth/u_eth_rx/sub2_syn_117.fco_f
net (fo=1)                              0.082    f     7.104          net: u_eth/u_eth_rx/sub2_syn_134,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_118.fci_f
ADDER               x023y083z0          0.203    r     7.307      11  pin: u_eth/u_eth_rx/sub2_syn_118.ofb
net (fo=1)                              0.417    f     7.724          net: u_eth/u_eth_rx/end_cnt_b[16],  NOFILE(0)
                                                                      pin: u_eth/u_eth_rx/sel14_syn_589.imf
LUT6                x020y081z6          0.089    r     7.813      12  pin: u_eth/u_eth_rx/sel14_syn_589.ofb
net (fo=1)                              0.334    f     8.147          net: u_eth/u_eth_rx/sel14_syn_565,  ../../../eth_src/eth_rx.v(78)
                                                                      pin: u_eth/u_eth_rx/sel14_syn_588.ic
LUT3                x023y080z5          0.150    f     8.297      13  pin: u_eth/u_eth_rx/sel14_syn_588.ofb
net (fo=28)                             0.435    f     8.732          net: u_eth/u_eth_rx/sel14_syn_571,  ../../../eth_src/eth_rx.v(78)
                                                                      pin: u_eth/u_eth_rx/rx_done_reg_syn_4.ic
LUT3                x031y080z2          0.150    f     8.882      14  pin: u_eth/u_eth_rx/rx_done_reg_syn_4.ofb
net (fo=4)                              0.318    f     9.200          net: u_eth/u_eth_rx/arp_rx_type_n5,  NOFILE(0)
                                                                      pin: u_eth/u_eth_ctrl/icmp_fifo_wdata_reg_syn_27.ic
LUT3                x031y077z2          0.287    f     9.487      15  pin: u_eth/u_eth_ctrl/icmp_fifo_wdata_reg_syn_27.ofa
net (fo=25)                             0.435    f     9.922          net: u_eth/u_eth_rx/arp_rx_type_i1_syn_2,  ../../../eth_src/eth_rx.v(389)
                                                                      pin: u_eth/u_eth_rx/src_mac_reg_syn_147.ceb
reg                 x039y077z4          0.000    f     9.922               
--------------------------------------------------------------------  ---------------
Arrival                                                9.922               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/u_eth_rx/src_mac_reg_syn_147.clk
capture edge                           14.000    r    14.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         13.932               
clock uncertainty                       0.000         13.932               
clock pessimism                         0.000         13.932               
--------------------------------------------------------------------  ---------------
Required                                              13.932               
--------------------------------------------------------------------  ---------------
Slack                                                  4.010               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.045ns
Begin Point         : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/ctrl_state_c_reg_syn_12.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_57.asr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : removal
Process             : slow
Budget              : 0.000ns
Data Path Delay     : 0.226ns (cell 0.169ns (74%), net 0.057ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 53
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/ctrl_state_c_reg_syn_12.clk
launch edge                             6.000    r     6.000               
--------------------------------------------------------------------  ---------------
clk2q               x032y038z1          0.169    f     6.169          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/ctrl_state_c_reg_syn_12.oqa
net (fo=53)                             0.057    f     6.226          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/ctrl_state_c[2],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_57.asr
reg                 x032y038z6          0.000    f     6.226               
--------------------------------------------------------------------  ---------------
Arrival                                                6.226               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_57.clk
capture edge                            6.000    r     6.000               
--------------------------------------------------------------------  ---------------
removal                                 0.181          6.181               
clock uncertainty                       0.000          6.181               
clock pessimism                         0.000          6.181               
--------------------------------------------------------------------  ---------------
Required                                               6.181               
--------------------------------------------------------------------  ---------------
Slack                                                  0.045               

Slack               : 0.045ns
Begin Point         : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/ctrl_state_c_reg_syn_12.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_68.asr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : removal
Process             : slow
Budget              : 0.000ns
Data Path Delay     : 0.226ns (cell 0.169ns (74%), net 0.057ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 53
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/ctrl_state_c_reg_syn_12.clk
launch edge                             6.000    r     6.000               
--------------------------------------------------------------------  ---------------
clk2q               x032y038z1          0.169    f     6.169          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/ctrl_state_c_reg_syn_12.oqa
net (fo=53)                             0.057    f     6.226          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/ctrl_state_c[2],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_68.asr
reg                 x032y038z7          0.000    f     6.226               
--------------------------------------------------------------------  ---------------
Arrival                                                6.226               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_68.clk
capture edge                            6.000    r     6.000               
--------------------------------------------------------------------  ---------------
removal                                 0.181          6.181               
clock uncertainty                       0.000          6.181               
clock pessimism                         0.000          6.181               
--------------------------------------------------------------------  ---------------
Required                                               6.181               
--------------------------------------------------------------------  ---------------
Slack                                                  0.045               

Slack               : 0.045ns
Begin Point         : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/ctrl_state_c_reg_syn_12.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_71.asr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : removal
Process             : slow
Budget              : 0.000ns
Data Path Delay     : 0.226ns (cell 0.169ns (74%), net 0.057ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 53
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/ctrl_state_c_reg_syn_12.clk
launch edge                             6.000    r     6.000               
--------------------------------------------------------------------  ---------------
clk2q               x032y038z1          0.169    f     6.169          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/ctrl_state_c_reg_syn_12.oqa
net (fo=53)                             0.057    f     6.226          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/ctrl_state_c[2],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_71.asr
reg                 x032y038z5          0.000    f     6.226               
--------------------------------------------------------------------  ---------------
Arrival                                                6.226               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_71.clk
capture edge                            6.000    r     6.000               
--------------------------------------------------------------------  ---------------
removal                                 0.181          6.181               
clock uncertainty                       0.000          6.181               
clock pessimism                         0.000          6.181               
--------------------------------------------------------------------  ---------------
Required                                               6.181               
--------------------------------------------------------------------  ---------------
Slack                                                  0.045               

Slack               : 0.101ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_12.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cnt_reg_syn_15.asr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : removal
Process             : slow
Budget              : 0.000ns
Data Path Delay     : 0.282ns (cell 0.169ns (59%), net 0.113ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 19
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_12.clk
launch edge                             6.000    r     6.000               
--------------------------------------------------------------------  ---------------
clk2q               x031y061z4          0.169    f     6.169          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_12.oqa
net (fo=19)                             0.113    f     6.282          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_rst_dup_3,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cnt_reg_syn_15.asr
reg                 x031y062z3          0.000    f     6.282               
--------------------------------------------------------------------  ---------------
Arrival                                                6.282               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cnt_reg_syn_15.clk
capture edge                            6.000    r     6.000               
--------------------------------------------------------------------  ---------------
removal                                 0.181          6.181               
clock uncertainty                       0.000          6.181               
clock pessimism                         0.000          6.181               
--------------------------------------------------------------------  ---------------
Required                                               6.181               
--------------------------------------------------------------------  ---------------
Slack                                                  0.101               

Slack               : 0.101ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_12.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cnt_reg_syn_18.asr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : removal
Process             : slow
Budget              : 0.000ns
Data Path Delay     : 0.282ns (cell 0.169ns (59%), net 0.113ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 19
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_12.clk
launch edge                             6.000    r     6.000               
--------------------------------------------------------------------  ---------------
clk2q               x031y061z4          0.169    f     6.169          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_12.oqa
net (fo=19)                             0.113    f     6.282          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_rst_dup_3,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cnt_reg_syn_18.asr
reg                 x031y062z2          0.000    f     6.282               
--------------------------------------------------------------------  ---------------
Arrival                                                6.282               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cnt_reg_syn_18.clk
capture edge                            6.000    r     6.000               
--------------------------------------------------------------------  ---------------
removal                                 0.181          6.181               
clock uncertainty                       0.000          6.181               
clock pessimism                         0.000          6.181               
--------------------------------------------------------------------  ---------------
Required                                               6.181               
--------------------------------------------------------------------  ---------------
Slack                                                  0.101               

Slack               : 0.105ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_12.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_bclk_reg_syn_6.asr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : removal
Process             : slow
Budget              : 0.000ns
Data Path Delay     : 0.286ns (cell 0.169ns (59%), net 0.117ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 19
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_12.clk
launch edge                             6.000    r     6.000               
--------------------------------------------------------------------  ---------------
clk2q               x031y061z4          0.169    f     6.169          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_12.oqa
net (fo=19)                             0.117    f     6.286          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_rst_dup_3,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_bclk_reg_syn_6.asr
reg                 x031y060z6          0.000    f     6.286               
--------------------------------------------------------------------  ---------------
Arrival                                                6.286               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_bclk_reg_syn_6.clk
capture edge                            6.000    r     6.000               
--------------------------------------------------------------------  ---------------
removal                                 0.181          6.181               
clock uncertainty                       0.000          6.181               
clock pessimism                         0.000          6.181               
--------------------------------------------------------------------  ---------------
Required                                               6.181               
--------------------------------------------------------------------  ---------------
Slack                                                  0.105               

Slack               : 0.106ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_12.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg_syn_207.asr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : removal
Process             : slow
Budget              : 0.000ns
Data Path Delay     : 0.287ns (cell 0.169ns (58%), net 0.118ns (42%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 19
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_12.clk
launch edge                             6.000    r     6.000               
--------------------------------------------------------------------  ---------------
clk2q               x031y061z4          0.169    f     6.169          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_12.oqa
net (fo=19)                             0.118    f     6.287          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_rst_dup_3,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg_syn_207.asr
reg                 x032y061z5          0.000    f     6.287               
--------------------------------------------------------------------  ---------------
Arrival                                                6.287               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg_syn_207.clk
capture edge                            6.000    r     6.000               
--------------------------------------------------------------------  ---------------
removal                                 0.181          6.181               
clock uncertainty                       0.000          6.181               
clock pessimism                         0.000          6.181               
--------------------------------------------------------------------  ---------------
Required                                               6.181               
--------------------------------------------------------------------  ---------------
Slack                                                  0.106               

Slack               : 0.110ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_12.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : debug_hub_top/slave_0_control_reg_syn_226.asr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : removal
Process             : slow
Budget              : 0.000ns
Data Path Delay     : 0.291ns (cell 0.169ns (58%), net 0.122ns (42%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 19
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_12.clk
launch edge                             6.000    r     6.000               
--------------------------------------------------------------------  ---------------
clk2q               x031y061z4          0.169    f     6.169          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_12.oqa
net (fo=19)                             0.122    f     6.291          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_rst_dup_3,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg_syn_226.asr
reg                 x031y059z4          0.000    f     6.291               
--------------------------------------------------------------------  ---------------
Arrival                                                6.291               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg_syn_226.clk
capture edge                            6.000    r     6.000               
--------------------------------------------------------------------  ---------------
removal                                 0.181          6.181               
clock uncertainty                       0.000          6.181               
clock pessimism                         0.000          6.181               
--------------------------------------------------------------------  ---------------
Required                                               6.181               
--------------------------------------------------------------------  ---------------
Slack                                                  0.110               

Slack               : 0.117ns
Begin Point         : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/ctrl_state_c_reg_syn_12.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_62.asr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : removal
Process             : slow
Budget              : 0.000ns
Data Path Delay     : 0.298ns (cell 0.169ns (56%), net 0.129ns (44%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 53
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/ctrl_state_c_reg_syn_12.clk
launch edge                             6.000    r     6.000               
--------------------------------------------------------------------  ---------------
clk2q               x032y038z1          0.169    f     6.169          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/ctrl_state_c_reg_syn_12.oqa
net (fo=53)                             0.129    f     6.298          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/ctrl_state_c[2],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_62.asr
reg                 x031y039z6          0.000    f     6.298               
--------------------------------------------------------------------  ---------------
Arrival                                                6.298               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_62.clk
capture edge                            6.000    r     6.000               
--------------------------------------------------------------------  ---------------
removal                                 0.181          6.181               
clock uncertainty                       0.000          6.181               
clock pessimism                         0.000          6.181               
--------------------------------------------------------------------  ---------------
Required                                               6.181               
--------------------------------------------------------------------  ---------------
Slack                                                  0.117               

Slack               : 0.117ns
Begin Point         : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/ctrl_state_c_reg_syn_12.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_65.asr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : removal
Process             : slow
Budget              : 0.000ns
Data Path Delay     : 0.298ns (cell 0.169ns (56%), net 0.129ns (44%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 53
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/ctrl_state_c_reg_syn_12.clk
launch edge                             6.000    r     6.000               
--------------------------------------------------------------------  ---------------
clk2q               x032y038z1          0.169    f     6.169          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/ctrl_state_c_reg_syn_12.oqa
net (fo=53)                             0.129    f     6.298          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/ctrl_state_c[2],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_65.asr
reg                 x031y039z3          0.000    f     6.298               
--------------------------------------------------------------------  ---------------
Arrival                                                6.298               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.000          0.000          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            0.000          0.000          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039            0.000          0.000          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.000          0.000          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=875)                            0.000          0.000          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_65.clk
capture edge                            6.000    r     6.000               
--------------------------------------------------------------------  ---------------
removal                                 0.181          6.181               
clock uncertainty                       0.000          6.181               
clock pessimism                         0.000          6.181               
--------------------------------------------------------------------  ---------------
Required                                               6.181               
--------------------------------------------------------------------  ---------------
Slack                                                  0.117               


----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.cwc_tck_o -> config_inst.cwc_tck_o
Type           :     Self
From Clock     :     config_inst.cwc_tck_o
To Clock       :     config_inst.cwc_tck_o
Min Period     :     3.200ns
Fmax           :     312.500MHz

Statistics:
Max            : WNS      48.400ns, TNS       0.000ns,         0 Viol Endpoints,       577 Total Endpoints,      1185 Paths Analyzed
Min            : WNS      -0.055ns, TNS      -0.110ns,         2 Viol Endpoints,       577 Total Endpoints,      1185 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 48.400ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_189.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 1.532ns (cell 0.484ns (31%), net 1.048ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.175    r    50.175          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.337    f    50.512          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imf
LUT2                x028y064z0          0.212    f    50.724       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.136    f    50.860          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    50.957       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             0.575    f    51.532          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_189.cea
reg                 x035y056z2          0.000    f    51.532               
--------------------------------------------------------------------  ---------------
Arrival                                               51.532               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_189.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         99.932               
clock uncertainty                       0.000         99.932               
clock pessimism                         0.000         99.932               
--------------------------------------------------------------------  ---------------
Required                                              99.932               
--------------------------------------------------------------------  ---------------
Slack                                                 48.400               

Slack               : 48.400ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_189.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 1.532ns (cell 0.484ns (31%), net 1.048ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.175    r    50.175          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.337    f    50.512          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imf
LUT2                x028y064z0          0.212    f    50.724       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.136    f    50.860          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    50.957       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             0.575    f    51.532          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_189.ceb
reg                 x035y056z2          0.000    f    51.532               
--------------------------------------------------------------------  ---------------
Arrival                                               51.532               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_189.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         99.932               
clock uncertainty                       0.000         99.932               
clock pessimism                         0.000         99.932               
--------------------------------------------------------------------  ---------------
Required                                              99.932               
--------------------------------------------------------------------  ---------------
Slack                                                 48.400               

Slack               : 48.414ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_186.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 1.518ns (cell 0.484ns (31%), net 1.034ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.175    r    50.175          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.337    f    50.512          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imf
LUT2                x028y064z0          0.212    f    50.724       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.136    f    50.860          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    50.957       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             0.561    f    51.518          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_186.cea
reg                 x035y058z6          0.000    f    51.518               
--------------------------------------------------------------------  ---------------
Arrival                                               51.518               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_186.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         99.932               
clock uncertainty                       0.000         99.932               
clock pessimism                         0.000         99.932               
--------------------------------------------------------------------  ---------------
Required                                              99.932               
--------------------------------------------------------------------  ---------------
Slack                                                 48.414               

Slack               : 48.414ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_186.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 1.518ns (cell 0.484ns (31%), net 1.034ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.175    r    50.175          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.337    f    50.512          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imf
LUT2                x028y064z0          0.212    f    50.724       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.136    f    50.860          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    50.957       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             0.561    f    51.518          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_186.ceb
reg                 x035y058z6          0.000    f    51.518               
--------------------------------------------------------------------  ---------------
Arrival                                               51.518               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_186.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         99.932               
clock uncertainty                       0.000         99.932               
clock pessimism                         0.000         99.932               
--------------------------------------------------------------------  ---------------
Required                                              99.932               
--------------------------------------------------------------------  ---------------
Slack                                                 48.414               

Slack               : 48.414ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_192.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 1.518ns (cell 0.484ns (31%), net 1.034ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.175    r    50.175          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.337    f    50.512          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imf
LUT2                x028y064z0          0.212    f    50.724       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.136    f    50.860          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    50.957       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             0.561    f    51.518          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_192.cea
reg                 x035y058z1          0.000    f    51.518               
--------------------------------------------------------------------  ---------------
Arrival                                               51.518               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_192.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         99.932               
clock uncertainty                       0.000         99.932               
clock pessimism                         0.000         99.932               
--------------------------------------------------------------------  ---------------
Required                                              99.932               
--------------------------------------------------------------------  ---------------
Slack                                                 48.414               

Slack               : 48.414ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_192.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 1.518ns (cell 0.484ns (31%), net 1.034ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.175    r    50.175          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.337    f    50.512          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imf
LUT2                x028y064z0          0.212    f    50.724       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.136    f    50.860          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    50.957       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             0.561    f    51.518          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_192.ceb
reg                 x035y058z1          0.000    f    51.518               
--------------------------------------------------------------------  ---------------
Arrival                                               51.518               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_192.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         99.932               
clock uncertainty                       0.000         99.932               
clock pessimism                         0.000         99.932               
--------------------------------------------------------------------  ---------------
Required                                              99.932               
--------------------------------------------------------------------  ---------------
Slack                                                 48.414               

Slack               : 48.414ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_195.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 1.518ns (cell 0.484ns (31%), net 1.034ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.175    r    50.175          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.337    f    50.512          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imf
LUT2                x028y064z0          0.212    f    50.724       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.136    f    50.860          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    50.957       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             0.561    f    51.518          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_195.cea
reg                 x035y058z0          0.000    f    51.518               
--------------------------------------------------------------------  ---------------
Arrival                                               51.518               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_195.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         99.932               
clock uncertainty                       0.000         99.932               
clock pessimism                         0.000         99.932               
--------------------------------------------------------------------  ---------------
Required                                              99.932               
--------------------------------------------------------------------  ---------------
Slack                                                 48.414               

Slack               : 48.414ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_195.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 1.518ns (cell 0.484ns (31%), net 1.034ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.175    r    50.175          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.337    f    50.512          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imf
LUT2                x028y064z0          0.212    f    50.724       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.136    f    50.860          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    50.957       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             0.561    f    51.518          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_195.ceb
reg                 x035y058z0          0.000    f    51.518               
--------------------------------------------------------------------  ---------------
Arrival                                               51.518               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_195.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         99.932               
clock uncertainty                       0.000         99.932               
clock pessimism                         0.000         99.932               
--------------------------------------------------------------------  ---------------
Required                                              99.932               
--------------------------------------------------------------------  ---------------
Slack                                                 48.414               

Slack               : 48.414ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_198.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 1.518ns (cell 0.484ns (31%), net 1.034ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.175    r    50.175          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.337    f    50.512          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imf
LUT2                x028y064z0          0.212    f    50.724       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.136    f    50.860          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    50.957       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             0.561    f    51.518          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_198.cea
reg                 x035y058z5          0.000    f    51.518               
--------------------------------------------------------------------  ---------------
Arrival                                               51.518               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_198.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         99.932               
clock uncertainty                       0.000         99.932               
clock pessimism                         0.000         99.932               
--------------------------------------------------------------------  ---------------
Required                                              99.932               
--------------------------------------------------------------------  ---------------
Slack                                                 48.414               

Slack               : 48.414ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_198.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 1.518ns (cell 0.484ns (31%), net 1.034ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.175    r    50.175          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.337    f    50.512          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imf
LUT2                x028y064z0          0.212    f    50.724       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.136    f    50.860          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    50.957       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             0.561    f    51.518          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_198.ceb
reg                 x035y058z5          0.000    f    51.518               
--------------------------------------------------------------------  ---------------
Arrival                                               51.518               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_198.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         99.932               
clock uncertainty                       0.000         99.932               
clock pessimism                         0.000         99.932               
--------------------------------------------------------------------  ---------------
Required                                              99.932               
--------------------------------------------------------------------  ---------------
Slack                                                 48.414               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.055ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_20.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_shift_reg_syn_104.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : slow
Budget              : 0.000ns
Data Path Delay     : 0.226ns (cell 0.169ns (74%), net 0.057ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 17
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_20.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y060z7          0.169    f     0.169          pin: debug_hub_top/U_tap/rst_reg_syn_20.oqa
net (fo=17)                             0.057    f     0.226          net: debug_hub_top/U_0_register/rst,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg_syn_104.asr
reg                 x028y060z0          0.000    f     0.226               
--------------------------------------------------------------------  ---------------
Arrival                                                0.226               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg_syn_104.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.181          0.181               
clock uncertainty                       0.100          0.281               
clock pessimism                         0.000          0.281               
--------------------------------------------------------------------  ---------------
Required                                               0.281               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.055               

Slack               : -0.055ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_20.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_shift_reg_syn_107.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : slow
Budget              : 0.000ns
Data Path Delay     : 0.226ns (cell 0.169ns (74%), net 0.057ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 17
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_20.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y060z7          0.169    f     0.169          pin: debug_hub_top/U_tap/rst_reg_syn_20.oqa
net (fo=17)                             0.057    f     0.226          net: debug_hub_top/U_0_register/rst,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg_syn_107.asr
reg                 x028y060z2          0.000    f     0.226               
--------------------------------------------------------------------  ---------------
Arrival                                                0.226               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg_syn_107.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.181          0.181               
clock uncertainty                       0.100          0.281               
clock pessimism                         0.000          0.281               
--------------------------------------------------------------------  ---------------
Required                                               0.281               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.055               

Slack               : 0.001ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_20.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg_syn_82.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : slow
Budget              : 0.000ns
Data Path Delay     : 0.282ns (cell 0.169ns (59%), net 0.113ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 17
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_20.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y060z7          0.169    f     0.169          pin: debug_hub_top/U_tap/rst_reg_syn_20.oqa
net (fo=17)                             0.113    f     0.282          net: debug_hub_top/U_0_register/rst,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg_syn_82.asr
reg                 x028y061z6          0.000    f     0.282               
--------------------------------------------------------------------  ---------------
Arrival                                                0.282               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg_syn_82.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.181          0.181               
clock uncertainty                       0.100          0.281               
clock pessimism                         0.000          0.281               
--------------------------------------------------------------------  ---------------
Required                                               0.281               
--------------------------------------------------------------------  ---------------
Slack                                                  0.001               

Slack               : 0.005ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_20.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_handshake_sync_stat/bus_data_vld_aclk_reg_syn_3.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : slow
Budget              : 0.000ns
Data Path Delay     : 0.286ns (cell 0.169ns (59%), net 0.117ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 17
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_20.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y060z7          0.169    f     0.169          pin: debug_hub_top/U_tap/rst_reg_syn_20.oqa
net (fo=17)                             0.117    f     0.286          net: debug_hub_top/U_0_register/rst,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_vld_aclk_reg_syn_3.asr
reg                 x027y060z3          0.000    f     0.286               
--------------------------------------------------------------------  ---------------
Arrival                                                0.286               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_vld_aclk_reg_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.181          0.181               
clock uncertainty                       0.100          0.281               
clock pessimism                         0.000          0.281               
--------------------------------------------------------------------  ---------------
Required                                               0.281               
--------------------------------------------------------------------  ---------------
Slack                                                  0.005               

Slack               : 0.009ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_18.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : slow
Budget              : 0.000ns
Data Path Delay     : 0.290ns (cell 0.177ns (61%), net 0.113ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 15
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_18.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y063z6          0.177    r     0.177          pin: debug_hub_top/U_tap/rst_reg_syn_18.oqb
net (fo=15)                             0.113    f     0.290          net: debug_hub_top/U_0_register/rst_dup_8,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.asr
reg                 x028y064z4          0.000    f     0.290               
--------------------------------------------------------------------  ---------------
Arrival                                                0.290               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.181          0.181               
clock uncertainty                       0.100          0.281               
clock pessimism                         0.000          0.281               
--------------------------------------------------------------------  ---------------
Required                                               0.281               
--------------------------------------------------------------------  ---------------
Slack                                                  0.009               

Slack               : 0.009ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_18.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_sel_cnt_r_reg_syn_13.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : slow
Budget              : 0.000ns
Data Path Delay     : 0.290ns (cell 0.169ns (58%), net 0.121ns (42%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_18.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y063z6          0.169    f     0.169          pin: debug_hub_top/U_tap/rst_reg_syn_18.oqa
net (fo=28)                             0.121    f     0.290          net: debug_hub_top/U_0_register/rst_dup_7,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_cnt_r_reg_syn_13.asr
reg                 x028y065z3          0.000    f     0.290               
--------------------------------------------------------------------  ---------------
Arrival                                                0.290               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_cnt_r_reg_syn_13.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.181          0.181               
clock uncertainty                       0.100          0.281               
clock pessimism                         0.000          0.281               
--------------------------------------------------------------------  ---------------
Required                                               0.281               
--------------------------------------------------------------------  ---------------
Slack                                                  0.009               

Slack               : 0.009ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_18.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_sel_cnt_reg_syn_21.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : slow
Budget              : 0.000ns
Data Path Delay     : 0.290ns (cell 0.169ns (58%), net 0.121ns (42%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_18.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y063z6          0.169    f     0.169          pin: debug_hub_top/U_tap/rst_reg_syn_18.oqa
net (fo=28)                             0.121    f     0.290          net: debug_hub_top/U_0_register/rst_dup_7,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_cnt_reg_syn_21.asr
reg                 x028y065z5          0.000    f     0.290               
--------------------------------------------------------------------  ---------------
Arrival                                                0.290               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_cnt_reg_syn_21.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.181          0.181               
clock uncertainty                       0.100          0.281               
clock pessimism                         0.000          0.281               
--------------------------------------------------------------------  ---------------
Required                                               0.281               
--------------------------------------------------------------------  ---------------
Slack                                                  0.009               

Slack               : 0.009ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_18.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_sel_cnt_reg_syn_26.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : slow
Budget              : 0.000ns
Data Path Delay     : 0.290ns (cell 0.169ns (58%), net 0.121ns (42%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_18.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y063z6          0.169    f     0.169          pin: debug_hub_top/U_tap/rst_reg_syn_18.oqa
net (fo=28)                             0.121    f     0.290          net: debug_hub_top/U_0_register/rst_dup_7,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_cnt_reg_syn_26.asr
reg                 x028y065z4          0.000    f     0.290               
--------------------------------------------------------------------  ---------------
Arrival                                                0.290               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_cnt_reg_syn_26.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.181          0.181               
clock uncertainty                       0.100          0.281               
clock pessimism                         0.000          0.281               
--------------------------------------------------------------------  ---------------
Required                                               0.281               
--------------------------------------------------------------------  ---------------
Slack                                                  0.009               

Slack               : 0.009ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_18.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/update_0_d1_reg_syn_4.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : slow
Budget              : 0.000ns
Data Path Delay     : 0.290ns (cell 0.177ns (61%), net 0.113ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 15
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_18.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y063z6          0.177    r     0.177          pin: debug_hub_top/U_tap/rst_reg_syn_18.oqb
net (fo=15)                             0.113    f     0.290          net: debug_hub_top/U_0_register/rst_dup_8,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.asr
reg                 x028y064z0          0.000    f     0.290               
--------------------------------------------------------------------  ---------------
Arrival                                                0.290               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.181          0.181               
clock uncertainty                       0.100          0.281               
clock pessimism                         0.000          0.281               
--------------------------------------------------------------------  ---------------
Required                                               0.281               
--------------------------------------------------------------------  ---------------
Slack                                                  0.009               

Slack               : 0.010ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_20.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_shift_reg_syn_109.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : slow
Budget              : 0.000ns
Data Path Delay     : 0.291ns (cell 0.169ns (58%), net 0.122ns (42%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 17
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_20.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y060z7          0.169    f     0.169          pin: debug_hub_top/U_tap/rst_reg_syn_20.oqa
net (fo=17)                             0.122    f     0.291          net: debug_hub_top/U_0_register/rst,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg_syn_109.asr
reg                 x028y058z0          0.000    f     0.291               
--------------------------------------------------------------------  ---------------
Arrival                                                0.291               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg_syn_109.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.181          0.181               
clock uncertainty                       0.100          0.281               
clock pessimism                         0.000          0.281               
--------------------------------------------------------------------  ---------------
Required                                               0.281               
--------------------------------------------------------------------  ---------------
Slack                                                  0.010               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for PH1_PHY_CONFIG_V2
------------------------------

Timing details for config_inst
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.cwc_tck_o -> config_inst.cwc_tck_o
Type           :     Self
From Clock     :     config_inst.cwc_tck_o
To Clock       :     config_inst.cwc_tck_o
Min Period     :     4.684ns
Fmax           :     213.493MHz

Statistics:
Max            : WNS      47.658ns, TNS       0.000ns,         0 Viol Endpoints,         2 Total Endpoints,        12 Paths Analyzed
Min            : WNS      50.774ns, TNS       0.000ns,         0 Viol Endpoints,         2 Total Endpoints,        12 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 47.658ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg_syn_42.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : config_inst.ipa_out_i (falling edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 2.342ns (cell 0.731ns (31%), net 1.611ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT6=1  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg_syn_42.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x031y064z7          0.175    r     0.175          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg_syn_42.oqa
net (fo=2)                              0.212    f     0.387          net: debug_hub_top/U_0_register/cwc_vpi_sel[2],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_sync1_bclk_reg_syn_4.ic
LUT6                x031y065z2          0.210    r     0.597       1  pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_sync1_bclk_reg_syn_4.ofb
net (fo=5)                              0.325    f     0.922          net: debug_hub_top/U_0_register/ip_capture_1_n1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.id
LUT2                x027y066z3          0.188    f     1.110       2  pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.ofa
net (fo=1)          x005y079            1.074    f     2.184          net: cwc_jtdo0,  NOFILE(0)
                                                                      pin: config_inst.ipa_out_i
--------------------------------------------------------------------  ---------------
Arrival                                                2.184               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x005y079           -0.158         49.842               
clock uncertainty                       0.000         49.842               
clock pessimism                         0.000         49.842               
--------------------------------------------------------------------  ---------------
Required                                              49.842               
--------------------------------------------------------------------  ---------------
Slack                                                 47.658               

Slack               : 47.665ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg_syn_42.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : config_inst.ipb_out_i (falling edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 2.335ns (cell 0.776ns (33%), net 1.559ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT6=1  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg_syn_42.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x031y064z7          0.175    r     0.175          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg_syn_42.oqa
net (fo=2)                              0.212    f     0.387          net: debug_hub_top/U_0_register/cwc_vpi_sel[2],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_sync1_bclk_reg_syn_4.ic
LUT6                x031y065z2          0.210    r     0.597       1  pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_sync1_bclk_reg_syn_4.ofb
net (fo=5)                              0.349    f     0.946          net: debug_hub_top/U_0_register/ip_capture_1_n1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_jtdo_sel_mux/jtdo_b3[0]_syn_2.imb
LUT2                x026y066z2          0.165    r     1.111       2  pin: debug_hub_top/U_jtdo_sel_mux/jtdo_b3[0]_syn_2.ofb
net (fo=1)          x005y079            0.998    f     2.109          net: cwc_jtdo1,  NOFILE(0)
                                                                      pin: config_inst.ipb_out_i
--------------------------------------------------------------------  ---------------
Arrival                                                2.109               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x005y079           -0.226         49.774               
clock uncertainty                       0.000         49.774               
clock pessimism                         0.000         49.774               
--------------------------------------------------------------------  ---------------
Required                                              49.774               
--------------------------------------------------------------------  ---------------
Slack                                                 47.665               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 50.774ns
Begin Point         : debug_hub_top/U_0_register/stat_shift_reg_syn_109.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : config_inst.ipb_out_i (falling edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast
Budget              : 50.000ns
Data Path Delay     : 0.874ns (cell -0.018ns (-2%), net 0.892ns (102%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg_syn_109.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y058z0          0.098    f     0.098          pin: debug_hub_top/U_0_register/stat_shift_reg_syn_109.oqb
net (fo=1)                              0.268    f     0.366          net: debug_hub_top/U_0_register/stat_shift[0],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_jtdo_sel_mux/jtdo_b3[0]_syn_2.ie
LUT2                x026y066z2          0.051    r     0.417       1  pin: debug_hub_top/U_jtdo_sel_mux/jtdo_b3[0]_syn_2.ofb
net (fo=1)          x005y079            0.624    f     1.041          net: cwc_jtdo1,  NOFILE(0)
                                                                      pin: config_inst.ipb_out_i
--------------------------------------------------------------------  ---------------
Arrival                                                1.041               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
capture edge                          -50.000    f   -50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x005y079            0.167        -49.833               
clock uncertainty                       0.100        -49.733               
clock pessimism                         0.000        -49.733               
--------------------------------------------------------------------  ---------------
Required                                             -49.733               
--------------------------------------------------------------------  ---------------
Slack                                                 50.774               

Slack               : 50.805ns
Begin Point         : debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : config_inst.ipa_out_i (falling edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast
Budget              : 50.000ns
Data Path Delay     : 0.905ns (cell 0.037ns (4%), net 0.868ns (96%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y064z4          0.098    f     0.098          pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.oqb
net (fo=2)                              0.195    f     0.293          net: debug_hub_top/U_0_register/ctrl_shift[0],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.imf
LUT2                x027y066z3          0.118    r     0.411       1  pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.ofa
net (fo=1)          x005y079            0.673    f     1.084          net: cwc_jtdo0,  NOFILE(0)
                                                                      pin: config_inst.ipa_out_i
--------------------------------------------------------------------  ---------------
Arrival                                                1.084               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
capture edge                          -50.000    f   -50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x005y079            0.179        -49.821               
clock uncertainty                       0.100        -49.721               
clock pessimism                         0.000        -49.721               
--------------------------------------------------------------------  ---------------
Required                                             -49.721               
--------------------------------------------------------------------  ---------------
Slack                                                 50.805               


----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.cwc_tck_o -> config_inst.cwc_tck_o
Type           :     Self
From Clock     :     config_inst.cwc_tck_o
To Clock       :     config_inst.cwc_tck_o
Min Period     :     12.636ns
Fmax           :     79.139MHz

Statistics:
Max            : WNS      43.682ns, TNS       0.000ns,         0 Viol Endpoints,       187 Total Endpoints,       208 Paths Analyzed
Min            : WNS       2.095ns, TNS       0.000ns,         0 Viol Endpoints,       187 Total Endpoints,       208 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 43.682ns
Begin Point         : config_inst.cwc_tdi_o (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_sync_reg_syn_26.ie (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 6.250ns (cell 5.154ns (82%), net 1.096ns (18%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            4.981         54.981          pin: config_inst.cwc_tdi_o
net (fo=4)                              1.096    f    56.077          net: cwc_jtdi,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg_syn_26.ie
LUT2 (reg)          x028y067z7          0.173    f    56.250       1  net: debug_hub_top/U_0_register/ctrl_sync[7],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               56.250               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg_syn_26.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         99.932               
clock uncertainty                       0.000         99.932               
clock pessimism                         0.000         99.932               
--------------------------------------------------------------------  ---------------
Required                                              99.932               
--------------------------------------------------------------------  ---------------
Slack                                                 43.682               

Slack               : 43.702ns
Begin Point         : config_inst.cwc_tdi_o (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/jtdi_r_reg_2_syn_4.ima (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 6.230ns (cell 5.116ns (82%), net 1.114ns (18%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            4.981         54.981          pin: config_inst.cwc_tdi_o
net (fo=4)                              1.114    f    56.095          net: cwc_jtdi,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_4.ima
reg                 x028y066z5          0.135    r    56.230          net: debug_hub_top/U_0_register/jtdi_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               56.230               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         99.932               
clock uncertainty                       0.000         99.932               
clock pessimism                         0.000         99.932               
--------------------------------------------------------------------  ---------------
Required                                              99.932               
--------------------------------------------------------------------  ---------------
Slack                                                 43.702               

Slack               : 43.704ns
Begin Point         : config_inst.cwc_tdi_o (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ima (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 6.228ns (cell 5.116ns (82%), net 1.112ns (18%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            4.981         54.981          pin: config_inst.cwc_tdi_o
net (fo=4)                              1.112    f    56.093          net: cwc_jtdi,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ima
reg                 x028y064z4          0.135    r    56.228          net: debug_hub_top/U_0_register/ctrl_shift[49],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               56.228               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         99.932               
clock uncertainty                       0.000         99.932               
clock pessimism                         0.000         99.932               
--------------------------------------------------------------------  ---------------
Required                                              99.932               
--------------------------------------------------------------------  ---------------
Slack                                                 43.704               

Slack               : 43.771ns
Begin Point         : config_inst.cwc_tdi_o (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_sync_reg_syn_26.ie (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 6.161ns (cell 5.154ns (83%), net 1.007ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            4.981         54.981          pin: config_inst.cwc_tdi_o
net (fo=4)                              1.007    f    55.988          net: cwc_jtdi,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg_syn_26.ie
LUT2 (reg)          x027y066z7          0.173    f    56.161       1  net: debug_hub_top/U_0_register/stat_sync[7],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               56.161               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg_syn_26.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         99.932               
clock uncertainty                       0.000         99.932               
clock pessimism                         0.000         99.932               
--------------------------------------------------------------------  ---------------
Required                                              99.932               
--------------------------------------------------------------------  ---------------
Slack                                                 43.771               

Slack               : 46.298ns
Begin Point         : config_inst.cwc_scanen_o[0] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_4.ima (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 3.634ns (cell 1.971ns (54%), net 1.663ns (46%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            1.308         51.308          pin: config_inst.cwc_scanen_o[0]
net (fo=11)                             1.096    f    52.404          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg_syn_26.ima
LUT3                x028y067z7          0.286    f    52.690       1  pin: debug_hub_top/U_0_register/ctrl_sync_reg_syn_26.ofa
net (fo=10)                             0.431    f    53.121          net: debug_hub_top/U_0_register/ctrl_sel_shift_reg_syn_20,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_4.ib
LUT4                x031y065z4          0.242    r    53.363       2  pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_4.ofb
net (fo=1)                              0.136    f    53.499          net: debug_hub_top/U_0_register/ctrl_sel_up_n1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_4.ima
reg                 x031y065z4          0.135    r    53.634          net: debug_hub_top/U_0_register/ctrl_sel_up,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               53.634               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         99.932               
clock uncertainty                       0.000         99.932               
clock pessimism                         0.000         99.932               
--------------------------------------------------------------------  ---------------
Required                                              99.932               
--------------------------------------------------------------------  ---------------
Slack                                                 46.298               

Slack               : 46.352ns
Begin Point         : config_inst.cwc_scanen_o[0] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_sel_cnt_reg_syn_26.ib (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 3.580ns (cell 2.053ns (57%), net 1.527ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT6=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            1.308         51.308          pin: config_inst.cwc_scanen_o[0]
net (fo=11)                             1.096    f    52.404          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg_syn_26.ima
LUT3                x028y067z7          0.286    f    52.690       1  pin: debug_hub_top/U_0_register/ctrl_sync_reg_syn_26.ofa
net (fo=10)                             0.431    f    53.121          net: debug_hub_top/U_0_register/ctrl_sel_shift_reg_syn_20,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg_syn_26.ib
LUT6 (reg)          x031y065z7          0.459    r    53.580       2  net: debug_hub_top/U_0_register/ctrl_sel_cnt[0],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               53.580               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg_syn_26.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         99.932               
clock uncertainty                       0.000         99.932               
clock pessimism                         0.000         99.932               
--------------------------------------------------------------------  ---------------
Required                                              99.932               
--------------------------------------------------------------------  ---------------
Slack                                                 46.352               

Slack               : 46.436ns
Begin Point         : config_inst.cwc_scanen_o[1] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_shift_reg_syn_84.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 3.496ns (cell 1.616ns (46%), net 1.880ns (54%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            1.289         51.289          pin: config_inst.cwc_scanen_o[1]
net (fo=11)                             1.112    f    52.401          net: cwc_jscan1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imb
LUT2                x028y064z0          0.165    r    52.566       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=1)                              0.215    f    52.781          net: debug_hub_top/U_tap/shift_1_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_18.id
LUT5                x028y063z6          0.162    r    52.943       2  pin: debug_hub_top/U_tap/rst_reg_syn_18.ofb
net (fo=24)                             0.553    f    53.496          net: debug_hub_top/U_0_register/mux8_syn_2[0],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg_syn_84.cea
reg                 x027y053z4          0.000    f    53.496               
--------------------------------------------------------------------  ---------------
Arrival                                               53.496               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg_syn_84.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         99.932               
clock uncertainty                       0.000         99.932               
clock pessimism                         0.000         99.932               
--------------------------------------------------------------------  ---------------
Required                                              99.932               
--------------------------------------------------------------------  ---------------
Slack                                                 46.436               

Slack               : 46.436ns
Begin Point         : config_inst.cwc_scanen_o[1] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_shift_reg_syn_84.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 3.496ns (cell 1.616ns (46%), net 1.880ns (54%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            1.289         51.289          pin: config_inst.cwc_scanen_o[1]
net (fo=11)                             1.112    f    52.401          net: cwc_jscan1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imb
LUT2                x028y064z0          0.165    r    52.566       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=1)                              0.215    f    52.781          net: debug_hub_top/U_tap/shift_1_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_18.id
LUT5                x028y063z6          0.162    r    52.943       2  pin: debug_hub_top/U_tap/rst_reg_syn_18.ofb
net (fo=24)                             0.553    f    53.496          net: debug_hub_top/U_0_register/mux8_syn_2[0],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg_syn_84.ceb
reg                 x027y053z4          0.000    f    53.496               
--------------------------------------------------------------------  ---------------
Arrival                                               53.496               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg_syn_84.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         99.932               
clock uncertainty                       0.000         99.932               
clock pessimism                         0.000         99.932               
--------------------------------------------------------------------  ---------------
Required                                              99.932               
--------------------------------------------------------------------  ---------------
Slack                                                 46.436               

Slack               : 46.436ns
Begin Point         : config_inst.cwc_scanen_o[1] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_shift_reg_syn_87.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 3.496ns (cell 1.616ns (46%), net 1.880ns (54%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            1.289         51.289          pin: config_inst.cwc_scanen_o[1]
net (fo=11)                             1.112    f    52.401          net: cwc_jscan1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imb
LUT2                x028y064z0          0.165    r    52.566       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=1)                              0.215    f    52.781          net: debug_hub_top/U_tap/shift_1_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_18.id
LUT5                x028y063z6          0.162    r    52.943       2  pin: debug_hub_top/U_tap/rst_reg_syn_18.ofb
net (fo=24)                             0.553    f    53.496          net: debug_hub_top/U_0_register/mux8_syn_2[0],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg_syn_87.cea
reg                 x027y053z5          0.000    f    53.496               
--------------------------------------------------------------------  ---------------
Arrival                                               53.496               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg_syn_87.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         99.932               
clock uncertainty                       0.000         99.932               
clock pessimism                         0.000         99.932               
--------------------------------------------------------------------  ---------------
Required                                              99.932               
--------------------------------------------------------------------  ---------------
Slack                                                 46.436               

Slack               : 46.436ns
Begin Point         : config_inst.cwc_scanen_o[1] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_shift_reg_syn_87.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 3.496ns (cell 1.616ns (46%), net 1.880ns (54%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            1.289         51.289          pin: config_inst.cwc_scanen_o[1]
net (fo=11)                             1.112    f    52.401          net: cwc_jscan1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imb
LUT2                x028y064z0          0.165    r    52.566       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=1)                              0.215    f    52.781          net: debug_hub_top/U_tap/shift_1_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_18.id
LUT5                x028y063z6          0.162    r    52.943       2  pin: debug_hub_top/U_tap/rst_reg_syn_18.ofb
net (fo=24)                             0.553    f    53.496          net: debug_hub_top/U_0_register/mux8_syn_2[0],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg_syn_87.ceb
reg                 x027y053z5          0.000    f    53.496               
--------------------------------------------------------------------  ---------------
Arrival                                               53.496               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg_syn_87.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         99.932               
clock uncertainty                       0.000         99.932               
clock pessimism                         0.000         99.932               
--------------------------------------------------------------------  ---------------
Required                                              99.932               
--------------------------------------------------------------------  ---------------
Slack                                                 46.436               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.095ns
Begin Point         : config_inst.cwc_rst_o (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_tap/rst_reg_syn_12.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 2.286ns (cell 0.804ns (35%), net 1.482ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT1=6 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.498          0.498          pin: config_inst.cwc_rst_o
net (fo=1)                              0.351    f     0.849          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/gmii_tx_en_reg_syn_3.ie
LUT1                x004y068z1          0.051    r     0.900       1  pin: u_eth/u_eth_tx/gmii_tx_en_reg_syn_3.ofb
net (fo=1)                              0.326    f     1.226          net: debug_hub_top/U_tap/jrst_buf0,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_1.ie
LUT1                x014y064z2          0.051    r     1.277       2  pin: debug_hub_top/U_tap/u1_syn_1.ofb
net (fo=1)                              0.182    f     1.459          net: debug_hub_top/U_tap/jrst_buf1,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_1.ie
LUT1                x014y061z4          0.051    r     1.510       3  pin: debug_hub_top/U_tap/u2_syn_1.ofb
net (fo=1)                              0.182    f     1.692          net: debug_hub_top/U_tap/jrst_buf2,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_1.ie
LUT1                x018y060z0          0.051    r     1.743       4  pin: debug_hub_top/U_tap/u3_syn_1.ofb
net (fo=1)                              0.193    f     1.936          net: debug_hub_top/U_tap/jrst_buf3,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_1.ie
LUT1                x023y059z2          0.051    r     1.987       5  pin: debug_hub_top/U_tap/u4_syn_1.ofb
net (fo=1)                              0.057    f     2.044          net: debug_hub_top/U_tap/jrst_buf4,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_1.ie
LUT1                x023y059z6          0.051    r     2.095       6  pin: debug_hub_top/U_tap/u5_syn_1.ofb
net (fo=4)                              0.191    f     2.286          net: debug_hub_top/U_tap/jrst_buf5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.asr
reg                 x028y060z6          0.000    f     2.286               
--------------------------------------------------------------------  ---------------
Arrival                                                2.286               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.091          0.091               
clock uncertainty                       0.100          0.191               
clock pessimism                         0.000          0.191               
--------------------------------------------------------------------  ---------------
Required                                               0.191               
--------------------------------------------------------------------  ---------------
Slack                                                  2.095               

Slack               : 2.095ns
Begin Point         : config_inst.cwc_rst_o (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_tap/rst_reg_syn_20.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 2.286ns (cell 0.804ns (35%), net 1.482ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT1=6 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.498          0.498          pin: config_inst.cwc_rst_o
net (fo=1)                              0.351    f     0.849          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/gmii_tx_en_reg_syn_3.ie
LUT1                x004y068z1          0.051    r     0.900       1  pin: u_eth/u_eth_tx/gmii_tx_en_reg_syn_3.ofb
net (fo=1)                              0.326    f     1.226          net: debug_hub_top/U_tap/jrst_buf0,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_1.ie
LUT1                x014y064z2          0.051    r     1.277       2  pin: debug_hub_top/U_tap/u1_syn_1.ofb
net (fo=1)                              0.182    f     1.459          net: debug_hub_top/U_tap/jrst_buf1,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_1.ie
LUT1                x014y061z4          0.051    r     1.510       3  pin: debug_hub_top/U_tap/u2_syn_1.ofb
net (fo=1)                              0.182    f     1.692          net: debug_hub_top/U_tap/jrst_buf2,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_1.ie
LUT1                x018y060z0          0.051    r     1.743       4  pin: debug_hub_top/U_tap/u3_syn_1.ofb
net (fo=1)                              0.193    f     1.936          net: debug_hub_top/U_tap/jrst_buf3,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_1.ie
LUT1                x023y059z2          0.051    r     1.987       5  pin: debug_hub_top/U_tap/u4_syn_1.ofb
net (fo=1)                              0.057    f     2.044          net: debug_hub_top/U_tap/jrst_buf4,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_1.ie
LUT1                x023y059z6          0.051    r     2.095       6  pin: debug_hub_top/U_tap/u5_syn_1.ofb
net (fo=4)                              0.191    f     2.286          net: debug_hub_top/U_tap/jrst_buf5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_20.asr
reg                 x028y060z7          0.000    f     2.286               
--------------------------------------------------------------------  ---------------
Arrival                                                2.286               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_20.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.091          0.091               
clock uncertainty                       0.100          0.191               
clock pessimism                         0.000          0.191               
--------------------------------------------------------------------  ---------------
Required                                               0.191               
--------------------------------------------------------------------  ---------------
Slack                                                  2.095               

Slack               : 2.154ns
Begin Point         : config_inst.cwc_rst_o (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_tap/rst_reg_syn_15.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 2.345ns (cell 0.804ns (34%), net 1.541ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT1=6 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.498          0.498          pin: config_inst.cwc_rst_o
net (fo=1)                              0.351    f     0.849          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/gmii_tx_en_reg_syn_3.ie
LUT1                x004y068z1          0.051    r     0.900       1  pin: u_eth/u_eth_tx/gmii_tx_en_reg_syn_3.ofb
net (fo=1)                              0.326    f     1.226          net: debug_hub_top/U_tap/jrst_buf0,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_1.ie
LUT1                x014y064z2          0.051    r     1.277       2  pin: debug_hub_top/U_tap/u1_syn_1.ofb
net (fo=1)                              0.182    f     1.459          net: debug_hub_top/U_tap/jrst_buf1,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_1.ie
LUT1                x014y061z4          0.051    r     1.510       3  pin: debug_hub_top/U_tap/u2_syn_1.ofb
net (fo=1)                              0.182    f     1.692          net: debug_hub_top/U_tap/jrst_buf2,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_1.ie
LUT1                x018y060z0          0.051    r     1.743       4  pin: debug_hub_top/U_tap/u3_syn_1.ofb
net (fo=1)                              0.193    f     1.936          net: debug_hub_top/U_tap/jrst_buf3,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_1.ie
LUT1                x023y059z2          0.051    r     1.987       5  pin: debug_hub_top/U_tap/u4_syn_1.ofb
net (fo=1)                              0.057    f     2.044          net: debug_hub_top/U_tap/jrst_buf4,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_1.ie
LUT1                x023y059z6          0.051    r     2.095       6  pin: debug_hub_top/U_tap/u5_syn_1.ofb
net (fo=4)                              0.250    f     2.345          net: debug_hub_top/U_tap/jrst_buf5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_15.asr
reg                 x028y057z2          0.000    f     2.345               
--------------------------------------------------------------------  ---------------
Arrival                                                2.345               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_15.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.091          0.091               
clock uncertainty                       0.100          0.191               
clock pessimism                         0.000          0.191               
--------------------------------------------------------------------  ---------------
Required                                               0.191               
--------------------------------------------------------------------  ---------------
Slack                                                  2.154               

Slack               : 2.168ns
Begin Point         : config_inst.cwc_rst_o (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_tap/rst_reg_syn_18.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 2.359ns (cell 0.804ns (34%), net 1.555ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT1=6 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.498          0.498          pin: config_inst.cwc_rst_o
net (fo=1)                              0.351    f     0.849          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/gmii_tx_en_reg_syn_3.ie
LUT1                x004y068z1          0.051    r     0.900       1  pin: u_eth/u_eth_tx/gmii_tx_en_reg_syn_3.ofb
net (fo=1)                              0.326    f     1.226          net: debug_hub_top/U_tap/jrst_buf0,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_1.ie
LUT1                x014y064z2          0.051    r     1.277       2  pin: debug_hub_top/U_tap/u1_syn_1.ofb
net (fo=1)                              0.182    f     1.459          net: debug_hub_top/U_tap/jrst_buf1,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_1.ie
LUT1                x014y061z4          0.051    r     1.510       3  pin: debug_hub_top/U_tap/u2_syn_1.ofb
net (fo=1)                              0.182    f     1.692          net: debug_hub_top/U_tap/jrst_buf2,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_1.ie
LUT1                x018y060z0          0.051    r     1.743       4  pin: debug_hub_top/U_tap/u3_syn_1.ofb
net (fo=1)                              0.193    f     1.936          net: debug_hub_top/U_tap/jrst_buf3,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_1.ie
LUT1                x023y059z2          0.051    r     1.987       5  pin: debug_hub_top/U_tap/u4_syn_1.ofb
net (fo=1)                              0.057    f     2.044          net: debug_hub_top/U_tap/jrst_buf4,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_1.ie
LUT1                x023y059z6          0.051    r     2.095       6  pin: debug_hub_top/U_tap/u5_syn_1.ofb
net (fo=4)                              0.264    f     2.359          net: debug_hub_top/U_tap/jrst_buf5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_18.asr
reg                 x028y063z6          0.000    f     2.359               
--------------------------------------------------------------------  ---------------
Arrival                                                2.359               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_18.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.091          0.091               
clock uncertainty                       0.100          0.191               
clock pessimism                         0.000          0.191               
--------------------------------------------------------------------  ---------------
Required                                               0.191               
--------------------------------------------------------------------  ---------------
Slack                                                  2.168               

Slack               : 50.853ns
Begin Point         : config_inst.cwc_scanen_o[1] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_sync_reg_syn_37.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast
Budget              : 50.000ns
Data Path Delay     : 0.995ns (cell 0.382ns (38%), net 0.613ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.382         50.382          pin: config_inst.cwc_scanen_o[1]
net (fo=11)                             0.613    f    50.995          net: cwc_jscan1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg_syn_37.ceb
reg                 x028y068z2          0.000    f    50.995               
--------------------------------------------------------------------  ---------------
Arrival                                               50.995               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg_syn_37.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.042          0.042               
clock uncertainty                       0.100          0.142               
clock pessimism                         0.000          0.142               
--------------------------------------------------------------------  ---------------
Required                                               0.142               
--------------------------------------------------------------------  ---------------
Slack                                                 50.853               

Slack               : 50.856ns
Begin Point         : config_inst.cwc_scanen_o[0] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_sync_reg_syn_35.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast
Budget              : 50.000ns
Data Path Delay     : 0.998ns (cell 0.384ns (38%), net 0.614ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.384         50.384          pin: config_inst.cwc_scanen_o[0]
net (fo=11)                             0.614    f    50.998          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg_syn_35.cea
reg                 x028y069z6          0.000    f    50.998               
--------------------------------------------------------------------  ---------------
Arrival                                               50.998               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg_syn_35.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.042          0.042               
clock uncertainty                       0.100          0.142               
clock pessimism                         0.000          0.142               
--------------------------------------------------------------------  ---------------
Required                                               0.142               
--------------------------------------------------------------------  ---------------
Slack                                                 50.856               

Slack               : 50.856ns
Begin Point         : config_inst.cwc_scanen_o[0] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_sync_reg_syn_35.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast
Budget              : 50.000ns
Data Path Delay     : 0.998ns (cell 0.384ns (38%), net 0.614ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.384         50.384          pin: config_inst.cwc_scanen_o[0]
net (fo=11)                             0.614    f    50.998          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg_syn_35.ceb
reg                 x028y069z6          0.000    f    50.998               
--------------------------------------------------------------------  ---------------
Arrival                                               50.998               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg_syn_35.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.042          0.042               
clock uncertainty                       0.100          0.142               
clock pessimism                         0.000          0.142               
--------------------------------------------------------------------  ---------------
Required                                               0.142               
--------------------------------------------------------------------  ---------------
Slack                                                 50.856               

Slack               : 50.859ns
Begin Point         : config_inst.cwc_scanen_o[1] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_sync_reg_syn_26.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast
Budget              : 50.000ns
Data Path Delay     : 1.001ns (cell 0.382ns (38%), net 0.619ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.382         50.382          pin: config_inst.cwc_scanen_o[1]
net (fo=11)                             0.619    f    51.001          net: cwc_jscan1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg_syn_26.ceb
reg                 x027y066z7          0.000    f    51.001               
--------------------------------------------------------------------  ---------------
Arrival                                               51.001               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg_syn_26.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.042          0.042               
clock uncertainty                       0.100          0.142               
clock pessimism                         0.000          0.142               
--------------------------------------------------------------------  ---------------
Required                                               0.142               
--------------------------------------------------------------------  ---------------
Slack                                                 50.859               

Slack               : 50.859ns
Begin Point         : config_inst.cwc_scanen_o[1] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_sync_reg_syn_32.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast
Budget              : 50.000ns
Data Path Delay     : 1.001ns (cell 0.382ns (38%), net 0.619ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.382         50.382          pin: config_inst.cwc_scanen_o[1]
net (fo=11)                             0.619    f    51.001          net: cwc_jscan1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg_syn_32.cea
reg                 x027y066z6          0.000    f    51.001               
--------------------------------------------------------------------  ---------------
Arrival                                               51.001               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg_syn_32.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.042          0.042               
clock uncertainty                       0.100          0.142               
clock pessimism                         0.000          0.142               
--------------------------------------------------------------------  ---------------
Required                                               0.142               
--------------------------------------------------------------------  ---------------
Slack                                                 50.859               

Slack               : 50.859ns
Begin Point         : config_inst.cwc_scanen_o[1] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_sync_reg_syn_32.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast
Budget              : 50.000ns
Data Path Delay     : 1.001ns (cell 0.382ns (38%), net 0.619ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.382         50.382          pin: config_inst.cwc_scanen_o[1]
net (fo=11)                             0.619    f    51.001          net: cwc_jscan1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg_syn_32.ceb
reg                 x027y066z6          0.000    f    51.001               
--------------------------------------------------------------------  ---------------
Arrival                                               51.001               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.000          0.000          pin: config_inst_syn_1.clkout
net (fo=153)                            0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg_syn_32.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.042          0.042               
clock uncertainty                       0.100          0.142               
clock pessimism                         0.000          0.142               
--------------------------------------------------------------------  ---------------
Required                                               0.142               
--------------------------------------------------------------------  ---------------
Slack                                                 50.859               




