\hypertarget{group___d_m_a___peripheral___access___layer}{}\doxysection{DMA Peripheral Access Layer}
\label{group___d_m_a___peripheral___access___layer}\index{DMA Peripheral Access Layer@{DMA Peripheral Access Layer}}
Collaboration diagram for DMA Peripheral Access Layer\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___d_m_a___peripheral___access___layer}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___d_m_a___register___masks}{DMA Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_d_m_a___type}{DMA\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em DMA -\/ Register Layout Typedef. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gaf21b2eab27b6c8b4bb2f79acbfa14a10}{DMA\+\_\+\+DCHPRI\+\_\+\+COUNT}}~16u
\begin{DoxyCompactList}\small\item\em DMA -\/ Size of Registers Arrays. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gab54fdcd1cb3972833de0cc1e30035149}{DMA\+\_\+\+TCD\+\_\+\+COUNT}}~16u
\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gafdc210ea14b96adf1b6973e531c6e790}{DMA\+\_\+\+INSTANCE\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of instances of the DMA module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gab04dd812f37907dc8bd6ed82e346b563}{DMA\+\_\+\+BASE}}~(0x40008000u)
\begin{DoxyCompactList}\small\item\em Peripheral DMA base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_ga137c9e7c0bc9e12f455df0a6e41c0287}{DMA}}~((\mbox{\hyperlink{struct_d_m_a___type}{DMA\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gab04dd812f37907dc8bd6ed82e346b563}{DMA\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral DMA base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_ga3e24fb8f1e5ce6161c39aa9d8b7c4d16}{DMA\+\_\+\+BASE\+\_\+\+ADDRS}}~\{ \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gab04dd812f37907dc8bd6ed82e346b563}{DMA\+\_\+\+BASE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of DMA peripheral base addresses. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gada914e90165e25ae4eeddf5175920e77}{DMA\+\_\+\+BASE\+\_\+\+PTRS}}~\{ \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_ga137c9e7c0bc9e12f455df0a6e41c0287}{DMA}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of DMA peripheral base pointers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_ga6f5904d206585c79e87514fabac8fada}{DMA\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT}}~(2u)
\begin{DoxyCompactList}\small\item\em Number of interrupt vector arrays for the DMA module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gacb1e213c5d7a157bac143ae5ac69f8eb}{DMA\+\_\+\+CHN\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT}}~(16u)
\begin{DoxyCompactList}\small\item\em Number of interrupt channels for the CHN type of DMA module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gab1c4a51abe19e2ec9109b7eb02febe01}{DMA\+\_\+\+ERROR\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt channels for the ERROR type of DMA module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_ga6defb6ef05bbbec3e07f8d2610756b7b}{DMA\+\_\+\+CHN\+\_\+\+IRQS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09}{DMA0\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28}{DMA1\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88}{DMA2\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c}{DMA3\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a6edb2c7ba294f7d84e0fe10b5193e503}{DMA4\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a7c302f83115f90fd2212bbd5e973264f}{DMA5\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8aa3e74d37eb885d59d8d49cbd374ab6e8}{DMA6\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a0659032d473049ce5aec1104f6160f75}{DMA7\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8af74d2c54a8937a1395322eed37f0dea6}{DMA8\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8afa9e52c5b007ceeb393b6e2091f5f80b}{DMA9\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a8651546576cb5ae1470a0f0663d88bb8}{DMA10\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a14f1e15325572e1876c190ae27ed14cb}{DMA11\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a3913d133d3f12341565012ebc516d209}{DMA12\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a2b8b731381d36e1acfa23ae37410030c}{DMA13\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8ad65e51b2543219ba0495e76bec3d2dfc}{DMA14\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a7e8044f0f9c921fb3b4f4ea41919491b}{DMA15\+\_\+\+IRQn}} \}
\begin{DoxyCompactList}\small\item\em Interrupt vectors for the DMA peripheral type. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_ga459be3deca4751dea08e9046cd437c53}{DMA\+\_\+\+ERROR\+\_\+\+IRQS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08}{DMA\+\_\+\+Error\+\_\+\+IRQn}} \}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_d_m_a___type}{DMA\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gaf500b02a8cf36350d74bcb8c7a924b5d}{DMA\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___d_m_a___peripheral___access___layer_ga137c9e7c0bc9e12f455df0a6e41c0287}\label{group___d_m_a___peripheral___access___layer_ga137c9e7c0bc9e12f455df0a6e41c0287}} 
\index{DMA Peripheral Access Layer@{DMA Peripheral Access Layer}!DMA@{DMA}}
\index{DMA@{DMA}!DMA Peripheral Access Layer@{DMA Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DMA}{DMA}}
{\footnotesize\ttfamily \#define DMA~((\mbox{\hyperlink{struct_d_m_a___type}{DMA\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gab04dd812f37907dc8bd6ed82e346b563}{DMA\+\_\+\+BASE}})}



Peripheral DMA base pointer. 

\mbox{\Hypertarget{group___d_m_a___peripheral___access___layer_gab04dd812f37907dc8bd6ed82e346b563}\label{group___d_m_a___peripheral___access___layer_gab04dd812f37907dc8bd6ed82e346b563}} 
\index{DMA Peripheral Access Layer@{DMA Peripheral Access Layer}!DMA\_BASE@{DMA\_BASE}}
\index{DMA\_BASE@{DMA\_BASE}!DMA Peripheral Access Layer@{DMA Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DMA\_BASE}{DMA\_BASE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+BASE~(0x40008000u)}



Peripheral DMA base address. 

\mbox{\Hypertarget{group___d_m_a___peripheral___access___layer_ga3e24fb8f1e5ce6161c39aa9d8b7c4d16}\label{group___d_m_a___peripheral___access___layer_ga3e24fb8f1e5ce6161c39aa9d8b7c4d16}} 
\index{DMA Peripheral Access Layer@{DMA Peripheral Access Layer}!DMA\_BASE\_ADDRS@{DMA\_BASE\_ADDRS}}
\index{DMA\_BASE\_ADDRS@{DMA\_BASE\_ADDRS}!DMA Peripheral Access Layer@{DMA Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DMA\_BASE\_ADDRS}{DMA\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+BASE\+\_\+\+ADDRS~\{ \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gab04dd812f37907dc8bd6ed82e346b563}{DMA\+\_\+\+BASE}} \}}



Array initializer of DMA peripheral base addresses. 

\mbox{\Hypertarget{group___d_m_a___peripheral___access___layer_gada914e90165e25ae4eeddf5175920e77}\label{group___d_m_a___peripheral___access___layer_gada914e90165e25ae4eeddf5175920e77}} 
\index{DMA Peripheral Access Layer@{DMA Peripheral Access Layer}!DMA\_BASE\_PTRS@{DMA\_BASE\_PTRS}}
\index{DMA\_BASE\_PTRS@{DMA\_BASE\_PTRS}!DMA Peripheral Access Layer@{DMA Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DMA\_BASE\_PTRS}{DMA\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+BASE\+\_\+\+PTRS~\{ \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_ga137c9e7c0bc9e12f455df0a6e41c0287}{DMA}} \}}



Array initializer of DMA peripheral base pointers. 

\mbox{\Hypertarget{group___d_m_a___peripheral___access___layer_ga6defb6ef05bbbec3e07f8d2610756b7b}\label{group___d_m_a___peripheral___access___layer_ga6defb6ef05bbbec3e07f8d2610756b7b}} 
\index{DMA Peripheral Access Layer@{DMA Peripheral Access Layer}!DMA\_CHN\_IRQS@{DMA\_CHN\_IRQS}}
\index{DMA\_CHN\_IRQS@{DMA\_CHN\_IRQS}!DMA Peripheral Access Layer@{DMA Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DMA\_CHN\_IRQS}{DMA\_CHN\_IRQS}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CHN\+\_\+\+IRQS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09}{DMA0\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28}{DMA1\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88}{DMA2\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c}{DMA3\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a6edb2c7ba294f7d84e0fe10b5193e503}{DMA4\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a7c302f83115f90fd2212bbd5e973264f}{DMA5\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8aa3e74d37eb885d59d8d49cbd374ab6e8}{DMA6\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a0659032d473049ce5aec1104f6160f75}{DMA7\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8af74d2c54a8937a1395322eed37f0dea6}{DMA8\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8afa9e52c5b007ceeb393b6e2091f5f80b}{DMA9\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a8651546576cb5ae1470a0f0663d88bb8}{DMA10\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a14f1e15325572e1876c190ae27ed14cb}{DMA11\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a3913d133d3f12341565012ebc516d209}{DMA12\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a2b8b731381d36e1acfa23ae37410030c}{DMA13\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8ad65e51b2543219ba0495e76bec3d2dfc}{DMA14\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a7e8044f0f9c921fb3b4f4ea41919491b}{DMA15\+\_\+\+IRQn}} \}}



Interrupt vectors for the DMA peripheral type. 

\mbox{\Hypertarget{group___d_m_a___peripheral___access___layer_gacb1e213c5d7a157bac143ae5ac69f8eb}\label{group___d_m_a___peripheral___access___layer_gacb1e213c5d7a157bac143ae5ac69f8eb}} 
\index{DMA Peripheral Access Layer@{DMA Peripheral Access Layer}!DMA\_CHN\_IRQS\_CH\_COUNT@{DMA\_CHN\_IRQS\_CH\_COUNT}}
\index{DMA\_CHN\_IRQS\_CH\_COUNT@{DMA\_CHN\_IRQS\_CH\_COUNT}!DMA Peripheral Access Layer@{DMA Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DMA\_CHN\_IRQS\_CH\_COUNT}{DMA\_CHN\_IRQS\_CH\_COUNT}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CHN\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT~(16u)}



Number of interrupt channels for the CHN type of DMA module. 

\mbox{\Hypertarget{group___d_m_a___peripheral___access___layer_gaf21b2eab27b6c8b4bb2f79acbfa14a10}\label{group___d_m_a___peripheral___access___layer_gaf21b2eab27b6c8b4bb2f79acbfa14a10}} 
\index{DMA Peripheral Access Layer@{DMA Peripheral Access Layer}!DMA\_DCHPRI\_COUNT@{DMA\_DCHPRI\_COUNT}}
\index{DMA\_DCHPRI\_COUNT@{DMA\_DCHPRI\_COUNT}!DMA Peripheral Access Layer@{DMA Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DMA\_DCHPRI\_COUNT}{DMA\_DCHPRI\_COUNT}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+DCHPRI\+\_\+\+COUNT~16u}



DMA -\/ Size of Registers Arrays. 

\mbox{\Hypertarget{group___d_m_a___peripheral___access___layer_ga459be3deca4751dea08e9046cd437c53}\label{group___d_m_a___peripheral___access___layer_ga459be3deca4751dea08e9046cd437c53}} 
\index{DMA Peripheral Access Layer@{DMA Peripheral Access Layer}!DMA\_ERROR\_IRQS@{DMA\_ERROR\_IRQS}}
\index{DMA\_ERROR\_IRQS@{DMA\_ERROR\_IRQS}!DMA Peripheral Access Layer@{DMA Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DMA\_ERROR\_IRQS}{DMA\_ERROR\_IRQS}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ERROR\+\_\+\+IRQS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08}{DMA\+\_\+\+Error\+\_\+\+IRQn}} \}}

\mbox{\Hypertarget{group___d_m_a___peripheral___access___layer_gab1c4a51abe19e2ec9109b7eb02febe01}\label{group___d_m_a___peripheral___access___layer_gab1c4a51abe19e2ec9109b7eb02febe01}} 
\index{DMA Peripheral Access Layer@{DMA Peripheral Access Layer}!DMA\_ERROR\_IRQS\_CH\_COUNT@{DMA\_ERROR\_IRQS\_CH\_COUNT}}
\index{DMA\_ERROR\_IRQS\_CH\_COUNT@{DMA\_ERROR\_IRQS\_CH\_COUNT}!DMA Peripheral Access Layer@{DMA Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DMA\_ERROR\_IRQS\_CH\_COUNT}{DMA\_ERROR\_IRQS\_CH\_COUNT}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ERROR\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT~(1u)}



Number of interrupt channels for the ERROR type of DMA module. 

\mbox{\Hypertarget{group___d_m_a___peripheral___access___layer_gafdc210ea14b96adf1b6973e531c6e790}\label{group___d_m_a___peripheral___access___layer_gafdc210ea14b96adf1b6973e531c6e790}} 
\index{DMA Peripheral Access Layer@{DMA Peripheral Access Layer}!DMA\_INSTANCE\_COUNT@{DMA\_INSTANCE\_COUNT}}
\index{DMA\_INSTANCE\_COUNT@{DMA\_INSTANCE\_COUNT}!DMA Peripheral Access Layer@{DMA Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DMA\_INSTANCE\_COUNT}{DMA\_INSTANCE\_COUNT}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+INSTANCE\+\_\+\+COUNT~(1u)}



Number of instances of the DMA module. 

\mbox{\Hypertarget{group___d_m_a___peripheral___access___layer_ga6f5904d206585c79e87514fabac8fada}\label{group___d_m_a___peripheral___access___layer_ga6f5904d206585c79e87514fabac8fada}} 
\index{DMA Peripheral Access Layer@{DMA Peripheral Access Layer}!DMA\_IRQS\_ARR\_COUNT@{DMA\_IRQS\_ARR\_COUNT}}
\index{DMA\_IRQS\_ARR\_COUNT@{DMA\_IRQS\_ARR\_COUNT}!DMA Peripheral Access Layer@{DMA Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DMA\_IRQS\_ARR\_COUNT}{DMA\_IRQS\_ARR\_COUNT}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT~(2u)}



Number of interrupt vector arrays for the DMA module. 

\mbox{\Hypertarget{group___d_m_a___peripheral___access___layer_gab54fdcd1cb3972833de0cc1e30035149}\label{group___d_m_a___peripheral___access___layer_gab54fdcd1cb3972833de0cc1e30035149}} 
\index{DMA Peripheral Access Layer@{DMA Peripheral Access Layer}!DMA\_TCD\_COUNT@{DMA\_TCD\_COUNT}}
\index{DMA\_TCD\_COUNT@{DMA\_TCD\_COUNT}!DMA Peripheral Access Layer@{DMA Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DMA\_TCD\_COUNT}{DMA\_TCD\_COUNT}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+TCD\+\_\+\+COUNT~16u}



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___d_m_a___peripheral___access___layer_gaf500b02a8cf36350d74bcb8c7a924b5d}\label{group___d_m_a___peripheral___access___layer_gaf500b02a8cf36350d74bcb8c7a924b5d}} 
\index{DMA Peripheral Access Layer@{DMA Peripheral Access Layer}!DMA\_MemMapPtr@{DMA\_MemMapPtr}}
\index{DMA\_MemMapPtr@{DMA\_MemMapPtr}!DMA Peripheral Access Layer@{DMA Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DMA\_MemMapPtr}{DMA\_MemMapPtr}}
{\footnotesize\ttfamily typedef  struct \mbox{\hyperlink{struct_d_m_a___type}{DMA\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gaf500b02a8cf36350d74bcb8c7a924b5d}{DMA\+\_\+\+Mem\+Map\+Ptr}}}

