// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.3
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sobel_ip,hls_ip_2013_3,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.729000,HLS_SYN_LAT=260,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

module sobel_ip (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sub_in_address0,
        sub_in_ce0,
        sub_in_q0,
        sub_out_address0,
        sub_out_ce0,
        sub_out_we0,
        sub_out_d0
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] sub_in_address0;
output   sub_in_ce0;
input  [31:0] sub_in_q0;
output  [3:0] sub_out_address0;
output   sub_out_ce0;
output   sub_out_we0;
output  [31:0] sub_out_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] sub_in_address0;
reg sub_in_ce0;
reg[3:0] sub_out_address0;
reg sub_out_ce0;
reg sub_out_we0;
reg[31:0] sub_out_d0;
reg   [5:0] ap_CS_fsm = 6'b000000;
reg   [3:0] i_1_reg_620;
wire   [7:0] grp_fu_653_p4;
reg   [7:0] reg_663;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] exitcond2_reg_5545;
wire   [1:0] i_2_fu_677_p2;
reg   [1:0] i_2_reg_5226;
wire   [4:0] tmp_fu_695_p2;
reg   [4:0] tmp_reg_5231;
wire   [0:0] exitcond1_fu_671_p2;
wire   [5:0] tmp_cast_fu_701_p1;
reg   [5:0] tmp_cast_reg_5236;
wire   [3:0] j_cast_cast_fu_705_p1;
reg   [3:0] j_cast_cast_reg_5252;
wire   [1:0] j_1_fu_715_p2;
reg   [1:0] j_1_reg_5260;
wire   [0:0] exitcond3_fu_709_p2;
reg   [31:0] sub_in_load_reg_5270;
wire   [5:0] p_addr1_fu_743_p2;
reg   [5:0] p_addr1_reg_5275;
wire   [31:0] Gx_q0;
reg   [31:0] Gx_load_reg_5285;
wire   [31:0] Gy_q0;
reg   [31:0] Gy_load_reg_5295;
reg   [31:0] Gx_load_1_reg_5325;
reg   [31:0] Gy_load_1_reg_5335;
wire   [31:0] Gx_q1;
reg   [31:0] Gx_load_2_reg_5345;
wire   [31:0] Gy_q1;
reg   [31:0] Gy_load_2_reg_5355;
reg   [31:0] Gx_load_3_reg_5385;
reg   [31:0] Gy_load_3_reg_5395;
reg   [31:0] Gx_load_4_reg_5405;
reg   [31:0] Gy_load_4_reg_5415;
reg   [31:0] Gx_load_5_reg_5445;
reg   [31:0] Gy_load_5_reg_5455;
reg   [31:0] Gx_load_6_reg_5465;
reg   [31:0] Gy_load_6_reg_5475;
reg   [31:0] Gx_load_7_reg_5505;
reg   [31:0] Gy_load_7_reg_5515;
reg   [31:0] Gx_load_8_reg_5525;
reg   [31:0] Gy_load_8_reg_5535;
wire   [0:0] exitcond2_fu_780_p2;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_5545_pp0_it1;
wire   [3:0] i_3_fu_786_p2;
reg   [3:0] i_3_reg_5549;
wire   [2:0] tmp_48_fu_792_p1;
reg   [2:0] tmp_48_reg_5562;
wire   [3:0] adjSize2_fu_796_p3;
reg   [3:0] adjSize2_reg_5572;
reg   [3:0] ap_reg_ppstg_adjSize2_reg_5572_pp0_it1;
wire   [1:0] tmp_54_fu_826_p1;
reg   [1:0] tmp_54_reg_5582;
reg   [4:0] tmp_55_reg_5588;
reg   [0:0] tmp_57_reg_5593;
wire   [7:0] grp_fu_633_p4;
reg   [7:0] call_get_range860_part_reg_5598;
reg   [7:0] ap_reg_ppstg_call_get_range860_part_reg_5598_pp0_it1;
wire   [7:0] grp_fu_643_p4;
reg   [7:0] call_get_range872_part_reg_5603;
wire   [0:0] sel_tmp2_fu_860_p2;
reg   [0:0] sel_tmp2_reg_5608;
reg   [0:0] ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1;
wire   [6:0] tmp_38_0_1_cast_fu_873_p1;
reg   [6:0] tmp_38_0_1_cast_reg_5720;
wire   [1:0] tmp_59_fu_914_p1;
reg   [1:0] tmp_59_reg_5730;
reg   [4:0] tmp_60_reg_5736;
reg   [0:0] tmp_62_reg_5741;
wire   [31:0] tmp_55_0_1_fu_972_p1;
wire   [1:0] tmp_100_fu_1034_p1;
reg   [1:0] tmp_100_reg_5757;
reg   [4:0] tmp_101_reg_5763;
reg   [0:0] tmp_103_reg_5768;
wire   [31:0] tmp_62_0_1_fu_1092_p1;
wire   [1:0] tmp_105_fu_1154_p1;
reg   [1:0] tmp_105_reg_5784;
reg   [4:0] tmp_106_reg_5790;
reg   [0:0] tmp_108_reg_5795;
wire   [31:0] grp_fu_976_p2;
reg   [31:0] tmp_58_0_1_reg_5800;
wire   [31:0] grp_fu_981_p2;
reg   [31:0] tmp_59_0_1_reg_5805;
wire   [31:0] tmp_41_1_1_fu_1223_p1;
wire   [1:0] tmp_110_fu_1274_p1;
reg   [1:0] tmp_110_reg_5821;
reg   [4:0] tmp_111_reg_5827;
reg   [0:0] tmp_113_reg_5832;
wire   [31:0] tmp_55_1_1_2_fu_1296_p1;
reg   [31:0] tmp_55_1_1_2_reg_5837;
wire   [31:0] grp_fu_1096_p2;
reg   [31:0] tmp_65_0_1_reg_5843;
wire   [31:0] grp_fu_1101_p2;
reg   [31:0] tmp_66_0_1_reg_5848;
wire   [1:0] tmp_72_fu_1322_p1;
reg   [1:0] tmp_72_reg_5853;
reg   [5:0] tmp_73_reg_5859;
reg   [0:0] tmp_75_reg_5864;
wire   [31:0] tmp_48_1_1_fu_1380_p1;
wire   [7:0] tmp_38_0_2_cast_fu_1432_p1;
reg   [7:0] tmp_38_0_2_cast_reg_5880;
wire   [1:0] tmp_77_fu_1473_p1;
reg   [1:0] tmp_77_reg_5890;
reg   [5:0] tmp_78_reg_5896;
reg   [0:0] tmp_80_reg_5901;
wire   [31:0] grp_fu_1227_p2;
reg   [31:0] tmp_44_1_1_reg_5906;
wire   [31:0] grp_fu_1232_p2;
reg   [31:0] tmp_45_1_1_reg_5911;
wire   [31:0] tmp_55_1_1_fu_1531_p1;
wire   [31:0] grp_fu_1300_p2;
reg   [31:0] tmp_59_1_1_2_reg_5922;
wire   [31:0] tmp_55_0_2_fu_1581_p1;
wire   [31:0] grp_fu_1384_p2;
reg   [31:0] tmp_51_1_1_reg_5938;
wire   [31:0] grp_fu_1389_p2;
reg   [31:0] tmp_52_1_1_reg_5943;
wire   [1:0] tmp_115_fu_1643_p1;
reg   [1:0] tmp_115_reg_5948;
reg   [5:0] tmp_116_reg_5954;
reg   [0:0] tmp_118_reg_5959;
wire   [31:0] tmp_62_0_2_fu_1701_p1;
wire   [31:0] grp_fu_1535_p2;
reg   [31:0] tmp_58_1_1_reg_5970;
wire   [31:0] grp_fu_1540_p2;
reg   [31:0] tmp_59_1_1_reg_5975;
wire   [1:0] tmp_125_fu_1763_p1;
reg   [1:0] tmp_125_reg_5985;
reg   [5:0] tmp_126_reg_5991;
reg   [0:0] tmp_128_reg_5996;
wire   [31:0] grp_fu_1585_p2;
reg   [31:0] tmp_58_0_2_reg_6001;
wire   [31:0] grp_fu_1590_p2;
reg   [31:0] tmp_59_0_2_reg_6006;
wire   [31:0] tmp_41_1_2_fu_1821_p1;
wire   [31:0] grp_fu_1705_p2;
reg   [31:0] tmp_65_0_2_reg_6022;
wire   [31:0] grp_fu_1710_p2;
reg   [31:0] tmp_66_0_2_reg_6027;
wire   [31:0] tmp_55_1_2_fu_1914_p1;
wire   [1:0] tmp_67_fu_1945_p1;
reg   [1:0] tmp_67_reg_6043;
reg   [5:0] tmp_68_reg_6049;
reg   [0:0] tmp_70_reg_6054;
wire   [31:0] tmp_48_0_2_1_fu_1967_p1;
wire   [31:0] tmp_55_0_2_1_fu_1981_p1;
reg   [31:0] tmp_55_0_2_1_reg_6065;
wire   [31:0] tmp_62_0_2_1_fu_1995_p1;
reg   [31:0] tmp_62_0_2_1_reg_6073;
wire   [31:0] grp_fu_1825_p2;
reg   [31:0] tmp_44_1_2_reg_6081;
wire   [31:0] grp_fu_1830_p2;
reg   [31:0] tmp_45_1_2_reg_6086;
wire   [1:0] tmp_82_fu_2064_p1;
reg   [1:0] tmp_82_reg_6101;
reg   [5:0] tmp_83_reg_6107;
wire   [31:0] grp_fu_1918_p2;
reg   [31:0] tmp_58_1_2_reg_6112;
wire   [31:0] grp_fu_1923_p2;
reg   [31:0] tmp_59_1_2_reg_6117;
wire   [31:0] tmp_48_1_2_1_fu_2078_p1;
reg   [31:0] tmp_48_1_2_1_reg_6122;
reg   [7:0] call_get_range944_part_reg_6130;
wire   [7:0] tmp_71_fu_2124_p1;
reg   [7:0] tmp_71_reg_6135;
wire   [31:0] grp_fu_1971_p2;
reg   [31:0] tmp_51_0_2_1_reg_6140;
wire   [31:0] grp_fu_1976_p2;
reg   [31:0] tmp_52_0_2_1_reg_6145;
wire   [31:0] grp_fu_1985_p2;
reg   [31:0] tmp_58_0_2_1_reg_6150;
wire   [31:0] grp_fu_1990_p2;
reg   [31:0] tmp_59_0_2_1_reg_6155;
wire   [31:0] grp_fu_1999_p2;
reg   [31:0] tmp_65_0_2_1_reg_6160;
wire   [1:0] tmp_120_fu_2183_p1;
reg   [1:0] tmp_120_reg_6170;
reg   [5:0] tmp_121_reg_6176;
reg   [0:0] tmp_123_reg_6181;
wire   [31:0] tmp_55_1_2_1_fu_2205_p1;
reg   [31:0] tmp_55_1_2_1_reg_6186;
wire   [31:0] tmp_55_1_2_2_fu_2226_p1;
reg   [31:0] tmp_55_1_2_2_reg_6194;
wire   [31:0] tmp_48_0_2_fu_2235_p1;
wire   [31:0] grp_fu_2047_p2;
reg   [31:0] tmp_66_0_2_1_reg_6206;
wire   [31:0] grp_fu_2051_p2;
reg   [31:0] tmp_58_0_2_2_reg_6211;
wire   [31:0] grp_fu_2055_p2;
reg   [31:0] tmp_59_0_2_2_reg_6216;
wire   [31:0] tmp_62_0_2_2_fu_2284_p1;
reg   [31:0] tmp_62_0_2_2_reg_6221;
wire   [31:0] grp_fu_2082_p2;
reg   [31:0] tmp_51_1_2_1_reg_6234;
wire   [31:0] grp_fu_2087_p2;
reg   [31:0] tmp_52_1_2_1_reg_6239;
wire   [3:0] tmp_1_fu_2333_p2;
reg   [3:0] tmp_1_reg_6244;
wire   [1:0] tmp_19_fu_2357_p1;
reg   [1:0] tmp_19_reg_6252;
reg   [5:0] tmp_22_reg_6258;
reg   [0:0] tmp_24_reg_6263;
wire   [3:0] tmp_64_fu_2428_p2;
reg   [3:0] tmp_64_reg_6273;
reg   [0:0] tmp_99_reg_6279;
wire   [31:0] tmp_48_1_2_fu_2482_p1;
wire   [31:0] grp_fu_2208_p2;
reg   [31:0] tmp_58_1_2_1_reg_6290;
wire   [31:0] grp_fu_2213_p2;
reg   [31:0] tmp_59_1_2_1_reg_6295;
wire   [31:0] grp_fu_2218_p2;
reg   [31:0] tmp_44_1_2_2_reg_6300;
wire   [31:0] grp_fu_2222_p2;
reg   [31:0] tmp_45_1_2_2_reg_6305;
wire   [31:0] grp_fu_2230_p2;
reg   [31:0] tmp_58_1_2_2_reg_6310;
wire   [7:0] tmp_11_cast_fu_2511_p1;
reg   [7:0] tmp_11_cast_reg_6315;
wire   [1:0] tmp_30_fu_2552_p1;
reg   [1:0] tmp_30_reg_6325;
reg   [5:0] tmp_31_reg_6331;
reg   [0:0] tmp_33_reg_6336;
wire   [31:0] tmp_62_0_0_1_fu_2574_p1;
reg   [31:0] tmp_62_0_0_1_reg_6341;
wire   [31:0] grp_fu_2238_p2;
reg   [31:0] tmp_51_0_2_reg_6351;
wire   [31:0] grp_fu_2243_p2;
reg   [31:0] tmp_52_0_2_reg_6356;
wire   [31:0] grp_fu_2288_p2;
reg   [31:0] tmp_65_0_2_2_reg_6361;
wire   [31:0] grp_fu_2293_p2;
reg   [31:0] tmp_66_0_2_2_reg_6366;
wire   [31:0] grp_fu_2329_p2;
reg   [31:0] tmp_59_1_2_2_reg_6371;
wire   [31:0] tmp_26_fu_2639_p1;
wire   [31:0] grp_fu_2434_p2;
reg   [31:0] tmp_51_0_2_2_reg_6389;
wire   [1:0] tmp_92_fu_2715_p1;
reg   [1:0] tmp_92_reg_6394;
reg   [5:0] tmp_93_reg_6400;
reg   [0:0] tmp_95_reg_6405;
wire   [31:0] grp_fu_2486_p2;
reg   [31:0] tmp_51_1_2_reg_6410;
wire   [31:0] grp_fu_2491_p2;
reg   [31:0] tmp_52_1_2_reg_6415;
wire   [31:0] grp_fu_2496_p2;
reg   [31:0] tmp_44_1_2_1_reg_6420;
wire   [31:0] grp_fu_2500_p2;
reg   [31:0] tmp_45_1_2_1_reg_6425;
wire   [31:0] tmp_34_fu_2773_p1;
reg   [31:0] tmp_34_reg_6430;
wire   [31:0] grp_fu_2578_p2;
reg   [31:0] tmp_65_0_0_1_reg_6440;
wire   [31:0] grp_fu_2583_p2;
reg   [31:0] tmp_66_0_0_1_reg_6445;
wire   [31:0] grp_fu_2588_p2;
reg   [31:0] tmp_58_0_0_2_reg_6450;
wire   [31:0] grp_fu_2593_p2;
reg   [31:0] tmp_44_1_reg_6455;
wire   [31:0] grp_fu_2598_p2;
reg   [31:0] tmp_45_1_reg_6460;
wire   [1:0] tmp_6_fu_2850_p1;
reg   [1:0] tmp_6_reg_6470;
reg   [5:0] tmp_11_reg_6476;
reg   [0:0] tmp_13_reg_6481;
wire   [31:0] grp_fu_2643_p2;
reg   [31:0] tmp_27_reg_6486;
wire   [31:0] grp_fu_2648_p2;
reg   [31:0] tmp_28_reg_6491;
wire   [31:0] grp_fu_2684_p2;
reg   [31:0] tmp_51_0_0_1_reg_6496;
wire   [31:0] grp_fu_2689_p2;
reg   [31:0] tmp_52_0_0_1_reg_6501;
wire   [31:0] grp_fu_2694_p2;
reg   [31:0] tmp_59_0_0_2_reg_6506;
wire   [31:0] tmp_55_1_fu_2908_p1;
reg   [31:0] tmp_55_1_reg_6511;
wire   [31:0] grp_fu_2777_p2;
reg   [31:0] tmp_35_reg_6531;
wire   [31:0] grp_fu_2782_p2;
reg   [31:0] tmp_36_reg_6536;
wire   [31:0] sumx2_3_0_0_1_fu_3019_p2;
reg   [31:0] sumx2_3_0_0_1_reg_6541;
wire   [31:0] sumy2_3_0_0_1_fu_3025_p2;
reg   [31:0] sumy2_3_0_0_1_reg_6546;
wire   [31:0] grp_fu_2797_p2;
reg   [31:0] tmp_51_0_0_2_reg_6551;
wire   [1:0] tmp_41_fu_3036_p1;
reg   [1:0] tmp_41_reg_6556;
reg   [5:0] tmp_43_reg_6562;
reg   [0:0] tmp_45_reg_6567;
wire   [31:0] tmp_55_1_0_1_fu_3058_p1;
reg   [31:0] tmp_55_1_0_1_reg_6572;
wire   [31:0] tmp_55_1_0_2_fu_3076_p1;
wire   [31:0] tmp_15_fu_3126_p1;
wire   [31:0] sumx3_3_0_0_1_fu_3164_p2;
reg   [31:0] sumx3_3_0_0_1_reg_6592;
wire   [31:0] sumy3_3_0_0_1_fu_3169_p2;
reg   [31:0] sumy3_3_0_0_1_reg_6597;
wire   [31:0] sumx2_3_0_1_fu_3233_p2;
reg   [31:0] sumx2_3_0_1_reg_6607;
wire   [31:0] sumy2_3_0_1_fu_3238_p2;
reg   [31:0] sumy2_3_0_1_reg_6612;
wire   [31:0] grp_fu_2912_p2;
reg   [31:0] tmp_58_1_reg_6617;
wire   [31:0] grp_fu_2917_p2;
reg   [31:0] tmp_59_1_reg_6622;
wire   [31:0] grp_fu_2922_p2;
reg   [31:0] tmp_51_1_0_1_reg_6627;
wire   [31:0] grp_fu_2927_p2;
reg   [31:0] tmp_52_1_0_1_reg_6632;
wire   [31:0] grp_fu_2971_p2;
reg   [31:0] tmp_44_1_0_2_reg_6637;
wire   [31:0] tmp_62_0_0_2_fu_3287_p1;
reg   [31:0] tmp_62_0_0_2_reg_6642;
wire   [31:0] sumx2_3_1_0_1_fu_3332_p2;
reg   [31:0] sumx2_3_1_0_1_reg_6657;
wire   [31:0] sumy2_3_1_0_1_fu_3338_p2;
reg   [31:0] sumy2_3_1_0_1_reg_6662;
wire   [31:0] grp_fu_3072_p2;
reg   [31:0] tmp_45_1_0_2_reg_6667;
wire   [31:0] grp_fu_3080_p2;
reg   [31:0] tmp_58_1_0_2_reg_6672;
wire   [31:0] grp_fu_3085_p2;
reg   [31:0] tmp_59_1_0_2_reg_6677;
wire   [31:0] grp_fu_3130_p2;
reg   [31:0] tmp_16_reg_6682;
wire   [31:0] grp_fu_3135_p2;
reg   [31:0] tmp_17_reg_6687;
wire   [31:0] grp_fu_3174_p2;
reg   [31:0] tmp_52_0_0_2_reg_6692;
reg   [7:0] call_get_range656_part_reg_6697;
wire   [31:0] tmp_55_0_1_1_fu_3344_p1;
reg   [31:0] tmp_55_0_1_1_reg_6702;
wire   [31:0] tmp_62_0_1_1_fu_3358_p1;
reg   [31:0] tmp_62_0_1_1_reg_6710;
wire   [1:0] tmp_65_fu_3377_p1;
reg   [1:0] tmp_65_reg_6718;
wire   [31:0] grp_fu_3243_p2;
reg   [31:0] tmp_51_1_0_2_reg_6729;
wire   [31:0] grp_fu_3247_p2;
reg   [31:0] tmp_52_1_0_2_reg_6734;
wire   [31:0] sumx2_3_1_1_fu_3436_p2;
reg   [31:0] sumx2_3_1_1_reg_6739;
wire   [31:0] sumy2_3_1_1_fu_3441_p2;
reg   [31:0] sumy2_3_1_1_reg_6744;
wire   [31:0] sumx1_3_0_0_2_fu_3494_p2;
reg   [31:0] sumx1_3_0_0_2_reg_6749;
wire   [31:0] sumy1_3_0_0_2_fu_3499_p2;
reg   [31:0] sumy1_3_0_0_2_reg_6754;
wire   [31:0] sumx3_3_0_0_2_fu_3504_p2;
reg   [31:0] sumx3_3_0_0_2_reg_6759;
wire   [31:0] sumy3_3_0_0_2_fu_3510_p2;
reg   [31:0] sumy3_3_0_0_2_reg_6764;
wire   [1:0] tmp_49_fu_3533_p1;
reg   [1:0] tmp_49_reg_6769;
reg   [4:0] tmp_50_reg_6775;
reg   [0:0] tmp_52_reg_6780;
wire   [31:0] tmp_48_0_1_1_fu_3555_p1;
wire   [31:0] tmp_62_0_1_2_fu_3608_p1;
reg   [31:0] tmp_62_0_1_2_reg_6791;
wire   [31:0] grp_fu_3305_p2;
reg   [31:0] tmp_51_1_reg_6799;
wire   [31:0] grp_fu_3310_p2;
reg   [31:0] tmp_52_1_reg_6804;
wire   [31:0] sumx0_3_1_0_1_fu_3618_p2;
reg   [31:0] sumx0_3_1_0_1_reg_6809;
wire   [31:0] sumx2_3_0_1_1_fu_3713_p2;
reg   [31:0] sumx2_3_0_1_1_reg_6819;
wire   [31:0] sumy2_3_0_1_1_fu_3719_p2;
reg   [31:0] sumy2_3_0_1_1_reg_6824;
wire   [31:0] sumx3_3_0_1_1_fu_3725_p2;
reg   [31:0] sumx3_3_0_1_1_reg_6829;
wire   [31:0] sumy3_3_0_1_1_fu_3731_p2;
reg   [31:0] sumy3_3_0_1_1_reg_6834;
wire   [31:0] sumy0_3_1_0_1_fu_3767_p2;
reg   [31:0] sumy0_3_1_0_1_reg_6839;
wire   [31:0] sumx1_3_1_0_2_fu_3815_p2;
reg   [31:0] sumx1_3_1_0_2_reg_6844;
wire   [31:0] sumy1_3_1_0_2_fu_3820_p2;
reg   [31:0] sumy1_3_1_0_2_reg_6849;
wire   [31:0] sumx0_3_1_1_fu_3825_p2;
reg   [31:0] sumx0_3_1_1_reg_6854;
wire   [31:0] tmp_55_1_1_1_fu_3830_p1;
reg   [31:0] tmp_55_1_1_1_reg_6859;
wire   [31:0] tmp_48_0_1_fu_3879_p1;
wire   [31:0] grp_fu_3558_p2;
reg   [31:0] tmp_51_0_1_1_reg_6873;
wire   [31:0] grp_fu_3563_p2;
reg   [31:0] tmp_52_0_1_1_reg_6878;
wire   [31:0] grp_fu_3568_p2;
reg   [31:0] tmp_51_0_1_2_reg_6883;
wire   [31:0] sumy0_3_1_1_fu_3931_p2;
reg   [31:0] sumy0_3_1_1_reg_6888;
wire   [31:0] sumx1_3_1_1_fu_3942_p2;
reg   [31:0] sumx1_3_1_1_reg_6893;
wire   [31:0] sumy1_3_1_1_fu_3947_p2;
reg   [31:0] sumy1_3_1_1_reg_6898;
wire   [31:0] sumx0_3_1_1_1_fu_3952_p2;
reg   [31:0] sumx0_3_1_1_1_reg_6903;
wire   [31:0] grp_fu_3629_p2;
reg   [31:0] tmp_45_1_1_1_reg_6908;
wire   [31:0] tmp_48_1_1_1_fu_3958_p1;
reg   [31:0] tmp_48_1_1_1_reg_6913;
wire   [31:0] grp_fu_3737_p2;
reg   [31:0] tmp_52_0_1_2_reg_6921;
wire   [31:0] sumx2_3_0_1_2_fu_3978_p2;
reg   [31:0] sumx2_3_0_1_2_reg_6926;
wire   [31:0] sumy2_3_0_1_2_fu_3984_p2;
reg   [31:0] sumy2_3_0_1_2_reg_6931;
wire   [31:0] sumy0_3_1_1_1_fu_4008_p2;
reg   [31:0] sumy0_3_1_1_1_reg_6936;
wire   [31:0] sumx2_3_1_1_1_fu_4017_p2;
reg   [31:0] sumx2_3_1_1_1_reg_6941;
wire   [31:0] sumy2_3_1_1_1_fu_4023_p2;
reg   [31:0] sumy2_3_1_1_1_reg_6946;
wire   [31:0] sumx1_3_0_1_fu_4049_p2;
reg   [31:0] sumx1_3_0_1_reg_6951;
wire   [31:0] sumy1_3_0_1_fu_4055_p2;
reg   [31:0] sumy1_3_0_1_reg_6956;
wire   [31:0] sumx3_3_0_1_2_fu_4085_p2;
reg   [31:0] sumx3_3_0_1_2_reg_6961;
wire   [31:0] sumy3_3_0_1_2_fu_4091_p2;
reg   [31:0] sumy3_3_0_1_2_reg_6966;
wire   [31:0] sumx2_3_0_2_1_fu_4121_p2;
reg   [31:0] sumx2_3_0_2_1_reg_6971;
wire   [31:0] sumy2_3_0_2_1_fu_4126_p2;
reg   [31:0] sumy2_3_0_2_1_reg_6976;
wire   [31:0] sumx1_3_1_1_1_fu_4137_p2;
reg   [31:0] sumx1_3_1_1_1_reg_6981;
wire   [31:0] sumy2_3_1_2_fu_4173_p2;
reg   [31:0] sumy2_3_1_2_reg_6986;
wire   [31:0] sumx1_3_0_1_2_fu_4214_p2;
reg   [31:0] sumx1_3_0_1_2_reg_6991;
wire   [31:0] sumy1_3_0_1_2_fu_4219_p2;
reg   [31:0] sumy1_3_0_1_2_reg_6996;
wire   [31:0] sumx3_3_0_2_1_fu_4272_p2;
reg   [31:0] sumx3_3_0_2_1_reg_7001;
wire   [31:0] sumy3_3_0_2_1_fu_4277_p2;
reg   [31:0] sumy3_3_0_2_1_reg_7006;
wire   [31:0] sumy2_2_0_2_2_fu_4296_p3;
reg   [31:0] sumy2_2_0_2_2_reg_7011;
wire   [31:0] sumx2_2_0_2_2_fu_4303_p3;
reg   [31:0] sumx2_2_0_2_2_reg_7018;
wire   [31:0] sumy1_3_1_1_1_fu_4328_p2;
reg   [31:0] sumy1_3_1_1_1_reg_7025;
wire   [31:0] sumx0_3_1_1_2_fu_4334_p2;
reg   [31:0] sumx0_3_1_1_2_reg_7030;
wire   [31:0] sumy0_3_1_1_2_fu_4340_p2;
reg   [31:0] sumy0_3_1_1_2_reg_7035;
wire   [31:0] sumy2_3_1_2_2_fu_4368_p2;
reg   [31:0] sumy2_3_1_2_2_reg_7040;
wire   [31:0] sumx1_3_0_2_1_fu_4409_p2;
reg   [31:0] sumx1_3_0_2_1_reg_7045;
wire   [31:0] sumy1_3_0_2_1_fu_4414_p2;
reg   [31:0] sumy1_3_0_2_1_reg_7050;
wire   [31:0] sumx3_2_0_2_2_fu_4441_p3;
reg   [31:0] sumx3_2_0_2_2_reg_7055;
wire   [31:0] sumy3_2_0_2_2_fu_4448_p3;
reg   [31:0] sumy3_2_0_2_2_reg_7062;
wire   [31:0] sum2_fu_4489_p2;
reg   [31:0] sum2_reg_7069;
wire   [0:0] icmp1_fu_4505_p2;
reg   [0:0] icmp1_reg_7074;
wire   [31:0] sumx1_3_1_1_2_fu_4541_p2;
reg   [31:0] sumx1_3_1_1_2_reg_7079;
wire   [31:0] sumy1_3_1_1_2_fu_4547_p2;
reg   [31:0] sumy1_3_1_1_2_reg_7084;
wire   [31:0] sumx2_3_1_1_2_fu_4553_p2;
reg   [31:0] sumx2_3_1_1_2_reg_7089;
wire   [31:0] sumx0_3_1_2_1_fu_4583_p2;
reg   [31:0] sumx0_3_1_2_1_reg_7094;
wire   [31:0] sumy0_3_1_2_1_fu_4588_p2;
reg   [31:0] sumy0_3_1_2_1_reg_7099;
wire   [31:0] sumx1_3_0_2_2_fu_4609_p2;
reg   [31:0] sumx1_3_0_2_2_reg_7104;
wire   [31:0] sumy1_3_0_2_2_fu_4614_p2;
reg   [31:0] sumy1_3_0_2_2_reg_7109;
wire   [31:0] sum3_fu_4654_p2;
reg   [31:0] sum3_reg_7114;
wire   [31:0] sum2_1_fu_4665_p3;
reg   [31:0] sum2_1_reg_7119;
wire   [0:0] icmp2_fu_4682_p2;
reg   [0:0] icmp2_reg_7124;
wire   [31:0] sumx1_3_1_2_1_fu_4754_p2;
reg   [31:0] sumx1_3_1_2_1_reg_7129;
wire   [31:0] sumy1_3_1_2_1_fu_4759_p2;
reg   [31:0] sumy1_3_1_2_1_reg_7134;
wire   [31:0] sumx2_3_1_2_1_fu_4764_p2;
reg   [31:0] sumx2_3_1_2_1_reg_7139;
wire   [31:0] sumy0_2_1_2_2_fu_4779_p3;
reg   [31:0] sumy0_2_1_2_2_reg_7144;
wire   [31:0] sumx0_2_1_2_2_fu_4786_p3;
reg   [31:0] sumx0_2_1_2_2_reg_7151;
wire   [31:0] grp_fu_4364_p2;
reg   [31:0] tmp_51_1_2_2_reg_7158;
wire   [31:0] sum1_fu_4845_p2;
reg   [31:0] sum1_reg_7163;
reg   [23:0] tmp_86_reg_7168;
wire   [31:0] tmp1_fu_4884_p2;
reg   [31:0] tmp1_reg_7173;
wire   [31:0] sumx1_3_1_2_2_fu_4908_p2;
reg   [31:0] sumx1_3_1_2_2_reg_7178;
wire   [31:0] sumy1_3_1_2_2_fu_4913_p2;
reg   [31:0] sumy1_3_1_2_2_reg_7183;
wire   [31:0] sumx2_2_1_2_2_fu_4930_p3;
reg   [31:0] sumx2_2_1_2_2_reg_7188;
wire   [31:0] sum0_s_fu_4971_p2;
reg   [31:0] sum0_s_reg_7194;
wire   [0:0] abscond4_1_fu_4977_p2;
reg   [0:0] abscond4_1_reg_7199;
wire   [31:0] abs5_1_fu_4995_p3;
reg   [31:0] abs5_1_reg_7204;
wire   [0:0] icmp3_fu_5013_p2;
reg   [0:0] icmp3_reg_7209;
wire   [31:0] sum1_s_fu_5105_p2;
reg   [31:0] sum1_s_reg_7214;
wire   [31:0] sum0_1_1_fu_5132_p3;
reg   [31:0] sum0_1_1_reg_7219;
reg   [23:0] tmp_131_reg_7224;
wire   [0:0] icmp5_fu_5159_p2;
reg   [0:0] icmp5_reg_7229;
wire   [31:0] p_op8_1_fu_5165_p2;
reg   [31:0] p_op8_1_reg_7234;
reg   [3:0] Gx_address0;
reg    Gx_ce0;
reg    Gx_we0;
wire   [31:0] Gx_d0;
reg   [3:0] Gx_address1;
reg    Gx_ce1;
reg   [3:0] Gy_address0;
reg    Gy_ce0;
reg    Gy_we0;
wire   [31:0] Gy_d0;
reg   [3:0] Gy_address1;
reg    Gy_ce1;
reg   [1:0] i_reg_597;
reg   [1:0] j_reg_608;
reg   [3:0] i_1_phi_fu_624_p4;
wire   [63:0] tmp_9_fu_734_p1;
wire   [63:0] tmp_10_fu_766_p1;
wire   [63:0] tmp_47_fu_774_p1;
wire   [63:0] gepindex853_cast_fu_804_p1;
wire   [63:0] gepindex2627_cast_fu_903_p1;
wire   [63:0] gepindex2639_cast_fu_1012_p1;
wire   [63:0] gepindex2819_cast_fu_1143_p1;
wire   [63:0] gepindex2831_cast_fu_1263_p1;
wire   [63:0] gepindex2843_cast_fu_1420_p1;
wire   [63:0] gepindex2711_cast_fu_1462_p1;
wire   [63:0] gepindex2723_cast_fu_1621_p1;
wire   [63:0] gepindex2891_cast_fu_1752_p1;
wire   [63:0] gepindex2915_cast_fu_1861_p1;
wire   [63:0] gepindex2735_cast_fu_1873_p1;
wire   [63:0] gepindex2927_cast_fu_2011_p1;
wire   [63:0] gepindex2699_cast_fu_2042_p1;
wire   [63:0] gepindex2771_cast_fu_2161_p1;
wire   [63:0] gepindex2903_cast_fu_2324_p1;
wire   [63:0] gepindex2591_cast_fu_2423_p1;
wire   [63:0] gepindex2567_cast_fu_2541_p1;
wire   [63:0] gepindex2579_cast_fu_2679_p1;
wire   [63:0] gepindex2783_cast_fu_2828_p1;
wire   [63:0] gepindex2795_cast_fu_2966_p1;
wire   [63:0] gepindex2_cast_fu_3002_p1;
wire   [63:0] gepindex2603_cast_fu_3228_p1;
wire   [63:0] gepindex649_cast_fu_3301_p1;
wire   [63:0] gepindex2687_cast_fu_3391_p1;
wire   [63:0] gepindex2615_cast_fu_3672_p1;
wire   [63:0] tmp_21_fu_5049_p1;
wire   [63:0] tmp_31_1_fu_5219_p1;
wire   [31:0] tmp_20_fu_5043_p2;
wire   [31:0] tmp_30_1_fu_5212_p2;
wire   [3:0] p_shl_fu_683_p3;
wire   [4:0] p_shl_cast_fu_691_p1;
wire   [4:0] i_cast_fu_667_p1;
wire   [4:0] tmp3_fu_721_p3;
wire   [4:0] tmp_8_fu_729_p2;
wire   [5:0] tmp_trn_cast_fu_739_p1;
wire   [3:0] tmp4_fu_748_p2;
wire   [4:0] tmp865_cast_fu_757_p0;
wire   [5:0] tmp865_cast_fu_757_p1;
wire   [5:0] tmp_7_fu_761_p2;
wire   [31:0] tmp_47_fu_774_p0;
wire   [5:0] tmp_37_0_1_fu_809_p3;
wire   [6:0] tmp_37_0_1_cast_fu_816_p1;
wire   [6:0] tmp_53_0_1_fu_820_p2;
wire   [0:0] sel_tmp_fu_848_p2;
wire   [0:0] sel_tmp1_fu_854_p2;
wire   [5:0] tmp_38_0_1_fu_866_p3;
wire   [8:0] mem_index_gep6_fu_880_p0;
wire   [8:0] mem_index_gep6_fu_880_p2;
wire   [9:0] adjSize621_cast_fu_886_p1;
wire   [9:0] gepindex12_fu_890_p2;
wire   [9:0] gepindex13_fu_896_p3;
wire   [6:0] tmp_60_0_1_fu_908_p2;
wire   [4:0] start_pos5_fu_936_p3;
wire   [4:0] end_pos5_fu_947_p3;
wire   [63:0] start_pos630_cast_fu_943_p1;
wire   [63:0] end_pos631963_cast_fu_954_p1;
wire   [31:0] call_get_range5_fu_958_p4;
wire   [7:0] tmp_58_fu_968_p1;
wire   [31:0] grp_fu_976_p0;
wire   [7:0] grp_fu_976_p1;
wire   [31:0] grp_fu_981_p0;
wire   [7:0] grp_fu_981_p1;
wire   [8:0] mem_index_gep7_fu_989_p0;
wire   [8:0] mem_index_gep7_fu_989_p2;
wire   [9:0] adjSize633_cast_fu_995_p1;
wire   [9:0] gepindex14_fu_999_p2;
wire   [9:0] gepindex15_fu_1005_p3;
wire   [5:0] tmp_34_1_1_fu_1017_p3;
wire   [6:0] tmp_34_1_1_cast_fu_1024_p1;
wire   [6:0] tmp_39_1_1_fu_1028_p2;
wire   [4:0] start_pos6_fu_1056_p3;
wire   [4:0] end_pos6_fu_1067_p3;
wire   [63:0] start_pos642_cast_fu_1063_p1;
wire   [63:0] end_pos643964_cast_fu_1074_p1;
wire   [31:0] call_get_range6_fu_1078_p4;
wire   [7:0] tmp_63_fu_1088_p1;
wire   [31:0] grp_fu_1096_p0;
wire   [7:0] grp_fu_1096_p1;
wire   [31:0] grp_fu_1101_p0;
wire   [7:0] grp_fu_1101_p1;
wire   [5:0] tmp_35_1_1_fu_1106_p3;
wire   [8:0] mem_index_gep14_fu_1120_p0;
wire   [8:0] mem_index_gep14_fu_1120_p2;
wire   [9:0] adjSize813_cast_fu_1126_p1;
wire   [9:0] gepindex28_fu_1130_p2;
wire   [9:0] gepindex29_fu_1136_p3;
wire   [6:0] tmp_35_1_1_cast_fu_1113_p1;
wire   [6:0] tmp_46_1_1_fu_1148_p2;
wire   [5:0] tmp_37_1_1_fu_1176_p3;
wire   [4:0] start_pos13_fu_1187_p3;
wire   [4:0] end_pos13_fu_1198_p3;
wire   [63:0] start_pos822_cast_fu_1194_p1;
wire   [63:0] end_pos823979_cast_fu_1205_p1;
wire   [31:0] call_get_range13_fu_1209_p4;
wire   [7:0] tmp_104_fu_1219_p1;
wire   [31:0] grp_fu_1227_p0;
wire   [7:0] grp_fu_1227_p1;
wire   [31:0] grp_fu_1232_p0;
wire   [7:0] grp_fu_1232_p1;
wire   [8:0] mem_index_gep15_fu_1240_p0;
wire   [8:0] mem_index_gep15_fu_1240_p2;
wire   [9:0] adjSize825_cast_fu_1246_p1;
wire   [9:0] gepindex30_fu_1250_p2;
wire   [9:0] gepindex31_fu_1256_p3;
wire   [6:0] tmp_37_1_1_cast_fu_1183_p1;
wire   [6:0] tmp_53_1_1_fu_1268_p2;
wire   [31:0] grp_fu_1300_p0;
wire   [7:0] grp_fu_1300_p1;
wire   [6:0] tmp_37_0_2_fu_1305_p3;
wire   [7:0] tmp_37_0_2_cast_fu_1312_p1;
wire   [7:0] tmp_53_0_2_fu_1316_p2;
wire   [4:0] start_pos14_fu_1344_p3;
wire   [4:0] end_pos14_fu_1355_p3;
wire   [63:0] start_pos834_cast_fu_1351_p1;
wire   [63:0] end_pos835980_cast_fu_1362_p1;
wire   [31:0] call_get_range14_fu_1366_p4;
wire   [7:0] tmp_109_fu_1376_p1;
wire   [31:0] grp_fu_1384_p0;
wire   [7:0] grp_fu_1384_p1;
wire   [31:0] grp_fu_1389_p0;
wire   [7:0] grp_fu_1389_p1;
wire   [8:0] mem_index_gep16_fu_1397_p0;
wire   [8:0] mem_index_gep16_fu_1397_p2;
wire   [9:0] adjSize837_cast_fu_1403_p1;
wire   [9:0] gepindex32_fu_1407_p2;
wire   [9:0] gepindex33_fu_1413_p3;
wire   [6:0] tmp_38_0_2_fu_1425_p3;
wire   [8:0] mem_index_gep9_fu_1439_p0;
wire   [8:0] mem_index_gep9_fu_1439_p2;
wire   [9:0] adjSize705_cast_fu_1445_p1;
wire   [9:0] gepindex18_fu_1449_p2;
wire   [9:0] gepindex19_fu_1455_p3;
wire   [7:0] tmp_60_0_2_fu_1467_p2;
wire   [4:0] start_pos15_fu_1495_p3;
wire   [4:0] end_pos15_fu_1506_p3;
wire   [63:0] start_pos846_cast_fu_1502_p1;
wire   [63:0] end_pos847981_cast_fu_1513_p1;
wire   [31:0] call_get_range15_fu_1517_p4;
wire   [7:0] tmp_114_fu_1527_p1;
wire   [31:0] grp_fu_1535_p0;
wire   [7:0] grp_fu_1535_p1;
wire   [31:0] grp_fu_1540_p0;
wire   [7:0] grp_fu_1540_p1;
wire   [4:0] start_pos9_fu_1545_p3;
wire   [4:0] end_pos9_fu_1556_p3;
wire   [63:0] start_pos714_cast_fu_1552_p1;
wire   [63:0] end_pos715970_cast_fu_1563_p1;
wire   [31:0] call_get_range9_fu_1567_p4;
wire   [7:0] tmp_76_fu_1577_p1;
wire   [31:0] grp_fu_1585_p0;
wire   [7:0] grp_fu_1585_p1;
wire   [31:0] grp_fu_1590_p0;
wire   [7:0] grp_fu_1590_p1;
wire   [8:0] mem_index_gep10_fu_1598_p0;
wire   [8:0] mem_index_gep10_fu_1598_p2;
wire   [9:0] adjSize717_cast_fu_1604_p1;
wire   [9:0] gepindex20_fu_1608_p2;
wire   [9:0] gepindex21_fu_1614_p3;
wire   [6:0] tmp_34_1_2_fu_1626_p3;
wire   [7:0] tmp_34_1_2_cast_fu_1633_p1;
wire   [7:0] tmp_39_1_2_fu_1637_p2;
wire   [4:0] start_pos10_fu_1665_p3;
wire   [4:0] end_pos10_fu_1676_p3;
wire   [63:0] start_pos726_cast_fu_1672_p1;
wire   [63:0] end_pos727971_cast_fu_1683_p1;
wire   [31:0] call_get_range10_fu_1687_p4;
wire   [7:0] tmp_81_fu_1697_p1;
wire   [31:0] grp_fu_1705_p0;
wire   [7:0] grp_fu_1705_p1;
wire   [31:0] grp_fu_1710_p0;
wire   [7:0] grp_fu_1710_p1;
wire   [6:0] tmp_37_1_2_fu_1715_p3;
wire   [8:0] mem_index_gep17_fu_1729_p0;
wire   [8:0] mem_index_gep17_fu_1729_p2;
wire   [9:0] adjSize885_cast_fu_1735_p1;
wire   [9:0] gepindex34_fu_1739_p2;
wire   [9:0] gepindex35_fu_1745_p3;
wire   [7:0] tmp_37_1_2_cast_fu_1722_p1;
wire   [7:0] tmp_53_1_2_fu_1757_p2;
wire   [4:0] start_pos16_fu_1785_p3;
wire   [4:0] end_pos16_fu_1796_p3;
wire   [63:0] start_pos894_cast_fu_1792_p1;
wire   [63:0] end_pos895985_cast_fu_1803_p1;
wire   [31:0] call_get_range16_fu_1807_p4;
wire   [7:0] tmp_119_fu_1817_p1;
wire   [31:0] grp_fu_1825_p0;
wire   [7:0] grp_fu_1825_p1;
wire   [31:0] grp_fu_1830_p0;
wire   [7:0] grp_fu_1830_p1;
wire   [8:0] mem_index_gep19_fu_1838_p0;
wire   [8:0] mem_index_gep19_fu_1838_p2;
wire   [9:0] adjSize909_cast_fu_1844_p1;
wire   [9:0] gepindex38_fu_1848_p2;
wire   [9:0] gepindex39_fu_1854_p3;
wire   [4:0] adjSize1_fu_1866_p3;
wire   [4:0] start_pos18_fu_1878_p3;
wire   [4:0] end_pos18_fu_1889_p3;
wire   [63:0] start_pos918_cast_fu_1885_p1;
wire   [63:0] end_pos919987_cast_fu_1896_p1;
wire   [31:0] call_get_range18_fu_1900_p4;
wire   [7:0] tmp_129_fu_1910_p1;
wire   [31:0] grp_fu_1918_p0;
wire   [7:0] grp_fu_1918_p1;
wire   [31:0] grp_fu_1923_p0;
wire   [7:0] grp_fu_1923_p1;
wire   [6:0] tmp_35_0_2_fu_1928_p3;
wire   [7:0] tmp_35_0_2_cast_fu_1935_p1;
wire   [7:0] tmp_46_0_2_fu_1939_p2;
wire   [31:0] grp_fu_1971_p0;
wire   [7:0] grp_fu_1971_p1;
wire   [31:0] grp_fu_1976_p0;
wire   [7:0] grp_fu_1976_p1;
wire   [31:0] grp_fu_1985_p0;
wire   [7:0] grp_fu_1985_p1;
wire   [31:0] grp_fu_1990_p0;
wire   [7:0] grp_fu_1990_p1;
wire   [31:0] grp_fu_1999_p0;
wire   [7:0] grp_fu_1999_p1;
wire   [4:0] adjSize3_fu_2004_p3;
wire   [8:0] mem_index_gep8_fu_2019_p0;
wire   [8:0] mem_index_gep8_fu_2019_p2;
wire   [9:0] adjSize693_cast_fu_2025_p1;
wire   [9:0] gepindex16_fu_2029_p2;
wire   [9:0] gepindex17_fu_2035_p3;
wire   [31:0] grp_fu_2047_p0;
wire   [7:0] grp_fu_2047_p1;
wire   [31:0] grp_fu_2051_p0;
wire   [7:0] grp_fu_2051_p1;
wire   [31:0] grp_fu_2055_p0;
wire   [7:0] grp_fu_2055_p1;
wire   [7:0] tmp_60_0_2_2_fu_2059_p2;
wire   [31:0] grp_fu_2082_p0;
wire   [7:0] grp_fu_2082_p1;
wire   [31:0] grp_fu_2087_p0;
wire   [7:0] grp_fu_2087_p1;
wire   [4:0] start_pos8_fu_2092_p3;
wire   [4:0] end_pos8_fu_2103_p3;
wire   [63:0] start_pos702_cast_fu_2099_p1;
wire   [63:0] end_pos703969_cast_fu_2110_p1;
wire   [31:0] call_get_range8_fu_2114_p4;
wire   [6:0] adjSize517_cast_fu_2128_p1;
wire   [6:0] mem_index_gep11_fu_2131_p2;
wire   [5:0] tmp_84_fu_2137_p1;
wire   [0:0] addrCmp_fu_2141_p2;
wire   [5:0] gepindex22_fu_2147_p2;
wire   [5:0] gepindex23_fu_2153_p3;
wire   [6:0] tmp_35_1_2_fu_2166_p3;
wire   [7:0] tmp_35_1_2_cast_fu_2173_p1;
wire   [7:0] tmp_46_1_2_fu_2177_p2;
wire   [31:0] grp_fu_2208_p0;
wire   [7:0] grp_fu_2208_p1;
wire   [31:0] grp_fu_2213_p0;
wire   [7:0] grp_fu_2213_p1;
wire   [31:0] grp_fu_2218_p0;
wire   [7:0] grp_fu_2218_p1;
wire   [31:0] grp_fu_2222_p0;
wire   [7:0] grp_fu_2222_p1;
wire   [31:0] grp_fu_2230_p0;
wire   [7:0] grp_fu_2230_p1;
wire   [31:0] grp_fu_2238_p0;
wire   [7:0] grp_fu_2238_p1;
wire   [31:0] grp_fu_2243_p0;
wire   [7:0] grp_fu_2243_p1;
wire   [4:0] start_pos11_fu_2248_p3;
wire   [4:0] end_pos11_fu_2259_p3;
wire   [63:0] start_pos774_cast_fu_2255_p1;
wire   [63:0] end_pos775975_cast_fu_2266_p1;
wire   [31:0] call_get_range11_fu_2270_p4;
wire   [7:0] tmp_85_fu_2280_p1;
wire   [31:0] grp_fu_2288_p0;
wire   [7:0] grp_fu_2288_p1;
wire   [31:0] grp_fu_2293_p0;
wire   [7:0] grp_fu_2293_p1;
wire   [8:0] mem_index_gep18_fu_2301_p0;
wire   [8:0] mem_index_gep18_fu_2301_p2;
wire   [9:0] adjSize897_cast_fu_2307_p1;
wire   [9:0] gepindex36_fu_2311_p2;
wire   [9:0] gepindex37_fu_2317_p3;
wire   [31:0] grp_fu_2329_p0;
wire   [7:0] grp_fu_2329_p1;
wire   [6:0] tmp_3_fu_2339_p3;
wire   [7:0] tmp_18_fu_2351_p0;
wire   [7:0] tmp_18_fu_2351_p2;
wire   [4:0] tmp_38_fu_2379_p3;
wire   [8:0] mem_index_gep3_fu_2391_p0;
wire   [8:0] mem_index_gep3_fu_2391_p2;
wire   [9:0] adjSize585_cast_fu_2397_p1;
wire   [0:0] tmp_40_fu_2401_p3;
wire   [9:0] gepindex6_fu_2409_p2;
wire   [9:0] gepindex7_fu_2415_p3;
wire   [31:0] grp_fu_2434_p0;
wire   [7:0] grp_fu_2434_p1;
wire   [4:0] start_pos17_fu_2446_p3;
wire   [4:0] end_pos17_fu_2457_p3;
wire   [63:0] start_pos906_cast_fu_2453_p1;
wire   [63:0] end_pos907986_cast_fu_2464_p1;
wire   [31:0] call_get_range17_fu_2468_p4;
wire   [7:0] tmp_124_fu_2478_p1;
wire   [31:0] grp_fu_2486_p0;
wire   [7:0] grp_fu_2486_p1;
wire   [31:0] grp_fu_2491_p0;
wire   [7:0] grp_fu_2491_p1;
wire   [31:0] grp_fu_2496_p0;
wire   [7:0] grp_fu_2496_p1;
wire   [31:0] grp_fu_2500_p0;
wire   [7:0] grp_fu_2500_p1;
wire   [6:0] tmp_5_fu_2504_p3;
wire   [8:0] mem_index_gep1_fu_2518_p0;
wire   [8:0] mem_index_gep1_fu_2518_p2;
wire   [9:0] adjSize561_cast_fu_2524_p1;
wire   [9:0] gepindex2_fu_2528_p2;
wire   [9:0] gepindex3_fu_2534_p3;
wire   [7:0] tmp_29_fu_2546_p0;
wire   [7:0] tmp_29_fu_2546_p2;
wire   [31:0] grp_fu_2578_p0;
wire   [7:0] grp_fu_2578_p1;
wire   [31:0] grp_fu_2583_p0;
wire   [7:0] grp_fu_2583_p1;
wire   [31:0] grp_fu_2588_p0;
wire   [7:0] grp_fu_2588_p1;
wire   [31:0] grp_fu_2593_p0;
wire   [7:0] grp_fu_2593_p1;
wire   [31:0] grp_fu_2598_p0;
wire   [7:0] grp_fu_2598_p1;
wire   [4:0] start_pos1_fu_2603_p3;
wire   [4:0] end_pos1_fu_2614_p3;
wire   [63:0] start_pos570_cast_fu_2610_p1;
wire   [63:0] end_pos571958_cast_fu_2621_p1;
wire   [31:0] call_get_range1_fu_2625_p4;
wire   [7:0] tmp_25_fu_2635_p1;
wire   [31:0] grp_fu_2643_p0;
wire   [7:0] grp_fu_2643_p1;
wire   [31:0] grp_fu_2648_p0;
wire   [7:0] grp_fu_2648_p1;
wire   [8:0] mem_index_gep2_fu_2656_p0;
wire   [8:0] mem_index_gep2_fu_2656_p2;
wire   [9:0] adjSize573_cast_fu_2662_p1;
wire   [9:0] gepindex4_fu_2666_p2;
wire   [9:0] gepindex5_fu_2672_p3;
wire   [31:0] grp_fu_2684_p0;
wire   [7:0] grp_fu_2684_p1;
wire   [31:0] grp_fu_2689_p0;
wire   [7:0] grp_fu_2689_p1;
wire   [31:0] grp_fu_2694_p0;
wire   [7:0] grp_fu_2694_p1;
wire   [6:0] tmp_42_fu_2698_p3;
wire   [7:0] tmp_53_1_fu_2709_p0;
wire   [7:0] tmp_53_1_fu_2709_p2;
wire   [4:0] start_pos2_fu_2737_p3;
wire   [4:0] end_pos2_fu_2748_p3;
wire   [63:0] start_pos582_cast_fu_2744_p1;
wire   [63:0] end_pos583959_cast_fu_2755_p1;
wire   [31:0] call_get_range2_fu_2759_p4;
wire   [7:0] tmp_37_fu_2769_p1;
wire   [31:0] grp_fu_2777_p0;
wire   [7:0] grp_fu_2777_p1;
wire   [31:0] grp_fu_2782_p0;
wire   [7:0] grp_fu_2782_p1;
wire   [31:0] grp_fu_2787_p0;
wire   [7:0] grp_fu_2787_p1;
wire   [31:0] grp_fu_2792_p0;
wire   [7:0] grp_fu_2792_p1;
wire   [31:0] grp_fu_2797_p0;
wire   [7:0] grp_fu_2797_p1;
wire   [8:0] mem_index_gep12_fu_2805_p0;
wire   [8:0] mem_index_gep12_fu_2805_p2;
wire   [9:0] adjSize777_cast_fu_2811_p1;
wire   [9:0] gepindex24_fu_2815_p2;
wire   [9:0] gepindex25_fu_2821_p3;
wire   [6:0] tmp_2_fu_2833_p3;
wire   [7:0] tmp_s_fu_2844_p0;
wire   [7:0] tmp_s_fu_2844_p2;
wire   [4:0] start_pos12_fu_2872_p3;
wire   [4:0] end_pos12_fu_2883_p3;
wire   [63:0] start_pos786_cast_fu_2879_p1;
wire   [63:0] end_pos787976_cast_fu_2890_p1;
wire   [31:0] call_get_range12_fu_2894_p4;
wire   [7:0] tmp_96_fu_2904_p1;
wire   [31:0] grp_fu_2912_p0;
wire   [7:0] grp_fu_2912_p1;
wire   [31:0] grp_fu_2917_p0;
wire   [7:0] grp_fu_2917_p1;
wire   [31:0] grp_fu_2922_p0;
wire   [7:0] grp_fu_2922_p1;
wire   [31:0] grp_fu_2927_p0;
wire   [7:0] grp_fu_2927_p1;
wire   [4:0] tmp_97_fu_2932_p3;
wire   [8:0] mem_index_gep13_fu_2943_p0;
wire   [8:0] mem_index_gep13_fu_2943_p2;
wire   [9:0] adjSize789_cast_fu_2949_p1;
wire   [9:0] gepindex26_fu_2953_p2;
wire   [9:0] gepindex27_fu_2959_p3;
wire   [31:0] grp_fu_2971_p0;
wire   [7:0] grp_fu_2971_p1;
wire   [8:0] mem_index_gep_fu_2979_p0;
wire   [8:0] mem_index_gep_fu_2979_p2;
wire   [9:0] adjSize558_cast_fu_2985_p1;
wire   [9:0] gepindex_fu_2989_p2;
wire   [9:0] gepindex1_fu_2995_p3;
wire   [31:0] grp_fu_2787_p2;
wire   [31:0] sumx2_2_fu_3013_p3;
wire   [31:0] grp_fu_2792_p2;
wire   [31:0] sumy2_2_fu_3007_p3;
wire   [7:0] tmp_60_0_0_2_fu_3031_p2;
wire   [31:0] grp_fu_3062_p0;
wire   [7:0] grp_fu_3062_p1;
wire   [31:0] grp_fu_3067_p0;
wire   [7:0] grp_fu_3067_p1;
wire   [31:0] grp_fu_3072_p0;
wire   [7:0] grp_fu_3072_p1;
wire   [31:0] grp_fu_3080_p0;
wire   [7:0] grp_fu_3080_p1;
wire   [31:0] grp_fu_3085_p0;
wire   [7:0] grp_fu_3085_p1;
wire   [4:0] start_pos_fu_3090_p3;
wire   [4:0] end_pos_fu_3101_p3;
wire   [63:0] start_pos_cast_fu_3097_p1;
wire   [63:0] end_pos957_cast_fu_3108_p1;
wire   [31:0] call_get_range_fu_3112_p4;
wire   [7:0] tmp_14_fu_3122_p1;
wire   [31:0] grp_fu_3130_p0;
wire   [7:0] grp_fu_3130_p1;
wire   [31:0] grp_fu_3135_p0;
wire   [7:0] grp_fu_3135_p1;
wire   [31:0] sumx3_2_fu_3140_p3;
wire   [31:0] sumy3_2_fu_3146_p3;
wire   [31:0] grp_fu_3174_p0;
wire   [7:0] grp_fu_3174_p1;
wire   [31:0] sumx2_2_0_0_1_fu_3158_p3;
wire   [31:0] sumy2_2_0_0_1_fu_3152_p3;
wire   [31:0] sumy2_3_0_0_2_fu_3183_p2;
wire   [31:0] sumx2_3_0_0_2_fu_3178_p2;
wire   [8:0] mem_index_gep4_fu_3205_p0;
wire   [8:0] mem_index_gep4_fu_3205_p2;
wire   [9:0] adjSize597_cast_fu_3211_p1;
wire   [9:0] gepindex8_fu_3215_p2;
wire   [9:0] gepindex9_fu_3221_p3;
wire   [31:0] sumx2_2_0_0_2_fu_3195_p3;
wire   [31:0] sumy2_2_0_0_2_fu_3188_p3;
wire   [31:0] grp_fu_3243_p0;
wire   [7:0] grp_fu_3243_p1;
wire   [31:0] grp_fu_3247_p0;
wire   [7:0] grp_fu_3247_p1;
wire   [4:0] start_pos3_fu_3251_p3;
wire   [4:0] end_pos3_fu_3262_p3;
wire   [63:0] start_pos606_cast_fu_3258_p1;
wire   [63:0] end_pos607961_cast_fu_3269_p1;
wire   [31:0] call_get_range3_fu_3273_p4;
wire   [7:0] tmp_46_fu_3283_p1;
wire   [31:0] grp_fu_3291_p0;
wire   [7:0] grp_fu_3291_p1;
wire   [31:0] grp_fu_3296_p0;
wire   [7:0] grp_fu_3296_p1;
wire   [31:0] grp_fu_3305_p0;
wire   [7:0] grp_fu_3305_p1;
wire   [31:0] grp_fu_3310_p0;
wire   [7:0] grp_fu_3310_p1;
wire   [31:0] grp_fu_3327_p0;
wire   [7:0] grp_fu_3327_p1;
wire   [31:0] grp_fu_3062_p2;
wire   [31:0] sumx2_2_1_fu_3321_p3;
wire   [31:0] grp_fu_3067_p2;
wire   [31:0] sumy2_2_1_fu_3315_p3;
wire   [31:0] grp_fu_3348_p0;
wire   [7:0] grp_fu_3348_p1;
wire   [31:0] grp_fu_3353_p0;
wire   [7:0] grp_fu_3353_p1;
wire   [31:0] grp_fu_3362_p0;
wire   [7:0] grp_fu_3362_p1;
wire   [31:0] grp_fu_3367_p0;
wire   [7:0] grp_fu_3367_p1;
wire   [6:0] tmp_60_0_1_2_fu_3372_p2;
wire   [4:0] adjSize_fu_3381_p4;
wire   [31:0] grp_fu_3396_p0;
wire   [7:0] grp_fu_3396_p1;
wire   [31:0] sumx2_2_1_0_1_fu_3406_p3;
wire   [31:0] sumy2_2_1_0_1_fu_3400_p3;
wire   [31:0] sumy2_3_1_0_2_fu_3417_p2;
wire   [31:0] sumx2_3_1_0_2_fu_3412_p2;
wire   [31:0] sumx2_2_1_0_2_fu_3429_p3;
wire   [31:0] sumy2_2_1_0_2_fu_3422_p3;
wire   [31:0] sumx1_2_fu_3452_p3;
wire   [31:0] sumy1_2_fu_3446_p3;
wire   [31:0] sumy1_3_0_0_1_fu_3463_p2;
wire   [31:0] sumx1_3_0_0_1_fu_3458_p2;
wire   [31:0] sumx1_2_0_0_1_fu_3475_p3;
wire   [31:0] sumy1_2_0_0_1_fu_3468_p3;
wire   [31:0] grp_fu_3291_p2;
wire   [31:0] sumx3_2_0_0_1_fu_3482_p3;
wire   [31:0] grp_fu_3296_p2;
wire   [31:0] sumy3_2_0_0_1_fu_3488_p3;
wire   [5:0] tmp_35_0_1_fu_3516_p3;
wire   [6:0] tmp_35_0_1_cast_fu_3523_p1;
wire   [6:0] tmp_46_0_1_fu_3527_p2;
wire   [31:0] grp_fu_3558_p0;
wire   [7:0] grp_fu_3558_p1;
wire   [31:0] grp_fu_3563_p0;
wire   [7:0] grp_fu_3563_p1;
wire   [31:0] grp_fu_3568_p0;
wire   [7:0] grp_fu_3568_p1;
wire   [4:0] start_pos7_fu_3572_p3;
wire   [4:0] end_pos7_fu_3583_p3;
wire   [63:0] start_pos690_cast_fu_3579_p1;
wire   [63:0] end_pos691968_cast_fu_3590_p1;
wire   [31:0] call_get_range7_fu_3594_p4;
wire   [7:0] tmp_66_fu_3604_p1;
wire   [31:0] grp_fu_3327_p2;
wire   [31:0] sumx0_2_1_fu_3612_p3;
wire   [31:0] grp_fu_3624_p0;
wire   [7:0] grp_fu_3624_p1;
wire   [31:0] grp_fu_3629_p0;
wire   [7:0] grp_fu_3629_p1;
wire   [8:0] mem_index_gep5_fu_3649_p0;
wire   [8:0] mem_index_gep5_fu_3649_p2;
wire   [9:0] adjSize609_cast_fu_3655_p1;
wire   [9:0] gepindex10_fu_3659_p2;
wire   [9:0] gepindex11_fu_3665_p3;
wire   [31:0] sumx3_2_0_0_2_fu_3634_p3;
wire   [31:0] sumy3_2_0_0_2_fu_3640_p3;
wire   [31:0] sumx3_3_0_1_fu_3689_p2;
wire   [31:0] sumy3_3_0_1_fu_3694_p2;
wire   [31:0] grp_fu_3348_p2;
wire   [31:0] sumx2_2_0_1_fu_3683_p3;
wire   [31:0] grp_fu_3353_p2;
wire   [31:0] sumy2_2_0_1_fu_3677_p3;
wire   [31:0] grp_fu_3362_p2;
wire   [31:0] sumx3_2_0_1_fu_3699_p3;
wire   [31:0] grp_fu_3367_p2;
wire   [31:0] sumy3_2_0_1_fu_3706_p3;
wire   [31:0] grp_fu_3737_p0;
wire   [7:0] grp_fu_3737_p1;
wire   [31:0] grp_fu_3741_p0;
wire   [7:0] grp_fu_3741_p1;
wire   [31:0] grp_fu_3745_p0;
wire   [7:0] grp_fu_3745_p1;
wire   [31:0] grp_fu_3396_p2;
wire   [31:0] sumy0_2_1_fu_3749_p3;
wire   [31:0] sumx1_2_1_fu_3761_p3;
wire   [31:0] sumy1_2_1_fu_3755_p3;
wire   [31:0] sumy1_3_1_0_1_fu_3784_p2;
wire   [31:0] sumx1_3_1_0_1_fu_3779_p2;
wire   [31:0] sumx0_2_1_0_1_fu_3773_p3;
wire   [31:0] sumx0_3_1_0_2_fu_3803_p2;
wire   [31:0] sumx1_2_1_0_1_fu_3796_p3;
wire   [31:0] sumy1_2_1_0_1_fu_3789_p3;
wire   [31:0] sumx0_2_1_0_2_fu_3808_p3;
wire   [31:0] grp_fu_3833_p0;
wire   [7:0] grp_fu_3833_p1;
wire   [31:0] grp_fu_3838_p0;
wire   [7:0] grp_fu_3838_p1;
wire   [4:0] start_pos4_fu_3843_p3;
wire   [4:0] end_pos4_fu_3854_p3;
wire   [63:0] start_pos618_cast_fu_3850_p1;
wire   [63:0] end_pos619962_cast_fu_3861_p1;
wire   [31:0] call_get_range4_fu_3865_p4;
wire   [7:0] tmp_53_fu_3875_p1;
wire   [31:0] grp_fu_3883_p0;
wire   [7:0] grp_fu_3883_p1;
wire   [31:0] grp_fu_3888_p0;
wire   [7:0] grp_fu_3888_p1;
wire   [31:0] grp_fu_3893_p0;
wire   [7:0] grp_fu_3893_p1;
wire   [31:0] grp_fu_3897_p0;
wire   [7:0] grp_fu_3897_p1;
wire   [31:0] sumy0_2_1_0_1_fu_3901_p3;
wire   [31:0] sumy0_3_1_0_2_fu_3907_p2;
wire   [31:0] sumy0_2_1_0_2_fu_3912_p3;
wire   [31:0] sumx1_2_1_0_2_fu_3925_p3;
wire   [31:0] sumy1_2_1_0_2_fu_3919_p3;
wire   [31:0] grp_fu_3624_p2;
wire   [31:0] sumx0_2_1_1_fu_3936_p3;
wire   [31:0] grp_fu_3961_p0;
wire   [7:0] grp_fu_3961_p1;
wire   [31:0] grp_fu_3741_p2;
wire   [31:0] sumx2_2_0_1_1_fu_3972_p3;
wire   [31:0] grp_fu_3745_p2;
wire   [31:0] sumy2_2_0_1_1_fu_3966_p3;
wire   [31:0] sumy0_2_1_1_fu_3990_p3;
wire   [31:0] grp_fu_4013_p0;
wire   [7:0] grp_fu_4013_p1;
wire   [31:0] grp_fu_3833_p2;
wire   [31:0] sumx2_2_1_1_fu_4002_p3;
wire   [31:0] grp_fu_3838_p2;
wire   [31:0] sumy2_2_1_1_fu_3996_p3;
wire   [31:0] grp_fu_4029_p0;
wire   [7:0] grp_fu_4029_p1;
wire   [31:0] grp_fu_4033_p0;
wire   [7:0] grp_fu_4033_p1;
wire   [31:0] grp_fu_3883_p2;
wire   [31:0] sumx1_2_0_0_2_fu_4043_p3;
wire   [31:0] grp_fu_3888_p2;
wire   [31:0] sumy1_2_0_0_2_fu_4037_p3;
wire   [31:0] grp_fu_3893_p2;
wire   [31:0] sumx3_2_0_1_1_fu_4061_p3;
wire   [31:0] grp_fu_3897_p2;
wire   [31:0] sumy3_2_0_1_1_fu_4067_p3;
wire   [31:0] sumx2_2_0_1_2_fu_4079_p3;
wire   [31:0] sumy2_2_0_1_2_fu_4073_p3;
wire   [31:0] sumy2_3_0_2_fu_4102_p2;
wire   [31:0] sumx2_3_0_2_fu_4097_p2;
wire   [31:0] sumx2_2_0_2_fu_4114_p3;
wire   [31:0] sumy2_2_0_2_fu_4107_p3;
wire   [31:0] grp_fu_3961_p2;
wire   [31:0] sumx1_2_1_1_fu_4131_p3;
wire   [31:0] grp_fu_4149_p0;
wire   [7:0] grp_fu_4149_p1;
wire   [31:0] grp_fu_4153_p0;
wire   [7:0] grp_fu_4153_p1;
wire   [31:0] grp_fu_4157_p0;
wire   [7:0] grp_fu_4157_p1;
wire   [31:0] sumy2_2_1_1_1_fu_4143_p3;
wire   [31:0] sumy2_3_1_1_2_fu_4161_p2;
wire   [31:0] sumy2_2_1_1_2_fu_4166_p3;
wire   [31:0] sumx1_2_0_1_fu_4184_p3;
wire   [31:0] sumy1_2_0_1_fu_4178_p3;
wire   [31:0] sumy1_3_0_1_1_fu_4195_p2;
wire   [31:0] sumx1_3_0_1_1_fu_4190_p2;
wire   [31:0] sumx1_2_0_1_1_fu_4207_p3;
wire   [31:0] sumy1_2_0_1_1_fu_4200_p3;
wire   [31:0] sumx3_2_0_1_2_fu_4224_p3;
wire   [31:0] sumy3_2_0_1_2_fu_4230_p3;
wire   [31:0] sumx3_3_0_2_fu_4236_p2;
wire   [31:0] sumy3_3_0_2_fu_4241_p2;
wire   [31:0] sumx3_2_0_2_fu_4246_p3;
wire   [31:0] sumy3_2_0_2_fu_4253_p3;
wire   [31:0] grp_fu_4282_p0;
wire   [7:0] grp_fu_4282_p1;
wire   [31:0] sumx2_2_0_2_1_fu_4266_p3;
wire   [31:0] sumy2_2_0_2_1_fu_4260_p3;
wire   [31:0] sumy2_3_0_2_2_fu_4291_p2;
wire   [31:0] sumx2_3_0_2_2_fu_4286_p2;
wire   [31:0] grp_fu_4013_p2;
wire   [31:0] sumy1_2_1_1_fu_4310_p3;
wire   [31:0] grp_fu_4029_p2;
wire   [31:0] sumx0_2_1_1_1_fu_4322_p3;
wire   [31:0] grp_fu_4033_p2;
wire   [31:0] sumy0_2_1_1_1_fu_4316_p3;
wire   [31:0] sumy2_2_1_2_fu_4346_p3;
wire   [31:0] sumy2_3_1_2_1_fu_4352_p2;
wire   [31:0] grp_fu_4364_p0;
wire   [7:0] grp_fu_4364_p1;
wire   [31:0] sumy2_2_1_2_1_fu_4357_p3;
wire   [31:0] sumx1_2_0_1_2_fu_4379_p3;
wire   [31:0] sumy1_2_0_1_2_fu_4373_p3;
wire   [31:0] sumy1_3_0_2_fu_4390_p2;
wire   [31:0] sumx1_3_0_2_fu_4385_p2;
wire   [31:0] sumx1_2_0_2_fu_4402_p3;
wire   [31:0] sumy1_2_0_2_fu_4395_p3;
wire   [31:0] sumx3_2_0_2_1_fu_4419_p3;
wire   [31:0] sumy3_2_0_2_1_fu_4425_p3;
wire   [31:0] sumx3_3_0_2_2_fu_4431_p2;
wire   [31:0] sumy3_3_0_2_2_fu_4436_p2;
wire   [0:0] abscond4_fu_4460_p2;
wire   [31:0] neg4_fu_4455_p2;
wire   [0:0] abscond5_fu_4477_p2;
wire   [31:0] neg5_fu_4472_p2;
wire   [31:0] abs5_fu_4482_p3;
wire   [31:0] abs4_fu_4465_p3;
wire   [23:0] tmp_87_fu_4495_p4;
wire   [31:0] grp_fu_4149_p2;
wire   [31:0] sumx1_2_1_1_1_fu_4517_p3;
wire   [31:0] grp_fu_4153_p2;
wire   [31:0] sumy1_2_1_1_1_fu_4511_p3;
wire   [31:0] grp_fu_4157_p2;
wire   [31:0] sumx2_2_1_1_1_fu_4523_p3;
wire   [31:0] sumx0_2_1_1_2_fu_4535_p3;
wire   [31:0] sumy0_2_1_1_2_fu_4529_p3;
wire   [31:0] sumy0_3_1_2_fu_4564_p2;
wire   [31:0] sumx0_3_1_2_fu_4559_p2;
wire   [31:0] sumx0_2_1_2_fu_4576_p3;
wire   [31:0] sumy0_2_1_2_fu_4569_p3;
wire   [31:0] grp_fu_4593_p0;
wire   [7:0] grp_fu_4593_p1;
wire   [31:0] sumx1_2_0_2_1_fu_4603_p3;
wire   [31:0] grp_fu_4282_p2;
wire   [31:0] sumy1_2_0_2_1_fu_4597_p3;
wire   [0:0] abscond6_fu_4625_p2;
wire   [31:0] neg6_fu_4620_p2;
wire   [0:0] abscond7_fu_4642_p2;
wire   [31:0] neg7_fu_4637_p2;
wire   [31:0] abs7_fu_4647_p3;
wire   [31:0] abs6_fu_4630_p3;
wire   [31:0] p_op8_fu_4660_p2;
wire   [23:0] tmp_88_fu_4672_p4;
wire   [31:0] sumx1_2_1_1_2_fu_4694_p3;
wire   [31:0] sumy1_2_1_1_2_fu_4688_p3;
wire   [31:0] sumy1_3_1_2_fu_4711_p2;
wire   [31:0] sumx1_3_1_2_fu_4706_p2;
wire   [31:0] sumx2_2_1_1_2_fu_4700_p3;
wire   [31:0] sumx2_3_1_2_fu_4730_p2;
wire   [31:0] sumx1_2_1_2_fu_4723_p3;
wire   [31:0] sumy1_2_1_2_fu_4716_p3;
wire   [31:0] sumx2_2_1_2_fu_4735_p3;
wire   [31:0] sumx0_2_1_2_1_fu_4748_p3;
wire   [31:0] sumy0_2_1_2_1_fu_4742_p3;
wire   [31:0] sumy0_3_1_2_2_fu_4774_p2;
wire   [31:0] sumx0_3_1_2_2_fu_4769_p2;
wire   [31:0] sumx1_2_0_2_2_fu_4799_p3;
wire   [0:0] abscond2_fu_4811_p2;
wire   [31:0] neg2_fu_4805_p2;
wire   [31:0] sumy1_2_0_2_2_fu_4793_p3;
wire   [0:0] abscond3_fu_4831_p2;
wire   [31:0] neg3_fu_4825_p2;
wire   [31:0] abs3_fu_4837_p3;
wire   [31:0] abs2_fu_4817_p3;
wire   [31:0] p_op9_fu_4861_p2;
wire   [31:0] sum3_1_fu_4866_p3;
wire   [31:0] tmp_90_fu_4873_p2;
wire   [31:0] tmp_91_fu_4878_p2;
wire   [31:0] sumx1_2_1_2_1_fu_4896_p3;
wire   [31:0] grp_fu_4593_p2;
wire   [31:0] sumy1_2_1_2_1_fu_4890_p3;
wire   [31:0] sumx2_2_1_2_1_fu_4902_p3;
wire   [31:0] sumx2_3_1_2_2_fu_4919_p2;
wire   [0:0] abscond_1_fu_4942_p2;
wire   [31:0] neg_1_fu_4937_p2;
wire   [0:0] abscond1_1_fu_4959_p2;
wire   [31:0] neg1_1_fu_4954_p2;
wire   [31:0] abs1_1_fu_4964_p3;
wire   [31:0] abs_1_fu_4947_p3;
wire   [31:0] sumy2_2_1_2_2_fu_4924_p3;
wire   [0:0] abscond5_1_fu_4989_p2;
wire   [31:0] neg5_1_fu_4983_p2;
wire   [23:0] tmp_130_fu_5003_p4;
wire   [0:0] icmp_fu_5019_p2;
wire   [31:0] p_op7_fu_5024_p2;
wire   [31:0] sum1_1_fu_5029_p3;
wire   [31:0] tmp_89_fu_5037_p2;
wire   [31:0] sumx1_2_1_2_2_fu_5059_p3;
wire   [0:0] abscond2_1_fu_5071_p2;
wire   [31:0] neg2_1_fu_5065_p2;
wire   [31:0] sumy1_2_1_2_2_fu_5053_p3;
wire   [0:0] abscond3_1_fu_5091_p2;
wire   [31:0] neg3_1_fu_5085_p2;
wire   [31:0] abs3_1_fu_5097_p3;
wire   [31:0] abs2_1_fu_5077_p3;
wire   [31:0] neg4_1_fu_5111_p2;
wire   [31:0] abs4_1_fu_5116_p3;
wire   [31:0] p_op_1_fu_5127_p2;
wire   [31:0] sum2_s_fu_5122_p2;
wire   [23:0] tmp_132_fu_5149_p4;
wire   [0:0] icmp4_fu_5171_p2;
wire   [31:0] p_op7_1_fu_5176_p2;
wire   [31:0] sum1_1_1_fu_5181_p3;
wire   [31:0] sum2_1_1_fu_5189_p3;
wire   [31:0] tmp_134_fu_5201_p2;
wire   [31:0] tmp2_fu_5207_p2;
wire   [31:0] tmp_133_fu_5195_p2;
wire    grp_fu_976_ce;
wire    grp_fu_981_ce;
wire    grp_fu_1096_ce;
wire    grp_fu_1101_ce;
wire    grp_fu_1227_ce;
wire    grp_fu_1232_ce;
wire    grp_fu_1300_ce;
wire    grp_fu_1384_ce;
wire    grp_fu_1389_ce;
wire    grp_fu_1535_ce;
wire    grp_fu_1540_ce;
wire    grp_fu_1585_ce;
wire    grp_fu_1590_ce;
wire    grp_fu_1705_ce;
wire    grp_fu_1710_ce;
wire    grp_fu_1825_ce;
wire    grp_fu_1830_ce;
wire    grp_fu_1918_ce;
wire    grp_fu_1923_ce;
wire    grp_fu_1971_ce;
wire    grp_fu_1976_ce;
wire    grp_fu_1985_ce;
wire    grp_fu_1990_ce;
wire    grp_fu_1999_ce;
wire    grp_fu_2047_ce;
wire    grp_fu_2051_ce;
wire    grp_fu_2055_ce;
wire    grp_fu_2082_ce;
wire    grp_fu_2087_ce;
wire    grp_fu_2208_ce;
wire    grp_fu_2213_ce;
wire    grp_fu_2218_ce;
wire    grp_fu_2222_ce;
wire    grp_fu_2230_ce;
wire    grp_fu_2238_ce;
wire    grp_fu_2243_ce;
wire    grp_fu_2288_ce;
wire    grp_fu_2293_ce;
wire    grp_fu_2329_ce;
wire    grp_fu_2434_ce;
wire    grp_fu_2486_ce;
wire    grp_fu_2491_ce;
wire    grp_fu_2496_ce;
wire    grp_fu_2500_ce;
wire    grp_fu_2578_ce;
wire    grp_fu_2583_ce;
wire    grp_fu_2588_ce;
wire    grp_fu_2593_ce;
wire    grp_fu_2598_ce;
wire    grp_fu_2643_ce;
wire    grp_fu_2648_ce;
wire    grp_fu_2684_ce;
wire    grp_fu_2689_ce;
wire    grp_fu_2694_ce;
wire    grp_fu_2777_ce;
wire    grp_fu_2782_ce;
wire    grp_fu_2787_ce;
wire    grp_fu_2792_ce;
wire    grp_fu_2797_ce;
wire    grp_fu_2912_ce;
wire    grp_fu_2917_ce;
wire    grp_fu_2922_ce;
wire    grp_fu_2927_ce;
wire    grp_fu_2971_ce;
wire    grp_fu_3062_ce;
wire    grp_fu_3067_ce;
wire    grp_fu_3072_ce;
wire    grp_fu_3080_ce;
wire    grp_fu_3085_ce;
wire    grp_fu_3130_ce;
wire    grp_fu_3135_ce;
wire    grp_fu_3174_ce;
wire    grp_fu_3243_ce;
wire    grp_fu_3247_ce;
wire    grp_fu_3291_ce;
wire    grp_fu_3296_ce;
wire    grp_fu_3305_ce;
wire    grp_fu_3310_ce;
wire    grp_fu_3327_ce;
wire    grp_fu_3348_ce;
wire    grp_fu_3353_ce;
wire    grp_fu_3362_ce;
wire    grp_fu_3367_ce;
wire    grp_fu_3396_ce;
wire    grp_fu_3558_ce;
wire    grp_fu_3563_ce;
wire    grp_fu_3568_ce;
wire    grp_fu_3624_ce;
wire    grp_fu_3629_ce;
wire    grp_fu_3737_ce;
wire    grp_fu_3741_ce;
wire    grp_fu_3745_ce;
wire    grp_fu_3833_ce;
wire    grp_fu_3838_ce;
wire    grp_fu_3883_ce;
wire    grp_fu_3888_ce;
wire    grp_fu_3893_ce;
wire    grp_fu_3897_ce;
wire    grp_fu_3961_ce;
wire    grp_fu_4013_ce;
wire    grp_fu_4029_ce;
wire    grp_fu_4033_ce;
wire    grp_fu_4149_ce;
wire    grp_fu_4153_ce;
wire    grp_fu_4157_ce;
wire    grp_fu_4282_ce;
wire    grp_fu_4364_ce;
wire    grp_fu_4593_ce;
reg   [5:0] ap_NS_fsm;
wire   [31:0] grp_fu_1300_p10;
wire   [31:0] grp_fu_1999_p10;
wire   [31:0] grp_fu_2230_p10;
wire   [31:0] grp_fu_3961_p10;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 6'b000000;
parameter    ap_ST_st2_fsm_1 = 6'b1;
parameter    ap_ST_st3_fsm_2 = 6'b10;
parameter    ap_ST_st4_fsm_3 = 6'b11;
parameter    ap_ST_st5_fsm_4 = 6'b100;
parameter    ap_ST_st6_fsm_5 = 6'b101;
parameter    ap_ST_st7_fsm_6 = 6'b110;
parameter    ap_ST_st8_fsm_7 = 6'b111;
parameter    ap_ST_st9_fsm_8 = 6'b1000;
parameter    ap_ST_st10_fsm_9 = 6'b1001;
parameter    ap_ST_pp0_stg0_fsm_10 = 6'b1010;
parameter    ap_ST_pp0_stg9_fsm_11 = 6'b1011;
parameter    ap_ST_pp0_stg10_fsm_12 = 6'b1100;
parameter    ap_ST_pp0_stg11_fsm_13 = 6'b1101;
parameter    ap_ST_pp0_stg12_fsm_14 = 6'b1110;
parameter    ap_ST_pp0_stg13_fsm_15 = 6'b1111;
parameter    ap_ST_pp0_stg14_fsm_16 = 6'b10000;
parameter    ap_ST_pp0_stg15_fsm_17 = 6'b10001;
parameter    ap_ST_pp0_stg16_fsm_18 = 6'b10010;
parameter    ap_ST_pp0_stg17_fsm_19 = 6'b10011;
parameter    ap_ST_pp0_stg18_fsm_20 = 6'b10100;
parameter    ap_ST_pp0_stg19_fsm_21 = 6'b10101;
parameter    ap_ST_pp0_stg20_fsm_22 = 6'b10110;
parameter    ap_ST_pp0_stg21_fsm_23 = 6'b10111;
parameter    ap_ST_pp0_stg22_fsm_24 = 6'b11000;
parameter    ap_ST_pp0_stg23_fsm_25 = 6'b11001;
parameter    ap_ST_pp0_stg24_fsm_26 = 6'b11010;
parameter    ap_ST_pp0_stg1_fsm_27 = 6'b11011;
parameter    ap_ST_pp0_stg2_fsm_28 = 6'b11100;
parameter    ap_ST_pp0_stg3_fsm_29 = 6'b11101;
parameter    ap_ST_pp0_stg4_fsm_30 = 6'b11110;
parameter    ap_ST_pp0_stg5_fsm_31 = 6'b11111;
parameter    ap_ST_pp0_stg6_fsm_32 = 6'b100000;
parameter    ap_ST_pp0_stg7_fsm_33 = 6'b100001;
parameter    ap_ST_pp0_stg8_fsm_34 = 6'b100010;
parameter    ap_ST_st48_fsm_35 = 6'b100011;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv64_4 = 64'b100;
parameter    ap_const_lv64_5 = 64'b101;
parameter    ap_const_lv64_6 = 64'b110;
parameter    ap_const_lv64_7 = 64'b111;
parameter    ap_const_lv64_8 = 64'b1000;
parameter    ap_const_lv64_F = 64'b1111;
parameter    ap_const_lv64_10 = 64'b10000;
parameter    ap_const_lv64_17 = 64'b10111;
parameter    ap_const_lv64_18 = 64'b11000;
parameter    ap_const_lv64_1F = 64'b11111;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv7_7F = 7'b1111111;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv9_48 = 9'b1001000;
parameter    ap_const_lv10_3B8 = 10'b1110111000;
parameter    ap_const_lv10_21 = 10'b100001;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv7_48 = 7'b1001000;
parameter    ap_const_lv7_6A = 7'b1101010;
parameter    ap_const_lv6_38 = 6'b111000;
parameter    ap_const_lv6_21 = 6'b100001;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_FF = 32'b11111111;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv24_0 = 24'b000000000000000000000000;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_true = 1'b1;


sobel_ip_Gx #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
Gx_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Gx_address0 ),
    .ce0( Gx_ce0 ),
    .we0( Gx_we0 ),
    .d0( Gx_d0 ),
    .q0( Gx_q0 ),
    .address1( Gx_address1 ),
    .ce1( Gx_ce1 ),
    .q1( Gx_q1 )
);

sobel_ip_Gx #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
Gy_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Gy_address0 ),
    .ce0( Gy_ce0 ),
    .we0( Gy_we0 ),
    .d0( Gy_d0 ),
    .q0( Gy_q0 ),
    .address1( Gy_address1 ),
    .ce1( Gy_ce1 ),
    .q1( Gy_q1 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 0 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U0(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_976_p0 ),
    .din1( grp_fu_976_p1 ),
    .ce( grp_fu_976_ce ),
    .dout( grp_fu_976_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_981_p0 ),
    .din1( grp_fu_981_p1 ),
    .ce( grp_fu_981_ce ),
    .dout( grp_fu_981_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 2 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1096_p0 ),
    .din1( grp_fu_1096_p1 ),
    .ce( grp_fu_1096_ce ),
    .dout( grp_fu_1096_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 3 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U3(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1101_p0 ),
    .din1( grp_fu_1101_p1 ),
    .ce( grp_fu_1101_ce ),
    .dout( grp_fu_1101_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 4 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U4(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1227_p0 ),
    .din1( grp_fu_1227_p1 ),
    .ce( grp_fu_1227_ce ),
    .dout( grp_fu_1227_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 5 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U5(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1232_p0 ),
    .din1( grp_fu_1232_p1 ),
    .ce( grp_fu_1232_ce ),
    .dout( grp_fu_1232_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 6 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U6(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1300_p0 ),
    .din1( grp_fu_1300_p1 ),
    .ce( grp_fu_1300_ce ),
    .dout( grp_fu_1300_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 7 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U7(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1384_p0 ),
    .din1( grp_fu_1384_p1 ),
    .ce( grp_fu_1384_ce ),
    .dout( grp_fu_1384_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 8 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U8(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1389_p0 ),
    .din1( grp_fu_1389_p1 ),
    .ce( grp_fu_1389_ce ),
    .dout( grp_fu_1389_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 9 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U9(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1535_p0 ),
    .din1( grp_fu_1535_p1 ),
    .ce( grp_fu_1535_ce ),
    .dout( grp_fu_1535_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 10 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U10(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1540_p0 ),
    .din1( grp_fu_1540_p1 ),
    .ce( grp_fu_1540_ce ),
    .dout( grp_fu_1540_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 11 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U11(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1585_p0 ),
    .din1( grp_fu_1585_p1 ),
    .ce( grp_fu_1585_ce ),
    .dout( grp_fu_1585_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 12 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U12(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1590_p0 ),
    .din1( grp_fu_1590_p1 ),
    .ce( grp_fu_1590_ce ),
    .dout( grp_fu_1590_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 13 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U13(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1705_p0 ),
    .din1( grp_fu_1705_p1 ),
    .ce( grp_fu_1705_ce ),
    .dout( grp_fu_1705_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 14 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U14(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1710_p0 ),
    .din1( grp_fu_1710_p1 ),
    .ce( grp_fu_1710_ce ),
    .dout( grp_fu_1710_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 15 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U15(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1825_p0 ),
    .din1( grp_fu_1825_p1 ),
    .ce( grp_fu_1825_ce ),
    .dout( grp_fu_1825_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 16 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U16(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1830_p0 ),
    .din1( grp_fu_1830_p1 ),
    .ce( grp_fu_1830_ce ),
    .dout( grp_fu_1830_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 17 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U17(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1918_p0 ),
    .din1( grp_fu_1918_p1 ),
    .ce( grp_fu_1918_ce ),
    .dout( grp_fu_1918_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 18 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U18(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1923_p0 ),
    .din1( grp_fu_1923_p1 ),
    .ce( grp_fu_1923_ce ),
    .dout( grp_fu_1923_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 19 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U19(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1971_p0 ),
    .din1( grp_fu_1971_p1 ),
    .ce( grp_fu_1971_ce ),
    .dout( grp_fu_1971_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 20 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U20(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1976_p0 ),
    .din1( grp_fu_1976_p1 ),
    .ce( grp_fu_1976_ce ),
    .dout( grp_fu_1976_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 21 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U21(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1985_p0 ),
    .din1( grp_fu_1985_p1 ),
    .ce( grp_fu_1985_ce ),
    .dout( grp_fu_1985_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 22 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U22(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1990_p0 ),
    .din1( grp_fu_1990_p1 ),
    .ce( grp_fu_1990_ce ),
    .dout( grp_fu_1990_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 23 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U23(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1999_p0 ),
    .din1( grp_fu_1999_p1 ),
    .ce( grp_fu_1999_ce ),
    .dout( grp_fu_1999_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 24 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U24(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2047_p0 ),
    .din1( grp_fu_2047_p1 ),
    .ce( grp_fu_2047_ce ),
    .dout( grp_fu_2047_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 25 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U25(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2051_p0 ),
    .din1( grp_fu_2051_p1 ),
    .ce( grp_fu_2051_ce ),
    .dout( grp_fu_2051_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 26 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U26(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2055_p0 ),
    .din1( grp_fu_2055_p1 ),
    .ce( grp_fu_2055_ce ),
    .dout( grp_fu_2055_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 27 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U27(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2082_p0 ),
    .din1( grp_fu_2082_p1 ),
    .ce( grp_fu_2082_ce ),
    .dout( grp_fu_2082_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 28 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U28(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2087_p0 ),
    .din1( grp_fu_2087_p1 ),
    .ce( grp_fu_2087_ce ),
    .dout( grp_fu_2087_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 29 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U29(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2208_p0 ),
    .din1( grp_fu_2208_p1 ),
    .ce( grp_fu_2208_ce ),
    .dout( grp_fu_2208_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 30 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U30(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2213_p0 ),
    .din1( grp_fu_2213_p1 ),
    .ce( grp_fu_2213_ce ),
    .dout( grp_fu_2213_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 31 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U31(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2218_p0 ),
    .din1( grp_fu_2218_p1 ),
    .ce( grp_fu_2218_ce ),
    .dout( grp_fu_2218_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 32 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U32(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2222_p0 ),
    .din1( grp_fu_2222_p1 ),
    .ce( grp_fu_2222_ce ),
    .dout( grp_fu_2222_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 33 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U33(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2230_p0 ),
    .din1( grp_fu_2230_p1 ),
    .ce( grp_fu_2230_ce ),
    .dout( grp_fu_2230_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 34 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U34(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2238_p0 ),
    .din1( grp_fu_2238_p1 ),
    .ce( grp_fu_2238_ce ),
    .dout( grp_fu_2238_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 35 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U35(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2243_p0 ),
    .din1( grp_fu_2243_p1 ),
    .ce( grp_fu_2243_ce ),
    .dout( grp_fu_2243_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 36 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U36(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2288_p0 ),
    .din1( grp_fu_2288_p1 ),
    .ce( grp_fu_2288_ce ),
    .dout( grp_fu_2288_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 37 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U37(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2293_p0 ),
    .din1( grp_fu_2293_p1 ),
    .ce( grp_fu_2293_ce ),
    .dout( grp_fu_2293_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 38 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U38(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2329_p0 ),
    .din1( grp_fu_2329_p1 ),
    .ce( grp_fu_2329_ce ),
    .dout( grp_fu_2329_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 39 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U39(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2434_p0 ),
    .din1( grp_fu_2434_p1 ),
    .ce( grp_fu_2434_ce ),
    .dout( grp_fu_2434_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 40 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U40(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2486_p0 ),
    .din1( grp_fu_2486_p1 ),
    .ce( grp_fu_2486_ce ),
    .dout( grp_fu_2486_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 41 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U41(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2491_p0 ),
    .din1( grp_fu_2491_p1 ),
    .ce( grp_fu_2491_ce ),
    .dout( grp_fu_2491_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 42 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U42(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2496_p0 ),
    .din1( grp_fu_2496_p1 ),
    .ce( grp_fu_2496_ce ),
    .dout( grp_fu_2496_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 43 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U43(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2500_p0 ),
    .din1( grp_fu_2500_p1 ),
    .ce( grp_fu_2500_ce ),
    .dout( grp_fu_2500_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 44 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U44(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2578_p0 ),
    .din1( grp_fu_2578_p1 ),
    .ce( grp_fu_2578_ce ),
    .dout( grp_fu_2578_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 45 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U45(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2583_p0 ),
    .din1( grp_fu_2583_p1 ),
    .ce( grp_fu_2583_ce ),
    .dout( grp_fu_2583_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 46 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U46(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2588_p0 ),
    .din1( grp_fu_2588_p1 ),
    .ce( grp_fu_2588_ce ),
    .dout( grp_fu_2588_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 47 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U47(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2593_p0 ),
    .din1( grp_fu_2593_p1 ),
    .ce( grp_fu_2593_ce ),
    .dout( grp_fu_2593_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 48 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U48(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2598_p0 ),
    .din1( grp_fu_2598_p1 ),
    .ce( grp_fu_2598_ce ),
    .dout( grp_fu_2598_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 49 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U49(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2643_p0 ),
    .din1( grp_fu_2643_p1 ),
    .ce( grp_fu_2643_ce ),
    .dout( grp_fu_2643_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 50 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U50(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2648_p0 ),
    .din1( grp_fu_2648_p1 ),
    .ce( grp_fu_2648_ce ),
    .dout( grp_fu_2648_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 51 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U51(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2684_p0 ),
    .din1( grp_fu_2684_p1 ),
    .ce( grp_fu_2684_ce ),
    .dout( grp_fu_2684_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 52 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U52(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2689_p0 ),
    .din1( grp_fu_2689_p1 ),
    .ce( grp_fu_2689_ce ),
    .dout( grp_fu_2689_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 53 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U53(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2694_p0 ),
    .din1( grp_fu_2694_p1 ),
    .ce( grp_fu_2694_ce ),
    .dout( grp_fu_2694_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 54 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U54(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2777_p0 ),
    .din1( grp_fu_2777_p1 ),
    .ce( grp_fu_2777_ce ),
    .dout( grp_fu_2777_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 55 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U55(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2782_p0 ),
    .din1( grp_fu_2782_p1 ),
    .ce( grp_fu_2782_ce ),
    .dout( grp_fu_2782_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 56 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U56(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2787_p0 ),
    .din1( grp_fu_2787_p1 ),
    .ce( grp_fu_2787_ce ),
    .dout( grp_fu_2787_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 57 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U57(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2792_p0 ),
    .din1( grp_fu_2792_p1 ),
    .ce( grp_fu_2792_ce ),
    .dout( grp_fu_2792_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 58 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U58(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2797_p0 ),
    .din1( grp_fu_2797_p1 ),
    .ce( grp_fu_2797_ce ),
    .dout( grp_fu_2797_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 59 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U59(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2912_p0 ),
    .din1( grp_fu_2912_p1 ),
    .ce( grp_fu_2912_ce ),
    .dout( grp_fu_2912_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 60 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U60(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2917_p0 ),
    .din1( grp_fu_2917_p1 ),
    .ce( grp_fu_2917_ce ),
    .dout( grp_fu_2917_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 61 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U61(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2922_p0 ),
    .din1( grp_fu_2922_p1 ),
    .ce( grp_fu_2922_ce ),
    .dout( grp_fu_2922_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 62 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U62(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2927_p0 ),
    .din1( grp_fu_2927_p1 ),
    .ce( grp_fu_2927_ce ),
    .dout( grp_fu_2927_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 63 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U63(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2971_p0 ),
    .din1( grp_fu_2971_p1 ),
    .ce( grp_fu_2971_ce ),
    .dout( grp_fu_2971_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 64 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U64(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3062_p0 ),
    .din1( grp_fu_3062_p1 ),
    .ce( grp_fu_3062_ce ),
    .dout( grp_fu_3062_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 65 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U65(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3067_p0 ),
    .din1( grp_fu_3067_p1 ),
    .ce( grp_fu_3067_ce ),
    .dout( grp_fu_3067_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 66 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U66(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3072_p0 ),
    .din1( grp_fu_3072_p1 ),
    .ce( grp_fu_3072_ce ),
    .dout( grp_fu_3072_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 67 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U67(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3080_p0 ),
    .din1( grp_fu_3080_p1 ),
    .ce( grp_fu_3080_ce ),
    .dout( grp_fu_3080_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 68 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U68(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3085_p0 ),
    .din1( grp_fu_3085_p1 ),
    .ce( grp_fu_3085_ce ),
    .dout( grp_fu_3085_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 69 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U69(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3130_p0 ),
    .din1( grp_fu_3130_p1 ),
    .ce( grp_fu_3130_ce ),
    .dout( grp_fu_3130_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 70 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U70(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3135_p0 ),
    .din1( grp_fu_3135_p1 ),
    .ce( grp_fu_3135_ce ),
    .dout( grp_fu_3135_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 71 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U71(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3174_p0 ),
    .din1( grp_fu_3174_p1 ),
    .ce( grp_fu_3174_ce ),
    .dout( grp_fu_3174_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 72 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U72(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3243_p0 ),
    .din1( grp_fu_3243_p1 ),
    .ce( grp_fu_3243_ce ),
    .dout( grp_fu_3243_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 73 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U73(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3247_p0 ),
    .din1( grp_fu_3247_p1 ),
    .ce( grp_fu_3247_ce ),
    .dout( grp_fu_3247_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 74 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U74(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3291_p0 ),
    .din1( grp_fu_3291_p1 ),
    .ce( grp_fu_3291_ce ),
    .dout( grp_fu_3291_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 75 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U75(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3296_p0 ),
    .din1( grp_fu_3296_p1 ),
    .ce( grp_fu_3296_ce ),
    .dout( grp_fu_3296_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 76 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U76(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3305_p0 ),
    .din1( grp_fu_3305_p1 ),
    .ce( grp_fu_3305_ce ),
    .dout( grp_fu_3305_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 77 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U77(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3310_p0 ),
    .din1( grp_fu_3310_p1 ),
    .ce( grp_fu_3310_ce ),
    .dout( grp_fu_3310_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 78 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U78(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3327_p0 ),
    .din1( grp_fu_3327_p1 ),
    .ce( grp_fu_3327_ce ),
    .dout( grp_fu_3327_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 79 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U79(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3348_p0 ),
    .din1( grp_fu_3348_p1 ),
    .ce( grp_fu_3348_ce ),
    .dout( grp_fu_3348_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 80 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U80(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3353_p0 ),
    .din1( grp_fu_3353_p1 ),
    .ce( grp_fu_3353_ce ),
    .dout( grp_fu_3353_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 81 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U81(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3362_p0 ),
    .din1( grp_fu_3362_p1 ),
    .ce( grp_fu_3362_ce ),
    .dout( grp_fu_3362_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 82 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U82(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3367_p0 ),
    .din1( grp_fu_3367_p1 ),
    .ce( grp_fu_3367_ce ),
    .dout( grp_fu_3367_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 83 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U83(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3396_p0 ),
    .din1( grp_fu_3396_p1 ),
    .ce( grp_fu_3396_ce ),
    .dout( grp_fu_3396_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 84 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U84(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3558_p0 ),
    .din1( grp_fu_3558_p1 ),
    .ce( grp_fu_3558_ce ),
    .dout( grp_fu_3558_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 85 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U85(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3563_p0 ),
    .din1( grp_fu_3563_p1 ),
    .ce( grp_fu_3563_ce ),
    .dout( grp_fu_3563_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 86 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U86(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3568_p0 ),
    .din1( grp_fu_3568_p1 ),
    .ce( grp_fu_3568_ce ),
    .dout( grp_fu_3568_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 87 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U87(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3624_p0 ),
    .din1( grp_fu_3624_p1 ),
    .ce( grp_fu_3624_ce ),
    .dout( grp_fu_3624_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 88 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U88(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3629_p0 ),
    .din1( grp_fu_3629_p1 ),
    .ce( grp_fu_3629_ce ),
    .dout( grp_fu_3629_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 89 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U89(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3737_p0 ),
    .din1( grp_fu_3737_p1 ),
    .ce( grp_fu_3737_ce ),
    .dout( grp_fu_3737_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 90 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U90(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3741_p0 ),
    .din1( grp_fu_3741_p1 ),
    .ce( grp_fu_3741_ce ),
    .dout( grp_fu_3741_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 91 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U91(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3745_p0 ),
    .din1( grp_fu_3745_p1 ),
    .ce( grp_fu_3745_ce ),
    .dout( grp_fu_3745_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 92 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U92(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3833_p0 ),
    .din1( grp_fu_3833_p1 ),
    .ce( grp_fu_3833_ce ),
    .dout( grp_fu_3833_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 93 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U93(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3838_p0 ),
    .din1( grp_fu_3838_p1 ),
    .ce( grp_fu_3838_ce ),
    .dout( grp_fu_3838_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 94 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U94(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3883_p0 ),
    .din1( grp_fu_3883_p1 ),
    .ce( grp_fu_3883_ce ),
    .dout( grp_fu_3883_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 95 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U95(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3888_p0 ),
    .din1( grp_fu_3888_p1 ),
    .ce( grp_fu_3888_ce ),
    .dout( grp_fu_3888_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 96 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U96(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3893_p0 ),
    .din1( grp_fu_3893_p1 ),
    .ce( grp_fu_3893_ce ),
    .dout( grp_fu_3893_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 97 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U97(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3897_p0 ),
    .din1( grp_fu_3897_p1 ),
    .ce( grp_fu_3897_ce ),
    .dout( grp_fu_3897_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 98 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U98(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3961_p0 ),
    .din1( grp_fu_3961_p1 ),
    .ce( grp_fu_3961_ce ),
    .dout( grp_fu_3961_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 99 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U99(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_4013_p0 ),
    .din1( grp_fu_4013_p1 ),
    .ce( grp_fu_4013_ce ),
    .dout( grp_fu_4013_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 100 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U100(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_4029_p0 ),
    .din1( grp_fu_4029_p1 ),
    .ce( grp_fu_4029_ce ),
    .dout( grp_fu_4029_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 101 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U101(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_4033_p0 ),
    .din1( grp_fu_4033_p1 ),
    .ce( grp_fu_4033_ce ),
    .dout( grp_fu_4033_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 102 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U102(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_4149_p0 ),
    .din1( grp_fu_4149_p1 ),
    .ce( grp_fu_4149_ce ),
    .dout( grp_fu_4149_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 103 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U103(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_4153_p0 ),
    .din1( grp_fu_4153_p1 ),
    .ce( grp_fu_4153_ce ),
    .dout( grp_fu_4153_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 104 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U104(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_4157_p0 ),
    .din1( grp_fu_4157_p1 ),
    .ce( grp_fu_4157_ce ),
    .dout( grp_fu_4157_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 105 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U105(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_4282_p0 ),
    .din1( grp_fu_4282_p1 ),
    .ce( grp_fu_4282_ce ),
    .dout( grp_fu_4282_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 106 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U106(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_4364_p0 ),
    .din1( grp_fu_4364_p1 ),
    .ce( grp_fu_4364_ce ),
    .dout( grp_fu_4364_p2 )
);

sobel_ip_mul_32s_8ns_32_3 #(
    .ID( 107 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sobel_ip_mul_32s_8ns_32_3_U107(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_4593_p0 ),
    .din1( grp_fu_4593_p1 ),
    .ce( grp_fu_4593_ce ),
    .dout( grp_fu_4593_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_10 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond2_fu_780_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st10_fsm_9 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg24_fsm_26 == ap_CS_fsm))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if (((ap_ST_st10_fsm_9 == ap_CS_fsm) | ((ap_ST_pp0_stg24_fsm_26 == ap_CS_fsm) & ~(exitcond2_reg_5545 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st10_fsm_9 == ap_CS_fsm)) begin
        i_1_reg_620 <= ap_const_lv4_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg0_fsm_10 == ap_CS_fsm))) begin
        i_1_reg_620 <= i_3_reg_5549;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond3_fu_709_p2))) begin
        i_reg_597 <= i_2_reg_5226;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        i_reg_597 <= ap_const_lv2_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_671_p2))) begin
        j_reg_608 <= ap_const_lv2_0;
    end else if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        j_reg_608 <= j_1_reg_5260;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        Gx_load_1_reg_5325 <= Gx_q0;
        Gx_load_2_reg_5345 <= Gx_q1;
        Gy_load_1_reg_5335 <= Gy_q0;
        Gy_load_2_reg_5355 <= Gy_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        Gx_load_3_reg_5385 <= Gx_q0;
        Gx_load_4_reg_5405 <= Gx_q1;
        Gy_load_3_reg_5395 <= Gy_q0;
        Gy_load_4_reg_5415 <= Gy_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st9_fsm_8 == ap_CS_fsm)) begin
        Gx_load_5_reg_5445 <= Gx_q0;
        Gx_load_6_reg_5465 <= Gx_q1;
        Gy_load_5_reg_5455 <= Gy_q0;
        Gy_load_6_reg_5475 <= Gy_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st10_fsm_9 == ap_CS_fsm)) begin
        Gx_load_7_reg_5505 <= Gx_q0;
        Gx_load_8_reg_5525 <= Gx_q1;
        Gy_load_7_reg_5515 <= Gy_q0;
        Gy_load_8_reg_5535 <= Gy_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        Gx_load_reg_5285 <= Gx_q0;
        Gy_load_reg_5295 <= Gy_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg17_fsm_19 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1))) begin
        abs5_1_reg_7204 <= abs5_1_fu_4995_p3;
        abscond4_1_reg_7199 <= abscond4_1_fu_4977_p2;
        icmp3_reg_7209 <= icmp3_fu_5013_p2;
        sum0_s_reg_7194 <= sum0_s_fu_4971_p2;
        sum1_reg_7163 <= sum1_fu_4845_p2;
        sumx2_2_1_2_2_reg_7188 <= sumx2_2_1_2_2_fu_4930_p3;
        tmp1_reg_7173[16] <= tmp1_fu_4884_p2[16];
tmp1_reg_7173[17] <= tmp1_fu_4884_p2[17];
tmp1_reg_7173[18] <= tmp1_fu_4884_p2[18];
tmp1_reg_7173[19] <= tmp1_fu_4884_p2[19];
tmp1_reg_7173[20] <= tmp1_fu_4884_p2[20];
tmp1_reg_7173[21] <= tmp1_fu_4884_p2[21];
tmp1_reg_7173[22] <= tmp1_fu_4884_p2[22];
tmp1_reg_7173[23] <= tmp1_fu_4884_p2[23];
tmp1_reg_7173[24] <= tmp1_fu_4884_p2[24];
tmp1_reg_7173[25] <= tmp1_fu_4884_p2[25];
tmp1_reg_7173[26] <= tmp1_fu_4884_p2[26];
tmp1_reg_7173[27] <= tmp1_fu_4884_p2[27];
tmp1_reg_7173[28] <= tmp1_fu_4884_p2[28];
tmp1_reg_7173[29] <= tmp1_fu_4884_p2[29];
tmp1_reg_7173[30] <= tmp1_fu_4884_p2[30];
tmp1_reg_7173[31] <= tmp1_fu_4884_p2[31];
        tmp_86_reg_7168 <= {{sum1_fu_4845_p2[ap_const_lv32_1F : ap_const_lv32_8]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg9_fsm_11 == ap_CS_fsm))) begin
        adjSize2_reg_5572[1] <= adjSize2_fu_796_p3[1];
adjSize2_reg_5572[2] <= adjSize2_fu_796_p3[2];
adjSize2_reg_5572[3] <= adjSize2_fu_796_p3[3];
        tmp_48_reg_5562 <= tmp_48_fu_792_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_pp0_stg9_fsm_11 == ap_CS_fsm)) begin
        ap_reg_ppstg_adjSize2_reg_5572_pp0_it1[1] <= adjSize2_reg_5572[1];
ap_reg_ppstg_adjSize2_reg_5572_pp0_it1[2] <= adjSize2_reg_5572[2];
ap_reg_ppstg_adjSize2_reg_5572_pp0_it1[3] <= adjSize2_reg_5572[3];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_pp0_stg10_fsm_12 == ap_CS_fsm)) begin
        ap_reg_ppstg_call_get_range860_part_reg_5598_pp0_it1 <= call_get_range860_part_reg_5598;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_pp0_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond2_reg_5545_pp0_it1 <= exitcond2_reg_5545;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_pp0_stg11_fsm_13 == ap_CS_fsm)) begin
        ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1 <= sel_tmp2_reg_5608;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_ST_pp0_stg8_fsm_34 == ap_CS_fsm))) begin
        call_get_range656_part_reg_6697 <= {{sub_in_q0[ap_const_lv64_F : ap_const_lv64_8]}};
        tmp_55_0_1_1_reg_6702[0] <= tmp_55_0_1_1_fu_3344_p1[0];
tmp_55_0_1_1_reg_6702[1] <= tmp_55_0_1_1_fu_3344_p1[1];
tmp_55_0_1_1_reg_6702[2] <= tmp_55_0_1_1_fu_3344_p1[2];
tmp_55_0_1_1_reg_6702[3] <= tmp_55_0_1_1_fu_3344_p1[3];
tmp_55_0_1_1_reg_6702[4] <= tmp_55_0_1_1_fu_3344_p1[4];
tmp_55_0_1_1_reg_6702[5] <= tmp_55_0_1_1_fu_3344_p1[5];
tmp_55_0_1_1_reg_6702[6] <= tmp_55_0_1_1_fu_3344_p1[6];
tmp_55_0_1_1_reg_6702[7] <= tmp_55_0_1_1_fu_3344_p1[7];
        tmp_62_0_1_1_reg_6710[0] <= tmp_62_0_1_1_fu_3358_p1[0];
tmp_62_0_1_1_reg_6710[1] <= tmp_62_0_1_1_fu_3358_p1[1];
tmp_62_0_1_1_reg_6710[2] <= tmp_62_0_1_1_fu_3358_p1[2];
tmp_62_0_1_1_reg_6710[3] <= tmp_62_0_1_1_fu_3358_p1[3];
tmp_62_0_1_1_reg_6710[4] <= tmp_62_0_1_1_fu_3358_p1[4];
tmp_62_0_1_1_reg_6710[5] <= tmp_62_0_1_1_fu_3358_p1[5];
tmp_62_0_1_1_reg_6710[6] <= tmp_62_0_1_1_fu_3358_p1[6];
tmp_62_0_1_1_reg_6710[7] <= tmp_62_0_1_1_fu_3358_p1[7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg10_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0))) begin
        call_get_range860_part_reg_5598 <= {{sub_in_q0[ap_const_lv64_F : ap_const_lv64_8]}};
        call_get_range872_part_reg_5603 <= {{sub_in_q0[ap_const_lv64_17 : ap_const_lv64_10]}};
        tmp_55_reg_5588 <= {{tmp_53_0_1_fu_820_p2[ap_const_lv32_6 : ap_const_lv32_2]}};
        tmp_57_reg_5593 <= tmp_53_0_1_fu_820_p2[ap_const_lv32_6];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg22_fsm_24 == ap_CS_fsm))) begin
        call_get_range944_part_reg_6130 <= {{sub_in_q0[ap_const_lv64_17 : ap_const_lv64_10]}};
        tmp_48_1_2_1_reg_6122[0] <= tmp_48_1_2_1_fu_2078_p1[0];
tmp_48_1_2_1_reg_6122[1] <= tmp_48_1_2_1_fu_2078_p1[1];
tmp_48_1_2_1_reg_6122[2] <= tmp_48_1_2_1_fu_2078_p1[2];
tmp_48_1_2_1_reg_6122[3] <= tmp_48_1_2_1_fu_2078_p1[3];
tmp_48_1_2_1_reg_6122[4] <= tmp_48_1_2_1_fu_2078_p1[4];
tmp_48_1_2_1_reg_6122[5] <= tmp_48_1_2_1_fu_2078_p1[5];
tmp_48_1_2_1_reg_6122[6] <= tmp_48_1_2_1_fu_2078_p1[6];
tmp_48_1_2_1_reg_6122[7] <= tmp_48_1_2_1_fu_2078_p1[7];
        tmp_83_reg_6107 <= {{tmp_60_0_2_2_fu_2059_p2[ap_const_lv32_7 : ap_const_lv32_2]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_10 == ap_CS_fsm))) begin
        exitcond2_reg_5545 <= exitcond2_fu_780_p2;
        i_3_reg_5549 <= i_3_fu_786_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_2_reg_5226 <= i_2_fu_677_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg15_fsm_17 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1))) begin
        icmp1_reg_7074 <= icmp1_fu_4505_p2;
        sum2_reg_7069 <= sum2_fu_4489_p2;
        sumx3_2_0_2_2_reg_7055 <= sumx3_2_0_2_2_fu_4441_p3;
        sumy3_2_0_2_2_reg_7062 <= sumy3_2_0_2_2_fu_4448_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg16_fsm_18 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1))) begin
        icmp2_reg_7124 <= icmp2_fu_4682_p2;
        sum2_1_reg_7119 <= sum2_1_fu_4665_p3;
        sum3_reg_7114 <= sum3_fu_4654_p2;
        sumx0_2_1_2_2_reg_7151 <= sumx0_2_1_2_2_fu_4786_p3;
        sumy0_2_1_2_2_reg_7144 <= sumy0_2_1_2_2_fu_4779_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg18_fsm_20 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1))) begin
        icmp5_reg_7229 <= icmp5_fu_5159_p2;
        p_op8_1_reg_7234 <= p_op8_1_fu_5165_p2;
        sum0_1_1_reg_7219 <= sum0_1_1_fu_5132_p3;
        sum1_s_reg_7214 <= sum1_s_fu_5105_p2;
        tmp_131_reg_7224 <= {{sum1_s_fu_5105_p2[ap_const_lv32_1F : ap_const_lv32_8]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        j_1_reg_5260 <= j_1_fu_715_p2;
        j_cast_cast_reg_5252[0] <= j_cast_cast_fu_705_p1[0];
j_cast_cast_reg_5252[1] <= j_cast_cast_fu_705_p1[1];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        p_addr1_reg_5275 <= p_addr1_fu_743_p2;
        sub_in_load_reg_5270 <= sub_in_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg10_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg22_fsm_24 == ap_CS_fsm)))) begin
        reg_663 <= {{sub_in_q0[ap_const_lv64_1F : ap_const_lv64_18]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg11_fsm_13 == ap_CS_fsm))) begin
        sel_tmp2_reg_5608 <= sel_tmp2_fu_860_p2;
        tmp_38_0_1_cast_reg_5720[3] <= tmp_38_0_1_cast_fu_873_p1[3];
tmp_38_0_1_cast_reg_5720[4] <= tmp_38_0_1_cast_fu_873_p1[4];
tmp_38_0_1_cast_reg_5720[5] <= tmp_38_0_1_cast_fu_873_p1[5];
        tmp_60_reg_5736 <= {{tmp_60_0_1_fu_908_p2[ap_const_lv32_6 : ap_const_lv32_2]}};
        tmp_62_reg_5741 <= tmp_60_0_1_fu_908_p2[ap_const_lv32_6];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg9_fsm_11 == ap_CS_fsm) & (ap_const_lv1_0 == sel_tmp2_reg_5608) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1))) begin
        sumx0_3_1_0_1_reg_6809 <= sumx0_3_1_0_1_fu_3618_p2;
        sumx1_3_0_0_2_reg_6749 <= sumx1_3_0_0_2_fu_3494_p2;
        sumx3_3_0_0_2_reg_6759 <= sumx3_3_0_0_2_fu_3504_p2;
        sumy1_3_0_0_2_reg_6754 <= sumy1_3_0_0_2_fu_3499_p2;
        sumy3_3_0_0_2_reg_6764 <= sumy3_3_0_0_2_fu_3510_p2;
        tmp_51_1_reg_6799 <= grp_fu_3305_p2;
        tmp_52_1_reg_6804 <= grp_fu_3310_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg11_fsm_13 == ap_CS_fsm) & (ap_const_lv1_0 == sel_tmp2_reg_5608) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1))) begin
        sumx0_3_1_1_1_reg_6903 <= sumx0_3_1_1_1_fu_3952_p2;
        sumx1_3_1_1_reg_6893 <= sumx1_3_1_1_fu_3942_p2;
        sumy0_3_1_1_reg_6888 <= sumy0_3_1_1_fu_3931_p2;
        sumy1_3_1_1_reg_6898 <= sumy1_3_1_1_fu_3947_p2;
        tmp_45_1_1_1_reg_6908 <= grp_fu_3629_p2;
        tmp_51_0_1_1_reg_6873 <= grp_fu_3558_p2;
        tmp_51_0_1_2_reg_6883 <= grp_fu_3568_p2;
        tmp_52_0_1_1_reg_6878 <= grp_fu_3563_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg14_fsm_16 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1))) begin
        sumx0_3_1_1_2_reg_7030 <= sumx0_3_1_1_2_fu_4334_p2;
        sumx1_3_0_1_2_reg_6991 <= sumx1_3_0_1_2_fu_4214_p2;
        sumx3_3_0_2_1_reg_7001 <= sumx3_3_0_2_1_fu_4272_p2;
        sumy0_3_1_1_2_reg_7035 <= sumy0_3_1_1_2_fu_4340_p2;
        sumy1_3_0_1_2_reg_6996 <= sumy1_3_0_1_2_fu_4219_p2;
        sumy1_3_1_1_1_reg_7025 <= sumy1_3_1_1_1_fu_4328_p2;
        sumy2_3_1_2_2_reg_7040 <= sumy2_3_1_2_2_fu_4368_p2;
        sumy3_3_0_2_1_reg_7006 <= sumy3_3_0_2_1_fu_4277_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg10_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == sel_tmp2_reg_5608) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1))) begin
        sumx0_3_1_1_reg_6854 <= sumx0_3_1_1_fu_3825_p2;
        sumx1_3_1_0_2_reg_6844 <= sumx1_3_1_0_2_fu_3815_p2;
        sumx2_3_0_1_1_reg_6819 <= sumx2_3_0_1_1_fu_3713_p2;
        sumx3_3_0_1_1_reg_6829 <= sumx3_3_0_1_1_fu_3725_p2;
        sumy0_3_1_0_1_reg_6839 <= sumy0_3_1_0_1_fu_3767_p2;
        sumy1_3_1_0_2_reg_6849 <= sumy1_3_1_0_2_fu_3820_p2;
        sumy2_3_0_1_1_reg_6824 <= sumy2_3_0_1_1_fu_3719_p2;
        sumy3_3_0_1_1_reg_6834 <= sumy3_3_0_1_1_fu_3731_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg15_fsm_17 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1))) begin
        sumx0_3_1_2_1_reg_7094 <= sumx0_3_1_2_1_fu_4583_p2;
        sumx1_3_0_2_1_reg_7045 <= sumx1_3_0_2_1_fu_4409_p2;
        sumx1_3_1_1_2_reg_7079 <= sumx1_3_1_1_2_fu_4541_p2;
        sumx2_3_1_1_2_reg_7089 <= sumx2_3_1_1_2_fu_4553_p2;
        sumy0_3_1_2_1_reg_7099 <= sumy0_3_1_2_1_fu_4588_p2;
        sumy1_3_0_2_1_reg_7050 <= sumy1_3_0_2_1_fu_4414_p2;
        sumy1_3_1_1_2_reg_7084 <= sumy1_3_1_1_2_fu_4547_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg13_fsm_15 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1))) begin
        sumx1_3_0_1_reg_6951 <= sumx1_3_0_1_fu_4049_p2;
        sumx1_3_1_1_1_reg_6981 <= sumx1_3_1_1_1_fu_4137_p2;
        sumx2_3_0_2_1_reg_6971 <= sumx2_3_0_2_1_fu_4121_p2;
        sumx3_3_0_1_2_reg_6961 <= sumx3_3_0_1_2_fu_4085_p2;
        sumy1_3_0_1_reg_6956 <= sumy1_3_0_1_fu_4055_p2;
        sumy2_3_0_2_1_reg_6976 <= sumy2_3_0_2_1_fu_4126_p2;
        sumy2_3_1_2_reg_6986 <= sumy2_3_1_2_fu_4173_p2;
        sumy3_3_0_1_2_reg_6966 <= sumy3_3_0_1_2_fu_4091_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg16_fsm_18 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1))) begin
        sumx1_3_0_2_2_reg_7104 <= sumx1_3_0_2_2_fu_4609_p2;
        sumx1_3_1_2_1_reg_7129 <= sumx1_3_1_2_1_fu_4754_p2;
        sumx2_3_1_2_1_reg_7139 <= sumx2_3_1_2_1_fu_4764_p2;
        sumy1_3_0_2_2_reg_7109 <= sumy1_3_0_2_2_fu_4614_p2;
        sumy1_3_1_2_1_reg_7134 <= sumy1_3_1_2_1_fu_4759_p2;
        tmp_51_1_2_2_reg_7158 <= grp_fu_4364_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg17_fsm_19 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1))) begin
        sumx1_3_1_2_2_reg_7178 <= sumx1_3_1_2_2_fu_4908_p2;
        sumy1_3_1_2_2_reg_7183 <= sumy1_3_1_2_2_fu_4913_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg14_fsm_16 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1))) begin
        sumx2_2_0_2_2_reg_7018 <= sumx2_2_0_2_2_fu_4303_p3;
        sumy2_2_0_2_2_reg_7011 <= sumy2_2_0_2_2_fu_4296_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == sel_tmp2_reg_5608) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_ST_pp0_stg5_fsm_31 == ap_CS_fsm))) begin
        sumx2_3_0_0_1_reg_6541 <= sumx2_3_0_0_1_fu_3019_p2;
        sumy2_3_0_0_1_reg_6546 <= sumy2_3_0_0_1_fu_3025_p2;
        tmp_35_reg_6531 <= grp_fu_2777_p2;
        tmp_36_reg_6536 <= grp_fu_2782_p2;
        tmp_51_0_0_2_reg_6551 <= grp_fu_2797_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg12_fsm_14 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1))) begin
        sumx2_3_0_1_2_reg_6926 <= sumx2_3_0_1_2_fu_3978_p2;
        sumx2_3_1_1_1_reg_6941 <= sumx2_3_1_1_1_fu_4017_p2;
        sumy0_3_1_1_1_reg_6936 <= sumy0_3_1_1_1_fu_4008_p2;
        sumy2_3_0_1_2_reg_6931 <= sumy2_3_0_1_2_fu_3984_p2;
        sumy2_3_1_1_1_reg_6946 <= sumy2_3_1_1_1_fu_4023_p2;
        tmp_52_0_1_2_reg_6921 <= grp_fu_3737_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == sel_tmp2_reg_5608) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_ST_pp0_stg6_fsm_32 == ap_CS_fsm))) begin
        sumx2_3_0_1_reg_6607 <= sumx2_3_0_1_fu_3233_p2;
        sumx3_3_0_0_1_reg_6592 <= sumx3_3_0_0_1_fu_3164_p2;
        sumy2_3_0_1_reg_6612 <= sumy2_3_0_1_fu_3238_p2;
        sumy3_3_0_0_1_reg_6597 <= sumy3_3_0_0_1_fu_3169_p2;
        tmp_44_1_0_2_reg_6637 <= grp_fu_2971_p2;
        tmp_51_1_0_1_reg_6627 <= grp_fu_2922_p2;
        tmp_52_1_0_1_reg_6632 <= grp_fu_2927_p2;
        tmp_58_1_reg_6617 <= grp_fu_2912_p2;
        tmp_59_1_reg_6622 <= grp_fu_2917_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == sel_tmp2_reg_5608) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_ST_pp0_stg7_fsm_33 == ap_CS_fsm))) begin
        sumx2_3_1_0_1_reg_6657 <= sumx2_3_1_0_1_fu_3332_p2;
        sumy2_3_1_0_1_reg_6662 <= sumy2_3_1_0_1_fu_3338_p2;
        tmp_45_1_0_2_reg_6667 <= grp_fu_3072_p2;
        tmp_58_1_0_2_reg_6672 <= grp_fu_3080_p2;
        tmp_59_1_0_2_reg_6677 <= grp_fu_3085_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == sel_tmp2_reg_5608) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_ST_pp0_stg8_fsm_34 == ap_CS_fsm))) begin
        sumx2_3_1_1_reg_6739 <= sumx2_3_1_1_fu_3436_p2;
        sumy2_3_1_1_reg_6744 <= sumy2_3_1_1_fu_3441_p2;
        tmp_16_reg_6682 <= grp_fu_3130_p2;
        tmp_17_reg_6687 <= grp_fu_3135_p2;
        tmp_51_1_0_2_reg_6729 <= grp_fu_3243_p2;
        tmp_52_0_0_2_reg_6692 <= grp_fu_3174_p2;
        tmp_52_1_0_2_reg_6734 <= grp_fu_3247_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg12_fsm_14 == ap_CS_fsm))) begin
        tmp_101_reg_5763 <= {{tmp_39_1_1_fu_1028_p2[ap_const_lv32_6 : ap_const_lv32_2]}};
        tmp_103_reg_5768 <= tmp_39_1_1_fu_1028_p2[ap_const_lv32_6];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg13_fsm_15 == ap_CS_fsm))) begin
        tmp_106_reg_5790 <= {{tmp_46_1_1_fu_1148_p2[ap_const_lv32_6 : ap_const_lv32_2]}};
        tmp_108_reg_5795 <= tmp_46_1_1_fu_1148_p2[ap_const_lv32_6];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg14_fsm_16 == ap_CS_fsm))) begin
        tmp_111_reg_5827 <= {{tmp_53_1_1_fu_1268_p2[ap_const_lv32_6 : ap_const_lv32_2]}};
        tmp_113_reg_5832 <= tmp_53_1_1_fu_1268_p2[ap_const_lv32_6];
        tmp_55_1_1_2_reg_5837[0] <= tmp_55_1_1_2_fu_1296_p1[0];
tmp_55_1_1_2_reg_5837[1] <= tmp_55_1_1_2_fu_1296_p1[1];
tmp_55_1_1_2_reg_5837[2] <= tmp_55_1_1_2_fu_1296_p1[2];
tmp_55_1_1_2_reg_5837[3] <= tmp_55_1_1_2_fu_1296_p1[3];
tmp_55_1_1_2_reg_5837[4] <= tmp_55_1_1_2_fu_1296_p1[4];
tmp_55_1_1_2_reg_5837[5] <= tmp_55_1_1_2_fu_1296_p1[5];
tmp_55_1_1_2_reg_5837[6] <= tmp_55_1_1_2_fu_1296_p1[6];
tmp_55_1_1_2_reg_5837[7] <= tmp_55_1_1_2_fu_1296_p1[7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg17_fsm_19 == ap_CS_fsm))) begin
        tmp_116_reg_5954 <= {{tmp_39_1_2_fu_1637_p2[ap_const_lv32_7 : ap_const_lv32_2]}};
        tmp_118_reg_5959 <= tmp_39_1_2_fu_1637_p2[ap_const_lv32_7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg1_fsm_27 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1))) begin
        tmp_11_cast_reg_6315[3] <= tmp_11_cast_fu_2511_p1[3];
tmp_11_cast_reg_6315[4] <= tmp_11_cast_fu_2511_p1[4];
tmp_11_cast_reg_6315[5] <= tmp_11_cast_fu_2511_p1[5];
tmp_11_cast_reg_6315[6] <= tmp_11_cast_fu_2511_p1[6];
tmp_11_cast_reg_6315[7] <= tmp_11_cast_fu_2511_p1[7];
        tmp_31_reg_6331 <= {{tmp_29_fu_2546_p2[ap_const_lv32_7 : ap_const_lv32_2]}};
        tmp_33_reg_6336 <= tmp_29_fu_2546_p2[ap_const_lv32_7];
        tmp_62_0_0_1_reg_6341[0] <= tmp_62_0_0_1_fu_2574_p1[0];
tmp_62_0_0_1_reg_6341[1] <= tmp_62_0_0_1_fu_2574_p1[1];
tmp_62_0_0_1_reg_6341[2] <= tmp_62_0_0_1_fu_2574_p1[2];
tmp_62_0_0_1_reg_6341[3] <= tmp_62_0_0_1_fu_2574_p1[3];
tmp_62_0_0_1_reg_6341[4] <= tmp_62_0_0_1_fu_2574_p1[4];
tmp_62_0_0_1_reg_6341[5] <= tmp_62_0_0_1_fu_2574_p1[5];
tmp_62_0_0_1_reg_6341[6] <= tmp_62_0_0_1_fu_2574_p1[6];
tmp_62_0_0_1_reg_6341[7] <= tmp_62_0_0_1_fu_2574_p1[7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_ST_pp0_stg4_fsm_30 == ap_CS_fsm))) begin
        tmp_11_reg_6476 <= {{tmp_s_fu_2844_p2[ap_const_lv32_7 : ap_const_lv32_2]}};
        tmp_13_reg_6481 <= tmp_s_fu_2844_p2[ap_const_lv32_7];
        tmp_55_1_reg_6511[0] <= tmp_55_1_fu_2908_p1[0];
tmp_55_1_reg_6511[1] <= tmp_55_1_fu_2908_p1[1];
tmp_55_1_reg_6511[2] <= tmp_55_1_fu_2908_p1[2];
tmp_55_1_reg_6511[3] <= tmp_55_1_fu_2908_p1[3];
tmp_55_1_reg_6511[4] <= tmp_55_1_fu_2908_p1[4];
tmp_55_1_reg_6511[5] <= tmp_55_1_fu_2908_p1[5];
tmp_55_1_reg_6511[6] <= tmp_55_1_fu_2908_p1[6];
tmp_55_1_reg_6511[7] <= tmp_55_1_fu_2908_p1[7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg23_fsm_25 == ap_CS_fsm))) begin
        tmp_121_reg_6176 <= {{tmp_46_1_2_fu_2177_p2[ap_const_lv32_7 : ap_const_lv32_2]}};
        tmp_123_reg_6181 <= tmp_46_1_2_fu_2177_p2[ap_const_lv32_7];
        tmp_55_1_2_1_reg_6186[0] <= tmp_55_1_2_1_fu_2205_p1[0];
tmp_55_1_2_1_reg_6186[1] <= tmp_55_1_2_1_fu_2205_p1[1];
tmp_55_1_2_1_reg_6186[2] <= tmp_55_1_2_1_fu_2205_p1[2];
tmp_55_1_2_1_reg_6186[3] <= tmp_55_1_2_1_fu_2205_p1[3];
tmp_55_1_2_1_reg_6186[4] <= tmp_55_1_2_1_fu_2205_p1[4];
tmp_55_1_2_1_reg_6186[5] <= tmp_55_1_2_1_fu_2205_p1[5];
tmp_55_1_2_1_reg_6186[6] <= tmp_55_1_2_1_fu_2205_p1[6];
tmp_55_1_2_1_reg_6186[7] <= tmp_55_1_2_1_fu_2205_p1[7];
        tmp_55_1_2_2_reg_6194[0] <= tmp_55_1_2_2_fu_2226_p1[0];
tmp_55_1_2_2_reg_6194[1] <= tmp_55_1_2_2_fu_2226_p1[1];
tmp_55_1_2_2_reg_6194[2] <= tmp_55_1_2_2_fu_2226_p1[2];
tmp_55_1_2_2_reg_6194[3] <= tmp_55_1_2_2_fu_2226_p1[3];
tmp_55_1_2_2_reg_6194[4] <= tmp_55_1_2_2_fu_2226_p1[4];
tmp_55_1_2_2_reg_6194[5] <= tmp_55_1_2_2_fu_2226_p1[5];
tmp_55_1_2_2_reg_6194[6] <= tmp_55_1_2_2_fu_2226_p1[6];
tmp_55_1_2_2_reg_6194[7] <= tmp_55_1_2_2_fu_2226_p1[7];
        tmp_71_reg_6135 <= tmp_71_fu_2124_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg18_fsm_20 == ap_CS_fsm))) begin
        tmp_126_reg_5991 <= {{tmp_53_1_2_fu_1757_p2[ap_const_lv32_7 : ap_const_lv32_2]}};
        tmp_128_reg_5996 <= tmp_53_1_2_fu_1757_p2[ap_const_lv32_7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg0_fsm_10 == ap_CS_fsm))) begin
        tmp_1_reg_6244 <= tmp_1_fu_2333_p2;
        tmp_22_reg_6258 <= {{tmp_18_fu_2351_p2[ap_const_lv32_7 : ap_const_lv32_2]}};
        tmp_24_reg_6263 <= tmp_18_fu_2351_p2[ap_const_lv32_7];
        tmp_64_reg_6273[1] <= tmp_64_fu_2428_p2[1];
tmp_64_reg_6273[2] <= tmp_64_fu_2428_p2[2];
tmp_64_reg_6273[3] <= tmp_64_fu_2428_p2[3];
        tmp_99_reg_6279 <= tmp_1_fu_2333_p2[ap_const_lv32_3];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == sel_tmp2_reg_5608) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_ST_pp0_stg4_fsm_30 == ap_CS_fsm))) begin
        tmp_27_reg_6486 <= grp_fu_2643_p2;
        tmp_28_reg_6491 <= grp_fu_2648_p2;
        tmp_51_0_0_1_reg_6496 <= grp_fu_2684_p2;
        tmp_52_0_0_1_reg_6501 <= grp_fu_2689_p2;
        tmp_59_0_0_2_reg_6506 <= grp_fu_2694_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_ST_pp0_stg3_fsm_29 == ap_CS_fsm))) begin
        tmp_34_reg_6430[0] <= tmp_34_fu_2773_p1[0];
tmp_34_reg_6430[1] <= tmp_34_fu_2773_p1[1];
tmp_34_reg_6430[2] <= tmp_34_fu_2773_p1[2];
tmp_34_reg_6430[3] <= tmp_34_fu_2773_p1[3];
tmp_34_reg_6430[4] <= tmp_34_fu_2773_p1[4];
tmp_34_reg_6430[5] <= tmp_34_fu_2773_p1[5];
tmp_34_reg_6430[6] <= tmp_34_fu_2773_p1[6];
tmp_34_reg_6430[7] <= tmp_34_fu_2773_p1[7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg16_fsm_18 == ap_CS_fsm))) begin
        tmp_38_0_2_cast_reg_5880[3] <= tmp_38_0_2_cast_fu_1432_p1[3];
tmp_38_0_2_cast_reg_5880[4] <= tmp_38_0_2_cast_fu_1432_p1[4];
tmp_38_0_2_cast_reg_5880[5] <= tmp_38_0_2_cast_fu_1432_p1[5];
tmp_38_0_2_cast_reg_5880[6] <= tmp_38_0_2_cast_fu_1432_p1[6];
        tmp_78_reg_5896 <= {{tmp_60_0_2_fu_1467_p2[ap_const_lv32_7 : ap_const_lv32_2]}};
        tmp_80_reg_5901 <= tmp_60_0_2_fu_1467_p2[ap_const_lv32_7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_ST_pp0_stg5_fsm_31 == ap_CS_fsm))) begin
        tmp_43_reg_6562 <= {{tmp_60_0_0_2_fu_3031_p2[ap_const_lv32_7 : ap_const_lv32_2]}};
        tmp_45_reg_6567 <= tmp_60_0_0_2_fu_3031_p2[ap_const_lv32_7];
        tmp_55_1_0_1_reg_6572[0] <= tmp_55_1_0_1_fu_3058_p1[0];
tmp_55_1_0_1_reg_6572[1] <= tmp_55_1_0_1_fu_3058_p1[1];
tmp_55_1_0_1_reg_6572[2] <= tmp_55_1_0_1_fu_3058_p1[2];
tmp_55_1_0_1_reg_6572[3] <= tmp_55_1_0_1_fu_3058_p1[3];
tmp_55_1_0_1_reg_6572[4] <= tmp_55_1_0_1_fu_3058_p1[4];
tmp_55_1_0_1_reg_6572[5] <= tmp_55_1_0_1_fu_3058_p1[5];
tmp_55_1_0_1_reg_6572[6] <= tmp_55_1_0_1_fu_3058_p1[6];
tmp_55_1_0_1_reg_6572[7] <= tmp_55_1_0_1_fu_3058_p1[7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_const_lv1_0 == sel_tmp2_reg_5608) & (ap_ST_pp0_stg16_fsm_18 == ap_CS_fsm))) begin
        tmp_44_1_1_reg_5906 <= grp_fu_1227_p2;
        tmp_45_1_1_reg_5911 <= grp_fu_1232_p2;
        tmp_59_1_1_2_reg_5922 <= grp_fu_1300_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == sel_tmp2_reg_5608) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_ST_pp0_stg2_fsm_28 == ap_CS_fsm))) begin
        tmp_44_1_2_1_reg_6420 <= grp_fu_2496_p2;
        tmp_45_1_2_1_reg_6425 <= grp_fu_2500_p2;
        tmp_51_0_2_2_reg_6389 <= grp_fu_2434_p2;
        tmp_51_1_2_reg_6410 <= grp_fu_2486_p2;
        tmp_52_1_2_reg_6415 <= grp_fu_2491_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == sel_tmp2_reg_5608))) begin
        tmp_44_1_2_2_reg_6300 <= grp_fu_2218_p2;
        tmp_45_1_2_2_reg_6305 <= grp_fu_2222_p2;
        tmp_58_1_2_1_reg_6290 <= grp_fu_2208_p2;
        tmp_58_1_2_2_reg_6310 <= grp_fu_2230_p2;
        tmp_59_1_2_1_reg_6295 <= grp_fu_2213_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_const_lv1_0 == sel_tmp2_reg_5608) & (ap_ST_pp0_stg21_fsm_23 == ap_CS_fsm))) begin
        tmp_44_1_2_reg_6081 <= grp_fu_1825_p2;
        tmp_45_1_2_reg_6086 <= grp_fu_1830_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == sel_tmp2_reg_5608) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_ST_pp0_stg3_fsm_29 == ap_CS_fsm))) begin
        tmp_44_1_reg_6455 <= grp_fu_2593_p2;
        tmp_45_1_reg_6460 <= grp_fu_2598_p2;
        tmp_58_0_0_2_reg_6450 <= grp_fu_2588_p2;
        tmp_65_0_0_1_reg_6440 <= grp_fu_2578_p2;
        tmp_66_0_0_1_reg_6445 <= grp_fu_2583_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg11_fsm_13 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1))) begin
        tmp_48_1_1_1_reg_6913[0] <= tmp_48_1_1_1_fu_3958_p1[0];
tmp_48_1_1_1_reg_6913[1] <= tmp_48_1_1_1_fu_3958_p1[1];
tmp_48_1_1_1_reg_6913[2] <= tmp_48_1_1_1_fu_3958_p1[2];
tmp_48_1_1_1_reg_6913[3] <= tmp_48_1_1_1_fu_3958_p1[3];
tmp_48_1_1_1_reg_6913[4] <= tmp_48_1_1_1_fu_3958_p1[4];
tmp_48_1_1_1_reg_6913[5] <= tmp_48_1_1_1_fu_3958_p1[5];
tmp_48_1_1_1_reg_6913[6] <= tmp_48_1_1_1_fu_3958_p1[6];
tmp_48_1_1_1_reg_6913[7] <= tmp_48_1_1_1_fu_3958_p1[7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg9_fsm_11 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1))) begin
        tmp_50_reg_6775 <= {{tmp_46_0_1_fu_3527_p2[ap_const_lv32_6 : ap_const_lv32_2]}};
        tmp_52_reg_6780 <= tmp_46_0_1_fu_3527_p2[ap_const_lv32_6];
        tmp_62_0_1_2_reg_6791[0] <= tmp_62_0_1_2_fu_3608_p1[0];
tmp_62_0_1_2_reg_6791[1] <= tmp_62_0_1_2_fu_3608_p1[1];
tmp_62_0_1_2_reg_6791[2] <= tmp_62_0_1_2_fu_3608_p1[2];
tmp_62_0_1_2_reg_6791[3] <= tmp_62_0_1_2_fu_3608_p1[3];
tmp_62_0_1_2_reg_6791[4] <= tmp_62_0_1_2_fu_3608_p1[4];
tmp_62_0_1_2_reg_6791[5] <= tmp_62_0_1_2_fu_3608_p1[5];
tmp_62_0_1_2_reg_6791[6] <= tmp_62_0_1_2_fu_3608_p1[6];
tmp_62_0_1_2_reg_6791[7] <= tmp_62_0_1_2_fu_3608_p1[7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_const_lv1_0 == sel_tmp2_reg_5608) & (ap_ST_pp0_stg23_fsm_25 == ap_CS_fsm))) begin
        tmp_51_0_2_1_reg_6140 <= grp_fu_1971_p2;
        tmp_52_0_2_1_reg_6145 <= grp_fu_1976_p2;
        tmp_58_0_2_1_reg_6150 <= grp_fu_1985_p2;
        tmp_59_0_2_1_reg_6155 <= grp_fu_1990_p2;
        tmp_65_0_2_1_reg_6160 <= grp_fu_1999_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == sel_tmp2_reg_5608) & (ap_ST_pp0_stg1_fsm_27 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1))) begin
        tmp_51_0_2_reg_6351 <= grp_fu_2238_p2;
        tmp_52_0_2_reg_6356 <= grp_fu_2243_p2;
        tmp_59_1_2_2_reg_6371 <= grp_fu_2329_p2;
        tmp_65_0_2_2_reg_6361 <= grp_fu_2288_p2;
        tmp_66_0_2_2_reg_6366 <= grp_fu_2293_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_const_lv1_0 == sel_tmp2_reg_5608) & (ap_ST_pp0_stg17_fsm_19 == ap_CS_fsm))) begin
        tmp_51_1_1_reg_5938 <= grp_fu_1384_p2;
        tmp_52_1_1_reg_5943 <= grp_fu_1389_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_const_lv1_0 == sel_tmp2_reg_5608) & (ap_ST_pp0_stg24_fsm_26 == ap_CS_fsm))) begin
        tmp_51_1_2_1_reg_6234 <= grp_fu_2082_p2;
        tmp_52_1_2_1_reg_6239 <= grp_fu_2087_p2;
        tmp_58_0_2_2_reg_6211 <= grp_fu_2051_p2;
        tmp_59_0_2_2_reg_6216 <= grp_fu_2055_p2;
        tmp_66_0_2_1_reg_6206 <= grp_fu_2047_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg21_fsm_23 == ap_CS_fsm))) begin
        tmp_55_0_2_1_reg_6065[0] <= tmp_55_0_2_1_fu_1981_p1[0];
tmp_55_0_2_1_reg_6065[1] <= tmp_55_0_2_1_fu_1981_p1[1];
tmp_55_0_2_1_reg_6065[2] <= tmp_55_0_2_1_fu_1981_p1[2];
tmp_55_0_2_1_reg_6065[3] <= tmp_55_0_2_1_fu_1981_p1[3];
tmp_55_0_2_1_reg_6065[4] <= tmp_55_0_2_1_fu_1981_p1[4];
tmp_55_0_2_1_reg_6065[5] <= tmp_55_0_2_1_fu_1981_p1[5];
tmp_55_0_2_1_reg_6065[6] <= tmp_55_0_2_1_fu_1981_p1[6];
tmp_55_0_2_1_reg_6065[7] <= tmp_55_0_2_1_fu_1981_p1[7];
        tmp_62_0_2_1_reg_6073[0] <= tmp_62_0_2_1_fu_1995_p1[0];
tmp_62_0_2_1_reg_6073[1] <= tmp_62_0_2_1_fu_1995_p1[1];
tmp_62_0_2_1_reg_6073[2] <= tmp_62_0_2_1_fu_1995_p1[2];
tmp_62_0_2_1_reg_6073[3] <= tmp_62_0_2_1_fu_1995_p1[3];
tmp_62_0_2_1_reg_6073[4] <= tmp_62_0_2_1_fu_1995_p1[4];
tmp_62_0_2_1_reg_6073[5] <= tmp_62_0_2_1_fu_1995_p1[5];
tmp_62_0_2_1_reg_6073[6] <= tmp_62_0_2_1_fu_1995_p1[6];
tmp_62_0_2_1_reg_6073[7] <= tmp_62_0_2_1_fu_1995_p1[7];
        tmp_68_reg_6049 <= {{tmp_46_0_2_fu_1939_p2[ap_const_lv32_7 : ap_const_lv32_2]}};
        tmp_70_reg_6054 <= tmp_46_0_2_fu_1939_p2[ap_const_lv32_7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg10_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1))) begin
        tmp_55_1_1_1_reg_6859[0] <= tmp_55_1_1_1_fu_3830_p1[0];
tmp_55_1_1_1_reg_6859[1] <= tmp_55_1_1_1_fu_3830_p1[1];
tmp_55_1_1_1_reg_6859[2] <= tmp_55_1_1_1_fu_3830_p1[2];
tmp_55_1_1_1_reg_6859[3] <= tmp_55_1_1_1_fu_3830_p1[3];
tmp_55_1_1_1_reg_6859[4] <= tmp_55_1_1_1_fu_3830_p1[4];
tmp_55_1_1_1_reg_6859[5] <= tmp_55_1_1_1_fu_3830_p1[5];
tmp_55_1_1_1_reg_6859[6] <= tmp_55_1_1_1_fu_3830_p1[6];
tmp_55_1_1_1_reg_6859[7] <= tmp_55_1_1_1_fu_3830_p1[7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg14_fsm_16 == ap_CS_fsm) & (ap_const_lv1_0 == sel_tmp2_reg_5608))) begin
        tmp_58_0_1_reg_5800 <= grp_fu_976_p2;
        tmp_59_0_1_reg_5805 <= grp_fu_981_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_const_lv1_0 == sel_tmp2_reg_5608) & (ap_ST_pp0_stg19_fsm_21 == ap_CS_fsm))) begin
        tmp_58_0_2_reg_6001 <= grp_fu_1585_p2;
        tmp_59_0_2_reg_6006 <= grp_fu_1590_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_const_lv1_0 == sel_tmp2_reg_5608) & (ap_ST_pp0_stg18_fsm_20 == ap_CS_fsm))) begin
        tmp_58_1_1_reg_5970 <= grp_fu_1535_p2;
        tmp_59_1_1_reg_5975 <= grp_fu_1540_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg22_fsm_24 == ap_CS_fsm) & (ap_const_lv1_0 == sel_tmp2_reg_5608))) begin
        tmp_58_1_2_reg_6112 <= grp_fu_1918_p2;
        tmp_59_1_2_reg_6117 <= grp_fu_1923_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_ST_pp0_stg7_fsm_33 == ap_CS_fsm))) begin
        tmp_62_0_0_2_reg_6642[0] <= tmp_62_0_0_2_fu_3287_p1[0];
tmp_62_0_0_2_reg_6642[1] <= tmp_62_0_0_2_fu_3287_p1[1];
tmp_62_0_0_2_reg_6642[2] <= tmp_62_0_0_2_fu_3287_p1[2];
tmp_62_0_0_2_reg_6642[3] <= tmp_62_0_0_2_fu_3287_p1[3];
tmp_62_0_0_2_reg_6642[4] <= tmp_62_0_0_2_fu_3287_p1[4];
tmp_62_0_0_2_reg_6642[5] <= tmp_62_0_0_2_fu_3287_p1[5];
tmp_62_0_0_2_reg_6642[6] <= tmp_62_0_0_2_fu_3287_p1[6];
tmp_62_0_0_2_reg_6642[7] <= tmp_62_0_0_2_fu_3287_p1[7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg24_fsm_26 == ap_CS_fsm))) begin
        tmp_62_0_2_2_reg_6221[0] <= tmp_62_0_2_2_fu_2284_p1[0];
tmp_62_0_2_2_reg_6221[1] <= tmp_62_0_2_2_fu_2284_p1[1];
tmp_62_0_2_2_reg_6221[2] <= tmp_62_0_2_2_fu_2284_p1[2];
tmp_62_0_2_2_reg_6221[3] <= tmp_62_0_2_2_fu_2284_p1[3];
tmp_62_0_2_2_reg_6221[4] <= tmp_62_0_2_2_fu_2284_p1[4];
tmp_62_0_2_2_reg_6221[5] <= tmp_62_0_2_2_fu_2284_p1[5];
tmp_62_0_2_2_reg_6221[6] <= tmp_62_0_2_2_fu_2284_p1[6];
tmp_62_0_2_2_reg_6221[7] <= tmp_62_0_2_2_fu_2284_p1[7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_const_lv1_0 == sel_tmp2_reg_5608) & (ap_ST_pp0_stg15_fsm_17 == ap_CS_fsm))) begin
        tmp_65_0_1_reg_5843 <= grp_fu_1096_p2;
        tmp_66_0_1_reg_5848 <= grp_fu_1101_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_const_lv1_0 == sel_tmp2_reg_5608) & (ap_ST_pp0_stg20_fsm_22 == ap_CS_fsm))) begin
        tmp_65_0_2_reg_6022 <= grp_fu_1705_p2;
        tmp_66_0_2_reg_6027 <= grp_fu_1710_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg15_fsm_17 == ap_CS_fsm))) begin
        tmp_73_reg_5859 <= {{tmp_53_0_2_fu_1316_p2[ap_const_lv32_7 : ap_const_lv32_2]}};
        tmp_75_reg_5864 <= tmp_53_0_2_fu_1316_p2[ap_const_lv32_7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_ST_pp0_stg2_fsm_28 == ap_CS_fsm))) begin
        tmp_93_reg_6400 <= {{tmp_53_1_fu_2709_p2[ap_const_lv32_7 : ap_const_lv32_2]}};
        tmp_95_reg_6405 <= tmp_53_1_fu_2709_p2[ap_const_lv32_7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_671_p2))) begin
        tmp_cast_reg_5236 <= tmp_cast_fu_701_p1;
        tmp_reg_5231 <= tmp_fu_695_p2;
    end
end

/// Gx_address0 assign process. ///
always @ (ap_CS_fsm or tmp_47_fu_774_p1)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        Gx_address0 = tmp_47_fu_774_p1;
    end else if ((ap_ST_st9_fsm_8 == ap_CS_fsm)) begin
        Gx_address0 = ap_const_lv64_7;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        Gx_address0 = ap_const_lv64_5;
    end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        Gx_address0 = ap_const_lv64_3;
    end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        Gx_address0 = ap_const_lv64_1;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        Gx_address0 = ap_const_lv64_0;
    end else begin
        Gx_address0 = 'bx;
    end
end

/// Gx_address1 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st9_fsm_8 == ap_CS_fsm)) begin
        Gx_address1 = ap_const_lv64_8;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        Gx_address1 = ap_const_lv64_6;
    end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        Gx_address1 = ap_const_lv64_4;
    end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        Gx_address1 = ap_const_lv64_2;
    end else begin
        Gx_address1 = 'bx;
    end
end

/// Gx_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond1_fu_671_p2)
begin
    if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond1_fu_671_p2)) | (ap_ST_st6_fsm_5 == ap_CS_fsm) | (ap_ST_st7_fsm_6 == ap_CS_fsm) | (ap_ST_st8_fsm_7 == ap_CS_fsm) | (ap_ST_st9_fsm_8 == ap_CS_fsm) | (ap_ST_st5_fsm_4 == ap_CS_fsm))) begin
        Gx_ce0 = ap_const_logic_1;
    end else begin
        Gx_ce0 = ap_const_logic_0;
    end
end

/// Gx_ce1 assign process. ///
always @ (ap_CS_fsm)
begin
    if (((ap_ST_st6_fsm_5 == ap_CS_fsm) | (ap_ST_st7_fsm_6 == ap_CS_fsm) | (ap_ST_st8_fsm_7 == ap_CS_fsm) | (ap_ST_st9_fsm_8 == ap_CS_fsm))) begin
        Gx_ce1 = ap_const_logic_1;
    end else begin
        Gx_ce1 = ap_const_logic_0;
    end
end

/// Gx_we0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        Gx_we0 = ap_const_logic_1;
    end else begin
        Gx_we0 = ap_const_logic_0;
    end
end

/// Gy_address0 assign process. ///
always @ (ap_CS_fsm or tmp_47_fu_774_p1)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        Gy_address0 = tmp_47_fu_774_p1;
    end else if ((ap_ST_st9_fsm_8 == ap_CS_fsm)) begin
        Gy_address0 = ap_const_lv64_7;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        Gy_address0 = ap_const_lv64_5;
    end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        Gy_address0 = ap_const_lv64_3;
    end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        Gy_address0 = ap_const_lv64_1;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        Gy_address0 = ap_const_lv64_0;
    end else begin
        Gy_address0 = 'bx;
    end
end

/// Gy_address1 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st9_fsm_8 == ap_CS_fsm)) begin
        Gy_address1 = ap_const_lv64_8;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        Gy_address1 = ap_const_lv64_6;
    end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        Gy_address1 = ap_const_lv64_4;
    end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        Gy_address1 = ap_const_lv64_2;
    end else begin
        Gy_address1 = 'bx;
    end
end

/// Gy_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond1_fu_671_p2)
begin
    if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond1_fu_671_p2)) | (ap_ST_st6_fsm_5 == ap_CS_fsm) | (ap_ST_st7_fsm_6 == ap_CS_fsm) | (ap_ST_st8_fsm_7 == ap_CS_fsm) | (ap_ST_st9_fsm_8 == ap_CS_fsm) | (ap_ST_st5_fsm_4 == ap_CS_fsm))) begin
        Gy_ce0 = ap_const_logic_1;
    end else begin
        Gy_ce0 = ap_const_logic_0;
    end
end

/// Gy_ce1 assign process. ///
always @ (ap_CS_fsm)
begin
    if (((ap_ST_st6_fsm_5 == ap_CS_fsm) | (ap_ST_st7_fsm_6 == ap_CS_fsm) | (ap_ST_st8_fsm_7 == ap_CS_fsm) | (ap_ST_st9_fsm_8 == ap_CS_fsm))) begin
        Gy_ce1 = ap_const_logic_1;
    end else begin
        Gy_ce1 = ap_const_logic_0;
    end
end

/// Gy_we0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        Gy_we0 = ap_const_logic_1;
    end else begin
        Gy_we0 = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st48_fsm_35 == ap_CS_fsm)) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st48_fsm_35 == ap_CS_fsm)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// i_1_phi_fu_624_p4 assign process. ///
always @ (ap_CS_fsm or i_1_reg_620 or ap_reg_ppiten_pp0_it1 or exitcond2_reg_5545 or i_3_reg_5549)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg0_fsm_10 == ap_CS_fsm))) begin
        i_1_phi_fu_624_p4 = i_3_reg_5549;
    end else begin
        i_1_phi_fu_624_p4 = i_1_reg_620;
    end
end

/// sub_in_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_9_fu_734_p1 or tmp_10_fu_766_p1 or gepindex853_cast_fu_804_p1 or gepindex2627_cast_fu_903_p1 or gepindex2639_cast_fu_1012_p1 or gepindex2819_cast_fu_1143_p1 or gepindex2831_cast_fu_1263_p1 or gepindex2843_cast_fu_1420_p1 or gepindex2711_cast_fu_1462_p1 or gepindex2723_cast_fu_1621_p1 or gepindex2891_cast_fu_1752_p1 or gepindex2915_cast_fu_1861_p1 or gepindex2735_cast_fu_1873_p1 or gepindex2927_cast_fu_2011_p1 or gepindex2699_cast_fu_2042_p1 or gepindex2771_cast_fu_2161_p1 or gepindex2903_cast_fu_2324_p1 or gepindex2591_cast_fu_2423_p1 or gepindex2567_cast_fu_2541_p1 or gepindex2579_cast_fu_2679_p1 or gepindex2783_cast_fu_2828_p1 or gepindex2795_cast_fu_2966_p1 or gepindex2_cast_fu_3002_p1 or gepindex2603_cast_fu_3228_p1 or gepindex649_cast_fu_3301_p1 or gepindex2687_cast_fu_3391_p1 or gepindex2615_cast_fu_3672_p1)
begin
    if (((ap_ST_pp0_stg10_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        sub_in_address0 = gepindex2615_cast_fu_3672_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg8_fsm_34 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2687_cast_fu_3391_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg7_fsm_33 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex649_cast_fu_3301_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg6_fsm_32 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2603_cast_fu_3228_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg5_fsm_31 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2_cast_fu_3002_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg4_fsm_30 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2795_cast_fu_2966_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg3_fsm_29 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2783_cast_fu_2828_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg2_fsm_28 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2579_cast_fu_2679_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg1_fsm_27 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2567_cast_fu_2541_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg0_fsm_10 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2591_cast_fu_2423_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg24_fsm_26 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2903_cast_fu_2324_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg23_fsm_25 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2771_cast_fu_2161_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg22_fsm_24 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2699_cast_fu_2042_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg21_fsm_23 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2927_cast_fu_2011_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg20_fsm_22 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2735_cast_fu_1873_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg19_fsm_21 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2915_cast_fu_1861_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg18_fsm_20 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2891_cast_fu_1752_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg17_fsm_19 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2723_cast_fu_1621_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg16_fsm_18 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2711_cast_fu_1462_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg15_fsm_17 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2843_cast_fu_1420_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg14_fsm_16 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2831_cast_fu_1263_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg13_fsm_15 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2819_cast_fu_1143_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg12_fsm_14 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2639_cast_fu_1012_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg11_fsm_13 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex2627_cast_fu_903_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg9_fsm_11 == ap_CS_fsm))) begin
        sub_in_address0 = gepindex853_cast_fu_804_p1;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        sub_in_address0 = tmp_10_fu_766_p1;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        sub_in_address0 = tmp_9_fu_734_p1;
    end else begin
        sub_in_address0 = 'bx;
    end
end

/// sub_in_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or exitcond2_reg_5545 or exitcond3_fu_709_p2 or ap_reg_ppstg_exitcond2_reg_5545_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg22_fsm_24 == ap_CS_fsm)) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_709_p2)) | (ap_ST_st4_fsm_3 == ap_CS_fsm) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg9_fsm_11 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg11_fsm_13 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg12_fsm_14 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg13_fsm_15 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg14_fsm_16 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg15_fsm_17 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg16_fsm_18 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg17_fsm_19 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg18_fsm_20 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg19_fsm_21 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg20_fsm_22 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg21_fsm_23 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg23_fsm_25 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg24_fsm_26 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond2_reg_5545 == ap_const_lv1_0) & (ap_ST_pp0_stg0_fsm_10 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg1_fsm_27 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_ST_pp0_stg2_fsm_28 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_ST_pp0_stg3_fsm_29 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_ST_pp0_stg4_fsm_30 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_ST_pp0_stg5_fsm_31 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_ST_pp0_stg6_fsm_32 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_ST_pp0_stg7_fsm_33 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1) & (ap_ST_pp0_stg8_fsm_34 == ap_CS_fsm)) | ((ap_ST_pp0_stg10_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1)))) begin
        sub_in_ce0 = ap_const_logic_1;
    end else begin
        sub_in_ce0 = ap_const_logic_0;
    end
end

/// sub_out_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or tmp_21_fu_5049_p1 or tmp_31_1_fu_5219_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
        if ((ap_ST_pp0_stg19_fsm_21 == ap_CS_fsm)) begin
            sub_out_address0 = tmp_31_1_fu_5219_p1;
        end else if ((ap_ST_pp0_stg18_fsm_20 == ap_CS_fsm)) begin
            sub_out_address0 = tmp_21_fu_5049_p1;
        end else begin
            sub_out_address0 = 'bx;
        end
    end else begin
        sub_out_address0 = 'bx;
    end
end

/// sub_out_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond2_reg_5545_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg18_fsm_20 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg19_fsm_21 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1)))) begin
        sub_out_ce0 = ap_const_logic_1;
    end else begin
        sub_out_ce0 = ap_const_logic_0;
    end
end

/// sub_out_d0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or tmp_20_fu_5043_p2 or tmp_30_1_fu_5212_p2)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
        if ((ap_ST_pp0_stg19_fsm_21 == ap_CS_fsm)) begin
            sub_out_d0 = tmp_30_1_fu_5212_p2;
        end else if ((ap_ST_pp0_stg18_fsm_20 == ap_CS_fsm)) begin
            sub_out_d0 = tmp_20_fu_5043_p2;
        end else begin
            sub_out_d0 = 'bx;
        end
    end else begin
        sub_out_d0 = 'bx;
    end
end

/// sub_out_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond2_reg_5545_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg18_fsm_20 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg19_fsm_21 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_5545_pp0_it1)))) begin
        sub_out_we0 = ap_const_logic_1;
    end else begin
        sub_out_we0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or exitcond1_fu_671_p2 or exitcond3_fu_709_p2 or exitcond2_fu_780_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((ap_const_lv1_0 == exitcond1_fu_671_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        ap_ST_st3_fsm_2 : 
            if ((ap_const_lv1_0 == exitcond3_fu_709_p2)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        ap_ST_st4_fsm_3 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        ap_ST_st5_fsm_4 : 
            ap_NS_fsm = ap_ST_st3_fsm_2;
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_st7_fsm_6;
        ap_ST_st7_fsm_6 : 
            ap_NS_fsm = ap_ST_st8_fsm_7;
        ap_ST_st8_fsm_7 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        ap_ST_st9_fsm_8 : 
            ap_NS_fsm = ap_ST_st10_fsm_9;
        ap_ST_st10_fsm_9 : 
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_10;
        ap_ST_pp0_stg0_fsm_10 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == exitcond2_fu_780_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_27;
            end else begin
                ap_NS_fsm = ap_ST_st48_fsm_35;
            end
        ap_ST_pp0_stg9_fsm_11 : 
            ap_NS_fsm = ap_ST_pp0_stg10_fsm_12;
        ap_ST_pp0_stg10_fsm_12 : 
            ap_NS_fsm = ap_ST_pp0_stg11_fsm_13;
        ap_ST_pp0_stg11_fsm_13 : 
            ap_NS_fsm = ap_ST_pp0_stg12_fsm_14;
        ap_ST_pp0_stg12_fsm_14 : 
            ap_NS_fsm = ap_ST_pp0_stg13_fsm_15;
        ap_ST_pp0_stg13_fsm_15 : 
            ap_NS_fsm = ap_ST_pp0_stg14_fsm_16;
        ap_ST_pp0_stg14_fsm_16 : 
            ap_NS_fsm = ap_ST_pp0_stg15_fsm_17;
        ap_ST_pp0_stg15_fsm_17 : 
            ap_NS_fsm = ap_ST_pp0_stg16_fsm_18;
        ap_ST_pp0_stg16_fsm_18 : 
            ap_NS_fsm = ap_ST_pp0_stg17_fsm_19;
        ap_ST_pp0_stg17_fsm_19 : 
            ap_NS_fsm = ap_ST_pp0_stg18_fsm_20;
        ap_ST_pp0_stg18_fsm_20 : 
            ap_NS_fsm = ap_ST_pp0_stg19_fsm_21;
        ap_ST_pp0_stg19_fsm_21 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg19_fsm_21 == ap_CS_fsm) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg20_fsm_22;
            end else begin
                ap_NS_fsm = ap_ST_st48_fsm_35;
            end
        ap_ST_pp0_stg20_fsm_22 : 
            ap_NS_fsm = ap_ST_pp0_stg21_fsm_23;
        ap_ST_pp0_stg21_fsm_23 : 
            ap_NS_fsm = ap_ST_pp0_stg22_fsm_24;
        ap_ST_pp0_stg22_fsm_24 : 
            ap_NS_fsm = ap_ST_pp0_stg23_fsm_25;
        ap_ST_pp0_stg23_fsm_25 : 
            ap_NS_fsm = ap_ST_pp0_stg24_fsm_26;
        ap_ST_pp0_stg24_fsm_26 : 
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_10;
        ap_ST_pp0_stg1_fsm_27 : 
            ap_NS_fsm = ap_ST_pp0_stg2_fsm_28;
        ap_ST_pp0_stg2_fsm_28 : 
            ap_NS_fsm = ap_ST_pp0_stg3_fsm_29;
        ap_ST_pp0_stg3_fsm_29 : 
            ap_NS_fsm = ap_ST_pp0_stg4_fsm_30;
        ap_ST_pp0_stg4_fsm_30 : 
            ap_NS_fsm = ap_ST_pp0_stg5_fsm_31;
        ap_ST_pp0_stg5_fsm_31 : 
            ap_NS_fsm = ap_ST_pp0_stg6_fsm_32;
        ap_ST_pp0_stg6_fsm_32 : 
            ap_NS_fsm = ap_ST_pp0_stg7_fsm_33;
        ap_ST_pp0_stg7_fsm_33 : 
            ap_NS_fsm = ap_ST_pp0_stg8_fsm_34;
        ap_ST_pp0_stg8_fsm_34 : 
            ap_NS_fsm = ap_ST_pp0_stg9_fsm_11;
        ap_ST_st48_fsm_35 : 
            ap_NS_fsm = ap_ST_st1_fsm_0;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign Gx_d0 = sub_in_load_reg_5270;
assign Gy_d0 = sub_in_q0;
assign abs1_1_fu_4964_p3 = ((abscond1_1_fu_4959_p2)? sumy0_2_1_2_2_reg_7144: neg1_1_fu_4954_p2);
assign abs2_1_fu_5077_p3 = ((abscond2_1_fu_5071_p2)? sumx1_2_1_2_2_fu_5059_p3: neg2_1_fu_5065_p2);
assign abs2_fu_4817_p3 = ((abscond2_fu_4811_p2)? sumx1_2_0_2_2_fu_4799_p3: neg2_fu_4805_p2);
assign abs3_1_fu_5097_p3 = ((abscond3_1_fu_5091_p2)? sumy1_2_1_2_2_fu_5053_p3: neg3_1_fu_5085_p2);
assign abs3_fu_4837_p3 = ((abscond3_fu_4831_p2)? sumy1_2_0_2_2_fu_4793_p3: neg3_fu_4825_p2);
assign abs4_1_fu_5116_p3 = ((abscond4_1_reg_7199)? sumx2_2_1_2_2_reg_7188: neg4_1_fu_5111_p2);
assign abs4_fu_4465_p3 = ((abscond4_fu_4460_p2)? sumx2_2_0_2_2_reg_7018: neg4_fu_4455_p2);
assign abs5_1_fu_4995_p3 = ((abscond5_1_fu_4989_p2)? sumy2_2_1_2_2_fu_4924_p3: neg5_1_fu_4983_p2);
assign abs5_fu_4482_p3 = ((abscond5_fu_4477_p2)? sumy2_2_0_2_2_reg_7011: neg5_fu_4472_p2);
assign abs6_fu_4630_p3 = ((abscond6_fu_4625_p2)? sumx3_2_0_2_2_reg_7055: neg6_fu_4620_p2);
assign abs7_fu_4647_p3 = ((abscond7_fu_4642_p2)? sumy3_2_0_2_2_reg_7062: neg7_fu_4637_p2);
assign abs_1_fu_4947_p3 = ((abscond_1_fu_4942_p2)? sumx0_2_1_2_2_reg_7151: neg_1_fu_4937_p2);
assign abscond1_1_fu_4959_p2 = ($signed(sumy0_2_1_2_2_reg_7144) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign abscond2_1_fu_5071_p2 = ($signed(sumx1_2_1_2_2_fu_5059_p3) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign abscond2_fu_4811_p2 = ($signed(sumx1_2_0_2_2_fu_4799_p3) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign abscond3_1_fu_5091_p2 = ($signed(sumy1_2_1_2_2_fu_5053_p3) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign abscond3_fu_4831_p2 = ($signed(sumy1_2_0_2_2_fu_4793_p3) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign abscond4_1_fu_4977_p2 = ($signed(sumx2_2_1_2_2_fu_4930_p3) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign abscond4_fu_4460_p2 = ($signed(sumx2_2_0_2_2_reg_7018) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign abscond5_1_fu_4989_p2 = ($signed(sumy2_2_1_2_2_fu_4924_p3) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign abscond5_fu_4477_p2 = ($signed(sumy2_2_0_2_2_reg_7011) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign abscond6_fu_4625_p2 = ($signed(sumx3_2_0_2_2_reg_7055) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign abscond7_fu_4642_p2 = ($signed(sumy3_2_0_2_2_reg_7062) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign abscond_1_fu_4942_p2 = ($signed(sumx0_2_1_2_2_reg_7151) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign addrCmp_fu_2141_p2 = (mem_index_gep11_fu_2131_p2 < ap_const_lv7_6A? 1'b1: 1'b0);
assign adjSize1_fu_1866_p3 = {{i_3_reg_5549}, {ap_const_lv1_0}};
assign adjSize2_fu_796_p3 = {{tmp_48_fu_792_p1}, {ap_const_lv1_1}};
assign adjSize3_fu_2004_p3 = {{i_3_reg_5549}, {ap_const_lv1_1}};
assign adjSize517_cast_fu_2128_p1 = $unsigned(tmp_83_reg_6107);
assign adjSize558_cast_fu_2985_p1 = $unsigned(mem_index_gep_fu_2979_p2);
assign adjSize561_cast_fu_2524_p1 = $unsigned(mem_index_gep1_fu_2518_p2);
assign adjSize573_cast_fu_2662_p1 = $unsigned(mem_index_gep2_fu_2656_p2);
assign adjSize585_cast_fu_2397_p1 = $unsigned(mem_index_gep3_fu_2391_p2);
assign adjSize597_cast_fu_3211_p1 = $unsigned(mem_index_gep4_fu_3205_p2);
assign adjSize609_cast_fu_3655_p1 = $unsigned(mem_index_gep5_fu_3649_p2);
assign adjSize621_cast_fu_886_p1 = $unsigned(mem_index_gep6_fu_880_p2);
assign adjSize633_cast_fu_995_p1 = $unsigned(mem_index_gep7_fu_989_p2);
assign adjSize693_cast_fu_2025_p1 = $unsigned(mem_index_gep8_fu_2019_p2);
assign adjSize705_cast_fu_1445_p1 = $unsigned(mem_index_gep9_fu_1439_p2);
assign adjSize717_cast_fu_1604_p1 = $unsigned(mem_index_gep10_fu_1598_p2);
assign adjSize777_cast_fu_2811_p1 = $unsigned(mem_index_gep12_fu_2805_p2);
assign adjSize789_cast_fu_2949_p1 = $unsigned(mem_index_gep13_fu_2943_p2);
assign adjSize813_cast_fu_1126_p1 = $unsigned(mem_index_gep14_fu_1120_p2);
assign adjSize825_cast_fu_1246_p1 = $unsigned(mem_index_gep15_fu_1240_p2);
assign adjSize837_cast_fu_1403_p1 = $unsigned(mem_index_gep16_fu_1397_p2);
assign adjSize885_cast_fu_1735_p1 = $unsigned(mem_index_gep17_fu_1729_p2);
assign adjSize897_cast_fu_2307_p1 = $unsigned(mem_index_gep18_fu_2301_p2);
assign adjSize909_cast_fu_1844_p1 = $unsigned(mem_index_gep19_fu_1838_p2);
assign adjSize_fu_3381_p4 = {{tmp_60_0_1_2_fu_3372_p2[ap_const_lv32_6 : ap_const_lv32_2]}};
wire [5-1:0] call_get_range10_fu_1687_p4_vh_buf;
wire [5-1:0] call_get_range10_fu_1687_p4_vl_buf;
wire [32-1:0] call_get_range10_fu_1687_p4_vi_buf;
wire [32-1:0] call_get_range10_fu_1687_p4_vo_buf;
wire [32-1:0] call_get_range10_fu_1687_p4_vi_r;
wire [5:0] call_get_range10_fu_1687_p4_length;
wire [32-1:0] call_get_range10_fu_1687_p4_mask;

genvar ap_tvar_int_0;
generate
    for (ap_tvar_int_0 = 0; ap_tvar_int_0 < 32; ap_tvar_int_0 = ap_tvar_int_0 + 1) begin :call_get_range10_fu_1687_p4_label0
        assign call_get_range10_fu_1687_p4_vi_r[ap_tvar_int_0] = sub_in_q0[32-1-ap_tvar_int_0];
    end
endgenerate

assign call_get_range10_fu_1687_p4_vh_buf = (end_pos727971_cast_fu_1683_p1 >= start_pos726_cast_fu_1672_p1)? end_pos727971_cast_fu_1683_p1 : (32 -1- end_pos727971_cast_fu_1683_p1);
assign call_get_range10_fu_1687_p4_vl_buf = (end_pos727971_cast_fu_1683_p1 >= start_pos726_cast_fu_1672_p1)? start_pos726_cast_fu_1672_p1 : (32 -1-start_pos726_cast_fu_1672_p1);
assign call_get_range10_fu_1687_p4_vi_buf = (end_pos727971_cast_fu_1683_p1 >= start_pos726_cast_fu_1672_p1)? sub_in_q0 : call_get_range10_fu_1687_p4_vi_r;
assign call_get_range10_fu_1687_p4_length = call_get_range10_fu_1687_p4_vh_buf - call_get_range10_fu_1687_p4_vl_buf + 1'b1;
assign call_get_range10_fu_1687_p4_mask = ~({32{1'b1}} << call_get_range10_fu_1687_p4_length);
assign call_get_range10_fu_1687_p4 = (call_get_range10_fu_1687_p4_vi_buf >> call_get_range10_fu_1687_p4_vl_buf) & call_get_range10_fu_1687_p4_mask;

wire [5-1:0] call_get_range11_fu_2270_p4_vh_buf;
wire [5-1:0] call_get_range11_fu_2270_p4_vl_buf;
wire [32-1:0] call_get_range11_fu_2270_p4_vi_buf;
wire [32-1:0] call_get_range11_fu_2270_p4_vo_buf;
wire [32-1:0] call_get_range11_fu_2270_p4_vi_r;
wire [5:0] call_get_range11_fu_2270_p4_length;
wire [32-1:0] call_get_range11_fu_2270_p4_mask;

genvar ap_tvar_int_1;
generate
    for (ap_tvar_int_1 = 0; ap_tvar_int_1 < 32; ap_tvar_int_1 = ap_tvar_int_1 + 1) begin :call_get_range11_fu_2270_p4_label0
        assign call_get_range11_fu_2270_p4_vi_r[ap_tvar_int_1] = sub_in_q0[32-1-ap_tvar_int_1];
    end
endgenerate

assign call_get_range11_fu_2270_p4_vh_buf = (end_pos775975_cast_fu_2266_p1 >= start_pos774_cast_fu_2255_p1)? end_pos775975_cast_fu_2266_p1 : (32 -1- end_pos775975_cast_fu_2266_p1);
assign call_get_range11_fu_2270_p4_vl_buf = (end_pos775975_cast_fu_2266_p1 >= start_pos774_cast_fu_2255_p1)? start_pos774_cast_fu_2255_p1 : (32 -1-start_pos774_cast_fu_2255_p1);
assign call_get_range11_fu_2270_p4_vi_buf = (end_pos775975_cast_fu_2266_p1 >= start_pos774_cast_fu_2255_p1)? sub_in_q0 : call_get_range11_fu_2270_p4_vi_r;
assign call_get_range11_fu_2270_p4_length = call_get_range11_fu_2270_p4_vh_buf - call_get_range11_fu_2270_p4_vl_buf + 1'b1;
assign call_get_range11_fu_2270_p4_mask = ~({32{1'b1}} << call_get_range11_fu_2270_p4_length);
assign call_get_range11_fu_2270_p4 = (call_get_range11_fu_2270_p4_vi_buf >> call_get_range11_fu_2270_p4_vl_buf) & call_get_range11_fu_2270_p4_mask;

wire [5-1:0] call_get_range12_fu_2894_p4_vh_buf;
wire [5-1:0] call_get_range12_fu_2894_p4_vl_buf;
wire [32-1:0] call_get_range12_fu_2894_p4_vi_buf;
wire [32-1:0] call_get_range12_fu_2894_p4_vo_buf;
wire [32-1:0] call_get_range12_fu_2894_p4_vi_r;
wire [5:0] call_get_range12_fu_2894_p4_length;
wire [32-1:0] call_get_range12_fu_2894_p4_mask;

genvar ap_tvar_int_2;
generate
    for (ap_tvar_int_2 = 0; ap_tvar_int_2 < 32; ap_tvar_int_2 = ap_tvar_int_2 + 1) begin :call_get_range12_fu_2894_p4_label0
        assign call_get_range12_fu_2894_p4_vi_r[ap_tvar_int_2] = sub_in_q0[32-1-ap_tvar_int_2];
    end
endgenerate

assign call_get_range12_fu_2894_p4_vh_buf = (end_pos787976_cast_fu_2890_p1 >= start_pos786_cast_fu_2879_p1)? end_pos787976_cast_fu_2890_p1 : (32 -1- end_pos787976_cast_fu_2890_p1);
assign call_get_range12_fu_2894_p4_vl_buf = (end_pos787976_cast_fu_2890_p1 >= start_pos786_cast_fu_2879_p1)? start_pos786_cast_fu_2879_p1 : (32 -1-start_pos786_cast_fu_2879_p1);
assign call_get_range12_fu_2894_p4_vi_buf = (end_pos787976_cast_fu_2890_p1 >= start_pos786_cast_fu_2879_p1)? sub_in_q0 : call_get_range12_fu_2894_p4_vi_r;
assign call_get_range12_fu_2894_p4_length = call_get_range12_fu_2894_p4_vh_buf - call_get_range12_fu_2894_p4_vl_buf + 1'b1;
assign call_get_range12_fu_2894_p4_mask = ~({32{1'b1}} << call_get_range12_fu_2894_p4_length);
assign call_get_range12_fu_2894_p4 = (call_get_range12_fu_2894_p4_vi_buf >> call_get_range12_fu_2894_p4_vl_buf) & call_get_range12_fu_2894_p4_mask;

wire [5-1:0] call_get_range13_fu_1209_p4_vh_buf;
wire [5-1:0] call_get_range13_fu_1209_p4_vl_buf;
wire [32-1:0] call_get_range13_fu_1209_p4_vi_buf;
wire [32-1:0] call_get_range13_fu_1209_p4_vo_buf;
wire [32-1:0] call_get_range13_fu_1209_p4_vi_r;
wire [5:0] call_get_range13_fu_1209_p4_length;
wire [32-1:0] call_get_range13_fu_1209_p4_mask;

genvar ap_tvar_int_3;
generate
    for (ap_tvar_int_3 = 0; ap_tvar_int_3 < 32; ap_tvar_int_3 = ap_tvar_int_3 + 1) begin :call_get_range13_fu_1209_p4_label0
        assign call_get_range13_fu_1209_p4_vi_r[ap_tvar_int_3] = sub_in_q0[32-1-ap_tvar_int_3];
    end
endgenerate

assign call_get_range13_fu_1209_p4_vh_buf = (end_pos823979_cast_fu_1205_p1 >= start_pos822_cast_fu_1194_p1)? end_pos823979_cast_fu_1205_p1 : (32 -1- end_pos823979_cast_fu_1205_p1);
assign call_get_range13_fu_1209_p4_vl_buf = (end_pos823979_cast_fu_1205_p1 >= start_pos822_cast_fu_1194_p1)? start_pos822_cast_fu_1194_p1 : (32 -1-start_pos822_cast_fu_1194_p1);
assign call_get_range13_fu_1209_p4_vi_buf = (end_pos823979_cast_fu_1205_p1 >= start_pos822_cast_fu_1194_p1)? sub_in_q0 : call_get_range13_fu_1209_p4_vi_r;
assign call_get_range13_fu_1209_p4_length = call_get_range13_fu_1209_p4_vh_buf - call_get_range13_fu_1209_p4_vl_buf + 1'b1;
assign call_get_range13_fu_1209_p4_mask = ~({32{1'b1}} << call_get_range13_fu_1209_p4_length);
assign call_get_range13_fu_1209_p4 = (call_get_range13_fu_1209_p4_vi_buf >> call_get_range13_fu_1209_p4_vl_buf) & call_get_range13_fu_1209_p4_mask;

wire [5-1:0] call_get_range14_fu_1366_p4_vh_buf;
wire [5-1:0] call_get_range14_fu_1366_p4_vl_buf;
wire [32-1:0] call_get_range14_fu_1366_p4_vi_buf;
wire [32-1:0] call_get_range14_fu_1366_p4_vo_buf;
wire [32-1:0] call_get_range14_fu_1366_p4_vi_r;
wire [5:0] call_get_range14_fu_1366_p4_length;
wire [32-1:0] call_get_range14_fu_1366_p4_mask;

genvar ap_tvar_int_4;
generate
    for (ap_tvar_int_4 = 0; ap_tvar_int_4 < 32; ap_tvar_int_4 = ap_tvar_int_4 + 1) begin :call_get_range14_fu_1366_p4_label0
        assign call_get_range14_fu_1366_p4_vi_r[ap_tvar_int_4] = sub_in_q0[32-1-ap_tvar_int_4];
    end
endgenerate

assign call_get_range14_fu_1366_p4_vh_buf = (end_pos835980_cast_fu_1362_p1 >= start_pos834_cast_fu_1351_p1)? end_pos835980_cast_fu_1362_p1 : (32 -1- end_pos835980_cast_fu_1362_p1);
assign call_get_range14_fu_1366_p4_vl_buf = (end_pos835980_cast_fu_1362_p1 >= start_pos834_cast_fu_1351_p1)? start_pos834_cast_fu_1351_p1 : (32 -1-start_pos834_cast_fu_1351_p1);
assign call_get_range14_fu_1366_p4_vi_buf = (end_pos835980_cast_fu_1362_p1 >= start_pos834_cast_fu_1351_p1)? sub_in_q0 : call_get_range14_fu_1366_p4_vi_r;
assign call_get_range14_fu_1366_p4_length = call_get_range14_fu_1366_p4_vh_buf - call_get_range14_fu_1366_p4_vl_buf + 1'b1;
assign call_get_range14_fu_1366_p4_mask = ~({32{1'b1}} << call_get_range14_fu_1366_p4_length);
assign call_get_range14_fu_1366_p4 = (call_get_range14_fu_1366_p4_vi_buf >> call_get_range14_fu_1366_p4_vl_buf) & call_get_range14_fu_1366_p4_mask;

wire [5-1:0] call_get_range15_fu_1517_p4_vh_buf;
wire [5-1:0] call_get_range15_fu_1517_p4_vl_buf;
wire [32-1:0] call_get_range15_fu_1517_p4_vi_buf;
wire [32-1:0] call_get_range15_fu_1517_p4_vo_buf;
wire [32-1:0] call_get_range15_fu_1517_p4_vi_r;
wire [5:0] call_get_range15_fu_1517_p4_length;
wire [32-1:0] call_get_range15_fu_1517_p4_mask;

genvar ap_tvar_int_5;
generate
    for (ap_tvar_int_5 = 0; ap_tvar_int_5 < 32; ap_tvar_int_5 = ap_tvar_int_5 + 1) begin :call_get_range15_fu_1517_p4_label0
        assign call_get_range15_fu_1517_p4_vi_r[ap_tvar_int_5] = sub_in_q0[32-1-ap_tvar_int_5];
    end
endgenerate

assign call_get_range15_fu_1517_p4_vh_buf = (end_pos847981_cast_fu_1513_p1 >= start_pos846_cast_fu_1502_p1)? end_pos847981_cast_fu_1513_p1 : (32 -1- end_pos847981_cast_fu_1513_p1);
assign call_get_range15_fu_1517_p4_vl_buf = (end_pos847981_cast_fu_1513_p1 >= start_pos846_cast_fu_1502_p1)? start_pos846_cast_fu_1502_p1 : (32 -1-start_pos846_cast_fu_1502_p1);
assign call_get_range15_fu_1517_p4_vi_buf = (end_pos847981_cast_fu_1513_p1 >= start_pos846_cast_fu_1502_p1)? sub_in_q0 : call_get_range15_fu_1517_p4_vi_r;
assign call_get_range15_fu_1517_p4_length = call_get_range15_fu_1517_p4_vh_buf - call_get_range15_fu_1517_p4_vl_buf + 1'b1;
assign call_get_range15_fu_1517_p4_mask = ~({32{1'b1}} << call_get_range15_fu_1517_p4_length);
assign call_get_range15_fu_1517_p4 = (call_get_range15_fu_1517_p4_vi_buf >> call_get_range15_fu_1517_p4_vl_buf) & call_get_range15_fu_1517_p4_mask;

wire [5-1:0] call_get_range16_fu_1807_p4_vh_buf;
wire [5-1:0] call_get_range16_fu_1807_p4_vl_buf;
wire [32-1:0] call_get_range16_fu_1807_p4_vi_buf;
wire [32-1:0] call_get_range16_fu_1807_p4_vo_buf;
wire [32-1:0] call_get_range16_fu_1807_p4_vi_r;
wire [5:0] call_get_range16_fu_1807_p4_length;
wire [32-1:0] call_get_range16_fu_1807_p4_mask;

genvar ap_tvar_int_6;
generate
    for (ap_tvar_int_6 = 0; ap_tvar_int_6 < 32; ap_tvar_int_6 = ap_tvar_int_6 + 1) begin :call_get_range16_fu_1807_p4_label0
        assign call_get_range16_fu_1807_p4_vi_r[ap_tvar_int_6] = sub_in_q0[32-1-ap_tvar_int_6];
    end
endgenerate

assign call_get_range16_fu_1807_p4_vh_buf = (end_pos895985_cast_fu_1803_p1 >= start_pos894_cast_fu_1792_p1)? end_pos895985_cast_fu_1803_p1 : (32 -1- end_pos895985_cast_fu_1803_p1);
assign call_get_range16_fu_1807_p4_vl_buf = (end_pos895985_cast_fu_1803_p1 >= start_pos894_cast_fu_1792_p1)? start_pos894_cast_fu_1792_p1 : (32 -1-start_pos894_cast_fu_1792_p1);
assign call_get_range16_fu_1807_p4_vi_buf = (end_pos895985_cast_fu_1803_p1 >= start_pos894_cast_fu_1792_p1)? sub_in_q0 : call_get_range16_fu_1807_p4_vi_r;
assign call_get_range16_fu_1807_p4_length = call_get_range16_fu_1807_p4_vh_buf - call_get_range16_fu_1807_p4_vl_buf + 1'b1;
assign call_get_range16_fu_1807_p4_mask = ~({32{1'b1}} << call_get_range16_fu_1807_p4_length);
assign call_get_range16_fu_1807_p4 = (call_get_range16_fu_1807_p4_vi_buf >> call_get_range16_fu_1807_p4_vl_buf) & call_get_range16_fu_1807_p4_mask;

wire [5-1:0] call_get_range17_fu_2468_p4_vh_buf;
wire [5-1:0] call_get_range17_fu_2468_p4_vl_buf;
wire [32-1:0] call_get_range17_fu_2468_p4_vi_buf;
wire [32-1:0] call_get_range17_fu_2468_p4_vo_buf;
wire [32-1:0] call_get_range17_fu_2468_p4_vi_r;
wire [5:0] call_get_range17_fu_2468_p4_length;
wire [32-1:0] call_get_range17_fu_2468_p4_mask;

genvar ap_tvar_int_7;
generate
    for (ap_tvar_int_7 = 0; ap_tvar_int_7 < 32; ap_tvar_int_7 = ap_tvar_int_7 + 1) begin :call_get_range17_fu_2468_p4_label0
        assign call_get_range17_fu_2468_p4_vi_r[ap_tvar_int_7] = sub_in_q0[32-1-ap_tvar_int_7];
    end
endgenerate

assign call_get_range17_fu_2468_p4_vh_buf = (end_pos907986_cast_fu_2464_p1 >= start_pos906_cast_fu_2453_p1)? end_pos907986_cast_fu_2464_p1 : (32 -1- end_pos907986_cast_fu_2464_p1);
assign call_get_range17_fu_2468_p4_vl_buf = (end_pos907986_cast_fu_2464_p1 >= start_pos906_cast_fu_2453_p1)? start_pos906_cast_fu_2453_p1 : (32 -1-start_pos906_cast_fu_2453_p1);
assign call_get_range17_fu_2468_p4_vi_buf = (end_pos907986_cast_fu_2464_p1 >= start_pos906_cast_fu_2453_p1)? sub_in_q0 : call_get_range17_fu_2468_p4_vi_r;
assign call_get_range17_fu_2468_p4_length = call_get_range17_fu_2468_p4_vh_buf - call_get_range17_fu_2468_p4_vl_buf + 1'b1;
assign call_get_range17_fu_2468_p4_mask = ~({32{1'b1}} << call_get_range17_fu_2468_p4_length);
assign call_get_range17_fu_2468_p4 = (call_get_range17_fu_2468_p4_vi_buf >> call_get_range17_fu_2468_p4_vl_buf) & call_get_range17_fu_2468_p4_mask;

wire [5-1:0] call_get_range18_fu_1900_p4_vh_buf;
wire [5-1:0] call_get_range18_fu_1900_p4_vl_buf;
wire [32-1:0] call_get_range18_fu_1900_p4_vi_buf;
wire [32-1:0] call_get_range18_fu_1900_p4_vo_buf;
wire [32-1:0] call_get_range18_fu_1900_p4_vi_r;
wire [5:0] call_get_range18_fu_1900_p4_length;
wire [32-1:0] call_get_range18_fu_1900_p4_mask;

genvar ap_tvar_int_8;
generate
    for (ap_tvar_int_8 = 0; ap_tvar_int_8 < 32; ap_tvar_int_8 = ap_tvar_int_8 + 1) begin :call_get_range18_fu_1900_p4_label0
        assign call_get_range18_fu_1900_p4_vi_r[ap_tvar_int_8] = sub_in_q0[32-1-ap_tvar_int_8];
    end
endgenerate

assign call_get_range18_fu_1900_p4_vh_buf = (end_pos919987_cast_fu_1896_p1 >= start_pos918_cast_fu_1885_p1)? end_pos919987_cast_fu_1896_p1 : (32 -1- end_pos919987_cast_fu_1896_p1);
assign call_get_range18_fu_1900_p4_vl_buf = (end_pos919987_cast_fu_1896_p1 >= start_pos918_cast_fu_1885_p1)? start_pos918_cast_fu_1885_p1 : (32 -1-start_pos918_cast_fu_1885_p1);
assign call_get_range18_fu_1900_p4_vi_buf = (end_pos919987_cast_fu_1896_p1 >= start_pos918_cast_fu_1885_p1)? sub_in_q0 : call_get_range18_fu_1900_p4_vi_r;
assign call_get_range18_fu_1900_p4_length = call_get_range18_fu_1900_p4_vh_buf - call_get_range18_fu_1900_p4_vl_buf + 1'b1;
assign call_get_range18_fu_1900_p4_mask = ~({32{1'b1}} << call_get_range18_fu_1900_p4_length);
assign call_get_range18_fu_1900_p4 = (call_get_range18_fu_1900_p4_vi_buf >> call_get_range18_fu_1900_p4_vl_buf) & call_get_range18_fu_1900_p4_mask;

wire [5-1:0] call_get_range1_fu_2625_p4_vh_buf;
wire [5-1:0] call_get_range1_fu_2625_p4_vl_buf;
wire [32-1:0] call_get_range1_fu_2625_p4_vi_buf;
wire [32-1:0] call_get_range1_fu_2625_p4_vo_buf;
wire [32-1:0] call_get_range1_fu_2625_p4_vi_r;
wire [5:0] call_get_range1_fu_2625_p4_length;
wire [32-1:0] call_get_range1_fu_2625_p4_mask;

genvar ap_tvar_int_9;
generate
    for (ap_tvar_int_9 = 0; ap_tvar_int_9 < 32; ap_tvar_int_9 = ap_tvar_int_9 + 1) begin :call_get_range1_fu_2625_p4_label0
        assign call_get_range1_fu_2625_p4_vi_r[ap_tvar_int_9] = sub_in_q0[32-1-ap_tvar_int_9];
    end
endgenerate

assign call_get_range1_fu_2625_p4_vh_buf = (end_pos571958_cast_fu_2621_p1 >= start_pos570_cast_fu_2610_p1)? end_pos571958_cast_fu_2621_p1 : (32 -1- end_pos571958_cast_fu_2621_p1);
assign call_get_range1_fu_2625_p4_vl_buf = (end_pos571958_cast_fu_2621_p1 >= start_pos570_cast_fu_2610_p1)? start_pos570_cast_fu_2610_p1 : (32 -1-start_pos570_cast_fu_2610_p1);
assign call_get_range1_fu_2625_p4_vi_buf = (end_pos571958_cast_fu_2621_p1 >= start_pos570_cast_fu_2610_p1)? sub_in_q0 : call_get_range1_fu_2625_p4_vi_r;
assign call_get_range1_fu_2625_p4_length = call_get_range1_fu_2625_p4_vh_buf - call_get_range1_fu_2625_p4_vl_buf + 1'b1;
assign call_get_range1_fu_2625_p4_mask = ~({32{1'b1}} << call_get_range1_fu_2625_p4_length);
assign call_get_range1_fu_2625_p4 = (call_get_range1_fu_2625_p4_vi_buf >> call_get_range1_fu_2625_p4_vl_buf) & call_get_range1_fu_2625_p4_mask;

wire [5-1:0] call_get_range2_fu_2759_p4_vh_buf;
wire [5-1:0] call_get_range2_fu_2759_p4_vl_buf;
wire [32-1:0] call_get_range2_fu_2759_p4_vi_buf;
wire [32-1:0] call_get_range2_fu_2759_p4_vo_buf;
wire [32-1:0] call_get_range2_fu_2759_p4_vi_r;
wire [5:0] call_get_range2_fu_2759_p4_length;
wire [32-1:0] call_get_range2_fu_2759_p4_mask;

genvar ap_tvar_int_10;
generate
    for (ap_tvar_int_10 = 0; ap_tvar_int_10 < 32; ap_tvar_int_10 = ap_tvar_int_10 + 1) begin :call_get_range2_fu_2759_p4_label0
        assign call_get_range2_fu_2759_p4_vi_r[ap_tvar_int_10] = sub_in_q0[32-1-ap_tvar_int_10];
    end
endgenerate

assign call_get_range2_fu_2759_p4_vh_buf = (end_pos583959_cast_fu_2755_p1 >= start_pos582_cast_fu_2744_p1)? end_pos583959_cast_fu_2755_p1 : (32 -1- end_pos583959_cast_fu_2755_p1);
assign call_get_range2_fu_2759_p4_vl_buf = (end_pos583959_cast_fu_2755_p1 >= start_pos582_cast_fu_2744_p1)? start_pos582_cast_fu_2744_p1 : (32 -1-start_pos582_cast_fu_2744_p1);
assign call_get_range2_fu_2759_p4_vi_buf = (end_pos583959_cast_fu_2755_p1 >= start_pos582_cast_fu_2744_p1)? sub_in_q0 : call_get_range2_fu_2759_p4_vi_r;
assign call_get_range2_fu_2759_p4_length = call_get_range2_fu_2759_p4_vh_buf - call_get_range2_fu_2759_p4_vl_buf + 1'b1;
assign call_get_range2_fu_2759_p4_mask = ~({32{1'b1}} << call_get_range2_fu_2759_p4_length);
assign call_get_range2_fu_2759_p4 = (call_get_range2_fu_2759_p4_vi_buf >> call_get_range2_fu_2759_p4_vl_buf) & call_get_range2_fu_2759_p4_mask;

wire [5-1:0] call_get_range3_fu_3273_p4_vh_buf;
wire [5-1:0] call_get_range3_fu_3273_p4_vl_buf;
wire [32-1:0] call_get_range3_fu_3273_p4_vi_buf;
wire [32-1:0] call_get_range3_fu_3273_p4_vo_buf;
wire [32-1:0] call_get_range3_fu_3273_p4_vi_r;
wire [5:0] call_get_range3_fu_3273_p4_length;
wire [32-1:0] call_get_range3_fu_3273_p4_mask;

genvar ap_tvar_int_11;
generate
    for (ap_tvar_int_11 = 0; ap_tvar_int_11 < 32; ap_tvar_int_11 = ap_tvar_int_11 + 1) begin :call_get_range3_fu_3273_p4_label0
        assign call_get_range3_fu_3273_p4_vi_r[ap_tvar_int_11] = sub_in_q0[32-1-ap_tvar_int_11];
    end
endgenerate

assign call_get_range3_fu_3273_p4_vh_buf = (end_pos607961_cast_fu_3269_p1 >= start_pos606_cast_fu_3258_p1)? end_pos607961_cast_fu_3269_p1 : (32 -1- end_pos607961_cast_fu_3269_p1);
assign call_get_range3_fu_3273_p4_vl_buf = (end_pos607961_cast_fu_3269_p1 >= start_pos606_cast_fu_3258_p1)? start_pos606_cast_fu_3258_p1 : (32 -1-start_pos606_cast_fu_3258_p1);
assign call_get_range3_fu_3273_p4_vi_buf = (end_pos607961_cast_fu_3269_p1 >= start_pos606_cast_fu_3258_p1)? sub_in_q0 : call_get_range3_fu_3273_p4_vi_r;
assign call_get_range3_fu_3273_p4_length = call_get_range3_fu_3273_p4_vh_buf - call_get_range3_fu_3273_p4_vl_buf + 1'b1;
assign call_get_range3_fu_3273_p4_mask = ~({32{1'b1}} << call_get_range3_fu_3273_p4_length);
assign call_get_range3_fu_3273_p4 = (call_get_range3_fu_3273_p4_vi_buf >> call_get_range3_fu_3273_p4_vl_buf) & call_get_range3_fu_3273_p4_mask;

wire [5-1:0] call_get_range4_fu_3865_p4_vh_buf;
wire [5-1:0] call_get_range4_fu_3865_p4_vl_buf;
wire [32-1:0] call_get_range4_fu_3865_p4_vi_buf;
wire [32-1:0] call_get_range4_fu_3865_p4_vo_buf;
wire [32-1:0] call_get_range4_fu_3865_p4_vi_r;
wire [5:0] call_get_range4_fu_3865_p4_length;
wire [32-1:0] call_get_range4_fu_3865_p4_mask;

genvar ap_tvar_int_12;
generate
    for (ap_tvar_int_12 = 0; ap_tvar_int_12 < 32; ap_tvar_int_12 = ap_tvar_int_12 + 1) begin :call_get_range4_fu_3865_p4_label0
        assign call_get_range4_fu_3865_p4_vi_r[ap_tvar_int_12] = sub_in_q0[32-1-ap_tvar_int_12];
    end
endgenerate

assign call_get_range4_fu_3865_p4_vh_buf = (end_pos619962_cast_fu_3861_p1 >= start_pos618_cast_fu_3850_p1)? end_pos619962_cast_fu_3861_p1 : (32 -1- end_pos619962_cast_fu_3861_p1);
assign call_get_range4_fu_3865_p4_vl_buf = (end_pos619962_cast_fu_3861_p1 >= start_pos618_cast_fu_3850_p1)? start_pos618_cast_fu_3850_p1 : (32 -1-start_pos618_cast_fu_3850_p1);
assign call_get_range4_fu_3865_p4_vi_buf = (end_pos619962_cast_fu_3861_p1 >= start_pos618_cast_fu_3850_p1)? sub_in_q0 : call_get_range4_fu_3865_p4_vi_r;
assign call_get_range4_fu_3865_p4_length = call_get_range4_fu_3865_p4_vh_buf - call_get_range4_fu_3865_p4_vl_buf + 1'b1;
assign call_get_range4_fu_3865_p4_mask = ~({32{1'b1}} << call_get_range4_fu_3865_p4_length);
assign call_get_range4_fu_3865_p4 = (call_get_range4_fu_3865_p4_vi_buf >> call_get_range4_fu_3865_p4_vl_buf) & call_get_range4_fu_3865_p4_mask;

wire [5-1:0] call_get_range5_fu_958_p4_vh_buf;
wire [5-1:0] call_get_range5_fu_958_p4_vl_buf;
wire [32-1:0] call_get_range5_fu_958_p4_vi_buf;
wire [32-1:0] call_get_range5_fu_958_p4_vo_buf;
wire [32-1:0] call_get_range5_fu_958_p4_vi_r;
wire [5:0] call_get_range5_fu_958_p4_length;
wire [32-1:0] call_get_range5_fu_958_p4_mask;

genvar ap_tvar_int_13;
generate
    for (ap_tvar_int_13 = 0; ap_tvar_int_13 < 32; ap_tvar_int_13 = ap_tvar_int_13 + 1) begin :call_get_range5_fu_958_p4_label0
        assign call_get_range5_fu_958_p4_vi_r[ap_tvar_int_13] = sub_in_q0[32-1-ap_tvar_int_13];
    end
endgenerate

assign call_get_range5_fu_958_p4_vh_buf = (end_pos631963_cast_fu_954_p1 >= start_pos630_cast_fu_943_p1)? end_pos631963_cast_fu_954_p1 : (32 -1- end_pos631963_cast_fu_954_p1);
assign call_get_range5_fu_958_p4_vl_buf = (end_pos631963_cast_fu_954_p1 >= start_pos630_cast_fu_943_p1)? start_pos630_cast_fu_943_p1 : (32 -1-start_pos630_cast_fu_943_p1);
assign call_get_range5_fu_958_p4_vi_buf = (end_pos631963_cast_fu_954_p1 >= start_pos630_cast_fu_943_p1)? sub_in_q0 : call_get_range5_fu_958_p4_vi_r;
assign call_get_range5_fu_958_p4_length = call_get_range5_fu_958_p4_vh_buf - call_get_range5_fu_958_p4_vl_buf + 1'b1;
assign call_get_range5_fu_958_p4_mask = ~({32{1'b1}} << call_get_range5_fu_958_p4_length);
assign call_get_range5_fu_958_p4 = (call_get_range5_fu_958_p4_vi_buf >> call_get_range5_fu_958_p4_vl_buf) & call_get_range5_fu_958_p4_mask;

wire [5-1:0] call_get_range6_fu_1078_p4_vh_buf;
wire [5-1:0] call_get_range6_fu_1078_p4_vl_buf;
wire [32-1:0] call_get_range6_fu_1078_p4_vi_buf;
wire [32-1:0] call_get_range6_fu_1078_p4_vo_buf;
wire [32-1:0] call_get_range6_fu_1078_p4_vi_r;
wire [5:0] call_get_range6_fu_1078_p4_length;
wire [32-1:0] call_get_range6_fu_1078_p4_mask;

genvar ap_tvar_int_14;
generate
    for (ap_tvar_int_14 = 0; ap_tvar_int_14 < 32; ap_tvar_int_14 = ap_tvar_int_14 + 1) begin :call_get_range6_fu_1078_p4_label0
        assign call_get_range6_fu_1078_p4_vi_r[ap_tvar_int_14] = sub_in_q0[32-1-ap_tvar_int_14];
    end
endgenerate

assign call_get_range6_fu_1078_p4_vh_buf = (end_pos643964_cast_fu_1074_p1 >= start_pos642_cast_fu_1063_p1)? end_pos643964_cast_fu_1074_p1 : (32 -1- end_pos643964_cast_fu_1074_p1);
assign call_get_range6_fu_1078_p4_vl_buf = (end_pos643964_cast_fu_1074_p1 >= start_pos642_cast_fu_1063_p1)? start_pos642_cast_fu_1063_p1 : (32 -1-start_pos642_cast_fu_1063_p1);
assign call_get_range6_fu_1078_p4_vi_buf = (end_pos643964_cast_fu_1074_p1 >= start_pos642_cast_fu_1063_p1)? sub_in_q0 : call_get_range6_fu_1078_p4_vi_r;
assign call_get_range6_fu_1078_p4_length = call_get_range6_fu_1078_p4_vh_buf - call_get_range6_fu_1078_p4_vl_buf + 1'b1;
assign call_get_range6_fu_1078_p4_mask = ~({32{1'b1}} << call_get_range6_fu_1078_p4_length);
assign call_get_range6_fu_1078_p4 = (call_get_range6_fu_1078_p4_vi_buf >> call_get_range6_fu_1078_p4_vl_buf) & call_get_range6_fu_1078_p4_mask;

wire [5-1:0] call_get_range7_fu_3594_p4_vh_buf;
wire [5-1:0] call_get_range7_fu_3594_p4_vl_buf;
wire [32-1:0] call_get_range7_fu_3594_p4_vi_buf;
wire [32-1:0] call_get_range7_fu_3594_p4_vo_buf;
wire [32-1:0] call_get_range7_fu_3594_p4_vi_r;
wire [5:0] call_get_range7_fu_3594_p4_length;
wire [32-1:0] call_get_range7_fu_3594_p4_mask;

genvar ap_tvar_int_15;
generate
    for (ap_tvar_int_15 = 0; ap_tvar_int_15 < 32; ap_tvar_int_15 = ap_tvar_int_15 + 1) begin :call_get_range7_fu_3594_p4_label0
        assign call_get_range7_fu_3594_p4_vi_r[ap_tvar_int_15] = sub_in_q0[32-1-ap_tvar_int_15];
    end
endgenerate

assign call_get_range7_fu_3594_p4_vh_buf = (end_pos691968_cast_fu_3590_p1 >= start_pos690_cast_fu_3579_p1)? end_pos691968_cast_fu_3590_p1 : (32 -1- end_pos691968_cast_fu_3590_p1);
assign call_get_range7_fu_3594_p4_vl_buf = (end_pos691968_cast_fu_3590_p1 >= start_pos690_cast_fu_3579_p1)? start_pos690_cast_fu_3579_p1 : (32 -1-start_pos690_cast_fu_3579_p1);
assign call_get_range7_fu_3594_p4_vi_buf = (end_pos691968_cast_fu_3590_p1 >= start_pos690_cast_fu_3579_p1)? sub_in_q0 : call_get_range7_fu_3594_p4_vi_r;
assign call_get_range7_fu_3594_p4_length = call_get_range7_fu_3594_p4_vh_buf - call_get_range7_fu_3594_p4_vl_buf + 1'b1;
assign call_get_range7_fu_3594_p4_mask = ~({32{1'b1}} << call_get_range7_fu_3594_p4_length);
assign call_get_range7_fu_3594_p4 = (call_get_range7_fu_3594_p4_vi_buf >> call_get_range7_fu_3594_p4_vl_buf) & call_get_range7_fu_3594_p4_mask;

wire [5-1:0] call_get_range8_fu_2114_p4_vh_buf;
wire [5-1:0] call_get_range8_fu_2114_p4_vl_buf;
wire [32-1:0] call_get_range8_fu_2114_p4_vi_buf;
wire [32-1:0] call_get_range8_fu_2114_p4_vo_buf;
wire [32-1:0] call_get_range8_fu_2114_p4_vi_r;
wire [5:0] call_get_range8_fu_2114_p4_length;
wire [32-1:0] call_get_range8_fu_2114_p4_mask;

genvar ap_tvar_int_16;
generate
    for (ap_tvar_int_16 = 0; ap_tvar_int_16 < 32; ap_tvar_int_16 = ap_tvar_int_16 + 1) begin :call_get_range8_fu_2114_p4_label0
        assign call_get_range8_fu_2114_p4_vi_r[ap_tvar_int_16] = sub_in_q0[32-1-ap_tvar_int_16];
    end
endgenerate

assign call_get_range8_fu_2114_p4_vh_buf = (end_pos703969_cast_fu_2110_p1 >= start_pos702_cast_fu_2099_p1)? end_pos703969_cast_fu_2110_p1 : (32 -1- end_pos703969_cast_fu_2110_p1);
assign call_get_range8_fu_2114_p4_vl_buf = (end_pos703969_cast_fu_2110_p1 >= start_pos702_cast_fu_2099_p1)? start_pos702_cast_fu_2099_p1 : (32 -1-start_pos702_cast_fu_2099_p1);
assign call_get_range8_fu_2114_p4_vi_buf = (end_pos703969_cast_fu_2110_p1 >= start_pos702_cast_fu_2099_p1)? sub_in_q0 : call_get_range8_fu_2114_p4_vi_r;
assign call_get_range8_fu_2114_p4_length = call_get_range8_fu_2114_p4_vh_buf - call_get_range8_fu_2114_p4_vl_buf + 1'b1;
assign call_get_range8_fu_2114_p4_mask = ~({32{1'b1}} << call_get_range8_fu_2114_p4_length);
assign call_get_range8_fu_2114_p4 = (call_get_range8_fu_2114_p4_vi_buf >> call_get_range8_fu_2114_p4_vl_buf) & call_get_range8_fu_2114_p4_mask;

wire [5-1:0] call_get_range9_fu_1567_p4_vh_buf;
wire [5-1:0] call_get_range9_fu_1567_p4_vl_buf;
wire [32-1:0] call_get_range9_fu_1567_p4_vi_buf;
wire [32-1:0] call_get_range9_fu_1567_p4_vo_buf;
wire [32-1:0] call_get_range9_fu_1567_p4_vi_r;
wire [5:0] call_get_range9_fu_1567_p4_length;
wire [32-1:0] call_get_range9_fu_1567_p4_mask;

genvar ap_tvar_int_17;
generate
    for (ap_tvar_int_17 = 0; ap_tvar_int_17 < 32; ap_tvar_int_17 = ap_tvar_int_17 + 1) begin :call_get_range9_fu_1567_p4_label0
        assign call_get_range9_fu_1567_p4_vi_r[ap_tvar_int_17] = sub_in_q0[32-1-ap_tvar_int_17];
    end
endgenerate

assign call_get_range9_fu_1567_p4_vh_buf = (end_pos715970_cast_fu_1563_p1 >= start_pos714_cast_fu_1552_p1)? end_pos715970_cast_fu_1563_p1 : (32 -1- end_pos715970_cast_fu_1563_p1);
assign call_get_range9_fu_1567_p4_vl_buf = (end_pos715970_cast_fu_1563_p1 >= start_pos714_cast_fu_1552_p1)? start_pos714_cast_fu_1552_p1 : (32 -1-start_pos714_cast_fu_1552_p1);
assign call_get_range9_fu_1567_p4_vi_buf = (end_pos715970_cast_fu_1563_p1 >= start_pos714_cast_fu_1552_p1)? sub_in_q0 : call_get_range9_fu_1567_p4_vi_r;
assign call_get_range9_fu_1567_p4_length = call_get_range9_fu_1567_p4_vh_buf - call_get_range9_fu_1567_p4_vl_buf + 1'b1;
assign call_get_range9_fu_1567_p4_mask = ~({32{1'b1}} << call_get_range9_fu_1567_p4_length);
assign call_get_range9_fu_1567_p4 = (call_get_range9_fu_1567_p4_vi_buf >> call_get_range9_fu_1567_p4_vl_buf) & call_get_range9_fu_1567_p4_mask;

wire [5-1:0] call_get_range_fu_3112_p4_vh_buf;
wire [5-1:0] call_get_range_fu_3112_p4_vl_buf;
wire [32-1:0] call_get_range_fu_3112_p4_vi_buf;
wire [32-1:0] call_get_range_fu_3112_p4_vo_buf;
wire [32-1:0] call_get_range_fu_3112_p4_vi_r;
wire [5:0] call_get_range_fu_3112_p4_length;
wire [32-1:0] call_get_range_fu_3112_p4_mask;

genvar ap_tvar_int_18;
generate
    for (ap_tvar_int_18 = 0; ap_tvar_int_18 < 32; ap_tvar_int_18 = ap_tvar_int_18 + 1) begin :call_get_range_fu_3112_p4_label0
        assign call_get_range_fu_3112_p4_vi_r[ap_tvar_int_18] = sub_in_q0[32-1-ap_tvar_int_18];
    end
endgenerate

assign call_get_range_fu_3112_p4_vh_buf = (end_pos957_cast_fu_3108_p1 >= start_pos_cast_fu_3097_p1)? end_pos957_cast_fu_3108_p1 : (32 -1- end_pos957_cast_fu_3108_p1);
assign call_get_range_fu_3112_p4_vl_buf = (end_pos957_cast_fu_3108_p1 >= start_pos_cast_fu_3097_p1)? start_pos_cast_fu_3097_p1 : (32 -1-start_pos_cast_fu_3097_p1);
assign call_get_range_fu_3112_p4_vi_buf = (end_pos957_cast_fu_3108_p1 >= start_pos_cast_fu_3097_p1)? sub_in_q0 : call_get_range_fu_3112_p4_vi_r;
assign call_get_range_fu_3112_p4_length = call_get_range_fu_3112_p4_vh_buf - call_get_range_fu_3112_p4_vl_buf + 1'b1;
assign call_get_range_fu_3112_p4_mask = ~({32{1'b1}} << call_get_range_fu_3112_p4_length);
assign call_get_range_fu_3112_p4 = (call_get_range_fu_3112_p4_vi_buf >> call_get_range_fu_3112_p4_vl_buf) & call_get_range_fu_3112_p4_mask;

assign end_pos10_fu_1676_p3 = {{tmp_77_reg_5890}, {ap_const_lv3_7}};
assign end_pos11_fu_2259_p3 = {{tmp_82_reg_6101}, {ap_const_lv3_7}};
assign end_pos12_fu_2883_p3 = {{tmp_92_reg_6394}, {ap_const_lv3_7}};
assign end_pos13_fu_1198_p3 = {{tmp_100_reg_5757}, {ap_const_lv3_7}};
assign end_pos14_fu_1355_p3 = {{tmp_105_reg_5784}, {ap_const_lv3_7}};
assign end_pos15_fu_1506_p3 = {{tmp_110_reg_5821}, {ap_const_lv3_7}};
assign end_pos16_fu_1796_p3 = {{tmp_115_reg_5948}, {ap_const_lv3_7}};
assign end_pos17_fu_2457_p3 = {{tmp_120_reg_6170}, {ap_const_lv3_7}};
assign end_pos18_fu_1889_p3 = {{tmp_125_reg_5985}, {ap_const_lv3_7}};
assign end_pos1_fu_2614_p3 = {{tmp_19_reg_6252}, {ap_const_lv3_7}};
assign end_pos2_fu_2748_p3 = {{tmp_30_reg_6325}, {ap_const_lv3_7}};
assign end_pos3_fu_3262_p3 = {{tmp_41_reg_6556}, {ap_const_lv3_7}};
assign end_pos4_fu_3854_p3 = {{tmp_49_reg_6769}, {ap_const_lv3_7}};
assign end_pos571958_cast_fu_2621_p1 = $unsigned(end_pos1_fu_2614_p3);
assign end_pos583959_cast_fu_2755_p1 = $unsigned(end_pos2_fu_2748_p3);
assign end_pos5_fu_947_p3 = {{tmp_54_reg_5582}, {ap_const_lv3_7}};
assign end_pos607961_cast_fu_3269_p1 = $unsigned(end_pos3_fu_3262_p3);
assign end_pos619962_cast_fu_3861_p1 = $unsigned(end_pos4_fu_3854_p3);
assign end_pos631963_cast_fu_954_p1 = $unsigned(end_pos5_fu_947_p3);
assign end_pos643964_cast_fu_1074_p1 = $unsigned(end_pos6_fu_1067_p3);
assign end_pos691968_cast_fu_3590_p1 = $unsigned(end_pos7_fu_3583_p3);
assign end_pos6_fu_1067_p3 = {{tmp_59_reg_5730}, {ap_const_lv3_7}};
assign end_pos703969_cast_fu_2110_p1 = $unsigned(end_pos8_fu_2103_p3);
assign end_pos715970_cast_fu_1563_p1 = $unsigned(end_pos9_fu_1556_p3);
assign end_pos727971_cast_fu_1683_p1 = $unsigned(end_pos10_fu_1676_p3);
assign end_pos775975_cast_fu_2266_p1 = $unsigned(end_pos11_fu_2259_p3);
assign end_pos787976_cast_fu_2890_p1 = $unsigned(end_pos12_fu_2883_p3);
assign end_pos7_fu_3583_p3 = {{tmp_65_reg_6718}, {ap_const_lv3_7}};
assign end_pos823979_cast_fu_1205_p1 = $unsigned(end_pos13_fu_1198_p3);
assign end_pos835980_cast_fu_1362_p1 = $unsigned(end_pos14_fu_1355_p3);
assign end_pos847981_cast_fu_1513_p1 = $unsigned(end_pos15_fu_1506_p3);
assign end_pos895985_cast_fu_1803_p1 = $unsigned(end_pos16_fu_1796_p3);
assign end_pos8_fu_2103_p3 = {{tmp_67_reg_6043}, {ap_const_lv3_7}};
assign end_pos907986_cast_fu_2464_p1 = $unsigned(end_pos17_fu_2457_p3);
assign end_pos919987_cast_fu_1896_p1 = $unsigned(end_pos18_fu_1889_p3);
assign end_pos957_cast_fu_3108_p1 = $unsigned(end_pos_fu_3101_p3);
assign end_pos9_fu_1556_p3 = {{tmp_72_reg_5853}, {ap_const_lv3_7}};
assign end_pos_fu_3101_p3 = {{tmp_6_reg_6470}, {ap_const_lv3_7}};
assign exitcond1_fu_671_p2 = (i_reg_597 == ap_const_lv2_3? 1'b1: 1'b0);
assign exitcond2_fu_780_p2 = (i_1_phi_fu_624_p4 == ap_const_lv4_8? 1'b1: 1'b0);
assign exitcond3_fu_709_p2 = (j_reg_608 == ap_const_lv2_3? 1'b1: 1'b0);
assign gepindex10_fu_3659_p2 = (adjSize609_cast_fu_3655_p1 + ap_const_lv10_3B8);
assign gepindex11_fu_3665_p3 = ((tmp_52_reg_6780)? ap_const_lv10_21: gepindex10_fu_3659_p2);
assign gepindex12_fu_890_p2 = (adjSize621_cast_fu_886_p1 + ap_const_lv10_3B8);
assign gepindex13_fu_896_p3 = ((tmp_57_reg_5593)? ap_const_lv10_21: gepindex12_fu_890_p2);
assign gepindex14_fu_999_p2 = (adjSize633_cast_fu_995_p1 + ap_const_lv10_3B8);
assign gepindex15_fu_1005_p3 = ((tmp_62_reg_5741)? ap_const_lv10_21: gepindex14_fu_999_p2);
assign gepindex16_fu_2029_p2 = (adjSize693_cast_fu_2025_p1 + ap_const_lv10_3B8);
assign gepindex17_fu_2035_p3 = ((tmp_70_reg_6054)? ap_const_lv10_21: gepindex16_fu_2029_p2);
assign gepindex18_fu_1449_p2 = (adjSize705_cast_fu_1445_p1 + ap_const_lv10_3B8);
assign gepindex19_fu_1455_p3 = ((tmp_75_reg_5864)? ap_const_lv10_21: gepindex18_fu_1449_p2);
assign gepindex1_fu_2995_p3 = ((tmp_13_reg_6481)? ap_const_lv10_21: gepindex_fu_2989_p2);
assign gepindex20_fu_1608_p2 = (adjSize717_cast_fu_1604_p1 + ap_const_lv10_3B8);
assign gepindex21_fu_1614_p3 = ((tmp_80_reg_5901)? ap_const_lv10_21: gepindex20_fu_1608_p2);
assign gepindex22_fu_2147_p2 = (tmp_84_fu_2137_p1 + ap_const_lv6_38);
assign gepindex23_fu_2153_p3 = ((addrCmp_fu_2141_p2)? gepindex22_fu_2147_p2: ap_const_lv6_21);
assign gepindex24_fu_2815_p2 = (adjSize777_cast_fu_2811_p1 + ap_const_lv10_3B8);
assign gepindex2567_cast_fu_2541_p1 = $signed(gepindex3_fu_2534_p3);
assign gepindex2579_cast_fu_2679_p1 = $signed(gepindex5_fu_2672_p3);
assign gepindex2591_cast_fu_2423_p1 = $signed(gepindex7_fu_2415_p3);
assign gepindex25_fu_2821_p3 = ((tmp_95_reg_6405)? ap_const_lv10_21: gepindex24_fu_2815_p2);
assign gepindex2603_cast_fu_3228_p1 = $signed(gepindex9_fu_3221_p3);
assign gepindex2615_cast_fu_3672_p1 = $signed(gepindex11_fu_3665_p3);
assign gepindex2627_cast_fu_903_p1 = $signed(gepindex13_fu_896_p3);
assign gepindex2639_cast_fu_1012_p1 = $signed(gepindex15_fu_1005_p3);
assign gepindex2687_cast_fu_3391_p1 = $unsigned(adjSize_fu_3381_p4);
assign gepindex2699_cast_fu_2042_p1 = $signed(gepindex17_fu_2035_p3);
assign gepindex26_fu_2953_p2 = (adjSize789_cast_fu_2949_p1 + ap_const_lv10_3B8);
assign gepindex2711_cast_fu_1462_p1 = $signed(gepindex19_fu_1455_p3);
assign gepindex2723_cast_fu_1621_p1 = $signed(gepindex21_fu_1614_p3);
assign gepindex2735_cast_fu_1873_p1 = $unsigned(adjSize1_fu_1866_p3);
assign gepindex2771_cast_fu_2161_p1 = $unsigned(gepindex23_fu_2153_p3);
assign gepindex2783_cast_fu_2828_p1 = $signed(gepindex25_fu_2821_p3);
assign gepindex2795_cast_fu_2966_p1 = $signed(gepindex27_fu_2959_p3);
assign gepindex27_fu_2959_p3 = ((tmp_99_reg_6279)? ap_const_lv10_21: gepindex26_fu_2953_p2);
assign gepindex2819_cast_fu_1143_p1 = $signed(gepindex29_fu_1136_p3);
assign gepindex2831_cast_fu_1263_p1 = $signed(gepindex31_fu_1256_p3);
assign gepindex2843_cast_fu_1420_p1 = $signed(gepindex33_fu_1413_p3);
assign gepindex2891_cast_fu_1752_p1 = $signed(gepindex35_fu_1745_p3);
assign gepindex28_fu_1130_p2 = (adjSize813_cast_fu_1126_p1 + ap_const_lv10_3B8);
assign gepindex2903_cast_fu_2324_p1 = $signed(gepindex37_fu_2317_p3);
assign gepindex2915_cast_fu_1861_p1 = $signed(gepindex39_fu_1854_p3);
assign gepindex2927_cast_fu_2011_p1 = $unsigned(adjSize3_fu_2004_p3);
assign gepindex29_fu_1136_p3 = ((tmp_103_reg_5768)? ap_const_lv10_21: gepindex28_fu_1130_p2);
assign gepindex2_cast_fu_3002_p1 = $signed(gepindex1_fu_2995_p3);
assign gepindex2_fu_2528_p2 = (adjSize561_cast_fu_2524_p1 + ap_const_lv10_3B8);
assign gepindex30_fu_1250_p2 = (adjSize825_cast_fu_1246_p1 + ap_const_lv10_3B8);
assign gepindex31_fu_1256_p3 = ((tmp_108_reg_5795)? ap_const_lv10_21: gepindex30_fu_1250_p2);
assign gepindex32_fu_1407_p2 = (adjSize837_cast_fu_1403_p1 + ap_const_lv10_3B8);
assign gepindex33_fu_1413_p3 = ((tmp_113_reg_5832)? ap_const_lv10_21: gepindex32_fu_1407_p2);
assign gepindex34_fu_1739_p2 = (adjSize885_cast_fu_1735_p1 + ap_const_lv10_3B8);
assign gepindex35_fu_1745_p3 = ((tmp_118_reg_5959)? ap_const_lv10_21: gepindex34_fu_1739_p2);
assign gepindex36_fu_2311_p2 = (adjSize897_cast_fu_2307_p1 + ap_const_lv10_3B8);
assign gepindex37_fu_2317_p3 = ((tmp_123_reg_6181)? ap_const_lv10_21: gepindex36_fu_2311_p2);
assign gepindex38_fu_1848_p2 = (adjSize909_cast_fu_1844_p1 + ap_const_lv10_3B8);
assign gepindex39_fu_1854_p3 = ((tmp_128_reg_5996)? ap_const_lv10_21: gepindex38_fu_1848_p2);
assign gepindex3_fu_2534_p3 = ((tmp_24_reg_6263)? ap_const_lv10_21: gepindex2_fu_2528_p2);
assign gepindex4_fu_2666_p2 = (adjSize573_cast_fu_2662_p1 + ap_const_lv10_3B8);
assign gepindex5_fu_2672_p3 = ((tmp_33_reg_6336)? ap_const_lv10_21: gepindex4_fu_2666_p2);
assign gepindex649_cast_fu_3301_p1 = $unsigned(tmp_64_reg_6273);
assign gepindex6_fu_2409_p2 = (adjSize585_cast_fu_2397_p1 + ap_const_lv10_3B8);
assign gepindex7_fu_2415_p3 = ((tmp_40_fu_2401_p3)? ap_const_lv10_21: gepindex6_fu_2409_p2);
assign gepindex853_cast_fu_804_p1 = $unsigned(adjSize2_fu_796_p3);
assign gepindex8_fu_3215_p2 = (adjSize597_cast_fu_3211_p1 + ap_const_lv10_3B8);
assign gepindex9_fu_3221_p3 = ((tmp_45_reg_6567)? ap_const_lv10_21: gepindex8_fu_3215_p2);
assign gepindex_fu_2989_p2 = (adjSize558_cast_fu_2985_p1 + ap_const_lv10_3B8);
assign grp_fu_1096_ce = ap_const_logic_1;
assign grp_fu_1096_p0 = Gx_load_3_reg_5385;
assign grp_fu_1096_p1 = tmp_62_0_1_fu_1092_p1;
assign grp_fu_1101_ce = ap_const_logic_1;
assign grp_fu_1101_p0 = Gy_load_3_reg_5395;
assign grp_fu_1101_p1 = tmp_62_0_1_fu_1092_p1;
assign grp_fu_1227_ce = ap_const_logic_1;
assign grp_fu_1227_p0 = Gx_load_3_reg_5385;
assign grp_fu_1227_p1 = tmp_41_1_1_fu_1223_p1;
assign grp_fu_1232_ce = ap_const_logic_1;
assign grp_fu_1232_p0 = Gy_load_3_reg_5395;
assign grp_fu_1232_p1 = tmp_41_1_1_fu_1223_p1;
assign grp_fu_1300_ce = ap_const_logic_1;
assign grp_fu_1300_p0 = Gy_load_5_reg_5455;
assign grp_fu_1300_p1 = grp_fu_1300_p10;
assign grp_fu_1300_p10 = $unsigned(reg_663);
assign grp_fu_1384_ce = ap_const_logic_1;
assign grp_fu_1384_p0 = Gx_load_3_reg_5385;
assign grp_fu_1384_p1 = tmp_48_1_1_fu_1380_p1;
assign grp_fu_1389_ce = ap_const_logic_1;
assign grp_fu_1389_p0 = Gy_load_3_reg_5395;
assign grp_fu_1389_p1 = tmp_48_1_1_fu_1380_p1;
assign grp_fu_1535_ce = ap_const_logic_1;
assign grp_fu_1535_p0 = Gx_load_3_reg_5385;
assign grp_fu_1535_p1 = tmp_55_1_1_fu_1531_p1;
assign grp_fu_1540_ce = ap_const_logic_1;
assign grp_fu_1540_p0 = Gy_load_3_reg_5395;
assign grp_fu_1540_p1 = tmp_55_1_1_fu_1531_p1;
assign grp_fu_1585_ce = ap_const_logic_1;
assign grp_fu_1585_p0 = Gx_load_6_reg_5465;
assign grp_fu_1585_p1 = tmp_55_0_2_fu_1581_p1;
assign grp_fu_1590_ce = ap_const_logic_1;
assign grp_fu_1590_p0 = Gy_load_6_reg_5475;
assign grp_fu_1590_p1 = tmp_55_0_2_fu_1581_p1;
assign grp_fu_1705_ce = ap_const_logic_1;
assign grp_fu_1705_p0 = Gx_load_6_reg_5465;
assign grp_fu_1705_p1 = tmp_62_0_2_fu_1701_p1;
assign grp_fu_1710_ce = ap_const_logic_1;
assign grp_fu_1710_p0 = Gy_load_6_reg_5475;
assign grp_fu_1710_p1 = tmp_62_0_2_fu_1701_p1;
assign grp_fu_1825_ce = ap_const_logic_1;
assign grp_fu_1825_p0 = Gx_load_6_reg_5465;
assign grp_fu_1825_p1 = tmp_41_1_2_fu_1821_p1;
assign grp_fu_1830_ce = ap_const_logic_1;
assign grp_fu_1830_p0 = Gy_load_6_reg_5475;
assign grp_fu_1830_p1 = tmp_41_1_2_fu_1821_p1;
assign grp_fu_1918_ce = ap_const_logic_1;
assign grp_fu_1918_p0 = Gx_load_6_reg_5465;
assign grp_fu_1918_p1 = tmp_55_1_2_fu_1914_p1;
assign grp_fu_1923_ce = ap_const_logic_1;
assign grp_fu_1923_p0 = Gy_load_6_reg_5475;
assign grp_fu_1923_p1 = tmp_55_1_2_fu_1914_p1;
assign grp_fu_1971_ce = ap_const_logic_1;
assign grp_fu_1971_p0 = Gx_load_7_reg_5505;
assign grp_fu_1971_p1 = tmp_48_0_2_1_fu_1967_p1;
assign grp_fu_1976_ce = ap_const_logic_1;
assign grp_fu_1976_p0 = Gy_load_7_reg_5515;
assign grp_fu_1976_p1 = tmp_48_0_2_1_fu_1967_p1;
assign grp_fu_1985_ce = ap_const_logic_1;
assign grp_fu_1985_p0 = Gx_load_7_reg_5505;
assign grp_fu_1985_p1 = tmp_55_0_2_1_fu_1981_p1;
assign grp_fu_1990_ce = ap_const_logic_1;
assign grp_fu_1990_p0 = Gy_load_7_reg_5515;
assign grp_fu_1990_p1 = tmp_55_0_2_1_fu_1981_p1;
assign grp_fu_1999_ce = ap_const_logic_1;
assign grp_fu_1999_p0 = Gx_load_7_reg_5505;
assign grp_fu_1999_p1 = grp_fu_1999_p10;
assign grp_fu_1999_p10 = $unsigned(grp_fu_653_p4);
assign grp_fu_2047_ce = ap_const_logic_1;
assign grp_fu_2047_p0 = Gy_load_7_reg_5515;
assign grp_fu_2047_p1 = tmp_62_0_2_1_reg_6073;
assign grp_fu_2051_ce = ap_const_logic_1;
assign grp_fu_2051_p0 = Gx_load_8_reg_5525;
assign grp_fu_2051_p1 = tmp_62_0_2_1_reg_6073;
assign grp_fu_2055_ce = ap_const_logic_1;
assign grp_fu_2055_p0 = Gy_load_8_reg_5535;
assign grp_fu_2055_p1 = tmp_62_0_2_1_reg_6073;
assign grp_fu_2082_ce = ap_const_logic_1;
assign grp_fu_2082_p0 = Gx_load_7_reg_5505;
assign grp_fu_2082_p1 = tmp_48_1_2_1_fu_2078_p1;
assign grp_fu_2087_ce = ap_const_logic_1;
assign grp_fu_2087_p0 = Gy_load_7_reg_5515;
assign grp_fu_2087_p1 = tmp_48_1_2_1_fu_2078_p1;
assign grp_fu_2208_ce = ap_const_logic_1;
assign grp_fu_2208_p0 = Gx_load_7_reg_5505;
assign grp_fu_2208_p1 = tmp_55_1_2_1_fu_2205_p1;
assign grp_fu_2213_ce = ap_const_logic_1;
assign grp_fu_2213_p0 = Gy_load_7_reg_5515;
assign grp_fu_2213_p1 = tmp_55_1_2_1_fu_2205_p1;
assign grp_fu_2218_ce = ap_const_logic_1;
assign grp_fu_2218_p0 = Gx_load_8_reg_5525;
assign grp_fu_2218_p1 = tmp_48_1_2_1_reg_6122;
assign grp_fu_2222_ce = ap_const_logic_1;
assign grp_fu_2222_p0 = Gy_load_8_reg_5535;
assign grp_fu_2222_p1 = tmp_48_1_2_1_reg_6122;
assign grp_fu_2230_ce = ap_const_logic_1;
assign grp_fu_2230_p0 = Gx_load_8_reg_5525;
assign grp_fu_2230_p1 = grp_fu_2230_p10;
assign grp_fu_2230_p10 = $unsigned(reg_663);
assign grp_fu_2238_ce = ap_const_logic_1;
assign grp_fu_2238_p0 = Gx_load_6_reg_5465;
assign grp_fu_2238_p1 = tmp_48_0_2_fu_2235_p1;
assign grp_fu_2243_ce = ap_const_logic_1;
assign grp_fu_2243_p0 = Gy_load_6_reg_5475;
assign grp_fu_2243_p1 = tmp_48_0_2_fu_2235_p1;
assign grp_fu_2288_ce = ap_const_logic_1;
assign grp_fu_2288_p0 = Gx_load_8_reg_5525;
assign grp_fu_2288_p1 = tmp_62_0_2_2_fu_2284_p1;
assign grp_fu_2293_ce = ap_const_logic_1;
assign grp_fu_2293_p0 = Gy_load_8_reg_5535;
assign grp_fu_2293_p1 = tmp_62_0_2_2_fu_2284_p1;
assign grp_fu_2329_ce = ap_const_logic_1;
assign grp_fu_2329_p0 = Gy_load_8_reg_5535;
assign grp_fu_2329_p1 = tmp_55_1_2_2_reg_6194;
assign grp_fu_2434_ce = ap_const_logic_1;
assign grp_fu_2434_p0 = Gx_load_8_reg_5525;
assign grp_fu_2434_p1 = tmp_55_0_2_1_reg_6065;
assign grp_fu_2486_ce = ap_const_logic_1;
assign grp_fu_2486_p0 = Gx_load_6_reg_5465;
assign grp_fu_2486_p1 = tmp_48_1_2_fu_2482_p1;
assign grp_fu_2491_ce = ap_const_logic_1;
assign grp_fu_2491_p0 = Gy_load_6_reg_5475;
assign grp_fu_2491_p1 = tmp_48_1_2_fu_2482_p1;
assign grp_fu_2496_ce = ap_const_logic_1;
assign grp_fu_2496_p0 = Gx_load_7_reg_5505;
assign grp_fu_2496_p1 = tmp_62_0_2_2_reg_6221;
assign grp_fu_2500_ce = ap_const_logic_1;
assign grp_fu_2500_p0 = Gy_load_7_reg_5515;
assign grp_fu_2500_p1 = tmp_62_0_2_2_reg_6221;
assign grp_fu_2578_ce = ap_const_logic_1;
assign grp_fu_2578_p0 = Gx_load_1_reg_5325;
assign grp_fu_2578_p1 = tmp_62_0_0_1_fu_2574_p1;
assign grp_fu_2583_ce = ap_const_logic_1;
assign grp_fu_2583_p0 = Gy_load_1_reg_5335;
assign grp_fu_2583_p1 = tmp_62_0_0_1_fu_2574_p1;
assign grp_fu_2588_ce = ap_const_logic_1;
assign grp_fu_2588_p0 = Gx_load_2_reg_5345;
assign grp_fu_2588_p1 = tmp_62_0_0_1_fu_2574_p1;
assign grp_fu_2593_ce = ap_const_logic_1;
assign grp_fu_2593_p0 = Gx_load_reg_5285;
assign grp_fu_2593_p1 = tmp_62_0_0_1_fu_2574_p1;
assign grp_fu_2598_ce = ap_const_logic_1;
assign grp_fu_2598_p0 = Gy_load_reg_5295;
assign grp_fu_2598_p1 = tmp_62_0_0_1_fu_2574_p1;
assign grp_fu_2643_ce = ap_const_logic_1;
assign grp_fu_2643_p0 = Gx_load_reg_5285;
assign grp_fu_2643_p1 = tmp_26_fu_2639_p1;
assign grp_fu_2648_ce = ap_const_logic_1;
assign grp_fu_2648_p0 = Gy_load_reg_5295;
assign grp_fu_2648_p1 = tmp_26_fu_2639_p1;
assign grp_fu_2684_ce = ap_const_logic_1;
assign grp_fu_2684_p0 = Gx_load_1_reg_5325;
assign grp_fu_2684_p1 = tmp_26_fu_2639_p1;
assign grp_fu_2689_ce = ap_const_logic_1;
assign grp_fu_2689_p0 = Gy_load_1_reg_5335;
assign grp_fu_2689_p1 = tmp_26_fu_2639_p1;
assign grp_fu_2694_ce = ap_const_logic_1;
assign grp_fu_2694_p0 = Gy_load_2_reg_5355;
assign grp_fu_2694_p1 = tmp_62_0_0_1_reg_6341;
assign grp_fu_2777_ce = ap_const_logic_1;
assign grp_fu_2777_p0 = Gx_load_reg_5285;
assign grp_fu_2777_p1 = tmp_34_fu_2773_p1;
assign grp_fu_2782_ce = ap_const_logic_1;
assign grp_fu_2782_p0 = Gy_load_reg_5295;
assign grp_fu_2782_p1 = tmp_34_fu_2773_p1;
assign grp_fu_2787_ce = ap_const_logic_1;
assign grp_fu_2787_p0 = Gx_load_1_reg_5325;
assign grp_fu_2787_p1 = tmp_34_fu_2773_p1;
assign grp_fu_2792_ce = ap_const_logic_1;
assign grp_fu_2792_p0 = Gy_load_1_reg_5335;
assign grp_fu_2792_p1 = tmp_34_fu_2773_p1;
assign grp_fu_2797_ce = ap_const_logic_1;
assign grp_fu_2797_p0 = Gx_load_2_reg_5345;
assign grp_fu_2797_p1 = tmp_34_fu_2773_p1;
assign grp_fu_2912_ce = ap_const_logic_1;
assign grp_fu_2912_p0 = Gx_load_reg_5285;
assign grp_fu_2912_p1 = tmp_55_1_fu_2908_p1;
assign grp_fu_2917_ce = ap_const_logic_1;
assign grp_fu_2917_p0 = Gy_load_reg_5295;
assign grp_fu_2917_p1 = tmp_55_1_fu_2908_p1;
assign grp_fu_2922_ce = ap_const_logic_1;
assign grp_fu_2922_p0 = Gx_load_1_reg_5325;
assign grp_fu_2922_p1 = tmp_55_1_fu_2908_p1;
assign grp_fu_2927_ce = ap_const_logic_1;
assign grp_fu_2927_p0 = Gy_load_1_reg_5335;
assign grp_fu_2927_p1 = tmp_55_1_fu_2908_p1;
assign grp_fu_2971_ce = ap_const_logic_1;
assign grp_fu_2971_p0 = Gx_load_2_reg_5345;
assign grp_fu_2971_p1 = tmp_55_1_fu_2908_p1;
assign grp_fu_3062_ce = ap_const_logic_1;
assign grp_fu_3062_p0 = Gx_load_1_reg_5325;
assign grp_fu_3062_p1 = tmp_55_1_0_1_fu_3058_p1;
assign grp_fu_3067_ce = ap_const_logic_1;
assign grp_fu_3067_p0 = Gy_load_1_reg_5335;
assign grp_fu_3067_p1 = tmp_55_1_0_1_fu_3058_p1;
assign grp_fu_3072_ce = ap_const_logic_1;
assign grp_fu_3072_p0 = Gy_load_2_reg_5355;
assign grp_fu_3072_p1 = tmp_55_1_reg_6511;
assign grp_fu_3080_ce = ap_const_logic_1;
assign grp_fu_3080_p0 = Gx_load_2_reg_5345;
assign grp_fu_3080_p1 = tmp_55_1_0_2_fu_3076_p1;
assign grp_fu_3085_ce = ap_const_logic_1;
assign grp_fu_3085_p0 = Gy_load_2_reg_5355;
assign grp_fu_3085_p1 = tmp_55_1_0_2_fu_3076_p1;
assign grp_fu_3130_ce = ap_const_logic_1;
assign grp_fu_3130_p0 = Gx_load_reg_5285;
assign grp_fu_3130_p1 = tmp_15_fu_3126_p1;
assign grp_fu_3135_ce = ap_const_logic_1;
assign grp_fu_3135_p0 = Gy_load_reg_5295;
assign grp_fu_3135_p1 = tmp_15_fu_3126_p1;
assign grp_fu_3174_ce = ap_const_logic_1;
assign grp_fu_3174_p0 = Gy_load_2_reg_5355;
assign grp_fu_3174_p1 = tmp_34_reg_6430;
assign grp_fu_3243_ce = ap_const_logic_1;
assign grp_fu_3243_p0 = Gx_load_2_reg_5345;
assign grp_fu_3243_p1 = tmp_55_1_0_1_reg_6572;
assign grp_fu_3247_ce = ap_const_logic_1;
assign grp_fu_3247_p0 = Gy_load_2_reg_5355;
assign grp_fu_3247_p1 = tmp_55_1_0_1_reg_6572;
assign grp_fu_3291_ce = ap_const_logic_1;
assign grp_fu_3291_p0 = Gx_load_2_reg_5345;
assign grp_fu_3291_p1 = tmp_62_0_0_2_fu_3287_p1;
assign grp_fu_3296_ce = ap_const_logic_1;
assign grp_fu_3296_p0 = Gy_load_2_reg_5355;
assign grp_fu_3296_p1 = tmp_62_0_0_2_fu_3287_p1;
assign grp_fu_3305_ce = ap_const_logic_1;
assign grp_fu_3305_p0 = Gx_load_reg_5285;
assign grp_fu_3305_p1 = tmp_62_0_0_2_fu_3287_p1;
assign grp_fu_3310_ce = ap_const_logic_1;
assign grp_fu_3310_p0 = Gy_load_reg_5295;
assign grp_fu_3310_p1 = tmp_62_0_0_2_fu_3287_p1;
assign grp_fu_3327_ce = ap_const_logic_1;
assign grp_fu_3327_p0 = Gx_load_1_reg_5325;
assign grp_fu_3327_p1 = tmp_62_0_0_2_fu_3287_p1;
assign grp_fu_3348_ce = ap_const_logic_1;
assign grp_fu_3348_p0 = Gx_load_4_reg_5405;
assign grp_fu_3348_p1 = tmp_55_0_1_1_fu_3344_p1;
assign grp_fu_3353_ce = ap_const_logic_1;
assign grp_fu_3353_p0 = Gy_load_4_reg_5415;
assign grp_fu_3353_p1 = tmp_55_0_1_1_fu_3344_p1;
assign grp_fu_3362_ce = ap_const_logic_1;
assign grp_fu_3362_p0 = Gx_load_4_reg_5405;
assign grp_fu_3362_p1 = tmp_62_0_1_1_fu_3358_p1;
assign grp_fu_3367_ce = ap_const_logic_1;
assign grp_fu_3367_p0 = Gy_load_4_reg_5415;
assign grp_fu_3367_p1 = tmp_62_0_1_1_fu_3358_p1;
assign grp_fu_3396_ce = ap_const_logic_1;
assign grp_fu_3396_p0 = Gy_load_1_reg_5335;
assign grp_fu_3396_p1 = tmp_62_0_0_2_reg_6642;
assign grp_fu_3558_ce = ap_const_logic_1;
assign grp_fu_3558_p0 = Gx_load_4_reg_5405;
assign grp_fu_3558_p1 = tmp_48_0_1_1_fu_3555_p1;
assign grp_fu_3563_ce = ap_const_logic_1;
assign grp_fu_3563_p0 = Gy_load_4_reg_5415;
assign grp_fu_3563_p1 = tmp_48_0_1_1_fu_3555_p1;
assign grp_fu_3568_ce = ap_const_logic_1;
assign grp_fu_3568_p0 = Gx_load_5_reg_5445;
assign grp_fu_3568_p1 = tmp_55_0_1_1_reg_6702;
assign grp_fu_3624_ce = ap_const_logic_1;
assign grp_fu_3624_p0 = Gx_load_4_reg_5405;
assign grp_fu_3624_p1 = tmp_62_0_1_2_fu_3608_p1;
assign grp_fu_3629_ce = ap_const_logic_1;
assign grp_fu_3629_p0 = Gy_load_4_reg_5415;
assign grp_fu_3629_p1 = tmp_62_0_1_2_fu_3608_p1;
assign grp_fu_3737_ce = ap_const_logic_1;
assign grp_fu_3737_p0 = Gy_load_5_reg_5455;
assign grp_fu_3737_p1 = tmp_55_0_1_1_reg_6702;
assign grp_fu_3741_ce = ap_const_logic_1;
assign grp_fu_3741_p0 = Gx_load_5_reg_5445;
assign grp_fu_3741_p1 = tmp_62_0_1_1_reg_6710;
assign grp_fu_3745_ce = ap_const_logic_1;
assign grp_fu_3745_p0 = Gy_load_5_reg_5455;
assign grp_fu_3745_p1 = tmp_62_0_1_1_reg_6710;
assign grp_fu_3833_ce = ap_const_logic_1;
assign grp_fu_3833_p0 = Gx_load_4_reg_5405;
assign grp_fu_3833_p1 = tmp_55_1_1_1_fu_3830_p1;
assign grp_fu_3838_ce = ap_const_logic_1;
assign grp_fu_3838_p0 = Gy_load_4_reg_5415;
assign grp_fu_3838_p1 = tmp_55_1_1_1_fu_3830_p1;
assign grp_fu_3883_ce = ap_const_logic_1;
assign grp_fu_3883_p0 = Gx_load_3_reg_5385;
assign grp_fu_3883_p1 = tmp_48_0_1_fu_3879_p1;
assign grp_fu_3888_ce = ap_const_logic_1;
assign grp_fu_3888_p0 = Gy_load_3_reg_5395;
assign grp_fu_3888_p1 = tmp_48_0_1_fu_3879_p1;
assign grp_fu_3893_ce = ap_const_logic_1;
assign grp_fu_3893_p0 = Gx_load_5_reg_5445;
assign grp_fu_3893_p1 = tmp_62_0_1_2_reg_6791;
assign grp_fu_3897_ce = ap_const_logic_1;
assign grp_fu_3897_p0 = Gy_load_5_reg_5455;
assign grp_fu_3897_p1 = tmp_62_0_1_2_reg_6791;
assign grp_fu_3961_ce = ap_const_logic_1;
assign grp_fu_3961_p0 = Gx_load_4_reg_5405;
assign grp_fu_3961_p1 = grp_fu_3961_p10;
assign grp_fu_3961_p10 = $unsigned(ap_reg_ppstg_call_get_range860_part_reg_5598_pp0_it1);
assign grp_fu_4013_ce = ap_const_logic_1;
assign grp_fu_4013_p0 = Gy_load_4_reg_5415;
assign grp_fu_4013_p1 = tmp_48_1_1_1_reg_6913;
assign grp_fu_4029_ce = ap_const_logic_1;
assign grp_fu_4029_p0 = Gx_load_5_reg_5445;
assign grp_fu_4029_p1 = tmp_48_1_1_1_reg_6913;
assign grp_fu_4033_ce = ap_const_logic_1;
assign grp_fu_4033_p0 = Gy_load_5_reg_5455;
assign grp_fu_4033_p1 = tmp_48_1_1_1_reg_6913;
assign grp_fu_4149_ce = ap_const_logic_1;
assign grp_fu_4149_p0 = Gx_load_5_reg_5445;
assign grp_fu_4149_p1 = tmp_55_1_1_1_reg_6859;
assign grp_fu_4153_ce = ap_const_logic_1;
assign grp_fu_4153_p0 = Gy_load_5_reg_5455;
assign grp_fu_4153_p1 = tmp_55_1_1_1_reg_6859;
assign grp_fu_4157_ce = ap_const_logic_1;
assign grp_fu_4157_p0 = Gx_load_5_reg_5445;
assign grp_fu_4157_p1 = tmp_55_1_1_2_reg_5837;
assign grp_fu_4282_ce = ap_const_logic_1;
assign grp_fu_4282_p0 = Gy_load_8_reg_5535;
assign grp_fu_4282_p1 = tmp_55_0_2_1_reg_6065;
assign grp_fu_4364_ce = ap_const_logic_1;
assign grp_fu_4364_p0 = Gx_load_8_reg_5525;
assign grp_fu_4364_p1 = tmp_55_1_2_1_reg_6186;
assign grp_fu_4593_ce = ap_const_logic_1;
assign grp_fu_4593_p0 = Gy_load_8_reg_5535;
assign grp_fu_4593_p1 = tmp_55_1_2_1_reg_6186;
assign grp_fu_633_p4 = {{sub_in_q0[ap_const_lv64_F : ap_const_lv64_8]}};
assign grp_fu_643_p4 = {{sub_in_q0[ap_const_lv64_17 : ap_const_lv64_10]}};
assign grp_fu_653_p4 = {{sub_in_q0[ap_const_lv64_1F : ap_const_lv64_18]}};
assign grp_fu_976_ce = ap_const_logic_1;
assign grp_fu_976_p0 = Gx_load_3_reg_5385;
assign grp_fu_976_p1 = tmp_55_0_1_fu_972_p1;
assign grp_fu_981_ce = ap_const_logic_1;
assign grp_fu_981_p0 = Gy_load_3_reg_5395;
assign grp_fu_981_p1 = tmp_55_0_1_fu_972_p1;
assign i_2_fu_677_p2 = (i_reg_597 + ap_const_lv2_1);
assign i_3_fu_786_p2 = (i_1_phi_fu_624_p4 + ap_const_lv4_1);
assign i_cast_fu_667_p1 = $unsigned(i_reg_597);
assign icmp1_fu_4505_p2 = ($signed(tmp_87_fu_4495_p4) > $signed(24'b000000000000000000000000)? 1'b1: 1'b0);
assign icmp2_fu_4682_p2 = ($signed(tmp_88_fu_4672_p4) > $signed(24'b000000000000000000000000)? 1'b1: 1'b0);
assign icmp3_fu_5013_p2 = ($signed(tmp_130_fu_5003_p4) > $signed(24'b000000000000000000000000)? 1'b1: 1'b0);
assign icmp4_fu_5171_p2 = ($signed(tmp_131_reg_7224) > $signed(24'b000000000000000000000000)? 1'b1: 1'b0);
assign icmp5_fu_5159_p2 = ($signed(tmp_132_fu_5149_p4) > $signed(24'b000000000000000000000000)? 1'b1: 1'b0);
assign icmp_fu_5019_p2 = ($signed(tmp_86_reg_7168) > $signed(24'b000000000000000000000000)? 1'b1: 1'b0);
assign j_1_fu_715_p2 = (j_reg_608 + ap_const_lv2_1);
assign j_cast_cast_fu_705_p1 = $unsigned(j_reg_608);
assign mem_index_gep10_fu_1598_p0 = $signed(tmp_78_reg_5896);
assign mem_index_gep10_fu_1598_p2 = (mem_index_gep10_fu_1598_p0 + ap_const_lv9_48);
assign mem_index_gep11_fu_2131_p2 = (adjSize517_cast_fu_2128_p1 + ap_const_lv7_48);
assign mem_index_gep12_fu_2805_p0 = $signed(tmp_93_reg_6400);
assign mem_index_gep12_fu_2805_p2 = (mem_index_gep12_fu_2805_p0 + ap_const_lv9_48);
assign mem_index_gep13_fu_2943_p0 = $signed(tmp_97_fu_2932_p3);
assign mem_index_gep13_fu_2943_p2 = (mem_index_gep13_fu_2943_p0 + ap_const_lv9_48);
assign mem_index_gep14_fu_1120_p0 = $signed(tmp_101_reg_5763);
assign mem_index_gep14_fu_1120_p2 = (mem_index_gep14_fu_1120_p0 + ap_const_lv9_48);
assign mem_index_gep15_fu_1240_p0 = $signed(tmp_106_reg_5790);
assign mem_index_gep15_fu_1240_p2 = (mem_index_gep15_fu_1240_p0 + ap_const_lv9_48);
assign mem_index_gep16_fu_1397_p0 = $signed(tmp_111_reg_5827);
assign mem_index_gep16_fu_1397_p2 = (mem_index_gep16_fu_1397_p0 + ap_const_lv9_48);
assign mem_index_gep17_fu_1729_p0 = $signed(tmp_116_reg_5954);
assign mem_index_gep17_fu_1729_p2 = (mem_index_gep17_fu_1729_p0 + ap_const_lv9_48);
assign mem_index_gep18_fu_2301_p0 = $signed(tmp_121_reg_6176);
assign mem_index_gep18_fu_2301_p2 = (mem_index_gep18_fu_2301_p0 + ap_const_lv9_48);
assign mem_index_gep19_fu_1838_p0 = $signed(tmp_126_reg_5991);
assign mem_index_gep19_fu_1838_p2 = (mem_index_gep19_fu_1838_p0 + ap_const_lv9_48);
assign mem_index_gep1_fu_2518_p0 = $signed(tmp_22_reg_6258);
assign mem_index_gep1_fu_2518_p2 = (mem_index_gep1_fu_2518_p0 + ap_const_lv9_48);
assign mem_index_gep2_fu_2656_p0 = $signed(tmp_31_reg_6331);
assign mem_index_gep2_fu_2656_p2 = (mem_index_gep2_fu_2656_p0 + ap_const_lv9_48);
assign mem_index_gep3_fu_2391_p0 = $signed(tmp_38_fu_2379_p3);
assign mem_index_gep3_fu_2391_p2 = (mem_index_gep3_fu_2391_p0 + ap_const_lv9_48);
assign mem_index_gep4_fu_3205_p0 = $signed(tmp_43_reg_6562);
assign mem_index_gep4_fu_3205_p2 = (mem_index_gep4_fu_3205_p0 + ap_const_lv9_48);
assign mem_index_gep5_fu_3649_p0 = $signed(tmp_50_reg_6775);
assign mem_index_gep5_fu_3649_p2 = (mem_index_gep5_fu_3649_p0 + ap_const_lv9_48);
assign mem_index_gep6_fu_880_p0 = $signed(tmp_55_reg_5588);
assign mem_index_gep6_fu_880_p2 = (mem_index_gep6_fu_880_p0 + ap_const_lv9_48);
assign mem_index_gep7_fu_989_p0 = $signed(tmp_60_reg_5736);
assign mem_index_gep7_fu_989_p2 = (mem_index_gep7_fu_989_p0 + ap_const_lv9_48);
assign mem_index_gep8_fu_2019_p0 = $signed(tmp_68_reg_6049);
assign mem_index_gep8_fu_2019_p2 = (mem_index_gep8_fu_2019_p0 + ap_const_lv9_48);
assign mem_index_gep9_fu_1439_p0 = $signed(tmp_73_reg_5859);
assign mem_index_gep9_fu_1439_p2 = (mem_index_gep9_fu_1439_p0 + ap_const_lv9_48);
assign mem_index_gep_fu_2979_p0 = $signed(tmp_11_reg_6476);
assign mem_index_gep_fu_2979_p2 = (mem_index_gep_fu_2979_p0 + ap_const_lv9_48);
assign neg1_1_fu_4954_p2 = (ap_const_lv32_0 - sumy0_2_1_2_2_reg_7144);
assign neg2_1_fu_5065_p2 = (ap_const_lv32_0 - sumx1_2_1_2_2_fu_5059_p3);
assign neg2_fu_4805_p2 = (ap_const_lv32_0 - sumx1_2_0_2_2_fu_4799_p3);
assign neg3_1_fu_5085_p2 = (ap_const_lv32_0 - sumy1_2_1_2_2_fu_5053_p3);
assign neg3_fu_4825_p2 = (ap_const_lv32_0 - sumy1_2_0_2_2_fu_4793_p3);
assign neg4_1_fu_5111_p2 = (ap_const_lv32_0 - sumx2_2_1_2_2_reg_7188);
assign neg4_fu_4455_p2 = (ap_const_lv32_0 - sumx2_2_0_2_2_reg_7018);
assign neg5_1_fu_4983_p2 = (ap_const_lv32_0 - sumy2_2_1_2_2_fu_4924_p3);
assign neg5_fu_4472_p2 = (ap_const_lv32_0 - sumy2_2_0_2_2_reg_7011);
assign neg6_fu_4620_p2 = (ap_const_lv32_0 - sumx3_2_0_2_2_reg_7055);
assign neg7_fu_4637_p2 = (ap_const_lv32_0 - sumy3_2_0_2_2_reg_7062);
assign neg_1_fu_4937_p2 = (ap_const_lv32_0 - sumx0_2_1_2_2_reg_7151);
assign p_addr1_fu_743_p2 = (tmp_cast_reg_5236 + tmp_trn_cast_fu_739_p1);
assign p_op7_1_fu_5176_p2 = (ap_const_lv32_FF - sum1_s_reg_7214);
assign p_op7_fu_5024_p2 = (ap_const_lv32_FF - sum1_reg_7163);
assign p_op8_1_fu_5165_p2 = (ap_const_lv32_FF - sum2_s_fu_5122_p2);
assign p_op8_fu_4660_p2 = (ap_const_lv32_FF - sum2_reg_7069);
assign p_op9_fu_4861_p2 = (ap_const_lv32_FF - sum3_reg_7114);
assign p_op_1_fu_5127_p2 = (ap_const_lv32_FF - sum0_s_reg_7194);
assign p_shl_cast_fu_691_p1 = $unsigned(p_shl_fu_683_p3);
assign p_shl_fu_683_p3 = {{i_reg_597}, {ap_const_lv2_0}};
assign sel_tmp1_fu_854_p2 = (i_1_reg_620 == ap_const_lv4_0? 1'b1: 1'b0);
assign sel_tmp2_fu_860_p2 = (sel_tmp_fu_848_p2 | sel_tmp1_fu_854_p2);
assign sel_tmp_fu_848_p2 = (i_1_reg_620 == ap_const_lv4_7? 1'b1: 1'b0);
assign start_pos10_fu_1665_p3 = {{tmp_77_reg_5890}, {ap_const_lv3_0}};
assign start_pos11_fu_2248_p3 = {{tmp_82_reg_6101}, {ap_const_lv3_0}};
assign start_pos12_fu_2872_p3 = {{tmp_92_reg_6394}, {ap_const_lv3_0}};
assign start_pos13_fu_1187_p3 = {{tmp_100_reg_5757}, {ap_const_lv3_0}};
assign start_pos14_fu_1344_p3 = {{tmp_105_reg_5784}, {ap_const_lv3_0}};
assign start_pos15_fu_1495_p3 = {{tmp_110_reg_5821}, {ap_const_lv3_0}};
assign start_pos16_fu_1785_p3 = {{tmp_115_reg_5948}, {ap_const_lv3_0}};
assign start_pos17_fu_2446_p3 = {{tmp_120_reg_6170}, {ap_const_lv3_0}};
assign start_pos18_fu_1878_p3 = {{tmp_125_reg_5985}, {ap_const_lv3_0}};
assign start_pos1_fu_2603_p3 = {{tmp_19_reg_6252}, {ap_const_lv3_0}};
assign start_pos2_fu_2737_p3 = {{tmp_30_reg_6325}, {ap_const_lv3_0}};
assign start_pos3_fu_3251_p3 = {{tmp_41_reg_6556}, {ap_const_lv3_0}};
assign start_pos4_fu_3843_p3 = {{tmp_49_reg_6769}, {ap_const_lv3_0}};
assign start_pos570_cast_fu_2610_p1 = $unsigned(start_pos1_fu_2603_p3);
assign start_pos582_cast_fu_2744_p1 = $unsigned(start_pos2_fu_2737_p3);
assign start_pos5_fu_936_p3 = {{tmp_54_reg_5582}, {ap_const_lv3_0}};
assign start_pos606_cast_fu_3258_p1 = $unsigned(start_pos3_fu_3251_p3);
assign start_pos618_cast_fu_3850_p1 = $unsigned(start_pos4_fu_3843_p3);
assign start_pos630_cast_fu_943_p1 = $unsigned(start_pos5_fu_936_p3);
assign start_pos642_cast_fu_1063_p1 = $unsigned(start_pos6_fu_1056_p3);
assign start_pos690_cast_fu_3579_p1 = $unsigned(start_pos7_fu_3572_p3);
assign start_pos6_fu_1056_p3 = {{tmp_59_reg_5730}, {ap_const_lv3_0}};
assign start_pos702_cast_fu_2099_p1 = $unsigned(start_pos8_fu_2092_p3);
assign start_pos714_cast_fu_1552_p1 = $unsigned(start_pos9_fu_1545_p3);
assign start_pos726_cast_fu_1672_p1 = $unsigned(start_pos10_fu_1665_p3);
assign start_pos774_cast_fu_2255_p1 = $unsigned(start_pos11_fu_2248_p3);
assign start_pos786_cast_fu_2879_p1 = $unsigned(start_pos12_fu_2872_p3);
assign start_pos7_fu_3572_p3 = {{tmp_65_reg_6718}, {ap_const_lv3_0}};
assign start_pos822_cast_fu_1194_p1 = $unsigned(start_pos13_fu_1187_p3);
assign start_pos834_cast_fu_1351_p1 = $unsigned(start_pos14_fu_1344_p3);
assign start_pos846_cast_fu_1502_p1 = $unsigned(start_pos15_fu_1495_p3);
assign start_pos894_cast_fu_1792_p1 = $unsigned(start_pos16_fu_1785_p3);
assign start_pos8_fu_2092_p3 = {{tmp_67_reg_6043}, {ap_const_lv3_0}};
assign start_pos906_cast_fu_2453_p1 = $unsigned(start_pos17_fu_2446_p3);
assign start_pos918_cast_fu_1885_p1 = $unsigned(start_pos18_fu_1878_p3);
assign start_pos9_fu_1545_p3 = {{tmp_72_reg_5853}, {ap_const_lv3_0}};
assign start_pos_cast_fu_3097_p1 = $unsigned(start_pos_fu_3090_p3);
assign start_pos_fu_3090_p3 = {{tmp_6_reg_6470}, {ap_const_lv3_0}};
assign sum0_1_1_fu_5132_p3 = ((icmp3_reg_7209)? ap_const_lv32_0: p_op_1_fu_5127_p2);
assign sum0_s_fu_4971_p2 = (abs1_1_fu_4964_p3 + abs_1_fu_4947_p3);
assign sum1_1_1_fu_5181_p3 = ((icmp4_fu_5171_p2)? ap_const_lv32_0: p_op7_1_fu_5176_p2);
assign sum1_1_fu_5029_p3 = ((icmp_fu_5019_p2)? ap_const_lv32_0: p_op7_fu_5024_p2);
assign sum1_fu_4845_p2 = (abs3_fu_4837_p3 + abs2_fu_4817_p3);
assign sum1_s_fu_5105_p2 = (abs3_1_fu_5097_p3 + abs2_1_fu_5077_p3);
assign sum2_1_1_fu_5189_p3 = ((icmp5_reg_7229)? ap_const_lv32_0: p_op8_1_reg_7234);
assign sum2_1_fu_4665_p3 = ((icmp1_reg_7074)? ap_const_lv32_0: p_op8_fu_4660_p2);
assign sum2_fu_4489_p2 = (abs5_fu_4482_p3 + abs4_fu_4465_p3);
assign sum2_s_fu_5122_p2 = (abs5_1_reg_7204 + abs4_1_fu_5116_p3);
assign sum3_1_fu_4866_p3 = ((icmp2_reg_7124)? ap_const_lv32_0: p_op9_fu_4861_p2);
assign sum3_fu_4654_p2 = (abs7_fu_4647_p3 + abs6_fu_4630_p3);
assign sumx0_2_1_0_1_fu_3773_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumx0_3_1_0_1_reg_6809);
assign sumx0_2_1_0_2_fu_3808_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumx0_3_1_0_2_fu_3803_p2);
assign sumx0_2_1_1_1_fu_4322_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx0_3_1_1_1_reg_6903);
assign sumx0_2_1_1_2_fu_4535_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx0_3_1_1_2_reg_7030);
assign sumx0_2_1_1_fu_3936_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumx0_3_1_1_reg_6854);
assign sumx0_2_1_2_1_fu_4748_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx0_3_1_2_1_reg_7094);
assign sumx0_2_1_2_2_fu_4786_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx0_3_1_2_2_fu_4769_p2);
assign sumx0_2_1_2_fu_4576_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx0_3_1_2_fu_4559_p2);
assign sumx0_2_1_fu_3612_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: tmp_44_1_reg_6455);
assign sumx0_3_1_0_1_fu_3618_p2 = (grp_fu_3327_p2 + sumx0_2_1_fu_3612_p3);
assign sumx0_3_1_0_2_fu_3803_p2 = (tmp_44_1_0_2_reg_6637 + sumx0_2_1_0_1_fu_3773_p3);
assign sumx0_3_1_1_1_fu_3952_p2 = (grp_fu_3624_p2 + sumx0_2_1_1_fu_3936_p3);
assign sumx0_3_1_1_2_fu_4334_p2 = (grp_fu_4029_p2 + sumx0_2_1_1_1_fu_4322_p3);
assign sumx0_3_1_1_fu_3825_p2 = (tmp_44_1_1_reg_5906 + sumx0_2_1_0_2_fu_3808_p3);
assign sumx0_3_1_2_1_fu_4583_p2 = (tmp_44_1_2_1_reg_6420 + sumx0_2_1_2_fu_4576_p3);
assign sumx0_3_1_2_2_fu_4769_p2 = (tmp_44_1_2_2_reg_6300 + sumx0_2_1_2_1_fu_4748_p3);
assign sumx0_3_1_2_fu_4559_p2 = (tmp_44_1_2_reg_6081 + sumx0_2_1_1_2_fu_4535_p3);
assign sumx1_2_0_0_1_fu_3475_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumx1_3_0_0_1_fu_3458_p2);
assign sumx1_2_0_0_2_fu_4043_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx1_3_0_0_2_reg_6749);
assign sumx1_2_0_1_1_fu_4207_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx1_3_0_1_1_fu_4190_p2);
assign sumx1_2_0_1_2_fu_4379_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx1_3_0_1_2_reg_6991);
assign sumx1_2_0_1_fu_4184_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx1_3_0_1_reg_6951);
assign sumx1_2_0_2_1_fu_4603_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx1_3_0_2_1_reg_7045);
assign sumx1_2_0_2_2_fu_4799_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx1_3_0_2_2_reg_7104);
assign sumx1_2_0_2_fu_4402_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx1_3_0_2_fu_4385_p2);
assign sumx1_2_1_0_1_fu_3796_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumx1_3_1_0_1_fu_3779_p2);
assign sumx1_2_1_0_2_fu_3925_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumx1_3_1_0_2_reg_6844);
assign sumx1_2_1_1_1_fu_4517_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx1_3_1_1_1_reg_6981);
assign sumx1_2_1_1_2_fu_4694_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx1_3_1_1_2_reg_7079);
assign sumx1_2_1_1_fu_4131_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx1_3_1_1_reg_6893);
assign sumx1_2_1_2_1_fu_4896_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx1_3_1_2_1_reg_7129);
assign sumx1_2_1_2_2_fu_5059_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx1_3_1_2_2_reg_7178);
assign sumx1_2_1_2_fu_4723_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx1_3_1_2_fu_4706_p2);
assign sumx1_2_1_fu_3761_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: tmp_51_1_reg_6799);
assign sumx1_2_fu_3452_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: tmp_16_reg_6682);
assign sumx1_3_0_0_1_fu_3458_p2 = (tmp_51_0_0_1_reg_6496 + sumx1_2_fu_3452_p3);
assign sumx1_3_0_0_2_fu_3494_p2 = (tmp_51_0_0_2_reg_6551 + sumx1_2_0_0_1_fu_3475_p3);
assign sumx1_3_0_1_1_fu_4190_p2 = (tmp_51_0_1_1_reg_6873 + sumx1_2_0_1_fu_4184_p3);
assign sumx1_3_0_1_2_fu_4214_p2 = (tmp_51_0_1_2_reg_6883 + sumx1_2_0_1_1_fu_4207_p3);
assign sumx1_3_0_1_fu_4049_p2 = (grp_fu_3883_p2 + sumx1_2_0_0_2_fu_4043_p3);
assign sumx1_3_0_2_1_fu_4409_p2 = (tmp_51_0_2_1_reg_6140 + sumx1_2_0_2_fu_4402_p3);
assign sumx1_3_0_2_2_fu_4609_p2 = (tmp_51_0_2_2_reg_6389 + sumx1_2_0_2_1_fu_4603_p3);
assign sumx1_3_0_2_fu_4385_p2 = (tmp_51_0_2_reg_6351 + sumx1_2_0_1_2_fu_4379_p3);
assign sumx1_3_1_0_1_fu_3779_p2 = (tmp_51_1_0_1_reg_6627 + sumx1_2_1_fu_3761_p3);
assign sumx1_3_1_0_2_fu_3815_p2 = (tmp_51_1_0_2_reg_6729 + sumx1_2_1_0_1_fu_3796_p3);
assign sumx1_3_1_1_1_fu_4137_p2 = (grp_fu_3961_p2 + sumx1_2_1_1_fu_4131_p3);
assign sumx1_3_1_1_2_fu_4541_p2 = (grp_fu_4149_p2 + sumx1_2_1_1_1_fu_4517_p3);
assign sumx1_3_1_1_fu_3942_p2 = (tmp_51_1_1_reg_5938 + sumx1_2_1_0_2_fu_3925_p3);
assign sumx1_3_1_2_1_fu_4754_p2 = (tmp_51_1_2_1_reg_6234 + sumx1_2_1_2_fu_4723_p3);
assign sumx1_3_1_2_2_fu_4908_p2 = (tmp_51_1_2_2_reg_7158 + sumx1_2_1_2_1_fu_4896_p3);
assign sumx1_3_1_2_fu_4706_p2 = (tmp_51_1_2_reg_6410 + sumx1_2_1_1_2_fu_4694_p3);
assign sumx2_2_0_0_1_fu_3158_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumx2_3_0_0_1_reg_6541);
assign sumx2_2_0_0_2_fu_3195_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumx2_3_0_0_2_fu_3178_p2);
assign sumx2_2_0_1_1_fu_3972_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx2_3_0_1_1_reg_6819);
assign sumx2_2_0_1_2_fu_4079_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx2_3_0_1_2_reg_6926);
assign sumx2_2_0_1_fu_3683_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumx2_3_0_1_reg_6607);
assign sumx2_2_0_2_1_fu_4266_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx2_3_0_2_1_reg_6971);
assign sumx2_2_0_2_2_fu_4303_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx2_3_0_2_2_fu_4286_p2);
assign sumx2_2_0_2_fu_4114_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx2_3_0_2_fu_4097_p2);
assign sumx2_2_1_0_1_fu_3406_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumx2_3_1_0_1_reg_6657);
assign sumx2_2_1_0_2_fu_3429_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumx2_3_1_0_2_fu_3412_p2);
assign sumx2_2_1_1_1_fu_4523_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx2_3_1_1_1_reg_6941);
assign sumx2_2_1_1_2_fu_4700_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx2_3_1_1_2_reg_7089);
assign sumx2_2_1_1_fu_4002_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx2_3_1_1_reg_6739);
assign sumx2_2_1_2_1_fu_4902_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx2_3_1_2_1_reg_7139);
assign sumx2_2_1_2_2_fu_4930_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx2_3_1_2_2_fu_4919_p2);
assign sumx2_2_1_2_fu_4735_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx2_3_1_2_fu_4730_p2);
assign sumx2_2_1_fu_3321_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: tmp_58_1_reg_6617);
assign sumx2_2_fu_3013_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: tmp_27_reg_6486);
assign sumx2_3_0_0_1_fu_3019_p2 = (grp_fu_2787_p2 + sumx2_2_fu_3013_p3);
assign sumx2_3_0_0_2_fu_3178_p2 = (tmp_58_0_0_2_reg_6450 + sumx2_2_0_0_1_fu_3158_p3);
assign sumx2_3_0_1_1_fu_3713_p2 = (grp_fu_3348_p2 + sumx2_2_0_1_fu_3683_p3);
assign sumx2_3_0_1_2_fu_3978_p2 = (grp_fu_3741_p2 + sumx2_2_0_1_1_fu_3972_p3);
assign sumx2_3_0_1_fu_3233_p2 = (tmp_58_0_1_reg_5800 + sumx2_2_0_0_2_fu_3195_p3);
assign sumx2_3_0_2_1_fu_4121_p2 = (tmp_58_0_2_1_reg_6150 + sumx2_2_0_2_fu_4114_p3);
assign sumx2_3_0_2_2_fu_4286_p2 = (tmp_58_0_2_2_reg_6211 + sumx2_2_0_2_1_fu_4266_p3);
assign sumx2_3_0_2_fu_4097_p2 = (tmp_58_0_2_reg_6001 + sumx2_2_0_1_2_fu_4079_p3);
assign sumx2_3_1_0_1_fu_3332_p2 = (grp_fu_3062_p2 + sumx2_2_1_fu_3321_p3);
assign sumx2_3_1_0_2_fu_3412_p2 = (tmp_58_1_0_2_reg_6672 + sumx2_2_1_0_1_fu_3406_p3);
assign sumx2_3_1_1_1_fu_4017_p2 = (grp_fu_3833_p2 + sumx2_2_1_1_fu_4002_p3);
assign sumx2_3_1_1_2_fu_4553_p2 = (grp_fu_4157_p2 + sumx2_2_1_1_1_fu_4523_p3);
assign sumx2_3_1_1_fu_3436_p2 = (tmp_58_1_1_reg_5970 + sumx2_2_1_0_2_fu_3429_p3);
assign sumx2_3_1_2_1_fu_4764_p2 = (tmp_58_1_2_1_reg_6290 + sumx2_2_1_2_fu_4735_p3);
assign sumx2_3_1_2_2_fu_4919_p2 = (tmp_58_1_2_2_reg_6310 + sumx2_2_1_2_1_fu_4902_p3);
assign sumx2_3_1_2_fu_4730_p2 = (tmp_58_1_2_reg_6112 + sumx2_2_1_1_2_fu_4700_p3);
assign sumx3_2_0_0_1_fu_3482_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumx3_3_0_0_1_reg_6592);
assign sumx3_2_0_0_2_fu_3634_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumx3_3_0_0_2_reg_6759);
assign sumx3_2_0_1_1_fu_4061_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx3_3_0_1_1_reg_6829);
assign sumx3_2_0_1_2_fu_4224_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx3_3_0_1_2_reg_6961);
assign sumx3_2_0_1_fu_3699_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumx3_3_0_1_fu_3689_p2);
assign sumx3_2_0_2_1_fu_4419_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx3_3_0_2_1_reg_7001);
assign sumx3_2_0_2_2_fu_4441_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx3_3_0_2_2_fu_4431_p2);
assign sumx3_2_0_2_fu_4246_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumx3_3_0_2_fu_4236_p2);
assign sumx3_2_fu_3140_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: tmp_35_reg_6531);
assign sumx3_3_0_0_1_fu_3164_p2 = (tmp_65_0_0_1_reg_6440 + sumx3_2_fu_3140_p3);
assign sumx3_3_0_0_2_fu_3504_p2 = (grp_fu_3291_p2 + sumx3_2_0_0_1_fu_3482_p3);
assign sumx3_3_0_1_1_fu_3725_p2 = (grp_fu_3362_p2 + sumx3_2_0_1_fu_3699_p3);
assign sumx3_3_0_1_2_fu_4085_p2 = (grp_fu_3893_p2 + sumx3_2_0_1_1_fu_4061_p3);
assign sumx3_3_0_1_fu_3689_p2 = (tmp_65_0_1_reg_5843 + sumx3_2_0_0_2_fu_3634_p3);
assign sumx3_3_0_2_1_fu_4272_p2 = (tmp_65_0_2_1_reg_6160 + sumx3_2_0_2_fu_4246_p3);
assign sumx3_3_0_2_2_fu_4431_p2 = (tmp_65_0_2_2_reg_6361 + sumx3_2_0_2_1_fu_4419_p3);
assign sumx3_3_0_2_fu_4236_p2 = (tmp_65_0_2_reg_6022 + sumx3_2_0_1_2_fu_4224_p3);
assign sumy0_2_1_0_1_fu_3901_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumy0_3_1_0_1_reg_6839);
assign sumy0_2_1_0_2_fu_3912_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumy0_3_1_0_2_fu_3907_p2);
assign sumy0_2_1_1_1_fu_4316_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy0_3_1_1_1_reg_6936);
assign sumy0_2_1_1_2_fu_4529_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy0_3_1_1_2_reg_7035);
assign sumy0_2_1_1_fu_3990_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy0_3_1_1_reg_6888);
assign sumy0_2_1_2_1_fu_4742_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy0_3_1_2_1_reg_7099);
assign sumy0_2_1_2_2_fu_4779_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy0_3_1_2_2_fu_4774_p2);
assign sumy0_2_1_2_fu_4569_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy0_3_1_2_fu_4564_p2);
assign sumy0_2_1_fu_3749_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: tmp_45_1_reg_6460);
assign sumy0_3_1_0_1_fu_3767_p2 = (grp_fu_3396_p2 + sumy0_2_1_fu_3749_p3);
assign sumy0_3_1_0_2_fu_3907_p2 = (tmp_45_1_0_2_reg_6667 + sumy0_2_1_0_1_fu_3901_p3);
assign sumy0_3_1_1_1_fu_4008_p2 = (tmp_45_1_1_1_reg_6908 + sumy0_2_1_1_fu_3990_p3);
assign sumy0_3_1_1_2_fu_4340_p2 = (grp_fu_4033_p2 + sumy0_2_1_1_1_fu_4316_p3);
assign sumy0_3_1_1_fu_3931_p2 = (tmp_45_1_1_reg_5911 + sumy0_2_1_0_2_fu_3912_p3);
assign sumy0_3_1_2_1_fu_4588_p2 = (tmp_45_1_2_1_reg_6425 + sumy0_2_1_2_fu_4569_p3);
assign sumy0_3_1_2_2_fu_4774_p2 = (tmp_45_1_2_2_reg_6305 + sumy0_2_1_2_1_fu_4742_p3);
assign sumy0_3_1_2_fu_4564_p2 = (tmp_45_1_2_reg_6086 + sumy0_2_1_1_2_fu_4529_p3);
assign sumy1_2_0_0_1_fu_3468_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumy1_3_0_0_1_fu_3463_p2);
assign sumy1_2_0_0_2_fu_4037_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy1_3_0_0_2_reg_6754);
assign sumy1_2_0_1_1_fu_4200_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy1_3_0_1_1_fu_4195_p2);
assign sumy1_2_0_1_2_fu_4373_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy1_3_0_1_2_reg_6996);
assign sumy1_2_0_1_fu_4178_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy1_3_0_1_reg_6956);
assign sumy1_2_0_2_1_fu_4597_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy1_3_0_2_1_reg_7050);
assign sumy1_2_0_2_2_fu_4793_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy1_3_0_2_2_reg_7109);
assign sumy1_2_0_2_fu_4395_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy1_3_0_2_fu_4390_p2);
assign sumy1_2_1_0_1_fu_3789_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumy1_3_1_0_1_fu_3784_p2);
assign sumy1_2_1_0_2_fu_3919_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumy1_3_1_0_2_reg_6849);
assign sumy1_2_1_1_1_fu_4511_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy1_3_1_1_1_reg_7025);
assign sumy1_2_1_1_2_fu_4688_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy1_3_1_1_2_reg_7084);
assign sumy1_2_1_1_fu_4310_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy1_3_1_1_reg_6898);
assign sumy1_2_1_2_1_fu_4890_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy1_3_1_2_1_reg_7134);
assign sumy1_2_1_2_2_fu_5053_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy1_3_1_2_2_reg_7183);
assign sumy1_2_1_2_fu_4716_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy1_3_1_2_fu_4711_p2);
assign sumy1_2_1_fu_3755_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: tmp_52_1_reg_6804);
assign sumy1_2_fu_3446_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: tmp_17_reg_6687);
assign sumy1_3_0_0_1_fu_3463_p2 = (tmp_52_0_0_1_reg_6501 + sumy1_2_fu_3446_p3);
assign sumy1_3_0_0_2_fu_3499_p2 = (tmp_52_0_0_2_reg_6692 + sumy1_2_0_0_1_fu_3468_p3);
assign sumy1_3_0_1_1_fu_4195_p2 = (tmp_52_0_1_1_reg_6878 + sumy1_2_0_1_fu_4178_p3);
assign sumy1_3_0_1_2_fu_4219_p2 = (tmp_52_0_1_2_reg_6921 + sumy1_2_0_1_1_fu_4200_p3);
assign sumy1_3_0_1_fu_4055_p2 = (grp_fu_3888_p2 + sumy1_2_0_0_2_fu_4037_p3);
assign sumy1_3_0_2_1_fu_4414_p2 = (tmp_52_0_2_1_reg_6145 + sumy1_2_0_2_fu_4395_p3);
assign sumy1_3_0_2_2_fu_4614_p2 = (grp_fu_4282_p2 + sumy1_2_0_2_1_fu_4597_p3);
assign sumy1_3_0_2_fu_4390_p2 = (tmp_52_0_2_reg_6356 + sumy1_2_0_1_2_fu_4373_p3);
assign sumy1_3_1_0_1_fu_3784_p2 = (tmp_52_1_0_1_reg_6632 + sumy1_2_1_fu_3755_p3);
assign sumy1_3_1_0_2_fu_3820_p2 = (tmp_52_1_0_2_reg_6734 + sumy1_2_1_0_1_fu_3789_p3);
assign sumy1_3_1_1_1_fu_4328_p2 = (grp_fu_4013_p2 + sumy1_2_1_1_fu_4310_p3);
assign sumy1_3_1_1_2_fu_4547_p2 = (grp_fu_4153_p2 + sumy1_2_1_1_1_fu_4511_p3);
assign sumy1_3_1_1_fu_3947_p2 = (tmp_52_1_1_reg_5943 + sumy1_2_1_0_2_fu_3919_p3);
assign sumy1_3_1_2_1_fu_4759_p2 = (tmp_52_1_2_1_reg_6239 + sumy1_2_1_2_fu_4716_p3);
assign sumy1_3_1_2_2_fu_4913_p2 = (grp_fu_4593_p2 + sumy1_2_1_2_1_fu_4890_p3);
assign sumy1_3_1_2_fu_4711_p2 = (tmp_52_1_2_reg_6415 + sumy1_2_1_1_2_fu_4688_p3);
assign sumy2_2_0_0_1_fu_3152_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumy2_3_0_0_1_reg_6546);
assign sumy2_2_0_0_2_fu_3188_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumy2_3_0_0_2_fu_3183_p2);
assign sumy2_2_0_1_1_fu_3966_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy2_3_0_1_1_reg_6824);
assign sumy2_2_0_1_2_fu_4073_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy2_3_0_1_2_reg_6931);
assign sumy2_2_0_1_fu_3677_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumy2_3_0_1_reg_6612);
assign sumy2_2_0_2_1_fu_4260_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy2_3_0_2_1_reg_6976);
assign sumy2_2_0_2_2_fu_4296_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy2_3_0_2_2_fu_4291_p2);
assign sumy2_2_0_2_fu_4107_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy2_3_0_2_fu_4102_p2);
assign sumy2_2_1_0_1_fu_3400_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumy2_3_1_0_1_reg_6662);
assign sumy2_2_1_0_2_fu_3422_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumy2_3_1_0_2_fu_3417_p2);
assign sumy2_2_1_1_1_fu_4143_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy2_3_1_1_1_reg_6946);
assign sumy2_2_1_1_2_fu_4166_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy2_3_1_1_2_fu_4161_p2);
assign sumy2_2_1_1_fu_3996_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy2_3_1_1_reg_6744);
assign sumy2_2_1_2_1_fu_4357_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy2_3_1_2_1_fu_4352_p2);
assign sumy2_2_1_2_2_fu_4924_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy2_3_1_2_2_reg_7040);
assign sumy2_2_1_2_fu_4346_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy2_3_1_2_reg_6986);
assign sumy2_2_1_fu_3315_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: tmp_59_1_reg_6622);
assign sumy2_2_fu_3007_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: tmp_28_reg_6491);
assign sumy2_3_0_0_1_fu_3025_p2 = (grp_fu_2792_p2 + sumy2_2_fu_3007_p3);
assign sumy2_3_0_0_2_fu_3183_p2 = (tmp_59_0_0_2_reg_6506 + sumy2_2_0_0_1_fu_3152_p3);
assign sumy2_3_0_1_1_fu_3719_p2 = (grp_fu_3353_p2 + sumy2_2_0_1_fu_3677_p3);
assign sumy2_3_0_1_2_fu_3984_p2 = (grp_fu_3745_p2 + sumy2_2_0_1_1_fu_3966_p3);
assign sumy2_3_0_1_fu_3238_p2 = (tmp_59_0_1_reg_5805 + sumy2_2_0_0_2_fu_3188_p3);
assign sumy2_3_0_2_1_fu_4126_p2 = (tmp_59_0_2_1_reg_6155 + sumy2_2_0_2_fu_4107_p3);
assign sumy2_3_0_2_2_fu_4291_p2 = (tmp_59_0_2_2_reg_6216 + sumy2_2_0_2_1_fu_4260_p3);
assign sumy2_3_0_2_fu_4102_p2 = (tmp_59_0_2_reg_6006 + sumy2_2_0_1_2_fu_4073_p3);
assign sumy2_3_1_0_1_fu_3338_p2 = (grp_fu_3067_p2 + sumy2_2_1_fu_3315_p3);
assign sumy2_3_1_0_2_fu_3417_p2 = (tmp_59_1_0_2_reg_6677 + sumy2_2_1_0_1_fu_3400_p3);
assign sumy2_3_1_1_1_fu_4023_p2 = (grp_fu_3838_p2 + sumy2_2_1_1_fu_3996_p3);
assign sumy2_3_1_1_2_fu_4161_p2 = (tmp_59_1_1_2_reg_5922 + sumy2_2_1_1_1_fu_4143_p3);
assign sumy2_3_1_1_fu_3441_p2 = (tmp_59_1_1_reg_5975 + sumy2_2_1_0_2_fu_3422_p3);
assign sumy2_3_1_2_1_fu_4352_p2 = (tmp_59_1_2_1_reg_6295 + sumy2_2_1_2_fu_4346_p3);
assign sumy2_3_1_2_2_fu_4368_p2 = (tmp_59_1_2_2_reg_6371 + sumy2_2_1_2_1_fu_4357_p3);
assign sumy2_3_1_2_fu_4173_p2 = (tmp_59_1_2_reg_6117 + sumy2_2_1_1_2_fu_4166_p3);
assign sumy3_2_0_0_1_fu_3488_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumy3_3_0_0_1_reg_6597);
assign sumy3_2_0_0_2_fu_3640_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumy3_3_0_0_2_reg_6764);
assign sumy3_2_0_1_1_fu_4067_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy3_3_0_1_1_reg_6834);
assign sumy3_2_0_1_2_fu_4230_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy3_3_0_1_2_reg_6966);
assign sumy3_2_0_1_fu_3706_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: sumy3_3_0_1_fu_3694_p2);
assign sumy3_2_0_2_1_fu_4425_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy3_3_0_2_1_reg_7006);
assign sumy3_2_0_2_2_fu_4448_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy3_3_0_2_2_fu_4436_p2);
assign sumy3_2_0_2_fu_4253_p3 = ((ap_reg_ppstg_sel_tmp2_reg_5608_pp0_it1)? ap_const_lv32_FF: sumy3_3_0_2_fu_4241_p2);
assign sumy3_2_fu_3146_p3 = ((sel_tmp2_reg_5608)? ap_const_lv32_FF: tmp_36_reg_6536);
assign sumy3_3_0_0_1_fu_3169_p2 = (tmp_66_0_0_1_reg_6445 + sumy3_2_fu_3146_p3);
assign sumy3_3_0_0_2_fu_3510_p2 = (grp_fu_3296_p2 + sumy3_2_0_0_1_fu_3488_p3);
assign sumy3_3_0_1_1_fu_3731_p2 = (grp_fu_3367_p2 + sumy3_2_0_1_fu_3706_p3);
assign sumy3_3_0_1_2_fu_4091_p2 = (grp_fu_3897_p2 + sumy3_2_0_1_1_fu_4067_p3);
assign sumy3_3_0_1_fu_3694_p2 = (tmp_66_0_1_reg_5848 + sumy3_2_0_0_2_fu_3640_p3);
assign sumy3_3_0_2_1_fu_4277_p2 = (tmp_66_0_2_1_reg_6206 + sumy3_2_0_2_fu_4253_p3);
assign sumy3_3_0_2_2_fu_4436_p2 = (tmp_66_0_2_2_reg_6366 + sumy3_2_0_2_1_fu_4425_p3);
assign sumy3_3_0_2_fu_4241_p2 = (tmp_66_0_2_reg_6027 + sumy3_2_0_1_2_fu_4230_p3);
assign tmp1_fu_4884_p2 = (tmp_90_fu_4873_p2 + tmp_91_fu_4878_p2);
assign tmp2_fu_5207_p2 = (sum0_1_1_reg_7219 + tmp_134_fu_5201_p2);
assign tmp3_fu_721_p3 = {{ap_const_lv3_4}, {j_reg_608}};
assign tmp4_fu_748_p2 = (j_cast_cast_reg_5252 + ap_const_lv4_9);
assign tmp865_cast_fu_757_p0 = $signed(tmp4_fu_748_p2);
assign tmp865_cast_fu_757_p1 = $unsigned(tmp865_cast_fu_757_p0);
assign tmp_100_fu_1034_p1 = tmp_39_1_1_fu_1028_p2[1:0];
assign tmp_104_fu_1219_p1 = call_get_range13_fu_1209_p4[7:0];
assign tmp_105_fu_1154_p1 = tmp_46_1_1_fu_1148_p2[1:0];
assign tmp_109_fu_1376_p1 = call_get_range14_fu_1366_p4[7:0];
assign tmp_10_fu_766_p1 = $unsigned(tmp_7_fu_761_p2);
assign tmp_110_fu_1274_p1 = tmp_53_1_1_fu_1268_p2[1:0];
assign tmp_114_fu_1527_p1 = call_get_range15_fu_1517_p4[7:0];
assign tmp_115_fu_1643_p1 = tmp_39_1_2_fu_1637_p2[1:0];
assign tmp_119_fu_1817_p1 = call_get_range16_fu_1807_p4[7:0];
assign tmp_11_cast_fu_2511_p1 = $signed(tmp_5_fu_2504_p3);
assign tmp_120_fu_2183_p1 = tmp_46_1_2_fu_2177_p2[1:0];
assign tmp_124_fu_2478_p1 = call_get_range17_fu_2468_p4[7:0];
assign tmp_125_fu_1763_p1 = tmp_53_1_2_fu_1757_p2[1:0];
assign tmp_129_fu_1910_p1 = call_get_range18_fu_1900_p4[7:0];
assign tmp_130_fu_5003_p4 = {{sum0_s_fu_4971_p2[ap_const_lv32_1F : ap_const_lv32_8]}};
assign tmp_132_fu_5149_p4 = {{sum2_s_fu_5122_p2[ap_const_lv32_1F : ap_const_lv32_8]}};
assign tmp_133_fu_5195_p2 = sum1_1_1_fu_5181_p3 << ap_const_lv32_8;
assign tmp_134_fu_5201_p2 = sum2_1_1_fu_5189_p3 << ap_const_lv32_10;
assign tmp_14_fu_3122_p1 = call_get_range_fu_3112_p4[7:0];
assign tmp_15_fu_3126_p1 = $unsigned(tmp_14_fu_3122_p1);
assign tmp_18_fu_2351_p0 = $signed(tmp_3_fu_2339_p3);
assign tmp_18_fu_2351_p2 = (tmp_18_fu_2351_p0 + ap_const_lv8_FF);
assign tmp_19_fu_2357_p1 = tmp_18_fu_2351_p2[1:0];
assign tmp_1_fu_2333_p2 = (i_1_reg_620 + ap_const_lv4_F);
assign tmp_20_fu_5043_p2 = (tmp1_reg_7173 + tmp_89_fu_5037_p2);
assign tmp_21_fu_5049_p1 = $unsigned(tmp_64_reg_6273);
assign tmp_25_fu_2635_p1 = call_get_range1_fu_2625_p4[7:0];
assign tmp_26_fu_2639_p1 = $unsigned(tmp_25_fu_2635_p1);
assign tmp_29_fu_2546_p0 = $signed(tmp_5_fu_2504_p3);
assign tmp_29_fu_2546_p2 = (tmp_29_fu_2546_p0 + ap_const_lv8_FF);
assign tmp_2_fu_2833_p3 = {{tmp_1_reg_6244}, {ap_const_lv3_1}};
assign tmp_30_1_fu_5212_p2 = (tmp2_fu_5207_p2 + tmp_133_fu_5195_p2);
assign tmp_30_fu_2552_p1 = tmp_29_fu_2546_p2[1:0];
assign tmp_31_1_fu_5219_p1 = $unsigned(ap_reg_ppstg_adjSize2_reg_5572_pp0_it1);
assign tmp_34_1_1_cast_fu_1024_p1 = $unsigned(tmp_34_1_1_fu_1017_p3);
assign tmp_34_1_1_fu_1017_p3 = {{tmp_48_reg_5562}, {ap_const_lv3_4}};
assign tmp_34_1_2_cast_fu_1633_p1 = $unsigned(tmp_34_1_2_fu_1626_p3);
assign tmp_34_1_2_fu_1626_p3 = {{i_3_reg_5549}, {ap_const_lv3_4}};
assign tmp_34_fu_2773_p1 = $unsigned(tmp_37_fu_2769_p1);
assign tmp_35_0_1_cast_fu_3523_p1 = $unsigned(tmp_35_0_1_fu_3516_p3);
assign tmp_35_0_1_fu_3516_p3 = {{tmp_48_reg_5562}, {ap_const_lv3_1}};
assign tmp_35_0_2_cast_fu_1935_p1 = $unsigned(tmp_35_0_2_fu_1928_p3);
assign tmp_35_0_2_fu_1928_p3 = {{i_3_reg_5549}, {ap_const_lv3_1}};
assign tmp_35_1_1_cast_fu_1113_p1 = $unsigned(tmp_35_1_1_fu_1106_p3);
assign tmp_35_1_1_fu_1106_p3 = {{tmp_48_reg_5562}, {ap_const_lv3_5}};
assign tmp_35_1_2_cast_fu_2173_p1 = $unsigned(tmp_35_1_2_fu_2166_p3);
assign tmp_35_1_2_fu_2166_p3 = {{i_3_reg_5549}, {ap_const_lv3_5}};
assign tmp_37_0_1_cast_fu_816_p1 = $unsigned(tmp_37_0_1_fu_809_p3);
assign tmp_37_0_1_fu_809_p3 = {{tmp_48_reg_5562}, {ap_const_lv3_2}};
assign tmp_37_0_2_cast_fu_1312_p1 = $unsigned(tmp_37_0_2_fu_1305_p3);
assign tmp_37_0_2_fu_1305_p3 = {{i_3_reg_5549}, {ap_const_lv3_2}};
assign tmp_37_1_1_cast_fu_1183_p1 = $unsigned(tmp_37_1_1_fu_1176_p3);
assign tmp_37_1_1_fu_1176_p3 = {{tmp_48_reg_5562}, {ap_const_lv3_6}};
assign tmp_37_1_2_cast_fu_1722_p1 = $unsigned(tmp_37_1_2_fu_1715_p3);
assign tmp_37_1_2_fu_1715_p3 = {{i_3_reg_5549}, {ap_const_lv3_6}};
assign tmp_37_fu_2769_p1 = call_get_range2_fu_2759_p4[7:0];
assign tmp_38_0_1_cast_fu_873_p1 = $unsigned(tmp_38_0_1_fu_866_p3);
assign tmp_38_0_1_fu_866_p3 = {{tmp_48_reg_5562}, {ap_const_lv3_3}};
assign tmp_38_0_2_cast_fu_1432_p1 = $unsigned(tmp_38_0_2_fu_1425_p3);
assign tmp_38_0_2_fu_1425_p3 = {{i_3_reg_5549}, {ap_const_lv3_3}};
assign tmp_38_fu_2379_p3 = {{tmp_1_fu_2333_p2}, {ap_const_lv1_0}};
assign tmp_39_1_1_fu_1028_p2 = (tmp_34_1_1_cast_fu_1024_p1 + ap_const_lv7_7F);
assign tmp_39_1_2_fu_1637_p2 = (tmp_34_1_2_cast_fu_1633_p1 + ap_const_lv8_FF);
assign tmp_3_fu_2339_p3 = {{tmp_1_fu_2333_p2}, {ap_const_lv3_2}};
assign tmp_40_fu_2401_p3 = tmp_1_fu_2333_p2[ap_const_lv32_3];
assign tmp_41_1_1_fu_1223_p1 = $unsigned(tmp_104_fu_1219_p1);
assign tmp_41_1_2_fu_1821_p1 = $unsigned(tmp_119_fu_1817_p1);
assign tmp_41_fu_3036_p1 = tmp_60_0_0_2_fu_3031_p2[1:0];
assign tmp_42_fu_2698_p3 = {{tmp_1_reg_6244}, {ap_const_lv3_6}};
assign tmp_46_0_1_fu_3527_p2 = (tmp_35_0_1_cast_fu_3523_p1 + ap_const_lv7_7F);
assign tmp_46_0_2_fu_1939_p2 = (tmp_35_0_2_cast_fu_1935_p1 + ap_const_lv8_FF);
assign tmp_46_1_1_fu_1148_p2 = (tmp_35_1_1_cast_fu_1113_p1 + ap_const_lv7_7F);
assign tmp_46_1_2_fu_2177_p2 = (tmp_35_1_2_cast_fu_2173_p1 + ap_const_lv8_FF);
assign tmp_46_fu_3283_p1 = call_get_range3_fu_3273_p4[7:0];
assign tmp_47_fu_774_p0 = $signed(p_addr1_reg_5275);
assign tmp_47_fu_774_p1 = $unsigned(tmp_47_fu_774_p0);
assign tmp_48_0_1_1_fu_3555_p1 = $unsigned(call_get_range656_part_reg_6697);
assign tmp_48_0_1_fu_3879_p1 = $unsigned(tmp_53_fu_3875_p1);
assign tmp_48_0_2_1_fu_1967_p1 = $unsigned(grp_fu_633_p4);
assign tmp_48_0_2_fu_2235_p1 = $unsigned(tmp_71_reg_6135);
assign tmp_48_1_1_1_fu_3958_p1 = $unsigned(ap_reg_ppstg_call_get_range860_part_reg_5598_pp0_it1);
assign tmp_48_1_1_fu_1380_p1 = $unsigned(tmp_109_fu_1376_p1);
assign tmp_48_1_2_1_fu_2078_p1 = $unsigned(grp_fu_633_p4);
assign tmp_48_1_2_fu_2482_p1 = $unsigned(tmp_124_fu_2478_p1);
assign tmp_48_fu_792_p1 = i_1_reg_620[2:0];
assign tmp_49_fu_3533_p1 = tmp_46_0_1_fu_3527_p2[1:0];
assign tmp_53_0_1_fu_820_p2 = (tmp_37_0_1_cast_fu_816_p1 + ap_const_lv7_7F);
assign tmp_53_0_2_fu_1316_p2 = (tmp_37_0_2_cast_fu_1312_p1 + ap_const_lv8_FF);
assign tmp_53_1_1_fu_1268_p2 = (tmp_37_1_1_cast_fu_1183_p1 + ap_const_lv7_7F);
assign tmp_53_1_2_fu_1757_p2 = (tmp_37_1_2_cast_fu_1722_p1 + ap_const_lv8_FF);
assign tmp_53_1_fu_2709_p0 = $signed(tmp_42_fu_2698_p3);
assign tmp_53_1_fu_2709_p2 = (tmp_53_1_fu_2709_p0 + ap_const_lv8_FF);
assign tmp_53_fu_3875_p1 = call_get_range4_fu_3865_p4[7:0];
assign tmp_54_fu_826_p1 = tmp_53_0_1_fu_820_p2[1:0];
assign tmp_55_0_1_1_fu_3344_p1 = $unsigned(grp_fu_643_p4);
assign tmp_55_0_1_fu_972_p1 = $unsigned(tmp_58_fu_968_p1);
assign tmp_55_0_2_1_fu_1981_p1 = $unsigned(grp_fu_643_p4);
assign tmp_55_0_2_fu_1581_p1 = $unsigned(tmp_76_fu_1577_p1);
assign tmp_55_1_0_1_fu_3058_p1 = $unsigned(grp_fu_643_p4);
assign tmp_55_1_0_2_fu_3076_p1 = $unsigned(grp_fu_653_p4);
assign tmp_55_1_1_1_fu_3830_p1 = $unsigned(call_get_range872_part_reg_5603);
assign tmp_55_1_1_2_fu_1296_p1 = $unsigned(reg_663);
assign tmp_55_1_1_fu_1531_p1 = $unsigned(tmp_114_fu_1527_p1);
assign tmp_55_1_2_1_fu_2205_p1 = $unsigned(call_get_range944_part_reg_6130);
assign tmp_55_1_2_2_fu_2226_p1 = $unsigned(reg_663);
assign tmp_55_1_2_fu_1914_p1 = $unsigned(tmp_129_fu_1910_p1);
assign tmp_55_1_fu_2908_p1 = $unsigned(tmp_96_fu_2904_p1);
assign tmp_58_fu_968_p1 = call_get_range5_fu_958_p4[7:0];
assign tmp_59_fu_914_p1 = tmp_60_0_1_fu_908_p2[1:0];
assign tmp_5_fu_2504_p3 = {{tmp_1_reg_6244}, {ap_const_lv3_3}};
assign tmp_60_0_0_2_fu_3031_p2 = (tmp_11_cast_reg_6315 + ap_const_lv8_1);
assign tmp_60_0_1_2_fu_3372_p2 = (tmp_38_0_1_cast_reg_5720 + ap_const_lv7_1);
assign tmp_60_0_1_fu_908_p2 = (tmp_38_0_1_cast_fu_873_p1 + ap_const_lv7_7F);
assign tmp_60_0_2_2_fu_2059_p2 = (tmp_38_0_2_cast_reg_5880 + ap_const_lv8_1);
assign tmp_60_0_2_fu_1467_p2 = (tmp_38_0_2_cast_fu_1432_p1 + ap_const_lv8_FF);
assign tmp_62_0_0_1_fu_2574_p1 = $unsigned(grp_fu_653_p4);
assign tmp_62_0_0_2_fu_3287_p1 = $unsigned(tmp_46_fu_3283_p1);
assign tmp_62_0_1_1_fu_3358_p1 = $unsigned(grp_fu_653_p4);
assign tmp_62_0_1_2_fu_3608_p1 = $unsigned(tmp_66_fu_3604_p1);
assign tmp_62_0_1_fu_1092_p1 = $unsigned(tmp_63_fu_1088_p1);
assign tmp_62_0_2_1_fu_1995_p1 = $unsigned(grp_fu_653_p4);
assign tmp_62_0_2_2_fu_2284_p1 = $unsigned(tmp_85_fu_2280_p1);
assign tmp_62_0_2_fu_1701_p1 = $unsigned(tmp_81_fu_1697_p1);
assign tmp_63_fu_1088_p1 = call_get_range6_fu_1078_p4[7:0];
assign tmp_64_fu_2428_p2 = i_1_reg_620 << ap_const_lv4_1;
assign tmp_65_fu_3377_p1 = tmp_60_0_1_2_fu_3372_p2[1:0];
assign tmp_66_fu_3604_p1 = call_get_range7_fu_3594_p4[7:0];
assign tmp_67_fu_1945_p1 = tmp_46_0_2_fu_1939_p2[1:0];
assign tmp_6_fu_2850_p1 = tmp_s_fu_2844_p2[1:0];
assign tmp_71_fu_2124_p1 = call_get_range8_fu_2114_p4[7:0];
assign tmp_72_fu_1322_p1 = tmp_53_0_2_fu_1316_p2[1:0];
assign tmp_76_fu_1577_p1 = call_get_range9_fu_1567_p4[7:0];
assign tmp_77_fu_1473_p1 = tmp_60_0_2_fu_1467_p2[1:0];
assign tmp_7_fu_761_p2 = (tmp865_cast_fu_757_p1 + tmp_cast_reg_5236);
assign tmp_81_fu_1697_p1 = call_get_range10_fu_1687_p4[7:0];
assign tmp_82_fu_2064_p1 = tmp_60_0_2_2_fu_2059_p2[1:0];
assign tmp_84_fu_2137_p1 = mem_index_gep11_fu_2131_p2[5:0];
assign tmp_85_fu_2280_p1 = call_get_range11_fu_2270_p4[7:0];
assign tmp_87_fu_4495_p4 = {{sum2_fu_4489_p2[ap_const_lv32_1F : ap_const_lv32_8]}};
assign tmp_88_fu_4672_p4 = {{sum3_fu_4654_p2[ap_const_lv32_1F : ap_const_lv32_8]}};
assign tmp_89_fu_5037_p2 = sum1_1_fu_5029_p3 << ap_const_lv32_8;
assign tmp_8_fu_729_p2 = (tmp3_fu_721_p3 + tmp_reg_5231);
assign tmp_90_fu_4873_p2 = sum2_1_reg_7119 << ap_const_lv32_10;
assign tmp_91_fu_4878_p2 = sum3_1_fu_4866_p3 << ap_const_lv32_18;
assign tmp_92_fu_2715_p1 = tmp_53_1_fu_2709_p2[1:0];
assign tmp_96_fu_2904_p1 = call_get_range12_fu_2894_p4[7:0];
assign tmp_97_fu_2932_p3 = {{tmp_1_reg_6244}, {ap_const_lv1_1}};
assign tmp_9_fu_734_p1 = $unsigned(tmp_8_fu_729_p2);
assign tmp_cast_fu_701_p1 = $signed(tmp_fu_695_p2);
assign tmp_fu_695_p2 = (p_shl_cast_fu_691_p1 - i_cast_fu_667_p1);
assign tmp_s_fu_2844_p0 = $signed(tmp_2_fu_2833_p3);
assign tmp_s_fu_2844_p2 = (tmp_s_fu_2844_p0 + ap_const_lv8_FF);
assign tmp_trn_cast_fu_739_p1 = $unsigned(j_reg_608);
always @ (posedge ap_clk)
begin
    j_cast_cast_reg_5252[3:2] <= 2'b00;
    adjSize2_reg_5572[0] <= 1'b1;
    ap_reg_ppstg_adjSize2_reg_5572_pp0_it1[0] <= 1'b1;
    tmp_54_reg_5582[1:0] <= 2'b01;
    tmp_38_0_1_cast_reg_5720[2:0] <= 3'b011;
    tmp_38_0_1_cast_reg_5720[6] <= 1'b0;
    tmp_59_reg_5730[1:0] <= 2'b10;
    tmp_100_reg_5757[1:0] <= 2'b11;
    tmp_105_reg_5784[1:0] <= 2'b00;
    tmp_110_reg_5821[1:0] <= 2'b01;
    tmp_55_1_1_2_reg_5837[31:8] <= 24'b000000000000000000000000;
    tmp_72_reg_5853[1:0] <= 2'b01;
    tmp_38_0_2_cast_reg_5880[2:0] <= 3'b011;
    tmp_38_0_2_cast_reg_5880[7] <= 1'b0;
    tmp_77_reg_5890[1:0] <= 2'b10;
    tmp_115_reg_5948[1:0] <= 2'b11;
    tmp_125_reg_5985[1:0] <= 2'b01;
    tmp_67_reg_6043[1:0] <= 2'b00;
    tmp_55_0_2_1_reg_6065[31:8] <= 24'b000000000000000000000000;
    tmp_62_0_2_1_reg_6073[31:8] <= 24'b000000000000000000000000;
    tmp_82_reg_6101[1:0] <= 2'b00;
    tmp_48_1_2_1_reg_6122[31:8] <= 24'b000000000000000000000000;
    tmp_120_reg_6170[1:0] <= 2'b00;
    tmp_55_1_2_1_reg_6186[31:8] <= 24'b000000000000000000000000;
    tmp_55_1_2_2_reg_6194[31:8] <= 24'b000000000000000000000000;
    tmp_62_0_2_2_reg_6221[31:8] <= 24'b000000000000000000000000;
    tmp_19_reg_6252[1:0] <= 2'b01;
    tmp_64_reg_6273[0] <= 1'b0;
    tmp_11_cast_reg_6315[2:0] <= 3'b011;
    tmp_30_reg_6325[1:0] <= 2'b10;
    tmp_62_0_0_1_reg_6341[31:8] <= 24'b000000000000000000000000;
    tmp_92_reg_6394[1:0] <= 2'b01;
    tmp_34_reg_6430[31:8] <= 24'b000000000000000000000000;
    tmp_6_reg_6470[1:0] <= 2'b00;
    tmp_55_1_reg_6511[31:8] <= 24'b000000000000000000000000;
    tmp_41_reg_6556[1:0] <= 2'b00;
    tmp_55_1_0_1_reg_6572[31:8] <= 24'b000000000000000000000000;
    tmp_62_0_0_2_reg_6642[31:8] <= 24'b000000000000000000000000;
    tmp_55_0_1_1_reg_6702[31:8] <= 24'b000000000000000000000000;
    tmp_62_0_1_1_reg_6710[31:8] <= 24'b000000000000000000000000;
    tmp_65_reg_6718[1:0] <= 2'b00;
    tmp_49_reg_6769[1:0] <= 2'b00;
    tmp_62_0_1_2_reg_6791[31:8] <= 24'b000000000000000000000000;
    tmp_55_1_1_1_reg_6859[31:8] <= 24'b000000000000000000000000;
    tmp_48_1_1_1_reg_6913[31:8] <= 24'b000000000000000000000000;
    tmp1_reg_7173[15:0] <= 16'b0000000000000000;
end



endmodule //sobel_ip

