/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [30:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [23:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_2z[1] ? celloutsig_1_2z[3] : celloutsig_1_0z[4];
  assign celloutsig_1_4z = celloutsig_1_2z[0] ? celloutsig_1_1z[2] : in_data[125];
  assign celloutsig_1_6z = in_data[185] ? celloutsig_1_4z : celloutsig_1_3z;
  assign celloutsig_0_18z = celloutsig_0_3z[1] ? celloutsig_0_17z : celloutsig_0_6z[3];
  assign celloutsig_0_9z = ~((celloutsig_0_6z[3] | celloutsig_0_2z) & celloutsig_0_6z[4]);
  assign celloutsig_0_4z = celloutsig_0_2z ^ celloutsig_0_0z;
  assign celloutsig_1_5z = celloutsig_1_3z ^ celloutsig_1_4z;
  assign celloutsig_1_8z = celloutsig_1_5z ^ celloutsig_1_7z;
  assign celloutsig_1_16z = celloutsig_1_9z ^ in_data[182];
  assign celloutsig_1_17z = celloutsig_1_14z[3] ^ in_data[119];
  assign celloutsig_1_19z = in_data[157] ^ in_data[141];
  assign celloutsig_0_7z = celloutsig_0_1z[0] ^ celloutsig_0_2z;
  assign celloutsig_0_12z = celloutsig_0_10z ^ celloutsig_0_2z;
  assign celloutsig_0_17z = celloutsig_0_8z ^ celloutsig_0_2z;
  assign celloutsig_0_2z = in_data[29] ^ in_data[24];
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _00_ <= 31'h00000000;
    else _00_ <= { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_14z[23:15], celloutsig_0_14z[17], celloutsig_0_14z[23:22], celloutsig_0_14z[18], celloutsig_0_14z[10:8], celloutsig_0_14z[21:19], celloutsig_0_14z[10:8], celloutsig_0_14z[17], celloutsig_0_14z[0] };
  assign celloutsig_1_11z = celloutsig_1_0z[4:2] & celloutsig_1_0z[2:0];
  assign celloutsig_1_0z = in_data[166:161] / { 1'h1, in_data[126:122] };
  assign celloutsig_1_1z = celloutsig_1_0z[5:2] / { 1'h1, celloutsig_1_0z[4:3], in_data[96] };
  assign celloutsig_1_14z = { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z } / { 1'h1, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_13z = in_data[18:16] / { 1'h1, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_12z } / { 1'h1, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_16z };
  assign celloutsig_0_6z = { in_data[24:13], celloutsig_0_0z, celloutsig_0_2z } / { 1'h1, in_data[9:7], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_6z[13:10], celloutsig_0_8z } / { 1'h1, celloutsig_0_3z[0], celloutsig_0_13z };
  assign celloutsig_0_23z = { in_data[16:11], celloutsig_0_8z, celloutsig_0_18z } / { 1'h1, in_data[43:41], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[58:51] >= in_data[41:34];
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z } >= { celloutsig_1_2z[0], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_8z = in_data[23:21] >= { celloutsig_0_1z[1:0], celloutsig_0_2z };
  assign celloutsig_1_12z = celloutsig_1_2z[1] & ~(celloutsig_1_11z[1]);
  assign celloutsig_0_11z = - in_data[7:5];
  assign celloutsig_1_15z = { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_6z } !== { celloutsig_1_14z[5], celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_10z = { in_data[61], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z } !== { celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_29z = { celloutsig_0_23z[2], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_9z } !== { _00_[21:9], celloutsig_0_3z };
  assign celloutsig_0_37z = ~ { _00_[14:4], celloutsig_0_29z, celloutsig_0_12z };
  assign celloutsig_0_1z = ~ in_data[56:54];
  assign celloutsig_0_28z = ~ _00_[30:24];
  assign celloutsig_0_38z = | { celloutsig_0_28z, celloutsig_0_13z, celloutsig_0_6z[10:3] };
  assign celloutsig_1_7z = | { celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_2z = in_data[117:113] >>> in_data[101:97];
  assign celloutsig_0_5z = in_data[38:32] - { in_data[19:15], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_3z = in_data[83:81] ^ celloutsig_0_1z;
  assign { celloutsig_0_14z[21:19], celloutsig_0_14z[15], celloutsig_0_14z[10:8], celloutsig_0_14z[23], celloutsig_0_14z[17], celloutsig_0_14z[22], celloutsig_0_14z[16], celloutsig_0_14z[0], celloutsig_0_14z[18] } = ~ { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z };
  assign { celloutsig_0_14z[14:11], celloutsig_0_14z[7:1] } = { celloutsig_0_14z[17], celloutsig_0_14z[23:22], celloutsig_0_14z[18], celloutsig_0_14z[21:19], celloutsig_0_14z[10:8], celloutsig_0_14z[17] };
  assign { out_data[132:128], out_data[96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
