

================================================================
== Vivado HLS Report for 'aes'
================================================================
* Date:           Sat May  9 23:39:37 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        aes_runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+----------+
        |                    |         |  Latency  |  Interval | Pipeline |
        |      Instance      |  Module | min | max | min | max |   Type   |
        +--------------------+---------+-----+-----+-----+-----+----------+
        |grp_aestest_fu_167  |aestest  |   19|   19|    1|    1| function |
        +--------------------+---------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        24|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    138|
|FIFO             |        -|      -|       -|      -|
|Instance         |      100|      -|    3145|   9250|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    288|
|Register         |        -|      -|     717|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      100|      0|    3862|   9676|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       35|      0|       3|     18|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+------+------+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------+---------+---------+-------+------+------+
    |grp_aestest_fu_167  |aestest  |      100|      0|  3145|  9250|
    +--------------------+---------+---------+-------+------+------+
    |Total               |         |      100|      0|  3145|  9250|
    +--------------------+---------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |destinationAddressLocal_1_fu_295_p2  |     +    |      0|  0|  32|          32|           1|
    |sourceAddressLocal_1_fu_278_p2       |     +    |      0|  0|  32|          32|           1|
    |tmp_fu_257_p2                        |     +    |      0|  0|  32|          32|          32|
    |ap_sig_bdd_1781                      |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_262_p2                   |   icmp   |      0|  0|  40|          32|          32|
    |ap_sig_bdd_250                       |    or    |      0|  0|   1|           1|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 138|         130|          68|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |destinationAddressLocal1_reg_156  |   32|          2|   32|         64|
    |destinationAddress_in_sig         |   32|          2|   32|         64|
    |key_in_V_in_sig                   |  128|          2|  128|        256|
    |length_r_in_sig                   |   32|          2|   32|         64|
    |sourceAddressLocal1_reg_147       |   32|          2|   32|         64|
    |sourceAddress_in_sig              |   32|          2|   32|         64|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  288|         12|  288|        576|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                 |    5|   0|    5|          0|
    |ap_reg_ioackin_ddr_V_ARREADY              |    1|   0|    1|          0|
    |ap_reg_ioackin_ddr_V_AWREADY              |    1|   0|    1|          0|
    |ap_reg_ioackin_ddr_V_WREADY               |    1|   0|    1|          0|
    |data_V_reg_352                            |  128|   0|  128|          0|
    |destinationAddressLocal1_reg_156          |   32|   0|   32|          0|
    |destinationAddressLocal_1_reg_367         |   32|   0|   32|          0|
    |destinationAddress_ap_vld_preg            |    1|   0|    1|          0|
    |destinationAddress_assign_fu_104          |   32|   0|   32|          0|
    |destinationAddress_preg                   |   32|   0|   32|          0|
    |encrypted_data_V_reg_357                  |  128|   0|  128|          0|
    |grp_aestest_fu_167_ap_start_ap_start_reg  |    1|   0|    1|          0|
    |key_in_V_ap_vld_preg                      |    1|   0|    1|          0|
    |key_in_V_preg                             |  128|   0|  128|          0|
    |length_r_ap_vld_preg                      |    1|   0|    1|          0|
    |length_r_preg                             |   32|   0|   32|          0|
    |sourceAddressLocal1_reg_147               |   32|   0|   32|          0|
    |sourceAddressLocal_1_reg_347              |   32|   0|   32|          0|
    |sourceAddress_ap_vld_preg                 |    1|   0|    1|          0|
    |sourceAddress_assign_fu_100               |   32|   0|   32|          0|
    |sourceAddress_preg                        |   32|   0|   32|          0|
    |tmp_reg_333                               |   32|   0|   32|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     |  717|   0|  717|          0|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |      aes     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      aes     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      aes     | return value |
|m_axi_ddr_V_AWVALID     | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWREADY     |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWADDR      | out |   32|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWID        | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWLEN       | out |    8|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWSIZE      | out |    3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWBURST     | out |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWLOCK      | out |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWCACHE     | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWPROT      | out |    3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWQOS       | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWREGION    | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWUSER      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WVALID      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WREADY      |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WDATA       | out |  128|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WSTRB       | out |   16|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WLAST       | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WID         | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WUSER       | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARVALID     | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARREADY     |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARADDR      | out |   32|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARID        | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARLEN       | out |    8|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARSIZE      | out |    3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARBURST     | out |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARLOCK      | out |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARCACHE     | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARPROT      | out |    3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARQOS       | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARREGION    | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARUSER      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RVALID      |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RREADY      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RDATA       |  in |  128|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RLAST       |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RID         |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RUSER       |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RRESP       |  in |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BVALID      |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BREADY      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BRESP       |  in |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BID         |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BUSER       |  in |    1|    m_axi   |     ddr_V    |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

