<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\SHIVAAAA\Desktop\Gowin\screen_driver\impl\gwsynthesis\screen_driver.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\SHIVAAAA\Desktop\Gowin\screen_driver\src\screen_driver.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV55PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-55</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov 10 14:48:36 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>15755</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>7639</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>7</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>6</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>I_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>I_clkin_p</td>
<td>Base</td>
<td>14.597</td>
<td>68.508
<td>0.000</td>
<td>7.298</td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I </td>
</tr>
<tr>
<td>3</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.171</td>
<td>239.778
<td>0.000</td>
<td>2.085</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.171</td>
<td>239.778
<td>0.000</td>
<td>2.085</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.341</td>
<td>119.889
<td>0.000</td>
<td>4.171</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.512</td>
<td>79.926
<td>0.000</td>
<td>6.256</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>7</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>8</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>9</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>1040.000</td>
<td>0.962
<td>0.000</td>
<td>520.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>10</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.333
<td>0.000</td>
<td>60.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>11</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>14.597</td>
<td>68.508
<td>0.000</td>
<td>7.298</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT </td>
</tr>
<tr>
<td>12</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.171</td>
<td>239.778
<td>0.000</td>
<td>2.085</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>13</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.171</td>
<td>239.778
<td>0.000</td>
<td>2.085</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>14</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.341</td>
<td>119.889
<td>0.000</td>
<td>4.171</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>15</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.512</td>
<td>79.926
<td>0.000</td>
<td>6.256</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clkin_p</td>
<td>68.508(MHz)</td>
<td>397.875(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>99.801(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
<td>0.962(MHz)</td>
<td>219.295(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>68.508(MHz)</td>
<td>69.565(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of I_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clkin_p</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clkin_p</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.222</td>
<td>lvds_video_top_inst/u_filter/center_2_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_14_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>14.340</td>
</tr>
<tr>
<td>2</td>
<td>0.856</td>
<td>lvds_video_top_inst/u_filter/center_1_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_13_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.706</td>
</tr>
<tr>
<td>3</td>
<td>0.937</td>
<td>lvds_video_top_inst/u_filter/center_1_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_3_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.625</td>
</tr>
<tr>
<td>4</td>
<td>0.959</td>
<td>lvds_video_top_inst/u_filter/center_2_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_4_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.603</td>
</tr>
<tr>
<td>5</td>
<td>0.970</td>
<td>lvds_video_top_inst/u_filter/center_2_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_12_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.592</td>
</tr>
<tr>
<td>6</td>
<td>1.080</td>
<td>lvds_video_top_inst/u_filter/center_2_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_2_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.482</td>
</tr>
<tr>
<td>7</td>
<td>1.124</td>
<td>lvds_video_top_inst/u_filter/center_1_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_9_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.438</td>
</tr>
<tr>
<td>8</td>
<td>1.160</td>
<td>lvds_video_top_inst/u_filter/center_2_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_1_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.402</td>
</tr>
<tr>
<td>9</td>
<td>1.219</td>
<td>lvds_video_top_inst/u_filter/center_1_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_15_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.343</td>
</tr>
<tr>
<td>10</td>
<td>1.236</td>
<td>lvds_video_top_inst/u_filter/center_2_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_0_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.326</td>
</tr>
<tr>
<td>11</td>
<td>1.280</td>
<td>lvds_video_top_inst/u_filter/center_2_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_6_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.281</td>
</tr>
<tr>
<td>12</td>
<td>1.288</td>
<td>lvds_video_top_inst/u_filter/center_1_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_8_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.274</td>
</tr>
<tr>
<td>13</td>
<td>1.420</td>
<td>lvds_video_top_inst/u_filter/center_2_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_5_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.142</td>
</tr>
<tr>
<td>14</td>
<td>1.453</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>-2.335</td>
<td>2.932</td>
</tr>
<tr>
<td>15</td>
<td>1.455</td>
<td>lvds_video_top_inst/u_filter/center_1_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_10_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.107</td>
</tr>
<tr>
<td>16</td>
<td>1.462</td>
<td>lvds_video_top_inst/u_filter/center_1_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_11_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.100</td>
</tr>
<tr>
<td>17</td>
<td>1.479</td>
<td>lvds_video_top_inst/u_filter/center_2_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_7_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.083</td>
</tr>
<tr>
<td>18</td>
<td>1.995</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>-2.335</td>
<td>2.390</td>
</tr>
<tr>
<td>19</td>
<td>2.073</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>-2.335</td>
<td>2.311</td>
</tr>
<tr>
<td>20</td>
<td>2.339</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>-2.335</td>
<td>2.045</td>
</tr>
<tr>
<td>21</td>
<td>2.537</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>-2.335</td>
<td>1.848</td>
</tr>
<tr>
<td>22</td>
<td>3.434</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
<td>I_clkin_p:[F]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>1.043</td>
<td>-2.446</td>
<td>0.000</td>
</tr>
<tr>
<td>23</td>
<td>3.438</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
<td>I_clkin_p:[F]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>1.043</td>
<td>-2.452</td>
<td>0.000</td>
</tr>
<tr>
<td>24</td>
<td>5.628</td>
<td>lvds_video_top_inst/u_filter/min_4_s0/Q</td>
<td>lvds_video_top_inst/u_filter/min_6_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>8.934</td>
</tr>
<tr>
<td>25</td>
<td>5.628</td>
<td>lvds_video_top_inst/u_filter/min_4_s0/Q</td>
<td>lvds_video_top_inst/u_filter/min_8_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>8.934</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.056</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-2.988</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.049</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.983</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.021</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.065</td>
<td>1.079</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.858</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.065</td>
<td>1.242</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.722</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.065</td>
<td>1.378</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.711</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.065</td>
<td>1.389</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.424</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.065</td>
<td>1.676</td>
</tr>
<tr>
<td>8</td>
<td>0.327</td>
<td>lvds_video_top_inst/u_gray/group_column_0_s0/Q</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_4_3_s/WAD[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.337</td>
</tr>
<tr>
<td>9</td>
<td>0.331</td>
<td>lvds_video_top_inst/u_gray/group_column_2_s0/Q</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_4_3_s/WAD[2]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.341</td>
</tr>
<tr>
<td>10</td>
<td>0.333</td>
<td>lvds_video_top_inst/u_gray/gray_3_s0/Q</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_0_s/DI[3]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.343</td>
</tr>
<tr>
<td>11</td>
<td>0.336</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/addrb_3_s1/Q</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0/AD[7]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>12</td>
<td>0.339</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/addrb_5_s1/Q</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0/AD[9]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.457</td>
</tr>
<tr>
<td>13</td>
<td>0.348</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/addrb_2_s1/Q</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0/AD[6]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>14</td>
<td>0.349</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/addrb_6_s1/Q</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0/AD[10]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>15</td>
<td>0.424</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0/D</td>
<td>I_clkin_p:[R]</td>
<td>I_clkin_p:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>16</td>
<td>0.424</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_6_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_6_s0/D</td>
<td>I_clkin_p:[R]</td>
<td>I_clkin_p:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>17</td>
<td>0.424</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_8_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_8_s0/D</td>
<td>I_clkin_p:[R]</td>
<td>I_clkin_p:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>18</td>
<td>0.424</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_12_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_12_s0/D</td>
<td>I_clkin_p:[R]</td>
<td>I_clkin_p:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>19</td>
<td>0.424</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0/D</td>
<td>I_clkin_p:[R]</td>
<td>I_clkin_p:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_2_s1/Q</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_2_s1/D</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_4_s1/Q</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_4_s1/D</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/GCLK_cnt_7_s0/Q</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/GCLK_cnt_7_s0/D</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_4_s0/Q</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_4_s0/D</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_6_s0/Q</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_6_s0/D</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/le48_reg_47_s0/Q</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/le48_reg_47_s0/D</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.146</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/RESETN</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>0.218</td>
<td>2.948</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.752</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>0.479</td>
<td>2.206</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.752</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>0.479</td>
<td>2.206</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.752</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>0.479</td>
<td>2.206</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.752</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>0.479</td>
<td>2.206</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.752</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>0.479</td>
<td>2.206</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.744</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>2.085</td>
<td>0.473</td>
<td>2.206</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.744</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>2.085</td>
<td>0.473</td>
<td>2.206</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.744</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>2.085</td>
<td>0.473</td>
<td>2.206</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.744</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>2.085</td>
<td>0.473</td>
<td>2.206</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.744</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>2.085</td>
<td>0.473</td>
<td>2.206</td>
</tr>
<tr>
<td>12</td>
<td>9.425</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.206</td>
</tr>
<tr>
<td>13</td>
<td>9.425</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.206</td>
</tr>
<tr>
<td>14</td>
<td>9.425</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.206</td>
</tr>
<tr>
<td>15</td>
<td>9.425</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.206</td>
</tr>
<tr>
<td>16</td>
<td>9.425</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.206</td>
</tr>
<tr>
<td>17</td>
<td>9.507</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.206</td>
</tr>
<tr>
<td>18</td>
<td>9.507</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.206</td>
</tr>
<tr>
<td>19</td>
<td>9.507</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.206</td>
</tr>
<tr>
<td>20</td>
<td>9.507</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.206</td>
</tr>
<tr>
<td>21</td>
<td>9.507</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.206</td>
</tr>
<tr>
<td>22</td>
<td>9.507</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.206</td>
</tr>
<tr>
<td>23</td>
<td>9.507</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.206</td>
</tr>
<tr>
<td>24</td>
<td>9.507</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.206</td>
</tr>
<tr>
<td>25</td>
<td>9.507</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.206</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.141</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.080</td>
<td>1.368</td>
</tr>
<tr>
<td>2</td>
<td>0.141</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.080</td>
<td>1.368</td>
</tr>
<tr>
<td>3</td>
<td>0.141</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.080</td>
<td>1.368</td>
</tr>
<tr>
<td>4</td>
<td>0.141</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.080</td>
<td>1.368</td>
</tr>
<tr>
<td>5</td>
<td>0.141</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.080</td>
<td>1.368</td>
</tr>
<tr>
<td>6</td>
<td>0.149</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.074</td>
<td>1.368</td>
</tr>
<tr>
<td>7</td>
<td>0.149</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.074</td>
<td>1.368</td>
</tr>
<tr>
<td>8</td>
<td>0.149</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.074</td>
<td>1.368</td>
</tr>
<tr>
<td>9</td>
<td>0.149</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.074</td>
<td>1.368</td>
</tr>
<tr>
<td>10</td>
<td>0.149</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.074</td>
<td>1.368</td>
</tr>
<tr>
<td>11</td>
<td>0.524</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/RESETN</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.275</td>
<td>1.844</td>
</tr>
<tr>
<td>12</td>
<td>3.214</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.368</td>
</tr>
<tr>
<td>13</td>
<td>3.214</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.368</td>
</tr>
<tr>
<td>14</td>
<td>3.214</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.368</td>
</tr>
<tr>
<td>15</td>
<td>3.214</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.368</td>
</tr>
<tr>
<td>16</td>
<td>3.214</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.368</td>
</tr>
<tr>
<td>17</td>
<td>3.313</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.368</td>
</tr>
<tr>
<td>18</td>
<td>3.313</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.368</td>
</tr>
<tr>
<td>19</td>
<td>3.313</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.368</td>
</tr>
<tr>
<td>20</td>
<td>3.313</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.368</td>
</tr>
<tr>
<td>21</td>
<td>3.313</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.368</td>
</tr>
<tr>
<td>22</td>
<td>3.313</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.368</td>
</tr>
<tr>
<td>23</td>
<td>3.313</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.368</td>
</tr>
<tr>
<td>24</td>
<td>3.313</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.368</td>
</tr>
<tr>
<td>25</td>
<td>3.313</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.368</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.702</td>
<td>5.702</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_16_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.702</td>
<td>5.702</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_15_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.702</td>
<td>5.702</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.702</td>
<td>5.702</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.702</td>
<td>5.702</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.702</td>
<td>5.702</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.702</td>
<td>5.702</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.702</td>
<td>5.702</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.702</td>
<td>5.702</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/release_reset_s1</td>
</tr>
<tr>
<td>10</td>
<td>4.702</td>
<td>5.702</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_0_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C57[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_2_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>283</td>
<td>R47C57[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_2_s1/Q</td>
</tr>
<tr>
<td>10.605</td>
<td>7.772</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R31C66</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_3_s2/RAD[2]</td>
</tr>
<tr>
<td>11.122</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C66</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_3_s2/DO[2]</td>
</tr>
<tr>
<td>12.000</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C51[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_444_G[3]_s12/I1</td>
</tr>
<tr>
<td>12.555</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C51[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_444_G[3]_s12/F</td>
</tr>
<tr>
<td>13.239</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C52[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s66/I2</td>
</tr>
<tr>
<td>13.756</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C52[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s66/F</td>
</tr>
<tr>
<td>13.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C52[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s32/I1</td>
</tr>
<tr>
<td>13.859</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C52[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s32/O</td>
</tr>
<tr>
<td>13.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C52[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s15/I1</td>
</tr>
<tr>
<td>13.962</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C52[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s15/O</td>
</tr>
<tr>
<td>13.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C52[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s7/I0</td>
</tr>
<tr>
<td>14.065</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C52[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s7/O</td>
</tr>
<tr>
<td>15.192</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[0][A]</td>
<td>lvds_video_top_inst/u_filter/n194_s23/I1</td>
</tr>
<tr>
<td>15.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C52[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n194_s23/F</td>
</tr>
<tr>
<td>16.479</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>lvds_video_top_inst/u_filter/n194_s21/I3</td>
</tr>
<tr>
<td>16.941</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n194_s21/F</td>
</tr>
<tr>
<td>16.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_14_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.813, 19.616%; route: 11.295, 78.766%; tC2Q: 0.232, 1.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C57[1][B]</td>
<td>lvds_video_top_inst/u_filter/center_1_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>285</td>
<td>R47C57[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_1_s1/Q</td>
</tr>
<tr>
<td>10.042</td>
<td>7.209</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C46</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_18_3_s0/RAD[1]</td>
</tr>
<tr>
<td>10.559</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C46</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_18_3_s0/DO[1]</td>
</tr>
<tr>
<td>11.619</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_412_G[3]_s10/I1</td>
</tr>
<tr>
<td>12.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C42[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_412_G[3]_s10/F</td>
</tr>
<tr>
<td>12.979</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C42[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s49/I2</td>
</tr>
<tr>
<td>13.534</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C42[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s49/F</td>
</tr>
<tr>
<td>13.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C42[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s24/I0</td>
</tr>
<tr>
<td>13.637</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C42[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s24/O</td>
</tr>
<tr>
<td>13.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C42[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s11/I1</td>
</tr>
<tr>
<td>13.740</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C42[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s11/O</td>
</tr>
<tr>
<td>13.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C42[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s5/I0</td>
</tr>
<tr>
<td>13.843</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C42[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s5/O</td>
</tr>
<tr>
<td>15.075</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C56[0][A]</td>
<td>lvds_video_top_inst/u_filter/n195_s24/I1</td>
</tr>
<tr>
<td>15.446</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C56[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n195_s24/F</td>
</tr>
<tr>
<td>15.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C56[0][A]</td>
<td>lvds_video_top_inst/u_filter/n195_s21/I3</td>
</tr>
<tr>
<td>16.307</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C56[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n195_s21/F</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C56[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C56[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_13_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C56[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.678, 19.539%; route: 10.796, 78.769%; tC2Q: 0.232, 1.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C57[1][B]</td>
<td>lvds_video_top_inst/u_filter/center_1_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>285</td>
<td>R47C57[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_1_s1/Q</td>
</tr>
<tr>
<td>10.844</td>
<td>8.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_9_0_s0/RAD[1]</td>
</tr>
<tr>
<td>11.361</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_9_0_s0/DO[3]</td>
</tr>
<tr>
<td>12.531</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C43[1][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s51/I1</td>
</tr>
<tr>
<td>13.086</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R28C43[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s51/F</td>
</tr>
<tr>
<td>13.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C43[1][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s25/I0</td>
</tr>
<tr>
<td>13.189</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R28C43[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s25/O</td>
</tr>
<tr>
<td>13.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C43[0][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s12/I0</td>
</tr>
<tr>
<td>13.292</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R28C43[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s12/O</td>
</tr>
<tr>
<td>13.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C43[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s5/I1</td>
</tr>
<tr>
<td>13.395</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R28C43[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s5/O</td>
</tr>
<tr>
<td>14.627</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[1][A]</td>
<td>lvds_video_top_inst/u_filter/n205_s23/I1</td>
</tr>
<tr>
<td>15.080</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C48[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n205_s23/F</td>
</tr>
<tr>
<td>15.764</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C48[0][A]</td>
<td>lvds_video_top_inst/u_filter/n205_s21/I3</td>
</tr>
<tr>
<td>16.226</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C48[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n205_s21/F</td>
</tr>
<tr>
<td>16.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C48[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_3_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C48[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.296, 16.851%; route: 11.097, 81.446%; tC2Q: 0.232, 1.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C57[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_2_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>283</td>
<td>R47C57[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_2_s1/Q</td>
</tr>
<tr>
<td>10.345</td>
<td>7.512</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R31C65</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_1_s2/RAD[2]</td>
</tr>
<tr>
<td>10.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C65</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_1_s2/DO[0]</td>
</tr>
<tr>
<td>11.817</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C51[0][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_134_G[3]_s12/I1</td>
</tr>
<tr>
<td>12.387</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C51[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_134_G[3]_s12/F</td>
</tr>
<tr>
<td>12.559</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C51[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_124_G[0]_s66/I2</td>
</tr>
<tr>
<td>13.076</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C51[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_124_G[0]_s66/F</td>
</tr>
<tr>
<td>13.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C51[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_124_G[0]_s32/I1</td>
</tr>
<tr>
<td>13.179</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C51[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_124_G[0]_s32/O</td>
</tr>
<tr>
<td>13.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C51[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_124_G[0]_s15/I1</td>
</tr>
<tr>
<td>13.282</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C51[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_124_G[0]_s15/O</td>
</tr>
<tr>
<td>13.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C51[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_124_G[0]_s7/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C51[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_124_G[0]_s7/O</td>
</tr>
<tr>
<td>14.540</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C46[0][B]</td>
<td>lvds_video_top_inst/u_filter/n204_s23/I2</td>
</tr>
<tr>
<td>15.057</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C46[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n204_s23/F</td>
</tr>
<tr>
<td>15.741</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][A]</td>
<td>lvds_video_top_inst/u_filter/n204_s21/I3</td>
</tr>
<tr>
<td>16.203</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C47[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n204_s21/F</td>
</tr>
<tr>
<td>16.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[2][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_4_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C47[2][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.892, 21.261%; route: 10.479, 77.034%; tC2Q: 0.232, 1.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C57[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_2_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>283</td>
<td>R47C57[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_2_s1/Q</td>
</tr>
<tr>
<td>10.605</td>
<td>7.772</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R31C66</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_3_s2/RAD[2]</td>
</tr>
<tr>
<td>11.122</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C66</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_3_s2/DO[0]</td>
</tr>
<tr>
<td>11.911</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C52[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_382_G[3]_s12/I1</td>
</tr>
<tr>
<td>12.466</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C52[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_382_G[3]_s12/F</td>
</tr>
<tr>
<td>12.879</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C53[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s66/I2</td>
</tr>
<tr>
<td>13.396</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C53[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s66/F</td>
</tr>
<tr>
<td>13.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C53[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s32/I1</td>
</tr>
<tr>
<td>13.499</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C53[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s32/O</td>
</tr>
<tr>
<td>13.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C53[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s15/I1</td>
</tr>
<tr>
<td>13.602</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C53[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s15/O</td>
</tr>
<tr>
<td>13.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C53[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s7/I0</td>
</tr>
<tr>
<td>13.705</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C53[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s7/O</td>
</tr>
<tr>
<td>14.589</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C53[0][A]</td>
<td>lvds_video_top_inst/u_filter/n196_s23/I1</td>
</tr>
<tr>
<td>14.960</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C53[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n196_s23/F</td>
</tr>
<tr>
<td>15.644</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C42[0][A]</td>
<td>lvds_video_top_inst/u_filter/n196_s21/I3</td>
</tr>
<tr>
<td>16.193</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R46C42[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n196_s21/F</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C42[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C42[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_12_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C42[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.818, 20.733%; route: 10.542, 77.561%; tC2Q: 0.232, 1.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C57[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_2_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>283</td>
<td>R47C57[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_2_s1/Q</td>
</tr>
<tr>
<td>10.079</td>
<td>7.246</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C64</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_0_s2/RAD[2]</td>
</tr>
<tr>
<td>10.596</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C64</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_0_s2/DO[2]</td>
</tr>
<tr>
<td>11.745</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_72_G[3]_s12/I1</td>
</tr>
<tr>
<td>12.294</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_72_G[3]_s12/F</td>
</tr>
<tr>
<td>12.467</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_62_G[0]_s66/I2</td>
</tr>
<tr>
<td>12.984</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_62_G[0]_s66/F</td>
</tr>
<tr>
<td>12.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_62_G[0]_s32/I1</td>
</tr>
<tr>
<td>13.087</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_62_G[0]_s32/O</td>
</tr>
<tr>
<td>13.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_62_G[0]_s15/I1</td>
</tr>
<tr>
<td>13.190</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_62_G[0]_s15/O</td>
</tr>
<tr>
<td>13.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_62_G[0]_s7/I0</td>
</tr>
<tr>
<td>13.293</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_62_G[0]_s7/O</td>
</tr>
<tr>
<td>14.448</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[0][A]</td>
<td>lvds_video_top_inst/u_filter/n206_s23/I2</td>
</tr>
<tr>
<td>14.965</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C44[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n206_s23/F</td>
</tr>
<tr>
<td>15.621</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][A]</td>
<td>lvds_video_top_inst/u_filter/n206_s21/I3</td>
</tr>
<tr>
<td>16.083</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n206_s21/F</td>
</tr>
<tr>
<td>16.083</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C44[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.871, 21.295%; route: 10.379, 76.984%; tC2Q: 0.232, 1.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C57[1][B]</td>
<td>lvds_video_top_inst/u_filter/center_1_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>285</td>
<td>R47C57[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_1_s1/Q</td>
</tr>
<tr>
<td>10.567</td>
<td>7.735</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C45</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_16_2_s0/RAD[1]</td>
</tr>
<tr>
<td>11.084</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C45</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_16_2_s0/DO[1]</td>
</tr>
<tr>
<td>12.205</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[0][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_286_G[3]_s10/I1</td>
</tr>
<tr>
<td>12.760</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C42[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_286_G[3]_s10/F</td>
</tr>
<tr>
<td>13.007</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C42[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_279_G[0]_s47/I2</td>
</tr>
<tr>
<td>13.460</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C42[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_279_G[0]_s47/F</td>
</tr>
<tr>
<td>13.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C42[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_279_G[0]_s23/I0</td>
</tr>
<tr>
<td>13.563</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C42[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_279_G[0]_s23/O</td>
</tr>
<tr>
<td>13.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C42[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_279_G[0]_s11/I0</td>
</tr>
<tr>
<td>13.666</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C42[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_279_G[0]_s11/O</td>
</tr>
<tr>
<td>13.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C42[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_279_G[0]_s5/I0</td>
</tr>
<tr>
<td>13.769</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C42[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_279_G[0]_s5/O</td>
</tr>
<tr>
<td>14.807</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>lvds_video_top_inst/u_filter/n199_s22/I1</td>
</tr>
<tr>
<td>15.178</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n199_s22/F</td>
</tr>
<tr>
<td>15.668</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[0][A]</td>
<td>lvds_video_top_inst/u_filter/n199_s21/I2</td>
</tr>
<tr>
<td>16.039</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C50[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n199_s21/F</td>
</tr>
<tr>
<td>16.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C50[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_9_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C50[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.576, 19.169%; route: 10.630, 79.104%; tC2Q: 0.232, 1.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C57[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_2_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>283</td>
<td>R47C57[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_2_s1/Q</td>
</tr>
<tr>
<td>10.079</td>
<td>7.246</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C64</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_0_s2/RAD[2]</td>
</tr>
<tr>
<td>10.596</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C64</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_0_s2/DO[1]</td>
</tr>
<tr>
<td>11.745</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_41_G[3]_s12/I1</td>
</tr>
<tr>
<td>12.207</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_41_G[3]_s12/F</td>
</tr>
<tr>
<td>12.380</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s66/I2</td>
</tr>
<tr>
<td>12.833</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s66/F</td>
</tr>
<tr>
<td>12.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s32/I1</td>
</tr>
<tr>
<td>12.936</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s32/O</td>
</tr>
<tr>
<td>12.936</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s15/I1</td>
</tr>
<tr>
<td>13.039</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s15/O</td>
</tr>
<tr>
<td>13.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s7/I0</td>
</tr>
<tr>
<td>13.142</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s7/O</td>
</tr>
<tr>
<td>14.252</td>
<td>1.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>lvds_video_top_inst/u_filter/n207_s23/I2</td>
</tr>
<tr>
<td>14.769</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n207_s23/F</td>
</tr>
<tr>
<td>15.453</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C47[1][A]</td>
<td>lvds_video_top_inst/u_filter/n207_s21/I3</td>
</tr>
<tr>
<td>16.002</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C47[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n207_s21/F</td>
</tr>
<tr>
<td>16.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C47[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C47[1][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_1_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C47[1][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.807, 20.945%; route: 10.363, 77.324%; tC2Q: 0.232, 1.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C57[1][B]</td>
<td>lvds_video_top_inst/u_filter/center_1_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>285</td>
<td>R47C57[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_1_s1/Q</td>
</tr>
<tr>
<td>10.307</td>
<td>7.475</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C45</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_16_3_s0/RAD[1]</td>
</tr>
<tr>
<td>10.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C45</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_16_3_s0/DO[3]</td>
</tr>
<tr>
<td>11.884</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C40[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_472_G[3]_s10/I1</td>
</tr>
<tr>
<td>12.255</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C40[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_472_G[3]_s10/F</td>
</tr>
<tr>
<td>12.911</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C41[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s47/I2</td>
</tr>
<tr>
<td>13.428</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C41[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s47/F</td>
</tr>
<tr>
<td>13.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C41[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s23/I0</td>
</tr>
<tr>
<td>13.531</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C41[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s23/O</td>
</tr>
<tr>
<td>13.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C41[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s11/I0</td>
</tr>
<tr>
<td>13.634</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C41[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s11/O</td>
</tr>
<tr>
<td>13.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C41[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s5/I0</td>
</tr>
<tr>
<td>13.737</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C41[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s5/O</td>
</tr>
<tr>
<td>14.621</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[3][A]</td>
<td>lvds_video_top_inst/u_filter/n193_s23/I1</td>
</tr>
<tr>
<td>14.992</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C50[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n193_s23/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[1][A]</td>
<td>lvds_video_top_inst/u_filter/n193_s21/I2</td>
</tr>
<tr>
<td>15.944</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R46C50[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n193_s21/F</td>
</tr>
<tr>
<td>15.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C50[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C50[1][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_15_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C50[1][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.547, 19.088%; route: 10.564, 79.173%; tC2Q: 0.232, 1.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C57[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_2_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>283</td>
<td>R47C57[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_2_s1/Q</td>
</tr>
<tr>
<td>10.079</td>
<td>7.246</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C64</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_0_s2/RAD[2]</td>
</tr>
<tr>
<td>10.596</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C64</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_0_s2/DO[0]</td>
</tr>
<tr>
<td>11.717</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C53[1][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_10_G[3]_s12/I1</td>
</tr>
<tr>
<td>12.266</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C53[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_10_G[3]_s12/F</td>
</tr>
<tr>
<td>12.439</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C54[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_0_G[0]_s66/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C54[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_0_G[0]_s66/F</td>
</tr>
<tr>
<td>12.956</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C54[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_0_G[0]_s32/I1</td>
</tr>
<tr>
<td>13.059</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C54[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_0_G[0]_s32/O</td>
</tr>
<tr>
<td>13.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C54[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_0_G[0]_s15/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C54[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_0_G[0]_s15/O</td>
</tr>
<tr>
<td>13.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C54[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_0_G[0]_s7/I0</td>
</tr>
<tr>
<td>13.265</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C54[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_0_G[0]_s7/O</td>
</tr>
<tr>
<td>14.496</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C46[3][B]</td>
<td>lvds_video_top_inst/u_filter/n208_s23/I2</td>
</tr>
<tr>
<td>15.051</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C46[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n208_s23/F</td>
</tr>
<tr>
<td>15.464</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[0][A]</td>
<td>lvds_video_top_inst/u_filter/n208_s21/I3</td>
</tr>
<tr>
<td>15.926</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C47[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n208_s21/F</td>
</tr>
<tr>
<td>15.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_0_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C47[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 21.830%; route: 10.185, 76.429%; tC2Q: 0.232, 1.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C57[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_2_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>283</td>
<td>R47C57[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_2_s1/Q</td>
</tr>
<tr>
<td>10.073</td>
<td>7.241</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R31C63</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_21_1_s2/RAD[2]</td>
</tr>
<tr>
<td>10.590</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C63</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_21_1_s2/DO[2]</td>
</tr>
<tr>
<td>11.545</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C55[3][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_198_G[3]_s12/I1</td>
</tr>
<tr>
<td>12.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C55[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_198_G[3]_s12/F</td>
</tr>
<tr>
<td>12.513</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C54[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s68/I2</td>
</tr>
<tr>
<td>13.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C54[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s68/F</td>
</tr>
<tr>
<td>13.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C54[1][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s33/I1</td>
</tr>
<tr>
<td>13.133</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C54[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s33/O</td>
</tr>
<tr>
<td>13.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C54[0][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s16/I0</td>
</tr>
<tr>
<td>13.236</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C54[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s16/O</td>
</tr>
<tr>
<td>13.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C54[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s7/I1</td>
</tr>
<tr>
<td>13.339</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C54[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s7/O</td>
</tr>
<tr>
<td>14.272</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][A]</td>
<td>lvds_video_top_inst/u_filter/n202_s23/I2</td>
</tr>
<tr>
<td>14.827</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n202_s23/F</td>
</tr>
<tr>
<td>15.511</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C56[0][B]</td>
<td>lvds_video_top_inst/u_filter/n202_s21/I3</td>
</tr>
<tr>
<td>15.882</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C56[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n202_s21/F</td>
</tr>
<tr>
<td>15.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C56[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C56[0][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_6_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C56[0][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 21.263%; route: 10.225, 76.990%; tC2Q: 0.232, 1.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C57[1][B]</td>
<td>lvds_video_top_inst/u_filter/center_1_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>285</td>
<td>R47C57[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_1_s1/Q</td>
</tr>
<tr>
<td>10.567</td>
<td>7.735</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C45</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_16_2_s0/RAD[1]</td>
</tr>
<tr>
<td>11.084</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C45</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_16_2_s0/DO[0]</td>
</tr>
<tr>
<td>12.144</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C41[0][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_255_G[3]_s10/I1</td>
</tr>
<tr>
<td>12.699</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C41[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_255_G[3]_s10/F</td>
</tr>
<tr>
<td>13.112</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_248_G[0]_s47/I2</td>
</tr>
<tr>
<td>13.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C41[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_248_G[0]_s47/F</td>
</tr>
<tr>
<td>13.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_248_G[0]_s23/I0</td>
</tr>
<tr>
<td>13.732</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C41[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_248_G[0]_s23/O</td>
</tr>
<tr>
<td>13.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_248_G[0]_s11/I0</td>
</tr>
<tr>
<td>13.835</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C41[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_248_G[0]_s11/O</td>
</tr>
<tr>
<td>13.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_248_G[0]_s5/I0</td>
</tr>
<tr>
<td>13.938</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C41[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_248_G[0]_s5/O</td>
</tr>
<tr>
<td>14.871</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C42[0][B]</td>
<td>lvds_video_top_inst/u_filter/n200_s22/I1</td>
</tr>
<tr>
<td>15.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C42[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n200_s22/F</td>
</tr>
<tr>
<td>15.412</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C42[0][A]</td>
<td>lvds_video_top_inst/u_filter/n200_s21/I2</td>
</tr>
<tr>
<td>15.874</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C42[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n200_s21/F</td>
</tr>
<tr>
<td>15.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_8_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C42[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.731, 20.575%; route: 10.311, 77.677%; tC2Q: 0.232, 1.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C57[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_2_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>283</td>
<td>R47C57[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_2_s1/Q</td>
</tr>
<tr>
<td>10.345</td>
<td>7.512</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R31C65</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_1_s2/RAD[2]</td>
</tr>
<tr>
<td>10.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C65</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_1_s2/DO[1]</td>
</tr>
<tr>
<td>11.983</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C52[0][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_165_G[3]_s12/I1</td>
</tr>
<tr>
<td>12.436</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R28C52[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_165_G[3]_s12/F</td>
</tr>
<tr>
<td>12.849</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C52[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_155_G[0]_s66/I2</td>
</tr>
<tr>
<td>13.366</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C52[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_155_G[0]_s66/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C52[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_155_G[0]_s32/I1</td>
</tr>
<tr>
<td>13.469</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C52[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_155_G[0]_s32/O</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C52[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_155_G[0]_s15/I1</td>
</tr>
<tr>
<td>13.572</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C52[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_155_G[0]_s15/O</td>
</tr>
<tr>
<td>13.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C52[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_155_G[0]_s7/I0</td>
</tr>
<tr>
<td>13.675</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C52[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_155_G[0]_s7/O</td>
</tr>
<tr>
<td>14.559</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[0][B]</td>
<td>lvds_video_top_inst/u_filter/n203_s23/I1</td>
</tr>
<tr>
<td>15.108</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C52[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n203_s23/F</td>
</tr>
<tr>
<td>15.280</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[0][A]</td>
<td>lvds_video_top_inst/u_filter/n203_s21/I3</td>
</tr>
<tr>
<td>15.742</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C51[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n203_s21/F</td>
</tr>
<tr>
<td>15.742</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_5_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C51[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.807, 21.359%; route: 10.103, 76.875%; tC2Q: 0.232, 1.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C26[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>17.430</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R37C26[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>20.129</td>
<td>2.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>21.582</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.700, 92.086%; tC2Q: 0.232, 7.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C57[1][B]</td>
<td>lvds_video_top_inst/u_filter/center_1_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>285</td>
<td>R47C57[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_1_s1/Q</td>
</tr>
<tr>
<td>10.296</td>
<td>7.463</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C47</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_20_2_s0/RAD[1]</td>
</tr>
<tr>
<td>10.813</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C47</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_20_2_s0/DO[2]</td>
</tr>
<tr>
<td>11.602</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[0][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_318_G[3]_s10/I1</td>
</tr>
<tr>
<td>12.055</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C46[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_318_G[3]_s10/F</td>
</tr>
<tr>
<td>12.711</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C45[3][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s48/I2</td>
</tr>
<tr>
<td>13.164</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C45[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s48/F</td>
</tr>
<tr>
<td>13.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C45[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s23/I1</td>
</tr>
<tr>
<td>13.267</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C45[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s23/O</td>
</tr>
<tr>
<td>13.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C45[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s11/I0</td>
</tr>
<tr>
<td>13.370</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C45[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s11/O</td>
</tr>
<tr>
<td>13.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C45[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s5/I0</td>
</tr>
<tr>
<td>13.473</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C45[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s5/O</td>
</tr>
<tr>
<td>14.704</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C56[0][B]</td>
<td>lvds_video_top_inst/u_filter/n198_s23/I1</td>
</tr>
<tr>
<td>15.075</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C56[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n198_s23/F</td>
</tr>
<tr>
<td>15.246</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C56[0][A]</td>
<td>lvds_video_top_inst/u_filter/n198_s21/I3</td>
</tr>
<tr>
<td>15.708</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C56[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n198_s21/F</td>
</tr>
<tr>
<td>15.708</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C56[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C56[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_10_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C56[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.565, 19.570%; route: 10.310, 78.660%; tC2Q: 0.232, 1.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C57[1][B]</td>
<td>lvds_video_top_inst/u_filter/center_1_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>285</td>
<td>R47C57[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_1_s1/Q</td>
</tr>
<tr>
<td>10.567</td>
<td>7.735</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C45</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_16_2_s0/RAD[1]</td>
</tr>
<tr>
<td>11.084</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C45</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_16_2_s0/DO[3]</td>
</tr>
<tr>
<td>11.963</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C45[0][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_348_G[3]_s10/I1</td>
</tr>
<tr>
<td>12.533</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C45[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_348_G[3]_s10/F</td>
</tr>
<tr>
<td>12.705</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_341_G[0]_s47/I2</td>
</tr>
<tr>
<td>13.158</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C44[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_341_G[0]_s47/F</td>
</tr>
<tr>
<td>13.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C44[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_341_G[0]_s23/I0</td>
</tr>
<tr>
<td>13.261</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C44[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_341_G[0]_s23/O</td>
</tr>
<tr>
<td>13.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C44[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_341_G[0]_s11/I0</td>
</tr>
<tr>
<td>13.364</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C44[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_341_G[0]_s11/O</td>
</tr>
<tr>
<td>13.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C44[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_341_G[0]_s5/I0</td>
</tr>
<tr>
<td>13.467</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C44[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_341_G[0]_s5/O</td>
</tr>
<tr>
<td>14.566</td>
<td>1.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C45[0][A]</td>
<td>lvds_video_top_inst/u_filter/n197_s22/I1</td>
</tr>
<tr>
<td>15.083</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C45[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n197_s22/F</td>
</tr>
<tr>
<td>15.330</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C45[0][A]</td>
<td>lvds_video_top_inst/u_filter/n197_s21/I2</td>
</tr>
<tr>
<td>15.701</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C45[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n197_s21/F</td>
</tr>
<tr>
<td>15.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C45[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C45[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_11_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C45[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.737, 20.893%; route: 10.131, 77.336%; tC2Q: 0.232, 1.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C57[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_2_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>283</td>
<td>R47C57[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_2_s1/Q</td>
</tr>
<tr>
<td>10.345</td>
<td>7.512</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R31C65</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_1_s2/RAD[2]</td>
</tr>
<tr>
<td>10.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C65</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_1_s2/DO[3]</td>
</tr>
<tr>
<td>11.789</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C54[0][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_227_G[3]_s12/I1</td>
</tr>
<tr>
<td>12.344</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C54[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_227_G[3]_s12/F</td>
</tr>
<tr>
<td>12.757</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C53[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s66/I2</td>
</tr>
<tr>
<td>13.210</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C53[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s66/F</td>
</tr>
<tr>
<td>13.210</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C53[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s32/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C53[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s32/O</td>
</tr>
<tr>
<td>13.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C53[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s15/I1</td>
</tr>
<tr>
<td>13.416</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C53[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s15/O</td>
</tr>
<tr>
<td>13.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C53[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s7/I0</td>
</tr>
<tr>
<td>13.519</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C53[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s7/O</td>
</tr>
<tr>
<td>14.479</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C52[0][B]</td>
<td>lvds_video_top_inst/u_filter/n201_s23/I2</td>
</tr>
<tr>
<td>15.049</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C52[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n201_s23/F</td>
</tr>
<tr>
<td>15.222</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C52[0][A]</td>
<td>lvds_video_top_inst/u_filter/n201_s21/I3</td>
</tr>
<tr>
<td>15.684</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C52[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n201_s21/F</td>
</tr>
<tr>
<td>15.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C52[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C52[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_7_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C52[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.866, 21.906%; route: 9.985, 76.321%; tC2Q: 0.232, 1.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C26[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>17.430</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R37C26[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>19.587</td>
<td>2.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>21.582</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.158, 90.292%; tC2Q: 0.232, 9.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C26[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>17.430</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R37C26[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>19.509</td>
<td>2.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>21.582</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.079, 89.963%; tC2Q: 0.232, 10.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C26[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>17.430</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R37C26[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>19.243</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>21.582</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 88.658%; tC2Q: 0.232, 11.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C26[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>17.430</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R37C26[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>19.045</td>
<td>1.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>21.582</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.616, 87.446%; tC2Q: 0.232, 12.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>7.298</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.341</td>
<td>8.341</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.341</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>13.162</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>13.276</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>13.241</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>13.222</td>
<td>-0.019</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.446</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.043</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.895</td>
<td>21.895</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.895</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>21.895</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>24.385</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>24.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.938</td>
<td>22.938</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.938</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>27.759</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>27.879</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>27.844</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>27.823</td>
<td>-0.021</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.043</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/min_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/min_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C46[0][A]</td>
<td>lvds_video_top_inst/u_filter/min_4_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R57C46[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/min_4_s0/Q</td>
</tr>
<tr>
<td>3.669</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C45[2][A]</td>
<td>lvds_video_top_inst/u_filter/n307_s36/I0</td>
</tr>
<tr>
<td>4.218</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C45[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s36/COUT</td>
</tr>
<tr>
<td>4.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C45[2][B]</td>
<td>lvds_video_top_inst/u_filter/n307_s37/CIN</td>
</tr>
<tr>
<td>4.253</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C45[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s37/COUT</td>
</tr>
<tr>
<td>4.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C46[0][A]</td>
<td>lvds_video_top_inst/u_filter/n307_s38/CIN</td>
</tr>
<tr>
<td>4.288</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s38/COUT</td>
</tr>
<tr>
<td>4.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C46[0][B]</td>
<td>lvds_video_top_inst/u_filter/n307_s39/CIN</td>
</tr>
<tr>
<td>4.323</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C46[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s39/COUT</td>
</tr>
<tr>
<td>4.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C46[1][A]</td>
<td>lvds_video_top_inst/u_filter/n307_s40/CIN</td>
</tr>
<tr>
<td>4.359</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C46[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s40/COUT</td>
</tr>
<tr>
<td>4.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C46[1][B]</td>
<td>lvds_video_top_inst/u_filter/n307_s41/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C46[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s41/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C46[2][A]</td>
<td>lvds_video_top_inst/u_filter/n307_s42/CIN</td>
</tr>
<tr>
<td>4.429</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C46[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s42/COUT</td>
</tr>
<tr>
<td>4.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C46[2][B]</td>
<td>lvds_video_top_inst/u_filter/n307_s43/CIN</td>
</tr>
<tr>
<td>4.464</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C46[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s43/COUT</td>
</tr>
<tr>
<td>4.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C47[0][A]</td>
<td>lvds_video_top_inst/u_filter/n307_s44/CIN</td>
</tr>
<tr>
<td>4.499</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s44/COUT</td>
</tr>
<tr>
<td>4.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C47[0][B]</td>
<td>lvds_video_top_inst/u_filter/n307_s45/CIN</td>
</tr>
<tr>
<td>4.535</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s45/COUT</td>
</tr>
<tr>
<td>4.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C47[1][A]</td>
<td>lvds_video_top_inst/u_filter/n307_s46/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C47[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s46/COUT</td>
</tr>
<tr>
<td>5.044</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>lvds_video_top_inst/u_filter/n402_s20/I1</td>
</tr>
<tr>
<td>5.599</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n402_s20/F</td>
</tr>
<tr>
<td>6.278</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C48[1][A]</td>
<td>lvds_video_top_inst/u_filter/n400_s29/I3</td>
</tr>
<tr>
<td>6.833</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R52C48[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n400_s29/F</td>
</tr>
<tr>
<td>7.243</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C47[2][A]</td>
<td>lvds_video_top_inst/u_filter/n402_s21/I1</td>
</tr>
<tr>
<td>7.696</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R52C47[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n402_s21/F</td>
</tr>
<tr>
<td>8.138</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C46[2][B]</td>
<td>lvds_video_top_inst/u_filter/n410_s19/I2</td>
</tr>
<tr>
<td>8.591</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R53C46[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n410_s19/F</td>
</tr>
<tr>
<td>9.158</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C46[3][B]</td>
<td>lvds_video_top_inst/u_filter/n414_s18/I2</td>
</tr>
<tr>
<td>9.675</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C46[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n414_s18/F</td>
</tr>
<tr>
<td>10.501</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C46[2][A]</td>
<td>lvds_video_top_inst/u_filter/n418_s17/I0</td>
</tr>
<tr>
<td>11.071</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R57C46[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n418_s17/F</td>
</tr>
<tr>
<td>11.073</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C46[0][B]</td>
<td>lvds_video_top_inst/u_filter/n418_s18/I3</td>
</tr>
<tr>
<td>11.535</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C46[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n418_s18/F</td>
</tr>
<tr>
<td>11.535</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C46[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/min_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C46[0][B]</td>
<td>lvds_video_top_inst/u_filter/min_6_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C46[0][B]</td>
<td>lvds_video_top_inst/u_filter/min_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.466, 49.990%; route: 4.236, 47.413%; tC2Q: 0.232, 2.597%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/min_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/min_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C46[0][A]</td>
<td>lvds_video_top_inst/u_filter/min_4_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R57C46[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/min_4_s0/Q</td>
</tr>
<tr>
<td>3.669</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C45[2][A]</td>
<td>lvds_video_top_inst/u_filter/n307_s36/I0</td>
</tr>
<tr>
<td>4.218</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C45[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s36/COUT</td>
</tr>
<tr>
<td>4.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C45[2][B]</td>
<td>lvds_video_top_inst/u_filter/n307_s37/CIN</td>
</tr>
<tr>
<td>4.253</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C45[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s37/COUT</td>
</tr>
<tr>
<td>4.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C46[0][A]</td>
<td>lvds_video_top_inst/u_filter/n307_s38/CIN</td>
</tr>
<tr>
<td>4.288</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s38/COUT</td>
</tr>
<tr>
<td>4.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C46[0][B]</td>
<td>lvds_video_top_inst/u_filter/n307_s39/CIN</td>
</tr>
<tr>
<td>4.323</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C46[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s39/COUT</td>
</tr>
<tr>
<td>4.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C46[1][A]</td>
<td>lvds_video_top_inst/u_filter/n307_s40/CIN</td>
</tr>
<tr>
<td>4.359</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C46[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s40/COUT</td>
</tr>
<tr>
<td>4.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C46[1][B]</td>
<td>lvds_video_top_inst/u_filter/n307_s41/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C46[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s41/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C46[2][A]</td>
<td>lvds_video_top_inst/u_filter/n307_s42/CIN</td>
</tr>
<tr>
<td>4.429</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C46[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s42/COUT</td>
</tr>
<tr>
<td>4.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C46[2][B]</td>
<td>lvds_video_top_inst/u_filter/n307_s43/CIN</td>
</tr>
<tr>
<td>4.464</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C46[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s43/COUT</td>
</tr>
<tr>
<td>4.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C47[0][A]</td>
<td>lvds_video_top_inst/u_filter/n307_s44/CIN</td>
</tr>
<tr>
<td>4.499</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s44/COUT</td>
</tr>
<tr>
<td>4.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C47[0][B]</td>
<td>lvds_video_top_inst/u_filter/n307_s45/CIN</td>
</tr>
<tr>
<td>4.535</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s45/COUT</td>
</tr>
<tr>
<td>4.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C47[1][A]</td>
<td>lvds_video_top_inst/u_filter/n307_s46/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C47[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n307_s46/COUT</td>
</tr>
<tr>
<td>5.044</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>lvds_video_top_inst/u_filter/n402_s20/I1</td>
</tr>
<tr>
<td>5.599</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n402_s20/F</td>
</tr>
<tr>
<td>6.278</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C48[1][A]</td>
<td>lvds_video_top_inst/u_filter/n400_s29/I3</td>
</tr>
<tr>
<td>6.833</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R52C48[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n400_s29/F</td>
</tr>
<tr>
<td>7.243</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C47[2][A]</td>
<td>lvds_video_top_inst/u_filter/n402_s21/I1</td>
</tr>
<tr>
<td>7.696</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R52C47[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n402_s21/F</td>
</tr>
<tr>
<td>8.138</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C46[2][B]</td>
<td>lvds_video_top_inst/u_filter/n410_s19/I2</td>
</tr>
<tr>
<td>8.591</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R53C46[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n410_s19/F</td>
</tr>
<tr>
<td>9.158</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C46[3][B]</td>
<td>lvds_video_top_inst/u_filter/n414_s18/I2</td>
</tr>
<tr>
<td>9.675</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C46[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n414_s18/F</td>
</tr>
<tr>
<td>10.501</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C46[3][A]</td>
<td>lvds_video_top_inst/u_filter/n414_s17/I0</td>
</tr>
<tr>
<td>11.071</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R57C46[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n414_s17/F</td>
</tr>
<tr>
<td>11.073</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C46[1][A]</td>
<td>lvds_video_top_inst/u_filter/n414_s20/I3</td>
</tr>
<tr>
<td>11.535</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C46[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n414_s20/F</td>
</tr>
<tr>
<td>11.535</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C46[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/min_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C46[1][A]</td>
<td>lvds_video_top_inst/u_filter/min_8_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C46[1][A]</td>
<td>lvds_video_top_inst/u_filter/min_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.466, 49.990%; route: 4.236, 47.413%; tC2Q: 0.232, 2.597%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>16.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>19.418</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>19.507</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>19.542</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>19.575</td>
<td>0.033</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>1.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>4.971</td>
<td>0.031</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.983</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C26[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R37C26[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>2.920</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>4.940</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 81.279%; tC2Q: 0.202, 18.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C26[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R37C26[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>3.082</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>4.940</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 83.730%; tC2Q: 0.202, 16.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C26[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R37C26[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>3.218</td>
<td>1.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>4.940</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.176, 85.336%; tC2Q: 0.202, 14.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C26[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R37C26[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>1.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>4.940</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.187, 85.453%; tC2Q: 0.202, 14.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C26[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R37C26[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>4.940</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.474, 87.948%; tC2Q: 0.202, 12.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_gray/group_column_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_4_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C34[1][B]</td>
<td>lvds_video_top_inst/u_gray/group_column_0_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>490</td>
<td>R52C34[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/group_column_0_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C34</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_4_3_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C34</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_4_3_s/CLK</td>
</tr>
<tr>
<td>1.851</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C34</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_4_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 40.020%; tC2Q: 0.202, 59.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_gray/group_column_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_4_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C34[1][A]</td>
<td>lvds_video_top_inst/u_gray/group_column_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>488</td>
<td>R52C34[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/group_column_2_s0/Q</td>
</tr>
<tr>
<td>2.182</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C34</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_4_3_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C34</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_4_3_s/CLK</td>
</tr>
<tr>
<td>1.851</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C34</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_4_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.139, 40.743%; tC2Q: 0.202, 59.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_gray/gray_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C28[2][A]</td>
<td>lvds_video_top_inst/u_gray/gray_3_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>115</td>
<td>R52C28[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/gray_3_s0/Q</td>
</tr>
<tr>
<td>2.184</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.851</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C28</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.141, 41.089%; tC2Q: 0.202, 58.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/addrb_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.962</td>
<td>3.962</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.473</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C65[1][A]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/addrb_3_s1/CLK</td>
</tr>
<tr>
<td>5.675</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R52C65[1][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins/addrb_3_s1/Q</td>
</tr>
<tr>
<td>5.927</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[21]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.962</td>
<td>3.962</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.473</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[21]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0/CLK</td>
</tr>
<tr>
<td>5.591</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R54[21]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 55.471%; tC2Q: 0.202, 44.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/addrb_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.962</td>
<td>3.962</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.473</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C65[0][A]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/addrb_5_s1/CLK</td>
</tr>
<tr>
<td>5.675</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R52C65[0][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins/addrb_5_s1/Q</td>
</tr>
<tr>
<td>5.931</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[21]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.962</td>
<td>3.962</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.473</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[21]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0/CLK</td>
</tr>
<tr>
<td>5.591</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R54[21]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 55.828%; tC2Q: 0.202, 44.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/addrb_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.962</td>
<td>3.962</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.473</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C65[1][B]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/addrb_2_s1/CLK</td>
</tr>
<tr>
<td>5.675</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R52C65[1][B]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins/addrb_2_s1/Q</td>
</tr>
<tr>
<td>5.939</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[21]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.962</td>
<td>3.962</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.473</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[21]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0/CLK</td>
</tr>
<tr>
<td>5.591</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R54[21]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.652%; tC2Q: 0.202, 43.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/addrb_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.962</td>
<td>3.962</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.473</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C65[0][A]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/addrb_6_s1/CLK</td>
</tr>
<tr>
<td>5.675</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R51C65[0][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins/addrb_6_s1/Q</td>
</tr>
<tr>
<td>5.941</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[21]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.962</td>
<td>3.962</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.473</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[21]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0/CLK</td>
</tr>
<tr>
<td>5.591</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R54[21]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.771%; tC2Q: 0.202, 43.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C27[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R37C27[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0/Q</td>
</tr>
<tr>
<td>4.034</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R37C27[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/n143_s/I1</td>
</tr>
<tr>
<td>4.266</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C27[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/n143_s/SUM</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C27[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C27[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C27[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C28[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_6_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R37C28[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_6_s0/Q</td>
</tr>
<tr>
<td>4.034</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R37C28[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/n139_s/I1</td>
</tr>
<tr>
<td>4.266</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C28[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/n139_s/SUM</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C28[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C28[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_6_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C28[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C28[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_8_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R37C28[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_8_s0/Q</td>
</tr>
<tr>
<td>4.034</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R37C28[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/n137_s/I1</td>
</tr>
<tr>
<td>4.266</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C28[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/n137_s/SUM</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C28[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C28[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_8_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C28[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C29[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_12_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R37C29[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_12_s0/Q</td>
</tr>
<tr>
<td>4.034</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R37C29[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/n133_s/I1</td>
</tr>
<tr>
<td>4.266</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C29[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/n133_s/SUM</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C29[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C29[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_12_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C29[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C29[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R37C29[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0/Q</td>
</tr>
<tr>
<td>4.034</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R37C29[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/n131_s/I1</td>
</tr>
<tr>
<td>4.266</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C29[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/n131_s/SUM</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C29[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C29[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C29[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C68[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_2_s1/CLK</td>
</tr>
<tr>
<td>5.691</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C68[0][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_2_s1/Q</td>
</tr>
<tr>
<td>5.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C68[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/n3264_s3/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C68[0][A]</td>
<td style=" background: #97FFFF;">MiniLED_driver_inst/u3/SPI7001_ins/n3264_s3/F</td>
</tr>
<tr>
<td>5.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C68[0][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C68[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_2_s1/CLK</td>
</tr>
<tr>
<td>5.500</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C68[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C67[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_4_s1/CLK</td>
</tr>
<tr>
<td>5.691</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C67[0][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_4_s1/Q</td>
</tr>
<tr>
<td>5.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C67[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/n3262_s3/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C67[0][A]</td>
<td style=" background: #97FFFF;">MiniLED_driver_inst/u3/SPI7001_ins/n3262_s3/F</td>
</tr>
<tr>
<td>5.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C67[0][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C67[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_4_s1/CLK</td>
</tr>
<tr>
<td>5.500</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C67[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/GCLK_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/GCLK_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C63[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/GCLK_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>5.691</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R27C63[0][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/GCLK_cnt_7_s0/Q</td>
</tr>
<tr>
<td>5.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C63[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/n3348_s1/I2</td>
</tr>
<tr>
<td>5.926</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C63[0][A]</td>
<td style=" background: #97FFFF;">MiniLED_driver_inst/u3/SPI7001_ins/n3348_s1/F</td>
</tr>
<tr>
<td>5.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C63[0][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/GCLK_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C63[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/GCLK_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>5.500</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C63[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/GCLK_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C64[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.691</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C64[0][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C64[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/n1662_s8/I2</td>
</tr>
<tr>
<td>5.926</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C64[0][A]</td>
<td style=" background: #97FFFF;">MiniLED_driver_inst/u3/SPI7001_ins/n1662_s8/F</td>
</tr>
<tr>
<td>5.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C64[0][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C64[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.500</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C64[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C65[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>5.691</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C65[1][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_6_s0/Q</td>
</tr>
<tr>
<td>5.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C65[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/n1658_s8/I2</td>
</tr>
<tr>
<td>5.926</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C65[1][A]</td>
<td style=" background: #97FFFF;">MiniLED_driver_inst/u3/SPI7001_ins/n1658_s8/F</td>
</tr>
<tr>
<td>5.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C65[1][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C65[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>5.500</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C65[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/le48_reg_47_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/le48_reg_47_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C68[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/le48_reg_47_s0/CLK</td>
</tr>
<tr>
<td>5.691</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C68[1][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/le48_reg_47_s0/Q</td>
</tr>
<tr>
<td>5.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C68[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/n1448_s7/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C68[1][A]</td>
<td style=" background: #97FFFF;">MiniLED_driver_inst/u3/SPI7001_ins/n1448_s7/F</td>
</tr>
<tr>
<td>5.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C68[1][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/le48_reg_47_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C68[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/le48_reg_47_s0/CLK</td>
</tr>
<tr>
<td>5.500</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C68[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/le48_reg_47_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>17.198</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>20.011</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>20.243</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>22.460</td>
<td>2.217</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/n58_s2/I0</td>
</tr>
<tr>
<td>22.787</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/n58_s2/F</td>
</tr>
<tr>
<td>22.960</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.878</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/HCLKIN</td>
</tr>
<tr>
<td>21.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC</td>
</tr>
<tr>
<td>21.813</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 11.091%; route: 2.389, 81.040%; tC2Q: 0.232, 7.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>17.198</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>20.011</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>20.243</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>22.217</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.479</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>17.198</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>20.011</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>20.243</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>22.217</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.479</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>17.198</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>20.011</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>20.243</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>22.217</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.479</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>17.198</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>20.011</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>20.243</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>22.217</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.479</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>17.198</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>20.011</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>20.243</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>22.217</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.479</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.085</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>6.906</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>7.027</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/FCLK</td>
</tr>
<tr>
<td>6.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>6.877</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.473</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.085</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>6.906</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>7.027</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/FCLK</td>
</tr>
<tr>
<td>6.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>6.877</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.473</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.085</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>6.906</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>7.027</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/FCLK</td>
</tr>
<tr>
<td>6.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>6.877</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.473</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.085</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>6.906</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>7.027</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/FCLK</td>
</tr>
<tr>
<td>6.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>6.877</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.473</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.085</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>6.906</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>7.027</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>6.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>6.877</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.473</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/PCLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>17.046</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/PCLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>17.046</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/PCLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>17.046</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/PCLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>17.046</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>17.046</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C26[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C26[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C26[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C26[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[0][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C26[0][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C26[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C26[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C26[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C26[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C26[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C26[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C26[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C26[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[0][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C26[0][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C26[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C26[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C26[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C26[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C25[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C25[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 89.484%; tC2Q: 0.232, 10.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>18.630</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>19.796</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>19.418</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>19.507</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/FCLK</td>
</tr>
<tr>
<td>19.542</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>19.655</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>18.630</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>19.796</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>19.418</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>19.507</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/FCLK</td>
</tr>
<tr>
<td>19.542</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>19.655</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>18.630</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>19.796</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>19.418</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>19.507</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/FCLK</td>
</tr>
<tr>
<td>19.542</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>19.655</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>18.630</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>19.796</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>19.418</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>19.507</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/FCLK</td>
</tr>
<tr>
<td>19.542</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>19.655</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>18.630</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>19.796</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>19.418</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>19.507</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>19.542</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>19.655</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>5.050</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>5.050</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>5.050</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>5.050</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>5.050</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.321</td>
<td>1.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/n58_s2/I0</td>
</tr>
<tr>
<td>5.553</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/n58_s2/F</td>
</tr>
<tr>
<td>5.675</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>5.106</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/HCLKIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC</td>
</tr>
<tr>
<td>5.151</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 12.578%; route: 1.410, 76.470%; tC2Q: 0.202, 10.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/PCLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>1.986</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/PCLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>1.986</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/PCLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>1.986</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/PCLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>1.986</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>1.986</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C26[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C26[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C26[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[0][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C26[0][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C26[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C26[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C26[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C26[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C26[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[0][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C26[0][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C26[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C26[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1162</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C25[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.237%; tC2Q: 0.202, 14.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>12.726</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_16_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>12.726</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_15_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>12.726</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>12.726</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>12.726</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>12.726</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>12.726</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>12.726</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/release_reset_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>12.726</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/release_reset_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/release_reset_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>12.726</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_0_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1162</td>
<td>rx_sclk</td>
<td>0.222</td>
<td>2.274</td>
</tr>
<tr>
<td>490</td>
<td>index[0]</td>
<td>6.942</td>
<td>6.259</td>
</tr>
<tr>
<td>489</td>
<td>index[1]</td>
<td>7.054</td>
<td>5.241</td>
</tr>
<tr>
<td>488</td>
<td>index[2]</td>
<td>6.985</td>
<td>5.042</td>
</tr>
<tr>
<td>460</td>
<td>index[3]</td>
<td>6.473</td>
<td>6.252</td>
</tr>
<tr>
<td>449</td>
<td>vs_delaya</td>
<td>9.191</td>
<td>1.774</td>
</tr>
<tr>
<td>448</td>
<td>vs_delayb</td>
<td>8.879</td>
<td>1.889</td>
</tr>
<tr>
<td>448</td>
<td>process_end_Z</td>
<td>6.071</td>
<td>2.465</td>
</tr>
<tr>
<td>356</td>
<td>clk25M</td>
<td>33.560</td>
<td>2.274</td>
</tr>
<tr>
<td>287</td>
<td>center[0]</td>
<td>1.734</td>
<td>4.496</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R33C27</td>
<td>88.89%</td>
</tr>
<tr>
<td>R37C34</td>
<td>88.89%</td>
</tr>
<tr>
<td>R34C33</td>
<td>87.50%</td>
</tr>
<tr>
<td>R56C34</td>
<td>87.50%</td>
</tr>
<tr>
<td>R52C30</td>
<td>87.50%</td>
</tr>
<tr>
<td>R43C29</td>
<td>87.50%</td>
</tr>
<tr>
<td>R43C30</td>
<td>87.50%</td>
</tr>
<tr>
<td>R44C26</td>
<td>87.50%</td>
</tr>
<tr>
<td>R37C32</td>
<td>86.11%</td>
</tr>
<tr>
<td>R37C33</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
