# Synthosphere_Nikhil
Synthosphere is a hackathon project.It involves creating Verilog code to describe circuit behavior (pre-synthesis) and then translating it into optimized gate-level representations (post-synthesis) using synthesis tools. 
