## Open Source Projects

### Better SystemVerilog Syntax

[Better SystemVerilog Syntax](https://github.com/hankhsu1996/vscode-better-systemverilog-syntax) advanced tmLanguage grammar support, aimed at enhancing SystemVerilog syntax highlighting. To ensure robustness, I extensively studied the SystemVerilog Language Reference Manual (LRM) to accurately capture the complexities of the SystemVerilog language.
