# AND gate implementation in VHDL
