

================================================================
== Vivado HLS Report for 'conv2D'
================================================================
* Date:           Wed Dec 18 10:09:55 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        final
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.300|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   45|   45|   25|   25| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   4194|
|FIFO             |        -|      -|       -|      -|
|Instance         |        6|    324|   20493|   6133|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    406|
|Register         |        -|      -|    6976|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        6|    324|   27469|  10733|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|    147|      25|     20|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+-------+-----+-----+
    |            Instance           |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+---------------------------+---------+-------+-----+-----+
    |conv2D_AXILiteS_s_axi_U        |conv2D_AXILiteS_s_axi      |        0|      0|  246|  424|
    |conv2D_gmem0_m_axi_U           |conv2D_gmem0_m_axi         |        2|      0|  512|  580|
    |conv2D_gmem1_m_axi_U           |conv2D_gmem1_m_axi         |        2|      0|  512|  580|
    |conv2D_gmem2_m_axi_U           |conv2D_gmem2_m_axi         |        2|      0|  512|  580|
    |conv2D_mul_32s_32s_32_4_1_U1   |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U2   |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U3   |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U4   |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U5   |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U6   |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U7   |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U8   |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U9   |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U10  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U11  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U12  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U13  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U14  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U15  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U16  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U17  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U18  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U19  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U20  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U21  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U22  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U23  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U24  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U25  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U26  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U27  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U28  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U29  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U30  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U31  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U32  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U33  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U34  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U35  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U36  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U37  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U38  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U39  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U40  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U41  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U42  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U43  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U44  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U45  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U46  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U47  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U48  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U49  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U50  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U51  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U52  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U53  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U54  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U55  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U56  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U57  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U58  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U59  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U60  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U61  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U62  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U63  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U64  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U65  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U66  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U67  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U68  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U69  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U70  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U71  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U72  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U73  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U74  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U75  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U76  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U77  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U78  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U79  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U80  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    |conv2D_mul_32s_32s_32_4_1_U81  |conv2D_mul_32s_32s_32_4_1  |        0|      4|  231|   49|
    +-------------------------------+---------------------------+---------+-------+-----+-----+
    |Total                          |                           |        6|    324|20493| 6133|
    +-------------------------------+---------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |input2_sum10_fu_762_p2             |     +    |      0|  0|  70|          63|           4|
    |input2_sum11_fu_789_p2             |     +    |      0|  0|  70|          63|           3|
    |input2_sum12_fu_812_p2             |     +    |      0|  0|  70|          63|           4|
    |input2_sum13_fu_843_p2             |     +    |      0|  0|  70|          63|           4|
    |input2_sum14_fu_878_p2             |     +    |      0|  0|  70|          63|           4|
    |input2_sum15_fu_913_p2             |     +    |      0|  0|  70|          63|           5|
    |input2_sum16_fu_948_p2             |     +    |      0|  0|  70|          63|           5|
    |input2_sum17_fu_983_p2             |     +    |      0|  0|  70|          63|           5|
    |input2_sum18_fu_1014_p2            |     +    |      0|  0|  70|          63|           5|
    |input2_sum19_fu_1053_p2            |     +    |      0|  0|  70|          63|           5|
    |input2_sum1_fu_660_p2              |     +    |      0|  0|  70|          63|           3|
    |input2_sum20_fu_1084_p2            |     +    |      0|  0|  70|          63|           5|
    |input2_sum21_fu_1124_p2            |     +    |      0|  0|  70|          63|           5|
    |input2_sum22_fu_1172_p2            |     +    |      0|  0|  70|          63|           5|
    |input2_sum23_fu_1187_p2            |     +    |      0|  0|  70|          63|           5|
    |input2_sum2_fu_675_p2              |     +    |      0|  0|  70|          63|           4|
    |input2_sum3_fu_690_p2              |     +    |      0|  0|  70|          63|           4|
    |input2_sum4_fu_705_p2              |     +    |      0|  0|  70|          63|           4|
    |input2_sum5_fu_720_p2              |     +    |      0|  0|  70|          63|           2|
    |input2_sum6_fu_739_p2              |     +    |      0|  0|  70|          63|           4|
    |input2_sum7_fu_615_p2              |     +    |      0|  0|  70|          63|           2|
    |input2_sum8_fu_630_p2              |     +    |      0|  0|  70|          63|           3|
    |input2_sum9_fu_645_p2              |     +    |      0|  0|  70|          63|           3|
    |input2_sum_fu_599_p2               |     +    |      0|  0|  70|          63|           1|
    |sum_2_0_0_2_2_fu_1206_p2           |     +    |      0|  0|  32|          32|          32|
    |sum_2_0_1_2_2_fu_1297_p2           |     +    |      0|  0|  32|          32|          32|
    |sum_2_0_2_2_2_fu_1388_p2           |     +    |      0|  0|  32|          32|          32|
    |sum_2_1_0_2_2_fu_1452_p2           |     +    |      0|  0|  32|          32|          32|
    |sum_2_1_1_2_2_fu_1491_p2           |     +    |      0|  0|  32|          32|          32|
    |sum_2_1_2_2_2_fu_1513_p2           |     +    |      0|  0|  32|          32|          32|
    |sum_2_2_0_2_2_fu_1549_p2           |     +    |      0|  0|  32|          32|          32|
    |sum_2_2_1_2_2_fu_1576_p2           |     +    |      0|  0|  32|          32|          32|
    |sum_2_2_2_2_2_fu_1594_p2           |     +    |      0|  0|  32|          32|          32|
    |tmp10_fu_1264_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp11_fu_1260_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp12_fu_1239_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp13_fu_1235_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp14_fu_1384_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp15_fu_1156_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp16_fu_1269_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp17_fu_1355_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp18_fu_1351_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp19_fu_1330_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_862_p2                     |     +    |      0|  0|  39|          32|          32|
    |tmp20_fu_1326_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp21_fu_1448_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp22_fu_979_p2                    |     +    |      0|  0|  39|          32|          32|
    |tmp23_fu_1037_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp24_fu_1422_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp25_fu_1418_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp26_fu_1405_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp27_fu_1401_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp28_fu_1487_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp29_fu_1045_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp2_fu_932_p2                     |     +    |      0|  0|  39|          32|          32|
    |tmp30_fu_1215_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp31_fu_1461_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp32_fu_1457_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp33_fu_1431_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp34_fu_1427_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp35_fu_1509_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp36_fu_1223_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp37_fu_1314_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp38_fu_1500_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp39_fu_1496_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_1143_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp40_fu_1470_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp41_fu_1466_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp42_fu_1545_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp43_fu_1285_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp44_fu_1364_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp45_fu_1531_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp46_fu_1527_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp47_fu_1522_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp48_fu_1518_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp49_fu_1572_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_1139_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp50_fu_1322_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp51_fu_1397_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp52_fu_1558_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp53_fu_1554_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp54_fu_1540_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp55_fu_1536_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp56_fu_1590_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp57_fu_1380_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp58_fu_1483_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp59_fu_1585_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_1103_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp60_fu_1581_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp61_fu_1567_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp62_fu_1563_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp6_fu_1099_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_1293_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_897_p2                     |     +    |      0|  0|  39|          32|          32|
    |tmp9_fu_1148_p2                    |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_1202_p2                     |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0_stage10_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1413                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1432                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1442                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1452                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1462                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1472                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1482                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1501                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1510                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1519                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1528                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1537                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1546                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1555                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1564                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1573                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1585                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1596                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1607                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1619                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1630                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1641                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1652                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1662                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1674                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                 |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|4194|        3858|        2441|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  121|         26|    1|         26|
    |ap_enable_reg_pp0_iter0       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem0_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem1_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem2_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem2_WREADY   |    9|          2|    1|          2|
    |gmem0_ARADDR                  |  121|         26|   64|       1664|
    |gmem0_blk_n_AR                |    9|          2|    1|          2|
    |gmem0_blk_n_R                 |    9|          2|    1|          2|
    |gmem1_blk_n_AR                |    9|          2|    1|          2|
    |gmem1_blk_n_R                 |    9|          2|    1|          2|
    |gmem2_WDATA                   |   47|         10|   32|        320|
    |gmem2_blk_n_AW                |    9|          2|    1|          2|
    |gmem2_blk_n_B                 |    9|          2|    1|          2|
    |gmem2_blk_n_W                 |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  406|         88|  110|       2036|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  25|   0|   25|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem0_ARREADY       |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem1_ARREADY       |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem2_AWREADY       |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem2_WREADY        |   1|   0|    1|          0|
    |ap_rst_n_inv                       |   1|   0|    1|          0|
    |ap_rst_reg_1                       |   1|   0|    1|          0|
    |ap_rst_reg_2                       |   1|   0|    1|          0|
    |gmem0_addr_10_read_reg_2066        |  32|   0|   32|          0|
    |gmem0_addr_10_reg_1749             |  63|   0|   64|          1|
    |gmem0_addr_11_read_reg_2105        |  32|   0|   32|          0|
    |gmem0_addr_11_reg_1775             |  63|   0|   64|          1|
    |gmem0_addr_12_read_reg_2151        |  32|   0|   32|          0|
    |gmem0_addr_12_reg_1800             |  63|   0|   64|          1|
    |gmem0_addr_13_read_reg_2187        |  32|   0|   32|          0|
    |gmem0_addr_13_reg_1832             |  63|   0|   64|          1|
    |gmem0_addr_14_read_reg_2229        |  32|   0|   32|          0|
    |gmem0_addr_14_reg_1871             |  63|   0|   64|          1|
    |gmem0_addr_15_read_reg_2278        |  32|   0|   32|          0|
    |gmem0_addr_15_reg_1917             |  63|   0|   64|          1|
    |gmem0_addr_16_read_reg_2314        |  32|   0|   32|          0|
    |gmem0_addr_16_reg_1961             |  63|   0|   64|          1|
    |gmem0_addr_17_read_reg_2352        |  32|   0|   32|          0|
    |gmem0_addr_17_reg_2018             |  63|   0|   64|          1|
    |gmem0_addr_18_read_reg_2392        |  32|   0|   32|          0|
    |gmem0_addr_18_reg_2055             |  63|   0|   64|          1|
    |gmem0_addr_19_read_reg_2435        |  32|   0|   32|          0|
    |gmem0_addr_19_reg_2089             |  63|   0|   64|          1|
    |gmem0_addr_1_read_reg_1730         |  32|   0|   32|          0|
    |gmem0_addr_1_reg_1658              |  63|   0|   64|          1|
    |gmem0_addr_20_read_reg_2476        |  32|   0|   32|          0|
    |gmem0_addr_20_reg_2135             |  63|   0|   64|          1|
    |gmem0_addr_21_read_reg_2521        |  32|   0|   32|          0|
    |gmem0_addr_21_reg_2166             |  63|   0|   64|          1|
    |gmem0_addr_22_read_reg_2547        |  32|   0|   32|          0|
    |gmem0_addr_22_reg_2203             |  63|   0|   64|          1|
    |gmem0_addr_23_read_reg_2579        |  32|   0|   32|          0|
    |gmem0_addr_23_reg_2251             |  63|   0|   64|          1|
    |gmem0_addr_24_read_reg_2620        |  32|   0|   32|          0|
    |gmem0_addr_24_reg_2257             |  63|   0|   64|          1|
    |gmem0_addr_2_read_reg_1755         |  32|   0|   32|          0|
    |gmem0_addr_2_reg_1664              |  63|   0|   64|          1|
    |gmem0_addr_3_read_reg_1781         |  32|   0|   32|          0|
    |gmem0_addr_3_reg_1670              |  63|   0|   64|          1|
    |gmem0_addr_4_read_reg_1811         |  32|   0|   32|          0|
    |gmem0_addr_4_reg_1676              |  63|   0|   64|          1|
    |gmem0_addr_5_read_reg_1843         |  32|   0|   32|          0|
    |gmem0_addr_5_reg_1682              |  63|   0|   64|          1|
    |gmem0_addr_6_read_reg_1882         |  32|   0|   32|          0|
    |gmem0_addr_6_reg_1688              |  63|   0|   64|          1|
    |gmem0_addr_7_read_reg_1928         |  32|   0|   32|          0|
    |gmem0_addr_7_reg_1694              |  63|   0|   64|          1|
    |gmem0_addr_8_read_reg_1972         |  32|   0|   32|          0|
    |gmem0_addr_8_reg_1700              |  63|   0|   64|          1|
    |gmem0_addr_9_read_reg_2029         |  32|   0|   32|          0|
    |gmem0_addr_9_reg_1724              |  63|   0|   64|          1|
    |gmem0_addr_read_reg_1706           |  32|   0|   32|          0|
    |gmem1_addr_read_1_reg_1736         |  32|   0|   32|          0|
    |gmem1_addr_read_2_reg_1762         |  32|   0|   32|          0|
    |gmem1_addr_read_3_reg_1787         |  32|   0|   32|          0|
    |gmem1_addr_read_4_reg_1819         |  32|   0|   32|          0|
    |gmem1_addr_read_5_reg_1853         |  32|   0|   32|          0|
    |gmem1_addr_read_6_reg_1889         |  32|   0|   32|          0|
    |gmem1_addr_read_7_reg_1938         |  32|   0|   32|          0|
    |gmem1_addr_read_8_reg_1985         |  32|   0|   32|          0|
    |gmem1_addr_read_reg_1711           |  32|   0|   32|          0|
    |gmem1_addr_reg_1613                |  62|   0|   64|          2|
    |gmem2_addr_reg_1599                |  62|   0|   64|          2|
    |gmem2_addr_reg_1599_pp0_iter1_reg  |  62|   0|   64|          2|
    |input1_reg_1619                    |  62|   0|   62|          0|
    |sum_2_0_0_2_2_reg_2263             |  32|   0|   32|          0|
    |sum_2_0_1_2_2_reg_2382             |  32|   0|   32|          0|
    |sum_2_0_2_2_2_reg_2496             |  32|   0|   32|          0|
    |sum_2_1_0_2_2_reg_2600             |  32|   0|   32|          0|
    |sum_2_1_1_2_2_reg_2630             |  32|   0|   32|          0|
    |sum_2_1_2_2_2_reg_2650             |  32|   0|   32|          0|
    |sum_2_2_0_2_2_reg_2700             |  32|   0|   32|          0|
    |sum_2_2_1_2_2_reg_2715             |  32|   0|   32|          0|
    |sum_2_2_2_2_2_reg_2725             |  32|   0|   32|          0|
    |tmp10_reg_2337                     |  32|   0|   32|          0|
    |tmp12_reg_2304                     |  32|   0|   32|          0|
    |tmp15_reg_2236                     |  32|   0|   32|          0|
    |tmp16_reg_2347                     |  32|   0|   32|          0|
    |tmp17_reg_2456                     |  32|   0|   32|          0|
    |tmp19_reg_2425                     |  32|   0|   32|          0|
    |tmp1_reg_1902                      |  32|   0|   32|          0|
    |tmp22_reg_2050                     |  32|   0|   32|          0|
    |tmp23_reg_2120                     |  32|   0|   32|          0|
    |tmp24_reg_2564                     |  32|   0|   32|          0|
    |tmp26_reg_2532                     |  32|   0|   32|          0|
    |tmp29_reg_2130                     |  32|   0|   32|          0|
    |tmp2_reg_1998                      |  32|   0|   32|          0|
    |tmp30_reg_2289                     |  32|   0|   32|          0|
    |tmp31_reg_2605                     |  32|   0|   32|          0|
    |tmp33_reg_2569                     |  32|   0|   32|          0|
    |tmp36_reg_2299                     |  32|   0|   32|          0|
    |tmp37_reg_2405                     |  32|   0|   32|          0|
    |tmp38_reg_2635                     |  32|   0|   32|          0|
    |tmp3_reg_2209                      |  32|   0|   32|          0|
    |tmp40_reg_2610                     |  32|   0|   32|          0|
    |tmp43_reg_2367                     |  32|   0|   32|          0|
    |tmp44_reg_2481                     |  32|   0|   32|          0|
    |tmp45_reg_2685                     |  32|   0|   32|          0|
    |tmp47_reg_2670                     |  32|   0|   32|          0|
    |tmp50_reg_2415                     |  32|   0|   32|          0|
    |tmp51_reg_2527                     |  32|   0|   32|          0|
    |tmp52_reg_2705                     |  32|   0|   32|          0|
    |tmp54_reg_2690                     |  32|   0|   32|          0|
    |tmp57_reg_2491                     |  32|   0|   32|          0|
    |tmp58_reg_2625                     |  32|   0|   32|          0|
    |tmp59_reg_2720                     |  32|   0|   32|          0|
    |tmp5_reg_2172                      |  32|   0|   32|          0|
    |tmp61_reg_2710                     |  32|   0|   32|          0|
    |tmp8_reg_1951                      |  32|   0|   32|          0|
    |tmp9_reg_2219                      |  32|   0|   32|          0|
    |tmp_1_0_0_0_1_reg_1838             |  32|   0|   32|          0|
    |tmp_1_0_0_0_2_reg_1877             |  32|   0|   32|          0|
    |tmp_1_0_0_1_1_reg_1967             |  32|   0|   32|          0|
    |tmp_1_0_0_1_2_reg_2024             |  32|   0|   32|          0|
    |tmp_1_0_0_1_reg_1923               |  32|   0|   32|          0|
    |tmp_1_0_0_2_1_reg_2095             |  32|   0|   32|          0|
    |tmp_1_0_0_2_2_reg_2141             |  32|   0|   32|          0|
    |tmp_1_0_0_2_reg_2061               |  32|   0|   32|          0|
    |tmp_1_0_1_0_1_reg_1907             |  32|   0|   32|          0|
    |tmp_1_0_1_0_2_reg_2177             |  32|   0|   32|          0|
    |tmp_1_0_1_1_1_reg_2035             |  32|   0|   32|          0|
    |tmp_1_0_1_1_2_reg_2214             |  32|   0|   32|          0|
    |tmp_1_0_1_1_reg_2003               |  32|   0|   32|          0|
    |tmp_1_0_1_2_1_reg_2146             |  32|   0|   32|          0|
    |tmp_1_0_1_2_2_reg_2268             |  32|   0|   32|          0|
    |tmp_1_0_1_2_reg_2100               |  32|   0|   32|          0|
    |tmp_1_0_1_reg_1866                 |  32|   0|   32|          0|
    |tmp_1_0_2_0_1_reg_2182             |  32|   0|   32|          0|
    |tmp_1_0_2_0_2_reg_2309             |  32|   0|   32|          0|
    |tmp_1_0_2_1_1_reg_2224             |  32|   0|   32|          0|
    |tmp_1_0_2_1_2_reg_2342             |  32|   0|   32|          0|
    |tmp_1_0_2_1_reg_2040               |  32|   0|   32|          0|
    |tmp_1_0_2_2_1_reg_2273             |  32|   0|   32|          0|
    |tmp_1_0_2_2_2_reg_2387             |  32|   0|   32|          0|
    |tmp_1_0_2_2_reg_2156               |  32|   0|   32|          0|
    |tmp_1_0_2_reg_1912                 |  32|   0|   32|          0|
    |tmp_1_1_0_0_1_reg_2008             |  32|   0|   32|          0|
    |tmp_1_1_0_0_2_reg_2045             |  32|   0|   32|          0|
    |tmp_1_1_0_1_1_reg_2115             |  32|   0|   32|          0|
    |tmp_1_1_0_1_2_reg_2161             |  32|   0|   32|          0|
    |tmp_1_1_0_1_reg_2074               |  32|   0|   32|          0|
    |tmp_1_1_0_2_1_reg_2461             |  32|   0|   32|          0|
    |tmp_1_1_0_2_2_reg_2501             |  32|   0|   32|          0|
    |tmp_1_1_0_2_reg_2430               |  32|   0|   32|          0|
    |tmp_1_1_1_0_1_reg_2079             |  32|   0|   32|          0|
    |tmp_1_1_1_0_2_reg_2241             |  32|   0|   32|          0|
    |tmp_1_1_1_1_1_reg_2193             |  32|   0|   32|          0|
    |tmp_1_1_1_1_2_reg_2284             |  32|   0|   32|          0|
    |tmp_1_1_1_1_reg_2125               |  32|   0|   32|          0|
    |tmp_1_1_1_2_1_reg_2506             |  32|   0|   32|          0|
    |tmp_1_1_1_2_2_reg_2537             |  32|   0|   32|          0|
    |tmp_1_1_1_2_reg_2466               |  32|   0|   32|          0|
    |tmp_1_1_1_reg_2013                 |  32|   0|   32|          0|
    |tmp_1_1_2_0_1_reg_2246             |  32|   0|   32|          0|
    |tmp_1_1_2_0_2_reg_2362             |  32|   0|   32|          0|
    |tmp_1_1_2_1_1_reg_2294             |  32|   0|   32|          0|
    |tmp_1_1_2_1_2_reg_2400             |  32|   0|   32|          0|
    |tmp_1_1_2_1_reg_2198               |  32|   0|   32|          0|
    |tmp_1_1_2_2_1_reg_2542             |  32|   0|   32|          0|
    |tmp_1_1_2_2_2_reg_2574             |  32|   0|   32|          0|
    |tmp_1_1_2_2_reg_2511               |  32|   0|   32|          0|
    |tmp_1_1_2_reg_2084                 |  32|   0|   32|          0|
    |tmp_1_1_reg_1956                   |  32|   0|   32|          0|
    |tmp_1_2_0_0_1_reg_2327             |  32|   0|   32|          0|
    |tmp_1_2_0_0_2_reg_2332             |  32|   0|   32|          0|
    |tmp_1_2_0_1_1_reg_2471             |  32|   0|   32|          0|
    |tmp_1_2_0_1_2_reg_2516             |  32|   0|   32|          0|
    |tmp_1_2_0_1_reg_2441               |  32|   0|   32|          0|
    |tmp_1_2_0_2_1_reg_2640             |  32|   0|   32|          0|
    |tmp_1_2_0_2_2_reg_2655             |  32|   0|   32|          0|
    |tmp_1_2_0_2_reg_2615               |  32|   0|   32|          0|
    |tmp_1_2_1_0_1_reg_2377             |  32|   0|   32|          0|
    |tmp_1_2_1_0_2_reg_2410             |  32|   0|   32|          0|
    |tmp_1_2_1_1_1_reg_2554             |  32|   0|   32|          0|
    |tmp_1_2_1_1_2_reg_2559             |  32|   0|   32|          0|
    |tmp_1_2_1_1_reg_2486               |  32|   0|   32|          0|
    |tmp_1_2_1_2_1_reg_2660             |  32|   0|   32|          0|
    |tmp_1_2_1_2_2_reg_2675             |  32|   0|   32|          0|
    |tmp_1_2_1_2_reg_2645               |  32|   0|   32|          0|
    |tmp_1_2_1_reg_2372                 |  32|   0|   32|          0|
    |tmp_1_2_2_0_1_reg_2446             |  32|   0|   32|          0|
    |tmp_1_2_2_0_2_reg_2451             |  32|   0|   32|          0|
    |tmp_1_2_2_1_1_reg_2590             |  32|   0|   32|          0|
    |tmp_1_2_2_1_2_reg_2595             |  32|   0|   32|          0|
    |tmp_1_2_2_1_reg_2585               |  32|   0|   32|          0|
    |tmp_1_2_2_2_1_reg_2680             |  32|   0|   32|          0|
    |tmp_1_2_2_2_2_reg_2695             |  32|   0|   32|          0|
    |tmp_1_2_2_2_reg_2665               |  32|   0|   32|          0|
    |tmp_1_2_2_reg_2420                 |  32|   0|   32|          0|
    |tmp_1_2_reg_2322                   |  32|   0|   32|          0|
    |tmp_3_cast_reg_1625                |  62|   0|   63|          1|
    |tmp_s_reg_1806                     |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |6976|   0| 7007|         31|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |    conv2D    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    conv2D    | return value |
|interrupt               | out |    1| ap_ctrl_hs |    conv2D    | return value |
|m_axi_gmem0_AWVALID     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREADY     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWADDR      | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWID        | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLEN       | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWSIZE      | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWBURST     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLOCK      | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWCACHE     | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWPROT      | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWQOS       | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREGION    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWUSER      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WVALID      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WREADY      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WDATA       | out |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WSTRB       | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WLAST       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WID         | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WUSER       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARVALID     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREADY     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARADDR      | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARID        | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLEN       | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARSIZE      | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARBURST     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLOCK      | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARCACHE     | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARPROT      | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARQOS       | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREGION    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARUSER      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RVALID      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RREADY      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RDATA       |  in |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RLAST       |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RID         |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RUSER       |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RRESP       |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BVALID      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BREADY      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BRESP       |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BID         |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BUSER       |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem1_AWVALID     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREADY     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWADDR      | out |   64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWID        | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLEN       | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWSIZE      | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWBURST     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLOCK      | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWCACHE     | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWPROT      | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWQOS       | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREGION    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWUSER      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WVALID      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WREADY      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WDATA       | out |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WSTRB       | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WLAST       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WID         | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WUSER       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARVALID     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREADY     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARADDR      | out |   64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARID        | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLEN       | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARSIZE      | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARBURST     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLOCK      | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARCACHE     | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARPROT      | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARQOS       | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREGION    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARUSER      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RVALID      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RREADY      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RDATA       |  in |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RLAST       |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RID         |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RUSER       |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RRESP       |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BVALID      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BREADY      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BRESP       |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BID         |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BUSER       |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem2_AWVALID     | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWREADY     |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWADDR      | out |   64|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWID        | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWLEN       | out |    8|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWSIZE      | out |    3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWBURST     | out |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWLOCK      | out |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWCACHE     | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWPROT      | out |    3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWQOS       | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWREGION    | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWUSER      | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WVALID      | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WREADY      |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WDATA       | out |   32|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WSTRB       | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WLAST       | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WID         | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WUSER       | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARVALID     | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARREADY     |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARADDR      | out |   64|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARID        | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARLEN       | out |    8|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARSIZE      | out |    3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARBURST     | out |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARLOCK      | out |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARCACHE     | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARPROT      | out |    3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARQOS       | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARREGION    | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARUSER      | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RVALID      |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RREADY      | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RDATA       |  in |   32|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RLAST       |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RID         |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RUSER       |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RRESP       |  in |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BVALID      |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BREADY      | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BRESP       |  in |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BID         |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BUSER       |  in |    1|    m_axi   |     gmem2    |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

