v 4
file . "implementation.vhdl" "7420aec581409293b6592aa24234daaee265e1b5" "20250723120508.763":
  entity implementation at 1( 0) + 0 on 55;
  architecture structural of implementation at 25( 716) + 0 on 56;
file . "pre_processing/input_pre_processing.vhdl" "358a653fd8c9b1d4eea3d89915a920f50bd07361" "20250723120508.639":
  entity input_pre_processing at 1( 0) + 0 on 51;
  architecture behavioral of input_pre_processing at 19( 514) + 0 on 52;
file . "queue/queue.vhdl" "6ada898f093fec01f7f82f647614d75570fd3a19" "20250723120508.508":
  entity queue at 1( 0) + 0 on 47;
  architecture behavioral of queue at 31( 771) + 0 on 48;
file . "llc/b_output_stream_entity.vhdl" "69d1c109ce23efaed98fff29fb441bbebe2676d0" "20250723120508.332":
  entity b_output_stream_entity at 1( 0) + 0 on 43;
  architecture behavioral of b_output_stream_entity at 42( 1087) + 0 on 44;
file . "llc/low_level_controller.vhdl" "1a919f51bc48ec0eb1bf0388f6da4c8f534e2c0c" "20250723120508.155":
  entity low_level_controller at 1( 0) + 0 on 39;
  architecture mixed of low_level_controller at 27( 625) + 0 on 40;
file . "llc/evaluator.vhdl" "bf54e1a5ce73c4e9b374095ed8ff6169b32f9b2d" "20250723120507.977":
  entity evaluator at 1( 0) + 0 on 35;
  architecture mixed of evaluator at 34( 991) + 0 on 36;
file . "llc/a_output_stream_entity.vhdl" "2b6f2256a8ed33b870c81ecc11f4ddaa48faad14" "20250723120507.785":
  entity a_output_stream_entity at 1( 0) + 0 on 31;
  architecture behavioral of a_output_stream_entity at 34( 882) + 0 on 32;
file . "hlc/time_unit.vhdl" "0d2361b4c77963ba87339db5070c27014f4d48b1" "20250723120507.521":
  entity time_unit at 1( 0) + 0 on 27;
  architecture behavioral of time_unit at 13( 228) + 0 on 28;
file . "hlc/scheduler.vhdl" "c015cca95a930393d4fe5f59c4c1c4acc4ea097d" "20250723120507.374":
  entity scheduler at 1( 0) + 0 on 23;
  architecture behavioral of scheduler at 23( 555) + 0 on 24;
file . "hlc/check_new_input.vhdl" "0372bc4d5f396e0a5fc13de56eb7c4171e9214b0" "20250723120507.179":
  entity check_new_input at 1( 0) + 0 on 19;
  architecture behavioral of check_new_input at 14( 266) + 0 on 20;
file . "hlc/hl_qinterface.vhdl" "2df6db77dfde1fa0e9113083feae614bb02e5b5e" "20250723120507.014":
  entity hlqinterface at 1( 0) + 0 on 15;
  architecture behavioral of hlqinterface at 39( 970) + 0 on 16;
file . "my_array_package.vhdl" "3d61f698155627714a2abc59d9c87daf7a038737" "20250723120506.809":
  package array_type_pkg at 1( 0) + 0 on 11 body;
  package body array_type_pkg at 26( 1377) + 0 on 12;
file . "my_math_package.vhdl" "688f5ee99530b4bd8b0dd7201a9fc94ac53674a7" "20250723120506.912":
  package my_math_pkg at 1( 0) + 0 on 13 body;
  package body my_math_pkg at 14( 438) + 0 on 14;
file . "hlc/high_level_controller.vhdl" "faacd7df5d11fc81c608b4aa192131150d51fbcb" "20250723120507.097":
  entity high_level_controller at 1( 0) + 0 on 17;
  architecture mixed of high_level_controller at 26( 715) + 0 on 18;
file . "hlc/event_delay.vhdl" "390fb1465409110ad536d9b6f62443abdc69e4eb" "20250723120507.263":
  entity event_delay at 1( 0) + 0 on 21;
  architecture behavioral of event_delay at 24( 590) + 0 on 22;
file . "hlc/extInterface.vhdl" "d16a50fa8441211461fa3b19088d25d365f13f03" "20250723120507.498":
  entity extinterface at 1( 0) + 0 on 25;
  architecture behavioral of extinterface at 21( 508) + 0 on 26;
file . "llc/c_count_1_sliding_window_entity.vhdl" "2af398b5934dd5e1d813b248341daeb02cda04c1" "20250723120507.656":
  entity c_count_1_sliding_window_entity at 1( 0) + 0 on 29;
  architecture behavioral of c_count_1_sliding_window_entity at 29( 806) + 0 on 30;
file . "llc/c_output_stream_entity.vhdl" "fb2074fe4253743003f89f68c1ca8238ebd0a5b2" "20250723120507.878":
  entity c_output_stream_entity at 1( 0) + 0 on 33;
  architecture behavioral of c_output_stream_entity at 38( 997) + 0 on 34;
file . "llc/d_output_stream_entity.vhdl" "fc083024e10a6d08a67ebf68fceb67a8dfd49452" "20250723120508.067":
  entity d_output_stream_entity at 1( 0) + 0 on 37;
  architecture behavioral of d_output_stream_entity at 33( 935) + 0 on 38;
file . "llc/b_sum_0_sliding_window_entity.vhdl" "f847252f58fbfd6f59f7c70be33984d901002941" "20250723120508.243":
  entity b_sum_0_sliding_window_entity at 1( 0) + 0 on 41;
  architecture behavioral of b_sum_0_sliding_window_entity at 29( 795) + 0 on 42;
file . "llc/x_input_stream_entity.vhdl" "6be0ecfe59c99dd0a5188ff8d9669db0db3fc1da" "20250723120508.419":
  entity x_input_stream_entity at 1( 0) + 0 on 45;
  architecture behavioral of x_input_stream_entity at 25( 570) + 0 on 46;
file . "monitor.vhdl" "c08979fa8ddc0f81e79bd61f89702bb3de42ae61" "20250723120508.616":
  entity monitor at 1( 0) + 0 on 49;
  architecture mixed of monitor at 24( 708) + 0 on 50;
file . "pre_processing/clock_pre_processing.vhdl" "f79bdce42c8045e867f60590ddcd0a419cf6a4fb" "20250723120508.664":
  entity clock_pre_processing at 1( 0) + 0 on 53;
  architecture behaviour of clock_pre_processing at 15( 275) + 0 on 54;
