// generated by newgenasym  Wed Sep 09 17:26:44 2009


module pd18_73lf (gnd1, gnd2, gnd3, \in/sum , port1, port2);
    inout gnd1;
    inout gnd2;
    inout gnd3;
    inout \in/sum ;
    inout port1;
    inout port2;


    initial
        begin
        end

endmodule
