# Implementation-of-VexiiRiscv
This repo documents the procedure of synthesizing a Vexii core in a FPGA
