Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date              : Thu Mar 30 12:36:46 2023
| Host              : cad106.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -max_paths 10 -file VU440_TOP_timing_summary_routed.rpt -pb VU440_TOP_timing_summary_routed.pb -rpx VU440_TOP_timing_summary_routed.rpx
| Design            : VU440_TOP
| Device            : xcvu440-flga2892
| Speed File        : -2  PRODUCTION 1.26 10-29-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.525   -33003.922                  80442               746622        0.004        0.000                      0               746503        0.158        0.000                       0                360884  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
AXI_CLK                                                                                     {0.000 3.333}        6.666           150.015         
INIT_CLK                                                                                    {0.000 6.400}        12.800          78.125          
REF_CLK0                                                                                    {0.000 3.200}        6.400           156.250         
  rxoutclk_out[0]_1                                                                         {0.000 3.200}        6.400           156.250         
  txoutclk_out[0]_1                                                                         {0.000 3.200}        6.400           156.250         
    aurora_64b66b_1_user_clk_out                                                            {0.000 6.400}        12.800          78.125          
REF_CLK1                                                                                    {0.000 3.200}        6.400           156.250         
  rxoutclk_out[0]                                                                           {0.000 3.200}        6.400           156.250         
  txoutclk_out[0]                                                                           {0.000 3.200}        6.400           156.250         
    aurora_64b66b_0_user_clk_out                                                            {0.000 6.400}        12.800          78.125          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
AXI_CLK                                                                                          -1.525   -31954.184                  74548               372454        0.004        0.000                      0               372454        2.353        0.000                       0                180616  
INIT_CLK                                                                                          8.305        0.000                      0                 1879        0.031        0.000                      0                 1879        4.600        0.000                       0                  1206  
  rxoutclk_out[0]_1                                                                               0.341        0.000                      0                 8967        0.031        0.000                      0                 8967        0.486        0.000                       0                  4450  
  txoutclk_out[0]_1                                                                                                                                                                                                                           0.158        0.000                       0                    10  
    aurora_64b66b_1_user_clk_out                                                                  0.724        0.000                      0               175810        0.033        0.000                      0               175810        0.225        0.000                       0                 88542  
  rxoutclk_out[0]                                                                                 1.991        0.000                      0                 8967        0.032        0.000                      0                 8967        0.486        0.000                       0                  4450  
  txoutclk_out[0]                                                                                                                                                                                                                             0.198        0.000                       0                    10  
    aurora_64b66b_0_user_clk_out                                                                  0.463        0.000                      0               161000        0.031        0.000                      0               161000        0.249        0.000                       0                 81109  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.072        0.000                      0                  968        0.042        0.000                      0                  968       15.832        0.000                       0                   491  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
aurora_64b66b_1_user_clk_out                                                                AXI_CLK                                                                                          -0.847     -169.380                    618                 1094                                                                        
aurora_64b66b_0_user_clk_out                                                                AXI_CLK                                                                                           0.574        0.000                      0                  595                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  AXI_CLK                                                                                          32.306        0.000                      0                    8                                                                        
INIT_CLK                                                                                    rxoutclk_out[0]_1                                                                                 1.432        0.000                      0                    3                                                                        
AXI_CLK                                                                                     aurora_64b66b_1_user_clk_out                                                                      0.004        0.000                      0                 3354                                                                        
INIT_CLK                                                                                    rxoutclk_out[0]                                                                                   0.153        0.000                      0                    3                                                                        
AXI_CLK                                                                                     aurora_64b66b_0_user_clk_out                                                                     -0.388     -183.782                   1257                 5018                                                                        
AXI_CLK                                                                                     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        5.985        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           AXI_CLK                                                                                     AXI_CLK                                                                                          -0.455     -696.576                   4019                16134        0.128        0.000                      0                16134  
**async_default**                                                                           aurora_64b66b_0_user_clk_out                                                                aurora_64b66b_0_user_clk_out                                                                     10.089        0.000                      0                  104        0.191        0.000                      0                  104  
**async_default**                                                                           aurora_64b66b_1_user_clk_out                                                                aurora_64b66b_1_user_clk_out                                                                     10.297        0.000                      0                  104        0.166        0.000                      0                  104  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.905        0.000                      0                  100        0.126        0.000                      0                  100  
**async_default**                                                                           rxoutclk_out[0]                                                                             rxoutclk_out[0]                                                                                   5.534        0.000                      0                    8        0.201        0.000                      0                    8  
**async_default**                                                                           rxoutclk_out[0]_1                                                                           rxoutclk_out[0]_1                                                                                 5.111        0.000                      0                    8        0.422        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  AXI_CLK
  To Clock:  AXI_CLK

Setup :        74548  Failing Endpoints,  Worst Slack       -1.525ns,  Total Violation   -31954.183ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.525ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1866]/C
                            (rising edge-triggered cell FDRE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        6.995ns  (logic 0.421ns (6.019%)  route 6.574ns (93.981%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 12.057 - 6.666 ) 
    Source Clock Delay      (SCD):    6.890ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.307ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.391ns
    Common Clock Delay      (CCD):    3.345ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      5.476ns (routing 2.517ns, distribution 2.959ns)
  Clock Net Delay (Destination): 4.360ns (routing 2.314ns, distribution 2.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.476     6.890    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLR Crossing[0->2]   
    SLICE_X341Y765       FDRE                                         r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1866]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X341Y765       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     7.004 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1866]/Q
                         net (fo=1, routed)           3.553    10.557    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/Q[1866]
    SLICE_X217Y649       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.041    10.598 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[10]_i_33/O
                         net (fo=1, routed)           0.531    11.129    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[10]_i_33_n_0
    SLICE_X213Y631       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040    11.169 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[10]_i_9/O
                         net (fo=1, routed)           0.148    11.317    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[10]_i_9_n_0
    SLICE_X214Y631       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185    11.502 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[10]_i_3/O
                         net (fo=1, routed)           2.320    13.822    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[10]_i_3_n_0
    SLR Crossing[2->1]   
    SLICE_X244Y513       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041    13.863 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[10]_i_1/O
                         net (fo=1, routed)           0.022    13.885    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]_0[10]
    SLICE_X244Y513       FDRE                                         r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.360    12.057    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLR Crossing[0->1]   
    SLICE_X244Y513       FDRE                                         r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/C
                         clock pessimism              0.586    12.643    
                         inter-SLR compensation      -0.307    12.336    
                         clock uncertainty           -0.035    12.300    
    SLICE_X244Y513       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059    12.359    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                         -13.885    
  -------------------------------------------------------------------
                         slack                                 -1.525    

Slack (VIOLATED) :        -1.469ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        7.576ns  (logic 0.118ns (1.558%)  route 7.458ns (98.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.849ns = ( 12.515 - 6.666 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.376ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.849ns
    Common Clock Delay      (CCD):    3.345ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.705ns (routing 2.517ns, distribution 2.188ns)
  Clock Net Delay (Destination): 4.818ns (routing 2.314ns, distribution 2.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.705     6.119    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLR Crossing[0->1]   
    SLICE_X207Y544       FDRE                                         r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y544       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     6.237 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/Q
                         net (fo=878, routed)         7.458    13.695    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/Q[8]
    SLR Crossing[1->2]   
    RAMB36_X9Y140        RAMB36E2                                     r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.818    12.515    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/s_dclk_o
    SLR Crossing[0->2]   
    RAMB36_X9Y140        RAMB36E2                                     r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.586    13.101    
                         inter-SLR compensation      -0.376    12.725    
                         clock uncertainty           -0.035    12.690    
    RAMB36_X9Y140        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.464    12.226    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -13.695    
  -------------------------------------------------------------------
                         slack                                 -1.469    

Slack (VIOLATED) :        -1.468ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 0.116ns (1.482%)  route 7.713ns (98.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 12.450 - 6.666 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.808ns (routing 2.517ns, distribution 2.291ns)
  Clock Net Delay (Destination): 4.753ns (routing 2.314ns, distribution 2.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.808     6.222    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLR Crossing[0->1]   
    SLICE_X210Y546       FDRE                                         r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y546       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.338 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/Q
                         net (fo=877, routed)         7.713    14.051    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/Q[4]
    RAMB36_X9Y69         RAMB36E2                                     r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.753    12.450    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/s_dclk_o
    SLR Crossing[0->1]   
    RAMB36_X9Y69         RAMB36E2                                     r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.586    13.036    
                         clock uncertainty           -0.035    13.000    
    RAMB36_X9Y69         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.418    12.582    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                                 -1.468    

Slack (VIOLATED) :        -1.465ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        7.930ns  (logic 0.118ns (1.488%)  route 7.812ns (98.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 12.497 - 6.666 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.705ns (routing 2.517ns, distribution 2.188ns)
  Clock Net Delay (Destination): 4.800ns (routing 2.314ns, distribution 2.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.705     6.119    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLR Crossing[0->1]   
    SLICE_X207Y544       FDRE                                         r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y544       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     6.237 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/Q
                         net (fo=878, routed)         7.812    14.049    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/Q[8]
    RAMB36_X10Y103       RAMB36E2                                     r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.800    12.497    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/s_dclk_o
    SLR Crossing[0->1]   
    RAMB36_X10Y103       RAMB36E2                                     r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.586    13.083    
                         clock uncertainty           -0.035    13.047    
    RAMB36_X10Y103       RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.464    12.583    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                         -14.049    
  -------------------------------------------------------------------
                         slack                                 -1.465    

Slack (VIOLATED) :        -1.465ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        7.981ns  (logic 0.115ns (1.441%)  route 7.866ns (98.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 12.492 - 6.666 ) 
    Source Clock Delay      (SCD):    6.085ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.671ns (routing 2.517ns, distribution 2.154ns)
  Clock Net Delay (Destination): 4.795ns (routing 2.314ns, distribution 2.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.671     6.085    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLR Crossing[0->1]   
    SLICE_X193Y557       FDRE                                         r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y557       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.200 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/Q
                         net (fo=878, routed)         7.866    14.066    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/Q[7]
    RAMB36_X10Y75        RAMB36E2                                     r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.795    12.492    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/s_dclk_o
    SLR Crossing[0->1]   
    RAMB36_X10Y75        RAMB36E2                                     r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.586    13.078    
                         clock uncertainty           -0.035    13.042    
    RAMB36_X10Y75        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    12.600    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                         -14.066    
  -------------------------------------------------------------------
                         slack                                 -1.465    

Slack (VIOLATED) :        -1.464ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[5].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        7.852ns  (logic 0.115ns (1.465%)  route 7.737ns (98.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.690ns = ( 12.356 - 6.666 ) 
    Source Clock Delay      (SCD):    6.090ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.676ns (routing 2.517ns, distribution 2.159ns)
  Clock Net Delay (Destination): 4.659ns (routing 2.314ns, distribution 2.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.676     6.090    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLR Crossing[0->1]   
    SLICE_X203Y547       FDRE                                         r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y547       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.205 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/Q
                         net (fo=874, routed)         7.737    13.942    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[5].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[7]
    RAMB36_X2Y107        RAMB36E2                                     r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[5].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.659    12.356    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[5].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/out
    SLR Crossing[0->1]   
    RAMB36_X2Y107        RAMB36E2                                     r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[5].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.586    12.942    
                         clock uncertainty           -0.035    12.906    
    RAMB36_X2Y107        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.429    12.477    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[5].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                         -13.942    
  -------------------------------------------------------------------
                         slack                                 -1.464    

Slack (VIOLATED) :        -1.462ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        7.737ns  (logic 0.118ns (1.525%)  route 7.619ns (98.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 12.713 - 6.666 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.405ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.047ns
    Common Clock Delay      (CCD):    3.345ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.705ns (routing 2.517ns, distribution 2.188ns)
  Clock Net Delay (Destination): 5.016ns (routing 2.314ns, distribution 2.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.705     6.119    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLR Crossing[0->1]   
    SLICE_X207Y544       FDRE                                         r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y544       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     6.237 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/Q
                         net (fo=878, routed)         7.619    13.856    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/Q[8]
    SLR Crossing[1->2]   
    RAMB36_X13Y130       RAMB36E2                                     r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.016    12.713    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/s_dclk_o
    SLR Crossing[0->2]   
    RAMB36_X13Y130       RAMB36E2                                     r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.586    13.299    
                         inter-SLR compensation      -0.405    12.893    
                         clock uncertainty           -0.035    12.858    
    RAMB36_X13Y130       RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.464    12.394    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                 -1.462    

Slack (VIOLATED) :        -1.461ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[5].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 0.117ns (1.483%)  route 7.770ns (98.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 12.408 - 6.666 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.680ns (routing 2.517ns, distribution 2.163ns)
  Clock Net Delay (Destination): 4.711ns (routing 2.314ns, distribution 2.397ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.680     6.094    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLR Crossing[0->1]   
    SLICE_X206Y541       FDRE                                         r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y541       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.211 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/Q
                         net (fo=874, routed)         7.770    13.981    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[5].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[8]
    RAMB36_X1Y87         RAMB36E2                                     r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[5].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.711    12.408    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[5].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    SLR Crossing[0->1]   
    RAMB36_X1Y87         RAMB36E2                                     r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[5].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.586    12.994    
                         clock uncertainty           -0.035    12.958    
    RAMB36_X1Y87         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.439    12.519    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[5].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.519    
                         arrival time                         -13.981    
  -------------------------------------------------------------------
                         slack                                 -1.461    

Slack (VIOLATED) :        -1.461ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        7.690ns  (logic 0.115ns (1.495%)  route 7.575ns (98.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 12.274 - 6.666 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.923ns (routing 2.517ns, distribution 2.406ns)
  Clock Net Delay (Destination): 4.577ns (routing 2.314ns, distribution 2.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.923     6.337    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLR Crossing[0->2]   
    SLICE_X239Y622       FDRE                                         r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X239Y622       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.452 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/Q
                         net (fo=880, routed)         7.575    14.027    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/Q[1]
    RAMB36_X3Y128        RAMB36E2                                     r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.577    12.274    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/s_dclk_o
    SLR Crossing[0->2]   
    RAMB36_X3Y128        RAMB36E2                                     r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.737    13.011    
                         clock uncertainty           -0.035    12.975    
    RAMB36_X3Y128        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.410    12.565    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -14.027    
  -------------------------------------------------------------------
                         slack                                 -1.461    

Slack (VIOLATED) :        -1.461ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[4].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        7.487ns  (logic 0.115ns (1.536%)  route 7.372ns (98.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.833ns = ( 12.499 - 6.666 ) 
    Source Clock Delay      (SCD):    6.280ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.373ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.833ns
    Common Clock Delay      (CCD):    3.345ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.866ns (routing 2.517ns, distribution 2.349ns)
  Clock Net Delay (Destination): 4.802ns (routing 2.314ns, distribution 2.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.866     6.280    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLR Crossing[0->2]   
    SLICE_X213Y610       FDRE                                         r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y610       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.395 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/Q
                         net (fo=874, routed)         7.372    13.767    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[4].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[0]
    SLR Crossing[2->1]   
    RAMB36_X10Y88        RAMB36E2                                     r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[4].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.802    12.499    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[4].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/out
    SLR Crossing[0->1]   
    RAMB36_X10Y88        RAMB36E2                                     r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[4].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.586    13.085    
                         inter-SLR compensation      -0.373    12.711    
                         clock uncertainty           -0.035    12.676    
    RAMB36_X10Y88        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.370    12.306    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[4].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                         -13.767    
  -------------------------------------------------------------------
                         slack                                 -1.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.679ns
    Source Clock Delay      (SCD):    5.778ns
    Clock Pessimism Removal (CPR):    0.894ns
  Clock Net Delay (Source):      4.747ns (routing 2.314ns, distribution 2.433ns)
  Clock Net Delay (Destination): 5.265ns (routing 2.517ns, distribution 2.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.385    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.385 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     0.956    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.031 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.747     5.778    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/CLK
    SLR Crossing[0->1]   
    SLICE_X298Y519       SRLC32E                                      r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X298Y519       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     6.033 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     6.033    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X298Y519       SRL16E                                       r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.265     6.679    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/CLK
    SLR Crossing[0->1]   
    SLICE_X298Y519       SRL16E                                       r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.894     5.785    
    SLICE_X298Y519       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     6.029    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -6.029    
                         arrival time                           6.033    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.676ns
    Source Clock Delay      (SCD):    5.775ns
    Clock Pessimism Removal (CPR):    0.894ns
  Clock Net Delay (Source):      4.744ns (routing 2.314ns, distribution 2.430ns)
  Clock Net Delay (Destination): 5.262ns (routing 2.517ns, distribution 2.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.385    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.385 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     0.956    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.031 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.744     5.775    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/CLK
    SLR Crossing[0->1]   
    SLICE_X298Y516       SRLC32E                                      r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X298Y516       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     6.030 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     6.030    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X298Y516       SRL16E                                       r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.262     6.676    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CLK
    SLR Crossing[0->1]   
    SLICE_X298Y516       SRL16E                                       r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.894     5.782    
    SLICE_X298Y516       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     6.026    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -6.026    
                         arrival time                           6.030    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.677ns
    Source Clock Delay      (SCD):    5.776ns
    Clock Pessimism Removal (CPR):    0.894ns
  Clock Net Delay (Source):      4.745ns (routing 2.314ns, distribution 2.431ns)
  Clock Net Delay (Destination): 5.263ns (routing 2.517ns, distribution 2.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.385    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.385 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     0.956    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.031 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.745     5.776    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/u_srlA/CLK
    SLR Crossing[0->1]   
    SLICE_X298Y517       SRLC32E                                      r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X298Y517       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     6.031 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     6.031    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X298Y517       SRL16E                                       r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.263     6.677    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_srlD/CLK
    SLR Crossing[0->1]   
    SLICE_X298Y517       SRL16E                                       r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.894     5.783    
    SLICE_X298Y517       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     6.027    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -6.027    
                         arrival time                           6.031    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.678ns
    Source Clock Delay      (SCD):    5.777ns
    Clock Pessimism Removal (CPR):    0.894ns
  Clock Net Delay (Source):      4.746ns (routing 2.314ns, distribution 2.432ns)
  Clock Net Delay (Destination): 5.264ns (routing 2.517ns, distribution 2.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.385    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.385 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     0.956    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.031 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.746     5.777    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_srlA/CLK
    SLR Crossing[0->1]   
    SLICE_X298Y518       SRLC32E                                      r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X298Y518       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     6.032 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     6.032    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X298Y518       SRL16E                                       r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.264     6.678    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_srlD/CLK
    SLR Crossing[0->1]   
    SLICE_X298Y518       SRL16E                                       r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.894     5.784    
    SLICE_X298Y518       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     6.028    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -6.028    
                         arrival time                           6.032    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.729ns
    Source Clock Delay      (SCD):    5.825ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Net Delay (Source):      4.794ns (routing 2.314ns, distribution 2.480ns)
  Clock Net Delay (Destination): 5.315ns (routing 2.517ns, distribution 2.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.385    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.385 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     0.956    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.031 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.794     5.825    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/u_srlA/CLK
    SLR Crossing[0->1]   
    SLICE_X315Y440       SRLC32E                                      r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X315Y440       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     6.080 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     6.080    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X315Y440       SRL16E                                       r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.315     6.729    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_srlD/CLK
    SLR Crossing[0->1]   
    SLICE_X315Y440       SRL16E                                       r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.897     5.832    
    SLICE_X315Y440       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     6.076    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -6.076    
                         arrival time                           6.080    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.728ns
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Net Delay (Source):      4.793ns (routing 2.314ns, distribution 2.479ns)
  Clock Net Delay (Destination): 5.314ns (routing 2.517ns, distribution 2.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.385    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.385 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     0.956    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.031 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.793     5.824    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/u_srlA/CLK
    SLR Crossing[0->1]   
    SLICE_X315Y441       SRLC32E                                      r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X315Y441       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     6.079 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     6.079    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X315Y441       SRL16E                                       r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.314     6.728    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_srlD/CLK
    SLR Crossing[0->1]   
    SLICE_X315Y441       SRL16E                                       r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.897     5.831    
    SLICE_X315Y441       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     6.075    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -6.075    
                         arrival time                           6.079    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.736ns
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.898ns
  Clock Net Delay (Source):      4.800ns (routing 2.314ns, distribution 2.486ns)
  Clock Net Delay (Destination): 5.322ns (routing 2.517ns, distribution 2.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.385    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.385 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     0.956    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.031 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.800     5.831    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLR Crossing[0->1]   
    SLICE_X315Y432       SRLC32E                                      r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X315Y432       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     6.086 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     6.086    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X315Y432       SRL16E                                       r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.322     6.736    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLR Crossing[0->1]   
    SLICE_X315Y432       SRL16E                                       r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.898     5.838    
    SLICE_X315Y432       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     6.082    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -6.082    
                         arrival time                           6.086    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.727ns
    Source Clock Delay      (SCD):    5.823ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Net Delay (Source):      4.792ns (routing 2.314ns, distribution 2.478ns)
  Clock Net Delay (Destination): 5.313ns (routing 2.517ns, distribution 2.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.385    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.385 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     0.956    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.031 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.792     5.823    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/u_srlA/CLK
    SLR Crossing[0->1]   
    SLICE_X315Y442       SRLC32E                                      r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X315Y442       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     6.078 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     6.078    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X315Y442       SRL16E                                       r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.313     6.727    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_srlD/CLK
    SLR Crossing[0->1]   
    SLICE_X315Y442       SRL16E                                       r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.897     5.830    
    SLICE_X315Y442       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     6.074    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -6.074    
                         arrival time                           6.078    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.726ns
    Source Clock Delay      (SCD):    5.822ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Net Delay (Source):      4.791ns (routing 2.314ns, distribution 2.477ns)
  Clock Net Delay (Destination): 5.312ns (routing 2.517ns, distribution 2.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.385    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.385 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     0.956    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.031 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.791     5.822    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE/u_srlA/CLK
    SLR Crossing[0->1]   
    SLICE_X315Y443       SRLC32E                                      r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X315Y443       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     6.077 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     6.077    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X315Y443       SRL16E                                       r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.312     6.726    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_srlD/CLK
    SLR Crossing[0->1]   
    SLICE_X315Y443       SRL16E                                       r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.897     5.829    
    SLICE_X315Y443       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     6.073    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -6.073    
                         arrival time                           6.077    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.735ns
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.898ns
  Clock Net Delay (Source):      4.799ns (routing 2.314ns, distribution 2.485ns)
  Clock Net Delay (Destination): 5.321ns (routing 2.517ns, distribution 2.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.385    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.385 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     0.956    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.031 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.799     5.830    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/CLK
    SLR Crossing[0->1]   
    SLICE_X315Y433       SRLC32E                                      r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X315Y433       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     6.085 r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     6.085    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X315Y433       SRL16E                                       r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.321     6.735    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CLK
    SLR Crossing[0->1]   
    SLICE_X315Y433       SRL16E                                       r  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.898     5.837    
    SLICE_X315Y433       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     6.081    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[113].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -6.081    
                         arrival time                           6.085    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AXI_CLK
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { CLK_150M_CLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         6.666       4.705      RAMB36_X10Y114  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         6.666       4.705      RAMB36_X10Y114  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         6.666       4.705      RAMB36_X10Y115  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         6.666       4.705      RAMB36_X10Y115  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         6.666       4.705      RAMB36_X9Y105   inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         6.666       4.705      RAMB36_X9Y105   inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         6.666       4.705      RAMB36_X10Y113  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         6.666       4.705      RAMB36_X10Y113  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         6.666       4.705      RAMB36_X9Y66    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         6.666       4.705      RAMB36_X9Y66    inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.333       2.353      RAMB36_X10Y65   inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.333       2.353      RAMB36_X9Y109   inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         3.333       2.353      RAMB36_X9Y112   inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         3.333       2.353      RAMB36_X10Y110  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         3.333       2.353      RAMB36_X11Y107  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.333       2.353      RAMB36_X9Y101   inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         3.333       2.353      RAMB36_X9Y100   inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.333       2.353      RAMB36_X10Y101  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.333       2.353      RAMB36_X5Y176   inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         3.333       2.353      RAMB36_X5Y176   inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.333       2.353      RAMB36_X10Y114  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.333       2.353      RAMB36_X10Y115  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         3.333       2.353      RAMB36_X10Y115  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         3.333       2.353      RAMB36_X10Y115  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.333       2.353      RAMB36_X9Y105   inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         3.333       2.353      RAMB36_X9Y105   inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         3.333       2.353      RAMB36_X9Y105   inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         3.333       2.353      RAMB36_X9Y105   inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.333       2.353      RAMB36_X10Y113  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         3.333       2.353      RAMB36_X10Y113  inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  INIT_CLK
  To Clock:  INIT_CLK

Setup :            0  Failing Endpoints,  Worst Slack        8.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.305ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (INIT_CLK rise@12.800ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.431ns (11.527%)  route 3.308ns (88.473%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 17.892 - 12.800 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.388ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.092ns
    Common Clock Delay      (CCD):    2.503ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.450ns (routing 1.407ns, distribution 3.043ns)
  Clock Net Delay (Destination): 4.040ns (routing 1.296ns, distribution 2.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     0.553 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.643    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.643 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.393    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.476 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.450     5.926    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X351Y598       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y598       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.040 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/Q
                         net (fo=2, routed)           2.742     8.782    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_userclk_rx_active_sync
    SLR Crossing[1->2]   
    SLICE_X357Y767       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     8.914 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_onehot_sm_reset_rx[7]_i_3/O
                         net (fo=2, routed)           0.214     9.128    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_onehot_sm_reset_rx_reg[0]_1
    SLICE_X357Y768       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     9.313 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_onehot_sm_reset_rx[7]_i_1/O
                         net (fo=8, routed)           0.352     9.665    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst_n_1
    SLICE_X357Y767       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                     12.800    12.800 r  
    BB26                                              0.000    12.800 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000    12.800    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355    13.155 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.206    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.206 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    13.777    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.852 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.040    17.892    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X357Y767       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[0]/C
                         clock pessimism              0.550    18.442    
                         inter-SLR compensation      -0.388    18.053    
                         clock uncertainty           -0.035    18.018    
    SLICE_X357Y767       FDSE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    17.970    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         17.970    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  8.305    

Slack (MET) :             8.305ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (INIT_CLK rise@12.800ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.431ns (11.527%)  route 3.308ns (88.473%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 17.892 - 12.800 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.388ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.092ns
    Common Clock Delay      (CCD):    2.503ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.450ns (routing 1.407ns, distribution 3.043ns)
  Clock Net Delay (Destination): 4.040ns (routing 1.296ns, distribution 2.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     0.553 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.643    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.643 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.393    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.476 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.450     5.926    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X351Y598       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y598       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.040 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/Q
                         net (fo=2, routed)           2.742     8.782    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_userclk_rx_active_sync
    SLR Crossing[1->2]   
    SLICE_X357Y767       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     8.914 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_onehot_sm_reset_rx[7]_i_3/O
                         net (fo=2, routed)           0.214     9.128    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_onehot_sm_reset_rx_reg[0]_1
    SLICE_X357Y768       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     9.313 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_onehot_sm_reset_rx[7]_i_1/O
                         net (fo=8, routed)           0.352     9.665    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst_n_1
    SLICE_X357Y767       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                     12.800    12.800 r  
    BB26                                              0.000    12.800 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000    12.800    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355    13.155 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.206    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.206 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    13.777    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.852 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.040    17.892    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X357Y767       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[1]/C
                         clock pessimism              0.550    18.442    
                         inter-SLR compensation      -0.388    18.053    
                         clock uncertainty           -0.035    18.018    
    SLICE_X357Y767       FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048    17.970    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         17.970    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  8.305    

Slack (MET) :             8.309ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (INIT_CLK rise@12.800ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.431ns (11.536%)  route 3.305ns (88.464%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 17.892 - 12.800 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.388ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.092ns
    Common Clock Delay      (CCD):    2.503ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.450ns (routing 1.407ns, distribution 3.043ns)
  Clock Net Delay (Destination): 4.040ns (routing 1.296ns, distribution 2.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     0.553 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.643    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.643 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.393    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.476 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.450     5.926    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X351Y598       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y598       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.040 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/Q
                         net (fo=2, routed)           2.742     8.782    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_userclk_rx_active_sync
    SLR Crossing[1->2]   
    SLICE_X357Y767       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     8.914 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_onehot_sm_reset_rx[7]_i_3/O
                         net (fo=2, routed)           0.214     9.128    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_onehot_sm_reset_rx_reg[0]_1
    SLICE_X357Y768       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     9.313 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_onehot_sm_reset_rx[7]_i_1/O
                         net (fo=8, routed)           0.349     9.662    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst_n_1
    SLICE_X357Y767       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                     12.800    12.800 r  
    BB26                                              0.000    12.800 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000    12.800    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355    13.155 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.206    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.206 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    13.777    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.852 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.040    17.892    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X357Y767       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[2]/C
                         clock pessimism              0.550    18.442    
                         inter-SLR compensation      -0.388    18.053    
                         clock uncertainty           -0.035    18.018    
    SLICE_X357Y767       FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    17.971    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         17.971    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  8.309    

Slack (MET) :             8.309ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (INIT_CLK rise@12.800ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.431ns (11.536%)  route 3.305ns (88.464%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 17.892 - 12.800 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.388ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.092ns
    Common Clock Delay      (CCD):    2.503ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.450ns (routing 1.407ns, distribution 3.043ns)
  Clock Net Delay (Destination): 4.040ns (routing 1.296ns, distribution 2.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     0.553 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.643    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.643 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.393    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.476 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.450     5.926    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X351Y598       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y598       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.040 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/Q
                         net (fo=2, routed)           2.742     8.782    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_userclk_rx_active_sync
    SLR Crossing[1->2]   
    SLICE_X357Y767       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     8.914 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_onehot_sm_reset_rx[7]_i_3/O
                         net (fo=2, routed)           0.214     9.128    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_onehot_sm_reset_rx_reg[0]_1
    SLICE_X357Y768       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     9.313 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_onehot_sm_reset_rx[7]_i_1/O
                         net (fo=8, routed)           0.349     9.662    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst_n_1
    SLICE_X357Y767       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                     12.800    12.800 r  
    BB26                                              0.000    12.800 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000    12.800    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355    13.155 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.206    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.206 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    13.777    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.852 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.040    17.892    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X357Y767       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[3]/C
                         clock pessimism              0.550    18.442    
                         inter-SLR compensation      -0.388    18.053    
                         clock uncertainty           -0.035    18.018    
    SLICE_X357Y767       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    17.971    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[3]
  -------------------------------------------------------------------
                         required time                         17.971    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  8.309    

Slack (MET) :             8.309ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (INIT_CLK rise@12.800ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.431ns (11.536%)  route 3.305ns (88.464%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 17.892 - 12.800 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.388ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.092ns
    Common Clock Delay      (CCD):    2.503ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.450ns (routing 1.407ns, distribution 3.043ns)
  Clock Net Delay (Destination): 4.040ns (routing 1.296ns, distribution 2.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     0.553 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.643    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.643 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.393    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.476 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.450     5.926    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X351Y598       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y598       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.040 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/Q
                         net (fo=2, routed)           2.742     8.782    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_userclk_rx_active_sync
    SLR Crossing[1->2]   
    SLICE_X357Y767       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     8.914 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_onehot_sm_reset_rx[7]_i_3/O
                         net (fo=2, routed)           0.214     9.128    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_onehot_sm_reset_rx_reg[0]_1
    SLICE_X357Y768       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     9.313 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_onehot_sm_reset_rx[7]_i_1/O
                         net (fo=8, routed)           0.349     9.662    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst_n_1
    SLICE_X357Y767       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                     12.800    12.800 r  
    BB26                                              0.000    12.800 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000    12.800    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355    13.155 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.206    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.206 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    13.777    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.852 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.040    17.892    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X357Y767       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[6]/C
                         clock pessimism              0.550    18.442    
                         inter-SLR compensation      -0.388    18.053    
                         clock uncertainty           -0.035    18.018    
    SLICE_X357Y767       FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047    17.971    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[6]
  -------------------------------------------------------------------
                         required time                         17.971    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  8.309    

Slack (MET) :             8.380ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (INIT_CLK rise@12.800ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.431ns (11.753%)  route 3.236ns (88.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 17.897 - 12.800 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.389ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.097ns
    Common Clock Delay      (CCD):    2.503ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.450ns (routing 1.407ns, distribution 3.043ns)
  Clock Net Delay (Destination): 4.045ns (routing 1.296ns, distribution 2.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     0.553 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.643    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.643 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.393    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.476 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.450     5.926    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X351Y598       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y598       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.040 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/Q
                         net (fo=2, routed)           2.742     8.782    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_userclk_rx_active_sync
    SLR Crossing[1->2]   
    SLICE_X357Y767       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     8.914 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_onehot_sm_reset_rx[7]_i_3/O
                         net (fo=2, routed)           0.214     9.128    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_onehot_sm_reset_rx_reg[0]_1
    SLICE_X357Y768       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     9.313 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_onehot_sm_reset_rx[7]_i_1/O
                         net (fo=8, routed)           0.280     9.593    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst_n_1
    SLICE_X357Y768       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                     12.800    12.800 r  
    BB26                                              0.000    12.800 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000    12.800    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355    13.155 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.206    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.206 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    13.777    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.852 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.045    17.897    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X357Y768       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[4]/C
                         clock pessimism              0.550    18.447    
                         inter-SLR compensation      -0.389    18.058    
                         clock uncertainty           -0.035    18.022    
    SLICE_X357Y768       FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    17.972    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[4]
  -------------------------------------------------------------------
                         required time                         17.972    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  8.380    

Slack (MET) :             8.380ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (INIT_CLK rise@12.800ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.431ns (11.753%)  route 3.236ns (88.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 17.897 - 12.800 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.389ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.097ns
    Common Clock Delay      (CCD):    2.503ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.450ns (routing 1.407ns, distribution 3.043ns)
  Clock Net Delay (Destination): 4.045ns (routing 1.296ns, distribution 2.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     0.553 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.643    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.643 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.393    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.476 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.450     5.926    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X351Y598       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y598       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.040 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/Q
                         net (fo=2, routed)           2.742     8.782    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_userclk_rx_active_sync
    SLR Crossing[1->2]   
    SLICE_X357Y767       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     8.914 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_onehot_sm_reset_rx[7]_i_3/O
                         net (fo=2, routed)           0.214     9.128    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_onehot_sm_reset_rx_reg[0]_1
    SLICE_X357Y768       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     9.313 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_onehot_sm_reset_rx[7]_i_1/O
                         net (fo=8, routed)           0.280     9.593    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst_n_1
    SLICE_X357Y768       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                     12.800    12.800 r  
    BB26                                              0.000    12.800 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000    12.800    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355    13.155 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.206    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.206 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    13.777    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.852 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.045    17.897    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X357Y768       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[5]/C
                         clock pessimism              0.550    18.447    
                         inter-SLR compensation      -0.389    18.058    
                         clock uncertainty           -0.035    18.022    
    SLICE_X357Y768       FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050    17.972    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[5]
  -------------------------------------------------------------------
                         required time                         17.972    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  8.380    

Slack (MET) :             8.380ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (INIT_CLK rise@12.800ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.431ns (11.753%)  route 3.236ns (88.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 17.897 - 12.800 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.389ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.097ns
    Common Clock Delay      (CCD):    2.503ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.450ns (routing 1.407ns, distribution 3.043ns)
  Clock Net Delay (Destination): 4.045ns (routing 1.296ns, distribution 2.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     0.553 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.643    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.643 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.393    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.476 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.450     5.926    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X351Y598       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y598       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.040 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/Q
                         net (fo=2, routed)           2.742     8.782    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_userclk_rx_active_sync
    SLR Crossing[1->2]   
    SLICE_X357Y767       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     8.914 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_onehot_sm_reset_rx[7]_i_3/O
                         net (fo=2, routed)           0.214     9.128    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_onehot_sm_reset_rx_reg[0]_1
    SLICE_X357Y768       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     9.313 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_onehot_sm_reset_rx[7]_i_1/O
                         net (fo=8, routed)           0.280     9.593    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst_n_1
    SLICE_X357Y768       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                     12.800    12.800 r  
    BB26                                              0.000    12.800 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000    12.800    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355    13.155 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.206    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.206 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    13.777    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.852 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.045    17.897    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X357Y768       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[7]/C
                         clock pessimism              0.550    18.447    
                         inter-SLR compensation      -0.389    18.058    
                         clock uncertainty           -0.035    18.022    
    SLICE_X357Y768       FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050    17.972    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[7]
  -------------------------------------------------------------------
                         required time                         17.972    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  8.380    

Slack (MET) :             8.723ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (INIT_CLK rise@12.800ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.378ns (11.011%)  route 3.055ns (88.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 17.896 - 12.800 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.389ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.096ns
    Common Clock Delay      (CCD):    2.503ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.450ns (routing 1.407ns, distribution 3.043ns)
  Clock Net Delay (Destination): 4.044ns (routing 1.296ns, distribution 2.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     0.553 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.643    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.643 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.393    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.476 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.450     5.926    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X351Y598       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y598       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.040 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/Q
                         net (fo=2, routed)           2.742     8.782    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_userclk_rx_active_sync
    SLR Crossing[1->2]   
    SLICE_X357Y767       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     8.914 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.286     9.200    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_2/O_n
    SLICE_X357Y766       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     9.332 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.027     9.359    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1
    SLICE_X357Y766       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                     12.800    12.800 r  
    BB26                                              0.000    12.800 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000    12.800    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355    13.155 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.206    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.206 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    13.777    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.852 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.044    17.896    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X357Y766       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                         clock pessimism              0.550    18.446    
                         inter-SLR compensation      -0.389    18.057    
                         clock uncertainty           -0.035    18.021    
    SLICE_X357Y766       FDSE (Setup_HFF_SLICEL_C_D)
                                                      0.060    18.081    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         18.081    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  8.723    

Slack (MET) :             8.797ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (INIT_CLK rise@12.800ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.364ns (10.872%)  route 2.984ns (89.128%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 17.885 - 12.800 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.387ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.085ns
    Common Clock Delay      (CCD):    2.503ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.450ns (routing 1.407ns, distribution 3.043ns)
  Clock Net Delay (Destination): 4.033ns (routing 1.296ns, distribution 2.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     0.553 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.643    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.643 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.393    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.476 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.450     5.926    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X351Y598       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y598       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.040 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg/Q
                         net (fo=2, routed)           2.742     8.782    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_userclk_rx_active_sync
    SLR Crossing[1->2]   
    SLICE_X357Y767       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     8.914 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_onehot_sm_reset_rx[7]_i_3/O
                         net (fo=2, routed)           0.215     9.129    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_onehot_sm_reset_rx_reg[5]
    SLICE_X358Y767       LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.118     9.247 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/rxuserrdy_out_i_1/O
                         net (fo=1, routed)           0.027     9.274    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X358Y767       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                     12.800    12.800 r  
    BB26                                              0.000    12.800 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000    12.800    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355    13.155 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.206    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.206 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    13.777    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.852 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.033    17.885    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X358Y767       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
                         clock pessimism              0.550    18.435    
                         inter-SLR compensation      -0.387    18.047    
                         clock uncertainty           -0.035    18.012    
    SLICE_X358Y767       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    18.071    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg
  -------------------------------------------------------------------
                         required time                         18.071    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  8.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/count_for_reset_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/LINK_RESET_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK rise@0.000ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.079ns (47.305%)  route 0.088ns (52.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Net Delay (Source):      1.752ns (routing 0.677ns, distribution 1.075ns)
  Clock Net Delay (Destination): 2.023ns (routing 0.747ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        1.752     2.390    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/init_clk
    SLICE_X268Y574       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/count_for_reset_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X268Y574       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.439 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/count_for_reset_r_reg[1]/Q
                         net (fo=2, routed)           0.072     2.511    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/count_for_reset_r_reg[1]
    SLICE_X267Y574       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     2.541 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/LINK_RESET[0]_i_1__6/O
                         net (fo=1, routed)           0.016     2.557    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/link_reset_0
    SLICE_X267Y574       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/LINK_RESET_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.537    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.537 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.946    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.977 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.023     3.000    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/init_clk
    SLICE_X267Y574       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/LINK_RESET_reg[0]/C
                         clock pessimism             -0.530     2.470    
    SLICE_X267Y574       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.526    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/LINK_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK rise@0.000ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.079ns (45.665%)  route 0.094ns (54.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Net Delay (Source):      2.055ns (routing 0.677ns, distribution 1.378ns)
  Clock Net Delay (Destination): 2.347ns (routing 0.747ns, distribution 1.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.055     2.693    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->0]   
    SLICE_X351Y222       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y222       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.741 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]/Q
                         net (fo=3, routed)           0.078     2.819    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[2]
    SLICE_X352Y222       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.031     2.850 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_i_1/O
                         net (fo=1, routed)           0.016     2.866    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_i_1_n_0
    SLICE_X352Y222       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.537    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.537 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.946    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.977 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.347     3.324    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->0]   
    SLICE_X352Y222       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/C
                         clock pessimism             -0.546     2.778    
    SLICE_X352Y222       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.834    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK rise@0.000ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.079ns (45.143%)  route 0.096ns (54.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.320ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Net Delay (Source):      2.052ns (routing 0.677ns, distribution 1.375ns)
  Clock Net Delay (Destination): 2.343ns (routing 0.747ns, distribution 1.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.052     2.690    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->0]   
    SLICE_X356Y227       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y227       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.739 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]/Q
                         net (fo=5, routed)           0.080     2.819    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg__0[6]
    SLICE_X355Y227       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     2.849 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[7]_i_1/O
                         net (fo=1, routed)           0.016     2.865    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0__0[7]
    SLICE_X355Y227       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.537    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.537 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.946    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.977 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.343     3.320    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->0]   
    SLICE_X355Y227       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/C
                         clock pessimism             -0.546     2.774    
    SLICE_X355Y227       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.830    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK rise@0.000ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.079ns (44.886%)  route 0.097ns (55.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.320ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Net Delay (Source):      2.052ns (routing 0.677ns, distribution 1.375ns)
  Clock Net Delay (Destination): 2.343ns (routing 0.747ns, distribution 1.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.052     2.690    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->0]   
    SLICE_X356Y227       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y227       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.739 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]/Q
                         net (fo=5, routed)           0.081     2.820    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg__0[6]
    SLICE_X355Y227       LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.030     2.850 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_2/O
                         net (fo=1, routed)           0.016     2.866    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0__0[9]
    SLICE_X355Y227       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.537    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.537 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.946    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.977 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.343     3.320    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->0]   
    SLICE_X355Y227       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/C
                         clock pessimism             -0.546     2.774    
    SLICE_X355Y227       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.830    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/LINK_RESET_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK rise@0.000ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.080ns (45.977%)  route 0.094ns (54.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Net Delay (Source):      1.745ns (routing 0.677ns, distribution 1.068ns)
  Clock Net Delay (Destination): 2.016ns (routing 0.747ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        1.745     2.383    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/init_clk
    SLICE_X265Y575       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X265Y575       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.432 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[1]/Q
                         net (fo=2, routed)           0.078     2.510    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[1]
    SLICE_X266Y575       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.031     2.541 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/LINK_RESET[0]_i_1__2/O
                         net (fo=1, routed)           0.016     2.557    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/link_reset_0
    SLICE_X266Y575       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/LINK_RESET_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.537    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.537 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.946    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.977 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.016     2.993    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/init_clk
    SLICE_X266Y575       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/LINK_RESET_reg[0]/C
                         clock pessimism             -0.530     2.463    
    SLICE_X266Y575       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.519    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/LINK_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/gt_reset_sync/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/gt_reset_sync/stg4_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK rise@0.000ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.048ns (15.484%)  route 0.262ns (84.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Net Delay (Source):      1.754ns (routing 0.677ns, distribution 1.077ns)
  Clock Net Delay (Destination): 2.035ns (routing 0.747ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        1.754     2.392    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/gt_reset_sync/init_clk
    SLICE_X273Y527       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/gt_reset_sync/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X273Y527       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.440 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/gt_reset_sync/stg3_reg/Q
                         net (fo=1, routed)           0.262     2.702    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/gt_reset_sync/stg3
    SLICE_X273Y542       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/gt_reset_sync/stg4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.537    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.537 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.946    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.977 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.035     3.012    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/gt_reset_sync/init_clk
    SLICE_X273Y542       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/gt_reset_sync/stg4_reg/C
                         clock pessimism             -0.409     2.603    
    SLICE_X273Y542       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.659    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/gt_reset_sync/stg4_reg
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/count_for_reset_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/LINK_RESET_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK rise@0.000ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.079ns (47.305%)  route 0.088ns (52.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Net Delay (Source):      1.897ns (routing 0.677ns, distribution 1.220ns)
  Clock Net Delay (Destination): 2.166ns (routing 0.747ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        1.897     2.535    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/init_clk
    SLICE_X306Y358       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/count_for_reset_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X306Y358       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.584 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/count_for_reset_r_reg[1]/Q
                         net (fo=2, routed)           0.072     2.656    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/count_for_reset_r_reg[1]
    SLICE_X307Y358       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     2.686 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/LINK_RESET[0]_i_1__0/O
                         net (fo=1, routed)           0.016     2.702    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/link_reset_0
    SLICE_X307Y358       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/LINK_RESET_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.537    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.537 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.946    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.977 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.166     3.143    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/init_clk
    SLICE_X307Y358       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/LINK_RESET_reg[0]/C
                         clock pessimism             -0.540     2.602    
    SLICE_X307Y358       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.658    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/LINK_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.658    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK rise@0.000ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.048ns (30.573%)  route 0.109ns (69.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Net Delay (Source):      2.078ns (routing 0.677ns, distribution 1.401ns)
  Clock Net Delay (Destination): 2.382ns (routing 0.747ns, distribution 1.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.078     2.716    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X357Y760       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X357Y760       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     2.764 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/Q
                         net (fo=1, routed)           0.109     2.873    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_sync3
    SLICE_X357Y762       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.537    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.537 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.946    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.977 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.382     3.359    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X357Y762       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
                         clock pessimism             -0.587     2.771    
    SLICE_X357Y762       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.827    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK rise@0.000ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.094ns (49.215%)  route 0.097ns (50.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Net Delay (Source):      2.088ns (routing 0.677ns, distribution 1.411ns)
  Clock Net Delay (Destination): 2.387ns (routing 0.747ns, distribution 1.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.088     2.726    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X354Y771       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_tx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y771       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.775 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_tx_reg[3]/Q
                         net (fo=5, routed)           0.082     2.857    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/Q[1]
    SLICE_X356Y771       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.045     2.902 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/pllreset_tx_out_i_1/O
                         net (fo=1, routed)           0.015     2.917    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst_n_1
    SLICE_X356Y771       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.537    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.537 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.946    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.977 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.387     3.364    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X356Y771       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/C
                         clock pessimism             -0.549     2.815    
    SLICE_X356Y771       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.871    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg
  -------------------------------------------------------------------
                         required time                         -2.871    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK rise@0.000ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.063ns (42.282%)  route 0.086ns (57.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Net Delay (Source):      2.092ns (routing 0.677ns, distribution 1.415ns)
  Clock Net Delay (Destination): 2.392ns (routing 0.747ns, distribution 1.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.092     2.730    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X354Y772       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y772       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.778 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[0]/Q
                         net (fo=5, routed)           0.070     2.848    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[0]
    SLICE_X355Y772       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015     2.863 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_i_1/O
                         net (fo=1, routed)           0.016     2.879    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_i_1_n_0
    SLICE_X355Y772       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.537    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.537 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.946    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y145        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.977 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.392     3.369    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X355Y772       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                         clock pessimism             -0.595     2.774    
    SLICE_X355Y772       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.830    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         INIT_CLK
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { CLK_78M_CLK_P }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTHE3_CHANNEL_X0Y40  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTHE3_CHANNEL_X0Y46  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTHE3_CHANNEL_X0Y45  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTHE3_CHANNEL_X0Y44  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y10  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y8   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y40  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y12  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y40  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y46  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y45  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y44  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y9   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y40  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 0.114ns (2.035%)  route 5.488ns (97.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.948ns = ( 9.348 - 6.400 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.261ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.948ns
    Common Clock Delay      (CCD):    1.209ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.781ns (routing 0.965ns, distribution 1.816ns)
  Clock Net Delay (Destination): 2.619ns (routing 0.880ns, distribution 1.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.781     3.178    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxusrclk_out
    SLICE_X354Y227       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y227       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.292 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/Q
                         net (fo=54, routed)          5.488     8.780    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg1_design_1_aurora_64b66b_1_0_cdc_to_reg[0]
    SLR Crossing[0->1]   
    SLICE_X281Y371       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.619     9.348    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X281Y371       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[1]/C
                         clock pessimism              0.153     9.501    
                         inter-SLR compensation      -0.261     9.240    
                         clock uncertainty           -0.035     9.205    
    SLICE_X281Y371       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     9.121    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 0.114ns (2.035%)  route 5.488ns (97.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.948ns = ( 9.348 - 6.400 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.261ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.948ns
    Common Clock Delay      (CCD):    1.209ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.781ns (routing 0.965ns, distribution 1.816ns)
  Clock Net Delay (Destination): 2.619ns (routing 0.880ns, distribution 1.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.781     3.178    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxusrclk_out
    SLICE_X354Y227       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y227       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.292 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/Q
                         net (fo=54, routed)          5.488     8.780    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg1_design_1_aurora_64b66b_1_0_cdc_to_reg[0]
    SLR Crossing[0->1]   
    SLICE_X281Y371       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.619     9.348    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X281Y371       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/C
                         clock pessimism              0.153     9.501    
                         inter-SLR compensation      -0.261     9.240    
                         clock uncertainty           -0.035     9.205    
    SLICE_X281Y371       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     9.121    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 0.114ns (2.035%)  route 5.488ns (97.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.948ns = ( 9.348 - 6.400 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.261ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.948ns
    Common Clock Delay      (CCD):    1.209ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.781ns (routing 0.965ns, distribution 1.816ns)
  Clock Net Delay (Destination): 2.619ns (routing 0.880ns, distribution 1.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.781     3.178    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxusrclk_out
    SLICE_X354Y227       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y227       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.292 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/Q
                         net (fo=54, routed)          5.488     8.780    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg1_design_1_aurora_64b66b_1_0_cdc_to_reg[0]
    SLR Crossing[0->1]   
    SLICE_X281Y371       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.619     9.348    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X281Y371       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[3]/C
                         clock pessimism              0.153     9.501    
                         inter-SLR compensation      -0.261     9.240    
                         clock uncertainty           -0.035     9.205    
    SLICE_X281Y371       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     9.121    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 0.114ns (2.035%)  route 5.488ns (97.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.948ns = ( 9.348 - 6.400 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.261ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.948ns
    Common Clock Delay      (CCD):    1.209ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.781ns (routing 0.965ns, distribution 1.816ns)
  Clock Net Delay (Destination): 2.619ns (routing 0.880ns, distribution 1.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.781     3.178    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxusrclk_out
    SLICE_X354Y227       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y227       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.292 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/Q
                         net (fo=54, routed)          5.488     8.780    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg1_design_1_aurora_64b66b_1_0_cdc_to_reg[0]
    SLR Crossing[0->1]   
    SLICE_X281Y371       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.619     9.348    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X281Y371       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[0]/C
                         clock pessimism              0.153     9.501    
                         inter-SLR compensation      -0.261     9.240    
                         clock uncertainty           -0.035     9.205    
    SLICE_X281Y371       FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     9.123    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 0.302ns (5.363%)  route 5.329ns (94.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns = ( 9.341 - 6.400 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.260ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.941ns
    Common Clock Delay      (CCD):    1.209ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.781ns (routing 0.965ns, distribution 1.816ns)
  Clock Net Delay (Destination): 2.612ns (routing 0.880ns, distribution 1.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.781     3.178    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxusrclk_out
    SLICE_X354Y227       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y227       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.292 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/Q
                         net (fo=54, routed)          5.302     8.594    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/reset_cbcc_comb_reg[0]
    SLR Crossing[0->1]   
    SLICE_X281Y372       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.188     8.782 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/reset_cbcc_comb_i_1/O
                         net (fo=1, routed)           0.027     8.809    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset_n_0
    SLICE_X281Y372       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.612     9.341    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X281Y372       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg/C
                         clock pessimism              0.153     9.494    
                         inter-SLR compensation      -0.260     9.234    
                         clock uncertainty           -0.035     9.199    
    SLICE_X281Y372       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     9.258    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.114ns (2.341%)  route 4.756ns (97.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 9.075 - 6.400 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.220ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.675ns
    Common Clock Delay      (CCD):    1.209ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.781ns (routing 0.965ns, distribution 1.816ns)
  Clock Net Delay (Destination): 2.346ns (routing 0.880ns, distribution 1.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.781     3.178    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxusrclk_out
    SLICE_X354Y227       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y227       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.292 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/Q
                         net (fo=54, routed)          4.756     8.048    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[4]_0[0]
    SLR Crossing[0->1]   
    SLICE_X300Y366       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.346     9.075    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X300Y366       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[0]/C
                         clock pessimism              0.153     9.228    
                         inter-SLR compensation      -0.220     9.008    
                         clock uncertainty           -0.035     8.973    
    SLICE_X300Y366       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.890    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.114ns (2.341%)  route 4.756ns (97.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 9.075 - 6.400 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.220ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.675ns
    Common Clock Delay      (CCD):    1.209ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.781ns (routing 0.965ns, distribution 1.816ns)
  Clock Net Delay (Destination): 2.346ns (routing 0.880ns, distribution 1.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.781     3.178    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxusrclk_out
    SLICE_X354Y227       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y227       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.292 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/Q
                         net (fo=54, routed)          4.756     8.048    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[4]_0[0]
    SLR Crossing[0->1]   
    SLICE_X300Y366       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.346     9.075    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X300Y366       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[1]/C
                         clock pessimism              0.153     9.228    
                         inter-SLR compensation      -0.220     9.008    
                         clock uncertainty           -0.035     8.973    
    SLICE_X300Y366       FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     8.890    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.114ns (2.341%)  route 4.756ns (97.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 9.075 - 6.400 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.220ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.675ns
    Common Clock Delay      (CCD):    1.209ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.781ns (routing 0.965ns, distribution 1.816ns)
  Clock Net Delay (Destination): 2.346ns (routing 0.880ns, distribution 1.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.781     3.178    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxusrclk_out
    SLICE_X354Y227       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y227       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.292 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/Q
                         net (fo=54, routed)          4.756     8.048    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[4]_0[0]
    SLR Crossing[0->1]   
    SLICE_X300Y366       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.346     9.075    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X300Y366       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[2]/C
                         clock pessimism              0.153     9.228    
                         inter-SLR compensation      -0.220     9.008    
                         clock uncertainty           -0.035     8.973    
    SLICE_X300Y366       FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     8.890    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.114ns (2.341%)  route 4.756ns (97.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 9.075 - 6.400 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.220ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.675ns
    Common Clock Delay      (CCD):    1.209ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.781ns (routing 0.965ns, distribution 1.816ns)
  Clock Net Delay (Destination): 2.346ns (routing 0.880ns, distribution 1.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.781     3.178    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxusrclk_out
    SLICE_X354Y227       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y227       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.292 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/Q
                         net (fo=54, routed)          4.756     8.048    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[4]_0[0]
    SLR Crossing[0->1]   
    SLICE_X300Y366       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.346     9.075    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X300Y366       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[3]/C
                         clock pessimism              0.153     9.228    
                         inter-SLR compensation      -0.220     9.008    
                         clock uncertainty           -0.035     8.973    
    SLICE_X300Y366       FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083     8.890    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.114ns (2.370%)  route 4.696ns (97.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 9.078 - 6.400 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.220ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.678ns
    Common Clock Delay      (CCD):    1.209ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.781ns (routing 0.965ns, distribution 1.816ns)
  Clock Net Delay (Destination): 2.349ns (routing 0.880ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.781     3.178    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxusrclk_out
    SLICE_X354Y227       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y227       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.292 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/Q
                         net (fo=54, routed)          4.696     7.988    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[4]_0[0]
    SLR Crossing[0->1]   
    SLICE_X298Y366       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.349     9.078    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X298Y366       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[4]/C
                         clock pessimism              0.153     9.231    
                         inter-SLR compensation      -0.220     9.011    
                         clock uncertainty           -0.035     8.975    
    SLICE_X298Y366       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084     8.891    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/valid_btf_detect_extend_r_reg[4]
  -------------------------------------------------------------------
                         required time                          8.891    
                         arrival time                          -7.988    
  -------------------------------------------------------------------
                         slack                                  0.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxdata_from_gtx_lane7_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/unscrambled_data_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.065ns (40.625%)  route 0.095ns (59.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      1.285ns (routing 0.500ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.561ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.285     1.403    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X337Y312       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxdata_from_gtx_lane7_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X337Y312       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.452 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxdata_from_gtx_lane7_i_reg[2]/Q
                         net (fo=2, routed)           0.080     1.532    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/descrambler_reg[31]_0[2]
    SLICE_X335Y312       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.016     1.548 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/unscrambled_data_i[2]_i_1__6/O
                         net (fo=1, routed)           0.015     1.563    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/unscrambled_data_i08_out
    SLICE_X335Y312       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/unscrambled_data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.503     1.668    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X335Y312       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/unscrambled_data_i_reg[2]/C
                         clock pessimism             -0.192     1.476    
    SLICE_X335Y312       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.532    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/unscrambled_data_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxheader_to_fifo_lane7_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/srlc32e[33].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.103ns (24.350%)  route 0.320ns (75.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Net Delay (Source):      2.371ns (routing 0.880ns, distribution 1.491ns)
  Clock Net Delay (Destination): 2.681ns (routing 0.965ns, distribution 1.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.371     2.700    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X306Y374       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxheader_to_fifo_lane7_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X306Y374       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     2.803 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxheader_to_fifo_lane7_i_reg[1]/Q
                         net (fo=2, routed)           0.320     3.123    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/raw_data_r_reg[33]_0[1]
    SLICE_X303Y371       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/srlc32e[33].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.681     3.078    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X303Y371       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/srlc32e[33].SRLC32E_inst_1/CLK
                         clock pessimism             -0.232     2.846    
    SLICE_X303Y371       SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.244     3.090    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/srlc32e[33].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -3.090    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.048ns (30.189%)  route 0.111ns (69.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.204ns (routing 0.500ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.561ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.204     1.322    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X298Y365       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X298Y365       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.370 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[20]/Q
                         net (fo=2, routed)           0.111     1.481    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg_n_0_[20]
    SLICE_X297Y366       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.403     1.568    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X297Y366       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[20]/C
                         clock pessimism             -0.176     1.392    
    SLICE_X297Y366       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.448    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/descrambler_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/unscrambled_data_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.079ns (46.471%)  route 0.091ns (53.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      1.293ns (routing 0.500ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.561ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.293     1.411    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X337Y311       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/descrambler_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X337Y311       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.460 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/descrambler_reg[27]/Q
                         net (fo=2, routed)           0.075     1.535    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/p_69_in
    SLICE_X336Y311       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.030     1.565 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/unscrambled_data_i[1]_i_1__6/O
                         net (fo=1, routed)           0.016     1.581    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/unscrambled_data_i04_out
    SLICE_X336Y311       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/unscrambled_data_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.518     1.683    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X336Y311       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/unscrambled_data_i_reg[1]/C
                         clock pessimism             -0.192     1.491    
    SLICE_X336Y311       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.547    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/unscrambled_data_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/wdth_conv_3stage_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[59]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      1.196ns (routing 0.500ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.561ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.196     1.314    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X302Y392       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/wdth_conv_3stage_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X302Y392       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.363 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/wdth_conv_3stage_reg[27]/Q
                         net (fo=2, routed)           0.103     1.466    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[59]
    RAMB36_X9Y78         FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[59]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.453     1.618    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    SLR Crossing[0->1]   
    RAMB36_X9Y78         FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.216     1.402    
    RAMB36_X9Y78         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[59])
                                                      0.029     1.431    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[55]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.048ns (31.169%)  route 0.106ns (68.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      1.377ns (routing 0.500ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.561ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.377     1.495    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X259Y397       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y397       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.543 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[23]/Q
                         net (fo=2, routed)           0.106     1.649    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[55]
    RAMB36_X8Y79         FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[55]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.657     1.822    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    SLR Crossing[0->1]   
    RAMB36_X8Y79         FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.237     1.585    
    RAMB36_X8Y79         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[55])
                                                      0.029     1.614    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/wait_for_wr_en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/wait_for_wr_en_wr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.048ns (32.653%)  route 0.099ns (67.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.310ns (routing 0.500ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.561ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.310     1.428    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X292Y391       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/wait_for_wr_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X292Y391       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.476 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/wait_for_wr_en_reg[1]/Q
                         net (fo=6, routed)           0.099     1.575    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/wait_for_wr_en_reg[1]
    SLICE_X292Y392       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/wait_for_wr_en_wr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.542     1.707    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X292Y392       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/wait_for_wr_en_wr_reg[1]/C
                         clock pessimism             -0.223     1.484    
    SLICE_X292Y392       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.540    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/wait_for_wr_en_wr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxheader_to_fifo_lane2_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[33].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.103ns (15.282%)  route 0.571ns (84.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.304ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.340ns (routing 0.880ns, distribution 1.460ns)
  Clock Net Delay (Destination): 2.907ns (routing 0.965ns, distribution 1.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.340     2.669    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X301Y375       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxheader_to_fifo_lane2_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X301Y375       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     2.772 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxheader_to_fifo_lane2_i_reg[1]/Q
                         net (fo=2, routed)           0.571     3.343    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/raw_data_r_reg[33]_0[1]
    SLICE_X296Y379       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[33].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.907     3.304    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X296Y379       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[33].SRLC32E_inst_1/CLK
                         clock pessimism             -0.240     3.064    
    SLICE_X296Y379       SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.244     3.308    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[33].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/valid_btf_detect_extend_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/valid_btf_detect_extend_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.078ns (47.561%)  route 0.086ns (52.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.215ns (routing 0.500ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.561ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.215     1.333    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X305Y372       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/valid_btf_detect_extend_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X305Y372       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.381 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/valid_btf_detect_extend_r_reg[4]/Q
                         net (fo=2, routed)           0.070     1.451    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/valid_btf_detect_extend_r[4]
    SLICE_X304Y372       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030     1.481 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/valid_btf_detect_extend_r20/O
                         net (fo=1, routed)           0.016     1.497    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/valid_btf_detect_extend_r20_n_0
    SLICE_X304Y372       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/valid_btf_detect_extend_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.417     1.582    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X304Y372       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/valid_btf_detect_extend_r2_reg/C
                         clock pessimism             -0.176     1.406    
    SLICE_X304Y372       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.462    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/valid_btf_detect_extend_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/block_sync_sm_gtx0_i/sh_valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/block_sync_sm_gtx0_i/begin_r_reg/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.078ns (44.571%)  route 0.097ns (55.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.297ns (routing 0.500ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.561ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.297     1.415    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/block_sync_sm_gtx0_i/rxusrclk_out
    SLICE_X355Y236       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/block_sync_sm_gtx0_i/sh_valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y236       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.463 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/block_sync_sm_gtx0_i/sh_valid_r_reg/Q
                         net (fo=7, routed)           0.081     1.544    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/block_sync_sm_gtx0_i/p_1_in[3]
    SLICE_X356Y236       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030     1.574 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/block_sync_sm_gtx0_i/begin_r_i_1__7/O
                         net (fo=1, routed)           0.016     1.590    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/block_sync_sm_gtx0_i/next_begin_c
    SLICE_X356Y236       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/block_sync_sm_gtx0_i/begin_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.515     1.680    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/block_sync_sm_gtx0_i/rxusrclk_out
    SLICE_X356Y236       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/block_sync_sm_gtx0_i/begin_r_reg/C
                         clock pessimism             -0.181     1.499    
    SLICE_X356Y236       FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.555    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/block_sync_sm_gtx0_i/begin_r_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y13  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y13  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y12  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y12  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y11  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y11  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y12  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y12  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y10  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y10  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y9   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y9   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y13  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y13  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y11  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y11  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y10  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y10  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y10  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y10  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y13  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y12  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y11  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y10  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y9   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y8   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.519         0.017       0.502      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.519         0.017       0.502      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         6.400       5.021      BUFG_GT_X0Y62        inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         6.400       5.021      BUFG_GT_X0Y68        inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.358       0.158      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.358       0.158      GTHE3_CHANNEL_X0Y12  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.357       0.159      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.357       0.159      GTHE3_CHANNEL_X0Y13  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.354       0.162      GTHE3_CHANNEL_X0Y11  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.354       0.162      GTHE3_CHANNEL_X0Y8   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.353       0.163      GTHE3_CHANNEL_X0Y10  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.353       0.163      GTHE3_CHANNEL_X0Y9   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.246       0.274      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.245       0.275      GTHE3_CHANNEL_X0Y11  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  aurora_64b66b_1_user_clk_out
  To Clock:  aurora_64b66b_1_user_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][163]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        11.606ns  (logic 0.319ns (2.749%)  route 11.287ns (97.251%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 16.192 - 12.800 ) 
    Source Clock Delay      (SCD):    4.023ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.626ns (routing 0.395ns, distribution 3.231ns)
  Clock Net Delay (Destination): 3.063ns (routing 0.355ns, distribution 2.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.626     4.023    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X140Y355       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y355       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.139 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/Q
                         net (fo=6690, routed)        7.342    11.481    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[3]
    SLICE_X230Y472       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.132    11.613 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][194]_i_3/O
                         net (fo=193, routed)         3.918    15.531    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][194]_i_3_n_0
    SLICE_X190Y410       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071    15.602 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][163]_i_1/O
                         net (fo=1, routed)           0.027    15.629    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1__0[163]
    SLICE_X190Y410       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][163]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.063    16.192    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X190Y410       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][163]/C
                         clock pessimism              0.137    16.329    
                         clock uncertainty           -0.035    16.294    
    SLICE_X190Y410       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    16.353    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][163]
  -------------------------------------------------------------------
                         required time                         16.353    
                         arrival time                         -15.629    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][181]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        11.606ns  (logic 0.318ns (2.740%)  route 11.288ns (97.260%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 16.192 - 12.800 ) 
    Source Clock Delay      (SCD):    4.023ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.626ns (routing 0.395ns, distribution 3.231ns)
  Clock Net Delay (Destination): 3.063ns (routing 0.355ns, distribution 2.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.626     4.023    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X140Y355       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y355       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.139 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/Q
                         net (fo=6690, routed)        7.342    11.481    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[3]
    SLICE_X230Y472       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.132    11.613 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][194]_i_3/O
                         net (fo=193, routed)         3.917    15.530    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][194]_i_3_n_0
    SLICE_X190Y410       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.070    15.600 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][181]_i_1/O
                         net (fo=1, routed)           0.029    15.629    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1__0[181]
    SLICE_X190Y410       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][181]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.063    16.192    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X190Y410       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][181]/C
                         clock pessimism              0.137    16.329    
                         clock uncertainty           -0.035    16.294    
    SLICE_X190Y410       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    16.353    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][181]
  -------------------------------------------------------------------
                         required time                         16.353    
                         arrival time                         -15.629    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[26][155]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        11.560ns  (logic 0.378ns (3.270%)  route 11.182ns (96.730%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 16.148 - 12.800 ) 
    Source Clock Delay      (SCD):    4.023ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.626ns (routing 0.395ns, distribution 3.231ns)
  Clock Net Delay (Destination): 3.019ns (routing 0.355ns, distribution 2.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.626     4.023    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X140Y355       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y355       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.139 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/Q
                         net (fo=6690, routed)        7.317    11.456    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[3]
    SLICE_X230Y469       LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.147    11.603 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[26][189]_i_3/O
                         net (fo=193, routed)         3.836    15.439    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[26][189]_i_3_n_0
    SLICE_X205Y399       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.115    15.554 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[26][155]_i_1/O
                         net (fo=1, routed)           0.029    15.583    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[26][155]_i_1_n_0
    SLICE_X205Y399       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[26][155]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.019    16.148    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X205Y399       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[26][155]/C
                         clock pessimism              0.137    16.285    
                         clock uncertainty           -0.035    16.250    
    SLICE_X205Y399       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    16.309    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[26][155]
  -------------------------------------------------------------------
                         required time                         16.309    
                         arrival time                         -15.583    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[26][146]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        11.558ns  (logic 0.378ns (3.270%)  route 11.180ns (96.730%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 16.148 - 12.800 ) 
    Source Clock Delay      (SCD):    4.023ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.626ns (routing 0.395ns, distribution 3.231ns)
  Clock Net Delay (Destination): 3.019ns (routing 0.355ns, distribution 2.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.626     4.023    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X140Y355       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y355       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.139 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/Q
                         net (fo=6690, routed)        7.317    11.456    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[3]
    SLICE_X230Y469       LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.147    11.603 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[26][189]_i_3/O
                         net (fo=193, routed)         3.836    15.439    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[26][189]_i_3_n_0
    SLICE_X205Y399       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.115    15.554 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[26][146]_i_1/O
                         net (fo=1, routed)           0.027    15.581    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[26][146]_i_1_n_0
    SLICE_X205Y399       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[26][146]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.019    16.148    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X205Y399       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[26][146]/C
                         clock pessimism              0.137    16.285    
                         clock uncertainty           -0.035    16.250    
    SLICE_X205Y399       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    16.309    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[26][146]
  -------------------------------------------------------------------
                         required time                         16.309    
                         arrival time                         -15.581    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][153]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        11.525ns  (logic 0.364ns (3.158%)  route 11.161ns (96.842%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.393ns = ( 16.193 - 12.800 ) 
    Source Clock Delay      (SCD):    4.023ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.626ns (routing 0.395ns, distribution 3.231ns)
  Clock Net Delay (Destination): 3.064ns (routing 0.355ns, distribution 2.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.626     4.023    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X140Y355       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y355       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.139 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/Q
                         net (fo=6690, routed)        7.342    11.481    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[3]
    SLICE_X230Y472       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.132    11.613 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][194]_i_3/O
                         net (fo=193, routed)         3.792    15.405    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][194]_i_3_n_0
    SLICE_X184Y402       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116    15.521 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][153]_i_1/O
                         net (fo=1, routed)           0.027    15.548    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1__0[153]
    SLICE_X184Y402       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][153]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.064    16.193    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X184Y402       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][153]/C
                         clock pessimism              0.137    16.330    
                         clock uncertainty           -0.035    16.295    
    SLICE_X184Y402       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    16.355    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][153]
  -------------------------------------------------------------------
                         required time                         16.355    
                         arrival time                         -15.548    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[26][134]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        11.440ns  (logic 0.333ns (2.911%)  route 11.107ns (97.089%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 16.150 - 12.800 ) 
    Source Clock Delay      (SCD):    4.023ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.626ns (routing 0.395ns, distribution 3.231ns)
  Clock Net Delay (Destination): 3.021ns (routing 0.355ns, distribution 2.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.626     4.023    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X140Y355       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y355       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.139 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/Q
                         net (fo=6690, routed)        7.317    11.456    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[3]
    SLICE_X230Y469       LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.147    11.603 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[26][189]_i_3/O
                         net (fo=193, routed)         3.763    15.366    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[26][189]_i_3_n_0
    SLICE_X205Y404       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070    15.436 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[26][134]_i_1/O
                         net (fo=1, routed)           0.027    15.463    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[26][134]_i_1_n_0
    SLICE_X205Y404       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[26][134]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.021    16.150    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X205Y404       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[26][134]/C
                         clock pessimism              0.137    16.287    
                         clock uncertainty           -0.035    16.252    
    SLICE_X205Y404       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    16.312    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[26][134]
  -------------------------------------------------------------------
                         required time                         16.312    
                         arrival time                         -15.463    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][157]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        11.454ns  (logic 0.319ns (2.785%)  route 11.135ns (97.215%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 16.175 - 12.800 ) 
    Source Clock Delay      (SCD):    4.023ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.626ns (routing 0.395ns, distribution 3.231ns)
  Clock Net Delay (Destination): 3.046ns (routing 0.355ns, distribution 2.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.626     4.023    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X140Y355       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y355       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.139 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/Q
                         net (fo=6690, routed)        7.342    11.481    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[3]
    SLICE_X230Y472       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.132    11.613 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][194]_i_3/O
                         net (fo=193, routed)         3.767    15.380    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][194]_i_3_n_0
    SLICE_X191Y397       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071    15.451 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][157]_i_1/O
                         net (fo=1, routed)           0.026    15.477    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1__0[157]
    SLICE_X191Y397       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][157]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.046    16.175    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X191Y397       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][157]/C
                         clock pessimism              0.137    16.312    
                         clock uncertainty           -0.035    16.277    
    SLICE_X191Y397       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    16.337    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][157]
  -------------------------------------------------------------------
                         required time                         16.337    
                         arrival time                         -15.477    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][156]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        11.453ns  (logic 0.318ns (2.777%)  route 11.135ns (97.223%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 16.175 - 12.800 ) 
    Source Clock Delay      (SCD):    4.023ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.626ns (routing 0.395ns, distribution 3.231ns)
  Clock Net Delay (Destination): 3.046ns (routing 0.355ns, distribution 2.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.626     4.023    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X140Y355       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y355       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.139 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/Q
                         net (fo=6690, routed)        7.342    11.481    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[3]
    SLICE_X230Y472       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.132    11.613 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][194]_i_3/O
                         net (fo=193, routed)         3.766    15.379    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][194]_i_3_n_0
    SLICE_X191Y397       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070    15.449 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][156]_i_1/O
                         net (fo=1, routed)           0.027    15.476    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1__0[156]
    SLICE_X191Y397       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][156]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.046    16.175    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X191Y397       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][156]/C
                         clock pessimism              0.137    16.312    
                         clock uncertainty           -0.035    16.277    
    SLICE_X191Y397       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    16.337    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][156]
  -------------------------------------------------------------------
                         required time                         16.337    
                         arrival time                         -15.476    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][159]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        11.415ns  (logic 0.289ns (2.532%)  route 11.126ns (97.468%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 16.175 - 12.800 ) 
    Source Clock Delay      (SCD):    4.023ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.626ns (routing 0.395ns, distribution 3.231ns)
  Clock Net Delay (Destination): 3.046ns (routing 0.355ns, distribution 2.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.626     4.023    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X140Y355       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y355       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.139 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/Q
                         net (fo=6690, routed)        7.342    11.481    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[3]
    SLICE_X230Y472       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.132    11.613 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][194]_i_3/O
                         net (fo=193, routed)         3.762    15.375    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][194]_i_3_n_0
    SLICE_X191Y397       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.041    15.416 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][159]_i_1/O
                         net (fo=1, routed)           0.022    15.438    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1__0[159]
    SLICE_X191Y397       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][159]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.046    16.175    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X191Y397       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][159]/C
                         clock pessimism              0.137    16.312    
                         clock uncertainty           -0.035    16.277    
    SLICE_X191Y397       FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.059    16.336    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][159]
  -------------------------------------------------------------------
                         required time                         16.336    
                         arrival time                         -15.438    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[30][550]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        11.223ns  (logic 0.433ns (3.858%)  route 10.790ns (96.142%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.218ns = ( 16.018 - 12.800 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.614ns (routing 0.395ns, distribution 3.219ns)
  Clock Net Delay (Destination): 2.889ns (routing 0.355ns, distribution 2.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.614     4.011    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X140Y358       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y358       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.125 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/Q
                         net (fo=9569, routed)        4.996     9.121    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[4]
    SLICE_X196Y398       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     9.252 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[30][577]_i_4/O
                         net (fo=193, routed)         5.767    15.019    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[30][577]_i_4_n_0
    SLICE_X242Y360       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188    15.207 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[30][550]_i_1/O
                         net (fo=1, routed)           0.027    15.234    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[30][550]_i_1_n_0
    SLICE_X242Y360       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[30][550]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.889    16.018    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X242Y360       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[30][550]/C
                         clock pessimism              0.137    16.155    
                         clock uncertainty           -0.035    16.120    
    SLICE_X242Y360       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    16.179    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[30][550]
  -------------------------------------------------------------------
                         required time                         16.179    
                         arrival time                         -15.234    
  -------------------------------------------------------------------
                         slack                                  0.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[134]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[134]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.064ns (38.323%)  route 0.103ns (61.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.178ns (routing 0.206ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.238ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.178     1.296    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X334Y390       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X334Y390       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.345 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[134]/Q
                         net (fo=1, routed)           0.087     1.432    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg_n_0_[134]
    SLICE_X334Y389       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.015     1.447 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[134]_i_1/O
                         net (fo=1, routed)           0.016     1.463    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[134]_i_1_n_0
    SLICE_X334Y389       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.392     1.557    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X334Y389       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[134]/C
                         clock pessimism             -0.183     1.374    
    SLICE_X334Y389       FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.430    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[134]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/scrambler_64b66b_gtx0_lane5_i/scrambler_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/scrambler_64b66b_gtx0_lane5_i/SCRAMBLED_DATA_OUT_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.064ns (41.026%)  route 0.092ns (58.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      1.122ns (routing 0.206ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.238ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.122     1.240    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/scrambler_64b66b_gtx0_lane5_i/SCRAMBLED_DATA_OUT_reg[63]_1
    SLR Crossing[0->1]   
    SLICE_X344Y336       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/scrambler_64b66b_gtx0_lane5_i/scrambler_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X344Y336       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.289 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/scrambler_64b66b_gtx0_lane5_i/scrambler_reg[55]/Q
                         net (fo=3, routed)           0.076     1.365    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/scrambler_64b66b_gtx0_lane5_i/scrambler_reg[57]_0[9]
    SLICE_X345Y336       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     1.380 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/scrambler_64b66b_gtx0_lane5_i/SCRAMBLED_DATA_OUT[61]_i_1__4/O
                         net (fo=1, routed)           0.016     1.396    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/scrambler_64b66b_gtx0_lane5_i/tempData0244_out
    SLICE_X345Y336       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/scrambler_64b66b_gtx0_lane5_i/SCRAMBLED_DATA_OUT_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.325     1.490    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/scrambler_64b66b_gtx0_lane5_i/SCRAMBLED_DATA_OUT_reg[63]_1
    SLR Crossing[0->1]   
    SLICE_X345Y336       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/scrambler_64b66b_gtx0_lane5_i/SCRAMBLED_DATA_OUT_reg[61]/C
                         clock pessimism             -0.186     1.304    
    SLICE_X345Y336       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.360    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/scrambler_64b66b_gtx0_lane5_i/SCRAMBLED_DATA_OUT_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/axi_to_ll_data_i/new_pkt_r_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/in_frame_r_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.064ns (41.026%)  route 0.092ns (58.974%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.231ns (routing 0.206ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.238ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.231     1.349    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/axi_to_ll_data_i/new_pkt_r_reg_1
    SLR Crossing[0->1]   
    SLICE_X328Y351       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/axi_to_ll_data_i/new_pkt_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X328Y351       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.398 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/axi_to_ll_data_i/new_pkt_r_reg/Q
                         net (fo=9, routed)           0.076     1.474    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_control_sm_i/new_pkt_r
    SLICE_X329Y351       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     1.489 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_control_sm_i/in_frame_r_i_1/O
                         net (fo=1, routed)           0.016     1.505    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/in_frame_r_reg_1
    SLICE_X329Y351       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/in_frame_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.436     1.601    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_V_reg[0]_0
    SLR Crossing[0->1]   
    SLICE_X329Y351       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/in_frame_r_reg/C
                         clock pessimism             -0.189     1.412    
    SLICE_X329Y351       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.468    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/in_frame_r_reg
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_reg[437]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_6_i/sym_gen_i/TX_DATA_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.063ns (23.507%)  route 0.205ns (76.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      1.229ns (routing 0.206ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.238ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.229     1.347    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_V_reg[0]_0
    SLR Crossing[0->1]   
    SLICE_X327Y363       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_reg[437]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y363       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.395 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_reg[437]/Q
                         net (fo=1, routed)           0.189     1.584    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_control_sm_i/TX_DATA_reg[51][22]
    SLICE_X332Y352       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     1.599 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_control_sm_i/TX_DATA[50]_i_1__5/O
                         net (fo=1, routed)           0.016     1.615    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_6_i/sym_gen_i/TX_DATA_reg[63]_1[2]
    SLICE_X332Y352       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_6_i/sym_gen_i/TX_DATA_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.452     1.617    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_6_i/sym_gen_i/stg5_reg_1
    SLR Crossing[0->1]   
    SLICE_X332Y352       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_6_i/sym_gen_i/TX_DATA_reg[50]/C
                         clock pessimism             -0.095     1.522    
    SLICE_X332Y352       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.578    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_6_i/sym_gen_i/TX_DATA_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[108]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[108]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.064ns (43.243%)  route 0.084ns (56.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      1.233ns (routing 0.206ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.459ns (routing 0.238ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.233     1.351    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X325Y366       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X325Y366       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.400 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[108]/Q
                         net (fo=1, routed)           0.068     1.468    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg_n_0_[108]
    SLICE_X325Y365       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     1.483 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[108]_i_1/O
                         net (fo=1, routed)           0.016     1.499    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[108]_i_1_n_0
    SLICE_X325Y365       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.459     1.624    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X325Y365       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[108]/C
                         clock pessimism             -0.219     1.405    
    SLICE_X325Y365       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.461    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[301].SRLC32E_inst/D
                            (rising edge-triggered cell SRL16E clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.048ns (22.857%)  route 0.162ns (77.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      1.429ns (routing 0.206ns, distribution 1.223ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.238ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.429     1.547    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_3_i/sym_dec_i/rx_na_idles_cntr_reg[4]_0
    SLR Crossing[0->1]   
    SLICE_X266Y390       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X266Y390       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.595 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[26]/Q
                         net (fo=1, routed)           0.162     1.757    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/rx_pe_data_i[218]
    SLICE_X266Y394       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[301].SRLC32E_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.678     1.843    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg_inv_0
    SLR Crossing[0->1]   
    SLICE_X266Y394       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[301].SRLC32E_inst/CLK
                         clock pessimism             -0.244     1.599    
    SLICE_X266Y394       SRL16E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.120     1.719    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[301].SRLC32E_inst
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_0_i/sym_dec_i/RX_DATA_REG_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.048ns (25.263%)  route 0.142ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Net Delay (Source):      1.441ns (routing 0.206ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.238ns, distribution 1.461ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.441     1.559    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_0_i/sym_dec_i/remote_rdy_cntr_reg[0]_0
    SLR Crossing[0->1]   
    SLICE_X259Y370       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_0_i/sym_dec_i/RX_DATA_REG_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y370       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.607 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_0_i/sym_dec_i/RX_DATA_REG_reg[40]/Q
                         net (fo=1, routed)           0.142     1.749    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_0_i/sym_dec_i/rxdata_s[16]
    SLICE_X260Y372       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.699     1.864    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_0_i/sym_dec_i/remote_rdy_cntr_reg[0]_0
    SLR Crossing[0->1]   
    SLICE_X260Y372       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_reg[47]/C
                         clock pessimism             -0.209     1.655    
    SLICE_X260Y372       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     1.711    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_D_reg[423]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[416]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.103ns (26.963%)  route 0.279ns (73.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.608ns
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Net Delay (Source):      2.767ns (routing 0.355ns, distribution 2.412ns)
  Clock Net Delay (Destination): 3.211ns (routing 0.395ns, distribution 2.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.767     3.096    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg_inv_0
    SLR Crossing[0->1]   
    SLICE_X253Y382       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_D_reg[423]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X253Y382       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.103     3.199 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_D_reg[423]/Q
                         net (fo=1, routed)           0.279     3.478    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/RX_TDATA[416]
    SLICE_X251Y384       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[416]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.211     3.608    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X251Y384       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[416]/C
                         clock pessimism             -0.277     3.331    
    SLICE_X251Y384       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.108     3.439    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[416]
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_D_reg[477]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[474]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      1.430ns (routing 0.206ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.238ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.430     1.548    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg_inv_0
    SLR Crossing[0->1]   
    SLICE_X265Y391       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_D_reg[477]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X265Y391       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.597 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_D_reg[477]/Q
                         net (fo=1, routed)           0.129     1.726    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/RX_TDATA[474]
    SLICE_X262Y391       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[474]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.676     1.841    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X262Y391       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[474]/C
                         clock pessimism             -0.210     1.631    
    SLICE_X262Y391       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.687    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[474]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/global_logic_i/channel_init_sm_i/en_chan_sync_flop_i/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/SRLC32E_inst_0/D
                            (rising edge-triggered cell SRLC32E clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.104ns (20.968%)  route 0.392ns (79.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Net Delay (Source):      2.754ns (routing 0.355ns, distribution 2.399ns)
  Clock Net Delay (Destination): 3.101ns (routing 0.395ns, distribution 2.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.754     3.083    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/global_logic_i/channel_init_sm_i/CHANNEL_UP_RX_IF_reg_1
    SLR Crossing[0->1]   
    SLICE_X276Y372       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/global_logic_i/channel_init_sm_i/en_chan_sync_flop_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X276Y372       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104     3.187 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/global_logic_i/channel_init_sm_i/en_chan_sync_flop_i/Q
                         net (fo=9, routed)           0.392     3.579    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/ENCHANSYNC
    SLICE_X272Y374       SRLC32E                                      r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/SRLC32E_inst_0/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       3.101     3.498    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/s_level_out_d5_reg
    SLR Crossing[0->1]   
    SLICE_X272Y374       SRLC32E                                      r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/SRLC32E_inst_0/CLK
                         clock pessimism             -0.278     3.220    
    SLICE_X272Y374       SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.320     3.540    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/SRLC32E_inst_0
  -------------------------------------------------------------------
                         required time                         -3.540    
                         arrival time                           3.579    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aurora_64b66b_1_user_clk_out
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y74         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y73         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y77         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y78         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X9Y78         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y79         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y75         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y76         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         12.800      11.684     SLICE_X352Y237       inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         12.800      11.684     SLICE_X352Y237       inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_1_i/lane_init_sm_i/SRLC32E_inst_0/CLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y73         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y78         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y74         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y74         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X9Y78         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X9Y78         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y77         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y78         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y76         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y73         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y73         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y77         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y79         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y75         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y76         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y76         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y78         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y75         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y74         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y74         inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.350       0.225      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.350       0.225      GTHE3_CHANNEL_X0Y12  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.349       0.226      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.349       0.226      GTHE3_CHANNEL_X0Y13  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.348       0.227      GTHE3_CHANNEL_X0Y11  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.348       0.227      GTHE3_CHANNEL_X0Y8   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.347       0.228      GTHE3_CHANNEL_X0Y10  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.347       0.228      GTHE3_CHANNEL_X0Y9   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.247       0.667      GTHE3_CHANNEL_X0Y12  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.246       0.668      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxheadervalid_lane4_i_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.000ns (24.808%)  route 3.031ns (75.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 9.781 - 6.400 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.268ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.381ns
    Common Clock Delay      (CCD):    1.595ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.305ns (routing 1.384ns, distribution 1.921ns)
  Clock Net Delay (Destination): 3.052ns (routing 1.266ns, distribution 1.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.305     3.702    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                                r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXHEADERVALID[0])
                                                      1.000     4.702 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXHEADERVALID[0]
                         net (fo=1, routed)           3.031     7.733    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_rxheadervalid_lane4_i
    SLR Crossing[2->1]   
    SLICE_X346Y597       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxheadervalid_lane4_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.052     9.781    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X346Y597       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxheadervalid_lane4_i_reg/C
                         clock pessimism              0.186     9.967    
                         inter-SLR compensation      -0.268     9.699    
                         clock uncertainty           -0.035     9.664    
    SLICE_X346Y597       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     9.724    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxheadervalid_lane4_i_reg
  -------------------------------------------------------------------
                         required time                          9.724    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_lane4_i_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.995ns (24.708%)  route 3.032ns (75.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 9.781 - 6.400 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.268ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.381ns
    Common Clock Delay      (CCD):    1.595ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.305ns (routing 1.384ns, distribution 1.921ns)
  Clock Net Delay (Destination): 3.052ns (routing 1.266ns, distribution 1.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.305     3.702    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                                r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATAVALID[0])
                                                      0.995     4.697 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATAVALID[0]
                         net (fo=1, routed)           3.032     7.729    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_rxdatavalid_lane4_i
    SLR Crossing[2->1]   
    SLICE_X346Y597       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_lane4_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.052     9.781    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X346Y597       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_lane4_i_reg/C
                         clock pessimism              0.186     9.967    
                         inter-SLR compensation      -0.268     9.699    
                         clock uncertainty           -0.035     9.664    
    SLICE_X346Y597       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     9.724    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_lane4_i_reg
  -------------------------------------------------------------------
                         required time                          9.724    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.114ns (3.201%)  route 3.447ns (96.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 9.591 - 6.400 ) 
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.239ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.191ns
    Common Clock Delay      (CCD):    1.595ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.385ns (routing 1.384ns, distribution 2.001ns)
  Clock Net Delay (Destination): 2.862ns (routing 1.266ns, distribution 1.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.385     3.782    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X346Y593       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X346Y593       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.896 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i_reg/Q
                         net (fo=33, routed)          3.447     7.343    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i
    SLR Crossing[1->2]   
    SLICE_X315Y638       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        2.862     9.591    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLICE_X315Y638       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[3]/C
                         clock pessimism              0.186     9.777    
                         inter-SLR compensation      -0.239     9.538    
                         clock uncertainty           -0.035     9.502    
    SLICE_X315Y638       FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047     9.455    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[3]
  -------------------------------------------------------------------
                         required time                          9.455    
                         arrival time                          -7.343    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxheadervalid_lane5_i_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 1.000ns (26.267%)  route 2.807ns (73.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 9.781 - 6.400 ) 
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.268ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.381ns
    Common Clock Delay      (CCD):    1.595ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.296ns (routing 1.384ns, distribution 1.912ns)
  Clock Net Delay (Destination): 3.052ns (routing 1.266ns, distribution 1.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.296     3.693    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[1]
    GTHE3_CHANNEL_X0Y46  GTHE3_CHANNEL                                r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y46  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXHEADERVALID[0])
                                                      1.000     4.693 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXHEADERVALID[0]
                         net (fo=1, routed)           2.807     7.500    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_rxheadervalid_lane5_i
    SLR Crossing[2->1]   
    SLICE_X346Y597       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxheadervalid_lane5_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.052     9.781    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X346Y597       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxheadervalid_lane5_i_reg/C
                         clock pessimism              0.186     9.967    
                         inter-SLR compensation      -0.268     9.699    
                         clock uncertainty           -0.035     9.664    
    SLICE_X346Y597       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     9.725    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxheadervalid_lane5_i_reg
  -------------------------------------------------------------------
                         required time                          9.725    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.114ns (3.368%)  route 3.271ns (96.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 9.589 - 6.400 ) 
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.239ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.189ns
    Common Clock Delay      (CCD):    1.595ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.385ns (routing 1.384ns, distribution 2.001ns)
  Clock Net Delay (Destination): 2.860ns (routing 1.266ns, distribution 1.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.385     3.782    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X346Y593       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X346Y593       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.896 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i_reg/Q
                         net (fo=33, routed)          3.271     7.167    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i
    SLR Crossing[1->2]   
    SLICE_X313Y637       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        2.860     9.589    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLICE_X313Y637       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[29]/C
                         clock pessimism              0.186     9.775    
                         inter-SLR compensation      -0.239     9.536    
                         clock uncertainty           -0.035     9.501    
    SLICE_X313Y637       FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050     9.451    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[29]
  -------------------------------------------------------------------
                         required time                          9.451    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.114ns (3.373%)  route 3.266ns (96.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 9.589 - 6.400 ) 
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.239ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.189ns
    Common Clock Delay      (CCD):    1.595ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.385ns (routing 1.384ns, distribution 2.001ns)
  Clock Net Delay (Destination): 2.860ns (routing 1.266ns, distribution 1.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.385     3.782    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X346Y593       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X346Y593       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.896 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i_reg/Q
                         net (fo=33, routed)          3.266     7.162    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i
    SLR Crossing[1->2]   
    SLICE_X313Y637       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        2.860     9.589    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLICE_X313Y637       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[23]/C
                         clock pessimism              0.186     9.775    
                         inter-SLR compensation      -0.239     9.536    
                         clock uncertainty           -0.035     9.501    
    SLICE_X313Y637       FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     9.454    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.454    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.114ns (3.371%)  route 3.268ns (96.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.193ns = ( 9.593 - 6.400 ) 
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.240ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.193ns
    Common Clock Delay      (CCD):    1.595ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.385ns (routing 1.384ns, distribution 2.001ns)
  Clock Net Delay (Destination): 2.864ns (routing 1.266ns, distribution 1.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.385     3.782    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X346Y593       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X346Y593       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.896 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i_reg/Q
                         net (fo=33, routed)          3.268     7.164    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i
    SLR Crossing[1->2]   
    SLICE_X314Y637       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        2.864     9.593    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLICE_X314Y637       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[16]/C
                         clock pessimism              0.186     9.779    
                         inter-SLR compensation      -0.240     9.539    
                         clock uncertainty           -0.035     9.504    
    SLICE_X314Y637       FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     9.457    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[16]
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/valid_btf_detect_extend_r_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.114ns (3.381%)  route 3.258ns (96.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 9.274 - 6.400 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.332ns (routing 1.384ns, distribution 1.948ns)
  Clock Net Delay (Destination): 2.545ns (routing 1.266ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.332     3.729    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X340Y591       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y591       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.843 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/Q
                         net (fo=54, routed)          3.258     7.101    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/valid_btf_detect_extend_r_reg[4]_0[0]
    SLICE_X264Y559       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/valid_btf_detect_extend_r_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        2.545     9.274    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X264Y559       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/valid_btf_detect_extend_r_reg[4]/C
                         clock pessimism              0.255     9.529    
                         clock uncertainty           -0.035     9.493    
    SLICE_X264Y559       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     9.410    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/valid_btf_detect_extend_r_reg[4]
  -------------------------------------------------------------------
                         required time                          9.410    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.114ns (3.522%)  route 3.123ns (96.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.180ns = ( 9.580 - 6.400 ) 
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.238ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.180ns
    Common Clock Delay      (CCD):    1.595ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.385ns (routing 1.384ns, distribution 2.001ns)
  Clock Net Delay (Destination): 2.851ns (routing 1.266ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.385     3.782    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X346Y593       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X346Y593       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.896 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i_reg/Q
                         net (fo=33, routed)          3.123     7.019    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i
    SLR Crossing[1->2]   
    SLICE_X313Y635       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        2.851     9.580    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLICE_X313Y635       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[4]/C
                         clock pessimism              0.186     9.766    
                         inter-SLR compensation      -0.238     9.528    
                         clock uncertainty           -0.035     9.493    
    SLICE_X313Y635       FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050     9.443    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[4]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                          -7.019    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_lane6_i_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.995ns (27.578%)  route 2.613ns (72.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 9.781 - 6.400 ) 
    Source Clock Delay      (SCD):    3.687ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.268ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.381ns
    Common Clock Delay      (CCD):    1.595ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.290ns (routing 1.384ns, distribution 1.906ns)
  Clock Net Delay (Destination): 3.052ns (routing 1.266ns, distribution 1.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.290     3.687    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[2]
    GTHE3_CHANNEL_X0Y45  GTHE3_CHANNEL                                r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y45  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATAVALID[0])
                                                      0.995     4.682 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXDATAVALID[0]
                         net (fo=1, routed)           2.613     7.295    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_rxdatavalid_lane6_i
    SLR Crossing[2->1]   
    SLICE_X346Y597       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_lane6_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.052     9.781    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X346Y597       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_lane6_i_reg/C
                         clock pessimism              0.186     9.967    
                         inter-SLR compensation      -0.268     9.699    
                         clock uncertainty           -0.035     9.664    
    SLICE_X346Y597       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     9.723    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_lane6_i_reg
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  2.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/wdth_conv_2stage_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[3]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.049ns (32.886%)  route 0.100ns (67.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.313ns (routing 0.703ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.786ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.313     1.431    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X259Y582       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/wdth_conv_2stage_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y582       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.480 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/wdth_conv_2stage_reg[3]/Q
                         net (fo=2, routed)           0.100     1.580    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[3]
    RAMB36_X8Y116        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.580     1.745    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    SLR Crossing[2->1]   
    RAMB36_X8Y116        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.226     1.519    
    RAMB36_X8Y116        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[3])
                                                      0.029     1.548    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane6_i/descrambler_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane6_i/unscrambled_data_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.079ns (46.471%)  route 0.091ns (53.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.322ns (routing 0.703ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.786ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.322     1.440    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane6_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X269Y589       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane6_i/descrambler_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X269Y589       FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.489 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane6_i/descrambler_reg[30]/Q
                         net (fo=2, routed)           0.075     1.564    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane6_i/p_78_in
    SLICE_X267Y589       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030     1.594 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane6_i/unscrambled_data_i[4]_i_1__5/O
                         net (fo=1, routed)           0.016     1.610    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane6_i/unscrambled_data_i016_out
    SLICE_X267Y589       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane6_i/unscrambled_data_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.542     1.707    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane6_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X267Y589       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane6_i/unscrambled_data_i_reg[4]/C
                         clock pessimism             -0.185     1.522    
    SLICE_X267Y589       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.578    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane6_i/unscrambled_data_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/wdth_conv_2stage_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[6]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.048ns (23.301%)  route 0.158ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.307ns (routing 0.703ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.786ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.307     1.425    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X263Y561       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/wdth_conv_2stage_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X263Y561       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.473 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/wdth_conv_2stage_reg[6]/Q
                         net (fo=2, routed)           0.158     1.631    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[6]
    RAMB36_X8Y112        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.587     1.752    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    SLR Crossing[2->1]   
    RAMB36_X8Y112        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.185     1.567    
    RAMB36_X8Y112        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[6])
                                                      0.029     1.596    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/wdth_conv_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/new_do_wr_en_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.063ns (35.000%)  route 0.117ns (65.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.291ns (routing 0.703ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.786ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.291     1.409    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X259Y570       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/wdth_conv_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y570       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.457 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/wdth_conv_count_reg[1]/Q
                         net (fo=4, routed)           0.103     1.560    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/bit80_prsnt
    SLICE_X258Y570       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.015     1.575 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/new_do_wr_en_i_1__0/O
                         net (fo=1, routed)           0.014     1.589    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/new_do_wr_en_i_1__0_n_0
    SLICE_X258Y570       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/new_do_wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.518     1.683    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X258Y570       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/new_do_wr_en_reg/C
                         clock pessimism             -0.185     1.498    
    SLICE_X258Y570       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.554    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/new_do_wr_en_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/descrambler_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.079ns (45.665%)  route 0.094ns (54.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.324ns (routing 0.703ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.786ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.324     1.442    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X272Y589       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/descrambler_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y589       FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.491 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/descrambler_reg[30]/Q
                         net (fo=2, routed)           0.078     1.569    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/p_78_in
    SLICE_X271Y589       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030     1.599 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i[23]_i_1__3/O
                         net (fo=1, routed)           0.016     1.615    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/tempData[8]
    SLICE_X271Y589       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.543     1.708    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X271Y589       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[23]/C
                         clock pessimism             -0.185     1.523    
    SLICE_X271Y589       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.579    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DINP[3]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.049ns (21.973%)  route 0.174ns (78.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      1.401ns (routing 0.703ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.786ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.401     1.519    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X224Y593       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y593       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.568 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[35]/Q
                         net (fo=1, routed)           0.174     1.742    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[67]
    RAMB36_X7Y118        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DINP[3]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.704     1.869    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    SLR Crossing[2->1]   
    RAMB36_X7Y118        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.192     1.677    
    RAMB36_X7Y118        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DINP[3])
                                                      0.029     1.706    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/wdth_conv_2stage_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[27]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Net Delay (Source):      1.307ns (routing 0.703ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.786ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.307     1.425    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X259Y564       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/wdth_conv_2stage_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y564       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.474 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/wdth_conv_2stage_reg[27]/Q
                         net (fo=2, routed)           0.129     1.603    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[27]
    RAMB36_X8Y112        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.587     1.752    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    SLR Crossing[2->1]   
    RAMB36_X8Y112        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.215     1.537    
    RAMB36_X8Y112        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[27])
                                                      0.029     1.566    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/descrambler_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.079ns (45.402%)  route 0.095ns (54.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.324ns (routing 0.703ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.786ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.324     1.442    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X272Y589       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/descrambler_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y589       FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.491 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/descrambler_reg[30]/Q
                         net (fo=2, routed)           0.079     1.570    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/p_78_in
    SLICE_X271Y589       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.030     1.600 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i[4]_i_1__3/O
                         net (fo=1, routed)           0.016     1.616    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i016_out
    SLICE_X271Y589       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.543     1.708    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X271Y589       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[4]/C
                         clock pessimism             -0.185     1.523    
    SLICE_X271Y589       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.579    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/raw_data_r_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/wdth_conv_1stage_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.048ns (24.490%)  route 0.148ns (75.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.357ns (routing 0.703ns, distribution 0.654ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.786ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.357     1.475    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X249Y590       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/raw_data_r_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X249Y590       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.523 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/raw_data_r_r_reg[18]/Q
                         net (fo=2, routed)           0.148     1.671    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/raw_data_r_r_reg_n_0_[18]
    SLICE_X243Y590       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/wdth_conv_1stage_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.606     1.771    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X243Y590       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/wdth_conv_1stage_reg[18]/C
                         clock pessimism             -0.194     1.577    
    SLICE_X243Y590       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.633    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/wdth_conv_1stage_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/wdth_conv_2stage_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[5]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.048ns (30.968%)  route 0.107ns (69.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.313ns (routing 0.703ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.786ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.313     1.431    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X259Y582       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/wdth_conv_2stage_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y582       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.479 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/wdth_conv_2stage_reg[5]/Q
                         net (fo=2, routed)           0.107     1.586    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[5]
    RAMB36_X8Y116        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.580     1.745    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    SLR Crossing[2->1]   
    RAMB36_X8Y116        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.226     1.519    
    RAMB36_X8Y116        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[5])
                                                      0.029     1.548    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y40  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y40  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y46  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y46  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y44  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y44  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y40  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y46  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y45  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y44  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.519         0.017       0.502      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.519         0.017       0.502      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         6.400       5.021      BUFG_GT_X0Y284       inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         6.400       5.021      BUFG_GT_X0Y278       inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.318       0.198      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.318       0.198      GTHE3_CHANNEL_X0Y44  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.317       0.199      GTHE3_CHANNEL_X0Y46  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.317       0.199      GTHE3_CHANNEL_X0Y45  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.312       0.204      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.312       0.204      GTHE3_CHANNEL_X0Y40  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.311       0.205      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.311       0.205      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.222       0.298      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.222       0.298      GTHE3_CHANNEL_X0Y44  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  aurora_64b66b_0_user_clk_out
  To Clock:  aurora_64b66b_0_user_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rx_data_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[3][169]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        12.141ns  (logic 0.714ns (5.881%)  route 11.427ns (94.119%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns = ( 15.798 - 12.800 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.980ns (routing 0.334ns, distribution 2.646ns)
  Clock Net Delay (Destination): 2.669ns (routing 0.299ns, distribution 2.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.980     3.377    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X226Y571       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rx_data_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y571       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.491 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rx_data_sel_reg[0]/Q
                         net (fo=116, routed)         0.905     4.396    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[0][194]_0[0]
    SLICE_X223Y580       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     4.528 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[31][127]_i_2/O
                         net (fo=169, routed)         1.031     5.559    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[31][127]_i_2_n_0
    SLICE_X207Y571       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     5.630 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_cnt[7]_i_6/O
                         net (fo=129, routed)         1.785     7.415    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/p_2_in[577]
    SLICE_X158Y556       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.131     7.546 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[25][577]_i_4/O
                         net (fo=123, routed)         2.305     9.851    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[25][577]_i_4_n_0
    SLICE_X95Y565        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.075     9.926 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[3][577]_i_3/O
                         net (fo=200, routed)         2.049    11.975    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[3][577]_i_3_n_0
    SLICE_X157Y531       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191    12.166 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[3][577]_i_1/O
                         net (fo=532, routed)         3.352    15.518    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[3][577]_i_1_n_0
    SLICE_X224Y594       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[3][169]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.669    15.798    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X224Y594       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[3][169]/C
                         clock pessimism              0.266    16.064    
                         clock uncertainty           -0.035    16.028    
    SLICE_X224Y594       FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    15.981    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[3][169]
  -------------------------------------------------------------------
                         required time                         15.981    
                         arrival time                         -15.518    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[13][34]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        11.484ns  (logic 0.290ns (2.525%)  route 11.194ns (97.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 15.815 - 12.800 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.556ns (routing 0.334ns, distribution 3.222ns)
  Clock Net Delay (Destination): 2.686ns (routing 0.299ns, distribution 2.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       3.556     3.953    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X72Y581        FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y581        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.070 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/Q
                         net (fo=8818, routed)       10.736    14.806    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[4]
    SLICE_X207Y507       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.173    14.979 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[13][34]_i_1/O
                         net (fo=2, routed)           0.458    15.437    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[13]_7[34]
    SLICE_X208Y506       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[13][34]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.686    15.815    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X208Y506       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[13][34]/C
                         clock pessimism              0.129    15.944    
                         clock uncertainty           -0.035    15.909    
    SLICE_X208Y506       FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    15.970    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[13][34]
  -------------------------------------------------------------------
                         required time                         15.970    
                         arrival time                         -15.437    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[14][123]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        11.475ns  (logic 0.158ns (1.377%)  route 11.317ns (98.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 15.811 - 12.800 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.556ns (routing 0.334ns, distribution 3.222ns)
  Clock Net Delay (Destination): 2.682ns (routing 0.299ns, distribution 2.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       3.556     3.953    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X72Y581        FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y581        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.070 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/Q
                         net (fo=8818, routed)       10.932    15.002    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[4]
    SLICE_X207Y508       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041    15.043 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[14][123]_i_1/O
                         net (fo=2, routed)           0.385    15.428    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[14]_3[123]
    SLICE_X208Y508       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[14][123]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.682    15.811    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X208Y508       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[14][123]/C
                         clock pessimism              0.129    15.940    
                         clock uncertainty           -0.035    15.905    
    SLICE_X208Y508       FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    15.965    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[14][123]
  -------------------------------------------------------------------
                         required time                         15.965    
                         arrival time                         -15.428    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rx_data_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[3][172]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        12.077ns  (logic 0.714ns (5.912%)  route 11.363ns (94.088%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 15.810 - 12.800 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.980ns (routing 0.334ns, distribution 2.646ns)
  Clock Net Delay (Destination): 2.681ns (routing 0.299ns, distribution 2.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.980     3.377    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X226Y571       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rx_data_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y571       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.491 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rx_data_sel_reg[0]/Q
                         net (fo=116, routed)         0.905     4.396    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[0][194]_0[0]
    SLICE_X223Y580       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     4.528 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[31][127]_i_2/O
                         net (fo=169, routed)         1.031     5.559    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[31][127]_i_2_n_0
    SLICE_X207Y571       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     5.630 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_cnt[7]_i_6/O
                         net (fo=129, routed)         1.785     7.415    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/p_2_in[577]
    SLICE_X158Y556       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.131     7.546 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[25][577]_i_4/O
                         net (fo=123, routed)         2.305     9.851    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[25][577]_i_4_n_0
    SLICE_X95Y565        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.075     9.926 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[3][577]_i_3/O
                         net (fo=200, routed)         2.049    11.975    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[3][577]_i_3_n_0
    SLICE_X157Y531       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191    12.166 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[3][577]_i_1/O
                         net (fo=532, routed)         3.288    15.454    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[3][577]_i_1_n_0
    SLICE_X222Y594       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[3][172]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.681    15.810    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X222Y594       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[3][172]/C
                         clock pessimism              0.266    16.076    
                         clock uncertainty           -0.035    16.040    
    SLICE_X222Y594       FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047    15.993    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[3][172]
  -------------------------------------------------------------------
                         required time                         15.993    
                         arrival time                         -15.454    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[9][34]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        11.480ns  (logic 0.189ns (1.646%)  route 11.291ns (98.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 15.819 - 12.800 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.556ns (routing 0.334ns, distribution 3.222ns)
  Clock Net Delay (Destination): 2.690ns (routing 0.299ns, distribution 2.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       3.556     3.953    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X72Y581        FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y581        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.070 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/Q
                         net (fo=8818, routed)       10.822    14.892    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[4]
    SLICE_X207Y506       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.072    14.964 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[9][34]_i_1/O
                         net (fo=2, routed)           0.469    15.433    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[9]_0[34]
    SLICE_X207Y505       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[9][34]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.690    15.819    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X207Y505       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[9][34]/C
                         clock pessimism              0.129    15.948    
                         clock uncertainty           -0.035    15.913    
    SLICE_X207Y505       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    15.976    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[9][34]
  -------------------------------------------------------------------
                         required time                         15.976    
                         arrival time                         -15.433    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rx_data_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[3][76]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        11.877ns  (logic 0.590ns (4.968%)  route 11.287ns (95.032%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 15.761 - 12.800 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.980ns (routing 0.334ns, distribution 2.646ns)
  Clock Net Delay (Destination): 2.632ns (routing 0.299ns, distribution 2.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.980     3.377    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X226Y571       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rx_data_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y571       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.491 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rx_data_sel_reg[0]/Q
                         net (fo=116, routed)         0.905     4.396    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[0][194]_0[0]
    SLICE_X223Y580       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     4.528 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[31][127]_i_2/O
                         net (fo=169, routed)         1.031     5.559    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[31][127]_i_2_n_0
    SLICE_X207Y571       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     5.630 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_cnt[7]_i_6/O
                         net (fo=129, routed)         1.785     7.415    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/p_2_in[577]
    SLICE_X158Y556       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.131     7.546 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[25][577]_i_4/O
                         net (fo=123, routed)         2.130     9.676    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[25][577]_i_4_n_0
    SLICE_X90Y564        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071     9.747 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[3][577]_i_3/O
                         net (fo=200, routed)         2.122    11.869    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[3][577]_i_3_n_0
    SLICE_X150Y534       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071    11.940 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[3][577]_i_1/O
                         net (fo=532, routed)         3.314    15.254    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[3][577]_i_1_n_0
    SLICE_X227Y482       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[3][76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.632    15.761    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X227Y482       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[3][76]/C
                         clock pessimism              0.129    15.890    
                         clock uncertainty           -0.035    15.855    
    SLICE_X227Y482       FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    15.808    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[3][76]
  -------------------------------------------------------------------
                         required time                         15.808    
                         arrival time                         -15.254    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[13][34]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        11.456ns  (logic 0.290ns (2.531%)  route 11.166ns (97.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 15.814 - 12.800 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.556ns (routing 0.334ns, distribution 3.222ns)
  Clock Net Delay (Destination): 2.685ns (routing 0.299ns, distribution 2.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       3.556     3.953    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X72Y581        FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y581        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.070 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/Q
                         net (fo=8818, routed)       10.736    14.806    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[4]
    SLICE_X207Y507       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.173    14.979 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[13][34]_i_1/O
                         net (fo=2, routed)           0.430    15.409    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[13]_7[34]
    SLICE_X207Y507       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[13][34]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.685    15.814    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X207Y507       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[13][34]/C
                         clock pessimism              0.129    15.943    
                         clock uncertainty           -0.035    15.908    
    SLICE_X207Y507       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    15.969    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[13][34]
  -------------------------------------------------------------------
                         required time                         15.969    
                         arrival time                         -15.409    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[14][123]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        11.424ns  (logic 0.158ns (1.383%)  route 11.266ns (98.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 15.816 - 12.800 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.556ns (routing 0.334ns, distribution 3.222ns)
  Clock Net Delay (Destination): 2.687ns (routing 0.299ns, distribution 2.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       3.556     3.953    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X72Y581        FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y581        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.070 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/Q
                         net (fo=8818, routed)       10.932    15.002    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[4]
    SLICE_X207Y508       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041    15.043 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[14][123]_i_1/O
                         net (fo=2, routed)           0.334    15.377    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[14]_3[123]
    SLICE_X207Y506       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[14][123]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.687    15.816    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X207Y506       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[14][123]/C
                         clock pessimism              0.129    15.945    
                         clock uncertainty           -0.035    15.910    
    SLICE_X207Y506       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    15.970    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[14][123]
  -------------------------------------------------------------------
                         required time                         15.970    
                         arrival time                         -15.377    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rx_data_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[3][85]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        11.770ns  (logic 0.590ns (5.013%)  route 11.180ns (94.987%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 15.709 - 12.800 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.980ns (routing 0.334ns, distribution 2.646ns)
  Clock Net Delay (Destination): 2.580ns (routing 0.299ns, distribution 2.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.980     3.377    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X226Y571       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rx_data_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y571       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.491 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rx_data_sel_reg[0]/Q
                         net (fo=116, routed)         0.905     4.396    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[0][194]_0[0]
    SLICE_X223Y580       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     4.528 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[31][127]_i_2/O
                         net (fo=169, routed)         1.031     5.559    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[31][127]_i_2_n_0
    SLICE_X207Y571       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     5.630 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_cnt[7]_i_6/O
                         net (fo=129, routed)         1.785     7.415    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/p_2_in[577]
    SLICE_X158Y556       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.131     7.546 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[25][577]_i_4/O
                         net (fo=123, routed)         2.130     9.676    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[25][577]_i_4_n_0
    SLICE_X90Y564        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071     9.747 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[3][577]_i_3/O
                         net (fo=200, routed)         2.122    11.869    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[3][577]_i_3_n_0
    SLICE_X150Y534       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071    11.940 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[3][577]_i_1/O
                         net (fo=532, routed)         3.207    15.147    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[3][577]_i_1_n_0
    SLICE_X242Y498       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[3][85]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.580    15.709    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X242Y498       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[3][85]/C
                         clock pessimism              0.129    15.838    
                         clock uncertainty           -0.035    15.803    
    SLICE_X242Y498       FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    15.756    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[3][85]
  -------------------------------------------------------------------
                         required time                         15.756    
                         arrival time                         -15.147    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[24][383]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        11.651ns  (logic 0.249ns (2.137%)  route 11.402ns (97.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 16.175 - 12.800 ) 
    Source Clock Delay      (SCD):    3.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.553ns (routing 0.334ns, distribution 3.219ns)
  Clock Net Delay (Destination): 3.046ns (routing 0.299ns, distribution 2.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       3.553     3.950    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X72Y578        FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y578        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.067 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[3]/Q
                         net (fo=6165, routed)        6.286    10.353    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[3]
    SLICE_X197Y519       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132    10.485 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[24][577]_i_1/O
                         net (fo=532, routed)         5.116    15.601    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[24][577]_i_1_n_0
    SLICE_X84Y536        FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[24][383]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       3.046    16.175    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X84Y536        FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[24][383]/C
                         clock pessimism              0.129    16.304    
                         clock uncertainty           -0.035    16.269    
    SLICE_X84Y536        FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.050    16.219    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[24][383]
  -------------------------------------------------------------------
                         required time                         16.219    
                         arrival time                         -15.601    
  -------------------------------------------------------------------
                         slack                                  0.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[29][243]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.063ns (21.141%)  route 0.235ns (78.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Net Delay (Source):      1.477ns (routing 0.173ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.201ns, distribution 1.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.477     1.595    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X151Y546       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y546       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.643 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[5]/Q
                         net (fo=24633, routed)       0.219     1.862    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/p_1_in_0[0]
    SLICE_X152Y538       LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     1.877 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[29][243]_i_1/O
                         net (fo=1, routed)           0.016     1.893    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[29][243]_i_1_n_0
    SLICE_X152Y538       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[29][243]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.729     1.894    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X152Y538       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[29][243]/C
                         clock pessimism             -0.088     1.806    
    SLICE_X152Y538       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.862    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[29][243]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[7][251]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.063ns (20.724%)  route 0.241ns (79.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Net Delay (Source):      1.477ns (routing 0.173ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.201ns, distribution 1.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.477     1.595    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X151Y546       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y546       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.643 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[5]/Q
                         net (fo=24633, routed)       0.225     1.868    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/p_1_in_0[0]
    SLICE_X150Y538       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     1.883 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[7][251]_i_1/O
                         net (fo=1, routed)           0.016     1.899    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[7][251]_i_1_n_0
    SLICE_X150Y538       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[7][251]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.733     1.898    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[2->1]   
    SLICE_X150Y538       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[7][251]/C
                         clock pessimism             -0.088     1.810    
    SLICE_X150Y538       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.866    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0_reg[7][251]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[14]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.049ns (26.923%)  route 0.133ns (73.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.961ns (routing 0.173ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.201ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       0.961     1.079    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[63]_1
    SLICE_X355Y650       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y650       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.128 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[14]/Q
                         net (fo=1, routed)           0.133     1.261    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[14]
    GTHE3_CHANNEL_X0Y43  GTHE3_CHANNEL                                r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.080     1.245    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y43  GTHE3_CHANNEL                                r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.167     1.078    
    GTHE3_CHANNEL_X0Y43  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[14])
                                                      0.150     1.228    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[27]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.049ns (22.581%)  route 0.168ns (77.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      0.950ns (routing 0.173ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.201ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       0.950     1.068    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[63]_1
    SLICE_X354Y635       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y635       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.117 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[27]/Q
                         net (fo=1, routed)           0.168     1.285    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[91]
    GTHE3_CHANNEL_X0Y42  GTHE3_CHANNEL                                r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.067     1.232    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X0Y42  GTHE3_CHANNEL                                r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.168     1.064    
    GTHE3_CHANNEL_X0Y42  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[27])
                                                      0.187     1.251    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[25]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.049ns (23.223%)  route 0.162ns (76.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      0.949ns (routing 0.173ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.201ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       0.949     1.067    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[63]_1
    SLICE_X356Y634       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y634       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.116 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[25]/Q
                         net (fo=1, routed)           0.162     1.278    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[89]
    GTHE3_CHANNEL_X0Y42  GTHE3_CHANNEL                                r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[25]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.067     1.232    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X0Y42  GTHE3_CHANNEL                                r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.168     1.064    
    GTHE3_CHANNEL_X0Y42  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[25])
                                                      0.180     1.244    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[13]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.049ns (24.873%)  route 0.148ns (75.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      0.947ns (routing 0.173ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.201ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       0.947     1.065    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[63]_1
    SLICE_X353Y633       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y633       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.114 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[13]/Q
                         net (fo=1, routed)           0.148     1.262    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[77]
    GTHE3_CHANNEL_X0Y42  GTHE3_CHANNEL                                r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.067     1.232    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X0Y42  GTHE3_CHANNEL                                r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.168     1.064    
    GTHE3_CHANNEL_X0Y42  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[13])
                                                      0.164     1.228    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/RX_PE_DATA_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[17].SRLC32E_inst/D
                            (rising edge-triggered cell SRL16E clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.103ns (24.760%)  route 0.313ns (75.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      2.642ns (routing 0.299ns, distribution 2.343ns)
  Clock Net Delay (Destination): 2.978ns (routing 0.334ns, distribution 2.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.642     2.971    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/rx_na_idles_cntr_reg[4]_0
    SLR Crossing[2->1]   
    SLICE_X238Y578       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/RX_PE_DATA_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X238Y578       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.074 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/RX_PE_DATA_reg[54]/Q
                         net (fo=1, routed)           0.313     3.387    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/rx_pe_data_i[502]
    SLICE_X234Y577       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[17].SRLC32E_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.978     3.375    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg_inv_0
    SLR Crossing[2->1]   
    SLICE_X234Y577       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[17].SRLC32E_inst/CLK
                         clock pessimism             -0.266     3.109    
    SLICE_X234Y577       SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.244     3.353    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[17].SRLC32E_inst
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.387    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[22]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.048ns (24.870%)  route 0.145ns (75.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.965ns (routing 0.173ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.201ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       0.965     1.083    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[63]_1
    SLICE_X354Y651       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y651       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.131 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[22]/Q
                         net (fo=1, routed)           0.145     1.276    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[22]
    GTHE3_CHANNEL_X0Y43  GTHE3_CHANNEL                                r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[22]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.080     1.245    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y43  GTHE3_CHANNEL                                r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.167     1.078    
    GTHE3_CHANNEL_X0Y43  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[22])
                                                      0.164     1.242    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/RX_DATA_REG_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/RX_PE_DATA_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.048ns (25.397%)  route 0.141ns (74.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.318ns (routing 0.173ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.201ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.318     1.436    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/rx_na_idles_cntr_reg[4]_0
    SLR Crossing[2->1]   
    SLICE_X241Y579       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/RX_DATA_REG_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X241Y579       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.484 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/RX_DATA_REG_reg[32]/Q
                         net (fo=1, routed)           0.141     1.625    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/rxdata_s[24]
    SLICE_X239Y579       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/RX_PE_DATA_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.565     1.730    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/rx_na_idles_cntr_reg[4]_0
    SLR Crossing[2->1]   
    SLICE_X239Y579       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/RX_PE_DATA_reg[39]/C
                         clock pessimism             -0.196     1.534    
    SLICE_X239Y579       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.590    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/RX_PE_DATA_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/RX_PE_DATA_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[35].SRLC32E_inst/D
                            (rising edge-triggered cell SRL16E clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.103ns (23.953%)  route 0.327ns (76.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      2.636ns (routing 0.299ns, distribution 2.337ns)
  Clock Net Delay (Destination): 2.985ns (routing 0.334ns, distribution 2.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.636     2.965    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/rx_na_idles_cntr_reg[4]_0
    SLR Crossing[2->1]   
    SLICE_X241Y578       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/RX_PE_DATA_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X241Y578       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.068 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/RX_PE_DATA_reg[36]/Q
                         net (fo=1, routed)           0.327     3.395    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/rx_pe_data_i[484]
    SLICE_X234Y573       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[35].SRLC32E_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.985     3.382    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg_inv_0
    SLR Crossing[2->1]   
    SLICE_X234Y573       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[35].SRLC32E_inst/CLK
                         clock pessimism             -0.266     3.116    
    SLICE_X234Y573       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.360    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[35].SRLC32E_inst
  -------------------------------------------------------------------
                         required time                         -3.360    
                         arrival time                           3.395    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aurora_64b66b_0_user_clk_out
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y115        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y113        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y112        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y111        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X7Y117        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X7Y118        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y117        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y116        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         12.800      11.684     SLICE_X278Y578       inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         12.800      11.684     SLICE_X278Y569       inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_1_i/lane_init_sm_i/SRLC32E_inst_0/CLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X7Y118        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y113        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y111        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X7Y117        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y117        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y116        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X7Y117        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X7Y118        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y115        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y115        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y112        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y111        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y117        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y117        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y115        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y115        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y113        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y112        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X7Y117        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y113        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.326       0.249      GTHE3_CHANNEL_X0Y45  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.326       0.249      GTHE3_CHANNEL_X0Y44  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.325       0.250      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.324       0.251      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.324       0.251      GTHE3_CHANNEL_X0Y40  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.324       0.251      GTHE3_CHANNEL_X0Y46  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.323       0.252      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.323       0.252      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.226       0.688      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.226       0.688      GTHE3_CHANNEL_X0Y44  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.417ns (17.874%)  route 1.916ns (82.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 36.348 - 33.000 ) 
    Source Clock Delay      (SCD):    4.108ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.002ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.002ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.273     4.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X327Y498       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y498       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     4.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.075     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X329Y513       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     5.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.277     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X330Y515       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     5.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.564     6.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X327Y511       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.173    35.173    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.100    36.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X327Y511       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism              0.604    36.952    
                         clock uncertainty           -0.035    36.917    
    SLICE_X327Y511       RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.404    36.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         36.513    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 30.072    

Slack (MET) :             30.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.417ns (17.874%)  route 1.916ns (82.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 36.348 - 33.000 ) 
    Source Clock Delay      (SCD):    4.108ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.002ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.002ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.273     4.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X327Y498       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y498       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     4.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.075     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X329Y513       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     5.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.277     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X330Y515       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     5.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.564     6.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X327Y511       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.173    35.173    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.100    36.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X327Y511       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism              0.604    36.952    
                         clock uncertainty           -0.035    36.917    
    SLICE_X327Y511       RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.404    36.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         36.513    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 30.072    

Slack (MET) :             30.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.417ns (17.874%)  route 1.916ns (82.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 36.348 - 33.000 ) 
    Source Clock Delay      (SCD):    4.108ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.002ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.002ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.273     4.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X327Y498       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y498       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     4.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.075     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X329Y513       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     5.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.277     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X330Y515       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     5.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.564     6.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X327Y511       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.173    35.173    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.100    36.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X327Y511       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
                         clock pessimism              0.604    36.952    
                         clock uncertainty           -0.035    36.917    
    SLICE_X327Y511       RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.404    36.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB
  -------------------------------------------------------------------
                         required time                         36.513    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 30.072    

Slack (MET) :             30.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.417ns (17.874%)  route 1.916ns (82.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 36.348 - 33.000 ) 
    Source Clock Delay      (SCD):    4.108ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.002ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.002ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.273     4.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X327Y498       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y498       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     4.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.075     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X329Y513       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     5.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.277     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X330Y515       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     5.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.564     6.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X327Y511       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.173    35.173    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.100    36.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X327Y511       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
                         clock pessimism              0.604    36.952    
                         clock uncertainty           -0.035    36.917    
    SLICE_X327Y511       RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.404    36.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         36.513    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 30.072    

Slack (MET) :             30.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.417ns (17.874%)  route 1.916ns (82.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 36.348 - 33.000 ) 
    Source Clock Delay      (SCD):    4.108ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.002ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.002ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.273     4.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X327Y498       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y498       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     4.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.075     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X329Y513       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     5.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.277     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X330Y515       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     5.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.564     6.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X327Y511       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.173    35.173    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.100    36.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X327Y511       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
                         clock pessimism              0.604    36.952    
                         clock uncertainty           -0.035    36.917    
    SLICE_X327Y511       RAMD32 (Setup_C5LUT_SLICEM_CLK_WE)
                                                     -0.404    36.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC
  -------------------------------------------------------------------
                         required time                         36.513    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 30.072    

Slack (MET) :             30.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.417ns (17.874%)  route 1.916ns (82.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 36.348 - 33.000 ) 
    Source Clock Delay      (SCD):    4.108ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.002ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.002ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.273     4.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X327Y498       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y498       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     4.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.075     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X329Y513       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     5.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.277     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X330Y515       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     5.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.564     6.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X327Y511       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.173    35.173    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.100    36.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X327Y511       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
                         clock pessimism              0.604    36.952    
                         clock uncertainty           -0.035    36.917    
    SLICE_X327Y511       RAMD32 (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.404    36.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         36.513    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 30.072    

Slack (MET) :             30.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.417ns (17.874%)  route 1.916ns (82.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 36.348 - 33.000 ) 
    Source Clock Delay      (SCD):    4.108ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.002ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.002ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.273     4.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X327Y498       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y498       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     4.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.075     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X329Y513       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     5.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.277     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X330Y515       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     5.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.564     6.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X327Y511       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.173    35.173    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.100    36.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X327Y511       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
                         clock pessimism              0.604    36.952    
                         clock uncertainty           -0.035    36.917    
    SLICE_X327Y511       RAMD32 (Setup_D5LUT_SLICEM_CLK_WE)
                                                     -0.404    36.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD
  -------------------------------------------------------------------
                         required time                         36.513    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 30.072    

Slack (MET) :             30.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.417ns (17.874%)  route 1.916ns (82.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 36.348 - 33.000 ) 
    Source Clock Delay      (SCD):    4.108ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.002ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.002ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.273     4.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X327Y498       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y498       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     4.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.075     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X329Y513       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     5.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.277     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X330Y515       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     5.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.564     6.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X327Y511       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.173    35.173    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.100    36.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X327Y511       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
                         clock pessimism              0.604    36.952    
                         clock uncertainty           -0.035    36.917    
    SLICE_X327Y511       RAMD32 (Setup_D6LUT_SLICEM_CLK_WE)
                                                     -0.404    36.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         36.513    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 30.072    

Slack (MET) :             30.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.417ns (17.874%)  route 1.916ns (82.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 36.348 - 33.000 ) 
    Source Clock Delay      (SCD):    4.108ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.002ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.002ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.273     4.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X327Y498       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y498       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     4.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.075     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X329Y513       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     5.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.277     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X330Y515       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     5.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.564     6.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X327Y511       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.173    35.173    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.100    36.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X327Y511       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
                         clock pessimism              0.604    36.952    
                         clock uncertainty           -0.035    36.917    
    SLICE_X327Y511       RAMD32 (Setup_E5LUT_SLICEM_CLK_WE)
                                                     -0.404    36.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME
  -------------------------------------------------------------------
                         required time                         36.513    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 30.072    

Slack (MET) :             30.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.417ns (17.874%)  route 1.916ns (82.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 36.348 - 33.000 ) 
    Source Clock Delay      (SCD):    4.108ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.002ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.002ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.273     4.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X327Y498       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y498       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     4.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.075     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X329Y513       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     5.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.277     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X330Y515       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     5.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.564     6.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X327Y511       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.173    35.173    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.100    36.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X327Y511       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK
                         clock pessimism              0.604    36.952    
                         clock uncertainty           -0.035    36.917    
    SLICE_X327Y511       RAMD32 (Setup_E6LUT_SLICEM_CLK_WE)
                                                     -0.404    36.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1
  -------------------------------------------------------------------
                         required time                         36.513    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 30.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.064ns (34.043%)  route 0.124ns (65.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.560ns (routing 0.002ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.659ns (routing 0.002ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.560     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X325Y481       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X325Y481       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/Q
                         net (fo=5, routed)           0.108     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[7]
    SLICE_X327Y482       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.015     2.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.016     2.093    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X327Y482       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.659     2.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X327Y482       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism             -0.458     1.995    
    SLICE_X327Y482       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.064ns (31.527%)  route 0.139ns (68.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.533ns (routing 0.002ns, distribution 0.531ns)
  Clock Net Delay (Destination): 0.647ns (routing 0.002ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.533     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X326Y506       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X326Y506       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/Q
                         net (fo=1, routed)           0.123     2.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2[2]
    SLICE_X327Y502       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.016     2.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1/O
                         net (fo=1, routed)           0.016     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1_n_0
    SLICE_X327Y502       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.647     2.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X327Y502       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
                         clock pessimism             -0.458     1.983    
    SLICE_X327Y502       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.063ns (33.158%)  route 0.127ns (66.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.559ns (routing 0.002ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.002ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.559     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X326Y481       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X326Y481       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/Q
                         net (fo=4, routed)           0.113     2.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[3]
    SLICE_X327Y482       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.015     2.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.014     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X327Y482       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.657     2.451    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X327Y482       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism             -0.458     1.993    
    SLICE_X327Y482       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     2.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.063ns (44.056%)  route 0.080ns (55.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Net Delay (Source):      0.563ns (routing 0.002ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.665ns (routing 0.002ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.563     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X330Y489       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X330Y489       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/Q
                         net (fo=1, routed)           0.068     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[19]
    SLICE_X330Y489       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.015     2.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[18]_i_1/O
                         net (fo=1, routed)           0.012     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[18]_i_1_n_0
    SLICE_X330Y489       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.665     2.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X330Y489       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]/C
                         clock pessimism             -0.509     1.950    
    SLICE_X330Y489       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.048ns (24.490%)  route 0.148ns (75.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.549ns (routing 0.002ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.653ns (routing 0.002ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.549     1.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X324Y482       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X324Y482       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.942 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/Q
                         net (fo=2, routed)           0.148     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[18]
    SLICE_X325Y481       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.653     2.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X325Y481       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/C
                         clock pessimism             -0.458     1.989    
    SLICE_X325Y481       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.094ns (63.946%)  route 0.053ns (36.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Net Delay (Source):      0.559ns (routing 0.002ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.660ns (routing 0.002ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.559     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X326Y481       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X326Y481       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/Q
                         net (fo=2, routed)           0.037     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[6]
    SLICE_X326Y481       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     2.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.016     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[5]_i_1_n_0
    SLICE_X326Y481       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.660     2.454    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X326Y481       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/C
                         clock pessimism             -0.506     1.948    
    SLICE_X326Y481       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.078ns (47.273%)  route 0.087ns (52.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Net Delay (Source):      0.546ns (routing 0.002ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.654ns (routing 0.002ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.546     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X323Y480       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X323Y480       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/Q
                         net (fo=3, routed)           0.072     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[26]
    SLICE_X323Y481       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.030     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[25]_i_1/O
                         net (fo=1, routed)           0.015     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[25]_i_1_n_0
    SLICE_X323Y481       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.654     2.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X323Y481       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/C
                         clock pessimism             -0.496     1.952    
    SLICE_X323Y481       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Net Delay (Source):      0.567ns (routing 0.002ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.002ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.567     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X327Y484       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y484       FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/Q
                         net (fo=2, routed)           0.033     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[9]
    SLICE_X327Y484       LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     2.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[9]_i_1/O
                         net (fo=1, routed)           0.012     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[9]
    SLICE_X327Y484       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.666     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X327Y484       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C
                         clock pessimism             -0.543     1.917    
    SLICE_X327Y484       FDSE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.094ns (51.934%)  route 0.087ns (48.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.531ns (routing 0.002ns, distribution 0.529ns)
  Clock Net Delay (Destination): 0.617ns (routing 0.002ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.531     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X322Y513       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X322Y513       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/Q
                         net (fo=1, routed)           0.071     1.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[4]
    SLICE_X323Y513       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.045     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[3]_i_1/O
                         net (fo=1, routed)           0.016     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_12
    SLICE_X323Y513       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.617     2.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X323Y513       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C
                         clock pessimism             -0.458     1.953    
    SLICE_X323Y513       FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.063ns (57.798%)  route 0.046ns (42.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Net Delay (Source):      0.547ns (routing 0.002ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.636ns (routing 0.002ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.547     1.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X328Y501       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X328Y501       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.032     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[1]
    SLICE_X328Y501       LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.015     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__1/O
                         net (fo=1, routed)           0.014     2.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__1_n_0
    SLICE_X328Y501       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.636     2.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X328Y501       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/C
                         clock pessimism             -0.534     1.896    
    SLICE_X328Y501       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X1Y192   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X327Y512  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  aurora_64b66b_1_user_clk_out
  To Clock:  AXI_CLK

Setup :          618  Failing Endpoints,  Worst Slack       -0.847ns,  Total Violation     -169.380ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.847ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[6][163]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[195]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.906ns  (logic 0.680ns (23.400%)  route 2.226ns (76.600%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y432                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[6][163]/C
    SLICE_X195Y432       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[6][163]/Q
                         net (fo=1, routed)           0.249     0.363    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[6]__0[163]
    SLICE_X195Y433       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.134     0.497 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[387]_i_5/O
                         net (fo=1, routed)           0.273     0.770    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[387]_i_5_n_0
    SLICE_X194Y434       LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     0.842 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[387]_i_4/O
                         net (fo=5, routed)           0.561     1.403    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_rcnt_reg[2]_0[163]
    SLICE_X204Y435       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.132     1.535 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[323]_i_2/O
                         net (fo=3, routed)           0.430     1.965    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[195]_1
    SLICE_X210Y434       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.070     2.035 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[195]_i_3/O
                         net (fo=2, routed)           0.393     2.428    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[195]_i_3_n_0
    SLICE_X204Y434       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.040     2.468 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[195]_i_4/O
                         net (fo=1, routed)           0.293     2.761    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[195]_i_4_n_0
    SLICE_X208Y434       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.118     2.879 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[195]_i_1/O
                         net (fo=1, routed)           0.027     2.906    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[195]
    SLICE_X208Y434       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[195]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X208Y434       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[195]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -2.906    
  -------------------------------------------------------------------
                         slack                                 -0.847    

Slack (VIOLATED) :        -0.767ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[5][243]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[243]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.827ns  (logic 0.594ns (21.012%)  route 2.233ns (78.988%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y428                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[5][243]/C
    SLICE_X183Y428       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[5][243]/Q
                         net (fo=1, routed)           0.213     0.327    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[5]__0[243]
    SLICE_X184Y428       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.174     0.501 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[467]_i_5/O
                         net (fo=1, routed)           0.210     0.711    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[467]_i_5_n_0
    SLICE_X184Y425       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     0.827 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[467]_i_4/O
                         net (fo=5, routed)           0.738     1.565    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_rcnt_reg[2]_0[243]
    SLICE_X208Y422       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.040     1.605 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[371]_i_2/O
                         net (fo=2, routed)           0.226     1.831    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[371]_i_2_n_0
    SLICE_X210Y422       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.040     1.871 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata[243]_i_3/O
                         net (fo=2, routed)           0.447     2.318    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[243]_0
    SLICE_X206Y423       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     2.358 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[243]_i_2/O
                         net (fo=1, routed)           0.372     2.730    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[243]_i_2_n_0
    SLICE_X210Y422       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     2.800 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[243]_i_1/O
                         net (fo=1, routed)           0.027     2.827    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[243]
    SLICE_X210Y422       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[243]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X210Y422       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060     2.060    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[243]
  -------------------------------------------------------------------
                         required time                          2.060    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                 -0.767    

Slack (VIOLATED) :        -0.707ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[0][24]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.767ns  (logic 0.773ns (27.936%)  route 1.994ns (72.064%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y434                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[0][24]/C
    SLICE_X216Y434       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[0][24]/Q
                         net (fo=1, routed)           0.257     0.374    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/data0[24]
    SLICE_X216Y439       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.137     0.511 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata[216]_i_11/O
                         net (fo=1, routed)           0.389     0.900    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata[216]_i_11_n_0
    SLICE_X214Y434       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.069     0.969 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata[216]_i_5/O
                         net (fo=10, routed)          0.405     1.374    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wstrb_change_reg[63]_0[24]
    SLICE_X209Y427       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.136     1.510 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[184]_i_6/O
                         net (fo=2, routed)           0.199     1.709    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[184]_i_6_n_0
    SLICE_X209Y428       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.071     1.780 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[56]_i_3/O
                         net (fo=2, routed)           0.392     2.172    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[56]_i_3_n_0
    SLICE_X205Y428       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173     2.345 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[56]_i_4/O
                         net (fo=1, routed)           0.325     2.670    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[56]_i_4_n_0
    SLICE_X206Y425       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     2.740 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[56]_i_1/O
                         net (fo=1, routed)           0.027     2.767    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[56]
    SLICE_X206Y425       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X206Y425       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060     2.060    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[56]
  -------------------------------------------------------------------
                         required time                          2.060    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 -0.707    

Slack (VIOLATED) :        -0.695ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[2][164]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[164]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.754ns  (logic 0.911ns (33.079%)  route 1.843ns (66.921%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y456                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[2][164]/C
    SLICE_X202Y456       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[2][164]/Q
                         net (fo=1, routed)           0.272     0.386    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[2]__0[164]
    SLICE_X201Y454       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.136     0.522 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[388]_i_6/O
                         net (fo=1, routed)           0.215     0.737    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[388]_i_6_n_0
    SLICE_X201Y454       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.190     0.927 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[388]_i_4/O
                         net (fo=5, routed)           0.608     1.535    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_rcnt_reg[2]_0[164]
    SLICE_X208Y445       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.119     1.654 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[292]_i_2/O
                         net (fo=3, routed)           0.151     1.805    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[164]_1
    SLICE_X208Y444       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.119     1.924 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[164]_i_3/O
                         net (fo=2, routed)           0.266     2.190    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[164]_i_3_n_0
    SLICE_X206Y444       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.115     2.305 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[164]_i_4/O
                         net (fo=1, routed)           0.304     2.609    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[164]_i_4_n_0
    SLICE_X209Y444       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.118     2.727 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[164]_i_1/O
                         net (fo=1, routed)           0.027     2.754    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[164]
    SLICE_X209Y444       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X209Y444       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[164]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                 -0.695    

Slack (VIOLATED) :        -0.682ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[5][97]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[193]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.742ns  (logic 0.774ns (28.228%)  route 1.968ns (71.772%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y450                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[5][97]/C
    SLICE_X216Y450       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[5][97]/Q
                         net (fo=1, routed)           0.280     0.394    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[5]__0[97]
    SLICE_X214Y450       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.173     0.567 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[321]_i_4/O
                         net (fo=1, routed)           0.137     0.704    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[321]_i_4_n_0
    SLICE_X213Y450       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     0.819 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[321]_i_3/O
                         net (fo=5, routed)           0.691     1.510    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_rcnt_reg[2]_0[97]
    SLICE_X205Y444       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     1.582 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[321]_i_2/O
                         net (fo=3, routed)           0.335     1.917    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[193]_1
    SLICE_X206Y441       LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.072     1.989 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[193]_i_3/O
                         net (fo=2, routed)           0.269     2.258    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[193]_i_3_n_0
    SLICE_X204Y440       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     2.298 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[193]_i_4/O
                         net (fo=1, routed)           0.229     2.527    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[193]_i_4_n_0
    SLICE_X206Y441       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     2.715 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[193]_i_1/O
                         net (fo=1, routed)           0.027     2.742    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[193]
    SLICE_X206Y441       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[193]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X206Y441       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060     2.060    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[193]
  -------------------------------------------------------------------
                         required time                          2.060    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 -0.682    

Slack (VIOLATED) :        -0.677ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][113]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[209]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.736ns  (logic 0.733ns (26.791%)  route 2.003ns (73.209%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y420                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][113]/C
    SLICE_X218Y420       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][113]/Q
                         net (fo=1, routed)           0.244     0.358    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3]__0[113]
    SLICE_X215Y421       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.530 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[337]_i_5/O
                         net (fo=1, routed)           0.143     0.673    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[337]_i_5_n_0
    SLICE_X215Y423       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.069     0.742 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[337]_i_3/O
                         net (fo=5, routed)           0.587     1.329    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_rcnt_reg[2]_0[113]
    SLICE_X206Y424       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     1.444 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[337]_i_2/O
                         net (fo=3, routed)           0.274     1.718    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[209]_1
    SLICE_X208Y424       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.074     1.792 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[209]_i_3/O
                         net (fo=2, routed)           0.348     2.140    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[209]_i_3_n_0
    SLICE_X203Y424       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.115     2.255 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[209]_i_4/O
                         net (fo=1, routed)           0.380     2.635    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[209]_i_4_n_0
    SLICE_X209Y425       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.074     2.709 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[209]_i_1/O
                         net (fo=1, routed)           0.027     2.736    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[209]
    SLICE_X209Y425       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[209]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X209Y425       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[209]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -2.736    
  -------------------------------------------------------------------
                         slack                                 -0.677    

Slack (VIOLATED) :        -0.663ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[2][6]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[230]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.722ns  (logic 0.659ns (24.210%)  route 2.063ns (75.790%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y449                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[2][6]/C
    SLICE_X212Y449       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[2][6]/Q
                         net (fo=1, routed)           0.234     0.348    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[2]__0[6]
    SLICE_X213Y449       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     0.478 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata[198]_i_11/O
                         net (fo=1, routed)           0.336     0.814    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata[198]_i_11_n_0
    SLICE_X211Y446       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.074     0.888 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata[198]_i_5/O
                         net (fo=10, routed)          0.690     1.578    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_rcnt_reg[2]_0[6]
    SLICE_X203Y435       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     1.618 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata[230]_i_5/O
                         net (fo=3, routed)           0.150     1.768    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wacc_reg[1]_rep__3_2
    SLICE_X202Y435       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     1.883 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata[230]_i_3/O
                         net (fo=2, routed)           0.293     2.176    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[230]_0
    SLICE_X199Y435       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     2.292 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[230]_i_2/O
                         net (fo=1, routed)           0.331     2.623    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[230]_i_2_n_0
    SLICE_X202Y434       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.070     2.693 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[230]_i_1/O
                         net (fo=1, routed)           0.029     2.722    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[230]
    SLICE_X202Y434       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[230]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X202Y434       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[230]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                 -0.663    

Slack (VIOLATED) :        -0.661ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[5][97]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[161]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.720ns  (logic 0.798ns (29.338%)  route 1.922ns (70.662%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y450                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[5][97]/C
    SLICE_X216Y450       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[5][97]/Q
                         net (fo=1, routed)           0.280     0.394    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[5]__0[97]
    SLICE_X214Y450       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.173     0.567 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[321]_i_4/O
                         net (fo=1, routed)           0.137     0.704    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[321]_i_4_n_0
    SLICE_X213Y450       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     0.819 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[321]_i_3/O
                         net (fo=5, routed)           0.701     1.520    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_rcnt_reg[2]_0[97]
    SLICE_X206Y443       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     1.561 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[289]_i_2/O
                         net (fo=3, routed)           0.411     1.972    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[161]_1
    SLICE_X212Y443       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.040     2.012 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[161]_i_3/O
                         net (fo=2, routed)           0.163     2.175    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[161]_i_3_n_0
    SLICE_X212Y441       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     2.360 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[161]_i_4/O
                         net (fo=1, routed)           0.201     2.561    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[161]_i_4_n_0
    SLICE_X213Y441       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.130     2.691 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[161]_i_1/O
                         net (fo=1, routed)           0.029     2.720    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[161]
    SLICE_X213Y441       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[161]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X213Y441       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[161]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -2.720    
  -------------------------------------------------------------------
                         slack                                 -0.661    

Slack (VIOLATED) :        -0.649ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[6][227]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[227]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.708ns  (logic 0.729ns (26.920%)  route 1.979ns (73.080%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y445                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[6][227]/C
    SLICE_X181Y445       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[6][227]/Q
                         net (fo=1, routed)           0.275     0.389    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[6]__0[227]
    SLICE_X182Y448       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.115     0.504 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[451]_i_5/O
                         net (fo=1, routed)           0.231     0.735    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[451]_i_5_n_0
    SLICE_X182Y443       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     0.850 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[451]_i_4/O
                         net (fo=5, routed)           0.719     1.569    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_rcnt_reg[2]_0[227]
    SLICE_X203Y436       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.115     1.684 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[355]_i_2/O
                         net (fo=2, routed)           0.280     1.964    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[355]_i_2_n_0
    SLICE_X205Y435       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.040     2.004 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata[227]_i_3/O
                         net (fo=2, routed)           0.230     2.234    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[227]_0
    SLICE_X203Y437       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     2.349 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[227]_i_2/O
                         net (fo=1, routed)           0.217     2.566    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[227]_i_2_n_0
    SLICE_X206Y437       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     2.681 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[227]_i_1/O
                         net (fo=1, routed)           0.027     2.708    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[227]
    SLICE_X206Y437       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[227]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X206Y437       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[227]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -2.708    
  -------------------------------------------------------------------
                         slack                                 -0.649    

Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[7][13]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.675ns  (logic 0.855ns (31.963%)  route 1.820ns (68.037%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y452                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[7][13]/C
    SLICE_X208Y452       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[7][13]/Q
                         net (fo=1, routed)           0.325     0.439    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[7]__0[13]
    SLICE_X207Y450       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     0.571 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata[205]_i_10/O
                         net (fo=1, routed)           0.206     0.777    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata[205]_i_10_n_0
    SLICE_X207Y450       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     0.962 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata[205]_i_5/O
                         net (fo=10, routed)          0.584     1.546    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wstrb_change_reg[63]_0[13]
    SLICE_X199Y446       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.115     1.661 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[173]_i_6/O
                         net (fo=2, routed)           0.223     1.884    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[173]_i_6_n_0
    SLICE_X196Y446       LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     1.925 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[45]_i_3/O
                         net (fo=2, routed)           0.242     2.167    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[45]_i_3_n_0
    SLICE_X195Y446       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.136     2.303 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[45]_i_4/O
                         net (fo=1, routed)           0.213     2.516    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[45]_i_4_n_0
    SLICE_X197Y447       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     2.648 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[45]_i_1/O
                         net (fo=1, routed)           0.027     2.675    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata[45]
    SLICE_X197Y447       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X197Y447       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060     2.060    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_reg[45]
  -------------------------------------------------------------------
                         required time                          2.060    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                 -0.615    





---------------------------------------------------------------------------------------------------
From Clock:  aurora_64b66b_0_user_clk_out
  To Clock:  AXI_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[2][141]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[141]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.485ns  (logic 0.329ns (22.155%)  route 1.156ns (77.845%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y547                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[2][141]/C
    SLICE_X208Y547       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[2][141]/Q
                         net (fo=1, routed)           0.592     0.706    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[2]__0__0[141]
    SLICE_X205Y545       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.174     0.880 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[141]_i_3/O
                         net (fo=1, routed)           0.537     1.417    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[141]_i_3_n_0
    SLICE_X210Y546       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.041     1.458 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[141]_i_1/O
                         net (fo=1, routed)           0.027     1.485    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[255]_0[141]
    SLICE_X210Y546       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X210Y546       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[141]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[6][169]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[169]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.431ns  (logic 0.434ns (30.328%)  route 0.997ns (69.672%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y580                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[6][169]/C
    SLICE_X212Y580       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[6][169]/Q
                         net (fo=1, routed)           0.474     0.588    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[6]__0__0[169]
    SLICE_X213Y580       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.132     0.720 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[169]_i_2/O
                         net (fo=1, routed)           0.496     1.216    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[169]_i_2_n_0
    SLICE_X212Y566       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     1.404 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[169]_i_1/O
                         net (fo=1, routed)           0.027     1.431    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[255]_0[169]
    SLICE_X212Y566       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X212Y566       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[169]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][103]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[103]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.428ns  (logic 0.377ns (26.401%)  route 1.051ns (73.599%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y510                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][103]/C
    SLICE_X227Y510       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][103]/Q
                         net (fo=1, routed)           0.645     0.759    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3]__0__0[103]
    SLICE_X226Y510       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     0.890 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[103]_i_3/O
                         net (fo=1, routed)           0.379     1.269    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[103]_i_3_n_0
    SLICE_X225Y507       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     1.401 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[103]_i_1/O
                         net (fo=1, routed)           0.027     1.428    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[255]_0[103]
    SLICE_X225Y507       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X225Y507       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[103]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[0][29]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.401ns  (logic 0.345ns (24.625%)  route 1.056ns (75.375%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y524                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[0][29]/C
    SLICE_X189Y524       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[0][29]/Q
                         net (fo=1, routed)           0.572     0.689    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/data0[29]
    SLICE_X190Y524       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     0.729 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[29]_i_3/O
                         net (fo=1, routed)           0.457     1.186    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[29]_i_3_n_0
    SLICE_X188Y521       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     1.374 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[29]_i_1/O
                         net (fo=1, routed)           0.027     1.401    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[255]_0[29]
    SLICE_X188Y521       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X188Y521       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[1][171]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[171]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.396ns  (logic 0.459ns (32.880%)  route 0.937ns (67.120%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y578                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[1][171]/C
    SLICE_X210Y578       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[1][171]/Q
                         net (fo=1, routed)           0.259     0.373    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[1]__0__0[171]
    SLICE_X210Y577       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     0.545 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[171]_i_3/O
                         net (fo=1, routed)           0.649     1.194    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[171]_i_3_n_0
    SLICE_X205Y569       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173     1.367 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[171]_i_1/O
                         net (fo=1, routed)           0.029     1.396    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[255]_0[171]
    SLICE_X205Y569       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X205Y569       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[171]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -1.396    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[6][398]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rd_dat_fifo_rdata_reg[398]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.396ns  (logic 0.437ns (31.304%)  route 0.959ns (68.696%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y545                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[6][398]/C
    SLICE_X118Y545       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[6][398]/Q
                         net (fo=1, routed)           0.597     0.711    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[6]__0__0[398]
    SLICE_X120Y543       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.132     0.843 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rd_dat_fifo_rdata[398]_i_2/O
                         net (fo=1, routed)           0.335     1.178    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rd_dat_fifo_rdata[398]_i_2_n_0
    SLICE_X125Y542       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     1.369 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rd_dat_fifo_rdata[398]_i_1/O
                         net (fo=1, routed)           0.027     1.396    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rd_dat_fifo_rdata_reg[511]_1[142]
    SLICE_X125Y542       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rd_dat_fifo_rdata_reg[398]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X125Y542       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rd_dat_fifo_rdata_reg[398]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -1.396    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][228]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[228]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.392ns  (logic 0.461ns (33.118%)  route 0.931ns (66.882%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y571                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][228]/C
    SLICE_X172Y571       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][228]/Q
                         net (fo=1, routed)           0.287     0.401    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3]__0__0[228]
    SLICE_X173Y569       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     0.573 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[228]_i_3/O
                         net (fo=1, routed)           0.617     1.190    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[228]_i_3_n_0
    SLICE_X184Y566       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     1.365 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[228]_i_1/O
                         net (fo=1, routed)           0.027     1.392    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[255]_0[228]
    SLICE_X184Y566       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[228]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X184Y566       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[228]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -1.392    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[6][251]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[251]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.368ns  (logic 0.372ns (27.193%)  route 0.996ns (72.807%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y534                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[6][251]/C
    SLICE_X144Y534       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[6][251]/Q
                         net (fo=1, routed)           0.479     0.593    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[6]__0__0[251]
    SLICE_X144Y535       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.070     0.663 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[251]_i_2/O
                         net (fo=1, routed)           0.490     1.153    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[251]_i_2_n_0
    SLICE_X150Y536       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     1.341 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[251]_i_1/O
                         net (fo=1, routed)           0.027     1.368    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[255]_0[251]
    SLICE_X150Y536       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X150Y536       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[251]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -1.368    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[4][514]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rid_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.359ns  (logic 0.380ns (27.962%)  route 0.979ns (72.038%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y536                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[4][514]/C
    SLICE_X184Y536       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[4][514]/Q
                         net (fo=1, routed)           0.477     0.594    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[4]__0__0[514]
    SLICE_X184Y537       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.131     0.725 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rid[2]_i_2/O
                         net (fo=1, routed)           0.476     1.201    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rid[2]_i_2_n_0
    SLICE_X187Y533       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     1.333 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rid[2]_i_1/O
                         net (fo=1, routed)           0.026     1.359    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rid_reg[15]_0[2]
    SLICE_X187Y533       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X187Y533       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060     2.060    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rid_reg[2]
  -------------------------------------------------------------------
                         required time                          2.060    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[5][248]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[248]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.357ns  (logic 0.420ns (30.951%)  route 0.937ns (69.049%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y527                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[5][248]/C
    SLICE_X161Y527       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[5][248]/Q
                         net (fo=1, routed)           0.457     0.571    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[5]__0__0[248]
    SLICE_X161Y526       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.174     0.745 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[248]_i_2/O
                         net (fo=1, routed)           0.450     1.195    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[248]_i_2_n_0
    SLICE_X157Y525       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132     1.327 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[248]_i_1/O
                         net (fo=1, routed)           0.030     1.357    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[255]_0[248]
    SLICE_X157Y525       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X157Y525       FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[248]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -1.357    
  -------------------------------------------------------------------
                         slack                                  0.702    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  AXI_CLK

Setup :            0  Failing Endpoints,  Worst Slack       32.306ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.306ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.756ns  (logic 0.117ns (15.476%)  route 0.639ns (84.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X330Y512                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X330Y512       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.639     0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X330Y511       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X330Y511       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                 32.306    

Slack (MET) :             32.347ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.712ns  (logic 0.115ns (16.152%)  route 0.597ns (83.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X330Y512                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X330Y512       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.597     0.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X330Y511       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X330Y511       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    33.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.059    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                 32.347    

Slack (MET) :             32.361ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.699ns  (logic 0.117ns (16.738%)  route 0.582ns (83.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X326Y507                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X326Y507       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.582     0.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X326Y505       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X326Y505       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                 32.361    

Slack (MET) :             32.365ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.697ns  (logic 0.115ns (16.499%)  route 0.582ns (83.501%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X324Y505                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X324Y505       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.582     0.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X325Y504       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X325Y504       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                 32.365    

Slack (MET) :             32.385ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.676ns  (logic 0.114ns (16.864%)  route 0.562ns (83.136%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X326Y500                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X326Y500       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.562     0.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X326Y505       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X326Y505       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.676    
  -------------------------------------------------------------------
                         slack                                 32.385    

Slack (MET) :             32.392ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.668ns  (logic 0.114ns (17.066%)  route 0.554ns (82.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X330Y512                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X330Y512       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.554     0.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X330Y512       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X330Y512       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.668    
  -------------------------------------------------------------------
                         slack                                 32.392    

Slack (MET) :             32.398ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.662ns  (logic 0.114ns (17.221%)  route 0.548ns (82.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X326Y500                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X326Y500       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.548     0.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X326Y504       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X326Y504       FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                 32.398    

Slack (MET) :             32.418ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.645ns  (logic 0.114ns (17.674%)  route 0.531ns (82.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X330Y512                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X330Y512       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.531     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X331Y511       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X331Y511       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                 32.418    





---------------------------------------------------------------------------------------------------
From Clock:  INIT_CLK
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        1.432ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_design_1_aurora_64b66b_1_0_cdc_to_reg/CLR
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.486ns  (logic 0.114ns (23.457%)  route 0.372ns (76.543%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y193                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
    SLICE_X358Y193       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/Q
                         net (fo=4, routed)           0.372     0.486    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_reset_in_r
    SLICE_X358Y192       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_design_1_aurora_64b66b_1_0_cdc_to_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X358Y192       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.082     1.918    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_design_1_aurora_64b66b_1_0_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          1.918    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_stg2_reg/CLR
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.486ns  (logic 0.114ns (23.457%)  route 0.372ns (76.543%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y193                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
    SLICE_X358Y193       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/Q
                         net (fo=4, routed)           0.372     0.486    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_reset_in_r
    SLICE_X358Y192       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_stg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X358Y192       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082     1.918    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_stg2_reg
  -------------------------------------------------------------------
                         required time                          1.918    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/CLR
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.477ns  (logic 0.114ns (23.899%)  route 0.363ns (76.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y193                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
    SLICE_X358Y193       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/Q
                         net (fo=4, routed)           0.363     0.477    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_reset_in_r
    SLICE_X358Y192       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X358Y192       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     1.918    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg
  -------------------------------------------------------------------
                         required time                          1.918    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  1.441    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_CLK
  To Clock:  aurora_64b66b_1_user_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[5].sr_clr_flg_reg[5]/CLR
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        3.914ns  (logic 0.154ns (3.935%)  route 3.760ns (96.065%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y511                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
    SLICE_X203Y511       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/Q
                         net (fo=130, routed)         3.359     3.473    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/lopt
    SLICE_X313Y411       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.040     3.513 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___19/O
                         net (fo=1, routed)           0.401     3.914    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___19_n_0
    SLICE_X313Y409       FDCE                                         f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[5].sr_clr_flg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X313Y409       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     3.918    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[5].sr_clr_flg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.918    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[3].sr_clr_flg_reg[3]/CLR
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        3.899ns  (logic 0.186ns (4.770%)  route 3.713ns (95.230%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y511                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
    SLICE_X203Y511       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/Q
                         net (fo=130, routed)         3.439     3.553    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/lopt
    SLICE_X312Y416       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.625 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___21/O
                         net (fo=1, routed)           0.274     3.899    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___21_n_0
    SLICE_X312Y416       FDCE                                         f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[3].sr_clr_flg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X312Y416       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     3.918    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[3].sr_clr_flg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.918    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[31][434]/CE
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        3.924ns  (logic 0.269ns (6.855%)  route 3.655ns (93.145%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y511                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
    SLICE_X203Y511       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/Q
                         net (fo=130, routed)         1.349     1.463    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/lopt
    SLICE_X203Y411       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     1.503 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[31][577]_i_3/O
                         net (fo=8, routed)           0.750     2.253    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[31][577]_i_3_n_0
    SLICE_X177Y412       LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.115     2.368 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[31][577]_i_1/O
                         net (fo=297, routed)         1.556     3.924    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[31][577]_i_1_n_0
    SLICE_X171Y337       FDRE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[31][434]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X171Y337       FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     3.953    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[31][434]
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[4].sr_clr_flg_reg[4]/CLR
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        3.887ns  (logic 0.154ns (3.962%)  route 3.733ns (96.038%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y511                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
    SLICE_X203Y511       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/Q
                         net (fo=130, routed)         3.285     3.399    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/lopt
    SLICE_X313Y409       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.040     3.439 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___20/O
                         net (fo=1, routed)           0.448     3.887    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___20_n_0
    SLICE_X311Y413       FDCE                                         f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[4].sr_clr_flg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X311Y413       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     3.918    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[4].sr_clr_flg_reg[4]
  -------------------------------------------------------------------
                         required time                          3.918    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[1].sr_clr_flg_reg[1]/CLR
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        3.860ns  (logic 0.154ns (3.990%)  route 3.706ns (96.010%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y511                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
    SLICE_X203Y511       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/Q
                         net (fo=130, routed)         3.375     3.489    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/lopt
    SLICE_X312Y415       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     3.529 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___23/O
                         net (fo=1, routed)           0.331     3.860    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___23_n_0
    SLICE_X312Y415       FDCE                                         f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[1].sr_clr_flg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X312Y415       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     3.918    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[1].sr_clr_flg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.918    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[7].sr_clr_flg_reg[7]/CLR
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        3.858ns  (logic 0.183ns (4.743%)  route 3.675ns (95.257%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y511                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
    SLICE_X203Y511       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/Q
                         net (fo=130, routed)         3.401     3.515    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/lopt
    SLICE_X312Y399       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.584 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___17/O
                         net (fo=1, routed)           0.274     3.858    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___17_n_0
    SLICE_X312Y399       FDCE                                         f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[7].sr_clr_flg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X312Y399       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     3.918    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[7].sr_clr_flg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.918    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[6].sr_clr_flg_reg[6]/CLR
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        3.834ns  (logic 0.185ns (4.825%)  route 3.649ns (95.175%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y511                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
    SLICE_X203Y511       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/Q
                         net (fo=130, routed)         3.182     3.296    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/lopt
    SLICE_X313Y415       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071     3.367 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___18/O
                         net (fo=1, routed)           0.467     3.834    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___18_n_0
    SLICE_X314Y415       FDCE                                         f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[6].sr_clr_flg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X314Y415       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     3.918    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[6].sr_clr_flg_reg[6]
  -------------------------------------------------------------------
                         required time                          3.918    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[31][437]/CE
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        3.850ns  (logic 0.269ns (6.987%)  route 3.581ns (93.013%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y511                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
    SLICE_X203Y511       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/Q
                         net (fo=130, routed)         1.349     1.463    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/lopt
    SLICE_X203Y411       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     1.503 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[31][577]_i_3/O
                         net (fo=8, routed)           0.750     2.253    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[31][577]_i_3_n_0
    SLICE_X177Y412       LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.115     2.368 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[31][577]_i_1/O
                         net (fo=297, routed)         1.482     3.850    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[31][577]_i_1_n_0
    SLICE_X166Y339       FDRE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[31][437]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X166Y339       FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     3.953    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[31][437]
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -3.850    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[31][473]/CE
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        3.848ns  (logic 0.269ns (6.991%)  route 3.579ns (93.009%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y511                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
    SLICE_X203Y511       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/Q
                         net (fo=130, routed)         1.349     1.463    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/lopt
    SLICE_X203Y411       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     1.503 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[31][577]_i_3/O
                         net (fo=8, routed)           0.750     2.253    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[31][577]_i_3_n_0
    SLICE_X177Y412       LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.115     2.368 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[31][577]_i_1/O
                         net (fo=297, routed)         1.480     3.848    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[31][577]_i_1_n_0
    SLICE_X195Y351       FDRE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[31][473]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X195Y351       FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     3.953    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[31][473]
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -3.848    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[0].sr_clr_flg_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        3.809ns  (logic 0.154ns (4.043%)  route 3.655ns (95.957%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y511                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
    SLICE_X203Y511       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/Q
                         net (fo=130, routed)         3.324     3.438    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/lopt
    SLICE_X314Y412       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     3.478 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___24/O
                         net (fo=1, routed)           0.331     3.809    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___24_n_0
    SLICE_X314Y412       FDCE                                         f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[0].sr_clr_flg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X314Y412       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     3.918    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[0].sr_clr_flg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.918    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
From Clock:  INIT_CLK
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_design_1_aurora_64b66b_0_0_cdc_to_reg/CLR
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.765ns  (logic 0.114ns (6.459%)  route 1.651ns (93.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y650                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
    SLICE_X358Y650       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/Q
                         net (fo=4, routed)           1.651     1.765    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_reset_in_r
    SLR Crossing[2->1]   
    SLICE_X351Y594       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_design_1_aurora_64b66b_0_0_cdc_to_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X351Y594       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     1.918    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_design_1_aurora_64b66b_0_0_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          1.918    
                         arrival time                          -1.765    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_stg2_reg/CLR
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.765ns  (logic 0.114ns (6.459%)  route 1.651ns (93.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y650                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
    SLICE_X358Y650       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/Q
                         net (fo=4, routed)           1.651     1.765    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_reset_in_r
    SLR Crossing[2->1]   
    SLICE_X351Y594       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_stg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X351Y594       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082     1.918    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_stg2_reg
  -------------------------------------------------------------------
                         required time                          1.918    
                         arrival time                          -1.765    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/CLR
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.755ns  (logic 0.114ns (6.496%)  route 1.641ns (93.504%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y650                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
    SLICE_X358Y650       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/Q
                         net (fo=4, routed)           1.641     1.755    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_reset_in_r
    SLR Crossing[2->1]   
    SLICE_X351Y594       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X351Y594       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     1.918    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg
  -------------------------------------------------------------------
                         required time                          1.918    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_CLK
  To Clock:  aurora_64b66b_0_user_clk_out

Setup :         1257  Failing Endpoints,  Worst Slack       -0.388ns,  Total Violation     -183.782ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.388ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[501]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.448ns  (logic 0.722ns (16.232%)  route 3.726ns (83.768%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X282Y559                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/C
    SLICE_X282Y559       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/Q
                         net (fo=2, routed)           0.372     0.486    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[37]
    SLICE_X286Y559       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     0.555 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_39/O
                         net (fo=1, routed)           0.343     0.898    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_39_n_0
    SLICE_X289Y556       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     0.968 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26/O
                         net (fo=1, routed)           0.193     1.161    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26_n_0
    SLICE_X289Y555       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     1.277 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20/O
                         net (fo=7, routed)           0.242     1.519    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20_n_0
    SLICE_X292Y555       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     1.634 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_wcnt[2]_i_4/O
                         net (fo=5, routed)           0.844     2.478    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/s_s_radr_fifo_empty
    SLICE_X307Y557       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.115     2.593 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3/O
                         net (fo=33, routed)          0.558     3.151    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff_n_1
    SLICE_X321Y558       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.043     3.194 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[329]_i_2/O
                         net (fo=93, routed)          0.745     3.939    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[329]_i_2_n_0
    SLICE_X328Y580       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     3.979 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[501]_i_2/O
                         net (fo=1, routed)           0.406     4.385    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[501]_i_2_n_0
    SLICE_X324Y573       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.040     4.425 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[501]_i_1/O
                         net (fo=1, routed)           0.023     4.448    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[501]_i_1_n_0
    SLICE_X324Y573       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[501]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X324Y573       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.060    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[501]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -4.448    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.440ns  (logic 0.902ns (20.315%)  route 3.538ns (79.685%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X282Y559                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/C
    SLICE_X282Y559       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/Q
                         net (fo=2, routed)           0.372     0.486    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[37]
    SLICE_X286Y559       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     0.555 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_39/O
                         net (fo=1, routed)           0.343     0.898    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_39_n_0
    SLICE_X289Y556       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     0.968 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26/O
                         net (fo=1, routed)           0.193     1.161    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26_n_0
    SLICE_X289Y555       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     1.277 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20/O
                         net (fo=7, routed)           0.242     1.519    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20_n_0
    SLICE_X292Y555       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     1.634 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_wcnt[2]_i_4/O
                         net (fo=5, routed)           0.844     2.478    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/s_s_radr_fifo_empty
    SLICE_X307Y557       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.115     2.593 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3/O
                         net (fo=33, routed)          0.483     3.076    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff_n_1
    SLICE_X320Y564       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.207 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica_1/O
                         net (fo=3, routed)           0.141     3.348    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN_1
    SLICE_X320Y565       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.040     3.388 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[328]_bret__3_i_1/O
                         net (fo=157, routed)         0.556     3.944    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[328]_bret__3_i_1_n_0
    SLICE_X324Y569       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     4.076 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[33]_i_1/O
                         net (fo=1, routed)           0.364     4.440    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[33]_i_1_n_0
    SLICE_X324Y569       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X324Y569       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.060    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[33]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.371ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[387]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.430ns  (logic 0.797ns (17.991%)  route 3.633ns (82.009%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X282Y559                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/C
    SLICE_X282Y559       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/Q
                         net (fo=2, routed)           0.372     0.486    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[37]
    SLICE_X286Y559       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     0.555 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_39/O
                         net (fo=1, routed)           0.343     0.898    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_39_n_0
    SLICE_X289Y556       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     0.968 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26/O
                         net (fo=1, routed)           0.193     1.161    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26_n_0
    SLICE_X289Y555       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     1.277 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20/O
                         net (fo=7, routed)           0.242     1.519    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20_n_0
    SLICE_X292Y555       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     1.634 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_wcnt[2]_i_4/O
                         net (fo=5, routed)           0.844     2.478    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/s_s_radr_fifo_empty
    SLICE_X307Y557       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.115     2.593 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3/O
                         net (fo=33, routed)          0.558     3.151    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff_n_1
    SLICE_X321Y558       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.043     3.194 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[329]_i_2/O
                         net (fo=93, routed)          0.604     3.798    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[329]_i_2_n_0
    SLICE_X316Y573       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     3.838 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1_LOPT_REMAP_24/O
                         net (fo=1, routed)           0.450     4.288    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1/O_n_24
    SLICE_X328Y574       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     4.403 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_0_LOPT_REMAP_24/O
                         net (fo=1, routed)           0.027     4.430    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[387]_i_1_n_0
    SLICE_X328Y574       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[387]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X328Y574       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.059    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[387]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -4.430    
  -------------------------------------------------------------------
                         slack                                 -0.371    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[493]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.425ns  (logic 0.828ns (18.712%)  route 3.597ns (81.288%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X282Y559                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/C
    SLICE_X282Y559       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/Q
                         net (fo=2, routed)           0.372     0.486    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[37]
    SLICE_X286Y559       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     0.555 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_39/O
                         net (fo=1, routed)           0.343     0.898    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_39_n_0
    SLICE_X289Y556       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     0.968 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26/O
                         net (fo=1, routed)           0.193     1.161    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26_n_0
    SLICE_X289Y555       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     1.277 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20/O
                         net (fo=7, routed)           0.242     1.519    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20_n_0
    SLICE_X292Y555       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     1.634 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_wcnt[2]_i_4/O
                         net (fo=5, routed)           0.844     2.478    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/s_s_radr_fifo_empty
    SLICE_X307Y557       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.115     2.593 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3/O
                         net (fo=33, routed)          0.558     3.151    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff_n_1
    SLICE_X321Y558       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.043     3.194 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[329]_i_2/O
                         net (fo=93, routed)          0.568     3.762    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[329]_i_2_n_0
    SLICE_X326Y577       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     3.833 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[493]_i_3/O
                         net (fo=1, routed)           0.455     4.288    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[493]_i_3_n_0
    SLICE_X324Y573       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.115     4.403 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[493]_i_1/O
                         net (fo=1, routed)           0.022     4.425    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[493]_i_1_n_0
    SLICE_X324Y573       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[493]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X324Y573       FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.059     4.059    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[493]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.361ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[107]_bret__2/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.314ns  (logic 0.679ns (15.739%)  route 3.635ns (84.261%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X282Y559                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/C
    SLICE_X282Y559       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/Q
                         net (fo=2, routed)           0.372     0.486    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[37]
    SLICE_X286Y559       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     0.555 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_39/O
                         net (fo=1, routed)           0.343     0.898    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_39_n_0
    SLICE_X289Y556       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     0.968 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26/O
                         net (fo=1, routed)           0.193     1.161    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26_n_0
    SLICE_X289Y555       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     1.277 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20/O
                         net (fo=7, routed)           0.242     1.519    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20_n_0
    SLICE_X292Y555       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     1.634 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_wcnt[2]_i_4/O
                         net (fo=5, routed)           0.844     2.478    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/s_s_radr_fifo_empty
    SLICE_X307Y557       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.115     2.593 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3/O
                         net (fo=33, routed)          0.609     3.202    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff_n_1
    SLICE_X326Y561       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040     3.242 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica_4/O
                         net (fo=7, routed)           0.388     3.630    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN_4
    SLICE_X326Y572       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     3.670 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_1_replica/O
                         net (fo=289, routed)         0.644     4.314    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_1_n_0_repN
    SLICE_X325Y573       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[107]_bret__2/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X325Y573       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     3.953    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[107]_bret__2
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                 -0.361    

Slack (VIOLATED) :        -0.361ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[463]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.314ns  (logic 0.679ns (15.739%)  route 3.635ns (84.261%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X282Y559                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/C
    SLICE_X282Y559       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/Q
                         net (fo=2, routed)           0.372     0.486    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[37]
    SLICE_X286Y559       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     0.555 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_39/O
                         net (fo=1, routed)           0.343     0.898    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_39_n_0
    SLICE_X289Y556       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     0.968 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26/O
                         net (fo=1, routed)           0.193     1.161    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26_n_0
    SLICE_X289Y555       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     1.277 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20/O
                         net (fo=7, routed)           0.242     1.519    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20_n_0
    SLICE_X292Y555       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     1.634 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_wcnt[2]_i_4/O
                         net (fo=5, routed)           0.844     2.478    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/s_s_radr_fifo_empty
    SLICE_X307Y557       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.115     2.593 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3/O
                         net (fo=33, routed)          0.609     3.202    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff_n_1
    SLICE_X326Y561       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040     3.242 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica_4/O
                         net (fo=7, routed)           0.388     3.630    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN_4
    SLICE_X326Y572       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     3.670 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_1_replica/O
                         net (fo=289, routed)         0.644     4.314    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_1_n_0_repN
    SLICE_X325Y573       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[463]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X325Y573       FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     3.953    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[463]
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                 -0.361    

Slack (VIOLATED) :        -0.361ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[88]_bret/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.314ns  (logic 0.679ns (15.739%)  route 3.635ns (84.261%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X282Y559                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/C
    SLICE_X282Y559       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/Q
                         net (fo=2, routed)           0.372     0.486    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[37]
    SLICE_X286Y559       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     0.555 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_39/O
                         net (fo=1, routed)           0.343     0.898    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_39_n_0
    SLICE_X289Y556       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     0.968 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26/O
                         net (fo=1, routed)           0.193     1.161    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26_n_0
    SLICE_X289Y555       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     1.277 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20/O
                         net (fo=7, routed)           0.242     1.519    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20_n_0
    SLICE_X292Y555       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     1.634 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_wcnt[2]_i_4/O
                         net (fo=5, routed)           0.844     2.478    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/s_s_radr_fifo_empty
    SLICE_X307Y557       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.115     2.593 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3/O
                         net (fo=33, routed)          0.609     3.202    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff_n_1
    SLICE_X326Y561       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040     3.242 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica_4/O
                         net (fo=7, routed)           0.388     3.630    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN_4
    SLICE_X326Y572       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     3.670 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_1_replica/O
                         net (fo=289, routed)         0.644     4.314    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_1_n_0_repN
    SLICE_X325Y573       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[88]_bret/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X325Y573       FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     3.953    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[88]_bret
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                 -0.361    

Slack (VIOLATED) :        -0.361ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[90]_bret__0/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.314ns  (logic 0.679ns (15.739%)  route 3.635ns (84.261%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X282Y559                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/C
    SLICE_X282Y559       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/Q
                         net (fo=2, routed)           0.372     0.486    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[37]
    SLICE_X286Y559       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     0.555 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_39/O
                         net (fo=1, routed)           0.343     0.898    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_39_n_0
    SLICE_X289Y556       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     0.968 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26/O
                         net (fo=1, routed)           0.193     1.161    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26_n_0
    SLICE_X289Y555       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     1.277 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20/O
                         net (fo=7, routed)           0.242     1.519    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20_n_0
    SLICE_X292Y555       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     1.634 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_wcnt[2]_i_4/O
                         net (fo=5, routed)           0.844     2.478    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/s_s_radr_fifo_empty
    SLICE_X307Y557       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.115     2.593 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3/O
                         net (fo=33, routed)          0.609     3.202    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff_n_1
    SLICE_X326Y561       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040     3.242 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica_4/O
                         net (fo=7, routed)           0.388     3.630    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN_4
    SLICE_X326Y572       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     3.670 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_1_replica/O
                         net (fo=289, routed)         0.644     4.314    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_1_n_0_repN
    SLICE_X325Y573       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[90]_bret__0/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X325Y573       FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     3.953    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[90]_bret__0
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                 -0.361    

Slack (VIOLATED) :        -0.358ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[446]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.311ns  (logic 0.679ns (15.750%)  route 3.632ns (84.250%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X282Y559                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/C
    SLICE_X282Y559       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/Q
                         net (fo=2, routed)           0.372     0.486    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[37]
    SLICE_X286Y559       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     0.555 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_39/O
                         net (fo=1, routed)           0.343     0.898    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_39_n_0
    SLICE_X289Y556       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     0.968 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26/O
                         net (fo=1, routed)           0.193     1.161    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26_n_0
    SLICE_X289Y555       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     1.277 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20/O
                         net (fo=7, routed)           0.242     1.519    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20_n_0
    SLICE_X292Y555       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     1.634 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_wcnt[2]_i_4/O
                         net (fo=5, routed)           0.844     2.478    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/s_s_radr_fifo_empty
    SLICE_X307Y557       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.115     2.593 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3/O
                         net (fo=33, routed)          0.609     3.202    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff_n_1
    SLICE_X326Y561       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040     3.242 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica_4/O
                         net (fo=7, routed)           0.388     3.630    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN_4
    SLICE_X326Y572       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     3.670 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_1_replica/O
                         net (fo=289, routed)         0.641     4.311    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_1_n_0_repN
    SLICE_X333Y571       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[446]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X333Y571       FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     3.953    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[446]
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                 -0.358    

Slack (VIOLATED) :        -0.357ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.416ns  (logic 0.783ns (17.731%)  route 3.633ns (82.269%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X282Y559                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/C
    SLICE_X282Y559       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]/Q
                         net (fo=2, routed)           0.372     0.486    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[37]
    SLICE_X286Y559       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     0.555 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_39/O
                         net (fo=1, routed)           0.343     0.898    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_39_n_0
    SLICE_X289Y556       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     0.968 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26/O
                         net (fo=1, routed)           0.193     1.161    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26_n_0
    SLICE_X289Y555       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     1.277 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20/O
                         net (fo=7, routed)           0.242     1.519    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20_n_0
    SLICE_X292Y555       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     1.634 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_wcnt[2]_i_4/O
                         net (fo=5, routed)           0.844     2.478    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/s_s_radr_fifo_empty
    SLICE_X307Y557       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.115     2.593 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3/O
                         net (fo=33, routed)          0.487     3.080    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff_n_1
    SLICE_X325Y557       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     3.151 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[95]_bret__0_i_1/O
                         net (fo=58, routed)          0.612     3.763    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_tx_tdata_reg[39]
    SLICE_X311Y564       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.835 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_tx_tdata[13]_i_3/O
                         net (fo=1, routed)           0.513     4.348    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[13]_0
    SLICE_X319Y570       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     4.389 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[13]_i_1/O
                         net (fo=1, routed)           0.027     4.416    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[13]_i_1_n_0
    SLICE_X319Y570       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X319Y570       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.059    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -4.416    
  -------------------------------------------------------------------
                         slack                                 -0.357    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_CLK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        5.985ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.744ns  (logic 0.116ns (15.591%)  route 0.628ns (84.409%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X330Y511                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X330Y511       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.628     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X330Y513       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X330Y513       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.729    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.717ns  (logic 0.117ns (16.318%)  route 0.600ns (83.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X325Y504                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X325Y504       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.600     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X327Y501       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X327Y501       FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     6.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.704ns  (logic 0.114ns (16.193%)  route 0.590ns (83.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X330Y512                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X330Y512       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.590     0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X330Y512       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X330Y512       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.729    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.691ns  (logic 0.114ns (16.498%)  route 0.577ns (83.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X325Y504                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X325Y504       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.577     0.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X326Y500       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X326Y500       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.727    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.688ns  (logic 0.114ns (16.570%)  route 0.574ns (83.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X330Y511                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X330Y511       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.574     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X330Y510       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X330Y510       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.729    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.661ns  (logic 0.114ns (17.247%)  route 0.547ns (82.753%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X326Y504                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X326Y504       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.547     0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X327Y501       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X327Y501       FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.060     6.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.637ns  (logic 0.114ns (17.896%)  route 0.523ns (82.104%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X326Y505                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X326Y505       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.523     0.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X326Y500       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X326Y500       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.606ns  (logic 0.117ns (19.307%)  route 0.489ns (80.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X329Y512                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X329Y512       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.489     0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X330Y514       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X330Y514       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.728    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  6.122    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AXI_CLK
  To Clock:  AXI_CLK

Setup :         4019  Failing Endpoints,  Worst Slack       -0.455ns,  Total Violation     -696.576ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.455ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur3_reg[8]/PRE
                            (recovery check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 0.299ns (4.486%)  route 6.366ns (95.514%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.519ns = ( 12.185 - 6.666 ) 
    Source Clock Delay      (SCD):    6.444ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.030ns (routing 2.517ns, distribution 2.513ns)
  Clock Net Delay (Destination): 4.488ns (routing 2.314ns, distribution 2.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.030     6.444    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->2]   
    SLICE_X264Y629       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X264Y629       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.558 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/Q
                         net (fo=19, routed)          0.831     7.389    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg_0
    SLICE_X253Y660       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.042     7.431 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___2_i_5/O
                         net (fo=186, routed)         3.354    10.785    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axi_busy
    SLICE_X172Y825       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.072    10.857 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___1_i_2__10/O
                         net (fo=122, routed)         1.142    11.999    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_313
    SLICE_X139Y861       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.071    12.070 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_3__10/O
                         net (fo=128, routed)         1.039    13.109    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur3_reg[41]_0
    SLICE_X116Y869       FDPE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur3_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.488    12.185    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->2]   
    SLICE_X116Y869       FDPE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur3_reg[8]/C
                         clock pessimism              0.586    12.771    
                         clock uncertainty           -0.035    12.735    
    SLICE_X116Y869       FDPE (Recov_HFF_SLICEL_C_PRE)
                                                     -0.082    12.653    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur3_reg[8]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -13.109    
  -------------------------------------------------------------------
                         slack                                 -0.455    

Slack (VIOLATED) :        -0.442ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg[13]/PRE
                            (recovery check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        6.563ns  (logic 0.300ns (4.571%)  route 6.263ns (95.429%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 12.096 - 6.666 ) 
    Source Clock Delay      (SCD):    6.444ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.030ns (routing 2.517ns, distribution 2.513ns)
  Clock Net Delay (Destination): 4.399ns (routing 2.314ns, distribution 2.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.030     6.444    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->2]   
    SLICE_X264Y629       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X264Y629       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.558 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/Q
                         net (fo=19, routed)          0.831     7.389    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg_0
    SLICE_X253Y660       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.042     7.431 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___2_i_5/O
                         net (fo=186, routed)         3.354    10.785    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axi_busy
    SLICE_X172Y825       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.072    10.857 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___1_i_2__10/O
                         net (fo=122, routed)         0.828    11.685    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_313
    SLICE_X156Y848       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    11.757 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__10/O
                         net (fo=128, routed)         1.250    13.007    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur0_reg[47]_0
    SLICE_X130Y874       FDPE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.399    12.096    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->2]   
    SLICE_X130Y874       FDPE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg[13]/C
                         clock pessimism              0.586    12.682    
                         clock uncertainty           -0.035    12.646    
    SLICE_X130Y874       FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082    12.564    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg[13]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                 -0.442    

Slack (VIOLATED) :        -0.441ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[4]/CLR
                            (recovery check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 0.305ns (4.119%)  route 7.100ns (95.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 12.656 - 6.666 ) 
    Source Clock Delay      (SCD):    6.161ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.747ns (routing 2.517ns, distribution 2.230ns)
  Clock Net Delay (Destination): 4.959ns (routing 2.314ns, distribution 2.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.747     6.161    inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/MAIN_CLK
    SLR Crossing[0->2]   
    SLICE_X179Y602       FDPE                                         r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y602       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     6.278 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg_replica_11/Q
                         net (fo=2, routed)           6.083    12.361    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/PERI_RESET_P_repN_11_alias
    SLICE_X343Y862       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188    12.549 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[31]_i_2__34/O
                         net (fo=64, routed)          1.017    13.566    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_7
    SLICE_X347Y872       FDCE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.959    12.656    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/ACLK
    SLR Crossing[0->2]   
    SLICE_X347Y872       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[4]/C
                         clock pessimism              0.586    13.242    
                         clock uncertainty           -0.035    13.206    
    SLICE_X347Y872       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    13.124    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[4]
  -------------------------------------------------------------------
                         required time                         13.124    
                         arrival time                         -13.566    
  -------------------------------------------------------------------
                         slack                                 -0.441    

Slack (VIOLATED) :        -0.440ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[10]/PRE
                            (recovery check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 0.343ns (5.173%)  route 6.288ns (94.827%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.500ns = ( 12.166 - 6.666 ) 
    Source Clock Delay      (SCD):    6.444ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.030ns (routing 2.517ns, distribution 2.513ns)
  Clock Net Delay (Destination): 4.469ns (routing 2.314ns, distribution 2.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.030     6.444    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->2]   
    SLICE_X264Y629       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X264Y629       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.558 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/Q
                         net (fo=19, routed)          0.831     7.389    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg_0
    SLICE_X253Y660       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.042     7.431 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___2_i_5/O
                         net (fo=186, routed)         3.354    10.785    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axi_busy
    SLICE_X172Y825       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.072    10.857 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___1_i_2__10/O
                         net (fo=122, routed)         1.444    12.301    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_313
    SLICE_X123Y869       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115    12.416 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__10/O
                         net (fo=128, routed)         0.659    13.075    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[0]_0
    SLICE_X123Y875       FDPE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.469    12.166    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->2]   
    SLICE_X123Y875       FDPE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[10]/C
                         clock pessimism              0.586    12.752    
                         clock uncertainty           -0.035    12.716    
    SLICE_X123Y875       FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082    12.634    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[10]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                         -13.075    
  -------------------------------------------------------------------
                         slack                                 -0.440    

Slack (VIOLATED) :        -0.440ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[11]/PRE
                            (recovery check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 0.343ns (5.173%)  route 6.288ns (94.827%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.500ns = ( 12.166 - 6.666 ) 
    Source Clock Delay      (SCD):    6.444ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.030ns (routing 2.517ns, distribution 2.513ns)
  Clock Net Delay (Destination): 4.469ns (routing 2.314ns, distribution 2.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.030     6.444    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->2]   
    SLICE_X264Y629       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X264Y629       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.558 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/Q
                         net (fo=19, routed)          0.831     7.389    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg_0
    SLICE_X253Y660       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.042     7.431 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___2_i_5/O
                         net (fo=186, routed)         3.354    10.785    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axi_busy
    SLICE_X172Y825       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.072    10.857 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___1_i_2__10/O
                         net (fo=122, routed)         1.444    12.301    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_313
    SLICE_X123Y869       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115    12.416 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__10/O
                         net (fo=128, routed)         0.659    13.075    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[0]_0
    SLICE_X123Y875       FDPE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.469    12.166    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->2]   
    SLICE_X123Y875       FDPE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[11]/C
                         clock pessimism              0.586    12.752    
                         clock uncertainty           -0.035    12.716    
    SLICE_X123Y875       FDPE (Recov_CFF_SLICEL_C_PRE)
                                                     -0.082    12.634    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[11]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                         -13.075    
  -------------------------------------------------------------------
                         slack                                 -0.440    

Slack (VIOLATED) :        -0.440ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[46]/PRE
                            (recovery check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 0.343ns (5.173%)  route 6.288ns (94.827%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.500ns = ( 12.166 - 6.666 ) 
    Source Clock Delay      (SCD):    6.444ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.030ns (routing 2.517ns, distribution 2.513ns)
  Clock Net Delay (Destination): 4.469ns (routing 2.314ns, distribution 2.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.030     6.444    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->2]   
    SLICE_X264Y629       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X264Y629       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.558 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/Q
                         net (fo=19, routed)          0.831     7.389    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg_0
    SLICE_X253Y660       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.042     7.431 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___2_i_5/O
                         net (fo=186, routed)         3.354    10.785    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axi_busy
    SLICE_X172Y825       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.072    10.857 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___1_i_2__10/O
                         net (fo=122, routed)         1.444    12.301    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_313
    SLICE_X123Y869       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115    12.416 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__10/O
                         net (fo=128, routed)         0.659    13.075    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[0]_0
    SLICE_X123Y875       FDPE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[46]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.469    12.166    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->2]   
    SLICE_X123Y875       FDPE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[46]/C
                         clock pessimism              0.586    12.752    
                         clock uncertainty           -0.035    12.716    
    SLICE_X123Y875       FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.082    12.634    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[46]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                         -13.075    
  -------------------------------------------------------------------
                         slack                                 -0.440    

Slack (VIOLATED) :        -0.440ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[48]/CLR
                            (recovery check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 0.343ns (5.173%)  route 6.288ns (94.827%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.500ns = ( 12.166 - 6.666 ) 
    Source Clock Delay      (SCD):    6.444ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.030ns (routing 2.517ns, distribution 2.513ns)
  Clock Net Delay (Destination): 4.469ns (routing 2.314ns, distribution 2.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.030     6.444    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->2]   
    SLICE_X264Y629       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X264Y629       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.558 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/Q
                         net (fo=19, routed)          0.831     7.389    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg_0
    SLICE_X253Y660       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.042     7.431 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___2_i_5/O
                         net (fo=186, routed)         3.354    10.785    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axi_busy
    SLICE_X172Y825       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.072    10.857 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___1_i_2__10/O
                         net (fo=122, routed)         1.444    12.301    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_313
    SLICE_X123Y869       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115    12.416 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__10/O
                         net (fo=128, routed)         0.659    13.075    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[0]_0
    SLICE_X123Y875       FDCE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.469    12.166    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->2]   
    SLICE_X123Y875       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[48]/C
                         clock pessimism              0.586    12.752    
                         clock uncertainty           -0.035    12.716    
    SLICE_X123Y875       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    12.634    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[48]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                         -13.075    
  -------------------------------------------------------------------
                         slack                                 -0.440    

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[60]/PRE
                            (recovery check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 0.300ns (4.563%)  route 6.274ns (95.437%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.444ns = ( 12.110 - 6.666 ) 
    Source Clock Delay      (SCD):    6.444ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.030ns (routing 2.517ns, distribution 2.513ns)
  Clock Net Delay (Destination): 4.413ns (routing 2.314ns, distribution 2.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.030     6.444    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->2]   
    SLICE_X264Y629       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X264Y629       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.558 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/Q
                         net (fo=19, routed)          0.831     7.389    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg_0
    SLICE_X253Y660       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.042     7.431 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___2_i_5/O
                         net (fo=186, routed)         3.354    10.785    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axi_busy
    SLICE_X172Y825       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.072    10.857 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___1_i_2__10/O
                         net (fo=122, routed)         0.828    11.685    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_313
    SLICE_X156Y848       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    11.757 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__10/O
                         net (fo=128, routed)         1.261    13.018    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur0_reg[47]_0
    SLICE_X127Y872       FDPE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[60]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.413    12.110    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->2]   
    SLICE_X127Y872       FDPE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[60]/C
                         clock pessimism              0.586    12.696    
                         clock uncertainty           -0.035    12.660    
    SLICE_X127Y872       FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082    12.578    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[60]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                         -13.018    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg[19]/PRE
                            (recovery check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 0.300ns (4.563%)  route 6.274ns (95.437%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.444ns = ( 12.110 - 6.666 ) 
    Source Clock Delay      (SCD):    6.444ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.030ns (routing 2.517ns, distribution 2.513ns)
  Clock Net Delay (Destination): 4.413ns (routing 2.314ns, distribution 2.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.030     6.444    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->2]   
    SLICE_X264Y629       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X264Y629       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.558 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/Q
                         net (fo=19, routed)          0.831     7.389    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg_0
    SLICE_X253Y660       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.042     7.431 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___2_i_5/O
                         net (fo=186, routed)         3.354    10.785    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axi_busy
    SLICE_X172Y825       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.072    10.857 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___1_i_2__10/O
                         net (fo=122, routed)         0.828    11.685    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_313
    SLICE_X156Y848       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    11.757 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__10/O
                         net (fo=128, routed)         1.261    13.018    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur0_reg[47]_0
    SLICE_X127Y872       FDPE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.413    12.110    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->2]   
    SLICE_X127Y872       FDPE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg[19]/C
                         clock pessimism              0.586    12.696    
                         clock uncertainty           -0.035    12.660    
    SLICE_X127Y872       FDPE (Recov_CFF_SLICEL_C_PRE)
                                                     -0.082    12.578    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg[19]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                         -13.018    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg[39]/PRE
                            (recovery check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 0.300ns (4.564%)  route 6.273ns (95.436%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 12.109 - 6.666 ) 
    Source Clock Delay      (SCD):    6.444ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.030ns (routing 2.517ns, distribution 2.513ns)
  Clock Net Delay (Destination): 4.412ns (routing 2.314ns, distribution 2.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      5.030     6.444    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->2]   
    SLICE_X264Y629       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X264Y629       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.558 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/Q
                         net (fo=19, routed)          0.831     7.389    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg_0
    SLICE_X253Y660       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.042     7.431 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___2_i_5/O
                         net (fo=186, routed)         3.354    10.785    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axi_busy
    SLICE_X172Y825       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.072    10.857 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___1_i_2__10/O
                         net (fo=122, routed)         0.828    11.685    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_313
    SLICE_X156Y848       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    11.757 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__10/O
                         net (fo=128, routed)         1.260    13.017    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur0_reg[47]_0
    SLICE_X126Y872       FDPE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg[39]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      4.412    12.109    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->2]   
    SLICE_X126Y872       FDPE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg[39]/C
                         clock pessimism              0.586    12.695    
                         clock uncertainty           -0.035    12.659    
    SLICE_X126Y872       FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.082    12.577    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg[39]
  -------------------------------------------------------------------
                         required time                         12.577    
                         arrival time                         -13.017    
  -------------------------------------------------------------------
                         slack                                 -0.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.048ns (22.535%)  route 0.165ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.597ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      2.393ns (routing 1.204ns, distribution 1.189ns)
  Clock Net Delay (Destination): 2.731ns (routing 1.331ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      2.393     2.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[0->1]   
    SLICE_X327Y506       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y506       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.041 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.165     3.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X326Y506       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      2.731     3.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[0->1]   
    SLICE_X326Y506       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.524     3.073    
    SLICE_X326Y506       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     3.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.078    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.048ns (22.535%)  route 0.165ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.597ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      2.393ns (routing 1.204ns, distribution 1.189ns)
  Clock Net Delay (Destination): 2.731ns (routing 1.331ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      2.393     2.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[0->1]   
    SLICE_X327Y506       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y506       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.041 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.165     3.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X326Y506       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      2.731     3.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[0->1]   
    SLICE_X326Y506       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.524     3.073    
    SLICE_X326Y506       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     3.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.078    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.048ns (22.535%)  route 0.165ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.597ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      2.393ns (routing 1.204ns, distribution 1.189ns)
  Clock Net Delay (Destination): 2.731ns (routing 1.331ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      2.393     2.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[0->1]   
    SLICE_X327Y506       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y506       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.041 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.165     3.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X326Y506       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      2.731     3.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[0->1]   
    SLICE_X326Y506       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.524     3.073    
    SLICE_X326Y506       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     3.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.078    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.048ns (26.374%)  route 0.134ns (73.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Net Delay (Source):      2.393ns (routing 1.204ns, distribution 1.189ns)
  Clock Net Delay (Destination): 2.738ns (routing 1.331ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      2.393     2.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->1]   
    SLICE_X329Y511       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X329Y511       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.041 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     3.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X330Y511       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      2.738     3.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[0->1]   
    SLICE_X330Y511       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.572     3.032    
    SLICE_X330Y511       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     3.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.175    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.048ns (26.374%)  route 0.134ns (73.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Net Delay (Source):      2.393ns (routing 1.204ns, distribution 1.189ns)
  Clock Net Delay (Destination): 2.738ns (routing 1.331ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      2.393     2.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->1]   
    SLICE_X329Y511       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X329Y511       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.041 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     3.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X330Y511       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      2.738     3.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[0->1]   
    SLICE_X330Y511       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.572     3.032    
    SLICE_X330Y511       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     3.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.175    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.048ns (26.374%)  route 0.134ns (73.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Net Delay (Source):      2.393ns (routing 1.204ns, distribution 1.189ns)
  Clock Net Delay (Destination): 2.738ns (routing 1.331ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      2.393     2.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->1]   
    SLICE_X329Y511       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X329Y511       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.041 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     3.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X330Y511       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      2.738     3.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[0->1]   
    SLICE_X330Y511       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.572     3.032    
    SLICE_X330Y511       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     3.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.175    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      2.393ns (routing 1.204ns, distribution 1.189ns)
  Clock Net Delay (Destination): 2.724ns (routing 1.331ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      2.393     2.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->1]   
    SLICE_X329Y511       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X329Y511       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     3.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.169     3.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X328Y511       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      2.724     3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[0->1]   
    SLICE_X328Y511       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.524     3.065    
    SLICE_X328Y511       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     3.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      2.393ns (routing 1.204ns, distribution 1.189ns)
  Clock Net Delay (Destination): 2.724ns (routing 1.331ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      2.393     2.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->1]   
    SLICE_X329Y511       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X329Y511       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     3.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.169     3.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X328Y511       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      2.724     3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[0->1]   
    SLICE_X328Y511       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.524     3.065    
    SLICE_X328Y511       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     3.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.048ns (25.532%)  route 0.140ns (74.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.607ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Net Delay (Source):      2.393ns (routing 1.204ns, distribution 1.189ns)
  Clock Net Delay (Destination): 2.741ns (routing 1.331ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      2.393     2.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->1]   
    SLICE_X329Y511       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X329Y511       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.041 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.140     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X330Y511       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      2.741     3.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLR Crossing[0->1]   
    SLICE_X330Y511       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.572     3.035    
    SLICE_X330Y511       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     3.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.048ns (25.532%)  route 0.140ns (74.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.607ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Net Delay (Source):      2.393ns (routing 1.204ns, distribution 1.189ns)
  Clock Net Delay (Destination): 2.741ns (routing 1.331ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      2.393     2.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->1]   
    SLICE_X329Y511       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X329Y511       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.041 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.140     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X330Y511       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y9 (CLOCK_ROOT)    net (fo=180615, routed)      2.741     3.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLR Crossing[0->1]   
    SLICE_X330Y511       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.572     3.035    
    SLICE_X330Y511       FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     3.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  aurora_64b66b_0_user_clk_out
  To Clock:  aurora_64b66b_0_user_clk_out

Setup :            0  Failing Endpoints,  Worst Slack       10.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.089ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/hold_rd_ptr_reg/CLR
                            (recovery check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.114ns (4.625%)  route 2.351ns (95.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.939ns = ( 15.739 - 12.800 ) 
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.937ns (routing 0.334ns, distribution 2.603ns)
  Clock Net Delay (Destination): 2.610ns (routing 0.299ns, distribution 2.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.937     3.334    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[2->1]   
    SLICE_X245Y582       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y582       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.448 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         2.351     5.799    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X251Y554       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/hold_rd_ptr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.610    15.739    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[2->1]   
    SLICE_X251Y554       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/hold_rd_ptr_reg/C
                         clock pessimism              0.267    16.006    
                         clock uncertainty           -0.035    15.970    
    SLICE_X251Y554       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    15.888    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/hold_rd_ptr_reg
  -------------------------------------------------------------------
                         required time                         15.888    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                 10.089    

Slack (MET) :             10.089ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/slave_stop_cb_r_reg/CLR
                            (recovery check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.114ns (4.625%)  route 2.351ns (95.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.939ns = ( 15.739 - 12.800 ) 
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.937ns (routing 0.334ns, distribution 2.603ns)
  Clock Net Delay (Destination): 2.610ns (routing 0.299ns, distribution 2.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.937     3.334    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[2->1]   
    SLICE_X245Y582       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y582       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.448 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         2.351     5.799    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X251Y554       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/slave_stop_cb_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.610    15.739    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[2->1]   
    SLICE_X251Y554       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/slave_stop_cb_r_reg/C
                         clock pessimism              0.267    16.006    
                         clock uncertainty           -0.035    15.970    
    SLICE_X251Y554       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    15.888    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/slave_stop_cb_r_reg
  -------------------------------------------------------------------
                         required time                         15.888    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                 10.089    

Slack (MET) :             10.100ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cb_rxdatavalid_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.114ns (4.642%)  route 2.342ns (95.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns = ( 15.741 - 12.800 ) 
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.937ns (routing 0.334ns, distribution 2.603ns)
  Clock Net Delay (Destination): 2.612ns (routing 0.299ns, distribution 2.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.937     3.334    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[2->1]   
    SLICE_X245Y582       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y582       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.448 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         2.342     5.790    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X251Y555       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cb_rxdatavalid_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.612    15.741    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[2->1]   
    SLICE_X251Y555       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cb_rxdatavalid_cnt_reg[0]/C
                         clock pessimism              0.267    16.008    
                         clock uncertainty           -0.035    15.972    
    SLICE_X251Y555       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    15.890    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cb_rxdatavalid_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.890    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 10.100    

Slack (MET) :             10.100ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cb_rxdatavalid_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.114ns (4.642%)  route 2.342ns (95.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns = ( 15.741 - 12.800 ) 
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.937ns (routing 0.334ns, distribution 2.603ns)
  Clock Net Delay (Destination): 2.612ns (routing 0.299ns, distribution 2.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.937     3.334    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[2->1]   
    SLICE_X245Y582       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y582       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.448 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         2.342     5.790    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X251Y555       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cb_rxdatavalid_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.612    15.741    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[2->1]   
    SLICE_X251Y555       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cb_rxdatavalid_cnt_reg[2]/C
                         clock pessimism              0.267    16.008    
                         clock uncertainty           -0.035    15.972    
    SLICE_X251Y555       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    15.890    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cb_rxdatavalid_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.890    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 10.100    

Slack (MET) :             10.160ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cb_rxdatavalid_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.114ns (4.748%)  route 2.287ns (95.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns = ( 15.746 - 12.800 ) 
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.937ns (routing 0.334ns, distribution 2.603ns)
  Clock Net Delay (Destination): 2.617ns (routing 0.299ns, distribution 2.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.937     3.334    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[2->1]   
    SLICE_X245Y582       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y582       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.448 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         2.287     5.735    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X251Y556       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cb_rxdatavalid_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.617    15.746    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[2->1]   
    SLICE_X251Y556       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cb_rxdatavalid_cnt_reg[1]/C
                         clock pessimism              0.267    16.013    
                         clock uncertainty           -0.035    15.977    
    SLICE_X251Y556       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    15.895    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cb_rxdatavalid_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.895    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                 10.160    

Slack (MET) :             10.307ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/master_ack_cnt_reg[0]/PRE
                            (recovery check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.114ns (5.044%)  route 2.146ns (94.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.952ns = ( 15.752 - 12.800 ) 
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.937ns (routing 0.334ns, distribution 2.603ns)
  Clock Net Delay (Destination): 2.623ns (routing 0.299ns, distribution 2.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.937     3.334    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[2->1]   
    SLICE_X245Y582       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y582       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.448 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         2.146     5.594    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X251Y561       FDPE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/master_ack_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.623    15.752    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[2->1]   
    SLICE_X251Y561       FDPE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/master_ack_cnt_reg[0]/C
                         clock pessimism              0.267    16.019    
                         clock uncertainty           -0.035    15.983    
    SLICE_X251Y561       FDPE (Recov_HFF_SLICEL_C_PRE)
                                                     -0.082    15.901    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/master_ack_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.901    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                 10.307    

Slack (MET) :             10.307ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/master_ack_cnt_reg[1]/PRE
                            (recovery check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.114ns (5.044%)  route 2.146ns (94.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.952ns = ( 15.752 - 12.800 ) 
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.937ns (routing 0.334ns, distribution 2.603ns)
  Clock Net Delay (Destination): 2.623ns (routing 0.299ns, distribution 2.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.937     3.334    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[2->1]   
    SLICE_X245Y582       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y582       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.448 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         2.146     5.594    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X251Y561       FDPE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/master_ack_cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.623    15.752    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[2->1]   
    SLICE_X251Y561       FDPE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/master_ack_cnt_reg[1]/C
                         clock pessimism              0.267    16.019    
                         clock uncertainty           -0.035    15.983    
    SLICE_X251Y561       FDPE (Recov_GFF2_SLICEL_C_PRE)
                                                     -0.082    15.901    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/master_ack_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.901    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                 10.307    

Slack (MET) :             10.317ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/hold_rd_ptr_reg/CLR
                            (recovery check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.114ns (5.062%)  route 2.138ns (94.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 15.754 - 12.800 ) 
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.937ns (routing 0.334ns, distribution 2.603ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.299ns, distribution 2.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.937     3.334    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[2->1]   
    SLICE_X245Y582       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y582       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.448 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         2.138     5.586    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X248Y561       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/hold_rd_ptr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.625    15.754    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[2->1]   
    SLICE_X248Y561       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/hold_rd_ptr_reg/C
                         clock pessimism              0.267    16.021    
                         clock uncertainty           -0.035    15.985    
    SLICE_X248Y561       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    15.903    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/hold_rd_ptr_reg
  -------------------------------------------------------------------
                         required time                         15.903    
                         arrival time                          -5.586    
  -------------------------------------------------------------------
                         slack                                 10.317    

Slack (MET) :             10.317ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/slave_stop_cb_r_reg/CLR
                            (recovery check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.114ns (5.062%)  route 2.138ns (94.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 15.754 - 12.800 ) 
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.937ns (routing 0.334ns, distribution 2.603ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.299ns, distribution 2.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.937     3.334    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[2->1]   
    SLICE_X245Y582       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y582       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.448 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         2.138     5.586    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X248Y561       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/slave_stop_cb_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.625    15.754    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[2->1]   
    SLICE_X248Y561       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/slave_stop_cb_r_reg/C
                         clock pessimism              0.267    16.021    
                         clock uncertainty           -0.035    15.985    
    SLICE_X248Y561       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    15.903    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/slave_stop_cb_r_reg
  -------------------------------------------------------------------
                         required time                         15.903    
                         arrival time                          -5.586    
  -------------------------------------------------------------------
                         slack                                 10.317    

Slack (MET) :             10.326ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/master_ack_cnt_reg[0]/PRE
                            (recovery check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.114ns (5.094%)  route 2.124ns (94.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 15.749 - 12.800 ) 
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.937ns (routing 0.334ns, distribution 2.603ns)
  Clock Net Delay (Destination): 2.620ns (routing 0.299ns, distribution 2.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.937     3.334    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[2->1]   
    SLICE_X245Y582       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y582       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.448 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         2.124     5.572    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X249Y558       FDPE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/master_ack_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       2.620    15.749    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[2->1]   
    SLICE_X249Y558       FDPE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/master_ack_cnt_reg[0]/C
                         clock pessimism              0.267    16.016    
                         clock uncertainty           -0.035    15.980    
    SLICE_X249Y558       FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082    15.898    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/master_ack_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.898    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                 10.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/CB_av_s_r_reg/CLR
                            (removal check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.049ns (18.421%)  route 0.217ns (81.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.312ns (routing 0.173ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.201ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.312     1.430    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[2->1]   
    SLICE_X245Y582       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y582       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.479 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         0.217     1.696    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X249Y584       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/CB_av_s_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.531     1.696    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[2->1]   
    SLICE_X249Y584       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/CB_av_s_r_reg/C
                         clock pessimism             -0.196     1.500    
    SLICE_X249Y584       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.505    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/CB_av_s_r_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/cb_rxdatavalid_cnt_reg[0]/CLR
                            (removal check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.049ns (15.077%)  route 0.276ns (84.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.312ns (routing 0.173ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.201ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.312     1.430    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[2->1]   
    SLICE_X245Y582       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y582       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.479 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         0.276     1.755    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X249Y585       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/cb_rxdatavalid_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.539     1.704    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[2->1]   
    SLICE_X249Y585       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/cb_rxdatavalid_cnt_reg[0]/C
                         clock pessimism             -0.196     1.508    
    SLICE_X249Y585       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.513    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/cb_rxdatavalid_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/cb_rxdatavalid_cnt_reg[2]/CLR
                            (removal check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.049ns (15.077%)  route 0.276ns (84.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.312ns (routing 0.173ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.201ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.312     1.430    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[2->1]   
    SLICE_X245Y582       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y582       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.479 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         0.276     1.755    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X249Y585       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/cb_rxdatavalid_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.539     1.704    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[2->1]   
    SLICE_X249Y585       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/cb_rxdatavalid_cnt_reg[2]/C
                         clock pessimism             -0.196     1.508    
    SLICE_X249Y585       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.513    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/cb_rxdatavalid_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/rxchanisaligned_reg/CLR
                            (removal check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.049ns (15.077%)  route 0.276ns (84.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.312ns (routing 0.173ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.201ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.312     1.430    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[2->1]   
    SLICE_X245Y582       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y582       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.479 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         0.276     1.755    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X249Y585       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/rxchanisaligned_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.539     1.704    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[2->1]   
    SLICE_X249Y585       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/rxchanisaligned_reg/C
                         clock pessimism             -0.196     1.508    
    SLICE_X249Y585       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.513    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave.slave/rxchanisaligned_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[2]/CLR
                            (removal check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.049ns (11.893%)  route 0.363ns (88.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Net Delay (Source):      0.965ns (routing 0.173ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.201ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       0.965     1.083    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]
    SLICE_X353Y650       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y650       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.132 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.363     1.495    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X351Y664       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.147     1.312    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X351Y664       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[2]/C
                         clock pessimism             -0.075     1.237    
    SLICE_X351Y664       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.242    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[3]/CLR
                            (removal check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.049ns (11.893%)  route 0.363ns (88.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Net Delay (Source):      0.965ns (routing 0.173ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.201ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       0.965     1.083    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]
    SLICE_X353Y650       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y650       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.132 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.363     1.495    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X351Y664       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.147     1.312    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X351Y664       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[3]/C
                         clock pessimism             -0.075     1.237    
    SLICE_X351Y664       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.242    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]/CLR
                            (removal check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.049ns (11.722%)  route 0.369ns (88.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Net Delay (Source):      0.965ns (routing 0.173ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.201ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       0.965     1.083    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]
    SLICE_X353Y650       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y650       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.132 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.369     1.501    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X351Y664       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.150     1.315    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X351Y664       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]/C
                         clock pessimism             -0.075     1.240    
    SLICE_X351Y664       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.245    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[1]/CLR
                            (removal check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.049ns (11.722%)  route 0.369ns (88.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Net Delay (Source):      0.965ns (routing 0.173ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.201ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       0.965     1.083    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]
    SLICE_X353Y650       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y650       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.132 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.369     1.501    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X351Y664       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.150     1.315    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X351Y664       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[1]/C
                         clock pessimism             -0.075     1.240    
    SLICE_X351Y664       FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.245    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[4]/CLR
                            (removal check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.049ns (11.722%)  route 0.369ns (88.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Net Delay (Source):      0.965ns (routing 0.173ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.201ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       0.965     1.083    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]
    SLICE_X353Y650       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y650       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.132 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.369     1.501    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X351Y664       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.150     1.315    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X351Y664       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[4]/C
                         clock pessimism             -0.075     1.240    
    SLICE_X351Y664       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     1.245    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[5]/CLR
                            (removal check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.049ns (11.722%)  route 0.369ns (88.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Net Delay (Source):      0.965ns (routing 0.173ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.201ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       0.965     1.083    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]
    SLICE_X353Y650       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y650       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.132 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.369     1.501    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X351Y664       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=81109, routed)       1.150     1.315    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X351Y664       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[5]/C
                         clock pessimism             -0.075     1.240    
    SLICE_X351Y664       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.245    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.256    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  aurora_64b66b_1_user_clk_out
  To Clock:  aurora_64b66b_1_user_clk_out

Setup :            0  Failing Endpoints,  Worst Slack       10.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.297ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[0]/CLR
                            (recovery check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.114ns (5.994%)  route 1.788ns (94.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 15.428 - 12.800 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.269ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.628ns
    Common Clock Delay      (CCD):    0.837ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.569ns (routing 0.395ns, distribution 2.174ns)
  Clock Net Delay (Destination): 2.299ns (routing 0.355ns, distribution 1.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.569     2.966    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X353Y245       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y245       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.080 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          1.788     4.868    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLR Crossing[0->1]   
    SLICE_X346Y310       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.299    15.428    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLR Crossing[0->1]   
    SLICE_X346Y310       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[0]/C
                         clock pessimism              0.123    15.551    
                         inter-SLR compensation      -0.269    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X346Y310       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    15.165    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                 10.297    

Slack (MET) :             10.297ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[1]/CLR
                            (recovery check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.114ns (5.994%)  route 1.788ns (94.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 15.428 - 12.800 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.269ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.628ns
    Common Clock Delay      (CCD):    0.837ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.569ns (routing 0.395ns, distribution 2.174ns)
  Clock Net Delay (Destination): 2.299ns (routing 0.355ns, distribution 1.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.569     2.966    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X353Y245       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y245       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.080 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          1.788     4.868    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLR Crossing[0->1]   
    SLICE_X346Y310       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.299    15.428    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLR Crossing[0->1]   
    SLICE_X346Y310       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[1]/C
                         clock pessimism              0.123    15.551    
                         inter-SLR compensation      -0.269    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X346Y310       FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    15.165    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                 10.297    

Slack (MET) :             10.297ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[2]/CLR
                            (recovery check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.114ns (5.994%)  route 1.788ns (94.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 15.428 - 12.800 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.269ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.628ns
    Common Clock Delay      (CCD):    0.837ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.569ns (routing 0.395ns, distribution 2.174ns)
  Clock Net Delay (Destination): 2.299ns (routing 0.355ns, distribution 1.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.569     2.966    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X353Y245       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y245       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.080 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          1.788     4.868    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLR Crossing[0->1]   
    SLICE_X346Y310       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.299    15.428    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLR Crossing[0->1]   
    SLICE_X346Y310       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[2]/C
                         clock pessimism              0.123    15.551    
                         inter-SLR compensation      -0.269    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X346Y310       FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082    15.165    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                 10.297    

Slack (MET) :             10.416ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[5]/CLR
                            (recovery check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.114ns (6.372%)  route 1.675ns (93.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 15.435 - 12.800 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.270ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.635ns
    Common Clock Delay      (CCD):    0.837ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.569ns (routing 0.395ns, distribution 2.174ns)
  Clock Net Delay (Destination): 2.306ns (routing 0.355ns, distribution 1.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.569     2.966    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X353Y245       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y245       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.080 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          1.675     4.755    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLR Crossing[0->1]   
    SLICE_X346Y309       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.306    15.435    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLR Crossing[0->1]   
    SLICE_X346Y309       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[5]/C
                         clock pessimism              0.123    15.558    
                         inter-SLR compensation      -0.270    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X346Y309       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    15.171    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                 10.416    

Slack (MET) :             10.416ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[7]/CLR
                            (recovery check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.114ns (6.372%)  route 1.675ns (93.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 15.435 - 12.800 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.270ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.635ns
    Common Clock Delay      (CCD):    0.837ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.569ns (routing 0.395ns, distribution 2.174ns)
  Clock Net Delay (Destination): 2.306ns (routing 0.355ns, distribution 1.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.569     2.966    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X353Y245       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y245       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.080 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          1.675     4.755    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLR Crossing[0->1]   
    SLICE_X346Y309       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.306    15.435    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLR Crossing[0->1]   
    SLICE_X346Y309       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[7]/C
                         clock pessimism              0.123    15.558    
                         inter-SLR compensation      -0.270    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X346Y309       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    15.171    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                 10.416    

Slack (MET) :             10.416ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[8]/CLR
                            (recovery check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.114ns (6.372%)  route 1.675ns (93.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 15.435 - 12.800 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.270ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.635ns
    Common Clock Delay      (CCD):    0.837ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.569ns (routing 0.395ns, distribution 2.174ns)
  Clock Net Delay (Destination): 2.306ns (routing 0.355ns, distribution 1.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.569     2.966    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X353Y245       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y245       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.080 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          1.675     4.755    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLR Crossing[0->1]   
    SLICE_X346Y309       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.306    15.435    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLR Crossing[0->1]   
    SLICE_X346Y309       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[8]/C
                         clock pessimism              0.123    15.558    
                         inter-SLR compensation      -0.270    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X346Y309       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    15.171    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                 10.416    

Slack (MET) :             10.416ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[9]/CLR
                            (recovery check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.114ns (6.372%)  route 1.675ns (93.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 15.435 - 12.800 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.270ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.635ns
    Common Clock Delay      (CCD):    0.837ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.569ns (routing 0.395ns, distribution 2.174ns)
  Clock Net Delay (Destination): 2.306ns (routing 0.355ns, distribution 1.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.569     2.966    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X353Y245       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y245       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.080 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          1.675     4.755    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLR Crossing[0->1]   
    SLICE_X346Y309       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.306    15.435    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLR Crossing[0->1]   
    SLICE_X346Y309       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[9]/C
                         clock pessimism              0.123    15.558    
                         inter-SLR compensation      -0.270    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X346Y309       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    15.171    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                 10.416    

Slack (MET) :             10.424ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[3]/CLR
                            (recovery check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.114ns (6.408%)  route 1.665ns (93.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 15.433 - 12.800 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.269ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.633ns
    Common Clock Delay      (CCD):    0.837ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.569ns (routing 0.395ns, distribution 2.174ns)
  Clock Net Delay (Destination): 2.304ns (routing 0.355ns, distribution 1.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.569     2.966    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X353Y245       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y245       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.080 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          1.665     4.745    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLR Crossing[0->1]   
    SLICE_X346Y309       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.304    15.433    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLR Crossing[0->1]   
    SLICE_X346Y309       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[3]/C
                         clock pessimism              0.123    15.556    
                         inter-SLR compensation      -0.269    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X346Y309       FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082    15.169    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                 10.424    

Slack (MET) :             10.424ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[4]/CLR
                            (recovery check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.114ns (6.408%)  route 1.665ns (93.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 15.433 - 12.800 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.269ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.633ns
    Common Clock Delay      (CCD):    0.837ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.569ns (routing 0.395ns, distribution 2.174ns)
  Clock Net Delay (Destination): 2.304ns (routing 0.355ns, distribution 1.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.569     2.966    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X353Y245       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y245       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.080 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          1.665     4.745    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLR Crossing[0->1]   
    SLICE_X346Y309       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.304    15.433    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLR Crossing[0->1]   
    SLICE_X346Y309       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[4]/C
                         clock pessimism              0.123    15.556    
                         inter-SLR compensation      -0.269    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X346Y309       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082    15.169    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                 10.424    

Slack (MET) :             10.424ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[6]/CLR
                            (recovery check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.114ns (6.408%)  route 1.665ns (93.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 15.433 - 12.800 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.269ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.633ns
    Common Clock Delay      (CCD):    0.837ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.569ns (routing 0.395ns, distribution 2.174ns)
  Clock Net Delay (Destination): 2.304ns (routing 0.355ns, distribution 1.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.569     2.966    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X353Y245       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y245       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.080 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          1.665     4.745    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLR Crossing[0->1]   
    SLICE_X346Y309       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       2.304    15.433    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLR Crossing[0->1]   
    SLICE_X346Y309       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[6]/C
                         clock pessimism              0.123    15.556    
                         inter-SLR compensation      -0.269    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X346Y309       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    15.169    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                 10.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/CB_av_s_r_reg/CLR
                            (removal check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.049ns (19.522%)  route 0.202ns (80.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      1.427ns (routing 0.206ns, distribution 1.221ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.238ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.427     1.545    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[0->1]   
    SLICE_X277Y372       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X277Y372       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.594 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         0.202     1.796    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X270Y372       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/CB_av_s_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.670     1.835    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[0->1]   
    SLICE_X270Y372       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/CB_av_s_r_reg/C
                         clock pessimism             -0.210     1.625    
    SLICE_X270Y372       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.630    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/CB_av_s_r_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/hold_rd_ptr_reg/CLR
                            (removal check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.049ns (19.522%)  route 0.202ns (80.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      1.427ns (routing 0.206ns, distribution 1.221ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.238ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.427     1.545    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[0->1]   
    SLICE_X277Y372       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X277Y372       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.594 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         0.202     1.796    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X270Y372       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/hold_rd_ptr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.670     1.835    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[0->1]   
    SLICE_X270Y372       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/hold_rd_ptr_reg/C
                         clock pessimism             -0.210     1.625    
    SLICE_X270Y372       FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.630    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/hold_rd_ptr_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/rxchanisaligned_reg/CLR
                            (removal check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.049ns (19.522%)  route 0.202ns (80.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      1.427ns (routing 0.206ns, distribution 1.221ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.238ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.427     1.545    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[0->1]   
    SLICE_X277Y372       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X277Y372       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.594 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         0.202     1.796    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X270Y372       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/rxchanisaligned_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.670     1.835    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[0->1]   
    SLICE_X270Y372       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/rxchanisaligned_reg/C
                         clock pessimism             -0.210     1.625    
    SLICE_X270Y372       FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.630    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/rxchanisaligned_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/slave_stop_cb_r_reg/CLR
                            (removal check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.049ns (19.522%)  route 0.202ns (80.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      1.427ns (routing 0.206ns, distribution 1.221ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.238ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.427     1.545    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[0->1]   
    SLICE_X277Y372       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X277Y372       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.594 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         0.202     1.796    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X270Y372       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/slave_stop_cb_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.670     1.835    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[0->1]   
    SLICE_X270Y372       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/slave_stop_cb_r_reg/C
                         clock pessimism             -0.210     1.625    
    SLICE_X270Y372       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.630    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave.slave/slave_stop_cb_r_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]/CLR
                            (removal check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Net Delay (Source):      1.103ns (routing 0.206ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.238ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.103     1.221    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X353Y245       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y245       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.270 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.165     1.435    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X353Y246       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.310     1.475    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X353Y246       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]/C
                         clock pessimism             -0.211     1.264    
    SLICE_X353Y246       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.269    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[2]/CLR
                            (removal check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Net Delay (Source):      1.103ns (routing 0.206ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.238ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.103     1.221    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X353Y245       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y245       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.270 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.165     1.435    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X353Y246       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.310     1.475    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X353Y246       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[2]/C
                         clock pessimism             -0.211     1.264    
    SLICE_X353Y246       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.269    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[6]/CLR
                            (removal check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Net Delay (Source):      1.103ns (routing 0.206ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.238ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.103     1.221    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X353Y245       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y245       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.270 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.165     1.435    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X353Y246       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.310     1.475    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X353Y246       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[6]/C
                         clock pessimism             -0.211     1.264    
    SLICE_X353Y246       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.269    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[7]/CLR
                            (removal check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Net Delay (Source):      1.103ns (routing 0.206ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.238ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.103     1.221    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X353Y245       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y245       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.270 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.165     1.435    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X353Y246       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.310     1.475    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X353Y246       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[7]/C
                         clock pessimism             -0.211     1.264    
    SLICE_X353Y246       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.269    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[1]/CLR
                            (removal check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Net Delay (Source):      1.103ns (routing 0.206ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.238ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.103     1.221    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X353Y245       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y245       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.270 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.171     1.441    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X353Y246       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.313     1.478    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X353Y246       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[1]/C
                         clock pessimism             -0.211     1.267    
    SLICE_X353Y246       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.272    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[3]/CLR
                            (removal check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Net Delay (Source):      1.103ns (routing 0.206ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.238ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.103     1.221    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X353Y245       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y245       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.270 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.171     1.441    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X353Y246       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=88542, routed)       1.313     1.478    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X353Y246       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[3]/C
                         clock pessimism             -0.211     1.267    
    SLICE_X353Y246       FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.272    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.434ns (22.818%)  route 1.468ns (77.182%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 36.384 - 33.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.297ns (routing 0.002ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.002ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.297     4.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X327Y482       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y482       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.395     4.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X327Y482       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     4.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.292     5.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X328Y484       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.781     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X327Y497       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.173    35.173    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.136    36.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X327Y497       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.672    37.056    
                         clock uncertainty           -0.035    37.021    
    SLICE_X327Y497       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    36.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.939    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                 30.905    

Slack (MET) :             30.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.434ns (22.890%)  route 1.462ns (77.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 36.383 - 33.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.297ns (routing 0.002ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.002ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.297     4.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X327Y482       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y482       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.395     4.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X327Y482       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     4.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.292     5.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X328Y484       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.775     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X327Y497       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.173    35.173    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.135    36.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X327Y497       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.672    37.055    
                         clock uncertainty           -0.035    37.020    
    SLICE_X327Y497       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    36.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.938    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 30.910    

Slack (MET) :             30.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.434ns (22.890%)  route 1.462ns (77.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 36.383 - 33.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.297ns (routing 0.002ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.002ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.297     4.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X327Y482       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y482       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.395     4.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X327Y482       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     4.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.292     5.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X328Y484       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.775     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X327Y497       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.173    35.173    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.135    36.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X327Y497       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.672    37.055    
                         clock uncertainty           -0.035    37.020    
    SLICE_X327Y497       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    36.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.938    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 30.910    

Slack (MET) :             30.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.434ns (22.890%)  route 1.462ns (77.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 36.383 - 33.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.297ns (routing 0.002ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.002ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.297     4.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X327Y482       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y482       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.395     4.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X327Y482       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     4.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.292     5.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X328Y484       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.775     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X327Y497       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.173    35.173    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.135    36.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X327Y497       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.672    37.055    
                         clock uncertainty           -0.035    37.020    
    SLICE_X327Y497       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    36.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.938    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 30.910    

Slack (MET) :             30.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.434ns (22.890%)  route 1.462ns (77.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 36.383 - 33.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.297ns (routing 0.002ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.002ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.297     4.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X327Y482       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y482       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.395     4.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X327Y482       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     4.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.292     5.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X328Y484       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.775     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X327Y497       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.173    35.173    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.135    36.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X327Y497       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.672    37.055    
                         clock uncertainty           -0.035    37.020    
    SLICE_X327Y497       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082    36.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.938    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 30.910    

Slack (MET) :             30.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.434ns (22.890%)  route 1.462ns (77.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 36.383 - 33.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.297ns (routing 0.002ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.002ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.297     4.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X327Y482       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y482       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.395     4.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X327Y482       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     4.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.292     5.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X328Y484       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.775     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X327Y497       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.173    35.173    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.135    36.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X327Y497       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.672    37.055    
                         clock uncertainty           -0.035    37.020    
    SLICE_X327Y497       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082    36.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.938    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 30.910    

Slack (MET) :             30.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.434ns (22.890%)  route 1.462ns (77.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 36.383 - 33.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.297ns (routing 0.002ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.002ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.297     4.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X327Y482       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y482       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.395     4.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X327Y482       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     4.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.292     5.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X328Y484       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.775     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X327Y497       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.173    35.173    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.135    36.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X327Y497       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.672    37.055    
                         clock uncertainty           -0.035    37.020    
    SLICE_X327Y497       FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082    36.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.938    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 30.910    

Slack (MET) :             30.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.434ns (22.890%)  route 1.462ns (77.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 36.383 - 33.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.297ns (routing 0.002ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.002ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.297     4.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X327Y482       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y482       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.395     4.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X327Y482       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     4.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.292     5.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X328Y484       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.775     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X327Y497       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.173    35.173    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.135    36.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X327Y497       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.672    37.055    
                         clock uncertainty           -0.035    37.020    
    SLICE_X327Y497       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082    36.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.938    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 30.910    

Slack (MET) :             30.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.434ns (22.890%)  route 1.462ns (77.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 36.383 - 33.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.297ns (routing 0.002ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.002ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.297     4.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X327Y482       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y482       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.395     4.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X327Y482       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     4.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.292     5.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X328Y484       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.775     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X327Y497       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.173    35.173    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.135    36.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X327Y497       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.672    37.055    
                         clock uncertainty           -0.035    37.020    
    SLICE_X327Y497       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082    36.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.938    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 30.910    

Slack (MET) :             30.913ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.434ns (22.927%)  route 1.459ns (77.073%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 36.383 - 33.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.297ns (routing 0.002ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.002ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.297     4.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X327Y482       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y482       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.395     4.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X327Y482       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     4.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.292     5.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X328Y484       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.772     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X328Y497       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.173    35.173    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         1.135    36.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X328Y497       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.672    37.055    
                         clock uncertainty           -0.035    37.020    
    SLICE_X328Y497       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    36.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.938    
                         arrival time                          -6.025    
  -------------------------------------------------------------------
                         slack                                 30.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.049ns (21.212%)  route 0.182ns (78.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.533ns (routing 0.002ns, distribution 0.531ns)
  Clock Net Delay (Destination): 0.642ns (routing 0.002ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.533     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X329Y509       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X329Y509       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.927 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.182     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X329Y510       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.642     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X329Y510       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.458     1.978    
    SLICE_X329Y510       FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Net Delay (Source):      0.545ns (routing 0.002ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.002ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.545     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X330Y510       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X330Y510       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.939 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.134     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X330Y510       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.645     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X330Y510       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.507     1.932    
    SLICE_X330Y510       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Net Delay (Source):      0.545ns (routing 0.002ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.002ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.545     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X330Y510       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X330Y510       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.939 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.134     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X330Y510       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.645     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X330Y510       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.507     1.932    
    SLICE_X330Y510       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.049ns (23.445%)  route 0.160ns (76.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.540ns (routing 0.002ns, distribution 0.538ns)
  Clock Net Delay (Destination): 0.611ns (routing 0.002ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.540     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X328Y507       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X328Y507       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.160     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X323Y507       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.611     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X323Y507       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.458     1.947    
    SLICE_X323Y507       FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Net Delay (Source):      0.546ns (routing 0.002ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.639ns (routing 0.002ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.546     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X330Y516       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X330Y516       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.940 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X330Y516       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.639     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X330Y516       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.508     1.925    
    SLICE_X330Y516       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Net Delay (Source):      0.546ns (routing 0.002ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.639ns (routing 0.002ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.546     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X330Y516       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X330Y516       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.940 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X330Y516       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.639     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X330Y516       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.508     1.925    
    SLICE_X330Y516       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Net Delay (Source):      0.546ns (routing 0.002ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.639ns (routing 0.002ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.546     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X330Y516       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X330Y516       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.940 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X330Y516       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.639     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X330Y516       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.508     1.925    
    SLICE_X330Y516       FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.540ns (routing 0.002ns, distribution 0.538ns)
  Clock Net Delay (Destination): 0.614ns (routing 0.002ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.540     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X328Y507       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X328Y507       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.933 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.172     2.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X326Y507       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.614     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X326Y507       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.458     1.950    
    SLICE_X326Y507       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Net Delay (Source):      0.546ns (routing 0.002ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.633ns (routing 0.002ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.546     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X330Y516       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X330Y516       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.940 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.167     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X330Y514       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.633     2.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X330Y514       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.498     1.929    
    SLICE_X330Y514       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.063ns (28.251%)  route 0.160ns (71.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Net Delay (Source):      0.545ns (routing 0.002ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.642ns (routing 0.002ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.545     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X329Y510       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X329Y510       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.033     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X329Y510       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.986 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.127     2.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X330Y510       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y8 (CLOCK_ROOT)    net (fo=490, routed)         0.642     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X330Y510       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.507     1.929    
    SLICE_X330Y510       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.114ns (18.537%)  route 0.501ns (81.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 9.784 - 6.400 ) 
    Source Clock Delay      (SCD):    3.804ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.407ns (routing 1.384ns, distribution 2.023ns)
  Clock Net Delay (Destination): 3.055ns (routing 1.266ns, distribution 1.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.407     3.804    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLR Crossing[2->1]   
    SLICE_X351Y594       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y594       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.918 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.501     4.419    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X349Y597       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.055     9.784    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X349Y597       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/C
                         clock pessimism              0.286    10.070    
                         clock uncertainty           -0.035    10.035    
    SLICE_X349Y597       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     9.953    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.114ns (18.537%)  route 0.501ns (81.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 9.784 - 6.400 ) 
    Source Clock Delay      (SCD):    3.804ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.407ns (routing 1.384ns, distribution 2.023ns)
  Clock Net Delay (Destination): 3.055ns (routing 1.266ns, distribution 1.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.407     3.804    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLR Crossing[2->1]   
    SLICE_X351Y594       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y594       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.918 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.501     4.419    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X349Y597       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.055     9.784    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X349Y597       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/C
                         clock pessimism              0.286    10.070    
                         clock uncertainty           -0.035    10.035    
    SLICE_X349Y597       FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082     9.953    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.114ns (18.537%)  route 0.501ns (81.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 9.784 - 6.400 ) 
    Source Clock Delay      (SCD):    3.804ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.407ns (routing 1.384ns, distribution 2.023ns)
  Clock Net Delay (Destination): 3.055ns (routing 1.266ns, distribution 1.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.407     3.804    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLR Crossing[2->1]   
    SLICE_X351Y594       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y594       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.918 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.501     4.419    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X349Y597       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.055     9.784    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X349Y597       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/C
                         clock pessimism              0.286    10.070    
                         clock uncertainty           -0.035    10.035    
    SLICE_X349Y597       FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082     9.953    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.114ns (18.537%)  route 0.501ns (81.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 9.784 - 6.400 ) 
    Source Clock Delay      (SCD):    3.804ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.407ns (routing 1.384ns, distribution 2.023ns)
  Clock Net Delay (Destination): 3.055ns (routing 1.266ns, distribution 1.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.407     3.804    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLR Crossing[2->1]   
    SLICE_X351Y594       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y594       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.918 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.501     4.419    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X349Y597       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.055     9.784    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X349Y597       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/C
                         clock pessimism              0.286    10.070    
                         clock uncertainty           -0.035    10.035    
    SLICE_X349Y597       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     9.953    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.114ns (21.429%)  route 0.418ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 9.784 - 6.400 ) 
    Source Clock Delay      (SCD):    3.804ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.407ns (routing 1.384ns, distribution 2.023ns)
  Clock Net Delay (Destination): 3.055ns (routing 1.266ns, distribution 1.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.407     3.804    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLR Crossing[2->1]   
    SLICE_X351Y594       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y594       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.918 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.418     4.336    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X350Y597       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.055     9.784    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X350Y597       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/C
                         clock pessimism              0.354    10.138    
                         clock uncertainty           -0.035    10.103    
    SLICE_X350Y597       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082    10.021    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.114ns (21.429%)  route 0.418ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 9.784 - 6.400 ) 
    Source Clock Delay      (SCD):    3.804ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.407ns (routing 1.384ns, distribution 2.023ns)
  Clock Net Delay (Destination): 3.055ns (routing 1.266ns, distribution 1.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.407     3.804    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLR Crossing[2->1]   
    SLICE_X351Y594       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y594       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.918 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.418     4.336    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X350Y597       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.055     9.784    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X350Y597       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/C
                         clock pessimism              0.354    10.138    
                         clock uncertainty           -0.035    10.103    
    SLICE_X350Y597       FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082    10.021    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.114ns (21.429%)  route 0.418ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 9.784 - 6.400 ) 
    Source Clock Delay      (SCD):    3.804ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.407ns (routing 1.384ns, distribution 2.023ns)
  Clock Net Delay (Destination): 3.055ns (routing 1.266ns, distribution 1.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.407     3.804    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLR Crossing[2->1]   
    SLICE_X351Y594       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y594       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.918 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.418     4.336    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X350Y597       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.055     9.784    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X350Y597       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/C
                         clock pessimism              0.354    10.138    
                         clock uncertainty           -0.035    10.103    
    SLICE_X350Y597       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    10.021    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.114ns (21.429%)  route 0.418ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 9.784 - 6.400 ) 
    Source Clock Delay      (SCD):    3.804ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.407ns (routing 1.384ns, distribution 2.023ns)
  Clock Net Delay (Destination): 3.055ns (routing 1.266ns, distribution 1.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.407     3.804    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLR Crossing[2->1]   
    SLICE_X351Y594       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y594       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.918 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.418     4.336    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X350Y597       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        3.055     9.784    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X350Y597       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/C
                         clock pessimism              0.354    10.138    
                         clock uncertainty           -0.035    10.103    
    SLICE_X350Y597       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    10.021    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                  5.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.049ns (19.919%)  route 0.197ns (80.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      1.640ns (routing 0.703ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.786ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.640     1.758    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLR Crossing[2->1]   
    SLICE_X351Y594       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y594       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.807 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.197     2.004    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X350Y597       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.885     2.050    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X350Y597       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/C
                         clock pessimism             -0.252     1.798    
    SLICE_X350Y597       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.803    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.049ns (19.919%)  route 0.197ns (80.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      1.640ns (routing 0.703ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.786ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.640     1.758    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLR Crossing[2->1]   
    SLICE_X351Y594       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y594       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.807 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.197     2.004    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X350Y597       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.885     2.050    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X350Y597       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/C
                         clock pessimism             -0.252     1.798    
    SLICE_X350Y597       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.803    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.049ns (19.919%)  route 0.197ns (80.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      1.640ns (routing 0.703ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.786ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.640     1.758    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLR Crossing[2->1]   
    SLICE_X351Y594       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y594       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.807 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.197     2.004    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X350Y597       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.885     2.050    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X350Y597       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/C
                         clock pessimism             -0.252     1.798    
    SLICE_X350Y597       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.803    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.049ns (19.919%)  route 0.197ns (80.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      1.640ns (routing 0.703ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.786ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.640     1.758    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLR Crossing[2->1]   
    SLICE_X351Y594       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y594       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.807 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.197     2.004    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X350Y597       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.885     2.050    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X350Y597       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/C
                         clock pessimism             -0.252     1.798    
    SLICE_X350Y597       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.803    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.049ns (17.014%)  route 0.239ns (82.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      1.640ns (routing 0.703ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.786ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.640     1.758    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLR Crossing[2->1]   
    SLICE_X351Y594       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y594       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.807 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.239     2.046    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X349Y597       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.884     2.049    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X349Y597       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/C
                         clock pessimism             -0.216     1.833    
    SLICE_X349Y597       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.838    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.049ns (17.014%)  route 0.239ns (82.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      1.640ns (routing 0.703ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.786ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.640     1.758    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLR Crossing[2->1]   
    SLICE_X351Y594       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y594       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.807 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.239     2.046    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X349Y597       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.884     2.049    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X349Y597       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/C
                         clock pessimism             -0.216     1.833    
    SLICE_X349Y597       FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.838    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.049ns (17.014%)  route 0.239ns (82.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      1.640ns (routing 0.703ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.786ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.640     1.758    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLR Crossing[2->1]   
    SLICE_X351Y594       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y594       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.807 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.239     2.046    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X349Y597       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.884     2.049    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X349Y597       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/C
                         clock pessimism             -0.216     1.833    
    SLICE_X349Y597       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     1.838    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.049ns (17.014%)  route 0.239ns (82.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      1.640ns (routing 0.703ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.786ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.640     1.758    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLR Crossing[2->1]   
    SLICE_X351Y594       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y594       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.807 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.239     2.046    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X349Y597       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y10 (CLOCK_ROOT)   net (fo=4449, routed)        1.884     2.049    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLR Crossing[2->1]   
    SLICE_X349Y597       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/C
                         clock pessimism             -0.216     1.833    
    SLICE_X349Y597       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.838    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.208    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        5.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.114ns (10.888%)  route 0.933ns (89.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 9.229 - 6.400 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 0.965ns, distribution 1.831ns)
  Clock Net Delay (Destination): 2.500ns (routing 0.880ns, distribution 1.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.796     3.193    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y192       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y192       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.307 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.933     4.240    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X358Y234       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.500     9.229    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X358Y234       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/C
                         clock pessimism              0.239     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X358Y234       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.082     9.351    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.114ns (10.888%)  route 0.933ns (89.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 9.229 - 6.400 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 0.965ns, distribution 1.831ns)
  Clock Net Delay (Destination): 2.500ns (routing 0.880ns, distribution 1.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.796     3.193    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y192       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y192       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.307 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.933     4.240    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X358Y234       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.500     9.229    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X358Y234       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/C
                         clock pessimism              0.239     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X358Y234       FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.082     9.351    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.114ns (10.888%)  route 0.933ns (89.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 9.229 - 6.400 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 0.965ns, distribution 1.831ns)
  Clock Net Delay (Destination): 2.500ns (routing 0.880ns, distribution 1.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.796     3.193    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y192       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y192       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.307 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.933     4.240    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X358Y234       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.500     9.229    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X358Y234       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/C
                         clock pessimism              0.239     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X358Y234       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.082     9.351    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.114ns (10.888%)  route 0.933ns (89.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 9.229 - 6.400 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 0.965ns, distribution 1.831ns)
  Clock Net Delay (Destination): 2.500ns (routing 0.880ns, distribution 1.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.796     3.193    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y192       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y192       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.307 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.933     4.240    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X358Y234       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.500     9.229    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X358Y234       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/C
                         clock pessimism              0.239     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X358Y234       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082     9.351    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.114ns (10.920%)  route 0.930ns (89.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 9.233 - 6.400 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 0.965ns, distribution 1.831ns)
  Clock Net Delay (Destination): 2.504ns (routing 0.880ns, distribution 1.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.796     3.193    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y192       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y192       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.307 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.930     4.237    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X357Y233       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.504     9.233    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X357Y233       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/C
                         clock pessimism              0.239     9.472    
                         clock uncertainty           -0.035     9.437    
    SLICE_X357Y233       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     9.355    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          9.355    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.114ns (10.920%)  route 0.930ns (89.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 9.233 - 6.400 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 0.965ns, distribution 1.831ns)
  Clock Net Delay (Destination): 2.504ns (routing 0.880ns, distribution 1.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.796     3.193    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y192       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y192       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.307 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.930     4.237    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X357Y233       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.504     9.233    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X357Y233       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/C
                         clock pessimism              0.239     9.472    
                         clock uncertainty           -0.035     9.437    
    SLICE_X357Y233       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     9.355    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          9.355    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.114ns (10.983%)  route 0.924ns (89.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 9.227 - 6.400 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 0.965ns, distribution 1.831ns)
  Clock Net Delay (Destination): 2.498ns (routing 0.880ns, distribution 1.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.796     3.193    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y192       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y192       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.307 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.924     4.231    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X358Y234       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.498     9.227    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X358Y234       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/C
                         clock pessimism              0.239     9.466    
                         clock uncertainty           -0.035     9.431    
    SLICE_X358Y234       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082     9.349    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -4.231    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.114ns (10.983%)  route 0.924ns (89.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 9.227 - 6.400 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 0.965ns, distribution 1.831ns)
  Clock Net Delay (Destination): 2.498ns (routing 0.880ns, distribution 1.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.796     3.193    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y192       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y192       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.307 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.924     4.231    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X358Y234       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        2.498     9.227    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X358Y234       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/C
                         clock pessimism              0.239     9.466    
                         clock uncertainty           -0.035     9.431    
    SLICE_X358Y234       FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082     9.349    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -4.231    
  -------------------------------------------------------------------
                         slack                                  5.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.049ns (9.515%)  route 0.466ns (90.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.296ns (routing 0.500ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.561ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.296     1.414    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y192       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y192       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.463 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.466     1.929    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X357Y233       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.518     1.683    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X357Y233       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/C
                         clock pessimism             -0.181     1.502    
    SLICE_X357Y233       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.507    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.049ns (9.515%)  route 0.466ns (90.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.296ns (routing 0.500ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.561ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.296     1.414    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y192       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y192       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.463 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.466     1.929    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X357Y233       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.518     1.683    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X357Y233       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/C
                         clock pessimism             -0.181     1.502    
    SLICE_X357Y233       FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.507    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.049ns (9.646%)  route 0.459ns (90.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.296ns (routing 0.500ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.561ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.296     1.414    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y192       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y192       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.463 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.459     1.922    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X358Y234       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.510     1.675    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X358Y234       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/C
                         clock pessimism             -0.181     1.494    
    SLICE_X358Y234       FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     1.499    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.049ns (9.646%)  route 0.459ns (90.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.296ns (routing 0.500ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.561ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.296     1.414    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y192       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y192       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.463 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.459     1.922    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X358Y234       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.510     1.675    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X358Y234       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/C
                         clock pessimism             -0.181     1.494    
    SLICE_X358Y234       FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     1.499    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.049ns (9.552%)  route 0.464ns (90.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.296ns (routing 0.500ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.561ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.296     1.414    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y192       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y192       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.463 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.464     1.927    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X358Y234       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.512     1.677    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X358Y234       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/C
                         clock pessimism             -0.181     1.496    
    SLICE_X358Y234       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     1.501    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.049ns (9.552%)  route 0.464ns (90.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.296ns (routing 0.500ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.561ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.296     1.414    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y192       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y192       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.463 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.464     1.927    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X358Y234       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.512     1.677    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X358Y234       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/C
                         clock pessimism             -0.181     1.496    
    SLICE_X358Y234       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     1.501    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.049ns (9.552%)  route 0.464ns (90.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.296ns (routing 0.500ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.561ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.296     1.414    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y192       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y192       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.463 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.464     1.927    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X358Y234       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.512     1.677    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X358Y234       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/C
                         clock pessimism             -0.181     1.496    
    SLICE_X358Y234       FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                      0.005     1.501    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.049ns (9.552%)  route 0.464ns (90.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.296ns (routing 0.500ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.561ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.296     1.414    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y192       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y192       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.463 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.464     1.927    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X358Y234       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=4449, routed)        1.512     1.677    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X358Y234       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/C
                         clock pessimism             -0.181     1.496    
    SLICE_X358Y234       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     1.501    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.426    





