
Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c94  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08003dd0  08003dd0  00013dd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ea8  08003ea8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003ea8  08003ea8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003ea8  08003ea8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ea8  08003ea8  00013ea8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003eac  08003eac  00013eac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003eb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  20000070  08003f20  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000017c  08003f20  0002017c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000094f7  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c56  00000000  00000000  00029590  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000008b0  00000000  00000000  0002b1e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000007c8  00000000  00000000  0002ba98  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015291  00000000  00000000  0002c260  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000776b  00000000  00000000  000414f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008088c  00000000  00000000  00048c5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c94e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000298c  00000000  00000000  000c9564  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000070 	.word	0x20000070
 8000158:	00000000 	.word	0x00000000
 800015c:	08003db8 	.word	0x08003db8

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000074 	.word	0x20000074
 8000178:	08003db8 	.word	0x08003db8

0800017c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800017c:	b580      	push	{r7, lr}
 800017e:	b082      	sub	sp, #8
 8000180:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000182:	2300      	movs	r3, #0
 8000184:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000186:	2003      	movs	r0, #3
 8000188:	f000 fe56 	bl	8000e38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800018c:	2000      	movs	r0, #0
 800018e:	f000 f80d 	bl	80001ac <HAL_InitTick>
 8000192:	4603      	mov	r3, r0
 8000194:	2b00      	cmp	r3, #0
 8000196:	d002      	beq.n	800019e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000198:	2301      	movs	r3, #1
 800019a:	71fb      	strb	r3, [r7, #7]
 800019c:	e001      	b.n	80001a2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800019e:	f002 fca7 	bl	8002af0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80001a2:	79fb      	ldrb	r3, [r7, #7]
}
 80001a4:	4618      	mov	r0, r3
 80001a6:	3708      	adds	r7, #8
 80001a8:	46bd      	mov	sp, r7
 80001aa:	bd80      	pop	{r7, pc}

080001ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001ac:	b580      	push	{r7, lr}
 80001ae:	b084      	sub	sp, #16
 80001b0:	af00      	add	r7, sp, #0
 80001b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80001b4:	2300      	movs	r3, #0
 80001b6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80001b8:	4b16      	ldr	r3, [pc, #88]	; (8000214 <HAL_InitTick+0x68>)
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	2b00      	cmp	r3, #0
 80001be:	d022      	beq.n	8000206 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80001c0:	4b15      	ldr	r3, [pc, #84]	; (8000218 <HAL_InitTick+0x6c>)
 80001c2:	681a      	ldr	r2, [r3, #0]
 80001c4:	4b13      	ldr	r3, [pc, #76]	; (8000214 <HAL_InitTick+0x68>)
 80001c6:	681b      	ldr	r3, [r3, #0]
 80001c8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80001cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80001d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80001d4:	4618      	mov	r0, r3
 80001d6:	f000 fe64 	bl	8000ea2 <HAL_SYSTICK_Config>
 80001da:	4603      	mov	r3, r0
 80001dc:	2b00      	cmp	r3, #0
 80001de:	d10f      	bne.n	8000200 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	2b0f      	cmp	r3, #15
 80001e4:	d809      	bhi.n	80001fa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001e6:	2200      	movs	r2, #0
 80001e8:	6879      	ldr	r1, [r7, #4]
 80001ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80001ee:	f000 fe2e 	bl	8000e4e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80001f2:	4a0a      	ldr	r2, [pc, #40]	; (800021c <HAL_InitTick+0x70>)
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	6013      	str	r3, [r2, #0]
 80001f8:	e007      	b.n	800020a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80001fa:	2301      	movs	r3, #1
 80001fc:	73fb      	strb	r3, [r7, #15]
 80001fe:	e004      	b.n	800020a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000200:	2301      	movs	r3, #1
 8000202:	73fb      	strb	r3, [r7, #15]
 8000204:	e001      	b.n	800020a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000206:	2301      	movs	r3, #1
 8000208:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800020a:	7bfb      	ldrb	r3, [r7, #15]
}
 800020c:	4618      	mov	r0, r3
 800020e:	3710      	adds	r7, #16
 8000210:	46bd      	mov	sp, r7
 8000212:	bd80      	pop	{r7, pc}
 8000214:	20000004 	.word	0x20000004
 8000218:	20000008 	.word	0x20000008
 800021c:	20000000 	.word	0x20000000

08000220 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000220:	b480      	push	{r7}
 8000222:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000224:	4b05      	ldr	r3, [pc, #20]	; (800023c <HAL_IncTick+0x1c>)
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	4b05      	ldr	r3, [pc, #20]	; (8000240 <HAL_IncTick+0x20>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4413      	add	r3, r2
 800022e:	4a03      	ldr	r2, [pc, #12]	; (800023c <HAL_IncTick+0x1c>)
 8000230:	6013      	str	r3, [r2, #0]
}
 8000232:	bf00      	nop
 8000234:	46bd      	mov	sp, r7
 8000236:	bc80      	pop	{r7}
 8000238:	4770      	bx	lr
 800023a:	bf00      	nop
 800023c:	2000009c 	.word	0x2000009c
 8000240:	20000004 	.word	0x20000004

08000244 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000244:	b480      	push	{r7}
 8000246:	af00      	add	r7, sp, #0
  return uwTick;
 8000248:	4b02      	ldr	r3, [pc, #8]	; (8000254 <HAL_GetTick+0x10>)
 800024a:	681b      	ldr	r3, [r3, #0]
}
 800024c:	4618      	mov	r0, r3
 800024e:	46bd      	mov	sp, r7
 8000250:	bc80      	pop	{r7}
 8000252:	4770      	bx	lr
 8000254:	2000009c 	.word	0x2000009c

08000258 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b08e      	sub	sp, #56	; 0x38
 800025c:	af00      	add	r7, sp, #0
 800025e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000260:	2300      	movs	r3, #0
 8000262:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 8000266:	2300      	movs	r3, #0
 8000268:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 800026a:	2300      	movs	r3, #0
 800026c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	2b00      	cmp	r3, #0
 8000272:	d101      	bne.n	8000278 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000274:	2301      	movs	r3, #1
 8000276:	e127      	b.n	80004c8 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	691b      	ldr	r3, [r3, #16]
 800027c:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000282:	2b00      	cmp	r3, #0
 8000284:	d115      	bne.n	80002b2 <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	2200      	movs	r2, #0
 800028a:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	2200      	movs	r2, #0
 8000290:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000294:	4b8e      	ldr	r3, [pc, #568]	; (80004d0 <HAL_ADC_Init+0x278>)
 8000296:	6a1b      	ldr	r3, [r3, #32]
 8000298:	4a8d      	ldr	r2, [pc, #564]	; (80004d0 <HAL_ADC_Init+0x278>)
 800029a:	f043 0301 	orr.w	r3, r3, #1
 800029e:	6213      	str	r3, [r2, #32]
 80002a0:	4b8b      	ldr	r3, [pc, #556]	; (80004d0 <HAL_ADC_Init+0x278>)
 80002a2:	6a1b      	ldr	r3, [r3, #32]
 80002a4:	f003 0301 	and.w	r3, r3, #1
 80002a8:	60bb      	str	r3, [r7, #8]
 80002aa:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80002ac:	6878      	ldr	r0, [r7, #4]
 80002ae:	f002 fc4d 	bl	8002b4c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002b6:	f003 0310 	and.w	r3, r3, #16
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 80ff 	bne.w	80004be <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002c4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80002c8:	f023 0302 	bic.w	r3, r3, #2
 80002cc:	f043 0202 	orr.w	r2, r3, #2
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 80002d4:	4b7f      	ldr	r3, [pc, #508]	; (80004d4 <HAL_ADC_Init+0x27c>)
 80002d6:	685b      	ldr	r3, [r3, #4]
 80002d8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	685b      	ldr	r3, [r3, #4]
 80002e0:	497c      	ldr	r1, [pc, #496]	; (80004d4 <HAL_ADC_Init+0x27c>)
 80002e2:	4313      	orrs	r3, r2
 80002e4:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80002ee:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80002f6:	4619      	mov	r1, r3
 80002f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80002fc:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80002fe:	6a3b      	ldr	r3, [r7, #32]
 8000300:	fa93 f3a3 	rbit	r3, r3
 8000304:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000306:	69fb      	ldr	r3, [r7, #28]
 8000308:	fab3 f383 	clz	r3, r3
 800030c:	b2db      	uxtb	r3, r3
 800030e:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8000312:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000318:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000320:	4619      	mov	r1, r3
 8000322:	2302      	movs	r3, #2
 8000324:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000328:	fa93 f3a3 	rbit	r3, r3
 800032c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800032e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000330:	fab3 f383 	clz	r3, r3
 8000334:	b2db      	uxtb	r3, r3
 8000336:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 800033a:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 800033c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800033e:	4313      	orrs	r3, r2
 8000340:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000346:	2b10      	cmp	r3, #16
 8000348:	d007      	beq.n	800035a <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8000352:	4313      	orrs	r3, r2
 8000354:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000356:	4313      	orrs	r3, r2
 8000358:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000364:	2b40      	cmp	r3, #64	; 0x40
 8000366:	d04f      	beq.n	8000408 <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	699b      	ldr	r3, [r3, #24]
 800036c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800036e:	4313      	orrs	r3, r2
 8000370:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800037a:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 800037c:	687a      	ldr	r2, [r7, #4]
 800037e:	6912      	ldr	r2, [r2, #16]
 8000380:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8000384:	d003      	beq.n	800038e <HAL_ADC_Init+0x136>
 8000386:	687a      	ldr	r2, [r7, #4]
 8000388:	6912      	ldr	r2, [r2, #16]
 800038a:	2a01      	cmp	r2, #1
 800038c:	d102      	bne.n	8000394 <HAL_ADC_Init+0x13c>
 800038e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000392:	e000      	b.n	8000396 <HAL_ADC_Init+0x13e>
 8000394:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 8000396:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8000398:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800039a:	4313      	orrs	r3, r2
 800039c:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80003a4:	2b01      	cmp	r3, #1
 80003a6:	d125      	bne.n	80003f4 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d114      	bne.n	80003dc <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003b6:	3b01      	subs	r3, #1
 80003b8:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80003bc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003be:	69ba      	ldr	r2, [r7, #24]
 80003c0:	fa92 f2a2 	rbit	r2, r2
 80003c4:	617a      	str	r2, [r7, #20]
  return result;
 80003c6:	697a      	ldr	r2, [r7, #20]
 80003c8:	fab2 f282 	clz	r2, r2
 80003cc:	b2d2      	uxtb	r2, r2
 80003ce:	4093      	lsls	r3, r2
 80003d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80003d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80003d6:	4313      	orrs	r3, r2
 80003d8:	633b      	str	r3, [r7, #48]	; 0x30
 80003da:	e00b      	b.n	80003f4 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003e0:	f043 0220 	orr.w	r2, r3, #32
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80003ec:	f043 0201 	orr.w	r2, r3, #1
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	685a      	ldr	r2, [r3, #4]
 80003fa:	4b37      	ldr	r3, [pc, #220]	; (80004d8 <HAL_ADC_Init+0x280>)
 80003fc:	4013      	ands	r3, r2
 80003fe:	687a      	ldr	r2, [r7, #4]
 8000400:	6812      	ldr	r2, [r2, #0]
 8000402:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000404:	430b      	orrs	r3, r1
 8000406:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	689a      	ldr	r2, [r3, #8]
 800040e:	4b33      	ldr	r3, [pc, #204]	; (80004dc <HAL_ADC_Init+0x284>)
 8000410:	4013      	ands	r3, r2
 8000412:	687a      	ldr	r2, [r7, #4]
 8000414:	6812      	ldr	r2, [r2, #0]
 8000416:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000418:	430b      	orrs	r3, r1
 800041a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	691b      	ldr	r3, [r3, #16]
 8000420:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000424:	d003      	beq.n	800042e <HAL_ADC_Init+0x1d6>
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	691b      	ldr	r3, [r3, #16]
 800042a:	2b01      	cmp	r3, #1
 800042c:	d119      	bne.n	8000462 <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000434:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800043c:	3b01      	subs	r3, #1
 800043e:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 8000442:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000444:	693a      	ldr	r2, [r7, #16]
 8000446:	fa92 f2a2 	rbit	r2, r2
 800044a:	60fa      	str	r2, [r7, #12]
  return result;
 800044c:	68fa      	ldr	r2, [r7, #12]
 800044e:	fab2 f282 	clz	r2, r2
 8000452:	b2d2      	uxtb	r2, r2
 8000454:	fa03 f202 	lsl.w	r2, r3, r2
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	430a      	orrs	r2, r1
 800045e:	631a      	str	r2, [r3, #48]	; 0x30
 8000460:	e007      	b.n	8000472 <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8000470:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	689a      	ldr	r2, [r3, #8]
 8000478:	4b19      	ldr	r3, [pc, #100]	; (80004e0 <HAL_ADC_Init+0x288>)
 800047a:	4013      	ands	r3, r2
 800047c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800047e:	429a      	cmp	r2, r3
 8000480:	d10b      	bne.n	800049a <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	2200      	movs	r2, #0
 8000486:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800048c:	f023 0303 	bic.w	r3, r3, #3
 8000490:	f043 0201 	orr.w	r2, r3, #1
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	64da      	str	r2, [r3, #76]	; 0x4c
 8000498:	e014      	b.n	80004c4 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800049e:	f023 0312 	bic.w	r3, r3, #18
 80004a2:	f043 0210 	orr.w	r2, r3, #16
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80004ae:	f043 0201 	orr.w	r2, r3, #1
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 80004b6:	2301      	movs	r3, #1
 80004b8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80004bc:	e002      	b.n	80004c4 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80004be:	2301      	movs	r3, #1
 80004c0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 80004c4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80004c8:	4618      	mov	r0, r3
 80004ca:	3738      	adds	r7, #56	; 0x38
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	40023800 	.word	0x40023800
 80004d4:	40012700 	.word	0x40012700
 80004d8:	fcfc16ff 	.word	0xfcfc16ff
 80004dc:	c0fff18d 	.word	0xc0fff18d
 80004e0:	bf80fffe 	.word	0xbf80fffe

080004e4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b086      	sub	sp, #24
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	60f8      	str	r0, [r7, #12]
 80004ec:	60b9      	str	r1, [r7, #8]
 80004ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80004f0:	2300      	movs	r3, #0
 80004f2:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80004fa:	2b01      	cmp	r3, #1
 80004fc:	d101      	bne.n	8000502 <HAL_ADC_Start_DMA+0x1e>
 80004fe:	2302      	movs	r3, #2
 8000500:	e074      	b.n	80005ec <HAL_ADC_Start_DMA+0x108>
 8000502:	68fb      	ldr	r3, [r7, #12]
 8000504:	2201      	movs	r2, #1
 8000506:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800050a:	68f8      	ldr	r0, [r7, #12]
 800050c:	f000 faec 	bl	8000ae8 <ADC_Enable>
 8000510:	4603      	mov	r3, r0
 8000512:	75fb      	strb	r3, [r7, #23]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000514:	7dfb      	ldrb	r3, [r7, #23]
 8000516:	2b00      	cmp	r3, #0
 8000518:	d167      	bne.n	80005ea <HAL_ADC_Start_DMA+0x106>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800051a:	68fb      	ldr	r3, [r7, #12]
 800051c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800051e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000522:	f023 0301 	bic.w	r3, r3, #1
 8000526:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800052a:	68fb      	ldr	r3, [r7, #12]
 800052c:	64da      	str	r2, [r3, #76]	; 0x4c
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800052e:	68fb      	ldr	r3, [r7, #12]
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	685b      	ldr	r3, [r3, #4]
 8000534:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000538:	2b00      	cmp	r3, #0
 800053a:	d007      	beq.n	800054c <HAL_ADC_Start_DMA+0x68>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000540:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000544:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800054c:	68fb      	ldr	r3, [r7, #12]
 800054e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000550:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000554:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000558:	d106      	bne.n	8000568 <HAL_ADC_Start_DMA+0x84>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800055e:	f023 0206 	bic.w	r2, r3, #6
 8000562:	68fb      	ldr	r3, [r7, #12]
 8000564:	651a      	str	r2, [r3, #80]	; 0x50
 8000566:	e002      	b.n	800056e <HAL_ADC_Start_DMA+0x8a>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	2200      	movs	r2, #0
 800056c:	651a      	str	r2, [r3, #80]	; 0x50
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800056e:	68fb      	ldr	r3, [r7, #12]
 8000570:	2200      	movs	r2, #0
 8000572:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800057a:	4a1e      	ldr	r2, [pc, #120]	; (80005f4 <HAL_ADC_Start_DMA+0x110>)
 800057c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800057e:	68fb      	ldr	r3, [r7, #12]
 8000580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000582:	4a1d      	ldr	r2, [pc, #116]	; (80005f8 <HAL_ADC_Start_DMA+0x114>)
 8000584:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000586:	68fb      	ldr	r3, [r7, #12]
 8000588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800058a:	4a1c      	ldr	r2, [pc, #112]	; (80005fc <HAL_ADC_Start_DMA+0x118>)
 800058c:	631a      	str	r2, [r3, #48]	; 0x30
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800058e:	68fb      	ldr	r3, [r7, #12]
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000596:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	685a      	ldr	r2, [r3, #4]
 800059e:	68fb      	ldr	r3, [r7, #12]
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80005a6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	689a      	ldr	r2, [r3, #8]
 80005ae:	68fb      	ldr	r3, [r7, #12]
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80005b6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	6c58      	ldr	r0, [r3, #68]	; 0x44
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	3358      	adds	r3, #88	; 0x58
 80005c2:	4619      	mov	r1, r3
 80005c4:	68ba      	ldr	r2, [r7, #8]
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	f000 fcd0 	bl	8000f6c <HAL_DMA_Start_IT>
    /* If software start has been selected, conversion starts immediately.    */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	689b      	ldr	r3, [r3, #8]
 80005d2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d107      	bne.n	80005ea <HAL_ADC_Start_DMA+0x106>
    {
      /* Start ADC conversion on regular group */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_SWSTART);
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	689a      	ldr	r2, [r3, #8]
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80005e8:	609a      	str	r2, [r3, #8]
    }
  }
  
  /* Return function status */
  return tmp_hal_status;
 80005ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	3718      	adds	r7, #24
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	08000b95 	.word	0x08000b95
 80005f8:	08000c3d 	.word	0x08000c3d
 80005fc:	08000c59 	.word	0x08000c59

08000600 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	685b      	ldr	r3, [r3, #4]
 800060e:	f003 0320 	and.w	r3, r3, #32
 8000612:	2b20      	cmp	r3, #32
 8000614:	d14e      	bne.n	80006b4 <HAL_ADC_IRQHandler+0xb4>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	f003 0302 	and.w	r3, r3, #2
 8000620:	2b02      	cmp	r3, #2
 8000622:	d147      	bne.n	80006b4 <HAL_ADC_IRQHandler+0xb4>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000628:	f003 0310 	and.w	r3, r3, #16
 800062c:	2b00      	cmp	r3, #0
 800062e:	d105      	bne.n	800063c <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000634:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	64da      	str	r2, [r3, #76]	; 0x4c
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32L1, there is no independent flag of end of sequence.   */
      /*       The test of scan sequence on going is done either with scan    */
      /*       sequence disabled or with end of conversion flag set to        */
      /*       of end of sequence.                                            */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	689b      	ldr	r3, [r3, #8]
 8000642:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000646:	2b00      	cmp	r3, #0
 8000648:	d12c      	bne.n	80006a4 <HAL_ADC_IRQHandler+0xa4>
         (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000650:	2b00      	cmp	r3, #0
 8000652:	d127      	bne.n	80006a4 <HAL_ADC_IRQHandler+0xa4>
         (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065a:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
         (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800065e:	2b00      	cmp	r3, #0
 8000660:	d006      	beq.n	8000670 <HAL_ADC_IRQHandler+0x70>
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	689b      	ldr	r3, [r3, #8]
 8000668:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800066c:	2b00      	cmp	r3, #0
 800066e:	d119      	bne.n	80006a4 <HAL_ADC_IRQHandler+0xa4>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	685a      	ldr	r2, [r3, #4]
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	f022 0220 	bic.w	r2, r2, #32
 800067e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000684:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	64da      	str	r2, [r3, #76]	; 0x4c
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000690:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000694:	2b00      	cmp	r3, #0
 8000696:	d105      	bne.n	80006a4 <HAL_ADC_IRQHandler+0xa4>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800069c:	f043 0201 	orr.w	r2, r3, #1
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	64da      	str	r2, [r3, #76]	; 0x4c
      }

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80006a4:	6878      	ldr	r0, [r7, #4]
 80006a6:	f000 f8ab 	bl	8000800 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	f06f 0212 	mvn.w	r2, #18
 80006b2:	601a      	str	r2, [r3, #0]
    }
  }

  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	685b      	ldr	r3, [r3, #4]
 80006ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006be:	2b80      	cmp	r3, #128	; 0x80
 80006c0:	d15c      	bne.n	800077c <HAL_ADC_IRQHandler+0x17c>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	f003 0304 	and.w	r3, r3, #4
 80006cc:	2b04      	cmp	r3, #4
 80006ce:	d155      	bne.n	800077c <HAL_ADC_IRQHandler+0x17c>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006d4:	f003 0310 	and.w	r3, r3, #16
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d105      	bne.n	80006e8 <HAL_ADC_IRQHandler+0xe8>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006e0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Determine whether any further conversion upcoming on group injected  */
      /* by external trigger, scan sequence on going or by automatic injected */
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	689b      	ldr	r3, [r3, #8]
 80006ee:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d13a      	bne.n	800076c <HAL_ADC_IRQHandler+0x16c>
         (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006fc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8000700:	2b00      	cmp	r3, #0
 8000702:	d006      	beq.n	8000712 <HAL_ADC_IRQHandler+0x112>
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	689b      	ldr	r3, [r3, #8]
 800070a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800070e:	2b00      	cmp	r3, #0
 8000710:	d12c      	bne.n	800076c <HAL_ADC_IRQHandler+0x16c>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	685b      	ldr	r3, [r3, #4]
 8000718:	f403 6380 	and.w	r3, r3, #1024	; 0x400
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800071c:	2b00      	cmp	r3, #0
 800071e:	d125      	bne.n	800076c <HAL_ADC_IRQHandler+0x16c>
          (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	689b      	ldr	r3, [r3, #8]
 8000726:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800072a:	2b00      	cmp	r3, #0
 800072c:	d11e      	bne.n	800076c <HAL_ADC_IRQHandler+0x16c>
          (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
          (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8000734:	2b00      	cmp	r3, #0
 8000736:	d119      	bne.n	800076c <HAL_ADC_IRQHandler+0x16c>
      {
        /* Disable ADC end of single conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	685a      	ldr	r2, [r3, #4]
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000746:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800074c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	64da      	str	r2, [r3, #76]	; 0x4c

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000758:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800075c:	2b00      	cmp	r3, #0
 800075e:	d105      	bne.n	800076c <HAL_ADC_IRQHandler+0x16c>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000764:	f043 0201 	orr.w	r2, r3, #1
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	64da      	str	r2, [r3, #76]	; 0x4c
      }

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800076c:	6878      	ldr	r0, [r7, #4]
 800076e:	f000 fa8d 	bl	8000c8c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	f06f 020c 	mvn.w	r2, #12
 800077a:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	685b      	ldr	r3, [r3, #4]
 8000782:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000786:	2b40      	cmp	r3, #64	; 0x40
 8000788:	d114      	bne.n	80007b4 <HAL_ADC_IRQHandler+0x1b4>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	f003 0301 	and.w	r3, r3, #1
 8000794:	2b01      	cmp	r3, #1
 8000796:	d10d      	bne.n	80007b4 <HAL_ADC_IRQHandler+0x1b4>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800079c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	64da      	str	r2, [r3, #76]	; 0x4c
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80007a4:	6878      	ldr	r0, [r7, #4]
 80007a6:	f000 f83d 	bl	8000824 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	f06f 0201 	mvn.w	r2, #1
 80007b2:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	685b      	ldr	r3, [r3, #4]
 80007ba:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80007be:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80007c2:	d119      	bne.n	80007f8 <HAL_ADC_IRQHandler+0x1f8>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR))
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	f003 0320 	and.w	r3, r3, #32
 80007ce:	2b20      	cmp	r3, #32
 80007d0:	d112      	bne.n	80007f8 <HAL_ADC_IRQHandler+0x1f8>
      /* Note: On STM32L1, ADC overrun can be set through other parameters    */
      /*       refer to description of parameter "EOCSelection" for more      */
      /*       details.                                                       */
      
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80007d6:	f043 0202 	orr.w	r2, r3, #2
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	f06f 0220 	mvn.w	r2, #32
 80007e6:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80007e8:	6878      	ldr	r0, [r7, #4]
 80007ea:	f000 f824 	bl	8000836 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the Overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	f06f 0220 	mvn.w	r2, #32
 80007f6:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80007f8:	bf00      	nop
 80007fa:	3708      	adds	r7, #8
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}

08000800 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8000808:	bf00      	nop
 800080a:	370c      	adds	r7, #12
 800080c:	46bd      	mov	sp, r7
 800080e:	bc80      	pop	{r7}
 8000810:	4770      	bx	lr

08000812 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000812:	b480      	push	{r7}
 8000814:	b083      	sub	sp, #12
 8000816:	af00      	add	r7, sp, #0
 8000818:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800081a:	bf00      	nop
 800081c:	370c      	adds	r7, #12
 800081e:	46bd      	mov	sp, r7
 8000820:	bc80      	pop	{r7}
 8000822:	4770      	bx	lr

08000824 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800082c:	bf00      	nop
 800082e:	370c      	adds	r7, #12
 8000830:	46bd      	mov	sp, r7
 8000832:	bc80      	pop	{r7}
 8000834:	4770      	bx	lr

08000836 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000836:	b480      	push	{r7}
 8000838:	b083      	sub	sp, #12
 800083a:	af00      	add	r7, sp, #0
 800083c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800083e:	bf00      	nop
 8000840:	370c      	adds	r7, #12
 8000842:	46bd      	mov	sp, r7
 8000844:	bc80      	pop	{r7}
 8000846:	4770      	bx	lr

08000848 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000848:	b480      	push	{r7}
 800084a:	b085      	sub	sp, #20
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000852:	2300      	movs	r3, #0
 8000854:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 8000856:	2300      	movs	r3, #0
 8000858:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8000860:	2b01      	cmp	r3, #1
 8000862:	d101      	bne.n	8000868 <HAL_ADC_ConfigChannel+0x20>
 8000864:	2302      	movs	r3, #2
 8000866:	e134      	b.n	8000ad2 <HAL_ADC_ConfigChannel+0x28a>
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	2201      	movs	r2, #1
 800086c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	685b      	ldr	r3, [r3, #4]
 8000874:	2b06      	cmp	r3, #6
 8000876:	d81c      	bhi.n	80008b2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	685a      	ldr	r2, [r3, #4]
 8000882:	4613      	mov	r3, r2
 8000884:	009b      	lsls	r3, r3, #2
 8000886:	4413      	add	r3, r2
 8000888:	3b05      	subs	r3, #5
 800088a:	221f      	movs	r2, #31
 800088c:	fa02 f303 	lsl.w	r3, r2, r3
 8000890:	43db      	mvns	r3, r3
 8000892:	4019      	ands	r1, r3
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	6818      	ldr	r0, [r3, #0]
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	685a      	ldr	r2, [r3, #4]
 800089c:	4613      	mov	r3, r2
 800089e:	009b      	lsls	r3, r3, #2
 80008a0:	4413      	add	r3, r2
 80008a2:	3b05      	subs	r3, #5
 80008a4:	fa00 f203 	lsl.w	r2, r0, r3
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	430a      	orrs	r2, r1
 80008ae:	641a      	str	r2, [r3, #64]	; 0x40
 80008b0:	e07e      	b.n	80009b0 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	685b      	ldr	r3, [r3, #4]
 80008b6:	2b0c      	cmp	r3, #12
 80008b8:	d81c      	bhi.n	80008f4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	685a      	ldr	r2, [r3, #4]
 80008c4:	4613      	mov	r3, r2
 80008c6:	009b      	lsls	r3, r3, #2
 80008c8:	4413      	add	r3, r2
 80008ca:	3b23      	subs	r3, #35	; 0x23
 80008cc:	221f      	movs	r2, #31
 80008ce:	fa02 f303 	lsl.w	r3, r2, r3
 80008d2:	43db      	mvns	r3, r3
 80008d4:	4019      	ands	r1, r3
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	6818      	ldr	r0, [r3, #0]
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	685a      	ldr	r2, [r3, #4]
 80008de:	4613      	mov	r3, r2
 80008e0:	009b      	lsls	r3, r3, #2
 80008e2:	4413      	add	r3, r2
 80008e4:	3b23      	subs	r3, #35	; 0x23
 80008e6:	fa00 f203 	lsl.w	r2, r0, r3
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	430a      	orrs	r2, r1
 80008f0:	63da      	str	r2, [r3, #60]	; 0x3c
 80008f2:	e05d      	b.n	80009b0 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	685b      	ldr	r3, [r3, #4]
 80008f8:	2b12      	cmp	r3, #18
 80008fa:	d81c      	bhi.n	8000936 <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	685a      	ldr	r2, [r3, #4]
 8000906:	4613      	mov	r3, r2
 8000908:	009b      	lsls	r3, r3, #2
 800090a:	4413      	add	r3, r2
 800090c:	3b41      	subs	r3, #65	; 0x41
 800090e:	221f      	movs	r2, #31
 8000910:	fa02 f303 	lsl.w	r3, r2, r3
 8000914:	43db      	mvns	r3, r3
 8000916:	4019      	ands	r1, r3
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	6818      	ldr	r0, [r3, #0]
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	685a      	ldr	r2, [r3, #4]
 8000920:	4613      	mov	r3, r2
 8000922:	009b      	lsls	r3, r3, #2
 8000924:	4413      	add	r3, r2
 8000926:	3b41      	subs	r3, #65	; 0x41
 8000928:	fa00 f203 	lsl.w	r2, r0, r3
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	430a      	orrs	r2, r1
 8000932:	639a      	str	r2, [r3, #56]	; 0x38
 8000934:	e03c      	b.n	80009b0 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	685b      	ldr	r3, [r3, #4]
 800093a:	2b18      	cmp	r3, #24
 800093c:	d81c      	bhi.n	8000978 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	685a      	ldr	r2, [r3, #4]
 8000948:	4613      	mov	r3, r2
 800094a:	009b      	lsls	r3, r3, #2
 800094c:	4413      	add	r3, r2
 800094e:	3b5f      	subs	r3, #95	; 0x5f
 8000950:	221f      	movs	r2, #31
 8000952:	fa02 f303 	lsl.w	r3, r2, r3
 8000956:	43db      	mvns	r3, r3
 8000958:	4019      	ands	r1, r3
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	6818      	ldr	r0, [r3, #0]
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	685a      	ldr	r2, [r3, #4]
 8000962:	4613      	mov	r3, r2
 8000964:	009b      	lsls	r3, r3, #2
 8000966:	4413      	add	r3, r2
 8000968:	3b5f      	subs	r3, #95	; 0x5f
 800096a:	fa00 f203 	lsl.w	r2, r0, r3
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	430a      	orrs	r2, r1
 8000974:	635a      	str	r2, [r3, #52]	; 0x34
 8000976:	e01b      	b.n	80009b0 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	685a      	ldr	r2, [r3, #4]
 8000982:	4613      	mov	r3, r2
 8000984:	009b      	lsls	r3, r3, #2
 8000986:	4413      	add	r3, r2
 8000988:	3b7d      	subs	r3, #125	; 0x7d
 800098a:	221f      	movs	r2, #31
 800098c:	fa02 f303 	lsl.w	r3, r2, r3
 8000990:	43db      	mvns	r3, r3
 8000992:	4019      	ands	r1, r3
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	6818      	ldr	r0, [r3, #0]
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	685a      	ldr	r2, [r3, #4]
 800099c:	4613      	mov	r3, r2
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	4413      	add	r3, r2
 80009a2:	3b7d      	subs	r3, #125	; 0x7d
 80009a4:	fa00 f203 	lsl.w	r2, r0, r3
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	430a      	orrs	r2, r1
 80009ae:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2b09      	cmp	r3, #9
 80009b6:	d81a      	bhi.n	80009ee <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	6959      	ldr	r1, [r3, #20]
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	681a      	ldr	r2, [r3, #0]
 80009c2:	4613      	mov	r3, r2
 80009c4:	005b      	lsls	r3, r3, #1
 80009c6:	4413      	add	r3, r2
 80009c8:	2207      	movs	r2, #7
 80009ca:	fa02 f303 	lsl.w	r3, r2, r3
 80009ce:	43db      	mvns	r3, r3
 80009d0:	4019      	ands	r1, r3
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	6898      	ldr	r0, [r3, #8]
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	681a      	ldr	r2, [r3, #0]
 80009da:	4613      	mov	r3, r2
 80009dc:	005b      	lsls	r3, r3, #1
 80009de:	4413      	add	r3, r2
 80009e0:	fa00 f203 	lsl.w	r2, r0, r3
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	430a      	orrs	r2, r1
 80009ea:	615a      	str	r2, [r3, #20]
 80009ec:	e042      	b.n	8000a74 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	2b13      	cmp	r3, #19
 80009f4:	d81c      	bhi.n	8000a30 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	6919      	ldr	r1, [r3, #16]
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	681a      	ldr	r2, [r3, #0]
 8000a00:	4613      	mov	r3, r2
 8000a02:	005b      	lsls	r3, r3, #1
 8000a04:	4413      	add	r3, r2
 8000a06:	3b1e      	subs	r3, #30
 8000a08:	2207      	movs	r2, #7
 8000a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0e:	43db      	mvns	r3, r3
 8000a10:	4019      	ands	r1, r3
 8000a12:	683b      	ldr	r3, [r7, #0]
 8000a14:	6898      	ldr	r0, [r3, #8]
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	681a      	ldr	r2, [r3, #0]
 8000a1a:	4613      	mov	r3, r2
 8000a1c:	005b      	lsls	r3, r3, #1
 8000a1e:	4413      	add	r3, r2
 8000a20:	3b1e      	subs	r3, #30
 8000a22:	fa00 f203 	lsl.w	r2, r0, r3
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	430a      	orrs	r2, r1
 8000a2c:	611a      	str	r2, [r3, #16]
 8000a2e:	e021      	b.n	8000a74 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	2b1a      	cmp	r3, #26
 8000a36:	d81c      	bhi.n	8000a72 <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	68d9      	ldr	r1, [r3, #12]
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	681a      	ldr	r2, [r3, #0]
 8000a42:	4613      	mov	r3, r2
 8000a44:	005b      	lsls	r3, r3, #1
 8000a46:	4413      	add	r3, r2
 8000a48:	3b3c      	subs	r3, #60	; 0x3c
 8000a4a:	2207      	movs	r2, #7
 8000a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a50:	43db      	mvns	r3, r3
 8000a52:	4019      	ands	r1, r3
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	6898      	ldr	r0, [r3, #8]
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	681a      	ldr	r2, [r3, #0]
 8000a5c:	4613      	mov	r3, r2
 8000a5e:	005b      	lsls	r3, r3, #1
 8000a60:	4413      	add	r3, r2
 8000a62:	3b3c      	subs	r3, #60	; 0x3c
 8000a64:	fa00 f203 	lsl.w	r2, r0, r3
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	430a      	orrs	r2, r1
 8000a6e:	60da      	str	r2, [r3, #12]
 8000a70:	e000      	b.n	8000a74 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 8000a72:	bf00      	nop
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	2b10      	cmp	r3, #16
 8000a7a:	d003      	beq.n	8000a84 <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000a80:	2b11      	cmp	r3, #17
 8000a82:	d121      	bne.n	8000ac8 <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8000a84:	4b15      	ldr	r3, [pc, #84]	; (8000adc <HAL_ADC_ConfigChannel+0x294>)
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d11b      	bne.n	8000ac8 <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8000a90:	4b12      	ldr	r3, [pc, #72]	; (8000adc <HAL_ADC_ConfigChannel+0x294>)
 8000a92:	685b      	ldr	r3, [r3, #4]
 8000a94:	4a11      	ldr	r2, [pc, #68]	; (8000adc <HAL_ADC_ConfigChannel+0x294>)
 8000a96:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000a9a:	6053      	str	r3, [r2, #4]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	2b10      	cmp	r3, #16
 8000aa2:	d111      	bne.n	8000ac8 <HAL_ADC_ConfigChannel+0x280>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8000aa4:	4b0e      	ldr	r3, [pc, #56]	; (8000ae0 <HAL_ADC_ConfigChannel+0x298>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a0e      	ldr	r2, [pc, #56]	; (8000ae4 <HAL_ADC_ConfigChannel+0x29c>)
 8000aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8000aae:	0c9a      	lsrs	r2, r3, #18
 8000ab0:	4613      	mov	r3, r2
 8000ab2:	009b      	lsls	r3, r3, #2
 8000ab4:	4413      	add	r3, r2
 8000ab6:	005b      	lsls	r3, r3, #1
 8000ab8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8000aba:	e002      	b.n	8000ac2 <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 8000abc:	68bb      	ldr	r3, [r7, #8]
 8000abe:	3b01      	subs	r3, #1
 8000ac0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8000ac2:	68bb      	ldr	r3, [r7, #8]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d1f9      	bne.n	8000abc <HAL_ADC_ConfigChannel+0x274>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	2200      	movs	r2, #0
 8000acc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8000ad0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	3714      	adds	r7, #20
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bc80      	pop	{r7}
 8000ada:	4770      	bx	lr
 8000adc:	40012700 	.word	0x40012700
 8000ae0:	20000008 	.word	0x20000008
 8000ae4:	431bde83 	.word	0x431bde83

08000ae8 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b084      	sub	sp, #16
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8000af0:	2300      	movs	r3, #0
 8000af2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0;
 8000af4:	2300      	movs	r3, #0
 8000af6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b02:	2b40      	cmp	r3, #64	; 0x40
 8000b04:	d03c      	beq.n	8000b80 <ADC_Enable+0x98>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	689a      	ldr	r2, [r3, #8]
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	f042 0201 	orr.w	r2, r2, #1
 8000b14:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000b16:	4b1d      	ldr	r3, [pc, #116]	; (8000b8c <ADC_Enable+0xa4>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4a1d      	ldr	r2, [pc, #116]	; (8000b90 <ADC_Enable+0xa8>)
 8000b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b20:	0c9a      	lsrs	r2, r3, #18
 8000b22:	4613      	mov	r3, r2
 8000b24:	005b      	lsls	r3, r3, #1
 8000b26:	4413      	add	r3, r2
 8000b28:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 8000b2a:	e002      	b.n	8000b32 <ADC_Enable+0x4a>
    {
      wait_loop_index--;
 8000b2c:	68bb      	ldr	r3, [r7, #8]
 8000b2e:	3b01      	subs	r3, #1
 8000b30:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 8000b32:	68bb      	ldr	r3, [r7, #8]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d1f9      	bne.n	8000b2c <ADC_Enable+0x44>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();    
 8000b38:	f7ff fb84 	bl	8000244 <HAL_GetTick>
 8000b3c:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000b3e:	e018      	b.n	8000b72 <ADC_Enable+0x8a>
    {
      if((HAL_GetTick() - tickstart ) > ADC_ENABLE_TIMEOUT)
 8000b40:	f7ff fb80 	bl	8000244 <HAL_GetTick>
 8000b44:	4602      	mov	r2, r0
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	1ad3      	subs	r3, r2, r3
 8000b4a:	2b02      	cmp	r3, #2
 8000b4c:	d911      	bls.n	8000b72 <ADC_Enable+0x8a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b52:	f043 0210 	orr.w	r2, r3, #16
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	64da      	str	r2, [r3, #76]	; 0x4c
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000b5e:	f043 0201 	orr.w	r2, r3, #1
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	651a      	str	r2, [r3, #80]	; 0x50
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	2200      	movs	r2, #0
 8000b6a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
      
        return HAL_ERROR;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e007      	b.n	8000b82 <ADC_Enable+0x9a>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b7c:	2b40      	cmp	r3, #64	; 0x40
 8000b7e:	d1df      	bne.n	8000b40 <ADC_Enable+0x58>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000b80:	2300      	movs	r3, #0
}
 8000b82:	4618      	mov	r0, r3
 8000b84:	3710      	adds	r7, #16
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	20000008 	.word	0x20000008
 8000b90:	431bde83 	.word	0x431bde83

08000b94 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b084      	sub	sp, #16
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ba0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ba6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d13d      	bne.n	8000c2a <ADC_DMAConvCplt+0x96>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bb2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32L1, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	689b      	ldr	r3, [r3, #8]
 8000bc0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d12c      	bne.n	8000c22 <ADC_DMAConvCplt+0x8e>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d127      	bne.n	8000c22 <ADC_DMAConvCplt+0x8e>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd8:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d006      	beq.n	8000bee <ADC_DMAConvCplt+0x5a>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	689b      	ldr	r3, [r3, #8]
 8000be6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d119      	bne.n	8000c22 <ADC_DMAConvCplt+0x8e>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	685a      	ldr	r2, [r3, #4]
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	f022 0220 	bic.w	r2, r2, #32
 8000bfc:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c02:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	64da      	str	r2, [r3, #76]	; 0x4c
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d105      	bne.n	8000c22 <ADC_DMAConvCplt+0x8e>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c1a:	f043 0201 	orr.w	r2, r3, #1
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8000c22:	68f8      	ldr	r0, [r7, #12]
 8000c24:	f7ff fdec 	bl	8000800 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8000c28:	e004      	b.n	8000c34 <ADC_DMAConvCplt+0xa0>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c30:	6878      	ldr	r0, [r7, #4]
 8000c32:	4798      	blx	r3
}
 8000c34:	bf00      	nop
 8000c36:	3710      	adds	r7, #16
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c48:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8000c4a:	68f8      	ldr	r0, [r7, #12]
 8000c4c:	f7ff fde1 	bl	8000812 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000c50:	bf00      	nop
 8000c52:	3710      	adds	r7, #16
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c64:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c6a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000c76:	f043 0204 	orr.w	r2, r3, #4
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8000c7e:	68f8      	ldr	r0, [r7, #12]
 8000c80:	f7ff fdd9 	bl	8000836 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000c84:	bf00      	nop
 8000c86:	3710      	adds	r7, #16
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}

08000c8c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8000c94:	bf00      	nop
 8000c96:	370c      	adds	r7, #12
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bc80      	pop	{r7}
 8000c9c:	4770      	bx	lr
	...

08000ca0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b085      	sub	sp, #20
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	f003 0307 	and.w	r3, r3, #7
 8000cae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cb0:	4b0c      	ldr	r3, [pc, #48]	; (8000ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8000cb2:	68db      	ldr	r3, [r3, #12]
 8000cb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cb6:	68ba      	ldr	r2, [r7, #8]
 8000cb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ccc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cd2:	4a04      	ldr	r2, [pc, #16]	; (8000ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8000cd4:	68bb      	ldr	r3, [r7, #8]
 8000cd6:	60d3      	str	r3, [r2, #12]
}
 8000cd8:	bf00      	nop
 8000cda:	3714      	adds	r7, #20
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bc80      	pop	{r7}
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	e000ed00 	.word	0xe000ed00

08000ce8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cec:	4b04      	ldr	r3, [pc, #16]	; (8000d00 <__NVIC_GetPriorityGrouping+0x18>)
 8000cee:	68db      	ldr	r3, [r3, #12]
 8000cf0:	0a1b      	lsrs	r3, r3, #8
 8000cf2:	f003 0307 	and.w	r3, r3, #7
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bc80      	pop	{r7}
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop
 8000d00:	e000ed00 	.word	0xe000ed00

08000d04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	db0b      	blt.n	8000d2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d16:	79fb      	ldrb	r3, [r7, #7]
 8000d18:	f003 021f 	and.w	r2, r3, #31
 8000d1c:	4906      	ldr	r1, [pc, #24]	; (8000d38 <__NVIC_EnableIRQ+0x34>)
 8000d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d22:	095b      	lsrs	r3, r3, #5
 8000d24:	2001      	movs	r0, #1
 8000d26:	fa00 f202 	lsl.w	r2, r0, r2
 8000d2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d2e:	bf00      	nop
 8000d30:	370c      	adds	r7, #12
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bc80      	pop	{r7}
 8000d36:	4770      	bx	lr
 8000d38:	e000e100 	.word	0xe000e100

08000d3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	6039      	str	r1, [r7, #0]
 8000d46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	db0a      	blt.n	8000d66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	b2da      	uxtb	r2, r3
 8000d54:	490c      	ldr	r1, [pc, #48]	; (8000d88 <__NVIC_SetPriority+0x4c>)
 8000d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d5a:	0112      	lsls	r2, r2, #4
 8000d5c:	b2d2      	uxtb	r2, r2
 8000d5e:	440b      	add	r3, r1
 8000d60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d64:	e00a      	b.n	8000d7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	b2da      	uxtb	r2, r3
 8000d6a:	4908      	ldr	r1, [pc, #32]	; (8000d8c <__NVIC_SetPriority+0x50>)
 8000d6c:	79fb      	ldrb	r3, [r7, #7]
 8000d6e:	f003 030f 	and.w	r3, r3, #15
 8000d72:	3b04      	subs	r3, #4
 8000d74:	0112      	lsls	r2, r2, #4
 8000d76:	b2d2      	uxtb	r2, r2
 8000d78:	440b      	add	r3, r1
 8000d7a:	761a      	strb	r2, [r3, #24]
}
 8000d7c:	bf00      	nop
 8000d7e:	370c      	adds	r7, #12
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bc80      	pop	{r7}
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	e000e100 	.word	0xe000e100
 8000d8c:	e000ed00 	.word	0xe000ed00

08000d90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b089      	sub	sp, #36	; 0x24
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	60f8      	str	r0, [r7, #12]
 8000d98:	60b9      	str	r1, [r7, #8]
 8000d9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	f003 0307 	and.w	r3, r3, #7
 8000da2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000da4:	69fb      	ldr	r3, [r7, #28]
 8000da6:	f1c3 0307 	rsb	r3, r3, #7
 8000daa:	2b04      	cmp	r3, #4
 8000dac:	bf28      	it	cs
 8000dae:	2304      	movcs	r3, #4
 8000db0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000db2:	69fb      	ldr	r3, [r7, #28]
 8000db4:	3304      	adds	r3, #4
 8000db6:	2b06      	cmp	r3, #6
 8000db8:	d902      	bls.n	8000dc0 <NVIC_EncodePriority+0x30>
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	3b03      	subs	r3, #3
 8000dbe:	e000      	b.n	8000dc2 <NVIC_EncodePriority+0x32>
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dc4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000dc8:	69bb      	ldr	r3, [r7, #24]
 8000dca:	fa02 f303 	lsl.w	r3, r2, r3
 8000dce:	43da      	mvns	r2, r3
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	401a      	ands	r2, r3
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dd8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	fa01 f303 	lsl.w	r3, r1, r3
 8000de2:	43d9      	mvns	r1, r3
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000de8:	4313      	orrs	r3, r2
         );
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3724      	adds	r7, #36	; 0x24
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bc80      	pop	{r7}
 8000df2:	4770      	bx	lr

08000df4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	3b01      	subs	r3, #1
 8000e00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e04:	d301      	bcc.n	8000e0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e06:	2301      	movs	r3, #1
 8000e08:	e00f      	b.n	8000e2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e0a:	4a0a      	ldr	r2, [pc, #40]	; (8000e34 <SysTick_Config+0x40>)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	3b01      	subs	r3, #1
 8000e10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e12:	210f      	movs	r1, #15
 8000e14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e18:	f7ff ff90 	bl	8000d3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e1c:	4b05      	ldr	r3, [pc, #20]	; (8000e34 <SysTick_Config+0x40>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e22:	4b04      	ldr	r3, [pc, #16]	; (8000e34 <SysTick_Config+0x40>)
 8000e24:	2207      	movs	r2, #7
 8000e26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e28:	2300      	movs	r3, #0
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3708      	adds	r7, #8
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	e000e010 	.word	0xe000e010

08000e38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e40:	6878      	ldr	r0, [r7, #4]
 8000e42:	f7ff ff2d 	bl	8000ca0 <__NVIC_SetPriorityGrouping>
}
 8000e46:	bf00      	nop
 8000e48:	3708      	adds	r7, #8
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}

08000e4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e4e:	b580      	push	{r7, lr}
 8000e50:	b086      	sub	sp, #24
 8000e52:	af00      	add	r7, sp, #0
 8000e54:	4603      	mov	r3, r0
 8000e56:	60b9      	str	r1, [r7, #8]
 8000e58:	607a      	str	r2, [r7, #4]
 8000e5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e60:	f7ff ff42 	bl	8000ce8 <__NVIC_GetPriorityGrouping>
 8000e64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e66:	687a      	ldr	r2, [r7, #4]
 8000e68:	68b9      	ldr	r1, [r7, #8]
 8000e6a:	6978      	ldr	r0, [r7, #20]
 8000e6c:	f7ff ff90 	bl	8000d90 <NVIC_EncodePriority>
 8000e70:	4602      	mov	r2, r0
 8000e72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e76:	4611      	mov	r1, r2
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f7ff ff5f 	bl	8000d3c <__NVIC_SetPriority>
}
 8000e7e:	bf00      	nop
 8000e80:	3718      	adds	r7, #24
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}

08000e86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e86:	b580      	push	{r7, lr}
 8000e88:	b082      	sub	sp, #8
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e94:	4618      	mov	r0, r3
 8000e96:	f7ff ff35 	bl	8000d04 <__NVIC_EnableIRQ>
}
 8000e9a:	bf00      	nop
 8000e9c:	3708      	adds	r7, #8
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}

08000ea2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	b082      	sub	sp, #8
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000eaa:	6878      	ldr	r0, [r7, #4]
 8000eac:	f7ff ffa2 	bl	8000df4 <SysTick_Config>
 8000eb0:	4603      	mov	r3, r0
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
	...

08000ebc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b085      	sub	sp, #20
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d101      	bne.n	8000ece <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	e043      	b.n	8000f56 <HAL_DMA_Init+0x9a>
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	461a      	mov	r2, r3
 8000ed4:	4b22      	ldr	r3, [pc, #136]	; (8000f60 <HAL_DMA_Init+0xa4>)
 8000ed6:	4413      	add	r3, r2
 8000ed8:	4a22      	ldr	r2, [pc, #136]	; (8000f64 <HAL_DMA_Init+0xa8>)
 8000eda:	fba2 2303 	umull	r2, r3, r2, r3
 8000ede:	091b      	lsrs	r3, r3, #4
 8000ee0:	009a      	lsls	r2, r3, #2
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4a1f      	ldr	r2, [pc, #124]	; (8000f68 <HAL_DMA_Init+0xac>)
 8000eea:	63da      	str	r2, [r3, #60]	; 0x3c
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	2202      	movs	r2, #2
 8000ef0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8000f02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000f06:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC    | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000f10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	68db      	ldr	r3, [r3, #12]
 8000f16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	695b      	ldr	r3, [r3, #20]
 8000f22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	69db      	ldr	r3, [r3, #28]
 8000f2e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000f30:	68fa      	ldr	r2, [r7, #12]
 8000f32:	4313      	orrs	r3, r2
 8000f34:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	68fa      	ldr	r2, [r7, #12]
 8000f3c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2200      	movs	r2, #0
 8000f42:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	2201      	movs	r2, #1
 8000f48:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2200      	movs	r2, #0
 8000f50:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000f54:	2300      	movs	r3, #0
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	3714      	adds	r7, #20
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bc80      	pop	{r7}
 8000f5e:	4770      	bx	lr
 8000f60:	bffd9ff8 	.word	0xbffd9ff8
 8000f64:	cccccccd 	.word	0xcccccccd
 8000f68:	40026000 	.word	0x40026000

08000f6c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b086      	sub	sp, #24
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	60f8      	str	r0, [r7, #12]
 8000f74:	60b9      	str	r1, [r7, #8]
 8000f76:	607a      	str	r2, [r7, #4]
 8000f78:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f84:	2b01      	cmp	r3, #1
 8000f86:	d101      	bne.n	8000f8c <HAL_DMA_Start_IT+0x20>
 8000f88:	2302      	movs	r3, #2
 8000f8a:	e04b      	b.n	8001024 <HAL_DMA_Start_IT+0xb8>
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	2201      	movs	r2, #1
 8000f90:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d13a      	bne.n	8001016 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	2202      	movs	r2, #2
 8000fa4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	2200      	movs	r2, #0
 8000fac:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	681a      	ldr	r2, [r3, #0]
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f022 0201 	bic.w	r2, r2, #1
 8000fbc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	687a      	ldr	r2, [r7, #4]
 8000fc2:	68b9      	ldr	r1, [r7, #8]
 8000fc4:	68f8      	ldr	r0, [r7, #12]
 8000fc6:	f000 f8e0 	bl	800118a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d008      	beq.n	8000fe4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f042 020e 	orr.w	r2, r2, #14
 8000fe0:	601a      	str	r2, [r3, #0]
 8000fe2:	e00f      	b.n	8001004 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f022 0204 	bic.w	r2, r2, #4
 8000ff2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f042 020a 	orr.w	r2, r2, #10
 8001002:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f042 0201 	orr.w	r2, r2, #1
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	e005      	b.n	8001022 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	2200      	movs	r2, #0
 800101a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800101e:	2302      	movs	r3, #2
 8001020:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001022:	7dfb      	ldrb	r3, [r7, #23]
}
 8001024:	4618      	mov	r0, r3
 8001026:	3718      	adds	r7, #24
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}

0800102c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001048:	f003 031c 	and.w	r3, r3, #28
 800104c:	2204      	movs	r2, #4
 800104e:	409a      	lsls	r2, r3
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	4013      	ands	r3, r2
 8001054:	2b00      	cmp	r3, #0
 8001056:	d026      	beq.n	80010a6 <HAL_DMA_IRQHandler+0x7a>
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	f003 0304 	and.w	r3, r3, #4
 800105e:	2b00      	cmp	r3, #0
 8001060:	d021      	beq.n	80010a6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f003 0320 	and.w	r3, r3, #32
 800106c:	2b00      	cmp	r3, #0
 800106e:	d107      	bne.n	8001080 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f022 0204 	bic.w	r2, r2, #4
 800107e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001084:	f003 021c 	and.w	r2, r3, #28
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800108c:	2104      	movs	r1, #4
 800108e:	fa01 f202 	lsl.w	r2, r1, r2
 8001092:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001098:	2b00      	cmp	r3, #0
 800109a:	d071      	beq.n	8001180 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80010a4:	e06c      	b.n	8001180 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010aa:	f003 031c 	and.w	r3, r3, #28
 80010ae:	2202      	movs	r2, #2
 80010b0:	409a      	lsls	r2, r3
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	4013      	ands	r3, r2
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d02e      	beq.n	8001118 <HAL_DMA_IRQHandler+0xec>
 80010ba:	68bb      	ldr	r3, [r7, #8]
 80010bc:	f003 0302 	and.w	r3, r3, #2
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d029      	beq.n	8001118 <HAL_DMA_IRQHandler+0xec>
  {
    
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f003 0320 	and.w	r3, r3, #32
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d10b      	bne.n	80010ea <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f022 020a 	bic.w	r2, r2, #10
 80010e0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2201      	movs	r2, #1
 80010e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ee:	f003 021c 	and.w	r2, r3, #28
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010f6:	2102      	movs	r1, #2
 80010f8:	fa01 f202 	lsl.w	r2, r1, r2
 80010fc:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2200      	movs	r2, #0
 8001102:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800110a:	2b00      	cmp	r3, #0
 800110c:	d038      	beq.n	8001180 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001116:	e033      	b.n	8001180 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111c:	f003 031c 	and.w	r3, r3, #28
 8001120:	2208      	movs	r2, #8
 8001122:	409a      	lsls	r2, r3
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	4013      	ands	r3, r2
 8001128:	2b00      	cmp	r3, #0
 800112a:	d02a      	beq.n	8001182 <HAL_DMA_IRQHandler+0x156>
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	f003 0308 	and.w	r3, r3, #8
 8001132:	2b00      	cmp	r3, #0
 8001134:	d025      	beq.n	8001182 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f022 020e 	bic.w	r2, r2, #14
 8001144:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114a:	f003 021c 	and.w	r2, r3, #28
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001152:	2101      	movs	r1, #1
 8001154:	fa01 f202 	lsl.w	r2, r1, r2
 8001158:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2201      	movs	r2, #1
 800115e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2201      	movs	r2, #1
 8001164:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2200      	movs	r2, #0
 800116c:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001174:	2b00      	cmp	r3, #0
 8001176:	d004      	beq.n	8001182 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001180:	bf00      	nop
 8001182:	bf00      	nop
}
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800118a:	b480      	push	{r7}
 800118c:	b085      	sub	sp, #20
 800118e:	af00      	add	r7, sp, #0
 8001190:	60f8      	str	r0, [r7, #12]
 8001192:	60b9      	str	r1, [r7, #8]
 8001194:	607a      	str	r2, [r7, #4]
 8001196:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800119c:	f003 021c 	and.w	r2, r3, #28
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011a4:	2101      	movs	r1, #1
 80011a6:	fa01 f202 	lsl.w	r2, r1, r2
 80011aa:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	683a      	ldr	r2, [r7, #0]
 80011b2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	2b10      	cmp	r3, #16
 80011ba:	d108      	bne.n	80011ce <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	687a      	ldr	r2, [r7, #4]
 80011c2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	68ba      	ldr	r2, [r7, #8]
 80011ca:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80011cc:	e007      	b.n	80011de <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	68ba      	ldr	r2, [r7, #8]
 80011d4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	687a      	ldr	r2, [r7, #4]
 80011dc:	60da      	str	r2, [r3, #12]
}
 80011de:	bf00      	nop
 80011e0:	3714      	adds	r7, #20
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bc80      	pop	{r7}
 80011e6:	4770      	bx	lr

080011e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80011e8:	b480      	push	{r7}
 80011ea:	b087      	sub	sp, #28
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80011f2:	2300      	movs	r3, #0
 80011f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80011f6:	2300      	movs	r3, #0
 80011f8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80011fa:	2300      	movs	r3, #0
 80011fc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80011fe:	e154      	b.n	80014aa <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	2101      	movs	r1, #1
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	fa01 f303 	lsl.w	r3, r1, r3
 800120c:	4013      	ands	r3, r2
 800120e:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	2b00      	cmp	r3, #0
 8001214:	f000 8146 	beq.w	80014a4 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	2b02      	cmp	r3, #2
 800121e:	d003      	beq.n	8001228 <HAL_GPIO_Init+0x40>
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	2b12      	cmp	r3, #18
 8001226:	d123      	bne.n	8001270 <HAL_GPIO_Init+0x88>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	08da      	lsrs	r2, r3, #3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	3208      	adds	r2, #8
 8001230:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001234:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	f003 0307 	and.w	r3, r3, #7
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	220f      	movs	r2, #15
 8001240:	fa02 f303 	lsl.w	r3, r2, r3
 8001244:	43db      	mvns	r3, r3
 8001246:	693a      	ldr	r2, [r7, #16]
 8001248:	4013      	ands	r3, r2
 800124a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));       
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	691a      	ldr	r2, [r3, #16]
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	f003 0307 	and.w	r3, r3, #7
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	fa02 f303 	lsl.w	r3, r2, r3
 800125c:	693a      	ldr	r2, [r7, #16]
 800125e:	4313      	orrs	r3, r2
 8001260:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	08da      	lsrs	r2, r3, #3
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	3208      	adds	r2, #8
 800126a:	6939      	ldr	r1, [r7, #16]
 800126c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	2203      	movs	r2, #3
 800127c:	fa02 f303 	lsl.w	r3, r2, r3
 8001280:	43db      	mvns	r3, r3
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	4013      	ands	r3, r2
 8001286:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	f003 0203 	and.w	r2, r3, #3
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	005b      	lsls	r3, r3, #1
 8001294:	fa02 f303 	lsl.w	r3, r2, r3
 8001298:	693a      	ldr	r2, [r7, #16]
 800129a:	4313      	orrs	r3, r2
 800129c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	693a      	ldr	r2, [r7, #16]
 80012a2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	2b01      	cmp	r3, #1
 80012aa:	d00b      	beq.n	80012c4 <HAL_GPIO_Init+0xdc>
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	d007      	beq.n	80012c4 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012b8:	2b11      	cmp	r3, #17
 80012ba:	d003      	beq.n	80012c4 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	2b12      	cmp	r3, #18
 80012c2:	d130      	bne.n	8001326 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	005b      	lsls	r3, r3, #1
 80012ce:	2203      	movs	r2, #3
 80012d0:	fa02 f303 	lsl.w	r3, r2, r3
 80012d4:	43db      	mvns	r3, r3
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	4013      	ands	r3, r2
 80012da:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	68da      	ldr	r2, [r3, #12]
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	fa02 f303 	lsl.w	r3, r2, r3
 80012e8:	693a      	ldr	r2, [r7, #16]
 80012ea:	4313      	orrs	r3, r2
 80012ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	693a      	ldr	r2, [r7, #16]
 80012f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80012fa:	2201      	movs	r2, #1
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001302:	43db      	mvns	r3, r3
 8001304:	693a      	ldr	r2, [r7, #16]
 8001306:	4013      	ands	r3, r2
 8001308:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	091b      	lsrs	r3, r3, #4
 8001310:	f003 0201 	and.w	r2, r3, #1
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	fa02 f303 	lsl.w	r3, r2, r3
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	4313      	orrs	r3, r2
 800131e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	68db      	ldr	r3, [r3, #12]
 800132a:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	2203      	movs	r2, #3
 8001332:	fa02 f303 	lsl.w	r3, r2, r3
 8001336:	43db      	mvns	r3, r3
 8001338:	693a      	ldr	r2, [r7, #16]
 800133a:	4013      	ands	r3, r2
 800133c:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	689a      	ldr	r2, [r3, #8]
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	fa02 f303 	lsl.w	r3, r2, r3
 800134a:	693a      	ldr	r2, [r7, #16]
 800134c:	4313      	orrs	r3, r2
 800134e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	693a      	ldr	r2, [r7, #16]
 8001354:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800135e:	2b00      	cmp	r3, #0
 8001360:	f000 80a0 	beq.w	80014a4 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001364:	4b57      	ldr	r3, [pc, #348]	; (80014c4 <HAL_GPIO_Init+0x2dc>)
 8001366:	6a1b      	ldr	r3, [r3, #32]
 8001368:	4a56      	ldr	r2, [pc, #344]	; (80014c4 <HAL_GPIO_Init+0x2dc>)
 800136a:	f043 0301 	orr.w	r3, r3, #1
 800136e:	6213      	str	r3, [r2, #32]
 8001370:	4b54      	ldr	r3, [pc, #336]	; (80014c4 <HAL_GPIO_Init+0x2dc>)
 8001372:	6a1b      	ldr	r3, [r3, #32]
 8001374:	f003 0301 	and.w	r3, r3, #1
 8001378:	60bb      	str	r3, [r7, #8]
 800137a:	68bb      	ldr	r3, [r7, #8]
        
        temp = SYSCFG->EXTICR[position >> 2];
 800137c:	4a52      	ldr	r2, [pc, #328]	; (80014c8 <HAL_GPIO_Init+0x2e0>)
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	089b      	lsrs	r3, r3, #2
 8001382:	3302      	adds	r3, #2
 8001384:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001388:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 800138a:	697b      	ldr	r3, [r7, #20]
 800138c:	f003 0303 	and.w	r3, r3, #3
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	220f      	movs	r2, #15
 8001394:	fa02 f303 	lsl.w	r3, r2, r3
 8001398:	43db      	mvns	r3, r3
 800139a:	693a      	ldr	r2, [r7, #16]
 800139c:	4013      	ands	r3, r2
 800139e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	4a4a      	ldr	r2, [pc, #296]	; (80014cc <HAL_GPIO_Init+0x2e4>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d019      	beq.n	80013dc <HAL_GPIO_Init+0x1f4>
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	4a49      	ldr	r2, [pc, #292]	; (80014d0 <HAL_GPIO_Init+0x2e8>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d013      	beq.n	80013d8 <HAL_GPIO_Init+0x1f0>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	4a48      	ldr	r2, [pc, #288]	; (80014d4 <HAL_GPIO_Init+0x2ec>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d00d      	beq.n	80013d4 <HAL_GPIO_Init+0x1ec>
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	4a47      	ldr	r2, [pc, #284]	; (80014d8 <HAL_GPIO_Init+0x2f0>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	d007      	beq.n	80013d0 <HAL_GPIO_Init+0x1e8>
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	4a46      	ldr	r2, [pc, #280]	; (80014dc <HAL_GPIO_Init+0x2f4>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d101      	bne.n	80013cc <HAL_GPIO_Init+0x1e4>
 80013c8:	2304      	movs	r3, #4
 80013ca:	e008      	b.n	80013de <HAL_GPIO_Init+0x1f6>
 80013cc:	2305      	movs	r3, #5
 80013ce:	e006      	b.n	80013de <HAL_GPIO_Init+0x1f6>
 80013d0:	2303      	movs	r3, #3
 80013d2:	e004      	b.n	80013de <HAL_GPIO_Init+0x1f6>
 80013d4:	2302      	movs	r3, #2
 80013d6:	e002      	b.n	80013de <HAL_GPIO_Init+0x1f6>
 80013d8:	2301      	movs	r3, #1
 80013da:	e000      	b.n	80013de <HAL_GPIO_Init+0x1f6>
 80013dc:	2300      	movs	r3, #0
 80013de:	697a      	ldr	r2, [r7, #20]
 80013e0:	f002 0203 	and.w	r2, r2, #3
 80013e4:	0092      	lsls	r2, r2, #2
 80013e6:	4093      	lsls	r3, r2
 80013e8:	693a      	ldr	r2, [r7, #16]
 80013ea:	4313      	orrs	r3, r2
 80013ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80013ee:	4936      	ldr	r1, [pc, #216]	; (80014c8 <HAL_GPIO_Init+0x2e0>)
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	089b      	lsrs	r3, r3, #2
 80013f4:	3302      	adds	r3, #2
 80013f6:	693a      	ldr	r2, [r7, #16]
 80013f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013fc:	4b38      	ldr	r3, [pc, #224]	; (80014e0 <HAL_GPIO_Init+0x2f8>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	43db      	mvns	r3, r3
 8001406:	693a      	ldr	r2, [r7, #16]
 8001408:	4013      	ands	r3, r2
 800140a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001414:	2b00      	cmp	r3, #0
 8001416:	d003      	beq.n	8001420 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent); 
 8001418:	693a      	ldr	r2, [r7, #16]
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	4313      	orrs	r3, r2
 800141e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001420:	4a2f      	ldr	r2, [pc, #188]	; (80014e0 <HAL_GPIO_Init+0x2f8>)
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001426:	4b2e      	ldr	r3, [pc, #184]	; (80014e0 <HAL_GPIO_Init+0x2f8>)
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	43db      	mvns	r3, r3
 8001430:	693a      	ldr	r2, [r7, #16]
 8001432:	4013      	ands	r3, r2
 8001434:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d003      	beq.n	800144a <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent); 
 8001442:	693a      	ldr	r2, [r7, #16]
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	4313      	orrs	r3, r2
 8001448:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800144a:	4a25      	ldr	r2, [pc, #148]	; (80014e0 <HAL_GPIO_Init+0x2f8>)
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	6053      	str	r3, [r2, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001450:	4b23      	ldr	r3, [pc, #140]	; (80014e0 <HAL_GPIO_Init+0x2f8>)
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	43db      	mvns	r3, r3
 800145a:	693a      	ldr	r2, [r7, #16]
 800145c:	4013      	ands	r3, r2
 800145e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001468:	2b00      	cmp	r3, #0
 800146a:	d003      	beq.n	8001474 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent); 
 800146c:	693a      	ldr	r2, [r7, #16]
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	4313      	orrs	r3, r2
 8001472:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001474:	4a1a      	ldr	r2, [pc, #104]	; (80014e0 <HAL_GPIO_Init+0x2f8>)
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800147a:	4b19      	ldr	r3, [pc, #100]	; (80014e0 <HAL_GPIO_Init+0x2f8>)
 800147c:	68db      	ldr	r3, [r3, #12]
 800147e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	43db      	mvns	r3, r3
 8001484:	693a      	ldr	r2, [r7, #16]
 8001486:	4013      	ands	r3, r2
 8001488:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001492:	2b00      	cmp	r3, #0
 8001494:	d003      	beq.n	800149e <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent); 
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	4313      	orrs	r3, r2
 800149c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800149e:	4a10      	ldr	r2, [pc, #64]	; (80014e0 <HAL_GPIO_Init+0x2f8>)
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	3301      	adds	r3, #1
 80014a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	fa22 f303 	lsr.w	r3, r2, r3
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	f47f aea3 	bne.w	8001200 <HAL_GPIO_Init+0x18>
  } 
}
 80014ba:	bf00      	nop
 80014bc:	371c      	adds	r7, #28
 80014be:	46bd      	mov	sp, r7
 80014c0:	bc80      	pop	{r7}
 80014c2:	4770      	bx	lr
 80014c4:	40023800 	.word	0x40023800
 80014c8:	40010000 	.word	0x40010000
 80014cc:	40020000 	.word	0x40020000
 80014d0:	40020400 	.word	0x40020400
 80014d4:	40020800 	.word	0x40020800
 80014d8:	40020c00 	.word	0x40020c00
 80014dc:	40021000 	.word	0x40021000
 80014e0:	40010400 	.word	0x40010400

080014e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	4603      	mov	r3, r0
 80014ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 80014ee:	4b08      	ldr	r3, [pc, #32]	; (8001510 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80014f0:	695a      	ldr	r2, [r3, #20]
 80014f2:	88fb      	ldrh	r3, [r7, #6]
 80014f4:	4013      	ands	r3, r2
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d006      	beq.n	8001508 <HAL_GPIO_EXTI_IRQHandler+0x24>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80014fa:	4a05      	ldr	r2, [pc, #20]	; (8001510 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80014fc:	88fb      	ldrh	r3, [r7, #6]
 80014fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001500:	88fb      	ldrh	r3, [r7, #6]
 8001502:	4618      	mov	r0, r3
 8001504:	f001 fade 	bl	8002ac4 <HAL_GPIO_EXTI_Callback>
  }
}
 8001508:	bf00      	nop
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40010400 	.word	0x40010400

08001514 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b088      	sub	sp, #32
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d101      	bne.n	8001526 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	e31d      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001526:	4b94      	ldr	r3, [pc, #592]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	f003 030c 	and.w	r3, r3, #12
 800152e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001530:	4b91      	ldr	r3, [pc, #580]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001538:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 0301 	and.w	r3, r3, #1
 8001542:	2b00      	cmp	r3, #0
 8001544:	d07b      	beq.n	800163e <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001546:	69bb      	ldr	r3, [r7, #24]
 8001548:	2b08      	cmp	r3, #8
 800154a:	d006      	beq.n	800155a <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800154c:	69bb      	ldr	r3, [r7, #24]
 800154e:	2b0c      	cmp	r3, #12
 8001550:	d10f      	bne.n	8001572 <HAL_RCC_OscConfig+0x5e>
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001558:	d10b      	bne.n	8001572 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800155a:	4b87      	ldr	r3, [pc, #540]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d06a      	beq.n	800163c <HAL_RCC_OscConfig+0x128>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d166      	bne.n	800163c <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	e2f7      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	2b01      	cmp	r3, #1
 8001578:	d106      	bne.n	8001588 <HAL_RCC_OscConfig+0x74>
 800157a:	4b7f      	ldr	r3, [pc, #508]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a7e      	ldr	r2, [pc, #504]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 8001580:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001584:	6013      	str	r3, [r2, #0]
 8001586:	e02d      	b.n	80015e4 <HAL_RCC_OscConfig+0xd0>
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d10c      	bne.n	80015aa <HAL_RCC_OscConfig+0x96>
 8001590:	4b79      	ldr	r3, [pc, #484]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a78      	ldr	r2, [pc, #480]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 8001596:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800159a:	6013      	str	r3, [r2, #0]
 800159c:	4b76      	ldr	r3, [pc, #472]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a75      	ldr	r2, [pc, #468]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 80015a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015a6:	6013      	str	r3, [r2, #0]
 80015a8:	e01c      	b.n	80015e4 <HAL_RCC_OscConfig+0xd0>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	2b05      	cmp	r3, #5
 80015b0:	d10c      	bne.n	80015cc <HAL_RCC_OscConfig+0xb8>
 80015b2:	4b71      	ldr	r3, [pc, #452]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a70      	ldr	r2, [pc, #448]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 80015b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015bc:	6013      	str	r3, [r2, #0]
 80015be:	4b6e      	ldr	r3, [pc, #440]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4a6d      	ldr	r2, [pc, #436]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 80015c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015c8:	6013      	str	r3, [r2, #0]
 80015ca:	e00b      	b.n	80015e4 <HAL_RCC_OscConfig+0xd0>
 80015cc:	4b6a      	ldr	r3, [pc, #424]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a69      	ldr	r2, [pc, #420]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 80015d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015d6:	6013      	str	r3, [r2, #0]
 80015d8:	4b67      	ldr	r3, [pc, #412]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a66      	ldr	r2, [pc, #408]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 80015de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d013      	beq.n	8001614 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ec:	f7fe fe2a 	bl	8000244 <HAL_GetTick>
 80015f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80015f2:	e008      	b.n	8001606 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015f4:	f7fe fe26 	bl	8000244 <HAL_GetTick>
 80015f8:	4602      	mov	r2, r0
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	2b64      	cmp	r3, #100	; 0x64
 8001600:	d901      	bls.n	8001606 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8001602:	2303      	movs	r3, #3
 8001604:	e2ad      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001606:	4b5c      	ldr	r3, [pc, #368]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800160e:	2b00      	cmp	r3, #0
 8001610:	d0f0      	beq.n	80015f4 <HAL_RCC_OscConfig+0xe0>
 8001612:	e014      	b.n	800163e <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001614:	f7fe fe16 	bl	8000244 <HAL_GetTick>
 8001618:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800161a:	e008      	b.n	800162e <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800161c:	f7fe fe12 	bl	8000244 <HAL_GetTick>
 8001620:	4602      	mov	r2, r0
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	1ad3      	subs	r3, r2, r3
 8001626:	2b64      	cmp	r3, #100	; 0x64
 8001628:	d901      	bls.n	800162e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800162a:	2303      	movs	r3, #3
 800162c:	e299      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800162e:	4b52      	ldr	r3, [pc, #328]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001636:	2b00      	cmp	r3, #0
 8001638:	d1f0      	bne.n	800161c <HAL_RCC_OscConfig+0x108>
 800163a:	e000      	b.n	800163e <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800163c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 0302 	and.w	r3, r3, #2
 8001646:	2b00      	cmp	r3, #0
 8001648:	d05a      	beq.n	8001700 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800164a:	69bb      	ldr	r3, [r7, #24]
 800164c:	2b04      	cmp	r3, #4
 800164e:	d005      	beq.n	800165c <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001650:	69bb      	ldr	r3, [r7, #24]
 8001652:	2b0c      	cmp	r3, #12
 8001654:	d119      	bne.n	800168a <HAL_RCC_OscConfig+0x176>
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d116      	bne.n	800168a <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800165c:	4b46      	ldr	r3, [pc, #280]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f003 0302 	and.w	r3, r3, #2
 8001664:	2b00      	cmp	r3, #0
 8001666:	d005      	beq.n	8001674 <HAL_RCC_OscConfig+0x160>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d001      	beq.n	8001674 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	e276      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001674:	4b40      	ldr	r3, [pc, #256]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	691b      	ldr	r3, [r3, #16]
 8001680:	021b      	lsls	r3, r3, #8
 8001682:	493d      	ldr	r1, [pc, #244]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 8001684:	4313      	orrs	r3, r2
 8001686:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001688:	e03a      	b.n	8001700 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	68db      	ldr	r3, [r3, #12]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d020      	beq.n	80016d4 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001692:	4b3a      	ldr	r3, [pc, #232]	; (800177c <HAL_RCC_OscConfig+0x268>)
 8001694:	2201      	movs	r2, #1
 8001696:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001698:	f7fe fdd4 	bl	8000244 <HAL_GetTick>
 800169c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016a0:	f7fe fdd0 	bl	8000244 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e257      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80016b2:	4b31      	ldr	r3, [pc, #196]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d0f0      	beq.n	80016a0 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016be:	4b2e      	ldr	r3, [pc, #184]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	691b      	ldr	r3, [r3, #16]
 80016ca:	021b      	lsls	r3, r3, #8
 80016cc:	492a      	ldr	r1, [pc, #168]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 80016ce:	4313      	orrs	r3, r2
 80016d0:	604b      	str	r3, [r1, #4]
 80016d2:	e015      	b.n	8001700 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016d4:	4b29      	ldr	r3, [pc, #164]	; (800177c <HAL_RCC_OscConfig+0x268>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016da:	f7fe fdb3 	bl	8000244 <HAL_GetTick>
 80016de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80016e0:	e008      	b.n	80016f4 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016e2:	f7fe fdaf 	bl	8000244 <HAL_GetTick>
 80016e6:	4602      	mov	r2, r0
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	1ad3      	subs	r3, r2, r3
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d901      	bls.n	80016f4 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 80016f0:	2303      	movs	r3, #3
 80016f2:	e236      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80016f4:	4b20      	ldr	r3, [pc, #128]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f003 0302 	and.w	r3, r3, #2
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d1f0      	bne.n	80016e2 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 0310 	and.w	r3, r3, #16
 8001708:	2b00      	cmp	r3, #0
 800170a:	f000 80b8 	beq.w	800187e <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 800170e:	69bb      	ldr	r3, [r7, #24]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d170      	bne.n	80017f6 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001714:	4b18      	ldr	r3, [pc, #96]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800171c:	2b00      	cmp	r3, #0
 800171e:	d005      	beq.n	800172c <HAL_RCC_OscConfig+0x218>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	699b      	ldr	r3, [r3, #24]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d101      	bne.n	800172c <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8001728:	2301      	movs	r3, #1
 800172a:	e21a      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6a1a      	ldr	r2, [r3, #32]
 8001730:	4b11      	ldr	r3, [pc, #68]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001738:	429a      	cmp	r2, r3
 800173a:	d921      	bls.n	8001780 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6a1b      	ldr	r3, [r3, #32]
 8001740:	4618      	mov	r0, r3
 8001742:	f000 fbd5 	bl	8001ef0 <RCC_SetFlashLatencyFromMSIRange>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	e208      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001750:	4b09      	ldr	r3, [pc, #36]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6a1b      	ldr	r3, [r3, #32]
 800175c:	4906      	ldr	r1, [pc, #24]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 800175e:	4313      	orrs	r3, r2
 8001760:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001762:	4b05      	ldr	r3, [pc, #20]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	69db      	ldr	r3, [r3, #28]
 800176e:	061b      	lsls	r3, r3, #24
 8001770:	4901      	ldr	r1, [pc, #4]	; (8001778 <HAL_RCC_OscConfig+0x264>)
 8001772:	4313      	orrs	r3, r2
 8001774:	604b      	str	r3, [r1, #4]
 8001776:	e020      	b.n	80017ba <HAL_RCC_OscConfig+0x2a6>
 8001778:	40023800 	.word	0x40023800
 800177c:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001780:	4ba4      	ldr	r3, [pc, #656]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6a1b      	ldr	r3, [r3, #32]
 800178c:	49a1      	ldr	r1, [pc, #644]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 800178e:	4313      	orrs	r3, r2
 8001790:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001792:	4ba0      	ldr	r3, [pc, #640]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	69db      	ldr	r3, [r3, #28]
 800179e:	061b      	lsls	r3, r3, #24
 80017a0:	499c      	ldr	r1, [pc, #624]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 80017a2:	4313      	orrs	r3, r2
 80017a4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6a1b      	ldr	r3, [r3, #32]
 80017aa:	4618      	mov	r0, r3
 80017ac:	f000 fba0 	bl	8001ef0 <RCC_SetFlashLatencyFromMSIRange>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e1d3      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6a1b      	ldr	r3, [r3, #32]
 80017be:	0b5b      	lsrs	r3, r3, #13
 80017c0:	3301      	adds	r3, #1
 80017c2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80017c6:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80017ca:	4a92      	ldr	r2, [pc, #584]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 80017cc:	6892      	ldr	r2, [r2, #8]
 80017ce:	0912      	lsrs	r2, r2, #4
 80017d0:	f002 020f 	and.w	r2, r2, #15
 80017d4:	4990      	ldr	r1, [pc, #576]	; (8001a18 <HAL_RCC_OscConfig+0x504>)
 80017d6:	5c8a      	ldrb	r2, [r1, r2]
 80017d8:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80017da:	4a90      	ldr	r2, [pc, #576]	; (8001a1c <HAL_RCC_OscConfig+0x508>)
 80017dc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80017de:	4b90      	ldr	r3, [pc, #576]	; (8001a20 <HAL_RCC_OscConfig+0x50c>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7fe fce2 	bl	80001ac <HAL_InitTick>
 80017e8:	4603      	mov	r3, r0
 80017ea:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80017ec:	7bfb      	ldrb	r3, [r7, #15]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d045      	beq.n	800187e <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 80017f2:	7bfb      	ldrb	r3, [r7, #15]
 80017f4:	e1b5      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	699b      	ldr	r3, [r3, #24]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d029      	beq.n	8001852 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80017fe:	4b89      	ldr	r3, [pc, #548]	; (8001a24 <HAL_RCC_OscConfig+0x510>)
 8001800:	2201      	movs	r2, #1
 8001802:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001804:	f7fe fd1e 	bl	8000244 <HAL_GetTick>
 8001808:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800180a:	e008      	b.n	800181e <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800180c:	f7fe fd1a 	bl	8000244 <HAL_GetTick>
 8001810:	4602      	mov	r2, r0
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	2b02      	cmp	r3, #2
 8001818:	d901      	bls.n	800181e <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 800181a:	2303      	movs	r3, #3
 800181c:	e1a1      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800181e:	4b7d      	ldr	r3, [pc, #500]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001826:	2b00      	cmp	r3, #0
 8001828:	d0f0      	beq.n	800180c <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800182a:	4b7a      	ldr	r3, [pc, #488]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6a1b      	ldr	r3, [r3, #32]
 8001836:	4977      	ldr	r1, [pc, #476]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 8001838:	4313      	orrs	r3, r2
 800183a:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800183c:	4b75      	ldr	r3, [pc, #468]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	69db      	ldr	r3, [r3, #28]
 8001848:	061b      	lsls	r3, r3, #24
 800184a:	4972      	ldr	r1, [pc, #456]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 800184c:	4313      	orrs	r3, r2
 800184e:	604b      	str	r3, [r1, #4]
 8001850:	e015      	b.n	800187e <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001852:	4b74      	ldr	r3, [pc, #464]	; (8001a24 <HAL_RCC_OscConfig+0x510>)
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001858:	f7fe fcf4 	bl	8000244 <HAL_GetTick>
 800185c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800185e:	e008      	b.n	8001872 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001860:	f7fe fcf0 	bl	8000244 <HAL_GetTick>
 8001864:	4602      	mov	r2, r0
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	2b02      	cmp	r3, #2
 800186c:	d901      	bls.n	8001872 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800186e:	2303      	movs	r3, #3
 8001870:	e177      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001872:	4b68      	ldr	r3, [pc, #416]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800187a:	2b00      	cmp	r3, #0
 800187c:	d1f0      	bne.n	8001860 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0308 	and.w	r3, r3, #8
 8001886:	2b00      	cmp	r3, #0
 8001888:	d030      	beq.n	80018ec <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	695b      	ldr	r3, [r3, #20]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d016      	beq.n	80018c0 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001892:	4b65      	ldr	r3, [pc, #404]	; (8001a28 <HAL_RCC_OscConfig+0x514>)
 8001894:	2201      	movs	r2, #1
 8001896:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001898:	f7fe fcd4 	bl	8000244 <HAL_GetTick>
 800189c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800189e:	e008      	b.n	80018b2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018a0:	f7fe fcd0 	bl	8000244 <HAL_GetTick>
 80018a4:	4602      	mov	r2, r0
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	2b02      	cmp	r3, #2
 80018ac:	d901      	bls.n	80018b2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80018ae:	2303      	movs	r3, #3
 80018b0:	e157      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80018b2:	4b58      	ldr	r3, [pc, #352]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 80018b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018b6:	f003 0302 	and.w	r3, r3, #2
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d0f0      	beq.n	80018a0 <HAL_RCC_OscConfig+0x38c>
 80018be:	e015      	b.n	80018ec <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018c0:	4b59      	ldr	r3, [pc, #356]	; (8001a28 <HAL_RCC_OscConfig+0x514>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018c6:	f7fe fcbd 	bl	8000244 <HAL_GetTick>
 80018ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80018cc:	e008      	b.n	80018e0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018ce:	f7fe fcb9 	bl	8000244 <HAL_GetTick>
 80018d2:	4602      	mov	r2, r0
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	2b02      	cmp	r3, #2
 80018da:	d901      	bls.n	80018e0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80018dc:	2303      	movs	r3, #3
 80018de:	e140      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80018e0:	4b4c      	ldr	r3, [pc, #304]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 80018e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018e4:	f003 0302 	and.w	r3, r3, #2
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d1f0      	bne.n	80018ce <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f003 0304 	and.w	r3, r3, #4
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	f000 80b5 	beq.w	8001a64 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018fa:	2300      	movs	r3, #0
 80018fc:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018fe:	4b45      	ldr	r3, [pc, #276]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 8001900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001906:	2b00      	cmp	r3, #0
 8001908:	d10d      	bne.n	8001926 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800190a:	4b42      	ldr	r3, [pc, #264]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 800190c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800190e:	4a41      	ldr	r2, [pc, #260]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 8001910:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001914:	6253      	str	r3, [r2, #36]	; 0x24
 8001916:	4b3f      	ldr	r3, [pc, #252]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 8001918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800191a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800191e:	60bb      	str	r3, [r7, #8]
 8001920:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001922:	2301      	movs	r3, #1
 8001924:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001926:	4b41      	ldr	r3, [pc, #260]	; (8001a2c <HAL_RCC_OscConfig+0x518>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800192e:	2b00      	cmp	r3, #0
 8001930:	d118      	bne.n	8001964 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001932:	4b3e      	ldr	r3, [pc, #248]	; (8001a2c <HAL_RCC_OscConfig+0x518>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a3d      	ldr	r2, [pc, #244]	; (8001a2c <HAL_RCC_OscConfig+0x518>)
 8001938:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800193c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800193e:	f7fe fc81 	bl	8000244 <HAL_GetTick>
 8001942:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001944:	e008      	b.n	8001958 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001946:	f7fe fc7d 	bl	8000244 <HAL_GetTick>
 800194a:	4602      	mov	r2, r0
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	1ad3      	subs	r3, r2, r3
 8001950:	2b64      	cmp	r3, #100	; 0x64
 8001952:	d901      	bls.n	8001958 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8001954:	2303      	movs	r3, #3
 8001956:	e104      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001958:	4b34      	ldr	r3, [pc, #208]	; (8001a2c <HAL_RCC_OscConfig+0x518>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001960:	2b00      	cmp	r3, #0
 8001962:	d0f0      	beq.n	8001946 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	2b01      	cmp	r3, #1
 800196a:	d106      	bne.n	800197a <HAL_RCC_OscConfig+0x466>
 800196c:	4b29      	ldr	r3, [pc, #164]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 800196e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001970:	4a28      	ldr	r2, [pc, #160]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 8001972:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001976:	6353      	str	r3, [r2, #52]	; 0x34
 8001978:	e02d      	b.n	80019d6 <HAL_RCC_OscConfig+0x4c2>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d10c      	bne.n	800199c <HAL_RCC_OscConfig+0x488>
 8001982:	4b24      	ldr	r3, [pc, #144]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 8001984:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001986:	4a23      	ldr	r2, [pc, #140]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 8001988:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800198c:	6353      	str	r3, [r2, #52]	; 0x34
 800198e:	4b21      	ldr	r3, [pc, #132]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 8001990:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001992:	4a20      	ldr	r2, [pc, #128]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 8001994:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001998:	6353      	str	r3, [r2, #52]	; 0x34
 800199a:	e01c      	b.n	80019d6 <HAL_RCC_OscConfig+0x4c2>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	2b05      	cmp	r3, #5
 80019a2:	d10c      	bne.n	80019be <HAL_RCC_OscConfig+0x4aa>
 80019a4:	4b1b      	ldr	r3, [pc, #108]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 80019a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019a8:	4a1a      	ldr	r2, [pc, #104]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 80019aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019ae:	6353      	str	r3, [r2, #52]	; 0x34
 80019b0:	4b18      	ldr	r3, [pc, #96]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 80019b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019b4:	4a17      	ldr	r2, [pc, #92]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 80019b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019ba:	6353      	str	r3, [r2, #52]	; 0x34
 80019bc:	e00b      	b.n	80019d6 <HAL_RCC_OscConfig+0x4c2>
 80019be:	4b15      	ldr	r3, [pc, #84]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 80019c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019c2:	4a14      	ldr	r2, [pc, #80]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 80019c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80019c8:	6353      	str	r3, [r2, #52]	; 0x34
 80019ca:	4b12      	ldr	r3, [pc, #72]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 80019cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019ce:	4a11      	ldr	r2, [pc, #68]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 80019d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80019d4:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d015      	beq.n	8001a0a <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019de:	f7fe fc31 	bl	8000244 <HAL_GetTick>
 80019e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80019e4:	e00a      	b.n	80019fc <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019e6:	f7fe fc2d 	bl	8000244 <HAL_GetTick>
 80019ea:	4602      	mov	r2, r0
 80019ec:	693b      	ldr	r3, [r7, #16]
 80019ee:	1ad3      	subs	r3, r2, r3
 80019f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d901      	bls.n	80019fc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80019f8:	2303      	movs	r3, #3
 80019fa:	e0b2      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80019fc:	4b05      	ldr	r3, [pc, #20]	; (8001a14 <HAL_RCC_OscConfig+0x500>)
 80019fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d0ee      	beq.n	80019e6 <HAL_RCC_OscConfig+0x4d2>
 8001a08:	e023      	b.n	8001a52 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a0a:	f7fe fc1b 	bl	8000244 <HAL_GetTick>
 8001a0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001a10:	e019      	b.n	8001a46 <HAL_RCC_OscConfig+0x532>
 8001a12:	bf00      	nop
 8001a14:	40023800 	.word	0x40023800
 8001a18:	08003df8 	.word	0x08003df8
 8001a1c:	20000008 	.word	0x20000008
 8001a20:	20000000 	.word	0x20000000
 8001a24:	42470020 	.word	0x42470020
 8001a28:	42470680 	.word	0x42470680
 8001a2c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a30:	f7fe fc08 	bl	8000244 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e08d      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001a46:	4b49      	ldr	r3, [pc, #292]	; (8001b6c <HAL_RCC_OscConfig+0x658>)
 8001a48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d1ee      	bne.n	8001a30 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a52:	7ffb      	ldrb	r3, [r7, #31]
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d105      	bne.n	8001a64 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a58:	4b44      	ldr	r3, [pc, #272]	; (8001b6c <HAL_RCC_OscConfig+0x658>)
 8001a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a5c:	4a43      	ldr	r2, [pc, #268]	; (8001b6c <HAL_RCC_OscConfig+0x658>)
 8001a5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a62:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d079      	beq.n	8001b60 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a6c:	69bb      	ldr	r3, [r7, #24]
 8001a6e:	2b0c      	cmp	r3, #12
 8001a70:	d056      	beq.n	8001b20 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d13b      	bne.n	8001af2 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a7a:	4b3d      	ldr	r3, [pc, #244]	; (8001b70 <HAL_RCC_OscConfig+0x65c>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a80:	f7fe fbe0 	bl	8000244 <HAL_GetTick>
 8001a84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001a86:	e008      	b.n	8001a9a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a88:	f7fe fbdc 	bl	8000244 <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	2b02      	cmp	r3, #2
 8001a94:	d901      	bls.n	8001a9a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001a96:	2303      	movs	r3, #3
 8001a98:	e063      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001a9a:	4b34      	ldr	r3, [pc, #208]	; (8001b6c <HAL_RCC_OscConfig+0x658>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d1f0      	bne.n	8001a88 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001aa6:	4b31      	ldr	r3, [pc, #196]	; (8001b6c <HAL_RCC_OscConfig+0x658>)
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ab6:	4319      	orrs	r1, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001abc:	430b      	orrs	r3, r1
 8001abe:	492b      	ldr	r1, [pc, #172]	; (8001b6c <HAL_RCC_OscConfig+0x658>)
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ac4:	4b2a      	ldr	r3, [pc, #168]	; (8001b70 <HAL_RCC_OscConfig+0x65c>)
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aca:	f7fe fbbb 	bl	8000244 <HAL_GetTick>
 8001ace:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ad0:	e008      	b.n	8001ae4 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ad2:	f7fe fbb7 	bl	8000244 <HAL_GetTick>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	d901      	bls.n	8001ae4 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e03e      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ae4:	4b21      	ldr	r3, [pc, #132]	; (8001b6c <HAL_RCC_OscConfig+0x658>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d0f0      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x5be>
 8001af0:	e036      	b.n	8001b60 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001af2:	4b1f      	ldr	r3, [pc, #124]	; (8001b70 <HAL_RCC_OscConfig+0x65c>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af8:	f7fe fba4 	bl	8000244 <HAL_GetTick>
 8001afc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001afe:	e008      	b.n	8001b12 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b00:	f7fe fba0 	bl	8000244 <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d901      	bls.n	8001b12 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e027      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001b12:	4b16      	ldr	r3, [pc, #88]	; (8001b6c <HAL_RCC_OscConfig+0x658>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d1f0      	bne.n	8001b00 <HAL_RCC_OscConfig+0x5ec>
 8001b1e:	e01f      	b.n	8001b60 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d101      	bne.n	8001b2c <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e01a      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b2c:	4b0f      	ldr	r3, [pc, #60]	; (8001b6c <HAL_RCC_OscConfig+0x658>)
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d10d      	bne.n	8001b5c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	d106      	bne.n	8001b5c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	d001      	beq.n	8001b60 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e000      	b.n	8001b62 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8001b60:	2300      	movs	r3, #0
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3720      	adds	r7, #32
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40023800 	.word	0x40023800
 8001b70:	42470060 	.word	0x42470060

08001b74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b084      	sub	sp, #16
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d101      	bne.n	8001b88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e11a      	b.n	8001dbe <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b88:	4b8f      	ldr	r3, [pc, #572]	; (8001dc8 <HAL_RCC_ClockConfig+0x254>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 0301 	and.w	r3, r3, #1
 8001b90:	683a      	ldr	r2, [r7, #0]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d919      	bls.n	8001bca <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	2b01      	cmp	r3, #1
 8001b9a:	d105      	bne.n	8001ba8 <HAL_RCC_ClockConfig+0x34>
 8001b9c:	4b8a      	ldr	r3, [pc, #552]	; (8001dc8 <HAL_RCC_ClockConfig+0x254>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a89      	ldr	r2, [pc, #548]	; (8001dc8 <HAL_RCC_ClockConfig+0x254>)
 8001ba2:	f043 0304 	orr.w	r3, r3, #4
 8001ba6:	6013      	str	r3, [r2, #0]
 8001ba8:	4b87      	ldr	r3, [pc, #540]	; (8001dc8 <HAL_RCC_ClockConfig+0x254>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f023 0201 	bic.w	r2, r3, #1
 8001bb0:	4985      	ldr	r1, [pc, #532]	; (8001dc8 <HAL_RCC_ClockConfig+0x254>)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bb8:	4b83      	ldr	r3, [pc, #524]	; (8001dc8 <HAL_RCC_ClockConfig+0x254>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0301 	and.w	r3, r3, #1
 8001bc0:	683a      	ldr	r2, [r7, #0]
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d001      	beq.n	8001bca <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e0f9      	b.n	8001dbe <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d008      	beq.n	8001be8 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bd6:	4b7d      	ldr	r3, [pc, #500]	; (8001dcc <HAL_RCC_ClockConfig+0x258>)
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	497a      	ldr	r1, [pc, #488]	; (8001dcc <HAL_RCC_ClockConfig+0x258>)
 8001be4:	4313      	orrs	r3, r2
 8001be6:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0301 	and.w	r3, r3, #1
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	f000 808e 	beq.w	8001d12 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d107      	bne.n	8001c0e <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001bfe:	4b73      	ldr	r3, [pc, #460]	; (8001dcc <HAL_RCC_ClockConfig+0x258>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d121      	bne.n	8001c4e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e0d7      	b.n	8001dbe <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	2b03      	cmp	r3, #3
 8001c14:	d107      	bne.n	8001c26 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001c16:	4b6d      	ldr	r3, [pc, #436]	; (8001dcc <HAL_RCC_ClockConfig+0x258>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d115      	bne.n	8001c4e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e0cb      	b.n	8001dbe <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d107      	bne.n	8001c3e <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c2e:	4b67      	ldr	r3, [pc, #412]	; (8001dcc <HAL_RCC_ClockConfig+0x258>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 0302 	and.w	r3, r3, #2
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d109      	bne.n	8001c4e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e0bf      	b.n	8001dbe <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001c3e:	4b63      	ldr	r3, [pc, #396]	; (8001dcc <HAL_RCC_ClockConfig+0x258>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d101      	bne.n	8001c4e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e0b7      	b.n	8001dbe <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c4e:	4b5f      	ldr	r3, [pc, #380]	; (8001dcc <HAL_RCC_ClockConfig+0x258>)
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	f023 0203 	bic.w	r2, r3, #3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	495c      	ldr	r1, [pc, #368]	; (8001dcc <HAL_RCC_ClockConfig+0x258>)
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c60:	f7fe faf0 	bl	8000244 <HAL_GetTick>
 8001c64:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d112      	bne.n	8001c94 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c6e:	e00a      	b.n	8001c86 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c70:	f7fe fae8 	bl	8000244 <HAL_GetTick>
 8001c74:	4602      	mov	r2, r0
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d901      	bls.n	8001c86 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e09b      	b.n	8001dbe <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c86:	4b51      	ldr	r3, [pc, #324]	; (8001dcc <HAL_RCC_ClockConfig+0x258>)
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	f003 030c 	and.w	r3, r3, #12
 8001c8e:	2b08      	cmp	r3, #8
 8001c90:	d1ee      	bne.n	8001c70 <HAL_RCC_ClockConfig+0xfc>
 8001c92:	e03e      	b.n	8001d12 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	2b03      	cmp	r3, #3
 8001c9a:	d112      	bne.n	8001cc2 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c9c:	e00a      	b.n	8001cb4 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c9e:	f7fe fad1 	bl	8000244 <HAL_GetTick>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d901      	bls.n	8001cb4 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e084      	b.n	8001dbe <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cb4:	4b45      	ldr	r3, [pc, #276]	; (8001dcc <HAL_RCC_ClockConfig+0x258>)
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f003 030c 	and.w	r3, r3, #12
 8001cbc:	2b0c      	cmp	r3, #12
 8001cbe:	d1ee      	bne.n	8001c9e <HAL_RCC_ClockConfig+0x12a>
 8001cc0:	e027      	b.n	8001d12 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d11d      	bne.n	8001d06 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cca:	e00a      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ccc:	f7fe faba 	bl	8000244 <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d901      	bls.n	8001ce2 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e06d      	b.n	8001dbe <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ce2:	4b3a      	ldr	r3, [pc, #232]	; (8001dcc <HAL_RCC_ClockConfig+0x258>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	f003 030c 	and.w	r3, r3, #12
 8001cea:	2b04      	cmp	r3, #4
 8001cec:	d1ee      	bne.n	8001ccc <HAL_RCC_ClockConfig+0x158>
 8001cee:	e010      	b.n	8001d12 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cf0:	f7fe faa8 	bl	8000244 <HAL_GetTick>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d901      	bls.n	8001d06 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e05b      	b.n	8001dbe <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001d06:	4b31      	ldr	r3, [pc, #196]	; (8001dcc <HAL_RCC_ClockConfig+0x258>)
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	f003 030c 	and.w	r3, r3, #12
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d1ee      	bne.n	8001cf0 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d12:	4b2d      	ldr	r3, [pc, #180]	; (8001dc8 <HAL_RCC_ClockConfig+0x254>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	683a      	ldr	r2, [r7, #0]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d219      	bcs.n	8001d54 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d105      	bne.n	8001d32 <HAL_RCC_ClockConfig+0x1be>
 8001d26:	4b28      	ldr	r3, [pc, #160]	; (8001dc8 <HAL_RCC_ClockConfig+0x254>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a27      	ldr	r2, [pc, #156]	; (8001dc8 <HAL_RCC_ClockConfig+0x254>)
 8001d2c:	f043 0304 	orr.w	r3, r3, #4
 8001d30:	6013      	str	r3, [r2, #0]
 8001d32:	4b25      	ldr	r3, [pc, #148]	; (8001dc8 <HAL_RCC_ClockConfig+0x254>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f023 0201 	bic.w	r2, r3, #1
 8001d3a:	4923      	ldr	r1, [pc, #140]	; (8001dc8 <HAL_RCC_ClockConfig+0x254>)
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d42:	4b21      	ldr	r3, [pc, #132]	; (8001dc8 <HAL_RCC_ClockConfig+0x254>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	683a      	ldr	r2, [r7, #0]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d001      	beq.n	8001d54 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	e034      	b.n	8001dbe <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 0304 	and.w	r3, r3, #4
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d008      	beq.n	8001d72 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d60:	4b1a      	ldr	r3, [pc, #104]	; (8001dcc <HAL_RCC_ClockConfig+0x258>)
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	4917      	ldr	r1, [pc, #92]	; (8001dcc <HAL_RCC_ClockConfig+0x258>)
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 0308 	and.w	r3, r3, #8
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d009      	beq.n	8001d92 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d7e:	4b13      	ldr	r3, [pc, #76]	; (8001dcc <HAL_RCC_ClockConfig+0x258>)
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	691b      	ldr	r3, [r3, #16]
 8001d8a:	00db      	lsls	r3, r3, #3
 8001d8c:	490f      	ldr	r1, [pc, #60]	; (8001dcc <HAL_RCC_ClockConfig+0x258>)
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d92:	f000 f823 	bl	8001ddc <HAL_RCC_GetSysClockFreq>
 8001d96:	4601      	mov	r1, r0
 8001d98:	4b0c      	ldr	r3, [pc, #48]	; (8001dcc <HAL_RCC_ClockConfig+0x258>)
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	091b      	lsrs	r3, r3, #4
 8001d9e:	f003 030f 	and.w	r3, r3, #15
 8001da2:	4a0b      	ldr	r2, [pc, #44]	; (8001dd0 <HAL_RCC_ClockConfig+0x25c>)
 8001da4:	5cd3      	ldrb	r3, [r2, r3]
 8001da6:	fa21 f303 	lsr.w	r3, r1, r3
 8001daa:	4a0a      	ldr	r2, [pc, #40]	; (8001dd4 <HAL_RCC_ClockConfig+0x260>)
 8001dac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001dae:	4b0a      	ldr	r3, [pc, #40]	; (8001dd8 <HAL_RCC_ClockConfig+0x264>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7fe f9fa 	bl	80001ac <HAL_InitTick>
 8001db8:	4603      	mov	r3, r0
 8001dba:	72fb      	strb	r3, [r7, #11]

  return status;
 8001dbc:	7afb      	ldrb	r3, [r7, #11]
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3710      	adds	r7, #16
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	40023c00 	.word	0x40023c00
 8001dcc:	40023800 	.word	0x40023800
 8001dd0:	08003df8 	.word	0x08003df8
 8001dd4:	20000008 	.word	0x20000008
 8001dd8:	20000000 	.word	0x20000000

08001ddc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b087      	sub	sp, #28
 8001de0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8001de2:	4b26      	ldr	r3, [pc, #152]	; (8001e7c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	f003 030c 	and.w	r3, r3, #12
 8001dee:	2b08      	cmp	r3, #8
 8001df0:	d006      	beq.n	8001e00 <HAL_RCC_GetSysClockFreq+0x24>
 8001df2:	2b0c      	cmp	r3, #12
 8001df4:	d007      	beq.n	8001e06 <HAL_RCC_GetSysClockFreq+0x2a>
 8001df6:	2b04      	cmp	r3, #4
 8001df8:	d12c      	bne.n	8001e54 <HAL_RCC_GetSysClockFreq+0x78>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001dfa:	4b21      	ldr	r3, [pc, #132]	; (8001e80 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001dfc:	613b      	str	r3, [r7, #16]
      break;
 8001dfe:	e037      	b.n	8001e70 <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e00:	4b20      	ldr	r3, [pc, #128]	; (8001e84 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001e02:	613b      	str	r3, [r7, #16]
      break;
 8001e04:	e034      	b.n	8001e70 <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	0c9b      	lsrs	r3, r3, #18
 8001e0a:	f003 030f 	and.w	r3, r3, #15
 8001e0e:	4a1e      	ldr	r2, [pc, #120]	; (8001e88 <HAL_RCC_GetSysClockFreq+0xac>)
 8001e10:	5cd3      	ldrb	r3, [r2, r3]
 8001e12:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	0d9b      	lsrs	r3, r3, #22
 8001e18:	f003 0303 	and.w	r3, r3, #3
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e20:	4b16      	ldr	r3, [pc, #88]	; (8001e7c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d008      	beq.n	8001e3e <HAL_RCC_GetSysClockFreq+0x62>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	4a15      	ldr	r2, [pc, #84]	; (8001e84 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001e30:	fb02 f203 	mul.w	r2, r2, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e3a:	617b      	str	r3, [r7, #20]
 8001e3c:	e007      	b.n	8001e4e <HAL_RCC_GetSysClockFreq+0x72>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE * pllm) / plld;
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	4a0f      	ldr	r2, [pc, #60]	; (8001e80 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e42:	fb02 f203 	mul.w	r2, r2, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e4c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	613b      	str	r3, [r7, #16]
      break;
 8001e52:	e00d      	b.n	8001e70 <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001e54:	4b09      	ldr	r3, [pc, #36]	; (8001e7c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	0b5b      	lsrs	r3, r3, #13
 8001e5a:	f003 0307 	and.w	r3, r3, #7
 8001e5e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	3301      	adds	r3, #1
 8001e64:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001e68:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6c:	613b      	str	r3, [r7, #16]
      break;
 8001e6e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e70:	693b      	ldr	r3, [r7, #16]
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	371c      	adds	r7, #28
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bc80      	pop	{r7}
 8001e7a:	4770      	bx	lr
 8001e7c:	40023800 	.word	0x40023800
 8001e80:	00f42400 	.word	0x00f42400
 8001e84:	007a1200 	.word	0x007a1200
 8001e88:	08003dec 	.word	0x08003dec

08001e8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e90:	4b02      	ldr	r3, [pc, #8]	; (8001e9c <HAL_RCC_GetHCLKFreq+0x10>)
 8001e92:	681b      	ldr	r3, [r3, #0]
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bc80      	pop	{r7}
 8001e9a:	4770      	bx	lr
 8001e9c:	20000008 	.word	0x20000008

08001ea0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ea4:	f7ff fff2 	bl	8001e8c <HAL_RCC_GetHCLKFreq>
 8001ea8:	4601      	mov	r1, r0
 8001eaa:	4b05      	ldr	r3, [pc, #20]	; (8001ec0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	0a1b      	lsrs	r3, r3, #8
 8001eb0:	f003 0307 	and.w	r3, r3, #7
 8001eb4:	4a03      	ldr	r2, [pc, #12]	; (8001ec4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001eb6:	5cd3      	ldrb	r3, [r2, r3]
 8001eb8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	40023800 	.word	0x40023800
 8001ec4:	08003e08 	.word	0x08003e08

08001ec8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ecc:	f7ff ffde 	bl	8001e8c <HAL_RCC_GetHCLKFreq>
 8001ed0:	4601      	mov	r1, r0
 8001ed2:	4b05      	ldr	r3, [pc, #20]	; (8001ee8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	0adb      	lsrs	r3, r3, #11
 8001ed8:	f003 0307 	and.w	r3, r3, #7
 8001edc:	4a03      	ldr	r2, [pc, #12]	; (8001eec <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ede:	5cd3      	ldrb	r3, [r2, r3]
 8001ee0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	40023800 	.word	0x40023800
 8001eec:	08003e08 	.word	0x08003e08

08001ef0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b087      	sub	sp, #28
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001ef8:	2300      	movs	r3, #0
 8001efa:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001efc:	4b29      	ldr	r3, [pc, #164]	; (8001fa4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d12c      	bne.n	8001f62 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001f08:	4b26      	ldr	r3, [pc, #152]	; (8001fa4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d005      	beq.n	8001f20 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001f14:	4b24      	ldr	r3, [pc, #144]	; (8001fa8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001f1c:	617b      	str	r3, [r7, #20]
 8001f1e:	e016      	b.n	8001f4e <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f20:	4b20      	ldr	r3, [pc, #128]	; (8001fa4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f24:	4a1f      	ldr	r2, [pc, #124]	; (8001fa4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001f26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f2a:	6253      	str	r3, [r2, #36]	; 0x24
 8001f2c:	4b1d      	ldr	r3, [pc, #116]	; (8001fa4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f34:	60fb      	str	r3, [r7, #12]
 8001f36:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001f38:	4b1b      	ldr	r3, [pc, #108]	; (8001fa8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001f40:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f42:	4b18      	ldr	r3, [pc, #96]	; (8001fa4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f46:	4a17      	ldr	r2, [pc, #92]	; (8001fa4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001f48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f4c:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8001f54:	d105      	bne.n	8001f62 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001f5c:	d101      	bne.n	8001f62 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8001f5e:	2301      	movs	r3, #1
 8001f60:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d105      	bne.n	8001f74 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8001f68:	4b10      	ldr	r3, [pc, #64]	; (8001fac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a0f      	ldr	r2, [pc, #60]	; (8001fac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f6e:	f043 0304 	orr.w	r3, r3, #4
 8001f72:	6013      	str	r3, [r2, #0]
 8001f74:	4b0d      	ldr	r3, [pc, #52]	; (8001fac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f023 0201 	bic.w	r2, r3, #1
 8001f7c:	490b      	ldr	r1, [pc, #44]	; (8001fac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001f84:	4b09      	ldr	r3, [pc, #36]	; (8001fac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0301 	and.w	r3, r3, #1
 8001f8c:	693a      	ldr	r2, [r7, #16]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d001      	beq.n	8001f96 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e000      	b.n	8001f98 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8001f96:	2300      	movs	r3, #0
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	371c      	adds	r7, #28
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bc80      	pop	{r7}
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	40023800 	.word	0x40023800
 8001fa8:	40007000 	.word	0x40007000
 8001fac:	40023c00 	.word	0x40023c00

08001fb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d101      	bne.n	8001fc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e03f      	b.n	8002042 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d106      	bne.n	8001fdc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f000 fe0a 	bl	8002bf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2224      	movs	r2, #36	; 0x24
 8001fe0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	68da      	ldr	r2, [r3, #12]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001ff2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f000 f9b1 	bl	800235c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	691a      	ldr	r2, [r3, #16]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002008:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	695a      	ldr	r2, [r3, #20]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002018:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	68da      	ldr	r2, [r3, #12]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002028:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2220      	movs	r2, #32
 8002034:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2220      	movs	r2, #32
 800203c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002040:	2300      	movs	r3, #0
}
 8002042:	4618      	mov	r0, r3
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b088      	sub	sp, #32
 800204e:	af02      	add	r7, sp, #8
 8002050:	60f8      	str	r0, [r7, #12]
 8002052:	60b9      	str	r1, [r7, #8]
 8002054:	603b      	str	r3, [r7, #0]
 8002056:	4613      	mov	r3, r2
 8002058:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800205a:	2300      	movs	r3, #0
 800205c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002064:	b2db      	uxtb	r3, r3
 8002066:	2b20      	cmp	r3, #32
 8002068:	f040 8083 	bne.w	8002172 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d002      	beq.n	8002078 <HAL_UART_Transmit+0x2e>
 8002072:	88fb      	ldrh	r3, [r7, #6]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d101      	bne.n	800207c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	e07b      	b.n	8002174 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002082:	2b01      	cmp	r3, #1
 8002084:	d101      	bne.n	800208a <HAL_UART_Transmit+0x40>
 8002086:	2302      	movs	r3, #2
 8002088:	e074      	b.n	8002174 <HAL_UART_Transmit+0x12a>
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2201      	movs	r2, #1
 800208e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2200      	movs	r2, #0
 8002096:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2221      	movs	r2, #33	; 0x21
 800209c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80020a0:	f7fe f8d0 	bl	8000244 <HAL_GetTick>
 80020a4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	88fa      	ldrh	r2, [r7, #6]
 80020aa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	88fa      	ldrh	r2, [r7, #6]
 80020b0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80020b2:	e042      	b.n	800213a <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	3b01      	subs	r3, #1
 80020bc:	b29a      	uxth	r2, r3
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020ca:	d122      	bne.n	8002112 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	9300      	str	r3, [sp, #0]
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	2200      	movs	r2, #0
 80020d4:	2180      	movs	r1, #128	; 0x80
 80020d6:	68f8      	ldr	r0, [r7, #12]
 80020d8:	f000 f8f6 	bl	80022c8 <UART_WaitOnFlagUntilTimeout>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d001      	beq.n	80020e6 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e046      	b.n	8002174 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	881b      	ldrh	r3, [r3, #0]
 80020ee:	461a      	mov	r2, r3
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80020f8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	691b      	ldr	r3, [r3, #16]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d103      	bne.n	800210a <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	3302      	adds	r3, #2
 8002106:	60bb      	str	r3, [r7, #8]
 8002108:	e017      	b.n	800213a <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	3301      	adds	r3, #1
 800210e:	60bb      	str	r3, [r7, #8]
 8002110:	e013      	b.n	800213a <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	9300      	str	r3, [sp, #0]
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	2200      	movs	r2, #0
 800211a:	2180      	movs	r1, #128	; 0x80
 800211c:	68f8      	ldr	r0, [r7, #12]
 800211e:	f000 f8d3 	bl	80022c8 <UART_WaitOnFlagUntilTimeout>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d001      	beq.n	800212c <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	e023      	b.n	8002174 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	1c5a      	adds	r2, r3, #1
 8002130:	60ba      	str	r2, [r7, #8]
 8002132:	781a      	ldrb	r2, [r3, #0]
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800213e:	b29b      	uxth	r3, r3
 8002140:	2b00      	cmp	r3, #0
 8002142:	d1b7      	bne.n	80020b4 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	9300      	str	r3, [sp, #0]
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	2200      	movs	r2, #0
 800214c:	2140      	movs	r1, #64	; 0x40
 800214e:	68f8      	ldr	r0, [r7, #12]
 8002150:	f000 f8ba 	bl	80022c8 <UART_WaitOnFlagUntilTimeout>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800215a:	2303      	movs	r3, #3
 800215c:	e00a      	b.n	8002174 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2220      	movs	r2, #32
 8002162:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2200      	movs	r2, #0
 800216a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800216e:	2300      	movs	r3, #0
 8002170:	e000      	b.n	8002174 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002172:	2302      	movs	r3, #2
  }
}
 8002174:	4618      	mov	r0, r3
 8002176:	3718      	adds	r7, #24
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}

0800217c <HAL_UART_Receive>:
  * @param  Size Amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b088      	sub	sp, #32
 8002180:	af02      	add	r7, sp, #8
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	603b      	str	r3, [r7, #0]
 8002188:	4613      	mov	r3, r2
 800218a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800218c:	2300      	movs	r3, #0
 800218e:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002196:	b2db      	uxtb	r3, r3
 8002198:	2b20      	cmp	r3, #32
 800219a:	f040 8090 	bne.w	80022be <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d002      	beq.n	80021aa <HAL_UART_Receive+0x2e>
 80021a4:	88fb      	ldrh	r3, [r7, #6]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d101      	bne.n	80021ae <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e088      	b.n	80022c0 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d101      	bne.n	80021bc <HAL_UART_Receive+0x40>
 80021b8:	2302      	movs	r3, #2
 80021ba:	e081      	b.n	80022c0 <HAL_UART_Receive+0x144>
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	2201      	movs	r2, #1
 80021c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	2200      	movs	r2, #0
 80021c8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2222      	movs	r2, #34	; 0x22
 80021ce:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80021d2:	f7fe f837 	bl	8000244 <HAL_GetTick>
 80021d6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	88fa      	ldrh	r2, [r7, #6]
 80021dc:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	88fa      	ldrh	r2, [r7, #6]
 80021e2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80021e4:	e05c      	b.n	80022a0 <HAL_UART_Receive+0x124>
    {
      huart->RxXferCount--;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80021ea:	b29b      	uxth	r3, r3
 80021ec:	3b01      	subs	r3, #1
 80021ee:	b29a      	uxth	r2, r3
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021fc:	d12b      	bne.n	8002256 <HAL_UART_Receive+0xda>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	9300      	str	r3, [sp, #0]
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	2200      	movs	r2, #0
 8002206:	2120      	movs	r1, #32
 8002208:	68f8      	ldr	r0, [r7, #12]
 800220a:	f000 f85d 	bl	80022c8 <UART_WaitOnFlagUntilTimeout>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <HAL_UART_Receive+0x9c>
        {
          return HAL_TIMEOUT;
 8002214:	2303      	movs	r3, #3
 8002216:	e053      	b.n	80022c0 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	691b      	ldr	r3, [r3, #16]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d10c      	bne.n	800223e <HAL_UART_Receive+0xc2>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	b29b      	uxth	r3, r3
 800222c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002230:	b29a      	uxth	r2, r3
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	3302      	adds	r3, #2
 800223a:	60bb      	str	r3, [r7, #8]
 800223c:	e030      	b.n	80022a0 <HAL_UART_Receive+0x124>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	b29b      	uxth	r3, r3
 8002246:	b2db      	uxtb	r3, r3
 8002248:	b29a      	uxth	r2, r3
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	3301      	adds	r3, #1
 8002252:	60bb      	str	r3, [r7, #8]
 8002254:	e024      	b.n	80022a0 <HAL_UART_Receive+0x124>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	9300      	str	r3, [sp, #0]
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	2200      	movs	r2, #0
 800225e:	2120      	movs	r1, #32
 8002260:	68f8      	ldr	r0, [r7, #12]
 8002262:	f000 f831 	bl	80022c8 <UART_WaitOnFlagUntilTimeout>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <HAL_UART_Receive+0xf4>
        {
          return HAL_TIMEOUT;
 800226c:	2303      	movs	r3, #3
 800226e:	e027      	b.n	80022c0 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	691b      	ldr	r3, [r3, #16]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d108      	bne.n	800228a <HAL_UART_Receive+0x10e>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	6859      	ldr	r1, [r3, #4]
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	1c5a      	adds	r2, r3, #1
 8002282:	60ba      	str	r2, [r7, #8]
 8002284:	b2ca      	uxtb	r2, r1
 8002286:	701a      	strb	r2, [r3, #0]
 8002288:	e00a      	b.n	80022a0 <HAL_UART_Receive+0x124>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	b2da      	uxtb	r2, r3
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	1c59      	adds	r1, r3, #1
 8002296:	60b9      	str	r1, [r7, #8]
 8002298:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800229c:	b2d2      	uxtb	r2, r2
 800229e:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d19d      	bne.n	80021e6 <HAL_UART_Receive+0x6a>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2220      	movs	r2, #32
 80022ae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	2200      	movs	r2, #0
 80022b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80022ba:	2300      	movs	r3, #0
 80022bc:	e000      	b.n	80022c0 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 80022be:	2302      	movs	r3, #2
  }
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3718      	adds	r7, #24
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	603b      	str	r3, [r7, #0]
 80022d4:	4613      	mov	r3, r2
 80022d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022d8:	e02c      	b.n	8002334 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022da:	69bb      	ldr	r3, [r7, #24]
 80022dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80022e0:	d028      	beq.n	8002334 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80022e2:	69bb      	ldr	r3, [r7, #24]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d007      	beq.n	80022f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80022e8:	f7fd ffac 	bl	8000244 <HAL_GetTick>
 80022ec:	4602      	mov	r2, r0
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d21d      	bcs.n	8002334 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	68da      	ldr	r2, [r3, #12]
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002306:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	695a      	ldr	r2, [r3, #20]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f022 0201 	bic.w	r2, r2, #1
 8002316:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2220      	movs	r2, #32
 800231c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2220      	movs	r2, #32
 8002324:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2200      	movs	r2, #0
 800232c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002330:	2303      	movs	r3, #3
 8002332:	e00f      	b.n	8002354 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	4013      	ands	r3, r2
 800233e:	68ba      	ldr	r2, [r7, #8]
 8002340:	429a      	cmp	r2, r3
 8002342:	bf0c      	ite	eq
 8002344:	2301      	moveq	r3, #1
 8002346:	2300      	movne	r3, #0
 8002348:	b2db      	uxtb	r3, r3
 800234a:	461a      	mov	r2, r3
 800234c:	79fb      	ldrb	r3, [r7, #7]
 800234e:	429a      	cmp	r2, r3
 8002350:	d0c3      	beq.n	80022da <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002352:	2300      	movs	r3, #0
}
 8002354:	4618      	mov	r0, r3
 8002356:	3710      	adds	r7, #16
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}

0800235c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	691b      	ldr	r3, [r3, #16]
 800236a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	68da      	ldr	r2, [r3, #12]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	430a      	orrs	r2, r1
 8002378:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	689a      	ldr	r2, [r3, #8]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	691b      	ldr	r3, [r3, #16]
 8002382:	431a      	orrs	r2, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	695b      	ldr	r3, [r3, #20]
 8002388:	431a      	orrs	r2, r3
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	69db      	ldr	r3, [r3, #28]
 800238e:	4313      	orrs	r3, r2
 8002390:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800239c:	f023 030c 	bic.w	r3, r3, #12
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	6812      	ldr	r2, [r2, #0]
 80023a4:	68f9      	ldr	r1, [r7, #12]
 80023a6:	430b      	orrs	r3, r1
 80023a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	695b      	ldr	r3, [r3, #20]
 80023b0:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	699a      	ldr	r2, [r3, #24]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	430a      	orrs	r2, r1
 80023be:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	69db      	ldr	r3, [r3, #28]
 80023c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80023c8:	f040 80a5 	bne.w	8002516 <UART_SetConfig+0x1ba>
  {
    /*------- UART-associated USART registers setting : BRR Configuration ------*/
    if((huart->Instance == USART1))
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4aa4      	ldr	r2, [pc, #656]	; (8002664 <UART_SetConfig+0x308>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d14f      	bne.n	8002476 <UART_SetConfig+0x11a>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80023d6:	f7ff fd77 	bl	8001ec8 <HAL_RCC_GetPCLK2Freq>
 80023da:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80023dc:	68ba      	ldr	r2, [r7, #8]
 80023de:	4613      	mov	r3, r2
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	4413      	add	r3, r2
 80023e4:	009a      	lsls	r2, r3, #2
 80023e6:	441a      	add	r2, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f2:	4a9d      	ldr	r2, [pc, #628]	; (8002668 <UART_SetConfig+0x30c>)
 80023f4:	fba2 2303 	umull	r2, r3, r2, r3
 80023f8:	095b      	lsrs	r3, r3, #5
 80023fa:	0119      	lsls	r1, r3, #4
 80023fc:	68ba      	ldr	r2, [r7, #8]
 80023fe:	4613      	mov	r3, r2
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	4413      	add	r3, r2
 8002404:	009a      	lsls	r2, r3, #2
 8002406:	441a      	add	r2, r3
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	005b      	lsls	r3, r3, #1
 800240e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002412:	4b95      	ldr	r3, [pc, #596]	; (8002668 <UART_SetConfig+0x30c>)
 8002414:	fba3 0302 	umull	r0, r3, r3, r2
 8002418:	095b      	lsrs	r3, r3, #5
 800241a:	2064      	movs	r0, #100	; 0x64
 800241c:	fb00 f303 	mul.w	r3, r0, r3
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	00db      	lsls	r3, r3, #3
 8002424:	3332      	adds	r3, #50	; 0x32
 8002426:	4a90      	ldr	r2, [pc, #576]	; (8002668 <UART_SetConfig+0x30c>)
 8002428:	fba2 2303 	umull	r2, r3, r2, r3
 800242c:	095b      	lsrs	r3, r3, #5
 800242e:	005b      	lsls	r3, r3, #1
 8002430:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002434:	4419      	add	r1, r3
 8002436:	68ba      	ldr	r2, [r7, #8]
 8002438:	4613      	mov	r3, r2
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	4413      	add	r3, r2
 800243e:	009a      	lsls	r2, r3, #2
 8002440:	441a      	add	r2, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	fbb2 f2f3 	udiv	r2, r2, r3
 800244c:	4b86      	ldr	r3, [pc, #536]	; (8002668 <UART_SetConfig+0x30c>)
 800244e:	fba3 0302 	umull	r0, r3, r3, r2
 8002452:	095b      	lsrs	r3, r3, #5
 8002454:	2064      	movs	r0, #100	; 0x64
 8002456:	fb00 f303 	mul.w	r3, r0, r3
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	00db      	lsls	r3, r3, #3
 800245e:	3332      	adds	r3, #50	; 0x32
 8002460:	4a81      	ldr	r2, [pc, #516]	; (8002668 <UART_SetConfig+0x30c>)
 8002462:	fba2 2303 	umull	r2, r3, r2, r3
 8002466:	095b      	lsrs	r3, r3, #5
 8002468:	f003 0207 	and.w	r2, r3, #7
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	440a      	add	r2, r1
 8002472:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8002474:	e0f1      	b.n	800265a <UART_SetConfig+0x2fe>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002476:	f7ff fd13 	bl	8001ea0 <HAL_RCC_GetPCLK1Freq>
 800247a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800247c:	68ba      	ldr	r2, [r7, #8]
 800247e:	4613      	mov	r3, r2
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	4413      	add	r3, r2
 8002484:	009a      	lsls	r2, r3, #2
 8002486:	441a      	add	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002492:	4a75      	ldr	r2, [pc, #468]	; (8002668 <UART_SetConfig+0x30c>)
 8002494:	fba2 2303 	umull	r2, r3, r2, r3
 8002498:	095b      	lsrs	r3, r3, #5
 800249a:	0119      	lsls	r1, r3, #4
 800249c:	68ba      	ldr	r2, [r7, #8]
 800249e:	4613      	mov	r3, r2
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	4413      	add	r3, r2
 80024a4:	009a      	lsls	r2, r3, #2
 80024a6:	441a      	add	r2, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	005b      	lsls	r3, r3, #1
 80024ae:	fbb2 f2f3 	udiv	r2, r2, r3
 80024b2:	4b6d      	ldr	r3, [pc, #436]	; (8002668 <UART_SetConfig+0x30c>)
 80024b4:	fba3 0302 	umull	r0, r3, r3, r2
 80024b8:	095b      	lsrs	r3, r3, #5
 80024ba:	2064      	movs	r0, #100	; 0x64
 80024bc:	fb00 f303 	mul.w	r3, r0, r3
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	00db      	lsls	r3, r3, #3
 80024c4:	3332      	adds	r3, #50	; 0x32
 80024c6:	4a68      	ldr	r2, [pc, #416]	; (8002668 <UART_SetConfig+0x30c>)
 80024c8:	fba2 2303 	umull	r2, r3, r2, r3
 80024cc:	095b      	lsrs	r3, r3, #5
 80024ce:	005b      	lsls	r3, r3, #1
 80024d0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80024d4:	4419      	add	r1, r3
 80024d6:	68ba      	ldr	r2, [r7, #8]
 80024d8:	4613      	mov	r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	4413      	add	r3, r2
 80024de:	009a      	lsls	r2, r3, #2
 80024e0:	441a      	add	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80024ec:	4b5e      	ldr	r3, [pc, #376]	; (8002668 <UART_SetConfig+0x30c>)
 80024ee:	fba3 0302 	umull	r0, r3, r3, r2
 80024f2:	095b      	lsrs	r3, r3, #5
 80024f4:	2064      	movs	r0, #100	; 0x64
 80024f6:	fb00 f303 	mul.w	r3, r0, r3
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	00db      	lsls	r3, r3, #3
 80024fe:	3332      	adds	r3, #50	; 0x32
 8002500:	4a59      	ldr	r2, [pc, #356]	; (8002668 <UART_SetConfig+0x30c>)
 8002502:	fba2 2303 	umull	r2, r3, r2, r3
 8002506:	095b      	lsrs	r3, r3, #5
 8002508:	f003 0207 	and.w	r2, r3, #7
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	440a      	add	r2, r1
 8002512:	609a      	str	r2, [r3, #8]
}
 8002514:	e0a1      	b.n	800265a <UART_SetConfig+0x2fe>
    if((huart->Instance == USART1))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a52      	ldr	r2, [pc, #328]	; (8002664 <UART_SetConfig+0x308>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d14e      	bne.n	80025be <UART_SetConfig+0x262>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002520:	f7ff fcd2 	bl	8001ec8 <HAL_RCC_GetPCLK2Freq>
 8002524:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002526:	68ba      	ldr	r2, [r7, #8]
 8002528:	4613      	mov	r3, r2
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	4413      	add	r3, r2
 800252e:	009a      	lsls	r2, r3, #2
 8002530:	441a      	add	r2, r3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	fbb2 f3f3 	udiv	r3, r2, r3
 800253c:	4a4a      	ldr	r2, [pc, #296]	; (8002668 <UART_SetConfig+0x30c>)
 800253e:	fba2 2303 	umull	r2, r3, r2, r3
 8002542:	095b      	lsrs	r3, r3, #5
 8002544:	0119      	lsls	r1, r3, #4
 8002546:	68ba      	ldr	r2, [r7, #8]
 8002548:	4613      	mov	r3, r2
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	4413      	add	r3, r2
 800254e:	009a      	lsls	r2, r3, #2
 8002550:	441a      	add	r2, r3
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	fbb2 f2f3 	udiv	r2, r2, r3
 800255c:	4b42      	ldr	r3, [pc, #264]	; (8002668 <UART_SetConfig+0x30c>)
 800255e:	fba3 0302 	umull	r0, r3, r3, r2
 8002562:	095b      	lsrs	r3, r3, #5
 8002564:	2064      	movs	r0, #100	; 0x64
 8002566:	fb00 f303 	mul.w	r3, r0, r3
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	011b      	lsls	r3, r3, #4
 800256e:	3332      	adds	r3, #50	; 0x32
 8002570:	4a3d      	ldr	r2, [pc, #244]	; (8002668 <UART_SetConfig+0x30c>)
 8002572:	fba2 2303 	umull	r2, r3, r2, r3
 8002576:	095b      	lsrs	r3, r3, #5
 8002578:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800257c:	4419      	add	r1, r3
 800257e:	68ba      	ldr	r2, [r7, #8]
 8002580:	4613      	mov	r3, r2
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	4413      	add	r3, r2
 8002586:	009a      	lsls	r2, r3, #2
 8002588:	441a      	add	r2, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	fbb2 f2f3 	udiv	r2, r2, r3
 8002594:	4b34      	ldr	r3, [pc, #208]	; (8002668 <UART_SetConfig+0x30c>)
 8002596:	fba3 0302 	umull	r0, r3, r3, r2
 800259a:	095b      	lsrs	r3, r3, #5
 800259c:	2064      	movs	r0, #100	; 0x64
 800259e:	fb00 f303 	mul.w	r3, r0, r3
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	011b      	lsls	r3, r3, #4
 80025a6:	3332      	adds	r3, #50	; 0x32
 80025a8:	4a2f      	ldr	r2, [pc, #188]	; (8002668 <UART_SetConfig+0x30c>)
 80025aa:	fba2 2303 	umull	r2, r3, r2, r3
 80025ae:	095b      	lsrs	r3, r3, #5
 80025b0:	f003 020f 	and.w	r2, r3, #15
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	440a      	add	r2, r1
 80025ba:	609a      	str	r2, [r3, #8]
}
 80025bc:	e04d      	b.n	800265a <UART_SetConfig+0x2fe>
      pclk = HAL_RCC_GetPCLK1Freq();
 80025be:	f7ff fc6f 	bl	8001ea0 <HAL_RCC_GetPCLK1Freq>
 80025c2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80025c4:	68ba      	ldr	r2, [r7, #8]
 80025c6:	4613      	mov	r3, r2
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	4413      	add	r3, r2
 80025cc:	009a      	lsls	r2, r3, #2
 80025ce:	441a      	add	r2, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80025da:	4a23      	ldr	r2, [pc, #140]	; (8002668 <UART_SetConfig+0x30c>)
 80025dc:	fba2 2303 	umull	r2, r3, r2, r3
 80025e0:	095b      	lsrs	r3, r3, #5
 80025e2:	0119      	lsls	r1, r3, #4
 80025e4:	68ba      	ldr	r2, [r7, #8]
 80025e6:	4613      	mov	r3, r2
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	4413      	add	r3, r2
 80025ec:	009a      	lsls	r2, r3, #2
 80025ee:	441a      	add	r2, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	fbb2 f2f3 	udiv	r2, r2, r3
 80025fa:	4b1b      	ldr	r3, [pc, #108]	; (8002668 <UART_SetConfig+0x30c>)
 80025fc:	fba3 0302 	umull	r0, r3, r3, r2
 8002600:	095b      	lsrs	r3, r3, #5
 8002602:	2064      	movs	r0, #100	; 0x64
 8002604:	fb00 f303 	mul.w	r3, r0, r3
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	011b      	lsls	r3, r3, #4
 800260c:	3332      	adds	r3, #50	; 0x32
 800260e:	4a16      	ldr	r2, [pc, #88]	; (8002668 <UART_SetConfig+0x30c>)
 8002610:	fba2 2303 	umull	r2, r3, r2, r3
 8002614:	095b      	lsrs	r3, r3, #5
 8002616:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800261a:	4419      	add	r1, r3
 800261c:	68ba      	ldr	r2, [r7, #8]
 800261e:	4613      	mov	r3, r2
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	4413      	add	r3, r2
 8002624:	009a      	lsls	r2, r3, #2
 8002626:	441a      	add	r2, r3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002632:	4b0d      	ldr	r3, [pc, #52]	; (8002668 <UART_SetConfig+0x30c>)
 8002634:	fba3 0302 	umull	r0, r3, r3, r2
 8002638:	095b      	lsrs	r3, r3, #5
 800263a:	2064      	movs	r0, #100	; 0x64
 800263c:	fb00 f303 	mul.w	r3, r0, r3
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	011b      	lsls	r3, r3, #4
 8002644:	3332      	adds	r3, #50	; 0x32
 8002646:	4a08      	ldr	r2, [pc, #32]	; (8002668 <UART_SetConfig+0x30c>)
 8002648:	fba2 2303 	umull	r2, r3, r2, r3
 800264c:	095b      	lsrs	r3, r3, #5
 800264e:	f003 020f 	and.w	r2, r3, #15
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	440a      	add	r2, r1
 8002658:	609a      	str	r2, [r3, #8]
}
 800265a:	bf00      	nop
 800265c:	3710      	adds	r7, #16
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	40013800 	.word	0x40013800
 8002668:	51eb851f 	.word	0x51eb851f

0800266c <__io_putchar>:
#endif


/* USER CODE BEGIN 0 */
PUTCHAR_PROTOTYPE
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8002674:	1d39      	adds	r1, r7, #4
 8002676:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800267a:	2201      	movs	r2, #1
 800267c:	4803      	ldr	r0, [pc, #12]	; (800268c <__io_putchar+0x20>)
 800267e:	f7ff fce4 	bl	800204a <HAL_UART_Transmit>
	return ch;
 8002682:	687b      	ldr	r3, [r7, #4]
}
 8002684:	4618      	mov	r0, r3
 8002686:	3708      	adds	r7, #8
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	200000a0 	.word	0x200000a0

08002690 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
	char ch;
	HAL_UART_Receive(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8002696:	1df9      	adds	r1, r7, #7
 8002698:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800269c:	2201      	movs	r2, #1
 800269e:	4804      	ldr	r0, [pc, #16]	; (80026b0 <__io_getchar+0x20>)
 80026a0:	f7ff fd6c 	bl	800217c <HAL_UART_Receive>

	return ch;
 80026a4:	79fb      	ldrb	r3, [r7, #7]
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3708      	adds	r7, #8
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	200000a0 	.word	0x200000a0

080026b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b08c      	sub	sp, #48	; 0x30
 80026b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */
  
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80026ba:	f7fd fd5f 	bl	800017c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80026be:	f000 f8b3 	bl	8002828 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80026c2:	f000 f9b1 	bl	8002a28 <MX_GPIO_Init>
  MX_DMA_Init();
 80026c6:	f000 f991 	bl	80029ec <MX_DMA_Init>
  MX_ADC_Init();
 80026ca:	f000 f8fd 	bl	80028c8 <MX_ADC_Init>
  MX_USART2_UART_Init();
 80026ce:	f000 f963 	bl	8002998 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  __HAL_ADC_ENABLE(&hadc);
 80026d2:	4b49      	ldr	r3, [pc, #292]	; (80027f8 <main+0x144>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	689a      	ldr	r2, [r3, #8]
 80026d8:	4b47      	ldr	r3, [pc, #284]	; (80027f8 <main+0x144>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f042 0201 	orr.w	r2, r2, #1
 80026e0:	609a      	str	r2, [r3, #8]
  HAL_ADC_Start_DMA(&hadc, adc_values, 2);
 80026e2:	1d3b      	adds	r3, r7, #4
 80026e4:	2202      	movs	r2, #2
 80026e6:	4619      	mov	r1, r3
 80026e8:	4843      	ldr	r0, [pc, #268]	; (80027f8 <main+0x144>)
 80026ea:	f7fd fefb 	bl	80004e4 <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      uint8_t *base_p = (uint8_t *)0x20000000;
 80026ee:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80026f2:	62fb      	str	r3, [r7, #44]	; 0x2c
      uint8_t *uid_p = (uint8_t *)0x1FF80050;
 80026f4:	4b41      	ldr	r3, [pc, #260]	; (80027fc <main+0x148>)
 80026f6:	61bb      	str	r3, [r7, #24]

      uint16_t *vdd_cal = (uint16_t *)0x1FF80078;
 80026f8:	4b41      	ldr	r3, [pc, #260]	; (8002800 <main+0x14c>)
 80026fa:	617b      	str	r3, [r7, #20]

      uint16_t *temp30_cal = (uint16_t *)0x1FF8007A;
 80026fc:	4b41      	ldr	r3, [pc, #260]	; (8002804 <main+0x150>)
 80026fe:	613b      	str	r3, [r7, #16]
      uint16_t *temp110_cal = (uint16_t *)0x1FF8007E;
 8002700:	4b41      	ldr	r3, [pc, #260]	; (8002808 <main+0x154>)
 8002702:	60fb      	str	r3, [r7, #12]

      if(send_en) {
 8002704:	4b41      	ldr	r3, [pc, #260]	; (800280c <main+0x158>)
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d0f0      	beq.n	80026ee <main+0x3a>
	  // Waffer number
	  printf("%#02x", (uint8_t)*uid_p); uid_p++;
 800270c:	69bb      	ldr	r3, [r7, #24]
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	4619      	mov	r1, r3
 8002712:	483f      	ldr	r0, [pc, #252]	; (8002810 <main+0x15c>)
 8002714:	f000 fc18 	bl	8002f48 <iprintf>
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	3301      	adds	r3, #1
 800271c:	61bb      	str	r3, [r7, #24]

	  // Lot number
	  for(int i = 0; i < 7; ++i)
 800271e:	2300      	movs	r3, #0
 8002720:	62bb      	str	r3, [r7, #40]	; 0x28
 8002722:	e00a      	b.n	800273a <main+0x86>
	      printf("%01X",(uint8_t)*(uid_p + i));
 8002724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002726:	69ba      	ldr	r2, [r7, #24]
 8002728:	4413      	add	r3, r2
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	4619      	mov	r1, r3
 800272e:	4839      	ldr	r0, [pc, #228]	; (8002814 <main+0x160>)
 8002730:	f000 fc0a 	bl	8002f48 <iprintf>
	  for(int i = 0; i < 7; ++i)
 8002734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002736:	3301      	adds	r3, #1
 8002738:	62bb      	str	r3, [r7, #40]	; 0x28
 800273a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800273c:	2b06      	cmp	r3, #6
 800273e:	ddf1      	ble.n	8002724 <main+0x70>

	 // Offset the memory
	 uid_p = (uint32_t *)0x1FF80064;
 8002740:	4b35      	ldr	r3, [pc, #212]	; (8002818 <main+0x164>)
 8002742:	61bb      	str	r3, [r7, #24]

	 for(int i = 0; i < 4; ++i) {
 8002744:	2300      	movs	r3, #0
 8002746:	627b      	str	r3, [r7, #36]	; 0x24
 8002748:	e00a      	b.n	8002760 <main+0xac>
	     printf("%01X", (uint8_t)*(uid_p + i)); // X/Y Coords in BCD
 800274a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800274c:	69ba      	ldr	r2, [r7, #24]
 800274e:	4413      	add	r3, r2
 8002750:	781b      	ldrb	r3, [r3, #0]
 8002752:	4619      	mov	r1, r3
 8002754:	482f      	ldr	r0, [pc, #188]	; (8002814 <main+0x160>)
 8002756:	f000 fbf7 	bl	8002f48 <iprintf>
	 for(int i = 0; i < 4; ++i) {
 800275a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800275c:	3301      	adds	r3, #1
 800275e:	627b      	str	r3, [r7, #36]	; 0x24
 8002760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002762:	2b03      	cmp	r3, #3
 8002764:	ddf1      	ble.n	800274a <main+0x96>
	 }
	 printf("\n");
 8002766:	200a      	movs	r0, #10
 8002768:	f000 fc06 	bl	8002f78 <putchar>

	 // Calibration data for later computations
	 printf("%d\n", *temp30_cal);
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	881b      	ldrh	r3, [r3, #0]
 8002770:	4619      	mov	r1, r3
 8002772:	482a      	ldr	r0, [pc, #168]	; (800281c <main+0x168>)
 8002774:	f000 fbe8 	bl	8002f48 <iprintf>
	 printf("%d\n", *temp110_cal);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	881b      	ldrh	r3, [r3, #0]
 800277c:	4619      	mov	r1, r3
 800277e:	4827      	ldr	r0, [pc, #156]	; (800281c <main+0x168>)
 8002780:	f000 fbe2 	bl	8002f48 <iprintf>
	 printf("%d\n", *vdd_cal);
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	881b      	ldrh	r3, [r3, #0]
 8002788:	4619      	mov	r1, r3
 800278a:	4824      	ldr	r0, [pc, #144]	; (800281c <main+0x168>)
 800278c:	f000 fbdc 	bl	8002f48 <iprintf>

      	 for(int e = 0; e < CHUNK_NUM; ++e) {
 8002790:	2300      	movs	r3, #0
 8002792:	623b      	str	r3, [r7, #32]
 8002794:	e029      	b.n	80027ea <main+0x136>
      	     // Memory address of the chunk
      	     printf("%p\n", (void *)base_p);
 8002796:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002798:	4821      	ldr	r0, [pc, #132]	; (8002820 <main+0x16c>)
 800279a:	f000 fbd5 	bl	8002f48 <iprintf>

      	     // Voltage value
      	     printf("%d\n", adc_values[0]);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4619      	mov	r1, r3
 80027a2:	481e      	ldr	r0, [pc, #120]	; (800281c <main+0x168>)
 80027a4:	f000 fbd0 	bl	8002f48 <iprintf>

      	     // Temperature value
      	     printf("%d\n", adc_values[1]);
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	4619      	mov	r1, r3
 80027ac:	481b      	ldr	r0, [pc, #108]	; (800281c <main+0x168>)
 80027ae:	f000 fbcb 	bl	8002f48 <iprintf>

      	     // Memory dump of the corresponding region
      	     for(int c = 0; c < CHUNK_SIZE; ++c)
 80027b2:	2300      	movs	r3, #0
 80027b4:	61fb      	str	r3, [r7, #28]
 80027b6:	e00a      	b.n	80027ce <main+0x11a>
      		 printf("%u ", *(base_p + c));
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027bc:	4413      	add	r3, r2
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	4619      	mov	r1, r3
 80027c2:	4818      	ldr	r0, [pc, #96]	; (8002824 <main+0x170>)
 80027c4:	f000 fbc0 	bl	8002f48 <iprintf>
      	     for(int c = 0; c < CHUNK_SIZE; ++c)
 80027c8:	69fb      	ldr	r3, [r7, #28]
 80027ca:	3301      	adds	r3, #1
 80027cc:	61fb      	str	r3, [r7, #28]
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027d4:	dbf0      	blt.n	80027b8 <main+0x104>
      	     printf("\n");
 80027d6:	200a      	movs	r0, #10
 80027d8:	f000 fbce 	bl	8002f78 <putchar>

      	     base_p += CHUNK_SIZE;
 80027dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027de:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80027e2:	62fb      	str	r3, [r7, #44]	; 0x2c
      	 for(int e = 0; e < CHUNK_NUM; ++e) {
 80027e4:	6a3b      	ldr	r3, [r7, #32]
 80027e6:	3301      	adds	r3, #1
 80027e8:	623b      	str	r3, [r7, #32]
 80027ea:	6a3b      	ldr	r3, [r7, #32]
 80027ec:	2b1f      	cmp	r3, #31
 80027ee:	ddd2      	ble.n	8002796 <main+0xe2>
      	  }
      	  send_en = 0;
 80027f0:	4b06      	ldr	r3, [pc, #24]	; (800280c <main+0x158>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	701a      	strb	r2, [r3, #0]
  {
 80027f6:	e77a      	b.n	80026ee <main+0x3a>
 80027f8:	20000124 	.word	0x20000124
 80027fc:	1ff80050 	.word	0x1ff80050
 8002800:	1ff80078 	.word	0x1ff80078
 8002804:	1ff8007a 	.word	0x1ff8007a
 8002808:	1ff8007e 	.word	0x1ff8007e
 800280c:	2000008c 	.word	0x2000008c
 8002810:	08003dd0 	.word	0x08003dd0
 8002814:	08003dd8 	.word	0x08003dd8
 8002818:	1ff80064 	.word	0x1ff80064
 800281c:	08003de0 	.word	0x08003de0
 8002820:	08003de4 	.word	0x08003de4
 8002824:	08003de8 	.word	0x08003de8

08002828 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b092      	sub	sp, #72	; 0x48
 800282c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800282e:	f107 0314 	add.w	r3, r7, #20
 8002832:	2234      	movs	r2, #52	; 0x34
 8002834:	2100      	movs	r1, #0
 8002836:	4618      	mov	r0, r3
 8002838:	f000 fb7e 	bl	8002f38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800283c:	463b      	mov	r3, r7
 800283e:	2200      	movs	r2, #0
 8002840:	601a      	str	r2, [r3, #0]
 8002842:	605a      	str	r2, [r3, #4]
 8002844:	609a      	str	r2, [r3, #8]
 8002846:	60da      	str	r2, [r3, #12]
 8002848:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800284a:	4b1e      	ldr	r3, [pc, #120]	; (80028c4 <SystemClock_Config+0x9c>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8002852:	4a1c      	ldr	r2, [pc, #112]	; (80028c4 <SystemClock_Config+0x9c>)
 8002854:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002858:	6013      	str	r3, [r2, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800285a:	2303      	movs	r3, #3
 800285c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800285e:	2301      	movs	r3, #1
 8002860:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002862:	2301      	movs	r3, #1
 8002864:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002866:	2310      	movs	r3, #16
 8002868:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800286a:	2302      	movs	r3, #2
 800286c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800286e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002872:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8002874:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002878:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 800287a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800287e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002880:	f107 0314 	add.w	r3, r7, #20
 8002884:	4618      	mov	r0, r3
 8002886:	f7fe fe45 	bl	8001514 <HAL_RCC_OscConfig>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8002890:	f000 f928 	bl	8002ae4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002894:	230f      	movs	r3, #15
 8002896:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002898:	2303      	movs	r3, #3
 800289a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800289c:	2300      	movs	r3, #0
 800289e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80028a0:	2300      	movs	r3, #0
 80028a2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80028a4:	2300      	movs	r3, #0
 80028a6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80028a8:	463b      	mov	r3, r7
 80028aa:	2101      	movs	r1, #1
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7ff f961 	bl	8001b74 <HAL_RCC_ClockConfig>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80028b8:	f000 f914 	bl	8002ae4 <Error_Handler>
  }
}
 80028bc:	bf00      	nop
 80028be:	3748      	adds	r7, #72	; 0x48
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	40007000 	.word	0x40007000

080028c8 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80028ce:	1d3b      	adds	r3, r7, #4
 80028d0:	2200      	movs	r2, #0
 80028d2:	601a      	str	r2, [r3, #0]
 80028d4:	605a      	str	r2, [r3, #4]
 80028d6:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 80028d8:	4b2d      	ldr	r3, [pc, #180]	; (8002990 <MX_ADC_Init+0xc8>)
 80028da:	4a2e      	ldr	r2, [pc, #184]	; (8002994 <MX_ADC_Init+0xcc>)
 80028dc:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80028de:	4b2c      	ldr	r3, [pc, #176]	; (8002990 <MX_ADC_Init+0xc8>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80028e4:	4b2a      	ldr	r3, [pc, #168]	; (8002990 <MX_ADC_Init+0xc8>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80028ea:	4b29      	ldr	r3, [pc, #164]	; (8002990 <MX_ADC_Init+0xc8>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80028f0:	4b27      	ldr	r3, [pc, #156]	; (8002990 <MX_ADC_Init+0xc8>)
 80028f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80028f6:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80028f8:	4b25      	ldr	r3, [pc, #148]	; (8002990 <MX_ADC_Init+0xc8>)
 80028fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80028fe:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8002900:	4b23      	ldr	r3, [pc, #140]	; (8002990 <MX_ADC_Init+0xc8>)
 8002902:	2200      	movs	r2, #0
 8002904:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 8002906:	4b22      	ldr	r3, [pc, #136]	; (8002990 <MX_ADC_Init+0xc8>)
 8002908:	2200      	movs	r2, #0
 800290a:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 800290c:	4b20      	ldr	r3, [pc, #128]	; (8002990 <MX_ADC_Init+0xc8>)
 800290e:	2200      	movs	r2, #0
 8002910:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = ENABLE;
 8002912:	4b1f      	ldr	r3, [pc, #124]	; (8002990 <MX_ADC_Init+0xc8>)
 8002914:	2201      	movs	r2, #1
 8002916:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 2;
 800291a:	4b1d      	ldr	r3, [pc, #116]	; (8002990 <MX_ADC_Init+0xc8>)
 800291c:	2202      	movs	r2, #2
 800291e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8002920:	4b1b      	ldr	r3, [pc, #108]	; (8002990 <MX_ADC_Init+0xc8>)
 8002922:	2200      	movs	r2, #0
 8002924:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002928:	4b19      	ldr	r3, [pc, #100]	; (8002990 <MX_ADC_Init+0xc8>)
 800292a:	2210      	movs	r2, #16
 800292c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800292e:	4b18      	ldr	r3, [pc, #96]	; (8002990 <MX_ADC_Init+0xc8>)
 8002930:	2200      	movs	r2, #0
 8002932:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = ENABLE;
 8002934:	4b16      	ldr	r3, [pc, #88]	; (8002990 <MX_ADC_Init+0xc8>)
 8002936:	2201      	movs	r2, #1
 8002938:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800293c:	4814      	ldr	r0, [pc, #80]	; (8002990 <MX_ADC_Init+0xc8>)
 800293e:	f7fd fc8b 	bl	8000258 <HAL_ADC_Init>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d001      	beq.n	800294c <MX_ADC_Init+0x84>
  {
    Error_Handler();
 8002948:	f000 f8cc 	bl	8002ae4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800294c:	2311      	movs	r3, #17
 800294e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002950:	2301      	movs	r3, #1
 8002952:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_192CYCLES;
 8002954:	2306      	movs	r3, #6
 8002956:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002958:	1d3b      	adds	r3, r7, #4
 800295a:	4619      	mov	r1, r3
 800295c:	480c      	ldr	r0, [pc, #48]	; (8002990 <MX_ADC_Init+0xc8>)
 800295e:	f7fd ff73 	bl	8000848 <HAL_ADC_ConfigChannel>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d001      	beq.n	800296c <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8002968:	f000 f8bc 	bl	8002ae4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800296c:	2310      	movs	r3, #16
 800296e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002970:	2302      	movs	r3, #2
 8002972:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002974:	1d3b      	adds	r3, r7, #4
 8002976:	4619      	mov	r1, r3
 8002978:	4805      	ldr	r0, [pc, #20]	; (8002990 <MX_ADC_Init+0xc8>)
 800297a:	f7fd ff65 	bl	8000848 <HAL_ADC_ConfigChannel>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d001      	beq.n	8002988 <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 8002984:	f000 f8ae 	bl	8002ae4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8002988:	bf00      	nop
 800298a:	3710      	adds	r7, #16
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}
 8002990:	20000124 	.word	0x20000124
 8002994:	40012400 	.word	0x40012400

08002998 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800299c:	4b10      	ldr	r3, [pc, #64]	; (80029e0 <MX_USART2_UART_Init+0x48>)
 800299e:	4a11      	ldr	r2, [pc, #68]	; (80029e4 <MX_USART2_UART_Init+0x4c>)
 80029a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 350000;
 80029a2:	4b0f      	ldr	r3, [pc, #60]	; (80029e0 <MX_USART2_UART_Init+0x48>)
 80029a4:	4a10      	ldr	r2, [pc, #64]	; (80029e8 <MX_USART2_UART_Init+0x50>)
 80029a6:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80029a8:	4b0d      	ldr	r3, [pc, #52]	; (80029e0 <MX_USART2_UART_Init+0x48>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80029ae:	4b0c      	ldr	r3, [pc, #48]	; (80029e0 <MX_USART2_UART_Init+0x48>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80029b4:	4b0a      	ldr	r3, [pc, #40]	; (80029e0 <MX_USART2_UART_Init+0x48>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80029ba:	4b09      	ldr	r3, [pc, #36]	; (80029e0 <MX_USART2_UART_Init+0x48>)
 80029bc:	220c      	movs	r2, #12
 80029be:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029c0:	4b07      	ldr	r3, [pc, #28]	; (80029e0 <MX_USART2_UART_Init+0x48>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80029c6:	4b06      	ldr	r3, [pc, #24]	; (80029e0 <MX_USART2_UART_Init+0x48>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80029cc:	4804      	ldr	r0, [pc, #16]	; (80029e0 <MX_USART2_UART_Init+0x48>)
 80029ce:	f7ff faef 	bl	8001fb0 <HAL_UART_Init>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 80029d8:	f000 f884 	bl	8002ae4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80029dc:	bf00      	nop
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	200000a0 	.word	0x200000a0
 80029e4:	40004400 	.word	0x40004400
 80029e8:	00055730 	.word	0x00055730

080029ec <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80029f2:	4b0c      	ldr	r3, [pc, #48]	; (8002a24 <MX_DMA_Init+0x38>)
 80029f4:	69db      	ldr	r3, [r3, #28]
 80029f6:	4a0b      	ldr	r2, [pc, #44]	; (8002a24 <MX_DMA_Init+0x38>)
 80029f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029fc:	61d3      	str	r3, [r2, #28]
 80029fe:	4b09      	ldr	r3, [pc, #36]	; (8002a24 <MX_DMA_Init+0x38>)
 8002a00:	69db      	ldr	r3, [r3, #28]
 8002a02:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a06:	607b      	str	r3, [r7, #4]
 8002a08:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	200b      	movs	r0, #11
 8002a10:	f7fe fa1d 	bl	8000e4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002a14:	200b      	movs	r0, #11
 8002a16:	f7fe fa36 	bl	8000e86 <HAL_NVIC_EnableIRQ>

}
 8002a1a:	bf00      	nop
 8002a1c:	3708      	adds	r7, #8
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	40023800 	.word	0x40023800

08002a28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b088      	sub	sp, #32
 8002a2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a2e:	f107 030c 	add.w	r3, r7, #12
 8002a32:	2200      	movs	r2, #0
 8002a34:	601a      	str	r2, [r3, #0]
 8002a36:	605a      	str	r2, [r3, #4]
 8002a38:	609a      	str	r2, [r3, #8]
 8002a3a:	60da      	str	r2, [r3, #12]
 8002a3c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a3e:	4b1e      	ldr	r3, [pc, #120]	; (8002ab8 <MX_GPIO_Init+0x90>)
 8002a40:	69db      	ldr	r3, [r3, #28]
 8002a42:	4a1d      	ldr	r2, [pc, #116]	; (8002ab8 <MX_GPIO_Init+0x90>)
 8002a44:	f043 0304 	orr.w	r3, r3, #4
 8002a48:	61d3      	str	r3, [r2, #28]
 8002a4a:	4b1b      	ldr	r3, [pc, #108]	; (8002ab8 <MX_GPIO_Init+0x90>)
 8002a4c:	69db      	ldr	r3, [r3, #28]
 8002a4e:	f003 0304 	and.w	r3, r3, #4
 8002a52:	60bb      	str	r3, [r7, #8]
 8002a54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a56:	4b18      	ldr	r3, [pc, #96]	; (8002ab8 <MX_GPIO_Init+0x90>)
 8002a58:	69db      	ldr	r3, [r3, #28]
 8002a5a:	4a17      	ldr	r2, [pc, #92]	; (8002ab8 <MX_GPIO_Init+0x90>)
 8002a5c:	f043 0320 	orr.w	r3, r3, #32
 8002a60:	61d3      	str	r3, [r2, #28]
 8002a62:	4b15      	ldr	r3, [pc, #84]	; (8002ab8 <MX_GPIO_Init+0x90>)
 8002a64:	69db      	ldr	r3, [r3, #28]
 8002a66:	f003 0320 	and.w	r3, r3, #32
 8002a6a:	607b      	str	r3, [r7, #4]
 8002a6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a6e:	4b12      	ldr	r3, [pc, #72]	; (8002ab8 <MX_GPIO_Init+0x90>)
 8002a70:	69db      	ldr	r3, [r3, #28]
 8002a72:	4a11      	ldr	r2, [pc, #68]	; (8002ab8 <MX_GPIO_Init+0x90>)
 8002a74:	f043 0301 	orr.w	r3, r3, #1
 8002a78:	61d3      	str	r3, [r2, #28]
 8002a7a:	4b0f      	ldr	r3, [pc, #60]	; (8002ab8 <MX_GPIO_Init+0x90>)
 8002a7c:	69db      	ldr	r3, [r3, #28]
 8002a7e:	f003 0301 	and.w	r3, r3, #1
 8002a82:	603b      	str	r3, [r7, #0]
 8002a84:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002a86:	2301      	movs	r3, #1
 8002a88:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a8a:	4b0c      	ldr	r3, [pc, #48]	; (8002abc <MX_GPIO_Init+0x94>)
 8002a8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a92:	f107 030c 	add.w	r3, r7, #12
 8002a96:	4619      	mov	r1, r3
 8002a98:	4809      	ldr	r0, [pc, #36]	; (8002ac0 <MX_GPIO_Init+0x98>)
 8002a9a:	f7fe fba5 	bl	80011e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	2100      	movs	r1, #0
 8002aa2:	2006      	movs	r0, #6
 8002aa4:	f7fe f9d3 	bl	8000e4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002aa8:	2006      	movs	r0, #6
 8002aaa:	f7fe f9ec 	bl	8000e86 <HAL_NVIC_EnableIRQ>

}
 8002aae:	bf00      	nop
 8002ab0:	3720      	adds	r7, #32
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	40023800 	.word	0x40023800
 8002abc:	10110000 	.word	0x10110000
 8002ac0:	40020000 	.word	0x40020000

08002ac4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	4603      	mov	r3, r0
 8002acc:	80fb      	strh	r3, [r7, #6]
	send_en = 1;
 8002ace:	4b04      	ldr	r3, [pc, #16]	; (8002ae0 <HAL_GPIO_EXTI_Callback+0x1c>)
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	701a      	strb	r2, [r3, #0]
}
 8002ad4:	bf00      	nop
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bc80      	pop	{r7}
 8002adc:	4770      	bx	lr
 8002ade:	bf00      	nop
 8002ae0:	2000008c 	.word	0x2000008c

08002ae4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002ae8:	bf00      	nop
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bc80      	pop	{r7}
 8002aee:	4770      	bx	lr

08002af0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b085      	sub	sp, #20
 8002af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8002af6:	4b14      	ldr	r3, [pc, #80]	; (8002b48 <HAL_MspInit+0x58>)
 8002af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afa:	4a13      	ldr	r2, [pc, #76]	; (8002b48 <HAL_MspInit+0x58>)
 8002afc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b00:	6253      	str	r3, [r2, #36]	; 0x24
 8002b02:	4b11      	ldr	r3, [pc, #68]	; (8002b48 <HAL_MspInit+0x58>)
 8002b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b06:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002b0a:	60fb      	str	r3, [r7, #12]
 8002b0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b0e:	4b0e      	ldr	r3, [pc, #56]	; (8002b48 <HAL_MspInit+0x58>)
 8002b10:	6a1b      	ldr	r3, [r3, #32]
 8002b12:	4a0d      	ldr	r2, [pc, #52]	; (8002b48 <HAL_MspInit+0x58>)
 8002b14:	f043 0301 	orr.w	r3, r3, #1
 8002b18:	6213      	str	r3, [r2, #32]
 8002b1a:	4b0b      	ldr	r3, [pc, #44]	; (8002b48 <HAL_MspInit+0x58>)
 8002b1c:	6a1b      	ldr	r3, [r3, #32]
 8002b1e:	f003 0301 	and.w	r3, r3, #1
 8002b22:	60bb      	str	r3, [r7, #8]
 8002b24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b26:	4b08      	ldr	r3, [pc, #32]	; (8002b48 <HAL_MspInit+0x58>)
 8002b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b2a:	4a07      	ldr	r2, [pc, #28]	; (8002b48 <HAL_MspInit+0x58>)
 8002b2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b30:	6253      	str	r3, [r2, #36]	; 0x24
 8002b32:	4b05      	ldr	r3, [pc, #20]	; (8002b48 <HAL_MspInit+0x58>)
 8002b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b3a:	607b      	str	r3, [r7, #4]
 8002b3c:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b3e:	bf00      	nop
 8002b40:	3714      	adds	r7, #20
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bc80      	pop	{r7}
 8002b46:	4770      	bx	lr
 8002b48:	40023800 	.word	0x40023800

08002b4c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b084      	sub	sp, #16
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a21      	ldr	r2, [pc, #132]	; (8002be0 <HAL_ADC_MspInit+0x94>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d13c      	bne.n	8002bd8 <HAL_ADC_MspInit+0x8c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b5e:	4b21      	ldr	r3, [pc, #132]	; (8002be4 <HAL_ADC_MspInit+0x98>)
 8002b60:	6a1b      	ldr	r3, [r3, #32]
 8002b62:	4a20      	ldr	r2, [pc, #128]	; (8002be4 <HAL_ADC_MspInit+0x98>)
 8002b64:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b68:	6213      	str	r3, [r2, #32]
 8002b6a:	4b1e      	ldr	r3, [pc, #120]	; (8002be4 <HAL_ADC_MspInit+0x98>)
 8002b6c:	6a1b      	ldr	r3, [r3, #32]
 8002b6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b72:	60fb      	str	r3, [r7, #12]
 8002b74:	68fb      	ldr	r3, [r7, #12]
  
    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8002b76:	4b1c      	ldr	r3, [pc, #112]	; (8002be8 <HAL_ADC_MspInit+0x9c>)
 8002b78:	4a1c      	ldr	r2, [pc, #112]	; (8002bec <HAL_ADC_MspInit+0xa0>)
 8002b7a:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b7c:	4b1a      	ldr	r3, [pc, #104]	; (8002be8 <HAL_ADC_MspInit+0x9c>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b82:	4b19      	ldr	r3, [pc, #100]	; (8002be8 <HAL_ADC_MspInit+0x9c>)
 8002b84:	2200      	movs	r2, #0
 8002b86:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8002b88:	4b17      	ldr	r3, [pc, #92]	; (8002be8 <HAL_ADC_MspInit+0x9c>)
 8002b8a:	2280      	movs	r2, #128	; 0x80
 8002b8c:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002b8e:	4b16      	ldr	r3, [pc, #88]	; (8002be8 <HAL_ADC_MspInit+0x9c>)
 8002b90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b94:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002b96:	4b14      	ldr	r3, [pc, #80]	; (8002be8 <HAL_ADC_MspInit+0x9c>)
 8002b98:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b9c:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8002b9e:	4b12      	ldr	r3, [pc, #72]	; (8002be8 <HAL_ADC_MspInit+0x9c>)
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 8002ba4:	4b10      	ldr	r3, [pc, #64]	; (8002be8 <HAL_ADC_MspInit+0x9c>)
 8002ba6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002baa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8002bac:	480e      	ldr	r0, [pc, #56]	; (8002be8 <HAL_ADC_MspInit+0x9c>)
 8002bae:	f7fe f985 	bl	8000ebc <HAL_DMA_Init>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d001      	beq.n	8002bbc <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8002bb8:	f7ff ff94 	bl	8002ae4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4a0a      	ldr	r2, [pc, #40]	; (8002be8 <HAL_ADC_MspInit+0x9c>)
 8002bc0:	645a      	str	r2, [r3, #68]	; 0x44
 8002bc2:	4a09      	ldr	r2, [pc, #36]	; (8002be8 <HAL_ADC_MspInit+0x9c>)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8002bc8:	2200      	movs	r2, #0
 8002bca:	2100      	movs	r1, #0
 8002bcc:	2012      	movs	r0, #18
 8002bce:	f7fe f93e 	bl	8000e4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8002bd2:	2012      	movs	r0, #18
 8002bd4:	f7fe f957 	bl	8000e86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002bd8:	bf00      	nop
 8002bda:	3710      	adds	r7, #16
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	40012400 	.word	0x40012400
 8002be4:	40023800 	.word	0x40023800
 8002be8:	200000e0 	.word	0x200000e0
 8002bec:	40026008 	.word	0x40026008

08002bf0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b08a      	sub	sp, #40	; 0x28
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bf8:	f107 0314 	add.w	r3, r7, #20
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	601a      	str	r2, [r3, #0]
 8002c00:	605a      	str	r2, [r3, #4]
 8002c02:	609a      	str	r2, [r3, #8]
 8002c04:	60da      	str	r2, [r3, #12]
 8002c06:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a17      	ldr	r2, [pc, #92]	; (8002c6c <HAL_UART_MspInit+0x7c>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d127      	bne.n	8002c62 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c12:	4b17      	ldr	r3, [pc, #92]	; (8002c70 <HAL_UART_MspInit+0x80>)
 8002c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c16:	4a16      	ldr	r2, [pc, #88]	; (8002c70 <HAL_UART_MspInit+0x80>)
 8002c18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c1c:	6253      	str	r3, [r2, #36]	; 0x24
 8002c1e:	4b14      	ldr	r3, [pc, #80]	; (8002c70 <HAL_UART_MspInit+0x80>)
 8002c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c26:	613b      	str	r3, [r7, #16]
 8002c28:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c2a:	4b11      	ldr	r3, [pc, #68]	; (8002c70 <HAL_UART_MspInit+0x80>)
 8002c2c:	69db      	ldr	r3, [r3, #28]
 8002c2e:	4a10      	ldr	r2, [pc, #64]	; (8002c70 <HAL_UART_MspInit+0x80>)
 8002c30:	f043 0301 	orr.w	r3, r3, #1
 8002c34:	61d3      	str	r3, [r2, #28]
 8002c36:	4b0e      	ldr	r3, [pc, #56]	; (8002c70 <HAL_UART_MspInit+0x80>)
 8002c38:	69db      	ldr	r3, [r3, #28]
 8002c3a:	f003 0301 	and.w	r3, r3, #1
 8002c3e:	60fb      	str	r3, [r7, #12]
 8002c40:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002c42:	230c      	movs	r3, #12
 8002c44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c46:	2302      	movs	r3, #2
 8002c48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002c52:	2307      	movs	r3, #7
 8002c54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c56:	f107 0314 	add.w	r3, r7, #20
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	4805      	ldr	r0, [pc, #20]	; (8002c74 <HAL_UART_MspInit+0x84>)
 8002c5e:	f7fe fac3 	bl	80011e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002c62:	bf00      	nop
 8002c64:	3728      	adds	r7, #40	; 0x28
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	40004400 	.word	0x40004400
 8002c70:	40023800 	.word	0x40023800
 8002c74:	40020000 	.word	0x40020000

08002c78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002c7c:	bf00      	nop
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bc80      	pop	{r7}
 8002c82:	4770      	bx	lr

08002c84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c84:	b480      	push	{r7}
 8002c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c88:	e7fe      	b.n	8002c88 <HardFault_Handler+0x4>

08002c8a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c8a:	b480      	push	{r7}
 8002c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c8e:	e7fe      	b.n	8002c8e <MemManage_Handler+0x4>

08002c90 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c94:	e7fe      	b.n	8002c94 <BusFault_Handler+0x4>

08002c96 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c96:	b480      	push	{r7}
 8002c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c9a:	e7fe      	b.n	8002c9a <UsageFault_Handler+0x4>

08002c9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002ca0:	bf00      	nop
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bc80      	pop	{r7}
 8002ca6:	4770      	bx	lr

08002ca8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002cac:	bf00      	nop
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bc80      	pop	{r7}
 8002cb2:	4770      	bx	lr

08002cb4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cb8:	bf00      	nop
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bc80      	pop	{r7}
 8002cbe:	4770      	bx	lr

08002cc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cc4:	f7fd faac 	bl	8000220 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cc8:	bf00      	nop
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002cd0:	2001      	movs	r0, #1
 8002cd2:	f7fe fc07 	bl	80014e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002cd6:	bf00      	nop
 8002cd8:	bd80      	pop	{r7, pc}
	...

08002cdc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8002ce0:	4802      	ldr	r0, [pc, #8]	; (8002cec <DMA1_Channel1_IRQHandler+0x10>)
 8002ce2:	f7fe f9a3 	bl	800102c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002ce6:	bf00      	nop
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	200000e0 	.word	0x200000e0

08002cf0 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8002cf4:	4802      	ldr	r0, [pc, #8]	; (8002d00 <ADC1_IRQHandler+0x10>)
 8002cf6:	f7fd fc83 	bl	8000600 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8002cfa:	bf00      	nop
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	20000124 	.word	0x20000124

08002d04 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b086      	sub	sp, #24
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d10:	2300      	movs	r3, #0
 8002d12:	617b      	str	r3, [r7, #20]
 8002d14:	e00a      	b.n	8002d2c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002d16:	f7ff fcbb 	bl	8002690 <__io_getchar>
 8002d1a:	4601      	mov	r1, r0
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	1c5a      	adds	r2, r3, #1
 8002d20:	60ba      	str	r2, [r7, #8]
 8002d22:	b2ca      	uxtb	r2, r1
 8002d24:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	3301      	adds	r3, #1
 8002d2a:	617b      	str	r3, [r7, #20]
 8002d2c:	697a      	ldr	r2, [r7, #20]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	dbf0      	blt.n	8002d16 <_read+0x12>
	}

return len;
 8002d34:	687b      	ldr	r3, [r7, #4]
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3718      	adds	r7, #24
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}

08002d3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d3e:	b580      	push	{r7, lr}
 8002d40:	b086      	sub	sp, #24
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	60f8      	str	r0, [r7, #12]
 8002d46:	60b9      	str	r1, [r7, #8]
 8002d48:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	617b      	str	r3, [r7, #20]
 8002d4e:	e009      	b.n	8002d64 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	1c5a      	adds	r2, r3, #1
 8002d54:	60ba      	str	r2, [r7, #8]
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f7ff fc87 	bl	800266c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	3301      	adds	r3, #1
 8002d62:	617b      	str	r3, [r7, #20]
 8002d64:	697a      	ldr	r2, [r7, #20]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	dbf1      	blt.n	8002d50 <_write+0x12>
	}
	return len;
 8002d6c:	687b      	ldr	r3, [r7, #4]
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3718      	adds	r7, #24
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <_close>:

int _close(int file)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b083      	sub	sp, #12
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
	return -1;
 8002d7e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bc80      	pop	{r7}
 8002d8a:	4770      	bx	lr

08002d8c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d9c:	605a      	str	r2, [r3, #4]
	return 0;
 8002d9e:	2300      	movs	r3, #0
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	370c      	adds	r7, #12
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bc80      	pop	{r7}
 8002da8:	4770      	bx	lr

08002daa <_isatty>:

int _isatty(int file)
{
 8002daa:	b480      	push	{r7}
 8002dac:	b083      	sub	sp, #12
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	6078      	str	r0, [r7, #4]
	return 1;
 8002db2:	2301      	movs	r3, #1
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bc80      	pop	{r7}
 8002dbc:	4770      	bx	lr

08002dbe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002dbe:	b480      	push	{r7}
 8002dc0:	b085      	sub	sp, #20
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	60f8      	str	r0, [r7, #12]
 8002dc6:	60b9      	str	r1, [r7, #8]
 8002dc8:	607a      	str	r2, [r7, #4]
	return 0;
 8002dca:	2300      	movs	r3, #0
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3714      	adds	r7, #20
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bc80      	pop	{r7}
 8002dd4:	4770      	bx	lr
	...

08002dd8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002de0:	4b11      	ldr	r3, [pc, #68]	; (8002e28 <_sbrk+0x50>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d102      	bne.n	8002dee <_sbrk+0x16>
		heap_end = &end;
 8002de8:	4b0f      	ldr	r3, [pc, #60]	; (8002e28 <_sbrk+0x50>)
 8002dea:	4a10      	ldr	r2, [pc, #64]	; (8002e2c <_sbrk+0x54>)
 8002dec:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002dee:	4b0e      	ldr	r3, [pc, #56]	; (8002e28 <_sbrk+0x50>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002df4:	4b0c      	ldr	r3, [pc, #48]	; (8002e28 <_sbrk+0x50>)
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	4413      	add	r3, r2
 8002dfc:	466a      	mov	r2, sp
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d907      	bls.n	8002e12 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002e02:	f000 f86f 	bl	8002ee4 <__errno>
 8002e06:	4602      	mov	r2, r0
 8002e08:	230c      	movs	r3, #12
 8002e0a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002e0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002e10:	e006      	b.n	8002e20 <_sbrk+0x48>
	}

	heap_end += incr;
 8002e12:	4b05      	ldr	r3, [pc, #20]	; (8002e28 <_sbrk+0x50>)
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4413      	add	r3, r2
 8002e1a:	4a03      	ldr	r2, [pc, #12]	; (8002e28 <_sbrk+0x50>)
 8002e1c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3710      	adds	r7, #16
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	20000090 	.word	0x20000090
 8002e2c:	20000180 	.word	0x20000180

08002e30 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8002e34:	4b15      	ldr	r3, [pc, #84]	; (8002e8c <SystemInit+0x5c>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a14      	ldr	r2, [pc, #80]	; (8002e8c <SystemInit+0x5c>)
 8002e3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e3e:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8002e40:	4b12      	ldr	r3, [pc, #72]	; (8002e8c <SystemInit+0x5c>)
 8002e42:	689a      	ldr	r2, [r3, #8]
 8002e44:	4911      	ldr	r1, [pc, #68]	; (8002e8c <SystemInit+0x5c>)
 8002e46:	4b12      	ldr	r3, [pc, #72]	; (8002e90 <SystemInit+0x60>)
 8002e48:	4013      	ands	r3, r2
 8002e4a:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8002e4c:	4b0f      	ldr	r3, [pc, #60]	; (8002e8c <SystemInit+0x5c>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a0e      	ldr	r2, [pc, #56]	; (8002e8c <SystemInit+0x5c>)
 8002e52:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8002e56:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8002e5a:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002e5c:	4b0b      	ldr	r3, [pc, #44]	; (8002e8c <SystemInit+0x5c>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a0a      	ldr	r2, [pc, #40]	; (8002e8c <SystemInit+0x5c>)
 8002e62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e66:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8002e68:	4b08      	ldr	r3, [pc, #32]	; (8002e8c <SystemInit+0x5c>)
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	4a07      	ldr	r2, [pc, #28]	; (8002e8c <SystemInit+0x5c>)
 8002e6e:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8002e72:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002e74:	4b05      	ldr	r3, [pc, #20]	; (8002e8c <SystemInit+0x5c>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002e7a:	4b06      	ldr	r3, [pc, #24]	; (8002e94 <SystemInit+0x64>)
 8002e7c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002e80:	609a      	str	r2, [r3, #8]
#endif
}
 8002e82:	bf00      	nop
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bc80      	pop	{r7}
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	40023800 	.word	0x40023800
 8002e90:	88ffc00c 	.word	0x88ffc00c
 8002e94:	e000ed00 	.word	0xe000ed00

08002e98 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002e98:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002e9a:	e003      	b.n	8002ea4 <LoopCopyDataInit>

08002e9c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002e9c:	4b0b      	ldr	r3, [pc, #44]	; (8002ecc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002e9e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002ea0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002ea2:	3104      	adds	r1, #4

08002ea4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002ea4:	480a      	ldr	r0, [pc, #40]	; (8002ed0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002ea6:	4b0b      	ldr	r3, [pc, #44]	; (8002ed4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002ea8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002eaa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002eac:	d3f6      	bcc.n	8002e9c <CopyDataInit>
  ldr r2, =_sbss
 8002eae:	4a0a      	ldr	r2, [pc, #40]	; (8002ed8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002eb0:	e002      	b.n	8002eb8 <LoopFillZerobss>

08002eb2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002eb2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002eb4:	f842 3b04 	str.w	r3, [r2], #4

08002eb8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002eb8:	4b08      	ldr	r3, [pc, #32]	; (8002edc <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002eba:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002ebc:	d3f9      	bcc.n	8002eb2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002ebe:	f7ff ffb7 	bl	8002e30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002ec2:	f000 f815 	bl	8002ef0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002ec6:	f7ff fbf5 	bl	80026b4 <main>
  bx lr
 8002eca:	4770      	bx	lr
  ldr r3, =_sidata
 8002ecc:	08003eb0 	.word	0x08003eb0
  ldr r0, =_sdata
 8002ed0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002ed4:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8002ed8:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8002edc:	2000017c 	.word	0x2000017c

08002ee0 <COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002ee0:	e7fe      	b.n	8002ee0 <COMP_IRQHandler>
	...

08002ee4 <__errno>:
 8002ee4:	4b01      	ldr	r3, [pc, #4]	; (8002eec <__errno+0x8>)
 8002ee6:	6818      	ldr	r0, [r3, #0]
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	2000000c 	.word	0x2000000c

08002ef0 <__libc_init_array>:
 8002ef0:	b570      	push	{r4, r5, r6, lr}
 8002ef2:	2500      	movs	r5, #0
 8002ef4:	4e0c      	ldr	r6, [pc, #48]	; (8002f28 <__libc_init_array+0x38>)
 8002ef6:	4c0d      	ldr	r4, [pc, #52]	; (8002f2c <__libc_init_array+0x3c>)
 8002ef8:	1ba4      	subs	r4, r4, r6
 8002efa:	10a4      	asrs	r4, r4, #2
 8002efc:	42a5      	cmp	r5, r4
 8002efe:	d109      	bne.n	8002f14 <__libc_init_array+0x24>
 8002f00:	f000 ff5a 	bl	8003db8 <_init>
 8002f04:	2500      	movs	r5, #0
 8002f06:	4e0a      	ldr	r6, [pc, #40]	; (8002f30 <__libc_init_array+0x40>)
 8002f08:	4c0a      	ldr	r4, [pc, #40]	; (8002f34 <__libc_init_array+0x44>)
 8002f0a:	1ba4      	subs	r4, r4, r6
 8002f0c:	10a4      	asrs	r4, r4, #2
 8002f0e:	42a5      	cmp	r5, r4
 8002f10:	d105      	bne.n	8002f1e <__libc_init_array+0x2e>
 8002f12:	bd70      	pop	{r4, r5, r6, pc}
 8002f14:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002f18:	4798      	blx	r3
 8002f1a:	3501      	adds	r5, #1
 8002f1c:	e7ee      	b.n	8002efc <__libc_init_array+0xc>
 8002f1e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002f22:	4798      	blx	r3
 8002f24:	3501      	adds	r5, #1
 8002f26:	e7f2      	b.n	8002f0e <__libc_init_array+0x1e>
 8002f28:	08003ea8 	.word	0x08003ea8
 8002f2c:	08003ea8 	.word	0x08003ea8
 8002f30:	08003ea8 	.word	0x08003ea8
 8002f34:	08003eac 	.word	0x08003eac

08002f38 <memset>:
 8002f38:	4603      	mov	r3, r0
 8002f3a:	4402      	add	r2, r0
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d100      	bne.n	8002f42 <memset+0xa>
 8002f40:	4770      	bx	lr
 8002f42:	f803 1b01 	strb.w	r1, [r3], #1
 8002f46:	e7f9      	b.n	8002f3c <memset+0x4>

08002f48 <iprintf>:
 8002f48:	b40f      	push	{r0, r1, r2, r3}
 8002f4a:	4b0a      	ldr	r3, [pc, #40]	; (8002f74 <iprintf+0x2c>)
 8002f4c:	b513      	push	{r0, r1, r4, lr}
 8002f4e:	681c      	ldr	r4, [r3, #0]
 8002f50:	b124      	cbz	r4, 8002f5c <iprintf+0x14>
 8002f52:	69a3      	ldr	r3, [r4, #24]
 8002f54:	b913      	cbnz	r3, 8002f5c <iprintf+0x14>
 8002f56:	4620      	mov	r0, r4
 8002f58:	f000 f862 	bl	8003020 <__sinit>
 8002f5c:	ab05      	add	r3, sp, #20
 8002f5e:	9a04      	ldr	r2, [sp, #16]
 8002f60:	68a1      	ldr	r1, [r4, #8]
 8002f62:	4620      	mov	r0, r4
 8002f64:	9301      	str	r3, [sp, #4]
 8002f66:	f000 f967 	bl	8003238 <_vfiprintf_r>
 8002f6a:	b002      	add	sp, #8
 8002f6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f70:	b004      	add	sp, #16
 8002f72:	4770      	bx	lr
 8002f74:	2000000c 	.word	0x2000000c

08002f78 <putchar>:
 8002f78:	b538      	push	{r3, r4, r5, lr}
 8002f7a:	4b08      	ldr	r3, [pc, #32]	; (8002f9c <putchar+0x24>)
 8002f7c:	4605      	mov	r5, r0
 8002f7e:	681c      	ldr	r4, [r3, #0]
 8002f80:	b124      	cbz	r4, 8002f8c <putchar+0x14>
 8002f82:	69a3      	ldr	r3, [r4, #24]
 8002f84:	b913      	cbnz	r3, 8002f8c <putchar+0x14>
 8002f86:	4620      	mov	r0, r4
 8002f88:	f000 f84a 	bl	8003020 <__sinit>
 8002f8c:	68a2      	ldr	r2, [r4, #8]
 8002f8e:	4629      	mov	r1, r5
 8002f90:	4620      	mov	r0, r4
 8002f92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002f96:	f000 bbed 	b.w	8003774 <_putc_r>
 8002f9a:	bf00      	nop
 8002f9c:	2000000c 	.word	0x2000000c

08002fa0 <std>:
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	b510      	push	{r4, lr}
 8002fa4:	4604      	mov	r4, r0
 8002fa6:	e9c0 3300 	strd	r3, r3, [r0]
 8002faa:	6083      	str	r3, [r0, #8]
 8002fac:	8181      	strh	r1, [r0, #12]
 8002fae:	6643      	str	r3, [r0, #100]	; 0x64
 8002fb0:	81c2      	strh	r2, [r0, #14]
 8002fb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002fb6:	6183      	str	r3, [r0, #24]
 8002fb8:	4619      	mov	r1, r3
 8002fba:	2208      	movs	r2, #8
 8002fbc:	305c      	adds	r0, #92	; 0x5c
 8002fbe:	f7ff ffbb 	bl	8002f38 <memset>
 8002fc2:	4b05      	ldr	r3, [pc, #20]	; (8002fd8 <std+0x38>)
 8002fc4:	6224      	str	r4, [r4, #32]
 8002fc6:	6263      	str	r3, [r4, #36]	; 0x24
 8002fc8:	4b04      	ldr	r3, [pc, #16]	; (8002fdc <std+0x3c>)
 8002fca:	62a3      	str	r3, [r4, #40]	; 0x28
 8002fcc:	4b04      	ldr	r3, [pc, #16]	; (8002fe0 <std+0x40>)
 8002fce:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002fd0:	4b04      	ldr	r3, [pc, #16]	; (8002fe4 <std+0x44>)
 8002fd2:	6323      	str	r3, [r4, #48]	; 0x30
 8002fd4:	bd10      	pop	{r4, pc}
 8002fd6:	bf00      	nop
 8002fd8:	08003801 	.word	0x08003801
 8002fdc:	08003823 	.word	0x08003823
 8002fe0:	0800385b 	.word	0x0800385b
 8002fe4:	0800387f 	.word	0x0800387f

08002fe8 <_cleanup_r>:
 8002fe8:	4901      	ldr	r1, [pc, #4]	; (8002ff0 <_cleanup_r+0x8>)
 8002fea:	f000 b885 	b.w	80030f8 <_fwalk_reent>
 8002fee:	bf00      	nop
 8002ff0:	08003b59 	.word	0x08003b59

08002ff4 <__sfmoreglue>:
 8002ff4:	b570      	push	{r4, r5, r6, lr}
 8002ff6:	2568      	movs	r5, #104	; 0x68
 8002ff8:	1e4a      	subs	r2, r1, #1
 8002ffa:	4355      	muls	r5, r2
 8002ffc:	460e      	mov	r6, r1
 8002ffe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003002:	f000 f897 	bl	8003134 <_malloc_r>
 8003006:	4604      	mov	r4, r0
 8003008:	b140      	cbz	r0, 800301c <__sfmoreglue+0x28>
 800300a:	2100      	movs	r1, #0
 800300c:	e9c0 1600 	strd	r1, r6, [r0]
 8003010:	300c      	adds	r0, #12
 8003012:	60a0      	str	r0, [r4, #8]
 8003014:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003018:	f7ff ff8e 	bl	8002f38 <memset>
 800301c:	4620      	mov	r0, r4
 800301e:	bd70      	pop	{r4, r5, r6, pc}

08003020 <__sinit>:
 8003020:	6983      	ldr	r3, [r0, #24]
 8003022:	b510      	push	{r4, lr}
 8003024:	4604      	mov	r4, r0
 8003026:	bb33      	cbnz	r3, 8003076 <__sinit+0x56>
 8003028:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800302c:	6503      	str	r3, [r0, #80]	; 0x50
 800302e:	4b12      	ldr	r3, [pc, #72]	; (8003078 <__sinit+0x58>)
 8003030:	4a12      	ldr	r2, [pc, #72]	; (800307c <__sinit+0x5c>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	6282      	str	r2, [r0, #40]	; 0x28
 8003036:	4298      	cmp	r0, r3
 8003038:	bf04      	itt	eq
 800303a:	2301      	moveq	r3, #1
 800303c:	6183      	streq	r3, [r0, #24]
 800303e:	f000 f81f 	bl	8003080 <__sfp>
 8003042:	6060      	str	r0, [r4, #4]
 8003044:	4620      	mov	r0, r4
 8003046:	f000 f81b 	bl	8003080 <__sfp>
 800304a:	60a0      	str	r0, [r4, #8]
 800304c:	4620      	mov	r0, r4
 800304e:	f000 f817 	bl	8003080 <__sfp>
 8003052:	2200      	movs	r2, #0
 8003054:	60e0      	str	r0, [r4, #12]
 8003056:	2104      	movs	r1, #4
 8003058:	6860      	ldr	r0, [r4, #4]
 800305a:	f7ff ffa1 	bl	8002fa0 <std>
 800305e:	2201      	movs	r2, #1
 8003060:	2109      	movs	r1, #9
 8003062:	68a0      	ldr	r0, [r4, #8]
 8003064:	f7ff ff9c 	bl	8002fa0 <std>
 8003068:	2202      	movs	r2, #2
 800306a:	2112      	movs	r1, #18
 800306c:	68e0      	ldr	r0, [r4, #12]
 800306e:	f7ff ff97 	bl	8002fa0 <std>
 8003072:	2301      	movs	r3, #1
 8003074:	61a3      	str	r3, [r4, #24]
 8003076:	bd10      	pop	{r4, pc}
 8003078:	08003e10 	.word	0x08003e10
 800307c:	08002fe9 	.word	0x08002fe9

08003080 <__sfp>:
 8003080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003082:	4b1b      	ldr	r3, [pc, #108]	; (80030f0 <__sfp+0x70>)
 8003084:	4607      	mov	r7, r0
 8003086:	681e      	ldr	r6, [r3, #0]
 8003088:	69b3      	ldr	r3, [r6, #24]
 800308a:	b913      	cbnz	r3, 8003092 <__sfp+0x12>
 800308c:	4630      	mov	r0, r6
 800308e:	f7ff ffc7 	bl	8003020 <__sinit>
 8003092:	3648      	adds	r6, #72	; 0x48
 8003094:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003098:	3b01      	subs	r3, #1
 800309a:	d503      	bpl.n	80030a4 <__sfp+0x24>
 800309c:	6833      	ldr	r3, [r6, #0]
 800309e:	b133      	cbz	r3, 80030ae <__sfp+0x2e>
 80030a0:	6836      	ldr	r6, [r6, #0]
 80030a2:	e7f7      	b.n	8003094 <__sfp+0x14>
 80030a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80030a8:	b16d      	cbz	r5, 80030c6 <__sfp+0x46>
 80030aa:	3468      	adds	r4, #104	; 0x68
 80030ac:	e7f4      	b.n	8003098 <__sfp+0x18>
 80030ae:	2104      	movs	r1, #4
 80030b0:	4638      	mov	r0, r7
 80030b2:	f7ff ff9f 	bl	8002ff4 <__sfmoreglue>
 80030b6:	6030      	str	r0, [r6, #0]
 80030b8:	2800      	cmp	r0, #0
 80030ba:	d1f1      	bne.n	80030a0 <__sfp+0x20>
 80030bc:	230c      	movs	r3, #12
 80030be:	4604      	mov	r4, r0
 80030c0:	603b      	str	r3, [r7, #0]
 80030c2:	4620      	mov	r0, r4
 80030c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030c6:	4b0b      	ldr	r3, [pc, #44]	; (80030f4 <__sfp+0x74>)
 80030c8:	6665      	str	r5, [r4, #100]	; 0x64
 80030ca:	e9c4 5500 	strd	r5, r5, [r4]
 80030ce:	60a5      	str	r5, [r4, #8]
 80030d0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80030d4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80030d8:	2208      	movs	r2, #8
 80030da:	4629      	mov	r1, r5
 80030dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80030e0:	f7ff ff2a 	bl	8002f38 <memset>
 80030e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80030e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80030ec:	e7e9      	b.n	80030c2 <__sfp+0x42>
 80030ee:	bf00      	nop
 80030f0:	08003e10 	.word	0x08003e10
 80030f4:	ffff0001 	.word	0xffff0001

080030f8 <_fwalk_reent>:
 80030f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030fc:	4680      	mov	r8, r0
 80030fe:	4689      	mov	r9, r1
 8003100:	2600      	movs	r6, #0
 8003102:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003106:	b914      	cbnz	r4, 800310e <_fwalk_reent+0x16>
 8003108:	4630      	mov	r0, r6
 800310a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800310e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8003112:	3f01      	subs	r7, #1
 8003114:	d501      	bpl.n	800311a <_fwalk_reent+0x22>
 8003116:	6824      	ldr	r4, [r4, #0]
 8003118:	e7f5      	b.n	8003106 <_fwalk_reent+0xe>
 800311a:	89ab      	ldrh	r3, [r5, #12]
 800311c:	2b01      	cmp	r3, #1
 800311e:	d907      	bls.n	8003130 <_fwalk_reent+0x38>
 8003120:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003124:	3301      	adds	r3, #1
 8003126:	d003      	beq.n	8003130 <_fwalk_reent+0x38>
 8003128:	4629      	mov	r1, r5
 800312a:	4640      	mov	r0, r8
 800312c:	47c8      	blx	r9
 800312e:	4306      	orrs	r6, r0
 8003130:	3568      	adds	r5, #104	; 0x68
 8003132:	e7ee      	b.n	8003112 <_fwalk_reent+0x1a>

08003134 <_malloc_r>:
 8003134:	b570      	push	{r4, r5, r6, lr}
 8003136:	1ccd      	adds	r5, r1, #3
 8003138:	f025 0503 	bic.w	r5, r5, #3
 800313c:	3508      	adds	r5, #8
 800313e:	2d0c      	cmp	r5, #12
 8003140:	bf38      	it	cc
 8003142:	250c      	movcc	r5, #12
 8003144:	2d00      	cmp	r5, #0
 8003146:	4606      	mov	r6, r0
 8003148:	db01      	blt.n	800314e <_malloc_r+0x1a>
 800314a:	42a9      	cmp	r1, r5
 800314c:	d903      	bls.n	8003156 <_malloc_r+0x22>
 800314e:	230c      	movs	r3, #12
 8003150:	6033      	str	r3, [r6, #0]
 8003152:	2000      	movs	r0, #0
 8003154:	bd70      	pop	{r4, r5, r6, pc}
 8003156:	f000 fdad 	bl	8003cb4 <__malloc_lock>
 800315a:	4a21      	ldr	r2, [pc, #132]	; (80031e0 <_malloc_r+0xac>)
 800315c:	6814      	ldr	r4, [r2, #0]
 800315e:	4621      	mov	r1, r4
 8003160:	b991      	cbnz	r1, 8003188 <_malloc_r+0x54>
 8003162:	4c20      	ldr	r4, [pc, #128]	; (80031e4 <_malloc_r+0xb0>)
 8003164:	6823      	ldr	r3, [r4, #0]
 8003166:	b91b      	cbnz	r3, 8003170 <_malloc_r+0x3c>
 8003168:	4630      	mov	r0, r6
 800316a:	f000 fb39 	bl	80037e0 <_sbrk_r>
 800316e:	6020      	str	r0, [r4, #0]
 8003170:	4629      	mov	r1, r5
 8003172:	4630      	mov	r0, r6
 8003174:	f000 fb34 	bl	80037e0 <_sbrk_r>
 8003178:	1c43      	adds	r3, r0, #1
 800317a:	d124      	bne.n	80031c6 <_malloc_r+0x92>
 800317c:	230c      	movs	r3, #12
 800317e:	4630      	mov	r0, r6
 8003180:	6033      	str	r3, [r6, #0]
 8003182:	f000 fd98 	bl	8003cb6 <__malloc_unlock>
 8003186:	e7e4      	b.n	8003152 <_malloc_r+0x1e>
 8003188:	680b      	ldr	r3, [r1, #0]
 800318a:	1b5b      	subs	r3, r3, r5
 800318c:	d418      	bmi.n	80031c0 <_malloc_r+0x8c>
 800318e:	2b0b      	cmp	r3, #11
 8003190:	d90f      	bls.n	80031b2 <_malloc_r+0x7e>
 8003192:	600b      	str	r3, [r1, #0]
 8003194:	18cc      	adds	r4, r1, r3
 8003196:	50cd      	str	r5, [r1, r3]
 8003198:	4630      	mov	r0, r6
 800319a:	f000 fd8c 	bl	8003cb6 <__malloc_unlock>
 800319e:	f104 000b 	add.w	r0, r4, #11
 80031a2:	1d23      	adds	r3, r4, #4
 80031a4:	f020 0007 	bic.w	r0, r0, #7
 80031a8:	1ac3      	subs	r3, r0, r3
 80031aa:	d0d3      	beq.n	8003154 <_malloc_r+0x20>
 80031ac:	425a      	negs	r2, r3
 80031ae:	50e2      	str	r2, [r4, r3]
 80031b0:	e7d0      	b.n	8003154 <_malloc_r+0x20>
 80031b2:	684b      	ldr	r3, [r1, #4]
 80031b4:	428c      	cmp	r4, r1
 80031b6:	bf16      	itet	ne
 80031b8:	6063      	strne	r3, [r4, #4]
 80031ba:	6013      	streq	r3, [r2, #0]
 80031bc:	460c      	movne	r4, r1
 80031be:	e7eb      	b.n	8003198 <_malloc_r+0x64>
 80031c0:	460c      	mov	r4, r1
 80031c2:	6849      	ldr	r1, [r1, #4]
 80031c4:	e7cc      	b.n	8003160 <_malloc_r+0x2c>
 80031c6:	1cc4      	adds	r4, r0, #3
 80031c8:	f024 0403 	bic.w	r4, r4, #3
 80031cc:	42a0      	cmp	r0, r4
 80031ce:	d005      	beq.n	80031dc <_malloc_r+0xa8>
 80031d0:	1a21      	subs	r1, r4, r0
 80031d2:	4630      	mov	r0, r6
 80031d4:	f000 fb04 	bl	80037e0 <_sbrk_r>
 80031d8:	3001      	adds	r0, #1
 80031da:	d0cf      	beq.n	800317c <_malloc_r+0x48>
 80031dc:	6025      	str	r5, [r4, #0]
 80031de:	e7db      	b.n	8003198 <_malloc_r+0x64>
 80031e0:	20000094 	.word	0x20000094
 80031e4:	20000098 	.word	0x20000098

080031e8 <__sfputc_r>:
 80031e8:	6893      	ldr	r3, [r2, #8]
 80031ea:	b410      	push	{r4}
 80031ec:	3b01      	subs	r3, #1
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	6093      	str	r3, [r2, #8]
 80031f2:	da07      	bge.n	8003204 <__sfputc_r+0x1c>
 80031f4:	6994      	ldr	r4, [r2, #24]
 80031f6:	42a3      	cmp	r3, r4
 80031f8:	db01      	blt.n	80031fe <__sfputc_r+0x16>
 80031fa:	290a      	cmp	r1, #10
 80031fc:	d102      	bne.n	8003204 <__sfputc_r+0x1c>
 80031fe:	bc10      	pop	{r4}
 8003200:	f000 bb42 	b.w	8003888 <__swbuf_r>
 8003204:	6813      	ldr	r3, [r2, #0]
 8003206:	1c58      	adds	r0, r3, #1
 8003208:	6010      	str	r0, [r2, #0]
 800320a:	7019      	strb	r1, [r3, #0]
 800320c:	4608      	mov	r0, r1
 800320e:	bc10      	pop	{r4}
 8003210:	4770      	bx	lr

08003212 <__sfputs_r>:
 8003212:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003214:	4606      	mov	r6, r0
 8003216:	460f      	mov	r7, r1
 8003218:	4614      	mov	r4, r2
 800321a:	18d5      	adds	r5, r2, r3
 800321c:	42ac      	cmp	r4, r5
 800321e:	d101      	bne.n	8003224 <__sfputs_r+0x12>
 8003220:	2000      	movs	r0, #0
 8003222:	e007      	b.n	8003234 <__sfputs_r+0x22>
 8003224:	463a      	mov	r2, r7
 8003226:	f814 1b01 	ldrb.w	r1, [r4], #1
 800322a:	4630      	mov	r0, r6
 800322c:	f7ff ffdc 	bl	80031e8 <__sfputc_r>
 8003230:	1c43      	adds	r3, r0, #1
 8003232:	d1f3      	bne.n	800321c <__sfputs_r+0xa>
 8003234:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003238 <_vfiprintf_r>:
 8003238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800323c:	460c      	mov	r4, r1
 800323e:	b09d      	sub	sp, #116	; 0x74
 8003240:	4617      	mov	r7, r2
 8003242:	461d      	mov	r5, r3
 8003244:	4606      	mov	r6, r0
 8003246:	b118      	cbz	r0, 8003250 <_vfiprintf_r+0x18>
 8003248:	6983      	ldr	r3, [r0, #24]
 800324a:	b90b      	cbnz	r3, 8003250 <_vfiprintf_r+0x18>
 800324c:	f7ff fee8 	bl	8003020 <__sinit>
 8003250:	4b7c      	ldr	r3, [pc, #496]	; (8003444 <_vfiprintf_r+0x20c>)
 8003252:	429c      	cmp	r4, r3
 8003254:	d158      	bne.n	8003308 <_vfiprintf_r+0xd0>
 8003256:	6874      	ldr	r4, [r6, #4]
 8003258:	89a3      	ldrh	r3, [r4, #12]
 800325a:	0718      	lsls	r0, r3, #28
 800325c:	d55e      	bpl.n	800331c <_vfiprintf_r+0xe4>
 800325e:	6923      	ldr	r3, [r4, #16]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d05b      	beq.n	800331c <_vfiprintf_r+0xe4>
 8003264:	2300      	movs	r3, #0
 8003266:	9309      	str	r3, [sp, #36]	; 0x24
 8003268:	2320      	movs	r3, #32
 800326a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800326e:	2330      	movs	r3, #48	; 0x30
 8003270:	f04f 0b01 	mov.w	fp, #1
 8003274:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003278:	9503      	str	r5, [sp, #12]
 800327a:	46b8      	mov	r8, r7
 800327c:	4645      	mov	r5, r8
 800327e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003282:	b10b      	cbz	r3, 8003288 <_vfiprintf_r+0x50>
 8003284:	2b25      	cmp	r3, #37	; 0x25
 8003286:	d154      	bne.n	8003332 <_vfiprintf_r+0xfa>
 8003288:	ebb8 0a07 	subs.w	sl, r8, r7
 800328c:	d00b      	beq.n	80032a6 <_vfiprintf_r+0x6e>
 800328e:	4653      	mov	r3, sl
 8003290:	463a      	mov	r2, r7
 8003292:	4621      	mov	r1, r4
 8003294:	4630      	mov	r0, r6
 8003296:	f7ff ffbc 	bl	8003212 <__sfputs_r>
 800329a:	3001      	adds	r0, #1
 800329c:	f000 80c2 	beq.w	8003424 <_vfiprintf_r+0x1ec>
 80032a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80032a2:	4453      	add	r3, sl
 80032a4:	9309      	str	r3, [sp, #36]	; 0x24
 80032a6:	f898 3000 	ldrb.w	r3, [r8]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	f000 80ba 	beq.w	8003424 <_vfiprintf_r+0x1ec>
 80032b0:	2300      	movs	r3, #0
 80032b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80032b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80032ba:	9304      	str	r3, [sp, #16]
 80032bc:	9307      	str	r3, [sp, #28]
 80032be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80032c2:	931a      	str	r3, [sp, #104]	; 0x68
 80032c4:	46a8      	mov	r8, r5
 80032c6:	2205      	movs	r2, #5
 80032c8:	f818 1b01 	ldrb.w	r1, [r8], #1
 80032cc:	485e      	ldr	r0, [pc, #376]	; (8003448 <_vfiprintf_r+0x210>)
 80032ce:	f000 fce3 	bl	8003c98 <memchr>
 80032d2:	9b04      	ldr	r3, [sp, #16]
 80032d4:	bb78      	cbnz	r0, 8003336 <_vfiprintf_r+0xfe>
 80032d6:	06d9      	lsls	r1, r3, #27
 80032d8:	bf44      	itt	mi
 80032da:	2220      	movmi	r2, #32
 80032dc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80032e0:	071a      	lsls	r2, r3, #28
 80032e2:	bf44      	itt	mi
 80032e4:	222b      	movmi	r2, #43	; 0x2b
 80032e6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80032ea:	782a      	ldrb	r2, [r5, #0]
 80032ec:	2a2a      	cmp	r2, #42	; 0x2a
 80032ee:	d02a      	beq.n	8003346 <_vfiprintf_r+0x10e>
 80032f0:	46a8      	mov	r8, r5
 80032f2:	2000      	movs	r0, #0
 80032f4:	250a      	movs	r5, #10
 80032f6:	9a07      	ldr	r2, [sp, #28]
 80032f8:	4641      	mov	r1, r8
 80032fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80032fe:	3b30      	subs	r3, #48	; 0x30
 8003300:	2b09      	cmp	r3, #9
 8003302:	d969      	bls.n	80033d8 <_vfiprintf_r+0x1a0>
 8003304:	b360      	cbz	r0, 8003360 <_vfiprintf_r+0x128>
 8003306:	e024      	b.n	8003352 <_vfiprintf_r+0x11a>
 8003308:	4b50      	ldr	r3, [pc, #320]	; (800344c <_vfiprintf_r+0x214>)
 800330a:	429c      	cmp	r4, r3
 800330c:	d101      	bne.n	8003312 <_vfiprintf_r+0xda>
 800330e:	68b4      	ldr	r4, [r6, #8]
 8003310:	e7a2      	b.n	8003258 <_vfiprintf_r+0x20>
 8003312:	4b4f      	ldr	r3, [pc, #316]	; (8003450 <_vfiprintf_r+0x218>)
 8003314:	429c      	cmp	r4, r3
 8003316:	bf08      	it	eq
 8003318:	68f4      	ldreq	r4, [r6, #12]
 800331a:	e79d      	b.n	8003258 <_vfiprintf_r+0x20>
 800331c:	4621      	mov	r1, r4
 800331e:	4630      	mov	r0, r6
 8003320:	f000 fb16 	bl	8003950 <__swsetup_r>
 8003324:	2800      	cmp	r0, #0
 8003326:	d09d      	beq.n	8003264 <_vfiprintf_r+0x2c>
 8003328:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800332c:	b01d      	add	sp, #116	; 0x74
 800332e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003332:	46a8      	mov	r8, r5
 8003334:	e7a2      	b.n	800327c <_vfiprintf_r+0x44>
 8003336:	4a44      	ldr	r2, [pc, #272]	; (8003448 <_vfiprintf_r+0x210>)
 8003338:	4645      	mov	r5, r8
 800333a:	1a80      	subs	r0, r0, r2
 800333c:	fa0b f000 	lsl.w	r0, fp, r0
 8003340:	4318      	orrs	r0, r3
 8003342:	9004      	str	r0, [sp, #16]
 8003344:	e7be      	b.n	80032c4 <_vfiprintf_r+0x8c>
 8003346:	9a03      	ldr	r2, [sp, #12]
 8003348:	1d11      	adds	r1, r2, #4
 800334a:	6812      	ldr	r2, [r2, #0]
 800334c:	9103      	str	r1, [sp, #12]
 800334e:	2a00      	cmp	r2, #0
 8003350:	db01      	blt.n	8003356 <_vfiprintf_r+0x11e>
 8003352:	9207      	str	r2, [sp, #28]
 8003354:	e004      	b.n	8003360 <_vfiprintf_r+0x128>
 8003356:	4252      	negs	r2, r2
 8003358:	f043 0302 	orr.w	r3, r3, #2
 800335c:	9207      	str	r2, [sp, #28]
 800335e:	9304      	str	r3, [sp, #16]
 8003360:	f898 3000 	ldrb.w	r3, [r8]
 8003364:	2b2e      	cmp	r3, #46	; 0x2e
 8003366:	d10e      	bne.n	8003386 <_vfiprintf_r+0x14e>
 8003368:	f898 3001 	ldrb.w	r3, [r8, #1]
 800336c:	2b2a      	cmp	r3, #42	; 0x2a
 800336e:	d138      	bne.n	80033e2 <_vfiprintf_r+0x1aa>
 8003370:	9b03      	ldr	r3, [sp, #12]
 8003372:	f108 0802 	add.w	r8, r8, #2
 8003376:	1d1a      	adds	r2, r3, #4
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	9203      	str	r2, [sp, #12]
 800337c:	2b00      	cmp	r3, #0
 800337e:	bfb8      	it	lt
 8003380:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8003384:	9305      	str	r3, [sp, #20]
 8003386:	4d33      	ldr	r5, [pc, #204]	; (8003454 <_vfiprintf_r+0x21c>)
 8003388:	2203      	movs	r2, #3
 800338a:	f898 1000 	ldrb.w	r1, [r8]
 800338e:	4628      	mov	r0, r5
 8003390:	f000 fc82 	bl	8003c98 <memchr>
 8003394:	b140      	cbz	r0, 80033a8 <_vfiprintf_r+0x170>
 8003396:	2340      	movs	r3, #64	; 0x40
 8003398:	1b40      	subs	r0, r0, r5
 800339a:	fa03 f000 	lsl.w	r0, r3, r0
 800339e:	9b04      	ldr	r3, [sp, #16]
 80033a0:	f108 0801 	add.w	r8, r8, #1
 80033a4:	4303      	orrs	r3, r0
 80033a6:	9304      	str	r3, [sp, #16]
 80033a8:	f898 1000 	ldrb.w	r1, [r8]
 80033ac:	2206      	movs	r2, #6
 80033ae:	482a      	ldr	r0, [pc, #168]	; (8003458 <_vfiprintf_r+0x220>)
 80033b0:	f108 0701 	add.w	r7, r8, #1
 80033b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80033b8:	f000 fc6e 	bl	8003c98 <memchr>
 80033bc:	2800      	cmp	r0, #0
 80033be:	d037      	beq.n	8003430 <_vfiprintf_r+0x1f8>
 80033c0:	4b26      	ldr	r3, [pc, #152]	; (800345c <_vfiprintf_r+0x224>)
 80033c2:	bb1b      	cbnz	r3, 800340c <_vfiprintf_r+0x1d4>
 80033c4:	9b03      	ldr	r3, [sp, #12]
 80033c6:	3307      	adds	r3, #7
 80033c8:	f023 0307 	bic.w	r3, r3, #7
 80033cc:	3308      	adds	r3, #8
 80033ce:	9303      	str	r3, [sp, #12]
 80033d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80033d2:	444b      	add	r3, r9
 80033d4:	9309      	str	r3, [sp, #36]	; 0x24
 80033d6:	e750      	b.n	800327a <_vfiprintf_r+0x42>
 80033d8:	fb05 3202 	mla	r2, r5, r2, r3
 80033dc:	2001      	movs	r0, #1
 80033de:	4688      	mov	r8, r1
 80033e0:	e78a      	b.n	80032f8 <_vfiprintf_r+0xc0>
 80033e2:	2300      	movs	r3, #0
 80033e4:	250a      	movs	r5, #10
 80033e6:	4619      	mov	r1, r3
 80033e8:	f108 0801 	add.w	r8, r8, #1
 80033ec:	9305      	str	r3, [sp, #20]
 80033ee:	4640      	mov	r0, r8
 80033f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80033f4:	3a30      	subs	r2, #48	; 0x30
 80033f6:	2a09      	cmp	r2, #9
 80033f8:	d903      	bls.n	8003402 <_vfiprintf_r+0x1ca>
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d0c3      	beq.n	8003386 <_vfiprintf_r+0x14e>
 80033fe:	9105      	str	r1, [sp, #20]
 8003400:	e7c1      	b.n	8003386 <_vfiprintf_r+0x14e>
 8003402:	fb05 2101 	mla	r1, r5, r1, r2
 8003406:	2301      	movs	r3, #1
 8003408:	4680      	mov	r8, r0
 800340a:	e7f0      	b.n	80033ee <_vfiprintf_r+0x1b6>
 800340c:	ab03      	add	r3, sp, #12
 800340e:	9300      	str	r3, [sp, #0]
 8003410:	4622      	mov	r2, r4
 8003412:	4b13      	ldr	r3, [pc, #76]	; (8003460 <_vfiprintf_r+0x228>)
 8003414:	a904      	add	r1, sp, #16
 8003416:	4630      	mov	r0, r6
 8003418:	f3af 8000 	nop.w
 800341c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8003420:	4681      	mov	r9, r0
 8003422:	d1d5      	bne.n	80033d0 <_vfiprintf_r+0x198>
 8003424:	89a3      	ldrh	r3, [r4, #12]
 8003426:	065b      	lsls	r3, r3, #25
 8003428:	f53f af7e 	bmi.w	8003328 <_vfiprintf_r+0xf0>
 800342c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800342e:	e77d      	b.n	800332c <_vfiprintf_r+0xf4>
 8003430:	ab03      	add	r3, sp, #12
 8003432:	9300      	str	r3, [sp, #0]
 8003434:	4622      	mov	r2, r4
 8003436:	4b0a      	ldr	r3, [pc, #40]	; (8003460 <_vfiprintf_r+0x228>)
 8003438:	a904      	add	r1, sp, #16
 800343a:	4630      	mov	r0, r6
 800343c:	f000 f888 	bl	8003550 <_printf_i>
 8003440:	e7ec      	b.n	800341c <_vfiprintf_r+0x1e4>
 8003442:	bf00      	nop
 8003444:	08003e34 	.word	0x08003e34
 8003448:	08003e74 	.word	0x08003e74
 800344c:	08003e54 	.word	0x08003e54
 8003450:	08003e14 	.word	0x08003e14
 8003454:	08003e7a 	.word	0x08003e7a
 8003458:	08003e7e 	.word	0x08003e7e
 800345c:	00000000 	.word	0x00000000
 8003460:	08003213 	.word	0x08003213

08003464 <_printf_common>:
 8003464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003468:	4691      	mov	r9, r2
 800346a:	461f      	mov	r7, r3
 800346c:	688a      	ldr	r2, [r1, #8]
 800346e:	690b      	ldr	r3, [r1, #16]
 8003470:	4606      	mov	r6, r0
 8003472:	4293      	cmp	r3, r2
 8003474:	bfb8      	it	lt
 8003476:	4613      	movlt	r3, r2
 8003478:	f8c9 3000 	str.w	r3, [r9]
 800347c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003480:	460c      	mov	r4, r1
 8003482:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003486:	b112      	cbz	r2, 800348e <_printf_common+0x2a>
 8003488:	3301      	adds	r3, #1
 800348a:	f8c9 3000 	str.w	r3, [r9]
 800348e:	6823      	ldr	r3, [r4, #0]
 8003490:	0699      	lsls	r1, r3, #26
 8003492:	bf42      	ittt	mi
 8003494:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003498:	3302      	addmi	r3, #2
 800349a:	f8c9 3000 	strmi.w	r3, [r9]
 800349e:	6825      	ldr	r5, [r4, #0]
 80034a0:	f015 0506 	ands.w	r5, r5, #6
 80034a4:	d107      	bne.n	80034b6 <_printf_common+0x52>
 80034a6:	f104 0a19 	add.w	sl, r4, #25
 80034aa:	68e3      	ldr	r3, [r4, #12]
 80034ac:	f8d9 2000 	ldr.w	r2, [r9]
 80034b0:	1a9b      	subs	r3, r3, r2
 80034b2:	42ab      	cmp	r3, r5
 80034b4:	dc29      	bgt.n	800350a <_printf_common+0xa6>
 80034b6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80034ba:	6822      	ldr	r2, [r4, #0]
 80034bc:	3300      	adds	r3, #0
 80034be:	bf18      	it	ne
 80034c0:	2301      	movne	r3, #1
 80034c2:	0692      	lsls	r2, r2, #26
 80034c4:	d42e      	bmi.n	8003524 <_printf_common+0xc0>
 80034c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80034ca:	4639      	mov	r1, r7
 80034cc:	4630      	mov	r0, r6
 80034ce:	47c0      	blx	r8
 80034d0:	3001      	adds	r0, #1
 80034d2:	d021      	beq.n	8003518 <_printf_common+0xb4>
 80034d4:	6823      	ldr	r3, [r4, #0]
 80034d6:	68e5      	ldr	r5, [r4, #12]
 80034d8:	f003 0306 	and.w	r3, r3, #6
 80034dc:	2b04      	cmp	r3, #4
 80034de:	bf18      	it	ne
 80034e0:	2500      	movne	r5, #0
 80034e2:	f8d9 2000 	ldr.w	r2, [r9]
 80034e6:	f04f 0900 	mov.w	r9, #0
 80034ea:	bf08      	it	eq
 80034ec:	1aad      	subeq	r5, r5, r2
 80034ee:	68a3      	ldr	r3, [r4, #8]
 80034f0:	6922      	ldr	r2, [r4, #16]
 80034f2:	bf08      	it	eq
 80034f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80034f8:	4293      	cmp	r3, r2
 80034fa:	bfc4      	itt	gt
 80034fc:	1a9b      	subgt	r3, r3, r2
 80034fe:	18ed      	addgt	r5, r5, r3
 8003500:	341a      	adds	r4, #26
 8003502:	454d      	cmp	r5, r9
 8003504:	d11a      	bne.n	800353c <_printf_common+0xd8>
 8003506:	2000      	movs	r0, #0
 8003508:	e008      	b.n	800351c <_printf_common+0xb8>
 800350a:	2301      	movs	r3, #1
 800350c:	4652      	mov	r2, sl
 800350e:	4639      	mov	r1, r7
 8003510:	4630      	mov	r0, r6
 8003512:	47c0      	blx	r8
 8003514:	3001      	adds	r0, #1
 8003516:	d103      	bne.n	8003520 <_printf_common+0xbc>
 8003518:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800351c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003520:	3501      	adds	r5, #1
 8003522:	e7c2      	b.n	80034aa <_printf_common+0x46>
 8003524:	2030      	movs	r0, #48	; 0x30
 8003526:	18e1      	adds	r1, r4, r3
 8003528:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800352c:	1c5a      	adds	r2, r3, #1
 800352e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003532:	4422      	add	r2, r4
 8003534:	3302      	adds	r3, #2
 8003536:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800353a:	e7c4      	b.n	80034c6 <_printf_common+0x62>
 800353c:	2301      	movs	r3, #1
 800353e:	4622      	mov	r2, r4
 8003540:	4639      	mov	r1, r7
 8003542:	4630      	mov	r0, r6
 8003544:	47c0      	blx	r8
 8003546:	3001      	adds	r0, #1
 8003548:	d0e6      	beq.n	8003518 <_printf_common+0xb4>
 800354a:	f109 0901 	add.w	r9, r9, #1
 800354e:	e7d8      	b.n	8003502 <_printf_common+0x9e>

08003550 <_printf_i>:
 8003550:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003554:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003558:	460c      	mov	r4, r1
 800355a:	7e09      	ldrb	r1, [r1, #24]
 800355c:	b085      	sub	sp, #20
 800355e:	296e      	cmp	r1, #110	; 0x6e
 8003560:	4617      	mov	r7, r2
 8003562:	4606      	mov	r6, r0
 8003564:	4698      	mov	r8, r3
 8003566:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003568:	f000 80b3 	beq.w	80036d2 <_printf_i+0x182>
 800356c:	d822      	bhi.n	80035b4 <_printf_i+0x64>
 800356e:	2963      	cmp	r1, #99	; 0x63
 8003570:	d036      	beq.n	80035e0 <_printf_i+0x90>
 8003572:	d80a      	bhi.n	800358a <_printf_i+0x3a>
 8003574:	2900      	cmp	r1, #0
 8003576:	f000 80b9 	beq.w	80036ec <_printf_i+0x19c>
 800357a:	2958      	cmp	r1, #88	; 0x58
 800357c:	f000 8083 	beq.w	8003686 <_printf_i+0x136>
 8003580:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003584:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003588:	e032      	b.n	80035f0 <_printf_i+0xa0>
 800358a:	2964      	cmp	r1, #100	; 0x64
 800358c:	d001      	beq.n	8003592 <_printf_i+0x42>
 800358e:	2969      	cmp	r1, #105	; 0x69
 8003590:	d1f6      	bne.n	8003580 <_printf_i+0x30>
 8003592:	6820      	ldr	r0, [r4, #0]
 8003594:	6813      	ldr	r3, [r2, #0]
 8003596:	0605      	lsls	r5, r0, #24
 8003598:	f103 0104 	add.w	r1, r3, #4
 800359c:	d52a      	bpl.n	80035f4 <_printf_i+0xa4>
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	6011      	str	r1, [r2, #0]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	da03      	bge.n	80035ae <_printf_i+0x5e>
 80035a6:	222d      	movs	r2, #45	; 0x2d
 80035a8:	425b      	negs	r3, r3
 80035aa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80035ae:	486f      	ldr	r0, [pc, #444]	; (800376c <_printf_i+0x21c>)
 80035b0:	220a      	movs	r2, #10
 80035b2:	e039      	b.n	8003628 <_printf_i+0xd8>
 80035b4:	2973      	cmp	r1, #115	; 0x73
 80035b6:	f000 809d 	beq.w	80036f4 <_printf_i+0x1a4>
 80035ba:	d808      	bhi.n	80035ce <_printf_i+0x7e>
 80035bc:	296f      	cmp	r1, #111	; 0x6f
 80035be:	d020      	beq.n	8003602 <_printf_i+0xb2>
 80035c0:	2970      	cmp	r1, #112	; 0x70
 80035c2:	d1dd      	bne.n	8003580 <_printf_i+0x30>
 80035c4:	6823      	ldr	r3, [r4, #0]
 80035c6:	f043 0320 	orr.w	r3, r3, #32
 80035ca:	6023      	str	r3, [r4, #0]
 80035cc:	e003      	b.n	80035d6 <_printf_i+0x86>
 80035ce:	2975      	cmp	r1, #117	; 0x75
 80035d0:	d017      	beq.n	8003602 <_printf_i+0xb2>
 80035d2:	2978      	cmp	r1, #120	; 0x78
 80035d4:	d1d4      	bne.n	8003580 <_printf_i+0x30>
 80035d6:	2378      	movs	r3, #120	; 0x78
 80035d8:	4865      	ldr	r0, [pc, #404]	; (8003770 <_printf_i+0x220>)
 80035da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80035de:	e055      	b.n	800368c <_printf_i+0x13c>
 80035e0:	6813      	ldr	r3, [r2, #0]
 80035e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80035e6:	1d19      	adds	r1, r3, #4
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	6011      	str	r1, [r2, #0]
 80035ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80035f0:	2301      	movs	r3, #1
 80035f2:	e08c      	b.n	800370e <_printf_i+0x1be>
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80035fa:	6011      	str	r1, [r2, #0]
 80035fc:	bf18      	it	ne
 80035fe:	b21b      	sxthne	r3, r3
 8003600:	e7cf      	b.n	80035a2 <_printf_i+0x52>
 8003602:	6813      	ldr	r3, [r2, #0]
 8003604:	6825      	ldr	r5, [r4, #0]
 8003606:	1d18      	adds	r0, r3, #4
 8003608:	6010      	str	r0, [r2, #0]
 800360a:	0628      	lsls	r0, r5, #24
 800360c:	d501      	bpl.n	8003612 <_printf_i+0xc2>
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	e002      	b.n	8003618 <_printf_i+0xc8>
 8003612:	0668      	lsls	r0, r5, #25
 8003614:	d5fb      	bpl.n	800360e <_printf_i+0xbe>
 8003616:	881b      	ldrh	r3, [r3, #0]
 8003618:	296f      	cmp	r1, #111	; 0x6f
 800361a:	bf14      	ite	ne
 800361c:	220a      	movne	r2, #10
 800361e:	2208      	moveq	r2, #8
 8003620:	4852      	ldr	r0, [pc, #328]	; (800376c <_printf_i+0x21c>)
 8003622:	2100      	movs	r1, #0
 8003624:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003628:	6865      	ldr	r5, [r4, #4]
 800362a:	2d00      	cmp	r5, #0
 800362c:	60a5      	str	r5, [r4, #8]
 800362e:	f2c0 8095 	blt.w	800375c <_printf_i+0x20c>
 8003632:	6821      	ldr	r1, [r4, #0]
 8003634:	f021 0104 	bic.w	r1, r1, #4
 8003638:	6021      	str	r1, [r4, #0]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d13d      	bne.n	80036ba <_printf_i+0x16a>
 800363e:	2d00      	cmp	r5, #0
 8003640:	f040 808e 	bne.w	8003760 <_printf_i+0x210>
 8003644:	4665      	mov	r5, ip
 8003646:	2a08      	cmp	r2, #8
 8003648:	d10b      	bne.n	8003662 <_printf_i+0x112>
 800364a:	6823      	ldr	r3, [r4, #0]
 800364c:	07db      	lsls	r3, r3, #31
 800364e:	d508      	bpl.n	8003662 <_printf_i+0x112>
 8003650:	6923      	ldr	r3, [r4, #16]
 8003652:	6862      	ldr	r2, [r4, #4]
 8003654:	429a      	cmp	r2, r3
 8003656:	bfde      	ittt	le
 8003658:	2330      	movle	r3, #48	; 0x30
 800365a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800365e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003662:	ebac 0305 	sub.w	r3, ip, r5
 8003666:	6123      	str	r3, [r4, #16]
 8003668:	f8cd 8000 	str.w	r8, [sp]
 800366c:	463b      	mov	r3, r7
 800366e:	aa03      	add	r2, sp, #12
 8003670:	4621      	mov	r1, r4
 8003672:	4630      	mov	r0, r6
 8003674:	f7ff fef6 	bl	8003464 <_printf_common>
 8003678:	3001      	adds	r0, #1
 800367a:	d14d      	bne.n	8003718 <_printf_i+0x1c8>
 800367c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003680:	b005      	add	sp, #20
 8003682:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003686:	4839      	ldr	r0, [pc, #228]	; (800376c <_printf_i+0x21c>)
 8003688:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800368c:	6813      	ldr	r3, [r2, #0]
 800368e:	6821      	ldr	r1, [r4, #0]
 8003690:	1d1d      	adds	r5, r3, #4
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	6015      	str	r5, [r2, #0]
 8003696:	060a      	lsls	r2, r1, #24
 8003698:	d50b      	bpl.n	80036b2 <_printf_i+0x162>
 800369a:	07ca      	lsls	r2, r1, #31
 800369c:	bf44      	itt	mi
 800369e:	f041 0120 	orrmi.w	r1, r1, #32
 80036a2:	6021      	strmi	r1, [r4, #0]
 80036a4:	b91b      	cbnz	r3, 80036ae <_printf_i+0x15e>
 80036a6:	6822      	ldr	r2, [r4, #0]
 80036a8:	f022 0220 	bic.w	r2, r2, #32
 80036ac:	6022      	str	r2, [r4, #0]
 80036ae:	2210      	movs	r2, #16
 80036b0:	e7b7      	b.n	8003622 <_printf_i+0xd2>
 80036b2:	064d      	lsls	r5, r1, #25
 80036b4:	bf48      	it	mi
 80036b6:	b29b      	uxthmi	r3, r3
 80036b8:	e7ef      	b.n	800369a <_printf_i+0x14a>
 80036ba:	4665      	mov	r5, ip
 80036bc:	fbb3 f1f2 	udiv	r1, r3, r2
 80036c0:	fb02 3311 	mls	r3, r2, r1, r3
 80036c4:	5cc3      	ldrb	r3, [r0, r3]
 80036c6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80036ca:	460b      	mov	r3, r1
 80036cc:	2900      	cmp	r1, #0
 80036ce:	d1f5      	bne.n	80036bc <_printf_i+0x16c>
 80036d0:	e7b9      	b.n	8003646 <_printf_i+0xf6>
 80036d2:	6813      	ldr	r3, [r2, #0]
 80036d4:	6825      	ldr	r5, [r4, #0]
 80036d6:	1d18      	adds	r0, r3, #4
 80036d8:	6961      	ldr	r1, [r4, #20]
 80036da:	6010      	str	r0, [r2, #0]
 80036dc:	0628      	lsls	r0, r5, #24
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	d501      	bpl.n	80036e6 <_printf_i+0x196>
 80036e2:	6019      	str	r1, [r3, #0]
 80036e4:	e002      	b.n	80036ec <_printf_i+0x19c>
 80036e6:	066a      	lsls	r2, r5, #25
 80036e8:	d5fb      	bpl.n	80036e2 <_printf_i+0x192>
 80036ea:	8019      	strh	r1, [r3, #0]
 80036ec:	2300      	movs	r3, #0
 80036ee:	4665      	mov	r5, ip
 80036f0:	6123      	str	r3, [r4, #16]
 80036f2:	e7b9      	b.n	8003668 <_printf_i+0x118>
 80036f4:	6813      	ldr	r3, [r2, #0]
 80036f6:	1d19      	adds	r1, r3, #4
 80036f8:	6011      	str	r1, [r2, #0]
 80036fa:	681d      	ldr	r5, [r3, #0]
 80036fc:	6862      	ldr	r2, [r4, #4]
 80036fe:	2100      	movs	r1, #0
 8003700:	4628      	mov	r0, r5
 8003702:	f000 fac9 	bl	8003c98 <memchr>
 8003706:	b108      	cbz	r0, 800370c <_printf_i+0x1bc>
 8003708:	1b40      	subs	r0, r0, r5
 800370a:	6060      	str	r0, [r4, #4]
 800370c:	6863      	ldr	r3, [r4, #4]
 800370e:	6123      	str	r3, [r4, #16]
 8003710:	2300      	movs	r3, #0
 8003712:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003716:	e7a7      	b.n	8003668 <_printf_i+0x118>
 8003718:	6923      	ldr	r3, [r4, #16]
 800371a:	462a      	mov	r2, r5
 800371c:	4639      	mov	r1, r7
 800371e:	4630      	mov	r0, r6
 8003720:	47c0      	blx	r8
 8003722:	3001      	adds	r0, #1
 8003724:	d0aa      	beq.n	800367c <_printf_i+0x12c>
 8003726:	6823      	ldr	r3, [r4, #0]
 8003728:	079b      	lsls	r3, r3, #30
 800372a:	d413      	bmi.n	8003754 <_printf_i+0x204>
 800372c:	68e0      	ldr	r0, [r4, #12]
 800372e:	9b03      	ldr	r3, [sp, #12]
 8003730:	4298      	cmp	r0, r3
 8003732:	bfb8      	it	lt
 8003734:	4618      	movlt	r0, r3
 8003736:	e7a3      	b.n	8003680 <_printf_i+0x130>
 8003738:	2301      	movs	r3, #1
 800373a:	464a      	mov	r2, r9
 800373c:	4639      	mov	r1, r7
 800373e:	4630      	mov	r0, r6
 8003740:	47c0      	blx	r8
 8003742:	3001      	adds	r0, #1
 8003744:	d09a      	beq.n	800367c <_printf_i+0x12c>
 8003746:	3501      	adds	r5, #1
 8003748:	68e3      	ldr	r3, [r4, #12]
 800374a:	9a03      	ldr	r2, [sp, #12]
 800374c:	1a9b      	subs	r3, r3, r2
 800374e:	42ab      	cmp	r3, r5
 8003750:	dcf2      	bgt.n	8003738 <_printf_i+0x1e8>
 8003752:	e7eb      	b.n	800372c <_printf_i+0x1dc>
 8003754:	2500      	movs	r5, #0
 8003756:	f104 0919 	add.w	r9, r4, #25
 800375a:	e7f5      	b.n	8003748 <_printf_i+0x1f8>
 800375c:	2b00      	cmp	r3, #0
 800375e:	d1ac      	bne.n	80036ba <_printf_i+0x16a>
 8003760:	7803      	ldrb	r3, [r0, #0]
 8003762:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003766:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800376a:	e76c      	b.n	8003646 <_printf_i+0xf6>
 800376c:	08003e85 	.word	0x08003e85
 8003770:	08003e96 	.word	0x08003e96

08003774 <_putc_r>:
 8003774:	b570      	push	{r4, r5, r6, lr}
 8003776:	460d      	mov	r5, r1
 8003778:	4614      	mov	r4, r2
 800377a:	4606      	mov	r6, r0
 800377c:	b118      	cbz	r0, 8003786 <_putc_r+0x12>
 800377e:	6983      	ldr	r3, [r0, #24]
 8003780:	b90b      	cbnz	r3, 8003786 <_putc_r+0x12>
 8003782:	f7ff fc4d 	bl	8003020 <__sinit>
 8003786:	4b13      	ldr	r3, [pc, #76]	; (80037d4 <_putc_r+0x60>)
 8003788:	429c      	cmp	r4, r3
 800378a:	d112      	bne.n	80037b2 <_putc_r+0x3e>
 800378c:	6874      	ldr	r4, [r6, #4]
 800378e:	68a3      	ldr	r3, [r4, #8]
 8003790:	3b01      	subs	r3, #1
 8003792:	2b00      	cmp	r3, #0
 8003794:	60a3      	str	r3, [r4, #8]
 8003796:	da16      	bge.n	80037c6 <_putc_r+0x52>
 8003798:	69a2      	ldr	r2, [r4, #24]
 800379a:	4293      	cmp	r3, r2
 800379c:	db02      	blt.n	80037a4 <_putc_r+0x30>
 800379e:	b2eb      	uxtb	r3, r5
 80037a0:	2b0a      	cmp	r3, #10
 80037a2:	d110      	bne.n	80037c6 <_putc_r+0x52>
 80037a4:	4622      	mov	r2, r4
 80037a6:	4629      	mov	r1, r5
 80037a8:	4630      	mov	r0, r6
 80037aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80037ae:	f000 b86b 	b.w	8003888 <__swbuf_r>
 80037b2:	4b09      	ldr	r3, [pc, #36]	; (80037d8 <_putc_r+0x64>)
 80037b4:	429c      	cmp	r4, r3
 80037b6:	d101      	bne.n	80037bc <_putc_r+0x48>
 80037b8:	68b4      	ldr	r4, [r6, #8]
 80037ba:	e7e8      	b.n	800378e <_putc_r+0x1a>
 80037bc:	4b07      	ldr	r3, [pc, #28]	; (80037dc <_putc_r+0x68>)
 80037be:	429c      	cmp	r4, r3
 80037c0:	bf08      	it	eq
 80037c2:	68f4      	ldreq	r4, [r6, #12]
 80037c4:	e7e3      	b.n	800378e <_putc_r+0x1a>
 80037c6:	6823      	ldr	r3, [r4, #0]
 80037c8:	b2e8      	uxtb	r0, r5
 80037ca:	1c5a      	adds	r2, r3, #1
 80037cc:	6022      	str	r2, [r4, #0]
 80037ce:	701d      	strb	r5, [r3, #0]
 80037d0:	bd70      	pop	{r4, r5, r6, pc}
 80037d2:	bf00      	nop
 80037d4:	08003e34 	.word	0x08003e34
 80037d8:	08003e54 	.word	0x08003e54
 80037dc:	08003e14 	.word	0x08003e14

080037e0 <_sbrk_r>:
 80037e0:	b538      	push	{r3, r4, r5, lr}
 80037e2:	2300      	movs	r3, #0
 80037e4:	4c05      	ldr	r4, [pc, #20]	; (80037fc <_sbrk_r+0x1c>)
 80037e6:	4605      	mov	r5, r0
 80037e8:	4608      	mov	r0, r1
 80037ea:	6023      	str	r3, [r4, #0]
 80037ec:	f7ff faf4 	bl	8002dd8 <_sbrk>
 80037f0:	1c43      	adds	r3, r0, #1
 80037f2:	d102      	bne.n	80037fa <_sbrk_r+0x1a>
 80037f4:	6823      	ldr	r3, [r4, #0]
 80037f6:	b103      	cbz	r3, 80037fa <_sbrk_r+0x1a>
 80037f8:	602b      	str	r3, [r5, #0]
 80037fa:	bd38      	pop	{r3, r4, r5, pc}
 80037fc:	20000178 	.word	0x20000178

08003800 <__sread>:
 8003800:	b510      	push	{r4, lr}
 8003802:	460c      	mov	r4, r1
 8003804:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003808:	f000 faa2 	bl	8003d50 <_read_r>
 800380c:	2800      	cmp	r0, #0
 800380e:	bfab      	itete	ge
 8003810:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003812:	89a3      	ldrhlt	r3, [r4, #12]
 8003814:	181b      	addge	r3, r3, r0
 8003816:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800381a:	bfac      	ite	ge
 800381c:	6563      	strge	r3, [r4, #84]	; 0x54
 800381e:	81a3      	strhlt	r3, [r4, #12]
 8003820:	bd10      	pop	{r4, pc}

08003822 <__swrite>:
 8003822:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003826:	461f      	mov	r7, r3
 8003828:	898b      	ldrh	r3, [r1, #12]
 800382a:	4605      	mov	r5, r0
 800382c:	05db      	lsls	r3, r3, #23
 800382e:	460c      	mov	r4, r1
 8003830:	4616      	mov	r6, r2
 8003832:	d505      	bpl.n	8003840 <__swrite+0x1e>
 8003834:	2302      	movs	r3, #2
 8003836:	2200      	movs	r2, #0
 8003838:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800383c:	f000 f9b6 	bl	8003bac <_lseek_r>
 8003840:	89a3      	ldrh	r3, [r4, #12]
 8003842:	4632      	mov	r2, r6
 8003844:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003848:	81a3      	strh	r3, [r4, #12]
 800384a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800384e:	463b      	mov	r3, r7
 8003850:	4628      	mov	r0, r5
 8003852:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003856:	f000 b869 	b.w	800392c <_write_r>

0800385a <__sseek>:
 800385a:	b510      	push	{r4, lr}
 800385c:	460c      	mov	r4, r1
 800385e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003862:	f000 f9a3 	bl	8003bac <_lseek_r>
 8003866:	1c43      	adds	r3, r0, #1
 8003868:	89a3      	ldrh	r3, [r4, #12]
 800386a:	bf15      	itete	ne
 800386c:	6560      	strne	r0, [r4, #84]	; 0x54
 800386e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003872:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003876:	81a3      	strheq	r3, [r4, #12]
 8003878:	bf18      	it	ne
 800387a:	81a3      	strhne	r3, [r4, #12]
 800387c:	bd10      	pop	{r4, pc}

0800387e <__sclose>:
 800387e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003882:	f000 b8d3 	b.w	8003a2c <_close_r>
	...

08003888 <__swbuf_r>:
 8003888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800388a:	460e      	mov	r6, r1
 800388c:	4614      	mov	r4, r2
 800388e:	4605      	mov	r5, r0
 8003890:	b118      	cbz	r0, 800389a <__swbuf_r+0x12>
 8003892:	6983      	ldr	r3, [r0, #24]
 8003894:	b90b      	cbnz	r3, 800389a <__swbuf_r+0x12>
 8003896:	f7ff fbc3 	bl	8003020 <__sinit>
 800389a:	4b21      	ldr	r3, [pc, #132]	; (8003920 <__swbuf_r+0x98>)
 800389c:	429c      	cmp	r4, r3
 800389e:	d12a      	bne.n	80038f6 <__swbuf_r+0x6e>
 80038a0:	686c      	ldr	r4, [r5, #4]
 80038a2:	69a3      	ldr	r3, [r4, #24]
 80038a4:	60a3      	str	r3, [r4, #8]
 80038a6:	89a3      	ldrh	r3, [r4, #12]
 80038a8:	071a      	lsls	r2, r3, #28
 80038aa:	d52e      	bpl.n	800390a <__swbuf_r+0x82>
 80038ac:	6923      	ldr	r3, [r4, #16]
 80038ae:	b363      	cbz	r3, 800390a <__swbuf_r+0x82>
 80038b0:	6923      	ldr	r3, [r4, #16]
 80038b2:	6820      	ldr	r0, [r4, #0]
 80038b4:	b2f6      	uxtb	r6, r6
 80038b6:	1ac0      	subs	r0, r0, r3
 80038b8:	6963      	ldr	r3, [r4, #20]
 80038ba:	4637      	mov	r7, r6
 80038bc:	4283      	cmp	r3, r0
 80038be:	dc04      	bgt.n	80038ca <__swbuf_r+0x42>
 80038c0:	4621      	mov	r1, r4
 80038c2:	4628      	mov	r0, r5
 80038c4:	f000 f948 	bl	8003b58 <_fflush_r>
 80038c8:	bb28      	cbnz	r0, 8003916 <__swbuf_r+0x8e>
 80038ca:	68a3      	ldr	r3, [r4, #8]
 80038cc:	3001      	adds	r0, #1
 80038ce:	3b01      	subs	r3, #1
 80038d0:	60a3      	str	r3, [r4, #8]
 80038d2:	6823      	ldr	r3, [r4, #0]
 80038d4:	1c5a      	adds	r2, r3, #1
 80038d6:	6022      	str	r2, [r4, #0]
 80038d8:	701e      	strb	r6, [r3, #0]
 80038da:	6963      	ldr	r3, [r4, #20]
 80038dc:	4283      	cmp	r3, r0
 80038de:	d004      	beq.n	80038ea <__swbuf_r+0x62>
 80038e0:	89a3      	ldrh	r3, [r4, #12]
 80038e2:	07db      	lsls	r3, r3, #31
 80038e4:	d519      	bpl.n	800391a <__swbuf_r+0x92>
 80038e6:	2e0a      	cmp	r6, #10
 80038e8:	d117      	bne.n	800391a <__swbuf_r+0x92>
 80038ea:	4621      	mov	r1, r4
 80038ec:	4628      	mov	r0, r5
 80038ee:	f000 f933 	bl	8003b58 <_fflush_r>
 80038f2:	b190      	cbz	r0, 800391a <__swbuf_r+0x92>
 80038f4:	e00f      	b.n	8003916 <__swbuf_r+0x8e>
 80038f6:	4b0b      	ldr	r3, [pc, #44]	; (8003924 <__swbuf_r+0x9c>)
 80038f8:	429c      	cmp	r4, r3
 80038fa:	d101      	bne.n	8003900 <__swbuf_r+0x78>
 80038fc:	68ac      	ldr	r4, [r5, #8]
 80038fe:	e7d0      	b.n	80038a2 <__swbuf_r+0x1a>
 8003900:	4b09      	ldr	r3, [pc, #36]	; (8003928 <__swbuf_r+0xa0>)
 8003902:	429c      	cmp	r4, r3
 8003904:	bf08      	it	eq
 8003906:	68ec      	ldreq	r4, [r5, #12]
 8003908:	e7cb      	b.n	80038a2 <__swbuf_r+0x1a>
 800390a:	4621      	mov	r1, r4
 800390c:	4628      	mov	r0, r5
 800390e:	f000 f81f 	bl	8003950 <__swsetup_r>
 8003912:	2800      	cmp	r0, #0
 8003914:	d0cc      	beq.n	80038b0 <__swbuf_r+0x28>
 8003916:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800391a:	4638      	mov	r0, r7
 800391c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800391e:	bf00      	nop
 8003920:	08003e34 	.word	0x08003e34
 8003924:	08003e54 	.word	0x08003e54
 8003928:	08003e14 	.word	0x08003e14

0800392c <_write_r>:
 800392c:	b538      	push	{r3, r4, r5, lr}
 800392e:	4605      	mov	r5, r0
 8003930:	4608      	mov	r0, r1
 8003932:	4611      	mov	r1, r2
 8003934:	2200      	movs	r2, #0
 8003936:	4c05      	ldr	r4, [pc, #20]	; (800394c <_write_r+0x20>)
 8003938:	6022      	str	r2, [r4, #0]
 800393a:	461a      	mov	r2, r3
 800393c:	f7ff f9ff 	bl	8002d3e <_write>
 8003940:	1c43      	adds	r3, r0, #1
 8003942:	d102      	bne.n	800394a <_write_r+0x1e>
 8003944:	6823      	ldr	r3, [r4, #0]
 8003946:	b103      	cbz	r3, 800394a <_write_r+0x1e>
 8003948:	602b      	str	r3, [r5, #0]
 800394a:	bd38      	pop	{r3, r4, r5, pc}
 800394c:	20000178 	.word	0x20000178

08003950 <__swsetup_r>:
 8003950:	4b32      	ldr	r3, [pc, #200]	; (8003a1c <__swsetup_r+0xcc>)
 8003952:	b570      	push	{r4, r5, r6, lr}
 8003954:	681d      	ldr	r5, [r3, #0]
 8003956:	4606      	mov	r6, r0
 8003958:	460c      	mov	r4, r1
 800395a:	b125      	cbz	r5, 8003966 <__swsetup_r+0x16>
 800395c:	69ab      	ldr	r3, [r5, #24]
 800395e:	b913      	cbnz	r3, 8003966 <__swsetup_r+0x16>
 8003960:	4628      	mov	r0, r5
 8003962:	f7ff fb5d 	bl	8003020 <__sinit>
 8003966:	4b2e      	ldr	r3, [pc, #184]	; (8003a20 <__swsetup_r+0xd0>)
 8003968:	429c      	cmp	r4, r3
 800396a:	d10f      	bne.n	800398c <__swsetup_r+0x3c>
 800396c:	686c      	ldr	r4, [r5, #4]
 800396e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003972:	b29a      	uxth	r2, r3
 8003974:	0715      	lsls	r5, r2, #28
 8003976:	d42c      	bmi.n	80039d2 <__swsetup_r+0x82>
 8003978:	06d0      	lsls	r0, r2, #27
 800397a:	d411      	bmi.n	80039a0 <__swsetup_r+0x50>
 800397c:	2209      	movs	r2, #9
 800397e:	6032      	str	r2, [r6, #0]
 8003980:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003984:	81a3      	strh	r3, [r4, #12]
 8003986:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800398a:	e03e      	b.n	8003a0a <__swsetup_r+0xba>
 800398c:	4b25      	ldr	r3, [pc, #148]	; (8003a24 <__swsetup_r+0xd4>)
 800398e:	429c      	cmp	r4, r3
 8003990:	d101      	bne.n	8003996 <__swsetup_r+0x46>
 8003992:	68ac      	ldr	r4, [r5, #8]
 8003994:	e7eb      	b.n	800396e <__swsetup_r+0x1e>
 8003996:	4b24      	ldr	r3, [pc, #144]	; (8003a28 <__swsetup_r+0xd8>)
 8003998:	429c      	cmp	r4, r3
 800399a:	bf08      	it	eq
 800399c:	68ec      	ldreq	r4, [r5, #12]
 800399e:	e7e6      	b.n	800396e <__swsetup_r+0x1e>
 80039a0:	0751      	lsls	r1, r2, #29
 80039a2:	d512      	bpl.n	80039ca <__swsetup_r+0x7a>
 80039a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80039a6:	b141      	cbz	r1, 80039ba <__swsetup_r+0x6a>
 80039a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80039ac:	4299      	cmp	r1, r3
 80039ae:	d002      	beq.n	80039b6 <__swsetup_r+0x66>
 80039b0:	4630      	mov	r0, r6
 80039b2:	f000 f981 	bl	8003cb8 <_free_r>
 80039b6:	2300      	movs	r3, #0
 80039b8:	6363      	str	r3, [r4, #52]	; 0x34
 80039ba:	89a3      	ldrh	r3, [r4, #12]
 80039bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80039c0:	81a3      	strh	r3, [r4, #12]
 80039c2:	2300      	movs	r3, #0
 80039c4:	6063      	str	r3, [r4, #4]
 80039c6:	6923      	ldr	r3, [r4, #16]
 80039c8:	6023      	str	r3, [r4, #0]
 80039ca:	89a3      	ldrh	r3, [r4, #12]
 80039cc:	f043 0308 	orr.w	r3, r3, #8
 80039d0:	81a3      	strh	r3, [r4, #12]
 80039d2:	6923      	ldr	r3, [r4, #16]
 80039d4:	b94b      	cbnz	r3, 80039ea <__swsetup_r+0x9a>
 80039d6:	89a3      	ldrh	r3, [r4, #12]
 80039d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80039dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039e0:	d003      	beq.n	80039ea <__swsetup_r+0x9a>
 80039e2:	4621      	mov	r1, r4
 80039e4:	4630      	mov	r0, r6
 80039e6:	f000 f917 	bl	8003c18 <__smakebuf_r>
 80039ea:	89a2      	ldrh	r2, [r4, #12]
 80039ec:	f012 0301 	ands.w	r3, r2, #1
 80039f0:	d00c      	beq.n	8003a0c <__swsetup_r+0xbc>
 80039f2:	2300      	movs	r3, #0
 80039f4:	60a3      	str	r3, [r4, #8]
 80039f6:	6963      	ldr	r3, [r4, #20]
 80039f8:	425b      	negs	r3, r3
 80039fa:	61a3      	str	r3, [r4, #24]
 80039fc:	6923      	ldr	r3, [r4, #16]
 80039fe:	b953      	cbnz	r3, 8003a16 <__swsetup_r+0xc6>
 8003a00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a04:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003a08:	d1ba      	bne.n	8003980 <__swsetup_r+0x30>
 8003a0a:	bd70      	pop	{r4, r5, r6, pc}
 8003a0c:	0792      	lsls	r2, r2, #30
 8003a0e:	bf58      	it	pl
 8003a10:	6963      	ldrpl	r3, [r4, #20]
 8003a12:	60a3      	str	r3, [r4, #8]
 8003a14:	e7f2      	b.n	80039fc <__swsetup_r+0xac>
 8003a16:	2000      	movs	r0, #0
 8003a18:	e7f7      	b.n	8003a0a <__swsetup_r+0xba>
 8003a1a:	bf00      	nop
 8003a1c:	2000000c 	.word	0x2000000c
 8003a20:	08003e34 	.word	0x08003e34
 8003a24:	08003e54 	.word	0x08003e54
 8003a28:	08003e14 	.word	0x08003e14

08003a2c <_close_r>:
 8003a2c:	b538      	push	{r3, r4, r5, lr}
 8003a2e:	2300      	movs	r3, #0
 8003a30:	4c05      	ldr	r4, [pc, #20]	; (8003a48 <_close_r+0x1c>)
 8003a32:	4605      	mov	r5, r0
 8003a34:	4608      	mov	r0, r1
 8003a36:	6023      	str	r3, [r4, #0]
 8003a38:	f7ff f99d 	bl	8002d76 <_close>
 8003a3c:	1c43      	adds	r3, r0, #1
 8003a3e:	d102      	bne.n	8003a46 <_close_r+0x1a>
 8003a40:	6823      	ldr	r3, [r4, #0]
 8003a42:	b103      	cbz	r3, 8003a46 <_close_r+0x1a>
 8003a44:	602b      	str	r3, [r5, #0]
 8003a46:	bd38      	pop	{r3, r4, r5, pc}
 8003a48:	20000178 	.word	0x20000178

08003a4c <__sflush_r>:
 8003a4c:	898a      	ldrh	r2, [r1, #12]
 8003a4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a52:	4605      	mov	r5, r0
 8003a54:	0710      	lsls	r0, r2, #28
 8003a56:	460c      	mov	r4, r1
 8003a58:	d458      	bmi.n	8003b0c <__sflush_r+0xc0>
 8003a5a:	684b      	ldr	r3, [r1, #4]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	dc05      	bgt.n	8003a6c <__sflush_r+0x20>
 8003a60:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	dc02      	bgt.n	8003a6c <__sflush_r+0x20>
 8003a66:	2000      	movs	r0, #0
 8003a68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003a6e:	2e00      	cmp	r6, #0
 8003a70:	d0f9      	beq.n	8003a66 <__sflush_r+0x1a>
 8003a72:	2300      	movs	r3, #0
 8003a74:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003a78:	682f      	ldr	r7, [r5, #0]
 8003a7a:	6a21      	ldr	r1, [r4, #32]
 8003a7c:	602b      	str	r3, [r5, #0]
 8003a7e:	d032      	beq.n	8003ae6 <__sflush_r+0x9a>
 8003a80:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003a82:	89a3      	ldrh	r3, [r4, #12]
 8003a84:	075a      	lsls	r2, r3, #29
 8003a86:	d505      	bpl.n	8003a94 <__sflush_r+0x48>
 8003a88:	6863      	ldr	r3, [r4, #4]
 8003a8a:	1ac0      	subs	r0, r0, r3
 8003a8c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003a8e:	b10b      	cbz	r3, 8003a94 <__sflush_r+0x48>
 8003a90:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003a92:	1ac0      	subs	r0, r0, r3
 8003a94:	2300      	movs	r3, #0
 8003a96:	4602      	mov	r2, r0
 8003a98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003a9a:	6a21      	ldr	r1, [r4, #32]
 8003a9c:	4628      	mov	r0, r5
 8003a9e:	47b0      	blx	r6
 8003aa0:	1c43      	adds	r3, r0, #1
 8003aa2:	89a3      	ldrh	r3, [r4, #12]
 8003aa4:	d106      	bne.n	8003ab4 <__sflush_r+0x68>
 8003aa6:	6829      	ldr	r1, [r5, #0]
 8003aa8:	291d      	cmp	r1, #29
 8003aaa:	d848      	bhi.n	8003b3e <__sflush_r+0xf2>
 8003aac:	4a29      	ldr	r2, [pc, #164]	; (8003b54 <__sflush_r+0x108>)
 8003aae:	40ca      	lsrs	r2, r1
 8003ab0:	07d6      	lsls	r6, r2, #31
 8003ab2:	d544      	bpl.n	8003b3e <__sflush_r+0xf2>
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	6062      	str	r2, [r4, #4]
 8003ab8:	6922      	ldr	r2, [r4, #16]
 8003aba:	04d9      	lsls	r1, r3, #19
 8003abc:	6022      	str	r2, [r4, #0]
 8003abe:	d504      	bpl.n	8003aca <__sflush_r+0x7e>
 8003ac0:	1c42      	adds	r2, r0, #1
 8003ac2:	d101      	bne.n	8003ac8 <__sflush_r+0x7c>
 8003ac4:	682b      	ldr	r3, [r5, #0]
 8003ac6:	b903      	cbnz	r3, 8003aca <__sflush_r+0x7e>
 8003ac8:	6560      	str	r0, [r4, #84]	; 0x54
 8003aca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003acc:	602f      	str	r7, [r5, #0]
 8003ace:	2900      	cmp	r1, #0
 8003ad0:	d0c9      	beq.n	8003a66 <__sflush_r+0x1a>
 8003ad2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003ad6:	4299      	cmp	r1, r3
 8003ad8:	d002      	beq.n	8003ae0 <__sflush_r+0x94>
 8003ada:	4628      	mov	r0, r5
 8003adc:	f000 f8ec 	bl	8003cb8 <_free_r>
 8003ae0:	2000      	movs	r0, #0
 8003ae2:	6360      	str	r0, [r4, #52]	; 0x34
 8003ae4:	e7c0      	b.n	8003a68 <__sflush_r+0x1c>
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	4628      	mov	r0, r5
 8003aea:	47b0      	blx	r6
 8003aec:	1c41      	adds	r1, r0, #1
 8003aee:	d1c8      	bne.n	8003a82 <__sflush_r+0x36>
 8003af0:	682b      	ldr	r3, [r5, #0]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d0c5      	beq.n	8003a82 <__sflush_r+0x36>
 8003af6:	2b1d      	cmp	r3, #29
 8003af8:	d001      	beq.n	8003afe <__sflush_r+0xb2>
 8003afa:	2b16      	cmp	r3, #22
 8003afc:	d101      	bne.n	8003b02 <__sflush_r+0xb6>
 8003afe:	602f      	str	r7, [r5, #0]
 8003b00:	e7b1      	b.n	8003a66 <__sflush_r+0x1a>
 8003b02:	89a3      	ldrh	r3, [r4, #12]
 8003b04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b08:	81a3      	strh	r3, [r4, #12]
 8003b0a:	e7ad      	b.n	8003a68 <__sflush_r+0x1c>
 8003b0c:	690f      	ldr	r7, [r1, #16]
 8003b0e:	2f00      	cmp	r7, #0
 8003b10:	d0a9      	beq.n	8003a66 <__sflush_r+0x1a>
 8003b12:	0793      	lsls	r3, r2, #30
 8003b14:	bf18      	it	ne
 8003b16:	2300      	movne	r3, #0
 8003b18:	680e      	ldr	r6, [r1, #0]
 8003b1a:	bf08      	it	eq
 8003b1c:	694b      	ldreq	r3, [r1, #20]
 8003b1e:	eba6 0807 	sub.w	r8, r6, r7
 8003b22:	600f      	str	r7, [r1, #0]
 8003b24:	608b      	str	r3, [r1, #8]
 8003b26:	f1b8 0f00 	cmp.w	r8, #0
 8003b2a:	dd9c      	ble.n	8003a66 <__sflush_r+0x1a>
 8003b2c:	4643      	mov	r3, r8
 8003b2e:	463a      	mov	r2, r7
 8003b30:	6a21      	ldr	r1, [r4, #32]
 8003b32:	4628      	mov	r0, r5
 8003b34:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003b36:	47b0      	blx	r6
 8003b38:	2800      	cmp	r0, #0
 8003b3a:	dc06      	bgt.n	8003b4a <__sflush_r+0xfe>
 8003b3c:	89a3      	ldrh	r3, [r4, #12]
 8003b3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b42:	81a3      	strh	r3, [r4, #12]
 8003b44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003b48:	e78e      	b.n	8003a68 <__sflush_r+0x1c>
 8003b4a:	4407      	add	r7, r0
 8003b4c:	eba8 0800 	sub.w	r8, r8, r0
 8003b50:	e7e9      	b.n	8003b26 <__sflush_r+0xda>
 8003b52:	bf00      	nop
 8003b54:	20400001 	.word	0x20400001

08003b58 <_fflush_r>:
 8003b58:	b538      	push	{r3, r4, r5, lr}
 8003b5a:	690b      	ldr	r3, [r1, #16]
 8003b5c:	4605      	mov	r5, r0
 8003b5e:	460c      	mov	r4, r1
 8003b60:	b1db      	cbz	r3, 8003b9a <_fflush_r+0x42>
 8003b62:	b118      	cbz	r0, 8003b6c <_fflush_r+0x14>
 8003b64:	6983      	ldr	r3, [r0, #24]
 8003b66:	b90b      	cbnz	r3, 8003b6c <_fflush_r+0x14>
 8003b68:	f7ff fa5a 	bl	8003020 <__sinit>
 8003b6c:	4b0c      	ldr	r3, [pc, #48]	; (8003ba0 <_fflush_r+0x48>)
 8003b6e:	429c      	cmp	r4, r3
 8003b70:	d109      	bne.n	8003b86 <_fflush_r+0x2e>
 8003b72:	686c      	ldr	r4, [r5, #4]
 8003b74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b78:	b17b      	cbz	r3, 8003b9a <_fflush_r+0x42>
 8003b7a:	4621      	mov	r1, r4
 8003b7c:	4628      	mov	r0, r5
 8003b7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003b82:	f7ff bf63 	b.w	8003a4c <__sflush_r>
 8003b86:	4b07      	ldr	r3, [pc, #28]	; (8003ba4 <_fflush_r+0x4c>)
 8003b88:	429c      	cmp	r4, r3
 8003b8a:	d101      	bne.n	8003b90 <_fflush_r+0x38>
 8003b8c:	68ac      	ldr	r4, [r5, #8]
 8003b8e:	e7f1      	b.n	8003b74 <_fflush_r+0x1c>
 8003b90:	4b05      	ldr	r3, [pc, #20]	; (8003ba8 <_fflush_r+0x50>)
 8003b92:	429c      	cmp	r4, r3
 8003b94:	bf08      	it	eq
 8003b96:	68ec      	ldreq	r4, [r5, #12]
 8003b98:	e7ec      	b.n	8003b74 <_fflush_r+0x1c>
 8003b9a:	2000      	movs	r0, #0
 8003b9c:	bd38      	pop	{r3, r4, r5, pc}
 8003b9e:	bf00      	nop
 8003ba0:	08003e34 	.word	0x08003e34
 8003ba4:	08003e54 	.word	0x08003e54
 8003ba8:	08003e14 	.word	0x08003e14

08003bac <_lseek_r>:
 8003bac:	b538      	push	{r3, r4, r5, lr}
 8003bae:	4605      	mov	r5, r0
 8003bb0:	4608      	mov	r0, r1
 8003bb2:	4611      	mov	r1, r2
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	4c05      	ldr	r4, [pc, #20]	; (8003bcc <_lseek_r+0x20>)
 8003bb8:	6022      	str	r2, [r4, #0]
 8003bba:	461a      	mov	r2, r3
 8003bbc:	f7ff f8ff 	bl	8002dbe <_lseek>
 8003bc0:	1c43      	adds	r3, r0, #1
 8003bc2:	d102      	bne.n	8003bca <_lseek_r+0x1e>
 8003bc4:	6823      	ldr	r3, [r4, #0]
 8003bc6:	b103      	cbz	r3, 8003bca <_lseek_r+0x1e>
 8003bc8:	602b      	str	r3, [r5, #0]
 8003bca:	bd38      	pop	{r3, r4, r5, pc}
 8003bcc:	20000178 	.word	0x20000178

08003bd0 <__swhatbuf_r>:
 8003bd0:	b570      	push	{r4, r5, r6, lr}
 8003bd2:	460e      	mov	r6, r1
 8003bd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bd8:	b096      	sub	sp, #88	; 0x58
 8003bda:	2900      	cmp	r1, #0
 8003bdc:	4614      	mov	r4, r2
 8003bde:	461d      	mov	r5, r3
 8003be0:	da07      	bge.n	8003bf2 <__swhatbuf_r+0x22>
 8003be2:	2300      	movs	r3, #0
 8003be4:	602b      	str	r3, [r5, #0]
 8003be6:	89b3      	ldrh	r3, [r6, #12]
 8003be8:	061a      	lsls	r2, r3, #24
 8003bea:	d410      	bmi.n	8003c0e <__swhatbuf_r+0x3e>
 8003bec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bf0:	e00e      	b.n	8003c10 <__swhatbuf_r+0x40>
 8003bf2:	466a      	mov	r2, sp
 8003bf4:	f000 f8be 	bl	8003d74 <_fstat_r>
 8003bf8:	2800      	cmp	r0, #0
 8003bfa:	dbf2      	blt.n	8003be2 <__swhatbuf_r+0x12>
 8003bfc:	9a01      	ldr	r2, [sp, #4]
 8003bfe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003c02:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003c06:	425a      	negs	r2, r3
 8003c08:	415a      	adcs	r2, r3
 8003c0a:	602a      	str	r2, [r5, #0]
 8003c0c:	e7ee      	b.n	8003bec <__swhatbuf_r+0x1c>
 8003c0e:	2340      	movs	r3, #64	; 0x40
 8003c10:	2000      	movs	r0, #0
 8003c12:	6023      	str	r3, [r4, #0]
 8003c14:	b016      	add	sp, #88	; 0x58
 8003c16:	bd70      	pop	{r4, r5, r6, pc}

08003c18 <__smakebuf_r>:
 8003c18:	898b      	ldrh	r3, [r1, #12]
 8003c1a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003c1c:	079d      	lsls	r5, r3, #30
 8003c1e:	4606      	mov	r6, r0
 8003c20:	460c      	mov	r4, r1
 8003c22:	d507      	bpl.n	8003c34 <__smakebuf_r+0x1c>
 8003c24:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003c28:	6023      	str	r3, [r4, #0]
 8003c2a:	6123      	str	r3, [r4, #16]
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	6163      	str	r3, [r4, #20]
 8003c30:	b002      	add	sp, #8
 8003c32:	bd70      	pop	{r4, r5, r6, pc}
 8003c34:	ab01      	add	r3, sp, #4
 8003c36:	466a      	mov	r2, sp
 8003c38:	f7ff ffca 	bl	8003bd0 <__swhatbuf_r>
 8003c3c:	9900      	ldr	r1, [sp, #0]
 8003c3e:	4605      	mov	r5, r0
 8003c40:	4630      	mov	r0, r6
 8003c42:	f7ff fa77 	bl	8003134 <_malloc_r>
 8003c46:	b948      	cbnz	r0, 8003c5c <__smakebuf_r+0x44>
 8003c48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c4c:	059a      	lsls	r2, r3, #22
 8003c4e:	d4ef      	bmi.n	8003c30 <__smakebuf_r+0x18>
 8003c50:	f023 0303 	bic.w	r3, r3, #3
 8003c54:	f043 0302 	orr.w	r3, r3, #2
 8003c58:	81a3      	strh	r3, [r4, #12]
 8003c5a:	e7e3      	b.n	8003c24 <__smakebuf_r+0xc>
 8003c5c:	4b0d      	ldr	r3, [pc, #52]	; (8003c94 <__smakebuf_r+0x7c>)
 8003c5e:	62b3      	str	r3, [r6, #40]	; 0x28
 8003c60:	89a3      	ldrh	r3, [r4, #12]
 8003c62:	6020      	str	r0, [r4, #0]
 8003c64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c68:	81a3      	strh	r3, [r4, #12]
 8003c6a:	9b00      	ldr	r3, [sp, #0]
 8003c6c:	6120      	str	r0, [r4, #16]
 8003c6e:	6163      	str	r3, [r4, #20]
 8003c70:	9b01      	ldr	r3, [sp, #4]
 8003c72:	b15b      	cbz	r3, 8003c8c <__smakebuf_r+0x74>
 8003c74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c78:	4630      	mov	r0, r6
 8003c7a:	f000 f88d 	bl	8003d98 <_isatty_r>
 8003c7e:	b128      	cbz	r0, 8003c8c <__smakebuf_r+0x74>
 8003c80:	89a3      	ldrh	r3, [r4, #12]
 8003c82:	f023 0303 	bic.w	r3, r3, #3
 8003c86:	f043 0301 	orr.w	r3, r3, #1
 8003c8a:	81a3      	strh	r3, [r4, #12]
 8003c8c:	89a3      	ldrh	r3, [r4, #12]
 8003c8e:	431d      	orrs	r5, r3
 8003c90:	81a5      	strh	r5, [r4, #12]
 8003c92:	e7cd      	b.n	8003c30 <__smakebuf_r+0x18>
 8003c94:	08002fe9 	.word	0x08002fe9

08003c98 <memchr>:
 8003c98:	b510      	push	{r4, lr}
 8003c9a:	b2c9      	uxtb	r1, r1
 8003c9c:	4402      	add	r2, r0
 8003c9e:	4290      	cmp	r0, r2
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	d101      	bne.n	8003ca8 <memchr+0x10>
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	e003      	b.n	8003cb0 <memchr+0x18>
 8003ca8:	781c      	ldrb	r4, [r3, #0]
 8003caa:	3001      	adds	r0, #1
 8003cac:	428c      	cmp	r4, r1
 8003cae:	d1f6      	bne.n	8003c9e <memchr+0x6>
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	bd10      	pop	{r4, pc}

08003cb4 <__malloc_lock>:
 8003cb4:	4770      	bx	lr

08003cb6 <__malloc_unlock>:
 8003cb6:	4770      	bx	lr

08003cb8 <_free_r>:
 8003cb8:	b538      	push	{r3, r4, r5, lr}
 8003cba:	4605      	mov	r5, r0
 8003cbc:	2900      	cmp	r1, #0
 8003cbe:	d043      	beq.n	8003d48 <_free_r+0x90>
 8003cc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003cc4:	1f0c      	subs	r4, r1, #4
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	bfb8      	it	lt
 8003cca:	18e4      	addlt	r4, r4, r3
 8003ccc:	f7ff fff2 	bl	8003cb4 <__malloc_lock>
 8003cd0:	4a1e      	ldr	r2, [pc, #120]	; (8003d4c <_free_r+0x94>)
 8003cd2:	6813      	ldr	r3, [r2, #0]
 8003cd4:	4610      	mov	r0, r2
 8003cd6:	b933      	cbnz	r3, 8003ce6 <_free_r+0x2e>
 8003cd8:	6063      	str	r3, [r4, #4]
 8003cda:	6014      	str	r4, [r2, #0]
 8003cdc:	4628      	mov	r0, r5
 8003cde:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ce2:	f7ff bfe8 	b.w	8003cb6 <__malloc_unlock>
 8003ce6:	42a3      	cmp	r3, r4
 8003ce8:	d90b      	bls.n	8003d02 <_free_r+0x4a>
 8003cea:	6821      	ldr	r1, [r4, #0]
 8003cec:	1862      	adds	r2, r4, r1
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	bf01      	itttt	eq
 8003cf2:	681a      	ldreq	r2, [r3, #0]
 8003cf4:	685b      	ldreq	r3, [r3, #4]
 8003cf6:	1852      	addeq	r2, r2, r1
 8003cf8:	6022      	streq	r2, [r4, #0]
 8003cfa:	6063      	str	r3, [r4, #4]
 8003cfc:	6004      	str	r4, [r0, #0]
 8003cfe:	e7ed      	b.n	8003cdc <_free_r+0x24>
 8003d00:	4613      	mov	r3, r2
 8003d02:	685a      	ldr	r2, [r3, #4]
 8003d04:	b10a      	cbz	r2, 8003d0a <_free_r+0x52>
 8003d06:	42a2      	cmp	r2, r4
 8003d08:	d9fa      	bls.n	8003d00 <_free_r+0x48>
 8003d0a:	6819      	ldr	r1, [r3, #0]
 8003d0c:	1858      	adds	r0, r3, r1
 8003d0e:	42a0      	cmp	r0, r4
 8003d10:	d10b      	bne.n	8003d2a <_free_r+0x72>
 8003d12:	6820      	ldr	r0, [r4, #0]
 8003d14:	4401      	add	r1, r0
 8003d16:	1858      	adds	r0, r3, r1
 8003d18:	4282      	cmp	r2, r0
 8003d1a:	6019      	str	r1, [r3, #0]
 8003d1c:	d1de      	bne.n	8003cdc <_free_r+0x24>
 8003d1e:	6810      	ldr	r0, [r2, #0]
 8003d20:	6852      	ldr	r2, [r2, #4]
 8003d22:	4401      	add	r1, r0
 8003d24:	6019      	str	r1, [r3, #0]
 8003d26:	605a      	str	r2, [r3, #4]
 8003d28:	e7d8      	b.n	8003cdc <_free_r+0x24>
 8003d2a:	d902      	bls.n	8003d32 <_free_r+0x7a>
 8003d2c:	230c      	movs	r3, #12
 8003d2e:	602b      	str	r3, [r5, #0]
 8003d30:	e7d4      	b.n	8003cdc <_free_r+0x24>
 8003d32:	6820      	ldr	r0, [r4, #0]
 8003d34:	1821      	adds	r1, r4, r0
 8003d36:	428a      	cmp	r2, r1
 8003d38:	bf01      	itttt	eq
 8003d3a:	6811      	ldreq	r1, [r2, #0]
 8003d3c:	6852      	ldreq	r2, [r2, #4]
 8003d3e:	1809      	addeq	r1, r1, r0
 8003d40:	6021      	streq	r1, [r4, #0]
 8003d42:	6062      	str	r2, [r4, #4]
 8003d44:	605c      	str	r4, [r3, #4]
 8003d46:	e7c9      	b.n	8003cdc <_free_r+0x24>
 8003d48:	bd38      	pop	{r3, r4, r5, pc}
 8003d4a:	bf00      	nop
 8003d4c:	20000094 	.word	0x20000094

08003d50 <_read_r>:
 8003d50:	b538      	push	{r3, r4, r5, lr}
 8003d52:	4605      	mov	r5, r0
 8003d54:	4608      	mov	r0, r1
 8003d56:	4611      	mov	r1, r2
 8003d58:	2200      	movs	r2, #0
 8003d5a:	4c05      	ldr	r4, [pc, #20]	; (8003d70 <_read_r+0x20>)
 8003d5c:	6022      	str	r2, [r4, #0]
 8003d5e:	461a      	mov	r2, r3
 8003d60:	f7fe ffd0 	bl	8002d04 <_read>
 8003d64:	1c43      	adds	r3, r0, #1
 8003d66:	d102      	bne.n	8003d6e <_read_r+0x1e>
 8003d68:	6823      	ldr	r3, [r4, #0]
 8003d6a:	b103      	cbz	r3, 8003d6e <_read_r+0x1e>
 8003d6c:	602b      	str	r3, [r5, #0]
 8003d6e:	bd38      	pop	{r3, r4, r5, pc}
 8003d70:	20000178 	.word	0x20000178

08003d74 <_fstat_r>:
 8003d74:	b538      	push	{r3, r4, r5, lr}
 8003d76:	2300      	movs	r3, #0
 8003d78:	4c06      	ldr	r4, [pc, #24]	; (8003d94 <_fstat_r+0x20>)
 8003d7a:	4605      	mov	r5, r0
 8003d7c:	4608      	mov	r0, r1
 8003d7e:	4611      	mov	r1, r2
 8003d80:	6023      	str	r3, [r4, #0]
 8003d82:	f7ff f803 	bl	8002d8c <_fstat>
 8003d86:	1c43      	adds	r3, r0, #1
 8003d88:	d102      	bne.n	8003d90 <_fstat_r+0x1c>
 8003d8a:	6823      	ldr	r3, [r4, #0]
 8003d8c:	b103      	cbz	r3, 8003d90 <_fstat_r+0x1c>
 8003d8e:	602b      	str	r3, [r5, #0]
 8003d90:	bd38      	pop	{r3, r4, r5, pc}
 8003d92:	bf00      	nop
 8003d94:	20000178 	.word	0x20000178

08003d98 <_isatty_r>:
 8003d98:	b538      	push	{r3, r4, r5, lr}
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	4c05      	ldr	r4, [pc, #20]	; (8003db4 <_isatty_r+0x1c>)
 8003d9e:	4605      	mov	r5, r0
 8003da0:	4608      	mov	r0, r1
 8003da2:	6023      	str	r3, [r4, #0]
 8003da4:	f7ff f801 	bl	8002daa <_isatty>
 8003da8:	1c43      	adds	r3, r0, #1
 8003daa:	d102      	bne.n	8003db2 <_isatty_r+0x1a>
 8003dac:	6823      	ldr	r3, [r4, #0]
 8003dae:	b103      	cbz	r3, 8003db2 <_isatty_r+0x1a>
 8003db0:	602b      	str	r3, [r5, #0]
 8003db2:	bd38      	pop	{r3, r4, r5, pc}
 8003db4:	20000178 	.word	0x20000178

08003db8 <_init>:
 8003db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dba:	bf00      	nop
 8003dbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dbe:	bc08      	pop	{r3}
 8003dc0:	469e      	mov	lr, r3
 8003dc2:	4770      	bx	lr

08003dc4 <_fini>:
 8003dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dc6:	bf00      	nop
 8003dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dca:	bc08      	pop	{r3}
 8003dcc:	469e      	mov	lr, r3
 8003dce:	4770      	bx	lr
