Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto a9c6933f92d04456b57ab9419e4bec8e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DMA_Controller_tb_behav xil_defaultlib.DMA_Controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port wstrb [C:/Users/vamsi/Desktop/DMA_Controller_Project/DMA_Controller/DMA_Controller.srcs/sim_1/new/DMA_Controller_tb.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tag_RAM
Compiling module xil_defaultlib.Data_RAM
Compiling module xil_defaultlib.Instruction_Cache_default
Compiling module xil_defaultlib.Instruction_Buffer
Compiling module xil_defaultlib.DMA_Controller_default
Compiling module xil_defaultlib.DMA_Controller_tb
Compiling module xil_defaultlib.glbl
Waiting for 3 sub-compilation(s) to finish...
Built simulation snapshot DMA_Controller_tb_behav
