\doxysection{stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}
\hypertarget{stm32f4xx__hal__pwr__ex_8h_source}{}\label{stm32f4xx__hal__pwr__ex_8h_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_pwr\_ex.h@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_pwr\_ex.h}}
\mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00001}00001\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00017}00017\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00018}00018\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00019}00019\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_HAL\_PWR\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00020}00020\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_HAL\_PWR\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00021}00021\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00022}00022\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00023}00023\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00024}00024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00025}00025\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00026}00026\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00027}00027\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00032}00032\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00036}00036\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00037}00037\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00038}00038\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00042}00042\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00043}00043\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00044}00044\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00048}00048\ \textcolor{preprocessor}{\#define\ PWR\_MAINREGULATOR\_UNDERDRIVE\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_MRUDS}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00049}00049\ \textcolor{preprocessor}{\#define\ PWR\_LOWPOWERREGULATOR\_UNDERDRIVE\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(PWR\_CR\_LPDS\ |\ PWR\_CR\_LPUDS))}\textcolor{preprocessor}{\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00053}00053\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00057}00057\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_ODRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_ODRDY}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00058}00058\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_ODSWRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_ODSWRDY}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00059}00059\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_UDRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_UDSWRDY}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00063}00063\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00064}00064\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00068}00068\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F417xx)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00069}00069\ \textcolor{preprocessor}{\#define\ PWR\_REGULATOR\_VOLTAGE\_SCALE1\ \ \ \ \ \ \ \ \ PWR\_CR\_VOS\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Scale\ 1\ mode(default\ value\ at\ reset):\ the\ maximum\ value\ of\ fHCLK\ =\ 168\ MHz.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00070}00070\ \textcolor{preprocessor}{\#define\ PWR\_REGULATOR\_VOLTAGE\_SCALE2\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Scale\ 2\ mode:\ the\ maximum\ value\ of\ fHCLK\ =\ 144\ MHz.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00071}00071\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00072}\mbox{\hyperlink{group___p_w_r_ex___regulator___voltage___scale_ga3b5ca5ab9c19938a14d273825bcf840e}{00072}}\ \textcolor{preprocessor}{\#define\ PWR\_REGULATOR\_VOLTAGE\_SCALE1\ \ \ \ \ \ \ \ \ PWR\_CR\_VOS\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Scale\ 1\ mode(default\ value\ at\ reset):\ the\ maximum\ value\ of\ fHCLK\ is\ 168\ MHz.\ It\ can\ be\ extended\ to}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00073}\mbox{\hyperlink{group___p_w_r_ex___regulator___voltage___scale_gaa0d38e304a0adfdbb58a61c96bdb95e9}{00073}}\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 180\ MHz\ by\ activating\ the\ over-\/drive\ mode.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00074}\mbox{\hyperlink{group___p_w_r_ex___regulator___voltage___scale_gabed272232ad95f663da2a758834d0ba9}{00074}}\ \textcolor{preprocessor}{\#define\ PWR\_REGULATOR\_VOLTAGE\_SCALE2\ \ \ \ \ \ \ \ \ PWR\_CR\_VOS\_1\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Scale\ 2\ mode:\ the\ maximum\ value\ of\ fHCLK\ is\ 144\ MHz.\ It\ can\ be\ extended\ to}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00075}00075\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 168\ MHz\ by\ activating\ the\ over-\/drive\ mode.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00076}00076\ \textcolor{preprocessor}{\#define\ PWR\_REGULATOR\_VOLTAGE\_SCALE3\ \ \ \ \ \ \ \ \ PWR\_CR\_VOS\_0\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Scale\ 3\ mode:\ the\ maximum\ value\ of\ fHCLK\ is\ 120\ MHz.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00077}00077\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F407xx\ ||\ STM32F415xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00081}00081\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00082}00082\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00086}00086\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000080U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00087}00087\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00088}00088\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00089}00089\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000040U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00090}00090\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00091}00091\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00095}00095\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410xx\ ||\ STM32F446xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00096}00096\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00097}00097\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00101}00101\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00102}00102\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00106}00106\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00107}00107\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F417xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00117}00117\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_VOLTAGESCALING\_CONFIG(\_\_REGULATOR\_\_)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00118}00118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00119}00119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(PWR-\/>CR,\ PWR\_CR\_VOS,\ (\_\_REGULATOR\_\_));\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00120}00120\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00121}00121\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(PWR-\/>CR,\ PWR\_CR\_VOS);\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00122}00122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00123}00123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00124}00124\ \textcolor{preprocessor}{\#else}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00135}00135\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_VOLTAGESCALING\_CONFIG(\_\_REGULATOR\_\_)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00136}00136\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00137}00137\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(PWR-\/>CR,\ PWR\_CR\_VOS,\ (\_\_REGULATOR\_\_));\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00138}00138\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00139}00139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(PWR-\/>CR,\ PWR\_CR\_VOS);\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00140}00140\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00141}00141\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00142}00142\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F407xx\ ||\ STM32F415xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00143}00143\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00144}00144\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00145}00145\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00149}00149\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_OVERDRIVE\_ENABLE()\ (*(\_\_IO\ uint32\_t\ *)\ CR\_ODEN\_BB\ =\ ENABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00150}00150\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_OVERDRIVE\_DISABLE()\ (*(\_\_IO\ uint32\_t\ *)\ CR\_ODEN\_BB\ =\ DISABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00151}00151\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00155}00155\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_OVERDRIVESWITCHING\_ENABLE()\ (*(\_\_IO\ uint32\_t\ *)\ CR\_ODSWEN\_BB\ =\ ENABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00156}00156\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_OVERDRIVESWITCHING\_DISABLE()\ (*(\_\_IO\ uint32\_t\ *)\ CR\_ODSWEN\_BB\ =\ DISABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00157}00157\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00168}00168\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_UNDERDRIVE\_ENABLE()\ (PWR-\/>CR\ |=\ (uint32\_t)PWR\_CR\_UDEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00169}00169\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_UNDERDRIVE\_DISABLE()\ (PWR-\/>CR\ \&=\ (uint32\_t)(\string~PWR\_CR\_UDEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00170}00170\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00183}00183\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_GET\_ODRUDR\_FLAG(\_\_FLAG\_\_)\ ((PWR-\/>CSR\ \&\ (\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00184}00184\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00188}00188\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_CLEAR\_ODRUDR\_FLAG()\ (PWR-\/>CSR\ |=\ PWR\_FLAG\_UDRDY)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00189}00189\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00190}00190\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00194}00194\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00195}00195\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00199}00199\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00203}\mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga21165778ccc2144040c6a935c9f794a7}{00203}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga86c72a23f89c3c335ab784f42536b106}{HAL\_PWREx\_EnableFlashPowerDown}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00204}\mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_gae1b50407389e3ce1132eceb013f823d1}{00204}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga12385932ad48ece7fde94d5c3db5cd19}{HAL\_PWREx\_DisableFlashPowerDown}}(\textcolor{keywordtype}{void});\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00205}\mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga2978c7160c8d166f1bf2bf39e4bf33f7}{00205}}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga21165778ccc2144040c6a935c9f794a7}{HAL\_PWREx\_EnableBkUpReg}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00206}\mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga1a1e616641c2dc696681ace585d9afb5}{00206}}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_gae1b50407389e3ce1132eceb013f823d1}{HAL\_PWREx\_DisableBkUpReg}}(\textcolor{keywordtype}{void});\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00207}00207\ uint32\_t\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga2978c7160c8d166f1bf2bf39e4bf33f7}{HAL\_PWREx\_GetVoltageRange}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00208}00208\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga1a1e616641c2dc696681ace585d9afb5}{HAL\_PWREx\_ControlVoltageScaling}}(uint32\_t\ VoltageScaling);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00209}00209\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00210}00210\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ ||\ defined(STM32F401xC)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00211}00211\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xE)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00212}00212\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00213}00213\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_EnableMainRegulatorLowVoltage(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00214}00214\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_DisableMainRegulatorLowVoltage(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00215}00215\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_EnableLowRegulatorLowVoltage(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00216}00216\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_DisableLowRegulatorLowVoltage(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00217}00217\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410xx\ ||\ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00218}00218\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00219}00219\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00220}00220\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F446xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00221}00221\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00222}00222\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_PWREx\_EnableOverDrive(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00223}00223\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_PWREx\_DisableOverDrive(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00224}00224\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_PWREx\_EnterUnderDriveSTOPMode(uint32\_t\ Regulator,\ uint8\_t\ STOPEntry);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00225}00225\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00226}00226\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00230}00230\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00234}00234\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00235}00235\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00236}00236\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00240}00240\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00244}00244\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ PWR\ registers\ bit\ address\ in\ the\ alias\ region\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00245}\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gab04d9f278c4124285a9591c4f7098019}{00245}}\ \textcolor{comment}{/*\ -\/-\/-\/\ CR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00246}\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga57d7041b5d1bf0ec94fa18152a7fa208}{00246}}\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ FPDS\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00247}00247\ \textcolor{preprocessor}{\#define\ FPDS\_BIT\_NUMBER\ \ \ \ \ \ \ \ \ \ PWR\_CR\_FPDS\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00248}00248\ \textcolor{preprocessor}{\#define\ CR\_FPDS\_BB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(PERIPH\_BB\_BASE\ +\ (PWR\_CR\_OFFSET\_BB\ *\ 32U)\ +\ (FPDS\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00249}\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gace51402e8067c2b478e3bcbc6efe0b70}{00249}}\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00250}\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga1ce2817ed3cc064b3577f90cbb23be35}{00250}}\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ ODEN\ bit\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00251}00251\ \textcolor{preprocessor}{\#define\ ODEN\_BIT\_NUMBER\ \ \ \ \ \ \ \ \ \ PWR\_CR\_ODEN\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00252}00252\ \textcolor{preprocessor}{\#define\ CR\_ODEN\_BB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(PERIPH\_BB\_BASE\ +\ (PWR\_CR\_OFFSET\_BB\ *\ 32U)\ +\ (ODEN\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00253}\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gaedd8b85a6ee45b4816a46e7295525d50}{00253}}\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00254}\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga4915f7ce72ac67213c7a5b50bce70d54}{00254}}\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ ODSWEN\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00255}00255\ \textcolor{preprocessor}{\#define\ ODSWEN\_BIT\_NUMBER\ \ \ \ \ \ \ \ PWR\_CR\_ODSWEN\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00256}00256\ \textcolor{preprocessor}{\#define\ CR\_ODSWEN\_BB\ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(PERIPH\_BB\_BASE\ +\ (PWR\_CR\_OFFSET\_BB\ *\ 32U)\ +\ (ODSWEN\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00257}\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga28a0fb2b4631ef67fa151764489fbf24}{00257}}\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00258}\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga07027fcac2bdf595eaf9d0933fbdaeec}{00258}}\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ MRLVDS\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00259}00259\ \textcolor{preprocessor}{\#define\ MRLVDS\_BIT\_NUMBER\ \ \ \ \ \ \ \ PWR\_CR\_MRLVDS\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00260}00260\ \textcolor{preprocessor}{\#define\ CR\_MRLVDS\_BB\ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(PERIPH\_BB\_BASE\ +\ (PWR\_CR\_OFFSET\_BB\ *\ 32U)\ +\ (MRLVDS\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00261}\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga275a1c9f059c6d03973211a12b88311f}{00261}}\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00262}\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gadf91aa0d2f93b4cc91f2f6ca82200faf}{00262}}\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ LPLVDS\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00263}00263\ \textcolor{preprocessor}{\#define\ LPLVDS\_BIT\_NUMBER\ \ \ \ \ \ \ \ PWR\_CR\_LPLVDS\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00264}00264\ \textcolor{preprocessor}{\#define\ CR\_LPLVDS\_BB\ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(PERIPH\_BB\_BASE\ +\ (PWR\_CR\_OFFSET\_BB\ *\ 32U)\ +\ (LPLVDS\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00265}00265\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00269}00269\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00273}\mbox{\hyperlink{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181}{00273}}\ \textcolor{comment}{/*\ -\/-\/-\/\ CSR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00274}\mbox{\hyperlink{group___p_w_r_ex___c_s_r__register__alias_ga1451a5ec810860a7c2e28c23f0c0e928}{00274}}\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ BRE\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00275}00275\ \textcolor{preprocessor}{\#define\ BRE\_BIT\_NUMBER\ \ \ PWR\_CSR\_BRE\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00276}00276\ \textcolor{preprocessor}{\#define\ CSR\_BRE\_BB\ \ \ \ \ \ (uint32\_t)(PERIPH\_BB\_BASE\ +\ (PWR\_CSR\_OFFSET\_BB\ *\ 32U)\ +\ (BRE\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00277}00277\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00281}00281\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00285}00285\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00286}00286\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00290}00290\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00294}00294\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00295}00295\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00296}00296\ \textcolor{preprocessor}{\#define\ IS\_PWR\_REGULATOR\_UNDERDRIVE(REGULATOR)\ (((REGULATOR)\ ==\ PWR\_MAINREGULATOR\_UNDERDRIVE\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00297}00297\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REGULATOR)\ ==\ PWR\_LOWPOWERREGULATOR\_UNDERDRIVE\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00298}00298\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00299}00299\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00300}00300\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F417xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00301}00301\ \textcolor{preprocessor}{\#define\ IS\_PWR\_VOLTAGE\_SCALING\_RANGE(VOLTAGE)\ (((VOLTAGE)\ ==\ PWR\_REGULATOR\_VOLTAGE\_SCALE1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00302}\mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_ga007e15203cc13b9f50824ffc103e0a5c}{00302}}\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VOLTAGE)\ ==\ PWR\_REGULATOR\_VOLTAGE\_SCALE2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00303}00303\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00304}00304\ \textcolor{preprocessor}{\#define\ IS\_PWR\_VOLTAGE\_SCALING\_RANGE(VOLTAGE)\ (((VOLTAGE)\ ==\ PWR\_REGULATOR\_VOLTAGE\_SCALE1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00305}00305\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VOLTAGE)\ ==\ PWR\_REGULATOR\_VOLTAGE\_SCALE2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00306}00306\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VOLTAGE)\ ==\ PWR\_REGULATOR\_VOLTAGE\_SCALE3))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00307}00307\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F407xx\ ||\ STM32F415xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00308}00308\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00309}00309\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00310}00310\ \textcolor{preprocessor}{\#define\ IS\_PWR\_WAKEUP\_PIN(PIN)\ (((PIN)\ ==\ PWR\_WAKEUP\_PIN1)\ ||\ ((PIN)\ ==\ PWR\_WAKEUP\_PIN2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00311}00311\ \textcolor{preprocessor}{\#elif\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ ||\ defined(STM32F412Zx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00312}00312\ \textcolor{preprocessor}{\ \ \ \ \ \ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00313}00313\ \textcolor{preprocessor}{\ \ \ \ \ \ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00314}00314\ \textcolor{preprocessor}{\#define\ IS\_PWR\_WAKEUP\_PIN(PIN)\ (((PIN)\ ==\ PWR\_WAKEUP\_PIN1)\ ||\ ((PIN)\ ==\ PWR\_WAKEUP\_PIN2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00315}\mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_gac6fcc59d6ff95b8feda1b228517f9c3f}{00315}}\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN3))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00316}00316\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00317}00317\ \textcolor{preprocessor}{\#define\ IS\_PWR\_WAKEUP\_PIN(PIN)\ ((PIN)\ ==\ PWR\_WAKEUP\_PIN1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00318}00318\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00322}00322\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00326}00326\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00330}00330\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00334}00334\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00335}00335\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00336}00336\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00337}00337\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00338}00338\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00339}00339\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__pwr__ex_8h_source_l00340}00340\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F4xx\_HAL\_PWR\_EX\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
