
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /data/Xilinx/Vivado/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/Xilinx/Vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'kdlin' on host 'correlator2.fnal.gov' (Linux_x86_64 version 3.10.0-957.21.3.el7.x86_64) on Wed Feb 24 15:07:30 CST 2021
INFO: [HLS 200-10] On os "Scientific Linux release 7.9 (Nitrogen)"
INFO: [HLS 200-10] In directory '/data/kdlin/latency_models/phil_projects/df_model4_rf2'
INFO: [HLS 200-10] Creating and opening project '/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Creating and opening solution '/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
***** C SIMULATION *****
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
INFO: Unable to open input/predictions file, using default input.
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
***** C SIMULATION COMPLETED IN 0h0m4s *****
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: firmware/nnet_utils/nnet_dense.h:165:9
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: firmware/nnet_utils/nnet_pooling.h:395:19
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: firmware/myproject.cpp:44:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 460.188 ; gain = 4.266 ; free physical = 76499 ; free virtual = 103674
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 460.188 ; gain = 4.266 ; free physical = 76499 ; free virtual = 103674
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:234) in function 'void nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(hls::stream<FORWARD_REFERENCE>*, ap_shift_reg<FORWARD_REFERENCE, ((FORWARD_REFERENCE::in_width) + (FORWARD_REFERENCE::pad_left)) + (FORWARD_REFERENCE::pad_right)> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE*)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:234) in function 'void nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(hls::stream<FORWARD_REFERENCE>*, ap_shift_reg<FORWARD_REFERENCE, ((FORWARD_REFERENCE::in_width) + (FORWARD_REFERENCE::pad_left)) + (FORWARD_REFERENCE::pad_right)> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE*)' completely.
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:196).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:595).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_image<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:546).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_conv2d_large.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' into 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_conv2d_large.h:196).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' (firmware/nnet_utils/nnet_dense_large.h:595).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_image<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' into 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_conv2d_large.h:546).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_conv2d_large.h:196).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' (firmware/nnet_utils/nnet_dense_large.h:595).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_image<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_conv2d_large.h:546).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_conv2d_large.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_large.h:595).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 589.117 ; gain = 133.195 ; free physical = 76456 ; free virtual = 103640
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:131->firmware/nnet_utils/nnet_dense_large.h:595) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::leaky_relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_relu>' into 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:545) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' into 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' (firmware/nnet_utils/nnet_pooling.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_pooling.h:310) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' (firmware/nnet_utils/nnet_dense_large.h:131->firmware/nnet_utils/nnet_dense_large.h:595) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::leaky_relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_relu>' into 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_conv2d_large.h:545) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' (firmware/nnet_utils/nnet_dense_large.h:131->firmware/nnet_utils/nnet_dense_large.h:595) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::leaky_relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_relu>' into 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_conv2d_large.h:545) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_pooling.h:310) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_large.h:131->firmware/nnet_utils/nnet_dense_large.h:595) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 589.117 ; gain = 133.195 ; free physical = 76443 ; free virtual = 103629
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv2d_large.h:131) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv2d_large.h:131) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:267) in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large.h:75) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_pooling.h:249:75).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_conv2d_large.h:129:54).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large.h:75) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_conv2d_large.h:129:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:129) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_conv2d_large.h:271:67).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'PadTop' (firmware/nnet_utils/nnet_conv2d_large.h:293) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large.h:75) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_conv2d_large.h:129:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:129) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_conv2d_large.h:271:67).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'PadTop' (firmware/nnet_utils/nnet_conv2d_large.h:293) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_pooling.h:249:75).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' (firmware/nnet_utils/nnet_pooling.h:14:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_conv2d_large.h:129:54).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large.h:75) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:129:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:129) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:271:67).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'PadTop' (firmware/nnet_utils/nnet_conv2d_large.h:293) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (firmware/myproject.cpp:109) in function 'myproject' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:301) in function 'nnet::softmax_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:306) in function 'nnet::softmax_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_activation.h:271) in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_dense_large.h:634) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large.h:651) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:62) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_dense_large.h:81) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:92) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:129) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_pooling.h:268) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_pooling.h:300) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_pooling.h:305) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:229) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:129) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:132) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:134) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:141) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_conv2d_large.h:144) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:521) in function 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:539) in function 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:158) in function 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:62) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_dense_large.h:81) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:92) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:129) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:184) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:188) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:129) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:132) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:134) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:141) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_conv2d_large.h:144) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:282) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'PadTop' (firmware/nnet_utils/nnet_conv2d_large.h:293) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:296) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'CopyMain' (firmware/nnet_utils/nnet_conv2d_large.h:307) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
WARNING: [XFORM 203-503] Cannot unroll loop 'PadZeroes' (firmware/nnet_utils/nnet_conv2d_large.h:326) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'PadChannel' (firmware/nnet_utils/nnet_conv2d_large.h:329) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:521) in function 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:539) in function 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:158) in function 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:62) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_dense_large.h:81) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:92) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:129) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:184) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:188) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:129) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:132) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:134) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:141) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_conv2d_large.h:144) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:282) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'PadTop' (firmware/nnet_utils/nnet_conv2d_large.h:293) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:296) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'CopyMain' (firmware/nnet_utils/nnet_conv2d_large.h:307) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
WARNING: [XFORM 203-503] Cannot unroll loop 'PadZeroes' (firmware/nnet_utils/nnet_conv2d_large.h:326) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'PadChannel' (firmware/nnet_utils/nnet_conv2d_large.h:329) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_pooling.h:268) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_pooling.h:300) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_pooling.h:305) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_pooling.h:15) in function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:229) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:129) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:132) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:134) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:141) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_conv2d_large.h:144) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:521) in function 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:539) in function 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:158) in function 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:62) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_dense_large.h:81) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:92) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:129) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:184) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:188) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:129) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:132) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:134) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:141) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_conv2d_large.h:144) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:282) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'PadTop' (firmware/nnet_utils/nnet_conv2d_large.h:293) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:296) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'CopyMain' (firmware/nnet_utils/nnet_conv2d_large.h:307) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
WARNING: [XFORM 203-503] Cannot unroll loop 'PadZeroes' (firmware/nnet_utils/nnet_conv2d_large.h:326) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'PadChannel' (firmware/nnet_utils/nnet_conv2d_large.h:329) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-131] Reshaping array 'w16.V'  in dimension 1 with a block factor of 512.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.3'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'pool.V' (firmware/nnet_utils/nnet_pooling.h:303) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:226) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'data_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:503) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V' (firmware/nnet_utils/nnet_conv2d_large.h:509) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w11.V'  in dimension 1 with a block factor of 288.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:181) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'data_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:278) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'data_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:503) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.2'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V' (firmware/nnet_utils/nnet_conv2d_large.h:509) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w7.V'  in dimension 1 with a block factor of 144.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:181) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'data_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:278) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.4'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'pool.V' (firmware/nnet_utils/nnet_pooling.h:303) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:226) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'data_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:503) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V' (firmware/nnet_utils/nnet_conv2d_large.h:509) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V' (firmware/nnet_utils/nnet_conv2d_large.h:512) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 100.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:181) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'data_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:278) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:226) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:181) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:181) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:226) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:181) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.4' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'tmpdata.V.V' (firmware/nnet_utils/nnet_pooling.h:264) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'tmpdata.V.V' (firmware/nnet_utils/nnet_pooling.h:264) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.V' (firmware/myproject.cpp:69) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.V' (firmware/myproject.cpp:75) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.V' (firmware/myproject.cpp:81) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.V' (firmware/myproject.cpp:87) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer15_out.V.V' (firmware/myproject.cpp:93) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.V' (firmware/myproject.cpp:99) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer17b_out.V.V' (firmware/myproject.cpp:105) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_2.V.V' (firmware/myproject.cpp:34) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer17_out.V.V' (firmware/myproject.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'padded_data.V.V' (firmware/nnet_utils/nnet_conv2d_large.h:569) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'padded_data.V.V' (firmware/nnet_utils/nnet_conv2d_large.h:569) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'padded_data.V.V' (firmware/nnet_utils/nnet_conv2d_large.h:569) .
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_cache.V' (firmware/nnet_utils/nnet_activation.h:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_cache'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tmpdata.V'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:640:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tmpdata.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:536) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:536) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:536) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpdata.V.V' (firmware/nnet_utils/nnet_pooling.h:264) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpdata.V.V' (firmware/nnet_utils/nnet_pooling.h:264) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.V' (firmware/myproject.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.V' (firmware/myproject.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.V' (firmware/myproject.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer14_out.V.V' (firmware/myproject.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer15_out.V.V' (firmware/myproject.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer16_out.V.V' (firmware/myproject.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer17b_out.V.V' (firmware/myproject.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_2.V.V' (firmware/myproject.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer17_out.V.V' (firmware/myproject.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'padded_data.V.V' (firmware/nnet_utils/nnet_conv2d_large.h:569) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'padded_data.V.V' (firmware/nnet_utils/nnet_conv2d_large.h:569) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'padded_data.V.V' (firmware/nnet_utils/nnet_conv2d_large.h:569) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.4' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.3' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.2' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.1' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'filter_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:536) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:85:23), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'filter_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:536) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:85:23), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'filter_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:536) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:85:23), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:131->firmware/nnet_utils/nnet_dense_large.h:595) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::leaky_relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_relu>' into 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' into 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' (firmware/nnet_utils/nnet_dense_large.h:131->firmware/nnet_utils/nnet_dense_large.h:595) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::leaky_relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_relu>' into 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' (firmware/nnet_utils/nnet_dense_large.h:131->firmware/nnet_utils/nnet_dense_large.h:595) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::leaky_relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_relu>' into 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_large.h:131->firmware/nnet_utils/nnet_dense_large.h:595) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject.cpp:71) to a process function for dataflow in function 'myproject'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject.cpp:77) to a process function for dataflow in function 'myproject'.
INFO: [XFORM 203-721] Changing loop 'Loop_3_proc' (firmware/myproject.cpp:83) to a process function for dataflow in function 'myproject'.
INFO: [XFORM 203-721] Changing loop 'Loop_4_proc' (firmware/myproject.cpp:89) to a process function for dataflow in function 'myproject'.
INFO: [XFORM 203-721] Changing loop 'Loop_5_proc' (firmware/myproject.cpp:95) to a process function for dataflow in function 'myproject'.
INFO: [XFORM 203-721] Changing loop 'Loop_6_proc' (firmware/myproject.cpp:101) to a process function for dataflow in function 'myproject'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 9 process function(s): 
	 'Block__proc'
	 'Loop_1_proc'
	 'Loop_2_proc'
	 'Loop_3_proc'
	 'Loop_4_proc'
	 'Loop_5_proc'
	 'Loop_6_proc'
	 'nnet::softmax_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>'
	 'Block_arrayctor.loop11.preheader180_proc399'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:312:7) to (firmware/nnet_utils/nnet_conv2d_large.h:325:36) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:312:7) to (firmware/nnet_utils/nnet_conv2d_large.h:325:36) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:312:7) to (firmware/nnet_utils/nnet_conv2d_large.h:325:36) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:268:43) to (firmware/nnet_utils/nnet_activation.h:267:39) in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:286:27) to (firmware/nnet_utils/nnet_activation.h:285:39) in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:403:45) to (firmware/nnet_utils/nnet_activation.h:402:39) in function 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:403:45) to (firmware/nnet_utils/nnet_activation.h:402:39) in function 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:403:45) to (firmware/nnet_utils/nnet_activation.h:402:39) in function 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' (firmware/nnet_utils/nnet_activation.h:258:39)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' (firmware/nnet_utils/nnet_dense_large.h:75:9)...144 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:75:23)...100 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_large.h:75:23)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' (firmware/nnet_utils/nnet_dense_large.h:75:23)...288 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:17 ; elapsed = 00:02:20 . Memory (MB): peak = 860.055 ; gain = 404.133 ; free physical = 76198 ; free virtual = 103391
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' to 'zeropad' (firmware/nnet_utils/nnet_conv2d_large.h:271:3)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'zeropad.1' (firmware/nnet_utils/nnet_conv2d_large.h:271:3)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'zeropad.2' (firmware/nnet_utils/nnet_conv2d_large.h:271:3)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' to 'softmax_stream' (firmware/nnet_utils/nnet_activation.h:303:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' to 'softmax' (firmware/nnet_utils/nnet_activation.h:258:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:93:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'pooling2d_cl' (firmware/nnet_utils/nnet_pooling.h:17:3)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' to 'pooling2d_cl.1' (firmware/nnet_utils/nnet_pooling.h:249:3)
WARNING: [XFORM 203-631] Renaming function 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' to 'pool_op' (firmware/nnet_utils/nnet_pooling.h:14:14)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' to 'dense_large_stream' (firmware/nnet_utils/nnet_dense_large.h:627:3)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' to 'dense_large' (firmware/nnet_utils/nnet_dense_large.h:75:34)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' to 'dense_large.1' (firmware/nnet_utils/nnet_dense_large.h:75:23)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' to 'dense_large.2' (firmware/nnet_utils/nnet_dense_large.h:75:23)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' to 'dense_large.3' (firmware/nnet_utils/nnet_dense_large.h:75:23)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' to 'conv_2d_large_cl_pad' (firmware/nnet_utils/nnet_conv2d_large.h:163:3)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'conv_2d_large_cl_pad.1' (firmware/nnet_utils/nnet_conv2d_large.h:163:3)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_cl_padded<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'conv_2d_large_cl_pad.2' (firmware/nnet_utils/nnet_conv2d_large.h:163:3)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_cl2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' to 'conv_2d_large_cl2' (firmware/nnet_utils/nnet_conv2d_large.h:569:36)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_cl2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'conv_2d_large_cl2.1' (firmware/nnet_utils/nnet_conv2d_large.h:569:36)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_cl2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'conv_2d_large_cl2.2' (firmware/nnet_utils/nnet_conv2d_large.h:569:36)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' to 'cnnshift_arr' (firmware/nnet_utils/nnet_conv2d_large.h:146:3)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'cnnshift_arr.1' (firmware/nnet_utils/nnet_conv2d_large.h:146:3)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'cnnshift_arr.2' (firmware/nnet_utils/nnet_conv2d_large.h:146:3)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'cnnshift' (firmware/nnet_utils/nnet_conv2d_large.h:146:3)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' to 'cnnshift.1' (firmware/nnet_utils/nnet_conv2d_large.h:146:3)
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop11.preheader180_proc399' to 'Block_arrayctor.loop' (firmware/myproject.cpp:111:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:43 ; elapsed = 00:02:46 . Memory (MB): peak = 1116.055 ; gain = 660.133 ; free physical = 75958 ; free virtual = 103153
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad.1' to 'zeropad_1'.
WARNING: [SYN 201-103] Legalizing function name 'cnnshift_arr.1' to 'cnnshift_arr_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large.1' to 'dense_large_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_cl_pad.1' to 'conv_2d_large_cl_pad_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_cl2.1' to 'conv_2d_large_cl2_1'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad.2' to 'zeropad_2'.
WARNING: [SYN 201-103] Legalizing function name 'cnnshift_arr.2' to 'cnnshift_arr_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large.3' to 'dense_large_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_cl_pad.2' to 'conv_2d_large_cl_pad_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_cl2.2' to 'conv_2d_large_cl2_2'.
WARNING: [SYN 201-103] Legalizing function name 'cnnshift.1' to 'cnnshift_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl.1' to 'pooling2d_cl_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large.2' to 'dense_large_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 166.84 seconds; current allocated memory: 512.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 512.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.27 seconds; current allocated memory: 513.363 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 514.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift_arr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cnnshift_arr.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 514.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 514.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 514.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 514.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 515.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 520.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_cl_pad_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 521.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 522.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_cl2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 522.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 523.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 523.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 523.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cnnshift'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 523.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 523.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pooling2d_cl'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('call_ret', firmware/nnet_utils/nnet_pooling.h:308) to 'cnnshift' and fifo write on port 'tmpdata[0].V.V', firmware/nnet_utils/nnet_pooling.h:264 (firmware/nnet_utils/nnet_pooling.h:272).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 524.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 526.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 526.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 526.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.53 seconds; current allocated memory: 527.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 528.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cnnshift_arr'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 528.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 528.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 529.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 532.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_cl_pad' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 533.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 534.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_cl2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 534.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 534.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 534.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 535.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.61 seconds; current allocated memory: 536.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 536.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift_arr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cnnshift_arr.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 537.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 537.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 540.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 545.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_cl_pad_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 545.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 547.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_cl2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 547.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 548.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 548.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 549.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cnnshift.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 549.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 549.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pool_op'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 549.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 550.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pooling2d_cl.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('call_ret', firmware/nnet_utils/nnet_pooling.h:308) to 'cnnshift.1' and fifo write on port 'tmpdata[0].V.V', firmware/nnet_utils/nnet_pooling.h:264 (firmware/nnet_utils/nnet_pooling.h:272).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 550.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 551.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 552.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 552.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.42 seconds; current allocated memory: 557.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.8 seconds; current allocated memory: 566.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.13 seconds; current allocated memory: 567.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 569.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 569.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 570.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 571.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 573.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 573.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 573.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 574.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 574.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 574.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.86 seconds; current allocated memory: 579.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 2.9 seconds; current allocated memory: 580.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_9' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 581.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift_arr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_39' to 'cnnshift_arr_1_labkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_36' to 'cnnshift_arr_1_lacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_33' to 'cnnshift_arr_1_ladEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_30' to 'cnnshift_arr_1_laeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_38' to 'cnnshift_arr_1_lafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_35' to 'cnnshift_arr_1_lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_32' to 'cnnshift_arr_1_lahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_29' to 'cnnshift_arr_1_laibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_37' to 'cnnshift_arr_1_lajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_34' to 'cnnshift_arr_1_lakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_31' to 'cnnshift_arr_1_lalbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_28' to 'cnnshift_arr_1_lamb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift_arr_1'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 585.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myproject_mul_mul_16s_16s_26_1_1' to 'myproject_mul_mulncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mulncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 586.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myproject_mux_1287_16_1_1' to 'myproject_mux_128ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_128ocq': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 600.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_cl_pad_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_cl_pad_1'.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 613.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_cl2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_cl2_1'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 617.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 619.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_3' to 'cnnshift_layer_inpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_2' to 'cnnshift_layer_inqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_1' to 'cnnshift_layer_inrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V' to 'cnnshift_layer_insc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 620.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_4' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 622.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 628.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_8' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 629.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_19' to 'cnnshift_arr_layetde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_15' to 'cnnshift_arr_layeudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_18' to 'cnnshift_arr_layevdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_14' to 'cnnshift_arr_layewdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_17' to 'cnnshift_arr_layexdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_13' to 'cnnshift_arr_layeyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_16' to 'cnnshift_arr_layezec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_12' to 'cnnshift_arr_layeAem' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift_arr'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 632.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 636.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_cl_pad' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_6' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_cl_pad'.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 647.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_cl2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_cl2'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 651.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_3_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 652.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_10' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad_2'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 653.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift_arr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_47' to 'cnnshift_arr_2_laBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_27' to 'cnnshift_arr_2_laCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_46' to 'cnnshift_arr_2_laDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_26' to 'cnnshift_arr_2_laEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_45' to 'cnnshift_arr_2_laFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_25' to 'cnnshift_arr_2_laGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_44' to 'cnnshift_arr_2_laHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_24' to 'cnnshift_arr_2_laIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_43' to 'cnnshift_arr_2_laJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_23' to 'cnnshift_arr_2_laKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_42' to 'cnnshift_arr_2_laLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_22' to 'cnnshift_arr_2_laMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_41' to 'cnnshift_arr_2_laNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_21' to 'cnnshift_arr_2_laOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_40' to 'cnnshift_arr_2_laPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_20' to 'cnnshift_arr_2_laQgW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift_arr_2'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 656.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_3' is 5184 from HDL expression: ((exitcond25_i_reg_9121 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_3'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 666.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_cl_pad_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_cl_pad_2'.
INFO: [HLS 200-111]  Elapsed time: 3.21 seconds; current allocated memory: 686.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_cl2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d22_A' is changed to 'fifo_w16_d22_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_cl2_2'.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 691.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_4_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 693.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_11' to 'cnnshift_1_layer_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_10' to 'cnnshift_1_layer_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_9' to 'cnnshift_1_layer_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_8' to 'cnnshift_1_layer_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_7' to 'cnnshift_1_layer_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_6' to 'cnnshift_1_layer_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_5' to 'cnnshift_1_layer_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_4' to 'cnnshift_1_layer_Yie' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift_1'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 694.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_op'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 695.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_1'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 697.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_5_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 701.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_2' is 9216 from HDL expression: ((exitcond25_i_reg_16033 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_2'.
INFO: [HLS 200-111]  Elapsed time: 2.96 seconds; current allocated memory: 717.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_127' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_stream'.
INFO: [HLS 200-111]  Elapsed time: 6.51 seconds; current allocated memory: 752.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_6_proc'.
INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 758.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'softmax_invert_table13' to 'softmax_invert_taZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'softmax_data_cache_V' to 'softmax_data_cach0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myproject_mux_94_16_1_1' to 'myproject_mux_94_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myproject_mux_164_16_1_1' to 'myproject_mux_1642iS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_1642iS': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_94_1iI': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax'.
INFO: [HLS 200-111]  Elapsed time: 1.95 seconds; current allocated memory: 762.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stream'.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 768.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 770.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_2_0_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_2_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_2_2_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_2_3_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_0_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_2_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_3_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_4_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_5_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_6_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_7_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_8_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_2_proc_U0' to 'start_for_Loop_2_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_3_proc_U0' to 'start_for_Loop_3_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_4_proc_U0' to 'start_for_Loop_4_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_5_proc_U0' to 'start_for_Loop_5_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_6_proc_U0' to 'start_for_Loop_6_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_softmax_stream_U0' to 'start_for_softmax8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_arrayctor_loop_U0' to 'start_for_Block_a9j0' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 773.391 MB.
INFO: [RTMG 210-279] Implementing memory 'dense_large_1_w2_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padded_data_0_V_V_U(fifo_w16_d84_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'padded_data_1_V_V_U(fifo_w16_d84_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'padded_data_2_V_V_U(fifo_w16_d84_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'padded_data_3_V_V_U(fifo_w16_d84_A)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_w7_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padded_data_0_V_V_U(fifo_w16_d22_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'padded_data_1_V_V_U(fifo_w16_d22_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'padded_data_2_V_V_U(fifo_w16_d22_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'padded_data_3_V_V_U(fifo_w16_d22_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'padded_data_4_V_V_U(fifo_w16_d22_A)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'dense_large_3_w11_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'padded_data_0_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'padded_data_1_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'padded_data_2_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'padded_data_3_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'padded_data_4_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'padded_data_5_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'padded_data_6_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'padded_data_7_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'padded_data_8_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'dense_large_2_w16_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'softmax_exp_table12_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'softmax_invert_taZio_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'softmax_exp_res_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'softmax_data_cach0iy_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_0_V_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_1_V_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_2_V_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_3_V_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_4_V_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_0_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_1_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_2_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_3_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_4_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_0_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_1_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_2_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_3_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_4_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_5_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_6_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_7_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_8_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_0_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_1_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_2_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_3_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_4_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_5_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_6_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_7_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_8_V_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_0_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_1_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_2_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_3_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_4_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_5_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_6_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_7_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_8_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_2_3i2_U(start_for_Loop_2_3i2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_3_4jc_U(start_for_Loop_3_4jc)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_4_5jm_U(start_for_Loop_4_5jm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_5_6jw_U(start_for_Loop_5_6jw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_6_7jG_U(start_for_Loop_6_7jG)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax8jQ_U(start_for_softmax8jQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_a9j0_U(start_for_Block_a9j0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:08 ; elapsed = 00:04:31 . Memory (MB): peak = 1311.062 ; gain = 855.141 ; free physical = 75557 ; free virtual = 102917
INFO: [SYSC 207-301] Generating SystemC RTL for myproject.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
***** C/RTL SYNTHESIS COMPLETED IN 0h4m26s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/data/Xilinx/Vivado/Vivado/2018.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_myproject.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: Unable to open input/predictions file, using default input.
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/data/Xilinx/Vivado/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /data/Xilinx/Vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /data/Xilinx/Vivado/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 30 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/cnnshift_layer_inpcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_layer_inpcA_core
INFO: [VRFC 10-311] analyzing module cnnshift_layer_inpcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/myproject_mux_1642iS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_1642iS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/start_for_Loop_4_5jm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Loop_4_5jm_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Loop_4_5jm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/start_for_softmax8jQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_softmax8jQ_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_softmax8jQ
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/start_for_Loop_3_4jc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Loop_3_4jc_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Loop_3_4jc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module product
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_2_2_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_2_2_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_7_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_7_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/softmax_exp_res_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_exp_res_V_ram
INFO: [VRFC 10-311] analyzing module softmax_exp_res_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_1_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_1_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/dense_large_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/cnnshift_arr_layetde.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_layetde_core
INFO: [VRFC 10-311] analyzing module cnnshift_arr_layetde
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/Loop_5_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_5_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/Loop_1_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_1_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_2_1_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_2_1_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/conv_2d_large_cl2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_cl2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/fifo_w16_d84_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d84_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_4_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_4_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/fifo_w16_d64_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d64_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d64_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/Loop_6_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_6_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A_x_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_x_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_x_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/zeropad_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/pooling2d_cl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/myproject_mux_128ocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_128ocq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/fifo_w16_d22_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d22_A_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d22_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_8_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_8_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/Loop_2_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_2_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/dense_large_1_w2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_1_w2_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_1_w2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/dense_large.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/softmax_exp_table12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_exp_table12_rom
INFO: [VRFC 10-311] analyzing module softmax_exp_table12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/dense_large_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/fifo_w16_d22_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d22_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d22_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/conv_2d_large_cl_pad_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_cl_pad_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/dense_large_3_w11_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_3_w11_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_3_w11_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_2_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_2_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/conv_2d_large_cl_pad_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_cl_pad_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/cnnshift_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/myproject_mul_mulncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mulncg_DSP48_0
INFO: [VRFC 10-311] analyzing module myproject_mul_mulncg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_0_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_0_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/cnnshift_arr_1_labkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_1_labkb_core
INFO: [VRFC 10-311] analyzing module cnnshift_arr_1_labkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/pool_op.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_op
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_3_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_3_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/start_for_Loop_6_7jG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Loop_6_7jG_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Loop_6_7jG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/fifo_w16_d256_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d256_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/start_for_Loop_5_6jw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Loop_5_6jw_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Loop_5_6jw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/conv_2d_large_cl_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_cl_pad
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/dense_large_w7_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_w7_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_w7_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/dense_large_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/conv_2d_large_cl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_cl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_2_3_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_2_3_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/cnnshift_1_layer_Rg6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_1_layer_Rg6_core
INFO: [VRFC 10-311] analyzing module cnnshift_1_layer_Rg6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/Loop_4_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_4_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/start_for_Loop_2_3i2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Loop_2_3i2_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Loop_2_3i2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/dense_large_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/softmax_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/cnnshift_arr_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/Block_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/Loop_3_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_3_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_2_0_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_2_0_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/dense_large_2_w16_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_2_w16_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_2_w16_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/pooling2d_cl_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/cnnshift_arr_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/start_for_Block_a9j0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Block_a9j0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Block_a9j0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/myproject_mux_94_1iI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_94_1iI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/zeropad_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/cnnshift_arr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/softmax_data_cach0iy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_data_cach0iy_ram
INFO: [VRFC 10-311] analyzing module softmax_data_cach0iy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/Block_arrayctor_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_arrayctor_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/fifo_w16_d16_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d16_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d16_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_6_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_6_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/zeropad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/conv_2d_large_cl2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_cl2_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/cnnshift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/softmax_invert_taZio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_invert_taZio_rom
INFO: [VRFC 10-311] analyzing module softmax_invert_taZio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_5_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_5_V_V
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Block_proc
Compiling module xil_defaultlib.dense_large_1_w2_V_rom
Compiling module xil_defaultlib.dense_large_1_w2_V(DataWidth=159...
Compiling module xil_defaultlib.myproject_mul_mulncg_DSP48_0
Compiling module xil_defaultlib.myproject_mul_mulncg(ID=1,NUM_ST...
Compiling module xil_defaultlib.product
Compiling module xil_defaultlib.myproject_mux_128ocq(ID=1,din0_W...
Compiling module xil_defaultlib.dense_large_1
Compiling module xil_defaultlib.cnnshift_arr_1_labkb_core(DATA_W...
Compiling module xil_defaultlib.cnnshift_arr_1_labkb(DataWidth=1...
Compiling module xil_defaultlib.cnnshift_arr_1
Compiling module xil_defaultlib.conv_2d_large_cl_pad_1
Compiling module xil_defaultlib.zeropad_1
Compiling module xil_defaultlib.fifo_w16_d84_A
Compiling module xil_defaultlib.conv_2d_large_cl2_1
Compiling module xil_defaultlib.Loop_1_proc
Compiling module xil_defaultlib.cnnshift_layer_inpcA_core(DATA_W...
Compiling module xil_defaultlib.cnnshift_layer_inpcA(DataWidth=1...
Compiling module xil_defaultlib.cnnshift
Compiling module xil_defaultlib.fifo_w16_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d1_A
Compiling module xil_defaultlib.pooling2d_cl
Compiling module xil_defaultlib.Loop_2_proc
Compiling module xil_defaultlib.dense_large_w7_V_rom
Compiling module xil_defaultlib.dense_large_w7_V(DataWidth=2296,...
Compiling module xil_defaultlib.dense_large
Compiling module xil_defaultlib.cnnshift_arr_layetde_core(DATA_W...
Compiling module xil_defaultlib.cnnshift_arr_layetde(DataWidth=1...
Compiling module xil_defaultlib.cnnshift_arr
Compiling module xil_defaultlib.conv_2d_large_cl_pad
Compiling module xil_defaultlib.zeropad
Compiling module xil_defaultlib.fifo_w16_d22_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d22_A
Compiling module xil_defaultlib.conv_2d_large_cl2
Compiling module xil_defaultlib.Loop_3_proc
Compiling module xil_defaultlib.dense_large_3_w11_V_rom
Compiling module xil_defaultlib.dense_large_3_w11_V(DataWidth=45...
Compiling module xil_defaultlib.dense_large_3
Compiling module xil_defaultlib.cnnshift_arr_2
Compiling module xil_defaultlib.conv_2d_large_cl_pad_2
Compiling module xil_defaultlib.zeropad_2
Compiling module xil_defaultlib.fifo_w16_d22_A_x_shiftReg
Compiling module xil_defaultlib.fifo_w16_d22_A_x
Compiling module xil_defaultlib.conv_2d_large_cl2_2
Compiling module xil_defaultlib.Loop_4_proc
Compiling module xil_defaultlib.pool_op
Compiling module xil_defaultlib.cnnshift_1_layer_Rg6_core(DATA_W...
Compiling module xil_defaultlib.cnnshift_1_layer_Rg6(DataWidth=1...
Compiling module xil_defaultlib.cnnshift_1
Compiling module xil_defaultlib.fifo_w16_d1_A_x_shiftReg
Compiling module xil_defaultlib.fifo_w16_d1_A_x
Compiling module xil_defaultlib.pooling2d_cl_1
Compiling module xil_defaultlib.Loop_5_proc
Compiling module xil_defaultlib.dense_large_2_w16_V_rom
Compiling module xil_defaultlib.dense_large_2_w16_V(DataWidth=81...
Compiling module xil_defaultlib.dense_large_2
Compiling module xil_defaultlib.dense_large_stream
Compiling module xil_defaultlib.Loop_6_proc
Compiling module xil_defaultlib.softmax_exp_table12_rom
Compiling module xil_defaultlib.softmax_exp_table12(DataWidth=18...
Compiling module xil_defaultlib.softmax_invert_taZio_rom
Compiling module xil_defaultlib.softmax_invert_taZio(DataWidth=1...
Compiling module xil_defaultlib.softmax_exp_res_V_ram
Compiling module xil_defaultlib.softmax_exp_res_V(DataWidth=18,A...
Compiling module xil_defaultlib.softmax_data_cach0iy_ram
Compiling module xil_defaultlib.softmax_data_cach0iy(DataWidth=1...
Compiling module xil_defaultlib.myproject_mux_94_1iI(ID=1,din0_W...
Compiling module xil_defaultlib.myproject_mux_1642iS(ID=1,din0_W...
Compiling module xil_defaultlib.softmax
Compiling module xil_defaultlib.softmax_stream
Compiling module xil_defaultlib.Block_arrayctor_loop
Compiling module xil_defaultlib.fifo_w16_d256_A
Compiling module xil_defaultlib.fifo_w16_d64_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d64_A
Compiling module xil_defaultlib.fifo_w16_d16_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d16_A
Compiling module xil_defaultlib.fifo_w16_d1_A_x_x_shiftReg
Compiling module xil_defaultlib.fifo_w16_d1_A_x_x
Compiling module xil_defaultlib.start_for_Loop_2_3i2_shiftReg
Compiling module xil_defaultlib.start_for_Loop_2_3i2
Compiling module xil_defaultlib.start_for_Loop_3_4jc_shiftReg
Compiling module xil_defaultlib.start_for_Loop_3_4jc
Compiling module xil_defaultlib.start_for_Loop_4_5jm_shiftReg
Compiling module xil_defaultlib.start_for_Loop_4_5jm
Compiling module xil_defaultlib.start_for_Loop_5_6jw_shiftReg
Compiling module xil_defaultlib.start_for_Loop_5_6jw
Compiling module xil_defaultlib.start_for_Loop_6_7jG_shiftReg
Compiling module xil_defaultlib.start_for_Loop_6_7jG
Compiling module xil_defaultlib.start_for_softmax8jQ_shiftReg
Compiling module xil_defaultlib.start_for_softmax8jQ
Compiling module xil_defaultlib.start_for_Block_a9j0_shiftReg
Compiling module xil_defaultlib.start_for_Block_a9j0
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.fifo(DEPTH=256,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_input_2_0_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_2_1_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_2_2_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_2_3_V_V
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_0_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_1_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_2_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_3_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_4_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_5_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_6_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_7_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_8_V_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 24 15:15:29 2021...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source myproject.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1_ap_vld -into $const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1 -into $const_size_out_1_group -radix hex
## set const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1_ap_vld -into $const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1 -into $const_size_in_1_group -radix hex
## set layer17_out_group [add_wave_group layer17_out(axis) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_8_V_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_8_V_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_7_V_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_7_V_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_6_V_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_6_V_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_5_V_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_5_V_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_4_V_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_4_V_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_3_V_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_3_V_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_2_V_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_2_V_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_1_V_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_1_V_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_0_V_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_0_V_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_8_V_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_7_V_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_6_V_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_5_V_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_4_V_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_3_V_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_2_V_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_1_V_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_0_V_V_TDATA -into $layer17_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set input_2_group [add_wave_group input_2(axis) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_2_3_V_V_TREADY -into $input_2_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_2_3_V_V_TVALID -into $input_2_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_2_2_V_V_TREADY -into $input_2_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_2_2_V_V_TVALID -into $input_2_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_2_1_V_V_TREADY -into $input_2_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_2_1_V_V_TVALID -into $input_2_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_2_0_V_V_TREADY -into $input_2_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_2_0_V_V_TVALID -into $input_2_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_2_3_V_V_TDATA -into $input_2_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_2_2_V_V_TDATA -into $input_2_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_2_1_V_V_TDATA -into $input_2_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_2_0_V_V_TDATA -into $input_2_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_2_0_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_2_1_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_2_2_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_2_3_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_0_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_1_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_2_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_3_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_4_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_5_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_6_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_7_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_8_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_in_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_out_1 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_out_1_ap_vld -into $tb_const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_out_1 -into $tb_const_size_out_1_group -radix hex
## set tb_const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_in_1_ap_vld -into $tb_const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_in_1 -into $tb_const_size_in_1_group -radix hex
## set tb_layer17_out_group [add_wave_group layer17_out(axis) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer17_out_8_V_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_8_V_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_7_V_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_7_V_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_6_V_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_6_V_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_5_V_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_5_V_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_4_V_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_4_V_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_3_V_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_3_V_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_2_V_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_2_V_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_1_V_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_1_V_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_0_V_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_0_V_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_8_V_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_7_V_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_6_V_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_5_V_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_4_V_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_3_V_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_2_V_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_1_V_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_0_V_V_TDATA -into $tb_layer17_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_input_2_group [add_wave_group input_2(axis) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/input_2_3_V_V_TREADY -into $tb_input_2_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_2_3_V_V_TVALID -into $tb_input_2_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_2_2_V_V_TREADY -into $tb_input_2_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_2_2_V_V_TVALID -into $tb_input_2_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_2_1_V_V_TREADY -into $tb_input_2_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_2_1_V_V_TVALID -into $tb_input_2_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_2_0_V_V_TREADY -into $tb_input_2_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_2_0_V_V_TVALID -into $tb_input_2_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_2_3_V_V_TDATA -into $tb_input_2_group -radix hex
## add_wave /apatb_myproject_top/input_2_2_V_V_TDATA -into $tb_input_2_group -radix hex
## add_wave /apatb_myproject_top/input_2_1_V_V_TDATA -into $tb_input_2_group -radix hex
## add_wave /apatb_myproject_top/input_2_0_V_V_TDATA -into $tb_input_2_group -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 11 [0.00%] @ "113000"
// RTL Simulation : 1 / 11 [0.22%] @ "34733000"
// RTL Simulation : 2 / 11 [0.22%] @ "65778000"
// RTL Simulation : 3 / 11 [0.22%] @ "96823000"
// RTL Simulation : 4 / 11 [0.22%] @ "127868000"
// RTL Simulation : 5 / 11 [0.22%] @ "158913000"
// RTL Simulation : 6 / 11 [0.22%] @ "189958000"
// RTL Simulation : 7 / 11 [0.22%] @ "221003000"
// RTL Simulation : 8 / 11 [0.22%] @ "252048000"
// RTL Simulation : 9 / 11 [0.22%] @ "283093000"
// RTL Simulation : 10 / 11 [0.22%] @ "314138000"
// RTL Simulation : 11 / 11 [100.00%] @ "345183000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 345202500 ps : File "/data/kdlin/latency_models/phil_projects/df_model4_rf2/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 893
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1367.480 ; gain = 8.004 ; free physical = 74972 ; free virtual = 102716
## quit
INFO: [Common 17-206] Exiting xsim at Wed Feb 24 15:15:55 2021...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: Unable to open input/predictions file, using default input.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.4' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.17' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.16' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.15' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.14' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.30' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.29' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.28' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.27' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.43' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.42' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.41' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.40' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.56' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.55' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.54' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.53' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.69' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.68' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.67' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.66' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.82' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.81' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.80' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.79' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.95' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.94' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.93' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.92' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.108' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.107' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.106' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.105' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.121' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.120' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.119' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.118' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.134' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.133' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.132' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.131' contains leftover data, which may result in RTL simulation hanging.
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
***** C/RTL SIMULATION COMPLETED IN 0h3m55s *****
***** C/RTL VALIDATION *****
INFO: Test PASSED
INFO: [HLS 200-112] Total elapsed time: 507.02 seconds; peak allocated memory: 773.391 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Feb 24 15:15:56 2021...
