<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv</a>
time_elapsed: 0.028s
ram usage: 9832 KB
</pre>
<pre class="log">

module addergen1 (
	co,
	sum,
	a,
	b,
	ci
);
	parameter SIZE = 4;
	output [(SIZE - 1):0] sum;
	output co;
	input [(SIZE - 1):0] a;
	input [(SIZE - 1):0] b;
	input ci;
	wire [SIZE:0] c;
	genvar i;
	assign c[0] = ci;
	generate
		for (i = 0; (i &lt; SIZE); i = (i + 1)) begin : bitnum
			wire t1;
			wire t2;
			wire t3;
			xor g1 (t1, a[i], b[i]);
			xor g2 (sum[i], t1, c[i]);
			and g3 (t2, a[i], b[i]);
			and g4 (t3, t1, c[i]);
			or g5 (c[(i + 1)], t2, t3);
		end
	endgenerate
	assign co = c[SIZE];
endmodule

</pre>
</body>