// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fwd_fft_fft_stage_116_Pipeline_SKIP_X (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        trunc_ln15,
        IN_r_address0,
        IN_r_ce0,
        IN_r_q0,
        IN_r_address1,
        IN_r_ce1,
        IN_r_q1,
        OUT_r_address0,
        OUT_r_ce0,
        OUT_r_we0,
        OUT_r_d0,
        OUT_r_address1,
        OUT_r_ce1,
        OUT_r_we1,
        OUT_r_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [6:0] trunc_ln15;
output  [5:0] IN_r_address0;
output   IN_r_ce0;
input  [31:0] IN_r_q0;
output  [5:0] IN_r_address1;
output   IN_r_ce1;
input  [31:0] IN_r_q1;
output  [5:0] OUT_r_address0;
output   OUT_r_ce0;
output   OUT_r_we0;
output  [31:0] OUT_r_d0;
output  [5:0] OUT_r_address1;
output   OUT_r_ce1;
output   OUT_r_we1;
output  [31:0] OUT_r_d1;

reg ap_idle;
reg IN_r_ce0;
reg IN_r_ce1;
reg OUT_r_ce0;
reg OUT_r_we0;
reg OUT_r_ce1;
reg OUT_r_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1057_fu_176_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] add_ln19_fu_201_p2;
reg   [5:0] add_ln19_reg_398;
reg   [5:0] add_ln19_reg_398_pp0_iter2_reg;
reg   [5:0] add_ln19_reg_398_pp0_iter3_reg;
reg   [5:0] add_ln19_reg_398_pp0_iter4_reg;
reg   [5:0] add_ln19_reg_398_pp0_iter5_reg;
reg   [5:0] add_ln19_reg_398_pp0_iter6_reg;
reg   [5:0] add_ln19_reg_398_pp0_iter7_reg;
reg   [5:0] add_ln19_reg_398_pp0_iter8_reg;
reg   [5:0] add_ln19_reg_398_pp0_iter9_reg;
reg   [5:0] add_ln19_reg_398_pp0_iter10_reg;
wire   [63:0] zext_ln20_fu_283_p1;
reg   [63:0] zext_ln20_reg_404;
reg   [63:0] zext_ln20_reg_404_pp0_iter3_reg;
reg   [63:0] zext_ln20_reg_404_pp0_iter4_reg;
reg   [63:0] zext_ln20_reg_404_pp0_iter5_reg;
reg   [63:0] zext_ln20_reg_404_pp0_iter6_reg;
reg   [63:0] zext_ln20_reg_404_pp0_iter7_reg;
reg   [63:0] zext_ln20_reg_404_pp0_iter8_reg;
reg   [63:0] zext_ln20_reg_404_pp0_iter9_reg;
reg   [63:0] zext_ln20_reg_404_pp0_iter10_reg;
reg   [63:0] zext_ln20_reg_404_pp0_iter11_reg;
reg   [63:0] zext_ln20_reg_404_pp0_iter12_reg;
reg   [63:0] zext_ln20_reg_404_pp0_iter13_reg;
reg   [63:0] zext_ln20_reg_404_pp0_iter14_reg;
reg   [63:0] zext_ln20_reg_404_pp0_iter15_reg;
reg   [63:0] zext_ln20_reg_404_pp0_iter16_reg;
reg   [63:0] zext_ln20_reg_404_pp0_iter17_reg;
wire   [15:0] trunc_ln388_fu_288_p1;
reg   [15:0] trunc_ln388_reg_414;
reg   [15:0] trunc_ln388_2_reg_419;
wire   [15:0] grp_fu_148_p2;
reg   [15:0] mul_i_i_reg_434;
wire   [15:0] grp_fu_153_p2;
reg   [15:0] mul3_i_i_reg_440;
wire   [63:0] zext_ln19_fu_310_p1;
reg   [63:0] zext_ln19_reg_446;
reg   [63:0] zext_ln19_reg_446_pp0_iter12_reg;
reg   [63:0] zext_ln19_reg_446_pp0_iter13_reg;
reg   [63:0] zext_ln19_reg_446_pp0_iter14_reg;
reg   [63:0] zext_ln19_reg_446_pp0_iter15_reg;
reg   [63:0] zext_ln19_reg_446_pp0_iter16_reg;
reg   [63:0] zext_ln19_reg_446_pp0_iter17_reg;
wire   [15:0] trunc_ln19_fu_314_p1;
reg   [15:0] trunc_ln19_reg_456;
reg   [15:0] trunc_ln19_2_reg_461;
wire   [15:0] grp_fu_136_p2;
reg   [15:0] p_r_reg_466;
wire   [15:0] grp_fu_124_p2;
reg   [15:0] p_r_M_imag_15_reg_472;
wire   [15:0] t1_M_real_fu_328_p1;
wire   [15:0] t1_M_imag_fu_333_p1;
wire   [15:0] grp_fu_128_p2;
reg   [15:0] p_r_M_real_7_reg_490;
wire   [15:0] grp_fu_132_p2;
reg   [15:0] p_r_M_imag_8_reg_495;
wire   [15:0] grp_fu_140_p2;
reg   [15:0] p_r_M_real_8_reg_500;
wire   [15:0] grp_fu_144_p2;
reg   [15:0] p_r_M_imag_9_reg_505;
wire    ap_block_pp0_stage0;
reg   [6:0] k1_fu_56;
wire   [6:0] k1_10_fu_181_p2;
wire    ap_loop_init;
reg   [31:0] j1_fu_60;
wire   [31:0] j1_9_fu_247_p3;
reg   [31:0] m1_fu_64;
wire   [31:0] m1_6_fu_255_p3;
wire   [15:0] grp_fu_148_p0;
wire   [15:0] grp_fu_153_p0;
wire   [5:0] trunc_ln1057_3_fu_197_p1;
wire   [5:0] trunc_ln1057_fu_193_p1;
wire   [0:0] icmp_ln27_fu_219_p2;
wire   [31:0] add_ln30_fu_225_p2;
wire   [0:0] icmp_ln23_fu_207_p2;
wire   [31:0] j1_7_fu_213_p2;
wire   [31:0] j1_8_fu_231_p3;
wire   [31:0] m1_5_fu_239_p3;
wire   [5:0] add_ln20_fu_278_p2;
wire   [15:0] bitcast_ln21_1_fu_341_p1;
wire   [15:0] bitcast_ln21_fu_338_p1;
wire   [15:0] bitcast_ln22_1_fu_356_p1;
wire   [15:0] bitcast_ln22_fu_353_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_done_reg = 1'b0;
end

fwd_fft_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U324(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i_i_reg_434),
    .din1(mul3_i_i_reg_440),
    .ce(1'b1),
    .dout(grp_fu_124_p2)
);

fwd_fft_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U325(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t1_M_real_fu_328_p1),
    .din1(p_r_reg_466),
    .ce(1'b1),
    .dout(grp_fu_128_p2)
);

fwd_fft_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U326(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t1_M_imag_fu_333_p1),
    .din1(p_r_M_imag_15_reg_472),
    .ce(1'b1),
    .dout(grp_fu_132_p2)
);

fwd_fft_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U327(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i_i_reg_434),
    .din1(mul3_i_i_reg_440),
    .ce(1'b1),
    .dout(grp_fu_136_p2)
);

fwd_fft_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U328(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t1_M_real_fu_328_p1),
    .din1(p_r_reg_466),
    .ce(1'b1),
    .dout(grp_fu_140_p2)
);

fwd_fft_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U329(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t1_M_imag_fu_333_p1),
    .din1(p_r_M_imag_15_reg_472),
    .ce(1'b1),
    .dout(grp_fu_144_p2)
);

fwd_fft_hmul_16ns_16ns_16_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hmul_16ns_16ns_16_4_max_dsp_1_U330(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_148_p0),
    .din1(16'd0),
    .ce(1'b1),
    .dout(grp_fu_148_p2)
);

fwd_fft_hmul_16ns_16ns_16_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hmul_16ns_16ns_16_4_max_dsp_1_U331(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_153_p0),
    .din1(16'd0),
    .ce(1'b1),
    .dout(grp_fu_153_p2)
);

fwd_fft_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter17_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            j1_fu_60 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1057_fu_176_p2 == 1'd0))) begin
            j1_fu_60 <= j1_9_fu_247_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            k1_fu_56 <= 7'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1057_fu_176_p2 == 1'd0))) begin
            k1_fu_56 <= k1_10_fu_181_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            m1_fu_64 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1057_fu_176_p2 == 1'd0))) begin
            m1_fu_64 <= m1_6_fu_255_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1057_fu_176_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln19_reg_398 <= add_ln19_fu_201_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln19_reg_398_pp0_iter10_reg <= add_ln19_reg_398_pp0_iter9_reg;
        add_ln19_reg_398_pp0_iter2_reg <= add_ln19_reg_398;
        add_ln19_reg_398_pp0_iter3_reg <= add_ln19_reg_398_pp0_iter2_reg;
        add_ln19_reg_398_pp0_iter4_reg <= add_ln19_reg_398_pp0_iter3_reg;
        add_ln19_reg_398_pp0_iter5_reg <= add_ln19_reg_398_pp0_iter4_reg;
        add_ln19_reg_398_pp0_iter6_reg <= add_ln19_reg_398_pp0_iter5_reg;
        add_ln19_reg_398_pp0_iter7_reg <= add_ln19_reg_398_pp0_iter6_reg;
        add_ln19_reg_398_pp0_iter8_reg <= add_ln19_reg_398_pp0_iter7_reg;
        add_ln19_reg_398_pp0_iter9_reg <= add_ln19_reg_398_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        mul3_i_i_reg_440 <= grp_fu_153_p2;
        mul_i_i_reg_434 <= grp_fu_148_p2;
        p_r_M_imag_15_reg_472 <= grp_fu_124_p2;
        p_r_M_imag_8_reg_495 <= grp_fu_132_p2;
        p_r_M_imag_9_reg_505 <= grp_fu_144_p2;
        p_r_M_real_7_reg_490 <= grp_fu_128_p2;
        p_r_M_real_8_reg_500 <= grp_fu_140_p2;
        p_r_reg_466 <= grp_fu_136_p2;
        trunc_ln19_2_reg_461 <= {{IN_r_q0[31:16]}};
        trunc_ln19_reg_456 <= trunc_ln19_fu_314_p1;
        trunc_ln388_2_reg_419 <= {{IN_r_q1[31:16]}};
        trunc_ln388_reg_414 <= trunc_ln388_fu_288_p1;
        zext_ln19_reg_446[5 : 0] <= zext_ln19_fu_310_p1[5 : 0];
        zext_ln19_reg_446_pp0_iter12_reg[5 : 0] <= zext_ln19_reg_446[5 : 0];
        zext_ln19_reg_446_pp0_iter13_reg[5 : 0] <= zext_ln19_reg_446_pp0_iter12_reg[5 : 0];
        zext_ln19_reg_446_pp0_iter14_reg[5 : 0] <= zext_ln19_reg_446_pp0_iter13_reg[5 : 0];
        zext_ln19_reg_446_pp0_iter15_reg[5 : 0] <= zext_ln19_reg_446_pp0_iter14_reg[5 : 0];
        zext_ln19_reg_446_pp0_iter16_reg[5 : 0] <= zext_ln19_reg_446_pp0_iter15_reg[5 : 0];
        zext_ln19_reg_446_pp0_iter17_reg[5 : 0] <= zext_ln19_reg_446_pp0_iter16_reg[5 : 0];
        zext_ln20_reg_404[5 : 0] <= zext_ln20_fu_283_p1[5 : 0];
        zext_ln20_reg_404_pp0_iter10_reg[5 : 0] <= zext_ln20_reg_404_pp0_iter9_reg[5 : 0];
        zext_ln20_reg_404_pp0_iter11_reg[5 : 0] <= zext_ln20_reg_404_pp0_iter10_reg[5 : 0];
        zext_ln20_reg_404_pp0_iter12_reg[5 : 0] <= zext_ln20_reg_404_pp0_iter11_reg[5 : 0];
        zext_ln20_reg_404_pp0_iter13_reg[5 : 0] <= zext_ln20_reg_404_pp0_iter12_reg[5 : 0];
        zext_ln20_reg_404_pp0_iter14_reg[5 : 0] <= zext_ln20_reg_404_pp0_iter13_reg[5 : 0];
        zext_ln20_reg_404_pp0_iter15_reg[5 : 0] <= zext_ln20_reg_404_pp0_iter14_reg[5 : 0];
        zext_ln20_reg_404_pp0_iter16_reg[5 : 0] <= zext_ln20_reg_404_pp0_iter15_reg[5 : 0];
        zext_ln20_reg_404_pp0_iter17_reg[5 : 0] <= zext_ln20_reg_404_pp0_iter16_reg[5 : 0];
        zext_ln20_reg_404_pp0_iter3_reg[5 : 0] <= zext_ln20_reg_404[5 : 0];
        zext_ln20_reg_404_pp0_iter4_reg[5 : 0] <= zext_ln20_reg_404_pp0_iter3_reg[5 : 0];
        zext_ln20_reg_404_pp0_iter5_reg[5 : 0] <= zext_ln20_reg_404_pp0_iter4_reg[5 : 0];
        zext_ln20_reg_404_pp0_iter6_reg[5 : 0] <= zext_ln20_reg_404_pp0_iter5_reg[5 : 0];
        zext_ln20_reg_404_pp0_iter7_reg[5 : 0] <= zext_ln20_reg_404_pp0_iter6_reg[5 : 0];
        zext_ln20_reg_404_pp0_iter8_reg[5 : 0] <= zext_ln20_reg_404_pp0_iter7_reg[5 : 0];
        zext_ln20_reg_404_pp0_iter9_reg[5 : 0] <= zext_ln20_reg_404_pp0_iter8_reg[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IN_r_ce0 = 1'b1;
    end else begin
        IN_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IN_r_ce1 = 1'b1;
    end else begin
        IN_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        OUT_r_ce0 = 1'b1;
    end else begin
        OUT_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        OUT_r_ce1 = 1'b1;
    end else begin
        OUT_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        OUT_r_we0 = 1'b1;
    end else begin
        OUT_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        OUT_r_we1 = 1'b1;
    end else begin
        OUT_r_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1057_fu_176_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter17_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign IN_r_address0 = zext_ln19_fu_310_p1;

assign IN_r_address1 = zext_ln20_fu_283_p1;

assign OUT_r_address0 = zext_ln20_reg_404_pp0_iter17_reg;

assign OUT_r_address1 = zext_ln19_reg_446_pp0_iter17_reg;

assign OUT_r_d0 = {{bitcast_ln22_1_fu_356_p1}, {bitcast_ln22_fu_353_p1}};

assign OUT_r_d1 = {{bitcast_ln21_1_fu_341_p1}, {bitcast_ln21_fu_338_p1}};

assign add_ln19_fu_201_p2 = (trunc_ln1057_3_fu_197_p1 + trunc_ln1057_fu_193_p1);

assign add_ln20_fu_278_p2 = (add_ln19_reg_398 + 6'd16);

assign add_ln30_fu_225_p2 = (m1_fu_64 + 32'd32);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign bitcast_ln21_1_fu_341_p1 = p_r_M_imag_8_reg_495;

assign bitcast_ln21_fu_338_p1 = p_r_M_real_7_reg_490;

assign bitcast_ln22_1_fu_356_p1 = p_r_M_imag_9_reg_505;

assign bitcast_ln22_fu_353_p1 = p_r_M_real_8_reg_500;

assign grp_fu_148_p0 = trunc_ln388_reg_414;

assign grp_fu_153_p0 = trunc_ln388_2_reg_419;

assign icmp_ln1057_fu_176_p2 = ((k1_fu_56 == trunc_ln15) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_207_p2 = ((j1_fu_60 < 32'd15) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_219_p2 = ((j1_fu_60 == 32'd15) ? 1'b1 : 1'b0);

assign j1_7_fu_213_p2 = (j1_fu_60 + 32'd1);

assign j1_8_fu_231_p3 = ((icmp_ln27_fu_219_p2[0:0] == 1'b1) ? 32'd0 : j1_fu_60);

assign j1_9_fu_247_p3 = ((icmp_ln23_fu_207_p2[0:0] == 1'b1) ? j1_7_fu_213_p2 : j1_8_fu_231_p3);

assign k1_10_fu_181_p2 = (k1_fu_56 + 7'd1);

assign m1_5_fu_239_p3 = ((icmp_ln27_fu_219_p2[0:0] == 1'b1) ? add_ln30_fu_225_p2 : m1_fu_64);

assign m1_6_fu_255_p3 = ((icmp_ln23_fu_207_p2[0:0] == 1'b1) ? m1_fu_64 : m1_5_fu_239_p3);

assign t1_M_imag_fu_333_p1 = trunc_ln19_2_reg_461;

assign t1_M_real_fu_328_p1 = trunc_ln19_reg_456;

assign trunc_ln1057_3_fu_197_p1 = j1_fu_60[5:0];

assign trunc_ln1057_fu_193_p1 = m1_fu_64[5:0];

assign trunc_ln19_fu_314_p1 = IN_r_q0[15:0];

assign trunc_ln388_fu_288_p1 = IN_r_q1[15:0];

assign zext_ln19_fu_310_p1 = add_ln19_reg_398_pp0_iter10_reg;

assign zext_ln20_fu_283_p1 = add_ln20_fu_278_p2;

always @ (posedge ap_clk) begin
    zext_ln20_reg_404[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_reg_404_pp0_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_reg_404_pp0_iter4_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_reg_404_pp0_iter5_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_reg_404_pp0_iter6_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_reg_404_pp0_iter7_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_reg_404_pp0_iter8_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_reg_404_pp0_iter9_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_reg_404_pp0_iter10_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_reg_404_pp0_iter11_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_reg_404_pp0_iter12_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_reg_404_pp0_iter13_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_reg_404_pp0_iter14_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_reg_404_pp0_iter15_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_reg_404_pp0_iter16_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln20_reg_404_pp0_iter17_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln19_reg_446[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln19_reg_446_pp0_iter12_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln19_reg_446_pp0_iter13_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln19_reg_446_pp0_iter14_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln19_reg_446_pp0_iter15_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln19_reg_446_pp0_iter16_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln19_reg_446_pp0_iter17_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //fwd_fft_fft_stage_116_Pipeline_SKIP_X
