<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab7Lee.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BaudRateGeneratorI2C_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="I2C_Controller_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab7phase1overall_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab7phase1overall_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="lab7phase1overall_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1540275644" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1540275644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540275644" xil_pn:in_ck="-2935381574346723473" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1540275644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Source Files/BaudRateGenerator.v"/>
      <outfile xil_pn:name="../Source Files/BaudRateGeneratorI2C_tb.v"/>
      <outfile xil_pn:name="../Source Files/ClockedNegativeOneShot.v"/>
      <outfile xil_pn:name="../Source Files/ClockedPositiveOneShot.v"/>
      <outfile xil_pn:name="../Source Files/I2C_Controller.v"/>
      <outfile xil_pn:name="../Source Files/I2C_ControllerI2C_tb.v"/>
      <outfile xil_pn:name="../Source Files/I2C_DataUnit.v"/>
      <outfile xil_pn:name="../Source Files/I2C_DataUnit_tb.v"/>
      <outfile xil_pn:name="../Source Files/I2C_SDAmodule.v"/>
      <outfile xil_pn:name="../Source Files/I2C_ShiftRegister.v"/>
      <outfile xil_pn:name="../Source Files/I2C_ShiftRegister_tb.v"/>
      <outfile xil_pn:name="../Source Files/I2C__SDAmodule_tb.v"/>
      <outfile xil_pn:name="../Source Files/Lab7I2Cphase1fall2018JJS_JJS.v"/>
      <outfile xil_pn:name="../Source Files/SquareWaveGenerator_tb.v"/>
      <outfile xil_pn:name="../Source Files/lab7phase1overall2018fall_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1540275644" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7473570354499153932" xil_pn:start_ts="1540275644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540275644" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5198719653451632562" xil_pn:start_ts="1540275644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540260059" xil_pn:in_ck="4714685839576364552" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4596838804573580743" xil_pn:start_ts="1540260059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Clock60Mhz.v"/>
    </transform>
    <transform xil_pn:end_ts="1540275644" xil_pn:in_ck="-2935381574346723473" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1540275644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Source Files/BaudRateGenerator.v"/>
      <outfile xil_pn:name="../Source Files/BaudRateGeneratorI2C_tb.v"/>
      <outfile xil_pn:name="../Source Files/ClockedNegativeOneShot.v"/>
      <outfile xil_pn:name="../Source Files/ClockedPositiveOneShot.v"/>
      <outfile xil_pn:name="../Source Files/I2C_Controller.v"/>
      <outfile xil_pn:name="../Source Files/I2C_ControllerI2C_tb.v"/>
      <outfile xil_pn:name="../Source Files/I2C_DataUnit.v"/>
      <outfile xil_pn:name="../Source Files/I2C_DataUnit_tb.v"/>
      <outfile xil_pn:name="../Source Files/I2C_SDAmodule.v"/>
      <outfile xil_pn:name="../Source Files/I2C_ShiftRegister.v"/>
      <outfile xil_pn:name="../Source Files/I2C_ShiftRegister_tb.v"/>
      <outfile xil_pn:name="../Source Files/I2C__SDAmodule_tb.v"/>
      <outfile xil_pn:name="../Source Files/Lab7I2Cphase1fall2018JJS_JJS.v"/>
      <outfile xil_pn:name="../Source Files/SquareWaveGenerator_tb.v"/>
      <outfile xil_pn:name="../Source Files/lab7phase1overall2018fall_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1540275647" xil_pn:in_ck="-96053758975601181" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5987302551689007527" xil_pn:start_ts="1540275644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab7phase1overall_beh.prj"/>
      <outfile xil_pn:name="lab7phase1overall_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1540275647" xil_pn:in_ck="8708336370832000194" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4955768791668738730" xil_pn:start_ts="1540275647">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab7phase1overall_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1540256508" xil_pn:in_ck="8010680116343624055" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1540256508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
