{
  "name": "ostd::arch::irq::chip::IrqChip::count_io_apics",
  "span": "ostd/src/arch/x86/irq/chip/mod.rs:118:5: 118:42",
  "mir": "fn ostd::arch::irq::chip::IrqChip::count_io_apics(_1: &arch::irq::chip::IrqChip) -> usize {\n    let mut _0: usize;\n    let mut _2: &[arch::irq::chip::ioapic::IoApic];\n    let  _3: &alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>;\n    let mut _4: &sync::spin::SpinLockGuard<'_, alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>, sync::guard::PreemptDisabled>;\n    let  _5: sync::spin::SpinLockGuard<'_, alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>, sync::guard::PreemptDisabled>;\n    let mut _6: &sync::spin::SpinLock<alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>>;\n    let mut _7: alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>;\n    let mut _8: *const [arch::irq::chip::ioapic::IoApic];\n    debug self => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = &((*_1).0: sync::spin::SpinLock<alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>>);\n        _5 = sync::spin::SpinLock::<alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>>::lock(move _6) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _4 = &_5;\n        _3 = <sync::spin::SpinLockGuard<'_, alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>, sync::guard::PreemptDisabled> as core::ops::Deref>::deref(move _4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _7 = (*_3);\n        _8 = ((_7.0: core::ptr::Unique<[arch::irq::chip::ioapic::IoApic]>).0: core::ptr::NonNull<[arch::irq::chip::ioapic::IoApic]>) as *const [arch::irq::chip::ioapic::IoApic];\n        _2 = &(*_8);\n        StorageDead(_6);\n        StorageDead(_4);\n        _0 = PtrMetadata(move _2);\n        drop(_5) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_5);\n        StorageDead(_3);\n        StorageDead(_2);\n        return;\n    }\n}\n"
}