# 1 "arch/arm/boot/dts/mmp3-dell-ariel.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/mmp3-dell-ariel.dts"







/dts-v1/;
# 1 "arch/arm/boot/dts/mmp3.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/marvell,mmp2.h" 1
# 7 "arch/arm/boot/dts/mmp3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/marvell,mmp2.h" 1
# 8 "arch/arm/boot/dts/mmp3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 9 "arch/arm/boot/dts/mmp3.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  enable-method = "marvell,mmp3-smp";

  cpu@0 {
   compatible = "marvell,pj4b";
   device_type = "cpu";
   next-level-cache = <&l2>;
   reg = <0>;
  };

  cpu@1 {
   compatible = "marvell,pj4b";
   device_type = "cpu";
   next-level-cache = <&l2>;
   reg = <1>;
  };
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&gic>;
  ranges;

  axi@d4200000 {
   compatible = "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0xd4200000 0x00200000>;
   ranges;

   interrupt-controller@d4282000 {
    compatible = "marvell,mmp3-intc";
    interrupt-controller;
    #interrupt-cells = <1>;
    reg = <0xd4282000 0x1000>,
          <0xd4284000 0x100>;
    mrvl,intc-nr-irqs = <64>;
   };

   pmic_mux: interrupt-controller@d4282150 {
    compatible = "mrvl,mmp2-mux-intc";
    interrupts = <0 4 4>;
    interrupt-controller;
    #interrupt-cells = <1>;
    reg = <0x150 0x4>, <0x168 0x4>;
    reg-names = "mux status", "mux mask";
    mrvl,intc-nr-irqs = <4>;
   };

   rtc_mux: interrupt-controller@d4282154 {
    compatible = "mrvl,mmp2-mux-intc";
    interrupts = <0 5 4>;
    interrupt-controller;
    #interrupt-cells = <1>;
    reg = <0x154 0x4>, <0x16c 0x4>;
    reg-names = "mux status", "mux mask";
    mrvl,intc-nr-irqs = <2>;
   };

   hsi3_mux: interrupt-controller@d42821bc {
    compatible = "mrvl,mmp2-mux-intc";
    interrupts = <0 6 4>;
    interrupt-controller;
    #interrupt-cells = <1>;
    reg = <0x1bc 0x4>, <0x1a4 0x4>;
    reg-names = "mux status", "mux mask";
    mrvl,intc-nr-irqs = <3>;
   };

   gpu_mux: interrupt-controller@d42821c0 {
    compatible = "mrvl,mmp2-mux-intc";
    interrupts = <0 8 4>;
    interrupt-controller;
    #interrupt-cells = <1>;
    reg = <0x1c0 0x4>, <0x1a8 0x4>;
    reg-names = "mux status", "mux mask";
    mrvl,intc-nr-irqs = <3>;
   };

   twsi_mux: interrupt-controller@d4282158 {
    compatible = "mrvl,mmp2-mux-intc";
    interrupts = <0 17 4>;
    interrupt-controller;
    #interrupt-cells = <1>;
    reg = <0x158 0x4>, <0x170 0x4>;
    reg-names = "mux status", "mux mask";
    mrvl,intc-nr-irqs = <5>;
   };

   hsi2_mux: interrupt-controller@d42821c4 {
    compatible = "mrvl,mmp2-mux-intc";
    interrupts = <0 18 4>;
    interrupt-controller;
    #interrupt-cells = <1>;
    reg = <0x1c4 0x4>, <0x1ac 0x4>;
    reg-names = "mux status", "mux mask";
    mrvl,intc-nr-irqs = <2>;
   };

   dxo_mux: interrupt-controller@d42821c8 {
    compatible = "mrvl,mmp2-mux-intc";
    interrupts = <0 30 4>;
    interrupt-controller;
    #interrupt-cells = <1>;
    reg = <0x1c8 0x4>, <0x1b0 0x4>;
    reg-names = "mux status", "mux mask";
    mrvl,intc-nr-irqs = <2>;
   };

   misc1_mux: interrupt-controller@d428215c {
    compatible = "mrvl,mmp2-mux-intc";
    interrupts = <0 35 4>;
    interrupt-controller;
    #interrupt-cells = <1>;
    reg = <0x15c 0x4>, <0x174 0x4>;
    reg-names = "mux status", "mux mask";
    mrvl,intc-nr-irqs = <31>;
   };

   ci_mux: interrupt-controller@d42821cc {
    compatible = "mrvl,mmp2-mux-intc";
    interrupts = <0 42 4>;
    interrupt-controller;
    #interrupt-cells = <1>;
    reg = <0x1cc 0x4>, <0x1b4 0x4>;
    reg-names = "mux status", "mux mask";
    mrvl,intc-nr-irqs = <2>;
   };

   ssp_mux: interrupt-controller@d4282160 {
    compatible = "mrvl,mmp2-mux-intc";
    interrupts = <0 51 4>;
    interrupt-controller;
    #interrupt-cells = <1>;
    reg = <0x160 0x4>, <0x178 0x4>;
    reg-names = "mux status", "mux mask";
    mrvl,intc-nr-irqs = <2>;
   };

   hsi1_mux: interrupt-controller@d4282184 {
    compatible = "mrvl,mmp2-mux-intc";
    interrupts = <0 55 4>;
    interrupt-controller;
    #interrupt-cells = <1>;
    reg = <0x184 0x4>, <0x17c 0x4>;
    reg-names = "mux status", "mux mask";
    mrvl,intc-nr-irqs = <4>;
   };

   misc2_mux: interrupt-controller@d4282188 {
    compatible = "mrvl,mmp2-mux-intc";
    interrupts = <0 57 4>;
    interrupt-controller;
    #interrupt-cells = <1>;
    reg = <0x188 0x4>, <0x180 0x4>;
    reg-names = "mux status", "mux mask";
    mrvl,intc-nr-irqs = <20>;
   };

   hsi0_mux: interrupt-controller@d42821d0 {
    compatible = "mrvl,mmp2-mux-intc";
    interrupts = <0 58 4>;
    interrupt-controller;
    #interrupt-cells = <1>;
    reg = <0x1d0 0x4>, <0x1b8 0x4>;
    reg-names = "mux status", "mux mask";
    mrvl,intc-nr-irqs = <5>;
   };

   usb_otg_phy0: usb-phy@d4207000 {
    compatible = "marvell,mmp3-usb-phy";
    reg = <0xd4207000 0x40>;
    #phy-cells = <0>;
    status = "disabled";
   };

   usb_otg0: usb@d4208000 {
    compatible = "marvell,pxau2o-ehci";
    reg = <0xd4208000 0x200>;
    interrupts = <0 44 4>;
    clocks = <&soc_clocks 105>;
    clock-names = "USBCLK";
    phys = <&usb_otg_phy0>;
    phy-names = "usb";
    status = "disabled";
   };

   hsic_phy0: usb-phy@f0001800 {
    compatible = "marvell,mmp3-hsic-phy";
    reg = <0xf0001800 0x40>;
    #phy-cells = <0>;
    status = "disabled";
   };

   hsic0: usb@f0001000 {
    compatible = "marvell,pxau2o-ehci";
    reg = <0xf0001000 0x200>;
    interrupts = <0 22 4>;
    clocks = <&soc_clocks 121>;
    clock-names = "USBCLK";
    phys = <&hsic_phy0>;
    phy-names = "usb";
    phy_type = "hsic";
    #address-cells = <0x01>;
    #size-cells = <0x00>;
    status = "disabled";
   };

   hsic_phy1: usb-phy@f0002800 {
    compatible = "marvell,mmp3-hsic-phy";
    reg = <0xf0002800 0x40>;
    #phy-cells = <0>;
    status = "disabled";
   };

   hsic1: usb@f0002000 {
    compatible = "marvell,pxau2o-ehci";
    reg = <0xf0002000 0x200>;
    interrupts = <0 23 4>;
    clocks = <&soc_clocks 122>;
    clock-names = "USBCLK";
    phys = <&hsic_phy1>;
    phy-names = "usb";
    phy_type = "hsic";
    #address-cells = <0x01>;
    #size-cells = <0x00>;
    status = "disabled";
   };

   mmc1: mmc@d4280000 {
    compatible = "mrvl,pxav3-mmc";
    reg = <0xd4280000 0x120>;
    clocks = <&soc_clocks 101>;
    clock-names = "io";
    interrupts = <0 39 4>;
    status = "disabled";
   };

   mmc2: mmc@d4280800 {
    compatible = "mrvl,pxav3-mmc";
    reg = <0xd4280800 0x120>;
    clocks = <&soc_clocks 102>;
    clock-names = "io";
    interrupts = <0 52 4>;
    status = "disabled";
   };

   mmc3: mmc@d4281000 {
    compatible = "mrvl,pxav3-mmc";
    reg = <0xd4281000 0x120>;
    clocks = <&soc_clocks 103>;
    clock-names = "io";
    interrupts = <0 53 4>;
    status = "disabled";
   };

   mmc4: mmc@d4281800 {
    compatible = "mrvl,pxav3-mmc";
    reg = <0xd4281800 0x120>;
    clocks = <&soc_clocks 104>;
    clock-names = "io";
    interrupts = <0 54 4>;
    status = "disabled";
   };

   mmc5: mmc@d4217000 {
    compatible = "mrvl,pxav3-mmc";
    reg = <0xd4217000 0x120>;
    clocks = <&soc_clocks 126>;
    clock-names = "io";
    interrupt-parent = <&hsi1_mux>;
    interrupts = <0>;
    status = "disabled";
   };

   camera0: camera@d420a000 {
    compatible = "marvell,mmp2-ccic";
    reg = <0xd420a000 0x800>;
    interrupts = <1>;
    interrupt-parent = <&ci_mux>;
    clocks = <&soc_clocks 112>;
    clock-names = "axi";
    power-domains = <&soc_clocks 2>;
    #clock-cells = <0>;
    clock-output-names = "mclk";
    status = "disabled";
   };

   camera1: camera@d420a800 {
    compatible = "marvell,mmp2-ccic";
    reg = <0xd420a800 0x800>;
    interrupts = <2>;
    interrupt-parent = <&ci_mux>;
    clocks = <&soc_clocks 116>;
    clock-names = "axi";
    power-domains = <&soc_clocks 2>;
    #clock-cells = <0>;
    clock-output-names = "mclk";
    status = "disabled";
   };

   gpu_3d: gpu@d420d000 {
    compatible = "vivante,gc";
    reg = <0xd420d000 0x2000>;
    interrupt-parent = <&gpu_mux>;
    interrupts = <0>;
    status = "disabled";
    clocks = <&soc_clocks 124>,
      <&soc_clocks 123>;
    clock-names = "core", "bus";
    power-domains = <&soc_clocks 0>;
   };

   gpu_2d: gpu@d420f000 {
    compatible = "vivante,gc";
    reg = <0xd420f000 0x2000>;
    interrupt-parent = <&gpu_mux>;
    interrupts = <2>;
    status = "disabled";
    clocks = <&soc_clocks 125>,
      <&soc_clocks 123>;
    clock-names = "core", "bus";
    power-domains = <&soc_clocks 0>;
   };
  };

  apb@d4000000 {
   compatible = "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0xd4000000 0x00200000>;
   ranges;

   timer: timer@d4014000 {
    compatible = "mrvl,mmp-timer";
    reg = <0xd4014000 0x100>;
    interrupts = <0 13 4>;
    clocks = <&soc_clocks 81>;
   };

   uart1: serial@d4030000 {
    compatible = "mrvl,mmp-uart", "intel,xscale-uart";
    reg = <0xd4030000 0x1000>;
    interrupts = <0 27 4>;
    clocks = <&soc_clocks 73>;
    resets = <&soc_clocks 73>;
    reg-shift = <2>;
    status = "disabled";
   };

   uart2: serial@d4017000 {
    compatible = "mrvl,mmp-uart", "intel,xscale-uart";
    reg = <0xd4017000 0x1000>;
    interrupts = <0 28 4>;
    clocks = <&soc_clocks 74>;
    resets = <&soc_clocks 74>;
    reg-shift = <2>;
    status = "disabled";
   };

   uart3: serial@d4018000 {
    compatible = "mrvl,mmp-uart", "intel,xscale-uart";
    reg = <0xd4018000 0x1000>;
    interrupts = <0 24 4>;
    clocks = <&soc_clocks 75>;
    resets = <&soc_clocks 75>;
    reg-shift = <2>;
    status = "disabled";
   };

   uart4: serial@d4016000 {
    compatible = "mrvl,mmp-uart", "intel,xscale-uart";
    reg = <0xd4016000 0x1000>;
    interrupts = <0 46 4>;
    clocks = <&soc_clocks 76>;
    resets = <&soc_clocks 76>;
    reg-shift = <2>;
    status = "disabled";
   };

   gpio: gpio@d4019000 {
    compatible = "marvell,mmp2-gpio";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0xd4019000 0x1000>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupts = <0 49 4>;
    interrupt-names = "gpio_mux";
    clocks = <&soc_clocks 66>;
    resets = <&soc_clocks 66>;
    interrupt-controller;
    #interrupt-cells = <2>;
    ranges;

    gcb0: gpio@d4019000 {
     reg = <0xd4019000 0x4>;
    };

    gcb1: gpio@d4019004 {
     reg = <0xd4019004 0x4>;
    };

    gcb2: gpio@d4019008 {
     reg = <0xd4019008 0x4>;
    };

    gcb3: gpio@d4019100 {
     reg = <0xd4019100 0x4>;
    };

    gcb4: gpio@d4019104 {
     reg = <0xd4019104 0x4>;
    };

    gcb5: gpio@d4019108 {
     reg = <0xd4019108 0x4>;
    };
   };

   twsi1: i2c@d4011000 {
    compatible = "mrvl,mmp-twsi";
    reg = <0xd4011000 0x70>;
    interrupts = <0 7 4>;
    clocks = <&soc_clocks 60>;
    resets = <&soc_clocks 60>;
    #address-cells = <1>;
    #size-cells = <0>;
    mrvl,i2c-fast-mode;
    status = "disabled";
   };

   twsi2: i2c@d4031000 {
    compatible = "mrvl,mmp-twsi";
    reg = <0xd4031000 0x70>;
    interrupt-parent = <&twsi_mux>;
    interrupts = <0>;
    clocks = <&soc_clocks 61>;
    resets = <&soc_clocks 61>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   twsi3: i2c@d4032000 {
    compatible = "mrvl,mmp-twsi";
    reg = <0xd4032000 0x70>;
    interrupt-parent = <&twsi_mux>;
    interrupts = <1>;
    clocks = <&soc_clocks 62>;
    resets = <&soc_clocks 62>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   twsi4: i2c@d4033000 {
    compatible = "mrvl,mmp-twsi";
    reg = <0xd4033000 0x70>;
    interrupt-parent = <&twsi_mux>;
    interrupts = <2>;
    clocks = <&soc_clocks 63>;
    resets = <&soc_clocks 63>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };


   twsi5: i2c@d4033800 {
    compatible = "mrvl,mmp-twsi";
    reg = <0xd4033800 0x70>;
    interrupt-parent = <&twsi_mux>;
    interrupts = <3>;
    clocks = <&soc_clocks 64>;
    resets = <&soc_clocks 64>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   twsi6: i2c@d4034000 {
    compatible = "mrvl,mmp-twsi";
    reg = <0xd4034000 0x70>;
    interrupt-parent = <&twsi_mux>;
    interrupts = <4>;
    clocks = <&soc_clocks 65>;
    resets = <&soc_clocks 65>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   rtc: rtc@d4010000 {
    compatible = "mrvl,mmp-rtc";
    reg = <0xd4010000 0x1000>;
    interrupts = <1>, <0>;
    interrupt-names = "rtc 1Hz", "rtc alarm";
    interrupt-parent = <&rtc_mux>;
    clocks = <&soc_clocks 68>;
    resets = <&soc_clocks 68>;
    status = "disabled";
   };

   ssp1: spi@d4035000 {
    compatible = "marvell,mmp2-ssp";
    reg = <0xd4035000 0x1000>;
    clocks = <&soc_clocks 77>;
    interrupts = <0 0 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   ssp2: spi@d4036000 {
    compatible = "marvell,mmp2-ssp";
    reg = <0xd4036000 0x1000>;
    clocks = <&soc_clocks 78>;
    interrupts = <0 1 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   ssp3: spi@d4037000 {
    compatible = "marvell,mmp2-ssp";
    reg = <0xd4037000 0x1000>;
    clocks = <&soc_clocks 79>;
    interrupts = <0 20 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   ssp4: spi@d4039000 {
    compatible = "marvell,mmp2-ssp";
    reg = <0xd4039000 0x1000>;
    clocks = <&soc_clocks 80>;
    interrupts = <0 21 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  l2: cache-controller@d0020000 {
   compatible = "marvell,tauros3-cache", "arm,pl310-cache";
   reg = <0xd0020000 0x1000>;
   cache-unified;
   cache-level = <2>;
  };

  soc_clocks: clocks@d4050000 {
   compatible = "marvell,mmp3-clock";
   reg = <0xd4050000 0x2000>,
         <0xd4282800 0x400>,
         <0xd4015000 0x1000>;
   reg-names = "mpmu", "apmu", "apbc";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  snoop-control-unit@e0000000 {
   compatible = "arm,arm11mp-scu";
   reg = <0xe0000000 0x100>;
  };

  gic: interrupt-controller@e0001000 {
   compatible = "arm,arm11mp-gic";
   interrupt-controller;
   #interrupt-cells = <3>;
   reg = <0xe0001000 0x1000>,
         <0xe0000100 0x100>;
  };

  local-timer@e0000600 {
   compatible = "arm,arm11mp-twd-timer";
   interrupts = <1 13 ((((1 << (2)) - 1) << 8) |
        1)>;
   reg = <0xe0000600 0x20>;
  };

  watchdog@e0000620 {
   compatible = "arm,arm11mp-twd-wdt";
   reg = <0xe0000620 0x20>;
   interrupts = <1 14 ((((1 << (2)) - 1) << 8) |
        1)>;
  };
 };
};
# 10 "arch/arm/boot/dts/mmp3-dell-ariel.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 11 "arch/arm/boot/dts/mmp3-dell-ariel.dts" 2


/ {
 model = "Dell Ariel";
 compatible = "dell,wyse-ariel", "marvell,mmp3";

 aliases {
  serial2 = &uart3;
 };

 chosen {
  #address-cells = <0x1>;
  #size-cells = <0x1>;
  ranges;
  bootargs = "earlyprintk=ttyS2,115200 console=ttyS2,115200";
 };

 memory@0 {
  available = <0x7f700000 0x7ff00000 0x00000000 0x7f600000>;
  reg = <0x0 0x80000000>;
  device_type = "memory";
 };

 ec_input_spi: spi {
  compatible = "spi-gpio";
  #address-cells = <1>;
  #size-cells = <0>;

  num-chipselects = <0>;
  sck-gpios = <&gpio 55 0>;
  miso-gpios = <&gpio 57 0>;
  mosi-gpios = <&gpio 58 0>;
 };
};

&uart3 {
 status = "okay";
};

&rtc {
 status = "okay";
};

&usb_otg0 {
 status = "okay";
};

&usb_otg_phy0 {
 status = "okay";
};

&hsic0 {
 status = "okay";

 usb1@1 {
  compatible = "usb424,2640";
  reg = <0x01>;
  #address-cells = <0x01>;
  #size-cells = <0x00>;

  mass-storage@1 {
   compatible = "usb424,4040";
   reg = <0x01>;
   status = "disabled";
  };
 };
};

&hsic_phy0 {
 status = "okay";
 reset-gpios = <&gpio 63 0>;
};

&mmc3 {
 status = "okay";
 max-frequency = <50000000>;
 status = "okay";
 bus-width = <8>;
 non-removable;
 cap-mmc-highspeed;
};

&twsi1 {
 status = "okay";

 rtc@68 {
  compatible = "dallas,ds1338";
  reg = <0x68>;
  status = "okay";
 };
};

&twsi3 {
 status = "okay";
};

&twsi4 {
 status = "okay";

 embedded-controller@58 {
  compatible = "dell,wyse-ariel-ec", "ene,kb3930";
  reg = <0x58>;
  system-power-controller;

  off-gpios = <&gpio 126 0>,
       <&gpio 127 0>;
 };
};

&ssp1 {
 status = "okay";
 cs-gpios = <&gpio 46 1>;

 firmware-flash@0 {
  compatible = "winbond,w25q32", "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <104000000>;
  m25p,fast-read;
 };
};

&ec_input_spi {
 status = "okay";
 cs-gpios = <&gpio 56 1>;

 power-button@0 {
  reg = <0>;
  interrupt-parent = <&gpio>;
  interrupts = <60 1>;
  compatible = "dell,wyse-ariel-ec-input", "ene,kb3930-input";
  spi-max-frequency = <33000000>;
 };
};

&gpu_2d {
 status = "okay";
};

&gpu_3d {
 status = "okay";
};
