
APPS_ENDDEVICE_DEMO_6_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0001e1a4  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0001e1a4  0001e1a4  0002e1a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a10  20000000  0001e1ac  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .lpram        00000000  30000000  30000000  00030a10  2**0
                  CONTENTS
  4 .bss          00001bb4  20000a10  0001ebc0  00030a10  2**3
                  ALLOC
  5 .stack        00002004  200025c4  00020774  00030a10  2**0
                  ALLOC
  6 .ARM.attributes 00000028  00000000  00000000  00030a10  2**0
                  CONTENTS, READONLY
  7 .comment      0000008c  00000000  00000000  00030a38  2**0
                  CONTENTS, READONLY
  8 .debug_info   00089b92  00000000  00000000  00030ac4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000cee8  00000000  00000000  000ba656  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00019b4e  00000000  00000000  000c753e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001660  00000000  00000000  000e108c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001e50  00000000  00000000  000e26ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00030479  00000000  00000000  000e453c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00031fd3  00000000  00000000  001149b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000b24a7  00000000  00000000  00146988  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004f48  00000000  00000000  001f8e30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	c8 45 00 20 39 39 00 00 35 39 00 00 35 39 00 00     .E. 99..59..59..
	...
      2c:	35 39 00 00 00 00 00 00 00 00 00 00 35 39 00 00     59..........59..
      3c:	35 39 00 00 35 39 00 00 35 39 00 00 99 13 00 00     59..59..59......
      4c:	7d 0b 00 00 35 39 00 00 35 39 00 00 35 39 00 00     }...59..59..59..
      5c:	35 39 00 00 51 21 00 00 61 21 00 00 71 21 00 00     59..Q!..a!..q!..
      6c:	81 21 00 00 91 21 00 00 a1 21 00 00 35 39 00 00     .!...!...!..59..
      7c:	35 39 00 00 35 39 00 00 f1 34 00 00 01 35 00 00     59..59...4...5..
      8c:	11 35 00 00 21 35 00 00 31 35 00 00 69 08 00 00     .5..!5..15..i...
      9c:	35 39 00 00 35 39 00 00 35 39 00 00 35 39 00 00     59..59..59..59..
      ac:	35 39 00 00 00 00 00 00                             59......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000a10 	.word	0x20000a10
      d4:	00000000 	.word	0x00000000
      d8:	0001e1ac 	.word	0x0001e1ac

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000a14 	.word	0x20000a14
     108:	0001e1ac 	.word	0x0001e1ac
     10c:	0001e1ac 	.word	0x0001e1ac
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	00003221 	.word	0x00003221
     140:	00012a95 	.word	0x00012a95
     144:	20000000 	.word	0x20000000
     148:	000f4240 	.word	0x000f4240
     14c:	20000004 	.word	0x20000004
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_us+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
	while (n--) {
     162:	3801      	subs	r0, #1
     164:	d307      	bcc.n	176 <delay_cycles_us+0x22>
	if (n > 0) {
     166:	2c00      	cmp	r4, #0
     168:	d0fb      	beq.n	162 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     16a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16e:	6813      	ldr	r3, [r2, #0]
     170:	420b      	tst	r3, r1
     172:	d0fc      	beq.n	16e <delay_cycles_us+0x1a>
     174:	e7f5      	b.n	162 <delay_cycles_us+0xe>
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000004 	.word	0x20000004
     17c:	e000e010 	.word	0xe000e010

00000180 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     180:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     182:	4b08      	ldr	r3, [pc, #32]	; (1a4 <delay_cycles_ms+0x24>)
     184:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     186:	4a08      	ldr	r2, [pc, #32]	; (1a8 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     188:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18a:	2180      	movs	r1, #128	; 0x80
     18c:	0249      	lsls	r1, r1, #9
	while (n--) {
     18e:	3801      	subs	r0, #1
     190:	d307      	bcc.n	1a2 <delay_cycles_ms+0x22>
	if (n > 0) {
     192:	2c00      	cmp	r4, #0
     194:	d0fb      	beq.n	18e <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     196:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     198:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     19a:	6813      	ldr	r3, [r2, #0]
     19c:	420b      	tst	r3, r1
     19e:	d0fc      	beq.n	19a <delay_cycles_ms+0x1a>
     1a0:	e7f5      	b.n	18e <delay_cycles_ms+0xe>
	}
}
     1a2:	bd30      	pop	{r4, r5, pc}
     1a4:	20000000 	.word	0x20000000
     1a8:	e000e010 	.word	0xe000e010

000001ac <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     1ac:	4b0c      	ldr	r3, [pc, #48]	; (1e0 <cpu_irq_enter_critical+0x34>)
     1ae:	681b      	ldr	r3, [r3, #0]
     1b0:	2b00      	cmp	r3, #0
     1b2:	d106      	bne.n	1c2 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     1b4:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     1b8:	2b00      	cmp	r3, #0
     1ba:	d007      	beq.n	1cc <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     1bc:	2200      	movs	r2, #0
     1be:	4b09      	ldr	r3, [pc, #36]	; (1e4 <cpu_irq_enter_critical+0x38>)
     1c0:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     1c2:	4a07      	ldr	r2, [pc, #28]	; (1e0 <cpu_irq_enter_critical+0x34>)
     1c4:	6813      	ldr	r3, [r2, #0]
     1c6:	3301      	adds	r3, #1
     1c8:	6013      	str	r3, [r2, #0]
}
     1ca:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     1cc:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     1ce:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     1d2:	2200      	movs	r2, #0
     1d4:	4b04      	ldr	r3, [pc, #16]	; (1e8 <cpu_irq_enter_critical+0x3c>)
     1d6:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     1d8:	3201      	adds	r2, #1
     1da:	4b02      	ldr	r3, [pc, #8]	; (1e4 <cpu_irq_enter_critical+0x38>)
     1dc:	701a      	strb	r2, [r3, #0]
     1de:	e7f0      	b.n	1c2 <cpu_irq_enter_critical+0x16>
     1e0:	20000a2c 	.word	0x20000a2c
     1e4:	20000a30 	.word	0x20000a30
     1e8:	20000008 	.word	0x20000008

000001ec <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     1ec:	4b08      	ldr	r3, [pc, #32]	; (210 <cpu_irq_leave_critical+0x24>)
     1ee:	681a      	ldr	r2, [r3, #0]
     1f0:	3a01      	subs	r2, #1
     1f2:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     1f4:	681b      	ldr	r3, [r3, #0]
     1f6:	2b00      	cmp	r3, #0
     1f8:	d109      	bne.n	20e <cpu_irq_leave_critical+0x22>
     1fa:	4b06      	ldr	r3, [pc, #24]	; (214 <cpu_irq_leave_critical+0x28>)
     1fc:	781b      	ldrb	r3, [r3, #0]
     1fe:	2b00      	cmp	r3, #0
     200:	d005      	beq.n	20e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     202:	2201      	movs	r2, #1
     204:	4b04      	ldr	r3, [pc, #16]	; (218 <cpu_irq_leave_critical+0x2c>)
     206:	701a      	strb	r2, [r3, #0]
     208:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     20c:	b662      	cpsie	i
	}
}
     20e:	4770      	bx	lr
     210:	20000a2c 	.word	0x20000a2c
     214:	20000a30 	.word	0x20000a30
     218:	20000008 	.word	0x20000008

0000021c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     21c:	b5f0      	push	{r4, r5, r6, r7, lr}
     21e:	46c6      	mov	lr, r8
     220:	b500      	push	{lr}
     222:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     224:	ac01      	add	r4, sp, #4
     226:	2501      	movs	r5, #1
     228:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     22a:	2300      	movs	r3, #0
     22c:	4698      	mov	r8, r3
     22e:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     230:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     232:	0021      	movs	r1, r4
     234:	2013      	movs	r0, #19
     236:	4e12      	ldr	r6, [pc, #72]	; (280 <system_board_init+0x64>)
     238:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     23a:	4f12      	ldr	r7, [pc, #72]	; (284 <system_board_init+0x68>)
     23c:	2380      	movs	r3, #128	; 0x80
     23e:	031b      	lsls	r3, r3, #12
     240:	61bb      	str	r3, [r7, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
	
	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     242:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_1_PIN, &pin_conf);
     244:	0021      	movs	r1, r4
     246:	2012      	movs	r0, #18
     248:	47b0      	blx	r6
     24a:	2380      	movs	r3, #128	; 0x80
     24c:	02db      	lsls	r3, r3, #11
     24e:	61bb      	str	r3, [r7, #24]
	port_pin_set_output_level(LED_1_PIN, LED_1_INACTIVE);
#ifdef RFSWITCH_ENABLE
	/* Configure RFSWITCH as output */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     250:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(RF_SWITCH_PIN, &pin_conf);
     252:	0021      	movs	r1, r4
     254:	200d      	movs	r0, #13
     256:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
     258:	2380      	movs	r3, #128	; 0x80
     25a:	019b      	lsls	r3, r3, #6
     25c:	617b      	str	r3, [r7, #20]
	port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);	
#endif

#ifdef TCXO_ENABLE
	/* Configure TXPO PWR as output */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     25e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(TCXO_PWR_PIN, &pin_conf);
     260:	0021      	movs	r1, r4
     262:	2009      	movs	r0, #9
     264:	47b0      	blx	r6
     266:	2380      	movs	r3, #128	; 0x80
     268:	009b      	lsls	r3, r3, #2
     26a:	617b      	str	r3, [r7, #20]
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_INACTIVE);
#endif
	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     26c:	4643      	mov	r3, r8
     26e:	7023      	strb	r3, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     270:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     272:	0021      	movs	r1, r4
     274:	201c      	movs	r0, #28
     276:	47b0      	blx	r6
		
}
     278:	b002      	add	sp, #8
     27a:	bc04      	pop	{r2}
     27c:	4690      	mov	r8, r2
     27e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     280:	0000108d 	.word	0x0000108d
     284:	40002800 	.word	0x40002800

00000288 <at30tse_init>:

/**
 * \brief Configures the SERCOM I2C master to be used with the AT30TSE75X device.
 */
void at30tse_init(void)
{
     288:	b530      	push	{r4, r5, lr}
     28a:	b08f      	sub	sp, #60	; 0x3c
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
     28c:	aa01      	add	r2, sp, #4
     28e:	2364      	movs	r3, #100	; 0x64
     290:	9301      	str	r3, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
     292:	4b21      	ldr	r3, [pc, #132]	; (318 <at30tse_init+0x90>)
     294:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
     296:	2300      	movs	r3, #0
     298:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
     29a:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
     29c:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
     29e:	2180      	movs	r1, #128	; 0x80
     2a0:	0389      	lsls	r1, r1, #14
     2a2:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
	config->unknown_bus_state_timeout = 65535;
     2a4:	2101      	movs	r1, #1
     2a6:	4249      	negs	r1, r1
     2a8:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
     2aa:	3125      	adds	r1, #37	; 0x25
     2ac:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
     2ae:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
     2b0:	3108      	adds	r1, #8
     2b2:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
     2b4:	3101      	adds	r1, #1
     2b6:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
     2b8:	3101      	adds	r1, #1
     2ba:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
     2bc:	33d7      	adds	r3, #215	; 0xd7
     2be:	8613      	strh	r3, [r2, #48]	; 0x30
    /* Initialize config structure and device instance. */
	struct i2c_master_config conf;
	i2c_master_get_config_defaults(&conf);

	/* Change buffer timeout to something longer. */
	conf.buffer_timeout = 10000;
     2c0:	4b16      	ldr	r3, [pc, #88]	; (31c <at30tse_init+0x94>)
     2c2:	82d3      	strh	r3, [r2, #22]

	conf.pinmux_pad0 = AT30TSE_PINMUX_PAD0;
     2c4:	4b16      	ldr	r3, [pc, #88]	; (320 <at30tse_init+0x98>)
     2c6:	61d3      	str	r3, [r2, #28]
	conf.pinmux_pad1 = AT30TSE_PINMUX_PAD1;
     2c8:	4b16      	ldr	r3, [pc, #88]	; (324 <at30tse_init+0x9c>)
     2ca:	6213      	str	r3, [r2, #32]

	/* Initialize and enable device with config. */
	i2c_master_init(&dev_inst_at30tse75x, AT30TSE_SERCOM, &conf);
     2cc:	4c16      	ldr	r4, [pc, #88]	; (328 <at30tse_init+0xa0>)
     2ce:	4917      	ldr	r1, [pc, #92]	; (32c <at30tse_init+0xa4>)
     2d0:	0020      	movs	r0, r4
     2d2:	4b17      	ldr	r3, [pc, #92]	; (330 <at30tse_init+0xa8>)
     2d4:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     2d6:	6824      	ldr	r4, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     2d8:	2207      	movs	r2, #7
     2da:	69e3      	ldr	r3, [r4, #28]
	while (i2c_master_is_syncing(module)) {
     2dc:	421a      	tst	r2, r3
     2de:	d1fc      	bne.n	2da <at30tse_init+0x52>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
     2e0:	6823      	ldr	r3, [r4, #0]
     2e2:	2202      	movs	r2, #2
     2e4:	4313      	orrs	r3, r2
     2e6:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     2e8:	4d0f      	ldr	r5, [pc, #60]	; (328 <at30tse_init+0xa0>)
     2ea:	6828      	ldr	r0, [r5, #0]
     2ec:	4b11      	ldr	r3, [pc, #68]	; (334 <at30tse_init+0xac>)
     2ee:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     2f0:	231f      	movs	r3, #31
     2f2:	4018      	ands	r0, r3
     2f4:	3b1e      	subs	r3, #30
     2f6:	4083      	lsls	r3, r0
     2f8:	4a0f      	ldr	r2, [pc, #60]	; (338 <at30tse_init+0xb0>)
     2fa:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     2fc:	88e8      	ldrh	r0, [r5, #6]
	uint32_t timeout_counter = 0;
     2fe:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     300:	2110      	movs	r1, #16
     302:	8b62      	ldrh	r2, [r4, #26]
     304:	420a      	tst	r2, r1
     306:	d104      	bne.n	312 <at30tse_init+0x8a>
		timeout_counter++;
     308:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     30a:	4283      	cmp	r3, r0
     30c:	d3f9      	bcc.n	302 <at30tse_init+0x7a>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
     30e:	2310      	movs	r3, #16
     310:	8363      	strh	r3, [r4, #26]
	i2c_master_enable(&dev_inst_at30tse75x);
}
     312:	b00f      	add	sp, #60	; 0x3c
     314:	bd30      	pop	{r4, r5, pc}
     316:	46c0      	nop			; (mov r8, r8)
     318:	00000d48 	.word	0x00000d48
     31c:	00002710 	.word	0x00002710
     320:	00100002 	.word	0x00100002
     324:	00110002 	.word	0x00110002
     328:	20001050 	.word	0x20001050
     32c:	42000400 	.word	0x42000400
     330:	00001469 	.word	0x00001469
     334:	00002121 	.word	0x00002121
     338:	e000e100 	.word	0xe000e100

0000033c <at30tse_read_register>:
 * \param[in] reg_size Register size.
 *
 * \return Register value.
 */
uint16_t at30tse_read_register(uint8_t reg, uint8_t reg_type, uint8_t reg_size)
{
     33c:	b570      	push	{r4, r5, r6, lr}
     33e:	b088      	sub	sp, #32
	uint8_t buffer[2];
	buffer[0] = reg | reg_type;
     340:	ad07      	add	r5, sp, #28
     342:	4308      	orrs	r0, r1
     344:	7028      	strb	r0, [r5, #0]
	buffer[1] = 0;
     346:	2300      	movs	r3, #0
     348:	706b      	strb	r3, [r5, #1]

	/* Internal register pointer in AT30TSE */
    struct i2c_master_packet write_transfer = {
     34a:	a904      	add	r1, sp, #16
     34c:	204f      	movs	r0, #79	; 0x4f
     34e:	8008      	strh	r0, [r1, #0]
     350:	2401      	movs	r4, #1
     352:	804c      	strh	r4, [r1, #2]
     354:	604d      	str	r5, [r1, #4]
     356:	720b      	strb	r3, [r1, #8]
     358:	724b      	strb	r3, [r1, #9]
     35a:	728b      	strb	r3, [r1, #10]
		.ten_bit_address = false,
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};
	/* Read data */
    struct i2c_master_packet read_transfer = {
     35c:	ac01      	add	r4, sp, #4
     35e:	8020      	strh	r0, [r4, #0]
     360:	8062      	strh	r2, [r4, #2]
     362:	9502      	str	r5, [sp, #8]
     364:	7223      	strb	r3, [r4, #8]
     366:	7263      	strb	r3, [r4, #9]
     368:	72a3      	strb	r3, [r4, #10]
		.ten_bit_address = false,
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};
	/* Do the transfer */
	i2c_master_write_packet_wait_no_stop(&dev_inst_at30tse75x, &write_transfer);
     36a:	4e07      	ldr	r6, [pc, #28]	; (388 <at30tse_read_register+0x4c>)
     36c:	0030      	movs	r0, r6
     36e:	4b07      	ldr	r3, [pc, #28]	; (38c <at30tse_read_register+0x50>)
     370:	4798      	blx	r3
    i2c_master_read_packet_wait(&dev_inst_at30tse75x, &read_transfer);
     372:	0021      	movs	r1, r4
     374:	0030      	movs	r0, r6
     376:	4b06      	ldr	r3, [pc, #24]	; (390 <at30tse_read_register+0x54>)
     378:	4798      	blx	r3

	return (buffer[0] << 8) | buffer[1];
     37a:	782b      	ldrb	r3, [r5, #0]
     37c:	021b      	lsls	r3, r3, #8
     37e:	7868      	ldrb	r0, [r5, #1]
     380:	4318      	orrs	r0, r3
}
     382:	b008      	add	sp, #32
     384:	bd70      	pop	{r4, r5, r6, pc}
     386:	46c0      	nop			; (mov r8, r8)
     388:	20001050 	.word	0x20001050
     38c:	00001aa9 	.word	0x00001aa9
     390:	00001a85 	.word	0x00001a85

00000394 <at30tse_read_temperature>:
 * \brief Reads the temperature value.
 *
 * \return Temperature data.
 */
double at30tse_read_temperature()
{
     394:	b5d0      	push	{r4, r6, r7, lr}
	/* Read the 16-bit temperature register. */
	uint16_t data = at30tse_read_register(AT30TSE_TEMPERATURE_REG,
     396:	2202      	movs	r2, #2
     398:	2100      	movs	r1, #0
     39a:	2000      	movs	r0, #0
     39c:	4b1f      	ldr	r3, [pc, #124]	; (41c <at30tse_read_temperature+0x88>)
     39e:	4798      	blx	r3
     3a0:	0003      	movs	r3, r0
											AT30TSE_NON_VOLATILE_REG,
											AT30TSE_TEMPERATURE_REG_SIZE);

	double temperature = 0;
	int8_t sign = 1;
     3a2:	2701      	movs	r7, #1

	/*Check if negative and clear sign bit. */
	if (data & (1 << 15)){
     3a4:	0402      	lsls	r2, r0, #16
     3a6:	d40c      	bmi.n	3c2 <at30tse_read_temperature+0x2e>
		sign *= -1;
		data &= ~(1 << 15);
	}

	/* Convert to temperature  */
	switch (resolution){
     3a8:	4a1d      	ldr	r2, [pc, #116]	; (420 <at30tse_read_temperature+0x8c>)
     3aa:	7816      	ldrb	r6, [r2, #0]
     3ac:	2e01      	cmp	r6, #1
     3ae:	d016      	beq.n	3de <at30tse_read_temperature+0x4a>
     3b0:	2e00      	cmp	r6, #0
     3b2:	d00a      	beq.n	3ca <at30tse_read_temperature+0x36>
     3b4:	2e02      	cmp	r6, #2
     3b6:	d01c      	beq.n	3f2 <at30tse_read_temperature+0x5e>
     3b8:	2e03      	cmp	r6, #3
     3ba:	d025      	beq.n	408 <at30tse_read_temperature+0x74>
	double temperature = 0;
     3bc:	2000      	movs	r0, #0
     3be:	2100      	movs	r1, #0
			temperature = data * sign * 0.0625;
			break;
		default:
			break;
	}
	return temperature;
     3c0:	e00c      	b.n	3dc <at30tse_read_temperature+0x48>
		data &= ~(1 << 15);
     3c2:	0440      	lsls	r0, r0, #17
     3c4:	0c43      	lsrs	r3, r0, #17
		sign *= -1;
     3c6:	3f02      	subs	r7, #2
     3c8:	e7ee      	b.n	3a8 <at30tse_read_temperature+0x14>
			data = (data >> 7);
     3ca:	09db      	lsrs	r3, r3, #7
			temperature = data * sign * 0.5;
     3cc:	b298      	uxth	r0, r3
     3ce:	4378      	muls	r0, r7
     3d0:	4b14      	ldr	r3, [pc, #80]	; (424 <at30tse_read_temperature+0x90>)
     3d2:	4798      	blx	r3
     3d4:	2200      	movs	r2, #0
     3d6:	4b14      	ldr	r3, [pc, #80]	; (428 <at30tse_read_temperature+0x94>)
     3d8:	4c14      	ldr	r4, [pc, #80]	; (42c <at30tse_read_temperature+0x98>)
     3da:	47a0      	blx	r4
}
     3dc:	bdd0      	pop	{r4, r6, r7, pc}
			data = (data >> 6);
     3de:	099b      	lsrs	r3, r3, #6
			temperature = data * sign * 0.25;
     3e0:	b298      	uxth	r0, r3
     3e2:	4378      	muls	r0, r7
     3e4:	4b0f      	ldr	r3, [pc, #60]	; (424 <at30tse_read_temperature+0x90>)
     3e6:	4798      	blx	r3
     3e8:	2200      	movs	r2, #0
     3ea:	4b11      	ldr	r3, [pc, #68]	; (430 <at30tse_read_temperature+0x9c>)
     3ec:	4c0f      	ldr	r4, [pc, #60]	; (42c <at30tse_read_temperature+0x98>)
     3ee:	47a0      	blx	r4
			break;
     3f0:	e7f4      	b.n	3dc <at30tse_read_temperature+0x48>
			data = (data >> 5);
     3f2:	095b      	lsrs	r3, r3, #5
			temperature = data * sign * 0.125;
     3f4:	b298      	uxth	r0, r3
     3f6:	4378      	muls	r0, r7
     3f8:	4b0a      	ldr	r3, [pc, #40]	; (424 <at30tse_read_temperature+0x90>)
     3fa:	4798      	blx	r3
     3fc:	2200      	movs	r2, #0
     3fe:	23ff      	movs	r3, #255	; 0xff
     400:	059b      	lsls	r3, r3, #22
     402:	4c0a      	ldr	r4, [pc, #40]	; (42c <at30tse_read_temperature+0x98>)
     404:	47a0      	blx	r4
			break;
     406:	e7e9      	b.n	3dc <at30tse_read_temperature+0x48>
			data = (data >> 4);
     408:	091b      	lsrs	r3, r3, #4
			temperature = data * sign * 0.0625;
     40a:	b298      	uxth	r0, r3
     40c:	4378      	muls	r0, r7
     40e:	4b05      	ldr	r3, [pc, #20]	; (424 <at30tse_read_temperature+0x90>)
     410:	4798      	blx	r3
     412:	2200      	movs	r2, #0
     414:	4b07      	ldr	r3, [pc, #28]	; (434 <at30tse_read_temperature+0xa0>)
     416:	4c05      	ldr	r4, [pc, #20]	; (42c <at30tse_read_temperature+0x98>)
     418:	47a0      	blx	r4
			break;
     41a:	e7df      	b.n	3dc <at30tse_read_temperature+0x48>
     41c:	0000033d 	.word	0x0000033d
     420:	20000a31 	.word	0x20000a31
     424:	0001567d 	.word	0x0001567d
     428:	3fe00000 	.word	0x3fe00000
     42c:	00014ae9 	.word	0x00014ae9
     430:	3fd00000 	.word	0x3fd00000
     434:	3fb00000 	.word	0x3fb00000

00000438 <_adc_get_inst_index>:
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
     438:	2000      	movs	r0, #0
     43a:	4770      	bx	lr

0000043c <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     43c:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     43e:	2300      	movs	r3, #0
     440:	2200      	movs	r2, #0
     442:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_INTREF;
     444:	7043      	strb	r3, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV2;
     446:	7083      	strb	r3, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     448:	70c3      	strb	r3, [r0, #3]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     44a:	2100      	movs	r1, #0
     44c:	8303      	strh	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     44e:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
     450:	61c3      	str	r3, [r0, #28]
#if SAMR30 || SAMR34 || SAMR35
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6;
     452:	2406      	movs	r4, #6
     454:	7104      	strb	r4, [r0, #4]
#else
	config->positive_input                = ADC_POSITIVE_INPUT_PIN1;
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND;
     456:	24c0      	movs	r4, #192	; 0xc0
     458:	0164      	lsls	r4, r4, #5
     45a:	80c4      	strh	r4, [r0, #6]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     45c:	7201      	strb	r1, [r0, #8]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     45e:	7242      	strb	r2, [r0, #9]
	config->left_adjust                   = false;
     460:	7282      	strb	r2, [r0, #10]
	config->differential_mode             = false;
     462:	72c2      	strb	r2, [r0, #11]
	config->freerunning                   = false;
     464:	7302      	strb	r2, [r0, #12]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     466:	242a      	movs	r4, #42	; 0x2a
     468:	5502      	strb	r2, [r0, r4]
	config->run_in_standby                = false;
     46a:	7342      	strb	r2, [r0, #13]
	config->on_demand                     = false;
     46c:	7382      	strb	r2, [r0, #14]
	config->sampling_time_compensation_enable  = false;
     46e:	73c2      	strb	r2, [r0, #15]
	config->positive_input_sequence_mask_enable = 0;
     470:	6103      	str	r3, [r0, #16]
	config->reference_compensation_enable = false;
     472:	7502      	strb	r2, [r0, #20]
	config->correction.correction_enable  = false;
     474:	3c06      	subs	r4, #6
     476:	5502      	strb	r2, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     478:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     47a:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     47c:	7541      	strb	r1, [r0, #21]
}
     47e:	bd10      	pop	{r4, pc}

00000480 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     480:	b5f0      	push	{r4, r5, r6, r7, lr}
     482:	46ce      	mov	lr, r9
     484:	b500      	push	{lr}
     486:	b098      	sub	sp, #96	; 0x60
     488:	0005      	movs	r5, r0
     48a:	000c      	movs	r4, r1
     48c:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Temporary variable to hold ADC instance number */
	uint8_t instance = _adc_get_inst_index(hw);
     48e:	0008      	movs	r0, r1
     490:	4bb2      	ldr	r3, [pc, #712]	; (75c <adc_init+0x2dc>)
     492:	4798      	blx	r3

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     494:	602c      	str	r4, [r5, #0]

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
			break;
		case SYSTEM_CLOCK_APB_APBD:
			MCLK->APBDMASK.reg |= mask;
     496:	4ab2      	ldr	r2, [pc, #712]	; (760 <adc_init+0x2e0>)
     498:	6a13      	ldr	r3, [r2, #32]
     49a:	2108      	movs	r1, #8
     49c:	430b      	orrs	r3, r1
     49e:	6213      	str	r3, [r2, #32]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     4a0:	7822      	ldrb	r2, [r4, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     4a2:	2305      	movs	r3, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     4a4:	07d2      	lsls	r2, r2, #31
     4a6:	d504      	bpl.n	4b2 <adc_init+0x32>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(instance, module_inst, config);
}
     4a8:	0018      	movs	r0, r3
     4aa:	b018      	add	sp, #96	; 0x60
     4ac:	bc04      	pop	{r2}
     4ae:	4691      	mov	r9, r2
     4b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     4b2:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
     4b4:	8c13      	ldrh	r3, [r2, #32]
     4b6:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     4b8:	2b00      	cmp	r3, #0
     4ba:	d1fb      	bne.n	4b4 <adc_init+0x34>
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     4bc:	7822      	ldrb	r2, [r4, #0]
		return STATUS_ERR_DENIED;
     4be:	331c      	adds	r3, #28
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     4c0:	0792      	lsls	r2, r2, #30
     4c2:	d4f1      	bmi.n	4a8 <adc_init+0x28>
	module_inst->reference = config->reference;
     4c4:	7873      	ldrb	r3, [r6, #1]
     4c6:	712b      	strb	r3, [r5, #4]
	if (module_inst->reference == ADC_REFERENCE_INTREF) {
     4c8:	2b00      	cmp	r3, #0
     4ca:	d104      	bne.n	4d6 <adc_init+0x56>
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
			break;
		case SYSTEM_VOLTAGE_REFERENCE_OUTPUT:
			SUPC->VREF.reg |= SUPC_VREF_VREFOE;
     4cc:	4aa5      	ldr	r2, [pc, #660]	; (764 <adc_init+0x2e4>)
     4ce:	69d3      	ldr	r3, [r2, #28]
     4d0:	2104      	movs	r1, #4
     4d2:	430b      	orrs	r3, r1
     4d4:	61d3      	str	r3, [r2, #28]
		module_inst->callback[i] = NULL;
     4d6:	2300      	movs	r3, #0
     4d8:	60ab      	str	r3, [r5, #8]
     4da:	60eb      	str	r3, [r5, #12]
     4dc:	612b      	str	r3, [r5, #16]
	module_inst->registered_callback_mask = 0;
     4de:	76ab      	strb	r3, [r5, #26]
	module_inst->enabled_callback_mask = 0;
     4e0:	76eb      	strb	r3, [r5, #27]
	module_inst->remaining_conversions = 0;
     4e2:	832b      	strh	r3, [r5, #24]
	module_inst->job_status = STATUS_OK;
     4e4:	772b      	strb	r3, [r5, #28]
	_adc_instances[instance] = module_inst;
     4e6:	0080      	lsls	r0, r0, #2
     4e8:	4b9f      	ldr	r3, [pc, #636]	; (768 <adc_init+0x2e8>)
     4ea:	50c5      	str	r5, [r0, r3]
	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     4ec:	232a      	movs	r3, #42	; 0x2a
     4ee:	5cf3      	ldrb	r3, [r6, r3]
     4f0:	2b00      	cmp	r3, #0
     4f2:	d105      	bne.n	500 <adc_init+0x80>
     4f4:	7b33      	ldrb	r3, [r6, #12]
     4f6:	2b00      	cmp	r3, #0
     4f8:	d102      	bne.n	500 <adc_init+0x80>
		module_inst->software_trigger = true;
     4fa:	3301      	adds	r3, #1
     4fc:	776b      	strb	r3, [r5, #29]
     4fe:	e001      	b.n	504 <adc_init+0x84>
		module_inst->software_trigger = false;
     500:	2300      	movs	r3, #0
     502:	776b      	strb	r3, [r5, #29]
	Adc *const adc_module = module_inst->hw;
     504:	682f      	ldr	r7, [r5, #0]
	gclk_chan_conf.source_generator = config->clock_source;
     506:	7833      	ldrb	r3, [r6, #0]
     508:	466a      	mov	r2, sp
     50a:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
     50c:	4669      	mov	r1, sp
     50e:	201e      	movs	r0, #30
     510:	4b96      	ldr	r3, [pc, #600]	; (76c <adc_init+0x2ec>)
     512:	4798      	blx	r3
	system_gclk_chan_enable(_adc_gclk_ids[index]);
     514:	201e      	movs	r0, #30
     516:	4b96      	ldr	r3, [pc, #600]	; (770 <adc_init+0x2f0>)
     518:	4798      	blx	r3
	_adc_configure_ain_pin(index, config->positive_input);
     51a:	7934      	ldrb	r4, [r6, #4]
	const uint32_t pinmapping[] = {
     51c:	2258      	movs	r2, #88	; 0x58
     51e:	4995      	ldr	r1, [pc, #596]	; (774 <adc_init+0x2f4>)
     520:	a802      	add	r0, sp, #8
     522:	4b95      	ldr	r3, [pc, #596]	; (778 <adc_init+0x2f8>)
     524:	4798      	blx	r3
	if (pin <= _adc_extchannel_msb[index]) {
     526:	2c13      	cmp	r4, #19
     528:	d90b      	bls.n	542 <adc_init+0xc2>
	_adc_configure_ain_pin(index, config->negative_input);
     52a:	88f4      	ldrh	r4, [r6, #6]
	const uint32_t pinmapping[] = {
     52c:	2258      	movs	r2, #88	; 0x58
     52e:	4991      	ldr	r1, [pc, #580]	; (774 <adc_init+0x2f4>)
     530:	a802      	add	r0, sp, #8
     532:	4b91      	ldr	r3, [pc, #580]	; (778 <adc_init+0x2f8>)
     534:	4798      	blx	r3
	if (pin <= _adc_extchannel_msb[index]) {
     536:	2c13      	cmp	r4, #19
     538:	d911      	bls.n	55e <adc_init+0xde>
     53a:	2400      	movs	r4, #0
	const uint32_t pinmapping[] = {
     53c:	4b8e      	ldr	r3, [pc, #568]	; (778 <adc_init+0x2f8>)
     53e:	4699      	mov	r9, r3
     540:	e01e      	b.n	580 <adc_init+0x100>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     542:	00a4      	lsls	r4, r4, #2
     544:	ab02      	add	r3, sp, #8
     546:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     548:	a901      	add	r1, sp, #4
     54a:	2300      	movs	r3, #0
     54c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     54e:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     550:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     552:	3301      	adds	r3, #1
     554:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     556:	b2c0      	uxtb	r0, r0
     558:	4b88      	ldr	r3, [pc, #544]	; (77c <adc_init+0x2fc>)
     55a:	4798      	blx	r3
     55c:	e7e5      	b.n	52a <adc_init+0xaa>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     55e:	00a4      	lsls	r4, r4, #2
     560:	ab02      	add	r3, sp, #8
     562:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     564:	a901      	add	r1, sp, #4
     566:	2300      	movs	r3, #0
     568:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     56a:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     56c:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     56e:	3301      	adds	r3, #1
     570:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     572:	b2c0      	uxtb	r0, r0
     574:	4b81      	ldr	r3, [pc, #516]	; (77c <adc_init+0x2fc>)
     576:	4798      	blx	r3
     578:	e7df      	b.n	53a <adc_init+0xba>
     57a:	3401      	adds	r4, #1
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
     57c:	2c14      	cmp	r4, #20
     57e:	d018      	beq.n	5b2 <adc_init+0x132>
		if(config->positive_input_sequence_mask_enable & (1 << i)){
     580:	2301      	movs	r3, #1
     582:	40a3      	lsls	r3, r4
     584:	6932      	ldr	r2, [r6, #16]
     586:	421a      	tst	r2, r3
     588:	d0f7      	beq.n	57a <adc_init+0xfa>
	const uint32_t pinmapping[] = {
     58a:	2258      	movs	r2, #88	; 0x58
     58c:	4979      	ldr	r1, [pc, #484]	; (774 <adc_init+0x2f4>)
     58e:	a802      	add	r0, sp, #8
     590:	47c8      	blx	r9
	if (pin <= _adc_extchannel_msb[index]) {
     592:	2c13      	cmp	r4, #19
     594:	d8f1      	bhi.n	57a <adc_init+0xfa>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     596:	00a3      	lsls	r3, r4, #2
     598:	aa02      	add	r2, sp, #8
     59a:	5898      	ldr	r0, [r3, r2]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     59c:	a901      	add	r1, sp, #4
     59e:	2300      	movs	r3, #0
     5a0:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     5a2:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     5a4:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     5a6:	3301      	adds	r3, #1
     5a8:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     5aa:	b2c0      	uxtb	r0, r0
     5ac:	4b73      	ldr	r3, [pc, #460]	; (77c <adc_init+0x2fc>)
     5ae:	4798      	blx	r3
     5b0:	e7e3      	b.n	57a <adc_init+0xfa>
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
     5b2:	7b73      	ldrb	r3, [r6, #13]
     5b4:	019b      	lsls	r3, r3, #6
						    | (config->on_demand << ADC_CTRLA_ONDEMAND_Pos)) ;
     5b6:	7bb2      	ldrb	r2, [r6, #14]
     5b8:	01d2      	lsls	r2, r2, #7
     5ba:	4313      	orrs	r3, r2
     5bc:	b2db      	uxtb	r3, r3
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
     5be:	703b      	strb	r3, [r7, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos)
     5c0:	7d33      	ldrb	r3, [r6, #20]
     5c2:	01db      	lsls	r3, r3, #7
			| (config->reference);
     5c4:	7872      	ldrb	r2, [r6, #1]
     5c6:	4313      	orrs	r3, r2
     5c8:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
     5ca:	70bb      	strb	r3, [r7, #2]
	switch (config->resolution) {
     5cc:	78f3      	ldrb	r3, [r6, #3]
     5ce:	2b34      	cmp	r3, #52	; 0x34
     5d0:	d900      	bls.n	5d4 <adc_init+0x154>
     5d2:	e140      	b.n	856 <adc_init+0x3d6>
     5d4:	009b      	lsls	r3, r3, #2
     5d6:	4a6a      	ldr	r2, [pc, #424]	; (780 <adc_init+0x300>)
     5d8:	58d3      	ldr	r3, [r2, r3]
     5da:	469f      	mov	pc, r3
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     5dc:	2204      	movs	r2, #4
		resolution = ADC_RESOLUTION_16BIT;
     5de:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_4;
     5e0:	2102      	movs	r1, #2
     5e2:	e01a      	b.n	61a <adc_init+0x19a>
		adjres = config->divide_result;
     5e4:	7a71      	ldrb	r1, [r6, #9]
		accumulate = config->accumulate_samples;
     5e6:	7a32      	ldrb	r2, [r6, #8]
		resolution = ADC_RESOLUTION_16BIT;
     5e8:	2010      	movs	r0, #16
     5ea:	e016      	b.n	61a <adc_init+0x19a>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     5ec:	2206      	movs	r2, #6
		resolution = ADC_RESOLUTION_16BIT;
     5ee:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_2;
     5f0:	2101      	movs	r1, #1
     5f2:	e012      	b.n	61a <adc_init+0x19a>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     5f4:	2208      	movs	r2, #8
		resolution = ADC_RESOLUTION_16BIT;
     5f6:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     5f8:	2100      	movs	r1, #0
     5fa:	e00e      	b.n	61a <adc_init+0x19a>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     5fc:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_8BIT;
     5fe:	2030      	movs	r0, #48	; 0x30
	uint8_t adjres = 0;
     600:	2100      	movs	r1, #0
     602:	e00a      	b.n	61a <adc_init+0x19a>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     604:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_10BIT;
     606:	2020      	movs	r0, #32
	uint8_t adjres = 0;
     608:	2100      	movs	r1, #0
     60a:	e006      	b.n	61a <adc_init+0x19a>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     60c:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_12BIT;
     60e:	2000      	movs	r0, #0
	uint8_t adjres = 0;
     610:	2100      	movs	r1, #0
     612:	e002      	b.n	61a <adc_init+0x19a>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     614:	2202      	movs	r2, #2
		resolution = ADC_RESOLUTION_16BIT;
     616:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_2;
     618:	2101      	movs	r1, #1
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     61a:	0109      	lsls	r1, r1, #4
     61c:	2370      	movs	r3, #112	; 0x70
     61e:	400b      	ands	r3, r1
     620:	4313      	orrs	r3, r2
     622:	733b      	strb	r3, [r7, #12]
	Adc *const adc_module = module_inst->hw;
     624:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     626:	8c13      	ldrh	r3, [r2, #32]
     628:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     62a:	2b00      	cmp	r3, #0
     62c:	d1fb      	bne.n	626 <adc_init+0x1a6>
	if (config->sample_length > 63) {
     62e:	7d72      	ldrb	r2, [r6, #21]
		return STATUS_ERR_INVALID_ARG;
     630:	3317      	adds	r3, #23
	if (config->sample_length > 63) {
     632:	2a3f      	cmp	r2, #63	; 0x3f
     634:	d900      	bls.n	638 <adc_init+0x1b8>
     636:	e737      	b.n	4a8 <adc_init+0x28>
				| (config->sampling_time_compensation_enable << ADC_SAMPCTRL_OFFCOMP_Pos);
     638:	7bf3      	ldrb	r3, [r6, #15]
     63a:	01db      	lsls	r3, r3, #7
     63c:	431a      	orrs	r2, r3
     63e:	b2d2      	uxtb	r2, r2
		adc_module->SAMPCTRL.reg =
     640:	737a      	strb	r2, [r7, #13]
	Adc *const adc_module = module_inst->hw;
     642:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     644:	8c13      	ldrh	r3, [r2, #32]
     646:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     648:	2b00      	cmp	r3, #0
     64a:	d1fb      	bne.n	644 <adc_init+0x1c4>
			config->clock_prescaler;
     64c:	78b3      	ldrb	r3, [r6, #2]
	adc_module->CTRLB.reg =
     64e:	707b      	strb	r3, [r7, #1]
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
     650:	2324      	movs	r3, #36	; 0x24
     652:	5cf3      	ldrb	r3, [r6, r3]
     654:	00db      	lsls	r3, r3, #3
			(config->freerunning << ADC_CTRLC_FREERUN_Pos) |
     656:	7b32      	ldrb	r2, [r6, #12]
     658:	0092      	lsls	r2, r2, #2
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
     65a:	431a      	orrs	r2, r3
			(config->differential_mode << ADC_CTRLC_DIFFMODE_Pos);
     65c:	7af3      	ldrb	r3, [r6, #11]
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
     65e:	4313      	orrs	r3, r2
     660:	7ab2      	ldrb	r2, [r6, #10]
     662:	0052      	lsls	r2, r2, #1
     664:	4313      	orrs	r3, r2
     666:	4303      	orrs	r3, r0
	adc_module->CTRLC.reg =
     668:	817b      	strh	r3, [r7, #10]
	Adc *const adc_module = module_inst->hw;
     66a:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     66c:	8c13      	ldrh	r3, [r2, #32]
     66e:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     670:	2b00      	cmp	r3, #0
     672:	d1fb      	bne.n	66c <adc_init+0x1ec>
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     674:	8b32      	ldrh	r2, [r6, #24]
     676:	2a00      	cmp	r2, #0
     678:	d020      	beq.n	6bc <adc_init+0x23c>
		switch (resolution) {
     67a:	2810      	cmp	r0, #16
     67c:	d100      	bne.n	680 <adc_init+0x200>
     67e:	e0c9      	b.n	814 <adc_init+0x394>
     680:	d800      	bhi.n	684 <adc_init+0x204>
     682:	e083      	b.n	78c <adc_init+0x30c>
     684:	2820      	cmp	r0, #32
     686:	d100      	bne.n	68a <adc_init+0x20a>
     688:	e0a3      	b.n	7d2 <adc_init+0x352>
     68a:	2830      	cmp	r0, #48	; 0x30
     68c:	d116      	bne.n	6bc <adc_init+0x23c>
			if (config->differential_mode &&
     68e:	7af3      	ldrb	r3, [r6, #11]
     690:	2b00      	cmp	r3, #0
     692:	d00a      	beq.n	6aa <adc_init+0x22a>
					(config->window.window_lower_value > 127 ||
     694:	69f1      	ldr	r1, [r6, #28]
     696:	3180      	adds	r1, #128	; 0x80
				return STATUS_ERR_INVALID_ARG;
     698:	2317      	movs	r3, #23
			if (config->differential_mode &&
     69a:	29ff      	cmp	r1, #255	; 0xff
     69c:	d900      	bls.n	6a0 <adc_init+0x220>
     69e:	e703      	b.n	4a8 <adc_init+0x28>
					config->window.window_lower_value < -128 ||
     6a0:	6a31      	ldr	r1, [r6, #32]
     6a2:	3180      	adds	r1, #128	; 0x80
     6a4:	29ff      	cmp	r1, #255	; 0xff
     6a6:	d900      	bls.n	6aa <adc_init+0x22a>
     6a8:	e6fe      	b.n	4a8 <adc_init+0x28>
				return STATUS_ERR_INVALID_ARG;
     6aa:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 255 ||
     6ac:	69f1      	ldr	r1, [r6, #28]
     6ae:	29ff      	cmp	r1, #255	; 0xff
     6b0:	dd00      	ble.n	6b4 <adc_init+0x234>
     6b2:	e6f9      	b.n	4a8 <adc_init+0x28>
     6b4:	6a31      	ldr	r1, [r6, #32]
     6b6:	29ff      	cmp	r1, #255	; 0xff
     6b8:	dd00      	ble.n	6bc <adc_init+0x23c>
     6ba:	e6f5      	b.n	4a8 <adc_init+0x28>
	adc_module->CTRLC.reg |= config->window.window_mode;
     6bc:	897b      	ldrh	r3, [r7, #10]
     6be:	431a      	orrs	r2, r3
     6c0:	817a      	strh	r2, [r7, #10]
	Adc *const adc_module = module_inst->hw;
     6c2:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     6c4:	8c13      	ldrh	r3, [r2, #32]
     6c6:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     6c8:	2b00      	cmp	r3, #0
     6ca:	d1fb      	bne.n	6c4 <adc_init+0x244>
	adc_module->WINLT.reg =
     6cc:	8bb3      	ldrh	r3, [r6, #28]
     6ce:	81fb      	strh	r3, [r7, #14]
	Adc *const adc_module = module_inst->hw;
     6d0:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     6d2:	8c13      	ldrh	r3, [r2, #32]
     6d4:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     6d6:	2b00      	cmp	r3, #0
     6d8:	d1fb      	bne.n	6d2 <adc_init+0x252>
	adc_module->WINUT.reg = config->window.window_upper_value <<
     6da:	8c33      	ldrh	r3, [r6, #32]
     6dc:	823b      	strh	r3, [r7, #16]
	Adc *const adc_module = module_inst->hw;
     6de:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     6e0:	8c13      	ldrh	r3, [r2, #32]
     6e2:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     6e4:	2b00      	cmp	r3, #0
     6e6:	d1fb      	bne.n	6e0 <adc_init+0x260>
			config->positive_input;
     6e8:	7933      	ldrb	r3, [r6, #4]
			config->negative_input |
     6ea:	88f2      	ldrh	r2, [r6, #6]
     6ec:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
     6ee:	813b      	strh	r3, [r7, #8]
	Adc *const adc_module = module_inst->hw;
     6f0:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     6f2:	8c13      	ldrh	r3, [r2, #32]
     6f4:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     6f6:	2b00      	cmp	r3, #0
     6f8:	d1fb      	bne.n	6f2 <adc_init+0x272>
	adc_module->EVCTRL.reg = config->event_action;
     6fa:	332a      	adds	r3, #42	; 0x2a
     6fc:	5cf3      	ldrb	r3, [r6, r3]
     6fe:	70fb      	strb	r3, [r7, #3]
	adc_module->INTENCLR.reg =
     700:	2307      	movs	r3, #7
     702:	713b      	strb	r3, [r7, #4]
	if (config->correction.correction_enable){
     704:	331d      	adds	r3, #29
     706:	5cf3      	ldrb	r3, [r6, r3]
     708:	2b00      	cmp	r3, #0
     70a:	d01b      	beq.n	744 <adc_init+0x2c4>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     70c:	8cf2      	ldrh	r2, [r6, #38]	; 0x26
     70e:	491d      	ldr	r1, [pc, #116]	; (784 <adc_init+0x304>)
			return STATUS_ERR_INVALID_ARG;
     710:	2317      	movs	r3, #23
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     712:	428a      	cmp	r2, r1
     714:	d900      	bls.n	718 <adc_init+0x298>
     716:	e6c7      	b.n	4a8 <adc_init+0x28>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     718:	827a      	strh	r2, [r7, #18]
	Adc *const adc_module = module_inst->hw;
     71a:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     71c:	8c13      	ldrh	r3, [r2, #32]
     71e:	b29b      	uxth	r3, r3
		while (adc_is_syncing(module_inst)) {
     720:	2b00      	cmp	r3, #0
     722:	d1fb      	bne.n	71c <adc_init+0x29c>
		if (config->correction.offset_correction > 2047 ||
     724:	8d31      	ldrh	r1, [r6, #40]	; 0x28
     726:	2380      	movs	r3, #128	; 0x80
     728:	011b      	lsls	r3, r3, #4
     72a:	18ca      	adds	r2, r1, r3
     72c:	4815      	ldr	r0, [pc, #84]	; (784 <adc_init+0x304>)
     72e:	b292      	uxth	r2, r2
			return STATUS_ERR_INVALID_ARG;
     730:	2317      	movs	r3, #23
		if (config->correction.offset_correction > 2047 ||
     732:	4282      	cmp	r2, r0
     734:	d900      	bls.n	738 <adc_init+0x2b8>
     736:	e6b7      	b.n	4a8 <adc_init+0x28>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     738:	82b9      	strh	r1, [r7, #20]
	Adc *const adc_module = module_inst->hw;
     73a:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     73c:	8c13      	ldrh	r3, [r2, #32]
     73e:	b29b      	uxth	r3, r3
		while (adc_is_syncing(module_inst)) {
     740:	2b00      	cmp	r3, #0
     742:	d1fb      	bne.n	73c <adc_init+0x2bc>
			ADC_CALIB_BIASREFBUF(
     744:	4b10      	ldr	r3, [pc, #64]	; (788 <adc_init+0x308>)
     746:	681b      	ldr	r3, [r3, #0]
     748:	021a      	lsls	r2, r3, #8
     74a:	21e0      	movs	r1, #224	; 0xe0
     74c:	00c9      	lsls	r1, r1, #3
     74e:	400a      	ands	r2, r1
			ADC_CALIB_BIASCOMP(
     750:	069b      	lsls	r3, r3, #26
     752:	0f5b      	lsrs	r3, r3, #29
			) |
     754:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
     756:	85bb      	strh	r3, [r7, #44]	; 0x2c
	return STATUS_OK;
     758:	2300      	movs	r3, #0
     75a:	e6a5      	b.n	4a8 <adc_init+0x28>
     75c:	00000439 	.word	0x00000439
     760:	40000400 	.word	0x40000400
     764:	40001400 	.word	0x40001400
     768:	20001078 	.word	0x20001078
     76c:	000032fd 	.word	0x000032fd
     770:	0000328d 	.word	0x0000328d
     774:	0001c3d0 	.word	0x0001c3d0
     778:	00015c7d 	.word	0x00015c7d
     77c:	000033f9 	.word	0x000033f9
     780:	0001c2fc 	.word	0x0001c2fc
     784:	00000fff 	.word	0x00000fff
     788:	00806020 	.word	0x00806020
		switch (resolution) {
     78c:	2800      	cmp	r0, #0
     78e:	d195      	bne.n	6bc <adc_init+0x23c>
			if (config->differential_mode &&
     790:	7af3      	ldrb	r3, [r6, #11]
     792:	2b00      	cmp	r3, #0
     794:	d012      	beq.n	7bc <adc_init+0x33c>
					(config->window.window_lower_value > 2047 ||
     796:	69f3      	ldr	r3, [r6, #28]
     798:	2080      	movs	r0, #128	; 0x80
     79a:	0100      	lsls	r0, r0, #4
     79c:	4684      	mov	ip, r0
     79e:	4463      	add	r3, ip
     7a0:	0019      	movs	r1, r3
			if (config->differential_mode &&
     7a2:	482e      	ldr	r0, [pc, #184]	; (85c <adc_init+0x3dc>)
				return STATUS_ERR_INVALID_ARG;
     7a4:	2317      	movs	r3, #23
			if (config->differential_mode &&
     7a6:	4281      	cmp	r1, r0
     7a8:	d900      	bls.n	7ac <adc_init+0x32c>
     7aa:	e67d      	b.n	4a8 <adc_init+0x28>
					config->window.window_lower_value < -2048 ||
     7ac:	6a33      	ldr	r3, [r6, #32]
     7ae:	4463      	add	r3, ip
     7b0:	0019      	movs	r1, r3
     7b2:	482a      	ldr	r0, [pc, #168]	; (85c <adc_init+0x3dc>)
				return STATUS_ERR_INVALID_ARG;
     7b4:	2317      	movs	r3, #23
					config->window.window_lower_value < -2048 ||
     7b6:	4281      	cmp	r1, r0
     7b8:	d900      	bls.n	7bc <adc_init+0x33c>
     7ba:	e675      	b.n	4a8 <adc_init+0x28>
			} else if (config->window.window_lower_value > 4095 ||
     7bc:	4927      	ldr	r1, [pc, #156]	; (85c <adc_init+0x3dc>)
				return STATUS_ERR_INVALID_ARG;
     7be:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 4095 ||
     7c0:	69f0      	ldr	r0, [r6, #28]
     7c2:	4288      	cmp	r0, r1
     7c4:	dd00      	ble.n	7c8 <adc_init+0x348>
     7c6:	e66f      	b.n	4a8 <adc_init+0x28>
     7c8:	6a30      	ldr	r0, [r6, #32]
     7ca:	4288      	cmp	r0, r1
     7cc:	dd00      	ble.n	7d0 <adc_init+0x350>
     7ce:	e66b      	b.n	4a8 <adc_init+0x28>
     7d0:	e774      	b.n	6bc <adc_init+0x23c>
			if (config->differential_mode &&
     7d2:	7af3      	ldrb	r3, [r6, #11]
     7d4:	2b00      	cmp	r3, #0
     7d6:	d012      	beq.n	7fe <adc_init+0x37e>
					(config->window.window_lower_value > 511 ||
     7d8:	69f3      	ldr	r3, [r6, #28]
     7da:	2080      	movs	r0, #128	; 0x80
     7dc:	0080      	lsls	r0, r0, #2
     7de:	4684      	mov	ip, r0
     7e0:	4463      	add	r3, ip
     7e2:	0019      	movs	r1, r3
			if (config->differential_mode &&
     7e4:	481e      	ldr	r0, [pc, #120]	; (860 <adc_init+0x3e0>)
				return STATUS_ERR_INVALID_ARG;
     7e6:	2317      	movs	r3, #23
			if (config->differential_mode &&
     7e8:	4281      	cmp	r1, r0
     7ea:	d900      	bls.n	7ee <adc_init+0x36e>
     7ec:	e65c      	b.n	4a8 <adc_init+0x28>
					config->window.window_lower_value < -512 ||
     7ee:	6a33      	ldr	r3, [r6, #32]
     7f0:	4463      	add	r3, ip
     7f2:	0019      	movs	r1, r3
     7f4:	481a      	ldr	r0, [pc, #104]	; (860 <adc_init+0x3e0>)
				return STATUS_ERR_INVALID_ARG;
     7f6:	2317      	movs	r3, #23
					config->window.window_lower_value < -512 ||
     7f8:	4281      	cmp	r1, r0
     7fa:	d900      	bls.n	7fe <adc_init+0x37e>
     7fc:	e654      	b.n	4a8 <adc_init+0x28>
			} else if (config->window.window_lower_value > 1023 ||
     7fe:	4918      	ldr	r1, [pc, #96]	; (860 <adc_init+0x3e0>)
				return STATUS_ERR_INVALID_ARG;
     800:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 1023 ||
     802:	69f0      	ldr	r0, [r6, #28]
     804:	4288      	cmp	r0, r1
     806:	dd00      	ble.n	80a <adc_init+0x38a>
     808:	e64e      	b.n	4a8 <adc_init+0x28>
     80a:	6a30      	ldr	r0, [r6, #32]
     80c:	4288      	cmp	r0, r1
     80e:	dd00      	ble.n	812 <adc_init+0x392>
     810:	e64a      	b.n	4a8 <adc_init+0x28>
     812:	e753      	b.n	6bc <adc_init+0x23c>
			if (config->differential_mode &&
     814:	7af3      	ldrb	r3, [r6, #11]
     816:	2b00      	cmp	r3, #0
     818:	d012      	beq.n	840 <adc_init+0x3c0>
					(config->window.window_lower_value > 32767 ||
     81a:	69f3      	ldr	r3, [r6, #28]
     81c:	2080      	movs	r0, #128	; 0x80
     81e:	0200      	lsls	r0, r0, #8
     820:	4684      	mov	ip, r0
     822:	4463      	add	r3, ip
     824:	0019      	movs	r1, r3
			if (config->differential_mode &&
     826:	480f      	ldr	r0, [pc, #60]	; (864 <adc_init+0x3e4>)
				return STATUS_ERR_INVALID_ARG;
     828:	2317      	movs	r3, #23
			if (config->differential_mode &&
     82a:	4281      	cmp	r1, r0
     82c:	d900      	bls.n	830 <adc_init+0x3b0>
     82e:	e63b      	b.n	4a8 <adc_init+0x28>
					config->window.window_lower_value < -32768 ||
     830:	6a33      	ldr	r3, [r6, #32]
     832:	4463      	add	r3, ip
     834:	0019      	movs	r1, r3
     836:	480b      	ldr	r0, [pc, #44]	; (864 <adc_init+0x3e4>)
				return STATUS_ERR_INVALID_ARG;
     838:	2317      	movs	r3, #23
					config->window.window_lower_value < -32768 ||
     83a:	4281      	cmp	r1, r0
     83c:	d900      	bls.n	840 <adc_init+0x3c0>
     83e:	e633      	b.n	4a8 <adc_init+0x28>
			} else if (config->window.window_lower_value > 65535 ||
     840:	4908      	ldr	r1, [pc, #32]	; (864 <adc_init+0x3e4>)
				return STATUS_ERR_INVALID_ARG;
     842:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 65535 ||
     844:	69f0      	ldr	r0, [r6, #28]
     846:	4288      	cmp	r0, r1
     848:	dd00      	ble.n	84c <adc_init+0x3cc>
     84a:	e62d      	b.n	4a8 <adc_init+0x28>
     84c:	6a30      	ldr	r0, [r6, #32]
     84e:	4288      	cmp	r0, r1
     850:	dd00      	ble.n	854 <adc_init+0x3d4>
     852:	e629      	b.n	4a8 <adc_init+0x28>
     854:	e732      	b.n	6bc <adc_init+0x23c>
		return STATUS_ERR_INVALID_ARG;
     856:	2317      	movs	r3, #23
     858:	e626      	b.n	4a8 <adc_init+0x28>
     85a:	46c0      	nop			; (mov r8, r8)
     85c:	00000fff 	.word	0x00000fff
     860:	000003ff 	.word	0x000003ff
     864:	0000ffff 	.word	0x0000ffff

00000868 <ADC_Handler>:
		}

	MREPEAT(ADC_INST_NUM, _ADC_INTERRUPT_HANDLER, 0)
#else
void ADC_Handler(void)
{
     868:	b570      	push	{r4, r5, r6, lr}
	struct adc_module *module = _adc_instances[instance];
     86a:	4b2f      	ldr	r3, [pc, #188]	; (928 <ADC_Handler+0xc0>)
     86c:	681c      	ldr	r4, [r3, #0]
	uint32_t flags = module->hw->INTFLAG.reg & module->hw->INTENSET.reg;
     86e:	6823      	ldr	r3, [r4, #0]
     870:	799a      	ldrb	r2, [r3, #6]
     872:	795d      	ldrb	r5, [r3, #5]
     874:	4015      	ands	r5, r2
	if (flags & ADC_INTFLAG_RESRDY) {
     876:	07ea      	lsls	r2, r5, #31
     878:	d52a      	bpl.n	8d0 <ADC_Handler+0x68>
		module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     87a:	2201      	movs	r2, #1
     87c:	719a      	strb	r2, [r3, #6]
		*(module->job_buffer++) = module->hw->RESULT.reg;
     87e:	6962      	ldr	r2, [r4, #20]
     880:	1c93      	adds	r3, r2, #2
     882:	6163      	str	r3, [r4, #20]
     884:	6823      	ldr	r3, [r4, #0]
     886:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
     888:	b29b      	uxth	r3, r3
     88a:	8013      	strh	r3, [r2, #0]
		if (--module->remaining_conversions > 0) {
     88c:	8b23      	ldrh	r3, [r4, #24]
     88e:	3b01      	subs	r3, #1
     890:	b29b      	uxth	r3, r3
     892:	8323      	strh	r3, [r4, #24]
     894:	2b00      	cmp	r3, #0
     896:	d015      	beq.n	8c4 <ADC_Handler+0x5c>
			if (module->software_trigger == true
     898:	7f63      	ldrb	r3, [r4, #29]
     89a:	2b00      	cmp	r3, #0
     89c:	d018      	beq.n	8d0 <ADC_Handler+0x68>
				&& (!(module->hw->SEQSTATUS.reg & ADC_SEQSTATUS_SEQBUSY))) {
     89e:	6822      	ldr	r2, [r4, #0]
     8a0:	79d3      	ldrb	r3, [r2, #7]
     8a2:	b25b      	sxtb	r3, r3
     8a4:	2b00      	cmp	r3, #0
     8a6:	db13      	blt.n	8d0 <ADC_Handler+0x68>
     8a8:	8c13      	ldrh	r3, [r2, #32]
     8aa:	b29b      	uxth	r3, r3
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	while (adc_is_syncing(module_inst)) {
     8ac:	2b00      	cmp	r3, #0
     8ae:	d1fb      	bne.n	8a8 <ADC_Handler+0x40>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     8b0:	7e13      	ldrb	r3, [r2, #24]
     8b2:	2102      	movs	r1, #2
     8b4:	430b      	orrs	r3, r1
     8b6:	7613      	strb	r3, [r2, #24]
	Adc *const adc_module = module_inst->hw;
     8b8:	6822      	ldr	r2, [r4, #0]
	if (adc_module->SYNCBUSY.reg) {
     8ba:	8c13      	ldrh	r3, [r2, #32]
     8bc:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
     8be:	2b00      	cmp	r3, #0
     8c0:	d1fb      	bne.n	8ba <ADC_Handler+0x52>
     8c2:	e005      	b.n	8d0 <ADC_Handler+0x68>
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     8c4:	2301      	movs	r3, #1
     8c6:	6822      	ldr	r2, [r4, #0]
     8c8:	7113      	strb	r3, [r2, #4]
			if (module->job_status == STATUS_BUSY) {
     8ca:	7f23      	ldrb	r3, [r4, #28]
     8cc:	2b05      	cmp	r3, #5
     8ce:	d016      	beq.n	8fe <ADC_Handler+0x96>
	if (flags & ADC_INTFLAG_WINMON) {
     8d0:	076b      	lsls	r3, r5, #29
     8d2:	d508      	bpl.n	8e6 <ADC_Handler+0x7e>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     8d4:	2304      	movs	r3, #4
     8d6:	6822      	ldr	r2, [r4, #0]
     8d8:	7193      	strb	r3, [r2, #6]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     8da:	7ee3      	ldrb	r3, [r4, #27]
     8dc:	079b      	lsls	r3, r3, #30
     8de:	d502      	bpl.n	8e6 <ADC_Handler+0x7e>
     8e0:	7ea3      	ldrb	r3, [r4, #26]
     8e2:	079b      	lsls	r3, r3, #30
     8e4:	d417      	bmi.n	916 <ADC_Handler+0xae>
	if (flags & ADC_INTFLAG_OVERRUN) {
     8e6:	07ab      	lsls	r3, r5, #30
     8e8:	d508      	bpl.n	8fc <ADC_Handler+0x94>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     8ea:	2302      	movs	r3, #2
     8ec:	6822      	ldr	r2, [r4, #0]
     8ee:	7193      	strb	r3, [r2, #6]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     8f0:	7ee3      	ldrb	r3, [r4, #27]
     8f2:	075b      	lsls	r3, r3, #29
     8f4:	d502      	bpl.n	8fc <ADC_Handler+0x94>
     8f6:	7ea3      	ldrb	r3, [r4, #26]
     8f8:	075b      	lsls	r3, r3, #29
     8fa:	d410      	bmi.n	91e <ADC_Handler+0xb6>
	_adc_interrupt_handler(0);
}
     8fc:	bd70      	pop	{r4, r5, r6, pc}
				module->job_status = STATUS_OK;
     8fe:	2300      	movs	r3, #0
     900:	7723      	strb	r3, [r4, #28]
				if ((module->enabled_callback_mask &
     902:	7ee3      	ldrb	r3, [r4, #27]
     904:	07db      	lsls	r3, r3, #31
     906:	d5e3      	bpl.n	8d0 <ADC_Handler+0x68>
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
     908:	7ea3      	ldrb	r3, [r4, #26]
     90a:	07db      	lsls	r3, r3, #31
     90c:	d5e0      	bpl.n	8d0 <ADC_Handler+0x68>
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     90e:	0020      	movs	r0, r4
     910:	68a3      	ldr	r3, [r4, #8]
     912:	4798      	blx	r3
     914:	e7dc      	b.n	8d0 <ADC_Handler+0x68>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     916:	0020      	movs	r0, r4
     918:	68e3      	ldr	r3, [r4, #12]
     91a:	4798      	blx	r3
     91c:	e7e3      	b.n	8e6 <ADC_Handler+0x7e>
			(module->callback[ADC_CALLBACK_ERROR])(module);
     91e:	6923      	ldr	r3, [r4, #16]
     920:	0020      	movs	r0, r4
     922:	4798      	blx	r3
}
     924:	e7ea      	b.n	8fc <ADC_Handler+0x94>
     926:	46c0      	nop			; (mov r8, r8)
     928:	20001078 	.word	0x20001078

0000092c <adc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     92c:	1c93      	adds	r3, r2, #2
     92e:	009b      	lsls	r3, r3, #2
     930:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback_mask |= (1 << callback_type);
     932:	2301      	movs	r3, #1
     934:	4093      	lsls	r3, r2
     936:	001a      	movs	r2, r3
     938:	7e83      	ldrb	r3, [r0, #26]
     93a:	4313      	orrs	r3, r2
     93c:	7683      	strb	r3, [r0, #26]
}
     93e:	4770      	bx	lr

00000940 <adc_read_buffer_job>:
 */
enum status_code adc_read_buffer_job(
		struct adc_module *const module_inst,
		uint16_t *buffer,
		uint16_t samples)
{
     940:	b510      	push	{r4, lr}
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
     942:	8b03      	ldrh	r3, [r0, #24]
     944:	b29b      	uxth	r3, r3
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
     946:	2405      	movs	r4, #5
	if(module_inst->remaining_conversions != 0 ||
     948:	2b00      	cmp	r3, #0
     94a:	d001      	beq.n	950 <adc_read_buffer_job+0x10>
	if(module_inst->software_trigger == true) {
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
}
     94c:	0020      	movs	r0, r4
     94e:	bd10      	pop	{r4, pc}
			module_inst->job_status == STATUS_BUSY){
     950:	7f03      	ldrb	r3, [r0, #28]
	if(module_inst->remaining_conversions != 0 ||
     952:	2b05      	cmp	r3, #5
     954:	d0fa      	beq.n	94c <adc_read_buffer_job+0xc>
	module_inst->job_status = STATUS_BUSY;
     956:	2305      	movs	r3, #5
     958:	7703      	strb	r3, [r0, #28]
	module_inst->remaining_conversions = samples;
     95a:	8302      	strh	r2, [r0, #24]
	module_inst->job_buffer = buffer;
     95c:	6141      	str	r1, [r0, #20]
	adc_module->INTENSET.reg = interrupt;
     95e:	3b04      	subs	r3, #4
     960:	6802      	ldr	r2, [r0, #0]
     962:	7153      	strb	r3, [r2, #5]
	if(module_inst->software_trigger == true) {
     964:	7f43      	ldrb	r3, [r0, #29]
	return STATUS_OK;
     966:	2400      	movs	r4, #0
	if(module_inst->software_trigger == true) {
     968:	2b00      	cmp	r3, #0
     96a:	d0ef      	beq.n	94c <adc_read_buffer_job+0xc>
	Adc *const adc_module = module_inst->hw;
     96c:	6802      	ldr	r2, [r0, #0]
     96e:	8c13      	ldrh	r3, [r2, #32]
     970:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     972:	2b00      	cmp	r3, #0
     974:	d1fb      	bne.n	96e <adc_read_buffer_job+0x2e>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     976:	7e13      	ldrb	r3, [r2, #24]
     978:	2102      	movs	r1, #2
     97a:	430b      	orrs	r3, r1
     97c:	7613      	strb	r3, [r2, #24]
	Adc *const adc_module = module_inst->hw;
     97e:	6802      	ldr	r2, [r0, #0]
	if (adc_module->SYNCBUSY.reg) {
     980:	8c13      	ldrh	r3, [r2, #32]
     982:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     984:	2b00      	cmp	r3, #0
     986:	d1fb      	bne.n	980 <adc_read_buffer_job+0x40>
	return STATUS_OK;
     988:	2400      	movs	r4, #0
     98a:	e7df      	b.n	94c <adc_read_buffer_job+0xc>

0000098c <aes_get_config_defaults>:
		struct aes_config *const config)
{

	/* Sanity check arguments */
	Assert(config);
	config->encrypt_mode = AES_ENCRYPTION;
     98c:	2301      	movs	r3, #1
     98e:	7003      	strb	r3, [r0, #0]
	config->key_size = AES_KEY_SIZE_128;
     990:	2300      	movs	r3, #0
     992:	7043      	strb	r3, [r0, #1]
	config->start_mode = AES_MANUAL_START;
     994:	7083      	strb	r3, [r0, #2]
	config->opmode= AES_ECB_MODE;
     996:	70c3      	strb	r3, [r0, #3]
	config->cfb_size = AES_CFB_SIZE_128;
     998:	7103      	strb	r3, [r0, #4]
	config->ctype = AES_COUNTERMEASURE_TYPE_ALL;
     99a:	220f      	movs	r2, #15
     99c:	7142      	strb	r2, [r0, #5]
	config->enable_xor_key = false;
     99e:	7183      	strb	r3, [r0, #6]
	config->enable_key_gen = false;
     9a0:	71c3      	strb	r3, [r0, #7]
	config->lod = false;
     9a2:	7203      	strb	r3, [r0, #8]
}
     9a4:	4770      	bx	lr

000009a6 <aes_enable>:
 */
void aes_enable(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLA.reg |= AES_CTRLA_ENABLE;
     9a6:	6802      	ldr	r2, [r0, #0]
     9a8:	6813      	ldr	r3, [r2, #0]
     9aa:	2102      	movs	r1, #2
     9ac:	430b      	orrs	r3, r1
     9ae:	6013      	str	r3, [r2, #0]

}
     9b0:	4770      	bx	lr

000009b2 <aes_disable>:
{
	Assert(module);
	Assert(module->hw);

	/* Disbale interrupt */
	module->hw->INTENCLR.reg = AES_INTENCLR_MASK;
     9b2:	2303      	movs	r3, #3
     9b4:	6802      	ldr	r2, [r0, #0]
     9b6:	7153      	strb	r3, [r2, #5]
	/* Clear interrupt flag */
	module->hw->INTFLAG.reg = AES_INTFLAG_MASK;
     9b8:	6802      	ldr	r2, [r0, #0]
     9ba:	71d3      	strb	r3, [r2, #7]

	module->hw->CTRLA.reg &= (~AES_CTRLA_ENABLE);
     9bc:	6802      	ldr	r2, [r0, #0]
     9be:	6813      	ldr	r3, [r2, #0]
     9c0:	2102      	movs	r1, #2
     9c2:	438b      	bics	r3, r1
     9c4:	6013      	str	r3, [r2, #0]
}
     9c6:	4770      	bx	lr

000009c8 <aes_set_config>:
 */
void aes_set_config(
		struct aes_module *const module,
		Aes *const hw,
		struct aes_config *const config)
{
     9c8:	b570      	push	{r4, r5, r6, lr}
     9ca:	0004      	movs	r4, r0
     9cc:	000d      	movs	r5, r1
	/* Validate arguments. */
	Assert(hw);
	Assert(config);
	Assert(module);

	module->opmode = config->opmode;
     9ce:	78d3      	ldrb	r3, [r2, #3]
     9d0:	7103      	strb	r3, [r0, #4]
	module->hw = hw;
     9d2:	6021      	str	r1, [r4, #0]
	module->key_size = config->key_size;
     9d4:	7853      	ldrb	r3, [r2, #1]
     9d6:	7143      	strb	r3, [r0, #5]
	module->cfb_size = config->cfb_size;
     9d8:	7913      	ldrb	r3, [r2, #4]
     9da:	7183      	strb	r3, [r0, #6]

	ul_mode |= (config->encrypt_mode << AES_CTRLA_CIPHER_Pos)
     9dc:	7813      	ldrb	r3, [r2, #0]
     9de:	029b      	lsls	r3, r3, #10
			 | (config->start_mode << AES_CTRLA_STARTMODE_Pos)
     9e0:	7891      	ldrb	r1, [r2, #2]
     9e2:	02c9      	lsls	r1, r1, #11
     9e4:	430b      	orrs	r3, r1
			 | (config->key_size << AES_CTRLA_KEYSIZE_Pos)
     9e6:	7851      	ldrb	r1, [r2, #1]
     9e8:	0209      	lsls	r1, r1, #8
     9ea:	430b      	orrs	r3, r1
			 | (config->opmode << AES_CTRLA_AESMODE_Pos)
     9ec:	78d1      	ldrb	r1, [r2, #3]
     9ee:	0089      	lsls	r1, r1, #2
     9f0:	430b      	orrs	r3, r1
			 | (config->cfb_size << AES_CTRLA_CFBS_Pos)
     9f2:	7911      	ldrb	r1, [r2, #4]
     9f4:	0149      	lsls	r1, r1, #5
     9f6:	430b      	orrs	r3, r1
			 | (AES_CTRLA_CTYPE(config->ctype))
			 | (config->enable_xor_key << AES_CTRLA_XORKEY_Pos)
     9f8:	7991      	ldrb	r1, [r2, #6]
     9fa:	0389      	lsls	r1, r1, #14
			 | (config->enable_key_gen << AES_CTRLA_KEYGEN_Pos)
     9fc:	79d0      	ldrb	r0, [r2, #7]
     9fe:	0340      	lsls	r0, r0, #13
			 | (config->lod << AES_CTRLA_LOD_Pos);
     a00:	4301      	orrs	r1, r0
     a02:	7a10      	ldrb	r0, [r2, #8]
     a04:	0300      	lsls	r0, r0, #12
     a06:	4301      	orrs	r1, r0
			 | (AES_CTRLA_CTYPE(config->ctype))
     a08:	7952      	ldrb	r2, [r2, #5]
     a0a:	0412      	lsls	r2, r2, #16
     a0c:	20f0      	movs	r0, #240	; 0xf0
     a0e:	0300      	lsls	r0, r0, #12
     a10:	4002      	ands	r2, r0
			 | (config->lod << AES_CTRLA_LOD_Pos);
     a12:	430a      	orrs	r2, r1
     a14:	4313      	orrs	r3, r2
     a16:	001e      	movs	r6, r3
	if (hw->CTRLA.reg & AES_CTRLA_ENABLE) {
     a18:	682b      	ldr	r3, [r5, #0]
     a1a:	079b      	lsls	r3, r3, #30
     a1c:	d401      	bmi.n	a22 <aes_set_config+0x5a>
		aes_disable(module);
		hw->CTRLA.reg = ul_mode;
		aes_enable(module);
	} else {
		hw->CTRLA.reg = ul_mode;
     a1e:	602e      	str	r6, [r5, #0]
	}
}
     a20:	bd70      	pop	{r4, r5, r6, pc}
		aes_disable(module);
     a22:	0020      	movs	r0, r4
     a24:	4b03      	ldr	r3, [pc, #12]	; (a34 <aes_set_config+0x6c>)
     a26:	4798      	blx	r3
		hw->CTRLA.reg = ul_mode;
     a28:	602e      	str	r6, [r5, #0]
		aes_enable(module);
     a2a:	0020      	movs	r0, r4
     a2c:	4b02      	ldr	r3, [pc, #8]	; (a38 <aes_set_config+0x70>)
     a2e:	4798      	blx	r3
     a30:	e7f6      	b.n	a20 <aes_set_config+0x58>
     a32:	46c0      	nop			; (mov r8, r8)
     a34:	000009b3 	.word	0x000009b3
     a38:	000009a7 	.word	0x000009a7

00000a3c <aes_init>:
{
     a3c:	b570      	push	{r4, r5, r6, lr}
			MCLK->APBCMASK.reg |= mask;
     a3e:	4c05      	ldr	r4, [pc, #20]	; (a54 <aes_init+0x18>)
     a40:	69e5      	ldr	r5, [r4, #28]
     a42:	2380      	movs	r3, #128	; 0x80
     a44:	019b      	lsls	r3, r3, #6
     a46:	432b      	orrs	r3, r5
     a48:	61e3      	str	r3, [r4, #28]
	hw->CTRLA.reg = AES_CTRLA_SWRST;
     a4a:	2301      	movs	r3, #1
     a4c:	600b      	str	r3, [r1, #0]
	aes_set_config(module,hw, config);
     a4e:	4b02      	ldr	r3, [pc, #8]	; (a58 <aes_init+0x1c>)
     a50:	4798      	blx	r3
}
     a52:	bd70      	pop	{r4, r5, r6, pc}
     a54:	40000400 	.word	0x40000400
     a58:	000009c9 	.word	0x000009c9

00000a5c <aes_write_key>:
 * \note The key size depends on the current AES configuration.
 */
void aes_write_key(
		struct aes_module *const module,
		const uint32_t *key)
{
     a5c:	b570      	push	{r4, r5, r6, lr}
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(key);

	switch (module->key_size) {
     a5e:	7943      	ldrb	r3, [r0, #5]
     a60:	2b01      	cmp	r3, #1
     a62:	d005      	beq.n	a70 <aes_write_key+0x14>
     a64:	2b00      	cmp	r3, #0
     a66:	d010      	beq.n	a8a <aes_write_key+0x2e>
     a68:	2b02      	cmp	r3, #2
     a6a:	d10d      	bne.n	a88 <aes_write_key+0x2c>
	case AES_KEY_SIZE_192:
		key_length = 6;
		break;

	case AES_KEY_SIZE_256:
		key_length = 8;
     a6c:	2508      	movs	r5, #8
     a6e:	e000      	b.n	a72 <aes_write_key+0x16>
		key_length = 6;
     a70:	2506      	movs	r5, #6
{
     a72:	2300      	movs	r3, #0
	default:
		break;
	}

	for (i = 0; i < key_length; i++) {
		module->hw->KEYWORD[i].reg = *key;
     a74:	c910      	ldmia	r1!, {r4}
     a76:	1c9a      	adds	r2, r3, #2
     a78:	0092      	lsls	r2, r2, #2
     a7a:	6806      	ldr	r6, [r0, #0]
     a7c:	46b4      	mov	ip, r6
     a7e:	4462      	add	r2, ip
     a80:	6054      	str	r4, [r2, #4]
	for (i = 0; i < key_length; i++) {
     a82:	3301      	adds	r3, #1
     a84:	42ab      	cmp	r3, r5
     a86:	d3f5      	bcc.n	a74 <aes_write_key+0x18>
		key++;
	}
}
     a88:	bd70      	pop	{r4, r5, r6, pc}
		key_length = 4;
     a8a:	2504      	movs	r5, #4
     a8c:	e7f1      	b.n	a72 <aes_write_key+0x16>
	...

00000a90 <aes_write_input_data>:
 * \param[in] input_data_buffer Pointer to an input data buffer
 */
void aes_write_input_data(
		struct aes_module *const module,
		const uint32_t *input_data_buffer)
{
     a90:	b510      	push	{r4, lr}
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);;
	Assert(input_data_buffer);

	module->hw->DATABUFPTR.reg = 0;
     a92:	2300      	movs	r3, #0
     a94:	6802      	ldr	r2, [r0, #0]
     a96:	7213      	strb	r3, [r2, #8]
	if (module->opmode == AES_CFB_MODE
		&& module->cfb_size == AES_CFB_SIZE_64){
     a98:	4b0f      	ldr	r3, [pc, #60]	; (ad8 <aes_write_input_data+0x48>)
     a9a:	6842      	ldr	r2, [r0, #4]
     a9c:	4013      	ands	r3, r2
	if (module->opmode == AES_CFB_MODE
     a9e:	4a0f      	ldr	r2, [pc, #60]	; (adc <aes_write_input_data+0x4c>)
     aa0:	4293      	cmp	r3, r2
     aa2:	d00a      	beq.n	aba <aes_write_input_data+0x2a>
		for (i = 0; i < 2; i++) {
			module->hw->INDATA.reg = *input_data_buffer;
			input_data_buffer++;
		}
	} else if (module->opmode == AES_CFB_MODE
     aa4:	7903      	ldrb	r3, [r0, #4]
     aa6:	2b03      	cmp	r3, #3
     aa8:	d00e      	beq.n	ac8 <aes_write_input_data+0x38>
     aaa:	000c      	movs	r4, r1
     aac:	3410      	adds	r4, #16
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
		module->hw->INDATA.reg = *input_data_buffer;
	} else {
		for (i = 0; i < 4; i++) {
			module->hw->INDATA.reg = *input_data_buffer;
     aae:	6803      	ldr	r3, [r0, #0]
     ab0:	c904      	ldmia	r1!, {r2}
     ab2:	639a      	str	r2, [r3, #56]	; 0x38
		for (i = 0; i < 4; i++) {
     ab4:	428c      	cmp	r4, r1
     ab6:	d1fa      	bne.n	aae <aes_write_input_data+0x1e>
			input_data_buffer++;
		}
	}
}
     ab8:	bd10      	pop	{r4, pc}
			module->hw->INDATA.reg = *input_data_buffer;
     aba:	6803      	ldr	r3, [r0, #0]
     abc:	680a      	ldr	r2, [r1, #0]
     abe:	639a      	str	r2, [r3, #56]	; 0x38
     ac0:	6803      	ldr	r3, [r0, #0]
     ac2:	684a      	ldr	r2, [r1, #4]
     ac4:	639a      	str	r2, [r3, #56]	; 0x38
     ac6:	e7f7      	b.n	ab8 <aes_write_input_data+0x28>
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
     ac8:	7983      	ldrb	r3, [r0, #6]
     aca:	3b02      	subs	r3, #2
     acc:	2b01      	cmp	r3, #1
     ace:	d8ec      	bhi.n	aaa <aes_write_input_data+0x1a>
		module->hw->INDATA.reg = *input_data_buffer;
     ad0:	6803      	ldr	r3, [r0, #0]
     ad2:	680a      	ldr	r2, [r1, #0]
     ad4:	639a      	str	r2, [r3, #56]	; 0x38
     ad6:	e7ef      	b.n	ab8 <aes_write_input_data+0x28>
     ad8:	00ff00ff 	.word	0x00ff00ff
     adc:	00010003 	.word	0x00010003

00000ae0 <aes_read_output_data>:
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(output_data_buffer);

	module->hw->DATABUFPTR.reg = 0;
     ae0:	2300      	movs	r3, #0
     ae2:	6802      	ldr	r2, [r0, #0]
     ae4:	7213      	strb	r3, [r2, #8]
	if (module->opmode == AES_CFB_MODE
		&& module->cfb_size == AES_CFB_SIZE_64){
     ae6:	4b10      	ldr	r3, [pc, #64]	; (b28 <aes_read_output_data+0x48>)
     ae8:	6842      	ldr	r2, [r0, #4]
     aea:	4013      	ands	r3, r2
	if (module->opmode == AES_CFB_MODE
     aec:	4a0f      	ldr	r2, [pc, #60]	; (b2c <aes_read_output_data+0x4c>)
     aee:	4293      	cmp	r3, r2
     af0:	d00a      	beq.n	b08 <aes_read_output_data+0x28>
		for (i = 0; i < 2; i++) {
			*output_data_buffer = module->hw->INDATA.reg;
			output_data_buffer++;
		}
	} else if (module->opmode == AES_CFB_MODE
     af2:	7903      	ldrb	r3, [r0, #4]
     af4:	2b03      	cmp	r3, #3
     af6:	d00e      	beq.n	b16 <aes_read_output_data+0x36>
     af8:	000a      	movs	r2, r1
     afa:	3210      	adds	r2, #16
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
		*output_data_buffer = module->hw->INDATA.reg;
	} else {
		for (i = 0; i < 4; i++) {
			*output_data_buffer = module->hw->INDATA.reg;
     afc:	6803      	ldr	r3, [r0, #0]
     afe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     b00:	c108      	stmia	r1!, {r3}
		for (i = 0; i < 4; i++) {
     b02:	428a      	cmp	r2, r1
     b04:	d1fa      	bne.n	afc <aes_read_output_data+0x1c>
			output_data_buffer++;
		}
	}
}
     b06:	4770      	bx	lr
			*output_data_buffer = module->hw->INDATA.reg;
     b08:	6803      	ldr	r3, [r0, #0]
     b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     b0c:	600b      	str	r3, [r1, #0]
     b0e:	6803      	ldr	r3, [r0, #0]
     b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     b12:	604b      	str	r3, [r1, #4]
     b14:	e7f7      	b.n	b06 <aes_read_output_data+0x26>
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
     b16:	7983      	ldrb	r3, [r0, #6]
     b18:	3b02      	subs	r3, #2
     b1a:	2b01      	cmp	r3, #1
     b1c:	d8ec      	bhi.n	af8 <aes_read_output_data+0x18>
		*output_data_buffer = module->hw->INDATA.reg;
     b1e:	6803      	ldr	r3, [r0, #0]
     b20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     b22:	600b      	str	r3, [r1, #0]
     b24:	e7ef      	b.n	b06 <aes_read_output_data+0x26>
     b26:	46c0      	nop			; (mov r8, r8)
     b28:	00ff00ff 	.word	0x00ff00ff
     b2c:	00010003 	.word	0x00010003

00000b30 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     b30:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     b32:	2a00      	cmp	r2, #0
     b34:	d001      	beq.n	b3a <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     b36:	0018      	movs	r0, r3
     b38:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     b3a:	008b      	lsls	r3, r1, #2
     b3c:	4a06      	ldr	r2, [pc, #24]	; (b58 <extint_register_callback+0x28>)
     b3e:	589b      	ldr	r3, [r3, r2]
     b40:	2b00      	cmp	r3, #0
     b42:	d003      	beq.n	b4c <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     b44:	4283      	cmp	r3, r0
     b46:	d005      	beq.n	b54 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     b48:	231d      	movs	r3, #29
     b4a:	e7f4      	b.n	b36 <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     b4c:	0089      	lsls	r1, r1, #2
     b4e:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     b50:	2300      	movs	r3, #0
     b52:	e7f0      	b.n	b36 <extint_register_callback+0x6>
		return STATUS_OK;
     b54:	2300      	movs	r3, #0
     b56:	e7ee      	b.n	b36 <extint_register_callback+0x6>
     b58:	20001080 	.word	0x20001080

00000b5c <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     b5c:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     b5e:	2900      	cmp	r1, #0
     b60:	d001      	beq.n	b66 <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     b62:	0018      	movs	r0, r3
     b64:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     b66:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     b68:	281f      	cmp	r0, #31
     b6a:	d800      	bhi.n	b6e <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     b6c:	4a02      	ldr	r2, [pc, #8]	; (b78 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     b6e:	2301      	movs	r3, #1
     b70:	4083      	lsls	r3, r0
     b72:	6113      	str	r3, [r2, #16]
	return STATUS_OK;
     b74:	2300      	movs	r3, #0
     b76:	e7f4      	b.n	b62 <extint_chan_enable_callback+0x6>
     b78:	40002400 	.word	0x40002400

00000b7c <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     b7c:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     b7e:	2200      	movs	r2, #0
     b80:	4b10      	ldr	r3, [pc, #64]	; (bc4 <EIC_Handler+0x48>)
     b82:	701a      	strb	r2, [r3, #0]
     b84:	2300      	movs	r3, #0
     b86:	4910      	ldr	r1, [pc, #64]	; (bc8 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     b88:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     b8a:	4e10      	ldr	r6, [pc, #64]	; (bcc <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     b8c:	4c0d      	ldr	r4, [pc, #52]	; (bc4 <EIC_Handler+0x48>)
     b8e:	e00a      	b.n	ba6 <EIC_Handler+0x2a>
		return eics[eic_index];
     b90:	490d      	ldr	r1, [pc, #52]	; (bc8 <EIC_Handler+0x4c>)
     b92:	e008      	b.n	ba6 <EIC_Handler+0x2a>
     b94:	7823      	ldrb	r3, [r4, #0]
     b96:	3301      	adds	r3, #1
     b98:	b2db      	uxtb	r3, r3
     b9a:	7023      	strb	r3, [r4, #0]
     b9c:	2b0f      	cmp	r3, #15
     b9e:	d810      	bhi.n	bc2 <EIC_Handler+0x46>
		return NULL;
     ba0:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     ba2:	2b1f      	cmp	r3, #31
     ba4:	d9f4      	bls.n	b90 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     ba6:	0028      	movs	r0, r5
     ba8:	4018      	ands	r0, r3
     baa:	2201      	movs	r2, #1
     bac:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     bae:	6948      	ldr	r0, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
     bb0:	4210      	tst	r0, r2
     bb2:	d0ef      	beq.n	b94 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     bb4:	614a      	str	r2, [r1, #20]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     bb6:	009b      	lsls	r3, r3, #2
     bb8:	599b      	ldr	r3, [r3, r6]
     bba:	2b00      	cmp	r3, #0
     bbc:	d0ea      	beq.n	b94 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     bbe:	4798      	blx	r3
     bc0:	e7e8      	b.n	b94 <EIC_Handler+0x18>
			}
		}
	}
}
     bc2:	bd70      	pop	{r4, r5, r6, pc}
     bc4:	2000107c 	.word	0x2000107c
     bc8:	40002400 	.word	0x40002400
     bcc:	20001080 	.word	0x20001080

00000bd0 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
     bd0:	4a06      	ldr	r2, [pc, #24]	; (bec <_extint_enable+0x1c>)
     bd2:	7813      	ldrb	r3, [r2, #0]
     bd4:	2102      	movs	r1, #2
     bd6:	430b      	orrs	r3, r1
     bd8:	7013      	strb	r3, [r2, #0]
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     bda:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     bdc:	6853      	ldr	r3, [r2, #4]
     bde:	4219      	tst	r1, r3
     be0:	d1fc      	bne.n	bdc <_extint_enable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     be2:	6853      	ldr	r3, [r2, #4]
     be4:	4218      	tst	r0, r3
     be6:	d1f9      	bne.n	bdc <_extint_enable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     be8:	4770      	bx	lr
     bea:	46c0      	nop			; (mov r8, r8)
     bec:	40002400 	.word	0x40002400

00000bf0 <_extint_disable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Disable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
     bf0:	4a06      	ldr	r2, [pc, #24]	; (c0c <_extint_disable+0x1c>)
     bf2:	7813      	ldrb	r3, [r2, #0]
     bf4:	2102      	movs	r1, #2
     bf6:	438b      	bics	r3, r1
     bf8:	7013      	strb	r3, [r2, #0]
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     bfa:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     bfc:	6853      	ldr	r3, [r2, #4]
     bfe:	4219      	tst	r1, r3
     c00:	d1fc      	bne.n	bfc <_extint_disable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     c02:	6853      	ldr	r3, [r2, #4]
     c04:	4218      	tst	r0, r3
     c06:	d1f9      	bne.n	bfc <_extint_disable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     c08:	4770      	bx	lr
     c0a:	46c0      	nop			; (mov r8, r8)
     c0c:	40002400 	.word	0x40002400

00000c10 <_system_extint_init>:
{
     c10:	b510      	push	{r4, lr}
			MCLK->APBAMASK.reg |= mask;
     c12:	4a12      	ldr	r2, [pc, #72]	; (c5c <_system_extint_init+0x4c>)
     c14:	6951      	ldr	r1, [r2, #20]
     c16:	2380      	movs	r3, #128	; 0x80
     c18:	009b      	lsls	r3, r3, #2
     c1a:	430b      	orrs	r3, r1
     c1c:	6153      	str	r3, [r2, #20]
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
     c1e:	4a10      	ldr	r2, [pc, #64]	; (c60 <_system_extint_init+0x50>)
     c20:	7813      	ldrb	r3, [r2, #0]
     c22:	2101      	movs	r1, #1
     c24:	430b      	orrs	r3, r1
     c26:	7013      	strb	r3, [r2, #0]
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     c28:	3101      	adds	r1, #1
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     c2a:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     c2c:	6853      	ldr	r3, [r2, #4]
     c2e:	4219      	tst	r1, r3
     c30:	d1fc      	bne.n	c2c <_system_extint_init+0x1c>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     c32:	6853      	ldr	r3, [r2, #4]
     c34:	4218      	tst	r0, r3
     c36:	d1f9      	bne.n	c2c <_system_extint_init+0x1c>
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_ULP32K;
     c38:	4a09      	ldr	r2, [pc, #36]	; (c60 <_system_extint_init+0x50>)
     c3a:	7813      	ldrb	r3, [r2, #0]
     c3c:	2110      	movs	r1, #16
     c3e:	430b      	orrs	r3, r1
     c40:	7013      	strb	r3, [r2, #0]
     c42:	4b08      	ldr	r3, [pc, #32]	; (c64 <_system_extint_init+0x54>)
     c44:	0019      	movs	r1, r3
     c46:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     c48:	2200      	movs	r2, #0
     c4a:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     c4c:	428b      	cmp	r3, r1
     c4e:	d1fc      	bne.n	c4a <_system_extint_init+0x3a>
     c50:	2208      	movs	r2, #8
     c52:	4b05      	ldr	r3, [pc, #20]	; (c68 <_system_extint_init+0x58>)
     c54:	601a      	str	r2, [r3, #0]
	_extint_enable();
     c56:	4b05      	ldr	r3, [pc, #20]	; (c6c <_system_extint_init+0x5c>)
     c58:	4798      	blx	r3
}
     c5a:	bd10      	pop	{r4, pc}
     c5c:	40000400 	.word	0x40000400
     c60:	40002400 	.word	0x40002400
     c64:	20001080 	.word	0x20001080
     c68:	e000e100 	.word	0xe000e100
     c6c:	00000bd1 	.word	0x00000bd1

00000c70 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     c70:	2300      	movs	r3, #0
     c72:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     c74:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     c76:	2201      	movs	r2, #1
     c78:	7202      	strb	r2, [r0, #8]
	config->filter_input_signal = false;
     c7a:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     c7c:	3201      	adds	r2, #1
     c7e:	72c2      	strb	r2, [r0, #11]
	config->enable_async_edge_detection = false;
     c80:	7243      	strb	r3, [r0, #9]
}
     c82:	4770      	bx	lr

00000c84 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     c84:	b5f0      	push	{r4, r5, r6, r7, lr}
     c86:	b083      	sub	sp, #12
     c88:	0005      	movs	r5, r0
     c8a:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);
	_extint_disable();
     c8c:	4b1c      	ldr	r3, [pc, #112]	; (d00 <extint_chan_set_config+0x7c>)
     c8e:	4798      	blx	r3
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     c90:	a901      	add	r1, sp, #4
     c92:	2300      	movs	r3, #0
     c94:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     c96:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));
#endif
	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     c98:	7923      	ldrb	r3, [r4, #4]
     c9a:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     c9c:	7a23      	ldrb	r3, [r4, #8]
     c9e:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     ca0:	7820      	ldrb	r0, [r4, #0]
     ca2:	4b18      	ldr	r3, [pc, #96]	; (d04 <extint_chan_set_config+0x80>)
     ca4:	4798      	blx	r3
		return NULL;
     ca6:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     ca8:	2d1f      	cmp	r5, #31
     caa:	d800      	bhi.n	cae <extint_chan_set_config+0x2a>
		return eics[eic_index];
     cac:	4916      	ldr	r1, [pc, #88]	; (d08 <extint_chan_set_config+0x84>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     cae:	2207      	movs	r2, #7
     cb0:	402a      	ands	r2, r5
     cb2:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     cb4:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     cb6:	7aa3      	ldrb	r3, [r4, #10]
     cb8:	2b00      	cmp	r3, #0
     cba:	d001      	beq.n	cc0 <extint_chan_set_config+0x3c>
     cbc:	2308      	movs	r3, #8
     cbe:	431f      	orrs	r7, r3
     cc0:	08eb      	lsrs	r3, r5, #3
     cc2:	009b      	lsls	r3, r3, #2
     cc4:	18cb      	adds	r3, r1, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     cc6:	69d8      	ldr	r0, [r3, #28]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     cc8:	260f      	movs	r6, #15
     cca:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     ccc:	43b0      	bics	r0, r6
			(new_config << config_pos);
     cce:	4097      	lsls	r7, r2
     cd0:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     cd2:	4302      	orrs	r2, r0
		= (EIC_module->CONFIG[channel / 8].reg &
     cd4:	61da      	str	r2, [r3, #28]
#if (SAML22) || (SAML21XXXB) || (SAMC20) || (SAMR30) || (SAMR34) || (SAMR35)
	/* Config asynchronous edge detection */
	if (config->enable_async_edge_detection) {
     cd6:	7a63      	ldrb	r3, [r4, #9]
     cd8:	2b00      	cmp	r3, #0
     cda:	d10b      	bne.n	cf4 <extint_chan_set_config+0x70>
		EIC_module->ASYNCH.reg |= (1UL << channel);
	} else {
		EIC_module->ASYNCH.reg &= (EIC_ASYNCH_MASK & (~(1UL << channel)));
     cdc:	698a      	ldr	r2, [r1, #24]
     cde:	2301      	movs	r3, #1
     ce0:	40ab      	lsls	r3, r5
     ce2:	43db      	mvns	r3, r3
     ce4:	041b      	lsls	r3, r3, #16
     ce6:	0c1b      	lsrs	r3, r3, #16
     ce8:	4013      	ands	r3, r2
     cea:	618b      	str	r3, [r1, #24]
		EIC_module->EIC_ASYNCH.reg |= (1UL << channel);
	} else {
		EIC_module->EIC_ASYNCH.reg &= (EIC_EIC_ASYNCH_MASK & (~(1UL << channel)));
	}
#endif
	_extint_enable();
     cec:	4b07      	ldr	r3, [pc, #28]	; (d0c <extint_chan_set_config+0x88>)
     cee:	4798      	blx	r3
}
     cf0:	b003      	add	sp, #12
     cf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->ASYNCH.reg |= (1UL << channel);
     cf4:	698a      	ldr	r2, [r1, #24]
     cf6:	2301      	movs	r3, #1
     cf8:	40ab      	lsls	r3, r5
     cfa:	4313      	orrs	r3, r2
     cfc:	618b      	str	r3, [r1, #24]
     cfe:	e7f5      	b.n	cec <extint_chan_set_config+0x68>
     d00:	00000bf1 	.word	0x00000bf1
     d04:	000033f9 	.word	0x000033f9
     d08:	40002400 	.word	0x40002400
     d0c:	00000bd1 	.word	0x00000bd1

00000d10 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
     d10:	b510      	push	{r4, lr}
			MCLK->APBBMASK.reg |= mask;
     d12:	4a1e      	ldr	r2, [pc, #120]	; (d8c <nvm_set_config+0x7c>)
     d14:	6993      	ldr	r3, [r2, #24]
     d16:	2104      	movs	r1, #4
     d18:	430b      	orrs	r3, r1
     d1a:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     d1c:	4b1c      	ldr	r3, [pc, #112]	; (d90 <nvm_set_config+0x80>)
     d1e:	2220      	movs	r2, #32
     d20:	32ff      	adds	r2, #255	; 0xff
     d22:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
     d24:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
     d26:	2305      	movs	r3, #5
	if (!nvm_is_ready()) {
     d28:	07d2      	lsls	r2, r2, #31
     d2a:	d401      	bmi.n	d30 <nvm_set_config+0x20>
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
}
     d2c:	0018      	movs	r0, r3
     d2e:	bd10      	pop	{r4, pc}
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
     d30:	7803      	ldrb	r3, [r0, #0]
     d32:	021b      	lsls	r3, r3, #8
     d34:	22c0      	movs	r2, #192	; 0xc0
     d36:	0092      	lsls	r2, r2, #2
     d38:	4013      	ands	r3, r2
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
     d3a:	7841      	ldrb	r1, [r0, #1]
     d3c:	01c9      	lsls	r1, r1, #7
     d3e:	22ff      	movs	r2, #255	; 0xff
     d40:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
     d42:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
     d44:	7881      	ldrb	r1, [r0, #2]
     d46:	0049      	lsls	r1, r1, #1
     d48:	221e      	movs	r2, #30
     d4a:	400a      	ands	r2, r1
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
     d4c:	4313      	orrs	r3, r2
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
     d4e:	78c2      	ldrb	r2, [r0, #3]
     d50:	0492      	lsls	r2, r2, #18
     d52:	2180      	movs	r1, #128	; 0x80
     d54:	02c9      	lsls	r1, r1, #11
     d56:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_RWS(config->wait_states) |
     d58:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
     d5a:	7902      	ldrb	r2, [r0, #4]
     d5c:	0412      	lsls	r2, r2, #16
     d5e:	21c0      	movs	r1, #192	; 0xc0
     d60:	0289      	lsls	r1, r1, #10
     d62:	400a      	ands	r2, r1
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
     d64:	4313      	orrs	r3, r2
	nvm_module->CTRLB.reg =
     d66:	4a0a      	ldr	r2, [pc, #40]	; (d90 <nvm_set_config+0x80>)
     d68:	6053      	str	r3, [r2, #4]
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
     d6a:	6893      	ldr	r3, [r2, #8]
     d6c:	035b      	lsls	r3, r3, #13
     d6e:	0f5b      	lsrs	r3, r3, #29
     d70:	4908      	ldr	r1, [pc, #32]	; (d94 <nvm_set_config+0x84>)
     d72:	2408      	movs	r4, #8
     d74:	409c      	lsls	r4, r3
     d76:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
     d78:	6893      	ldr	r3, [r2, #8]
     d7a:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
     d7c:	7843      	ldrb	r3, [r0, #1]
     d7e:	710b      	strb	r3, [r1, #4]
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
     d80:	8b13      	ldrh	r3, [r2, #24]
     d82:	05db      	lsls	r3, r3, #23
	return STATUS_OK;
     d84:	0fdb      	lsrs	r3, r3, #31
     d86:	011b      	lsls	r3, r3, #4
     d88:	e7d0      	b.n	d2c <nvm_set_config+0x1c>
     d8a:	46c0      	nop			; (mov r8, r8)
     d8c:	40000400 	.word	0x40000400
     d90:	41004000 	.word	0x41004000
     d94:	20000a34 	.word	0x20000a34

00000d98 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
     d98:	b530      	push	{r4, r5, lr}
     d9a:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
     d9c:	4a25      	ldr	r2, [pc, #148]	; (e34 <nvm_execute_command+0x9c>)
     d9e:	8810      	ldrh	r0, [r2, #0]
     da0:	8853      	ldrh	r3, [r2, #2]
     da2:	4343      	muls	r3, r0
     da4:	428b      	cmp	r3, r1
     da6:	d20b      	bcs.n	dc0 <nvm_execute_command+0x28>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
     da8:	2280      	movs	r2, #128	; 0x80
     daa:	0192      	lsls	r2, r2, #6
     dac:	4b22      	ldr	r3, [pc, #136]	; (e38 <nvm_execute_command+0xa0>)
     dae:	18cb      	adds	r3, r1, r3
     db0:	4293      	cmp	r3, r2
     db2:	d905      	bls.n	dc0 <nvm_execute_command+0x28>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     db4:	4a21      	ldr	r2, [pc, #132]	; (e3c <nvm_execute_command+0xa4>)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
     db6:	2018      	movs	r0, #24
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     db8:	4b21      	ldr	r3, [pc, #132]	; (e40 <nvm_execute_command+0xa8>)
     dba:	18cb      	adds	r3, r1, r3
     dbc:	4293      	cmp	r3, r2
     dbe:	d80e      	bhi.n	dde <nvm_execute_command+0x46>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
     dc0:	4b20      	ldr	r3, [pc, #128]	; (e44 <nvm_execute_command+0xac>)
     dc2:	685d      	ldr	r5, [r3, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2))))
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
     dc4:	2280      	movs	r2, #128	; 0x80
     dc6:	02d2      	lsls	r2, r2, #11
     dc8:	432a      	orrs	r2, r5
     dca:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     dcc:	2220      	movs	r2, #32
     dce:	32ff      	adds	r2, #255	; 0xff
     dd0:	831a      	strh	r2, [r3, #24]
     dd2:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
     dd4:	07db      	lsls	r3, r3, #31
     dd6:	d403      	bmi.n	de0 <nvm_execute_command+0x48>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
     dd8:	4b1a      	ldr	r3, [pc, #104]	; (e44 <nvm_execute_command+0xac>)
     dda:	605d      	str	r5, [r3, #4]
		return STATUS_BUSY;
     ddc:	2005      	movs	r0, #5

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;

	return STATUS_OK;
}
     dde:	bd30      	pop	{r4, r5, pc}
	switch (command) {
     de0:	2c45      	cmp	r4, #69	; 0x45
     de2:	d822      	bhi.n	e2a <nvm_execute_command+0x92>
     de4:	00a3      	lsls	r3, r4, #2
     de6:	4a18      	ldr	r2, [pc, #96]	; (e48 <nvm_execute_command+0xb0>)
     de8:	58d3      	ldr	r3, [r2, r3]
     dea:	469f      	mov	pc, r3
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
     dec:	4b15      	ldr	r3, [pc, #84]	; (e44 <nvm_execute_command+0xac>)
     dee:	8b1b      	ldrh	r3, [r3, #24]
     df0:	05db      	lsls	r3, r3, #23
     df2:	d503      	bpl.n	dfc <nvm_execute_command+0x64>
				nvm_module->CTRLB.reg = ctrlb_bak;
     df4:	4b13      	ldr	r3, [pc, #76]	; (e44 <nvm_execute_command+0xac>)
     df6:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
     df8:	2010      	movs	r0, #16
     dfa:	e7f0      	b.n	dde <nvm_execute_command+0x46>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
     dfc:	0889      	lsrs	r1, r1, #2
     dfe:	0049      	lsls	r1, r1, #1
     e00:	4b10      	ldr	r3, [pc, #64]	; (e44 <nvm_execute_command+0xac>)
     e02:	61d9      	str	r1, [r3, #28]
			break;
     e04:	e003      	b.n	e0e <nvm_execute_command+0x76>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
     e06:	0889      	lsrs	r1, r1, #2
     e08:	0049      	lsls	r1, r1, #1
     e0a:	4b0e      	ldr	r3, [pc, #56]	; (e44 <nvm_execute_command+0xac>)
     e0c:	61d9      	str	r1, [r3, #28]
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
     e0e:	20a5      	movs	r0, #165	; 0xa5
     e10:	0200      	lsls	r0, r0, #8
     e12:	4304      	orrs	r4, r0
     e14:	4b0b      	ldr	r3, [pc, #44]	; (e44 <nvm_execute_command+0xac>)
     e16:	801c      	strh	r4, [r3, #0]
     e18:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
     e1a:	2201      	movs	r2, #1
     e1c:	7d0b      	ldrb	r3, [r1, #20]
     e1e:	4213      	tst	r3, r2
     e20:	d0fc      	beq.n	e1c <nvm_execute_command+0x84>
	nvm_module->CTRLB.reg = ctrlb_bak;
     e22:	4b08      	ldr	r3, [pc, #32]	; (e44 <nvm_execute_command+0xac>)
     e24:	605d      	str	r5, [r3, #4]
	return STATUS_OK;
     e26:	2000      	movs	r0, #0
     e28:	e7d9      	b.n	dde <nvm_execute_command+0x46>
			nvm_module->CTRLB.reg = ctrlb_bak;
     e2a:	4b06      	ldr	r3, [pc, #24]	; (e44 <nvm_execute_command+0xac>)
     e2c:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
     e2e:	2017      	movs	r0, #23
     e30:	e7d5      	b.n	dde <nvm_execute_command+0x46>
     e32:	46c0      	nop			; (mov r8, r8)
     e34:	20000a34 	.word	0x20000a34
     e38:	ff7fc000 	.word	0xff7fc000
     e3c:	00001fff 	.word	0x00001fff
     e40:	ffc00000 	.word	0xffc00000
     e44:	41004000 	.word	0x41004000
     e48:	0001c428 	.word	0x0001c428

00000e4c <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
     e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     e4e:	4b2f      	ldr	r3, [pc, #188]	; (f0c <nvm_write_buffer+0xc0>)
     e50:	881c      	ldrh	r4, [r3, #0]
     e52:	885b      	ldrh	r3, [r3, #2]
     e54:	4363      	muls	r3, r4
	if (destination_address >
     e56:	4283      	cmp	r3, r0
     e58:	d207      	bcs.n	e6a <nvm_write_buffer+0x1e>
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     e5a:	4e2d      	ldr	r6, [pc, #180]	; (f10 <nvm_write_buffer+0xc4>)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
     e5c:	2518      	movs	r5, #24
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     e5e:	4b2d      	ldr	r3, [pc, #180]	; (f14 <nvm_write_buffer+0xc8>)
     e60:	18c3      	adds	r3, r0, r3
     e62:	42b3      	cmp	r3, r6
     e64:	d806      	bhi.n	e74 <nvm_write_buffer+0x28>
		}
		is_rww_eeprom = true;
     e66:	2601      	movs	r6, #1
     e68:	e000      	b.n	e6c <nvm_write_buffer+0x20>
	bool is_rww_eeprom = false;
     e6a:	2600      	movs	r6, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
     e6c:	1e63      	subs	r3, r4, #1
		return STATUS_ERR_BAD_ADDRESS;
     e6e:	2518      	movs	r5, #24
	if (destination_address & (_nvm_dev.page_size - 1)) {
     e70:	4218      	tst	r0, r3
     e72:	d001      	beq.n	e78 <nvm_write_buffer+0x2c>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
     e74:	0028      	movs	r0, r5
     e76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
     e78:	3d01      	subs	r5, #1
	if (length > _nvm_dev.page_size) {
     e7a:	4294      	cmp	r4, r2
     e7c:	d3fa      	bcc.n	e74 <nvm_write_buffer+0x28>
     e7e:	4b26      	ldr	r3, [pc, #152]	; (f18 <nvm_write_buffer+0xcc>)
     e80:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     e82:	3d12      	subs	r5, #18
	if (!nvm_is_ready()) {
     e84:	07db      	lsls	r3, r3, #31
     e86:	d5f5      	bpl.n	e74 <nvm_write_buffer+0x28>
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
     e88:	4c24      	ldr	r4, [pc, #144]	; (f1c <nvm_write_buffer+0xd0>)
     e8a:	4b23      	ldr	r3, [pc, #140]	; (f18 <nvm_write_buffer+0xcc>)
     e8c:	801c      	strh	r4, [r3, #0]
     e8e:	001d      	movs	r5, r3
	while (!nvm_is_ready()) {
     e90:	2401      	movs	r4, #1
     e92:	7d2b      	ldrb	r3, [r5, #20]
     e94:	4223      	tst	r3, r4
     e96:	d0fc      	beq.n	e92 <nvm_write_buffer+0x46>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     e98:	2420      	movs	r4, #32
     e9a:	34ff      	adds	r4, #255	; 0xff
     e9c:	4b1e      	ldr	r3, [pc, #120]	; (f18 <nvm_write_buffer+0xcc>)
     e9e:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
     ea0:	2a00      	cmp	r2, #0
     ea2:	d02c      	beq.n	efe <nvm_write_buffer+0xb2>
     ea4:	2301      	movs	r3, #1
     ea6:	0005      	movs	r5, r0
     ea8:	439d      	bics	r5, r3
     eaa:	2300      	movs	r3, #0
		if (i < (length - 1)) {
     eac:	1e54      	subs	r4, r2, #1
     eae:	46a4      	mov	ip, r4
     eb0:	e009      	b.n	ec6 <nvm_write_buffer+0x7a>
			data |= (buffer[i + 1] << 8);
     eb2:	18cf      	adds	r7, r1, r3
     eb4:	787f      	ldrb	r7, [r7, #1]
     eb6:	023f      	lsls	r7, r7, #8
     eb8:	433c      	orrs	r4, r7
		NVM_MEMORY[nvm_address++] = data;
     eba:	802c      	strh	r4, [r5, #0]
	for (uint16_t i = 0; i < length; i += 2) {
     ebc:	3302      	adds	r3, #2
     ebe:	b29b      	uxth	r3, r3
     ec0:	3502      	adds	r5, #2
     ec2:	429a      	cmp	r2, r3
     ec4:	d904      	bls.n	ed0 <nvm_write_buffer+0x84>
		data = buffer[i];
     ec6:	5ccc      	ldrb	r4, [r1, r3]
		if (i < (length - 1)) {
     ec8:	4563      	cmp	r3, ip
     eca:	dbf2      	blt.n	eb2 <nvm_write_buffer+0x66>
		data = buffer[i];
     ecc:	b2a4      	uxth	r4, r4
     ece:	e7f4      	b.n	eba <nvm_write_buffer+0x6e>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     ed0:	4b0e      	ldr	r3, [pc, #56]	; (f0c <nvm_write_buffer+0xc0>)
     ed2:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
     ed4:	2500      	movs	r5, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     ed6:	2b00      	cmp	r3, #0
     ed8:	d1cc      	bne.n	e74 <nvm_write_buffer+0x28>
     eda:	2a3f      	cmp	r2, #63	; 0x3f
     edc:	d8ca      	bhi.n	e74 <nvm_write_buffer+0x28>
				(nvm_execute_command(NVM_COMMAND_RWWEE_WRITE_PAGE,destination_address, 0)):
     ede:	2e00      	cmp	r6, #0
     ee0:	d106      	bne.n	ef0 <nvm_write_buffer+0xa4>
     ee2:	2200      	movs	r2, #0
     ee4:	0001      	movs	r1, r0
     ee6:	2004      	movs	r0, #4
     ee8:	4b0d      	ldr	r3, [pc, #52]	; (f20 <nvm_write_buffer+0xd4>)
     eea:	4798      	blx	r3
     eec:	0005      	movs	r5, r0
     eee:	e7c1      	b.n	e74 <nvm_write_buffer+0x28>
     ef0:	2200      	movs	r2, #0
     ef2:	0001      	movs	r1, r0
     ef4:	201c      	movs	r0, #28
     ef6:	4b0a      	ldr	r3, [pc, #40]	; (f20 <nvm_write_buffer+0xd4>)
     ef8:	4798      	blx	r3
     efa:	0005      	movs	r5, r0
     efc:	e7ba      	b.n	e74 <nvm_write_buffer+0x28>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     efe:	4b03      	ldr	r3, [pc, #12]	; (f0c <nvm_write_buffer+0xc0>)
     f00:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
     f02:	2500      	movs	r5, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     f04:	2b00      	cmp	r3, #0
     f06:	d0ea      	beq.n	ede <nvm_write_buffer+0x92>
     f08:	e7b4      	b.n	e74 <nvm_write_buffer+0x28>
     f0a:	46c0      	nop			; (mov r8, r8)
     f0c:	20000a34 	.word	0x20000a34
     f10:	00001fff 	.word	0x00001fff
     f14:	ffc00000 	.word	0xffc00000
     f18:	41004000 	.word	0x41004000
     f1c:	ffffa544 	.word	0xffffa544
     f20:	00000d99 	.word	0x00000d99

00000f24 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
     f24:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     f26:	4b1b      	ldr	r3, [pc, #108]	; (f94 <nvm_read_buffer+0x70>)
     f28:	881c      	ldrh	r4, [r3, #0]
     f2a:	885b      	ldrh	r3, [r3, #2]
     f2c:	4363      	muls	r3, r4
	if (source_address >
     f2e:	4283      	cmp	r3, r0
     f30:	d205      	bcs.n	f3e <nvm_read_buffer+0x1a>
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     f32:	4e19      	ldr	r6, [pc, #100]	; (f98 <nvm_read_buffer+0x74>)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
     f34:	2518      	movs	r5, #24
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     f36:	4b19      	ldr	r3, [pc, #100]	; (f9c <nvm_read_buffer+0x78>)
     f38:	18c3      	adds	r3, r0, r3
     f3a:	42b3      	cmp	r3, r6
     f3c:	d803      	bhi.n	f46 <nvm_read_buffer+0x22>
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the read address is not aligned to the start of a page */
	if (source_address & (_nvm_dev.page_size - 1)) {
     f3e:	1e63      	subs	r3, r4, #1
		return STATUS_ERR_BAD_ADDRESS;
     f40:	2518      	movs	r5, #24
	if (source_address & (_nvm_dev.page_size - 1)) {
     f42:	4218      	tst	r0, r3
     f44:	d001      	beq.n	f4a <nvm_read_buffer+0x26>
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
}
     f46:	0028      	movs	r0, r5
     f48:	bd70      	pop	{r4, r5, r6, pc}
		return STATUS_ERR_INVALID_ARG;
     f4a:	3d01      	subs	r5, #1
	if (length > _nvm_dev.page_size) {
     f4c:	4294      	cmp	r4, r2
     f4e:	d3fa      	bcc.n	f46 <nvm_read_buffer+0x22>
     f50:	4b13      	ldr	r3, [pc, #76]	; (fa0 <nvm_read_buffer+0x7c>)
     f52:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     f54:	3d12      	subs	r5, #18
	if (!nvm_is_ready()) {
     f56:	07db      	lsls	r3, r3, #31
     f58:	d5f5      	bpl.n	f46 <nvm_read_buffer+0x22>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     f5a:	2420      	movs	r4, #32
     f5c:	34ff      	adds	r4, #255	; 0xff
     f5e:	4b10      	ldr	r3, [pc, #64]	; (fa0 <nvm_read_buffer+0x7c>)
     f60:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
     f62:	2a00      	cmp	r2, #0
     f64:	d014      	beq.n	f90 <nvm_read_buffer+0x6c>
     f66:	2301      	movs	r3, #1
     f68:	4398      	bics	r0, r3
     f6a:	2300      	movs	r3, #0
		if (i < (length - 1)) {
     f6c:	1e56      	subs	r6, r2, #1
     f6e:	e004      	b.n	f7a <nvm_read_buffer+0x56>
	for (uint16_t i = 0; i < length; i += 2) {
     f70:	3302      	adds	r3, #2
     f72:	b29b      	uxth	r3, r3
     f74:	3002      	adds	r0, #2
     f76:	429a      	cmp	r2, r3
     f78:	d908      	bls.n	f8c <nvm_read_buffer+0x68>
		uint16_t data = NVM_MEMORY[page_address++];
     f7a:	8804      	ldrh	r4, [r0, #0]
     f7c:	b2a4      	uxth	r4, r4
		buffer[i] = (data & 0xFF);
     f7e:	54cc      	strb	r4, [r1, r3]
		if (i < (length - 1)) {
     f80:	42b3      	cmp	r3, r6
     f82:	daf5      	bge.n	f70 <nvm_read_buffer+0x4c>
			buffer[i + 1] = (data >> 8);
     f84:	18cd      	adds	r5, r1, r3
     f86:	0a24      	lsrs	r4, r4, #8
     f88:	706c      	strb	r4, [r5, #1]
     f8a:	e7f1      	b.n	f70 <nvm_read_buffer+0x4c>
	return STATUS_OK;
     f8c:	2500      	movs	r5, #0
     f8e:	e7da      	b.n	f46 <nvm_read_buffer+0x22>
     f90:	2500      	movs	r5, #0
     f92:	e7d8      	b.n	f46 <nvm_read_buffer+0x22>
     f94:	20000a34 	.word	0x20000a34
     f98:	00001fff 	.word	0x00001fff
     f9c:	ffc00000 	.word	0xffc00000
     fa0:	41004000 	.word	0x41004000

00000fa4 <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
     fa4:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     fa6:	4a1b      	ldr	r2, [pc, #108]	; (1014 <nvm_erase_row+0x70>)
     fa8:	8813      	ldrh	r3, [r2, #0]
     faa:	8852      	ldrh	r2, [r2, #2]
     fac:	435a      	muls	r2, r3
	if (row_address >
     fae:	4282      	cmp	r2, r0
     fb0:	d207      	bcs.n	fc2 <nvm_erase_row+0x1e>
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     fb2:	4c19      	ldr	r4, [pc, #100]	; (1018 <nvm_erase_row+0x74>)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
     fb4:	2218      	movs	r2, #24
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     fb6:	4919      	ldr	r1, [pc, #100]	; (101c <nvm_erase_row+0x78>)
     fb8:	1841      	adds	r1, r0, r1
     fba:	42a1      	cmp	r1, r4
     fbc:	d807      	bhi.n	fce <nvm_erase_row+0x2a>
		}
		is_rww_eeprom = true;
     fbe:	2101      	movs	r1, #1
     fc0:	e000      	b.n	fc4 <nvm_erase_row+0x20>
		bool is_rww_eeprom = false;
     fc2:	2100      	movs	r1, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
     fc4:	009b      	lsls	r3, r3, #2
     fc6:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
     fc8:	2218      	movs	r2, #24
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
     fca:	4218      	tst	r0, r3
     fcc:	d001      	beq.n	fd2 <nvm_erase_row+0x2e>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
		return STATUS_ABORTED;
	}

	return STATUS_OK;
}
     fce:	0010      	movs	r0, r2
     fd0:	bd10      	pop	{r4, pc}
     fd2:	4b13      	ldr	r3, [pc, #76]	; (1020 <nvm_erase_row+0x7c>)
     fd4:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     fd6:	3a13      	subs	r2, #19
	if (!nvm_is_ready()) {
     fd8:	07db      	lsls	r3, r3, #31
     fda:	d5f8      	bpl.n	fce <nvm_erase_row+0x2a>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     fdc:	4b10      	ldr	r3, [pc, #64]	; (1020 <nvm_erase_row+0x7c>)
     fde:	2220      	movs	r2, #32
     fe0:	32ff      	adds	r2, #255	; 0xff
     fe2:	831a      	strh	r2, [r3, #24]
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
     fe4:	0880      	lsrs	r0, r0, #2
     fe6:	0040      	lsls	r0, r0, #1
     fe8:	61d8      	str	r0, [r3, #28]
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
     fea:	2900      	cmp	r1, #0
     fec:	d10f      	bne.n	100e <nvm_erase_row+0x6a>
     fee:	4a0d      	ldr	r2, [pc, #52]	; (1024 <nvm_erase_row+0x80>)
     ff0:	4b0b      	ldr	r3, [pc, #44]	; (1020 <nvm_erase_row+0x7c>)
     ff2:	801a      	strh	r2, [r3, #0]
     ff4:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
     ff6:	2201      	movs	r2, #1
     ff8:	7d0b      	ldrb	r3, [r1, #20]
     ffa:	4213      	tst	r3, r2
     ffc:	d0fc      	beq.n	ff8 <nvm_erase_row+0x54>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
     ffe:	4b08      	ldr	r3, [pc, #32]	; (1020 <nvm_erase_row+0x7c>)
    1000:	8b1a      	ldrh	r2, [r3, #24]
    1002:	201c      	movs	r0, #28
    1004:	4002      	ands	r2, r0
	return STATUS_OK;
    1006:	1e50      	subs	r0, r2, #1
    1008:	4182      	sbcs	r2, r0
    100a:	0092      	lsls	r2, r2, #2
    100c:	e7df      	b.n	fce <nvm_erase_row+0x2a>
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
    100e:	4a06      	ldr	r2, [pc, #24]	; (1028 <nvm_erase_row+0x84>)
    1010:	e7ee      	b.n	ff0 <nvm_erase_row+0x4c>
    1012:	46c0      	nop			; (mov r8, r8)
    1014:	20000a34 	.word	0x20000a34
    1018:	00001fff 	.word	0x00001fff
    101c:	ffc00000 	.word	0xffc00000
    1020:	41004000 	.word	0x41004000
    1024:	0000a502 	.word	0x0000a502
    1028:	0000a51a 	.word	0x0000a51a

0000102c <nvm_get_parameters>:

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    102c:	4b15      	ldr	r3, [pc, #84]	; (1084 <nvm_get_parameters+0x58>)
    102e:	2220      	movs	r2, #32
    1030:	32ff      	adds	r2, #255	; 0xff
    1032:	831a      	strh	r2, [r3, #24]

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;
    1034:	689b      	ldr	r3, [r3, #8]

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);
    1036:	0359      	lsls	r1, r3, #13
    1038:	0f49      	lsrs	r1, r1, #29
    103a:	3a18      	subs	r2, #24
    103c:	3aff      	subs	r2, #255	; 0xff
    103e:	408a      	lsls	r2, r1
	parameters->page_size =
    1040:	7002      	strb	r2, [r0, #0]

	/* Mask out number of pages count */
	parameters->nvm_number_of_pages =
    1042:	8043      	strh	r3, [r0, #2]
			(param_reg & NVMCTRL_PARAM_NVMP_Msk) >> NVMCTRL_PARAM_NVMP_Pos;

#ifdef FEATURE_NVM_RWWEE
	/* Mask out rwwee number of pages count */
	parameters->rww_eeprom_number_of_pages =
			(param_reg & NVMCTRL_PARAM_RWWEEP_Msk) >> NVMCTRL_PARAM_RWWEEP_Pos;
    1044:	0d1b      	lsrs	r3, r3, #20
	parameters->rww_eeprom_number_of_pages =
    1046:	8183      	strh	r3, [r0, #12]
#endif

	/* Read the current EEPROM fuse value from the USER row */
	uint16_t eeprom_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_EEPROM_SIZE_Pos / 16] &
    1048:	4b0f      	ldr	r3, [pc, #60]	; (1088 <nvm_get_parameters+0x5c>)
    104a:	881b      	ldrh	r3, [r3, #0]
	uint16_t eeprom_fuse_value =
    104c:	065b      	lsls	r3, r3, #25
    104e:	0f5b      	lsrs	r3, r3, #29
			NVMCTRL_FUSES_EEPROM_SIZE_Msk) >> NVMCTRL_FUSES_EEPROM_SIZE_Pos;

	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
    1050:	2b07      	cmp	r3, #7
    1052:	d010      	beq.n	1076 <nvm_get_parameters+0x4a>
		parameters->eeprom_number_of_pages = 0;
	}
	else {
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
    1054:	2206      	movs	r2, #6
    1056:	1ad2      	subs	r2, r2, r3
    1058:	2304      	movs	r3, #4
    105a:	4093      	lsls	r3, r2
		parameters->eeprom_number_of_pages =
    105c:	6043      	str	r3, [r0, #4]
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
    105e:	4b0a      	ldr	r3, [pc, #40]	; (1088 <nvm_get_parameters+0x5c>)
    1060:	881b      	ldrh	r3, [r3, #0]
	uint16_t boot_fuse_value =
    1062:	2207      	movs	r2, #7
    1064:	4013      	ands	r3, r2
			NVMCTRL_FUSES_BOOTPROT_Msk) >> NVMCTRL_FUSES_BOOTPROT_Pos;

	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
    1066:	2b07      	cmp	r3, #7
    1068:	d008      	beq.n	107c <nvm_get_parameters+0x50>
		parameters->bootloader_number_of_pages = 0;
	}
	else {
		parameters->bootloader_number_of_pages =
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
    106a:	2207      	movs	r2, #7
    106c:	1ad2      	subs	r2, r2, r3
    106e:	2304      	movs	r3, #4
    1070:	4093      	lsls	r3, r2
		parameters->bootloader_number_of_pages =
    1072:	6083      	str	r3, [r0, #8]
	}
}
    1074:	4770      	bx	lr
		parameters->eeprom_number_of_pages = 0;
    1076:	2300      	movs	r3, #0
    1078:	6043      	str	r3, [r0, #4]
    107a:	e7f0      	b.n	105e <nvm_get_parameters+0x32>
		parameters->bootloader_number_of_pages = 0;
    107c:	2300      	movs	r3, #0
    107e:	6083      	str	r3, [r0, #8]
    1080:	e7f8      	b.n	1074 <nvm_get_parameters+0x48>
    1082:	46c0      	nop			; (mov r8, r8)
    1084:	41004000 	.word	0x41004000
    1088:	00804000 	.word	0x00804000

0000108c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    108c:	b500      	push	{lr}
    108e:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1090:	ab01      	add	r3, sp, #4
    1092:	2280      	movs	r2, #128	; 0x80
    1094:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1096:	780a      	ldrb	r2, [r1, #0]
    1098:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    109a:	784a      	ldrb	r2, [r1, #1]
    109c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    109e:	788a      	ldrb	r2, [r1, #2]
    10a0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    10a2:	0019      	movs	r1, r3
    10a4:	4b01      	ldr	r3, [pc, #4]	; (10ac <port_pin_set_config+0x20>)
    10a6:	4798      	blx	r3
}
    10a8:	b003      	add	sp, #12
    10aa:	bd00      	pop	{pc}
    10ac:	000033f9 	.word	0x000033f9

000010b0 <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    10b0:	6803      	ldr	r3, [r0, #0]

	if (rtc_module->MODE0.SYNCBUSY.reg) {
    10b2:	6918      	ldr	r0, [r3, #16]
    10b4:	1e43      	subs	r3, r0, #1
    10b6:	4198      	sbcs	r0, r3
    10b8:	b2c0      	uxtb	r0, r0
		return true;
	}

	return false;
}
    10ba:	4770      	bx	lr

000010bc <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
    10bc:	b570      	push	{r4, r5, r6, lr}
    10be:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    10c0:	6806      	ldr	r6, [r0, #0]
    10c2:	2204      	movs	r2, #4
    10c4:	4b08      	ldr	r3, [pc, #32]	; (10e8 <rtc_count_enable+0x2c>)
    10c6:	601a      	str	r2, [r3, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
    10c8:	4d08      	ldr	r5, [pc, #32]	; (10ec <rtc_count_enable+0x30>)
    10ca:	0020      	movs	r0, r4
    10cc:	47a8      	blx	r5
    10ce:	2800      	cmp	r0, #0
    10d0:	d1fb      	bne.n	10ca <rtc_count_enable+0xe>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
    10d2:	8833      	ldrh	r3, [r6, #0]
    10d4:	2202      	movs	r2, #2
    10d6:	4313      	orrs	r3, r2
    10d8:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
    10da:	4d04      	ldr	r5, [pc, #16]	; (10ec <rtc_count_enable+0x30>)
    10dc:	0020      	movs	r0, r4
    10de:	47a8      	blx	r5
    10e0:	2800      	cmp	r0, #0
    10e2:	d1fb      	bne.n	10dc <rtc_count_enable+0x20>
		/* Wait for synchronization */
	}
}
    10e4:	bd70      	pop	{r4, r5, r6, pc}
    10e6:	46c0      	nop			; (mov r8, r8)
    10e8:	e000e100 	.word	0xe000e100
    10ec:	000010b1 	.word	0x000010b1

000010f0 <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
    10f0:	b570      	push	{r4, r5, r6, lr}
    10f2:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    10f4:	6806      	ldr	r6, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    10f6:	2104      	movs	r1, #4
    10f8:	2380      	movs	r3, #128	; 0x80
    10fa:	4a0a      	ldr	r2, [pc, #40]	; (1124 <rtc_count_disable+0x34>)
    10fc:	50d1      	str	r1, [r2, r3]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
    10fe:	4d0a      	ldr	r5, [pc, #40]	; (1128 <rtc_count_disable+0x38>)
    1100:	0020      	movs	r0, r4
    1102:	47a8      	blx	r5
    1104:	2800      	cmp	r0, #0
    1106:	d1fb      	bne.n	1100 <rtc_count_disable+0x10>
		/* Wait for synchronization */
	}

	/* Disbale interrupt */
	rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTENCLR_MASK;
    1108:	4b08      	ldr	r3, [pc, #32]	; (112c <rtc_count_disable+0x3c>)
    110a:	8133      	strh	r3, [r6, #8]
	/* Clear interrupt flag */
	rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_MASK;
    110c:	81b3      	strh	r3, [r6, #12]

	/* Disable RTC module. */
	rtc_module->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
    110e:	8833      	ldrh	r3, [r6, #0]
    1110:	2202      	movs	r2, #2
    1112:	4393      	bics	r3, r2
    1114:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
    1116:	4d04      	ldr	r5, [pc, #16]	; (1128 <rtc_count_disable+0x38>)
    1118:	0020      	movs	r0, r4
    111a:	47a8      	blx	r5
    111c:	2800      	cmp	r0, #0
    111e:	d1fb      	bne.n	1118 <rtc_count_disable+0x28>
		/* Wait for synchronization */
	}
}
    1120:	bd70      	pop	{r4, r5, r6, pc}
    1122:	46c0      	nop			; (mov r8, r8)
    1124:	e000e100 	.word	0xe000e100
    1128:	000010b1 	.word	0x000010b1
    112c:	ffff81ff 	.word	0xffff81ff

00001130 <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
    1130:	b570      	push	{r4, r5, r6, lr}
    1132:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1134:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
    1136:	4b0a      	ldr	r3, [pc, #40]	; (1160 <rtc_count_reset+0x30>)
    1138:	4798      	blx	r3

#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
    113a:	2300      	movs	r3, #0
    113c:	86a3      	strh	r3, [r4, #52]	; 0x34
	module->enabled_callback    = 0;
    113e:	86e3      	strh	r3, [r4, #54]	; 0x36
#endif

	while (rtc_count_is_syncing(module)) {
    1140:	4d08      	ldr	r5, [pc, #32]	; (1164 <rtc_count_reset+0x34>)
    1142:	0020      	movs	r0, r4
    1144:	47a8      	blx	r5
    1146:	2800      	cmp	r0, #0
    1148:	d1fb      	bne.n	1142 <rtc_count_reset+0x12>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_SWRST;
    114a:	8833      	ldrh	r3, [r6, #0]
    114c:	2201      	movs	r2, #1
    114e:	4313      	orrs	r3, r2
    1150:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
    1152:	4d04      	ldr	r5, [pc, #16]	; (1164 <rtc_count_reset+0x34>)
    1154:	0020      	movs	r0, r4
    1156:	47a8      	blx	r5
    1158:	2800      	cmp	r0, #0
    115a:	d1fb      	bne.n	1154 <rtc_count_reset+0x24>
		/* Wait for synchronization */
	}
}
    115c:	bd70      	pop	{r4, r5, r6, pc}
    115e:	46c0      	nop			; (mov r8, r8)
    1160:	000010f1 	.word	0x000010f1
    1164:	000010b1 	.word	0x000010b1

00001168 <rtc_count_set_count>:
 * \retval STATUS_ERR_INVALID_ARG  If invalid argument(s) were provided
 */
enum status_code rtc_count_set_count(
		struct rtc_module *const module,
		const uint32_t count_value)
{
    1168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    116a:	0004      	movs	r4, r0
    116c:	000e      	movs	r6, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    116e:	6807      	ldr	r7, [r0, #0]

	while (rtc_count_is_syncing(module)) {
    1170:	4d0c      	ldr	r5, [pc, #48]	; (11a4 <rtc_count_set_count+0x3c>)
    1172:	0020      	movs	r0, r4
    1174:	47a8      	blx	r5
    1176:	2800      	cmp	r0, #0
    1178:	d1fb      	bne.n	1172 <rtc_count_set_count+0xa>
		/* Wait for synchronization */
	}

	/* Set count according to mode */
	switch(module->mode){
    117a:	7923      	ldrb	r3, [r4, #4]
    117c:	2b00      	cmp	r3, #0
    117e:	d009      	beq.n	1194 <rtc_count_set_count+0x2c>

			break;

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    1180:	2017      	movs	r0, #23
	switch(module->mode){
    1182:	2b01      	cmp	r3, #1
    1184:	d105      	bne.n	1192 <rtc_count_set_count+0x2a>
			rtc_module->MODE0.COUNT.reg = count_value;
    1186:	61be      	str	r6, [r7, #24]
	}

	while (rtc_count_is_syncing(module)) {
    1188:	4d06      	ldr	r5, [pc, #24]	; (11a4 <rtc_count_set_count+0x3c>)
    118a:	0020      	movs	r0, r4
    118c:	47a8      	blx	r5
    118e:	2800      	cmp	r0, #0
    1190:	d1fb      	bne.n	118a <rtc_count_set_count+0x22>
		/* Wait for synchronization */
	}
	return STATUS_OK;
}
    1192:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(count_value > 0xffff){
    1194:	4b04      	ldr	r3, [pc, #16]	; (11a8 <rtc_count_set_count+0x40>)
				return STATUS_ERR_INVALID_ARG;
    1196:	2017      	movs	r0, #23
			if(count_value > 0xffff){
    1198:	429e      	cmp	r6, r3
    119a:	d8fa      	bhi.n	1192 <rtc_count_set_count+0x2a>
			rtc_module->MODE1.COUNT.reg = (uint32_t)count_value;
    119c:	b2b6      	uxth	r6, r6
    119e:	833e      	strh	r6, [r7, #24]
			break;
    11a0:	e7f2      	b.n	1188 <rtc_count_set_count+0x20>
    11a2:	46c0      	nop			; (mov r8, r8)
    11a4:	000010b1 	.word	0x000010b1
    11a8:	0000ffff 	.word	0x0000ffff

000011ac <rtc_count_get_count>:
 * Returns the current count value.
 *
 * \return The current counter value as a 32-bit unsigned integer.
 */
uint32_t rtc_count_get_count(struct rtc_module *const module)
{
    11ac:	b570      	push	{r4, r5, r6, lr}
    11ae:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    11b0:	6806      	ldr	r6, [r0, #0]

	/* Initialize return value. */
	uint32_t ret_val;

	while (rtc_count_is_syncing(module)) {
    11b2:	4d08      	ldr	r5, [pc, #32]	; (11d4 <rtc_count_get_count+0x28>)
    11b4:	0020      	movs	r0, r4
    11b6:	47a8      	blx	r5
    11b8:	2800      	cmp	r0, #0
    11ba:	d1fb      	bne.n	11b4 <rtc_count_get_count+0x8>
		/* Wait for synchronization */
	}

	/* Read value based on mode. */
	switch (module->mode) {
    11bc:	7923      	ldrb	r3, [r4, #4]
    11be:	2b00      	cmp	r3, #0
    11c0:	d004      	beq.n	11cc <rtc_count_get_count+0x20>
			break;

		default:
			Assert(false);
			/* Counter not initialized. Assume counter value 0.*/
			ret_val = 0;
    11c2:	2000      	movs	r0, #0
	switch (module->mode) {
    11c4:	2b01      	cmp	r3, #1
    11c6:	d100      	bne.n	11ca <rtc_count_get_count+0x1e>
			ret_val = rtc_module->MODE0.COUNT.reg;
    11c8:	69b0      	ldr	r0, [r6, #24]
			break;
	}

	return ret_val;
}
    11ca:	bd70      	pop	{r4, r5, r6, pc}
			ret_val = (uint32_t)rtc_module->MODE1.COUNT.reg;
    11cc:	8b30      	ldrh	r0, [r6, #24]
    11ce:	b280      	uxth	r0, r0
			break;
    11d0:	e7fb      	b.n	11ca <rtc_count_get_count+0x1e>
    11d2:	46c0      	nop			; (mov r8, r8)
    11d4:	000010b1 	.word	0x000010b1

000011d8 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
    11d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    11da:	b083      	sub	sp, #12
    11dc:	0004      	movs	r4, r0
    11de:	9101      	str	r1, [sp, #4]
    11e0:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    11e2:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
    11e4:	4f13      	ldr	r7, [pc, #76]	; (1234 <rtc_count_set_compare+0x5c>)
    11e6:	0020      	movs	r0, r4
    11e8:	47b8      	blx	r7
    11ea:	2800      	cmp	r0, #0
    11ec:	d1fb      	bne.n	11e6 <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
    11ee:	7923      	ldrb	r3, [r4, #4]
    11f0:	2b00      	cmp	r3, #0
    11f2:	d00e      	beq.n	1212 <rtc_count_set_compare+0x3a>
    11f4:	2b01      	cmp	r3, #1
    11f6:	d119      	bne.n	122c <rtc_count_set_compare+0x54>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_COMP32_NUM) {
				return STATUS_ERR_INVALID_ARG;
    11f8:	3017      	adds	r0, #23
			if ((uint32_t)comp_index > RTC_COMP32_NUM) {
    11fa:	2d01      	cmp	r5, #1
    11fc:	d817      	bhi.n	122e <rtc_count_set_compare+0x56>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
    11fe:	3508      	adds	r5, #8
    1200:	00ad      	lsls	r5, r5, #2
    1202:	9b01      	ldr	r3, [sp, #4]
    1204:	51ab      	str	r3, [r5, r6]
		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	while (rtc_count_is_syncing(module)) {
    1206:	4d0b      	ldr	r5, [pc, #44]	; (1234 <rtc_count_set_compare+0x5c>)
    1208:	0020      	movs	r0, r4
    120a:	47a8      	blx	r5
    120c:	2800      	cmp	r0, #0
    120e:	d1fb      	bne.n	1208 <rtc_count_set_compare+0x30>
    1210:	e00d      	b.n	122e <rtc_count_set_compare+0x56>
				return STATUS_ERR_INVALID_ARG;
    1212:	2017      	movs	r0, #23
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
    1214:	2d02      	cmp	r5, #2
    1216:	d80a      	bhi.n	122e <rtc_count_set_compare+0x56>
			if (comp_value > 0xffff) {
    1218:	4b07      	ldr	r3, [pc, #28]	; (1238 <rtc_count_set_compare+0x60>)
    121a:	9a01      	ldr	r2, [sp, #4]
    121c:	429a      	cmp	r2, r3
    121e:	d806      	bhi.n	122e <rtc_count_set_compare+0x56>
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
    1220:	466b      	mov	r3, sp
    1222:	889b      	ldrh	r3, [r3, #4]
    1224:	3510      	adds	r5, #16
    1226:	006d      	lsls	r5, r5, #1
    1228:	53ab      	strh	r3, [r5, r6]
			break;
    122a:	e7ec      	b.n	1206 <rtc_count_set_compare+0x2e>
			return STATUS_ERR_BAD_FORMAT;
    122c:	201a      	movs	r0, #26
		/* Wait for synchronization */
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
}
    122e:	b003      	add	sp, #12
    1230:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1232:	46c0      	nop			; (mov r8, r8)
    1234:	000010b1 	.word	0x000010b1
    1238:	0000ffff 	.word	0x0000ffff

0000123c <rtc_count_init>:
{
    123c:	b570      	push	{r4, r5, r6, lr}
    123e:	0004      	movs	r4, r0
    1240:	0015      	movs	r5, r2
	module->hw = hw;
    1242:	6001      	str	r1, [r0, #0]
			MCLK->APBAMASK.reg |= mask;
    1244:	4a1f      	ldr	r2, [pc, #124]	; (12c4 <rtc_count_init+0x88>)
    1246:	6951      	ldr	r1, [r2, #20]
    1248:	2380      	movs	r3, #128	; 0x80
    124a:	005b      	lsls	r3, r3, #1
    124c:	430b      	orrs	r3, r1
    124e:	6153      	str	r3, [r2, #20]
	OSC32KCTRL->RTCCTRL.reg = RTC_CLOCK_SOURCE;
    1250:	2205      	movs	r2, #5
    1252:	4b1d      	ldr	r3, [pc, #116]	; (12c8 <rtc_count_init+0x8c>)
    1254:	611a      	str	r2, [r3, #16]
	rtc_count_reset(module);
    1256:	4b1d      	ldr	r3, [pc, #116]	; (12cc <rtc_count_init+0x90>)
    1258:	4798      	blx	r3
	module->mode                = config->mode;
    125a:	78ab      	ldrb	r3, [r5, #2]
    125c:	7123      	strb	r3, [r4, #4]
	_rtc_instance[0] = module;
    125e:	4b1c      	ldr	r3, [pc, #112]	; (12d0 <rtc_count_init+0x94>)
    1260:	601c      	str	r4, [r3, #0]
	Rtc *const rtc_module = module->hw;
    1262:	6822      	ldr	r2, [r4, #0]
				    | (config->enable_read_sync << RTC_MODE0_CTRLA_COUNTSYNC_Pos)
    1264:	792b      	ldrb	r3, [r5, #4]
    1266:	03db      	lsls	r3, r3, #15
				    | config->prescaler;
    1268:	8829      	ldrh	r1, [r5, #0]
    126a:	430b      	orrs	r3, r1
    126c:	b29b      	uxth	r3, r3
	rtc_module->MODE0.CTRLA.reg = RTC_MODE0_CTRLA_MODE(0)
    126e:	8013      	strh	r3, [r2, #0]
	switch (config->mode) {
    1270:	78ab      	ldrb	r3, [r5, #2]
    1272:	2b00      	cmp	r3, #0
    1274:	d013      	beq.n	129e <rtc_count_init+0x62>
			return STATUS_ERR_INVALID_ARG;
    1276:	2017      	movs	r0, #23
	switch (config->mode) {
    1278:	2b01      	cmp	r3, #1
    127a:	d10f      	bne.n	129c <rtc_count_init+0x60>
			rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_MODE(0);
    127c:	8813      	ldrh	r3, [r2, #0]
    127e:	b29b      	uxth	r3, r3
    1280:	8013      	strh	r3, [r2, #0]
			if (config->clear_on_match) {
    1282:	78eb      	ldrb	r3, [r5, #3]
    1284:	2b00      	cmp	r3, #0
    1286:	d003      	beq.n	1290 <rtc_count_init+0x54>
				rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_MATCHCLR;
    1288:	8813      	ldrh	r3, [r2, #0]
    128a:	2180      	movs	r1, #128	; 0x80
    128c:	430b      	orrs	r3, r1
    128e:	8013      	strh	r3, [r2, #0]
				rtc_count_set_compare(module, config->compare_values[i],
    1290:	68a9      	ldr	r1, [r5, #8]
    1292:	2200      	movs	r2, #0
    1294:	0020      	movs	r0, r4
    1296:	4b0f      	ldr	r3, [pc, #60]	; (12d4 <rtc_count_init+0x98>)
    1298:	4798      	blx	r3
	return STATUS_OK;
    129a:	2000      	movs	r0, #0
}
    129c:	bd70      	pop	{r4, r5, r6, pc}
			rtc_module->MODE1.CTRLA.reg |= RTC_MODE1_CTRLA_MODE(1);
    129e:	8813      	ldrh	r3, [r2, #0]
    12a0:	2104      	movs	r1, #4
    12a2:	430b      	orrs	r3, r1
    12a4:	8013      	strh	r3, [r2, #0]
			if (config->clear_on_match) {
    12a6:	78eb      	ldrb	r3, [r5, #3]
				return STATUS_ERR_INVALID_ARG;
    12a8:	2017      	movs	r0, #23
			if (config->clear_on_match) {
    12aa:	2b00      	cmp	r3, #0
    12ac:	d1f6      	bne.n	129c <rtc_count_init+0x60>
				rtc_count_set_compare(module, config->compare_values[i],
    12ae:	2200      	movs	r2, #0
    12b0:	68a9      	ldr	r1, [r5, #8]
    12b2:	0020      	movs	r0, r4
    12b4:	4e07      	ldr	r6, [pc, #28]	; (12d4 <rtc_count_init+0x98>)
    12b6:	47b0      	blx	r6
    12b8:	68e9      	ldr	r1, [r5, #12]
    12ba:	2201      	movs	r2, #1
    12bc:	0020      	movs	r0, r4
    12be:	47b0      	blx	r6
	return STATUS_OK;
    12c0:	2000      	movs	r0, #0
    12c2:	e7eb      	b.n	129c <rtc_count_init+0x60>
    12c4:	40000400 	.word	0x40000400
    12c8:	40001000 	.word	0x40001000
    12cc:	00001131 	.word	0x00001131
    12d0:	200010c0 	.word	0x200010c0
    12d4:	000011d9 	.word	0x000011d9

000012d8 <rtc_count_register_callback>:
{

	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW
    12d8:	2a0a      	cmp	r2, #10
    12da:	d009      	beq.n	12f0 <rtc_count_register_callback+0x18>
#ifdef FEATURE_RTC_TAMPER_DETECTION
		|| callback_type == RTC_COUNT_CALLBACK_TAMPER
#endif
		|| (callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
    12dc:	2a07      	cmp	r2, #7
    12de:	d907      	bls.n	12f0 <rtc_count_register_callback+0x18>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7)) {
		status = STATUS_OK;
	} else {
		/* Make sure callback type can be registered */
		switch (module->mode) {
    12e0:	7903      	ldrb	r3, [r0, #4]
    12e2:	2b00      	cmp	r3, #0
    12e4:	d010      	beq.n	1308 <rtc_count_register_callback+0x30>
    12e6:	2b01      	cmp	r3, #1
    12e8:	d112      	bne.n	1310 <rtc_count_register_callback+0x38>
    12ea:	3316      	adds	r3, #22
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity for 32-bit mode. */
			if (callback_type > (RTC_COMP32_NUM + RTC_PER_NUM)) {
    12ec:	2a09      	cmp	r2, #9
    12ee:	d809      	bhi.n	1304 <rtc_count_register_callback+0x2c>
		}
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
    12f0:	1c93      	adds	r3, r2, #2
    12f2:	009b      	lsls	r3, r3, #2
    12f4:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
    12f6:	8e83      	ldrh	r3, [r0, #52]	; 0x34
    12f8:	2101      	movs	r1, #1
    12fa:	4091      	lsls	r1, r2
    12fc:	430b      	orrs	r3, r1
    12fe:	b29b      	uxth	r3, r3
    1300:	8683      	strh	r3, [r0, #52]	; 0x34
    1302:	2300      	movs	r3, #0
	}

	return status;
}
    1304:	0018      	movs	r0, r3
    1306:	4770      	bx	lr
    1308:	2317      	movs	r3, #23
			if (callback_type > (RTC_NUM_OF_COMP16 + RTC_PER_NUM)) {
    130a:	2a0a      	cmp	r2, #10
    130c:	d8fa      	bhi.n	1304 <rtc_count_register_callback+0x2c>
    130e:	e7ef      	b.n	12f0 <rtc_count_register_callback+0x18>
			status = STATUS_ERR_INVALID_ARG;
    1310:	2317      	movs	r3, #23
    1312:	e7f7      	b.n	1304 <rtc_count_register_callback+0x2c>

00001314 <rtc_count_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_count_enable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
    1314:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1316:	6802      	ldr	r2, [r0, #0]

	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
    1318:	290a      	cmp	r1, #10
    131a:	d011      	beq.n	1340 <rtc_count_enable_callback+0x2c>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
#ifdef FEATURE_RTC_TAMPER_DETECTION
	} else if (callback_type == RTC_COUNT_CALLBACK_TAMPER) {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_TAMPER;
#endif
	} else if (callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
    131c:	2907      	cmp	r1, #7
    131e:	d912      	bls.n	1346 <rtc_count_enable_callback+0x32>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7) {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);
	}else {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_CMP(1 << (callback_type - RTC_PER_NUM));
    1320:	2380      	movs	r3, #128	; 0x80
    1322:	005b      	lsls	r3, r3, #1
    1324:	000c      	movs	r4, r1
    1326:	3c08      	subs	r4, #8
    1328:	40a3      	lsls	r3, r4
    132a:	24c0      	movs	r4, #192	; 0xc0
    132c:	00a4      	lsls	r4, r4, #2
    132e:	4023      	ands	r3, r4
    1330:	8153      	strh	r3, [r2, #10]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
    1332:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
    1334:	2201      	movs	r2, #1
    1336:	408a      	lsls	r2, r1
    1338:	4313      	orrs	r3, r2
    133a:	b29b      	uxth	r3, r3
    133c:	86c3      	strh	r3, [r0, #54]	; 0x36
}
    133e:	bd10      	pop	{r4, pc}
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
    1340:	4b04      	ldr	r3, [pc, #16]	; (1354 <rtc_count_enable_callback+0x40>)
    1342:	8153      	strh	r3, [r2, #10]
    1344:	e7f5      	b.n	1332 <rtc_count_enable_callback+0x1e>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);
    1346:	2401      	movs	r4, #1
    1348:	408c      	lsls	r4, r1
    134a:	23ff      	movs	r3, #255	; 0xff
    134c:	4023      	ands	r3, r4
    134e:	8153      	strh	r3, [r2, #10]
    1350:	e7ef      	b.n	1332 <rtc_count_enable_callback+0x1e>
    1352:	46c0      	nop			; (mov r8, r8)
    1354:	ffff8000 	.word	0xffff8000

00001358 <rtc_count_disable_callback>:
 * \param[in]     callback_type Callback type to disable
 */
void rtc_count_disable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
    1358:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    135a:	6802      	ldr	r2, [r0, #0]

	/* Disable interrupt */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
    135c:	290a      	cmp	r1, #10
    135e:	d010      	beq.n	1382 <rtc_count_disable_callback+0x2a>
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_OVF;
#ifdef FEATURE_RTC_TAMPER_DETECTION
	} else if (callback_type == RTC_COUNT_CALLBACK_TAMPER) {
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_TAMPER;
#endif
	} else if(callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
    1360:	2907      	cmp	r1, #7
    1362:	d911      	bls.n	1388 <rtc_count_disable_callback+0x30>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7){
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);;
	}else {
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_CMP(1 << (callback_type - RTC_PER_NUM));
    1364:	2380      	movs	r3, #128	; 0x80
    1366:	005b      	lsls	r3, r3, #1
    1368:	000c      	movs	r4, r1
    136a:	3c08      	subs	r4, #8
    136c:	40a3      	lsls	r3, r4
    136e:	24c0      	movs	r4, #192	; 0xc0
    1370:	00a4      	lsls	r4, r4, #2
    1372:	4023      	ands	r3, r4
    1374:	8113      	strh	r3, [r2, #8]
	}

	/* Mark callback as disabled. */
	module->enabled_callback &= ~(1 << callback_type);
    1376:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
    1378:	2201      	movs	r2, #1
    137a:	408a      	lsls	r2, r1
    137c:	4393      	bics	r3, r2
    137e:	86c3      	strh	r3, [r0, #54]	; 0x36
}
    1380:	bd10      	pop	{r4, pc}
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_OVF;
    1382:	4b04      	ldr	r3, [pc, #16]	; (1394 <rtc_count_disable_callback+0x3c>)
    1384:	8113      	strh	r3, [r2, #8]
    1386:	e7f6      	b.n	1376 <rtc_count_disable_callback+0x1e>
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);;
    1388:	2401      	movs	r4, #1
    138a:	408c      	lsls	r4, r1
    138c:	23ff      	movs	r3, #255	; 0xff
    138e:	4023      	ands	r3, r4
    1390:	8113      	strh	r3, [r2, #8]
    1392:	e7f0      	b.n	1376 <rtc_count_disable_callback+0x1e>
    1394:	ffff8000 	.word	0xffff8000

00001398 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    1398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    139a:	46de      	mov	lr, fp
    139c:	4657      	mov	r7, sl
    139e:	464e      	mov	r6, r9
    13a0:	4645      	mov	r5, r8
    13a2:	b5e0      	push	{r5, r6, r7, lr}
	struct rtc_module *module = _rtc_instance[instance_index];
    13a4:	4b2b      	ldr	r3, [pc, #172]	; (1454 <RTC_Handler+0xbc>)
    13a6:	681b      	ldr	r3, [r3, #0]
    13a8:	469a      	mov	sl, r3
	Rtc *const rtc_module = module->hw;
    13aa:	681e      	ldr	r6, [r3, #0]
	uint16_t callback_mask = module->enabled_callback;
    13ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
	callback_mask &= module->registered_callback;
    13ae:	4652      	mov	r2, sl
    13b0:	8e92      	ldrh	r2, [r2, #52]	; 0x34
    13b2:	401a      	ands	r2, r3
    13b4:	4690      	mov	r8, r2
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
    13b6:	89b2      	ldrh	r2, [r6, #12]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
    13b8:	8973      	ldrh	r3, [r6, #10]
    13ba:	4013      	ands	r3, r2
	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
    13bc:	b21a      	sxth	r2, r3
    13be:	2a00      	cmp	r2, #0
    13c0:	db08      	blt.n	13d4 <RTC_Handler+0x3c>
    13c2:	27ff      	movs	r7, #255	; 0xff
    13c4:	401f      	ands	r7, r3
	} else if (interrupt_status & RTC_MODE1_INTFLAG_PER(0xff)) {
    13c6:	d02a      	beq.n	141e <RTC_Handler+0x86>
    13c8:	2400      	movs	r4, #0
			if ((interrupt_status & RTC_MODE1_INTFLAG_PER(1 << i))
    13ca:	2301      	movs	r3, #1
    13cc:	4699      	mov	r9, r3
			rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_PER(1<<i);
    13ce:	33fe      	adds	r3, #254	; 0xfe
    13d0:	469b      	mov	fp, r3
    13d2:	e014      	b.n	13fe <RTC_Handler+0x66>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
    13d4:	4643      	mov	r3, r8
    13d6:	055b      	lsls	r3, r3, #21
    13d8:	d407      	bmi.n	13ea <RTC_Handler+0x52>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
    13da:	4b1f      	ldr	r3, [pc, #124]	; (1458 <RTC_Handler+0xc0>)
    13dc:	81b3      	strh	r3, [r6, #12]
	_rtc_interrupt_handler(0);
}
    13de:	bc3c      	pop	{r2, r3, r4, r5}
    13e0:	4690      	mov	r8, r2
    13e2:	4699      	mov	r9, r3
    13e4:	46a2      	mov	sl, r4
    13e6:	46ab      	mov	fp, r5
    13e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
    13ea:	4653      	mov	r3, sl
    13ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    13ee:	4798      	blx	r3
    13f0:	e7f3      	b.n	13da <RTC_Handler+0x42>
			rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_PER(1<<i);
    13f2:	465b      	mov	r3, fp
    13f4:	401d      	ands	r5, r3
    13f6:	81b5      	strh	r5, [r6, #12]
    13f8:	3401      	adds	r4, #1
		for ( i = 0;i < RTC_PER_NUM;i++) {
    13fa:	2c08      	cmp	r4, #8
    13fc:	d0ef      	beq.n	13de <RTC_Handler+0x46>
			if ((interrupt_status & RTC_MODE1_INTFLAG_PER(1 << i))
    13fe:	0023      	movs	r3, r4
    1400:	464d      	mov	r5, r9
    1402:	40a5      	lsls	r5, r4
    1404:	422f      	tst	r7, r5
    1406:	d0f4      	beq.n	13f2 <RTC_Handler+0x5a>
			  && (callback_mask & (1 << i))) {
    1408:	4642      	mov	r2, r8
    140a:	4122      	asrs	r2, r4
    140c:	4649      	mov	r1, r9
    140e:	4211      	tst	r1, r2
    1410:	d0ef      	beq.n	13f2 <RTC_Handler+0x5a>
				module->callbacks[i]();
    1412:	3302      	adds	r3, #2
    1414:	009b      	lsls	r3, r3, #2
    1416:	4652      	mov	r2, sl
    1418:	589b      	ldr	r3, [r3, r2]
    141a:	4798      	blx	r3
    141c:	e7e9      	b.n	13f2 <RTC_Handler+0x5a>
	}else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
    141e:	05da      	lsls	r2, r3, #23
    1420:	d50a      	bpl.n	1438 <RTC_Handler+0xa0>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
    1422:	4643      	mov	r3, r8
    1424:	05db      	lsls	r3, r3, #23
    1426:	d403      	bmi.n	1430 <RTC_Handler+0x98>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
    1428:	2380      	movs	r3, #128	; 0x80
    142a:	005b      	lsls	r3, r3, #1
    142c:	81b3      	strh	r3, [r6, #12]
    142e:	e7d6      	b.n	13de <RTC_Handler+0x46>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
    1430:	4653      	mov	r3, sl
    1432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1434:	4798      	blx	r3
    1436:	e7f7      	b.n	1428 <RTC_Handler+0x90>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
    1438:	059b      	lsls	r3, r3, #22
    143a:	d5d0      	bpl.n	13de <RTC_Handler+0x46>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
    143c:	4643      	mov	r3, r8
    143e:	059b      	lsls	r3, r3, #22
    1440:	d403      	bmi.n	144a <RTC_Handler+0xb2>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
    1442:	2380      	movs	r3, #128	; 0x80
    1444:	009b      	lsls	r3, r3, #2
    1446:	81b3      	strh	r3, [r6, #12]
}
    1448:	e7c9      	b.n	13de <RTC_Handler+0x46>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
    144a:	4653      	mov	r3, sl
    144c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    144e:	4798      	blx	r3
    1450:	e7f7      	b.n	1442 <RTC_Handler+0xaa>
    1452:	46c0      	nop			; (mov r8, r8)
    1454:	200010c0 	.word	0x200010c0
    1458:	ffff8000 	.word	0xffff8000

0000145c <_i2c_master_wait_for_sync>:
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    145c:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    145e:	2207      	movs	r2, #7
    1460:	69cb      	ldr	r3, [r1, #28]
	while (i2c_master_is_syncing(module)) {
    1462:	421a      	tst	r2, r3
    1464:	d1fc      	bne.n	1460 <_i2c_master_wait_for_sync+0x4>
}
    1466:	4770      	bx	lr

00001468 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    1468:	b5f0      	push	{r4, r5, r6, r7, lr}
    146a:	46d6      	mov	lr, sl
    146c:	464f      	mov	r7, r9
    146e:	4646      	mov	r6, r8
    1470:	b5c0      	push	{r6, r7, lr}
    1472:	b08a      	sub	sp, #40	; 0x28
    1474:	0007      	movs	r7, r0
    1476:	000e      	movs	r6, r1
    1478:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    147a:	6039      	str	r1, [r7, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    147c:	0008      	movs	r0, r1
    147e:	4ba5      	ldr	r3, [pc, #660]	; (1714 <i2c_master_init+0x2ac>)
    1480:	4798      	blx	r3

#if (SAML22) || (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#elif (SAML21) || (SAMR30) || (SAMR34) || (SAMR35)
	if (sercom_index == 5) {
    1482:	2805      	cmp	r0, #5
    1484:	d100      	bne.n	1488 <i2c_master_init+0x20>
    1486:	e13d      	b.n	1704 <i2c_master_init+0x29c>
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1488:	0005      	movs	r5, r0
    148a:	3512      	adds	r5, #18
			MCLK->APBCMASK.reg |= mask;
    148c:	4aa2      	ldr	r2, [pc, #648]	; (1718 <i2c_master_init+0x2b0>)
    148e:	69d1      	ldr	r1, [r2, #28]
	/* Turn on module in PM */
#if (SAML21) || (SAMR30) || (SAMR34) || (SAMR35)
	if (sercom_index == 5) {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1490:	2301      	movs	r3, #1
    1492:	4083      	lsls	r3, r0
    1494:	430b      	orrs	r3, r1
    1496:	61d3      	str	r3, [r2, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    1498:	a909      	add	r1, sp, #36	; 0x24
    149a:	7b23      	ldrb	r3, [r4, #12]
    149c:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    149e:	b2ed      	uxtb	r5, r5
    14a0:	0028      	movs	r0, r5
    14a2:	4b9e      	ldr	r3, [pc, #632]	; (171c <i2c_master_init+0x2b4>)
    14a4:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    14a6:	0028      	movs	r0, r5
    14a8:	4b9d      	ldr	r3, [pc, #628]	; (1720 <i2c_master_init+0x2b8>)
    14aa:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    14ac:	7b20      	ldrb	r0, [r4, #12]
    14ae:	2100      	movs	r1, #0
    14b0:	4b9c      	ldr	r3, [pc, #624]	; (1724 <i2c_master_init+0x2bc>)
    14b2:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    14b4:	6833      	ldr	r3, [r6, #0]
		return STATUS_ERR_DENIED;
    14b6:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    14b8:	079b      	lsls	r3, r3, #30
    14ba:	d505      	bpl.n	14c8 <i2c_master_init+0x60>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
    14bc:	b00a      	add	sp, #40	; 0x28
    14be:	bc1c      	pop	{r2, r3, r4}
    14c0:	4690      	mov	r8, r2
    14c2:	4699      	mov	r9, r3
    14c4:	46a2      	mov	sl, r4
    14c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    14c8:	6833      	ldr	r3, [r6, #0]
		return STATUS_BUSY;
    14ca:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    14cc:	07db      	lsls	r3, r3, #31
    14ce:	d4f5      	bmi.n	14bc <i2c_master_init+0x54>
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    14d0:	6838      	ldr	r0, [r7, #0]
    14d2:	4b90      	ldr	r3, [pc, #576]	; (1714 <i2c_master_init+0x2ac>)
    14d4:	4699      	mov	r9, r3
    14d6:	4798      	blx	r3
    14d8:	0005      	movs	r5, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
    14da:	4993      	ldr	r1, [pc, #588]	; (1728 <i2c_master_init+0x2c0>)
    14dc:	4b93      	ldr	r3, [pc, #588]	; (172c <i2c_master_init+0x2c4>)
    14de:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    14e0:	00ad      	lsls	r5, r5, #2
    14e2:	4b93      	ldr	r3, [pc, #588]	; (1730 <i2c_master_init+0x2c8>)
    14e4:	50ef      	str	r7, [r5, r3]
	module->registered_callback = 0;
    14e6:	2300      	movs	r3, #0
    14e8:	763b      	strb	r3, [r7, #24]
	module->enabled_callback = 0;
    14ea:	767b      	strb	r3, [r7, #25]
	module->buffer_length = 0;
    14ec:	2500      	movs	r5, #0
    14ee:	837b      	strh	r3, [r7, #26]
	module->buffer_remaining = 0;
    14f0:	83bb      	strh	r3, [r7, #28]
	module->status = STATUS_OK;
    14f2:	2225      	movs	r2, #37	; 0x25
    14f4:	54bd      	strb	r5, [r7, r2]
	module->buffer = NULL;
    14f6:	623b      	str	r3, [r7, #32]
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    14f8:	3314      	adds	r3, #20
    14fa:	6033      	str	r3, [r6, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    14fc:	683b      	ldr	r3, [r7, #0]
    14fe:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    1500:	0018      	movs	r0, r3
    1502:	47c8      	blx	r9
    1504:	4681      	mov	r9, r0
    1506:	2380      	movs	r3, #128	; 0x80
    1508:	aa08      	add	r2, sp, #32
    150a:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    150c:	7055      	strb	r5, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    150e:	2301      	movs	r3, #1
    1510:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
    1512:	70d5      	strb	r5, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
    1514:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
    1516:	6a26      	ldr	r6, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
    1518:	2800      	cmp	r0, #0
    151a:	d100      	bne.n	151e <i2c_master_init+0xb6>
    151c:	e0af      	b.n	167e <i2c_master_init+0x216>
	pin_conf.mux_position = pad0 & 0xFFFF;
    151e:	ab08      	add	r3, sp, #32
    1520:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    1522:	2302      	movs	r3, #2
    1524:	aa08      	add	r2, sp, #32
    1526:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    1528:	0c00      	lsrs	r0, r0, #16
    152a:	b2c0      	uxtb	r0, r0
    152c:	0011      	movs	r1, r2
    152e:	4b81      	ldr	r3, [pc, #516]	; (1734 <i2c_master_init+0x2cc>)
    1530:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
    1532:	2e00      	cmp	r6, #0
    1534:	d100      	bne.n	1538 <i2c_master_init+0xd0>
    1536:	e0a7      	b.n	1688 <i2c_master_init+0x220>
	pin_conf.mux_position = pad1 & 0xFFFF;
    1538:	ab08      	add	r3, sp, #32
    153a:	701e      	strb	r6, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    153c:	2302      	movs	r3, #2
    153e:	aa08      	add	r2, sp, #32
    1540:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    1542:	0c36      	lsrs	r6, r6, #16
    1544:	b2f0      	uxtb	r0, r6
    1546:	0011      	movs	r1, r2
    1548:	4b7a      	ldr	r3, [pc, #488]	; (1734 <i2c_master_init+0x2cc>)
    154a:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    154c:	8aa3      	ldrh	r3, [r4, #20]
    154e:	80fb      	strh	r3, [r7, #6]
	module->buffer_timeout = config->buffer_timeout;
    1550:	8ae3      	ldrh	r3, [r4, #22]
    1552:	813b      	strh	r3, [r7, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
    1554:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    1556:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
    1558:	2b00      	cmp	r3, #0
    155a:	d104      	bne.n	1566 <i2c_master_init+0xfe>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    155c:	4b76      	ldr	r3, [pc, #472]	; (1738 <i2c_master_init+0x2d0>)
    155e:	789b      	ldrb	r3, [r3, #2]
    1560:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    1562:	0fdb      	lsrs	r3, r3, #31
    1564:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
    1566:	68a1      	ldr	r1, [r4, #8]
    1568:	6923      	ldr	r3, [r4, #16]
    156a:	430b      	orrs	r3, r1
    156c:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
    156e:	2224      	movs	r2, #36	; 0x24
    1570:	5ca2      	ldrb	r2, [r4, r2]
    1572:	2a00      	cmp	r2, #0
    1574:	d002      	beq.n	157c <i2c_master_init+0x114>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    1576:	2280      	movs	r2, #128	; 0x80
    1578:	05d2      	lsls	r2, r2, #23
    157a:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
    157c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    157e:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    1580:	222c      	movs	r2, #44	; 0x2c
    1582:	5ca2      	ldrb	r2, [r4, r2]
    1584:	2a00      	cmp	r2, #0
    1586:	d103      	bne.n	1590 <i2c_master_init+0x128>
    1588:	2280      	movs	r2, #128	; 0x80
    158a:	0492      	lsls	r2, r2, #18
    158c:	4291      	cmp	r1, r2
    158e:	d102      	bne.n	1596 <i2c_master_init+0x12e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    1590:	2280      	movs	r2, #128	; 0x80
    1592:	0512      	lsls	r2, r2, #20
    1594:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
    1596:	222d      	movs	r2, #45	; 0x2d
    1598:	5ca2      	ldrb	r2, [r4, r2]
    159a:	2a00      	cmp	r2, #0
    159c:	d002      	beq.n	15a4 <i2c_master_init+0x13c>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    159e:	2280      	movs	r2, #128	; 0x80
    15a0:	0412      	lsls	r2, r2, #16
    15a2:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
    15a4:	222e      	movs	r2, #46	; 0x2e
    15a6:	5ca2      	ldrb	r2, [r4, r2]
    15a8:	2a00      	cmp	r2, #0
    15aa:	d002      	beq.n	15b2 <i2c_master_init+0x14a>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    15ac:	2280      	movs	r2, #128	; 0x80
    15ae:	03d2      	lsls	r2, r2, #15
    15b0:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
    15b2:	4642      	mov	r2, r8
    15b4:	6812      	ldr	r2, [r2, #0]
    15b6:	4313      	orrs	r3, r2
    15b8:	4642      	mov	r2, r8
    15ba:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    15bc:	2380      	movs	r3, #128	; 0x80
    15be:	005b      	lsls	r3, r3, #1
    15c0:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    15c2:	464d      	mov	r5, r9
    15c4:	3512      	adds	r5, #18
    15c6:	b2e8      	uxtb	r0, r5
    15c8:	4b5c      	ldr	r3, [pc, #368]	; (173c <i2c_master_init+0x2d4>)
    15ca:	4798      	blx	r3
    15cc:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
    15ce:	23fa      	movs	r3, #250	; 0xfa
    15d0:	009b      	lsls	r3, r3, #2
    15d2:	6822      	ldr	r2, [r4, #0]
    15d4:	435a      	muls	r2, r3
    15d6:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    15d8:	6863      	ldr	r3, [r4, #4]
    15da:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
    15dc:	4d58      	ldr	r5, [pc, #352]	; (1740 <i2c_master_init+0x2d8>)
    15de:	47a8      	blx	r5
    15e0:	9000      	str	r0, [sp, #0]
    15e2:	9101      	str	r1, [sp, #4]
    15e4:	464b      	mov	r3, r9
    15e6:	0058      	lsls	r0, r3, #1
    15e8:	47a8      	blx	r5
    15ea:	9002      	str	r0, [sp, #8]
    15ec:	9103      	str	r1, [sp, #12]
    15ee:	8e20      	ldrh	r0, [r4, #48]	; 0x30
    15f0:	47a8      	blx	r5
    15f2:	9004      	str	r0, [sp, #16]
    15f4:	9105      	str	r1, [sp, #20]
    15f6:	4f53      	ldr	r7, [pc, #332]	; (1744 <i2c_master_init+0x2dc>)
    15f8:	4a53      	ldr	r2, [pc, #332]	; (1748 <i2c_master_init+0x2e0>)
    15fa:	4b54      	ldr	r3, [pc, #336]	; (174c <i2c_master_init+0x2e4>)
    15fc:	9800      	ldr	r0, [sp, #0]
    15fe:	9901      	ldr	r1, [sp, #4]
    1600:	47b8      	blx	r7
    1602:	0002      	movs	r2, r0
    1604:	000b      	movs	r3, r1
    1606:	9804      	ldr	r0, [sp, #16]
    1608:	9905      	ldr	r1, [sp, #20]
    160a:	47b8      	blx	r7
    160c:	4e50      	ldr	r6, [pc, #320]	; (1750 <i2c_master_init+0x2e8>)
    160e:	2200      	movs	r2, #0
    1610:	4b50      	ldr	r3, [pc, #320]	; (1754 <i2c_master_init+0x2ec>)
    1612:	47b0      	blx	r6
    1614:	9004      	str	r0, [sp, #16]
    1616:	9105      	str	r1, [sp, #20]
    1618:	4648      	mov	r0, r9
    161a:	47a8      	blx	r5
    161c:	0002      	movs	r2, r0
    161e:	000b      	movs	r3, r1
    1620:	9804      	ldr	r0, [sp, #16]
    1622:	9905      	ldr	r1, [sp, #20]
    1624:	47b8      	blx	r7
    1626:	0002      	movs	r2, r0
    1628:	000b      	movs	r3, r1
    162a:	4d4b      	ldr	r5, [pc, #300]	; (1758 <i2c_master_init+0x2f0>)
    162c:	9800      	ldr	r0, [sp, #0]
    162e:	9901      	ldr	r1, [sp, #4]
    1630:	47a8      	blx	r5
    1632:	9a02      	ldr	r2, [sp, #8]
    1634:	9b03      	ldr	r3, [sp, #12]
    1636:	47b0      	blx	r6
    1638:	2200      	movs	r2, #0
    163a:	4b48      	ldr	r3, [pc, #288]	; (175c <i2c_master_init+0x2f4>)
    163c:	47a8      	blx	r5
    163e:	9a02      	ldr	r2, [sp, #8]
    1640:	9b03      	ldr	r3, [sp, #12]
    1642:	4d47      	ldr	r5, [pc, #284]	; (1760 <i2c_master_init+0x2f8>)
    1644:	47a8      	blx	r5
    1646:	4b47      	ldr	r3, [pc, #284]	; (1764 <i2c_master_init+0x2fc>)
    1648:	4798      	blx	r3
    164a:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    164c:	2380      	movs	r3, #128	; 0x80
    164e:	049b      	lsls	r3, r3, #18
    1650:	68a2      	ldr	r2, [r4, #8]
    1652:	429a      	cmp	r2, r3
    1654:	d01e      	beq.n	1694 <i2c_master_init+0x22c>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    1656:	0003      	movs	r3, r0
    1658:	2040      	movs	r0, #64	; 0x40
    165a:	2dff      	cmp	r5, #255	; 0xff
    165c:	d900      	bls.n	1660 <i2c_master_init+0x1f8>
    165e:	e72d      	b.n	14bc <i2c_master_init+0x54>
	int32_t tmp_baudlow_hs = 0;
    1660:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
    1662:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    1664:	25ff      	movs	r5, #255	; 0xff
    1666:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    1668:	0624      	lsls	r4, r4, #24
    166a:	4325      	orrs	r5, r4
    166c:	0400      	lsls	r0, r0, #16
    166e:	23ff      	movs	r3, #255	; 0xff
    1670:	041b      	lsls	r3, r3, #16
    1672:	4018      	ands	r0, r3
    1674:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    1676:	4643      	mov	r3, r8
    1678:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
    167a:	2000      	movs	r0, #0
    167c:	e71e      	b.n	14bc <i2c_master_init+0x54>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    167e:	2100      	movs	r1, #0
    1680:	4640      	mov	r0, r8
    1682:	4b39      	ldr	r3, [pc, #228]	; (1768 <i2c_master_init+0x300>)
    1684:	4798      	blx	r3
    1686:	e74a      	b.n	151e <i2c_master_init+0xb6>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    1688:	2101      	movs	r1, #1
    168a:	4640      	mov	r0, r8
    168c:	4b36      	ldr	r3, [pc, #216]	; (1768 <i2c_master_init+0x300>)
    168e:	4798      	blx	r3
    1690:	0006      	movs	r6, r0
    1692:	e751      	b.n	1538 <i2c_master_init+0xd0>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    1694:	26fa      	movs	r6, #250	; 0xfa
    1696:	00b6      	lsls	r6, r6, #2
    1698:	4653      	mov	r3, sl
    169a:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    169c:	9800      	ldr	r0, [sp, #0]
    169e:	9901      	ldr	r1, [sp, #4]
    16a0:	0002      	movs	r2, r0
    16a2:	000b      	movs	r3, r1
    16a4:	4c2a      	ldr	r4, [pc, #168]	; (1750 <i2c_master_init+0x2e8>)
    16a6:	47a0      	blx	r4
    16a8:	9000      	str	r0, [sp, #0]
    16aa:	9101      	str	r1, [sp, #4]
    16ac:	0030      	movs	r0, r6
    16ae:	4b24      	ldr	r3, [pc, #144]	; (1740 <i2c_master_init+0x2d8>)
    16b0:	4798      	blx	r3
    16b2:	2200      	movs	r2, #0
    16b4:	4b2d      	ldr	r3, [pc, #180]	; (176c <i2c_master_init+0x304>)
    16b6:	47b8      	blx	r7
    16b8:	0002      	movs	r2, r0
    16ba:	000b      	movs	r3, r1
    16bc:	9800      	ldr	r0, [sp, #0]
    16be:	9901      	ldr	r1, [sp, #4]
    16c0:	4c27      	ldr	r4, [pc, #156]	; (1760 <i2c_master_init+0x2f8>)
    16c2:	47a0      	blx	r4
    16c4:	2200      	movs	r2, #0
    16c6:	4b25      	ldr	r3, [pc, #148]	; (175c <i2c_master_init+0x2f4>)
    16c8:	4c23      	ldr	r4, [pc, #140]	; (1758 <i2c_master_init+0x2f0>)
    16ca:	47a0      	blx	r4
    16cc:	4b25      	ldr	r3, [pc, #148]	; (1764 <i2c_master_init+0x2fc>)
    16ce:	4798      	blx	r3
    16d0:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
    16d2:	d00c      	beq.n	16ee <i2c_master_init+0x286>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    16d4:	0031      	movs	r1, r6
    16d6:	9807      	ldr	r0, [sp, #28]
    16d8:	4b25      	ldr	r3, [pc, #148]	; (1770 <i2c_master_init+0x308>)
    16da:	4798      	blx	r3
    16dc:	3802      	subs	r0, #2
    16de:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    16e0:	002b      	movs	r3, r5
    16e2:	2dff      	cmp	r5, #255	; 0xff
    16e4:	d80c      	bhi.n	1700 <i2c_master_init+0x298>
    16e6:	28ff      	cmp	r0, #255	; 0xff
    16e8:	d9bc      	bls.n	1664 <i2c_master_init+0x1fc>
    16ea:	2040      	movs	r0, #64	; 0x40
    16ec:	e6e6      	b.n	14bc <i2c_master_init+0x54>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    16ee:	0071      	lsls	r1, r6, #1
    16f0:	1e48      	subs	r0, r1, #1
    16f2:	9b07      	ldr	r3, [sp, #28]
    16f4:	469c      	mov	ip, r3
    16f6:	4460      	add	r0, ip
    16f8:	4b1d      	ldr	r3, [pc, #116]	; (1770 <i2c_master_init+0x308>)
    16fa:	4798      	blx	r3
    16fc:	3801      	subs	r0, #1
    16fe:	e7ef      	b.n	16e0 <i2c_master_init+0x278>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    1700:	2040      	movs	r0, #64	; 0x40
    1702:	e6db      	b.n	14bc <i2c_master_init+0x54>
			MCLK->APBDMASK.reg |= mask;
    1704:	4a04      	ldr	r2, [pc, #16]	; (1718 <i2c_master_init+0x2b0>)
    1706:	6a13      	ldr	r3, [r2, #32]
    1708:	2102      	movs	r1, #2
    170a:	430b      	orrs	r3, r1
    170c:	6213      	str	r3, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    170e:	2518      	movs	r5, #24
    1710:	e6c2      	b.n	1498 <i2c_master_init+0x30>
    1712:	46c0      	nop			; (mov r8, r8)
    1714:	000020a9 	.word	0x000020a9
    1718:	40000400 	.word	0x40000400
    171c:	000032fd 	.word	0x000032fd
    1720:	0000328d 	.word	0x0000328d
    1724:	00001f01 	.word	0x00001f01
    1728:	00001b9d 	.word	0x00001b9d
    172c:	000020e5 	.word	0x000020e5
    1730:	200010c4 	.word	0x200010c4
    1734:	000033f9 	.word	0x000033f9
    1738:	41002000 	.word	0x41002000
    173c:	00003321 	.word	0x00003321
    1740:	00015701 	.word	0x00015701
    1744:	00014ae9 	.word	0x00014ae9
    1748:	e826d695 	.word	0xe826d695
    174c:	3e112e0b 	.word	0x3e112e0b
    1750:	00013e61 	.word	0x00013e61
    1754:	40240000 	.word	0x40240000
    1758:	00014fe9 	.word	0x00014fe9
    175c:	3ff00000 	.word	0x3ff00000
    1760:	00014481 	.word	0x00014481
    1764:	00015615 	.word	0x00015615
    1768:	00001f4d 	.word	0x00001f4d
    176c:	40080000 	.word	0x40080000
    1770:	00012a95 	.word	0x00012a95

00001774 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1774:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    1776:	7e1a      	ldrb	r2, [r3, #24]
    1778:	0792      	lsls	r2, r2, #30
    177a:	d507      	bpl.n	178c <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    177c:	2202      	movs	r2, #2
    177e:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    1780:	8b5b      	ldrh	r3, [r3, #26]
    1782:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    1784:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
    1786:	17db      	asrs	r3, r3, #31
    1788:	4018      	ands	r0, r3
}
    178a:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    178c:	8b5a      	ldrh	r2, [r3, #26]
    178e:	0752      	lsls	r2, r2, #29
    1790:	d506      	bpl.n	17a0 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1792:	6859      	ldr	r1, [r3, #4]
    1794:	22c0      	movs	r2, #192	; 0xc0
    1796:	0292      	lsls	r2, r2, #10
    1798:	430a      	orrs	r2, r1
    179a:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
    179c:	2018      	movs	r0, #24
    179e:	e7f4      	b.n	178a <_i2c_master_address_response+0x16>
	return STATUS_OK;
    17a0:	2000      	movs	r0, #0
    17a2:	e7f2      	b.n	178a <_i2c_master_address_response+0x16>

000017a4 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    17a4:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    17a6:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    17a8:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    17aa:	2401      	movs	r4, #1
    17ac:	2502      	movs	r5, #2
    17ae:	7e11      	ldrb	r1, [r2, #24]
    17b0:	4221      	tst	r1, r4
    17b2:	d10b      	bne.n	17cc <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    17b4:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    17b6:	4229      	tst	r1, r5
    17b8:	d106      	bne.n	17c8 <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    17ba:	3301      	adds	r3, #1
    17bc:	b29b      	uxth	r3, r3
    17be:	8901      	ldrh	r1, [r0, #8]
    17c0:	4299      	cmp	r1, r3
    17c2:	d8f4      	bhi.n	17ae <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
    17c4:	2012      	movs	r0, #18
    17c6:	e002      	b.n	17ce <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
    17c8:	2000      	movs	r0, #0
    17ca:	e000      	b.n	17ce <_i2c_master_wait_for_bus+0x2a>
    17cc:	2000      	movs	r0, #0
}
    17ce:	bd30      	pop	{r4, r5, pc}

000017d0 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    17d0:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    17d2:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    17d4:	6862      	ldr	r2, [r4, #4]
    17d6:	2380      	movs	r3, #128	; 0x80
    17d8:	02db      	lsls	r3, r3, #11
    17da:	4313      	orrs	r3, r2
    17dc:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    17de:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    17e0:	4b02      	ldr	r3, [pc, #8]	; (17ec <_i2c_master_send_hs_master_code+0x1c>)
    17e2:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    17e4:	2301      	movs	r3, #1
    17e6:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
    17e8:	bd10      	pop	{r4, pc}
    17ea:	46c0      	nop			; (mov r8, r8)
    17ec:	000017a5 	.word	0x000017a5

000017f0 <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    17f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    17f2:	46de      	mov	lr, fp
    17f4:	4657      	mov	r7, sl
    17f6:	464e      	mov	r6, r9
    17f8:	4645      	mov	r5, r8
    17fa:	b5e0      	push	{r5, r6, r7, lr}
    17fc:	b083      	sub	sp, #12
    17fe:	0006      	movs	r6, r0
    1800:	4689      	mov	r9, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1802:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    1804:	884c      	ldrh	r4, [r1, #2]

	/* Written buffer counter. */
	uint16_t counter = 0;

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1806:	682b      	ldr	r3, [r5, #0]
    1808:	011b      	lsls	r3, r3, #4
    180a:	0fdb      	lsrs	r3, r3, #31
    180c:	469a      	mov	sl, r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    180e:	7a4b      	ldrb	r3, [r1, #9]
    1810:	2b00      	cmp	r3, #0
    1812:	d12b      	bne.n	186c <_i2c_master_read_packet+0x7c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1814:	686b      	ldr	r3, [r5, #4]
    1816:	4a58      	ldr	r2, [pc, #352]	; (1978 <_i2c_master_read_packet+0x188>)
    1818:	4013      	ands	r3, r2
    181a:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    181c:	464b      	mov	r3, r9
    181e:	7a1b      	ldrb	r3, [r3, #8]
    1820:	2b00      	cmp	r3, #0
    1822:	d127      	bne.n	1874 <_i2c_master_read_packet+0x84>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    1824:	464b      	mov	r3, r9
    1826:	881b      	ldrh	r3, [r3, #0]
    1828:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    182a:	464a      	mov	r2, r9
    182c:	7a52      	ldrb	r2, [r2, #9]
    182e:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    1830:	4313      	orrs	r3, r2
    1832:	2201      	movs	r2, #1
    1834:	4313      	orrs	r3, r2
    1836:	626b      	str	r3, [r5, #36]	; 0x24
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    1838:	0030      	movs	r0, r6
    183a:	4b50      	ldr	r3, [pc, #320]	; (197c <_i2c_master_read_packet+0x18c>)
    183c:	4798      	blx	r3
    183e:	9001      	str	r0, [sp, #4]

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
    1840:	4653      	mov	r3, sl
    1842:	2b00      	cmp	r3, #0
    1844:	d003      	beq.n	184e <_i2c_master_read_packet+0x5e>
    1846:	464b      	mov	r3, r9
    1848:	885b      	ldrh	r3, [r3, #2]
    184a:	2b01      	cmp	r3, #1
    184c:	d03b      	beq.n	18c6 <_i2c_master_read_packet+0xd6>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
    184e:	686b      	ldr	r3, [r5, #4]
    1850:	4a49      	ldr	r2, [pc, #292]	; (1978 <_i2c_master_read_packet+0x188>)
    1852:	4013      	ands	r3, r2
    1854:	606b      	str	r3, [r5, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    1856:	9b01      	ldr	r3, [sp, #4]
    1858:	2b00      	cmp	r3, #0
    185a:	d03a      	beq.n	18d2 <_i2c_master_read_packet+0xe2>
		_i2c_master_wait_for_sync(module);
		packet->data[counter] = i2c_module->DATA.reg;
	}

	return tmp_status;
}
    185c:	9801      	ldr	r0, [sp, #4]
    185e:	b003      	add	sp, #12
    1860:	bc3c      	pop	{r2, r3, r4, r5}
    1862:	4690      	mov	r8, r2
    1864:	4699      	mov	r9, r3
    1866:	46a2      	mov	sl, r4
    1868:	46ab      	mov	fp, r5
    186a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    186c:	7a89      	ldrb	r1, [r1, #10]
    186e:	4b44      	ldr	r3, [pc, #272]	; (1980 <_i2c_master_read_packet+0x190>)
    1870:	4798      	blx	r3
    1872:	e7cf      	b.n	1814 <_i2c_master_read_packet+0x24>
		i2c_module->ADDR.reg = (packet->address << 1) |
    1874:	464b      	mov	r3, r9
    1876:	881b      	ldrh	r3, [r3, #0]
    1878:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    187a:	464a      	mov	r2, r9
    187c:	7a52      	ldrb	r2, [r2, #9]
    187e:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
    1880:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1882:	2280      	movs	r2, #128	; 0x80
    1884:	0212      	lsls	r2, r2, #8
    1886:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) |
    1888:	626b      	str	r3, [r5, #36]	; 0x24
		tmp_status = _i2c_master_wait_for_bus(module);
    188a:	0030      	movs	r0, r6
    188c:	4b3b      	ldr	r3, [pc, #236]	; (197c <_i2c_master_read_packet+0x18c>)
    188e:	4798      	blx	r3
    1890:	9001      	str	r0, [sp, #4]
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1892:	686b      	ldr	r3, [r5, #4]
    1894:	4a38      	ldr	r2, [pc, #224]	; (1978 <_i2c_master_read_packet+0x188>)
    1896:	4013      	ands	r3, r2
    1898:	606b      	str	r3, [r5, #4]
		if (tmp_status == STATUS_OK) {
    189a:	2800      	cmp	r0, #0
    189c:	d1de      	bne.n	185c <_i2c_master_read_packet+0x6c>
			tmp_status = _i2c_master_address_response(module);
    189e:	0030      	movs	r0, r6
    18a0:	4b38      	ldr	r3, [pc, #224]	; (1984 <_i2c_master_read_packet+0x194>)
    18a2:	4798      	blx	r3
    18a4:	9001      	str	r0, [sp, #4]
		if (tmp_status == STATUS_OK) {
    18a6:	2800      	cmp	r0, #0
    18a8:	d1d8      	bne.n	185c <_i2c_master_read_packet+0x6c>
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    18aa:	464b      	mov	r3, r9
    18ac:	881b      	ldrh	r3, [r3, #0]
    18ae:	0a1b      	lsrs	r3, r3, #8
    18b0:	2278      	movs	r2, #120	; 0x78
    18b2:	4313      	orrs	r3, r2
    18b4:	005b      	lsls	r3, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    18b6:	464a      	mov	r2, r9
    18b8:	7a52      	ldrb	r2, [r2, #9]
    18ba:	0392      	lsls	r2, r2, #14
    18bc:	2101      	movs	r1, #1
    18be:	430a      	orrs	r2, r1
    18c0:	4313      	orrs	r3, r2
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    18c2:	626b      	str	r3, [r5, #36]	; 0x24
    18c4:	e7b8      	b.n	1838 <_i2c_master_read_packet+0x48>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    18c6:	686a      	ldr	r2, [r5, #4]
    18c8:	2380      	movs	r3, #128	; 0x80
    18ca:	02db      	lsls	r3, r3, #11
    18cc:	4313      	orrs	r3, r2
    18ce:	606b      	str	r3, [r5, #4]
    18d0:	e7c1      	b.n	1856 <_i2c_master_read_packet+0x66>
		tmp_status = _i2c_master_address_response(module);
    18d2:	0030      	movs	r0, r6
    18d4:	4b2b      	ldr	r3, [pc, #172]	; (1984 <_i2c_master_read_packet+0x194>)
    18d6:	4798      	blx	r3
    18d8:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
    18da:	2800      	cmp	r0, #0
    18dc:	d1be      	bne.n	185c <_i2c_master_read_packet+0x6c>
    18de:	3c01      	subs	r4, #1
    18e0:	b2a4      	uxth	r4, r4
    18e2:	4680      	mov	r8, r0
		while (tmp_data_length--) {
    18e4:	4b28      	ldr	r3, [pc, #160]	; (1988 <_i2c_master_read_packet+0x198>)
    18e6:	469b      	mov	fp, r3
    18e8:	e015      	b.n	1916 <_i2c_master_read_packet+0x126>
					((sclsm_flag) && (tmp_data_length == 1)))) {
    18ea:	2c01      	cmp	r4, #1
    18ec:	d020      	beq.n	1930 <_i2c_master_read_packet+0x140>
				_i2c_master_wait_for_sync(module);
    18ee:	0030      	movs	r0, r6
    18f0:	4b26      	ldr	r3, [pc, #152]	; (198c <_i2c_master_read_packet+0x19c>)
    18f2:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
    18f4:	4643      	mov	r3, r8
    18f6:	1c5f      	adds	r7, r3, #1
    18f8:	b2bf      	uxth	r7, r7
    18fa:	2328      	movs	r3, #40	; 0x28
    18fc:	5ceb      	ldrb	r3, [r5, r3]
    18fe:	464a      	mov	r2, r9
    1900:	6852      	ldr	r2, [r2, #4]
    1902:	4641      	mov	r1, r8
    1904:	5453      	strb	r3, [r2, r1]
				tmp_status = _i2c_master_wait_for_bus(module);
    1906:	0030      	movs	r0, r6
    1908:	4b1c      	ldr	r3, [pc, #112]	; (197c <_i2c_master_read_packet+0x18c>)
    190a:	4798      	blx	r3
    190c:	3c01      	subs	r4, #1
    190e:	b2a4      	uxth	r4, r4
			if (tmp_status != STATUS_OK) {
    1910:	2800      	cmp	r0, #0
    1912:	d115      	bne.n	1940 <_i2c_master_read_packet+0x150>
				packet->data[counter++] = i2c_module->DATA.reg;
    1914:	46b8      	mov	r8, r7
		while (tmp_data_length--) {
    1916:	455c      	cmp	r4, fp
    1918:	d014      	beq.n	1944 <_i2c_master_read_packet+0x154>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    191a:	8b6b      	ldrh	r3, [r5, #26]
    191c:	069b      	lsls	r3, r3, #26
    191e:	d527      	bpl.n	1970 <_i2c_master_read_packet+0x180>
			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
    1920:	7af3      	ldrb	r3, [r6, #11]
    1922:	2b00      	cmp	r3, #0
    1924:	d0e3      	beq.n	18ee <_i2c_master_read_packet+0xfe>
    1926:	4653      	mov	r3, sl
    1928:	2b00      	cmp	r3, #0
    192a:	d1de      	bne.n	18ea <_i2c_master_read_packet+0xfa>
    192c:	2c00      	cmp	r4, #0
    192e:	d1de      	bne.n	18ee <_i2c_master_read_packet+0xfe>
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1930:	686a      	ldr	r2, [r5, #4]
    1932:	2380      	movs	r3, #128	; 0x80
    1934:	02db      	lsls	r3, r3, #11
    1936:	4313      	orrs	r3, r2
    1938:	606b      	str	r3, [r5, #4]
    193a:	3c01      	subs	r4, #1
    193c:	b2a4      	uxth	r4, r4
    193e:	e7ea      	b.n	1916 <_i2c_master_read_packet+0x126>
				packet->data[counter++] = i2c_module->DATA.reg;
    1940:	46b8      	mov	r8, r7
				tmp_status = _i2c_master_wait_for_bus(module);
    1942:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
    1944:	7ab3      	ldrb	r3, [r6, #10]
    1946:	2b00      	cmp	r3, #0
    1948:	d109      	bne.n	195e <_i2c_master_read_packet+0x16e>
		_i2c_master_wait_for_sync(module);
    194a:	0030      	movs	r0, r6
    194c:	4b0f      	ldr	r3, [pc, #60]	; (198c <_i2c_master_read_packet+0x19c>)
    194e:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
    1950:	2328      	movs	r3, #40	; 0x28
    1952:	5cea      	ldrb	r2, [r5, r3]
    1954:	464b      	mov	r3, r9
    1956:	685b      	ldr	r3, [r3, #4]
    1958:	4641      	mov	r1, r8
    195a:	545a      	strb	r2, [r3, r1]
    195c:	e77e      	b.n	185c <_i2c_master_read_packet+0x6c>
			_i2c_master_wait_for_sync(module);
    195e:	0030      	movs	r0, r6
    1960:	4b0a      	ldr	r3, [pc, #40]	; (198c <_i2c_master_read_packet+0x19c>)
    1962:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1964:	686a      	ldr	r2, [r5, #4]
    1966:	23c0      	movs	r3, #192	; 0xc0
    1968:	029b      	lsls	r3, r3, #10
    196a:	4313      	orrs	r3, r2
    196c:	606b      	str	r3, [r5, #4]
    196e:	e7ec      	b.n	194a <_i2c_master_read_packet+0x15a>
				return STATUS_ERR_PACKET_COLLISION;
    1970:	2341      	movs	r3, #65	; 0x41
    1972:	9301      	str	r3, [sp, #4]
    1974:	e772      	b.n	185c <_i2c_master_read_packet+0x6c>
    1976:	46c0      	nop			; (mov r8, r8)
    1978:	fffbffff 	.word	0xfffbffff
    197c:	000017a5 	.word	0x000017a5
    1980:	000017d1 	.word	0x000017d1
    1984:	00001775 	.word	0x00001775
    1988:	0000ffff 	.word	0x0000ffff
    198c:	0000145d 	.word	0x0000145d

00001990 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    1990:	b5f0      	push	{r4, r5, r6, r7, lr}
    1992:	46de      	mov	lr, fp
    1994:	4657      	mov	r7, sl
    1996:	464e      	mov	r6, r9
    1998:	4645      	mov	r5, r8
    199a:	b5e0      	push	{r5, r6, r7, lr}
    199c:	b083      	sub	sp, #12
    199e:	0006      	movs	r6, r0
    19a0:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    19a2:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    19a4:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
    19a6:	4b32      	ldr	r3, [pc, #200]	; (1a70 <_i2c_master_write_packet+0xe0>)
    19a8:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    19aa:	7a7b      	ldrb	r3, [r7, #9]
    19ac:	2b00      	cmp	r3, #0
    19ae:	d11d      	bne.n	19ec <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    19b0:	686b      	ldr	r3, [r5, #4]
    19b2:	4a30      	ldr	r2, [pc, #192]	; (1a74 <_i2c_master_write_packet+0xe4>)
    19b4:	4013      	ands	r3, r2
    19b6:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    19b8:	7a3b      	ldrb	r3, [r7, #8]
    19ba:	2b00      	cmp	r3, #0
    19bc:	d01b      	beq.n	19f6 <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    19be:	883b      	ldrh	r3, [r7, #0]
    19c0:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    19c2:	7a7a      	ldrb	r2, [r7, #9]
    19c4:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    19c6:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    19c8:	2280      	movs	r2, #128	; 0x80
    19ca:	0212      	lsls	r2, r2, #8
    19cc:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    19ce:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    19d0:	0030      	movs	r0, r6
    19d2:	4b29      	ldr	r3, [pc, #164]	; (1a78 <_i2c_master_write_packet+0xe8>)
    19d4:	4798      	blx	r3
    19d6:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    19d8:	2800      	cmp	r0, #0
    19da:	d013      	beq.n	1a04 <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
    19dc:	9801      	ldr	r0, [sp, #4]
    19de:	b003      	add	sp, #12
    19e0:	bc3c      	pop	{r2, r3, r4, r5}
    19e2:	4690      	mov	r8, r2
    19e4:	4699      	mov	r9, r3
    19e6:	46a2      	mov	sl, r4
    19e8:	46ab      	mov	fp, r5
    19ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    19ec:	7ab9      	ldrb	r1, [r7, #10]
    19ee:	0030      	movs	r0, r6
    19f0:	4b22      	ldr	r3, [pc, #136]	; (1a7c <_i2c_master_write_packet+0xec>)
    19f2:	4798      	blx	r3
    19f4:	e7dc      	b.n	19b0 <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    19f6:	883b      	ldrh	r3, [r7, #0]
    19f8:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    19fa:	7a7a      	ldrb	r2, [r7, #9]
    19fc:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    19fe:	4313      	orrs	r3, r2
    1a00:	626b      	str	r3, [r5, #36]	; 0x24
    1a02:	e7e5      	b.n	19d0 <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
    1a04:	0030      	movs	r0, r6
    1a06:	4b1e      	ldr	r3, [pc, #120]	; (1a80 <_i2c_master_write_packet+0xf0>)
    1a08:	4798      	blx	r3
    1a0a:	1e03      	subs	r3, r0, #0
    1a0c:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
    1a0e:	d1e5      	bne.n	19dc <_i2c_master_write_packet+0x4c>
    1a10:	46a0      	mov	r8, r4
    1a12:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    1a14:	3320      	adds	r3, #32
    1a16:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
    1a18:	4b15      	ldr	r3, [pc, #84]	; (1a70 <_i2c_master_write_packet+0xe0>)
    1a1a:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
    1a1c:	4b16      	ldr	r3, [pc, #88]	; (1a78 <_i2c_master_write_packet+0xe8>)
    1a1e:	469a      	mov	sl, r3
		while (tmp_data_length--) {
    1a20:	4544      	cmp	r4, r8
    1a22:	d015      	beq.n	1a50 <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    1a24:	8b6b      	ldrh	r3, [r5, #26]
    1a26:	464a      	mov	r2, r9
    1a28:	4213      	tst	r3, r2
    1a2a:	d01d      	beq.n	1a68 <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
    1a2c:	0030      	movs	r0, r6
    1a2e:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    1a30:	687b      	ldr	r3, [r7, #4]
    1a32:	5d1a      	ldrb	r2, [r3, r4]
    1a34:	2328      	movs	r3, #40	; 0x28
    1a36:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
    1a38:	0030      	movs	r0, r6
    1a3a:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
    1a3c:	2800      	cmp	r0, #0
    1a3e:	d106      	bne.n	1a4e <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1a40:	8b6b      	ldrh	r3, [r5, #26]
    1a42:	3401      	adds	r4, #1
    1a44:	075b      	lsls	r3, r3, #29
    1a46:	d5eb      	bpl.n	1a20 <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
    1a48:	231e      	movs	r3, #30
    1a4a:	9301      	str	r3, [sp, #4]
    1a4c:	e000      	b.n	1a50 <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
    1a4e:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
    1a50:	7ab3      	ldrb	r3, [r6, #10]
    1a52:	2b00      	cmp	r3, #0
    1a54:	d0c2      	beq.n	19dc <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
    1a56:	0030      	movs	r0, r6
    1a58:	4b05      	ldr	r3, [pc, #20]	; (1a70 <_i2c_master_write_packet+0xe0>)
    1a5a:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1a5c:	686a      	ldr	r2, [r5, #4]
    1a5e:	23c0      	movs	r3, #192	; 0xc0
    1a60:	029b      	lsls	r3, r3, #10
    1a62:	4313      	orrs	r3, r2
    1a64:	606b      	str	r3, [r5, #4]
    1a66:	e7b9      	b.n	19dc <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
    1a68:	2341      	movs	r3, #65	; 0x41
    1a6a:	9301      	str	r3, [sp, #4]
    1a6c:	e7b6      	b.n	19dc <_i2c_master_write_packet+0x4c>
    1a6e:	46c0      	nop			; (mov r8, r8)
    1a70:	0000145d 	.word	0x0000145d
    1a74:	fffbffff 	.word	0xfffbffff
    1a78:	000017a5 	.word	0x000017a5
    1a7c:	000017d1 	.word	0x000017d1
    1a80:	00001775 	.word	0x00001775

00001a84 <i2c_master_read_packet_wait>:
{
    1a84:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
    1a86:	8b83      	ldrh	r3, [r0, #28]
    1a88:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    1a8a:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
    1a8c:	2b00      	cmp	r3, #0
    1a8e:	d001      	beq.n	1a94 <i2c_master_read_packet_wait+0x10>
}
    1a90:	0010      	movs	r0, r2
    1a92:	bd10      	pop	{r4, pc}
	module->send_stop = true;
    1a94:	3301      	adds	r3, #1
    1a96:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    1a98:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_read_packet(module, packet);
    1a9a:	4b02      	ldr	r3, [pc, #8]	; (1aa4 <i2c_master_read_packet_wait+0x20>)
    1a9c:	4798      	blx	r3
    1a9e:	0002      	movs	r2, r0
    1aa0:	e7f6      	b.n	1a90 <i2c_master_read_packet_wait+0xc>
    1aa2:	46c0      	nop			; (mov r8, r8)
    1aa4:	000017f1 	.word	0x000017f1

00001aa8 <i2c_master_write_packet_wait_no_stop>:
 *                                      more data
 */
enum status_code i2c_master_write_packet_wait_no_stop(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    1aa8:	b510      	push	{r4, lr}
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
    1aaa:	8b83      	ldrh	r3, [r0, #28]
    1aac:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    1aae:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
    1ab0:	2b00      	cmp	r3, #0
    1ab2:	d001      	beq.n	1ab8 <i2c_master_write_packet_wait_no_stop+0x10>

	module->send_stop = false;
	module->send_nack = true;

	return _i2c_master_write_packet(module, packet);
}
    1ab4:	0010      	movs	r0, r2
    1ab6:	bd10      	pop	{r4, pc}
	module->send_stop = false;
    1ab8:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    1aba:	3301      	adds	r3, #1
    1abc:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_write_packet(module, packet);
    1abe:	4b02      	ldr	r3, [pc, #8]	; (1ac8 <i2c_master_write_packet_wait_no_stop+0x20>)
    1ac0:	4798      	blx	r3
    1ac2:	0002      	movs	r2, r0
    1ac4:	e7f6      	b.n	1ab4 <i2c_master_write_packet_wait_no_stop+0xc>
    1ac6:	46c0      	nop			; (mov r8, r8)
    1ac8:	00001991 	.word	0x00001991

00001acc <_i2c_master_wait_for_sync>:
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    1acc:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    1ace:	2207      	movs	r2, #7
    1ad0:	69cb      	ldr	r3, [r1, #28]
	while (i2c_master_is_syncing(module)) {
    1ad2:	421a      	tst	r2, r3
    1ad4:	d1fc      	bne.n	1ad0 <_i2c_master_wait_for_sync+0x4>
}
    1ad6:	4770      	bx	lr

00001ad8 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
    1ad8:	b570      	push	{r4, r5, r6, lr}
    1ada:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1adc:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1ade:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
    1ae0:	8b45      	ldrh	r5, [r0, #26]
	buffer_index -= module->buffer_remaining;
    1ae2:	8b83      	ldrh	r3, [r0, #28]
    1ae4:	1aed      	subs	r5, r5, r3
    1ae6:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
    1ae8:	8b83      	ldrh	r3, [r0, #28]
    1aea:	3b01      	subs	r3, #1
    1aec:	b29b      	uxth	r3, r3
    1aee:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
    1af0:	0113      	lsls	r3, r2, #4
    1af2:	d51d      	bpl.n	1b30 <_i2c_master_read+0x58>
		if (module->send_nack && module->buffer_remaining == 1) {
    1af4:	7ac3      	ldrb	r3, [r0, #11]
    1af6:	2b00      	cmp	r3, #0
    1af8:	d003      	beq.n	1b02 <_i2c_master_read+0x2a>
    1afa:	8b83      	ldrh	r3, [r0, #28]
    1afc:	b29b      	uxth	r3, r3
    1afe:	2b01      	cmp	r3, #1
    1b00:	d010      	beq.n	1b24 <_i2c_master_read+0x4c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
		}
	}

	if (module->buffer_remaining == 0) {
    1b02:	8ba3      	ldrh	r3, [r4, #28]
    1b04:	b29b      	uxth	r3, r3
    1b06:	2b00      	cmp	r3, #0
    1b08:	d102      	bne.n	1b10 <_i2c_master_read+0x38>
		if (module->send_stop) {
    1b0a:	7aa3      	ldrb	r3, [r4, #10]
    1b0c:	2b00      	cmp	r3, #0
    1b0e:	d11c      	bne.n	1b4a <_i2c_master_read+0x72>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
    1b10:	0020      	movs	r0, r4
    1b12:	4b12      	ldr	r3, [pc, #72]	; (1b5c <_i2c_master_read+0x84>)
    1b14:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
    1b16:	6a23      	ldr	r3, [r4, #32]
    1b18:	195d      	adds	r5, r3, r5
    1b1a:	2328      	movs	r3, #40	; 0x28
    1b1c:	5cf3      	ldrb	r3, [r6, r3]
    1b1e:	b2db      	uxtb	r3, r3
    1b20:	702b      	strb	r3, [r5, #0]
}
    1b22:	bd70      	pop	{r4, r5, r6, pc}
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1b24:	6872      	ldr	r2, [r6, #4]
    1b26:	2380      	movs	r3, #128	; 0x80
    1b28:	02db      	lsls	r3, r3, #11
    1b2a:	4313      	orrs	r3, r2
    1b2c:	6073      	str	r3, [r6, #4]
    1b2e:	e7e8      	b.n	1b02 <_i2c_master_read+0x2a>
		if (module->send_nack && module->buffer_remaining == 0) {
    1b30:	7ac3      	ldrb	r3, [r0, #11]
    1b32:	2b00      	cmp	r3, #0
    1b34:	d0e5      	beq.n	1b02 <_i2c_master_read+0x2a>
    1b36:	8b83      	ldrh	r3, [r0, #28]
    1b38:	b29b      	uxth	r3, r3
    1b3a:	2b00      	cmp	r3, #0
    1b3c:	d1e1      	bne.n	1b02 <_i2c_master_read+0x2a>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1b3e:	6872      	ldr	r2, [r6, #4]
    1b40:	2380      	movs	r3, #128	; 0x80
    1b42:	02db      	lsls	r3, r3, #11
    1b44:	4313      	orrs	r3, r2
    1b46:	6073      	str	r3, [r6, #4]
    1b48:	e7db      	b.n	1b02 <_i2c_master_read+0x2a>
			_i2c_master_wait_for_sync(module);
    1b4a:	0020      	movs	r0, r4
    1b4c:	4b03      	ldr	r3, [pc, #12]	; (1b5c <_i2c_master_read+0x84>)
    1b4e:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1b50:	6872      	ldr	r2, [r6, #4]
    1b52:	23c0      	movs	r3, #192	; 0xc0
    1b54:	029b      	lsls	r3, r3, #10
    1b56:	4313      	orrs	r3, r2
    1b58:	6073      	str	r3, [r6, #4]
    1b5a:	e7d9      	b.n	1b10 <_i2c_master_read+0x38>
    1b5c:	00001acd 	.word	0x00001acd

00001b60 <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
    1b60:	b570      	push	{r4, r5, r6, lr}
    1b62:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1b64:	6805      	ldr	r5, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
    1b66:	8b6b      	ldrh	r3, [r5, #26]
    1b68:	075b      	lsls	r3, r3, #29
    1b6a:	d503      	bpl.n	1b74 <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
    1b6c:	221e      	movs	r2, #30
    1b6e:	2325      	movs	r3, #37	; 0x25
    1b70:	54c2      	strb	r2, [r0, r3]
	module->buffer_remaining--;

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
	i2c_module->DATA.reg = module->buffer[buffer_index];
}
    1b72:	bd70      	pop	{r4, r5, r6, pc}
	uint16_t buffer_index = module->buffer_length;
    1b74:	8b46      	ldrh	r6, [r0, #26]
	buffer_index -= module->buffer_remaining;
    1b76:	8b83      	ldrh	r3, [r0, #28]
    1b78:	1af6      	subs	r6, r6, r3
    1b7a:	b2b6      	uxth	r6, r6
	module->buffer_remaining--;
    1b7c:	8b83      	ldrh	r3, [r0, #28]
    1b7e:	3b01      	subs	r3, #1
    1b80:	b29b      	uxth	r3, r3
    1b82:	8383      	strh	r3, [r0, #28]
	_i2c_master_wait_for_sync(module);
    1b84:	4b04      	ldr	r3, [pc, #16]	; (1b98 <_i2c_master_write+0x38>)
    1b86:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
    1b88:	6a23      	ldr	r3, [r4, #32]
    1b8a:	199e      	adds	r6, r3, r6
    1b8c:	7833      	ldrb	r3, [r6, #0]
    1b8e:	b2db      	uxtb	r3, r3
    1b90:	2228      	movs	r2, #40	; 0x28
    1b92:	54ab      	strb	r3, [r5, r2]
    1b94:	e7ed      	b.n	1b72 <_i2c_master_write+0x12>
    1b96:	46c0      	nop			; (mov r8, r8)
    1b98:	00001acd 	.word	0x00001acd

00001b9c <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    1b9c:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
    1b9e:	0080      	lsls	r0, r0, #2
    1ba0:	4b75      	ldr	r3, [pc, #468]	; (1d78 <_i2c_master_interrupt_handler+0x1dc>)
    1ba2:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1ba4:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1ba6:	682b      	ldr	r3, [r5, #0]
    1ba8:	011b      	lsls	r3, r3, #4
    1baa:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    1bac:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
    1bae:	7e26      	ldrb	r6, [r4, #24]
    1bb0:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    1bb2:	8b63      	ldrh	r3, [r4, #26]
    1bb4:	b29b      	uxth	r3, r3
    1bb6:	2b00      	cmp	r3, #0
    1bb8:	d103      	bne.n	1bc2 <_i2c_master_interrupt_handler+0x26>
    1bba:	8ba3      	ldrh	r3, [r4, #28]
    1bbc:	b29b      	uxth	r3, r3
    1bbe:	2b00      	cmp	r3, #0
    1bc0:	d123      	bne.n	1c0a <_i2c_master_interrupt_handler+0x6e>
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1bc2:	8b63      	ldrh	r3, [r4, #26]
    1bc4:	b29b      	uxth	r3, r3
    1bc6:	2b00      	cmp	r3, #0
    1bc8:	d008      	beq.n	1bdc <_i2c_master_interrupt_handler+0x40>
    1bca:	8ba3      	ldrh	r3, [r4, #28]
    1bcc:	b29b      	uxth	r3, r3
    1bce:	2b00      	cmp	r3, #0
    1bd0:	d104      	bne.n	1bdc <_i2c_master_interrupt_handler+0x40>
			(module->status == STATUS_BUSY) &&
    1bd2:	3325      	adds	r3, #37	; 0x25
    1bd4:	5ce3      	ldrb	r3, [r4, r3]
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1bd6:	2b05      	cmp	r3, #5
    1bd8:	d100      	bne.n	1bdc <_i2c_master_interrupt_handler+0x40>
    1bda:	e06d      	b.n	1cb8 <_i2c_master_interrupt_handler+0x11c>
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    1bdc:	8b63      	ldrh	r3, [r4, #26]
    1bde:	b29b      	uxth	r3, r3
    1be0:	2b00      	cmp	r3, #0
    1be2:	d024      	beq.n	1c2e <_i2c_master_interrupt_handler+0x92>
    1be4:	8ba3      	ldrh	r3, [r4, #28]
    1be6:	b29b      	uxth	r3, r3
    1be8:	2b00      	cmp	r3, #0
    1bea:	d020      	beq.n	1c2e <_i2c_master_interrupt_handler+0x92>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    1bec:	8b6b      	ldrh	r3, [r5, #26]
    1bee:	069b      	lsls	r3, r3, #26
    1bf0:	d500      	bpl.n	1bf4 <_i2c_master_interrupt_handler+0x58>
    1bf2:	e081      	b.n	1cf8 <_i2c_master_interrupt_handler+0x15c>
    1bf4:	2a00      	cmp	r2, #0
    1bf6:	d004      	beq.n	1c02 <_i2c_master_interrupt_handler+0x66>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    1bf8:	8ba3      	ldrh	r3, [r4, #28]
    1bfa:	b29b      	uxth	r3, r3
    1bfc:	2b01      	cmp	r3, #1
    1bfe:	d100      	bne.n	1c02 <_i2c_master_interrupt_handler+0x66>
    1c00:	e07a      	b.n	1cf8 <_i2c_master_interrupt_handler+0x15c>
			module->status = STATUS_ERR_PACKET_COLLISION;
    1c02:	2241      	movs	r2, #65	; 0x41
    1c04:	2325      	movs	r3, #37	; 0x25
    1c06:	54e2      	strb	r2, [r4, r3]
    1c08:	e011      	b.n	1c2e <_i2c_master_interrupt_handler+0x92>
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
    1c0a:	7e2b      	ldrb	r3, [r5, #24]
    1c0c:	07db      	lsls	r3, r3, #31
    1c0e:	d507      	bpl.n	1c20 <_i2c_master_interrupt_handler+0x84>
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    1c10:	2301      	movs	r3, #1
    1c12:	762b      	strb	r3, [r5, #24]
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    1c14:	8b6b      	ldrh	r3, [r5, #26]
    1c16:	079b      	lsls	r3, r3, #30
    1c18:	d52e      	bpl.n	1c78 <_i2c_master_interrupt_handler+0xdc>
			module->status = STATUS_ERR_PACKET_COLLISION;
    1c1a:	2241      	movs	r2, #65	; 0x41
    1c1c:	2325      	movs	r3, #37	; 0x25
    1c1e:	54e2      	strb	r2, [r4, r3]
	module->buffer_length = module->buffer_remaining;
    1c20:	8ba3      	ldrh	r3, [r4, #28]
    1c22:	b29b      	uxth	r3, r3
    1c24:	8363      	strh	r3, [r4, #26]
	if (module->status == STATUS_BUSY) {
    1c26:	2325      	movs	r3, #37	; 0x25
    1c28:	5ce3      	ldrb	r3, [r4, r3]
    1c2a:	2b05      	cmp	r3, #5
    1c2c:	d038      	beq.n	1ca0 <_i2c_master_interrupt_handler+0x104>
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1c2e:	8b63      	ldrh	r3, [r4, #26]
    1c30:	b29b      	uxth	r3, r3
    1c32:	2b00      	cmp	r3, #0
    1c34:	d007      	beq.n	1c46 <_i2c_master_interrupt_handler+0xaa>
    1c36:	8ba3      	ldrh	r3, [r4, #28]
    1c38:	b29b      	uxth	r3, r3
    1c3a:	2b00      	cmp	r3, #0
    1c3c:	d103      	bne.n	1c46 <_i2c_master_interrupt_handler+0xaa>
			(module->status == STATUS_BUSY) &&
    1c3e:	3325      	adds	r3, #37	; 0x25
    1c40:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1c42:	2b05      	cmp	r3, #5
    1c44:	d064      	beq.n	1d10 <_i2c_master_interrupt_handler+0x174>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    1c46:	2325      	movs	r3, #37	; 0x25
    1c48:	5ce3      	ldrb	r3, [r4, r3]
    1c4a:	2b05      	cmp	r3, #5
    1c4c:	d013      	beq.n	1c76 <_i2c_master_interrupt_handler+0xda>
    1c4e:	2325      	movs	r3, #37	; 0x25
    1c50:	5ce3      	ldrb	r3, [r4, r3]
    1c52:	2b00      	cmp	r3, #0
    1c54:	d00f      	beq.n	1c76 <_i2c_master_interrupt_handler+0xda>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    1c56:	2303      	movs	r3, #3
    1c58:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    1c5a:	2300      	movs	r3, #0
    1c5c:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
    1c5e:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    1c60:	3325      	adds	r3, #37	; 0x25
    1c62:	5ce3      	ldrb	r3, [r4, r3]
    1c64:	2b41      	cmp	r3, #65	; 0x41
    1c66:	d003      	beq.n	1c70 <_i2c_master_interrupt_handler+0xd4>
    1c68:	7aa3      	ldrb	r3, [r4, #10]
    1c6a:	2b00      	cmp	r3, #0
    1c6c:	d000      	beq.n	1c70 <_i2c_master_interrupt_handler+0xd4>
    1c6e:	e075      	b.n	1d5c <_i2c_master_interrupt_handler+0x1c0>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    1c70:	0773      	lsls	r3, r6, #29
    1c72:	d500      	bpl.n	1c76 <_i2c_master_interrupt_handler+0xda>
    1c74:	e07b      	b.n	1d6e <_i2c_master_interrupt_handler+0x1d2>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
		}
	}
}
    1c76:	bd70      	pop	{r4, r5, r6, pc}
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1c78:	8b6b      	ldrh	r3, [r5, #26]
    1c7a:	075b      	lsls	r3, r3, #29
    1c7c:	d5d0      	bpl.n	1c20 <_i2c_master_interrupt_handler+0x84>
			module->status           = STATUS_ERR_BAD_ADDRESS;
    1c7e:	2218      	movs	r2, #24
    1c80:	2325      	movs	r3, #37	; 0x25
    1c82:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
    1c84:	2300      	movs	r3, #0
    1c86:	83a3      	strh	r3, [r4, #28]
			if (module->send_stop) {
    1c88:	7aa3      	ldrb	r3, [r4, #10]
    1c8a:	2b00      	cmp	r3, #0
    1c8c:	d0c8      	beq.n	1c20 <_i2c_master_interrupt_handler+0x84>
				_i2c_master_wait_for_sync(module);
    1c8e:	0020      	movs	r0, r4
    1c90:	4b3a      	ldr	r3, [pc, #232]	; (1d7c <_i2c_master_interrupt_handler+0x1e0>)
    1c92:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1c94:	686a      	ldr	r2, [r5, #4]
    1c96:	23c0      	movs	r3, #192	; 0xc0
    1c98:	029b      	lsls	r3, r3, #10
    1c9a:	4313      	orrs	r3, r2
    1c9c:	606b      	str	r3, [r5, #4]
    1c9e:	e7bf      	b.n	1c20 <_i2c_master_interrupt_handler+0x84>
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1ca0:	331f      	adds	r3, #31
    1ca2:	5ce3      	ldrb	r3, [r4, r3]
    1ca4:	2b00      	cmp	r3, #0
    1ca6:	d003      	beq.n	1cb0 <_i2c_master_interrupt_handler+0x114>
			_i2c_master_read(module);
    1ca8:	0020      	movs	r0, r4
    1caa:	4b35      	ldr	r3, [pc, #212]	; (1d80 <_i2c_master_interrupt_handler+0x1e4>)
    1cac:	4798      	blx	r3
    1cae:	e7be      	b.n	1c2e <_i2c_master_interrupt_handler+0x92>
			_i2c_master_write(module);
    1cb0:	0020      	movs	r0, r4
    1cb2:	4b34      	ldr	r3, [pc, #208]	; (1d84 <_i2c_master_interrupt_handler+0x1e8>)
    1cb4:	4798      	blx	r3
    1cb6:	e7ba      	b.n	1c2e <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1cb8:	331f      	adds	r3, #31
    1cba:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
    1cbc:	2b00      	cmp	r3, #0
    1cbe:	d000      	beq.n	1cc2 <_i2c_master_interrupt_handler+0x126>
    1cc0:	e78c      	b.n	1bdc <_i2c_master_interrupt_handler+0x40>
		i2c_module->INTENCLR.reg =
    1cc2:	3303      	adds	r3, #3
    1cc4:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
    1cc6:	2300      	movs	r3, #0
    1cc8:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    1cca:	3325      	adds	r3, #37	; 0x25
    1ccc:	2200      	movs	r2, #0
    1cce:	54e2      	strb	r2, [r4, r3]
		if (module->send_stop) {
    1cd0:	7aa3      	ldrb	r3, [r4, #10]
    1cd2:	2b00      	cmp	r3, #0
    1cd4:	d107      	bne.n	1ce6 <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    1cd6:	2301      	movs	r3, #1
    1cd8:	762b      	strb	r3, [r5, #24]
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    1cda:	07f3      	lsls	r3, r6, #31
    1cdc:	d5a7      	bpl.n	1c2e <_i2c_master_interrupt_handler+0x92>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1cde:	68e3      	ldr	r3, [r4, #12]
    1ce0:	0020      	movs	r0, r4
    1ce2:	4798      	blx	r3
    1ce4:	e7a3      	b.n	1c2e <_i2c_master_interrupt_handler+0x92>
			_i2c_master_wait_for_sync(module);
    1ce6:	0020      	movs	r0, r4
    1ce8:	4b24      	ldr	r3, [pc, #144]	; (1d7c <_i2c_master_interrupt_handler+0x1e0>)
    1cea:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1cec:	686a      	ldr	r2, [r5, #4]
    1cee:	23c0      	movs	r3, #192	; 0xc0
    1cf0:	029b      	lsls	r3, r3, #10
    1cf2:	4313      	orrs	r3, r2
    1cf4:	606b      	str	r3, [r5, #4]
    1cf6:	e7f0      	b.n	1cda <_i2c_master_interrupt_handler+0x13e>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1cf8:	2324      	movs	r3, #36	; 0x24
    1cfa:	5ce3      	ldrb	r3, [r4, r3]
    1cfc:	2b00      	cmp	r3, #0
    1cfe:	d103      	bne.n	1d08 <_i2c_master_interrupt_handler+0x16c>
			_i2c_master_write(module);
    1d00:	0020      	movs	r0, r4
    1d02:	4b20      	ldr	r3, [pc, #128]	; (1d84 <_i2c_master_interrupt_handler+0x1e8>)
    1d04:	4798      	blx	r3
    1d06:	e792      	b.n	1c2e <_i2c_master_interrupt_handler+0x92>
			_i2c_master_read(module);
    1d08:	0020      	movs	r0, r4
    1d0a:	4b1d      	ldr	r3, [pc, #116]	; (1d80 <_i2c_master_interrupt_handler+0x1e4>)
    1d0c:	4798      	blx	r3
    1d0e:	e78e      	b.n	1c2e <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    1d10:	331f      	adds	r3, #31
    1d12:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
    1d14:	2b01      	cmp	r3, #1
    1d16:	d196      	bne.n	1c46 <_i2c_master_interrupt_handler+0xaa>
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    1d18:	7e2b      	ldrb	r3, [r5, #24]
    1d1a:	079b      	lsls	r3, r3, #30
    1d1c:	d501      	bpl.n	1d22 <_i2c_master_interrupt_handler+0x186>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1d1e:	2302      	movs	r3, #2
    1d20:	762b      	strb	r3, [r5, #24]
		i2c_module->INTENCLR.reg =
    1d22:	2303      	movs	r3, #3
    1d24:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
    1d26:	2300      	movs	r3, #0
    1d28:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    1d2a:	3325      	adds	r3, #37	; 0x25
    1d2c:	2200      	movs	r2, #0
    1d2e:	54e2      	strb	r2, [r4, r3]
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    1d30:	07b3      	lsls	r3, r6, #30
    1d32:	d503      	bpl.n	1d3c <_i2c_master_interrupt_handler+0x1a0>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    1d34:	2324      	movs	r3, #36	; 0x24
    1d36:	5ce3      	ldrb	r3, [r4, r3]
    1d38:	2b01      	cmp	r3, #1
    1d3a:	d00b      	beq.n	1d54 <_i2c_master_interrupt_handler+0x1b8>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    1d3c:	07f3      	lsls	r3, r6, #31
    1d3e:	d400      	bmi.n	1d42 <_i2c_master_interrupt_handler+0x1a6>
    1d40:	e781      	b.n	1c46 <_i2c_master_interrupt_handler+0xaa>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1d42:	2324      	movs	r3, #36	; 0x24
    1d44:	5ce3      	ldrb	r3, [r4, r3]
    1d46:	2b00      	cmp	r3, #0
    1d48:	d000      	beq.n	1d4c <_i2c_master_interrupt_handler+0x1b0>
    1d4a:	e77c      	b.n	1c46 <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1d4c:	68e3      	ldr	r3, [r4, #12]
    1d4e:	0020      	movs	r0, r4
    1d50:	4798      	blx	r3
    1d52:	e778      	b.n	1c46 <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    1d54:	6923      	ldr	r3, [r4, #16]
    1d56:	0020      	movs	r0, r4
    1d58:	4798      	blx	r3
    1d5a:	e774      	b.n	1c46 <_i2c_master_interrupt_handler+0xaa>
			_i2c_master_wait_for_sync(module);
    1d5c:	0020      	movs	r0, r4
    1d5e:	4b07      	ldr	r3, [pc, #28]	; (1d7c <_i2c_master_interrupt_handler+0x1e0>)
    1d60:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    1d62:	686a      	ldr	r2, [r5, #4]
    1d64:	23e0      	movs	r3, #224	; 0xe0
    1d66:	02db      	lsls	r3, r3, #11
    1d68:	4313      	orrs	r3, r2
    1d6a:	606b      	str	r3, [r5, #4]
    1d6c:	e780      	b.n	1c70 <_i2c_master_interrupt_handler+0xd4>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    1d6e:	6963      	ldr	r3, [r4, #20]
    1d70:	0020      	movs	r0, r4
    1d72:	4798      	blx	r3
}
    1d74:	e77f      	b.n	1c76 <_i2c_master_interrupt_handler+0xda>
    1d76:	46c0      	nop			; (mov r8, r8)
    1d78:	200010c4 	.word	0x200010c4
    1d7c:	00001acd 	.word	0x00001acd
    1d80:	00001ad9 	.word	0x00001ad9
    1d84:	00001b61 	.word	0x00001b61

00001d88 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    1d88:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d8a:	46de      	mov	lr, fp
    1d8c:	4657      	mov	r7, sl
    1d8e:	464e      	mov	r6, r9
    1d90:	4645      	mov	r5, r8
    1d92:	b5e0      	push	{r5, r6, r7, lr}
    1d94:	b087      	sub	sp, #28
    1d96:	4680      	mov	r8, r0
    1d98:	9104      	str	r1, [sp, #16]
    1d9a:	0016      	movs	r6, r2
    1d9c:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1d9e:	2200      	movs	r2, #0
    1da0:	2300      	movs	r3, #0
    1da2:	2100      	movs	r1, #0
    1da4:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    1da6:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1da8:	2001      	movs	r0, #1
    1daa:	0021      	movs	r1, r4
    1dac:	9600      	str	r6, [sp, #0]
    1dae:	9701      	str	r7, [sp, #4]
    1db0:	465c      	mov	r4, fp
    1db2:	9403      	str	r4, [sp, #12]
    1db4:	4644      	mov	r4, r8
    1db6:	9405      	str	r4, [sp, #20]
    1db8:	e013      	b.n	1de2 <long_division+0x5a>
    1dba:	2420      	movs	r4, #32
    1dbc:	1a64      	subs	r4, r4, r1
    1dbe:	0005      	movs	r5, r0
    1dc0:	40e5      	lsrs	r5, r4
    1dc2:	46a8      	mov	r8, r5
    1dc4:	e014      	b.n	1df0 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    1dc6:	9c00      	ldr	r4, [sp, #0]
    1dc8:	9d01      	ldr	r5, [sp, #4]
    1dca:	1b12      	subs	r2, r2, r4
    1dcc:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    1dce:	465c      	mov	r4, fp
    1dd0:	464d      	mov	r5, r9
    1dd2:	432c      	orrs	r4, r5
    1dd4:	46a3      	mov	fp, r4
    1dd6:	9c03      	ldr	r4, [sp, #12]
    1dd8:	4645      	mov	r5, r8
    1dda:	432c      	orrs	r4, r5
    1ddc:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    1dde:	3901      	subs	r1, #1
    1de0:	d325      	bcc.n	1e2e <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    1de2:	2420      	movs	r4, #32
    1de4:	4264      	negs	r4, r4
    1de6:	190c      	adds	r4, r1, r4
    1de8:	d4e7      	bmi.n	1dba <long_division+0x32>
    1dea:	0005      	movs	r5, r0
    1dec:	40a5      	lsls	r5, r4
    1dee:	46a8      	mov	r8, r5
    1df0:	0004      	movs	r4, r0
    1df2:	408c      	lsls	r4, r1
    1df4:	46a1      	mov	r9, r4
		r = r << 1;
    1df6:	1892      	adds	r2, r2, r2
    1df8:	415b      	adcs	r3, r3
    1dfa:	0014      	movs	r4, r2
    1dfc:	001d      	movs	r5, r3
		if (n & bit_shift) {
    1dfe:	9e05      	ldr	r6, [sp, #20]
    1e00:	464f      	mov	r7, r9
    1e02:	403e      	ands	r6, r7
    1e04:	46b4      	mov	ip, r6
    1e06:	9e04      	ldr	r6, [sp, #16]
    1e08:	4647      	mov	r7, r8
    1e0a:	403e      	ands	r6, r7
    1e0c:	46b2      	mov	sl, r6
    1e0e:	4666      	mov	r6, ip
    1e10:	4657      	mov	r7, sl
    1e12:	433e      	orrs	r6, r7
    1e14:	d003      	beq.n	1e1e <long_division+0x96>
			r |= 0x01;
    1e16:	0006      	movs	r6, r0
    1e18:	4326      	orrs	r6, r4
    1e1a:	0032      	movs	r2, r6
    1e1c:	002b      	movs	r3, r5
		if (r >= d) {
    1e1e:	9c00      	ldr	r4, [sp, #0]
    1e20:	9d01      	ldr	r5, [sp, #4]
    1e22:	429d      	cmp	r5, r3
    1e24:	d8db      	bhi.n	1dde <long_division+0x56>
    1e26:	d1ce      	bne.n	1dc6 <long_division+0x3e>
    1e28:	4294      	cmp	r4, r2
    1e2a:	d8d8      	bhi.n	1dde <long_division+0x56>
    1e2c:	e7cb      	b.n	1dc6 <long_division+0x3e>
    1e2e:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    1e30:	4658      	mov	r0, fp
    1e32:	0019      	movs	r1, r3
    1e34:	b007      	add	sp, #28
    1e36:	bc3c      	pop	{r2, r3, r4, r5}
    1e38:	4690      	mov	r8, r2
    1e3a:	4699      	mov	r9, r3
    1e3c:	46a2      	mov	sl, r4
    1e3e:	46ab      	mov	fp, r5
    1e40:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001e42 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1e42:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1e44:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1e46:	2340      	movs	r3, #64	; 0x40
    1e48:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    1e4a:	4281      	cmp	r1, r0
    1e4c:	d202      	bcs.n	1e54 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    1e4e:	0018      	movs	r0, r3
    1e50:	bd10      	pop	{r4, pc}
		baud_calculated++;
    1e52:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    1e54:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    1e56:	1c63      	adds	r3, r4, #1
    1e58:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    1e5a:	4288      	cmp	r0, r1
    1e5c:	d9f9      	bls.n	1e52 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1e5e:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    1e60:	2cff      	cmp	r4, #255	; 0xff
    1e62:	d8f4      	bhi.n	1e4e <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    1e64:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1e66:	2300      	movs	r3, #0
    1e68:	e7f1      	b.n	1e4e <_sercom_get_sync_baud_val+0xc>
	...

00001e6c <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e6e:	b083      	sub	sp, #12
    1e70:	000f      	movs	r7, r1
    1e72:	0016      	movs	r6, r2
    1e74:	aa08      	add	r2, sp, #32
    1e76:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1e78:	0004      	movs	r4, r0
    1e7a:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1e7c:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    1e7e:	42bc      	cmp	r4, r7
    1e80:	d902      	bls.n	1e88 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    1e82:	0010      	movs	r0, r2
    1e84:	b003      	add	sp, #12
    1e86:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1e88:	2b00      	cmp	r3, #0
    1e8a:	d114      	bne.n	1eb6 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1e8c:	0002      	movs	r2, r0
    1e8e:	0008      	movs	r0, r1
    1e90:	2100      	movs	r1, #0
    1e92:	4c19      	ldr	r4, [pc, #100]	; (1ef8 <_sercom_get_async_baud_val+0x8c>)
    1e94:	47a0      	blx	r4
    1e96:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    1e98:	003a      	movs	r2, r7
    1e9a:	2300      	movs	r3, #0
    1e9c:	2000      	movs	r0, #0
    1e9e:	4c17      	ldr	r4, [pc, #92]	; (1efc <_sercom_get_async_baud_val+0x90>)
    1ea0:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    1ea2:	2200      	movs	r2, #0
    1ea4:	2301      	movs	r3, #1
    1ea6:	1a12      	subs	r2, r2, r0
    1ea8:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    1eaa:	0c12      	lsrs	r2, r2, #16
    1eac:	041b      	lsls	r3, r3, #16
    1eae:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    1eb0:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    1eb2:	2200      	movs	r2, #0
    1eb4:	e7e5      	b.n	1e82 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    1eb6:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1eb8:	2b01      	cmp	r3, #1
    1eba:	d1f9      	bne.n	1eb0 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    1ebc:	000a      	movs	r2, r1
    1ebe:	2300      	movs	r3, #0
    1ec0:	2100      	movs	r1, #0
    1ec2:	4c0d      	ldr	r4, [pc, #52]	; (1ef8 <_sercom_get_async_baud_val+0x8c>)
    1ec4:	47a0      	blx	r4
    1ec6:	0002      	movs	r2, r0
    1ec8:	000b      	movs	r3, r1
    1eca:	9200      	str	r2, [sp, #0]
    1ecc:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    1ece:	0038      	movs	r0, r7
    1ed0:	2100      	movs	r1, #0
    1ed2:	4c0a      	ldr	r4, [pc, #40]	; (1efc <_sercom_get_async_baud_val+0x90>)
    1ed4:	47a0      	blx	r4
    1ed6:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    1ed8:	2380      	movs	r3, #128	; 0x80
    1eda:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1edc:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    1ede:	4298      	cmp	r0, r3
    1ee0:	d8cf      	bhi.n	1e82 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    1ee2:	0f79      	lsrs	r1, r7, #29
    1ee4:	00f8      	lsls	r0, r7, #3
    1ee6:	9a00      	ldr	r2, [sp, #0]
    1ee8:	9b01      	ldr	r3, [sp, #4]
    1eea:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    1eec:	00ea      	lsls	r2, r5, #3
    1eee:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    1ef0:	b2d2      	uxtb	r2, r2
    1ef2:	0352      	lsls	r2, r2, #13
    1ef4:	432a      	orrs	r2, r5
    1ef6:	e7db      	b.n	1eb0 <_sercom_get_async_baud_val+0x44>
    1ef8:	00012e35 	.word	0x00012e35
    1efc:	00001d89 	.word	0x00001d89

00001f00 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1f00:	b510      	push	{r4, lr}
    1f02:	b082      	sub	sp, #8
    1f04:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1f06:	4b0e      	ldr	r3, [pc, #56]	; (1f40 <sercom_set_gclk_generator+0x40>)
    1f08:	781b      	ldrb	r3, [r3, #0]
    1f0a:	2b00      	cmp	r3, #0
    1f0c:	d007      	beq.n	1f1e <sercom_set_gclk_generator+0x1e>
    1f0e:	2900      	cmp	r1, #0
    1f10:	d105      	bne.n	1f1e <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    1f12:	4b0b      	ldr	r3, [pc, #44]	; (1f40 <sercom_set_gclk_generator+0x40>)
    1f14:	785b      	ldrb	r3, [r3, #1]
    1f16:	4283      	cmp	r3, r0
    1f18:	d010      	beq.n	1f3c <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1f1a:	201d      	movs	r0, #29
    1f1c:	e00c      	b.n	1f38 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    1f1e:	a901      	add	r1, sp, #4
    1f20:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1f22:	2011      	movs	r0, #17
    1f24:	4b07      	ldr	r3, [pc, #28]	; (1f44 <sercom_set_gclk_generator+0x44>)
    1f26:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1f28:	2011      	movs	r0, #17
    1f2a:	4b07      	ldr	r3, [pc, #28]	; (1f48 <sercom_set_gclk_generator+0x48>)
    1f2c:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    1f2e:	4b04      	ldr	r3, [pc, #16]	; (1f40 <sercom_set_gclk_generator+0x40>)
    1f30:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1f32:	2201      	movs	r2, #1
    1f34:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    1f36:	2000      	movs	r0, #0
}
    1f38:	b002      	add	sp, #8
    1f3a:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    1f3c:	2000      	movs	r0, #0
    1f3e:	e7fb      	b.n	1f38 <sercom_set_gclk_generator+0x38>
    1f40:	20000a3c 	.word	0x20000a3c
    1f44:	000032fd 	.word	0x000032fd
    1f48:	0000328d 	.word	0x0000328d

00001f4c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1f4c:	4b3c      	ldr	r3, [pc, #240]	; (2040 <STACK_SIZE+0x40>)
    1f4e:	4298      	cmp	r0, r3
    1f50:	d032      	beq.n	1fb8 <_sercom_get_default_pad+0x6c>
    1f52:	d90a      	bls.n	1f6a <_sercom_get_default_pad+0x1e>
    1f54:	4b3b      	ldr	r3, [pc, #236]	; (2044 <STACK_SIZE+0x44>)
    1f56:	4298      	cmp	r0, r3
    1f58:	d04e      	beq.n	1ff8 <_sercom_get_default_pad+0xac>
    1f5a:	4b3b      	ldr	r3, [pc, #236]	; (2048 <STACK_SIZE+0x48>)
    1f5c:	4298      	cmp	r0, r3
    1f5e:	d055      	beq.n	200c <STACK_SIZE+0xc>
    1f60:	4b3a      	ldr	r3, [pc, #232]	; (204c <STACK_SIZE+0x4c>)
    1f62:	4298      	cmp	r0, r3
    1f64:	d038      	beq.n	1fd8 <_sercom_get_default_pad+0x8c>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    1f66:	2000      	movs	r0, #0
}
    1f68:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    1f6a:	2384      	movs	r3, #132	; 0x84
    1f6c:	05db      	lsls	r3, r3, #23
    1f6e:	4298      	cmp	r0, r3
    1f70:	d00c      	beq.n	1f8c <_sercom_get_default_pad+0x40>
    1f72:	4b37      	ldr	r3, [pc, #220]	; (2050 <STACK_SIZE+0x50>)
    1f74:	4298      	cmp	r0, r3
    1f76:	d1f6      	bne.n	1f66 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f78:	2901      	cmp	r1, #1
    1f7a:	d017      	beq.n	1fac <_sercom_get_default_pad+0x60>
    1f7c:	2900      	cmp	r1, #0
    1f7e:	d057      	beq.n	2030 <STACK_SIZE+0x30>
    1f80:	2902      	cmp	r1, #2
    1f82:	d015      	beq.n	1fb0 <_sercom_get_default_pad+0x64>
    1f84:	2903      	cmp	r1, #3
    1f86:	d015      	beq.n	1fb4 <_sercom_get_default_pad+0x68>
	return 0;
    1f88:	2000      	movs	r0, #0
    1f8a:	e7ed      	b.n	1f68 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f8c:	2901      	cmp	r1, #1
    1f8e:	d007      	beq.n	1fa0 <_sercom_get_default_pad+0x54>
    1f90:	2900      	cmp	r1, #0
    1f92:	d04b      	beq.n	202c <STACK_SIZE+0x2c>
    1f94:	2902      	cmp	r1, #2
    1f96:	d005      	beq.n	1fa4 <_sercom_get_default_pad+0x58>
    1f98:	2903      	cmp	r1, #3
    1f9a:	d005      	beq.n	1fa8 <_sercom_get_default_pad+0x5c>
	return 0;
    1f9c:	2000      	movs	r0, #0
    1f9e:	e7e3      	b.n	1f68 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1fa0:	482c      	ldr	r0, [pc, #176]	; (2054 <STACK_SIZE+0x54>)
    1fa2:	e7e1      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    1fa4:	482c      	ldr	r0, [pc, #176]	; (2058 <STACK_SIZE+0x58>)
    1fa6:	e7df      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    1fa8:	482c      	ldr	r0, [pc, #176]	; (205c <STACK_SIZE+0x5c>)
    1faa:	e7dd      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    1fac:	482c      	ldr	r0, [pc, #176]	; (2060 <STACK_SIZE+0x60>)
    1fae:	e7db      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    1fb0:	482c      	ldr	r0, [pc, #176]	; (2064 <STACK_SIZE+0x64>)
    1fb2:	e7d9      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    1fb4:	482c      	ldr	r0, [pc, #176]	; (2068 <STACK_SIZE+0x68>)
    1fb6:	e7d7      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    1fb8:	2901      	cmp	r1, #1
    1fba:	d007      	beq.n	1fcc <_sercom_get_default_pad+0x80>
    1fbc:	2900      	cmp	r1, #0
    1fbe:	d039      	beq.n	2034 <STACK_SIZE+0x34>
    1fc0:	2902      	cmp	r1, #2
    1fc2:	d005      	beq.n	1fd0 <_sercom_get_default_pad+0x84>
    1fc4:	2903      	cmp	r1, #3
    1fc6:	d005      	beq.n	1fd4 <_sercom_get_default_pad+0x88>
	return 0;
    1fc8:	2000      	movs	r0, #0
    1fca:	e7cd      	b.n	1f68 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1fcc:	4827      	ldr	r0, [pc, #156]	; (206c <STACK_SIZE+0x6c>)
    1fce:	e7cb      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    1fd0:	4827      	ldr	r0, [pc, #156]	; (2070 <STACK_SIZE+0x70>)
    1fd2:	e7c9      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    1fd4:	4827      	ldr	r0, [pc, #156]	; (2074 <STACK_SIZE+0x74>)
    1fd6:	e7c7      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    1fd8:	2901      	cmp	r1, #1
    1fda:	d007      	beq.n	1fec <_sercom_get_default_pad+0xa0>
    1fdc:	2900      	cmp	r1, #0
    1fde:	d02b      	beq.n	2038 <STACK_SIZE+0x38>
    1fe0:	2902      	cmp	r1, #2
    1fe2:	d005      	beq.n	1ff0 <_sercom_get_default_pad+0xa4>
    1fe4:	2903      	cmp	r1, #3
    1fe6:	d005      	beq.n	1ff4 <_sercom_get_default_pad+0xa8>
	return 0;
    1fe8:	2000      	movs	r0, #0
    1fea:	e7bd      	b.n	1f68 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1fec:	4822      	ldr	r0, [pc, #136]	; (2078 <STACK_SIZE+0x78>)
    1fee:	e7bb      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    1ff0:	4822      	ldr	r0, [pc, #136]	; (207c <STACK_SIZE+0x7c>)
    1ff2:	e7b9      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    1ff4:	4822      	ldr	r0, [pc, #136]	; (2080 <STACK_SIZE+0x80>)
    1ff6:	e7b7      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    1ff8:	2902      	cmp	r1, #2
    1ffa:	d003      	beq.n	2004 <STACK_SIZE+0x4>
    1ffc:	2903      	cmp	r1, #3
    1ffe:	d003      	beq.n	2008 <STACK_SIZE+0x8>
    2000:	2000      	movs	r0, #0
    2002:	e7b1      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    2004:	481f      	ldr	r0, [pc, #124]	; (2084 <STACK_SIZE+0x84>)
    2006:	e7af      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    2008:	481f      	ldr	r0, [pc, #124]	; (2088 <STACK_SIZE+0x88>)
    200a:	e7ad      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    200c:	2901      	cmp	r1, #1
    200e:	d007      	beq.n	2020 <STACK_SIZE+0x20>
    2010:	2900      	cmp	r1, #0
    2012:	d013      	beq.n	203c <STACK_SIZE+0x3c>
    2014:	2902      	cmp	r1, #2
    2016:	d005      	beq.n	2024 <STACK_SIZE+0x24>
    2018:	2903      	cmp	r1, #3
    201a:	d005      	beq.n	2028 <STACK_SIZE+0x28>
	return 0;
    201c:	2000      	movs	r0, #0
    201e:	e7a3      	b.n	1f68 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2020:	481a      	ldr	r0, [pc, #104]	; (208c <STACK_SIZE+0x8c>)
    2022:	e7a1      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    2024:	481a      	ldr	r0, [pc, #104]	; (2090 <STACK_SIZE+0x90>)
    2026:	e79f      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    2028:	481a      	ldr	r0, [pc, #104]	; (2094 <STACK_SIZE+0x94>)
    202a:	e79d      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    202c:	481a      	ldr	r0, [pc, #104]	; (2098 <STACK_SIZE+0x98>)
    202e:	e79b      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    2030:	2003      	movs	r0, #3
    2032:	e799      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    2034:	4819      	ldr	r0, [pc, #100]	; (209c <STACK_SIZE+0x9c>)
    2036:	e797      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    2038:	4819      	ldr	r0, [pc, #100]	; (20a0 <STACK_SIZE+0xa0>)
    203a:	e795      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    203c:	4819      	ldr	r0, [pc, #100]	; (20a4 <STACK_SIZE+0xa4>)
    203e:	e793      	b.n	1f68 <_sercom_get_default_pad+0x1c>
    2040:	42000800 	.word	0x42000800
    2044:	42001000 	.word	0x42001000
    2048:	43000400 	.word	0x43000400
    204c:	42000c00 	.word	0x42000c00
    2050:	42000400 	.word	0x42000400
    2054:	00050003 	.word	0x00050003
    2058:	00060003 	.word	0x00060003
    205c:	00070003 	.word	0x00070003
    2060:	00010003 	.word	0x00010003
    2064:	001e0003 	.word	0x001e0003
    2068:	001f0003 	.word	0x001f0003
    206c:	00090003 	.word	0x00090003
    2070:	000a0003 	.word	0x000a0003
    2074:	000b0003 	.word	0x000b0003
    2078:	00110003 	.word	0x00110003
    207c:	00120003 	.word	0x00120003
    2080:	00130003 	.word	0x00130003
    2084:	000e0003 	.word	0x000e0003
    2088:	000f0003 	.word	0x000f0003
    208c:	00170003 	.word	0x00170003
    2090:	00180003 	.word	0x00180003
    2094:	00190003 	.word	0x00190003
    2098:	00040003 	.word	0x00040003
    209c:	00080003 	.word	0x00080003
    20a0:	00100003 	.word	0x00100003
    20a4:	00160003 	.word	0x00160003

000020a8 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    20a8:	b530      	push	{r4, r5, lr}
    20aa:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    20ac:	4b0b      	ldr	r3, [pc, #44]	; (20dc <_sercom_get_sercom_inst_index+0x34>)
    20ae:	466a      	mov	r2, sp
    20b0:	cb32      	ldmia	r3!, {r1, r4, r5}
    20b2:	c232      	stmia	r2!, {r1, r4, r5}
    20b4:	cb32      	ldmia	r3!, {r1, r4, r5}
    20b6:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    20b8:	9b00      	ldr	r3, [sp, #0]
    20ba:	4283      	cmp	r3, r0
    20bc:	d00b      	beq.n	20d6 <_sercom_get_sercom_inst_index+0x2e>
    20be:	2301      	movs	r3, #1
    20c0:	009a      	lsls	r2, r3, #2
    20c2:	4669      	mov	r1, sp
    20c4:	5852      	ldr	r2, [r2, r1]
    20c6:	4282      	cmp	r2, r0
    20c8:	d006      	beq.n	20d8 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    20ca:	3301      	adds	r3, #1
    20cc:	2b06      	cmp	r3, #6
    20ce:	d1f7      	bne.n	20c0 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    20d0:	2000      	movs	r0, #0
}
    20d2:	b007      	add	sp, #28
    20d4:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    20d6:	2300      	movs	r3, #0
			return i;
    20d8:	b2d8      	uxtb	r0, r3
    20da:	e7fa      	b.n	20d2 <_sercom_get_sercom_inst_index+0x2a>
    20dc:	0001c540 	.word	0x0001c540

000020e0 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    20e0:	4770      	bx	lr
	...

000020e4 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    20e4:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    20e6:	4b0a      	ldr	r3, [pc, #40]	; (2110 <_sercom_set_handler+0x2c>)
    20e8:	781b      	ldrb	r3, [r3, #0]
    20ea:	2b00      	cmp	r3, #0
    20ec:	d10c      	bne.n	2108 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    20ee:	4f09      	ldr	r7, [pc, #36]	; (2114 <_sercom_set_handler+0x30>)
    20f0:	4e09      	ldr	r6, [pc, #36]	; (2118 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    20f2:	4d0a      	ldr	r5, [pc, #40]	; (211c <_sercom_set_handler+0x38>)
    20f4:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    20f6:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    20f8:	195a      	adds	r2, r3, r5
    20fa:	6014      	str	r4, [r2, #0]
    20fc:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    20fe:	2b18      	cmp	r3, #24
    2100:	d1f9      	bne.n	20f6 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    2102:	2201      	movs	r2, #1
    2104:	4b02      	ldr	r3, [pc, #8]	; (2110 <_sercom_set_handler+0x2c>)
    2106:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    2108:	0080      	lsls	r0, r0, #2
    210a:	4b02      	ldr	r3, [pc, #8]	; (2114 <_sercom_set_handler+0x30>)
    210c:	50c1      	str	r1, [r0, r3]
}
    210e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2110:	20000a3e 	.word	0x20000a3e
    2114:	20000a40 	.word	0x20000a40
    2118:	000020e1 	.word	0x000020e1
    211c:	200010c4 	.word	0x200010c4

00002120 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    2120:	b500      	push	{lr}
    2122:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    2124:	2308      	movs	r3, #8
    2126:	466a      	mov	r2, sp
    2128:	7013      	strb	r3, [r2, #0]
    212a:	3301      	adds	r3, #1
    212c:	7053      	strb	r3, [r2, #1]
    212e:	3301      	adds	r3, #1
    2130:	7093      	strb	r3, [r2, #2]
    2132:	3301      	adds	r3, #1
    2134:	70d3      	strb	r3, [r2, #3]
    2136:	3301      	adds	r3, #1
    2138:	7113      	strb	r3, [r2, #4]
    213a:	3301      	adds	r3, #1
    213c:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    213e:	4b03      	ldr	r3, [pc, #12]	; (214c <_sercom_get_interrupt_vector+0x2c>)
    2140:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    2142:	466b      	mov	r3, sp
    2144:	5618      	ldrsb	r0, [r3, r0]
}
    2146:	b003      	add	sp, #12
    2148:	bd00      	pop	{pc}
    214a:	46c0      	nop			; (mov r8, r8)
    214c:	000020a9 	.word	0x000020a9

00002150 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    2150:	b510      	push	{r4, lr}
    2152:	4b02      	ldr	r3, [pc, #8]	; (215c <SERCOM0_Handler+0xc>)
    2154:	681b      	ldr	r3, [r3, #0]
    2156:	2000      	movs	r0, #0
    2158:	4798      	blx	r3
    215a:	bd10      	pop	{r4, pc}
    215c:	20000a40 	.word	0x20000a40

00002160 <SERCOM1_Handler>:
    2160:	b510      	push	{r4, lr}
    2162:	4b02      	ldr	r3, [pc, #8]	; (216c <SERCOM1_Handler+0xc>)
    2164:	685b      	ldr	r3, [r3, #4]
    2166:	2001      	movs	r0, #1
    2168:	4798      	blx	r3
    216a:	bd10      	pop	{r4, pc}
    216c:	20000a40 	.word	0x20000a40

00002170 <SERCOM2_Handler>:
    2170:	b510      	push	{r4, lr}
    2172:	4b02      	ldr	r3, [pc, #8]	; (217c <SERCOM2_Handler+0xc>)
    2174:	689b      	ldr	r3, [r3, #8]
    2176:	2002      	movs	r0, #2
    2178:	4798      	blx	r3
    217a:	bd10      	pop	{r4, pc}
    217c:	20000a40 	.word	0x20000a40

00002180 <SERCOM3_Handler>:
    2180:	b510      	push	{r4, lr}
    2182:	4b02      	ldr	r3, [pc, #8]	; (218c <SERCOM3_Handler+0xc>)
    2184:	68db      	ldr	r3, [r3, #12]
    2186:	2003      	movs	r0, #3
    2188:	4798      	blx	r3
    218a:	bd10      	pop	{r4, pc}
    218c:	20000a40 	.word	0x20000a40

00002190 <SERCOM4_Handler>:
    2190:	b510      	push	{r4, lr}
    2192:	4b02      	ldr	r3, [pc, #8]	; (219c <SERCOM4_Handler+0xc>)
    2194:	691b      	ldr	r3, [r3, #16]
    2196:	2004      	movs	r0, #4
    2198:	4798      	blx	r3
    219a:	bd10      	pop	{r4, pc}
    219c:	20000a40 	.word	0x20000a40

000021a0 <SERCOM5_Handler>:
    21a0:	b510      	push	{r4, lr}
    21a2:	4b02      	ldr	r3, [pc, #8]	; (21ac <SERCOM5_Handler+0xc>)
    21a4:	695b      	ldr	r3, [r3, #20]
    21a6:	2005      	movs	r0, #5
    21a8:	4798      	blx	r3
    21aa:	bd10      	pop	{r4, pc}
    21ac:	20000a40 	.word	0x20000a40

000021b0 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    21b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    21b2:	46d6      	mov	lr, sl
    21b4:	464f      	mov	r7, r9
    21b6:	4646      	mov	r6, r8
    21b8:	b5c0      	push	{r6, r7, lr}
    21ba:	b08a      	sub	sp, #40	; 0x28
    21bc:	0006      	movs	r6, r0
    21be:	000f      	movs	r7, r1
    21c0:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    21c2:	6031      	str	r1, [r6, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    21c4:	680b      	ldr	r3, [r1, #0]
    21c6:	079b      	lsls	r3, r3, #30
    21c8:	d40a      	bmi.n	21e0 <spi_init+0x30>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    21ca:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    21cc:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    21ce:	07db      	lsls	r3, r3, #31
    21d0:	d400      	bmi.n	21d4 <spi_init+0x24>
    21d2:	e097      	b.n	2304 <spi_init+0x154>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    21d4:	b00a      	add	sp, #40	; 0x28
    21d6:	bc1c      	pop	{r2, r3, r4}
    21d8:	4690      	mov	r8, r2
    21da:	4699      	mov	r9, r3
    21dc:	46a2      	mov	sl, r4
    21de:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
    21e0:	6a93      	ldr	r3, [r2, #40]	; 0x28
    21e2:	9305      	str	r3, [sp, #20]
    21e4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    21e6:	9306      	str	r3, [sp, #24]
    21e8:	6b13      	ldr	r3, [r2, #48]	; 0x30
    21ea:	9307      	str	r3, [sp, #28]
    21ec:	6b53      	ldr	r3, [r2, #52]	; 0x34
    21ee:	9308      	str	r3, [sp, #32]
    21f0:	2500      	movs	r5, #0
    21f2:	e00a      	b.n	220a <spi_init+0x5a>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    21f4:	0038      	movs	r0, r7
    21f6:	4b9a      	ldr	r3, [pc, #616]	; (2460 <spi_init+0x2b0>)
    21f8:	4798      	blx	r3
    21fa:	e00e      	b.n	221a <spi_init+0x6a>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    21fc:	230f      	movs	r3, #15
    21fe:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
    2200:	4581      	cmp	r9, r0
    2202:	d130      	bne.n	2266 <spi_init+0xb6>
    2204:	3501      	adds	r5, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    2206:	2d04      	cmp	r5, #4
    2208:	d031      	beq.n	226e <spi_init+0xbe>
    220a:	b2e9      	uxtb	r1, r5
		uint32_t current_pinmux = pad_pinmuxes[pad];
    220c:	00ab      	lsls	r3, r5, #2
    220e:	aa02      	add	r2, sp, #8
    2210:	200c      	movs	r0, #12
    2212:	1812      	adds	r2, r2, r0
    2214:	58d0      	ldr	r0, [r2, r3]
		if (current_pinmux == PINMUX_DEFAULT) {
    2216:	2800      	cmp	r0, #0
    2218:	d0ec      	beq.n	21f4 <spi_init+0x44>
		if (current_pinmux == PINMUX_UNUSED) {
    221a:	1c43      	adds	r3, r0, #1
    221c:	d0f2      	beq.n	2204 <spi_init+0x54>
		if ((current_pinmux & 0xFFFF) !=
    221e:	0401      	lsls	r1, r0, #16
    2220:	0c0b      	lsrs	r3, r1, #16
    2222:	4699      	mov	r9, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    2224:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
    2226:	b2c3      	uxtb	r3, r0
    2228:	469c      	mov	ip, r3
		return NULL;
    222a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    222c:	0602      	lsls	r2, r0, #24
    222e:	d405      	bmi.n	223c <spi_init+0x8c>
		return &(ports[port_index]->Group[group_index]);
    2230:	4663      	mov	r3, ip
    2232:	095b      	lsrs	r3, r3, #5
    2234:	01db      	lsls	r3, r3, #7
    2236:	4a8b      	ldr	r2, [pc, #556]	; (2464 <spi_init+0x2b4>)
    2238:	4690      	mov	r8, r2
    223a:	4443      	add	r3, r8
	uint32_t pin_index = (gpio_pin % 32);
    223c:	221f      	movs	r2, #31
    223e:	4660      	mov	r0, ip
    2240:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    2242:	1898      	adds	r0, r3, r2
    2244:	3040      	adds	r0, #64	; 0x40
    2246:	7800      	ldrb	r0, [r0, #0]
    2248:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    224a:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    224c:	4651      	mov	r1, sl
    224e:	07c9      	lsls	r1, r1, #31
    2250:	d5d6      	bpl.n	2200 <spi_init+0x50>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    2252:	0852      	lsrs	r2, r2, #1
    2254:	189b      	adds	r3, r3, r2
    2256:	3330      	adds	r3, #48	; 0x30
    2258:	7818      	ldrb	r0, [r3, #0]
    225a:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
    225c:	4663      	mov	r3, ip
    225e:	07db      	lsls	r3, r3, #31
    2260:	d5cc      	bpl.n	21fc <spi_init+0x4c>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    2262:	0900      	lsrs	r0, r0, #4
    2264:	e7cc      	b.n	2200 <spi_init+0x50>
			module->hw = NULL;
    2266:	2300      	movs	r3, #0
    2268:	6033      	str	r3, [r6, #0]
			return STATUS_ERR_DENIED;
    226a:	201c      	movs	r0, #28
    226c:	e7b2      	b.n	21d4 <spi_init+0x24>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    226e:	2011      	movs	r0, #17
    2270:	4b7d      	ldr	r3, [pc, #500]	; (2468 <spi_init+0x2b8>)
    2272:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    2274:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
    2276:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
    2278:	2a01      	cmp	r2, #1
    227a:	d026      	beq.n	22ca <spi_init+0x11a>
	ctrla |= config->mux_setting;
    227c:	6863      	ldr	r3, [r4, #4]
    227e:	68a2      	ldr	r2, [r4, #8]
    2280:	4313      	orrs	r3, r2
    2282:	68e2      	ldr	r2, [r4, #12]
    2284:	4313      	orrs	r3, r2
    2286:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
    2288:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
    228a:	7c61      	ldrb	r1, [r4, #17]
    228c:	2900      	cmp	r1, #0
    228e:	d001      	beq.n	2294 <spi_init+0xe4>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    2290:	2180      	movs	r1, #128	; 0x80
    2292:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    2294:	7ca1      	ldrb	r1, [r4, #18]
    2296:	2900      	cmp	r1, #0
    2298:	d002      	beq.n	22a0 <spi_init+0xf0>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    229a:	2180      	movs	r1, #128	; 0x80
    229c:	0289      	lsls	r1, r1, #10
    229e:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    22a0:	7ce1      	ldrb	r1, [r4, #19]
    22a2:	2900      	cmp	r1, #0
    22a4:	d002      	beq.n	22ac <spi_init+0xfc>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    22a6:	2180      	movs	r1, #128	; 0x80
    22a8:	0089      	lsls	r1, r1, #2
    22aa:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    22ac:	7d21      	ldrb	r1, [r4, #20]
    22ae:	2900      	cmp	r1, #0
    22b0:	d002      	beq.n	22b8 <spi_init+0x108>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    22b2:	2180      	movs	r1, #128	; 0x80
    22b4:	0189      	lsls	r1, r1, #6
    22b6:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
    22b8:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    22ba:	2002      	movs	r0, #2
    22bc:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
    22be:	428b      	cmp	r3, r1
    22c0:	d017      	beq.n	22f2 <spi_init+0x142>
	module->hw = NULL;
    22c2:	2300      	movs	r3, #0
    22c4:	6033      	str	r3, [r6, #0]
	return STATUS_ERR_DENIED;
    22c6:	201c      	movs	r0, #28
    22c8:	e784      	b.n	21d4 <spi_init+0x24>
		enum status_code error_code = _sercom_get_sync_baud_val(
    22ca:	aa04      	add	r2, sp, #16
    22cc:	0001      	movs	r1, r0
    22ce:	69a0      	ldr	r0, [r4, #24]
    22d0:	4b66      	ldr	r3, [pc, #408]	; (246c <spi_init+0x2bc>)
    22d2:	4798      	blx	r3
    22d4:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    22d6:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    22d8:	2b00      	cmp	r3, #0
    22da:	d000      	beq.n	22de <spi_init+0x12e>
    22dc:	e77a      	b.n	21d4 <spi_init+0x24>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    22de:	7b3b      	ldrb	r3, [r7, #12]
    22e0:	b2db      	uxtb	r3, r3
    22e2:	aa04      	add	r2, sp, #16
    22e4:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    22e6:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    22e8:	429a      	cmp	r2, r3
    22ea:	d000      	beq.n	22ee <spi_init+0x13e>
    22ec:	e772      	b.n	21d4 <spi_init+0x24>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    22ee:	350c      	adds	r5, #12
    22f0:	e7c4      	b.n	227c <spi_init+0xcc>
			spi_module->CTRLB.reg == ctrlb) {
    22f2:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    22f4:	4293      	cmp	r3, r2
    22f6:	d1e4      	bne.n	22c2 <spi_init+0x112>
		module->mode           = config->mode;
    22f8:	7823      	ldrb	r3, [r4, #0]
    22fa:	7173      	strb	r3, [r6, #5]
		module->character_size = config->character_size;
    22fc:	7c23      	ldrb	r3, [r4, #16]
    22fe:	71b3      	strb	r3, [r6, #6]
		return STATUS_OK;
    2300:	2000      	movs	r0, #0
    2302:	e767      	b.n	21d4 <spi_init+0x24>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2304:	0008      	movs	r0, r1
    2306:	4b5a      	ldr	r3, [pc, #360]	; (2470 <spi_init+0x2c0>)
    2308:	4798      	blx	r3
	if (sercom_index == 5) {
    230a:	2805      	cmp	r0, #5
    230c:	d100      	bne.n	2310 <spi_init+0x160>
    230e:	e09f      	b.n	2450 <spi_init+0x2a0>
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2310:	0003      	movs	r3, r0
    2312:	3312      	adds	r3, #18
			MCLK->APBCMASK.reg |= mask;
    2314:	4957      	ldr	r1, [pc, #348]	; (2474 <spi_init+0x2c4>)
    2316:	69cd      	ldr	r5, [r1, #28]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    2318:	2201      	movs	r2, #1
    231a:	4082      	lsls	r2, r0
    231c:	432a      	orrs	r2, r5
    231e:	61ca      	str	r2, [r1, #28]
	gclk_chan_conf.source_generator = config->generator_source;
    2320:	a909      	add	r1, sp, #36	; 0x24
    2322:	2524      	movs	r5, #36	; 0x24
    2324:	5d62      	ldrb	r2, [r4, r5]
    2326:	700a      	strb	r2, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2328:	b2db      	uxtb	r3, r3
    232a:	9301      	str	r3, [sp, #4]
    232c:	0018      	movs	r0, r3
    232e:	4b52      	ldr	r3, [pc, #328]	; (2478 <spi_init+0x2c8>)
    2330:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    2332:	9801      	ldr	r0, [sp, #4]
    2334:	4b51      	ldr	r3, [pc, #324]	; (247c <spi_init+0x2cc>)
    2336:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    2338:	5d60      	ldrb	r0, [r4, r5]
    233a:	2100      	movs	r1, #0
    233c:	4b50      	ldr	r3, [pc, #320]	; (2480 <spi_init+0x2d0>)
    233e:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    2340:	7823      	ldrb	r3, [r4, #0]
    2342:	2b01      	cmp	r3, #1
    2344:	d019      	beq.n	237a <spi_init+0x1ca>
	SercomSpi *const spi_module = &(module->hw->SPI);
    2346:	6833      	ldr	r3, [r6, #0]
    2348:	4698      	mov	r8, r3
	config->mux_position = SYSTEM_PINMUX_GPIO;
    234a:	ab04      	add	r3, sp, #16
    234c:	2280      	movs	r2, #128	; 0x80
    234e:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2350:	2200      	movs	r2, #0
    2352:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2354:	2101      	movs	r1, #1
    2356:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    2358:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    235a:	7823      	ldrb	r3, [r4, #0]
    235c:	2b00      	cmp	r3, #0
    235e:	d101      	bne.n	2364 <spi_init+0x1b4>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    2360:	ab04      	add	r3, sp, #16
    2362:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    2364:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2366:	9305      	str	r3, [sp, #20]
    2368:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    236a:	9306      	str	r3, [sp, #24]
    236c:	6b23      	ldr	r3, [r4, #48]	; 0x30
    236e:	9307      	str	r3, [sp, #28]
    2370:	6b63      	ldr	r3, [r4, #52]	; 0x34
    2372:	9308      	str	r3, [sp, #32]
    2374:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2376:	ad05      	add	r5, sp, #20
    2378:	e011      	b.n	239e <spi_init+0x1ee>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    237a:	683b      	ldr	r3, [r7, #0]
    237c:	220c      	movs	r2, #12
    237e:	4313      	orrs	r3, r2
    2380:	603b      	str	r3, [r7, #0]
    2382:	e7e0      	b.n	2346 <spi_init+0x196>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2384:	4640      	mov	r0, r8
    2386:	4b36      	ldr	r3, [pc, #216]	; (2460 <spi_init+0x2b0>)
    2388:	4798      	blx	r3
    238a:	e00d      	b.n	23a8 <spi_init+0x1f8>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    238c:	a904      	add	r1, sp, #16
    238e:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    2390:	0c00      	lsrs	r0, r0, #16
    2392:	b2c0      	uxtb	r0, r0
    2394:	4b3b      	ldr	r3, [pc, #236]	; (2484 <spi_init+0x2d4>)
    2396:	4798      	blx	r3
    2398:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    239a:	2f04      	cmp	r7, #4
    239c:	d007      	beq.n	23ae <spi_init+0x1fe>
    239e:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    23a0:	00bb      	lsls	r3, r7, #2
    23a2:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    23a4:	2800      	cmp	r0, #0
    23a6:	d0ed      	beq.n	2384 <spi_init+0x1d4>
		if (current_pinmux != PINMUX_UNUSED) {
    23a8:	1c43      	adds	r3, r0, #1
    23aa:	d1ef      	bne.n	238c <spi_init+0x1dc>
    23ac:	e7f4      	b.n	2398 <spi_init+0x1e8>
	module->mode             = config->mode;
    23ae:	7823      	ldrb	r3, [r4, #0]
    23b0:	7173      	strb	r3, [r6, #5]
	module->character_size   = config->character_size;
    23b2:	7c23      	ldrb	r3, [r4, #16]
    23b4:	71b3      	strb	r3, [r6, #6]
	module->receiver_enabled = config->receiver_enable;
    23b6:	7ca3      	ldrb	r3, [r4, #18]
    23b8:	71f3      	strb	r3, [r6, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    23ba:	7d23      	ldrb	r3, [r4, #20]
    23bc:	7233      	strb	r3, [r6, #8]
	uint16_t baud = 0;
    23be:	2200      	movs	r2, #0
    23c0:	ab02      	add	r3, sp, #8
    23c2:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    23c4:	7823      	ldrb	r3, [r4, #0]
    23c6:	2b01      	cmp	r3, #1
    23c8:	d02a      	beq.n	2420 <spi_init+0x270>
	ctrla |= config->transfer_mode;
    23ca:	6863      	ldr	r3, [r4, #4]
    23cc:	68a2      	ldr	r2, [r4, #8]
    23ce:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    23d0:	68e2      	ldr	r2, [r4, #12]
    23d2:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    23d4:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    23d6:	7c62      	ldrb	r2, [r4, #17]
    23d8:	2a00      	cmp	r2, #0
    23da:	d103      	bne.n	23e4 <spi_init+0x234>
    23dc:	4a2a      	ldr	r2, [pc, #168]	; (2488 <spi_init+0x2d8>)
    23de:	7892      	ldrb	r2, [r2, #2]
    23e0:	0792      	lsls	r2, r2, #30
    23e2:	d501      	bpl.n	23e8 <spi_init+0x238>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    23e4:	2280      	movs	r2, #128	; 0x80
    23e6:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    23e8:	7ca2      	ldrb	r2, [r4, #18]
    23ea:	2a00      	cmp	r2, #0
    23ec:	d002      	beq.n	23f4 <spi_init+0x244>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    23ee:	2280      	movs	r2, #128	; 0x80
    23f0:	0292      	lsls	r2, r2, #10
    23f2:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    23f4:	7ce2      	ldrb	r2, [r4, #19]
    23f6:	2a00      	cmp	r2, #0
    23f8:	d002      	beq.n	2400 <spi_init+0x250>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    23fa:	2280      	movs	r2, #128	; 0x80
    23fc:	0092      	lsls	r2, r2, #2
    23fe:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    2400:	7d22      	ldrb	r2, [r4, #20]
    2402:	2a00      	cmp	r2, #0
    2404:	d002      	beq.n	240c <spi_init+0x25c>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    2406:	2280      	movs	r2, #128	; 0x80
    2408:	0192      	lsls	r2, r2, #6
    240a:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    240c:	4642      	mov	r2, r8
    240e:	6812      	ldr	r2, [r2, #0]
    2410:	4313      	orrs	r3, r2
    2412:	4642      	mov	r2, r8
    2414:	6013      	str	r3, [r2, #0]
	spi_module->CTRLB.reg |= ctrlb;
    2416:	6853      	ldr	r3, [r2, #4]
    2418:	430b      	orrs	r3, r1
    241a:	6053      	str	r3, [r2, #4]
	return STATUS_OK;
    241c:	2000      	movs	r0, #0
    241e:	e6d9      	b.n	21d4 <spi_init+0x24>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2420:	6830      	ldr	r0, [r6, #0]
    2422:	4b13      	ldr	r3, [pc, #76]	; (2470 <spi_init+0x2c0>)
    2424:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2426:	3012      	adds	r0, #18
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    2428:	b2c0      	uxtb	r0, r0
    242a:	4b0f      	ldr	r3, [pc, #60]	; (2468 <spi_init+0x2b8>)
    242c:	4798      	blx	r3
    242e:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    2430:	ab02      	add	r3, sp, #8
    2432:	1d9a      	adds	r2, r3, #6
    2434:	69a0      	ldr	r0, [r4, #24]
    2436:	4b0d      	ldr	r3, [pc, #52]	; (246c <spi_init+0x2bc>)
    2438:	4798      	blx	r3
    243a:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    243c:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    243e:	2b00      	cmp	r3, #0
    2440:	d000      	beq.n	2444 <spi_init+0x294>
    2442:	e6c7      	b.n	21d4 <spi_init+0x24>
		spi_module->BAUD.reg = (uint8_t)baud;
    2444:	ab02      	add	r3, sp, #8
    2446:	3306      	adds	r3, #6
    2448:	781b      	ldrb	r3, [r3, #0]
    244a:	4642      	mov	r2, r8
    244c:	7313      	strb	r3, [r2, #12]
    244e:	e7bc      	b.n	23ca <spi_init+0x21a>
			MCLK->APBDMASK.reg |= mask;
    2450:	4a08      	ldr	r2, [pc, #32]	; (2474 <spi_init+0x2c4>)
    2452:	6a13      	ldr	r3, [r2, #32]
    2454:	2102      	movs	r1, #2
    2456:	430b      	orrs	r3, r1
    2458:	6213      	str	r3, [r2, #32]
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    245a:	2318      	movs	r3, #24
    245c:	e760      	b.n	2320 <spi_init+0x170>
    245e:	46c0      	nop			; (mov r8, r8)
    2460:	00001f4d 	.word	0x00001f4d
    2464:	40002800 	.word	0x40002800
    2468:	00003321 	.word	0x00003321
    246c:	00001e43 	.word	0x00001e43
    2470:	000020a9 	.word	0x000020a9
    2474:	40000400 	.word	0x40000400
    2478:	000032fd 	.word	0x000032fd
    247c:	0000328d 	.word	0x0000328d
    2480:	00001f01 	.word	0x00001f01
    2484:	000033f9 	.word	0x000033f9
    2488:	41002000 	.word	0x41002000

0000248c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    248c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    248e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    2490:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    2492:	2c01      	cmp	r4, #1
    2494:	d001      	beq.n	249a <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    2496:	0018      	movs	r0, r3
    2498:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    249a:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    249c:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    249e:	2c00      	cmp	r4, #0
    24a0:	d1f9      	bne.n	2496 <spi_select_slave+0xa>
		if (select) {
    24a2:	2a00      	cmp	r2, #0
    24a4:	d058      	beq.n	2558 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    24a6:	784b      	ldrb	r3, [r1, #1]
    24a8:	2b00      	cmp	r3, #0
    24aa:	d044      	beq.n	2536 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    24ac:	6803      	ldr	r3, [r0, #0]
    24ae:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    24b0:	07db      	lsls	r3, r3, #31
    24b2:	d410      	bmi.n	24d6 <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    24b4:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    24b6:	09d1      	lsrs	r1, r2, #7
		return NULL;
    24b8:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    24ba:	2900      	cmp	r1, #0
    24bc:	d104      	bne.n	24c8 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    24be:	0953      	lsrs	r3, r2, #5
    24c0:	01db      	lsls	r3, r3, #7
    24c2:	492e      	ldr	r1, [pc, #184]	; (257c <spi_select_slave+0xf0>)
    24c4:	468c      	mov	ip, r1
    24c6:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    24c8:	211f      	movs	r1, #31
    24ca:	4011      	ands	r1, r2
    24cc:	2201      	movs	r2, #1
    24ce:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    24d0:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    24d2:	2305      	movs	r3, #5
    24d4:	e7df      	b.n	2496 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    24d6:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    24d8:	09d4      	lsrs	r4, r2, #7
		return NULL;
    24da:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    24dc:	2c00      	cmp	r4, #0
    24de:	d104      	bne.n	24ea <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    24e0:	0953      	lsrs	r3, r2, #5
    24e2:	01db      	lsls	r3, r3, #7
    24e4:	4c25      	ldr	r4, [pc, #148]	; (257c <spi_select_slave+0xf0>)
    24e6:	46a4      	mov	ip, r4
    24e8:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    24ea:	241f      	movs	r4, #31
    24ec:	4014      	ands	r4, r2
    24ee:	2201      	movs	r2, #1
    24f0:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    24f2:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    24f4:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    24f6:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    24f8:	07d2      	lsls	r2, r2, #31
    24fa:	d501      	bpl.n	2500 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    24fc:	788a      	ldrb	r2, [r1, #2]
    24fe:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    2500:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    2502:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    2504:	2a00      	cmp	r2, #0
    2506:	d1c6      	bne.n	2496 <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    2508:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    250a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    250c:	7e13      	ldrb	r3, [r2, #24]
    250e:	420b      	tst	r3, r1
    2510:	d0fc      	beq.n	250c <spi_select_slave+0x80>
    2512:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    2514:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2516:	0749      	lsls	r1, r1, #29
    2518:	d5bd      	bpl.n	2496 <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    251a:	8b53      	ldrh	r3, [r2, #26]
    251c:	075b      	lsls	r3, r3, #29
    251e:	d501      	bpl.n	2524 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    2520:	2304      	movs	r3, #4
    2522:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2524:	7983      	ldrb	r3, [r0, #6]
    2526:	2b01      	cmp	r3, #1
    2528:	d002      	beq.n	2530 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    252a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    252c:	2300      	movs	r3, #0
    252e:	e7b2      	b.n	2496 <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    2530:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2532:	2300      	movs	r3, #0
    2534:	e7af      	b.n	2496 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    2536:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    2538:	09d1      	lsrs	r1, r2, #7
		return NULL;
    253a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    253c:	2900      	cmp	r1, #0
    253e:	d104      	bne.n	254a <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    2540:	0953      	lsrs	r3, r2, #5
    2542:	01db      	lsls	r3, r3, #7
    2544:	490d      	ldr	r1, [pc, #52]	; (257c <spi_select_slave+0xf0>)
    2546:	468c      	mov	ip, r1
    2548:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    254a:	211f      	movs	r1, #31
    254c:	4011      	ands	r1, r2
    254e:	2201      	movs	r2, #1
    2550:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    2552:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    2554:	2300      	movs	r3, #0
    2556:	e79e      	b.n	2496 <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    2558:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    255a:	09d1      	lsrs	r1, r2, #7
		return NULL;
    255c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    255e:	2900      	cmp	r1, #0
    2560:	d104      	bne.n	256c <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    2562:	0953      	lsrs	r3, r2, #5
    2564:	01db      	lsls	r3, r3, #7
    2566:	4905      	ldr	r1, [pc, #20]	; (257c <spi_select_slave+0xf0>)
    2568:	468c      	mov	ip, r1
    256a:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    256c:	211f      	movs	r1, #31
    256e:	4011      	ands	r1, r2
    2570:	2201      	movs	r2, #1
    2572:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    2574:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    2576:	2300      	movs	r3, #0
    2578:	e78d      	b.n	2496 <spi_select_slave+0xa>
    257a:	46c0      	nop			; (mov r8, r8)
    257c:	40002800 	.word	0x40002800

00002580 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    2580:	b5f0      	push	{r4, r5, r6, r7, lr}
    2582:	46de      	mov	lr, fp
    2584:	4657      	mov	r7, sl
    2586:	464e      	mov	r6, r9
    2588:	4645      	mov	r5, r8
    258a:	b5e0      	push	{r5, r6, r7, lr}
    258c:	b091      	sub	sp, #68	; 0x44
    258e:	0005      	movs	r5, r0
    2590:	000c      	movs	r4, r1
    2592:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    2594:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2596:	0008      	movs	r0, r1
    2598:	4bc6      	ldr	r3, [pc, #792]	; (28b4 <usart_init+0x334>)
    259a:	4798      	blx	r3
    259c:	0002      	movs	r2, r0
	uint32_t pm_index, gclk_index; 
#if (SAML22) || (SAMC20) 
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
#elif (SAML21) || (SAMR30) || (SAMR34) || (SAMR35)
	if (sercom_index == 5) {
    259e:	2805      	cmp	r0, #5
    25a0:	d00d      	beq.n	25be <usart_init+0x3e>
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    25a2:	0007      	movs	r7, r0
    25a4:	3712      	adds	r7, #18
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    25a6:	0003      	movs	r3, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    25a8:	6821      	ldr	r1, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    25aa:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    25ac:	07c9      	lsls	r1, r1, #31
    25ae:	d509      	bpl.n	25c4 <usart_init+0x44>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    25b0:	b011      	add	sp, #68	; 0x44
    25b2:	bc3c      	pop	{r2, r3, r4, r5}
    25b4:	4690      	mov	r8, r2
    25b6:	4699      	mov	r9, r3
    25b8:	46a2      	mov	sl, r4
    25ba:	46ab      	mov	fp, r5
    25bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    25be:	2718      	movs	r7, #24
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
    25c0:	2301      	movs	r3, #1
    25c2:	e7f1      	b.n	25a8 <usart_init+0x28>
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    25c4:	6821      	ldr	r1, [r4, #0]
		return STATUS_ERR_DENIED;
    25c6:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    25c8:	0789      	lsls	r1, r1, #30
    25ca:	d4f1      	bmi.n	25b0 <usart_init+0x30>
	if (sercom_index == 5) {
    25cc:	2a05      	cmp	r2, #5
    25ce:	d049      	beq.n	2664 <usart_init+0xe4>
			MCLK->APBCMASK.reg |= mask;
    25d0:	49b9      	ldr	r1, [pc, #740]	; (28b8 <usart_init+0x338>)
    25d2:	69c8      	ldr	r0, [r1, #28]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
    25d4:	2201      	movs	r2, #1
    25d6:	409a      	lsls	r2, r3
    25d8:	0013      	movs	r3, r2
    25da:	4303      	orrs	r3, r0
    25dc:	61cb      	str	r3, [r1, #28]
	gclk_chan_conf.source_generator = config->generator_source;
    25de:	a90f      	add	r1, sp, #60	; 0x3c
    25e0:	232d      	movs	r3, #45	; 0x2d
    25e2:	4698      	mov	r8, r3
    25e4:	5cf3      	ldrb	r3, [r6, r3]
    25e6:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    25e8:	b2ff      	uxtb	r7, r7
    25ea:	0038      	movs	r0, r7
    25ec:	4bb3      	ldr	r3, [pc, #716]	; (28bc <usart_init+0x33c>)
    25ee:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    25f0:	0038      	movs	r0, r7
    25f2:	4bb3      	ldr	r3, [pc, #716]	; (28c0 <usart_init+0x340>)
    25f4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    25f6:	4643      	mov	r3, r8
    25f8:	5cf0      	ldrb	r0, [r6, r3]
    25fa:	2100      	movs	r1, #0
    25fc:	4bb1      	ldr	r3, [pc, #708]	; (28c4 <usart_init+0x344>)
    25fe:	4798      	blx	r3
	module->character_size = config->character_size;
    2600:	7af3      	ldrb	r3, [r6, #11]
    2602:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    2604:	2324      	movs	r3, #36	; 0x24
    2606:	5cf3      	ldrb	r3, [r6, r3]
    2608:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    260a:	2325      	movs	r3, #37	; 0x25
    260c:	5cf3      	ldrb	r3, [r6, r3]
    260e:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    2610:	7ef3      	ldrb	r3, [r6, #27]
    2612:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    2614:	7f33      	ldrb	r3, [r6, #28]
    2616:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    2618:	682b      	ldr	r3, [r5, #0]
    261a:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    261c:	0018      	movs	r0, r3
    261e:	4ba5      	ldr	r3, [pc, #660]	; (28b4 <usart_init+0x334>)
    2620:	4798      	blx	r3
	if (sercom_index == 5) {
    2622:	2805      	cmp	r0, #5
    2624:	d026      	beq.n	2674 <usart_init+0xf4>
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2626:	3012      	adds	r0, #18
	uint16_t baud  = 0;
    2628:	2200      	movs	r2, #0
    262a:	230e      	movs	r3, #14
    262c:	a906      	add	r1, sp, #24
    262e:	468c      	mov	ip, r1
    2630:	4463      	add	r3, ip
    2632:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    2634:	8a32      	ldrh	r2, [r6, #16]
    2636:	9202      	str	r2, [sp, #8]
    2638:	2380      	movs	r3, #128	; 0x80
    263a:	01db      	lsls	r3, r3, #7
    263c:	429a      	cmp	r2, r3
    263e:	d100      	bne.n	2642 <usart_init+0xc2>
    2640:	e0ab      	b.n	279a <usart_init+0x21a>
    2642:	d919      	bls.n	2678 <usart_init+0xf8>
    2644:	23c0      	movs	r3, #192	; 0xc0
    2646:	01db      	lsls	r3, r3, #7
    2648:	9a02      	ldr	r2, [sp, #8]
    264a:	429a      	cmp	r2, r3
    264c:	d100      	bne.n	2650 <usart_init+0xd0>
    264e:	e09f      	b.n	2790 <usart_init+0x210>
    2650:	2380      	movs	r3, #128	; 0x80
    2652:	021b      	lsls	r3, r3, #8
    2654:	429a      	cmp	r2, r3
    2656:	d000      	beq.n	265a <usart_init+0xda>
    2658:	e127      	b.n	28aa <usart_init+0x32a>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    265a:	2303      	movs	r3, #3
    265c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    265e:	2300      	movs	r3, #0
    2660:	9307      	str	r3, [sp, #28]
    2662:	e012      	b.n	268a <usart_init+0x10a>
			MCLK->APBDMASK.reg |= mask;
    2664:	4994      	ldr	r1, [pc, #592]	; (28b8 <usart_init+0x338>)
    2666:	6a08      	ldr	r0, [r1, #32]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
    2668:	3a04      	subs	r2, #4
    266a:	409a      	lsls	r2, r3
    266c:	0013      	movs	r3, r2
    266e:	4303      	orrs	r3, r0
    2670:	620b      	str	r3, [r1, #32]
    2672:	e7b4      	b.n	25de <usart_init+0x5e>
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    2674:	2018      	movs	r0, #24
    2676:	e7d7      	b.n	2628 <usart_init+0xa8>
	switch (config->sample_rate) {
    2678:	2380      	movs	r3, #128	; 0x80
    267a:	019b      	lsls	r3, r3, #6
    267c:	429a      	cmp	r2, r3
    267e:	d000      	beq.n	2682 <usart_init+0x102>
    2680:	e113      	b.n	28aa <usart_init+0x32a>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    2682:	2310      	movs	r3, #16
    2684:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    2686:	3b0f      	subs	r3, #15
    2688:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    268a:	6833      	ldr	r3, [r6, #0]
    268c:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    268e:	68f3      	ldr	r3, [r6, #12]
    2690:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    2692:	6973      	ldr	r3, [r6, #20]
    2694:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    2696:	7e33      	ldrb	r3, [r6, #24]
    2698:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    269a:	2326      	movs	r3, #38	; 0x26
    269c:	5cf3      	ldrb	r3, [r6, r3]
    269e:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    26a0:	6873      	ldr	r3, [r6, #4]
    26a2:	4699      	mov	r9, r3
	switch (transfer_mode)
    26a4:	2b00      	cmp	r3, #0
    26a6:	d100      	bne.n	26aa <usart_init+0x12a>
    26a8:	e09f      	b.n	27ea <usart_init+0x26a>
    26aa:	2380      	movs	r3, #128	; 0x80
    26ac:	055b      	lsls	r3, r3, #21
    26ae:	4599      	cmp	r9, r3
    26b0:	d104      	bne.n	26bc <usart_init+0x13c>
			if (!config->use_external_clock) {
    26b2:	2327      	movs	r3, #39	; 0x27
    26b4:	5cf3      	ldrb	r3, [r6, r3]
    26b6:	2b00      	cmp	r3, #0
    26b8:	d100      	bne.n	26bc <usart_init+0x13c>
    26ba:	e084      	b.n	27c6 <usart_init+0x246>
	if(config->encoding_format_enable) {
    26bc:	7e73      	ldrb	r3, [r6, #25]
    26be:	2b00      	cmp	r3, #0
    26c0:	d002      	beq.n	26c8 <usart_init+0x148>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    26c2:	7eb3      	ldrb	r3, [r6, #26]
    26c4:	4642      	mov	r2, r8
    26c6:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    26c8:	682a      	ldr	r2, [r5, #0]
    26ca:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    26cc:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    26ce:	2b00      	cmp	r3, #0
    26d0:	d1fc      	bne.n	26cc <usart_init+0x14c>
	usart_hw->BAUD.reg = baud;
    26d2:	330e      	adds	r3, #14
    26d4:	aa06      	add	r2, sp, #24
    26d6:	4694      	mov	ip, r2
    26d8:	4463      	add	r3, ip
    26da:	881b      	ldrh	r3, [r3, #0]
    26dc:	4642      	mov	r2, r8
    26de:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    26e0:	9b05      	ldr	r3, [sp, #20]
    26e2:	9a03      	ldr	r2, [sp, #12]
    26e4:	4313      	orrs	r3, r2
    26e6:	9a04      	ldr	r2, [sp, #16]
    26e8:	4313      	orrs	r3, r2
    26ea:	464a      	mov	r2, r9
    26ec:	4313      	orrs	r3, r2
    26ee:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    26f0:	465b      	mov	r3, fp
    26f2:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    26f4:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    26f6:	4653      	mov	r3, sl
    26f8:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    26fa:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    26fc:	2327      	movs	r3, #39	; 0x27
    26fe:	5cf3      	ldrb	r3, [r6, r3]
    2700:	2b00      	cmp	r3, #0
    2702:	d101      	bne.n	2708 <usart_init+0x188>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    2704:	3304      	adds	r3, #4
    2706:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    2708:	7e73      	ldrb	r3, [r6, #25]
    270a:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    270c:	7f32      	ldrb	r2, [r6, #28]
    270e:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    2710:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    2712:	7f72      	ldrb	r2, [r6, #29]
    2714:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    2716:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    2718:	2224      	movs	r2, #36	; 0x24
    271a:	5cb2      	ldrb	r2, [r6, r2]
    271c:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    271e:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    2720:	2225      	movs	r2, #37	; 0x25
    2722:	5cb2      	ldrb	r2, [r6, r2]
    2724:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    2726:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    2728:	7ab1      	ldrb	r1, [r6, #10]
    272a:	7af2      	ldrb	r2, [r6, #11]
    272c:	4311      	orrs	r1, r2
    272e:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    2730:	8933      	ldrh	r3, [r6, #8]
    2732:	2bff      	cmp	r3, #255	; 0xff
    2734:	d07d      	beq.n	2832 <usart_init+0x2b2>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    2736:	2280      	movs	r2, #128	; 0x80
    2738:	0452      	lsls	r2, r2, #17
    273a:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    273c:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    273e:	232c      	movs	r3, #44	; 0x2c
    2740:	5cf3      	ldrb	r3, [r6, r3]
    2742:	2b00      	cmp	r3, #0
    2744:	d103      	bne.n	274e <usart_init+0x1ce>
    2746:	4b60      	ldr	r3, [pc, #384]	; (28c8 <usart_init+0x348>)
    2748:	789b      	ldrb	r3, [r3, #2]
    274a:	079b      	lsls	r3, r3, #30
    274c:	d501      	bpl.n	2752 <usart_init+0x1d2>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    274e:	2380      	movs	r3, #128	; 0x80
    2750:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    2752:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    2754:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2756:	2b00      	cmp	r3, #0
    2758:	d1fc      	bne.n	2754 <usart_init+0x1d4>
	usart_hw->CTRLB.reg = ctrlb;
    275a:	4643      	mov	r3, r8
    275c:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    275e:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    2760:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2762:	2b00      	cmp	r3, #0
    2764:	d1fc      	bne.n	2760 <usart_init+0x1e0>
	usart_hw->CTRLA.reg = ctrla;
    2766:	4643      	mov	r3, r8
    2768:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    276a:	ab0e      	add	r3, sp, #56	; 0x38
    276c:	2280      	movs	r2, #128	; 0x80
    276e:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2770:	2200      	movs	r2, #0
    2772:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    2774:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    2776:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    2778:	6b33      	ldr	r3, [r6, #48]	; 0x30
    277a:	930a      	str	r3, [sp, #40]	; 0x28
    277c:	6b73      	ldr	r3, [r6, #52]	; 0x34
    277e:	930b      	str	r3, [sp, #44]	; 0x2c
    2780:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    2782:	930c      	str	r3, [sp, #48]	; 0x30
    2784:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    2786:	9302      	str	r3, [sp, #8]
    2788:	930d      	str	r3, [sp, #52]	; 0x34
    278a:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    278c:	ae0a      	add	r6, sp, #40	; 0x28
    278e:	e05e      	b.n	284e <usart_init+0x2ce>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    2790:	2308      	movs	r3, #8
    2792:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    2794:	3b07      	subs	r3, #7
    2796:	9307      	str	r3, [sp, #28]
    2798:	e777      	b.n	268a <usart_init+0x10a>
	ctrla = (uint32_t)config->data_order |
    279a:	6833      	ldr	r3, [r6, #0]
    279c:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    279e:	68f3      	ldr	r3, [r6, #12]
    27a0:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    27a2:	6973      	ldr	r3, [r6, #20]
    27a4:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    27a6:	7e33      	ldrb	r3, [r6, #24]
    27a8:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    27aa:	2326      	movs	r3, #38	; 0x26
    27ac:	5cf3      	ldrb	r3, [r6, r3]
    27ae:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    27b0:	6873      	ldr	r3, [r6, #4]
    27b2:	4699      	mov	r9, r3
	switch (transfer_mode)
    27b4:	2b00      	cmp	r3, #0
    27b6:	d014      	beq.n	27e2 <usart_init+0x262>
    27b8:	2380      	movs	r3, #128	; 0x80
    27ba:	055b      	lsls	r3, r3, #21
    27bc:	4599      	cmp	r9, r3
    27be:	d100      	bne.n	27c2 <usart_init+0x242>
    27c0:	e777      	b.n	26b2 <usart_init+0x132>
	enum status_code status_code = STATUS_OK;
    27c2:	2000      	movs	r0, #0
    27c4:	e020      	b.n	2808 <usart_init+0x288>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    27c6:	6a33      	ldr	r3, [r6, #32]
    27c8:	001f      	movs	r7, r3
    27ca:	b2c0      	uxtb	r0, r0
    27cc:	4b3f      	ldr	r3, [pc, #252]	; (28cc <usart_init+0x34c>)
    27ce:	4798      	blx	r3
    27d0:	0001      	movs	r1, r0
    27d2:	220e      	movs	r2, #14
    27d4:	ab06      	add	r3, sp, #24
    27d6:	469c      	mov	ip, r3
    27d8:	4462      	add	r2, ip
    27da:	0038      	movs	r0, r7
    27dc:	4b3c      	ldr	r3, [pc, #240]	; (28d0 <usart_init+0x350>)
    27de:	4798      	blx	r3
    27e0:	e012      	b.n	2808 <usart_init+0x288>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    27e2:	2308      	movs	r3, #8
    27e4:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    27e6:	2300      	movs	r3, #0
    27e8:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    27ea:	2327      	movs	r3, #39	; 0x27
    27ec:	5cf3      	ldrb	r3, [r6, r3]
    27ee:	2b00      	cmp	r3, #0
    27f0:	d00e      	beq.n	2810 <usart_init+0x290>
				status_code =
    27f2:	9b06      	ldr	r3, [sp, #24]
    27f4:	9300      	str	r3, [sp, #0]
    27f6:	9b07      	ldr	r3, [sp, #28]
    27f8:	220e      	movs	r2, #14
    27fa:	a906      	add	r1, sp, #24
    27fc:	468c      	mov	ip, r1
    27fe:	4462      	add	r2, ip
    2800:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    2802:	6a30      	ldr	r0, [r6, #32]
    2804:	4f33      	ldr	r7, [pc, #204]	; (28d4 <usart_init+0x354>)
    2806:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    2808:	2800      	cmp	r0, #0
    280a:	d000      	beq.n	280e <usart_init+0x28e>
    280c:	e6d0      	b.n	25b0 <usart_init+0x30>
    280e:	e755      	b.n	26bc <usart_init+0x13c>
						_sercom_get_async_baud_val(config->baudrate,
    2810:	6a33      	ldr	r3, [r6, #32]
    2812:	001f      	movs	r7, r3
    2814:	b2c0      	uxtb	r0, r0
    2816:	4b2d      	ldr	r3, [pc, #180]	; (28cc <usart_init+0x34c>)
    2818:	4798      	blx	r3
    281a:	0001      	movs	r1, r0
				status_code =
    281c:	9b06      	ldr	r3, [sp, #24]
    281e:	9300      	str	r3, [sp, #0]
    2820:	9b07      	ldr	r3, [sp, #28]
    2822:	220e      	movs	r2, #14
    2824:	a806      	add	r0, sp, #24
    2826:	4684      	mov	ip, r0
    2828:	4462      	add	r2, ip
    282a:	0038      	movs	r0, r7
    282c:	4f29      	ldr	r7, [pc, #164]	; (28d4 <usart_init+0x354>)
    282e:	47b8      	blx	r7
    2830:	e7ea      	b.n	2808 <usart_init+0x288>
		if(config->lin_slave_enable) {
    2832:	7ef3      	ldrb	r3, [r6, #27]
    2834:	2b00      	cmp	r3, #0
    2836:	d082      	beq.n	273e <usart_init+0x1be>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    2838:	2380      	movs	r3, #128	; 0x80
    283a:	04db      	lsls	r3, r3, #19
    283c:	431f      	orrs	r7, r3
    283e:	e77e      	b.n	273e <usart_init+0x1be>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2840:	0020      	movs	r0, r4
    2842:	4b25      	ldr	r3, [pc, #148]	; (28d8 <usart_init+0x358>)
    2844:	4798      	blx	r3
    2846:	e007      	b.n	2858 <usart_init+0x2d8>
    2848:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    284a:	2f04      	cmp	r7, #4
    284c:	d00d      	beq.n	286a <usart_init+0x2ea>
    284e:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2850:	00bb      	lsls	r3, r7, #2
    2852:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    2854:	2800      	cmp	r0, #0
    2856:	d0f3      	beq.n	2840 <usart_init+0x2c0>
		if (current_pinmux != PINMUX_UNUSED) {
    2858:	1c43      	adds	r3, r0, #1
    285a:	d0f5      	beq.n	2848 <usart_init+0x2c8>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    285c:	a90e      	add	r1, sp, #56	; 0x38
    285e:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    2860:	0c00      	lsrs	r0, r0, #16
    2862:	b2c0      	uxtb	r0, r0
    2864:	4b1d      	ldr	r3, [pc, #116]	; (28dc <usart_init+0x35c>)
    2866:	4798      	blx	r3
    2868:	e7ee      	b.n	2848 <usart_init+0x2c8>
		module->callback[i]            = NULL;
    286a:	2300      	movs	r3, #0
    286c:	60eb      	str	r3, [r5, #12]
    286e:	612b      	str	r3, [r5, #16]
    2870:	616b      	str	r3, [r5, #20]
    2872:	61ab      	str	r3, [r5, #24]
    2874:	61eb      	str	r3, [r5, #28]
    2876:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    2878:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    287a:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    287c:	2200      	movs	r2, #0
    287e:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    2880:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    2882:	3330      	adds	r3, #48	; 0x30
    2884:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    2886:	3301      	adds	r3, #1
    2888:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    288a:	3301      	adds	r3, #1
    288c:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    288e:	3301      	adds	r3, #1
    2890:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    2892:	6828      	ldr	r0, [r5, #0]
    2894:	4b07      	ldr	r3, [pc, #28]	; (28b4 <usart_init+0x334>)
    2896:	4798      	blx	r3
    2898:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    289a:	4911      	ldr	r1, [pc, #68]	; (28e0 <usart_init+0x360>)
    289c:	4b11      	ldr	r3, [pc, #68]	; (28e4 <usart_init+0x364>)
    289e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    28a0:	00a4      	lsls	r4, r4, #2
    28a2:	4b11      	ldr	r3, [pc, #68]	; (28e8 <usart_init+0x368>)
    28a4:	50e5      	str	r5, [r4, r3]
	return status_code;
    28a6:	2000      	movs	r0, #0
    28a8:	e682      	b.n	25b0 <usart_init+0x30>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    28aa:	2310      	movs	r3, #16
    28ac:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    28ae:	2300      	movs	r3, #0
    28b0:	9307      	str	r3, [sp, #28]
    28b2:	e6ea      	b.n	268a <usart_init+0x10a>
    28b4:	000020a9 	.word	0x000020a9
    28b8:	40000400 	.word	0x40000400
    28bc:	000032fd 	.word	0x000032fd
    28c0:	0000328d 	.word	0x0000328d
    28c4:	00001f01 	.word	0x00001f01
    28c8:	41002000 	.word	0x41002000
    28cc:	00003321 	.word	0x00003321
    28d0:	00001e43 	.word	0x00001e43
    28d4:	00001e6d 	.word	0x00001e6d
    28d8:	00001f4d 	.word	0x00001f4d
    28dc:	000033f9 	.word	0x000033f9
    28e0:	00002a21 	.word	0x00002a21
    28e4:	000020e5 	.word	0x000020e5
    28e8:	200010c4 	.word	0x200010c4

000028ec <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    28ec:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    28ee:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    28f0:	2a00      	cmp	r2, #0
    28f2:	d101      	bne.n	28f8 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    28f4:	0018      	movs	r0, r3
    28f6:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    28f8:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    28fa:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    28fc:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    28fe:	2a00      	cmp	r2, #0
    2900:	d1f8      	bne.n	28f4 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    2902:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    2904:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    2906:	2a00      	cmp	r2, #0
    2908:	d1fc      	bne.n	2904 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    290a:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    290c:	2102      	movs	r1, #2
    290e:	7e1a      	ldrb	r2, [r3, #24]
    2910:	420a      	tst	r2, r1
    2912:	d0fc      	beq.n	290e <usart_write_wait+0x22>
	return STATUS_OK;
    2914:	2300      	movs	r3, #0
    2916:	e7ed      	b.n	28f4 <usart_write_wait+0x8>

00002918 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2918:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    291a:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    291c:	2a00      	cmp	r2, #0
    291e:	d101      	bne.n	2924 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    2920:	0018      	movs	r0, r3
    2922:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    2924:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    2926:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    2928:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    292a:	2a00      	cmp	r2, #0
    292c:	d1f8      	bne.n	2920 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    292e:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    2930:	7e10      	ldrb	r0, [r2, #24]
    2932:	0740      	lsls	r0, r0, #29
    2934:	d5f4      	bpl.n	2920 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    2936:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2938:	2b00      	cmp	r3, #0
    293a:	d1fc      	bne.n	2936 <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    293c:	8b53      	ldrh	r3, [r2, #26]
    293e:	b2db      	uxtb	r3, r3
	if (error_code) {
    2940:	0698      	lsls	r0, r3, #26
    2942:	d01d      	beq.n	2980 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    2944:	0798      	lsls	r0, r3, #30
    2946:	d503      	bpl.n	2950 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    2948:	2302      	movs	r3, #2
    294a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    294c:	3318      	adds	r3, #24
    294e:	e7e7      	b.n	2920 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2950:	0758      	lsls	r0, r3, #29
    2952:	d503      	bpl.n	295c <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    2954:	2304      	movs	r3, #4
    2956:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    2958:	331a      	adds	r3, #26
    295a:	e7e1      	b.n	2920 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    295c:	07d8      	lsls	r0, r3, #31
    295e:	d503      	bpl.n	2968 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    2960:	2301      	movs	r3, #1
    2962:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    2964:	3312      	adds	r3, #18
    2966:	e7db      	b.n	2920 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    2968:	06d8      	lsls	r0, r3, #27
    296a:	d503      	bpl.n	2974 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    296c:	2310      	movs	r3, #16
    296e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    2970:	3332      	adds	r3, #50	; 0x32
    2972:	e7d5      	b.n	2920 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    2974:	069b      	lsls	r3, r3, #26
    2976:	d503      	bpl.n	2980 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    2978:	2320      	movs	r3, #32
    297a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    297c:	3321      	adds	r3, #33	; 0x21
    297e:	e7cf      	b.n	2920 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    2980:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    2982:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    2984:	2300      	movs	r3, #0
    2986:	e7cb      	b.n	2920 <usart_read_wait+0x8>

00002988 <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    2988:	b5f0      	push	{r4, r5, r6, r7, lr}
    298a:	46d6      	mov	lr, sl
    298c:	b500      	push	{lr}
    298e:	b084      	sub	sp, #16
    2990:	0004      	movs	r4, r0
    2992:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2994:	2017      	movs	r0, #23
	if (length == 0) {
    2996:	2a00      	cmp	r2, #0
    2998:	d103      	bne.n	29a2 <usart_read_buffer_wait+0x1a>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    299a:	b004      	add	sp, #16
    299c:	bc04      	pop	{r2}
    299e:	4692      	mov	sl, r2
    29a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->receiver_enabled)) {
    29a2:	79a3      	ldrb	r3, [r4, #6]
		return STATUS_ERR_DENIED;
    29a4:	3005      	adds	r0, #5
	if (!(module->receiver_enabled)) {
    29a6:	2b00      	cmp	r3, #0
    29a8:	d0f7      	beq.n	299a <usart_read_buffer_wait+0x12>
	SercomUsart *const usart_hw = &(module->hw->USART);
    29aa:	6826      	ldr	r6, [r4, #0]
	while (length--) {
    29ac:	3a01      	subs	r2, #1
    29ae:	b293      	uxth	r3, r2
    29b0:	469a      	mov	sl, r3
    29b2:	2500      	movs	r5, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    29b4:	2704      	movs	r7, #4
    29b6:	e019      	b.n	29ec <usart_read_buffer_wait+0x64>
		uint16_t received_data = 0;
    29b8:	2300      	movs	r3, #0
    29ba:	aa02      	add	r2, sp, #8
    29bc:	80d3      	strh	r3, [r2, #6]
		retval = usart_read_wait(module, &received_data);
    29be:	1d91      	adds	r1, r2, #6
    29c0:	0020      	movs	r0, r4
    29c2:	4b15      	ldr	r3, [pc, #84]	; (2a18 <usart_read_buffer_wait+0x90>)
    29c4:	4798      	blx	r3
		if (retval != STATUS_OK) {
    29c6:	2800      	cmp	r0, #0
    29c8:	d1e7      	bne.n	299a <usart_read_buffer_wait+0x12>
		rx_data[rx_pos++] = received_data;
    29ca:	1c69      	adds	r1, r5, #1
    29cc:	b289      	uxth	r1, r1
    29ce:	ab02      	add	r3, sp, #8
    29d0:	88db      	ldrh	r3, [r3, #6]
    29d2:	9a01      	ldr	r2, [sp, #4]
    29d4:	5553      	strb	r3, [r2, r5]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    29d6:	7962      	ldrb	r2, [r4, #5]
    29d8:	2a01      	cmp	r2, #1
    29da:	d014      	beq.n	2a06 <usart_read_buffer_wait+0x7e>
		rx_data[rx_pos++] = received_data;
    29dc:	000d      	movs	r5, r1
	while (length--) {
    29de:	4653      	mov	r3, sl
    29e0:	3b01      	subs	r3, #1
    29e2:	b29b      	uxth	r3, r3
    29e4:	469a      	mov	sl, r3
    29e6:	4b0d      	ldr	r3, [pc, #52]	; (2a1c <usart_read_buffer_wait+0x94>)
    29e8:	459a      	cmp	sl, r3
    29ea:	d0d6      	beq.n	299a <usart_read_buffer_wait+0x12>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    29ec:	7e33      	ldrb	r3, [r6, #24]
    29ee:	423b      	tst	r3, r7
    29f0:	d1e2      	bne.n	29b8 <usart_read_buffer_wait+0x30>
    29f2:	4b0a      	ldr	r3, [pc, #40]	; (2a1c <usart_read_buffer_wait+0x94>)
    29f4:	7e32      	ldrb	r2, [r6, #24]
    29f6:	423a      	tst	r2, r7
    29f8:	d1de      	bne.n	29b8 <usart_read_buffer_wait+0x30>
			} else if (i == USART_TIMEOUT) {
    29fa:	2b01      	cmp	r3, #1
    29fc:	d009      	beq.n	2a12 <usart_read_buffer_wait+0x8a>
    29fe:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    2a00:	2b00      	cmp	r3, #0
    2a02:	d1f7      	bne.n	29f4 <usart_read_buffer_wait+0x6c>
    2a04:	e7d8      	b.n	29b8 <usart_read_buffer_wait+0x30>
			rx_data[rx_pos++] = (received_data >> 8);
    2a06:	3502      	adds	r5, #2
    2a08:	b2ad      	uxth	r5, r5
    2a0a:	0a1b      	lsrs	r3, r3, #8
    2a0c:	9a01      	ldr	r2, [sp, #4]
    2a0e:	5453      	strb	r3, [r2, r1]
    2a10:	e7e5      	b.n	29de <usart_read_buffer_wait+0x56>
				return STATUS_ERR_TIMEOUT;
    2a12:	2012      	movs	r0, #18
    2a14:	e7c1      	b.n	299a <usart_read_buffer_wait+0x12>
    2a16:	46c0      	nop			; (mov r8, r8)
    2a18:	00002919 	.word	0x00002919
    2a1c:	0000ffff 	.word	0x0000ffff

00002a20 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    2a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    2a22:	0080      	lsls	r0, r0, #2
    2a24:	4b62      	ldr	r3, [pc, #392]	; (2bb0 <_usart_interrupt_handler+0x190>)
    2a26:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    2a28:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    2a2a:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    2a2c:	2b00      	cmp	r3, #0
    2a2e:	d1fc      	bne.n	2a2a <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    2a30:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    2a32:	7da6      	ldrb	r6, [r4, #22]
    2a34:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    2a36:	2330      	movs	r3, #48	; 0x30
    2a38:	5ceb      	ldrb	r3, [r5, r3]
    2a3a:	2231      	movs	r2, #49	; 0x31
    2a3c:	5caf      	ldrb	r7, [r5, r2]
    2a3e:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    2a40:	07f3      	lsls	r3, r6, #31
    2a42:	d522      	bpl.n	2a8a <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    2a44:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    2a46:	b29b      	uxth	r3, r3
    2a48:	2b00      	cmp	r3, #0
    2a4a:	d01c      	beq.n	2a86 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2a4c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    2a4e:	7813      	ldrb	r3, [r2, #0]
    2a50:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    2a52:	1c51      	adds	r1, r2, #1
    2a54:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2a56:	7969      	ldrb	r1, [r5, #5]
    2a58:	2901      	cmp	r1, #1
    2a5a:	d00e      	beq.n	2a7a <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2a5c:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    2a5e:	05db      	lsls	r3, r3, #23
    2a60:	0ddb      	lsrs	r3, r3, #23
    2a62:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    2a64:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    2a66:	3b01      	subs	r3, #1
    2a68:	b29b      	uxth	r3, r3
    2a6a:	85eb      	strh	r3, [r5, #46]	; 0x2e
    2a6c:	2b00      	cmp	r3, #0
    2a6e:	d10c      	bne.n	2a8a <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2a70:	3301      	adds	r3, #1
    2a72:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    2a74:	3301      	adds	r3, #1
    2a76:	75a3      	strb	r3, [r4, #22]
    2a78:	e007      	b.n	2a8a <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    2a7a:	7851      	ldrb	r1, [r2, #1]
    2a7c:	0209      	lsls	r1, r1, #8
    2a7e:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    2a80:	3202      	adds	r2, #2
    2a82:	62aa      	str	r2, [r5, #40]	; 0x28
    2a84:	e7eb      	b.n	2a5e <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2a86:	2301      	movs	r3, #1
    2a88:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    2a8a:	07b3      	lsls	r3, r6, #30
    2a8c:	d506      	bpl.n	2a9c <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    2a8e:	2302      	movs	r3, #2
    2a90:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    2a92:	2200      	movs	r2, #0
    2a94:	3331      	adds	r3, #49	; 0x31
    2a96:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    2a98:	07fb      	lsls	r3, r7, #31
    2a9a:	d41a      	bmi.n	2ad2 <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    2a9c:	0773      	lsls	r3, r6, #29
    2a9e:	d565      	bpl.n	2b6c <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    2aa0:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2aa2:	b29b      	uxth	r3, r3
    2aa4:	2b00      	cmp	r3, #0
    2aa6:	d05f      	beq.n	2b68 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2aa8:	8b63      	ldrh	r3, [r4, #26]
    2aaa:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    2aac:	071a      	lsls	r2, r3, #28
    2aae:	d414      	bmi.n	2ada <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2ab0:	223f      	movs	r2, #63	; 0x3f
    2ab2:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    2ab4:	2b00      	cmp	r3, #0
    2ab6:	d034      	beq.n	2b22 <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    2ab8:	079a      	lsls	r2, r3, #30
    2aba:	d511      	bpl.n	2ae0 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    2abc:	221a      	movs	r2, #26
    2abe:	2332      	movs	r3, #50	; 0x32
    2ac0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    2ac2:	3b30      	subs	r3, #48	; 0x30
    2ac4:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    2ac6:	077b      	lsls	r3, r7, #29
    2ac8:	d550      	bpl.n	2b6c <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    2aca:	0028      	movs	r0, r5
    2acc:	696b      	ldr	r3, [r5, #20]
    2ace:	4798      	blx	r3
    2ad0:	e04c      	b.n	2b6c <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    2ad2:	0028      	movs	r0, r5
    2ad4:	68eb      	ldr	r3, [r5, #12]
    2ad6:	4798      	blx	r3
    2ad8:	e7e0      	b.n	2a9c <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    2ada:	2237      	movs	r2, #55	; 0x37
    2adc:	4013      	ands	r3, r2
    2ade:	e7e9      	b.n	2ab4 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2ae0:	075a      	lsls	r2, r3, #29
    2ae2:	d505      	bpl.n	2af0 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    2ae4:	221e      	movs	r2, #30
    2ae6:	2332      	movs	r3, #50	; 0x32
    2ae8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    2aea:	3b2e      	subs	r3, #46	; 0x2e
    2aec:	8363      	strh	r3, [r4, #26]
    2aee:	e7ea      	b.n	2ac6 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2af0:	07da      	lsls	r2, r3, #31
    2af2:	d505      	bpl.n	2b00 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    2af4:	2213      	movs	r2, #19
    2af6:	2332      	movs	r3, #50	; 0x32
    2af8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    2afa:	3b31      	subs	r3, #49	; 0x31
    2afc:	8363      	strh	r3, [r4, #26]
    2afe:	e7e2      	b.n	2ac6 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    2b00:	06da      	lsls	r2, r3, #27
    2b02:	d505      	bpl.n	2b10 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    2b04:	2242      	movs	r2, #66	; 0x42
    2b06:	2332      	movs	r3, #50	; 0x32
    2b08:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    2b0a:	3b22      	subs	r3, #34	; 0x22
    2b0c:	8363      	strh	r3, [r4, #26]
    2b0e:	e7da      	b.n	2ac6 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    2b10:	2220      	movs	r2, #32
    2b12:	421a      	tst	r2, r3
    2b14:	d0d7      	beq.n	2ac6 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    2b16:	3221      	adds	r2, #33	; 0x21
    2b18:	2332      	movs	r3, #50	; 0x32
    2b1a:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    2b1c:	3b12      	subs	r3, #18
    2b1e:	8363      	strh	r3, [r4, #26]
    2b20:	e7d1      	b.n	2ac6 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    2b22:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    2b24:	05db      	lsls	r3, r3, #23
    2b26:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    2b28:	b2da      	uxtb	r2, r3
    2b2a:	6a69      	ldr	r1, [r5, #36]	; 0x24
    2b2c:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    2b2e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    2b30:	1c51      	adds	r1, r2, #1
    2b32:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2b34:	7969      	ldrb	r1, [r5, #5]
    2b36:	2901      	cmp	r1, #1
    2b38:	d010      	beq.n	2b5c <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    2b3a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2b3c:	3b01      	subs	r3, #1
    2b3e:	b29b      	uxth	r3, r3
    2b40:	85ab      	strh	r3, [r5, #44]	; 0x2c
    2b42:	2b00      	cmp	r3, #0
    2b44:	d112      	bne.n	2b6c <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2b46:	3304      	adds	r3, #4
    2b48:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    2b4a:	2200      	movs	r2, #0
    2b4c:	332e      	adds	r3, #46	; 0x2e
    2b4e:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    2b50:	07bb      	lsls	r3, r7, #30
    2b52:	d50b      	bpl.n	2b6c <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    2b54:	0028      	movs	r0, r5
    2b56:	692b      	ldr	r3, [r5, #16]
    2b58:	4798      	blx	r3
    2b5a:	e007      	b.n	2b6c <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    2b5c:	0a1b      	lsrs	r3, r3, #8
    2b5e:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    2b60:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    2b62:	3301      	adds	r3, #1
    2b64:	626b      	str	r3, [r5, #36]	; 0x24
    2b66:	e7e8      	b.n	2b3a <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2b68:	2304      	movs	r3, #4
    2b6a:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    2b6c:	06f3      	lsls	r3, r6, #27
    2b6e:	d504      	bpl.n	2b7a <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    2b70:	2310      	movs	r3, #16
    2b72:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    2b74:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    2b76:	06fb      	lsls	r3, r7, #27
    2b78:	d40e      	bmi.n	2b98 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    2b7a:	06b3      	lsls	r3, r6, #26
    2b7c:	d504      	bpl.n	2b88 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    2b7e:	2320      	movs	r3, #32
    2b80:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    2b82:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    2b84:	073b      	lsls	r3, r7, #28
    2b86:	d40b      	bmi.n	2ba0 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    2b88:	0733      	lsls	r3, r6, #28
    2b8a:	d504      	bpl.n	2b96 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    2b8c:	2308      	movs	r3, #8
    2b8e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    2b90:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    2b92:	06bb      	lsls	r3, r7, #26
    2b94:	d408      	bmi.n	2ba8 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    2b96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    2b98:	0028      	movs	r0, r5
    2b9a:	69eb      	ldr	r3, [r5, #28]
    2b9c:	4798      	blx	r3
    2b9e:	e7ec      	b.n	2b7a <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    2ba0:	0028      	movs	r0, r5
    2ba2:	69ab      	ldr	r3, [r5, #24]
    2ba4:	4798      	blx	r3
    2ba6:	e7ef      	b.n	2b88 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    2ba8:	6a2b      	ldr	r3, [r5, #32]
    2baa:	0028      	movs	r0, r5
    2bac:	4798      	blx	r3
}
    2bae:	e7f2      	b.n	2b96 <_usart_interrupt_handler+0x176>
    2bb0:	200010c4 	.word	0x200010c4

00002bb4 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2bb4:	b510      	push	{r4, lr}
	switch (clock_source) {
    2bb6:	2808      	cmp	r0, #8
    2bb8:	d803      	bhi.n	2bc2 <system_clock_source_get_hz+0xe>
    2bba:	0080      	lsls	r0, r0, #2
    2bbc:	4b1c      	ldr	r3, [pc, #112]	; (2c30 <system_clock_source_get_hz+0x7c>)
    2bbe:	581b      	ldr	r3, [r3, r0]
    2bc0:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    2bc2:	2000      	movs	r0, #0
    2bc4:	e032      	b.n	2c2c <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    2bc6:	4b1b      	ldr	r3, [pc, #108]	; (2c34 <system_clock_source_get_hz+0x80>)
    2bc8:	6918      	ldr	r0, [r3, #16]
    2bca:	e02f      	b.n	2c2c <system_clock_source_get_hz+0x78>
		return (OSCCTRL->OSC16MCTRL.bit.FSEL+1)*4000000UL;
    2bcc:	4b1a      	ldr	r3, [pc, #104]	; (2c38 <system_clock_source_get_hz+0x84>)
    2bce:	7d18      	ldrb	r0, [r3, #20]
    2bd0:	0700      	lsls	r0, r0, #28
    2bd2:	0f80      	lsrs	r0, r0, #30
    2bd4:	1c43      	adds	r3, r0, #1
    2bd6:	4819      	ldr	r0, [pc, #100]	; (2c3c <system_clock_source_get_hz+0x88>)
    2bd8:	4358      	muls	r0, r3
    2bda:	e027      	b.n	2c2c <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    2bdc:	4b15      	ldr	r3, [pc, #84]	; (2c34 <system_clock_source_get_hz+0x80>)
    2bde:	6958      	ldr	r0, [r3, #20]
    2be0:	e024      	b.n	2c2c <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
    2be2:	4b14      	ldr	r3, [pc, #80]	; (2c34 <system_clock_source_get_hz+0x80>)
    2be4:	681b      	ldr	r3, [r3, #0]
			return 0;
    2be6:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
    2be8:	079b      	lsls	r3, r3, #30
    2bea:	d51f      	bpl.n	2c2c <system_clock_source_get_hz+0x78>
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    2bec:	4912      	ldr	r1, [pc, #72]	; (2c38 <system_clock_source_get_hz+0x84>)
    2bee:	2280      	movs	r2, #128	; 0x80
    2bf0:	0052      	lsls	r2, r2, #1
    2bf2:	68cb      	ldr	r3, [r1, #12]
    2bf4:	4213      	tst	r3, r2
    2bf6:	d0fc      	beq.n	2bf2 <system_clock_source_get_hz+0x3e>
		if (_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_MODE) {
    2bf8:	4b0e      	ldr	r3, [pc, #56]	; (2c34 <system_clock_source_get_hz+0x80>)
    2bfa:	681b      	ldr	r3, [r3, #0]
    2bfc:	075b      	lsls	r3, r3, #29
    2bfe:	d401      	bmi.n	2c04 <system_clock_source_get_hz+0x50>
		return 48000000UL;
    2c00:	480f      	ldr	r0, [pc, #60]	; (2c40 <system_clock_source_get_hz+0x8c>)
    2c02:	e013      	b.n	2c2c <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
    2c04:	2000      	movs	r0, #0
    2c06:	4b0f      	ldr	r3, [pc, #60]	; (2c44 <system_clock_source_get_hz+0x90>)
    2c08:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2c0a:	4b0a      	ldr	r3, [pc, #40]	; (2c34 <system_clock_source_get_hz+0x80>)
    2c0c:	689b      	ldr	r3, [r3, #8]
    2c0e:	041b      	lsls	r3, r3, #16
    2c10:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
    2c12:	4358      	muls	r0, r3
    2c14:	e00a      	b.n	2c2c <system_clock_source_get_hz+0x78>
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    2c16:	2328      	movs	r3, #40	; 0x28
    2c18:	4a07      	ldr	r2, [pc, #28]	; (2c38 <system_clock_source_get_hz+0x84>)
    2c1a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2c1c:	2000      	movs	r0, #0
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    2c1e:	079b      	lsls	r3, r3, #30
    2c20:	d504      	bpl.n	2c2c <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    2c22:	4b04      	ldr	r3, [pc, #16]	; (2c34 <system_clock_source_get_hz+0x80>)
    2c24:	68d8      	ldr	r0, [r3, #12]
    2c26:	e001      	b.n	2c2c <system_clock_source_get_hz+0x78>
		return 32768UL;
    2c28:	2080      	movs	r0, #128	; 0x80
    2c2a:	0200      	lsls	r0, r0, #8
	}
}
    2c2c:	bd10      	pop	{r4, pc}
    2c2e:	46c0      	nop			; (mov r8, r8)
    2c30:	0001c558 	.word	0x0001c558
    2c34:	20000a58 	.word	0x20000a58
    2c38:	40000c00 	.word	0x40000c00
    2c3c:	003d0900 	.word	0x003d0900
    2c40:	02dc6c00 	.word	0x02dc6c00
    2c44:	00003321 	.word	0x00003321

00002c48 <system_clock_source_osc16m_set_config>:
 *
 * \param[in] config  OSC16M configuration structure containing the new config
 */
void system_clock_source_osc16m_set_config(
		struct system_clock_source_osc16m_config *const config)
{
    2c48:	b570      	push	{r4, r5, r6, lr}
	OSCCTRL_OSC16MCTRL_Type temp = OSCCTRL->OSC16MCTRL;
    2c4a:	4c0b      	ldr	r4, [pc, #44]	; (2c78 <system_clock_source_osc16m_set_config+0x30>)
    2c4c:	7d23      	ldrb	r3, [r4, #20]

	/* Use temporary struct to reduce register access */
	temp.bit.FSEL    = config->fsel;
	temp.bit.ONDEMAND = config->on_demand;
    2c4e:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2c50:	7846      	ldrb	r6, [r0, #1]

	OSCCTRL->OSC16MCTRL = temp;
    2c52:	7802      	ldrb	r2, [r0, #0]
    2c54:	2103      	movs	r1, #3
    2c56:	4011      	ands	r1, r2
    2c58:	0089      	lsls	r1, r1, #2
    2c5a:	220c      	movs	r2, #12
    2c5c:	4393      	bics	r3, r2
    2c5e:	430b      	orrs	r3, r1
    2c60:	3a0b      	subs	r2, #11
    2c62:	4032      	ands	r2, r6
    2c64:	0192      	lsls	r2, r2, #6
    2c66:	2140      	movs	r1, #64	; 0x40
    2c68:	438b      	bics	r3, r1
    2c6a:	4313      	orrs	r3, r2
    2c6c:	01ed      	lsls	r5, r5, #7
    2c6e:	227f      	movs	r2, #127	; 0x7f
    2c70:	4013      	ands	r3, r2
    2c72:	432b      	orrs	r3, r5
    2c74:	7523      	strb	r3, [r4, #20]
}
    2c76:	bd70      	pop	{r4, r5, r6, pc}
    2c78:	40000c00 	.word	0x40000c00

00002c7c <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    2c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c7e:	46d6      	mov	lr, sl
    2c80:	464f      	mov	r7, r9
    2c82:	4646      	mov	r6, r8
    2c84:	b5c0      	push	{r6, r7, lr}
	OSC32KCTRL_XOSC32K_Type temp = OSC32KCTRL->XOSC32K;
    2c86:	4b20      	ldr	r3, [pc, #128]	; (2d08 <system_clock_source_xosc32k_set_config+0x8c>)
    2c88:	469a      	mov	sl, r3
    2c8a:	695b      	ldr	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    2c8c:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    2c8e:	7801      	ldrb	r1, [r0, #0]
    2c90:	424c      	negs	r4, r1
    2c92:	414c      	adcs	r4, r1
    2c94:	46a1      	mov	r9, r4
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.EN1K = config->enable_1khz_output;
    2c96:	7881      	ldrb	r1, [r0, #2]
    2c98:	468c      	mov	ip, r1
	temp.bit.EN32K = config->enable_32khz_output;
    2c9a:	78c1      	ldrb	r1, [r0, #3]
    2c9c:	4688      	mov	r8, r1

	temp.bit.ONDEMAND = config->on_demand;
    2c9e:	7a46      	ldrb	r6, [r0, #9]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2ca0:	7a07      	ldrb	r7, [r0, #8]
	temp.bit.WRTLOCK  = config->write_once;
    2ca2:	7a84      	ldrb	r4, [r0, #10]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    2ca4:	6840      	ldr	r0, [r0, #4]
    2ca6:	4919      	ldr	r1, [pc, #100]	; (2d0c <system_clock_source_xosc32k_set_config+0x90>)
    2ca8:	6148      	str	r0, [r1, #20]

	OSC32KCTRL->XOSC32K = temp;
    2caa:	2101      	movs	r1, #1
    2cac:	4648      	mov	r0, r9
    2cae:	0080      	lsls	r0, r0, #2
    2cb0:	2204      	movs	r2, #4
    2cb2:	4393      	bics	r3, r2
    2cb4:	4303      	orrs	r3, r0
    2cb6:	4640      	mov	r0, r8
    2cb8:	4008      	ands	r0, r1
    2cba:	00c0      	lsls	r0, r0, #3
    2cbc:	3204      	adds	r2, #4
    2cbe:	4393      	bics	r3, r2
    2cc0:	4303      	orrs	r3, r0
    2cc2:	4660      	mov	r0, ip
    2cc4:	4008      	ands	r0, r1
    2cc6:	0100      	lsls	r0, r0, #4
    2cc8:	3208      	adds	r2, #8
    2cca:	4393      	bics	r3, r2
    2ccc:	4303      	orrs	r3, r0
    2cce:	400f      	ands	r7, r1
    2cd0:	01bf      	lsls	r7, r7, #6
    2cd2:	2040      	movs	r0, #64	; 0x40
    2cd4:	4383      	bics	r3, r0
    2cd6:	433b      	orrs	r3, r7
    2cd8:	400e      	ands	r6, r1
    2cda:	01f6      	lsls	r6, r6, #7
    2cdc:	3040      	adds	r0, #64	; 0x40
    2cde:	4383      	bics	r3, r0
    2ce0:	4333      	orrs	r3, r6
    2ce2:	3879      	subs	r0, #121	; 0x79
    2ce4:	4005      	ands	r5, r0
    2ce6:	022d      	lsls	r5, r5, #8
    2ce8:	4809      	ldr	r0, [pc, #36]	; (2d10 <system_clock_source_xosc32k_set_config+0x94>)
    2cea:	4003      	ands	r3, r0
    2cec:	432b      	orrs	r3, r5
    2cee:	4021      	ands	r1, r4
    2cf0:	0309      	lsls	r1, r1, #12
    2cf2:	4808      	ldr	r0, [pc, #32]	; (2d14 <system_clock_source_xosc32k_set_config+0x98>)
    2cf4:	4003      	ands	r3, r0
    2cf6:	430b      	orrs	r3, r1
    2cf8:	4652      	mov	r2, sl
    2cfa:	6153      	str	r3, [r2, #20]
}
    2cfc:	bc1c      	pop	{r2, r3, r4}
    2cfe:	4690      	mov	r8, r2
    2d00:	4699      	mov	r9, r3
    2d02:	46a2      	mov	sl, r4
    2d04:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2d06:	46c0      	nop			; (mov r8, r8)
    2d08:	40001000 	.word	0x40001000
    2d0c:	20000a58 	.word	0x20000a58
    2d10:	fffff8ff 	.word	0xfffff8ff
    2d14:	ffffefff 	.word	0xffffefff

00002d18 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    2d18:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			OSCCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2d1a:	7a83      	ldrb	r3, [r0, #10]
    2d1c:	069b      	lsls	r3, r3, #26
    2d1e:	0c1b      	lsrs	r3, r3, #16
			OSCCTRL_DFLLVAL_FINE(config->fine_value);
    2d20:	8982      	ldrh	r2, [r0, #12]
    2d22:	0592      	lsls	r2, r2, #22
    2d24:	0d92      	lsrs	r2, r2, #22
			OSCCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2d26:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    2d28:	491a      	ldr	r1, [pc, #104]	; (2d94 <system_clock_source_dfll_set_config+0x7c>)
    2d2a:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    2d2c:	7a03      	ldrb	r3, [r0, #8]
    2d2e:	7a42      	ldrb	r2, [r0, #9]
    2d30:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    2d32:	8882      	ldrh	r2, [r0, #4]
    2d34:	88c4      	ldrh	r4, [r0, #6]
    2d36:	4322      	orrs	r2, r4
    2d38:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << OSCCTRL_DFLLCTRL_ONDEMAND_Pos) |
    2d3a:	7842      	ldrb	r2, [r0, #1]
    2d3c:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    2d3e:	4313      	orrs	r3, r2
			((uint32_t)config->run_in_stanby << OSCCTRL_DFLLCTRL_RUNSTDBY_Pos);
    2d40:	7882      	ldrb	r2, [r0, #2]
    2d42:	0192      	lsls	r2, r2, #6
			((uint32_t)config->on_demand << OSCCTRL_DFLLCTRL_ONDEMAND_Pos) |
    2d44:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    2d46:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    2d48:	7803      	ldrb	r3, [r0, #0]
    2d4a:	2b04      	cmp	r3, #4
    2d4c:	d011      	beq.n	2d72 <system_clock_source_dfll_set_config+0x5a>
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    2d4e:	2b20      	cmp	r3, #32
    2d50:	d10e      	bne.n	2d70 <system_clock_source_dfll_set_config+0x58>

		_system_clock_inst.dfll.mul =
				OSCCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2d52:	7b83      	ldrb	r3, [r0, #14]
    2d54:	069b      	lsls	r3, r3, #26
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);
    2d56:	8a42      	ldrh	r2, [r0, #18]
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2d58:	4313      	orrs	r3, r2
    2d5a:	8a02      	ldrh	r2, [r0, #16]
    2d5c:	0412      	lsls	r2, r2, #16
    2d5e:	490e      	ldr	r1, [pc, #56]	; (2d98 <system_clock_source_dfll_set_config+0x80>)
    2d60:	400a      	ands	r2, r1
    2d62:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    2d64:	4a0b      	ldr	r2, [pc, #44]	; (2d94 <system_clock_source_dfll_set_config+0x7c>)
    2d66:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    2d68:	6811      	ldr	r1, [r2, #0]
    2d6a:	4b0c      	ldr	r3, [pc, #48]	; (2d9c <system_clock_source_dfll_set_config+0x84>)
    2d6c:	430b      	orrs	r3, r1
    2d6e:	6013      	str	r3, [r2, #0]
				OSCCTRL_DFLLCTRL_MODE | OSCCTRL_DFLLCTRL_BPLCKC;
	}
}
    2d70:	bd10      	pop	{r4, pc}
				OSCCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2d72:	7b83      	ldrb	r3, [r0, #14]
    2d74:	069b      	lsls	r3, r3, #26
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);
    2d76:	8a42      	ldrh	r2, [r0, #18]
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2d78:	4313      	orrs	r3, r2
    2d7a:	8a02      	ldrh	r2, [r0, #16]
    2d7c:	0412      	lsls	r2, r2, #16
    2d7e:	4906      	ldr	r1, [pc, #24]	; (2d98 <system_clock_source_dfll_set_config+0x80>)
    2d80:	400a      	ands	r2, r1
    2d82:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    2d84:	4a03      	ldr	r2, [pc, #12]	; (2d94 <system_clock_source_dfll_set_config+0x7c>)
    2d86:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    2d88:	6813      	ldr	r3, [r2, #0]
    2d8a:	2104      	movs	r1, #4
    2d8c:	430b      	orrs	r3, r1
    2d8e:	6013      	str	r3, [r2, #0]
    2d90:	e7ee      	b.n	2d70 <system_clock_source_dfll_set_config+0x58>
    2d92:	46c0      	nop			; (mov r8, r8)
    2d94:	20000a58 	.word	0x20000a58
    2d98:	03ff0000 	.word	0x03ff0000
    2d9c:	00000424 	.word	0x00000424

00002da0 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2da0:	2808      	cmp	r0, #8
    2da2:	d803      	bhi.n	2dac <system_clock_source_enable+0xc>
    2da4:	0080      	lsls	r0, r0, #2
    2da6:	4b29      	ldr	r3, [pc, #164]	; (2e4c <system_clock_source_enable+0xac>)
    2da8:	581b      	ldr	r3, [r3, r0]
    2daa:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2dac:	2017      	movs	r0, #23
    2dae:	e04b      	b.n	2e48 <system_clock_source_enable+0xa8>
		OSCCTRL->OSC16MCTRL.reg |= OSCCTRL_OSC16MCTRL_ENABLE;
    2db0:	4a27      	ldr	r2, [pc, #156]	; (2e50 <system_clock_source_enable+0xb0>)
    2db2:	7d13      	ldrb	r3, [r2, #20]
    2db4:	2102      	movs	r1, #2
    2db6:	430b      	orrs	r3, r1
    2db8:	7513      	strb	r3, [r2, #20]
		return STATUS_OK;
    2dba:	2000      	movs	r0, #0
    2dbc:	e044      	b.n	2e48 <system_clock_source_enable+0xa8>
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
    2dbe:	4a25      	ldr	r2, [pc, #148]	; (2e54 <system_clock_source_enable+0xb4>)
    2dc0:	6993      	ldr	r3, [r2, #24]
    2dc2:	2102      	movs	r1, #2
    2dc4:	430b      	orrs	r3, r1
    2dc6:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    2dc8:	2000      	movs	r0, #0
		break;
    2dca:	e03d      	b.n	2e48 <system_clock_source_enable+0xa8>
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
    2dcc:	4a20      	ldr	r2, [pc, #128]	; (2e50 <system_clock_source_enable+0xb0>)
    2dce:	8a13      	ldrh	r3, [r2, #16]
    2dd0:	2102      	movs	r1, #2
    2dd2:	430b      	orrs	r3, r1
    2dd4:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    2dd6:	2000      	movs	r0, #0
		break;
    2dd8:	e036      	b.n	2e48 <system_clock_source_enable+0xa8>
		OSC32KCTRL->XOSC32K.reg |= OSC32KCTRL_XOSC32K_ENABLE;
    2dda:	4a1e      	ldr	r2, [pc, #120]	; (2e54 <system_clock_source_enable+0xb4>)
    2ddc:	6953      	ldr	r3, [r2, #20]
    2dde:	2102      	movs	r1, #2
    2de0:	430b      	orrs	r3, r1
    2de2:	6153      	str	r3, [r2, #20]
	return STATUS_OK;
    2de4:	2000      	movs	r0, #0
		break;
    2de6:	e02f      	b.n	2e48 <system_clock_source_enable+0xa8>
		_system_clock_inst.dfll.control |= OSCCTRL_DFLLCTRL_ENABLE;
    2de8:	491b      	ldr	r1, [pc, #108]	; (2e58 <system_clock_source_enable+0xb8>)
    2dea:	680b      	ldr	r3, [r1, #0]
    2dec:	2202      	movs	r2, #2
    2dee:	4313      	orrs	r3, r2
    2df0:	600b      	str	r3, [r1, #0]
	OSCCTRL->DFLLCTRL.reg = OSCCTRL_DFLLCTRL_ENABLE;
    2df2:	4b17      	ldr	r3, [pc, #92]	; (2e50 <system_clock_source_enable+0xb0>)
    2df4:	831a      	strh	r2, [r3, #24]
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    2df6:	0019      	movs	r1, r3
    2df8:	32fe      	adds	r2, #254	; 0xfe
    2dfa:	68cb      	ldr	r3, [r1, #12]
    2dfc:	4213      	tst	r3, r2
    2dfe:	d0fc      	beq.n	2dfa <system_clock_source_enable+0x5a>
	OSCCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2e00:	4a15      	ldr	r2, [pc, #84]	; (2e58 <system_clock_source_enable+0xb8>)
    2e02:	6891      	ldr	r1, [r2, #8]
    2e04:	4b12      	ldr	r3, [pc, #72]	; (2e50 <system_clock_source_enable+0xb0>)
    2e06:	6219      	str	r1, [r3, #32]
	OSCCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2e08:	6852      	ldr	r2, [r2, #4]
    2e0a:	61da      	str	r2, [r3, #28]
	OSCCTRL->DFLLCTRL.reg = 0;
    2e0c:	2200      	movs	r2, #0
    2e0e:	831a      	strh	r2, [r3, #24]
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    2e10:	0019      	movs	r1, r3
    2e12:	3201      	adds	r2, #1
    2e14:	32ff      	adds	r2, #255	; 0xff
    2e16:	68cb      	ldr	r3, [r1, #12]
    2e18:	4213      	tst	r3, r2
    2e1a:	d0fc      	beq.n	2e16 <system_clock_source_enable+0x76>
	OSCCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2e1c:	4b0e      	ldr	r3, [pc, #56]	; (2e58 <system_clock_source_enable+0xb8>)
    2e1e:	681b      	ldr	r3, [r3, #0]
    2e20:	b29b      	uxth	r3, r3
    2e22:	4a0b      	ldr	r2, [pc, #44]	; (2e50 <system_clock_source_enable+0xb0>)
    2e24:	8313      	strh	r3, [r2, #24]
	return STATUS_OK;
    2e26:	2000      	movs	r0, #0
    2e28:	e00e      	b.n	2e48 <system_clock_source_enable+0xa8>
		OSCCTRL->DPLLCTRLA.reg |= OSCCTRL_DPLLCTRLA_ENABLE;
    2e2a:	4909      	ldr	r1, [pc, #36]	; (2e50 <system_clock_source_enable+0xb0>)
    2e2c:	2228      	movs	r2, #40	; 0x28
    2e2e:	5c8b      	ldrb	r3, [r1, r2]
    2e30:	2002      	movs	r0, #2
    2e32:	4303      	orrs	r3, r0
    2e34:	548b      	strb	r3, [r1, r2]
		while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_ENABLE){
    2e36:	0008      	movs	r0, r1
    2e38:	2138      	movs	r1, #56	; 0x38
    2e3a:	3a26      	subs	r2, #38	; 0x26
    2e3c:	5c43      	ldrb	r3, [r0, r1]
    2e3e:	4213      	tst	r3, r2
    2e40:	d1fc      	bne.n	2e3c <system_clock_source_enable+0x9c>
	return STATUS_OK;
    2e42:	2000      	movs	r0, #0
    2e44:	e000      	b.n	2e48 <system_clock_source_enable+0xa8>
		return STATUS_OK;
    2e46:	2000      	movs	r0, #0
}
    2e48:	4770      	bx	lr
    2e4a:	46c0      	nop			; (mov r8, r8)
    2e4c:	0001c57c 	.word	0x0001c57c
    2e50:	40000c00 	.word	0x40000c00
    2e54:	40001000 	.word	0x40001000
    2e58:	20000a58 	.word	0x20000a58

00002e5c <system_clock_source_disable>:
 *                                 given
 */
enum status_code system_clock_source_disable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2e5c:	2808      	cmp	r0, #8
    2e5e:	d832      	bhi.n	2ec6 <system_clock_source_disable+0x6a>
    2e60:	0080      	lsls	r0, r0, #2
    2e62:	4b1a      	ldr	r3, [pc, #104]	; (2ecc <system_clock_source_disable+0x70>)
    2e64:	581b      	ldr	r3, [r3, r0]
    2e66:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC16M:
		OSCCTRL->OSC16MCTRL.reg &= ~OSCCTRL_OSC16MCTRL_ENABLE;
    2e68:	4a19      	ldr	r2, [pc, #100]	; (2ed0 <system_clock_source_disable+0x74>)
    2e6a:	7d13      	ldrb	r3, [r2, #20]
    2e6c:	2102      	movs	r1, #2
    2e6e:	438b      	bics	r3, r1
    2e70:	7513      	strb	r3, [r2, #20]
		Assert(false);
		return STATUS_ERR_INVALID_ARG;

	}

	return STATUS_OK;
    2e72:	2000      	movs	r0, #0
}
    2e74:	4770      	bx	lr
		OSC32KCTRL->OSC32K.reg &= ~OSC32KCTRL_OSC32K_ENABLE;
    2e76:	4a17      	ldr	r2, [pc, #92]	; (2ed4 <system_clock_source_disable+0x78>)
    2e78:	6993      	ldr	r3, [r2, #24]
    2e7a:	2102      	movs	r1, #2
    2e7c:	438b      	bics	r3, r1
    2e7e:	6193      	str	r3, [r2, #24]
	return STATUS_OK;
    2e80:	2000      	movs	r0, #0
		break;
    2e82:	e7f7      	b.n	2e74 <system_clock_source_disable+0x18>
		OSCCTRL->XOSCCTRL.reg &= ~OSCCTRL_XOSCCTRL_ENABLE;
    2e84:	4a12      	ldr	r2, [pc, #72]	; (2ed0 <system_clock_source_disable+0x74>)
    2e86:	8a13      	ldrh	r3, [r2, #16]
    2e88:	2102      	movs	r1, #2
    2e8a:	438b      	bics	r3, r1
    2e8c:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    2e8e:	2000      	movs	r0, #0
		break;
    2e90:	e7f0      	b.n	2e74 <system_clock_source_disable+0x18>
		OSC32KCTRL->XOSC32K.reg &= ~OSC32KCTRL_XOSC32K_ENABLE;
    2e92:	4a10      	ldr	r2, [pc, #64]	; (2ed4 <system_clock_source_disable+0x78>)
    2e94:	6953      	ldr	r3, [r2, #20]
    2e96:	2102      	movs	r1, #2
    2e98:	438b      	bics	r3, r1
    2e9a:	6153      	str	r3, [r2, #20]
	return STATUS_OK;
    2e9c:	2000      	movs	r0, #0
		break;
    2e9e:	e7e9      	b.n	2e74 <system_clock_source_disable+0x18>
		_system_clock_inst.dfll.control &= ~OSCCTRL_DFLLCTRL_ENABLE;
    2ea0:	4b0d      	ldr	r3, [pc, #52]	; (2ed8 <system_clock_source_disable+0x7c>)
    2ea2:	681a      	ldr	r2, [r3, #0]
    2ea4:	2102      	movs	r1, #2
    2ea6:	438a      	bics	r2, r1
    2ea8:	601a      	str	r2, [r3, #0]
		OSCCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2eaa:	681b      	ldr	r3, [r3, #0]
    2eac:	b29b      	uxth	r3, r3
    2eae:	4a08      	ldr	r2, [pc, #32]	; (2ed0 <system_clock_source_disable+0x74>)
    2eb0:	8313      	strh	r3, [r2, #24]
	return STATUS_OK;
    2eb2:	2000      	movs	r0, #0
		break;
    2eb4:	e7de      	b.n	2e74 <system_clock_source_disable+0x18>
		OSCCTRL->DPLLCTRLA.reg &= ~OSCCTRL_DPLLCTRLA_ENABLE;
    2eb6:	4906      	ldr	r1, [pc, #24]	; (2ed0 <system_clock_source_disable+0x74>)
    2eb8:	2228      	movs	r2, #40	; 0x28
    2eba:	5c8b      	ldrb	r3, [r1, r2]
    2ebc:	2002      	movs	r0, #2
    2ebe:	4383      	bics	r3, r0
    2ec0:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    2ec2:	2000      	movs	r0, #0
		break;
    2ec4:	e7d6      	b.n	2e74 <system_clock_source_disable+0x18>
		return STATUS_ERR_INVALID_ARG;
    2ec6:	2017      	movs	r0, #23
    2ec8:	e7d4      	b.n	2e74 <system_clock_source_disable+0x18>
    2eca:	46c0      	nop			; (mov r8, r8)
    2ecc:	0001c5a0 	.word	0x0001c5a0
    2ed0:	40000c00 	.word	0x40000c00
    2ed4:	40001000 	.word	0x40001000
    2ed8:	20000a58 	.word	0x20000a58

00002edc <system_clock_init>:
 * \note OSC16M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC16M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2edc:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ede:	46ce      	mov	lr, r9
    2ee0:	4647      	mov	r7, r8
    2ee2:	b580      	push	{r7, lr}
    2ee4:	b08d      	sub	sp, #52	; 0x34
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	OSCCTRL->INTFLAG.reg = OSCCTRL_INTFLAG_DFLLRDY;
    2ee6:	2280      	movs	r2, #128	; 0x80
    2ee8:	0052      	lsls	r2, r2, #1
    2eea:	4b76      	ldr	r3, [pc, #472]	; (30c4 <system_clock_init+0x1e8>)
    2eec:	609a      	str	r2, [r3, #8]
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BOD33RDY | SUPC_INTFLAG_BOD33DET;
    2eee:	3afd      	subs	r2, #253	; 0xfd
    2ef0:	4b75      	ldr	r3, [pc, #468]	; (30c8 <system_clock_init+0x1ec>)
    2ef2:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2ef4:	4a75      	ldr	r2, [pc, #468]	; (30cc <system_clock_init+0x1f0>)
    2ef6:	6853      	ldr	r3, [r2, #4]
    2ef8:	211e      	movs	r1, #30
    2efa:	438b      	bics	r3, r1
    2efc:	391a      	subs	r1, #26
    2efe:	430b      	orrs	r3, r1
    2f00:	6053      	str	r3, [r2, #4]
 */
static inline enum status_code system_switch_performance_level(
					const enum system_performance_level performance_level)
{

	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
    2f02:	2380      	movs	r3, #128	; 0x80
    2f04:	05db      	lsls	r3, r3, #23
    2f06:	789b      	ldrb	r3, [r3, #2]
    2f08:	2b02      	cmp	r3, #2
    2f0a:	d00f      	beq.n	2f2c <system_clock_init+0x50>
		return STATUS_OK;
	}

#if SAML22 || SAML21XXXB || SAMR34J || SAMR35J
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
    2f0c:	2380      	movs	r3, #128	; 0x80
    2f0e:	05db      	lsls	r3, r3, #23
    2f10:	789b      	ldrb	r3, [r3, #2]
    2f12:	b25b      	sxtb	r3, r3
    2f14:	2b00      	cmp	r3, #0
    2f16:	db09      	blt.n	2f2c <system_clock_init+0x50>
		return STATUS_ERR_INVALID_ARG;
	}
#endif

	/* Clear performance level status */
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
    2f18:	2380      	movs	r3, #128	; 0x80
    2f1a:	05db      	lsls	r3, r3, #23
    2f1c:	2201      	movs	r2, #1
    2f1e:	719a      	strb	r2, [r3, #6]

	/* Switch performance level */
	PM->PLCFG.reg = performance_level;
    2f20:	3201      	adds	r2, #1
    2f22:	709a      	strb	r2, [r3, #2]

	/* Waiting performance level ready */
	while (!PM->INTFLAG.reg) {
    2f24:	001a      	movs	r2, r3
    2f26:	7993      	ldrb	r3, [r2, #6]
    2f28:	2b00      	cmp	r3, #0
    2f2a:	d0fc      	beq.n	2f26 <system_clock_init+0x4a>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    2f2c:	a809      	add	r0, sp, #36	; 0x24
    2f2e:	2300      	movs	r3, #0
    2f30:	7003      	strb	r3, [r0, #0]
	config->frequency           = 32768UL;
    2f32:	2280      	movs	r2, #128	; 0x80
    2f34:	0212      	lsls	r2, r2, #8
    2f36:	6042      	str	r2, [r0, #4]
	config->enable_1khz_output  = false;
    2f38:	7083      	strb	r3, [r0, #2]
	config->enable_32khz_output = true;
    2f3a:	2201      	movs	r2, #1
    2f3c:	70c2      	strb	r2, [r0, #3]
	config->run_in_standby      = false;
    2f3e:	7203      	strb	r3, [r0, #8]
	config->write_once          = false;
    2f40:	7283      	strb	r3, [r0, #10]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    2f42:	3203      	adds	r2, #3
    2f44:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    2f46:	7243      	strb	r3, [r0, #9]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    2f48:	4b61      	ldr	r3, [pc, #388]	; (30d0 <system_clock_init+0x1f4>)
    2f4a:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    2f4c:	2005      	movs	r0, #5
    2f4e:	4b61      	ldr	r3, [pc, #388]	; (30d4 <system_clock_init+0x1f8>)
    2f50:	4798      	blx	r3
		return ((OSC32KCTRL->STATUS.reg & mask) == mask);
    2f52:	4961      	ldr	r1, [pc, #388]	; (30d8 <system_clock_init+0x1fc>)
    2f54:	2201      	movs	r2, #1
    2f56:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    2f58:	421a      	tst	r2, r3
    2f5a:	d0fc      	beq.n	2f56 <system_clock_init+0x7a>
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2f5c:	a901      	add	r1, sp, #4
    2f5e:	2501      	movs	r5, #1
    2f60:	604d      	str	r5, [r1, #4]
	config->high_when_disabled = false;
    2f62:	2400      	movs	r4, #0
    2f64:	704c      	strb	r4, [r1, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    2f66:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    2f68:	724c      	strb	r4, [r1, #9]
	gclk_conf.source_clock = SYSTEM_CLOCK_SOURCE_ULP32K;
    2f6a:	2303      	movs	r3, #3
    2f6c:	700b      	strb	r3, [r1, #0]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk_conf);
    2f6e:	2000      	movs	r0, #0
    2f70:	4b5a      	ldr	r3, [pc, #360]	; (30dc <system_clock_init+0x200>)
    2f72:	4798      	blx	r3
	system_clock_source_disable(SYSTEM_CLOCK_SOURCE_OSC16M);
    2f74:	2006      	movs	r0, #6
    2f76:	4b5a      	ldr	r3, [pc, #360]	; (30e0 <system_clock_init+0x204>)
    2f78:	4798      	blx	r3
	config->run_in_standby  = false;
    2f7a:	466b      	mov	r3, sp
    2f7c:	705c      	strb	r4, [r3, #1]
	osc16m_conf.fsel      		= CONF_CLOCK_OSC16M_FREQ_SEL;
    2f7e:	701d      	strb	r5, [r3, #0]
	osc16m_conf.on_demand       = 0;
    2f80:	709c      	strb	r4, [r3, #2]
	system_clock_source_osc16m_set_config(&osc16m_conf);
    2f82:	4668      	mov	r0, sp
    2f84:	4b57      	ldr	r3, [pc, #348]	; (30e4 <system_clock_init+0x208>)
    2f86:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC16M);
    2f88:	2006      	movs	r0, #6
    2f8a:	4b52      	ldr	r3, [pc, #328]	; (30d4 <system_clock_init+0x1f8>)
    2f8c:	4798      	blx	r3
		return ((OSCCTRL->STATUS.reg & mask) == mask);
    2f8e:	494d      	ldr	r1, [pc, #308]	; (30c4 <system_clock_init+0x1e8>)
    2f90:	2210      	movs	r2, #16
    2f92:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_OSC16M));
    2f94:	421a      	tst	r2, r3
    2f96:	d0fc      	beq.n	2f92 <system_clock_init+0xb6>
	config->division_factor    = 1;
    2f98:	a901      	add	r1, sp, #4
    2f9a:	2301      	movs	r3, #1
    2f9c:	604b      	str	r3, [r1, #4]
	config->high_when_disabled = false;
    2f9e:	2400      	movs	r4, #0
    2fa0:	704c      	strb	r4, [r1, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
    2fa2:	3305      	adds	r3, #5
    2fa4:	700b      	strb	r3, [r1, #0]
	config->run_in_standby     = false;
    2fa6:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    2fa8:	724c      	strb	r4, [r1, #9]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk_conf);
    2faa:	2000      	movs	r0, #0
    2fac:	4b4b      	ldr	r3, [pc, #300]	; (30dc <system_clock_init+0x200>)
    2fae:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2fb0:	ab04      	add	r3, sp, #16
    2fb2:	2200      	movs	r2, #0
    2fb4:	809c      	strh	r4, [r3, #4]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    2fb6:	80dc      	strh	r4, [r3, #6]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2fb8:	721a      	strb	r2, [r3, #8]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2fba:	725a      	strb	r2, [r3, #9]
	config->run_in_stanby   = false;
    2fbc:	709a      	strb	r2, [r3, #2]
	config->fine_value      = 0xff / 4; /* Midpoint */
    2fbe:	213f      	movs	r1, #63	; 0x3f
    2fc0:	8199      	strh	r1, [r3, #12]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    2fc2:	393b      	subs	r1, #59	; 0x3b
    2fc4:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    2fc6:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    26 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP5)
    2fc8:	4b47      	ldr	r3, [pc, #284]	; (30e8 <system_clock_init+0x20c>)
    2fca:	681b      	ldr	r3, [r3, #0]
    2fcc:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the Calibration value is not correct */
	if (coarse == 0x3f) {
    2fce:	2b3f      	cmp	r3, #63	; 0x3f
    2fd0:	d100      	bne.n	2fd4 <system_clock_init+0xf8>
    2fd2:	e074      	b.n	30be <system_clock_init+0x1e2>
		coarse = 0x1f;
	}

	dfll_conf.coarse_value = coarse;
    2fd4:	a804      	add	r0, sp, #16
    2fd6:	7283      	strb	r3, [r0, #10]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    2fd8:	23b7      	movs	r3, #183	; 0xb7
    2fda:	00db      	lsls	r3, r3, #3
    2fdc:	8243      	strh	r3, [r0, #18]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2fde:	2307      	movs	r3, #7
    2fe0:	7383      	strb	r3, [r0, #14]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    2fe2:	3338      	adds	r3, #56	; 0x38
    2fe4:	8203      	strh	r3, [r0, #16]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    2fe6:	4b41      	ldr	r3, [pc, #260]	; (30ec <system_clock_init+0x210>)
    2fe8:	4798      	blx	r3
#endif

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2fea:	4b41      	ldr	r3, [pc, #260]	; (30f0 <system_clock_init+0x214>)
    2fec:	4798      	blx	r3
	config->division_factor    = 1;
    2fee:	ac01      	add	r4, sp, #4
    2ff0:	2601      	movs	r6, #1
    2ff2:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    2ff4:	2500      	movs	r5, #0
    2ff6:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    2ff8:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    2ffa:	2305      	movs	r3, #5
    2ffc:	4699      	mov	r9, r3
    2ffe:	7023      	strb	r3, [r4, #0]
    3000:	7226      	strb	r6, [r4, #8]
    3002:	0021      	movs	r1, r4
    3004:	2001      	movs	r0, #1
    3006:	4b35      	ldr	r3, [pc, #212]	; (30dc <system_clock_init+0x200>)
    3008:	4698      	mov	r8, r3
    300a:	4798      	blx	r3
    300c:	2001      	movs	r0, #1
    300e:	4f39      	ldr	r7, [pc, #228]	; (30f4 <system_clock_init+0x218>)
    3010:	47b8      	blx	r7
	config->high_when_disabled = false;
    3012:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
    3014:	2306      	movs	r3, #6
    3016:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    3018:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    301a:	7265      	strb	r5, [r4, #9]
    301c:	464b      	mov	r3, r9
    301e:	6063      	str	r3, [r4, #4]
    3020:	0021      	movs	r1, r4
    3022:	2002      	movs	r0, #2
    3024:	47c0      	blx	r8
    3026:	2002      	movs	r0, #2
    3028:	47b8      	blx	r7
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    302a:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(OSCCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    302c:	0021      	movs	r1, r4
    302e:	2000      	movs	r0, #0
    3030:	4b31      	ldr	r3, [pc, #196]	; (30f8 <system_clock_init+0x21c>)
    3032:	4798      	blx	r3
		system_gclk_chan_enable(OSCCTRL_GCLK_ID_DFLL48);
    3034:	2000      	movs	r0, #0
    3036:	4b31      	ldr	r3, [pc, #196]	; (30fc <system_clock_init+0x220>)
    3038:	4798      	blx	r3
#  endif
#endif

	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    303a:	2007      	movs	r0, #7
    303c:	4b25      	ldr	r3, [pc, #148]	; (30d4 <system_clock_init+0x1f8>)
    303e:	4798      	blx	r3
		return ((OSCCTRL->STATUS.reg & mask) == mask);
    3040:	4920      	ldr	r1, [pc, #128]	; (30c4 <system_clock_init+0x1e8>)
    3042:	22d0      	movs	r2, #208	; 0xd0
    3044:	0112      	lsls	r2, r2, #4
    3046:	68cb      	ldr	r3, [r1, #12]
    3048:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    304a:	4293      	cmp	r3, r2
    304c:	d1fb      	bne.n	3046 <system_clock_init+0x16a>
	MCLK->BUPDIV.reg = MCLK_BUPDIV_BUPDIV(1 << divider);
    304e:	4c2c      	ldr	r4, [pc, #176]	; (3100 <system_clock_init+0x224>)
    3050:	2301      	movs	r3, #1
    3052:	71a3      	strb	r3, [r4, #6]
	MCLK->LPDIV.reg = MCLK_LPDIV_LPDIV(1 << divider);
    3054:	7163      	strb	r3, [r4, #5]
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    3056:	7123      	strb	r3, [r4, #4]
	config->high_when_disabled = false;
    3058:	a901      	add	r1, sp, #4
    305a:	2300      	movs	r3, #0
    305c:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    305e:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    3060:	724b      	strb	r3, [r1, #9]
	system_main_clock_set_failure_detect(CONF_CLOCK_CPU_CLOCK_FAILURE_DETECT);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    3062:	3307      	adds	r3, #7
    3064:	700b      	strb	r3, [r1, #0]
    3066:	3b01      	subs	r3, #1
    3068:	604b      	str	r3, [r1, #4]
    306a:	2000      	movs	r0, #0
    306c:	4b1b      	ldr	r3, [pc, #108]	; (30dc <system_clock_init+0x200>)
    306e:	4798      	blx	r3
    3070:	2000      	movs	r0, #0
    3072:	4b20      	ldr	r3, [pc, #128]	; (30f4 <system_clock_init+0x218>)
    3074:	4798      	blx	r3
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) / MCLK->CPUDIV.reg);
    3076:	2000      	movs	r0, #0
    3078:	4b22      	ldr	r3, [pc, #136]	; (3104 <system_clock_init+0x228>)
    307a:	4798      	blx	r3
    307c:	7921      	ldrb	r1, [r4, #4]
    307e:	b2c9      	uxtb	r1, r1
    3080:	4b21      	ldr	r3, [pc, #132]	; (3108 <system_clock_init+0x22c>)
    3082:	4798      	blx	r3
#endif

	/* If CPU frequency is less than 12MHz, scale down performance level to PL0 */
	uint32_t cpu_freq = system_cpu_clock_get_hz();
	if (cpu_freq <= 12000000) {
    3084:	4b21      	ldr	r3, [pc, #132]	; (310c <system_clock_init+0x230>)
    3086:	4298      	cmp	r0, r3
    3088:	d814      	bhi.n	30b4 <system_clock_init+0x1d8>
	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
    308a:	2380      	movs	r3, #128	; 0x80
    308c:	05db      	lsls	r3, r3, #23
    308e:	789b      	ldrb	r3, [r3, #2]
    3090:	2b00      	cmp	r3, #0
    3092:	d00f      	beq.n	30b4 <system_clock_init+0x1d8>
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
    3094:	2380      	movs	r3, #128	; 0x80
    3096:	05db      	lsls	r3, r3, #23
    3098:	789b      	ldrb	r3, [r3, #2]
    309a:	b25b      	sxtb	r3, r3
    309c:	2b00      	cmp	r3, #0
    309e:	db09      	blt.n	30b4 <system_clock_init+0x1d8>
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
    30a0:	2380      	movs	r3, #128	; 0x80
    30a2:	05db      	lsls	r3, r3, #23
    30a4:	2201      	movs	r2, #1
    30a6:	719a      	strb	r2, [r3, #6]
	PM->PLCFG.reg = performance_level;
    30a8:	2200      	movs	r2, #0
    30aa:	709a      	strb	r2, [r3, #2]
	while (!PM->INTFLAG.reg) {
    30ac:	001a      	movs	r2, r3
    30ae:	7993      	ldrb	r3, [r2, #6]
    30b0:	2b00      	cmp	r3, #0
    30b2:	d0fc      	beq.n	30ae <system_clock_init+0x1d2>
		system_switch_performance_level(SYSTEM_PERFORMANCE_LEVEL_0);
	}
}
    30b4:	b00d      	add	sp, #52	; 0x34
    30b6:	bc0c      	pop	{r2, r3}
    30b8:	4690      	mov	r8, r2
    30ba:	4699      	mov	r9, r3
    30bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    30be:	3b20      	subs	r3, #32
    30c0:	e788      	b.n	2fd4 <system_clock_init+0xf8>
    30c2:	46c0      	nop			; (mov r8, r8)
    30c4:	40000c00 	.word	0x40000c00
    30c8:	40001400 	.word	0x40001400
    30cc:	41004000 	.word	0x41004000
    30d0:	00002c7d 	.word	0x00002c7d
    30d4:	00002da1 	.word	0x00002da1
    30d8:	40001000 	.word	0x40001000
    30dc:	00003135 	.word	0x00003135
    30e0:	00002e5d 	.word	0x00002e5d
    30e4:	00002c49 	.word	0x00002c49
    30e8:	00806020 	.word	0x00806020
    30ec:	00002d19 	.word	0x00002d19
    30f0:	00003111 	.word	0x00003111
    30f4:	000031e1 	.word	0x000031e1
    30f8:	000032fd 	.word	0x000032fd
    30fc:	0000328d 	.word	0x0000328d
    3100:	40000400 	.word	0x40000400
    3104:	00003221 	.word	0x00003221
    3108:	00012a95 	.word	0x00012a95
    310c:	00b71b00 	.word	0x00b71b00

00003110 <system_gclk_init>:
			MCLK->APBAMASK.reg |= mask;
    3110:	4a06      	ldr	r2, [pc, #24]	; (312c <system_gclk_init+0x1c>)
    3112:	6953      	ldr	r3, [r2, #20]
    3114:	2140      	movs	r1, #64	; 0x40
    3116:	430b      	orrs	r3, r1
    3118:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    311a:	2201      	movs	r2, #1
    311c:	4b04      	ldr	r3, [pc, #16]	; (3130 <system_gclk_init+0x20>)
    311e:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    3120:	0019      	movs	r1, r3
    3122:	780b      	ldrb	r3, [r1, #0]
    3124:	4213      	tst	r3, r2
    3126:	d1fc      	bne.n	3122 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    3128:	4770      	bx	lr
    312a:	46c0      	nop			; (mov r8, r8)
    312c:	40000400 	.word	0x40000400
    3130:	40001800 	.word	0x40001800

00003134 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    3134:	b570      	push	{r4, r5, r6, lr}
    3136:	0004      	movs	r4, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    3138:	780d      	ldrb	r5, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    313a:	784b      	ldrb	r3, [r1, #1]
    313c:	2b00      	cmp	r3, #0
    313e:	d002      	beq.n	3146 <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    3140:	2380      	movs	r3, #128	; 0x80
    3142:	00db      	lsls	r3, r3, #3
    3144:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    3146:	7a4b      	ldrb	r3, [r1, #9]
    3148:	2b00      	cmp	r3, #0
    314a:	d002      	beq.n	3152 <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    314c:	2380      	movs	r3, #128	; 0x80
    314e:	011b      	lsls	r3, r3, #4
    3150:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    3152:	6848      	ldr	r0, [r1, #4]
    3154:	2801      	cmp	r0, #1
    3156:	d90f      	bls.n	3178 <system_gclk_gen_set_config+0x44>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    3158:	1e43      	subs	r3, r0, #1
    315a:	4218      	tst	r0, r3
    315c:	d131      	bne.n	31c2 <system_gclk_gen_set_config+0x8e>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    315e:	2802      	cmp	r0, #2
    3160:	d92d      	bls.n	31be <system_gclk_gen_set_config+0x8a>
    3162:	2302      	movs	r3, #2
    3164:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    3166:	3201      	adds	r2, #1
						mask <<= 1) {
    3168:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    316a:	4298      	cmp	r0, r3
    316c:	d8fb      	bhi.n	3166 <system_gclk_gen_set_config+0x32>
    316e:	2380      	movs	r3, #128	; 0x80
    3170:	015b      	lsls	r3, r3, #5
    3172:	431d      	orrs	r5, r3
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
    3174:	0412      	lsls	r2, r2, #16
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    3176:	4315      	orrs	r5, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    3178:	7a0b      	ldrb	r3, [r1, #8]
    317a:	2b00      	cmp	r3, #0
    317c:	d002      	beq.n	3184 <system_gclk_gen_set_config+0x50>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    317e:	2380      	movs	r3, #128	; 0x80
    3180:	019b      	lsls	r3, r3, #6
    3182:	431d      	orrs	r5, r3
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    3184:	2604      	movs	r6, #4
    3186:	40a6      	lsls	r6, r4
    3188:	4911      	ldr	r1, [pc, #68]	; (31d0 <system_gclk_gen_set_config+0x9c>)
    318a:	4a12      	ldr	r2, [pc, #72]	; (31d4 <system_gclk_gen_set_config+0xa0>)
    318c:	684b      	ldr	r3, [r1, #4]
    318e:	4013      	ands	r3, r2
	}

	while (system_gclk_is_syncing(generator)) {
    3190:	421e      	tst	r6, r3
    3192:	d1fb      	bne.n	318c <system_gclk_gen_set_config+0x58>
	cpu_irq_enter_critical();
    3194:	4b10      	ldr	r3, [pc, #64]	; (31d8 <system_gclk_gen_set_config+0xa4>)
    3196:	4798      	blx	r3
    3198:	00a4      	lsls	r4, r4, #2
    319a:	4b0d      	ldr	r3, [pc, #52]	; (31d0 <system_gclk_gen_set_config+0x9c>)
    319c:	469c      	mov	ip, r3
    319e:	4464      	add	r4, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    31a0:	6a22      	ldr	r2, [r4, #32]
    31a2:	2380      	movs	r3, #128	; 0x80
    31a4:	005b      	lsls	r3, r3, #1
    31a6:	401a      	ands	r2, r3
    31a8:	432a      	orrs	r2, r5
    31aa:	6222      	str	r2, [r4, #32]
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    31ac:	4661      	mov	r1, ip
    31ae:	4a09      	ldr	r2, [pc, #36]	; (31d4 <system_gclk_gen_set_config+0xa0>)
    31b0:	684b      	ldr	r3, [r1, #4]
    31b2:	4013      	ands	r3, r2

	while (system_gclk_is_syncing(generator)) {
    31b4:	421e      	tst	r6, r3
    31b6:	d1fb      	bne.n	31b0 <system_gclk_gen_set_config+0x7c>
	cpu_irq_leave_critical();
    31b8:	4b08      	ldr	r3, [pc, #32]	; (31dc <system_gclk_gen_set_config+0xa8>)
    31ba:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    31bc:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    31be:	2200      	movs	r2, #0
    31c0:	e7d5      	b.n	316e <system_gclk_gen_set_config+0x3a>
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;
    31c2:	0400      	lsls	r0, r0, #16
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    31c4:	2380      	movs	r3, #128	; 0x80
    31c6:	009b      	lsls	r3, r3, #2
    31c8:	4318      	orrs	r0, r3
    31ca:	4305      	orrs	r5, r0
    31cc:	e7d4      	b.n	3178 <system_gclk_gen_set_config+0x44>
    31ce:	46c0      	nop			; (mov r8, r8)
    31d0:	40001800 	.word	0x40001800
    31d4:	000007fc 	.word	0x000007fc
    31d8:	000001ad 	.word	0x000001ad
    31dc:	000001ed 	.word	0x000001ed

000031e0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    31e0:	b510      	push	{r4, lr}
    31e2:	0004      	movs	r4, r0
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    31e4:	2204      	movs	r2, #4
    31e6:	4082      	lsls	r2, r0
    31e8:	4809      	ldr	r0, [pc, #36]	; (3210 <system_gclk_gen_enable+0x30>)
    31ea:	490a      	ldr	r1, [pc, #40]	; (3214 <system_gclk_gen_enable+0x34>)
    31ec:	6843      	ldr	r3, [r0, #4]
    31ee:	400b      	ands	r3, r1
	while (system_gclk_is_syncing(generator)) {
    31f0:	421a      	tst	r2, r3
    31f2:	d1fb      	bne.n	31ec <system_gclk_gen_enable+0xc>
	cpu_irq_enter_critical();
    31f4:	4b08      	ldr	r3, [pc, #32]	; (3218 <system_gclk_gen_enable+0x38>)
    31f6:	4798      	blx	r3
    31f8:	00a4      	lsls	r4, r4, #2
    31fa:	4b05      	ldr	r3, [pc, #20]	; (3210 <system_gclk_gen_enable+0x30>)
    31fc:	469c      	mov	ip, r3
    31fe:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    3200:	6a22      	ldr	r2, [r4, #32]
    3202:	2380      	movs	r3, #128	; 0x80
    3204:	005b      	lsls	r3, r3, #1
    3206:	4313      	orrs	r3, r2
    3208:	6223      	str	r3, [r4, #32]
	cpu_irq_leave_critical();
    320a:	4b04      	ldr	r3, [pc, #16]	; (321c <system_gclk_gen_enable+0x3c>)
    320c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    320e:	bd10      	pop	{r4, pc}
    3210:	40001800 	.word	0x40001800
    3214:	000007fc 	.word	0x000007fc
    3218:	000001ad 	.word	0x000001ad
    321c:	000001ed 	.word	0x000001ed

00003220 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    3220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3222:	0004      	movs	r4, r0
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    3224:	2204      	movs	r2, #4
    3226:	4082      	lsls	r2, r0
    3228:	4812      	ldr	r0, [pc, #72]	; (3274 <system_gclk_gen_get_hz+0x54>)
    322a:	4913      	ldr	r1, [pc, #76]	; (3278 <system_gclk_gen_get_hz+0x58>)
    322c:	6843      	ldr	r3, [r0, #4]
    322e:	400b      	ands	r3, r1
	while (system_gclk_is_syncing(generator)) {
    3230:	421a      	tst	r2, r3
    3232:	d1fb      	bne.n	322c <system_gclk_gen_get_hz+0xc>
	cpu_irq_enter_critical();
    3234:	4b11      	ldr	r3, [pc, #68]	; (327c <system_gclk_gen_get_hz+0x5c>)
    3236:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    3238:	4f0e      	ldr	r7, [pc, #56]	; (3274 <system_gclk_gen_get_hz+0x54>)
    323a:	3408      	adds	r4, #8
    323c:	00a4      	lsls	r4, r4, #2
    323e:	59e0      	ldr	r0, [r4, r7]
    3240:	0700      	lsls	r0, r0, #28
    3242:	0f00      	lsrs	r0, r0, #28
	uint32_t gen_input_hz = system_clock_source_get_hz(
    3244:	4b0e      	ldr	r3, [pc, #56]	; (3280 <system_gclk_gen_get_hz+0x60>)
    3246:	4798      	blx	r3
    3248:	0006      	movs	r6, r0

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    324a:	59e5      	ldr	r5, [r4, r7]
    324c:	04ed      	lsls	r5, r5, #19
    324e:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    3250:	59e4      	ldr	r4, [r4, r7]
    3252:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    3254:	4b0b      	ldr	r3, [pc, #44]	; (3284 <system_gclk_gen_get_hz+0x64>)
    3256:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    3258:	2d00      	cmp	r5, #0
    325a:	d107      	bne.n	326c <system_gclk_gen_get_hz+0x4c>
    325c:	2c01      	cmp	r4, #1
    325e:	d907      	bls.n	3270 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    3260:	0021      	movs	r1, r4
    3262:	0030      	movs	r0, r6
    3264:	4b08      	ldr	r3, [pc, #32]	; (3288 <system_gclk_gen_get_hz+0x68>)
    3266:	4798      	blx	r3
    3268:	0006      	movs	r6, r0
    326a:	e001      	b.n	3270 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    326c:	3401      	adds	r4, #1
    326e:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    3270:	0030      	movs	r0, r6
    3272:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3274:	40001800 	.word	0x40001800
    3278:	000007fc 	.word	0x000007fc
    327c:	000001ad 	.word	0x000001ad
    3280:	00002bb5 	.word	0x00002bb5
    3284:	000001ed 	.word	0x000001ed
    3288:	00012a95 	.word	0x00012a95

0000328c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    328c:	b510      	push	{r4, lr}
    328e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    3290:	4b09      	ldr	r3, [pc, #36]	; (32b8 <system_gclk_chan_enable+0x2c>)
    3292:	4798      	blx	r3
    3294:	00a0      	lsls	r0, r4, #2
    3296:	4b09      	ldr	r3, [pc, #36]	; (32bc <system_gclk_chan_enable+0x30>)
    3298:	469c      	mov	ip, r3
    329a:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    329c:	2280      	movs	r2, #128	; 0x80
    329e:	5883      	ldr	r3, [r0, r2]
    32a0:	2140      	movs	r1, #64	; 0x40
    32a2:	430b      	orrs	r3, r1
    32a4:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    32a6:	3140      	adds	r1, #64	; 0x40
    32a8:	3a40      	subs	r2, #64	; 0x40
    32aa:	5843      	ldr	r3, [r0, r1]
    32ac:	421a      	tst	r2, r3
    32ae:	d0fc      	beq.n	32aa <system_gclk_chan_enable+0x1e>
	cpu_irq_leave_critical();
    32b0:	4b03      	ldr	r3, [pc, #12]	; (32c0 <system_gclk_chan_enable+0x34>)
    32b2:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    32b4:	bd10      	pop	{r4, pc}
    32b6:	46c0      	nop			; (mov r8, r8)
    32b8:	000001ad 	.word	0x000001ad
    32bc:	40001800 	.word	0x40001800
    32c0:	000001ed 	.word	0x000001ed

000032c4 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    32c4:	b510      	push	{r4, lr}
    32c6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    32c8:	4b09      	ldr	r3, [pc, #36]	; (32f0 <system_gclk_chan_disable+0x2c>)
    32ca:	4798      	blx	r3
    32cc:	00a0      	lsls	r0, r4, #2
    32ce:	4b09      	ldr	r3, [pc, #36]	; (32f4 <system_gclk_chan_disable+0x30>)
    32d0:	469c      	mov	ip, r3
    32d2:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    32d4:	2280      	movs	r2, #128	; 0x80
    32d6:	5883      	ldr	r3, [r0, r2]
    32d8:	2140      	movs	r1, #64	; 0x40
    32da:	438b      	bics	r3, r1
    32dc:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    32de:	3140      	adds	r1, #64	; 0x40
    32e0:	3a40      	subs	r2, #64	; 0x40
    32e2:	5843      	ldr	r3, [r0, r1]
    32e4:	421a      	tst	r2, r3
    32e6:	d1fc      	bne.n	32e2 <system_gclk_chan_disable+0x1e>
	cpu_irq_leave_critical();
    32e8:	4b03      	ldr	r3, [pc, #12]	; (32f8 <system_gclk_chan_disable+0x34>)
    32ea:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    32ec:	bd10      	pop	{r4, pc}
    32ee:	46c0      	nop			; (mov r8, r8)
    32f0:	000001ad 	.word	0x000001ad
    32f4:	40001800 	.word	0x40001800
    32f8:	000001ed 	.word	0x000001ed

000032fc <system_gclk_chan_set_config>:
{
    32fc:	b570      	push	{r4, r5, r6, lr}
    32fe:	0004      	movs	r4, r0
    3300:	000d      	movs	r5, r1
	system_gclk_chan_disable(channel);
    3302:	4b05      	ldr	r3, [pc, #20]	; (3318 <system_gclk_chan_set_config+0x1c>)
    3304:	4798      	blx	r3
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    3306:	782a      	ldrb	r2, [r5, #0]
    3308:	230f      	movs	r3, #15
    330a:	4013      	ands	r3, r2
    330c:	3420      	adds	r4, #32
    330e:	00a4      	lsls	r4, r4, #2
    3310:	4a02      	ldr	r2, [pc, #8]	; (331c <system_gclk_chan_set_config+0x20>)
    3312:	50a3      	str	r3, [r4, r2]
}
    3314:	bd70      	pop	{r4, r5, r6, pc}
    3316:	46c0      	nop			; (mov r8, r8)
    3318:	000032c5 	.word	0x000032c5
    331c:	40001800 	.word	0x40001800

00003320 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    3320:	b510      	push	{r4, lr}
    3322:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    3324:	4b06      	ldr	r3, [pc, #24]	; (3340 <system_gclk_chan_get_hz+0x20>)
    3326:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    3328:	3420      	adds	r4, #32
    332a:	00a4      	lsls	r4, r4, #2
    332c:	4b05      	ldr	r3, [pc, #20]	; (3344 <system_gclk_chan_get_hz+0x24>)
    332e:	58e4      	ldr	r4, [r4, r3]
    3330:	0724      	lsls	r4, r4, #28
    3332:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    3334:	4b04      	ldr	r3, [pc, #16]	; (3348 <system_gclk_chan_get_hz+0x28>)
    3336:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    3338:	0020      	movs	r0, r4
    333a:	4b04      	ldr	r3, [pc, #16]	; (334c <system_gclk_chan_get_hz+0x2c>)
    333c:	4798      	blx	r3
}
    333e:	bd10      	pop	{r4, pc}
    3340:	000001ad 	.word	0x000001ad
    3344:	40001800 	.word	0x40001800
    3348:	000001ed 	.word	0x000001ed
    334c:	00003221 	.word	0x00003221

00003350 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    3350:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    3352:	78d3      	ldrb	r3, [r2, #3]
    3354:	2b00      	cmp	r3, #0
    3356:	d135      	bne.n	33c4 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    3358:	7813      	ldrb	r3, [r2, #0]
    335a:	2b80      	cmp	r3, #128	; 0x80
    335c:	d029      	beq.n	33b2 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    335e:	061b      	lsls	r3, r3, #24
    3360:	2480      	movs	r4, #128	; 0x80
    3362:	0264      	lsls	r4, r4, #9
    3364:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    3366:	7854      	ldrb	r4, [r2, #1]
    3368:	2502      	movs	r5, #2
    336a:	43ac      	bics	r4, r5
    336c:	d106      	bne.n	337c <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    336e:	7894      	ldrb	r4, [r2, #2]
    3370:	2c00      	cmp	r4, #0
    3372:	d120      	bne.n	33b6 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    3374:	2480      	movs	r4, #128	; 0x80
    3376:	02a4      	lsls	r4, r4, #10
    3378:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    337a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    337c:	7854      	ldrb	r4, [r2, #1]
    337e:	3c01      	subs	r4, #1
    3380:	2c01      	cmp	r4, #1
    3382:	d91c      	bls.n	33be <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    3384:	040d      	lsls	r5, r1, #16
    3386:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    3388:	24a0      	movs	r4, #160	; 0xa0
    338a:	05e4      	lsls	r4, r4, #23
    338c:	432c      	orrs	r4, r5
    338e:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3390:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    3392:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    3394:	24d0      	movs	r4, #208	; 0xd0
    3396:	0624      	lsls	r4, r4, #24
    3398:	432c      	orrs	r4, r5
    339a:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    339c:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    339e:	78d4      	ldrb	r4, [r2, #3]
    33a0:	2c00      	cmp	r4, #0
    33a2:	d122      	bne.n	33ea <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    33a4:	035b      	lsls	r3, r3, #13
    33a6:	d51c      	bpl.n	33e2 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    33a8:	7893      	ldrb	r3, [r2, #2]
    33aa:	2b01      	cmp	r3, #1
    33ac:	d01e      	beq.n	33ec <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    33ae:	6141      	str	r1, [r0, #20]
    33b0:	e017      	b.n	33e2 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    33b2:	2300      	movs	r3, #0
    33b4:	e7d7      	b.n	3366 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    33b6:	24c0      	movs	r4, #192	; 0xc0
    33b8:	02e4      	lsls	r4, r4, #11
    33ba:	4323      	orrs	r3, r4
    33bc:	e7dd      	b.n	337a <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    33be:	4c0d      	ldr	r4, [pc, #52]	; (33f4 <_system_pinmux_config+0xa4>)
    33c0:	4023      	ands	r3, r4
    33c2:	e7df      	b.n	3384 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    33c4:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    33c6:	040c      	lsls	r4, r1, #16
    33c8:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    33ca:	23a0      	movs	r3, #160	; 0xa0
    33cc:	05db      	lsls	r3, r3, #23
    33ce:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    33d0:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    33d2:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    33d4:	23d0      	movs	r3, #208	; 0xd0
    33d6:	061b      	lsls	r3, r3, #24
    33d8:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    33da:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    33dc:	78d3      	ldrb	r3, [r2, #3]
    33de:	2b00      	cmp	r3, #0
    33e0:	d103      	bne.n	33ea <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    33e2:	7853      	ldrb	r3, [r2, #1]
    33e4:	3b01      	subs	r3, #1
    33e6:	2b01      	cmp	r3, #1
    33e8:	d902      	bls.n	33f0 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    33ea:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    33ec:	6181      	str	r1, [r0, #24]
    33ee:	e7f8      	b.n	33e2 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    33f0:	6081      	str	r1, [r0, #8]
}
    33f2:	e7fa      	b.n	33ea <_system_pinmux_config+0x9a>
    33f4:	fffbffff 	.word	0xfffbffff

000033f8 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    33f8:	b510      	push	{r4, lr}
    33fa:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    33fc:	09c1      	lsrs	r1, r0, #7
		return NULL;
    33fe:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3400:	2900      	cmp	r1, #0
    3402:	d104      	bne.n	340e <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    3404:	0943      	lsrs	r3, r0, #5
    3406:	01db      	lsls	r3, r3, #7
    3408:	4905      	ldr	r1, [pc, #20]	; (3420 <system_pinmux_pin_set_config+0x28>)
    340a:	468c      	mov	ip, r1
    340c:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    340e:	241f      	movs	r4, #31
    3410:	4020      	ands	r0, r4
    3412:	2101      	movs	r1, #1
    3414:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    3416:	0018      	movs	r0, r3
    3418:	4b02      	ldr	r3, [pc, #8]	; (3424 <system_pinmux_pin_set_config+0x2c>)
    341a:	4798      	blx	r3
}
    341c:	bd10      	pop	{r4, pc}
    341e:	46c0      	nop			; (mov r8, r8)
    3420:	40002800 	.word	0x40002800
    3424:	00003351 	.word	0x00003351

00003428 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    3428:	4770      	bx	lr
	...

0000342c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    342c:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    342e:	4b05      	ldr	r3, [pc, #20]	; (3444 <system_init+0x18>)
    3430:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    3432:	4b05      	ldr	r3, [pc, #20]	; (3448 <system_init+0x1c>)
    3434:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    3436:	4b05      	ldr	r3, [pc, #20]	; (344c <system_init+0x20>)
    3438:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    343a:	4b05      	ldr	r3, [pc, #20]	; (3450 <system_init+0x24>)
    343c:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    343e:	4b05      	ldr	r3, [pc, #20]	; (3454 <system_init+0x28>)
    3440:	4798      	blx	r3
}
    3442:	bd10      	pop	{r4, pc}
    3444:	00002edd 	.word	0x00002edd
    3448:	0000021d 	.word	0x0000021d
    344c:	00003429 	.word	0x00003429
    3450:	00000c11 	.word	0x00000c11
    3454:	00003429 	.word	0x00003429

00003458 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    3458:	1c93      	adds	r3, r2, #2
    345a:	009b      	lsls	r3, r3, #2
    345c:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    345e:	2a02      	cmp	r2, #2
    3460:	d009      	beq.n	3476 <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    3462:	2a03      	cmp	r2, #3
    3464:	d00c      	beq.n	3480 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    3466:	2301      	movs	r3, #1
    3468:	4093      	lsls	r3, r2
    346a:	001a      	movs	r2, r3
    346c:	7e03      	ldrb	r3, [r0, #24]
    346e:	4313      	orrs	r3, r2
    3470:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    3472:	2000      	movs	r0, #0
    3474:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    3476:	7e03      	ldrb	r3, [r0, #24]
    3478:	2210      	movs	r2, #16
    347a:	4313      	orrs	r3, r2
    347c:	7603      	strb	r3, [r0, #24]
    347e:	e7f8      	b.n	3472 <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    3480:	7e03      	ldrb	r3, [r0, #24]
    3482:	2220      	movs	r2, #32
    3484:	4313      	orrs	r3, r2
    3486:	7603      	strb	r3, [r0, #24]
    3488:	e7f3      	b.n	3472 <tc_register_callback+0x1a>
	...

0000348c <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    348c:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    348e:	0080      	lsls	r0, r0, #2
    3490:	4b16      	ldr	r3, [pc, #88]	; (34ec <_tc_interrupt_handler+0x60>)
    3492:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    3494:	6823      	ldr	r3, [r4, #0]
    3496:	7a9d      	ldrb	r5, [r3, #10]
    3498:	7e22      	ldrb	r2, [r4, #24]
    349a:	7e63      	ldrb	r3, [r4, #25]
    349c:	4013      	ands	r3, r2
    349e:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    34a0:	07eb      	lsls	r3, r5, #31
    34a2:	d406      	bmi.n	34b2 <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    34a4:	07ab      	lsls	r3, r5, #30
    34a6:	d40b      	bmi.n	34c0 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    34a8:	06eb      	lsls	r3, r5, #27
    34aa:	d410      	bmi.n	34ce <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    34ac:	06ab      	lsls	r3, r5, #26
    34ae:	d415      	bmi.n	34dc <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    34b0:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    34b2:	0020      	movs	r0, r4
    34b4:	68a3      	ldr	r3, [r4, #8]
    34b6:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    34b8:	2301      	movs	r3, #1
    34ba:	6822      	ldr	r2, [r4, #0]
    34bc:	7293      	strb	r3, [r2, #10]
    34be:	e7f1      	b.n	34a4 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    34c0:	0020      	movs	r0, r4
    34c2:	68e3      	ldr	r3, [r4, #12]
    34c4:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    34c6:	2302      	movs	r3, #2
    34c8:	6822      	ldr	r2, [r4, #0]
    34ca:	7293      	strb	r3, [r2, #10]
    34cc:	e7ec      	b.n	34a8 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    34ce:	0020      	movs	r0, r4
    34d0:	6923      	ldr	r3, [r4, #16]
    34d2:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    34d4:	2310      	movs	r3, #16
    34d6:	6822      	ldr	r2, [r4, #0]
    34d8:	7293      	strb	r3, [r2, #10]
    34da:	e7e7      	b.n	34ac <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    34dc:	0020      	movs	r0, r4
    34de:	6963      	ldr	r3, [r4, #20]
    34e0:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    34e2:	6823      	ldr	r3, [r4, #0]
    34e4:	2220      	movs	r2, #32
    34e6:	729a      	strb	r2, [r3, #10]
}
    34e8:	e7e2      	b.n	34b0 <_tc_interrupt_handler+0x24>
    34ea:	46c0      	nop			; (mov r8, r8)
    34ec:	200010dc 	.word	0x200010dc

000034f0 <TC0_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    34f0:	b510      	push	{r4, lr}
    34f2:	2000      	movs	r0, #0
    34f4:	4b01      	ldr	r3, [pc, #4]	; (34fc <TC0_Handler+0xc>)
    34f6:	4798      	blx	r3
    34f8:	bd10      	pop	{r4, pc}
    34fa:	46c0      	nop			; (mov r8, r8)
    34fc:	0000348d 	.word	0x0000348d

00003500 <TC1_Handler>:
    3500:	b510      	push	{r4, lr}
    3502:	2001      	movs	r0, #1
    3504:	4b01      	ldr	r3, [pc, #4]	; (350c <TC1_Handler+0xc>)
    3506:	4798      	blx	r3
    3508:	bd10      	pop	{r4, pc}
    350a:	46c0      	nop			; (mov r8, r8)
    350c:	0000348d 	.word	0x0000348d

00003510 <TC2_Handler>:
    3510:	b510      	push	{r4, lr}
    3512:	2002      	movs	r0, #2
    3514:	4b01      	ldr	r3, [pc, #4]	; (351c <TC2_Handler+0xc>)
    3516:	4798      	blx	r3
    3518:	bd10      	pop	{r4, pc}
    351a:	46c0      	nop			; (mov r8, r8)
    351c:	0000348d 	.word	0x0000348d

00003520 <TC3_Handler>:
    3520:	b510      	push	{r4, lr}
    3522:	2003      	movs	r0, #3
    3524:	4b01      	ldr	r3, [pc, #4]	; (352c <TC3_Handler+0xc>)
    3526:	4798      	blx	r3
    3528:	bd10      	pop	{r4, pc}
    352a:	46c0      	nop			; (mov r8, r8)
    352c:	0000348d 	.word	0x0000348d

00003530 <TC4_Handler>:
    3530:	b510      	push	{r4, lr}
    3532:	2004      	movs	r0, #4
    3534:	4b01      	ldr	r3, [pc, #4]	; (353c <TC4_Handler+0xc>)
    3536:	4798      	blx	r3
    3538:	bd10      	pop	{r4, pc}
    353a:	46c0      	nop			; (mov r8, r8)
    353c:	0000348d 	.word	0x0000348d

00003540 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    3540:	b530      	push	{r4, r5, lr}
    3542:	b087      	sub	sp, #28
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    3544:	a901      	add	r1, sp, #4
    3546:	4b0c      	ldr	r3, [pc, #48]	; (3578 <_tc_get_inst_index+0x38>)
    3548:	000a      	movs	r2, r1
    354a:	cb32      	ldmia	r3!, {r1, r4, r5}
    354c:	c232      	stmia	r2!, {r1, r4, r5}
    354e:	cb12      	ldmia	r3!, {r1, r4}
    3550:	c212      	stmia	r2!, {r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    3552:	9b01      	ldr	r3, [sp, #4]
    3554:	4298      	cmp	r0, r3
    3556:	d00b      	beq.n	3570 <_tc_get_inst_index+0x30>
    3558:	2301      	movs	r3, #1
    355a:	a901      	add	r1, sp, #4
    355c:	009a      	lsls	r2, r3, #2
    355e:	5852      	ldr	r2, [r2, r1]
    3560:	4282      	cmp	r2, r0
    3562:	d006      	beq.n	3572 <_tc_get_inst_index+0x32>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3564:	3301      	adds	r3, #1
    3566:	2b05      	cmp	r3, #5
    3568:	d1f8      	bne.n	355c <_tc_get_inst_index+0x1c>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    356a:	2000      	movs	r0, #0
}
    356c:	b007      	add	sp, #28
    356e:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3570:	2300      	movs	r3, #0
			return i;
    3572:	b2d8      	uxtb	r0, r3
    3574:	e7fa      	b.n	356c <_tc_get_inst_index+0x2c>
    3576:	46c0      	nop			; (mov r8, r8)
    3578:	0001c5ec 	.word	0x0001c5ec

0000357c <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    357c:	b5f0      	push	{r4, r5, r6, r7, lr}
    357e:	46c6      	mov	lr, r8
    3580:	b500      	push	{lr}
    3582:	b08e      	sub	sp, #56	; 0x38
    3584:	0004      	movs	r4, r0
    3586:	000d      	movs	r5, r1
    3588:	0016      	movs	r6, r2
	uint32_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    358a:	0008      	movs	r0, r1
    358c:	4bae      	ldr	r3, [pc, #696]	; (3848 <tc_init+0x2cc>)
    358e:	4798      	blx	r3
    3590:	4680      	mov	r8, r0
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC2,
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC3,
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC4};
#elif (SAML21J) || (SAMR34J) || (SAMR35J)
	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = {TC0_GCLK_ID, TC1_GCLK_ID, TC2_GCLK_ID, TC3_GCLK_ID, TC4_GCLK_ID};
    3592:	ab0c      	add	r3, sp, #48	; 0x30
    3594:	221b      	movs	r2, #27
    3596:	701a      	strb	r2, [r3, #0]
    3598:	705a      	strb	r2, [r3, #1]
    359a:	3201      	adds	r2, #1
    359c:	709a      	strb	r2, [r3, #2]
    359e:	70da      	strb	r2, [r3, #3]
    35a0:	3201      	adds	r2, #1
    35a2:	711a      	strb	r2, [r3, #4]
	/* Array of MCLK APB mask bit position for different TC instances */
	uint32_t inst_mclk_apbmask[] = {SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC0,
    35a4:	a902      	add	r1, sp, #8
    35a6:	4ba9      	ldr	r3, [pc, #676]	; (384c <tc_init+0x2d0>)
    35a8:	3314      	adds	r3, #20
    35aa:	000a      	movs	r2, r1
    35ac:	cb83      	ldmia	r3!, {r0, r1, r7}
    35ae:	c283      	stmia	r2!, {r0, r1, r7}
    35b0:	cb83      	ldmia	r3!, {r0, r1, r7}
    35b2:	c283      	stmia	r2!, {r0, r1, r7}
    35b4:	cb83      	ldmia	r3!, {r0, r1, r7}
    35b6:	c283      	stmia	r2!, {r0, r1, r7}
    35b8:	681b      	ldr	r3, [r3, #0]
    35ba:	6013      	str	r3, [r2, #0]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    35bc:	2300      	movs	r3, #0
    35be:	60a3      	str	r3, [r4, #8]
    35c0:	60e3      	str	r3, [r4, #12]
    35c2:	6123      	str	r3, [r4, #16]
    35c4:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    35c6:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    35c8:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    35ca:	4643      	mov	r3, r8
    35cc:	009a      	lsls	r2, r3, #2
    35ce:	4ba0      	ldr	r3, [pc, #640]	; (3850 <tc_init+0x2d4>)
    35d0:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    35d2:	6025      	str	r5, [r4, #0]

	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    35d4:	2334      	movs	r3, #52	; 0x34
    35d6:	5cf3      	ldrb	r3, [r6, r3]
    35d8:	76a3      	strb	r3, [r4, #26]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    35da:	78f3      	ldrb	r3, [r6, #3]
    35dc:	2b08      	cmp	r3, #8
    35de:	d008      	beq.n	35f2 <tc_init+0x76>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    35e0:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    35e2:	682b      	ldr	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    35e4:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    35e6:	07db      	lsls	r3, r3, #31
    35e8:	d508      	bpl.n	35fc <tc_init+0x80>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    35ea:	b00e      	add	sp, #56	; 0x38
    35ec:	bc04      	pop	{r2}
    35ee:	4690      	mov	r8, r2
    35f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    35f2:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    35f4:	4642      	mov	r2, r8
    35f6:	07d2      	lsls	r2, r2, #31
    35f8:	d4f7      	bmi.n	35ea <tc_init+0x6e>
    35fa:	e7f1      	b.n	35e0 <tc_init+0x64>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    35fc:	7aeb      	ldrb	r3, [r5, #11]
		return STATUS_ERR_DENIED;
    35fe:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    3600:	079b      	lsls	r3, r3, #30
    3602:	d4f2      	bmi.n	35ea <tc_init+0x6e>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    3604:	682b      	ldr	r3, [r5, #0]
    3606:	079b      	lsls	r3, r3, #30
    3608:	d4ef      	bmi.n	35ea <tc_init+0x6e>
	if (config->pwm_channel[0].enabled) {
    360a:	7c33      	ldrb	r3, [r6, #16]
    360c:	2b00      	cmp	r3, #0
    360e:	d112      	bne.n	3636 <tc_init+0xba>
	if (config->pwm_channel[1].enabled) {
    3610:	7f33      	ldrb	r3, [r6, #28]
    3612:	2b00      	cmp	r3, #0
    3614:	d11b      	bne.n	364e <tc_init+0xd2>
	system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[instance*2],
    3616:	4643      	mov	r3, r8
    3618:	005a      	lsls	r2, r3, #1
    361a:	a902      	add	r1, sp, #8
    361c:	1c53      	adds	r3, r2, #1
    361e:	009b      	lsls	r3, r3, #2
    3620:	5858      	ldr	r0, [r3, r1]
    3622:	4643      	mov	r3, r8
    3624:	00db      	lsls	r3, r3, #3
    3626:	585b      	ldr	r3, [r3, r1]
	switch (bus) {
    3628:	b2d9      	uxtb	r1, r3
    362a:	2904      	cmp	r1, #4
    362c:	d823      	bhi.n	3676 <tc_init+0xfa>
    362e:	008b      	lsls	r3, r1, #2
    3630:	4988      	ldr	r1, [pc, #544]	; (3854 <tc_init+0x2d8>)
    3632:	58cb      	ldr	r3, [r1, r3]
    3634:	469f      	mov	pc, r3
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3636:	a901      	add	r1, sp, #4
    3638:	2301      	movs	r3, #1
    363a:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    363c:	2200      	movs	r2, #0
    363e:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    3640:	7e32      	ldrb	r2, [r6, #24]
    3642:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    3644:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    3646:	7d30      	ldrb	r0, [r6, #20]
    3648:	4b83      	ldr	r3, [pc, #524]	; (3858 <tc_init+0x2dc>)
    364a:	4798      	blx	r3
    364c:	e7e0      	b.n	3610 <tc_init+0x94>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    364e:	a901      	add	r1, sp, #4
    3650:	2301      	movs	r3, #1
    3652:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    3654:	2200      	movs	r2, #0
    3656:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    3658:	3224      	adds	r2, #36	; 0x24
    365a:	18b2      	adds	r2, r6, r2
    365c:	7812      	ldrb	r2, [r2, #0]
    365e:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    3660:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    3662:	331f      	adds	r3, #31
    3664:	18f3      	adds	r3, r6, r3
    3666:	7818      	ldrb	r0, [r3, #0]
    3668:	4b7b      	ldr	r3, [pc, #492]	; (3858 <tc_init+0x2dc>)
    366a:	4798      	blx	r3
    366c:	e7d3      	b.n	3616 <tc_init+0x9a>
			MCLK->APBAMASK.reg |= mask;
    366e:	497b      	ldr	r1, [pc, #492]	; (385c <tc_init+0x2e0>)
    3670:	694b      	ldr	r3, [r1, #20]
    3672:	4318      	orrs	r0, r3
    3674:	6148      	str	r0, [r1, #20]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) && (instance+1 < TC_INST_NUM))
    3676:	78f3      	ldrb	r3, [r6, #3]
    3678:	2b08      	cmp	r3, #8
    367a:	d100      	bne.n	367e <tc_init+0x102>
    367c:	e086      	b.n	378c <tc_init+0x210>
	gclk_chan_config.source_generator = config->clock_source;
    367e:	7833      	ldrb	r3, [r6, #0]
    3680:	466a      	mov	r2, sp
    3682:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    3684:	ab0c      	add	r3, sp, #48	; 0x30
    3686:	4642      	mov	r2, r8
    3688:	5c9f      	ldrb	r7, [r3, r2]
    368a:	4669      	mov	r1, sp
    368c:	0038      	movs	r0, r7
    368e:	4b74      	ldr	r3, [pc, #464]	; (3860 <tc_init+0x2e4>)
    3690:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    3692:	0038      	movs	r0, r7
    3694:	4b73      	ldr	r3, [pc, #460]	; (3864 <tc_init+0x2e8>)
    3696:	4798      	blx	r3
			(uint32_t)config->counter_size |
    3698:	78f3      	ldrb	r3, [r6, #3]
    369a:	79f2      	ldrb	r2, [r6, #7]
    369c:	4313      	orrs	r3, r2
			(uint32_t)config->clock_prescaler;
    369e:	88b2      	ldrh	r2, [r6, #4]
	ctrla_tmp =
    36a0:	4313      	orrs	r3, r2
		if (config->enable_capture_on_channel[i] == true) {
    36a2:	7a72      	ldrb	r2, [r6, #9]
    36a4:	2a00      	cmp	r2, #0
    36a6:	d002      	beq.n	36ae <tc_init+0x132>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    36a8:	2280      	movs	r2, #128	; 0x80
    36aa:	0252      	lsls	r2, r2, #9
    36ac:	4313      	orrs	r3, r2
		if (config->enable_capture_on_channel[i] == true) {
    36ae:	7ab2      	ldrb	r2, [r6, #10]
    36b0:	2a00      	cmp	r2, #0
    36b2:	d002      	beq.n	36ba <tc_init+0x13e>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    36b4:	2280      	movs	r2, #128	; 0x80
    36b6:	0292      	lsls	r2, r2, #10
    36b8:	4313      	orrs	r3, r2
		if (config->enable_capture_on_IO[i] == true) {
    36ba:	7af2      	ldrb	r2, [r6, #11]
    36bc:	2a00      	cmp	r2, #0
    36be:	d002      	beq.n	36c6 <tc_init+0x14a>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    36c0:	2280      	movs	r2, #128	; 0x80
    36c2:	0352      	lsls	r2, r2, #13
    36c4:	4313      	orrs	r3, r2
		if (config->enable_capture_on_IO[i] == true) {
    36c6:	7b32      	ldrb	r2, [r6, #12]
    36c8:	2a00      	cmp	r2, #0
    36ca:	d002      	beq.n	36d2 <tc_init+0x156>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    36cc:	2280      	movs	r2, #128	; 0x80
    36ce:	0392      	lsls	r2, r2, #14
    36d0:	4313      	orrs	r3, r2
	ctrla_tmp |= (config->run_in_standby << TC_CTRLA_RUNSTDBY_Pos)
    36d2:	7871      	ldrb	r1, [r6, #1]
    36d4:	0189      	lsls	r1, r1, #6
				|(config->on_demand << TC_CTRLA_ONDEMAND_Pos);
    36d6:	78b2      	ldrb	r2, [r6, #2]
    36d8:	01d2      	lsls	r2, r2, #7
    36da:	4311      	orrs	r1, r2
	ctrla_tmp |= (config->run_in_standby << TC_CTRLA_RUNSTDBY_Pos)
    36dc:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    36de:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	return (tc_module->SYNCBUSY.reg);
    36e0:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    36e2:	2b00      	cmp	r3, #0
    36e4:	d1fc      	bne.n	36e0 <tc_init+0x164>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    36e6:	6029      	str	r1, [r5, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    36e8:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    36ea:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    36ec:	2b00      	cmp	r3, #0
    36ee:	d1fc      	bne.n	36ea <tc_init+0x16e>
	hw->COUNT8.WAVE.reg = config->wave_generation;
    36f0:	79b3      	ldrb	r3, [r6, #6]
    36f2:	732b      	strb	r3, [r5, #12]
	if (config->oneshot) {
    36f4:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    36f6:	1e4b      	subs	r3, r1, #1
    36f8:	4199      	sbcs	r1, r3
    36fa:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    36fc:	7bb3      	ldrb	r3, [r6, #14]
    36fe:	2b00      	cmp	r3, #0
    3700:	d001      	beq.n	3706 <tc_init+0x18a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    3702:	2301      	movs	r3, #1
    3704:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3706:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3708:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    370a:	2b00      	cmp	r3, #0
    370c:	d1fc      	bne.n	3708 <tc_init+0x18c>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    370e:	33ff      	adds	r3, #255	; 0xff
    3710:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    3712:	2900      	cmp	r1, #0
    3714:	d004      	beq.n	3720 <tc_init+0x1a4>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3716:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3718:	6913      	ldr	r3, [r2, #16]
		while (tc_is_syncing(module_inst)) {
    371a:	2b00      	cmp	r3, #0
    371c:	d1fc      	bne.n	3718 <tc_init+0x19c>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    371e:	7169      	strb	r1, [r5, #5]
	hw->COUNT8.DRVCTRL.reg = config->waveform_invert_output;
    3720:	7a33      	ldrb	r3, [r6, #8]
    3722:	736b      	strb	r3, [r5, #13]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3724:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3726:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    3728:	2b00      	cmp	r3, #0
    372a:	d1fc      	bne.n	3726 <tc_init+0x1aa>
	switch (module_inst->counter_size) {
    372c:	7923      	ldrb	r3, [r4, #4]
    372e:	2b04      	cmp	r3, #4
    3730:	d059      	beq.n	37e6 <tc_init+0x26a>
    3732:	2b08      	cmp	r3, #8
    3734:	d074      	beq.n	3820 <tc_init+0x2a4>
	return STATUS_ERR_INVALID_ARG;
    3736:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    3738:	2b00      	cmp	r3, #0
    373a:	d000      	beq.n	373e <tc_init+0x1c2>
    373c:	e755      	b.n	35ea <tc_init+0x6e>
    373e:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3740:	2b00      	cmp	r3, #0
    3742:	d1fc      	bne.n	373e <tc_init+0x1c2>
				= config->counter_16_bit.value;
    3744:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    3746:	82ab      	strh	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3748:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    374a:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    374c:	2b00      	cmp	r3, #0
    374e:	d1fc      	bne.n	374a <tc_init+0x1ce>
					config->counter_16_bit.compare_capture_channel[0];
    3750:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    3752:	83ab      	strh	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3754:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3756:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3758:	2b00      	cmp	r3, #0
    375a:	d1fc      	bne.n	3756 <tc_init+0x1da>
					config->counter_16_bit.compare_capture_channel[1];
    375c:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    375e:	83eb      	strh	r3, [r5, #30]
			return STATUS_OK;
    3760:	2000      	movs	r0, #0
    3762:	e742      	b.n	35ea <tc_init+0x6e>
			MCLK->APBBMASK.reg |= mask;
    3764:	493d      	ldr	r1, [pc, #244]	; (385c <tc_init+0x2e0>)
    3766:	698b      	ldr	r3, [r1, #24]
    3768:	4318      	orrs	r0, r3
    376a:	6188      	str	r0, [r1, #24]
    376c:	e783      	b.n	3676 <tc_init+0xfa>
			MCLK->APBCMASK.reg |= mask;
    376e:	493b      	ldr	r1, [pc, #236]	; (385c <tc_init+0x2e0>)
    3770:	69cb      	ldr	r3, [r1, #28]
    3772:	4318      	orrs	r0, r3
    3774:	61c8      	str	r0, [r1, #28]
    3776:	e77e      	b.n	3676 <tc_init+0xfa>
			MCLK->APBDMASK.reg |= mask;
    3778:	4938      	ldr	r1, [pc, #224]	; (385c <tc_init+0x2e0>)
    377a:	6a0b      	ldr	r3, [r1, #32]
    377c:	4318      	orrs	r0, r3
    377e:	6208      	str	r0, [r1, #32]
    3780:	e779      	b.n	3676 <tc_init+0xfa>
			MCLK->APBEMASK.reg |= mask;
    3782:	4b36      	ldr	r3, [pc, #216]	; (385c <tc_init+0x2e0>)
    3784:	6a59      	ldr	r1, [r3, #36]	; 0x24
    3786:	4308      	orrs	r0, r1
    3788:	6258      	str	r0, [r3, #36]	; 0x24
    378a:	e774      	b.n	3676 <tc_init+0xfa>
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) && (instance+1 < TC_INST_NUM))
    378c:	4643      	mov	r3, r8
    378e:	3301      	adds	r3, #1
    3790:	2b04      	cmp	r3, #4
    3792:	dd00      	ble.n	3796 <tc_init+0x21a>
    3794:	e773      	b.n	367e <tc_init+0x102>
		system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[(instance+1)*2],
    3796:	ab02      	add	r3, sp, #8
    3798:	1cd1      	adds	r1, r2, #3
    379a:	0089      	lsls	r1, r1, #2
    379c:	58c9      	ldr	r1, [r1, r3]
    379e:	3202      	adds	r2, #2
    37a0:	0092      	lsls	r2, r2, #2
    37a2:	58d3      	ldr	r3, [r2, r3]
	switch (bus) {
    37a4:	b2da      	uxtb	r2, r3
    37a6:	2a04      	cmp	r2, #4
    37a8:	d900      	bls.n	37ac <tc_init+0x230>
    37aa:	e768      	b.n	367e <tc_init+0x102>
    37ac:	0093      	lsls	r3, r2, #2
    37ae:	4a2e      	ldr	r2, [pc, #184]	; (3868 <tc_init+0x2ec>)
    37b0:	58d3      	ldr	r3, [r2, r3]
    37b2:	469f      	mov	pc, r3
			MCLK->APBAMASK.reg |= mask;
    37b4:	4a29      	ldr	r2, [pc, #164]	; (385c <tc_init+0x2e0>)
    37b6:	6953      	ldr	r3, [r2, #20]
    37b8:	4319      	orrs	r1, r3
    37ba:	6151      	str	r1, [r2, #20]
    37bc:	e75f      	b.n	367e <tc_init+0x102>
			MCLK->APBBMASK.reg |= mask;
    37be:	4a27      	ldr	r2, [pc, #156]	; (385c <tc_init+0x2e0>)
    37c0:	6993      	ldr	r3, [r2, #24]
    37c2:	4319      	orrs	r1, r3
    37c4:	6191      	str	r1, [r2, #24]
    37c6:	e75a      	b.n	367e <tc_init+0x102>
			MCLK->APBCMASK.reg |= mask;
    37c8:	4a24      	ldr	r2, [pc, #144]	; (385c <tc_init+0x2e0>)
    37ca:	69d3      	ldr	r3, [r2, #28]
    37cc:	4319      	orrs	r1, r3
    37ce:	61d1      	str	r1, [r2, #28]
    37d0:	e755      	b.n	367e <tc_init+0x102>
			MCLK->APBDMASK.reg |= mask;
    37d2:	4a22      	ldr	r2, [pc, #136]	; (385c <tc_init+0x2e0>)
    37d4:	6a13      	ldr	r3, [r2, #32]
    37d6:	4319      	orrs	r1, r3
    37d8:	6211      	str	r1, [r2, #32]
    37da:	e750      	b.n	367e <tc_init+0x102>
			MCLK->APBEMASK.reg |= mask;
    37dc:	4b1f      	ldr	r3, [pc, #124]	; (385c <tc_init+0x2e0>)
    37de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    37e0:	4311      	orrs	r1, r2
    37e2:	6259      	str	r1, [r3, #36]	; 0x24
    37e4:	e74b      	b.n	367e <tc_init+0x102>
    37e6:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    37e8:	2b00      	cmp	r3, #0
    37ea:	d1fc      	bne.n	37e6 <tc_init+0x26a>
					config->counter_8_bit.value;
    37ec:	3328      	adds	r3, #40	; 0x28
    37ee:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    37f0:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    37f2:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    37f4:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    37f6:	2b00      	cmp	r3, #0
    37f8:	d1fc      	bne.n	37f4 <tc_init+0x278>
					config->counter_8_bit.period;
    37fa:	3329      	adds	r3, #41	; 0x29
    37fc:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    37fe:	76eb      	strb	r3, [r5, #27]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3800:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3802:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3804:	2b00      	cmp	r3, #0
    3806:	d1fc      	bne.n	3802 <tc_init+0x286>
					config->counter_8_bit.compare_capture_channel[0];
    3808:	332a      	adds	r3, #42	; 0x2a
    380a:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    380c:	772b      	strb	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    380e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3810:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3812:	2b00      	cmp	r3, #0
    3814:	d1fc      	bne.n	3810 <tc_init+0x294>
					config->counter_8_bit.compare_capture_channel[1];
    3816:	332b      	adds	r3, #43	; 0x2b
    3818:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    381a:	776b      	strb	r3, [r5, #29]
			return STATUS_OK;
    381c:	2000      	movs	r0, #0
    381e:	e6e4      	b.n	35ea <tc_init+0x6e>
    3820:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3822:	2b00      	cmp	r3, #0
    3824:	d1fc      	bne.n	3820 <tc_init+0x2a4>
				= config->counter_32_bit.value;
    3826:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    3828:	616b      	str	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    382a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    382c:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    382e:	2b00      	cmp	r3, #0
    3830:	d1fc      	bne.n	382c <tc_init+0x2b0>
			hw->COUNT32.CC[0].reg =
    3832:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    3834:	61eb      	str	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3836:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3838:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    383a:	2b00      	cmp	r3, #0
    383c:	d1fc      	bne.n	3838 <tc_init+0x2bc>
					config->counter_32_bit.compare_capture_channel[1];
    383e:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    3840:	622b      	str	r3, [r5, #32]
			return STATUS_OK;
    3842:	2000      	movs	r0, #0
    3844:	e6d1      	b.n	35ea <tc_init+0x6e>
    3846:	46c0      	nop			; (mov r8, r8)
    3848:	00003541 	.word	0x00003541
    384c:	0001c5ec 	.word	0x0001c5ec
    3850:	200010dc 	.word	0x200010dc
    3854:	0001c5c4 	.word	0x0001c5c4
    3858:	000033f9 	.word	0x000033f9
    385c:	40000400 	.word	0x40000400
    3860:	000032fd 	.word	0x000032fd
    3864:	0000328d 	.word	0x0000328d
    3868:	0001c5d8 	.word	0x0001c5d8

0000386c <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    386c:	6802      	ldr	r2, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    386e:	6913      	ldr	r3, [r2, #16]

	while (tc_is_syncing(module_inst)) {
    3870:	2b00      	cmp	r3, #0
    3872:	d1fc      	bne.n	386e <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;
    3874:	7113      	strb	r3, [r2, #4]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3876:	6801      	ldr	r1, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    3878:	690b      	ldr	r3, [r1, #16]

	while (tc_is_syncing(module_inst)) {
    387a:	2b00      	cmp	r3, #0
    387c:	d1fc      	bne.n	3878 <tc_get_count_value+0xc>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_READSYNC_Val);
    387e:	3380      	adds	r3, #128	; 0x80
    3880:	7153      	strb	r3, [r2, #5]

	/* Read synchronization */
	tc_sync_read_count(module_inst);
	
	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    3882:	6802      	ldr	r2, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    3884:	6913      	ldr	r3, [r2, #16]

	while (tc_is_syncing(module_inst)) {
    3886:	2b00      	cmp	r3, #0
    3888:	d1fc      	bne.n	3884 <tc_get_count_value+0x18>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    388a:	7903      	ldrb	r3, [r0, #4]
    388c:	2b04      	cmp	r3, #4
    388e:	d005      	beq.n	389c <tc_get_count_value+0x30>
    3890:	2b08      	cmp	r3, #8
    3892:	d009      	beq.n	38a8 <tc_get_count_value+0x3c>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    3894:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    3896:	2b00      	cmp	r3, #0
    3898:	d003      	beq.n	38a2 <tc_get_count_value+0x36>
}
    389a:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    389c:	7d10      	ldrb	r0, [r2, #20]
    389e:	b2c0      	uxtb	r0, r0
    38a0:	e7fb      	b.n	389a <tc_get_count_value+0x2e>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    38a2:	8a90      	ldrh	r0, [r2, #20]
    38a4:	b280      	uxth	r0, r0
    38a6:	e7f8      	b.n	389a <tc_get_count_value+0x2e>
			return tc_module->COUNT32.COUNT.reg;
    38a8:	6950      	ldr	r0, [r2, #20]
    38aa:	e7f6      	b.n	389a <tc_get_count_value+0x2e>

000038ac <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    38ac:	b510      	push	{r4, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(compare);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    38ae:	6804      	ldr	r4, [r0, #0]
    38b0:	6923      	ldr	r3, [r4, #16]

	while (tc_is_syncing(module_inst)) {
    38b2:	2b00      	cmp	r3, #0
    38b4:	d1fc      	bne.n	38b0 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    38b6:	7903      	ldrb	r3, [r0, #4]
    38b8:	2b04      	cmp	r3, #4
    38ba:	d006      	beq.n	38ca <tc_set_compare_value+0x1e>
    38bc:	2b08      	cmp	r3, #8
    38be:	d028      	beq.n	3912 <tc_set_compare_value+0x66>
    38c0:	2b00      	cmp	r3, #0
    38c2:	d013      	beq.n	38ec <tc_set_compare_value+0x40>
				}
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    38c4:	2317      	movs	r3, #23
}
    38c6:	0018      	movs	r0, r3
    38c8:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    38ca:	2317      	movs	r3, #23
			if (channel_index <
    38cc:	2901      	cmp	r1, #1
    38ce:	d8fa      	bhi.n	38c6 <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    38d0:	7e83      	ldrb	r3, [r0, #26]
    38d2:	2b00      	cmp	r3, #0
    38d4:	d005      	beq.n	38e2 <tc_set_compare_value+0x36>
							(uint8_t)compare;
    38d6:	b2d2      	uxtb	r2, r2
					tc_module->COUNT8.CCBUF[channel_index].reg =
    38d8:	1861      	adds	r1, r4, r1
    38da:	3130      	adds	r1, #48	; 0x30
    38dc:	700a      	strb	r2, [r1, #0]
				return STATUS_OK;
    38de:	2300      	movs	r3, #0
    38e0:	e7f1      	b.n	38c6 <tc_set_compare_value+0x1a>
							(uint8_t)compare;
    38e2:	b2d2      	uxtb	r2, r2
					tc_module->COUNT8.CC[channel_index].reg  =
    38e4:	1864      	adds	r4, r4, r1
    38e6:	7722      	strb	r2, [r4, #28]
				return STATUS_OK;
    38e8:	2300      	movs	r3, #0
    38ea:	e7ec      	b.n	38c6 <tc_set_compare_value+0x1a>
	return STATUS_ERR_INVALID_ARG;
    38ec:	2317      	movs	r3, #23
			if (channel_index <
    38ee:	2901      	cmp	r1, #1
    38f0:	d8e9      	bhi.n	38c6 <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    38f2:	7e83      	ldrb	r3, [r0, #26]
    38f4:	2b00      	cmp	r3, #0
    38f6:	d005      	beq.n	3904 <tc_set_compare_value+0x58>
							(uint16_t)compare;
    38f8:	b292      	uxth	r2, r2
					tc_module->COUNT16.CCBUF[channel_index].reg =
    38fa:	3118      	adds	r1, #24
    38fc:	0049      	lsls	r1, r1, #1
    38fe:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    3900:	2300      	movs	r3, #0
    3902:	e7e0      	b.n	38c6 <tc_set_compare_value+0x1a>
							(uint16_t)compare;
    3904:	b292      	uxth	r2, r2
					tc_module->COUNT16.CC[channel_index].reg =
    3906:	310c      	adds	r1, #12
    3908:	0049      	lsls	r1, r1, #1
    390a:	1864      	adds	r4, r4, r1
    390c:	80a2      	strh	r2, [r4, #4]
				return STATUS_OK;
    390e:	2300      	movs	r3, #0
    3910:	e7d9      	b.n	38c6 <tc_set_compare_value+0x1a>
	return STATUS_ERR_INVALID_ARG;
    3912:	2317      	movs	r3, #23
			if (channel_index <
    3914:	2901      	cmp	r1, #1
    3916:	d8d6      	bhi.n	38c6 <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    3918:	7e83      	ldrb	r3, [r0, #26]
    391a:	2b00      	cmp	r3, #0
    391c:	d105      	bne.n	392a <tc_set_compare_value+0x7e>
					tc_module->COUNT32.CC[channel_index].reg =
    391e:	3106      	adds	r1, #6
    3920:	0089      	lsls	r1, r1, #2
    3922:	1864      	adds	r4, r4, r1
    3924:	6062      	str	r2, [r4, #4]
				return STATUS_OK;
    3926:	2300      	movs	r3, #0
    3928:	e7cd      	b.n	38c6 <tc_set_compare_value+0x1a>
					tc_module->COUNT32.CCBUF[channel_index].reg =
    392a:	310c      	adds	r1, #12
    392c:	0089      	lsls	r1, r1, #2
    392e:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    3930:	2300      	movs	r3, #0
    3932:	e7c8      	b.n	38c6 <tc_set_compare_value+0x1a>

00003934 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    3934:	e7fe      	b.n	3934 <Dummy_Handler>
	...

00003938 <Reset_Handler>:
{
    3938:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
    393a:	4a1a      	ldr	r2, [pc, #104]	; (39a4 <Reset_Handler+0x6c>)
    393c:	4b1a      	ldr	r3, [pc, #104]	; (39a8 <Reset_Handler+0x70>)
    393e:	429a      	cmp	r2, r3
    3940:	d011      	beq.n	3966 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    3942:	001a      	movs	r2, r3
    3944:	4b19      	ldr	r3, [pc, #100]	; (39ac <Reset_Handler+0x74>)
    3946:	429a      	cmp	r2, r3
    3948:	d20d      	bcs.n	3966 <Reset_Handler+0x2e>
    394a:	4a19      	ldr	r2, [pc, #100]	; (39b0 <Reset_Handler+0x78>)
    394c:	3303      	adds	r3, #3
    394e:	1a9b      	subs	r3, r3, r2
    3950:	089b      	lsrs	r3, r3, #2
    3952:	3301      	adds	r3, #1
    3954:	009b      	lsls	r3, r3, #2
    3956:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    3958:	4813      	ldr	r0, [pc, #76]	; (39a8 <Reset_Handler+0x70>)
    395a:	4912      	ldr	r1, [pc, #72]	; (39a4 <Reset_Handler+0x6c>)
    395c:	588c      	ldr	r4, [r1, r2]
    395e:	5084      	str	r4, [r0, r2]
    3960:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    3962:	429a      	cmp	r2, r3
    3964:	d1fa      	bne.n	395c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    3966:	4a13      	ldr	r2, [pc, #76]	; (39b4 <Reset_Handler+0x7c>)
    3968:	4b13      	ldr	r3, [pc, #76]	; (39b8 <Reset_Handler+0x80>)
    396a:	429a      	cmp	r2, r3
    396c:	d20a      	bcs.n	3984 <Reset_Handler+0x4c>
    396e:	43d3      	mvns	r3, r2
    3970:	4911      	ldr	r1, [pc, #68]	; (39b8 <Reset_Handler+0x80>)
    3972:	185b      	adds	r3, r3, r1
    3974:	2103      	movs	r1, #3
    3976:	438b      	bics	r3, r1
    3978:	3304      	adds	r3, #4
    397a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    397c:	2100      	movs	r1, #0
    397e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    3980:	4293      	cmp	r3, r2
    3982:	d1fc      	bne.n	397e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    3984:	4a0d      	ldr	r2, [pc, #52]	; (39bc <Reset_Handler+0x84>)
    3986:	21ff      	movs	r1, #255	; 0xff
    3988:	4b0d      	ldr	r3, [pc, #52]	; (39c0 <Reset_Handler+0x88>)
    398a:	438b      	bics	r3, r1
    398c:	6093      	str	r3, [r2, #8]
        NVMCTRL->CTRLB.bit.MANW = 1;
    398e:	4a0d      	ldr	r2, [pc, #52]	; (39c4 <Reset_Handler+0x8c>)
    3990:	6853      	ldr	r3, [r2, #4]
    3992:	397f      	subs	r1, #127	; 0x7f
    3994:	430b      	orrs	r3, r1
    3996:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    3998:	4b0b      	ldr	r3, [pc, #44]	; (39c8 <Reset_Handler+0x90>)
    399a:	4798      	blx	r3
        main();
    399c:	4b0b      	ldr	r3, [pc, #44]	; (39cc <Reset_Handler+0x94>)
    399e:	4798      	blx	r3
    39a0:	e7fe      	b.n	39a0 <Reset_Handler+0x68>
    39a2:	46c0      	nop			; (mov r8, r8)
    39a4:	0001e1ac 	.word	0x0001e1ac
    39a8:	20000000 	.word	0x20000000
    39ac:	20000a10 	.word	0x20000a10
    39b0:	20000004 	.word	0x20000004
    39b4:	20000a10 	.word	0x20000a10
    39b8:	200025c4 	.word	0x200025c4
    39bc:	e000ed00 	.word	0xe000ed00
    39c0:	00000000 	.word	0x00000000
    39c4:	41004000 	.word	0x41004000
    39c8:	00015c35 	.word	0x00015c35
    39cc:	00004ef1 	.word	0x00004ef1

000039d0 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    39d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    39d2:	46c6      	mov	lr, r8
    39d4:	b500      	push	{lr}
    39d6:	000c      	movs	r4, r1
    39d8:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    39da:	2800      	cmp	r0, #0
    39dc:	d10f      	bne.n	39fe <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    39de:	2a00      	cmp	r2, #0
    39e0:	dd11      	ble.n	3a06 <_read+0x36>
    39e2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    39e4:	4e09      	ldr	r6, [pc, #36]	; (3a0c <_read+0x3c>)
    39e6:	4d0a      	ldr	r5, [pc, #40]	; (3a10 <_read+0x40>)
    39e8:	6830      	ldr	r0, [r6, #0]
    39ea:	0021      	movs	r1, r4
    39ec:	682b      	ldr	r3, [r5, #0]
    39ee:	4798      	blx	r3
		ptr++;
    39f0:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    39f2:	42bc      	cmp	r4, r7
    39f4:	d1f8      	bne.n	39e8 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    39f6:	4640      	mov	r0, r8
    39f8:	bc04      	pop	{r2}
    39fa:	4690      	mov	r8, r2
    39fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    39fe:	2301      	movs	r3, #1
    3a00:	425b      	negs	r3, r3
    3a02:	4698      	mov	r8, r3
    3a04:	e7f7      	b.n	39f6 <_read+0x26>
	for (; len > 0; --len) {
    3a06:	4680      	mov	r8, r0
    3a08:	e7f5      	b.n	39f6 <_read+0x26>
    3a0a:	46c0      	nop			; (mov r8, r8)
    3a0c:	200010f8 	.word	0x200010f8
    3a10:	200010f0 	.word	0x200010f0

00003a14 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    3a14:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a16:	46c6      	mov	lr, r8
    3a18:	b500      	push	{lr}
    3a1a:	000e      	movs	r6, r1
    3a1c:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    3a1e:	3801      	subs	r0, #1
    3a20:	2802      	cmp	r0, #2
    3a22:	d810      	bhi.n	3a46 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    3a24:	2a00      	cmp	r2, #0
    3a26:	d011      	beq.n	3a4c <_write+0x38>
    3a28:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    3a2a:	4b0c      	ldr	r3, [pc, #48]	; (3a5c <_write+0x48>)
    3a2c:	4698      	mov	r8, r3
    3a2e:	4f0c      	ldr	r7, [pc, #48]	; (3a60 <_write+0x4c>)
    3a30:	4643      	mov	r3, r8
    3a32:	6818      	ldr	r0, [r3, #0]
    3a34:	5d31      	ldrb	r1, [r6, r4]
    3a36:	683b      	ldr	r3, [r7, #0]
    3a38:	4798      	blx	r3
    3a3a:	2800      	cmp	r0, #0
    3a3c:	db08      	blt.n	3a50 <_write+0x3c>
			return -1;
		}
		++nChars;
    3a3e:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    3a40:	42a5      	cmp	r5, r4
    3a42:	d1f5      	bne.n	3a30 <_write+0x1c>
    3a44:	e006      	b.n	3a54 <_write+0x40>
		return -1;
    3a46:	2401      	movs	r4, #1
    3a48:	4264      	negs	r4, r4
    3a4a:	e003      	b.n	3a54 <_write+0x40>
	for (; len != 0; --len) {
    3a4c:	0014      	movs	r4, r2
    3a4e:	e001      	b.n	3a54 <_write+0x40>
			return -1;
    3a50:	2401      	movs	r4, #1
    3a52:	4264      	negs	r4, r4
	}
	return nChars;
}
    3a54:	0020      	movs	r0, r4
    3a56:	bc04      	pop	{r2}
    3a58:	4690      	mov	r8, r2
    3a5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3a5c:	200010f8 	.word	0x200010f8
    3a60:	200010f4 	.word	0x200010f4

00003a64 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    3a64:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    3a66:	4a06      	ldr	r2, [pc, #24]	; (3a80 <_sbrk+0x1c>)
    3a68:	6812      	ldr	r2, [r2, #0]
    3a6a:	2a00      	cmp	r2, #0
    3a6c:	d004      	beq.n	3a78 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    3a6e:	4a04      	ldr	r2, [pc, #16]	; (3a80 <_sbrk+0x1c>)
    3a70:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    3a72:	18c3      	adds	r3, r0, r3
    3a74:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    3a76:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    3a78:	4902      	ldr	r1, [pc, #8]	; (3a84 <_sbrk+0x20>)
    3a7a:	4a01      	ldr	r2, [pc, #4]	; (3a80 <_sbrk+0x1c>)
    3a7c:	6011      	str	r1, [r2, #0]
    3a7e:	e7f6      	b.n	3a6e <_sbrk+0xa>
    3a80:	20000a70 	.word	0x20000a70
    3a84:	200045c8 	.word	0x200045c8

00003a88 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    3a88:	2001      	movs	r0, #1
    3a8a:	4240      	negs	r0, r0
    3a8c:	4770      	bx	lr

00003a8e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    3a8e:	2380      	movs	r3, #128	; 0x80
    3a90:	019b      	lsls	r3, r3, #6
    3a92:	604b      	str	r3, [r1, #4]

	return 0;
}
    3a94:	2000      	movs	r0, #0
    3a96:	4770      	bx	lr

00003a98 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    3a98:	2001      	movs	r0, #1
    3a9a:	4770      	bx	lr

00003a9c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    3a9c:	2000      	movs	r0, #0
    3a9e:	4770      	bx	lr

00003aa0 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    3aa0:	b570      	push	{r4, r5, r6, lr}
    3aa2:	b082      	sub	sp, #8
    3aa4:	0005      	movs	r5, r0
    3aa6:	000e      	movs	r6, r1
	uint16_t temp = 0;
    3aa8:	2200      	movs	r2, #0
    3aaa:	466b      	mov	r3, sp
    3aac:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    3aae:	4c06      	ldr	r4, [pc, #24]	; (3ac8 <usart_serial_getchar+0x28>)
    3ab0:	466b      	mov	r3, sp
    3ab2:	1d99      	adds	r1, r3, #6
    3ab4:	0028      	movs	r0, r5
    3ab6:	47a0      	blx	r4
    3ab8:	2800      	cmp	r0, #0
    3aba:	d1f9      	bne.n	3ab0 <usart_serial_getchar+0x10>

	*c = temp;
    3abc:	466b      	mov	r3, sp
    3abe:	3306      	adds	r3, #6
    3ac0:	881b      	ldrh	r3, [r3, #0]
    3ac2:	7033      	strb	r3, [r6, #0]
}
    3ac4:	b002      	add	sp, #8
    3ac6:	bd70      	pop	{r4, r5, r6, pc}
    3ac8:	00002919 	.word	0x00002919

00003acc <usart_serial_putchar>:
{
    3acc:	b570      	push	{r4, r5, r6, lr}
    3ace:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    3ad0:	b28c      	uxth	r4, r1
    3ad2:	4e03      	ldr	r6, [pc, #12]	; (3ae0 <usart_serial_putchar+0x14>)
    3ad4:	0021      	movs	r1, r4
    3ad6:	0028      	movs	r0, r5
    3ad8:	47b0      	blx	r6
    3ada:	2800      	cmp	r0, #0
    3adc:	d1fa      	bne.n	3ad4 <usart_serial_putchar+0x8>
}
    3ade:	bd70      	pop	{r4, r5, r6, pc}
    3ae0:	000028ed 	.word	0x000028ed

00003ae4 <USART_HOST_ISR_VECT>:
#if SAMD || SAMR21 || SAML21 || SAMR30 || SAMR34 || SAMR35
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    3ae4:	b510      	push	{r4, lr}
    3ae6:	b082      	sub	sp, #8
static inline enum status_code usart_serial_read_packet(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
	return usart_read_buffer_wait(module, rx_data, length);
    3ae8:	466b      	mov	r3, sp
    3aea:	1ddc      	adds	r4, r3, #7
    3aec:	2201      	movs	r2, #1
    3aee:	0021      	movs	r1, r4
    3af0:	480f      	ldr	r0, [pc, #60]	; (3b30 <USART_HOST_ISR_VECT+0x4c>)
    3af2:	4b10      	ldr	r3, [pc, #64]	; (3b34 <USART_HOST_ISR_VECT+0x50>)
    3af4:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
    3af6:	b672      	cpsid	i
    3af8:	f3bf 8f5f 	dmb	sy
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    3afc:	2200      	movs	r2, #0
    3afe:	4b0e      	ldr	r3, [pc, #56]	; (3b38 <USART_HOST_ISR_VECT+0x54>)
    3b00:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
    3b02:	4b0e      	ldr	r3, [pc, #56]	; (3b3c <USART_HOST_ISR_VECT+0x58>)
    3b04:	781b      	ldrb	r3, [r3, #0]
    3b06:	7821      	ldrb	r1, [r4, #0]
    3b08:	4a0d      	ldr	r2, [pc, #52]	; (3b40 <USART_HOST_ISR_VECT+0x5c>)
    3b0a:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    3b0c:	2b7f      	cmp	r3, #127	; 0x7f
    3b0e:	d00a      	beq.n	3b26 <USART_HOST_ISR_VECT+0x42>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
    3b10:	3301      	adds	r3, #1
    3b12:	4a0a      	ldr	r2, [pc, #40]	; (3b3c <USART_HOST_ISR_VECT+0x58>)
    3b14:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
    3b16:	2201      	movs	r2, #1
    3b18:	4b07      	ldr	r3, [pc, #28]	; (3b38 <USART_HOST_ISR_VECT+0x54>)
    3b1a:	701a      	strb	r2, [r3, #0]
    3b1c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    3b20:	b662      	cpsie	i
}
    3b22:	b002      	add	sp, #8
    3b24:	bd10      	pop	{r4, pc}
		serial_rx_buf_tail = 0x00;
    3b26:	2200      	movs	r2, #0
    3b28:	4b04      	ldr	r3, [pc, #16]	; (3b3c <USART_HOST_ISR_VECT+0x58>)
    3b2a:	701a      	strb	r2, [r3, #0]
    3b2c:	e7f3      	b.n	3b16 <USART_HOST_ISR_VECT+0x32>
    3b2e:	46c0      	nop			; (mov r8, r8)
    3b30:	20000a74 	.word	0x20000a74
    3b34:	00002989 	.word	0x00002989
    3b38:	20000008 	.word	0x20000008
    3b3c:	20000b29 	.word	0x20000b29
    3b40:	20000aa8 	.word	0x20000aa8

00003b44 <sio2host_init>:
{
    3b44:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b46:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    3b48:	2380      	movs	r3, #128	; 0x80
    3b4a:	05db      	lsls	r3, r3, #23
    3b4c:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    3b4e:	2300      	movs	r3, #0
    3b50:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    3b52:	22ff      	movs	r2, #255	; 0xff
    3b54:	4669      	mov	r1, sp
    3b56:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    3b58:	2200      	movs	r2, #0
    3b5a:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    3b5c:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    3b5e:	2401      	movs	r4, #1
    3b60:	2124      	movs	r1, #36	; 0x24
    3b62:	4668      	mov	r0, sp
    3b64:	5444      	strb	r4, [r0, r1]
	config->transmitter_enable = true;
    3b66:	3101      	adds	r1, #1
    3b68:	5444      	strb	r4, [r0, r1]
	config->clock_polarity_inverted = false;
    3b6a:	3101      	adds	r1, #1
    3b6c:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
    3b6e:	3101      	adds	r1, #1
    3b70:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
    3b72:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    3b74:	3105      	adds	r1, #5
    3b76:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
    3b78:	3101      	adds	r1, #1
    3b7a:	5443      	strb	r3, [r0, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    3b7c:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    3b7e:	8203      	strh	r3, [r0, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    3b80:	76c3      	strb	r3, [r0, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    3b82:	7602      	strb	r2, [r0, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    3b84:	7702      	strb	r2, [r0, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    3b86:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                    = 19;
    3b88:	2313      	movs	r3, #19
    3b8a:	7683      	strb	r3, [r0, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    3b8c:	7742      	strb	r2, [r0, #29]
	host_uart_config.mux_setting = HOST_SERCOM_MUX_SETTING;
    3b8e:	2380      	movs	r3, #128	; 0x80
    3b90:	035b      	lsls	r3, r3, #13
    3b92:	9303      	str	r3, [sp, #12]
	host_uart_config.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    3b94:	4b2f      	ldr	r3, [pc, #188]	; (3c54 <sio2host_init+0x110>)
    3b96:	930c      	str	r3, [sp, #48]	; 0x30
	host_uart_config.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    3b98:	4b2f      	ldr	r3, [pc, #188]	; (3c58 <sio2host_init+0x114>)
    3b9a:	930d      	str	r3, [sp, #52]	; 0x34
	host_uart_config.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    3b9c:	2301      	movs	r3, #1
    3b9e:	425b      	negs	r3, r3
    3ba0:	930e      	str	r3, [sp, #56]	; 0x38
	host_uart_config.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    3ba2:	930f      	str	r3, [sp, #60]	; 0x3c
	host_uart_config.baudrate    = USART_HOST_BAUDRATE;
    3ba4:	23e1      	movs	r3, #225	; 0xe1
    3ba6:	025b      	lsls	r3, r3, #9
    3ba8:	9308      	str	r3, [sp, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    3baa:	4d2c      	ldr	r5, [pc, #176]	; (3c5c <sio2host_init+0x118>)
    3bac:	4b2c      	ldr	r3, [pc, #176]	; (3c60 <sio2host_init+0x11c>)
    3bae:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    3bb0:	4a2c      	ldr	r2, [pc, #176]	; (3c64 <sio2host_init+0x120>)
    3bb2:	4b2d      	ldr	r3, [pc, #180]	; (3c68 <sio2host_init+0x124>)
    3bb4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    3bb6:	4a2d      	ldr	r2, [pc, #180]	; (3c6c <sio2host_init+0x128>)
    3bb8:	4b2d      	ldr	r3, [pc, #180]	; (3c70 <sio2host_init+0x12c>)
    3bba:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    3bbc:	466a      	mov	r2, sp
    3bbe:	2184      	movs	r1, #132	; 0x84
    3bc0:	05c9      	lsls	r1, r1, #23
    3bc2:	0028      	movs	r0, r5
    3bc4:	4b2b      	ldr	r3, [pc, #172]	; (3c74 <sio2host_init+0x130>)
    3bc6:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    3bc8:	4f2b      	ldr	r7, [pc, #172]	; (3c78 <sio2host_init+0x134>)
    3bca:	683b      	ldr	r3, [r7, #0]
    3bcc:	6898      	ldr	r0, [r3, #8]
    3bce:	2100      	movs	r1, #0
    3bd0:	4e2a      	ldr	r6, [pc, #168]	; (3c7c <sio2host_init+0x138>)
    3bd2:	47b0      	blx	r6
	setbuf(stdin, NULL);
    3bd4:	683b      	ldr	r3, [r7, #0]
    3bd6:	6858      	ldr	r0, [r3, #4]
    3bd8:	2100      	movs	r1, #0
    3bda:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3bdc:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    3bde:	0030      	movs	r0, r6
    3be0:	4b27      	ldr	r3, [pc, #156]	; (3c80 <sio2host_init+0x13c>)
    3be2:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3be4:	231f      	movs	r3, #31
    3be6:	4018      	ands	r0, r3
    3be8:	4084      	lsls	r4, r0
    3bea:	4b26      	ldr	r3, [pc, #152]	; (3c84 <sio2host_init+0x140>)
    3bec:	601c      	str	r4, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    3bee:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    3bf0:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    3bf2:	2b00      	cmp	r3, #0
    3bf4:	d1fc      	bne.n	3bf0 <sio2host_init+0xac>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    3bf6:	6833      	ldr	r3, [r6, #0]
    3bf8:	2202      	movs	r2, #2
    3bfa:	4313      	orrs	r3, r2
    3bfc:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3bfe:	4b17      	ldr	r3, [pc, #92]	; (3c5c <sio2host_init+0x118>)
    3c00:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    3c02:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3c04:	2a00      	cmp	r2, #0
    3c06:	d1fc      	bne.n	3c02 <sio2host_init+0xbe>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    3c08:	6859      	ldr	r1, [r3, #4]
    3c0a:	2280      	movs	r2, #128	; 0x80
    3c0c:	0252      	lsls	r2, r2, #9
    3c0e:	430a      	orrs	r2, r1
    3c10:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    3c12:	2101      	movs	r1, #1
    3c14:	4a11      	ldr	r2, [pc, #68]	; (3c5c <sio2host_init+0x118>)
    3c16:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    3c18:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3c1a:	2a00      	cmp	r2, #0
    3c1c:	d1fc      	bne.n	3c18 <sio2host_init+0xd4>
	return (usart_hw->SYNCBUSY.reg);
    3c1e:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3c20:	2a00      	cmp	r2, #0
    3c22:	d1fc      	bne.n	3c1e <sio2host_init+0xda>
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    3c24:	6859      	ldr	r1, [r3, #4]
    3c26:	2280      	movs	r2, #128	; 0x80
    3c28:	0292      	lsls	r2, r2, #10
    3c2a:	430a      	orrs	r2, r1
    3c2c:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    3c2e:	2101      	movs	r1, #1
    3c30:	4a0a      	ldr	r2, [pc, #40]	; (3c5c <sio2host_init+0x118>)
    3c32:	7191      	strb	r1, [r2, #6]
	return (usart_hw->SYNCBUSY.reg);
    3c34:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3c36:	2a00      	cmp	r2, #0
    3c38:	d1fc      	bne.n	3c34 <sio2host_init+0xf0>
	USART_HOST_RX_ISR_ENABLE();
    3c3a:	4913      	ldr	r1, [pc, #76]	; (3c88 <sio2host_init+0x144>)
    3c3c:	2000      	movs	r0, #0
    3c3e:	4b13      	ldr	r3, [pc, #76]	; (3c8c <sio2host_init+0x148>)
    3c40:	4798      	blx	r3
    3c42:	2204      	movs	r2, #4
    3c44:	2384      	movs	r3, #132	; 0x84
    3c46:	05db      	lsls	r3, r3, #23
    3c48:	759a      	strb	r2, [r3, #22]
    3c4a:	32fc      	adds	r2, #252	; 0xfc
    3c4c:	4b0d      	ldr	r3, [pc, #52]	; (3c84 <sio2host_init+0x140>)
    3c4e:	601a      	str	r2, [r3, #0]
}
    3c50:	b011      	add	sp, #68	; 0x44
    3c52:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c54:	00040003 	.word	0x00040003
    3c58:	00050003 	.word	0x00050003
    3c5c:	20000a74 	.word	0x20000a74
    3c60:	200010f8 	.word	0x200010f8
    3c64:	00003acd 	.word	0x00003acd
    3c68:	200010f4 	.word	0x200010f4
    3c6c:	00003aa1 	.word	0x00003aa1
    3c70:	200010f0 	.word	0x200010f0
    3c74:	00002581 	.word	0x00002581
    3c78:	20000064 	.word	0x20000064
    3c7c:	00015eb5 	.word	0x00015eb5
    3c80:	00002121 	.word	0x00002121
    3c84:	e000e100 	.word	0xe000e100
    3c88:	00003ae5 	.word	0x00003ae5
    3c8c:	000020e5 	.word	0x000020e5

00003c90 <sio2host_deinit>:
{
    3c90:	b570      	push	{r4, r5, r6, lr}
	SercomUsart *const usart_hw = &(module->hw->USART);
    3c92:	4d15      	ldr	r5, [pc, #84]	; (3ce8 <sio2host_deinit+0x58>)
    3c94:	682c      	ldr	r4, [r5, #0]
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    3c96:	0020      	movs	r0, r4
    3c98:	4b14      	ldr	r3, [pc, #80]	; (3cec <sio2host_deinit+0x5c>)
    3c9a:	4798      	blx	r3
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3c9c:	231f      	movs	r3, #31
    3c9e:	4018      	ands	r0, r3
    3ca0:	3b1e      	subs	r3, #30
    3ca2:	4083      	lsls	r3, r0
    3ca4:	2280      	movs	r2, #128	; 0x80
    3ca6:	4912      	ldr	r1, [pc, #72]	; (3cf0 <sio2host_deinit+0x60>)
    3ca8:	508b      	str	r3, [r1, r2]
	SercomUsart *const usart_hw = &(module->hw->USART);
    3caa:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    3cac:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    3cae:	2b00      	cmp	r3, #0
    3cb0:	d1fc      	bne.n	3cac <sio2host_deinit+0x1c>
	usart_hw->CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    3cb2:	6823      	ldr	r3, [r4, #0]
    3cb4:	2202      	movs	r2, #2
    3cb6:	4393      	bics	r3, r2
    3cb8:	6023      	str	r3, [r4, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3cba:	4b0b      	ldr	r3, [pc, #44]	; (3ce8 <sio2host_deinit+0x58>)
    3cbc:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    3cbe:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3cc0:	2a00      	cmp	r2, #0
    3cc2:	d1fc      	bne.n	3cbe <sio2host_deinit+0x2e>
			module->receiver_enabled = false;
			break;

		case USART_TRANSCEIVER_TX:
			/* Disable TX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_TXEN;
    3cc4:	685a      	ldr	r2, [r3, #4]
    3cc6:	490b      	ldr	r1, [pc, #44]	; (3cf4 <sio2host_deinit+0x64>)
    3cc8:	400a      	ands	r2, r1
    3cca:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = false;
    3ccc:	2100      	movs	r1, #0
    3cce:	4a06      	ldr	r2, [pc, #24]	; (3ce8 <sio2host_deinit+0x58>)
    3cd0:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    3cd2:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3cd4:	2a00      	cmp	r2, #0
    3cd6:	d1fc      	bne.n	3cd2 <sio2host_deinit+0x42>
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
    3cd8:	685a      	ldr	r2, [r3, #4]
    3cda:	4907      	ldr	r1, [pc, #28]	; (3cf8 <sio2host_deinit+0x68>)
    3cdc:	400a      	ands	r2, r1
    3cde:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = false;
    3ce0:	2200      	movs	r2, #0
    3ce2:	4b01      	ldr	r3, [pc, #4]	; (3ce8 <sio2host_deinit+0x58>)
    3ce4:	719a      	strb	r2, [r3, #6]
}
    3ce6:	bd70      	pop	{r4, r5, r6, pc}
    3ce8:	20000a74 	.word	0x20000a74
    3cec:	00002121 	.word	0x00002121
    3cf0:	e000e100 	.word	0xe000e100
    3cf4:	fffeffff 	.word	0xfffeffff
    3cf8:	fffdffff 	.word	0xfffdffff

00003cfc <sio2host_rx>:
{
    3cfc:	b570      	push	{r4, r5, r6, lr}
    3cfe:	0002      	movs	r2, r0
	if(serial_rx_buf_tail >= serial_rx_buf_head)
    3d00:	4b1f      	ldr	r3, [pc, #124]	; (3d80 <sio2host_rx+0x84>)
    3d02:	781c      	ldrb	r4, [r3, #0]
    3d04:	4b1f      	ldr	r3, [pc, #124]	; (3d84 <sio2host_rx+0x88>)
    3d06:	781b      	ldrb	r3, [r3, #0]
    3d08:	429c      	cmp	r4, r3
    3d0a:	d319      	bcc.n	3d40 <sio2host_rx+0x44>
		serial_rx_count = serial_rx_buf_tail - serial_rx_buf_head;
    3d0c:	1ae3      	subs	r3, r4, r3
    3d0e:	481e      	ldr	r0, [pc, #120]	; (3d88 <sio2host_rx+0x8c>)
    3d10:	7003      	strb	r3, [r0, #0]
	if (0 == serial_rx_count) {
    3d12:	4b1d      	ldr	r3, [pc, #116]	; (3d88 <sio2host_rx+0x8c>)
    3d14:	7818      	ldrb	r0, [r3, #0]
    3d16:	2800      	cmp	r0, #0
    3d18:	d031      	beq.n	3d7e <sio2host_rx+0x82>
	if (SERIAL_RX_BUF_SIZE_HOST <= serial_rx_count) {
    3d1a:	b243      	sxtb	r3, r0
    3d1c:	2b00      	cmp	r3, #0
    3d1e:	db15      	blt.n	3d4c <sio2host_rx+0x50>
    3d20:	1c03      	adds	r3, r0, #0
    3d22:	4288      	cmp	r0, r1
    3d24:	d900      	bls.n	3d28 <sio2host_rx+0x2c>
    3d26:	1c0b      	adds	r3, r1, #0
    3d28:	b2d8      	uxtb	r0, r3
	while (max_length > 0) {
    3d2a:	2800      	cmp	r0, #0
    3d2c:	d027      	beq.n	3d7e <sio2host_rx+0x82>
    3d2e:	4b15      	ldr	r3, [pc, #84]	; (3d84 <sio2host_rx+0x88>)
    3d30:	781b      	ldrb	r3, [r3, #0]
    3d32:	1e44      	subs	r4, r0, #1
    3d34:	b2e4      	uxtb	r4, r4
    3d36:	3401      	adds	r4, #1
    3d38:	1914      	adds	r4, r2, r4
		*data = serial_rx_buf[serial_rx_buf_head];
    3d3a:	4d14      	ldr	r5, [pc, #80]	; (3d8c <sio2host_rx+0x90>)
			serial_rx_buf_head = 0;
    3d3c:	2600      	movs	r6, #0
    3d3e:	e014      	b.n	3d6a <sio2host_rx+0x6e>
		serial_rx_count = serial_rx_buf_tail + (SERIAL_RX_BUF_SIZE_HOST - serial_rx_buf_head);
    3d40:	0020      	movs	r0, r4
    3d42:	3880      	subs	r0, #128	; 0x80
    3d44:	1ac3      	subs	r3, r0, r3
    3d46:	4810      	ldr	r0, [pc, #64]	; (3d88 <sio2host_rx+0x8c>)
    3d48:	7003      	strb	r3, [r0, #0]
    3d4a:	e7e2      	b.n	3d12 <sio2host_rx+0x16>
		serial_rx_buf_head = serial_rx_buf_tail;
    3d4c:	4b0d      	ldr	r3, [pc, #52]	; (3d84 <sio2host_rx+0x88>)
    3d4e:	701c      	strb	r4, [r3, #0]
		serial_rx_count = SERIAL_RX_BUF_SIZE_HOST;
    3d50:	2080      	movs	r0, #128	; 0x80
    3d52:	4b0d      	ldr	r3, [pc, #52]	; (3d88 <sio2host_rx+0x8c>)
    3d54:	7018      	strb	r0, [r3, #0]
		if (SERIAL_RX_BUF_SIZE_HOST <= max_length) {
    3d56:	b24b      	sxtb	r3, r1
    3d58:	2b00      	cmp	r3, #0
    3d5a:	db01      	blt.n	3d60 <sio2host_rx+0x64>
    3d5c:	0008      	movs	r0, r1
    3d5e:	e7e4      	b.n	3d2a <sio2host_rx+0x2e>
			max_length = SERIAL_RX_BUF_SIZE_HOST;
    3d60:	2080      	movs	r0, #128	; 0x80
    3d62:	e7e4      	b.n	3d2e <sio2host_rx+0x32>
			serial_rx_buf_head = 0;
    3d64:	0033      	movs	r3, r6
	while (max_length > 0) {
    3d66:	4294      	cmp	r4, r2
    3d68:	d007      	beq.n	3d7a <sio2host_rx+0x7e>
		*data = serial_rx_buf[serial_rx_buf_head];
    3d6a:	5ce9      	ldrb	r1, [r5, r3]
    3d6c:	7011      	strb	r1, [r2, #0]
		data++;
    3d6e:	3201      	adds	r2, #1
		if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_head) {
    3d70:	2b7f      	cmp	r3, #127	; 0x7f
    3d72:	d0f7      	beq.n	3d64 <sio2host_rx+0x68>
			serial_rx_buf_head++;
    3d74:	3301      	adds	r3, #1
    3d76:	b2db      	uxtb	r3, r3
    3d78:	e7f5      	b.n	3d66 <sio2host_rx+0x6a>
    3d7a:	4a02      	ldr	r2, [pc, #8]	; (3d84 <sio2host_rx+0x88>)
    3d7c:	7013      	strb	r3, [r2, #0]
}
    3d7e:	bd70      	pop	{r4, r5, r6, pc}
    3d80:	20000b29 	.word	0x20000b29
    3d84:	20000b28 	.word	0x20000b28
    3d88:	20000b2a 	.word	0x20000b2a
    3d8c:	20000aa8 	.word	0x20000aa8

00003d90 <adc_complete_callback>:
//! [job_complete_callback]
volatile bool adc_read_done = false;

void adc_complete_callback(
struct adc_module *const module)
{
    3d90:	b510      	push	{r4, lr}
	adc_read_done = true;
    3d92:	2201      	movs	r2, #1
    3d94:	4b02      	ldr	r3, [pc, #8]	; (3da0 <adc_complete_callback+0x10>)
    3d96:	701a      	strb	r2, [r3, #0]
	printf("ADC Callback!!!\r\n");
    3d98:	4802      	ldr	r0, [pc, #8]	; (3da4 <adc_complete_callback+0x14>)
    3d9a:	4b03      	ldr	r3, [pc, #12]	; (3da8 <adc_complete_callback+0x18>)
    3d9c:	4798      	blx	r3
}
    3d9e:	bd10      	pop	{r4, pc}
    3da0:	20000b2b 	.word	0x20000b2b
    3da4:	0001c758 	.word	0x0001c758
    3da8:	00015e59 	.word	0x00015e59

00003dac <appPostTask>:
 \brief      App Post Task
 \param[in]  Id of the application to be posted
 ************************************************************************/

void appPostTask(AppTaskIds_t id)
{
    3dac:	b510      	push	{r4, lr}
    3dae:	0004      	movs	r4, r0
    ATOMIC_SECTION_ENTER
    3db0:	4b07      	ldr	r3, [pc, #28]	; (3dd0 <appPostTask+0x24>)
    3db2:	4798      	blx	r3
    appTaskFlags |= (1 << id);
    3db4:	4907      	ldr	r1, [pc, #28]	; (3dd4 <appPostTask+0x28>)
    3db6:	780b      	ldrb	r3, [r1, #0]
    3db8:	2201      	movs	r2, #1
    3dba:	40a2      	lsls	r2, r4
    3dbc:	4313      	orrs	r3, r2
    3dbe:	b2db      	uxtb	r3, r3
    3dc0:	700b      	strb	r3, [r1, #0]
    ATOMIC_SECTION_EXIT
    3dc2:	4b05      	ldr	r3, [pc, #20]	; (3dd8 <appPostTask+0x2c>)
    3dc4:	4798      	blx	r3

    /* Also post a APP task to the system */
    SYSTEM_PostTask(APP_TASK_ID);
    3dc6:	2010      	movs	r0, #16
    3dc8:	4b04      	ldr	r3, [pc, #16]	; (3ddc <appPostTask+0x30>)
    3dca:	4798      	blx	r3
}
    3dcc:	bd10      	pop	{r4, pc}
    3dce:	46c0      	nop			; (mov r8, r8)
    3dd0:	00005629 	.word	0x00005629
    3dd4:	20000b2c 	.word	0x20000b2c
    3dd8:	00005635 	.word	0x00005635
    3ddc:	0000c2d9 	.word	0x0000c2d9

00003de0 <demoTimerCb>:
{
    3de0:	b510      	push	{r4, lr}
    3de2:	b082      	sub	sp, #8
    printf("%d..",count);
    3de4:	4c2b      	ldr	r4, [pc, #172]	; (3e94 <demoTimerCb+0xb4>)
    3de6:	7821      	ldrb	r1, [r4, #0]
    3de8:	b2c9      	uxtb	r1, r1
    3dea:	482b      	ldr	r0, [pc, #172]	; (3e98 <demoTimerCb+0xb8>)
    3dec:	4b2b      	ldr	r3, [pc, #172]	; (3e9c <demoTimerCb+0xbc>)
    3dee:	4798      	blx	r3
    count--;
    3df0:	7823      	ldrb	r3, [r4, #0]
    3df2:	3b01      	subs	r3, #1
    3df4:	b2db      	uxtb	r3, r3
    3df6:	7023      	strb	r3, [r4, #0]
	startReceiving = false;
    3df8:	2200      	movs	r2, #0
    3dfa:	4b29      	ldr	r3, [pc, #164]	; (3ea0 <demoTimerCb+0xc0>)
    3dfc:	701a      	strb	r2, [r3, #0]
    sio2host_rx(rxchar,10);
    3dfe:	4c29      	ldr	r4, [pc, #164]	; (3ea4 <demoTimerCb+0xc4>)
    3e00:	210a      	movs	r1, #10
    3e02:	0020      	movs	r0, r4
    3e04:	4b28      	ldr	r3, [pc, #160]	; (3ea8 <demoTimerCb+0xc8>)
    3e06:	4798      	blx	r3
    3e08:	0023      	movs	r3, r4
    3e0a:	0020      	movs	r0, r4
    3e0c:	300b      	adds	r0, #11
    3e0e:	e002      	b.n	3e16 <demoTimerCb+0x36>
    3e10:	3301      	adds	r3, #1
    for(i = 0;i<=10;i++)
    3e12:	4283      	cmp	r3, r0
    3e14:	d006      	beq.n	3e24 <demoTimerCb+0x44>
        if(rxchar[i] != 13 && rxchar[i] != 10)
    3e16:	781c      	ldrb	r4, [r3, #0]
    3e18:	2c0d      	cmp	r4, #13
    3e1a:	d0f9      	beq.n	3e10 <demoTimerCb+0x30>
    3e1c:	2c0a      	cmp	r4, #10
    3e1e:	d0f7      	beq.n	3e10 <demoTimerCb+0x30>
            rxdata = rxchar[i];
    3e20:	b264      	sxtb	r4, r4
            break;
    3e22:	e000      	b.n	3e26 <demoTimerCb+0x46>
    int8_t rxdata = 0;
    3e24:	2400      	movs	r4, #0
    if(!count)
    3e26:	4b1b      	ldr	r3, [pc, #108]	; (3e94 <demoTimerCb+0xb4>)
    3e28:	781b      	ldrb	r3, [r3, #0]
    3e2a:	2b00      	cmp	r3, #0
    3e2c:	d00d      	beq.n	3e4a <demoTimerCb+0x6a>
    if(count > 0 && (!rxdata))
    3e2e:	4b19      	ldr	r3, [pc, #100]	; (3e94 <demoTimerCb+0xb4>)
    3e30:	781b      	ldrb	r3, [r3, #0]
    3e32:	2b00      	cmp	r3, #0
    3e34:	d017      	beq.n	3e66 <demoTimerCb+0x86>
    3e36:	2c00      	cmp	r4, #0
    3e38:	d00b      	beq.n	3e52 <demoTimerCb+0x72>
    else if(count == 0 && (!rxdata))
    3e3a:	4b16      	ldr	r3, [pc, #88]	; (3e94 <demoTimerCb+0xb4>)
    3e3c:	781b      	ldrb	r3, [r3, #0]
    3e3e:	2b00      	cmp	r3, #0
    3e40:	d017      	beq.n	3e72 <demoTimerCb+0x92>
    else if(rxdata)
    3e42:	2c00      	cmp	r4, #0
    3e44:	d115      	bne.n	3e72 <demoTimerCb+0x92>
}
    3e46:	b002      	add	sp, #8
    3e48:	bd10      	pop	{r4, pc}
        printf("\r\n");
    3e4a:	4818      	ldr	r0, [pc, #96]	; (3eac <demoTimerCb+0xcc>)
    3e4c:	4b18      	ldr	r3, [pc, #96]	; (3eb0 <demoTimerCb+0xd0>)
    3e4e:	4798      	blx	r3
    3e50:	e7ed      	b.n	3e2e <demoTimerCb+0x4e>
        SwTimerStart(demoTimerId,MS_TO_US(1000),SW_TIMEOUT_RELATIVE,(void *)demoTimerCb,NULL);
    3e52:	4b18      	ldr	r3, [pc, #96]	; (3eb4 <demoTimerCb+0xd4>)
    3e54:	7818      	ldrb	r0, [r3, #0]
    3e56:	2300      	movs	r3, #0
    3e58:	9300      	str	r3, [sp, #0]
    3e5a:	4b17      	ldr	r3, [pc, #92]	; (3eb8 <demoTimerCb+0xd8>)
    3e5c:	2200      	movs	r2, #0
    3e5e:	4917      	ldr	r1, [pc, #92]	; (3ebc <demoTimerCb+0xdc>)
    3e60:	4c17      	ldr	r4, [pc, #92]	; (3ec0 <demoTimerCb+0xe0>)
    3e62:	47a0      	blx	r4
    3e64:	e7ef      	b.n	3e46 <demoTimerCb+0x66>
    else if(count == 0 && (!rxdata))
    3e66:	4b0b      	ldr	r3, [pc, #44]	; (3e94 <demoTimerCb+0xb4>)
    3e68:	781b      	ldrb	r3, [r3, #0]
    3e6a:	2b00      	cmp	r3, #0
    3e6c:	d1e9      	bne.n	3e42 <demoTimerCb+0x62>
    3e6e:	2c00      	cmp	r4, #0
    3e70:	d009      	beq.n	3e86 <demoTimerCb+0xa6>
        printf("\r\n");
    3e72:	480e      	ldr	r0, [pc, #56]	; (3eac <demoTimerCb+0xcc>)
    3e74:	4b0e      	ldr	r3, [pc, #56]	; (3eb0 <demoTimerCb+0xd0>)
    3e76:	4798      	blx	r3
		appTaskState = DEMO_CERT_APP_STATE;
    3e78:	2201      	movs	r2, #1
    3e7a:	4b12      	ldr	r3, [pc, #72]	; (3ec4 <demoTimerCb+0xe4>)
    3e7c:	701a      	strb	r2, [r3, #0]
        appPostTask(DISPLAY_TASK_HANDLER);
    3e7e:	2000      	movs	r0, #0
    3e80:	4b11      	ldr	r3, [pc, #68]	; (3ec8 <demoTimerCb+0xe8>)
    3e82:	4798      	blx	r3
}
    3e84:	e7df      	b.n	3e46 <demoTimerCb+0x66>
		appTaskState = RESTORE_BAND_STATE;
    3e86:	2200      	movs	r2, #0
    3e88:	4b0e      	ldr	r3, [pc, #56]	; (3ec4 <demoTimerCb+0xe4>)
    3e8a:	701a      	strb	r2, [r3, #0]
        appPostTask(DISPLAY_TASK_HANDLER);
    3e8c:	2000      	movs	r0, #0
    3e8e:	4b0e      	ldr	r3, [pc, #56]	; (3ec8 <demoTimerCb+0xe8>)
    3e90:	4798      	blx	r3
    3e92:	e7d8      	b.n	3e46 <demoTimerCb+0x66>
    3e94:	20000016 	.word	0x20000016
    3e98:	0001c7d0 	.word	0x0001c7d0
    3e9c:	00015d95 	.word	0x00015d95
    3ea0:	20000b5b 	.word	0x20000b5b
    3ea4:	20000b50 	.word	0x20000b50
    3ea8:	00003cfd 	.word	0x00003cfd
    3eac:	0001c978 	.word	0x0001c978
    3eb0:	00015e59 	.word	0x00015e59
    3eb4:	2000005f 	.word	0x2000005f
    3eb8:	00003de1 	.word	0x00003de1
    3ebc:	000f4240 	.word	0x000f4240
    3ec0:	0000bcad 	.word	0x0000bcad
    3ec4:	20000b2d 	.word	0x20000b2d
    3ec8:	00003dad 	.word	0x00003dad

00003ecc <demo_appdata_callback>:
{
    3ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (LORAWAN_EVT_RX_DATA_AVAILABLE == appdata->evt)
    3ece:	780b      	ldrb	r3, [r1, #0]
    3ed0:	2b02      	cmp	r3, #2
    3ed2:	d00f      	beq.n	3ef4 <demo_appdata_callback+0x28>
    else if(LORAWAN_EVT_TRANSACTION_COMPLETE == appdata->evt)
    3ed4:	2b04      	cmp	r3, #4
    3ed6:	d100      	bne.n	3eda <demo_appdata_callback+0xe>
    3ed8:	e0ae      	b.n	4038 <demo_appdata_callback+0x16c>
    SwTimerStop(lTimerId);
    3eda:	4b9c      	ldr	r3, [pc, #624]	; (414c <demo_appdata_callback+0x280>)
    3edc:	7818      	ldrb	r0, [r3, #0]
    3ede:	4b9c      	ldr	r3, [pc, #624]	; (4150 <demo_appdata_callback+0x284>)
    3ee0:	4798      	blx	r3
    set_LED_data(LED_GREEN,&off);
    3ee2:	499c      	ldr	r1, [pc, #624]	; (4154 <demo_appdata_callback+0x288>)
    3ee4:	2003      	movs	r0, #3
    3ee6:	4b9c      	ldr	r3, [pc, #624]	; (4158 <demo_appdata_callback+0x28c>)
    3ee8:	4798      	blx	r3
        set_LED_data(LED_AMBER,&on);
    3eea:	499c      	ldr	r1, [pc, #624]	; (415c <demo_appdata_callback+0x290>)
    3eec:	2002      	movs	r0, #2
    3eee:	4b9a      	ldr	r3, [pc, #616]	; (4158 <demo_appdata_callback+0x28c>)
    3ef0:	4798      	blx	r3
}
    3ef2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        status = appdata->param.rxData.status;
    3ef4:	7b4c      	ldrb	r4, [r1, #13]
        switch(status)
    3ef6:	2c1e      	cmp	r4, #30
    3ef8:	d900      	bls.n	3efc <demo_appdata_callback+0x30>
    3efa:	e099      	b.n	4030 <demo_appdata_callback+0x164>
    3efc:	00a3      	lsls	r3, r4, #2
    3efe:	4a98      	ldr	r2, [pc, #608]	; (4160 <demo_appdata_callback+0x294>)
    3f00:	58d3      	ldr	r3, [r2, r3]
    3f02:	469f      	mov	pc, r3
    uint8_t dataLength = appdata->param.rxData.dataLength;
    3f04:	7b0e      	ldrb	r6, [r1, #12]
    if((dataLength > 0U) && (NULL != pData))
    3f06:	2e00      	cmp	r6, #0
    3f08:	d022      	beq.n	3f50 <demo_appdata_callback+0x84>
    uint8_t *pData = appdata->param.rxData.pData;
    3f0a:	688f      	ldr	r7, [r1, #8]
    if((dataLength > 0U) && (NULL != pData))
    3f0c:	2f00      	cmp	r7, #0
    3f0e:	d01f      	beq.n	3f50 <demo_appdata_callback+0x84>
    uint32_t devAddress = appdata->param.rxData.devAddr;
    3f10:	684d      	ldr	r5, [r1, #4]
        printf("*** Received DL Data ***\n\r");
    3f12:	4894      	ldr	r0, [pc, #592]	; (4164 <demo_appdata_callback+0x298>)
    3f14:	4c94      	ldr	r4, [pc, #592]	; (4168 <demo_appdata_callback+0x29c>)
    3f16:	47a0      	blx	r4
        printf("\nFrame Received at port %d\n\r",pData[0]);
    3f18:	7839      	ldrb	r1, [r7, #0]
    3f1a:	4894      	ldr	r0, [pc, #592]	; (416c <demo_appdata_callback+0x2a0>)
    3f1c:	47a0      	blx	r4
        printf("\nFrame Length - %d\n\r",dataLength);
    3f1e:	0031      	movs	r1, r6
    3f20:	4893      	ldr	r0, [pc, #588]	; (4170 <demo_appdata_callback+0x2a4>)
    3f22:	47a0      	blx	r4
        printf("\nAddress - 0x%lx\n\r", devAddress);
    3f24:	0029      	movs	r1, r5
    3f26:	4893      	ldr	r0, [pc, #588]	; (4174 <demo_appdata_callback+0x2a8>)
    3f28:	47a0      	blx	r4
        printf ("\nPayload: ");
    3f2a:	4893      	ldr	r0, [pc, #588]	; (4178 <demo_appdata_callback+0x2ac>)
    3f2c:	47a0      	blx	r4
        for (uint8_t i =0; i<dataLength - 1; i++)
    3f2e:	3e01      	subs	r6, #1
    3f30:	2e00      	cmp	r6, #0
    3f32:	dd09      	ble.n	3f48 <demo_appdata_callback+0x7c>
    3f34:	2400      	movs	r4, #0
            printf("%x",pData[i+1]);
    3f36:	4d8c      	ldr	r5, [pc, #560]	; (4168 <demo_appdata_callback+0x29c>)
    3f38:	193b      	adds	r3, r7, r4
    3f3a:	7859      	ldrb	r1, [r3, #1]
    3f3c:	488f      	ldr	r0, [pc, #572]	; (417c <demo_appdata_callback+0x2b0>)
    3f3e:	47a8      	blx	r5
        for (uint8_t i =0; i<dataLength - 1; i++)
    3f40:	3401      	adds	r4, #1
    3f42:	b2e4      	uxtb	r4, r4
    3f44:	42b4      	cmp	r4, r6
    3f46:	dbf7      	blt.n	3f38 <demo_appdata_callback+0x6c>
        printf("\r\n*************************\r\n");
    3f48:	488d      	ldr	r0, [pc, #564]	; (4180 <demo_appdata_callback+0x2b4>)
    3f4a:	4b8e      	ldr	r3, [pc, #568]	; (4184 <demo_appdata_callback+0x2b8>)
    3f4c:	4798      	blx	r3
    3f4e:	e002      	b.n	3f56 <demo_appdata_callback+0x8a>
        printf("Received ACK for Confirmed data\r\n");
    3f50:	488d      	ldr	r0, [pc, #564]	; (4188 <demo_appdata_callback+0x2bc>)
    3f52:	4b8c      	ldr	r3, [pc, #560]	; (4184 <demo_appdata_callback+0x2b8>)
    3f54:	4798      	blx	r3
    SwTimerStop(lTimerId);
    3f56:	4b7d      	ldr	r3, [pc, #500]	; (414c <demo_appdata_callback+0x280>)
    3f58:	7818      	ldrb	r0, [r3, #0]
    3f5a:	4b7d      	ldr	r3, [pc, #500]	; (4150 <demo_appdata_callback+0x284>)
    3f5c:	4798      	blx	r3
    set_LED_data(LED_GREEN,&off);
    3f5e:	497d      	ldr	r1, [pc, #500]	; (4154 <demo_appdata_callback+0x288>)
    3f60:	2003      	movs	r0, #3
    3f62:	4b7d      	ldr	r3, [pc, #500]	; (4158 <demo_appdata_callback+0x28c>)
    3f64:	4798      	blx	r3
    3f66:	e7c4      	b.n	3ef2 <demo_appdata_callback+0x26>
                printf("\n\rRADIO_NO_DATA \n\r");
    3f68:	4888      	ldr	r0, [pc, #544]	; (418c <demo_appdata_callback+0x2c0>)
    3f6a:	4b7f      	ldr	r3, [pc, #508]	; (4168 <demo_appdata_callback+0x29c>)
    3f6c:	4798      	blx	r3
            break;
    3f6e:	e7b4      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rRADIO_DATA_SIZE \n\r");
    3f70:	4887      	ldr	r0, [pc, #540]	; (4190 <demo_appdata_callback+0x2c4>)
    3f72:	4b7d      	ldr	r3, [pc, #500]	; (4168 <demo_appdata_callback+0x29c>)
    3f74:	4798      	blx	r3
            break;
    3f76:	e7b0      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rRADIO_INVALID_REQ \n\r");
    3f78:	4886      	ldr	r0, [pc, #536]	; (4194 <demo_appdata_callback+0x2c8>)
    3f7a:	4b7b      	ldr	r3, [pc, #492]	; (4168 <demo_appdata_callback+0x29c>)
    3f7c:	4798      	blx	r3
            break;
    3f7e:	e7ac      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rRADIO_BUSY \n\r");
    3f80:	4885      	ldr	r0, [pc, #532]	; (4198 <demo_appdata_callback+0x2cc>)
    3f82:	4b79      	ldr	r3, [pc, #484]	; (4168 <demo_appdata_callback+0x29c>)
    3f84:	4798      	blx	r3
            break;
    3f86:	e7a8      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rRADIO_OUT_OF_RANGE \n\r");
    3f88:	4884      	ldr	r0, [pc, #528]	; (419c <demo_appdata_callback+0x2d0>)
    3f8a:	4b77      	ldr	r3, [pc, #476]	; (4168 <demo_appdata_callback+0x29c>)
    3f8c:	4798      	blx	r3
            break;
    3f8e:	e7a4      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rRADIO_UNSUPPORTED_ATTR \n\r");
    3f90:	4883      	ldr	r0, [pc, #524]	; (41a0 <demo_appdata_callback+0x2d4>)
    3f92:	4b75      	ldr	r3, [pc, #468]	; (4168 <demo_appdata_callback+0x29c>)
    3f94:	4798      	blx	r3
            break;
    3f96:	e7a0      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rRADIO_CHANNEL_BUSY \n\r");
    3f98:	4882      	ldr	r0, [pc, #520]	; (41a4 <demo_appdata_callback+0x2d8>)
    3f9a:	4b73      	ldr	r3, [pc, #460]	; (4168 <demo_appdata_callback+0x29c>)
    3f9c:	4798      	blx	r3
            break;
    3f9e:	e79c      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rNWK_NOT_JOINED \n\r");
    3fa0:	4881      	ldr	r0, [pc, #516]	; (41a8 <demo_appdata_callback+0x2dc>)
    3fa2:	4b71      	ldr	r3, [pc, #452]	; (4168 <demo_appdata_callback+0x29c>)
    3fa4:	4798      	blx	r3
            break;
    3fa6:	e798      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rINVALID_PARAMETER \n\r");
    3fa8:	4880      	ldr	r0, [pc, #512]	; (41ac <demo_appdata_callback+0x2e0>)
    3faa:	4b6f      	ldr	r3, [pc, #444]	; (4168 <demo_appdata_callback+0x29c>)
    3fac:	4798      	blx	r3
            break;
    3fae:	e794      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rKEYS_NOT_INITIALIZED \n\r");
    3fb0:	487f      	ldr	r0, [pc, #508]	; (41b0 <demo_appdata_callback+0x2e4>)
    3fb2:	4b6d      	ldr	r3, [pc, #436]	; (4168 <demo_appdata_callback+0x29c>)
    3fb4:	4798      	blx	r3
            break;
    3fb6:	e790      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rSILENT_IMMEDIATELY_ACTIVE\n\r");
    3fb8:	487e      	ldr	r0, [pc, #504]	; (41b4 <demo_appdata_callback+0x2e8>)
    3fba:	4b6b      	ldr	r3, [pc, #428]	; (4168 <demo_appdata_callback+0x29c>)
    3fbc:	4798      	blx	r3
            break;
    3fbe:	e78c      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rFCNTR_ERROR_REJOIN_NEEDED \n\r");
    3fc0:	487d      	ldr	r0, [pc, #500]	; (41b8 <demo_appdata_callback+0x2ec>)
    3fc2:	4b69      	ldr	r3, [pc, #420]	; (4168 <demo_appdata_callback+0x29c>)
    3fc4:	4798      	blx	r3
            break;
    3fc6:	e788      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rINVALID_BUFFER_LENGTH \n\r");
    3fc8:	487c      	ldr	r0, [pc, #496]	; (41bc <demo_appdata_callback+0x2f0>)
    3fca:	4b67      	ldr	r3, [pc, #412]	; (4168 <demo_appdata_callback+0x29c>)
    3fcc:	4798      	blx	r3
            break;
    3fce:	e784      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rMAC_PAUSED  \n\r");
    3fd0:	487b      	ldr	r0, [pc, #492]	; (41c0 <demo_appdata_callback+0x2f4>)
    3fd2:	4b65      	ldr	r3, [pc, #404]	; (4168 <demo_appdata_callback+0x29c>)
    3fd4:	4798      	blx	r3
            break;
    3fd6:	e780      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rNO_CHANNELS_FOUND \n\r");
    3fd8:	487a      	ldr	r0, [pc, #488]	; (41c4 <demo_appdata_callback+0x2f8>)
    3fda:	4b63      	ldr	r3, [pc, #396]	; (4168 <demo_appdata_callback+0x29c>)
    3fdc:	4798      	blx	r3
            break;
    3fde:	e77c      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rBUSY\n\r");
    3fe0:	4879      	ldr	r0, [pc, #484]	; (41c8 <demo_appdata_callback+0x2fc>)
    3fe2:	4b61      	ldr	r3, [pc, #388]	; (4168 <demo_appdata_callback+0x29c>)
    3fe4:	4798      	blx	r3
            break;
    3fe6:	e778      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rNO_ACK \n\r");
    3fe8:	4878      	ldr	r0, [pc, #480]	; (41cc <demo_appdata_callback+0x300>)
    3fea:	4b5f      	ldr	r3, [pc, #380]	; (4168 <demo_appdata_callback+0x29c>)
    3fec:	4798      	blx	r3
            break;
    3fee:	e774      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rALREADY JOINING IS IN PROGRESS \n\r");
    3ff0:	4877      	ldr	r0, [pc, #476]	; (41d0 <demo_appdata_callback+0x304>)
    3ff2:	4b5d      	ldr	r3, [pc, #372]	; (4168 <demo_appdata_callback+0x29c>)
    3ff4:	4798      	blx	r3
            break;
    3ff6:	e770      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rRESOURCE_UNAVAILABLE \n\r");
    3ff8:	4876      	ldr	r0, [pc, #472]	; (41d4 <demo_appdata_callback+0x308>)
    3ffa:	4b5b      	ldr	r3, [pc, #364]	; (4168 <demo_appdata_callback+0x29c>)
    3ffc:	4798      	blx	r3
            break;
    3ffe:	e76c      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rINVALID_REQUEST \n\r");
    4000:	4875      	ldr	r0, [pc, #468]	; (41d8 <demo_appdata_callback+0x30c>)
    4002:	4b59      	ldr	r3, [pc, #356]	; (4168 <demo_appdata_callback+0x29c>)
    4004:	4798      	blx	r3
            break;
    4006:	e768      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rFCNTR_ERROR \n\r");
    4008:	4874      	ldr	r0, [pc, #464]	; (41dc <demo_appdata_callback+0x310>)
    400a:	4b57      	ldr	r3, [pc, #348]	; (4168 <demo_appdata_callback+0x29c>)
    400c:	4798      	blx	r3
            break;
    400e:	e764      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rMIC_ERROR \n\r");
    4010:	4873      	ldr	r0, [pc, #460]	; (41e0 <demo_appdata_callback+0x314>)
    4012:	4b55      	ldr	r3, [pc, #340]	; (4168 <demo_appdata_callback+0x29c>)
    4014:	4798      	blx	r3
            break;
    4016:	e760      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rINVALID_MTYPE \n\r");
    4018:	4872      	ldr	r0, [pc, #456]	; (41e4 <demo_appdata_callback+0x318>)
    401a:	4b53      	ldr	r3, [pc, #332]	; (4168 <demo_appdata_callback+0x29c>)
    401c:	4798      	blx	r3
            break;
    401e:	e75c      	b.n	3eda <demo_appdata_callback+0xe>
                printf("\n\rMCAST_HDR_INVALID \n\r");
    4020:	4871      	ldr	r0, [pc, #452]	; (41e8 <demo_appdata_callback+0x31c>)
    4022:	4b51      	ldr	r3, [pc, #324]	; (4168 <demo_appdata_callback+0x29c>)
    4024:	4798      	blx	r3
            break;
    4026:	e758      	b.n	3eda <demo_appdata_callback+0xe>
				printf("\n\rINVALID_PACKET \n\r");
    4028:	4870      	ldr	r0, [pc, #448]	; (41ec <demo_appdata_callback+0x320>)
    402a:	4b4f      	ldr	r3, [pc, #316]	; (4168 <demo_appdata_callback+0x29c>)
    402c:	4798      	blx	r3
			break;
    402e:	e754      	b.n	3eda <demo_appdata_callback+0xe>
                printf("UNKNOWN ERROR\n\r");
    4030:	486f      	ldr	r0, [pc, #444]	; (41f0 <demo_appdata_callback+0x324>)
    4032:	4b4d      	ldr	r3, [pc, #308]	; (4168 <demo_appdata_callback+0x29c>)
    4034:	4798      	blx	r3
            break;
    4036:	e00d      	b.n	4054 <demo_appdata_callback+0x188>
        switch(status = appdata->param.transCmpl.status)
    4038:	790c      	ldrb	r4, [r1, #4]
    403a:	2c1e      	cmp	r4, #30
    403c:	d900      	bls.n	4040 <demo_appdata_callback+0x174>
    403e:	e081      	b.n	4144 <demo_appdata_callback+0x278>
    4040:	00a3      	lsls	r3, r4, #2
    4042:	4a6c      	ldr	r2, [pc, #432]	; (41f4 <demo_appdata_callback+0x328>)
    4044:	58d3      	ldr	r3, [r2, r3]
    4046:	469f      	mov	pc, r3
                printf("Transmission Success\r\n");
    4048:	486b      	ldr	r0, [pc, #428]	; (41f8 <demo_appdata_callback+0x32c>)
    404a:	4b4e      	ldr	r3, [pc, #312]	; (4184 <demo_appdata_callback+0x2b8>)
    404c:	4798      	blx	r3
        printf("\n\r*************************************************\n\r");
    404e:	486b      	ldr	r0, [pc, #428]	; (41fc <demo_appdata_callback+0x330>)
    4050:	4b45      	ldr	r3, [pc, #276]	; (4168 <demo_appdata_callback+0x29c>)
    4052:	4798      	blx	r3
    SwTimerStop(lTimerId);
    4054:	4b3d      	ldr	r3, [pc, #244]	; (414c <demo_appdata_callback+0x280>)
    4056:	7818      	ldrb	r0, [r3, #0]
    4058:	4b3d      	ldr	r3, [pc, #244]	; (4150 <demo_appdata_callback+0x284>)
    405a:	4798      	blx	r3
    set_LED_data(LED_GREEN,&off);
    405c:	493d      	ldr	r1, [pc, #244]	; (4154 <demo_appdata_callback+0x288>)
    405e:	2003      	movs	r0, #3
    4060:	4b3d      	ldr	r3, [pc, #244]	; (4158 <demo_appdata_callback+0x28c>)
    4062:	4798      	blx	r3
    if(status != LORAWAN_SUCCESS)
    4064:	2c08      	cmp	r4, #8
    4066:	d100      	bne.n	406a <demo_appdata_callback+0x19e>
    4068:	e743      	b.n	3ef2 <demo_appdata_callback+0x26>
    406a:	e73e      	b.n	3eea <demo_appdata_callback+0x1e>
                printf("Transmission Success\r\n");
    406c:	4862      	ldr	r0, [pc, #392]	; (41f8 <demo_appdata_callback+0x32c>)
    406e:	4b45      	ldr	r3, [pc, #276]	; (4184 <demo_appdata_callback+0x2b8>)
    4070:	4798      	blx	r3
            break;
    4072:	e7ec      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rRADIO_NO_DATA \n\r");
    4074:	4845      	ldr	r0, [pc, #276]	; (418c <demo_appdata_callback+0x2c0>)
    4076:	4b3c      	ldr	r3, [pc, #240]	; (4168 <demo_appdata_callback+0x29c>)
    4078:	4798      	blx	r3
            break;
    407a:	e7e8      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rRADIO_DATA_SIZE \n\r");
    407c:	4844      	ldr	r0, [pc, #272]	; (4190 <demo_appdata_callback+0x2c4>)
    407e:	4b3a      	ldr	r3, [pc, #232]	; (4168 <demo_appdata_callback+0x29c>)
    4080:	4798      	blx	r3
            break;
    4082:	e7e4      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rRADIO_INVALID_REQ \n\r");
    4084:	4843      	ldr	r0, [pc, #268]	; (4194 <demo_appdata_callback+0x2c8>)
    4086:	4b38      	ldr	r3, [pc, #224]	; (4168 <demo_appdata_callback+0x29c>)
    4088:	4798      	blx	r3
            break;
    408a:	e7e0      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rRADIO_BUSY \n\r");
    408c:	4842      	ldr	r0, [pc, #264]	; (4198 <demo_appdata_callback+0x2cc>)
    408e:	4b36      	ldr	r3, [pc, #216]	; (4168 <demo_appdata_callback+0x29c>)
    4090:	4798      	blx	r3
            break;
    4092:	e7dc      	b.n	404e <demo_appdata_callback+0x182>
                printf("\nTx Timeout\n\r");
    4094:	485a      	ldr	r0, [pc, #360]	; (4200 <demo_appdata_callback+0x334>)
    4096:	4b34      	ldr	r3, [pc, #208]	; (4168 <demo_appdata_callback+0x29c>)
    4098:	4798      	blx	r3
            break;
    409a:	e7d8      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rRADIO_OUT_OF_RANGE \n\r");
    409c:	483f      	ldr	r0, [pc, #252]	; (419c <demo_appdata_callback+0x2d0>)
    409e:	4b32      	ldr	r3, [pc, #200]	; (4168 <demo_appdata_callback+0x29c>)
    40a0:	4798      	blx	r3
            break;
    40a2:	e7d4      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rRADIO_UNSUPPORTED_ATTR \n\r");
    40a4:	483e      	ldr	r0, [pc, #248]	; (41a0 <demo_appdata_callback+0x2d4>)
    40a6:	4b30      	ldr	r3, [pc, #192]	; (4168 <demo_appdata_callback+0x29c>)
    40a8:	4798      	blx	r3
            break;
    40aa:	e7d0      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rRADIO_CHANNEL_BUSY \n\r");
    40ac:	483d      	ldr	r0, [pc, #244]	; (41a4 <demo_appdata_callback+0x2d8>)
    40ae:	4b2e      	ldr	r3, [pc, #184]	; (4168 <demo_appdata_callback+0x29c>)
    40b0:	4798      	blx	r3
            break;
    40b2:	e7cc      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rNWK_NOT_JOINED \n\r");
    40b4:	483c      	ldr	r0, [pc, #240]	; (41a8 <demo_appdata_callback+0x2dc>)
    40b6:	4b2c      	ldr	r3, [pc, #176]	; (4168 <demo_appdata_callback+0x29c>)
    40b8:	4798      	blx	r3
            break;
    40ba:	e7c8      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rINVALID_PARAMETER \n\r");
    40bc:	483b      	ldr	r0, [pc, #236]	; (41ac <demo_appdata_callback+0x2e0>)
    40be:	4b2a      	ldr	r3, [pc, #168]	; (4168 <demo_appdata_callback+0x29c>)
    40c0:	4798      	blx	r3
            break;
    40c2:	e7c4      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rKEYS_NOT_INITIALIZED \n\r");
    40c4:	483a      	ldr	r0, [pc, #232]	; (41b0 <demo_appdata_callback+0x2e4>)
    40c6:	4b28      	ldr	r3, [pc, #160]	; (4168 <demo_appdata_callback+0x29c>)
    40c8:	4798      	blx	r3
            break;
    40ca:	e7c0      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rSILENT_IMMEDIATELY_ACTIVE\n\r");
    40cc:	4839      	ldr	r0, [pc, #228]	; (41b4 <demo_appdata_callback+0x2e8>)
    40ce:	4b26      	ldr	r3, [pc, #152]	; (4168 <demo_appdata_callback+0x29c>)
    40d0:	4798      	blx	r3
            break;
    40d2:	e7bc      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rFCNTR_ERROR_REJOIN_NEEDED \n\r");
    40d4:	4838      	ldr	r0, [pc, #224]	; (41b8 <demo_appdata_callback+0x2ec>)
    40d6:	4b24      	ldr	r3, [pc, #144]	; (4168 <demo_appdata_callback+0x29c>)
    40d8:	4798      	blx	r3
            break;
    40da:	e7b8      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rINVALID_BUFFER_LENGTH \n\r");
    40dc:	4837      	ldr	r0, [pc, #220]	; (41bc <demo_appdata_callback+0x2f0>)
    40de:	4b22      	ldr	r3, [pc, #136]	; (4168 <demo_appdata_callback+0x29c>)
    40e0:	4798      	blx	r3
            break;
    40e2:	e7b4      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rMAC_PAUSED  \n\r");
    40e4:	4836      	ldr	r0, [pc, #216]	; (41c0 <demo_appdata_callback+0x2f4>)
    40e6:	4b20      	ldr	r3, [pc, #128]	; (4168 <demo_appdata_callback+0x29c>)
    40e8:	4798      	blx	r3
            break;
    40ea:	e7b0      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rNO_CHANNELS_FOUND \n\r");
    40ec:	4835      	ldr	r0, [pc, #212]	; (41c4 <demo_appdata_callback+0x2f8>)
    40ee:	4b1e      	ldr	r3, [pc, #120]	; (4168 <demo_appdata_callback+0x29c>)
    40f0:	4798      	blx	r3
            break;
    40f2:	e7ac      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rBUSY\n\r");
    40f4:	4834      	ldr	r0, [pc, #208]	; (41c8 <demo_appdata_callback+0x2fc>)
    40f6:	4b1c      	ldr	r3, [pc, #112]	; (4168 <demo_appdata_callback+0x29c>)
    40f8:	4798      	blx	r3
            break;
    40fa:	e7a8      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rNO_ACK \n\r");
    40fc:	4833      	ldr	r0, [pc, #204]	; (41cc <demo_appdata_callback+0x300>)
    40fe:	4b1a      	ldr	r3, [pc, #104]	; (4168 <demo_appdata_callback+0x29c>)
    4100:	4798      	blx	r3
            break;
    4102:	e7a4      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rALREADY JOINING IS IN PROGRESS \n\r");
    4104:	4832      	ldr	r0, [pc, #200]	; (41d0 <demo_appdata_callback+0x304>)
    4106:	4b18      	ldr	r3, [pc, #96]	; (4168 <demo_appdata_callback+0x29c>)
    4108:	4798      	blx	r3
            break;
    410a:	e7a0      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rRESOURCE_UNAVAILABLE \n\r");
    410c:	4831      	ldr	r0, [pc, #196]	; (41d4 <demo_appdata_callback+0x308>)
    410e:	4b16      	ldr	r3, [pc, #88]	; (4168 <demo_appdata_callback+0x29c>)
    4110:	4798      	blx	r3
            break;
    4112:	e79c      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rINVALID_REQUEST \n\r");
    4114:	4830      	ldr	r0, [pc, #192]	; (41d8 <demo_appdata_callback+0x30c>)
    4116:	4b14      	ldr	r3, [pc, #80]	; (4168 <demo_appdata_callback+0x29c>)
    4118:	4798      	blx	r3
            break;
    411a:	e798      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rFCNTR_ERROR \n\r");
    411c:	482f      	ldr	r0, [pc, #188]	; (41dc <demo_appdata_callback+0x310>)
    411e:	4b12      	ldr	r3, [pc, #72]	; (4168 <demo_appdata_callback+0x29c>)
    4120:	4798      	blx	r3
            break;
    4122:	e794      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rMIC_ERROR \n\r");
    4124:	482e      	ldr	r0, [pc, #184]	; (41e0 <demo_appdata_callback+0x314>)
    4126:	4b10      	ldr	r3, [pc, #64]	; (4168 <demo_appdata_callback+0x29c>)
    4128:	4798      	blx	r3
            break;
    412a:	e790      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rINVALID_MTYPE \n\r");
    412c:	482d      	ldr	r0, [pc, #180]	; (41e4 <demo_appdata_callback+0x318>)
    412e:	4b0e      	ldr	r3, [pc, #56]	; (4168 <demo_appdata_callback+0x29c>)
    4130:	4798      	blx	r3
            break;
    4132:	e78c      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rMCAST_HDR_INVALID \n\r");
    4134:	482c      	ldr	r0, [pc, #176]	; (41e8 <demo_appdata_callback+0x31c>)
    4136:	4b0c      	ldr	r3, [pc, #48]	; (4168 <demo_appdata_callback+0x29c>)
    4138:	4798      	blx	r3
            break;
    413a:	e788      	b.n	404e <demo_appdata_callback+0x182>
				printf("\n\rINVALID_PACKET \n\r");
    413c:	482b      	ldr	r0, [pc, #172]	; (41ec <demo_appdata_callback+0x320>)
    413e:	4b0a      	ldr	r3, [pc, #40]	; (4168 <demo_appdata_callback+0x29c>)
    4140:	4798      	blx	r3
			break;
    4142:	e784      	b.n	404e <demo_appdata_callback+0x182>
                printf("\n\rUNKNOWN ERROR\n\r");
    4144:	482f      	ldr	r0, [pc, #188]	; (4204 <demo_appdata_callback+0x338>)
    4146:	4b08      	ldr	r3, [pc, #32]	; (4168 <demo_appdata_callback+0x29c>)
    4148:	4798      	blx	r3
            break;
    414a:	e780      	b.n	404e <demo_appdata_callback+0x182>
    414c:	20000060 	.word	0x20000060
    4150:	0000bfb9 	.word	0x0000bfb9
    4154:	20000b4c 	.word	0x20000b4c
    4158:	0000b5ed 	.word	0x0000b5ed
    415c:	2000005c 	.word	0x2000005c
    4160:	0001c628 	.word	0x0001c628
    4164:	0001c7d8 	.word	0x0001c7d8
    4168:	00015d95 	.word	0x00015d95
    416c:	0001c7f4 	.word	0x0001c7f4
    4170:	0001c814 	.word	0x0001c814
    4174:	0001c82c 	.word	0x0001c82c
    4178:	0001c840 	.word	0x0001c840
    417c:	0001c84c 	.word	0x0001c84c
    4180:	0001c850 	.word	0x0001c850
    4184:	00015e59 	.word	0x00015e59
    4188:	0001c870 	.word	0x0001c870
    418c:	0001c894 	.word	0x0001c894
    4190:	0001c8a8 	.word	0x0001c8a8
    4194:	0001c8c0 	.word	0x0001c8c0
    4198:	0001c8d8 	.word	0x0001c8d8
    419c:	0001c8e8 	.word	0x0001c8e8
    41a0:	0001c900 	.word	0x0001c900
    41a4:	0001c91c 	.word	0x0001c91c
    41a8:	0001c934 	.word	0x0001c934
    41ac:	0001c948 	.word	0x0001c948
    41b0:	0001c960 	.word	0x0001c960
    41b4:	0001c97c 	.word	0x0001c97c
    41b8:	0001c99c 	.word	0x0001c99c
    41bc:	0001c9bc 	.word	0x0001c9bc
    41c0:	0001c9d8 	.word	0x0001c9d8
    41c4:	0001c9ec 	.word	0x0001c9ec
    41c8:	0001ca04 	.word	0x0001ca04
    41cc:	0001ca10 	.word	0x0001ca10
    41d0:	0001ca1c 	.word	0x0001ca1c
    41d4:	0001ca40 	.word	0x0001ca40
    41d8:	0001ca5c 	.word	0x0001ca5c
    41dc:	0001ca74 	.word	0x0001ca74
    41e0:	0001ca88 	.word	0x0001ca88
    41e4:	0001ca98 	.word	0x0001ca98
    41e8:	0001caac 	.word	0x0001caac
    41ec:	0001cac4 	.word	0x0001cac4
    41f0:	0001cad8 	.word	0x0001cad8
    41f4:	0001c6a4 	.word	0x0001c6a4
    41f8:	0001cae8 	.word	0x0001cae8
    41fc:	0001cb24 	.word	0x0001cb24
    4200:	0001cb00 	.word	0x0001cb00
    4204:	0001cb10 	.word	0x0001cb10

00004208 <lTimerCb>:
{
    4208:	b510      	push	{r4, lr}
    420a:	b082      	sub	sp, #8
    SwTimerStart(lTimerId,MS_TO_US(100),SW_TIMEOUT_RELATIVE,(void *)lTimerCb,NULL);
    420c:	4b07      	ldr	r3, [pc, #28]	; (422c <lTimerCb+0x24>)
    420e:	7818      	ldrb	r0, [r3, #0]
    4210:	2300      	movs	r3, #0
    4212:	9300      	str	r3, [sp, #0]
    4214:	4b06      	ldr	r3, [pc, #24]	; (4230 <lTimerCb+0x28>)
    4216:	2200      	movs	r2, #0
    4218:	4906      	ldr	r1, [pc, #24]	; (4234 <lTimerCb+0x2c>)
    421a:	4c07      	ldr	r4, [pc, #28]	; (4238 <lTimerCb+0x30>)
    421c:	47a0      	blx	r4
    set_LED_data(LED_GREEN,&toggle);
    421e:	4907      	ldr	r1, [pc, #28]	; (423c <lTimerCb+0x34>)
    4220:	2003      	movs	r0, #3
    4222:	4b07      	ldr	r3, [pc, #28]	; (4240 <lTimerCb+0x38>)
    4224:	4798      	blx	r3
}
    4226:	b002      	add	sp, #8
    4228:	bd10      	pop	{r4, pc}
    422a:	46c0      	nop			; (mov r8, r8)
    422c:	20000060 	.word	0x20000060
    4230:	00004209 	.word	0x00004209
    4234:	000186a0 	.word	0x000186a0
    4238:	0000bcad 	.word	0x0000bcad
    423c:	2000005e 	.word	0x2000005e
    4240:	0000b5ed 	.word	0x0000b5ed

00004244 <displayTask>:
{
    4244:	b570      	push	{r4, r5, r6, lr}
	switch(appTaskState)
    4246:	4b29      	ldr	r3, [pc, #164]	; (42ec <displayTask+0xa8>)
    4248:	781b      	ldrb	r3, [r3, #0]
    424a:	2b01      	cmp	r3, #1
    424c:	d016      	beq.n	427c <displayTask+0x38>
    424e:	2b00      	cmp	r3, #0
    4250:	d007      	beq.n	4262 <displayTask+0x1e>
    4252:	2b02      	cmp	r3, #2
    4254:	d021      	beq.n	429a <displayTask+0x56>
    4256:	2b03      	cmp	r3, #3
    4258:	d02f      	beq.n	42ba <displayTask+0x76>
			printf("Error STATE Entered\r\n");
    425a:	4825      	ldr	r0, [pc, #148]	; (42f0 <displayTask+0xac>)
    425c:	4b25      	ldr	r3, [pc, #148]	; (42f4 <displayTask+0xb0>)
    425e:	4798      	blx	r3
			break;
    4260:	e00a      	b.n	4278 <displayTask+0x34>
	set_LED_data(LED_AMBER,&off);
    4262:	4d25      	ldr	r5, [pc, #148]	; (42f8 <displayTask+0xb4>)
    4264:	0029      	movs	r1, r5
    4266:	2002      	movs	r0, #2
    4268:	4c24      	ldr	r4, [pc, #144]	; (42fc <displayTask+0xb8>)
    426a:	47a0      	blx	r4
	set_LED_data(LED_GREEN,&off);
    426c:	0029      	movs	r1, r5
    426e:	2003      	movs	r0, #3
    4270:	47a0      	blx	r4
	appPostTask(PROCESS_TASK_HANDLER);
    4272:	2001      	movs	r0, #1
    4274:	4b22      	ldr	r3, [pc, #136]	; (4300 <displayTask+0xbc>)
    4276:	4798      	blx	r3
}
    4278:	2000      	movs	r0, #0
    427a:	bd70      	pop	{r4, r5, r6, pc}
	set_LED_data(LED_AMBER,&off);
    427c:	4d1e      	ldr	r5, [pc, #120]	; (42f8 <displayTask+0xb4>)
    427e:	0029      	movs	r1, r5
    4280:	2002      	movs	r0, #2
    4282:	4c1e      	ldr	r4, [pc, #120]	; (42fc <displayTask+0xb8>)
    4284:	47a0      	blx	r4
	set_LED_data(LED_GREEN,&off);
    4286:	0029      	movs	r1, r5
    4288:	2003      	movs	r0, #3
    428a:	47a0      	blx	r4
	printf("Wireless Sensor Network Demo\r\n");
    428c:	481d      	ldr	r0, [pc, #116]	; (4304 <displayTask+0xc0>)
    428e:	4b19      	ldr	r3, [pc, #100]	; (42f4 <displayTask+0xb0>)
    4290:	4798      	blx	r3
	appPostTask(PROCESS_TASK_HANDLER);
    4292:	2001      	movs	r0, #1
    4294:	4b1a      	ldr	r3, [pc, #104]	; (4300 <displayTask+0xbc>)
    4296:	4798      	blx	r3
    4298:	e7ee      	b.n	4278 <displayTask+0x34>
    set_LED_data(LED_AMBER,&off);
    429a:	4d17      	ldr	r5, [pc, #92]	; (42f8 <displayTask+0xb4>)
    429c:	0029      	movs	r1, r5
    429e:	2002      	movs	r0, #2
    42a0:	4c16      	ldr	r4, [pc, #88]	; (42fc <displayTask+0xb8>)
    42a2:	47a0      	blx	r4
    set_LED_data(LED_GREEN,&off);
    42a4:	0029      	movs	r1, r5
    42a6:	2003      	movs	r0, #3
    42a8:	47a0      	blx	r4
    printf("\r\nRegional band selected is %s\r\n", bandStrings[BAND_NUM]);
    42aa:	4917      	ldr	r1, [pc, #92]	; (4308 <displayTask+0xc4>)
    42ac:	4817      	ldr	r0, [pc, #92]	; (430c <displayTask+0xc8>)
    42ae:	4b18      	ldr	r3, [pc, #96]	; (4310 <displayTask+0xcc>)
    42b0:	4798      	blx	r3
	appPostTask(PROCESS_TASK_HANDLER);
    42b2:	2001      	movs	r0, #1
    42b4:	4b12      	ldr	r3, [pc, #72]	; (4300 <displayTask+0xbc>)
    42b6:	4798      	blx	r3
    42b8:	e7de      	b.n	4278 <displayTask+0x34>
    printf("\r\n1. Send Join Request\r\n");
    42ba:	4816      	ldr	r0, [pc, #88]	; (4314 <displayTask+0xd0>)
    42bc:	4c0d      	ldr	r4, [pc, #52]	; (42f4 <displayTask+0xb0>)
    42be:	47a0      	blx	r4
    printf("2. Send Data\r\n");
    42c0:	4815      	ldr	r0, [pc, #84]	; (4318 <displayTask+0xd4>)
    42c2:	47a0      	blx	r4
    printf("3. Sleep\r\n");
    42c4:	4815      	ldr	r0, [pc, #84]	; (431c <displayTask+0xd8>)
    42c6:	47a0      	blx	r4
    printf("4. Main Menu\r\n");
    42c8:	4815      	ldr	r0, [pc, #84]	; (4320 <displayTask+0xdc>)
    42ca:	47a0      	blx	r4
    printf("\r\nEnter your choice: ");
    42cc:	4815      	ldr	r0, [pc, #84]	; (4324 <displayTask+0xe0>)
    42ce:	4b10      	ldr	r3, [pc, #64]	; (4310 <displayTask+0xcc>)
    42d0:	4798      	blx	r3
    set_LED_data(LED_AMBER,&off);
    42d2:	4d09      	ldr	r5, [pc, #36]	; (42f8 <displayTask+0xb4>)
    42d4:	0029      	movs	r1, r5
    42d6:	2002      	movs	r0, #2
    42d8:	4c08      	ldr	r4, [pc, #32]	; (42fc <displayTask+0xb8>)
    42da:	47a0      	blx	r4
    set_LED_data(LED_GREEN,&off);
    42dc:	0029      	movs	r1, r5
    42de:	2003      	movs	r0, #3
    42e0:	47a0      	blx	r4
		appPostTask(PROCESS_TASK_HANDLER);
    42e2:	2001      	movs	r0, #1
    42e4:	4b06      	ldr	r3, [pc, #24]	; (4300 <displayTask+0xbc>)
    42e6:	4798      	blx	r3
    42e8:	e7c6      	b.n	4278 <displayTask+0x34>
    42ea:	46c0      	nop			; (mov r8, r8)
    42ec:	20000b2d 	.word	0x20000b2d
    42f0:	0001cce0 	.word	0x0001cce0
    42f4:	00015e59 	.word	0x00015e59
    42f8:	20000b4c 	.word	0x20000b4c
    42fc:	0000b5ed 	.word	0x0000b5ed
    4300:	00003dad 	.word	0x00003dad
    4304:	0001cc38 	.word	0x0001cc38
    4308:	0001cc58 	.word	0x0001cc58
    430c:	0001cc60 	.word	0x0001cc60
    4310:	00015d95 	.word	0x00015d95
    4314:	0001cc84 	.word	0x0001cc84
    4318:	0001cc9c 	.word	0x0001cc9c
    431c:	0001ccac 	.word	0x0001ccac
    4320:	0001ccb8 	.word	0x0001ccb8
    4324:	0001ccc8 	.word	0x0001ccc8

00004328 <configure_adc>:
{
    4328:	b530      	push	{r4, r5, lr}
    432a:	b08d      	sub	sp, #52	; 0x34
	adc_get_config_defaults(&config_adc);
    432c:	ac01      	add	r4, sp, #4
    432e:	0020      	movs	r0, r4
    4330:	4b13      	ldr	r3, [pc, #76]	; (4380 <configure_adc+0x58>)
    4332:	4798      	blx	r3
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV8;
    4334:	2302      	movs	r3, #2
    4336:	70a3      	strb	r3, [r4, #2]
	config_adc.reference       = ADC_REFERENCE_INTVCC1;
    4338:	7063      	strb	r3, [r4, #1]
	config_adc.positive_input  = ADC_POSITIVE_INPUT_PIN11 ;//ADC_POSITIVE_INPUT_PIN6;
    433a:	3309      	adds	r3, #9
    433c:	7123      	strb	r3, [r4, #4]
	config_adc.resolution      = ADC_RESOLUTION_12BIT;
    433e:	2300      	movs	r3, #0
    4340:	70e3      	strb	r3, [r4, #3]
	adc_init(&adc_instance, ADC, &config_adc);
    4342:	4d10      	ldr	r5, [pc, #64]	; (4384 <configure_adc+0x5c>)
    4344:	0022      	movs	r2, r4
    4346:	4910      	ldr	r1, [pc, #64]	; (4388 <configure_adc+0x60>)
    4348:	0028      	movs	r0, r5
    434a:	4b10      	ldr	r3, [pc, #64]	; (438c <configure_adc+0x64>)
    434c:	4798      	blx	r3
	Adc *const adc_module = module_inst->hw;
    434e:	682a      	ldr	r2, [r5, #0]
    4350:	8c13      	ldrh	r3, [r2, #32]
    4352:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    4354:	2b00      	cmp	r3, #0
    4356:	d1fb      	bne.n	4350 <configure_adc+0x28>
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    4358:	2180      	movs	r1, #128	; 0x80
    435a:	03c9      	lsls	r1, r1, #15
    435c:	4b0c      	ldr	r3, [pc, #48]	; (4390 <configure_adc+0x68>)
    435e:	6019      	str	r1, [r3, #0]
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    4360:	2307      	movs	r3, #7
    4362:	7113      	strb	r3, [r2, #4]
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    4364:	7193      	strb	r3, [r2, #6]
	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    4366:	7813      	ldrb	r3, [r2, #0]
    4368:	2102      	movs	r1, #2
    436a:	430b      	orrs	r3, r1
    436c:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
    436e:	4b05      	ldr	r3, [pc, #20]	; (4384 <configure_adc+0x5c>)
    4370:	681a      	ldr	r2, [r3, #0]
	if (adc_module->SYNCBUSY.reg) {
    4372:	8c13      	ldrh	r3, [r2, #32]
    4374:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    4376:	2b00      	cmp	r3, #0
    4378:	d1fb      	bne.n	4372 <configure_adc+0x4a>
}
    437a:	b00d      	add	sp, #52	; 0x34
    437c:	bd30      	pop	{r4, r5, pc}
    437e:	46c0      	nop			; (mov r8, r8)
    4380:	0000043d 	.word	0x0000043d
    4384:	200018cc 	.word	0x200018cc
    4388:	43000c00 	.word	0x43000c00
    438c:	00000481 	.word	0x00000481
    4390:	e000e100 	.word	0xe000e100

00004394 <configure_adc_callbacks>:
{
    4394:	b510      	push	{r4, lr}
	adc_register_callback(&adc_instance,
    4396:	4c05      	ldr	r4, [pc, #20]	; (43ac <configure_adc_callbacks+0x18>)
    4398:	2200      	movs	r2, #0
    439a:	4905      	ldr	r1, [pc, #20]	; (43b0 <configure_adc_callbacks+0x1c>)
    439c:	0020      	movs	r0, r4
    439e:	4b05      	ldr	r3, [pc, #20]	; (43b4 <configure_adc_callbacks+0x20>)
    43a0:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
    43a2:	7ee3      	ldrb	r3, [r4, #27]
    43a4:	2201      	movs	r2, #1
    43a6:	4313      	orrs	r3, r2
    43a8:	76e3      	strb	r3, [r4, #27]
}
    43aa:	bd10      	pop	{r4, pc}
    43ac:	200018cc 	.word	0x200018cc
    43b0:	00003d91 	.word	0x00003d91
    43b4:	0000092d 	.word	0x0000092d

000043b8 <mote_demo_init>:
{
    43b8:	b530      	push	{r4, r5, lr}
    43ba:	b083      	sub	sp, #12
	configure_adc();
    43bc:	4b2c      	ldr	r3, [pc, #176]	; (4470 <mote_demo_init+0xb8>)
    43be:	4798      	blx	r3
	configure_adc_callbacks();
    43c0:	4b2c      	ldr	r3, [pc, #176]	; (4474 <mote_demo_init+0xbc>)
    43c2:	4798      	blx	r3
    resource_init();
    43c4:	4b2c      	ldr	r3, [pc, #176]	; (4478 <mote_demo_init+0xc0>)
    43c6:	4798      	blx	r3
	startReceiving = false;
    43c8:	2200      	movs	r2, #0
    43ca:	4b2c      	ldr	r3, [pc, #176]	; (447c <mote_demo_init+0xc4>)
    43cc:	701a      	strb	r2, [r3, #0]
    LORAWAN_Init(demo_appdata_callback, demo_joindata_callback);
    43ce:	492c      	ldr	r1, [pc, #176]	; (4480 <mote_demo_init+0xc8>)
    43d0:	482c      	ldr	r0, [pc, #176]	; (4484 <mote_demo_init+0xcc>)
    43d2:	4b2d      	ldr	r3, [pc, #180]	; (4488 <mote_demo_init+0xd0>)
    43d4:	4798      	blx	r3
    printf("\n\n\r*******************************************************\n\r");
    43d6:	482d      	ldr	r0, [pc, #180]	; (448c <mote_demo_init+0xd4>)
    43d8:	4c2d      	ldr	r4, [pc, #180]	; (4490 <mote_demo_init+0xd8>)
    43da:	47a0      	blx	r4
    printf("\n\rMicrochip LoRaWAN Stack %s\r\n",STACK_VER);
    43dc:	492d      	ldr	r1, [pc, #180]	; (4494 <mote_demo_init+0xdc>)
    43de:	482e      	ldr	r0, [pc, #184]	; (4498 <mote_demo_init+0xe0>)
    43e0:	47a0      	blx	r4
    printf("\r\nInit - Successful\r\n");
    43e2:	482e      	ldr	r0, [pc, #184]	; (449c <mote_demo_init+0xe4>)
    43e4:	4b2e      	ldr	r3, [pc, #184]	; (44a0 <mote_demo_init+0xe8>)
    43e6:	4798      	blx	r3
    status = PDS_IsRestorable();
    43e8:	4b2e      	ldr	r3, [pc, #184]	; (44a4 <mote_demo_init+0xec>)
    43ea:	4798      	blx	r3
    if(status)
    43ec:	2800      	cmp	r0, #0
    43ee:	d037      	beq.n	4460 <mote_demo_init+0xa8>
        PDS_RestoreAll();
    43f0:	4b2d      	ldr	r3, [pc, #180]	; (44a8 <mote_demo_init+0xf0>)
    43f2:	4798      	blx	r3
        LORAWAN_GetAttr(ISMBAND,NULL,&prevBand);
    43f4:	4c2d      	ldr	r4, [pc, #180]	; (44ac <mote_demo_init+0xf4>)
    43f6:	0022      	movs	r2, r4
    43f8:	2100      	movs	r1, #0
    43fa:	2023      	movs	r0, #35	; 0x23
    43fc:	4b2c      	ldr	r3, [pc, #176]	; (44b0 <mote_demo_init+0xf8>)
    43fe:	4798      	blx	r3
            if(bandTable[i] == prevBand)
    4400:	7821      	ldrb	r1, [r4, #0]
    4402:	4b2c      	ldr	r3, [pc, #176]	; (44b4 <mote_demo_init+0xfc>)
    4404:	781b      	ldrb	r3, [r3, #0]
    4406:	428b      	cmp	r3, r1
    4408:	d027      	beq.n	445a <mote_demo_init+0xa2>
    440a:	2401      	movs	r4, #1
    440c:	4829      	ldr	r0, [pc, #164]	; (44b4 <mote_demo_init+0xfc>)
    440e:	5c22      	ldrb	r2, [r4, r0]
    4410:	428a      	cmp	r2, r1
    4412:	d023      	beq.n	445c <mote_demo_init+0xa4>
        for (uint32_t i = 0; i < sizeof(bandTable) -1; i++)
    4414:	3401      	adds	r4, #1
    4416:	2c09      	cmp	r4, #9
    4418:	d1f9      	bne.n	440e <mote_demo_init+0x56>
        uint8_t prevChoice = 0xFF;
    441a:	34f6      	adds	r4, #246	; 0xf6
        memset(rxchar,0,sizeof(rxchar));
    441c:	4d26      	ldr	r5, [pc, #152]	; (44b8 <mote_demo_init+0x100>)
    441e:	220b      	movs	r2, #11
    4420:	2100      	movs	r1, #0
    4422:	0028      	movs	r0, r5
    4424:	4b25      	ldr	r3, [pc, #148]	; (44bc <mote_demo_init+0x104>)
    4426:	4798      	blx	r3
        sio2host_rx(rxchar,10);
    4428:	210a      	movs	r1, #10
    442a:	0028      	movs	r0, r5
    442c:	4b24      	ldr	r3, [pc, #144]	; (44c0 <mote_demo_init+0x108>)
    442e:	4798      	blx	r3
        printf ("Last configured Regional band %s\r\n",bandStrings[prevChoice]);
    4430:	00a4      	lsls	r4, r4, #2
    4432:	4a24      	ldr	r2, [pc, #144]	; (44c4 <mote_demo_init+0x10c>)
    4434:	58a5      	ldr	r5, [r4, r2]
    4436:	0029      	movs	r1, r5
    4438:	4823      	ldr	r0, [pc, #140]	; (44c8 <mote_demo_init+0x110>)
    443a:	4c15      	ldr	r4, [pc, #84]	; (4490 <mote_demo_init+0xd8>)
    443c:	47a0      	blx	r4
        printf("Press any key to change band\r\n Continuing in %s in ", bandStrings[prevChoice]);
    443e:	0029      	movs	r1, r5
    4440:	4822      	ldr	r0, [pc, #136]	; (44cc <mote_demo_init+0x114>)
    4442:	47a0      	blx	r4
        SwTimerStart(demoTimerId,MS_TO_US(1000),SW_TIMEOUT_RELATIVE,(void *)demoTimerCb,NULL);
    4444:	4b22      	ldr	r3, [pc, #136]	; (44d0 <mote_demo_init+0x118>)
    4446:	7818      	ldrb	r0, [r3, #0]
    4448:	2300      	movs	r3, #0
    444a:	9300      	str	r3, [sp, #0]
    444c:	4b21      	ldr	r3, [pc, #132]	; (44d4 <mote_demo_init+0x11c>)
    444e:	2200      	movs	r2, #0
    4450:	4921      	ldr	r1, [pc, #132]	; (44d8 <mote_demo_init+0x120>)
    4452:	4c22      	ldr	r4, [pc, #136]	; (44dc <mote_demo_init+0x124>)
    4454:	47a0      	blx	r4
}
    4456:	b003      	add	sp, #12
    4458:	bd30      	pop	{r4, r5, pc}
        for (uint32_t i = 0; i < sizeof(bandTable) -1; i++)
    445a:	2400      	movs	r4, #0
                prevChoice = i;
    445c:	b2e4      	uxtb	r4, r4
                break;
    445e:	e7dd      	b.n	441c <mote_demo_init+0x64>
		appTaskState = DEMO_CERT_APP_STATE;
    4460:	2201      	movs	r2, #1
    4462:	4b1f      	ldr	r3, [pc, #124]	; (44e0 <mote_demo_init+0x128>)
    4464:	701a      	strb	r2, [r3, #0]
        appPostTask(DISPLAY_TASK_HANDLER);
    4466:	2000      	movs	r0, #0
    4468:	4b1e      	ldr	r3, [pc, #120]	; (44e4 <mote_demo_init+0x12c>)
    446a:	4798      	blx	r3
}
    446c:	e7f3      	b.n	4456 <mote_demo_init+0x9e>
    446e:	46c0      	nop			; (mov r8, r8)
    4470:	00004329 	.word	0x00004329
    4474:	00004395 	.word	0x00004395
    4478:	0000b675 	.word	0x0000b675
    447c:	20000b5b 	.word	0x20000b5b
    4480:	0000485d 	.word	0x0000485d
    4484:	00003ecd 	.word	0x00003ecd
    4488:	0000ce45 	.word	0x0000ce45
    448c:	0001ccf8 	.word	0x0001ccf8
    4490:	00015d95 	.word	0x00015d95
    4494:	0001cd38 	.word	0x0001cd38
    4498:	0001cd48 	.word	0x0001cd48
    449c:	0001cd68 	.word	0x0001cd68
    44a0:	00015e59 	.word	0x00015e59
    44a4:	0000ad71 	.word	0x0000ad71
    44a8:	0000adb9 	.word	0x0000adb9
    44ac:	2000005d 	.word	0x2000005d
    44b0:	0000e23d 	.word	0x0000e23d
    44b4:	2000000c 	.word	0x2000000c
    44b8:	20000b50 	.word	0x20000b50
    44bc:	00015d01 	.word	0x00015d01
    44c0:	00003cfd 	.word	0x00003cfd
    44c4:	0001c788 	.word	0x0001c788
    44c8:	0001cd80 	.word	0x0001cd80
    44cc:	0001cda4 	.word	0x0001cda4
    44d0:	2000005f 	.word	0x2000005f
    44d4:	00003de1 	.word	0x00003de1
    44d8:	000f4240 	.word	0x000f4240
    44dc:	0000bcad 	.word	0x0000bcad
    44e0:	20000b2d 	.word	0x20000b2d
    44e4:	00003dad 	.word	0x00003dad

000044e8 <appWakeup>:
{
    44e8:	b510      	push	{r4, lr}
    44ea:	0004      	movs	r4, r0
    HAL_Radio_resources_init();
    44ec:	4b07      	ldr	r3, [pc, #28]	; (450c <appWakeup+0x24>)
    44ee:	4798      	blx	r3
    sio2host_init();
    44f0:	4b07      	ldr	r3, [pc, #28]	; (4510 <appWakeup+0x28>)
    44f2:	4798      	blx	r3
	appTaskState = JOIN_SEND_STATE;
    44f4:	2203      	movs	r2, #3
    44f6:	4b07      	ldr	r3, [pc, #28]	; (4514 <appWakeup+0x2c>)
    44f8:	701a      	strb	r2, [r3, #0]
    appPostTask(DISPLAY_TASK_HANDLER);
    44fa:	2000      	movs	r0, #0
    44fc:	4b06      	ldr	r3, [pc, #24]	; (4518 <appWakeup+0x30>)
    44fe:	4798      	blx	r3
    printf("\r\nsleep_ok %ld ms\r\n", sleptDuration);
    4500:	0021      	movs	r1, r4
    4502:	4806      	ldr	r0, [pc, #24]	; (451c <appWakeup+0x34>)
    4504:	4b06      	ldr	r3, [pc, #24]	; (4520 <appWakeup+0x38>)
    4506:	4798      	blx	r3
}
    4508:	bd10      	pop	{r4, pc}
    450a:	46c0      	nop			; (mov r8, r8)
    450c:	0000533d 	.word	0x0000533d
    4510:	00003b45 	.word	0x00003b45
    4514:	20000b2d 	.word	0x20000b2d
    4518:	00003dad 	.word	0x00003dad
    451c:	0001c774 	.word	0x0001c774
    4520:	00015d95 	.word	0x00015d95

00004524 <APP_TaskHandler>:
/*********************************************************************//*
 \brief      Application Task Handler
 ************************************************************************/

SYSTEM_TaskStatus_t APP_TaskHandler(void)
{
    4524:	b570      	push	{r4, r5, r6, lr}

    if (appTaskFlags)
    4526:	4b12      	ldr	r3, [pc, #72]	; (4570 <APP_TaskHandler+0x4c>)
    4528:	781b      	ldrb	r3, [r3, #0]
    452a:	2b00      	cmp	r3, #0
    452c:	d008      	beq.n	4540 <APP_TaskHandler+0x1c>
    {
        for (uint16_t taskId = 0; taskId < APP_TASKS_COUNT; taskId++)
        {
            if ((1 << taskId) & (appTaskFlags))
    452e:	4b10      	ldr	r3, [pc, #64]	; (4570 <APP_TaskHandler+0x4c>)
    4530:	781b      	ldrb	r3, [r3, #0]
    4532:	07db      	lsls	r3, r3, #31
    4534:	d406      	bmi.n	4544 <APP_TaskHandler+0x20>
    4536:	4b0e      	ldr	r3, [pc, #56]	; (4570 <APP_TaskHandler+0x4c>)
    4538:	781c      	ldrb	r4, [r3, #0]
    453a:	07a4      	lsls	r4, r4, #30
    453c:	0fe4      	lsrs	r4, r4, #31
    453e:	d102      	bne.n	4546 <APP_TaskHandler+0x22>
            }
        }
    }

    return SYSTEM_TASK_SUCCESS;
}
    4540:	2000      	movs	r0, #0
    4542:	bd70      	pop	{r4, r5, r6, pc}
            if ((1 << taskId) & (appTaskFlags))
    4544:	2400      	movs	r4, #0
                ATOMIC_SECTION_ENTER
    4546:	4b0b      	ldr	r3, [pc, #44]	; (4574 <APP_TaskHandler+0x50>)
    4548:	4798      	blx	r3
                appTaskFlags &= ~(1 << taskId);
    454a:	4d09      	ldr	r5, [pc, #36]	; (4570 <APP_TaskHandler+0x4c>)
    454c:	782b      	ldrb	r3, [r5, #0]
    454e:	2201      	movs	r2, #1
    4550:	40a2      	lsls	r2, r4
    4552:	4393      	bics	r3, r2
    4554:	702b      	strb	r3, [r5, #0]
                ATOMIC_SECTION_EXIT
    4556:	4b08      	ldr	r3, [pc, #32]	; (4578 <APP_TaskHandler+0x54>)
    4558:	4798      	blx	r3
                appTaskHandlers[taskId]();
    455a:	00a4      	lsls	r4, r4, #2
    455c:	4b07      	ldr	r3, [pc, #28]	; (457c <APP_TaskHandler+0x58>)
    455e:	58e3      	ldr	r3, [r4, r3]
    4560:	4798      	blx	r3
                if (appTaskFlags)
    4562:	782b      	ldrb	r3, [r5, #0]
    4564:	2b00      	cmp	r3, #0
    4566:	d0eb      	beq.n	4540 <APP_TaskHandler+0x1c>
                    SYSTEM_PostTask(APP_TASK_ID);
    4568:	2010      	movs	r0, #16
    456a:	4b05      	ldr	r3, [pc, #20]	; (4580 <APP_TaskHandler+0x5c>)
    456c:	4798      	blx	r3
    456e:	e7e7      	b.n	4540 <APP_TaskHandler+0x1c>
    4570:	20000b2c 	.word	0x20000b2c
    4574:	00005629 	.word	0x00005629
    4578:	00005635 	.word	0x00005635
    457c:	0001c76c 	.word	0x0001c76c
    4580:	0000c2d9 	.word	0x0000c2d9

00004584 <print_array>:
 \brief      Function to Print array of characters
 \param[in]  *array  - Pointer of the array to be printed
 \param[in]   length - Length of the array
 ************************************************************************/
void print_array (uint8_t *array, uint8_t length)
{
    4584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4586:	0004      	movs	r4, r0
    4588:	000d      	movs	r5, r1
    printf("0x");
    458a:	480a      	ldr	r0, [pc, #40]	; (45b4 <print_array+0x30>)
    458c:	4b0a      	ldr	r3, [pc, #40]	; (45b8 <print_array+0x34>)
    458e:	4798      	blx	r3
    for (uint8_t i =0; i < length; i++)
    4590:	2d00      	cmp	r5, #0
    4592:	d00b      	beq.n	45ac <print_array+0x28>
    4594:	3d01      	subs	r5, #1
    4596:	b2ed      	uxtb	r5, r5
    4598:	3501      	adds	r5, #1
    459a:	1965      	adds	r5, r4, r5
    {
        printf("%02x", *array);
    459c:	4e07      	ldr	r6, [pc, #28]	; (45bc <print_array+0x38>)
    459e:	4f06      	ldr	r7, [pc, #24]	; (45b8 <print_array+0x34>)
    45a0:	7821      	ldrb	r1, [r4, #0]
    45a2:	0030      	movs	r0, r6
    45a4:	47b8      	blx	r7
        array++;
    45a6:	3401      	adds	r4, #1
    for (uint8_t i =0; i < length; i++)
    45a8:	42ac      	cmp	r4, r5
    45aa:	d1f9      	bne.n	45a0 <print_array+0x1c>
    }
    printf("\n\r");
    45ac:	4804      	ldr	r0, [pc, #16]	; (45c0 <print_array+0x3c>)
    45ae:	4b02      	ldr	r3, [pc, #8]	; (45b8 <print_array+0x34>)
    45b0:	4798      	blx	r3
}
    45b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    45b4:	0001cf2c 	.word	0x0001cf2c
    45b8:	00015d95 	.word	0x00015d95
    45bc:	0001cf30 	.word	0x0001cf30
    45c0:	0001c8a4 	.word	0x0001c8a4

000045c4 <set_join_parameters>:
{
    45c4:	b510      	push	{r4, lr}
    45c6:	0004      	movs	r4, r0
    printf("\n********************Join Parameters********************\n\r");
    45c8:	482a      	ldr	r0, [pc, #168]	; (4674 <set_join_parameters+0xb0>)
    45ca:	4b2b      	ldr	r3, [pc, #172]	; (4678 <set_join_parameters+0xb4>)
    45cc:	4798      	blx	r3
    if(ACTIVATION_BY_PERSONALIZATION == activation_type)
    45ce:	2c01      	cmp	r4, #1
    45d0:	d008      	beq.n	45e4 <set_join_parameters+0x20>
        status = LORAWAN_SetAttr (DEV_EUI, demoDevEui);
    45d2:	492a      	ldr	r1, [pc, #168]	; (467c <set_join_parameters+0xb8>)
    45d4:	2000      	movs	r0, #0
    45d6:	4b2a      	ldr	r3, [pc, #168]	; (4680 <set_join_parameters+0xbc>)
    45d8:	4798      	blx	r3
    45da:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    45dc:	2808      	cmp	r0, #8
    45de:	d025      	beq.n	462c <set_join_parameters+0x68>
}
    45e0:	0020      	movs	r0, r4
    45e2:	bd10      	pop	{r4, pc}
        status = LORAWAN_SetAttr (DEV_ADDR, &demoDevAddr);
    45e4:	4927      	ldr	r1, [pc, #156]	; (4684 <set_join_parameters+0xc0>)
    45e6:	2002      	movs	r0, #2
    45e8:	4b25      	ldr	r3, [pc, #148]	; (4680 <set_join_parameters+0xbc>)
    45ea:	4798      	blx	r3
    45ec:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    45ee:	2808      	cmp	r0, #8
    45f0:	d1f6      	bne.n	45e0 <set_join_parameters+0x1c>
            status = LORAWAN_SetAttr (APPS_KEY, demoAppsKey);
    45f2:	4925      	ldr	r1, [pc, #148]	; (4688 <set_join_parameters+0xc4>)
    45f4:	2005      	movs	r0, #5
    45f6:	4b22      	ldr	r3, [pc, #136]	; (4680 <set_join_parameters+0xbc>)
    45f8:	4798      	blx	r3
    45fa:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    45fc:	2808      	cmp	r0, #8
    45fe:	d1ef      	bne.n	45e0 <set_join_parameters+0x1c>
            printf("\nAppSessionKey : ");
    4600:	4822      	ldr	r0, [pc, #136]	; (468c <set_join_parameters+0xc8>)
    4602:	4b1d      	ldr	r3, [pc, #116]	; (4678 <set_join_parameters+0xb4>)
    4604:	4798      	blx	r3
            print_array((uint8_t *)&demoAppsKey, sizeof(demoAppsKey));
    4606:	2110      	movs	r1, #16
    4608:	481f      	ldr	r0, [pc, #124]	; (4688 <set_join_parameters+0xc4>)
    460a:	4b21      	ldr	r3, [pc, #132]	; (4690 <set_join_parameters+0xcc>)
    460c:	4798      	blx	r3
            status = LORAWAN_SetAttr (NWKS_KEY, demoNwksKey);
    460e:	4921      	ldr	r1, [pc, #132]	; (4694 <set_join_parameters+0xd0>)
    4610:	2004      	movs	r0, #4
    4612:	4b1b      	ldr	r3, [pc, #108]	; (4680 <set_join_parameters+0xbc>)
    4614:	4798      	blx	r3
    4616:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    4618:	2808      	cmp	r0, #8
    461a:	d1e1      	bne.n	45e0 <set_join_parameters+0x1c>
            printf("\nNwkSessionKey : ");
    461c:	481e      	ldr	r0, [pc, #120]	; (4698 <set_join_parameters+0xd4>)
    461e:	4b16      	ldr	r3, [pc, #88]	; (4678 <set_join_parameters+0xb4>)
    4620:	4798      	blx	r3
            print_array((uint8_t *)&demoNwksKey, sizeof(demoNwksKey));
    4622:	2110      	movs	r1, #16
    4624:	481b      	ldr	r0, [pc, #108]	; (4694 <set_join_parameters+0xd0>)
    4626:	4b1a      	ldr	r3, [pc, #104]	; (4690 <set_join_parameters+0xcc>)
    4628:	4798      	blx	r3
    462a:	e7d9      	b.n	45e0 <set_join_parameters+0x1c>
            printf("\nDevEUI : ");
    462c:	481b      	ldr	r0, [pc, #108]	; (469c <set_join_parameters+0xd8>)
    462e:	4b12      	ldr	r3, [pc, #72]	; (4678 <set_join_parameters+0xb4>)
    4630:	4798      	blx	r3
            print_array((uint8_t *)&demoDevEui, sizeof(demoDevEui));
    4632:	2108      	movs	r1, #8
    4634:	4811      	ldr	r0, [pc, #68]	; (467c <set_join_parameters+0xb8>)
    4636:	4b16      	ldr	r3, [pc, #88]	; (4690 <set_join_parameters+0xcc>)
    4638:	4798      	blx	r3
            status = LORAWAN_SetAttr (APP_EUI, demoAppEui);
    463a:	4919      	ldr	r1, [pc, #100]	; (46a0 <set_join_parameters+0xdc>)
    463c:	2001      	movs	r0, #1
    463e:	4b10      	ldr	r3, [pc, #64]	; (4680 <set_join_parameters+0xbc>)
    4640:	4798      	blx	r3
    4642:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    4644:	2808      	cmp	r0, #8
    4646:	d1cb      	bne.n	45e0 <set_join_parameters+0x1c>
            printf("\nAppEUI : ");
    4648:	4816      	ldr	r0, [pc, #88]	; (46a4 <set_join_parameters+0xe0>)
    464a:	4b0b      	ldr	r3, [pc, #44]	; (4678 <set_join_parameters+0xb4>)
    464c:	4798      	blx	r3
            print_array((uint8_t *)&demoAppEui, sizeof(demoAppEui));
    464e:	2108      	movs	r1, #8
    4650:	4813      	ldr	r0, [pc, #76]	; (46a0 <set_join_parameters+0xdc>)
    4652:	4b0f      	ldr	r3, [pc, #60]	; (4690 <set_join_parameters+0xcc>)
    4654:	4798      	blx	r3
            status = LORAWAN_SetAttr (APP_KEY, demoAppKey);
    4656:	4914      	ldr	r1, [pc, #80]	; (46a8 <set_join_parameters+0xe4>)
    4658:	2003      	movs	r0, #3
    465a:	4b09      	ldr	r3, [pc, #36]	; (4680 <set_join_parameters+0xbc>)
    465c:	4798      	blx	r3
    465e:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    4660:	2808      	cmp	r0, #8
    4662:	d1bd      	bne.n	45e0 <set_join_parameters+0x1c>
            printf("\nAppKey : ");
    4664:	4811      	ldr	r0, [pc, #68]	; (46ac <set_join_parameters+0xe8>)
    4666:	4b04      	ldr	r3, [pc, #16]	; (4678 <set_join_parameters+0xb4>)
    4668:	4798      	blx	r3
            print_array((uint8_t *)&demoAppKey, sizeof(demoAppKey));
    466a:	2110      	movs	r1, #16
    466c:	480e      	ldr	r0, [pc, #56]	; (46a8 <set_join_parameters+0xe4>)
    466e:	4b08      	ldr	r3, [pc, #32]	; (4690 <set_join_parameters+0xcc>)
    4670:	4798      	blx	r3
    4672:	e7b5      	b.n	45e0 <set_join_parameters+0x1c>
    4674:	0001d184 	.word	0x0001d184
    4678:	00015d95 	.word	0x00015d95
    467c:	20000044 	.word	0x20000044
    4680:	0000fd99 	.word	0x0000fd99
    4684:	20000040 	.word	0x20000040
    4688:	20000030 	.word	0x20000030
    468c:	0001d1c0 	.word	0x0001d1c0
    4690:	00004585 	.word	0x00004585
    4694:	2000004c 	.word	0x2000004c
    4698:	0001d1d4 	.word	0x0001d1d4
    469c:	0001d1e8 	.word	0x0001d1e8
    46a0:	20000018 	.word	0x20000018
    46a4:	0001d1f4 	.word	0x0001d1f4
    46a8:	20000020 	.word	0x20000020
    46ac:	0001d200 	.word	0x0001d200

000046b0 <set_multicast_params>:
{
    46b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    46b2:	b08f      	sub	sp, #60	; 0x3c
    printf("\n***************Multicast Parameters********************\n\r");
    46b4:	482a      	ldr	r0, [pc, #168]	; (4760 <set_multicast_params+0xb0>)
    46b6:	4b2b      	ldr	r3, [pc, #172]	; (4764 <set_multicast_params+0xb4>)
    46b8:	4798      	blx	r3
    dMcastDevAddr.groupId = demoMcastGroupId;
    46ba:	af0c      	add	r7, sp, #48	; 0x30
    46bc:	2300      	movs	r3, #0
    46be:	703b      	strb	r3, [r7, #0]
    mcastAppSKey.groupId  = demoMcastGroupId;
    46c0:	ac07      	add	r4, sp, #28
    46c2:	7023      	strb	r3, [r4, #0]
    mcastNwkSKey.groupId  = demoMcastGroupId;
    46c4:	aa02      	add	r2, sp, #8
    46c6:	7013      	strb	r3, [r2, #0]
    mcastStatus.groupId   = demoMcastGroupId;
    46c8:	ad01      	add	r5, sp, #4
    46ca:	702b      	strb	r3, [r5, #0]
    memcpy(&(mcastAppSKey.mcastAppSKey), &demoMcastAppsKey,LORAWAN_SESSIONKEY_LENGTH);
    46cc:	2210      	movs	r2, #16
    46ce:	4926      	ldr	r1, [pc, #152]	; (4768 <set_multicast_params+0xb8>)
    46d0:	201d      	movs	r0, #29
    46d2:	4468      	add	r0, sp
    46d4:	4e25      	ldr	r6, [pc, #148]	; (476c <set_multicast_params+0xbc>)
    46d6:	47b0      	blx	r6
    dMcastDevAddr.mcast_dev_addr = demoMcastDevAddr;
    46d8:	4b25      	ldr	r3, [pc, #148]	; (4770 <set_multicast_params+0xc0>)
    46da:	607b      	str	r3, [r7, #4]
    memcpy(&(mcastNwkSKey.mcastNwkSKey), &demoMcastNwksKey,LORAWAN_SESSIONKEY_LENGTH);
    46dc:	2210      	movs	r2, #16
    46de:	4925      	ldr	r1, [pc, #148]	; (4774 <set_multicast_params+0xc4>)
    46e0:	2009      	movs	r0, #9
    46e2:	4468      	add	r0, sp
    46e4:	47b0      	blx	r6
    memcpy(&(mcastStatus.status),&demoMcastEnable,sizeof(demoMcastEnable));
    46e6:	2301      	movs	r3, #1
    46e8:	706b      	strb	r3, [r5, #1]
    status = LORAWAN_SetAttr(MCAST_APPS_KEY, &mcastAppSKey);
    46ea:	0021      	movs	r1, r4
    46ec:	202b      	movs	r0, #43	; 0x2b
    46ee:	4b22      	ldr	r3, [pc, #136]	; (4778 <set_multicast_params+0xc8>)
    46f0:	4798      	blx	r3
    if (status == LORAWAN_SUCCESS)
    46f2:	2808      	cmp	r0, #8
    46f4:	d00a      	beq.n	470c <set_multicast_params+0x5c>
	    printf("\nMcastGroupAddrStatus : Failed\n\r");
    46f6:	4821      	ldr	r0, [pc, #132]	; (477c <set_multicast_params+0xcc>)
    46f8:	4b1a      	ldr	r3, [pc, #104]	; (4764 <set_multicast_params+0xb4>)
    46fa:	4798      	blx	r3
	    printf("\nMulticastStatus : Failed\n\r");
    46fc:	4820      	ldr	r0, [pc, #128]	; (4780 <set_multicast_params+0xd0>)
    46fe:	4b19      	ldr	r3, [pc, #100]	; (4764 <set_multicast_params+0xb4>)
    4700:	4798      	blx	r3
	 printf("\n********************************************************\n\r");
    4702:	4820      	ldr	r0, [pc, #128]	; (4784 <set_multicast_params+0xd4>)
    4704:	4b17      	ldr	r3, [pc, #92]	; (4764 <set_multicast_params+0xb4>)
    4706:	4798      	blx	r3
}
    4708:	b00f      	add	sp, #60	; 0x3c
    470a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	    printf("\nMcastAppSessionKey : ");
    470c:	481e      	ldr	r0, [pc, #120]	; (4788 <set_multicast_params+0xd8>)
    470e:	4b15      	ldr	r3, [pc, #84]	; (4764 <set_multicast_params+0xb4>)
    4710:	4798      	blx	r3
	    print_array((uint8_t *)&(mcastAppSKey.mcastAppSKey), LORAWAN_SESSIONKEY_LENGTH);
    4712:	2110      	movs	r1, #16
    4714:	201d      	movs	r0, #29
    4716:	4468      	add	r0, sp
    4718:	4b1c      	ldr	r3, [pc, #112]	; (478c <set_multicast_params+0xdc>)
    471a:	4798      	blx	r3
	    status = LORAWAN_SetAttr(MCAST_NWKS_KEY, &mcastNwkSKey);
    471c:	a902      	add	r1, sp, #8
    471e:	202a      	movs	r0, #42	; 0x2a
    4720:	4b15      	ldr	r3, [pc, #84]	; (4778 <set_multicast_params+0xc8>)
    4722:	4798      	blx	r3
    if(status == LORAWAN_SUCCESS)
    4724:	2808      	cmp	r0, #8
    4726:	d1e6      	bne.n	46f6 <set_multicast_params+0x46>
	    printf("\nMcastNwkSessionKey : ");
    4728:	4819      	ldr	r0, [pc, #100]	; (4790 <set_multicast_params+0xe0>)
    472a:	4b0e      	ldr	r3, [pc, #56]	; (4764 <set_multicast_params+0xb4>)
    472c:	4798      	blx	r3
	    print_array((uint8_t *)&(mcastNwkSKey.mcastNwkSKey), LORAWAN_SESSIONKEY_LENGTH);
    472e:	2110      	movs	r1, #16
    4730:	2009      	movs	r0, #9
    4732:	4468      	add	r0, sp
    4734:	4b15      	ldr	r3, [pc, #84]	; (478c <set_multicast_params+0xdc>)
    4736:	4798      	blx	r3
	    status = LORAWAN_SetAttr(MCAST_GROUP_ADDR, &dMcastDevAddr);
    4738:	a90c      	add	r1, sp, #48	; 0x30
    473a:	2029      	movs	r0, #41	; 0x29
    473c:	4b0e      	ldr	r3, [pc, #56]	; (4778 <set_multicast_params+0xc8>)
    473e:	4798      	blx	r3
    if (status == LORAWAN_SUCCESS)
    4740:	2808      	cmp	r0, #8
    4742:	d1d8      	bne.n	46f6 <set_multicast_params+0x46>
	    printf("\nMcastGroupAddr : 0x%lx\n\r", dMcastDevAddr.mcast_dev_addr);
    4744:	990d      	ldr	r1, [sp, #52]	; 0x34
    4746:	4813      	ldr	r0, [pc, #76]	; (4794 <set_multicast_params+0xe4>)
    4748:	4b06      	ldr	r3, [pc, #24]	; (4764 <set_multicast_params+0xb4>)
    474a:	4798      	blx	r3
	    status = LORAWAN_SetAttr(MCAST_ENABLE, &mcastStatus);
    474c:	a901      	add	r1, sp, #4
    474e:	2028      	movs	r0, #40	; 0x28
    4750:	4b09      	ldr	r3, [pc, #36]	; (4778 <set_multicast_params+0xc8>)
    4752:	4798      	blx	r3
    if (status == LORAWAN_SUCCESS)
    4754:	2808      	cmp	r0, #8
    4756:	d1d1      	bne.n	46fc <set_multicast_params+0x4c>
	    printf("\nMulticastStatus : Enabled\n\r");
    4758:	480f      	ldr	r0, [pc, #60]	; (4798 <set_multicast_params+0xe8>)
    475a:	4b02      	ldr	r3, [pc, #8]	; (4764 <set_multicast_params+0xb4>)
    475c:	4798      	blx	r3
    475e:	e7d0      	b.n	4702 <set_multicast_params+0x52>
    4760:	0001d20c 	.word	0x0001d20c
    4764:	00015d95 	.word	0x00015d95
    4768:	0001c7b0 	.word	0x0001c7b0
    476c:	00015c7d 	.word	0x00015c7d
    4770:	0037cc56 	.word	0x0037cc56
    4774:	0001c7c0 	.word	0x0001c7c0
    4778:	0000fd99 	.word	0x0000fd99
    477c:	0001d294 	.word	0x0001d294
    4780:	0001d2d8 	.word	0x0001d2d8
    4784:	0001d2f4 	.word	0x0001d2f4
    4788:	0001d248 	.word	0x0001d248
    478c:	00004585 	.word	0x00004585
    4790:	0001d260 	.word	0x0001d260
    4794:	0001d278 	.word	0x0001d278
    4798:	0001d2b8 	.word	0x0001d2b8

0000479c <set_device_type>:
{
    479c:	b510      	push	{r4, lr}
    479e:	b082      	sub	sp, #8
    47a0:	466b      	mov	r3, sp
    47a2:	1dd9      	adds	r1, r3, #7
    47a4:	7008      	strb	r0, [r1, #0]
    status = LORAWAN_SetAttr(EDCLASS, &ed_class);
    47a6:	2019      	movs	r0, #25
    47a8:	4b08      	ldr	r3, [pc, #32]	; (47cc <set_device_type+0x30>)
    47aa:	4798      	blx	r3
    47ac:	0004      	movs	r4, r0
    if((LORAWAN_SUCCESS == status) && ((CLASS_C | CLASS_B) & ed_class) && (true == DEMO_APP_MCAST_ENABLE))
    47ae:	2808      	cmp	r0, #8
    47b0:	d002      	beq.n	47b8 <set_device_type+0x1c>
}
    47b2:	0020      	movs	r0, r4
    47b4:	b002      	add	sp, #8
    47b6:	bd10      	pop	{r4, pc}
    if((LORAWAN_SUCCESS == status) && ((CLASS_C | CLASS_B) & ed_class) && (true == DEMO_APP_MCAST_ENABLE))
    47b8:	466b      	mov	r3, sp
    47ba:	3307      	adds	r3, #7
    47bc:	781b      	ldrb	r3, [r3, #0]
    47be:	2206      	movs	r2, #6
    47c0:	421a      	tst	r2, r3
    47c2:	d0f6      	beq.n	47b2 <set_device_type+0x16>
        set_multicast_params();
    47c4:	4b02      	ldr	r3, [pc, #8]	; (47d0 <set_device_type+0x34>)
    47c6:	4798      	blx	r3
    47c8:	e7f3      	b.n	47b2 <set_device_type+0x16>
    47ca:	46c0      	nop			; (mov r8, r8)
    47cc:	0000fd99 	.word	0x0000fd99
    47d0:	000046b1 	.word	0x000046b1

000047d4 <print_application_config>:

/*********************************************************************//*
 \brief      Function to Print application configuration
 ************************************************************************/
void  print_application_config (void)
{
    47d4:	b530      	push	{r4, r5, lr}
    47d6:	b083      	sub	sp, #12
    EdClass_t edClass;
    printf("\n***************Application Configuration***************\n\r");
    47d8:	4814      	ldr	r0, [pc, #80]	; (482c <print_application_config+0x58>)
    47da:	4d15      	ldr	r5, [pc, #84]	; (4830 <print_application_config+0x5c>)
    47dc:	47a8      	blx	r5
    LORAWAN_GetAttr(EDCLASS, NULL, &edClass);
    47de:	466b      	mov	r3, sp
    47e0:	1ddc      	adds	r4, r3, #7
    47e2:	0022      	movs	r2, r4
    47e4:	2100      	movs	r1, #0
    47e6:	2019      	movs	r0, #25
    47e8:	4b12      	ldr	r3, [pc, #72]	; (4834 <print_application_config+0x60>)
    47ea:	4798      	blx	r3
    printf("\nDevType : ");
    47ec:	4812      	ldr	r0, [pc, #72]	; (4838 <print_application_config+0x64>)
    47ee:	47a8      	blx	r5

    if(edClass == CLASS_A)
    47f0:	7823      	ldrb	r3, [r4, #0]
    47f2:	2b01      	cmp	r3, #1
    47f4:	d011      	beq.n	481a <print_application_config+0x46>
    {
        printf("CLASS A\n\r");
    }
    else if(edClass == CLASS_C)
    47f6:	2b04      	cmp	r3, #4
    47f8:	d013      	beq.n	4822 <print_application_config+0x4e>
    {
        printf("CLASS C\n\r");
    }

    printf("\nActivationType : ");
    47fa:	4810      	ldr	r0, [pc, #64]	; (483c <print_application_config+0x68>)
    47fc:	4c0c      	ldr	r4, [pc, #48]	; (4830 <print_application_config+0x5c>)
    47fe:	47a0      	blx	r4

    if(DEMO_APP_ACTIVATION_TYPE == OVER_THE_AIR_ACTIVATION)
    {
        printf("OTAA\n\r");
    4800:	480f      	ldr	r0, [pc, #60]	; (4840 <print_application_config+0x6c>)
    4802:	47a0      	blx	r4
    else if(DEMO_APP_ACTIVATION_TYPE == ACTIVATION_BY_PERSONALIZATION)
    {
        printf("ABP\n\r");
    }

    printf("\nTransmission Type - ");
    4804:	480f      	ldr	r0, [pc, #60]	; (4844 <print_application_config+0x70>)
    4806:	47a0      	blx	r4
    {
        printf("CONFIRMED\n\r");
    }
    else if(DEMO_APP_TRANSMISSION_TYPE == UNCONFIRMED)
    {
        printf("UNCONFIRMED\n\r");
    4808:	480f      	ldr	r0, [pc, #60]	; (4848 <print_application_config+0x74>)
    480a:	47a0      	blx	r4
    }

    printf("\nFPort - %d\n\r", DEMO_APP_FPORT);
    480c:	2101      	movs	r1, #1
    480e:	480f      	ldr	r0, [pc, #60]	; (484c <print_application_config+0x78>)
    4810:	47a0      	blx	r4

    printf("\n*******************************************************\n\r");
    4812:	480f      	ldr	r0, [pc, #60]	; (4850 <print_application_config+0x7c>)
    4814:	47a0      	blx	r4
}
    4816:	b003      	add	sp, #12
    4818:	bd30      	pop	{r4, r5, pc}
        printf("CLASS A\n\r");
    481a:	480e      	ldr	r0, [pc, #56]	; (4854 <print_application_config+0x80>)
    481c:	4b04      	ldr	r3, [pc, #16]	; (4830 <print_application_config+0x5c>)
    481e:	4798      	blx	r3
    4820:	e7eb      	b.n	47fa <print_application_config+0x26>
        printf("CLASS C\n\r");
    4822:	480d      	ldr	r0, [pc, #52]	; (4858 <print_application_config+0x84>)
    4824:	4b02      	ldr	r3, [pc, #8]	; (4830 <print_application_config+0x5c>)
    4826:	4798      	blx	r3
    4828:	e7e7      	b.n	47fa <print_application_config+0x26>
    482a:	46c0      	nop			; (mov r8, r8)
    482c:	0001ce3c 	.word	0x0001ce3c
    4830:	00015d95 	.word	0x00015d95
    4834:	0000e23d 	.word	0x0000e23d
    4838:	0001ce78 	.word	0x0001ce78
    483c:	0001ce9c 	.word	0x0001ce9c
    4840:	0001ceb0 	.word	0x0001ceb0
    4844:	0001ceb8 	.word	0x0001ceb8
    4848:	0001ced0 	.word	0x0001ced0
    484c:	0001cee0 	.word	0x0001cee0
    4850:	0001cef0 	.word	0x0001cef0
    4854:	0001ce84 	.word	0x0001ce84
    4858:	0001ce90 	.word	0x0001ce90

0000485c <demo_joindata_callback>:
{
    485c:	b510      	push	{r4, lr}
    485e:	b082      	sub	sp, #8
    4860:	0004      	movs	r4, r0
    set_LED_data(LED_GREEN,&off);
    4862:	4928      	ldr	r1, [pc, #160]	; (4904 <demo_joindata_callback+0xa8>)
    4864:	2003      	movs	r0, #3
    4866:	4b28      	ldr	r3, [pc, #160]	; (4908 <demo_joindata_callback+0xac>)
    4868:	4798      	blx	r3
    if(LORAWAN_SUCCESS == status)
    486a:	2c08      	cmp	r4, #8
    486c:	d018      	beq.n	48a0 <demo_joindata_callback+0x44>
	else if(LORAWAN_NO_CHANNELS_FOUND == status)
    486e:	2c10      	cmp	r4, #16
    4870:	d03d      	beq.n	48ee <demo_joindata_callback+0x92>
        joined = false;
    4872:	2200      	movs	r2, #0
    4874:	4b25      	ldr	r3, [pc, #148]	; (490c <demo_joindata_callback+0xb0>)
    4876:	701a      	strb	r2, [r3, #0]
        set_LED_data(LED_AMBER,&on);
    4878:	4925      	ldr	r1, [pc, #148]	; (4910 <demo_joindata_callback+0xb4>)
    487a:	2002      	movs	r0, #2
    487c:	4b22      	ldr	r3, [pc, #136]	; (4908 <demo_joindata_callback+0xac>)
    487e:	4798      	blx	r3
        printf("\nJoining Denied\n\r");
    4880:	4824      	ldr	r0, [pc, #144]	; (4914 <demo_joindata_callback+0xb8>)
    4882:	4b25      	ldr	r3, [pc, #148]	; (4918 <demo_joindata_callback+0xbc>)
    4884:	4798      	blx	r3
    printf("\n\r*******************************************************\n\r");
    4886:	4825      	ldr	r0, [pc, #148]	; (491c <demo_joindata_callback+0xc0>)
    4888:	4b23      	ldr	r3, [pc, #140]	; (4918 <demo_joindata_callback+0xbc>)
    488a:	4798      	blx	r3
    PDS_StoreAll();
    488c:	4b24      	ldr	r3, [pc, #144]	; (4920 <demo_joindata_callback+0xc4>)
    488e:	4798      	blx	r3
	appTaskState = JOIN_SEND_STATE;
    4890:	2203      	movs	r2, #3
    4892:	4b24      	ldr	r3, [pc, #144]	; (4924 <demo_joindata_callback+0xc8>)
    4894:	701a      	strb	r2, [r3, #0]
    appPostTask(DISPLAY_TASK_HANDLER);
    4896:	2000      	movs	r0, #0
    4898:	4b23      	ldr	r3, [pc, #140]	; (4928 <demo_joindata_callback+0xcc>)
    489a:	4798      	blx	r3
}
    489c:	b002      	add	sp, #8
    489e:	bd10      	pop	{r4, pc}
        joined = true;
    48a0:	2201      	movs	r2, #1
    48a2:	4b1a      	ldr	r3, [pc, #104]	; (490c <demo_joindata_callback+0xb0>)
    48a4:	701a      	strb	r2, [r3, #0]
        printf("\nJoining Successful\n\r");
    48a6:	4821      	ldr	r0, [pc, #132]	; (492c <demo_joindata_callback+0xd0>)
    48a8:	4b1b      	ldr	r3, [pc, #108]	; (4918 <demo_joindata_callback+0xbc>)
    48aa:	4798      	blx	r3
        LORAWAN_GetAttr(DEV_ADDR, NULL, &devAddress);
    48ac:	aa01      	add	r2, sp, #4
    48ae:	2100      	movs	r1, #0
    48b0:	2002      	movs	r0, #2
    48b2:	4c1f      	ldr	r4, [pc, #124]	; (4930 <demo_joindata_callback+0xd4>)
    48b4:	47a0      	blx	r4
        LORAWAN_GetAttr(MCAST_ENABLE, NULL, &mcastEnabled);
    48b6:	466b      	mov	r3, sp
    48b8:	1cda      	adds	r2, r3, #3
    48ba:	2100      	movs	r1, #0
    48bc:	2028      	movs	r0, #40	; 0x28
    48be:	47a0      	blx	r4
        if (devAddress != DEMO_APP_MCAST_GROUP_ADDRESS)
    48c0:	9901      	ldr	r1, [sp, #4]
    48c2:	4b1c      	ldr	r3, [pc, #112]	; (4934 <demo_joindata_callback+0xd8>)
    48c4:	4299      	cmp	r1, r3
    48c6:	d009      	beq.n	48dc <demo_joindata_callback+0x80>
            printf("\nDevAddr: 0x%lx\n\r", devAddress);
    48c8:	481b      	ldr	r0, [pc, #108]	; (4938 <demo_joindata_callback+0xdc>)
    48ca:	4b13      	ldr	r3, [pc, #76]	; (4918 <demo_joindata_callback+0xbc>)
    48cc:	4798      	blx	r3
        print_application_config();
    48ce:	4b1b      	ldr	r3, [pc, #108]	; (493c <demo_joindata_callback+0xe0>)
    48d0:	4798      	blx	r3
        set_LED_data(LED_GREEN,&on);
    48d2:	490f      	ldr	r1, [pc, #60]	; (4910 <demo_joindata_callback+0xb4>)
    48d4:	2003      	movs	r0, #3
    48d6:	4b0c      	ldr	r3, [pc, #48]	; (4908 <demo_joindata_callback+0xac>)
    48d8:	4798      	blx	r3
    48da:	e7d4      	b.n	4886 <demo_joindata_callback+0x2a>
        else if ((devAddress == DEMO_APP_MCAST_GROUP_ADDRESS) && (true == mcastEnabled))
    48dc:	466b      	mov	r3, sp
    48de:	3303      	adds	r3, #3
    48e0:	781b      	ldrb	r3, [r3, #0]
    48e2:	2b00      	cmp	r3, #0
    48e4:	d0f3      	beq.n	48ce <demo_joindata_callback+0x72>
            printf("\nAddress conflict between Device Address and Multicast group address\n\r");
    48e6:	4816      	ldr	r0, [pc, #88]	; (4940 <demo_joindata_callback+0xe4>)
    48e8:	4b0b      	ldr	r3, [pc, #44]	; (4918 <demo_joindata_callback+0xbc>)
    48ea:	4798      	blx	r3
    48ec:	e7ef      	b.n	48ce <demo_joindata_callback+0x72>
		joined = false;
    48ee:	2200      	movs	r2, #0
    48f0:	4b06      	ldr	r3, [pc, #24]	; (490c <demo_joindata_callback+0xb0>)
    48f2:	701a      	strb	r2, [r3, #0]
		set_LED_data(LED_AMBER,&on);
    48f4:	4906      	ldr	r1, [pc, #24]	; (4910 <demo_joindata_callback+0xb4>)
    48f6:	2002      	movs	r0, #2
    48f8:	4b03      	ldr	r3, [pc, #12]	; (4908 <demo_joindata_callback+0xac>)
    48fa:	4798      	blx	r3
		printf("\n No Free Channel found");
    48fc:	4811      	ldr	r0, [pc, #68]	; (4944 <demo_joindata_callback+0xe8>)
    48fe:	4b06      	ldr	r3, [pc, #24]	; (4918 <demo_joindata_callback+0xbc>)
    4900:	4798      	blx	r3
    4902:	e7c0      	b.n	4886 <demo_joindata_callback+0x2a>
    4904:	20000b4c 	.word	0x20000b4c
    4908:	0000b5ed 	.word	0x0000b5ed
    490c:	20000b3c 	.word	0x20000b3c
    4910:	2000005c 	.word	0x2000005c
    4914:	0001cbe8 	.word	0x0001cbe8
    4918:	00015d95 	.word	0x00015d95
    491c:	0001cbfc 	.word	0x0001cbfc
    4920:	0000aea5 	.word	0x0000aea5
    4924:	20000b2d 	.word	0x20000b2d
    4928:	00003dad 	.word	0x00003dad
    492c:	0001cb5c 	.word	0x0001cb5c
    4930:	0000e23d 	.word	0x0000e23d
    4934:	0037cc56 	.word	0x0037cc56
    4938:	0001cb74 	.word	0x0001cb74
    493c:	000047d5 	.word	0x000047d5
    4940:	0001cb88 	.word	0x0001cb88
    4944:	0001cbd0 	.word	0x0001cbd0

00004948 <print_stack_status>:
/*********************************************************************//*
 \brief      Function to Print stack return status
 \param[in]  status - Status from the stack
 ************************************************************************/
void print_stack_status(StackRetStatus_t status)
{
    4948:	b510      	push	{r4, lr}
    switch(status)
    494a:	0003      	movs	r3, r0
    494c:	3b08      	subs	r3, #8
    494e:	b2da      	uxtb	r2, r3
    4950:	2a0d      	cmp	r2, #13
    4952:	d833      	bhi.n	49bc <print_stack_status+0x74>
    4954:	0093      	lsls	r3, r2, #2
    4956:	4a1c      	ldr	r2, [pc, #112]	; (49c8 <print_stack_status+0x80>)
    4958:	58d3      	ldr	r3, [r2, r3]
    495a:	469f      	mov	pc, r3
    {
        case LORAWAN_SUCCESS:
             printf("\nlorawan_success\n\r");
    495c:	481b      	ldr	r0, [pc, #108]	; (49cc <print_stack_status+0x84>)
    495e:	4b1c      	ldr	r3, [pc, #112]	; (49d0 <print_stack_status+0x88>)
    4960:	4798      	blx	r3
        break;
        default:
           printf("\nrequest_failed %d\n\r",status);
        break;
    }
}
    4962:	bd10      	pop	{r4, pc}
             printf("\nlorawan_state : stack_Busy\n\r");
    4964:	481b      	ldr	r0, [pc, #108]	; (49d4 <print_stack_status+0x8c>)
    4966:	4b1a      	ldr	r3, [pc, #104]	; (49d0 <print_stack_status+0x88>)
    4968:	4798      	blx	r3
        break;
    496a:	e7fa      	b.n	4962 <print_stack_status+0x1a>
            printf("\ndevice_not_joined_to_network\n\r");
    496c:	481a      	ldr	r0, [pc, #104]	; (49d8 <print_stack_status+0x90>)
    496e:	4b18      	ldr	r3, [pc, #96]	; (49d0 <print_stack_status+0x88>)
    4970:	4798      	blx	r3
        break;
    4972:	e7f6      	b.n	4962 <print_stack_status+0x1a>
            printf("\ninvalid_parameter\n\r");
    4974:	4819      	ldr	r0, [pc, #100]	; (49dc <print_stack_status+0x94>)
    4976:	4b16      	ldr	r3, [pc, #88]	; (49d0 <print_stack_status+0x88>)
    4978:	4798      	blx	r3
        break;
    497a:	e7f2      	b.n	4962 <print_stack_status+0x1a>
            printf("\nkeys_not_initialized\n\r");
    497c:	4818      	ldr	r0, [pc, #96]	; (49e0 <print_stack_status+0x98>)
    497e:	4b14      	ldr	r3, [pc, #80]	; (49d0 <print_stack_status+0x88>)
    4980:	4798      	blx	r3
        break;
    4982:	e7ee      	b.n	4962 <print_stack_status+0x1a>
            printf("\nsilent_immediately_active\n\r");
    4984:	4817      	ldr	r0, [pc, #92]	; (49e4 <print_stack_status+0x9c>)
    4986:	4b12      	ldr	r3, [pc, #72]	; (49d0 <print_stack_status+0x88>)
    4988:	4798      	blx	r3
        break;
    498a:	e7ea      	b.n	4962 <print_stack_status+0x1a>
            printf("\nframecounter_error_rejoin_needed\n\r");
    498c:	4816      	ldr	r0, [pc, #88]	; (49e8 <print_stack_status+0xa0>)
    498e:	4b10      	ldr	r3, [pc, #64]	; (49d0 <print_stack_status+0x88>)
    4990:	4798      	blx	r3
        break;
    4992:	e7e6      	b.n	4962 <print_stack_status+0x1a>
            printf("\ninvalid_buffer_length\n\r");
    4994:	4815      	ldr	r0, [pc, #84]	; (49ec <print_stack_status+0xa4>)
    4996:	4b0e      	ldr	r3, [pc, #56]	; (49d0 <print_stack_status+0x88>)
    4998:	4798      	blx	r3
        break;
    499a:	e7e2      	b.n	4962 <print_stack_status+0x1a>
            printf("\nMAC_paused\n\r");
    499c:	4814      	ldr	r0, [pc, #80]	; (49f0 <print_stack_status+0xa8>)
    499e:	4b0c      	ldr	r3, [pc, #48]	; (49d0 <print_stack_status+0x88>)
    49a0:	4798      	blx	r3
        break;
    49a2:	e7de      	b.n	4962 <print_stack_status+0x1a>
            printf("\nno_free_channels_found\n\r");
    49a4:	4813      	ldr	r0, [pc, #76]	; (49f4 <print_stack_status+0xac>)
    49a6:	4b0a      	ldr	r3, [pc, #40]	; (49d0 <print_stack_status+0x88>)
    49a8:	4798      	blx	r3
        break;
    49aa:	e7da      	b.n	4962 <print_stack_status+0x1a>
            printf("\nrequest_invalid\n\r");
    49ac:	4812      	ldr	r0, [pc, #72]	; (49f8 <print_stack_status+0xb0>)
    49ae:	4b08      	ldr	r3, [pc, #32]	; (49d0 <print_stack_status+0x88>)
    49b0:	4798      	blx	r3
        break;
    49b2:	e7d6      	b.n	4962 <print_stack_status+0x1a>
            printf("\nprev_join_request_in_progress\n\r");
    49b4:	4811      	ldr	r0, [pc, #68]	; (49fc <print_stack_status+0xb4>)
    49b6:	4b06      	ldr	r3, [pc, #24]	; (49d0 <print_stack_status+0x88>)
    49b8:	4798      	blx	r3
        break;
    49ba:	e7d2      	b.n	4962 <print_stack_status+0x1a>
           printf("\nrequest_failed %d\n\r",status);
    49bc:	0001      	movs	r1, r0
    49be:	4810      	ldr	r0, [pc, #64]	; (4a00 <print_stack_status+0xb8>)
    49c0:	4b03      	ldr	r3, [pc, #12]	; (49d0 <print_stack_status+0x88>)
    49c2:	4798      	blx	r3
}
    49c4:	e7cd      	b.n	4962 <print_stack_status+0x1a>
    49c6:	46c0      	nop			; (mov r8, r8)
    49c8:	0001c720 	.word	0x0001c720
    49cc:	0001cf38 	.word	0x0001cf38
    49d0:	00015d95 	.word	0x00015d95
    49d4:	0001cf4c 	.word	0x0001cf4c
    49d8:	0001cf6c 	.word	0x0001cf6c
    49dc:	0001cf8c 	.word	0x0001cf8c
    49e0:	0001cfa4 	.word	0x0001cfa4
    49e4:	0001cfbc 	.word	0x0001cfbc
    49e8:	0001cfdc 	.word	0x0001cfdc
    49ec:	0001d000 	.word	0x0001d000
    49f0:	0001d01c 	.word	0x0001d01c
    49f4:	0001d02c 	.word	0x0001d02c
    49f8:	0001d048 	.word	0x0001d048
    49fc:	0001d05c 	.word	0x0001d05c
    4a00:	0001d080 	.word	0x0001d080

00004a04 <mote_set_parameters>:
{
    4a04:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a06:	b085      	sub	sp, #20
    4a08:	0004      	movs	r4, r0
    4a0a:	000d      	movs	r5, r1
    bool joinBackoffEnable = false;
    4a0c:	2200      	movs	r2, #0
    4a0e:	230f      	movs	r3, #15
    4a10:	446b      	add	r3, sp
    4a12:	701a      	strb	r2, [r3, #0]
    LORAWAN_Reset(ismBand);
    4a14:	4b2a      	ldr	r3, [pc, #168]	; (4ac0 <mote_set_parameters+0xbc>)
    4a16:	4798      	blx	r3
    if ((ismBand == ISM_NA915) || (ismBand == ISM_AU915))
    4a18:	3c02      	subs	r4, #2
    4a1a:	2c01      	cmp	r4, #1
    4a1c:	d910      	bls.n	4a40 <mote_set_parameters+0x3c>
    LORAWAN_SetAttr(JOIN_BACKOFF_ENABLE,&joinBackoffEnable);
    4a1e:	210f      	movs	r1, #15
    4a20:	4469      	add	r1, sp
    4a22:	202e      	movs	r0, #46	; 0x2e
    4a24:	4b27      	ldr	r3, [pc, #156]	; (4ac4 <mote_set_parameters+0xc0>)
    4a26:	4798      	blx	r3
    status = set_join_parameters(DEMO_APP_ACTIVATION_TYPE);
    4a28:	2000      	movs	r0, #0
    4a2a:	4b27      	ldr	r3, [pc, #156]	; (4ac8 <mote_set_parameters+0xc4>)
    4a2c:	4798      	blx	r3
    4a2e:	0004      	movs	r4, r0
    if (LORAWAN_SUCCESS != status)
    4a30:	2808      	cmp	r0, #8
    4a32:	d023      	beq.n	4a7c <mote_set_parameters+0x78>
        printf("\nJoin parameters initialization failed\n\r");
    4a34:	4825      	ldr	r0, [pc, #148]	; (4acc <mote_set_parameters+0xc8>)
    4a36:	4b26      	ldr	r3, [pc, #152]	; (4ad0 <mote_set_parameters+0xcc>)
    4a38:	4798      	blx	r3
}
    4a3a:	0020      	movs	r0, r4
    4a3c:	b005      	add	sp, #20
    4a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        for (ch_params.channelId = 0; ch_params.channelId < MAX_NA_CHANNELS; ch_params.channelId++)
    4a40:	2200      	movs	r2, #0
    4a42:	ab01      	add	r3, sp, #4
    4a44:	701a      	strb	r2, [r3, #0]
    4a46:	2300      	movs	r3, #0
                ch_params.channelAttr.status = false;
    4a48:	ac01      	add	r4, sp, #4
    4a4a:	2700      	movs	r7, #0
            LORAWAN_SetAttr(CH_PARAM_STATUS, &ch_params);
    4a4c:	4e1d      	ldr	r6, [pc, #116]	; (4ac4 <mote_set_parameters+0xc0>)
    4a4e:	e00b      	b.n	4a68 <mote_set_parameters+0x64>
            else if(ch_params.channelId == allowed_500khz_channel)
    4a50:	2b41      	cmp	r3, #65	; 0x41
    4a52:	d010      	beq.n	4a76 <mote_set_parameters+0x72>
                ch_params.channelAttr.status = false;
    4a54:	7127      	strb	r7, [r4, #4]
            LORAWAN_SetAttr(CH_PARAM_STATUS, &ch_params);
    4a56:	0021      	movs	r1, r4
    4a58:	201c      	movs	r0, #28
    4a5a:	47b0      	blx	r6
        for (ch_params.channelId = 0; ch_params.channelId < MAX_NA_CHANNELS; ch_params.channelId++)
    4a5c:	7823      	ldrb	r3, [r4, #0]
    4a5e:	3301      	adds	r3, #1
    4a60:	b2db      	uxtb	r3, r3
    4a62:	7023      	strb	r3, [r4, #0]
    4a64:	2b47      	cmp	r3, #71	; 0x47
    4a66:	d8da      	bhi.n	4a1e <mote_set_parameters+0x1a>
            if((ch_params.channelId >= allowed_min_125khz_ch) && (ch_params.channelId <= allowed_max_125khz_ch))
    4a68:	001a      	movs	r2, r3
    4a6a:	3a08      	subs	r2, #8
    4a6c:	2a07      	cmp	r2, #7
    4a6e:	d8ef      	bhi.n	4a50 <mote_set_parameters+0x4c>
                ch_params.channelAttr.status = true;
    4a70:	2301      	movs	r3, #1
    4a72:	7123      	strb	r3, [r4, #4]
    4a74:	e7ef      	b.n	4a56 <mote_set_parameters+0x52>
                ch_params.channelAttr.status = true;
    4a76:	3b40      	subs	r3, #64	; 0x40
    4a78:	7123      	strb	r3, [r4, #4]
    4a7a:	e7ec      	b.n	4a56 <mote_set_parameters+0x52>
    status = set_device_type(DEMO_APP_ENDDEVICE_CLASS);
    4a7c:	2001      	movs	r0, #1
    4a7e:	4b15      	ldr	r3, [pc, #84]	; (4ad4 <mote_set_parameters+0xd0>)
    4a80:	4798      	blx	r3
    4a82:	0004      	movs	r4, r0
    if (LORAWAN_SUCCESS != status)
    4a84:	2808      	cmp	r0, #8
    4a86:	d003      	beq.n	4a90 <mote_set_parameters+0x8c>
        printf("\nUnsupported Device Type\n\r");
    4a88:	4813      	ldr	r0, [pc, #76]	; (4ad8 <mote_set_parameters+0xd4>)
    4a8a:	4b11      	ldr	r3, [pc, #68]	; (4ad0 <mote_set_parameters+0xcc>)
    4a8c:	4798      	blx	r3
        return status;
    4a8e:	e7d4      	b.n	4a3a <mote_set_parameters+0x36>
    status = LORAWAN_Join(DEMO_APP_ACTIVATION_TYPE);
    4a90:	2000      	movs	r0, #0
    4a92:	4b12      	ldr	r3, [pc, #72]	; (4adc <mote_set_parameters+0xd8>)
    4a94:	4798      	blx	r3
    4a96:	0004      	movs	r4, r0
    if (LORAWAN_SUCCESS == status && index < sizeof(bandTable))
    4a98:	2808      	cmp	r0, #8
    4a9a:	d008      	beq.n	4aae <mote_set_parameters+0xaa>
        print_stack_status(status);
    4a9c:	4b10      	ldr	r3, [pc, #64]	; (4ae0 <mote_set_parameters+0xdc>)
    4a9e:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    4aa0:	2203      	movs	r2, #3
    4aa2:	4b10      	ldr	r3, [pc, #64]	; (4ae4 <mote_set_parameters+0xe0>)
    4aa4:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    4aa6:	2000      	movs	r0, #0
    4aa8:	4b0f      	ldr	r3, [pc, #60]	; (4ae8 <mote_set_parameters+0xe4>)
    4aaa:	4798      	blx	r3
    4aac:	e7c5      	b.n	4a3a <mote_set_parameters+0x36>
    if (LORAWAN_SUCCESS == status && index < sizeof(bandTable))
    4aae:	2d09      	cmp	r5, #9
    4ab0:	d8f4      	bhi.n	4a9c <mote_set_parameters+0x98>
        printf("\nJoin Request Sent for %s\n\r",bandStrings[index]);
    4ab2:	00ad      	lsls	r5, r5, #2
    4ab4:	4b0d      	ldr	r3, [pc, #52]	; (4aec <mote_set_parameters+0xe8>)
    4ab6:	58e9      	ldr	r1, [r5, r3]
    4ab8:	480d      	ldr	r0, [pc, #52]	; (4af0 <mote_set_parameters+0xec>)
    4aba:	4b05      	ldr	r3, [pc, #20]	; (4ad0 <mote_set_parameters+0xcc>)
    4abc:	4798      	blx	r3
    4abe:	e7bc      	b.n	4a3a <mote_set_parameters+0x36>
    4ac0:	00010229 	.word	0x00010229
    4ac4:	0000fd99 	.word	0x0000fd99
    4ac8:	000045c5 	.word	0x000045c5
    4acc:	0001cdd8 	.word	0x0001cdd8
    4ad0:	00015d95 	.word	0x00015d95
    4ad4:	0000479d 	.word	0x0000479d
    4ad8:	0001ce04 	.word	0x0001ce04
    4adc:	0000dbd1 	.word	0x0000dbd1
    4ae0:	00004949 	.word	0x00004949
    4ae4:	20000b2d 	.word	0x20000b2d
    4ae8:	00003dad 	.word	0x00003dad
    4aec:	0001c788 	.word	0x0001c788
    4af0:	0001ce20 	.word	0x0001ce20

00004af4 <processTask>:
{
    4af4:	b5f0      	push	{r4, r5, r6, r7, lr}
    4af6:	46c6      	mov	lr, r8
    4af8:	b500      	push	{lr}
    4afa:	b08a      	sub	sp, #40	; 0x28
	switch(appTaskState)
    4afc:	4bbf      	ldr	r3, [pc, #764]	; (4dfc <processTask+0x308>)
    4afe:	781b      	ldrb	r3, [r3, #0]
    4b00:	2b01      	cmp	r3, #1
    4b02:	d100      	bne.n	4b06 <processTask+0x12>
    4b04:	e086      	b.n	4c14 <processTask+0x120>
    4b06:	2b00      	cmp	r3, #0
    4b08:	d009      	beq.n	4b1e <processTask+0x2a>
    4b0a:	2b02      	cmp	r3, #2
    4b0c:	d100      	bne.n	4b10 <processTask+0x1c>
    4b0e:	e08c      	b.n	4c2a <processTask+0x136>
    4b10:	2b03      	cmp	r3, #3
    4b12:	d100      	bne.n	4b16 <processTask+0x22>
    4b14:	e09c      	b.n	4c50 <processTask+0x15c>
			printf("Error STATE Entered\r\n");
    4b16:	48ba      	ldr	r0, [pc, #744]	; (4e00 <processTask+0x30c>)
    4b18:	4bba      	ldr	r3, [pc, #744]	; (4e04 <processTask+0x310>)
    4b1a:	4798      	blx	r3
	return SYSTEM_TASK_SUCCESS;
    4b1c:	e080      	b.n	4c20 <processTask+0x12c>
	uint8_t prevBand = 0xff;
    4b1e:	2411      	movs	r4, #17
    4b20:	ab02      	add	r3, sp, #8
    4b22:	469c      	mov	ip, r3
    4b24:	4464      	add	r4, ip
    4b26:	23ff      	movs	r3, #255	; 0xff
    4b28:	7023      	strb	r3, [r4, #0]
	bool joinBackoffEnable = false;
    4b2a:	2200      	movs	r2, #0
    4b2c:	3bed      	subs	r3, #237	; 0xed
    4b2e:	4463      	add	r3, ip
    4b30:	701a      	strb	r2, [r3, #0]
	PDS_RestoreAll();
    4b32:	4bb5      	ldr	r3, [pc, #724]	; (4e08 <processTask+0x314>)
    4b34:	4798      	blx	r3
	LORAWAN_GetAttr(ISMBAND,NULL,&prevBand);
    4b36:	0022      	movs	r2, r4
    4b38:	2100      	movs	r1, #0
    4b3a:	2023      	movs	r0, #35	; 0x23
    4b3c:	4bb3      	ldr	r3, [pc, #716]	; (4e0c <processTask+0x318>)
    4b3e:	4798      	blx	r3
		if(bandTable[i] == prevBand)
    4b40:	7821      	ldrb	r1, [r4, #0]
    4b42:	4bb3      	ldr	r3, [pc, #716]	; (4e10 <processTask+0x31c>)
    4b44:	781b      	ldrb	r3, [r3, #0]
    4b46:	428b      	cmp	r3, r1
    4b48:	d100      	bne.n	4b4c <processTask+0x58>
    4b4a:	e14d      	b.n	4de8 <processTask+0x2f4>
    4b4c:	2301      	movs	r3, #1
    4b4e:	48b0      	ldr	r0, [pc, #704]	; (4e10 <processTask+0x31c>)
    4b50:	5c1a      	ldrb	r2, [r3, r0]
    4b52:	428a      	cmp	r2, r1
    4b54:	d016      	beq.n	4b84 <processTask+0x90>
	for (uint32_t i = 0; i < sizeof(bandTable)-1; i++)
    4b56:	3301      	adds	r3, #1
    4b58:	2b09      	cmp	r3, #9
    4b5a:	d1f9      	bne.n	4b50 <processTask+0x5c>
    LORAWAN_SetAttr(JOIN_BACKOFF_ENABLE,&joinBackoffEnable);
    4b5c:	2112      	movs	r1, #18
    4b5e:	ab02      	add	r3, sp, #8
    4b60:	469c      	mov	ip, r3
    4b62:	4461      	add	r1, ip
    4b64:	202e      	movs	r0, #46	; 0x2e
    4b66:	4bab      	ldr	r3, [pc, #684]	; (4e14 <processTask+0x320>)
    4b68:	4798      	blx	r3
	uint8_t choice = 0xff;
    4b6a:	24ff      	movs	r4, #255	; 0xff
	if(status == LORAWAN_SUCCESS && choice < sizeof(bandTable)-1)
    4b6c:	2c08      	cmp	r4, #8
    4b6e:	d91f      	bls.n	4bb0 <processTask+0xbc>
		printf("Restoration failed\r\n");
    4b70:	48a9      	ldr	r0, [pc, #676]	; (4e18 <processTask+0x324>)
    4b72:	4ba4      	ldr	r3, [pc, #656]	; (4e04 <processTask+0x310>)
    4b74:	4798      	blx	r3
		appTaskState = DEMO_APP_STATE;
    4b76:	2202      	movs	r2, #2
    4b78:	4ba0      	ldr	r3, [pc, #640]	; (4dfc <processTask+0x308>)
    4b7a:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    4b7c:	2000      	movs	r0, #0
    4b7e:	4ba7      	ldr	r3, [pc, #668]	; (4e1c <processTask+0x328>)
    4b80:	4798      	blx	r3
    4b82:	e04d      	b.n	4c20 <processTask+0x12c>
			choice = i;
    4b84:	b2dc      	uxtb	r4, r3
	if(choice >0 && choice < sizeof(bandTable)-1)
    4b86:	1e62      	subs	r2, r4, #1
    4b88:	2a07      	cmp	r2, #7
    4b8a:	d900      	bls.n	4b8e <processTask+0x9a>
    4b8c:	e12d      	b.n	4dea <processTask+0x2f6>
		status = LORAWAN_Reset(bandTable[choice]);
    4b8e:	22ff      	movs	r2, #255	; 0xff
    4b90:	4013      	ands	r3, r2
    4b92:	4a9f      	ldr	r2, [pc, #636]	; (4e10 <processTask+0x31c>)
    4b94:	5cd0      	ldrb	r0, [r2, r3]
    4b96:	4ba2      	ldr	r3, [pc, #648]	; (4e20 <processTask+0x32c>)
    4b98:	4798      	blx	r3
    4b9a:	0005      	movs	r5, r0
    LORAWAN_SetAttr(JOIN_BACKOFF_ENABLE,&joinBackoffEnable);
    4b9c:	2112      	movs	r1, #18
    4b9e:	ab02      	add	r3, sp, #8
    4ba0:	469c      	mov	ip, r3
    4ba2:	4461      	add	r1, ip
    4ba4:	202e      	movs	r0, #46	; 0x2e
    4ba6:	4b9b      	ldr	r3, [pc, #620]	; (4e14 <processTask+0x320>)
    4ba8:	4798      	blx	r3
	if(status == LORAWAN_SUCCESS && choice < sizeof(bandTable)-1)
    4baa:	2d08      	cmp	r5, #8
    4bac:	d1e0      	bne.n	4b70 <processTask+0x7c>
    4bae:	e7dd      	b.n	4b6c <processTask+0x78>
		uint32_t joinStatus = 0;
    4bb0:	2300      	movs	r3, #0
    4bb2:	9307      	str	r3, [sp, #28]
		PDS_RestoreAll();
    4bb4:	4b94      	ldr	r3, [pc, #592]	; (4e08 <processTask+0x314>)
    4bb6:	4798      	blx	r3
		LORAWAN_GetAttr(LORAWAN_STATUS,NULL, &joinStatus);
    4bb8:	aa07      	add	r2, sp, #28
    4bba:	2100      	movs	r1, #0
    4bbc:	2020      	movs	r0, #32
    4bbe:	4b93      	ldr	r3, [pc, #588]	; (4e0c <processTask+0x318>)
    4bc0:	4798      	blx	r3
		printf("\r\nPDS_RestorationStatus: Success\r\n" );
    4bc2:	4898      	ldr	r0, [pc, #608]	; (4e24 <processTask+0x330>)
    4bc4:	4b8f      	ldr	r3, [pc, #572]	; (4e04 <processTask+0x310>)
    4bc6:	4798      	blx	r3
		if(joinStatus & LORAWAN_NW_JOINED)
    4bc8:	9b07      	ldr	r3, [sp, #28]
    4bca:	07db      	lsls	r3, r3, #31
    4bcc:	d514      	bpl.n	4bf8 <processTask+0x104>
			joined = true;
    4bce:	2201      	movs	r2, #1
    4bd0:	4b95      	ldr	r3, [pc, #596]	; (4e28 <processTask+0x334>)
    4bd2:	701a      	strb	r2, [r3, #0]
			printf("joinStatus: Joined\r\n");
    4bd4:	4895      	ldr	r0, [pc, #596]	; (4e2c <processTask+0x338>)
    4bd6:	4b8b      	ldr	r3, [pc, #556]	; (4e04 <processTask+0x310>)
    4bd8:	4798      	blx	r3
		printf("Band: %s\r\n",bandStrings[choice]);
    4bda:	00a4      	lsls	r4, r4, #2
    4bdc:	4b94      	ldr	r3, [pc, #592]	; (4e30 <processTask+0x33c>)
    4bde:	58e1      	ldr	r1, [r4, r3]
    4be0:	4894      	ldr	r0, [pc, #592]	; (4e34 <processTask+0x340>)
    4be2:	4b95      	ldr	r3, [pc, #596]	; (4e38 <processTask+0x344>)
    4be4:	4798      	blx	r3
		print_application_config();
    4be6:	4b95      	ldr	r3, [pc, #596]	; (4e3c <processTask+0x348>)
    4be8:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    4bea:	2203      	movs	r2, #3
    4bec:	4b83      	ldr	r3, [pc, #524]	; (4dfc <processTask+0x308>)
    4bee:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    4bf0:	2000      	movs	r0, #0
    4bf2:	4b8a      	ldr	r3, [pc, #552]	; (4e1c <processTask+0x328>)
    4bf4:	4798      	blx	r3
    4bf6:	e013      	b.n	4c20 <processTask+0x12c>
			joined = false;
    4bf8:	2200      	movs	r2, #0
    4bfa:	4b8b      	ldr	r3, [pc, #556]	; (4e28 <processTask+0x334>)
    4bfc:	701a      	strb	r2, [r3, #0]
			printf("JoinStatus : Denied\r\n");
    4bfe:	4890      	ldr	r0, [pc, #576]	; (4e40 <processTask+0x34c>)
    4c00:	4b80      	ldr	r3, [pc, #512]	; (4e04 <processTask+0x310>)
    4c02:	4798      	blx	r3
			set_LED_data(LED_AMBER,&on);
    4c04:	498f      	ldr	r1, [pc, #572]	; (4e44 <processTask+0x350>)
    4c06:	2002      	movs	r0, #2
    4c08:	4b8f      	ldr	r3, [pc, #572]	; (4e48 <processTask+0x354>)
    4c0a:	4798      	blx	r3
			SYSTEM_PostTask(APP_TASK_ID);
    4c0c:	2010      	movs	r0, #16
    4c0e:	4b8f      	ldr	r3, [pc, #572]	; (4e4c <processTask+0x358>)
    4c10:	4798      	blx	r3
    4c12:	e7e2      	b.n	4bda <processTask+0xe6>
	appTaskState = DEMO_APP_STATE;
    4c14:	2202      	movs	r2, #2
    4c16:	4b79      	ldr	r3, [pc, #484]	; (4dfc <processTask+0x308>)
    4c18:	701a      	strb	r2, [r3, #0]
	appPostTask(DISPLAY_TASK_HANDLER);
    4c1a:	2000      	movs	r0, #0
    4c1c:	4b7f      	ldr	r3, [pc, #508]	; (4e1c <processTask+0x328>)
    4c1e:	4798      	blx	r3
}
    4c20:	2000      	movs	r0, #0
    4c22:	b00a      	add	sp, #40	; 0x28
    4c24:	bc04      	pop	{r2}
    4c26:	4690      	mov	r8, r2
    4c28:	bdf0      	pop	{r4, r5, r6, r7, pc}
	LORAWAN_Reset(bandTable[BAND_NUM]);
    4c2a:	4c79      	ldr	r4, [pc, #484]	; (4e10 <processTask+0x31c>)
    4c2c:	78a0      	ldrb	r0, [r4, #2]
    4c2e:	4b7c      	ldr	r3, [pc, #496]	; (4e20 <processTask+0x32c>)
    4c30:	4798      	blx	r3
	mote_set_parameters(bandTable[BAND_NUM],BAND_NUM);
    4c32:	78a0      	ldrb	r0, [r4, #2]
    4c34:	2102      	movs	r1, #2
    4c36:	4b86      	ldr	r3, [pc, #536]	; (4e50 <processTask+0x35c>)
    4c38:	4798      	blx	r3
	set_LED_data(LED_GREEN,&on);
    4c3a:	4982      	ldr	r1, [pc, #520]	; (4e44 <processTask+0x350>)
    4c3c:	2003      	movs	r0, #3
    4c3e:	4b82      	ldr	r3, [pc, #520]	; (4e48 <processTask+0x354>)
    4c40:	4798      	blx	r3
	appTaskState = JOIN_SEND_STATE;
    4c42:	2203      	movs	r2, #3
    4c44:	4b6d      	ldr	r3, [pc, #436]	; (4dfc <processTask+0x308>)
    4c46:	701a      	strb	r2, [r3, #0]
	appPostTask(DISPLAY_TASK_HANDLER);
    4c48:	2000      	movs	r0, #0
    4c4a:	4b74      	ldr	r3, [pc, #464]	; (4e1c <processTask+0x328>)
    4c4c:	4798      	blx	r3
    4c4e:	e7e7      	b.n	4c20 <processTask+0x12c>
	if (joined)
    4c50:	4b75      	ldr	r3, [pc, #468]	; (4e28 <processTask+0x334>)
    4c52:	781b      	ldrb	r3, [r3, #0]
    4c54:	2b00      	cmp	r3, #0
    4c56:	d0e3      	beq.n	4c20 <processTask+0x12c>
		adc_read_buffer_job(&adc_instance, adc_result_buffer, ADC_SAMPLES);
    4c58:	22fa      	movs	r2, #250	; 0xfa
    4c5a:	0092      	lsls	r2, r2, #2
    4c5c:	497d      	ldr	r1, [pc, #500]	; (4e54 <processTask+0x360>)
    4c5e:	487e      	ldr	r0, [pc, #504]	; (4e58 <processTask+0x364>)
    4c60:	4b7e      	ldr	r3, [pc, #504]	; (4e5c <processTask+0x368>)
    4c62:	4798      	blx	r3
		while (adc_read_done == false) {
    4c64:	4a7e      	ldr	r2, [pc, #504]	; (4e60 <processTask+0x36c>)
    4c66:	7813      	ldrb	r3, [r2, #0]
    4c68:	2b00      	cmp	r3, #0
    4c6a:	d0fc      	beq.n	4c66 <processTask+0x172>
		printf("Voltage Recorded - %d\r\n", adc_result_buffer[0]);
    4c6c:	4b79      	ldr	r3, [pc, #484]	; (4e54 <processTask+0x360>)
    4c6e:	8819      	ldrh	r1, [r3, #0]
    4c70:	487c      	ldr	r0, [pc, #496]	; (4e64 <processTask+0x370>)
    4c72:	4b71      	ldr	r3, [pc, #452]	; (4e38 <processTask+0x344>)
    4c74:	4798      	blx	r3
    4c76:	2414      	movs	r4, #20
		celavg = 0;
    4c78:	2300      	movs	r3, #0
    4c7a:	9304      	str	r3, [sp, #16]
				get_resource_data(TEMP_SENSOR,(uint8_t *)&cel_val);
    4c7c:	4e7a      	ldr	r6, [pc, #488]	; (4e68 <processTask+0x374>)
    4c7e:	4d7b      	ldr	r5, [pc, #492]	; (4e6c <processTask+0x378>)
				celavg = celavg + cel_val;
    4c80:	4f7b      	ldr	r7, [pc, #492]	; (4e70 <processTask+0x37c>)
				get_resource_data(TEMP_SENSOR,(uint8_t *)&cel_val);
    4c82:	0031      	movs	r1, r6
    4c84:	2001      	movs	r0, #1
    4c86:	47a8      	blx	r5
				celavg = celavg + cel_val;
    4c88:	6831      	ldr	r1, [r6, #0]
    4c8a:	9804      	ldr	r0, [sp, #16]
    4c8c:	47b8      	blx	r7
    4c8e:	9004      	str	r0, [sp, #16]
    4c90:	3c01      	subs	r4, #1
			for(i=0;i<avgcnt;i++)
    4c92:	2c00      	cmp	r4, #0
    4c94:	d1f5      	bne.n	4c82 <processTask+0x18e>
			cel_val = celavg/avgcnt;
    4c96:	4e74      	ldr	r6, [pc, #464]	; (4e68 <processTask+0x374>)
    4c98:	4f76      	ldr	r7, [pc, #472]	; (4e74 <processTask+0x380>)
    4c9a:	4977      	ldr	r1, [pc, #476]	; (4e78 <processTask+0x384>)
    4c9c:	47b8      	blx	r7
    4c9e:	6030      	str	r0, [r6, #0]
			cel_val = at30tse_read_temperature();
    4ca0:	4b76      	ldr	r3, [pc, #472]	; (4e7c <processTask+0x388>)
    4ca2:	4798      	blx	r3
    4ca4:	4b76      	ldr	r3, [pc, #472]	; (4e80 <processTask+0x38c>)
    4ca6:	4798      	blx	r3
    4ca8:	6030      	str	r0, [r6, #0]
			fahren_val = convert_celsius_to_fahrenheit(cel_val);
    4caa:	4c76      	ldr	r4, [pc, #472]	; (4e84 <processTask+0x390>)
 ************************************************************************/
static float convert_celsius_to_fahrenheit(float celsius_val)
{
    float fauren_val;
    /* T(F) = T(C)  9/5 + 32 */
    fauren_val = (((celsius_val * 9)/5) + 32);
    4cac:	4b76      	ldr	r3, [pc, #472]	; (4e88 <processTask+0x394>)
    4cae:	4698      	mov	r8, r3
    4cb0:	4976      	ldr	r1, [pc, #472]	; (4e8c <processTask+0x398>)
    4cb2:	4798      	blx	r3
    4cb4:	4976      	ldr	r1, [pc, #472]	; (4e90 <processTask+0x39c>)
    4cb6:	47b8      	blx	r7
    4cb8:	2184      	movs	r1, #132	; 0x84
    4cba:	05c9      	lsls	r1, r1, #23
    4cbc:	4b6c      	ldr	r3, [pc, #432]	; (4e70 <processTask+0x37c>)
    4cbe:	4798      	blx	r3
			fahren_val = convert_celsius_to_fahrenheit(cel_val);
    4cc0:	6020      	str	r0, [r4, #0]
			printf("\nTemperature: ");
    4cc2:	4874      	ldr	r0, [pc, #464]	; (4e94 <processTask+0x3a0>)
    4cc4:	4f5c      	ldr	r7, [pc, #368]	; (4e38 <processTask+0x344>)
    4cc6:	47b8      	blx	r7
			snprintf(temp_sen_str,sizeof(temp_sen_str),"%.1fC/%.1fF\n", cel_val, fahren_val);
    4cc8:	4d73      	ldr	r5, [pc, #460]	; (4e98 <processTask+0x3a4>)
    4cca:	6820      	ldr	r0, [r4, #0]
    4ccc:	47a8      	blx	r5
    4cce:	9002      	str	r0, [sp, #8]
    4cd0:	9103      	str	r1, [sp, #12]
    4cd2:	6830      	ldr	r0, [r6, #0]
    4cd4:	47a8      	blx	r5
    4cd6:	9000      	str	r0, [sp, #0]
    4cd8:	9101      	str	r1, [sp, #4]
    4cda:	4a70      	ldr	r2, [pc, #448]	; (4e9c <processTask+0x3a8>)
    4cdc:	2119      	movs	r1, #25
    4cde:	4870      	ldr	r0, [pc, #448]	; (4ea0 <processTask+0x3ac>)
    4ce0:	4b70      	ldr	r3, [pc, #448]	; (4ea4 <processTask+0x3b0>)
    4ce2:	4798      	blx	r3
			printf("%.1f \xf8\x43  / %.1f \xf8\x46\r\n", cel_val, fahren_val);
    4ce4:	6830      	ldr	r0, [r6, #0]
    4ce6:	47a8      	blx	r5
    4ce8:	9004      	str	r0, [sp, #16]
    4cea:	9105      	str	r1, [sp, #20]
    4cec:	6820      	ldr	r0, [r4, #0]
    4cee:	47a8      	blx	r5
    4cf0:	9000      	str	r0, [sp, #0]
    4cf2:	9101      	str	r1, [sp, #4]
    4cf4:	9a04      	ldr	r2, [sp, #16]
    4cf6:	9b05      	ldr	r3, [sp, #20]
    4cf8:	486b      	ldr	r0, [pc, #428]	; (4ea8 <processTask+0x3b4>)
    4cfa:	47b8      	blx	r7
			fahren_val = fahren_val*100;
    4cfc:	496b      	ldr	r1, [pc, #428]	; (4eac <processTask+0x3b8>)
    4cfe:	6820      	ldr	r0, [r4, #0]
    4d00:	47c0      	blx	r8
    4d02:	1c05      	adds	r5, r0, #0
    4d04:	6020      	str	r0, [r4, #0]
			temp = (int)(fahren_val < 0 ? (fahren_val - 0.5) : (fahren_val + 0.5));
    4d06:	2100      	movs	r1, #0
    4d08:	4b69      	ldr	r3, [pc, #420]	; (4eb0 <processTask+0x3bc>)
    4d0a:	4798      	blx	r3
    4d0c:	2800      	cmp	r0, #0
    4d0e:	d14f      	bne.n	4db0 <processTask+0x2bc>
    4d10:	1c28      	adds	r0, r5, #0
    4d12:	4b61      	ldr	r3, [pc, #388]	; (4e98 <processTask+0x3a4>)
    4d14:	4798      	blx	r3
    4d16:	2200      	movs	r2, #0
    4d18:	4b66      	ldr	r3, [pc, #408]	; (4eb4 <processTask+0x3c0>)
    4d1a:	4c67      	ldr	r4, [pc, #412]	; (4eb8 <processTask+0x3c4>)
    4d1c:	47a0      	blx	r4
    4d1e:	4b67      	ldr	r3, [pc, #412]	; (4ebc <processTask+0x3c8>)
    4d20:	4798      	blx	r3
    4d22:	b280      	uxth	r0, r0
    4d24:	2312      	movs	r3, #18
    4d26:	aa02      	add	r2, sp, #8
    4d28:	4694      	mov	ip, r2
    4d2a:	4463      	add	r3, ip
    4d2c:	8018      	strh	r0, [r3, #0]
			sbuf[0] = temp >> 8;		// temp high byte
    4d2e:	881a      	ldrh	r2, [r3, #0]
    4d30:	a907      	add	r1, sp, #28
    4d32:	0a12      	lsrs	r2, r2, #8
    4d34:	700a      	strb	r2, [r1, #0]
			sbuf[1] = temp & 0xFF;		// temp low byte
    4d36:	881b      	ldrh	r3, [r3, #0]
    4d38:	704b      	strb	r3, [r1, #1]
			delay_ms(10);
    4d3a:	200a      	movs	r0, #10
    4d3c:	4b60      	ldr	r3, [pc, #384]	; (4ec0 <processTask+0x3cc>)
    4d3e:	4798      	blx	r3
    4d40:	2314      	movs	r3, #20
				vbatt = vbatt + temp;
    4d42:	2212      	movs	r2, #18
    4d44:	a902      	add	r1, sp, #8
    4d46:	468c      	mov	ip, r1
    4d48:	4462      	add	r2, ip
    4d4a:	8811      	ldrh	r1, [r2, #0]
    4d4c:	3b01      	subs	r3, #1
			for(i=0;i<avgcnt;i++)
    4d4e:	2b00      	cmp	r3, #0
    4d50:	d1fb      	bne.n	4d4a <processTask+0x256>
			printf("Battery voltage %.2f V \r\n",celavg);
    4d52:	22a0      	movs	r2, #160	; 0xa0
    4d54:	0612      	lsls	r2, r2, #24
    4d56:	4b5b      	ldr	r3, [pc, #364]	; (4ec4 <processTask+0x3d0>)
    4d58:	485b      	ldr	r0, [pc, #364]	; (4ec8 <processTask+0x3d4>)
    4d5a:	4937      	ldr	r1, [pc, #220]	; (4e38 <processTask+0x344>)
    4d5c:	4788      	blx	r1
			sbuf[2] = adc_result_buffer[0] >> 8;//0x01;//vbatt >>8;	// vbatt high
    4d5e:	4b3d      	ldr	r3, [pc, #244]	; (4e54 <processTask+0x360>)
    4d60:	881a      	ldrh	r2, [r3, #0]
    4d62:	ab07      	add	r3, sp, #28
    4d64:	0a11      	lsrs	r1, r2, #8
    4d66:	7099      	strb	r1, [r3, #2]
			sbuf[3] = adc_result_buffer[0] &0xFF;//0xF3;//vbatt & 0xFF;	// vbatt low
    4d68:	70da      	strb	r2, [r3, #3]
			sbuf[4] = 0x02;//Sending Fixed Time
    4d6a:	2202      	movs	r2, #2
    4d6c:	711a      	strb	r2, [r3, #4]
			sbuf[5] = 0x02;//Sending Fixed Time
    4d6e:	715a      	strb	r2, [r3, #5]
			sbuf[6] = 0x00; // terminator
    4d70:	2200      	movs	r2, #0
    4d72:	719a      	strb	r2, [r3, #6]
			for (i = 0; i < 7; i++)
    4d74:	2300      	movs	r3, #0
				temp_sen_str[i] = sbuf[i];
    4d76:	484a      	ldr	r0, [pc, #296]	; (4ea0 <processTask+0x3ac>)
    4d78:	a907      	add	r1, sp, #28
    4d7a:	5c5a      	ldrb	r2, [r3, r1]
    4d7c:	541a      	strb	r2, [r3, r0]
			for (i = 0; i < 7; i++)
    4d7e:	3301      	adds	r3, #1
    4d80:	2b07      	cmp	r3, #7
    4d82:	d1fa      	bne.n	4d7a <processTask+0x286>
			lorawanSendReq.bufferLength = 6;
    4d84:	4851      	ldr	r0, [pc, #324]	; (4ecc <processTask+0x3d8>)
    4d86:	3b01      	subs	r3, #1
    4d88:	7203      	strb	r3, [r0, #8]
    lorawanSendReq.buffer = &temp_sen_str;
    4d8a:	4b45      	ldr	r3, [pc, #276]	; (4ea0 <processTask+0x3ac>)
    4d8c:	6043      	str	r3, [r0, #4]
    lorawanSendReq.confirmed = DEMO_APP_TRANSMISSION_TYPE;
    4d8e:	2300      	movs	r3, #0
    4d90:	7003      	strb	r3, [r0, #0]
    lorawanSendReq.port = DEMO_APP_FPORT;
    4d92:	3301      	adds	r3, #1
    4d94:	7043      	strb	r3, [r0, #1]
    status = LORAWAN_Send(&lorawanSendReq);
    4d96:	4b4e      	ldr	r3, [pc, #312]	; (4ed0 <processTask+0x3dc>)
    4d98:	4798      	blx	r3
    if (LORAWAN_SUCCESS == status)
    4d9a:	2808      	cmp	r0, #8
    4d9c:	d013      	beq.n	4dc6 <processTask+0x2d2>
        print_stack_status(status);
    4d9e:	4b4d      	ldr	r3, [pc, #308]	; (4ed4 <processTask+0x3e0>)
    4da0:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    4da2:	2203      	movs	r2, #3
    4da4:	4b15      	ldr	r3, [pc, #84]	; (4dfc <processTask+0x308>)
    4da6:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    4da8:	2000      	movs	r0, #0
    4daa:	4b1c      	ldr	r3, [pc, #112]	; (4e1c <processTask+0x328>)
    4dac:	4798      	blx	r3
    4dae:	e737      	b.n	4c20 <processTask+0x12c>
			temp = (int)(fahren_val < 0 ? (fahren_val - 0.5) : (fahren_val + 0.5));
    4db0:	1c28      	adds	r0, r5, #0
    4db2:	4b39      	ldr	r3, [pc, #228]	; (4e98 <processTask+0x3a4>)
    4db4:	4798      	blx	r3
    4db6:	2200      	movs	r2, #0
    4db8:	4b3e      	ldr	r3, [pc, #248]	; (4eb4 <processTask+0x3c0>)
    4dba:	4c47      	ldr	r4, [pc, #284]	; (4ed8 <processTask+0x3e4>)
    4dbc:	47a0      	blx	r4
    4dbe:	4b3f      	ldr	r3, [pc, #252]	; (4ebc <processTask+0x3c8>)
    4dc0:	4798      	blx	r3
    4dc2:	b280      	uxth	r0, r0
    4dc4:	e7ae      	b.n	4d24 <processTask+0x230>
        printf("\nTx Data Sent \r\n");
    4dc6:	4845      	ldr	r0, [pc, #276]	; (4edc <processTask+0x3e8>)
    4dc8:	4b0e      	ldr	r3, [pc, #56]	; (4e04 <processTask+0x310>)
    4dca:	4798      	blx	r3
        set_LED_data(LED_GREEN,&on);
    4dcc:	491d      	ldr	r1, [pc, #116]	; (4e44 <processTask+0x350>)
    4dce:	2003      	movs	r0, #3
    4dd0:	4b1d      	ldr	r3, [pc, #116]	; (4e48 <processTask+0x354>)
    4dd2:	4798      	blx	r3
        SwTimerStart(lTimerId,MS_TO_US(100),SW_TIMEOUT_RELATIVE,(void *)lTimerCb,NULL);
    4dd4:	4b42      	ldr	r3, [pc, #264]	; (4ee0 <processTask+0x3ec>)
    4dd6:	7818      	ldrb	r0, [r3, #0]
    4dd8:	2300      	movs	r3, #0
    4dda:	9300      	str	r3, [sp, #0]
    4ddc:	4b41      	ldr	r3, [pc, #260]	; (4ee4 <processTask+0x3f0>)
    4dde:	2200      	movs	r2, #0
    4de0:	4941      	ldr	r1, [pc, #260]	; (4ee8 <processTask+0x3f4>)
    4de2:	4c42      	ldr	r4, [pc, #264]	; (4eec <processTask+0x3f8>)
    4de4:	47a0      	blx	r4
    4de6:	e71b      	b.n	4c20 <processTask+0x12c>
			choice = i;
    4de8:	2400      	movs	r4, #0
    LORAWAN_SetAttr(JOIN_BACKOFF_ENABLE,&joinBackoffEnable);
    4dea:	2112      	movs	r1, #18
    4dec:	ab02      	add	r3, sp, #8
    4dee:	469c      	mov	ip, r3
    4df0:	4461      	add	r1, ip
    4df2:	202e      	movs	r0, #46	; 0x2e
    4df4:	4b07      	ldr	r3, [pc, #28]	; (4e14 <processTask+0x320>)
    4df6:	4798      	blx	r3
    4df8:	e6b8      	b.n	4b6c <processTask+0x78>
    4dfa:	46c0      	nop			; (mov r8, r8)
    4dfc:	20000b2d 	.word	0x20000b2d
    4e00:	0001cce0 	.word	0x0001cce0
    4e04:	00015e59 	.word	0x00015e59
    4e08:	0000adb9 	.word	0x0000adb9
    4e0c:	0000e23d 	.word	0x0000e23d
    4e10:	2000000c 	.word	0x2000000c
    4e14:	0000fd99 	.word	0x0000fd99
    4e18:	0001d0f4 	.word	0x0001d0f4
    4e1c:	00003dad 	.word	0x00003dad
    4e20:	00010229 	.word	0x00010229
    4e24:	0001d098 	.word	0x0001d098
    4e28:	20000b3c 	.word	0x20000b3c
    4e2c:	0001d0bc 	.word	0x0001d0bc
    4e30:	0001c788 	.word	0x0001c788
    4e34:	0001d0e8 	.word	0x0001d0e8
    4e38:	00015d95 	.word	0x00015d95
    4e3c:	000047d5 	.word	0x000047d5
    4e40:	0001d0d0 	.word	0x0001d0d0
    4e44:	2000005c 	.word	0x2000005c
    4e48:	0000b5ed 	.word	0x0000b5ed
    4e4c:	0000c2d9 	.word	0x0000c2d9
    4e50:	00004a05 	.word	0x00004a05
    4e54:	200010fc 	.word	0x200010fc
    4e58:	200018cc 	.word	0x200018cc
    4e5c:	00000941 	.word	0x00000941
    4e60:	20000b2b 	.word	0x20000b2b
    4e64:	0001d108 	.word	0x0001d108
    4e68:	20000b30 	.word	0x20000b30
    4e6c:	0000b65d 	.word	0x0000b65d
    4e70:	00013079 	.word	0x00013079
    4e74:	0001339d 	.word	0x0001339d
    4e78:	41a00000 	.word	0x41a00000
    4e7c:	00000395 	.word	0x00000395
    4e80:	00015815 	.word	0x00015815
    4e84:	20000b38 	.word	0x20000b38
    4e88:	0001377d 	.word	0x0001377d
    4e8c:	41100000 	.word	0x41100000
    4e90:	40a00000 	.word	0x40a00000
    4e94:	0001d120 	.word	0x0001d120
    4e98:	00015771 	.word	0x00015771
    4e9c:	0001d130 	.word	0x0001d130
    4ea0:	20000b5c 	.word	0x20000b5c
    4ea4:	00016069 	.word	0x00016069
    4ea8:	0001d140 	.word	0x0001d140
    4eac:	42c80000 	.word	0x42c80000
    4eb0:	00012da5 	.word	0x00012da5
    4eb4:	3fe00000 	.word	0x3fe00000
    4eb8:	00013e61 	.word	0x00013e61
    4ebc:	00015615 	.word	0x00015615
    4ec0:	00000181 	.word	0x00000181
    4ec4:	40139999 	.word	0x40139999
    4ec8:	0001d158 	.word	0x0001d158
    4ecc:	20000b40 	.word	0x20000b40
    4ed0:	0000cfbd 	.word	0x0000cfbd
    4ed4:	00004949 	.word	0x00004949
    4ed8:	00014fe9 	.word	0x00014fe9
    4edc:	0001d174 	.word	0x0001d174
    4ee0:	20000060 	.word	0x20000060
    4ee4:	00004209 	.word	0x00004209
    4ee8:	000186a0 	.word	0x000186a0
    4eec:	0000bcad 	.word	0x0000bcad

00004ef0 <main>:
 * \mainpage
 * \section preface Preface
 * This is the reference manual for the LORAWAN Demo Application of EU Band
 */
int main(void)
{
    4ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4ef2:	b085      	sub	sp, #20
    /* System Initialization */
    system_init();
    4ef4:	4b3b      	ldr	r3, [pc, #236]	; (4fe4 <main+0xf4>)
    4ef6:	4798      	blx	r3
    /* Initialize the delay driver */
    delay_init();
    4ef8:	4b3b      	ldr	r3, [pc, #236]	; (4fe8 <main+0xf8>)
    4efa:	4798      	blx	r3
    /* Initialize the board target resources */
    board_init();
    4efc:	4b3b      	ldr	r3, [pc, #236]	; (4fec <main+0xfc>)
    4efe:	4798      	blx	r3

    INTERRUPT_GlobalInterruptEnable();
    4f00:	2201      	movs	r2, #1
    4f02:	4b3b      	ldr	r3, [pc, #236]	; (4ff0 <main+0x100>)
    4f04:	701a      	strb	r2, [r3, #0]
    4f06:	f3bf 8f5f 	dmb	sy
    4f0a:	b662      	cpsie	i

/* Initializes all the hardware and software modules used for Stack operation */
static void driver_init(void)
{
    /* Initialize the Radio Hardware */
    HAL_RadioInit();
    4f0c:	4b39      	ldr	r3, [pc, #228]	; (4ff4 <main+0x104>)
    4f0e:	4798      	blx	r3
    /* Initialize the AES Hardware Engine */
    AESInit();
    4f10:	4b39      	ldr	r3, [pc, #228]	; (4ff8 <main+0x108>)
    4f12:	4798      	blx	r3
    /* Initialize the Software Timer Module */
    SystemTimerInit();
    4f14:	4b39      	ldr	r3, [pc, #228]	; (4ffc <main+0x10c>)
    4f16:	4798      	blx	r3
#ifdef CONF_PMM_ENABLE
    /* Initialize the Sleep Timer Module */
    SleepTimerInit();
    4f18:	4b39      	ldr	r3, [pc, #228]	; (5000 <main+0x110>)
    4f1a:	4798      	blx	r3
#endif
#if (ENABLE_PDS == 1)
    /* PDS Module Init */
    PDS_Init();
    4f1c:	4b39      	ldr	r3, [pc, #228]	; (5004 <main+0x114>)
    4f1e:	4798      	blx	r3
    sio2host_init();
    4f20:	4b39      	ldr	r3, [pc, #228]	; (5008 <main+0x118>)
    4f22:	4798      	blx	r3
 *
 * \return An enum value indicating the cause of the last system reset.
 */
static inline enum system_reset_cause system_get_reset_cause(void)
{
	return (enum system_reset_cause)RSTC->RCAUSE.reg;
    4f24:	4b39      	ldr	r3, [pc, #228]	; (500c <main+0x11c>)
    4f26:	781c      	ldrb	r4, [r3, #0]
    4f28:	b2e4      	uxtb	r4, r4
    printf("Last reset cause: ");
    4f2a:	4839      	ldr	r0, [pc, #228]	; (5010 <main+0x120>)
    4f2c:	4b39      	ldr	r3, [pc, #228]	; (5014 <main+0x124>)
    4f2e:	4798      	blx	r3
    if(rcause & (1 << 6)) {
    4f30:	0663      	lsls	r3, r4, #25
    4f32:	d502      	bpl.n	4f3a <main+0x4a>
        printf("System Reset Request\r\n");
    4f34:	4838      	ldr	r0, [pc, #224]	; (5018 <main+0x128>)
    4f36:	4b39      	ldr	r3, [pc, #228]	; (501c <main+0x12c>)
    4f38:	4798      	blx	r3
    if(rcause & (1 << 5)) {
    4f3a:	06a3      	lsls	r3, r4, #26
    4f3c:	d502      	bpl.n	4f44 <main+0x54>
        printf("Watchdog Reset\r\n");
    4f3e:	4838      	ldr	r0, [pc, #224]	; (5020 <main+0x130>)
    4f40:	4b36      	ldr	r3, [pc, #216]	; (501c <main+0x12c>)
    4f42:	4798      	blx	r3
    if(rcause & (1 << 4)) {
    4f44:	06e3      	lsls	r3, r4, #27
    4f46:	d502      	bpl.n	4f4e <main+0x5e>
        printf("External Reset\r\n");
    4f48:	4836      	ldr	r0, [pc, #216]	; (5024 <main+0x134>)
    4f4a:	4b34      	ldr	r3, [pc, #208]	; (501c <main+0x12c>)
    4f4c:	4798      	blx	r3
    if(rcause & (1 << 2)) {
    4f4e:	0763      	lsls	r3, r4, #29
    4f50:	d502      	bpl.n	4f58 <main+0x68>
        printf("Brown Out 33 Detector Reset\r\n");
    4f52:	4835      	ldr	r0, [pc, #212]	; (5028 <main+0x138>)
    4f54:	4b31      	ldr	r3, [pc, #196]	; (501c <main+0x12c>)
    4f56:	4798      	blx	r3
    if(rcause & (1 << 1)) {
    4f58:	07a3      	lsls	r3, r4, #30
    4f5a:	d502      	bpl.n	4f62 <main+0x72>
        printf("Brown Out 12 Detector Reset\r\n");
    4f5c:	4833      	ldr	r0, [pc, #204]	; (502c <main+0x13c>)
    4f5e:	4b2f      	ldr	r3, [pc, #188]	; (501c <main+0x12c>)
    4f60:	4798      	blx	r3
    if(rcause & (1 << 0)) {
    4f62:	07e3      	lsls	r3, r4, #31
    4f64:	d502      	bpl.n	4f6c <main+0x7c>
        printf("Power-On Reset\r\n");
    4f66:	4832      	ldr	r0, [pc, #200]	; (5030 <main+0x140>)
    4f68:	4b2c      	ldr	r3, [pc, #176]	; (501c <main+0x12c>)
    4f6a:	4798      	blx	r3
    Stack_Init();
    4f6c:	4b31      	ldr	r3, [pc, #196]	; (5034 <main+0x144>)
    4f6e:	4798      	blx	r3
    SwTimerCreate(&demoTimerId);
    4f70:	4831      	ldr	r0, [pc, #196]	; (5038 <main+0x148>)
    4f72:	4c32      	ldr	r4, [pc, #200]	; (503c <main+0x14c>)
    4f74:	47a0      	blx	r4
    SwTimerCreate(&lTimerId);
    4f76:	4832      	ldr	r0, [pc, #200]	; (5040 <main+0x150>)
    4f78:	47a0      	blx	r4
    mote_demo_init();
    4f7a:	4b32      	ldr	r3, [pc, #200]	; (5044 <main+0x154>)
    4f7c:	4798      	blx	r3
				at30tse_init();
    4f7e:	4b32      	ldr	r3, [pc, #200]	; (5048 <main+0x158>)
    4f80:	4798      	blx	r3
        SYSTEM_RunTasks();
    4f82:	4d32      	ldr	r5, [pc, #200]	; (504c <main+0x15c>)
						if (false == certAppEnabled )
    4f84:	4c32      	ldr	r4, [pc, #200]	; (5050 <main+0x160>)
								sleepReq.pmmWakeupCallback = appWakeup;
    4f86:	4e33      	ldr	r6, [pc, #204]	; (5054 <main+0x164>)
        SYSTEM_RunTasks();
    4f88:	47a8      	blx	r5
						if (false == certAppEnabled )
    4f8a:	7823      	ldrb	r3, [r4, #0]
    4f8c:	2b00      	cmp	r3, #0
    4f8e:	d1fb      	bne.n	4f88 <main+0x98>
								sleepReq.sleepTimeMs = DEMO_CONF_DEFAULT_APP_SLEEP_TIME_MS;
    4f90:	ab01      	add	r3, sp, #4
    4f92:	4a31      	ldr	r2, [pc, #196]	; (5058 <main+0x168>)
    4f94:	9201      	str	r2, [sp, #4]
								sleepReq.pmmWakeupCallback = appWakeup;
    4f96:	9603      	str	r6, [sp, #12]
								sleepReq.sleep_mode = CONF_PMM_SLEEPMODE_WHEN_IDLE;
    4f98:	2201      	movs	r2, #1
    4f9a:	711a      	strb	r2, [r3, #4]
									deviceResetsForWakeup = false;
    4f9c:	2200      	movs	r2, #0
    4f9e:	4b2f      	ldr	r3, [pc, #188]	; (505c <main+0x16c>)
    4fa0:	701a      	strb	r2, [r3, #0]
								if (true == LORAWAN_ReadyToSleep(deviceResetsForWakeup))
    4fa2:	2000      	movs	r0, #0
    4fa4:	4b2e      	ldr	r3, [pc, #184]	; (5060 <main+0x170>)
    4fa6:	4798      	blx	r3
    4fa8:	2800      	cmp	r0, #0
    4faa:	d0ed      	beq.n	4f88 <main+0x98>
	config->direction  = PORT_PIN_DIR_INPUT;
    4fac:	2300      	movs	r3, #0
    4fae:	466a      	mov	r2, sp
    4fb0:	7013      	strb	r3, [r2, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    4fb2:	3301      	adds	r3, #1
    4fb4:	7053      	strb	r3, [r2, #1]
static void app_resources_uninit(void)
{
    /* Disable USART TX and RX Pins */
    struct port_config pin_conf;
    port_get_config_defaults(&pin_conf);
    pin_conf.powersave  = true;
    4fb6:	7093      	strb	r3, [r2, #2]
    port_pin_set_config(HOST_SERCOM_PAD0_PIN, &pin_conf);
    4fb8:	4669      	mov	r1, sp
    4fba:	2004      	movs	r0, #4
    4fbc:	4f29      	ldr	r7, [pc, #164]	; (5064 <main+0x174>)
    4fbe:	47b8      	blx	r7
    port_pin_set_config(HOST_SERCOM_PAD1_PIN, &pin_conf);
    4fc0:	4669      	mov	r1, sp
    4fc2:	2005      	movs	r0, #5
    4fc4:	47b8      	blx	r7
    /* Disable UART module */
    sio2host_deinit();
    4fc6:	4b28      	ldr	r3, [pc, #160]	; (5068 <main+0x178>)
    4fc8:	4798      	blx	r3
    /* Disable Transceiver SPI Module */
    HAL_RadioDeInit();
    4fca:	4b28      	ldr	r3, [pc, #160]	; (506c <main+0x17c>)
    4fcc:	4798      	blx	r3
									if (PMM_SLEEP_REQ_DENIED == PMM_Sleep(&sleepReq))
    4fce:	a801      	add	r0, sp, #4
    4fd0:	4b27      	ldr	r3, [pc, #156]	; (5070 <main+0x180>)
    4fd2:	4798      	blx	r3
    4fd4:	2800      	cmp	r0, #0
    4fd6:	d1d7      	bne.n	4f88 <main+0x98>
										HAL_Radio_resources_init();
    4fd8:	4b26      	ldr	r3, [pc, #152]	; (5074 <main+0x184>)
    4fda:	4798      	blx	r3
										sio2host_init();
    4fdc:	4b0a      	ldr	r3, [pc, #40]	; (5008 <main+0x118>)
    4fde:	4798      	blx	r3
    4fe0:	e7d2      	b.n	4f88 <main+0x98>
    4fe2:	46c0      	nop			; (mov r8, r8)
    4fe4:	0000342d 	.word	0x0000342d
    4fe8:	00000115 	.word	0x00000115
    4fec:	0000021d 	.word	0x0000021d
    4ff0:	20000008 	.word	0x20000008
    4ff4:	00005185 	.word	0x00005185
    4ff8:	0000acbd 	.word	0x0000acbd
    4ffc:	0000bc11 	.word	0x0000bc11
    5000:	00005561 	.word	0x00005561
    5004:	0000acf5 	.word	0x0000acf5
    5008:	00003b45 	.word	0x00003b45
    500c:	40000800 	.word	0x40000800
    5010:	0001d38c 	.word	0x0001d38c
    5014:	00015d95 	.word	0x00015d95
    5018:	0001d3a0 	.word	0x0001d3a0
    501c:	00015e59 	.word	0x00015e59
    5020:	0001d3b8 	.word	0x0001d3b8
    5024:	0001d3c8 	.word	0x0001d3c8
    5028:	0001d3d8 	.word	0x0001d3d8
    502c:	0001d3f8 	.word	0x0001d3f8
    5030:	0001d418 	.word	0x0001d418
    5034:	0000c25d 	.word	0x0000c25d
    5038:	2000005f 	.word	0x2000005f
    503c:	0000bc79 	.word	0x0000bc79
    5040:	20000060 	.word	0x20000060
    5044:	000043b9 	.word	0x000043b9
    5048:	00000289 	.word	0x00000289
    504c:	0000c26d 	.word	0x0000c26d
    5050:	20000b34 	.word	0x20000b34
    5054:	000044e9 	.word	0x000044e9
    5058:	00001388 	.word	0x00001388
    505c:	20000b75 	.word	0x20000b75
    5060:	00010491 	.word	0x00010491
    5064:	0000108d 	.word	0x0000108d
    5068:	00003c91 	.word	0x00003c91
    506c:	00005361 	.word	0x00005361
    5070:	000056c5 	.word	0x000056c5
    5074:	0000533d 	.word	0x0000533d

00005078 <HAL_SPISend>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    5078:	4b13      	ldr	r3, [pc, #76]	; (50c8 <HAL_SPISend+0x50>)
    507a:	681b      	ldr	r3, [r3, #0]
static uint8_t HAL_SPISend(uint8_t data)
{
	uint16_t read_val = 0;
	
	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master));
    507c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    507e:	7e1a      	ldrb	r2, [r3, #24]
    5080:	420a      	tst	r2, r1
    5082:	d0fc      	beq.n	507e <HAL_SPISend+0x6>
    5084:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5086:	07d2      	lsls	r2, r2, #31
    5088:	d500      	bpl.n	508c <HAL_SPISend+0x14>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    508a:	6298      	str	r0, [r3, #40]	; 0x28
	spi_write(&master, data);
	while (!spi_is_write_complete(&master));
    508c:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    508e:	7e1a      	ldrb	r2, [r3, #24]
    5090:	420a      	tst	r2, r1
    5092:	d0fc      	beq.n	508e <HAL_SPISend+0x16>
	
	while (!spi_is_ready_to_read(&master));
    5094:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5096:	7e1a      	ldrb	r2, [r3, #24]
    5098:	420a      	tst	r2, r1
    509a:	d0fc      	beq.n	5096 <HAL_SPISend+0x1e>
    509c:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t read_val = 0;
    509e:	2000      	movs	r0, #0
	if (!spi_is_ready_to_read(module)) {
    50a0:	0752      	lsls	r2, r2, #29
    50a2:	d50a      	bpl.n	50ba <HAL_SPISend+0x42>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    50a4:	8b5a      	ldrh	r2, [r3, #26]
    50a6:	0752      	lsls	r2, r2, #29
    50a8:	d501      	bpl.n	50ae <HAL_SPISend+0x36>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    50aa:	2204      	movs	r2, #4
    50ac:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    50ae:	4a06      	ldr	r2, [pc, #24]	; (50c8 <HAL_SPISend+0x50>)
    50b0:	7992      	ldrb	r2, [r2, #6]
    50b2:	2a01      	cmp	r2, #1
    50b4:	d003      	beq.n	50be <HAL_SPISend+0x46>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    50b6:	6a98      	ldr	r0, [r3, #40]	; 0x28
    50b8:	b2c0      	uxtb	r0, r0
	spi_read(&master, &read_val);
	
	return ((uint8_t)read_val);
    50ba:	b2c0      	uxtb	r0, r0
}
    50bc:	4770      	bx	lr
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    50be:	6a98      	ldr	r0, [r3, #40]	; 0x28
    50c0:	05c0      	lsls	r0, r0, #23
    50c2:	0dc0      	lsrs	r0, r0, #23
    50c4:	e7f9      	b.n	50ba <HAL_SPISend+0x42>
    50c6:	46c0      	nop			; (mov r8, r8)
    50c8:	20000b84 	.word	0x20000b84

000050cc <HAL_ResetPinMakeOutput>:
{
    50cc:	b500      	push	{lr}
    50ce:	b083      	sub	sp, #12
    50d0:	a901      	add	r1, sp, #4
    50d2:	2301      	movs	r3, #1
    50d4:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    50d6:	2200      	movs	r2, #0
    50d8:	708a      	strb	r2, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    50da:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(SX_RF_RESET_PIN,&pin_conf);
    50dc:	202f      	movs	r0, #47	; 0x2f
    50de:	4b02      	ldr	r3, [pc, #8]	; (50e8 <HAL_ResetPinMakeOutput+0x1c>)
    50e0:	4798      	blx	r3
}
    50e2:	b003      	add	sp, #12
    50e4:	bd00      	pop	{pc}
    50e6:	46c0      	nop			; (mov r8, r8)
    50e8:	0000108d 	.word	0x0000108d

000050ec <HAL_RadioDIO2Callback>:
{
    50ec:	b510      	push	{r4, lr}
  if (interruptHandlerDio2)
    50ee:	4b05      	ldr	r3, [pc, #20]	; (5104 <HAL_RadioDIO2Callback+0x18>)
    50f0:	681b      	ldr	r3, [r3, #0]
    50f2:	2b00      	cmp	r3, #0
    50f4:	d004      	beq.n	5100 <HAL_RadioDIO2Callback+0x14>
	PMM_Wakeup();
    50f6:	4b04      	ldr	r3, [pc, #16]	; (5108 <HAL_RadioDIO2Callback+0x1c>)
    50f8:	4798      	blx	r3
    interruptHandlerDio2();
    50fa:	4b02      	ldr	r3, [pc, #8]	; (5104 <HAL_RadioDIO2Callback+0x18>)
    50fc:	681b      	ldr	r3, [r3, #0]
    50fe:	4798      	blx	r3
}
    5100:	bd10      	pop	{r4, pc}
    5102:	46c0      	nop			; (mov r8, r8)
    5104:	20000b80 	.word	0x20000b80
    5108:	00005641 	.word	0x00005641

0000510c <HAL_RadioDIO1Callback>:
{
    510c:	b510      	push	{r4, lr}
  if (interruptHandlerDio1)
    510e:	4b05      	ldr	r3, [pc, #20]	; (5124 <HAL_RadioDIO1Callback+0x18>)
    5110:	681b      	ldr	r3, [r3, #0]
    5112:	2b00      	cmp	r3, #0
    5114:	d004      	beq.n	5120 <HAL_RadioDIO1Callback+0x14>
	PMM_Wakeup();
    5116:	4b04      	ldr	r3, [pc, #16]	; (5128 <HAL_RadioDIO1Callback+0x1c>)
    5118:	4798      	blx	r3
    interruptHandlerDio1();
    511a:	4b02      	ldr	r3, [pc, #8]	; (5124 <HAL_RadioDIO1Callback+0x18>)
    511c:	681b      	ldr	r3, [r3, #0]
    511e:	4798      	blx	r3
}
    5120:	bd10      	pop	{r4, pc}
    5122:	46c0      	nop			; (mov r8, r8)
    5124:	20000b7c 	.word	0x20000b7c
    5128:	00005641 	.word	0x00005641

0000512c <HAL_RadioDIO0Callback>:
{
    512c:	b510      	push	{r4, lr}
  if (interruptHandlerDio0)
    512e:	4b05      	ldr	r3, [pc, #20]	; (5144 <HAL_RadioDIO0Callback+0x18>)
    5130:	681b      	ldr	r3, [r3, #0]
    5132:	2b00      	cmp	r3, #0
    5134:	d004      	beq.n	5140 <HAL_RadioDIO0Callback+0x14>
	PMM_Wakeup();
    5136:	4b04      	ldr	r3, [pc, #16]	; (5148 <HAL_RadioDIO0Callback+0x1c>)
    5138:	4798      	blx	r3
    interruptHandlerDio0();
    513a:	4b02      	ldr	r3, [pc, #8]	; (5144 <HAL_RadioDIO0Callback+0x18>)
    513c:	681b      	ldr	r3, [r3, #0]
    513e:	4798      	blx	r3
}
    5140:	bd10      	pop	{r4, pc}
    5142:	46c0      	nop			; (mov r8, r8)
    5144:	20000b78 	.word	0x20000b78
    5148:	00005641 	.word	0x00005641

0000514c <HAL_SPICSAssert>:
{
    514c:	b510      	push	{r4, lr}
	spi_select_slave(&master, &slave, true);
    514e:	2201      	movs	r2, #1
    5150:	4902      	ldr	r1, [pc, #8]	; (515c <HAL_SPICSAssert+0x10>)
    5152:	4803      	ldr	r0, [pc, #12]	; (5160 <HAL_SPICSAssert+0x14>)
    5154:	4b03      	ldr	r3, [pc, #12]	; (5164 <HAL_SPICSAssert+0x18>)
    5156:	4798      	blx	r3
}
    5158:	bd10      	pop	{r4, pc}
    515a:	46c0      	nop			; (mov r8, r8)
    515c:	200018ec 	.word	0x200018ec
    5160:	20000b84 	.word	0x20000b84
    5164:	0000248d 	.word	0x0000248d

00005168 <HAL_SPICSDeassert>:
{
    5168:	b510      	push	{r4, lr}
	spi_select_slave(&master, &slave, false);
    516a:	2200      	movs	r2, #0
    516c:	4902      	ldr	r1, [pc, #8]	; (5178 <HAL_SPICSDeassert+0x10>)
    516e:	4803      	ldr	r0, [pc, #12]	; (517c <HAL_SPICSDeassert+0x14>)
    5170:	4b03      	ldr	r3, [pc, #12]	; (5180 <HAL_SPICSDeassert+0x18>)
    5172:	4798      	blx	r3
}
    5174:	bd10      	pop	{r4, pc}
    5176:	46c0      	nop			; (mov r8, r8)
    5178:	200018ec 	.word	0x200018ec
    517c:	20000b84 	.word	0x20000b84
    5180:	0000248d 	.word	0x0000248d

00005184 <HAL_RadioInit>:
{
    5184:	b5f0      	push	{r4, r5, r6, r7, lr}
    5186:	46d6      	mov	lr, sl
    5188:	464f      	mov	r7, r9
    518a:	4646      	mov	r6, r8
    518c:	b5c0      	push	{r6, r7, lr}
    518e:	b090      	sub	sp, #64	; 0x40
	config->input_pull = PORT_PIN_PULL_UP;
    5190:	ac01      	add	r4, sp, #4
    5192:	2601      	movs	r6, #1
    5194:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    5196:	2500      	movs	r5, #0
    5198:	70a5      	strb	r5, [r4, #2]
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    519a:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(SX_RF_SPI_SCK, &pin_conf);
    519c:	0021      	movs	r1, r4
    519e:	2052      	movs	r0, #82	; 0x52
    51a0:	4f52      	ldr	r7, [pc, #328]	; (52ec <HAL_RadioInit+0x168>)
    51a2:	47b8      	blx	r7
	port_pin_set_config(SX_RF_SPI_MOSI, &pin_conf);
    51a4:	0021      	movs	r1, r4
    51a6:	203e      	movs	r0, #62	; 0x3e
    51a8:	47b8      	blx	r7
	port_pin_set_config(SX_RF_SPI_CS, &pin_conf);
    51aa:	0021      	movs	r1, r4
    51ac:	203f      	movs	r0, #63	; 0x3f
    51ae:	47b8      	blx	r7
	port_pin_set_config(SX_RF_RESET_PIN, &pin_conf);
    51b0:	0021      	movs	r1, r4
    51b2:	202f      	movs	r0, #47	; 0x2f
    51b4:	47b8      	blx	r7
		port_base->OUTSET.reg = pin_mask;
    51b6:	2280      	movs	r2, #128	; 0x80
    51b8:	02d2      	lsls	r2, r2, #11
    51ba:	4b4d      	ldr	r3, [pc, #308]	; (52f0 <HAL_RadioInit+0x16c>)
    51bc:	619a      	str	r2, [r3, #24]
    51be:	4b4d      	ldr	r3, [pc, #308]	; (52f4 <HAL_RadioInit+0x170>)
    51c0:	2280      	movs	r2, #128	; 0x80
    51c2:	05d2      	lsls	r2, r2, #23
    51c4:	619a      	str	r2, [r3, #24]
    51c6:	2280      	movs	r2, #128	; 0x80
    51c8:	0612      	lsls	r2, r2, #24
    51ca:	619a      	str	r2, [r3, #24]
    51cc:	2280      	movs	r2, #128	; 0x80
    51ce:	0212      	lsls	r2, r2, #8
    51d0:	619a      	str	r2, [r3, #24]
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    51d2:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(SX_RF_SPI_MISO, &pin_conf);
    51d4:	0021      	movs	r1, r4
    51d6:	2053      	movs	r0, #83	; 0x53
    51d8:	47b8      	blx	r7
	extint_chan_get_config_defaults(&config_extint_chan);
    51da:	ac02      	add	r4, sp, #8
    51dc:	0020      	movs	r0, r4
    51de:	4b46      	ldr	r3, [pc, #280]	; (52f8 <HAL_RadioInit+0x174>)
    51e0:	4798      	blx	r3
	config_extint_chan.gpio_pin           = DIO0_EIC_PIN;
    51e2:	2330      	movs	r3, #48	; 0x30
    51e4:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO0_EIC_MUX;
    51e6:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    51e8:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    51ea:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO0_EIC_LINE, &config_extint_chan);
    51ec:	0021      	movs	r1, r4
    51ee:	2000      	movs	r0, #0
    51f0:	4b42      	ldr	r3, [pc, #264]	; (52fc <HAL_RadioInit+0x178>)
    51f2:	469a      	mov	sl, r3
    51f4:	4798      	blx	r3
	extint_register_callback(HAL_RadioDIO0Callback,DIO0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    51f6:	2200      	movs	r2, #0
    51f8:	2100      	movs	r1, #0
    51fa:	4841      	ldr	r0, [pc, #260]	; (5300 <HAL_RadioInit+0x17c>)
    51fc:	4b41      	ldr	r3, [pc, #260]	; (5304 <HAL_RadioInit+0x180>)
    51fe:	4699      	mov	r9, r3
    5200:	4798      	blx	r3
	extint_chan_enable_callback(DIO0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    5202:	2100      	movs	r1, #0
    5204:	2000      	movs	r0, #0
    5206:	4b40      	ldr	r3, [pc, #256]	; (5308 <HAL_RadioInit+0x184>)
    5208:	4698      	mov	r8, r3
    520a:	4798      	blx	r3
	config_extint_chan.gpio_pin           = DIO1_EIC_PIN;
    520c:	230b      	movs	r3, #11
    520e:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO1_EIC_MUX;
    5210:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    5212:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    5214:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO1_EIC_LINE, &config_extint_chan);
    5216:	0021      	movs	r1, r4
    5218:	200b      	movs	r0, #11
    521a:	47d0      	blx	sl
	extint_register_callback(HAL_RadioDIO1Callback,DIO1_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    521c:	2200      	movs	r2, #0
    521e:	210b      	movs	r1, #11
    5220:	483a      	ldr	r0, [pc, #232]	; (530c <HAL_RadioInit+0x188>)
    5222:	47c8      	blx	r9
	extint_chan_enable_callback(DIO1_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    5224:	2100      	movs	r1, #0
    5226:	200b      	movs	r0, #11
    5228:	47c0      	blx	r8
	config_extint_chan.gpio_pin           = DIO2_EIC_PIN;
    522a:	230c      	movs	r3, #12
    522c:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO2_EIC_MUX;
    522e:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    5230:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    5232:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO2_EIC_LINE, &config_extint_chan);
    5234:	0021      	movs	r1, r4
    5236:	200c      	movs	r0, #12
    5238:	47d0      	blx	sl
	extint_register_callback(HAL_RadioDIO2Callback,DIO2_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    523a:	2200      	movs	r2, #0
    523c:	210c      	movs	r1, #12
    523e:	4834      	ldr	r0, [pc, #208]	; (5310 <HAL_RadioInit+0x18c>)
    5240:	47c8      	blx	r9
	extint_chan_enable_callback(DIO2_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    5242:	2100      	movs	r1, #0
    5244:	200c      	movs	r0, #12
    5246:	47c0      	blx	r8
	slave->ss_pin          = config->ss_pin;
    5248:	4b32      	ldr	r3, [pc, #200]	; (5314 <HAL_RadioInit+0x190>)
    524a:	4698      	mov	r8, r3
    524c:	233f      	movs	r3, #63	; 0x3f
    524e:	4642      	mov	r2, r8
    5250:	7013      	strb	r3, [r2, #0]
	slave->address_enabled = config->address_enabled;
    5252:	7055      	strb	r5, [r2, #1]
	slave->address         = config->address;
    5254:	7095      	strb	r5, [r2, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    5256:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    5258:	70a5      	strb	r5, [r4, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    525a:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    525c:	0021      	movs	r1, r4
    525e:	203f      	movs	r0, #63	; 0x3f
    5260:	47b8      	blx	r7
	port_pin_set_output_level(slave->ss_pin, true);
    5262:	4643      	mov	r3, r8
    5264:	781a      	ldrb	r2, [r3, #0]
	if (port_index < PORT_INST_NUM) {
    5266:	09d1      	lsrs	r1, r2, #7
		return NULL;
    5268:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    526a:	2900      	cmp	r1, #0
    526c:	d104      	bne.n	5278 <HAL_RadioInit+0xf4>
		return &(ports[port_index]->Group[group_index]);
    526e:	0953      	lsrs	r3, r2, #5
    5270:	01db      	lsls	r3, r3, #7
    5272:	4929      	ldr	r1, [pc, #164]	; (5318 <HAL_RadioInit+0x194>)
    5274:	468c      	mov	ip, r1
    5276:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    5278:	211f      	movs	r1, #31
    527a:	4011      	ands	r1, r2
    527c:	2201      	movs	r2, #1
    527e:	0010      	movs	r0, r2
    5280:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    5282:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    5284:	ac02      	add	r4, sp, #8
    5286:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    5288:	2300      	movs	r3, #0
    528a:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    528c:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    528e:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    5290:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    5292:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    5294:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    5296:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    5298:	3223      	adds	r2, #35	; 0x23
    529a:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    529c:	3a18      	subs	r2, #24
    529e:	2100      	movs	r1, #0
    52a0:	a808      	add	r0, sp, #32
    52a2:	4b1e      	ldr	r3, [pc, #120]	; (531c <HAL_RadioInit+0x198>)
    52a4:	4798      	blx	r3
	config_spi_master.mode_specific.master.baudrate = SX_RF_SPI_BAUDRATE;
    52a6:	4b1e      	ldr	r3, [pc, #120]	; (5320 <HAL_RadioInit+0x19c>)
    52a8:	61a3      	str	r3, [r4, #24]
	config_spi_master.mux_setting = SX_RF_SPI_SERCOM_MUX_SETTING;
    52aa:	2380      	movs	r3, #128	; 0x80
    52ac:	025b      	lsls	r3, r3, #9
    52ae:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = SX_RF_SPI_SERCOM_PINMUX_PAD0;
    52b0:	4b1c      	ldr	r3, [pc, #112]	; (5324 <HAL_RadioInit+0x1a0>)
    52b2:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = PINMUX_UNUSED;
    52b4:	2301      	movs	r3, #1
    52b6:	425b      	negs	r3, r3
    52b8:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = SX_RF_SPI_SERCOM_PINMUX_PAD2;
    52ba:	4b1b      	ldr	r3, [pc, #108]	; (5328 <HAL_RadioInit+0x1a4>)
    52bc:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = SX_RF_SPI_SERCOM_PINMUX_PAD3;
    52be:	4b1b      	ldr	r3, [pc, #108]	; (532c <HAL_RadioInit+0x1a8>)
    52c0:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, SX_RF_SPI, &config_spi_master);	
    52c2:	4d1b      	ldr	r5, [pc, #108]	; (5330 <HAL_RadioInit+0x1ac>)
    52c4:	0022      	movs	r2, r4
    52c6:	491b      	ldr	r1, [pc, #108]	; (5334 <HAL_RadioInit+0x1b0>)
    52c8:	0028      	movs	r0, r5
    52ca:	4b1b      	ldr	r3, [pc, #108]	; (5338 <HAL_RadioInit+0x1b4>)
    52cc:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    52ce:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    52d0:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    52d2:	2b00      	cmp	r3, #0
    52d4:	d1fc      	bne.n	52d0 <HAL_RadioInit+0x14c>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    52d6:	6813      	ldr	r3, [r2, #0]
    52d8:	2102      	movs	r1, #2
    52da:	430b      	orrs	r3, r1
    52dc:	6013      	str	r3, [r2, #0]
}
    52de:	b010      	add	sp, #64	; 0x40
    52e0:	bc1c      	pop	{r2, r3, r4}
    52e2:	4690      	mov	r8, r2
    52e4:	4699      	mov	r9, r3
    52e6:	46a2      	mov	sl, r4
    52e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    52ea:	46c0      	nop			; (mov r8, r8)
    52ec:	0000108d 	.word	0x0000108d
    52f0:	40002900 	.word	0x40002900
    52f4:	40002880 	.word	0x40002880
    52f8:	00000c71 	.word	0x00000c71
    52fc:	00000c85 	.word	0x00000c85
    5300:	0000512d 	.word	0x0000512d
    5304:	00000b31 	.word	0x00000b31
    5308:	00000b5d 	.word	0x00000b5d
    530c:	0000510d 	.word	0x0000510d
    5310:	000050ed 	.word	0x000050ed
    5314:	200018ec 	.word	0x200018ec
    5318:	40002800 	.word	0x40002800
    531c:	00015d01 	.word	0x00015d01
    5320:	001e8480 	.word	0x001e8480
    5324:	00530005 	.word	0x00530005
    5328:	003e0005 	.word	0x003e0005
    532c:	00520005 	.word	0x00520005
    5330:	20000b84 	.word	0x20000b84
    5334:	42001000 	.word	0x42001000
    5338:	000021b1 	.word	0x000021b1

0000533c <HAL_Radio_resources_init>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    533c:	4b07      	ldr	r3, [pc, #28]	; (535c <HAL_Radio_resources_init+0x20>)
    533e:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    5340:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    5342:	2b00      	cmp	r3, #0
    5344:	d1fc      	bne.n	5340 <HAL_Radio_resources_init+0x4>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    5346:	6813      	ldr	r3, [r2, #0]
    5348:	2102      	movs	r1, #2
    534a:	430b      	orrs	r3, r1
    534c:	6013      	str	r3, [r2, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    534e:	4b03      	ldr	r3, [pc, #12]	; (535c <HAL_Radio_resources_init+0x20>)
    5350:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    5352:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(&master)) {
    5354:	2b00      	cmp	r3, #0
    5356:	d1fc      	bne.n	5352 <HAL_Radio_resources_init+0x16>
}
    5358:	4770      	bx	lr
    535a:	46c0      	nop			; (mov r8, r8)
    535c:	20000b84 	.word	0x20000b84

00005360 <HAL_RadioDeInit>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    5360:	4b06      	ldr	r3, [pc, #24]	; (537c <HAL_RadioDeInit+0x1c>)
    5362:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    5364:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    5366:	2b00      	cmp	r3, #0
    5368:	d1fc      	bne.n	5364 <HAL_RadioDeInit+0x4>
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
    536a:	338f      	adds	r3, #143	; 0x8f
    536c:	7513      	strb	r3, [r2, #20]
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
    536e:	7613      	strb	r3, [r2, #24]
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    5370:	6813      	ldr	r3, [r2, #0]
    5372:	2102      	movs	r1, #2
    5374:	438b      	bics	r3, r1
    5376:	6013      	str	r3, [r2, #0]
}
    5378:	4770      	bx	lr
    537a:	46c0      	nop			; (mov r8, r8)
    537c:	20000b84 	.word	0x20000b84

00005380 <RADIO_Reset>:
{
    5380:	b570      	push	{r4, r5, r6, lr}
    5382:	b082      	sub	sp, #8
	HAL_ResetPinMakeOutput();
    5384:	4c0a      	ldr	r4, [pc, #40]	; (53b0 <RADIO_Reset+0x30>)
    5386:	47a0      	blx	r4
		port_base->OUTCLR.reg = pin_mask;
    5388:	4d0a      	ldr	r5, [pc, #40]	; (53b4 <RADIO_Reset+0x34>)
    538a:	2680      	movs	r6, #128	; 0x80
    538c:	0236      	lsls	r6, r6, #8
    538e:	616e      	str	r6, [r5, #20]
	SystemBlockingWaitMs(1);
    5390:	2001      	movs	r0, #1
    5392:	4b09      	ldr	r3, [pc, #36]	; (53b8 <RADIO_Reset+0x38>)
    5394:	4798      	blx	r3
	config->direction  = PORT_PIN_DIR_INPUT;
    5396:	a901      	add	r1, sp, #4
    5398:	2300      	movs	r3, #0
    539a:	700b      	strb	r3, [r1, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    539c:	2201      	movs	r2, #1
    539e:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    53a0:	708b      	strb	r3, [r1, #2]
	port_pin_set_config(SX_RF_RESET_PIN,&pin_conf);
    53a2:	202f      	movs	r0, #47	; 0x2f
    53a4:	4b05      	ldr	r3, [pc, #20]	; (53bc <RADIO_Reset+0x3c>)
    53a6:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    53a8:	61ae      	str	r6, [r5, #24]
	HAL_ResetPinMakeOutput();
    53aa:	47a0      	blx	r4
}
    53ac:	b002      	add	sp, #8
    53ae:	bd70      	pop	{r4, r5, r6, pc}
    53b0:	000050cd 	.word	0x000050cd
    53b4:	40002880 	.word	0x40002880
    53b8:	0000560d 	.word	0x0000560d
    53bc:	0000108d 	.word	0x0000108d

000053c0 <RADIO_RegisterWrite>:
{
    53c0:	b570      	push	{r4, r5, r6, lr}
    53c2:	0004      	movs	r4, r0
    53c4:	000d      	movs	r5, r1
	HAL_SPICSAssert();
    53c6:	4b05      	ldr	r3, [pc, #20]	; (53dc <RADIO_RegisterWrite+0x1c>)
    53c8:	4798      	blx	r3
	HAL_SPISend(REG_WRITE_CMD | reg);
    53ca:	2080      	movs	r0, #128	; 0x80
    53cc:	4320      	orrs	r0, r4
    53ce:	4c04      	ldr	r4, [pc, #16]	; (53e0 <RADIO_RegisterWrite+0x20>)
    53d0:	47a0      	blx	r4
	HAL_SPISend(value);
    53d2:	0028      	movs	r0, r5
    53d4:	47a0      	blx	r4
	HAL_SPICSDeassert();
    53d6:	4b03      	ldr	r3, [pc, #12]	; (53e4 <RADIO_RegisterWrite+0x24>)
    53d8:	4798      	blx	r3
}
    53da:	bd70      	pop	{r4, r5, r6, pc}
    53dc:	0000514d 	.word	0x0000514d
    53e0:	00005079 	.word	0x00005079
    53e4:	00005169 	.word	0x00005169

000053e8 <RADIO_RegisterRead>:
{
    53e8:	b510      	push	{r4, lr}
    53ea:	0004      	movs	r4, r0
	HAL_SPICSAssert();
    53ec:	4b06      	ldr	r3, [pc, #24]	; (5408 <RADIO_RegisterRead+0x20>)
    53ee:	4798      	blx	r3
	HAL_SPISend(reg);
    53f0:	207f      	movs	r0, #127	; 0x7f
    53f2:	4020      	ands	r0, r4
    53f4:	4c05      	ldr	r4, [pc, #20]	; (540c <RADIO_RegisterRead+0x24>)
    53f6:	47a0      	blx	r4
	readValue = HAL_SPISend(0xFF);
    53f8:	20ff      	movs	r0, #255	; 0xff
    53fa:	47a0      	blx	r4
    53fc:	0004      	movs	r4, r0
	HAL_SPICSDeassert();
    53fe:	4b04      	ldr	r3, [pc, #16]	; (5410 <RADIO_RegisterRead+0x28>)
    5400:	4798      	blx	r3
}
    5402:	0020      	movs	r0, r4
    5404:	bd10      	pop	{r4, pc}
    5406:	46c0      	nop			; (mov r8, r8)
    5408:	0000514d 	.word	0x0000514d
    540c:	00005079 	.word	0x00005079
    5410:	00005169 	.word	0x00005169

00005414 <RADIO_FrameWrite>:
{
    5414:	b570      	push	{r4, r5, r6, lr}
    5416:	0004      	movs	r4, r0
    5418:	000e      	movs	r6, r1
    541a:	0015      	movs	r5, r2
    HAL_SPICSAssert();
    541c:	4b0a      	ldr	r3, [pc, #40]	; (5448 <RADIO_FrameWrite+0x34>)
    541e:	4798      	blx	r3
    HAL_SPISend(REG_WRITE_CMD | offset);
    5420:	2080      	movs	r0, #128	; 0x80
    5422:	4320      	orrs	r0, r4
    5424:	4b09      	ldr	r3, [pc, #36]	; (544c <RADIO_FrameWrite+0x38>)
    5426:	4798      	blx	r3
    for (uint8_t i = 0; i < bufferLen; i++)
    5428:	2d00      	cmp	r5, #0
    542a:	d00a      	beq.n	5442 <RADIO_FrameWrite+0x2e>
    542c:	0034      	movs	r4, r6
    542e:	3d01      	subs	r5, #1
    5430:	b2ed      	uxtb	r5, r5
    5432:	3501      	adds	r5, #1
    5434:	1975      	adds	r5, r6, r5
	    HAL_SPISend(buffer[i]);
    5436:	4e05      	ldr	r6, [pc, #20]	; (544c <RADIO_FrameWrite+0x38>)
    5438:	7820      	ldrb	r0, [r4, #0]
    543a:	47b0      	blx	r6
    543c:	3401      	adds	r4, #1
    for (uint8_t i = 0; i < bufferLen; i++)
    543e:	42ac      	cmp	r4, r5
    5440:	d1fa      	bne.n	5438 <RADIO_FrameWrite+0x24>
    HAL_SPICSDeassert();
    5442:	4b03      	ldr	r3, [pc, #12]	; (5450 <RADIO_FrameWrite+0x3c>)
    5444:	4798      	blx	r3
}
    5446:	bd70      	pop	{r4, r5, r6, pc}
    5448:	0000514d 	.word	0x0000514d
    544c:	00005079 	.word	0x00005079
    5450:	00005169 	.word	0x00005169

00005454 <RADIO_FrameRead>:
{
    5454:	b570      	push	{r4, r5, r6, lr}
    5456:	0004      	movs	r4, r0
    5458:	000e      	movs	r6, r1
    545a:	0015      	movs	r5, r2
    HAL_SPICSAssert();
    545c:	4b0a      	ldr	r3, [pc, #40]	; (5488 <RADIO_FrameRead+0x34>)
    545e:	4798      	blx	r3
    HAL_SPISend(offset);
    5460:	0020      	movs	r0, r4
    5462:	4b0a      	ldr	r3, [pc, #40]	; (548c <RADIO_FrameRead+0x38>)
    5464:	4798      	blx	r3
    for (uint8_t i = 0; i < bufferLen; i++)
    5466:	2d00      	cmp	r5, #0
    5468:	d00b      	beq.n	5482 <RADIO_FrameRead+0x2e>
    546a:	0034      	movs	r4, r6
    546c:	3d01      	subs	r5, #1
    546e:	b2ed      	uxtb	r5, r5
    5470:	3501      	adds	r5, #1
    5472:	1975      	adds	r5, r6, r5
	    buffer[i] = HAL_SPISend(0xFF);
    5474:	4e05      	ldr	r6, [pc, #20]	; (548c <RADIO_FrameRead+0x38>)
    5476:	20ff      	movs	r0, #255	; 0xff
    5478:	47b0      	blx	r6
    547a:	7020      	strb	r0, [r4, #0]
    547c:	3401      	adds	r4, #1
    for (uint8_t i = 0; i < bufferLen; i++)
    547e:	42ac      	cmp	r4, r5
    5480:	d1f9      	bne.n	5476 <RADIO_FrameRead+0x22>
    HAL_SPICSDeassert();
    5482:	4b03      	ldr	r3, [pc, #12]	; (5490 <RADIO_FrameRead+0x3c>)
    5484:	4798      	blx	r3
}
    5486:	bd70      	pop	{r4, r5, r6, pc}
    5488:	0000514d 	.word	0x0000514d
    548c:	00005079 	.word	0x00005079
    5490:	00005169 	.word	0x00005169

00005494 <HAL_RegisterDioInterruptHandler>:
 * \param[in] dioPin  - DIO pin
 * \param[in] handler - function to be called upon given DIO interrupt
 */
void HAL_RegisterDioInterruptHandler(uint8_t dioPin, DioInterruptHandler_t handler)
{
  switch (dioPin)
    5494:	2802      	cmp	r0, #2
    5496:	d007      	beq.n	54a8 <HAL_RegisterDioInterruptHandler+0x14>
    5498:	2804      	cmp	r0, #4
    549a:	d008      	beq.n	54ae <HAL_RegisterDioInterruptHandler+0x1a>
    549c:	2801      	cmp	r0, #1
    549e:	d000      	beq.n	54a2 <HAL_RegisterDioInterruptHandler+0xe>
#endif

    default:
      break;
  }
}
    54a0:	4770      	bx	lr
      interruptHandlerDio0 = handler;
    54a2:	4b04      	ldr	r3, [pc, #16]	; (54b4 <HAL_RegisterDioInterruptHandler+0x20>)
    54a4:	6019      	str	r1, [r3, #0]
      break;
    54a6:	e7fb      	b.n	54a0 <HAL_RegisterDioInterruptHandler+0xc>
      interruptHandlerDio1 = handler;
    54a8:	4b03      	ldr	r3, [pc, #12]	; (54b8 <HAL_RegisterDioInterruptHandler+0x24>)
    54aa:	6019      	str	r1, [r3, #0]
      break;
    54ac:	e7f8      	b.n	54a0 <HAL_RegisterDioInterruptHandler+0xc>
      interruptHandlerDio2 = handler;
    54ae:	4b03      	ldr	r3, [pc, #12]	; (54bc <HAL_RegisterDioInterruptHandler+0x28>)
    54b0:	6019      	str	r1, [r3, #0]
}
    54b2:	e7f5      	b.n	54a0 <HAL_RegisterDioInterruptHandler+0xc>
    54b4:	20000b78 	.word	0x20000b78
    54b8:	20000b7c 	.word	0x20000b7c
    54bc:	20000b80 	.word	0x20000b80

000054c0 <HAL_EnableRFCtrl>:

void HAL_EnableRFCtrl(RFCtrl1_t RFCtrl1, RFCtrl2_t RFCtrl2)
{
	/* In standard SAMR34_XPRO, Only RFO_HF and PA_BOOST needs to be controlled by a GPIO pin */
#ifdef RFSWITCH_ENABLE
   if ((RFCtrl1 == RFO_HF) || (RFCtrl2 == RX))
    54c0:	2801      	cmp	r0, #1
    54c2:	d001      	beq.n	54c8 <HAL_EnableRFCtrl+0x8>
    54c4:	2900      	cmp	r1, #0
    54c6:	d103      	bne.n	54d0 <HAL_EnableRFCtrl+0x10>
    54c8:	2280      	movs	r2, #128	; 0x80
    54ca:	0192      	lsls	r2, r2, #6
    54cc:	4b01      	ldr	r3, [pc, #4]	; (54d4 <HAL_EnableRFCtrl+0x14>)
    54ce:	619a      	str	r2, [r3, #24]
   {
		port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_ACTIVE);		
   }
#endif	
}
    54d0:	4770      	bx	lr
    54d2:	46c0      	nop			; (mov r8, r8)
    54d4:	40002800 	.word	0x40002800

000054d8 <HAL_DisableRFCtrl>:

void HAL_DisableRFCtrl(RFCtrl1_t RFCtrl1, RFCtrl2_t RFCtrl2)
{
	/* In standard SAMR34_XPRO, Only RFO_HF and PA_BOOST needs to be controlled by a GPIO pin */
#ifdef RFSWITCH_ENABLE
	if ((RFCtrl1 == RFO_HF) || (RFCtrl2 == RX))
    54d8:	2801      	cmp	r0, #1
    54da:	d001      	beq.n	54e0 <HAL_DisableRFCtrl+0x8>
    54dc:	2900      	cmp	r1, #0
    54de:	d103      	bne.n	54e8 <HAL_DisableRFCtrl+0x10>
		port_base->OUTCLR.reg = pin_mask;
    54e0:	2280      	movs	r2, #128	; 0x80
    54e2:	0192      	lsls	r2, r2, #6
    54e4:	4b01      	ldr	r3, [pc, #4]	; (54ec <HAL_DisableRFCtrl+0x14>)
    54e6:	615a      	str	r2, [r3, #20]
	{
		port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);	
	}
#endif	
}
    54e8:	4770      	bx	lr
    54ea:	46c0      	nop			; (mov r8, r8)
    54ec:	40002800 	.word	0x40002800

000054f0 <HAL_GetRadioClkStabilizationDelay>:
 * \param[out] Time value in ms
 */
uint8_t HAL_GetRadioClkStabilizationDelay(void)
{
	return RADIO_CLK_STABILITATION_DELAY;
}
    54f0:	2002      	movs	r0, #2
    54f2:	4770      	bx	lr

000054f4 <HAL_GetRadioClkSrc>:
 * \param[out] Type of clock source TCXO or XTAL
 */
RadioClockSources_t HAL_GetRadioClkSrc(void)
{
	return RADIO_CLK_SRC;
}
    54f4:	2000      	movs	r0, #0
    54f6:	4770      	bx	lr

000054f8 <HAL_TCXOPowerOn>:
 *
 * \param[in] None
 * \param[out] None
 */
void HAL_TCXOPowerOn(void)
{
    54f8:	b510      	push	{r4, lr}
		port_base->OUTSET.reg = pin_mask;
    54fa:	2280      	movs	r2, #128	; 0x80
    54fc:	0092      	lsls	r2, r2, #2
    54fe:	4b03      	ldr	r3, [pc, #12]	; (550c <HAL_TCXOPowerOn+0x14>)
    5500:	619a      	str	r2, [r3, #24]
#ifdef TCXO_ENABLE
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_ACTIVE);
	delay_ms(RADIO_CLK_STABILITATION_DELAY);
    5502:	2002      	movs	r0, #2
    5504:	4b02      	ldr	r3, [pc, #8]	; (5510 <HAL_TCXOPowerOn+0x18>)
    5506:	4798      	blx	r3
#endif
}
    5508:	bd10      	pop	{r4, pc}
    550a:	46c0      	nop			; (mov r8, r8)
    550c:	40002800 	.word	0x40002800
    5510:	00000181 	.word	0x00000181

00005514 <HAL_TCXOPowerOff>:
		port_base->OUTCLR.reg = pin_mask;
    5514:	2280      	movs	r2, #128	; 0x80
    5516:	0092      	lsls	r2, r2, #2
    5518:	4b01      	ldr	r3, [pc, #4]	; (5520 <HAL_TCXOPowerOff+0xc>)
    551a:	615a      	str	r2, [r3, #20]
void HAL_TCXOPowerOff(void)
{
#ifdef TCXO_ENABLE
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_INACTIVE);
#endif
}
    551c:	4770      	bx	lr
    551e:	46c0      	nop			; (mov r8, r8)
    5520:	40002800 	.word	0x40002800

00005524 <HAL_Sleep>:
 *
 * \param[in] mode - sleep mode
 */
void HAL_Sleep(HAL_SleepMode_t mode)
{
	switch (mode)
    5524:	2801      	cmp	r0, #1
    5526:	d002      	beq.n	552e <HAL_Sleep+0xa>
    5528:	2802      	cmp	r0, #2
    552a:	d00c      	beq.n	5546 <HAL_Sleep+0x22>
		{
			/* other sleep modes are not implemented currently */
			break;
		}
	}
}
    552c:	4770      	bx	lr
	PM->SLEEPCFG.reg = sleep_mode;
    552e:	2204      	movs	r2, #4
    5530:	2380      	movs	r3, #128	; 0x80
    5532:	05db      	lsls	r3, r3, #23
    5534:	705a      	strb	r2, [r3, #1]
	while(PM->SLEEPCFG.reg != sleep_mode) ;
    5536:	001a      	movs	r2, r3
    5538:	7853      	ldrb	r3, [r2, #1]
    553a:	2b04      	cmp	r3, #4
    553c:	d1fc      	bne.n	5538 <HAL_Sleep+0x14>
  __ASM volatile ("dsb");
    553e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
    5542:	bf30      	wfi
    5544:	e7f2      	b.n	552c <HAL_Sleep+0x8>
	PM->SLEEPCFG.reg = sleep_mode;
    5546:	2205      	movs	r2, #5
    5548:	2380      	movs	r3, #128	; 0x80
    554a:	05db      	lsls	r3, r3, #23
    554c:	705a      	strb	r2, [r3, #1]
	while(PM->SLEEPCFG.reg != sleep_mode) ;
    554e:	001a      	movs	r2, r3
    5550:	7853      	ldrb	r3, [r2, #1]
    5552:	2b05      	cmp	r3, #5
    5554:	d1fc      	bne.n	5550 <HAL_Sleep+0x2c>
  __ASM volatile ("dsb");
    5556:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
    555a:	bf30      	wfi
    555c:	e7e6      	b.n	552c <HAL_Sleep+0x8>
	...

00005560 <SleepTimerInit>:
/************************************** IMPLEMENTATION************************/
/**
* \brief Initializes the sleep timer module
*/
void SleepTimerInit(void)
{
    5560:	b510      	push	{r4, lr}
    5562:	b084      	sub	sp, #16
	/* Sanity check argument */
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
    5564:	2201      	movs	r2, #1
    5566:	466b      	mov	r3, sp
    5568:	709a      	strb	r2, [r3, #2]
	config->clear_on_match      = false;
    556a:	2300      	movs	r3, #0
    556c:	4669      	mov	r1, sp
    556e:	70cb      	strb	r3, [r1, #3]

#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	config->continuously_update = false;
#endif
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	config->enable_read_sync    = true;
    5570:	710a      	strb	r2, [r1, #4]
	struct rtc_count_config rtc_config;
	rtc_count_get_config_defaults(&rtc_config);
	
	rtc_config.prescaler = RTC_COUNT_PRESCALER_OFF;
    5572:	466a      	mov	r2, sp
    5574:	800b      	strh	r3, [r1, #0]
	rtc_config.enable_read_sync = true;
	rtc_config.compare_values[0] = COMPARE_COUNT_MAX_VALUE;
    5576:	3b01      	subs	r3, #1
    5578:	9302      	str	r3, [sp, #8]
	rtc_config.compare_values[1] = COMPARE_COUNT_MAX_VALUE;
    557a:	9303      	str	r3, [sp, #12]
	rtc_count_init(&rtc, RTC, &rtc_config);
    557c:	4c04      	ldr	r4, [pc, #16]	; (5590 <SleepTimerInit+0x30>)
    557e:	4905      	ldr	r1, [pc, #20]	; (5594 <SleepTimerInit+0x34>)
    5580:	0020      	movs	r0, r4
    5582:	4b05      	ldr	r3, [pc, #20]	; (5598 <SleepTimerInit+0x38>)
    5584:	4798      	blx	r3
	rtc_count_enable(&rtc);
    5586:	0020      	movs	r0, r4
    5588:	4b04      	ldr	r3, [pc, #16]	; (559c <SleepTimerInit+0x3c>)
    558a:	4798      	blx	r3
}
    558c:	b004      	add	sp, #16
    558e:	bd10      	pop	{r4, pc}
    5590:	200018f0 	.word	0x200018f0
    5594:	40002000 	.word	0x40002000
    5598:	0000123d 	.word	0x0000123d
    559c:	000010bd 	.word	0x000010bd

000055a0 <SleepTimerGetElapsedTime>:
/**
* \brief Calculate the Elapsed Time from the previous call of this function
* \retval Elapsed time in ticks
*/
uint32_t SleepTimerGetElapsedTime(void)
{
    55a0:	b510      	push	{r4, lr}
	return rtc_count_get_count(&rtc);
    55a2:	4802      	ldr	r0, [pc, #8]	; (55ac <SleepTimerGetElapsedTime+0xc>)
    55a4:	4b02      	ldr	r3, [pc, #8]	; (55b0 <SleepTimerGetElapsedTime+0x10>)
    55a6:	4798      	blx	r3
}
    55a8:	bd10      	pop	{r4, pc}
    55aa:	46c0      	nop			; (mov r8, r8)
    55ac:	200018f0 	.word	0x200018f0
    55b0:	000011ad 	.word	0x000011ad

000055b4 <SleepTimerStart>:

/**
* \brief Initializes the sleep timer
*/
void SleepTimerStart(uint32_t sleepTicks, void (*cb)(void))
{
    55b4:	b570      	push	{r4, r5, r6, lr}
    55b6:	0005      	movs	r5, r0
    55b8:	000e      	movs	r6, r1
	rtc_count_set_count(&rtc, 0);
    55ba:	4c0a      	ldr	r4, [pc, #40]	; (55e4 <SleepTimerStart+0x30>)
    55bc:	2100      	movs	r1, #0
    55be:	0020      	movs	r0, r4
    55c0:	4b09      	ldr	r3, [pc, #36]	; (55e8 <SleepTimerStart+0x34>)
    55c2:	4798      	blx	r3
	rtc_count_register_callback(&rtc, cb, RTC_COUNT_CALLBACK_COMPARE_0);
    55c4:	2208      	movs	r2, #8
    55c6:	0031      	movs	r1, r6
    55c8:	0020      	movs	r0, r4
    55ca:	4b08      	ldr	r3, [pc, #32]	; (55ec <SleepTimerStart+0x38>)
    55cc:	4798      	blx	r3
	rtc_count_set_compare(&rtc, sleepTicks, RTC_COUNT_COMPARE_0);
    55ce:	2200      	movs	r2, #0
    55d0:	0029      	movs	r1, r5
    55d2:	0020      	movs	r0, r4
    55d4:	4b06      	ldr	r3, [pc, #24]	; (55f0 <SleepTimerStart+0x3c>)
    55d6:	4798      	blx	r3
	rtc_count_enable_callback(&rtc, RTC_COUNT_CALLBACK_COMPARE_0);
    55d8:	2108      	movs	r1, #8
    55da:	0020      	movs	r0, r4
    55dc:	4b05      	ldr	r3, [pc, #20]	; (55f4 <SleepTimerStart+0x40>)
    55de:	4798      	blx	r3
}
    55e0:	bd70      	pop	{r4, r5, r6, pc}
    55e2:	46c0      	nop			; (mov r8, r8)
    55e4:	200018f0 	.word	0x200018f0
    55e8:	00001169 	.word	0x00001169
    55ec:	000012d9 	.word	0x000012d9
    55f0:	000011d9 	.word	0x000011d9
    55f4:	00001315 	.word	0x00001315

000055f8 <SleepTimerStop>:

/**
* \brief Stop the sleep timer
*/
void SleepTimerStop(void)
{
    55f8:	b510      	push	{r4, lr}
	rtc_count_disable_callback(&rtc, RTC_COUNT_CALLBACK_COMPARE_0);
    55fa:	2108      	movs	r1, #8
    55fc:	4801      	ldr	r0, [pc, #4]	; (5604 <SleepTimerStop+0xc>)
    55fe:	4b02      	ldr	r3, [pc, #8]	; (5608 <SleepTimerStop+0x10>)
    5600:	4798      	blx	r3
}
    5602:	bd10      	pop	{r4, pc}
    5604:	200018f0 	.word	0x200018f0
    5608:	00001359 	.word	0x00001359

0000560c <SystemBlockingWaitMs>:
 * waiting with the MCU in sleep.
 * Find out how long it takes the MCU to go to and wake up from sleep to see if
 * it makes sense to go to sleep at all 
 */
void SystemBlockingWaitMs(uint32_t ms)
{
    560c:	b510      	push	{r4, lr}
#ifndef UT
    delay_ms(ms);
    560e:	2800      	cmp	r0, #0
    5610:	d103      	bne.n	561a <SystemBlockingWaitMs+0xe>
    5612:	2001      	movs	r0, #1
    5614:	4b02      	ldr	r3, [pc, #8]	; (5620 <SystemBlockingWaitMs+0x14>)
    5616:	4798      	blx	r3
#endif
}
    5618:	bd10      	pop	{r4, pc}
    delay_ms(ms);
    561a:	4b02      	ldr	r3, [pc, #8]	; (5624 <SystemBlockingWaitMs+0x18>)
    561c:	4798      	blx	r3
    561e:	e7fb      	b.n	5618 <SystemBlockingWaitMs+0xc>
    5620:	00000155 	.word	0x00000155
    5624:	00000181 	.word	0x00000181

00005628 <system_enter_critical_section>:
{

}

void system_enter_critical_section(void)
{
    5628:	b510      	push	{r4, lr}
	cpu_irq_enter_critical();
    562a:	4b01      	ldr	r3, [pc, #4]	; (5630 <system_enter_critical_section+0x8>)
    562c:	4798      	blx	r3
#ifndef UT
	system_interrupt_enter_critical_section();
#endif
}
    562e:	bd10      	pop	{r4, pc}
    5630:	000001ad 	.word	0x000001ad

00005634 <system_leave_critical_section>:

void system_leave_critical_section(void)
{
    5634:	b510      	push	{r4, lr}
	cpu_irq_leave_critical();
    5636:	4b01      	ldr	r3, [pc, #4]	; (563c <system_leave_critical_section+0x8>)
    5638:	4798      	blx	r3
#ifndef UT
	system_interrupt_leave_critical_section();
#endif
}
    563a:	bd10      	pop	{r4, pc}
    563c:	000001ed 	.word	0x000001ed

00005640 <PMM_Wakeup>:

/**
* \brief Wakeup from sleep
*/
void PMM_Wakeup(void)
{
    5640:	b570      	push	{r4, r5, r6, lr}
    uint64_t sleptTimeUs = 0;

    if (PMM_STATE_SLEEP == pmmState)
    5642:	4b16      	ldr	r3, [pc, #88]	; (569c <PMM_Wakeup+0x5c>)
    5644:	781b      	ldrb	r3, [r3, #0]
    5646:	2b01      	cmp	r3, #1
    5648:	d000      	beq.n	564c <PMM_Wakeup+0xc>
        {
            sleepReq->pmmWakeupCallback(US_TO_MS(sleptTimeUs));
            sleepReq = NULL;
        }
    }
}
    564a:	bd70      	pop	{r4, r5, r6, pc}
		pmmState = PMM_STATE_ACTIVE;
    564c:	2200      	movs	r2, #0
    564e:	4b13      	ldr	r3, [pc, #76]	; (569c <PMM_Wakeup+0x5c>)
    5650:	701a      	strb	r2, [r3, #0]
        sleptTimeUs = SLEEP_TICKS_TO_US(SleepTimerGetElapsedTime());
    5652:	4b13      	ldr	r3, [pc, #76]	; (56a0 <PMM_Wakeup+0x60>)
    5654:	4798      	blx	r3
    5656:	4b13      	ldr	r3, [pc, #76]	; (56a4 <PMM_Wakeup+0x64>)
    5658:	4798      	blx	r3
    565a:	4913      	ldr	r1, [pc, #76]	; (56a8 <PMM_Wakeup+0x68>)
    565c:	4b13      	ldr	r3, [pc, #76]	; (56ac <PMM_Wakeup+0x6c>)
    565e:	4798      	blx	r3
    5660:	4b13      	ldr	r3, [pc, #76]	; (56b0 <PMM_Wakeup+0x70>)
    5662:	4798      	blx	r3
    5664:	0004      	movs	r4, r0
    5666:	000d      	movs	r5, r1
        SleepTimerStop();
    5668:	4b12      	ldr	r3, [pc, #72]	; (56b4 <PMM_Wakeup+0x74>)
    566a:	4798      	blx	r3
        SystemTimerSync(sleptTimeUs);
    566c:	0020      	movs	r0, r4
    566e:	0029      	movs	r1, r5
    5670:	4b11      	ldr	r3, [pc, #68]	; (56b8 <PMM_Wakeup+0x78>)
    5672:	4798      	blx	r3
        if (sleepReq && sleepReq->pmmWakeupCallback)
    5674:	4b11      	ldr	r3, [pc, #68]	; (56bc <PMM_Wakeup+0x7c>)
    5676:	681b      	ldr	r3, [r3, #0]
    5678:	2b00      	cmp	r3, #0
    567a:	d0e6      	beq.n	564a <PMM_Wakeup+0xa>
    567c:	689e      	ldr	r6, [r3, #8]
    567e:	2e00      	cmp	r6, #0
    5680:	d0e3      	beq.n	564a <PMM_Wakeup+0xa>
            sleepReq->pmmWakeupCallback(US_TO_MS(sleptTimeUs));
    5682:	22fa      	movs	r2, #250	; 0xfa
    5684:	0092      	lsls	r2, r2, #2
    5686:	2300      	movs	r3, #0
    5688:	0020      	movs	r0, r4
    568a:	0029      	movs	r1, r5
    568c:	4c0c      	ldr	r4, [pc, #48]	; (56c0 <PMM_Wakeup+0x80>)
    568e:	47a0      	blx	r4
    5690:	47b0      	blx	r6
            sleepReq = NULL;
    5692:	2200      	movs	r2, #0
    5694:	4b09      	ldr	r3, [pc, #36]	; (56bc <PMM_Wakeup+0x7c>)
    5696:	601a      	str	r2, [r3, #0]
}
    5698:	e7d7      	b.n	564a <PMM_Wakeup+0xa>
    569a:	46c0      	nop			; (mov r8, r8)
    569c:	20000b90 	.word	0x20000b90
    56a0:	000055a1 	.word	0x000055a1
    56a4:	00013dd5 	.word	0x00013dd5
    56a8:	41f423d7 	.word	0x41f423d7
    56ac:	0001377d 	.word	0x0001377d
    56b0:	00012eb9 	.word	0x00012eb9
    56b4:	000055f9 	.word	0x000055f9
    56b8:	0000c195 	.word	0x0000c195
    56bc:	20000b94 	.word	0x20000b94
    56c0:	00012df5 	.word	0x00012df5

000056c4 <PMM_Sleep>:
{
    56c4:	b570      	push	{r4, r5, r6, lr}
    56c6:	1e05      	subs	r5, r0, #0
    if ( req && (PMM_STATE_ACTIVE == pmmState) )
    56c8:	d059      	beq.n	577e <PMM_Sleep+0xba>
    56ca:	4b33      	ldr	r3, [pc, #204]	; (5798 <PMM_Sleep+0xd4>)
    56cc:	781b      	ldrb	r3, [r3, #0]
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    56ce:	2000      	movs	r0, #0
    if ( req && (PMM_STATE_ACTIVE == pmmState) )
    56d0:	2b00      	cmp	r3, #0
    56d2:	d000      	beq.n	56d6 <PMM_Sleep+0x12>
}
    56d4:	bd70      	pop	{r4, r5, r6, pc}
        canSleep = SYSTEM_ReadyToSleep();
    56d6:	4b31      	ldr	r3, [pc, #196]	; (579c <PMM_Sleep+0xd8>)
    56d8:	4798      	blx	r3
    56da:	1e04      	subs	r4, r0, #0
        canSleep = canSleep && validateSleepDuration( req->sleepTimeMs );
    56dc:	d051      	beq.n	5782 <PMM_Sleep+0xbe>
        (PMM_SLEEPTIME_MAX_MS >= durationMs) && \
    56de:	682b      	ldr	r3, [r5, #0]
    56e0:	4a2f      	ldr	r2, [pc, #188]	; (57a0 <PMM_Sleep+0xdc>)
    56e2:	4694      	mov	ip, r2
    56e4:	4463      	add	r3, ip
        canSleep = canSleep && validateSleepDuration( req->sleepTimeMs );
    56e6:	2400      	movs	r4, #0
    56e8:	4a2e      	ldr	r2, [pc, #184]	; (57a4 <PMM_Sleep+0xe0>)
    56ea:	429a      	cmp	r2, r3
    56ec:	4164      	adcs	r4, r4
    56ee:	b2e4      	uxtb	r4, r4
        if ( SLEEP_MODE_BACKUP == req->sleep_mode )
    56f0:	792a      	ldrb	r2, [r5, #4]
    56f2:	2a02      	cmp	r2, #2
    56f4:	d01e      	beq.n	5734 <PMM_Sleep+0x70>
        else if ( SLEEP_MODE_STANDBY == req->sleep_mode )
    56f6:	2a01      	cmp	r2, #1
    56f8:	d029      	beq.n	574e <PMM_Sleep+0x8a>
    uint32_t sysSleepTime = ~0u; /* 0xffFFffFF is invalid */
    56fa:	2601      	movs	r6, #1
    56fc:	4276      	negs	r6, r6
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    56fe:	2000      	movs	r0, #0
        if ( canSleep )
    5700:	2c00      	cmp	r4, #0
    5702:	d0e7      	beq.n	56d4 <PMM_Sleep+0x10>
            SystemTimerSuspend();
    5704:	4b28      	ldr	r3, [pc, #160]	; (57a8 <PMM_Sleep+0xe4>)
    5706:	4798      	blx	r3
            SleepTimerStart( MS_TO_SLEEP_TICKS( sysSleepTime - PMM_WAKEUPTIME_MS ), PMM_Wakeup );
    5708:	0030      	movs	r0, r6
    570a:	380a      	subs	r0, #10
    570c:	4b27      	ldr	r3, [pc, #156]	; (57ac <PMM_Sleep+0xe8>)
    570e:	4798      	blx	r3
    5710:	4927      	ldr	r1, [pc, #156]	; (57b0 <PMM_Sleep+0xec>)
    5712:	4b28      	ldr	r3, [pc, #160]	; (57b4 <PMM_Sleep+0xf0>)
    5714:	4798      	blx	r3
    5716:	4b28      	ldr	r3, [pc, #160]	; (57b8 <PMM_Sleep+0xf4>)
    5718:	4798      	blx	r3
    571a:	4928      	ldr	r1, [pc, #160]	; (57bc <PMM_Sleep+0xf8>)
    571c:	4b28      	ldr	r3, [pc, #160]	; (57c0 <PMM_Sleep+0xfc>)
    571e:	4798      	blx	r3
            pmmState = PMM_STATE_SLEEP;
    5720:	2201      	movs	r2, #1
    5722:	4b1d      	ldr	r3, [pc, #116]	; (5798 <PMM_Sleep+0xd4>)
    5724:	701a      	strb	r2, [r3, #0]
            sleepReq = req;
    5726:	4b27      	ldr	r3, [pc, #156]	; (57c4 <PMM_Sleep+0x100>)
    5728:	601d      	str	r5, [r3, #0]
            HAL_Sleep(req->sleep_mode);
    572a:	7928      	ldrb	r0, [r5, #4]
    572c:	4b26      	ldr	r3, [pc, #152]	; (57c8 <PMM_Sleep+0x104>)
    572e:	4798      	blx	r3
            status = PMM_SLEEP_REQ_PROCESSED;
    5730:	2001      	movs	r0, #1
    5732:	e7cf      	b.n	56d4 <PMM_Sleep+0x10>
            canSleep = canSleep && ( SWTIMER_INVALID_TIMEOUT == SwTimerNextExpiryDuration() );
    5734:	4a1b      	ldr	r2, [pc, #108]	; (57a4 <PMM_Sleep+0xe0>)
    5736:	2400      	movs	r4, #0
    5738:	4293      	cmp	r3, r2
    573a:	d806      	bhi.n	574a <PMM_Sleep+0x86>
    573c:	4b23      	ldr	r3, [pc, #140]	; (57cc <PMM_Sleep+0x108>)
    573e:	4798      	blx	r3
    5740:	3001      	adds	r0, #1
    5742:	4244      	negs	r4, r0
    5744:	4144      	adcs	r4, r0
    5746:	e000      	b.n	574a <PMM_Sleep+0x86>
    5748:	2400      	movs	r4, #0
            sysSleepTime = req->sleepTimeMs;
    574a:	682e      	ldr	r6, [r5, #0]
    574c:	e7d7      	b.n	56fe <PMM_Sleep+0x3a>
            sysSleepTime = SwTimerNextExpiryDuration();
    574e:	4b1f      	ldr	r3, [pc, #124]	; (57cc <PMM_Sleep+0x108>)
    5750:	4798      	blx	r3
            sysSleepTime = (SWTIMER_INVALID_TIMEOUT == sysSleepTime) ? PMM_SLEEPTIME_MAX_MS : US_TO_MS( sysSleepTime );
    5752:	1c43      	adds	r3, r0, #1
    5754:	d01c      	beq.n	5790 <PMM_Sleep+0xcc>
    5756:	21fa      	movs	r1, #250	; 0xfa
    5758:	0089      	lsls	r1, r1, #2
    575a:	4b1d      	ldr	r3, [pc, #116]	; (57d0 <PMM_Sleep+0x10c>)
    575c:	4798      	blx	r3
    575e:	0003      	movs	r3, r0
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    5760:	2000      	movs	r0, #0
            canSleep = canSleep && validateSleepDuration( sysSleepTime );
    5762:	2c00      	cmp	r4, #0
    5764:	d0b6      	beq.n	56d4 <PMM_Sleep+0x10>
            if ( canSleep && (req->sleepTimeMs < sysSleepTime) )
    5766:	490f      	ldr	r1, [pc, #60]	; (57a4 <PMM_Sleep+0xe0>)
    5768:	4a0d      	ldr	r2, [pc, #52]	; (57a0 <PMM_Sleep+0xdc>)
    576a:	189a      	adds	r2, r3, r2
    576c:	428a      	cmp	r2, r1
    576e:	d8b1      	bhi.n	56d4 <PMM_Sleep+0x10>
    5770:	682e      	ldr	r6, [r5, #0]
    5772:	429e      	cmp	r6, r3
    5774:	d9c6      	bls.n	5704 <PMM_Sleep+0x40>
    5776:	001e      	movs	r6, r3
    5778:	e7c4      	b.n	5704 <PMM_Sleep+0x40>
            sysSleepTime = (SWTIMER_INVALID_TIMEOUT == sysSleepTime) ? PMM_SLEEPTIME_MAX_MS : US_TO_MS( sysSleepTime );
    577a:	4b16      	ldr	r3, [pc, #88]	; (57d4 <PMM_Sleep+0x110>)
    577c:	e7f8      	b.n	5770 <PMM_Sleep+0xac>
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    577e:	2000      	movs	r0, #0
    5780:	e7a8      	b.n	56d4 <PMM_Sleep+0x10>
        if ( SLEEP_MODE_BACKUP == req->sleep_mode )
    5782:	792b      	ldrb	r3, [r5, #4]
    5784:	2b02      	cmp	r3, #2
    5786:	d0df      	beq.n	5748 <PMM_Sleep+0x84>
        else if ( SLEEP_MODE_STANDBY == req->sleep_mode )
    5788:	2b01      	cmp	r3, #1
    578a:	d0e0      	beq.n	574e <PMM_Sleep+0x8a>
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    578c:	2000      	movs	r0, #0
    return status;
    578e:	e7a1      	b.n	56d4 <PMM_Sleep+0x10>
            canSleep = canSleep && validateSleepDuration( sysSleepTime );
    5790:	2c00      	cmp	r4, #0
    5792:	d1f2      	bne.n	577a <PMM_Sleep+0xb6>
            sysSleepTime = (SWTIMER_INVALID_TIMEOUT == sysSleepTime) ? PMM_SLEEPTIME_MAX_MS : US_TO_MS( sysSleepTime );
    5794:	4e0f      	ldr	r6, [pc, #60]	; (57d4 <PMM_Sleep+0x110>)
    5796:	e7b2      	b.n	56fe <PMM_Sleep+0x3a>
    5798:	20000b90 	.word	0x20000b90
    579c:	0000c2fd 	.word	0x0000c2fd
    57a0:	fffffc18 	.word	0xfffffc18
    57a4:	07cebbc8 	.word	0x07cebbc8
    57a8:	0000c161 	.word	0x0000c161
    57ac:	00013dd5 	.word	0x00013dd5
    57b0:	42031375 	.word	0x42031375
    57b4:	0001377d 	.word	0x0001377d
    57b8:	00012e89 	.word	0x00012e89
    57bc:	00005641 	.word	0x00005641
    57c0:	000055b5 	.word	0x000055b5
    57c4:	20000b94 	.word	0x20000b94
    57c8:	00005525 	.word	0x00005525
    57cc:	0000be9d 	.word	0x0000be9d
    57d0:	00012a95 	.word	0x00012a95
    57d4:	07cebfb0 	.word	0x07cebfb0

000057d8 <LorawanReg_AS_Pds_Cb>:
}
#if (ENABLE_PDS == 1)
void LorawanReg_AS_Pds_Cb(void)
{
	; // nothing to do
}
    57d8:	4770      	bx	lr
	...

000057dc <LORAReg_InitAS>:
{
    57dc:	b570      	push	{r4, r5, r6, lr}
    57de:	b086      	sub	sp, #24
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_AS;
    57e0:	4b8e      	ldr	r3, [pc, #568]	; (5a1c <LORAReg_InitAS+0x240>)
    57e2:	2103      	movs	r1, #3
    57e4:	2226      	movs	r2, #38	; 0x26
    57e6:	5499      	strb	r1, [r3, r2]
	RegParams.maxChannels = MAX_CHANNELS_AS;
    57e8:	2410      	movs	r4, #16
    57ea:	3204      	adds	r2, #4
    57ec:	549c      	strb	r4, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_AS;
    57ee:	3a29      	subs	r2, #41	; 0x29
    57f0:	3126      	adds	r1, #38	; 0x26
    57f2:	545a      	strb	r2, [r3, r1]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_AS;
    57f4:	3902      	subs	r1, #2
    57f6:	545a      	strb	r2, [r3, r1]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    57f8:	001a      	movs	r2, r3
    57fa:	3283      	adds	r2, #131	; 0x83
    57fc:	2100      	movs	r1, #0
    57fe:	711a      	strb	r2, [r3, #4]
    5800:	0a15      	lsrs	r5, r2, #8
    5802:	715d      	strb	r5, [r3, #5]
    5804:	0c15      	lsrs	r5, r2, #16
    5806:	719d      	strb	r5, [r3, #6]
    5808:	0e12      	lsrs	r2, r2, #24
    580a:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    580c:	001a      	movs	r2, r3
    580e:	3243      	adds	r2, #67	; 0x43
    5810:	701a      	strb	r2, [r3, #0]
    5812:	0a15      	lsrs	r5, r2, #8
    5814:	705d      	strb	r5, [r3, #1]
    5816:	0c15      	lsrs	r5, r2, #16
    5818:	709d      	strb	r5, [r3, #2]
    581a:	0e12      	lsrs	r2, r2, #24
    581c:	70da      	strb	r2, [r3, #3]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    581e:	001a      	movs	r2, r3
    5820:	32a3      	adds	r2, #163	; 0xa3
    5822:	721a      	strb	r2, [r3, #8]
    5824:	0a15      	lsrs	r5, r2, #8
    5826:	725d      	strb	r5, [r3, #9]
    5828:	0c15      	lsrs	r5, r2, #16
    582a:	729d      	strb	r5, [r3, #10]
    582c:	0e12      	lsrs	r2, r2, #24
    582e:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    5830:	001a      	movs	r2, r3
    5832:	3264      	adds	r2, #100	; 0x64
    5834:	32ff      	adds	r2, #255	; 0xff
    5836:	741a      	strb	r2, [r3, #16]
    5838:	0a15      	lsrs	r5, r2, #8
    583a:	745d      	strb	r5, [r3, #17]
    583c:	0c15      	lsrs	r5, r2, #16
    583e:	749d      	strb	r5, [r3, #18]
    5840:	0e12      	lsrs	r2, r2, #24
    5842:	74da      	strb	r2, [r3, #19]
	RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    5844:	001a      	movs	r2, r3
    5846:	3234      	adds	r2, #52	; 0x34
    5848:	751a      	strb	r2, [r3, #20]
    584a:	0a15      	lsrs	r5, r2, #8
    584c:	755d      	strb	r5, [r3, #21]
    584e:	0c15      	lsrs	r5, r2, #16
    5850:	759d      	strb	r5, [r3, #22]
    5852:	0e12      	lsrs	r2, r2, #24
    5854:	75da      	strb	r2, [r3, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    5856:	001a      	movs	r2, r3
    5858:	323d      	adds	r2, #61	; 0x3d
    585a:	761a      	strb	r2, [r3, #24]
    585c:	0a15      	lsrs	r5, r2, #8
    585e:	765d      	strb	r5, [r3, #25]
    5860:	0c15      	lsrs	r5, r2, #16
    5862:	769d      	strb	r5, [r3, #26]
    5864:	0e12      	lsrs	r2, r2, #24
    5866:	76da      	strb	r2, [r3, #27]
	RegParams.pSubBandParams = &RegParams.cmnParams.paramsType2.SubBands[0];
    5868:	001a      	movs	r2, r3
    586a:	32c4      	adds	r2, #196	; 0xc4
    586c:	32ff      	adds	r2, #255	; 0xff
    586e:	731a      	strb	r2, [r3, #12]
    5870:	0a15      	lsrs	r5, r2, #8
    5872:	735d      	strb	r5, [r3, #13]
    5874:	0c15      	lsrs	r5, r2, #16
    5876:	739d      	strb	r5, [r3, #14]
    5878:	0e12      	lsrs	r2, r2, #24
    587a:	73da      	strb	r2, [r3, #15]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_AS;
    587c:	2202      	movs	r2, #2
    587e:	2522      	movs	r5, #34	; 0x22
    5880:	555a      	strb	r2, [r3, r5]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_AS;
    5882:	3501      	adds	r5, #1
    5884:	555a      	strb	r2, [r3, r5]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_AS;	
    5886:	2500      	movs	r5, #0
    5888:	771d      	strb	r5, [r3, #28]
    588a:	3d16      	subs	r5, #22
    588c:	775d      	strb	r5, [r3, #29]
    588e:	351c      	adds	r5, #28
    5890:	779d      	strb	r5, [r3, #30]
    5892:	3531      	adds	r5, #49	; 0x31
    5894:	77dd      	strb	r5, [r3, #31]
	RegParams.MinNewChIndex = NEW_CHANNEL_INDEX_AS;
    5896:	3d16      	subs	r5, #22
    5898:	555a      	strb	r2, [r3, r5]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_AS;
    589a:	2632      	movs	r6, #50	; 0x32
    589c:	3d01      	subs	r5, #1
    589e:	555e      	strb	r6, [r3, r5]
	RegParams.minDataRate = MAC_DATARATE_MIN_AS;
    58a0:	3d19      	subs	r5, #25
    58a2:	3e0e      	subs	r6, #14
    58a4:	559d      	strb	r5, [r3, r6]
	RegParams.maxDataRate = MAC_DATARATE_MAX_AS;
    58a6:	3601      	adds	r6, #1
    58a8:	5599      	strb	r1, [r3, r6]
	RegParams.Rx1DrOffset = 7;
    58aa:	3607      	adds	r6, #7
    58ac:	559d      	strb	r5, [r3, r6]
	RegParams.maxTxPwrIndx = MAX_TX_PWR_INDEX_AS;
    58ae:	3601      	adds	r6, #1
    58b0:	559d      	strb	r5, [r3, r6]
	RegParams.maxTxPwr = 16;
    58b2:	3521      	adds	r5, #33	; 0x21
    58b4:	555c      	strb	r4, [r3, r5]
	RegParams.cmnParams.paramsType2.minNonDefChId = 2;
    58b6:	34b1      	adds	r4, #177	; 0xb1
    58b8:	34ff      	adds	r4, #255	; 0xff
    58ba:	551a      	strb	r2, [r3, r4]
	RegParams.pDutyCycleTimer->timerId = regTimerId[0];
    58bc:	4a58      	ldr	r2, [pc, #352]	; (5a20 <LORAReg_InitAS+0x244>)
    58be:	7815      	ldrb	r5, [r2, #0]
    58c0:	2468      	movs	r4, #104	; 0x68
    58c2:	34ff      	adds	r4, #255	; 0xff
    58c4:	551d      	strb	r5, [r3, r4]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[1];
    58c6:	7855      	ldrb	r5, [r2, #1]
    58c8:	3c2b      	subs	r4, #43	; 0x2b
    58ca:	3cff      	subs	r4, #255	; 0xff
    58cc:	551d      	strb	r5, [r3, r4]
    RegParams.pJoinDutyCycleTimer->timerId = regTimerId[2];
    58ce:	7894      	ldrb	r4, [r2, #2]
    58d0:	223c      	movs	r2, #60	; 0x3c
    58d2:	549c      	strb	r4, [r3, r2]
	RegParams.pJoinDutyCycleTimer->remainingtime = 0;
    58d4:	2400      	movs	r4, #0
    58d6:	3a04      	subs	r2, #4
    58d8:	549c      	strb	r4, [r3, r2]
    58da:	3201      	adds	r2, #1
    58dc:	549c      	strb	r4, [r3, r2]
    58de:	3201      	adds	r2, #1
    58e0:	549c      	strb	r4, [r3, r2]
    58e2:	3201      	adds	r2, #1
    58e4:	549c      	strb	r4, [r3, r2]
	RegParams.joinbccount =0;
    58e6:	3207      	adds	r2, #7
    58e8:	5499      	strb	r1, [r3, r2]
	RegParams.joinDutyCycleTimeout =0;
    58ea:	001a      	movs	r2, r3
    58ec:	323e      	adds	r2, #62	; 0x3e
    58ee:	7011      	strb	r1, [r2, #0]
    58f0:	7051      	strb	r1, [r2, #1]
    58f2:	7091      	strb	r1, [r2, #2]
    58f4:	70d1      	strb	r1, [r2, #3]
	RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime = 1;
    58f6:	31c3      	adds	r1, #195	; 0xc3
    58f8:	31ff      	adds	r1, #255	; 0xff
    58fa:	5c5a      	ldrb	r2, [r3, r1]
    58fc:	2401      	movs	r4, #1
    58fe:	4322      	orrs	r2, r4
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime = 1;
    5900:	2402      	movs	r4, #2
    5902:	4322      	orrs	r2, r4
    5904:	545a      	strb	r2, [r3, r1]
	RegParams.band = ismBand;
    5906:	222e      	movs	r2, #46	; 0x2e
    5908:	5498      	strb	r0, [r3, r2]
	if(ismBand >= ISM_BRN923 && ismBand <= ISM_VTM923)
    590a:	3806      	subs	r0, #6
		result =  LORAWAN_INVALID_PARAMETER;
    590c:	240a      	movs	r4, #10
	if(ismBand >= ISM_BRN923 && ismBand <= ISM_VTM923)
    590e:	2808      	cmp	r0, #8
    5910:	d91a      	bls.n	5948 <LORAReg_InitAS+0x16c>
	if(!initialized)
    5912:	4b44      	ldr	r3, [pc, #272]	; (5a24 <LORAReg_InitAS+0x248>)
    5914:	781b      	ldrb	r3, [r3, #0]
    5916:	2b00      	cmp	r3, #0
    5918:	d102      	bne.n	5920 <LORAReg_InitAS+0x144>
		initialized = true;
    591a:	2201      	movs	r2, #1
    591c:	4b41      	ldr	r3, [pc, #260]	; (5a24 <LORAReg_InitAS+0x248>)
    591e:	701a      	strb	r2, [r3, #0]
    LORAREG_InitGetAttrFnPtrsAS();	
    5920:	4b41      	ldr	r3, [pc, #260]	; (5a28 <LORAReg_InitAS+0x24c>)
    5922:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsAS();
    5924:	4b41      	ldr	r3, [pc, #260]	; (5a2c <LORAReg_InitAS+0x250>)
    5926:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsAS();
    5928:	4b41      	ldr	r3, [pc, #260]	; (5a30 <LORAReg_InitAS+0x254>)
    592a:	4798      	blx	r3
	PDS_STORE(RegParams.regParamItems.band_item_id);
    592c:	4b3b      	ldr	r3, [pc, #236]	; (5a1c <LORAReg_InitAS+0x240>)
    592e:	4a41      	ldr	r2, [pc, #260]	; (5a34 <LORAReg_InitAS+0x258>)
    5930:	5c9a      	ldrb	r2, [r3, r2]
    5932:	4941      	ldr	r1, [pc, #260]	; (5a38 <LORAReg_InitAS+0x25c>)
    5934:	5c58      	ldrb	r0, [r3, r1]
    5936:	0200      	lsls	r0, r0, #8
    5938:	4310      	orrs	r0, r2
    593a:	b2c1      	uxtb	r1, r0
    593c:	0a00      	lsrs	r0, r0, #8
    593e:	4b3f      	ldr	r3, [pc, #252]	; (5a3c <LORAReg_InitAS+0x260>)
    5940:	4798      	blx	r3
}
    5942:	0020      	movs	r0, r4
    5944:	b006      	add	sp, #24
    5946:	bd70      	pop	{r4, r5, r6, pc}
	memcpy (RegParams.pChParams, DefaultChannels923, sizeof(DefaultChannels923));
    5948:	001c      	movs	r4, r3
    594a:	0018      	movs	r0, r3
    594c:	3083      	adds	r0, #131	; 0x83
    594e:	3a2a      	subs	r2, #42	; 0x2a
    5950:	493b      	ldr	r1, [pc, #236]	; (5a40 <LORAReg_InitAS+0x264>)
    5952:	4d3c      	ldr	r5, [pc, #240]	; (5a44 <LORAReg_InitAS+0x268>)
    5954:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels923, sizeof(AdvChannels923));
    5956:	0020      	movs	r0, r4
    5958:	30a3      	adds	r0, #163	; 0xa3
    595a:	2218      	movs	r2, #24
    595c:	493a      	ldr	r1, [pc, #232]	; (5a48 <LORAReg_InitAS+0x26c>)
    595e:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParams923, sizeof(SubBandParams923) );
    5960:	0020      	movs	r0, r4
    5962:	30c4      	adds	r0, #196	; 0xc4
    5964:	30ff      	adds	r0, #255	; 0xff
    5966:	220c      	movs	r2, #12
    5968:	4938      	ldr	r1, [pc, #224]	; (5a4c <LORAReg_InitAS+0x270>)
    596a:	47a8      	blx	r5
	memcpy(RegParams.cmnParams.paramsType2.subBandDutyCycle,SubBandDutyCycle923,sizeof(SubBandDutyCycle923));
    596c:	0020      	movs	r0, r4
    596e:	30ae      	adds	r0, #174	; 0xae
    5970:	30ff      	adds	r0, #255	; 0xff
    5972:	2202      	movs	r2, #2
    5974:	4936      	ldr	r1, [pc, #216]	; (5a50 <LORAReg_InitAS+0x274>)
    5976:	47a8      	blx	r5
    5978:	2302      	movs	r3, #2
		RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    597a:	4828      	ldr	r0, [pc, #160]	; (5a1c <LORAReg_InitAS+0x240>)
    597c:	25ff      	movs	r5, #255	; 0xff
	for (i = 2; i < RegParams.maxChannels; i++)
    597e:	242a      	movs	r4, #42	; 0x2a
		RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    5980:	7902      	ldrb	r2, [r0, #4]
    5982:	7941      	ldrb	r1, [r0, #5]
    5984:	0209      	lsls	r1, r1, #8
    5986:	4311      	orrs	r1, r2
    5988:	7982      	ldrb	r2, [r0, #6]
    598a:	0412      	lsls	r2, r2, #16
    598c:	4311      	orrs	r1, r2
    598e:	79c2      	ldrb	r2, [r0, #7]
    5990:	0612      	lsls	r2, r2, #24
    5992:	430a      	orrs	r2, r1
    5994:	0059      	lsls	r1, r3, #1
    5996:	188a      	adds	r2, r1, r2
    5998:	7055      	strb	r5, [r2, #1]
	for (i = 2; i < RegParams.maxChannels; i++)
    599a:	3301      	adds	r3, #1
    599c:	b2db      	uxtb	r3, r3
    599e:	5702      	ldrsb	r2, [r0, r4]
    59a0:	4293      	cmp	r3, r2
    59a2:	dbed      	blt.n	5980 <LORAReg_InitAS+0x1a4>
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = DEFAULT_EIRP_AS;
    59a4:	4c1d      	ldr	r4, [pc, #116]	; (5a1c <LORAReg_InitAS+0x240>)
    59a6:	2210      	movs	r2, #16
    59a8:	23c2      	movs	r3, #194	; 0xc2
    59aa:	33ff      	adds	r3, #255	; 0xff
    59ac:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsAS, sizeof(DefaultDrParamsAS) );
    59ae:	7820      	ldrb	r0, [r4, #0]
    59b0:	7863      	ldrb	r3, [r4, #1]
    59b2:	021b      	lsls	r3, r3, #8
    59b4:	4303      	orrs	r3, r0
    59b6:	78a0      	ldrb	r0, [r4, #2]
    59b8:	0400      	lsls	r0, r0, #16
    59ba:	4303      	orrs	r3, r0
    59bc:	78e0      	ldrb	r0, [r4, #3]
    59be:	0600      	lsls	r0, r0, #24
    59c0:	4318      	orrs	r0, r3
    59c2:	3230      	adds	r2, #48	; 0x30
    59c4:	4923      	ldr	r1, [pc, #140]	; (5a54 <LORAReg_InitAS+0x278>)
    59c6:	4b1f      	ldr	r3, [pc, #124]	; (5a44 <LORAReg_InitAS+0x268>)
    59c8:	4798      	blx	r3
		RegParams.regParamItems.fileid = PDS_FILE_REG_AS_05_IDX;
    59ca:	2304      	movs	r3, #4
    59cc:	2104      	movs	r1, #4
    59ce:	4a22      	ldr	r2, [pc, #136]	; (5a58 <LORAReg_InitAS+0x27c>)
    59d0:	54a1      	strb	r1, [r4, r2]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_AS_CH_PARAM_1;
    59d2:	2100      	movs	r1, #0
    59d4:	4a21      	ldr	r2, [pc, #132]	; (5a5c <LORAReg_InitAS+0x280>)
    59d6:	54a1      	strb	r1, [r4, r2]
    59d8:	18a2      	adds	r2, r4, r2
    59da:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_AS_CH_PARAM_2;
    59dc:	3101      	adds	r1, #1
    59de:	2284      	movs	r2, #132	; 0x84
    59e0:	0092      	lsls	r2, r2, #2
    59e2:	54a1      	strb	r1, [r4, r2]
    59e4:	18a2      	adds	r2, r4, r2
    59e6:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.band_item_id = PDS_REG_AS_BAND;
    59e8:	3101      	adds	r1, #1
    59ea:	4a12      	ldr	r2, [pc, #72]	; (5a34 <LORAReg_InitAS+0x258>)
    59ec:	54a1      	strb	r1, [r4, r2]
    59ee:	18a2      	adds	r2, r4, r2
    59f0:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.lastUsedSB = 0;
    59f2:	2200      	movs	r2, #0
    59f4:	2383      	movs	r3, #131	; 0x83
    59f6:	009b      	lsls	r3, r3, #2
    59f8:	54e2      	strb	r2, [r4, r3]
    59fa:	469c      	mov	ip, r3
    59fc:	4464      	add	r4, ip
    59fe:	2300      	movs	r3, #0
    5a00:	7063      	strb	r3, [r4, #1]
		filemarks.fileMarkListAddr = aRegAsPdsOps;
    5a02:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_AS_MAX_VALUE & 0x00FF);
    5a04:	3203      	adds	r2, #3
    5a06:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_AS_Pds_Cb;
    5a08:	4a15      	ldr	r2, [pc, #84]	; (5a60 <LORAReg_InitAS+0x284>)
		PDS_RegFile(PDS_FILE_REG_AS_05_IDX,filemarks);
    5a0a:	9200      	str	r2, [sp, #0]
    5a0c:	4915      	ldr	r1, [pc, #84]	; (5a64 <LORAReg_InitAS+0x288>)
    5a0e:	9a03      	ldr	r2, [sp, #12]
    5a10:	4b15      	ldr	r3, [pc, #84]	; (5a68 <LORAReg_InitAS+0x28c>)
    5a12:	2004      	movs	r0, #4
    5a14:	4c15      	ldr	r4, [pc, #84]	; (5a6c <LORAReg_InitAS+0x290>)
    5a16:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5a18:	2408      	movs	r4, #8
    5a1a:	e77a      	b.n	5912 <LORAReg_InitAS+0x136>
    5a1c:	20001b4c 	.word	0x20001b4c
    5a20:	20001b48 	.word	0x20001b48
    5a24:	20000b98 	.word	0x20000b98
    5a28:	00009d55 	.word	0x00009d55
    5a2c:	0000a471 	.word	0x0000a471
    5a30:	0000a739 	.word	0x0000a739
    5a34:	00000212 	.word	0x00000212
    5a38:	00000213 	.word	0x00000213
    5a3c:	0000ad0d 	.word	0x0000ad0d
    5a40:	0001d440 	.word	0x0001d440
    5a44:	00015c7d 	.word	0x00015c7d
    5a48:	0001d428 	.word	0x0001d428
    5a4c:	0001d488 	.word	0x0001d488
    5a50:	0001d484 	.word	0x0001d484
    5a54:	0001d444 	.word	0x0001d444
    5a58:	0000020b 	.word	0x0000020b
    5a5c:	0000020e 	.word	0x0000020e
    5a60:	000057d9 	.word	0x000057d9
    5a64:	20001928 	.word	0x20001928
    5a68:	0001d494 	.word	0x0001d494
    5a6c:	0000af09 	.word	0x0000af09

00005a70 <LorawanReg_AU_Pds_Cb>:
}
#if (ENABLE_PDS == 1)
void LorawanReg_AU_Pds_Cb(void)
{
	
}
    5a70:	4770      	bx	lr
	...

00005a74 <LORAReg_InitAU>:
{
    5a74:	b5f0      	push	{r4, r5, r6, r7, lr}
    5a76:	46de      	mov	lr, fp
    5a78:	4657      	mov	r7, sl
    5a7a:	464e      	mov	r6, r9
    5a7c:	4645      	mov	r5, r8
    5a7e:	b5e0      	push	{r5, r6, r7, lr}
    5a80:	b087      	sub	sp, #28
    5a82:	4683      	mov	fp, r0
    RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_AU;
    5a84:	4c83      	ldr	r4, [pc, #524]	; (5c94 <LORAReg_InitAU+0x220>)
    5a86:	2103      	movs	r1, #3
    5a88:	2326      	movs	r3, #38	; 0x26
    5a8a:	54e1      	strb	r1, [r4, r3]
	RegParams.maxChannels = MAX_CHANNELS_AU_NA;
    5a8c:	3145      	adds	r1, #69	; 0x45
    5a8e:	3304      	adds	r3, #4
    5a90:	54e1      	strb	r1, [r4, r3]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_AU;
    5a92:	3941      	subs	r1, #65	; 0x41
    5a94:	3b03      	subs	r3, #3
    5a96:	54e1      	strb	r1, [r4, r3]
	RegParams.pChParams = &RegParams.cmnParams.paramsType1.chParams[0];
    5a98:	0020      	movs	r0, r4
    5a9a:	30b3      	adds	r0, #179	; 0xb3
    5a9c:	2600      	movs	r6, #0
    5a9e:	7120      	strb	r0, [r4, #4]
    5aa0:	0a03      	lsrs	r3, r0, #8
    5aa2:	7163      	strb	r3, [r4, #5]
    5aa4:	0c03      	lsrs	r3, r0, #16
    5aa6:	71a3      	strb	r3, [r4, #6]
    5aa8:	0e03      	lsrs	r3, r0, #24
    5aaa:	71e3      	strb	r3, [r4, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType1.DRParams[0];
    5aac:	2343      	movs	r3, #67	; 0x43
    5aae:	4698      	mov	r8, r3
    5ab0:	44a0      	add	r8, r4
    5ab2:	4643      	mov	r3, r8
    5ab4:	7023      	strb	r3, [r4, #0]
    5ab6:	4643      	mov	r3, r8
    5ab8:	0a1b      	lsrs	r3, r3, #8
    5aba:	7063      	strb	r3, [r4, #1]
    5abc:	4643      	mov	r3, r8
    5abe:	0c1b      	lsrs	r3, r3, #16
    5ac0:	70a3      	strb	r3, [r4, #2]
    5ac2:	4643      	mov	r3, r8
    5ac4:	0e1b      	lsrs	r3, r3, #24
    5ac6:	70e3      	strb	r3, [r4, #3]
	RegParams.MinNewChIndex = 0xFF;
    5ac8:	2321      	movs	r3, #33	; 0x21
    5aca:	31f8      	adds	r1, #248	; 0xf8
    5acc:	54e1      	strb	r1, [r4, r3]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_AU;
    5ace:	2508      	movs	r5, #8
    5ad0:	2708      	movs	r7, #8
    5ad2:	3301      	adds	r3, #1
    5ad4:	54e5      	strb	r5, [r4, r3]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_AU;
    5ad6:	3301      	adds	r3, #1
    5ad8:	54e5      	strb	r5, [r4, r3]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_AU;
    5ada:	3b83      	subs	r3, #131	; 0x83
    5adc:	469c      	mov	ip, r3
    5ade:	7723      	strb	r3, [r4, #28]
    5ae0:	2370      	movs	r3, #112	; 0x70
    5ae2:	7763      	strb	r3, [r4, #29]
    5ae4:	77a7      	strb	r7, [r4, #30]
    5ae6:	3b39      	subs	r3, #57	; 0x39
    5ae8:	77e3      	strb	r3, [r4, #31]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_AU;
    5aea:	39c7      	subs	r1, #199	; 0xc7
    5aec:	3b17      	subs	r3, #23
    5aee:	54e1      	strb	r1, [r4, r3]
	RegParams.minDataRate = MAC_DATARATE_MIN_AU;
    5af0:	2224      	movs	r2, #36	; 0x24
    5af2:	3b1a      	subs	r3, #26
    5af4:	54a3      	strb	r3, [r4, r2]
	RegParams.maxDataRate = MAC_DATARATE_MAX_AU;
    5af6:	3201      	adds	r2, #1
    5af8:	54a6      	strb	r6, [r4, r2]
	RegParams.cmnParams.paramsType1.Max_125khzChan = MAX_CHANNELS_BANDWIDTH_125_AU_NA;
    5afa:	321b      	adds	r2, #27
    5afc:	4692      	mov	sl, r2
    5afe:	2254      	movs	r2, #84	; 0x54
    5b00:	32ff      	adds	r2, #255	; 0xff
    5b02:	4653      	mov	r3, sl
    5b04:	54a3      	strb	r3, [r4, r2]
	RegParams.cmnParams.paramsType1.Max_500khzChan = MAX_CHANNELS_BANDWIDTH_500_AU_NA;
    5b06:	23aa      	movs	r3, #170	; 0xaa
    5b08:	005b      	lsls	r3, r3, #1
    5b0a:	54e5      	strb	r5, [r4, r3]
	RegParams.cmnParams.paramsType1.minTxDR = DR0;
    5b0c:	2350      	movs	r3, #80	; 0x50
    5b0e:	33ff      	adds	r3, #255	; 0xff
    5b10:	54e6      	strb	r6, [r4, r3]
	RegParams.cmnParams.paramsType1.maxTxDR = DR6;
    5b12:	3301      	adds	r3, #1
    5b14:	3a4e      	subs	r2, #78	; 0x4e
    5b16:	3aff      	subs	r2, #255	; 0xff
    5b18:	54e2      	strb	r2, [r4, r3]
	RegParams.cmnParams.paramsType1.minRxDR = DR8;
    5b1a:	2352      	movs	r3, #82	; 0x52
    5b1c:	33ff      	adds	r3, #255	; 0xff
    5b1e:	54e5      	strb	r5, [r4, r3]
	RegParams.cmnParams.paramsType1.maxRxDR = DR13;
    5b20:	3b45      	subs	r3, #69	; 0x45
    5b22:	3bff      	subs	r3, #255	; 0xff
    5b24:	4699      	mov	r9, r3
    5b26:	3346      	adds	r3, #70	; 0x46
    5b28:	33ff      	adds	r3, #255	; 0xff
    5b2a:	464a      	mov	r2, r9
    5b2c:	54e2      	strb	r2, [r4, r3]
	RegParams.cmnParams.paramsType1.RxParamWindowOffset1 = 8;
    5b2e:	2356      	movs	r3, #86	; 0x56
    5b30:	33ff      	adds	r3, #255	; 0xff
    5b32:	54e5      	strb	r5, [r4, r3]
	RegParams.cmnParams.paramsType1.UpStreamCh0Freq = UPSTREAM_CH0_AU;
    5b34:	2300      	movs	r3, #0
    5b36:	4699      	mov	r9, r3
    5b38:	2344      	movs	r3, #68	; 0x44
    5b3a:	33ff      	adds	r3, #255	; 0xff
    5b3c:	464a      	mov	r2, r9
    5b3e:	54e2      	strb	r2, [r4, r3]
    5b40:	0023      	movs	r3, r4
    5b42:	3344      	adds	r3, #68	; 0x44
    5b44:	33ff      	adds	r3, #255	; 0xff
    5b46:	2228      	movs	r2, #40	; 0x28
    5b48:	4252      	negs	r2, r2
    5b4a:	705a      	strb	r2, [r3, #1]
    5b4c:	2274      	movs	r2, #116	; 0x74
    5b4e:	4252      	negs	r2, r2
    5b50:	709a      	strb	r2, [r3, #2]
    5b52:	2236      	movs	r2, #54	; 0x36
    5b54:	70da      	strb	r2, [r3, #3]
	RegParams.cmnParams.paramsType1.UpStreamCh64Freq = UPSTREAM_CH64_AU;
    5b56:	2360      	movs	r3, #96	; 0x60
    5b58:	4699      	mov	r9, r3
    5b5a:	2348      	movs	r3, #72	; 0x48
    5b5c:	33ff      	adds	r3, #255	; 0xff
    5b5e:	464a      	mov	r2, r9
    5b60:	54e2      	strb	r2, [r4, r3]
    5b62:	0023      	movs	r3, r4
    5b64:	3348      	adds	r3, #72	; 0x48
    5b66:	33ff      	adds	r3, #255	; 0xff
    5b68:	227a      	movs	r2, #122	; 0x7a
    5b6a:	4252      	negs	r2, r2
    5b6c:	705a      	strb	r2, [r3, #1]
    5b6e:	2269      	movs	r2, #105	; 0x69
    5b70:	4252      	negs	r2, r2
    5b72:	709a      	strb	r2, [r3, #2]
    5b74:	2236      	movs	r2, #54	; 0x36
    5b76:	70da      	strb	r2, [r3, #3]
	RegParams.cmnParams.paramsType1.DownStreamCh0Freq = DOWNSTREAM_CH0_AU;
    5b78:	234c      	movs	r3, #76	; 0x4c
    5b7a:	33ff      	adds	r3, #255	; 0xff
    5b7c:	4662      	mov	r2, ip
    5b7e:	54e2      	strb	r2, [r4, r3]
    5b80:	0023      	movs	r3, r4
    5b82:	334c      	adds	r3, #76	; 0x4c
    5b84:	33ff      	adds	r3, #255	; 0xff
    5b86:	2270      	movs	r2, #112	; 0x70
    5b88:	705a      	strb	r2, [r3, #1]
    5b8a:	709f      	strb	r7, [r3, #2]
    5b8c:	2237      	movs	r2, #55	; 0x37
    5b8e:	70da      	strb	r2, [r3, #3]
    RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    5b90:	0023      	movs	r3, r4
    5b92:	3334      	adds	r3, #52	; 0x34
    5b94:	7523      	strb	r3, [r4, #20]
    5b96:	0a1a      	lsrs	r2, r3, #8
    5b98:	7562      	strb	r2, [r4, #21]
    5b9a:	0c1a      	lsrs	r2, r3, #16
    5b9c:	75a2      	strb	r2, [r4, #22]
    5b9e:	0e1b      	lsrs	r3, r3, #24
    5ba0:	75e3      	strb	r3, [r4, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    5ba2:	0023      	movs	r3, r4
    5ba4:	333d      	adds	r3, #61	; 0x3d
    5ba6:	7623      	strb	r3, [r4, #24]
    5ba8:	0a1a      	lsrs	r2, r3, #8
    5baa:	7662      	strb	r2, [r4, #25]
    5bac:	0c1a      	lsrs	r2, r3, #16
    5bae:	76a2      	strb	r2, [r4, #26]
    5bb0:	0e1b      	lsrs	r3, r3, #24
    5bb2:	76e3      	strb	r3, [r4, #27]
    RegParams.Rx1DrOffset = 5;
    5bb4:	2305      	movs	r3, #5
    5bb6:	469c      	mov	ip, r3
    5bb8:	3327      	adds	r3, #39	; 0x27
    5bba:	4662      	mov	r2, ip
    5bbc:	54e2      	strb	r2, [r4, r3]
	RegParams.maxTxPwrIndx = 10;
    5bbe:	3b22      	subs	r3, #34	; 0x22
    5bc0:	469c      	mov	ip, r3
    5bc2:	3323      	adds	r3, #35	; 0x23
    5bc4:	4662      	mov	r2, ip
    5bc6:	54e2      	strb	r2, [r4, r3]
	RegParams.maxTxPwr = 30;
    5bc8:	3b0f      	subs	r3, #15
    5bca:	469c      	mov	ip, r3
    5bcc:	330a      	adds	r3, #10
    5bce:	4662      	mov	r2, ip
    5bd0:	54e2      	strb	r2, [r4, r3]
	RegParams.cmnParams.paramsType1.lastUsedSB = 0;
    5bd2:	2358      	movs	r3, #88	; 0x58
    5bd4:	33ff      	adds	r3, #255	; 0xff
    5bd6:	54e6      	strb	r6, [r4, r3]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[0];	
    5bd8:	4b2f      	ldr	r3, [pc, #188]	; (5c98 <LORAReg_InitAU+0x224>)
    5bda:	469a      	mov	sl, r3
    5bdc:	781a      	ldrb	r2, [r3, #0]
    5bde:	4691      	mov	r9, r2
    5be0:	223d      	movs	r2, #61	; 0x3d
    5be2:	464b      	mov	r3, r9
    5be4:	54a3      	strb	r3, [r4, r2]
	RegParams.pJoinDutyCycleTimer->timerId = regTimerId[1];
    5be6:	4653      	mov	r3, sl
    5be8:	785b      	ldrb	r3, [r3, #1]
    5bea:	469c      	mov	ip, r3
    5bec:	233c      	movs	r3, #60	; 0x3c
    5bee:	4662      	mov	r2, ip
    5bf0:	54e2      	strb	r2, [r4, r3]
	RegParams.pJoinDutyCycleTimer->remainingtime = 0;
    5bf2:	2300      	movs	r3, #0
    5bf4:	5463      	strb	r3, [r4, r1]
    5bf6:	2100      	movs	r1, #0
    5bf8:	3339      	adds	r3, #57	; 0x39
    5bfa:	54e1      	strb	r1, [r4, r3]
    5bfc:	3301      	adds	r3, #1
    5bfe:	54e1      	strb	r1, [r4, r3]
    5c00:	3301      	adds	r3, #1
    5c02:	54e1      	strb	r1, [r4, r3]
	RegParams.joinbccount =0;
    5c04:	3307      	adds	r3, #7
    5c06:	54e6      	strb	r6, [r4, r3]
	RegParams.joinDutyCycleTimeout =0;
    5c08:	0023      	movs	r3, r4
    5c0a:	333e      	adds	r3, #62	; 0x3e
    5c0c:	7019      	strb	r1, [r3, #0]
    5c0e:	7059      	strb	r1, [r3, #1]
    5c10:	7099      	strb	r1, [r3, #2]
    5c12:	70d9      	strb	r1, [r3, #3]
	RegParams.band = ismBand;
    5c14:	232e      	movs	r3, #46	; 0x2e
    5c16:	465a      	mov	r2, fp
    5c18:	54e2      	strb	r2, [r4, r3]
	memcpy (RegParams.pChParams, DefaultChannels915AU, sizeof(DefaultChannels915AU) );
    5c1a:	2290      	movs	r2, #144	; 0x90
    5c1c:	491f      	ldr	r1, [pc, #124]	; (5c9c <LORAReg_InitAU+0x228>)
    5c1e:	4b20      	ldr	r3, [pc, #128]	; (5ca0 <LORAReg_InitAU+0x22c>)
    5c20:	4699      	mov	r9, r3
    5c22:	4798      	blx	r3
	memcpy (RegParams.pDrParams, DefaultDrParamsAU, sizeof(DefaultDrParamsAU) );
    5c24:	2270      	movs	r2, #112	; 0x70
    5c26:	491f      	ldr	r1, [pc, #124]	; (5ca4 <LORAReg_InitAU+0x230>)
    5c28:	4640      	mov	r0, r8
    5c2a:	47c8      	blx	r9
	RegParams.cmnParams.paramsType1.alternativeChannel = 0;
    5c2c:	23ab      	movs	r3, #171	; 0xab
    5c2e:	005b      	lsls	r3, r3, #1
    5c30:	54e6      	strb	r6, [r4, r3]
	RegParams.regParamItems.fileid = PDS_FILE_REG_AU_09_IDX;
    5c32:	4b1d      	ldr	r3, [pc, #116]	; (5ca8 <LORAReg_InitAU+0x234>)
    5c34:	54e5      	strb	r5, [r4, r3]
	RegParams.regParamItems.ch_param_1_item_id = PDS_REG_AU_CH_PARAM;
    5c36:	2200      	movs	r2, #0
    5c38:	4b1c      	ldr	r3, [pc, #112]	; (5cac <LORAReg_InitAU+0x238>)
    5c3a:	54e2      	strb	r2, [r4, r3]
    5c3c:	18e3      	adds	r3, r4, r3
    5c3e:	705f      	strb	r7, [r3, #1]
	RegParams.regParamItems.ch_param_2_item_id = 0;
    5c40:	2384      	movs	r3, #132	; 0x84
    5c42:	009b      	lsls	r3, r3, #2
    5c44:	54e2      	strb	r2, [r4, r3]
    5c46:	18e3      	adds	r3, r4, r3
    5c48:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.band_item_id = 0;
    5c4a:	4b19      	ldr	r3, [pc, #100]	; (5cb0 <LORAReg_InitAU+0x23c>)
    5c4c:	54e2      	strb	r2, [r4, r3]
    5c4e:	18e3      	adds	r3, r4, r3
    5c50:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.lastUsedSB = PDS_REG_AU_LAST_USED_SB;
    5c52:	3201      	adds	r2, #1
    5c54:	2383      	movs	r3, #131	; 0x83
    5c56:	009b      	lsls	r3, r3, #2
    5c58:	54e2      	strb	r2, [r4, r3]
    5c5a:	469c      	mov	ip, r3
    5c5c:	4464      	add	r4, ip
    5c5e:	7067      	strb	r7, [r4, #1]
	filemarks.fileMarkListAddr = aRegAuPdsOps;
    5c60:	ab02      	add	r3, sp, #8
	filemarks.numItems =  (uint8_t)(PDS_REG_AU_MAX_VALUE & 0x00FF);
    5c62:	3201      	adds	r2, #1
    5c64:	711a      	strb	r2, [r3, #4]
	filemarks.fIDcb = LorawanReg_AU_Pds_Cb;
    5c66:	4a13      	ldr	r2, [pc, #76]	; (5cb4 <LORAReg_InitAU+0x240>)
	PDS_RegFile(PDS_FILE_REG_AU_09_IDX,filemarks);
    5c68:	9200      	str	r2, [sp, #0]
    5c6a:	4913      	ldr	r1, [pc, #76]	; (5cb8 <LORAReg_InitAU+0x244>)
    5c6c:	9a03      	ldr	r2, [sp, #12]
    5c6e:	4b13      	ldr	r3, [pc, #76]	; (5cbc <LORAReg_InitAU+0x248>)
    5c70:	2008      	movs	r0, #8
    5c72:	4c13      	ldr	r4, [pc, #76]	; (5cc0 <LORAReg_InitAU+0x24c>)
    5c74:	47a0      	blx	r4
    LORAREG_InitGetAttrFnPtrsAU();
    5c76:	4b13      	ldr	r3, [pc, #76]	; (5cc4 <LORAReg_InitAU+0x250>)
    5c78:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsAU();
    5c7a:	4b13      	ldr	r3, [pc, #76]	; (5cc8 <LORAReg_InitAU+0x254>)
    5c7c:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsAU();
    5c7e:	4b13      	ldr	r3, [pc, #76]	; (5ccc <LORAReg_InitAU+0x258>)
    5c80:	4798      	blx	r3
}
    5c82:	2008      	movs	r0, #8
    5c84:	b007      	add	sp, #28
    5c86:	bc3c      	pop	{r2, r3, r4, r5}
    5c88:	4690      	mov	r8, r2
    5c8a:	4699      	mov	r9, r3
    5c8c:	46a2      	mov	sl, r4
    5c8e:	46ab      	mov	fp, r5
    5c90:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5c92:	46c0      	nop			; (mov r8, r8)
    5c94:	20001b4c 	.word	0x20001b4c
    5c98:	20001b48 	.word	0x20001b48
    5c9c:	0001d4ac 	.word	0x0001d4ac
    5ca0:	00015c7d 	.word	0x00015c7d
    5ca4:	0001d53c 	.word	0x0001d53c
    5ca8:	0000020b 	.word	0x0000020b
    5cac:	0000020e 	.word	0x0000020e
    5cb0:	00000212 	.word	0x00000212
    5cb4:	00005a71 	.word	0x00005a71
    5cb8:	2000192c 	.word	0x2000192c
    5cbc:	0001d5ac 	.word	0x0001d5ac
    5cc0:	0000af09 	.word	0x0000af09
    5cc4:	00009e9d 	.word	0x00009e9d
    5cc8:	0000a4dd 	.word	0x0000a4dd
    5ccc:	0000a7a5 	.word	0x0000a7a5

00005cd0 <LorawanReg_EU868_Pds_Cb>:

#if (ENABLE_PDS == 1)
void LorawanReg_EU868_Pds_Cb(void)
{
	
}
    5cd0:	4770      	bx	lr
	...

00005cd4 <LORAReg_InitEU>:
{
    5cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
    5cd6:	b08b      	sub	sp, #44	; 0x2c
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_EU;
    5cd8:	4ba2      	ldr	r3, [pc, #648]	; (5f64 <LORAReg_InitEU+0x290>)
    5cda:	2103      	movs	r1, #3
    5cdc:	2226      	movs	r2, #38	; 0x26
    5cde:	5499      	strb	r1, [r3, r2]
	RegParams.maxChannels = MAX_CHANNELS_T2;
    5ce0:	2510      	movs	r5, #16
    5ce2:	3204      	adds	r2, #4
    5ce4:	549d      	strb	r5, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_EU;
    5ce6:	2406      	movs	r4, #6
    5ce8:	3a01      	subs	r2, #1
    5cea:	549c      	strb	r4, [r3, r2]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_EU;
    5cec:	3c05      	subs	r4, #5
    5cee:	3a02      	subs	r2, #2
    5cf0:	549c      	strb	r4, [r3, r2]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    5cf2:	001a      	movs	r2, r3
    5cf4:	3283      	adds	r2, #131	; 0x83
    5cf6:	2400      	movs	r4, #0
    5cf8:	711a      	strb	r2, [r3, #4]
    5cfa:	0a16      	lsrs	r6, r2, #8
    5cfc:	715e      	strb	r6, [r3, #5]
    5cfe:	0c16      	lsrs	r6, r2, #16
    5d00:	719e      	strb	r6, [r3, #6]
    5d02:	0e12      	lsrs	r2, r2, #24
    5d04:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    5d06:	001a      	movs	r2, r3
    5d08:	3243      	adds	r2, #67	; 0x43
    5d0a:	701a      	strb	r2, [r3, #0]
    5d0c:	0a16      	lsrs	r6, r2, #8
    5d0e:	705e      	strb	r6, [r3, #1]
    5d10:	0c16      	lsrs	r6, r2, #16
    5d12:	709e      	strb	r6, [r3, #2]
    5d14:	0e12      	lsrs	r2, r2, #24
    5d16:	70da      	strb	r2, [r3, #3]
	RegParams.pSubBandParams = &RegParams.cmnParams.paramsType2.SubBands[0];
    5d18:	001a      	movs	r2, r3
    5d1a:	32c4      	adds	r2, #196	; 0xc4
    5d1c:	32ff      	adds	r2, #255	; 0xff
    5d1e:	731a      	strb	r2, [r3, #12]
    5d20:	0a16      	lsrs	r6, r2, #8
    5d22:	735e      	strb	r6, [r3, #13]
    5d24:	0c16      	lsrs	r6, r2, #16
    5d26:	739e      	strb	r6, [r3, #14]
    5d28:	0e12      	lsrs	r2, r2, #24
    5d2a:	73da      	strb	r2, [r3, #15]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    5d2c:	001a      	movs	r2, r3
    5d2e:	32a3      	adds	r2, #163	; 0xa3
    5d30:	721a      	strb	r2, [r3, #8]
    5d32:	0a16      	lsrs	r6, r2, #8
    5d34:	725e      	strb	r6, [r3, #9]
    5d36:	0c16      	lsrs	r6, r2, #16
    5d38:	729e      	strb	r6, [r3, #10]
    5d3a:	0e12      	lsrs	r2, r2, #24
    5d3c:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    5d3e:	001a      	movs	r2, r3
    5d40:	3264      	adds	r2, #100	; 0x64
    5d42:	32ff      	adds	r2, #255	; 0xff
    5d44:	741a      	strb	r2, [r3, #16]
    5d46:	0a16      	lsrs	r6, r2, #8
    5d48:	745e      	strb	r6, [r3, #17]
    5d4a:	0c16      	lsrs	r6, r2, #16
    5d4c:	749e      	strb	r6, [r3, #18]
    5d4e:	0e12      	lsrs	r2, r2, #24
    5d50:	74da      	strb	r2, [r3, #19]
    RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    5d52:	001a      	movs	r2, r3
    5d54:	3234      	adds	r2, #52	; 0x34
    5d56:	751a      	strb	r2, [r3, #20]
    5d58:	0a16      	lsrs	r6, r2, #8
    5d5a:	755e      	strb	r6, [r3, #21]
    5d5c:	0c16      	lsrs	r6, r2, #16
    5d5e:	759e      	strb	r6, [r3, #22]
    5d60:	0e12      	lsrs	r2, r2, #24
    5d62:	75da      	strb	r2, [r3, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    5d64:	001a      	movs	r2, r3
    5d66:	323d      	adds	r2, #61	; 0x3d
    5d68:	761a      	strb	r2, [r3, #24]
    5d6a:	0a16      	lsrs	r6, r2, #8
    5d6c:	765e      	strb	r6, [r3, #25]
    5d6e:	0c16      	lsrs	r6, r2, #16
    5d70:	769e      	strb	r6, [r3, #26]
    5d72:	0e12      	lsrs	r2, r2, #24
    5d74:	76da      	strb	r2, [r3, #27]
	RegParams.MinNewChIndex = 3;
    5d76:	2221      	movs	r2, #33	; 0x21
    5d78:	5499      	strb	r1, [r3, r2]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_EU;
    5d7a:	2622      	movs	r6, #34	; 0x22
    5d7c:	3a01      	subs	r2, #1
    5d7e:	549e      	strb	r6, [r3, r2]
	RegParams.minDataRate = MAC_DATARATE_MIN_EU;
    5d80:	3a19      	subs	r2, #25
    5d82:	3602      	adds	r6, #2
    5d84:	559a      	strb	r2, [r3, r6]
	RegParams.maxDataRate = MAC_DATARATE_MAX_EU;
    5d86:	3601      	adds	r6, #1
    5d88:	559c      	strb	r4, [r3, r6]
	RegParams.Rx1DrOffset = 5;
    5d8a:	2705      	movs	r7, #5
    5d8c:	3607      	adds	r6, #7
    5d8e:	559f      	strb	r7, [r3, r6]
	RegParams.maxTxPwrIndx = 7;
    5d90:	3601      	adds	r6, #1
    5d92:	559a      	strb	r2, [r3, r6]
	RegParams.cmnParams.paramsType2.minNonDefChId = 3;
    5d94:	32ba      	adds	r2, #186	; 0xba
    5d96:	32ff      	adds	r2, #255	; 0xff
    5d98:	5499      	strb	r1, [r3, r2]
	RegParams.maxTxPwr = 16;
    5d9a:	3a99      	subs	r2, #153	; 0x99
    5d9c:	3aff      	subs	r2, #255	; 0xff
    5d9e:	549d      	strb	r5, [r3, r2]
	RegParams.pDutyCycleTimer->timerId = regTimerId[0];
    5da0:	4a71      	ldr	r2, [pc, #452]	; (5f68 <LORAReg_InitEU+0x294>)
    5da2:	7815      	ldrb	r5, [r2, #0]
    5da4:	2168      	movs	r1, #104	; 0x68
    5da6:	31ff      	adds	r1, #255	; 0xff
    5da8:	545d      	strb	r5, [r3, r1]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[1];
    5daa:	7855      	ldrb	r5, [r2, #1]
    5dac:	392b      	subs	r1, #43	; 0x2b
    5dae:	39ff      	subs	r1, #255	; 0xff
    5db0:	545d      	strb	r5, [r3, r1]
    RegParams.pJoinDutyCycleTimer->timerId = regTimerId[2];
    5db2:	7891      	ldrb	r1, [r2, #2]
    5db4:	223c      	movs	r2, #60	; 0x3c
    5db6:	5499      	strb	r1, [r3, r2]
	RegParams.pJoinDutyCycleTimer->remainingtime =0;
    5db8:	2100      	movs	r1, #0
    5dba:	3a04      	subs	r2, #4
    5dbc:	5499      	strb	r1, [r3, r2]
    5dbe:	3201      	adds	r2, #1
    5dc0:	5499      	strb	r1, [r3, r2]
    5dc2:	3201      	adds	r2, #1
    5dc4:	5499      	strb	r1, [r3, r2]
    5dc6:	3201      	adds	r2, #1
    5dc8:	5499      	strb	r1, [r3, r2]
	RegParams.joinbccount =0;
    5dca:	3207      	adds	r2, #7
    5dcc:	549c      	strb	r4, [r3, r2]
	RegParams.joinDutyCycleTimeout =0;
    5dce:	001a      	movs	r2, r3
    5dd0:	323e      	adds	r2, #62	; 0x3e
    5dd2:	7011      	strb	r1, [r2, #0]
    5dd4:	7051      	strb	r1, [r2, #1]
    5dd6:	7091      	strb	r1, [r2, #2]
    5dd8:	70d1      	strb	r1, [r2, #3]
	RegParams.band = ismBand;
    5dda:	222e      	movs	r2, #46	; 0x2e
    5ddc:	5498      	strb	r0, [r3, r2]
	if(ismBand == ISM_EU868)
    5dde:	2800      	cmp	r0, #0
    5de0:	d006      	beq.n	5df0 <LORAReg_InitEU+0x11c>
		return UNSUPPORTED_BAND;
    5de2:	23c6      	movs	r3, #198	; 0xc6
	else if(ismBand == ISM_EU433)
    5de4:	2801      	cmp	r0, #1
    5de6:	d100      	bne.n	5dea <LORAReg_InitEU+0x116>
    5de8:	e084      	b.n	5ef4 <LORAReg_InitEU+0x220>
}
    5dea:	0018      	movs	r0, r3
    5dec:	b00b      	add	sp, #44	; 0x2c
    5dee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    memcpy (RegParams.pChParams, DefaultChannels868, sizeof(DefaultChannels868) );
    5df0:	001c      	movs	r4, r3
    5df2:	0018      	movs	r0, r3
    5df4:	3083      	adds	r0, #131	; 0x83
    5df6:	3a28      	subs	r2, #40	; 0x28
    5df8:	495c      	ldr	r1, [pc, #368]	; (5f6c <LORAReg_InitEU+0x298>)
    5dfa:	4d5d      	ldr	r5, [pc, #372]	; (5f70 <LORAReg_InitEU+0x29c>)
    5dfc:	47a8      	blx	r5
    memcpy (RegParams.pOtherChParams, AdvChannels868, sizeof(AdvChannels868) );	
    5dfe:	0020      	movs	r0, r4
    5e00:	30a3      	adds	r0, #163	; 0xa3
    5e02:	2224      	movs	r2, #36	; 0x24
    5e04:	495b      	ldr	r1, [pc, #364]	; (5f74 <LORAReg_InitEU+0x2a0>)
    5e06:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParams868, sizeof(SubBandParams868) );
    5e08:	0020      	movs	r0, r4
    5e0a:	30c4      	adds	r0, #196	; 0xc4
    5e0c:	30ff      	adds	r0, #255	; 0xff
    5e0e:	2248      	movs	r2, #72	; 0x48
    5e10:	4959      	ldr	r1, [pc, #356]	; (5f78 <LORAReg_InitEU+0x2a4>)
    5e12:	47a8      	blx	r5
	memcpy(RegParams.cmnParams.paramsType2.subBandDutyCycle,SubBandDutyCycle868,sizeof(SubBandDutyCycle868));
    5e14:	0020      	movs	r0, r4
    5e16:	30ae      	adds	r0, #174	; 0xae
    5e18:	30ff      	adds	r0, #255	; 0xff
    5e1a:	220c      	movs	r2, #12
    5e1c:	4957      	ldr	r1, [pc, #348]	; (5f7c <LORAReg_InitEU+0x2a8>)
    5e1e:	47a8      	blx	r5
    5e20:	2303      	movs	r3, #3
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;		
    5e22:	4850      	ldr	r0, [pc, #320]	; (5f64 <LORAReg_InitEU+0x290>)
    5e24:	25ff      	movs	r5, #255	; 0xff
    for (i = 3; i < RegParams.maxChannels; i++)
    5e26:	242a      	movs	r4, #42	; 0x2a
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;		
    5e28:	7902      	ldrb	r2, [r0, #4]
    5e2a:	7941      	ldrb	r1, [r0, #5]
    5e2c:	0209      	lsls	r1, r1, #8
    5e2e:	4311      	orrs	r1, r2
    5e30:	7982      	ldrb	r2, [r0, #6]
    5e32:	0412      	lsls	r2, r2, #16
    5e34:	4311      	orrs	r1, r2
    5e36:	79c2      	ldrb	r2, [r0, #7]
    5e38:	0612      	lsls	r2, r2, #24
    5e3a:	430a      	orrs	r2, r1
    5e3c:	0059      	lsls	r1, r3, #1
    5e3e:	188a      	adds	r2, r1, r2
    5e40:	7055      	strb	r5, [r2, #1]
    for (i = 3; i < RegParams.maxChannels; i++)
    5e42:	3301      	adds	r3, #1
    5e44:	b2db      	uxtb	r3, r3
    5e46:	5702      	ldrsb	r2, [r0, r4]
    5e48:	4293      	cmp	r3, r2
    5e4a:	dbed      	blt.n	5e28 <LORAReg_InitEU+0x154>
		RegParams.DefRx1DataRate = MAC_868_RX1_WINDOW_DATARATE;
    5e4c:	4b45      	ldr	r3, [pc, #276]	; (5f64 <LORAReg_InitEU+0x290>)
    5e4e:	2200      	movs	r2, #0
    5e50:	2122      	movs	r1, #34	; 0x22
    5e52:	545a      	strb	r2, [r3, r1]
		RegParams.DefRx2DataRate = MAC_868_RX2_WINDOW_DATARATE;
    5e54:	3101      	adds	r1, #1
    5e56:	545a      	strb	r2, [r3, r1]
		RegParams.DefRx2Freq = MAC_868_RX2_WINDOW_FREQ;
    5e58:	3208      	adds	r2, #8
    5e5a:	771a      	strb	r2, [r3, #28]
    5e5c:	3a22      	subs	r2, #34	; 0x22
    5e5e:	775a      	strb	r2, [r3, #29]
    5e60:	3a13      	subs	r2, #19
    5e62:	779a      	strb	r2, [r3, #30]
    5e64:	3260      	adds	r2, #96	; 0x60
    5e66:	77da      	strb	r2, [r3, #31]
		RegParams.regParamItems.fileid = PDS_FILE_REG_EU868_04_IDX;
    5e68:	3920      	subs	r1, #32
    5e6a:	4a45      	ldr	r2, [pc, #276]	; (5f80 <LORAReg_InitEU+0x2ac>)
    5e6c:	5499      	strb	r1, [r3, r2]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_EU868_CH_PARAM_1;
    5e6e:	2100      	movs	r1, #0
    5e70:	4a44      	ldr	r2, [pc, #272]	; (5f84 <LORAReg_InitEU+0x2b0>)
    5e72:	5499      	strb	r1, [r3, r2]
    5e74:	189a      	adds	r2, r3, r2
    5e76:	2103      	movs	r1, #3
    5e78:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_EU868_CH_PARAM_2;
    5e7a:	2100      	movs	r1, #0
    5e7c:	2284      	movs	r2, #132	; 0x84
    5e7e:	0092      	lsls	r2, r2, #2
    5e80:	5499      	strb	r1, [r3, r2]
    5e82:	189a      	adds	r2, r3, r2
    5e84:	310b      	adds	r1, #11
    5e86:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.band_item_id = 0;
    5e88:	2100      	movs	r1, #0
    5e8a:	4a3f      	ldr	r2, [pc, #252]	; (5f88 <LORAReg_InitEU+0x2b4>)
    5e8c:	5499      	strb	r1, [r3, r2]
    5e8e:	189a      	adds	r2, r3, r2
    5e90:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.lastUsedSB = 0;
    5e92:	2283      	movs	r2, #131	; 0x83
    5e94:	0092      	lsls	r2, r2, #2
    5e96:	5499      	strb	r1, [r3, r2]
    5e98:	4694      	mov	ip, r2
    5e9a:	4463      	add	r3, ip
    5e9c:	2200      	movs	r2, #0
    5e9e:	705a      	strb	r2, [r3, #1]
		filemarks_fid1.fileMarkListAddr = aRegEu868Fid1PdsOps;
    5ea0:	ab02      	add	r3, sp, #8
		filemarks_fid1.numItems =  (uint8_t)(PDS_REG_EU868_FID1_MAX_VALUE & 0x00FF);
    5ea2:	2601      	movs	r6, #1
    5ea4:	711e      	strb	r6, [r3, #4]
		filemarks_fid1.fIDcb = LorawanReg_EU868_Pds_Cb;
    5ea6:	4d39      	ldr	r5, [pc, #228]	; (5f8c <LORAReg_InitEU+0x2b8>)
		PDS_RegFile(PDS_FILE_REG_EU868_04_IDX,filemarks_fid1);
    5ea8:	9500      	str	r5, [sp, #0]
    5eaa:	4939      	ldr	r1, [pc, #228]	; (5f90 <LORAReg_InitEU+0x2bc>)
    5eac:	9a03      	ldr	r2, [sp, #12]
    5eae:	4b39      	ldr	r3, [pc, #228]	; (5f94 <LORAReg_InitEU+0x2c0>)
    5eb0:	2003      	movs	r0, #3
    5eb2:	4c39      	ldr	r4, [pc, #228]	; (5f98 <LORAReg_InitEU+0x2c4>)
    5eb4:	47a0      	blx	r4
		filemarks_fid2.fileMarkListAddr = aRegEu868Fid2PdsOps;
    5eb6:	ab06      	add	r3, sp, #24
		filemarks_fid2.numItems =  (uint8_t)(PDS_REG_EU868_FID2_MAX_VALUE & 0x00FF);
    5eb8:	711e      	strb	r6, [r3, #4]
		PDS_RegFile(PDS_FILE_REG_EU868_12_IDX,filemarks_fid2);
    5eba:	9500      	str	r5, [sp, #0]
    5ebc:	4937      	ldr	r1, [pc, #220]	; (5f9c <LORAReg_InitEU+0x2c8>)
    5ebe:	9a07      	ldr	r2, [sp, #28]
    5ec0:	4b37      	ldr	r3, [pc, #220]	; (5fa0 <LORAReg_InitEU+0x2cc>)
    5ec2:	200b      	movs	r0, #11
    5ec4:	47a0      	blx	r4
	memcpy (RegParams.pDrParams, DefaultDrparamsEU, sizeof(DefaultDrparamsEU) );
    5ec6:	4a27      	ldr	r2, [pc, #156]	; (5f64 <LORAReg_InitEU+0x290>)
    5ec8:	7810      	ldrb	r0, [r2, #0]
    5eca:	7853      	ldrb	r3, [r2, #1]
    5ecc:	021b      	lsls	r3, r3, #8
    5ece:	4303      	orrs	r3, r0
    5ed0:	7890      	ldrb	r0, [r2, #2]
    5ed2:	0400      	lsls	r0, r0, #16
    5ed4:	4303      	orrs	r3, r0
    5ed6:	78d0      	ldrb	r0, [r2, #3]
    5ed8:	0600      	lsls	r0, r0, #24
    5eda:	4318      	orrs	r0, r3
    5edc:	2240      	movs	r2, #64	; 0x40
    5ede:	4931      	ldr	r1, [pc, #196]	; (5fa4 <LORAReg_InitEU+0x2d0>)
    5ee0:	4b23      	ldr	r3, [pc, #140]	; (5f70 <LORAReg_InitEU+0x29c>)
    5ee2:	4798      	blx	r3
    LORAREG_InitGetAttrFnPtrsEU();
    5ee4:	4b30      	ldr	r3, [pc, #192]	; (5fa8 <LORAReg_InitEU+0x2d4>)
    5ee6:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsEU();
    5ee8:	4b30      	ldr	r3, [pc, #192]	; (5fac <LORAReg_InitEU+0x2d8>)
    5eea:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsEU();
    5eec:	4b30      	ldr	r3, [pc, #192]	; (5fb0 <LORAReg_InitEU+0x2dc>)
    5eee:	4798      	blx	r3
	return status;
    5ef0:	2308      	movs	r3, #8
    5ef2:	e77a      	b.n	5dea <LORAReg_InitEU+0x116>
    memcpy (RegParams.pChParams, DefaultChannels433, sizeof(DefaultChannels433) );
    5ef4:	4c1b      	ldr	r4, [pc, #108]	; (5f64 <LORAReg_InitEU+0x290>)
    5ef6:	0020      	movs	r0, r4
    5ef8:	3083      	adds	r0, #131	; 0x83
    5efa:	2206      	movs	r2, #6
    5efc:	492d      	ldr	r1, [pc, #180]	; (5fb4 <LORAReg_InitEU+0x2e0>)
    5efe:	4d1c      	ldr	r5, [pc, #112]	; (5f70 <LORAReg_InitEU+0x29c>)
    5f00:	47a8      	blx	r5
    memcpy (RegParams.pOtherChParams, AdvChannels433, sizeof(AdvChannels433) );
    5f02:	0020      	movs	r0, r4
    5f04:	30a3      	adds	r0, #163	; 0xa3
    5f06:	2224      	movs	r2, #36	; 0x24
    5f08:	492b      	ldr	r1, [pc, #172]	; (5fb8 <LORAReg_InitEU+0x2e4>)
    5f0a:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParams433, sizeof(SubBandParams433) );	
    5f0c:	0020      	movs	r0, r4
    5f0e:	30c4      	adds	r0, #196	; 0xc4
    5f10:	30ff      	adds	r0, #255	; 0xff
    5f12:	220c      	movs	r2, #12
    5f14:	4929      	ldr	r1, [pc, #164]	; (5fbc <LORAReg_InitEU+0x2e8>)
    5f16:	47a8      	blx	r5
    5f18:	2303      	movs	r3, #3
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    5f1a:	4812      	ldr	r0, [pc, #72]	; (5f64 <LORAReg_InitEU+0x290>)
    5f1c:	25ff      	movs	r5, #255	; 0xff
    for (i = 3; i < RegParams.maxChannels; i++)
    5f1e:	242a      	movs	r4, #42	; 0x2a
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    5f20:	7902      	ldrb	r2, [r0, #4]
    5f22:	7941      	ldrb	r1, [r0, #5]
    5f24:	0209      	lsls	r1, r1, #8
    5f26:	4311      	orrs	r1, r2
    5f28:	7982      	ldrb	r2, [r0, #6]
    5f2a:	0412      	lsls	r2, r2, #16
    5f2c:	4311      	orrs	r1, r2
    5f2e:	79c2      	ldrb	r2, [r0, #7]
    5f30:	0612      	lsls	r2, r2, #24
    5f32:	430a      	orrs	r2, r1
    5f34:	0059      	lsls	r1, r3, #1
    5f36:	188a      	adds	r2, r1, r2
    5f38:	7055      	strb	r5, [r2, #1]
    for (i = 3; i < RegParams.maxChannels; i++)
    5f3a:	3301      	adds	r3, #1
    5f3c:	b2db      	uxtb	r3, r3
    5f3e:	5702      	ldrsb	r2, [r0, r4]
    5f40:	4293      	cmp	r3, r2
    5f42:	dbed      	blt.n	5f20 <LORAReg_InitEU+0x24c>
		RegParams.DefRx1DataRate = MAC_433_RX1_WINDOW_DATARATE;
    5f44:	4b07      	ldr	r3, [pc, #28]	; (5f64 <LORAReg_InitEU+0x290>)
    5f46:	2105      	movs	r1, #5
    5f48:	2222      	movs	r2, #34	; 0x22
    5f4a:	5499      	strb	r1, [r3, r2]
		RegParams.DefRx2DataRate = MAC_433_RX2_WINDOW_DATARATE;
    5f4c:	2100      	movs	r1, #0
    5f4e:	3201      	adds	r2, #1
    5f50:	5499      	strb	r1, [r3, r2]
		RegParams.DefRx2Freq = MAC_433_RX2_WINDOW_FREQ;
    5f52:	3a93      	subs	r2, #147	; 0x93
    5f54:	771a      	strb	r2, [r3, #28]
    5f56:	3241      	adds	r2, #65	; 0x41
    5f58:	775a      	strb	r2, [r3, #29]
    5f5a:	3a02      	subs	r2, #2
    5f5c:	779a      	strb	r2, [r3, #30]
    5f5e:	324a      	adds	r2, #74	; 0x4a
    5f60:	77da      	strb	r2, [r3, #31]
    5f62:	e7b0      	b.n	5ec6 <LORAReg_InitEU+0x1f2>
    5f64:	20001b4c 	.word	0x20001b4c
    5f68:	20001b48 	.word	0x20001b48
    5f6c:	0001d60c 	.word	0x0001d60c
    5f70:	00015c7d 	.word	0x00015c7d
    5f74:	0001d5e0 	.word	0x0001d5e0
    5f78:	0001d66c 	.word	0x0001d66c
    5f7c:	0001d654 	.word	0x0001d654
    5f80:	0000020b 	.word	0x0000020b
    5f84:	0000020e 	.word	0x0000020e
    5f88:	00000212 	.word	0x00000212
    5f8c:	00005cd1 	.word	0x00005cd1
    5f90:	20001930 	.word	0x20001930
    5f94:	0001d6b4 	.word	0x0001d6b4
    5f98:	0000af09 	.word	0x0000af09
    5f9c:	20001934 	.word	0x20001934
    5fa0:	0001d6bc 	.word	0x0001d6bc
    5fa4:	0001d614 	.word	0x0001d614
    5fa8:	00009c0d 	.word	0x00009c0d
    5fac:	0000a409 	.word	0x0000a409
    5fb0:	0000a6d9 	.word	0x0000a6d9
    5fb4:	0001d604 	.word	0x0001d604
    5fb8:	0001d5bc 	.word	0x0001d5bc
    5fbc:	0001d660 	.word	0x0001d660

00005fc0 <LorawanReg_IND_Pds_Cb>:
#if (ENABLE_PDS == 1)
/* PDS Callback function */
void LorawanReg_IND_Pds_Cb(void)
{
	
}
    5fc0:	4770      	bx	lr
	...

00005fc4 <LORAReg_InitIN>:
{
    5fc4:	b530      	push	{r4, r5, lr}
    5fc6:	b087      	sub	sp, #28
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_IN;
    5fc8:	4b72      	ldr	r3, [pc, #456]	; (6194 <LORAReg_InitIN+0x1d0>)
    5fca:	2403      	movs	r4, #3
    5fcc:	2226      	movs	r2, #38	; 0x26
    5fce:	549c      	strb	r4, [r3, r2]
	RegParams.maxChannels = MAX_CHANNELS_IN;
    5fd0:	2110      	movs	r1, #16
    5fd2:	3204      	adds	r2, #4
    5fd4:	5499      	strb	r1, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_IN;
    5fd6:	3a29      	subs	r2, #41	; 0x29
    5fd8:	3119      	adds	r1, #25
    5fda:	545a      	strb	r2, [r3, r1]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_IN;
    5fdc:	3902      	subs	r1, #2
    5fde:	545a      	strb	r2, [r3, r1]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    5fe0:	001a      	movs	r2, r3
    5fe2:	3283      	adds	r2, #131	; 0x83
    5fe4:	2100      	movs	r1, #0
    5fe6:	711a      	strb	r2, [r3, #4]
    5fe8:	0a15      	lsrs	r5, r2, #8
    5fea:	715d      	strb	r5, [r3, #5]
    5fec:	0c15      	lsrs	r5, r2, #16
    5fee:	719d      	strb	r5, [r3, #6]
    5ff0:	0e12      	lsrs	r2, r2, #24
    5ff2:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    5ff4:	001a      	movs	r2, r3
    5ff6:	3243      	adds	r2, #67	; 0x43
    5ff8:	701a      	strb	r2, [r3, #0]
    5ffa:	0a15      	lsrs	r5, r2, #8
    5ffc:	705d      	strb	r5, [r3, #1]
    5ffe:	0c15      	lsrs	r5, r2, #16
    6000:	709d      	strb	r5, [r3, #2]
    6002:	0e12      	lsrs	r2, r2, #24
    6004:	70da      	strb	r2, [r3, #3]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    6006:	001a      	movs	r2, r3
    6008:	32a3      	adds	r2, #163	; 0xa3
    600a:	721a      	strb	r2, [r3, #8]
    600c:	0a15      	lsrs	r5, r2, #8
    600e:	725d      	strb	r5, [r3, #9]
    6010:	0c15      	lsrs	r5, r2, #16
    6012:	729d      	strb	r5, [r3, #10]
    6014:	0e12      	lsrs	r2, r2, #24
    6016:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    6018:	001a      	movs	r2, r3
    601a:	3264      	adds	r2, #100	; 0x64
    601c:	32ff      	adds	r2, #255	; 0xff
    601e:	741a      	strb	r2, [r3, #16]
    6020:	0a15      	lsrs	r5, r2, #8
    6022:	745d      	strb	r5, [r3, #17]
    6024:	0c15      	lsrs	r5, r2, #16
    6026:	749d      	strb	r5, [r3, #18]
    6028:	0e12      	lsrs	r2, r2, #24
    602a:	74da      	strb	r2, [r3, #19]
    RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    602c:	001a      	movs	r2, r3
    602e:	3234      	adds	r2, #52	; 0x34
    6030:	751a      	strb	r2, [r3, #20]
    6032:	0a15      	lsrs	r5, r2, #8
    6034:	755d      	strb	r5, [r3, #21]
    6036:	0c15      	lsrs	r5, r2, #16
    6038:	759d      	strb	r5, [r3, #22]
    603a:	0e12      	lsrs	r2, r2, #24
    603c:	75da      	strb	r2, [r3, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    603e:	001a      	movs	r2, r3
    6040:	323d      	adds	r2, #61	; 0x3d
    6042:	761a      	strb	r2, [r3, #24]
    6044:	0a15      	lsrs	r5, r2, #8
    6046:	765d      	strb	r5, [r3, #25]
    6048:	0c15      	lsrs	r5, r2, #16
    604a:	769d      	strb	r5, [r3, #26]
    604c:	0e12      	lsrs	r2, r2, #24
    604e:	76da      	strb	r2, [r3, #27]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_IN;
    6050:	2222      	movs	r2, #34	; 0x22
    6052:	5499      	strb	r1, [r3, r2]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_IN;
    6054:	2502      	movs	r5, #2
    6056:	3201      	adds	r2, #1
    6058:	549d      	strb	r5, [r3, r2]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_IN;	
    605a:	3a33      	subs	r2, #51	; 0x33
    605c:	771a      	strb	r2, [r3, #28]
    605e:	3a70      	subs	r2, #112	; 0x70
    6060:	775a      	strb	r2, [r3, #29]
    6062:	3226      	adds	r2, #38	; 0x26
    6064:	779a      	strb	r2, [r3, #30]
    6066:	328d      	adds	r2, #141	; 0x8d
    6068:	77da      	strb	r2, [r3, #31]
	RegParams.MinNewChIndex = MIN_CHANNEL_INDEX_IN;
    606a:	3a12      	subs	r2, #18
    606c:	549c      	strb	r4, [r3, r2]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_IN;
    606e:	352e      	adds	r5, #46	; 0x2e
    6070:	3a01      	subs	r2, #1
    6072:	549d      	strb	r5, [r3, r2]
	RegParams.minDataRate = MAC_DATARATE_MIN_IN;
    6074:	3a19      	subs	r2, #25
    6076:	3d0c      	subs	r5, #12
    6078:	555a      	strb	r2, [r3, r5]
	RegParams.maxDataRate = MAC_DATARATE_MAX_IN;
    607a:	3501      	adds	r5, #1
    607c:	5559      	strb	r1, [r3, r5]
	RegParams.cmnParams.paramsType2.minNonDefChId = 3;
    607e:	359c      	adds	r5, #156	; 0x9c
    6080:	35ff      	adds	r5, #255	; 0xff
    6082:	555c      	strb	r4, [r3, r5]
	RegParams.Rx1DrOffset = 7;
    6084:	3429      	adds	r4, #41	; 0x29
    6086:	551a      	strb	r2, [r3, r4]
	RegParams.maxTxPwrIndx = 10;
    6088:	3c22      	subs	r4, #34	; 0x22
    608a:	3226      	adds	r2, #38	; 0x26
    608c:	549c      	strb	r4, [r3, r2]
	RegParams.maxTxPwr = 30;
    608e:	3414      	adds	r4, #20
    6090:	3a05      	subs	r2, #5
    6092:	549c      	strb	r4, [r3, r2]
	RegParams.pJoinDutyCycleTimer->timerId = regTimerId[0];
    6094:	4a40      	ldr	r2, [pc, #256]	; (6198 <LORAReg_InitIN+0x1d4>)
    6096:	7815      	ldrb	r5, [r2, #0]
    6098:	341e      	adds	r4, #30
    609a:	551d      	strb	r5, [r3, r4]
	RegParams.pJoinDutyCycleTimer->remainingtime = 0;
    609c:	2500      	movs	r5, #0
    609e:	3c04      	subs	r4, #4
    60a0:	551d      	strb	r5, [r3, r4]
    60a2:	3401      	adds	r4, #1
    60a4:	551d      	strb	r5, [r3, r4]
    60a6:	3401      	adds	r4, #1
    60a8:	551d      	strb	r5, [r3, r4]
    60aa:	3401      	adds	r4, #1
    60ac:	551d      	strb	r5, [r3, r4]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[1];
    60ae:	7854      	ldrb	r4, [r2, #1]
    60b0:	223d      	movs	r2, #61	; 0x3d
    60b2:	549c      	strb	r4, [r3, r2]
	RegParams.joinbccount =0;
    60b4:	3205      	adds	r2, #5
    60b6:	5499      	strb	r1, [r3, r2]
	RegParams.joinDutyCycleTimeout =0;
    60b8:	001a      	movs	r2, r3
    60ba:	323e      	adds	r2, #62	; 0x3e
    60bc:	7011      	strb	r1, [r2, #0]
    60be:	7051      	strb	r1, [r2, #1]
    60c0:	7091      	strb	r1, [r2, #2]
    60c2:	70d1      	strb	r1, [r2, #3]
	RegParams.band = ismBand;
    60c4:	222e      	movs	r2, #46	; 0x2e
    60c6:	5498      	strb	r0, [r3, r2]
		result = LORAWAN_INVALID_PARAMETER;
    60c8:	240a      	movs	r4, #10
	if(ismBand == ISM_IND865)
    60ca:	280f      	cmp	r0, #15
    60cc:	d008      	beq.n	60e0 <LORAReg_InitIN+0x11c>
    LORAREG_InitGetAttrFnPtrsIN();
    60ce:	4b33      	ldr	r3, [pc, #204]	; (619c <LORAReg_InitIN+0x1d8>)
    60d0:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsIN();
    60d2:	4b33      	ldr	r3, [pc, #204]	; (61a0 <LORAReg_InitIN+0x1dc>)
    60d4:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsIN();
    60d6:	4b33      	ldr	r3, [pc, #204]	; (61a4 <LORAReg_InitIN+0x1e0>)
    60d8:	4798      	blx	r3
}
    60da:	0020      	movs	r0, r4
    60dc:	b007      	add	sp, #28
    60de:	bd30      	pop	{r4, r5, pc}
    memcpy (RegParams.pChParams, DefaultChannels865, sizeof(DefaultChannels865) );
    60e0:	001c      	movs	r4, r3
    60e2:	0018      	movs	r0, r3
    60e4:	3083      	adds	r0, #131	; 0x83
    60e6:	3a28      	subs	r2, #40	; 0x28
    60e8:	492f      	ldr	r1, [pc, #188]	; (61a8 <LORAReg_InitIN+0x1e4>)
    60ea:	4d30      	ldr	r5, [pc, #192]	; (61ac <LORAReg_InitIN+0x1e8>)
    60ec:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels865, sizeof(AdvChannels865) );
    60ee:	0020      	movs	r0, r4
    60f0:	30a3      	adds	r0, #163	; 0xa3
    60f2:	2224      	movs	r2, #36	; 0x24
    60f4:	492e      	ldr	r1, [pc, #184]	; (61b0 <LORAReg_InitIN+0x1ec>)
    60f6:	47a8      	blx	r5
    60f8:	2006      	movs	r0, #6
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    60fa:	4926      	ldr	r1, [pc, #152]	; (6194 <LORAReg_InitIN+0x1d0>)
    60fc:	24ff      	movs	r4, #255	; 0xff
    60fe:	790b      	ldrb	r3, [r1, #4]
    6100:	794a      	ldrb	r2, [r1, #5]
    6102:	0212      	lsls	r2, r2, #8
    6104:	431a      	orrs	r2, r3
    6106:	798b      	ldrb	r3, [r1, #6]
    6108:	041b      	lsls	r3, r3, #16
    610a:	431a      	orrs	r2, r3
    610c:	79cb      	ldrb	r3, [r1, #7]
    610e:	061b      	lsls	r3, r3, #24
    6110:	4313      	orrs	r3, r2
    6112:	181b      	adds	r3, r3, r0
    6114:	705c      	strb	r4, [r3, #1]
    6116:	3002      	adds	r0, #2
    for (i = MIN_CHANNEL_INDEX_IN; i < MAX_CHANNELS_IN; i++)
    6118:	2820      	cmp	r0, #32
    611a:	d1f0      	bne.n	60fe <LORAReg_InitIN+0x13a>
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = MAX_EIRP_IN;
    611c:	4c1d      	ldr	r4, [pc, #116]	; (6194 <LORAReg_InitIN+0x1d0>)
    611e:	221e      	movs	r2, #30
    6120:	23c2      	movs	r3, #194	; 0xc2
    6122:	33ff      	adds	r3, #255	; 0xff
    6124:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsIN, sizeof(DefaultDrParamsIN) );
    6126:	7820      	ldrb	r0, [r4, #0]
    6128:	7863      	ldrb	r3, [r4, #1]
    612a:	021b      	lsls	r3, r3, #8
    612c:	4303      	orrs	r3, r0
    612e:	78a0      	ldrb	r0, [r4, #2]
    6130:	0400      	lsls	r0, r0, #16
    6132:	4303      	orrs	r3, r0
    6134:	78e0      	ldrb	r0, [r4, #3]
    6136:	0600      	lsls	r0, r0, #24
    6138:	4318      	orrs	r0, r3
    613a:	3222      	adds	r2, #34	; 0x22
    613c:	491d      	ldr	r1, [pc, #116]	; (61b4 <LORAReg_InitIN+0x1f0>)
    613e:	4b1b      	ldr	r3, [pc, #108]	; (61ac <LORAReg_InitIN+0x1e8>)
    6140:	4798      	blx	r3
		RegParams.regParamItems.fileid = PDS_FILE_REG_IND_07_IDX;
    6142:	2306      	movs	r3, #6
    6144:	2106      	movs	r1, #6
    6146:	4a1c      	ldr	r2, [pc, #112]	; (61b8 <LORAReg_InitIN+0x1f4>)
    6148:	54a1      	strb	r1, [r4, r2]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_IND_CH_PARAM_1;
    614a:	2100      	movs	r1, #0
    614c:	4a1b      	ldr	r2, [pc, #108]	; (61bc <LORAReg_InitIN+0x1f8>)
    614e:	54a1      	strb	r1, [r4, r2]
    6150:	18a2      	adds	r2, r4, r2
    6152:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_IND_CH_PARAM_2;
    6154:	3101      	adds	r1, #1
    6156:	2284      	movs	r2, #132	; 0x84
    6158:	0092      	lsls	r2, r2, #2
    615a:	54a1      	strb	r1, [r4, r2]
    615c:	18a2      	adds	r2, r4, r2
    615e:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.band_item_id = 0;
    6160:	2200      	movs	r2, #0
    6162:	4b17      	ldr	r3, [pc, #92]	; (61c0 <LORAReg_InitIN+0x1fc>)
    6164:	54e2      	strb	r2, [r4, r3]
    6166:	18e3      	adds	r3, r4, r3
    6168:	705a      	strb	r2, [r3, #1]
		RegParams.regParamItems.lastUsedSB = 0;
    616a:	2383      	movs	r3, #131	; 0x83
    616c:	009b      	lsls	r3, r3, #2
    616e:	54e2      	strb	r2, [r4, r3]
    6170:	469c      	mov	ip, r3
    6172:	4464      	add	r4, ip
    6174:	2300      	movs	r3, #0
    6176:	7063      	strb	r3, [r4, #1]
		filemarks.fileMarkListAddr = aRegIndPdsOps;
    6178:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_IND_MAX_VALUE & 0x00FF);
    617a:	3202      	adds	r2, #2
    617c:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_IND_Pds_Cb;
    617e:	4a11      	ldr	r2, [pc, #68]	; (61c4 <LORAReg_InitIN+0x200>)
		PDS_RegFile(PDS_FILE_REG_IND_07_IDX,filemarks);
    6180:	9200      	str	r2, [sp, #0]
    6182:	4911      	ldr	r1, [pc, #68]	; (61c8 <LORAReg_InitIN+0x204>)
    6184:	9a03      	ldr	r2, [sp, #12]
    6186:	4b11      	ldr	r3, [pc, #68]	; (61cc <LORAReg_InitIN+0x208>)
    6188:	2006      	movs	r0, #6
    618a:	4c11      	ldr	r4, [pc, #68]	; (61d0 <LORAReg_InitIN+0x20c>)
    618c:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    618e:	2408      	movs	r4, #8
    6190:	e79d      	b.n	60ce <LORAReg_InitIN+0x10a>
    6192:	46c0      	nop			; (mov r8, r8)
    6194:	20001b4c 	.word	0x20001b4c
    6198:	20001b48 	.word	0x20001b48
    619c:	00009fd9 	.word	0x00009fd9
    61a0:	0000a549 	.word	0x0000a549
    61a4:	0000a7f9 	.word	0x0000a7f9
    61a8:	0001d6e8 	.word	0x0001d6e8
    61ac:	00015c7d 	.word	0x00015c7d
    61b0:	0001d6c4 	.word	0x0001d6c4
    61b4:	0001d6f0 	.word	0x0001d6f0
    61b8:	0000020b 	.word	0x0000020b
    61bc:	0000020e 	.word	0x0000020e
    61c0:	00000212 	.word	0x00000212
    61c4:	00005fc1 	.word	0x00005fc1
    61c8:	20001938 	.word	0x20001938
    61cc:	0001d730 	.word	0x0001d730
    61d0:	0000af09 	.word	0x0000af09

000061d4 <LorawanReg_JPN_Pds_Cb>:
#if (ENABLE_PDS == 1)
/* PDS Callback function */
void LorawanReg_JPN_Pds_Cb(void)
{

}
    61d4:	4770      	bx	lr
	...

000061d8 <LORAReg_InitJP>:
{
    61d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    61da:	46c6      	mov	lr, r8
    61dc:	b500      	push	{lr}
    61de:	b086      	sub	sp, #24
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_JP;
    61e0:	4b95      	ldr	r3, [pc, #596]	; (6438 <LORAReg_InitJP+0x260>)
    61e2:	2103      	movs	r1, #3
    61e4:	2226      	movs	r2, #38	; 0x26
    61e6:	5499      	strb	r1, [r3, r2]
	RegParams.maxChannels = MAX_CHANNELS_JP;
    61e8:	2410      	movs	r4, #16
    61ea:	3204      	adds	r2, #4
    61ec:	549c      	strb	r4, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_JP;
    61ee:	3a29      	subs	r2, #41	; 0x29
    61f0:	3126      	adds	r1, #38	; 0x26
    61f2:	545a      	strb	r2, [r3, r1]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_JP;
    61f4:	3902      	subs	r1, #2
    61f6:	545a      	strb	r2, [r3, r1]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    61f8:	001a      	movs	r2, r3
    61fa:	3283      	adds	r2, #131	; 0x83
    61fc:	2100      	movs	r1, #0
    61fe:	4688      	mov	r8, r1
    6200:	711a      	strb	r2, [r3, #4]
    6202:	0a15      	lsrs	r5, r2, #8
    6204:	715d      	strb	r5, [r3, #5]
    6206:	0c15      	lsrs	r5, r2, #16
    6208:	719d      	strb	r5, [r3, #6]
    620a:	0e12      	lsrs	r2, r2, #24
    620c:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    620e:	001a      	movs	r2, r3
    6210:	3243      	adds	r2, #67	; 0x43
    6212:	701a      	strb	r2, [r3, #0]
    6214:	0a15      	lsrs	r5, r2, #8
    6216:	705d      	strb	r5, [r3, #1]
    6218:	0c15      	lsrs	r5, r2, #16
    621a:	709d      	strb	r5, [r3, #2]
    621c:	0e12      	lsrs	r2, r2, #24
    621e:	70da      	strb	r2, [r3, #3]
	RegParams.pSubBandParams = &RegParams.cmnParams.paramsType2.SubBands[0];
    6220:	001a      	movs	r2, r3
    6222:	32c4      	adds	r2, #196	; 0xc4
    6224:	32ff      	adds	r2, #255	; 0xff
    6226:	731a      	strb	r2, [r3, #12]
    6228:	0a15      	lsrs	r5, r2, #8
    622a:	735d      	strb	r5, [r3, #13]
    622c:	0c15      	lsrs	r5, r2, #16
    622e:	739d      	strb	r5, [r3, #14]
    6230:	0e12      	lsrs	r2, r2, #24
    6232:	73da      	strb	r2, [r3, #15]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    6234:	001a      	movs	r2, r3
    6236:	32a3      	adds	r2, #163	; 0xa3
    6238:	721a      	strb	r2, [r3, #8]
    623a:	0a15      	lsrs	r5, r2, #8
    623c:	725d      	strb	r5, [r3, #9]
    623e:	0c15      	lsrs	r5, r2, #16
    6240:	729d      	strb	r5, [r3, #10]
    6242:	0e12      	lsrs	r2, r2, #24
    6244:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    6246:	001a      	movs	r2, r3
    6248:	3264      	adds	r2, #100	; 0x64
    624a:	32ff      	adds	r2, #255	; 0xff
    624c:	741a      	strb	r2, [r3, #16]
    624e:	0a15      	lsrs	r5, r2, #8
    6250:	745d      	strb	r5, [r3, #17]
    6252:	0c15      	lsrs	r5, r2, #16
    6254:	749d      	strb	r5, [r3, #18]
    6256:	0e12      	lsrs	r2, r2, #24
    6258:	74da      	strb	r2, [r3, #19]
    RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    625a:	001a      	movs	r2, r3
    625c:	3234      	adds	r2, #52	; 0x34
    625e:	751a      	strb	r2, [r3, #20]
    6260:	0a15      	lsrs	r5, r2, #8
    6262:	755d      	strb	r5, [r3, #21]
    6264:	0c15      	lsrs	r5, r2, #16
    6266:	759d      	strb	r5, [r3, #22]
    6268:	0e12      	lsrs	r2, r2, #24
    626a:	75da      	strb	r2, [r3, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    626c:	001a      	movs	r2, r3
    626e:	323d      	adds	r2, #61	; 0x3d
    6270:	761a      	strb	r2, [r3, #24]
    6272:	0a15      	lsrs	r5, r2, #8
    6274:	765d      	strb	r5, [r3, #25]
    6276:	0c15      	lsrs	r5, r2, #16
    6278:	769d      	strb	r5, [r3, #26]
    627a:	0e12      	lsrs	r2, r2, #24
    627c:	76da      	strb	r2, [r3, #27]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_JP;
    627e:	2202      	movs	r2, #2
    6280:	2522      	movs	r5, #34	; 0x22
    6282:	555a      	strb	r2, [r3, r5]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_JP;
    6284:	3501      	adds	r5, #1
    6286:	555a      	strb	r2, [r3, r5]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_JP;	
    6288:	2500      	movs	r5, #0
    628a:	771d      	strb	r5, [r3, #28]
    628c:	3d16      	subs	r5, #22
    628e:	775d      	strb	r5, [r3, #29]
    6290:	351c      	adds	r5, #28
    6292:	779d      	strb	r5, [r3, #30]
    6294:	3531      	adds	r5, #49	; 0x31
    6296:	77dd      	strb	r5, [r3, #31]
	RegParams.MinNewChIndex = MIN_CHANNEL_INDEX_JP;
    6298:	3d16      	subs	r5, #22
    629a:	555a      	strb	r2, [r3, r5]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_JP;
    629c:	2634      	movs	r6, #52	; 0x34
    629e:	3d01      	subs	r5, #1
    62a0:	555e      	strb	r6, [r3, r5]
	RegParams.minDataRate = MAC_DATARATE_MIN_JP;
    62a2:	3d19      	subs	r5, #25
    62a4:	3e10      	subs	r6, #16
    62a6:	559d      	strb	r5, [r3, r6]
	RegParams.maxDataRate = MAC_DATARATE_MAX_JP;
    62a8:	3601      	adds	r6, #1
    62aa:	5599      	strb	r1, [r3, r6]
	RegParams.cmnParams.paramsType2.LBTScanPeriod = LBT_SCAN_PERIOD_JP;
    62ac:	3e20      	subs	r6, #32
    62ae:	27be      	movs	r7, #190	; 0xbe
    62b0:	37ff      	adds	r7, #255	; 0xff
    62b2:	55de      	strb	r6, [r3, r7]
	RegParams.cmnParams.paramsType2.LBTSignalThreshold = LBT_SIGNAL_THRESHOLD_JP;
    62b4:	3f0e      	subs	r7, #14
    62b6:	3fff      	subs	r7, #255	; 0xff
    62b8:	46bc      	mov	ip, r7
    62ba:	370f      	adds	r7, #15
    62bc:	37ff      	adds	r7, #255	; 0xff
    62be:	4661      	mov	r1, ip
    62c0:	55d9      	strb	r1, [r3, r7]
	RegParams.cmnParams.paramsType2.LBT_RSSISamplesCount = LBT_RSSI_SAMPLES_COUNT_JP;
    62c2:	27c0      	movs	r7, #192	; 0xc0
    62c4:	37ff      	adds	r7, #255	; 0xff
    62c6:	55de      	strb	r6, [r3, r7]
	RegParams.cmnParams.paramsType2.minNonDefChId = 2;
    62c8:	36bc      	adds	r6, #188	; 0xbc
    62ca:	36ff      	adds	r6, #255	; 0xff
    62cc:	559a      	strb	r2, [r3, r6]
	RegParams.Rx1DrOffset = 7;
    62ce:	322a      	adds	r2, #42	; 0x2a
    62d0:	549d      	strb	r5, [r3, r2]
	RegParams.maxTxPwrIndx = 7;
    62d2:	3201      	adds	r2, #1
    62d4:	549d      	strb	r5, [r3, r2]
	RegParams.maxTxPwr = 16;
    62d6:	3a05      	subs	r2, #5
    62d8:	549c      	strb	r4, [r3, r2]
	RegParams.cmnParams.paramsType2.LBTTimer.timerId = regTimerId[0];
    62da:	4a58      	ldr	r2, [pc, #352]	; (643c <LORAReg_InitJP+0x264>)
    62dc:	7815      	ldrb	r5, [r2, #0]
    62de:	349d      	adds	r4, #157	; 0x9d
    62e0:	34ff      	adds	r4, #255	; 0xff
    62e2:	551d      	strb	r5, [r3, r4]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[1];
    62e4:	7855      	ldrb	r5, [r2, #1]
    62e6:	3c70      	subs	r4, #112	; 0x70
    62e8:	3cff      	subs	r4, #255	; 0xff
    62ea:	551d      	strb	r5, [r3, r4]
    RegParams.pJoinDutyCycleTimer->timerId = regTimerId[2];
    62ec:	7894      	ldrb	r4, [r2, #2]
    62ee:	223c      	movs	r2, #60	; 0x3c
    62f0:	549c      	strb	r4, [r3, r2]
	RegParams.pJoinDutyCycleTimer->remainingtime =0;
    62f2:	2400      	movs	r4, #0
    62f4:	3a04      	subs	r2, #4
    62f6:	549c      	strb	r4, [r3, r2]
    62f8:	3201      	adds	r2, #1
    62fa:	549c      	strb	r4, [r3, r2]
    62fc:	3201      	adds	r2, #1
    62fe:	549c      	strb	r4, [r3, r2]
    6300:	3201      	adds	r2, #1
    6302:	549c      	strb	r4, [r3, r2]
	RegParams.joinbccount =0;
    6304:	3207      	adds	r2, #7
    6306:	4641      	mov	r1, r8
    6308:	5499      	strb	r1, [r3, r2]
	RegParams.joinDutyCycleTimeout =0;
    630a:	001a      	movs	r2, r3
    630c:	323e      	adds	r2, #62	; 0x3e
    630e:	2100      	movs	r1, #0
    6310:	7011      	strb	r1, [r2, #0]
    6312:	7051      	strb	r1, [r2, #1]
    6314:	7091      	strb	r1, [r2, #2]
    6316:	70d1      	strb	r1, [r2, #3]
	RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime = 1;
    6318:	31c3      	adds	r1, #195	; 0xc3
    631a:	31ff      	adds	r1, #255	; 0xff
    631c:	5c5a      	ldrb	r2, [r3, r1]
    631e:	2401      	movs	r4, #1
    6320:	4322      	orrs	r2, r4
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime = 1;
    6322:	2402      	movs	r4, #2
    6324:	4322      	orrs	r2, r4
    6326:	545a      	strb	r2, [r3, r1]
	RegParams.band = ismBand;
    6328:	222e      	movs	r2, #46	; 0x2e
    632a:	5498      	strb	r0, [r3, r2]
		result = LORAWAN_INVALID_PARAMETER;
    632c:	240a      	movs	r4, #10
	if(ismBand == ISM_JPN923)
    632e:	2805      	cmp	r0, #5
    6330:	d00a      	beq.n	6348 <LORAReg_InitJP+0x170>
    LORAREG_InitGetAttrFnPtrsJP();
    6332:	4b43      	ldr	r3, [pc, #268]	; (6440 <LORAReg_InitJP+0x268>)
    6334:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsJP();
    6336:	4b43      	ldr	r3, [pc, #268]	; (6444 <LORAReg_InitJP+0x26c>)
    6338:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsJP();
    633a:	4b43      	ldr	r3, [pc, #268]	; (6448 <LORAReg_InitJP+0x270>)
    633c:	4798      	blx	r3
}
    633e:	0020      	movs	r0, r4
    6340:	b006      	add	sp, #24
    6342:	bc04      	pop	{r2}
    6344:	4690      	mov	r8, r2
    6346:	bdf0      	pop	{r4, r5, r6, r7, pc}
    memcpy (RegParams.pChParams, DefaultChannels923JP, sizeof(DefaultChannels923JP) );
    6348:	001c      	movs	r4, r3
    634a:	0018      	movs	r0, r3
    634c:	3083      	adds	r0, #131	; 0x83
    634e:	3a2a      	subs	r2, #42	; 0x2a
    6350:	493e      	ldr	r1, [pc, #248]	; (644c <LORAReg_InitJP+0x274>)
    6352:	4d3f      	ldr	r5, [pc, #252]	; (6450 <LORAReg_InitJP+0x278>)
    6354:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels923JP, sizeof(AdvChannels923JP) );
    6356:	0020      	movs	r0, r4
    6358:	30a3      	adds	r0, #163	; 0xa3
    635a:	2218      	movs	r2, #24
    635c:	493d      	ldr	r1, [pc, #244]	; (6454 <LORAReg_InitJP+0x27c>)
    635e:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParamsJP923, sizeof(SubBandParamsJP923) );
    6360:	0020      	movs	r0, r4
    6362:	30c4      	adds	r0, #196	; 0xc4
    6364:	30ff      	adds	r0, #255	; 0xff
    6366:	220c      	movs	r2, #12
    6368:	493b      	ldr	r1, [pc, #236]	; (6458 <LORAReg_InitJP+0x280>)
    636a:	47a8      	blx	r5
	memcpy (RegParams.cmnParams.paramsType2.subBandDutyCycle,SubBandDutyCycleJP923,sizeof(SubBandDutyCycleJP923));
    636c:	0020      	movs	r0, r4
    636e:	30ae      	adds	r0, #174	; 0xae
    6370:	30ff      	adds	r0, #255	; 0xff
    6372:	2202      	movs	r2, #2
    6374:	4939      	ldr	r1, [pc, #228]	; (645c <LORAReg_InitJP+0x284>)
    6376:	47a8      	blx	r5
    6378:	2302      	movs	r3, #2
    637a:	2202      	movs	r2, #2
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    637c:	492e      	ldr	r1, [pc, #184]	; (6438 <LORAReg_InitJP+0x260>)
    637e:	3fc0      	subs	r7, #192	; 0xc0
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    6380:	2500      	movs	r5, #0
    for (i = 2; i < RegParams.maxChannels; i++)
    6382:	3e97      	subs	r6, #151	; 0x97
    6384:	3eff      	subs	r6, #255	; 0xff
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    6386:	7908      	ldrb	r0, [r1, #4]
    6388:	794c      	ldrb	r4, [r1, #5]
    638a:	0224      	lsls	r4, r4, #8
    638c:	4304      	orrs	r4, r0
    638e:	7988      	ldrb	r0, [r1, #6]
    6390:	0400      	lsls	r0, r0, #16
    6392:	4304      	orrs	r4, r0
    6394:	79c8      	ldrb	r0, [r1, #7]
    6396:	0600      	lsls	r0, r0, #24
    6398:	4320      	orrs	r0, r4
    639a:	0054      	lsls	r4, r2, #1
    639c:	1820      	adds	r0, r4, r0
    639e:	7047      	strb	r7, [r0, #1]
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    63a0:	3358      	adds	r3, #88	; 0x58
    63a2:	009b      	lsls	r3, r3, #2
    63a4:	18cb      	adds	r3, r1, r3
    63a6:	721d      	strb	r5, [r3, #8]
    63a8:	725d      	strb	r5, [r3, #9]
    63aa:	729d      	strb	r5, [r3, #10]
    63ac:	72dd      	strb	r5, [r3, #11]
    for (i = 2; i < RegParams.maxChannels; i++)
    63ae:	3201      	adds	r2, #1
    63b0:	b2d2      	uxtb	r2, r2
    63b2:	0013      	movs	r3, r2
    63b4:	5788      	ldrsb	r0, [r1, r6]
    63b6:	4282      	cmp	r2, r0
    63b8:	dbe5      	blt.n	6386 <LORAReg_InitJP+0x1ae>
	RegParams.lastUsedChannelIndex = UINT8_MAX;
    63ba:	4c1f      	ldr	r4, [pc, #124]	; (6438 <LORAReg_InitJP+0x260>)
    63bc:	22ff      	movs	r2, #255	; 0xff
    63be:	232f      	movs	r3, #47	; 0x2f
    63c0:	54e2      	strb	r2, [r4, r3]
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = DEFAULT_EIRP_JP;//MAX_EIRP_JP;
    63c2:	3aef      	subs	r2, #239	; 0xef
    63c4:	23c2      	movs	r3, #194	; 0xc2
    63c6:	33ff      	adds	r3, #255	; 0xff
    63c8:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsJP, sizeof(DefaultDrParamsJP) );
    63ca:	7820      	ldrb	r0, [r4, #0]
    63cc:	7863      	ldrb	r3, [r4, #1]
    63ce:	021b      	lsls	r3, r3, #8
    63d0:	4303      	orrs	r3, r0
    63d2:	78a0      	ldrb	r0, [r4, #2]
    63d4:	0400      	lsls	r0, r0, #16
    63d6:	4303      	orrs	r3, r0
    63d8:	78e0      	ldrb	r0, [r4, #3]
    63da:	0600      	lsls	r0, r0, #24
    63dc:	4318      	orrs	r0, r3
    63de:	3230      	adds	r2, #48	; 0x30
    63e0:	491f      	ldr	r1, [pc, #124]	; (6460 <LORAReg_InitJP+0x288>)
    63e2:	4b1b      	ldr	r3, [pc, #108]	; (6450 <LORAReg_InitJP+0x278>)
    63e4:	4798      	blx	r3
		RegParams.regParamItems.fileid = PDS_FILE_REG_JPN_08_IDX;
    63e6:	2307      	movs	r3, #7
    63e8:	2107      	movs	r1, #7
    63ea:	4a1e      	ldr	r2, [pc, #120]	; (6464 <LORAReg_InitJP+0x28c>)
    63ec:	54a1      	strb	r1, [r4, r2]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_JPN_CH_PARAM_1;
    63ee:	2100      	movs	r1, #0
    63f0:	4a1d      	ldr	r2, [pc, #116]	; (6468 <LORAReg_InitJP+0x290>)
    63f2:	54a1      	strb	r1, [r4, r2]
    63f4:	18a2      	adds	r2, r4, r2
    63f6:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_JPN_CH_PARAM_2;
    63f8:	3101      	adds	r1, #1
    63fa:	2284      	movs	r2, #132	; 0x84
    63fc:	0092      	lsls	r2, r2, #2
    63fe:	54a1      	strb	r1, [r4, r2]
    6400:	18a2      	adds	r2, r4, r2
    6402:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.band_item_id = 0;
    6404:	2200      	movs	r2, #0
    6406:	4b19      	ldr	r3, [pc, #100]	; (646c <LORAReg_InitJP+0x294>)
    6408:	54e2      	strb	r2, [r4, r3]
    640a:	18e3      	adds	r3, r4, r3
    640c:	705a      	strb	r2, [r3, #1]
		RegParams.regParamItems.lastUsedSB = 0;
    640e:	2383      	movs	r3, #131	; 0x83
    6410:	009b      	lsls	r3, r3, #2
    6412:	54e2      	strb	r2, [r4, r3]
    6414:	469c      	mov	ip, r3
    6416:	4464      	add	r4, ip
    6418:	2300      	movs	r3, #0
    641a:	7063      	strb	r3, [r4, #1]
		filemarks.fileMarkListAddr = aRegJpnFid1PdsOps;
    641c:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_JPN_FID1_MAX_VALUE & 0x00FF);
    641e:	3202      	adds	r2, #2
    6420:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_JPN_Pds_Cb;
    6422:	4a13      	ldr	r2, [pc, #76]	; (6470 <LORAReg_InitJP+0x298>)
		PDS_RegFile(PDS_FILE_REG_JPN_08_IDX,filemarks);
    6424:	9200      	str	r2, [sp, #0]
    6426:	4913      	ldr	r1, [pc, #76]	; (6474 <LORAReg_InitJP+0x29c>)
    6428:	9a03      	ldr	r2, [sp, #12]
    642a:	4b13      	ldr	r3, [pc, #76]	; (6478 <LORAReg_InitJP+0x2a0>)
    642c:	2007      	movs	r0, #7
    642e:	4c13      	ldr	r4, [pc, #76]	; (647c <LORAReg_InitJP+0x2a4>)
    6430:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6432:	2408      	movs	r4, #8
    6434:	e77d      	b.n	6332 <LORAReg_InitJP+0x15a>
    6436:	46c0      	nop			; (mov r8, r8)
    6438:	20001b4c 	.word	0x20001b4c
    643c:	20001b48 	.word	0x20001b48
    6440:	0000a10d 	.word	0x0000a10d
    6444:	0000a5b1 	.word	0x0000a5b1
    6448:	0000a855 	.word	0x0000a855
    644c:	0001d758 	.word	0x0001d758
    6450:	00015c7d 	.word	0x00015c7d
    6454:	0001d740 	.word	0x0001d740
    6458:	0001d7a0 	.word	0x0001d7a0
    645c:	0001d79c 	.word	0x0001d79c
    6460:	0001d75c 	.word	0x0001d75c
    6464:	0000020b 	.word	0x0000020b
    6468:	0000020e 	.word	0x0000020e
    646c:	00000212 	.word	0x00000212
    6470:	000061d5 	.word	0x000061d5
    6474:	2000193c 	.word	0x2000193c
    6478:	0001d7ac 	.word	0x0001d7ac
    647c:	0000af09 	.word	0x0000af09

00006480 <LorawanReg_KR_Pds_Cb>:
#if (ENABLE_PDS == 1)
/* PDS Callback */
void LorawanReg_KR_Pds_Cb(void)
{

}
    6480:	4770      	bx	lr
	...

00006484 <LORAReg_InitKR>:
{
    6484:	b5f0      	push	{r4, r5, r6, r7, lr}
    6486:	46de      	mov	lr, fp
    6488:	4657      	mov	r7, sl
    648a:	464e      	mov	r6, r9
    648c:	4645      	mov	r5, r8
    648e:	b5e0      	push	{r5, r6, r7, lr}
    6490:	b087      	sub	sp, #28
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_KR;
    6492:	4ba9      	ldr	r3, [pc, #676]	; (6738 <LORAReg_InitKR+0x2b4>)
    6494:	2403      	movs	r4, #3
    6496:	2226      	movs	r2, #38	; 0x26
    6498:	549c      	strb	r4, [r3, r2]
	RegParams.maxChannels = MAX_CHANNELS_KR;
    649a:	2110      	movs	r1, #16
    649c:	3204      	adds	r2, #4
    649e:	5499      	strb	r1, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_KR;
    64a0:	3a29      	subs	r2, #41	; 0x29
    64a2:	3119      	adds	r1, #25
    64a4:	545a      	strb	r2, [r3, r1]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_KR;
    64a6:	3902      	subs	r1, #2
    64a8:	545a      	strb	r2, [r3, r1]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    64aa:	001a      	movs	r2, r3
    64ac:	3283      	adds	r2, #131	; 0x83
    64ae:	2100      	movs	r1, #0
    64b0:	711a      	strb	r2, [r3, #4]
    64b2:	0a15      	lsrs	r5, r2, #8
    64b4:	715d      	strb	r5, [r3, #5]
    64b6:	0c15      	lsrs	r5, r2, #16
    64b8:	719d      	strb	r5, [r3, #6]
    64ba:	0e12      	lsrs	r2, r2, #24
    64bc:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    64be:	001a      	movs	r2, r3
    64c0:	3243      	adds	r2, #67	; 0x43
    64c2:	701a      	strb	r2, [r3, #0]
    64c4:	0a15      	lsrs	r5, r2, #8
    64c6:	705d      	strb	r5, [r3, #1]
    64c8:	0c15      	lsrs	r5, r2, #16
    64ca:	709d      	strb	r5, [r3, #2]
    64cc:	0e12      	lsrs	r2, r2, #24
    64ce:	70da      	strb	r2, [r3, #3]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    64d0:	001a      	movs	r2, r3
    64d2:	32a3      	adds	r2, #163	; 0xa3
    64d4:	721a      	strb	r2, [r3, #8]
    64d6:	0a15      	lsrs	r5, r2, #8
    64d8:	725d      	strb	r5, [r3, #9]
    64da:	0c15      	lsrs	r5, r2, #16
    64dc:	729d      	strb	r5, [r3, #10]
    64de:	0e12      	lsrs	r2, r2, #24
    64e0:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    64e2:	001a      	movs	r2, r3
    64e4:	3264      	adds	r2, #100	; 0x64
    64e6:	32ff      	adds	r2, #255	; 0xff
    64e8:	741a      	strb	r2, [r3, #16]
    64ea:	0a15      	lsrs	r5, r2, #8
    64ec:	745d      	strb	r5, [r3, #17]
    64ee:	0c15      	lsrs	r5, r2, #16
    64f0:	749d      	strb	r5, [r3, #18]
    64f2:	0e12      	lsrs	r2, r2, #24
    64f4:	74da      	strb	r2, [r3, #19]
    RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    64f6:	001a      	movs	r2, r3
    64f8:	3234      	adds	r2, #52	; 0x34
    64fa:	751a      	strb	r2, [r3, #20]
    64fc:	0a15      	lsrs	r5, r2, #8
    64fe:	755d      	strb	r5, [r3, #21]
    6500:	0c15      	lsrs	r5, r2, #16
    6502:	759d      	strb	r5, [r3, #22]
    6504:	0e12      	lsrs	r2, r2, #24
    6506:	75da      	strb	r2, [r3, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    6508:	001a      	movs	r2, r3
    650a:	323d      	adds	r2, #61	; 0x3d
    650c:	761a      	strb	r2, [r3, #24]
    650e:	0a15      	lsrs	r5, r2, #8
    6510:	765d      	strb	r5, [r3, #25]
    6512:	0c15      	lsrs	r5, r2, #16
    6514:	769d      	strb	r5, [r3, #26]
    6516:	0e12      	lsrs	r2, r2, #24
    6518:	76da      	strb	r2, [r3, #27]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_KR;
    651a:	2222      	movs	r2, #34	; 0x22
    651c:	5499      	strb	r1, [r3, r2]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_KR;
    651e:	3201      	adds	r2, #1
    6520:	5499      	strb	r1, [r3, r2]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_KR;	
    6522:	3a43      	subs	r2, #67	; 0x43
    6524:	771a      	strb	r2, [r3, #28]
    6526:	3233      	adds	r2, #51	; 0x33
    6528:	775a      	strb	r2, [r3, #29]
    652a:	3a20      	subs	r2, #32
    652c:	779a      	strb	r2, [r3, #30]
    652e:	3243      	adds	r2, #67	; 0x43
    6530:	77da      	strb	r2, [r3, #31]
	RegParams.MinNewChIndex = MIN_CHANNEL_INDEX_KR;
    6532:	3a15      	subs	r2, #21
    6534:	549c      	strb	r4, [r3, r2]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_KR;
    6536:	2534      	movs	r5, #52	; 0x34
    6538:	3a01      	subs	r2, #1
    653a:	549d      	strb	r5, [r3, r2]
	RegParams.minDataRate = MAC_DATARATE_MIN_KR;
    653c:	3a1b      	subs	r2, #27
    653e:	3d10      	subs	r5, #16
    6540:	555a      	strb	r2, [r3, r5]
	RegParams.maxDataRate = MAC_DATARATE_MAX_KR;
    6542:	3501      	adds	r5, #1
    6544:	5559      	strb	r1, [r3, r5]
	RegParams.cmnParams.paramsType2.LBTScanPeriod = LBT_SCAN_PERIOD_KR;
    6546:	3d1b      	subs	r5, #27
    6548:	26be      	movs	r6, #190	; 0xbe
    654a:	36ff      	adds	r6, #255	; 0xff
    654c:	559d      	strb	r5, [r3, r6]
	RegParams.cmnParams.paramsType2.LBTSignalThreshold = LBT_SIGNAL_THRESHOLD_KR;
    654e:	27bf      	movs	r7, #191	; 0xbf
    6550:	3601      	adds	r6, #1
    6552:	559f      	strb	r7, [r3, r6]
	RegParams.cmnParams.paramsType2.LBT_RSSISamplesCount = LBT_RSSI_SAMPLES_COUNT_KR;
    6554:	26c0      	movs	r6, #192	; 0xc0
    6556:	36ff      	adds	r6, #255	; 0xff
    6558:	559d      	strb	r5, [r3, r6]
	RegParams.cmnParams.paramsType2.minNonDefChId = 3;
    655a:	35b7      	adds	r5, #183	; 0xb7
    655c:	35ff      	adds	r5, #255	; 0xff
    655e:	555c      	strb	r4, [r3, r5]
	RegParams.Rx1DrOffset = 5;
    6560:	3429      	adds	r4, #41	; 0x29
    6562:	551a      	strb	r2, [r3, r4]
	RegParams.maxTxPwrIndx = 7;
    6564:	3c25      	subs	r4, #37	; 0x25
    6566:	3228      	adds	r2, #40	; 0x28
    6568:	549c      	strb	r4, [r3, r2]
	RegParams.maxTxPwr = 14;
    656a:	3407      	adds	r4, #7
    656c:	3a05      	subs	r2, #5
    656e:	549c      	strb	r4, [r3, r2]
	RegParams.cmnParams.paramsType2.LBTTimer.timerId = regTimerId[0];
    6570:	4a72      	ldr	r2, [pc, #456]	; (673c <LORAReg_InitKR+0x2b8>)
    6572:	7815      	ldrb	r5, [r2, #0]
    6574:	349f      	adds	r4, #159	; 0x9f
    6576:	34ff      	adds	r4, #255	; 0xff
    6578:	551d      	strb	r5, [r3, r4]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[1];
    657a:	7855      	ldrb	r5, [r2, #1]
    657c:	3c70      	subs	r4, #112	; 0x70
    657e:	3cff      	subs	r4, #255	; 0xff
    6580:	551d      	strb	r5, [r3, r4]
    RegParams.pJoinDutyCycleTimer->timerId = regTimerId[2];
    6582:	7894      	ldrb	r4, [r2, #2]
    6584:	223c      	movs	r2, #60	; 0x3c
    6586:	549c      	strb	r4, [r3, r2]
	RegParams.pJoinDutyCycleTimer->remainingtime =0;
    6588:	2400      	movs	r4, #0
    658a:	3a04      	subs	r2, #4
    658c:	549c      	strb	r4, [r3, r2]
    658e:	3201      	adds	r2, #1
    6590:	549c      	strb	r4, [r3, r2]
    6592:	3201      	adds	r2, #1
    6594:	549c      	strb	r4, [r3, r2]
    6596:	3201      	adds	r2, #1
    6598:	549c      	strb	r4, [r3, r2]
	RegParams.joinbccount =0;
    659a:	3207      	adds	r2, #7
    659c:	5499      	strb	r1, [r3, r2]
	RegParams.joinDutyCycleTimeout =0;
    659e:	001a      	movs	r2, r3
    65a0:	323e      	adds	r2, #62	; 0x3e
    65a2:	7011      	strb	r1, [r2, #0]
    65a4:	7051      	strb	r1, [r2, #1]
    65a6:	7091      	strb	r1, [r2, #2]
    65a8:	70d1      	strb	r1, [r2, #3]
	RegParams.band = ismBand;
    65aa:	222e      	movs	r2, #46	; 0x2e
    65ac:	5498      	strb	r0, [r3, r2]
		result = UNSUPPORTED_BAND;
    65ae:	34c6      	adds	r4, #198	; 0xc6
	if(ismBand == ISM_KR920)
    65b0:	2804      	cmp	r0, #4
    65b2:	d00d      	beq.n	65d0 <LORAReg_InitKR+0x14c>
    LORAREG_InitGetAttrFnPtrsKR();
    65b4:	4b62      	ldr	r3, [pc, #392]	; (6740 <LORAReg_InitKR+0x2bc>)
    65b6:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsKR();
    65b8:	4b62      	ldr	r3, [pc, #392]	; (6744 <LORAReg_InitKR+0x2c0>)
    65ba:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsKR();
    65bc:	4b62      	ldr	r3, [pc, #392]	; (6748 <LORAReg_InitKR+0x2c4>)
    65be:	4798      	blx	r3
}
    65c0:	0020      	movs	r0, r4
    65c2:	b007      	add	sp, #28
    65c4:	bc3c      	pop	{r2, r3, r4, r5}
    65c6:	4690      	mov	r8, r2
    65c8:	4699      	mov	r9, r3
    65ca:	46a2      	mov	sl, r4
    65cc:	46ab      	mov	fp, r5
    65ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    memcpy (RegParams.pChParams, DefaultChannels920KR, sizeof(DefaultChannels920KR) );
    65d0:	001c      	movs	r4, r3
    65d2:	0018      	movs	r0, r3
    65d4:	3083      	adds	r0, #131	; 0x83
    65d6:	3a28      	subs	r2, #40	; 0x28
    65d8:	495c      	ldr	r1, [pc, #368]	; (674c <LORAReg_InitKR+0x2c8>)
    65da:	4d5d      	ldr	r5, [pc, #372]	; (6750 <LORAReg_InitKR+0x2cc>)
    65dc:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels920KR, sizeof(AdvChannels920KR) );
    65de:	0020      	movs	r0, r4
    65e0:	30a3      	adds	r0, #163	; 0xa3
    65e2:	2224      	movs	r2, #36	; 0x24
    65e4:	495b      	ldr	r1, [pc, #364]	; (6754 <LORAReg_InitKR+0x2d0>)
    65e6:	47a8      	blx	r5
    65e8:	2103      	movs	r1, #3
    65ea:	2003      	movs	r0, #3
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    65ec:	4b52      	ldr	r3, [pc, #328]	; (6738 <LORAReg_InitKR+0x2b4>)
    65ee:	22ff      	movs	r2, #255	; 0xff
    65f0:	4692      	mov	sl, r2
		RegParams.pChParams[i].status = DISABLED;
    65f2:	2400      	movs	r4, #0
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = UINT8_MAX;
    65f4:	22c2      	movs	r2, #194	; 0xc2
    65f6:	32ff      	adds	r2, #255	; 0xff
    65f8:	4694      	mov	ip, r2
    65fa:	4657      	mov	r7, sl
    for (i = 3; i < RegParams.maxChannels; i++)
    65fc:	3a98      	subs	r2, #152	; 0x98
    65fe:	3aff      	subs	r2, #255	; 0xff
    6600:	4693      	mov	fp, r2
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    6602:	0042      	lsls	r2, r0, #1
    6604:	791e      	ldrb	r6, [r3, #4]
    6606:	46b0      	mov	r8, r6
    6608:	795e      	ldrb	r6, [r3, #5]
    660a:	0236      	lsls	r6, r6, #8
    660c:	46b1      	mov	r9, r6
    660e:	4646      	mov	r6, r8
    6610:	464d      	mov	r5, r9
    6612:	432e      	orrs	r6, r5
    6614:	799d      	ldrb	r5, [r3, #6]
    6616:	042d      	lsls	r5, r5, #16
    6618:	432e      	orrs	r6, r5
    661a:	79dd      	ldrb	r5, [r3, #7]
    661c:	062d      	lsls	r5, r5, #24
    661e:	432e      	orrs	r6, r5
    6620:	46b0      	mov	r8, r6
    6622:	4490      	add	r8, r2
    6624:	4645      	mov	r5, r8
    6626:	4656      	mov	r6, sl
    6628:	706e      	strb	r6, [r5, #1]
		RegParams.pChParams[i].status = DISABLED;
    662a:	791d      	ldrb	r5, [r3, #4]
    662c:	46a8      	mov	r8, r5
    662e:	795d      	ldrb	r5, [r3, #5]
    6630:	022d      	lsls	r5, r5, #8
    6632:	4646      	mov	r6, r8
    6634:	432e      	orrs	r6, r5
    6636:	799d      	ldrb	r5, [r3, #6]
    6638:	042d      	lsls	r5, r5, #16
    663a:	432e      	orrs	r6, r5
    663c:	79dd      	ldrb	r5, [r3, #7]
    663e:	062d      	lsls	r5, r5, #24
    6640:	432e      	orrs	r6, r5
    6642:	54b4      	strb	r4, [r6, r2]
		RegParams.pOtherChParams[i].joinRequestChannel = DISABLED;
    6644:	7a1d      	ldrb	r5, [r3, #8]
    6646:	46a8      	mov	r8, r5
    6648:	7a5d      	ldrb	r5, [r3, #9]
    664a:	022d      	lsls	r5, r5, #8
    664c:	4646      	mov	r6, r8
    664e:	432e      	orrs	r6, r5
    6650:	7a9d      	ldrb	r5, [r3, #10]
    6652:	042d      	lsls	r5, r5, #16
    6654:	432e      	orrs	r6, r5
    6656:	7add      	ldrb	r5, [r3, #11]
    6658:	062d      	lsls	r5, r5, #24
    665a:	432e      	orrs	r6, r5
    665c:	46b0      	mov	r8, r6
    665e:	1812      	adds	r2, r2, r0
    6660:	0092      	lsls	r2, r2, #2
    6662:	4442      	add	r2, r8
    6664:	7254      	strb	r4, [r2, #9]
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = UINT8_MAX;
    6666:	4662      	mov	r2, ip
    6668:	549f      	strb	r7, [r3, r2]
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    666a:	000a      	movs	r2, r1
    666c:	3258      	adds	r2, #88	; 0x58
    666e:	0092      	lsls	r2, r2, #2
    6670:	189a      	adds	r2, r3, r2
    6672:	7214      	strb	r4, [r2, #8]
    6674:	7254      	strb	r4, [r2, #9]
    6676:	7294      	strb	r4, [r2, #10]
    6678:	72d4      	strb	r4, [r2, #11]
    for (i = 3; i < RegParams.maxChannels; i++)
    667a:	3001      	adds	r0, #1
    667c:	b2c0      	uxtb	r0, r0
    667e:	0001      	movs	r1, r0
    6680:	465a      	mov	r2, fp
    6682:	569a      	ldrsb	r2, [r3, r2]
    6684:	4290      	cmp	r0, r2
    6686:	dbbc      	blt.n	6602 <LORAReg_InitKR+0x17e>
	RegParams.lastUsedChannelIndex = UINT8_MAX;
    6688:	4c2b      	ldr	r4, [pc, #172]	; (6738 <LORAReg_InitKR+0x2b4>)
    668a:	22ff      	movs	r2, #255	; 0xff
    668c:	232f      	movs	r3, #47	; 0x2f
    668e:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsKR, sizeof(DefaultDrParamsKR) );
    6690:	7820      	ldrb	r0, [r4, #0]
    6692:	7863      	ldrb	r3, [r4, #1]
    6694:	021b      	lsls	r3, r3, #8
    6696:	4303      	orrs	r3, r0
    6698:	78a0      	ldrb	r0, [r4, #2]
    669a:	0400      	lsls	r0, r0, #16
    669c:	4303      	orrs	r3, r0
    669e:	78e0      	ldrb	r0, [r4, #3]
    66a0:	0600      	lsls	r0, r0, #24
    66a2:	4318      	orrs	r0, r3
    66a4:	3acf      	subs	r2, #207	; 0xcf
    66a6:	492c      	ldr	r1, [pc, #176]	; (6758 <LORAReg_InitKR+0x2d4>)
    66a8:	4b29      	ldr	r3, [pc, #164]	; (6750 <LORAReg_InitKR+0x2cc>)
    66aa:	4798      	blx	r3
		for(int8_t dataRate = 0; dataRate < RegParams.maxDataRate; dataRate++)
    66ac:	2325      	movs	r3, #37	; 0x25
    66ae:	5ce3      	ldrb	r3, [r4, r3]
    66b0:	2b00      	cmp	r3, #0
    66b2:	dd18      	ble.n	66e6 <LORAReg_InitKR+0x262>
			RegParams.pDrParams[dataRate].modulation = MODULATION_LORA;
    66b4:	4a20      	ldr	r2, [pc, #128]	; (6738 <LORAReg_InitKR+0x2b4>)
    66b6:	7811      	ldrb	r1, [r2, #0]
    66b8:	7853      	ldrb	r3, [r2, #1]
    66ba:	021b      	lsls	r3, r3, #8
    66bc:	430b      	orrs	r3, r1
    66be:	7891      	ldrb	r1, [r2, #2]
    66c0:	0409      	lsls	r1, r1, #16
    66c2:	430b      	orrs	r3, r1
    66c4:	78d1      	ldrb	r1, [r2, #3]
    66c6:	0609      	lsls	r1, r1, #24
    66c8:	4319      	orrs	r1, r3
    66ca:	2300      	movs	r3, #0
    66cc:	2601      	movs	r6, #1
			RegParams.pDrParams[dataRate].bandwidth = BW_125KHZ;
    66ce:	2507      	movs	r5, #7
		for(int8_t dataRate = 0; dataRate < RegParams.maxDataRate; dataRate++)
    66d0:	0014      	movs	r4, r2
    66d2:	2025      	movs	r0, #37	; 0x25
			RegParams.pDrParams[dataRate].modulation = MODULATION_LORA;
    66d4:	00da      	lsls	r2, r3, #3
    66d6:	188a      	adds	r2, r1, r2
    66d8:	71d6      	strb	r6, [r2, #7]
			RegParams.pDrParams[dataRate].bandwidth = BW_125KHZ;
    66da:	7195      	strb	r5, [r2, #6]
    66dc:	3301      	adds	r3, #1
    66de:	b25b      	sxtb	r3, r3
		for(int8_t dataRate = 0; dataRate < RegParams.maxDataRate; dataRate++)
    66e0:	5c22      	ldrb	r2, [r4, r0]
    66e2:	4293      	cmp	r3, r2
    66e4:	dbf6      	blt.n	66d4 <LORAReg_InitKR+0x250>
		RegParams.regParamItems.fileid = PDS_FILE_REG_KR_06_IDX;
    66e6:	4b14      	ldr	r3, [pc, #80]	; (6738 <LORAReg_InitKR+0x2b4>)
    66e8:	2205      	movs	r2, #5
    66ea:	2005      	movs	r0, #5
    66ec:	491b      	ldr	r1, [pc, #108]	; (675c <LORAReg_InitKR+0x2d8>)
    66ee:	5458      	strb	r0, [r3, r1]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_KR_CH_PARAM_1;
    66f0:	2000      	movs	r0, #0
    66f2:	491b      	ldr	r1, [pc, #108]	; (6760 <LORAReg_InitKR+0x2dc>)
    66f4:	5458      	strb	r0, [r3, r1]
    66f6:	1859      	adds	r1, r3, r1
    66f8:	704a      	strb	r2, [r1, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_KR_CH_PARAM_2;
    66fa:	3001      	adds	r0, #1
    66fc:	2184      	movs	r1, #132	; 0x84
    66fe:	0089      	lsls	r1, r1, #2
    6700:	5458      	strb	r0, [r3, r1]
    6702:	1859      	adds	r1, r3, r1
    6704:	704a      	strb	r2, [r1, #1]
		RegParams.regParamItems.band_item_id = 0;
    6706:	2100      	movs	r1, #0
    6708:	4a16      	ldr	r2, [pc, #88]	; (6764 <LORAReg_InitKR+0x2e0>)
    670a:	5499      	strb	r1, [r3, r2]
    670c:	189a      	adds	r2, r3, r2
    670e:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.lastUsedSB = 0;
    6710:	2283      	movs	r2, #131	; 0x83
    6712:	0092      	lsls	r2, r2, #2
    6714:	5499      	strb	r1, [r3, r2]
    6716:	4694      	mov	ip, r2
    6718:	4463      	add	r3, ip
    671a:	2200      	movs	r2, #0
    671c:	705a      	strb	r2, [r3, #1]
		filemarks.fileMarkListAddr = aRegKrFid1PdsOps;
    671e:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_KR_FID1_MAX_VALUE & 0x00FF);
    6720:	3202      	adds	r2, #2
    6722:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_KR_Pds_Cb;
    6724:	4a10      	ldr	r2, [pc, #64]	; (6768 <LORAReg_InitKR+0x2e4>)
		PDS_RegFile(PDS_FILE_REG_KR_06_IDX,filemarks);
    6726:	9200      	str	r2, [sp, #0]
    6728:	4910      	ldr	r1, [pc, #64]	; (676c <LORAReg_InitKR+0x2e8>)
    672a:	9a03      	ldr	r2, [sp, #12]
    672c:	4b10      	ldr	r3, [pc, #64]	; (6770 <LORAReg_InitKR+0x2ec>)
    672e:	3004      	adds	r0, #4
    6730:	4c10      	ldr	r4, [pc, #64]	; (6774 <LORAReg_InitKR+0x2f0>)
    6732:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6734:	2408      	movs	r4, #8
    6736:	e73d      	b.n	65b4 <LORAReg_InitKR+0x130>
    6738:	20001b4c 	.word	0x20001b4c
    673c:	20001b48 	.word	0x20001b48
    6740:	0000a255 	.word	0x0000a255
    6744:	0000a61d 	.word	0x0000a61d
    6748:	0000a8c1 	.word	0x0000a8c1
    674c:	0001d7e0 	.word	0x0001d7e0
    6750:	00015c7d 	.word	0x00015c7d
    6754:	0001d7bc 	.word	0x0001d7bc
    6758:	0001d7e8 	.word	0x0001d7e8
    675c:	0000020b 	.word	0x0000020b
    6760:	0000020e 	.word	0x0000020e
    6764:	00000212 	.word	0x00000212
    6768:	00006481 	.word	0x00006481
    676c:	20001940 	.word	0x20001940
    6770:	0001d818 	.word	0x0001d818
    6774:	0000af09 	.word	0x0000af09

00006778 <LorawanReg_NA_Pds_Cb>:

#if (ENABLE_PDS == 1)
void LorawanReg_NA_Pds_Cb(void)
{
	
}
    6778:	4770      	bx	lr
	...

0000677c <LORAReg_InitNA>:
{
    677c:	b5f0      	push	{r4, r5, r6, r7, lr}
    677e:	46de      	mov	lr, fp
    6780:	4657      	mov	r7, sl
    6782:	464e      	mov	r6, r9
    6784:	4645      	mov	r5, r8
    6786:	b5e0      	push	{r5, r6, r7, lr}
    6788:	b089      	sub	sp, #36	; 0x24
    678a:	9003      	str	r0, [sp, #12]
    RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_NA;
    678c:	4c7d      	ldr	r4, [pc, #500]	; (6984 <LORAReg_InitNA+0x208>)
    678e:	2702      	movs	r7, #2
    6790:	2302      	movs	r3, #2
    6792:	469b      	mov	fp, r3
    6794:	2326      	movs	r3, #38	; 0x26
    6796:	54e7      	strb	r7, [r4, r3]
	RegParams.maxChannels = MAX_CHANNELS_T1;
    6798:	2248      	movs	r2, #72	; 0x48
    679a:	3304      	adds	r3, #4
    679c:	54e2      	strb	r2, [r4, r3]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_NA;
    679e:	3a41      	subs	r2, #65	; 0x41
    67a0:	3b03      	subs	r3, #3
    67a2:	54e2      	strb	r2, [r4, r3]
	RegParams.maxTxPwr = MAX_TX_PWR_NA;
    67a4:	3217      	adds	r2, #23
    67a6:	3301      	adds	r3, #1
    67a8:	54e2      	strb	r2, [r4, r3]
	RegParams.pChParams = &RegParams.cmnParams.paramsType1.chParams[0];
    67aa:	0023      	movs	r3, r4
    67ac:	33b3      	adds	r3, #179	; 0xb3
    67ae:	0018      	movs	r0, r3
    67b0:	2500      	movs	r5, #0
    67b2:	7123      	strb	r3, [r4, #4]
    67b4:	0a1b      	lsrs	r3, r3, #8
    67b6:	7163      	strb	r3, [r4, #5]
    67b8:	0c03      	lsrs	r3, r0, #16
    67ba:	71a3      	strb	r3, [r4, #6]
    67bc:	0e03      	lsrs	r3, r0, #24
    67be:	71e3      	strb	r3, [r4, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType1.DRParams[0];
    67c0:	0026      	movs	r6, r4
    67c2:	3643      	adds	r6, #67	; 0x43
    67c4:	7026      	strb	r6, [r4, #0]
    67c6:	0a33      	lsrs	r3, r6, #8
    67c8:	7063      	strb	r3, [r4, #1]
    67ca:	0c33      	lsrs	r3, r6, #16
    67cc:	70a3      	strb	r3, [r4, #2]
    67ce:	0e33      	lsrs	r3, r6, #24
    67d0:	70e3      	strb	r3, [r4, #3]
	RegParams.MinNewChIndex = 0xFF;
    67d2:	2321      	movs	r3, #33	; 0x21
    67d4:	32e1      	adds	r2, #225	; 0xe1
    67d6:	54e2      	strb	r2, [r4, r3]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_NA;
    67d8:	3add      	subs	r2, #221	; 0xdd
    67da:	3b17      	subs	r3, #23
    67dc:	54a3      	strb	r3, [r4, r2]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_NA;
    67de:	3a1a      	subs	r2, #26
    67e0:	2108      	movs	r1, #8
    67e2:	468c      	mov	ip, r1
    67e4:	2123      	movs	r1, #35	; 0x23
    67e6:	5462      	strb	r2, [r4, r1]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_NA;
    67e8:	3983      	subs	r1, #131	; 0x83
    67ea:	4688      	mov	r8, r1
    67ec:	7721      	strb	r1, [r4, #28]
    67ee:	2170      	movs	r1, #112	; 0x70
    67f0:	7761      	strb	r1, [r4, #29]
    67f2:	4661      	mov	r1, ip
    67f4:	77a1      	strb	r1, [r4, #30]
    67f6:	2137      	movs	r1, #55	; 0x37
    67f8:	77e1      	strb	r1, [r4, #31]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_NA;
    67fa:	3917      	subs	r1, #23
    67fc:	2338      	movs	r3, #56	; 0x38
    67fe:	5463      	strb	r3, [r4, r1]
	RegParams.minDataRate = MAC_DATARATE_MIN_NA;
    6800:	391c      	subs	r1, #28
    6802:	4689      	mov	r9, r1
    6804:	3120      	adds	r1, #32
    6806:	464b      	mov	r3, r9
    6808:	5463      	strb	r3, [r4, r1]
	RegParams.maxDataRate = MAC_DATARATE_MAX_NA;
    680a:	2325      	movs	r3, #37	; 0x25
    680c:	54e5      	strb	r5, [r4, r3]
	RegParams.cmnParams.paramsType1.Max_125khzChan = MAX_CHANNELS_BANDWIDTH_125_AU_NA;
    680e:	2354      	movs	r3, #84	; 0x54
    6810:	33ff      	adds	r3, #255	; 0xff
    6812:	311c      	adds	r1, #28
    6814:	54e1      	strb	r1, [r4, r3]
	RegParams.cmnParams.paramsType1.Max_500khzChan = MAX_CHANNELS_BANDWIDTH_500_AU_NA;
    6816:	3301      	adds	r3, #1
    6818:	54e2      	strb	r2, [r4, r3]
	RegParams.cmnParams.paramsType1.minTxDR = DR0;
    681a:	2350      	movs	r3, #80	; 0x50
    681c:	33ff      	adds	r3, #255	; 0xff
    681e:	54e5      	strb	r5, [r4, r3]
	RegParams.cmnParams.paramsType1.maxTxDR = DR4;
    6820:	3301      	adds	r3, #1
    6822:	4649      	mov	r1, r9
    6824:	54e1      	strb	r1, [r4, r3]
	RegParams.cmnParams.paramsType1.minRxDR = DR8;
    6826:	2352      	movs	r3, #82	; 0x52
    6828:	33ff      	adds	r3, #255	; 0xff
    682a:	54e2      	strb	r2, [r4, r3]
	RegParams.cmnParams.paramsType1.maxRxDR = DR13;
    682c:	3b45      	subs	r3, #69	; 0x45
    682e:	3bff      	subs	r3, #255	; 0xff
    6830:	324b      	adds	r2, #75	; 0x4b
    6832:	32ff      	adds	r2, #255	; 0xff
    6834:	54a3      	strb	r3, [r4, r2]
	RegParams.cmnParams.paramsType1.RxParamWindowOffset1 = 10;
    6836:	2256      	movs	r2, #86	; 0x56
    6838:	32ff      	adds	r2, #255	; 0xff
    683a:	230a      	movs	r3, #10
    683c:	54a3      	strb	r3, [r4, r2]
	RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    683e:	0022      	movs	r2, r4
    6840:	3234      	adds	r2, #52	; 0x34
    6842:	7522      	strb	r2, [r4, #20]
    6844:	0a13      	lsrs	r3, r2, #8
    6846:	7563      	strb	r3, [r4, #21]
    6848:	0c13      	lsrs	r3, r2, #16
    684a:	75a3      	strb	r3, [r4, #22]
    684c:	0e12      	lsrs	r2, r2, #24
    684e:	75e2      	strb	r2, [r4, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    6850:	0022      	movs	r2, r4
    6852:	323d      	adds	r2, #61	; 0x3d
    6854:	7622      	strb	r2, [r4, #24]
    6856:	0a13      	lsrs	r3, r2, #8
    6858:	7663      	strb	r3, [r4, #25]
    685a:	0c13      	lsrs	r3, r2, #16
    685c:	76a3      	strb	r3, [r4, #26]
    685e:	0e12      	lsrs	r2, r2, #24
    6860:	76e2      	strb	r2, [r4, #27]
	RegParams.cmnParams.paramsType1.UpStreamCh0Freq = UPSTREAM_CH0_NA;
    6862:	2360      	movs	r3, #96	; 0x60
    6864:	2244      	movs	r2, #68	; 0x44
    6866:	32ff      	adds	r2, #255	; 0xff
    6868:	54a3      	strb	r3, [r4, r2]
    686a:	0022      	movs	r2, r4
    686c:	3244      	adds	r2, #68	; 0x44
    686e:	32ff      	adds	r2, #255	; 0xff
    6870:	2301      	movs	r3, #1
    6872:	7053      	strb	r3, [r2, #1]
    6874:	2338      	movs	r3, #56	; 0x38
    6876:	425b      	negs	r3, r3
    6878:	7093      	strb	r3, [r2, #2]
    687a:	2335      	movs	r3, #53	; 0x35
    687c:	70d3      	strb	r3, [r2, #3]
	RegParams.cmnParams.paramsType1.UpStreamCh64Freq = UPSTREAM_CH64_NA;
    687e:	2340      	movs	r3, #64	; 0x40
    6880:	425b      	negs	r3, r3
    6882:	2248      	movs	r2, #72	; 0x48
    6884:	32ff      	adds	r2, #255	; 0xff
    6886:	54a3      	strb	r3, [r4, r2]
    6888:	0022      	movs	r2, r4
    688a:	3248      	adds	r2, #72	; 0x48
    688c:	32ff      	adds	r2, #255	; 0xff
    688e:	2351      	movs	r3, #81	; 0x51
    6890:	425b      	negs	r3, r3
    6892:	7053      	strb	r3, [r2, #1]
    6894:	232e      	movs	r3, #46	; 0x2e
    6896:	425b      	negs	r3, r3
    6898:	7093      	strb	r3, [r2, #2]
    689a:	2335      	movs	r3, #53	; 0x35
    689c:	70d3      	strb	r3, [r2, #3]
	RegParams.cmnParams.paramsType1.DownStreamCh0Freq = DOWNSTREAM_CH0_NA;
    689e:	224c      	movs	r2, #76	; 0x4c
    68a0:	32ff      	adds	r2, #255	; 0xff
    68a2:	4643      	mov	r3, r8
    68a4:	54a3      	strb	r3, [r4, r2]
    68a6:	0022      	movs	r2, r4
    68a8:	324c      	adds	r2, #76	; 0x4c
    68aa:	32ff      	adds	r2, #255	; 0xff
    68ac:	2370      	movs	r3, #112	; 0x70
    68ae:	7053      	strb	r3, [r2, #1]
    68b0:	4663      	mov	r3, ip
    68b2:	7093      	strb	r3, [r2, #2]
    68b4:	2337      	movs	r3, #55	; 0x37
    68b6:	70d3      	strb	r3, [r2, #3]
	RegParams.Rx1DrOffset = 3;
    68b8:	2303      	movs	r3, #3
    68ba:	222c      	movs	r2, #44	; 0x2c
    68bc:	54a3      	strb	r3, [r4, r2]
	RegParams.maxTxPwrIndx = 10;
    68be:	3201      	adds	r2, #1
    68c0:	230a      	movs	r3, #10
    68c2:	54a3      	strb	r3, [r4, r2]
	RegParams.cmnParams.paramsType1.lastUsedSB = 0;
    68c4:	2358      	movs	r3, #88	; 0x58
    68c6:	33ff      	adds	r3, #255	; 0xff
    68c8:	54e5      	strb	r5, [r4, r3]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[0];
    68ca:	4b2f      	ldr	r3, [pc, #188]	; (6988 <LORAReg_InitNA+0x20c>)
    68cc:	781a      	ldrb	r2, [r3, #0]
    68ce:	4694      	mov	ip, r2
    68d0:	223d      	movs	r2, #61	; 0x3d
    68d2:	4661      	mov	r1, ip
    68d4:	54a1      	strb	r1, [r4, r2]
	RegParams.pJoinDutyCycleTimer->timerId = regTimerId[1];
    68d6:	785a      	ldrb	r2, [r3, #1]
    68d8:	233c      	movs	r3, #60	; 0x3c
    68da:	54e2      	strb	r2, [r4, r3]
	RegParams.pJoinDutyCycleTimer->remainingtime =0;
    68dc:	2300      	movs	r3, #0
    68de:	2238      	movs	r2, #56	; 0x38
    68e0:	54a3      	strb	r3, [r4, r2]
    68e2:	2200      	movs	r2, #0
    68e4:	3339      	adds	r3, #57	; 0x39
    68e6:	54e2      	strb	r2, [r4, r3]
    68e8:	3301      	adds	r3, #1
    68ea:	54e2      	strb	r2, [r4, r3]
    68ec:	3301      	adds	r3, #1
    68ee:	54e2      	strb	r2, [r4, r3]
	RegParams.joinbccount =0;
    68f0:	3307      	adds	r3, #7
    68f2:	54e5      	strb	r5, [r4, r3]
	RegParams.joinDutyCycleTimeout =0;
    68f4:	0023      	movs	r3, r4
    68f6:	333e      	adds	r3, #62	; 0x3e
    68f8:	701a      	strb	r2, [r3, #0]
    68fa:	705a      	strb	r2, [r3, #1]
    68fc:	709a      	strb	r2, [r3, #2]
    68fe:	70da      	strb	r2, [r3, #3]
	RegParams.band = ismBand;
    6900:	232e      	movs	r3, #46	; 0x2e
    6902:	466a      	mov	r2, sp
    6904:	7b12      	ldrb	r2, [r2, #12]
    6906:	54e2      	strb	r2, [r4, r3]
	memcpy (RegParams.pChParams, DefaultChannels915, sizeof(DefaultChannels915) );
    6908:	2290      	movs	r2, #144	; 0x90
    690a:	4920      	ldr	r1, [pc, #128]	; (698c <LORAReg_InitNA+0x210>)
    690c:	4b20      	ldr	r3, [pc, #128]	; (6990 <LORAReg_InitNA+0x214>)
    690e:	4698      	mov	r8, r3
    6910:	4798      	blx	r3
	memcpy (RegParams.pDrParams, DefaultDrParamsNA, sizeof(DefaultDrParamsNA) );
    6912:	2270      	movs	r2, #112	; 0x70
    6914:	491f      	ldr	r1, [pc, #124]	; (6994 <LORAReg_InitNA+0x218>)
    6916:	0030      	movs	r0, r6
    6918:	47c0      	blx	r8
	RegParams.cmnParams.paramsType1.alternativeChannel = 0;
    691a:	23ab      	movs	r3, #171	; 0xab
    691c:	005b      	lsls	r3, r3, #1
    691e:	54e5      	strb	r5, [r4, r3]
	RegParams.regParamItems.fileid = PDS_FILE_REG_NA_03_IDX;
    6920:	4b1d      	ldr	r3, [pc, #116]	; (6998 <LORAReg_InitNA+0x21c>)
    6922:	54e7      	strb	r7, [r4, r3]
	RegParams.regParamItems.ch_param_1_item_id = PDS_REG_NA_CH_PARAM;
    6924:	2200      	movs	r2, #0
    6926:	4b1d      	ldr	r3, [pc, #116]	; (699c <LORAReg_InitNA+0x220>)
    6928:	54e2      	strb	r2, [r4, r3]
    692a:	18e3      	adds	r3, r4, r3
    692c:	465a      	mov	r2, fp
    692e:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.ch_param_2_item_id = 0;
    6930:	2200      	movs	r2, #0
    6932:	2384      	movs	r3, #132	; 0x84
    6934:	009b      	lsls	r3, r3, #2
    6936:	54e2      	strb	r2, [r4, r3]
    6938:	18e3      	adds	r3, r4, r3
    693a:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.band_item_id = 0;
    693c:	4b18      	ldr	r3, [pc, #96]	; (69a0 <LORAReg_InitNA+0x224>)
    693e:	54e2      	strb	r2, [r4, r3]
    6940:	18e3      	adds	r3, r4, r3
    6942:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.lastUsedSB = PDS_REG_NA_LAST_USED_SB;
    6944:	2383      	movs	r3, #131	; 0x83
    6946:	009b      	lsls	r3, r3, #2
    6948:	2201      	movs	r2, #1
    694a:	54e2      	strb	r2, [r4, r3]
    694c:	469c      	mov	ip, r3
    694e:	4464      	add	r4, ip
    6950:	465b      	mov	r3, fp
    6952:	7063      	strb	r3, [r4, #1]
	filemarks.fileMarkListAddr = aRegNaPdsOps;
    6954:	ab04      	add	r3, sp, #16
	filemarks.numItems =  (uint8_t)(PDS_REG_NA_MAX_VALUE & 0x00FF);
    6956:	711f      	strb	r7, [r3, #4]
	filemarks.fIDcb = LorawanReg_NA_Pds_Cb;
    6958:	4a12      	ldr	r2, [pc, #72]	; (69a4 <LORAReg_InitNA+0x228>)
	PDS_RegFile(PDS_FILE_REG_NA_03_IDX,filemarks);
    695a:	9200      	str	r2, [sp, #0]
    695c:	4912      	ldr	r1, [pc, #72]	; (69a8 <LORAReg_InitNA+0x22c>)
    695e:	9a05      	ldr	r2, [sp, #20]
    6960:	4b12      	ldr	r3, [pc, #72]	; (69ac <LORAReg_InitNA+0x230>)
    6962:	2002      	movs	r0, #2
    6964:	4c12      	ldr	r4, [pc, #72]	; (69b0 <LORAReg_InitNA+0x234>)
    6966:	47a0      	blx	r4
    LORAREG_InitGetAttrFnPtrsNA();
    6968:	4b12      	ldr	r3, [pc, #72]	; (69b4 <LORAReg_InitNA+0x238>)
    696a:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsNA();
    696c:	4b12      	ldr	r3, [pc, #72]	; (69b8 <LORAReg_InitNA+0x23c>)
    696e:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsNA();
    6970:	4b12      	ldr	r3, [pc, #72]	; (69bc <LORAReg_InitNA+0x240>)
    6972:	4798      	blx	r3
}
    6974:	2008      	movs	r0, #8
    6976:	b009      	add	sp, #36	; 0x24
    6978:	bc3c      	pop	{r2, r3, r4, r5}
    697a:	4690      	mov	r8, r2
    697c:	4699      	mov	r9, r3
    697e:	46a2      	mov	sl, r4
    6980:	46ab      	mov	fp, r5
    6982:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6984:	20001b4c 	.word	0x20001b4c
    6988:	20001b48 	.word	0x20001b48
    698c:	0001d828 	.word	0x0001d828
    6990:	00015c7d 	.word	0x00015c7d
    6994:	0001d8b8 	.word	0x0001d8b8
    6998:	0000020b 	.word	0x0000020b
    699c:	0000020e 	.word	0x0000020e
    69a0:	00000212 	.word	0x00000212
    69a4:	00006779 	.word	0x00006779
    69a8:	20001944 	.word	0x20001944
    69ac:	0001d928 	.word	0x0001d928
    69b0:	0000af09 	.word	0x0000af09
    69b4:	00009ad1 	.word	0x00009ad1
    69b8:	0000a39d 	.word	0x0000a39d
    69bc:	0000a685 	.word	0x0000a685

000069c0 <InValidGetAttr>:
/****************************** FUNCTIONS *************************************/

StackRetStatus_t InValidGetAttr(LorawanRegionalAttributes_t attr, void * attrInput, void * attrOutput)
{
	return LORAWAN_INVALID_REQUEST;
}
    69c0:	2015      	movs	r0, #21
    69c2:	4770      	bx	lr

000069c4 <InValidAttr>:

StackRetStatus_t InValidAttr(LorawanRegionalAttributes_t attr, void * attrInput)
{
	return LORAWAN_INVALID_REQUEST;
}
    69c4:	2015      	movs	r0, #21
    69c6:	4770      	bx	lr

000069c8 <LORAREG_GetAttr_MaxChannel>:
#endif


static StackRetStatus_t LORAREG_GetAttr_MaxChannel(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.maxChannels;
    69c8:	232a      	movs	r3, #42	; 0x2a
    69ca:	4902      	ldr	r1, [pc, #8]	; (69d4 <LORAREG_GetAttr_MaxChannel+0xc>)
    69cc:	5ccb      	ldrb	r3, [r1, r3]
    69ce:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    69d0:	2008      	movs	r0, #8
    69d2:	4770      	bx	lr
    69d4:	20001b4c 	.word	0x20001b4c

000069d8 <LORAREG_GetAttr_MinNewChIndex>:


static StackRetStatus_t LORAREG_GetAttr_MinNewChIndex(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	*(uint8_t *)attrOutput = (uint8_t)RegParams.MinNewChIndex;
    69d8:	4905      	ldr	r1, [pc, #20]	; (69f0 <LORAREG_GetAttr_MinNewChIndex+0x18>)
    69da:	2321      	movs	r3, #33	; 0x21
    69dc:	5cc8      	ldrb	r0, [r1, r3]
    69de:	7010      	strb	r0, [r2, #0]
	if(RegParams.MinNewChIndex == 0xFF)
    69e0:	5ccb      	ldrb	r3, [r1, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    69e2:	2008      	movs	r0, #8
	if(RegParams.MinNewChIndex == 0xFF)
    69e4:	2bff      	cmp	r3, #255	; 0xff
    69e6:	d000      	beq.n	69ea <LORAREG_GetAttr_MinNewChIndex+0x12>
	{
		result = LORAWAN_INVALID_PARAMETER;
	}
	
	return result;
}
    69e8:	4770      	bx	lr
		result = LORAWAN_INVALID_PARAMETER;
    69ea:	3002      	adds	r0, #2
    69ec:	e7fc      	b.n	69e8 <LORAREG_GetAttr_MinNewChIndex+0x10>
    69ee:	46c0      	nop			; (mov r8, r8)
    69f0:	20001b4c 	.word	0x20001b4c

000069f4 <LORAREG_GetAttr_DefRx1DataRate>:
}
#endif

static StackRetStatus_t LORAREG_GetAttr_DefRx1DataRate(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.DefRx1DataRate;
    69f4:	2322      	movs	r3, #34	; 0x22
    69f6:	4902      	ldr	r1, [pc, #8]	; (6a00 <LORAREG_GetAttr_DefRx1DataRate+0xc>)
    69f8:	5ccb      	ldrb	r3, [r1, r3]
    69fa:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    69fc:	2008      	movs	r0, #8
    69fe:	4770      	bx	lr
    6a00:	20001b4c 	.word	0x20001b4c

00006a04 <LORAREG_GetAttr_DefRx2DataRate>:

static StackRetStatus_t LORAREG_GetAttr_DefRx2DataRate(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.DefRx2DataRate;
    6a04:	2323      	movs	r3, #35	; 0x23
    6a06:	4902      	ldr	r1, [pc, #8]	; (6a10 <LORAREG_GetAttr_DefRx2DataRate+0xc>)
    6a08:	5ccb      	ldrb	r3, [r1, r3]
    6a0a:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    6a0c:	2008      	movs	r0, #8
    6a0e:	4770      	bx	lr
    6a10:	20001b4c 	.word	0x20001b4c

00006a14 <LORAREG_GetAttr_RegFeatures>:
	return LORAWAN_SUCCESS;
}

static StackRetStatus_t LORAREG_GetAttr_RegFeatures(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint32_t *)attrOutput = RegParams.FeaturesSupport;
    6a14:	2320      	movs	r3, #32
    6a16:	4902      	ldr	r1, [pc, #8]	; (6a20 <LORAREG_GetAttr_RegFeatures+0xc>)
    6a18:	5ccb      	ldrb	r3, [r1, r3]
    6a1a:	6013      	str	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    6a1c:	2008      	movs	r0, #8
    6a1e:	4770      	bx	lr
    6a20:	20001b4c 	.word	0x20001b4c

00006a24 <LORAREG_GetAttr_DataRange>:

static StackRetStatus_t LORAREG_GetAttr_DataRange(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
    6a24:	b530      	push	{r4, r5, lr}
    6a26:	b083      	sub	sp, #12
    6a28:	0015      	movs	r5, r2
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint8_t  channelId;
	ValChId_t valChid;
	valChid.channelIndex = *(uint8_t *)attrInput;
    6a2a:	780c      	ldrb	r4, [r1, #0]
    6a2c:	a901      	add	r1, sp, #4
    6a2e:	700c      	strb	r4, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    6a30:	2301      	movs	r3, #1
    6a32:	704b      	strb	r3, [r1, #1]
	channelId = *(uint8_t *)attrInput;
	if (pValidateAttr[CHANNEL_ID](CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    6a34:	4b0d      	ldr	r3, [pc, #52]	; (6a6c <LORAREG_GetAttr_DataRange+0x48>)
    6a36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    6a38:	2015      	movs	r0, #21
    6a3a:	4798      	blx	r3
    6a3c:	2808      	cmp	r0, #8
    6a3e:	d004      	beq.n	6a4a <LORAREG_GetAttr_DataRange+0x26>
	{
	    *(uint8_t *)attrOutput = RegParams.pChParams[channelId].dataRange.value;
	}
	else
	{
		*(uint8_t *)attrOutput = 0xFF;
    6a40:	23ff      	movs	r3, #255	; 0xff
    6a42:	702b      	strb	r3, [r5, #0]
	    result = LORAWAN_INVALID_PARAMETER;
    6a44:	200a      	movs	r0, #10
	}
	return result;
}
    6a46:	b003      	add	sp, #12
    6a48:	bd30      	pop	{r4, r5, pc}
	    *(uint8_t *)attrOutput = RegParams.pChParams[channelId].dataRange.value;
    6a4a:	4909      	ldr	r1, [pc, #36]	; (6a70 <LORAREG_GetAttr_DataRange+0x4c>)
    6a4c:	790b      	ldrb	r3, [r1, #4]
    6a4e:	794a      	ldrb	r2, [r1, #5]
    6a50:	0212      	lsls	r2, r2, #8
    6a52:	4313      	orrs	r3, r2
    6a54:	798a      	ldrb	r2, [r1, #6]
    6a56:	0412      	lsls	r2, r2, #16
    6a58:	431a      	orrs	r2, r3
    6a5a:	79cb      	ldrb	r3, [r1, #7]
    6a5c:	061b      	lsls	r3, r3, #24
    6a5e:	431a      	orrs	r2, r3
    6a60:	0063      	lsls	r3, r4, #1
    6a62:	189b      	adds	r3, r3, r2
    6a64:	785b      	ldrb	r3, [r3, #1]
    6a66:	702b      	strb	r3, [r5, #0]
    6a68:	e7ed      	b.n	6a46 <LORAREG_GetAttr_DataRange+0x22>
    6a6a:	46c0      	nop			; (mov r8, r8)
    6a6c:	20000d7c 	.word	0x20000d7c
    6a70:	20001b4c 	.word	0x20001b4c

00006a74 <LORAREG_GetAttr_ChIdStatus>:
}
#endif


static StackRetStatus_t LORAREG_GetAttr_ChIdStatus(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
    6a74:	b530      	push	{r4, r5, lr}
    6a76:	b083      	sub	sp, #12
    6a78:	0015      	movs	r5, r2
	StackRetStatus_t result = LORAWAN_SUCCESS;
	ValChId_t val_chid;
	uint8_t  channelId;
	channelId = *(uint8_t *)attrInput;
    6a7a:	780c      	ldrb	r4, [r1, #0]
	val_chid.channelIndex = *(uint8_t *)attrInput;
    6a7c:	a901      	add	r1, sp, #4
    6a7e:	700c      	strb	r4, [r1, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    6a80:	2301      	movs	r3, #1
    6a82:	704b      	strb	r3, [r1, #1]
	
	if (pValidateAttr[CHANNEL_ID](CHANNEL_ID, &val_chid) == LORAWAN_SUCCESS)
    6a84:	4b0c      	ldr	r3, [pc, #48]	; (6ab8 <LORAREG_GetAttr_ChIdStatus+0x44>)
    6a86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    6a88:	2015      	movs	r0, #21
    6a8a:	4798      	blx	r3
    6a8c:	2808      	cmp	r0, #8
    6a8e:	d004      	beq.n	6a9a <LORAREG_GetAttr_ChIdStatus+0x26>
	{
		*(uint8_t *)attrOutput = RegParams.pChParams[channelId].status;
	}
	else
	{
		*(uint8_t *)attrOutput = DISABLED;
    6a90:	2300      	movs	r3, #0
    6a92:	702b      	strb	r3, [r5, #0]
		result = LORAWAN_INVALID_PARAMETER;
    6a94:	200a      	movs	r0, #10
	}
	return result;
}
    6a96:	b003      	add	sp, #12
    6a98:	bd30      	pop	{r4, r5, pc}
		*(uint8_t *)attrOutput = RegParams.pChParams[channelId].status;
    6a9a:	4908      	ldr	r1, [pc, #32]	; (6abc <LORAREG_GetAttr_ChIdStatus+0x48>)
    6a9c:	790a      	ldrb	r2, [r1, #4]
    6a9e:	794b      	ldrb	r3, [r1, #5]
    6aa0:	021b      	lsls	r3, r3, #8
    6aa2:	4313      	orrs	r3, r2
    6aa4:	798a      	ldrb	r2, [r1, #6]
    6aa6:	0412      	lsls	r2, r2, #16
    6aa8:	4313      	orrs	r3, r2
    6aaa:	79ca      	ldrb	r2, [r1, #7]
    6aac:	0612      	lsls	r2, r2, #24
    6aae:	431a      	orrs	r2, r3
    6ab0:	0064      	lsls	r4, r4, #1
    6ab2:	5ca3      	ldrb	r3, [r4, r2]
    6ab4:	702b      	strb	r3, [r5, #0]
    6ab6:	e7ee      	b.n	6a96 <LORAREG_GetAttr_ChIdStatus+0x22>
    6ab8:	20000d7c 	.word	0x20000d7c
    6abc:	20001b4c 	.word	0x20001b4c

00006ac0 <LORAREG_GetAttr_DutyCycleT1>:

#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t LORAREG_GetAttr_DutyCycleT1(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = UINT16_MAX;
    6ac0:	2301      	movs	r3, #1
    6ac2:	425b      	negs	r3, r3
    6ac4:	8013      	strh	r3, [r2, #0]
	return LORAWAN_INVALID_PARAMETER;
}
    6ac6:	200a      	movs	r0, #10
    6ac8:	4770      	bx	lr

00006aca <LORAREG_GetAttr_MinDutyCycleTimer>:
#endif

#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t LORAREG_GetAttr_MinDutyCycleTimer(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint32_t *)attrOutput = UINT32_MAX;
    6aca:	2301      	movs	r3, #1
    6acc:	425b      	negs	r3, r3
    6ace:	6013      	str	r3, [r2, #0]
	return LORAWAN_INVALID_PARAMETER;
}
    6ad0:	200a      	movs	r0, #10
    6ad2:	4770      	bx	lr

00006ad4 <LORAREG_GetAttr_MacRecvDelay1>:
#endif

static StackRetStatus_t LORAREG_GetAttr_MacRecvDelay1(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = RECEIVE_DELAY1;
    6ad4:	23fa      	movs	r3, #250	; 0xfa
    6ad6:	009b      	lsls	r3, r3, #2
    6ad8:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    6ada:	2008      	movs	r0, #8
    6adc:	4770      	bx	lr

00006ade <LORAREG_GetAttr_MacRecvDelay2>:

static StackRetStatus_t LORAREG_GetAttr_MacRecvDelay2(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = RECEIVE_DELAY2;
    6ade:	23fa      	movs	r3, #250	; 0xfa
    6ae0:	00db      	lsls	r3, r3, #3
    6ae2:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    6ae4:	2008      	movs	r0, #8
    6ae6:	4770      	bx	lr

00006ae8 <LORAREG_GetAttr_MacJoinAcptDelay1>:

static StackRetStatus_t LORAREG_GetAttr_MacJoinAcptDelay1(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = JOIN_ACCEPT_DELAY1;
    6ae8:	4b01      	ldr	r3, [pc, #4]	; (6af0 <LORAREG_GetAttr_MacJoinAcptDelay1+0x8>)
    6aea:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    6aec:	2008      	movs	r0, #8
    6aee:	4770      	bx	lr
    6af0:	00001388 	.word	0x00001388

00006af4 <LORAREG_GetAttr_MacJoinAcptDelay2>:

static StackRetStatus_t LORAREG_GetAttr_MacJoinAcptDelay2(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = JOIN_ACCEPT_DELAY2;
    6af4:	4b01      	ldr	r3, [pc, #4]	; (6afc <LORAREG_GetAttr_MacJoinAcptDelay2+0x8>)
    6af6:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    6af8:	2008      	movs	r0, #8
    6afa:	4770      	bx	lr
    6afc:	00001770 	.word	0x00001770

00006b00 <LORAREG_GetAttr_MacAckTimeout>:

static StackRetStatus_t LORAREG_GetAttr_MacAckTimeout(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = ACK_TIMEOUT;
    6b00:	23fa      	movs	r3, #250	; 0xfa
    6b02:	00db      	lsls	r3, r3, #3
    6b04:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    6b06:	2008      	movs	r0, #8
    6b08:	4770      	bx	lr

00006b0a <LORAREG_GetAttr_MacAdrAckDelay>:

static StackRetStatus_t LORAREG_GetAttr_MacAdrAckDelay(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = ADR_ACK_DELAY;
    6b0a:	2320      	movs	r3, #32
    6b0c:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    6b0e:	2008      	movs	r0, #8
    6b10:	4770      	bx	lr

00006b12 <LORAREG_GetAttr_MacAdrAckLimit>:

static StackRetStatus_t LORAREG_GetAttr_MacAdrAckLimit(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = ADR_ACK_LIMIT;
    6b12:	2340      	movs	r3, #64	; 0x40
    6b14:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    6b16:	2008      	movs	r0, #8
    6b18:	4770      	bx	lr

00006b1a <LORAREG_GetAttr_MacMaxFcntGap>:

static StackRetStatus_t LORAREG_GetAttr_MacMaxFcntGap(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = MAX_FCNT_GAP;
    6b1a:	2380      	movs	r3, #128	; 0x80
    6b1c:	01db      	lsls	r3, r3, #7
    6b1e:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    6b20:	2008      	movs	r0, #8
    6b22:	4770      	bx	lr

00006b24 <LORAREG_GetAttr_RegDefTxPwr>:

static StackRetStatus_t LORAREG_GetAttr_RegDefTxPwr(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.MacTxPower;
    6b24:	2327      	movs	r3, #39	; 0x27
    6b26:	4902      	ldr	r1, [pc, #8]	; (6b30 <LORAREG_GetAttr_RegDefTxPwr+0xc>)
    6b28:	5ccb      	ldrb	r3, [r1, r3]
    6b2a:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    6b2c:	2008      	movs	r0, #8
    6b2e:	4770      	bx	lr
    6b30:	20001b4c 	.word	0x20001b4c

00006b34 <LORAREG_GetAttr_RegDefTxDR>:

static StackRetStatus_t LORAREG_GetAttr_RegDefTxDR(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.TxCurDataRate;
    6b34:	2326      	movs	r3, #38	; 0x26
    6b36:	4902      	ldr	r1, [pc, #8]	; (6b40 <LORAREG_GetAttr_RegDefTxDR+0xc>)
    6b38:	5ccb      	ldrb	r3, [r1, r3]
    6b3a:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    6b3c:	2008      	movs	r0, #8
    6b3e:	4770      	bx	lr
    6b40:	20001b4c 	.word	0x20001b4c

00006b44 <LORAREG_GetAttr_CurChIndx>:

static StackRetStatus_t LORAREG_GetAttr_CurChIndx(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.lastUsedChannelIndex;
    6b44:	232f      	movs	r3, #47	; 0x2f
    6b46:	4902      	ldr	r1, [pc, #8]	; (6b50 <LORAREG_GetAttr_CurChIndx+0xc>)
    6b48:	5ccb      	ldrb	r3, [r1, r3]
    6b4a:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    6b4c:	2008      	movs	r0, #8
    6b4e:	4770      	bx	lr
    6b50:	20001b4c 	.word	0x20001b4c

00006b54 <LORAREG_GetAttr_DefLBTParams>:
static StackRetStatus_t LORAREG_GetAttr_DefLBTParams(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	LorawanLBTParams_t* lorawanLBTParams;
	lorawanLBTParams = (LorawanLBTParams_t *)attrOutput;
			
	lorawanLBTParams->lbtNumOfSamples	= RegParams.cmnParams.paramsType2.LBT_RSSISamplesCount;
    6b54:	4b09      	ldr	r3, [pc, #36]	; (6b7c <LORAREG_GetAttr_DefLBTParams+0x28>)
    6b56:	21c0      	movs	r1, #192	; 0xc0
    6b58:	31ff      	adds	r1, #255	; 0xff
    6b5a:	5c59      	ldrb	r1, [r3, r1]
    6b5c:	7191      	strb	r1, [r2, #6]
	lorawanLBTParams->lbtScanPeriod		= RegParams.cmnParams.paramsType2.LBTScanPeriod;
    6b5e:	21be      	movs	r1, #190	; 0xbe
    6b60:	31ff      	adds	r1, #255	; 0xff
    6b62:	5c59      	ldrb	r1, [r3, r1]
    6b64:	8011      	strh	r1, [r2, #0]
	lorawanLBTParams->lbtThreshold		= RegParams.cmnParams.paramsType2.LBTSignalThreshold;
    6b66:	21df      	movs	r1, #223	; 0xdf
    6b68:	0049      	lsls	r1, r1, #1
    6b6a:	565b      	ldrsb	r3, [r3, r1]
    6b6c:	8053      	strh	r3, [r2, #2]
	lorawanLBTParams->lbtTransmitOn		= LBT_ENABLE;
    6b6e:	2301      	movs	r3, #1
    6b70:	71d3      	strb	r3, [r2, #7]
	lorawanLBTParams->maxRetryChannels	= LBT_MAX_RETRY_CHANNELS;
    6b72:	3304      	adds	r3, #4
    6b74:	8093      	strh	r3, [r2, #4]
	return 0;
}
    6b76:	2000      	movs	r0, #0
    6b78:	4770      	bx	lr
    6b7a:	46c0      	nop			; (mov r8, r8)
    6b7c:	20001b4c 	.word	0x20001b4c

00006b80 <LORAREG_GetAttr_FreqT1>:
{
    6b80:	b530      	push	{r4, r5, lr}
	channelId = *(uint8_t *)attrInput;
    6b82:	780b      	ldrb	r3, [r1, #0]
	if(channelId > RegParams.maxChannels)
    6b84:	212a      	movs	r1, #42	; 0x2a
    6b86:	4820      	ldr	r0, [pc, #128]	; (6c08 <LORAREG_GetAttr_FreqT1+0x88>)
    6b88:	5641      	ldrsb	r1, [r0, r1]
		return LORAWAN_INVALID_PARAMETER;
    6b8a:	200a      	movs	r0, #10
	if(channelId > RegParams.maxChannels)
    6b8c:	428b      	cmp	r3, r1
    6b8e:	dc39      	bgt.n	6c04 <LORAREG_GetAttr_FreqT1+0x84>
	if (channelId < RegParams.cmnParams.paramsType1.Max_125khzChan)
    6b90:	2054      	movs	r0, #84	; 0x54
    6b92:	30ff      	adds	r0, #255	; 0xff
    6b94:	4c1c      	ldr	r4, [pc, #112]	; (6c08 <LORAREG_GetAttr_FreqT1+0x88>)
    6b96:	5c24      	ldrb	r4, [r4, r0]
    6b98:	42a3      	cmp	r3, r4
    6b9a:	d31c      	bcc.n	6bd6 <LORAREG_GetAttr_FreqT1+0x56>
		result = LORAWAN_INVALID_PARAMETER;
    6b9c:	200a      	movs	r0, #10
	else if ( (channelId < RegParams.maxChannels) && (channelId >= RegParams.cmnParams.paramsType1.Max_125khzChan) )
    6b9e:	428b      	cmp	r3, r1
    6ba0:	da30      	bge.n	6c04 <LORAREG_GetAttr_FreqT1+0x84>
static uint32_t GenerateFrequency2 (uint8_t channelIndex)
{
    uint32_t channelFrequency;

    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh64Freq + 
	                   FREQ_1600KHZ * (channelIndex - RegParams.cmnParams.paramsType1.Max_125khzChan);
    6ba2:	1b1b      	subs	r3, r3, r4
    6ba4:	4919      	ldr	r1, [pc, #100]	; (6c0c <LORAREG_GetAttr_FreqT1+0x8c>)
    6ba6:	434b      	muls	r3, r1
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh64Freq + 
    6ba8:	4c17      	ldr	r4, [pc, #92]	; (6c08 <LORAREG_GetAttr_FreqT1+0x88>)
    6baa:	2148      	movs	r1, #72	; 0x48
    6bac:	31ff      	adds	r1, #255	; 0xff
    6bae:	5c61      	ldrb	r1, [r4, r1]
    6bb0:	303f      	adds	r0, #63	; 0x3f
    6bb2:	30ff      	adds	r0, #255	; 0xff
    6bb4:	5c20      	ldrb	r0, [r4, r0]
    6bb6:	0200      	lsls	r0, r0, #8
    6bb8:	4301      	orrs	r1, r0
    6bba:	204a      	movs	r0, #74	; 0x4a
    6bbc:	30ff      	adds	r0, #255	; 0xff
    6bbe:	5c20      	ldrb	r0, [r4, r0]
    6bc0:	0400      	lsls	r0, r0, #16
    6bc2:	4308      	orrs	r0, r1
    6bc4:	21a5      	movs	r1, #165	; 0xa5
    6bc6:	0049      	lsls	r1, r1, #1
    6bc8:	5c61      	ldrb	r1, [r4, r1]
    6bca:	0609      	lsls	r1, r1, #24
    6bcc:	4301      	orrs	r1, r0
    6bce:	1859      	adds	r1, r3, r1
		*(uint32_t *)attrOutput = GenerateFrequency2 (channelId);
    6bd0:	6011      	str	r1, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6bd2:	2008      	movs	r0, #8
		*(uint32_t *)attrOutput = GenerateFrequency2 (channelId);
    6bd4:	e016      	b.n	6c04 <LORAREG_GetAttr_FreqT1+0x84>
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh0Freq + FREQ_200KHZ * channelIndex;
    6bd6:	4c0c      	ldr	r4, [pc, #48]	; (6c08 <LORAREG_GetAttr_FreqT1+0x88>)
    6bd8:	2144      	movs	r1, #68	; 0x44
    6bda:	31ff      	adds	r1, #255	; 0xff
    6bdc:	5c61      	ldrb	r1, [r4, r1]
    6bde:	380f      	subs	r0, #15
    6be0:	5c20      	ldrb	r0, [r4, r0]
    6be2:	0200      	lsls	r0, r0, #8
    6be4:	4308      	orrs	r0, r1
    6be6:	2146      	movs	r1, #70	; 0x46
    6be8:	31ff      	adds	r1, #255	; 0xff
    6bea:	5c61      	ldrb	r1, [r4, r1]
    6bec:	0409      	lsls	r1, r1, #16
    6bee:	4308      	orrs	r0, r1
    6bf0:	21a3      	movs	r1, #163	; 0xa3
    6bf2:	0049      	lsls	r1, r1, #1
    6bf4:	5c61      	ldrb	r1, [r4, r1]
    6bf6:	0609      	lsls	r1, r1, #24
    6bf8:	4301      	orrs	r1, r0
    6bfa:	4805      	ldr	r0, [pc, #20]	; (6c10 <LORAREG_GetAttr_FreqT1+0x90>)
    6bfc:	4343      	muls	r3, r0
    6bfe:	18cb      	adds	r3, r1, r3
		*(uint32_t *)attrOutput = GenerateFrequency1 (channelId);
    6c00:	6013      	str	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6c02:	2008      	movs	r0, #8
}
    6c04:	bd30      	pop	{r4, r5, pc}
    6c06:	46c0      	nop			; (mov r8, r8)
    6c08:	20001b4c 	.word	0x20001b4c
    6c0c:	00186a00 	.word	0x00186a00
    6c10:	00030d40 	.word	0x00030d40

00006c14 <ValidateDataRateTxT1>:
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;

	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    6c14:	780a      	ldrb	r2, [r1, #0]
    6c16:	23a8      	movs	r3, #168	; 0xa8
    6c18:	005b      	lsls	r3, r3, #1
    6c1a:	4903      	ldr	r1, [pc, #12]	; (6c28 <ValidateDataRateTxT1+0x14>)
    6c1c:	5ccb      	ldrb	r3, [r1, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6c1e:	2008      	movs	r0, #8
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    6c20:	429a      	cmp	r2, r3
    6c22:	d900      	bls.n	6c26 <ValidateDataRateTxT1+0x12>
	{
		result = LORAWAN_INVALID_PARAMETER;
    6c24:	3002      	adds	r0, #2
	}
	
	return result;
}
    6c26:	4770      	bx	lr
    6c28:	20001b4c 	.word	0x20001b4c

00006c2c <ValidateDataRateTxT2>:
#if (AS_BAND == 1 || JPN_BAND == 1)
static StackRetStatus_t ValidateDataRateTxT2(LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;
    6c2c:	780b      	ldrb	r3, [r1, #0]
	
	if(dataRate > RegParams.minDataRate ||
    6c2e:	2224      	movs	r2, #36	; 0x24
    6c30:	4908      	ldr	r1, [pc, #32]	; (6c54 <ValidateDataRateTxT2+0x28>)
    6c32:	5c8a      	ldrb	r2, [r1, r2]
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
	{
		result = LORAWAN_INVALID_PARAMETER;
    6c34:	200a      	movs	r0, #10
	if(dataRate > RegParams.minDataRate ||
    6c36:	429a      	cmp	r2, r3
    6c38:	d30a      	bcc.n	6c50 <ValidateDataRateTxT2+0x24>
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    6c3a:	22e1      	movs	r2, #225	; 0xe1
    6c3c:	0052      	lsls	r2, r2, #1
    6c3e:	5c8a      	ldrb	r2, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6c40:	3802      	subs	r0, #2
	if(dataRate > RegParams.minDataRate ||
    6c42:	07d2      	lsls	r2, r2, #31
    6c44:	d504      	bpl.n	6c50 <ValidateDataRateTxT2+0x24>
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    6c46:	2222      	movs	r2, #34	; 0x22
    6c48:	5c8a      	ldrb	r2, [r1, r2]
    6c4a:	429a      	cmp	r2, r3
    6c4c:	d900      	bls.n	6c50 <ValidateDataRateTxT2+0x24>
		result = LORAWAN_INVALID_PARAMETER;
    6c4e:	3002      	adds	r0, #2
	}
	
	return result;
}
    6c50:	4770      	bx	lr
    6c52:	46c0      	nop			; (mov r8, r8)
    6c54:	20001b4c 	.word	0x20001b4c

00006c58 <ValidateDataRateRxT1>:
#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t ValidateDataRateRxT1 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;
    6c58:	780b      	ldrb	r3, [r1, #0]

	if((dataRate > RegParams.cmnParams.paramsType1.maxRxDR) || (dataRate < RegParams.cmnParams.paramsType1.minRxDR) )
    6c5a:	22a9      	movs	r2, #169	; 0xa9
    6c5c:	0052      	lsls	r2, r2, #1
    6c5e:	4906      	ldr	r1, [pc, #24]	; (6c78 <ValidateDataRateRxT1+0x20>)
    6c60:	5c8a      	ldrb	r2, [r1, r2]
	{
		result = LORAWAN_INVALID_PARAMETER;
    6c62:	200a      	movs	r0, #10
	if((dataRate > RegParams.cmnParams.paramsType1.maxRxDR) || (dataRate < RegParams.cmnParams.paramsType1.minRxDR) )
    6c64:	429a      	cmp	r2, r3
    6c66:	d306      	bcc.n	6c76 <ValidateDataRateRxT1+0x1e>
    6c68:	2252      	movs	r2, #82	; 0x52
    6c6a:	32ff      	adds	r2, #255	; 0xff
    6c6c:	5c8a      	ldrb	r2, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6c6e:	3802      	subs	r0, #2
	if((dataRate > RegParams.cmnParams.paramsType1.maxRxDR) || (dataRate < RegParams.cmnParams.paramsType1.minRxDR) )
    6c70:	429a      	cmp	r2, r3
    6c72:	d900      	bls.n	6c76 <ValidateDataRateRxT1+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    6c74:	3002      	adds	r0, #2
	}
	return result;
}
    6c76:	4770      	bx	lr
    6c78:	20001b4c 	.word	0x20001b4c

00006c7c <ValidateDataRateRxT2>:
#if (AS_BAND == 1 || JPN_BAND == 1)
static StackRetStatus_t ValidateDataRateRxT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;
    6c7c:	780b      	ldrb	r3, [r1, #0]

    if(dataRate > RegParams.minDataRate || (
    6c7e:	2224      	movs	r2, #36	; 0x24
    6c80:	4908      	ldr	r1, [pc, #32]	; (6ca4 <ValidateDataRateRxT2+0x28>)
    6c82:	5c8a      	ldrb	r2, [r1, r2]
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
	{
		result = LORAWAN_INVALID_PARAMETER;
    6c84:	200a      	movs	r0, #10
    if(dataRate > RegParams.minDataRate || (
    6c86:	429a      	cmp	r2, r3
    6c88:	d30a      	bcc.n	6ca0 <ValidateDataRateRxT2+0x24>
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    6c8a:	22e1      	movs	r2, #225	; 0xe1
    6c8c:	0052      	lsls	r2, r2, #1
    6c8e:	5c8a      	ldrb	r2, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6c90:	3802      	subs	r0, #2
    if(dataRate > RegParams.minDataRate || (
    6c92:	0792      	lsls	r2, r2, #30
    6c94:	d504      	bpl.n	6ca0 <ValidateDataRateRxT2+0x24>
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    6c96:	2222      	movs	r2, #34	; 0x22
    6c98:	5c8a      	ldrb	r2, [r1, r2]
    6c9a:	429a      	cmp	r2, r3
    6c9c:	d900      	bls.n	6ca0 <ValidateDataRateRxT2+0x24>
		result = LORAWAN_INVALID_PARAMETER;
    6c9e:	3002      	adds	r0, #2
	}

	return result;
}
    6ca0:	4770      	bx	lr
    6ca2:	46c0      	nop			; (mov r8, r8)
    6ca4:	20001b4c 	.word	0x20001b4c

00006ca8 <ValidateChannelId>:
{
    StackRetStatus_t result = LORAWAN_SUCCESS;
	
    uint8_t channelId = *(uint8_t *)attrInput;
	
    if (channelId >= RegParams.maxChannels)
    6ca8:	780a      	ldrb	r2, [r1, #0]
    6caa:	232a      	movs	r3, #42	; 0x2a
    6cac:	4903      	ldr	r1, [pc, #12]	; (6cbc <ValidateChannelId+0x14>)
    6cae:	56cb      	ldrsb	r3, [r1, r3]
    StackRetStatus_t result = LORAWAN_SUCCESS;
    6cb0:	2008      	movs	r0, #8
    if (channelId >= RegParams.maxChannels)
    6cb2:	429a      	cmp	r2, r3
    6cb4:	db00      	blt.n	6cb8 <ValidateChannelId+0x10>
    {
        result = LORAWAN_INVALID_PARAMETER ;
    6cb6:	3002      	adds	r0, #2
    }
	
    return result;
}
    6cb8:	4770      	bx	lr
    6cba:	46c0      	nop			; (mov r8, r8)
    6cbc:	20001b4c 	.word	0x20001b4c

00006cc0 <ValidateChannelIdT2>:
static StackRetStatus_t ValidateChannelIdT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
	ValChId_t val_chid;
	
	memcpy(&val_chid,attrInput,sizeof(ValChId_t));
    6cc0:	780b      	ldrb	r3, [r1, #0]
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    6cc2:	222a      	movs	r2, #42	; 0x2a
    6cc4:	4808      	ldr	r0, [pc, #32]	; (6ce8 <ValidateChannelIdT2+0x28>)
    6cc6:	5682      	ldrsb	r2, [r0, r2]
	 val_chid.channelIndex < RegParams.cmnParams.paramsType2.minNonDefChId))
	 {
		 retVal = LORAWAN_INVALID_PARAMETER;
    6cc8:	200a      	movs	r0, #10
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    6cca:	4293      	cmp	r3, r2
    6ccc:	da0a      	bge.n	6ce4 <ValidateChannelIdT2+0x24>
    6cce:	784a      	ldrb	r2, [r1, #1]
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    6cd0:	3802      	subs	r0, #2
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    6cd2:	2a00      	cmp	r2, #0
    6cd4:	d106      	bne.n	6ce4 <ValidateChannelIdT2+0x24>
	 val_chid.channelIndex < RegParams.cmnParams.paramsType2.minNonDefChId))
    6cd6:	32c1      	adds	r2, #193	; 0xc1
    6cd8:	32ff      	adds	r2, #255	; 0xff
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    6cda:	4903      	ldr	r1, [pc, #12]	; (6ce8 <ValidateChannelIdT2+0x28>)
    6cdc:	5c8a      	ldrb	r2, [r1, r2]
    6cde:	429a      	cmp	r2, r3
    6ce0:	d900      	bls.n	6ce4 <ValidateChannelIdT2+0x24>
		 retVal = LORAWAN_INVALID_PARAMETER;
    6ce2:	3002      	adds	r0, #2
	 }
	 return retVal;
}
    6ce4:	4770      	bx	lr
    6ce6:	46c0      	nop			; (mov r8, r8)
    6ce8:	20001b4c 	.word	0x20001b4c

00006cec <LORAREG_GetAttr_DutyCycleT2>:
{
    6cec:	b530      	push	{r4, r5, lr}
    6cee:	b083      	sub	sp, #12
    6cf0:	0014      	movs	r4, r2
	valChid.channelIndex = *(uint8_t *)attrInput;
    6cf2:	780d      	ldrb	r5, [r1, #0]
    6cf4:	a901      	add	r1, sp, #4
    6cf6:	700d      	strb	r5, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    6cf8:	2301      	movs	r3, #1
    6cfa:	704b      	strb	r3, [r1, #1]
    if (ValidateChannelIdT2(CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    6cfc:	2015      	movs	r0, #21
    6cfe:	4b0b      	ldr	r3, [pc, #44]	; (6d2c <LORAREG_GetAttr_DutyCycleT2+0x40>)
    6d00:	4798      	blx	r3
    6d02:	2808      	cmp	r0, #8
    6d04:	d002      	beq.n	6d0c <LORAREG_GetAttr_DutyCycleT2+0x20>
	    result = LORAWAN_INVALID_PARAMETER;
    6d06:	200a      	movs	r0, #10
}
    6d08:	b003      	add	sp, #12
    6d0a:	bd30      	pop	{r4, r5, pc}
	    *(uint16_t *)attrOutput = RegParams.cmnParams.paramsType2.subBandDutyCycle[subBandId];
    6d0c:	4a08      	ldr	r2, [pc, #32]	; (6d30 <LORAREG_GetAttr_DutyCycleT2+0x44>)
	    subBandId = RegParams.cmnParams.paramsType2.othChParams[channelId].subBandId;
    6d0e:	006b      	lsls	r3, r5, #1
    6d10:	195b      	adds	r3, r3, r5
    6d12:	009b      	lsls	r3, r3, #2
    6d14:	18d3      	adds	r3, r2, r3
    6d16:	33ab      	adds	r3, #171	; 0xab
	    *(uint16_t *)attrOutput = RegParams.cmnParams.paramsType2.subBandDutyCycle[subBandId];
    6d18:	781b      	ldrb	r3, [r3, #0]
    6d1a:	33d4      	adds	r3, #212	; 0xd4
    6d1c:	005b      	lsls	r3, r3, #1
    6d1e:	18d2      	adds	r2, r2, r3
    6d20:	7951      	ldrb	r1, [r2, #5]
    6d22:	7993      	ldrb	r3, [r2, #6]
    6d24:	021b      	lsls	r3, r3, #8
    6d26:	430b      	orrs	r3, r1
    6d28:	8023      	strh	r3, [r4, #0]
    6d2a:	e7ed      	b.n	6d08 <LORAREG_GetAttr_DutyCycleT2+0x1c>
    6d2c:	00006cc1 	.word	0x00006cc1
    6d30:	20001b4c 	.word	0x20001b4c

00006d34 <LORAREG_GetAttr_MinMaxDr>:
{
    6d34:	b5f0      	push	{r4, r5, r6, r7, lr}
    6d36:	4694      	mov	ip, r2
{
	uint8_t i;
	
	// after updating the data range of a channel we need to check if the minimum dataRange has changed or not.
	// The user cannot set the current data rate outside the range of the data range
	uint8_t minDataRate = RegParams.minDataRate;
    6d38:	4b1b      	ldr	r3, [pc, #108]	; (6da8 <LORAREG_GetAttr_MinMaxDr+0x74>)
    6d3a:	2124      	movs	r1, #36	; 0x24
    6d3c:	5c5c      	ldrb	r4, [r3, r1]
	uint8_t maxDataRate = RegParams.maxDataRate;
    6d3e:	3101      	adds	r1, #1
    6d40:	5c5f      	ldrb	r7, [r3, r1]

	for (i = 0; i < RegParams.maxChannels; i++)
    6d42:	3105      	adds	r1, #5
    6d44:	565e      	ldrsb	r6, [r3, r1]
    6d46:	2e00      	cmp	r6, #0
    6d48:	dd28      	ble.n	6d9c <LORAREG_GetAttr_MinMaxDr+0x68>
	{
		if ( (RegParams.pChParams[i].dataRange.min < minDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    6d4a:	0019      	movs	r1, r3
    6d4c:	791d      	ldrb	r5, [r3, #4]
    6d4e:	795b      	ldrb	r3, [r3, #5]
    6d50:	021b      	lsls	r3, r3, #8
    6d52:	432b      	orrs	r3, r5
    6d54:	798d      	ldrb	r5, [r1, #6]
    6d56:	042d      	lsls	r5, r5, #16
    6d58:	432b      	orrs	r3, r5
    6d5a:	79cd      	ldrb	r5, [r1, #7]
    6d5c:	062d      	lsls	r5, r5, #24
    6d5e:	431d      	orrs	r5, r3
    6d60:	2100      	movs	r1, #0
    6d62:	e00b      	b.n	6d7c <LORAREG_GetAttr_MinMaxDr+0x48>
		{
			minDataRate = RegParams.pChParams[i].dataRange.min;
		}
		if ( (RegParams.pChParams[i].dataRange.max > maxDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    6d64:	7843      	ldrb	r3, [r0, #1]
    6d66:	091b      	lsrs	r3, r3, #4
    6d68:	42bb      	cmp	r3, r7
    6d6a:	dd03      	ble.n	6d74 <LORAREG_GetAttr_MinMaxDr+0x40>
    6d6c:	7800      	ldrb	r0, [r0, #0]
    6d6e:	2800      	cmp	r0, #0
    6d70:	d000      	beq.n	6d74 <LORAREG_GetAttr_MinMaxDr+0x40>
		{
			maxDataRate = RegParams.pChParams[i].dataRange.max;
    6d72:	001f      	movs	r7, r3
	for (i = 0; i < RegParams.maxChannels; i++)
    6d74:	3101      	adds	r1, #1
    6d76:	b2c9      	uxtb	r1, r1
    6d78:	42b1      	cmp	r1, r6
    6d7a:	da0f      	bge.n	6d9c <LORAREG_GetAttr_MinMaxDr+0x68>
		if ( (RegParams.pChParams[i].dataRange.min < minDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    6d7c:	0048      	lsls	r0, r1, #1
    6d7e:	1828      	adds	r0, r5, r0
    6d80:	7843      	ldrb	r3, [r0, #1]
    6d82:	071b      	lsls	r3, r3, #28
    6d84:	0f1b      	lsrs	r3, r3, #28
    6d86:	42a3      	cmp	r3, r4
    6d88:	daec      	bge.n	6d64 <LORAREG_GetAttr_MinMaxDr+0x30>
    6d8a:	7802      	ldrb	r2, [r0, #0]
    6d8c:	2a00      	cmp	r2, #0
    6d8e:	d0f1      	beq.n	6d74 <LORAREG_GetAttr_MinMaxDr+0x40>
			minDataRate = RegParams.pChParams[i].dataRange.min;
    6d90:	001c      	movs	r4, r3
		if ( (RegParams.pChParams[i].dataRange.max > maxDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    6d92:	7843      	ldrb	r3, [r0, #1]
    6d94:	091b      	lsrs	r3, r3, #4
    6d96:	42bb      	cmp	r3, r7
    6d98:	dceb      	bgt.n	6d72 <LORAREG_GetAttr_MinMaxDr+0x3e>
    6d9a:	e7eb      	b.n	6d74 <LORAREG_GetAttr_MinMaxDr+0x40>
	memcpy(attrOutput,&minmaxDr,sizeof(MinMaxDr_t));
    6d9c:	4663      	mov	r3, ip
    6d9e:	701c      	strb	r4, [r3, #0]
    6da0:	705f      	strb	r7, [r3, #1]
}
    6da2:	2008      	movs	r0, #8
    6da4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6da6:	46c0      	nop			; (mov r8, r8)
    6da8:	20001b4c 	.word	0x20001b4c

00006dac <ValidateChannelMaskCntl>:
#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t ValidateChannelMaskCntl (LorawanRegionalAttributes_t attr, void *attrInput)
{
    StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t channelMaskCntl = *(uint8_t *)attrInput;
    6dac:	780b      	ldrb	r3, [r1, #0]

    // 5 is RFU for channel mask for US
    if ((channelMaskCntl == 5) || (channelMaskCntl > 7))
    6dae:	2b05      	cmp	r3, #5
    6db0:	d004      	beq.n	6dbc <ValidateChannelMaskCntl+0x10>
    StackRetStatus_t result = LORAWAN_SUCCESS;
    6db2:	2008      	movs	r0, #8
    if ((channelMaskCntl == 5) || (channelMaskCntl > 7))
    6db4:	2b07      	cmp	r3, #7
    6db6:	d900      	bls.n	6dba <ValidateChannelMaskCntl+0xe>
    {
        result = LORAWAN_INVALID_PARAMETER;
    6db8:	3002      	adds	r0, #2
    }

    return result;
}
    6dba:	4770      	bx	lr
        result = LORAWAN_INVALID_PARAMETER;
    6dbc:	200a      	movs	r0, #10
    6dbe:	e7fc      	b.n	6dba <ValidateChannelMaskCntl+0xe>

00006dc0 <ValidateTxPower>:
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint8_t txPowerNew = *(uint8_t *)attrInput;
	
	//if ((txPowerNew < 5) || (txPowerNew > 10) || (txPowerNew == 6))
	if (txPowerNew > RegParams.maxTxPwrIndx)
    6dc0:	780a      	ldrb	r2, [r1, #0]
    6dc2:	232d      	movs	r3, #45	; 0x2d
    6dc4:	4903      	ldr	r1, [pc, #12]	; (6dd4 <ValidateTxPower+0x14>)
    6dc6:	56cb      	ldrsb	r3, [r1, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6dc8:	2008      	movs	r0, #8
	if (txPowerNew > RegParams.maxTxPwrIndx)
    6dca:	429a      	cmp	r2, r3
    6dcc:	dd00      	ble.n	6dd0 <ValidateTxPower+0x10>
	{
		result = LORAWAN_INVALID_PARAMETER;
    6dce:	3002      	adds	r0, #2
	}

	return result;
}
    6dd0:	4770      	bx	lr
    6dd2:	46c0      	nop			; (mov r8, r8)
    6dd4:	20001b4c 	.word	0x20001b4c

00006dd8 <ValidateChannelMask>:
 */
#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t ValidateChannelMask (LorawanRegionalAttributes_t attr, void *attrInput)
{
	return LORAWAN_SUCCESS;	
}
    6dd8:	2008      	movs	r0, #8
    6dda:	4770      	bx	lr

00006ddc <ValidateChannelMaskT2>:
#endif

#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t ValidateChannelMaskT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
    6ddc:	b530      	push	{r4, r5, lr}
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
	
	uint16_t channelMask = * (uint16_t *)attrInput;
    6dde:	8809      	ldrh	r1, [r1, #0]
	
	if(channelMask != 0x0000U)
    6de0:	2900      	cmp	r1, #0
    6de2:	d020      	beq.n	6e26 <ValidateChannelMaskT2+0x4a>
	{
		for(uint8_t i = 0; i< RegParams.maxChannels;i++)
    6de4:	232a      	movs	r3, #42	; 0x2a
    6de6:	4a11      	ldr	r2, [pc, #68]	; (6e2c <ValidateChannelMaskT2+0x50>)
    6de8:	56d0      	ldrsb	r0, [r2, r3]
    6dea:	2800      	cmp	r0, #0
    6dec:	dd1b      	ble.n	6e26 <ValidateChannelMaskT2+0x4a>
		{
			if(((channelMask && BIT0) == BIT0) && ((RegParams.pOtherChParams[i].parametersDefined & (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)) != (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)))
    6dee:	7a14      	ldrb	r4, [r2, #8]
    6df0:	7a53      	ldrb	r3, [r2, #9]
    6df2:	021b      	lsls	r3, r3, #8
    6df4:	4323      	orrs	r3, r4
    6df6:	7a94      	ldrb	r4, [r2, #10]
    6df8:	0424      	lsls	r4, r4, #16
    6dfa:	4323      	orrs	r3, r4
    6dfc:	7ad4      	ldrb	r4, [r2, #11]
    6dfe:	0624      	lsls	r4, r4, #24
    6e00:	431c      	orrs	r4, r3
    6e02:	2300      	movs	r3, #0
    6e04:	2503      	movs	r5, #3
    6e06:	e004      	b.n	6e12 <ValidateChannelMaskT2+0x36>
				retVal = LORAWAN_INVALID_PARAMETER;
				break;
			}
			else
			{
				channelMask = channelMask >> SHIFT1;
    6e08:	0849      	lsrs	r1, r1, #1
		for(uint8_t i = 0; i< RegParams.maxChannels;i++)
    6e0a:	3301      	adds	r3, #1
    6e0c:	b2db      	uxtb	r3, r3
    6e0e:	4283      	cmp	r3, r0
    6e10:	da09      	bge.n	6e26 <ValidateChannelMaskT2+0x4a>
			if(((channelMask && BIT0) == BIT0) && ((RegParams.pOtherChParams[i].parametersDefined & (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)) != (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)))
    6e12:	2900      	cmp	r1, #0
    6e14:	d0f8      	beq.n	6e08 <ValidateChannelMaskT2+0x2c>
    6e16:	005a      	lsls	r2, r3, #1
    6e18:	18d2      	adds	r2, r2, r3
    6e1a:	0092      	lsls	r2, r2, #2
    6e1c:	18a2      	adds	r2, r4, r2
    6e1e:	7ad2      	ldrb	r2, [r2, #11]
    6e20:	402a      	ands	r2, r5
    6e22:	2a03      	cmp	r2, #3
    6e24:	d0f0      	beq.n	6e08 <ValidateChannelMaskT2+0x2c>
	else
	{
		////ChMask can be set to 0 if ChMaskCtrl is set to 6
		return retVal = LORAWAN_SUCCESS;
	}
}
    6e26:	2008      	movs	r0, #8
    6e28:	bd30      	pop	{r4, r5, pc}
    6e2a:	46c0      	nop			; (mov r8, r8)
    6e2c:	20001b4c 	.word	0x20001b4c

00006e30 <ValidateChannelMaskCntlT2>:
#endif

#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t ValidateChannelMaskCntlT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	uint8_t channelMaskCntl = * (uint16_t *)attrInput;
    6e30:	780b      	ldrb	r3, [r1, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6e32:	2008      	movs	r0, #8
	
    if ( (channelMaskCntl != 0) && (channelMaskCntl != 6) )
    6e34:	2b00      	cmp	r3, #0
    6e36:	d002      	beq.n	6e3e <ValidateChannelMaskCntlT2+0xe>
    6e38:	2b06      	cmp	r3, #6
    6e3a:	d001      	beq.n	6e40 <ValidateChannelMaskCntlT2+0x10>
    {
	    result = LORAWAN_INVALID_PARAMETER;
    6e3c:	3002      	adds	r0, #2
    }
	return result;
}
    6e3e:	4770      	bx	lr
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6e40:	2008      	movs	r0, #8
    6e42:	e7fc      	b.n	6e3e <ValidateChannelMaskCntlT2+0xe>

00006e44 <ValidateChMaskChCntlT2>:
{
    6e44:	b510      	push	{r4, lr}
    6e46:	b082      	sub	sp, #8
	ValChMaskCntl_t chMaskchCntl = * (ValChMaskCntl_t *)attrInput;
    6e48:	ac01      	add	r4, sp, #4
    6e4a:	2204      	movs	r2, #4
    6e4c:	0020      	movs	r0, r4
    6e4e:	4b0f      	ldr	r3, [pc, #60]	; (6e8c <ValidateChMaskChCntlT2+0x48>)
    6e50:	4798      	blx	r3
    if ( chMaskchCntl.chnlMask || chMaskchCntl.chnlMaskCntl )
    6e52:	8863      	ldrh	r3, [r4, #2]
    6e54:	2b00      	cmp	r3, #0
    6e56:	d104      	bne.n	6e62 <ValidateChMaskChCntlT2+0x1e>
    6e58:	ab01      	add	r3, sp, #4
    6e5a:	781a      	ldrb	r2, [r3, #0]
		return LORAWAN_INVALID_PARAMETER;
    6e5c:	230a      	movs	r3, #10
    if ( chMaskchCntl.chnlMask || chMaskchCntl.chnlMaskCntl )
    6e5e:	2a00      	cmp	r2, #0
    6e60:	d007      	beq.n	6e72 <ValidateChMaskChCntlT2+0x2e>
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    6e62:	466b      	mov	r3, sp
    6e64:	1d99      	adds	r1, r3, #6
    6e66:	201a      	movs	r0, #26
    6e68:	4b09      	ldr	r3, [pc, #36]	; (6e90 <ValidateChMaskChCntlT2+0x4c>)
    6e6a:	4798      	blx	r3
			return LORAWAN_INVALID_PARAMETER;
    6e6c:	230a      	movs	r3, #10
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    6e6e:	2808      	cmp	r0, #8
    6e70:	d002      	beq.n	6e78 <ValidateChMaskChCntlT2+0x34>
}
    6e72:	0018      	movs	r0, r3
    6e74:	b002      	add	sp, #8
    6e76:	bd10      	pop	{r4, pc}
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    6e78:	a901      	add	r1, sp, #4
    6e7a:	3013      	adds	r0, #19
    6e7c:	4b05      	ldr	r3, [pc, #20]	; (6e94 <ValidateChMaskChCntlT2+0x50>)
    6e7e:	4798      	blx	r3
    6e80:	0003      	movs	r3, r0
    6e82:	2808      	cmp	r0, #8
    6e84:	d0f5      	beq.n	6e72 <ValidateChMaskChCntlT2+0x2e>
			return LORAWAN_INVALID_PARAMETER;
    6e86:	230a      	movs	r3, #10
    6e88:	e7f3      	b.n	6e72 <ValidateChMaskChCntlT2+0x2e>
    6e8a:	46c0      	nop			; (mov r8, r8)
    6e8c:	00015c7d 	.word	0x00015c7d
    6e90:	00006ddd 	.word	0x00006ddd
    6e94:	00006e31 	.word	0x00006e31

00006e98 <ValidateDataRate>:
{
    StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;

    if ( dataRate > RegParams.minDataRate )
    6e98:	780a      	ldrb	r2, [r1, #0]
    6e9a:	2324      	movs	r3, #36	; 0x24
    6e9c:	4903      	ldr	r1, [pc, #12]	; (6eac <ValidateDataRate+0x14>)
    6e9e:	5ccb      	ldrb	r3, [r1, r3]
    StackRetStatus_t result = LORAWAN_SUCCESS;
    6ea0:	2008      	movs	r0, #8
    if ( dataRate > RegParams.minDataRate )
    6ea2:	429a      	cmp	r2, r3
    6ea4:	d900      	bls.n	6ea8 <ValidateDataRate+0x10>
    {
        result = LORAWAN_INVALID_PARAMETER;
    6ea6:	3002      	adds	r0, #2
    }

    return result;
}
    6ea8:	4770      	bx	lr
    6eaa:	46c0      	nop			; (mov r8, r8)
    6eac:	20001b4c 	.word	0x20001b4c

00006eb0 <ValidateSupportedDr>:
#endif

static StackRetStatus_t ValidateSupportedDr (LorawanRegionalAttributes_t attr, void *attrInput)
{
    6eb0:	b570      	push	{r4, r5, r6, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
	uint8_t  dataRate;
	dataRate = *(uint8_t *)attrInput;
    6eb2:	780d      	ldrb	r5, [r1, #0]
	
	for(uint8_t i = 0; i <RegParams.maxChannels; i++)
    6eb4:	232a      	movs	r3, #42	; 0x2a
    6eb6:	4a14      	ldr	r2, [pc, #80]	; (6f08 <ValidateSupportedDr+0x58>)
    6eb8:	56d4      	ldrsb	r4, [r2, r3]
    6eba:	2c00      	cmp	r4, #0
    6ebc:	dd22      	ble.n	6f04 <ValidateSupportedDr+0x54>
	{
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    6ebe:	7910      	ldrb	r0, [r2, #4]
    6ec0:	7953      	ldrb	r3, [r2, #5]
    6ec2:	021b      	lsls	r3, r3, #8
    6ec4:	4303      	orrs	r3, r0
    6ec6:	7990      	ldrb	r0, [r2, #6]
    6ec8:	0400      	lsls	r0, r0, #16
    6eca:	4303      	orrs	r3, r0
    6ecc:	79d0      	ldrb	r0, [r2, #7]
    6ece:	0600      	lsls	r0, r0, #24
    6ed0:	4318      	orrs	r0, r3
    6ed2:	2300      	movs	r3, #0
    6ed4:	002e      	movs	r6, r5
    6ed6:	e003      	b.n	6ee0 <ValidateSupportedDr+0x30>
	for(uint8_t i = 0; i <RegParams.maxChannels; i++)
    6ed8:	3301      	adds	r3, #1
    6eda:	b2db      	uxtb	r3, r3
    6edc:	42a3      	cmp	r3, r4
    6ede:	da0f      	bge.n	6f00 <ValidateSupportedDr+0x50>
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    6ee0:	005a      	lsls	r2, r3, #1
    6ee2:	1882      	adds	r2, r0, r2
    6ee4:	7811      	ldrb	r1, [r2, #0]
    6ee6:	2900      	cmp	r1, #0
    6ee8:	d0f6      	beq.n	6ed8 <ValidateSupportedDr+0x28>
    6eea:	7851      	ldrb	r1, [r2, #1]
    6eec:	0709      	lsls	r1, r1, #28
    6eee:	0f09      	lsrs	r1, r1, #28
    6ef0:	428d      	cmp	r5, r1
    6ef2:	dbf1      	blt.n	6ed8 <ValidateSupportedDr+0x28>
		   dataRate <= RegParams.pChParams[i].dataRange.max)
    6ef4:	7852      	ldrb	r2, [r2, #1]
    6ef6:	0912      	lsrs	r2, r2, #4
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    6ef8:	4296      	cmp	r6, r2
    6efa:	dced      	bgt.n	6ed8 <ValidateSupportedDr+0x28>
		{
			result = LORAWAN_SUCCESS;
    6efc:	2008      	movs	r0, #8
    6efe:	e000      	b.n	6f02 <ValidateSupportedDr+0x52>
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    6f00:	200a      	movs	r0, #10
			break;
		}
	}
	return result;	
}
    6f02:	bd70      	pop	{r4, r5, r6, pc}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    6f04:	200a      	movs	r0, #10
    6f06:	e7fc      	b.n	6f02 <ValidateSupportedDr+0x52>
    6f08:	20001b4c 	.word	0x20001b4c

00006f0c <ValidateRxFreqT1>:

#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t ValidateRxFreqT1 (LorawanRegionalAttributes_t attr, void *attrInput)
{
    6f0c:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint32_t FreqNew = *(uint32_t *)attrInput;
	
	if(FreqNew < FREQ_923300KHZ || FreqNew > FREQ_927500KHZ || (FreqNew - FREQ_923300KHZ) % FREQ_600KHZ != 0)
    6f0e:	6808      	ldr	r0, [r1, #0]
    6f10:	4b07      	ldr	r3, [pc, #28]	; (6f30 <ValidateRxFreqT1+0x24>)
    6f12:	469c      	mov	ip, r3
    6f14:	4460      	add	r0, ip
    6f16:	4a07      	ldr	r2, [pc, #28]	; (6f34 <ValidateRxFreqT1+0x28>)
	{
		result = LORAWAN_INVALID_PARAMETER;
    6f18:	230a      	movs	r3, #10
	if(FreqNew < FREQ_923300KHZ || FreqNew > FREQ_927500KHZ || (FreqNew - FREQ_923300KHZ) % FREQ_600KHZ != 0)
    6f1a:	4290      	cmp	r0, r2
    6f1c:	d806      	bhi.n	6f2c <ValidateRxFreqT1+0x20>
    6f1e:	4906      	ldr	r1, [pc, #24]	; (6f38 <ValidateRxFreqT1+0x2c>)
    6f20:	4b06      	ldr	r3, [pc, #24]	; (6f3c <ValidateRxFreqT1+0x30>)
    6f22:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6f24:	2308      	movs	r3, #8
	if(FreqNew < FREQ_923300KHZ || FreqNew > FREQ_927500KHZ || (FreqNew - FREQ_923300KHZ) % FREQ_600KHZ != 0)
    6f26:	2900      	cmp	r1, #0
    6f28:	d000      	beq.n	6f2c <ValidateRxFreqT1+0x20>
		result = LORAWAN_INVALID_PARAMETER;
    6f2a:	3302      	adds	r3, #2
	}
	return result;
}
    6f2c:	0018      	movs	r0, r3
    6f2e:	bd10      	pop	{r4, pc}
    6f30:	c8f78f60 	.word	0xc8f78f60
    6f34:	00401640 	.word	0x00401640
    6f38:	000927c0 	.word	0x000927c0
    6f3c:	00012ba1 	.word	0x00012ba1

00006f40 <ValidateRx1DataRateOffset>:
{
	StackRetStatus_t retVal = LORAWAN_INVALID_PARAMETER;
	
	uint8_t rx1DrOffset = *(uint8_t *)attrInput;
	
	if(rx1DrOffset <= RegParams.Rx1DrOffset)
    6f40:	780a      	ldrb	r2, [r1, #0]
    6f42:	232c      	movs	r3, #44	; 0x2c
    6f44:	4903      	ldr	r1, [pc, #12]	; (6f54 <ValidateRx1DataRateOffset+0x14>)
    6f46:	56cb      	ldrsb	r3, [r1, r3]
	StackRetStatus_t retVal = LORAWAN_INVALID_PARAMETER;
    6f48:	200a      	movs	r0, #10
	if(rx1DrOffset <= RegParams.Rx1DrOffset)
    6f4a:	429a      	cmp	r2, r3
    6f4c:	dc00      	bgt.n	6f50 <ValidateRx1DataRateOffset+0x10>
	{
		retVal = LORAWAN_SUCCESS;
    6f4e:	3802      	subs	r0, #2
	}
	
	return retVal;
}
    6f50:	4770      	bx	lr
    6f52:	46c0      	nop			; (mov r8, r8)
    6f54:	20001b4c 	.word	0x20001b4c

00006f58 <getSubBandId>:
}
#endif

#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static uint8_t getSubBandId(uint32_t frequency)
{
    6f58:	b530      	push	{r4, r5, lr}
    6f5a:	0004      	movs	r4, r0
	uint8_t subBandId = 0xFF;
#if (EU_BAND == 1)	
	for(uint8_t i = 0; i < RegParams.maxSubBands; i++)
    6f5c:	2329      	movs	r3, #41	; 0x29
    6f5e:	4a19      	ldr	r2, [pc, #100]	; (6fc4 <getSubBandId+0x6c>)
    6f60:	5cd5      	ldrb	r5, [r2, r3]
    6f62:	2d00      	cmp	r5, #0
    6f64:	d02c      	beq.n	6fc0 <getSubBandId+0x68>
	{
		if(frequency >= RegParams.pSubBandParams[i].freqMin && frequency <= RegParams.pSubBandParams[i].freqMax)
    6f66:	0011      	movs	r1, r2
    6f68:	7b13      	ldrb	r3, [r2, #12]
    6f6a:	7b52      	ldrb	r2, [r2, #13]
    6f6c:	0212      	lsls	r2, r2, #8
    6f6e:	431a      	orrs	r2, r3
    6f70:	7b8b      	ldrb	r3, [r1, #14]
    6f72:	041b      	lsls	r3, r3, #16
    6f74:	431a      	orrs	r2, r3
    6f76:	7bcb      	ldrb	r3, [r1, #15]
    6f78:	061b      	lsls	r3, r3, #24
    6f7a:	4313      	orrs	r3, r2
    6f7c:	2000      	movs	r0, #0
    6f7e:	e004      	b.n	6f8a <getSubBandId+0x32>
	for(uint8_t i = 0; i < RegParams.maxSubBands; i++)
    6f80:	3001      	adds	r0, #1
    6f82:	b2c0      	uxtb	r0, r0
    6f84:	330c      	adds	r3, #12
    6f86:	42a8      	cmp	r0, r5
    6f88:	d018      	beq.n	6fbc <getSubBandId+0x64>
		if(frequency >= RegParams.pSubBandParams[i].freqMin && frequency <= RegParams.pSubBandParams[i].freqMax)
    6f8a:	781a      	ldrb	r2, [r3, #0]
    6f8c:	7859      	ldrb	r1, [r3, #1]
    6f8e:	0209      	lsls	r1, r1, #8
    6f90:	4311      	orrs	r1, r2
    6f92:	789a      	ldrb	r2, [r3, #2]
    6f94:	0412      	lsls	r2, r2, #16
    6f96:	4311      	orrs	r1, r2
    6f98:	78da      	ldrb	r2, [r3, #3]
    6f9a:	0612      	lsls	r2, r2, #24
    6f9c:	430a      	orrs	r2, r1
    6f9e:	42a2      	cmp	r2, r4
    6fa0:	d8ee      	bhi.n	6f80 <getSubBandId+0x28>
    6fa2:	791a      	ldrb	r2, [r3, #4]
    6fa4:	7959      	ldrb	r1, [r3, #5]
    6fa6:	0209      	lsls	r1, r1, #8
    6fa8:	4311      	orrs	r1, r2
    6faa:	799a      	ldrb	r2, [r3, #6]
    6fac:	0412      	lsls	r2, r2, #16
    6fae:	4311      	orrs	r1, r2
    6fb0:	79da      	ldrb	r2, [r3, #7]
    6fb2:	0612      	lsls	r2, r2, #24
    6fb4:	430a      	orrs	r2, r1
    6fb6:	4294      	cmp	r4, r2
    6fb8:	d8e2      	bhi.n	6f80 <getSubBandId+0x28>
    6fba:	e000      	b.n	6fbe <getSubBandId+0x66>
	uint8_t subBandId = 0xFF;
    6fbc:	20ff      	movs	r0, #255	; 0xff
#elif (AS_BAND == 1)
	// whole ASIA 923 spectrum is one band
	subBandId = 0;
#endif
	return subBandId;
}
    6fbe:	bd30      	pop	{r4, r5, pc}
	uint8_t subBandId = 0xFF;
    6fc0:	20ff      	movs	r0, #255	; 0xff
    6fc2:	e7fc      	b.n	6fbe <getSubBandId+0x66>
    6fc4:	20001b4c 	.word	0x20001b4c

00006fc8 <ValidateFreq>:
{
    6fc8:	b510      	push	{r4, lr}
    if(getSubBandId(frequencyNew) == 0xFF)
    6fca:	6808      	ldr	r0, [r1, #0]
    6fcc:	4b04      	ldr	r3, [pc, #16]	; (6fe0 <ValidateFreq+0x18>)
    6fce:	4798      	blx	r3
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    6fd0:	2308      	movs	r3, #8
    if(getSubBandId(frequencyNew) == 0xFF)
    6fd2:	28ff      	cmp	r0, #255	; 0xff
    6fd4:	d001      	beq.n	6fda <ValidateFreq+0x12>
}
    6fd6:	0018      	movs	r0, r3
    6fd8:	bd10      	pop	{r4, pc}
		retVal = LORAWAN_INVALID_PARAMETER;
    6fda:	3302      	adds	r3, #2
    6fdc:	e7fb      	b.n	6fd6 <ValidateFreq+0xe>
    6fde:	46c0      	nop			; (mov r8, r8)
    6fe0:	00006f59 	.word	0x00006f59

00006fe4 <ValidateFrequencyAS>:
 */
#if (AS_BAND == 1)
static StackRetStatus_t ValidateFrequencyAS (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint32_t frequencyNew = * (uint32_t *)attrInput;
    6fe4:	680b      	ldr	r3, [r1, #0]

    /*Bands Supporting Freq 923-925MHz*/
    if(RegParams.band == ISM_BRN923 || RegParams.band == ISM_CMB923 || RegParams.band == ISM_INS923 || RegParams.band == ISM_LAOS923)
    6fe6:	222e      	movs	r2, #46	; 0x2e
    6fe8:	4919      	ldr	r1, [pc, #100]	; (7050 <ValidateFrequencyAS+0x6c>)
    6fea:	5c8a      	ldrb	r2, [r1, r2]
    6fec:	1f91      	subs	r1, r2, #6
    6fee:	2903      	cmp	r1, #3
    6ff0:	d808      	bhi.n	7004 <ValidateFrequencyAS+0x20>
	{
		if ( (frequencyNew < FREQ_923000KHZ) || (frequencyNew > FREQ_925000KHZ) )
    6ff2:	4a18      	ldr	r2, [pc, #96]	; (7054 <ValidateFrequencyAS+0x70>)
    6ff4:	4694      	mov	ip, r2
    6ff6:	4463      	add	r3, ip
    6ff8:	4a17      	ldr	r2, [pc, #92]	; (7058 <ValidateFrequencyAS+0x74>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6ffa:	2008      	movs	r0, #8
		if ( (frequencyNew < FREQ_923000KHZ) || (frequencyNew > FREQ_925000KHZ) )
    6ffc:	4293      	cmp	r3, r2
    6ffe:	d900      	bls.n	7002 <ValidateFrequencyAS+0x1e>
		{
			result = LORAWAN_INVALID_PARAMETER;
    7000:	3002      	adds	r0, #2
	else
	{
		result = LORAWAN_INVALID_PARAMETER;
	}
	return result;
}
    7002:	4770      	bx	lr
	else if(RegParams.band == ISM_NZ923)
    7004:	2a0a      	cmp	r2, #10
    7006:	d011      	beq.n	702c <ValidateFrequencyAS+0x48>
	else if(RegParams.band == ISM_SP923 || RegParams.band == ISM_THAI923 || RegParams.band == ISM_VTM923)
    7008:	2a0b      	cmp	r2, #11
    700a:	d018      	beq.n	703e <ValidateFrequencyAS+0x5a>
    700c:	0011      	movs	r1, r2
    700e:	390d      	subs	r1, #13
    7010:	2901      	cmp	r1, #1
    7012:	d914      	bls.n	703e <ValidateFrequencyAS+0x5a>
		result = LORAWAN_INVALID_PARAMETER;
    7014:	200a      	movs	r0, #10
	else if(RegParams.band == ISM_TWN923)
    7016:	2a0c      	cmp	r2, #12
    7018:	d1f3      	bne.n	7002 <ValidateFrequencyAS+0x1e>
		if ( (frequencyNew < FREQ_922000KHZ) || (frequencyNew > FREQ_928000KHZ) )
    701a:	4a10      	ldr	r2, [pc, #64]	; (705c <ValidateFrequencyAS+0x78>)
    701c:	4694      	mov	ip, r2
    701e:	4463      	add	r3, ip
    7020:	4a0f      	ldr	r2, [pc, #60]	; (7060 <ValidateFrequencyAS+0x7c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    7022:	3802      	subs	r0, #2
		if ( (frequencyNew < FREQ_922000KHZ) || (frequencyNew > FREQ_928000KHZ) )
    7024:	4293      	cmp	r3, r2
    7026:	d9ec      	bls.n	7002 <ValidateFrequencyAS+0x1e>
			result = LORAWAN_INVALID_PARAMETER;
    7028:	3002      	adds	r0, #2
    702a:	e7ea      	b.n	7002 <ValidateFrequencyAS+0x1e>
		if ( (frequencyNew < FREQ_915000KHZ) || (frequencyNew > FREQ_928000KHZ) )
    702c:	4a0d      	ldr	r2, [pc, #52]	; (7064 <ValidateFrequencyAS+0x80>)
    702e:	4694      	mov	ip, r2
    7030:	4463      	add	r3, ip
    7032:	4a0d      	ldr	r2, [pc, #52]	; (7068 <ValidateFrequencyAS+0x84>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    7034:	2008      	movs	r0, #8
		if ( (frequencyNew < FREQ_915000KHZ) || (frequencyNew > FREQ_928000KHZ) )
    7036:	4293      	cmp	r3, r2
    7038:	d9e3      	bls.n	7002 <ValidateFrequencyAS+0x1e>
			result = LORAWAN_INVALID_PARAMETER;
    703a:	3002      	adds	r0, #2
    703c:	e7e1      	b.n	7002 <ValidateFrequencyAS+0x1e>
		if ( (frequencyNew < FREQ_920000KHZ) || (frequencyNew > FREQ_925000KHZ) )
    703e:	4a0b      	ldr	r2, [pc, #44]	; (706c <ValidateFrequencyAS+0x88>)
    7040:	4694      	mov	ip, r2
    7042:	4463      	add	r3, ip
    7044:	4a0a      	ldr	r2, [pc, #40]	; (7070 <ValidateFrequencyAS+0x8c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    7046:	2008      	movs	r0, #8
		if ( (frequencyNew < FREQ_920000KHZ) || (frequencyNew > FREQ_925000KHZ) )
    7048:	4293      	cmp	r3, r2
    704a:	d9da      	bls.n	7002 <ValidateFrequencyAS+0x1e>
			result = LORAWAN_INVALID_PARAMETER;
    704c:	3002      	adds	r0, #2
    704e:	e7d8      	b.n	7002 <ValidateFrequencyAS+0x1e>
    7050:	20001b4c 	.word	0x20001b4c
    7054:	c8fc2340 	.word	0xc8fc2340
    7058:	001e8480 	.word	0x001e8480
    705c:	c90b6580 	.word	0xc90b6580
    7060:	005b8d80 	.word	0x005b8d80
    7064:	c9763540 	.word	0xc9763540
    7068:	00c65d40 	.word	0x00c65d40
    706c:	c929ea00 	.word	0xc929ea00
    7070:	004c4b40 	.word	0x004c4b40

00007074 <setTxParams>:
}
#endif

#if ( AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t setTxParams(LorawanRegionalAttributes_t attr, void *attrInput)
{
    7074:	b5f0      	push	{r4, r5, r6, r7, lr}
	TxParams_t updateTxParams;

	memcpy(&updateTxParams,attrInput,sizeof(TxParams_t));
    7076:	780d      	ldrb	r5, [r1, #0]
    7078:	7849      	ldrb	r1, [r1, #1]
    707a:	084a      	lsrs	r2, r1, #1
	
	RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime = updateTxParams.uplinkDwellTime;
    707c:	4809      	ldr	r0, [pc, #36]	; (70a4 <setTxParams+0x30>)
    707e:	24e1      	movs	r4, #225	; 0xe1
    7080:	0064      	lsls	r4, r4, #1
    7082:	2601      	movs	r6, #1
    7084:	4031      	ands	r1, r6
    7086:	5d03      	ldrb	r3, [r0, r4]
    7088:	2701      	movs	r7, #1
    708a:	43bb      	bics	r3, r7
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime = updateTxParams.downlinkDwellTime;
    708c:	4032      	ands	r2, r6
    708e:	0052      	lsls	r2, r2, #1
    7090:	430b      	orrs	r3, r1
    7092:	2102      	movs	r1, #2
    7094:	438b      	bics	r3, r1
    7096:	4313      	orrs	r3, r2
    7098:	5503      	strb	r3, [r0, r4]
	RegParams.maxTxPwr = updateTxParams.maxEIRP;
    709a:	2328      	movs	r3, #40	; 0x28
    709c:	54c5      	strb	r5, [r0, r3]
	
	return LORAWAN_SUCCESS;
}
    709e:	2008      	movs	r0, #8
    70a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    70a2:	46c0      	nop			; (mov r8, r8)
    70a4:	20001b4c 	.word	0x20001b4c

000070a8 <setJoinSuccess>:
#if (ENABLE_PDS == 1)
	PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
#endif
#endif
	return status;
}
    70a8:	2008      	movs	r0, #8
    70aa:	4770      	bx	lr

000070ac <setEnableAllChs>:
	PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
	PDS_STORE(RegParams.regParamItems.lastUsedSB);
#endif
#endif	
	return status;
}
    70ac:	2008      	movs	r0, #8
    70ae:	4770      	bx	lr

000070b0 <SearchAvailableChannel1>:
{
    70b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    70b2:	46de      	mov	lr, fp
    70b4:	4657      	mov	r7, sl
    70b6:	464e      	mov	r6, r9
    70b8:	4645      	mov	r5, r8
    70ba:	b5e0      	push	{r5, r6, r7, lr}
    70bc:	b0af      	sub	sp, #188	; 0xbc
    70be:	000e      	movs	r6, r1
    70c0:	9206      	str	r2, [sp, #24]
    70c2:	9309      	str	r3, [sp, #36]	; 0x24
	memset(ChList, 0, (MAX_CHANNELS_BANDWIDTH_125_AU_NA + MAX_CHANNELS_BANDWIDTH_500_AU_NA) * 2);  
    70c4:	2290      	movs	r2, #144	; 0x90
    70c6:	2100      	movs	r1, #0
    70c8:	a80a      	add	r0, sp, #40	; 0x28
    70ca:	4b59      	ldr	r3, [pc, #356]	; (7230 <SearchAvailableChannel1+0x180>)
    70cc:	4798      	blx	r3
	if(transmissionType == false)
    70ce:	2e00      	cmp	r6, #0
    70d0:	d01d      	beq.n	710e <SearchAvailableChannel1+0x5e>
				if (((transmissionType) && (currDr >= RegParams.pChParams[i + j].dataRange.min) && (currDr <= RegParams.pChParams[i + j].dataRange.max) 
    70d2:	4b58      	ldr	r3, [pc, #352]	; (7234 <SearchAvailableChannel1+0x184>)
    70d4:	7919      	ldrb	r1, [r3, #4]
    70d6:	795a      	ldrb	r2, [r3, #5]
    70d8:	0212      	lsls	r2, r2, #8
    70da:	4311      	orrs	r1, r2
    70dc:	799a      	ldrb	r2, [r3, #6]
    70de:	0412      	lsls	r2, r2, #16
    70e0:	430a      	orrs	r2, r1
    70e2:	79d9      	ldrb	r1, [r3, #7]
    70e4:	0609      	lsls	r1, r1, #24
    70e6:	4311      	orrs	r1, r2
    70e8:	9107      	str	r1, [sp, #28]
					&& ((RegParams.pChParams[i + j].status == ENABLED) && ((i+j) != RegParams.lastUsedChannelIndex))) 
    70ea:	222f      	movs	r2, #47	; 0x2f
    70ec:	5c9b      	ldrb	r3, [r3, r2]
    70ee:	9308      	str	r3, [sp, #32]
    70f0:	469b      	mov	fp, r3
    70f2:	9103      	str	r1, [sp, #12]
    70f4:	9104      	str	r1, [sp, #16]
    70f6:	2300      	movs	r3, #0
    70f8:	469c      	mov	ip, r3
    70fa:	27c9      	movs	r7, #201	; 0xc9
    70fc:	3301      	adds	r3, #1
    70fe:	4698      	mov	r8, r3
    7100:	2500      	movs	r5, #0
				if (((transmissionType) && (currDr >= RegParams.pChParams[i + j].dataRange.min) && (currDr <= RegParams.pChParams[i + j].dataRange.max) 
    7102:	9a06      	ldr	r2, [sp, #24]
    7104:	4663      	mov	r3, ip
    7106:	9305      	str	r3, [sp, #20]
    7108:	4691      	mov	r9, r2
    710a:	4694      	mov	ip, r2
    710c:	e05a      	b.n	71c4 <SearchAvailableChannel1+0x114>
		if(RegParams.FeaturesSupport & JOIN_BACKOFF_SUPPORT)
    710e:	2320      	movs	r3, #32
    7110:	4a48      	ldr	r2, [pc, #288]	; (7234 <SearchAvailableChannel1+0x184>)
    7112:	5cd3      	ldrb	r3, [r2, r3]
    7114:	069b      	lsls	r3, r3, #26
    7116:	d5dc      	bpl.n	70d2 <SearchAvailableChannel1+0x22>
			if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId)) 
    7118:	0011      	movs	r1, r2
    711a:	7d13      	ldrb	r3, [r2, #20]
    711c:	7d52      	ldrb	r2, [r2, #21]
    711e:	0212      	lsls	r2, r2, #8
    7120:	431a      	orrs	r2, r3
    7122:	7d8b      	ldrb	r3, [r1, #22]
    7124:	041b      	lsls	r3, r3, #16
    7126:	431a      	orrs	r2, r3
    7128:	7dcb      	ldrb	r3, [r1, #23]
    712a:	061b      	lsls	r3, r3, #24
    712c:	4313      	orrs	r3, r2
    712e:	7a18      	ldrb	r0, [r3, #8]
    7130:	4b41      	ldr	r3, [pc, #260]	; (7238 <SearchAvailableChannel1+0x188>)
    7132:	4798      	blx	r3
    7134:	0003      	movs	r3, r0
					return LORAWAN_NO_CHANNELS_FOUND;
    7136:	2010      	movs	r0, #16
			if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId)) 
    7138:	2b00      	cmp	r3, #0
    713a:	d0ca      	beq.n	70d2 <SearchAvailableChannel1+0x22>
    713c:	e070      	b.n	7220 <SearchAvailableChannel1+0x170>
								ChList[num][1] = k + 1;    
    713e:	9c01      	ldr	r4, [sp, #4]
    7140:	0064      	lsls	r4, r4, #1
    7142:	ad0a      	add	r5, sp, #40	; 0x28
    7144:	46aa      	mov	sl, r5
    7146:	4454      	add	r4, sl
    7148:	4645      	mov	r5, r8
    714a:	7065      	strb	r5, [r4, #1]
						num++;
    714c:	9d01      	ldr	r5, [sp, #4]
    714e:	3501      	adds	r5, #1
    7150:	b2ec      	uxtb	r4, r5
    7152:	9401      	str	r4, [sp, #4]
    7154:	3102      	adds	r1, #2
    7156:	3002      	adds	r0, #2
    7158:	3201      	adds	r2, #1
    715a:	3301      	adds	r3, #1
    715c:	b2db      	uxtb	r3, r3
			for (j = 0; j < NO_OF_CH_IN_SUBBAND; j++)
    715e:	42bb      	cmp	r3, r7
    7160:	d01e      	beq.n	71a0 <SearchAvailableChannel1+0xf0>
				if (((transmissionType) && (currDr >= RegParams.pChParams[i + j].dataRange.min) && (currDr <= RegParams.pChParams[i + j].dataRange.max) 
    7162:	2e00      	cmp	r6, #0
    7164:	d008      	beq.n	7178 <SearchAvailableChannel1+0xc8>
    7166:	784c      	ldrb	r4, [r1, #1]
    7168:	0724      	lsls	r4, r4, #28
    716a:	0f24      	lsrs	r4, r4, #28
    716c:	45a1      	cmp	r9, r4
    716e:	dbf1      	blt.n	7154 <SearchAvailableChannel1+0xa4>
    7170:	784c      	ldrb	r4, [r1, #1]
    7172:	0924      	lsrs	r4, r4, #4
    7174:	45a4      	cmp	ip, r4
    7176:	dced      	bgt.n	7154 <SearchAvailableChannel1+0xa4>
					||
    7178:	7804      	ldrb	r4, [r0, #0]
    717a:	2c00      	cmp	r4, #0
    717c:	d0ea      	beq.n	7154 <SearchAvailableChannel1+0xa4>
    717e:	9202      	str	r2, [sp, #8]
					&& ((RegParams.pChParams[i + j].status == ENABLED) && ((i+j) != RegParams.lastUsedChannelIndex))) 
    7180:	4593      	cmp	fp, r2
    7182:	d0e7      	beq.n	7154 <SearchAvailableChannel1+0xa4>
						ChList[num][0] = i+j;
    7184:	9c01      	ldr	r4, [sp, #4]
    7186:	0064      	lsls	r4, r4, #1
    7188:	46a2      	mov	sl, r4
    718a:	ac0a      	add	r4, sp, #40	; 0x28
    718c:	4655      	mov	r5, sl
    718e:	552a      	strb	r2, [r5, r4]
						if((i+j) >= MAX_CHANNELS_BANDWIDTH_125_AU_NA)
    7190:	2a3f      	cmp	r2, #63	; 0x3f
    7192:	ddd4      	ble.n	713e <SearchAvailableChannel1+0x8e>
								ChList[num][1] = ((i + j) - MAX_CHANNELS_BANDWIDTH_125_AU_NA + 1);
    7194:	4654      	mov	r4, sl
    7196:	ad0a      	add	r5, sp, #40	; 0x28
    7198:	46aa      	mov	sl, r5
    719a:	4454      	add	r4, sl
    719c:	7063      	strb	r3, [r4, #1]
    719e:	e7d5      	b.n	714c <SearchAvailableChannel1+0x9c>
    71a0:	9d01      	ldr	r5, [sp, #4]
    71a2:	4643      	mov	r3, r8
    71a4:	3301      	adds	r3, #1
    71a6:	b2db      	uxtb	r3, r3
    71a8:	4698      	mov	r8, r3
    71aa:	3708      	adds	r7, #8
    71ac:	b2ff      	uxtb	r7, r7
    71ae:	9b03      	ldr	r3, [sp, #12]
    71b0:	3310      	adds	r3, #16
    71b2:	9303      	str	r3, [sp, #12]
    71b4:	9b04      	ldr	r3, [sp, #16]
    71b6:	3310      	adds	r3, #16
    71b8:	9304      	str	r3, [sp, #16]
    71ba:	9b05      	ldr	r3, [sp, #20]
    71bc:	3308      	adds	r3, #8
    71be:	9305      	str	r3, [sp, #20]
	for (i = 0, k = 0; i < (MAX_CHANNELS_BANDWIDTH_125_AU_NA + MAX_CHANNELS_BANDWIDTH_500_AU_NA); i += 8, k++)
    71c0:	2f11      	cmp	r7, #17
    71c2:	d007      	beq.n	71d4 <SearchAvailableChannel1+0x124>
    71c4:	003b      	movs	r3, r7
    71c6:	3b08      	subs	r3, #8
    71c8:	b2db      	uxtb	r3, r3
{
    71ca:	9a05      	ldr	r2, [sp, #20]
    71cc:	9804      	ldr	r0, [sp, #16]
    71ce:	9903      	ldr	r1, [sp, #12]
    71d0:	9501      	str	r5, [sp, #4]
    71d2:	e7c6      	b.n	7162 <SearchAvailableChannel1+0xb2>
	if(0 != num)
    71d4:	2d00      	cmp	r5, #0
    71d6:	d116      	bne.n	7206 <SearchAvailableChannel1+0x156>
		if ((RegParams.pChParams[RegParams.lastUsedChannelIndex].status == ENABLED) &&
    71d8:	9908      	ldr	r1, [sp, #32]
    71da:	004b      	lsls	r3, r1, #1
    71dc:	9a07      	ldr	r2, [sp, #28]
    71de:	4694      	mov	ip, r2
    71e0:	4463      	add	r3, ip
    71e2:	781a      	ldrb	r2, [r3, #0]
			result = LORAWAN_NO_CHANNELS_FOUND;
    71e4:	2010      	movs	r0, #16
		if ((RegParams.pChParams[RegParams.lastUsedChannelIndex].status == ENABLED) &&
    71e6:	2a00      	cmp	r2, #0
    71e8:	d01a      	beq.n	7220 <SearchAvailableChannel1+0x170>
		(currDr >= RegParams.pChParams[RegParams.lastUsedChannelIndex].dataRange.min) &&
    71ea:	9f06      	ldr	r7, [sp, #24]
    71ec:	785a      	ldrb	r2, [r3, #1]
    71ee:	0712      	lsls	r2, r2, #28
    71f0:	0f12      	lsrs	r2, r2, #28
		if ((RegParams.pChParams[RegParams.lastUsedChannelIndex].status == ENABLED) &&
    71f2:	4297      	cmp	r7, r2
    71f4:	db14      	blt.n	7220 <SearchAvailableChannel1+0x170>
		(currDr <= RegParams.pChParams[RegParams.lastUsedChannelIndex].dataRange.max))
    71f6:	785b      	ldrb	r3, [r3, #1]
    71f8:	091b      	lsrs	r3, r3, #4
		(currDr >= RegParams.pChParams[RegParams.lastUsedChannelIndex].dataRange.min) &&
    71fa:	429f      	cmp	r7, r3
    71fc:	dc10      	bgt.n	7220 <SearchAvailableChannel1+0x170>
			*channelIndex = RegParams.lastUsedChannelIndex;
    71fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7200:	7019      	strb	r1, [r3, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    7202:	3808      	subs	r0, #8
			*channelIndex = RegParams.lastUsedChannelIndex;
    7204:	e00c      	b.n	7220 <SearchAvailableChannel1+0x170>
		randomNumber = rand() % num;
    7206:	4b0d      	ldr	r3, [pc, #52]	; (723c <SearchAvailableChannel1+0x18c>)
    7208:	4798      	blx	r3
    720a:	0029      	movs	r1, r5
    720c:	4b0c      	ldr	r3, [pc, #48]	; (7240 <SearchAvailableChannel1+0x190>)
    720e:	4798      	blx	r3
		*channelIndex = ChList[randomNumber][0];
    7210:	23ff      	movs	r3, #255	; 0xff
    7212:	400b      	ands	r3, r1
    7214:	005b      	lsls	r3, r3, #1
    7216:	aa0a      	add	r2, sp, #40	; 0x28
    7218:	5c9b      	ldrb	r3, [r3, r2]
    721a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    721c:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    721e:	2008      	movs	r0, #8
}
    7220:	b02f      	add	sp, #188	; 0xbc
    7222:	bc3c      	pop	{r2, r3, r4, r5}
    7224:	4690      	mov	r8, r2
    7226:	4699      	mov	r9, r3
    7228:	46a2      	mov	sl, r4
    722a:	46ab      	mov	fp, r5
    722c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    722e:	46c0      	nop			; (mov r8, r8)
    7230:	00015d01 	.word	0x00015d01
    7234:	20001b4c 	.word	0x20001b4c
    7238:	0000be45 	.word	0x0000be45
    723c:	00015e81 	.word	0x00015e81
    7240:	00012d75 	.word	0x00012d75

00007244 <LORAREG_GetAttr_FreeChannel1>:
{
    7244:	b570      	push	{r4, r5, r6, lr}
	memcpy(&newFreeChannelReq,(NewFreeChannelReq_t *)attrInput,sizeof(NewFreeChannelReq_t));
    7246:	784c      	ldrb	r4, [r1, #1]
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    7248:	202a      	movs	r0, #42	; 0x2a
    724a:	4d07      	ldr	r5, [pc, #28]	; (7268 <LORAREG_GetAttr_FreeChannel1+0x24>)
    724c:	562d      	ldrsb	r5, [r5, r0]
		return LORAWAN_INVALID_PARAMETER;
    724e:	3820      	subs	r0, #32
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    7250:	42ac      	cmp	r4, r5
    7252:	dd00      	ble.n	7256 <LORAREG_GetAttr_FreeChannel1+0x12>
}
    7254:	bd70      	pop	{r4, r5, r6, pc}
		result = SearchAvailableChannel1(newFreeChannelReq.maxChannels,newFreeChannelReq.transmissionType,newFreeChannelReq.currDr,(uint8_t*)attrOutput);
    7256:	7888      	ldrb	r0, [r1, #2]
    7258:	7809      	ldrb	r1, [r1, #0]
    725a:	0013      	movs	r3, r2
    725c:	0002      	movs	r2, r0
    725e:	0020      	movs	r0, r4
    7260:	4c02      	ldr	r4, [pc, #8]	; (726c <LORAREG_GetAttr_FreeChannel1+0x28>)
    7262:	47a0      	blx	r4
	return result;
    7264:	e7f6      	b.n	7254 <LORAREG_GetAttr_FreeChannel1+0x10>
    7266:	46c0      	nop			; (mov r8, r8)
    7268:	20001b4c 	.word	0x20001b4c
    726c:	000070b1 	.word	0x000070b1

00007270 <UpdateChannelIdStatus>:
{
    7270:	b510      	push	{r4, lr}
	if(chid < RegParams.maxChannels || ((((1 << RegParams.band) & (ISM_NAAUBAND)) == 0) && chid >= RegParams.cmnParams.paramsType2.minNonDefChId))
    7272:	232a      	movs	r3, #42	; 0x2a
    7274:	4a13      	ldr	r2, [pc, #76]	; (72c4 <UpdateChannelIdStatus+0x54>)
    7276:	56d3      	ldrsb	r3, [r2, r3]
    7278:	4298      	cmp	r0, r3
    727a:	db0b      	blt.n	7294 <UpdateChannelIdStatus+0x24>
    727c:	232e      	movs	r3, #46	; 0x2e
    727e:	5cd2      	ldrb	r2, [r2, r3]
    7280:	3b22      	subs	r3, #34	; 0x22
    7282:	4113      	asrs	r3, r2
    7284:	07db      	lsls	r3, r3, #31
    7286:	d41c      	bmi.n	72c2 <UpdateChannelIdStatus+0x52>
    7288:	23e0      	movs	r3, #224	; 0xe0
    728a:	005b      	lsls	r3, r3, #1
    728c:	4a0d      	ldr	r2, [pc, #52]	; (72c4 <UpdateChannelIdStatus+0x54>)
    728e:	5cd3      	ldrb	r3, [r2, r3]
    7290:	4283      	cmp	r3, r0
    7292:	d816      	bhi.n	72c2 <UpdateChannelIdStatus+0x52>
		RegParams.pChParams[chid].status = statusNew;
    7294:	4b0b      	ldr	r3, [pc, #44]	; (72c4 <UpdateChannelIdStatus+0x54>)
    7296:	791a      	ldrb	r2, [r3, #4]
    7298:	795c      	ldrb	r4, [r3, #5]
    729a:	0224      	lsls	r4, r4, #8
    729c:	4314      	orrs	r4, r2
    729e:	799a      	ldrb	r2, [r3, #6]
    72a0:	0412      	lsls	r2, r2, #16
    72a2:	4314      	orrs	r4, r2
    72a4:	79da      	ldrb	r2, [r3, #7]
    72a6:	0612      	lsls	r2, r2, #24
    72a8:	4322      	orrs	r2, r4
    72aa:	0040      	lsls	r0, r0, #1
    72ac:	5481      	strb	r1, [r0, r2]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    72ae:	4a06      	ldr	r2, [pc, #24]	; (72c8 <UpdateChannelIdStatus+0x58>)
    72b0:	5c9a      	ldrb	r2, [r3, r2]
    72b2:	4906      	ldr	r1, [pc, #24]	; (72cc <UpdateChannelIdStatus+0x5c>)
    72b4:	5c58      	ldrb	r0, [r3, r1]
    72b6:	0200      	lsls	r0, r0, #8
    72b8:	4310      	orrs	r0, r2
    72ba:	b2c1      	uxtb	r1, r0
    72bc:	0a00      	lsrs	r0, r0, #8
    72be:	4b04      	ldr	r3, [pc, #16]	; (72d0 <UpdateChannelIdStatus+0x60>)
    72c0:	4798      	blx	r3
}
    72c2:	bd10      	pop	{r4, pc}
    72c4:	20001b4c 	.word	0x20001b4c
    72c8:	0000020e 	.word	0x0000020e
    72cc:	0000020f 	.word	0x0000020f
    72d0:	0000ad0d 	.word	0x0000ad0d

000072d4 <EnableChannels2>:
{
    72d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    72d6:	46ce      	mov	lr, r9
    72d8:	4647      	mov	r7, r8
    72da:	b580      	push	{r7, lr}
    72dc:	0004      	movs	r4, r0
    72de:	000f      	movs	r7, r1
    72e0:	0015      	movs	r5, r2
	for(i = startIndx; i <= endIndx; i++)
    72e2:	4288      	cmp	r0, r1
    72e4:	d812      	bhi.n	730c <EnableChannels2+0x38>
		if((chMask & (0x0001)) == 0x0001)
    72e6:	2601      	movs	r6, #1
			UpdateChannelIdStatus(i, ENABLED);
    72e8:	4b0a      	ldr	r3, [pc, #40]	; (7314 <EnableChannels2+0x40>)
    72ea:	4699      	mov	r9, r3
			UpdateChannelIdStatus(i, DISABLED);
    72ec:	4698      	mov	r8, r3
    72ee:	e007      	b.n	7300 <EnableChannels2+0x2c>
    72f0:	2100      	movs	r1, #0
    72f2:	0020      	movs	r0, r4
    72f4:	47c0      	blx	r8
		chMask = chMask >> SHIFT1;
    72f6:	086d      	lsrs	r5, r5, #1
	for(i = startIndx; i <= endIndx; i++)
    72f8:	3401      	adds	r4, #1
    72fa:	b2e4      	uxtb	r4, r4
    72fc:	42a7      	cmp	r7, r4
    72fe:	d305      	bcc.n	730c <EnableChannels2+0x38>
		if((chMask & (0x0001)) == 0x0001)
    7300:	422e      	tst	r6, r5
    7302:	d0f5      	beq.n	72f0 <EnableChannels2+0x1c>
			UpdateChannelIdStatus(i, ENABLED);
    7304:	0031      	movs	r1, r6
    7306:	0020      	movs	r0, r4
    7308:	47c8      	blx	r9
    730a:	e7f4      	b.n	72f6 <EnableChannels2+0x22>
}
    730c:	bc0c      	pop	{r2, r3}
    730e:	4690      	mov	r8, r2
    7310:	4699      	mov	r9, r3
    7312:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7314:	00007271 	.word	0x00007271

00007318 <UpdateChannelIdStatusT2>:
{
    7318:	b570      	push	{r4, r5, r6, lr}
    731a:	000c      	movs	r4, r1
	if(chid < RegParams.maxChannels && chid >= RegParams.cmnParams.paramsType2.minNonDefChId &&
    731c:	232a      	movs	r3, #42	; 0x2a
    731e:	4a3f      	ldr	r2, [pc, #252]	; (741c <UpdateChannelIdStatusT2+0x104>)
    7320:	56d3      	ldrsb	r3, [r2, r3]
    7322:	4298      	cmp	r0, r3
    7324:	da17      	bge.n	7356 <UpdateChannelIdStatusT2+0x3e>
    7326:	23e0      	movs	r3, #224	; 0xe0
    7328:	005b      	lsls	r3, r3, #1
    732a:	5cd3      	ldrb	r3, [r2, r3]
    732c:	4283      	cmp	r3, r0
    732e:	d812      	bhi.n	7356 <UpdateChannelIdStatusT2+0x3e>
	   (RegParams.pOtherChParams[chid].parametersDefined & (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)) == (FREQUENCY_DEFINED | DATA_RANGE_DEFINED))
    7330:	0045      	lsls	r5, r0, #1
    7332:	182d      	adds	r5, r5, r0
    7334:	00ad      	lsls	r5, r5, #2
    7336:	0011      	movs	r1, r2
    7338:	7a13      	ldrb	r3, [r2, #8]
    733a:	7a52      	ldrb	r2, [r2, #9]
    733c:	0212      	lsls	r2, r2, #8
    733e:	431a      	orrs	r2, r3
    7340:	7a8b      	ldrb	r3, [r1, #10]
    7342:	041b      	lsls	r3, r3, #16
    7344:	431a      	orrs	r2, r3
    7346:	7acb      	ldrb	r3, [r1, #11]
    7348:	061b      	lsls	r3, r3, #24
    734a:	4313      	orrs	r3, r2
    734c:	195b      	adds	r3, r3, r5
	if(chid < RegParams.maxChannels && chid >= RegParams.cmnParams.paramsType2.minNonDefChId &&
    734e:	7adb      	ldrb	r3, [r3, #11]
    7350:	43db      	mvns	r3, r3
    7352:	079b      	lsls	r3, r3, #30
    7354:	d000      	beq.n	7358 <UpdateChannelIdStatusT2+0x40>
}
    7356:	bd70      	pop	{r4, r5, r6, pc}
		RegParams.pChParams[chid].status = statusNew;
    7358:	000e      	movs	r6, r1
    735a:	790b      	ldrb	r3, [r1, #4]
    735c:	794a      	ldrb	r2, [r1, #5]
    735e:	0212      	lsls	r2, r2, #8
    7360:	431a      	orrs	r2, r3
    7362:	798b      	ldrb	r3, [r1, #6]
    7364:	041b      	lsls	r3, r3, #16
    7366:	431a      	orrs	r2, r3
    7368:	79cb      	ldrb	r3, [r1, #7]
    736a:	061b      	lsls	r3, r3, #24
    736c:	4313      	orrs	r3, r2
    736e:	0040      	lsls	r0, r0, #1
    7370:	54c4      	strb	r4, [r0, r3]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    7372:	4b2b      	ldr	r3, [pc, #172]	; (7420 <UpdateChannelIdStatusT2+0x108>)
    7374:	5ccb      	ldrb	r3, [r1, r3]
    7376:	4a2b      	ldr	r2, [pc, #172]	; (7424 <UpdateChannelIdStatusT2+0x10c>)
    7378:	5c88      	ldrb	r0, [r1, r2]
    737a:	0200      	lsls	r0, r0, #8
    737c:	4318      	orrs	r0, r3
    737e:	b2c1      	uxtb	r1, r0
    7380:	0a00      	lsrs	r0, r0, #8
    7382:	4b29      	ldr	r3, [pc, #164]	; (7428 <UpdateChannelIdStatusT2+0x110>)
    7384:	4798      	blx	r3
		if(((1 << RegParams.band) & (ISM_EUBAND)) != 0 && statusNew == DISABLED)
    7386:	232e      	movs	r3, #46	; 0x2e
    7388:	5cf2      	ldrb	r2, [r6, r3]
    738a:	3b2b      	subs	r3, #43	; 0x2b
    738c:	4113      	asrs	r3, r2
    738e:	07db      	lsls	r3, r3, #31
    7390:	d5e1      	bpl.n	7356 <UpdateChannelIdStatusT2+0x3e>
    7392:	2c00      	cmp	r4, #0
    7394:	d1df      	bne.n	7356 <UpdateChannelIdStatusT2+0x3e>
			subBandId = RegParams.pOtherChParams[chid].subBandId;
    7396:	4b21      	ldr	r3, [pc, #132]	; (741c <UpdateChannelIdStatusT2+0x104>)
    7398:	7a18      	ldrb	r0, [r3, #8]
    739a:	7a5a      	ldrb	r2, [r3, #9]
    739c:	0212      	lsls	r2, r2, #8
    739e:	4302      	orrs	r2, r0
    73a0:	7a98      	ldrb	r0, [r3, #10]
    73a2:	0400      	lsls	r0, r0, #16
    73a4:	4302      	orrs	r2, r0
    73a6:	7ad8      	ldrb	r0, [r3, #11]
    73a8:	0600      	lsls	r0, r0, #24
    73aa:	4310      	orrs	r0, r2
    73ac:	1945      	adds	r5, r0, r5
    73ae:	7a2d      	ldrb	r5, [r5, #8]
			for(uint8_t i = 0; i < RegParams.maxChannels; i++)
    73b0:	222a      	movs	r2, #42	; 0x2a
    73b2:	569c      	ldrsb	r4, [r3, r2]
    73b4:	2c00      	cmp	r4, #0
    73b6:	dd1c      	ble.n	73f2 <UpdateChannelIdStatusT2+0xda>
				if(RegParams.pChParams[i].status == ENABLED &&
    73b8:	001a      	movs	r2, r3
    73ba:	7919      	ldrb	r1, [r3, #4]
    73bc:	795b      	ldrb	r3, [r3, #5]
    73be:	021b      	lsls	r3, r3, #8
    73c0:	430b      	orrs	r3, r1
    73c2:	7991      	ldrb	r1, [r2, #6]
    73c4:	0409      	lsls	r1, r1, #16
    73c6:	430b      	orrs	r3, r1
    73c8:	79d1      	ldrb	r1, [r2, #7]
    73ca:	0609      	lsls	r1, r1, #24
    73cc:	4319      	orrs	r1, r3
    73ce:	2300      	movs	r3, #0
    73d0:	e003      	b.n	73da <UpdateChannelIdStatusT2+0xc2>
			for(uint8_t i = 0; i < RegParams.maxChannels; i++)
    73d2:	3301      	adds	r3, #1
    73d4:	b2db      	uxtb	r3, r3
    73d6:	42a3      	cmp	r3, r4
    73d8:	da0b      	bge.n	73f2 <UpdateChannelIdStatusT2+0xda>
				if(RegParams.pChParams[i].status == ENABLED &&
    73da:	005a      	lsls	r2, r3, #1
    73dc:	5c52      	ldrb	r2, [r2, r1]
    73de:	2a00      	cmp	r2, #0
    73e0:	d0f7      	beq.n	73d2 <UpdateChannelIdStatusT2+0xba>
				 subBandId == RegParams.pOtherChParams[i].subBandId)
    73e2:	005a      	lsls	r2, r3, #1
    73e4:	18d2      	adds	r2, r2, r3
    73e6:	0092      	lsls	r2, r2, #2
    73e8:	1882      	adds	r2, r0, r2
				if(RegParams.pChParams[i].status == ENABLED &&
    73ea:	7a12      	ldrb	r2, [r2, #8]
    73ec:	42aa      	cmp	r2, r5
    73ee:	d1f0      	bne.n	73d2 <UpdateChannelIdStatusT2+0xba>
    73f0:	e7b1      	b.n	7356 <UpdateChannelIdStatusT2+0x3e>
			RegParams.pSubBandParams[subBandId].subBandTimeout = 0;
    73f2:	490a      	ldr	r1, [pc, #40]	; (741c <UpdateChannelIdStatusT2+0x104>)
    73f4:	7b0a      	ldrb	r2, [r1, #12]
    73f6:	7b4b      	ldrb	r3, [r1, #13]
    73f8:	021b      	lsls	r3, r3, #8
    73fa:	4313      	orrs	r3, r2
    73fc:	7b8a      	ldrb	r2, [r1, #14]
    73fe:	0412      	lsls	r2, r2, #16
    7400:	4313      	orrs	r3, r2
    7402:	7bca      	ldrb	r2, [r1, #15]
    7404:	0612      	lsls	r2, r2, #24
    7406:	431a      	orrs	r2, r3
    7408:	006b      	lsls	r3, r5, #1
    740a:	195d      	adds	r5, r3, r5
    740c:	00ad      	lsls	r5, r5, #2
    740e:	18ad      	adds	r5, r5, r2
    7410:	2300      	movs	r3, #0
    7412:	722b      	strb	r3, [r5, #8]
    7414:	726b      	strb	r3, [r5, #9]
    7416:	72ab      	strb	r3, [r5, #10]
    7418:	72eb      	strb	r3, [r5, #11]
    741a:	e79c      	b.n	7356 <UpdateChannelIdStatusT2+0x3e>
    741c:	20001b4c 	.word	0x20001b4c
    7420:	0000020e 	.word	0x0000020e
    7424:	0000020f 	.word	0x0000020f
    7428:	0000ad0d 	.word	0x0000ad0d

0000742c <setChannelIdStatusT2>:
{
    742c:	b570      	push	{r4, r5, r6, lr}
    742e:	b082      	sub	sp, #8
	memcpy(&updateChid,attrInput,sizeof(UpdateChId_t));
    7430:	780d      	ldrb	r5, [r1, #0]
    7432:	784e      	ldrb	r6, [r1, #1]
	valChid.channelIndex = updateChid.channelIndex;
    7434:	a901      	add	r1, sp, #4
    7436:	700d      	strb	r5, [r1, #0]
	valChid.allowedForDefaultChannels = WITHOUT_DEFAULT_CHANNELS;
    7438:	2300      	movs	r3, #0
    743a:	704b      	strb	r3, [r1, #1]
	if(ValidateChannelIdT2(CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    743c:	2015      	movs	r0, #21
    743e:	4b0c      	ldr	r3, [pc, #48]	; (7470 <setChannelIdStatusT2+0x44>)
    7440:	4798      	blx	r3
    7442:	0004      	movs	r4, r0
    7444:	2808      	cmp	r0, #8
    7446:	d003      	beq.n	7450 <setChannelIdStatusT2+0x24>
		retVal = LORAWAN_INVALID_PARAMETER;
    7448:	240a      	movs	r4, #10
}
    744a:	0020      	movs	r0, r4
    744c:	b002      	add	sp, #8
    744e:	bd70      	pop	{r4, r5, r6, pc}
		if(RegParams.band ==  ISM_IND865)
    7450:	232e      	movs	r3, #46	; 0x2e
    7452:	4a08      	ldr	r2, [pc, #32]	; (7474 <setChannelIdStatusT2+0x48>)
    7454:	5cd3      	ldrb	r3, [r2, r3]
    7456:	2b0f      	cmp	r3, #15
    7458:	d004      	beq.n	7464 <setChannelIdStatusT2+0x38>
		    UpdateChannelIdStatusT2(updateChid.channelIndex,updateChid.statusNew);
    745a:	0031      	movs	r1, r6
    745c:	0028      	movs	r0, r5
    745e:	4b06      	ldr	r3, [pc, #24]	; (7478 <setChannelIdStatusT2+0x4c>)
    7460:	4798      	blx	r3
    7462:	e7f2      	b.n	744a <setChannelIdStatusT2+0x1e>
			UpdateChannelIdStatus(updateChid.channelIndex,updateChid.statusNew);
    7464:	0031      	movs	r1, r6
    7466:	0028      	movs	r0, r5
    7468:	4b04      	ldr	r3, [pc, #16]	; (747c <setChannelIdStatusT2+0x50>)
    746a:	4798      	blx	r3
    746c:	e7ed      	b.n	744a <setChannelIdStatusT2+0x1e>
    746e:	46c0      	nop			; (mov r8, r8)
    7470:	00006cc1 	.word	0x00006cc1
    7474:	20001b4c 	.word	0x20001b4c
    7478:	00007319 	.word	0x00007319
    747c:	00007271 	.word	0x00007271

00007480 <UpdateChannelIdStatusT4>:
{
    7480:	b570      	push	{r4, r5, r6, lr}
    7482:	0004      	movs	r4, r0
    7484:	000d      	movs	r5, r1
	RegParams.pChParams[chid].status = statusNew;
    7486:	4923      	ldr	r1, [pc, #140]	; (7514 <UpdateChannelIdStatusT4+0x94>)
    7488:	790b      	ldrb	r3, [r1, #4]
    748a:	794a      	ldrb	r2, [r1, #5]
    748c:	0212      	lsls	r2, r2, #8
    748e:	431a      	orrs	r2, r3
    7490:	798b      	ldrb	r3, [r1, #6]
    7492:	041b      	lsls	r3, r3, #16
    7494:	431a      	orrs	r2, r3
    7496:	79cb      	ldrb	r3, [r1, #7]
    7498:	061b      	lsls	r3, r3, #24
    749a:	4313      	orrs	r3, r2
    749c:	0042      	lsls	r2, r0, #1
    749e:	54d5      	strb	r5, [r2, r3]
	PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    74a0:	4b1d      	ldr	r3, [pc, #116]	; (7518 <UpdateChannelIdStatusT4+0x98>)
    74a2:	5ccb      	ldrb	r3, [r1, r3]
    74a4:	4a1d      	ldr	r2, [pc, #116]	; (751c <UpdateChannelIdStatusT4+0x9c>)
    74a6:	5c88      	ldrb	r0, [r1, r2]
    74a8:	0200      	lsls	r0, r0, #8
    74aa:	4318      	orrs	r0, r3
    74ac:	b2c1      	uxtb	r1, r0
    74ae:	0a00      	lsrs	r0, r0, #8
    74b0:	4b1b      	ldr	r3, [pc, #108]	; (7520 <UpdateChannelIdStatusT4+0xa0>)
    74b2:	4798      	blx	r3
	if(statusNew == ENABLED)
    74b4:	2d00      	cmp	r5, #0
    74b6:	d029      	beq.n	750c <UpdateChannelIdStatusT4+0x8c>
		if(RegParams.pOtherChParams[chid].ulfrequency < FREQ_922100KHZ)
    74b8:	4a16      	ldr	r2, [pc, #88]	; (7514 <UpdateChannelIdStatusT4+0x94>)
    74ba:	7a10      	ldrb	r0, [r2, #8]
    74bc:	7a53      	ldrb	r3, [r2, #9]
    74be:	021b      	lsls	r3, r3, #8
    74c0:	4303      	orrs	r3, r0
    74c2:	7a90      	ldrb	r0, [r2, #10]
    74c4:	0400      	lsls	r0, r0, #16
    74c6:	4303      	orrs	r3, r0
    74c8:	7ad0      	ldrb	r0, [r2, #11]
    74ca:	0600      	lsls	r0, r0, #24
    74cc:	4318      	orrs	r0, r3
    74ce:	0063      	lsls	r3, r4, #1
    74d0:	191c      	adds	r4, r3, r4
    74d2:	00a4      	lsls	r4, r4, #2
    74d4:	1900      	adds	r0, r0, r4
    74d6:	7803      	ldrb	r3, [r0, #0]
    74d8:	7842      	ldrb	r2, [r0, #1]
    74da:	0212      	lsls	r2, r2, #8
    74dc:	431a      	orrs	r2, r3
    74de:	7883      	ldrb	r3, [r0, #2]
    74e0:	041b      	lsls	r3, r3, #16
    74e2:	431a      	orrs	r2, r3
    74e4:	78c3      	ldrb	r3, [r0, #3]
    74e6:	061b      	lsls	r3, r3, #24
    74e8:	4313      	orrs	r3, r2
    74ea:	4a0e      	ldr	r2, [pc, #56]	; (7524 <UpdateChannelIdStatusT4+0xa4>)
    74ec:	4293      	cmp	r3, r2
    74ee:	d80e      	bhi.n	750e <UpdateChannelIdStatusT4+0x8e>
			RegParams.pOtherChParams[chid].maxEIRP = DEFAULT_EIRP_LF;
    74f0:	230a      	movs	r3, #10
    74f2:	7283      	strb	r3, [r0, #10]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    74f4:	4b07      	ldr	r3, [pc, #28]	; (7514 <UpdateChannelIdStatusT4+0x94>)
    74f6:	2284      	movs	r2, #132	; 0x84
    74f8:	0092      	lsls	r2, r2, #2
    74fa:	5c9a      	ldrb	r2, [r3, r2]
    74fc:	490a      	ldr	r1, [pc, #40]	; (7528 <UpdateChannelIdStatusT4+0xa8>)
    74fe:	5c58      	ldrb	r0, [r3, r1]
    7500:	0200      	lsls	r0, r0, #8
    7502:	4310      	orrs	r0, r2
    7504:	b2c1      	uxtb	r1, r0
    7506:	0a00      	lsrs	r0, r0, #8
    7508:	4b05      	ldr	r3, [pc, #20]	; (7520 <UpdateChannelIdStatusT4+0xa0>)
    750a:	4798      	blx	r3
}
    750c:	bd70      	pop	{r4, r5, r6, pc}
			RegParams.pOtherChParams[chid].maxEIRP = DEFAULT_EIRP_HF;
    750e:	230e      	movs	r3, #14
    7510:	7283      	strb	r3, [r0, #10]
    7512:	e7ef      	b.n	74f4 <UpdateChannelIdStatusT4+0x74>
    7514:	20001b4c 	.word	0x20001b4c
    7518:	0000020e 	.word	0x0000020e
    751c:	0000020f 	.word	0x0000020f
    7520:	0000ad0d 	.word	0x0000ad0d
    7524:	36f6211f 	.word	0x36f6211f
    7528:	00000211 	.word	0x00000211

0000752c <UpdateChannelIdStatusT3>:
{
    752c:	b570      	push	{r4, r5, r6, lr}
    752e:	0005      	movs	r5, r0
	RegParams.pChParams[chid].status = statusNew;
    7530:	4c17      	ldr	r4, [pc, #92]	; (7590 <UpdateChannelIdStatusT3+0x64>)
    7532:	7923      	ldrb	r3, [r4, #4]
    7534:	7962      	ldrb	r2, [r4, #5]
    7536:	0212      	lsls	r2, r2, #8
    7538:	431a      	orrs	r2, r3
    753a:	79a3      	ldrb	r3, [r4, #6]
    753c:	041b      	lsls	r3, r3, #16
    753e:	431a      	orrs	r2, r3
    7540:	79e3      	ldrb	r3, [r4, #7]
    7542:	061b      	lsls	r3, r3, #24
    7544:	4313      	orrs	r3, r2
    7546:	0042      	lsls	r2, r0, #1
    7548:	54d1      	strb	r1, [r2, r3]
	PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    754a:	4b12      	ldr	r3, [pc, #72]	; (7594 <UpdateChannelIdStatusT3+0x68>)
    754c:	5ce3      	ldrb	r3, [r4, r3]
    754e:	4a12      	ldr	r2, [pc, #72]	; (7598 <UpdateChannelIdStatusT3+0x6c>)
    7550:	5ca0      	ldrb	r0, [r4, r2]
    7552:	0200      	lsls	r0, r0, #8
    7554:	4318      	orrs	r0, r3
    7556:	b2c1      	uxtb	r1, r0
    7558:	0a00      	lsrs	r0, r0, #8
    755a:	4e10      	ldr	r6, [pc, #64]	; (759c <UpdateChannelIdStatusT3+0x70>)
    755c:	47b0      	blx	r6
	PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    755e:	2384      	movs	r3, #132	; 0x84
    7560:	009b      	lsls	r3, r3, #2
    7562:	5ce3      	ldrb	r3, [r4, r3]
    7564:	4a0e      	ldr	r2, [pc, #56]	; (75a0 <UpdateChannelIdStatusT3+0x74>)
    7566:	5ca0      	ldrb	r0, [r4, r2]
    7568:	0200      	lsls	r0, r0, #8
    756a:	4318      	orrs	r0, r3
    756c:	b2c1      	uxtb	r1, r0
    756e:	0a00      	lsrs	r0, r0, #8
    7570:	47b0      	blx	r6
	if( RegParams.band == ISM_JPN923)
    7572:	232e      	movs	r3, #46	; 0x2e
    7574:	5ce3      	ldrb	r3, [r4, r3]
    7576:	2b05      	cmp	r3, #5
    7578:	d000      	beq.n	757c <UpdateChannelIdStatusT3+0x50>
}
    757a:	bd70      	pop	{r4, r5, r6, pc}
		RegParams.cmnParams.paramsType2.channelTimer[chid] = 0;
    757c:	3558      	adds	r5, #88	; 0x58
    757e:	00ad      	lsls	r5, r5, #2
    7580:	4b03      	ldr	r3, [pc, #12]	; (7590 <UpdateChannelIdStatusT3+0x64>)
    7582:	195d      	adds	r5, r3, r5
    7584:	2300      	movs	r3, #0
    7586:	722b      	strb	r3, [r5, #8]
    7588:	726b      	strb	r3, [r5, #9]
    758a:	72ab      	strb	r3, [r5, #10]
    758c:	72eb      	strb	r3, [r5, #11]
}
    758e:	e7f4      	b.n	757a <UpdateChannelIdStatusT3+0x4e>
    7590:	20001b4c 	.word	0x20001b4c
    7594:	0000020e 	.word	0x0000020e
    7598:	0000020f 	.word	0x0000020f
    759c:	0000ad0d 	.word	0x0000ad0d
    75a0:	00000211 	.word	0x00000211

000075a4 <setChannelIdStatusT3>:
{
    75a4:	b570      	push	{r4, r5, r6, lr}
    75a6:	b082      	sub	sp, #8
	memcpy(&updateChid,attrInput,sizeof(UpdateChId_t));
    75a8:	780d      	ldrb	r5, [r1, #0]
    75aa:	784e      	ldrb	r6, [r1, #1]
	valChid.channelIndex = updateChid.channelIndex;
    75ac:	a901      	add	r1, sp, #4
    75ae:	700d      	strb	r5, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    75b0:	2301      	movs	r3, #1
    75b2:	704b      	strb	r3, [r1, #1]
	if(ValidateChannelIdT2(CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    75b4:	2015      	movs	r0, #21
    75b6:	4b0c      	ldr	r3, [pc, #48]	; (75e8 <setChannelIdStatusT3+0x44>)
    75b8:	4798      	blx	r3
    75ba:	0004      	movs	r4, r0
    75bc:	2808      	cmp	r0, #8
    75be:	d003      	beq.n	75c8 <setChannelIdStatusT3+0x24>
		retVal = LORAWAN_INVALID_PARAMETER;
    75c0:	240a      	movs	r4, #10
}
    75c2:	0020      	movs	r0, r4
    75c4:	b002      	add	sp, #8
    75c6:	bd70      	pop	{r4, r5, r6, pc}
		if( RegParams.band == ISM_KR920)
    75c8:	232e      	movs	r3, #46	; 0x2e
    75ca:	4a08      	ldr	r2, [pc, #32]	; (75ec <setChannelIdStatusT3+0x48>)
    75cc:	5cd3      	ldrb	r3, [r2, r3]
    75ce:	2b04      	cmp	r3, #4
    75d0:	d004      	beq.n	75dc <setChannelIdStatusT3+0x38>
		    UpdateChannelIdStatusT3(updateChid.channelIndex,updateChid.statusNew);
    75d2:	0031      	movs	r1, r6
    75d4:	0028      	movs	r0, r5
    75d6:	4b06      	ldr	r3, [pc, #24]	; (75f0 <setChannelIdStatusT3+0x4c>)
    75d8:	4798      	blx	r3
    75da:	e7f2      	b.n	75c2 <setChannelIdStatusT3+0x1e>
			UpdateChannelIdStatusT4(updateChid.channelIndex,updateChid.statusNew);
    75dc:	0031      	movs	r1, r6
    75de:	0028      	movs	r0, r5
    75e0:	4b04      	ldr	r3, [pc, #16]	; (75f4 <setChannelIdStatusT3+0x50>)
    75e2:	4798      	blx	r3
    75e4:	e7ed      	b.n	75c2 <setChannelIdStatusT3+0x1e>
    75e6:	46c0      	nop			; (mov r8, r8)
    75e8:	00006cc1 	.word	0x00006cc1
    75ec:	20001b4c 	.word	0x20001b4c
    75f0:	0000752d 	.word	0x0000752d
    75f4:	00007481 	.word	0x00007481

000075f8 <LORAREG_GetAttr_JoinDutyCycleRemainingTime>:
{
    75f8:	b530      	push	{r4, r5, lr}
    75fa:	b083      	sub	sp, #12
    75fc:	0014      	movs	r4, r2
	uint32_t timeremaining =0;
    75fe:	2300      	movs	r3, #0
    7600:	9301      	str	r3, [sp, #4]
	if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId))
    7602:	4920      	ldr	r1, [pc, #128]	; (7684 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x8c>)
    7604:	7d0b      	ldrb	r3, [r1, #20]
    7606:	7d4a      	ldrb	r2, [r1, #21]
    7608:	0212      	lsls	r2, r2, #8
    760a:	431a      	orrs	r2, r3
    760c:	7d8b      	ldrb	r3, [r1, #22]
    760e:	041b      	lsls	r3, r3, #16
    7610:	431a      	orrs	r2, r3
    7612:	7dcb      	ldrb	r3, [r1, #23]
    7614:	061b      	lsls	r3, r3, #24
    7616:	4313      	orrs	r3, r2
    7618:	7a18      	ldrb	r0, [r3, #8]
    761a:	4b1b      	ldr	r3, [pc, #108]	; (7688 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x90>)
    761c:	4798      	blx	r3
    761e:	2800      	cmp	r0, #0
    7620:	d107      	bne.n	7632 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x3a>
	memcpy(attrOutput,&timeremaining,sizeof(uint32_t));
    7622:	2204      	movs	r2, #4
    7624:	a901      	add	r1, sp, #4
    7626:	0020      	movs	r0, r4
    7628:	4b18      	ldr	r3, [pc, #96]	; (768c <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x94>)
    762a:	4798      	blx	r3
}
    762c:	2008      	movs	r0, #8
    762e:	b003      	add	sp, #12
    7630:	bd30      	pop	{r4, r5, pc}
	timeremaining = US_TO_MS(SwTimerReadValue (RegParams.pJoinDutyCycleTimer->timerId));
    7632:	4d14      	ldr	r5, [pc, #80]	; (7684 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x8c>)
    7634:	7d2b      	ldrb	r3, [r5, #20]
    7636:	7d6a      	ldrb	r2, [r5, #21]
    7638:	0212      	lsls	r2, r2, #8
    763a:	431a      	orrs	r2, r3
    763c:	7dab      	ldrb	r3, [r5, #22]
    763e:	041b      	lsls	r3, r3, #16
    7640:	431a      	orrs	r2, r3
    7642:	7deb      	ldrb	r3, [r5, #23]
    7644:	061b      	lsls	r3, r3, #24
    7646:	4313      	orrs	r3, r2
    7648:	7a18      	ldrb	r0, [r3, #8]
    764a:	4b11      	ldr	r3, [pc, #68]	; (7690 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x98>)
    764c:	4798      	blx	r3
	timeremaining = timeremaining + RegParams.pJoinDutyCycleTimer->remainingtime;
    764e:	7d2b      	ldrb	r3, [r5, #20]
    7650:	7d6a      	ldrb	r2, [r5, #21]
    7652:	0212      	lsls	r2, r2, #8
    7654:	431a      	orrs	r2, r3
    7656:	7dab      	ldrb	r3, [r5, #22]
    7658:	041b      	lsls	r3, r3, #16
    765a:	431a      	orrs	r2, r3
    765c:	7deb      	ldrb	r3, [r5, #23]
    765e:	061b      	lsls	r3, r3, #24
    7660:	4313      	orrs	r3, r2
    7662:	791d      	ldrb	r5, [r3, #4]
    7664:	795a      	ldrb	r2, [r3, #5]
    7666:	0212      	lsls	r2, r2, #8
    7668:	432a      	orrs	r2, r5
    766a:	799d      	ldrb	r5, [r3, #6]
    766c:	042d      	lsls	r5, r5, #16
    766e:	432a      	orrs	r2, r5
    7670:	79dd      	ldrb	r5, [r3, #7]
    7672:	062d      	lsls	r5, r5, #24
    7674:	4315      	orrs	r5, r2
	timeremaining = US_TO_MS(SwTimerReadValue (RegParams.pJoinDutyCycleTimer->timerId));
    7676:	21fa      	movs	r1, #250	; 0xfa
    7678:	0089      	lsls	r1, r1, #2
    767a:	4b06      	ldr	r3, [pc, #24]	; (7694 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x9c>)
    767c:	4798      	blx	r3
	timeremaining = timeremaining + RegParams.pJoinDutyCycleTimer->remainingtime;
    767e:	182d      	adds	r5, r5, r0
    7680:	9501      	str	r5, [sp, #4]
    7682:	e7ce      	b.n	7622 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x2a>
    7684:	20001b4c 	.word	0x20001b4c
    7688:	0000be45 	.word	0x0000be45
    768c:	00015c7d 	.word	0x00015c7d
    7690:	0000be59 	.word	0x0000be59
    7694:	00012a95 	.word	0x00012a95

00007698 <LORAREG_GetAttr_Rx1WindowparamsType1>:
{
    7698:	b510      	push	{r4, lr}
    769a:	b082      	sub	sp, #8
    769c:	0010      	movs	r0, r2
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    769e:	784c      	ldrb	r4, [r1, #1]
    76a0:	788b      	ldrb	r3, [r1, #2]
	if(rx1WindowParamReq->joining)
    76a2:	780a      	ldrb	r2, [r1, #0]
    76a4:	2a00      	cmp	r2, #0
    76a6:	d007      	beq.n	76b8 <LORAREG_GetAttr_Rx1WindowparamsType1+0x20>
		if (RegParams.lastUsedChannelIndex <= MAX_CHANNELS_BANDWIDTH_125_AU_NA) 
    76a8:	232f      	movs	r3, #47	; 0x2f
    76aa:	4a23      	ldr	r2, [pc, #140]	; (7738 <LORAREG_GetAttr_Rx1WindowparamsType1+0xa0>)
    76ac:	5cd3      	ldrb	r3, [r2, r3]
    76ae:	2b40      	cmp	r3, #64	; 0x40
    76b0:	d819      	bhi.n	76e6 <LORAREG_GetAttr_Rx1WindowparamsType1+0x4e>
			rx1WindowParamReq->currDr = RegParams.cmnParams.paramsType1.minTxDR;
    76b2:	2350      	movs	r3, #80	; 0x50
    76b4:	33ff      	adds	r3, #255	; 0xff
    76b6:	5cd3      	ldrb	r3, [r2, r3]
		            RegParams.cmnParams.paramsType1.RxParamWindowOffset1 - rx1WindowParamReq->drOffset;
    76b8:	491f      	ldr	r1, [pc, #124]	; (7738 <LORAREG_GetAttr_Rx1WindowparamsType1+0xa0>)
    76ba:	2256      	movs	r2, #86	; 0x56
    76bc:	32ff      	adds	r2, #255	; 0xff
    76be:	5c8a      	ldrb	r2, [r1, r2]
    76c0:	1b12      	subs	r2, r2, r4
    76c2:	189b      	adds	r3, r3, r2
    76c4:	b2db      	uxtb	r3, r3
	rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr + 
    76c6:	466a      	mov	r2, sp
    76c8:	7113      	strb	r3, [r2, #4]
	if(rx1WindowParams->rx1Dr > RegParams.cmnParams.paramsType1.maxRxDR)
    76ca:	22a9      	movs	r2, #169	; 0xa9
    76cc:	0052      	lsls	r2, r2, #1
    76ce:	5c8a      	ldrb	r2, [r1, r2]
    76d0:	4293      	cmp	r3, r2
    76d2:	d80d      	bhi.n	76f0 <LORAREG_GetAttr_Rx1WindowparamsType1+0x58>
	else if(rx1WindowParams->rx1Dr < RegParams.cmnParams.paramsType1.minRxDR)
    76d4:	2252      	movs	r2, #82	; 0x52
    76d6:	32ff      	adds	r2, #255	; 0xff
    76d8:	4917      	ldr	r1, [pc, #92]	; (7738 <LORAREG_GetAttr_Rx1WindowparamsType1+0xa0>)
    76da:	5c8a      	ldrb	r2, [r1, r2]
    76dc:	4293      	cmp	r3, r2
    76de:	d209      	bcs.n	76f4 <LORAREG_GetAttr_Rx1WindowparamsType1+0x5c>
		rx1WindowParams->rx1Dr = RegParams.cmnParams.paramsType1.minRxDR;
    76e0:	466b      	mov	r3, sp
    76e2:	711a      	strb	r2, [r3, #4]
    76e4:	e006      	b.n	76f4 <LORAREG_GetAttr_Rx1WindowparamsType1+0x5c>
			rx1WindowParamReq->currDr = RegParams.cmnParams.paramsType1.maxTxDR;
    76e6:	23a8      	movs	r3, #168	; 0xa8
    76e8:	005b      	lsls	r3, r3, #1
    76ea:	4a13      	ldr	r2, [pc, #76]	; (7738 <LORAREG_GetAttr_Rx1WindowparamsType1+0xa0>)
    76ec:	5cd3      	ldrb	r3, [r2, r3]
    76ee:	e7e3      	b.n	76b8 <LORAREG_GetAttr_Rx1WindowparamsType1+0x20>
		rx1WindowParams->rx1Dr = RegParams.cmnParams.paramsType1.maxRxDR;
    76f0:	466b      	mov	r3, sp
    76f2:	711a      	strb	r2, [r3, #4]
	rx1WindowParams->rx1Freq = GenerateFrequencyReception(RegParams.lastUsedChannelIndex % 8);
    76f4:	4910      	ldr	r1, [pc, #64]	; (7738 <LORAREG_GetAttr_Rx1WindowparamsType1+0xa0>)
    76f6:	232f      	movs	r3, #47	; 0x2f
    76f8:	5ccc      	ldrb	r4, [r1, r3]
	channelFrequency = RegParams.cmnParams.paramsType1.DownStreamCh0Freq + FREQ_600KHZ * channelIndex;
    76fa:	3b28      	subs	r3, #40	; 0x28
    76fc:	4023      	ands	r3, r4
    76fe:	4c0f      	ldr	r4, [pc, #60]	; (773c <LORAREG_GetAttr_Rx1WindowparamsType1+0xa4>)
    7700:	435c      	muls	r4, r3
    7702:	234c      	movs	r3, #76	; 0x4c
    7704:	33ff      	adds	r3, #255	; 0xff
    7706:	5ccb      	ldrb	r3, [r1, r3]
    7708:	22a6      	movs	r2, #166	; 0xa6
    770a:	0052      	lsls	r2, r2, #1
    770c:	5c8a      	ldrb	r2, [r1, r2]
    770e:	0212      	lsls	r2, r2, #8
    7710:	4313      	orrs	r3, r2
    7712:	224e      	movs	r2, #78	; 0x4e
    7714:	32ff      	adds	r2, #255	; 0xff
    7716:	5c8a      	ldrb	r2, [r1, r2]
    7718:	0412      	lsls	r2, r2, #16
    771a:	431a      	orrs	r2, r3
    771c:	23a7      	movs	r3, #167	; 0xa7
    771e:	005b      	lsls	r3, r3, #1
    7720:	5ccb      	ldrb	r3, [r1, r3]
    7722:	061b      	lsls	r3, r3, #24
    7724:	4313      	orrs	r3, r2
    7726:	18e3      	adds	r3, r4, r3
	rx1WindowParams->rx1Freq = GenerateFrequencyReception(RegParams.lastUsedChannelIndex % 8);
    7728:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    772a:	2208      	movs	r2, #8
    772c:	4669      	mov	r1, sp
    772e:	4b04      	ldr	r3, [pc, #16]	; (7740 <LORAREG_GetAttr_Rx1WindowparamsType1+0xa8>)
    7730:	4798      	blx	r3
}
    7732:	2008      	movs	r0, #8
    7734:	b002      	add	sp, #8
    7736:	bd10      	pop	{r4, pc}
    7738:	20001b4c 	.word	0x20001b4c
    773c:	000927c0 	.word	0x000927c0
    7740:	00015c7d 	.word	0x00015c7d

00007744 <LORAREG_GetAttr_DRangeChBandT1>:
{
    7744:	b5f0      	push	{r4, r5, r6, r7, lr}
    7746:	46c6      	mov	lr, r8
    7748:	b500      	push	{lr}
    774a:	b084      	sub	sp, #16
    774c:	9201      	str	r2, [sp, #4]
	memcpy(&bandDrReq,(BandDrReq_t *)attrInput,sizeof(BandDrReq_t));
    774e:	2204      	movs	r2, #4
    7750:	a803      	add	r0, sp, #12
    7752:	4b43      	ldr	r3, [pc, #268]	; (7860 <LORAREG_GetAttr_DRangeChBandT1+0x11c>)
    7754:	4798      	blx	r3
	if(ValidateChannelMaskCntl(CHANNEL_MASK_CNTL, (void *)&bandDrReq.chnlMaskCntl)	!= LORAWAN_SUCCESS)
    7756:	a903      	add	r1, sp, #12
    7758:	201b      	movs	r0, #27
    775a:	4b42      	ldr	r3, [pc, #264]	; (7864 <LORAREG_GetAttr_DRangeChBandT1+0x120>)
    775c:	4798      	blx	r3
    775e:	2808      	cmp	r0, #8
    7760:	d004      	beq.n	776c <LORAREG_GetAttr_DRangeChBandT1+0x28>
		result = LORAWAN_INVALID_PARAMETER;
    7762:	200a      	movs	r0, #10
}
    7764:	b004      	add	sp, #16
    7766:	bc04      	pop	{r2}
    7768:	4690      	mov	r8, r2
    776a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		chBandDr = getChBandDrT1(bandDrReq.chnlMaskCntl,bandDrReq.chnlMask);
    776c:	aa03      	add	r2, sp, #12
    776e:	7813      	ldrb	r3, [r2, #0]
    7770:	8857      	ldrh	r7, [r2, #2]
	if( RegParams.band == ISM_AU915)
    7772:	222e      	movs	r2, #46	; 0x2e
    7774:	493c      	ldr	r1, [pc, #240]	; (7868 <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    7776:	5c89      	ldrb	r1, [r1, r2]
		auxMinDataRate = DR6;
    7778:	3903      	subs	r1, #3
    777a:	1e4a      	subs	r2, r1, #1
    777c:	4191      	sbcs	r1, r2
    777e:	3106      	adds	r1, #6
	switch (chMaskCntl)
    7780:	2b07      	cmp	r3, #7
    7782:	d869      	bhi.n	7858 <LORAREG_GetAttr_DRangeChBandT1+0x114>
    7784:	009a      	lsls	r2, r3, #2
    7786:	4d39      	ldr	r5, [pc, #228]	; (786c <LORAREG_GetAttr_DRangeChBandT1+0x128>)
    7788:	58aa      	ldr	r2, [r5, r2]
    778a:	4697      	mov	pc, r2
			startingIndex = chMaskCntl << SHIFT4;
    778c:	011b      	lsls	r3, r3, #4
    778e:	b2db      	uxtb	r3, r3
			endingIndex = startingIndex + 16;
    7790:	001a      	movs	r2, r3
    7792:	3210      	adds	r2, #16
    7794:	b2d2      	uxtb	r2, r2
    7796:	4690      	mov	r8, r2
			for (i = startingIndex; i < endingIndex; i++)
    7798:	4293      	cmp	r3, r2
    779a:	d25f      	bcs.n	785c <LORAREG_GetAttr_DRangeChBandT1+0x118>
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    779c:	4e32      	ldr	r6, [pc, #200]	; (7868 <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    779e:	7935      	ldrb	r5, [r6, #4]
    77a0:	7972      	ldrb	r2, [r6, #5]
    77a2:	0212      	lsls	r2, r2, #8
    77a4:	4315      	orrs	r5, r2
    77a6:	79b2      	ldrb	r2, [r6, #6]
    77a8:	0412      	lsls	r2, r2, #16
    77aa:	432a      	orrs	r2, r5
    77ac:	79f5      	ldrb	r5, [r6, #7]
    77ae:	062d      	lsls	r5, r5, #24
    77b0:	4315      	orrs	r5, r2
    77b2:	46ac      	mov	ip, r5
    77b4:	2500      	movs	r5, #0
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    77b6:	2401      	movs	r4, #1
    77b8:	e00c      	b.n	77d4 <LORAREG_GetAttr_DRangeChBandT1+0x90>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    77ba:	0011      	movs	r1, r2
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    77bc:	7872      	ldrb	r2, [r6, #1]
    77be:	0912      	lsrs	r2, r2, #4
    77c0:	42aa      	cmp	r2, r5
    77c2:	dd02      	ble.n	77ca <LORAREG_GetAttr_DRangeChBandT1+0x86>
    77c4:	423c      	tst	r4, r7
    77c6:	d011      	beq.n	77ec <LORAREG_GetAttr_DRangeChBandT1+0xa8>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    77c8:	0015      	movs	r5, r2
				auxChannelMask = auxChannelMask >> SHIFT1;
    77ca:	087f      	lsrs	r7, r7, #1
			for (i = startingIndex; i < endingIndex; i++)
    77cc:	3301      	adds	r3, #1
    77ce:	b2db      	uxtb	r3, r3
    77d0:	4598      	cmp	r8, r3
    77d2:	d013      	beq.n	77fc <LORAREG_GetAttr_DRangeChBandT1+0xb8>
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    77d4:	005e      	lsls	r6, r3, #1
    77d6:	4466      	add	r6, ip
    77d8:	7872      	ldrb	r2, [r6, #1]
    77da:	0712      	lsls	r2, r2, #28
    77dc:	0f12      	lsrs	r2, r2, #28
    77de:	428a      	cmp	r2, r1
    77e0:	daec      	bge.n	77bc <LORAREG_GetAttr_DRangeChBandT1+0x78>
    77e2:	423c      	tst	r4, r7
    77e4:	d1e9      	bne.n	77ba <LORAREG_GetAttr_DRangeChBandT1+0x76>
    77e6:	2f00      	cmp	r7, #0
    77e8:	d1ef      	bne.n	77ca <LORAREG_GetAttr_DRangeChBandT1+0x86>
    77ea:	e7e6      	b.n	77ba <LORAREG_GetAttr_DRangeChBandT1+0x76>
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    77ec:	2f00      	cmp	r7, #0
    77ee:	d0eb      	beq.n	77c8 <LORAREG_GetAttr_DRangeChBandT1+0x84>
    77f0:	e7eb      	b.n	77ca <LORAREG_GetAttr_DRangeChBandT1+0x86>
			auxMinDataRate = RegParams.cmnParams.paramsType1.maxTxDR;
    77f2:	23a8      	movs	r3, #168	; 0xa8
    77f4:	005b      	lsls	r3, r3, #1
    77f6:	4a1c      	ldr	r2, [pc, #112]	; (7868 <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    77f8:	5cd1      	ldrb	r1, [r2, r3]
			auxMaxDataRate = RegParams.cmnParams.paramsType1.maxTxDR;
    77fa:	000d      	movs	r5, r1
    77fc:	012d      	lsls	r5, r5, #4
    77fe:	230f      	movs	r3, #15
    7800:	4019      	ands	r1, r3
    7802:	430d      	orrs	r5, r1
		memcpy(attrOutput,&chBandDr,sizeof(DataRange_t));
    7804:	9b01      	ldr	r3, [sp, #4]
    7806:	701d      	strb	r5, [r3, #0]
    7808:	e7ac      	b.n	7764 <LORAREG_GetAttr_DRangeChBandT1+0x20>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    780a:	4d17      	ldr	r5, [pc, #92]	; (7868 <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    780c:	792b      	ldrb	r3, [r5, #4]
    780e:	796a      	ldrb	r2, [r5, #5]
    7810:	0212      	lsls	r2, r2, #8
    7812:	431a      	orrs	r2, r3
    7814:	79ab      	ldrb	r3, [r5, #6]
    7816:	041b      	lsls	r3, r3, #16
    7818:	431a      	orrs	r2, r3
    781a:	79eb      	ldrb	r3, [r5, #7]
    781c:	061b      	lsls	r3, r3, #24
    781e:	4313      	orrs	r3, r2
    7820:	001a      	movs	r2, r3
    7822:	3380      	adds	r3, #128	; 0x80
    7824:	001c      	movs	r4, r3
    7826:	2500      	movs	r5, #0
    7828:	e002      	b.n	7830 <LORAREG_GetAttr_DRangeChBandT1+0xec>
    782a:	3202      	adds	r2, #2
			for (i = 0; i < 64; i++)
    782c:	42a2      	cmp	r2, r4
    782e:	d00c      	beq.n	784a <LORAREG_GetAttr_DRangeChBandT1+0x106>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    7830:	0016      	movs	r6, r2
    7832:	7853      	ldrb	r3, [r2, #1]
    7834:	071b      	lsls	r3, r3, #28
    7836:	0f1b      	lsrs	r3, r3, #28
    7838:	428b      	cmp	r3, r1
    783a:	da00      	bge.n	783e <LORAREG_GetAttr_DRangeChBandT1+0xfa>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    783c:	0019      	movs	r1, r3
				if (RegParams.pChParams[i].dataRange.max > auxMaxDataRate)
    783e:	7873      	ldrb	r3, [r6, #1]
    7840:	091b      	lsrs	r3, r3, #4
    7842:	42ab      	cmp	r3, r5
    7844:	ddf1      	ble.n	782a <LORAREG_GetAttr_DRangeChBandT1+0xe6>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    7846:	001d      	movs	r5, r3
    7848:	e7ef      	b.n	782a <LORAREG_GetAttr_DRangeChBandT1+0xe6>
			if (channelMask != 0)    // if there is at least one channel enabled with DR4
    784a:	2f00      	cmp	r7, #0
    784c:	d0d6      	beq.n	77fc <LORAREG_GetAttr_DRangeChBandT1+0xb8>
				auxMaxDataRate = RegParams.cmnParams.paramsType1.maxTxDR;
    784e:	23a8      	movs	r3, #168	; 0xa8
    7850:	005b      	lsls	r3, r3, #1
    7852:	4a05      	ldr	r2, [pc, #20]	; (7868 <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    7854:	5cd5      	ldrb	r5, [r2, r3]
    7856:	e7d1      	b.n	77fc <LORAREG_GetAttr_DRangeChBandT1+0xb8>
	uint8_t auxMinDataRate = DR7, auxMaxDataRate = DR0, i;
    7858:	2500      	movs	r5, #0
    785a:	e7cf      	b.n	77fc <LORAREG_GetAttr_DRangeChBandT1+0xb8>
    785c:	2500      	movs	r5, #0
    785e:	e7cd      	b.n	77fc <LORAREG_GetAttr_DRangeChBandT1+0xb8>
    7860:	00015c7d 	.word	0x00015c7d
    7864:	00006dad 	.word	0x00006dad
    7868:	20001b4c 	.word	0x20001b4c
    786c:	0001d938 	.word	0x0001d938

00007870 <LORAREG_GetAttr_DefRx2Freq>:
{
    7870:	b510      	push	{r4, lr}
    7872:	0010      	movs	r0, r2
	memcpy(attrOutput,&RegParams.DefRx2Freq,sizeof(uint32_t));
    7874:	2204      	movs	r2, #4
    7876:	4902      	ldr	r1, [pc, #8]	; (7880 <LORAREG_GetAttr_DefRx2Freq+0x10>)
    7878:	4b02      	ldr	r3, [pc, #8]	; (7884 <LORAREG_GetAttr_DefRx2Freq+0x14>)
    787a:	4798      	blx	r3
}
    787c:	2008      	movs	r0, #8
    787e:	bd10      	pop	{r4, pc}
    7880:	20001b68 	.word	0x20001b68
    7884:	00015c7d 	.word	0x00015c7d

00007888 <LORAREG_GetAttr_DlFrequency>:
{
    7888:	b510      	push	{r4, lr}
    788a:	0013      	movs	r3, r2
	channelId = *(uint8_t *)attrInput;
    788c:	780a      	ldrb	r2, [r1, #0]
	if (channelId > RegParams.maxChannels)
    788e:	212a      	movs	r1, #42	; 0x2a
    7890:	480d      	ldr	r0, [pc, #52]	; (78c8 <LORAREG_GetAttr_DlFrequency+0x40>)
    7892:	5641      	ldrsb	r1, [r0, r1]
		result = LORAWAN_INVALID_PARAMETER;
    7894:	200a      	movs	r0, #10
	if (channelId > RegParams.maxChannels)
    7896:	428a      	cmp	r2, r1
    7898:	dd00      	ble.n	789c <LORAREG_GetAttr_DlFrequency+0x14>
}
    789a:	bd10      	pop	{r4, pc}
		memcpy(attrOutput,&(RegParams.pOtherChParams[channelId].rx1Frequency),sizeof(uint32_t));
    789c:	4c0a      	ldr	r4, [pc, #40]	; (78c8 <LORAREG_GetAttr_DlFrequency+0x40>)
    789e:	7a21      	ldrb	r1, [r4, #8]
    78a0:	7a60      	ldrb	r0, [r4, #9]
    78a2:	0200      	lsls	r0, r0, #8
    78a4:	4308      	orrs	r0, r1
    78a6:	7aa1      	ldrb	r1, [r4, #10]
    78a8:	0409      	lsls	r1, r1, #16
    78aa:	4308      	orrs	r0, r1
    78ac:	7ae1      	ldrb	r1, [r4, #11]
    78ae:	0609      	lsls	r1, r1, #24
    78b0:	4301      	orrs	r1, r0
    78b2:	0050      	lsls	r0, r2, #1
    78b4:	1882      	adds	r2, r0, r2
    78b6:	0092      	lsls	r2, r2, #2
    78b8:	1889      	adds	r1, r1, r2
    78ba:	3104      	adds	r1, #4
    78bc:	2204      	movs	r2, #4
    78be:	0018      	movs	r0, r3
    78c0:	4b02      	ldr	r3, [pc, #8]	; (78cc <LORAREG_GetAttr_DlFrequency+0x44>)
    78c2:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    78c4:	2008      	movs	r0, #8
    78c6:	e7e8      	b.n	789a <LORAREG_GetAttr_DlFrequency+0x12>
    78c8:	20001b4c 	.word	0x20001b4c
    78cc:	00015c7d 	.word	0x00015c7d

000078d0 <LORAREG_GetAttr_DutyCycleTimer>:
{
    78d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    78d2:	46d6      	mov	lr, sl
    78d4:	464f      	mov	r7, r9
    78d6:	4646      	mov	r6, r8
    78d8:	b5c0      	push	{r6, r7, lr}
    78da:	b084      	sub	sp, #16
    78dc:	9200      	str	r2, [sp, #0]
    currentDataRate = *(uint8_t *)attrInput;
    78de:	780b      	ldrb	r3, [r1, #0]
    78e0:	469c      	mov	ip, r3
    for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    78e2:	232a      	movs	r3, #42	; 0x2a
    78e4:	4a5b      	ldr	r2, [pc, #364]	; (7a54 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    78e6:	56d6      	ldrsb	r6, [r2, r3]
    78e8:	2e00      	cmp	r6, #0
    78ea:	dd66      	ble.n	79ba <LORAREG_GetAttr_DutyCycleTimer+0xea>
	    if ( (RegParams.pChParams[i].status == ENABLED) )
    78ec:	0013      	movs	r3, r2
    78ee:	7910      	ldrb	r0, [r2, #4]
    78f0:	7952      	ldrb	r2, [r2, #5]
    78f2:	0212      	lsls	r2, r2, #8
    78f4:	4302      	orrs	r2, r0
    78f6:	7998      	ldrb	r0, [r3, #6]
    78f8:	0400      	lsls	r0, r0, #16
    78fa:	4302      	orrs	r2, r0
    78fc:	79d8      	ldrb	r0, [r3, #7]
    78fe:	0600      	lsls	r0, r0, #24
    7900:	4310      	orrs	r0, r2
		    if((RegParams.pSubBandParams[bandId].subBandTimeout != 0) && 
    7902:	7b1f      	ldrb	r7, [r3, #12]
    7904:	7b5a      	ldrb	r2, [r3, #13]
    7906:	0212      	lsls	r2, r2, #8
    7908:	433a      	orrs	r2, r7
    790a:	7b9f      	ldrb	r7, [r3, #14]
    790c:	043f      	lsls	r7, r7, #16
    790e:	433a      	orrs	r2, r7
    7910:	7bdf      	ldrb	r7, [r3, #15]
    7912:	063f      	lsls	r7, r7, #24
    7914:	4317      	orrs	r7, r2
    7916:	2500      	movs	r5, #0
    7918:	2300      	movs	r3, #0
    791a:	2201      	movs	r2, #1
    791c:	4252      	negs	r2, r2
    791e:	4691      	mov	r9, r2
		    bandId = RegParams.cmnParams.paramsType2.othChParams[i].subBandId;
    7920:	4a4c      	ldr	r2, [pc, #304]	; (7a54 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    7922:	4690      	mov	r8, r2
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    7924:	4662      	mov	r2, ip
    7926:	9201      	str	r2, [sp, #4]
    7928:	e004      	b.n	7934 <LORAREG_GetAttr_DutyCycleTimer+0x64>
    for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    792a:	3301      	adds	r3, #1
    792c:	b2db      	uxtb	r3, r3
    792e:	001d      	movs	r5, r3
    7930:	42b3      	cmp	r3, r6
    7932:	da27      	bge.n	7984 <LORAREG_GetAttr_DutyCycleTimer+0xb4>
	    if ( (RegParams.pChParams[i].status == ENABLED) )
    7934:	0059      	lsls	r1, r3, #1
    7936:	1841      	adds	r1, r0, r1
    7938:	780a      	ldrb	r2, [r1, #0]
    793a:	2a00      	cmp	r2, #0
    793c:	d0f5      	beq.n	792a <LORAREG_GetAttr_DutyCycleTimer+0x5a>
		    bandId = RegParams.cmnParams.paramsType2.othChParams[i].subBandId;
    793e:	006a      	lsls	r2, r5, #1
    7940:	1952      	adds	r2, r2, r5
    7942:	0092      	lsls	r2, r2, #2
    7944:	4442      	add	r2, r8
    7946:	32ab      	adds	r2, #171	; 0xab
		    if((RegParams.pSubBandParams[bandId].subBandTimeout != 0) && 
    7948:	7815      	ldrb	r5, [r2, #0]
    794a:	006a      	lsls	r2, r5, #1
    794c:	1952      	adds	r2, r2, r5
    794e:	0092      	lsls	r2, r2, #2
    7950:	18ba      	adds	r2, r7, r2
    7952:	7a15      	ldrb	r5, [r2, #8]
    7954:	7a54      	ldrb	r4, [r2, #9]
    7956:	0224      	lsls	r4, r4, #8
    7958:	4325      	orrs	r5, r4
    795a:	7a94      	ldrb	r4, [r2, #10]
    795c:	0424      	lsls	r4, r4, #16
    795e:	4325      	orrs	r5, r4
    7960:	7ad2      	ldrb	r2, [r2, #11]
    7962:	0612      	lsls	r2, r2, #24
    7964:	432a      	orrs	r2, r5
    7966:	d0e0      	beq.n	792a <LORAREG_GetAttr_DutyCycleTimer+0x5a>
    7968:	454a      	cmp	r2, r9
    796a:	d8de      	bhi.n	792a <LORAREG_GetAttr_DutyCycleTimer+0x5a>
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    796c:	784d      	ldrb	r5, [r1, #1]
    796e:	072d      	lsls	r5, r5, #28
    7970:	0f2d      	lsrs	r5, r5, #28
			   (RegParams.pSubBandParams[bandId].subBandTimeout <= minimSubBandTimer) && 
    7972:	45ac      	cmp	ip, r5
    7974:	dbd9      	blt.n	792a <LORAREG_GetAttr_DutyCycleTimer+0x5a>
			   (currentDataRate <= RegParams.pChParams[i].dataRange.max) )
    7976:	7849      	ldrb	r1, [r1, #1]
    7978:	0909      	lsrs	r1, r1, #4
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    797a:	9c01      	ldr	r4, [sp, #4]
    797c:	428c      	cmp	r4, r1
    797e:	dcd4      	bgt.n	792a <LORAREG_GetAttr_DutyCycleTimer+0x5a>
			    minimSubBandTimer = RegParams.pSubBandParams[bandId].subBandTimeout;
    7980:	4691      	mov	r9, r2
    7982:	e7d2      	b.n	792a <LORAREG_GetAttr_DutyCycleTimer+0x5a>
    if((UINT32_MAX != minimSubBandTimer) && (minimSubBandTimer >= RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout))
    7984:	464b      	mov	r3, r9
    7986:	3301      	adds	r3, #1
    7988:	d017      	beq.n	79ba <LORAREG_GetAttr_DutyCycleTimer+0xea>
    798a:	4932      	ldr	r1, [pc, #200]	; (7a54 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    798c:	23ba      	movs	r3, #186	; 0xba
    798e:	33ff      	adds	r3, #255	; 0xff
    7990:	5ccb      	ldrb	r3, [r1, r3]
    7992:	22dd      	movs	r2, #221	; 0xdd
    7994:	0052      	lsls	r2, r2, #1
    7996:	5c8a      	ldrb	r2, [r1, r2]
    7998:	0212      	lsls	r2, r2, #8
    799a:	431a      	orrs	r2, r3
    799c:	23bc      	movs	r3, #188	; 0xbc
    799e:	33ff      	adds	r3, #255	; 0xff
    79a0:	5ccb      	ldrb	r3, [r1, r3]
    79a2:	041b      	lsls	r3, r3, #16
    79a4:	431a      	orrs	r2, r3
    79a6:	23de      	movs	r3, #222	; 0xde
    79a8:	005b      	lsls	r3, r3, #1
    79aa:	5ccb      	ldrb	r3, [r1, r3]
    79ac:	061b      	lsls	r3, r3, #24
    79ae:	4313      	orrs	r3, r2
    79b0:	4599      	cmp	r9, r3
    79b2:	d302      	bcc.n	79ba <LORAREG_GetAttr_DutyCycleTimer+0xea>
	    minDutyCycleTimer = minimSubBandTimer;
    79b4:	464b      	mov	r3, r9
    79b6:	9303      	str	r3, [sp, #12]
    79b8:	e013      	b.n	79e2 <LORAREG_GetAttr_DutyCycleTimer+0x112>
	    minDutyCycleTimer = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout;
    79ba:	4926      	ldr	r1, [pc, #152]	; (7a54 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    79bc:	23ba      	movs	r3, #186	; 0xba
    79be:	33ff      	adds	r3, #255	; 0xff
    79c0:	5ccb      	ldrb	r3, [r1, r3]
    79c2:	22dd      	movs	r2, #221	; 0xdd
    79c4:	0052      	lsls	r2, r2, #1
    79c6:	5c8a      	ldrb	r2, [r1, r2]
    79c8:	0212      	lsls	r2, r2, #8
    79ca:	431a      	orrs	r2, r3
    79cc:	23bc      	movs	r3, #188	; 0xbc
    79ce:	33ff      	adds	r3, #255	; 0xff
    79d0:	5ccb      	ldrb	r3, [r1, r3]
    79d2:	041b      	lsls	r3, r3, #16
    79d4:	431a      	orrs	r2, r3
    79d6:	23de      	movs	r3, #222	; 0xde
    79d8:	005b      	lsls	r3, r3, #1
    79da:	5ccb      	ldrb	r3, [r1, r3]
    79dc:	061b      	lsls	r3, r3, #24
    79de:	4313      	orrs	r3, r2
    79e0:	9303      	str	r3, [sp, #12]
    ticks = SwTimerReadValue (RegParams.pDutyCycleTimer->timerId);
    79e2:	491c      	ldr	r1, [pc, #112]	; (7a54 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    79e4:	7c0b      	ldrb	r3, [r1, #16]
    79e6:	7c4a      	ldrb	r2, [r1, #17]
    79e8:	0212      	lsls	r2, r2, #8
    79ea:	431a      	orrs	r2, r3
    79ec:	7c8b      	ldrb	r3, [r1, #18]
    79ee:	041b      	lsls	r3, r3, #16
    79f0:	431a      	orrs	r2, r3
    79f2:	7ccb      	ldrb	r3, [r1, #19]
    79f4:	061b      	lsls	r3, r3, #24
    79f6:	4313      	orrs	r3, r2
    79f8:	7918      	ldrb	r0, [r3, #4]
    79fa:	4b17      	ldr	r3, [pc, #92]	; (7a58 <LORAREG_GetAttr_DutyCycleTimer+0x188>)
    79fc:	4798      	blx	r3
	if( minDutyCycleTimer != 0)
    79fe:	9e03      	ldr	r6, [sp, #12]
    7a00:	2e00      	cmp	r6, #0
    7a02:	d01b      	beq.n	7a3c <LORAREG_GetAttr_DutyCycleTimer+0x16c>
    delta = RegParams.pDutyCycleTimer->lastTimerValue - US_TO_MS(ticks);
    7a04:	4913      	ldr	r1, [pc, #76]	; (7a54 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    7a06:	7c0b      	ldrb	r3, [r1, #16]
    7a08:	7c4a      	ldrb	r2, [r1, #17]
    7a0a:	0212      	lsls	r2, r2, #8
    7a0c:	431a      	orrs	r2, r3
    7a0e:	7c8b      	ldrb	r3, [r1, #18]
    7a10:	041b      	lsls	r3, r3, #16
    7a12:	431a      	orrs	r2, r3
    7a14:	7ccb      	ldrb	r3, [r1, #19]
    7a16:	061b      	lsls	r3, r3, #24
    7a18:	4313      	orrs	r3, r2
    7a1a:	781d      	ldrb	r5, [r3, #0]
    7a1c:	785a      	ldrb	r2, [r3, #1]
    7a1e:	0212      	lsls	r2, r2, #8
    7a20:	432a      	orrs	r2, r5
    7a22:	789d      	ldrb	r5, [r3, #2]
    7a24:	042d      	lsls	r5, r5, #16
    7a26:	432a      	orrs	r2, r5
    7a28:	78dd      	ldrb	r5, [r3, #3]
    7a2a:	062d      	lsls	r5, r5, #24
    7a2c:	4315      	orrs	r5, r2
    7a2e:	21fa      	movs	r1, #250	; 0xfa
    7a30:	0089      	lsls	r1, r1, #2
    7a32:	4b0a      	ldr	r3, [pc, #40]	; (7a5c <LORAREG_GetAttr_DutyCycleTimer+0x18c>)
    7a34:	4798      	blx	r3
    7a36:	1a2d      	subs	r5, r5, r0
		minDutyCycleTimer = minDutyCycleTimer - delta; //Logically delta will not be greater than minDcTimer
    7a38:	1b75      	subs	r5, r6, r5
    7a3a:	9503      	str	r5, [sp, #12]
    memcpy(attrOutput,&minDutyCycleTimer,sizeof(uint32_t));
    7a3c:	2204      	movs	r2, #4
    7a3e:	a903      	add	r1, sp, #12
    7a40:	9800      	ldr	r0, [sp, #0]
    7a42:	4b07      	ldr	r3, [pc, #28]	; (7a60 <LORAREG_GetAttr_DutyCycleTimer+0x190>)
    7a44:	4798      	blx	r3
}
    7a46:	2008      	movs	r0, #8
    7a48:	b004      	add	sp, #16
    7a4a:	bc1c      	pop	{r2, r3, r4}
    7a4c:	4690      	mov	r8, r2
    7a4e:	4699      	mov	r9, r3
    7a50:	46a2      	mov	sl, r4
    7a52:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7a54:	20001b4c 	.word	0x20001b4c
    7a58:	0000be59 	.word	0x0000be59
    7a5c:	00012a95 	.word	0x00012a95
    7a60:	00015c7d 	.word	0x00015c7d

00007a64 <LORAREG_GetAttr_Rx1WindowparamsType2>:
{
    7a64:	b500      	push	{lr}
    7a66:	b083      	sub	sp, #12
    7a68:	0010      	movs	r0, r2
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    7a6a:	784a      	ldrb	r2, [r1, #1]
    7a6c:	788b      	ldrb	r3, [r1, #2]
    if (rx1WindowParamReq->currDr >= rx1WindowParamReq->drOffset)
    7a6e:	429a      	cmp	r2, r3
    7a70:	d925      	bls.n	7abe <LORAREG_GetAttr_Rx1WindowparamsType2+0x5a>
        rx1WindowParams->rx1Dr = DR0;
    7a72:	2300      	movs	r3, #0
    7a74:	466a      	mov	r2, sp
    7a76:	7113      	strb	r3, [r2, #4]
	rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;			
    7a78:	4913      	ldr	r1, [pc, #76]	; (7ac8 <LORAREG_GetAttr_Rx1WindowparamsType2+0x64>)
    7a7a:	7a0b      	ldrb	r3, [r1, #8]
    7a7c:	7a4a      	ldrb	r2, [r1, #9]
    7a7e:	0212      	lsls	r2, r2, #8
    7a80:	4313      	orrs	r3, r2
    7a82:	7a8a      	ldrb	r2, [r1, #10]
    7a84:	0412      	lsls	r2, r2, #16
    7a86:	431a      	orrs	r2, r3
    7a88:	7acb      	ldrb	r3, [r1, #11]
    7a8a:	061b      	lsls	r3, r3, #24
    7a8c:	431a      	orrs	r2, r3
    7a8e:	232f      	movs	r3, #47	; 0x2f
    7a90:	5cc9      	ldrb	r1, [r1, r3]
    7a92:	004b      	lsls	r3, r1, #1
    7a94:	185b      	adds	r3, r3, r1
    7a96:	009b      	lsls	r3, r3, #2
    7a98:	189b      	adds	r3, r3, r2
    7a9a:	7919      	ldrb	r1, [r3, #4]
    7a9c:	795a      	ldrb	r2, [r3, #5]
    7a9e:	0212      	lsls	r2, r2, #8
    7aa0:	4311      	orrs	r1, r2
    7aa2:	799a      	ldrb	r2, [r3, #6]
    7aa4:	0412      	lsls	r2, r2, #16
    7aa6:	430a      	orrs	r2, r1
    7aa8:	79db      	ldrb	r3, [r3, #7]
    7aaa:	061b      	lsls	r3, r3, #24
    7aac:	4313      	orrs	r3, r2
    7aae:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    7ab0:	2208      	movs	r2, #8
    7ab2:	4669      	mov	r1, sp
    7ab4:	4b05      	ldr	r3, [pc, #20]	; (7acc <LORAREG_GetAttr_Rx1WindowparamsType2+0x68>)
    7ab6:	4798      	blx	r3
}
    7ab8:	2008      	movs	r0, #8
    7aba:	b003      	add	sp, #12
    7abc:	bd00      	pop	{pc}
        rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - rx1WindowParamReq->drOffset;
    7abe:	1a9b      	subs	r3, r3, r2
    7ac0:	466a      	mov	r2, sp
    7ac2:	7113      	strb	r3, [r2, #4]
    7ac4:	e7d8      	b.n	7a78 <LORAREG_GetAttr_Rx1WindowparamsType2+0x14>
    7ac6:	46c0      	nop			; (mov r8, r8)
    7ac8:	20001b4c 	.word	0x20001b4c
    7acc:	00015c7d 	.word	0x00015c7d

00007ad0 <LORAREG_GetAttr_DRangeChBandT2>:
{
    7ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
    7ad2:	46c6      	mov	lr, r8
    7ad4:	b500      	push	{lr}
    7ad6:	b082      	sub	sp, #8
    7ad8:	4690      	mov	r8, r2
	memcpy(&bandDrReq,(BandDrReq_t *)attrInput,sizeof(BandDrReq_t));
    7ada:	ad01      	add	r5, sp, #4
    7adc:	2204      	movs	r2, #4
    7ade:	0028      	movs	r0, r5
    7ae0:	4b38      	ldr	r3, [pc, #224]	; (7bc4 <LORAREG_GetAttr_DRangeChBandT2+0xf4>)
    7ae2:	4798      	blx	r3
	switch (chMaskCntl)
    7ae4:	782b      	ldrb	r3, [r5, #0]
    7ae6:	2b00      	cmp	r3, #0
    7ae8:	d017      	beq.n	7b1a <LORAREG_GetAttr_DRangeChBandT2+0x4a>
    7aea:	2b06      	cmp	r3, #6
    7aec:	d159      	bne.n	7ba2 <LORAREG_GetAttr_DRangeChBandT2+0xd2>
			for (i = 0; i < RegParams.maxChannels; i++)
    7aee:	3324      	adds	r3, #36	; 0x24
    7af0:	4a35      	ldr	r2, [pc, #212]	; (7bc8 <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    7af2:	56d7      	ldrsb	r7, [r2, r3]
    7af4:	2000      	movs	r0, #0
    7af6:	2507      	movs	r5, #7
    7af8:	2f00      	cmp	r7, #0
    7afa:	dd54      	ble.n	7ba6 <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    7afc:	4a32      	ldr	r2, [pc, #200]	; (7bc8 <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    7afe:	7916      	ldrb	r6, [r2, #4]
    7b00:	7953      	ldrb	r3, [r2, #5]
    7b02:	021b      	lsls	r3, r3, #8
    7b04:	4333      	orrs	r3, r6
    7b06:	7996      	ldrb	r6, [r2, #6]
    7b08:	0436      	lsls	r6, r6, #16
    7b0a:	4333      	orrs	r3, r6
    7b0c:	79d6      	ldrb	r6, [r2, #7]
    7b0e:	0636      	lsls	r6, r6, #24
    7b10:	431e      	orrs	r6, r3
    7b12:	2000      	movs	r0, #0
    7b14:	2507      	movs	r5, #7
    7b16:	2200      	movs	r2, #0
    7b18:	e035      	b.n	7b86 <LORAREG_GetAttr_DRangeChBandT2+0xb6>
			for (i = 0; i < RegParams.maxChannels; i++)
    7b1a:	232a      	movs	r3, #42	; 0x2a
    7b1c:	4a2a      	ldr	r2, [pc, #168]	; (7bc8 <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    7b1e:	56d3      	ldrsb	r3, [r2, r3]
    7b20:	469c      	mov	ip, r3
    7b22:	2b00      	cmp	r3, #0
    7b24:	dd4a      	ble.n	7bbc <LORAREG_GetAttr_DRangeChBandT2+0xec>
		chBandDr = getChBandDrT2(bandDrReq.chnlMaskCntl,bandDrReq.chnlMask);
    7b26:	ab01      	add	r3, sp, #4
    7b28:	885e      	ldrh	r6, [r3, #2]
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    7b2a:	7917      	ldrb	r7, [r2, #4]
    7b2c:	7953      	ldrb	r3, [r2, #5]
    7b2e:	021b      	lsls	r3, r3, #8
    7b30:	433b      	orrs	r3, r7
    7b32:	7997      	ldrb	r7, [r2, #6]
    7b34:	043f      	lsls	r7, r7, #16
    7b36:	433b      	orrs	r3, r7
    7b38:	79d7      	ldrb	r7, [r2, #7]
    7b3a:	063f      	lsls	r7, r7, #24
    7b3c:	431f      	orrs	r7, r3
    7b3e:	2000      	movs	r0, #0
    7b40:	2507      	movs	r5, #7
    7b42:	2200      	movs	r2, #0
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    7b44:	2401      	movs	r4, #1
    7b46:	e00b      	b.n	7b60 <LORAREG_GetAttr_DRangeChBandT2+0x90>
    7b48:	784b      	ldrb	r3, [r1, #1]
    7b4a:	091b      	lsrs	r3, r3, #4
    7b4c:	4283      	cmp	r3, r0
    7b4e:	dd02      	ble.n	7b56 <LORAREG_GetAttr_DRangeChBandT2+0x86>
    7b50:	4234      	tst	r4, r6
    7b52:	d000      	beq.n	7b56 <LORAREG_GetAttr_DRangeChBandT2+0x86>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    7b54:	0018      	movs	r0, r3
				auxChannelMask = auxChannelMask >> SHIFT1;
    7b56:	0876      	lsrs	r6, r6, #1
			for (i = 0; i < RegParams.maxChannels; i++)
    7b58:	3201      	adds	r2, #1
    7b5a:	b2d2      	uxtb	r2, r2
    7b5c:	4562      	cmp	r2, ip
    7b5e:	da22      	bge.n	7ba6 <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    7b60:	0051      	lsls	r1, r2, #1
    7b62:	1879      	adds	r1, r7, r1
    7b64:	784b      	ldrb	r3, [r1, #1]
    7b66:	071b      	lsls	r3, r3, #28
    7b68:	0f1b      	lsrs	r3, r3, #28
    7b6a:	42ab      	cmp	r3, r5
    7b6c:	daec      	bge.n	7b48 <LORAREG_GetAttr_DRangeChBandT2+0x78>
    7b6e:	4234      	tst	r4, r6
    7b70:	d0f1      	beq.n	7b56 <LORAREG_GetAttr_DRangeChBandT2+0x86>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    7b72:	001d      	movs	r5, r3
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    7b74:	784b      	ldrb	r3, [r1, #1]
    7b76:	091b      	lsrs	r3, r3, #4
    7b78:	4298      	cmp	r0, r3
    7b7a:	dbeb      	blt.n	7b54 <LORAREG_GetAttr_DRangeChBandT2+0x84>
    7b7c:	e7eb      	b.n	7b56 <LORAREG_GetAttr_DRangeChBandT2+0x86>
			for (i = 0; i < RegParams.maxChannels; i++)
    7b7e:	3201      	adds	r2, #1
    7b80:	b2d2      	uxtb	r2, r2
    7b82:	42ba      	cmp	r2, r7
    7b84:	da0f      	bge.n	7ba6 <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    7b86:	0051      	lsls	r1, r2, #1
    7b88:	1871      	adds	r1, r6, r1
    7b8a:	784b      	ldrb	r3, [r1, #1]
    7b8c:	071b      	lsls	r3, r3, #28
    7b8e:	0f1b      	lsrs	r3, r3, #28
    7b90:	42ab      	cmp	r3, r5
    7b92:	da00      	bge.n	7b96 <LORAREG_GetAttr_DRangeChBandT2+0xc6>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    7b94:	001d      	movs	r5, r3
				if (RegParams.pChParams[i].dataRange.max > auxMaxDataRate)
    7b96:	784b      	ldrb	r3, [r1, #1]
    7b98:	091b      	lsrs	r3, r3, #4
    7b9a:	4283      	cmp	r3, r0
    7b9c:	ddef      	ble.n	7b7e <LORAREG_GetAttr_DRangeChBandT2+0xae>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    7b9e:	0018      	movs	r0, r3
    7ba0:	e7ed      	b.n	7b7e <LORAREG_GetAttr_DRangeChBandT2+0xae>
			auxMaxDataRate = 0xFF;
    7ba2:	20ff      	movs	r0, #255	; 0xff
			auxMinDataRate = 0xFF;
    7ba4:	25ff      	movs	r5, #255	; 0xff
    7ba6:	0100      	lsls	r0, r0, #4
    7ba8:	230f      	movs	r3, #15
    7baa:	401d      	ands	r5, r3
    7bac:	4328      	orrs	r0, r5
		memcpy(attrOutput,&chBandDr,sizeof(DataRange_t));
    7bae:	4643      	mov	r3, r8
    7bb0:	7018      	strb	r0, [r3, #0]
}
    7bb2:	2008      	movs	r0, #8
    7bb4:	b002      	add	sp, #8
    7bb6:	bc04      	pop	{r2}
    7bb8:	4690      	mov	r8, r2
    7bba:	bdf0      	pop	{r4, r5, r6, r7, pc}
			for (i = 0; i < RegParams.maxChannels; i++)
    7bbc:	2000      	movs	r0, #0
    7bbe:	2507      	movs	r5, #7
    7bc0:	e7f1      	b.n	7ba6 <LORAREG_GetAttr_DRangeChBandT2+0xd6>
    7bc2:	46c0      	nop			; (mov r8, r8)
    7bc4:	00015c7d 	.word	0x00015c7d
    7bc8:	20001b4c 	.word	0x20001b4c

00007bcc <LORAREG_GetAttr_FreqT2>:
{
    7bcc:	b510      	push	{r4, lr}
    7bce:	0014      	movs	r4, r2
	channelId = *(uint8_t *)attrInput;
    7bd0:	780b      	ldrb	r3, [r1, #0]
	if(channelId > RegParams.maxChannels)
    7bd2:	222a      	movs	r2, #42	; 0x2a
    7bd4:	490d      	ldr	r1, [pc, #52]	; (7c0c <LORAREG_GetAttr_FreqT2+0x40>)
    7bd6:	568a      	ldrsb	r2, [r1, r2]
		return LORAWAN_INVALID_PARAMETER;
    7bd8:	200a      	movs	r0, #10
	if(channelId > RegParams.maxChannels)
    7bda:	4293      	cmp	r3, r2
    7bdc:	dd00      	ble.n	7be0 <LORAREG_GetAttr_FreqT2+0x14>
}
    7bde:	bd10      	pop	{r4, pc}
		memcpy(attrOutput,(&RegParams.pOtherChParams[channelId].ulfrequency),sizeof(uint32_t));
    7be0:	0008      	movs	r0, r1
    7be2:	7a09      	ldrb	r1, [r1, #8]
    7be4:	7a42      	ldrb	r2, [r0, #9]
    7be6:	0212      	lsls	r2, r2, #8
    7be8:	430a      	orrs	r2, r1
    7bea:	7a81      	ldrb	r1, [r0, #10]
    7bec:	0409      	lsls	r1, r1, #16
    7bee:	430a      	orrs	r2, r1
    7bf0:	7ac1      	ldrb	r1, [r0, #11]
    7bf2:	0609      	lsls	r1, r1, #24
    7bf4:	4311      	orrs	r1, r2
    7bf6:	005a      	lsls	r2, r3, #1
    7bf8:	18d3      	adds	r3, r2, r3
    7bfa:	009b      	lsls	r3, r3, #2
    7bfc:	18c9      	adds	r1, r1, r3
    7bfe:	2204      	movs	r2, #4
    7c00:	0020      	movs	r0, r4
    7c02:	4b03      	ldr	r3, [pc, #12]	; (7c10 <LORAREG_GetAttr_FreqT2+0x44>)
    7c04:	4798      	blx	r3
	return result;
    7c06:	2008      	movs	r0, #8
    7c08:	e7e9      	b.n	7bde <LORAREG_GetAttr_FreqT2+0x12>
    7c0a:	46c0      	nop			; (mov r8, r8)
    7c0c:	20001b4c 	.word	0x20001b4c
    7c10:	00015c7d 	.word	0x00015c7d

00007c14 <LORAREG_GetAttr_Rx1WindowparamsType4>:
{
    7c14:	b510      	push	{r4, lr}
    7c16:	b082      	sub	sp, #8
    7c18:	0010      	movs	r0, r2
	if((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923)) != 0) &&  rx1WindowParamReq->joining)
    7c1a:	232e      	movs	r3, #46	; 0x2e
    7c1c:	4a37      	ldr	r2, [pc, #220]	; (7cfc <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    7c1e:	5cd2      	ldrb	r2, [r2, r3]
    7c20:	4b37      	ldr	r3, [pc, #220]	; (7d00 <LORAREG_GetAttr_Rx1WindowparamsType4+0xec>)
    7c22:	4113      	asrs	r3, r2
    7c24:	07db      	lsls	r3, r3, #31
    7c26:	d502      	bpl.n	7c2e <LORAREG_GetAttr_Rx1WindowparamsType4+0x1a>
    7c28:	780b      	ldrb	r3, [r1, #0]
    7c2a:	2b00      	cmp	r3, #0
    7c2c:	d116      	bne.n	7c5c <LORAREG_GetAttr_Rx1WindowparamsType4+0x48>
	if(RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1)
    7c2e:	23e1      	movs	r3, #225	; 0xe1
    7c30:	005b      	lsls	r3, r3, #1
    7c32:	4a32      	ldr	r2, [pc, #200]	; (7cfc <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    7c34:	5cd4      	ldrb	r4, [r2, r3]
		minDR = DR2;
    7c36:	3bc1      	subs	r3, #193	; 0xc1
    7c38:	3bff      	subs	r3, #255	; 0xff
    7c3a:	401c      	ands	r4, r3
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    7c3c:	784b      	ldrb	r3, [r1, #1]
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    7c3e:	2b05      	cmp	r3, #5
    7c40:	d92c      	bls.n	7c9c <LORAREG_GetAttr_Rx1WindowparamsType4+0x88>
    7c42:	2205      	movs	r2, #5
    7c44:	1ad3      	subs	r3, r2, r3
    7c46:	b25b      	sxtb	r3, r3
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    7c48:	788a      	ldrb	r2, [r1, #2]
	if (rx1WindowParamReq->currDr >= effectiveDROffset)
    7c4a:	429a      	cmp	r2, r3
    7c4c:	db31      	blt.n	7cb2 <LORAREG_GetAttr_Rx1WindowparamsType4+0x9e>
		rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    7c4e:	1ad3      	subs	r3, r2, r3
    7c50:	b2db      	uxtb	r3, r3
		if(rx1WindowParams->rx1Dr < minDR)
    7c52:	42a3      	cmp	r3, r4
    7c54:	d224      	bcs.n	7ca0 <LORAREG_GetAttr_Rx1WindowparamsType4+0x8c>
			rx1WindowParams->rx1Dr = minDR;
    7c56:	466b      	mov	r3, sp
    7c58:	711c      	strb	r4, [r3, #4]
    7c5a:	e02c      	b.n	7cb6 <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
		rx1WindowParams->rx1Dr = DR2;
    7c5c:	2302      	movs	r3, #2
    7c5e:	466a      	mov	r2, sp
    7c60:	7113      	strb	r3, [r2, #4]
		rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;
    7c62:	4926      	ldr	r1, [pc, #152]	; (7cfc <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    7c64:	7a0b      	ldrb	r3, [r1, #8]
    7c66:	7a4a      	ldrb	r2, [r1, #9]
    7c68:	0212      	lsls	r2, r2, #8
    7c6a:	4313      	orrs	r3, r2
    7c6c:	7a8a      	ldrb	r2, [r1, #10]
    7c6e:	0412      	lsls	r2, r2, #16
    7c70:	431a      	orrs	r2, r3
    7c72:	7acb      	ldrb	r3, [r1, #11]
    7c74:	061b      	lsls	r3, r3, #24
    7c76:	431a      	orrs	r2, r3
    7c78:	232f      	movs	r3, #47	; 0x2f
    7c7a:	5cc9      	ldrb	r1, [r1, r3]
    7c7c:	004b      	lsls	r3, r1, #1
    7c7e:	185b      	adds	r3, r3, r1
    7c80:	009b      	lsls	r3, r3, #2
    7c82:	189b      	adds	r3, r3, r2
    7c84:	7919      	ldrb	r1, [r3, #4]
    7c86:	795a      	ldrb	r2, [r3, #5]
    7c88:	0212      	lsls	r2, r2, #8
    7c8a:	4311      	orrs	r1, r2
    7c8c:	799a      	ldrb	r2, [r3, #6]
    7c8e:	0412      	lsls	r2, r2, #16
    7c90:	430a      	orrs	r2, r1
    7c92:	79db      	ldrb	r3, [r3, #7]
    7c94:	061b      	lsls	r3, r3, #24
    7c96:	4313      	orrs	r3, r2
    7c98:	9300      	str	r3, [sp, #0]
    7c9a:	e028      	b.n	7cee <LORAREG_GetAttr_Rx1WindowparamsType4+0xda>
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    7c9c:	b25b      	sxtb	r3, r3
    7c9e:	e7d3      	b.n	7c48 <LORAREG_GetAttr_Rx1WindowparamsType4+0x34>
		else if(rx1WindowParams->rx1Dr > maxDR)
    7ca0:	2b05      	cmp	r3, #5
    7ca2:	d802      	bhi.n	7caa <LORAREG_GetAttr_Rx1WindowparamsType4+0x96>
		rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    7ca4:	466a      	mov	r2, sp
    7ca6:	7113      	strb	r3, [r2, #4]
    7ca8:	e005      	b.n	7cb6 <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
			rx1WindowParams->rx1Dr = maxDR;
    7caa:	2305      	movs	r3, #5
    7cac:	466a      	mov	r2, sp
    7cae:	7113      	strb	r3, [r2, #4]
    7cb0:	e001      	b.n	7cb6 <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
		rx1WindowParams->rx1Dr = minDR;
    7cb2:	466b      	mov	r3, sp
    7cb4:	711c      	strb	r4, [r3, #4]
	rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;
    7cb6:	4911      	ldr	r1, [pc, #68]	; (7cfc <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    7cb8:	7a0b      	ldrb	r3, [r1, #8]
    7cba:	7a4a      	ldrb	r2, [r1, #9]
    7cbc:	0212      	lsls	r2, r2, #8
    7cbe:	4313      	orrs	r3, r2
    7cc0:	7a8a      	ldrb	r2, [r1, #10]
    7cc2:	0412      	lsls	r2, r2, #16
    7cc4:	431a      	orrs	r2, r3
    7cc6:	7acb      	ldrb	r3, [r1, #11]
    7cc8:	061b      	lsls	r3, r3, #24
    7cca:	431a      	orrs	r2, r3
    7ccc:	232f      	movs	r3, #47	; 0x2f
    7cce:	5cc9      	ldrb	r1, [r1, r3]
    7cd0:	004b      	lsls	r3, r1, #1
    7cd2:	185b      	adds	r3, r3, r1
    7cd4:	009b      	lsls	r3, r3, #2
    7cd6:	189b      	adds	r3, r3, r2
    7cd8:	7919      	ldrb	r1, [r3, #4]
    7cda:	795a      	ldrb	r2, [r3, #5]
    7cdc:	0212      	lsls	r2, r2, #8
    7cde:	4311      	orrs	r1, r2
    7ce0:	799a      	ldrb	r2, [r3, #6]
    7ce2:	0412      	lsls	r2, r2, #16
    7ce4:	430a      	orrs	r2, r1
    7ce6:	79db      	ldrb	r3, [r3, #7]
    7ce8:	061b      	lsls	r3, r3, #24
    7cea:	4313      	orrs	r3, r2
    7cec:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    7cee:	2208      	movs	r2, #8
    7cf0:	4669      	mov	r1, sp
    7cf2:	4b04      	ldr	r3, [pc, #16]	; (7d04 <LORAREG_GetAttr_Rx1WindowparamsType4+0xf0>)
    7cf4:	4798      	blx	r3
}
    7cf6:	2008      	movs	r0, #8
    7cf8:	b002      	add	sp, #8
    7cfa:	bd10      	pop	{r4, pc}
    7cfc:	20001b4c 	.word	0x20001b4c
    7d00:	00007fe0 	.word	0x00007fe0
    7d04:	00015c7d 	.word	0x00015c7d

00007d08 <LORAREG_GetAttr_FreqT3>:
{
    7d08:	b510      	push	{r4, lr}
    7d0a:	0014      	movs	r4, r2
	channelId = *(uint8_t *)attrInput;
    7d0c:	780b      	ldrb	r3, [r1, #0]
	if(channelId > RegParams.maxChannels) 
    7d0e:	222a      	movs	r2, #42	; 0x2a
    7d10:	490d      	ldr	r1, [pc, #52]	; (7d48 <LORAREG_GetAttr_FreqT3+0x40>)
    7d12:	568a      	ldrsb	r2, [r1, r2]
		result = LORAWAN_INVALID_PARAMETER;
    7d14:	200a      	movs	r0, #10
	if(channelId > RegParams.maxChannels) 
    7d16:	4293      	cmp	r3, r2
    7d18:	dd00      	ble.n	7d1c <LORAREG_GetAttr_FreqT3+0x14>
}
    7d1a:	bd10      	pop	{r4, pc}
		memcpy(attrOutput,(&RegParams.pOtherChParams[channelId].ulfrequency),sizeof(uint32_t));
    7d1c:	0008      	movs	r0, r1
    7d1e:	7a09      	ldrb	r1, [r1, #8]
    7d20:	7a42      	ldrb	r2, [r0, #9]
    7d22:	0212      	lsls	r2, r2, #8
    7d24:	430a      	orrs	r2, r1
    7d26:	7a81      	ldrb	r1, [r0, #10]
    7d28:	0409      	lsls	r1, r1, #16
    7d2a:	430a      	orrs	r2, r1
    7d2c:	7ac1      	ldrb	r1, [r0, #11]
    7d2e:	0609      	lsls	r1, r1, #24
    7d30:	4311      	orrs	r1, r2
    7d32:	005a      	lsls	r2, r3, #1
    7d34:	18d3      	adds	r3, r2, r3
    7d36:	009b      	lsls	r3, r3, #2
    7d38:	18c9      	adds	r1, r1, r3
    7d3a:	2204      	movs	r2, #4
    7d3c:	0020      	movs	r0, r4
    7d3e:	4b03      	ldr	r3, [pc, #12]	; (7d4c <LORAREG_GetAttr_FreqT3+0x44>)
    7d40:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    7d42:	2008      	movs	r0, #8
    7d44:	e7e9      	b.n	7d1a <LORAREG_GetAttr_FreqT3+0x12>
    7d46:	46c0      	nop			; (mov r8, r8)
    7d48:	20001b4c 	.word	0x20001b4c
    7d4c:	00015c7d 	.word	0x00015c7d

00007d50 <LORAREG_GetAttr_Rx1WindowparamsType3>:
{
    7d50:	b500      	push	{lr}
    7d52:	b083      	sub	sp, #12
    7d54:	0010      	movs	r0, r2
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    7d56:	784b      	ldrb	r3, [r1, #1]
    7d58:	788a      	ldrb	r2, [r1, #2]
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    7d5a:	2b05      	cmp	r3, #5
    7d5c:	d90b      	bls.n	7d76 <LORAREG_GetAttr_Rx1WindowparamsType3+0x26>
    7d5e:	2105      	movs	r1, #5
    7d60:	1acb      	subs	r3, r1, r3
    7d62:	b25b      	sxtb	r3, r3
    if (rx1WindowParamReq->currDr >= effectiveDROffset)
    7d64:	429a      	cmp	r2, r3
    7d66:	db0c      	blt.n	7d82 <LORAREG_GetAttr_Rx1WindowparamsType3+0x32>
        rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    7d68:	1ad3      	subs	r3, r2, r3
    7d6a:	b2db      	uxtb	r3, r3
		else if(rx1WindowParams->rx1Dr > maxDR)
    7d6c:	2b05      	cmp	r3, #5
    7d6e:	d804      	bhi.n	7d7a <LORAREG_GetAttr_Rx1WindowparamsType3+0x2a>
        rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    7d70:	466a      	mov	r2, sp
    7d72:	7113      	strb	r3, [r2, #4]
    7d74:	e008      	b.n	7d88 <LORAREG_GetAttr_Rx1WindowparamsType3+0x38>
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    7d76:	b25b      	sxtb	r3, r3
    7d78:	e7f4      	b.n	7d64 <LORAREG_GetAttr_Rx1WindowparamsType3+0x14>
			rx1WindowParams->rx1Dr = maxDR;
    7d7a:	2305      	movs	r3, #5
    7d7c:	466a      	mov	r2, sp
    7d7e:	7113      	strb	r3, [r2, #4]
    7d80:	e002      	b.n	7d88 <LORAREG_GetAttr_Rx1WindowparamsType3+0x38>
        rx1WindowParams->rx1Dr = minDR;
    7d82:	2300      	movs	r3, #0
    7d84:	466a      	mov	r2, sp
    7d86:	7113      	strb	r3, [r2, #4]
	rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;			
    7d88:	4911      	ldr	r1, [pc, #68]	; (7dd0 <LORAREG_GetAttr_Rx1WindowparamsType3+0x80>)
    7d8a:	7a0b      	ldrb	r3, [r1, #8]
    7d8c:	7a4a      	ldrb	r2, [r1, #9]
    7d8e:	0212      	lsls	r2, r2, #8
    7d90:	4313      	orrs	r3, r2
    7d92:	7a8a      	ldrb	r2, [r1, #10]
    7d94:	0412      	lsls	r2, r2, #16
    7d96:	431a      	orrs	r2, r3
    7d98:	7acb      	ldrb	r3, [r1, #11]
    7d9a:	061b      	lsls	r3, r3, #24
    7d9c:	431a      	orrs	r2, r3
    7d9e:	232f      	movs	r3, #47	; 0x2f
    7da0:	5cc9      	ldrb	r1, [r1, r3]
    7da2:	004b      	lsls	r3, r1, #1
    7da4:	185b      	adds	r3, r3, r1
    7da6:	009b      	lsls	r3, r3, #2
    7da8:	189b      	adds	r3, r3, r2
    7daa:	7919      	ldrb	r1, [r3, #4]
    7dac:	795a      	ldrb	r2, [r3, #5]
    7dae:	0212      	lsls	r2, r2, #8
    7db0:	4311      	orrs	r1, r2
    7db2:	799a      	ldrb	r2, [r3, #6]
    7db4:	0412      	lsls	r2, r2, #16
    7db6:	430a      	orrs	r2, r1
    7db8:	79db      	ldrb	r3, [r3, #7]
    7dba:	061b      	lsls	r3, r3, #24
    7dbc:	4313      	orrs	r3, r2
    7dbe:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    7dc0:	2208      	movs	r2, #8
    7dc2:	4669      	mov	r1, sp
    7dc4:	4b03      	ldr	r3, [pc, #12]	; (7dd4 <LORAREG_GetAttr_Rx1WindowparamsType3+0x84>)
    7dc6:	4798      	blx	r3
}
    7dc8:	2008      	movs	r0, #8
    7dca:	b003      	add	sp, #12
    7dcc:	bd00      	pop	{pc}
    7dce:	46c0      	nop			; (mov r8, r8)
    7dd0:	20001b4c 	.word	0x20001b4c
    7dd4:	00015c7d 	.word	0x00015c7d

00007dd8 <LORAREG_GetAttr_minLBTChPauseTimer>:
{
    7dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
    7dda:	46de      	mov	lr, fp
    7ddc:	4657      	mov	r7, sl
    7dde:	464e      	mov	r6, r9
    7de0:	4645      	mov	r5, r8
    7de2:	b5e0      	push	{r5, r6, r7, lr}
    7de4:	b085      	sub	sp, #20
    7de6:	9200      	str	r2, [sp, #0]
	uint32_t minim = UINT32_MAX;
    7de8:	2301      	movs	r3, #1
    7dea:	425b      	negs	r3, r3
    7dec:	9303      	str	r3, [sp, #12]
	currentDataRate = *(uint8_t *)attrInput;
    7dee:	780b      	ldrb	r3, [r1, #0]
    7df0:	4699      	mov	r9, r3
	for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    7df2:	232a      	movs	r3, #42	; 0x2a
    7df4:	4a2a      	ldr	r2, [pc, #168]	; (7ea0 <LORAREG_GetAttr_minLBTChPauseTimer+0xc8>)
    7df6:	56d7      	ldrsb	r7, [r2, r3]
    7df8:	2f00      	cmp	r7, #0
    7dfa:	dd40      	ble.n	7e7e <LORAREG_GetAttr_minLBTChPauseTimer+0xa6>
		if ( (RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) 
    7dfc:	7916      	ldrb	r6, [r2, #4]
    7dfe:	7953      	ldrb	r3, [r2, #5]
    7e00:	021b      	lsls	r3, r3, #8
    7e02:	4333      	orrs	r3, r6
    7e04:	7996      	ldrb	r6, [r2, #6]
    7e06:	0436      	lsls	r6, r6, #16
    7e08:	4333      	orrs	r3, r6
    7e0a:	79d6      	ldrb	r6, [r2, #7]
    7e0c:	0636      	lsls	r6, r6, #24
    7e0e:	431e      	orrs	r6, r3
    7e10:	2300      	movs	r3, #0
    7e12:	469a      	mov	sl, r3
    7e14:	3b01      	subs	r3, #1
    7e16:	4698      	mov	r8, r3
    7e18:	2300      	movs	r3, #0
    7e1a:	2100      	movs	r1, #0
    7e1c:	4694      	mov	ip, r2
			 && (currentDataRate >= RegParams.pChParams[i].dataRange.min) 
    7e1e:	464a      	mov	r2, r9
    7e20:	9201      	str	r2, [sp, #4]
    7e22:	46c3      	mov	fp, r8
    7e24:	e004      	b.n	7e30 <LORAREG_GetAttr_minLBTChPauseTimer+0x58>
	for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    7e26:	3101      	adds	r1, #1
    7e28:	b2c9      	uxtb	r1, r1
    7e2a:	000b      	movs	r3, r1
    7e2c:	42b9      	cmp	r1, r7
    7e2e:	da23      	bge.n	7e78 <LORAREG_GetAttr_minLBTChPauseTimer+0xa0>
		if ( (RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) 
    7e30:	004a      	lsls	r2, r1, #1
    7e32:	18b2      	adds	r2, r6, r2
    7e34:	7814      	ldrb	r4, [r2, #0]
    7e36:	2c00      	cmp	r4, #0
    7e38:	d0f5      	beq.n	7e26 <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    7e3a:	3358      	adds	r3, #88	; 0x58
    7e3c:	009b      	lsls	r3, r3, #2
    7e3e:	4463      	add	r3, ip
    7e40:	7a18      	ldrb	r0, [r3, #8]
    7e42:	4680      	mov	r8, r0
    7e44:	7a58      	ldrb	r0, [r3, #9]
    7e46:	0200      	lsls	r0, r0, #8
    7e48:	4645      	mov	r5, r8
    7e4a:	4305      	orrs	r5, r0
    7e4c:	7a98      	ldrb	r0, [r3, #10]
    7e4e:	0400      	lsls	r0, r0, #16
    7e50:	4328      	orrs	r0, r5
    7e52:	7adb      	ldrb	r3, [r3, #11]
    7e54:	061b      	lsls	r3, r3, #24
    7e56:	4303      	orrs	r3, r0
    7e58:	d0e5      	beq.n	7e26 <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
		     && (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) 
    7e5a:	459b      	cmp	fp, r3
    7e5c:	d3e3      	bcc.n	7e26 <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
			 && (currentDataRate >= RegParams.pChParams[i].dataRange.min) 
    7e5e:	7850      	ldrb	r0, [r2, #1]
    7e60:	0700      	lsls	r0, r0, #28
    7e62:	0f00      	lsrs	r0, r0, #28
    7e64:	4581      	cmp	r9, r0
    7e66:	dbde      	blt.n	7e26 <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
			 && (currentDataRate <= RegParams.pChParams[i].dataRange.max) )
    7e68:	7852      	ldrb	r2, [r2, #1]
    7e6a:	0912      	lsrs	r2, r2, #4
    7e6c:	9801      	ldr	r0, [sp, #4]
    7e6e:	4290      	cmp	r0, r2
    7e70:	dcd9      	bgt.n	7e26 <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    7e72:	46a2      	mov	sl, r4
			minim = RegParams.cmnParams.paramsType2.channelTimer[i];
    7e74:	469b      	mov	fp, r3
    7e76:	e7d6      	b.n	7e26 <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    7e78:	4653      	mov	r3, sl
    7e7a:	2b00      	cmp	r3, #0
    7e7c:	d10c      	bne.n	7e98 <LORAREG_GetAttr_minLBTChPauseTimer+0xc0>
	memcpy(attrOutput,&minim,sizeof(uint32_t));
    7e7e:	2204      	movs	r2, #4
    7e80:	a903      	add	r1, sp, #12
    7e82:	9800      	ldr	r0, [sp, #0]
    7e84:	4b07      	ldr	r3, [pc, #28]	; (7ea4 <LORAREG_GetAttr_minLBTChPauseTimer+0xcc>)
    7e86:	4798      	blx	r3
}
    7e88:	2008      	movs	r0, #8
    7e8a:	b005      	add	sp, #20
    7e8c:	bc3c      	pop	{r2, r3, r4, r5}
    7e8e:	4690      	mov	r8, r2
    7e90:	4699      	mov	r9, r3
    7e92:	46a2      	mov	sl, r4
    7e94:	46ab      	mov	fp, r5
    7e96:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7e98:	465b      	mov	r3, fp
    7e9a:	9303      	str	r3, [sp, #12]
    7e9c:	e7ef      	b.n	7e7e <LORAREG_GetAttr_minLBTChPauseTimer+0xa6>
    7e9e:	46c0      	nop			; (mov r8, r8)
    7ea0:	20001b4c 	.word	0x20001b4c
    7ea4:	00015c7d 	.word	0x00015c7d

00007ea8 <ValidateTxFreqT2>:
{
    7ea8:	b500      	push	{lr}
    7eaa:	b083      	sub	sp, #12
	memcpy(&val_freqTx,attrInput,sizeof(ValUpdateFreqTx_t));
    7eac:	2208      	movs	r2, #8
    7eae:	4668      	mov	r0, sp
    7eb0:	4b04      	ldr	r3, [pc, #16]	; (7ec4 <ValidateTxFreqT2+0x1c>)
    7eb2:	4798      	blx	r3
	retVal = pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,(void *)&val_freqTx.frequencyNew);
    7eb4:	4b04      	ldr	r3, [pc, #16]	; (7ec8 <ValidateTxFreqT2+0x20>)
    7eb6:	685b      	ldr	r3, [r3, #4]
    7eb8:	4669      	mov	r1, sp
    7eba:	2001      	movs	r0, #1
    7ebc:	4798      	blx	r3
}
    7ebe:	b003      	add	sp, #12
    7ec0:	bd00      	pop	{pc}
    7ec2:	46c0      	nop			; (mov r8, r8)
    7ec4:	00015c7d 	.word	0x00015c7d
    7ec8:	20000d7c 	.word	0x20000d7c

00007ecc <ValidateFreqIN>:
{
    7ecc:	b500      	push	{lr}
    7ece:	b083      	sub	sp, #12
	memcpy(&newFreq,attrInput,sizeof(uint32_t));
    7ed0:	2204      	movs	r2, #4
    7ed2:	a801      	add	r0, sp, #4
    7ed4:	4b06      	ldr	r3, [pc, #24]	; (7ef0 <ValidateFreqIN+0x24>)
    7ed6:	4798      	blx	r3
	if(newFreq > FREQ_867000KHZ || newFreq < FREQ_865000KHZ)
    7ed8:	9b01      	ldr	r3, [sp, #4]
    7eda:	4a06      	ldr	r2, [pc, #24]	; (7ef4 <ValidateFreqIN+0x28>)
    7edc:	4694      	mov	ip, r2
    7ede:	4463      	add	r3, ip
    7ee0:	4a05      	ldr	r2, [pc, #20]	; (7ef8 <ValidateFreqIN+0x2c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    7ee2:	2008      	movs	r0, #8
	if(newFreq > FREQ_867000KHZ || newFreq < FREQ_865000KHZ)
    7ee4:	4293      	cmp	r3, r2
    7ee6:	d900      	bls.n	7eea <ValidateFreqIN+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    7ee8:	3002      	adds	r0, #2
}
    7eea:	b003      	add	sp, #12
    7eec:	bd00      	pop	{pc}
    7eee:	46c0      	nop			; (mov r8, r8)
    7ef0:	00015c7d 	.word	0x00015c7d
    7ef4:	cc7125c0 	.word	0xcc7125c0
    7ef8:	001e8480 	.word	0x001e8480

00007efc <ValidateFreqJP>:
{
    7efc:	b500      	push	{lr}
    7efe:	b083      	sub	sp, #12
	memcpy(&newFreq,attrInput,sizeof(uint32_t));
    7f00:	2204      	movs	r2, #4
    7f02:	a801      	add	r0, sp, #4
    7f04:	4b06      	ldr	r3, [pc, #24]	; (7f20 <ValidateFreqJP+0x24>)
    7f06:	4798      	blx	r3
	if(newFreq > FREQ_928000KHZ || newFreq < FREQ_920000KHZ)
    7f08:	9b01      	ldr	r3, [sp, #4]
    7f0a:	4a06      	ldr	r2, [pc, #24]	; (7f24 <ValidateFreqJP+0x28>)
    7f0c:	4694      	mov	ip, r2
    7f0e:	4463      	add	r3, ip
    7f10:	4a05      	ldr	r2, [pc, #20]	; (7f28 <ValidateFreqJP+0x2c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    7f12:	2008      	movs	r0, #8
	if(newFreq > FREQ_928000KHZ || newFreq < FREQ_920000KHZ)
    7f14:	4293      	cmp	r3, r2
    7f16:	d900      	bls.n	7f1a <ValidateFreqJP+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    7f18:	3002      	adds	r0, #2
}
    7f1a:	b003      	add	sp, #12
    7f1c:	bd00      	pop	{pc}
    7f1e:	46c0      	nop			; (mov r8, r8)
    7f20:	00015c7d 	.word	0x00015c7d
    7f24:	c929ea00 	.word	0xc929ea00
    7f28:	007a1200 	.word	0x007a1200

00007f2c <ValidateFreqKR>:
{
    7f2c:	b500      	push	{lr}
    7f2e:	b083      	sub	sp, #12
	memcpy(&freqNew,attrInput,sizeof(uint32_t));
    7f30:	2204      	movs	r2, #4
    7f32:	a801      	add	r0, sp, #4
    7f34:	4b0a      	ldr	r3, [pc, #40]	; (7f60 <ValidateFreqKR+0x34>)
    7f36:	4798      	blx	r3
		if(freq == freqNew)
    7f38:	9a01      	ldr	r2, [sp, #4]
    7f3a:	4b0a      	ldr	r3, [pc, #40]	; (7f64 <ValidateFreqKR+0x38>)
    7f3c:	429a      	cmp	r2, r3
    7f3e:	d00b      	beq.n	7f58 <ValidateFreqKR+0x2c>
    7f40:	4b09      	ldr	r3, [pc, #36]	; (7f68 <ValidateFreqKR+0x3c>)
	for(freq = FREQ_920900KHZ; freq <= FREQ_923300KHZ; freq += freqwidth)
    7f42:	490a      	ldr	r1, [pc, #40]	; (7f6c <ValidateFreqKR+0x40>)
		if(freq == freqNew)
    7f44:	429a      	cmp	r2, r3
    7f46:	d009      	beq.n	7f5c <ValidateFreqKR+0x30>
	for(freq = FREQ_920900KHZ; freq <= FREQ_923300KHZ; freq += freqwidth)
    7f48:	4809      	ldr	r0, [pc, #36]	; (7f70 <ValidateFreqKR+0x44>)
    7f4a:	4684      	mov	ip, r0
    7f4c:	4463      	add	r3, ip
    7f4e:	428b      	cmp	r3, r1
    7f50:	d1f8      	bne.n	7f44 <ValidateFreqKR+0x18>
    StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    7f52:	200a      	movs	r0, #10
}
    7f54:	b003      	add	sp, #12
    7f56:	bd00      	pop	{pc}
			result = LORAWAN_SUCCESS;
    7f58:	2008      	movs	r0, #8
    7f5a:	e7fb      	b.n	7f54 <ValidateFreqKR+0x28>
    7f5c:	2008      	movs	r0, #8
    7f5e:	e7f9      	b.n	7f54 <ValidateFreqKR+0x28>
    7f60:	00015c7d 	.word	0x00015c7d
    7f64:	36e3d1a0 	.word	0x36e3d1a0
    7f68:	36e6dee0 	.word	0x36e6dee0
    7f6c:	370b7de0 	.word	0x370b7de0
    7f70:	00030d40 	.word	0x00030d40

00007f74 <setNewChannelsT1>:
{
    7f74:	b5f0      	push	{r4, r5, r6, r7, lr}
    7f76:	b083      	sub	sp, #12
	memcpy(&updateNewCh,attrInput,sizeof(UpdateNewCh_t));
    7f78:	ac01      	add	r4, sp, #4
    7f7a:	2204      	movs	r2, #4
    7f7c:	0020      	movs	r0, r4
    7f7e:	4b1f      	ldr	r3, [pc, #124]	; (7ffc <setNewChannelsT1+0x88>)
    7f80:	4798      	blx	r3
	chMask = updateNewCh.channelMask;
    7f82:	8827      	ldrh	r7, [r4, #0]
	chMaskCtrl = updateNewCh.channelMaskCntl;
    7f84:	78a6      	ldrb	r6, [r4, #2]
    7f86:	466b      	mov	r3, sp
    7f88:	1cd9      	adds	r1, r3, #3
    7f8a:	700e      	strb	r6, [r1, #0]
	if(ValidateChannelMaskCntl(CHANNEL_MASK_CNTL, &chMaskCtrl) == LORAWAN_SUCCESS)
    7f8c:	201b      	movs	r0, #27
    7f8e:	4b1c      	ldr	r3, [pc, #112]	; (8000 <setNewChannelsT1+0x8c>)
    7f90:	4798      	blx	r3
    7f92:	0005      	movs	r5, r0
    7f94:	2808      	cmp	r0, #8
    7f96:	d003      	beq.n	7fa0 <setNewChannelsT1+0x2c>
		retVal = LORAWAN_INVALID_PARAMETER;
    7f98:	250a      	movs	r5, #10
}
    7f9a:	0028      	movs	r0, r5
    7f9c:	b003      	add	sp, #12
    7f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		switch(chMaskCtrl)
    7fa0:	2e06      	cmp	r6, #6
    7fa2:	d01c      	beq.n	7fde <setNewChannelsT1+0x6a>
    7fa4:	d80a      	bhi.n	7fbc <setNewChannelsT1+0x48>
    7fa6:	2e04      	cmp	r6, #4
    7fa8:	d8f7      	bhi.n	7f9a <setNewChannelsT1+0x26>
		channel = chMaskCtrl << SHIFT4;
    7faa:	0136      	lsls	r6, r6, #4
    7fac:	b2f0      	uxtb	r0, r6
				EnableChannels2(channel, channel + 15, chMask);
    7fae:	0001      	movs	r1, r0
    7fb0:	310f      	adds	r1, #15
    7fb2:	b2c9      	uxtb	r1, r1
    7fb4:	003a      	movs	r2, r7
    7fb6:	4b13      	ldr	r3, [pc, #76]	; (8004 <setNewChannelsT1+0x90>)
    7fb8:	4798      	blx	r3
				break;
    7fba:	e7ee      	b.n	7f9a <setNewChannelsT1+0x26>
		switch(chMaskCtrl)
    7fbc:	2400      	movs	r4, #0
    7fbe:	2e07      	cmp	r6, #7
    7fc0:	d1eb      	bne.n	7f9a <setNewChannelsT1+0x26>
					UpdateChannelIdStatus(i, DISABLED);
    7fc2:	4e11      	ldr	r6, [pc, #68]	; (8008 <setNewChannelsT1+0x94>)
    7fc4:	2100      	movs	r1, #0
    7fc6:	0020      	movs	r0, r4
    7fc8:	47b0      	blx	r6
				for(i = 0; i< 63; i++)
    7fca:	3401      	adds	r4, #1
    7fcc:	b2e4      	uxtb	r4, r4
    7fce:	2c3f      	cmp	r4, #63	; 0x3f
    7fd0:	d1f8      	bne.n	7fc4 <setNewChannelsT1+0x50>
				EnableChannels2(64, 71, chMask);
    7fd2:	003a      	movs	r2, r7
    7fd4:	2147      	movs	r1, #71	; 0x47
    7fd6:	2040      	movs	r0, #64	; 0x40
    7fd8:	4b0a      	ldr	r3, [pc, #40]	; (8004 <setNewChannelsT1+0x90>)
    7fda:	4798      	blx	r3
				break;
    7fdc:	e7dd      	b.n	7f9a <setNewChannelsT1+0x26>
		switch(chMaskCtrl)
    7fde:	2400      	movs	r4, #0
					UpdateChannelIdStatus(i, ENABLED);
    7fe0:	4e09      	ldr	r6, [pc, #36]	; (8008 <setNewChannelsT1+0x94>)
    7fe2:	2101      	movs	r1, #1
    7fe4:	0020      	movs	r0, r4
    7fe6:	47b0      	blx	r6
				for(i = 0; i < 63; i++)
    7fe8:	3401      	adds	r4, #1
    7fea:	b2e4      	uxtb	r4, r4
    7fec:	2c3f      	cmp	r4, #63	; 0x3f
    7fee:	d1f8      	bne.n	7fe2 <setNewChannelsT1+0x6e>
				EnableChannels2(64, 71, chMask);
    7ff0:	003a      	movs	r2, r7
    7ff2:	2147      	movs	r1, #71	; 0x47
    7ff4:	2040      	movs	r0, #64	; 0x40
    7ff6:	4b03      	ldr	r3, [pc, #12]	; (8004 <setNewChannelsT1+0x90>)
    7ff8:	4798      	blx	r3
			    break;
    7ffa:	e7ce      	b.n	7f9a <setNewChannelsT1+0x26>
    7ffc:	00015c7d 	.word	0x00015c7d
    8000:	00006dad 	.word	0x00006dad
    8004:	000072d5 	.word	0x000072d5
    8008:	00007271 	.word	0x00007271

0000800c <setDlFrequency>:
{
    800c:	b530      	push	{r4, r5, lr}
    800e:	b085      	sub	sp, #20
	memcpy(&updateDlFreq,attrInput,sizeof(ValUpdateFreqTx_t));
    8010:	ac02      	add	r4, sp, #8
    8012:	2208      	movs	r2, #8
    8014:	0020      	movs	r0, r4
    8016:	4b20      	ldr	r3, [pc, #128]	; (8098 <setDlFrequency+0x8c>)
    8018:	4798      	blx	r3
	Chid.channelIndex = updateDlFreq.channelIndex;
    801a:	ab01      	add	r3, sp, #4
    801c:	7922      	ldrb	r2, [r4, #4]
    801e:	701a      	strb	r2, [r3, #0]
		Chid.allowedForDefaultChannels = ALL_CHANNELS;
    8020:	2201      	movs	r2, #1
    8022:	705a      	strb	r2, [r3, #1]
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    8024:	4b1d      	ldr	r3, [pc, #116]	; (809c <setDlFrequency+0x90>)
    8026:	685b      	ldr	r3, [r3, #4]
    8028:	0021      	movs	r1, r4
    802a:	2001      	movs	r0, #1
    802c:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    802e:	240a      	movs	r4, #10
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    8030:	2808      	cmp	r0, #8
    8032:	d002      	beq.n	803a <setDlFrequency+0x2e>
}
    8034:	0020      	movs	r0, r4
    8036:	b005      	add	sp, #20
    8038:	bd30      	pop	{r4, r5, pc}
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    803a:	a901      	add	r1, sp, #4
    803c:	300d      	adds	r0, #13
    803e:	4b18      	ldr	r3, [pc, #96]	; (80a0 <setDlFrequency+0x94>)
    8040:	4798      	blx	r3
    8042:	0004      	movs	r4, r0
    8044:	2808      	cmp	r0, #8
    8046:	d001      	beq.n	804c <setDlFrequency+0x40>
		result = LORAWAN_INVALID_PARAMETER;
    8048:	240a      	movs	r4, #10
    804a:	e7f3      	b.n	8034 <setDlFrequency+0x28>
		RegParams.pOtherChParams[updateDlFreq.channelIndex].rx1Frequency = updateDlFreq.frequencyNew;
    804c:	4a15      	ldr	r2, [pc, #84]	; (80a4 <setDlFrequency+0x98>)
    804e:	7a13      	ldrb	r3, [r2, #8]
    8050:	7a50      	ldrb	r0, [r2, #9]
    8052:	0200      	lsls	r0, r0, #8
    8054:	4303      	orrs	r3, r0
    8056:	7a90      	ldrb	r0, [r2, #10]
    8058:	0400      	lsls	r0, r0, #16
    805a:	4318      	orrs	r0, r3
    805c:	7ad3      	ldrb	r3, [r2, #11]
    805e:	061b      	lsls	r3, r3, #24
    8060:	4318      	orrs	r0, r3
    8062:	a902      	add	r1, sp, #8
    8064:	790d      	ldrb	r5, [r1, #4]
    8066:	006b      	lsls	r3, r5, #1
    8068:	195b      	adds	r3, r3, r5
    806a:	009b      	lsls	r3, r3, #2
    806c:	181b      	adds	r3, r3, r0
    806e:	7808      	ldrb	r0, [r1, #0]
    8070:	7118      	strb	r0, [r3, #4]
    8072:	7848      	ldrb	r0, [r1, #1]
    8074:	7158      	strb	r0, [r3, #5]
    8076:	7888      	ldrb	r0, [r1, #2]
    8078:	7198      	strb	r0, [r3, #6]
    807a:	78c9      	ldrb	r1, [r1, #3]
    807c:	71d9      	strb	r1, [r3, #7]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    807e:	2384      	movs	r3, #132	; 0x84
    8080:	009b      	lsls	r3, r3, #2
    8082:	5cd3      	ldrb	r3, [r2, r3]
    8084:	4908      	ldr	r1, [pc, #32]	; (80a8 <setDlFrequency+0x9c>)
    8086:	5c50      	ldrb	r0, [r2, r1]
    8088:	0200      	lsls	r0, r0, #8
    808a:	4318      	orrs	r0, r3
    808c:	b2c1      	uxtb	r1, r0
    808e:	0a00      	lsrs	r0, r0, #8
    8090:	4b06      	ldr	r3, [pc, #24]	; (80ac <setDlFrequency+0xa0>)
    8092:	4798      	blx	r3
    8094:	e7ce      	b.n	8034 <setDlFrequency+0x28>
    8096:	46c0      	nop			; (mov r8, r8)
    8098:	00015c7d 	.word	0x00015c7d
    809c:	20000d7c 	.word	0x20000d7c
    80a0:	00006cc1 	.word	0x00006cc1
    80a4:	20001b4c 	.word	0x20001b4c
    80a8:	00000211 	.word	0x00000211
    80ac:	0000ad0d 	.word	0x0000ad0d

000080b0 <setFrequency>:
{
    80b0:	b570      	push	{r4, r5, r6, lr}
    80b2:	b084      	sub	sp, #16
	memcpy(&updateTxFreq,attrInput,sizeof(ValUpdateFreqTx_t));
    80b4:	ac02      	add	r4, sp, #8
    80b6:	2208      	movs	r2, #8
    80b8:	0020      	movs	r0, r4
    80ba:	4b3f      	ldr	r3, [pc, #252]	; (81b8 <setFrequency+0x108>)
    80bc:	4798      	blx	r3
	valChid.channelIndex = updateTxFreq.channelIndex;
    80be:	ab01      	add	r3, sp, #4
    80c0:	7922      	ldrb	r2, [r4, #4]
    80c2:	701a      	strb	r2, [r3, #0]
	valChid.allowedForDefaultChannels = WITHOUT_DEFAULT_CHANNELS;
    80c4:	2200      	movs	r2, #0
    80c6:	705a      	strb	r2, [r3, #1]
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    80c8:	4b3c      	ldr	r3, [pc, #240]	; (81bc <setFrequency+0x10c>)
    80ca:	685b      	ldr	r3, [r3, #4]
    80cc:	0021      	movs	r1, r4
    80ce:	2001      	movs	r0, #1
    80d0:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    80d2:	240a      	movs	r4, #10
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    80d4:	2808      	cmp	r0, #8
    80d6:	d002      	beq.n	80de <setFrequency+0x2e>
}
    80d8:	0020      	movs	r0, r4
    80da:	b004      	add	sp, #16
    80dc:	bd70      	pop	{r4, r5, r6, pc}
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    80de:	a901      	add	r1, sp, #4
    80e0:	300d      	adds	r0, #13
    80e2:	4b37      	ldr	r3, [pc, #220]	; (81c0 <setFrequency+0x110>)
    80e4:	4798      	blx	r3
    80e6:	0004      	movs	r4, r0
    80e8:	2808      	cmp	r0, #8
    80ea:	d001      	beq.n	80f0 <setFrequency+0x40>
		result = LORAWAN_INVALID_PARAMETER;
    80ec:	240a      	movs	r4, #10
    80ee:	e7f3      	b.n	80d8 <setFrequency+0x28>
		uint8_t chIndx = updateTxFreq.channelIndex;
    80f0:	ab02      	add	r3, sp, #8
    80f2:	791d      	ldrb	r5, [r3, #4]
		if(((1 << RegParams.band) & (ISM_EUBAND)) != 0)
    80f4:	232e      	movs	r3, #46	; 0x2e
    80f6:	4a33      	ldr	r2, [pc, #204]	; (81c4 <setFrequency+0x114>)
    80f8:	5cd2      	ldrb	r2, [r2, r3]
    80fa:	3b2b      	subs	r3, #43	; 0x2b
    80fc:	4113      	asrs	r3, r2
    80fe:	07db      	lsls	r3, r3, #31
    8100:	d445      	bmi.n	818e <setFrequency+0xde>
		RegParams.pOtherChParams[chIndx].ulfrequency = updateTxFreq.frequencyNew;
    8102:	006a      	lsls	r2, r5, #1
    8104:	1952      	adds	r2, r2, r5
    8106:	0090      	lsls	r0, r2, #2
    8108:	a902      	add	r1, sp, #8
    810a:	9d02      	ldr	r5, [sp, #8]
    810c:	4b2d      	ldr	r3, [pc, #180]	; (81c4 <setFrequency+0x114>)
    810e:	7a1a      	ldrb	r2, [r3, #8]
    8110:	7a5e      	ldrb	r6, [r3, #9]
    8112:	0236      	lsls	r6, r6, #8
    8114:	4316      	orrs	r6, r2
    8116:	7a9a      	ldrb	r2, [r3, #10]
    8118:	0412      	lsls	r2, r2, #16
    811a:	4316      	orrs	r6, r2
    811c:	7ada      	ldrb	r2, [r3, #11]
    811e:	0612      	lsls	r2, r2, #24
    8120:	4332      	orrs	r2, r6
    8122:	5415      	strb	r5, [r2, r0]
    8124:	0a2e      	lsrs	r6, r5, #8
    8126:	1812      	adds	r2, r2, r0
    8128:	7056      	strb	r6, [r2, #1]
    812a:	0c2e      	lsrs	r6, r5, #16
    812c:	7096      	strb	r6, [r2, #2]
    812e:	0e2d      	lsrs	r5, r5, #24
    8130:	70d5      	strb	r5, [r2, #3]
		RegParams.pOtherChParams[chIndx].rx1Frequency = updateTxFreq.frequencyNew;
    8132:	7a1a      	ldrb	r2, [r3, #8]
    8134:	7a5d      	ldrb	r5, [r3, #9]
    8136:	022d      	lsls	r5, r5, #8
    8138:	4315      	orrs	r5, r2
    813a:	7a9a      	ldrb	r2, [r3, #10]
    813c:	0412      	lsls	r2, r2, #16
    813e:	4315      	orrs	r5, r2
    8140:	7ada      	ldrb	r2, [r3, #11]
    8142:	0612      	lsls	r2, r2, #24
    8144:	432a      	orrs	r2, r5
    8146:	1812      	adds	r2, r2, r0
    8148:	780d      	ldrb	r5, [r1, #0]
    814a:	7115      	strb	r5, [r2, #4]
    814c:	784d      	ldrb	r5, [r1, #1]
    814e:	7155      	strb	r5, [r2, #5]
    8150:	788d      	ldrb	r5, [r1, #2]
    8152:	7195      	strb	r5, [r2, #6]
    8154:	78c9      	ldrb	r1, [r1, #3]
    8156:	71d1      	strb	r1, [r2, #7]
		RegParams.pOtherChParams[chIndx].parametersDefined |= FREQUENCY_DEFINED;
    8158:	7a1a      	ldrb	r2, [r3, #8]
    815a:	7a59      	ldrb	r1, [r3, #9]
    815c:	0209      	lsls	r1, r1, #8
    815e:	4311      	orrs	r1, r2
    8160:	7a9a      	ldrb	r2, [r3, #10]
    8162:	0412      	lsls	r2, r2, #16
    8164:	4311      	orrs	r1, r2
    8166:	7ada      	ldrb	r2, [r3, #11]
    8168:	0612      	lsls	r2, r2, #24
    816a:	430a      	orrs	r2, r1
    816c:	1812      	adds	r2, r2, r0
    816e:	7ad1      	ldrb	r1, [r2, #11]
    8170:	2001      	movs	r0, #1
    8172:	4301      	orrs	r1, r0
    8174:	72d1      	strb	r1, [r2, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    8176:	2284      	movs	r2, #132	; 0x84
    8178:	0092      	lsls	r2, r2, #2
    817a:	5c9a      	ldrb	r2, [r3, r2]
    817c:	4912      	ldr	r1, [pc, #72]	; (81c8 <setFrequency+0x118>)
    817e:	5c58      	ldrb	r0, [r3, r1]
    8180:	0200      	lsls	r0, r0, #8
    8182:	4310      	orrs	r0, r2
    8184:	b2c1      	uxtb	r1, r0
    8186:	0a00      	lsrs	r0, r0, #8
    8188:	4b10      	ldr	r3, [pc, #64]	; (81cc <setFrequency+0x11c>)
    818a:	4798      	blx	r3
    818c:	e7a4      	b.n	80d8 <setFrequency+0x28>
		    RegParams.pOtherChParams[chIndx].subBandId = getSubBandId(updateTxFreq.frequencyNew);
    818e:	4a0d      	ldr	r2, [pc, #52]	; (81c4 <setFrequency+0x114>)
    8190:	7a16      	ldrb	r6, [r2, #8]
    8192:	7a53      	ldrb	r3, [r2, #9]
    8194:	021b      	lsls	r3, r3, #8
    8196:	4333      	orrs	r3, r6
    8198:	7a96      	ldrb	r6, [r2, #10]
    819a:	0436      	lsls	r6, r6, #16
    819c:	4333      	orrs	r3, r6
    819e:	7ad6      	ldrb	r6, [r2, #11]
    81a0:	0636      	lsls	r6, r6, #24
    81a2:	431e      	orrs	r6, r3
    81a4:	006b      	lsls	r3, r5, #1
    81a6:	195b      	adds	r3, r3, r5
    81a8:	009b      	lsls	r3, r3, #2
    81aa:	18f6      	adds	r6, r6, r3
    81ac:	9802      	ldr	r0, [sp, #8]
    81ae:	4b08      	ldr	r3, [pc, #32]	; (81d0 <setFrequency+0x120>)
    81b0:	4798      	blx	r3
    81b2:	7230      	strb	r0, [r6, #8]
    81b4:	e7a5      	b.n	8102 <setFrequency+0x52>
    81b6:	46c0      	nop			; (mov r8, r8)
    81b8:	00015c7d 	.word	0x00015c7d
    81bc:	20000d7c 	.word	0x20000d7c
    81c0:	00006cc1 	.word	0x00006cc1
    81c4:	20001b4c 	.word	0x20001b4c
    81c8:	00000211 	.word	0x00000211
    81cc:	0000ad0d 	.word	0x0000ad0d
    81d0:	00006f59 	.word	0x00006f59

000081d4 <setDutyCycle>:
{
    81d4:	b570      	push	{r4, r5, r6, lr}
    81d6:	b082      	sub	sp, #8
    memcpy(&updateDCycle,attrInput,sizeof(UpdateDutyCycle_t));
    81d8:	ac01      	add	r4, sp, #4
    81da:	2204      	movs	r2, #4
    81dc:	0020      	movs	r0, r4
    81de:	4b2d      	ldr	r3, [pc, #180]	; (8294 <setDutyCycle+0xc0>)
    81e0:	4798      	blx	r3
	val_chid.channelIndex = updateDCycle.channelIndex;
    81e2:	78a5      	ldrb	r5, [r4, #2]
    81e4:	466b      	mov	r3, sp
    81e6:	701d      	strb	r5, [r3, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    81e8:	2301      	movs	r3, #1
    81ea:	466a      	mov	r2, sp
    81ec:	7053      	strb	r3, [r2, #1]
	if(ValidateChannelIdT2(CHANNEL_ID, &val_chid) == LORAWAN_SUCCESS)
    81ee:	4669      	mov	r1, sp
    81f0:	2015      	movs	r0, #21
    81f2:	4b29      	ldr	r3, [pc, #164]	; (8298 <setDutyCycle+0xc4>)
    81f4:	4798      	blx	r3
    81f6:	0004      	movs	r4, r0
    81f8:	2808      	cmp	r0, #8
    81fa:	d003      	beq.n	8204 <setDutyCycle+0x30>
		result = LORAWAN_INVALID_PARAMETER;
    81fc:	240a      	movs	r4, #10
}
    81fe:	0020      	movs	r0, r4
    8200:	b002      	add	sp, #8
    8202:	bd70      	pop	{r4, r5, r6, pc}
		bandId = RegParams.pOtherChParams[updateDCycle.channelIndex].subBandId;
    8204:	0069      	lsls	r1, r5, #1
    8206:	1949      	adds	r1, r1, r5
    8208:	0089      	lsls	r1, r1, #2
    820a:	4b24      	ldr	r3, [pc, #144]	; (829c <setDutyCycle+0xc8>)
    820c:	7a1a      	ldrb	r2, [r3, #8]
    820e:	7a58      	ldrb	r0, [r3, #9]
    8210:	0200      	lsls	r0, r0, #8
    8212:	4310      	orrs	r0, r2
    8214:	7a9a      	ldrb	r2, [r3, #10]
    8216:	0412      	lsls	r2, r2, #16
    8218:	4310      	orrs	r0, r2
    821a:	7ada      	ldrb	r2, [r3, #11]
    821c:	0612      	lsls	r2, r2, #24
    821e:	4302      	orrs	r2, r0
    8220:	1852      	adds	r2, r2, r1
    8222:	7a15      	ldrb	r5, [r2, #8]
		RegParams.cmnParams.paramsType2.subBandDutyCycle[bandId] = updateDCycle.dutyCycleNew;
    8224:	0028      	movs	r0, r5
    8226:	30d4      	adds	r0, #212	; 0xd4
    8228:	0040      	lsls	r0, r0, #1
    822a:	aa01      	add	r2, sp, #4
    822c:	1818      	adds	r0, r3, r0
    822e:	7816      	ldrb	r6, [r2, #0]
    8230:	7146      	strb	r6, [r0, #5]
    8232:	7852      	ldrb	r2, [r2, #1]
    8234:	7182      	strb	r2, [r0, #6]
		RegParams.pSubBandParams[bandId].subBandTimeout = 0;
    8236:	7b18      	ldrb	r0, [r3, #12]
    8238:	7b5a      	ldrb	r2, [r3, #13]
    823a:	0212      	lsls	r2, r2, #8
    823c:	4302      	orrs	r2, r0
    823e:	7b98      	ldrb	r0, [r3, #14]
    8240:	0400      	lsls	r0, r0, #16
    8242:	4302      	orrs	r2, r0
    8244:	7bd8      	ldrb	r0, [r3, #15]
    8246:	0600      	lsls	r0, r0, #24
    8248:	4310      	orrs	r0, r2
    824a:	006a      	lsls	r2, r5, #1
    824c:	1952      	adds	r2, r2, r5
    824e:	0092      	lsls	r2, r2, #2
    8250:	1812      	adds	r2, r2, r0
    8252:	2000      	movs	r0, #0
    8254:	7210      	strb	r0, [r2, #8]
    8256:	7250      	strb	r0, [r2, #9]
    8258:	7290      	strb	r0, [r2, #10]
    825a:	72d0      	strb	r0, [r2, #11]
		RegParams.pOtherChParams[updateDCycle.channelIndex].parametersDefined |= DUTY_CYCLE_DEFINED;
    825c:	7a1d      	ldrb	r5, [r3, #8]
    825e:	7a5a      	ldrb	r2, [r3, #9]
    8260:	0212      	lsls	r2, r2, #8
    8262:	432a      	orrs	r2, r5
    8264:	7a9d      	ldrb	r5, [r3, #10]
    8266:	042d      	lsls	r5, r5, #16
    8268:	432a      	orrs	r2, r5
    826a:	7add      	ldrb	r5, [r3, #11]
    826c:	062d      	lsls	r5, r5, #24
    826e:	4315      	orrs	r5, r2
    8270:	186d      	adds	r5, r5, r1
    8272:	7aea      	ldrb	r2, [r5, #11]
    8274:	2104      	movs	r1, #4
    8276:	430a      	orrs	r2, r1
    8278:	72ea      	strb	r2, [r5, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    827a:	2284      	movs	r2, #132	; 0x84
    827c:	0092      	lsls	r2, r2, #2
    827e:	5c9a      	ldrb	r2, [r3, r2]
    8280:	4907      	ldr	r1, [pc, #28]	; (82a0 <setDutyCycle+0xcc>)
    8282:	5c58      	ldrb	r0, [r3, r1]
    8284:	0200      	lsls	r0, r0, #8
    8286:	4310      	orrs	r0, r2
    8288:	b2c1      	uxtb	r1, r0
    828a:	0a00      	lsrs	r0, r0, #8
    828c:	4b05      	ldr	r3, [pc, #20]	; (82a4 <setDutyCycle+0xd0>)
    828e:	4798      	blx	r3
    8290:	e7b5      	b.n	81fe <setDutyCycle+0x2a>
    8292:	46c0      	nop			; (mov r8, r8)
    8294:	00015c7d 	.word	0x00015c7d
    8298:	00006cc1 	.word	0x00006cc1
    829c:	20001b4c 	.word	0x20001b4c
    82a0:	00000211 	.word	0x00000211
    82a4:	0000ad0d 	.word	0x0000ad0d

000082a8 <SearchAvailableChannel2>:
{
    82a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    82aa:	46de      	mov	lr, fp
    82ac:	4657      	mov	r7, sl
    82ae:	464e      	mov	r6, r9
    82b0:	4645      	mov	r5, r8
    82b2:	b5e0      	push	{r5, r6, r7, lr}
    82b4:	b087      	sub	sp, #28
    82b6:	af00      	add	r7, sp, #0
    82b8:	0004      	movs	r4, r0
    82ba:	4688      	mov	r8, r1
    82bc:	60f9      	str	r1, [r7, #12]
    82be:	0015      	movs	r5, r2
    82c0:	607b      	str	r3, [r7, #4]
	uint8_t ChList[maxChannels];
    82c2:	1dc3      	adds	r3, r0, #7
    82c4:	08db      	lsrs	r3, r3, #3
    82c6:	00db      	lsls	r3, r3, #3
    82c8:	466a      	mov	r2, sp
    82ca:	1ad3      	subs	r3, r2, r3
    82cc:	469d      	mov	sp, r3
    82ce:	613b      	str	r3, [r7, #16]
	memset(ChList, 0, sizeof(ChList));
    82d0:	0002      	movs	r2, r0
    82d2:	2100      	movs	r1, #0
    82d4:	4668      	mov	r0, sp
    82d6:	4b5c      	ldr	r3, [pc, #368]	; (8448 <SearchAvailableChannel2+0x1a0>)
    82d8:	4798      	blx	r3
	bool bandWithoutDutyCycle = (((1 << RegParams.band) & (ISM_EUBAND | ISM_ASBAND | (1 << ISM_JPN923))) == 0);
    82da:	232e      	movs	r3, #46	; 0x2e
    82dc:	4a5b      	ldr	r2, [pc, #364]	; (844c <SearchAvailableChannel2+0x1a4>)
    82de:	5cd6      	ldrb	r6, [r2, r3]
    if(transmissionType == false)
    82e0:	4643      	mov	r3, r8
    82e2:	2b00      	cmp	r3, #0
    82e4:	d148      	bne.n	8378 <SearchAvailableChannel2+0xd0>
	    if(RegParams.FeaturesSupport & JOIN_BACKOFF_SUPPORT)
    82e6:	3320      	adds	r3, #32
    82e8:	5cd3      	ldrb	r3, [r2, r3]
    82ea:	069b      	lsls	r3, r3, #26
    82ec:	d431      	bmi.n	8352 <SearchAvailableChannel2+0xaa>
		result = LORAWAN_NO_CHANNELS_FOUND;
    82ee:	2010      	movs	r0, #16
	for (i = 0; i < maxChannels; i++)
    82f0:	2c00      	cmp	r4, #0
    82f2:	d100      	bne.n	82f6 <SearchAvailableChannel2+0x4e>
    82f4:	e093      	b.n	841e <SearchAvailableChannel2+0x176>
	bool bandWithoutDutyCycle = (((1 << RegParams.band) & (ISM_EUBAND | ISM_ASBAND | (1 << ISM_JPN923))) == 0);
    82f6:	4b56      	ldr	r3, [pc, #344]	; (8450 <SearchAvailableChannel2+0x1a8>)
    82f8:	4133      	asrs	r3, r6
    82fa:	2201      	movs	r2, #1
    82fc:	401a      	ands	r2, r3
    82fe:	4690      	mov	r8, r2
				(bandWithoutDutyCycle || RegParams.pSubBandParams[RegParams.pOtherChParams[i].subBandId].subBandTimeout == 0))
    8300:	4b52      	ldr	r3, [pc, #328]	; (844c <SearchAvailableChannel2+0x1a4>)
    8302:	7b19      	ldrb	r1, [r3, #12]
    8304:	7b5a      	ldrb	r2, [r3, #13]
    8306:	0212      	lsls	r2, r2, #8
    8308:	4311      	orrs	r1, r2
    830a:	7b9a      	ldrb	r2, [r3, #14]
    830c:	0412      	lsls	r2, r2, #16
    830e:	430a      	orrs	r2, r1
    8310:	7bd9      	ldrb	r1, [r3, #15]
    8312:	0609      	lsls	r1, r1, #24
    8314:	4311      	orrs	r1, r2
    8316:	468c      	mov	ip, r1
    8318:	7a18      	ldrb	r0, [r3, #8]
    831a:	7a5a      	ldrb	r2, [r3, #9]
    831c:	0212      	lsls	r2, r2, #8
    831e:	4302      	orrs	r2, r0
    8320:	7a98      	ldrb	r0, [r3, #10]
    8322:	0400      	lsls	r0, r0, #16
    8324:	4302      	orrs	r2, r0
    8326:	7ad8      	ldrb	r0, [r3, #11]
    8328:	0600      	lsls	r0, r0, #24
    832a:	4310      	orrs	r0, r2
			if ((RegParams.pChParams[i].status == ENABLED) &&
    832c:	791a      	ldrb	r2, [r3, #4]
    832e:	7959      	ldrb	r1, [r3, #5]
    8330:	0209      	lsls	r1, r1, #8
    8332:	4311      	orrs	r1, r2
    8334:	799a      	ldrb	r2, [r3, #6]
    8336:	0412      	lsls	r2, r2, #16
    8338:	4311      	orrs	r1, r2
    833a:	79da      	ldrb	r2, [r3, #7]
    833c:	0612      	lsls	r2, r2, #24
    833e:	430a      	orrs	r2, r1
    8340:	0006      	movs	r6, r0
    8342:	3608      	adds	r6, #8
    8344:	3009      	adds	r0, #9
				(bandWithoutDutyCycle || RegParams.pSubBandParams[RegParams.pOtherChParams[i].subBandId].subBandTimeout == 0))
    8346:	2300      	movs	r3, #0
    8348:	617b      	str	r3, [r7, #20]
				(currDr >= RegParams.pChParams[i].dataRange.min) &&
    834a:	46aa      	mov	sl, r5
    834c:	46a9      	mov	r9, r5
    834e:	0025      	movs	r5, r4
    8350:	e036      	b.n	83c0 <SearchAvailableChannel2+0x118>
		    if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId)) //check timerrunning
    8352:	0011      	movs	r1, r2
    8354:	7d13      	ldrb	r3, [r2, #20]
    8356:	7d52      	ldrb	r2, [r2, #21]
    8358:	0212      	lsls	r2, r2, #8
    835a:	431a      	orrs	r2, r3
    835c:	7d8b      	ldrb	r3, [r1, #22]
    835e:	041b      	lsls	r3, r3, #16
    8360:	431a      	orrs	r2, r3
    8362:	7dcb      	ldrb	r3, [r1, #23]
    8364:	061b      	lsls	r3, r3, #24
    8366:	4313      	orrs	r3, r2
    8368:	7a18      	ldrb	r0, [r3, #8]
    836a:	4b3a      	ldr	r3, [pc, #232]	; (8454 <SearchAvailableChannel2+0x1ac>)
    836c:	4798      	blx	r3
    836e:	0003      	movs	r3, r0
			    return LORAWAN_NO_CHANNELS_FOUND;
    8370:	2010      	movs	r0, #16
		    if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId)) //check timerrunning
    8372:	2b00      	cmp	r3, #0
    8374:	d0bb      	beq.n	82ee <SearchAvailableChannel2+0x46>
    8376:	e052      	b.n	841e <SearchAvailableChannel2+0x176>
	    if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout)
    8378:	4934      	ldr	r1, [pc, #208]	; (844c <SearchAvailableChannel2+0x1a4>)
    837a:	23ba      	movs	r3, #186	; 0xba
    837c:	33ff      	adds	r3, #255	; 0xff
    837e:	5ccb      	ldrb	r3, [r1, r3]
    8380:	22dd      	movs	r2, #221	; 0xdd
    8382:	0052      	lsls	r2, r2, #1
    8384:	5c8a      	ldrb	r2, [r1, r2]
    8386:	0212      	lsls	r2, r2, #8
    8388:	431a      	orrs	r2, r3
    838a:	23bc      	movs	r3, #188	; 0xbc
    838c:	33ff      	adds	r3, #255	; 0xff
    838e:	5ccb      	ldrb	r3, [r1, r3]
    8390:	041b      	lsls	r3, r3, #16
    8392:	431a      	orrs	r2, r3
    8394:	23de      	movs	r3, #222	; 0xde
    8396:	005b      	lsls	r3, r3, #1
    8398:	5ccb      	ldrb	r3, [r1, r3]
    839a:	061b      	lsls	r3, r3, #24
    839c:	4313      	orrs	r3, r2
		    return LORAWAN_NO_CHANNELS_FOUND;
    839e:	2010      	movs	r0, #16
	    if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout)
    83a0:	2b00      	cmp	r3, #0
    83a2:	d0a4      	beq.n	82ee <SearchAvailableChannel2+0x46>
    83a4:	e03b      	b.n	841e <SearchAvailableChannel2+0x176>
					ChList[num] = i;
    83a6:	693c      	ldr	r4, [r7, #16]
    83a8:	6979      	ldr	r1, [r7, #20]
    83aa:	5463      	strb	r3, [r4, r1]
					num++;
    83ac:	3101      	adds	r1, #1
    83ae:	b2c9      	uxtb	r1, r1
    83b0:	6179      	str	r1, [r7, #20]
	for (i = 0; i < maxChannels; i++)
    83b2:	3301      	adds	r3, #1
    83b4:	b2db      	uxtb	r3, r3
    83b6:	3202      	adds	r2, #2
    83b8:	360c      	adds	r6, #12
    83ba:	300c      	adds	r0, #12
    83bc:	429d      	cmp	r5, r3
    83be:	d02a      	beq.n	8416 <SearchAvailableChannel2+0x16e>
			if ((RegParams.pChParams[i].status == ENABLED) &&
    83c0:	7811      	ldrb	r1, [r2, #0]
    83c2:	2900      	cmp	r1, #0
    83c4:	d0f5      	beq.n	83b2 <SearchAvailableChannel2+0x10a>
				(currDr >= RegParams.pChParams[i].dataRange.min) &&
    83c6:	7851      	ldrb	r1, [r2, #1]
    83c8:	0709      	lsls	r1, r1, #28
    83ca:	0f09      	lsrs	r1, r1, #28
			if ((RegParams.pChParams[i].status == ENABLED) &&
    83cc:	4589      	cmp	r9, r1
    83ce:	dbf0      	blt.n	83b2 <SearchAvailableChannel2+0x10a>
				(currDr <= RegParams.pChParams[i].dataRange.max)&&
    83d0:	7851      	ldrb	r1, [r2, #1]
    83d2:	0909      	lsrs	r1, r1, #4
				(currDr >= RegParams.pChParams[i].dataRange.min) &&
    83d4:	458a      	cmp	sl, r1
    83d6:	dcec      	bgt.n	83b2 <SearchAvailableChannel2+0x10a>
				(currDr <= RegParams.pChParams[i].dataRange.max)&&
    83d8:	4641      	mov	r1, r8
    83da:	2900      	cmp	r1, #0
    83dc:	d014      	beq.n	8408 <SearchAvailableChannel2+0x160>
				(bandWithoutDutyCycle || RegParams.pSubBandParams[RegParams.pOtherChParams[i].subBandId].subBandTimeout == 0))
    83de:	7834      	ldrb	r4, [r6, #0]
    83e0:	0061      	lsls	r1, r4, #1
    83e2:	1909      	adds	r1, r1, r4
    83e4:	0089      	lsls	r1, r1, #2
    83e6:	4461      	add	r1, ip
    83e8:	7a0c      	ldrb	r4, [r1, #8]
    83ea:	46a3      	mov	fp, r4
    83ec:	60b9      	str	r1, [r7, #8]
    83ee:	7a4c      	ldrb	r4, [r1, #9]
    83f0:	0224      	lsls	r4, r4, #8
    83f2:	4659      	mov	r1, fp
    83f4:	430c      	orrs	r4, r1
    83f6:	68b9      	ldr	r1, [r7, #8]
    83f8:	7a89      	ldrb	r1, [r1, #10]
    83fa:	0409      	lsls	r1, r1, #16
    83fc:	430c      	orrs	r4, r1
    83fe:	68b9      	ldr	r1, [r7, #8]
    8400:	7ac9      	ldrb	r1, [r1, #11]
    8402:	0609      	lsls	r1, r1, #24
    8404:	4321      	orrs	r1, r4
    8406:	d1d4      	bne.n	83b2 <SearchAvailableChannel2+0x10a>
				if(((transmissionType == 0)  && (RegParams.pOtherChParams[i].joinRequestChannel == 1)) || (transmissionType != 0)) 
    8408:	68f9      	ldr	r1, [r7, #12]
    840a:	2900      	cmp	r1, #0
    840c:	d1cb      	bne.n	83a6 <SearchAvailableChannel2+0xfe>
    840e:	7801      	ldrb	r1, [r0, #0]
    8410:	2900      	cmp	r1, #0
    8412:	d0ce      	beq.n	83b2 <SearchAvailableChannel2+0x10a>
    8414:	e7c7      	b.n	83a6 <SearchAvailableChannel2+0xfe>
		result = LORAWAN_NO_CHANNELS_FOUND;
    8416:	2010      	movs	r0, #16
	if(0 != num)
    8418:	697c      	ldr	r4, [r7, #20]
    841a:	2c00      	cmp	r4, #0
    841c:	d107      	bne.n	842e <SearchAvailableChannel2+0x186>
}
    841e:	46bd      	mov	sp, r7
    8420:	b007      	add	sp, #28
    8422:	bc3c      	pop	{r2, r3, r4, r5}
    8424:	4690      	mov	r8, r2
    8426:	4699      	mov	r9, r3
    8428:	46a2      	mov	sl, r4
    842a:	46ab      	mov	fp, r5
    842c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		randomNumber = rand() % num;
    842e:	4b0a      	ldr	r3, [pc, #40]	; (8458 <SearchAvailableChannel2+0x1b0>)
    8430:	4798      	blx	r3
    8432:	0021      	movs	r1, r4
    8434:	4b09      	ldr	r3, [pc, #36]	; (845c <SearchAvailableChannel2+0x1b4>)
    8436:	4798      	blx	r3
		*channelIndex = ChList[randomNumber];
    8438:	23ff      	movs	r3, #255	; 0xff
    843a:	4019      	ands	r1, r3
    843c:	693b      	ldr	r3, [r7, #16]
    843e:	5c5b      	ldrb	r3, [r3, r1]
    8440:	687a      	ldr	r2, [r7, #4]
    8442:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    8444:	2008      	movs	r0, #8
    8446:	e7ea      	b.n	841e <SearchAvailableChannel2+0x176>
    8448:	00015d01 	.word	0x00015d01
    844c:	20001b4c 	.word	0x20001b4c
    8450:	00007fe3 	.word	0x00007fe3
    8454:	0000be45 	.word	0x0000be45
    8458:	00015e81 	.word	0x00015e81
    845c:	00012d75 	.word	0x00012d75

00008460 <LORAREG_GetAttr_FreeChannel2>:
{
    8460:	b570      	push	{r4, r5, r6, lr}
	memcpy(&newFreeChannelReq,(NewFreeChannelReq_t *)attrInput,sizeof(NewFreeChannelReq_t));
    8462:	784c      	ldrb	r4, [r1, #1]
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    8464:	202a      	movs	r0, #42	; 0x2a
    8466:	4d07      	ldr	r5, [pc, #28]	; (8484 <LORAREG_GetAttr_FreeChannel2+0x24>)
    8468:	562d      	ldrsb	r5, [r5, r0]
		return LORAWAN_INVALID_PARAMETER;
    846a:	3820      	subs	r0, #32
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    846c:	42ac      	cmp	r4, r5
    846e:	dd00      	ble.n	8472 <LORAREG_GetAttr_FreeChannel2+0x12>
}
    8470:	bd70      	pop	{r4, r5, r6, pc}
		result = SearchAvailableChannel2(newFreeChannelReq.maxChannels,newFreeChannelReq.transmissionType,newFreeChannelReq.currDr,(uint8_t*)attrOutput);
    8472:	7888      	ldrb	r0, [r1, #2]
    8474:	7809      	ldrb	r1, [r1, #0]
    8476:	0013      	movs	r3, r2
    8478:	0002      	movs	r2, r0
    847a:	0020      	movs	r0, r4
    847c:	4c02      	ldr	r4, [pc, #8]	; (8488 <LORAREG_GetAttr_FreeChannel2+0x28>)
    847e:	47a0      	blx	r4
	return result;
    8480:	e7f6      	b.n	8470 <LORAREG_GetAttr_FreeChannel2+0x10>
    8482:	46c0      	nop			; (mov r8, r8)
    8484:	20001b4c 	.word	0x20001b4c
    8488:	000082a9 	.word	0x000082a9

0000848c <setJoinBackoffCntl>:
{   
    848c:	b500      	push	{lr}
    848e:	b083      	sub	sp, #12
	memcpy(&joinbackoffcntl,attrInput,sizeof(bool));
    8490:	780b      	ldrb	r3, [r1, #0]
    8492:	466a      	mov	r2, sp
    8494:	71d3      	strb	r3, [r2, #7]
	if(joinbackoffcntl == false)
    8496:	2b00      	cmp	r3, #0
    8498:	d145      	bne.n	8526 <setJoinBackoffCntl+0x9a>
		if(RegParams.FeaturesSupport & JOIN_BACKOFF_SUPPORT)
    849a:	3320      	adds	r3, #32
    849c:	4a26      	ldr	r2, [pc, #152]	; (8538 <setJoinBackoffCntl+0xac>)
    849e:	5cd3      	ldrb	r3, [r2, r3]
    84a0:	069a      	lsls	r2, r3, #26
    84a2:	d546      	bpl.n	8532 <setJoinBackoffCntl+0xa6>
			RegParams.FeaturesSupport &= ~JOIN_BACKOFF_SUPPORT;
    84a4:	4924      	ldr	r1, [pc, #144]	; (8538 <setJoinBackoffCntl+0xac>)
    84a6:	2220      	movs	r2, #32
    84a8:	4393      	bics	r3, r2
    84aa:	548b      	strb	r3, [r1, r2]
			if (SwTimerIsRunning(RegParams.pJoinBackoffTimer->timerId))
    84ac:	7e0b      	ldrb	r3, [r1, #24]
    84ae:	7e4a      	ldrb	r2, [r1, #25]
    84b0:	0212      	lsls	r2, r2, #8
    84b2:	431a      	orrs	r2, r3
    84b4:	7e8b      	ldrb	r3, [r1, #26]
    84b6:	041b      	lsls	r3, r3, #16
    84b8:	431a      	orrs	r2, r3
    84ba:	7ecb      	ldrb	r3, [r1, #27]
    84bc:	061b      	lsls	r3, r3, #24
    84be:	4313      	orrs	r3, r2
    84c0:	7818      	ldrb	r0, [r3, #0]
    84c2:	4b1e      	ldr	r3, [pc, #120]	; (853c <setJoinBackoffCntl+0xb0>)
    84c4:	4798      	blx	r3
    84c6:	2800      	cmp	r0, #0
    84c8:	d11e      	bne.n	8508 <setJoinBackoffCntl+0x7c>
			if (SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId))
    84ca:	491b      	ldr	r1, [pc, #108]	; (8538 <setJoinBackoffCntl+0xac>)
    84cc:	7d0b      	ldrb	r3, [r1, #20]
    84ce:	7d4a      	ldrb	r2, [r1, #21]
    84d0:	0212      	lsls	r2, r2, #8
    84d2:	431a      	orrs	r2, r3
    84d4:	7d8b      	ldrb	r3, [r1, #22]
    84d6:	041b      	lsls	r3, r3, #16
    84d8:	431a      	orrs	r2, r3
    84da:	7dcb      	ldrb	r3, [r1, #23]
    84dc:	061b      	lsls	r3, r3, #24
    84de:	4313      	orrs	r3, r2
    84e0:	7a18      	ldrb	r0, [r3, #8]
    84e2:	4b16      	ldr	r3, [pc, #88]	; (853c <setJoinBackoffCntl+0xb0>)
    84e4:	4798      	blx	r3
    84e6:	2800      	cmp	r0, #0
    84e8:	d023      	beq.n	8532 <setJoinBackoffCntl+0xa6>
				SwTimerStop(RegParams.pJoinDutyCycleTimer->timerId);
    84ea:	4913      	ldr	r1, [pc, #76]	; (8538 <setJoinBackoffCntl+0xac>)
    84ec:	7d0b      	ldrb	r3, [r1, #20]
    84ee:	7d4a      	ldrb	r2, [r1, #21]
    84f0:	0212      	lsls	r2, r2, #8
    84f2:	431a      	orrs	r2, r3
    84f4:	7d8b      	ldrb	r3, [r1, #22]
    84f6:	041b      	lsls	r3, r3, #16
    84f8:	431a      	orrs	r2, r3
    84fa:	7dcb      	ldrb	r3, [r1, #23]
    84fc:	061b      	lsls	r3, r3, #24
    84fe:	4313      	orrs	r3, r2
    8500:	7a18      	ldrb	r0, [r3, #8]
    8502:	4b0f      	ldr	r3, [pc, #60]	; (8540 <setJoinBackoffCntl+0xb4>)
    8504:	4798      	blx	r3
    8506:	e014      	b.n	8532 <setJoinBackoffCntl+0xa6>
				SwTimerStop(RegParams.pJoinBackoffTimer->timerId);
    8508:	490b      	ldr	r1, [pc, #44]	; (8538 <setJoinBackoffCntl+0xac>)
    850a:	7e0b      	ldrb	r3, [r1, #24]
    850c:	7e4a      	ldrb	r2, [r1, #25]
    850e:	0212      	lsls	r2, r2, #8
    8510:	431a      	orrs	r2, r3
    8512:	7e8b      	ldrb	r3, [r1, #26]
    8514:	041b      	lsls	r3, r3, #16
    8516:	431a      	orrs	r2, r3
    8518:	7ecb      	ldrb	r3, [r1, #27]
    851a:	061b      	lsls	r3, r3, #24
    851c:	4313      	orrs	r3, r2
    851e:	7818      	ldrb	r0, [r3, #0]
    8520:	4b07      	ldr	r3, [pc, #28]	; (8540 <setJoinBackoffCntl+0xb4>)
    8522:	4798      	blx	r3
    8524:	e7d1      	b.n	84ca <setJoinBackoffCntl+0x3e>
		RegParams.FeaturesSupport |= JOIN_BACKOFF_SUPPORT;
    8526:	4904      	ldr	r1, [pc, #16]	; (8538 <setJoinBackoffCntl+0xac>)
    8528:	2220      	movs	r2, #32
    852a:	5c8b      	ldrb	r3, [r1, r2]
    852c:	2020      	movs	r0, #32
    852e:	4303      	orrs	r3, r0
    8530:	548b      	strb	r3, [r1, r2]
}
    8532:	2008      	movs	r0, #8
    8534:	b003      	add	sp, #12
    8536:	bd00      	pop	{pc}
    8538:	20001b4c 	.word	0x20001b4c
    853c:	0000be45 	.word	0x0000be45
    8540:	0000bfb9 	.word	0x0000bfb9

00008544 <setJoinBackOffTimer>:
{
    8544:	b510      	push	{r4, lr}
    8546:	b084      	sub	sp, #16
	memcpy(&startJoinBackOffTimer,attrInput,sizeof(bool));
    8548:	780b      	ldrb	r3, [r1, #0]
    854a:	220f      	movs	r2, #15
    854c:	446a      	add	r2, sp
    854e:	7013      	strb	r3, [r2, #0]
	if(startJoinBackOffTimer == true)
    8550:	2b00      	cmp	r3, #0
    8552:	d113      	bne.n	857c <setJoinBackOffTimer+0x38>
		SwTimerStop(RegParams.pJoinBackoffTimer->timerId);
    8554:	4c13      	ldr	r4, [pc, #76]	; (85a4 <setJoinBackOffTimer+0x60>)
    8556:	7e23      	ldrb	r3, [r4, #24]
    8558:	7e62      	ldrb	r2, [r4, #25]
    855a:	0212      	lsls	r2, r2, #8
    855c:	431a      	orrs	r2, r3
    855e:	7ea3      	ldrb	r3, [r4, #26]
    8560:	041b      	lsls	r3, r3, #16
    8562:	431a      	orrs	r2, r3
    8564:	7ee3      	ldrb	r3, [r4, #27]
    8566:	061b      	lsls	r3, r3, #24
    8568:	4313      	orrs	r3, r2
    856a:	7818      	ldrb	r0, [r3, #0]
    856c:	4b0e      	ldr	r3, [pc, #56]	; (85a8 <setJoinBackOffTimer+0x64>)
    856e:	4798      	blx	r3
		RegParams.joinbccount = 0;
    8570:	2200      	movs	r2, #0
    8572:	2342      	movs	r3, #66	; 0x42
    8574:	54e2      	strb	r2, [r4, r3]
}
    8576:	2008      	movs	r0, #8
    8578:	b004      	add	sp, #16
    857a:	bd10      	pop	{r4, pc}
		SwTimerStart (RegParams.pJoinBackoffTimer->timerId, MS_TO_US(BACKOFF_BASE_TIME_IN_MS), SW_TIMEOUT_RELATIVE, (void *)JoinBackoffCallback, NULL);
    857c:	4909      	ldr	r1, [pc, #36]	; (85a4 <setJoinBackOffTimer+0x60>)
    857e:	7e0b      	ldrb	r3, [r1, #24]
    8580:	7e4a      	ldrb	r2, [r1, #25]
    8582:	0212      	lsls	r2, r2, #8
    8584:	431a      	orrs	r2, r3
    8586:	7e8b      	ldrb	r3, [r1, #26]
    8588:	041b      	lsls	r3, r3, #16
    858a:	431a      	orrs	r2, r3
    858c:	7ecb      	ldrb	r3, [r1, #27]
    858e:	061b      	lsls	r3, r3, #24
    8590:	4313      	orrs	r3, r2
    8592:	7818      	ldrb	r0, [r3, #0]
    8594:	2300      	movs	r3, #0
    8596:	9300      	str	r3, [sp, #0]
    8598:	4b04      	ldr	r3, [pc, #16]	; (85ac <setJoinBackOffTimer+0x68>)
    859a:	2200      	movs	r2, #0
    859c:	4904      	ldr	r1, [pc, #16]	; (85b0 <setJoinBackOffTimer+0x6c>)
    859e:	4c05      	ldr	r4, [pc, #20]	; (85b4 <setJoinBackOffTimer+0x70>)
    85a0:	47a0      	blx	r4
    85a2:	e7e8      	b.n	8576 <setJoinBackOffTimer+0x32>
    85a4:	20001b4c 	.word	0x20001b4c
    85a8:	0000bfb9 	.word	0x0000bfb9
    85ac:	000091b5 	.word	0x000091b5
    85b0:	6b49d200 	.word	0x6b49d200
    85b4:	0000bcad 	.word	0x0000bcad

000085b8 <setJoinDutyCycleTimer>:
{
    85b8:	b530      	push	{r4, r5, lr}
    85ba:	b085      	sub	sp, #20
	memcpy(&UpdateJoinDutyCycleTimer,attrInput,sizeof(UpdateJoinDutyCycleTimer_t));
    85bc:	ac02      	add	r4, sp, #8
    85be:	2208      	movs	r2, #8
    85c0:	0020      	movs	r0, r4
    85c2:	4b93      	ldr	r3, [pc, #588]	; (8810 <setJoinDutyCycleTimer+0x258>)
    85c4:	4798      	blx	r3
	if(UpdateJoinDutyCycleTimer.startJoinDutyCycleTimer == true)
    85c6:	7923      	ldrb	r3, [r4, #4]
    85c8:	2b00      	cmp	r3, #0
    85ca:	d100      	bne.n	85ce <setJoinDutyCycleTimer+0x16>
    85cc:	e0f8      	b.n	87c0 <setJoinDutyCycleTimer+0x208>
			if(RegParams.joinbccount < AGGREGATEDTIME_1HR)
    85ce:	2342      	movs	r3, #66	; 0x42
    85d0:	4a90      	ldr	r2, [pc, #576]	; (8814 <setJoinDutyCycleTimer+0x25c>)
    85d2:	5cd3      	ldrb	r3, [r2, r3]
    85d4:	2b01      	cmp	r3, #1
    85d6:	d800      	bhi.n	85da <setJoinDutyCycleTimer+0x22>
    85d8:	e081      	b.n	86de <setJoinDutyCycleTimer+0x126>
			else if (RegParams.joinbccount < AGGREGATEDTIME_10HR)
    85da:	2b13      	cmp	r3, #19
    85dc:	d900      	bls.n	85e0 <setJoinDutyCycleTimer+0x28>
    85de:	e08d      	b.n	86fc <setJoinDutyCycleTimer+0x144>
				RegParams.joinDutyCycleTimeout = (uint32_t)UpdateJoinDutyCycleTimer.joinreqTimeonAir * (JOIN_BACKOFF_PRESCALAR_10HR - 1);
    85e0:	4b8d      	ldr	r3, [pc, #564]	; (8818 <setJoinDutyCycleTimer+0x260>)
    85e2:	9a02      	ldr	r2, [sp, #8]
    85e4:	4353      	muls	r3, r2
    85e6:	4a8b      	ldr	r2, [pc, #556]	; (8814 <setJoinDutyCycleTimer+0x25c>)
    85e8:	323e      	adds	r2, #62	; 0x3e
    85ea:	7013      	strb	r3, [r2, #0]
    85ec:	0a19      	lsrs	r1, r3, #8
    85ee:	7051      	strb	r1, [r2, #1]
    85f0:	0c19      	lsrs	r1, r3, #16
    85f2:	7091      	strb	r1, [r2, #2]
    85f4:	0e1b      	lsrs	r3, r3, #24
    85f6:	70d3      	strb	r3, [r2, #3]
		if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId))
    85f8:	4986      	ldr	r1, [pc, #536]	; (8814 <setJoinDutyCycleTimer+0x25c>)
    85fa:	7d0b      	ldrb	r3, [r1, #20]
    85fc:	7d4a      	ldrb	r2, [r1, #21]
    85fe:	0212      	lsls	r2, r2, #8
    8600:	431a      	orrs	r2, r3
    8602:	7d8b      	ldrb	r3, [r1, #22]
    8604:	041b      	lsls	r3, r3, #16
    8606:	431a      	orrs	r2, r3
    8608:	7dcb      	ldrb	r3, [r1, #23]
    860a:	061b      	lsls	r3, r3, #24
    860c:	4313      	orrs	r3, r2
    860e:	7a18      	ldrb	r0, [r3, #8]
    8610:	4b82      	ldr	r3, [pc, #520]	; (881c <setJoinDutyCycleTimer+0x264>)
    8612:	4798      	blx	r3
	uint32_t delta = 0,ticks;
    8614:	2400      	movs	r4, #0
		if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId))
    8616:	2800      	cmp	r0, #0
    8618:	d17d      	bne.n	8716 <setJoinDutyCycleTimer+0x15e>
		if(RegParams.joinDutyCycleTimeout != 0)
    861a:	4b7e      	ldr	r3, [pc, #504]	; (8814 <setJoinDutyCycleTimer+0x25c>)
    861c:	213e      	movs	r1, #62	; 0x3e
    861e:	5c59      	ldrb	r1, [r3, r1]
    8620:	203f      	movs	r0, #63	; 0x3f
    8622:	5c18      	ldrb	r0, [r3, r0]
    8624:	0200      	lsls	r0, r0, #8
    8626:	4308      	orrs	r0, r1
    8628:	2140      	movs	r1, #64	; 0x40
    862a:	5c59      	ldrb	r1, [r3, r1]
    862c:	0409      	lsls	r1, r1, #16
    862e:	4308      	orrs	r0, r1
    8630:	2141      	movs	r1, #65	; 0x41
    8632:	5c59      	ldrb	r1, [r3, r1]
    8634:	0609      	lsls	r1, r1, #24
    8636:	4301      	orrs	r1, r0
    8638:	d100      	bne.n	863c <setJoinDutyCycleTimer+0x84>
    863a:	e0e5      	b.n	8808 <setJoinDutyCycleTimer+0x250>
			if(RegParams.joinDutyCycleTimeout > delta)
    863c:	428c      	cmp	r4, r1
    863e:	d300      	bcc.n	8642 <setJoinDutyCycleTimer+0x8a>
    8640:	e0b6      	b.n	87b0 <setJoinDutyCycleTimer+0x1f8>
				RegParams.joinDutyCycleTimeout = RegParams.joinDutyCycleTimeout - delta;
    8642:	1b09      	subs	r1, r1, r4
    8644:	333e      	adds	r3, #62	; 0x3e
    8646:	7019      	strb	r1, [r3, #0]
    8648:	0a0a      	lsrs	r2, r1, #8
    864a:	705a      	strb	r2, [r3, #1]
    864c:	0c0a      	lsrs	r2, r1, #16
    864e:	709a      	strb	r2, [r3, #2]
    8650:	0e0a      	lsrs	r2, r1, #24
    8652:	70da      	strb	r2, [r3, #3]
				if(RegParams.joinDutyCycleTimeout > US_TO_MS(SWTIMER_MAX_TIMEOUT))
    8654:	4b72      	ldr	r3, [pc, #456]	; (8820 <setJoinDutyCycleTimer+0x268>)
    8656:	4299      	cmp	r1, r3
    8658:	d800      	bhi.n	865c <setJoinDutyCycleTimer+0xa4>
    865a:	e093      	b.n	8784 <setJoinDutyCycleTimer+0x1cc>
					RegParams.pJoinDutyCycleTimer->remainingtime =RegParams.joinDutyCycleTimeout - (US_TO_MS(SWTIMER_MAX_TIMEOUT)) ;
    865c:	4c6d      	ldr	r4, [pc, #436]	; (8814 <setJoinDutyCycleTimer+0x25c>)
    865e:	7d23      	ldrb	r3, [r4, #20]
    8660:	7d62      	ldrb	r2, [r4, #21]
    8662:	0212      	lsls	r2, r2, #8
    8664:	431a      	orrs	r2, r3
    8666:	7da3      	ldrb	r3, [r4, #22]
    8668:	041b      	lsls	r3, r3, #16
    866a:	431a      	orrs	r2, r3
    866c:	7de3      	ldrb	r3, [r4, #23]
    866e:	061b      	lsls	r3, r3, #24
    8670:	4313      	orrs	r3, r2
    8672:	4a6c      	ldr	r2, [pc, #432]	; (8824 <setJoinDutyCycleTimer+0x26c>)
    8674:	4694      	mov	ip, r2
    8676:	4461      	add	r1, ip
    8678:	7119      	strb	r1, [r3, #4]
    867a:	0a0a      	lsrs	r2, r1, #8
    867c:	715a      	strb	r2, [r3, #5]
    867e:	0c0a      	lsrs	r2, r1, #16
    8680:	719a      	strb	r2, [r3, #6]
    8682:	0e09      	lsrs	r1, r1, #24
    8684:	71d9      	strb	r1, [r3, #7]
					SwTimerStart(RegParams.pJoinDutyCycleTimer->timerId, SWTIMER_MAX_TIMEOUT, SW_TIMEOUT_RELATIVE, (void *)JoinDutyCycleCallback, NULL);
    8686:	7d23      	ldrb	r3, [r4, #20]
    8688:	7d62      	ldrb	r2, [r4, #21]
    868a:	0212      	lsls	r2, r2, #8
    868c:	431a      	orrs	r2, r3
    868e:	7da3      	ldrb	r3, [r4, #22]
    8690:	041b      	lsls	r3, r3, #16
    8692:	431a      	orrs	r2, r3
    8694:	7de3      	ldrb	r3, [r4, #23]
    8696:	061b      	lsls	r3, r3, #24
    8698:	4313      	orrs	r3, r2
    869a:	7a18      	ldrb	r0, [r3, #8]
    869c:	2300      	movs	r3, #0
    869e:	9300      	str	r3, [sp, #0]
    86a0:	4b61      	ldr	r3, [pc, #388]	; (8828 <setJoinDutyCycleTimer+0x270>)
    86a2:	2200      	movs	r2, #0
    86a4:	4961      	ldr	r1, [pc, #388]	; (882c <setJoinDutyCycleTimer+0x274>)
    86a6:	4d62      	ldr	r5, [pc, #392]	; (8830 <setJoinDutyCycleTimer+0x278>)
    86a8:	47a8      	blx	r5
					RegParams.joinDutyCycleTimeout = RegParams.joinDutyCycleTimeout - (US_TO_MS(SWTIMER_MAX_TIMEOUT));
    86aa:	233e      	movs	r3, #62	; 0x3e
    86ac:	5ce3      	ldrb	r3, [r4, r3]
    86ae:	223f      	movs	r2, #63	; 0x3f
    86b0:	5ca2      	ldrb	r2, [r4, r2]
    86b2:	0212      	lsls	r2, r2, #8
    86b4:	431a      	orrs	r2, r3
    86b6:	2340      	movs	r3, #64	; 0x40
    86b8:	5ce3      	ldrb	r3, [r4, r3]
    86ba:	041b      	lsls	r3, r3, #16
    86bc:	431a      	orrs	r2, r3
    86be:	2341      	movs	r3, #65	; 0x41
    86c0:	5ce3      	ldrb	r3, [r4, r3]
    86c2:	061b      	lsls	r3, r3, #24
    86c4:	4313      	orrs	r3, r2
    86c6:	4a57      	ldr	r2, [pc, #348]	; (8824 <setJoinDutyCycleTimer+0x26c>)
    86c8:	4694      	mov	ip, r2
    86ca:	4463      	add	r3, ip
    86cc:	343e      	adds	r4, #62	; 0x3e
    86ce:	7023      	strb	r3, [r4, #0]
    86d0:	0a1a      	lsrs	r2, r3, #8
    86d2:	7062      	strb	r2, [r4, #1]
    86d4:	0c1a      	lsrs	r2, r3, #16
    86d6:	70a2      	strb	r2, [r4, #2]
    86d8:	0e1b      	lsrs	r3, r3, #24
    86da:	70e3      	strb	r3, [r4, #3]
    86dc:	e094      	b.n	8808 <setJoinDutyCycleTimer+0x250>
				RegParams.joinDutyCycleTimeout = (uint32_t)UpdateJoinDutyCycleTimer.joinreqTimeonAir * (JOIN_BACKOFF_PRESCALAR_1HR - 1);
    86de:	9a02      	ldr	r2, [sp, #8]
    86e0:	0053      	lsls	r3, r2, #1
    86e2:	189b      	adds	r3, r3, r2
    86e4:	015a      	lsls	r2, r3, #5
    86e6:	189b      	adds	r3, r3, r2
    86e8:	4a4a      	ldr	r2, [pc, #296]	; (8814 <setJoinDutyCycleTimer+0x25c>)
    86ea:	323e      	adds	r2, #62	; 0x3e
    86ec:	7013      	strb	r3, [r2, #0]
    86ee:	0a19      	lsrs	r1, r3, #8
    86f0:	7051      	strb	r1, [r2, #1]
    86f2:	0c19      	lsrs	r1, r3, #16
    86f4:	7091      	strb	r1, [r2, #2]
    86f6:	0e1b      	lsrs	r3, r3, #24
    86f8:	70d3      	strb	r3, [r2, #3]
    86fa:	e77d      	b.n	85f8 <setJoinDutyCycleTimer+0x40>
				RegParams.joinDutyCycleTimeout = (uint32_t)UpdateJoinDutyCycleTimer.joinreqTimeonAir * (JOIN_BACKOFF_PRESCALAR_24HR - 1);
    86fc:	4b4d      	ldr	r3, [pc, #308]	; (8834 <setJoinDutyCycleTimer+0x27c>)
    86fe:	9a02      	ldr	r2, [sp, #8]
    8700:	4353      	muls	r3, r2
    8702:	4a44      	ldr	r2, [pc, #272]	; (8814 <setJoinDutyCycleTimer+0x25c>)
    8704:	323e      	adds	r2, #62	; 0x3e
    8706:	7013      	strb	r3, [r2, #0]
    8708:	0a19      	lsrs	r1, r3, #8
    870a:	7051      	strb	r1, [r2, #1]
    870c:	0c19      	lsrs	r1, r3, #16
    870e:	7091      	strb	r1, [r2, #2]
    8710:	0e1b      	lsrs	r3, r3, #24
    8712:	70d3      	strb	r3, [r2, #3]
    8714:	e770      	b.n	85f8 <setJoinDutyCycleTimer+0x40>
			ticks = SwTimerReadValue(RegParams.pJoinDutyCycleTimer->timerId);
    8716:	4c3f      	ldr	r4, [pc, #252]	; (8814 <setJoinDutyCycleTimer+0x25c>)
    8718:	7d23      	ldrb	r3, [r4, #20]
    871a:	7d62      	ldrb	r2, [r4, #21]
    871c:	0212      	lsls	r2, r2, #8
    871e:	431a      	orrs	r2, r3
    8720:	7da3      	ldrb	r3, [r4, #22]
    8722:	041b      	lsls	r3, r3, #16
    8724:	431a      	orrs	r2, r3
    8726:	7de3      	ldrb	r3, [r4, #23]
    8728:	061b      	lsls	r3, r3, #24
    872a:	4313      	orrs	r3, r2
    872c:	7a18      	ldrb	r0, [r3, #8]
    872e:	4b42      	ldr	r3, [pc, #264]	; (8838 <setJoinDutyCycleTimer+0x280>)
    8730:	4798      	blx	r3
    8732:	0005      	movs	r5, r0
			SwTimerStop(RegParams.pJoinDutyCycleTimer->timerId);
    8734:	7d23      	ldrb	r3, [r4, #20]
    8736:	7d62      	ldrb	r2, [r4, #21]
    8738:	0212      	lsls	r2, r2, #8
    873a:	431a      	orrs	r2, r3
    873c:	7da3      	ldrb	r3, [r4, #22]
    873e:	041b      	lsls	r3, r3, #16
    8740:	431a      	orrs	r2, r3
    8742:	7de3      	ldrb	r3, [r4, #23]
    8744:	061b      	lsls	r3, r3, #24
    8746:	4313      	orrs	r3, r2
    8748:	7a18      	ldrb	r0, [r3, #8]
    874a:	4b3c      	ldr	r3, [pc, #240]	; (883c <setJoinDutyCycleTimer+0x284>)
    874c:	4798      	blx	r3
			delta = RegParams.pJoinDutyCycleTimer->lastTimerInterval- US_TO_MS(ticks);
    874e:	7d23      	ldrb	r3, [r4, #20]
    8750:	7d62      	ldrb	r2, [r4, #21]
    8752:	0212      	lsls	r2, r2, #8
    8754:	431a      	orrs	r2, r3
    8756:	7da3      	ldrb	r3, [r4, #22]
    8758:	041b      	lsls	r3, r3, #16
    875a:	431a      	orrs	r2, r3
    875c:	7de3      	ldrb	r3, [r4, #23]
    875e:	061b      	lsls	r3, r3, #24
    8760:	4313      	orrs	r3, r2
    8762:	781a      	ldrb	r2, [r3, #0]
    8764:	785c      	ldrb	r4, [r3, #1]
    8766:	0224      	lsls	r4, r4, #8
    8768:	4322      	orrs	r2, r4
    876a:	789c      	ldrb	r4, [r3, #2]
    876c:	0424      	lsls	r4, r4, #16
    876e:	4314      	orrs	r4, r2
    8770:	78da      	ldrb	r2, [r3, #3]
    8772:	0612      	lsls	r2, r2, #24
    8774:	4314      	orrs	r4, r2
    8776:	21fa      	movs	r1, #250	; 0xfa
    8778:	0089      	lsls	r1, r1, #2
    877a:	0028      	movs	r0, r5
    877c:	4b30      	ldr	r3, [pc, #192]	; (8840 <setJoinDutyCycleTimer+0x288>)
    877e:	4798      	blx	r3
    8780:	1a24      	subs	r4, r4, r0
    8782:	e74a      	b.n	861a <setJoinDutyCycleTimer+0x62>
				SwTimerStart (RegParams.pJoinDutyCycleTimer->timerId, MS_TO_US(RegParams.joinDutyCycleTimeout), SW_TIMEOUT_RELATIVE, (void *)JoinDutyCycleCallback, NULL);
    8784:	20fa      	movs	r0, #250	; 0xfa
    8786:	0080      	lsls	r0, r0, #2
    8788:	4341      	muls	r1, r0
    878a:	4c22      	ldr	r4, [pc, #136]	; (8814 <setJoinDutyCycleTimer+0x25c>)
    878c:	7d23      	ldrb	r3, [r4, #20]
    878e:	7d62      	ldrb	r2, [r4, #21]
    8790:	0212      	lsls	r2, r2, #8
    8792:	431a      	orrs	r2, r3
    8794:	7da3      	ldrb	r3, [r4, #22]
    8796:	041b      	lsls	r3, r3, #16
    8798:	431a      	orrs	r2, r3
    879a:	7de3      	ldrb	r3, [r4, #23]
    879c:	061b      	lsls	r3, r3, #24
    879e:	4313      	orrs	r3, r2
    87a0:	7a18      	ldrb	r0, [r3, #8]
    87a2:	2300      	movs	r3, #0
    87a4:	9300      	str	r3, [sp, #0]
    87a6:	4b20      	ldr	r3, [pc, #128]	; (8828 <setJoinDutyCycleTimer+0x270>)
    87a8:	2200      	movs	r2, #0
    87aa:	4c21      	ldr	r4, [pc, #132]	; (8830 <setJoinDutyCycleTimer+0x278>)
    87ac:	47a0      	blx	r4
    87ae:	e02b      	b.n	8808 <setJoinDutyCycleTimer+0x250>
				RegParams.joinDutyCycleTimeout = 0;
    87b0:	4b18      	ldr	r3, [pc, #96]	; (8814 <setJoinDutyCycleTimer+0x25c>)
    87b2:	333e      	adds	r3, #62	; 0x3e
    87b4:	2200      	movs	r2, #0
    87b6:	701a      	strb	r2, [r3, #0]
    87b8:	705a      	strb	r2, [r3, #1]
    87ba:	709a      	strb	r2, [r3, #2]
    87bc:	70da      	strb	r2, [r3, #3]
    87be:	e023      	b.n	8808 <setJoinDutyCycleTimer+0x250>
		SwTimerStop(RegParams.pJoinDutyCycleTimer->timerId);
    87c0:	4c14      	ldr	r4, [pc, #80]	; (8814 <setJoinDutyCycleTimer+0x25c>)
    87c2:	7d23      	ldrb	r3, [r4, #20]
    87c4:	7d62      	ldrb	r2, [r4, #21]
    87c6:	0212      	lsls	r2, r2, #8
    87c8:	431a      	orrs	r2, r3
    87ca:	7da3      	ldrb	r3, [r4, #22]
    87cc:	041b      	lsls	r3, r3, #16
    87ce:	431a      	orrs	r2, r3
    87d0:	7de3      	ldrb	r3, [r4, #23]
    87d2:	061b      	lsls	r3, r3, #24
    87d4:	4313      	orrs	r3, r2
    87d6:	7a18      	ldrb	r0, [r3, #8]
    87d8:	4b18      	ldr	r3, [pc, #96]	; (883c <setJoinDutyCycleTimer+0x284>)
    87da:	4798      	blx	r3
		RegParams.joinDutyCycleTimeout = 0;
    87dc:	0023      	movs	r3, r4
    87de:	333e      	adds	r3, #62	; 0x3e
    87e0:	2200      	movs	r2, #0
    87e2:	701a      	strb	r2, [r3, #0]
    87e4:	705a      	strb	r2, [r3, #1]
    87e6:	709a      	strb	r2, [r3, #2]
    87e8:	70da      	strb	r2, [r3, #3]
		RegParams.pJoinDutyCycleTimer->remainingtime =0;
    87ea:	7d23      	ldrb	r3, [r4, #20]
    87ec:	7d62      	ldrb	r2, [r4, #21]
    87ee:	0212      	lsls	r2, r2, #8
    87f0:	431a      	orrs	r2, r3
    87f2:	7da3      	ldrb	r3, [r4, #22]
    87f4:	041b      	lsls	r3, r3, #16
    87f6:	431a      	orrs	r2, r3
    87f8:	7de3      	ldrb	r3, [r4, #23]
    87fa:	061b      	lsls	r3, r3, #24
    87fc:	4313      	orrs	r3, r2
    87fe:	2200      	movs	r2, #0
    8800:	711a      	strb	r2, [r3, #4]
    8802:	715a      	strb	r2, [r3, #5]
    8804:	719a      	strb	r2, [r3, #6]
    8806:	71da      	strb	r2, [r3, #7]
}
    8808:	2008      	movs	r0, #8
    880a:	b005      	add	sp, #20
    880c:	bd30      	pop	{r4, r5, pc}
    880e:	46c0      	nop			; (mov r8, r8)
    8810:	00015c7d 	.word	0x00015c7d
    8814:	20001b4c 	.word	0x20001b4c
    8818:	000003e7 	.word	0x000003e7
    881c:	0000be45 	.word	0x0000be45
    8820:	0020c49b 	.word	0x0020c49b
    8824:	ffdf3b65 	.word	0xffdf3b65
    8828:	000090d9 	.word	0x000090d9
    882c:	7fffffff 	.word	0x7fffffff
    8830:	0000bcad 	.word	0x0000bcad
    8834:	0000270f 	.word	0x0000270f
    8838:	0000be59 	.word	0x0000be59
    883c:	0000bfb9 	.word	0x0000bfb9
    8840:	00012a95 	.word	0x00012a95

00008844 <setDutyCycleTimer>:
{
    8844:	b5f0      	push	{r4, r5, r6, r7, lr}
    8846:	46de      	mov	lr, fp
    8848:	4657      	mov	r7, sl
    884a:	464e      	mov	r6, r9
    884c:	4645      	mov	r5, r8
    884e:	b5e0      	push	{r5, r6, r7, lr}
    8850:	b087      	sub	sp, #28
	memcpy(&updateDCTimer,attrInput,sizeof(UpdateDutyCycleTimer_t));
    8852:	ac04      	add	r4, sp, #16
    8854:	2206      	movs	r2, #6
    8856:	0020      	movs	r0, r4
    8858:	4bc4      	ldr	r3, [pc, #784]	; (8b6c <setDutyCycleTimer+0x328>)
    885a:	4798      	blx	r3
    bandId = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].subBandId;
    885c:	49c4      	ldr	r1, [pc, #784]	; (8b70 <setDutyCycleTimer+0x32c>)
    885e:	7a0b      	ldrb	r3, [r1, #8]
    8860:	7a4a      	ldrb	r2, [r1, #9]
    8862:	0212      	lsls	r2, r2, #8
    8864:	4313      	orrs	r3, r2
    8866:	7a8a      	ldrb	r2, [r1, #10]
    8868:	0412      	lsls	r2, r2, #16
    886a:	431a      	orrs	r2, r3
    886c:	7acb      	ldrb	r3, [r1, #11]
    886e:	061b      	lsls	r3, r3, #24
    8870:	431a      	orrs	r2, r3
    8872:	232f      	movs	r3, #47	; 0x2f
    8874:	5cc9      	ldrb	r1, [r1, r3]
    8876:	004b      	lsls	r3, r1, #1
    8878:	185b      	adds	r3, r3, r1
    887a:	009b      	lsls	r3, r3, #2
    887c:	189b      	adds	r3, r3, r2
    887e:	7a1f      	ldrb	r7, [r3, #8]
	if(updateDCTimer.joining != 1)
    8880:	7923      	ldrb	r3, [r4, #4]
    8882:	2b00      	cmp	r3, #0
    8884:	d16a      	bne.n	895c <setDutyCycleTimer+0x118>
		RegParams.pSubBandParams[bandId].subBandTimeout = ((uint32_t)updateDCTimer.timeOnAir * ((uint32_t)RegParams.cmnParams.paramsType2.subBandDutyCycle[bandId] - 1));
    8886:	a904      	add	r1, sp, #16
    8888:	880a      	ldrh	r2, [r1, #0]
    888a:	48b9      	ldr	r0, [pc, #740]	; (8b70 <setDutyCycleTimer+0x32c>)
    888c:	7b06      	ldrb	r6, [r0, #12]
    888e:	7b43      	ldrb	r3, [r0, #13]
    8890:	021b      	lsls	r3, r3, #8
    8892:	4333      	orrs	r3, r6
    8894:	7b86      	ldrb	r6, [r0, #14]
    8896:	0436      	lsls	r6, r6, #16
    8898:	431e      	orrs	r6, r3
    889a:	7bc4      	ldrb	r4, [r0, #15]
    889c:	0624      	lsls	r4, r4, #24
    889e:	4326      	orrs	r6, r4
    88a0:	007c      	lsls	r4, r7, #1
    88a2:	19e4      	adds	r4, r4, r7
    88a4:	00a4      	lsls	r4, r4, #2
    88a6:	003d      	movs	r5, r7
    88a8:	35d4      	adds	r5, #212	; 0xd4
    88aa:	006d      	lsls	r5, r5, #1
    88ac:	1945      	adds	r5, r0, r5
    88ae:	796b      	ldrb	r3, [r5, #5]
    88b0:	469c      	mov	ip, r3
    88b2:	79ab      	ldrb	r3, [r5, #6]
    88b4:	021b      	lsls	r3, r3, #8
    88b6:	4665      	mov	r5, ip
    88b8:	432b      	orrs	r3, r5
    88ba:	3b01      	subs	r3, #1
    88bc:	4353      	muls	r3, r2
    88be:	19a4      	adds	r4, r4, r6
    88c0:	7223      	strb	r3, [r4, #8]
    88c2:	0a1d      	lsrs	r5, r3, #8
    88c4:	7265      	strb	r5, [r4, #9]
    88c6:	0c1d      	lsrs	r5, r3, #16
    88c8:	72a5      	strb	r5, [r4, #10]
    88ca:	0e1b      	lsrs	r3, r3, #24
    88cc:	72e3      	strb	r3, [r4, #11]
		RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = (uint32_t)updateDCTimer.timeOnAir * ((uint32_t) updateDCTimer.aggDutyCycle - 1);
    88ce:	884b      	ldrh	r3, [r1, #2]
    88d0:	3b01      	subs	r3, #1
    88d2:	435a      	muls	r2, r3
    88d4:	23ba      	movs	r3, #186	; 0xba
    88d6:	33ff      	adds	r3, #255	; 0xff
    88d8:	54c2      	strb	r2, [r0, r3]
    88da:	0a11      	lsrs	r1, r2, #8
    88dc:	18c0      	adds	r0, r0, r3
    88de:	7041      	strb	r1, [r0, #1]
    88e0:	0c11      	lsrs	r1, r2, #16
    88e2:	7081      	strb	r1, [r0, #2]
    88e4:	0e12      	lsrs	r2, r2, #24
    88e6:	70c2      	strb	r2, [r0, #3]
	if(SwTimerIsRunning(RegParams.pDutyCycleTimer->timerId))
    88e8:	49a1      	ldr	r1, [pc, #644]	; (8b70 <setDutyCycleTimer+0x32c>)
    88ea:	7c0b      	ldrb	r3, [r1, #16]
    88ec:	7c4a      	ldrb	r2, [r1, #17]
    88ee:	0212      	lsls	r2, r2, #8
    88f0:	431a      	orrs	r2, r3
    88f2:	7c8b      	ldrb	r3, [r1, #18]
    88f4:	041b      	lsls	r3, r3, #16
    88f6:	431a      	orrs	r2, r3
    88f8:	7ccb      	ldrb	r3, [r1, #19]
    88fa:	061b      	lsls	r3, r3, #24
    88fc:	4313      	orrs	r3, r2
    88fe:	7918      	ldrb	r0, [r3, #4]
    8900:	4b9c      	ldr	r3, [pc, #624]	; (8b74 <setDutyCycleTimer+0x330>)
    8902:	4798      	blx	r3
    uint32_t delta = 0, minimSubBandTimer = UINT32_MAX, ticks,nextTimer;
    8904:	2300      	movs	r3, #0
    8906:	4699      	mov	r9, r3
	if(SwTimerIsRunning(RegParams.pDutyCycleTimer->timerId))
    8908:	2800      	cmp	r0, #0
    890a:	d136      	bne.n	897a <setDutyCycleTimer+0x136>
	minimSubBandTimer = RegParams.pSubBandParams[bandId].subBandTimeout;
    890c:	4a98      	ldr	r2, [pc, #608]	; (8b70 <setDutyCycleTimer+0x32c>)
    890e:	7b13      	ldrb	r3, [r2, #12]
    8910:	7b51      	ldrb	r1, [r2, #13]
    8912:	0209      	lsls	r1, r1, #8
    8914:	430b      	orrs	r3, r1
    8916:	7b91      	ldrb	r1, [r2, #14]
    8918:	0409      	lsls	r1, r1, #16
    891a:	4319      	orrs	r1, r3
    891c:	7bd3      	ldrb	r3, [r2, #15]
    891e:	061b      	lsls	r3, r3, #24
    8920:	4319      	orrs	r1, r3
    8922:	007b      	lsls	r3, r7, #1
    8924:	19db      	adds	r3, r3, r7
    8926:	009b      	lsls	r3, r3, #2
    8928:	185b      	adds	r3, r3, r1
    892a:	7a18      	ldrb	r0, [r3, #8]
    892c:	7a59      	ldrb	r1, [r3, #9]
    892e:	0209      	lsls	r1, r1, #8
    8930:	4301      	orrs	r1, r0
    8932:	7a98      	ldrb	r0, [r3, #10]
    8934:	0400      	lsls	r0, r0, #16
    8936:	4301      	orrs	r1, r0
    8938:	7ad8      	ldrb	r0, [r3, #11]
    893a:	0600      	lsls	r0, r0, #24
    893c:	4308      	orrs	r0, r1
    893e:	9003      	str	r0, [sp, #12]
	for(i = 0; i < RegParams.maxSubBands; i++)
    8940:	2329      	movs	r3, #41	; 0x29
    8942:	5cd3      	ldrb	r3, [r2, r3]
    8944:	2b00      	cmp	r3, #0
    8946:	d100      	bne.n	894a <setDutyCycleTimer+0x106>
    8948:	e09c      	b.n	8a84 <setDutyCycleTimer+0x240>
    894a:	2200      	movs	r2, #0
		if((i != bandId) && (RegParams.pSubBandParams[i].subBandTimeout != 0))
    894c:	4d88      	ldr	r5, [pc, #544]	; (8b70 <setDutyCycleTimer+0x32c>)
			if(RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer && RegParams.pSubBandParams[i].subBandTimeout != 0)
    894e:	002e      	movs	r6, r5
				RegParams.pSubBandParams[i].subBandTimeout = 0;
    8950:	2300      	movs	r3, #0
    8952:	469a      	mov	sl, r3
	for(i = 0; i < RegParams.maxSubBands; i++)
    8954:	46a8      	mov	r8, r5
    8956:	2329      	movs	r3, #41	; 0x29
    8958:	469c      	mov	ip, r3
    895a:	e051      	b.n	8a00 <setDutyCycleTimer+0x1bc>
		RegParams.joinDutyCycleTimeout = (uint32_t)updateDCTimer.timeOnAir * ((uint32_t) updateDCTimer.aggDutyCycle - 1);
    895c:	a904      	add	r1, sp, #16
    895e:	884a      	ldrh	r2, [r1, #2]
    8960:	3a01      	subs	r2, #1
    8962:	880b      	ldrh	r3, [r1, #0]
    8964:	4353      	muls	r3, r2
    8966:	4a82      	ldr	r2, [pc, #520]	; (8b70 <setDutyCycleTimer+0x32c>)
    8968:	323e      	adds	r2, #62	; 0x3e
    896a:	7013      	strb	r3, [r2, #0]
    896c:	0a19      	lsrs	r1, r3, #8
    896e:	7051      	strb	r1, [r2, #1]
    8970:	0c19      	lsrs	r1, r3, #16
    8972:	7091      	strb	r1, [r2, #2]
    8974:	0e1b      	lsrs	r3, r3, #24
    8976:	70d3      	strb	r3, [r2, #3]
    8978:	e7b6      	b.n	88e8 <setDutyCycleTimer+0xa4>
		SwTimerStop(RegParams.pDutyCycleTimer->timerId);
    897a:	4c7d      	ldr	r4, [pc, #500]	; (8b70 <setDutyCycleTimer+0x32c>)
    897c:	7c23      	ldrb	r3, [r4, #16]
    897e:	7c62      	ldrb	r2, [r4, #17]
    8980:	0212      	lsls	r2, r2, #8
    8982:	431a      	orrs	r2, r3
    8984:	7ca3      	ldrb	r3, [r4, #18]
    8986:	041b      	lsls	r3, r3, #16
    8988:	431a      	orrs	r2, r3
    898a:	7ce3      	ldrb	r3, [r4, #19]
    898c:	061b      	lsls	r3, r3, #24
    898e:	4313      	orrs	r3, r2
    8990:	7918      	ldrb	r0, [r3, #4]
    8992:	4b79      	ldr	r3, [pc, #484]	; (8b78 <setDutyCycleTimer+0x334>)
    8994:	4798      	blx	r3
		ticks = SwTimerReadValue(RegParams.pDutyCycleTimer->timerId);
    8996:	7c23      	ldrb	r3, [r4, #16]
    8998:	7c62      	ldrb	r2, [r4, #17]
    899a:	0212      	lsls	r2, r2, #8
    899c:	431a      	orrs	r2, r3
    899e:	7ca3      	ldrb	r3, [r4, #18]
    89a0:	041b      	lsls	r3, r3, #16
    89a2:	431a      	orrs	r2, r3
    89a4:	7ce3      	ldrb	r3, [r4, #19]
    89a6:	061b      	lsls	r3, r3, #24
    89a8:	4313      	orrs	r3, r2
    89aa:	7918      	ldrb	r0, [r3, #4]
    89ac:	4b73      	ldr	r3, [pc, #460]	; (8b7c <setDutyCycleTimer+0x338>)
    89ae:	4798      	blx	r3
		delta = RegParams.pDutyCycleTimer->lastTimerValue - US_TO_MS(ticks);
    89b0:	7c23      	ldrb	r3, [r4, #16]
    89b2:	7c62      	ldrb	r2, [r4, #17]
    89b4:	0212      	lsls	r2, r2, #8
    89b6:	431a      	orrs	r2, r3
    89b8:	7ca3      	ldrb	r3, [r4, #18]
    89ba:	041b      	lsls	r3, r3, #16
    89bc:	431a      	orrs	r2, r3
    89be:	7ce3      	ldrb	r3, [r4, #19]
    89c0:	061b      	lsls	r3, r3, #24
    89c2:	4313      	orrs	r3, r2
    89c4:	781c      	ldrb	r4, [r3, #0]
    89c6:	785a      	ldrb	r2, [r3, #1]
    89c8:	0212      	lsls	r2, r2, #8
    89ca:	4322      	orrs	r2, r4
    89cc:	789c      	ldrb	r4, [r3, #2]
    89ce:	0424      	lsls	r4, r4, #16
    89d0:	4322      	orrs	r2, r4
    89d2:	78dc      	ldrb	r4, [r3, #3]
    89d4:	0624      	lsls	r4, r4, #24
    89d6:	4314      	orrs	r4, r2
    89d8:	21fa      	movs	r1, #250	; 0xfa
    89da:	0089      	lsls	r1, r1, #2
    89dc:	4b68      	ldr	r3, [pc, #416]	; (8b80 <setDutyCycleTimer+0x33c>)
    89de:	4798      	blx	r3
    89e0:	1a23      	subs	r3, r4, r0
    89e2:	4699      	mov	r9, r3
    89e4:	e792      	b.n	890c <setDutyCycleTimer+0xc8>
				RegParams.pSubBandParams[i].subBandTimeout = 0;
    89e6:	4651      	mov	r1, sl
    89e8:	7219      	strb	r1, [r3, #8]
    89ea:	7259      	strb	r1, [r3, #9]
    89ec:	7299      	strb	r1, [r3, #10]
    89ee:	72d9      	strb	r1, [r3, #11]
    89f0:	e02c      	b.n	8a4c <setDutyCycleTimer+0x208>
	for(i = 0; i < RegParams.maxSubBands; i++)
    89f2:	3201      	adds	r2, #1
    89f4:	b2d2      	uxtb	r2, r2
    89f6:	4643      	mov	r3, r8
    89f8:	4661      	mov	r1, ip
    89fa:	5c5b      	ldrb	r3, [r3, r1]
    89fc:	4293      	cmp	r3, r2
    89fe:	d941      	bls.n	8a84 <setDutyCycleTimer+0x240>
		if((i != bandId) && (RegParams.pSubBandParams[i].subBandTimeout != 0))
    8a00:	4297      	cmp	r7, r2
    8a02:	d0f6      	beq.n	89f2 <setDutyCycleTimer+0x1ae>
    8a04:	0054      	lsls	r4, r2, #1
    8a06:	18a4      	adds	r4, r4, r2
    8a08:	00a4      	lsls	r4, r4, #2
    8a0a:	7b2b      	ldrb	r3, [r5, #12]
    8a0c:	7b69      	ldrb	r1, [r5, #13]
    8a0e:	0209      	lsls	r1, r1, #8
    8a10:	4319      	orrs	r1, r3
    8a12:	7bab      	ldrb	r3, [r5, #14]
    8a14:	041b      	lsls	r3, r3, #16
    8a16:	4319      	orrs	r1, r3
    8a18:	7beb      	ldrb	r3, [r5, #15]
    8a1a:	061b      	lsls	r3, r3, #24
    8a1c:	430b      	orrs	r3, r1
    8a1e:	191b      	adds	r3, r3, r4
    8a20:	7a18      	ldrb	r0, [r3, #8]
    8a22:	7a59      	ldrb	r1, [r3, #9]
    8a24:	0209      	lsls	r1, r1, #8
    8a26:	4301      	orrs	r1, r0
    8a28:	7a98      	ldrb	r0, [r3, #10]
    8a2a:	0400      	lsls	r0, r0, #16
    8a2c:	4308      	orrs	r0, r1
    8a2e:	7ad9      	ldrb	r1, [r3, #11]
    8a30:	0609      	lsls	r1, r1, #24
    8a32:	4301      	orrs	r1, r0
    8a34:	d0dd      	beq.n	89f2 <setDutyCycleTimer+0x1ae>
			if(RegParams.pSubBandParams[i].subBandTimeout > delta)
    8a36:	4589      	cmp	r9, r1
    8a38:	d2d5      	bcs.n	89e6 <setDutyCycleTimer+0x1a2>
				          RegParams.pSubBandParams[i].subBandTimeout - delta;
    8a3a:	4648      	mov	r0, r9
    8a3c:	1a09      	subs	r1, r1, r0
				RegParams.pSubBandParams[i].subBandTimeout = 
    8a3e:	7219      	strb	r1, [r3, #8]
    8a40:	0a08      	lsrs	r0, r1, #8
    8a42:	7258      	strb	r0, [r3, #9]
    8a44:	0c08      	lsrs	r0, r1, #16
    8a46:	7298      	strb	r0, [r3, #10]
    8a48:	0e09      	lsrs	r1, r1, #24
    8a4a:	72d9      	strb	r1, [r3, #11]
			if(RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer && RegParams.pSubBandParams[i].subBandTimeout != 0)
    8a4c:	7b33      	ldrb	r3, [r6, #12]
    8a4e:	7b71      	ldrb	r1, [r6, #13]
    8a50:	0209      	lsls	r1, r1, #8
    8a52:	4319      	orrs	r1, r3
    8a54:	7bb3      	ldrb	r3, [r6, #14]
    8a56:	041b      	lsls	r3, r3, #16
    8a58:	4319      	orrs	r1, r3
    8a5a:	7bf3      	ldrb	r3, [r6, #15]
    8a5c:	061b      	lsls	r3, r3, #24
    8a5e:	430b      	orrs	r3, r1
    8a60:	191c      	adds	r4, r3, r4
    8a62:	7a23      	ldrb	r3, [r4, #8]
    8a64:	7a61      	ldrb	r1, [r4, #9]
    8a66:	0209      	lsls	r1, r1, #8
    8a68:	4319      	orrs	r1, r3
    8a6a:	7aa3      	ldrb	r3, [r4, #10]
    8a6c:	041b      	lsls	r3, r3, #16
    8a6e:	4319      	orrs	r1, r3
    8a70:	7ae3      	ldrb	r3, [r4, #11]
    8a72:	061b      	lsls	r3, r3, #24
    8a74:	430b      	orrs	r3, r1
    8a76:	9903      	ldr	r1, [sp, #12]
    8a78:	428b      	cmp	r3, r1
    8a7a:	d8ba      	bhi.n	89f2 <setDutyCycleTimer+0x1ae>
    8a7c:	2b00      	cmp	r3, #0
    8a7e:	d0b8      	beq.n	89f2 <setDutyCycleTimer+0x1ae>
				minimSubBandTimer = RegParams.pSubBandParams[i].subBandTimeout;
    8a80:	9303      	str	r3, [sp, #12]
    8a82:	e7b6      	b.n	89f2 <setDutyCycleTimer+0x1ae>
	if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout != 0)
    8a84:	493a      	ldr	r1, [pc, #232]	; (8b70 <setDutyCycleTimer+0x32c>)
    8a86:	23ba      	movs	r3, #186	; 0xba
    8a88:	33ff      	adds	r3, #255	; 0xff
    8a8a:	5ccb      	ldrb	r3, [r1, r3]
    8a8c:	22dd      	movs	r2, #221	; 0xdd
    8a8e:	0052      	lsls	r2, r2, #1
    8a90:	5c8a      	ldrb	r2, [r1, r2]
    8a92:	0212      	lsls	r2, r2, #8
    8a94:	431a      	orrs	r2, r3
    8a96:	23bc      	movs	r3, #188	; 0xbc
    8a98:	33ff      	adds	r3, #255	; 0xff
    8a9a:	5ccb      	ldrb	r3, [r1, r3]
    8a9c:	041b      	lsls	r3, r3, #16
    8a9e:	431a      	orrs	r2, r3
    8aa0:	23de      	movs	r3, #222	; 0xde
    8aa2:	005b      	lsls	r3, r3, #1
    8aa4:	5ccb      	ldrb	r3, [r1, r3]
    8aa6:	061b      	lsls	r3, r3, #24
    8aa8:	4313      	orrs	r3, r2
    8aaa:	d00f      	beq.n	8acc <setDutyCycleTimer+0x288>
		if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout > delta)
    8aac:	4599      	cmp	r9, r3
    8aae:	d251      	bcs.n	8b54 <setDutyCycleTimer+0x310>
			RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout - delta;
    8ab0:	000a      	movs	r2, r1
    8ab2:	4649      	mov	r1, r9
    8ab4:	1a5b      	subs	r3, r3, r1
    8ab6:	21ba      	movs	r1, #186	; 0xba
    8ab8:	31ff      	adds	r1, #255	; 0xff
    8aba:	5453      	strb	r3, [r2, r1]
    8abc:	0a19      	lsrs	r1, r3, #8
    8abe:	32ba      	adds	r2, #186	; 0xba
    8ac0:	32ff      	adds	r2, #255	; 0xff
    8ac2:	7051      	strb	r1, [r2, #1]
    8ac4:	0c19      	lsrs	r1, r3, #16
    8ac6:	7091      	strb	r1, [r2, #2]
    8ac8:	0e1b      	lsrs	r3, r3, #24
    8aca:	70d3      	strb	r3, [r2, #3]
		if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout >= minimSubBandTimer)
    8acc:	4a28      	ldr	r2, [pc, #160]	; (8b70 <setDutyCycleTimer+0x32c>)
    8ace:	23ba      	movs	r3, #186	; 0xba
    8ad0:	33ff      	adds	r3, #255	; 0xff
    8ad2:	5cd1      	ldrb	r1, [r2, r3]
    8ad4:	3301      	adds	r3, #1
    8ad6:	5cd3      	ldrb	r3, [r2, r3]
    8ad8:	021b      	lsls	r3, r3, #8
    8ada:	430b      	orrs	r3, r1
    8adc:	21bc      	movs	r1, #188	; 0xbc
    8ade:	31ff      	adds	r1, #255	; 0xff
    8ae0:	5c51      	ldrb	r1, [r2, r1]
    8ae2:	0409      	lsls	r1, r1, #16
    8ae4:	430b      	orrs	r3, r1
    8ae6:	21de      	movs	r1, #222	; 0xde
    8ae8:	0049      	lsls	r1, r1, #1
    8aea:	5c51      	ldrb	r1, [r2, r1]
    8aec:	0609      	lsls	r1, r1, #24
    8aee:	4319      	orrs	r1, r3
    8af0:	9a03      	ldr	r2, [sp, #12]
    8af2:	4291      	cmp	r1, r2
    8af4:	d200      	bcs.n	8af8 <setDutyCycleTimer+0x2b4>
    8af6:	0011      	movs	r1, r2
		RegParams.pDutyCycleTimer->lastTimerValue = nextTimer;
    8af8:	4b1d      	ldr	r3, [pc, #116]	; (8b70 <setDutyCycleTimer+0x32c>)
    8afa:	7c1a      	ldrb	r2, [r3, #16]
    8afc:	7c58      	ldrb	r0, [r3, #17]
    8afe:	0200      	lsls	r0, r0, #8
    8b00:	4310      	orrs	r0, r2
    8b02:	7c9a      	ldrb	r2, [r3, #18]
    8b04:	0412      	lsls	r2, r2, #16
    8b06:	4310      	orrs	r0, r2
    8b08:	7cda      	ldrb	r2, [r3, #19]
    8b0a:	0612      	lsls	r2, r2, #24
    8b0c:	4302      	orrs	r2, r0
    8b0e:	7011      	strb	r1, [r2, #0]
    8b10:	0a08      	lsrs	r0, r1, #8
    8b12:	7050      	strb	r0, [r2, #1]
    8b14:	0c08      	lsrs	r0, r1, #16
    8b16:	7090      	strb	r0, [r2, #2]
    8b18:	0e08      	lsrs	r0, r1, #24
    8b1a:	70d0      	strb	r0, [r2, #3]
		SwTimerStart (RegParams.pDutyCycleTimer->timerId, MS_TO_US(nextTimer), SW_TIMEOUT_RELATIVE, (void *)DutyCycleCallback, NULL);
    8b1c:	22fa      	movs	r2, #250	; 0xfa
    8b1e:	0092      	lsls	r2, r2, #2
    8b20:	4351      	muls	r1, r2
    8b22:	7c18      	ldrb	r0, [r3, #16]
    8b24:	7c5a      	ldrb	r2, [r3, #17]
    8b26:	0212      	lsls	r2, r2, #8
    8b28:	4310      	orrs	r0, r2
    8b2a:	7c9a      	ldrb	r2, [r3, #18]
    8b2c:	0412      	lsls	r2, r2, #16
    8b2e:	4302      	orrs	r2, r0
    8b30:	7cdb      	ldrb	r3, [r3, #19]
    8b32:	061b      	lsls	r3, r3, #24
    8b34:	4313      	orrs	r3, r2
    8b36:	7918      	ldrb	r0, [r3, #4]
    8b38:	2300      	movs	r3, #0
    8b3a:	9300      	str	r3, [sp, #0]
    8b3c:	4b11      	ldr	r3, [pc, #68]	; (8b84 <setDutyCycleTimer+0x340>)
    8b3e:	2200      	movs	r2, #0
    8b40:	4c11      	ldr	r4, [pc, #68]	; (8b88 <setDutyCycleTimer+0x344>)
    8b42:	47a0      	blx	r4
}
    8b44:	2008      	movs	r0, #8
    8b46:	b007      	add	sp, #28
    8b48:	bc3c      	pop	{r2, r3, r4, r5}
    8b4a:	4690      	mov	r8, r2
    8b4c:	4699      	mov	r9, r3
    8b4e:	46a2      	mov	sl, r4
    8b50:	46ab      	mov	fp, r5
    8b52:	bdf0      	pop	{r4, r5, r6, r7, pc}
			RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = 0;
    8b54:	4b06      	ldr	r3, [pc, #24]	; (8b70 <setDutyCycleTimer+0x32c>)
    8b56:	2100      	movs	r1, #0
    8b58:	22ba      	movs	r2, #186	; 0xba
    8b5a:	32ff      	adds	r2, #255	; 0xff
    8b5c:	5499      	strb	r1, [r3, r2]
    8b5e:	189b      	adds	r3, r3, r2
    8b60:	2200      	movs	r2, #0
    8b62:	705a      	strb	r2, [r3, #1]
    8b64:	709a      	strb	r2, [r3, #2]
    8b66:	70da      	strb	r2, [r3, #3]
    8b68:	e7b0      	b.n	8acc <setDutyCycleTimer+0x288>
    8b6a:	46c0      	nop			; (mov r8, r8)
    8b6c:	00015c7d 	.word	0x00015c7d
    8b70:	20001b4c 	.word	0x20001b4c
    8b74:	0000be45 	.word	0x0000be45
    8b78:	0000bfb9 	.word	0x0000bfb9
    8b7c:	0000be59 	.word	0x0000be59
    8b80:	00012a95 	.word	0x00012a95
    8b84:	00008b8d 	.word	0x00008b8d
    8b88:	0000bcad 	.word	0x0000bcad

00008b8c <DutyCycleCallback>:
{
    8b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    8b8e:	46de      	mov	lr, fp
    8b90:	4657      	mov	r7, sl
    8b92:	464e      	mov	r6, r9
    8b94:	4645      	mov	r5, r8
    8b96:	b5e0      	push	{r5, r6, r7, lr}
    8b98:	b087      	sub	sp, #28
	uint32_t DutyCycleTimeout = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout;
    8b9a:	4980      	ldr	r1, [pc, #512]	; (8d9c <DutyCycleCallback+0x210>)
    8b9c:	23ba      	movs	r3, #186	; 0xba
    8b9e:	33ff      	adds	r3, #255	; 0xff
    8ba0:	5cca      	ldrb	r2, [r1, r3]
    8ba2:	3301      	adds	r3, #1
    8ba4:	5ccb      	ldrb	r3, [r1, r3]
    8ba6:	021b      	lsls	r3, r3, #8
    8ba8:	431a      	orrs	r2, r3
    8baa:	23bc      	movs	r3, #188	; 0xbc
    8bac:	33ff      	adds	r3, #255	; 0xff
    8bae:	5ccb      	ldrb	r3, [r1, r3]
    8bb0:	041b      	lsls	r3, r3, #16
    8bb2:	4313      	orrs	r3, r2
    8bb4:	22de      	movs	r2, #222	; 0xde
    8bb6:	0052      	lsls	r2, r2, #1
    8bb8:	5c8a      	ldrb	r2, [r1, r2]
    8bba:	0612      	lsls	r2, r2, #24
    8bbc:	431a      	orrs	r2, r3
    8bbe:	9205      	str	r2, [sp, #20]
    for (i=0; i < RegParams.maxSubBands; i++)
    8bc0:	2329      	movs	r3, #41	; 0x29
    8bc2:	5ccb      	ldrb	r3, [r1, r3]
    8bc4:	2b00      	cmp	r3, #0
    8bc6:	d100      	bne.n	8bca <DutyCycleCallback+0x3e>
    8bc8:	e0df      	b.n	8d8a <DutyCycleCallback+0x1fe>
    8bca:	2600      	movs	r6, #0
    8bcc:	2300      	movs	r3, #0
    8bce:	9304      	str	r3, [sp, #16]
    8bd0:	3b01      	subs	r3, #1
    8bd2:	9303      	str	r3, [sp, #12]
        if (( RegParams.pSubBandParams[i].subBandTimeout != 0 ))
    8bd4:	000f      	movs	r7, r1
            if ( RegParams.pSubBandParams[i].subBandTimeout > RegParams.pDutyCycleTimer->lastTimerValue )
    8bd6:	4688      	mov	r8, r1
            if ( (RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer) && (RegParams.pSubBandParams[i].subBandTimeout != 0) )
    8bd8:	468c      	mov	ip, r1
                RegParams.pSubBandParams[i].subBandTimeout = 0;
    8bda:	2300      	movs	r3, #0
    8bdc:	469b      	mov	fp, r3
    for (i=0; i < RegParams.maxSubBands; i++)
    8bde:	468a      	mov	sl, r1
    8be0:	2329      	movs	r3, #41	; 0x29
    8be2:	4699      	mov	r9, r3
    8be4:	e00c      	b.n	8c00 <DutyCycleCallback+0x74>
                RegParams.pSubBandParams[i].subBandTimeout = 0;
    8be6:	465a      	mov	r2, fp
    8be8:	721a      	strb	r2, [r3, #8]
    8bea:	725a      	strb	r2, [r3, #9]
    8bec:	729a      	strb	r2, [r3, #10]
    8bee:	72da      	strb	r2, [r3, #11]
    8bf0:	e03f      	b.n	8c72 <DutyCycleCallback+0xe6>
    for (i=0; i < RegParams.maxSubBands; i++)
    8bf2:	3601      	adds	r6, #1
    8bf4:	b2f6      	uxtb	r6, r6
    8bf6:	4653      	mov	r3, sl
    8bf8:	464a      	mov	r2, r9
    8bfa:	5c9b      	ldrb	r3, [r3, r2]
    8bfc:	42b3      	cmp	r3, r6
    8bfe:	d95a      	bls.n	8cb6 <DutyCycleCallback+0x12a>
        if (( RegParams.pSubBandParams[i].subBandTimeout != 0 ))
    8c00:	0071      	lsls	r1, r6, #1
    8c02:	1989      	adds	r1, r1, r6
    8c04:	0089      	lsls	r1, r1, #2
    8c06:	7b3b      	ldrb	r3, [r7, #12]
    8c08:	7b7a      	ldrb	r2, [r7, #13]
    8c0a:	0212      	lsls	r2, r2, #8
    8c0c:	431a      	orrs	r2, r3
    8c0e:	7bbb      	ldrb	r3, [r7, #14]
    8c10:	041b      	lsls	r3, r3, #16
    8c12:	431a      	orrs	r2, r3
    8c14:	7bfb      	ldrb	r3, [r7, #15]
    8c16:	061b      	lsls	r3, r3, #24
    8c18:	4313      	orrs	r3, r2
    8c1a:	185b      	adds	r3, r3, r1
    8c1c:	7a1a      	ldrb	r2, [r3, #8]
    8c1e:	7a58      	ldrb	r0, [r3, #9]
    8c20:	0200      	lsls	r0, r0, #8
    8c22:	4310      	orrs	r0, r2
    8c24:	7a9a      	ldrb	r2, [r3, #10]
    8c26:	0412      	lsls	r2, r2, #16
    8c28:	4310      	orrs	r0, r2
    8c2a:	7ada      	ldrb	r2, [r3, #11]
    8c2c:	0612      	lsls	r2, r2, #24
    8c2e:	4302      	orrs	r2, r0
    8c30:	d0df      	beq.n	8bf2 <DutyCycleCallback+0x66>
            if ( RegParams.pSubBandParams[i].subBandTimeout > RegParams.pDutyCycleTimer->lastTimerValue )
    8c32:	4640      	mov	r0, r8
    8c34:	7c05      	ldrb	r5, [r0, #16]
    8c36:	7c44      	ldrb	r4, [r0, #17]
    8c38:	0224      	lsls	r4, r4, #8
    8c3a:	4325      	orrs	r5, r4
    8c3c:	7c80      	ldrb	r0, [r0, #18]
    8c3e:	0400      	lsls	r0, r0, #16
    8c40:	4305      	orrs	r5, r0
    8c42:	4640      	mov	r0, r8
    8c44:	7cc0      	ldrb	r0, [r0, #19]
    8c46:	0600      	lsls	r0, r0, #24
    8c48:	4328      	orrs	r0, r5
    8c4a:	7804      	ldrb	r4, [r0, #0]
    8c4c:	7845      	ldrb	r5, [r0, #1]
    8c4e:	022d      	lsls	r5, r5, #8
    8c50:	4325      	orrs	r5, r4
    8c52:	7884      	ldrb	r4, [r0, #2]
    8c54:	0424      	lsls	r4, r4, #16
    8c56:	4325      	orrs	r5, r4
    8c58:	78c4      	ldrb	r4, [r0, #3]
    8c5a:	0624      	lsls	r4, r4, #24
    8c5c:	432c      	orrs	r4, r5
    8c5e:	42a2      	cmp	r2, r4
    8c60:	d9c1      	bls.n	8be6 <DutyCycleCallback+0x5a>
                RegParams.pSubBandParams[i].subBandTimeout = RegParams.pSubBandParams[i].subBandTimeout - RegParams.pDutyCycleTimer->lastTimerValue;
    8c62:	1b12      	subs	r2, r2, r4
    8c64:	721a      	strb	r2, [r3, #8]
    8c66:	0a10      	lsrs	r0, r2, #8
    8c68:	7258      	strb	r0, [r3, #9]
    8c6a:	0c10      	lsrs	r0, r2, #16
    8c6c:	7298      	strb	r0, [r3, #10]
    8c6e:	0e12      	lsrs	r2, r2, #24
    8c70:	72da      	strb	r2, [r3, #11]
            if ( (RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer) && (RegParams.pSubBandParams[i].subBandTimeout != 0) )
    8c72:	4663      	mov	r3, ip
    8c74:	7b1b      	ldrb	r3, [r3, #12]
    8c76:	4662      	mov	r2, ip
    8c78:	7b52      	ldrb	r2, [r2, #13]
    8c7a:	0212      	lsls	r2, r2, #8
    8c7c:	431a      	orrs	r2, r3
    8c7e:	4663      	mov	r3, ip
    8c80:	7b9b      	ldrb	r3, [r3, #14]
    8c82:	041b      	lsls	r3, r3, #16
    8c84:	431a      	orrs	r2, r3
    8c86:	4663      	mov	r3, ip
    8c88:	7bdb      	ldrb	r3, [r3, #15]
    8c8a:	061b      	lsls	r3, r3, #24
    8c8c:	4313      	orrs	r3, r2
    8c8e:	1859      	adds	r1, r3, r1
    8c90:	7a0b      	ldrb	r3, [r1, #8]
    8c92:	7a4a      	ldrb	r2, [r1, #9]
    8c94:	0212      	lsls	r2, r2, #8
    8c96:	431a      	orrs	r2, r3
    8c98:	7a8b      	ldrb	r3, [r1, #10]
    8c9a:	041b      	lsls	r3, r3, #16
    8c9c:	431a      	orrs	r2, r3
    8c9e:	7acb      	ldrb	r3, [r1, #11]
    8ca0:	061b      	lsls	r3, r3, #24
    8ca2:	4313      	orrs	r3, r2
    8ca4:	9a03      	ldr	r2, [sp, #12]
    8ca6:	4293      	cmp	r3, r2
    8ca8:	d8a3      	bhi.n	8bf2 <DutyCycleCallback+0x66>
    8caa:	2b00      	cmp	r3, #0
    8cac:	d0a1      	beq.n	8bf2 <DutyCycleCallback+0x66>
                minimSubBandTimer  = RegParams.pSubBandParams[i].subBandTimeout;
    8cae:	9303      	str	r3, [sp, #12]
                found = 1;
    8cb0:	2301      	movs	r3, #1
    8cb2:	9304      	str	r3, [sp, #16]
    8cb4:	e79d      	b.n	8bf2 <DutyCycleCallback+0x66>
    if (( DutyCycleTimeout != 0 ))
    8cb6:	9b05      	ldr	r3, [sp, #20]
    8cb8:	2b00      	cmp	r3, #0
    8cba:	d031      	beq.n	8d20 <DutyCycleCallback+0x194>
	    if (DutyCycleTimeout > RegParams.pDutyCycleTimer->lastTimerValue)
    8cbc:	4937      	ldr	r1, [pc, #220]	; (8d9c <DutyCycleCallback+0x210>)
    8cbe:	7c0b      	ldrb	r3, [r1, #16]
    8cc0:	7c4a      	ldrb	r2, [r1, #17]
    8cc2:	0212      	lsls	r2, r2, #8
    8cc4:	431a      	orrs	r2, r3
    8cc6:	7c8b      	ldrb	r3, [r1, #18]
    8cc8:	041b      	lsls	r3, r3, #16
    8cca:	431a      	orrs	r2, r3
    8ccc:	7ccb      	ldrb	r3, [r1, #19]
    8cce:	061b      	lsls	r3, r3, #24
    8cd0:	4313      	orrs	r3, r2
    8cd2:	7819      	ldrb	r1, [r3, #0]
    8cd4:	785a      	ldrb	r2, [r3, #1]
    8cd6:	0212      	lsls	r2, r2, #8
    8cd8:	430a      	orrs	r2, r1
    8cda:	7899      	ldrb	r1, [r3, #2]
    8cdc:	0409      	lsls	r1, r1, #16
    8cde:	430a      	orrs	r2, r1
    8ce0:	78d9      	ldrb	r1, [r3, #3]
    8ce2:	0609      	lsls	r1, r1, #24
    8ce4:	4311      	orrs	r1, r2
    8ce6:	9a05      	ldr	r2, [sp, #20]
    8ce8:	428a      	cmp	r2, r1
    8cea:	d90f      	bls.n	8d0c <DutyCycleCallback+0x180>
		    RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = DutyCycleTimeout - RegParams.pDutyCycleTimer->lastTimerValue;
    8cec:	1a51      	subs	r1, r2, r1
    8cee:	4b2b      	ldr	r3, [pc, #172]	; (8d9c <DutyCycleCallback+0x210>)
    8cf0:	22ba      	movs	r2, #186	; 0xba
    8cf2:	32ff      	adds	r2, #255	; 0xff
    8cf4:	5499      	strb	r1, [r3, r2]
    8cf6:	0a0a      	lsrs	r2, r1, #8
    8cf8:	33ba      	adds	r3, #186	; 0xba
    8cfa:	33ff      	adds	r3, #255	; 0xff
    8cfc:	705a      	strb	r2, [r3, #1]
    8cfe:	0c0a      	lsrs	r2, r1, #16
    8d00:	709a      	strb	r2, [r3, #2]
    8d02:	0e0a      	lsrs	r2, r1, #24
    8d04:	70da      	strb	r2, [r3, #3]
		if(DutyCycleTimeout)
    8d06:	2900      	cmp	r1, #0
    8d08:	d10e      	bne.n	8d28 <DutyCycleCallback+0x19c>
    8d0a:	e009      	b.n	8d20 <DutyCycleCallback+0x194>
		    RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = 0;
    8d0c:	4b23      	ldr	r3, [pc, #140]	; (8d9c <DutyCycleCallback+0x210>)
    8d0e:	2100      	movs	r1, #0
    8d10:	22ba      	movs	r2, #186	; 0xba
    8d12:	32ff      	adds	r2, #255	; 0xff
    8d14:	5499      	strb	r1, [r3, r2]
    8d16:	189b      	adds	r3, r3, r2
    8d18:	2200      	movs	r2, #0
    8d1a:	705a      	strb	r2, [r3, #1]
    8d1c:	709a      	strb	r2, [r3, #2]
    8d1e:	70da      	strb	r2, [r3, #3]
    if ( found == 1 )
    8d20:	9b04      	ldr	r3, [sp, #16]
    8d22:	2b00      	cmp	r3, #0
    8d24:	d02a      	beq.n	8d7c <DutyCycleCallback+0x1f0>
    8d26:	2100      	movs	r1, #0
    8d28:	9a03      	ldr	r2, [sp, #12]
    8d2a:	4291      	cmp	r1, r2
    8d2c:	d200      	bcs.n	8d30 <DutyCycleCallback+0x1a4>
    8d2e:	0011      	movs	r1, r2
        RegParams.pDutyCycleTimer->lastTimerValue = nextTimer;
    8d30:	4b1a      	ldr	r3, [pc, #104]	; (8d9c <DutyCycleCallback+0x210>)
    8d32:	7c1a      	ldrb	r2, [r3, #16]
    8d34:	7c58      	ldrb	r0, [r3, #17]
    8d36:	0200      	lsls	r0, r0, #8
    8d38:	4310      	orrs	r0, r2
    8d3a:	7c9a      	ldrb	r2, [r3, #18]
    8d3c:	0412      	lsls	r2, r2, #16
    8d3e:	4310      	orrs	r0, r2
    8d40:	7cda      	ldrb	r2, [r3, #19]
    8d42:	0612      	lsls	r2, r2, #24
    8d44:	4302      	orrs	r2, r0
    8d46:	7011      	strb	r1, [r2, #0]
    8d48:	0a08      	lsrs	r0, r1, #8
    8d4a:	7050      	strb	r0, [r2, #1]
    8d4c:	0c08      	lsrs	r0, r1, #16
    8d4e:	7090      	strb	r0, [r2, #2]
    8d50:	0e08      	lsrs	r0, r1, #24
    8d52:	70d0      	strb	r0, [r2, #3]
		SwTimerStart (RegParams.pDutyCycleTimer->timerId, MS_TO_US(nextTimer), SW_TIMEOUT_RELATIVE, (void *)DutyCycleCallback, NULL);
    8d54:	22fa      	movs	r2, #250	; 0xfa
    8d56:	0092      	lsls	r2, r2, #2
    8d58:	4351      	muls	r1, r2
    8d5a:	7c18      	ldrb	r0, [r3, #16]
    8d5c:	7c5a      	ldrb	r2, [r3, #17]
    8d5e:	0212      	lsls	r2, r2, #8
    8d60:	4310      	orrs	r0, r2
    8d62:	7c9a      	ldrb	r2, [r3, #18]
    8d64:	0412      	lsls	r2, r2, #16
    8d66:	4302      	orrs	r2, r0
    8d68:	7cdb      	ldrb	r3, [r3, #19]
    8d6a:	061b      	lsls	r3, r3, #24
    8d6c:	4313      	orrs	r3, r2
    8d6e:	7918      	ldrb	r0, [r3, #4]
    8d70:	2300      	movs	r3, #0
    8d72:	9300      	str	r3, [sp, #0]
    8d74:	4b0a      	ldr	r3, [pc, #40]	; (8da0 <DutyCycleCallback+0x214>)
    8d76:	2200      	movs	r2, #0
    8d78:	4c0a      	ldr	r4, [pc, #40]	; (8da4 <DutyCycleCallback+0x218>)
    8d7a:	47a0      	blx	r4
}
    8d7c:	b007      	add	sp, #28
    8d7e:	bc3c      	pop	{r2, r3, r4, r5}
    8d80:	4690      	mov	r8, r2
    8d82:	4699      	mov	r9, r3
    8d84:	46a2      	mov	sl, r4
    8d86:	46ab      	mov	fp, r5
    8d88:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (( DutyCycleTimeout != 0 ))
    8d8a:	9b05      	ldr	r3, [sp, #20]
    8d8c:	2b00      	cmp	r3, #0
    8d8e:	d0f5      	beq.n	8d7c <DutyCycleCallback+0x1f0>
    bool found = 0;
    8d90:	2300      	movs	r3, #0
    8d92:	9304      	str	r3, [sp, #16]
    uint32_t minimSubBandTimer = UINT32_MAX;
    8d94:	3b01      	subs	r3, #1
    8d96:	9303      	str	r3, [sp, #12]
    8d98:	e790      	b.n	8cbc <DutyCycleCallback+0x130>
    8d9a:	46c0      	nop			; (mov r8, r8)
    8d9c:	20001b4c 	.word	0x20001b4c
    8da0:	00008b8d 	.word	0x00008b8d
    8da4:	0000bcad 	.word	0x0000bcad

00008da8 <setLBTTimer>:
{
    8da8:	b5f0      	push	{r4, r5, r6, r7, lr}
    8daa:	46de      	mov	lr, fp
    8dac:	4657      	mov	r7, sl
    8dae:	464e      	mov	r6, r9
    8db0:	4645      	mov	r5, r8
    8db2:	b5e0      	push	{r5, r6, r7, lr}
    8db4:	b085      	sub	sp, #20
    i = RegParams.lastUsedChannelIndex;
    8db6:	4a70      	ldr	r2, [pc, #448]	; (8f78 <setLBTTimer+0x1d0>)
    8db8:	232f      	movs	r3, #47	; 0x2f
	RegParams.cmnParams.paramsType2.channelTimer[i] = LBT_TRANSMIT_CHANNEL_PAUSE_DURATION;
    8dba:	5cd4      	ldrb	r4, [r2, r3]
    8dbc:	0023      	movs	r3, r4
    8dbe:	3358      	adds	r3, #88	; 0x58
    8dc0:	009b      	lsls	r3, r3, #2
    8dc2:	18d3      	adds	r3, r2, r3
    8dc4:	2132      	movs	r1, #50	; 0x32
    8dc6:	7219      	strb	r1, [r3, #8]
    8dc8:	2100      	movs	r1, #0
    8dca:	7259      	strb	r1, [r3, #9]
    8dcc:	7299      	strb	r1, [r3, #10]
    8dce:	72d9      	strb	r1, [r3, #11]
	if(SwTimerIsRunning(pLBTTimer->timerId))
    8dd0:	23d6      	movs	r3, #214	; 0xd6
    8dd2:	005b      	lsls	r3, r3, #1
    8dd4:	5cd0      	ldrb	r0, [r2, r3]
    8dd6:	4b69      	ldr	r3, [pc, #420]	; (8f7c <setLBTTimer+0x1d4>)
    8dd8:	4798      	blx	r3
    8dda:	2800      	cmp	r0, #0
    8ddc:	d12f      	bne.n	8e3e <setLBTTimer+0x96>
		minim = RegParams.cmnParams.paramsType2.channelTimer[i];
    8dde:	4866      	ldr	r0, [pc, #408]	; (8f78 <setLBTTimer+0x1d0>)
    8de0:	0023      	movs	r3, r4
    8de2:	3358      	adds	r3, #88	; 0x58
    8de4:	009b      	lsls	r3, r3, #2
    8de6:	18c3      	adds	r3, r0, r3
    8de8:	7a19      	ldrb	r1, [r3, #8]
    8dea:	7a5a      	ldrb	r2, [r3, #9]
    8dec:	0212      	lsls	r2, r2, #8
    8dee:	4311      	orrs	r1, r2
    8df0:	7a9a      	ldrb	r2, [r3, #10]
    8df2:	0412      	lsls	r2, r2, #16
    8df4:	430a      	orrs	r2, r1
    8df6:	7ad9      	ldrb	r1, [r3, #11]
    8df8:	0609      	lsls	r1, r1, #24
    8dfa:	4311      	orrs	r1, r2
    8dfc:	4689      	mov	r9, r1
	for(i = 0; i < RegParams.maxChannels; i++)
    8dfe:	232a      	movs	r3, #42	; 0x2a
    8e00:	56c3      	ldrsb	r3, [r0, r3]
    8e02:	4698      	mov	r8, r3
    8e04:	2b00      	cmp	r3, #0
    8e06:	dc00      	bgt.n	8e0a <setLBTTimer+0x62>
    8e08:	e08b      	b.n	8f22 <setLBTTimer+0x17a>
    uint32_t delta = 0, minim = UINT32_MAX, ticks;
    8e0a:	2300      	movs	r3, #0
    8e0c:	469a      	mov	sl, r3
		found = 1;
    8e0e:	3301      	adds	r3, #1
    8e10:	9303      	str	r3, [sp, #12]
		if(i != RegParams.lastUsedChannelIndex)
    8e12:	4a59      	ldr	r2, [pc, #356]	; (8f78 <setLBTTimer+0x1d0>)
    8e14:	232f      	movs	r3, #47	; 0x2f
    8e16:	5cd0      	ldrb	r0, [r2, r3]
			if((RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    8e18:	7911      	ldrb	r1, [r2, #4]
    8e1a:	7953      	ldrb	r3, [r2, #5]
    8e1c:	021b      	lsls	r3, r3, #8
    8e1e:	430b      	orrs	r3, r1
    8e20:	7991      	ldrb	r1, [r2, #6]
    8e22:	0409      	lsls	r1, r1, #16
    8e24:	430b      	orrs	r3, r1
    8e26:	79d1      	ldrb	r1, [r2, #7]
    8e28:	0609      	lsls	r1, r1, #24
    8e2a:	4319      	orrs	r1, r3
    8e2c:	2600      	movs	r6, #0
    8e2e:	2200      	movs	r2, #0
					RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    8e30:	2300      	movs	r3, #0
    8e32:	469c      	mov	ip, r3
					RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - delta;
    8e34:	4653      	mov	r3, sl
    8e36:	9302      	str	r3, [sp, #8]
    8e38:	468b      	mov	fp, r1
    8e3a:	4645      	mov	r5, r8
    8e3c:	e03b      	b.n	8eb6 <setLBTTimer+0x10e>
		SwTimerStop(pLBTTimer->timerId);
    8e3e:	4c4e      	ldr	r4, [pc, #312]	; (8f78 <setLBTTimer+0x1d0>)
    8e40:	25d6      	movs	r5, #214	; 0xd6
    8e42:	006d      	lsls	r5, r5, #1
    8e44:	5d60      	ldrb	r0, [r4, r5]
    8e46:	4b4e      	ldr	r3, [pc, #312]	; (8f80 <setLBTTimer+0x1d8>)
    8e48:	4798      	blx	r3
		ticks = SwTimerReadValue(pLBTTimer->timerId);
    8e4a:	5d60      	ldrb	r0, [r4, r5]
    8e4c:	4b4d      	ldr	r3, [pc, #308]	; (8f84 <setLBTTimer+0x1dc>)
    8e4e:	4798      	blx	r3
	for(i = 0; i < RegParams.maxChannels; i++)
    8e50:	232a      	movs	r3, #42	; 0x2a
    8e52:	56e3      	ldrsb	r3, [r4, r3]
    8e54:	4698      	mov	r8, r3
    8e56:	2b00      	cmp	r3, #0
    8e58:	dd66      	ble.n	8f28 <setLBTTimer+0x180>
		delta = pLBTTimer->lastTimerValue - US_TO_MS(ticks);
    8e5a:	4a47      	ldr	r2, [pc, #284]	; (8f78 <setLBTTimer+0x1d0>)
    8e5c:	23d4      	movs	r3, #212	; 0xd4
    8e5e:	005b      	lsls	r3, r3, #1
    8e60:	5cd4      	ldrb	r4, [r2, r3]
    8e62:	23aa      	movs	r3, #170	; 0xaa
    8e64:	33ff      	adds	r3, #255	; 0xff
    8e66:	5cd3      	ldrb	r3, [r2, r3]
    8e68:	021b      	lsls	r3, r3, #8
    8e6a:	4323      	orrs	r3, r4
    8e6c:	21d5      	movs	r1, #213	; 0xd5
    8e6e:	0049      	lsls	r1, r1, #1
    8e70:	5c54      	ldrb	r4, [r2, r1]
    8e72:	0424      	lsls	r4, r4, #16
    8e74:	4323      	orrs	r3, r4
    8e76:	21ac      	movs	r1, #172	; 0xac
    8e78:	31ff      	adds	r1, #255	; 0xff
    8e7a:	5c54      	ldrb	r4, [r2, r1]
    8e7c:	0624      	lsls	r4, r4, #24
    8e7e:	431c      	orrs	r4, r3
    8e80:	21fa      	movs	r1, #250	; 0xfa
    8e82:	0089      	lsls	r1, r1, #2
    8e84:	4b40      	ldr	r3, [pc, #256]	; (8f88 <setLBTTimer+0x1e0>)
    8e86:	4798      	blx	r3
    8e88:	1a23      	subs	r3, r4, r0
    8e8a:	469a      	mov	sl, r3
    uint32_t delta = 0, minim = UINT32_MAX, ticks;
    8e8c:	2301      	movs	r3, #1
    8e8e:	425b      	negs	r3, r3
    8e90:	4699      	mov	r9, r3
    bool found = 0;
    8e92:	2300      	movs	r3, #0
    8e94:	9303      	str	r3, [sp, #12]
    8e96:	e7bc      	b.n	8e12 <setLBTTimer+0x6a>
					RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    8e98:	3658      	adds	r6, #88	; 0x58
    8e9a:	00b6      	lsls	r6, r6, #2
    8e9c:	4b36      	ldr	r3, [pc, #216]	; (8f78 <setLBTTimer+0x1d0>)
    8e9e:	4698      	mov	r8, r3
    8ea0:	4446      	add	r6, r8
    8ea2:	4663      	mov	r3, ip
    8ea4:	7233      	strb	r3, [r6, #8]
    8ea6:	7273      	strb	r3, [r6, #9]
    8ea8:	72b3      	strb	r3, [r6, #10]
    8eaa:	72f3      	strb	r3, [r6, #11]
	for(i = 0; i < RegParams.maxChannels; i++)
    8eac:	3201      	adds	r2, #1
    8eae:	b2d2      	uxtb	r2, r2
    8eb0:	0016      	movs	r6, r2
    8eb2:	42aa      	cmp	r2, r5
    8eb4:	da32      	bge.n	8f1c <setLBTTimer+0x174>
		if(i != RegParams.lastUsedChannelIndex)
    8eb6:	4290      	cmp	r0, r2
    8eb8:	d0f8      	beq.n	8eac <setLBTTimer+0x104>
			if((RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    8eba:	0053      	lsls	r3, r2, #1
    8ebc:	4659      	mov	r1, fp
    8ebe:	5c5c      	ldrb	r4, [r3, r1]
    8ec0:	2c00      	cmp	r4, #0
    8ec2:	d0f3      	beq.n	8eac <setLBTTimer+0x104>
    8ec4:	0033      	movs	r3, r6
    8ec6:	3358      	adds	r3, #88	; 0x58
    8ec8:	009b      	lsls	r3, r3, #2
    8eca:	4f2b      	ldr	r7, [pc, #172]	; (8f78 <setLBTTimer+0x1d0>)
    8ecc:	46b8      	mov	r8, r7
    8ece:	4443      	add	r3, r8
    8ed0:	7a1f      	ldrb	r7, [r3, #8]
    8ed2:	46ba      	mov	sl, r7
    8ed4:	7a5f      	ldrb	r7, [r3, #9]
    8ed6:	023f      	lsls	r7, r7, #8
    8ed8:	46b8      	mov	r8, r7
    8eda:	4657      	mov	r7, sl
    8edc:	4641      	mov	r1, r8
    8ede:	430f      	orrs	r7, r1
    8ee0:	7a99      	ldrb	r1, [r3, #10]
    8ee2:	0409      	lsls	r1, r1, #16
    8ee4:	430f      	orrs	r7, r1
    8ee6:	7adb      	ldrb	r3, [r3, #11]
    8ee8:	061b      	lsls	r3, r3, #24
    8eea:	433b      	orrs	r3, r7
    8eec:	d0de      	beq.n	8eac <setLBTTimer+0x104>
				if(RegParams.cmnParams.paramsType2.channelTimer[i] > delta)
    8eee:	9f02      	ldr	r7, [sp, #8]
    8ef0:	42bb      	cmp	r3, r7
    8ef2:	d9d1      	bls.n	8e98 <setLBTTimer+0xf0>
					RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - delta;
    8ef4:	1bdb      	subs	r3, r3, r7
    8ef6:	3658      	adds	r6, #88	; 0x58
    8ef8:	00b6      	lsls	r6, r6, #2
    8efa:	491f      	ldr	r1, [pc, #124]	; (8f78 <setLBTTimer+0x1d0>)
    8efc:	4688      	mov	r8, r1
    8efe:	4446      	add	r6, r8
    8f00:	7233      	strb	r3, [r6, #8]
    8f02:	0a19      	lsrs	r1, r3, #8
    8f04:	7271      	strb	r1, [r6, #9]
    8f06:	0c19      	lsrs	r1, r3, #16
    8f08:	72b1      	strb	r1, [r6, #10]
    8f0a:	0e19      	lsrs	r1, r3, #24
    8f0c:	72f1      	strb	r1, [r6, #11]
				if((RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    8f0e:	454b      	cmp	r3, r9
    8f10:	d8cc      	bhi.n	8eac <setLBTTimer+0x104>
    8f12:	2b00      	cmp	r3, #0
    8f14:	d0ca      	beq.n	8eac <setLBTTimer+0x104>
    8f16:	4699      	mov	r9, r3
					found = 1;
    8f18:	9403      	str	r4, [sp, #12]
    8f1a:	e7c7      	b.n	8eac <setLBTTimer+0x104>
	if((found == 1) && minim)
    8f1c:	9b03      	ldr	r3, [sp, #12]
    8f1e:	2b00      	cmp	r3, #0
    8f20:	d002      	beq.n	8f28 <setLBTTimer+0x180>
    8f22:	464b      	mov	r3, r9
    8f24:	2b00      	cmp	r3, #0
    8f26:	d107      	bne.n	8f38 <setLBTTimer+0x190>
}
    8f28:	2008      	movs	r0, #8
    8f2a:	b005      	add	sp, #20
    8f2c:	bc3c      	pop	{r2, r3, r4, r5}
    8f2e:	4690      	mov	r8, r2
    8f30:	4699      	mov	r9, r3
    8f32:	46a2      	mov	sl, r4
    8f34:	46ab      	mov	fp, r5
    8f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
		pLBTTimer->lastTimerValue = minim;
    8f38:	4b0f      	ldr	r3, [pc, #60]	; (8f78 <setLBTTimer+0x1d0>)
    8f3a:	22d4      	movs	r2, #212	; 0xd4
    8f3c:	0052      	lsls	r2, r2, #1
    8f3e:	4649      	mov	r1, r9
    8f40:	5499      	strb	r1, [r3, r2]
    8f42:	464a      	mov	r2, r9
    8f44:	0a11      	lsrs	r1, r2, #8
    8f46:	001a      	movs	r2, r3
    8f48:	32a9      	adds	r2, #169	; 0xa9
    8f4a:	32ff      	adds	r2, #255	; 0xff
    8f4c:	7051      	strb	r1, [r2, #1]
    8f4e:	4649      	mov	r1, r9
    8f50:	0c09      	lsrs	r1, r1, #16
    8f52:	7091      	strb	r1, [r2, #2]
    8f54:	4649      	mov	r1, r9
    8f56:	0e09      	lsrs	r1, r1, #24
    8f58:	70d1      	strb	r1, [r2, #3]
		SwTimerStart (pLBTTimer->timerId, MS_TO_US(minim), SW_TIMEOUT_RELATIVE, (void *)LBTChannelPauseCallback, NULL);
    8f5a:	21fa      	movs	r1, #250	; 0xfa
    8f5c:	0089      	lsls	r1, r1, #2
    8f5e:	464a      	mov	r2, r9
    8f60:	4351      	muls	r1, r2
    8f62:	22d6      	movs	r2, #214	; 0xd6
    8f64:	0052      	lsls	r2, r2, #1
    8f66:	5c98      	ldrb	r0, [r3, r2]
    8f68:	2300      	movs	r3, #0
    8f6a:	9300      	str	r3, [sp, #0]
    8f6c:	4b07      	ldr	r3, [pc, #28]	; (8f8c <setLBTTimer+0x1e4>)
    8f6e:	2200      	movs	r2, #0
    8f70:	4c07      	ldr	r4, [pc, #28]	; (8f90 <setLBTTimer+0x1e8>)
    8f72:	47a0      	blx	r4
    8f74:	e7d8      	b.n	8f28 <setLBTTimer+0x180>
    8f76:	46c0      	nop			; (mov r8, r8)
    8f78:	20001b4c 	.word	0x20001b4c
    8f7c:	0000be45 	.word	0x0000be45
    8f80:	0000bfb9 	.word	0x0000bfb9
    8f84:	0000be59 	.word	0x0000be59
    8f88:	00012a95 	.word	0x00012a95
    8f8c:	00008f95 	.word	0x00008f95
    8f90:	0000bcad 	.word	0x0000bcad

00008f94 <LBTChannelPauseCallback>:
{
    8f94:	b5f0      	push	{r4, r5, r6, r7, lr}
    8f96:	46de      	mov	lr, fp
    8f98:	4657      	mov	r7, sl
    8f9a:	464e      	mov	r6, r9
    8f9c:	4645      	mov	r5, r8
    8f9e:	b5e0      	push	{r5, r6, r7, lr}
    8fa0:	b085      	sub	sp, #20
    for (i=0; i < RegParams.maxChannels; i++)
    8fa2:	232a      	movs	r3, #42	; 0x2a
    8fa4:	4a49      	ldr	r2, [pc, #292]	; (90cc <LBTChannelPauseCallback+0x138>)
    8fa6:	56d6      	ldrsb	r6, [r2, r3]
    8fa8:	2e00      	cmp	r6, #0
    8faa:	dd68      	ble.n	907e <LBTChannelPauseCallback+0xea>
        if ((RegParams.pChParams[i].status == ENABLED) && ( RegParams.cmnParams.paramsType2.channelTimer[i] != 0 ))
    8fac:	0013      	movs	r3, r2
    8fae:	7915      	ldrb	r5, [r2, #4]
    8fb0:	7952      	ldrb	r2, [r2, #5]
    8fb2:	0212      	lsls	r2, r2, #8
    8fb4:	432a      	orrs	r2, r5
    8fb6:	799d      	ldrb	r5, [r3, #6]
    8fb8:	042d      	lsls	r5, r5, #16
    8fba:	432a      	orrs	r2, r5
    8fbc:	79dd      	ldrb	r5, [r3, #7]
    8fbe:	062d      	lsls	r5, r5, #24
    8fc0:	4315      	orrs	r5, r2
            if ( RegParams.cmnParams.paramsType2.channelTimer[i] > pLBTTimer->lastTimerValue)
    8fc2:	22d4      	movs	r2, #212	; 0xd4
    8fc4:	0052      	lsls	r2, r2, #1
    8fc6:	5c9f      	ldrb	r7, [r3, r2]
    8fc8:	22aa      	movs	r2, #170	; 0xaa
    8fca:	32ff      	adds	r2, #255	; 0xff
    8fcc:	5c9a      	ldrb	r2, [r3, r2]
    8fce:	0212      	lsls	r2, r2, #8
    8fd0:	433a      	orrs	r2, r7
    8fd2:	21d5      	movs	r1, #213	; 0xd5
    8fd4:	0049      	lsls	r1, r1, #1
    8fd6:	5c5f      	ldrb	r7, [r3, r1]
    8fd8:	043f      	lsls	r7, r7, #16
    8fda:	433a      	orrs	r2, r7
    8fdc:	21ac      	movs	r1, #172	; 0xac
    8fde:	31ff      	adds	r1, #255	; 0xff
    8fe0:	5c5f      	ldrb	r7, [r3, r1]
    8fe2:	063f      	lsls	r7, r7, #24
    8fe4:	4317      	orrs	r7, r2
    8fe6:	9703      	str	r7, [sp, #12]
    8fe8:	2000      	movs	r0, #0
    8fea:	2300      	movs	r3, #0
    8fec:	2200      	movs	r2, #0
    8fee:	4691      	mov	r9, r2
    8ff0:	3a01      	subs	r2, #1
    8ff2:	4690      	mov	r8, r2
                RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    8ff4:	2200      	movs	r2, #0
    8ff6:	4694      	mov	ip, r2
    8ff8:	e00e      	b.n	9018 <LBTChannelPauseCallback+0x84>
    8ffa:	3058      	adds	r0, #88	; 0x58
    8ffc:	0080      	lsls	r0, r0, #2
    8ffe:	4a33      	ldr	r2, [pc, #204]	; (90cc <LBTChannelPauseCallback+0x138>)
    9000:	4692      	mov	sl, r2
    9002:	4450      	add	r0, sl
    9004:	4662      	mov	r2, ip
    9006:	7202      	strb	r2, [r0, #8]
    9008:	7242      	strb	r2, [r0, #9]
    900a:	7282      	strb	r2, [r0, #10]
    900c:	72c2      	strb	r2, [r0, #11]
    for (i=0; i < RegParams.maxChannels; i++)
    900e:	3301      	adds	r3, #1
    9010:	b2db      	uxtb	r3, r3
    9012:	0018      	movs	r0, r3
    9014:	42b3      	cmp	r3, r6
    9016:	da2f      	bge.n	9078 <LBTChannelPauseCallback+0xe4>
        if ((RegParams.pChParams[i].status == ENABLED) && ( RegParams.cmnParams.paramsType2.channelTimer[i] != 0 ))
    9018:	005a      	lsls	r2, r3, #1
    901a:	5d54      	ldrb	r4, [r2, r5]
    901c:	2c00      	cmp	r4, #0
    901e:	d0f6      	beq.n	900e <LBTChannelPauseCallback+0x7a>
    9020:	0002      	movs	r2, r0
    9022:	3258      	adds	r2, #88	; 0x58
    9024:	0092      	lsls	r2, r2, #2
    9026:	4929      	ldr	r1, [pc, #164]	; (90cc <LBTChannelPauseCallback+0x138>)
    9028:	468a      	mov	sl, r1
    902a:	4452      	add	r2, sl
    902c:	7a17      	ldrb	r7, [r2, #8]
    902e:	46bb      	mov	fp, r7
    9030:	7a57      	ldrb	r7, [r2, #9]
    9032:	023f      	lsls	r7, r7, #8
    9034:	46ba      	mov	sl, r7
    9036:	465f      	mov	r7, fp
    9038:	4651      	mov	r1, sl
    903a:	430f      	orrs	r7, r1
    903c:	7a91      	ldrb	r1, [r2, #10]
    903e:	0409      	lsls	r1, r1, #16
    9040:	430f      	orrs	r7, r1
    9042:	7ad2      	ldrb	r2, [r2, #11]
    9044:	0612      	lsls	r2, r2, #24
    9046:	433a      	orrs	r2, r7
    9048:	d0e1      	beq.n	900e <LBTChannelPauseCallback+0x7a>
            if ( RegParams.cmnParams.paramsType2.channelTimer[i] > pLBTTimer->lastTimerValue)
    904a:	9f03      	ldr	r7, [sp, #12]
    904c:	42ba      	cmp	r2, r7
    904e:	d9d4      	bls.n	8ffa <LBTChannelPauseCallback+0x66>
                RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - pLBTTimer->lastTimerValue;
    9050:	1bd2      	subs	r2, r2, r7
    9052:	3058      	adds	r0, #88	; 0x58
    9054:	0080      	lsls	r0, r0, #2
    9056:	491d      	ldr	r1, [pc, #116]	; (90cc <LBTChannelPauseCallback+0x138>)
    9058:	468a      	mov	sl, r1
    905a:	4450      	add	r0, sl
    905c:	7202      	strb	r2, [r0, #8]
    905e:	0a11      	lsrs	r1, r2, #8
    9060:	7241      	strb	r1, [r0, #9]
    9062:	0c11      	lsrs	r1, r2, #16
    9064:	7281      	strb	r1, [r0, #10]
    9066:	0e11      	lsrs	r1, r2, #24
    9068:	72c1      	strb	r1, [r0, #11]
            if ( (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) )
    906a:	4542      	cmp	r2, r8
    906c:	d8cf      	bhi.n	900e <LBTChannelPauseCallback+0x7a>
    906e:	2a00      	cmp	r2, #0
    9070:	d0cd      	beq.n	900e <LBTChannelPauseCallback+0x7a>
                found = 1;
    9072:	46a1      	mov	r9, r4
            if ( (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) )
    9074:	4690      	mov	r8, r2
    9076:	e7ca      	b.n	900e <LBTChannelPauseCallback+0x7a>
    if ( found == 1 )
    9078:	464b      	mov	r3, r9
    907a:	2b00      	cmp	r3, #0
    907c:	d106      	bne.n	908c <LBTChannelPauseCallback+0xf8>
}
    907e:	b005      	add	sp, #20
    9080:	bc3c      	pop	{r2, r3, r4, r5}
    9082:	4690      	mov	r8, r2
    9084:	4699      	mov	r9, r3
    9086:	46a2      	mov	sl, r4
    9088:	46ab      	mov	fp, r5
    908a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pLBTTimer->lastTimerValue = minim;
    908c:	4b0f      	ldr	r3, [pc, #60]	; (90cc <LBTChannelPauseCallback+0x138>)
    908e:	22d4      	movs	r2, #212	; 0xd4
    9090:	0052      	lsls	r2, r2, #1
    9092:	4641      	mov	r1, r8
    9094:	5499      	strb	r1, [r3, r2]
    9096:	4642      	mov	r2, r8
    9098:	0a11      	lsrs	r1, r2, #8
    909a:	001a      	movs	r2, r3
    909c:	32a9      	adds	r2, #169	; 0xa9
    909e:	32ff      	adds	r2, #255	; 0xff
    90a0:	7051      	strb	r1, [r2, #1]
    90a2:	4641      	mov	r1, r8
    90a4:	0c09      	lsrs	r1, r1, #16
    90a6:	7091      	strb	r1, [r2, #2]
    90a8:	4641      	mov	r1, r8
    90aa:	0e09      	lsrs	r1, r1, #24
    90ac:	70d1      	strb	r1, [r2, #3]
        SwTimerStart (pLBTTimer->timerId, MS_TO_US(minim), SW_TIMEOUT_RELATIVE, (void *)LBTChannelPauseCallback, NULL);
    90ae:	21fa      	movs	r1, #250	; 0xfa
    90b0:	0089      	lsls	r1, r1, #2
    90b2:	4642      	mov	r2, r8
    90b4:	4351      	muls	r1, r2
    90b6:	22d6      	movs	r2, #214	; 0xd6
    90b8:	0052      	lsls	r2, r2, #1
    90ba:	5c98      	ldrb	r0, [r3, r2]
    90bc:	2300      	movs	r3, #0
    90be:	9300      	str	r3, [sp, #0]
    90c0:	4b03      	ldr	r3, [pc, #12]	; (90d0 <LBTChannelPauseCallback+0x13c>)
    90c2:	2200      	movs	r2, #0
    90c4:	4c03      	ldr	r4, [pc, #12]	; (90d4 <LBTChannelPauseCallback+0x140>)
    90c6:	47a0      	blx	r4
}
    90c8:	e7d9      	b.n	907e <LBTChannelPauseCallback+0xea>
    90ca:	46c0      	nop			; (mov r8, r8)
    90cc:	20001b4c 	.word	0x20001b4c
    90d0:	00008f95 	.word	0x00008f95
    90d4:	0000bcad 	.word	0x0000bcad

000090d8 <JoinDutyCycleCallback>:
{   
    90d8:	b510      	push	{r4, lr}
    90da:	b082      	sub	sp, #8
	if(RegParams.pJoinDutyCycleTimer->remainingtime!=0)
    90dc:	492e      	ldr	r1, [pc, #184]	; (9198 <JoinDutyCycleCallback+0xc0>)
    90de:	7d0b      	ldrb	r3, [r1, #20]
    90e0:	7d4a      	ldrb	r2, [r1, #21]
    90e2:	0212      	lsls	r2, r2, #8
    90e4:	431a      	orrs	r2, r3
    90e6:	7d8b      	ldrb	r3, [r1, #22]
    90e8:	041b      	lsls	r3, r3, #16
    90ea:	431a      	orrs	r2, r3
    90ec:	7dcb      	ldrb	r3, [r1, #23]
    90ee:	061b      	lsls	r3, r3, #24
    90f0:	4313      	orrs	r3, r2
    90f2:	7919      	ldrb	r1, [r3, #4]
    90f4:	795a      	ldrb	r2, [r3, #5]
    90f6:	0212      	lsls	r2, r2, #8
    90f8:	430a      	orrs	r2, r1
    90fa:	7999      	ldrb	r1, [r3, #6]
    90fc:	0409      	lsls	r1, r1, #16
    90fe:	430a      	orrs	r2, r1
    9100:	79d9      	ldrb	r1, [r3, #7]
    9102:	0609      	lsls	r1, r1, #24
    9104:	4311      	orrs	r1, r2
    9106:	d03c      	beq.n	9182 <JoinDutyCycleCallback+0xaa>
		if(RegParams.pJoinDutyCycleTimer->remainingtime>US_TO_MS(SWTIMER_MAX_TIMEOUT))
    9108:	4a24      	ldr	r2, [pc, #144]	; (919c <JoinDutyCycleCallback+0xc4>)
    910a:	4291      	cmp	r1, r2
    910c:	d91e      	bls.n	914c <JoinDutyCycleCallback+0x74>
			RegParams.pJoinDutyCycleTimer->remainingtime = RegParams.pJoinDutyCycleTimer->remainingtime-(US_TO_MS(SWTIMER_MAX_TIMEOUT));
    910e:	4a24      	ldr	r2, [pc, #144]	; (91a0 <JoinDutyCycleCallback+0xc8>)
    9110:	4694      	mov	ip, r2
    9112:	4461      	add	r1, ip
    9114:	7119      	strb	r1, [r3, #4]
    9116:	0a0a      	lsrs	r2, r1, #8
    9118:	715a      	strb	r2, [r3, #5]
    911a:	0c0a      	lsrs	r2, r1, #16
    911c:	719a      	strb	r2, [r3, #6]
    911e:	0e09      	lsrs	r1, r1, #24
    9120:	71d9      	strb	r1, [r3, #7]
			SwTimerStart(RegParams.pJoinDutyCycleTimer->timerId, SWTIMER_MAX_TIMEOUT, SW_TIMEOUT_RELATIVE, (void *)JoinDutyCycleCallback, NULL);
    9122:	491d      	ldr	r1, [pc, #116]	; (9198 <JoinDutyCycleCallback+0xc0>)
    9124:	7d0b      	ldrb	r3, [r1, #20]
    9126:	7d4a      	ldrb	r2, [r1, #21]
    9128:	0212      	lsls	r2, r2, #8
    912a:	431a      	orrs	r2, r3
    912c:	7d8b      	ldrb	r3, [r1, #22]
    912e:	041b      	lsls	r3, r3, #16
    9130:	431a      	orrs	r2, r3
    9132:	7dcb      	ldrb	r3, [r1, #23]
    9134:	061b      	lsls	r3, r3, #24
    9136:	4313      	orrs	r3, r2
    9138:	7a18      	ldrb	r0, [r3, #8]
    913a:	2300      	movs	r3, #0
    913c:	9300      	str	r3, [sp, #0]
    913e:	4b19      	ldr	r3, [pc, #100]	; (91a4 <JoinDutyCycleCallback+0xcc>)
    9140:	2200      	movs	r2, #0
    9142:	4919      	ldr	r1, [pc, #100]	; (91a8 <JoinDutyCycleCallback+0xd0>)
    9144:	4c19      	ldr	r4, [pc, #100]	; (91ac <JoinDutyCycleCallback+0xd4>)
    9146:	47a0      	blx	r4
}
    9148:	b002      	add	sp, #8
    914a:	bd10      	pop	{r4, pc}
			SwTimerStart(RegParams.pJoinDutyCycleTimer->timerId, MS_TO_US(RegParams.pJoinDutyCycleTimer->remainingtime), SW_TIMEOUT_RELATIVE, (void *)JoinDutyCycleCallback, NULL);
    914c:	22fa      	movs	r2, #250	; 0xfa
    914e:	0092      	lsls	r2, r2, #2
    9150:	4351      	muls	r1, r2
    9152:	7a18      	ldrb	r0, [r3, #8]
    9154:	2300      	movs	r3, #0
    9156:	9300      	str	r3, [sp, #0]
    9158:	4b12      	ldr	r3, [pc, #72]	; (91a4 <JoinDutyCycleCallback+0xcc>)
    915a:	2200      	movs	r2, #0
    915c:	4c13      	ldr	r4, [pc, #76]	; (91ac <JoinDutyCycleCallback+0xd4>)
    915e:	47a0      	blx	r4
			RegParams.pJoinDutyCycleTimer->remainingtime =0;
    9160:	490d      	ldr	r1, [pc, #52]	; (9198 <JoinDutyCycleCallback+0xc0>)
    9162:	7d0b      	ldrb	r3, [r1, #20]
    9164:	7d4a      	ldrb	r2, [r1, #21]
    9166:	0212      	lsls	r2, r2, #8
    9168:	431a      	orrs	r2, r3
    916a:	7d8b      	ldrb	r3, [r1, #22]
    916c:	041b      	lsls	r3, r3, #16
    916e:	431a      	orrs	r2, r3
    9170:	7dcb      	ldrb	r3, [r1, #23]
    9172:	061b      	lsls	r3, r3, #24
    9174:	4313      	orrs	r3, r2
    9176:	2200      	movs	r2, #0
    9178:	711a      	strb	r2, [r3, #4]
    917a:	715a      	strb	r2, [r3, #5]
    917c:	719a      	strb	r2, [r3, #6]
    917e:	71da      	strb	r2, [r3, #7]
    9180:	e7e2      	b.n	9148 <JoinDutyCycleCallback+0x70>
	SwTimerStop(RegParams.pJoinDutyCycleTimer->timerId);
    9182:	7a18      	ldrb	r0, [r3, #8]
    9184:	4b0a      	ldr	r3, [pc, #40]	; (91b0 <JoinDutyCycleCallback+0xd8>)
    9186:	4798      	blx	r3
	RegParams.joinDutyCycleTimeout = 0;
    9188:	4b03      	ldr	r3, [pc, #12]	; (9198 <JoinDutyCycleCallback+0xc0>)
    918a:	333e      	adds	r3, #62	; 0x3e
    918c:	2200      	movs	r2, #0
    918e:	701a      	strb	r2, [r3, #0]
    9190:	705a      	strb	r2, [r3, #1]
    9192:	709a      	strb	r2, [r3, #2]
    9194:	70da      	strb	r2, [r3, #3]
}
    9196:	e7d7      	b.n	9148 <JoinDutyCycleCallback+0x70>
    9198:	20001b4c 	.word	0x20001b4c
    919c:	0020c49b 	.word	0x0020c49b
    91a0:	ffdf3b65 	.word	0xffdf3b65
    91a4:	000090d9 	.word	0x000090d9
    91a8:	7fffffff 	.word	0x7fffffff
    91ac:	0000bcad 	.word	0x0000bcad
    91b0:	0000bfb9 	.word	0x0000bfb9

000091b4 <JoinBackoffCallback>:
{
    91b4:	b510      	push	{r4, lr}
    91b6:	b082      	sub	sp, #8
	RegParams.joinbccount ++;
    91b8:	4b0c      	ldr	r3, [pc, #48]	; (91ec <JoinBackoffCallback+0x38>)
    91ba:	2142      	movs	r1, #66	; 0x42
    91bc:	5c5a      	ldrb	r2, [r3, r1]
    91be:	3201      	adds	r2, #1
    91c0:	545a      	strb	r2, [r3, r1]
	SwTimerStart (RegParams.pJoinBackoffTimer->timerId, MS_TO_US(BACKOFF_BASE_TIME_IN_MS), SW_TIMEOUT_RELATIVE, (void *)JoinBackoffCallback, NULL);
    91c2:	7e19      	ldrb	r1, [r3, #24]
    91c4:	7e5a      	ldrb	r2, [r3, #25]
    91c6:	0212      	lsls	r2, r2, #8
    91c8:	4311      	orrs	r1, r2
    91ca:	7e9a      	ldrb	r2, [r3, #26]
    91cc:	0412      	lsls	r2, r2, #16
    91ce:	430a      	orrs	r2, r1
    91d0:	7edb      	ldrb	r3, [r3, #27]
    91d2:	061b      	lsls	r3, r3, #24
    91d4:	4313      	orrs	r3, r2
    91d6:	7818      	ldrb	r0, [r3, #0]
    91d8:	2300      	movs	r3, #0
    91da:	9300      	str	r3, [sp, #0]
    91dc:	4b04      	ldr	r3, [pc, #16]	; (91f0 <JoinBackoffCallback+0x3c>)
    91de:	2200      	movs	r2, #0
    91e0:	4904      	ldr	r1, [pc, #16]	; (91f4 <JoinBackoffCallback+0x40>)
    91e2:	4c05      	ldr	r4, [pc, #20]	; (91f8 <JoinBackoffCallback+0x44>)
    91e4:	47a0      	blx	r4
}
    91e6:	b002      	add	sp, #8
    91e8:	bd10      	pop	{r4, pc}
    91ea:	46c0      	nop			; (mov r8, r8)
    91ec:	20001b4c 	.word	0x20001b4c
    91f0:	000091b5 	.word	0x000091b5
    91f4:	6b49d200 	.word	0x6b49d200
    91f8:	0000bcad 	.word	0x0000bcad

000091fc <ValidateDataRangeT2>:
	memcpy(&val_drange,attrInput,sizeof(ValUpdateDrange_t));
    91fc:	784a      	ldrb	r2, [r1, #1]
	dataRateMin = val_drange.dataRangeNew & LAST_NIBBLE;
    91fe:	230f      	movs	r3, #15
    9200:	4013      	ands	r3, r2
    if ( dataRate > RegParams.minDataRate )
    9202:	2124      	movs	r1, #36	; 0x24
    9204:	4807      	ldr	r0, [pc, #28]	; (9224 <ValidateDataRangeT2+0x28>)
    9206:	5c41      	ldrb	r1, [r0, r1]
		retVal = LORAWAN_INVALID_PARAMETER;
    9208:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    920a:	428b      	cmp	r3, r1
    920c:	d900      	bls.n	9210 <ValidateDataRangeT2+0x14>
}
    920e:	4770      	bx	lr
	dataRateMax = (val_drange.dataRangeNew & FIRST_NIBBLE) >> SHIFT4;
    9210:	0912      	lsrs	r2, r2, #4
		retVal = LORAWAN_INVALID_PARAMETER;
    9212:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    9214:	428a      	cmp	r2, r1
    9216:	d8fa      	bhi.n	920e <ValidateDataRangeT2+0x12>
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    9218:	3802      	subs	r0, #2
	   || (dataRateMax < dataRateMin) )
    921a:	4293      	cmp	r3, r2
    921c:	d9f7      	bls.n	920e <ValidateDataRangeT2+0x12>
		retVal = LORAWAN_INVALID_PARAMETER;
    921e:	3002      	adds	r0, #2
	return retVal;
    9220:	e7f5      	b.n	920e <ValidateDataRangeT2+0x12>
    9222:	46c0      	nop			; (mov r8, r8)
    9224:	20001b4c 	.word	0x20001b4c

00009228 <setDataRangeT2>:
{
    9228:	b5f0      	push	{r4, r5, r6, r7, lr}
    922a:	46c6      	mov	lr, r8
    922c:	b500      	push	{lr}
    922e:	b082      	sub	sp, #8
	memcpy((void *)&update_dr,attrInput,sizeof(ValUpdateDrange_t));
    9230:	780d      	ldrb	r5, [r1, #0]
    9232:	784e      	ldrb	r6, [r1, #1]
	val_chid.channelIndex = update_dr.channelIndex;
    9234:	ab01      	add	r3, sp, #4
    9236:	701d      	strb	r5, [r3, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    9238:	2201      	movs	r2, #1
    923a:	705a      	strb	r2, [r3, #1]
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    923c:	2012      	movs	r0, #18
    923e:	4b24      	ldr	r3, [pc, #144]	; (92d0 <setDataRangeT2+0xa8>)
    9240:	4798      	blx	r3
		retVal = LORAWAN_INVALID_PARAMETER;
    9242:	240a      	movs	r4, #10
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    9244:	2808      	cmp	r0, #8
    9246:	d004      	beq.n	9252 <setDataRangeT2+0x2a>
}
    9248:	0020      	movs	r0, r4
    924a:	b002      	add	sp, #8
    924c:	bc04      	pop	{r2}
    924e:	4690      	mov	r8, r2
    9250:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    9252:	a901      	add	r1, sp, #4
    9254:	300d      	adds	r0, #13
    9256:	4b1f      	ldr	r3, [pc, #124]	; (92d4 <setDataRangeT2+0xac>)
    9258:	4798      	blx	r3
    925a:	0004      	movs	r4, r0
    925c:	2808      	cmp	r0, #8
    925e:	d001      	beq.n	9264 <setDataRangeT2+0x3c>
		retVal = LORAWAN_INVALID_PARAMETER;
    9260:	240a      	movs	r4, #10
    9262:	e7f1      	b.n	9248 <setDataRangeT2+0x20>
		RegParams.pChParams[update_dr.channelIndex].dataRange.value = update_dr.dataRangeNew;
    9264:	4f1c      	ldr	r7, [pc, #112]	; (92d8 <setDataRangeT2+0xb0>)
    9266:	793b      	ldrb	r3, [r7, #4]
    9268:	797a      	ldrb	r2, [r7, #5]
    926a:	0212      	lsls	r2, r2, #8
    926c:	431a      	orrs	r2, r3
    926e:	79bb      	ldrb	r3, [r7, #6]
    9270:	041b      	lsls	r3, r3, #16
    9272:	431a      	orrs	r2, r3
    9274:	79fb      	ldrb	r3, [r7, #7]
    9276:	061b      	lsls	r3, r3, #24
    9278:	4313      	orrs	r3, r2
    927a:	006a      	lsls	r2, r5, #1
    927c:	4690      	mov	r8, r2
    927e:	4443      	add	r3, r8
    9280:	705e      	strb	r6, [r3, #1]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    9282:	4b16      	ldr	r3, [pc, #88]	; (92dc <setDataRangeT2+0xb4>)
    9284:	5cfb      	ldrb	r3, [r7, r3]
    9286:	4a16      	ldr	r2, [pc, #88]	; (92e0 <setDataRangeT2+0xb8>)
    9288:	5cb8      	ldrb	r0, [r7, r2]
    928a:	0200      	lsls	r0, r0, #8
    928c:	4318      	orrs	r0, r3
    928e:	b2c1      	uxtb	r1, r0
    9290:	0a00      	lsrs	r0, r0, #8
    9292:	4e14      	ldr	r6, [pc, #80]	; (92e4 <setDataRangeT2+0xbc>)
    9294:	47b0      	blx	r6
		RegParams.pOtherChParams[update_dr.channelIndex].parametersDefined |= DATA_RANGE_DEFINED;
    9296:	7a3b      	ldrb	r3, [r7, #8]
    9298:	7a7a      	ldrb	r2, [r7, #9]
    929a:	0212      	lsls	r2, r2, #8
    929c:	431a      	orrs	r2, r3
    929e:	7abb      	ldrb	r3, [r7, #10]
    92a0:	041b      	lsls	r3, r3, #16
    92a2:	431a      	orrs	r2, r3
    92a4:	7afb      	ldrb	r3, [r7, #11]
    92a6:	061b      	lsls	r3, r3, #24
    92a8:	4313      	orrs	r3, r2
    92aa:	4445      	add	r5, r8
    92ac:	00ad      	lsls	r5, r5, #2
    92ae:	195d      	adds	r5, r3, r5
    92b0:	7aeb      	ldrb	r3, [r5, #11]
    92b2:	2202      	movs	r2, #2
    92b4:	4313      	orrs	r3, r2
    92b6:	72eb      	strb	r3, [r5, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    92b8:	2384      	movs	r3, #132	; 0x84
    92ba:	009b      	lsls	r3, r3, #2
    92bc:	5cfb      	ldrb	r3, [r7, r3]
    92be:	4a0a      	ldr	r2, [pc, #40]	; (92e8 <setDataRangeT2+0xc0>)
    92c0:	5cb8      	ldrb	r0, [r7, r2]
    92c2:	0200      	lsls	r0, r0, #8
    92c4:	4318      	orrs	r0, r3
    92c6:	b2c1      	uxtb	r1, r0
    92c8:	0a00      	lsrs	r0, r0, #8
    92ca:	47b0      	blx	r6
    92cc:	e7bc      	b.n	9248 <setDataRangeT2+0x20>
    92ce:	46c0      	nop			; (mov r8, r8)
    92d0:	000091fd 	.word	0x000091fd
    92d4:	00006cc1 	.word	0x00006cc1
    92d8:	20001b4c 	.word	0x20001b4c
    92dc:	0000020e 	.word	0x0000020e
    92e0:	0000020f 	.word	0x0000020f
    92e4:	0000ad0d 	.word	0x0000ad0d
    92e8:	00000211 	.word	0x00000211

000092ec <LORAREG_GetAttr_MaxPayloadT3>:
{
    92ec:	b530      	push	{r4, r5, lr}
	dataRate = *(uint8_t *)attrInput;
    92ee:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    92f0:	2124      	movs	r1, #36	; 0x24
    92f2:	4816      	ldr	r0, [pc, #88]	; (934c <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    92f4:	5c41      	ldrb	r1, [r0, r1]
		result =  LORAWAN_INVALID_PARAMETER;
    92f6:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    92f8:	4299      	cmp	r1, r3
    92fa:	d215      	bcs.n	9328 <LORAREG_GetAttr_MaxPayloadT3+0x3c>
	if(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1)
    92fc:	21e1      	movs	r1, #225	; 0xe1
    92fe:	0049      	lsls	r1, r1, #1
    9300:	4c12      	ldr	r4, [pc, #72]	; (934c <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    9302:	5c61      	ldrb	r1, [r4, r1]
    9304:	07c9      	lsls	r1, r1, #31
    9306:	d411      	bmi.n	932c <LORAREG_GetAttr_MaxPayloadT3+0x40>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt0;
    9308:	4d10      	ldr	r5, [pc, #64]	; (934c <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    930a:	7829      	ldrb	r1, [r5, #0]
    930c:	786c      	ldrb	r4, [r5, #1]
    930e:	0224      	lsls	r4, r4, #8
    9310:	430c      	orrs	r4, r1
    9312:	78a9      	ldrb	r1, [r5, #2]
    9314:	0409      	lsls	r1, r1, #16
    9316:	430c      	orrs	r4, r1
    9318:	78e9      	ldrb	r1, [r5, #3]
    931a:	0609      	lsls	r1, r1, #24
    931c:	4321      	orrs	r1, r4
    931e:	00db      	lsls	r3, r3, #3
    9320:	185b      	adds	r3, r3, r1
    9322:	789b      	ldrb	r3, [r3, #2]
    9324:	7013      	strb	r3, [r2, #0]
}
    9326:	bd30      	pop	{r4, r5, pc}
	StackRetStatus_t result = LORAWAN_SUCCESS;
    9328:	3802      	subs	r0, #2
    932a:	e7e7      	b.n	92fc <LORAREG_GetAttr_MaxPayloadT3+0x10>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt1;
    932c:	0025      	movs	r5, r4
    932e:	7821      	ldrb	r1, [r4, #0]
    9330:	7864      	ldrb	r4, [r4, #1]
    9332:	0224      	lsls	r4, r4, #8
    9334:	430c      	orrs	r4, r1
    9336:	78a9      	ldrb	r1, [r5, #2]
    9338:	0409      	lsls	r1, r1, #16
    933a:	430c      	orrs	r4, r1
    933c:	78e9      	ldrb	r1, [r5, #3]
    933e:	0609      	lsls	r1, r1, #24
    9340:	4321      	orrs	r1, r4
    9342:	00db      	lsls	r3, r3, #3
    9344:	1859      	adds	r1, r3, r1
    9346:	78cb      	ldrb	r3, [r1, #3]
    9348:	7013      	strb	r3, [r2, #0]
    934a:	e7ec      	b.n	9326 <LORAREG_GetAttr_MaxPayloadT3+0x3a>
    934c:	20001b4c 	.word	0x20001b4c

00009350 <LORAREG_GetAttr_RxWindowSizeT2>:
{
    9350:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    9352:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    9354:	2124      	movs	r1, #36	; 0x24
    9356:	480d      	ldr	r0, [pc, #52]	; (938c <LORAREG_GetAttr_RxWindowSizeT2+0x3c>)
    9358:	5c41      	ldrb	r1, [r0, r1]
		return LORAWAN_INVALID_PARAMETER;
    935a:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    935c:	4299      	cmp	r1, r3
    935e:	d200      	bcs.n	9362 <LORAREG_GetAttr_RxWindowSizeT2+0x12>
}
    9360:	bd10      	pop	{r4, pc}
		*(uint16_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowSize;
    9362:	4c0a      	ldr	r4, [pc, #40]	; (938c <LORAREG_GetAttr_RxWindowSizeT2+0x3c>)
    9364:	7821      	ldrb	r1, [r4, #0]
    9366:	7860      	ldrb	r0, [r4, #1]
    9368:	0200      	lsls	r0, r0, #8
    936a:	4308      	orrs	r0, r1
    936c:	78a1      	ldrb	r1, [r4, #2]
    936e:	0409      	lsls	r1, r1, #16
    9370:	4308      	orrs	r0, r1
    9372:	78e1      	ldrb	r1, [r4, #3]
    9374:	0609      	lsls	r1, r1, #24
    9376:	4301      	orrs	r1, r0
    9378:	00db      	lsls	r3, r3, #3
    937a:	5c58      	ldrb	r0, [r3, r1]
    937c:	185b      	adds	r3, r3, r1
    937e:	785b      	ldrb	r3, [r3, #1]
    9380:	021b      	lsls	r3, r3, #8
    9382:	4303      	orrs	r3, r0
    9384:	8013      	strh	r3, [r2, #0]
	return result;
    9386:	2008      	movs	r0, #8
    9388:	e7ea      	b.n	9360 <LORAREG_GetAttr_RxWindowSizeT2+0x10>
    938a:	46c0      	nop			; (mov r8, r8)
    938c:	20001b4c 	.word	0x20001b4c

00009390 <LORAREG_GetAttr_RxWindowOffsetT2>:
{
    9390:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    9392:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    9394:	2124      	movs	r1, #36	; 0x24
    9396:	480c      	ldr	r0, [pc, #48]	; (93c8 <LORAREG_GetAttr_RxWindowOffsetT2+0x38>)
    9398:	5c41      	ldrb	r1, [r0, r1]
		return LORAWAN_INVALID_PARAMETER;
    939a:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    939c:	4299      	cmp	r1, r3
    939e:	d200      	bcs.n	93a2 <LORAREG_GetAttr_RxWindowOffsetT2+0x12>
}
    93a0:	bd10      	pop	{r4, pc}
		*(int8_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowOffset;
    93a2:	4c09      	ldr	r4, [pc, #36]	; (93c8 <LORAREG_GetAttr_RxWindowOffsetT2+0x38>)
    93a4:	7821      	ldrb	r1, [r4, #0]
    93a6:	7860      	ldrb	r0, [r4, #1]
    93a8:	0200      	lsls	r0, r0, #8
    93aa:	4308      	orrs	r0, r1
    93ac:	78a1      	ldrb	r1, [r4, #2]
    93ae:	0409      	lsls	r1, r1, #16
    93b0:	4308      	orrs	r0, r1
    93b2:	78e1      	ldrb	r1, [r4, #3]
    93b4:	0609      	lsls	r1, r1, #24
    93b6:	4301      	orrs	r1, r0
    93b8:	00db      	lsls	r3, r3, #3
    93ba:	185b      	adds	r3, r3, r1
    93bc:	791b      	ldrb	r3, [r3, #4]
    93be:	b25b      	sxtb	r3, r3
    93c0:	7013      	strb	r3, [r2, #0]
	return result;
    93c2:	2008      	movs	r0, #8
    93c4:	e7ec      	b.n	93a0 <LORAREG_GetAttr_RxWindowOffsetT2+0x10>
    93c6:	46c0      	nop			; (mov r8, r8)
    93c8:	20001b4c 	.word	0x20001b4c

000093cc <LORAREG_GetAttr_MaxPayloadT2>:
{
    93cc:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    93ce:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    93d0:	2124      	movs	r1, #36	; 0x24
    93d2:	480b      	ldr	r0, [pc, #44]	; (9400 <LORAREG_GetAttr_MaxPayloadT2+0x34>)
    93d4:	5c41      	ldrb	r1, [r0, r1]
		result =  LORAWAN_INVALID_PARAMETER;
    93d6:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    93d8:	4299      	cmp	r1, r3
    93da:	d200      	bcs.n	93de <LORAREG_GetAttr_MaxPayloadT2+0x12>
}
    93dc:	bd10      	pop	{r4, pc}
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt0;
    93de:	4c08      	ldr	r4, [pc, #32]	; (9400 <LORAREG_GetAttr_MaxPayloadT2+0x34>)
    93e0:	7821      	ldrb	r1, [r4, #0]
    93e2:	7860      	ldrb	r0, [r4, #1]
    93e4:	0200      	lsls	r0, r0, #8
    93e6:	4308      	orrs	r0, r1
    93e8:	78a1      	ldrb	r1, [r4, #2]
    93ea:	0409      	lsls	r1, r1, #16
    93ec:	4308      	orrs	r0, r1
    93ee:	78e1      	ldrb	r1, [r4, #3]
    93f0:	0609      	lsls	r1, r1, #24
    93f2:	4301      	orrs	r1, r0
    93f4:	00db      	lsls	r3, r3, #3
    93f6:	185b      	adds	r3, r3, r1
    93f8:	789b      	ldrb	r3, [r3, #2]
    93fa:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    93fc:	2008      	movs	r0, #8
	return result;
    93fe:	e7ed      	b.n	93dc <LORAREG_GetAttr_MaxPayloadT2+0x10>
    9400:	20001b4c 	.word	0x20001b4c

00009404 <LORAREG_GetAttr_ModulationAttrT2>:
{
    9404:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    9406:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    9408:	2124      	movs	r1, #36	; 0x24
    940a:	480b      	ldr	r0, [pc, #44]	; (9438 <LORAREG_GetAttr_ModulationAttrT2+0x34>)
    940c:	5c41      	ldrb	r1, [r0, r1]
		result = LORAWAN_INVALID_PARAMETER;
    940e:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    9410:	4299      	cmp	r1, r3
    9412:	d200      	bcs.n	9416 <LORAREG_GetAttr_ModulationAttrT2+0x12>
}
    9414:	bd10      	pop	{r4, pc}
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].modulation;
    9416:	4c08      	ldr	r4, [pc, #32]	; (9438 <LORAREG_GetAttr_ModulationAttrT2+0x34>)
    9418:	7821      	ldrb	r1, [r4, #0]
    941a:	7860      	ldrb	r0, [r4, #1]
    941c:	0200      	lsls	r0, r0, #8
    941e:	4308      	orrs	r0, r1
    9420:	78a1      	ldrb	r1, [r4, #2]
    9422:	0409      	lsls	r1, r1, #16
    9424:	4308      	orrs	r0, r1
    9426:	78e1      	ldrb	r1, [r4, #3]
    9428:	0609      	lsls	r1, r1, #24
    942a:	4301      	orrs	r1, r0
    942c:	00db      	lsls	r3, r3, #3
    942e:	185b      	adds	r3, r3, r1
    9430:	79db      	ldrb	r3, [r3, #7]
    9432:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    9434:	2008      	movs	r0, #8
	return result;
    9436:	e7ed      	b.n	9414 <LORAREG_GetAttr_ModulationAttrT2+0x10>
    9438:	20001b4c 	.word	0x20001b4c

0000943c <LORAREG_GetAttr_BandwidthAttrT2>:
{
    943c:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    943e:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    9440:	2124      	movs	r1, #36	; 0x24
    9442:	480b      	ldr	r0, [pc, #44]	; (9470 <LORAREG_GetAttr_BandwidthAttrT2+0x34>)
    9444:	5c41      	ldrb	r1, [r0, r1]
		result = LORAWAN_INVALID_PARAMETER;
    9446:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    9448:	4299      	cmp	r1, r3
    944a:	d200      	bcs.n	944e <LORAREG_GetAttr_BandwidthAttrT2+0x12>
}
    944c:	bd10      	pop	{r4, pc}
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].bandwidth;
    944e:	4c08      	ldr	r4, [pc, #32]	; (9470 <LORAREG_GetAttr_BandwidthAttrT2+0x34>)
    9450:	7821      	ldrb	r1, [r4, #0]
    9452:	7860      	ldrb	r0, [r4, #1]
    9454:	0200      	lsls	r0, r0, #8
    9456:	4308      	orrs	r0, r1
    9458:	78a1      	ldrb	r1, [r4, #2]
    945a:	0409      	lsls	r1, r1, #16
    945c:	4308      	orrs	r0, r1
    945e:	78e1      	ldrb	r1, [r4, #3]
    9460:	0609      	lsls	r1, r1, #24
    9462:	4301      	orrs	r1, r0
    9464:	00db      	lsls	r3, r3, #3
    9466:	185b      	adds	r3, r3, r1
    9468:	799b      	ldrb	r3, [r3, #6]
    946a:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    946c:	2008      	movs	r0, #8
	return result;
    946e:	e7ed      	b.n	944c <LORAREG_GetAttr_BandwidthAttrT2+0x10>
    9470:	20001b4c 	.word	0x20001b4c

00009474 <LORAREG_GetAttr_SpreadFactorT2>:
{
    9474:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    9476:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    9478:	2124      	movs	r1, #36	; 0x24
    947a:	480b      	ldr	r0, [pc, #44]	; (94a8 <LORAREG_GetAttr_SpreadFactorT2+0x34>)
    947c:	5c41      	ldrb	r1, [r0, r1]
		result =  LORAWAN_INVALID_PARAMETER;
    947e:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    9480:	4299      	cmp	r1, r3
    9482:	d200      	bcs.n	9486 <LORAREG_GetAttr_SpreadFactorT2+0x12>
}
    9484:	bd10      	pop	{r4, pc}
		*(RadioDataRate_t *)attrOutput = RegParams.pDrParams[dataRate].spreadingFactor;
    9486:	4c08      	ldr	r4, [pc, #32]	; (94a8 <LORAREG_GetAttr_SpreadFactorT2+0x34>)
    9488:	7821      	ldrb	r1, [r4, #0]
    948a:	7860      	ldrb	r0, [r4, #1]
    948c:	0200      	lsls	r0, r0, #8
    948e:	4308      	orrs	r0, r1
    9490:	78a1      	ldrb	r1, [r4, #2]
    9492:	0409      	lsls	r1, r1, #16
    9494:	4308      	orrs	r0, r1
    9496:	78e1      	ldrb	r1, [r4, #3]
    9498:	0609      	lsls	r1, r1, #24
    949a:	4301      	orrs	r1, r0
    949c:	00db      	lsls	r3, r3, #3
    949e:	185b      	adds	r3, r3, r1
    94a0:	795b      	ldrb	r3, [r3, #5]
    94a2:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    94a4:	2008      	movs	r0, #8
	return result;
    94a6:	e7ed      	b.n	9484 <LORAREG_GetAttr_SpreadFactorT2+0x10>
    94a8:	20001b4c 	.word	0x20001b4c

000094ac <ValidateChMaskChCntl>:
{
    94ac:	b510      	push	{r4, lr}
    94ae:	b082      	sub	sp, #8
	ValChMaskCntl_t chMaskchCntl = * (ValChMaskCntl_t *)attrInput;
    94b0:	ac01      	add	r4, sp, #4
    94b2:	2204      	movs	r2, #4
    94b4:	0020      	movs	r0, r4
    94b6:	4b09      	ldr	r3, [pc, #36]	; (94dc <ValidateChMaskChCntl+0x30>)
    94b8:	4798      	blx	r3
    if(chMaskchCntl.chnlMask == 0 && chMaskchCntl.chnlMaskCntl == 7)
    94ba:	8863      	ldrh	r3, [r4, #2]
    94bc:	2b00      	cmp	r3, #0
    94be:	d104      	bne.n	94ca <ValidateChMaskChCntl+0x1e>
    94c0:	ab01      	add	r3, sp, #4
    94c2:	781b      	ldrb	r3, [r3, #0]
        result = LORAWAN_INVALID_PARAMETER;
    94c4:	200a      	movs	r0, #10
    if(chMaskchCntl.chnlMask == 0 && chMaskchCntl.chnlMaskCntl == 7)
    94c6:	2b07      	cmp	r3, #7
    94c8:	d006      	beq.n	94d8 <ValidateChMaskChCntl+0x2c>
		result = ((ValidateChannelMask(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) | (ValidateChannelMaskCntl(CHANNEL_MASK_CNTL,  (void *)&chMaskchCntl.chnlMaskCntl)));
    94ca:	a901      	add	r1, sp, #4
    94cc:	201b      	movs	r0, #27
    94ce:	4b04      	ldr	r3, [pc, #16]	; (94e0 <ValidateChMaskChCntl+0x34>)
    94d0:	4798      	blx	r3
    94d2:	2308      	movs	r3, #8
    94d4:	4318      	orrs	r0, r3
    94d6:	b2c0      	uxtb	r0, r0
}
    94d8:	b002      	add	sp, #8
    94da:	bd10      	pop	{r4, pc}
    94dc:	00015c7d 	.word	0x00015c7d
    94e0:	00006dad 	.word	0x00006dad

000094e4 <LORAREG_GetAttr_NewTxChConfigT2>:
{
    94e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    94e6:	b083      	sub	sp, #12
    94e8:	0015      	movs	r5, r2
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    94ea:	788c      	ldrb	r4, [r1, #2]
    if ( dataRate > RegParams.minDataRate )
    94ec:	2324      	movs	r3, #36	; 0x24
    94ee:	4a2e      	ldr	r2, [pc, #184]	; (95a8 <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    94f0:	5cd3      	ldrb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    94f2:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    94f4:	42a3      	cmp	r3, r4
    94f6:	d205      	bcs.n	9504 <LORAREG_GetAttr_NewTxChConfigT2+0x20>
}
    94f8:	b003      	add	sp, #12
    94fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923))) != 0) && (transmissionType == 0))
    94fc:	2900      	cmp	r1, #0
    94fe:	d10f      	bne.n	9520 <LORAREG_GetAttr_NewTxChConfigT2+0x3c>
		currDr = DR2;
    9500:	2402      	movs	r4, #2
    9502:	e00d      	b.n	9520 <LORAREG_GetAttr_NewTxChConfigT2+0x3c>
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    9504:	784e      	ldrb	r6, [r1, #1]
	if (txPowerNew > RegParams.maxTxPwrIndx)
    9506:	232d      	movs	r3, #45	; 0x2d
    9508:	4a27      	ldr	r2, [pc, #156]	; (95a8 <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    950a:	56d3      	ldrsb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    950c:	200a      	movs	r0, #10
	if (txPowerNew > RegParams.maxTxPwrIndx)
    950e:	429e      	cmp	r6, r3
    9510:	dcf2      	bgt.n	94f8 <LORAREG_GetAttr_NewTxChConfigT2+0x14>
		result = GetTxChannelConfig2(newTxChannelReq.transmissionType,newTxChannelReq.txPwr,newTxChannelReq.currDr,(radioConfig_t*)attrOutput);
    9512:	7809      	ldrb	r1, [r1, #0]
	if(((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923))) != 0) && (transmissionType == 0))
    9514:	232e      	movs	r3, #46	; 0x2e
    9516:	5cd2      	ldrb	r2, [r2, r3]
    9518:	4b24      	ldr	r3, [pc, #144]	; (95ac <LORAREG_GetAttr_NewTxChConfigT2+0xc8>)
    951a:	4113      	asrs	r3, r2
    951c:	07db      	lsls	r3, r3, #31
    951e:	d4ed      	bmi.n	94fc <LORAREG_GetAttr_NewTxChConfigT2+0x18>
	result = SearchAvailableChannel2 (RegParams.maxChannels, transmissionType,currDr, &channelIndex);
    9520:	232a      	movs	r3, #42	; 0x2a
    9522:	4a21      	ldr	r2, [pc, #132]	; (95a8 <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    9524:	5cd0      	ldrb	r0, [r2, r3]
    9526:	466b      	mov	r3, sp
    9528:	3307      	adds	r3, #7
    952a:	0022      	movs	r2, r4
    952c:	4f20      	ldr	r7, [pc, #128]	; (95b0 <LORAREG_GetAttr_NewTxChConfigT2+0xcc>)
    952e:	47b8      	blx	r7
	if (result == LORAWAN_SUCCESS)
    9530:	2808      	cmp	r0, #8
    9532:	d1e1      	bne.n	94f8 <LORAREG_GetAttr_NewTxChConfigT2+0x14>
		RegParams.lastUsedChannelIndex = channelIndex;
    9534:	466b      	mov	r3, sp
    9536:	79df      	ldrb	r7, [r3, #7]
    9538:	4b1b      	ldr	r3, [pc, #108]	; (95a8 <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    953a:	222f      	movs	r2, #47	; 0x2f
    953c:	549f      	strb	r7, [r3, r2]
		radioConfig->frequency = RegParams.pOtherChParams[channelIndex].ulfrequency;
    953e:	7a19      	ldrb	r1, [r3, #8]
    9540:	7a5a      	ldrb	r2, [r3, #9]
    9542:	0212      	lsls	r2, r2, #8
    9544:	430a      	orrs	r2, r1
    9546:	7a99      	ldrb	r1, [r3, #10]
    9548:	0409      	lsls	r1, r1, #16
    954a:	430a      	orrs	r2, r1
    954c:	7ad9      	ldrb	r1, [r3, #11]
    954e:	0609      	lsls	r1, r1, #24
    9550:	4311      	orrs	r1, r2
    9552:	007a      	lsls	r2, r7, #1
    9554:	19d2      	adds	r2, r2, r7
    9556:	0092      	lsls	r2, r2, #2
    9558:	5c57      	ldrb	r7, [r2, r1]
    955a:	1852      	adds	r2, r2, r1
    955c:	7851      	ldrb	r1, [r2, #1]
    955e:	0209      	lsls	r1, r1, #8
    9560:	430f      	orrs	r7, r1
    9562:	7891      	ldrb	r1, [r2, #2]
    9564:	0409      	lsls	r1, r1, #16
    9566:	4339      	orrs	r1, r7
    9568:	78d2      	ldrb	r2, [r2, #3]
    956a:	0612      	lsls	r2, r2, #24
    956c:	430a      	orrs	r2, r1
    956e:	602a      	str	r2, [r5, #0]
		radioConfig->txPower = RegParams.maxTxPwr - 2 *txPwrIndx;
    9570:	0076      	lsls	r6, r6, #1
    9572:	2228      	movs	r2, #40	; 0x28
    9574:	5c9a      	ldrb	r2, [r3, r2]
    9576:	1b96      	subs	r6, r2, r6
    9578:	722e      	strb	r6, [r5, #8]
		radioConfig->freq_hop_period = DISABLED ;
    957a:	2200      	movs	r2, #0
    957c:	80aa      	strh	r2, [r5, #4]
		radioConfig->modulation = RegParams.pDrParams[currDr].modulation;
    957e:	7819      	ldrb	r1, [r3, #0]
    9580:	785a      	ldrb	r2, [r3, #1]
    9582:	0212      	lsls	r2, r2, #8
    9584:	4311      	orrs	r1, r2
    9586:	789a      	ldrb	r2, [r3, #2]
    9588:	0412      	lsls	r2, r2, #16
    958a:	430a      	orrs	r2, r1
    958c:	78db      	ldrb	r3, [r3, #3]
    958e:	061b      	lsls	r3, r3, #24
    9590:	4313      	orrs	r3, r2
    9592:	00e4      	lsls	r4, r4, #3
    9594:	191c      	adds	r4, r3, r4
    9596:	79e3      	ldrb	r3, [r4, #7]
    9598:	726b      	strb	r3, [r5, #9]
		radioConfig->bandwidth = RegParams.pDrParams[currDr].bandwidth;
    959a:	79a3      	ldrb	r3, [r4, #6]
    959c:	72ab      	strb	r3, [r5, #10]
		radioConfig->sf = RegParams.pDrParams[currDr].spreadingFactor;
    959e:	7963      	ldrb	r3, [r4, #5]
    95a0:	72eb      	strb	r3, [r5, #11]
		radioConfig->ecrConfig.override = false;
    95a2:	2300      	movs	r3, #0
    95a4:	71eb      	strb	r3, [r5, #7]
    95a6:	e7a7      	b.n	94f8 <LORAREG_GetAttr_NewTxChConfigT2+0x14>
    95a8:	20001b4c 	.word	0x20001b4c
    95ac:	00007fe0 	.word	0x00007fe0
    95b0:	000082a9 	.word	0x000082a9

000095b4 <setChannelIdStatus>:
{
    95b4:	b510      	push	{r4, lr}
    uint8_t channelId = *(uint8_t *)attrInput;
    95b6:	7808      	ldrb	r0, [r1, #0]
    if (channelId >= RegParams.maxChannels)
    95b8:	232a      	movs	r3, #42	; 0x2a
    95ba:	4a05      	ldr	r2, [pc, #20]	; (95d0 <setChannelIdStatus+0x1c>)
    95bc:	56d3      	ldrsb	r3, [r2, r3]
    95be:	4298      	cmp	r0, r3
    95c0:	db01      	blt.n	95c6 <setChannelIdStatus+0x12>
		retVal = LORAWAN_INVALID_PARAMETER;
    95c2:	200a      	movs	r0, #10
}
    95c4:	bd10      	pop	{r4, pc}
		UpdateChannelIdStatus(updateChid.channelIndex,updateChid.statusNew);
    95c6:	7849      	ldrb	r1, [r1, #1]
    95c8:	4b02      	ldr	r3, [pc, #8]	; (95d4 <setChannelIdStatus+0x20>)
    95ca:	4798      	blx	r3
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    95cc:	2008      	movs	r0, #8
	return retVal;
    95ce:	e7f9      	b.n	95c4 <setChannelIdStatus+0x10>
    95d0:	20001b4c 	.word	0x20001b4c
    95d4:	00007271 	.word	0x00007271

000095d8 <ValidateDataRange>:
{
    95d8:	b530      	push	{r4, r5, lr}
	uint8_t maxTxDR = RegParams.cmnParams.paramsType1.maxTxDR;
    95da:	23a8      	movs	r3, #168	; 0xa8
    95dc:	005b      	lsls	r3, r3, #1
    95de:	4a17      	ldr	r2, [pc, #92]	; (963c <ValidateDataRange+0x64>)
    95e0:	5cd3      	ldrb	r3, [r2, r3]
	memcpy(&val_drange,attrInput,sizeof(ValUpdateDrange_t));
    95e2:	784a      	ldrb	r2, [r1, #1]
	dataRateMax = (val_drange.dataRangeNew & FIRST_NIBBLE) >> SHIFT4;
    95e4:	0914      	lsrs	r4, r2, #4
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    95e6:	200a      	movs	r0, #10
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    95e8:	42a3      	cmp	r3, r4
    95ea:	d213      	bcs.n	9614 <ValidateDataRange+0x3c>
}
    95ec:	bd30      	pop	{r4, r5, pc}
	   ((chId >= RegParams.cmnParams.paramsType1.Max_125khzChan) && (chId < RegParams.maxChannels) && (dataRateMin != maxTxDR)) ||
    95ee:	202a      	movs	r0, #42	; 0x2a
    95f0:	4d12      	ldr	r5, [pc, #72]	; (963c <ValidateDataRange+0x64>)
    95f2:	562d      	ldrsb	r5, [r5, r0]
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    95f4:	3822      	subs	r0, #34	; 0x22
	   ((chId >= RegParams.cmnParams.paramsType1.Max_125khzChan) && (chId < RegParams.maxChannels) && (dataRateMin != maxTxDR)) ||
    95f6:	42a9      	cmp	r1, r5
    95f8:	daf8      	bge.n	95ec <ValidateDataRange+0x14>
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    95fa:	3002      	adds	r0, #2
	   ((chId >= RegParams.cmnParams.paramsType1.Max_125khzChan) && (chId < RegParams.maxChannels) && (dataRateMin != maxTxDR)) ||
    95fc:	4293      	cmp	r3, r2
    95fe:	d1f5      	bne.n	95ec <ValidateDataRange+0x14>
	   ((chId >= RegParams.cmnParams.paramsType1.Max_125khzChan) && (chId < RegParams.maxChannels) && (dataRateMax != maxTxDR)))
    9600:	42a3      	cmp	r3, r4
    9602:	d005      	beq.n	9610 <ValidateDataRange+0x38>
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    9604:	200a      	movs	r0, #10
	return retVal;
    9606:	e7f1      	b.n	95ec <ValidateDataRange+0x14>
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    9608:	200a      	movs	r0, #10
    960a:	e7ef      	b.n	95ec <ValidateDataRange+0x14>
    960c:	200a      	movs	r0, #10
    960e:	e7ed      	b.n	95ec <ValidateDataRange+0x14>
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    9610:	2008      	movs	r0, #8
    9612:	e7eb      	b.n	95ec <ValidateDataRange+0x14>
	dataRateMin = val_drange.dataRangeNew & LAST_NIBBLE;
    9614:	200f      	movs	r0, #15
    9616:	4002      	ands	r2, r0
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    9618:	3805      	subs	r0, #5
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    961a:	4293      	cmp	r3, r2
    961c:	d3e6      	bcc.n	95ec <ValidateDataRange+0x14>
	if((ValidateDataRateTxT1(TX_DATARATE, (void *)&dataRateMax) != LORAWAN_SUCCESS ) || (ValidateDataRateTxT1(TX_DATARATE, (void *)&dataRateMin) != LORAWAN_SUCCESS ) || dataRateMax < dataRateMin || 
    961e:	42a2      	cmp	r2, r4
    9620:	d8e4      	bhi.n	95ec <ValidateDataRange+0x14>
	memcpy(&val_drange,attrInput,sizeof(ValUpdateDrange_t));
    9622:	7809      	ldrb	r1, [r1, #0]
	   ((chId < RegParams.cmnParams.paramsType1.Max_125khzChan) && ((dataRateMin == maxTxDR) || (dataRateMax == maxTxDR))) || 
    9624:	2054      	movs	r0, #84	; 0x54
    9626:	30ff      	adds	r0, #255	; 0xff
	if((ValidateDataRateTxT1(TX_DATARATE, (void *)&dataRateMax) != LORAWAN_SUCCESS ) || (ValidateDataRateTxT1(TX_DATARATE, (void *)&dataRateMin) != LORAWAN_SUCCESS ) || dataRateMax < dataRateMin || 
    9628:	4d04      	ldr	r5, [pc, #16]	; (963c <ValidateDataRange+0x64>)
    962a:	5c28      	ldrb	r0, [r5, r0]
    962c:	4288      	cmp	r0, r1
    962e:	d9de      	bls.n	95ee <ValidateDataRange+0x16>
	   ((chId < RegParams.cmnParams.paramsType1.Max_125khzChan) && ((dataRateMin == maxTxDR) || (dataRateMax == maxTxDR))) || 
    9630:	4293      	cmp	r3, r2
    9632:	d0e9      	beq.n	9608 <ValidateDataRange+0x30>
    9634:	42a3      	cmp	r3, r4
    9636:	d0e9      	beq.n	960c <ValidateDataRange+0x34>
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    9638:	2008      	movs	r0, #8
    963a:	e7d7      	b.n	95ec <ValidateDataRange+0x14>
    963c:	20001b4c 	.word	0x20001b4c

00009640 <setDataRange>:
{
    9640:	b570      	push	{r4, r5, r6, lr}
    9642:	000d      	movs	r5, r1
	if((ValidateDataRange(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelId(CHANNEL_ID, &update_dr.channelIndex) != LORAWAN_SUCCESS))
    9644:	2012      	movs	r0, #18
    9646:	4b15      	ldr	r3, [pc, #84]	; (969c <setDataRange+0x5c>)
    9648:	4798      	blx	r3
    964a:	0004      	movs	r4, r0
    964c:	2808      	cmp	r0, #8
    964e:	d002      	beq.n	9656 <setDataRange+0x16>
		retVal = LORAWAN_INVALID_PARAMETER;
    9650:	240a      	movs	r4, #10
}
    9652:	0020      	movs	r0, r4
    9654:	bd70      	pop	{r4, r5, r6, pc}
	memcpy((void *)&update_dr,attrInput,sizeof(ValUpdateDrange_t));
    9656:	782b      	ldrb	r3, [r5, #0]
    if (channelId >= RegParams.maxChannels)
    9658:	222a      	movs	r2, #42	; 0x2a
    965a:	4911      	ldr	r1, [pc, #68]	; (96a0 <setDataRange+0x60>)
    965c:	568a      	ldrsb	r2, [r1, r2]
    965e:	4293      	cmp	r3, r2
    9660:	db01      	blt.n	9666 <setDataRange+0x26>
		retVal = LORAWAN_INVALID_PARAMETER;
    9662:	3402      	adds	r4, #2
    9664:	e7f5      	b.n	9652 <setDataRange+0x12>
	memcpy((void *)&update_dr,attrInput,sizeof(ValUpdateDrange_t));
    9666:	786d      	ldrb	r5, [r5, #1]
		RegParams.pChParams[update_dr.channelIndex].dataRange.value = update_dr.dataRangeNew;
    9668:	4a0d      	ldr	r2, [pc, #52]	; (96a0 <setDataRange+0x60>)
    966a:	7911      	ldrb	r1, [r2, #4]
    966c:	7950      	ldrb	r0, [r2, #5]
    966e:	0200      	lsls	r0, r0, #8
    9670:	4308      	orrs	r0, r1
    9672:	7991      	ldrb	r1, [r2, #6]
    9674:	0409      	lsls	r1, r1, #16
    9676:	4308      	orrs	r0, r1
    9678:	79d1      	ldrb	r1, [r2, #7]
    967a:	0609      	lsls	r1, r1, #24
    967c:	4301      	orrs	r1, r0
    967e:	005b      	lsls	r3, r3, #1
    9680:	185b      	adds	r3, r3, r1
    9682:	705d      	strb	r5, [r3, #1]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    9684:	4b07      	ldr	r3, [pc, #28]	; (96a4 <setDataRange+0x64>)
    9686:	5cd3      	ldrb	r3, [r2, r3]
    9688:	4907      	ldr	r1, [pc, #28]	; (96a8 <setDataRange+0x68>)
    968a:	5c50      	ldrb	r0, [r2, r1]
    968c:	0200      	lsls	r0, r0, #8
    968e:	4318      	orrs	r0, r3
    9690:	b2c1      	uxtb	r1, r0
    9692:	0a00      	lsrs	r0, r0, #8
    9694:	4b05      	ldr	r3, [pc, #20]	; (96ac <setDataRange+0x6c>)
    9696:	4798      	blx	r3
	return retVal;
    9698:	e7db      	b.n	9652 <setDataRange+0x12>
    969a:	46c0      	nop			; (mov r8, r8)
    969c:	000095d9 	.word	0x000095d9
    96a0:	20001b4c 	.word	0x20001b4c
    96a4:	0000020e 	.word	0x0000020e
    96a8:	0000020f 	.word	0x0000020f
    96ac:	0000ad0d 	.word	0x0000ad0d

000096b0 <LORAREG_GetAttr_RxWindowSizeT1>:
{
    96b0:	b570      	push	{r4, r5, r6, lr}
    96b2:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    96b4:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    96b6:	23a8      	movs	r3, #168	; 0xa8
    96b8:	005b      	lsls	r3, r3, #1
    96ba:	4a0f      	ldr	r2, [pc, #60]	; (96f8 <LORAREG_GetAttr_RxWindowSizeT1+0x48>)
    96bc:	5cd3      	ldrb	r3, [r2, r3]
    96be:	42a3      	cmp	r3, r4
    96c0:	d205      	bcs.n	96ce <LORAREG_GetAttr_RxWindowSizeT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    96c2:	200f      	movs	r0, #15
    96c4:	4b0d      	ldr	r3, [pc, #52]	; (96fc <LORAREG_GetAttr_RxWindowSizeT1+0x4c>)
    96c6:	4798      	blx	r3
		return LORAWAN_INVALID_PARAMETER;
    96c8:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    96ca:	2808      	cmp	r0, #8
    96cc:	d112      	bne.n	96f4 <LORAREG_GetAttr_RxWindowSizeT1+0x44>
	    *(uint16_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowSize;	
    96ce:	490a      	ldr	r1, [pc, #40]	; (96f8 <LORAREG_GetAttr_RxWindowSizeT1+0x48>)
    96d0:	780b      	ldrb	r3, [r1, #0]
    96d2:	784a      	ldrb	r2, [r1, #1]
    96d4:	0212      	lsls	r2, r2, #8
    96d6:	431a      	orrs	r2, r3
    96d8:	788b      	ldrb	r3, [r1, #2]
    96da:	041b      	lsls	r3, r3, #16
    96dc:	431a      	orrs	r2, r3
    96de:	78cb      	ldrb	r3, [r1, #3]
    96e0:	061b      	lsls	r3, r3, #24
    96e2:	4313      	orrs	r3, r2
    96e4:	00e4      	lsls	r4, r4, #3
    96e6:	5ce2      	ldrb	r2, [r4, r3]
    96e8:	18e4      	adds	r4, r4, r3
    96ea:	7863      	ldrb	r3, [r4, #1]
    96ec:	021b      	lsls	r3, r3, #8
    96ee:	4313      	orrs	r3, r2
    96f0:	802b      	strh	r3, [r5, #0]
	return result;
    96f2:	2308      	movs	r3, #8
}
    96f4:	0018      	movs	r0, r3
    96f6:	bd70      	pop	{r4, r5, r6, pc}
    96f8:	20001b4c 	.word	0x20001b4c
    96fc:	00006c59 	.word	0x00006c59

00009700 <LORAREG_GetAttr_RxWindowOffsetT1>:
{
    9700:	b570      	push	{r4, r5, r6, lr}
    9702:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    9704:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    9706:	23a8      	movs	r3, #168	; 0xa8
    9708:	005b      	lsls	r3, r3, #1
    970a:	4a0e      	ldr	r2, [pc, #56]	; (9744 <LORAREG_GetAttr_RxWindowOffsetT1+0x44>)
    970c:	5cd3      	ldrb	r3, [r2, r3]
    970e:	42a3      	cmp	r3, r4
    9710:	d205      	bcs.n	971e <LORAREG_GetAttr_RxWindowOffsetT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    9712:	200f      	movs	r0, #15
    9714:	4b0c      	ldr	r3, [pc, #48]	; (9748 <LORAREG_GetAttr_RxWindowOffsetT1+0x48>)
    9716:	4798      	blx	r3
		return LORAWAN_INVALID_PARAMETER;
    9718:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    971a:	2808      	cmp	r0, #8
    971c:	d110      	bne.n	9740 <LORAREG_GetAttr_RxWindowOffsetT1+0x40>
		*(int8_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowOffset;
    971e:	4909      	ldr	r1, [pc, #36]	; (9744 <LORAREG_GetAttr_RxWindowOffsetT1+0x44>)
    9720:	780b      	ldrb	r3, [r1, #0]
    9722:	784a      	ldrb	r2, [r1, #1]
    9724:	0212      	lsls	r2, r2, #8
    9726:	431a      	orrs	r2, r3
    9728:	788b      	ldrb	r3, [r1, #2]
    972a:	041b      	lsls	r3, r3, #16
    972c:	431a      	orrs	r2, r3
    972e:	78cb      	ldrb	r3, [r1, #3]
    9730:	061b      	lsls	r3, r3, #24
    9732:	4313      	orrs	r3, r2
    9734:	00e4      	lsls	r4, r4, #3
    9736:	18e3      	adds	r3, r4, r3
    9738:	791b      	ldrb	r3, [r3, #4]
    973a:	b25b      	sxtb	r3, r3
    973c:	702b      	strb	r3, [r5, #0]
	return result;
    973e:	2308      	movs	r3, #8
}
    9740:	0018      	movs	r0, r3
    9742:	bd70      	pop	{r4, r5, r6, pc}
    9744:	20001b4c 	.word	0x20001b4c
    9748:	00006c59 	.word	0x00006c59

0000974c <LORAREG_GetAttr_MaxPayloadT1>:
{
    974c:	b570      	push	{r4, r5, r6, lr}
    974e:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    9750:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    9752:	23a8      	movs	r3, #168	; 0xa8
    9754:	005b      	lsls	r3, r3, #1
    9756:	4a0e      	ldr	r2, [pc, #56]	; (9790 <LORAREG_GetAttr_MaxPayloadT1+0x44>)
    9758:	5cd3      	ldrb	r3, [r2, r3]
    975a:	42a3      	cmp	r3, r4
    975c:	d205      	bcs.n	976a <LORAREG_GetAttr_MaxPayloadT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    975e:	200f      	movs	r0, #15
    9760:	4b0c      	ldr	r3, [pc, #48]	; (9794 <LORAREG_GetAttr_MaxPayloadT1+0x48>)
    9762:	4798      	blx	r3
		result =  LORAWAN_INVALID_PARAMETER;
    9764:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    9766:	2808      	cmp	r0, #8
    9768:	d10f      	bne.n	978a <LORAREG_GetAttr_MaxPayloadT1+0x3e>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt0;
    976a:	4909      	ldr	r1, [pc, #36]	; (9790 <LORAREG_GetAttr_MaxPayloadT1+0x44>)
    976c:	780b      	ldrb	r3, [r1, #0]
    976e:	784a      	ldrb	r2, [r1, #1]
    9770:	0212      	lsls	r2, r2, #8
    9772:	431a      	orrs	r2, r3
    9774:	788b      	ldrb	r3, [r1, #2]
    9776:	041b      	lsls	r3, r3, #16
    9778:	431a      	orrs	r2, r3
    977a:	78cb      	ldrb	r3, [r1, #3]
    977c:	061b      	lsls	r3, r3, #24
    977e:	4313      	orrs	r3, r2
    9780:	00e4      	lsls	r4, r4, #3
    9782:	18e3      	adds	r3, r4, r3
    9784:	789b      	ldrb	r3, [r3, #2]
    9786:	702b      	strb	r3, [r5, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    9788:	2308      	movs	r3, #8
}
    978a:	0018      	movs	r0, r3
    978c:	bd70      	pop	{r4, r5, r6, pc}
    978e:	46c0      	nop			; (mov r8, r8)
    9790:	20001b4c 	.word	0x20001b4c
    9794:	00006c59 	.word	0x00006c59

00009798 <LORAREG_GetAttr_ModulationAttrT1>:
{
    9798:	b570      	push	{r4, r5, r6, lr}
    979a:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    979c:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    979e:	23a8      	movs	r3, #168	; 0xa8
    97a0:	005b      	lsls	r3, r3, #1
    97a2:	4a0e      	ldr	r2, [pc, #56]	; (97dc <LORAREG_GetAttr_ModulationAttrT1+0x44>)
    97a4:	5cd3      	ldrb	r3, [r2, r3]
    97a6:	42a3      	cmp	r3, r4
    97a8:	d205      	bcs.n	97b6 <LORAREG_GetAttr_ModulationAttrT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    97aa:	200f      	movs	r0, #15
    97ac:	4b0c      	ldr	r3, [pc, #48]	; (97e0 <LORAREG_GetAttr_ModulationAttrT1+0x48>)
    97ae:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    97b0:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    97b2:	2808      	cmp	r0, #8
    97b4:	d10f      	bne.n	97d6 <LORAREG_GetAttr_ModulationAttrT1+0x3e>
	    *(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].modulation;
    97b6:	4909      	ldr	r1, [pc, #36]	; (97dc <LORAREG_GetAttr_ModulationAttrT1+0x44>)
    97b8:	780b      	ldrb	r3, [r1, #0]
    97ba:	784a      	ldrb	r2, [r1, #1]
    97bc:	0212      	lsls	r2, r2, #8
    97be:	431a      	orrs	r2, r3
    97c0:	788b      	ldrb	r3, [r1, #2]
    97c2:	041b      	lsls	r3, r3, #16
    97c4:	431a      	orrs	r2, r3
    97c6:	78cb      	ldrb	r3, [r1, #3]
    97c8:	061b      	lsls	r3, r3, #24
    97ca:	4313      	orrs	r3, r2
    97cc:	00e4      	lsls	r4, r4, #3
    97ce:	18e3      	adds	r3, r4, r3
    97d0:	79db      	ldrb	r3, [r3, #7]
    97d2:	702b      	strb	r3, [r5, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    97d4:	2308      	movs	r3, #8
}
    97d6:	0018      	movs	r0, r3
    97d8:	bd70      	pop	{r4, r5, r6, pc}
    97da:	46c0      	nop			; (mov r8, r8)
    97dc:	20001b4c 	.word	0x20001b4c
    97e0:	00006c59 	.word	0x00006c59

000097e4 <LORAREG_GetAttr_BandwidthAttrT1>:
{
    97e4:	b570      	push	{r4, r5, r6, lr}
    97e6:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    97e8:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    97ea:	23a8      	movs	r3, #168	; 0xa8
    97ec:	005b      	lsls	r3, r3, #1
    97ee:	4a0e      	ldr	r2, [pc, #56]	; (9828 <LORAREG_GetAttr_BandwidthAttrT1+0x44>)
    97f0:	5cd3      	ldrb	r3, [r2, r3]
    97f2:	42a3      	cmp	r3, r4
    97f4:	d205      	bcs.n	9802 <LORAREG_GetAttr_BandwidthAttrT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    97f6:	200f      	movs	r0, #15
    97f8:	4b0c      	ldr	r3, [pc, #48]	; (982c <LORAREG_GetAttr_BandwidthAttrT1+0x48>)
    97fa:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    97fc:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    97fe:	2808      	cmp	r0, #8
    9800:	d10f      	bne.n	9822 <LORAREG_GetAttr_BandwidthAttrT1+0x3e>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].bandwidth;
    9802:	4909      	ldr	r1, [pc, #36]	; (9828 <LORAREG_GetAttr_BandwidthAttrT1+0x44>)
    9804:	780b      	ldrb	r3, [r1, #0]
    9806:	784a      	ldrb	r2, [r1, #1]
    9808:	0212      	lsls	r2, r2, #8
    980a:	431a      	orrs	r2, r3
    980c:	788b      	ldrb	r3, [r1, #2]
    980e:	041b      	lsls	r3, r3, #16
    9810:	431a      	orrs	r2, r3
    9812:	78cb      	ldrb	r3, [r1, #3]
    9814:	061b      	lsls	r3, r3, #24
    9816:	4313      	orrs	r3, r2
    9818:	00e4      	lsls	r4, r4, #3
    981a:	18e3      	adds	r3, r4, r3
    981c:	799b      	ldrb	r3, [r3, #6]
    981e:	702b      	strb	r3, [r5, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    9820:	2308      	movs	r3, #8
}
    9822:	0018      	movs	r0, r3
    9824:	bd70      	pop	{r4, r5, r6, pc}
    9826:	46c0      	nop			; (mov r8, r8)
    9828:	20001b4c 	.word	0x20001b4c
    982c:	00006c59 	.word	0x00006c59

00009830 <LORAREG_GetAttr_SpreadFactorT1>:
{
    9830:	b570      	push	{r4, r5, r6, lr}
    9832:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    9834:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    9836:	23a8      	movs	r3, #168	; 0xa8
    9838:	005b      	lsls	r3, r3, #1
    983a:	4a0e      	ldr	r2, [pc, #56]	; (9874 <LORAREG_GetAttr_SpreadFactorT1+0x44>)
    983c:	5cd3      	ldrb	r3, [r2, r3]
    983e:	42a3      	cmp	r3, r4
    9840:	d205      	bcs.n	984e <LORAREG_GetAttr_SpreadFactorT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    9842:	200f      	movs	r0, #15
    9844:	4b0c      	ldr	r3, [pc, #48]	; (9878 <LORAREG_GetAttr_SpreadFactorT1+0x48>)
    9846:	4798      	blx	r3
		result =  LORAWAN_INVALID_PARAMETER;
    9848:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    984a:	2808      	cmp	r0, #8
    984c:	d10f      	bne.n	986e <LORAREG_GetAttr_SpreadFactorT1+0x3e>
		*(RadioDataRate_t *)attrOutput = RegParams.pDrParams[dataRate].spreadingFactor;
    984e:	4909      	ldr	r1, [pc, #36]	; (9874 <LORAREG_GetAttr_SpreadFactorT1+0x44>)
    9850:	780b      	ldrb	r3, [r1, #0]
    9852:	784a      	ldrb	r2, [r1, #1]
    9854:	0212      	lsls	r2, r2, #8
    9856:	431a      	orrs	r2, r3
    9858:	788b      	ldrb	r3, [r1, #2]
    985a:	041b      	lsls	r3, r3, #16
    985c:	431a      	orrs	r2, r3
    985e:	78cb      	ldrb	r3, [r1, #3]
    9860:	061b      	lsls	r3, r3, #24
    9862:	4313      	orrs	r3, r2
    9864:	00e4      	lsls	r4, r4, #3
    9866:	18e3      	adds	r3, r4, r3
    9868:	795b      	ldrb	r3, [r3, #5]
    986a:	702b      	strb	r3, [r5, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    986c:	2308      	movs	r3, #8
}
    986e:	0018      	movs	r0, r3
    9870:	bd70      	pop	{r4, r5, r6, pc}
    9872:	46c0      	nop			; (mov r8, r8)
    9874:	20001b4c 	.word	0x20001b4c
    9878:	00006c59 	.word	0x00006c59

0000987c <ValidateTxFreqT1>:
{
    987c:	b530      	push	{r4, r5, lr}
    987e:	b083      	sub	sp, #12
	memcpy(&val_freqTx,attrInput,sizeof(ValUpdateFreqTx_t));
    9880:	2208      	movs	r2, #8
    9882:	4668      	mov	r0, sp
    9884:	4b20      	ldr	r3, [pc, #128]	; (9908 <ValidateTxFreqT1+0x8c>)
    9886:	4798      	blx	r3
	if(ChIndex > RegParams.maxChannels)
    9888:	466b      	mov	r3, sp
    988a:	7919      	ldrb	r1, [r3, #4]
    988c:	232a      	movs	r3, #42	; 0x2a
    988e:	4a1f      	ldr	r2, [pc, #124]	; (990c <ValidateTxFreqT1+0x90>)
    9890:	56d3      	ldrsb	r3, [r2, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    9892:	2008      	movs	r0, #8
	if(ChIndex > RegParams.maxChannels)
    9894:	4299      	cmp	r1, r3
    9896:	dd00      	ble.n	989a <ValidateTxFreqT1+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    9898:	3002      	adds	r0, #2
	if(val_freqTx.frequencyNew != GenerateFrequency1(ChIndex) && 
    989a:	9c00      	ldr	r4, [sp, #0]
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh0Freq + FREQ_200KHZ * channelIndex;
    989c:	4d1b      	ldr	r5, [pc, #108]	; (990c <ValidateTxFreqT1+0x90>)
    989e:	2344      	movs	r3, #68	; 0x44
    98a0:	33ff      	adds	r3, #255	; 0xff
    98a2:	5ceb      	ldrb	r3, [r5, r3]
    98a4:	22a2      	movs	r2, #162	; 0xa2
    98a6:	0052      	lsls	r2, r2, #1
    98a8:	5caa      	ldrb	r2, [r5, r2]
    98aa:	0212      	lsls	r2, r2, #8
    98ac:	431a      	orrs	r2, r3
    98ae:	2346      	movs	r3, #70	; 0x46
    98b0:	33ff      	adds	r3, #255	; 0xff
    98b2:	5ceb      	ldrb	r3, [r5, r3]
    98b4:	041b      	lsls	r3, r3, #16
    98b6:	431a      	orrs	r2, r3
    98b8:	23a3      	movs	r3, #163	; 0xa3
    98ba:	005b      	lsls	r3, r3, #1
    98bc:	5ceb      	ldrb	r3, [r5, r3]
    98be:	061b      	lsls	r3, r3, #24
    98c0:	4313      	orrs	r3, r2
    98c2:	4a13      	ldr	r2, [pc, #76]	; (9910 <ValidateTxFreqT1+0x94>)
    98c4:	434a      	muls	r2, r1
    98c6:	189b      	adds	r3, r3, r2
	if(val_freqTx.frequencyNew != GenerateFrequency1(ChIndex) && 
    98c8:	429c      	cmp	r4, r3
    98ca:	d01b      	beq.n	9904 <ValidateTxFreqT1+0x88>
	                   FREQ_1600KHZ * (channelIndex - RegParams.cmnParams.paramsType1.Max_125khzChan);
    98cc:	2354      	movs	r3, #84	; 0x54
    98ce:	33ff      	adds	r3, #255	; 0xff
    98d0:	5ceb      	ldrb	r3, [r5, r3]
    98d2:	1ac9      	subs	r1, r1, r3
    98d4:	4b0f      	ldr	r3, [pc, #60]	; (9914 <ValidateTxFreqT1+0x98>)
    98d6:	4359      	muls	r1, r3
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh64Freq + 
    98d8:	2348      	movs	r3, #72	; 0x48
    98da:	33ff      	adds	r3, #255	; 0xff
    98dc:	5ceb      	ldrb	r3, [r5, r3]
    98de:	22a4      	movs	r2, #164	; 0xa4
    98e0:	0052      	lsls	r2, r2, #1
    98e2:	5caa      	ldrb	r2, [r5, r2]
    98e4:	0212      	lsls	r2, r2, #8
    98e6:	4313      	orrs	r3, r2
    98e8:	224a      	movs	r2, #74	; 0x4a
    98ea:	32ff      	adds	r2, #255	; 0xff
    98ec:	5caa      	ldrb	r2, [r5, r2]
    98ee:	0412      	lsls	r2, r2, #16
    98f0:	431a      	orrs	r2, r3
    98f2:	23a5      	movs	r3, #165	; 0xa5
    98f4:	005b      	lsls	r3, r3, #1
    98f6:	5ceb      	ldrb	r3, [r5, r3]
    98f8:	061b      	lsls	r3, r3, #24
    98fa:	4313      	orrs	r3, r2
    98fc:	18cb      	adds	r3, r1, r3
	if(val_freqTx.frequencyNew != GenerateFrequency1(ChIndex) && 
    98fe:	429c      	cmp	r4, r3
    9900:	d000      	beq.n	9904 <ValidateTxFreqT1+0x88>
		result = LORAWAN_INVALID_PARAMETER;
    9902:	200a      	movs	r0, #10
}
    9904:	b003      	add	sp, #12
    9906:	bd30      	pop	{r4, r5, pc}
    9908:	00015c7d 	.word	0x00015c7d
    990c:	20001b4c 	.word	0x20001b4c
    9910:	00030d40 	.word	0x00030d40
    9914:	00186a00 	.word	0x00186a00

00009918 <LORAREG_GetAttr_NewTxChConfigT1>:
{
    9918:	b5f0      	push	{r4, r5, r6, r7, lr}
    991a:	46ce      	mov	lr, r9
    991c:	4647      	mov	r7, r8
    991e:	b580      	push	{r7, lr}
    9920:	b083      	sub	sp, #12
    9922:	0016      	movs	r6, r2
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    9924:	788d      	ldrb	r5, [r1, #2]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    9926:	23a8      	movs	r3, #168	; 0xa8
    9928:	005b      	lsls	r3, r3, #1
    992a:	4a63      	ldr	r2, [pc, #396]	; (9ab8 <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    992c:	5cd3      	ldrb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    992e:	240a      	movs	r4, #10
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    9930:	42ab      	cmp	r3, r5
    9932:	d300      	bcc.n	9936 <LORAREG_GetAttr_NewTxChConfigT1+0x1e>
    9934:	e09a      	b.n	9a6c <LORAREG_GetAttr_NewTxChConfigT1+0x154>
}
    9936:	0020      	movs	r0, r4
    9938:	b003      	add	sp, #12
    993a:	bc0c      	pop	{r2, r3}
    993c:	4690      	mov	r8, r2
    993e:	4699      	mov	r9, r3
    9940:	bdf0      	pop	{r4, r5, r6, r7, pc}
		result = SearchAvailableChannel1 (RegParams.maxChannels, transmissionType,currDr, &channelIndex);
    9942:	4b5d      	ldr	r3, [pc, #372]	; (9ab8 <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    9944:	4699      	mov	r9, r3
    9946:	232a      	movs	r3, #42	; 0x2a
    9948:	464a      	mov	r2, r9
    994a:	5cd0      	ldrb	r0, [r2, r3]
    994c:	466b      	mov	r3, sp
    994e:	3307      	adds	r3, #7
    9950:	002a      	movs	r2, r5
    9952:	2101      	movs	r1, #1
    9954:	4c59      	ldr	r4, [pc, #356]	; (9abc <LORAREG_GetAttr_NewTxChConfigT1+0x1a4>)
    9956:	47a0      	blx	r4
    9958:	0004      	movs	r4, r0
		radioConfig->sf = RegParams.pDrParams[currDr].spreadingFactor;
    995a:	464b      	mov	r3, r9
    995c:	781b      	ldrb	r3, [r3, #0]
    995e:	464a      	mov	r2, r9
    9960:	7852      	ldrb	r2, [r2, #1]
    9962:	0212      	lsls	r2, r2, #8
    9964:	431a      	orrs	r2, r3
    9966:	464b      	mov	r3, r9
    9968:	789b      	ldrb	r3, [r3, #2]
    996a:	041b      	lsls	r3, r3, #16
    996c:	431a      	orrs	r2, r3
    996e:	464b      	mov	r3, r9
    9970:	78db      	ldrb	r3, [r3, #3]
    9972:	061b      	lsls	r3, r3, #24
    9974:	4313      	orrs	r3, r2
    9976:	00ed      	lsls	r5, r5, #3
    9978:	18eb      	adds	r3, r5, r3
    997a:	795b      	ldrb	r3, [r3, #5]
    997c:	72f3      	strb	r3, [r6, #11]
	if (result == LORAWAN_SUCCESS)
    997e:	2c08      	cmp	r4, #8
    9980:	d1d9      	bne.n	9936 <LORAREG_GetAttr_NewTxChConfigT1+0x1e>
	uint8_t txPower = RegParams.maxTxPwr - 2 * txPwrIndx;
    9982:	007f      	lsls	r7, r7, #1
    9984:	4643      	mov	r3, r8
    9986:	1bdb      	subs	r3, r3, r7
    9988:	b2db      	uxtb	r3, r3
		if (channelIndex < RegParams.cmnParams.paramsType1.Max_125khzChan)
    998a:	466a      	mov	r2, sp
    998c:	3207      	adds	r2, #7
    998e:	7812      	ldrb	r2, [r2, #0]
    9990:	2154      	movs	r1, #84	; 0x54
    9992:	31ff      	adds	r1, #255	; 0xff
    9994:	4848      	ldr	r0, [pc, #288]	; (9ab8 <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    9996:	5c41      	ldrb	r1, [r0, r1]
    9998:	4291      	cmp	r1, r2
    999a:	d93c      	bls.n	9a16 <LORAREG_GetAttr_NewTxChConfigT1+0xfe>
			radioConfig->bandwidth = BW_125KHZ;
    999c:	2107      	movs	r1, #7
    999e:	72b1      	strb	r1, [r6, #10]
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh0Freq + FREQ_200KHZ * channelIndex;
    99a0:	2144      	movs	r1, #68	; 0x44
    99a2:	31ff      	adds	r1, #255	; 0xff
    99a4:	5c41      	ldrb	r1, [r0, r1]
    99a6:	25a2      	movs	r5, #162	; 0xa2
    99a8:	006d      	lsls	r5, r5, #1
    99aa:	5d45      	ldrb	r5, [r0, r5]
    99ac:	022d      	lsls	r5, r5, #8
    99ae:	430d      	orrs	r5, r1
    99b0:	2146      	movs	r1, #70	; 0x46
    99b2:	31ff      	adds	r1, #255	; 0xff
    99b4:	5c41      	ldrb	r1, [r0, r1]
    99b6:	0409      	lsls	r1, r1, #16
    99b8:	430d      	orrs	r5, r1
    99ba:	21a3      	movs	r1, #163	; 0xa3
    99bc:	0049      	lsls	r1, r1, #1
    99be:	5c41      	ldrb	r1, [r0, r1]
    99c0:	0609      	lsls	r1, r1, #24
    99c2:	4329      	orrs	r1, r5
    99c4:	4d3e      	ldr	r5, [pc, #248]	; (9ac0 <LORAREG_GetAttr_NewTxChConfigT1+0x1a8>)
    99c6:	436a      	muls	r2, r5
    99c8:	188a      	adds	r2, r1, r2
			radioConfig->frequency = GenerateFrequency1 (channelIndex);
    99ca:	6032      	str	r2, [r6, #0]
			radioConfig->txPower = txPower;
    99cc:	7233      	strb	r3, [r6, #8]
			if(RegParams.band == ISM_NA915)
    99ce:	232e      	movs	r3, #46	; 0x2e
    99d0:	5cc3      	ldrb	r3, [r0, r3]
    99d2:	2b02      	cmp	r3, #2
    99d4:	d01b      	beq.n	9a0e <LORAREG_GetAttr_NewTxChConfigT1+0xf6>
		radioConfig->freq_hop_period = DISABLED;
    99d6:	2300      	movs	r3, #0
    99d8:	80b3      	strh	r3, [r6, #4]
		radioConfig->modulation = MODULATION_LORA;
    99da:	3301      	adds	r3, #1
    99dc:	7273      	strb	r3, [r6, #9]
		RegParams.lastUsedChannelIndex = channelIndex;
    99de:	466b      	mov	r3, sp
    99e0:	79d9      	ldrb	r1, [r3, #7]
    99e2:	232f      	movs	r3, #47	; 0x2f
    99e4:	4a34      	ldr	r2, [pc, #208]	; (9ab8 <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    99e6:	54d1      	strb	r1, [r2, r3]
    99e8:	e7a5      	b.n	9936 <LORAREG_GetAttr_NewTxChConfigT1+0x1e>
				radioConfig->sf = SF_10;
    99ea:	3308      	adds	r3, #8
    99ec:	72f3      	strb	r3, [r6, #11]
    99ee:	e001      	b.n	99f4 <LORAREG_GetAttr_NewTxChConfigT1+0xdc>
			radioConfig->sf = SF_8;
    99f0:	2308      	movs	r3, #8
    99f2:	72f3      	strb	r3, [r6, #11]
		PDS_STORE(RegParams.regParamItems.lastUsedSB);
    99f4:	4b30      	ldr	r3, [pc, #192]	; (9ab8 <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    99f6:	2283      	movs	r2, #131	; 0x83
    99f8:	0092      	lsls	r2, r2, #2
    99fa:	5c9a      	ldrb	r2, [r3, r2]
    99fc:	4931      	ldr	r1, [pc, #196]	; (9ac4 <LORAREG_GetAttr_NewTxChConfigT1+0x1ac>)
    99fe:	5c58      	ldrb	r0, [r3, r1]
    9a00:	0200      	lsls	r0, r0, #8
    9a02:	4310      	orrs	r0, r2
    9a04:	b2c1      	uxtb	r1, r0
    9a06:	0a00      	lsrs	r0, r0, #8
    9a08:	4b2f      	ldr	r3, [pc, #188]	; (9ac8 <LORAREG_GetAttr_NewTxChConfigT1+0x1b0>)
    9a0a:	4798      	blx	r3
    9a0c:	e7b7      	b.n	997e <LORAREG_GetAttr_NewTxChConfigT1+0x66>
    			radioConfig->ecrConfig.override = true;
    9a0e:	3b01      	subs	r3, #1
    9a10:	71f3      	strb	r3, [r6, #7]
			    radioConfig->ecrConfig.ecr = CR_4_5;	 
    9a12:	71b3      	strb	r3, [r6, #6]
    9a14:	e7df      	b.n	99d6 <LORAREG_GetAttr_NewTxChConfigT1+0xbe>
			radioConfig->bandwidth = BW_500KHZ;
    9a16:	2109      	movs	r1, #9
    9a18:	72b1      	strb	r1, [r6, #10]
	                   FREQ_1600KHZ * (channelIndex - RegParams.cmnParams.paramsType1.Max_125khzChan);
    9a1a:	4927      	ldr	r1, [pc, #156]	; (9ab8 <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    9a1c:	2054      	movs	r0, #84	; 0x54
    9a1e:	30ff      	adds	r0, #255	; 0xff
    9a20:	5c08      	ldrb	r0, [r1, r0]
    9a22:	1a12      	subs	r2, r2, r0
    9a24:	4829      	ldr	r0, [pc, #164]	; (9acc <LORAREG_GetAttr_NewTxChConfigT1+0x1b4>)
    9a26:	4342      	muls	r2, r0
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh64Freq + 
    9a28:	2048      	movs	r0, #72	; 0x48
    9a2a:	30ff      	adds	r0, #255	; 0xff
    9a2c:	5c08      	ldrb	r0, [r1, r0]
    9a2e:	25a4      	movs	r5, #164	; 0xa4
    9a30:	006d      	lsls	r5, r5, #1
    9a32:	5d4d      	ldrb	r5, [r1, r5]
    9a34:	022d      	lsls	r5, r5, #8
    9a36:	4305      	orrs	r5, r0
    9a38:	204a      	movs	r0, #74	; 0x4a
    9a3a:	30ff      	adds	r0, #255	; 0xff
    9a3c:	5c08      	ldrb	r0, [r1, r0]
    9a3e:	0400      	lsls	r0, r0, #16
    9a40:	4305      	orrs	r5, r0
    9a42:	20a5      	movs	r0, #165	; 0xa5
    9a44:	0040      	lsls	r0, r0, #1
    9a46:	5c08      	ldrb	r0, [r1, r0]
    9a48:	0600      	lsls	r0, r0, #24
    9a4a:	4328      	orrs	r0, r5
    9a4c:	1812      	adds	r2, r2, r0
			radioConfig->frequency = GenerateFrequency2 (channelIndex);
    9a4e:	6032      	str	r2, [r6, #0]
			if( RegParams.band == ISM_NA915)
    9a50:	222e      	movs	r2, #46	; 0x2e
    9a52:	5c8a      	ldrb	r2, [r1, r2]
    9a54:	2a02      	cmp	r2, #2
    9a56:	d003      	beq.n	9a60 <LORAREG_GetAttr_NewTxChConfigT1+0x148>
			if (txPower <= 26)
    9a58:	2b1a      	cmp	r3, #26
    9a5a:	d804      	bhi.n	9a66 <LORAREG_GetAttr_NewTxChConfigT1+0x14e>
				radioConfig->txPower = txPower;
    9a5c:	7233      	strb	r3, [r6, #8]
    9a5e:	e7ba      	b.n	99d6 <LORAREG_GetAttr_NewTxChConfigT1+0xbe>
			    radioConfig->ecrConfig.override = false;
    9a60:	2200      	movs	r2, #0
    9a62:	71f2      	strb	r2, [r6, #7]
    9a64:	e7f8      	b.n	9a58 <LORAREG_GetAttr_NewTxChConfigT1+0x140>
				radioConfig->txPower = 26;
    9a66:	231a      	movs	r3, #26
    9a68:	7233      	strb	r3, [r6, #8]
    9a6a:	e7b4      	b.n	99d6 <LORAREG_GetAttr_NewTxChConfigT1+0xbe>
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    9a6c:	784f      	ldrb	r7, [r1, #1]
	if (txPowerNew > RegParams.maxTxPwrIndx)
    9a6e:	232d      	movs	r3, #45	; 0x2d
    9a70:	4a11      	ldr	r2, [pc, #68]	; (9ab8 <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    9a72:	56d3      	ldrsb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    9a74:	240a      	movs	r4, #10
	if (txPowerNew > RegParams.maxTxPwrIndx)
    9a76:	429f      	cmp	r7, r3
    9a78:	dd00      	ble.n	9a7c <LORAREG_GetAttr_NewTxChConfigT1+0x164>
    9a7a:	e75c      	b.n	9936 <LORAREG_GetAttr_NewTxChConfigT1+0x1e>
	uint8_t txPower = RegParams.maxTxPwr - 2 * txPwrIndx;
    9a7c:	2328      	movs	r3, #40	; 0x28
    9a7e:	5cd3      	ldrb	r3, [r2, r3]
    9a80:	4698      	mov	r8, r3
	if (transmissionType == 1) // data message (not join request), it should search in all
    9a82:	780b      	ldrb	r3, [r1, #0]
    9a84:	2b00      	cmp	r3, #0
    9a86:	d000      	beq.n	9a8a <LORAREG_GetAttr_NewTxChConfigT1+0x172>
    9a88:	e75b      	b.n	9942 <LORAREG_GetAttr_NewTxChConfigT1+0x2a>
		result = SearchAvailableChannel1 (RegParams.cmnParams.paramsType1.Max_125khzChan, transmissionType,DR0, &channelIndex);
    9a8a:	466b      	mov	r3, sp
    9a8c:	1ddd      	adds	r5, r3, #7
    9a8e:	2354      	movs	r3, #84	; 0x54
    9a90:	33ff      	adds	r3, #255	; 0xff
    9a92:	4a09      	ldr	r2, [pc, #36]	; (9ab8 <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    9a94:	5cd0      	ldrb	r0, [r2, r3]
    9a96:	002b      	movs	r3, r5
    9a98:	2200      	movs	r2, #0
    9a9a:	2100      	movs	r1, #0
    9a9c:	4c07      	ldr	r4, [pc, #28]	; (9abc <LORAREG_GetAttr_NewTxChConfigT1+0x1a4>)
    9a9e:	47a0      	blx	r4
    9aa0:	0004      	movs	r4, r0
		if(channelIndex < MAX_CHANNELS_BANDWIDTH_125_AU_NA)
    9aa2:	782b      	ldrb	r3, [r5, #0]
    9aa4:	2b3f      	cmp	r3, #63	; 0x3f
    9aa6:	d8a3      	bhi.n	99f0 <LORAREG_GetAttr_NewTxChConfigT1+0xd8>
			if( RegParams.band == ISM_NA915)
    9aa8:	232e      	movs	r3, #46	; 0x2e
    9aaa:	4a03      	ldr	r2, [pc, #12]	; (9ab8 <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    9aac:	5cd3      	ldrb	r3, [r2, r3]
    9aae:	2b02      	cmp	r3, #2
    9ab0:	d09b      	beq.n	99ea <LORAREG_GetAttr_NewTxChConfigT1+0xd2>
				radioConfig->sf = SF_12;
    9ab2:	230c      	movs	r3, #12
    9ab4:	72f3      	strb	r3, [r6, #11]
    9ab6:	e79d      	b.n	99f4 <LORAREG_GetAttr_NewTxChConfigT1+0xdc>
    9ab8:	20001b4c 	.word	0x20001b4c
    9abc:	000070b1 	.word	0x000070b1
    9ac0:	00030d40 	.word	0x00030d40
    9ac4:	0000020d 	.word	0x0000020d
    9ac8:	0000ad0d 	.word	0x0000ad0d
    9acc:	00186a00 	.word	0x00186a00

00009ad0 <LORAREG_InitGetAttrFnPtrsNA>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT1;
    9ad0:	4b2b      	ldr	r3, [pc, #172]	; (9b80 <LORAREG_InitGetAttrFnPtrsNA+0xb0>)
    9ad2:	4a2c      	ldr	r2, [pc, #176]	; (9b84 <LORAREG_InitGetAttrFnPtrsNA+0xb4>)
    9ad4:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT1;
    9ad6:	4a2c      	ldr	r2, [pc, #176]	; (9b88 <LORAREG_InitGetAttrFnPtrsNA+0xb8>)
    9ad8:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT1;
    9ada:	4a2c      	ldr	r2, [pc, #176]	; (9b8c <LORAREG_InitGetAttrFnPtrsNA+0xbc>)
    9adc:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT1;
    9ade:	4a2c      	ldr	r2, [pc, #176]	; (9b90 <LORAREG_InitGetAttrFnPtrsNA+0xc0>)
    9ae0:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    9ae2:	4a2c      	ldr	r2, [pc, #176]	; (9b94 <LORAREG_InitGetAttrFnPtrsNA+0xc4>)
    9ae4:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    9ae6:	4a2c      	ldr	r2, [pc, #176]	; (9b98 <LORAREG_InitGetAttrFnPtrsNA+0xc8>)
    9ae8:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    9aea:	4a2c      	ldr	r2, [pc, #176]	; (9b9c <LORAREG_InitGetAttrFnPtrsNA+0xcc>)
    9aec:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    9aee:	4a2c      	ldr	r2, [pc, #176]	; (9ba0 <LORAREG_InitGetAttrFnPtrsNA+0xd0>)
    9af0:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    9af2:	4a2c      	ldr	r2, [pc, #176]	; (9ba4 <LORAREG_InitGetAttrFnPtrsNA+0xd4>)
    9af4:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    9af6:	4a2c      	ldr	r2, [pc, #176]	; (9ba8 <LORAREG_InitGetAttrFnPtrsNA+0xd8>)
    9af8:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    9afa:	4a2c      	ldr	r2, [pc, #176]	; (9bac <LORAREG_InitGetAttrFnPtrsNA+0xdc>)
    9afc:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT1;
    9afe:	4a2c      	ldr	r2, [pc, #176]	; (9bb0 <LORAREG_InitGetAttrFnPtrsNA+0xe0>)
    9b00:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    9b02:	4a2c      	ldr	r2, [pc, #176]	; (9bb4 <LORAREG_InitGetAttrFnPtrsNA+0xe4>)
    9b04:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    9b06:	4a2c      	ldr	r2, [pc, #176]	; (9bb8 <LORAREG_InitGetAttrFnPtrsNA+0xe8>)
    9b08:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType1;
    9b0a:	4a2c      	ldr	r2, [pc, #176]	; (9bbc <LORAREG_InitGetAttrFnPtrsNA+0xec>)
    9b0c:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    9b0e:	492c      	ldr	r1, [pc, #176]	; (9bc0 <LORAREG_InitGetAttrFnPtrsNA+0xf0>)
    9b10:	2280      	movs	r2, #128	; 0x80
    9b12:	5099      	str	r1, [r3, r2]
    pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT1;
    9b14:	4a2b      	ldr	r2, [pc, #172]	; (9bc4 <LORAREG_InitGetAttrFnPtrsNA+0xf4>)
    9b16:	679a      	str	r2, [r3, #120]	; 0x78
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT1;
    9b18:	492b      	ldr	r1, [pc, #172]	; (9bc8 <LORAREG_InitGetAttrFnPtrsNA+0xf8>)
    9b1a:	228c      	movs	r2, #140	; 0x8c
    9b1c:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT1;
    9b1e:	492b      	ldr	r1, [pc, #172]	; (9bcc <LORAREG_InitGetAttrFnPtrsNA+0xfc>)
    9b20:	3204      	adds	r2, #4
    9b22:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT1;
    9b24:	492a      	ldr	r1, [pc, #168]	; (9bd0 <LORAREG_InitGetAttrFnPtrsNA+0x100>)
    9b26:	3204      	adds	r2, #4
    9b28:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_MinDutyCycleTimer;
    9b2a:	492a      	ldr	r1, [pc, #168]	; (9bd4 <LORAREG_InitGetAttrFnPtrsNA+0x104>)
    9b2c:	3204      	adds	r2, #4
    9b2e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    9b30:	4929      	ldr	r1, [pc, #164]	; (9bd8 <LORAREG_InitGetAttrFnPtrsNA+0x108>)
    9b32:	3204      	adds	r2, #4
    9b34:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    9b36:	4929      	ldr	r1, [pc, #164]	; (9bdc <LORAREG_InitGetAttrFnPtrsNA+0x10c>)
    9b38:	3204      	adds	r2, #4
    9b3a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    9b3c:	4928      	ldr	r1, [pc, #160]	; (9be0 <LORAREG_InitGetAttrFnPtrsNA+0x110>)
    9b3e:	3204      	adds	r2, #4
    9b40:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    9b42:	4928      	ldr	r1, [pc, #160]	; (9be4 <LORAREG_InitGetAttrFnPtrsNA+0x114>)
    9b44:	3204      	adds	r2, #4
    9b46:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    9b48:	4927      	ldr	r1, [pc, #156]	; (9be8 <LORAREG_InitGetAttrFnPtrsNA+0x118>)
    9b4a:	3204      	adds	r2, #4
    9b4c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    9b4e:	4927      	ldr	r1, [pc, #156]	; (9bec <LORAREG_InitGetAttrFnPtrsNA+0x11c>)
    9b50:	3204      	adds	r2, #4
    9b52:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    9b54:	4926      	ldr	r1, [pc, #152]	; (9bf0 <LORAREG_InitGetAttrFnPtrsNA+0x120>)
    9b56:	3204      	adds	r2, #4
    9b58:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    9b5a:	4926      	ldr	r1, [pc, #152]	; (9bf4 <LORAREG_InitGetAttrFnPtrsNA+0x124>)
    9b5c:	3204      	adds	r2, #4
    9b5e:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT1;
    9b60:	4925      	ldr	r1, [pc, #148]	; (9bf8 <LORAREG_InitGetAttrFnPtrsNA+0x128>)
    9b62:	3204      	adds	r2, #4
    9b64:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel1;
    9b66:	4925      	ldr	r1, [pc, #148]	; (9bfc <LORAREG_InitGetAttrFnPtrsNA+0x12c>)
    9b68:	3204      	adds	r2, #4
    9b6a:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    9b6c:	4924      	ldr	r1, [pc, #144]	; (9c00 <LORAREG_InitGetAttrFnPtrsNA+0x130>)
    9b6e:	3204      	adds	r2, #4
    9b70:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    9b72:	4924      	ldr	r1, [pc, #144]	; (9c04 <LORAREG_InitGetAttrFnPtrsNA+0x134>)
    9b74:	3214      	adds	r2, #20
    9b76:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    9b78:	4923      	ldr	r1, [pc, #140]	; (9c08 <LORAREG_InitGetAttrFnPtrsNA+0x138>)
    9b7a:	3204      	adds	r2, #4
    9b7c:	5099      	str	r1, [r3, r2]
}
    9b7e:	4770      	bx	lr
    9b80:	20000b9c 	.word	0x20000b9c
    9b84:	00006b81 	.word	0x00006b81
    9b88:	000096b1 	.word	0x000096b1
    9b8c:	00009701 	.word	0x00009701
    9b90:	0000974d 	.word	0x0000974d
    9b94:	000069c9 	.word	0x000069c9
    9b98:	000069d9 	.word	0x000069d9
    9b9c:	000069f5 	.word	0x000069f5
    9ba0:	00006a05 	.word	0x00006a05
    9ba4:	00007871 	.word	0x00007871
    9ba8:	00006a15 	.word	0x00006a15
    9bac:	00006a25 	.word	0x00006a25
    9bb0:	00007745 	.word	0x00007745
    9bb4:	00006d35 	.word	0x00006d35
    9bb8:	00006a75 	.word	0x00006a75
    9bbc:	00007699 	.word	0x00007699
    9bc0:	000075f9 	.word	0x000075f9
    9bc4:	00006ac1 	.word	0x00006ac1
    9bc8:	00009799 	.word	0x00009799
    9bcc:	000097e5 	.word	0x000097e5
    9bd0:	00009831 	.word	0x00009831
    9bd4:	00006acb 	.word	0x00006acb
    9bd8:	00006ad5 	.word	0x00006ad5
    9bdc:	00006adf 	.word	0x00006adf
    9be0:	00006ae9 	.word	0x00006ae9
    9be4:	00006af5 	.word	0x00006af5
    9be8:	00006b01 	.word	0x00006b01
    9bec:	00006b0b 	.word	0x00006b0b
    9bf0:	00006b13 	.word	0x00006b13
    9bf4:	00006b1b 	.word	0x00006b1b
    9bf8:	00009919 	.word	0x00009919
    9bfc:	00007245 	.word	0x00007245
    9c00:	00006b45 	.word	0x00006b45
    9c04:	00006b25 	.word	0x00006b25
    9c08:	00006b35 	.word	0x00006b35

00009c0c <LORAREG_InitGetAttrFnPtrsEU>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT2;
    9c0c:	4b2d      	ldr	r3, [pc, #180]	; (9cc4 <LORAREG_InitGetAttrFnPtrsEU+0xb8>)
    9c0e:	4a2e      	ldr	r2, [pc, #184]	; (9cc8 <LORAREG_InitGetAttrFnPtrsEU+0xbc>)
    9c10:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    9c12:	4a2e      	ldr	r2, [pc, #184]	; (9ccc <LORAREG_InitGetAttrFnPtrsEU+0xc0>)
    9c14:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    9c16:	4a2e      	ldr	r2, [pc, #184]	; (9cd0 <LORAREG_InitGetAttrFnPtrsEU+0xc4>)
    9c18:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT2;
    9c1a:	4a2e      	ldr	r2, [pc, #184]	; (9cd4 <LORAREG_InitGetAttrFnPtrsEU+0xc8>)
    9c1c:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    9c1e:	4a2e      	ldr	r2, [pc, #184]	; (9cd8 <LORAREG_InitGetAttrFnPtrsEU+0xcc>)
    9c20:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    9c22:	4a2e      	ldr	r2, [pc, #184]	; (9cdc <LORAREG_InitGetAttrFnPtrsEU+0xd0>)
    9c24:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    9c26:	4a2e      	ldr	r2, [pc, #184]	; (9ce0 <LORAREG_InitGetAttrFnPtrsEU+0xd4>)
    9c28:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    9c2a:	4a2e      	ldr	r2, [pc, #184]	; (9ce4 <LORAREG_InitGetAttrFnPtrsEU+0xd8>)
    9c2c:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    9c2e:	4a2e      	ldr	r2, [pc, #184]	; (9ce8 <LORAREG_InitGetAttrFnPtrsEU+0xdc>)
    9c30:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    9c32:	4a2e      	ldr	r2, [pc, #184]	; (9cec <LORAREG_InitGetAttrFnPtrsEU+0xe0>)
    9c34:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    9c36:	4a2e      	ldr	r2, [pc, #184]	; (9cf0 <LORAREG_InitGetAttrFnPtrsEU+0xe4>)
    9c38:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    9c3a:	4a2e      	ldr	r2, [pc, #184]	; (9cf4 <LORAREG_InitGetAttrFnPtrsEU+0xe8>)
    9c3c:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    9c3e:	4a2e      	ldr	r2, [pc, #184]	; (9cf8 <LORAREG_InitGetAttrFnPtrsEU+0xec>)
    9c40:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    9c42:	4a2e      	ldr	r2, [pc, #184]	; (9cfc <LORAREG_InitGetAttrFnPtrsEU+0xf0>)
    9c44:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType2;
    9c46:	4a2e      	ldr	r2, [pc, #184]	; (9d00 <LORAREG_InitGetAttrFnPtrsEU+0xf4>)
    9c48:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER]= LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    9c4a:	492e      	ldr	r1, [pc, #184]	; (9d04 <LORAREG_InitGetAttrFnPtrsEU+0xf8>)
    9c4c:	2280      	movs	r2, #128	; 0x80
    9c4e:	5099      	str	r1, [r3, r2]
    pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT2;
    9c50:	4a2d      	ldr	r2, [pc, #180]	; (9d08 <LORAREG_InitGetAttrFnPtrsEU+0xfc>)
    9c52:	679a      	str	r2, [r3, #120]	; 0x78
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    9c54:	492d      	ldr	r1, [pc, #180]	; (9d0c <LORAREG_InitGetAttrFnPtrsEU+0x100>)
    9c56:	228c      	movs	r2, #140	; 0x8c
    9c58:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    9c5a:	492d      	ldr	r1, [pc, #180]	; (9d10 <LORAREG_InitGetAttrFnPtrsEU+0x104>)
    9c5c:	3204      	adds	r2, #4
    9c5e:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    9c60:	492c      	ldr	r1, [pc, #176]	; (9d14 <LORAREG_InitGetAttrFnPtrsEU+0x108>)
    9c62:	3204      	adds	r2, #4
    9c64:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_DutyCycleTimer;
    9c66:	492c      	ldr	r1, [pc, #176]	; (9d18 <LORAREG_InitGetAttrFnPtrsEU+0x10c>)
    9c68:	3204      	adds	r2, #4
    9c6a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    9c6c:	492b      	ldr	r1, [pc, #172]	; (9d1c <LORAREG_InitGetAttrFnPtrsEU+0x110>)
    9c6e:	3204      	adds	r2, #4
    9c70:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    9c72:	492b      	ldr	r1, [pc, #172]	; (9d20 <LORAREG_InitGetAttrFnPtrsEU+0x114>)
    9c74:	3204      	adds	r2, #4
    9c76:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    9c78:	492a      	ldr	r1, [pc, #168]	; (9d24 <LORAREG_InitGetAttrFnPtrsEU+0x118>)
    9c7a:	3204      	adds	r2, #4
    9c7c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    9c7e:	492a      	ldr	r1, [pc, #168]	; (9d28 <LORAREG_InitGetAttrFnPtrsEU+0x11c>)
    9c80:	3204      	adds	r2, #4
    9c82:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    9c84:	4929      	ldr	r1, [pc, #164]	; (9d2c <LORAREG_InitGetAttrFnPtrsEU+0x120>)
    9c86:	3204      	adds	r2, #4
    9c88:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    9c8a:	4929      	ldr	r1, [pc, #164]	; (9d30 <LORAREG_InitGetAttrFnPtrsEU+0x124>)
    9c8c:	3204      	adds	r2, #4
    9c8e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    9c90:	4928      	ldr	r1, [pc, #160]	; (9d34 <LORAREG_InitGetAttrFnPtrsEU+0x128>)
    9c92:	3204      	adds	r2, #4
    9c94:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    9c96:	4928      	ldr	r1, [pc, #160]	; (9d38 <LORAREG_InitGetAttrFnPtrsEU+0x12c>)
    9c98:	3204      	adds	r2, #4
    9c9a:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    9c9c:	4927      	ldr	r1, [pc, #156]	; (9d3c <LORAREG_InitGetAttrFnPtrsEU+0x130>)
    9c9e:	3204      	adds	r2, #4
    9ca0:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    9ca2:	4927      	ldr	r1, [pc, #156]	; (9d40 <LORAREG_InitGetAttrFnPtrsEU+0x134>)
    9ca4:	3204      	adds	r2, #4
    9ca6:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    9ca8:	4926      	ldr	r1, [pc, #152]	; (9d44 <LORAREG_InitGetAttrFnPtrsEU+0x138>)
    9caa:	3204      	adds	r2, #4
    9cac:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    9cae:	4926      	ldr	r1, [pc, #152]	; (9d48 <LORAREG_InitGetAttrFnPtrsEU+0x13c>)
    9cb0:	320c      	adds	r2, #12
    9cb2:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    9cb4:	4925      	ldr	r1, [pc, #148]	; (9d4c <LORAREG_InitGetAttrFnPtrsEU+0x140>)
    9cb6:	3208      	adds	r2, #8
    9cb8:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    9cba:	4925      	ldr	r1, [pc, #148]	; (9d50 <LORAREG_InitGetAttrFnPtrsEU+0x144>)
    9cbc:	3204      	adds	r2, #4
    9cbe:	5099      	str	r1, [r3, r2]
}
    9cc0:	4770      	bx	lr
    9cc2:	46c0      	nop			; (mov r8, r8)
    9cc4:	20000b9c 	.word	0x20000b9c
    9cc8:	00007bcd 	.word	0x00007bcd
    9ccc:	00009351 	.word	0x00009351
    9cd0:	00009391 	.word	0x00009391
    9cd4:	000093cd 	.word	0x000093cd
    9cd8:	000069c9 	.word	0x000069c9
    9cdc:	000069d9 	.word	0x000069d9
    9ce0:	000069f5 	.word	0x000069f5
    9ce4:	00006a05 	.word	0x00006a05
    9ce8:	00007871 	.word	0x00007871
    9cec:	00006a15 	.word	0x00006a15
    9cf0:	00006a25 	.word	0x00006a25
    9cf4:	00007ad1 	.word	0x00007ad1
    9cf8:	00006d35 	.word	0x00006d35
    9cfc:	00006a75 	.word	0x00006a75
    9d00:	00007a65 	.word	0x00007a65
    9d04:	000075f9 	.word	0x000075f9
    9d08:	00006ced 	.word	0x00006ced
    9d0c:	00009405 	.word	0x00009405
    9d10:	0000943d 	.word	0x0000943d
    9d14:	00009475 	.word	0x00009475
    9d18:	000078d1 	.word	0x000078d1
    9d1c:	00006ad5 	.word	0x00006ad5
    9d20:	00006adf 	.word	0x00006adf
    9d24:	00006ae9 	.word	0x00006ae9
    9d28:	00006af5 	.word	0x00006af5
    9d2c:	00006b01 	.word	0x00006b01
    9d30:	00006b0b 	.word	0x00006b0b
    9d34:	00006b13 	.word	0x00006b13
    9d38:	00006b1b 	.word	0x00006b1b
    9d3c:	000094e5 	.word	0x000094e5
    9d40:	00008461 	.word	0x00008461
    9d44:	00006b45 	.word	0x00006b45
    9d48:	00007889 	.word	0x00007889
    9d4c:	00006b25 	.word	0x00006b25
    9d50:	00006b35 	.word	0x00006b35

00009d54 <LORAREG_InitGetAttrFnPtrsAS>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT3;
    9d54:	4b2d      	ldr	r3, [pc, #180]	; (9e0c <LORAREG_InitGetAttrFnPtrsAS+0xb8>)
    9d56:	4a2e      	ldr	r2, [pc, #184]	; (9e10 <LORAREG_InitGetAttrFnPtrsAS+0xbc>)
    9d58:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    9d5a:	4a2e      	ldr	r2, [pc, #184]	; (9e14 <LORAREG_InitGetAttrFnPtrsAS+0xc0>)
    9d5c:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    9d5e:	4a2e      	ldr	r2, [pc, #184]	; (9e18 <LORAREG_InitGetAttrFnPtrsAS+0xc4>)
    9d60:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT3;
    9d62:	4a2e      	ldr	r2, [pc, #184]	; (9e1c <LORAREG_InitGetAttrFnPtrsAS+0xc8>)
    9d64:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    9d66:	4a2e      	ldr	r2, [pc, #184]	; (9e20 <LORAREG_InitGetAttrFnPtrsAS+0xcc>)
    9d68:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    9d6a:	4a2e      	ldr	r2, [pc, #184]	; (9e24 <LORAREG_InitGetAttrFnPtrsAS+0xd0>)
    9d6c:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    9d6e:	4a2e      	ldr	r2, [pc, #184]	; (9e28 <LORAREG_InitGetAttrFnPtrsAS+0xd4>)
    9d70:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    9d72:	4a2e      	ldr	r2, [pc, #184]	; (9e2c <LORAREG_InitGetAttrFnPtrsAS+0xd8>)
    9d74:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    9d76:	4a2e      	ldr	r2, [pc, #184]	; (9e30 <LORAREG_InitGetAttrFnPtrsAS+0xdc>)
    9d78:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    9d7a:	4a2e      	ldr	r2, [pc, #184]	; (9e34 <LORAREG_InitGetAttrFnPtrsAS+0xe0>)
    9d7c:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    9d7e:	4a2e      	ldr	r2, [pc, #184]	; (9e38 <LORAREG_InitGetAttrFnPtrsAS+0xe4>)
    9d80:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    9d82:	4a2e      	ldr	r2, [pc, #184]	; (9e3c <LORAREG_InitGetAttrFnPtrsAS+0xe8>)
    9d84:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    9d86:	4a2e      	ldr	r2, [pc, #184]	; (9e40 <LORAREG_InitGetAttrFnPtrsAS+0xec>)
    9d88:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    9d8a:	4a2e      	ldr	r2, [pc, #184]	; (9e44 <LORAREG_InitGetAttrFnPtrsAS+0xf0>)
    9d8c:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType4;
    9d8e:	4a2e      	ldr	r2, [pc, #184]	; (9e48 <LORAREG_InitGetAttrFnPtrsAS+0xf4>)
    9d90:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER]= LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    9d92:	492e      	ldr	r1, [pc, #184]	; (9e4c <LORAREG_InitGetAttrFnPtrsAS+0xf8>)
    9d94:	2280      	movs	r2, #128	; 0x80
    9d96:	5099      	str	r1, [r3, r2]
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    9d98:	492d      	ldr	r1, [pc, #180]	; (9e50 <LORAREG_InitGetAttrFnPtrsAS+0xfc>)
    9d9a:	320c      	adds	r2, #12
    9d9c:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    9d9e:	492d      	ldr	r1, [pc, #180]	; (9e54 <LORAREG_InitGetAttrFnPtrsAS+0x100>)
    9da0:	3204      	adds	r2, #4
    9da2:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    9da4:	492c      	ldr	r1, [pc, #176]	; (9e58 <LORAREG_InitGetAttrFnPtrsAS+0x104>)
    9da6:	3204      	adds	r2, #4
    9da8:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    9daa:	492c      	ldr	r1, [pc, #176]	; (9e5c <LORAREG_InitGetAttrFnPtrsAS+0x108>)
    9dac:	3208      	adds	r2, #8
    9dae:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    9db0:	492b      	ldr	r1, [pc, #172]	; (9e60 <LORAREG_InitGetAttrFnPtrsAS+0x10c>)
    9db2:	3204      	adds	r2, #4
    9db4:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    9db6:	492b      	ldr	r1, [pc, #172]	; (9e64 <LORAREG_InitGetAttrFnPtrsAS+0x110>)
    9db8:	3204      	adds	r2, #4
    9dba:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    9dbc:	492a      	ldr	r1, [pc, #168]	; (9e68 <LORAREG_InitGetAttrFnPtrsAS+0x114>)
    9dbe:	3204      	adds	r2, #4
    9dc0:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    9dc2:	492a      	ldr	r1, [pc, #168]	; (9e6c <LORAREG_InitGetAttrFnPtrsAS+0x118>)
    9dc4:	3204      	adds	r2, #4
    9dc6:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    9dc8:	4929      	ldr	r1, [pc, #164]	; (9e70 <LORAREG_InitGetAttrFnPtrsAS+0x11c>)
    9dca:	3204      	adds	r2, #4
    9dcc:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    9dce:	4929      	ldr	r1, [pc, #164]	; (9e74 <LORAREG_InitGetAttrFnPtrsAS+0x120>)
    9dd0:	3204      	adds	r2, #4
    9dd2:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    9dd4:	4928      	ldr	r1, [pc, #160]	; (9e78 <LORAREG_InitGetAttrFnPtrsAS+0x124>)
    9dd6:	3204      	adds	r2, #4
    9dd8:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    9dda:	4928      	ldr	r1, [pc, #160]	; (9e7c <LORAREG_InitGetAttrFnPtrsAS+0x128>)
    9ddc:	3204      	adds	r2, #4
    9dde:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    9de0:	4927      	ldr	r1, [pc, #156]	; (9e80 <LORAREG_InitGetAttrFnPtrsAS+0x12c>)
    9de2:	3204      	adds	r2, #4
    9de4:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    9de6:	4927      	ldr	r1, [pc, #156]	; (9e84 <LORAREG_InitGetAttrFnPtrsAS+0x130>)
    9de8:	3204      	adds	r2, #4
    9dea:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    9dec:	4926      	ldr	r1, [pc, #152]	; (9e88 <LORAREG_InitGetAttrFnPtrsAS+0x134>)
    9dee:	320c      	adds	r2, #12
    9df0:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    9df2:	4926      	ldr	r1, [pc, #152]	; (9e8c <LORAREG_InitGetAttrFnPtrsAS+0x138>)
    9df4:	3208      	adds	r2, #8
    9df6:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    9df8:	4925      	ldr	r1, [pc, #148]	; (9e90 <LORAREG_InitGetAttrFnPtrsAS+0x13c>)
    9dfa:	3204      	adds	r2, #4
    9dfc:	5099      	str	r1, [r3, r2]
    pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT2;
    9dfe:	4a25      	ldr	r2, [pc, #148]	; (9e94 <LORAREG_InitGetAttrFnPtrsAS+0x140>)
    9e00:	679a      	str	r2, [r3, #120]	; 0x78
    pGetAttr[MIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_DutyCycleTimer;
    9e02:	4925      	ldr	r1, [pc, #148]	; (9e98 <LORAREG_InitGetAttrFnPtrsAS+0x144>)
    9e04:	2298      	movs	r2, #152	; 0x98
    9e06:	5099      	str	r1, [r3, r2]
}
    9e08:	4770      	bx	lr
    9e0a:	46c0      	nop			; (mov r8, r8)
    9e0c:	20000b9c 	.word	0x20000b9c
    9e10:	00007d09 	.word	0x00007d09
    9e14:	00009351 	.word	0x00009351
    9e18:	00009391 	.word	0x00009391
    9e1c:	000092ed 	.word	0x000092ed
    9e20:	000069c9 	.word	0x000069c9
    9e24:	000069d9 	.word	0x000069d9
    9e28:	000069f5 	.word	0x000069f5
    9e2c:	00006a05 	.word	0x00006a05
    9e30:	00007871 	.word	0x00007871
    9e34:	00006a15 	.word	0x00006a15
    9e38:	00006a25 	.word	0x00006a25
    9e3c:	00007ad1 	.word	0x00007ad1
    9e40:	00006d35 	.word	0x00006d35
    9e44:	00006a75 	.word	0x00006a75
    9e48:	00007c15 	.word	0x00007c15
    9e4c:	000075f9 	.word	0x000075f9
    9e50:	00009405 	.word	0x00009405
    9e54:	0000943d 	.word	0x0000943d
    9e58:	00009475 	.word	0x00009475
    9e5c:	00006ad5 	.word	0x00006ad5
    9e60:	00006adf 	.word	0x00006adf
    9e64:	00006ae9 	.word	0x00006ae9
    9e68:	00006af5 	.word	0x00006af5
    9e6c:	00006b01 	.word	0x00006b01
    9e70:	00006b0b 	.word	0x00006b0b
    9e74:	00006b13 	.word	0x00006b13
    9e78:	00006b1b 	.word	0x00006b1b
    9e7c:	000094e5 	.word	0x000094e5
    9e80:	00008461 	.word	0x00008461
    9e84:	00006b45 	.word	0x00006b45
    9e88:	00007889 	.word	0x00007889
    9e8c:	00006b25 	.word	0x00006b25
    9e90:	00006b35 	.word	0x00006b35
    9e94:	00006ced 	.word	0x00006ced
    9e98:	000078d1 	.word	0x000078d1

00009e9c <LORAREG_InitGetAttrFnPtrsAU>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT1;
    9e9c:	4b2b      	ldr	r3, [pc, #172]	; (9f4c <LORAREG_InitGetAttrFnPtrsAU+0xb0>)
    9e9e:	4a2c      	ldr	r2, [pc, #176]	; (9f50 <LORAREG_InitGetAttrFnPtrsAU+0xb4>)
    9ea0:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT1;
    9ea2:	4a2c      	ldr	r2, [pc, #176]	; (9f54 <LORAREG_InitGetAttrFnPtrsAU+0xb8>)
    9ea4:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT1;
    9ea6:	4a2c      	ldr	r2, [pc, #176]	; (9f58 <LORAREG_InitGetAttrFnPtrsAU+0xbc>)
    9ea8:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT1;
    9eaa:	4a2c      	ldr	r2, [pc, #176]	; (9f5c <LORAREG_InitGetAttrFnPtrsAU+0xc0>)
    9eac:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    9eae:	4a2c      	ldr	r2, [pc, #176]	; (9f60 <LORAREG_InitGetAttrFnPtrsAU+0xc4>)
    9eb0:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    9eb2:	4a2c      	ldr	r2, [pc, #176]	; (9f64 <LORAREG_InitGetAttrFnPtrsAU+0xc8>)
    9eb4:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    9eb6:	4a2c      	ldr	r2, [pc, #176]	; (9f68 <LORAREG_InitGetAttrFnPtrsAU+0xcc>)
    9eb8:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    9eba:	4a2c      	ldr	r2, [pc, #176]	; (9f6c <LORAREG_InitGetAttrFnPtrsAU+0xd0>)
    9ebc:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    9ebe:	4a2c      	ldr	r2, [pc, #176]	; (9f70 <LORAREG_InitGetAttrFnPtrsAU+0xd4>)
    9ec0:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    9ec2:	4a2c      	ldr	r2, [pc, #176]	; (9f74 <LORAREG_InitGetAttrFnPtrsAU+0xd8>)
    9ec4:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    9ec6:	4a2c      	ldr	r2, [pc, #176]	; (9f78 <LORAREG_InitGetAttrFnPtrsAU+0xdc>)
    9ec8:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT1;
    9eca:	4a2c      	ldr	r2, [pc, #176]	; (9f7c <LORAREG_InitGetAttrFnPtrsAU+0xe0>)
    9ecc:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    9ece:	4a2c      	ldr	r2, [pc, #176]	; (9f80 <LORAREG_InitGetAttrFnPtrsAU+0xe4>)
    9ed0:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    9ed2:	4a2c      	ldr	r2, [pc, #176]	; (9f84 <LORAREG_InitGetAttrFnPtrsAU+0xe8>)
    9ed4:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType1;
    9ed6:	4a2c      	ldr	r2, [pc, #176]	; (9f88 <LORAREG_InitGetAttrFnPtrsAU+0xec>)
    9ed8:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER]= LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    9eda:	492c      	ldr	r1, [pc, #176]	; (9f8c <LORAREG_InitGetAttrFnPtrsAU+0xf0>)
    9edc:	2280      	movs	r2, #128	; 0x80
    9ede:	5099      	str	r1, [r3, r2]
    pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT1;
    9ee0:	4a2b      	ldr	r2, [pc, #172]	; (9f90 <LORAREG_InitGetAttrFnPtrsAU+0xf4>)
    9ee2:	679a      	str	r2, [r3, #120]	; 0x78
    pGetAttr[DUTY_CYCLE_TIMER] = LORAREG_GetAttr_MinDutyCycleTimer;	
    9ee4:	4a2b      	ldr	r2, [pc, #172]	; (9f94 <LORAREG_InitGetAttrFnPtrsAU+0xf8>)
    9ee6:	67da      	str	r2, [r3, #124]	; 0x7c
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT1;
    9ee8:	492b      	ldr	r1, [pc, #172]	; (9f98 <LORAREG_InitGetAttrFnPtrsAU+0xfc>)
    9eea:	228c      	movs	r2, #140	; 0x8c
    9eec:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT1;
    9eee:	492b      	ldr	r1, [pc, #172]	; (9f9c <LORAREG_InitGetAttrFnPtrsAU+0x100>)
    9ef0:	3204      	adds	r2, #4
    9ef2:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT1;
    9ef4:	492a      	ldr	r1, [pc, #168]	; (9fa0 <LORAREG_InitGetAttrFnPtrsAU+0x104>)
    9ef6:	3204      	adds	r2, #4
    9ef8:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    9efa:	492a      	ldr	r1, [pc, #168]	; (9fa4 <LORAREG_InitGetAttrFnPtrsAU+0x108>)
    9efc:	3208      	adds	r2, #8
    9efe:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    9f00:	4929      	ldr	r1, [pc, #164]	; (9fa8 <LORAREG_InitGetAttrFnPtrsAU+0x10c>)
    9f02:	3204      	adds	r2, #4
    9f04:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    9f06:	4929      	ldr	r1, [pc, #164]	; (9fac <LORAREG_InitGetAttrFnPtrsAU+0x110>)
    9f08:	3204      	adds	r2, #4
    9f0a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    9f0c:	4928      	ldr	r1, [pc, #160]	; (9fb0 <LORAREG_InitGetAttrFnPtrsAU+0x114>)
    9f0e:	3204      	adds	r2, #4
    9f10:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    9f12:	4928      	ldr	r1, [pc, #160]	; (9fb4 <LORAREG_InitGetAttrFnPtrsAU+0x118>)
    9f14:	3204      	adds	r2, #4
    9f16:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    9f18:	4927      	ldr	r1, [pc, #156]	; (9fb8 <LORAREG_InitGetAttrFnPtrsAU+0x11c>)
    9f1a:	3204      	adds	r2, #4
    9f1c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    9f1e:	4927      	ldr	r1, [pc, #156]	; (9fbc <LORAREG_InitGetAttrFnPtrsAU+0x120>)
    9f20:	3204      	adds	r2, #4
    9f22:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    9f24:	4926      	ldr	r1, [pc, #152]	; (9fc0 <LORAREG_InitGetAttrFnPtrsAU+0x124>)
    9f26:	3204      	adds	r2, #4
    9f28:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT1;
    9f2a:	4926      	ldr	r1, [pc, #152]	; (9fc4 <LORAREG_InitGetAttrFnPtrsAU+0x128>)
    9f2c:	3204      	adds	r2, #4
    9f2e:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel1;
    9f30:	4925      	ldr	r1, [pc, #148]	; (9fc8 <LORAREG_InitGetAttrFnPtrsAU+0x12c>)
    9f32:	3204      	adds	r2, #4
    9f34:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    9f36:	4925      	ldr	r1, [pc, #148]	; (9fcc <LORAREG_InitGetAttrFnPtrsAU+0x130>)
    9f38:	3204      	adds	r2, #4
    9f3a:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    9f3c:	4924      	ldr	r1, [pc, #144]	; (9fd0 <LORAREG_InitGetAttrFnPtrsAU+0x134>)
    9f3e:	3214      	adds	r2, #20
    9f40:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    9f42:	4924      	ldr	r1, [pc, #144]	; (9fd4 <LORAREG_InitGetAttrFnPtrsAU+0x138>)
    9f44:	3204      	adds	r2, #4
    9f46:	5099      	str	r1, [r3, r2]
}
    9f48:	4770      	bx	lr
    9f4a:	46c0      	nop			; (mov r8, r8)
    9f4c:	20000b9c 	.word	0x20000b9c
    9f50:	00006b81 	.word	0x00006b81
    9f54:	000096b1 	.word	0x000096b1
    9f58:	00009701 	.word	0x00009701
    9f5c:	0000974d 	.word	0x0000974d
    9f60:	000069c9 	.word	0x000069c9
    9f64:	000069d9 	.word	0x000069d9
    9f68:	000069f5 	.word	0x000069f5
    9f6c:	00006a05 	.word	0x00006a05
    9f70:	00007871 	.word	0x00007871
    9f74:	00006a15 	.word	0x00006a15
    9f78:	00006a25 	.word	0x00006a25
    9f7c:	00007745 	.word	0x00007745
    9f80:	00006d35 	.word	0x00006d35
    9f84:	00006a75 	.word	0x00006a75
    9f88:	00007699 	.word	0x00007699
    9f8c:	000075f9 	.word	0x000075f9
    9f90:	00006ac1 	.word	0x00006ac1
    9f94:	00006acb 	.word	0x00006acb
    9f98:	00009799 	.word	0x00009799
    9f9c:	000097e5 	.word	0x000097e5
    9fa0:	00009831 	.word	0x00009831
    9fa4:	00006ad5 	.word	0x00006ad5
    9fa8:	00006adf 	.word	0x00006adf
    9fac:	00006ae9 	.word	0x00006ae9
    9fb0:	00006af5 	.word	0x00006af5
    9fb4:	00006b01 	.word	0x00006b01
    9fb8:	00006b0b 	.word	0x00006b0b
    9fbc:	00006b13 	.word	0x00006b13
    9fc0:	00006b1b 	.word	0x00006b1b
    9fc4:	00009919 	.word	0x00009919
    9fc8:	00007245 	.word	0x00007245
    9fcc:	00006b45 	.word	0x00006b45
    9fd0:	00006b25 	.word	0x00006b25
    9fd4:	00006b35 	.word	0x00006b35

00009fd8 <LORAREG_InitGetAttrFnPtrsIN>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT2;
    9fd8:	4b2a      	ldr	r3, [pc, #168]	; (a084 <LORAREG_InitGetAttrFnPtrsIN+0xac>)
    9fda:	4a2b      	ldr	r2, [pc, #172]	; (a088 <LORAREG_InitGetAttrFnPtrsIN+0xb0>)
    9fdc:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    9fde:	4a2b      	ldr	r2, [pc, #172]	; (a08c <LORAREG_InitGetAttrFnPtrsIN+0xb4>)
    9fe0:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    9fe2:	4a2b      	ldr	r2, [pc, #172]	; (a090 <LORAREG_InitGetAttrFnPtrsIN+0xb8>)
    9fe4:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT2;
    9fe6:	4a2b      	ldr	r2, [pc, #172]	; (a094 <LORAREG_InitGetAttrFnPtrsIN+0xbc>)
    9fe8:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    9fea:	4a2b      	ldr	r2, [pc, #172]	; (a098 <LORAREG_InitGetAttrFnPtrsIN+0xc0>)
    9fec:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    9fee:	4a2b      	ldr	r2, [pc, #172]	; (a09c <LORAREG_InitGetAttrFnPtrsIN+0xc4>)
    9ff0:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    9ff2:	4a2b      	ldr	r2, [pc, #172]	; (a0a0 <LORAREG_InitGetAttrFnPtrsIN+0xc8>)
    9ff4:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    9ff6:	4a2b      	ldr	r2, [pc, #172]	; (a0a4 <LORAREG_InitGetAttrFnPtrsIN+0xcc>)
    9ff8:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    9ffa:	4a2b      	ldr	r2, [pc, #172]	; (a0a8 <LORAREG_InitGetAttrFnPtrsIN+0xd0>)
    9ffc:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    9ffe:	4a2b      	ldr	r2, [pc, #172]	; (a0ac <LORAREG_InitGetAttrFnPtrsIN+0xd4>)
    a000:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    a002:	4a2b      	ldr	r2, [pc, #172]	; (a0b0 <LORAREG_InitGetAttrFnPtrsIN+0xd8>)
    a004:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    a006:	4a2b      	ldr	r2, [pc, #172]	; (a0b4 <LORAREG_InitGetAttrFnPtrsIN+0xdc>)
    a008:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    a00a:	4a2b      	ldr	r2, [pc, #172]	; (a0b8 <LORAREG_InitGetAttrFnPtrsIN+0xe0>)
    a00c:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    a00e:	4a2b      	ldr	r2, [pc, #172]	; (a0bc <LORAREG_InitGetAttrFnPtrsIN+0xe4>)
    a010:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType3;
    a012:	4a2b      	ldr	r2, [pc, #172]	; (a0c0 <LORAREG_InitGetAttrFnPtrsIN+0xe8>)
    a014:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER]= LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    a016:	492b      	ldr	r1, [pc, #172]	; (a0c4 <LORAREG_InitGetAttrFnPtrsIN+0xec>)
    a018:	2280      	movs	r2, #128	; 0x80
    a01a:	5099      	str	r1, [r3, r2]
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    a01c:	492a      	ldr	r1, [pc, #168]	; (a0c8 <LORAREG_InitGetAttrFnPtrsIN+0xf0>)
    a01e:	320c      	adds	r2, #12
    a020:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    a022:	492a      	ldr	r1, [pc, #168]	; (a0cc <LORAREG_InitGetAttrFnPtrsIN+0xf4>)
    a024:	3204      	adds	r2, #4
    a026:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    a028:	4929      	ldr	r1, [pc, #164]	; (a0d0 <LORAREG_InitGetAttrFnPtrsIN+0xf8>)
    a02a:	3204      	adds	r2, #4
    a02c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    a02e:	4929      	ldr	r1, [pc, #164]	; (a0d4 <LORAREG_InitGetAttrFnPtrsIN+0xfc>)
    a030:	3208      	adds	r2, #8
    a032:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    a034:	4928      	ldr	r1, [pc, #160]	; (a0d8 <LORAREG_InitGetAttrFnPtrsIN+0x100>)
    a036:	3204      	adds	r2, #4
    a038:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    a03a:	4928      	ldr	r1, [pc, #160]	; (a0dc <LORAREG_InitGetAttrFnPtrsIN+0x104>)
    a03c:	3204      	adds	r2, #4
    a03e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    a040:	4927      	ldr	r1, [pc, #156]	; (a0e0 <LORAREG_InitGetAttrFnPtrsIN+0x108>)
    a042:	3204      	adds	r2, #4
    a044:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    a046:	4927      	ldr	r1, [pc, #156]	; (a0e4 <LORAREG_InitGetAttrFnPtrsIN+0x10c>)
    a048:	3204      	adds	r2, #4
    a04a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    a04c:	4926      	ldr	r1, [pc, #152]	; (a0e8 <LORAREG_InitGetAttrFnPtrsIN+0x110>)
    a04e:	3204      	adds	r2, #4
    a050:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    a052:	4926      	ldr	r1, [pc, #152]	; (a0ec <LORAREG_InitGetAttrFnPtrsIN+0x114>)
    a054:	3204      	adds	r2, #4
    a056:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    a058:	4925      	ldr	r1, [pc, #148]	; (a0f0 <LORAREG_InitGetAttrFnPtrsIN+0x118>)
    a05a:	3204      	adds	r2, #4
    a05c:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    a05e:	4925      	ldr	r1, [pc, #148]	; (a0f4 <LORAREG_InitGetAttrFnPtrsIN+0x11c>)
    a060:	3204      	adds	r2, #4
    a062:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    a064:	4924      	ldr	r1, [pc, #144]	; (a0f8 <LORAREG_InitGetAttrFnPtrsIN+0x120>)
    a066:	3204      	adds	r2, #4
    a068:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    a06a:	4924      	ldr	r1, [pc, #144]	; (a0fc <LORAREG_InitGetAttrFnPtrsIN+0x124>)
    a06c:	3204      	adds	r2, #4
    a06e:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    a070:	4923      	ldr	r1, [pc, #140]	; (a100 <LORAREG_InitGetAttrFnPtrsIN+0x128>)
    a072:	320c      	adds	r2, #12
    a074:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    a076:	4923      	ldr	r1, [pc, #140]	; (a104 <LORAREG_InitGetAttrFnPtrsIN+0x12c>)
    a078:	3208      	adds	r2, #8
    a07a:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    a07c:	4922      	ldr	r1, [pc, #136]	; (a108 <LORAREG_InitGetAttrFnPtrsIN+0x130>)
    a07e:	3204      	adds	r2, #4
    a080:	5099      	str	r1, [r3, r2]
}
    a082:	4770      	bx	lr
    a084:	20000b9c 	.word	0x20000b9c
    a088:	00007bcd 	.word	0x00007bcd
    a08c:	00009351 	.word	0x00009351
    a090:	00009391 	.word	0x00009391
    a094:	000093cd 	.word	0x000093cd
    a098:	000069c9 	.word	0x000069c9
    a09c:	000069d9 	.word	0x000069d9
    a0a0:	000069f5 	.word	0x000069f5
    a0a4:	00006a05 	.word	0x00006a05
    a0a8:	00007871 	.word	0x00007871
    a0ac:	00006a15 	.word	0x00006a15
    a0b0:	00006a25 	.word	0x00006a25
    a0b4:	00007ad1 	.word	0x00007ad1
    a0b8:	00006d35 	.word	0x00006d35
    a0bc:	00006a75 	.word	0x00006a75
    a0c0:	00007d51 	.word	0x00007d51
    a0c4:	000075f9 	.word	0x000075f9
    a0c8:	00009405 	.word	0x00009405
    a0cc:	0000943d 	.word	0x0000943d
    a0d0:	00009475 	.word	0x00009475
    a0d4:	00006ad5 	.word	0x00006ad5
    a0d8:	00006adf 	.word	0x00006adf
    a0dc:	00006ae9 	.word	0x00006ae9
    a0e0:	00006af5 	.word	0x00006af5
    a0e4:	00006b01 	.word	0x00006b01
    a0e8:	00006b0b 	.word	0x00006b0b
    a0ec:	00006b13 	.word	0x00006b13
    a0f0:	00006b1b 	.word	0x00006b1b
    a0f4:	000094e5 	.word	0x000094e5
    a0f8:	00008461 	.word	0x00008461
    a0fc:	00006b45 	.word	0x00006b45
    a100:	00007889 	.word	0x00007889
    a104:	00006b25 	.word	0x00006b25
    a108:	00006b35 	.word	0x00006b35

0000a10c <LORAREG_InitGetAttrFnPtrsJP>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT3;
    a10c:	4b2d      	ldr	r3, [pc, #180]	; (a1c4 <LORAREG_InitGetAttrFnPtrsJP+0xb8>)
    a10e:	4a2e      	ldr	r2, [pc, #184]	; (a1c8 <LORAREG_InitGetAttrFnPtrsJP+0xbc>)
    a110:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    a112:	4a2e      	ldr	r2, [pc, #184]	; (a1cc <LORAREG_InitGetAttrFnPtrsJP+0xc0>)
    a114:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    a116:	4a2e      	ldr	r2, [pc, #184]	; (a1d0 <LORAREG_InitGetAttrFnPtrsJP+0xc4>)
    a118:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT3;
    a11a:	4a2e      	ldr	r2, [pc, #184]	; (a1d4 <LORAREG_InitGetAttrFnPtrsJP+0xc8>)
    a11c:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    a11e:	4a2e      	ldr	r2, [pc, #184]	; (a1d8 <LORAREG_InitGetAttrFnPtrsJP+0xcc>)
    a120:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    a122:	4a2e      	ldr	r2, [pc, #184]	; (a1dc <LORAREG_InitGetAttrFnPtrsJP+0xd0>)
    a124:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    a126:	4a2e      	ldr	r2, [pc, #184]	; (a1e0 <LORAREG_InitGetAttrFnPtrsJP+0xd4>)
    a128:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    a12a:	4a2e      	ldr	r2, [pc, #184]	; (a1e4 <LORAREG_InitGetAttrFnPtrsJP+0xd8>)
    a12c:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    a12e:	4a2e      	ldr	r2, [pc, #184]	; (a1e8 <LORAREG_InitGetAttrFnPtrsJP+0xdc>)
    a130:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    a132:	4a2e      	ldr	r2, [pc, #184]	; (a1ec <LORAREG_InitGetAttrFnPtrsJP+0xe0>)
    a134:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    a136:	4a2e      	ldr	r2, [pc, #184]	; (a1f0 <LORAREG_InitGetAttrFnPtrsJP+0xe4>)
    a138:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    a13a:	4a2e      	ldr	r2, [pc, #184]	; (a1f4 <LORAREG_InitGetAttrFnPtrsJP+0xe8>)
    a13c:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    a13e:	4a2e      	ldr	r2, [pc, #184]	; (a1f8 <LORAREG_InitGetAttrFnPtrsJP+0xec>)
    a140:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    a142:	4a2e      	ldr	r2, [pc, #184]	; (a1fc <LORAREG_InitGetAttrFnPtrsJP+0xf0>)
    a144:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType4;
    a146:	4a2e      	ldr	r2, [pc, #184]	; (a200 <LORAREG_InitGetAttrFnPtrsJP+0xf4>)
    a148:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER]= LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    a14a:	492e      	ldr	r1, [pc, #184]	; (a204 <LORAREG_InitGetAttrFnPtrsJP+0xf8>)
    a14c:	2280      	movs	r2, #128	; 0x80
    a14e:	5099      	str	r1, [r3, r2]
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    a150:	492d      	ldr	r1, [pc, #180]	; (a208 <LORAREG_InitGetAttrFnPtrsJP+0xfc>)
    a152:	320c      	adds	r2, #12
    a154:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    a156:	492d      	ldr	r1, [pc, #180]	; (a20c <LORAREG_InitGetAttrFnPtrsJP+0x100>)
    a158:	3204      	adds	r2, #4
    a15a:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    a15c:	492c      	ldr	r1, [pc, #176]	; (a210 <LORAREG_InitGetAttrFnPtrsJP+0x104>)
    a15e:	3204      	adds	r2, #4
    a160:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    a162:	492c      	ldr	r1, [pc, #176]	; (a214 <LORAREG_InitGetAttrFnPtrsJP+0x108>)
    a164:	3208      	adds	r2, #8
    a166:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    a168:	492b      	ldr	r1, [pc, #172]	; (a218 <LORAREG_InitGetAttrFnPtrsJP+0x10c>)
    a16a:	3204      	adds	r2, #4
    a16c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    a16e:	492b      	ldr	r1, [pc, #172]	; (a21c <LORAREG_InitGetAttrFnPtrsJP+0x110>)
    a170:	3204      	adds	r2, #4
    a172:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    a174:	492a      	ldr	r1, [pc, #168]	; (a220 <LORAREG_InitGetAttrFnPtrsJP+0x114>)
    a176:	3204      	adds	r2, #4
    a178:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    a17a:	492a      	ldr	r1, [pc, #168]	; (a224 <LORAREG_InitGetAttrFnPtrsJP+0x118>)
    a17c:	3204      	adds	r2, #4
    a17e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    a180:	4929      	ldr	r1, [pc, #164]	; (a228 <LORAREG_InitGetAttrFnPtrsJP+0x11c>)
    a182:	3204      	adds	r2, #4
    a184:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    a186:	4929      	ldr	r1, [pc, #164]	; (a22c <LORAREG_InitGetAttrFnPtrsJP+0x120>)
    a188:	3204      	adds	r2, #4
    a18a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    a18c:	4928      	ldr	r1, [pc, #160]	; (a230 <LORAREG_InitGetAttrFnPtrsJP+0x124>)
    a18e:	3204      	adds	r2, #4
    a190:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    a192:	4928      	ldr	r1, [pc, #160]	; (a234 <LORAREG_InitGetAttrFnPtrsJP+0x128>)
    a194:	3204      	adds	r2, #4
    a196:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    a198:	4927      	ldr	r1, [pc, #156]	; (a238 <LORAREG_InitGetAttrFnPtrsJP+0x12c>)
    a19a:	3204      	adds	r2, #4
    a19c:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    a19e:	4927      	ldr	r1, [pc, #156]	; (a23c <LORAREG_InitGetAttrFnPtrsJP+0x130>)
    a1a0:	3204      	adds	r2, #4
    a1a2:	5099      	str	r1, [r3, r2]
    pGetAttr[DEFAULT_LBT_PARAMS] = LORAREG_GetAttr_DefLBTParams;
    a1a4:	4926      	ldr	r1, [pc, #152]	; (a240 <LORAREG_InitGetAttrFnPtrsJP+0x134>)
    a1a6:	3204      	adds	r2, #4
    a1a8:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_LBT_CHANNEL_PAUSE_TIMER] = LORAREG_GetAttr_minLBTChPauseTimer;
    a1aa:	4926      	ldr	r1, [pc, #152]	; (a244 <LORAREG_InitGetAttrFnPtrsJP+0x138>)
    a1ac:	3204      	adds	r2, #4
    a1ae:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    a1b0:	4925      	ldr	r1, [pc, #148]	; (a248 <LORAREG_InitGetAttrFnPtrsJP+0x13c>)
    a1b2:	3204      	adds	r2, #4
    a1b4:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    a1b6:	4925      	ldr	r1, [pc, #148]	; (a24c <LORAREG_InitGetAttrFnPtrsJP+0x140>)
    a1b8:	3208      	adds	r2, #8
    a1ba:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    a1bc:	4924      	ldr	r1, [pc, #144]	; (a250 <LORAREG_InitGetAttrFnPtrsJP+0x144>)
    a1be:	3204      	adds	r2, #4
    a1c0:	5099      	str	r1, [r3, r2]
}
    a1c2:	4770      	bx	lr
    a1c4:	20000b9c 	.word	0x20000b9c
    a1c8:	00007d09 	.word	0x00007d09
    a1cc:	00009351 	.word	0x00009351
    a1d0:	00009391 	.word	0x00009391
    a1d4:	000092ed 	.word	0x000092ed
    a1d8:	000069c9 	.word	0x000069c9
    a1dc:	000069d9 	.word	0x000069d9
    a1e0:	000069f5 	.word	0x000069f5
    a1e4:	00006a05 	.word	0x00006a05
    a1e8:	00007871 	.word	0x00007871
    a1ec:	00006a15 	.word	0x00006a15
    a1f0:	00006a25 	.word	0x00006a25
    a1f4:	00007ad1 	.word	0x00007ad1
    a1f8:	00006d35 	.word	0x00006d35
    a1fc:	00006a75 	.word	0x00006a75
    a200:	00007c15 	.word	0x00007c15
    a204:	000075f9 	.word	0x000075f9
    a208:	00009405 	.word	0x00009405
    a20c:	0000943d 	.word	0x0000943d
    a210:	00009475 	.word	0x00009475
    a214:	00006ad5 	.word	0x00006ad5
    a218:	00006adf 	.word	0x00006adf
    a21c:	00006ae9 	.word	0x00006ae9
    a220:	00006af5 	.word	0x00006af5
    a224:	00006b01 	.word	0x00006b01
    a228:	00006b0b 	.word	0x00006b0b
    a22c:	00006b13 	.word	0x00006b13
    a230:	00006b1b 	.word	0x00006b1b
    a234:	000094e5 	.word	0x000094e5
    a238:	00008461 	.word	0x00008461
    a23c:	00006b45 	.word	0x00006b45
    a240:	00006b55 	.word	0x00006b55
    a244:	00007dd9 	.word	0x00007dd9
    a248:	00007889 	.word	0x00007889
    a24c:	00006b25 	.word	0x00006b25
    a250:	00006b35 	.word	0x00006b35

0000a254 <LORAREG_InitGetAttrFnPtrsKR>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT2;
    a254:	4b2d      	ldr	r3, [pc, #180]	; (a30c <LORAREG_InitGetAttrFnPtrsKR+0xb8>)
    a256:	4a2e      	ldr	r2, [pc, #184]	; (a310 <LORAREG_InitGetAttrFnPtrsKR+0xbc>)
    a258:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    a25a:	4a2e      	ldr	r2, [pc, #184]	; (a314 <LORAREG_InitGetAttrFnPtrsKR+0xc0>)
    a25c:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    a25e:	4a2e      	ldr	r2, [pc, #184]	; (a318 <LORAREG_InitGetAttrFnPtrsKR+0xc4>)
    a260:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT2;
    a262:	4a2e      	ldr	r2, [pc, #184]	; (a31c <LORAREG_InitGetAttrFnPtrsKR+0xc8>)
    a264:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    a266:	4a2e      	ldr	r2, [pc, #184]	; (a320 <LORAREG_InitGetAttrFnPtrsKR+0xcc>)
    a268:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    a26a:	4a2e      	ldr	r2, [pc, #184]	; (a324 <LORAREG_InitGetAttrFnPtrsKR+0xd0>)
    a26c:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    a26e:	4a2e      	ldr	r2, [pc, #184]	; (a328 <LORAREG_InitGetAttrFnPtrsKR+0xd4>)
    a270:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    a272:	4a2e      	ldr	r2, [pc, #184]	; (a32c <LORAREG_InitGetAttrFnPtrsKR+0xd8>)
    a274:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    a276:	4a2e      	ldr	r2, [pc, #184]	; (a330 <LORAREG_InitGetAttrFnPtrsKR+0xdc>)
    a278:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    a27a:	4a2e      	ldr	r2, [pc, #184]	; (a334 <LORAREG_InitGetAttrFnPtrsKR+0xe0>)
    a27c:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    a27e:	4a2e      	ldr	r2, [pc, #184]	; (a338 <LORAREG_InitGetAttrFnPtrsKR+0xe4>)
    a280:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    a282:	4a2e      	ldr	r2, [pc, #184]	; (a33c <LORAREG_InitGetAttrFnPtrsKR+0xe8>)
    a284:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    a286:	4a2e      	ldr	r2, [pc, #184]	; (a340 <LORAREG_InitGetAttrFnPtrsKR+0xec>)
    a288:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    a28a:	4a2e      	ldr	r2, [pc, #184]	; (a344 <LORAREG_InitGetAttrFnPtrsKR+0xf0>)
    a28c:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType2;
    a28e:	4a2e      	ldr	r2, [pc, #184]	; (a348 <LORAREG_InitGetAttrFnPtrsKR+0xf4>)
    a290:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER]=LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    a292:	492e      	ldr	r1, [pc, #184]	; (a34c <LORAREG_InitGetAttrFnPtrsKR+0xf8>)
    a294:	2280      	movs	r2, #128	; 0x80
    a296:	5099      	str	r1, [r3, r2]
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    a298:	492d      	ldr	r1, [pc, #180]	; (a350 <LORAREG_InitGetAttrFnPtrsKR+0xfc>)
    a29a:	320c      	adds	r2, #12
    a29c:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    a29e:	492d      	ldr	r1, [pc, #180]	; (a354 <LORAREG_InitGetAttrFnPtrsKR+0x100>)
    a2a0:	3204      	adds	r2, #4
    a2a2:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    a2a4:	492c      	ldr	r1, [pc, #176]	; (a358 <LORAREG_InitGetAttrFnPtrsKR+0x104>)
    a2a6:	3204      	adds	r2, #4
    a2a8:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    a2aa:	492c      	ldr	r1, [pc, #176]	; (a35c <LORAREG_InitGetAttrFnPtrsKR+0x108>)
    a2ac:	3208      	adds	r2, #8
    a2ae:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    a2b0:	492b      	ldr	r1, [pc, #172]	; (a360 <LORAREG_InitGetAttrFnPtrsKR+0x10c>)
    a2b2:	3204      	adds	r2, #4
    a2b4:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    a2b6:	492b      	ldr	r1, [pc, #172]	; (a364 <LORAREG_InitGetAttrFnPtrsKR+0x110>)
    a2b8:	3204      	adds	r2, #4
    a2ba:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    a2bc:	492a      	ldr	r1, [pc, #168]	; (a368 <LORAREG_InitGetAttrFnPtrsKR+0x114>)
    a2be:	3204      	adds	r2, #4
    a2c0:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    a2c2:	492a      	ldr	r1, [pc, #168]	; (a36c <LORAREG_InitGetAttrFnPtrsKR+0x118>)
    a2c4:	3204      	adds	r2, #4
    a2c6:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    a2c8:	4929      	ldr	r1, [pc, #164]	; (a370 <LORAREG_InitGetAttrFnPtrsKR+0x11c>)
    a2ca:	3204      	adds	r2, #4
    a2cc:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    a2ce:	4929      	ldr	r1, [pc, #164]	; (a374 <LORAREG_InitGetAttrFnPtrsKR+0x120>)
    a2d0:	3204      	adds	r2, #4
    a2d2:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    a2d4:	4928      	ldr	r1, [pc, #160]	; (a378 <LORAREG_InitGetAttrFnPtrsKR+0x124>)
    a2d6:	3204      	adds	r2, #4
    a2d8:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    a2da:	4928      	ldr	r1, [pc, #160]	; (a37c <LORAREG_InitGetAttrFnPtrsKR+0x128>)
    a2dc:	3204      	adds	r2, #4
    a2de:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    a2e0:	4927      	ldr	r1, [pc, #156]	; (a380 <LORAREG_InitGetAttrFnPtrsKR+0x12c>)
    a2e2:	3204      	adds	r2, #4
    a2e4:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    a2e6:	4927      	ldr	r1, [pc, #156]	; (a384 <LORAREG_InitGetAttrFnPtrsKR+0x130>)
    a2e8:	3204      	adds	r2, #4
    a2ea:	5099      	str	r1, [r3, r2]
    pGetAttr[DEFAULT_LBT_PARAMS] = LORAREG_GetAttr_DefLBTParams;
    a2ec:	4926      	ldr	r1, [pc, #152]	; (a388 <LORAREG_InitGetAttrFnPtrsKR+0x134>)
    a2ee:	3204      	adds	r2, #4
    a2f0:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_LBT_CHANNEL_PAUSE_TIMER] = LORAREG_GetAttr_minLBTChPauseTimer;
    a2f2:	4926      	ldr	r1, [pc, #152]	; (a38c <LORAREG_InitGetAttrFnPtrsKR+0x138>)
    a2f4:	3204      	adds	r2, #4
    a2f6:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    a2f8:	4925      	ldr	r1, [pc, #148]	; (a390 <LORAREG_InitGetAttrFnPtrsKR+0x13c>)
    a2fa:	3204      	adds	r2, #4
    a2fc:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    a2fe:	4925      	ldr	r1, [pc, #148]	; (a394 <LORAREG_InitGetAttrFnPtrsKR+0x140>)
    a300:	3208      	adds	r2, #8
    a302:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    a304:	4924      	ldr	r1, [pc, #144]	; (a398 <LORAREG_InitGetAttrFnPtrsKR+0x144>)
    a306:	3204      	adds	r2, #4
    a308:	5099      	str	r1, [r3, r2]
}
    a30a:	4770      	bx	lr
    a30c:	20000b9c 	.word	0x20000b9c
    a310:	00007bcd 	.word	0x00007bcd
    a314:	00009351 	.word	0x00009351
    a318:	00009391 	.word	0x00009391
    a31c:	000093cd 	.word	0x000093cd
    a320:	000069c9 	.word	0x000069c9
    a324:	000069d9 	.word	0x000069d9
    a328:	000069f5 	.word	0x000069f5
    a32c:	00006a05 	.word	0x00006a05
    a330:	00007871 	.word	0x00007871
    a334:	00006a15 	.word	0x00006a15
    a338:	00006a25 	.word	0x00006a25
    a33c:	00007ad1 	.word	0x00007ad1
    a340:	00006d35 	.word	0x00006d35
    a344:	00006a75 	.word	0x00006a75
    a348:	00007a65 	.word	0x00007a65
    a34c:	000075f9 	.word	0x000075f9
    a350:	00009405 	.word	0x00009405
    a354:	0000943d 	.word	0x0000943d
    a358:	00009475 	.word	0x00009475
    a35c:	00006ad5 	.word	0x00006ad5
    a360:	00006adf 	.word	0x00006adf
    a364:	00006ae9 	.word	0x00006ae9
    a368:	00006af5 	.word	0x00006af5
    a36c:	00006b01 	.word	0x00006b01
    a370:	00006b0b 	.word	0x00006b0b
    a374:	00006b13 	.word	0x00006b13
    a378:	00006b1b 	.word	0x00006b1b
    a37c:	000094e5 	.word	0x000094e5
    a380:	00008461 	.word	0x00008461
    a384:	00006b45 	.word	0x00006b45
    a388:	00006b55 	.word	0x00006b55
    a38c:	00007dd9 	.word	0x00007dd9
    a390:	00007889 	.word	0x00007889
    a394:	00006b25 	.word	0x00006b25
    a398:	00006b35 	.word	0x00006b35

0000a39c <LORAREG_InitValidateAttrFnPtrsNA>:
    pValidateAttr[RX_FREQUENCY] = ValidateRxFreqT1;
    a39c:	4b0d      	ldr	r3, [pc, #52]	; (a3d4 <LORAREG_InitValidateAttrFnPtrsNA+0x38>)
    a39e:	4a0e      	ldr	r2, [pc, #56]	; (a3d8 <LORAREG_InitValidateAttrFnPtrsNA+0x3c>)
    a3a0:	605a      	str	r2, [r3, #4]
    pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT1;
    a3a2:	4a0e      	ldr	r2, [pc, #56]	; (a3dc <LORAREG_InitValidateAttrFnPtrsNA+0x40>)
    a3a4:	609a      	str	r2, [r3, #8]
    pValidateAttr[RX_DATARATE] = ValidateDataRateRxT1;
    a3a6:	4a0e      	ldr	r2, [pc, #56]	; (a3e0 <LORAREG_InitValidateAttrFnPtrsNA+0x44>)
    a3a8:	63da      	str	r2, [r3, #60]	; 0x3c
    pValidateAttr[TX_DATARATE] = ValidateDataRateTxT1;
    a3aa:	490e      	ldr	r1, [pc, #56]	; (a3e4 <LORAREG_InitValidateAttrFnPtrsNA+0x48>)
    a3ac:	6419      	str	r1, [r3, #64]	; 0x40
    pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    a3ae:	490e      	ldr	r1, [pc, #56]	; (a3e8 <LORAREG_InitValidateAttrFnPtrsNA+0x4c>)
    a3b0:	6459      	str	r1, [r3, #68]	; 0x44
    pValidateAttr[DATA_RANGE] = ValidateDataRange;
    a3b2:	490e      	ldr	r1, [pc, #56]	; (a3ec <LORAREG_InitValidateAttrFnPtrsNA+0x50>)
    a3b4:	6499      	str	r1, [r3, #72]	; 0x48
    pValidateAttr[CHANNEL_ID] = ValidateChannelId;
    a3b6:	490e      	ldr	r1, [pc, #56]	; (a3f0 <LORAREG_InitValidateAttrFnPtrsNA+0x54>)
    a3b8:	6559      	str	r1, [r3, #84]	; 0x54
    pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT1;
    a3ba:	65da      	str	r2, [r3, #92]	; 0x5c
    pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    a3bc:	4a0d      	ldr	r2, [pc, #52]	; (a3f4 <LORAREG_InitValidateAttrFnPtrsNA+0x58>)
    a3be:	661a      	str	r2, [r3, #96]	; 0x60
    pValidateAttr[CHANNEL_MASK] = ValidateChannelMask;
    a3c0:	4a0d      	ldr	r2, [pc, #52]	; (a3f8 <LORAREG_InitValidateAttrFnPtrsNA+0x5c>)
    a3c2:	669a      	str	r2, [r3, #104]	; 0x68
    pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntl;
    a3c4:	4a0d      	ldr	r2, [pc, #52]	; (a3fc <LORAREG_InitValidateAttrFnPtrsNA+0x60>)
    a3c6:	66da      	str	r2, [r3, #108]	; 0x6c
    pValidateAttr[TX_PWR] = ValidateTxPower;
    a3c8:	4a0d      	ldr	r2, [pc, #52]	; (a400 <LORAREG_InitValidateAttrFnPtrsNA+0x64>)
    a3ca:	675a      	str	r2, [r3, #116]	; 0x74
    pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntl;
    a3cc:	490d      	ldr	r1, [pc, #52]	; (a404 <LORAREG_InitValidateAttrFnPtrsNA+0x68>)
    a3ce:	22e0      	movs	r2, #224	; 0xe0
    a3d0:	5099      	str	r1, [r3, r2]
}
    a3d2:	4770      	bx	lr
    a3d4:	20000d7c 	.word	0x20000d7c
    a3d8:	00006f0d 	.word	0x00006f0d
    a3dc:	0000987d 	.word	0x0000987d
    a3e0:	00006c59 	.word	0x00006c59
    a3e4:	00006c15 	.word	0x00006c15
    a3e8:	00006eb1 	.word	0x00006eb1
    a3ec:	000095d9 	.word	0x000095d9
    a3f0:	00006ca9 	.word	0x00006ca9
    a3f4:	00006f41 	.word	0x00006f41
    a3f8:	00006dd9 	.word	0x00006dd9
    a3fc:	00006dad 	.word	0x00006dad
    a400:	00006dc1 	.word	0x00006dc1
    a404:	000094ad 	.word	0x000094ad

0000a408 <LORAREG_InitValidateAttrFnPtrsEU>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreq;
    a408:	4b0d      	ldr	r3, [pc, #52]	; (a440 <LORAREG_InitValidateAttrFnPtrsEU+0x38>)
    a40a:	4a0e      	ldr	r2, [pc, #56]	; (a444 <LORAREG_InitValidateAttrFnPtrsEU+0x3c>)
    a40c:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    a40e:	4a0e      	ldr	r2, [pc, #56]	; (a448 <LORAREG_InitValidateAttrFnPtrsEU+0x40>)
    a410:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRate;
    a412:	4a0e      	ldr	r2, [pc, #56]	; (a44c <LORAREG_InitValidateAttrFnPtrsEU+0x44>)
    a414:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRate;
    a416:	641a      	str	r2, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    a418:	490d      	ldr	r1, [pc, #52]	; (a450 <LORAREG_InitValidateAttrFnPtrsEU+0x48>)
    a41a:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    a41c:	490d      	ldr	r1, [pc, #52]	; (a454 <LORAREG_InitValidateAttrFnPtrsEU+0x4c>)
    a41e:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    a420:	490d      	ldr	r1, [pc, #52]	; (a458 <LORAREG_InitValidateAttrFnPtrsEU+0x50>)
    a422:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRate;
    a424:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    a426:	4a0d      	ldr	r2, [pc, #52]	; (a45c <LORAREG_InitValidateAttrFnPtrsEU+0x54>)
    a428:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    a42a:	4a0d      	ldr	r2, [pc, #52]	; (a460 <LORAREG_InitValidateAttrFnPtrsEU+0x58>)
    a42c:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    a42e:	4a0d      	ldr	r2, [pc, #52]	; (a464 <LORAREG_InitValidateAttrFnPtrsEU+0x5c>)
    a430:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    a432:	4a0d      	ldr	r2, [pc, #52]	; (a468 <LORAREG_InitValidateAttrFnPtrsEU+0x60>)
    a434:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    a436:	490d      	ldr	r1, [pc, #52]	; (a46c <LORAREG_InitValidateAttrFnPtrsEU+0x64>)
    a438:	22e0      	movs	r2, #224	; 0xe0
    a43a:	5099      	str	r1, [r3, r2]
}
    a43c:	4770      	bx	lr
    a43e:	46c0      	nop			; (mov r8, r8)
    a440:	20000d7c 	.word	0x20000d7c
    a444:	00006fc9 	.word	0x00006fc9
    a448:	00007ea9 	.word	0x00007ea9
    a44c:	00006e99 	.word	0x00006e99
    a450:	00006eb1 	.word	0x00006eb1
    a454:	000091fd 	.word	0x000091fd
    a458:	00006cc1 	.word	0x00006cc1
    a45c:	00006f41 	.word	0x00006f41
    a460:	00006ddd 	.word	0x00006ddd
    a464:	00006e31 	.word	0x00006e31
    a468:	00006dc1 	.word	0x00006dc1
    a46c:	00006e45 	.word	0x00006e45

0000a470 <LORAREG_InitValidateAttrFnPtrsAS>:
	pValidateAttr[RX_FREQUENCY] = ValidateFrequencyAS;
    a470:	4b0d      	ldr	r3, [pc, #52]	; (a4a8 <LORAREG_InitValidateAttrFnPtrsAS+0x38>)
    a472:	4a0e      	ldr	r2, [pc, #56]	; (a4ac <LORAREG_InitValidateAttrFnPtrsAS+0x3c>)
    a474:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    a476:	4a0e      	ldr	r2, [pc, #56]	; (a4b0 <LORAREG_InitValidateAttrFnPtrsAS+0x40>)
    a478:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRateRxT2;
    a47a:	4a0e      	ldr	r2, [pc, #56]	; (a4b4 <LORAREG_InitValidateAttrFnPtrsAS+0x44>)
    a47c:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRateTxT2;
    a47e:	490e      	ldr	r1, [pc, #56]	; (a4b8 <LORAREG_InitValidateAttrFnPtrsAS+0x48>)
    a480:	6419      	str	r1, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    a482:	490e      	ldr	r1, [pc, #56]	; (a4bc <LORAREG_InitValidateAttrFnPtrsAS+0x4c>)
    a484:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    a486:	490e      	ldr	r1, [pc, #56]	; (a4c0 <LORAREG_InitValidateAttrFnPtrsAS+0x50>)
    a488:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    a48a:	490e      	ldr	r1, [pc, #56]	; (a4c4 <LORAREG_InitValidateAttrFnPtrsAS+0x54>)
    a48c:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT2;
    a48e:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    a490:	4a0d      	ldr	r2, [pc, #52]	; (a4c8 <LORAREG_InitValidateAttrFnPtrsAS+0x58>)
    a492:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    a494:	4a0d      	ldr	r2, [pc, #52]	; (a4cc <LORAREG_InitValidateAttrFnPtrsAS+0x5c>)
    a496:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    a498:	4a0d      	ldr	r2, [pc, #52]	; (a4d0 <LORAREG_InitValidateAttrFnPtrsAS+0x60>)
    a49a:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    a49c:	4a0d      	ldr	r2, [pc, #52]	; (a4d4 <LORAREG_InitValidateAttrFnPtrsAS+0x64>)
    a49e:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    a4a0:	490d      	ldr	r1, [pc, #52]	; (a4d8 <LORAREG_InitValidateAttrFnPtrsAS+0x68>)
    a4a2:	22e0      	movs	r2, #224	; 0xe0
    a4a4:	5099      	str	r1, [r3, r2]
}
    a4a6:	4770      	bx	lr
    a4a8:	20000d7c 	.word	0x20000d7c
    a4ac:	00006fe5 	.word	0x00006fe5
    a4b0:	00007ea9 	.word	0x00007ea9
    a4b4:	00006c7d 	.word	0x00006c7d
    a4b8:	00006c2d 	.word	0x00006c2d
    a4bc:	00006eb1 	.word	0x00006eb1
    a4c0:	000091fd 	.word	0x000091fd
    a4c4:	00006cc1 	.word	0x00006cc1
    a4c8:	00006f41 	.word	0x00006f41
    a4cc:	00006ddd 	.word	0x00006ddd
    a4d0:	00006e31 	.word	0x00006e31
    a4d4:	00006dc1 	.word	0x00006dc1
    a4d8:	00006e45 	.word	0x00006e45

0000a4dc <LORAREG_InitValidateAttrFnPtrsAU>:
	pValidateAttr[RX_FREQUENCY] = ValidateRxFreqT1;
    a4dc:	4b0d      	ldr	r3, [pc, #52]	; (a514 <LORAREG_InitValidateAttrFnPtrsAU+0x38>)
    a4de:	4a0e      	ldr	r2, [pc, #56]	; (a518 <LORAREG_InitValidateAttrFnPtrsAU+0x3c>)
    a4e0:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT1;
    a4e2:	4a0e      	ldr	r2, [pc, #56]	; (a51c <LORAREG_InitValidateAttrFnPtrsAU+0x40>)
    a4e4:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRateRxT1;
    a4e6:	4a0e      	ldr	r2, [pc, #56]	; (a520 <LORAREG_InitValidateAttrFnPtrsAU+0x44>)
    a4e8:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRateTxT1;
    a4ea:	490e      	ldr	r1, [pc, #56]	; (a524 <LORAREG_InitValidateAttrFnPtrsAU+0x48>)
    a4ec:	6419      	str	r1, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    a4ee:	490e      	ldr	r1, [pc, #56]	; (a528 <LORAREG_InitValidateAttrFnPtrsAU+0x4c>)
    a4f0:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRange;
    a4f2:	490e      	ldr	r1, [pc, #56]	; (a52c <LORAREG_InitValidateAttrFnPtrsAU+0x50>)
    a4f4:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelId;
    a4f6:	490e      	ldr	r1, [pc, #56]	; (a530 <LORAREG_InitValidateAttrFnPtrsAU+0x54>)
    a4f8:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT1;
    a4fa:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    a4fc:	4a0d      	ldr	r2, [pc, #52]	; (a534 <LORAREG_InitValidateAttrFnPtrsAU+0x58>)
    a4fe:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMask;
    a500:	4a0d      	ldr	r2, [pc, #52]	; (a538 <LORAREG_InitValidateAttrFnPtrsAU+0x5c>)
    a502:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntl;
    a504:	4a0d      	ldr	r2, [pc, #52]	; (a53c <LORAREG_InitValidateAttrFnPtrsAU+0x60>)
    a506:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    a508:	4a0d      	ldr	r2, [pc, #52]	; (a540 <LORAREG_InitValidateAttrFnPtrsAU+0x64>)
    a50a:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntl;
    a50c:	490d      	ldr	r1, [pc, #52]	; (a544 <LORAREG_InitValidateAttrFnPtrsAU+0x68>)
    a50e:	22e0      	movs	r2, #224	; 0xe0
    a510:	5099      	str	r1, [r3, r2]
}
    a512:	4770      	bx	lr
    a514:	20000d7c 	.word	0x20000d7c
    a518:	00006f0d 	.word	0x00006f0d
    a51c:	0000987d 	.word	0x0000987d
    a520:	00006c59 	.word	0x00006c59
    a524:	00006c15 	.word	0x00006c15
    a528:	00006eb1 	.word	0x00006eb1
    a52c:	000095d9 	.word	0x000095d9
    a530:	00006ca9 	.word	0x00006ca9
    a534:	00006f41 	.word	0x00006f41
    a538:	00006dd9 	.word	0x00006dd9
    a53c:	00006dad 	.word	0x00006dad
    a540:	00006dc1 	.word	0x00006dc1
    a544:	000094ad 	.word	0x000094ad

0000a548 <LORAREG_InitValidateAttrFnPtrsIN>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreqIN;
    a548:	4b0d      	ldr	r3, [pc, #52]	; (a580 <LORAREG_InitValidateAttrFnPtrsIN+0x38>)
    a54a:	4a0e      	ldr	r2, [pc, #56]	; (a584 <LORAREG_InitValidateAttrFnPtrsIN+0x3c>)
    a54c:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    a54e:	4a0e      	ldr	r2, [pc, #56]	; (a588 <LORAREG_InitValidateAttrFnPtrsIN+0x40>)
    a550:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRate;
    a552:	4a0e      	ldr	r2, [pc, #56]	; (a58c <LORAREG_InitValidateAttrFnPtrsIN+0x44>)
    a554:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRate;
    a556:	641a      	str	r2, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    a558:	490d      	ldr	r1, [pc, #52]	; (a590 <LORAREG_InitValidateAttrFnPtrsIN+0x48>)
    a55a:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    a55c:	490d      	ldr	r1, [pc, #52]	; (a594 <LORAREG_InitValidateAttrFnPtrsIN+0x4c>)
    a55e:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    a560:	490d      	ldr	r1, [pc, #52]	; (a598 <LORAREG_InitValidateAttrFnPtrsIN+0x50>)
    a562:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRate;
    a564:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    a566:	4a0d      	ldr	r2, [pc, #52]	; (a59c <LORAREG_InitValidateAttrFnPtrsIN+0x54>)
    a568:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    a56a:	4a0d      	ldr	r2, [pc, #52]	; (a5a0 <LORAREG_InitValidateAttrFnPtrsIN+0x58>)
    a56c:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    a56e:	4a0d      	ldr	r2, [pc, #52]	; (a5a4 <LORAREG_InitValidateAttrFnPtrsIN+0x5c>)
    a570:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    a572:	4a0d      	ldr	r2, [pc, #52]	; (a5a8 <LORAREG_InitValidateAttrFnPtrsIN+0x60>)
    a574:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    a576:	490d      	ldr	r1, [pc, #52]	; (a5ac <LORAREG_InitValidateAttrFnPtrsIN+0x64>)
    a578:	22e0      	movs	r2, #224	; 0xe0
    a57a:	5099      	str	r1, [r3, r2]
}
    a57c:	4770      	bx	lr
    a57e:	46c0      	nop			; (mov r8, r8)
    a580:	20000d7c 	.word	0x20000d7c
    a584:	00007ecd 	.word	0x00007ecd
    a588:	00007ea9 	.word	0x00007ea9
    a58c:	00006e99 	.word	0x00006e99
    a590:	00006eb1 	.word	0x00006eb1
    a594:	000091fd 	.word	0x000091fd
    a598:	00006cc1 	.word	0x00006cc1
    a59c:	00006f41 	.word	0x00006f41
    a5a0:	00006ddd 	.word	0x00006ddd
    a5a4:	00006e31 	.word	0x00006e31
    a5a8:	00006dc1 	.word	0x00006dc1
    a5ac:	00006e45 	.word	0x00006e45

0000a5b0 <LORAREG_InitValidateAttrFnPtrsJP>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreqJP;
    a5b0:	4b0d      	ldr	r3, [pc, #52]	; (a5e8 <LORAREG_InitValidateAttrFnPtrsJP+0x38>)
    a5b2:	4a0e      	ldr	r2, [pc, #56]	; (a5ec <LORAREG_InitValidateAttrFnPtrsJP+0x3c>)
    a5b4:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    a5b6:	4a0e      	ldr	r2, [pc, #56]	; (a5f0 <LORAREG_InitValidateAttrFnPtrsJP+0x40>)
    a5b8:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRateRxT2;
    a5ba:	4a0e      	ldr	r2, [pc, #56]	; (a5f4 <LORAREG_InitValidateAttrFnPtrsJP+0x44>)
    a5bc:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRateTxT2;
    a5be:	490e      	ldr	r1, [pc, #56]	; (a5f8 <LORAREG_InitValidateAttrFnPtrsJP+0x48>)
    a5c0:	6419      	str	r1, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    a5c2:	490e      	ldr	r1, [pc, #56]	; (a5fc <LORAREG_InitValidateAttrFnPtrsJP+0x4c>)
    a5c4:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    a5c6:	490e      	ldr	r1, [pc, #56]	; (a600 <LORAREG_InitValidateAttrFnPtrsJP+0x50>)
    a5c8:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    a5ca:	490e      	ldr	r1, [pc, #56]	; (a604 <LORAREG_InitValidateAttrFnPtrsJP+0x54>)
    a5cc:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT2;
    a5ce:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    a5d0:	4a0d      	ldr	r2, [pc, #52]	; (a608 <LORAREG_InitValidateAttrFnPtrsJP+0x58>)
    a5d2:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    a5d4:	4a0d      	ldr	r2, [pc, #52]	; (a60c <LORAREG_InitValidateAttrFnPtrsJP+0x5c>)
    a5d6:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    a5d8:	4a0d      	ldr	r2, [pc, #52]	; (a610 <LORAREG_InitValidateAttrFnPtrsJP+0x60>)
    a5da:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    a5dc:	4a0d      	ldr	r2, [pc, #52]	; (a614 <LORAREG_InitValidateAttrFnPtrsJP+0x64>)
    a5de:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    a5e0:	490d      	ldr	r1, [pc, #52]	; (a618 <LORAREG_InitValidateAttrFnPtrsJP+0x68>)
    a5e2:	22e0      	movs	r2, #224	; 0xe0
    a5e4:	5099      	str	r1, [r3, r2]
}
    a5e6:	4770      	bx	lr
    a5e8:	20000d7c 	.word	0x20000d7c
    a5ec:	00007efd 	.word	0x00007efd
    a5f0:	00007ea9 	.word	0x00007ea9
    a5f4:	00006c7d 	.word	0x00006c7d
    a5f8:	00006c2d 	.word	0x00006c2d
    a5fc:	00006eb1 	.word	0x00006eb1
    a600:	000091fd 	.word	0x000091fd
    a604:	00006cc1 	.word	0x00006cc1
    a608:	00006f41 	.word	0x00006f41
    a60c:	00006ddd 	.word	0x00006ddd
    a610:	00006e31 	.word	0x00006e31
    a614:	00006dc1 	.word	0x00006dc1
    a618:	00006e45 	.word	0x00006e45

0000a61c <LORAREG_InitValidateAttrFnPtrsKR>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreqKR;
    a61c:	4b0d      	ldr	r3, [pc, #52]	; (a654 <LORAREG_InitValidateAttrFnPtrsKR+0x38>)
    a61e:	4a0e      	ldr	r2, [pc, #56]	; (a658 <LORAREG_InitValidateAttrFnPtrsKR+0x3c>)
    a620:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    a622:	4a0e      	ldr	r2, [pc, #56]	; (a65c <LORAREG_InitValidateAttrFnPtrsKR+0x40>)
    a624:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRate;
    a626:	4a0e      	ldr	r2, [pc, #56]	; (a660 <LORAREG_InitValidateAttrFnPtrsKR+0x44>)
    a628:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRate;
    a62a:	641a      	str	r2, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    a62c:	490d      	ldr	r1, [pc, #52]	; (a664 <LORAREG_InitValidateAttrFnPtrsKR+0x48>)
    a62e:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    a630:	490d      	ldr	r1, [pc, #52]	; (a668 <LORAREG_InitValidateAttrFnPtrsKR+0x4c>)
    a632:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    a634:	490d      	ldr	r1, [pc, #52]	; (a66c <LORAREG_InitValidateAttrFnPtrsKR+0x50>)
    a636:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRate;
    a638:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    a63a:	4a0d      	ldr	r2, [pc, #52]	; (a670 <LORAREG_InitValidateAttrFnPtrsKR+0x54>)
    a63c:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    a63e:	4a0d      	ldr	r2, [pc, #52]	; (a674 <LORAREG_InitValidateAttrFnPtrsKR+0x58>)
    a640:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    a642:	4a0d      	ldr	r2, [pc, #52]	; (a678 <LORAREG_InitValidateAttrFnPtrsKR+0x5c>)
    a644:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    a646:	4a0d      	ldr	r2, [pc, #52]	; (a67c <LORAREG_InitValidateAttrFnPtrsKR+0x60>)
    a648:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    a64a:	490d      	ldr	r1, [pc, #52]	; (a680 <LORAREG_InitValidateAttrFnPtrsKR+0x64>)
    a64c:	22e0      	movs	r2, #224	; 0xe0
    a64e:	5099      	str	r1, [r3, r2]
}
    a650:	4770      	bx	lr
    a652:	46c0      	nop			; (mov r8, r8)
    a654:	20000d7c 	.word	0x20000d7c
    a658:	00007f2d 	.word	0x00007f2d
    a65c:	00007ea9 	.word	0x00007ea9
    a660:	00006e99 	.word	0x00006e99
    a664:	00006eb1 	.word	0x00006eb1
    a668:	000091fd 	.word	0x000091fd
    a66c:	00006cc1 	.word	0x00006cc1
    a670:	00006f41 	.word	0x00006f41
    a674:	00006ddd 	.word	0x00006ddd
    a678:	00006e31 	.word	0x00006e31
    a67c:	00006dc1 	.word	0x00006dc1
    a680:	00006e45 	.word	0x00006e45

0000a684 <LORAREG_InitSetAttrFnPtrsNA>:
	pSetAttr[DATA_RANGE] = setDataRange;
    a684:	4b0b      	ldr	r3, [pc, #44]	; (a6b4 <LORAREG_InitSetAttrFnPtrsNA+0x30>)
    a686:	4a0c      	ldr	r2, [pc, #48]	; (a6b8 <LORAREG_InitSetAttrFnPtrsNA+0x34>)
    a688:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatus;
    a68a:	4a0c      	ldr	r2, [pc, #48]	; (a6bc <LORAREG_InitSetAttrFnPtrsNA+0x38>)
    a68c:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[NEW_CHANNELS] = setNewChannelsT1;
    a68e:	4a0c      	ldr	r2, [pc, #48]	; (a6c0 <LORAREG_InitSetAttrFnPtrsNA+0x3c>)
    a690:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[REG_JOIN_SUCCESS] = setJoinSuccess;
    a692:	490c      	ldr	r1, [pc, #48]	; (a6c4 <LORAREG_InitSetAttrFnPtrsNA+0x40>)
    a694:	22e8      	movs	r2, #232	; 0xe8
    a696:	5099      	str	r1, [r3, r2]
	pSetAttr[REG_JOIN_ENABLE_ALL] = setEnableAllChs;
    a698:	490b      	ldr	r1, [pc, #44]	; (a6c8 <LORAREG_InitSetAttrFnPtrsNA+0x44>)
    a69a:	3204      	adds	r2, #4
    a69c:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_DUTY_CYCLE_TIMER] = setJoinDutyCycleTimer;
    a69e:	490b      	ldr	r1, [pc, #44]	; (a6cc <LORAREG_InitSetAttrFnPtrsNA+0x48>)
    a6a0:	3a6c      	subs	r2, #108	; 0x6c
    a6a2:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    a6a4:	490a      	ldr	r1, [pc, #40]	; (a6d0 <LORAREG_InitSetAttrFnPtrsNA+0x4c>)
    a6a6:	3204      	adds	r2, #4
    a6a8:	5099      	str	r1, [r3, r2]
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    a6aa:	490a      	ldr	r1, [pc, #40]	; (a6d4 <LORAREG_InitSetAttrFnPtrsNA+0x50>)
    a6ac:	3260      	adds	r2, #96	; 0x60
    a6ae:	5099      	str	r1, [r3, r2]
}
    a6b0:	4770      	bx	lr
    a6b2:	46c0      	nop			; (mov r8, r8)
    a6b4:	20000c8c 	.word	0x20000c8c
    a6b8:	00009641 	.word	0x00009641
    a6bc:	000095b5 	.word	0x000095b5
    a6c0:	00007f75 	.word	0x00007f75
    a6c4:	000070a9 	.word	0x000070a9
    a6c8:	000070ad 	.word	0x000070ad
    a6cc:	000085b9 	.word	0x000085b9
    a6d0:	00008545 	.word	0x00008545
    a6d4:	0000848d 	.word	0x0000848d

0000a6d8 <LORAREG_InitSetAttrFnPtrsEU>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    a6d8:	4b0c      	ldr	r3, [pc, #48]	; (a70c <LORAREG_InitSetAttrFnPtrsEU+0x34>)
    a6da:	4a0d      	ldr	r2, [pc, #52]	; (a710 <LORAREG_InitSetAttrFnPtrsEU+0x38>)
    a6dc:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT2;
    a6de:	4a0d      	ldr	r2, [pc, #52]	; (a714 <LORAREG_InitSetAttrFnPtrsEU+0x3c>)
    a6e0:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[DUTY_CYCLE] = setDutyCycle;
    a6e2:	4a0d      	ldr	r2, [pc, #52]	; (a718 <LORAREG_InitSetAttrFnPtrsEU+0x40>)
    a6e4:	679a      	str	r2, [r3, #120]	; 0x78
	pSetAttr[DUTY_CYCLE_TIMER] = setDutyCycleTimer;
    a6e6:	4a0d      	ldr	r2, [pc, #52]	; (a71c <LORAREG_InitSetAttrFnPtrsEU+0x44>)
    a6e8:	67da      	str	r2, [r3, #124]	; 0x7c
	pSetAttr[FREQUENCY] = setFrequency;
    a6ea:	4a0d      	ldr	r2, [pc, #52]	; (a720 <LORAREG_InitSetAttrFnPtrsEU+0x48>)
    a6ec:	601a      	str	r2, [r3, #0]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    a6ee:	4a0d      	ldr	r2, [pc, #52]	; (a724 <LORAREG_InitSetAttrFnPtrsEU+0x4c>)
    a6f0:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[JOIN_DUTY_CYCLE_TIMER]= setJoinDutyCycleTimer;
    a6f2:	490d      	ldr	r1, [pc, #52]	; (a728 <LORAREG_InitSetAttrFnPtrsEU+0x50>)
    a6f4:	2280      	movs	r2, #128	; 0x80
    a6f6:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    a6f8:	490c      	ldr	r1, [pc, #48]	; (a72c <LORAREG_InitSetAttrFnPtrsEU+0x54>)
    a6fa:	3204      	adds	r2, #4
    a6fc:	5099      	str	r1, [r3, r2]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    a6fe:	490c      	ldr	r1, [pc, #48]	; (a730 <LORAREG_InitSetAttrFnPtrsEU+0x58>)
    a700:	324c      	adds	r2, #76	; 0x4c
    a702:	5099      	str	r1, [r3, r2]
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    a704:	490b      	ldr	r1, [pc, #44]	; (a734 <LORAREG_InitSetAttrFnPtrsEU+0x5c>)
    a706:	3214      	adds	r2, #20
    a708:	5099      	str	r1, [r3, r2]
}
    a70a:	4770      	bx	lr
    a70c:	20000c8c 	.word	0x20000c8c
    a710:	00009229 	.word	0x00009229
    a714:	0000742d 	.word	0x0000742d
    a718:	000081d5 	.word	0x000081d5
    a71c:	00008845 	.word	0x00008845
    a720:	000080b1 	.word	0x000080b1
    a724:	0000a95d 	.word	0x0000a95d
    a728:	000085b9 	.word	0x000085b9
    a72c:	00008545 	.word	0x00008545
    a730:	0000800d 	.word	0x0000800d
    a734:	0000848d 	.word	0x0000848d

0000a738 <LORAREG_InitSetAttrFnPtrsAS>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    a738:	4b0e      	ldr	r3, [pc, #56]	; (a774 <LORAREG_InitSetAttrFnPtrsAS+0x3c>)
    a73a:	4a0f      	ldr	r2, [pc, #60]	; (a778 <LORAREG_InitSetAttrFnPtrsAS+0x40>)
    a73c:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT3;
    a73e:	4a0f      	ldr	r2, [pc, #60]	; (a77c <LORAREG_InitSetAttrFnPtrsAS+0x44>)
    a740:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[FREQUENCY] = setFrequency;
    a742:	4a0f      	ldr	r2, [pc, #60]	; (a780 <LORAREG_InitSetAttrFnPtrsAS+0x48>)
    a744:	601a      	str	r2, [r3, #0]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    a746:	490f      	ldr	r1, [pc, #60]	; (a784 <LORAREG_InitSetAttrFnPtrsAS+0x4c>)
    a748:	22d0      	movs	r2, #208	; 0xd0
    a74a:	5099      	str	r1, [r3, r2]
    pSetAttr[NEW_CHANNELS] = setNewChannel;
    a74c:	4a0e      	ldr	r2, [pc, #56]	; (a788 <LORAREG_InitSetAttrFnPtrsAS+0x50>)
    a74e:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[JOIN_DUTY_CYCLE_TIMER] = setJoinDutyCycleTimer;
    a750:	490e      	ldr	r1, [pc, #56]	; (a78c <LORAREG_InitSetAttrFnPtrsAS+0x54>)
    a752:	2280      	movs	r2, #128	; 0x80
    a754:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    a756:	490e      	ldr	r1, [pc, #56]	; (a790 <LORAREG_InitSetAttrFnPtrsAS+0x58>)
    a758:	3204      	adds	r2, #4
    a75a:	5099      	str	r1, [r3, r2]
	pSetAttr[TX_PARAMS] = setTxParams;
    a75c:	490d      	ldr	r1, [pc, #52]	; (a794 <LORAREG_InitSetAttrFnPtrsAS+0x5c>)
    a75e:	3250      	adds	r2, #80	; 0x50
    a760:	5099      	str	r1, [r3, r2]
	pSetAttr[DUTY_CYCLE] = setDutyCycle;
    a762:	4a0d      	ldr	r2, [pc, #52]	; (a798 <LORAREG_InitSetAttrFnPtrsAS+0x60>)
    a764:	679a      	str	r2, [r3, #120]	; 0x78
	pSetAttr[DUTY_CYCLE_TIMER] = setDutyCycleTimer;
    a766:	4a0d      	ldr	r2, [pc, #52]	; (a79c <LORAREG_InitSetAttrFnPtrsAS+0x64>)
    a768:	67da      	str	r2, [r3, #124]	; 0x7c
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    a76a:	490d      	ldr	r1, [pc, #52]	; (a7a0 <LORAREG_InitSetAttrFnPtrsAS+0x68>)
    a76c:	22e4      	movs	r2, #228	; 0xe4
    a76e:	5099      	str	r1, [r3, r2]
}
    a770:	4770      	bx	lr
    a772:	46c0      	nop			; (mov r8, r8)
    a774:	20000c8c 	.word	0x20000c8c
    a778:	00009229 	.word	0x00009229
    a77c:	000075a5 	.word	0x000075a5
    a780:	000080b1 	.word	0x000080b1
    a784:	0000800d 	.word	0x0000800d
    a788:	0000a95d 	.word	0x0000a95d
    a78c:	000085b9 	.word	0x000085b9
    a790:	00008545 	.word	0x00008545
    a794:	00007075 	.word	0x00007075
    a798:	000081d5 	.word	0x000081d5
    a79c:	00008845 	.word	0x00008845
    a7a0:	0000848d 	.word	0x0000848d

0000a7a4 <LORAREG_InitSetAttrFnPtrsAU>:
	pSetAttr[DATA_RANGE] = setDataRange;
    a7a4:	4b0b      	ldr	r3, [pc, #44]	; (a7d4 <LORAREG_InitSetAttrFnPtrsAU+0x30>)
    a7a6:	4a0c      	ldr	r2, [pc, #48]	; (a7d8 <LORAREG_InitSetAttrFnPtrsAU+0x34>)
    a7a8:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatus;
    a7aa:	4a0c      	ldr	r2, [pc, #48]	; (a7dc <LORAREG_InitSetAttrFnPtrsAU+0x38>)
    a7ac:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[NEW_CHANNELS] = setNewChannelsT1;
    a7ae:	4a0c      	ldr	r2, [pc, #48]	; (a7e0 <LORAREG_InitSetAttrFnPtrsAU+0x3c>)
    a7b0:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[REG_JOIN_SUCCESS] = setJoinSuccess;
    a7b2:	490c      	ldr	r1, [pc, #48]	; (a7e4 <LORAREG_InitSetAttrFnPtrsAU+0x40>)
    a7b4:	22e8      	movs	r2, #232	; 0xe8
    a7b6:	5099      	str	r1, [r3, r2]
	pSetAttr[REG_JOIN_ENABLE_ALL] = setEnableAllChs;
    a7b8:	490b      	ldr	r1, [pc, #44]	; (a7e8 <LORAREG_InitSetAttrFnPtrsAU+0x44>)
    a7ba:	3204      	adds	r2, #4
    a7bc:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_DUTY_CYCLE_TIMER]= setJoinDutyCycleTimer;
    a7be:	490b      	ldr	r1, [pc, #44]	; (a7ec <LORAREG_InitSetAttrFnPtrsAU+0x48>)
    a7c0:	3a6c      	subs	r2, #108	; 0x6c
    a7c2:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    a7c4:	490a      	ldr	r1, [pc, #40]	; (a7f0 <LORAREG_InitSetAttrFnPtrsAU+0x4c>)
    a7c6:	3204      	adds	r2, #4
    a7c8:	5099      	str	r1, [r3, r2]
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    a7ca:	490a      	ldr	r1, [pc, #40]	; (a7f4 <LORAREG_InitSetAttrFnPtrsAU+0x50>)
    a7cc:	3260      	adds	r2, #96	; 0x60
    a7ce:	5099      	str	r1, [r3, r2]
}
    a7d0:	4770      	bx	lr
    a7d2:	46c0      	nop			; (mov r8, r8)
    a7d4:	20000c8c 	.word	0x20000c8c
    a7d8:	00009641 	.word	0x00009641
    a7dc:	000095b5 	.word	0x000095b5
    a7e0:	00007f75 	.word	0x00007f75
    a7e4:	000070a9 	.word	0x000070a9
    a7e8:	000070ad 	.word	0x000070ad
    a7ec:	000085b9 	.word	0x000085b9
    a7f0:	00008545 	.word	0x00008545
    a7f4:	0000848d 	.word	0x0000848d

0000a7f8 <LORAREG_InitSetAttrFnPtrsIN>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    a7f8:	4b0c      	ldr	r3, [pc, #48]	; (a82c <LORAREG_InitSetAttrFnPtrsIN+0x34>)
    a7fa:	4a0d      	ldr	r2, [pc, #52]	; (a830 <LORAREG_InitSetAttrFnPtrsIN+0x38>)
    a7fc:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT2;
    a7fe:	4a0d      	ldr	r2, [pc, #52]	; (a834 <LORAREG_InitSetAttrFnPtrsIN+0x3c>)
    a800:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[FREQUENCY] = setFrequency;
    a802:	4a0d      	ldr	r2, [pc, #52]	; (a838 <LORAREG_InitSetAttrFnPtrsIN+0x40>)
    a804:	601a      	str	r2, [r3, #0]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    a806:	4a0d      	ldr	r2, [pc, #52]	; (a83c <LORAREG_InitSetAttrFnPtrsIN+0x44>)
    a808:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[JOIN_DUTY_CYCLE_TIMER]= setJoinDutyCycleTimer;
    a80a:	490d      	ldr	r1, [pc, #52]	; (a840 <LORAREG_InitSetAttrFnPtrsIN+0x48>)
    a80c:	2280      	movs	r2, #128	; 0x80
    a80e:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    a810:	490c      	ldr	r1, [pc, #48]	; (a844 <LORAREG_InitSetAttrFnPtrsIN+0x4c>)
    a812:	3204      	adds	r2, #4
    a814:	5099      	str	r1, [r3, r2]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    a816:	490c      	ldr	r1, [pc, #48]	; (a848 <LORAREG_InitSetAttrFnPtrsIN+0x50>)
    a818:	324c      	adds	r2, #76	; 0x4c
    a81a:	5099      	str	r1, [r3, r2]
	pSetAttr[TX_PARAMS] = setTxParams;
    a81c:	490b      	ldr	r1, [pc, #44]	; (a84c <LORAREG_InitSetAttrFnPtrsIN+0x54>)
    a81e:	3204      	adds	r2, #4
    a820:	5099      	str	r1, [r3, r2]
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    a822:	490b      	ldr	r1, [pc, #44]	; (a850 <LORAREG_InitSetAttrFnPtrsIN+0x58>)
    a824:	3210      	adds	r2, #16
    a826:	5099      	str	r1, [r3, r2]
}
    a828:	4770      	bx	lr
    a82a:	46c0      	nop			; (mov r8, r8)
    a82c:	20000c8c 	.word	0x20000c8c
    a830:	00009229 	.word	0x00009229
    a834:	0000742d 	.word	0x0000742d
    a838:	000080b1 	.word	0x000080b1
    a83c:	0000a95d 	.word	0x0000a95d
    a840:	000085b9 	.word	0x000085b9
    a844:	00008545 	.word	0x00008545
    a848:	0000800d 	.word	0x0000800d
    a84c:	00007075 	.word	0x00007075
    a850:	0000848d 	.word	0x0000848d

0000a854 <LORAREG_InitSetAttrFnPtrsJP>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    a854:	4b0f      	ldr	r3, [pc, #60]	; (a894 <LORAREG_InitSetAttrFnPtrsJP+0x40>)
    a856:	4a10      	ldr	r2, [pc, #64]	; (a898 <LORAREG_InitSetAttrFnPtrsJP+0x44>)
    a858:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT3;
    a85a:	4a10      	ldr	r2, [pc, #64]	; (a89c <LORAREG_InitSetAttrFnPtrsJP+0x48>)
    a85c:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[LBT_TIMER] = setLBTTimer;
    a85e:	4910      	ldr	r1, [pc, #64]	; (a8a0 <LORAREG_InitSetAttrFnPtrsJP+0x4c>)
    a860:	2288      	movs	r2, #136	; 0x88
    a862:	5099      	str	r1, [r3, r2]
	pSetAttr[FREQUENCY] = setFrequency;
    a864:	4a0f      	ldr	r2, [pc, #60]	; (a8a4 <LORAREG_InitSetAttrFnPtrsJP+0x50>)
    a866:	601a      	str	r2, [r3, #0]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    a868:	490f      	ldr	r1, [pc, #60]	; (a8a8 <LORAREG_InitSetAttrFnPtrsJP+0x54>)
    a86a:	22d0      	movs	r2, #208	; 0xd0
    a86c:	5099      	str	r1, [r3, r2]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    a86e:	4a0f      	ldr	r2, [pc, #60]	; (a8ac <LORAREG_InitSetAttrFnPtrsJP+0x58>)
    a870:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[JOIN_DUTY_CYCLE_TIMER]= setJoinDutyCycleTimer;
    a872:	490f      	ldr	r1, [pc, #60]	; (a8b0 <LORAREG_InitSetAttrFnPtrsJP+0x5c>)
    a874:	2280      	movs	r2, #128	; 0x80
    a876:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    a878:	490e      	ldr	r1, [pc, #56]	; (a8b4 <LORAREG_InitSetAttrFnPtrsJP+0x60>)
    a87a:	3204      	adds	r2, #4
    a87c:	5099      	str	r1, [r3, r2]
	pSetAttr[TX_PARAMS] = setTxParams;
    a87e:	490e      	ldr	r1, [pc, #56]	; (a8b8 <LORAREG_InitSetAttrFnPtrsJP+0x64>)
    a880:	3250      	adds	r2, #80	; 0x50
    a882:	5099      	str	r1, [r3, r2]
	pSetAttr[DUTY_CYCLE] = NULL;
    a884:	2200      	movs	r2, #0
    a886:	679a      	str	r2, [r3, #120]	; 0x78
	pSetAttr[DUTY_CYCLE_TIMER] = NULL;
    a888:	67da      	str	r2, [r3, #124]	; 0x7c
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    a88a:	490c      	ldr	r1, [pc, #48]	; (a8bc <LORAREG_InitSetAttrFnPtrsJP+0x68>)
    a88c:	32e4      	adds	r2, #228	; 0xe4
    a88e:	5099      	str	r1, [r3, r2]
}
    a890:	4770      	bx	lr
    a892:	46c0      	nop			; (mov r8, r8)
    a894:	20000c8c 	.word	0x20000c8c
    a898:	00009229 	.word	0x00009229
    a89c:	000075a5 	.word	0x000075a5
    a8a0:	00008da9 	.word	0x00008da9
    a8a4:	000080b1 	.word	0x000080b1
    a8a8:	0000800d 	.word	0x0000800d
    a8ac:	0000a95d 	.word	0x0000a95d
    a8b0:	000085b9 	.word	0x000085b9
    a8b4:	00008545 	.word	0x00008545
    a8b8:	00007075 	.word	0x00007075
    a8bc:	0000848d 	.word	0x0000848d

0000a8c0 <LORAREG_InitSetAttrFnPtrsKR>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    a8c0:	4b0d      	ldr	r3, [pc, #52]	; (a8f8 <LORAREG_InitSetAttrFnPtrsKR+0x38>)
    a8c2:	4a0e      	ldr	r2, [pc, #56]	; (a8fc <LORAREG_InitSetAttrFnPtrsKR+0x3c>)
    a8c4:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT3;
    a8c6:	4a0e      	ldr	r2, [pc, #56]	; (a900 <LORAREG_InitSetAttrFnPtrsKR+0x40>)
    a8c8:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[LBT_TIMER] = setLBTTimer;
    a8ca:	490e      	ldr	r1, [pc, #56]	; (a904 <LORAREG_InitSetAttrFnPtrsKR+0x44>)
    a8cc:	2288      	movs	r2, #136	; 0x88
    a8ce:	5099      	str	r1, [r3, r2]
	pSetAttr[FREQUENCY] = setFrequency;
    a8d0:	4a0d      	ldr	r2, [pc, #52]	; (a908 <LORAREG_InitSetAttrFnPtrsKR+0x48>)
    a8d2:	601a      	str	r2, [r3, #0]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    a8d4:	490d      	ldr	r1, [pc, #52]	; (a90c <LORAREG_InitSetAttrFnPtrsKR+0x4c>)
    a8d6:	22d0      	movs	r2, #208	; 0xd0
    a8d8:	5099      	str	r1, [r3, r2]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    a8da:	4a0d      	ldr	r2, [pc, #52]	; (a910 <LORAREG_InitSetAttrFnPtrsKR+0x50>)
    a8dc:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[JOIN_DUTY_CYCLE_TIMER]= setJoinDutyCycleTimer;
    a8de:	490d      	ldr	r1, [pc, #52]	; (a914 <LORAREG_InitSetAttrFnPtrsKR+0x54>)
    a8e0:	2280      	movs	r2, #128	; 0x80
    a8e2:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    a8e4:	490c      	ldr	r1, [pc, #48]	; (a918 <LORAREG_InitSetAttrFnPtrsKR+0x58>)
    a8e6:	3204      	adds	r2, #4
    a8e8:	5099      	str	r1, [r3, r2]
	pSetAttr[TX_PARAMS] = setTxParams;
    a8ea:	490c      	ldr	r1, [pc, #48]	; (a91c <LORAREG_InitSetAttrFnPtrsKR+0x5c>)
    a8ec:	3250      	adds	r2, #80	; 0x50
    a8ee:	5099      	str	r1, [r3, r2]
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    a8f0:	490b      	ldr	r1, [pc, #44]	; (a920 <LORAREG_InitSetAttrFnPtrsKR+0x60>)
    a8f2:	3210      	adds	r2, #16
    a8f4:	5099      	str	r1, [r3, r2]
}
    a8f6:	4770      	bx	lr
    a8f8:	20000c8c 	.word	0x20000c8c
    a8fc:	00009229 	.word	0x00009229
    a900:	000075a5 	.word	0x000075a5
    a904:	00008da9 	.word	0x00008da9
    a908:	000080b1 	.word	0x000080b1
    a90c:	0000800d 	.word	0x0000800d
    a910:	0000a95d 	.word	0x0000a95d
    a914:	000085b9 	.word	0x000085b9
    a918:	00008545 	.word	0x00008545
    a91c:	00007075 	.word	0x00007075
    a920:	0000848d 	.word	0x0000848d

0000a924 <LORAREG_GetAttr>:
{
    a924:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    a926:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    a928:	283b      	cmp	r0, #59	; 0x3b
    a92a:	d901      	bls.n	a930 <LORAREG_GetAttr+0xc>
}
    a92c:	0018      	movs	r0, r3
    a92e:	bd10      	pop	{r4, pc}
	    result = pGetAttr[attrType](attrType, attrInput,attrOutput);	
    a930:	0084      	lsls	r4, r0, #2
    a932:	4b02      	ldr	r3, [pc, #8]	; (a93c <LORAREG_GetAttr+0x18>)
    a934:	58e3      	ldr	r3, [r4, r3]
    a936:	4798      	blx	r3
    a938:	0003      	movs	r3, r0
    a93a:	e7f7      	b.n	a92c <LORAREG_GetAttr+0x8>
    a93c:	20000b9c 	.word	0x20000b9c

0000a940 <LORAREG_ValidateAttr>:
{
    a940:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    a942:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    a944:	283b      	cmp	r0, #59	; 0x3b
    a946:	d901      	bls.n	a94c <LORAREG_ValidateAttr+0xc>
}
    a948:	0018      	movs	r0, r3
    a94a:	bd10      	pop	{r4, pc}
	    result = pValidateAttr[attrType](attrType, attrInput);		
    a94c:	0082      	lsls	r2, r0, #2
    a94e:	4b02      	ldr	r3, [pc, #8]	; (a958 <LORAREG_ValidateAttr+0x18>)
    a950:	58d3      	ldr	r3, [r2, r3]
    a952:	4798      	blx	r3
    a954:	0003      	movs	r3, r0
    a956:	e7f7      	b.n	a948 <LORAREG_ValidateAttr+0x8>
    a958:	20000d7c 	.word	0x20000d7c

0000a95c <setNewChannel>:
{
    a95c:	b5f0      	push	{r4, r5, r6, r7, lr}
    a95e:	46d6      	mov	lr, sl
    a960:	464f      	mov	r7, r9
    a962:	b580      	push	{r7, lr}
    a964:	b085      	sub	sp, #20
	if(((ISM_ASBAND) & (1 << RegParams.band)) != 0 || ((ISM_JPN923) == RegParams.band))
    a966:	232e      	movs	r3, #46	; 0x2e
    a968:	4a30      	ldr	r2, [pc, #192]	; (aa2c <setNewChannel+0xd0>)
    a96a:	5cd2      	ldrb	r2, [r2, r3]
    a96c:	4b30      	ldr	r3, [pc, #192]	; (aa30 <setNewChannel+0xd4>)
    a96e:	4113      	asrs	r3, r2
    a970:	07db      	lsls	r3, r3, #31
    a972:	d407      	bmi.n	a984 <setNewChannel+0x28>
    a974:	2a05      	cmp	r2, #5
    a976:	d020      	beq.n	a9ba <setNewChannel+0x5e>
	else if( ISM_KR920 == RegParams.band)
    a978:	2a04      	cmp	r2, #4
    a97a:	d020      	beq.n	a9be <setNewChannel+0x62>
	else if( ISM_IND865 == RegParams.band)
    a97c:	2a0f      	cmp	r2, #15
    a97e:	d020      	beq.n	a9c2 <setNewChannel+0x66>
		pUpdateChidStatus = UpdateChannelIdStatusT2;
    a980:	4e2c      	ldr	r6, [pc, #176]	; (aa34 <setNewChannel+0xd8>)
    a982:	e000      	b.n	a986 <setNewChannel+0x2a>
		pUpdateChidStatus = UpdateChannelIdStatusT3;
    a984:	4e2c      	ldr	r6, [pc, #176]	; (aa38 <setNewChannel+0xdc>)
	memcpy(&newCh, attrInput,sizeof(UpdateNewCh_t));
    a986:	ac03      	add	r4, sp, #12
    a988:	2204      	movs	r2, #4
    a98a:	0020      	movs	r0, r4
    a98c:	4b2b      	ldr	r3, [pc, #172]	; (aa3c <setNewChannel+0xe0>)
    a98e:	4798      	blx	r3
	valchMaskCntl.chnlMask = newCh.channelMask;
    a990:	8823      	ldrh	r3, [r4, #0]
    a992:	aa02      	add	r2, sp, #8
    a994:	8053      	strh	r3, [r2, #2]
	valchMaskCntl.chnlMaskCntl = newCh.channelMaskCntl;
    a996:	78a4      	ldrb	r4, [r4, #2]
    a998:	7014      	strb	r4, [r2, #0]
	if(LORAREG_ValidateAttr(CHMASK_CHCNTL,&valchMaskCntl) != LORAWAN_SUCCESS)
    a99a:	0011      	movs	r1, r2
    a99c:	2038      	movs	r0, #56	; 0x38
    a99e:	4b28      	ldr	r3, [pc, #160]	; (aa40 <setNewChannel+0xe4>)
    a9a0:	4798      	blx	r3
    a9a2:	0003      	movs	r3, r0
    a9a4:	9001      	str	r0, [sp, #4]
    a9a6:	2808      	cmp	r0, #8
    a9a8:	d00d      	beq.n	a9c6 <setNewChannel+0x6a>
		result = LORAWAN_INVALID_PARAMETER;
    a9aa:	230a      	movs	r3, #10
    a9ac:	9301      	str	r3, [sp, #4]
}
    a9ae:	9801      	ldr	r0, [sp, #4]
    a9b0:	b005      	add	sp, #20
    a9b2:	bc0c      	pop	{r2, r3}
    a9b4:	4691      	mov	r9, r2
    a9b6:	469a      	mov	sl, r3
    a9b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		pUpdateChidStatus = UpdateChannelIdStatusT3;
    a9ba:	4e1f      	ldr	r6, [pc, #124]	; (aa38 <setNewChannel+0xdc>)
    a9bc:	e7e3      	b.n	a986 <setNewChannel+0x2a>
		pUpdateChidStatus = UpdateChannelIdStatusT4;
    a9be:	4e21      	ldr	r6, [pc, #132]	; (aa44 <setNewChannel+0xe8>)
    a9c0:	e7e1      	b.n	a986 <setNewChannel+0x2a>
		pUpdateChidStatus = UpdateChannelIdStatus;
    a9c2:	4e21      	ldr	r6, [pc, #132]	; (aa48 <setNewChannel+0xec>)
    a9c4:	e7df      	b.n	a986 <setNewChannel+0x2a>
		if(newCh.channelMaskCntl == 6)
    a9c6:	2c06      	cmp	r4, #6
    a9c8:	d00b      	beq.n	a9e2 <setNewChannel+0x86>
		else if(newCh.channelMaskCntl == 0)
    a9ca:	2c00      	cmp	r4, #0
    a9cc:	d1ef      	bne.n	a9ae <setNewChannel+0x52>
			for(i = 0; i < RegParams.maxChannels; i++)
    a9ce:	232a      	movs	r3, #42	; 0x2a
    a9d0:	4a16      	ldr	r2, [pc, #88]	; (aa2c <setNewChannel+0xd0>)
    a9d2:	56d3      	ldrsb	r3, [r2, r3]
    a9d4:	2b00      	cmp	r3, #0
    a9d6:	ddea      	ble.n	a9ae <setNewChannel+0x52>
				if((newCh.channelMask & BIT0) == BIT0)
    a9d8:	af03      	add	r7, sp, #12
    a9da:	2301      	movs	r3, #1
    a9dc:	4699      	mov	r9, r3
			for(i = 0; i < RegParams.maxChannels; i++)
    a9de:	4692      	mov	sl, r2
    a9e0:	e01c      	b.n	aa1c <setNewChannel+0xc0>
			for(i = 0; i < RegParams.maxChannels; i++)
    a9e2:	3322      	adds	r3, #34	; 0x22
    a9e4:	4a11      	ldr	r2, [pc, #68]	; (aa2c <setNewChannel+0xd0>)
    a9e6:	56d3      	ldrsb	r3, [r2, r3]
    a9e8:	2b00      	cmp	r3, #0
    a9ea:	dde0      	ble.n	a9ae <setNewChannel+0x52>
    a9ec:	2400      	movs	r4, #0
    a9ee:	0017      	movs	r7, r2
    a9f0:	252a      	movs	r5, #42	; 0x2a
				pUpdateChidStatus(i,ENABLED);
    a9f2:	2101      	movs	r1, #1
    a9f4:	0020      	movs	r0, r4
    a9f6:	47b0      	blx	r6
			for(i = 0; i < RegParams.maxChannels; i++)
    a9f8:	3401      	adds	r4, #1
    a9fa:	b2e4      	uxtb	r4, r4
    a9fc:	577b      	ldrsb	r3, [r7, r5]
    a9fe:	429c      	cmp	r4, r3
    aa00:	dbf7      	blt.n	a9f2 <setNewChannel+0x96>
    aa02:	e7d4      	b.n	a9ae <setNewChannel+0x52>
					pUpdateChidStatus(i,DISABLED);
    aa04:	2100      	movs	r1, #0
    aa06:	0020      	movs	r0, r4
    aa08:	47b0      	blx	r6
				newCh.channelMask = newCh.channelMask >> SHIFT1;
    aa0a:	086d      	lsrs	r5, r5, #1
    aa0c:	803d      	strh	r5, [r7, #0]
			for(i = 0; i < RegParams.maxChannels; i++)
    aa0e:	3401      	adds	r4, #1
    aa10:	b2e4      	uxtb	r4, r4
    aa12:	232a      	movs	r3, #42	; 0x2a
    aa14:	4652      	mov	r2, sl
    aa16:	56d3      	ldrsb	r3, [r2, r3]
    aa18:	429c      	cmp	r4, r3
    aa1a:	dac8      	bge.n	a9ae <setNewChannel+0x52>
				if((newCh.channelMask & BIT0) == BIT0)
    aa1c:	883d      	ldrh	r5, [r7, #0]
    aa1e:	464b      	mov	r3, r9
    aa20:	422b      	tst	r3, r5
    aa22:	d0ef      	beq.n	aa04 <setNewChannel+0xa8>
					pUpdateChidStatus(i, ENABLED);
    aa24:	4649      	mov	r1, r9
    aa26:	0020      	movs	r0, r4
    aa28:	47b0      	blx	r6
    aa2a:	e7ee      	b.n	aa0a <setNewChannel+0xae>
    aa2c:	20001b4c 	.word	0x20001b4c
    aa30:	00007fc0 	.word	0x00007fc0
    aa34:	00007319 	.word	0x00007319
    aa38:	0000752d 	.word	0x0000752d
    aa3c:	00015c7d 	.word	0x00015c7d
    aa40:	0000a941 	.word	0x0000a941
    aa44:	00007481 	.word	0x00007481
    aa48:	00007271 	.word	0x00007271

0000aa4c <LORAREG_SetAttr>:
{
    aa4c:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    aa4e:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    aa50:	283b      	cmp	r0, #59	; 0x3b
    aa52:	d901      	bls.n	aa58 <LORAREG_SetAttr+0xc>
}
    aa54:	0018      	movs	r0, r3
    aa56:	bd10      	pop	{r4, pc}
	    result = pSetAttr[attrType](attrType, attrInput);		
    aa58:	0082      	lsls	r2, r0, #2
    aa5a:	4b02      	ldr	r3, [pc, #8]	; (aa64 <LORAREG_SetAttr+0x18>)
    aa5c:	58d3      	ldr	r3, [r2, r3]
    aa5e:	4798      	blx	r3
    aa60:	0003      	movs	r3, r0
    aa62:	e7f7      	b.n	aa54 <LORAREG_SetAttr+0x8>
    aa64:	20000c8c 	.word	0x20000c8c

0000aa68 <CreateAllRegSoftwareTimers>:
{
    aa68:	b510      	push	{r4, lr}
			status = SwTimerCreate(&regTimerId[i]);
    aa6a:	4807      	ldr	r0, [pc, #28]	; (aa88 <CreateAllRegSoftwareTimers+0x20>)
    aa6c:	4b07      	ldr	r3, [pc, #28]	; (aa8c <CreateAllRegSoftwareTimers+0x24>)
    aa6e:	4798      	blx	r3
		if(LORAWAN_SUCCESS == status)
    aa70:	2808      	cmp	r0, #8
    aa72:	d107      	bne.n	aa84 <CreateAllRegSoftwareTimers+0x1c>
			status = SwTimerCreate(&regTimerId[i]);
    aa74:	4806      	ldr	r0, [pc, #24]	; (aa90 <CreateAllRegSoftwareTimers+0x28>)
    aa76:	4b05      	ldr	r3, [pc, #20]	; (aa8c <CreateAllRegSoftwareTimers+0x24>)
    aa78:	4798      	blx	r3
		if(LORAWAN_SUCCESS == status)
    aa7a:	2808      	cmp	r0, #8
    aa7c:	d102      	bne.n	aa84 <CreateAllRegSoftwareTimers+0x1c>
			status = SwTimerCreate(&regTimerId[i]);
    aa7e:	4805      	ldr	r0, [pc, #20]	; (aa94 <CreateAllRegSoftwareTimers+0x2c>)
    aa80:	4b02      	ldr	r3, [pc, #8]	; (aa8c <CreateAllRegSoftwareTimers+0x24>)
    aa82:	4798      	blx	r3
}
    aa84:	bd10      	pop	{r4, pc}
    aa86:	46c0      	nop			; (mov r8, r8)
    aa88:	20001b48 	.word	0x20001b48
    aa8c:	0000bc79 	.word	0x0000bc79
    aa90:	20001b49 	.word	0x20001b49
    aa94:	20001b4a 	.word	0x20001b4a

0000aa98 <StopAllRegSoftwareTimers>:
{
    aa98:	b570      	push	{r4, r5, r6, lr}
		SwTimerStop(regTimerId[i]);
    aa9a:	4d04      	ldr	r5, [pc, #16]	; (aaac <StopAllRegSoftwareTimers+0x14>)
    aa9c:	7828      	ldrb	r0, [r5, #0]
    aa9e:	4c04      	ldr	r4, [pc, #16]	; (aab0 <StopAllRegSoftwareTimers+0x18>)
    aaa0:	47a0      	blx	r4
    aaa2:	7868      	ldrb	r0, [r5, #1]
    aaa4:	47a0      	blx	r4
    aaa6:	78a8      	ldrb	r0, [r5, #2]
    aaa8:	47a0      	blx	r4
}
    aaaa:	bd70      	pop	{r4, r5, r6, pc}
    aaac:	20001b48 	.word	0x20001b48
    aab0:	0000bfb9 	.word	0x0000bfb9

0000aab4 <LORAREG_Init>:
{	
    aab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    aab6:	0007      	movs	r7, r0
	if(!initialized)
    aab8:	4b24      	ldr	r3, [pc, #144]	; (ab4c <LORAREG_Init+0x98>)
    aaba:	781b      	ldrb	r3, [r3, #0]
    aabc:	2b00      	cmp	r3, #0
    aabe:	d109      	bne.n	aad4 <LORAREG_Init+0x20>
		if (LORAWAN_SUCCESS == CreateAllRegSoftwareTimers())
    aac0:	4b23      	ldr	r3, [pc, #140]	; (ab50 <LORAREG_Init+0x9c>)
    aac2:	4798      	blx	r3
    aac4:	2808      	cmp	r0, #8
    aac6:	d001      	beq.n	aacc <LORAREG_Init+0x18>
			result = LORAWAN_RESOURCE_UNAVAILABLE;
    aac8:	2014      	movs	r0, #20
    aaca:	e006      	b.n	aada <LORAREG_Init+0x26>
			initialized = true;
    aacc:	2201      	movs	r2, #1
    aace:	4b1f      	ldr	r3, [pc, #124]	; (ab4c <LORAREG_Init+0x98>)
    aad0:	701a      	strb	r2, [r3, #0]
    aad2:	e002      	b.n	aada <LORAREG_Init+0x26>
		StopAllRegSoftwareTimers();	
    aad4:	4b1f      	ldr	r3, [pc, #124]	; (ab54 <LORAREG_Init+0xa0>)
    aad6:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    aad8:	2008      	movs	r0, #8
    aada:	2300      	movs	r3, #0
		pGetAttr[i] = InValidGetAttr;
    aadc:	4e1e      	ldr	r6, [pc, #120]	; (ab58 <LORAREG_Init+0xa4>)
    aade:	4d1f      	ldr	r5, [pc, #124]	; (ab5c <LORAREG_Init+0xa8>)
		pValidateAttr[i] = InValidAttr;
    aae0:	4c1f      	ldr	r4, [pc, #124]	; (ab60 <LORAREG_Init+0xac>)
    aae2:	4a20      	ldr	r2, [pc, #128]	; (ab64 <LORAREG_Init+0xb0>)
		pSetAttr[i] = InValidAttr;
    aae4:	4920      	ldr	r1, [pc, #128]	; (ab68 <LORAREG_Init+0xb4>)
		pGetAttr[i] = InValidGetAttr;
    aae6:	519d      	str	r5, [r3, r6]
		pValidateAttr[i] = InValidAttr;
    aae8:	511a      	str	r2, [r3, r4]
		pSetAttr[i] = InValidAttr;
    aaea:	505a      	str	r2, [r3, r1]
    aaec:	3304      	adds	r3, #4
	for(int i = 0; i < REG_NUM_ATTRIBUTES; i++)
    aaee:	2bf0      	cmp	r3, #240	; 0xf0
    aaf0:	d1f9      	bne.n	aae6 <LORAREG_Init+0x32>
	if(ismBand == ISM_NA915)
    aaf2:	2f02      	cmp	r7, #2
    aaf4:	d00d      	beq.n	ab12 <LORAREG_Init+0x5e>
	else if(ismBand == ISM_EU868 || ismBand == ISM_EU433)
    aaf6:	2f01      	cmp	r7, #1
    aaf8:	d90f      	bls.n	ab1a <LORAREG_Init+0x66>
	else if(ismBand >= ISM_BRN923 && ismBand <= ISM_VTM923)
    aafa:	1fbb      	subs	r3, r7, #6
    aafc:	2b08      	cmp	r3, #8
    aafe:	d910      	bls.n	ab22 <LORAREG_Init+0x6e>
	else if(ismBand == ISM_AU915)
    ab00:	2f03      	cmp	r7, #3
    ab02:	d012      	beq.n	ab2a <LORAREG_Init+0x76>
	else if(ismBand == ISM_IND865)
    ab04:	2f0f      	cmp	r7, #15
    ab06:	d014      	beq.n	ab32 <LORAREG_Init+0x7e>
	else if(ismBand == ISM_JPN923)
    ab08:	2f05      	cmp	r7, #5
    ab0a:	d016      	beq.n	ab3a <LORAREG_Init+0x86>
	else if(ismBand == ISM_KR920)
    ab0c:	2f04      	cmp	r7, #4
    ab0e:	d018      	beq.n	ab42 <LORAREG_Init+0x8e>
}
    ab10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	    result = LORAReg_InitNA(ismBand);
    ab12:	2002      	movs	r0, #2
    ab14:	4b15      	ldr	r3, [pc, #84]	; (ab6c <LORAREG_Init+0xb8>)
    ab16:	4798      	blx	r3
    ab18:	e7fa      	b.n	ab10 <LORAREG_Init+0x5c>
	    result = LORAReg_InitEU(ismBand);		
    ab1a:	0038      	movs	r0, r7
    ab1c:	4b14      	ldr	r3, [pc, #80]	; (ab70 <LORAREG_Init+0xbc>)
    ab1e:	4798      	blx	r3
    ab20:	e7f6      	b.n	ab10 <LORAREG_Init+0x5c>
		result = LORAReg_InitAS(ismBand);
    ab22:	0038      	movs	r0, r7
    ab24:	4b13      	ldr	r3, [pc, #76]	; (ab74 <LORAREG_Init+0xc0>)
    ab26:	4798      	blx	r3
    ab28:	e7f2      	b.n	ab10 <LORAREG_Init+0x5c>
		result = LORAReg_InitAU(ismBand);
    ab2a:	2003      	movs	r0, #3
    ab2c:	4b12      	ldr	r3, [pc, #72]	; (ab78 <LORAREG_Init+0xc4>)
    ab2e:	4798      	blx	r3
    ab30:	e7ee      	b.n	ab10 <LORAREG_Init+0x5c>
		result = LORAReg_InitIN(ismBand);
    ab32:	200f      	movs	r0, #15
    ab34:	4b11      	ldr	r3, [pc, #68]	; (ab7c <LORAREG_Init+0xc8>)
    ab36:	4798      	blx	r3
    ab38:	e7ea      	b.n	ab10 <LORAREG_Init+0x5c>
		result = LORAReg_InitJP(ismBand);
    ab3a:	2005      	movs	r0, #5
    ab3c:	4b10      	ldr	r3, [pc, #64]	; (ab80 <LORAREG_Init+0xcc>)
    ab3e:	4798      	blx	r3
    ab40:	e7e6      	b.n	ab10 <LORAREG_Init+0x5c>
		result = LORAReg_InitKR(ismBand);
    ab42:	2004      	movs	r0, #4
    ab44:	4b0f      	ldr	r3, [pc, #60]	; (ab84 <LORAREG_Init+0xd0>)
    ab46:	4798      	blx	r3
    ab48:	e7e2      	b.n	ab10 <LORAREG_Init+0x5c>
    ab4a:	46c0      	nop			; (mov r8, r8)
    ab4c:	20000b99 	.word	0x20000b99
    ab50:	0000aa69 	.word	0x0000aa69
    ab54:	0000aa99 	.word	0x0000aa99
    ab58:	20000b9c 	.word	0x20000b9c
    ab5c:	000069c1 	.word	0x000069c1
    ab60:	20000d7c 	.word	0x20000d7c
    ab64:	000069c5 	.word	0x000069c5
    ab68:	20000c8c 	.word	0x20000c8c
    ab6c:	0000677d 	.word	0x0000677d
    ab70:	00005cd5 	.word	0x00005cd5
    ab74:	000057dd 	.word	0x000057dd
    ab78:	00005a75 	.word	0x00005a75
    ab7c:	00005fc5 	.word	0x00005fc5
    ab80:	000061d9 	.word	0x000061d9
    ab84:	00006485 	.word	0x00006485

0000ab88 <LORAREG_SupportedBands>:
	*bands = value;
    ab88:	2301      	movs	r3, #1
    ab8a:	425b      	negs	r3, r3
    ab8c:	8003      	strh	r3, [r0, #0]
}
    ab8e:	2008      	movs	r0, #8
    ab90:	4770      	bx	lr
	...

0000ab94 <LORAREG_UnInit>:
{
    ab94:	b510      	push	{r4, lr}
	StopAllRegSoftwareTimers();
    ab96:	4b0d      	ldr	r3, [pc, #52]	; (abcc <LORAREG_UnInit+0x38>)
    ab98:	4798      	blx	r3
	if(RegParams.regParamItems.fileid)
    ab9a:	4b0d      	ldr	r3, [pc, #52]	; (abd0 <LORAREG_UnInit+0x3c>)
    ab9c:	4a0d      	ldr	r2, [pc, #52]	; (abd4 <LORAREG_UnInit+0x40>)
    ab9e:	5cd0      	ldrb	r0, [r2, r3]
    aba0:	2800      	cmp	r0, #0
    aba2:	d107      	bne.n	abb4 <LORAREG_UnInit+0x20>
	memset(&RegParams,0,sizeof(RegParams_t));
    aba4:	2285      	movs	r2, #133	; 0x85
    aba6:	0092      	lsls	r2, r2, #2
    aba8:	2100      	movs	r1, #0
    abaa:	480a      	ldr	r0, [pc, #40]	; (abd4 <LORAREG_UnInit+0x40>)
    abac:	4b0a      	ldr	r3, [pc, #40]	; (abd8 <LORAREG_UnInit+0x44>)
    abae:	4798      	blx	r3
}
    abb0:	200a      	movs	r0, #10
    abb2:	bd10      	pop	{r4, pc}
	    PDS_UnRegFile(RegParams.regParamItems.fileid);
    abb4:	4b09      	ldr	r3, [pc, #36]	; (abdc <LORAREG_UnInit+0x48>)
    abb6:	4798      	blx	r3
		if(RegParams.band == ISM_EU868)
    abb8:	232e      	movs	r3, #46	; 0x2e
    abba:	4a06      	ldr	r2, [pc, #24]	; (abd4 <LORAREG_UnInit+0x40>)
    abbc:	5cd3      	ldrb	r3, [r2, r3]
    abbe:	2b00      	cmp	r3, #0
    abc0:	d1f0      	bne.n	aba4 <LORAREG_UnInit+0x10>
			PDS_UnRegFile(PDS_FILE_REG_EU868_12_IDX);
    abc2:	200b      	movs	r0, #11
    abc4:	4b05      	ldr	r3, [pc, #20]	; (abdc <LORAREG_UnInit+0x48>)
    abc6:	4798      	blx	r3
    abc8:	e7ec      	b.n	aba4 <LORAREG_UnInit+0x10>
    abca:	46c0      	nop			; (mov r8, r8)
    abcc:	0000aa99 	.word	0x0000aa99
    abd0:	0000020b 	.word	0x0000020b
    abd4:	20001b4c 	.word	0x20001b4c
    abd8:	00015d01 	.word	0x00015d01
    abdc:	0000af49 	.word	0x0000af49

0000abe0 <AESEncode>:
 * \brief Encrypts the given block of data
 * \param[in,out] block Block of input data to be encrypted
 * \param[in] key Cryptographic key to be used in AES encryption
 */
void AESEncode(unsigned char* block, unsigned char* masterKey)
{
    abe0:	b5f0      	push	{r4, r5, r6, r7, lr}
    abe2:	b083      	sub	sp, #12
    abe4:	0004      	movs	r4, r0
    abe6:	000e      	movs	r6, r1
#ifndef UT	
	
	/* Configure the AES. */
	g_aes_cfg.encrypt_mode = AES_ENCRYPTION;
    abe8:	4a2b      	ldr	r2, [pc, #172]	; (ac98 <AESEncode+0xb8>)
    abea:	2101      	movs	r1, #1
    abec:	7011      	strb	r1, [r2, #0]
	g_aes_cfg.key_size = AES_KEY_SIZE_128;
    abee:	2300      	movs	r3, #0
    abf0:	7053      	strb	r3, [r2, #1]
	g_aes_cfg.start_mode = AES_AUTO_START;
    abf2:	7091      	strb	r1, [r2, #2]
	g_aes_cfg.opmode = AES_ECB_MODE;
    abf4:	70d3      	strb	r3, [r2, #3]
	g_aes_cfg.cfb_size = AES_CFB_SIZE_128;
    abf6:	7113      	strb	r3, [r2, #4]
	g_aes_cfg.lod = false;
    abf8:	7213      	strb	r3, [r2, #8]
	aes_set_config(&aes_instance,AES, &g_aes_cfg);
    abfa:	4928      	ldr	r1, [pc, #160]	; (ac9c <AESEncode+0xbc>)
    abfc:	4828      	ldr	r0, [pc, #160]	; (aca0 <AESEncode+0xc0>)
    abfe:	4b29      	ldr	r3, [pc, #164]	; (aca4 <AESEncode+0xc4>)
    ac00:	4798      	blx	r3
    ac02:	2100      	movs	r1, #0
		uint8_t u8[4];
	}long_addr;
	uint8_t index;
	for (index = 0; index < 4; index++)
	{
		long_addr.u8[index] = *data++;
    ac04:	ad01      	add	r5, sp, #4
	
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
	{
		io_data[i] = convert_byte_array_to_32_bit(masterKey+(i*(sizeof(uint32_t))));
    ac06:	4f28      	ldr	r7, [pc, #160]	; (aca8 <AESEncode+0xc8>)
    ac08:	1870      	adds	r0, r6, r1
    ac0a:	2300      	movs	r3, #0
    ac0c:	5cc2      	ldrb	r2, [r0, r3]
    ac0e:	555a      	strb	r2, [r3, r5]
    ac10:	3301      	adds	r3, #1
	for (index = 0; index < 4; index++)
    ac12:	2b04      	cmp	r3, #4
    ac14:	d1fa      	bne.n	ac0c <AESEncode+0x2c>
    ac16:	9b01      	ldr	r3, [sp, #4]
    ac18:	51cb      	str	r3, [r1, r7]
    ac1a:	3104      	adds	r1, #4
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
    ac1c:	2910      	cmp	r1, #16
    ac1e:	d1f3      	bne.n	ac08 <AESEncode+0x28>
	}
	
	/* Set the cryptographic key. */
	aes_write_key(&aes_instance, io_data);
    ac20:	4d1f      	ldr	r5, [pc, #124]	; (aca0 <AESEncode+0xc0>)
    ac22:	4921      	ldr	r1, [pc, #132]	; (aca8 <AESEncode+0xc8>)
    ac24:	0028      	movs	r0, r5
    ac26:	4b21      	ldr	r3, [pc, #132]	; (acac <AESEncode+0xcc>)
    ac28:	4798      	blx	r3
 */
static inline void aes_set_new_message(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLB.reg |= AES_CTRLB_NEWMSG;
    ac2a:	682a      	ldr	r2, [r5, #0]
    ac2c:	7913      	ldrb	r3, [r2, #4]
    ac2e:	2102      	movs	r1, #2
    ac30:	430b      	orrs	r3, r1
    ac32:	7113      	strb	r3, [r2, #4]
    ac34:	2100      	movs	r1, #0
		long_addr.u8[index] = *data++;
    ac36:	ad01      	add	r5, sp, #4
	
	aes_set_new_message(&aes_instance);
	
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
	{
		io_data[i] = convert_byte_array_to_32_bit(block+(i*(sizeof(uint32_t))));			
    ac38:	4e1b      	ldr	r6, [pc, #108]	; (aca8 <AESEncode+0xc8>)
    ac3a:	1860      	adds	r0, r4, r1
    ac3c:	2300      	movs	r3, #0
    ac3e:	5cc2      	ldrb	r2, [r0, r3]
    ac40:	555a      	strb	r2, [r3, r5]
    ac42:	3301      	adds	r3, #1
	for (index = 0; index < 4; index++)
    ac44:	2b04      	cmp	r3, #4
    ac46:	d1fa      	bne.n	ac3e <AESEncode+0x5e>
    ac48:	9b01      	ldr	r3, [sp, #4]
    ac4a:	518b      	str	r3, [r1, r6]
    ac4c:	3104      	adds	r1, #4
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
    ac4e:	2910      	cmp	r1, #16
    ac50:	d1f3      	bne.n	ac3a <AESEncode+0x5a>
	}
		
	/* Write the data to be ciphered to the input data registers. */
	aes_write_input_data(&aes_instance, io_data);
    ac52:	4d13      	ldr	r5, [pc, #76]	; (aca0 <AESEncode+0xc0>)
    ac54:	4914      	ldr	r1, [pc, #80]	; (aca8 <AESEncode+0xc8>)
    ac56:	0028      	movs	r0, r5
    ac58:	4b15      	ldr	r3, [pc, #84]	; (acb0 <AESEncode+0xd0>)
    ac5a:	4798      	blx	r3
 */
static inline void aes_clear_new_message(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLB.reg &= ~AES_CTRLB_NEWMSG;
    ac5c:	682d      	ldr	r5, [r5, #0]
    ac5e:	792b      	ldrb	r3, [r5, #4]
    ac60:	2202      	movs	r2, #2
    ac62:	4393      	bics	r3, r2
    ac64:	712b      	strb	r3, [r5, #4]
	Assert(module->hw);

	uint32_t int_flags = module->hw->INTFLAG.reg;
	uint32_t status_flags = 0;

	if (int_flags & AES_INTFLAG_ENCCMP) {
    ac66:	2101      	movs	r1, #1
		status_flags |= AES_ENCRYPTION_COMPLETE;
	}

	if (int_flags & AES_INTFLAG_GFMCMP) {
    ac68:	2002      	movs	r0, #2
    ac6a:	e001      	b.n	ac70 <AESEncode+0x90>
	aes_clear_new_message(&aes_instance);
	/* Wait for the end of the encryption process. */
	while (!(aes_get_status(&aes_instance) & AES_ENCRYPTION_COMPLETE)) {
    ac6c:	4211      	tst	r1, r2
    ac6e:	d107      	bne.n	ac80 <AESEncode+0xa0>
	uint32_t int_flags = module->hw->INTFLAG.reg;
    ac70:	79eb      	ldrb	r3, [r5, #7]
    ac72:	b2db      	uxtb	r3, r3
	if (int_flags & AES_INTFLAG_ENCCMP) {
    ac74:	000a      	movs	r2, r1
    ac76:	401a      	ands	r2, r3
	if (int_flags & AES_INTFLAG_GFMCMP) {
    ac78:	4218      	tst	r0, r3
    ac7a:	d0f7      	beq.n	ac6c <AESEncode+0x8c>
		status_flags |= AES_GF_MULTI_COMPLETE;
    ac7c:	4302      	orrs	r2, r0
    ac7e:	e7f5      	b.n	ac6c <AESEncode+0x8c>
	}
	aes_read_output_data(&aes_instance,io_data);
    ac80:	4d09      	ldr	r5, [pc, #36]	; (aca8 <AESEncode+0xc8>)
    ac82:	0029      	movs	r1, r5
    ac84:	4806      	ldr	r0, [pc, #24]	; (aca0 <AESEncode+0xc0>)
    ac86:	4b0b      	ldr	r3, [pc, #44]	; (acb4 <AESEncode+0xd4>)
    ac88:	4798      	blx	r3
	
	memcpy(block,io_data,BLOCKSIZE);
    ac8a:	2210      	movs	r2, #16
    ac8c:	0029      	movs	r1, r5
    ac8e:	0020      	movs	r0, r4
    ac90:	4b09      	ldr	r3, [pc, #36]	; (acb8 <AESEncode+0xd8>)
    ac92:	4798      	blx	r3
#endif	
}
    ac94:	b003      	add	sp, #12
    ac96:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ac98:	20001d60 	.word	0x20001d60
    ac9c:	42003400 	.word	0x42003400
    aca0:	20001d6c 	.word	0x20001d6c
    aca4:	000009c9 	.word	0x000009c9
    aca8:	20000e6c 	.word	0x20000e6c
    acac:	00000a5d 	.word	0x00000a5d
    acb0:	00000a91 	.word	0x00000a91
    acb4:	00000ae1 	.word	0x00000ae1
    acb8:	00015c7d 	.word	0x00015c7d

0000acbc <AESInit>:

/**
 * \brief Initializes the AES Engine.
 */
void AESInit(void)
{
    acbc:	b570      	push	{r4, r5, r6, lr}
#ifndef UT	
	//! [setup_config]
	aes_get_config_defaults(&g_aes_cfg);
    acbe:	4d07      	ldr	r5, [pc, #28]	; (acdc <AESInit+0x20>)
    acc0:	0028      	movs	r0, r5
    acc2:	4b07      	ldr	r3, [pc, #28]	; (ace0 <AESInit+0x24>)
    acc4:	4798      	blx	r3
	//! [setup_config]

	//! [setup_config_defaults]
	aes_init(&aes_instance,AES, &g_aes_cfg);
    acc6:	4c07      	ldr	r4, [pc, #28]	; (ace4 <AESInit+0x28>)
    acc8:	002a      	movs	r2, r5
    acca:	4907      	ldr	r1, [pc, #28]	; (ace8 <AESInit+0x2c>)
    accc:	0020      	movs	r0, r4
    acce:	4b07      	ldr	r3, [pc, #28]	; (acec <AESInit+0x30>)
    acd0:	4798      	blx	r3
	//! [setup_config_defaults]
	//! [module_enable]
	aes_enable(&aes_instance);
    acd2:	0020      	movs	r0, r4
    acd4:	4b06      	ldr	r3, [pc, #24]	; (acf0 <AESInit+0x34>)
    acd6:	4798      	blx	r3
#endif	
}
    acd8:	bd70      	pop	{r4, r5, r6, pc}
    acda:	46c0      	nop			; (mov r8, r8)
    acdc:	20001d60 	.word	0x20001d60
    ace0:	0000098d 	.word	0x0000098d
    ace4:	20001d6c 	.word	0x20001d6c
    ace8:	42003400 	.word	0x42003400
    acec:	00000a3d 	.word	0x00000a3d
    acf0:	000009a7 	.word	0x000009a7

0000acf4 <PDS_Init>:

\param[in] none
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_Init(void)
{
    acf4:	b510      	push	{r4, lr}
#if (ENABLE_PDS == 1)	
	PdsStatus_t status = pdsWlInit();
    acf6:	4b03      	ldr	r3, [pc, #12]	; (ad04 <PDS_Init+0x10>)
    acf8:	4798      	blx	r3
	pdsUnInitFlag = false;
    acfa:	2200      	movs	r2, #0
    acfc:	4b02      	ldr	r3, [pc, #8]	; (ad08 <PDS_Init+0x14>)
    acfe:	701a      	strb	r2, [r3, #0]
	return status;
#else
	return PDS_OK;
#endif
}
    ad00:	bd10      	pop	{r4, pc}
    ad02:	46c0      	nop			; (mov r8, r8)
    ad04:	0000b409 	.word	0x0000b409
    ad08:	20000e7c 	.word	0x20000e7c

0000ad0c <PDS_Store>:
\param[in] pdsFileItemIdx - The file id to register file to PDS.
\param[in] item - The item id of the item in PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_Store(PdsFileItemIdx_t pdsFileItemIdx, uint8_t item)
{
    ad0c:	b510      	push	{r4, lr}
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    ad0e:	4b14      	ldr	r3, [pc, #80]	; (ad60 <PDS_Store+0x54>)
    ad10:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    ad12:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    ad14:	2a00      	cmp	r2, #0
    ad16:	d106      	bne.n	ad26 <PDS_Store+0x1a>
	{
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    ad18:	0102      	lsls	r2, r0, #4
    ad1a:	4b12      	ldr	r3, [pc, #72]	; (ad64 <PDS_Store+0x58>)
    ad1c:	189b      	adds	r3, r3, r2
    ad1e:	791a      	ldrb	r2, [r3, #4]
				status = PDS_INVLIAD_FILE_IDX;
			}
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    ad20:	2305      	movs	r3, #5
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    ad22:	2a00      	cmp	r2, #0
    ad24:	d101      	bne.n	ad2a <PDS_Store+0x1e>
		}
	}
#endif	
	return status; 
}
    ad26:	0018      	movs	r0, r3
    ad28:	bd10      	pop	{r4, pc}
				(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    ad2a:	0103      	lsls	r3, r0, #4
    ad2c:	4a0d      	ldr	r2, [pc, #52]	; (ad64 <PDS_Store+0x58>)
    ad2e:	589c      	ldr	r4, [r3, r2]
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    ad30:	2c00      	cmp	r4, #0
    ad32:	d011      	beq.n	ad58 <PDS_Store+0x4c>
				(0 != fileMarks[pdsFileItemIdx].itemListAddr)			\
    ad34:	001a      	movs	r2, r3
    ad36:	4b0b      	ldr	r3, [pc, #44]	; (ad64 <PDS_Store+0x58>)
    ad38:	189b      	adds	r3, r3, r2
				(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    ad3a:	689b      	ldr	r3, [r3, #8]
    ad3c:	2b00      	cmp	r3, #0
    ad3e:	d00d      	beq.n	ad5c <PDS_Store+0x50>
				status = PDS_INVLIAD_FILE_IDX;
    ad40:	2305      	movs	r3, #5
			if (PDS_MAX_FILE_IDX > pdsFileItemIdx)
    ad42:	280b      	cmp	r0, #11
    ad44:	d8ef      	bhi.n	ad26 <PDS_Store+0x1a>
				*((fileMarks[pdsFileItemIdx].fileMarkListAddr) + item) = PDS_OP_STORE;
    ad46:	3b04      	subs	r3, #4
    ad48:	5463      	strb	r3, [r4, r1]
				isFileSet[pdsFileItemIdx] = true;
    ad4a:	4a07      	ldr	r2, [pc, #28]	; (ad68 <PDS_Store+0x5c>)
    ad4c:	5413      	strb	r3, [r2, r0]
				pdsPostTask(PDS_STORE_DELETE_TASK_ID);
    ad4e:	2001      	movs	r0, #1
    ad50:	4b06      	ldr	r3, [pc, #24]	; (ad6c <PDS_Store+0x60>)
    ad52:	4798      	blx	r3
	PdsStatus_t status = PDS_OK;
    ad54:	2300      	movs	r3, #0
    ad56:	e7e6      	b.n	ad26 <PDS_Store+0x1a>
			status = PDS_INVLIAD_FILE_IDX;
    ad58:	2305      	movs	r3, #5
    ad5a:	e7e4      	b.n	ad26 <PDS_Store+0x1a>
    ad5c:	2305      	movs	r3, #5
    ad5e:	e7e2      	b.n	ad26 <PDS_Store+0x1a>
    ad60:	20000e7c 	.word	0x20000e7c
    ad64:	20001d80 	.word	0x20001d80
    ad68:	20001d74 	.word	0x20001d74
    ad6c:	0000b0e1 	.word	0x0000b0e1

0000ad70 <PDS_IsRestorable>:
\brief	This function checks if all the registered files are restorable.

\param[out] status - The return status of the function's operation.
******************************************************************************/
bool PDS_IsRestorable(void)
{
    ad70:	b570      	push	{r4, r5, r6, lr}
	bool return_status = false;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    ad72:	4b0e      	ldr	r3, [pc, #56]	; (adac <PDS_IsRestorable+0x3c>)
    ad74:	7818      	ldrb	r0, [r3, #0]
    ad76:	2800      	cmp	r0, #0
    ad78:	d117      	bne.n	adaa <PDS_IsRestorable+0x3a>
    ad7a:	4d0d      	ldr	r5, [pc, #52]	; (adb0 <PDS_IsRestorable+0x40>)
    ad7c:	2400      	movs	r4, #0
			if ((0 != fileMarks[pdsFileItemIdx].numItems) && 			\
			(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
			(0 != fileMarks[pdsFileItemIdx].itemListAddr)			\
			)
			{
				if ( !(isFileFound(pdsFileItemIdx)) )
    ad7e:	4e0d      	ldr	r6, [pc, #52]	; (adb4 <PDS_IsRestorable+0x44>)
    ad80:	e004      	b.n	ad8c <PDS_IsRestorable+0x1c>
		for (uint8_t pdsFileItemIdx = 0; pdsFileItemIdx < PDS_MAX_FILE_IDX; pdsFileItemIdx++)
    ad82:	3401      	adds	r4, #1
    ad84:	b2e4      	uxtb	r4, r4
    ad86:	3510      	adds	r5, #16
    ad88:	2c0c      	cmp	r4, #12
    ad8a:	d00d      	beq.n	ada8 <PDS_IsRestorable+0x38>
			if ((0 != fileMarks[pdsFileItemIdx].numItems) && 			\
    ad8c:	792b      	ldrb	r3, [r5, #4]
    ad8e:	2b00      	cmp	r3, #0
    ad90:	d0f7      	beq.n	ad82 <PDS_IsRestorable+0x12>
    ad92:	682b      	ldr	r3, [r5, #0]
    ad94:	2b00      	cmp	r3, #0
    ad96:	d0f4      	beq.n	ad82 <PDS_IsRestorable+0x12>
			(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    ad98:	68ab      	ldr	r3, [r5, #8]
    ad9a:	2b00      	cmp	r3, #0
    ad9c:	d0f1      	beq.n	ad82 <PDS_IsRestorable+0x12>
				if ( !(isFileFound(pdsFileItemIdx)) )
    ad9e:	0020      	movs	r0, r4
    ada0:	47b0      	blx	r6
    ada2:	2800      	cmp	r0, #0
    ada4:	d1ed      	bne.n	ad82 <PDS_IsRestorable+0x12>
    ada6:	e000      	b.n	adaa <PDS_IsRestorable+0x3a>
			}
		}
	}
	return_status = true;
#endif
	return return_status;
    ada8:	2001      	movs	r0, #1
}
    adaa:	bd70      	pop	{r4, r5, r6, pc}
    adac:	20000e7c 	.word	0x20000e7c
    adb0:	20001d80 	.word	0x20001d80
    adb4:	0000b5d1 	.word	0x0000b5d1

0000adb8 <PDS_RestoreAll>:
		from all registered files.

\param[out] status - The return status of the function's operation.
******************************************************************************/
PdsStatus_t PDS_RestoreAll(void)
{
    adb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    adba:	46ce      	mov	lr, r9
    adbc:	4647      	mov	r7, r8
    adbe:	b580      	push	{r7, lr}
    adc0:	b0c5      	sub	sp, #276	; 0x114
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    adc2:	4b32      	ldr	r3, [pc, #200]	; (ae8c <PDS_RestoreAll+0xd4>)
    adc4:	781b      	ldrb	r3, [r3, #0]
	PdsStatus_t status = PDS_OK;
    adc6:	2000      	movs	r0, #0
	if (false == pdsUnInitFlag)
    adc8:	2b00      	cmp	r3, #0
    adca:	d159      	bne.n	ae80 <PDS_RestoreAll+0xc8>
    adcc:	4e30      	ldr	r6, [pc, #192]	; (ae90 <PDS_RestoreAll+0xd8>)
    adce:	2700      	movs	r7, #0
					ptr += itemInfo.itemOffset;
					memcpy((void *)(&itemHeader), (void *)(ptr), sizeof(ItemHeader_t));
					ptr += sizeof(ItemHeader_t);
					if (false == itemHeader.delete)
					{
						memcpy((void *)(itemInfo.ramAddress), (void *)(ptr), itemHeader.size);
    add0:	4b30      	ldr	r3, [pc, #192]	; (ae94 <PDS_RestoreAll+0xdc>)
    add2:	4698      	mov	r8, r3
    add4:	e026      	b.n	ae24 <PDS_RestoreAll+0x6c>
				for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    add6:	3401      	adds	r4, #1
    add8:	b2e4      	uxtb	r4, r4
    adda:	792b      	ldrb	r3, [r5, #4]
    addc:	42a3      	cmp	r3, r4
    adde:	d918      	bls.n	ae12 <PDS_RestoreAll+0x5a>
					memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + itemIdx), sizeof(ItemMap_t));
    ade0:	00e1      	lsls	r1, r4, #3
    ade2:	68ab      	ldr	r3, [r5, #8]
    ade4:	469c      	mov	ip, r3
    ade6:	4461      	add	r1, ip
    ade8:	2208      	movs	r2, #8
    adea:	a802      	add	r0, sp, #8
    adec:	47c8      	blx	r9
					ptr += itemInfo.itemOffset;
    adee:	ab02      	add	r3, sp, #8
    adf0:	79d9      	ldrb	r1, [r3, #7]
    adf2:	2315      	movs	r3, #21
    adf4:	aa02      	add	r2, sp, #8
    adf6:	4694      	mov	ip, r2
    adf8:	4463      	add	r3, ip
    adfa:	469c      	mov	ip, r3
    adfc:	4461      	add	r1, ip
					if (false == itemHeader.delete)
    adfe:	790b      	ldrb	r3, [r1, #4]
    ae00:	2b00      	cmp	r3, #0
    ae02:	d1e8      	bne.n	add6 <PDS_RestoreAll+0x1e>
						memcpy((void *)(itemInfo.ramAddress), (void *)(ptr), itemHeader.size);
    ae04:	9b02      	ldr	r3, [sp, #8]
    ae06:	9301      	str	r3, [sp, #4]
    ae08:	788a      	ldrb	r2, [r1, #2]
					ptr += sizeof(ItemHeader_t);
    ae0a:	3105      	adds	r1, #5
						memcpy((void *)(itemInfo.ramAddress), (void *)(ptr), itemHeader.size);
    ae0c:	0018      	movs	r0, r3
    ae0e:	47c0      	blx	r8
    ae10:	e7e1      	b.n	add6 <PDS_RestoreAll+0x1e>
					}
				}
				if(fileMarks[pdsFileItemIdx].fIDcb != NULL)
    ae12:	68eb      	ldr	r3, [r5, #12]
    ae14:	2b00      	cmp	r3, #0
    ae16:	d000      	beq.n	ae1a <PDS_RestoreAll+0x62>
				{
					fileMarks[pdsFileItemIdx].fIDcb();
    ae18:	4798      	blx	r3
		for (uint8_t pdsFileItemIdx = 0; pdsFileItemIdx < PDS_MAX_FILE_IDX; pdsFileItemIdx++)
    ae1a:	3701      	adds	r7, #1
    ae1c:	b2ff      	uxtb	r7, r7
    ae1e:	3610      	adds	r6, #16
    ae20:	2f0c      	cmp	r7, #12
    ae22:	d02c      	beq.n	ae7e <PDS_RestoreAll+0xc6>
    ae24:	0035      	movs	r5, r6
			if ((0 != fileMarks[pdsFileItemIdx].numItems) && 			\
    ae26:	7934      	ldrb	r4, [r6, #4]
    ae28:	2c00      	cmp	r4, #0
    ae2a:	d0f6      	beq.n	ae1a <PDS_RestoreAll+0x62>
    ae2c:	6833      	ldr	r3, [r6, #0]
    ae2e:	2b00      	cmp	r3, #0
    ae30:	d0f3      	beq.n	ae1a <PDS_RestoreAll+0x62>
			(0 != fileMarks[pdsFileItemIdx].itemListAddr)			\
    ae32:	68b3      	ldr	r3, [r6, #8]
    ae34:	4699      	mov	r9, r3
			(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    ae36:	2b00      	cmp	r3, #0
    ae38:	d0ef      	beq.n	ae1a <PDS_RestoreAll+0x62>
				memset(&buffer, 0, sizeof(PdsMem_t));
    ae3a:	2280      	movs	r2, #128	; 0x80
    ae3c:	0052      	lsls	r2, r2, #1
    ae3e:	2100      	movs	r1, #0
    ae40:	a804      	add	r0, sp, #16
    ae42:	4b15      	ldr	r3, [pc, #84]	; (ae98 <PDS_RestoreAll+0xe0>)
    ae44:	4798      	blx	r3
				memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + (fileMarks[pdsFileItemIdx].numItems - 1)), sizeof(ItemMap_t));
    ae46:	4b15      	ldr	r3, [pc, #84]	; (ae9c <PDS_RestoreAll+0xe4>)
    ae48:	469c      	mov	ip, r3
    ae4a:	4464      	add	r4, ip
    ae4c:	00e4      	lsls	r4, r4, #3
    ae4e:	0021      	movs	r1, r4
    ae50:	4449      	add	r1, r9
    ae52:	2208      	movs	r2, #8
    ae54:	a802      	add	r0, sp, #8
    ae56:	4b0f      	ldr	r3, [pc, #60]	; (ae94 <PDS_RestoreAll+0xdc>)
    ae58:	4798      	blx	r3
				size = itemInfo.itemOffset + itemInfo.size + sizeof(ItemHeader_t);
    ae5a:	ab02      	add	r3, sp, #8
    ae5c:	79da      	ldrb	r2, [r3, #7]
    ae5e:	799b      	ldrb	r3, [r3, #6]
    ae60:	18d2      	adds	r2, r2, r3
				status = pdsWlRead(pdsFileItemIdx, &buffer, size);
    ae62:	3205      	adds	r2, #5
    ae64:	a904      	add	r1, sp, #16
    ae66:	0038      	movs	r0, r7
    ae68:	4b0d      	ldr	r3, [pc, #52]	; (aea0 <PDS_RestoreAll+0xe8>)
    ae6a:	4798      	blx	r3
				if (status != PDS_OK)
    ae6c:	2800      	cmp	r0, #0
    ae6e:	d107      	bne.n	ae80 <PDS_RestoreAll+0xc8>
				for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    ae70:	7933      	ldrb	r3, [r6, #4]
    ae72:	2400      	movs	r4, #0
    ae74:	2b00      	cmp	r3, #0
    ae76:	d0cc      	beq.n	ae12 <PDS_RestoreAll+0x5a>
					memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + itemIdx), sizeof(ItemMap_t));
    ae78:	4b06      	ldr	r3, [pc, #24]	; (ae94 <PDS_RestoreAll+0xdc>)
    ae7a:	4699      	mov	r9, r3
    ae7c:	e7b0      	b.n	ade0 <PDS_RestoreAll+0x28>
    ae7e:	2000      	movs	r0, #0
			}
		}
	}
#endif	
	return status;
}
    ae80:	b045      	add	sp, #276	; 0x114
    ae82:	bc0c      	pop	{r2, r3}
    ae84:	4690      	mov	r8, r2
    ae86:	4699      	mov	r9, r3
    ae88:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ae8a:	46c0      	nop			; (mov r8, r8)
    ae8c:	20000e7c 	.word	0x20000e7c
    ae90:	20001d80 	.word	0x20001d80
    ae94:	00015c7d 	.word	0x00015c7d
    ae98:	00015d01 	.word	0x00015d01
    ae9c:	1fffffff 	.word	0x1fffffff
    aea0:	0000b5a5 	.word	0x0000b5a5

0000aea4 <PDS_StoreAll>:

\param[in] none
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_StoreAll(void)
{
    aea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    aea6:	4b14      	ldr	r3, [pc, #80]	; (aef8 <PDS_StoreAll+0x54>)
    aea8:	781b      	ldrb	r3, [r3, #0]
    aeaa:	2b00      	cmp	r3, #0
    aeac:	d121      	bne.n	aef2 <PDS_StoreAll+0x4e>
    aeae:	4813      	ldr	r0, [pc, #76]	; (aefc <PDS_StoreAll+0x58>)
    aeb0:	4d13      	ldr	r5, [pc, #76]	; (af00 <PDS_StoreAll+0x5c>)
    aeb2:	0007      	movs	r7, r0
    aeb4:	37c0      	adds	r7, #192	; 0xc0
    aeb6:	2600      	movs	r6, #0
			(0 != fileMarks[pdsFileItemIdx].itemListAddr)			\
			)
			{
				for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
				{
					*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_STORE;
    aeb8:	2401      	movs	r4, #1
    aeba:	e004      	b.n	aec6 <PDS_StoreAll+0x22>
				}
				isFileSet[pdsFileItemIdx] = true;
    aebc:	702c      	strb	r4, [r5, #0]
    aebe:	3010      	adds	r0, #16
    aec0:	3501      	adds	r5, #1
		for (uint8_t pdsFileItemIdx = 0; pdsFileItemIdx < PDS_MAX_FILE_IDX; pdsFileItemIdx++)
    aec2:	4287      	cmp	r7, r0
    aec4:	d012      	beq.n	aeec <PDS_StoreAll+0x48>
    aec6:	0002      	movs	r2, r0
			if ((0 != fileMarks[pdsFileItemIdx].numItems) && 			\
    aec8:	7903      	ldrb	r3, [r0, #4]
    aeca:	2b00      	cmp	r3, #0
    aecc:	d0f7      	beq.n	aebe <PDS_StoreAll+0x1a>
    aece:	6803      	ldr	r3, [r0, #0]
    aed0:	2b00      	cmp	r3, #0
    aed2:	d0f4      	beq.n	aebe <PDS_StoreAll+0x1a>
			(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    aed4:	6883      	ldr	r3, [r0, #8]
    aed6:	2b00      	cmp	r3, #0
    aed8:	d0f1      	beq.n	aebe <PDS_StoreAll+0x1a>
    aeda:	0033      	movs	r3, r6
					*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_STORE;
    aedc:	6811      	ldr	r1, [r2, #0]
    aede:	54cc      	strb	r4, [r1, r3]
				for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    aee0:	3301      	adds	r3, #1
    aee2:	b2db      	uxtb	r3, r3
    aee4:	7911      	ldrb	r1, [r2, #4]
    aee6:	4299      	cmp	r1, r3
    aee8:	d8f8      	bhi.n	aedc <PDS_StoreAll+0x38>
    aeea:	e7e7      	b.n	aebc <PDS_StoreAll+0x18>
			}
		}
		pdsPostTask(PDS_STORE_DELETE_TASK_ID);
    aeec:	2001      	movs	r0, #1
    aeee:	4b05      	ldr	r3, [pc, #20]	; (af04 <PDS_StoreAll+0x60>)
    aef0:	4798      	blx	r3
	}
#endif	
	return PDS_OK;
}
    aef2:	2000      	movs	r0, #0
    aef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    aef6:	46c0      	nop			; (mov r8, r8)
    aef8:	20000e7c 	.word	0x20000e7c
    aefc:	20001d80 	.word	0x20001d80
    af00:	20001d74 	.word	0x20001d74
    af04:	0000b0e1 	.word	0x0000b0e1

0000af08 <PDS_RegFile>:

\param[in] argFileId - The file id to register file to PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_RegFile(PdsFileItemIdx_t argFileId, PdsFileMarks_t argFileMarks)
{
    af08:	b084      	sub	sp, #16
    af0a:	b510      	push	{r4, lr}
    af0c:	9103      	str	r1, [sp, #12]
    af0e:	9204      	str	r2, [sp, #16]
    af10:	9305      	str	r3, [sp, #20]
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    af12:	4b0b      	ldr	r3, [pc, #44]	; (af40 <PDS_RegFile+0x38>)
    af14:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    af16:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    af18:	2a00      	cmp	r2, #0
    af1a:	d102      	bne.n	af22 <PDS_RegFile+0x1a>
		{
			memcpy(&fileMarks[argFileId], &argFileMarks, sizeof(PdsFileMarks_t));
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    af1c:	3305      	adds	r3, #5
		if (PDS_MAX_FILE_IDX > argFileId)
    af1e:	280b      	cmp	r0, #11
    af20:	d904      	bls.n	af2c <PDS_RegFile+0x24>
		}
	}
#endif	
	return status;
}
    af22:	0018      	movs	r0, r3
    af24:	bc10      	pop	{r4}
    af26:	bc08      	pop	{r3}
    af28:	b004      	add	sp, #16
    af2a:	4718      	bx	r3
			memcpy(&fileMarks[argFileId], &argFileMarks, sizeof(PdsFileMarks_t));
    af2c:	0100      	lsls	r0, r0, #4
    af2e:	aa03      	add	r2, sp, #12
    af30:	4b04      	ldr	r3, [pc, #16]	; (af44 <PDS_RegFile+0x3c>)
    af32:	1818      	adds	r0, r3, r0
    af34:	ca1a      	ldmia	r2!, {r1, r3, r4}
    af36:	c01a      	stmia	r0!, {r1, r3, r4}
    af38:	6813      	ldr	r3, [r2, #0]
    af3a:	6003      	str	r3, [r0, #0]
	PdsStatus_t status = PDS_OK;
    af3c:	2300      	movs	r3, #0
    af3e:	e7f0      	b.n	af22 <PDS_RegFile+0x1a>
    af40:	20000e7c 	.word	0x20000e7c
    af44:	20001d80 	.word	0x20001d80

0000af48 <PDS_UnRegFile>:

\param[in] argFileId - The file id to register file to PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_UnRegFile(PdsFileItemIdx_t argFileId)
{
    af48:	b510      	push	{r4, lr}
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    af4a:	4b09      	ldr	r3, [pc, #36]	; (af70 <PDS_UnRegFile+0x28>)
    af4c:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    af4e:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    af50:	2a00      	cmp	r2, #0
    af52:	d102      	bne.n	af5a <PDS_UnRegFile+0x12>
		{
			memset(&fileMarks[argFileId], 0, sizeof(PdsFileMarks_t));
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    af54:	3305      	adds	r3, #5
		if (PDS_MAX_FILE_IDX > argFileId)
    af56:	280b      	cmp	r0, #11
    af58:	d901      	bls.n	af5e <PDS_UnRegFile+0x16>
		}
	}
#endif
	return status;
}
    af5a:	0018      	movs	r0, r3
    af5c:	bd10      	pop	{r4, pc}
			memset(&fileMarks[argFileId], 0, sizeof(PdsFileMarks_t));
    af5e:	0100      	lsls	r0, r0, #4
    af60:	4b04      	ldr	r3, [pc, #16]	; (af74 <PDS_UnRegFile+0x2c>)
    af62:	18c0      	adds	r0, r0, r3
    af64:	3210      	adds	r2, #16
    af66:	2100      	movs	r1, #0
    af68:	4b03      	ldr	r3, [pc, #12]	; (af78 <PDS_UnRegFile+0x30>)
    af6a:	4798      	blx	r3
	PdsStatus_t status = PDS_OK;
    af6c:	2300      	movs	r3, #0
    af6e:	e7f4      	b.n	af5a <PDS_UnRegFile+0x12>
    af70:	20000e7c 	.word	0x20000e7c
    af74:	20001d80 	.word	0x20001d80
    af78:	00015d01 	.word	0x00015d01

0000af7c <pdsNvmInit>:

\param[in] none
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t pdsNvmInit(void)
{
    af7c:	b500      	push	{lr}
    af7e:	b085      	sub	sp, #20
	PdsStatus_t status = PDS_OK;
	status_code_t statusCode;
	struct nvm_parameters parameters;

	nvm_get_parameters(&parameters);
    af80:	4668      	mov	r0, sp
    af82:	4b0b      	ldr	r3, [pc, #44]	; (afb0 <pdsNvmInit+0x34>)
    af84:	4798      	blx	r3
	
	statusCode = nvm_init(INT_FLASH);
    af86:	2000      	movs	r0, #0
    af88:	4b0a      	ldr	r3, [pc, #40]	; (afb4 <pdsNvmInit+0x38>)
    af8a:	4798      	blx	r3
	if (STATUS_OK != (status_code_genare_t) statusCode)
	{
		return PDS_ERROR;
    af8c:	2302      	movs	r3, #2
	if (STATUS_OK != (status_code_genare_t) statusCode)
    af8e:	2800      	cmp	r0, #0
    af90:	d002      	beq.n	af98 <pdsNvmInit+0x1c>
	{
		return PDS_NOT_ENOUGH_MEMORY;
	}
	
	return status;
}
    af92:	0018      	movs	r0, r3
    af94:	b005      	add	sp, #20
    af96:	bd00      	pop	{pc}
	if (EEPROM_SIZE > ( (parameters.rww_eeprom_number_of_pages/NVMCTRL_ROW_PAGES) * NVMCTRL_ROW_SIZE) )
    af98:	466b      	mov	r3, sp
    af9a:	899a      	ldrh	r2, [r3, #12]
    af9c:	0892      	lsrs	r2, r2, #2
    af9e:	0212      	lsls	r2, r2, #8
    afa0:	4905      	ldr	r1, [pc, #20]	; (afb8 <pdsNvmInit+0x3c>)
	return status;
    afa2:	0fd3      	lsrs	r3, r2, #31
    afa4:	17c8      	asrs	r0, r1, #31
    afa6:	4291      	cmp	r1, r2
    afa8:	4143      	adcs	r3, r0
    afaa:	009b      	lsls	r3, r3, #2
    afac:	e7f1      	b.n	af92 <pdsNvmInit+0x16>
    afae:	46c0      	nop			; (mov r8, r8)
    afb0:	0000102d 	.word	0x0000102d
    afb4:	0000c87d 	.word	0x0000c87d
    afb8:	00001fff 	.word	0x00001fff

0000afbc <pdsNvmRead>:
\param[in] 	buffer - The buffer containing data to be read.
\param[in] 	size - The size of the data in the buffer.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t pdsNvmRead(uint16_t rowId, PdsMem_t *buffer, uint16_t size)
{
    afbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    afbe:	000c      	movs	r4, r1
\param[out] uint16_t - The calculated 16 bit CRC.
******************************************************************************/
static uint32_t nvmLogicalRowToPhysicalAddr(uint16_t logicalRow)
{
	//return (NVMCTRL_RWW_EEPROM_ADDR + (NVMCTRL_ROW_SIZE * logicalRow)); // PRVN
	 return (PDS_FLASH_START_ADDRESS + (NVMCTRL_ROW_SIZE * logicalRow));
    afc0:	2380      	movs	r3, #128	; 0x80
    afc2:	01db      	lsls	r3, r3, #7
    afc4:	469c      	mov	ip, r3
    afc6:	4460      	add	r0, ip
    afc8:	0205      	lsls	r5, r0, #8
	if (EEPROM_ROW_SIZE == size)
    afca:	2380      	movs	r3, #128	; 0x80
    afcc:	005b      	lsls	r3, r3, #1
    afce:	429a      	cmp	r2, r3
    afd0:	d00e      	beq.n	aff0 <pdsNvmRead+0x34>
		size += sizeof(PdsNvmHeader_t);
    afd2:	3204      	adds	r2, #4
    afd4:	b296      	uxth	r6, r2
			statusCode = nvm_read(INT_FLASH, addr, (uint8_t *const)buffer, size);
    afd6:	4f1e      	ldr	r7, [pc, #120]	; (b050 <pdsNvmRead+0x94>)
    afd8:	0033      	movs	r3, r6
    afda:	0022      	movs	r2, r4
    afdc:	0029      	movs	r1, r5
    afde:	2000      	movs	r0, #0
    afe0:	47b8      	blx	r7
    afe2:	b2c3      	uxtb	r3, r0
		} while (statusCode == STATUS_BUSY);		
    afe4:	2b05      	cmp	r3, #5
    afe6:	d0f7      	beq.n	afd8 <pdsNvmRead+0x1c>
		return PDS_ERROR;
    afe8:	2002      	movs	r0, #2
	if (STATUS_OK != statusCode)
    afea:	2b00      	cmp	r3, #0
    afec:	d00b      	beq.n	b006 <pdsNvmRead+0x4a>
}
    afee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			statusCode = nvm_read(INT_FLASH, addr, (uint8_t *const)buffer, size);
    aff0:	001e      	movs	r6, r3
    aff2:	4f17      	ldr	r7, [pc, #92]	; (b050 <pdsNvmRead+0x94>)
    aff4:	0033      	movs	r3, r6
    aff6:	0022      	movs	r2, r4
    aff8:	0029      	movs	r1, r5
    affa:	2000      	movs	r0, #0
    affc:	47b8      	blx	r7
    affe:	b2c3      	uxtb	r3, r0
		} while (statusCode == STATUS_BUSY);
    b000:	2b05      	cmp	r3, #5
    b002:	d0f7      	beq.n	aff4 <pdsNvmRead+0x38>
    b004:	e7f0      	b.n	afe8 <pdsNvmRead+0x2c>
	crc = buffer->NVM_Struct.pdsNvmHeader.crc;
    b006:	7823      	ldrb	r3, [r4, #0]
    b008:	7860      	ldrb	r0, [r4, #1]
    b00a:	0200      	lsls	r0, r0, #8
    b00c:	4318      	orrs	r0, r3
	if (crc != calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)&(buffer->NVM_Struct.pdsNvmData))) 
    b00e:	78a6      	ldrb	r6, [r4, #2]
    b010:	3404      	adds	r4, #4
  for (uint16_t i = 0; i < length; i++)
    b012:	2e00      	cmp	r6, #0
    b014:	d017      	beq.n	b046 <pdsNvmRead+0x8a>
    b016:	0025      	movs	r5, r4
    b018:	3e01      	subs	r6, #1
    b01a:	b2b6      	uxth	r6, r6
    b01c:	3601      	adds	r6, #1
    b01e:	19a4      	adds	r4, r4, r6
    b020:	2600      	movs	r6, #0
  byte ^= initValue & 0xffU;
    b022:	782b      	ldrb	r3, [r5, #0]
    b024:	4073      	eors	r3, r6
    b026:	b2d9      	uxtb	r1, r3
  byte ^= byte << 4U;
    b028:	010b      	lsls	r3, r1, #4
    b02a:	404b      	eors	r3, r1
    b02c:	b2db      	uxtb	r3, r3
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    b02e:	b29a      	uxth	r2, r3
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    b030:	091b      	lsrs	r3, r3, #4
    b032:	00d1      	lsls	r1, r2, #3
    b034:	404b      	eors	r3, r1
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    b036:	0212      	lsls	r2, r2, #8
    b038:	0a36      	lsrs	r6, r6, #8
    b03a:	4332      	orrs	r2, r6
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    b03c:	4053      	eors	r3, r2
    b03e:	b29e      	uxth	r6, r3
    b040:	3501      	adds	r5, #1
  for (uint16_t i = 0; i < length; i++)
    b042:	42a5      	cmp	r5, r4
    b044:	d1ed      	bne.n	b022 <pdsNvmRead+0x66>
	if (crc != calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)&(buffer->NVM_Struct.pdsNvmData))) 
    b046:	1b80      	subs	r0, r0, r6
    b048:	1e46      	subs	r6, r0, #1
    b04a:	41b0      	sbcs	r0, r6
		return PDS_ERROR;
    b04c:	b2c0      	uxtb	r0, r0
    b04e:	e7ce      	b.n	afee <pdsNvmRead+0x32>
    b050:	0000c70d 	.word	0x0000c70d

0000b054 <pdsNvmWrite>:
{
    b054:	b5f0      	push	{r4, r5, r6, r7, lr}
    b056:	46c6      	mov	lr, r8
    b058:	b500      	push	{lr}
    b05a:	4680      	mov	r8, r0
    b05c:	000c      	movs	r4, r1
	buffer->NVM_Struct.pdsNvmHeader.version = PDS_NVM_VERSION;
    b05e:	2301      	movs	r3, #1
    b060:	70cb      	strb	r3, [r1, #3]
	buffer->NVM_Struct.pdsNvmHeader.size = size;
    b062:	708a      	strb	r2, [r1, #2]
    b064:	27ff      	movs	r7, #255	; 0xff
    b066:	4017      	ands	r7, r2
	buffer->NVM_Struct.pdsNvmHeader.crc = calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)(&(buffer->NVM_Struct.pdsNvmData)));
    b068:	1d0e      	adds	r6, r1, #4
  for (uint16_t i = 0; i < length; i++)
    b06a:	2f00      	cmp	r7, #0
    b06c:	d017      	beq.n	b09e <pdsNvmWrite+0x4a>
    b06e:	0030      	movs	r0, r6
    b070:	3f01      	subs	r7, #1
    b072:	b2bf      	uxth	r7, r7
    b074:	3701      	adds	r7, #1
    b076:	19f6      	adds	r6, r6, r7
    b078:	2700      	movs	r7, #0
  byte ^= initValue & 0xffU;
    b07a:	7803      	ldrb	r3, [r0, #0]
    b07c:	407b      	eors	r3, r7
    b07e:	b2d9      	uxtb	r1, r3
  byte ^= byte << 4U;
    b080:	010b      	lsls	r3, r1, #4
    b082:	404b      	eors	r3, r1
    b084:	b2db      	uxtb	r3, r3
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    b086:	b299      	uxth	r1, r3
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    b088:	091b      	lsrs	r3, r3, #4
    b08a:	00cd      	lsls	r5, r1, #3
    b08c:	406b      	eors	r3, r5
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    b08e:	0209      	lsls	r1, r1, #8
    b090:	0a3f      	lsrs	r7, r7, #8
    b092:	4339      	orrs	r1, r7
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    b094:	404b      	eors	r3, r1
    b096:	b29f      	uxth	r7, r3
    b098:	3001      	adds	r0, #1
  for (uint16_t i = 0; i < length; i++)
    b09a:	42b0      	cmp	r0, r6
    b09c:	d1ed      	bne.n	b07a <pdsNvmWrite+0x26>
	buffer->NVM_Struct.pdsNvmHeader.crc = calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)(&(buffer->NVM_Struct.pdsNvmData)));
    b09e:	7027      	strb	r7, [r4, #0]
    b0a0:	0a3f      	lsrs	r7, r7, #8
    b0a2:	7067      	strb	r7, [r4, #1]
	size += sizeof(PdsNvmHeader_t);
    b0a4:	3204      	adds	r2, #4
    b0a6:	b296      	uxth	r6, r2
	 return (PDS_FLASH_START_ADDRESS + (NVMCTRL_ROW_SIZE * logicalRow));
    b0a8:	2180      	movs	r1, #128	; 0x80
    b0aa:	01c9      	lsls	r1, r1, #7
    b0ac:	4441      	add	r1, r8
    b0ae:	0209      	lsls	r1, r1, #8
	statusCode = nvm_write(INT_FLASH, addr, (uint8_t *const)buffer, size);
    b0b0:	0033      	movs	r3, r6
    b0b2:	0022      	movs	r2, r4
    b0b4:	2000      	movs	r0, #0
    b0b6:	4f08      	ldr	r7, [pc, #32]	; (b0d8 <pdsNvmWrite+0x84>)
    b0b8:	47b8      	blx	r7
		return PDS_ERROR;
    b0ba:	2302      	movs	r3, #2
	if (STATUS_OK != (status_code_genare_t) statusCode)
    b0bc:	2800      	cmp	r0, #0
    b0be:	d003      	beq.n	b0c8 <pdsNvmWrite+0x74>
}
    b0c0:	0018      	movs	r0, r3
    b0c2:	bc04      	pop	{r2}
    b0c4:	4690      	mov	r8, r2
    b0c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	status = pdsNvmRead(rowId, (PdsMem_t *const)buffer, size);
    b0c8:	0032      	movs	r2, r6
    b0ca:	0021      	movs	r1, r4
    b0cc:	4640      	mov	r0, r8
    b0ce:	4b03      	ldr	r3, [pc, #12]	; (b0dc <pdsNvmWrite+0x88>)
    b0d0:	4798      	blx	r3
    b0d2:	0003      	movs	r3, r0
	return status;
    b0d4:	e7f4      	b.n	b0c0 <pdsNvmWrite+0x6c>
    b0d6:	46c0      	nop			; (mov r8, r8)
    b0d8:	0000c769 	.word	0x0000c769
    b0dc:	0000afbd 	.word	0x0000afbd

0000b0e0 <pdsPostTask>:
\brief Set task for PDS task manager.

\param[in] id - a single value from the type PdsTaskIds_t
******************************************************************************/
void pdsPostTask(PdsTaskIds_t id)
{
    b0e0:	b510      	push	{r4, lr}
    b0e2:	0004      	movs	r4, r0
    ATOMIC_SECTION_ENTER
    b0e4:	4b05      	ldr	r3, [pc, #20]	; (b0fc <pdsPostTask+0x1c>)
    b0e6:	4798      	blx	r3
    pdsTaskFlags |= id;
    b0e8:	4b05      	ldr	r3, [pc, #20]	; (b100 <pdsPostTask+0x20>)
    b0ea:	7818      	ldrb	r0, [r3, #0]
    b0ec:	4320      	orrs	r0, r4
    b0ee:	7018      	strb	r0, [r3, #0]
    ATOMIC_SECTION_EXIT
    b0f0:	4b04      	ldr	r3, [pc, #16]	; (b104 <pdsPostTask+0x24>)
    b0f2:	4798      	blx	r3

    /* Also post a PDS task to the system */
    SYSTEM_PostTask(PDS_TASK_ID);
    b0f4:	2008      	movs	r0, #8
    b0f6:	4b04      	ldr	r3, [pc, #16]	; (b108 <pdsPostTask+0x28>)
    b0f8:	4798      	blx	r3
}
    b0fa:	bd10      	pop	{r4, pc}
    b0fc:	00005629 	.word	0x00005629
    b100:	20000e7d 	.word	0x20000e7d
    b104:	00005635 	.word	0x00005635
    b108:	0000c2d9 	.word	0x0000c2d9

0000b10c <pdsStoreDeleteHandler>:
		initiate store/delete operation.

\param[out] status - The return status of the function's operation.
******************************************************************************/
static SYSTEM_TaskStatus_t pdsStoreDeleteHandler(void)
{
    b10c:	b5f0      	push	{r4, r5, r6, r7, lr}
    b10e:	46de      	mov	lr, fp
    b110:	4657      	mov	r7, sl
    b112:	464e      	mov	r6, r9
    b114:	4645      	mov	r5, r8
    b116:	b5e0      	push	{r5, r6, r7, lr}
    b118:	b0c5      	sub	sp, #276	; 0x114
	PdsStatus_t status = SYSTEM_TASK_SUCCESS;

	PdsFileItemIdx_t fileId = PDS_FILE_MAC_01_IDX;
	PdsMem_t buffer;

	memset(&buffer, 0, sizeof(PdsMem_t));
    b11a:	2280      	movs	r2, #128	; 0x80
    b11c:	0052      	lsls	r2, r2, #1
    b11e:	2100      	movs	r1, #0
    b120:	a804      	add	r0, sp, #16
    b122:	4b54      	ldr	r3, [pc, #336]	; (b274 <pdsStoreDeleteHandler+0x168>)
    b124:	4798      	blx	r3
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
	{
		if (true == isFileSet[fileId])
    b126:	4b54      	ldr	r3, [pc, #336]	; (b278 <pdsStoreDeleteHandler+0x16c>)
    b128:	781b      	ldrb	r3, [r3, #0]
    b12a:	2b00      	cmp	r3, #0
    b12c:	d112      	bne.n	b154 <pdsStoreDeleteHandler+0x48>
    b12e:	2401      	movs	r4, #1
    b130:	4a51      	ldr	r2, [pc, #324]	; (b278 <pdsStoreDeleteHandler+0x16c>)
    b132:	9400      	str	r4, [sp, #0]
    b134:	5d13      	ldrb	r3, [r2, r4]
    b136:	2b00      	cmp	r3, #0
    b138:	d10f      	bne.n	b15a <pdsStoreDeleteHandler+0x4e>
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    b13a:	3401      	adds	r4, #1
    b13c:	b2e4      	uxtb	r4, r4
    b13e:	2c0b      	cmp	r4, #11
    b140:	d9f7      	bls.n	b132 <pdsStoreDeleteHandler+0x26>
	PdsStatus_t status = SYSTEM_TASK_SUCCESS;
    b142:	2500      	movs	r5, #0
			break;
		}
	}

	return status;
}
    b144:	0028      	movs	r0, r5
    b146:	b045      	add	sp, #276	; 0x114
    b148:	bc3c      	pop	{r2, r3, r4, r5}
    b14a:	4690      	mov	r8, r2
    b14c:	4699      	mov	r9, r3
    b14e:	46a2      	mov	sl, r4
    b150:	46ab      	mov	fp, r5
    b152:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (true == isFileSet[fileId])
    b154:	2300      	movs	r3, #0
    b156:	9300      	str	r3, [sp, #0]
	PdsFileItemIdx_t fileId = PDS_FILE_MAC_01_IDX;
    b158:	2400      	movs	r4, #0
	uint8_t *ptr;
	ItemMap_t itemInfo;
	ItemHeader_t itemHeader;
	uint16_t size;

	memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + (fileMarks[pdsFileItemIdx].numItems - 1)), sizeof(ItemMap_t));
    b15a:	9b00      	ldr	r3, [sp, #0]
    b15c:	011a      	lsls	r2, r3, #4
    b15e:	4b47      	ldr	r3, [pc, #284]	; (b27c <pdsStoreDeleteHandler+0x170>)
    b160:	189b      	adds	r3, r3, r2
    b162:	7919      	ldrb	r1, [r3, #4]
    b164:	4a46      	ldr	r2, [pc, #280]	; (b280 <pdsStoreDeleteHandler+0x174>)
    b166:	4694      	mov	ip, r2
    b168:	4461      	add	r1, ip
    b16a:	00c9      	lsls	r1, r1, #3
    b16c:	689b      	ldr	r3, [r3, #8]
    b16e:	1859      	adds	r1, r3, r1
    b170:	2208      	movs	r2, #8
    b172:	a802      	add	r0, sp, #8
    b174:	4b43      	ldr	r3, [pc, #268]	; (b284 <pdsStoreDeleteHandler+0x178>)
    b176:	4798      	blx	r3
	size = itemInfo.itemOffset + itemInfo.size + sizeof(ItemHeader_t);
    b178:	ab02      	add	r3, sp, #8
    b17a:	79da      	ldrb	r2, [r3, #7]
    b17c:	799b      	ldrb	r3, [r3, #6]
    b17e:	18d2      	adds	r2, r2, r3
	status = pdsWlRead(pdsFileItemIdx, (PdsMem_t *)buffer, size);
    b180:	3205      	adds	r2, #5
    b182:	a904      	add	r1, sp, #16
    b184:	0020      	movs	r0, r4
    b186:	4b40      	ldr	r3, [pc, #256]	; (b288 <pdsStoreDeleteHandler+0x17c>)
    b188:	4798      	blx	r3
    b18a:	1e05      	subs	r5, r0, #0

	if ((PDS_OK != status) && (PDS_NOT_FOUND != status))
    b18c:	d111      	bne.n	b1b2 <pdsStoreDeleteHandler+0xa6>
	}

	itemHeader.magic = PDS_MAGIC;
	itemHeader.version = PDS_FILES_VERSION;

	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    b18e:	9b00      	ldr	r3, [sp, #0]
    b190:	011a      	lsls	r2, r3, #4
    b192:	4b3a      	ldr	r3, [pc, #232]	; (b27c <pdsStoreDeleteHandler+0x170>)
    b194:	189b      	adds	r3, r3, r2
    b196:	791b      	ldrb	r3, [r3, #4]
    b198:	2500      	movs	r5, #0
    b19a:	2b00      	cmp	r3, #0
    b19c:	d04a      	beq.n	b234 <pdsStoreDeleteHandler+0x128>
	{

		memcpy((void *)&itemInfo, (fileMarks[pdsFileItemIdx].itemListAddr) + itemIdx, sizeof(ItemMap_t));
    b19e:	4b37      	ldr	r3, [pc, #220]	; (b27c <pdsStoreDeleteHandler+0x170>)
    b1a0:	4699      	mov	r9, r3
    b1a2:	9b00      	ldr	r3, [sp, #0]
    b1a4:	011e      	lsls	r6, r3, #4
    b1a6:	46b3      	mov	fp, r6
    b1a8:	44cb      	add	fp, r9
    b1aa:	4b36      	ldr	r3, [pc, #216]	; (b284 <pdsStoreDeleteHandler+0x178>)
    b1ac:	469a      	mov	sl, r3
	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    b1ae:	465f      	mov	r7, fp
    b1b0:	e01b      	b.n	b1ea <pdsStoreDeleteHandler+0xde>
	if ((PDS_OK != status) && (PDS_NOT_FOUND != status))
    b1b2:	2803      	cmp	r0, #3
    b1b4:	d144      	bne.n	b240 <pdsStoreDeleteHandler+0x134>
    b1b6:	e7ea      	b.n	b18e <pdsStoreDeleteHandler+0x82>
		ptr = (uint8_t *)(&(((PdsMem_t *)(buffer))->NVM_Struct.pdsNvmData.WL_Struct.pdsWlData));
		ptr += itemInfo.itemOffset;

		if (PDS_OP_STORE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
		{
			*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_NONE;
    b1b8:	2100      	movs	r1, #0
    b1ba:	7019      	strb	r1, [r3, #0]
			itemHeader.size = itemInfo.size;
    b1bc:	ab02      	add	r3, sp, #8
    b1be:	799a      	ldrb	r2, [r3, #6]
			itemHeader.itemId = itemInfo.itemId;
    b1c0:	795b      	ldrb	r3, [r3, #5]
    b1c2:	4698      	mov	r8, r3
			itemHeader.delete = false;
			memcpy((void *)(ptr), (void *)&itemHeader, sizeof(ItemHeader_t));
    b1c4:	23a5      	movs	r3, #165	; 0xa5
    b1c6:	7003      	strb	r3, [r0, #0]
    b1c8:	2301      	movs	r3, #1
    b1ca:	7043      	strb	r3, [r0, #1]
    b1cc:	7082      	strb	r2, [r0, #2]
    b1ce:	4643      	mov	r3, r8
    b1d0:	70c3      	strb	r3, [r0, #3]
    b1d2:	7101      	strb	r1, [r0, #4]
			ptr += sizeof(ItemHeader_t);
    b1d4:	3005      	adds	r0, #5
			memcpy((void *)(ptr), (void *)itemInfo.ramAddress, itemInfo.size);
    b1d6:	9b02      	ldr	r3, [sp, #8]
    b1d8:	9301      	str	r3, [sp, #4]
    b1da:	0019      	movs	r1, r3
    b1dc:	4b29      	ldr	r3, [pc, #164]	; (b284 <pdsStoreDeleteHandler+0x178>)
    b1de:	4798      	blx	r3
	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    b1e0:	3501      	adds	r5, #1
    b1e2:	b2ed      	uxtb	r5, r5
    b1e4:	793b      	ldrb	r3, [r7, #4]
    b1e6:	42ab      	cmp	r3, r5
    b1e8:	d924      	bls.n	b234 <pdsStoreDeleteHandler+0x128>
		memcpy((void *)&itemInfo, (fileMarks[pdsFileItemIdx].itemListAddr) + itemIdx, sizeof(ItemMap_t));
    b1ea:	00e9      	lsls	r1, r5, #3
    b1ec:	465b      	mov	r3, fp
    b1ee:	689b      	ldr	r3, [r3, #8]
    b1f0:	469c      	mov	ip, r3
    b1f2:	4461      	add	r1, ip
    b1f4:	2208      	movs	r2, #8
    b1f6:	a802      	add	r0, sp, #8
    b1f8:	47d0      	blx	sl
		ptr += itemInfo.itemOffset;
    b1fa:	ab02      	add	r3, sp, #8
    b1fc:	79d8      	ldrb	r0, [r3, #7]
    b1fe:	2315      	movs	r3, #21
    b200:	aa02      	add	r2, sp, #8
    b202:	4694      	mov	ip, r2
    b204:	4463      	add	r3, ip
    b206:	469c      	mov	ip, r3
    b208:	4460      	add	r0, ip
		if (PDS_OP_STORE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
    b20a:	464b      	mov	r3, r9
    b20c:	58f3      	ldr	r3, [r6, r3]
    b20e:	195b      	adds	r3, r3, r5
    b210:	781a      	ldrb	r2, [r3, #0]
    b212:	2a01      	cmp	r2, #1
    b214:	d0d0      	beq.n	b1b8 <pdsStoreDeleteHandler+0xac>
		}
		else if (PDS_OP_DELETE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
    b216:	2a02      	cmp	r2, #2
    b218:	d1e2      	bne.n	b1e0 <pdsStoreDeleteHandler+0xd4>
		{
			*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_NONE;
    b21a:	2200      	movs	r2, #0
    b21c:	701a      	strb	r2, [r3, #0]
			itemHeader.size = itemInfo.size;
    b21e:	ab02      	add	r3, sp, #8
    b220:	7999      	ldrb	r1, [r3, #6]
			itemHeader.itemId = itemInfo.itemId;
    b222:	795a      	ldrb	r2, [r3, #5]
			itemHeader.delete = true;
			memcpy((void *)(ptr), (void *)&itemHeader, sizeof(ItemHeader_t));
    b224:	23a5      	movs	r3, #165	; 0xa5
    b226:	7003      	strb	r3, [r0, #0]
    b228:	3ba4      	subs	r3, #164	; 0xa4
    b22a:	7043      	strb	r3, [r0, #1]
    b22c:	7081      	strb	r1, [r0, #2]
    b22e:	70c2      	strb	r2, [r0, #3]
    b230:	7103      	strb	r3, [r0, #4]
    b232:	e7d5      	b.n	b1e0 <pdsStoreDeleteHandler+0xd4>
		}
	}

	memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + fileMarks[pdsFileItemIdx].numItems), sizeof(ItemMap_t));
	size = itemInfo.itemOffset + itemInfo.size + sizeof(ItemHeader_t);
	status = pdsWlWrite(pdsFileItemIdx, (PdsMem_t *)buffer, PDS_WL_DATA_SIZE);
    b234:	22f3      	movs	r2, #243	; 0xf3
    b236:	a904      	add	r1, sp, #16
    b238:	0020      	movs	r0, r4
    b23a:	4b14      	ldr	r3, [pc, #80]	; (b28c <pdsStoreDeleteHandler+0x180>)
    b23c:	4798      	blx	r3
    b23e:	0005      	movs	r5, r0
			isFileSet[fileId] = false;
    b240:	2200      	movs	r2, #0
    b242:	4b0d      	ldr	r3, [pc, #52]	; (b278 <pdsStoreDeleteHandler+0x16c>)
    b244:	9900      	ldr	r1, [sp, #0]
    b246:	545a      	strb	r2, [r3, r1]
			fileId++;
    b248:	3401      	adds	r4, #1
    b24a:	b2e3      	uxtb	r3, r4
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    b24c:	2b0b      	cmp	r3, #11
    b24e:	d900      	bls.n	b252 <pdsStoreDeleteHandler+0x146>
    b250:	e778      	b.n	b144 <pdsStoreDeleteHandler+0x38>
		if (isFileSet[fileId])
    b252:	4a09      	ldr	r2, [pc, #36]	; (b278 <pdsStoreDeleteHandler+0x16c>)
    b254:	5cd2      	ldrb	r2, [r2, r3]
    b256:	2a00      	cmp	r2, #0
    b258:	d108      	bne.n	b26c <pdsStoreDeleteHandler+0x160>
    b25a:	4907      	ldr	r1, [pc, #28]	; (b278 <pdsStoreDeleteHandler+0x16c>)
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    b25c:	3301      	adds	r3, #1
    b25e:	b2db      	uxtb	r3, r3
    b260:	2b0b      	cmp	r3, #11
    b262:	d900      	bls.n	b266 <pdsStoreDeleteHandler+0x15a>
    b264:	e76e      	b.n	b144 <pdsStoreDeleteHandler+0x38>
		if (isFileSet[fileId])
    b266:	5cca      	ldrb	r2, [r1, r3]
    b268:	2a00      	cmp	r2, #0
    b26a:	d0f7      	beq.n	b25c <pdsStoreDeleteHandler+0x150>
			pdsPostTask(PDS_STORE_DELETE_TASK_ID);
    b26c:	2001      	movs	r0, #1
    b26e:	4b08      	ldr	r3, [pc, #32]	; (b290 <pdsStoreDeleteHandler+0x184>)
    b270:	4798      	blx	r3
			break;
    b272:	e767      	b.n	b144 <pdsStoreDeleteHandler+0x38>
    b274:	00015d01 	.word	0x00015d01
    b278:	20001d74 	.word	0x20001d74
    b27c:	20001d80 	.word	0x20001d80
    b280:	1fffffff 	.word	0x1fffffff
    b284:	00015c7d 	.word	0x00015c7d
    b288:	0000b5a5 	.word	0x0000b5a5
    b28c:	0000b4b5 	.word	0x0000b4b5
    b290:	0000b0e1 	.word	0x0000b0e1

0000b294 <PDS_TaskHandler>:
{
    b294:	b510      	push	{r4, lr}
    if (pdsTaskFlags)
    b296:	4b0e      	ldr	r3, [pc, #56]	; (b2d0 <PDS_TaskHandler+0x3c>)
    b298:	781b      	ldrb	r3, [r3, #0]
    b29a:	2b00      	cmp	r3, #0
    b29c:	d003      	beq.n	b2a6 <PDS_TaskHandler+0x12>
            if ((1 << taskId) & (pdsTaskFlags))
    b29e:	4b0c      	ldr	r3, [pc, #48]	; (b2d0 <PDS_TaskHandler+0x3c>)
    b2a0:	781b      	ldrb	r3, [r3, #0]
    b2a2:	07db      	lsls	r3, r3, #31
    b2a4:	d401      	bmi.n	b2aa <PDS_TaskHandler+0x16>
}
    b2a6:	2000      	movs	r0, #0
    b2a8:	bd10      	pop	{r4, pc}
                ATOMIC_SECTION_ENTER
    b2aa:	4b0a      	ldr	r3, [pc, #40]	; (b2d4 <PDS_TaskHandler+0x40>)
    b2ac:	4798      	blx	r3
                pdsTaskFlags &= ~(1 << taskId);
    b2ae:	4c08      	ldr	r4, [pc, #32]	; (b2d0 <PDS_TaskHandler+0x3c>)
    b2b0:	7823      	ldrb	r3, [r4, #0]
    b2b2:	2201      	movs	r2, #1
    b2b4:	4393      	bics	r3, r2
    b2b6:	7023      	strb	r3, [r4, #0]
                ATOMIC_SECTION_EXIT
    b2b8:	4b07      	ldr	r3, [pc, #28]	; (b2d8 <PDS_TaskHandler+0x44>)
    b2ba:	4798      	blx	r3
                pdsTaskHandlers[taskId]();
    b2bc:	4b07      	ldr	r3, [pc, #28]	; (b2dc <PDS_TaskHandler+0x48>)
    b2be:	4798      	blx	r3
				if (pdsTaskFlags)
    b2c0:	7823      	ldrb	r3, [r4, #0]
    b2c2:	2b00      	cmp	r3, #0
    b2c4:	d0ef      	beq.n	b2a6 <PDS_TaskHandler+0x12>
                    SYSTEM_PostTask(PDS_TASK_ID);
    b2c6:	2008      	movs	r0, #8
    b2c8:	4b05      	ldr	r3, [pc, #20]	; (b2e0 <PDS_TaskHandler+0x4c>)
    b2ca:	4798      	blx	r3
    b2cc:	e7eb      	b.n	b2a6 <PDS_TaskHandler+0x12>
    b2ce:	46c0      	nop			; (mov r8, r8)
    b2d0:	20000e7d 	.word	0x20000e7d
    b2d4:	00005629 	.word	0x00005629
    b2d8:	00005635 	.word	0x00005635
    b2dc:	0000b10d 	.word	0x0000b10d
    b2e0:	0000c2d9 	.word	0x0000c2d9

0000b2e4 <pdsUpdateRowMap>:
		in the row map.

\param[in] - return none
******************************************************************************/
static void pdsUpdateRowMap()
{
    b2e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    b2e6:	4e12      	ldr	r6, [pc, #72]	; (b330 <pdsUpdateRowMap+0x4c>)
    b2e8:	0037      	movs	r7, r6
    b2ea:	3718      	adds	r7, #24
	uint16_t rowIdx = USHRT_MAX;
    for(uint16_t memId = 0, rowIdxLocal = 0 ; memId < PDS_MAX_FILE_IDX; memId++)
    {
		
        // make all the previous indexes of the max_counter_row_idx invalid by writing 0xFF
		if(USHRT_MAX != fileMap[memId].maxCounterRowIdx)
    b2ec:	4d11      	ldr	r5, [pc, #68]	; (b334 <pdsUpdateRowMap+0x50>)
		{
			rowIdx = rowMap[fileMap[memId].maxCounterRowIdx].previousIdx;
    b2ee:	4b12      	ldr	r3, [pc, #72]	; (b338 <pdsUpdateRowMap+0x54>)
    b2f0:	469c      	mov	ip, r3
			rowMap[fileMap[memId].maxCounterRowIdx].previousIdx = USHRT_MAX;
    b2f2:	2101      	movs	r1, #1
    b2f4:	4249      	negs	r1, r1
			while(rowIdx != USHRT_MAX)
			{
				rowIdxLocal = rowMap[rowIdx].previousIdx;
    b2f6:	0018      	movs	r0, r3
    b2f8:	e002      	b.n	b300 <pdsUpdateRowMap+0x1c>
    b2fa:	3602      	adds	r6, #2
    for(uint16_t memId = 0, rowIdxLocal = 0 ; memId < PDS_MAX_FILE_IDX; memId++)
    b2fc:	42be      	cmp	r6, r7
    b2fe:	d015      	beq.n	b32c <pdsUpdateRowMap+0x48>
		if(USHRT_MAX != fileMap[memId].maxCounterRowIdx)
    b300:	8833      	ldrh	r3, [r6, #0]
    b302:	42ab      	cmp	r3, r5
    b304:	d0f9      	beq.n	b2fa <pdsUpdateRowMap+0x16>
			rowIdx = rowMap[fileMap[memId].maxCounterRowIdx].previousIdx;
    b306:	00db      	lsls	r3, r3, #3
    b308:	4463      	add	r3, ip
    b30a:	001a      	movs	r2, r3
    b30c:	88db      	ldrh	r3, [r3, #6]
			rowMap[fileMap[memId].maxCounterRowIdx].previousIdx = USHRT_MAX;
    b30e:	80d1      	strh	r1, [r2, #6]
			while(rowIdx != USHRT_MAX)
    b310:	42ab      	cmp	r3, r5
    b312:	d0f2      	beq.n	b2fa <pdsUpdateRowMap+0x16>
				rowIdxLocal = rowMap[rowIdx].previousIdx;
    b314:	001a      	movs	r2, r3
    b316:	00db      	lsls	r3, r3, #3
    b318:	18c3      	adds	r3, r0, r3
    b31a:	88db      	ldrh	r3, [r3, #6]
				rowMap[rowIdx].previousIdx = USHRT_MAX;
    b31c:	00d2      	lsls	r2, r2, #3
    b31e:	1884      	adds	r4, r0, r2
    b320:	80e1      	strh	r1, [r4, #6]
				rowMap[rowIdx].counter = UINT_MAX;
    b322:	5011      	str	r1, [r2, r0]
				rowMap[rowIdx].memId = USHRT_MAX;
    b324:	80a1      	strh	r1, [r4, #4]
			while(rowIdx != USHRT_MAX)
    b326:	42ab      	cmp	r3, r5
    b328:	d1f4      	bne.n	b314 <pdsUpdateRowMap+0x30>
    b32a:	e7e6      	b.n	b2fa <pdsUpdateRowMap+0x16>
				rowIdx = rowIdxLocal;
			}
		}
    }
}
    b32c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b32e:	46c0      	nop			; (mov r8, r8)
    b330:	20000e80 	.word	0x20000e80
    b334:	0000ffff 	.word	0x0000ffff
    b338:	20000e98 	.word	0x20000e98

0000b33c <pdsUpdateFileMap>:
\brief Updates the file map so that it points to the latest row index for a file id.

\param[out] - returns none
******************************************************************************/
static void pdsUpdateFileMap(UpdateFileMap_t *updateFileMap)
{
    b33c:	b5f0      	push	{r4, r5, r6, r7, lr}
    b33e:	46c6      	mov	lr, r8
    b340:	b500      	push	{lr}
    b342:	b082      	sub	sp, #8
    b344:	4684      	mov	ip, r0
    uint16_t *presentRowIdx;
    uint16_t *previousRowIdx;
    uint16_t *lastRowIdx;
    uint16_t prevTemp;
    if(USHRT_MAX == fileMap[updateFileMap->memId].maxCounterRowIdx)
    b346:	8881      	ldrh	r1, [r0, #4]
    b348:	004a      	lsls	r2, r1, #1
    b34a:	4b2c      	ldr	r3, [pc, #176]	; (b3fc <pdsUpdateFileMap+0xc0>)
    b34c:	5ad3      	ldrh	r3, [r2, r3]
    b34e:	4a2c      	ldr	r2, [pc, #176]	; (b400 <pdsUpdateFileMap+0xc4>)
    b350:	4293      	cmp	r3, r2
    b352:	d02c      	beq.n	b3ae <pdsUpdateFileMap+0x72>
    {   
		/* If there is no entry in filemap update current rowidx as maxcounteridx*/
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;

    }
    else if(rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].counter < rowMap[updateFileMap->rowIdx].counter)
    b354:	4a2b      	ldr	r2, [pc, #172]	; (b404 <pdsUpdateFileMap+0xc8>)
    b356:	00d8      	lsls	r0, r3, #3
    b358:	5880      	ldr	r0, [r0, r2]
    b35a:	4664      	mov	r4, ip
    b35c:	88e4      	ldrh	r4, [r4, #6]
    b35e:	46a0      	mov	r8, r4
    b360:	00e4      	lsls	r4, r4, #3
    b362:	58a6      	ldr	r6, [r4, r2]
    b364:	42b0      	cmp	r0, r6
    b366:	d327      	bcc.n	b3b8 <pdsUpdateFileMap+0x7c>
		// update the max counter rowIdx of the memId as previous_idx in the present row
        rowMap[updateFileMap->rowIdx].previousIdx = fileMap[updateFileMap->memId].maxCounterRowIdx;
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;

    }
	else if (rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].counter == rowMap[updateFileMap->rowIdx].counter)
    b368:	d02f      	beq.n	b3ca <pdsUpdateFileMap+0x8e>

		return;
	}
    else
    {
        previousRowIdx = &rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].previousIdx;
    b36a:	4a26      	ldr	r2, [pc, #152]	; (b404 <pdsUpdateFileMap+0xc8>)
    b36c:	00dd      	lsls	r5, r3, #3
    b36e:	3506      	adds	r5, #6
    b370:	1950      	adds	r0, r2, r5
    b372:	9001      	str	r0, [sp, #4]
    b374:	00db      	lsls	r3, r3, #3
    b376:	18d3      	adds	r3, r2, r3
    b378:	88da      	ldrh	r2, [r3, #6]
        presentRowIdx = &updateFileMap->rowIdx;
        lastRowIdx = &fileMap[updateFileMap->memId].maxCounterRowIdx;
		do
		{
			if (USHRT_MAX == *previousRowIdx)
    b37a:	4b21      	ldr	r3, [pc, #132]	; (b400 <pdsUpdateFileMap+0xc4>)
    b37c:	429a      	cmp	r2, r3
    b37e:	d028      	beq.n	b3d2 <pdsUpdateFileMap+0x96>
			{
				*previousRowIdx = *presentRowIdx;
				break;
			}
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    b380:	0013      	movs	r3, r2
    b382:	00d0      	lsls	r0, r2, #3
    b384:	4c1f      	ldr	r4, [pc, #124]	; (b404 <pdsUpdateFileMap+0xc8>)
    b386:	5900      	ldr	r0, [r0, r4]
    b388:	4286      	cmp	r6, r0
    b38a:	d226      	bcs.n	b3da <pdsUpdateFileMap+0x9e>
			{
				lastRowIdx = previousRowIdx;
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    b38c:	4c1d      	ldr	r4, [pc, #116]	; (b404 <pdsUpdateFileMap+0xc8>)
			if (USHRT_MAX == *previousRowIdx)
    b38e:	4f1c      	ldr	r7, [pc, #112]	; (b400 <pdsUpdateFileMap+0xc4>)
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    b390:	0020      	movs	r0, r4
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    b392:	00db      	lsls	r3, r3, #3
    b394:	1d99      	adds	r1, r3, #6
    b396:	1861      	adds	r1, r4, r1
    b398:	18e3      	adds	r3, r4, r3
    b39a:	88da      	ldrh	r2, [r3, #6]
			if (USHRT_MAX == *previousRowIdx)
    b39c:	42ba      	cmp	r2, r7
    b39e:	d019      	beq.n	b3d4 <pdsUpdateFileMap+0x98>
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    b3a0:	0013      	movs	r3, r2
    b3a2:	00d5      	lsls	r5, r2, #3
    b3a4:	582d      	ldr	r5, [r5, r0]
    b3a6:	42ae      	cmp	r6, r5
    b3a8:	d21b      	bcs.n	b3e2 <pdsUpdateFileMap+0xa6>
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    b3aa:	9101      	str	r1, [sp, #4]
    b3ac:	e7f1      	b.n	b392 <pdsUpdateFileMap+0x56>
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;
    b3ae:	88c2      	ldrh	r2, [r0, #6]
    b3b0:	0049      	lsls	r1, r1, #1
    b3b2:	4b12      	ldr	r3, [pc, #72]	; (b3fc <pdsUpdateFileMap+0xc0>)
    b3b4:	52ca      	strh	r2, [r1, r3]
    b3b6:	e008      	b.n	b3ca <pdsUpdateFileMap+0x8e>
        rowMap[updateFileMap->rowIdx].previousIdx = fileMap[updateFileMap->memId].maxCounterRowIdx;
    b3b8:	4a12      	ldr	r2, [pc, #72]	; (b404 <pdsUpdateFileMap+0xc8>)
    b3ba:	1912      	adds	r2, r2, r4
    b3bc:	80d3      	strh	r3, [r2, #6]
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;
    b3be:	4663      	mov	r3, ip
    b3c0:	88d9      	ldrh	r1, [r3, #6]
    b3c2:	889b      	ldrh	r3, [r3, #4]
    b3c4:	005b      	lsls	r3, r3, #1
    b3c6:	4a0d      	ldr	r2, [pc, #52]	; (b3fc <pdsUpdateFileMap+0xc0>)
    b3c8:	5299      	strh	r1, [r3, r2]
				break;
			}
		} while(true);

    }
}
    b3ca:	b002      	add	sp, #8
    b3cc:	bc04      	pop	{r2}
    b3ce:	4690      	mov	r8, r2
    b3d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        previousRowIdx = &rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].previousIdx;
    b3d2:	9901      	ldr	r1, [sp, #4]
				*previousRowIdx = *presentRowIdx;
    b3d4:	4643      	mov	r3, r8
    b3d6:	800b      	strh	r3, [r1, #0]
				break;
    b3d8:	e7f7      	b.n	b3ca <pdsUpdateFileMap+0x8e>
        lastRowIdx = &fileMap[updateFileMap->memId].maxCounterRowIdx;
    b3da:	0049      	lsls	r1, r1, #1
    b3dc:	4d07      	ldr	r5, [pc, #28]	; (b3fc <pdsUpdateFileMap+0xc0>)
    b3de:	186b      	adds	r3, r5, r1
    b3e0:	9301      	str	r3, [sp, #4]
				rowMap[*lastRowIdx].previousIdx = *presentRowIdx;
    b3e2:	4908      	ldr	r1, [pc, #32]	; (b404 <pdsUpdateFileMap+0xc8>)
    b3e4:	9b01      	ldr	r3, [sp, #4]
    b3e6:	881b      	ldrh	r3, [r3, #0]
    b3e8:	00db      	lsls	r3, r3, #3
    b3ea:	18cb      	adds	r3, r1, r3
    b3ec:	4640      	mov	r0, r8
    b3ee:	80d8      	strh	r0, [r3, #6]
				rowMap[*presentRowIdx].previousIdx = prevTemp;
    b3f0:	4663      	mov	r3, ip
    b3f2:	88db      	ldrh	r3, [r3, #6]
    b3f4:	00db      	lsls	r3, r3, #3
    b3f6:	18c9      	adds	r1, r1, r3
    b3f8:	80ca      	strh	r2, [r1, #6]
				break;
    b3fa:	e7e6      	b.n	b3ca <pdsUpdateFileMap+0x8e>
    b3fc:	20000e80 	.word	0x20000e80
    b400:	0000ffff 	.word	0x0000ffff
    b404:	20000e98 	.word	0x20000e98

0000b408 <pdsWlInit>:
{
    b408:	b5f0      	push	{r4, r5, r6, r7, lr}
    b40a:	46c6      	mov	lr, r8
    b40c:	b500      	push	{lr}
    b40e:	b0c4      	sub	sp, #272	; 0x110
	PdsStatus_t status = pdsNvmInit();
    b410:	4b21      	ldr	r3, [pc, #132]	; (b498 <pdsWlInit+0x90>)
    b412:	4798      	blx	r3
    b414:	9001      	str	r0, [sp, #4]
	if (PDS_OK != status)
    b416:	2800      	cmp	r0, #0
    b418:	d004      	beq.n	b424 <pdsWlInit+0x1c>
}
    b41a:	9801      	ldr	r0, [sp, #4]
    b41c:	b044      	add	sp, #272	; 0x110
    b41e:	bc04      	pop	{r2}
    b420:	4690      	mov	r8, r2
    b422:	bdf0      	pop	{r4, r5, r6, r7, pc}
	memset(&rowMap, UCHAR_MAX, EEPROM_NUM_ROWS * sizeof(RowMap_t));
    b424:	2680      	movs	r6, #128	; 0x80
    b426:	0076      	lsls	r6, r6, #1
    b428:	4d1c      	ldr	r5, [pc, #112]	; (b49c <pdsWlInit+0x94>)
    b42a:	0032      	movs	r2, r6
    b42c:	21ff      	movs	r1, #255	; 0xff
    b42e:	0028      	movs	r0, r5
    b430:	4c1b      	ldr	r4, [pc, #108]	; (b4a0 <pdsWlInit+0x98>)
    b432:	47a0      	blx	r4
    memset(&fileMap, UCHAR_MAX, PDS_MAX_FILE_IDX * sizeof(FileMap_t));
    b434:	2218      	movs	r2, #24
    b436:	21ff      	movs	r1, #255	; 0xff
    b438:	481a      	ldr	r0, [pc, #104]	; (b4a4 <pdsWlInit+0x9c>)
    b43a:	47a0      	blx	r4
	memset(&buffer, 0, sizeof(PdsMem_t));
    b43c:	0032      	movs	r2, r6
    b43e:	2100      	movs	r1, #0
    b440:	a804      	add	r0, sp, #16
    b442:	47a0      	blx	r4
    b444:	2400      	movs	r4, #0
		status = pdsNvmRead(rowIdx, &buffer, EEPROM_ROW_SIZE);
    b446:	4e18      	ldr	r6, [pc, #96]	; (b4a8 <pdsWlInit+0xa0>)
            pdsUpdateFileMap(&updateFileMap);
    b448:	4b18      	ldr	r3, [pc, #96]	; (b4ac <pdsWlInit+0xa4>)
    b44a:	4698      	mov	r8, r3
    b44c:	e003      	b.n	b456 <pdsWlInit+0x4e>
    b44e:	3401      	adds	r4, #1
    b450:	3508      	adds	r5, #8
    for(uint8_t rowIdx = 0; rowIdx< EEPROM_NUM_ROWS; rowIdx++)
    b452:	2c20      	cmp	r4, #32
    b454:	d01d      	beq.n	b492 <pdsWlInit+0x8a>
		status = pdsNvmRead(rowIdx, &buffer, EEPROM_ROW_SIZE);
    b456:	b2a7      	uxth	r7, r4
    b458:	2280      	movs	r2, #128	; 0x80
    b45a:	0052      	lsls	r2, r2, #1
    b45c:	a904      	add	r1, sp, #16
    b45e:	0038      	movs	r0, r7
    b460:	47b0      	blx	r6
		if (PDS_OK == status)
    b462:	2800      	cmp	r0, #0
    b464:	d1f3      	bne.n	b44e <pdsWlInit+0x46>
			rowMap[rowIdx].counter = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter;
    b466:	a904      	add	r1, sp, #16
    b468:	9b06      	ldr	r3, [sp, #24]
    b46a:	0a1b      	lsrs	r3, r3, #8
    b46c:	7b0a      	ldrb	r2, [r1, #12]
    b46e:	0612      	lsls	r2, r2, #24
    b470:	431a      	orrs	r2, r3
    b472:	602a      	str	r2, [r5, #0]
            rowMap[rowIdx].memId = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId;
    b474:	79c8      	ldrb	r0, [r1, #7]
    b476:	7a0b      	ldrb	r3, [r1, #8]
    b478:	021b      	lsls	r3, r3, #8
    b47a:	4303      	orrs	r3, r0
    b47c:	80ab      	strh	r3, [r5, #4]
            rowMap[rowIdx].previousIdx = USHRT_MAX;
    b47e:	2101      	movs	r1, #1
    b480:	4249      	negs	r1, r1
    b482:	80e9      	strh	r1, [r5, #6]
            updateFileMap.counter = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter;
    b484:	9202      	str	r2, [sp, #8]
            updateFileMap.memId = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId;
    b486:	aa02      	add	r2, sp, #8
    b488:	8093      	strh	r3, [r2, #4]
            updateFileMap.rowIdx = rowIdx;
    b48a:	80d7      	strh	r7, [r2, #6]
            pdsUpdateFileMap(&updateFileMap);
    b48c:	0010      	movs	r0, r2
    b48e:	47c0      	blx	r8
    b490:	e7dd      	b.n	b44e <pdsWlInit+0x46>
    pdsUpdateRowMap();
    b492:	4b07      	ldr	r3, [pc, #28]	; (b4b0 <pdsWlInit+0xa8>)
    b494:	4798      	blx	r3
	return PDS_OK;
    b496:	e7c0      	b.n	b41a <pdsWlInit+0x12>
    b498:	0000af7d 	.word	0x0000af7d
    b49c:	20000e98 	.word	0x20000e98
    b4a0:	00015d01 	.word	0x00015d01
    b4a4:	20000e80 	.word	0x20000e80
    b4a8:	0000afbd 	.word	0x0000afbd
    b4ac:	0000b33d 	.word	0x0000b33d
    b4b0:	0000b2e5 	.word	0x0000b2e5

0000b4b4 <pdsWlWrite>:
{
    b4b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    b4b6:	46ce      	mov	lr, r9
    b4b8:	4647      	mov	r7, r8
    b4ba:	b580      	push	{r7, lr}
    b4bc:	b083      	sub	sp, #12
    b4be:	0005      	movs	r5, r0
    b4c0:	000f      	movs	r7, r1
    b4c2:	4690      	mov	r8, r2
    b4c4:	4e32      	ldr	r6, [pc, #200]	; (b590 <pdsWlWrite+0xdc>)
    b4c6:	0033      	movs	r3, r6
******************************************************************************/
static uint16_t pdsReturnFreeRowIdx(void)
{
    uint8_t rowIdx;
    bool found = 0;
    for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    b4c8:	2400      	movs	r4, #0
    {
        if( (UINT_MAX == rowMap[rowIdx].counter) &&
    b4ca:	4832      	ldr	r0, [pc, #200]	; (b594 <pdsWlWrite+0xe0>)
    b4cc:	e004      	b.n	b4d8 <pdsWlWrite+0x24>
    for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    b4ce:	3401      	adds	r4, #1
    b4d0:	b2e4      	uxtb	r4, r4
    b4d2:	3308      	adds	r3, #8
    b4d4:	2c20      	cmp	r4, #32
    b4d6:	d055      	beq.n	b584 <pdsWlWrite+0xd0>
        if( (UINT_MAX == rowMap[rowIdx].counter) &&
    b4d8:	6819      	ldr	r1, [r3, #0]
    b4da:	3101      	adds	r1, #1
    b4dc:	d1f7      	bne.n	b4ce <pdsWlWrite+0x1a>
    b4de:	88d9      	ldrh	r1, [r3, #6]
    b4e0:	4281      	cmp	r1, r0
    b4e2:	d1f4      	bne.n	b4ce <pdsWlWrite+0x1a>
            (USHRT_MAX == rowMap[rowIdx].previousIdx) &&
    b4e4:	889a      	ldrh	r2, [r3, #4]
    b4e6:	4282      	cmp	r2, r0
    b4e8:	d1f1      	bne.n	b4ce <pdsWlWrite+0x1a>
            {
                break;
            }
        }
    }
	return rowIdx;
    b4ea:	b2a3      	uxth	r3, r4
    b4ec:	4699      	mov	r9, r3
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter++;
    b4ee:	7a7e      	ldrb	r6, [r7, #9]
    b4f0:	7abb      	ldrb	r3, [r7, #10]
    b4f2:	021b      	lsls	r3, r3, #8
    b4f4:	4333      	orrs	r3, r6
    b4f6:	7afe      	ldrb	r6, [r7, #11]
    b4f8:	0436      	lsls	r6, r6, #16
    b4fa:	4333      	orrs	r3, r6
    b4fc:	7b3e      	ldrb	r6, [r7, #12]
    b4fe:	0636      	lsls	r6, r6, #24
    b500:	431e      	orrs	r6, r3
    b502:	3601      	adds	r6, #1
    b504:	727e      	strb	r6, [r7, #9]
    b506:	0a32      	lsrs	r2, r6, #8
    b508:	72ba      	strb	r2, [r7, #10]
    b50a:	0c32      	lsrs	r2, r6, #16
    b50c:	72fa      	strb	r2, [r7, #11]
    b50e:	0e32      	lsrs	r2, r6, #24
    b510:	733a      	strb	r2, [r7, #12]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId = pdsFileItemIdx;
    b512:	b2ad      	uxth	r5, r5
    b514:	71fd      	strb	r5, [r7, #7]
    b516:	2200      	movs	r2, #0
    b518:	723a      	strb	r2, [r7, #8]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.magicNo = PDS_MAGIC;
    b51a:	23a5      	movs	r3, #165	; 0xa5
    b51c:	713b      	strb	r3, [r7, #4]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.version = PDS_WL_VERSION;
    b51e:	3ba4      	subs	r3, #164	; 0xa4
    b520:	717b      	strb	r3, [r7, #5]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.size = size;
    b522:	4643      	mov	r3, r8
    b524:	71bb      	strb	r3, [r7, #6]
	size += sizeof(PdsWlHeader_t);
    b526:	4642      	mov	r2, r8
    b528:	3209      	adds	r2, #9
	status = pdsNvmWrite(rowIdx, buffer, size);
    b52a:	b292      	uxth	r2, r2
    b52c:	0039      	movs	r1, r7
    b52e:	4648      	mov	r0, r9
    b530:	4b19      	ldr	r3, [pc, #100]	; (b598 <pdsWlWrite+0xe4>)
    b532:	4798      	blx	r3
    b534:	1e07      	subs	r7, r0, #0
	if (PDS_OK == status)
    b536:	d014      	beq.n	b562 <pdsWlWrite+0xae>
}
    b538:	0038      	movs	r0, r7
    b53a:	b003      	add	sp, #12
    b53c:	bc0c      	pop	{r2, r3}
    b53e:	4690      	mov	r8, r2
    b540:	4699      	mov	r9, r3
    b542:	bdf0      	pop	{r4, r5, r6, r7, pc}
        for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    b544:	3401      	adds	r4, #1
    b546:	b2e4      	uxtb	r4, r4
    b548:	3608      	adds	r6, #8
    b54a:	2c20      	cmp	r4, #32
    b54c:	d0cd      	beq.n	b4ea <pdsWlWrite+0x36>
            if( (UINT_MAX == rowMap[rowIdx].counter) &&
    b54e:	6832      	ldr	r2, [r6, #0]
    b550:	3201      	adds	r2, #1
    b552:	d1f7      	bne.n	b544 <pdsWlWrite+0x90>
    b554:	88f2      	ldrh	r2, [r6, #6]
    b556:	428a      	cmp	r2, r1
    b558:	d1f4      	bne.n	b544 <pdsWlWrite+0x90>
                (USHRT_MAX == rowMap[rowIdx].previousIdx) &&
    b55a:	88b3      	ldrh	r3, [r6, #4]
    b55c:	428b      	cmp	r3, r1
    b55e:	d1f1      	bne.n	b544 <pdsWlWrite+0x90>
    b560:	e7c3      	b.n	b4ea <pdsWlWrite+0x36>
		rowMap[rowIdx].counter = counter;
    b562:	4b0b      	ldr	r3, [pc, #44]	; (b590 <pdsWlWrite+0xdc>)
    b564:	00e4      	lsls	r4, r4, #3
    b566:	50e6      	str	r6, [r4, r3]
		rowMap[rowIdx].memId = pdsFileItemIdx;
    b568:	191c      	adds	r4, r3, r4
    b56a:	80a5      	strh	r5, [r4, #4]
		rowMap[rowIdx].previousIdx = USHRT_MAX;
    b56c:	2301      	movs	r3, #1
    b56e:	425b      	negs	r3, r3
    b570:	80e3      	strh	r3, [r4, #6]
		updateFileMap.counter = rowMap[rowIdx].counter;
    b572:	9600      	str	r6, [sp, #0]
		updateFileMap.memId = rowMap[rowIdx].memId;
    b574:	466b      	mov	r3, sp
    b576:	809d      	strh	r5, [r3, #4]
		updateFileMap.rowIdx = rowIdx;
    b578:	464a      	mov	r2, r9
    b57a:	80da      	strh	r2, [r3, #6]
		pdsUpdateFileMap(&updateFileMap);
    b57c:	4668      	mov	r0, sp
    b57e:	4b07      	ldr	r3, [pc, #28]	; (b59c <pdsWlWrite+0xe8>)
    b580:	4798      	blx	r3
	return status;
    b582:	e7d9      	b.n	b538 <pdsWlWrite+0x84>
        pdsUpdateRowMap();
    b584:	4b06      	ldr	r3, [pc, #24]	; (b5a0 <pdsWlWrite+0xec>)
    b586:	4798      	blx	r3
        for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    b588:	2400      	movs	r4, #0
            if( (UINT_MAX == rowMap[rowIdx].counter) &&
    b58a:	4902      	ldr	r1, [pc, #8]	; (b594 <pdsWlWrite+0xe0>)
    b58c:	e7df      	b.n	b54e <pdsWlWrite+0x9a>
    b58e:	46c0      	nop			; (mov r8, r8)
    b590:	20000e98 	.word	0x20000e98
    b594:	0000ffff 	.word	0x0000ffff
    b598:	0000b055 	.word	0x0000b055
    b59c:	0000b33d 	.word	0x0000b33d
    b5a0:	0000b2e5 	.word	0x0000b2e5

0000b5a4 <pdsWlRead>:
{
    b5a4:	b510      	push	{r4, lr}
	uint16_t rowIdx = fileMap[pdsFileItemIdx].maxCounterRowIdx;
    b5a6:	0040      	lsls	r0, r0, #1
    b5a8:	4b06      	ldr	r3, [pc, #24]	; (b5c4 <pdsWlRead+0x20>)
    b5aa:	5ac3      	ldrh	r3, [r0, r3]
	if (USHRT_MAX == rowIdx)
    b5ac:	4c06      	ldr	r4, [pc, #24]	; (b5c8 <pdsWlRead+0x24>)
		return PDS_NOT_FOUND;
    b5ae:	2003      	movs	r0, #3
	if (USHRT_MAX == rowIdx)
    b5b0:	42a3      	cmp	r3, r4
    b5b2:	d100      	bne.n	b5b6 <pdsWlRead+0x12>
}
    b5b4:	bd10      	pop	{r4, pc}
	size += sizeof(PdsWlHeader_t);
    b5b6:	3209      	adds	r2, #9
	status = pdsNvmRead(rowIdx, buffer, size);
    b5b8:	b292      	uxth	r2, r2
    b5ba:	0018      	movs	r0, r3
    b5bc:	4b03      	ldr	r3, [pc, #12]	; (b5cc <pdsWlRead+0x28>)
    b5be:	4798      	blx	r3
	return status;
    b5c0:	e7f8      	b.n	b5b4 <pdsWlRead+0x10>
    b5c2:	46c0      	nop			; (mov r8, r8)
    b5c4:	20000e80 	.word	0x20000e80
    b5c8:	0000ffff 	.word	0x0000ffff
    b5cc:	0000afbd 	.word	0x0000afbd

0000b5d0 <isFileFound>:

\param[out] - return true or false
******************************************************************************/
bool isFileFound(PdsFileItemIdx_t pdsFileItemIdx)
{
	uint16_t rowIdx = fileMap[pdsFileItemIdx].maxCounterRowIdx;
    b5d0:	0040      	lsls	r0, r0, #1
	if (USHRT_MAX == rowIdx)
    b5d2:	4b04      	ldr	r3, [pc, #16]	; (b5e4 <isFileFound+0x14>)
    b5d4:	5ac0      	ldrh	r0, [r0, r3]
    b5d6:	4b04      	ldr	r3, [pc, #16]	; (b5e8 <isFileFound+0x18>)
    b5d8:	469c      	mov	ip, r3
    b5da:	4460      	add	r0, ip
    b5dc:	1e43      	subs	r3, r0, #1
    b5de:	4198      	sbcs	r0, r3
    b5e0:	b2c0      	uxtb	r0, r0
	}
	else
	{
		return true;
	}
}
    b5e2:	4770      	bx	lr
    b5e4:	20000e80 	.word	0x20000e80
    b5e8:	ffff0001 	.word	0xffff0001

0000b5ec <set_LED_data>:

int32_t set_LED_data(const uint8_t resrc,const uint8_t * data)
{
    int8_t status = 0;
    int8_t ledPin = -1;
    uint8_t value = *data;
    b5ec:	780b      	ldrb	r3, [r1, #0]

#if (AMBER_LED == 1)
    if(resrc == LED_AMBER)
    b5ee:	2802      	cmp	r0, #2
    b5f0:	d020      	beq.n	b634 <set_LED_data+0x48>
        ledPin = LED_0_PIN;
    }
    else
#endif
#if (GREEN_LED == 1)
    if(resrc == LED_GREEN)
    b5f2:	2803      	cmp	r0, #3
    b5f4:	d010      	beq.n	b618 <set_LED_data+0x2c>
            LED_Toggle(ledPin);
            break;
        }
        default:
        {
            status = UNSUPPORTED_RESOURCE;
    b5f6:	2001      	movs	r0, #1
    b5f8:	4240      	negs	r0, r0
            break;
        }
    }

    return status;
}
    b5fa:	4770      	bx	lr
            LED_Off(ledPin);
    b5fc:	2212      	movs	r2, #18
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    b5fe:	2301      	movs	r3, #1
    b600:	4093      	lsls	r3, r2
		port_base->OUTSET.reg = pin_mask;
    b602:	4a15      	ldr	r2, [pc, #84]	; (b658 <set_LED_data+0x6c>)
    b604:	6193      	str	r3, [r2, #24]
    int8_t status = 0;
    b606:	2000      	movs	r0, #0
    b608:	e7f7      	b.n	b5fa <set_LED_data+0xe>
            LED_Off(ledPin);
    b60a:	2213      	movs	r2, #19
    b60c:	e7f7      	b.n	b5fe <set_LED_data+0x12>
            LED_On(ledPin);
    b60e:	2212      	movs	r2, #18
    b610:	e013      	b.n	b63a <set_LED_data+0x4e>
            status = UNSUPPORTED_RESOURCE;
    b612:	2001      	movs	r0, #1
    b614:	4240      	negs	r0, r0
    b616:	e7f0      	b.n	b5fa <set_LED_data+0xe>
    switch(value)
    b618:	2b01      	cmp	r3, #1
    b61a:	d0f8      	beq.n	b60e <set_LED_data+0x22>
    b61c:	2b00      	cmp	r3, #0
    b61e:	d0ed      	beq.n	b5fc <set_LED_data+0x10>
        ledPin = LED_1_PIN;
    b620:	2112      	movs	r1, #18
    switch(value)
    b622:	2b02      	cmp	r3, #2
    b624:	d1f5      	bne.n	b612 <set_LED_data+0x26>
            LED_Toggle(ledPin);
    b626:	b2c9      	uxtb	r1, r1
    b628:	4b0b      	ldr	r3, [pc, #44]	; (b658 <set_LED_data+0x6c>)
 */
static inline void port_pin_toggle_output_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    b62a:	2201      	movs	r2, #1
    b62c:	408a      	lsls	r2, r1

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    b62e:	61da      	str	r2, [r3, #28]
    int8_t status = 0;
    b630:	2000      	movs	r0, #0
    b632:	e7e2      	b.n	b5fa <set_LED_data+0xe>
            LED_On(ledPin);
    b634:	2213      	movs	r2, #19
    switch(value)
    b636:	2b01      	cmp	r3, #1
    b638:	d105      	bne.n	b646 <set_LED_data+0x5a>
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    b63a:	2301      	movs	r3, #1
    b63c:	4093      	lsls	r3, r2
		port_base->OUTCLR.reg = pin_mask;
    b63e:	4a06      	ldr	r2, [pc, #24]	; (b658 <set_LED_data+0x6c>)
    b640:	6153      	str	r3, [r2, #20]
    int8_t status = 0;
    b642:	2000      	movs	r0, #0
    b644:	e7d9      	b.n	b5fa <set_LED_data+0xe>
    switch(value)
    b646:	2b00      	cmp	r3, #0
    b648:	d0df      	beq.n	b60a <set_LED_data+0x1e>
        ledPin = LED_0_PIN;
    b64a:	2113      	movs	r1, #19
    switch(value)
    b64c:	2b02      	cmp	r3, #2
    b64e:	d0ea      	beq.n	b626 <set_LED_data+0x3a>
            status = UNSUPPORTED_RESOURCE;
    b650:	2001      	movs	r0, #1
    b652:	4240      	negs	r0, r0
    return status;
    b654:	e7d1      	b.n	b5fa <set_LED_data+0xe>
    b656:	46c0      	nop			; (mov r8, r8)
    b658:	40002800 	.word	0x40002800

0000b65c <get_resource_data>:
 \brief      Function to get different resource data
 \param[in]  resource - Type of resource (Motor, Light, Temperature)
 \param[out] *data    - Pointer to the data from different resource
*************************************************************************/
void get_resource_data(const resourceType_t resource,uint8_t * data)
{
    b65c:	b510      	push	{r4, lr}

    switch(resource)
    b65e:	2801      	cmp	r0, #1
    b660:	d002      	beq.n	b668 <get_resource_data+0xc>
            get_temp_sensor_data(data);
            break;
        }
        default:
        {
            *data = UNSUPPORTED_RESOURCE;
    b662:	23ff      	movs	r3, #255	; 0xff
    b664:	700b      	strb	r3, [r1, #0]
            break;
        }
    }
}
    b666:	bd10      	pop	{r4, pc}
            get_temp_sensor_data(data);
    b668:	0008      	movs	r0, r1
    b66a:	4b01      	ldr	r3, [pc, #4]	; (b670 <get_resource_data+0x14>)
    b66c:	4798      	blx	r3
            break;
    b66e:	e7fa      	b.n	b666 <get_resource_data+0xa>
    b670:	0000b755 	.word	0x0000b755

0000b674 <resource_init>:
}
/*********************************************************************//**
 \brief      Function to initialize different resources
*************************************************************************/
void resource_init(void)
{
    b674:	b510      	push	{r4, lr}
    temp_sensor_init();
    b676:	4b01      	ldr	r3, [pc, #4]	; (b67c <resource_init+0x8>)
    b678:	4798      	blx	r3
    //LED_init();
}
    b67a:	bd10      	pop	{r4, pc}
    b67c:	0000b6c5 	.word	0x0000b6c5

0000b680 <convert_dec_to_frac>:
*               This function converts the decimal value into fractional
*               and return the fractional value for temperature calculation
* \param[out]   Fraction value of Decimal
*/
static float convert_dec_to_frac(uint8_t val)
{
    b680:	b510      	push	{r4, lr}
	if (val < 10)
    b682:	2809      	cmp	r0, #9
    b684:	d907      	bls.n	b696 <convert_dec_to_frac+0x16>
	{
		return ((float)val/10.0);
	}
	
	else if (val <100)
    b686:	2863      	cmp	r0, #99	; 0x63
    b688:	d90b      	bls.n	b6a2 <convert_dec_to_frac+0x22>
		return ((float)val/100.0);
	}
	
	else
	{
		return ((float)val/1000.0);
    b68a:	4b09      	ldr	r3, [pc, #36]	; (b6b0 <convert_dec_to_frac+0x30>)
    b68c:	4798      	blx	r3
    b68e:	4909      	ldr	r1, [pc, #36]	; (b6b4 <convert_dec_to_frac+0x34>)
    b690:	4b09      	ldr	r3, [pc, #36]	; (b6b8 <convert_dec_to_frac+0x38>)
    b692:	4798      	blx	r3
    b694:	e004      	b.n	b6a0 <convert_dec_to_frac+0x20>
		return ((float)val/10.0);
    b696:	4b06      	ldr	r3, [pc, #24]	; (b6b0 <convert_dec_to_frac+0x30>)
    b698:	4798      	blx	r3
    b69a:	4908      	ldr	r1, [pc, #32]	; (b6bc <convert_dec_to_frac+0x3c>)
    b69c:	4b06      	ldr	r3, [pc, #24]	; (b6b8 <convert_dec_to_frac+0x38>)
    b69e:	4798      	blx	r3
	}
}
    b6a0:	bd10      	pop	{r4, pc}
		return ((float)val/100.0);
    b6a2:	4b03      	ldr	r3, [pc, #12]	; (b6b0 <convert_dec_to_frac+0x30>)
    b6a4:	4798      	blx	r3
    b6a6:	4906      	ldr	r1, [pc, #24]	; (b6c0 <convert_dec_to_frac+0x40>)
    b6a8:	4b03      	ldr	r3, [pc, #12]	; (b6b8 <convert_dec_to_frac+0x38>)
    b6aa:	4798      	blx	r3
    b6ac:	e7f8      	b.n	b6a0 <convert_dec_to_frac+0x20>
    b6ae:	46c0      	nop			; (mov r8, r8)
    b6b0:	00013dd5 	.word	0x00013dd5
    b6b4:	447a0000 	.word	0x447a0000
    b6b8:	0001339d 	.word	0x0001339d
    b6bc:	41200000 	.word	0x41200000
    b6c0:	42c80000 	.word	0x42c80000

0000b6c4 <temp_sensor_init>:
{
    b6c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    b6c6:	b08d      	sub	sp, #52	; 0x34
	adc_get_config_defaults(&conf_adc);
    b6c8:	ac01      	add	r4, sp, #4
    b6ca:	0020      	movs	r0, r4
    b6cc:	4b1b      	ldr	r3, [pc, #108]	; (b73c <temp_sensor_init+0x78>)
    b6ce:	4798      	blx	r3
	conf_adc.clock_source = GCLK_GENERATOR_2;
    b6d0:	2602      	movs	r6, #2
    b6d2:	7026      	strb	r6, [r4, #0]
	conf_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV2;
    b6d4:	2300      	movs	r3, #0
    b6d6:	70a3      	strb	r3, [r4, #2]
	conf_adc.reference = ADC_REFCTRL_REFSEL_INTREF;
    b6d8:	7063      	strb	r3, [r4, #1]
	conf_adc.positive_input = ADC_POSITIVE_INPUT_TEMP;
    b6da:	3318      	adds	r3, #24
    b6dc:	7123      	strb	r3, [r4, #4]
	conf_adc.negative_input = ADC_NEGATIVE_INPUT_GND;
    b6de:	23c0      	movs	r3, #192	; 0xc0
    b6e0:	015b      	lsls	r3, r3, #5
    b6e2:	80e3      	strh	r3, [r4, #6]
	conf_adc.sample_length = ADC_TEMP_SAMPLE_LENGTH;
    b6e4:	233f      	movs	r3, #63	; 0x3f
    b6e6:	7563      	strb	r3, [r4, #21]
	adc_init(&adc_instance, ADC, &conf_adc);
    b6e8:	4f15      	ldr	r7, [pc, #84]	; (b740 <temp_sensor_init+0x7c>)
    b6ea:	4d16      	ldr	r5, [pc, #88]	; (b744 <temp_sensor_init+0x80>)
    b6ec:	0022      	movs	r2, r4
    b6ee:	0039      	movs	r1, r7
    b6f0:	0028      	movs	r0, r5
    b6f2:	4b15      	ldr	r3, [pc, #84]	; (b748 <temp_sensor_init+0x84>)
    b6f4:	4798      	blx	r3
	ADC->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(2) | ADC_AVGCTRL_SAMPLENUM_4;
    b6f6:	2322      	movs	r3, #34	; 0x22
    b6f8:	733b      	strb	r3, [r7, #12]
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
    b6fa:	4b14      	ldr	r3, [pc, #80]	; (b74c <temp_sensor_init+0x88>)
    b6fc:	69da      	ldr	r2, [r3, #28]
    b6fe:	4332      	orrs	r2, r6
    b700:	61da      	str	r2, [r3, #28]
			SUPC->VREF.reg &= ~SUPC_VREF_VREFOE;
    b702:	69da      	ldr	r2, [r3, #28]
    b704:	2104      	movs	r1, #4
    b706:	438a      	bics	r2, r1
    b708:	61da      	str	r2, [r3, #28]
	Adc *const adc_module = module_inst->hw;
    b70a:	682a      	ldr	r2, [r5, #0]
    b70c:	8c13      	ldrh	r3, [r2, #32]
    b70e:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    b710:	2b00      	cmp	r3, #0
    b712:	d1fb      	bne.n	b70c <temp_sensor_init+0x48>
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    b714:	2180      	movs	r1, #128	; 0x80
    b716:	03c9      	lsls	r1, r1, #15
    b718:	4b0d      	ldr	r3, [pc, #52]	; (b750 <temp_sensor_init+0x8c>)
    b71a:	6019      	str	r1, [r3, #0]
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    b71c:	2307      	movs	r3, #7
    b71e:	7113      	strb	r3, [r2, #4]
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    b720:	7193      	strb	r3, [r2, #6]
	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    b722:	7813      	ldrb	r3, [r2, #0]
    b724:	2102      	movs	r1, #2
    b726:	430b      	orrs	r3, r1
    b728:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
    b72a:	4b06      	ldr	r3, [pc, #24]	; (b744 <temp_sensor_init+0x80>)
    b72c:	681a      	ldr	r2, [r3, #0]
	if (adc_module->SYNCBUSY.reg) {
    b72e:	8c13      	ldrh	r3, [r2, #32]
    b730:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    b732:	2b00      	cmp	r3, #0
    b734:	d1fb      	bne.n	b72e <temp_sensor_init+0x6a>
}
    b736:	b00d      	add	sp, #52	; 0x34
    b738:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b73a:	46c0      	nop			; (mov r8, r8)
    b73c:	0000043d 	.word	0x0000043d
    b740:	43000c00 	.word	0x43000c00
    b744:	200018cc 	.word	0x200018cc
    b748:	00000481 	.word	0x00000481
    b74c:	40001400 	.word	0x40001400
    b750:	e000e100 	.word	0xe000e100

0000b754 <get_temp_sensor_data>:
	
	return fine_temp;
}

void get_temp_sensor_data(uint8_t *data)
{
    b754:	b5f0      	push	{r4, r5, r6, r7, lr}
    b756:	46de      	mov	lr, fp
    b758:	4657      	mov	r7, sl
    b75a:	464e      	mov	r6, r9
    b75c:	4645      	mov	r5, r8
    b75e:	b5e0      	push	{r5, r6, r7, lr}
    b760:	b08f      	sub	sp, #60	; 0x3c
    b762:	9008      	str	r0, [sp, #32]
	val1 = *temp_log_row_ptr;
    b764:	4b7a      	ldr	r3, [pc, #488]	; (b950 <get_temp_sensor_data+0x1fc>)
    b766:	681b      	ldr	r3, [r3, #0]
    b768:	930b      	str	r3, [sp, #44]	; 0x2c
	val2 = *temp_log_row_ptr;
    b76a:	4b7a      	ldr	r3, [pc, #488]	; (b954 <get_temp_sensor_data+0x200>)
    b76c:	681b      	ldr	r3, [r3, #0]
    b76e:	930c      	str	r3, [sp, #48]	; 0x30
	room_temp_val_int = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_INT_Msk) >> FUSES_ROOM_TEMP_VAL_INT_Pos);
    b770:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
	room_temp_val_dec = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_DEC_Msk) >> FUSES_ROOM_TEMP_VAL_DEC_Pos);
    b772:	980b      	ldr	r0, [sp, #44]	; 0x2c
	hot_temp_val_int = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_INT_Msk) >> FUSES_HOT_TEMP_VAL_INT_Pos);
    b774:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b776:	4698      	mov	r8, r3
	hot_temp_val_dec = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_DEC_Msk) >> FUSES_HOT_TEMP_VAL_DEC_Pos);
    b778:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b77a:	4699      	mov	r9, r3
	room_int1v_val = (int8_t)((val1 & FUSES_ROOM_INT1V_VAL_Msk) >> FUSES_ROOM_INT1V_VAL_Pos);
    b77c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
	hot_int1v_val = (int8_t)((val2 & FUSES_HOT_INT1V_VAL_Msk) >> FUSES_HOT_INT1V_VAL_Pos);
    b77e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    b780:	9303      	str	r3, [sp, #12]
	ADCR = (uint16_t)((val2 & FUSES_ROOM_ADC_VAL_Msk) >> FUSES_ROOM_ADC_VAL_Pos);
    b782:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    b784:	9204      	str	r2, [sp, #16]
	ADCH = (uint16_t)((val2 & FUSES_HOT_ADC_VAL_Msk) >> FUSES_HOT_ADC_VAL_Pos);
    b786:	990c      	ldr	r1, [sp, #48]	; 0x30
    b788:	9105      	str	r1, [sp, #20]
	room_temp_val_dec = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_DEC_Msk) >> FUSES_ROOM_TEMP_VAL_DEC_Pos);
    b78a:	0a00      	lsrs	r0, r0, #8
    b78c:	260f      	movs	r6, #15
	tempR = room_temp_val_int + convert_dec_to_frac(room_temp_val_dec);
    b78e:	4030      	ands	r0, r6
    b790:	4d71      	ldr	r5, [pc, #452]	; (b958 <get_temp_sensor_data+0x204>)
    b792:	46ab      	mov	fp, r5
    b794:	47a8      	blx	r5
    b796:	9001      	str	r0, [sp, #4]
    b798:	25ff      	movs	r5, #255	; 0xff
    b79a:	402c      	ands	r4, r5
    b79c:	0020      	movs	r0, r4
    b79e:	4c6f      	ldr	r4, [pc, #444]	; (b95c <get_temp_sensor_data+0x208>)
    b7a0:	47a0      	blx	r4
    b7a2:	4a6f      	ldr	r2, [pc, #444]	; (b960 <get_temp_sensor_data+0x20c>)
    b7a4:	4692      	mov	sl, r2
    b7a6:	9901      	ldr	r1, [sp, #4]
    b7a8:	4790      	blx	r2
    b7aa:	9001      	str	r0, [sp, #4]
    b7ac:	4b6d      	ldr	r3, [pc, #436]	; (b964 <get_temp_sensor_data+0x210>)
    b7ae:	6018      	str	r0, [r3, #0]
	hot_temp_val_dec = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_DEC_Msk) >> FUSES_HOT_TEMP_VAL_DEC_Pos);
    b7b0:	4648      	mov	r0, r9
    b7b2:	0d00      	lsrs	r0, r0, #20
	tempH = hot_temp_val_int + convert_dec_to_frac(hot_temp_val_dec);
    b7b4:	4030      	ands	r0, r6
    b7b6:	47d8      	blx	fp
    b7b8:	1c06      	adds	r6, r0, #0
	hot_temp_val_int = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_INT_Msk) >> FUSES_HOT_TEMP_VAL_INT_Pos);
    b7ba:	4640      	mov	r0, r8
    b7bc:	0b00      	lsrs	r0, r0, #12
	tempH = hot_temp_val_int + convert_dec_to_frac(hot_temp_val_dec);
    b7be:	4028      	ands	r0, r5
    b7c0:	47a0      	blx	r4
    b7c2:	1c31      	adds	r1, r6, #0
    b7c4:	47d0      	blx	sl
    b7c6:	9006      	str	r0, [sp, #24]
    b7c8:	4b67      	ldr	r3, [pc, #412]	; (b968 <get_temp_sensor_data+0x214>)
    b7ca:	6018      	str	r0, [r3, #0]
	INT1VR = 1 - ((float)room_int1v_val/INT1V_DIVIDER_1000);
    b7cc:	1638      	asrs	r0, r7, #24
    b7ce:	47a0      	blx	r4
    b7d0:	4d66      	ldr	r5, [pc, #408]	; (b96c <get_temp_sensor_data+0x218>)
    b7d2:	46a9      	mov	r9, r5
    b7d4:	47a8      	blx	r5
    b7d6:	4d66      	ldr	r5, [pc, #408]	; (b970 <get_temp_sensor_data+0x21c>)
    b7d8:	2200      	movs	r2, #0
    b7da:	4b66      	ldr	r3, [pc, #408]	; (b974 <get_temp_sensor_data+0x220>)
    b7dc:	47a8      	blx	r5
    b7de:	0002      	movs	r2, r0
    b7e0:	000b      	movs	r3, r1
    b7e2:	4f65      	ldr	r7, [pc, #404]	; (b978 <get_temp_sensor_data+0x224>)
    b7e4:	2000      	movs	r0, #0
    b7e6:	4965      	ldr	r1, [pc, #404]	; (b97c <get_temp_sensor_data+0x228>)
    b7e8:	47b8      	blx	r7
    b7ea:	4e65      	ldr	r6, [pc, #404]	; (b980 <get_temp_sensor_data+0x22c>)
    b7ec:	47b0      	blx	r6
    b7ee:	4b65      	ldr	r3, [pc, #404]	; (b984 <get_temp_sensor_data+0x230>)
    b7f0:	9002      	str	r0, [sp, #8]
    b7f2:	6018      	str	r0, [r3, #0]
	INT1VH = 1 - ((float)hot_int1v_val/INT1V_DIVIDER_1000);
    b7f4:	466b      	mov	r3, sp
    b7f6:	200c      	movs	r0, #12
    b7f8:	5618      	ldrsb	r0, [r3, r0]
    b7fa:	47a0      	blx	r4
    b7fc:	47c8      	blx	r9
    b7fe:	2200      	movs	r2, #0
    b800:	4b5c      	ldr	r3, [pc, #368]	; (b974 <get_temp_sensor_data+0x220>)
    b802:	47a8      	blx	r5
    b804:	0002      	movs	r2, r0
    b806:	000b      	movs	r3, r1
    b808:	2000      	movs	r0, #0
    b80a:	495c      	ldr	r1, [pc, #368]	; (b97c <get_temp_sensor_data+0x228>)
    b80c:	47b8      	blx	r7
    b80e:	47b0      	blx	r6
    b810:	1c05      	adds	r5, r0, #0
    b812:	9007      	str	r0, [sp, #28]
    b814:	4b5c      	ldr	r3, [pc, #368]	; (b988 <get_temp_sensor_data+0x234>)
    b816:	6018      	str	r0, [r3, #0]
	ADCR = (uint16_t)((val2 & FUSES_ROOM_ADC_VAL_Msk) >> FUSES_ROOM_ADC_VAL_Pos);
    b818:	9b04      	ldr	r3, [sp, #16]
    b81a:	0318      	lsls	r0, r3, #12
	VADCR = ((float)ADCR * INT1VR)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    b81c:	0d00      	lsrs	r0, r0, #20
    b81e:	4e5b      	ldr	r6, [pc, #364]	; (b98c <get_temp_sensor_data+0x238>)
    b820:	47b0      	blx	r6
    b822:	4c5b      	ldr	r4, [pc, #364]	; (b990 <get_temp_sensor_data+0x23c>)
    b824:	9902      	ldr	r1, [sp, #8]
    b826:	47a0      	blx	r4
    b828:	4f5a      	ldr	r7, [pc, #360]	; (b994 <get_temp_sensor_data+0x240>)
    b82a:	495b      	ldr	r1, [pc, #364]	; (b998 <get_temp_sensor_data+0x244>)
    b82c:	47b8      	blx	r7
    b82e:	9003      	str	r0, [sp, #12]
    b830:	4b5a      	ldr	r3, [pc, #360]	; (b99c <get_temp_sensor_data+0x248>)
    b832:	6018      	str	r0, [r3, #0]
	VADCH = ((float)ADCH * INT1VH)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    b834:	9905      	ldr	r1, [sp, #20]
    b836:	0d08      	lsrs	r0, r1, #20
    b838:	47b0      	blx	r6
    b83a:	1c29      	adds	r1, r5, #0
    b83c:	47a0      	blx	r4
    b83e:	4956      	ldr	r1, [pc, #344]	; (b998 <get_temp_sensor_data+0x244>)
    b840:	47b8      	blx	r7
    b842:	1c07      	adds	r7, r0, #0
    b844:	4b56      	ldr	r3, [pc, #344]	; (b9a0 <get_temp_sensor_data+0x24c>)
    b846:	6018      	str	r0, [r3, #0]
	Adc *const adc_module = module_inst->hw;
    b848:	4b56      	ldr	r3, [pc, #344]	; (b9a4 <get_temp_sensor_data+0x250>)
    b84a:	6818      	ldr	r0, [r3, #0]
    b84c:	8c03      	ldrh	r3, [r0, #32]
    b84e:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    b850:	2b00      	cmp	r3, #0
    b852:	d1fb      	bne.n	b84c <get_temp_sensor_data+0xf8>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    b854:	7e03      	ldrb	r3, [r0, #24]
    b856:	2202      	movs	r2, #2
    b858:	4313      	orrs	r3, r2
    b85a:	7603      	strb	r3, [r0, #24]
    b85c:	8c03      	ldrh	r3, [r0, #32]
    b85e:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    b860:	2b00      	cmp	r3, #0
    b862:	d1fb      	bne.n	b85c <get_temp_sensor_data+0x108>
	if (int_flags & ADC_INTFLAG_RESRDY) {
    b864:	2101      	movs	r1, #1
	if (int_flags & ADC_INTFLAG_WINMON) {
    b866:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
    b868:	2402      	movs	r4, #2
    b86a:	e001      	b.n	b870 <get_temp_sensor_data+0x11c>
	while((adc_get_status(&adc_instance) & ADC_STATUS_RESULT_READY) != 1);
    b86c:	4211      	tst	r1, r2
    b86e:	d10a      	bne.n	b886 <get_temp_sensor_data+0x132>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    b870:	7983      	ldrb	r3, [r0, #6]
    b872:	b2db      	uxtb	r3, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
    b874:	000a      	movs	r2, r1
    b876:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_WINMON) {
    b878:	421e      	tst	r6, r3
    b87a:	d000      	beq.n	b87e <get_temp_sensor_data+0x12a>
		status_flags |= ADC_STATUS_WINDOW;
    b87c:	4322      	orrs	r2, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    b87e:	421c      	tst	r4, r3
    b880:	d0f4      	beq.n	b86c <get_temp_sensor_data+0x118>
		status_flags |= ADC_STATUS_OVERRUN;
    b882:	4332      	orrs	r2, r6
    b884:	e7f2      	b.n	b86c <get_temp_sensor_data+0x118>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    b886:	7982      	ldrb	r2, [r0, #6]
    b888:	b2d2      	uxtb	r2, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
    b88a:	2301      	movs	r3, #1
    b88c:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_WINMON) {
    b88e:	0751      	lsls	r1, r2, #29
    b890:	d501      	bpl.n	b896 <get_temp_sensor_data+0x142>
		status_flags |= ADC_STATUS_WINDOW;
    b892:	2102      	movs	r1, #2
    b894:	430b      	orrs	r3, r1
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    b896:	0792      	lsls	r2, r2, #30
    b898:	d501      	bpl.n	b89e <get_temp_sensor_data+0x14a>
		status_flags |= ADC_STATUS_OVERRUN;
    b89a:	2204      	movs	r2, #4
    b89c:	4313      	orrs	r3, r2
	uint16_t adc_result = 0;
    b89e:	2200      	movs	r2, #0
	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    b8a0:	07db      	lsls	r3, r3, #31
    b8a2:	d441      	bmi.n	b928 <get_temp_sensor_data+0x1d4>
	VADC = ((float)raw_code * INT1V_VALUE_FLOAT)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    b8a4:	0010      	movs	r0, r2
    b8a6:	4b39      	ldr	r3, [pc, #228]	; (b98c <get_temp_sensor_data+0x238>)
    b8a8:	4798      	blx	r3
    b8aa:	9004      	str	r0, [sp, #16]
	coarse_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADC - VADCR));
    b8ac:	4e3e      	ldr	r6, [pc, #248]	; (b9a8 <get_temp_sensor_data+0x254>)
    b8ae:	9901      	ldr	r1, [sp, #4]
    b8b0:	9806      	ldr	r0, [sp, #24]
    b8b2:	47b0      	blx	r6
    b8b4:	9005      	str	r0, [sp, #20]
    b8b6:	9d03      	ldr	r5, [sp, #12]
    b8b8:	1c29      	adds	r1, r5, #0
    b8ba:	1c38      	adds	r0, r7, #0
    b8bc:	47b0      	blx	r6
    b8be:	1c01      	adds	r1, r0, #0
    b8c0:	4c34      	ldr	r4, [pc, #208]	; (b994 <get_temp_sensor_data+0x240>)
    b8c2:	9805      	ldr	r0, [sp, #20]
    b8c4:	47a0      	blx	r4
    b8c6:	9006      	str	r0, [sp, #24]
	VADC = ((float)raw_code * INT1V_VALUE_FLOAT)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    b8c8:	4933      	ldr	r1, [pc, #204]	; (b998 <get_temp_sensor_data+0x244>)
    b8ca:	9804      	ldr	r0, [sp, #16]
    b8cc:	47a0      	blx	r4
	coarse_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADC - VADCR));
    b8ce:	9503      	str	r5, [sp, #12]
    b8d0:	1c29      	adds	r1, r5, #0
    b8d2:	47b0      	blx	r6
    b8d4:	4f2e      	ldr	r7, [pc, #184]	; (b990 <get_temp_sensor_data+0x23c>)
    b8d6:	9906      	ldr	r1, [sp, #24]
    b8d8:	47b8      	blx	r7
    b8da:	4d21      	ldr	r5, [pc, #132]	; (b960 <get_temp_sensor_data+0x20c>)
    b8dc:	9901      	ldr	r1, [sp, #4]
    b8de:	47a8      	blx	r5
	INT1VM = INT1VR + (((INT1VH - INT1VR) * (coarse_temp - tempR))/(tempH - tempR));
    b8e0:	9901      	ldr	r1, [sp, #4]
    b8e2:	47b0      	blx	r6
    b8e4:	9009      	str	r0, [sp, #36]	; 0x24
    b8e6:	9902      	ldr	r1, [sp, #8]
    b8e8:	9807      	ldr	r0, [sp, #28]
    b8ea:	47b0      	blx	r6
    b8ec:	1c01      	adds	r1, r0, #0
    b8ee:	9809      	ldr	r0, [sp, #36]	; 0x24
    b8f0:	47b8      	blx	r7
    b8f2:	9905      	ldr	r1, [sp, #20]
    b8f4:	47a0      	blx	r4
    b8f6:	9902      	ldr	r1, [sp, #8]
    b8f8:	47a8      	blx	r5
	VADCM = ((float)raw_code * INT1VM)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    b8fa:	9904      	ldr	r1, [sp, #16]
    b8fc:	47b8      	blx	r7
    b8fe:	4926      	ldr	r1, [pc, #152]	; (b998 <get_temp_sensor_data+0x244>)
    b900:	47a0      	blx	r4
	fine_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADCM - VADCR));
    b902:	9903      	ldr	r1, [sp, #12]
    b904:	47b0      	blx	r6
    b906:	9906      	ldr	r1, [sp, #24]
    b908:	47b8      	blx	r7
    b90a:	9901      	ldr	r1, [sp, #4]
    b90c:	47a8      	blx	r5
	float local_temp = 0;
	local_temp = temp_sensor_value(0);
    b90e:	900d      	str	r0, [sp, #52]	; 0x34
	memcpy(data,(uint8_t *)&local_temp,sizeof(local_temp));	
    b910:	2204      	movs	r2, #4
    b912:	a90d      	add	r1, sp, #52	; 0x34
    b914:	9808      	ldr	r0, [sp, #32]
    b916:	4b25      	ldr	r3, [pc, #148]	; (b9ac <get_temp_sensor_data+0x258>)
    b918:	4798      	blx	r3
}
    b91a:	b00f      	add	sp, #60	; 0x3c
    b91c:	bc3c      	pop	{r2, r3, r4, r5}
    b91e:	4690      	mov	r8, r2
    b920:	4699      	mov	r9, r3
    b922:	46a2      	mov	sl, r4
    b924:	46ab      	mov	fp, r5
    b926:	bdf0      	pop	{r4, r5, r6, r7, pc}
	*result = adc_module->RESULT.reg;
    b928:	8c82      	ldrh	r2, [r0, #36]	; 0x24
    b92a:	b292      	uxth	r2, r2
	adc_module->INTFLAG.reg = int_flags;
    b92c:	2301      	movs	r3, #1
    b92e:	7183      	strb	r3, [r0, #6]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    b930:	7981      	ldrb	r1, [r0, #6]
    b932:	b2c9      	uxtb	r1, r1
	if (int_flags & ADC_INTFLAG_RESRDY) {
    b934:	400b      	ands	r3, r1
	if (int_flags & ADC_INTFLAG_WINMON) {
    b936:	074c      	lsls	r4, r1, #29
    b938:	d501      	bpl.n	b93e <get_temp_sensor_data+0x1ea>
		status_flags |= ADC_STATUS_WINDOW;
    b93a:	2402      	movs	r4, #2
    b93c:	4323      	orrs	r3, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    b93e:	0789      	lsls	r1, r1, #30
    b940:	d501      	bpl.n	b946 <get_temp_sensor_data+0x1f2>
		status_flags |= ADC_STATUS_OVERRUN;
    b942:	2104      	movs	r1, #4
    b944:	430b      	orrs	r3, r1
	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    b946:	075b      	lsls	r3, r3, #29
    b948:	d5ac      	bpl.n	b8a4 <get_temp_sensor_data+0x150>
	adc_module->INTFLAG.reg = int_flags;
    b94a:	2302      	movs	r3, #2
    b94c:	7183      	strb	r3, [r0, #6]
    b94e:	e7a9      	b.n	b8a4 <get_temp_sensor_data+0x150>
    b950:	00806030 	.word	0x00806030
    b954:	00806034 	.word	0x00806034
    b958:	0000b681 	.word	0x0000b681
    b95c:	00013d35 	.word	0x00013d35
    b960:	00013079 	.word	0x00013079
    b964:	20000fac 	.word	0x20000fac
    b968:	20000fa8 	.word	0x20000fa8
    b96c:	00015771 	.word	0x00015771
    b970:	00014481 	.word	0x00014481
    b974:	408f4000 	.word	0x408f4000
    b978:	00014fe9 	.word	0x00014fe9
    b97c:	3ff00000 	.word	0x3ff00000
    b980:	00015815 	.word	0x00015815
    b984:	20000f9c 	.word	0x20000f9c
    b988:	20000f98 	.word	0x20000f98
    b98c:	00013dd5 	.word	0x00013dd5
    b990:	0001377d 	.word	0x0001377d
    b994:	0001339d 	.word	0x0001339d
    b998:	457ff000 	.word	0x457ff000
    b99c:	20000fa4 	.word	0x20000fa4
    b9a0:	20000fa0 	.word	0x20000fa0
    b9a4:	200018cc 	.word	0x200018cc
    b9a8:	000139bd 	.word	0x000139bd
    b9ac:	00015c7d 	.word	0x00015c7d

0000b9b0 <hwTimerExpiryCallback>:
    swtimerProcessOverflow();
}

/* ISR to handle CC0 interrupt from TC0 */
static void hwTimerExpiryCallback(void)
{
    b9b0:	b510      	push	{r4, lr}
    if (0 < runningTimers)
    b9b2:	4b06      	ldr	r3, [pc, #24]	; (b9cc <hwTimerExpiryCallback+0x1c>)
    b9b4:	781b      	ldrb	r3, [r3, #0]
    b9b6:	2b00      	cmp	r3, #0
    b9b8:	d100      	bne.n	b9bc <hwTimerExpiryCallback+0xc>
    {
        isTimerTriggered = true;
        SYSTEM_PostTask(TIMER_TASK_ID);
    }
}
    b9ba:	bd10      	pop	{r4, pc}
        isTimerTriggered = true;
    b9bc:	2201      	movs	r2, #1
    b9be:	4b04      	ldr	r3, [pc, #16]	; (b9d0 <hwTimerExpiryCallback+0x20>)
    b9c0:	701a      	strb	r2, [r3, #0]
        SYSTEM_PostTask(TIMER_TASK_ID);
    b9c2:	2001      	movs	r0, #1
    b9c4:	4b03      	ldr	r3, [pc, #12]	; (b9d4 <hwTimerExpiryCallback+0x24>)
    b9c6:	4798      	blx	r3
}
    b9c8:	e7f7      	b.n	b9ba <hwTimerExpiryCallback+0xa>
    b9ca:	46c0      	nop			; (mov r8, r8)
    b9cc:	20000fc0 	.word	0x20000fc0
    b9d0:	20001fd2 	.word	0x20001fd2
    b9d4:	0000c2d9 	.word	0x0000c2d9

0000b9d8 <hwTimerOverflowCallback>:
{
    b9d8:	b510      	push	{r4, lr}
    b9da:	b082      	sub	sp, #8
    uint16_t temp = sysTime;
    b9dc:	4924      	ldr	r1, [pc, #144]	; (ba70 <hwTimerOverflowCallback+0x98>)
    b9de:	880a      	ldrh	r2, [r1, #0]
    b9e0:	b292      	uxth	r2, r2
    if (++sysTime < temp)
    b9e2:	880b      	ldrh	r3, [r1, #0]
    b9e4:	3301      	adds	r3, #1
    b9e6:	b29b      	uxth	r3, r3
    b9e8:	800b      	strh	r3, [r1, #0]
    b9ea:	429a      	cmp	r2, r3
    b9ec:	d903      	bls.n	b9f6 <hwTimerOverflowCallback+0x1e>
        sysTimeOvf++;
    b9ee:	4a21      	ldr	r2, [pc, #132]	; (ba74 <hwTimerOverflowCallback+0x9c>)
    b9f0:	6813      	ldr	r3, [r2, #0]
    b9f2:	3301      	adds	r3, #1
    b9f4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    b9f6:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    b9fa:	425a      	negs	r2, r3
    b9fc:	4153      	adcs	r3, r2
    b9fe:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    ba00:	b672      	cpsid	i
  __ASM volatile ("dmb");
    ba02:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    ba06:	2200      	movs	r2, #0
    ba08:	4b1b      	ldr	r3, [pc, #108]	; (ba78 <hwTimerOverflowCallback+0xa0>)
    ba0a:	701a      	strb	r2, [r3, #0]
	return flags;
    ba0c:	9c01      	ldr	r4, [sp, #4]
{
    uint32_t tmo32;
    uint16_t tmoHigh16, tmoLow16;
    uint8_t flags = cpu_irq_save();

    if (SWTIMER_INVALID != runningTimerQueueHead && !swTimers[runningTimerQueueHead].loaded)
    ba0e:	4b1b      	ldr	r3, [pc, #108]	; (ba7c <hwTimerOverflowCallback+0xa4>)
    ba10:	681b      	ldr	r3, [r3, #0]
    ba12:	2bff      	cmp	r3, #255	; 0xff
    ba14:	d00d      	beq.n	ba32 <hwTimerOverflowCallback+0x5a>
    ba16:	0119      	lsls	r1, r3, #4
    ba18:	4a19      	ldr	r2, [pc, #100]	; (ba80 <hwTimerOverflowCallback+0xa8>)
    ba1a:	1852      	adds	r2, r2, r1
    ba1c:	7b52      	ldrb	r2, [r2, #13]
    ba1e:	2a00      	cmp	r2, #0
    ba20:	d107      	bne.n	ba32 <hwTimerOverflowCallback+0x5a>
    {
        tmo32 = swTimers[runningTimerQueueHead].absoluteExpiryTime;
    ba22:	4a17      	ldr	r2, [pc, #92]	; (ba80 <hwTimerOverflowCallback+0xa8>)
    ba24:	5888      	ldr	r0, [r1, r2]
        tmoHigh16 = (uint16_t)(tmo32 >> SWTIMER_SYSTIME_SHIFTMASK);

        if (tmoHigh16 == sysTime)
    ba26:	4b12      	ldr	r3, [pc, #72]	; (ba70 <hwTimerOverflowCallback+0x98>)
    ba28:	881b      	ldrh	r3, [r3, #0]
    ba2a:	b29b      	uxth	r3, r3
    ba2c:	0c02      	lsrs	r2, r0, #16
    ba2e:	429a      	cmp	r2, r3
    ba30:	d00a      	beq.n	ba48 <hwTimerOverflowCallback+0x70>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    ba32:	23ff      	movs	r3, #255	; 0xff
    ba34:	4223      	tst	r3, r4
    ba36:	d005      	beq.n	ba44 <hwTimerOverflowCallback+0x6c>
		cpu_irq_enable();
    ba38:	2201      	movs	r2, #1
    ba3a:	4b0f      	ldr	r3, [pc, #60]	; (ba78 <hwTimerOverflowCallback+0xa0>)
    ba3c:	701a      	strb	r2, [r3, #0]
    ba3e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    ba42:	b662      	cpsie	i
}
    ba44:	b002      	add	sp, #8
    ba46:	bd10      	pop	{r4, pc}
        {
            tmoLow16 = (uint16_t)(tmo32 & SWTIMER_HWTIME_MASK);
    ba48:	b280      	uxth	r0, r0
            if (SWTIMER_MIN_TIMEOUT < tmoLow16)
    ba4a:	28ff      	cmp	r0, #255	; 0xff
    ba4c:	d909      	bls.n	ba62 <hwTimerOverflowCallback+0x8a>
            {
                common_tc_delay(tmoLow16);
    ba4e:	4b0d      	ldr	r3, [pc, #52]	; (ba84 <hwTimerOverflowCallback+0xac>)
    ba50:	4798      	blx	r3
                swTimers[runningTimerQueueHead].loaded = true;
    ba52:	4b0a      	ldr	r3, [pc, #40]	; (ba7c <hwTimerOverflowCallback+0xa4>)
    ba54:	681a      	ldr	r2, [r3, #0]
    ba56:	0112      	lsls	r2, r2, #4
    ba58:	4b09      	ldr	r3, [pc, #36]	; (ba80 <hwTimerOverflowCallback+0xa8>)
    ba5a:	189b      	adds	r3, r3, r2
    ba5c:	2201      	movs	r2, #1
    ba5e:	735a      	strb	r2, [r3, #13]
    ba60:	e7e7      	b.n	ba32 <hwTimerOverflowCallback+0x5a>
            }
            else
            {
                isTimerTriggered = true;
    ba62:	2201      	movs	r2, #1
    ba64:	4b08      	ldr	r3, [pc, #32]	; (ba88 <hwTimerOverflowCallback+0xb0>)
    ba66:	701a      	strb	r2, [r3, #0]
                SYSTEM_PostTask(TIMER_TASK_ID);
    ba68:	2001      	movs	r0, #1
    ba6a:	4b08      	ldr	r3, [pc, #32]	; (ba8c <hwTimerOverflowCallback+0xb4>)
    ba6c:	4798      	blx	r3
    ba6e:	e7e0      	b.n	ba32 <hwTimerOverflowCallback+0x5a>
    ba70:	20001fd0 	.word	0x20001fd0
    ba74:	20001fd4 	.word	0x20001fd4
    ba78:	20000008 	.word	0x20000008
    ba7c:	20000fbc 	.word	0x20000fbc
    ba80:	20001e40 	.word	0x20001e40
    ba84:	00012951 	.word	0x00012951
    ba88:	20001fd2 	.word	0x20001fd2
    ba8c:	0000c2d9 	.word	0x0000c2d9

0000ba90 <loadHwTimer>:
{
    ba90:	b570      	push	{r4, r5, r6, lr}
    ba92:	0004      	movs	r4, r0
    if (SWTIMER_INVALID != timerId)
    ba94:	28ff      	cmp	r0, #255	; 0xff
    ba96:	d030      	beq.n	bafa <loadHwTimer+0x6a>
    time |= ((uint64_t) sysTimeOvf) << 32;
    ba98:	4b19      	ldr	r3, [pc, #100]	; (bb00 <loadHwTimer+0x70>)
    ba9a:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    ba9c:	4b19      	ldr	r3, [pc, #100]	; (bb04 <loadHwTimer+0x74>)
    ba9e:	881d      	ldrh	r5, [r3, #0]
    baa0:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    baa2:	4b19      	ldr	r3, [pc, #100]	; (bb08 <loadHwTimer+0x78>)
    baa4:	4798      	blx	r3
        uint32_t expiryTime = swTimers[timerId].absoluteExpiryTime;
    baa6:	0123      	lsls	r3, r4, #4
    time |= (uint64_t) common_tc_read_count();
    baa8:	4328      	orrs	r0, r5
    return ((t2 - t1) < INT32_MAX);
    baaa:	4a18      	ldr	r2, [pc, #96]	; (bb0c <loadHwTimer+0x7c>)
    baac:	589b      	ldr	r3, [r3, r2]
    baae:	1a18      	subs	r0, r3, r0
        if (swtimerCompareTime(now, expiryTime))
    bab0:	4b17      	ldr	r3, [pc, #92]	; (bb10 <loadHwTimer+0x80>)
    bab2:	4298      	cmp	r0, r3
    bab4:	d81a      	bhi.n	baec <loadHwTimer+0x5c>
            if (!swTimers[timerId].loaded)
    bab6:	0122      	lsls	r2, r4, #4
    bab8:	4b14      	ldr	r3, [pc, #80]	; (bb0c <loadHwTimer+0x7c>)
    baba:	189b      	adds	r3, r3, r2
    babc:	7b5b      	ldrb	r3, [r3, #13]
    babe:	2b00      	cmp	r3, #0
    bac0:	d11d      	bne.n	bafe <loadHwTimer+0x6e>
                if (SWTIMER_MIN_TIMEOUT >= timeDiff)
    bac2:	28ff      	cmp	r0, #255	; 0xff
    bac4:	d90b      	bls.n	bade <loadHwTimer+0x4e>
                else  if ((uint32_t)TIMER_PERIOD >= timeDiff)
    bac6:	4b13      	ldr	r3, [pc, #76]	; (bb14 <loadHwTimer+0x84>)
    bac8:	4298      	cmp	r0, r3
    baca:	d818      	bhi.n	bafe <loadHwTimer+0x6e>
                    common_tc_delay((uint16_t)timeDiff);
    bacc:	b280      	uxth	r0, r0
    bace:	4b12      	ldr	r3, [pc, #72]	; (bb18 <loadHwTimer+0x88>)
    bad0:	4798      	blx	r3
                    swTimers[timerId].loaded = true;
    bad2:	0124      	lsls	r4, r4, #4
    bad4:	4b0d      	ldr	r3, [pc, #52]	; (bb0c <loadHwTimer+0x7c>)
    bad6:	191c      	adds	r4, r3, r4
    bad8:	2301      	movs	r3, #1
    bada:	7363      	strb	r3, [r4, #13]
    badc:	e00f      	b.n	bafe <loadHwTimer+0x6e>
                    isTimerTriggered = true;
    bade:	2201      	movs	r2, #1
    bae0:	4b0e      	ldr	r3, [pc, #56]	; (bb1c <loadHwTimer+0x8c>)
    bae2:	701a      	strb	r2, [r3, #0]
                    SYSTEM_PostTask(TIMER_TASK_ID);
    bae4:	2001      	movs	r0, #1
    bae6:	4b0e      	ldr	r3, [pc, #56]	; (bb20 <loadHwTimer+0x90>)
    bae8:	4798      	blx	r3
    baea:	e008      	b.n	bafe <loadHwTimer+0x6e>
            isTimerTriggered = true;
    baec:	2201      	movs	r2, #1
    baee:	4b0b      	ldr	r3, [pc, #44]	; (bb1c <loadHwTimer+0x8c>)
    baf0:	701a      	strb	r2, [r3, #0]
            SYSTEM_PostTask(TIMER_TASK_ID);
    baf2:	2001      	movs	r0, #1
    baf4:	4b0a      	ldr	r3, [pc, #40]	; (bb20 <loadHwTimer+0x90>)
    baf6:	4798      	blx	r3
    baf8:	e001      	b.n	bafe <loadHwTimer+0x6e>
        common_tc_compare_stop();
    bafa:	4b0a      	ldr	r3, [pc, #40]	; (bb24 <loadHwTimer+0x94>)
    bafc:	4798      	blx	r3
}
    bafe:	bd70      	pop	{r4, r5, r6, pc}
    bb00:	20001fd4 	.word	0x20001fd4
    bb04:	20001fd0 	.word	0x20001fd0
    bb08:	000128a9 	.word	0x000128a9
    bb0c:	20001e40 	.word	0x20001e40
    bb10:	7ffffffe 	.word	0x7ffffffe
    bb14:	0000ffff 	.word	0x0000ffff
    bb18:	00012951 	.word	0x00012951
    bb1c:	20001fd2 	.word	0x20001fd2
    bb20:	0000c2d9 	.word	0x0000c2d9
    bb24:	000128f5 	.word	0x000128f5

0000bb28 <swtimerInternalHandler>:

/**************************************************************************//**
\brief Internal handler for the timer trigger
******************************************************************************/
static void swtimerInternalHandler(void)
{
    bb28:	b510      	push	{r4, lr}
    if (isTimerTriggered)
    bb2a:	4b1d      	ldr	r3, [pc, #116]	; (bba0 <swtimerInternalHandler+0x78>)
    bb2c:	781b      	ldrb	r3, [r3, #0]
    bb2e:	2b00      	cmp	r3, #0
    bb30:	d027      	beq.n	bb82 <swtimerInternalHandler+0x5a>
    {
        isTimerTriggered = false;
    bb32:	2200      	movs	r2, #0
    bb34:	4b1a      	ldr	r3, [pc, #104]	; (bba0 <swtimerInternalHandler+0x78>)
    bb36:	701a      	strb	r2, [r3, #0]

        if (0 < runningTimers)
    bb38:	4b1a      	ldr	r3, [pc, #104]	; (bba4 <swtimerInternalHandler+0x7c>)
    bb3a:	781b      	ldrb	r3, [r3, #0]
    bb3c:	2b00      	cmp	r3, #0
    bb3e:	d020      	beq.n	bb82 <swtimerInternalHandler+0x5a>
        { /* Holds the number of running timers */
            if ((expiredTimerQueueHead == SWTIMER_INVALID) && \
    bb40:	4b19      	ldr	r3, [pc, #100]	; (bba8 <swtimerInternalHandler+0x80>)
    bb42:	681b      	ldr	r3, [r3, #0]
    bb44:	2bff      	cmp	r3, #255	; 0xff
    bb46:	d01d      	beq.n	bb84 <swtimerInternalHandler+0x5c>
                expiredTimerQueueHead = runningTimerQueueHead;
                expiredTimerQueueTail = runningTimerQueueHead;
            }
            else
            { /* there were already some timers expired before this one */
                swTimers[expiredTimerQueueTail].nextTimer = runningTimerQueueHead;
    bb48:	4b18      	ldr	r3, [pc, #96]	; (bbac <swtimerInternalHandler+0x84>)
    bb4a:	6818      	ldr	r0, [r3, #0]
    bb4c:	4918      	ldr	r1, [pc, #96]	; (bbb0 <swtimerInternalHandler+0x88>)
    bb4e:	680b      	ldr	r3, [r1, #0]
    bb50:	011a      	lsls	r2, r3, #4
    bb52:	4b18      	ldr	r3, [pc, #96]	; (bbb4 <swtimerInternalHandler+0x8c>)
    bb54:	189b      	adds	r3, r3, r2
    bb56:	7318      	strb	r0, [r3, #12]
                expiredTimerQueueTail = runningTimerQueueHead;
    bb58:	6008      	str	r0, [r1, #0]
            }

            runningTimerQueueHead = swTimers[runningTimerQueueHead].nextTimer;
    bb5a:	4a16      	ldr	r2, [pc, #88]	; (bbb4 <swtimerInternalHandler+0x8c>)
    bb5c:	4913      	ldr	r1, [pc, #76]	; (bbac <swtimerInternalHandler+0x84>)
    bb5e:	680b      	ldr	r3, [r1, #0]
    bb60:	011b      	lsls	r3, r3, #4
    bb62:	18d3      	adds	r3, r2, r3
    bb64:	7b18      	ldrb	r0, [r3, #12]
    bb66:	6008      	str	r0, [r1, #0]

            swTimers[expiredTimerQueueTail].nextTimer = SWTIMER_INVALID;
    bb68:	4b11      	ldr	r3, [pc, #68]	; (bbb0 <swtimerInternalHandler+0x88>)
    bb6a:	681b      	ldr	r3, [r3, #0]
    bb6c:	011b      	lsls	r3, r3, #4
    bb6e:	18d2      	adds	r2, r2, r3
    bb70:	23ff      	movs	r3, #255	; 0xff
    bb72:	7313      	strb	r3, [r2, #12]

            if ((--runningTimers) > 0)
    bb74:	4a0b      	ldr	r2, [pc, #44]	; (bba4 <swtimerInternalHandler+0x7c>)
    bb76:	7813      	ldrb	r3, [r2, #0]
    bb78:	3b01      	subs	r3, #1
    bb7a:	b2db      	uxtb	r3, r3
    bb7c:	7013      	strb	r3, [r2, #0]
    bb7e:	2b00      	cmp	r3, #0
    bb80:	d10b      	bne.n	bb9a <swtimerInternalHandler+0x72>
            { /* keep the ball rolling! load the next head timer from the queue */
                loadHwTimer(runningTimerQueueHead);
            }
        }
    }
}
    bb82:	bd10      	pop	{r4, pc}
                (expiredTimerQueueTail == SWTIMER_INVALID))
    bb84:	4b0a      	ldr	r3, [pc, #40]	; (bbb0 <swtimerInternalHandler+0x88>)
            if ((expiredTimerQueueHead == SWTIMER_INVALID) && \
    bb86:	681b      	ldr	r3, [r3, #0]
    bb88:	2bff      	cmp	r3, #255	; 0xff
    bb8a:	d1dd      	bne.n	bb48 <swtimerInternalHandler+0x20>
                expiredTimerQueueHead = runningTimerQueueHead;
    bb8c:	4b07      	ldr	r3, [pc, #28]	; (bbac <swtimerInternalHandler+0x84>)
    bb8e:	681b      	ldr	r3, [r3, #0]
    bb90:	4a05      	ldr	r2, [pc, #20]	; (bba8 <swtimerInternalHandler+0x80>)
    bb92:	6013      	str	r3, [r2, #0]
                expiredTimerQueueTail = runningTimerQueueHead;
    bb94:	4a06      	ldr	r2, [pc, #24]	; (bbb0 <swtimerInternalHandler+0x88>)
    bb96:	6013      	str	r3, [r2, #0]
    bb98:	e7df      	b.n	bb5a <swtimerInternalHandler+0x32>
                loadHwTimer(runningTimerQueueHead);
    bb9a:	4b07      	ldr	r3, [pc, #28]	; (bbb8 <swtimerInternalHandler+0x90>)
    bb9c:	4798      	blx	r3
}
    bb9e:	e7f0      	b.n	bb82 <swtimerInternalHandler+0x5a>
    bba0:	20001fd2 	.word	0x20001fd2
    bba4:	20000fc0 	.word	0x20000fc0
    bba8:	20000fb4 	.word	0x20000fb4
    bbac:	20000fbc 	.word	0x20000fbc
    bbb0:	20000fb8 	.word	0x20000fb8
    bbb4:	20001e40 	.word	0x20001e40
    bbb8:	0000ba91 	.word	0x0000ba91

0000bbbc <SwTimerReset>:
    /*
    * Initialize the timer resources like timer arrays queues, timer registers
    */
    uint8_t index;

    runningTimers = 0u;
    bbbc:	2300      	movs	r3, #0
    bbbe:	4a0d      	ldr	r2, [pc, #52]	; (bbf4 <SwTimerReset+0x38>)
    bbc0:	7013      	strb	r3, [r2, #0]
    isTimerTriggered = false;
    bbc2:	4a0d      	ldr	r2, [pc, #52]	; (bbf8 <SwTimerReset+0x3c>)
    bbc4:	7013      	strb	r3, [r2, #0]

    runningTimerQueueHead = SWTIMER_INVALID;
    bbc6:	33ff      	adds	r3, #255	; 0xff
    bbc8:	4a0c      	ldr	r2, [pc, #48]	; (bbfc <SwTimerReset+0x40>)
    bbca:	6013      	str	r3, [r2, #0]
    expiredTimerQueueHead = SWTIMER_INVALID;
    bbcc:	4a0c      	ldr	r2, [pc, #48]	; (bc00 <SwTimerReset+0x44>)
    bbce:	6013      	str	r3, [r2, #0]
    expiredTimerQueueTail = SWTIMER_INVALID;
    bbd0:	4a0c      	ldr	r2, [pc, #48]	; (bc04 <SwTimerReset+0x48>)
    bbd2:	6013      	str	r3, [r2, #0]
    bbd4:	4b0c      	ldr	r3, [pc, #48]	; (bc08 <SwTimerReset+0x4c>)
    bbd6:	0018      	movs	r0, r3
    bbd8:	3091      	adds	r0, #145	; 0x91
    bbda:	30ff      	adds	r0, #255	; 0xff

    for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++)
    {
        swTimers[index].nextTimer = SWTIMER_INVALID;
    bbdc:	21ff      	movs	r1, #255	; 0xff
        swTimers[index].timerCb = NULL;
    bbde:	2200      	movs	r2, #0
        swTimers[index].nextTimer = SWTIMER_INVALID;
    bbe0:	7219      	strb	r1, [r3, #8]
        swTimers[index].timerCb = NULL;
    bbe2:	601a      	str	r2, [r3, #0]
    bbe4:	3310      	adds	r3, #16
    for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++)
    bbe6:	4283      	cmp	r3, r0
    bbe8:	d1fa      	bne.n	bbe0 <SwTimerReset+0x24>
    }

    allocatedTimerId = 0u;
    bbea:	2200      	movs	r2, #0
    bbec:	4b07      	ldr	r3, [pc, #28]	; (bc0c <SwTimerReset+0x50>)
    bbee:	701a      	strb	r2, [r3, #0]
}
    bbf0:	4770      	bx	lr
    bbf2:	46c0      	nop			; (mov r8, r8)
    bbf4:	20000fc0 	.word	0x20000fc0
    bbf8:	20001fd2 	.word	0x20001fd2
    bbfc:	20000fbc 	.word	0x20000fbc
    bc00:	20000fb4 	.word	0x20000fb4
    bc04:	20000fb8 	.word	0x20000fb8
    bc08:	20001e44 	.word	0x20001e44
    bc0c:	20000fb0 	.word	0x20000fb0

0000bc10 <SystemTimerInit>:

/**************************************************************************//**
\brief Initializes the Software Timer module
******************************************************************************/
void SystemTimerInit(void)
{
    bc10:	b510      	push	{r4, lr}
    SwTimerReset();
    bc12:	4b08      	ldr	r3, [pc, #32]	; (bc34 <SystemTimerInit+0x24>)
    bc14:	4798      	blx	r3

    /* initialize system time parameters */
    sysTimeOvf = sysTime = 0u;
    bc16:	2300      	movs	r3, #0
    bc18:	4a07      	ldr	r2, [pc, #28]	; (bc38 <SystemTimerInit+0x28>)
    bc1a:	8013      	strh	r3, [r2, #0]
    bc1c:	4a07      	ldr	r2, [pc, #28]	; (bc3c <SystemTimerInit+0x2c>)
    bc1e:	6013      	str	r3, [r2, #0]

    common_tc_init();
    bc20:	4b07      	ldr	r3, [pc, #28]	; (bc40 <SystemTimerInit+0x30>)
    bc22:	4798      	blx	r3
    set_common_tc_overflow_callback(hwTimerOverflowCallback);
    bc24:	4807      	ldr	r0, [pc, #28]	; (bc44 <SystemTimerInit+0x34>)
    bc26:	4b08      	ldr	r3, [pc, #32]	; (bc48 <SystemTimerInit+0x38>)
    bc28:	4798      	blx	r3
    set_common_tc_expiry_callback(hwTimerExpiryCallback);
    bc2a:	4808      	ldr	r0, [pc, #32]	; (bc4c <SystemTimerInit+0x3c>)
    bc2c:	4b08      	ldr	r3, [pc, #32]	; (bc50 <SystemTimerInit+0x40>)
    bc2e:	4798      	blx	r3
}
    bc30:	bd10      	pop	{r4, pc}
    bc32:	46c0      	nop			; (mov r8, r8)
    bc34:	0000bbbd 	.word	0x0000bbbd
    bc38:	20001fd0 	.word	0x20001fd0
    bc3c:	20001fd4 	.word	0x20001fd4
    bc40:	000129bd 	.word	0x000129bd
    bc44:	0000b9d9 	.word	0x0000b9d9
    bc48:	00012a41 	.word	0x00012a41
    bc4c:	0000b9b1 	.word	0x0000b9b1
    bc50:	00012a4d 	.word	0x00012a4d

0000bc54 <SwTimerGetTime>:
/**************************************************************************//**
\brief Get current system time.
\return Returns current system time in microseconds
******************************************************************************/
uint64_t SwTimerGetTime(void)
{
    bc54:	b570      	push	{r4, r5, r6, lr}
    time |= ((uint64_t) sysTimeOvf) << 32;
    bc56:	4b05      	ldr	r3, [pc, #20]	; (bc6c <SwTimerGetTime+0x18>)
    bc58:	681c      	ldr	r4, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    bc5a:	4b05      	ldr	r3, [pc, #20]	; (bc70 <SwTimerGetTime+0x1c>)
    bc5c:	881d      	ldrh	r5, [r3, #0]
    bc5e:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    bc60:	4b04      	ldr	r3, [pc, #16]	; (bc74 <SwTimerGetTime+0x20>)
    bc62:	4798      	blx	r3
    bc64:	4328      	orrs	r0, r5
    return gettime();
}
    bc66:	0021      	movs	r1, r4
    bc68:	bd70      	pop	{r4, r5, r6, pc}
    bc6a:	46c0      	nop			; (mov r8, r8)
    bc6c:	20001fd4 	.word	0x20001fd4
    bc70:	20001fd0 	.word	0x20001fd0
    bc74:	000128a9 	.word	0x000128a9

0000bc78 <SwTimerCreate>:

\return LORAWAN_SUCCESS if new timerId is allocated
        LORAWAN_RESOURCE_UNAVAILABLE if there is no more timerId to allocate
******************************************************************************/
StackRetStatus_t SwTimerCreate(uint8_t *timerId)
{
    bc78:	b510      	push	{r4, lr}
    bc7a:	0004      	movs	r4, r0
    StackRetStatus_t retVal = LORAWAN_SUCCESS;

    if (allocatedTimerId < TOTAL_NUMBER_OF_SW_TIMERS)
    bc7c:	4b08      	ldr	r3, [pc, #32]	; (bca0 <SwTimerCreate+0x28>)
    bc7e:	781b      	ldrb	r3, [r3, #0]
        * If you reach this spot it means the TOTAL_NUMBER_OF_SW_TIMERS
        * is #defined to a lower value than the number of timers that have
        * been SwTimerCreate()
        */
        SYS_ASSERT_FATAL(ASSERT_HAL_TIMERID_EXHAUSTED);
        retVal = LORAWAN_RESOURCE_UNAVAILABLE;
    bc80:	2014      	movs	r0, #20
    if (allocatedTimerId < TOTAL_NUMBER_OF_SW_TIMERS)
    bc82:	2b18      	cmp	r3, #24
    bc84:	d900      	bls.n	bc88 <SwTimerCreate+0x10>
    }

    return retVal;
}
    bc86:	bd10      	pop	{r4, pc}
        ATOMIC_SECTION_ENTER
    bc88:	4b06      	ldr	r3, [pc, #24]	; (bca4 <SwTimerCreate+0x2c>)
    bc8a:	4798      	blx	r3
        *timerId = allocatedTimerId;
    bc8c:	4a04      	ldr	r2, [pc, #16]	; (bca0 <SwTimerCreate+0x28>)
    bc8e:	7813      	ldrb	r3, [r2, #0]
    bc90:	7023      	strb	r3, [r4, #0]
        allocatedTimerId++;
    bc92:	3301      	adds	r3, #1
    bc94:	7013      	strb	r3, [r2, #0]
        ATOMIC_SECTION_EXIT
    bc96:	4b04      	ldr	r3, [pc, #16]	; (bca8 <SwTimerCreate+0x30>)
    bc98:	4798      	blx	r3
    StackRetStatus_t retVal = LORAWAN_SUCCESS;
    bc9a:	2008      	movs	r0, #8
    bc9c:	e7f3      	b.n	bc86 <SwTimerCreate+0xe>
    bc9e:	46c0      	nop			; (mov r8, r8)
    bca0:	20000fb0 	.word	0x20000fb0
    bca4:	00005629 	.word	0x00005629
    bca8:	00005635 	.word	0x00005635

0000bcac <SwTimerStart>:
        LORAWAN_INVALID_REQUEST if \timerId is already running
        LORAWAN_SUCCESS if \timerId is successfully queued for running
******************************************************************************/
StackRetStatus_t SwTimerStart(uint8_t timerId, uint32_t timerCount,
    SwTimeoutType_t timeoutType, void *timerCb, void *paramCb)
{
    bcac:	b5f0      	push	{r4, r5, r6, r7, lr}
    bcae:	46d6      	mov	lr, sl
    bcb0:	464f      	mov	r7, r9
    bcb2:	4646      	mov	r6, r8
    bcb4:	b5c0      	push	{r6, r7, lr}
    bcb6:	b084      	sub	sp, #16
    bcb8:	0007      	movs	r7, r0
    bcba:	000d      	movs	r5, r1
    bcbc:	0016      	movs	r6, r2
    bcbe:	001c      	movs	r4, r3
    uint32_t pointInTime;

    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId || NULL == timerCb)
    {
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_START_FAILURE);
        return LORAWAN_INVALID_PARAMETER;
    bcc0:	200a      	movs	r0, #10
    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId || NULL == timerCb)
    bcc2:	2f18      	cmp	r7, #24
    bcc4:	d809      	bhi.n	bcda <SwTimerStart+0x2e>
    bcc6:	2b00      	cmp	r3, #0
    bcc8:	d100      	bne.n	bccc <SwTimerStart+0x20>
    bcca:	e08c      	b.n	bde6 <SwTimerStart+0x13a>
    }

    if (NULL != swTimers[timerId].timerCb)
    bccc:	013a      	lsls	r2, r7, #4
    bcce:	4b52      	ldr	r3, [pc, #328]	; (be18 <SwTimerStart+0x16c>)
    bcd0:	189b      	adds	r3, r3, r2
    bcd2:	685b      	ldr	r3, [r3, #4]
        /*
        * Timer is already running if the callback function of the
        * corresponding timer index in the timer array is not NULL.
        */
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_START_FAILURE);
        return LORAWAN_INVALID_REQUEST;
    bcd4:	300b      	adds	r0, #11
    if (NULL != swTimers[timerId].timerCb)
    bcd6:	2b00      	cmp	r3, #0
    bcd8:	d005      	beq.n	bce6 <SwTimerStart+0x3a>
        }
    }

    swtimerStartAbsoluteTimer(timerId, pointInTime, timerCb, paramCb);
    return LORAWAN_SUCCESS;
}
    bcda:	b004      	add	sp, #16
    bcdc:	bc1c      	pop	{r2, r3, r4}
    bcde:	4690      	mov	r8, r2
    bce0:	4699      	mov	r9, r3
    bce2:	46a2      	mov	sl, r4
    bce4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    time |= ((uint64_t) sysTimeOvf) << 32;
    bce6:	4b4d      	ldr	r3, [pc, #308]	; (be1c <SwTimerStart+0x170>)
    bce8:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    bcea:	4b4d      	ldr	r3, [pc, #308]	; (be20 <SwTimerStart+0x174>)
    bcec:	8818      	ldrh	r0, [r3, #0]
    bcee:	0403      	lsls	r3, r0, #16
    bcf0:	4698      	mov	r8, r3
    time |= (uint64_t) common_tc_read_count();
    bcf2:	4b4c      	ldr	r3, [pc, #304]	; (be24 <SwTimerStart+0x178>)
    bcf4:	4798      	blx	r3
    bcf6:	4643      	mov	r3, r8
    bcf8:	4303      	orrs	r3, r0
    switch (timeoutType)
    bcfa:	2e00      	cmp	r6, #0
    bcfc:	d003      	beq.n	bd06 <SwTimerStart+0x5a>
    bcfe:	2e01      	cmp	r6, #1
    bd00:	d038      	beq.n	bd74 <SwTimerStart+0xc8>
            return LORAWAN_INVALID_PARAMETER;
    bd02:	200a      	movs	r0, #10
    bd04:	e7e9      	b.n	bcda <SwTimerStart+0x2e>
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    bd06:	4948      	ldr	r1, [pc, #288]	; (be28 <SwTimerStart+0x17c>)
                return LORAWAN_INVALID_PARAMETER;
    bd08:	200a      	movs	r0, #10
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    bd0a:	002a      	movs	r2, r5
    bd0c:	3aff      	subs	r2, #255	; 0xff
            pointInTime = ADD_TIME(timerCount, now);
    bd0e:	18ed      	adds	r5, r5, r3
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    bd10:	428a      	cmp	r2, r1
    bd12:	d8e2      	bhi.n	bcda <SwTimerStart+0x2e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    bd14:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    bd18:	425a      	negs	r2, r3
    bd1a:	4153      	adcs	r3, r2
    bd1c:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
    bd1e:	b672      	cpsid	i
    bd20:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    bd24:	2600      	movs	r6, #0
    bd26:	4b41      	ldr	r3, [pc, #260]	; (be2c <SwTimerStart+0x180>)
    bd28:	701e      	strb	r6, [r3, #0]
	return flags;
    bd2a:	9b03      	ldr	r3, [sp, #12]
    bd2c:	4699      	mov	r9, r3
    swtimerInternalHandler();
    bd2e:	4b40      	ldr	r3, [pc, #256]	; (be30 <SwTimerStart+0x184>)
    bd30:	4798      	blx	r3
    swTimers[timerId].absoluteExpiryTime = pointInTime;
    bd32:	4b39      	ldr	r3, [pc, #228]	; (be18 <SwTimerStart+0x16c>)
    bd34:	013a      	lsls	r2, r7, #4
    bd36:	50d5      	str	r5, [r2, r3]
    swTimers[timerId].timerCb = (void (*)(void*))handlerCb;
    bd38:	189b      	adds	r3, r3, r2
    bd3a:	605c      	str	r4, [r3, #4]
    swTimers[timerId].paramCb = parameter;
    bd3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    bd3e:	609a      	str	r2, [r3, #8]
    swTimers[timerId].loaded = false;
    bd40:	735e      	strb	r6, [r3, #13]
    runningTimers++;
    bd42:	4a3c      	ldr	r2, [pc, #240]	; (be34 <SwTimerStart+0x188>)
    bd44:	7813      	ldrb	r3, [r2, #0]
    bd46:	3301      	adds	r3, #1
    bd48:	b2db      	uxtb	r3, r3
    bd4a:	7013      	strb	r3, [r2, #0]
    if (SWTIMER_INVALID == runningTimerQueueHead)
    bd4c:	4b3a      	ldr	r3, [pc, #232]	; (be38 <SwTimerStart+0x18c>)
    bd4e:	681b      	ldr	r3, [r3, #0]
    bd50:	469a      	mov	sl, r3
    bd52:	2bff      	cmp	r3, #255	; 0xff
    bd54:	d016      	beq.n	bd84 <SwTimerStart+0xd8>
        uint8_t currIndex = runningTimerQueueHead;
    bd56:	466a      	mov	r2, sp
    bd58:	7013      	strb	r3, [r2, #0]
    bd5a:	7812      	ldrb	r2, [r2, #0]
        for (index = 0; index < runningTimers; index++)
    bd5c:	4b35      	ldr	r3, [pc, #212]	; (be34 <SwTimerStart+0x188>)
    bd5e:	781b      	ldrb	r3, [r3, #0]
    bd60:	2b00      	cmp	r3, #0
    bd62:	d042      	beq.n	bdea <SwTimerStart+0x13e>
    bd64:	9200      	str	r2, [sp, #0]
    bd66:	2300      	movs	r3, #0
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    bd68:	492b      	ldr	r1, [pc, #172]	; (be18 <SwTimerStart+0x16c>)
    bd6a:	4688      	mov	r8, r1
    bd6c:	4833      	ldr	r0, [pc, #204]	; (be3c <SwTimerStart+0x190>)
                    currIndex = swTimers[currIndex].nextTimer;
    bd6e:	468c      	mov	ip, r1
        for (index = 0; index < runningTimers; index++)
    bd70:	4c30      	ldr	r4, [pc, #192]	; (be34 <SwTimerStart+0x188>)
    bd72:	e02a      	b.n	bdca <SwTimerStart+0x11e>
            if ((timeout > SWTIMER_MAX_TIMEOUT) || \
    bd74:	0028      	movs	r0, r5
    bd76:	38ff      	subs	r0, #255	; 0xff
    bd78:	1ac3      	subs	r3, r0, r3
    bd7a:	4a2b      	ldr	r2, [pc, #172]	; (be28 <SwTimerStart+0x17c>)
                return LORAWAN_INVALID_PARAMETER;
    bd7c:	200a      	movs	r0, #10
            if ((timeout > SWTIMER_MAX_TIMEOUT) || \
    bd7e:	4293      	cmp	r3, r2
    bd80:	d9c8      	bls.n	bd14 <SwTimerStart+0x68>
    bd82:	e7aa      	b.n	bcda <SwTimerStart+0x2e>
        runningTimerQueueHead = timerId;
    bd84:	4b2c      	ldr	r3, [pc, #176]	; (be38 <SwTimerStart+0x18c>)
    bd86:	601f      	str	r7, [r3, #0]
        loadHwTimer(runningTimerQueueHead);
    bd88:	0038      	movs	r0, r7
    bd8a:	4b2d      	ldr	r3, [pc, #180]	; (be40 <SwTimerStart+0x194>)
    bd8c:	4798      	blx	r3
    bd8e:	e036      	b.n	bdfe <SwTimerStart+0x152>
                    swTimers[timerId].nextTimer = currIndex;
    bd90:	4b21      	ldr	r3, [pc, #132]	; (be18 <SwTimerStart+0x16c>)
    bd92:	013c      	lsls	r4, r7, #4
    bd94:	191c      	adds	r4, r3, r4
    bd96:	7322      	strb	r2, [r4, #12]
                    swTimers[currIndex].loaded = false;
    bd98:	9901      	ldr	r1, [sp, #4]
    bd9a:	0109      	lsls	r1, r1, #4
    bd9c:	1859      	adds	r1, r3, r1
    bd9e:	2300      	movs	r3, #0
    bda0:	734b      	strb	r3, [r1, #13]
                    if (runningTimerQueueHead == currIndex)
    bda2:	4592      	cmp	sl, r2
    bda4:	d005      	beq.n	bdb2 <SwTimerStart+0x106>
                        swTimers[prevIndex].nextTimer = timerId;
    bda6:	9b00      	ldr	r3, [sp, #0]
    bda8:	0118      	lsls	r0, r3, #4
    bdaa:	4b1b      	ldr	r3, [pc, #108]	; (be18 <SwTimerStart+0x16c>)
    bdac:	1818      	adds	r0, r3, r0
    bdae:	7307      	strb	r7, [r0, #12]
    bdb0:	e025      	b.n	bdfe <SwTimerStart+0x152>
                        runningTimerQueueHead = timerId;
    bdb2:	4b21      	ldr	r3, [pc, #132]	; (be38 <SwTimerStart+0x18c>)
    bdb4:	601f      	str	r7, [r3, #0]
                        loadHwTimer(runningTimerQueueHead);
    bdb6:	0038      	movs	r0, r7
    bdb8:	4b21      	ldr	r3, [pc, #132]	; (be40 <SwTimerStart+0x194>)
    bdba:	4798      	blx	r3
    bdbc:	e01f      	b.n	bdfe <SwTimerStart+0x152>
        for (index = 0; index < runningTimers; index++)
    bdbe:	3301      	adds	r3, #1
    bdc0:	b2db      	uxtb	r3, r3
    bdc2:	7821      	ldrb	r1, [r4, #0]
    bdc4:	b2c9      	uxtb	r1, r1
    bdc6:	428b      	cmp	r3, r1
    bdc8:	d210      	bcs.n	bdec <SwTimerStart+0x140>
            if (SWTIMER_INVALID != currIndex)
    bdca:	2aff      	cmp	r2, #255	; 0xff
    bdcc:	d0f7      	beq.n	bdbe <SwTimerStart+0x112>
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    bdce:	9201      	str	r2, [sp, #4]
    bdd0:	0111      	lsls	r1, r2, #4
    return ((t2 - t1) < INT32_MAX);
    bdd2:	4646      	mov	r6, r8
    bdd4:	5989      	ldr	r1, [r1, r6]
    bdd6:	1a69      	subs	r1, r5, r1
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    bdd8:	4281      	cmp	r1, r0
    bdda:	d8d9      	bhi.n	bd90 <SwTimerStart+0xe4>
                    currIndex = swTimers[currIndex].nextTimer;
    bddc:	0111      	lsls	r1, r2, #4
    bdde:	4461      	add	r1, ip
    bde0:	9200      	str	r2, [sp, #0]
    bde2:	7b0a      	ldrb	r2, [r1, #12]
    bde4:	e7eb      	b.n	bdbe <SwTimerStart+0x112>
        return LORAWAN_INVALID_PARAMETER;
    bde6:	200a      	movs	r0, #10
    bde8:	e777      	b.n	bcda <SwTimerStart+0x2e>
        uint8_t prevIndex = runningTimerQueueHead;
    bdea:	9200      	str	r2, [sp, #0]
            swTimers[prevIndex].nextTimer = timerId;
    bdec:	4b0a      	ldr	r3, [pc, #40]	; (be18 <SwTimerStart+0x16c>)
    bdee:	9a00      	ldr	r2, [sp, #0]
    bdf0:	0110      	lsls	r0, r2, #4
    bdf2:	1818      	adds	r0, r3, r0
    bdf4:	7307      	strb	r7, [r0, #12]
            swTimers[timerId].nextTimer = SWTIMER_INVALID;
    bdf6:	013f      	lsls	r7, r7, #4
    bdf8:	19df      	adds	r7, r3, r7
    bdfa:	23ff      	movs	r3, #255	; 0xff
    bdfc:	733b      	strb	r3, [r7, #12]
	if (cpu_irq_is_enabled_flags(flags))
    bdfe:	23ff      	movs	r3, #255	; 0xff
    return LORAWAN_SUCCESS;
    be00:	2008      	movs	r0, #8
    be02:	464a      	mov	r2, r9
    be04:	4213      	tst	r3, r2
    be06:	d100      	bne.n	be0a <SwTimerStart+0x15e>
    be08:	e767      	b.n	bcda <SwTimerStart+0x2e>
		cpu_irq_enable();
    be0a:	2201      	movs	r2, #1
    be0c:	4b07      	ldr	r3, [pc, #28]	; (be2c <SwTimerStart+0x180>)
    be0e:	701a      	strb	r2, [r3, #0]
    be10:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    be14:	b662      	cpsie	i
    be16:	e760      	b.n	bcda <SwTimerStart+0x2e>
    be18:	20001e40 	.word	0x20001e40
    be1c:	20001fd4 	.word	0x20001fd4
    be20:	20001fd0 	.word	0x20001fd0
    be24:	000128a9 	.word	0x000128a9
    be28:	7fffff00 	.word	0x7fffff00
    be2c:	20000008 	.word	0x20000008
    be30:	0000bb29 	.word	0x0000bb29
    be34:	20000fc0 	.word	0x20000fc0
    be38:	20000fbc 	.word	0x20000fbc
    be3c:	7ffffffe 	.word	0x7ffffffe
    be40:	0000ba91 	.word	0x0000ba91

0000be44 <SwTimerIsRunning>:
\param[in] timerId Timer ID to be checked for running
\return True if the timer is running else False
******************************************************************************/
bool SwTimerIsRunning(uint8_t timerId)
{
    if (NULL == swTimers[timerId].timerCb)
    be44:	0103      	lsls	r3, r0, #4
    be46:	4803      	ldr	r0, [pc, #12]	; (be54 <SwTimerIsRunning+0x10>)
    be48:	18c0      	adds	r0, r0, r3
    be4a:	6840      	ldr	r0, [r0, #4]
    be4c:	1e43      	subs	r3, r0, #1
    be4e:	4198      	sbcs	r0, r3
    be50:	b2c0      	uxtb	r0, r0
    {
        return false;
    }

    return true;
}
    be52:	4770      	bx	lr
    be54:	20001e40 	.word	0x20001e40

0000be58 <SwTimerReadValue>:
\brief Returns the remaining timeout for the given timerId
\param[in] timerId Timer ID to get the remaining time
\return Remaining time until expiry in microseconds
******************************************************************************/
uint32_t SwTimerReadValue(uint8_t timerId)
{
    be58:	b570      	push	{r4, r5, r6, lr}
    uint32_t remainingTime = 0u;
    uint32_t timerExpiryTime = 0u;
    uint32_t currentSysTime = 0u;
    
    if ( NULL != swTimers[timerId].timerCb )
    be5a:	0102      	lsls	r2, r0, #4
    be5c:	4b0b      	ldr	r3, [pc, #44]	; (be8c <SwTimerReadValue+0x34>)
    be5e:	189b      	adds	r3, r3, r2
    be60:	685b      	ldr	r3, [r3, #4]
    be62:	2b00      	cmp	r3, #0
    be64:	d010      	beq.n	be88 <SwTimerReadValue+0x30>
    {
	    timerExpiryTime = swTimers[timerId].absoluteExpiryTime;
    be66:	4b09      	ldr	r3, [pc, #36]	; (be8c <SwTimerReadValue+0x34>)
    be68:	58d4      	ldr	r4, [r2, r3]
    time |= ((uint64_t) sysTimeOvf) << 32;
    be6a:	4b09      	ldr	r3, [pc, #36]	; (be90 <SwTimerReadValue+0x38>)
    be6c:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    be6e:	4b09      	ldr	r3, [pc, #36]	; (be94 <SwTimerReadValue+0x3c>)
    be70:	881d      	ldrh	r5, [r3, #0]
    be72:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    be74:	4b08      	ldr	r3, [pc, #32]	; (be98 <SwTimerReadValue+0x40>)
    be76:	4798      	blx	r3
    be78:	4328      	orrs	r0, r5
	    currentSysTime = (uint32_t) gettime();

	    if ( currentSysTime <= timerExpiryTime )
    be7a:	4284      	cmp	r4, r0
    be7c:	d202      	bcs.n	be84 <SwTimerReadValue+0x2c>
	    {
		    remainingTime = timerExpiryTime - currentSysTime;
	    }
	    else if ( currentSysTime > timerExpiryTime )
	    {
		    remainingTime = (UINT32_MAX - currentSysTime) + timerExpiryTime;
    be7e:	3c01      	subs	r4, #1
    be80:	1a20      	subs	r0, r4, r0
	    }
    }
    
    return remainingTime;
}
    be82:	bd70      	pop	{r4, r5, r6, pc}
		    remainingTime = timerExpiryTime - currentSysTime;
    be84:	1a20      	subs	r0, r4, r0
    be86:	e7fc      	b.n	be82 <SwTimerReadValue+0x2a>
    uint32_t remainingTime = 0u;
    be88:	2000      	movs	r0, #0
    return remainingTime;
    be8a:	e7fa      	b.n	be82 <SwTimerReadValue+0x2a>
    be8c:	20001e40 	.word	0x20001e40
    be90:	20001fd4 	.word	0x20001fd4
    be94:	20001fd0 	.word	0x20001fd0
    be98:	000128a9 	.word	0x000128a9

0000be9c <SwTimerNextExpiryDuration>:
/**************************************************************************//**
\brief Returns the duration until the next timer expiry
\return Returns the duration until the next timeout in microseconds
******************************************************************************/
uint32_t SwTimerNextExpiryDuration(void)
{
    be9c:	b510      	push	{r4, lr}
    uint32_t duration = SWTIMER_INVALID_TIMEOUT;

    if (SWTIMER_INVALID != runningTimerQueueHead)
    be9e:	4b05      	ldr	r3, [pc, #20]	; (beb4 <SwTimerNextExpiryDuration+0x18>)
    bea0:	6818      	ldr	r0, [r3, #0]
    bea2:	28ff      	cmp	r0, #255	; 0xff
    bea4:	d102      	bne.n	beac <SwTimerNextExpiryDuration+0x10>
    uint32_t duration = SWTIMER_INVALID_TIMEOUT;
    bea6:	2001      	movs	r0, #1
    bea8:	4240      	negs	r0, r0
    {
        duration = SwTimerReadValue(runningTimerQueueHead);
    }

    return duration;
}
    beaa:	bd10      	pop	{r4, pc}
        duration = SwTimerReadValue(runningTimerQueueHead);
    beac:	b2c0      	uxtb	r0, r0
    beae:	4b02      	ldr	r3, [pc, #8]	; (beb8 <SwTimerNextExpiryDuration+0x1c>)
    beb0:	4798      	blx	r3
    beb2:	e7fa      	b.n	beaa <SwTimerNextExpiryDuration+0xe>
    beb4:	20000fbc 	.word	0x20000fbc
    beb8:	0000be59 	.word	0x0000be59

0000bebc <SwTimersExecute>:

/**************************************************************************//**
\brief Handles Queues and Callbacks for Expired Timers
******************************************************************************/
void SwTimersExecute(void)
{
    bebc:	b5f0      	push	{r4, r5, r6, r7, lr}
    bebe:	46de      	mov	lr, fp
    bec0:	4657      	mov	r7, sl
    bec2:	464e      	mov	r6, r9
    bec4:	4645      	mov	r5, r8
    bec6:	b5e0      	push	{r5, r6, r7, lr}
    bec8:	b083      	sub	sp, #12
    time |= ((uint64_t) sysTimeOvf) << 32;
    beca:	4b2f      	ldr	r3, [pc, #188]	; (bf88 <SwTimersExecute+0xcc>)
    becc:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    bece:	4b2f      	ldr	r3, [pc, #188]	; (bf8c <SwTimersExecute+0xd0>)
    bed0:	881b      	ldrh	r3, [r3, #0]
    time |= (uint64_t) common_tc_read_count();
    bed2:	4b2f      	ldr	r3, [pc, #188]	; (bf90 <SwTimersExecute+0xd4>)
    bed4:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    bed6:	f3ef 8210 	mrs	r2, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    beda:	4253      	negs	r3, r2
    bedc:	4153      	adcs	r3, r2
    bede:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    bee0:	b672      	cpsid	i
    bee2:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    bee6:	2200      	movs	r2, #0
    bee8:	4b2a      	ldr	r3, [pc, #168]	; (bf94 <SwTimersExecute+0xd8>)
    beea:	701a      	strb	r2, [r3, #0]
	return flags;
    beec:	9c00      	ldr	r4, [sp, #0]
    uint64_t now = gettime();

    uint8_t flags = cpu_irq_save();
    swtimerInternalHandler();
    beee:	4b2a      	ldr	r3, [pc, #168]	; (bf98 <SwTimersExecute+0xdc>)
    bef0:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    bef2:	23ff      	movs	r3, #255	; 0xff
    bef4:	4223      	tst	r3, r4
    bef6:	d005      	beq.n	bf04 <SwTimersExecute+0x48>
		cpu_irq_enable();
    bef8:	2201      	movs	r2, #1
    befa:	4b26      	ldr	r3, [pc, #152]	; (bf94 <SwTimersExecute+0xd8>)
    befc:	701a      	strb	r2, [r3, #0]
    befe:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    bf02:	b662      	cpsie	i
	cpu_irq_disable();
    bf04:	4b23      	ldr	r3, [pc, #140]	; (bf94 <SwTimersExecute+0xd8>)
    bf06:	469a      	mov	sl, r3
        /* Expired timer if any will be processed here */
        while (SWTIMER_INVALID != expiredTimerQueueHead)
        {
            flags = cpu_irq_save();

            nextExpiredTimer = swTimers[expiredTimerQueueHead].nextTimer;
    bf08:	4c24      	ldr	r4, [pc, #144]	; (bf9c <SwTimersExecute+0xe0>)
    bf0a:	4b25      	ldr	r3, [pc, #148]	; (bfa0 <SwTimersExecute+0xe4>)
    bf0c:	4699      	mov	r9, r3
    bf0e:	2200      	movs	r2, #0

            /*
            * The expired timer's structure elements are updated
            * and the timer is taken out of expired timer queue
            */
            swTimers[expiredTimerQueueHead].nextTimer = SWTIMER_INVALID;
    bf10:	20ff      	movs	r0, #255	; 0xff
            */
            expiredTimerQueueHead = nextExpiredTimer;

            if (SWTIMER_INVALID == expiredTimerQueueHead)
            {
                expiredTimerQueueTail = SWTIMER_INVALID;
    bf12:	4b24      	ldr	r3, [pc, #144]	; (bfa4 <SwTimersExecute+0xe8>)
    bf14:	4698      	mov	r8, r3
		cpu_irq_enable();
    bf16:	4b1f      	ldr	r3, [pc, #124]	; (bf94 <SwTimersExecute+0xd8>)
    bf18:	469c      	mov	ip, r3
    bf1a:	e004      	b.n	bf26 <SwTimersExecute+0x6a>
    bf1c:	4643      	mov	r3, r8
    bf1e:	6018      	str	r0, [r3, #0]
    bf20:	e01e      	b.n	bf60 <SwTimersExecute+0xa4>
            }

            cpu_irq_restore(flags);

            if (NULL != callback)
    bf22:	2e00      	cmp	r6, #0
    bf24:	d125      	bne.n	bf72 <SwTimersExecute+0xb6>
        while (SWTIMER_INVALID != expiredTimerQueueHead)
    bf26:	4b1d      	ldr	r3, [pc, #116]	; (bf9c <SwTimersExecute+0xe0>)
    bf28:	681b      	ldr	r3, [r3, #0]
    bf2a:	2bff      	cmp	r3, #255	; 0xff
    bf2c:	d024      	beq.n	bf78 <SwTimersExecute+0xbc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    bf2e:	f3ef 8110 	mrs	r1, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    bf32:	424b      	negs	r3, r1
    bf34:	414b      	adcs	r3, r1
    bf36:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    bf38:	b672      	cpsid	i
    bf3a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    bf3e:	4653      	mov	r3, sl
    bf40:	701a      	strb	r2, [r3, #0]
	return flags;
    bf42:	9f01      	ldr	r7, [sp, #4]
            nextExpiredTimer = swTimers[expiredTimerQueueHead].nextTimer;
    bf44:	6823      	ldr	r3, [r4, #0]
    bf46:	011b      	lsls	r3, r3, #4
    bf48:	444b      	add	r3, r9
    bf4a:	7b19      	ldrb	r1, [r3, #12]
            callback = (SwTimerCallbackFunc_t)swTimers[expiredTimerQueueHead].timerCb;
    bf4c:	685e      	ldr	r6, [r3, #4]
            cbParam = swTimers[expiredTimerQueueHead].paramCb;
    bf4e:	689d      	ldr	r5, [r3, #8]
    bf50:	46ab      	mov	fp, r5
            swTimers[expiredTimerQueueHead].nextTimer = SWTIMER_INVALID;
    bf52:	7318      	strb	r0, [r3, #12]
            swTimers[expiredTimerQueueHead].timerCb = NULL;
    bf54:	605a      	str	r2, [r3, #4]
            swTimers[expiredTimerQueueHead].paramCb = NULL;
    bf56:	609a      	str	r2, [r3, #8]
            swTimers[expiredTimerQueueHead].loaded = false;
    bf58:	735a      	strb	r2, [r3, #13]
            expiredTimerQueueHead = nextExpiredTimer;
    bf5a:	6021      	str	r1, [r4, #0]
            if (SWTIMER_INVALID == expiredTimerQueueHead)
    bf5c:	29ff      	cmp	r1, #255	; 0xff
    bf5e:	d0dd      	beq.n	bf1c <SwTimersExecute+0x60>
	if (cpu_irq_is_enabled_flags(flags))
    bf60:	4238      	tst	r0, r7
    bf62:	d0de      	beq.n	bf22 <SwTimersExecute+0x66>
		cpu_irq_enable();
    bf64:	2301      	movs	r3, #1
    bf66:	4661      	mov	r1, ip
    bf68:	700b      	strb	r3, [r1, #0]
    bf6a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    bf6e:	b662      	cpsie	i
    bf70:	e7d7      	b.n	bf22 <SwTimersExecute+0x66>
            {
                /* Callback function is called */
                callback(cbParam);
    bf72:	4658      	mov	r0, fp
    bf74:	47b0      	blx	r6
    bf76:	e7ca      	b.n	bf0e <SwTimersExecute+0x52>
                (void)now;
            }
        }
    }
}
    bf78:	b003      	add	sp, #12
    bf7a:	bc3c      	pop	{r2, r3, r4, r5}
    bf7c:	4690      	mov	r8, r2
    bf7e:	4699      	mov	r9, r3
    bf80:	46a2      	mov	sl, r4
    bf82:	46ab      	mov	fp, r5
    bf84:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bf86:	46c0      	nop			; (mov r8, r8)
    bf88:	20001fd4 	.word	0x20001fd4
    bf8c:	20001fd0 	.word	0x20001fd0
    bf90:	000128a9 	.word	0x000128a9
    bf94:	20000008 	.word	0x20000008
    bf98:	0000bb29 	.word	0x0000bb29
    bf9c:	20000fb4 	.word	0x20000fb4
    bfa0:	20001e40 	.word	0x20001e40
    bfa4:	20000fb8 	.word	0x20000fb8

0000bfa8 <TIMER_TaskHandler>:
{
    bfa8:	b510      	push	{r4, lr}
    SwTimersExecute();
    bfaa:	4b02      	ldr	r3, [pc, #8]	; (bfb4 <TIMER_TaskHandler+0xc>)
    bfac:	4798      	blx	r3
}
    bfae:	2000      	movs	r0, #0
    bfb0:	bd10      	pop	{r4, pc}
    bfb2:	46c0      	nop			; (mov r8, r8)
    bfb4:	0000bebd 	.word	0x0000bebd

0000bfb8 <SwTimerStop>:
        LORAWAN_INVALID_PARAMETER if timerId is not valid
        LORAWAN_INVALID_REQUEST if timerId was not started before
        LORAWAN_SUCCESS if it is successfully stopped
******************************************************************************/
StackRetStatus_t SwTimerStop(uint8_t timerId)
{
    bfb8:	b570      	push	{r4, r5, r6, lr}
    bfba:	b082      	sub	sp, #8
    bfbc:	0004      	movs	r4, r0
    uint8_t prevIndex;

    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId)
    {
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_STOP_FAILURE);
        return LORAWAN_INVALID_PARAMETER;
    bfbe:	200a      	movs	r0, #10
    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId)
    bfc0:	2c18      	cmp	r4, #24
    bfc2:	d901      	bls.n	bfc8 <SwTimerStop+0x10>
        return LORAWAN_SUCCESS;
    }

    SYS_ASSERT_INFO(ASSERT_HAL_TIMER_STOP_FAILURE);
    return LORAWAN_INVALID_REQUEST;
}
    bfc4:	b002      	add	sp, #8
    bfc6:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    bfc8:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    bfcc:	425a      	negs	r2, r3
    bfce:	4153      	adcs	r3, r2
    bfd0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    bfd2:	b672      	cpsid	i
    bfd4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    bfd8:	2200      	movs	r2, #0
    bfda:	4b47      	ldr	r3, [pc, #284]	; (c0f8 <SwTimerStop+0x140>)
    bfdc:	701a      	strb	r2, [r3, #0]
	return flags;
    bfde:	9d01      	ldr	r5, [sp, #4]
    swtimerInternalHandler();
    bfe0:	4b46      	ldr	r3, [pc, #280]	; (c0fc <SwTimerStop+0x144>)
    bfe2:	4798      	blx	r3
    if (runningTimers > 0)
    bfe4:	4b46      	ldr	r3, [pc, #280]	; (c100 <SwTimerStop+0x148>)
    bfe6:	781b      	ldrb	r3, [r3, #0]
    bfe8:	2b00      	cmp	r3, #0
    bfea:	d040      	beq.n	c06e <SwTimerStop+0xb6>
        uint8_t timer_count = runningTimers;
    bfec:	4b44      	ldr	r3, [pc, #272]	; (c100 <SwTimerStop+0x148>)
    bfee:	781b      	ldrb	r3, [r3, #0]
    bff0:	b2db      	uxtb	r3, r3
        prevIndex = currIndex = runningTimerQueueHead;
    bff2:	4a44      	ldr	r2, [pc, #272]	; (c104 <SwTimerStop+0x14c>)
    bff4:	6816      	ldr	r6, [r2, #0]
    bff6:	b2f1      	uxtb	r1, r6
        while (timer_count > 0)
    bff8:	2b00      	cmp	r3, #0
    bffa:	d038      	beq.n	c06e <SwTimerStop+0xb6>
            if (timerId == currIndex)
    bffc:	428c      	cmp	r4, r1
    bffe:	d00b      	beq.n	c018 <SwTimerStop+0x60>
                currIndex = swTimers[currIndex].nextTimer;
    c000:	4841      	ldr	r0, [pc, #260]	; (c108 <SwTimerStop+0x150>)
    c002:	010a      	lsls	r2, r1, #4
    c004:	1882      	adds	r2, r0, r2
    c006:	7b12      	ldrb	r2, [r2, #12]
            timer_count--;
    c008:	3b01      	subs	r3, #1
    c00a:	b2db      	uxtb	r3, r3
        while (timer_count > 0)
    c00c:	2b00      	cmp	r3, #0
    c00e:	d02e      	beq.n	c06e <SwTimerStop+0xb6>
            if (timerId == currIndex)
    c010:	4294      	cmp	r4, r2
    c012:	d001      	beq.n	c018 <SwTimerStop+0x60>
                currIndex = swTimers[currIndex].nextTimer;
    c014:	0011      	movs	r1, r2
    c016:	e7f4      	b.n	c002 <SwTimerStop+0x4a>
                if (timerId == runningTimerQueueHead)
    c018:	42a6      	cmp	r6, r4
    c01a:	d01d      	beq.n	c058 <SwTimerStop+0xa0>
                    swTimers[prevIndex].nextTimer = swTimers[timerId].nextTimer;
    c01c:	4b3a      	ldr	r3, [pc, #232]	; (c108 <SwTimerStop+0x150>)
    c01e:	0122      	lsls	r2, r4, #4
    c020:	189a      	adds	r2, r3, r2
    c022:	7b12      	ldrb	r2, [r2, #12]
    c024:	0109      	lsls	r1, r1, #4
    c026:	1859      	adds	r1, r3, r1
    c028:	730a      	strb	r2, [r1, #12]
                swTimers[timerId].nextTimer  = SWTIMER_INVALID;
    c02a:	0122      	lsls	r2, r4, #4
    c02c:	4b36      	ldr	r3, [pc, #216]	; (c108 <SwTimerStop+0x150>)
    c02e:	189b      	adds	r3, r3, r2
    c030:	22ff      	movs	r2, #255	; 0xff
    c032:	731a      	strb	r2, [r3, #12]
            runningTimers--;
    c034:	4a32      	ldr	r2, [pc, #200]	; (c100 <SwTimerStop+0x148>)
    c036:	7813      	ldrb	r3, [r2, #0]
    c038:	3b01      	subs	r3, #1
    c03a:	b2db      	uxtb	r3, r3
    c03c:	7013      	strb	r3, [r2, #0]
        swTimers[timerId].timerCb = NULL;
    c03e:	0124      	lsls	r4, r4, #4
    c040:	4b31      	ldr	r3, [pc, #196]	; (c108 <SwTimerStop+0x150>)
    c042:	191c      	adds	r4, r3, r4
    c044:	2300      	movs	r3, #0
    c046:	6063      	str	r3, [r4, #4]
        swTimers[timerId].paramCb = NULL;
    c048:	60a3      	str	r3, [r4, #8]
        swTimers[timerId].loaded = false;
    c04a:	7363      	strb	r3, [r4, #13]
	if (cpu_irq_is_enabled_flags(flags))
    c04c:	33ff      	adds	r3, #255	; 0xff
        return LORAWAN_SUCCESS;
    c04e:	2008      	movs	r0, #8
    c050:	422b      	tst	r3, r5
    c052:	d0b7      	beq.n	bfc4 <SwTimerStop+0xc>
    c054:	2301      	movs	r3, #1
    c056:	e040      	b.n	c0da <SwTimerStop+0x122>
                    common_tc_compare_stop();
    c058:	4b2c      	ldr	r3, [pc, #176]	; (c10c <SwTimerStop+0x154>)
    c05a:	4798      	blx	r3
                    runningTimerQueueHead = swTimers[timerId].nextTimer;
    c05c:	0122      	lsls	r2, r4, #4
    c05e:	4b2a      	ldr	r3, [pc, #168]	; (c108 <SwTimerStop+0x150>)
    c060:	189b      	adds	r3, r3, r2
    c062:	7b18      	ldrb	r0, [r3, #12]
    c064:	4b27      	ldr	r3, [pc, #156]	; (c104 <SwTimerStop+0x14c>)
    c066:	6018      	str	r0, [r3, #0]
                    loadHwTimer(runningTimerQueueHead);
    c068:	4b29      	ldr	r3, [pc, #164]	; (c110 <SwTimerStop+0x158>)
    c06a:	4798      	blx	r3
    c06c:	e7dd      	b.n	c02a <SwTimerStop+0x72>
        prevIndex = currIndex = expiredTimerQueueHead;
    c06e:	4b29      	ldr	r3, [pc, #164]	; (c114 <SwTimerStop+0x15c>)
    c070:	6818      	ldr	r0, [r3, #0]
    c072:	b2c2      	uxtb	r2, r0
        while (SWTIMER_INVALID != currIndex)
    c074:	2aff      	cmp	r2, #255	; 0xff
    c076:	d02c      	beq.n	c0d2 <SwTimerStop+0x11a>
            if (timerId == currIndex)
    c078:	4294      	cmp	r4, r2
    c07a:	d009      	beq.n	c090 <SwTimerStop+0xd8>
                currIndex = swTimers[currIndex].nextTimer;
    c07c:	4922      	ldr	r1, [pc, #136]	; (c108 <SwTimerStop+0x150>)
    c07e:	0113      	lsls	r3, r2, #4
    c080:	18cb      	adds	r3, r1, r3
    c082:	7b1b      	ldrb	r3, [r3, #12]
        while (SWTIMER_INVALID != currIndex)
    c084:	2bff      	cmp	r3, #255	; 0xff
    c086:	d024      	beq.n	c0d2 <SwTimerStop+0x11a>
            if (timerId == currIndex)
    c088:	429c      	cmp	r4, r3
    c08a:	d001      	beq.n	c090 <SwTimerStop+0xd8>
                currIndex = swTimers[currIndex].nextTimer;
    c08c:	001a      	movs	r2, r3
    c08e:	e7f6      	b.n	c07e <SwTimerStop+0xc6>
                if (timerId == expiredTimerQueueHead)
    c090:	42a0      	cmp	r0, r4
    c092:	d00d      	beq.n	c0b0 <SwTimerStop+0xf8>
                    swTimers[prevIndex].nextTimer = swTimers[timerId].nextTimer;
    c094:	4b1c      	ldr	r3, [pc, #112]	; (c108 <SwTimerStop+0x150>)
    c096:	0121      	lsls	r1, r4, #4
    c098:	1859      	adds	r1, r3, r1
    c09a:	7b09      	ldrb	r1, [r1, #12]
    c09c:	0110      	lsls	r0, r2, #4
    c09e:	181b      	adds	r3, r3, r0
    c0a0:	7319      	strb	r1, [r3, #12]
                    if (timerId == expiredTimerQueueTail)
    c0a2:	4b1d      	ldr	r3, [pc, #116]	; (c118 <SwTimerStop+0x160>)
    c0a4:	681b      	ldr	r3, [r3, #0]
    c0a6:	429c      	cmp	r4, r3
    c0a8:	d1c9      	bne.n	c03e <SwTimerStop+0x86>
                        expiredTimerQueueTail = prevIndex;
    c0aa:	4b1b      	ldr	r3, [pc, #108]	; (c118 <SwTimerStop+0x160>)
    c0ac:	601a      	str	r2, [r3, #0]
    c0ae:	e7c6      	b.n	c03e <SwTimerStop+0x86>
                    if (expiredTimerQueueHead == expiredTimerQueueTail)
    c0b0:	4b19      	ldr	r3, [pc, #100]	; (c118 <SwTimerStop+0x160>)
    c0b2:	681b      	ldr	r3, [r3, #0]
    c0b4:	4298      	cmp	r0, r3
    c0b6:	d006      	beq.n	c0c6 <SwTimerStop+0x10e>
                        expiredTimerQueueHead = swTimers[expiredTimerQueueHead].nextTimer;
    c0b8:	0100      	lsls	r0, r0, #4
    c0ba:	4b13      	ldr	r3, [pc, #76]	; (c108 <SwTimerStop+0x150>)
    c0bc:	1818      	adds	r0, r3, r0
    c0be:	7b02      	ldrb	r2, [r0, #12]
    c0c0:	4b14      	ldr	r3, [pc, #80]	; (c114 <SwTimerStop+0x15c>)
    c0c2:	601a      	str	r2, [r3, #0]
    c0c4:	e7bb      	b.n	c03e <SwTimerStop+0x86>
                        expiredTimerQueueHead = expiredTimerQueueTail = SWTIMER_INVALID;
    c0c6:	23ff      	movs	r3, #255	; 0xff
    c0c8:	4a13      	ldr	r2, [pc, #76]	; (c118 <SwTimerStop+0x160>)
    c0ca:	6013      	str	r3, [r2, #0]
    c0cc:	4a11      	ldr	r2, [pc, #68]	; (c114 <SwTimerStop+0x15c>)
    c0ce:	6013      	str	r3, [r2, #0]
    c0d0:	e7b5      	b.n	c03e <SwTimerStop+0x86>
    c0d2:	23ff      	movs	r3, #255	; 0xff
    c0d4:	422b      	tst	r3, r5
    c0d6:	d00a      	beq.n	c0ee <SwTimerStop+0x136>
    c0d8:	2300      	movs	r3, #0
		cpu_irq_enable();
    c0da:	2101      	movs	r1, #1
    c0dc:	4a06      	ldr	r2, [pc, #24]	; (c0f8 <SwTimerStop+0x140>)
    c0de:	7011      	strb	r1, [r2, #0]
    c0e0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    c0e4:	b662      	cpsie	i
    if (timerStopReqStatus)
    c0e6:	2b00      	cmp	r3, #0
    c0e8:	d103      	bne.n	c0f2 <SwTimerStop+0x13a>
    return LORAWAN_INVALID_REQUEST;
    c0ea:	2015      	movs	r0, #21
    c0ec:	e76a      	b.n	bfc4 <SwTimerStop+0xc>
    c0ee:	2015      	movs	r0, #21
    c0f0:	e768      	b.n	bfc4 <SwTimerStop+0xc>
        return LORAWAN_SUCCESS;
    c0f2:	2008      	movs	r0, #8
    c0f4:	e766      	b.n	bfc4 <SwTimerStop+0xc>
    c0f6:	46c0      	nop			; (mov r8, r8)
    c0f8:	20000008 	.word	0x20000008
    c0fc:	0000bb29 	.word	0x0000bb29
    c100:	20000fc0 	.word	0x20000fc0
    c104:	20000fbc 	.word	0x20000fbc
    c108:	20001e40 	.word	0x20001e40
    c10c:	000128f5 	.word	0x000128f5
    c110:	0000ba91 	.word	0x0000ba91
    c114:	20000fb4 	.word	0x20000fb4
    c118:	20000fb8 	.word	0x20000fb8

0000c11c <SwTimerRunRemainingTime>:
{
    c11c:	b5f0      	push	{r4, r5, r6, r7, lr}
    c11e:	b083      	sub	sp, #12
    c120:	0005      	movs	r5, r0
    void * timerCb = (void*)(swTimers[runningTimerQueueHead].timerCb);
    c122:	4b0b      	ldr	r3, [pc, #44]	; (c150 <SwTimerRunRemainingTime+0x34>)
    c124:	681c      	ldr	r4, [r3, #0]
    c126:	0122      	lsls	r2, r4, #4
    c128:	4b0a      	ldr	r3, [pc, #40]	; (c154 <SwTimerRunRemainingTime+0x38>)
    c12a:	189b      	adds	r3, r3, r2
    c12c:	685e      	ldr	r6, [r3, #4]
    void *paramCb = swTimers[runningTimerQueueHead].paramCb;
    c12e:	689f      	ldr	r7, [r3, #8]
    uint8_t timerId = runningTimerQueueHead;
    c130:	b2e4      	uxtb	r4, r4
    if (LORAWAN_SUCCESS == SwTimerStop(runningTimerQueueHead))
    c132:	0020      	movs	r0, r4
    c134:	4b08      	ldr	r3, [pc, #32]	; (c158 <SwTimerRunRemainingTime+0x3c>)
    c136:	4798      	blx	r3
    c138:	2808      	cmp	r0, #8
    c13a:	d001      	beq.n	c140 <SwTimerRunRemainingTime+0x24>
}
    c13c:	b003      	add	sp, #12
    c13e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        SwTimerStart(timerId, offset, SW_TIMEOUT_RELATIVE, timerCb, paramCb);
    c140:	9700      	str	r7, [sp, #0]
    c142:	0033      	movs	r3, r6
    c144:	2200      	movs	r2, #0
    c146:	0029      	movs	r1, r5
    c148:	0020      	movs	r0, r4
    c14a:	4c04      	ldr	r4, [pc, #16]	; (c15c <SwTimerRunRemainingTime+0x40>)
    c14c:	47a0      	blx	r4
}
    c14e:	e7f5      	b.n	c13c <SwTimerRunRemainingTime+0x20>
    c150:	20000fbc 	.word	0x20000fbc
    c154:	20001e40 	.word	0x20001e40
    c158:	0000bfb9 	.word	0x0000bfb9
    c15c:	0000bcad 	.word	0x0000bcad

0000c160 <SystemTimerSuspend>:

/**************************************************************************//**
\brief Suspends the software timer
******************************************************************************/
void SystemTimerSuspend(void)
{
    c160:	b570      	push	{r4, r5, r6, lr}
    time |= ((uint64_t) sysTimeOvf) << 32;
    c162:	4b07      	ldr	r3, [pc, #28]	; (c180 <SystemTimerSuspend+0x20>)
    c164:	681c      	ldr	r4, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    c166:	4b07      	ldr	r3, [pc, #28]	; (c184 <SystemTimerSuspend+0x24>)
    c168:	881d      	ldrh	r5, [r3, #0]
    c16a:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    c16c:	4b06      	ldr	r3, [pc, #24]	; (c188 <SystemTimerSuspend+0x28>)
    c16e:	4798      	blx	r3
    sysTimeLastKnown = gettime();
    c170:	4b06      	ldr	r3, [pc, #24]	; (c18c <SystemTimerSuspend+0x2c>)
    time |= (uint64_t) common_tc_read_count();
    c172:	4328      	orrs	r0, r5
    c174:	6018      	str	r0, [r3, #0]
    c176:	605c      	str	r4, [r3, #4]
    common_tc_stop();
    c178:	4b05      	ldr	r3, [pc, #20]	; (c190 <SystemTimerSuspend+0x30>)
    c17a:	4798      	blx	r3
}
    c17c:	bd70      	pop	{r4, r5, r6, pc}
    c17e:	46c0      	nop			; (mov r8, r8)
    c180:	20001fd4 	.word	0x20001fd4
    c184:	20001fd0 	.word	0x20001fd0
    c188:	000128a9 	.word	0x000128a9
    c18c:	20000fc8 	.word	0x20000fc8
    c190:	00012935 	.word	0x00012935

0000c194 <SystemTimerSync>:
/**************************************************************************//**
\brief Resumes the software timer by offseting it with given time
\param[in] timeToSync Amount of duration to offset from known system time
******************************************************************************/
void SystemTimerSync(uint64_t timeToSync)
{
    c194:	b570      	push	{r4, r5, r6, lr}
    uint8_t timerId;
    uint16_t adjustOffset;

    sysTimeLastKnown += timeToSync;
    c196:	4b22      	ldr	r3, [pc, #136]	; (c220 <SystemTimerSync+0x8c>)
    c198:	681c      	ldr	r4, [r3, #0]
    c19a:	685d      	ldr	r5, [r3, #4]
    c19c:	1900      	adds	r0, r0, r4
    c19e:	4169      	adcs	r1, r5
    c1a0:	6018      	str	r0, [r3, #0]
    c1a2:	6059      	str	r1, [r3, #4]

    /* 1. Update system time */
    sysTimeOvf = (uint32_t) (sysTimeLastKnown >> 32);
    c1a4:	4b1f      	ldr	r3, [pc, #124]	; (c224 <SystemTimerSync+0x90>)
    c1a6:	6019      	str	r1, [r3, #0]
    sysTime = (uint16_t) ((sysTimeLastKnown >> SWTIMER_SYSTIME_SHIFTMASK) & 0xffff);
    c1a8:	0c02      	lsrs	r2, r0, #16
    c1aa:	4b1f      	ldr	r3, [pc, #124]	; (c228 <SystemTimerSync+0x94>)
    c1ac:	801a      	strh	r2, [r3, #0]

    /* 2. Adjust expiration of running timers */
    adjustOffset = (uint16_t) sysTimeLastKnown;
    c1ae:	b280      	uxth	r0, r0
    timerId = runningTimerQueueHead;
    c1b0:	4b1e      	ldr	r3, [pc, #120]	; (c22c <SystemTimerSync+0x98>)
    c1b2:	781b      	ldrb	r3, [r3, #0]
    for (uint8_t index = 0; index < runningTimers; index++)
    c1b4:	4a1e      	ldr	r2, [pc, #120]	; (c230 <SystemTimerSync+0x9c>)
    c1b6:	7812      	ldrb	r2, [r2, #0]
    c1b8:	2a00      	cmp	r2, #0
    c1ba:	d012      	beq.n	c1e2 <SystemTimerSync+0x4e>
    c1bc:	2200      	movs	r2, #0
    {
        if (SWTIMER_INVALID != timerId)
        {
            swTimers[timerId].absoluteExpiryTime -= adjustOffset;
    c1be:	4c1d      	ldr	r4, [pc, #116]	; (c234 <SystemTimerSync+0xa0>)
    for (uint8_t index = 0; index < runningTimers; index++)
    c1c0:	4d1b      	ldr	r5, [pc, #108]	; (c230 <SystemTimerSync+0x9c>)
    c1c2:	e005      	b.n	c1d0 <SystemTimerSync+0x3c>
    c1c4:	3201      	adds	r2, #1
    c1c6:	b2d2      	uxtb	r2, r2
    c1c8:	7829      	ldrb	r1, [r5, #0]
    c1ca:	b2c9      	uxtb	r1, r1
    c1cc:	4291      	cmp	r1, r2
    c1ce:	d908      	bls.n	c1e2 <SystemTimerSync+0x4e>
        if (SWTIMER_INVALID != timerId)
    c1d0:	2bff      	cmp	r3, #255	; 0xff
    c1d2:	d0f7      	beq.n	c1c4 <SystemTimerSync+0x30>
            swTimers[timerId].absoluteExpiryTime -= adjustOffset;
    c1d4:	011b      	lsls	r3, r3, #4
    c1d6:	5919      	ldr	r1, [r3, r4]
    c1d8:	1a09      	subs	r1, r1, r0
    c1da:	5119      	str	r1, [r3, r4]
            timerId = swTimers[timerId].nextTimer;
    c1dc:	18e3      	adds	r3, r4, r3
    c1de:	7b1b      	ldrb	r3, [r3, #12]
    c1e0:	e7f0      	b.n	c1c4 <SystemTimerSync+0x30>
        }
    }

    /* 3. Start hardware timer */
    common_tc_init();
    c1e2:	4b15      	ldr	r3, [pc, #84]	; (c238 <SystemTimerSync+0xa4>)
    c1e4:	4798      	blx	r3
    set_common_tc_overflow_callback(hwTimerOverflowCallback);
    c1e6:	4815      	ldr	r0, [pc, #84]	; (c23c <SystemTimerSync+0xa8>)
    c1e8:	4b15      	ldr	r3, [pc, #84]	; (c240 <SystemTimerSync+0xac>)
    c1ea:	4798      	blx	r3
    set_common_tc_expiry_callback(hwTimerExpiryCallback);
    c1ec:	4815      	ldr	r0, [pc, #84]	; (c244 <SystemTimerSync+0xb0>)
    c1ee:	4b16      	ldr	r3, [pc, #88]	; (c248 <SystemTimerSync+0xb4>)
    c1f0:	4798      	blx	r3

    /* 4. Resume timer queue operations */
    if (runningTimers && (SWTIMER_INVALID != runningTimerQueueHead))
    c1f2:	4b0f      	ldr	r3, [pc, #60]	; (c230 <SystemTimerSync+0x9c>)
    c1f4:	781b      	ldrb	r3, [r3, #0]
    c1f6:	2b00      	cmp	r3, #0
    c1f8:	d009      	beq.n	c20e <SystemTimerSync+0x7a>
    c1fa:	4b0c      	ldr	r3, [pc, #48]	; (c22c <SystemTimerSync+0x98>)
    c1fc:	681b      	ldr	r3, [r3, #0]
    c1fe:	2bff      	cmp	r3, #255	; 0xff
    c200:	d005      	beq.n	c20e <SystemTimerSync+0x7a>
    {
        uint32_t remainingTime = SwTimerNextExpiryDuration();
    c202:	4b12      	ldr	r3, [pc, #72]	; (c24c <SystemTimerSync+0xb8>)
    c204:	4798      	blx	r3

        if (SWTIMER_MIN_TIMEOUT > remainingTime)
    c206:	28fe      	cmp	r0, #254	; 0xfe
    c208:	d902      	bls.n	c210 <SystemTimerSync+0x7c>
        else
        {
            /*
            * There is some time left in head timer, so restart it.
            */
            SwTimerRunRemainingTime(remainingTime);
    c20a:	4b11      	ldr	r3, [pc, #68]	; (c250 <SystemTimerSync+0xbc>)
    c20c:	4798      	blx	r3
        }
    }
}
    c20e:	bd70      	pop	{r4, r5, r6, pc}
            isTimerTriggered = true;
    c210:	2201      	movs	r2, #1
    c212:	4b10      	ldr	r3, [pc, #64]	; (c254 <SystemTimerSync+0xc0>)
    c214:	701a      	strb	r2, [r3, #0]
            SYSTEM_PostTask(TIMER_TASK_ID);
    c216:	2001      	movs	r0, #1
    c218:	4b0f      	ldr	r3, [pc, #60]	; (c258 <SystemTimerSync+0xc4>)
    c21a:	4798      	blx	r3
    c21c:	e7f7      	b.n	c20e <SystemTimerSync+0x7a>
    c21e:	46c0      	nop			; (mov r8, r8)
    c220:	20000fc8 	.word	0x20000fc8
    c224:	20001fd4 	.word	0x20001fd4
    c228:	20001fd0 	.word	0x20001fd0
    c22c:	20000fbc 	.word	0x20000fbc
    c230:	20000fc0 	.word	0x20000fc0
    c234:	20001e40 	.word	0x20001e40
    c238:	000129bd 	.word	0x000129bd
    c23c:	0000b9d9 	.word	0x0000b9d9
    c240:	00012a41 	.word	0x00012a41
    c244:	0000b9b1 	.word	0x0000b9b1
    c248:	00012a4d 	.word	0x00012a4d
    c24c:	0000be9d 	.word	0x0000be9d
    c250:	0000c11d 	.word	0x0000c11d
    c254:	20001fd2 	.word	0x20001fd2
    c258:	0000c2d9 	.word	0x0000c2d9

0000c25c <Stack_Init>:
/**************************************************************************//**
\brief Initializes the system. This is the first stack function to be called
       by the application in the main() function.
******************************************************************************/
void Stack_Init(void)
{
    c25c:	b510      	push	{r4, lr}
	
	/* LORAWAN_Init() should have been called form here, 
	   but parser application has a round-about way to call it now */
 
	/* Post application task to initiate the execution from there */
	SYSTEM_PostTask(APP_TASK_ID);
    c25e:	2010      	movs	r0, #16
    c260:	4b01      	ldr	r3, [pc, #4]	; (c268 <Stack_Init+0xc>)
    c262:	4798      	blx	r3
}
    c264:	bd10      	pop	{r4, pc}
    c266:	46c0      	nop			; (mov r8, r8)
    c268:	0000c2d9 	.word	0x0000c2d9

0000c26c <SYSTEM_RunTasks>:
/************************************************************************/
/*********************************************************************//**
\brief System tasks execution entry point
*************************************************************************/
void SYSTEM_RunTasks(void)
{
    c26c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if ((1 << SYSTEM_TASK_ID_COUNT) > sysTaskFlag)
    c26e:	4b16      	ldr	r3, [pc, #88]	; (c2c8 <SYSTEM_RunTasks+0x5c>)
    c270:	881b      	ldrh	r3, [r3, #0]
    c272:	b29b      	uxth	r3, r3
    c274:	2b1f      	cmp	r3, #31
    c276:	d922      	bls.n	c2be <SYSTEM_RunTasks+0x52>
    c278:	e7fe      	b.n	c278 <SYSTEM_RunTasks+0xc>
    { /* Only valid task bits are set */
        while (sysTaskFlag)
        { /* One or more task are pending to execute */
            for (uint16_t taskId = 0; taskId < SYSTEM_TASK_ID_COUNT; taskId++)
            {
                if ((1 << taskId) & sysTaskFlag)
    c27a:	2500      	movs	r5, #0
                    /*
                    * Reset the task bit since it is to be executed now.
                    * It is done inside atomic section to avoid any interrupt context
                    * corrupting the bits.
                    */
                    ATOMIC_SECTION_ENTER
    c27c:	4b13      	ldr	r3, [pc, #76]	; (c2cc <SYSTEM_RunTasks+0x60>)
    c27e:	4798      	blx	r3
                    sysTaskFlag &= ~(1 << taskId);
    c280:	4911      	ldr	r1, [pc, #68]	; (c2c8 <SYSTEM_RunTasks+0x5c>)
    c282:	880b      	ldrh	r3, [r1, #0]
    c284:	2201      	movs	r2, #1
    c286:	40aa      	lsls	r2, r5
    c288:	4393      	bics	r3, r2
    c28a:	800b      	strh	r3, [r1, #0]
                    ATOMIC_SECTION_EXIT
    c28c:	4b10      	ldr	r3, [pc, #64]	; (c2d0 <SYSTEM_RunTasks+0x64>)
    c28e:	4798      	blx	r3

                    /* Return value is not used now, can be used later */
                    taskHandlers[taskId]();
    c290:	00ad      	lsls	r5, r5, #2
    c292:	4b10      	ldr	r3, [pc, #64]	; (c2d4 <SYSTEM_RunTasks+0x68>)
    c294:	58eb      	ldr	r3, [r5, r3]
    c296:	4798      	blx	r3
                if ((1 << taskId) & sysTaskFlag)
    c298:	2101      	movs	r1, #1
        while (sysTaskFlag)
    c29a:	883b      	ldrh	r3, [r7, #0]
    c29c:	b29b      	uxth	r3, r3
    c29e:	2b00      	cmp	r3, #0
    c2a0:	d011      	beq.n	c2c6 <SYSTEM_RunTasks+0x5a>
                if ((1 << taskId) & sysTaskFlag)
    c2a2:	8823      	ldrh	r3, [r4, #0]
    c2a4:	420b      	tst	r3, r1
    c2a6:	d1e8      	bne.n	c27a <SYSTEM_RunTasks+0xe>
    c2a8:	2201      	movs	r2, #1
    c2aa:	8833      	ldrh	r3, [r6, #0]
    c2ac:	b29b      	uxth	r3, r3
    c2ae:	0015      	movs	r5, r2
    c2b0:	4113      	asrs	r3, r2
    c2b2:	4219      	tst	r1, r3
    c2b4:	d1e2      	bne.n	c27c <SYSTEM_RunTasks+0x10>
    c2b6:	3201      	adds	r2, #1
            for (uint16_t taskId = 0; taskId < SYSTEM_TASK_ID_COUNT; taskId++)
    c2b8:	2a05      	cmp	r2, #5
    c2ba:	d1f6      	bne.n	c2aa <SYSTEM_RunTasks+0x3e>
    c2bc:	e7ed      	b.n	c29a <SYSTEM_RunTasks+0x2e>
        while (sysTaskFlag)
    c2be:	4f02      	ldr	r7, [pc, #8]	; (c2c8 <SYSTEM_RunTasks+0x5c>)
                if ((1 << taskId) & sysTaskFlag)
    c2c0:	003c      	movs	r4, r7
    c2c2:	003e      	movs	r6, r7
    c2c4:	e7e8      	b.n	c298 <SYSTEM_RunTasks+0x2c>
        * Can happen only due to corruption, so halt
        * TODO : replace this with assert implementation
        */
        while(1);
    }
}
    c2c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c2c8:	20000fd0 	.word	0x20000fd0
    c2cc:	00005629 	.word	0x00005629
    c2d0:	00005635 	.word	0x00005635
    c2d4:	0001d958 	.word	0x0001d958

0000c2d8 <SYSTEM_PostTask>:

\param[in] task - ID of the posted task.
*************************************************************************/

void SYSTEM_PostTask(SYSTEM_Task_t task)
{
    c2d8:	b510      	push	{r4, lr}
    c2da:	0004      	movs	r4, r0
    ATOMIC_SECTION_ENTER
    c2dc:	4b04      	ldr	r3, [pc, #16]	; (c2f0 <SYSTEM_PostTask+0x18>)
    c2de:	4798      	blx	r3
    sysTaskFlag |= task;
    c2e0:	4b04      	ldr	r3, [pc, #16]	; (c2f4 <SYSTEM_PostTask+0x1c>)
    c2e2:	8818      	ldrh	r0, [r3, #0]
    c2e4:	4320      	orrs	r0, r4
    c2e6:	8018      	strh	r0, [r3, #0]
    ATOMIC_SECTION_EXIT
    c2e8:	4b03      	ldr	r3, [pc, #12]	; (c2f8 <SYSTEM_PostTask+0x20>)
    c2ea:	4798      	blx	r3
}
    c2ec:	bd10      	pop	{r4, pc}
    c2ee:	46c0      	nop			; (mov r8, r8)
    c2f0:	00005629 	.word	0x00005629
    c2f4:	20000fd0 	.word	0x20000fd0
    c2f8:	00005635 	.word	0x00005635

0000c2fc <SYSTEM_ReadyToSleep>:

\return 'true' if the system is ready, 'false' otherwise
*************************************************************************/
bool SYSTEM_ReadyToSleep(void)
{
    return !(sysTaskFlag & 0xffff);
    c2fc:	4b03      	ldr	r3, [pc, #12]	; (c30c <SYSTEM_ReadyToSleep+0x10>)
    c2fe:	8818      	ldrh	r0, [r3, #0]
    c300:	b280      	uxth	r0, r0
    c302:	4243      	negs	r3, r0
    c304:	4158      	adcs	r0, r3
    c306:	b2c0      	uxtb	r0, r0
}
    c308:	4770      	bx	lr
    c30a:	46c0      	nop			; (mov r8, r8)
    c30c:	20000fd0 	.word	0x20000fd0

0000c310 <Radio_WriteMode>:
\param newModulation	- Sets the modulation.
\param blocking			- Sets if its blocking call or not.
\return					- none.
*************************************************************************/
void Radio_WriteMode(RadioMode_t newMode, RadioModulation_t newModulation, uint8_t blocking)
{
    c310:	b5f0      	push	{r4, r5, r6, r7, lr}
    c312:	46d6      	mov	lr, sl
    c314:	464f      	mov	r7, r9
    c316:	b580      	push	{r7, lr}
    c318:	b083      	sub	sp, #12
    c31a:	9201      	str	r2, [sp, #4]
    uint8_t opMode;
    uint8_t dioMapping;
    RadioModulation_t currentModulation;
    RadioMode_t currentMode;

    if ((MODULATION_FSK == newModulation) &&
    c31c:	2900      	cmp	r1, #0
    c31e:	d102      	bne.n	c326 <Radio_WriteMode+0x16>
    c320:	1f83      	subs	r3, r0, #6
    c322:	2b01      	cmp	r3, #1
    c324:	d92a      	bls.n	c37c <Radio_WriteMode+0x6c>
        // Unavailable modes for FSK. Just return.
        return;
    }

    // Sanity enforcement on parameters
    newMode &= 0x07;
    c326:	2307      	movs	r3, #7
    c328:	4699      	mov	r9, r3
    c32a:	001c      	movs	r4, r3
    c32c:	4004      	ands	r4, r0
    newModulation &= 0x01;
    c32e:	2601      	movs	r6, #1
    c330:	400e      	ands	r6, r1

    opMode = RADIO_RegisterRead(REG_OPMODE);
    c332:	2001      	movs	r0, #1
    c334:	4b2b      	ldr	r3, [pc, #172]	; (c3e4 <Radio_WriteMode+0xd4>)
    c336:	4798      	blx	r3
    c338:	0005      	movs	r5, r0
    c33a:	0007      	movs	r7, r0

    if ((opMode & 0x80) != 0)
    c33c:	b243      	sxtb	r3, r0
    c33e:	469a      	mov	sl, r3
    else
    {
        currentModulation = MODULATION_FSK;
    }

    currentMode = opMode & 0x07;
    c340:	464b      	mov	r3, r9
    c342:	4003      	ands	r3, r0

    // If we need to change modulation, we need to do this in sleep mode.
    // Otherwise, we can go straight to changing the current mode to newMode.
    if (newModulation != currentModulation)
    c344:	4652      	mov	r2, sl
    c346:	0fd2      	lsrs	r2, r2, #31
    c348:	4296      	cmp	r6, r2
    c34a:	d00a      	beq.n	c362 <Radio_WriteMode+0x52>
    {
        // Go to sleep
        if (MODE_SLEEP != currentMode)
    c34c:	2b00      	cmp	r3, #0
    c34e:	d11a      	bne.n	c386 <Radio_WriteMode+0x76>
            // Clear mode bits, effectively going to sleep
            RADIO_RegisterWrite(REG_OPMODE, opMode & (~0x07));
            currentMode = MODE_SLEEP;
        }
        // Change modulation
        if (MODULATION_FSK == newModulation)
    c350:	2e00      	cmp	r6, #0
    c352:	d11e      	bne.n	c392 <Radio_WriteMode+0x82>
        {
            // Clear MSB and sleep bits to make it stay in sleep
            opMode = opMode & (~0x87);
    c354:	2778      	movs	r7, #120	; 0x78
    c356:	402f      	ands	r7, r5
        else
        {
            // LoRa mode. Set MSB and clear sleep bits to make it stay in sleep
            opMode = 0x80 | (opMode & (~0x87));
        }
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    c358:	0039      	movs	r1, r7
    c35a:	2001      	movs	r0, #1
    c35c:	4b22      	ldr	r3, [pc, #136]	; (c3e8 <Radio_WriteMode+0xd8>)
    c35e:	4798      	blx	r3
    c360:	2300      	movs	r3, #0

    // From here on currentModulation is no longer current, we will use
    // newModulation instead as it reflects the chip configuration.
    // opMode reflects the actual configuration of the chip.

    if (newMode != currentMode)
    c362:	42a3      	cmp	r3, r4
    c364:	d00a      	beq.n	c37c <Radio_WriteMode+0x6c>
    {
        // If we need to block until the mode switch is ready, configure the
        // DIO5 pin to relay this information.
        if ((MODE_SLEEP != newMode) && (1 == blocking))
    c366:	2c00      	cmp	r4, #0
    c368:	d030      	beq.n	c3cc <Radio_WriteMode+0xbc>
    c36a:	9b01      	ldr	r3, [sp, #4]
    c36c:	2b01      	cmp	r3, #1
    c36e:	d016      	beq.n	c39e <Radio_WriteMode+0x8e>
            }
            RADIO_RegisterWrite(REG_DIOMAPPING2, dioMapping);
        }

        // Do the actual mode switch.
        opMode &= ~0x07;                // Clear old mode bits
    c370:	21f8      	movs	r1, #248	; 0xf8
    c372:	4039      	ands	r1, r7
        opMode |= newMode;              // Set new mode bits
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    c374:	4321      	orrs	r1, r4
    c376:	2001      	movs	r0, #1
    c378:	4b1b      	ldr	r3, [pc, #108]	; (c3e8 <Radio_WriteMode+0xd8>)
    c37a:	4798      	blx	r3
                SystemBlockingWaitMs(1);
            }
        }
    }
#endif
}
    c37c:	b003      	add	sp, #12
    c37e:	bc0c      	pop	{r2, r3}
    c380:	4691      	mov	r9, r2
    c382:	469a      	mov	sl, r3
    c384:	bdf0      	pop	{r4, r5, r6, r7, pc}
            RADIO_RegisterWrite(REG_OPMODE, opMode & (~0x07));
    c386:	21f8      	movs	r1, #248	; 0xf8
    c388:	4001      	ands	r1, r0
    c38a:	2001      	movs	r0, #1
    c38c:	4b16      	ldr	r3, [pc, #88]	; (c3e8 <Radio_WriteMode+0xd8>)
    c38e:	4798      	blx	r3
    c390:	e7de      	b.n	c350 <Radio_WriteMode+0x40>
            opMode = 0x80 | (opMode & (~0x87));
    c392:	2778      	movs	r7, #120	; 0x78
    c394:	4653      	mov	r3, sl
    c396:	401f      	ands	r7, r3
    c398:	2180      	movs	r1, #128	; 0x80
    c39a:	430f      	orrs	r7, r1
    c39c:	e7dc      	b.n	c358 <Radio_WriteMode+0x48>
            dioMapping = RADIO_RegisterRead(REG_DIOMAPPING2);
    c39e:	2041      	movs	r0, #65	; 0x41
    c3a0:	4b10      	ldr	r3, [pc, #64]	; (c3e4 <Radio_WriteMode+0xd4>)
    c3a2:	4798      	blx	r3
            if (MODULATION_FSK == newModulation)
    c3a4:	2e00      	cmp	r6, #0
    c3a6:	d10e      	bne.n	c3c6 <Radio_WriteMode+0xb6>
                dioMapping |= 0x30;     // DIO5 = 11 means ModeReady in FSK mode
    c3a8:	2130      	movs	r1, #48	; 0x30
    c3aa:	4301      	orrs	r1, r0
    c3ac:	b2c9      	uxtb	r1, r1
            RADIO_RegisterWrite(REG_DIOMAPPING2, dioMapping);
    c3ae:	2041      	movs	r0, #65	; 0x41
    c3b0:	4d0d      	ldr	r5, [pc, #52]	; (c3e8 <Radio_WriteMode+0xd8>)
    c3b2:	47a8      	blx	r5
        opMode &= ~0x07;                // Clear old mode bits
    c3b4:	21f8      	movs	r1, #248	; 0xf8
    c3b6:	4039      	ands	r1, r7
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    c3b8:	4321      	orrs	r1, r4
    c3ba:	2001      	movs	r0, #1
    c3bc:	47a8      	blx	r5
			   delay_ms(1);
    c3be:	2001      	movs	r0, #1
    c3c0:	4b0a      	ldr	r3, [pc, #40]	; (c3ec <Radio_WriteMode+0xdc>)
    c3c2:	4798      	blx	r3
    c3c4:	e7da      	b.n	c37c <Radio_WriteMode+0x6c>
                dioMapping &= ~0x30;    // DIO5 = 00 means ModeReady in LoRa mode
    c3c6:	21cf      	movs	r1, #207	; 0xcf
    c3c8:	4001      	ands	r1, r0
    c3ca:	e7f0      	b.n	c3ae <Radio_WriteMode+0x9e>
        opMode &= ~0x07;                // Clear old mode bits
    c3cc:	21f8      	movs	r1, #248	; 0xf8
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    c3ce:	4039      	ands	r1, r7
    c3d0:	2001      	movs	r0, #1
    c3d2:	4b05      	ldr	r3, [pc, #20]	; (c3e8 <Radio_WriteMode+0xd8>)
    c3d4:	4798      	blx	r3
        if (1 == blocking)
    c3d6:	9b01      	ldr	r3, [sp, #4]
    c3d8:	2b01      	cmp	r3, #1
    c3da:	d1cf      	bne.n	c37c <Radio_WriteMode+0x6c>
                SystemBlockingWaitMs(1);
    c3dc:	2001      	movs	r0, #1
    c3de:	4b04      	ldr	r3, [pc, #16]	; (c3f0 <Radio_WriteMode+0xe0>)
    c3e0:	4798      	blx	r3
    c3e2:	e7cb      	b.n	c37c <Radio_WriteMode+0x6c>
    c3e4:	000053e9 	.word	0x000053e9
    c3e8:	000053c1 	.word	0x000053c1
    c3ec:	00000181 	.word	0x00000181
    c3f0:	0000560d 	.word	0x0000560d

0000c3f4 <RADIO_FHSSChangeChannel>:

\param		- none	
\return		- none.
*************************************************************************/
void RADIO_FHSSChangeChannel(void)
{
    c3f4:	b500      	push	{lr}
    c3f6:	b083      	sub	sp, #12
    uint32_t freq;
    RADIO_RegisterRead(REG_LORA_IRQFLAGS);
    c3f8:	2012      	movs	r0, #18
    c3fa:	4b0d      	ldr	r3, [pc, #52]	; (c430 <RADIO_FHSSChangeChannel+0x3c>)
    c3fc:	4798      	blx	r3

    if (radioConfiguration.frequencyHopPeriod)
    c3fe:	4b0d      	ldr	r3, [pc, #52]	; (c434 <RADIO_FHSSChangeChannel+0x40>)
    c400:	8adb      	ldrh	r3, [r3, #22]
    c402:	2b00      	cmp	r3, #0
    c404:	d007      	beq.n	c416 <RADIO_FHSSChangeChannel+0x22>
    {
        if ((radioConfiguration.radioCallback) &&
    c406:	4b0b      	ldr	r3, [pc, #44]	; (c434 <RADIO_FHSSChangeChannel+0x40>)
    c408:	691b      	ldr	r3, [r3, #16]
    c40a:	2b00      	cmp	r3, #0
    c40c:	d003      	beq.n	c416 <RADIO_FHSSChangeChannel+0x22>
            (1 == radioCallbackMask.BitMask.radioFhssfreqCallback))
    c40e:	4a0a      	ldr	r2, [pc, #40]	; (c438 <RADIO_FHSSChangeChannel+0x44>)
    c410:	7812      	ldrb	r2, [r2, #0]
        if ((radioConfiguration.radioCallback) &&
    c412:	0692      	lsls	r2, r2, #26
    c414:	d405      	bmi.n	c422 <RADIO_FHSSChangeChannel+0x2e>
            Radio_WriteFrequency(freq);
        }
    }

    // Clear FHSSChangeChannel interrupt
    RADIO_RegisterWrite(REG_LORA_IRQFLAGS, 1 << SHIFT1);
    c416:	2102      	movs	r1, #2
    c418:	2012      	movs	r0, #18
    c41a:	4b08      	ldr	r3, [pc, #32]	; (c43c <RADIO_FHSSChangeChannel+0x48>)
    c41c:	4798      	blx	r3
}
    c41e:	b003      	add	sp, #12
    c420:	bd00      	pop	{pc}
            radioConfiguration.radioCallback(RADIO_FHSS_NEXT_FREQ_CALLBACK, (void *)&freq);
    c422:	a901      	add	r1, sp, #4
    c424:	2020      	movs	r0, #32
    c426:	4798      	blx	r3
            Radio_WriteFrequency(freq);
    c428:	9801      	ldr	r0, [sp, #4]
    c42a:	4b05      	ldr	r3, [pc, #20]	; (c440 <RADIO_FHSSChangeChannel+0x4c>)
    c42c:	4798      	blx	r3
    c42e:	e7f2      	b.n	c416 <RADIO_FHSSChangeChannel+0x22>
    c430:	000053e9 	.word	0x000053e9
    c434:	20001fd8 	.word	0x20001fd8
    c438:	20002596 	.word	0x20002596
    c43c:	000053c1 	.word	0x000053c1
    c440:	00011155 	.word	0x00011155

0000c444 <RADIO_ReadRandom>:

\param		- none	
\return		- returns the random number generated.
*************************************************************************/
uint16_t RADIO_ReadRandom(void)
{
    c444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint16_t retVal;
    retVal = 0;
	
	// Turn on the RF switch.
	Radio_EnableRfControl(RADIO_RFCTRL_RX); 
    c446:	2000      	movs	r0, #0
    c448:	4b1a      	ldr	r3, [pc, #104]	; (c4b4 <RADIO_ReadRandom+0x70>)
    c44a:	4798      	blx	r3
	// Enabling Radio Clock
	Radio_SetClockInput();
    c44c:	4b1a      	ldr	r3, [pc, #104]	; (c4b8 <RADIO_ReadRandom+0x74>)
    c44e:	4798      	blx	r3
	
    // Mask all interrupts, do many measurements of RSSI
    Radio_WriteMode(MODE_SLEEP, MODULATION_LORA, 1);
    c450:	2201      	movs	r2, #1
    c452:	2101      	movs	r1, #1
    c454:	2000      	movs	r0, #0
    c456:	4c19      	ldr	r4, [pc, #100]	; (c4bc <RADIO_ReadRandom+0x78>)
    c458:	47a0      	blx	r4
    RADIO_RegisterWrite(REG_LORA_IRQFLAGSMASK, 0xFF);
    c45a:	21ff      	movs	r1, #255	; 0xff
    c45c:	2011      	movs	r0, #17
    c45e:	4b18      	ldr	r3, [pc, #96]	; (c4c0 <RADIO_ReadRandom+0x7c>)
    c460:	4798      	blx	r3
    Radio_WriteMode(MODE_RXCONT, MODULATION_LORA, 1);
    c462:	2201      	movs	r2, #1
    c464:	2101      	movs	r1, #1
    c466:	2005      	movs	r0, #5
    c468:	47a0      	blx	r4
    c46a:	2410      	movs	r4, #16
    retVal = 0;
    c46c:	2500      	movs	r5, #0
    for (i = 0; i < 16; i++)
    {
        SystemBlockingWaitMs(1);
    c46e:	4f15      	ldr	r7, [pc, #84]	; (c4c4 <RADIO_ReadRandom+0x80>)
        retVal <<= SHIFT1;
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    c470:	4e15      	ldr	r6, [pc, #84]	; (c4c8 <RADIO_ReadRandom+0x84>)
        SystemBlockingWaitMs(1);
    c472:	2001      	movs	r0, #1
    c474:	47b8      	blx	r7
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    c476:	202c      	movs	r0, #44	; 0x2c
    c478:	47b0      	blx	r6
    c47a:	2301      	movs	r3, #1
    c47c:	4018      	ands	r0, r3
        retVal <<= SHIFT1;
    c47e:	006d      	lsls	r5, r5, #1
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    c480:	4305      	orrs	r5, r0
    c482:	b2ad      	uxth	r5, r5
    c484:	3c01      	subs	r4, #1
    c486:	b2e4      	uxtb	r4, r4
    for (i = 0; i < 16; i++)
    c488:	2c00      	cmp	r4, #0
    c48a:	d1f2      	bne.n	c472 <RADIO_ReadRandom+0x2e>
    }
	
	// Turning off the RF switch now.
	Radio_DisableRfControl(RADIO_RFCTRL_RX);
    c48c:	2000      	movs	r0, #0
    c48e:	4b0f      	ldr	r3, [pc, #60]	; (c4cc <RADIO_ReadRandom+0x88>)
    c490:	4798      	blx	r3
	
    // Return radio to sleep
    Radio_WriteMode(MODE_SLEEP, MODULATION_LORA, 1);
    c492:	2201      	movs	r2, #1
    c494:	2101      	movs	r1, #1
    c496:	2000      	movs	r0, #0
    c498:	4b08      	ldr	r3, [pc, #32]	; (c4bc <RADIO_ReadRandom+0x78>)
    c49a:	4798      	blx	r3
    // Clear interrupts in case any have been generated
    RADIO_RegisterWrite(REG_LORA_IRQFLAGS, 0xFF);
    c49c:	21ff      	movs	r1, #255	; 0xff
    c49e:	2012      	movs	r0, #18
    c4a0:	4c07      	ldr	r4, [pc, #28]	; (c4c0 <RADIO_ReadRandom+0x7c>)
    c4a2:	47a0      	blx	r4
    // Unmask all interrupts
    RADIO_RegisterWrite(REG_LORA_IRQFLAGSMASK, 0x00);
    c4a4:	2100      	movs	r1, #0
    c4a6:	2011      	movs	r0, #17
    c4a8:	47a0      	blx	r4
	// Disabling Radio Clock save power
	Radio_ResetClockInput();
    c4aa:	4b09      	ldr	r3, [pc, #36]	; (c4d0 <RADIO_ReadRandom+0x8c>)
    c4ac:	4798      	blx	r3
	
    return retVal;
}
    c4ae:	0028      	movs	r0, r5
    c4b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c4b2:	46c0      	nop			; (mov r8, r8)
    c4b4:	00011a01 	.word	0x00011a01
    c4b8:	00011eb1 	.word	0x00011eb1
    c4bc:	0000c311 	.word	0x0000c311
    c4c0:	000053c1 	.word	0x000053c1
    c4c4:	0000560d 	.word	0x0000560d
    c4c8:	000053e9 	.word	0x000053e9
    c4cc:	00011b29 	.word	0x00011b29
    c4d0:	00011ee5 	.word	0x00011ee5

0000c4d4 <Radio_ReadFSKRssi>:

\param rssi	- The RSSI measured in the channel.
\return		- ERR_NONE. Other types are not used now.
*************************************************************************/
RadioError_t Radio_ReadFSKRssi(int16_t *rssi)
{	
    c4d4:	b510      	push	{r4, lr}
    c4d6:	0004      	movs	r4, r0
#ifdef UT
	*rssi = testRssi;
#else // UT
	*rssi = -(RADIO_RegisterRead(REG_FSK_RSSIVALUE) >> 1);
    c4d8:	2011      	movs	r0, #17
    c4da:	4b04      	ldr	r3, [pc, #16]	; (c4ec <Radio_ReadFSKRssi+0x18>)
    c4dc:	4798      	blx	r3
    c4de:	0840      	lsrs	r0, r0, #1
    c4e0:	b2c0      	uxtb	r0, r0
    c4e2:	4240      	negs	r0, r0
    c4e4:	8020      	strh	r0, [r4, #0]
#endif // UT
	
	return ERR_NONE;
}
    c4e6:	2000      	movs	r0, #0
    c4e8:	bd10      	pop	{r4, pc}
    c4ea:	46c0      	nop			; (mov r8, r8)
    c4ec:	000053e9 	.word	0x000053e9

0000c4f0 <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    c4f0:	b510      	push	{r4, lr}
	tmr_cca_callback();
    c4f2:	4b01      	ldr	r3, [pc, #4]	; (c4f8 <tc_cca_callback+0x8>)
    c4f4:	4798      	blx	r3
}
    c4f6:	bd10      	pop	{r4, pc}
    c4f8:	00012a25 	.word	0x00012a25

0000c4fc <tc_ovf_callback>:
{
    c4fc:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    c4fe:	4b01      	ldr	r3, [pc, #4]	; (c504 <tc_ovf_callback+0x8>)
    c500:	4798      	blx	r3
}
    c502:	bd10      	pop	{r4, pc}
    c504:	000129dd 	.word	0x000129dd

0000c508 <tmr_read_count>:
{
    c508:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    c50a:	4802      	ldr	r0, [pc, #8]	; (c514 <tmr_read_count+0xc>)
    c50c:	4b02      	ldr	r3, [pc, #8]	; (c518 <tmr_read_count+0x10>)
    c50e:	4798      	blx	r3
    c510:	b280      	uxth	r0, r0
}
    c512:	bd10      	pop	{r4, pc}
    c514:	20002068 	.word	0x20002068
    c518:	0000386d 	.word	0x0000386d

0000c51c <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    c51c:	4b03      	ldr	r3, [pc, #12]	; (c52c <tmr_disable_cc_interrupt+0x10>)
    c51e:	2110      	movs	r1, #16
    c520:	681a      	ldr	r2, [r3, #0]
    c522:	7211      	strb	r1, [r2, #8]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    c524:	7e5a      	ldrb	r2, [r3, #25]
    c526:	438a      	bics	r2, r1
    c528:	765a      	strb	r2, [r3, #25]
}
    c52a:	4770      	bx	lr
    c52c:	20002068 	.word	0x20002068

0000c530 <tmr_enable_cc_interrupt>:
{
    c530:	b510      	push	{r4, lr}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    c532:	4c0a      	ldr	r4, [pc, #40]	; (c55c <tmr_enable_cc_interrupt+0x2c>)
    c534:	6820      	ldr	r0, [r4, #0]
    c536:	4b0a      	ldr	r3, [pc, #40]	; (c560 <tmr_enable_cc_interrupt+0x30>)
    c538:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    c53a:	4b0a      	ldr	r3, [pc, #40]	; (c564 <tmr_enable_cc_interrupt+0x34>)
    c53c:	5c1b      	ldrb	r3, [r3, r0]
    c53e:	221f      	movs	r2, #31
    c540:	401a      	ands	r2, r3
    c542:	2301      	movs	r3, #1
    c544:	4093      	lsls	r3, r2
    c546:	4a08      	ldr	r2, [pc, #32]	; (c568 <tmr_enable_cc_interrupt+0x38>)
    c548:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    c54a:	7e63      	ldrb	r3, [r4, #25]
    c54c:	2210      	movs	r2, #16
    c54e:	4313      	orrs	r3, r2
    c550:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    c552:	6823      	ldr	r3, [r4, #0]
    c554:	2210      	movs	r2, #16
    c556:	725a      	strb	r2, [r3, #9]
}
    c558:	bd10      	pop	{r4, pc}
    c55a:	46c0      	nop			; (mov r8, r8)
    c55c:	20002068 	.word	0x20002068
    c560:	00003541 	.word	0x00003541
    c564:	0001d96c 	.word	0x0001d96c
    c568:	e000e100 	.word	0xe000e100

0000c56c <tmr_disable_ovf_interrupt>:
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(2);
		module->enable_callback_mask &= ~TC_INTFLAG_MC(2);
	}
	else {
		module->hw->COUNT8.INTENCLR.reg = (1 << callback_type);
    c56c:	4b03      	ldr	r3, [pc, #12]	; (c57c <tmr_disable_ovf_interrupt+0x10>)
    c56e:	2101      	movs	r1, #1
    c570:	681a      	ldr	r2, [r3, #0]
    c572:	7211      	strb	r1, [r2, #8]
		module->enable_callback_mask &= ~(1 << callback_type);
    c574:	7e5a      	ldrb	r2, [r3, #25]
    c576:	438a      	bics	r2, r1
    c578:	765a      	strb	r2, [r3, #25]
}
    c57a:	4770      	bx	lr
    c57c:	20002068 	.word	0x20002068

0000c580 <tmr_stop>:
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    c580:	4b06      	ldr	r3, [pc, #24]	; (c59c <tmr_stop+0x1c>)
    c582:	681a      	ldr	r2, [r3, #0]
	return (tc_module->SYNCBUSY.reg);
    c584:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    c586:	2b00      	cmp	r3, #0
    c588:	d1fc      	bne.n	c584 <tmr_stop+0x4>
	tc_module->INTENCLR.reg = TC_INTENCLR_MASK;
    c58a:	3333      	adds	r3, #51	; 0x33
    c58c:	7213      	strb	r3, [r2, #8]
	tc_module->INTFLAG.reg = TC_INTFLAG_MASK;
    c58e:	7293      	strb	r3, [r2, #10]
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
    c590:	6813      	ldr	r3, [r2, #0]
    c592:	2102      	movs	r1, #2
    c594:	438b      	bics	r3, r1
    c596:	6013      	str	r3, [r2, #0]
}
    c598:	4770      	bx	lr
    c59a:	46c0      	nop			; (mov r8, r8)
    c59c:	20002068 	.word	0x20002068

0000c5a0 <tmr_write_cmpreg>:
{
    c5a0:	b510      	push	{r4, lr}
    c5a2:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    c5a4:	2100      	movs	r1, #0
    c5a6:	4802      	ldr	r0, [pc, #8]	; (c5b0 <tmr_write_cmpreg+0x10>)
    c5a8:	4b02      	ldr	r3, [pc, #8]	; (c5b4 <tmr_write_cmpreg+0x14>)
    c5aa:	4798      	blx	r3
}
    c5ac:	bd10      	pop	{r4, pc}
    c5ae:	46c0      	nop			; (mov r8, r8)
    c5b0:	20002068 	.word	0x20002068
    c5b4:	000038ad 	.word	0x000038ad

0000c5b8 <save_cpu_interrupt>:
{
    c5b8:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    c5ba:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    c5be:	425a      	negs	r2, r3
    c5c0:	4153      	adcs	r3, r2
    c5c2:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    c5c4:	b672      	cpsid	i
    c5c6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    c5ca:	2200      	movs	r2, #0
    c5cc:	4b02      	ldr	r3, [pc, #8]	; (c5d8 <save_cpu_interrupt+0x20>)
    c5ce:	701a      	strb	r2, [r3, #0]
	return flags;
    c5d0:	9801      	ldr	r0, [sp, #4]
	return cpu_irq_save();
    c5d2:	b2c0      	uxtb	r0, r0
}
    c5d4:	b002      	add	sp, #8
    c5d6:	4770      	bx	lr
    c5d8:	20000008 	.word	0x20000008

0000c5dc <restore_cpu_interrupt>:
	if (cpu_irq_is_enabled_flags(flags))
    c5dc:	2800      	cmp	r0, #0
    c5de:	d005      	beq.n	c5ec <restore_cpu_interrupt+0x10>
		cpu_irq_enable();
    c5e0:	2201      	movs	r2, #1
    c5e2:	4b03      	ldr	r3, [pc, #12]	; (c5f0 <restore_cpu_interrupt+0x14>)
    c5e4:	701a      	strb	r2, [r3, #0]
    c5e6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    c5ea:	b662      	cpsie	i
}
    c5ec:	4770      	bx	lr
    c5ee:	46c0      	nop			; (mov r8, r8)
    c5f0:	20000008 	.word	0x20000008

0000c5f4 <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    c5f4:	b570      	push	{r4, r5, r6, lr}
	config->clock_source               = GCLK_GENERATOR_0;
    c5f6:	4a33      	ldr	r2, [pc, #204]	; (c6c4 <tmr_init+0xd0>)
    c5f8:	2100      	movs	r1, #0
    c5fa:	2300      	movs	r3, #0
    c5fc:	7011      	strb	r1, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    c5fe:	70d1      	strb	r1, [r2, #3]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    c600:	2000      	movs	r0, #0
    c602:	8091      	strh	r1, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    c604:	7190      	strb	r0, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    c606:	71d3      	strb	r3, [r2, #7]
	config->run_in_standby             = false;
    c608:	7053      	strb	r3, [r2, #1]
	config->on_demand                  = false;
    c60a:	7093      	strb	r3, [r2, #2]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    c60c:	7213      	strb	r3, [r2, #8]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    c60e:	7253      	strb	r3, [r2, #9]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    c610:	7293      	strb	r3, [r2, #10]
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    c612:	72d3      	strb	r3, [r2, #11]
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    c614:	7313      	strb	r3, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    c616:	7393      	strb	r3, [r2, #14]
	config->oneshot                    = false;
    c618:	7353      	strb	r3, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    c61a:	7413      	strb	r3, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    c61c:	6151      	str	r1, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    c61e:	6191      	str	r1, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    c620:	7713      	strb	r3, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    c622:	6211      	str	r1, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    c624:	6251      	str	r1, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    c626:	8511      	strh	r1, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    c628:	8591      	strh	r1, [r2, #44]	; 0x2c
	config->double_buffering_enabled = false;
    c62a:	2334      	movs	r3, #52	; 0x34
    c62c:	54d0      	strb	r0, [r2, r3]
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    c62e:	3b35      	subs	r3, #53	; 0x35
    c630:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    c632:	4c25      	ldr	r4, [pc, #148]	; (c6c8 <tmr_init+0xd4>)
    c634:	4925      	ldr	r1, [pc, #148]	; (c6cc <tmr_init+0xd8>)
    c636:	0020      	movs	r0, r4
    c638:	4b25      	ldr	r3, [pc, #148]	; (c6d0 <tmr_init+0xdc>)
    c63a:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    c63c:	2200      	movs	r2, #0
    c63e:	4925      	ldr	r1, [pc, #148]	; (c6d4 <tmr_init+0xe0>)
    c640:	0020      	movs	r0, r4
    c642:	4d25      	ldr	r5, [pc, #148]	; (c6d8 <tmr_init+0xe4>)
    c644:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    c646:	2202      	movs	r2, #2
    c648:	4924      	ldr	r1, [pc, #144]	; (c6dc <tmr_init+0xe8>)
    c64a:	0020      	movs	r0, r4
    c64c:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    c64e:	6820      	ldr	r0, [r4, #0]
    c650:	4b23      	ldr	r3, [pc, #140]	; (c6e0 <tmr_init+0xec>)
    c652:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    c654:	4b23      	ldr	r3, [pc, #140]	; (c6e4 <tmr_init+0xf0>)
    c656:	5c1a      	ldrb	r2, [r3, r0]
    c658:	231f      	movs	r3, #31
    c65a:	4013      	ands	r3, r2
    c65c:	2101      	movs	r1, #1
    c65e:	000a      	movs	r2, r1
    c660:	409a      	lsls	r2, r3
    c662:	4b21      	ldr	r3, [pc, #132]	; (c6e8 <tmr_init+0xf4>)
    c664:	601a      	str	r2, [r3, #0]
		module->enable_callback_mask |= (1 << callback_type);
    c666:	7e63      	ldrb	r3, [r4, #25]
    c668:	2201      	movs	r2, #1
    c66a:	4313      	orrs	r3, r2
    c66c:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    c66e:	6822      	ldr	r2, [r4, #0]
    c670:	7251      	strb	r1, [r2, #9]
	return (tc_module->SYNCBUSY.reg);
    c672:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    c674:	2b00      	cmp	r3, #0
    c676:	d1fc      	bne.n	c672 <tmr_init+0x7e>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    c678:	6813      	ldr	r3, [r2, #0]
    c67a:	2102      	movs	r1, #2
    c67c:	430b      	orrs	r3, r1
    c67e:	6013      	str	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / (float) DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / (float) DEF_1MHZ;	
    c680:	2000      	movs	r0, #0
    c682:	4b1a      	ldr	r3, [pc, #104]	; (c6ec <tmr_init+0xf8>)
    c684:	4798      	blx	r3
    c686:	4d1a      	ldr	r5, [pc, #104]	; (c6f0 <tmr_init+0xfc>)
    c688:	47a8      	blx	r5
    c68a:	491a      	ldr	r1, [pc, #104]	; (c6f4 <tmr_init+0x100>)
    c68c:	4b1a      	ldr	r3, [pc, #104]	; (c6f8 <tmr_init+0x104>)
    c68e:	4798      	blx	r3
    c690:	1c04      	adds	r4, r0, #0
	#endif
	
	if ((timer_multiplier - (uint32_t)timer_multiplier) >= 0.5f)
    c692:	4b1a      	ldr	r3, [pc, #104]	; (c6fc <tmr_init+0x108>)
    c694:	4798      	blx	r3
    c696:	47a8      	blx	r5
    c698:	1c01      	adds	r1, r0, #0
    c69a:	1c20      	adds	r0, r4, #0
    c69c:	4b18      	ldr	r3, [pc, #96]	; (c700 <tmr_init+0x10c>)
    c69e:	4798      	blx	r3
    c6a0:	21fc      	movs	r1, #252	; 0xfc
    c6a2:	0589      	lsls	r1, r1, #22
    c6a4:	4b17      	ldr	r3, [pc, #92]	; (c704 <tmr_init+0x110>)
    c6a6:	4798      	blx	r3
    c6a8:	2800      	cmp	r0, #0
    c6aa:	d005      	beq.n	c6b8 <tmr_init+0xc4>
	{
		timer_multiplier += 1.0f;
    c6ac:	21fe      	movs	r1, #254	; 0xfe
    c6ae:	0589      	lsls	r1, r1, #22
    c6b0:	1c20      	adds	r0, r4, #0
    c6b2:	4b15      	ldr	r3, [pc, #84]	; (c708 <tmr_init+0x114>)
    c6b4:	4798      	blx	r3
    c6b6:	1c04      	adds	r4, r0, #0
	}
	
	return (uint8_t) timer_multiplier;
    c6b8:	1c20      	adds	r0, r4, #0
    c6ba:	4b10      	ldr	r3, [pc, #64]	; (c6fc <tmr_init+0x108>)
    c6bc:	4798      	blx	r3
    c6be:	b2c0      	uxtb	r0, r0
}
    c6c0:	bd70      	pop	{r4, r5, r6, pc}
    c6c2:	46c0      	nop			; (mov r8, r8)
    c6c4:	20002030 	.word	0x20002030
    c6c8:	20002068 	.word	0x20002068
    c6cc:	42002000 	.word	0x42002000
    c6d0:	0000357d 	.word	0x0000357d
    c6d4:	0000c4fd 	.word	0x0000c4fd
    c6d8:	00003459 	.word	0x00003459
    c6dc:	0000c4f1 	.word	0x0000c4f1
    c6e0:	00003541 	.word	0x00003541
    c6e4:	0001d96c 	.word	0x0001d96c
    c6e8:	e000e100 	.word	0xe000e100
    c6ec:	00003221 	.word	0x00003221
    c6f0:	00013dd5 	.word	0x00013dd5
    c6f4:	49742400 	.word	0x49742400
    c6f8:	0001339d 	.word	0x0001339d
    c6fc:	00012e89 	.word	0x00012e89
    c700:	000139bd 	.word	0x000139bd
    c704:	00012de1 	.word	0x00012de1
    c708:	00013079 	.word	0x00013079

0000c70c <nvm_read>:
 * \internal Pointer to the NVM MEMORY region start address
 */
#define NVM_MEMORY        ((volatile uint16_t *)FLASH_ADDR)
status_code_t nvm_read(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    c70c:	b570      	push	{r4, r5, r6, lr}

status_code_t nvm_sam0_read(mem_type_t mem, uint32_t address,
		uint8_t *const buffer,
		uint32_t len)
{
	switch (mem) {
    c70e:	2800      	cmp	r0, #0
    c710:	d122      	bne.n	c758 <nvm_read+0x4c>
    c712:	4814      	ldr	r0, [pc, #80]	; (c764 <nvm_read+0x58>)
    c714:	7d04      	ldrb	r4, [r0, #20]
    {
		/* Get a pointer to the module hardware instance */
		Nvmctrl *const nvm_module = NVMCTRL;
		/* Check if the module is busy */
		if (!nvm_is_ready()) {
			return STATUS_BUSY;
    c716:	2005      	movs	r0, #5
		if (!nvm_is_ready()) {
    c718:	07e4      	lsls	r4, r4, #31
    c71a:	d400      	bmi.n	c71e <nvm_read+0x12>
}
    c71c:	bd70      	pop	{r4, r5, r6, pc}
		}

		/* Clear error flags */
		nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    c71e:	2420      	movs	r4, #32
    c720:	34ff      	adds	r4, #255	; 0xff
    c722:	4810      	ldr	r0, [pc, #64]	; (c764 <nvm_read+0x58>)
    c724:	8304      	strh	r4, [r0, #24]
		uint32_t page_address = address / 2;

		/* NVM _must_ be accessed as a series of 16-bit words, perform
		 * manual copy
		 * to ensure alignment */
		for (uint16_t i = 0; i < len; i += 2) {
    c726:	2b00      	cmp	r3, #0
    c728:	d019      	beq.n	c75e <nvm_read+0x52>
    c72a:	2001      	movs	r0, #1
    c72c:	4381      	bics	r1, r0
    c72e:	2000      	movs	r0, #0
    c730:	2500      	movs	r5, #0
			buffer[i] = (data & 0xFF);

			/* If we are not at the end of a read request with an
			 * odd byte count,
			 * store the next byte of data as well */
			if (i < (len - 1)) {
    c732:	1e5e      	subs	r6, r3, #1
    c734:	e005      	b.n	c742 <nvm_read+0x36>
		for (uint16_t i = 0; i < len; i += 2) {
    c736:	3002      	adds	r0, #2
    c738:	b280      	uxth	r0, r0
    c73a:	0005      	movs	r5, r0
    c73c:	3102      	adds	r1, #2
    c73e:	4283      	cmp	r3, r0
    c740:	d908      	bls.n	c754 <nvm_read+0x48>
			uint16_t data = NVM_MEMORY[page_address++];
    c742:	880c      	ldrh	r4, [r1, #0]
    c744:	b2a4      	uxth	r4, r4
			buffer[i] = (data & 0xFF);
    c746:	5554      	strb	r4, [r2, r5]
			if (i < (len - 1)) {
    c748:	42ae      	cmp	r6, r5
    c74a:	d9f4      	bls.n	c736 <nvm_read+0x2a>
				buffer[i + 1] = (data >> 8);
    c74c:	1955      	adds	r5, r2, r5
    c74e:	0a24      	lsrs	r4, r4, #8
    c750:	706c      	strb	r4, [r5, #1]
    c752:	e7f0      	b.n	c736 <nvm_read+0x2a>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    c754:	2000      	movs	r0, #0
    c756:	e7e1      	b.n	c71c <nvm_read+0x10>
		return ERR_INVALID_ARG;
    c758:	2008      	movs	r0, #8
    c75a:	4240      	negs	r0, r0
    c75c:	e7de      	b.n	c71c <nvm_read+0x10>
	return STATUS_OK;
    c75e:	2000      	movs	r0, #0
    c760:	e7dc      	b.n	c71c <nvm_read+0x10>
    c762:	46c0      	nop			; (mov r8, r8)
    c764:	41004000 	.word	0x41004000

0000c768 <nvm_write>:
	return error_code;
}

status_code_t nvm_write(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    c768:	b5f0      	push	{r4, r5, r6, r7, lr}
    c76a:	46de      	mov	lr, fp
    c76c:	4657      	mov	r7, sl
    c76e:	464e      	mov	r6, r9
    c770:	4645      	mov	r5, r8
    c772:	b5e0      	push	{r5, r6, r7, lr}
    c774:	b0c5      	sub	sp, #276	; 0x114
	switch (mem) {
    c776:	2800      	cmp	r0, #0
    c778:	d168      	bne.n	c84c <nvm_write+0xe4>
	case INT_FLASH:

		if (STATUS_OK != nvm_memcpy(address, buffer, len, true))
    c77a:	b29b      	uxth	r3, r3
    c77c:	469a      	mov	sl, r3
	volatile uint8_t *dest_add = (uint8_t *)destination_address;
    c77e:	4688      	mov	r8, r1
	uint32_t row_start_address
    c780:	23ff      	movs	r3, #255	; 0xff
    c782:	4399      	bics	r1, r3
    c784:	9100      	str	r1, [sp, #0]
	while (length) {
    c786:	4653      	mov	r3, sl
    c788:	2b00      	cmp	r3, #0
    c78a:	d06b      	beq.n	c864 <nvm_write+0xfc>
    c78c:	ab04      	add	r3, sp, #16
    c78e:	1a5b      	subs	r3, r3, r1
    c790:	9302      	str	r3, [sp, #8]
				error_code = nvm_read_buffer(
    c792:	4e35      	ldr	r6, [pc, #212]	; (c868 <nvm_write+0x100>)
				error_code = nvm_erase_row(row_start_address);
    c794:	4b35      	ldr	r3, [pc, #212]	; (c86c <nvm_write+0x104>)
    c796:	469b      	mov	fp, r3
    c798:	9203      	str	r2, [sp, #12]
    c79a:	e03a      	b.n	c812 <nvm_write+0xaa>
				(FLASH_PAGE_SIZE * NVMCTRL_ROW_PAGES); i++) {
    c79c:	3301      	adds	r3, #1
		for (i = row_start_address;
    c79e:	42bb      	cmp	r3, r7
    c7a0:	d20e      	bcs.n	c7c0 <nvm_write+0x58>
			if (length && ((uint8_t *)i == dest_add)) {
    c7a2:	2a00      	cmp	r2, #0
    c7a4:	d0fa      	beq.n	c79c <nvm_write+0x34>
    c7a6:	4299      	cmp	r1, r3
    c7a8:	d1f8      	bne.n	c79c <nvm_write+0x34>
				row_buffer[i - row_start_address] = *src_buf++;
    c7aa:	9d03      	ldr	r5, [sp, #12]
    c7ac:	7828      	ldrb	r0, [r5, #0]
    c7ae:	9c02      	ldr	r4, [sp, #8]
    c7b0:	54e0      	strb	r0, [r4, r3]
				dest_add++;
    c7b2:	3101      	adds	r1, #1
				length--;
    c7b4:	3a01      	subs	r2, #1
    c7b6:	b292      	uxth	r2, r2
				row_buffer[i - row_start_address] = *src_buf++;
    c7b8:	0028      	movs	r0, r5
    c7ba:	3001      	adds	r0, #1
    c7bc:	9003      	str	r0, [sp, #12]
    c7be:	e7ed      	b.n	c79c <nvm_write+0x34>
    c7c0:	4692      	mov	sl, r2
    c7c2:	4688      	mov	r8, r1
    c7c4:	9c01      	ldr	r4, [sp, #4]
	cpu_irq_enter_critical();
    c7c6:	4b2a      	ldr	r3, [pc, #168]	; (c870 <nvm_write+0x108>)
    c7c8:	4798      	blx	r3
				error_code = nvm_erase_row(row_start_address);
    c7ca:	9800      	ldr	r0, [sp, #0]
    c7cc:	47d8      	blx	fp
			} while (error_code == STATUS_BUSY);
    c7ce:	2805      	cmp	r0, #5
    c7d0:	d0fb      	beq.n	c7ca <nvm_write+0x62>
			if (error_code != STATUS_OK) {
    c7d2:	2800      	cmp	r0, #0
    c7d4:	d13d      	bne.n	c852 <nvm_write+0xea>
    c7d6:	9d00      	ldr	r5, [sp, #0]
				error_code = nvm_write_buffer(
    c7d8:	4f26      	ldr	r7, [pc, #152]	; (c874 <nvm_write+0x10c>)
    c7da:	9401      	str	r4, [sp, #4]
    c7dc:	9b00      	ldr	r3, [sp, #0]
    c7de:	1aec      	subs	r4, r5, r3
    c7e0:	ab04      	add	r3, sp, #16
    c7e2:	469c      	mov	ip, r3
    c7e4:	4464      	add	r4, ip
    c7e6:	2240      	movs	r2, #64	; 0x40
    c7e8:	0021      	movs	r1, r4
    c7ea:	0028      	movs	r0, r5
    c7ec:	47b8      	blx	r7
			} while (error_code == STATUS_BUSY);
    c7ee:	2805      	cmp	r0, #5
    c7f0:	d0f9      	beq.n	c7e6 <nvm_write+0x7e>
			if (error_code != STATUS_OK) {
    c7f2:	2800      	cmp	r0, #0
    c7f4:	d12d      	bne.n	c852 <nvm_write+0xea>
    c7f6:	3540      	adds	r5, #64	; 0x40
		for (i = 0; i < NVMCTRL_ROW_PAGES; i++) {
    c7f8:	9b01      	ldr	r3, [sp, #4]
    c7fa:	42ab      	cmp	r3, r5
    c7fc:	d1ee      	bne.n	c7dc <nvm_write+0x74>
	cpu_irq_leave_critical();
    c7fe:	4b1e      	ldr	r3, [pc, #120]	; (c878 <nvm_write+0x110>)
    c800:	4798      	blx	r3
    c802:	9b02      	ldr	r3, [sp, #8]
    c804:	3b01      	subs	r3, #1
    c806:	3bff      	subs	r3, #255	; 0xff
    c808:	9302      	str	r3, [sp, #8]
    c80a:	9500      	str	r5, [sp, #0]
	while (length) {
    c80c:	4653      	mov	r3, sl
    c80e:	2b00      	cmp	r3, #0
    c810:	d028      	beq.n	c864 <nvm_write+0xfc>
    c812:	9b00      	ldr	r3, [sp, #0]
    c814:	1c5f      	adds	r7, r3, #1
    c816:	37ff      	adds	r7, #255	; 0xff
{
    c818:	001c      	movs	r4, r3
    c81a:	46b9      	mov	r9, r7
    c81c:	001f      	movs	r7, r3
    c81e:	1be5      	subs	r5, r4, r7
    c820:	ab04      	add	r3, sp, #16
    c822:	469c      	mov	ip, r3
    c824:	4465      	add	r5, ip
				error_code = nvm_read_buffer(
    c826:	2240      	movs	r2, #64	; 0x40
    c828:	0029      	movs	r1, r5
    c82a:	0020      	movs	r0, r4
    c82c:	47b0      	blx	r6
			} while (error_code == STATUS_BUSY);
    c82e:	2805      	cmp	r0, #5
    c830:	d0f9      	beq.n	c826 <nvm_write+0xbe>
			if (error_code != STATUS_OK) {
    c832:	2800      	cmp	r0, #0
    c834:	d10d      	bne.n	c852 <nvm_write+0xea>
    c836:	3440      	adds	r4, #64	; 0x40
		for (i = 0; i < NVMCTRL_ROW_PAGES; i++) {
    c838:	454c      	cmp	r4, r9
    c83a:	d1f0      	bne.n	c81e <nvm_write+0xb6>
    c83c:	464f      	mov	r7, r9
		for (i = row_start_address;
    c83e:	9b00      	ldr	r3, [sp, #0]
    c840:	429f      	cmp	r7, r3
    c842:	d9c0      	bls.n	c7c6 <nvm_write+0x5e>
    c844:	4652      	mov	r2, sl
    c846:	4641      	mov	r1, r8
    c848:	9401      	str	r4, [sp, #4]
    c84a:	e7aa      	b.n	c7a2 <nvm_write+0x3a>
			return ERR_INVALID_ARG;
		}
		break;

	default:
		return ERR_INVALID_ARG;
    c84c:	2008      	movs	r0, #8
    c84e:	4240      	negs	r0, r0
    c850:	e001      	b.n	c856 <nvm_write+0xee>
			return ERR_INVALID_ARG;
    c852:	2008      	movs	r0, #8
    c854:	4240      	negs	r0, r0
	}

	return STATUS_OK;
}
    c856:	b045      	add	sp, #276	; 0x114
    c858:	bc3c      	pop	{r2, r3, r4, r5}
    c85a:	4690      	mov	r8, r2
    c85c:	4699      	mov	r9, r3
    c85e:	46a2      	mov	sl, r4
    c860:	46ab      	mov	fp, r5
    c862:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return STATUS_OK;
    c864:	2000      	movs	r0, #0
    c866:	e7f6      	b.n	c856 <nvm_write+0xee>
    c868:	00000f25 	.word	0x00000f25
    c86c:	00000fa5 	.word	0x00000fa5
    c870:	000001ad 	.word	0x000001ad
    c874:	00000e4d 	.word	0x00000e4d
    c878:	000001ed 	.word	0x000001ed

0000c87c <nvm_init>:

status_code_t nvm_init(mem_type_t mem)
{
    c87c:	b500      	push	{lr}
    c87e:	b083      	sub	sp, #12
	if (INT_FLASH == mem) {
    c880:	2800      	cmp	r0, #0
    c882:	d110      	bne.n	c8a6 <nvm_init+0x2a>
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    c884:	2300      	movs	r3, #0
    c886:	466a      	mov	r2, sp
    c888:	7013      	strb	r3, [r2, #0]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    c88a:	4a08      	ldr	r2, [pc, #32]	; (c8ac <nvm_init+0x30>)
    c88c:	6852      	ldr	r2, [r2, #4]
	config->disable_cache     = false;
    c88e:	466a      	mov	r2, sp
    c890:	70d3      	strb	r3, [r2, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    c892:	7113      	strb	r3, [r2, #4]
		struct nvm_config config;
		/* Get the default configuration */
		nvm_get_config_defaults(&config);

		/* Enable automatic page write mode */
		config.manual_page_write = false;
    c894:	7053      	strb	r3, [r2, #1]

		/* Set wait state to 1 */
		config.wait_states = 2;
    c896:	3302      	adds	r3, #2
    c898:	7093      	strb	r3, [r2, #2]

		/* Set the NVM configuration */
		nvm_set_config(&config);
    c89a:	4668      	mov	r0, sp
    c89c:	4b04      	ldr	r3, [pc, #16]	; (c8b0 <nvm_init+0x34>)
    c89e:	4798      	blx	r3

		return STATUS_OK;
    c8a0:	2000      	movs	r0, #0
	}

	return ERR_INVALID_ARG;
}
    c8a2:	b003      	add	sp, #12
    c8a4:	bd00      	pop	{pc}
	return ERR_INVALID_ARG;
    c8a6:	2008      	movs	r0, #8
    c8a8:	4240      	negs	r0, r0
    c8aa:	e7fa      	b.n	c8a2 <nvm_init+0x26>
    c8ac:	41004000 	.word	0x41004000
    c8b0:	00000d11 	.word	0x00000d11

0000c8b4 <MacClearCommands>:
    c8b4:	490e      	ldr	r1, [pc, #56]	; (c8f0 <MacClearCommands+0x3c>)
    c8b6:	b570      	push	{r4, r5, r6, lr}
    c8b8:	000b      	movs	r3, r1
    c8ba:	33b8      	adds	r3, #184	; 0xb8
    c8bc:	7818      	ldrb	r0, [r3, #0]
    c8be:	2303      	movs	r3, #3
    c8c0:	25a4      	movs	r5, #164	; 0xa4
    c8c2:	4343      	muls	r3, r0
    c8c4:	2401      	movs	r4, #1
    c8c6:	20ff      	movs	r0, #255	; 0xff
    c8c8:	3371      	adds	r3, #113	; 0x71
    c8ca:	4a0a      	ldr	r2, [pc, #40]	; (c8f4 <MacClearCommands+0x40>)
    c8cc:	185b      	adds	r3, r3, r1
    c8ce:	00ed      	lsls	r5, r5, #3
    c8d0:	429a      	cmp	r2, r3
    c8d2:	d100      	bne.n	c8d6 <MacClearCommands+0x22>
    c8d4:	bd70      	pop	{r4, r5, r6, pc}
    c8d6:	7811      	ldrb	r1, [r2, #0]
    c8d8:	29ff      	cmp	r1, #255	; 0xff
    c8da:	d006      	beq.n	c8ea <MacClearCommands+0x36>
    c8dc:	290a      	cmp	r1, #10
    c8de:	d803      	bhi.n	c8e8 <MacClearCommands+0x34>
    c8e0:	0026      	movs	r6, r4
    c8e2:	408e      	lsls	r6, r1
    c8e4:	422e      	tst	r6, r5
    c8e6:	d100      	bne.n	c8ea <MacClearCommands+0x36>
    c8e8:	7010      	strb	r0, [r2, #0]
    c8ea:	3203      	adds	r2, #3
    c8ec:	e7f0      	b.n	c8d0 <MacClearCommands+0x1c>
    c8ee:	46c0      	nop			; (mov r8, r8)
    c8f0:	200021a8 	.word	0x200021a8
    c8f4:	20002219 	.word	0x20002219

0000c8f8 <CountfOptsLength>:
    c8f8:	2200      	movs	r2, #0
    c8fa:	490d      	ldr	r1, [pc, #52]	; (c930 <CountfOptsLength+0x38>)
    c8fc:	b570      	push	{r4, r5, r6, lr}
    c8fe:	000b      	movs	r3, r1
    c900:	0010      	movs	r0, r2
    c902:	2503      	movs	r5, #3
    c904:	33b8      	adds	r3, #184	; 0xb8
    c906:	781c      	ldrb	r4, [r3, #0]
    c908:	4e0a      	ldr	r6, [pc, #40]	; (c934 <CountfOptsLength+0x3c>)
    c90a:	b2d3      	uxtb	r3, r2
    c90c:	429c      	cmp	r4, r3
    c90e:	d800      	bhi.n	c912 <CountfOptsLength+0x1a>
    c910:	bd70      	pop	{r4, r5, r6, pc}
    c912:	002b      	movs	r3, r5
    c914:	4353      	muls	r3, r2
    c916:	3371      	adds	r3, #113	; 0x71
    c918:	5ccb      	ldrb	r3, [r1, r3]
    c91a:	2bff      	cmp	r3, #255	; 0xff
    c91c:	d006      	beq.n	c92c <CountfOptsLength+0x34>
    c91e:	18f3      	adds	r3, r6, r3
    c920:	3b02      	subs	r3, #2
    c922:	781b      	ldrb	r3, [r3, #0]
    c924:	18c3      	adds	r3, r0, r3
    c926:	2b0f      	cmp	r3, #15
    c928:	dcf2      	bgt.n	c910 <CountfOptsLength+0x18>
    c92a:	b2d8      	uxtb	r0, r3
    c92c:	3201      	adds	r2, #1
    c92e:	e7ec      	b.n	c90a <CountfOptsLength+0x12>
    c930:	200021a8 	.word	0x200021a8
    c934:	0001d974 	.word	0x0001d974

0000c938 <StopAllSoftwareTimers>:
    c938:	b570      	push	{r4, r5, r6, lr}
    c93a:	4c17      	ldr	r4, [pc, #92]	; (c998 <StopAllSoftwareTimers+0x60>)
    c93c:	4d17      	ldr	r5, [pc, #92]	; (c99c <StopAllSoftwareTimers+0x64>)
    c93e:	0023      	movs	r3, r4
    c940:	33c2      	adds	r3, #194	; 0xc2
    c942:	7818      	ldrb	r0, [r3, #0]
    c944:	47a8      	blx	r5
    c946:	0023      	movs	r3, r4
    c948:	33c3      	adds	r3, #195	; 0xc3
    c94a:	7818      	ldrb	r0, [r3, #0]
    c94c:	47a8      	blx	r5
    c94e:	0023      	movs	r3, r4
    c950:	33c7      	adds	r3, #199	; 0xc7
    c952:	7818      	ldrb	r0, [r3, #0]
    c954:	47a8      	blx	r5
    c956:	0023      	movs	r3, r4
    c958:	33c4      	adds	r3, #196	; 0xc4
    c95a:	7818      	ldrb	r0, [r3, #0]
    c95c:	47a8      	blx	r5
    c95e:	0023      	movs	r3, r4
    c960:	33c5      	adds	r3, #197	; 0xc5
    c962:	7818      	ldrb	r0, [r3, #0]
    c964:	47a8      	blx	r5
    c966:	0023      	movs	r3, r4
    c968:	33c8      	adds	r3, #200	; 0xc8
    c96a:	7818      	ldrb	r0, [r3, #0]
    c96c:	47a8      	blx	r5
    c96e:	0023      	movs	r3, r4
    c970:	33c6      	adds	r3, #198	; 0xc6
    c972:	7818      	ldrb	r0, [r3, #0]
    c974:	47a8      	blx	r5
    c976:	0023      	movs	r3, r4
    c978:	33c9      	adds	r3, #201	; 0xc9
    c97a:	7818      	ldrb	r0, [r3, #0]
    c97c:	47a8      	blx	r5
    c97e:	0023      	movs	r3, r4
    c980:	33d2      	adds	r3, #210	; 0xd2
    c982:	7818      	ldrb	r0, [r3, #0]
    c984:	47a8      	blx	r5
    c986:	0023      	movs	r3, r4
    c988:	33d3      	adds	r3, #211	; 0xd3
    c98a:	7818      	ldrb	r0, [r3, #0]
    c98c:	34fc      	adds	r4, #252	; 0xfc
    c98e:	47a8      	blx	r5
    c990:	7820      	ldrb	r0, [r4, #0]
    c992:	47a8      	blx	r5
    c994:	bd70      	pop	{r4, r5, r6, pc}
    c996:	46c0      	nop			; (mov r8, r8)
    c998:	200021a8 	.word	0x200021a8
    c99c:	0000bfb9 	.word	0x0000bfb9

0000c9a0 <LorawanGetMaxPayloadSize>:
    c9a0:	b513      	push	{r0, r1, r4, lr}
    c9a2:	466b      	mov	r3, sp
    c9a4:	1ddc      	adds	r4, r3, #7
    c9a6:	2300      	movs	r3, #0
    c9a8:	0022      	movs	r2, r4
    c9aa:	7023      	strb	r3, [r4, #0]
    c9ac:	4902      	ldr	r1, [pc, #8]	; (c9b8 <LorawanGetMaxPayloadSize+0x18>)
    c9ae:	4b03      	ldr	r3, [pc, #12]	; (c9bc <LorawanGetMaxPayloadSize+0x1c>)
    c9b0:	2005      	movs	r0, #5
    c9b2:	4798      	blx	r3
    c9b4:	7820      	ldrb	r0, [r4, #0]
    c9b6:	bd16      	pop	{r1, r2, r4, pc}
    c9b8:	20002267 	.word	0x20002267
    c9bc:	0000a925 	.word	0x0000a925

0000c9c0 <UpdateReceiveDelays>:
    c9c0:	23fa      	movs	r3, #250	; 0xfa
    c9c2:	b570      	push	{r4, r5, r6, lr}
    c9c4:	009b      	lsls	r3, r3, #2
    c9c6:	4c0b      	ldr	r4, [pc, #44]	; (c9f4 <UpdateReceiveDelays+0x34>)
    c9c8:	2800      	cmp	r0, #0
    c9ca:	d000      	beq.n	c9ce <UpdateReceiveDelays+0xe>
    c9cc:	4343      	muls	r3, r0
    c9ce:	0022      	movs	r2, r4
    c9d0:	4d09      	ldr	r5, [pc, #36]	; (c9f8 <UpdateReceiveDelays+0x38>)
    c9d2:	32a8      	adds	r2, #168	; 0xa8
    c9d4:	210c      	movs	r1, #12
    c9d6:	2000      	movs	r0, #0
    c9d8:	8013      	strh	r3, [r2, #0]
    c9da:	47a8      	blx	r5
    c9dc:	0023      	movs	r3, r4
    c9de:	22fa      	movs	r2, #250	; 0xfa
    c9e0:	33a8      	adds	r3, #168	; 0xa8
    c9e2:	881b      	ldrh	r3, [r3, #0]
    c9e4:	0092      	lsls	r2, r2, #2
    c9e6:	189b      	adds	r3, r3, r2
    c9e8:	34aa      	adds	r4, #170	; 0xaa
    c9ea:	210d      	movs	r1, #13
    c9ec:	2000      	movs	r0, #0
    c9ee:	8023      	strh	r3, [r4, #0]
    c9f0:	47a8      	blx	r5
    c9f2:	bd70      	pop	{r4, r5, r6, pc}
    c9f4:	200021a8 	.word	0x200021a8
    c9f8:	0000ad0d 	.word	0x0000ad0d

0000c9fc <IncludeMacCommandsResponse>:
    c9fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    c9fe:	0005      	movs	r5, r0
    ca00:	2600      	movs	r6, #0
    ca02:	b087      	sub	sp, #28
    ca04:	880c      	ldrh	r4, [r1, #0]
    ca06:	9101      	str	r1, [sp, #4]
    ca08:	9203      	str	r2, [sp, #12]
    ca0a:	4a67      	ldr	r2, [pc, #412]	; (cba8 <IncludeMacCommandsResponse+0x1ac>)
    ca0c:	0013      	movs	r3, r2
    ca0e:	33b8      	adds	r3, #184	; 0xb8
    ca10:	781b      	ldrb	r3, [r3, #0]
    ca12:	42b3      	cmp	r3, r6
    ca14:	d913      	bls.n	ca3e <IncludeMacCommandsResponse+0x42>
    ca16:	9b03      	ldr	r3, [sp, #12]
    ca18:	2b00      	cmp	r3, #0
    ca1a:	d019      	beq.n	ca50 <IncludeMacCommandsResponse+0x54>
    ca1c:	2303      	movs	r3, #3
    ca1e:	4373      	muls	r3, r6
    ca20:	18d3      	adds	r3, r2, r3
    ca22:	3371      	adds	r3, #113	; 0x71
    ca24:	7818      	ldrb	r0, [r3, #0]
    ca26:	28ff      	cmp	r0, #255	; 0xff
    ca28:	d012      	beq.n	ca50 <IncludeMacCommandsResponse+0x54>
    ca2a:	9b01      	ldr	r3, [sp, #4]
    ca2c:	8819      	ldrh	r1, [r3, #0]
    ca2e:	4b5f      	ldr	r3, [pc, #380]	; (cbac <IncludeMacCommandsResponse+0x1b0>)
    ca30:	1a61      	subs	r1, r4, r1
    ca32:	181b      	adds	r3, r3, r0
    ca34:	3b02      	subs	r3, #2
    ca36:	781b      	ldrb	r3, [r3, #0]
    ca38:	18cb      	adds	r3, r1, r3
    ca3a:	2b0f      	cmp	r3, #15
    ca3c:	dd08      	ble.n	ca50 <IncludeMacCommandsResponse+0x54>
    ca3e:	2207      	movs	r2, #7
    ca40:	2100      	movs	r1, #0
    ca42:	4b5b      	ldr	r3, [pc, #364]	; (cbb0 <IncludeMacCommandsResponse+0x1b4>)
    ca44:	485b      	ldr	r0, [pc, #364]	; (cbb4 <IncludeMacCommandsResponse+0x1b8>)
    ca46:	4798      	blx	r3
    ca48:	9b01      	ldr	r3, [sp, #4]
    ca4a:	801c      	strh	r4, [r3, #0]
    ca4c:	b007      	add	sp, #28
    ca4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ca50:	2303      	movs	r3, #3
    ca52:	4373      	muls	r3, r6
    ca54:	18d3      	adds	r3, r2, r3
    ca56:	3371      	adds	r3, #113	; 0x71
    ca58:	7819      	ldrb	r1, [r3, #0]
    ca5a:	1e88      	subs	r0, r1, #2
    ca5c:	2808      	cmp	r0, #8
    ca5e:	d862      	bhi.n	cb26 <IncludeMacCommandsResponse+0x12a>
    ca60:	1c63      	adds	r3, r4, #1
    ca62:	f006 f803 	bl	12a6c <__gnu_thumb1_case_uqi>
    ca66:	0594      	.short	0x0594
    ca68:	6646269e 	.word	0x6646269e
    ca6c:	7b9e      	.short	0x7b9e
    ca6e:	7f          	.byte	0x7f
    ca6f:	00          	.byte	0x00
    ca70:	2203      	movs	r2, #3
    ca72:	20b8      	movs	r0, #184	; 0xb8
    ca74:	552a      	strb	r2, [r5, r4]
    ca76:	2200      	movs	r2, #0
    ca78:	b29b      	uxth	r3, r3
    ca7a:	18eb      	adds	r3, r5, r3
    ca7c:	4f4a      	ldr	r7, [pc, #296]	; (cba8 <IncludeMacCommandsResponse+0x1ac>)
    ca7e:	701a      	strb	r2, [r3, #0]
    ca80:	30ff      	adds	r0, #255	; 0xff
    ca82:	5c39      	ldrb	r1, [r7, r0]
    ca84:	3201      	adds	r2, #1
    ca86:	4011      	ands	r1, r2
    ca88:	466a      	mov	r2, sp
    ca8a:	9102      	str	r1, [sp, #8]
    ca8c:	7a12      	ldrb	r2, [r2, #8]
    ca8e:	701a      	strb	r2, [r3, #0]
    ca90:	5c3a      	ldrb	r2, [r7, r0]
    ca92:	4694      	mov	ip, r2
    ca94:	2202      	movs	r2, #2
    ca96:	4661      	mov	r1, ip
    ca98:	4211      	tst	r1, r2
    ca9a:	d002      	beq.n	caa2 <IncludeMacCommandsResponse+0xa6>
    ca9c:	9902      	ldr	r1, [sp, #8]
    ca9e:	430a      	orrs	r2, r1
    caa0:	701a      	strb	r2, [r3, #0]
    caa2:	2204      	movs	r2, #4
    caa4:	5c39      	ldrb	r1, [r7, r0]
    caa6:	4211      	tst	r1, r2
    caa8:	d06e      	beq.n	cb88 <IncludeMacCommandsResponse+0x18c>
    caaa:	7819      	ldrb	r1, [r3, #0]
    caac:	430a      	orrs	r2, r1
    caae:	701a      	strb	r2, [r3, #0]
    cab0:	e06a      	b.n	cb88 <IncludeMacCommandsResponse+0x18c>
    cab2:	2205      	movs	r2, #5
    cab4:	2103      	movs	r1, #3
    cab6:	552a      	strb	r2, [r5, r4]
    cab8:	2200      	movs	r2, #0
    caba:	b29b      	uxth	r3, r3
    cabc:	4371      	muls	r1, r6
    cabe:	18eb      	adds	r3, r5, r3
    cac0:	701a      	strb	r2, [r3, #0]
    cac2:	4a39      	ldr	r2, [pc, #228]	; (cba8 <IncludeMacCommandsResponse+0x1ac>)
    cac4:	1851      	adds	r1, r2, r1
    cac6:	3170      	adds	r1, #112	; 0x70
    cac8:	7888      	ldrb	r0, [r1, #2]
    caca:	0700      	lsls	r0, r0, #28
    cacc:	0fc0      	lsrs	r0, r0, #31
    cace:	7018      	strb	r0, [r3, #0]
    cad0:	7889      	ldrb	r1, [r1, #2]
    cad2:	b2c7      	uxtb	r7, r0
    cad4:	06c9      	lsls	r1, r1, #27
    cad6:	d502      	bpl.n	cade <IncludeMacCommandsResponse+0xe2>
    cad8:	2102      	movs	r1, #2
    cada:	4339      	orrs	r1, r7
    cadc:	7019      	strb	r1, [r3, #0]
    cade:	2103      	movs	r1, #3
    cae0:	4371      	muls	r1, r6
    cae2:	1852      	adds	r2, r2, r1
    cae4:	3270      	adds	r2, #112	; 0x70
    cae6:	7892      	ldrb	r2, [r2, #2]
    cae8:	0692      	lsls	r2, r2, #26
    caea:	d54d      	bpl.n	cb88 <IncludeMacCommandsResponse+0x18c>
    caec:	7819      	ldrb	r1, [r3, #0]
    caee:	2204      	movs	r2, #4
    caf0:	e7dc      	b.n	caac <IncludeMacCommandsResponse+0xb0>
    caf2:	ab04      	add	r3, sp, #16
    caf4:	1ddf      	adds	r7, r3, #7
    caf6:	0039      	movs	r1, r7
    caf8:	4b2f      	ldr	r3, [pc, #188]	; (cbb8 <IncludeMacCommandsResponse+0x1bc>)
    cafa:	200e      	movs	r0, #14
    cafc:	4798      	blx	r3
    cafe:	2306      	movs	r3, #6
    cb00:	4a29      	ldr	r2, [pc, #164]	; (cba8 <IncludeMacCommandsResponse+0x1ac>)
    cb02:	552b      	strb	r3, [r5, r4]
    cb04:	32c0      	adds	r2, #192	; 0xc0
    cb06:	7811      	ldrb	r1, [r2, #0]
    cb08:	1c62      	adds	r2, r4, #1
    cb0a:	b292      	uxth	r2, r2
    cb0c:	54a9      	strb	r1, [r5, r2]
    cb0e:	783a      	ldrb	r2, [r7, #0]
    cb10:	1ca3      	adds	r3, r4, #2
    cb12:	0011      	movs	r1, r2
    cb14:	3120      	adds	r1, #32
    cb16:	3403      	adds	r4, #3
    cb18:	b2c9      	uxtb	r1, r1
    cb1a:	b29b      	uxth	r3, r3
    cb1c:	b2a4      	uxth	r4, r4
    cb1e:	293f      	cmp	r1, #63	; 0x3f
    cb20:	d904      	bls.n	cb2c <IncludeMacCommandsResponse+0x130>
    cb22:	2220      	movs	r2, #32
    cb24:	54ea      	strb	r2, [r5, r3]
    cb26:	3601      	adds	r6, #1
    cb28:	b2f6      	uxtb	r6, r6
    cb2a:	e76e      	b.n	ca0a <IncludeMacCommandsResponse+0xe>
    cb2c:	213f      	movs	r1, #63	; 0x3f
    cb2e:	400a      	ands	r2, r1
    cb30:	e7f8      	b.n	cb24 <IncludeMacCommandsResponse+0x128>
    cb32:	2207      	movs	r2, #7
    cb34:	2103      	movs	r1, #3
    cb36:	552a      	strb	r2, [r5, r4]
    cb38:	2200      	movs	r2, #0
    cb3a:	4371      	muls	r1, r6
    cb3c:	b29b      	uxth	r3, r3
    cb3e:	18eb      	adds	r3, r5, r3
    cb40:	701a      	strb	r2, [r3, #0]
    cb42:	4a19      	ldr	r2, [pc, #100]	; (cba8 <IncludeMacCommandsResponse+0x1ac>)
    cb44:	1852      	adds	r2, r2, r1
    cb46:	3270      	adds	r2, #112	; 0x70
    cb48:	7891      	ldrb	r1, [r2, #2]
    cb4a:	09c9      	lsrs	r1, r1, #7
    cb4c:	7019      	strb	r1, [r3, #0]
    cb4e:	7892      	ldrb	r2, [r2, #2]
    cb50:	b2c8      	uxtb	r0, r1
    cb52:	0652      	lsls	r2, r2, #25
    cb54:	d518      	bpl.n	cb88 <IncludeMacCommandsResponse+0x18c>
    cb56:	2202      	movs	r2, #2
    cb58:	4302      	orrs	r2, r0
    cb5a:	e7a8      	b.n	caae <IncludeMacCommandsResponse+0xb2>
    cb5c:	2209      	movs	r2, #9
    cb5e:	552a      	strb	r2, [r5, r4]
    cb60:	b29c      	uxth	r4, r3
    cb62:	e7e0      	b.n	cb26 <IncludeMacCommandsResponse+0x12a>
    cb64:	220a      	movs	r2, #10
    cb66:	2103      	movs	r1, #3
    cb68:	552a      	strb	r2, [r5, r4]
    cb6a:	2200      	movs	r2, #0
    cb6c:	4371      	muls	r1, r6
    cb6e:	b29b      	uxth	r3, r3
    cb70:	18eb      	adds	r3, r5, r3
    cb72:	701a      	strb	r2, [r3, #0]
    cb74:	4a0c      	ldr	r2, [pc, #48]	; (cba8 <IncludeMacCommandsResponse+0x1ac>)
    cb76:	1852      	adds	r2, r2, r1
    cb78:	3270      	adds	r2, #112	; 0x70
    cb7a:	7891      	ldrb	r1, [r2, #2]
    cb7c:	09c9      	lsrs	r1, r1, #7
    cb7e:	7019      	strb	r1, [r3, #0]
    cb80:	78d2      	ldrb	r2, [r2, #3]
    cb82:	b2c8      	uxtb	r0, r1
    cb84:	07d2      	lsls	r2, r2, #31
    cb86:	d4e6      	bmi.n	cb56 <IncludeMacCommandsResponse+0x15a>
    cb88:	3402      	adds	r4, #2
    cb8a:	b2a4      	uxth	r4, r4
    cb8c:	e7cb      	b.n	cb26 <IncludeMacCommandsResponse+0x12a>
    cb8e:	0013      	movs	r3, r2
    cb90:	21ff      	movs	r1, #255	; 0xff
    cb92:	33bd      	adds	r3, #189	; 0xbd
    cb94:	7019      	strb	r1, [r3, #0]
    cb96:	2300      	movs	r3, #0
    cb98:	32be      	adds	r2, #190	; 0xbe
    cb9a:	7013      	strb	r3, [r2, #0]
    cb9c:	1c63      	adds	r3, r4, #1
    cb9e:	2202      	movs	r2, #2
    cba0:	e7dd      	b.n	cb5e <IncludeMacCommandsResponse+0x162>
    cba2:	5529      	strb	r1, [r5, r4]
    cba4:	e7dc      	b.n	cb60 <IncludeMacCommandsResponse+0x164>
    cba6:	46c0      	nop			; (mov r8, r8)
    cba8:	200021a8 	.word	0x200021a8
    cbac:	0001d974 	.word	0x0001d974
    cbb0:	00015d01 	.word	0x00015d01
    cbb4:	2000235f 	.word	0x2000235f
    cbb8:	00010df5 	.word	0x00010df5

0000cbbc <UpdateJoinSuccessState>:
    cbbc:	b5f0      	push	{r4, r5, r6, r7, lr}
    cbbe:	4c33      	ldr	r4, [pc, #204]	; (cc8c <UpdateJoinSuccessState+0xd0>)
    cbc0:	2104      	movs	r1, #4
    cbc2:	0022      	movs	r2, r4
    cbc4:	326c      	adds	r2, #108	; 0x6c
    cbc6:	7813      	ldrb	r3, [r2, #0]
    cbc8:	2001      	movs	r0, #1
    cbca:	438b      	bics	r3, r1
    cbcc:	7013      	strb	r3, [r2, #0]
    cbce:	0022      	movs	r2, r4
    cbd0:	2500      	movs	r5, #0
    cbd2:	325c      	adds	r2, #92	; 0x5c
    cbd4:	7813      	ldrb	r3, [r2, #0]
    cbd6:	b087      	sub	sp, #28
    cbd8:	4303      	orrs	r3, r0
    cbda:	3107      	adds	r1, #7
    cbdc:	4f2c      	ldr	r7, [pc, #176]	; (cc90 <UpdateJoinSuccessState+0xd4>)
    cbde:	7013      	strb	r3, [r2, #0]
    cbe0:	47b8      	blx	r7
    cbe2:	2116      	movs	r1, #22
    cbe4:	0028      	movs	r0, r5
    cbe6:	6625      	str	r5, [r4, #96]	; 0x60
    cbe8:	47b8      	blx	r7
    cbea:	0023      	movs	r3, r4
    cbec:	2020      	movs	r0, #32
    cbee:	33f0      	adds	r3, #240	; 0xf0
    cbf0:	781b      	ldrb	r3, [r3, #0]
    cbf2:	4e28      	ldr	r6, [pc, #160]	; (cc94 <UpdateJoinSuccessState+0xd8>)
    cbf4:	4203      	tst	r3, r0
    cbf6:	d014      	beq.n	cc22 <UpdateJoinSuccessState+0x66>
    cbf8:	0023      	movs	r3, r4
    cbfa:	335b      	adds	r3, #91	; 0x5b
    cbfc:	701d      	strb	r5, [r3, #0]
    cbfe:	0023      	movs	r3, r4
    cc00:	a904      	add	r1, sp, #16
    cc02:	334f      	adds	r3, #79	; 0x4f
    cc04:	710d      	strb	r5, [r1, #4]
    cc06:	701d      	strb	r5, [r3, #0]
    cc08:	705d      	strb	r5, [r3, #1]
    cc0a:	709d      	strb	r5, [r3, #2]
    cc0c:	70dd      	strb	r5, [r3, #3]
    cc0e:	711d      	strb	r5, [r3, #4]
    cc10:	715d      	strb	r5, [r3, #5]
    cc12:	719d      	strb	r5, [r3, #6]
    cc14:	71dd      	strb	r5, [r3, #7]
    cc16:	47b0      	blx	r6
    cc18:	210f      	movs	r1, #15
    cc1a:	2021      	movs	r0, #33	; 0x21
    cc1c:	4469      	add	r1, sp
    cc1e:	700d      	strb	r5, [r1, #0]
    cc20:	47b0      	blx	r6
    cc22:	2500      	movs	r5, #0
    cc24:	210a      	movs	r1, #10
    cc26:	2001      	movs	r0, #1
    cc28:	6665      	str	r5, [r4, #100]	; 0x64
    cc2a:	47b8      	blx	r7
    cc2c:	0023      	movs	r3, r4
    cc2e:	33a2      	adds	r3, #162	; 0xa2
    cc30:	801d      	strh	r5, [r3, #0]
    cc32:	0022      	movs	r2, r4
    cc34:	0023      	movs	r3, r4
    cc36:	210e      	movs	r1, #14
    cc38:	325c      	adds	r2, #92	; 0x5c
    cc3a:	33cd      	adds	r3, #205	; 0xcd
    cc3c:	701d      	strb	r5, [r3, #0]
    cc3e:	7813      	ldrb	r3, [r2, #0]
    cc40:	203a      	movs	r0, #58	; 0x3a
    cc42:	438b      	bics	r3, r1
    cc44:	0029      	movs	r1, r5
    cc46:	7013      	strb	r3, [r2, #0]
    cc48:	47b0      	blx	r6
    cc4a:	0023      	movs	r3, r4
    cc4c:	335d      	adds	r3, #93	; 0x5d
    cc4e:	781b      	ldrb	r3, [r3, #0]
    cc50:	079b      	lsls	r3, r3, #30
    cc52:	d50a      	bpl.n	cc6a <UpdateJoinSuccessState+0xae>
    cc54:	21fa      	movs	r1, #250	; 0xfa
    cc56:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    cc58:	0089      	lsls	r1, r1, #2
    cc5a:	34c7      	adds	r4, #199	; 0xc7
    cc5c:	7820      	ldrb	r0, [r4, #0]
    cc5e:	4359      	muls	r1, r3
    cc60:	9500      	str	r5, [sp, #0]
    cc62:	4b0d      	ldr	r3, [pc, #52]	; (cc98 <UpdateJoinSuccessState+0xdc>)
    cc64:	002a      	movs	r2, r5
    cc66:	4c0d      	ldr	r4, [pc, #52]	; (cc9c <UpdateJoinSuccessState+0xe0>)
    cc68:	47a0      	blx	r4
    cc6a:	490d      	ldr	r1, [pc, #52]	; (cca0 <UpdateJoinSuccessState+0xe4>)
    cc6c:	794a      	ldrb	r2, [r1, #5]
    cc6e:	790b      	ldrb	r3, [r1, #4]
    cc70:	0212      	lsls	r2, r2, #8
    cc72:	431a      	orrs	r2, r3
    cc74:	798b      	ldrb	r3, [r1, #6]
    cc76:	041b      	lsls	r3, r3, #16
    cc78:	431a      	orrs	r2, r3
    cc7a:	79cb      	ldrb	r3, [r1, #7]
    cc7c:	061b      	lsls	r3, r3, #24
    cc7e:	4313      	orrs	r3, r2
    cc80:	d001      	beq.n	cc86 <UpdateJoinSuccessState+0xca>
    cc82:	2008      	movs	r0, #8
    cc84:	4798      	blx	r3
    cc86:	b007      	add	sp, #28
    cc88:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cc8a:	46c0      	nop			; (mov r8, r8)
    cc8c:	200021a8 	.word	0x200021a8
    cc90:	0000ad0d 	.word	0x0000ad0d
    cc94:	0000aa4d 	.word	0x0000aa4d
    cc98:	0000cddd 	.word	0x0000cddd
    cc9c:	0000bcad 	.word	0x0000bcad
    cca0:	2000247c 	.word	0x2000247c

0000cca4 <PrepareSessionKeys>:
    cca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cca6:	0004      	movs	r4, r0
    cca8:	2603      	movs	r6, #3
    ccaa:	000d      	movs	r5, r1
    ccac:	0017      	movs	r7, r2
    ccae:	4b09      	ldr	r3, [pc, #36]	; (ccd4 <PrepareSessionKeys+0x30>)
    ccb0:	2210      	movs	r2, #16
    ccb2:	2100      	movs	r1, #0
    ccb4:	4798      	blx	r3
    ccb6:	0032      	movs	r2, r6
    ccb8:	0029      	movs	r1, r5
    ccba:	1c60      	adds	r0, r4, #1
    ccbc:	4d06      	ldr	r5, [pc, #24]	; (ccd8 <PrepareSessionKeys+0x34>)
    ccbe:	47a8      	blx	r5
    ccc0:	0032      	movs	r2, r6
    ccc2:	0039      	movs	r1, r7
    ccc4:	1d20      	adds	r0, r4, #4
    ccc6:	47a8      	blx	r5
    ccc8:	1de0      	adds	r0, r4, #7
    ccca:	2202      	movs	r2, #2
    cccc:	4903      	ldr	r1, [pc, #12]	; (ccdc <PrepareSessionKeys+0x38>)
    ccce:	47a8      	blx	r5
    ccd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ccd2:	46c0      	nop			; (mov r8, r8)
    ccd4:	00015d01 	.word	0x00015d01
    ccd8:	00015c7d 	.word	0x00015c7d
    ccdc:	2000224c 	.word	0x2000224c

0000cce0 <AssembleEncryptionBlock>:
    cce0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    cce2:	001e      	movs	r6, r3
    cce4:	4c0b      	ldr	r4, [pc, #44]	; (cd14 <AssembleEncryptionBlock+0x34>)
    cce6:	0017      	movs	r7, r2
    cce8:	4b0b      	ldr	r3, [pc, #44]	; (cd18 <AssembleEncryptionBlock+0x38>)
    ccea:	0005      	movs	r5, r0
    ccec:	9101      	str	r1, [sp, #4]
    ccee:	2210      	movs	r2, #16
    ccf0:	2100      	movs	r1, #0
    ccf2:	0020      	movs	r0, r4
    ccf4:	4798      	blx	r3
    ccf6:	7026      	strb	r6, [r4, #0]
    ccf8:	2604      	movs	r6, #4
    ccfa:	7165      	strb	r5, [r4, #5]
    ccfc:	0032      	movs	r2, r6
    ccfe:	4d07      	ldr	r5, [pc, #28]	; (cd1c <AssembleEncryptionBlock+0x3c>)
    cd00:	a908      	add	r1, sp, #32
    cd02:	1da0      	adds	r0, r4, #6
    cd04:	47a8      	blx	r5
    cd06:	0020      	movs	r0, r4
    cd08:	0032      	movs	r2, r6
    cd0a:	a901      	add	r1, sp, #4
    cd0c:	300a      	adds	r0, #10
    cd0e:	47a8      	blx	r5
    cd10:	73e7      	strb	r7, [r4, #15]
    cd12:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    cd14:	20000fd2 	.word	0x20000fd2
    cd18:	00015d01 	.word	0x00015d01
    cd1c:	00015c7d 	.word	0x00015c7d

0000cd20 <ConfigureRadio>:
    cd20:	b537      	push	{r0, r1, r2, r4, r5, lr}
    cd22:	0001      	movs	r1, r0
    cd24:	0005      	movs	r5, r0
    cd26:	4c11      	ldr	r4, [pc, #68]	; (cd6c <ConfigureRadio+0x4c>)
    cd28:	3109      	adds	r1, #9
    cd2a:	2009      	movs	r0, #9
    cd2c:	47a0      	blx	r4
    cd2e:	0029      	movs	r1, r5
    cd30:	2001      	movs	r0, #1
    cd32:	47a0      	blx	r4
    cd34:	1d29      	adds	r1, r5, #4
    cd36:	200a      	movs	r0, #10
    cd38:	47a0      	blx	r4
    cd3a:	7a6b      	ldrb	r3, [r5, #9]
    cd3c:	2b01      	cmp	r3, #1
    cd3e:	d10b      	bne.n	cd58 <ConfigureRadio+0x38>
    cd40:	0029      	movs	r1, r5
    cd42:	2016      	movs	r0, #22
    cd44:	310b      	adds	r1, #11
    cd46:	47a0      	blx	r4
    cd48:	0029      	movs	r1, r5
    cd4a:	2007      	movs	r0, #7
    cd4c:	310a      	adds	r1, #10
    cd4e:	47a0      	blx	r4
    cd50:	2000      	movs	r0, #0
    cd52:	4907      	ldr	r1, [pc, #28]	; (cd70 <ConfigureRadio+0x50>)
    cd54:	47a0      	blx	r4
    cd56:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    cd58:	466b      	mov	r3, sp
    cd5a:	1dd9      	adds	r1, r3, #7
    cd5c:	2303      	movs	r3, #3
    cd5e:	2013      	movs	r0, #19
    cd60:	700b      	strb	r3, [r1, #0]
    cd62:	47a0      	blx	r4
    cd64:	4903      	ldr	r1, [pc, #12]	; (cd74 <ConfigureRadio+0x54>)
    cd66:	2012      	movs	r0, #18
    cd68:	e7f4      	b.n	cd54 <ConfigureRadio+0x34>
    cd6a:	46c0      	nop			; (mov r8, r8)
    cd6c:	00010ee1 	.word	0x00010ee1
    cd70:	2000227f 	.word	0x2000227f
    cd74:	0001d971 	.word	0x0001d971

0000cd78 <StopReceiveWindow2Timer>:
    cd78:	b510      	push	{r4, lr}
    cd7a:	4c0b      	ldr	r4, [pc, #44]	; (cda8 <StopReceiveWindow2Timer+0x30>)
    cd7c:	0022      	movs	r2, r4
    cd7e:	32d4      	adds	r2, #212	; 0xd4
    cd80:	7812      	ldrb	r2, [r2, #0]
    cd82:	2a01      	cmp	r2, #1
    cd84:	d10e      	bne.n	cda4 <StopReceiveWindow2Timer+0x2c>
    cd86:	0021      	movs	r1, r4
    cd88:	200e      	movs	r0, #14
    cd8a:	315c      	adds	r1, #92	; 0x5c
    cd8c:	780a      	ldrb	r2, [r1, #0]
    cd8e:	34c5      	adds	r4, #197	; 0xc5
    cd90:	4382      	bics	r2, r0
    cd92:	700a      	strb	r2, [r1, #0]
    cd94:	7820      	ldrb	r0, [r4, #0]
    cd96:	4b05      	ldr	r3, [pc, #20]	; (cdac <StopReceiveWindow2Timer+0x34>)
    cd98:	4798      	blx	r3
    cd9a:	2800      	cmp	r0, #0
    cd9c:	d002      	beq.n	cda4 <StopReceiveWindow2Timer+0x2c>
    cd9e:	7820      	ldrb	r0, [r4, #0]
    cda0:	4b03      	ldr	r3, [pc, #12]	; (cdb0 <StopReceiveWindow2Timer+0x38>)
    cda2:	4798      	blx	r3
    cda4:	bd10      	pop	{r4, pc}
    cda6:	46c0      	nop			; (mov r8, r8)
    cda8:	200021a8 	.word	0x200021a8
    cdac:	0000be45 	.word	0x0000be45
    cdb0:	0000bfb9 	.word	0x0000bfb9

0000cdb4 <LorawanLinkCheckCallback.part.1>:
    cdb4:	b513      	push	{r0, r1, r4, lr}
    cdb6:	21fa      	movs	r1, #250	; 0xfa
    cdb8:	4b05      	ldr	r3, [pc, #20]	; (cdd0 <LorawanLinkCheckCallback.part.1+0x1c>)
    cdba:	0089      	lsls	r1, r1, #2
    cdbc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    cdbe:	33c7      	adds	r3, #199	; 0xc7
    cdc0:	4351      	muls	r1, r2
    cdc2:	2200      	movs	r2, #0
    cdc4:	7818      	ldrb	r0, [r3, #0]
    cdc6:	4c03      	ldr	r4, [pc, #12]	; (cdd4 <LorawanLinkCheckCallback.part.1+0x20>)
    cdc8:	9200      	str	r2, [sp, #0]
    cdca:	4b03      	ldr	r3, [pc, #12]	; (cdd8 <LorawanLinkCheckCallback.part.1+0x24>)
    cdcc:	47a0      	blx	r4
    cdce:	bd13      	pop	{r0, r1, r4, pc}
    cdd0:	200021a8 	.word	0x200021a8
    cdd4:	0000bcad 	.word	0x0000bcad
    cdd8:	0000cddd 	.word	0x0000cddd

0000cddc <LorawanLinkCheckCallback>:
    cddc:	4b17      	ldr	r3, [pc, #92]	; (ce3c <LorawanLinkCheckCallback+0x60>)
    cdde:	20a0      	movs	r0, #160	; 0xa0
    cde0:	001a      	movs	r2, r3
    cde2:	2180      	movs	r1, #128	; 0x80
    cde4:	b510      	push	{r4, lr}
    cde6:	325c      	adds	r2, #92	; 0x5c
    cde8:	8812      	ldrh	r2, [r2, #0]
    cdea:	0080      	lsls	r0, r0, #2
    cdec:	0089      	lsls	r1, r1, #2
    cdee:	4002      	ands	r2, r0
    cdf0:	428a      	cmp	r2, r1
    cdf2:	d11c      	bne.n	ce2e <LorawanLinkCheckCallback+0x52>
    cdf4:	001a      	movs	r2, r3
    cdf6:	32b8      	adds	r2, #184	; 0xb8
    cdf8:	7810      	ldrb	r0, [r2, #0]
    cdfa:	2403      	movs	r4, #3
    cdfc:	2200      	movs	r2, #0
    cdfe:	b2d1      	uxtb	r1, r2
    ce00:	4281      	cmp	r1, r0
    ce02:	d30d      	bcc.n	ce20 <LorawanLinkCheckCallback+0x44>
    ce04:	d113      	bne.n	ce2e <LorawanLinkCheckCallback+0x52>
    ce06:	2203      	movs	r2, #3
    ce08:	434a      	muls	r2, r1
    ce0a:	2102      	movs	r1, #2
    ce0c:	189a      	adds	r2, r3, r2
    ce0e:	3271      	adds	r2, #113	; 0x71
    ce10:	7011      	strb	r1, [r2, #0]
    ce12:	280f      	cmp	r0, #15
    ce14:	d80b      	bhi.n	ce2e <LorawanLinkCheckCallback+0x52>
    ce16:	001a      	movs	r2, r3
    ce18:	3001      	adds	r0, #1
    ce1a:	32b8      	adds	r2, #184	; 0xb8
    ce1c:	7010      	strb	r0, [r2, #0]
    ce1e:	e006      	b.n	ce2e <LorawanLinkCheckCallback+0x52>
    ce20:	0021      	movs	r1, r4
    ce22:	3201      	adds	r2, #1
    ce24:	4351      	muls	r1, r2
    ce26:	316e      	adds	r1, #110	; 0x6e
    ce28:	5c59      	ldrb	r1, [r3, r1]
    ce2a:	2902      	cmp	r1, #2
    ce2c:	d1e7      	bne.n	cdfe <LorawanLinkCheckCallback+0x22>
    ce2e:	335d      	adds	r3, #93	; 0x5d
    ce30:	781b      	ldrb	r3, [r3, #0]
    ce32:	079b      	lsls	r3, r3, #30
    ce34:	d501      	bpl.n	ce3a <LorawanLinkCheckCallback+0x5e>
    ce36:	4b02      	ldr	r3, [pc, #8]	; (ce40 <LorawanLinkCheckCallback+0x64>)
    ce38:	4798      	blx	r3
    ce3a:	bd10      	pop	{r4, pc}
    ce3c:	200021a8 	.word	0x200021a8
    ce40:	0000cdb5 	.word	0x0000cdb5

0000ce44 <LORAWAN_Init>:
    ce44:	2270      	movs	r2, #112	; 0x70
    ce46:	b5f0      	push	{r4, r5, r6, r7, lr}
    ce48:	4b3e      	ldr	r3, [pc, #248]	; (cf44 <LORAWAN_Init+0x100>)
    ce4a:	b087      	sub	sp, #28
    ce4c:	781b      	ldrb	r3, [r3, #0]
    ce4e:	0005      	movs	r5, r0
    ce50:	011b      	lsls	r3, r3, #4
    ce52:	4013      	ands	r3, r2
    ce54:	4a3c      	ldr	r2, [pc, #240]	; (cf48 <LORAWAN_Init+0x104>)
    ce56:	000e      	movs	r6, r1
    ce58:	7812      	ldrb	r2, [r2, #0]
    ce5a:	0912      	lsrs	r2, r2, #4
    ce5c:	4313      	orrs	r3, r2
    ce5e:	2b1f      	cmp	r3, #31
    ce60:	d000      	beq.n	ce64 <LORAWAN_Init+0x20>
    ce62:	e7fe      	b.n	ce62 <LORAWAN_Init+0x1e>
    ce64:	4f39      	ldr	r7, [pc, #228]	; (cf4c <LORAWAN_Init+0x108>)
    ce66:	003b      	movs	r3, r7
    ce68:	33cf      	adds	r3, #207	; 0xcf
    ce6a:	781b      	ldrb	r3, [r3, #0]
    ce6c:	2b00      	cmp	r3, #0
    ce6e:	d166      	bne.n	cf3e <LORAWAN_Init+0xfa>
    ce70:	4837      	ldr	r0, [pc, #220]	; (cf50 <LORAWAN_Init+0x10c>)
    ce72:	4c38      	ldr	r4, [pc, #224]	; (cf54 <LORAWAN_Init+0x110>)
    ce74:	47a0      	blx	r4
    ce76:	2808      	cmp	r0, #8
    ce78:	d034      	beq.n	cee4 <LORAWAN_Init+0xa0>
    ce7a:	4b37      	ldr	r3, [pc, #220]	; (cf58 <LORAWAN_Init+0x114>)
    ce7c:	4798      	blx	r3
    ce7e:	37cf      	adds	r7, #207	; 0xcf
    ce80:	783b      	ldrb	r3, [r7, #0]
    ce82:	2b00      	cmp	r3, #0
    ce84:	d018      	beq.n	ceb8 <LORAWAN_Init+0x74>
    ce86:	4b35      	ldr	r3, [pc, #212]	; (cf5c <LORAWAN_Init+0x118>)
    ce88:	0a2a      	lsrs	r2, r5, #8
    ce8a:	705a      	strb	r2, [r3, #1]
    ce8c:	0c2a      	lsrs	r2, r5, #16
    ce8e:	709a      	strb	r2, [r3, #2]
    ce90:	0a32      	lsrs	r2, r6, #8
    ce92:	701d      	strb	r5, [r3, #0]
    ce94:	711e      	strb	r6, [r3, #4]
    ce96:	715a      	strb	r2, [r3, #5]
    ce98:	0e2d      	lsrs	r5, r5, #24
    ce9a:	0c32      	lsrs	r2, r6, #16
    ce9c:	0e36      	lsrs	r6, r6, #24
    ce9e:	719a      	strb	r2, [r3, #6]
    cea0:	70dd      	strb	r5, [r3, #3]
    cea2:	71de      	strb	r6, [r3, #7]
    cea4:	4b2e      	ldr	r3, [pc, #184]	; (cf60 <LORAWAN_Init+0x11c>)
    cea6:	4798      	blx	r3
    cea8:	492e      	ldr	r1, [pc, #184]	; (cf64 <LORAWAN_Init+0x120>)
    ceaa:	4b2f      	ldr	r3, [pc, #188]	; (cf68 <LORAWAN_Init+0x124>)
    ceac:	201a      	movs	r0, #26
    ceae:	4798      	blx	r3
    ceb0:	4b2e      	ldr	r3, [pc, #184]	; (cf6c <LORAWAN_Init+0x128>)
    ceb2:	4798      	blx	r3
    ceb4:	4b2e      	ldr	r3, [pc, #184]	; (cf70 <LORAWAN_Init+0x12c>)
    ceb6:	4798      	blx	r3
    ceb8:	2317      	movs	r3, #23
    ceba:	ac02      	add	r4, sp, #8
    cebc:	7123      	strb	r3, [r4, #4]
    cebe:	4b2d      	ldr	r3, [pc, #180]	; (cf74 <LORAWAN_Init+0x130>)
    cec0:	9a03      	ldr	r2, [sp, #12]
    cec2:	9300      	str	r3, [sp, #0]
    cec4:	4d2c      	ldr	r5, [pc, #176]	; (cf78 <LORAWAN_Init+0x134>)
    cec6:	492d      	ldr	r1, [pc, #180]	; (cf7c <LORAWAN_Init+0x138>)
    cec8:	4b2d      	ldr	r3, [pc, #180]	; (cf80 <LORAWAN_Init+0x13c>)
    ceca:	2000      	movs	r0, #0
    cecc:	47a8      	blx	r5
    cece:	230d      	movs	r3, #13
    ced0:	7123      	strb	r3, [r4, #4]
    ced2:	4b2c      	ldr	r3, [pc, #176]	; (cf84 <LORAWAN_Init+0x140>)
    ced4:	492c      	ldr	r1, [pc, #176]	; (cf88 <LORAWAN_Init+0x144>)
    ced6:	9300      	str	r3, [sp, #0]
    ced8:	6862      	ldr	r2, [r4, #4]
    ceda:	4b2c      	ldr	r3, [pc, #176]	; (cf8c <LORAWAN_Init+0x148>)
    cedc:	2001      	movs	r0, #1
    cede:	47a8      	blx	r5
    cee0:	b007      	add	sp, #28
    cee2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cee4:	482a      	ldr	r0, [pc, #168]	; (cf90 <LORAWAN_Init+0x14c>)
    cee6:	47a0      	blx	r4
    cee8:	2808      	cmp	r0, #8
    ceea:	d1c6      	bne.n	ce7a <LORAWAN_Init+0x36>
    ceec:	4829      	ldr	r0, [pc, #164]	; (cf94 <LORAWAN_Init+0x150>)
    ceee:	47a0      	blx	r4
    cef0:	2808      	cmp	r0, #8
    cef2:	d1c2      	bne.n	ce7a <LORAWAN_Init+0x36>
    cef4:	4828      	ldr	r0, [pc, #160]	; (cf98 <LORAWAN_Init+0x154>)
    cef6:	47a0      	blx	r4
    cef8:	2808      	cmp	r0, #8
    cefa:	d1be      	bne.n	ce7a <LORAWAN_Init+0x36>
    cefc:	4827      	ldr	r0, [pc, #156]	; (cf9c <LORAWAN_Init+0x158>)
    cefe:	47a0      	blx	r4
    cf00:	2808      	cmp	r0, #8
    cf02:	d1ba      	bne.n	ce7a <LORAWAN_Init+0x36>
    cf04:	4826      	ldr	r0, [pc, #152]	; (cfa0 <LORAWAN_Init+0x15c>)
    cf06:	47a0      	blx	r4
    cf08:	2808      	cmp	r0, #8
    cf0a:	d1b6      	bne.n	ce7a <LORAWAN_Init+0x36>
    cf0c:	4825      	ldr	r0, [pc, #148]	; (cfa4 <LORAWAN_Init+0x160>)
    cf0e:	47a0      	blx	r4
    cf10:	2808      	cmp	r0, #8
    cf12:	d1b2      	bne.n	ce7a <LORAWAN_Init+0x36>
    cf14:	4824      	ldr	r0, [pc, #144]	; (cfa8 <LORAWAN_Init+0x164>)
    cf16:	47a0      	blx	r4
    cf18:	2808      	cmp	r0, #8
    cf1a:	d1ae      	bne.n	ce7a <LORAWAN_Init+0x36>
    cf1c:	4823      	ldr	r0, [pc, #140]	; (cfac <LORAWAN_Init+0x168>)
    cf1e:	47a0      	blx	r4
    cf20:	2808      	cmp	r0, #8
    cf22:	d1aa      	bne.n	ce7a <LORAWAN_Init+0x36>
    cf24:	4822      	ldr	r0, [pc, #136]	; (cfb0 <LORAWAN_Init+0x16c>)
    cf26:	47a0      	blx	r4
    cf28:	2808      	cmp	r0, #8
    cf2a:	d1a6      	bne.n	ce7a <LORAWAN_Init+0x36>
    cf2c:	4821      	ldr	r0, [pc, #132]	; (cfb4 <LORAWAN_Init+0x170>)
    cf2e:	47a0      	blx	r4
    cf30:	2808      	cmp	r0, #8
    cf32:	d1a2      	bne.n	ce7a <LORAWAN_Init+0x36>
    cf34:	003b      	movs	r3, r7
    cf36:	2201      	movs	r2, #1
    cf38:	33cf      	adds	r3, #207	; 0xcf
    cf3a:	701a      	strb	r2, [r3, #0]
    cf3c:	e79f      	b.n	ce7e <LORAWAN_Init+0x3a>
    cf3e:	4b1e      	ldr	r3, [pc, #120]	; (cfb8 <LORAWAN_Init+0x174>)
    cf40:	4798      	blx	r3
    cf42:	e79c      	b.n	ce7e <LORAWAN_Init+0x3a>
    cf44:	41003fe8 	.word	0x41003fe8
    cf48:	41003fe4 	.word	0x41003fe4
    cf4c:	200021a8 	.word	0x200021a8
    cf50:	2000226a 	.word	0x2000226a
    cf54:	0000bc79 	.word	0x0000bc79
    cf58:	0000bbbd 	.word	0x0000bbbd
    cf5c:	2000247c 	.word	0x2000247c
    cf60:	000110fd 	.word	0x000110fd
    cf64:	0000ea45 	.word	0x0000ea45
    cf68:	00010ee1 	.word	0x00010ee1
    cf6c:	0000c445 	.word	0x0000c445
    cf70:	00015e6d 	.word	0x00015e6d
    cf74:	00010b35 	.word	0x00010b35
    cf78:	0000af09 	.word	0x0000af09
    cf7c:	20002191 	.word	0x20002191
    cf80:	0001d990 	.word	0x0001d990
    cf84:	00010b4d 	.word	0x00010b4d
    cf88:	20002084 	.word	0x20002084
    cf8c:	0001da48 	.word	0x0001da48
    cf90:	2000226b 	.word	0x2000226b
    cf94:	2000226c 	.word	0x2000226c
    cf98:	2000226d 	.word	0x2000226d
    cf9c:	2000226f 	.word	0x2000226f
    cfa0:	20002270 	.word	0x20002270
    cfa4:	2000226e 	.word	0x2000226e
    cfa8:	20002271 	.word	0x20002271
    cfac:	2000227a 	.word	0x2000227a
    cfb0:	2000227b 	.word	0x2000227b
    cfb4:	200022a4 	.word	0x200022a4
    cfb8:	0000c939 	.word	0x0000c939

0000cfbc <LORAWAN_Send>:
    cfbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    cfbe:	4c36      	ldr	r4, [pc, #216]	; (d098 <LORAWAN_Send+0xdc>)
    cfc0:	0006      	movs	r6, r0
    cfc2:	0023      	movs	r3, r4
    cfc4:	335c      	adds	r3, #92	; 0x5c
    cfc6:	781b      	ldrb	r3, [r3, #0]
    cfc8:	250f      	movs	r5, #15
    cfca:	b25a      	sxtb	r2, r3
    cfcc:	2a00      	cmp	r2, #0
    cfce:	db0b      	blt.n	cfe8 <LORAWAN_Send+0x2c>
    cfd0:	3d03      	subs	r5, #3
    cfd2:	065a      	lsls	r2, r3, #25
    cfd4:	d408      	bmi.n	cfe8 <LORAWAN_Send+0x2c>
    cfd6:	3d03      	subs	r5, #3
    cfd8:	07db      	lsls	r3, r3, #31
    cfda:	d505      	bpl.n	cfe8 <LORAWAN_Send+0x2c>
    cfdc:	23da      	movs	r3, #218	; 0xda
    cfde:	005b      	lsls	r3, r3, #1
    cfe0:	5ce7      	ldrb	r7, [r4, r3]
    cfe2:	2f00      	cmp	r7, #0
    cfe4:	d102      	bne.n	cfec <LORAWAN_Send+0x30>
    cfe6:	2511      	movs	r5, #17
    cfe8:	0028      	movs	r0, r5
    cfea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    cfec:	2800      	cmp	r0, #0
    cfee:	d10d      	bne.n	d00c <LORAWAN_Send+0x50>
    cff0:	2700      	movs	r7, #0
    cff2:	6e23      	ldr	r3, [r4, #96]	; 0x60
    cff4:	3301      	adds	r3, #1
    cff6:	d123      	bne.n	d040 <LORAWAN_Send+0x84>
    cff8:	2001      	movs	r0, #1
    cffa:	345c      	adds	r4, #92	; 0x5c
    cffc:	78a3      	ldrb	r3, [r4, #2]
    cffe:	210b      	movs	r1, #11
    d000:	4303      	orrs	r3, r0
    d002:	70a3      	strb	r3, [r4, #2]
    d004:	4b25      	ldr	r3, [pc, #148]	; (d09c <LORAWAN_Send+0xe0>)
    d006:	4798      	blx	r3
    d008:	250d      	movs	r5, #13
    d00a:	e7ed      	b.n	cfe8 <LORAWAN_Send+0x2c>
    d00c:	7843      	ldrb	r3, [r0, #1]
    d00e:	7a02      	ldrb	r2, [r0, #8]
    d010:	3b01      	subs	r3, #1
    d012:	b2db      	uxtb	r3, r3
    d014:	9201      	str	r2, [sp, #4]
    d016:	2bdf      	cmp	r3, #223	; 0xdf
    d018:	d902      	bls.n	d020 <LORAWAN_Send+0x64>
    d01a:	250a      	movs	r5, #10
    d01c:	2a00      	cmp	r2, #0
    d01e:	d1e3      	bne.n	cfe8 <LORAWAN_Send+0x2c>
    d020:	4b1f      	ldr	r3, [pc, #124]	; (d0a0 <LORAWAN_Send+0xe4>)
    d022:	4798      	blx	r3
    d024:	4684      	mov	ip, r0
    d026:	9b01      	ldr	r3, [sp, #4]
    d028:	9000      	str	r0, [sp, #0]
    d02a:	4463      	add	r3, ip
    d02c:	001d      	movs	r5, r3
    d02e:	4b1d      	ldr	r3, [pc, #116]	; (d0a4 <LORAWAN_Send+0xe8>)
    d030:	4798      	blx	r3
    d032:	4285      	cmp	r5, r0
    d034:	dddc      	ble.n	cff0 <LORAWAN_Send+0x34>
    d036:	9b00      	ldr	r3, [sp, #0]
    d038:	250e      	movs	r5, #14
    d03a:	2b00      	cmp	r3, #0
    d03c:	d0d4      	beq.n	cfe8 <LORAWAN_Send+0x2c>
    d03e:	e7d8      	b.n	cff2 <LORAWAN_Send+0x36>
    d040:	0023      	movs	r3, r4
    d042:	33d4      	adds	r3, #212	; 0xd4
    d044:	781b      	ldrb	r3, [r3, #0]
    d046:	2b04      	cmp	r3, #4
    d048:	d01d      	beq.n	d086 <LORAWAN_Send+0xca>
    d04a:	0023      	movs	r3, r4
    d04c:	33d4      	adds	r3, #212	; 0xd4
    d04e:	781b      	ldrb	r3, [r3, #0]
    d050:	2b01      	cmp	r3, #1
    d052:	d105      	bne.n	d060 <LORAWAN_Send+0xa4>
    d054:	0023      	movs	r3, r4
    d056:	335c      	adds	r3, #92	; 0x5c
    d058:	781a      	ldrb	r2, [r3, #0]
    d05a:	230e      	movs	r3, #14
    d05c:	421a      	tst	r2, r3
    d05e:	d1c2      	bne.n	cfe6 <LORAWAN_Send+0x2a>
    d060:	0023      	movs	r3, r4
    d062:	33dc      	adds	r3, #220	; 0xdc
    d064:	2f00      	cmp	r7, #0
    d066:	d113      	bne.n	d090 <LORAWAN_Send+0xd4>
    d068:	2508      	movs	r5, #8
    d06a:	601e      	str	r6, [r3, #0]
    d06c:	23da      	movs	r3, #218	; 0xda
    d06e:	2200      	movs	r2, #0
    d070:	005b      	lsls	r3, r3, #1
    d072:	54e2      	strb	r2, [r4, r3]
    d074:	2001      	movs	r0, #1
    d076:	4b0c      	ldr	r3, [pc, #48]	; (d0a8 <LORAWAN_Send+0xec>)
    d078:	4798      	blx	r3
    d07a:	2320      	movs	r3, #32
    d07c:	346c      	adds	r4, #108	; 0x6c
    d07e:	7822      	ldrb	r2, [r4, #0]
    d080:	4313      	orrs	r3, r2
    d082:	7023      	strb	r3, [r4, #0]
    d084:	e7b0      	b.n	cfe8 <LORAWAN_Send+0x2c>
    d086:	4b09      	ldr	r3, [pc, #36]	; (d0ac <LORAWAN_Send+0xf0>)
    d088:	4798      	blx	r3
    d08a:	2808      	cmp	r0, #8
    d08c:	d1ab      	bne.n	cfe6 <LORAWAN_Send+0x2a>
    d08e:	e7dc      	b.n	d04a <LORAWAN_Send+0x8e>
    d090:	2200      	movs	r2, #0
    d092:	2511      	movs	r5, #17
    d094:	601a      	str	r2, [r3, #0]
    d096:	e7e9      	b.n	d06c <LORAWAN_Send+0xb0>
    d098:	200021a8 	.word	0x200021a8
    d09c:	0000ad0d 	.word	0x0000ad0d
    d0a0:	0000c8f9 	.word	0x0000c8f9
    d0a4:	0000c9a1 	.word	0x0000c9a1
    d0a8:	00010d71 	.word	0x00010d71
    d0ac:	00010689 	.word	0x00010689

0000d0b0 <AutomaticReplyCallback>:
    d0b0:	b510      	push	{r4, lr}
    d0b2:	4c0d      	ldr	r4, [pc, #52]	; (d0e8 <AutomaticReplyCallback+0x38>)
    d0b4:	0023      	movs	r3, r4
    d0b6:	33d4      	adds	r3, #212	; 0xd4
    d0b8:	781b      	ldrb	r3, [r3, #0]
    d0ba:	2b01      	cmp	r3, #1
    d0bc:	d10e      	bne.n	d0dc <AutomaticReplyCallback+0x2c>
    d0be:	0022      	movs	r2, r4
    d0c0:	210e      	movs	r1, #14
    d0c2:	325c      	adds	r2, #92	; 0x5c
    d0c4:	7813      	ldrb	r3, [r2, #0]
    d0c6:	438b      	bics	r3, r1
    d0c8:	7013      	strb	r3, [r2, #0]
    d0ca:	4b08      	ldr	r3, [pc, #32]	; (d0ec <AutomaticReplyCallback+0x3c>)
    d0cc:	2000      	movs	r0, #0
    d0ce:	4798      	blx	r3
    d0d0:	2208      	movs	r2, #8
    d0d2:	346c      	adds	r4, #108	; 0x6c
    d0d4:	7823      	ldrb	r3, [r4, #0]
    d0d6:	4393      	bics	r3, r2
    d0d8:	7023      	strb	r3, [r4, #0]
    d0da:	bd10      	pop	{r4, pc}
    d0dc:	2b04      	cmp	r3, #4
    d0de:	d1f4      	bne.n	d0ca <AutomaticReplyCallback+0x1a>
    d0e0:	4b03      	ldr	r3, [pc, #12]	; (d0f0 <AutomaticReplyCallback+0x40>)
    d0e2:	4798      	blx	r3
    d0e4:	e7f1      	b.n	d0ca <AutomaticReplyCallback+0x1a>
    d0e6:	46c0      	nop			; (mov r8, r8)
    d0e8:	200021a8 	.word	0x200021a8
    d0ec:	0000cfbd 	.word	0x0000cfbd
    d0f0:	00011815 	.word	0x00011815

0000d0f4 <LorawanLinkCheckConfigure>:
    d0f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d0f6:	23fa      	movs	r3, #250	; 0xfa
    d0f8:	4c20      	ldr	r4, [pc, #128]	; (d17c <LorawanLinkCheckConfigure+0x88>)
    d0fa:	009b      	lsls	r3, r3, #2
    d0fc:	0025      	movs	r5, r4
    d0fe:	4343      	muls	r3, r0
    d100:	0006      	movs	r6, r0
    d102:	2102      	movs	r1, #2
    d104:	2000      	movs	r0, #0
    d106:	4f1e      	ldr	r7, [pc, #120]	; (d180 <LorawanLinkCheckConfigure+0x8c>)
    d108:	66a3      	str	r3, [r4, #104]	; 0x68
    d10a:	355c      	adds	r5, #92	; 0x5c
    d10c:	47b8      	blx	r7
    d10e:	2e00      	cmp	r6, #0
    d110:	d127      	bne.n	d162 <LorawanLinkCheckConfigure+0x6e>
    d112:	0023      	movs	r3, r4
    d114:	33c7      	adds	r3, #199	; 0xc7
    d116:	7818      	ldrb	r0, [r3, #0]
    d118:	4b1a      	ldr	r3, [pc, #104]	; (d184 <LorawanLinkCheckConfigure+0x90>)
    d11a:	4798      	blx	r3
    d11c:	2202      	movs	r2, #2
    d11e:	786b      	ldrb	r3, [r5, #1]
    d120:	210b      	movs	r1, #11
    d122:	4393      	bics	r3, r2
    d124:	706b      	strb	r3, [r5, #1]
    d126:	2001      	movs	r0, #1
    d128:	47b8      	blx	r7
    d12a:	0023      	movs	r3, r4
    d12c:	2701      	movs	r7, #1
    d12e:	33b8      	adds	r3, #184	; 0xb8
    d130:	781b      	ldrb	r3, [r3, #0]
    d132:	0030      	movs	r0, r6
    d134:	0032      	movs	r2, r6
    d136:	36ff      	adds	r6, #255	; 0xff
    d138:	429a      	cmp	r2, r3
    d13a:	d304      	bcc.n	d146 <LorawanLinkCheckConfigure+0x52>
    d13c:	2800      	cmp	r0, #0
    d13e:	d001      	beq.n	d144 <LorawanLinkCheckConfigure+0x50>
    d140:	34b8      	adds	r4, #184	; 0xb8
    d142:	7023      	strb	r3, [r4, #0]
    d144:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d146:	2103      	movs	r1, #3
    d148:	4351      	muls	r1, r2
    d14a:	1861      	adds	r1, r4, r1
    d14c:	3171      	adds	r1, #113	; 0x71
    d14e:	780d      	ldrb	r5, [r1, #0]
    d150:	2d02      	cmp	r5, #2
    d152:	d103      	bne.n	d15c <LorawanLinkCheckConfigure+0x68>
    d154:	0038      	movs	r0, r7
    d156:	3b01      	subs	r3, #1
    d158:	700e      	strb	r6, [r1, #0]
    d15a:	b2db      	uxtb	r3, r3
    d15c:	3201      	adds	r2, #1
    d15e:	b2d2      	uxtb	r2, r2
    d160:	e7ea      	b.n	d138 <LorawanLinkCheckConfigure+0x44>
    d162:	2302      	movs	r3, #2
    d164:	786a      	ldrb	r2, [r5, #1]
    d166:	210b      	movs	r1, #11
    d168:	4313      	orrs	r3, r2
    d16a:	706b      	strb	r3, [r5, #1]
    d16c:	2001      	movs	r0, #1
    d16e:	47b8      	blx	r7
    d170:	782b      	ldrb	r3, [r5, #0]
    d172:	07db      	lsls	r3, r3, #31
    d174:	d5e6      	bpl.n	d144 <LorawanLinkCheckConfigure+0x50>
    d176:	4b04      	ldr	r3, [pc, #16]	; (d188 <LorawanLinkCheckConfigure+0x94>)
    d178:	4798      	blx	r3
    d17a:	e7e3      	b.n	d144 <LorawanLinkCheckConfigure+0x50>
    d17c:	200021a8 	.word	0x200021a8
    d180:	0000ad0d 	.word	0x0000ad0d
    d184:	0000bfb9 	.word	0x0000bfb9
    d188:	0000cdb5 	.word	0x0000cdb5

0000d18c <UpdateCurrentDataRate>:
    d18c:	b510      	push	{r4, lr}
    d18e:	4b04      	ldr	r3, [pc, #16]	; (d1a0 <UpdateCurrentDataRate+0x14>)
    d190:	210c      	movs	r1, #12
    d192:	33bf      	adds	r3, #191	; 0xbf
    d194:	7018      	strb	r0, [r3, #0]
    d196:	2001      	movs	r0, #1
    d198:	4b02      	ldr	r3, [pc, #8]	; (d1a4 <UpdateCurrentDataRate+0x18>)
    d19a:	4798      	blx	r3
    d19c:	bd10      	pop	{r4, pc}
    d19e:	46c0      	nop			; (mov r8, r8)
    d1a0:	200021a8 	.word	0x200021a8
    d1a4:	0000ad0d 	.word	0x0000ad0d

0000d1a8 <UpdateDLSettings>:
    d1a8:	b573      	push	{r0, r1, r4, r5, r6, lr}
    d1aa:	466b      	mov	r3, sp
    d1ac:	1dde      	adds	r6, r3, #7
    d1ae:	1d9c      	adds	r4, r3, #6
    d1b0:	71d8      	strb	r0, [r3, #7]
    d1b2:	7021      	strb	r1, [r4, #0]
    d1b4:	2017      	movs	r0, #23
    d1b6:	0031      	movs	r1, r6
    d1b8:	4d0c      	ldr	r5, [pc, #48]	; (d1ec <UpdateDLSettings+0x44>)
    d1ba:	47a8      	blx	r5
    d1bc:	2808      	cmp	r0, #8
    d1be:	d107      	bne.n	d1d0 <UpdateDLSettings+0x28>
    d1c0:	4b0b      	ldr	r3, [pc, #44]	; (d1f0 <UpdateDLSettings+0x48>)
    d1c2:	7832      	ldrb	r2, [r6, #0]
    d1c4:	334e      	adds	r3, #78	; 0x4e
    d1c6:	701a      	strb	r2, [r3, #0]
    d1c8:	2100      	movs	r1, #0
    d1ca:	3807      	subs	r0, #7
    d1cc:	4b09      	ldr	r3, [pc, #36]	; (d1f4 <UpdateDLSettings+0x4c>)
    d1ce:	4798      	blx	r3
    d1d0:	0021      	movs	r1, r4
    d1d2:	2018      	movs	r0, #24
    d1d4:	47a8      	blx	r5
    d1d6:	2808      	cmp	r0, #8
    d1d8:	d107      	bne.n	d1ea <UpdateDLSettings+0x42>
    d1da:	2101      	movs	r1, #1
    d1dc:	4b04      	ldr	r3, [pc, #16]	; (d1f0 <UpdateDLSettings+0x48>)
    d1de:	7822      	ldrb	r2, [r4, #0]
    d1e0:	33ce      	adds	r3, #206	; 0xce
    d1e2:	701a      	strb	r2, [r3, #0]
    d1e4:	0008      	movs	r0, r1
    d1e6:	4b03      	ldr	r3, [pc, #12]	; (d1f4 <UpdateDLSettings+0x4c>)
    d1e8:	4798      	blx	r3
    d1ea:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    d1ec:	0000a941 	.word	0x0000a941
    d1f0:	200021a8 	.word	0x200021a8
    d1f4:	0000ad0d 	.word	0x0000ad0d

0000d1f8 <UpdateTxPower>:
    d1f8:	b510      	push	{r4, lr}
    d1fa:	4b04      	ldr	r3, [pc, #16]	; (d20c <UpdateTxPower+0x14>)
    d1fc:	210a      	movs	r1, #10
    d1fe:	33c1      	adds	r3, #193	; 0xc1
    d200:	7018      	strb	r0, [r3, #0]
    d202:	2000      	movs	r0, #0
    d204:	4b02      	ldr	r3, [pc, #8]	; (d210 <UpdateTxPower+0x18>)
    d206:	4798      	blx	r3
    d208:	bd10      	pop	{r4, pc}
    d20a:	46c0      	nop			; (mov r8, r8)
    d20c:	200021a8 	.word	0x200021a8
    d210:	0000ad0d 	.word	0x0000ad0d

0000d214 <UpdateRetransmissionAckTimeoutState>:
    d214:	4b10      	ldr	r3, [pc, #64]	; (d258 <UpdateRetransmissionAckTimeoutState+0x44>)
    d216:	b513      	push	{r0, r1, r4, lr}
    d218:	001a      	movs	r2, r3
    d21a:	32d4      	adds	r2, #212	; 0xd4
    d21c:	7812      	ldrb	r2, [r2, #0]
    d21e:	2a01      	cmp	r2, #1
    d220:	d108      	bne.n	d234 <UpdateRetransmissionAckTimeoutState+0x20>
    d222:	0018      	movs	r0, r3
    d224:	210e      	movs	r1, #14
    d226:	305c      	adds	r0, #92	; 0x5c
    d228:	7802      	ldrb	r2, [r0, #0]
    d22a:	438a      	bics	r2, r1
    d22c:	0011      	movs	r1, r2
    d22e:	220c      	movs	r2, #12
    d230:	430a      	orrs	r2, r1
    d232:	7002      	strb	r2, [r0, #0]
    d234:	001a      	movs	r2, r3
    d236:	32b2      	adds	r2, #178	; 0xb2
    d238:	8811      	ldrh	r1, [r2, #0]
    d23a:	22c0      	movs	r2, #192	; 0xc0
    d23c:	32ff      	adds	r2, #255	; 0xff
    d23e:	5c9a      	ldrb	r2, [r3, r2]
    d240:	33c8      	adds	r3, #200	; 0xc8
    d242:	1a8a      	subs	r2, r1, r2
    d244:	21fa      	movs	r1, #250	; 0xfa
    d246:	0089      	lsls	r1, r1, #2
    d248:	4351      	muls	r1, r2
    d24a:	2200      	movs	r2, #0
    d24c:	7818      	ldrb	r0, [r3, #0]
    d24e:	4c03      	ldr	r4, [pc, #12]	; (d25c <UpdateRetransmissionAckTimeoutState+0x48>)
    d250:	9200      	str	r2, [sp, #0]
    d252:	4b03      	ldr	r3, [pc, #12]	; (d260 <UpdateRetransmissionAckTimeoutState+0x4c>)
    d254:	47a0      	blx	r4
    d256:	bd13      	pop	{r0, r1, r4, pc}
    d258:	200021a8 	.word	0x200021a8
    d25c:	0000bcad 	.word	0x0000bcad
    d260:	0000eb99 	.word	0x0000eb99

0000d264 <UpdateReceiveWindow2Parameters>:
    d264:	4b06      	ldr	r3, [pc, #24]	; (d280 <UpdateReceiveWindow2Parameters+0x1c>)
    d266:	b510      	push	{r4, lr}
    d268:	001a      	movs	r2, r3
    d26a:	334a      	adds	r3, #74	; 0x4a
    d26c:	8018      	strh	r0, [r3, #0]
    d26e:	324e      	adds	r2, #78	; 0x4e
    d270:	0c00      	lsrs	r0, r0, #16
    d272:	8058      	strh	r0, [r3, #2]
    d274:	7011      	strb	r1, [r2, #0]
    d276:	2001      	movs	r0, #1
    d278:	2100      	movs	r1, #0
    d27a:	4b02      	ldr	r3, [pc, #8]	; (d284 <UpdateReceiveWindow2Parameters+0x20>)
    d27c:	4798      	blx	r3
    d27e:	bd10      	pop	{r4, pc}
    d280:	200021a8 	.word	0x200021a8
    d284:	0000ad0d 	.word	0x0000ad0d

0000d288 <ResetParametersForConfirmedTransmission>:
    d288:	4b0a      	ldr	r3, [pc, #40]	; (d2b4 <ResetParametersForConfirmedTransmission+0x2c>)
    d28a:	001a      	movs	r2, r3
    d28c:	32d4      	adds	r2, #212	; 0xd4
    d28e:	7812      	ldrb	r2, [r2, #0]
    d290:	2a01      	cmp	r2, #1
    d292:	d105      	bne.n	d2a0 <ResetParametersForConfirmedTransmission+0x18>
    d294:	0019      	movs	r1, r3
    d296:	200e      	movs	r0, #14
    d298:	315c      	adds	r1, #92	; 0x5c
    d29a:	780a      	ldrb	r2, [r1, #0]
    d29c:	4382      	bics	r2, r0
    d29e:	700a      	strb	r2, [r1, #0]
    d2a0:	001a      	movs	r2, r3
    d2a2:	2100      	movs	r1, #0
    d2a4:	336c      	adds	r3, #108	; 0x6c
    d2a6:	32bc      	adds	r2, #188	; 0xbc
    d2a8:	7011      	strb	r1, [r2, #0]
    d2aa:	781a      	ldrb	r2, [r3, #0]
    d2ac:	3101      	adds	r1, #1
    d2ae:	438a      	bics	r2, r1
    d2b0:	701a      	strb	r2, [r3, #0]
    d2b2:	4770      	bx	lr
    d2b4:	200021a8 	.word	0x200021a8

0000d2b8 <ResetParametersForUnconfirmedTransmission>:
    d2b8:	4b07      	ldr	r3, [pc, #28]	; (d2d8 <ResetParametersForUnconfirmedTransmission+0x20>)
    d2ba:	001a      	movs	r2, r3
    d2bc:	32d4      	adds	r2, #212	; 0xd4
    d2be:	7812      	ldrb	r2, [r2, #0]
    d2c0:	2a01      	cmp	r2, #1
    d2c2:	d105      	bne.n	d2d0 <ResetParametersForUnconfirmedTransmission+0x18>
    d2c4:	0019      	movs	r1, r3
    d2c6:	200e      	movs	r0, #14
    d2c8:	315c      	adds	r1, #92	; 0x5c
    d2ca:	780a      	ldrb	r2, [r1, #0]
    d2cc:	4382      	bics	r2, r0
    d2ce:	700a      	strb	r2, [r1, #0]
    d2d0:	2200      	movs	r2, #0
    d2d2:	33bb      	adds	r3, #187	; 0xbb
    d2d4:	701a      	strb	r2, [r3, #0]
    d2d6:	4770      	bx	lr
    d2d8:	200021a8 	.word	0x200021a8

0000d2dc <SetJoinFailState>:
    d2dc:	b570      	push	{r4, r5, r6, lr}
    d2de:	4c15      	ldr	r4, [pc, #84]	; (d334 <SetJoinFailState+0x58>)
    d2e0:	2604      	movs	r6, #4
    d2e2:	0025      	movs	r5, r4
    d2e4:	356c      	adds	r5, #108	; 0x6c
    d2e6:	782a      	ldrb	r2, [r5, #0]
    d2e8:	0021      	movs	r1, r4
    d2ea:	43b2      	bics	r2, r6
    d2ec:	702a      	strb	r2, [r5, #0]
    d2ee:	22f0      	movs	r2, #240	; 0xf0
    d2f0:	315c      	adds	r1, #92	; 0x5c
    d2f2:	780b      	ldrb	r3, [r1, #0]
    d2f4:	4013      	ands	r3, r2
    d2f6:	700b      	strb	r3, [r1, #0]
    d2f8:	18a3      	adds	r3, r4, r2
    d2fa:	781b      	ldrb	r3, [r3, #0]
    d2fc:	069b      	lsls	r3, r3, #26
    d2fe:	d503      	bpl.n	d308 <SetJoinFailState+0x2c>
    d300:	0023      	movs	r3, r4
    d302:	2200      	movs	r2, #0
    d304:	335b      	adds	r3, #91	; 0x5b
    d306:	701a      	strb	r2, [r3, #0]
    d308:	490b      	ldr	r1, [pc, #44]	; (d338 <SetJoinFailState+0x5c>)
    d30a:	794a      	ldrb	r2, [r1, #5]
    d30c:	790b      	ldrb	r3, [r1, #4]
    d30e:	0212      	lsls	r2, r2, #8
    d310:	431a      	orrs	r2, r3
    d312:	798b      	ldrb	r3, [r1, #6]
    d314:	041b      	lsls	r3, r3, #16
    d316:	431a      	orrs	r2, r3
    d318:	79cb      	ldrb	r3, [r1, #7]
    d31a:	061b      	lsls	r3, r3, #24
    d31c:	4313      	orrs	r3, r2
    d31e:	d000      	beq.n	d322 <SetJoinFailState+0x46>
    d320:	4798      	blx	r3
    d322:	2300      	movs	r3, #0
    d324:	34d0      	adds	r4, #208	; 0xd0
    d326:	7023      	strb	r3, [r4, #0]
    d328:	210b      	movs	r1, #11
    d32a:	4b04      	ldr	r3, [pc, #16]	; (d33c <SetJoinFailState+0x60>)
    d32c:	2001      	movs	r0, #1
    d32e:	4798      	blx	r3
    d330:	bd70      	pop	{r4, r5, r6, pc}
    d332:	46c0      	nop			; (mov r8, r8)
    d334:	200021a8 	.word	0x200021a8
    d338:	2000247c 	.word	0x2000247c
    d33c:	0000ad0d 	.word	0x0000ad0d

0000d340 <ExecuteRxParamSetupReq>:
    d340:	b5f0      	push	{r4, r5, r6, r7, lr}
    d342:	b085      	sub	sp, #20
    d344:	7805      	ldrb	r5, [r0, #0]
    d346:	0004      	movs	r4, r0
    d348:	1c41      	adds	r1, r0, #1
    d34a:	2204      	movs	r2, #4
    d34c:	4b36      	ldr	r3, [pc, #216]	; (d428 <ExecuteRxParamSetupReq+0xe8>)
    d34e:	a803      	add	r0, sp, #12
    d350:	4798      	blx	r3
    d352:	2264      	movs	r2, #100	; 0x64
    d354:	9b03      	ldr	r3, [sp, #12]
    d356:	a903      	add	r1, sp, #12
    d358:	021b      	lsls	r3, r3, #8
    d35a:	0a1b      	lsrs	r3, r3, #8
    d35c:	4353      	muls	r3, r2
    d35e:	9303      	str	r3, [sp, #12]
    d360:	1d23      	adds	r3, r4, #4
    d362:	9301      	str	r3, [sp, #4]
    d364:	072b      	lsls	r3, r5, #28
    d366:	0f1b      	lsrs	r3, r3, #28
    d368:	b2da      	uxtb	r2, r3
    d36a:	9200      	str	r2, [sp, #0]
    d36c:	aa02      	add	r2, sp, #8
    d36e:	1c96      	adds	r6, r2, #2
    d370:	066d      	lsls	r5, r5, #25
    d372:	7033      	strb	r3, [r6, #0]
    d374:	1cd7      	adds	r7, r2, #3
    d376:	0f6d      	lsrs	r5, r5, #29
    d378:	2001      	movs	r0, #1
    d37a:	4b2c      	ldr	r3, [pc, #176]	; (d42c <ExecuteRxParamSetupReq+0xec>)
    d37c:	703d      	strb	r5, [r7, #0]
    d37e:	4798      	blx	r3
    d380:	4c2b      	ldr	r4, [pc, #172]	; (d430 <ExecuteRxParamSetupReq+0xf0>)
    d382:	2808      	cmp	r0, #8
    d384:	d109      	bne.n	d39a <ExecuteRxParamSetupReq+0x5a>
    d386:	0023      	movs	r3, r4
    d388:	33b8      	adds	r3, #184	; 0xb8
    d38a:	781a      	ldrb	r2, [r3, #0]
    d38c:	2303      	movs	r3, #3
    d38e:	4353      	muls	r3, r2
    d390:	18e3      	adds	r3, r4, r3
    d392:	3370      	adds	r3, #112	; 0x70
    d394:	789a      	ldrb	r2, [r3, #2]
    d396:	4310      	orrs	r0, r2
    d398:	7098      	strb	r0, [r3, #2]
    d39a:	0031      	movs	r1, r6
    d39c:	200f      	movs	r0, #15
    d39e:	4e23      	ldr	r6, [pc, #140]	; (d42c <ExecuteRxParamSetupReq+0xec>)
    d3a0:	47b0      	blx	r6
    d3a2:	2808      	cmp	r0, #8
    d3a4:	d10a      	bne.n	d3bc <ExecuteRxParamSetupReq+0x7c>
    d3a6:	0023      	movs	r3, r4
    d3a8:	33b8      	adds	r3, #184	; 0xb8
    d3aa:	781a      	ldrb	r2, [r3, #0]
    d3ac:	2303      	movs	r3, #3
    d3ae:	4353      	muls	r3, r2
    d3b0:	2210      	movs	r2, #16
    d3b2:	18e3      	adds	r3, r4, r3
    d3b4:	3370      	adds	r3, #112	; 0x70
    d3b6:	7899      	ldrb	r1, [r3, #2]
    d3b8:	430a      	orrs	r2, r1
    d3ba:	709a      	strb	r2, [r3, #2]
    d3bc:	0039      	movs	r1, r7
    d3be:	2018      	movs	r0, #24
    d3c0:	47b0      	blx	r6
    d3c2:	2808      	cmp	r0, #8
    d3c4:	d10a      	bne.n	d3dc <ExecuteRxParamSetupReq+0x9c>
    d3c6:	0023      	movs	r3, r4
    d3c8:	33b8      	adds	r3, #184	; 0xb8
    d3ca:	781a      	ldrb	r2, [r3, #0]
    d3cc:	2303      	movs	r3, #3
    d3ce:	4353      	muls	r3, r2
    d3d0:	2220      	movs	r2, #32
    d3d2:	18e3      	adds	r3, r4, r3
    d3d4:	3370      	adds	r3, #112	; 0x70
    d3d6:	7899      	ldrb	r1, [r3, #2]
    d3d8:	430a      	orrs	r2, r1
    d3da:	709a      	strb	r2, [r3, #2]
    d3dc:	0023      	movs	r3, r4
    d3de:	33b8      	adds	r3, #184	; 0xb8
    d3e0:	781a      	ldrb	r2, [r3, #0]
    d3e2:	2303      	movs	r3, #3
    d3e4:	4353      	muls	r3, r2
    d3e6:	18e3      	adds	r3, r4, r3
    d3e8:	3370      	adds	r3, #112	; 0x70
    d3ea:	789e      	ldrb	r6, [r3, #2]
    d3ec:	06f3      	lsls	r3, r6, #27
    d3ee:	d518      	bpl.n	d422 <ExecuteRxParamSetupReq+0xe2>
    d3f0:	0733      	lsls	r3, r6, #28
    d3f2:	d516      	bpl.n	d422 <ExecuteRxParamSetupReq+0xe2>
    d3f4:	06b6      	lsls	r6, r6, #26
    d3f6:	0ff6      	lsrs	r6, r6, #31
    d3f8:	2e01      	cmp	r6, #1
    d3fa:	d112      	bne.n	d422 <ExecuteRxParamSetupReq+0xe2>
    d3fc:	0023      	movs	r3, r4
    d3fe:	33ce      	adds	r3, #206	; 0xce
    d400:	701d      	strb	r5, [r3, #0]
    d402:	0031      	movs	r1, r6
    d404:	0030      	movs	r0, r6
    d406:	4d0b      	ldr	r5, [pc, #44]	; (d434 <ExecuteRxParamSetupReq+0xf4>)
    d408:	47a8      	blx	r5
    d40a:	9900      	ldr	r1, [sp, #0]
    d40c:	9803      	ldr	r0, [sp, #12]
    d40e:	4b0a      	ldr	r3, [pc, #40]	; (d438 <ExecuteRxParamSetupReq+0xf8>)
    d410:	4798      	blx	r3
    d412:	2340      	movs	r3, #64	; 0x40
    d414:	345c      	adds	r4, #92	; 0x5c
    d416:	7862      	ldrb	r2, [r4, #1]
    d418:	210b      	movs	r1, #11
    d41a:	4313      	orrs	r3, r2
    d41c:	7063      	strb	r3, [r4, #1]
    d41e:	0030      	movs	r0, r6
    d420:	47a8      	blx	r5
    d422:	9801      	ldr	r0, [sp, #4]
    d424:	b005      	add	sp, #20
    d426:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d428:	00015c7d 	.word	0x00015c7d
    d42c:	0000a941 	.word	0x0000a941
    d430:	200021a8 	.word	0x200021a8
    d434:	0000ad0d 	.word	0x0000ad0d
    d438:	0000d265 	.word	0x0000d265

0000d43c <ExecuteDutyCycle>:
    d43c:	b570      	push	{r4, r5, r6, lr}
    d43e:	7803      	ldrb	r3, [r0, #0]
    d440:	1c46      	adds	r6, r0, #1
    d442:	2b0f      	cmp	r3, #15
    d444:	d80f      	bhi.n	d466 <ExecuteDutyCycle+0x2a>
    d446:	4c09      	ldr	r4, [pc, #36]	; (d46c <ExecuteDutyCycle+0x30>)
    d448:	210b      	movs	r1, #11
    d44a:	0022      	movs	r2, r4
    d44c:	2000      	movs	r0, #0
    d44e:	3270      	adds	r2, #112	; 0x70
    d450:	4d07      	ldr	r5, [pc, #28]	; (d470 <ExecuteDutyCycle+0x34>)
    d452:	7013      	strb	r3, [r2, #0]
    d454:	47a8      	blx	r5
    d456:	2320      	movs	r3, #32
    d458:	345c      	adds	r4, #92	; 0x5c
    d45a:	7862      	ldrb	r2, [r4, #1]
    d45c:	210b      	movs	r1, #11
    d45e:	4313      	orrs	r3, r2
    d460:	7063      	strb	r3, [r4, #1]
    d462:	2001      	movs	r0, #1
    d464:	47a8      	blx	r5
    d466:	0030      	movs	r0, r6
    d468:	bd70      	pop	{r4, r5, r6, pc}
    d46a:	46c0      	nop			; (mov r8, r8)
    d46c:	200021a8 	.word	0x200021a8
    d470:	0000ad0d 	.word	0x0000ad0d

0000d474 <ExecuteDlChannel>:
    d474:	b5f0      	push	{r4, r5, r6, r7, lr}
    d476:	b089      	sub	sp, #36	; 0x24
    d478:	7805      	ldrb	r5, [r0, #0]
    d47a:	ab02      	add	r3, sp, #8
    d47c:	1c41      	adds	r1, r0, #1
    d47e:	0007      	movs	r7, r0
    d480:	719d      	strb	r5, [r3, #6]
    d482:	1d9e      	adds	r6, r3, #6
    d484:	2204      	movs	r2, #4
    d486:	4b23      	ldr	r3, [pc, #140]	; (d514 <ExecuteDlChannel+0xa0>)
    d488:	a805      	add	r0, sp, #20
    d48a:	4798      	blx	r3
    d48c:	9b05      	ldr	r3, [sp, #20]
    d48e:	a904      	add	r1, sp, #16
    d490:	021c      	lsls	r4, r3, #8
    d492:	2364      	movs	r3, #100	; 0x64
    d494:	0a24      	lsrs	r4, r4, #8
    d496:	435c      	muls	r4, r3
    d498:	1d3b      	adds	r3, r7, #4
    d49a:	9301      	str	r3, [sp, #4]
    d49c:	2301      	movs	r3, #1
    d49e:	2015      	movs	r0, #21
    d4a0:	704b      	strb	r3, [r1, #1]
    d4a2:	4b1d      	ldr	r3, [pc, #116]	; (d518 <ExecuteDlChannel+0xa4>)
    d4a4:	9405      	str	r4, [sp, #20]
    d4a6:	700d      	strb	r5, [r1, #0]
    d4a8:	4798      	blx	r3
    d4aa:	2808      	cmp	r0, #8
    d4ac:	d12f      	bne.n	d50e <ExecuteDlChannel+0x9a>
    d4ae:	ab02      	add	r3, sp, #8
    d4b0:	1ddd      	adds	r5, r3, #7
    d4b2:	2300      	movs	r3, #0
    d4b4:	702b      	strb	r3, [r5, #0]
    d4b6:	7833      	ldrb	r3, [r6, #0]
    d4b8:	af06      	add	r7, sp, #24
    d4ba:	713b      	strb	r3, [r7, #4]
    d4bc:	002a      	movs	r2, r5
    d4be:	0031      	movs	r1, r6
    d4c0:	300e      	adds	r0, #14
    d4c2:	4b16      	ldr	r3, [pc, #88]	; (d51c <ExecuteDlChannel+0xa8>)
    d4c4:	9406      	str	r4, [sp, #24]
    d4c6:	4798      	blx	r3
    d4c8:	280a      	cmp	r0, #10
    d4ca:	d00d      	beq.n	d4e8 <ExecuteDlChannel+0x74>
    d4cc:	782a      	ldrb	r2, [r5, #0]
    d4ce:	2a01      	cmp	r2, #1
    d4d0:	d10a      	bne.n	d4e8 <ExecuteDlChannel+0x74>
    d4d2:	4b13      	ldr	r3, [pc, #76]	; (d520 <ExecuteDlChannel+0xac>)
    d4d4:	0019      	movs	r1, r3
    d4d6:	31b8      	adds	r1, #184	; 0xb8
    d4d8:	7808      	ldrb	r0, [r1, #0]
    d4da:	2103      	movs	r1, #3
    d4dc:	4341      	muls	r1, r0
    d4de:	185b      	adds	r3, r3, r1
    d4e0:	3370      	adds	r3, #112	; 0x70
    d4e2:	78d9      	ldrb	r1, [r3, #3]
    d4e4:	430a      	orrs	r2, r1
    d4e6:	70da      	strb	r2, [r3, #3]
    d4e8:	0039      	movs	r1, r7
    d4ea:	2034      	movs	r0, #52	; 0x34
    d4ec:	4b0d      	ldr	r3, [pc, #52]	; (d524 <ExecuteDlChannel+0xb0>)
    d4ee:	4798      	blx	r3
    d4f0:	2808      	cmp	r0, #8
    d4f2:	d10c      	bne.n	d50e <ExecuteDlChannel+0x9a>
    d4f4:	4b0a      	ldr	r3, [pc, #40]	; (d520 <ExecuteDlChannel+0xac>)
    d4f6:	001a      	movs	r2, r3
    d4f8:	32b8      	adds	r2, #184	; 0xb8
    d4fa:	7811      	ldrb	r1, [r2, #0]
    d4fc:	2203      	movs	r2, #3
    d4fe:	434a      	muls	r2, r1
    d500:	189b      	adds	r3, r3, r2
    d502:	2280      	movs	r2, #128	; 0x80
    d504:	3370      	adds	r3, #112	; 0x70
    d506:	7899      	ldrb	r1, [r3, #2]
    d508:	4252      	negs	r2, r2
    d50a:	430a      	orrs	r2, r1
    d50c:	709a      	strb	r2, [r3, #2]
    d50e:	9801      	ldr	r0, [sp, #4]
    d510:	b009      	add	sp, #36	; 0x24
    d512:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d514:	00015c7d 	.word	0x00015c7d
    d518:	0000a941 	.word	0x0000a941
    d51c:	0000a925 	.word	0x0000a925
    d520:	200021a8 	.word	0x200021a8
    d524:	0000aa4d 	.word	0x0000aa4d

0000d528 <ExecuteTxParamSetup>:
    d528:	220f      	movs	r2, #15
    d52a:	b513      	push	{r0, r1, r4, lr}
    d52c:	7803      	ldrb	r3, [r0, #0]
    d52e:	4c0f      	ldr	r4, [pc, #60]	; (d56c <ExecuteTxParamSetup+0x44>)
    d530:	401a      	ands	r2, r3
    d532:	5ca2      	ldrb	r2, [r4, r2]
    d534:	2401      	movs	r4, #1
    d536:	a901      	add	r1, sp, #4
    d538:	700a      	strb	r2, [r1, #0]
    d53a:	111a      	asrs	r2, r3, #4
    d53c:	115b      	asrs	r3, r3, #5
    d53e:	4023      	ands	r3, r4
    d540:	40a3      	lsls	r3, r4
    d542:	4022      	ands	r2, r4
    d544:	4313      	orrs	r3, r2
    d546:	704b      	strb	r3, [r1, #1]
    d548:	1904      	adds	r4, r0, r4
    d54a:	4b09      	ldr	r3, [pc, #36]	; (d570 <ExecuteTxParamSetup+0x48>)
    d54c:	2035      	movs	r0, #53	; 0x35
    d54e:	4798      	blx	r3
    d550:	2808      	cmp	r0, #8
    d552:	d009      	beq.n	d568 <ExecuteTxParamSetup+0x40>
    d554:	4b07      	ldr	r3, [pc, #28]	; (d574 <ExecuteTxParamSetup+0x4c>)
    d556:	001a      	movs	r2, r3
    d558:	32b8      	adds	r2, #184	; 0xb8
    d55a:	7811      	ldrb	r1, [r2, #0]
    d55c:	2203      	movs	r2, #3
    d55e:	434a      	muls	r2, r1
    d560:	189b      	adds	r3, r3, r2
    d562:	22ff      	movs	r2, #255	; 0xff
    d564:	3371      	adds	r3, #113	; 0x71
    d566:	701a      	strb	r2, [r3, #0]
    d568:	0020      	movs	r0, r4
    d56a:	bd16      	pop	{r1, r2, r4, pc}
    d56c:	0001d97d 	.word	0x0001d97d
    d570:	0000aa4d 	.word	0x0000aa4d
    d574:	200021a8 	.word	0x200021a8

0000d578 <ExecuteLinkAdr>:
    d578:	220f      	movs	r2, #15
    d57a:	b5f0      	push	{r4, r5, r6, r7, lr}
    d57c:	0005      	movs	r5, r0
    d57e:	7803      	ldrb	r3, [r0, #0]
    d580:	b089      	sub	sp, #36	; 0x24
    d582:	401a      	ands	r2, r3
    d584:	a905      	add	r1, sp, #20
    d586:	700a      	strb	r2, [r1, #0]
    d588:	24b8      	movs	r4, #184	; 0xb8
    d58a:	aa04      	add	r2, sp, #16
    d58c:	1d96      	adds	r6, r2, #6
    d58e:	091b      	lsrs	r3, r3, #4
    d590:	7153      	strb	r3, [r2, #5]
    d592:	1c41      	adds	r1, r0, #1
    d594:	2202      	movs	r2, #2
    d596:	0030      	movs	r0, r6
    d598:	4b38      	ldr	r3, [pc, #224]	; (d67c <ExecuteLinkAdr+0x104>)
    d59a:	4798      	blx	r3
    d59c:	2201      	movs	r2, #1
    d59e:	1d2b      	adds	r3, r5, #4
    d5a0:	9303      	str	r3, [sp, #12]
    d5a2:	78eb      	ldrb	r3, [r5, #3]
    d5a4:	4f36      	ldr	r7, [pc, #216]	; (d680 <ExecuteLinkAdr+0x108>)
    d5a6:	065b      	lsls	r3, r3, #25
    d5a8:	0f5b      	lsrs	r3, r3, #29
    d5aa:	34ff      	adds	r4, #255	; 0xff
    d5ac:	9300      	str	r3, [sp, #0]
    d5ae:	5d3b      	ldrb	r3, [r7, r4]
    d5b0:	a906      	add	r1, sp, #24
    d5b2:	4393      	bics	r3, r2
    d5b4:	1892      	adds	r2, r2, r2
    d5b6:	4393      	bics	r3, r2
    d5b8:	3202      	adds	r2, #2
    d5ba:	4393      	bics	r3, r2
    d5bc:	553b      	strb	r3, [r7, r4]
    d5be:	466b      	mov	r3, sp
    d5c0:	781b      	ldrb	r3, [r3, #0]
    d5c2:	8836      	ldrh	r6, [r6, #0]
    d5c4:	700b      	strb	r3, [r1, #0]
    d5c6:	2038      	movs	r0, #56	; 0x38
    d5c8:	4b2e      	ldr	r3, [pc, #184]	; (d684 <ExecuteLinkAdr+0x10c>)
    d5ca:	804e      	strh	r6, [r1, #2]
    d5cc:	4798      	blx	r3
    d5ce:	2808      	cmp	r0, #8
    d5d0:	d116      	bne.n	d600 <ExecuteLinkAdr+0x88>
    d5d2:	466b      	mov	r3, sp
    d5d4:	781b      	ldrb	r3, [r3, #0]
    d5d6:	a907      	add	r1, sp, #28
    d5d8:	708b      	strb	r3, [r1, #2]
    d5da:	3014      	adds	r0, #20
    d5dc:	4b2a      	ldr	r3, [pc, #168]	; (d688 <ExecuteLinkAdr+0x110>)
    d5de:	800e      	strh	r6, [r1, #0]
    d5e0:	4798      	blx	r3
    d5e2:	2201      	movs	r2, #1
    d5e4:	5d3b      	ldrb	r3, [r7, r4]
    d5e6:	2010      	movs	r0, #16
    d5e8:	4313      	orrs	r3, r2
    d5ea:	553b      	strb	r3, [r7, r4]
    d5ec:	ab04      	add	r3, sp, #16
    d5ee:	1d59      	adds	r1, r3, #5
    d5f0:	4b24      	ldr	r3, [pc, #144]	; (d684 <ExecuteLinkAdr+0x10c>)
    d5f2:	4798      	blx	r3
    d5f4:	2808      	cmp	r0, #8
    d5f6:	d103      	bne.n	d600 <ExecuteLinkAdr+0x88>
    d5f8:	2202      	movs	r2, #2
    d5fa:	5d3b      	ldrb	r3, [r7, r4]
    d5fc:	4313      	orrs	r3, r2
    d5fe:	553b      	strb	r3, [r7, r4]
    d600:	af05      	add	r7, sp, #20
    d602:	4b20      	ldr	r3, [pc, #128]	; (d684 <ExecuteLinkAdr+0x10c>)
    d604:	0039      	movs	r1, r7
    d606:	201d      	movs	r0, #29
    d608:	4798      	blx	r3
    d60a:	4b1d      	ldr	r3, [pc, #116]	; (d680 <ExecuteLinkAdr+0x108>)
    d60c:	2808      	cmp	r0, #8
    d60e:	d103      	bne.n	d618 <ExecuteLinkAdr+0xa0>
    d610:	2204      	movs	r2, #4
    d612:	5d19      	ldrb	r1, [r3, r4]
    d614:	430a      	orrs	r2, r1
    d616:	551a      	strb	r2, [r3, r4]
    d618:	2207      	movs	r2, #7
    d61a:	5d19      	ldrb	r1, [r3, r4]
    d61c:	4011      	ands	r1, r2
    d61e:	4291      	cmp	r1, r2
    d620:	d122      	bne.n	d668 <ExecuteLinkAdr+0xf0>
    d622:	22bc      	movs	r2, #188	; 0xbc
    d624:	32ff      	adds	r2, #255	; 0xff
    d626:	549e      	strb	r6, [r3, r2]
    d628:	001a      	movs	r2, r3
    d62a:	32bc      	adds	r2, #188	; 0xbc
    d62c:	32ff      	adds	r2, #255	; 0xff
    d62e:	0a36      	lsrs	r6, r6, #8
    d630:	7056      	strb	r6, [r2, #1]
    d632:	aa04      	add	r2, sp, #16
    d634:	7950      	ldrb	r0, [r2, #5]
    d636:	22dc      	movs	r2, #220	; 0xdc
    d638:	0052      	lsls	r2, r2, #1
    d63a:	5498      	strb	r0, [r3, r2]
    d63c:	20be      	movs	r0, #190	; 0xbe
    d63e:	2470      	movs	r4, #112	; 0x70
    d640:	78ea      	ldrb	r2, [r5, #3]
    d642:	30ff      	adds	r0, #255	; 0xff
    d644:	0912      	lsrs	r2, r2, #4
    d646:	400a      	ands	r2, r1
    d648:	5c19      	ldrb	r1, [r3, r0]
    d64a:	0112      	lsls	r2, r2, #4
    d64c:	43a1      	bics	r1, r4
    d64e:	430a      	orrs	r2, r1
    d650:	541a      	strb	r2, [r3, r0]
    d652:	78e9      	ldrb	r1, [r5, #3]
    d654:	3c61      	subs	r4, #97	; 0x61
    d656:	b2d2      	uxtb	r2, r2
    d658:	4021      	ands	r1, r4
    d65a:	43a2      	bics	r2, r4
    d65c:	430a      	orrs	r2, r1
    d65e:	541a      	strb	r2, [r3, r0]
    d660:	22ba      	movs	r2, #186	; 0xba
    d662:	7839      	ldrb	r1, [r7, #0]
    d664:	32ff      	adds	r2, #255	; 0xff
    d666:	5499      	strb	r1, [r3, r2]
    d668:	22dd      	movs	r2, #221	; 0xdd
    d66a:	4905      	ldr	r1, [pc, #20]	; (d680 <ExecuteLinkAdr+0x108>)
    d66c:	0052      	lsls	r2, r2, #1
    d66e:	5c8b      	ldrb	r3, [r1, r2]
    d670:	9803      	ldr	r0, [sp, #12]
    d672:	3301      	adds	r3, #1
    d674:	548b      	strb	r3, [r1, r2]
    d676:	b009      	add	sp, #36	; 0x24
    d678:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d67a:	46c0      	nop			; (mov r8, r8)
    d67c:	00015c7d 	.word	0x00015c7d
    d680:	200021a8 	.word	0x200021a8
    d684:	0000a941 	.word	0x0000a941
    d688:	0000aa4d 	.word	0x0000aa4d

0000d68c <PrepareJoinRequestFrame>:
    d68c:	2210      	movs	r2, #16
    d68e:	b573      	push	{r0, r1, r4, r5, r6, lr}
    d690:	4d1b      	ldr	r5, [pc, #108]	; (d700 <PrepareJoinRequestFrame+0x74>)
    d692:	4b1c      	ldr	r3, [pc, #112]	; (d704 <PrepareJoinRequestFrame+0x78>)
    d694:	32ff      	adds	r2, #255	; 0xff
    d696:	2100      	movs	r1, #0
    d698:	0028      	movs	r0, r5
    d69a:	4798      	blx	r3
    d69c:	2300      	movs	r3, #0
    d69e:	203c      	movs	r0, #60	; 0x3c
    d6a0:	4c19      	ldr	r4, [pc, #100]	; (d708 <PrepareJoinRequestFrame+0x7c>)
    d6a2:	702b      	strb	r3, [r5, #0]
    d6a4:	1ac1      	subs	r1, r0, r3
    d6a6:	5c61      	ldrb	r1, [r4, r1]
    d6a8:	18ea      	adds	r2, r5, r3
    d6aa:	3301      	adds	r3, #1
    d6ac:	7051      	strb	r1, [r2, #1]
    d6ae:	2b08      	cmp	r3, #8
    d6b0:	d1f8      	bne.n	d6a4 <PrepareJoinRequestFrame+0x18>
    d6b2:	2300      	movs	r3, #0
    d6b4:	2044      	movs	r0, #68	; 0x44
    d6b6:	1ac1      	subs	r1, r0, r3
    d6b8:	5c61      	ldrb	r1, [r4, r1]
    d6ba:	18ea      	adds	r2, r5, r3
    d6bc:	3301      	adds	r3, #1
    d6be:	7251      	strb	r1, [r2, #9]
    d6c0:	2b08      	cmp	r3, #8
    d6c2:	d1f8      	bne.n	d6b6 <PrepareJoinRequestFrame+0x2a>
    d6c4:	4b11      	ldr	r3, [pc, #68]	; (d70c <PrepareJoinRequestFrame+0x80>)
    d6c6:	4798      	blx	r3
    d6c8:	4b11      	ldr	r3, [pc, #68]	; (d710 <PrepareJoinRequestFrame+0x84>)
    d6ca:	4912      	ldr	r1, [pc, #72]	; (d714 <PrepareJoinRequestFrame+0x88>)
    d6cc:	4798      	blx	r3
    d6ce:	34a4      	adds	r4, #164	; 0xa4
    d6d0:	8021      	strh	r1, [r4, #0]
    d6d2:	2202      	movs	r2, #2
    d6d4:	0021      	movs	r1, r4
    d6d6:	4810      	ldr	r0, [pc, #64]	; (d718 <PrepareJoinRequestFrame+0x8c>)
    d6d8:	4c10      	ldr	r4, [pc, #64]	; (d71c <PrepareJoinRequestFrame+0x90>)
    d6da:	47a0      	blx	r4
    d6dc:	4e10      	ldr	r6, [pc, #64]	; (d720 <PrepareJoinRequestFrame+0x94>)
    d6de:	2313      	movs	r3, #19
    d6e0:	0031      	movs	r1, r6
    d6e2:	002a      	movs	r2, r5
    d6e4:	480f      	ldr	r0, [pc, #60]	; (d724 <PrepareJoinRequestFrame+0x98>)
    d6e6:	4d10      	ldr	r5, [pc, #64]	; (d728 <PrepareJoinRequestFrame+0x9c>)
    d6e8:	47a8      	blx	r5
    d6ea:	0031      	movs	r1, r6
    d6ec:	2204      	movs	r2, #4
    d6ee:	a801      	add	r0, sp, #4
    d6f0:	47a0      	blx	r4
    d6f2:	2204      	movs	r2, #4
    d6f4:	a901      	add	r1, sp, #4
    d6f6:	480d      	ldr	r0, [pc, #52]	; (d72c <PrepareJoinRequestFrame+0xa0>)
    d6f8:	47a0      	blx	r4
    d6fa:	2017      	movs	r0, #23
    d6fc:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    d6fe:	46c0      	nop			; (mov r8, r8)
    d700:	20002369 	.word	0x20002369
    d704:	00015d01 	.word	0x00015d01
    d708:	200021a8 	.word	0x200021a8
    d70c:	00015e81 	.word	0x00015e81
    d710:	00012d75 	.word	0x00012d75
    d714:	0000ffff 	.word	0x0000ffff
    d718:	2000237a 	.word	0x2000237a
    d71c:	00015c7d 	.word	0x00015c7d
    d720:	20000fd2 	.word	0x20000fd2
    d724:	200021cd 	.word	0x200021cd
    d728:	000104f9 	.word	0x000104f9
    d72c:	2000237c 	.word	0x2000237c

0000d730 <ConfigureRadioRx>:
    d730:	b5f0      	push	{r4, r5, r6, r7, lr}
    d732:	b087      	sub	sp, #28
    d734:	466b      	mov	r3, sp
    d736:	2600      	movs	r6, #0
    d738:	1ddc      	adds	r4, r3, #7
    d73a:	71d8      	strb	r0, [r3, #7]
    d73c:	729e      	strb	r6, [r3, #10]
    d73e:	466a      	mov	r2, sp
    d740:	2301      	movs	r3, #1
    d742:	72d3      	strb	r3, [r2, #11]
    d744:	2215      	movs	r2, #21
    d746:	ad03      	add	r5, sp, #12
    d748:	4f11      	ldr	r7, [pc, #68]	; (d790 <ConfigureRadioRx+0x60>)
    d74a:	9100      	str	r1, [sp, #0]
    d74c:	446a      	add	r2, sp
    d74e:	0021      	movs	r1, r4
    d750:	2023      	movs	r0, #35	; 0x23
    d752:	80ae      	strh	r6, [r5, #4]
    d754:	47b8      	blx	r7
    d756:	2216      	movs	r2, #22
    d758:	0021      	movs	r1, r4
    d75a:	446a      	add	r2, sp
    d75c:	2024      	movs	r0, #36	; 0x24
    d75e:	47b8      	blx	r7
    d760:	2217      	movs	r2, #23
    d762:	0021      	movs	r1, r4
    d764:	446a      	add	r2, sp
    d766:	2025      	movs	r0, #37	; 0x25
    d768:	47b8      	blx	r7
    d76a:	9b00      	ldr	r3, [sp, #0]
    d76c:	0028      	movs	r0, r5
    d76e:	9303      	str	r3, [sp, #12]
    d770:	4b08      	ldr	r3, [pc, #32]	; (d794 <ConfigureRadioRx+0x64>)
    d772:	80ae      	strh	r6, [r5, #4]
    d774:	4798      	blx	r3
    d776:	230a      	movs	r3, #10
    d778:	446b      	add	r3, sp
    d77a:	0019      	movs	r1, r3
    d77c:	4c06      	ldr	r4, [pc, #24]	; (d798 <ConfigureRadioRx+0x68>)
    d77e:	2014      	movs	r0, #20
    d780:	47a0      	blx	r4
    d782:	230b      	movs	r3, #11
    d784:	446b      	add	r3, sp
    d786:	0019      	movs	r1, r3
    d788:	2006      	movs	r0, #6
    d78a:	47a0      	blx	r4
    d78c:	b007      	add	sp, #28
    d78e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d790:	0000a925 	.word	0x0000a925
    d794:	0000cd21 	.word	0x0000cd21
    d798:	00010ee1 	.word	0x00010ee1

0000d79c <LorawanReceiveWindow1Callback>:
    d79c:	b537      	push	{r0, r1, r2, r4, r5, lr}
    d79e:	4c18      	ldr	r4, [pc, #96]	; (d800 <LorawanReceiveWindow1Callback+0x64>)
    d7a0:	0023      	movs	r3, r4
    d7a2:	335c      	adds	r3, #92	; 0x5c
    d7a4:	781b      	ldrb	r3, [r3, #0]
    d7a6:	b25a      	sxtb	r2, r3
    d7a8:	2a00      	cmp	r2, #0
    d7aa:	db28      	blt.n	d7fe <LorawanReceiveWindow1Callback+0x62>
    d7ac:	0022      	movs	r2, r4
    d7ae:	32d4      	adds	r2, #212	; 0xd4
    d7b0:	7812      	ldrb	r2, [r2, #0]
    d7b2:	2a04      	cmp	r2, #4
    d7b4:	d103      	bne.n	d7be <LorawanReceiveWindow1Callback+0x22>
    d7b6:	07db      	lsls	r3, r3, #31
    d7b8:	d501      	bpl.n	d7be <LorawanReceiveWindow1Callback+0x22>
    d7ba:	4b12      	ldr	r3, [pc, #72]	; (d804 <LorawanReceiveWindow1Callback+0x68>)
    d7bc:	4798      	blx	r3
    d7be:	0021      	movs	r1, r4
    d7c0:	220e      	movs	r2, #14
    d7c2:	315c      	adds	r1, #92	; 0x5c
    d7c4:	780b      	ldrb	r3, [r1, #0]
    d7c6:	ad01      	add	r5, sp, #4
    d7c8:	4393      	bics	r3, r2
    d7ca:	001a      	movs	r2, r3
    d7cc:	2306      	movs	r3, #6
    d7ce:	4313      	orrs	r3, r2
    d7d0:	0022      	movs	r2, r4
    d7d2:	700b      	strb	r3, [r1, #0]
    d7d4:	3248      	adds	r2, #72	; 0x48
    d7d6:	6c63      	ldr	r3, [r4, #68]	; 0x44
    d7d8:	7811      	ldrb	r1, [r2, #0]
    d7da:	0a1b      	lsrs	r3, r3, #8
    d7dc:	3449      	adds	r4, #73	; 0x49
    d7de:	0609      	lsls	r1, r1, #24
    d7e0:	4319      	orrs	r1, r3
    d7e2:	7820      	ldrb	r0, [r4, #0]
    d7e4:	4b08      	ldr	r3, [pc, #32]	; (d808 <LorawanReceiveWindow1Callback+0x6c>)
    d7e6:	4798      	blx	r3
    d7e8:	2300      	movs	r3, #0
    d7ea:	702b      	strb	r3, [r5, #0]
    d7ec:	466b      	mov	r3, sp
    d7ee:	0021      	movs	r1, r4
    d7f0:	1d9a      	adds	r2, r3, #6
    d7f2:	2003      	movs	r0, #3
    d7f4:	4b05      	ldr	r3, [pc, #20]	; (d80c <LorawanReceiveWindow1Callback+0x70>)
    d7f6:	4798      	blx	r3
    d7f8:	0028      	movs	r0, r5
    d7fa:	4b05      	ldr	r3, [pc, #20]	; (d810 <LorawanReceiveWindow1Callback+0x74>)
    d7fc:	4798      	blx	r3
    d7fe:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    d800:	200021a8 	.word	0x200021a8
    d804:	000106c1 	.word	0x000106c1
    d808:	0000d731 	.word	0x0000d731
    d80c:	0000a925 	.word	0x0000a925
    d810:	000120f5 	.word	0x000120f5

0000d814 <ConfigureRadioTx>:
    d814:	b5f0      	push	{r4, r5, r6, r7, lr}
    d816:	2517      	movs	r5, #23
    d818:	2300      	movs	r3, #0
    d81a:	2616      	movs	r6, #22
    d81c:	2701      	movs	r7, #1
    d81e:	b087      	sub	sp, #28
    d820:	ac01      	add	r4, sp, #4
    d822:	446d      	add	r5, sp
    d824:	9001      	str	r0, [sp, #4]
    d826:	702b      	strb	r3, [r5, #0]
    d828:	0020      	movs	r0, r4
    d82a:	4b10      	ldr	r3, [pc, #64]	; (d86c <ConfigureRadioTx+0x58>)
    d82c:	446e      	add	r6, sp
    d82e:	9102      	str	r1, [sp, #8]
    d830:	9203      	str	r2, [sp, #12]
    d832:	7037      	strb	r7, [r6, #0]
    d834:	4798      	blx	r3
    d836:	79e3      	ldrb	r3, [r4, #7]
    d838:	4c0d      	ldr	r4, [pc, #52]	; (d870 <ConfigureRadioTx+0x5c>)
    d83a:	2b00      	cmp	r3, #0
    d83c:	d00b      	beq.n	d856 <ConfigureRadioTx+0x42>
    d83e:	23db      	movs	r3, #219	; 0xdb
    d840:	4a0c      	ldr	r2, [pc, #48]	; (d874 <ConfigureRadioTx+0x60>)
    d842:	005b      	lsls	r3, r3, #1
    d844:	54d7      	strb	r7, [r2, r3]
    d846:	490c      	ldr	r1, [pc, #48]	; (d878 <ConfigureRadioTx+0x64>)
    d848:	200b      	movs	r0, #11
    d84a:	4b0c      	ldr	r3, [pc, #48]	; (d87c <ConfigureRadioTx+0x68>)
    d84c:	4798      	blx	r3
    d84e:	210a      	movs	r1, #10
    d850:	200b      	movs	r0, #11
    d852:	4469      	add	r1, sp
    d854:	47a0      	blx	r4
    d856:	a903      	add	r1, sp, #12
    d858:	2004      	movs	r0, #4
    d85a:	47a0      	blx	r4
    d85c:	0031      	movs	r1, r6
    d85e:	2014      	movs	r0, #20
    d860:	47a0      	blx	r4
    d862:	0029      	movs	r1, r5
    d864:	2006      	movs	r0, #6
    d866:	47a0      	blx	r4
    d868:	b007      	add	sp, #28
    d86a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d86c:	0000cd21 	.word	0x0000cd21
    d870:	00010ee1 	.word	0x00010ee1
    d874:	200021a8 	.word	0x200021a8
    d878:	2000235d 	.word	0x2000235d
    d87c:	00010df5 	.word	0x00010df5

0000d880 <LorawanGetChAndInitiateRadioTransmit>:
    d880:	2301      	movs	r3, #1
    d882:	b530      	push	{r4, r5, lr}
    d884:	4c46      	ldr	r4, [pc, #280]	; (d9a0 <LorawanGetChAndInitiateRadioTransmit+0x120>)
    d886:	b089      	sub	sp, #36	; 0x24
    d888:	a902      	add	r1, sp, #8
    d88a:	700b      	strb	r3, [r1, #0]
    d88c:	0023      	movs	r3, r4
    d88e:	33c1      	adds	r3, #193	; 0xc1
    d890:	781b      	ldrb	r3, [r3, #0]
    d892:	704b      	strb	r3, [r1, #1]
    d894:	0023      	movs	r3, r4
    d896:	33bf      	adds	r3, #191	; 0xbf
    d898:	781b      	ldrb	r3, [r3, #0]
    d89a:	708b      	strb	r3, [r1, #2]
    d89c:	0023      	movs	r3, r4
    d89e:	33d4      	adds	r3, #212	; 0xd4
    d8a0:	781b      	ldrb	r3, [r3, #0]
    d8a2:	2b01      	cmp	r3, #1
    d8a4:	d108      	bne.n	d8b8 <LorawanGetChAndInitiateRadioTransmit+0x38>
    d8a6:	0020      	movs	r0, r4
    d8a8:	220e      	movs	r2, #14
    d8aa:	305c      	adds	r0, #92	; 0x5c
    d8ac:	7803      	ldrb	r3, [r0, #0]
    d8ae:	4393      	bics	r3, r2
    d8b0:	001a      	movs	r2, r3
    d8b2:	230c      	movs	r3, #12
    d8b4:	4313      	orrs	r3, r2
    d8b6:	7003      	strb	r3, [r0, #0]
    d8b8:	aa05      	add	r2, sp, #20
    d8ba:	202f      	movs	r0, #47	; 0x2f
    d8bc:	4d39      	ldr	r5, [pc, #228]	; (d9a4 <LorawanGetChAndInitiateRadioTransmit+0x124>)
    d8be:	47a8      	blx	r5
    d8c0:	0023      	movs	r3, r4
    d8c2:	2808      	cmp	r0, #8
    d8c4:	d132      	bne.n	d92c <LorawanGetChAndInitiateRadioTransmit+0xac>
    d8c6:	33d4      	adds	r3, #212	; 0xd4
    d8c8:	781b      	ldrb	r3, [r3, #0]
    d8ca:	ad03      	add	r5, sp, #12
    d8cc:	2b04      	cmp	r3, #4
    d8ce:	d104      	bne.n	d8da <LorawanGetChAndInitiateRadioTransmit+0x5a>
    d8d0:	3b03      	subs	r3, #3
    d8d2:	702b      	strb	r3, [r5, #0]
    d8d4:	0028      	movs	r0, r5
    d8d6:	4b34      	ldr	r3, [pc, #208]	; (d9a8 <LorawanGetChAndInitiateRadioTransmit+0x128>)
    d8d8:	4798      	blx	r3
    d8da:	9805      	ldr	r0, [sp, #20]
    d8dc:	4b33      	ldr	r3, [pc, #204]	; (d9ac <LorawanGetChAndInitiateRadioTransmit+0x12c>)
    d8de:	9906      	ldr	r1, [sp, #24]
    d8e0:	9a07      	ldr	r2, [sp, #28]
    d8e2:	4798      	blx	r3
    d8e4:	0023      	movs	r3, r4
    d8e6:	33a6      	adds	r3, #166	; 0xa6
    d8e8:	881b      	ldrh	r3, [r3, #0]
    d8ea:	0028      	movs	r0, r5
    d8ec:	702b      	strb	r3, [r5, #0]
    d8ee:	4b30      	ldr	r3, [pc, #192]	; (d9b0 <LorawanGetChAndInitiateRadioTransmit+0x130>)
    d8f0:	606b      	str	r3, [r5, #4]
    d8f2:	4b30      	ldr	r3, [pc, #192]	; (d9b4 <LorawanGetChAndInitiateRadioTransmit+0x134>)
    d8f4:	4798      	blx	r3
    d8f6:	2800      	cmp	r0, #0
    d8f8:	d109      	bne.n	d90e <LorawanGetChAndInitiateRadioTransmit+0x8e>
    d8fa:	220e      	movs	r2, #14
    d8fc:	345c      	adds	r4, #92	; 0x5c
    d8fe:	7823      	ldrb	r3, [r4, #0]
    d900:	4393      	bics	r3, r2
    d902:	001a      	movs	r2, r3
    d904:	2302      	movs	r3, #2
    d906:	4313      	orrs	r3, r2
    d908:	7023      	strb	r3, [r4, #0]
    d90a:	b009      	add	sp, #36	; 0x24
    d90c:	bd30      	pop	{r4, r5, pc}
    d90e:	23c0      	movs	r3, #192	; 0xc0
    d910:	2200      	movs	r2, #0
    d912:	33ff      	adds	r3, #255	; 0xff
    d914:	5ce3      	ldrb	r3, [r4, r3]
    d916:	4928      	ldr	r1, [pc, #160]	; (d9b8 <LorawanGetChAndInitiateRadioTransmit+0x138>)
    d918:	34d3      	adds	r4, #211	; 0xd3
    d91a:	4359      	muls	r1, r3
    d91c:	4b27      	ldr	r3, [pc, #156]	; (d9bc <LorawanGetChAndInitiateRadioTransmit+0x13c>)
    d91e:	7820      	ldrb	r0, [r4, #0]
    d920:	18c9      	adds	r1, r1, r3
    d922:	4b27      	ldr	r3, [pc, #156]	; (d9c0 <LorawanGetChAndInitiateRadioTransmit+0x140>)
    d924:	9200      	str	r2, [sp, #0]
    d926:	4c27      	ldr	r4, [pc, #156]	; (d9c4 <LorawanGetChAndInitiateRadioTransmit+0x144>)
    d928:	47a0      	blx	r4
    d92a:	e7ee      	b.n	d90a <LorawanGetChAndInitiateRadioTransmit+0x8a>
    d92c:	33f0      	adds	r3, #240	; 0xf0
    d92e:	781b      	ldrb	r3, [r3, #0]
    d930:	079a      	lsls	r2, r3, #30
    d932:	d516      	bpl.n	d962 <LorawanGetChAndInitiateRadioTransmit+0xe2>
    d934:	aa03      	add	r2, sp, #12
    d936:	4924      	ldr	r1, [pc, #144]	; (d9c8 <LorawanGetChAndInitiateRadioTransmit+0x148>)
    d938:	2026      	movs	r0, #38	; 0x26
    d93a:	47a8      	blx	r5
    d93c:	9b03      	ldr	r3, [sp, #12]
    d93e:	1c5a      	adds	r2, r3, #1
    d940:	d001      	beq.n	d946 <LorawanGetChAndInitiateRadioTransmit+0xc6>
    d942:	3314      	adds	r3, #20
    d944:	9303      	str	r3, [sp, #12]
    d946:	23c0      	movs	r3, #192	; 0xc0
    d948:	21fa      	movs	r1, #250	; 0xfa
    d94a:	33ff      	adds	r3, #255	; 0xff
    d94c:	5ce3      	ldrb	r3, [r4, r3]
    d94e:	9a03      	ldr	r2, [sp, #12]
    d950:	0089      	lsls	r1, r1, #2
    d952:	1ad3      	subs	r3, r2, r3
    d954:	2200      	movs	r2, #0
    d956:	4359      	muls	r1, r3
    d958:	34c9      	adds	r4, #201	; 0xc9
    d95a:	7820      	ldrb	r0, [r4, #0]
    d95c:	9200      	str	r2, [sp, #0]
    d95e:	4b1b      	ldr	r3, [pc, #108]	; (d9cc <LorawanGetChAndInitiateRadioTransmit+0x14c>)
    d960:	e7e1      	b.n	d926 <LorawanGetChAndInitiateRadioTransmit+0xa6>
    d962:	075b      	lsls	r3, r3, #29
    d964:	d508      	bpl.n	d978 <LorawanGetChAndInitiateRadioTransmit+0xf8>
    d966:	aa03      	add	r2, sp, #12
    d968:	4917      	ldr	r1, [pc, #92]	; (d9c8 <LorawanGetChAndInitiateRadioTransmit+0x148>)
    d96a:	2033      	movs	r0, #51	; 0x33
    d96c:	47a8      	blx	r5
    d96e:	9b03      	ldr	r3, [sp, #12]
    d970:	1c5a      	adds	r2, r3, #1
    d972:	d0e8      	beq.n	d946 <LorawanGetChAndInitiateRadioTransmit+0xc6>
    d974:	3301      	adds	r3, #1
    d976:	e7e5      	b.n	d944 <LorawanGetChAndInitiateRadioTransmit+0xc4>
    d978:	0023      	movs	r3, r4
    d97a:	2201      	movs	r2, #1
    d97c:	336c      	adds	r3, #108	; 0x6c
    d97e:	781b      	ldrb	r3, [r3, #0]
    d980:	401a      	ands	r2, r3
    d982:	d109      	bne.n	d998 <LorawanGetChAndInitiateRadioTransmit+0x118>
    d984:	23c0      	movs	r3, #192	; 0xc0
    d986:	33ff      	adds	r3, #255	; 0xff
    d988:	5ce3      	ldrb	r3, [r4, r3]
    d98a:	490b      	ldr	r1, [pc, #44]	; (d9b8 <LorawanGetChAndInitiateRadioTransmit+0x138>)
    d98c:	34c9      	adds	r4, #201	; 0xc9
    d98e:	4359      	muls	r1, r3
    d990:	4b0a      	ldr	r3, [pc, #40]	; (d9bc <LorawanGetChAndInitiateRadioTransmit+0x13c>)
    d992:	7820      	ldrb	r0, [r4, #0]
    d994:	18c9      	adds	r1, r1, r3
    d996:	e7e1      	b.n	d95c <LorawanGetChAndInitiateRadioTransmit+0xdc>
    d998:	4b0d      	ldr	r3, [pc, #52]	; (d9d0 <LorawanGetChAndInitiateRadioTransmit+0x150>)
    d99a:	4798      	blx	r3
    d99c:	e7b5      	b.n	d90a <LorawanGetChAndInitiateRadioTransmit+0x8a>
    d99e:	46c0      	nop			; (mov r8, r8)
    d9a0:	200021a8 	.word	0x200021a8
    d9a4:	0000a925 	.word	0x0000a925
    d9a8:	000120f5 	.word	0x000120f5
    d9ac:	0000d815 	.word	0x0000d815
    d9b0:	20002379 	.word	0x20002379
    d9b4:	00011831 	.word	0x00011831
    d9b8:	fffffc18 	.word	0xfffffc18
    d9bc:	001e8480 	.word	0x001e8480
    d9c0:	0000d9d5 	.word	0x0000d9d5
    d9c4:	0000bcad 	.word	0x0000bcad
    d9c8:	20002267 	.word	0x20002267
    d9cc:	0000da89 	.word	0x0000da89
    d9d0:	0000d215 	.word	0x0000d215

0000d9d4 <TransmissionErrorCallback>:
    d9d4:	b530      	push	{r4, r5, lr}
    d9d6:	4c22      	ldr	r4, [pc, #136]	; (da60 <TransmissionErrorCallback+0x8c>)
    d9d8:	2501      	movs	r5, #1
    d9da:	0023      	movs	r3, r4
    d9dc:	b08b      	sub	sp, #44	; 0x2c
    d9de:	a903      	add	r1, sp, #12
    d9e0:	700d      	strb	r5, [r1, #0]
    d9e2:	33c1      	adds	r3, #193	; 0xc1
    d9e4:	781b      	ldrb	r3, [r3, #0]
    d9e6:	aa07      	add	r2, sp, #28
    d9e8:	704b      	strb	r3, [r1, #1]
    d9ea:	0023      	movs	r3, r4
    d9ec:	33bf      	adds	r3, #191	; 0xbf
    d9ee:	781b      	ldrb	r3, [r3, #0]
    d9f0:	202f      	movs	r0, #47	; 0x2f
    d9f2:	708b      	strb	r3, [r1, #2]
    d9f4:	4b1b      	ldr	r3, [pc, #108]	; (da64 <TransmissionErrorCallback+0x90>)
    d9f6:	4798      	blx	r3
    d9f8:	2808      	cmp	r0, #8
    d9fa:	d121      	bne.n	da40 <TransmissionErrorCallback+0x6c>
    d9fc:	a804      	add	r0, sp, #16
    d9fe:	4b1a      	ldr	r3, [pc, #104]	; (da68 <TransmissionErrorCallback+0x94>)
    da00:	7005      	strb	r5, [r0, #0]
    da02:	4798      	blx	r3
    da04:	9807      	ldr	r0, [sp, #28]
    da06:	4b19      	ldr	r3, [pc, #100]	; (da6c <TransmissionErrorCallback+0x98>)
    da08:	9908      	ldr	r1, [sp, #32]
    da0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    da0c:	4798      	blx	r3
    da0e:	0023      	movs	r3, r4
    da10:	33a6      	adds	r3, #166	; 0xa6
    da12:	881b      	ldrh	r3, [r3, #0]
    da14:	a805      	add	r0, sp, #20
    da16:	7003      	strb	r3, [r0, #0]
    da18:	4b15      	ldr	r3, [pc, #84]	; (da70 <TransmissionErrorCallback+0x9c>)
    da1a:	6043      	str	r3, [r0, #4]
    da1c:	4b15      	ldr	r3, [pc, #84]	; (da74 <TransmissionErrorCallback+0xa0>)
    da1e:	4798      	blx	r3
    da20:	2800      	cmp	r0, #0
    da22:	d01b      	beq.n	da5c <TransmissionErrorCallback+0x88>
    da24:	0023      	movs	r3, r4
    da26:	33d4      	adds	r3, #212	; 0xd4
    da28:	781b      	ldrb	r3, [r3, #0]
    da2a:	42ab      	cmp	r3, r5
    da2c:	d108      	bne.n	da40 <TransmissionErrorCallback+0x6c>
    da2e:	0021      	movs	r1, r4
    da30:	220e      	movs	r2, #14
    da32:	315c      	adds	r1, #92	; 0x5c
    da34:	780b      	ldrb	r3, [r1, #0]
    da36:	4393      	bics	r3, r2
    da38:	001a      	movs	r2, r3
    da3a:	230c      	movs	r3, #12
    da3c:	4313      	orrs	r3, r2
    da3e:	700b      	strb	r3, [r1, #0]
    da40:	23c0      	movs	r3, #192	; 0xc0
    da42:	2200      	movs	r2, #0
    da44:	33ff      	adds	r3, #255	; 0xff
    da46:	5ce3      	ldrb	r3, [r4, r3]
    da48:	490b      	ldr	r1, [pc, #44]	; (da78 <TransmissionErrorCallback+0xa4>)
    da4a:	34d3      	adds	r4, #211	; 0xd3
    da4c:	4359      	muls	r1, r3
    da4e:	4b0b      	ldr	r3, [pc, #44]	; (da7c <TransmissionErrorCallback+0xa8>)
    da50:	7820      	ldrb	r0, [r4, #0]
    da52:	18c9      	adds	r1, r1, r3
    da54:	9200      	str	r2, [sp, #0]
    da56:	4b0a      	ldr	r3, [pc, #40]	; (da80 <TransmissionErrorCallback+0xac>)
    da58:	4c0a      	ldr	r4, [pc, #40]	; (da84 <TransmissionErrorCallback+0xb0>)
    da5a:	47a0      	blx	r4
    da5c:	b00b      	add	sp, #44	; 0x2c
    da5e:	bd30      	pop	{r4, r5, pc}
    da60:	200021a8 	.word	0x200021a8
    da64:	0000a925 	.word	0x0000a925
    da68:	000120f5 	.word	0x000120f5
    da6c:	0000d815 	.word	0x0000d815
    da70:	20002379 	.word	0x20002379
    da74:	00011831 	.word	0x00011831
    da78:	fffffc18 	.word	0xfffffc18
    da7c:	001e8480 	.word	0x001e8480
    da80:	0000d9d5 	.word	0x0000d9d5
    da84:	0000bcad 	.word	0x0000bcad

0000da88 <UnconfirmedTransmissionCallback>:
    da88:	b5f0      	push	{r4, r5, r6, r7, lr}
    da8a:	4c38      	ldr	r4, [pc, #224]	; (db6c <UnconfirmedTransmissionCallback+0xe4>)
    da8c:	b08b      	sub	sp, #44	; 0x2c
    da8e:	0023      	movs	r3, r4
    da90:	33a6      	adds	r3, #166	; 0xa6
    da92:	881b      	ldrh	r3, [r3, #0]
    da94:	af05      	add	r7, sp, #20
    da96:	703b      	strb	r3, [r7, #0]
    da98:	4b35      	ldr	r3, [pc, #212]	; (db70 <UnconfirmedTransmissionCallback+0xe8>)
    da9a:	a903      	add	r1, sp, #12
    da9c:	9306      	str	r3, [sp, #24]
    da9e:	2301      	movs	r3, #1
    daa0:	700b      	strb	r3, [r1, #0]
    daa2:	0023      	movs	r3, r4
    daa4:	0026      	movs	r6, r4
    daa6:	33c1      	adds	r3, #193	; 0xc1
    daa8:	781b      	ldrb	r3, [r3, #0]
    daaa:	36bf      	adds	r6, #191	; 0xbf
    daac:	704b      	strb	r3, [r1, #1]
    daae:	7833      	ldrb	r3, [r6, #0]
    dab0:	aa07      	add	r2, sp, #28
    dab2:	202f      	movs	r0, #47	; 0x2f
    dab4:	4d2f      	ldr	r5, [pc, #188]	; (db74 <UnconfirmedTransmissionCallback+0xec>)
    dab6:	708b      	strb	r3, [r1, #2]
    dab8:	47a8      	blx	r5
    daba:	2808      	cmp	r0, #8
    dabc:	d12c      	bne.n	db18 <UnconfirmedTransmissionCallback+0x90>
    dabe:	2301      	movs	r3, #1
    dac0:	a804      	add	r0, sp, #16
    dac2:	7003      	strb	r3, [r0, #0]
    dac4:	4b2c      	ldr	r3, [pc, #176]	; (db78 <UnconfirmedTransmissionCallback+0xf0>)
    dac6:	4798      	blx	r3
    dac8:	9807      	ldr	r0, [sp, #28]
    daca:	4b2c      	ldr	r3, [pc, #176]	; (db7c <UnconfirmedTransmissionCallback+0xf4>)
    dacc:	9908      	ldr	r1, [sp, #32]
    dace:	9a09      	ldr	r2, [sp, #36]	; 0x24
    dad0:	4798      	blx	r3
    dad2:	0038      	movs	r0, r7
    dad4:	4b2a      	ldr	r3, [pc, #168]	; (db80 <UnconfirmedTransmissionCallback+0xf8>)
    dad6:	4798      	blx	r3
    dad8:	2800      	cmp	r0, #0
    dada:	d01b      	beq.n	db14 <UnconfirmedTransmissionCallback+0x8c>
    dadc:	0023      	movs	r3, r4
    dade:	33d4      	adds	r3, #212	; 0xd4
    dae0:	781b      	ldrb	r3, [r3, #0]
    dae2:	2b01      	cmp	r3, #1
    dae4:	d108      	bne.n	daf8 <UnconfirmedTransmissionCallback+0x70>
    dae6:	0021      	movs	r1, r4
    dae8:	220e      	movs	r2, #14
    daea:	315c      	adds	r1, #92	; 0x5c
    daec:	780b      	ldrb	r3, [r1, #0]
    daee:	4393      	bics	r3, r2
    daf0:	001a      	movs	r2, r3
    daf2:	230c      	movs	r3, #12
    daf4:	4313      	orrs	r3, r2
    daf6:	700b      	strb	r3, [r1, #0]
    daf8:	23c0      	movs	r3, #192	; 0xc0
    dafa:	2200      	movs	r2, #0
    dafc:	33ff      	adds	r3, #255	; 0xff
    dafe:	5ce3      	ldrb	r3, [r4, r3]
    db00:	4920      	ldr	r1, [pc, #128]	; (db84 <UnconfirmedTransmissionCallback+0xfc>)
    db02:	34d3      	adds	r4, #211	; 0xd3
    db04:	4359      	muls	r1, r3
    db06:	4b20      	ldr	r3, [pc, #128]	; (db88 <UnconfirmedTransmissionCallback+0x100>)
    db08:	7820      	ldrb	r0, [r4, #0]
    db0a:	18c9      	adds	r1, r1, r3
    db0c:	4b1f      	ldr	r3, [pc, #124]	; (db8c <UnconfirmedTransmissionCallback+0x104>)
    db0e:	9200      	str	r2, [sp, #0]
    db10:	4c1f      	ldr	r4, [pc, #124]	; (db90 <UnconfirmedTransmissionCallback+0x108>)
    db12:	47a0      	blx	r4
    db14:	b00b      	add	sp, #44	; 0x2c
    db16:	bdf0      	pop	{r4, r5, r6, r7, pc}
    db18:	23fa      	movs	r3, #250	; 0xfa
    db1a:	00db      	lsls	r3, r3, #3
    db1c:	9304      	str	r3, [sp, #16]
    db1e:	0023      	movs	r3, r4
    db20:	33f0      	adds	r3, #240	; 0xf0
    db22:	781b      	ldrb	r3, [r3, #0]
    db24:	079a      	lsls	r2, r3, #30
    db26:	d516      	bpl.n	db56 <UnconfirmedTransmissionCallback+0xce>
    db28:	aa04      	add	r2, sp, #16
    db2a:	0031      	movs	r1, r6
    db2c:	2026      	movs	r0, #38	; 0x26
    db2e:	47a8      	blx	r5
    db30:	9b04      	ldr	r3, [sp, #16]
    db32:	1c5a      	adds	r2, r3, #1
    db34:	d001      	beq.n	db3a <UnconfirmedTransmissionCallback+0xb2>
    db36:	3314      	adds	r3, #20
    db38:	9304      	str	r3, [sp, #16]
    db3a:	23c0      	movs	r3, #192	; 0xc0
    db3c:	33ff      	adds	r3, #255	; 0xff
    db3e:	5ce3      	ldrb	r3, [r4, r3]
    db40:	9a04      	ldr	r2, [sp, #16]
    db42:	21fa      	movs	r1, #250	; 0xfa
    db44:	1ad3      	subs	r3, r2, r3
    db46:	2200      	movs	r2, #0
    db48:	0089      	lsls	r1, r1, #2
    db4a:	34c9      	adds	r4, #201	; 0xc9
    db4c:	4359      	muls	r1, r3
    db4e:	7820      	ldrb	r0, [r4, #0]
    db50:	4b10      	ldr	r3, [pc, #64]	; (db94 <UnconfirmedTransmissionCallback+0x10c>)
    db52:	9200      	str	r2, [sp, #0]
    db54:	e7dc      	b.n	db10 <UnconfirmedTransmissionCallback+0x88>
    db56:	075b      	lsls	r3, r3, #29
    db58:	d5ef      	bpl.n	db3a <UnconfirmedTransmissionCallback+0xb2>
    db5a:	aa04      	add	r2, sp, #16
    db5c:	0031      	movs	r1, r6
    db5e:	2033      	movs	r0, #51	; 0x33
    db60:	47a8      	blx	r5
    db62:	9b04      	ldr	r3, [sp, #16]
    db64:	1c5a      	adds	r2, r3, #1
    db66:	d0e8      	beq.n	db3a <UnconfirmedTransmissionCallback+0xb2>
    db68:	3301      	adds	r3, #1
    db6a:	e7e5      	b.n	db38 <UnconfirmedTransmissionCallback+0xb0>
    db6c:	200021a8 	.word	0x200021a8
    db70:	20002379 	.word	0x20002379
    db74:	0000a925 	.word	0x0000a925
    db78:	000120f5 	.word	0x000120f5
    db7c:	0000d815 	.word	0x0000d815
    db80:	00011831 	.word	0x00011831
    db84:	fffffc18 	.word	0xfffffc18
    db88:	001e8480 	.word	0x001e8480
    db8c:	0000d9d5 	.word	0x0000d9d5
    db90:	0000bcad 	.word	0x0000bcad
    db94:	0000da89 	.word	0x0000da89

0000db98 <UpdateJoinInProgress>:
    db98:	b570      	push	{r4, r5, r6, lr}
    db9a:	2504      	movs	r5, #4
    db9c:	4c0a      	ldr	r4, [pc, #40]	; (dbc8 <UpdateJoinInProgress+0x30>)
    db9e:	0002      	movs	r2, r0
    dba0:	0021      	movs	r1, r4
    dba2:	346c      	adds	r4, #108	; 0x6c
    dba4:	7826      	ldrb	r6, [r4, #0]
    dba6:	2001      	movs	r0, #1
    dba8:	4335      	orrs	r5, r6
    dbaa:	7025      	strb	r5, [r4, #0]
    dbac:	2407      	movs	r4, #7
    dbae:	4022      	ands	r2, r4
    dbb0:	4082      	lsls	r2, r0
    dbb2:	315c      	adds	r1, #92	; 0x5c
    dbb4:	780b      	ldrb	r3, [r1, #0]
    dbb6:	1924      	adds	r4, r4, r4
    dbb8:	4383      	bics	r3, r0
    dbba:	43a3      	bics	r3, r4
    dbbc:	4313      	orrs	r3, r2
    dbbe:	700b      	strb	r3, [r1, #0]
    dbc0:	210b      	movs	r1, #11
    dbc2:	4b02      	ldr	r3, [pc, #8]	; (dbcc <UpdateJoinInProgress+0x34>)
    dbc4:	4798      	blx	r3
    dbc6:	bd70      	pop	{r4, r5, r6, pc}
    dbc8:	200021a8 	.word	0x200021a8
    dbcc:	0000ad0d 	.word	0x0000ad0d

0000dbd0 <LORAWAN_Join>:
    dbd0:	b573      	push	{r0, r1, r4, r5, r6, lr}
    dbd2:	4c31      	ldr	r4, [pc, #196]	; (dc98 <LORAWAN_Join+0xc8>)
    dbd4:	0005      	movs	r5, r0
    dbd6:	0023      	movs	r3, r4
    dbd8:	335c      	adds	r3, #92	; 0x5c
    dbda:	781b      	ldrb	r3, [r3, #0]
    dbdc:	200f      	movs	r0, #15
    dbde:	b25a      	sxtb	r2, r3
    dbe0:	2a00      	cmp	r2, #0
    dbe2:	db46      	blt.n	dc72 <LORAWAN_Join+0xa2>
    dbe4:	3803      	subs	r0, #3
    dbe6:	065b      	lsls	r3, r3, #25
    dbe8:	d443      	bmi.n	dc72 <LORAWAN_Join+0xa2>
    dbea:	0023      	movs	r3, r4
    dbec:	336c      	adds	r3, #108	; 0x6c
    dbee:	781b      	ldrb	r3, [r3, #0]
    dbf0:	3007      	adds	r0, #7
    dbf2:	075b      	lsls	r3, r3, #29
    dbf4:	d43d      	bmi.n	dc72 <LORAWAN_Join+0xa2>
    dbf6:	0023      	movs	r3, r4
    dbf8:	33d4      	adds	r3, #212	; 0xd4
    dbfa:	781b      	ldrb	r3, [r3, #0]
    dbfc:	2b04      	cmp	r3, #4
    dbfe:	d033      	beq.n	dc68 <LORAWAN_Join+0x98>
    dc00:	0023      	movs	r3, r4
    dc02:	33d4      	adds	r3, #212	; 0xd4
    dc04:	781b      	ldrb	r3, [r3, #0]
    dc06:	2b01      	cmp	r3, #1
    dc08:	d105      	bne.n	dc16 <LORAWAN_Join+0x46>
    dc0a:	0023      	movs	r3, r4
    dc0c:	335c      	adds	r3, #92	; 0x5c
    dc0e:	781a      	ldrb	r2, [r3, #0]
    dc10:	230e      	movs	r3, #14
    dc12:	421a      	tst	r2, r3
    dc14:	d12c      	bne.n	dc70 <LORAWAN_Join+0xa0>
    dc16:	2102      	movs	r1, #2
    dc18:	2001      	movs	r0, #1
    dc1a:	4e20      	ldr	r6, [pc, #128]	; (dc9c <LORAWAN_Join+0xcc>)
    dc1c:	7025      	strb	r5, [r4, #0]
    dc1e:	47b0      	blx	r6
    dc20:	0023      	movs	r3, r4
    dc22:	33b6      	adds	r3, #182	; 0xb6
    dc24:	781b      	ldrb	r3, [r3, #0]
    dc26:	2d00      	cmp	r5, #0
    dc28:	d124      	bne.n	dc74 <LORAWAN_Join+0xa4>
    dc2a:	200b      	movs	r0, #11
    dc2c:	4003      	ands	r3, r0
    dc2e:	4283      	cmp	r3, r0
    dc30:	d11f      	bne.n	dc72 <LORAWAN_Join+0xa2>
    dc32:	0023      	movs	r3, r4
    dc34:	335c      	adds	r3, #92	; 0x5c
    dc36:	781b      	ldrb	r3, [r3, #0]
    dc38:	07db      	lsls	r3, r3, #31
    dc3a:	d503      	bpl.n	dc44 <LORAWAN_Join+0x74>
    dc3c:	0029      	movs	r1, r5
    dc3e:	3030      	adds	r0, #48	; 0x30
    dc40:	4b17      	ldr	r3, [pc, #92]	; (dca0 <LORAWAN_Join+0xd0>)
    dc42:	4798      	blx	r3
    dc44:	0022      	movs	r2, r4
    dc46:	2001      	movs	r0, #1
    dc48:	325c      	adds	r2, #92	; 0x5c
    dc4a:	7813      	ldrb	r3, [r2, #0]
    dc4c:	346c      	adds	r4, #108	; 0x6c
    dc4e:	4383      	bics	r3, r0
    dc50:	7013      	strb	r3, [r2, #0]
    dc52:	2304      	movs	r3, #4
    dc54:	7822      	ldrb	r2, [r4, #0]
    dc56:	210b      	movs	r1, #11
    dc58:	4313      	orrs	r3, r2
    dc5a:	7023      	strb	r3, [r4, #0]
    dc5c:	47b0      	blx	r6
    dc5e:	2000      	movs	r0, #0
    dc60:	4b10      	ldr	r3, [pc, #64]	; (dca4 <LORAWAN_Join+0xd4>)
    dc62:	4798      	blx	r3
    dc64:	2008      	movs	r0, #8
    dc66:	e004      	b.n	dc72 <LORAWAN_Join+0xa2>
    dc68:	4b0f      	ldr	r3, [pc, #60]	; (dca8 <LORAWAN_Join+0xd8>)
    dc6a:	4798      	blx	r3
    dc6c:	2808      	cmp	r0, #8
    dc6e:	d0c7      	beq.n	dc00 <LORAWAN_Join+0x30>
    dc70:	2011      	movs	r0, #17
    dc72:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    dc74:	2234      	movs	r2, #52	; 0x34
    dc76:	200b      	movs	r0, #11
    dc78:	4013      	ands	r3, r2
    dc7a:	4293      	cmp	r3, r2
    dc7c:	d1f9      	bne.n	dc72 <LORAWAN_Join+0xa2>
    dc7e:	3804      	subs	r0, #4
    dc80:	4b0a      	ldr	r3, [pc, #40]	; (dcac <LORAWAN_Join+0xdc>)
    dc82:	4798      	blx	r3
    dc84:	2200      	movs	r2, #0
    dc86:	34d2      	adds	r4, #210	; 0xd2
    dc88:	7820      	ldrb	r0, [r4, #0]
    dc8a:	4b09      	ldr	r3, [pc, #36]	; (dcb0 <LORAWAN_Join+0xe0>)
    dc8c:	9200      	str	r2, [sp, #0]
    dc8e:	4909      	ldr	r1, [pc, #36]	; (dcb4 <LORAWAN_Join+0xe4>)
    dc90:	4c09      	ldr	r4, [pc, #36]	; (dcb8 <LORAWAN_Join+0xe8>)
    dc92:	47a0      	blx	r4
    dc94:	e7e6      	b.n	dc64 <LORAWAN_Join+0x94>
    dc96:	46c0      	nop			; (mov r8, r8)
    dc98:	200021a8 	.word	0x200021a8
    dc9c:	0000ad0d 	.word	0x0000ad0d
    dca0:	0000aa4d 	.word	0x0000aa4d
    dca4:	00010d71 	.word	0x00010d71
    dca8:	00010689 	.word	0x00010689
    dcac:	0000db99 	.word	0x0000db99
    dcb0:	0000cbbd 	.word	0x0000cbbd
    dcb4:	0000c350 	.word	0x0000c350
    dcb8:	0000bcad 	.word	0x0000bcad

0000dcbc <EncryptFRMPayload>:
    dcbc:	b5f0      	push	{r4, r5, r6, r7, lr}
    dcbe:	0007      	movs	r7, r0
    dcc0:	2401      	movs	r4, #1
    dcc2:	b089      	sub	sp, #36	; 0x24
    dcc4:	9305      	str	r3, [sp, #20]
    dcc6:	ab0e      	add	r3, sp, #56	; 0x38
    dcc8:	9204      	str	r2, [sp, #16]
    dcca:	cb04      	ldmia	r3!, {r2}
    dccc:	9103      	str	r1, [sp, #12]
    dcce:	781d      	ldrb	r5, [r3, #0]
    dcd0:	090b      	lsrs	r3, r1, #4
    dcd2:	9206      	str	r2, [sp, #24]
    dcd4:	9302      	str	r3, [sp, #8]
    dcd6:	9b02      	ldr	r3, [sp, #8]
    dcd8:	429c      	cmp	r4, r3
    dcda:	d922      	bls.n	dd22 <EncryptFRMPayload+0x66>
    dcdc:	260f      	movs	r6, #15
    dcde:	9b03      	ldr	r3, [sp, #12]
    dce0:	4033      	ands	r3, r6
    dce2:	1e1e      	subs	r6, r3, #0
    dce4:	d01b      	beq.n	dd1e <EncryptFRMPayload+0x62>
    dce6:	9b11      	ldr	r3, [sp, #68]	; 0x44
    dce8:	0022      	movs	r2, r4
    dcea:	9300      	str	r3, [sp, #0]
    dcec:	9905      	ldr	r1, [sp, #20]
    dcee:	2301      	movs	r3, #1
    dcf0:	9804      	ldr	r0, [sp, #16]
    dcf2:	4c1d      	ldr	r4, [pc, #116]	; (dd68 <EncryptFRMPayload+0xac>)
    dcf4:	47a0      	blx	r4
    dcf6:	4c1d      	ldr	r4, [pc, #116]	; (dd6c <EncryptFRMPayload+0xb0>)
    dcf8:	4b1d      	ldr	r3, [pc, #116]	; (dd70 <EncryptFRMPayload+0xb4>)
    dcfa:	9906      	ldr	r1, [sp, #24]
    dcfc:	0020      	movs	r0, r4
    dcfe:	4798      	blx	r3
    dd00:	9b02      	ldr	r3, [sp, #8]
    dd02:	011a      	lsls	r2, r3, #4
    dd04:	2300      	movs	r3, #0
    dd06:	18ba      	adds	r2, r7, r2
    dd08:	5d1f      	ldrb	r7, [r3, r4]
    dd0a:	5cd0      	ldrb	r0, [r2, r3]
    dd0c:	18e9      	adds	r1, r5, r3
    dd0e:	4078      	eors	r0, r7
    dd10:	9f10      	ldr	r7, [sp, #64]	; 0x40
    dd12:	b2c9      	uxtb	r1, r1
    dd14:	3301      	adds	r3, #1
    dd16:	5478      	strb	r0, [r7, r1]
    dd18:	b2d9      	uxtb	r1, r3
    dd1a:	428e      	cmp	r6, r1
    dd1c:	d8f4      	bhi.n	dd08 <EncryptFRMPayload+0x4c>
    dd1e:	b009      	add	sp, #36	; 0x24
    dd20:	bdf0      	pop	{r4, r5, r6, r7, pc}
    dd22:	9b11      	ldr	r3, [sp, #68]	; 0x44
    dd24:	0022      	movs	r2, r4
    dd26:	9300      	str	r3, [sp, #0]
    dd28:	9905      	ldr	r1, [sp, #20]
    dd2a:	2301      	movs	r3, #1
    dd2c:	9804      	ldr	r0, [sp, #16]
    dd2e:	4e0e      	ldr	r6, [pc, #56]	; (dd68 <EncryptFRMPayload+0xac>)
    dd30:	47b0      	blx	r6
    dd32:	4e0e      	ldr	r6, [pc, #56]	; (dd6c <EncryptFRMPayload+0xb0>)
    dd34:	4b0e      	ldr	r3, [pc, #56]	; (dd70 <EncryptFRMPayload+0xb4>)
    dd36:	9906      	ldr	r1, [sp, #24]
    dd38:	0030      	movs	r0, r6
    dd3a:	4798      	blx	r3
    dd3c:	2300      	movs	r3, #0
    dd3e:	1e62      	subs	r2, r4, #1
    dd40:	0112      	lsls	r2, r2, #4
    dd42:	18ba      	adds	r2, r7, r2
    dd44:	9207      	str	r2, [sp, #28]
    dd46:	9a07      	ldr	r2, [sp, #28]
    dd48:	18e9      	adds	r1, r5, r3
    dd4a:	5cd0      	ldrb	r0, [r2, r3]
    dd4c:	5d9a      	ldrb	r2, [r3, r6]
    dd4e:	b2c9      	uxtb	r1, r1
    dd50:	4050      	eors	r0, r2
    dd52:	9a10      	ldr	r2, [sp, #64]	; 0x40
    dd54:	3301      	adds	r3, #1
    dd56:	5450      	strb	r0, [r2, r1]
    dd58:	2b10      	cmp	r3, #16
    dd5a:	d1f4      	bne.n	dd46 <EncryptFRMPayload+0x8a>
    dd5c:	3510      	adds	r5, #16
    dd5e:	3401      	adds	r4, #1
    dd60:	b2ed      	uxtb	r5, r5
    dd62:	b2e4      	uxtb	r4, r4
    dd64:	e7b7      	b.n	dcd6 <EncryptFRMPayload+0x1a>
    dd66:	46c0      	nop			; (mov r8, r8)
    dd68:	0000cce1 	.word	0x0000cce1
    dd6c:	20000fd2 	.word	0x20000fd2
    dd70:	000104b9 	.word	0x000104b9

0000dd74 <AssemblePacket>:
    dd74:	b5f0      	push	{r4, r5, r6, r7, lr}
    dd76:	2710      	movs	r7, #16
    dd78:	b08b      	sub	sp, #44	; 0x2c
    dd7a:	9304      	str	r3, [sp, #16]
    dd7c:	ab04      	add	r3, sp, #16
    dd7e:	829f      	strh	r7, [r3, #20]
    dd80:	2316      	movs	r3, #22
    dd82:	9205      	str	r2, [sp, #20]
    dd84:	aa04      	add	r2, sp, #16
    dd86:	189b      	adds	r3, r3, r2
    dd88:	2500      	movs	r5, #0
    dd8a:	2210      	movs	r2, #16
    dd8c:	ac08      	add	r4, sp, #32
    dd8e:	9006      	str	r0, [sp, #24]
    dd90:	9107      	str	r1, [sp, #28]
    dd92:	32ff      	adds	r2, #255	; 0xff
    dd94:	0029      	movs	r1, r5
    dd96:	4ea1      	ldr	r6, [pc, #644]	; (e01c <AssemblePacket+0x2a8>)
    dd98:	7025      	strb	r5, [r4, #0]
    dd9a:	48a1      	ldr	r0, [pc, #644]	; (e020 <AssemblePacket+0x2ac>)
    dd9c:	801d      	strh	r5, [r3, #0]
    dd9e:	47b0      	blx	r6
    dda0:	003a      	movs	r2, r7
    dda2:	0029      	movs	r1, r5
    dda4:	489f      	ldr	r0, [pc, #636]	; (e024 <AssemblePacket+0x2b0>)
    dda6:	47b0      	blx	r6
    dda8:	221f      	movs	r2, #31
    ddaa:	7823      	ldrb	r3, [r4, #0]
    ddac:	9906      	ldr	r1, [sp, #24]
    ddae:	4013      	ands	r3, r2
    ddb0:	42a9      	cmp	r1, r5
    ddb2:	d041      	beq.n	de38 <AssemblePacket+0xc4>
    ddb4:	3a9f      	subs	r2, #159	; 0x9f
    ddb6:	4313      	orrs	r3, r2
    ddb8:	7023      	strb	r3, [r4, #0]
    ddba:	4b9b      	ldr	r3, [pc, #620]	; (e028 <AssemblePacket+0x2b4>)
    ddbc:	3281      	adds	r2, #129	; 0x81
    ddbe:	336c      	adds	r3, #108	; 0x6c
    ddc0:	7819      	ldrb	r1, [r3, #0]
    ddc2:	430a      	orrs	r2, r1
    ddc4:	701a      	strb	r2, [r3, #0]
    ddc6:	22e0      	movs	r2, #224	; 0xe0
    ddc8:	7823      	ldrb	r3, [r4, #0]
    ddca:	4895      	ldr	r0, [pc, #596]	; (e020 <AssemblePacket+0x2ac>)
    ddcc:	4013      	ands	r3, r2
    ddce:	7023      	strb	r3, [r4, #0]
    ddd0:	4c95      	ldr	r4, [pc, #596]	; (e028 <AssemblePacket+0x2b4>)
    ddd2:	7403      	strb	r3, [r0, #16]
    ddd4:	3adc      	subs	r2, #220	; 0xdc
    ddd6:	4b95      	ldr	r3, [pc, #596]	; (e02c <AssemblePacket+0x2b8>)
    ddd8:	3011      	adds	r0, #17
    ddda:	1c61      	adds	r1, r4, #1
    dddc:	4798      	blx	r3
    ddde:	2315      	movs	r3, #21
    dde0:	aa04      	add	r2, sp, #16
    dde2:	8293      	strh	r3, [r2, #20]
    dde4:	2300      	movs	r3, #0
    dde6:	469c      	mov	ip, r3
    dde8:	0023      	movs	r3, r4
    ddea:	335c      	adds	r3, #92	; 0x5c
    ddec:	781b      	ldrb	r3, [r3, #0]
    ddee:	069b      	lsls	r3, r3, #26
    ddf0:	d400      	bmi.n	ddf4 <AssemblePacket+0x80>
    ddf2:	e0e2      	b.n	dfba <AssemblePacket+0x246>
    ddf4:	0023      	movs	r3, r4
    ddf6:	33bf      	adds	r3, #191	; 0xbf
    ddf8:	781a      	ldrb	r2, [r3, #0]
    ddfa:	4b8d      	ldr	r3, [pc, #564]	; (e030 <AssemblePacket+0x2bc>)
    ddfc:	781d      	ldrb	r5, [r3, #0]
    ddfe:	42aa      	cmp	r2, r5
    de00:	d200      	bcs.n	de04 <AssemblePacket+0x90>
    de02:	e0da      	b.n	dfba <AssemblePacket+0x246>
    de04:	0021      	movs	r1, r4
    de06:	0026      	movs	r6, r4
    de08:	2780      	movs	r7, #128	; 0x80
    de0a:	31a2      	adds	r1, #162	; 0xa2
    de0c:	880b      	ldrh	r3, [r1, #0]
    de0e:	36b4      	adds	r6, #180	; 0xb4
    de10:	3301      	adds	r3, #1
    de12:	b29b      	uxth	r3, r3
    de14:	800b      	strh	r3, [r1, #0]
    de16:	7836      	ldrb	r6, [r6, #0]
    de18:	427f      	negs	r7, r7
    de1a:	1c38      	adds	r0, r7, #0
    de1c:	42b3      	cmp	r3, r6
    de1e:	d10f      	bne.n	de40 <AssemblePacket+0xcc>
    de20:	0023      	movs	r3, r4
    de22:	4662      	mov	r2, ip
    de24:	33cd      	adds	r3, #205	; 0xcd
    de26:	701a      	strb	r2, [r3, #0]
    de28:	2040      	movs	r0, #64	; 0x40
    de2a:	2310      	movs	r3, #16
    de2c:	346c      	adds	r4, #108	; 0x6c
    de2e:	7822      	ldrb	r2, [r4, #0]
    de30:	4338      	orrs	r0, r7
    de32:	4313      	orrs	r3, r2
    de34:	7023      	strb	r3, [r4, #0]
    de36:	e02e      	b.n	de96 <AssemblePacket+0x122>
    de38:	2240      	movs	r2, #64	; 0x40
    de3a:	4313      	orrs	r3, r2
    de3c:	7023      	strb	r3, [r4, #0]
    de3e:	e7c2      	b.n	ddc6 <AssemblePacket+0x52>
    de40:	42b3      	cmp	r3, r6
    de42:	d928      	bls.n	de96 <AssemblePacket+0x122>
    de44:	42aa      	cmp	r2, r5
    de46:	d100      	bne.n	de4a <AssemblePacket+0xd6>
    de48:	e0b0      	b.n	dfac <AssemblePacket+0x238>
    de4a:	0021      	movs	r1, r4
    de4c:	0020      	movs	r0, r4
    de4e:	31cd      	adds	r1, #205	; 0xcd
    de50:	780b      	ldrb	r3, [r1, #0]
    de52:	30b5      	adds	r0, #181	; 0xb5
    de54:	3301      	adds	r3, #1
    de56:	b2db      	uxtb	r3, r3
    de58:	700b      	strb	r3, [r1, #0]
    de5a:	7800      	ldrb	r0, [r0, #0]
    de5c:	3801      	subs	r0, #1
    de5e:	4283      	cmp	r3, r0
    de60:	dbe2      	blt.n	de28 <AssemblePacket+0xb4>
    de62:	4663      	mov	r3, ip
    de64:	700b      	strb	r3, [r1, #0]
    de66:	42aa      	cmp	r2, r5
    de68:	d90d      	bls.n	de86 <AssemblePacket+0x112>
    de6a:	2313      	movs	r3, #19
    de6c:	a904      	add	r1, sp, #16
    de6e:	3a01      	subs	r2, #1
    de70:	185b      	adds	r3, r3, r1
    de72:	4d6f      	ldr	r5, [pc, #444]	; (e030 <AssemblePacket+0x2bc>)
    de74:	701a      	strb	r2, [r3, #0]
    de76:	2613      	movs	r6, #19
    de78:	ab04      	add	r3, sp, #16
    de7a:	18f6      	adds	r6, r6, r3
    de7c:	782a      	ldrb	r2, [r5, #0]
    de7e:	7833      	ldrb	r3, [r6, #0]
    de80:	429a      	cmp	r2, r3
    de82:	d800      	bhi.n	de86 <AssemblePacket+0x112>
    de84:	e084      	b.n	df90 <AssemblePacket+0x21c>
    de86:	2210      	movs	r2, #16
    de88:	2040      	movs	r0, #64	; 0x40
    de8a:	4b67      	ldr	r3, [pc, #412]	; (e028 <AssemblePacket+0x2b4>)
    de8c:	4338      	orrs	r0, r7
    de8e:	336c      	adds	r3, #108	; 0x6c
    de90:	7819      	ldrb	r1, [r3, #0]
    de92:	430a      	orrs	r2, r1
    de94:	701a      	strb	r2, [r3, #0]
    de96:	4b64      	ldr	r3, [pc, #400]	; (e028 <AssemblePacket+0x2b4>)
    de98:	2402      	movs	r4, #2
    de9a:	0019      	movs	r1, r3
    de9c:	316c      	adds	r1, #108	; 0x6c
    de9e:	780a      	ldrb	r2, [r1, #0]
    dea0:	4222      	tst	r2, r4
    dea2:	d003      	beq.n	deac <AssemblePacket+0x138>
    dea4:	2520      	movs	r5, #32
    dea6:	43a2      	bics	r2, r4
    dea8:	4328      	orrs	r0, r5
    deaa:	700a      	strb	r2, [r1, #0]
    deac:	2210      	movs	r2, #16
    deae:	0004      	movs	r4, r0
    deb0:	33b8      	adds	r3, #184	; 0xb8
    deb2:	781e      	ldrb	r6, [r3, #0]
    deb4:	4394      	bics	r4, r2
    deb6:	2e00      	cmp	r6, #0
    deb8:	d003      	beq.n	dec2 <AssemblePacket+0x14e>
    deba:	9b04      	ldr	r3, [sp, #16]
    debc:	2b00      	cmp	r3, #0
    debe:	d000      	beq.n	dec2 <AssemblePacket+0x14e>
    dec0:	e07d      	b.n	dfbe <AssemblePacket+0x24a>
    dec2:	230f      	movs	r3, #15
    dec4:	439c      	bics	r4, r3
    dec6:	0020      	movs	r0, r4
    dec8:	ac09      	add	r4, sp, #36	; 0x24
    deca:	8825      	ldrh	r5, [r4, #0]
    decc:	4f54      	ldr	r7, [pc, #336]	; (e020 <AssemblePacket+0x2ac>)
    dece:	2202      	movs	r2, #2
    ded0:	5578      	strb	r0, [r7, r5]
    ded2:	1c68      	adds	r0, r5, #1
    ded4:	b280      	uxth	r0, r0
    ded6:	19c0      	adds	r0, r0, r7
    ded8:	4956      	ldr	r1, [pc, #344]	; (e034 <AssemblePacket+0x2c0>)
    deda:	4b54      	ldr	r3, [pc, #336]	; (e02c <AssemblePacket+0x2b8>)
    dedc:	3503      	adds	r5, #3
    dede:	4798      	blx	r3
    dee0:	8025      	strh	r5, [r4, #0]
    dee2:	2e00      	cmp	r6, #0
    dee4:	d007      	beq.n	def6 <AssemblePacket+0x182>
    dee6:	9b04      	ldr	r3, [sp, #16]
    dee8:	2b00      	cmp	r3, #0
    deea:	d004      	beq.n	def6 <AssemblePacket+0x182>
    deec:	2201      	movs	r2, #1
    deee:	0021      	movs	r1, r4
    def0:	0038      	movs	r0, r7
    def2:	4b51      	ldr	r3, [pc, #324]	; (e038 <AssemblePacket+0x2c4>)
    def4:	4798      	blx	r3
    def6:	466a      	mov	r2, sp
    def8:	8823      	ldrh	r3, [r4, #0]
    defa:	7f12      	ldrb	r2, [r2, #28]
    defc:	1c5d      	adds	r5, r3, #1
    defe:	54fa      	strb	r2, [r7, r3]
    df00:	9b04      	ldr	r3, [sp, #16]
    df02:	b2ad      	uxth	r5, r5
    df04:	8025      	strh	r5, [r4, #0]
    df06:	2b00      	cmp	r3, #0
    df08:	d062      	beq.n	dfd0 <AssemblePacket+0x25c>
    df0a:	001a      	movs	r2, r3
    df0c:	1978      	adds	r0, r7, r5
    df0e:	9905      	ldr	r1, [sp, #20]
    df10:	4b46      	ldr	r3, [pc, #280]	; (e02c <AssemblePacket+0x2b8>)
    df12:	4798      	blx	r3
    df14:	466b      	mov	r3, sp
    df16:	4a44      	ldr	r2, [pc, #272]	; (e028 <AssemblePacket+0x2b4>)
    df18:	7c19      	ldrb	r1, [r3, #16]
    df1a:	6813      	ldr	r3, [r2, #0]
    df1c:	b2ed      	uxtb	r5, r5
    df1e:	0a18      	lsrs	r0, r3, #8
    df20:	7913      	ldrb	r3, [r2, #4]
    df22:	9501      	str	r5, [sp, #4]
    df24:	061b      	lsls	r3, r3, #24
    df26:	4303      	orrs	r3, r0
    df28:	9303      	str	r3, [sp, #12]
    df2a:	4b44      	ldr	r3, [pc, #272]	; (e03c <AssemblePacket+0x2c8>)
    df2c:	9702      	str	r7, [sp, #8]
    df2e:	9300      	str	r3, [sp, #0]
    df30:	6e13      	ldr	r3, [r2, #96]	; 0x60
    df32:	9805      	ldr	r0, [sp, #20]
    df34:	2200      	movs	r2, #0
    df36:	4d42      	ldr	r5, [pc, #264]	; (e040 <AssemblePacket+0x2cc>)
    df38:	47a8      	blx	r5
    df3a:	8823      	ldrh	r3, [r4, #0]
    df3c:	9a04      	ldr	r2, [sp, #16]
    df3e:	189b      	adds	r3, r3, r2
    df40:	8023      	strh	r3, [r4, #0]
    df42:	4c39      	ldr	r4, [pc, #228]	; (e028 <AssemblePacket+0x2b4>)
    df44:	ae09      	add	r6, sp, #36	; 0x24
    df46:	6823      	ldr	r3, [r4, #0]
    df48:	8832      	ldrh	r2, [r6, #0]
    df4a:	0a19      	lsrs	r1, r3, #8
    df4c:	7923      	ldrb	r3, [r4, #4]
    df4e:	3a10      	subs	r2, #16
    df50:	061b      	lsls	r3, r3, #24
    df52:	430b      	orrs	r3, r1
    df54:	9300      	str	r3, [sp, #0]
    df56:	6e21      	ldr	r1, [r4, #96]	; 0x60
    df58:	b2d2      	uxtb	r2, r2
    df5a:	2349      	movs	r3, #73	; 0x49
    df5c:	2000      	movs	r0, #0
    df5e:	4d39      	ldr	r5, [pc, #228]	; (e044 <AssemblePacket+0x2d0>)
    df60:	47a8      	blx	r5
    df62:	4f2f      	ldr	r7, [pc, #188]	; (e020 <AssemblePacket+0x2ac>)
    df64:	2210      	movs	r2, #16
    df66:	492f      	ldr	r1, [pc, #188]	; (e024 <AssemblePacket+0x2b0>)
    df68:	0038      	movs	r0, r7
    df6a:	4b30      	ldr	r3, [pc, #192]	; (e02c <AssemblePacket+0x2b8>)
    df6c:	4798      	blx	r3
    df6e:	7833      	ldrb	r3, [r6, #0]
    df70:	003a      	movs	r2, r7
    df72:	492c      	ldr	r1, [pc, #176]	; (e024 <AssemblePacket+0x2b0>)
    df74:	4834      	ldr	r0, [pc, #208]	; (e048 <AssemblePacket+0x2d4>)
    df76:	4d35      	ldr	r5, [pc, #212]	; (e04c <AssemblePacket+0x2d8>)
    df78:	47a8      	blx	r5
    df7a:	8836      	ldrh	r6, [r6, #0]
    df7c:	2204      	movs	r2, #4
    df7e:	19f0      	adds	r0, r6, r7
    df80:	4928      	ldr	r1, [pc, #160]	; (e024 <AssemblePacket+0x2b0>)
    df82:	4b2a      	ldr	r3, [pc, #168]	; (e02c <AssemblePacket+0x2b8>)
    df84:	4798      	blx	r3
    df86:	3e0c      	subs	r6, #12
    df88:	34a6      	adds	r4, #166	; 0xa6
    df8a:	8026      	strh	r6, [r4, #0]
    df8c:	b00b      	add	sp, #44	; 0x2c
    df8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    df90:	4b2f      	ldr	r3, [pc, #188]	; (e050 <AssemblePacket+0x2dc>)
    df92:	0031      	movs	r1, r6
    df94:	2011      	movs	r0, #17
    df96:	4798      	blx	r3
    df98:	7833      	ldrb	r3, [r6, #0]
    df9a:	2808      	cmp	r0, #8
    df9c:	d03a      	beq.n	e014 <AssemblePacket+0x2a0>
    df9e:	782a      	ldrb	r2, [r5, #0]
    dfa0:	429a      	cmp	r2, r3
    dfa2:	d300      	bcc.n	dfa6 <AssemblePacket+0x232>
    dfa4:	e767      	b.n	de76 <AssemblePacket+0x102>
    dfa6:	3b01      	subs	r3, #1
    dfa8:	7033      	strb	r3, [r6, #0]
    dfaa:	e764      	b.n	de76 <AssemblePacket+0x102>
    dfac:	4663      	mov	r3, ip
    dfae:	800b      	strh	r3, [r1, #0]
    dfb0:	2210      	movs	r2, #16
    dfb2:	346c      	adds	r4, #108	; 0x6c
    dfb4:	7823      	ldrb	r3, [r4, #0]
    dfb6:	4393      	bics	r3, r2
    dfb8:	e73c      	b.n	de34 <AssemblePacket+0xc0>
    dfba:	2000      	movs	r0, #0
    dfbc:	e7f8      	b.n	dfb0 <AssemblePacket+0x23c>
    dfbe:	4b25      	ldr	r3, [pc, #148]	; (e054 <AssemblePacket+0x2e0>)
    dfc0:	4798      	blx	r3
    dfc2:	220f      	movs	r2, #15
    dfc4:	0003      	movs	r3, r0
    dfc6:	0020      	movs	r0, r4
    dfc8:	4013      	ands	r3, r2
    dfca:	4390      	bics	r0, r2
    dfcc:	4318      	orrs	r0, r3
    dfce:	e77b      	b.n	dec8 <AssemblePacket+0x154>
    dfd0:	4d15      	ldr	r5, [pc, #84]	; (e028 <AssemblePacket+0x2b4>)
    dfd2:	002b      	movs	r3, r5
    dfd4:	33b8      	adds	r3, #184	; 0xb8
    dfd6:	781b      	ldrb	r3, [r3, #0]
    dfd8:	2b00      	cmp	r3, #0
    dfda:	d0b2      	beq.n	df42 <AssemblePacket+0x1ce>
    dfdc:	2616      	movs	r6, #22
    dfde:	ab04      	add	r3, sp, #16
    dfe0:	18f6      	adds	r6, r6, r3
    dfe2:	9a04      	ldr	r2, [sp, #16]
    dfe4:	0031      	movs	r1, r6
    dfe6:	481c      	ldr	r0, [pc, #112]	; (e058 <AssemblePacket+0x2e4>)
    dfe8:	4b13      	ldr	r3, [pc, #76]	; (e038 <AssemblePacket+0x2c4>)
    dfea:	4798      	blx	r3
    dfec:	682b      	ldr	r3, [r5, #0]
    dfee:	7831      	ldrb	r1, [r6, #0]
    dff0:	0a1a      	lsrs	r2, r3, #8
    dff2:	792b      	ldrb	r3, [r5, #4]
    dff4:	9702      	str	r7, [sp, #8]
    dff6:	061b      	lsls	r3, r3, #24
    dff8:	4313      	orrs	r3, r2
    dffa:	9303      	str	r3, [sp, #12]
    dffc:	7823      	ldrb	r3, [r4, #0]
    dffe:	9a04      	ldr	r2, [sp, #16]
    e000:	9301      	str	r3, [sp, #4]
    e002:	4b11      	ldr	r3, [pc, #68]	; (e048 <AssemblePacket+0x2d4>)
    e004:	4814      	ldr	r0, [pc, #80]	; (e058 <AssemblePacket+0x2e4>)
    e006:	9300      	str	r3, [sp, #0]
    e008:	6e2b      	ldr	r3, [r5, #96]	; 0x60
    e00a:	4d0d      	ldr	r5, [pc, #52]	; (e040 <AssemblePacket+0x2cc>)
    e00c:	47a8      	blx	r5
    e00e:	8823      	ldrh	r3, [r4, #0]
    e010:	8832      	ldrh	r2, [r6, #0]
    e012:	e794      	b.n	df3e <AssemblePacket+0x1ca>
    e014:	34bf      	adds	r4, #191	; 0xbf
    e016:	7023      	strb	r3, [r4, #0]
    e018:	e735      	b.n	de86 <AssemblePacket+0x112>
    e01a:	46c0      	nop			; (mov r8, r8)
    e01c:	00015d01 	.word	0x00015d01
    e020:	20002369 	.word	0x20002369
    e024:	20000fd2 	.word	0x20000fd2
    e028:	200021a8 	.word	0x200021a8
    e02c:	00015c7d 	.word	0x00015c7d
    e030:	20002272 	.word	0x20002272
    e034:	20002208 	.word	0x20002208
    e038:	0000c9fd 	.word	0x0000c9fd
    e03c:	200021bd 	.word	0x200021bd
    e040:	0000dcbd 	.word	0x0000dcbd
    e044:	0000cce1 	.word	0x0000cce1
    e048:	200021ad 	.word	0x200021ad
    e04c:	000104f9 	.word	0x000104f9
    e050:	0000a941 	.word	0x0000a941
    e054:	0000c8f9 	.word	0x0000c8f9
    e058:	20002484 	.word	0x20002484

0000e05c <UpdateTransactionCompleteCbParams>:
    e05c:	23da      	movs	r3, #218	; 0xda
    e05e:	2201      	movs	r2, #1
    e060:	b570      	push	{r4, r5, r6, lr}
    e062:	4915      	ldr	r1, [pc, #84]	; (e0b8 <UpdateTransactionCompleteCbParams+0x5c>)
    e064:	4c15      	ldr	r4, [pc, #84]	; (e0bc <UpdateTransactionCompleteCbParams+0x60>)
    e066:	005b      	lsls	r3, r3, #1
    e068:	54e2      	strb	r2, [r4, r3]
    e06a:	784a      	ldrb	r2, [r1, #1]
    e06c:	780b      	ldrb	r3, [r1, #0]
    e06e:	0212      	lsls	r2, r2, #8
    e070:	431a      	orrs	r2, r3
    e072:	788b      	ldrb	r3, [r1, #2]
    e074:	041b      	lsls	r3, r3, #16
    e076:	431a      	orrs	r2, r3
    e078:	78cb      	ldrb	r3, [r1, #3]
    e07a:	061b      	lsls	r3, r3, #24
    e07c:	4313      	orrs	r3, r2
    e07e:	d012      	beq.n	e0a6 <UpdateTransactionCompleteCbParams+0x4a>
    e080:	0022      	movs	r2, r4
    e082:	2504      	movs	r5, #4
    e084:	32d8      	adds	r2, #216	; 0xd8
    e086:	6812      	ldr	r2, [r2, #0]
    e088:	422a      	tst	r2, r5
    e08a:	d00c      	beq.n	e0a6 <UpdateTransactionCompleteCbParams+0x4a>
    e08c:	0022      	movs	r2, r4
    e08e:	32dc      	adds	r2, #220	; 0xdc
    e090:	6812      	ldr	r2, [r2, #0]
    e092:	2a00      	cmp	r2, #0
    e094:	d007      	beq.n	e0a6 <UpdateTransactionCompleteCbParams+0x4a>
    e096:	0021      	movs	r1, r4
    e098:	31e0      	adds	r1, #224	; 0xe0
    e09a:	700d      	strb	r5, [r1, #0]
    e09c:	0025      	movs	r5, r4
    e09e:	35e4      	adds	r5, #228	; 0xe4
    e0a0:	7028      	strb	r0, [r5, #0]
    e0a2:	0010      	movs	r0, r2
    e0a4:	4798      	blx	r3
    e0a6:	23da      	movs	r3, #218	; 0xda
    e0a8:	005b      	lsls	r3, r3, #1
    e0aa:	5ce3      	ldrb	r3, [r4, r3]
    e0ac:	2b00      	cmp	r3, #0
    e0ae:	d002      	beq.n	e0b6 <UpdateTransactionCompleteCbParams+0x5a>
    e0b0:	2300      	movs	r3, #0
    e0b2:	34dc      	adds	r4, #220	; 0xdc
    e0b4:	6023      	str	r3, [r4, #0]
    e0b6:	bd70      	pop	{r4, r5, r6, pc}
    e0b8:	2000247c 	.word	0x2000247c
    e0bc:	200021a8 	.word	0x200021a8

0000e0c0 <UpdateRxDataAvailableCbParams>:
    e0c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e0c2:	4e13      	ldr	r6, [pc, #76]	; (e110 <UpdateRxDataAvailableCbParams+0x50>)
    e0c4:	7874      	ldrb	r4, [r6, #1]
    e0c6:	7835      	ldrb	r5, [r6, #0]
    e0c8:	0224      	lsls	r4, r4, #8
    e0ca:	432c      	orrs	r4, r5
    e0cc:	78b5      	ldrb	r5, [r6, #2]
    e0ce:	042d      	lsls	r5, r5, #16
    e0d0:	432c      	orrs	r4, r5
    e0d2:	78f5      	ldrb	r5, [r6, #3]
    e0d4:	062d      	lsls	r5, r5, #24
    e0d6:	4325      	orrs	r5, r4
    e0d8:	d019      	beq.n	e10e <UpdateRxDataAvailableCbParams+0x4e>
    e0da:	4c0e      	ldr	r4, [pc, #56]	; (e114 <UpdateRxDataAvailableCbParams+0x54>)
    e0dc:	2702      	movs	r7, #2
    e0de:	0026      	movs	r6, r4
    e0e0:	36d8      	adds	r6, #216	; 0xd8
    e0e2:	6836      	ldr	r6, [r6, #0]
    e0e4:	423e      	tst	r6, r7
    e0e6:	d012      	beq.n	e10e <UpdateRxDataAvailableCbParams+0x4e>
    e0e8:	0026      	movs	r6, r4
    e0ea:	36e0      	adds	r6, #224	; 0xe0
    e0ec:	7037      	strb	r7, [r6, #0]
    e0ee:	0027      	movs	r7, r4
    e0f0:	37e4      	adds	r7, #228	; 0xe4
    e0f2:	6038      	str	r0, [r7, #0]
    e0f4:	0020      	movs	r0, r4
    e0f6:	30e8      	adds	r0, #232	; 0xe8
    e0f8:	6001      	str	r1, [r0, #0]
    e0fa:	0021      	movs	r1, r4
    e0fc:	31ec      	adds	r1, #236	; 0xec
    e0fe:	700a      	strb	r2, [r1, #0]
    e100:	0022      	movs	r2, r4
    e102:	34dc      	adds	r4, #220	; 0xdc
    e104:	32ed      	adds	r2, #237	; 0xed
    e106:	7013      	strb	r3, [r2, #0]
    e108:	0031      	movs	r1, r6
    e10a:	6820      	ldr	r0, [r4, #0]
    e10c:	47a8      	blx	r5
    e10e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e110:	2000247c 	.word	0x2000247c
    e114:	200021a8 	.word	0x200021a8

0000e118 <LorawanNotifyAppOnRxdone>:
    e118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e11a:	4c25      	ldr	r4, [pc, #148]	; (e1b0 <LorawanNotifyAppOnRxdone+0x98>)
    e11c:	0007      	movs	r7, r0
    e11e:	0023      	movs	r3, r4
    e120:	33d4      	adds	r3, #212	; 0xd4
    e122:	781b      	ldrb	r3, [r3, #0]
    e124:	000d      	movs	r5, r1
    e126:	0016      	movs	r6, r2
    e128:	2b01      	cmp	r3, #1
    e12a:	d136      	bne.n	e19a <LorawanNotifyAppOnRxdone+0x82>
    e12c:	0022      	movs	r2, r4
    e12e:	210e      	movs	r1, #14
    e130:	325c      	adds	r2, #92	; 0x5c
    e132:	7813      	ldrb	r3, [r2, #0]
    e134:	438b      	bics	r3, r1
    e136:	7013      	strb	r3, [r2, #0]
    e138:	491e      	ldr	r1, [pc, #120]	; (e1b4 <LorawanNotifyAppOnRxdone+0x9c>)
    e13a:	784a      	ldrb	r2, [r1, #1]
    e13c:	780b      	ldrb	r3, [r1, #0]
    e13e:	0212      	lsls	r2, r2, #8
    e140:	431a      	orrs	r2, r3
    e142:	788b      	ldrb	r3, [r1, #2]
    e144:	041b      	lsls	r3, r3, #16
    e146:	431a      	orrs	r2, r3
    e148:	78cb      	ldrb	r3, [r1, #3]
    e14a:	061b      	lsls	r3, r3, #24
    e14c:	4313      	orrs	r3, r2
    e14e:	d023      	beq.n	e198 <LorawanNotifyAppOnRxdone+0x80>
    e150:	0022      	movs	r2, r4
    e152:	2120      	movs	r1, #32
    e154:	326c      	adds	r2, #108	; 0x6c
    e156:	7813      	ldrb	r3, [r2, #0]
    e158:	438b      	bics	r3, r1
    e15a:	7013      	strb	r3, [r2, #0]
    e15c:	0023      	movs	r3, r4
    e15e:	33d4      	adds	r3, #212	; 0xd4
    e160:	781b      	ldrb	r3, [r3, #0]
    e162:	7878      	ldrb	r0, [r7, #1]
    e164:	469c      	mov	ip, r3
    e166:	78fa      	ldrb	r2, [r7, #3]
    e168:	78b9      	ldrb	r1, [r7, #2]
    e16a:	793b      	ldrb	r3, [r7, #4]
    e16c:	4667      	mov	r7, ip
    e16e:	0209      	lsls	r1, r1, #8
    e170:	4301      	orrs	r1, r0
    e172:	0410      	lsls	r0, r2, #16
    e174:	4308      	orrs	r0, r1
    e176:	061b      	lsls	r3, r3, #24
    e178:	4318      	orrs	r0, r3
    e17a:	0032      	movs	r2, r6
    e17c:	2308      	movs	r3, #8
    e17e:	0029      	movs	r1, r5
    e180:	2f04      	cmp	r7, #4
    e182:	d112      	bne.n	e1aa <LorawanNotifyAppOnRxdone+0x92>
    e184:	4d0c      	ldr	r5, [pc, #48]	; (e1b8 <LorawanNotifyAppOnRxdone+0xa0>)
    e186:	47a8      	blx	r5
    e188:	23da      	movs	r3, #218	; 0xda
    e18a:	005b      	lsls	r3, r3, #1
    e18c:	5ce3      	ldrb	r3, [r4, r3]
    e18e:	2b00      	cmp	r3, #0
    e190:	d102      	bne.n	e198 <LorawanNotifyAppOnRxdone+0x80>
    e192:	2008      	movs	r0, #8
    e194:	4b09      	ldr	r3, [pc, #36]	; (e1bc <LorawanNotifyAppOnRxdone+0xa4>)
    e196:	4798      	blx	r3
    e198:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e19a:	2b04      	cmp	r3, #4
    e19c:	d1cc      	bne.n	e138 <LorawanNotifyAppOnRxdone+0x20>
    e19e:	0023      	movs	r3, r4
    e1a0:	33c8      	adds	r3, #200	; 0xc8
    e1a2:	7818      	ldrb	r0, [r3, #0]
    e1a4:	4b06      	ldr	r3, [pc, #24]	; (e1c0 <LorawanNotifyAppOnRxdone+0xa8>)
    e1a6:	4798      	blx	r3
    e1a8:	e7c6      	b.n	e138 <LorawanNotifyAppOnRxdone+0x20>
    e1aa:	4d06      	ldr	r5, [pc, #24]	; (e1c4 <LorawanNotifyAppOnRxdone+0xac>)
    e1ac:	47a8      	blx	r5
    e1ae:	e7eb      	b.n	e188 <LorawanNotifyAppOnRxdone+0x70>
    e1b0:	200021a8 	.word	0x200021a8
    e1b4:	2000247c 	.word	0x2000247c
    e1b8:	000107f1 	.word	0x000107f1
    e1bc:	0000e05d 	.word	0x0000e05d
    e1c0:	0000bfb9 	.word	0x0000bfb9
    e1c4:	0000e0c1 	.word	0x0000e0c1

0000e1c8 <LorawanSetReceiveWindow2Parameters>:
    e1c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
    e1ca:	466b      	mov	r3, sp
    e1cc:	1cdd      	adds	r5, r3, #3
    e1ce:	9001      	str	r0, [sp, #4]
    e1d0:	7029      	strb	r1, [r5, #0]
    e1d2:	2001      	movs	r0, #1
    e1d4:	a901      	add	r1, sp, #4
    e1d6:	4c09      	ldr	r4, [pc, #36]	; (e1fc <LorawanSetReceiveWindow2Parameters+0x34>)
    e1d8:	47a0      	blx	r4
    e1da:	2808      	cmp	r0, #8
    e1dc:	d002      	beq.n	e1e4 <LorawanSetReceiveWindow2Parameters+0x1c>
    e1de:	240a      	movs	r4, #10
    e1e0:	0020      	movs	r0, r4
    e1e2:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    e1e4:	0029      	movs	r1, r5
    e1e6:	200f      	movs	r0, #15
    e1e8:	47a0      	blx	r4
    e1ea:	0004      	movs	r4, r0
    e1ec:	2808      	cmp	r0, #8
    e1ee:	d1f6      	bne.n	e1de <LorawanSetReceiveWindow2Parameters+0x16>
    e1f0:	7829      	ldrb	r1, [r5, #0]
    e1f2:	9801      	ldr	r0, [sp, #4]
    e1f4:	4b02      	ldr	r3, [pc, #8]	; (e200 <LorawanSetReceiveWindow2Parameters+0x38>)
    e1f6:	4798      	blx	r3
    e1f8:	e7f2      	b.n	e1e0 <LorawanSetReceiveWindow2Parameters+0x18>
    e1fa:	46c0      	nop			; (mov r8, r8)
    e1fc:	0000a941 	.word	0x0000a941
    e200:	0000d265 	.word	0x0000d265

0000e204 <LorawanSetFrequency>:
    e204:	b507      	push	{r0, r1, r2, lr}
    e206:	466b      	mov	r3, sp
    e208:	9100      	str	r1, [sp, #0]
    e20a:	7118      	strb	r0, [r3, #4]
    e20c:	4669      	mov	r1, sp
    e20e:	2000      	movs	r0, #0
    e210:	4b01      	ldr	r3, [pc, #4]	; (e218 <LorawanSetFrequency+0x14>)
    e212:	4798      	blx	r3
    e214:	bd0e      	pop	{r1, r2, r3, pc}
    e216:	46c0      	nop			; (mov r8, r8)
    e218:	0000aa4d 	.word	0x0000aa4d

0000e21c <LorawanGetReceiveWindow2Parameters>:
    e21c:	4a06      	ldr	r2, [pc, #24]	; (e238 <LorawanGetReceiveWindow2Parameters+0x1c>)
    e21e:	0013      	movs	r3, r2
    e220:	334e      	adds	r3, #78	; 0x4e
    e222:	781b      	ldrb	r3, [r3, #0]
    e224:	7103      	strb	r3, [r0, #4]
    e226:	0013      	movs	r3, r2
    e228:	324c      	adds	r2, #76	; 0x4c
    e22a:	334a      	adds	r3, #74	; 0x4a
    e22c:	8819      	ldrh	r1, [r3, #0]
    e22e:	8813      	ldrh	r3, [r2, #0]
    e230:	041b      	lsls	r3, r3, #16
    e232:	430b      	orrs	r3, r1
    e234:	6003      	str	r3, [r0, #0]
    e236:	4770      	bx	lr
    e238:	200021a8 	.word	0x200021a8

0000e23c <LORAWAN_GetAttr>:
    e23c:	b530      	push	{r4, r5, lr}
    e23e:	000b      	movs	r3, r1
    e240:	b085      	sub	sp, #20
    e242:	0014      	movs	r4, r2
    e244:	2837      	cmp	r0, #55	; 0x37
    e246:	d839      	bhi.n	e2bc <LORAWAN_GetAttr+0x80>
    e248:	f004 fc1a 	bl	12a80 <__gnu_thumb1_case_uhi>
    e24c:	005a003b 	.word	0x005a003b
    e250:	006e005e 	.word	0x006e005e
    e254:	006a0066 	.word	0x006a0066
    e258:	00770072 	.word	0x00770072
    e25c:	007e007b 	.word	0x007e007b
    e260:	00840081 	.word	0x00840081
    e264:	008f0087 	.word	0x008f0087
    e268:	00950092 	.word	0x00950092
    e26c:	009d009a 	.word	0x009d009a
    e270:	00a300a0 	.word	0x00a300a0
    e274:	00d000a6 	.word	0x00d000a6
    e278:	00a900ac 	.word	0x00a900ac
    e27c:	00d700dd 	.word	0x00d700dd
    e280:	00c600cb 	.word	0x00c600cb
    e284:	003800bf 	.word	0x003800bf
    e288:	00b8008c 	.word	0x00b8008c
    e28c:	00b500bc 	.word	0x00b500bc
    e290:	00d400b2 	.word	0x00d400b2
    e294:	004100da 	.word	0x004100da
    e298:	00430041 	.word	0x00430041
    e29c:	010b00e5 	.word	0x010b00e5
    e2a0:	00f50102 	.word	0x00f50102
    e2a4:	00380118 	.word	0x00380118
    e2a8:	0125014e 	.word	0x0125014e
    e2ac:	012e0129 	.word	0x012e0129
    e2b0:	01380133 	.word	0x01380133
    e2b4:	013f013c 	.word	0x013f013c
    e2b8:	014b0142 	.word	0x014b0142
    e2bc:	200a      	movs	r0, #10
    e2be:	b005      	add	sp, #20
    e2c0:	bd30      	pop	{r4, r5, pc}
    e2c2:	2208      	movs	r2, #8
    e2c4:	498a      	ldr	r1, [pc, #552]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e2c6:	313d      	adds	r1, #61	; 0x3d
    e2c8:	0020      	movs	r0, r4
    e2ca:	4b8a      	ldr	r3, [pc, #552]	; (e4f4 <LORAWAN_GetAttr+0x2b8>)
    e2cc:	4798      	blx	r3
    e2ce:	2008      	movs	r0, #8
    e2d0:	e7f5      	b.n	e2be <LORAWAN_GetAttr+0x82>
    e2d2:	4669      	mov	r1, sp
    e2d4:	4b88      	ldr	r3, [pc, #544]	; (e4f8 <LORAWAN_GetAttr+0x2bc>)
    e2d6:	201d      	movs	r0, #29
    e2d8:	4798      	blx	r3
    e2da:	4b85      	ldr	r3, [pc, #532]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e2dc:	a902      	add	r1, sp, #8
    e2de:	33f4      	adds	r3, #244	; 0xf4
    e2e0:	881b      	ldrh	r3, [r3, #0]
    e2e2:	2208      	movs	r2, #8
    e2e4:	808b      	strh	r3, [r1, #4]
    e2e6:	466b      	mov	r3, sp
    e2e8:	791b      	ldrb	r3, [r3, #4]
    e2ea:	718b      	strb	r3, [r1, #6]
    e2ec:	466b      	mov	r3, sp
    e2ee:	881b      	ldrh	r3, [r3, #0]
    e2f0:	800b      	strh	r3, [r1, #0]
    e2f2:	466b      	mov	r3, sp
    e2f4:	885b      	ldrh	r3, [r3, #2]
    e2f6:	804b      	strh	r3, [r1, #2]
    e2f8:	466b      	mov	r3, sp
    e2fa:	795b      	ldrb	r3, [r3, #5]
    e2fc:	71cb      	strb	r3, [r1, #7]
    e2fe:	e7e3      	b.n	e2c8 <LORAWAN_GetAttr+0x8c>
    e300:	497b      	ldr	r1, [pc, #492]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e302:	2208      	movs	r2, #8
    e304:	3135      	adds	r1, #53	; 0x35
    e306:	e7df      	b.n	e2c8 <LORAWAN_GetAttr+0x8c>
    e308:	4b79      	ldr	r3, [pc, #484]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e30a:	681a      	ldr	r2, [r3, #0]
    e30c:	791b      	ldrb	r3, [r3, #4]
    e30e:	0a12      	lsrs	r2, r2, #8
    e310:	061b      	lsls	r3, r3, #24
    e312:	4313      	orrs	r3, r2
    e314:	6023      	str	r3, [r4, #0]
    e316:	e7da      	b.n	e2ce <LORAWAN_GetAttr+0x92>
    e318:	4975      	ldr	r1, [pc, #468]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e31a:	2210      	movs	r2, #16
    e31c:	3105      	adds	r1, #5
    e31e:	e7d3      	b.n	e2c8 <LORAWAN_GetAttr+0x8c>
    e320:	4973      	ldr	r1, [pc, #460]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e322:	2210      	movs	r2, #16
    e324:	3115      	adds	r1, #21
    e326:	e7cf      	b.n	e2c8 <LORAWAN_GetAttr+0x8c>
    e328:	4971      	ldr	r1, [pc, #452]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e32a:	2210      	movs	r2, #16
    e32c:	3125      	adds	r1, #37	; 0x25
    e32e:	e7cb      	b.n	e2c8 <LORAWAN_GetAttr+0x8c>
    e330:	4b6f      	ldr	r3, [pc, #444]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e332:	335c      	adds	r3, #92	; 0x5c
    e334:	781b      	ldrb	r3, [r3, #0]
    e336:	069b      	lsls	r3, r3, #26
    e338:	e038      	b.n	e3ac <LORAWAN_GetAttr+0x170>
    e33a:	4b6d      	ldr	r3, [pc, #436]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e33c:	33bf      	adds	r3, #191	; 0xbf
    e33e:	781b      	ldrb	r3, [r3, #0]
    e340:	e01c      	b.n	e37c <LORAWAN_GetAttr+0x140>
    e342:	4b6b      	ldr	r3, [pc, #428]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e344:	33c1      	adds	r3, #193	; 0xc1
    e346:	e7fa      	b.n	e33e <LORAWAN_GetAttr+0x102>
    e348:	4b69      	ldr	r3, [pc, #420]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e34a:	33d7      	adds	r3, #215	; 0xd7
    e34c:	e7f7      	b.n	e33e <LORAWAN_GetAttr+0x102>
    e34e:	4b68      	ldr	r3, [pc, #416]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e350:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    e352:	e7df      	b.n	e314 <LORAWAN_GetAttr+0xd8>
    e354:	4b66      	ldr	r3, [pc, #408]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e356:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    e358:	e7dc      	b.n	e314 <LORAWAN_GetAttr+0xd8>
    e35a:	4b65      	ldr	r3, [pc, #404]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e35c:	33a8      	adds	r3, #168	; 0xa8
    e35e:	881b      	ldrh	r3, [r3, #0]
    e360:	8023      	strh	r3, [r4, #0]
    e362:	e7b4      	b.n	e2ce <LORAWAN_GetAttr+0x92>
    e364:	4b62      	ldr	r3, [pc, #392]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e366:	33aa      	adds	r3, #170	; 0xaa
    e368:	e7f9      	b.n	e35e <LORAWAN_GetAttr+0x122>
    e36a:	4b61      	ldr	r3, [pc, #388]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e36c:	33ac      	adds	r3, #172	; 0xac
    e36e:	e7f6      	b.n	e35e <LORAWAN_GetAttr+0x122>
    e370:	4b5f      	ldr	r3, [pc, #380]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e372:	33ae      	adds	r3, #174	; 0xae
    e374:	e7f3      	b.n	e35e <LORAWAN_GetAttr+0x122>
    e376:	4b5e      	ldr	r3, [pc, #376]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e378:	33b0      	adds	r3, #176	; 0xb0
    e37a:	881b      	ldrh	r3, [r3, #0]
    e37c:	7023      	strb	r3, [r4, #0]
    e37e:	e7a6      	b.n	e2ce <LORAWAN_GetAttr+0x92>
    e380:	4b5b      	ldr	r3, [pc, #364]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e382:	33b4      	adds	r3, #180	; 0xb4
    e384:	e7db      	b.n	e33e <LORAWAN_GetAttr+0x102>
    e386:	4b5a      	ldr	r3, [pc, #360]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e388:	33b5      	adds	r3, #181	; 0xb5
    e38a:	e7d8      	b.n	e33e <LORAWAN_GetAttr+0x102>
    e38c:	4b58      	ldr	r3, [pc, #352]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e38e:	33b2      	adds	r3, #178	; 0xb2
    e390:	e7e5      	b.n	e35e <LORAWAN_GetAttr+0x122>
    e392:	4b57      	ldr	r3, [pc, #348]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e394:	33ba      	adds	r3, #186	; 0xba
    e396:	e7d2      	b.n	e33e <LORAWAN_GetAttr+0x102>
    e398:	4b55      	ldr	r3, [pc, #340]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e39a:	33b9      	adds	r3, #185	; 0xb9
    e39c:	e7cf      	b.n	e33e <LORAWAN_GetAttr+0x102>
    e39e:	4b54      	ldr	r3, [pc, #336]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e3a0:	33c0      	adds	r3, #192	; 0xc0
    e3a2:	e7cc      	b.n	e33e <LORAWAN_GetAttr+0x102>
    e3a4:	4b52      	ldr	r3, [pc, #328]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e3a6:	335c      	adds	r3, #92	; 0x5c
    e3a8:	781b      	ldrb	r3, [r3, #0]
    e3aa:	06db      	lsls	r3, r3, #27
    e3ac:	0fdb      	lsrs	r3, r3, #31
    e3ae:	e7e5      	b.n	e37c <LORAWAN_GetAttr+0x140>
    e3b0:	4b4f      	ldr	r3, [pc, #316]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e3b2:	33be      	adds	r3, #190	; 0xbe
    e3b4:	e7c3      	b.n	e33e <LORAWAN_GetAttr+0x102>
    e3b6:	4b4e      	ldr	r3, [pc, #312]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e3b8:	33bd      	adds	r3, #189	; 0xbd
    e3ba:	e7c0      	b.n	e33e <LORAWAN_GetAttr+0x102>
    e3bc:	4b4c      	ldr	r3, [pc, #304]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e3be:	3370      	adds	r3, #112	; 0x70
    e3c0:	781b      	ldrb	r3, [r3, #0]
    e3c2:	e7cd      	b.n	e360 <LORAWAN_GetAttr+0x124>
    e3c4:	4b4a      	ldr	r3, [pc, #296]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e3c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    e3c8:	e7a4      	b.n	e314 <LORAWAN_GetAttr+0xd8>
    e3ca:	2016      	movs	r0, #22
    e3cc:	781b      	ldrb	r3, [r3, #0]
    e3ce:	a902      	add	r1, sp, #8
    e3d0:	700b      	strb	r3, [r1, #0]
    e3d2:	4b4a      	ldr	r3, [pc, #296]	; (e4fc <LORAWAN_GetAttr+0x2c0>)
    e3d4:	4798      	blx	r3
    e3d6:	e77a      	b.n	e2ce <LORAWAN_GetAttr+0x92>
    e3d8:	781b      	ldrb	r3, [r3, #0]
    e3da:	a902      	add	r1, sp, #8
    e3dc:	700b      	strb	r3, [r1, #0]
    e3de:	2012      	movs	r0, #18
    e3e0:	e7f7      	b.n	e3d2 <LORAWAN_GetAttr+0x196>
    e3e2:	781b      	ldrb	r3, [r3, #0]
    e3e4:	a902      	add	r1, sp, #8
    e3e6:	700b      	strb	r3, [r1, #0]
    e3e8:	2000      	movs	r0, #0
    e3ea:	e7f2      	b.n	e3d2 <LORAWAN_GetAttr+0x196>
    e3ec:	0010      	movs	r0, r2
    e3ee:	4b44      	ldr	r3, [pc, #272]	; (e500 <LORAWAN_GetAttr+0x2c4>)
    e3f0:	4798      	blx	r3
    e3f2:	e76c      	b.n	e2ce <LORAWAN_GetAttr+0x92>
    e3f4:	4b3e      	ldr	r3, [pc, #248]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e3f6:	33d6      	adds	r3, #214	; 0xd6
    e3f8:	e7a1      	b.n	e33e <LORAWAN_GetAttr+0x102>
    e3fa:	4b3d      	ldr	r3, [pc, #244]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e3fc:	33d4      	adds	r3, #212	; 0xd4
    e3fe:	e79e      	b.n	e33e <LORAWAN_GetAttr+0x102>
    e400:	4b3b      	ldr	r3, [pc, #236]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e402:	33d5      	adds	r3, #213	; 0xd5
    e404:	e79b      	b.n	e33e <LORAWAN_GetAttr+0x102>
    e406:	21fa      	movs	r1, #250	; 0xfa
    e408:	4b39      	ldr	r3, [pc, #228]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e40a:	0089      	lsls	r1, r1, #2
    e40c:	6e98      	ldr	r0, [r3, #104]	; 0x68
    e40e:	4b3d      	ldr	r3, [pc, #244]	; (e504 <LORAWAN_GetAttr+0x2c8>)
    e410:	4798      	blx	r3
    e412:	8020      	strh	r0, [r4, #0]
    e414:	e75b      	b.n	e2ce <LORAWAN_GetAttr+0x92>
    e416:	780a      	ldrb	r2, [r1, #0]
    e418:	200a      	movs	r0, #10
    e41a:	2a03      	cmp	r2, #3
    e41c:	d900      	bls.n	e420 <LORAWAN_GetAttr+0x1e4>
    e41e:	e74e      	b.n	e2be <LORAWAN_GetAttr+0x82>
    e420:	4b33      	ldr	r3, [pc, #204]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e422:	33ff      	adds	r3, #255	; 0xff
    e424:	7899      	ldrb	r1, [r3, #2]
    e426:	2301      	movs	r3, #1
    e428:	4093      	lsls	r3, r2
    e42a:	400b      	ands	r3, r1
    e42c:	1e5a      	subs	r2, r3, #1
    e42e:	4193      	sbcs	r3, r2
    e430:	7023      	strb	r3, [r4, #0]
    e432:	3802      	subs	r0, #2
    e434:	e743      	b.n	e2be <LORAWAN_GetAttr+0x82>
    e436:	780b      	ldrb	r3, [r1, #0]
    e438:	200a      	movs	r0, #10
    e43a:	2b03      	cmp	r3, #3
    e43c:	d900      	bls.n	e440 <LORAWAN_GetAttr+0x204>
    e43e:	e73e      	b.n	e2be <LORAWAN_GetAttr+0x82>
    e440:	212c      	movs	r1, #44	; 0x2c
    e442:	4359      	muls	r1, r3
    e444:	3119      	adds	r1, #25
    e446:	4b2a      	ldr	r3, [pc, #168]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e448:	31ff      	adds	r1, #255	; 0xff
    e44a:	18c9      	adds	r1, r1, r3
    e44c:	2210      	movs	r2, #16
    e44e:	e73b      	b.n	e2c8 <LORAWAN_GetAttr+0x8c>
    e450:	780b      	ldrb	r3, [r1, #0]
    e452:	200a      	movs	r0, #10
    e454:	2b03      	cmp	r3, #3
    e456:	d900      	bls.n	e45a <LORAWAN_GetAttr+0x21e>
    e458:	e731      	b.n	e2be <LORAWAN_GetAttr+0x82>
    e45a:	212c      	movs	r1, #44	; 0x2c
    e45c:	4359      	muls	r1, r3
    e45e:	3109      	adds	r1, #9
    e460:	e7f1      	b.n	e446 <LORAWAN_GetAttr+0x20a>
    e462:	780b      	ldrb	r3, [r1, #0]
    e464:	200a      	movs	r0, #10
    e466:	2b03      	cmp	r3, #3
    e468:	d900      	bls.n	e46c <LORAWAN_GetAttr+0x230>
    e46a:	e728      	b.n	e2be <LORAWAN_GetAttr+0x82>
    e46c:	212c      	movs	r1, #44	; 0x2c
    e46e:	4359      	muls	r1, r3
    e470:	4b1f      	ldr	r3, [pc, #124]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e472:	3105      	adds	r1, #5
    e474:	31ff      	adds	r1, #255	; 0xff
    e476:	18c9      	adds	r1, r1, r3
    e478:	2204      	movs	r2, #4
    e47a:	e725      	b.n	e2c8 <LORAWAN_GetAttr+0x8c>
    e47c:	780a      	ldrb	r2, [r1, #0]
    e47e:	200a      	movs	r0, #10
    e480:	2a03      	cmp	r2, #3
    e482:	d900      	bls.n	e486 <LORAWAN_GetAttr+0x24a>
    e484:	e71b      	b.n	e2be <LORAWAN_GetAttr+0x82>
    e486:	232c      	movs	r3, #44	; 0x2c
    e488:	435a      	muls	r2, r3
    e48a:	4b19      	ldr	r3, [pc, #100]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e48c:	189b      	adds	r3, r3, r2
    e48e:	33fe      	adds	r3, #254	; 0xfe
    e490:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
    e492:	8023      	strh	r3, [r4, #0]
    e494:	e7cd      	b.n	e432 <LORAWAN_GetAttr+0x1f6>
    e496:	0010      	movs	r0, r2
    e498:	4b1b      	ldr	r3, [pc, #108]	; (e508 <LORAWAN_GetAttr+0x2cc>)
    e49a:	4798      	blx	r3
    e49c:	e70f      	b.n	e2be <LORAWAN_GetAttr+0x82>
    e49e:	0011      	movs	r1, r2
    e4a0:	4b15      	ldr	r3, [pc, #84]	; (e4f8 <LORAWAN_GetAttr+0x2bc>)
    e4a2:	201f      	movs	r0, #31
    e4a4:	4798      	blx	r3
    e4a6:	e712      	b.n	e2ce <LORAWAN_GetAttr+0x92>
    e4a8:	4b11      	ldr	r3, [pc, #68]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e4aa:	336c      	adds	r3, #108	; 0x6c
    e4ac:	781b      	ldrb	r3, [r3, #0]
    e4ae:	071b      	lsls	r3, r3, #28
    e4b0:	e77c      	b.n	e3ac <LORAWAN_GetAttr+0x170>
    e4b2:	4b0f      	ldr	r3, [pc, #60]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e4b4:	336c      	adds	r3, #108	; 0x6c
    e4b6:	781b      	ldrb	r3, [r3, #0]
    e4b8:	07db      	lsls	r3, r3, #31
    e4ba:	e777      	b.n	e3ac <LORAWAN_GetAttr+0x170>
    e4bc:	2031      	movs	r0, #49	; 0x31
    e4be:	4b0f      	ldr	r3, [pc, #60]	; (e4fc <LORAWAN_GetAttr+0x2c0>)
    e4c0:	4798      	blx	r3
    e4c2:	e6fc      	b.n	e2be <LORAWAN_GetAttr+0x82>
    e4c4:	4911      	ldr	r1, [pc, #68]	; (e50c <LORAWAN_GetAttr+0x2d0>)
    e4c6:	2026      	movs	r0, #38	; 0x26
    e4c8:	e7f9      	b.n	e4be <LORAWAN_GetAttr+0x282>
    e4ca:	4b09      	ldr	r3, [pc, #36]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e4cc:	33bc      	adds	r3, #188	; 0xbc
    e4ce:	e736      	b.n	e33e <LORAWAN_GetAttr+0x102>
    e4d0:	4b0f      	ldr	r3, [pc, #60]	; (e510 <LORAWAN_GetAttr+0x2d4>)
    e4d2:	4798      	blx	r3
    e4d4:	4b0f      	ldr	r3, [pc, #60]	; (e514 <LORAWAN_GetAttr+0x2d8>)
    e4d6:	0005      	movs	r5, r0
    e4d8:	4798      	blx	r3
    e4da:	3808      	subs	r0, #8
    e4dc:	1b40      	subs	r0, r0, r5
    e4de:	7020      	strb	r0, [r4, #0]
    e4e0:	e6f5      	b.n	e2ce <LORAWAN_GetAttr+0x92>
    e4e2:	2100      	movs	r1, #0
    e4e4:	2020      	movs	r0, #32
    e4e6:	e7ea      	b.n	e4be <LORAWAN_GetAttr+0x282>
    e4e8:	4b01      	ldr	r3, [pc, #4]	; (e4f0 <LORAWAN_GetAttr+0x2b4>)
    e4ea:	33f0      	adds	r3, #240	; 0xf0
    e4ec:	e722      	b.n	e334 <LORAWAN_GetAttr+0xf8>
    e4ee:	46c0      	nop			; (mov r8, r8)
    e4f0:	200021a8 	.word	0x200021a8
    e4f4:	00015c7d 	.word	0x00015c7d
    e4f8:	00010df5 	.word	0x00010df5
    e4fc:	0000a925 	.word	0x0000a925
    e500:	0000e21d 	.word	0x0000e21d
    e504:	00012a95 	.word	0x00012a95
    e508:	0000ab89 	.word	0x0000ab89
    e50c:	20002267 	.word	0x20002267
    e510:	0000c8f9 	.word	0x0000c8f9
    e514:	0000c9a1 	.word	0x0000c9a1

0000e518 <LORAWAN_TxDone>:
    e518:	b5f0      	push	{r4, r5, r6, r7, lr}
    e51a:	6843      	ldr	r3, [r0, #4]
    e51c:	b08f      	sub	sp, #60	; 0x3c
    e51e:	ad07      	add	r5, sp, #28
    e520:	7804      	ldrb	r4, [r0, #0]
    e522:	9302      	str	r3, [sp, #8]
    e524:	002a      	movs	r2, r5
    e526:	4b64      	ldr	r3, [pc, #400]	; (e6b8 <LORAWAN_TxDone+0x1a0>)
    e528:	2100      	movs	r1, #0
    e52a:	2027      	movs	r0, #39	; 0x27
    e52c:	4798      	blx	r3
    e52e:	4f63      	ldr	r7, [pc, #396]	; (e6bc <LORAWAN_TxDone+0x1a4>)
    e530:	003b      	movs	r3, r7
    e532:	335c      	adds	r3, #92	; 0x5c
    e534:	781b      	ldrb	r3, [r3, #0]
    e536:	2b7f      	cmp	r3, #127	; 0x7f
    e538:	d900      	bls.n	e53c <LORAWAN_TxDone+0x24>
    e53a:	e247      	b.n	e9cc <LORAWAN_TxDone+0x4b4>
    e53c:	4b60      	ldr	r3, [pc, #384]	; (e6c0 <LORAWAN_TxDone+0x1a8>)
    e53e:	201b      	movs	r0, #27
    e540:	781a      	ldrb	r2, [r3, #0]
    e542:	2a04      	cmp	r2, #4
    e544:	d100      	bne.n	e548 <LORAWAN_TxDone+0x30>
    e546:	e0b2      	b.n	e6ae <LORAWAN_TxDone+0x196>
    e548:	781b      	ldrb	r3, [r3, #0]
    e54a:	2b02      	cmp	r3, #2
    e54c:	d120      	bne.n	e590 <LORAWAN_TxDone+0x78>
    e54e:	33b5      	adds	r3, #181	; 0xb5
    e550:	33ff      	adds	r3, #255	; 0xff
    e552:	5cfa      	ldrb	r2, [r7, r3]
    e554:	2a00      	cmp	r2, #0
    e556:	d005      	beq.n	e564 <LORAWAN_TxDone+0x4c>
    e558:	2200      	movs	r2, #0
    e55a:	495a      	ldr	r1, [pc, #360]	; (e6c4 <LORAWAN_TxDone+0x1ac>)
    e55c:	54fa      	strb	r2, [r7, r3]
    e55e:	200b      	movs	r0, #11
    e560:	4b59      	ldr	r3, [pc, #356]	; (e6c8 <LORAWAN_TxDone+0x1b0>)
    e562:	4798      	blx	r3
    e564:	2c07      	cmp	r4, #7
    e566:	d000      	beq.n	e56a <LORAWAN_TxDone+0x52>
    e568:	e0c8      	b.n	e6fc <LORAWAN_TxDone+0x1e4>
    e56a:	79eb      	ldrb	r3, [r5, #7]
    e56c:	2b00      	cmp	r3, #0
    e56e:	d00f      	beq.n	e590 <LORAWAN_TxDone+0x78>
    e570:	003b      	movs	r3, r7
    e572:	336c      	adds	r3, #108	; 0x6c
    e574:	7818      	ldrb	r0, [r3, #0]
    e576:	003e      	movs	r6, r7
    e578:	2304      	movs	r3, #4
    e57a:	36f2      	adds	r6, #242	; 0xf2
    e57c:	4018      	ands	r0, r3
    e57e:	4d53      	ldr	r5, [pc, #332]	; (e6cc <LORAWAN_TxDone+0x1b4>)
    e580:	d008      	beq.n	e594 <LORAWAN_TxDone+0x7c>
    e582:	2000      	movs	r0, #0
    e584:	2109      	movs	r1, #9
    e586:	8030      	strh	r0, [r6, #0]
    e588:	47a8      	blx	r5
    e58a:	0020      	movs	r0, r4
    e58c:	4b50      	ldr	r3, [pc, #320]	; (e6d0 <LORAWAN_TxDone+0x1b8>)
    e58e:	4798      	blx	r3
    e590:	b00f      	add	sp, #60	; 0x3c
    e592:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e594:	8833      	ldrh	r3, [r6, #0]
    e596:	2109      	movs	r1, #9
    e598:	3301      	adds	r3, #1
    e59a:	8033      	strh	r3, [r6, #0]
    e59c:	47a8      	blx	r5
    e59e:	003b      	movs	r3, r7
    e5a0:	33f4      	adds	r3, #244	; 0xf4
    e5a2:	881b      	ldrh	r3, [r3, #0]
    e5a4:	4a4b      	ldr	r2, [pc, #300]	; (e6d4 <LORAWAN_TxDone+0x1bc>)
    e5a6:	4293      	cmp	r3, r2
    e5a8:	d002      	beq.n	e5b0 <LORAWAN_TxDone+0x98>
    e5aa:	8832      	ldrh	r2, [r6, #0]
    e5ac:	429a      	cmp	r2, r3
    e5ae:	d266      	bcs.n	e67e <LORAWAN_TxDone+0x166>
    e5b0:	23df      	movs	r3, #223	; 0xdf
    e5b2:	005b      	lsls	r3, r3, #1
    e5b4:	5cfb      	ldrb	r3, [r7, r3]
    e5b6:	2b00      	cmp	r3, #0
    e5b8:	d061      	beq.n	e67e <LORAWAN_TxDone+0x166>
    e5ba:	2601      	movs	r6, #1
    e5bc:	003b      	movs	r3, r7
    e5be:	a905      	add	r1, sp, #20
    e5c0:	700e      	strb	r6, [r1, #0]
    e5c2:	33c1      	adds	r3, #193	; 0xc1
    e5c4:	781b      	ldrb	r3, [r3, #0]
    e5c6:	aa0b      	add	r2, sp, #44	; 0x2c
    e5c8:	704b      	strb	r3, [r1, #1]
    e5ca:	003b      	movs	r3, r7
    e5cc:	33bf      	adds	r3, #191	; 0xbf
    e5ce:	781b      	ldrb	r3, [r3, #0]
    e5d0:	202f      	movs	r0, #47	; 0x2f
    e5d2:	708b      	strb	r3, [r1, #2]
    e5d4:	4b40      	ldr	r3, [pc, #256]	; (e6d8 <LORAWAN_TxDone+0x1c0>)
    e5d6:	4798      	blx	r3
    e5d8:	2808      	cmp	r0, #8
    e5da:	d135      	bne.n	e648 <LORAWAN_TxDone+0x130>
    e5dc:	a806      	add	r0, sp, #24
    e5de:	4b3f      	ldr	r3, [pc, #252]	; (e6dc <LORAWAN_TxDone+0x1c4>)
    e5e0:	7006      	strb	r6, [r0, #0]
    e5e2:	4798      	blx	r3
    e5e4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    e5e6:	990c      	ldr	r1, [sp, #48]	; 0x30
    e5e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    e5ea:	4b3d      	ldr	r3, [pc, #244]	; (e6e0 <LORAWAN_TxDone+0x1c8>)
    e5ec:	4798      	blx	r3
    e5ee:	003b      	movs	r3, r7
    e5f0:	33a6      	adds	r3, #166	; 0xa6
    e5f2:	881b      	ldrh	r3, [r3, #0]
    e5f4:	a809      	add	r0, sp, #36	; 0x24
    e5f6:	7003      	strb	r3, [r0, #0]
    e5f8:	4b3a      	ldr	r3, [pc, #232]	; (e6e4 <LORAWAN_TxDone+0x1cc>)
    e5fa:	6043      	str	r3, [r0, #4]
    e5fc:	4b3a      	ldr	r3, [pc, #232]	; (e6e8 <LORAWAN_TxDone+0x1d0>)
    e5fe:	4798      	blx	r3
    e600:	1e04      	subs	r4, r0, #0
    e602:	d108      	bne.n	e616 <LORAWAN_TxDone+0xfe>
    e604:	220e      	movs	r2, #14
    e606:	375c      	adds	r7, #92	; 0x5c
    e608:	783b      	ldrb	r3, [r7, #0]
    e60a:	4393      	bics	r3, r2
    e60c:	001a      	movs	r2, r3
    e60e:	2302      	movs	r3, #2
    e610:	4313      	orrs	r3, r2
    e612:	703b      	strb	r3, [r7, #0]
    e614:	e7bc      	b.n	e590 <LORAWAN_TxDone+0x78>
    e616:	003b      	movs	r3, r7
    e618:	336c      	adds	r3, #108	; 0x6c
    e61a:	7818      	ldrb	r0, [r3, #0]
    e61c:	003b      	movs	r3, r7
    e61e:	4030      	ands	r0, r6
    e620:	33f2      	adds	r3, #242	; 0xf2
    e622:	4e32      	ldr	r6, [pc, #200]	; (e6ec <LORAWAN_TxDone+0x1d4>)
    e624:	4f32      	ldr	r7, [pc, #200]	; (e6f0 <LORAWAN_TxDone+0x1d8>)
    e626:	2800      	cmp	r0, #0
    e628:	d009      	beq.n	e63e <LORAWAN_TxDone+0x126>
    e62a:	2000      	movs	r0, #0
    e62c:	2109      	movs	r1, #9
    e62e:	8018      	strh	r0, [r3, #0]
    e630:	47a8      	blx	r5
    e632:	4b30      	ldr	r3, [pc, #192]	; (e6f4 <LORAWAN_TxDone+0x1dc>)
    e634:	4798      	blx	r3
    e636:	47b8      	blx	r7
    e638:	0020      	movs	r0, r4
    e63a:	47b0      	blx	r6
    e63c:	e7a8      	b.n	e590 <LORAWAN_TxDone+0x78>
    e63e:	2109      	movs	r1, #9
    e640:	8018      	strh	r0, [r3, #0]
    e642:	47a8      	blx	r5
    e644:	4b2c      	ldr	r3, [pc, #176]	; (e6f8 <LORAWAN_TxDone+0x1e0>)
    e646:	e7f5      	b.n	e634 <LORAWAN_TxDone+0x11c>
    e648:	003b      	movs	r3, r7
    e64a:	336c      	adds	r3, #108	; 0x6c
    e64c:	7818      	ldrb	r0, [r3, #0]
    e64e:	003b      	movs	r3, r7
    e650:	4006      	ands	r6, r0
    e652:	4c26      	ldr	r4, [pc, #152]	; (e6ec <LORAWAN_TxDone+0x1d4>)
    e654:	33f2      	adds	r3, #242	; 0xf2
    e656:	4f26      	ldr	r7, [pc, #152]	; (e6f0 <LORAWAN_TxDone+0x1d8>)
    e658:	2e00      	cmp	r6, #0
    e65a:	d00a      	beq.n	e672 <LORAWAN_TxDone+0x15a>
    e65c:	2600      	movs	r6, #0
    e65e:	2109      	movs	r1, #9
    e660:	0030      	movs	r0, r6
    e662:	801e      	strh	r6, [r3, #0]
    e664:	47a8      	blx	r5
    e666:	4b23      	ldr	r3, [pc, #140]	; (e6f4 <LORAWAN_TxDone+0x1dc>)
    e668:	4798      	blx	r3
    e66a:	47b8      	blx	r7
    e66c:	0030      	movs	r0, r6
    e66e:	47a0      	blx	r4
    e670:	e78e      	b.n	e590 <LORAWAN_TxDone+0x78>
    e672:	2109      	movs	r1, #9
    e674:	0030      	movs	r0, r6
    e676:	801e      	strh	r6, [r3, #0]
    e678:	47a8      	blx	r5
    e67a:	4b1f      	ldr	r3, [pc, #124]	; (e6f8 <LORAWAN_TxDone+0x1e0>)
    e67c:	e7f4      	b.n	e668 <LORAWAN_TxDone+0x150>
    e67e:	003b      	movs	r3, r7
    e680:	2000      	movs	r0, #0
    e682:	33f2      	adds	r3, #242	; 0xf2
    e684:	2109      	movs	r1, #9
    e686:	8018      	strh	r0, [r3, #0]
    e688:	47a8      	blx	r5
    e68a:	003a      	movs	r2, r7
    e68c:	210e      	movs	r1, #14
    e68e:	325c      	adds	r2, #92	; 0x5c
    e690:	7813      	ldrb	r3, [r2, #0]
    e692:	376c      	adds	r7, #108	; 0x6c
    e694:	438b      	bics	r3, r1
    e696:	7013      	strb	r3, [r2, #0]
    e698:	2220      	movs	r2, #32
    e69a:	783b      	ldrb	r3, [r7, #0]
    e69c:	4c14      	ldr	r4, [pc, #80]	; (e6f0 <LORAWAN_TxDone+0x1d8>)
    e69e:	4393      	bics	r3, r2
    e6a0:	703b      	strb	r3, [r7, #0]
    e6a2:	07db      	lsls	r3, r3, #31
    e6a4:	d505      	bpl.n	e6b2 <LORAWAN_TxDone+0x19a>
    e6a6:	4b13      	ldr	r3, [pc, #76]	; (e6f4 <LORAWAN_TxDone+0x1dc>)
    e6a8:	4798      	blx	r3
    e6aa:	47a0      	blx	r4
    e6ac:	2007      	movs	r0, #7
    e6ae:	4b0f      	ldr	r3, [pc, #60]	; (e6ec <LORAWAN_TxDone+0x1d4>)
    e6b0:	e76d      	b.n	e58e <LORAWAN_TxDone+0x76>
    e6b2:	4b11      	ldr	r3, [pc, #68]	; (e6f8 <LORAWAN_TxDone+0x1e0>)
    e6b4:	e7f8      	b.n	e6a8 <LORAWAN_TxDone+0x190>
    e6b6:	46c0      	nop			; (mov r8, r8)
    e6b8:	0000e23d 	.word	0x0000e23d
    e6bc:	200021a8 	.word	0x200021a8
    e6c0:	20002368 	.word	0x20002368
    e6c4:	2000235d 	.word	0x2000235d
    e6c8:	00010ee1 	.word	0x00010ee1
    e6cc:	0000ad0d 	.word	0x0000ad0d
    e6d0:	0000d2dd 	.word	0x0000d2dd
    e6d4:	0000ffff 	.word	0x0000ffff
    e6d8:	0000a925 	.word	0x0000a925
    e6dc:	000120f5 	.word	0x000120f5
    e6e0:	0000d815 	.word	0x0000d815
    e6e4:	20002379 	.word	0x20002379
    e6e8:	00011831 	.word	0x00011831
    e6ec:	0000e05d 	.word	0x0000e05d
    e6f0:	0000c8b5 	.word	0x0000c8b5
    e6f4:	0000d289 	.word	0x0000d289
    e6f8:	0000d2b9 	.word	0x0000d2b9
    e6fc:	2c00      	cmp	r4, #0
    e6fe:	d000      	beq.n	e702 <LORAWAN_TxDone+0x1ea>
    e700:	e746      	b.n	e590 <LORAWAN_TxDone+0x78>
    e702:	003b      	movs	r3, r7
    e704:	33dc      	adds	r3, #220	; 0xdc
    e706:	681b      	ldr	r3, [r3, #0]
    e708:	003d      	movs	r5, r7
    e70a:	9303      	str	r3, [sp, #12]
    e70c:	003b      	movs	r3, r7
    e70e:	33f2      	adds	r3, #242	; 0xf2
    e710:	801c      	strh	r4, [r3, #0]
    e712:	2109      	movs	r1, #9
    e714:	4bbe      	ldr	r3, [pc, #760]	; (ea10 <LORAWAN_TxDone+0x4f8>)
    e716:	0020      	movs	r0, r4
    e718:	35bb      	adds	r5, #187	; 0xbb
    e71a:	4798      	blx	r3
    e71c:	782b      	ldrb	r3, [r5, #0]
    e71e:	2b00      	cmp	r3, #0
    e720:	d000      	beq.n	e724 <LORAWAN_TxDone+0x20c>
    e722:	e103      	b.n	e92c <LORAWAN_TxDone+0x414>
    e724:	003e      	movs	r6, r7
    e726:	36bc      	adds	r6, #188	; 0xbc
    e728:	7832      	ldrb	r2, [r6, #0]
    e72a:	2a00      	cmp	r2, #0
    e72c:	d000      	beq.n	e730 <LORAWAN_TxDone+0x218>
    e72e:	e0fd      	b.n	e92c <LORAWAN_TxDone+0x414>
    e730:	4bb8      	ldr	r3, [pc, #736]	; (ea14 <LORAWAN_TxDone+0x4fc>)
    e732:	781b      	ldrb	r3, [r3, #0]
    e734:	07db      	lsls	r3, r3, #31
    e736:	d513      	bpl.n	e760 <LORAWAN_TxDone+0x248>
    e738:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    e73a:	2116      	movs	r1, #22
    e73c:	3301      	adds	r3, #1
    e73e:	663b      	str	r3, [r7, #96]	; 0x60
    e740:	0020      	movs	r0, r4
    e742:	4bb3      	ldr	r3, [pc, #716]	; (ea10 <LORAWAN_TxDone+0x4f8>)
    e744:	4798      	blx	r3
    e746:	9b03      	ldr	r3, [sp, #12]
    e748:	781b      	ldrb	r3, [r3, #0]
    e74a:	2b01      	cmp	r3, #1
    e74c:	d000      	beq.n	e750 <LORAWAN_TxDone+0x238>
    e74e:	e0e9      	b.n	e924 <LORAWAN_TxDone+0x40c>
    e750:	003a      	movs	r2, r7
    e752:	326c      	adds	r2, #108	; 0x6c
    e754:	7811      	ldrb	r1, [r2, #0]
    e756:	430b      	orrs	r3, r1
    e758:	7013      	strb	r3, [r2, #0]
    e75a:	7833      	ldrb	r3, [r6, #0]
    e75c:	3301      	adds	r3, #1
    e75e:	7033      	strb	r3, [r6, #0]
    e760:	003b      	movs	r3, r7
    e762:	2200      	movs	r2, #0
    e764:	33d0      	adds	r3, #208	; 0xd0
    e766:	701a      	strb	r2, [r3, #0]
    e768:	003a      	movs	r2, r7
    e76a:	210e      	movs	r1, #14
    e76c:	2504      	movs	r5, #4
    e76e:	325c      	adds	r2, #92	; 0x5c
    e770:	7813      	ldrb	r3, [r2, #0]
    e772:	003e      	movs	r6, r7
    e774:	438b      	bics	r3, r1
    e776:	432b      	orrs	r3, r5
    e778:	7013      	strb	r3, [r2, #0]
    e77a:	003b      	movs	r3, r7
    e77c:	33bf      	adds	r3, #191	; 0xbf
    e77e:	781b      	ldrb	r3, [r3, #0]
    e780:	a906      	add	r1, sp, #24
    e782:	708b      	strb	r3, [r1, #2]
    e784:	003b      	movs	r3, r7
    e786:	33ce      	adds	r3, #206	; 0xce
    e788:	781b      	ldrb	r3, [r3, #0]
    e78a:	366c      	adds	r6, #108	; 0x6c
    e78c:	704b      	strb	r3, [r1, #1]
    e78e:	7833      	ldrb	r3, [r6, #0]
    e790:	ac09      	add	r4, sp, #36	; 0x24
    e792:	075b      	lsls	r3, r3, #29
    e794:	0fdb      	lsrs	r3, r3, #31
    e796:	700b      	strb	r3, [r1, #0]
    e798:	0022      	movs	r2, r4
    e79a:	4b9f      	ldr	r3, [pc, #636]	; (ea18 <LORAWAN_TxDone+0x500>)
    e79c:	2019      	movs	r0, #25
    e79e:	4798      	blx	r3
    e7a0:	7833      	ldrb	r3, [r6, #0]
    e7a2:	422b      	tst	r3, r5
    e7a4:	d100      	bne.n	e7a8 <LORAWAN_TxDone+0x290>
    e7a6:	e0d7      	b.n	e958 <LORAWAN_TxDone+0x440>
    e7a8:	2300      	movs	r3, #0
    e7aa:	ae0b      	add	r6, sp, #44	; 0x2c
    e7ac:	7033      	strb	r3, [r6, #0]
    e7ae:	0032      	movs	r2, r6
    e7b0:	2100      	movs	r1, #0
    e7b2:	2009      	movs	r0, #9
    e7b4:	4b98      	ldr	r3, [pc, #608]	; (ea18 <LORAWAN_TxDone+0x500>)
    e7b6:	4798      	blx	r3
    e7b8:	0031      	movs	r1, r6
    e7ba:	aa05      	add	r2, sp, #20
    e7bc:	0028      	movs	r0, r5
    e7be:	4b96      	ldr	r3, [pc, #600]	; (ea18 <LORAWAN_TxDone+0x500>)
    e7c0:	4798      	blx	r3
    e7c2:	0039      	movs	r1, r7
    e7c4:	7923      	ldrb	r3, [r4, #4]
    e7c6:	3149      	adds	r1, #73	; 0x49
    e7c8:	700b      	strb	r3, [r1, #0]
    e7ca:	003b      	movs	r3, r7
    e7cc:	260b      	movs	r6, #11
    e7ce:	7822      	ldrb	r2, [r4, #0]
    e7d0:	3345      	adds	r3, #69	; 0x45
    e7d2:	701a      	strb	r2, [r3, #0]
    e7d4:	7862      	ldrb	r2, [r4, #1]
    e7d6:	2004      	movs	r0, #4
    e7d8:	705a      	strb	r2, [r3, #1]
    e7da:	78a2      	ldrb	r2, [r4, #2]
    e7dc:	2500      	movs	r5, #0
    e7de:	709a      	strb	r2, [r3, #2]
    e7e0:	78e2      	ldrb	r2, [r4, #3]
    e7e2:	70da      	strb	r2, [r3, #3]
    e7e4:	ab02      	add	r3, sp, #8
    e7e6:	18f6      	adds	r6, r6, r3
    e7e8:	0032      	movs	r2, r6
    e7ea:	4b8b      	ldr	r3, [pc, #556]	; (ea18 <LORAWAN_TxDone+0x500>)
    e7ec:	4798      	blx	r3
    e7ee:	003b      	movs	r3, r7
    e7f0:	336c      	adds	r3, #108	; 0x6c
    e7f2:	781c      	ldrb	r4, [r3, #0]
    e7f4:	2304      	movs	r3, #4
    e7f6:	401c      	ands	r4, r3
    e7f8:	2300      	movs	r3, #0
    e7fa:	003a      	movs	r2, r7
    e7fc:	56f3      	ldrsb	r3, [r6, r3]
    e7fe:	42ac      	cmp	r4, r5
    e800:	d100      	bne.n	e804 <LORAWAN_TxDone+0x2ec>
    e802:	e0ac      	b.n	e95e <LORAWAN_TxDone+0x446>
    e804:	2100      	movs	r1, #0
    e806:	32ae      	adds	r2, #174	; 0xae
    e808:	8816      	ldrh	r6, [r2, #0]
    e80a:	aa05      	add	r2, sp, #20
    e80c:	5651      	ldrsb	r1, [r2, r1]
    e80e:	4c83      	ldr	r4, [pc, #524]	; (ea1c <LORAWAN_TxDone+0x504>)
    e810:	1872      	adds	r2, r6, r1
    e812:	9203      	str	r2, [sp, #12]
    e814:	003a      	movs	r2, r7
    e816:	32ac      	adds	r2, #172	; 0xac
    e818:	8811      	ldrh	r1, [r2, #0]
    e81a:	26fa      	movs	r6, #250	; 0xfa
    e81c:	18c9      	adds	r1, r1, r3
    e81e:	23c0      	movs	r3, #192	; 0xc0
    e820:	33ff      	adds	r3, #255	; 0xff
    e822:	5cfb      	ldrb	r3, [r7, r3]
    e824:	00b6      	lsls	r6, r6, #2
    e826:	1ac9      	subs	r1, r1, r3
    e828:	003b      	movs	r3, r7
    e82a:	33c2      	adds	r3, #194	; 0xc2
    e82c:	7818      	ldrb	r0, [r3, #0]
    e82e:	4371      	muls	r1, r6
    e830:	4b7b      	ldr	r3, [pc, #492]	; (ea20 <LORAWAN_TxDone+0x508>)
    e832:	002a      	movs	r2, r5
    e834:	9500      	str	r5, [sp, #0]
    e836:	47a0      	blx	r4
    e838:	23c0      	movs	r3, #192	; 0xc0
    e83a:	33ff      	adds	r3, #255	; 0xff
    e83c:	5cf9      	ldrb	r1, [r7, r3]
    e83e:	9b03      	ldr	r3, [sp, #12]
    e840:	002a      	movs	r2, r5
    e842:	1a59      	subs	r1, r3, r1
    e844:	003b      	movs	r3, r7
    e846:	33c3      	adds	r3, #195	; 0xc3
    e848:	7818      	ldrb	r0, [r3, #0]
    e84a:	4371      	muls	r1, r6
    e84c:	4b75      	ldr	r3, [pc, #468]	; (ea24 <LORAWAN_TxDone+0x50c>)
    e84e:	9500      	str	r5, [sp, #0]
    e850:	47a0      	blx	r4
    e852:	003b      	movs	r3, r7
    e854:	33f0      	adds	r3, #240	; 0xf0
    e856:	781b      	ldrb	r3, [r3, #0]
    e858:	069b      	lsls	r3, r3, #26
    e85a:	d549      	bpl.n	e8f0 <LORAWAN_TxDone+0x3d8>
    e85c:	466a      	mov	r2, sp
    e85e:	003b      	movs	r3, r7
    e860:	7a12      	ldrb	r2, [r2, #8]
    e862:	3357      	adds	r3, #87	; 0x57
    e864:	701a      	strb	r2, [r3, #0]
    e866:	9a02      	ldr	r2, [sp, #8]
    e868:	ad0b      	add	r5, sp, #44	; 0x2c
    e86a:	0a12      	lsrs	r2, r2, #8
    e86c:	705a      	strb	r2, [r3, #1]
    e86e:	9a02      	ldr	r2, [sp, #8]
    e870:	0c12      	lsrs	r2, r2, #16
    e872:	709a      	strb	r2, [r3, #2]
    e874:	9a02      	ldr	r2, [sp, #8]
    e876:	0e12      	lsrs	r2, r2, #24
    e878:	70da      	strb	r2, [r3, #3]
    e87a:	003b      	movs	r3, r7
    e87c:	335b      	adds	r3, #91	; 0x5b
    e87e:	781b      	ldrb	r3, [r3, #0]
    e880:	2b00      	cmp	r3, #0
    e882:	d027      	beq.n	e8d4 <LORAWAN_TxDone+0x3bc>
    e884:	003c      	movs	r4, r7
    e886:	6d3a      	ldr	r2, [r7, #80]	; 0x50
    e888:	344f      	adds	r4, #79	; 0x4f
    e88a:	0216      	lsls	r6, r2, #8
    e88c:	003a      	movs	r2, r7
    e88e:	7823      	ldrb	r3, [r4, #0]
    e890:	3253      	adds	r2, #83	; 0x53
    e892:	4333      	orrs	r3, r6
    e894:	6d7e      	ldr	r6, [r7, #84]	; 0x54
    e896:	7812      	ldrb	r2, [r2, #0]
    e898:	0236      	lsls	r6, r6, #8
    e89a:	4316      	orrs	r6, r2
    e89c:	431e      	orrs	r6, r3
    e89e:	d119      	bne.n	e8d4 <LORAWAN_TxDone+0x3bc>
    e8a0:	2301      	movs	r3, #1
    e8a2:	0029      	movs	r1, r5
    e8a4:	702b      	strb	r3, [r5, #0]
    e8a6:	2021      	movs	r0, #33	; 0x21
    e8a8:	4b5f      	ldr	r3, [pc, #380]	; (ea28 <LORAWAN_TxDone+0x510>)
    e8aa:	4798      	blx	r3
    e8ac:	4b5f      	ldr	r3, [pc, #380]	; (ea2c <LORAWAN_TxDone+0x514>)
    e8ae:	4798      	blx	r3
    e8b0:	0033      	movs	r3, r6
    e8b2:	9a02      	ldr	r2, [sp, #8]
    e8b4:	1a80      	subs	r0, r0, r2
    e8b6:	4199      	sbcs	r1, r3
    e8b8:	0a03      	lsrs	r3, r0, #8
    e8ba:	7063      	strb	r3, [r4, #1]
    e8bc:	0c03      	lsrs	r3, r0, #16
    e8be:	70a3      	strb	r3, [r4, #2]
    e8c0:	0e03      	lsrs	r3, r0, #24
    e8c2:	70e3      	strb	r3, [r4, #3]
    e8c4:	0a0b      	lsrs	r3, r1, #8
    e8c6:	7163      	strb	r3, [r4, #5]
    e8c8:	0c0b      	lsrs	r3, r1, #16
    e8ca:	71a3      	strb	r3, [r4, #6]
    e8cc:	0e0b      	lsrs	r3, r1, #24
    e8ce:	7020      	strb	r0, [r4, #0]
    e8d0:	7121      	strb	r1, [r4, #4]
    e8d2:	71e3      	strb	r3, [r4, #7]
    e8d4:	4a56      	ldr	r2, [pc, #344]	; (ea30 <LORAWAN_TxDone+0x518>)
    e8d6:	2020      	movs	r0, #32
    e8d8:	0013      	movs	r3, r2
    e8da:	3357      	adds	r3, #87	; 0x57
    e8dc:	7819      	ldrb	r1, [r3, #0]
    e8de:	6d93      	ldr	r3, [r2, #88]	; 0x58
    e8e0:	021b      	lsls	r3, r3, #8
    e8e2:	430b      	orrs	r3, r1
    e8e4:	930b      	str	r3, [sp, #44]	; 0x2c
    e8e6:	2301      	movs	r3, #1
    e8e8:	0029      	movs	r1, r5
    e8ea:	712b      	strb	r3, [r5, #4]
    e8ec:	4b4e      	ldr	r3, [pc, #312]	; (ea28 <LORAWAN_TxDone+0x510>)
    e8ee:	4798      	blx	r3
    e8f0:	4b4f      	ldr	r3, [pc, #316]	; (ea30 <LORAWAN_TxDone+0x518>)
    e8f2:	2102      	movs	r1, #2
    e8f4:	001a      	movs	r2, r3
    e8f6:	32f0      	adds	r2, #240	; 0xf0
    e8f8:	7812      	ldrb	r2, [r2, #0]
    e8fa:	4011      	ands	r1, r2
    e8fc:	d061      	beq.n	e9c2 <LORAWAN_TxDone+0x4aa>
    e8fe:	466a      	mov	r2, sp
    e900:	8912      	ldrh	r2, [r2, #8]
    e902:	a90b      	add	r1, sp, #44	; 0x2c
    e904:	800a      	strh	r2, [r1, #0]
    e906:	001a      	movs	r2, r3
    e908:	326c      	adds	r2, #108	; 0x6c
    e90a:	7812      	ldrb	r2, [r2, #0]
    e90c:	3370      	adds	r3, #112	; 0x70
    e90e:	0752      	lsls	r2, r2, #29
    e910:	0fd2      	lsrs	r2, r2, #31
    e912:	710a      	strb	r2, [r1, #4]
    e914:	781a      	ldrb	r2, [r3, #0]
    e916:	2301      	movs	r3, #1
    e918:	4093      	lsls	r3, r2
    e91a:	201f      	movs	r0, #31
    e91c:	804b      	strh	r3, [r1, #2]
    e91e:	4b42      	ldr	r3, [pc, #264]	; (ea28 <LORAWAN_TxDone+0x510>)
    e920:	4798      	blx	r3
    e922:	e635      	b.n	e590 <LORAWAN_TxDone+0x78>
    e924:	782b      	ldrb	r3, [r5, #0]
    e926:	3301      	adds	r3, #1
    e928:	702b      	strb	r3, [r5, #0]
    e92a:	e719      	b.n	e760 <LORAWAN_TxDone+0x248>
    e92c:	003a      	movs	r2, r7
    e92e:	325c      	adds	r2, #92	; 0x5c
    e930:	7811      	ldrb	r1, [r2, #0]
    e932:	2201      	movs	r2, #1
    e934:	4211      	tst	r1, r2
    e936:	d100      	bne.n	e93a <LORAWAN_TxDone+0x422>
    e938:	e712      	b.n	e760 <LORAWAN_TxDone+0x248>
    e93a:	0039      	movs	r1, r7
    e93c:	316c      	adds	r1, #108	; 0x6c
    e93e:	7809      	ldrb	r1, [r1, #0]
    e940:	4211      	tst	r1, r2
    e942:	d104      	bne.n	e94e <LORAWAN_TxDone+0x436>
    e944:	189b      	adds	r3, r3, r2
    e946:	003a      	movs	r2, r7
    e948:	32bb      	adds	r2, #187	; 0xbb
    e94a:	7013      	strb	r3, [r2, #0]
    e94c:	e708      	b.n	e760 <LORAWAN_TxDone+0x248>
    e94e:	003a      	movs	r2, r7
    e950:	32bc      	adds	r2, #188	; 0xbc
    e952:	7813      	ldrb	r3, [r2, #0]
    e954:	3301      	adds	r3, #1
    e956:	e7f8      	b.n	e94a <LORAWAN_TxDone+0x432>
    e958:	aa05      	add	r2, sp, #20
    e95a:	4936      	ldr	r1, [pc, #216]	; (ea34 <LORAWAN_TxDone+0x51c>)
    e95c:	e72e      	b.n	e7bc <LORAWAN_TxDone+0x2a4>
    e95e:	32a8      	adds	r2, #168	; 0xa8
    e960:	8811      	ldrh	r1, [r2, #0]
    e962:	25fa      	movs	r5, #250	; 0xfa
    e964:	18c9      	adds	r1, r1, r3
    e966:	23c0      	movs	r3, #192	; 0xc0
    e968:	33ff      	adds	r3, #255	; 0xff
    e96a:	5cfb      	ldrb	r3, [r7, r3]
    e96c:	00ad      	lsls	r5, r5, #2
    e96e:	1ac9      	subs	r1, r1, r3
    e970:	003b      	movs	r3, r7
    e972:	33c4      	adds	r3, #196	; 0xc4
    e974:	7818      	ldrb	r0, [r3, #0]
    e976:	4369      	muls	r1, r5
    e978:	4b29      	ldr	r3, [pc, #164]	; (ea20 <LORAWAN_TxDone+0x508>)
    e97a:	9400      	str	r4, [sp, #0]
    e97c:	0022      	movs	r2, r4
    e97e:	4e27      	ldr	r6, [pc, #156]	; (ea1c <LORAWAN_TxDone+0x504>)
    e980:	47b0      	blx	r6
    e982:	003b      	movs	r3, r7
    e984:	33d4      	adds	r3, #212	; 0xd4
    e986:	781b      	ldrb	r3, [r3, #0]
    e988:	2b04      	cmp	r3, #4
    e98a:	d105      	bne.n	e998 <LORAWAN_TxDone+0x480>
    e98c:	2000      	movs	r0, #0
    e98e:	ab05      	add	r3, sp, #20
    e990:	5618      	ldrsb	r0, [r3, r0]
    e992:	4b29      	ldr	r3, [pc, #164]	; (ea38 <LORAWAN_TxDone+0x520>)
    e994:	4798      	blx	r3
    e996:	e7ab      	b.n	e8f0 <LORAWAN_TxDone+0x3d8>
    e998:	2b01      	cmp	r3, #1
    e99a:	d1a9      	bne.n	e8f0 <LORAWAN_TxDone+0x3d8>
    e99c:	003b      	movs	r3, r7
    e99e:	33aa      	adds	r3, #170	; 0xaa
    e9a0:	8819      	ldrh	r1, [r3, #0]
    e9a2:	ab05      	add	r3, sp, #20
    e9a4:	781b      	ldrb	r3, [r3, #0]
    e9a6:	0022      	movs	r2, r4
    e9a8:	b25b      	sxtb	r3, r3
    e9aa:	18c9      	adds	r1, r1, r3
    e9ac:	23c0      	movs	r3, #192	; 0xc0
    e9ae:	33ff      	adds	r3, #255	; 0xff
    e9b0:	5cfb      	ldrb	r3, [r7, r3]
    e9b2:	37c5      	adds	r7, #197	; 0xc5
    e9b4:	1ac9      	subs	r1, r1, r3
    e9b6:	7838      	ldrb	r0, [r7, #0]
    e9b8:	4369      	muls	r1, r5
    e9ba:	9400      	str	r4, [sp, #0]
    e9bc:	4b19      	ldr	r3, [pc, #100]	; (ea24 <LORAWAN_TxDone+0x50c>)
    e9be:	47b0      	blx	r6
    e9c0:	e796      	b.n	e8f0 <LORAWAN_TxDone+0x3d8>
    e9c2:	0753      	lsls	r3, r2, #29
    e9c4:	d400      	bmi.n	e9c8 <LORAWAN_TxDone+0x4b0>
    e9c6:	e5e3      	b.n	e590 <LORAWAN_TxDone+0x78>
    e9c8:	2022      	movs	r0, #34	; 0x22
    e9ca:	e7a8      	b.n	e91e <LORAWAN_TxDone+0x406>
    e9cc:	491b      	ldr	r1, [pc, #108]	; (ea3c <LORAWAN_TxDone+0x524>)
    e9ce:	784a      	ldrb	r2, [r1, #1]
    e9d0:	780b      	ldrb	r3, [r1, #0]
    e9d2:	0212      	lsls	r2, r2, #8
    e9d4:	431a      	orrs	r2, r3
    e9d6:	788b      	ldrb	r3, [r1, #2]
    e9d8:	041b      	lsls	r3, r3, #16
    e9da:	431a      	orrs	r2, r3
    e9dc:	78cb      	ldrb	r3, [r1, #3]
    e9de:	061b      	lsls	r3, r3, #24
    e9e0:	4313      	orrs	r3, r2
    e9e2:	d100      	bne.n	e9e6 <LORAWAN_TxDone+0x4ce>
    e9e4:	e5d4      	b.n	e590 <LORAWAN_TxDone+0x78>
    e9e6:	4a16      	ldr	r2, [pc, #88]	; (ea40 <LORAWAN_TxDone+0x528>)
    e9e8:	7811      	ldrb	r1, [r2, #0]
    e9ea:	221c      	movs	r2, #28
    e9ec:	2904      	cmp	r1, #4
    e9ee:	d003      	beq.n	e9f8 <LORAWAN_TxDone+0x4e0>
    e9f0:	2200      	movs	r2, #0
    e9f2:	2c07      	cmp	r4, #7
    e9f4:	d100      	bne.n	e9f8 <LORAWAN_TxDone+0x4e0>
    e9f6:	0022      	movs	r2, r4
    e9f8:	0039      	movs	r1, r7
    e9fa:	2004      	movs	r0, #4
    e9fc:	31e0      	adds	r1, #224	; 0xe0
    e9fe:	7008      	strb	r0, [r1, #0]
    ea00:	0038      	movs	r0, r7
    ea02:	37dc      	adds	r7, #220	; 0xdc
    ea04:	30e4      	adds	r0, #228	; 0xe4
    ea06:	7002      	strb	r2, [r0, #0]
    ea08:	6838      	ldr	r0, [r7, #0]
    ea0a:	4798      	blx	r3
    ea0c:	e5c0      	b.n	e590 <LORAWAN_TxDone+0x78>
    ea0e:	46c0      	nop			; (mov r8, r8)
    ea10:	0000ad0d 	.word	0x0000ad0d
    ea14:	20002204 	.word	0x20002204
    ea18:	0000a925 	.word	0x0000a925
    ea1c:	0000bcad 	.word	0x0000bcad
    ea20:	0000d79d 	.word	0x0000d79d
    ea24:	0000ed79 	.word	0x0000ed79
    ea28:	0000aa4d 	.word	0x0000aa4d
    ea2c:	0000bc55 	.word	0x0000bc55
    ea30:	200021a8 	.word	0x200021a8
    ea34:	200021f6 	.word	0x200021f6
    ea38:	00010741 	.word	0x00010741
    ea3c:	2000247c 	.word	0x2000247c
    ea40:	20002368 	.word	0x20002368

0000ea44 <radioCallback>:
    ea44:	4b10      	ldr	r3, [pc, #64]	; (ea88 <radioCallback+0x44>)
    ea46:	b510      	push	{r4, lr}
    ea48:	7018      	strb	r0, [r3, #0]
    ea4a:	3801      	subs	r0, #1
    ea4c:	b2c0      	uxtb	r0, r0
    ea4e:	000c      	movs	r4, r1
    ea50:	281f      	cmp	r0, #31
    ea52:	d809      	bhi.n	ea68 <radioCallback+0x24>
    ea54:	2301      	movs	r3, #1
    ea56:	4083      	lsls	r3, r0
    ea58:	4a0c      	ldr	r2, [pc, #48]	; (ea8c <radioCallback+0x48>)
    ea5a:	4213      	tst	r3, r2
    ea5c:	d109      	bne.n	ea72 <radioCallback+0x2e>
    ea5e:	220a      	movs	r2, #10
    ea60:	4213      	tst	r3, r2
    ea62:	d102      	bne.n	ea6a <radioCallback+0x26>
    ea64:	2b00      	cmp	r3, #0
    ea66:	db08      	blt.n	ea7a <radioCallback+0x36>
    ea68:	bd10      	pop	{r4, pc}
    ea6a:	0008      	movs	r0, r1
    ea6c:	4b08      	ldr	r3, [pc, #32]	; (ea90 <radioCallback+0x4c>)
    ea6e:	4798      	blx	r3
    ea70:	e7fa      	b.n	ea68 <radioCallback+0x24>
    ea72:	2002      	movs	r0, #2
    ea74:	4b07      	ldr	r3, [pc, #28]	; (ea94 <radioCallback+0x50>)
    ea76:	4798      	blx	r3
    ea78:	e7f6      	b.n	ea68 <radioCallback+0x24>
    ea7a:	4b07      	ldr	r3, [pc, #28]	; (ea98 <radioCallback+0x54>)
    ea7c:	681b      	ldr	r3, [r3, #0]
    ea7e:	2b00      	cmp	r3, #0
    ea80:	d0f2      	beq.n	ea68 <radioCallback+0x24>
    ea82:	4798      	blx	r3
    ea84:	6020      	str	r0, [r4, #0]
    ea86:	e7ef      	b.n	ea68 <radioCallback+0x24>
    ea88:	20002368 	.word	0x20002368
    ea8c:	00008081 	.word	0x00008081
    ea90:	0000e519 	.word	0x0000e519
    ea94:	00010d71 	.word	0x00010d71
    ea98:	20002478 	.word	0x20002478

0000ea9c <LorawanCheckAndDoRetryOnTimeout>:
    ea9c:	b513      	push	{r0, r1, r4, lr}
    ea9e:	4c34      	ldr	r4, [pc, #208]	; (eb70 <LorawanCheckAndDoRetryOnTimeout+0xd4>)
    eaa0:	0023      	movs	r3, r4
    eaa2:	336c      	adds	r3, #108	; 0x6c
    eaa4:	781b      	ldrb	r3, [r3, #0]
    eaa6:	0022      	movs	r2, r4
    eaa8:	07db      	lsls	r3, r3, #31
    eaaa:	d54d      	bpl.n	eb48 <LorawanCheckAndDoRetryOnTimeout+0xac>
    eaac:	0023      	movs	r3, r4
    eaae:	32bc      	adds	r2, #188	; 0xbc
    eab0:	33ba      	adds	r3, #186	; 0xba
    eab2:	7812      	ldrb	r2, [r2, #0]
    eab4:	781b      	ldrb	r3, [r3, #0]
    eab6:	429a      	cmp	r2, r3
    eab8:	d838      	bhi.n	eb2c <LorawanCheckAndDoRetryOnTimeout+0x90>
    eaba:	23df      	movs	r3, #223	; 0xdf
    eabc:	005b      	lsls	r3, r3, #1
    eabe:	5ce3      	ldrb	r3, [r4, r3]
    eac0:	2b00      	cmp	r3, #0
    eac2:	d033      	beq.n	eb2c <LorawanCheckAndDoRetryOnTimeout+0x90>
    eac4:	0023      	movs	r3, r4
    eac6:	33d4      	adds	r3, #212	; 0xd4
    eac8:	781b      	ldrb	r3, [r3, #0]
    eaca:	2b01      	cmp	r3, #1
    eacc:	d11a      	bne.n	eb04 <LorawanCheckAndDoRetryOnTimeout+0x68>
    eace:	0021      	movs	r1, r4
    ead0:	220e      	movs	r2, #14
    ead2:	315c      	adds	r1, #92	; 0x5c
    ead4:	780b      	ldrb	r3, [r1, #0]
    ead6:	4393      	bics	r3, r2
    ead8:	001a      	movs	r2, r3
    eada:	230c      	movs	r3, #12
    eadc:	4313      	orrs	r3, r2
    eade:	700b      	strb	r3, [r1, #0]
    eae0:	0023      	movs	r3, r4
    eae2:	33b2      	adds	r3, #178	; 0xb2
    eae4:	8819      	ldrh	r1, [r3, #0]
    eae6:	23c0      	movs	r3, #192	; 0xc0
    eae8:	33ff      	adds	r3, #255	; 0xff
    eaea:	5ce3      	ldrb	r3, [r4, r3]
    eaec:	2200      	movs	r2, #0
    eaee:	1acb      	subs	r3, r1, r3
    eaf0:	21fa      	movs	r1, #250	; 0xfa
    eaf2:	34c8      	adds	r4, #200	; 0xc8
    eaf4:	0089      	lsls	r1, r1, #2
    eaf6:	7820      	ldrb	r0, [r4, #0]
    eaf8:	4359      	muls	r1, r3
    eafa:	9200      	str	r2, [sp, #0]
    eafc:	4b1d      	ldr	r3, [pc, #116]	; (eb74 <LorawanCheckAndDoRetryOnTimeout+0xd8>)
    eafe:	4c1e      	ldr	r4, [pc, #120]	; (eb78 <LorawanCheckAndDoRetryOnTimeout+0xdc>)
    eb00:	47a0      	blx	r4
    eb02:	bd13      	pop	{r0, r1, r4, pc}
    eb04:	2b04      	cmp	r3, #4
    eb06:	d1fc      	bne.n	eb02 <LorawanCheckAndDoRetryOnTimeout+0x66>
    eb08:	4b1c      	ldr	r3, [pc, #112]	; (eb7c <LorawanCheckAndDoRetryOnTimeout+0xe0>)
    eb0a:	4798      	blx	r3
    eb0c:	34a6      	adds	r4, #166	; 0xa6
    eb0e:	300d      	adds	r0, #13
    eb10:	8823      	ldrh	r3, [r4, #0]
    eb12:	b280      	uxth	r0, r0
    eb14:	4283      	cmp	r3, r0
    eb16:	d802      	bhi.n	eb1e <LorawanCheckAndDoRetryOnTimeout+0x82>
    eb18:	4b19      	ldr	r3, [pc, #100]	; (eb80 <LorawanCheckAndDoRetryOnTimeout+0xe4>)
    eb1a:	4798      	blx	r3
    eb1c:	e7f1      	b.n	eb02 <LorawanCheckAndDoRetryOnTimeout+0x66>
    eb1e:	200e      	movs	r0, #14
    eb20:	4b18      	ldr	r3, [pc, #96]	; (eb84 <LorawanCheckAndDoRetryOnTimeout+0xe8>)
    eb22:	4798      	blx	r3
    eb24:	4b18      	ldr	r3, [pc, #96]	; (eb88 <LorawanCheckAndDoRetryOnTimeout+0xec>)
    eb26:	4798      	blx	r3
    eb28:	4b18      	ldr	r3, [pc, #96]	; (eb8c <LorawanCheckAndDoRetryOnTimeout+0xf0>)
    eb2a:	e7f6      	b.n	eb1a <LorawanCheckAndDoRetryOnTimeout+0x7e>
    eb2c:	2012      	movs	r0, #18
    eb2e:	4b15      	ldr	r3, [pc, #84]	; (eb84 <LorawanCheckAndDoRetryOnTimeout+0xe8>)
    eb30:	4798      	blx	r3
    eb32:	4b15      	ldr	r3, [pc, #84]	; (eb88 <LorawanCheckAndDoRetryOnTimeout+0xec>)
    eb34:	4798      	blx	r3
    eb36:	34d4      	adds	r4, #212	; 0xd4
    eb38:	4b14      	ldr	r3, [pc, #80]	; (eb8c <LorawanCheckAndDoRetryOnTimeout+0xf0>)
    eb3a:	4798      	blx	r3
    eb3c:	7823      	ldrb	r3, [r4, #0]
    eb3e:	2b04      	cmp	r3, #4
    eb40:	d1df      	bne.n	eb02 <LorawanCheckAndDoRetryOnTimeout+0x66>
    eb42:	4b13      	ldr	r3, [pc, #76]	; (eb90 <LorawanCheckAndDoRetryOnTimeout+0xf4>)
    eb44:	4798      	blx	r3
    eb46:	e7dc      	b.n	eb02 <LorawanCheckAndDoRetryOnTimeout+0x66>
    eb48:	0023      	movs	r3, r4
    eb4a:	32bb      	adds	r2, #187	; 0xbb
    eb4c:	33b9      	adds	r3, #185	; 0xb9
    eb4e:	7812      	ldrb	r2, [r2, #0]
    eb50:	781b      	ldrb	r3, [r3, #0]
    eb52:	429a      	cmp	r2, r3
    eb54:	d804      	bhi.n	eb60 <LorawanCheckAndDoRetryOnTimeout+0xc4>
    eb56:	23df      	movs	r3, #223	; 0xdf
    eb58:	005b      	lsls	r3, r3, #1
    eb5a:	5ce3      	ldrb	r3, [r4, r3]
    eb5c:	2b00      	cmp	r3, #0
    eb5e:	d1db      	bne.n	eb18 <LorawanCheckAndDoRetryOnTimeout+0x7c>
    eb60:	4b0c      	ldr	r3, [pc, #48]	; (eb94 <LorawanCheckAndDoRetryOnTimeout+0xf8>)
    eb62:	4798      	blx	r3
    eb64:	4b09      	ldr	r3, [pc, #36]	; (eb8c <LorawanCheckAndDoRetryOnTimeout+0xf0>)
    eb66:	4798      	blx	r3
    eb68:	2008      	movs	r0, #8
    eb6a:	4b06      	ldr	r3, [pc, #24]	; (eb84 <LorawanCheckAndDoRetryOnTimeout+0xe8>)
    eb6c:	4798      	blx	r3
    eb6e:	e7c8      	b.n	eb02 <LorawanCheckAndDoRetryOnTimeout+0x66>
    eb70:	200021a8 	.word	0x200021a8
    eb74:	0000eb99 	.word	0x0000eb99
    eb78:	0000bcad 	.word	0x0000bcad
    eb7c:	0000c9a1 	.word	0x0000c9a1
    eb80:	0000d881 	.word	0x0000d881
    eb84:	0000e05d 	.word	0x0000e05d
    eb88:	0000d289 	.word	0x0000d289
    eb8c:	0000c8b5 	.word	0x0000c8b5
    eb90:	00011815 	.word	0x00011815
    eb94:	0000d2b9 	.word	0x0000d2b9

0000eb98 <AckRetransmissionCallback>:
    eb98:	b510      	push	{r4, lr}
    eb9a:	4c1c      	ldr	r4, [pc, #112]	; (ec0c <AckRetransmissionCallback+0x74>)
    eb9c:	0023      	movs	r3, r4
    eb9e:	335c      	adds	r3, #92	; 0x5c
    eba0:	781b      	ldrb	r3, [r3, #0]
    eba2:	2b7f      	cmp	r3, #127	; 0x7f
    eba4:	d82e      	bhi.n	ec04 <AckRetransmissionCallback+0x6c>
    eba6:	0023      	movs	r3, r4
    eba8:	33d4      	adds	r3, #212	; 0xd4
    ebaa:	781b      	ldrb	r3, [r3, #0]
    ebac:	2b04      	cmp	r3, #4
    ebae:	d102      	bne.n	ebb6 <AckRetransmissionCallback+0x1e>
    ebb0:	4b17      	ldr	r3, [pc, #92]	; (ec10 <AckRetransmissionCallback+0x78>)
    ebb2:	4798      	blx	r3
    ebb4:	e01f      	b.n	ebf6 <AckRetransmissionCallback+0x5e>
    ebb6:	2b01      	cmp	r3, #1
    ebb8:	d11d      	bne.n	ebf6 <AckRetransmissionCallback+0x5e>
    ebba:	0022      	movs	r2, r4
    ebbc:	0023      	movs	r3, r4
    ebbe:	32bc      	adds	r2, #188	; 0xbc
    ebc0:	33ba      	adds	r3, #186	; 0xba
    ebc2:	7812      	ldrb	r2, [r2, #0]
    ebc4:	781b      	ldrb	r3, [r3, #0]
    ebc6:	429a      	cmp	r2, r3
    ebc8:	d816      	bhi.n	ebf8 <AckRetransmissionCallback+0x60>
    ebca:	23df      	movs	r3, #223	; 0xdf
    ebcc:	005b      	lsls	r3, r3, #1
    ebce:	5ce3      	ldrb	r3, [r4, r3]
    ebd0:	2b00      	cmp	r3, #0
    ebd2:	d011      	beq.n	ebf8 <AckRetransmissionCallback+0x60>
    ebd4:	4b0f      	ldr	r3, [pc, #60]	; (ec14 <AckRetransmissionCallback+0x7c>)
    ebd6:	4798      	blx	r3
    ebd8:	34a6      	adds	r4, #166	; 0xa6
    ebda:	300d      	adds	r0, #13
    ebdc:	8823      	ldrh	r3, [r4, #0]
    ebde:	b280      	uxth	r0, r0
    ebe0:	4283      	cmp	r3, r0
    ebe2:	d801      	bhi.n	ebe8 <AckRetransmissionCallback+0x50>
    ebe4:	4b0c      	ldr	r3, [pc, #48]	; (ec18 <AckRetransmissionCallback+0x80>)
    ebe6:	e7e4      	b.n	ebb2 <AckRetransmissionCallback+0x1a>
    ebe8:	4b0c      	ldr	r3, [pc, #48]	; (ec1c <AckRetransmissionCallback+0x84>)
    ebea:	4798      	blx	r3
    ebec:	4b0c      	ldr	r3, [pc, #48]	; (ec20 <AckRetransmissionCallback+0x88>)
    ebee:	4798      	blx	r3
    ebf0:	200e      	movs	r0, #14
    ebf2:	4b0c      	ldr	r3, [pc, #48]	; (ec24 <AckRetransmissionCallback+0x8c>)
    ebf4:	4798      	blx	r3
    ebf6:	bd10      	pop	{r4, pc}
    ebf8:	4b08      	ldr	r3, [pc, #32]	; (ec1c <AckRetransmissionCallback+0x84>)
    ebfa:	4798      	blx	r3
    ebfc:	4b08      	ldr	r3, [pc, #32]	; (ec20 <AckRetransmissionCallback+0x88>)
    ebfe:	4798      	blx	r3
    ec00:	2012      	movs	r0, #18
    ec02:	e7f6      	b.n	ebf2 <AckRetransmissionCallback+0x5a>
    ec04:	4b05      	ldr	r3, [pc, #20]	; (ec1c <AckRetransmissionCallback+0x84>)
    ec06:	4798      	blx	r3
    ec08:	4b05      	ldr	r3, [pc, #20]	; (ec20 <AckRetransmissionCallback+0x88>)
    ec0a:	e7d2      	b.n	ebb2 <AckRetransmissionCallback+0x1a>
    ec0c:	200021a8 	.word	0x200021a8
    ec10:	0000ea9d 	.word	0x0000ea9d
    ec14:	0000c9a1 	.word	0x0000c9a1
    ec18:	0000d881 	.word	0x0000d881
    ec1c:	0000d289 	.word	0x0000d289
    ec20:	0000c8b5 	.word	0x0000c8b5
    ec24:	0000e05d 	.word	0x0000e05d

0000ec28 <LORAWAN_RxTimeout>:
    ec28:	4b23      	ldr	r3, [pc, #140]	; (ecb8 <LORAWAN_RxTimeout+0x90>)
    ec2a:	b510      	push	{r4, lr}
    ec2c:	001a      	movs	r2, r3
    ec2e:	325c      	adds	r2, #92	; 0x5c
    ec30:	7812      	ldrb	r2, [r2, #0]
    ec32:	b251      	sxtb	r1, r2
    ec34:	2900      	cmp	r1, #0
    ec36:	db23      	blt.n	ec80 <LORAWAN_RxTimeout+0x58>
    ec38:	0019      	movs	r1, r3
    ec3a:	31d4      	adds	r1, #212	; 0xd4
    ec3c:	7809      	ldrb	r1, [r1, #0]
    ec3e:	2904      	cmp	r1, #4
    ec40:	d104      	bne.n	ec4c <LORAWAN_RxTimeout+0x24>
    ec42:	07d1      	lsls	r1, r2, #31
    ec44:	d502      	bpl.n	ec4c <LORAWAN_RxTimeout+0x24>
    ec46:	4b1d      	ldr	r3, [pc, #116]	; (ecbc <LORAWAN_RxTimeout+0x94>)
    ec48:	4798      	blx	r3
    ec4a:	bd10      	pop	{r4, pc}
    ec4c:	210e      	movs	r1, #14
    ec4e:	0010      	movs	r0, r2
    ec50:	4008      	ands	r0, r1
    ec52:	2806      	cmp	r0, #6
    ec54:	d107      	bne.n	ec66 <LORAWAN_RxTimeout+0x3e>
    ec56:	335c      	adds	r3, #92	; 0x5c
    ec58:	781a      	ldrb	r2, [r3, #0]
    ec5a:	438a      	bics	r2, r1
    ec5c:	0011      	movs	r1, r2
    ec5e:	2208      	movs	r2, #8
    ec60:	430a      	orrs	r2, r1
    ec62:	701a      	strb	r2, [r3, #0]
    ec64:	e7f1      	b.n	ec4a <LORAWAN_RxTimeout+0x22>
    ec66:	2004      	movs	r0, #4
    ec68:	336c      	adds	r3, #108	; 0x6c
    ec6a:	781b      	ldrb	r3, [r3, #0]
    ec6c:	4203      	tst	r3, r0
    ec6e:	d002      	beq.n	ec76 <LORAWAN_RxTimeout+0x4e>
    ec70:	4b13      	ldr	r3, [pc, #76]	; (ecc0 <LORAWAN_RxTimeout+0x98>)
    ec72:	4798      	blx	r3
    ec74:	e7e9      	b.n	ec4a <LORAWAN_RxTimeout+0x22>
    ec76:	07d3      	lsls	r3, r2, #31
    ec78:	d5e7      	bpl.n	ec4a <LORAWAN_RxTimeout+0x22>
    ec7a:	4b12      	ldr	r3, [pc, #72]	; (ecc4 <LORAWAN_RxTimeout+0x9c>)
    ec7c:	4798      	blx	r3
    ec7e:	e7e4      	b.n	ec4a <LORAWAN_RxTimeout+0x22>
    ec80:	4811      	ldr	r0, [pc, #68]	; (ecc8 <LORAWAN_RxTimeout+0xa0>)
    ec82:	7841      	ldrb	r1, [r0, #1]
    ec84:	7802      	ldrb	r2, [r0, #0]
    ec86:	0209      	lsls	r1, r1, #8
    ec88:	4311      	orrs	r1, r2
    ec8a:	7882      	ldrb	r2, [r0, #2]
    ec8c:	0412      	lsls	r2, r2, #16
    ec8e:	4311      	orrs	r1, r2
    ec90:	78c2      	ldrb	r2, [r0, #3]
    ec92:	0612      	lsls	r2, r2, #24
    ec94:	430a      	orrs	r2, r1
    ec96:	d0d8      	beq.n	ec4a <LORAWAN_RxTimeout+0x22>
    ec98:	21da      	movs	r1, #218	; 0xda
    ec9a:	2001      	movs	r0, #1
    ec9c:	0049      	lsls	r1, r1, #1
    ec9e:	5458      	strb	r0, [r3, r1]
    eca0:	0019      	movs	r1, r3
    eca2:	2404      	movs	r4, #4
    eca4:	31e0      	adds	r1, #224	; 0xe0
    eca6:	700c      	strb	r4, [r1, #0]
    eca8:	001c      	movs	r4, r3
    ecaa:	33dc      	adds	r3, #220	; 0xdc
    ecac:	34e4      	adds	r4, #228	; 0xe4
    ecae:	7020      	strb	r0, [r4, #0]
    ecb0:	6818      	ldr	r0, [r3, #0]
    ecb2:	4790      	blx	r2
    ecb4:	e7c9      	b.n	ec4a <LORAWAN_RxTimeout+0x22>
    ecb6:	46c0      	nop			; (mov r8, r8)
    ecb8:	200021a8 	.word	0x200021a8
    ecbc:	000107c5 	.word	0x000107c5
    ecc0:	0000d2dd 	.word	0x0000d2dd
    ecc4:	0000ea9d 	.word	0x0000ea9d
    ecc8:	2000247c 	.word	0x2000247c

0000eccc <LorawanConfigureRadioForRX2>:
    eccc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    ecce:	466b      	mov	r3, sp
    ecd0:	4c21      	ldr	r4, [pc, #132]	; (ed58 <LorawanConfigureRadioForRX2+0x8c>)
    ecd2:	1cdd      	adds	r5, r3, #3
    ecd4:	0023      	movs	r3, r4
    ecd6:	2100      	movs	r1, #0
    ecd8:	336c      	adds	r3, #108	; 0x6c
    ecda:	781b      	ldrb	r3, [r3, #0]
    ecdc:	0007      	movs	r7, r0
    ecde:	7029      	strb	r1, [r5, #0]
    ece0:	075b      	lsls	r3, r3, #29
    ece2:	d52c      	bpl.n	ed3e <LorawanConfigureRadioForRX2+0x72>
    ece4:	002a      	movs	r2, r5
    ece6:	2009      	movs	r0, #9
    ece8:	4b1c      	ldr	r3, [pc, #112]	; (ed5c <LorawanConfigureRadioForRX2+0x90>)
    ecea:	4798      	blx	r3
    ecec:	0022      	movs	r2, r4
    ecee:	0023      	movs	r3, r4
    ecf0:	324c      	adds	r2, #76	; 0x4c
    ecf2:	8811      	ldrh	r1, [r2, #0]
    ecf4:	334a      	adds	r3, #74	; 0x4a
    ecf6:	881b      	ldrh	r3, [r3, #0]
    ecf8:	0409      	lsls	r1, r1, #16
    ecfa:	4319      	orrs	r1, r3
    ecfc:	7828      	ldrb	r0, [r5, #0]
    ecfe:	4b18      	ldr	r3, [pc, #96]	; (ed60 <LorawanConfigureRadioForRX2+0x94>)
    ed00:	4798      	blx	r3
    ed02:	2300      	movs	r3, #0
    ed04:	0022      	movs	r2, r4
    ed06:	ae01      	add	r6, sp, #4
    ed08:	7033      	strb	r3, [r6, #0]
    ed0a:	32d4      	adds	r2, #212	; 0xd4
    ed0c:	7812      	ldrb	r2, [r2, #0]
    ed0e:	2a04      	cmp	r2, #4
    ed10:	d11a      	bne.n	ed48 <LorawanConfigureRadioForRX2+0x7c>
    ed12:	345c      	adds	r4, #92	; 0x5c
    ed14:	7822      	ldrb	r2, [r4, #0]
    ed16:	07d2      	lsls	r2, r2, #31
    ed18:	d516      	bpl.n	ed48 <LorawanConfigureRadioForRX2+0x7c>
    ed1a:	8073      	strh	r3, [r6, #2]
    ed1c:	0030      	movs	r0, r6
    ed1e:	4b11      	ldr	r3, [pc, #68]	; (ed64 <LorawanConfigureRadioForRX2+0x98>)
    ed20:	4798      	blx	r3
    ed22:	1e04      	subs	r4, r0, #0
    ed24:	d00a      	beq.n	ed3c <LorawanConfigureRadioForRX2+0x70>
    ed26:	4b10      	ldr	r3, [pc, #64]	; (ed68 <LorawanConfigureRadioForRX2+0x9c>)
    ed28:	4798      	blx	r3
    ed2a:	4b10      	ldr	r3, [pc, #64]	; (ed6c <LorawanConfigureRadioForRX2+0xa0>)
    ed2c:	4798      	blx	r3
    ed2e:	4b10      	ldr	r3, [pc, #64]	; (ed70 <LorawanConfigureRadioForRX2+0xa4>)
    ed30:	4798      	blx	r3
    ed32:	2f00      	cmp	r7, #0
    ed34:	d002      	beq.n	ed3c <LorawanConfigureRadioForRX2+0x70>
    ed36:	0020      	movs	r0, r4
    ed38:	4b0e      	ldr	r3, [pc, #56]	; (ed74 <LorawanConfigureRadioForRX2+0xa8>)
    ed3a:	4798      	blx	r3
    ed3c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    ed3e:	0023      	movs	r3, r4
    ed40:	334e      	adds	r3, #78	; 0x4e
    ed42:	781b      	ldrb	r3, [r3, #0]
    ed44:	702b      	strb	r3, [r5, #0]
    ed46:	e7d1      	b.n	ecec <LorawanConfigureRadioForRX2+0x20>
    ed48:	466b      	mov	r3, sp
    ed4a:	0029      	movs	r1, r5
    ed4c:	1d9a      	adds	r2, r3, #6
    ed4e:	2003      	movs	r0, #3
    ed50:	4b02      	ldr	r3, [pc, #8]	; (ed5c <LorawanConfigureRadioForRX2+0x90>)
    ed52:	4798      	blx	r3
    ed54:	e7e2      	b.n	ed1c <LorawanConfigureRadioForRX2+0x50>
    ed56:	46c0      	nop			; (mov r8, r8)
    ed58:	200021a8 	.word	0x200021a8
    ed5c:	0000a925 	.word	0x0000a925
    ed60:	0000d731 	.word	0x0000d731
    ed64:	000120f5 	.word	0x000120f5
    ed68:	0000d289 	.word	0x0000d289
    ed6c:	0000d2b9 	.word	0x0000d2b9
    ed70:	0000c8b5 	.word	0x0000c8b5
    ed74:	0000e05d 	.word	0x0000e05d

0000ed78 <LorawanReceiveWindow2Callback>:
    ed78:	b570      	push	{r4, r5, r6, lr}
    ed7a:	4c16      	ldr	r4, [pc, #88]	; (edd4 <LorawanReceiveWindow2Callback+0x5c>)
    ed7c:	0025      	movs	r5, r4
    ed7e:	355c      	adds	r5, #92	; 0x5c
    ed80:	782b      	ldrb	r3, [r5, #0]
    ed82:	2b7f      	cmp	r3, #127	; 0x7f
    ed84:	d811      	bhi.n	edaa <LorawanReceiveWindow2Callback+0x32>
    ed86:	4b14      	ldr	r3, [pc, #80]	; (edd8 <LorawanReceiveWindow2Callback+0x60>)
    ed88:	4798      	blx	r3
    ed8a:	2801      	cmp	r0, #1
    ed8c:	d109      	bne.n	eda2 <LorawanReceiveWindow2Callback+0x2a>
    ed8e:	220e      	movs	r2, #14
    ed90:	782b      	ldrb	r3, [r5, #0]
    ed92:	4393      	bics	r3, r2
    ed94:	001a      	movs	r2, r3
    ed96:	230a      	movs	r3, #10
    ed98:	4313      	orrs	r3, r2
    ed9a:	702b      	strb	r3, [r5, #0]
    ed9c:	4b0f      	ldr	r3, [pc, #60]	; (eddc <LorawanReceiveWindow2Callback+0x64>)
    ed9e:	4798      	blx	r3
    eda0:	bd70      	pop	{r4, r5, r6, pc}
    eda2:	2301      	movs	r3, #1
    eda4:	34d0      	adds	r4, #208	; 0xd0
    eda6:	7023      	strb	r3, [r4, #0]
    eda8:	e7fa      	b.n	eda0 <LorawanReceiveWindow2Callback+0x28>
    edaa:	2104      	movs	r1, #4
    edac:	346c      	adds	r4, #108	; 0x6c
    edae:	7822      	ldrb	r2, [r4, #0]
    edb0:	420a      	tst	r2, r1
    edb2:	d007      	beq.n	edc4 <LorawanReceiveWindow2Callback+0x4c>
    edb4:	2001      	movs	r0, #1
    edb6:	4383      	bics	r3, r0
    edb8:	438a      	bics	r2, r1
    edba:	702b      	strb	r3, [r5, #0]
    edbc:	3107      	adds	r1, #7
    edbe:	4b08      	ldr	r3, [pc, #32]	; (ede0 <LorawanReceiveWindow2Callback+0x68>)
    edc0:	7022      	strb	r2, [r4, #0]
    edc2:	4798      	blx	r3
    edc4:	4b07      	ldr	r3, [pc, #28]	; (ede4 <LorawanReceiveWindow2Callback+0x6c>)
    edc6:	4798      	blx	r3
    edc8:	4b07      	ldr	r3, [pc, #28]	; (ede8 <LorawanReceiveWindow2Callback+0x70>)
    edca:	4798      	blx	r3
    edcc:	4b07      	ldr	r3, [pc, #28]	; (edec <LorawanReceiveWindow2Callback+0x74>)
    edce:	4798      	blx	r3
    edd0:	e7e6      	b.n	eda0 <LorawanReceiveWindow2Callback+0x28>
    edd2:	46c0      	nop			; (mov r8, r8)
    edd4:	200021a8 	.word	0x200021a8
    edd8:	00011815 	.word	0x00011815
    eddc:	0000eccd 	.word	0x0000eccd
    ede0:	0000ad0d 	.word	0x0000ad0d
    ede4:	0000d2b9 	.word	0x0000d2b9
    ede8:	0000d289 	.word	0x0000d289
    edec:	0000c8b5 	.word	0x0000c8b5

0000edf0 <SetReceptionNotOkState>:
    edf0:	22da      	movs	r2, #218	; 0xda
    edf2:	2101      	movs	r1, #1
    edf4:	4b19      	ldr	r3, [pc, #100]	; (ee5c <SetReceptionNotOkState+0x6c>)
    edf6:	0052      	lsls	r2, r2, #1
    edf8:	b510      	push	{r4, lr}
    edfa:	5499      	strb	r1, [r3, r2]
    edfc:	001a      	movs	r2, r3
    edfe:	0019      	movs	r1, r3
    ee00:	32d4      	adds	r2, #212	; 0xd4
    ee02:	7812      	ldrb	r2, [r2, #0]
    ee04:	315c      	adds	r1, #92	; 0x5c
    ee06:	200e      	movs	r0, #14
    ee08:	2a01      	cmp	r2, #1
    ee0a:	d11d      	bne.n	ee48 <SetReceptionNotOkState+0x58>
    ee0c:	780a      	ldrb	r2, [r1, #0]
    ee0e:	4002      	ands	r2, r0
    ee10:	2a0a      	cmp	r2, #10
    ee12:	d006      	beq.n	ee22 <SetReceptionNotOkState+0x32>
    ee14:	2a06      	cmp	r2, #6
    ee16:	d113      	bne.n	ee40 <SetReceptionNotOkState+0x50>
    ee18:	001a      	movs	r2, r3
    ee1a:	32d0      	adds	r2, #208	; 0xd0
    ee1c:	7812      	ldrb	r2, [r2, #0]
    ee1e:	2a00      	cmp	r2, #0
    ee20:	d00e      	beq.n	ee40 <SetReceptionNotOkState+0x50>
    ee22:	0019      	movs	r1, r3
    ee24:	2001      	movs	r0, #1
    ee26:	316c      	adds	r1, #108	; 0x6c
    ee28:	780a      	ldrb	r2, [r1, #0]
    ee2a:	240e      	movs	r4, #14
    ee2c:	4382      	bics	r2, r0
    ee2e:	700a      	strb	r2, [r1, #0]
    ee30:	001a      	movs	r2, r3
    ee32:	325c      	adds	r2, #92	; 0x5c
    ee34:	7811      	ldrb	r1, [r2, #0]
    ee36:	43a1      	bics	r1, r4
    ee38:	7011      	strb	r1, [r2, #0]
    ee3a:	7851      	ldrb	r1, [r2, #1]
    ee3c:	4381      	bics	r1, r0
    ee3e:	7051      	strb	r1, [r2, #1]
    ee40:	2200      	movs	r2, #0
    ee42:	33d0      	adds	r3, #208	; 0xd0
    ee44:	701a      	strb	r2, [r3, #0]
    ee46:	bd10      	pop	{r4, pc}
    ee48:	230a      	movs	r3, #10
    ee4a:	780a      	ldrb	r2, [r1, #0]
    ee4c:	4382      	bics	r2, r0
    ee4e:	4313      	orrs	r3, r2
    ee50:	700b      	strb	r3, [r1, #0]
    ee52:	2000      	movs	r0, #0
    ee54:	4b02      	ldr	r3, [pc, #8]	; (ee60 <SetReceptionNotOkState+0x70>)
    ee56:	4798      	blx	r3
    ee58:	e7f5      	b.n	ee46 <SetReceptionNotOkState+0x56>
    ee5a:	46c0      	nop			; (mov r8, r8)
    ee5c:	200021a8 	.word	0x200021a8
    ee60:	0000eccd 	.word	0x0000eccd

0000ee64 <UpdateCurrentDataRateAfterDataRangeChanges>:
    ee64:	4b09      	ldr	r3, [pc, #36]	; (ee8c <UpdateCurrentDataRateAfterDataRangeChanges+0x28>)
    ee66:	001a      	movs	r2, r3
    ee68:	32cb      	adds	r2, #203	; 0xcb
    ee6a:	7811      	ldrb	r1, [r2, #0]
    ee6c:	001a      	movs	r2, r3
    ee6e:	32bf      	adds	r2, #191	; 0xbf
    ee70:	7810      	ldrb	r0, [r2, #0]
    ee72:	4288      	cmp	r0, r1
    ee74:	d900      	bls.n	ee78 <UpdateCurrentDataRateAfterDataRangeChanges+0x14>
    ee76:	7011      	strb	r1, [r2, #0]
    ee78:	001a      	movs	r2, r3
    ee7a:	33bf      	adds	r3, #191	; 0xbf
    ee7c:	32ca      	adds	r2, #202	; 0xca
    ee7e:	7812      	ldrb	r2, [r2, #0]
    ee80:	7819      	ldrb	r1, [r3, #0]
    ee82:	4291      	cmp	r1, r2
    ee84:	d200      	bcs.n	ee88 <UpdateCurrentDataRateAfterDataRangeChanges+0x24>
    ee86:	701a      	strb	r2, [r3, #0]
    ee88:	4770      	bx	lr
    ee8a:	46c0      	nop			; (mov r8, r8)
    ee8c:	200021a8 	.word	0x200021a8

0000ee90 <ExecuteNewChannel>:
    ee90:	b5f0      	push	{r4, r5, r6, r7, lr}
    ee92:	b08d      	sub	sp, #52	; 0x34
    ee94:	7807      	ldrb	r7, [r0, #0]
    ee96:	ab02      	add	r3, sp, #8
    ee98:	0006      	movs	r6, r0
    ee9a:	71df      	strb	r7, [r3, #7]
    ee9c:	1c41      	adds	r1, r0, #1
    ee9e:	4b59      	ldr	r3, [pc, #356]	; (f004 <ExecuteNewChannel+0x174>)
    eea0:	2204      	movs	r2, #4
    eea2:	a808      	add	r0, sp, #32
    eea4:	4798      	blx	r3
    eea6:	9b08      	ldr	r3, [sp, #32]
    eea8:	4c57      	ldr	r4, [pc, #348]	; (f008 <ExecuteNewChannel+0x178>)
    eeaa:	021d      	lsls	r5, r3, #8
    eeac:	2364      	movs	r3, #100	; 0x64
    eeae:	0a2d      	lsrs	r5, r5, #8
    eeb0:	435d      	muls	r5, r3
    eeb2:	1d73      	adds	r3, r6, #5
    eeb4:	9301      	str	r3, [sp, #4]
    eeb6:	0023      	movs	r3, r4
    eeb8:	9508      	str	r5, [sp, #32]
    eeba:	33d6      	adds	r3, #214	; 0xd6
    eebc:	781b      	ldrb	r3, [r3, #0]
    eebe:	3b02      	subs	r3, #2
    eec0:	2b01      	cmp	r3, #1
    eec2:	d800      	bhi.n	eec6 <ExecuteNewChannel+0x36>
    eec4:	e092      	b.n	efec <ExecuteNewChannel+0x15c>
    eec6:	7933      	ldrb	r3, [r6, #4]
    eec8:	a904      	add	r1, sp, #16
    eeca:	9300      	str	r3, [sp, #0]
    eecc:	2300      	movs	r3, #0
    eece:	2015      	movs	r0, #21
    eed0:	4e4e      	ldr	r6, [pc, #312]	; (f00c <ExecuteNewChannel+0x17c>)
    eed2:	700f      	strb	r7, [r1, #0]
    eed4:	704b      	strb	r3, [r1, #1]
    eed6:	47b0      	blx	r6
    eed8:	2808      	cmp	r0, #8
    eeda:	d12b      	bne.n	ef34 <ExecuteNewChannel+0xa4>
    eedc:	466a      	mov	r2, sp
    eede:	ab02      	add	r3, sp, #8
    eee0:	79db      	ldrb	r3, [r3, #7]
    eee2:	7812      	ldrb	r2, [r2, #0]
    eee4:	af06      	add	r7, sp, #24
    eee6:	a90a      	add	r1, sp, #40	; 0x28
    eee8:	3806      	subs	r0, #6
    eeea:	703b      	strb	r3, [r7, #0]
    eeec:	707a      	strb	r2, [r7, #1]
    eeee:	710b      	strb	r3, [r1, #4]
    eef0:	950a      	str	r5, [sp, #40]	; 0x28
    eef2:	47b0      	blx	r6
    eef4:	2808      	cmp	r0, #8
    eef6:	d001      	beq.n	eefc <ExecuteNewChannel+0x6c>
    eef8:	2d00      	cmp	r5, #0
    eefa:	d10b      	bne.n	ef14 <ExecuteNewChannel+0x84>
    eefc:	0023      	movs	r3, r4
    eefe:	33b8      	adds	r3, #184	; 0xb8
    ef00:	781a      	ldrb	r2, [r3, #0]
    ef02:	2303      	movs	r3, #3
    ef04:	4353      	muls	r3, r2
    ef06:	2280      	movs	r2, #128	; 0x80
    ef08:	18e3      	adds	r3, r4, r3
    ef0a:	3370      	adds	r3, #112	; 0x70
    ef0c:	7899      	ldrb	r1, [r3, #2]
    ef0e:	4252      	negs	r2, r2
    ef10:	430a      	orrs	r2, r1
    ef12:	709a      	strb	r2, [r3, #2]
    ef14:	0039      	movs	r1, r7
    ef16:	2012      	movs	r0, #18
    ef18:	47b0      	blx	r6
    ef1a:	2808      	cmp	r0, #8
    ef1c:	d10a      	bne.n	ef34 <ExecuteNewChannel+0xa4>
    ef1e:	0023      	movs	r3, r4
    ef20:	33b8      	adds	r3, #184	; 0xb8
    ef22:	781a      	ldrb	r2, [r3, #0]
    ef24:	2303      	movs	r3, #3
    ef26:	4353      	muls	r3, r2
    ef28:	2240      	movs	r2, #64	; 0x40
    ef2a:	18e3      	adds	r3, r4, r3
    ef2c:	3370      	adds	r3, #112	; 0x70
    ef2e:	7899      	ldrb	r1, [r3, #2]
    ef30:	430a      	orrs	r2, r1
    ef32:	709a      	strb	r2, [r3, #2]
    ef34:	0023      	movs	r3, r4
    ef36:	33b8      	adds	r3, #184	; 0xb8
    ef38:	781a      	ldrb	r2, [r3, #0]
    ef3a:	2303      	movs	r3, #3
    ef3c:	4353      	muls	r3, r2
    ef3e:	18e3      	adds	r3, r4, r3
    ef40:	3370      	adds	r3, #112	; 0x70
    ef42:	789b      	ldrb	r3, [r3, #2]
    ef44:	09da      	lsrs	r2, r3, #7
    ef46:	2a01      	cmp	r2, #1
    ef48:	d150      	bne.n	efec <ExecuteNewChannel+0x15c>
    ef4a:	065b      	lsls	r3, r3, #25
    ef4c:	d54e      	bpl.n	efec <ExecuteNewChannel+0x15c>
    ef4e:	4e30      	ldr	r6, [pc, #192]	; (f010 <ExecuteNewChannel+0x180>)
    ef50:	2d00      	cmp	r5, #0
    ef52:	d04e      	beq.n	eff2 <ExecuteNewChannel+0x162>
    ef54:	a906      	add	r1, sp, #24
    ef56:	2012      	movs	r0, #18
    ef58:	47b0      	blx	r6
    ef5a:	ad07      	add	r5, sp, #28
    ef5c:	a90a      	add	r1, sp, #40	; 0x28
    ef5e:	2000      	movs	r0, #0
    ef60:	47b0      	blx	r6
    ef62:	002a      	movs	r2, r5
    ef64:	2100      	movs	r1, #0
    ef66:	2014      	movs	r0, #20
    ef68:	4f2a      	ldr	r7, [pc, #168]	; (f014 <ExecuteNewChannel+0x184>)
    ef6a:	47b8      	blx	r7
    ef6c:	0023      	movs	r3, r4
    ef6e:	782a      	ldrb	r2, [r5, #0]
    ef70:	33ca      	adds	r3, #202	; 0xca
    ef72:	701a      	strb	r2, [r3, #0]
    ef74:	0023      	movs	r3, r4
    ef76:	786a      	ldrb	r2, [r5, #1]
    ef78:	33cb      	adds	r3, #203	; 0xcb
    ef7a:	701a      	strb	r2, [r3, #0]
    ef7c:	34f0      	adds	r4, #240	; 0xf0
    ef7e:	4b26      	ldr	r3, [pc, #152]	; (f018 <ExecuteNewChannel+0x188>)
    ef80:	4798      	blx	r3
    ef82:	7823      	ldrb	r3, [r4, #0]
    ef84:	079b      	lsls	r3, r3, #30
    ef86:	d50e      	bpl.n	efa6 <ExecuteNewChannel+0x116>
    ef88:	2416      	movs	r4, #22
    ef8a:	ab02      	add	r3, sp, #8
    ef8c:	18e4      	adds	r4, r4, r3
    ef8e:	1dd9      	adds	r1, r3, #7
    ef90:	0022      	movs	r2, r4
    ef92:	201e      	movs	r0, #30
    ef94:	47b8      	blx	r7
    ef96:	ab02      	add	r3, sp, #8
    ef98:	79db      	ldrb	r3, [r3, #7]
    ef9a:	a909      	add	r1, sp, #36	; 0x24
    ef9c:	708b      	strb	r3, [r1, #2]
    ef9e:	8823      	ldrh	r3, [r4, #0]
    efa0:	201e      	movs	r0, #30
    efa2:	800b      	strh	r3, [r1, #0]
    efa4:	47b0      	blx	r6
    efa6:	ab02      	add	r3, sp, #8
    efa8:	79db      	ldrb	r3, [r3, #7]
    efaa:	a905      	add	r1, sp, #20
    efac:	700b      	strb	r3, [r1, #0]
    efae:	2301      	movs	r3, #1
    efb0:	2016      	movs	r0, #22
    efb2:	704b      	strb	r3, [r1, #1]
    efb4:	4b16      	ldr	r3, [pc, #88]	; (f010 <ExecuteNewChannel+0x180>)
    efb6:	4798      	blx	r3
    efb8:	ad09      	add	r5, sp, #36	; 0x24
    efba:	2100      	movs	r1, #0
    efbc:	002a      	movs	r2, r5
    efbe:	4b15      	ldr	r3, [pc, #84]	; (f014 <ExecuteNewChannel+0x184>)
    efc0:	2014      	movs	r0, #20
    efc2:	4798      	blx	r3
    efc4:	4c10      	ldr	r4, [pc, #64]	; (f008 <ExecuteNewChannel+0x178>)
    efc6:	782a      	ldrb	r2, [r5, #0]
    efc8:	0023      	movs	r3, r4
    efca:	33ca      	adds	r3, #202	; 0xca
    efcc:	701a      	strb	r2, [r3, #0]
    efce:	0023      	movs	r3, r4
    efd0:	786a      	ldrb	r2, [r5, #1]
    efd2:	33cb      	adds	r3, #203	; 0xcb
    efd4:	701a      	strb	r2, [r3, #0]
    efd6:	4b10      	ldr	r3, [pc, #64]	; (f018 <ExecuteNewChannel+0x188>)
    efd8:	4798      	blx	r3
    efda:	2304      	movs	r3, #4
    efdc:	345c      	adds	r4, #92	; 0x5c
    efde:	7862      	ldrb	r2, [r4, #1]
    efe0:	210b      	movs	r1, #11
    efe2:	4313      	orrs	r3, r2
    efe4:	7063      	strb	r3, [r4, #1]
    efe6:	2001      	movs	r0, #1
    efe8:	4b0c      	ldr	r3, [pc, #48]	; (f01c <ExecuteNewChannel+0x18c>)
    efea:	4798      	blx	r3
    efec:	9801      	ldr	r0, [sp, #4]
    efee:	b00d      	add	sp, #52	; 0x34
    eff0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    eff2:	ab02      	add	r3, sp, #8
    eff4:	79db      	ldrb	r3, [r3, #7]
    eff6:	a905      	add	r1, sp, #20
    eff8:	2016      	movs	r0, #22
    effa:	700b      	strb	r3, [r1, #0]
    effc:	704d      	strb	r5, [r1, #1]
    effe:	47b0      	blx	r6
    f000:	e7da      	b.n	efb8 <ExecuteNewChannel+0x128>
    f002:	46c0      	nop			; (mov r8, r8)
    f004:	00015c7d 	.word	0x00015c7d
    f008:	200021a8 	.word	0x200021a8
    f00c:	0000a941 	.word	0x0000a941
    f010:	0000aa4d 	.word	0x0000aa4d
    f014:	0000a925 	.word	0x0000a925
    f018:	0000ee65 	.word	0x0000ee65
    f01c:	0000ad0d 	.word	0x0000ad0d

0000f020 <MacExecuteCommands>:
    f020:	2300      	movs	r3, #0
    f022:	b5f0      	push	{r4, r5, r6, r7, lr}
    f024:	0007      	movs	r7, r0
    f026:	2501      	movs	r5, #1
    f028:	b087      	sub	sp, #28
    f02a:	9002      	str	r0, [sp, #8]
    f02c:	9103      	str	r1, [sp, #12]
    f02e:	9300      	str	r3, [sp, #0]
    f030:	9b02      	ldr	r3, [sp, #8]
    f032:	9a03      	ldr	r2, [sp, #12]
    f034:	4e63      	ldr	r6, [pc, #396]	; (f1c4 <MacExecuteCommands+0x1a4>)
    f036:	1898      	adds	r0, r3, r2
    f038:	4287      	cmp	r7, r0
    f03a:	d353      	bcc.n	f0e4 <MacExecuteCommands+0xc4>
    f03c:	23dd      	movs	r3, #221	; 0xdd
    f03e:	005b      	lsls	r3, r3, #1
    f040:	5cf3      	ldrb	r3, [r6, r3]
    f042:	2b00      	cmp	r3, #0
    f044:	d000      	beq.n	f048 <MacExecuteCommands+0x28>
    f046:	e072      	b.n	f12e <MacExecuteCommands+0x10e>
    f048:	0038      	movs	r0, r7
    f04a:	b007      	add	sp, #28
    f04c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f04e:	0033      	movs	r3, r6
    f050:	787a      	ldrb	r2, [r7, #1]
    f052:	33bd      	adds	r3, #189	; 0xbd
    f054:	701a      	strb	r2, [r3, #0]
    f056:	0033      	movs	r3, r6
    f058:	78ba      	ldrb	r2, [r7, #2]
    f05a:	33be      	adds	r3, #190	; 0xbe
    f05c:	701a      	strb	r2, [r3, #0]
    f05e:	2203      	movs	r2, #3
    f060:	9b01      	ldr	r3, [sp, #4]
    f062:	1cfc      	adds	r4, r7, #3
    f064:	4353      	muls	r3, r2
    f066:	18f3      	adds	r3, r6, r3
    f068:	3371      	adds	r3, #113	; 0x71
    f06a:	32fc      	adds	r2, #252	; 0xfc
    f06c:	701a      	strb	r2, [r3, #0]
    f06e:	0032      	movs	r2, r6
    f070:	2103      	movs	r1, #3
    f072:	32b8      	adds	r2, #184	; 0xb8
    f074:	7813      	ldrb	r3, [r2, #0]
    f076:	4359      	muls	r1, r3
    f078:	1876      	adds	r6, r6, r1
    f07a:	3671      	adds	r6, #113	; 0x71
    f07c:	7831      	ldrb	r1, [r6, #0]
    f07e:	29ff      	cmp	r1, #255	; 0xff
    f080:	d003      	beq.n	f08a <MacExecuteCommands+0x6a>
    f082:	2b0f      	cmp	r3, #15
    f084:	d801      	bhi.n	f08a <MacExecuteCommands+0x6a>
    f086:	3301      	adds	r3, #1
    f088:	7013      	strb	r3, [r2, #0]
    f08a:	0027      	movs	r7, r4
    f08c:	e7d0      	b.n	f030 <MacExecuteCommands+0x10>
    f08e:	0020      	movs	r0, r4
    f090:	4b4d      	ldr	r3, [pc, #308]	; (f1c8 <MacExecuteCommands+0x1a8>)
    f092:	4798      	blx	r3
    f094:	0004      	movs	r4, r0
    f096:	e7ea      	b.n	f06e <MacExecuteCommands+0x4e>
    f098:	0020      	movs	r0, r4
    f09a:	4b4c      	ldr	r3, [pc, #304]	; (f1cc <MacExecuteCommands+0x1ac>)
    f09c:	e7f9      	b.n	f092 <MacExecuteCommands+0x72>
    f09e:	0020      	movs	r0, r4
    f0a0:	4b4b      	ldr	r3, [pc, #300]	; (f1d0 <MacExecuteCommands+0x1b0>)
    f0a2:	e7f6      	b.n	f092 <MacExecuteCommands+0x72>
    f0a4:	0020      	movs	r0, r4
    f0a6:	4b4b      	ldr	r3, [pc, #300]	; (f1d4 <MacExecuteCommands+0x1b4>)
    f0a8:	e7f3      	b.n	f092 <MacExecuteCommands+0x72>
    f0aa:	230f      	movs	r3, #15
    f0ac:	7878      	ldrb	r0, [r7, #1]
    f0ae:	1cbc      	adds	r4, r7, #2
    f0b0:	4018      	ands	r0, r3
    f0b2:	4b49      	ldr	r3, [pc, #292]	; (f1d8 <MacExecuteCommands+0x1b8>)
    f0b4:	4798      	blx	r3
    f0b6:	0032      	movs	r2, r6
    f0b8:	2380      	movs	r3, #128	; 0x80
    f0ba:	325c      	adds	r2, #92	; 0x5c
    f0bc:	7851      	ldrb	r1, [r2, #1]
    f0be:	425b      	negs	r3, r3
    f0c0:	430b      	orrs	r3, r1
    f0c2:	7053      	strb	r3, [r2, #1]
    f0c4:	210b      	movs	r1, #11
    f0c6:	0028      	movs	r0, r5
    f0c8:	4b44      	ldr	r3, [pc, #272]	; (f1dc <MacExecuteCommands+0x1bc>)
    f0ca:	4798      	blx	r3
    f0cc:	e7cf      	b.n	f06e <MacExecuteCommands+0x4e>
    f0ce:	0020      	movs	r0, r4
    f0d0:	4b43      	ldr	r3, [pc, #268]	; (f1e0 <MacExecuteCommands+0x1c0>)
    f0d2:	e7de      	b.n	f092 <MacExecuteCommands+0x72>
    f0d4:	0020      	movs	r0, r4
    f0d6:	4b43      	ldr	r3, [pc, #268]	; (f1e4 <MacExecuteCommands+0x1c4>)
    f0d8:	e7db      	b.n	f092 <MacExecuteCommands+0x72>
    f0da:	22ff      	movs	r2, #255	; 0xff
    f0dc:	0004      	movs	r4, r0
    f0de:	701a      	strb	r2, [r3, #0]
    f0e0:	9500      	str	r5, [sp, #0]
    f0e2:	e7c4      	b.n	f06e <MacExecuteCommands+0x4e>
    f0e4:	9b00      	ldr	r3, [sp, #0]
    f0e6:	2b00      	cmp	r3, #0
    f0e8:	d1a8      	bne.n	f03c <MacExecuteCommands+0x1c>
    f0ea:	0033      	movs	r3, r6
    f0ec:	33b8      	adds	r3, #184	; 0xb8
    f0ee:	781b      	ldrb	r3, [r3, #0]
    f0f0:	2401      	movs	r4, #1
    f0f2:	9301      	str	r3, [sp, #4]
    f0f4:	2303      	movs	r3, #3
    f0f6:	9a01      	ldr	r2, [sp, #4]
    f0f8:	4353      	muls	r3, r2
    f0fa:	18f3      	adds	r3, r6, r3
    f0fc:	0019      	movs	r1, r3
    f0fe:	3170      	adds	r1, #112	; 0x70
    f100:	788a      	ldrb	r2, [r1, #2]
    f102:	3371      	adds	r3, #113	; 0x71
    f104:	43aa      	bics	r2, r5
    f106:	4022      	ands	r2, r4
    f108:	708a      	strb	r2, [r1, #2]
    f10a:	78ca      	ldrb	r2, [r1, #3]
    f10c:	193c      	adds	r4, r7, r4
    f10e:	43aa      	bics	r2, r5
    f110:	70ca      	strb	r2, [r1, #3]
    f112:	783a      	ldrb	r2, [r7, #0]
    f114:	701a      	strb	r2, [r3, #0]
    f116:	783a      	ldrb	r2, [r7, #0]
    f118:	3a02      	subs	r2, #2
    f11a:	2a08      	cmp	r2, #8
    f11c:	d8dd      	bhi.n	f0da <MacExecuteCommands+0xba>
    f11e:	0010      	movs	r0, r2
    f120:	f003 fc9a 	bl	12a58 <__gnu_thumb1_case_sqi>
    f124:	bdbab595 	.word	0xbdbab595
    f128:	d5c3c0a5 	.word	0xd5c3c0a5
    f12c:	d8          	.byte	0xd8
    f12d:	00          	.byte	0x00
    f12e:	23b8      	movs	r3, #184	; 0xb8
    f130:	33ff      	adds	r3, #255	; 0xff
    f132:	5cf3      	ldrb	r3, [r6, r3]
    f134:	43db      	mvns	r3, r3
    f136:	075b      	lsls	r3, r3, #29
    f138:	d000      	beq.n	f13c <MacExecuteCommands+0x11c>
    f13a:	e785      	b.n	f048 <MacExecuteCommands+0x28>
    f13c:	23be      	movs	r3, #190	; 0xbe
    f13e:	33ff      	adds	r3, #255	; 0xff
    f140:	5cf4      	ldrb	r4, [r6, r3]
    f142:	ad05      	add	r5, sp, #20
    f144:	0724      	lsls	r4, r4, #28
    f146:	0f24      	lsrs	r4, r4, #28
    f148:	b2e3      	uxtb	r3, r4
    f14a:	9300      	str	r3, [sp, #0]
    f14c:	23ba      	movs	r3, #186	; 0xba
    f14e:	33ff      	adds	r3, #255	; 0xff
    f150:	5cf3      	ldrb	r3, [r6, r3]
    f152:	2100      	movs	r1, #0
    f154:	9301      	str	r3, [sp, #4]
    f156:	23dc      	movs	r3, #220	; 0xdc
    f158:	005b      	lsls	r3, r3, #1
    f15a:	5cf3      	ldrb	r3, [r6, r3]
    f15c:	002a      	movs	r2, r5
    f15e:	9302      	str	r3, [sp, #8]
    f160:	2014      	movs	r0, #20
    f162:	4b21      	ldr	r3, [pc, #132]	; (f1e8 <MacExecuteCommands+0x1c8>)
    f164:	4798      	blx	r3
    f166:	0033      	movs	r3, r6
    f168:	782a      	ldrb	r2, [r5, #0]
    f16a:	33ca      	adds	r3, #202	; 0xca
    f16c:	701a      	strb	r2, [r3, #0]
    f16e:	0033      	movs	r3, r6
    f170:	786a      	ldrb	r2, [r5, #1]
    f172:	33cb      	adds	r3, #203	; 0xcb
    f174:	701a      	strb	r2, [r3, #0]
    f176:	4b1d      	ldr	r3, [pc, #116]	; (f1ec <MacExecuteCommands+0x1cc>)
    f178:	4798      	blx	r3
    f17a:	9801      	ldr	r0, [sp, #4]
    f17c:	4b1c      	ldr	r3, [pc, #112]	; (f1f0 <MacExecuteCommands+0x1d0>)
    f17e:	4798      	blx	r3
    f180:	0032      	movs	r2, r6
    f182:	2308      	movs	r3, #8
    f184:	325c      	adds	r2, #92	; 0x5c
    f186:	7851      	ldrb	r1, [r2, #1]
    f188:	430b      	orrs	r3, r1
    f18a:	7053      	strb	r3, [r2, #1]
    f18c:	9802      	ldr	r0, [sp, #8]
    f18e:	4b19      	ldr	r3, [pc, #100]	; (f1f4 <MacExecuteCommands+0x1d4>)
    f190:	4798      	blx	r3
    f192:	0033      	movs	r3, r6
    f194:	b2e2      	uxtb	r2, r4
    f196:	33b9      	adds	r3, #185	; 0xb9
    f198:	2a00      	cmp	r2, #0
    f19a:	d10e      	bne.n	f1ba <MacExecuteCommands+0x19a>
    f19c:	701c      	strb	r4, [r3, #0]
    f19e:	2114      	movs	r1, #20
    f1a0:	4c0e      	ldr	r4, [pc, #56]	; (f1dc <MacExecuteCommands+0x1bc>)
    f1a2:	2000      	movs	r0, #0
    f1a4:	47a0      	blx	r4
    f1a6:	2210      	movs	r2, #16
    f1a8:	4b06      	ldr	r3, [pc, #24]	; (f1c4 <MacExecuteCommands+0x1a4>)
    f1aa:	2001      	movs	r0, #1
    f1ac:	335c      	adds	r3, #92	; 0x5c
    f1ae:	7859      	ldrb	r1, [r3, #1]
    f1b0:	430a      	orrs	r2, r1
    f1b2:	705a      	strb	r2, [r3, #1]
    f1b4:	210b      	movs	r1, #11
    f1b6:	47a0      	blx	r4
    f1b8:	e746      	b.n	f048 <MacExecuteCommands+0x28>
    f1ba:	9a00      	ldr	r2, [sp, #0]
    f1bc:	3a01      	subs	r2, #1
    f1be:	701a      	strb	r2, [r3, #0]
    f1c0:	e7ed      	b.n	f19e <MacExecuteCommands+0x17e>
    f1c2:	46c0      	nop			; (mov r8, r8)
    f1c4:	200021a8 	.word	0x200021a8
    f1c8:	0000d579 	.word	0x0000d579
    f1cc:	0000d43d 	.word	0x0000d43d
    f1d0:	0000d341 	.word	0x0000d341
    f1d4:	0000ee91 	.word	0x0000ee91
    f1d8:	0000c9c1 	.word	0x0000c9c1
    f1dc:	0000ad0d 	.word	0x0000ad0d
    f1e0:	0000d529 	.word	0x0000d529
    f1e4:	0000d475 	.word	0x0000d475
    f1e8:	0000a925 	.word	0x0000a925
    f1ec:	0000ee65 	.word	0x0000ee65
    f1f0:	0000d1f9 	.word	0x0000d1f9
    f1f4:	0000d18d 	.word	0x0000d18d

0000f1f8 <LorawanSetDataRange>:
    f1f8:	2201      	movs	r2, #1
    f1fa:	b530      	push	{r4, r5, lr}
    f1fc:	b085      	sub	sp, #20
    f1fe:	ab01      	add	r3, sp, #4
    f200:	ac02      	add	r4, sp, #8
    f202:	7018      	strb	r0, [r3, #0]
    f204:	7020      	strb	r0, [r4, #0]
    f206:	7061      	strb	r1, [r4, #1]
    f208:	2015      	movs	r0, #21
    f20a:	0019      	movs	r1, r3
    f20c:	4d11      	ldr	r5, [pc, #68]	; (f254 <LorawanSetDataRange+0x5c>)
    f20e:	705a      	strb	r2, [r3, #1]
    f210:	47a8      	blx	r5
    f212:	2808      	cmp	r0, #8
    f214:	d003      	beq.n	f21e <LorawanSetDataRange+0x26>
    f216:	250a      	movs	r5, #10
    f218:	0028      	movs	r0, r5
    f21a:	b005      	add	sp, #20
    f21c:	bd30      	pop	{r4, r5, pc}
    f21e:	0021      	movs	r1, r4
    f220:	2012      	movs	r0, #18
    f222:	47a8      	blx	r5
    f224:	0005      	movs	r5, r0
    f226:	2808      	cmp	r0, #8
    f228:	d1f5      	bne.n	f216 <LorawanSetDataRange+0x1e>
    f22a:	0021      	movs	r1, r4
    f22c:	4b0a      	ldr	r3, [pc, #40]	; (f258 <LorawanSetDataRange+0x60>)
    f22e:	ac03      	add	r4, sp, #12
    f230:	2012      	movs	r0, #18
    f232:	4798      	blx	r3
    f234:	0022      	movs	r2, r4
    f236:	2100      	movs	r1, #0
    f238:	4b08      	ldr	r3, [pc, #32]	; (f25c <LorawanSetDataRange+0x64>)
    f23a:	2014      	movs	r0, #20
    f23c:	4798      	blx	r3
    f23e:	4b08      	ldr	r3, [pc, #32]	; (f260 <LorawanSetDataRange+0x68>)
    f240:	7821      	ldrb	r1, [r4, #0]
    f242:	001a      	movs	r2, r3
    f244:	32ca      	adds	r2, #202	; 0xca
    f246:	7011      	strb	r1, [r2, #0]
    f248:	7862      	ldrb	r2, [r4, #1]
    f24a:	33cb      	adds	r3, #203	; 0xcb
    f24c:	701a      	strb	r2, [r3, #0]
    f24e:	4b05      	ldr	r3, [pc, #20]	; (f264 <LorawanSetDataRange+0x6c>)
    f250:	4798      	blx	r3
    f252:	e7e1      	b.n	f218 <LorawanSetDataRange+0x20>
    f254:	0000a941 	.word	0x0000a941
    f258:	0000aa4d 	.word	0x0000aa4d
    f25c:	0000a925 	.word	0x0000a925
    f260:	200021a8 	.word	0x200021a8
    f264:	0000ee65 	.word	0x0000ee65

0000f268 <LorawanSetChannelIdStatus>:
    f268:	b537      	push	{r0, r1, r2, r4, r5, lr}
    f26a:	466b      	mov	r3, sp
    f26c:	7018      	strb	r0, [r3, #0]
    f26e:	7059      	strb	r1, [r3, #1]
    f270:	2016      	movs	r0, #22
    f272:	4669      	mov	r1, sp
    f274:	4b0c      	ldr	r3, [pc, #48]	; (f2a8 <LorawanSetChannelIdStatus+0x40>)
    f276:	4798      	blx	r3
    f278:	0004      	movs	r4, r0
    f27a:	2808      	cmp	r0, #8
    f27c:	d111      	bne.n	f2a2 <LorawanSetChannelIdStatus+0x3a>
    f27e:	ad01      	add	r5, sp, #4
    f280:	002a      	movs	r2, r5
    f282:	2100      	movs	r1, #0
    f284:	4b09      	ldr	r3, [pc, #36]	; (f2ac <LorawanSetChannelIdStatus+0x44>)
    f286:	2014      	movs	r0, #20
    f288:	4798      	blx	r3
    f28a:	4b09      	ldr	r3, [pc, #36]	; (f2b0 <LorawanSetChannelIdStatus+0x48>)
    f28c:	7829      	ldrb	r1, [r5, #0]
    f28e:	001a      	movs	r2, r3
    f290:	32ca      	adds	r2, #202	; 0xca
    f292:	7011      	strb	r1, [r2, #0]
    f294:	786a      	ldrb	r2, [r5, #1]
    f296:	33cb      	adds	r3, #203	; 0xcb
    f298:	701a      	strb	r2, [r3, #0]
    f29a:	4b06      	ldr	r3, [pc, #24]	; (f2b4 <LorawanSetChannelIdStatus+0x4c>)
    f29c:	4798      	blx	r3
    f29e:	0020      	movs	r0, r4
    f2a0:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    f2a2:	240a      	movs	r4, #10
    f2a4:	e7fb      	b.n	f29e <LorawanSetChannelIdStatus+0x36>
    f2a6:	46c0      	nop			; (mov r8, r8)
    f2a8:	0000aa4d 	.word	0x0000aa4d
    f2ac:	0000a925 	.word	0x0000a925
    f2b0:	200021a8 	.word	0x200021a8
    f2b4:	0000ee65 	.word	0x0000ee65

0000f2b8 <LORAWAN_RxDone>:
    f2b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    f2ba:	4ba3      	ldr	r3, [pc, #652]	; (f548 <LORAWAN_RxDone+0x290>)
    f2bc:	b093      	sub	sp, #76	; 0x4c
    f2be:	781b      	ldrb	r3, [r3, #0]
    f2c0:	0007      	movs	r7, r0
    f2c2:	b25a      	sxtb	r2, r3
    f2c4:	9105      	str	r1, [sp, #20]
    f2c6:	4ca1      	ldr	r4, [pc, #644]	; (f54c <LORAWAN_RxDone+0x294>)
    f2c8:	2a00      	cmp	r2, #0
    f2ca:	da01      	bge.n	f2d0 <LORAWAN_RxDone+0x18>
    f2cc:	f000 fcf8 	bl	fcc0 <LORAWAN_RxDone+0xa08>
    f2d0:	7801      	ldrb	r1, [r0, #0]
    f2d2:	221f      	movs	r2, #31
    f2d4:	0008      	movs	r0, r1
    f2d6:	4390      	bics	r0, r2
    f2d8:	0002      	movs	r2, r0
    f2da:	2820      	cmp	r0, #32
    f2dc:	d000      	beq.n	f2e0 <LORAWAN_RxDone+0x28>
    f2de:	e161      	b.n	f5a4 <LORAWAN_RxDone+0x2ec>
    f2e0:	7822      	ldrb	r2, [r4, #0]
    f2e2:	2a00      	cmp	r2, #0
    f2e4:	d001      	beq.n	f2ea <LORAWAN_RxDone+0x32>
    f2e6:	f000 fcd7 	bl	fc98 <LORAWAN_RxDone+0x9e0>
    f2ea:	0022      	movs	r2, r4
    f2ec:	326c      	adds	r2, #108	; 0x6c
    f2ee:	7812      	ldrb	r2, [r2, #0]
    f2f0:	0752      	lsls	r2, r2, #29
    f2f2:	d401      	bmi.n	f2f8 <LORAWAN_RxDone+0x40>
    f2f4:	f000 fcd0 	bl	fc98 <LORAWAN_RxDone+0x9e0>
    f2f8:	9b05      	ldr	r3, [sp, #20]
    f2fa:	3b01      	subs	r3, #1
    f2fc:	b2db      	uxtb	r3, r3
    f2fe:	9306      	str	r3, [sp, #24]
    f300:	4b93      	ldr	r3, [pc, #588]	; (f550 <LORAWAN_RxDone+0x298>)
    f302:	469c      	mov	ip, r3
    f304:	9b06      	ldr	r3, [sp, #24]
    f306:	2b00      	cmp	r3, #0
    f308:	d12a      	bne.n	f360 <LORAWAN_RxDone+0xa8>
    f30a:	9b05      	ldr	r3, [sp, #20]
    f30c:	4660      	mov	r0, ip
    f30e:	1f1d      	subs	r5, r3, #4
    f310:	b2eb      	uxtb	r3, r5
    f312:	003a      	movs	r2, r7
    f314:	498f      	ldr	r1, [pc, #572]	; (f554 <LORAWAN_RxDone+0x29c>)
    f316:	4e90      	ldr	r6, [pc, #576]	; (f558 <LORAWAN_RxDone+0x2a0>)
    f318:	47b0      	blx	r6
    f31a:	2204      	movs	r2, #4
    f31c:	498d      	ldr	r1, [pc, #564]	; (f554 <LORAWAN_RxDone+0x29c>)
    f31e:	4b8f      	ldr	r3, [pc, #572]	; (f55c <LORAWAN_RxDone+0x2a4>)
    f320:	a810      	add	r0, sp, #64	; 0x40
    f322:	4798      	blx	r3
    f324:	9e10      	ldr	r6, [sp, #64]	; 0x40
    f326:	1979      	adds	r1, r7, r5
    f328:	2204      	movs	r2, #4
    f32a:	4b8c      	ldr	r3, [pc, #560]	; (f55c <LORAWAN_RxDone+0x2a4>)
    f32c:	a810      	add	r0, sp, #64	; 0x40
    f32e:	960d      	str	r6, [sp, #52]	; 0x34
    f330:	4798      	blx	r3
    f332:	9a10      	ldr	r2, [sp, #64]	; 0x40
    f334:	4b85      	ldr	r3, [pc, #532]	; (f54c <LORAWAN_RxDone+0x294>)
    f336:	210e      	movs	r1, #14
    f338:	42b2      	cmp	r2, r6
    f33a:	d01f      	beq.n	f37c <LORAWAN_RxDone+0xc4>
    f33c:	001a      	movs	r2, r3
    f33e:	325c      	adds	r2, #92	; 0x5c
    f340:	7812      	ldrb	r2, [r2, #0]
    f342:	400a      	ands	r2, r1
    f344:	2a0a      	cmp	r2, #10
    f346:	d005      	beq.n	f354 <LORAWAN_RxDone+0x9c>
    f348:	2a06      	cmp	r2, #6
    f34a:	d106      	bne.n	f35a <LORAWAN_RxDone+0xa2>
    f34c:	33d0      	adds	r3, #208	; 0xd0
    f34e:	781b      	ldrb	r3, [r3, #0]
    f350:	2b00      	cmp	r3, #0
    f352:	d002      	beq.n	f35a <LORAWAN_RxDone+0xa2>
    f354:	200a      	movs	r0, #10
    f356:	4b82      	ldr	r3, [pc, #520]	; (f560 <LORAWAN_RxDone+0x2a8>)
    f358:	4798      	blx	r3
    f35a:	4b82      	ldr	r3, [pc, #520]	; (f564 <LORAWAN_RxDone+0x2ac>)
    f35c:	4798      	blx	r3
    f35e:	e1a9      	b.n	f6b4 <LORAWAN_RxDone+0x3fc>
    f360:	9b05      	ldr	r3, [sp, #20]
    f362:	9a06      	ldr	r2, [sp, #24]
    f364:	4661      	mov	r1, ip
    f366:	1a98      	subs	r0, r3, r2
    f368:	1838      	adds	r0, r7, r0
    f36a:	4b7f      	ldr	r3, [pc, #508]	; (f568 <LORAWAN_RxDone+0x2b0>)
    f36c:	4798      	blx	r3
    f36e:	9b06      	ldr	r3, [sp, #24]
    f370:	2b10      	cmp	r3, #16
    f372:	d901      	bls.n	f378 <LORAWAN_RxDone+0xc0>
    f374:	3b10      	subs	r3, #16
    f376:	e7c1      	b.n	f2fc <LORAWAN_RxDone+0x44>
    f378:	2300      	movs	r3, #0
    f37a:	e7c0      	b.n	f2fe <LORAWAN_RxDone+0x46>
    f37c:	001a      	movs	r2, r3
    f37e:	325c      	adds	r2, #92	; 0x5c
    f380:	7812      	ldrb	r2, [r2, #0]
    f382:	400a      	ands	r2, r1
    f384:	2a06      	cmp	r2, #6
    f386:	d103      	bne.n	f390 <LORAWAN_RxDone+0xd8>
    f388:	33c3      	adds	r3, #195	; 0xc3
    f38a:	7818      	ldrb	r0, [r3, #0]
    f38c:	4b77      	ldr	r3, [pc, #476]	; (f56c <LORAWAN_RxDone+0x2b4>)
    f38e:	4798      	blx	r3
    f390:	7a3a      	ldrb	r2, [r7, #8]
    f392:	79fb      	ldrb	r3, [r7, #7]
    f394:	0212      	lsls	r2, r2, #8
    f396:	431a      	orrs	r2, r3
    f398:	7a7b      	ldrb	r3, [r7, #9]
    f39a:	2001      	movs	r0, #1
    f39c:	041b      	lsls	r3, r3, #16
    f39e:	431a      	orrs	r2, r3
    f3a0:	7abb      	ldrb	r3, [r7, #10]
    f3a2:	061b      	lsls	r3, r3, #24
    f3a4:	4313      	orrs	r3, r2
    f3a6:	0a19      	lsrs	r1, r3, #8
    f3a8:	7063      	strb	r3, [r4, #1]
    f3aa:	70a1      	strb	r1, [r4, #2]
    f3ac:	0c19      	lsrs	r1, r3, #16
    f3ae:	0e1b      	lsrs	r3, r3, #24
    f3b0:	70e1      	strb	r1, [r4, #3]
    f3b2:	7123      	strb	r3, [r4, #4]
    f3b4:	240f      	movs	r4, #15
    f3b6:	2103      	movs	r1, #3
    f3b8:	4b6d      	ldr	r3, [pc, #436]	; (f570 <LORAWAN_RxDone+0x2b8>)
    f3ba:	4798      	blx	r3
    f3bc:	7b38      	ldrb	r0, [r7, #12]
    f3be:	4b6d      	ldr	r3, [pc, #436]	; (f574 <LORAWAN_RxDone+0x2bc>)
    f3c0:	4020      	ands	r0, r4
    f3c2:	4798      	blx	r3
    f3c4:	7af8      	ldrb	r0, [r7, #11]
    f3c6:	4b6c      	ldr	r3, [pc, #432]	; (f578 <LORAWAN_RxDone+0x2c0>)
    f3c8:	0641      	lsls	r1, r0, #25
    f3ca:	0700      	lsls	r0, r0, #28
    f3cc:	0f49      	lsrs	r1, r1, #29
    f3ce:	0f00      	lsrs	r0, r0, #28
    f3d0:	4798      	blx	r3
    f3d2:	9b05      	ldr	r3, [sp, #20]
    f3d4:	2b21      	cmp	r3, #33	; 0x21
    f3d6:	d000      	beq.n	f3da <LORAWAN_RxDone+0x122>
    f3d8:	e088      	b.n	f4ec <LORAWAN_RxDone+0x234>
    f3da:	2512      	movs	r5, #18
    f3dc:	ab06      	add	r3, sp, #24
    f3de:	18ed      	adds	r5, r5, r3
    f3e0:	002a      	movs	r2, r5
    f3e2:	4b66      	ldr	r3, [pc, #408]	; (f57c <LORAWAN_RxDone+0x2c4>)
    f3e4:	4966      	ldr	r1, [pc, #408]	; (f580 <LORAWAN_RxDone+0x2c8>)
    f3e6:	2007      	movs	r0, #7
    f3e8:	4798      	blx	r3
    f3ea:	782b      	ldrb	r3, [r5, #0]
    f3ec:	2bff      	cmp	r3, #255	; 0xff
    f3ee:	d07d      	beq.n	f4ec <LORAWAN_RxDone+0x234>
    f3f0:	2350      	movs	r3, #80	; 0x50
    f3f2:	43a3      	bics	r3, r4
    f3f4:	9307      	str	r3, [sp, #28]
    f3f6:	003b      	movs	r3, r7
    f3f8:	330d      	adds	r3, #13
    f3fa:	9305      	str	r3, [sp, #20]
    f3fc:	2400      	movs	r4, #0
    f3fe:	2203      	movs	r2, #3
    f400:	9905      	ldr	r1, [sp, #20]
    f402:	4b56      	ldr	r3, [pc, #344]	; (f55c <LORAWAN_RxDone+0x2a4>)
    f404:	a80e      	add	r0, sp, #56	; 0x38
    f406:	940e      	str	r4, [sp, #56]	; 0x38
    f408:	4798      	blx	r3
    f40a:	2364      	movs	r3, #100	; 0x64
    f40c:	990e      	ldr	r1, [sp, #56]	; 0x38
    f40e:	aa06      	add	r2, sp, #24
    f410:	4359      	muls	r1, r3
    f412:	3b52      	subs	r3, #82	; 0x52
    f414:	189b      	adds	r3, r3, r2
    f416:	7818      	ldrb	r0, [r3, #0]
    f418:	9b06      	ldr	r3, [sp, #24]
    f41a:	910e      	str	r1, [sp, #56]	; 0x38
    f41c:	1818      	adds	r0, r3, r0
    f41e:	b2c0      	uxtb	r0, r0
    f420:	74d0      	strb	r0, [r2, #19]
    f422:	42a1      	cmp	r1, r4
    f424:	d100      	bne.n	f428 <LORAWAN_RxDone+0x170>
    f426:	e08b      	b.n	f540 <LORAWAN_RxDone+0x288>
    f428:	466b      	mov	r3, sp
    f42a:	7f1b      	ldrb	r3, [r3, #28]
    f42c:	ae10      	add	r6, sp, #64	; 0x40
    f42e:	ad0b      	add	r5, sp, #44	; 0x2c
    f430:	7130      	strb	r0, [r6, #4]
    f432:	9110      	str	r1, [sp, #64]	; 0x40
    f434:	7028      	strb	r0, [r5, #0]
    f436:	706b      	strb	r3, [r5, #1]
    f438:	0031      	movs	r1, r6
    f43a:	2002      	movs	r0, #2
    f43c:	4b51      	ldr	r3, [pc, #324]	; (f584 <LORAWAN_RxDone+0x2cc>)
    f43e:	4798      	blx	r3
    f440:	2808      	cmp	r0, #8
    f442:	d13f      	bne.n	f4c4 <LORAWAN_RxDone+0x20c>
    f444:	0031      	movs	r1, r6
    f446:	0020      	movs	r0, r4
    f448:	4e4f      	ldr	r6, [pc, #316]	; (f588 <LORAWAN_RxDone+0x2d0>)
    f44a:	47b0      	blx	r6
    f44c:	0029      	movs	r1, r5
    f44e:	2012      	movs	r0, #18
    f450:	ad0c      	add	r5, sp, #48	; 0x30
    f452:	47b0      	blx	r6
    f454:	0021      	movs	r1, r4
    f456:	002a      	movs	r2, r5
    f458:	4b48      	ldr	r3, [pc, #288]	; (f57c <LORAWAN_RxDone+0x2c4>)
    f45a:	2014      	movs	r0, #20
    f45c:	4798      	blx	r3
    f45e:	4c3b      	ldr	r4, [pc, #236]	; (f54c <LORAWAN_RxDone+0x294>)
    f460:	782a      	ldrb	r2, [r5, #0]
    f462:	0023      	movs	r3, r4
    f464:	33ca      	adds	r3, #202	; 0xca
    f466:	701a      	strb	r2, [r3, #0]
    f468:	0023      	movs	r3, r4
    f46a:	786a      	ldrb	r2, [r5, #1]
    f46c:	251a      	movs	r5, #26
    f46e:	33cb      	adds	r3, #203	; 0xcb
    f470:	701a      	strb	r2, [r3, #0]
    f472:	4b46      	ldr	r3, [pc, #280]	; (f58c <LORAWAN_RxDone+0x2d4>)
    f474:	4798      	blx	r3
    f476:	ab06      	add	r3, sp, #24
    f478:	18ed      	adds	r5, r5, r3
    f47a:	2313      	movs	r3, #19
    f47c:	a906      	add	r1, sp, #24
    f47e:	185b      	adds	r3, r3, r1
    f480:	0019      	movs	r1, r3
    f482:	002a      	movs	r2, r5
    f484:	4b3d      	ldr	r3, [pc, #244]	; (f57c <LORAWAN_RxDone+0x2c4>)
    f486:	201e      	movs	r0, #30
    f488:	4798      	blx	r3
    f48a:	0023      	movs	r3, r4
    f48c:	33f0      	adds	r3, #240	; 0xf0
    f48e:	781b      	ldrb	r3, [r3, #0]
    f490:	079b      	lsls	r3, r3, #30
    f492:	d507      	bpl.n	f4a4 <LORAWAN_RxDone+0x1ec>
    f494:	ab06      	add	r3, sp, #24
    f496:	7cdb      	ldrb	r3, [r3, #19]
    f498:	a90f      	add	r1, sp, #60	; 0x3c
    f49a:	708b      	strb	r3, [r1, #2]
    f49c:	882b      	ldrh	r3, [r5, #0]
    f49e:	201e      	movs	r0, #30
    f4a0:	800b      	strh	r3, [r1, #0]
    f4a2:	47b0      	blx	r6
    f4a4:	2313      	movs	r3, #19
    f4a6:	aa06      	add	r2, sp, #24
    f4a8:	189b      	adds	r3, r3, r2
    f4aa:	7818      	ldrb	r0, [r3, #0]
    f4ac:	2101      	movs	r1, #1
    f4ae:	4b38      	ldr	r3, [pc, #224]	; (f590 <LORAWAN_RxDone+0x2d8>)
    f4b0:	4798      	blx	r3
    f4b2:	2204      	movs	r2, #4
    f4b4:	345c      	adds	r4, #92	; 0x5c
    f4b6:	7863      	ldrb	r3, [r4, #1]
    f4b8:	210b      	movs	r1, #11
    f4ba:	4313      	orrs	r3, r2
    f4bc:	7063      	strb	r3, [r4, #1]
    f4be:	2001      	movs	r0, #1
    f4c0:	4b2b      	ldr	r3, [pc, #172]	; (f570 <LORAWAN_RxDone+0x2b8>)
    f4c2:	4798      	blx	r3
    f4c4:	9b06      	ldr	r3, [sp, #24]
    f4c6:	3301      	adds	r3, #1
    f4c8:	b2db      	uxtb	r3, r3
    f4ca:	9306      	str	r3, [sp, #24]
    f4cc:	9b05      	ldr	r3, [sp, #20]
    f4ce:	3303      	adds	r3, #3
    f4d0:	9305      	str	r3, [sp, #20]
    f4d2:	9b06      	ldr	r3, [sp, #24]
    f4d4:	2b05      	cmp	r3, #5
    f4d6:	d191      	bne.n	f3fc <LORAWAN_RxDone+0x144>
    f4d8:	2204      	movs	r2, #4
    f4da:	4b1c      	ldr	r3, [pc, #112]	; (f54c <LORAWAN_RxDone+0x294>)
    f4dc:	2001      	movs	r0, #1
    f4de:	335c      	adds	r3, #92	; 0x5c
    f4e0:	7859      	ldrb	r1, [r3, #1]
    f4e2:	430a      	orrs	r2, r1
    f4e4:	705a      	strb	r2, [r3, #1]
    f4e6:	210b      	movs	r1, #11
    f4e8:	4b21      	ldr	r3, [pc, #132]	; (f570 <LORAWAN_RxDone+0x2b8>)
    f4ea:	4798      	blx	r3
    f4ec:	4c29      	ldr	r4, [pc, #164]	; (f594 <LORAWAN_RxDone+0x2dc>)
    f4ee:	1c7e      	adds	r6, r7, #1
    f4f0:	3704      	adds	r7, #4
    f4f2:	0031      	movs	r1, r6
    f4f4:	0020      	movs	r0, r4
    f4f6:	003a      	movs	r2, r7
    f4f8:	4b27      	ldr	r3, [pc, #156]	; (f598 <LORAWAN_RxDone+0x2e0>)
    f4fa:	4798      	blx	r3
    f4fc:	2302      	movs	r3, #2
    f4fe:	4a13      	ldr	r2, [pc, #76]	; (f54c <LORAWAN_RxDone+0x294>)
    f500:	4d13      	ldr	r5, [pc, #76]	; (f550 <LORAWAN_RxDone+0x298>)
    f502:	7553      	strb	r3, [r2, #21]
    f504:	0020      	movs	r0, r4
    f506:	0029      	movs	r1, r5
    f508:	4b17      	ldr	r3, [pc, #92]	; (f568 <LORAWAN_RxDone+0x2b0>)
    f50a:	4798      	blx	r3
    f50c:	2105      	movs	r1, #5
    f50e:	4b18      	ldr	r3, [pc, #96]	; (f570 <LORAWAN_RxDone+0x2b8>)
    f510:	2001      	movs	r0, #1
    f512:	4798      	blx	r3
    f514:	0031      	movs	r1, r6
    f516:	2601      	movs	r6, #1
    f518:	4c20      	ldr	r4, [pc, #128]	; (f59c <LORAWAN_RxDone+0x2e4>)
    f51a:	003a      	movs	r2, r7
    f51c:	0020      	movs	r0, r4
    f51e:	4b1e      	ldr	r3, [pc, #120]	; (f598 <LORAWAN_RxDone+0x2e0>)
    f520:	4798      	blx	r3
    f522:	4b0a      	ldr	r3, [pc, #40]	; (f54c <LORAWAN_RxDone+0x294>)
    f524:	0029      	movs	r1, r5
    f526:	715e      	strb	r6, [r3, #5]
    f528:	0020      	movs	r0, r4
    f52a:	4b0f      	ldr	r3, [pc, #60]	; (f568 <LORAWAN_RxDone+0x2b0>)
    f52c:	4798      	blx	r3
    f52e:	2104      	movs	r1, #4
    f530:	4b0f      	ldr	r3, [pc, #60]	; (f570 <LORAWAN_RxDone+0x2b8>)
    f532:	0030      	movs	r0, r6
    f534:	4798      	blx	r3
    f536:	4b1a      	ldr	r3, [pc, #104]	; (f5a0 <LORAWAN_RxDone+0x2e8>)
    f538:	4798      	blx	r3
    f53a:	2008      	movs	r0, #8
    f53c:	b013      	add	sp, #76	; 0x4c
    f53e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f540:	4b13      	ldr	r3, [pc, #76]	; (f590 <LORAWAN_RxDone+0x2d8>)
    f542:	4798      	blx	r3
    f544:	e7be      	b.n	f4c4 <LORAWAN_RxDone+0x20c>
    f546:	46c0      	nop			; (mov r8, r8)
    f548:	20002204 	.word	0x20002204
    f54c:	200021a8 	.word	0x200021a8
    f550:	200021cd 	.word	0x200021cd
    f554:	20000fd2 	.word	0x20000fd2
    f558:	000104f9 	.word	0x000104f9
    f55c:	00015c7d 	.word	0x00015c7d
    f560:	0000d2dd 	.word	0x0000d2dd
    f564:	0000edf1 	.word	0x0000edf1
    f568:	000104b9 	.word	0x000104b9
    f56c:	0000bfb9 	.word	0x0000bfb9
    f570:	0000ad0d 	.word	0x0000ad0d
    f574:	0000c9c1 	.word	0x0000c9c1
    f578:	0000d1a9 	.word	0x0000d1a9
    f57c:	0000a925 	.word	0x0000a925
    f580:	20002267 	.word	0x20002267
    f584:	0000a941 	.word	0x0000a941
    f588:	0000aa4d 	.word	0x0000aa4d
    f58c:	0000ee65 	.word	0x0000ee65
    f590:	0000f269 	.word	0x0000f269
    f594:	200021bd 	.word	0x200021bd
    f598:	0000cca5 	.word	0x0000cca5
    f59c:	200021ad 	.word	0x200021ad
    f5a0:	0000cbbd 	.word	0x0000cbbd
    f5a4:	20bf      	movs	r0, #191	; 0xbf
    f5a6:	3a60      	subs	r2, #96	; 0x60
    f5a8:	4002      	ands	r2, r0
    f5aa:	d000      	beq.n	f5ae <LORAWAN_RxDone+0x2f6>
    f5ac:	e374      	b.n	fc98 <LORAWAN_RxDone+0x9e0>
    f5ae:	38be      	subs	r0, #190	; 0xbe
    f5b0:	4203      	tst	r3, r0
    f5b2:	d100      	bne.n	f5b6 <LORAWAN_RxDone+0x2fe>
    f5b4:	e370      	b.n	fc98 <LORAWAN_RxDone+0x9e0>
    f5b6:	6823      	ldr	r3, [r4, #0]
    f5b8:	0a18      	lsrs	r0, r3, #8
    f5ba:	7923      	ldrb	r3, [r4, #4]
    f5bc:	061b      	lsls	r3, r3, #24
    f5be:	4303      	orrs	r3, r0
    f5c0:	0020      	movs	r0, r4
    f5c2:	30b8      	adds	r0, #184	; 0xb8
    f5c4:	7002      	strb	r2, [r0, #0]
    f5c6:	78bd      	ldrb	r5, [r7, #2]
    f5c8:	787e      	ldrb	r6, [r7, #1]
    f5ca:	022d      	lsls	r5, r5, #8
    f5cc:	432e      	orrs	r6, r5
    f5ce:	78fd      	ldrb	r5, [r7, #3]
    f5d0:	7938      	ldrb	r0, [r7, #4]
    f5d2:	042d      	lsls	r5, r5, #16
    f5d4:	4335      	orrs	r5, r6
    f5d6:	0600      	lsls	r0, r0, #24
    f5d8:	4305      	orrs	r5, r0
    f5da:	42ab      	cmp	r3, r5
    f5dc:	d079      	beq.n	f6d2 <LORAWAN_RxDone+0x41a>
    f5de:	251a      	movs	r5, #26
    f5e0:	ab06      	add	r3, sp, #24
    f5e2:	18ed      	adds	r5, r5, r3
    f5e4:	7a3a      	ldrb	r2, [r7, #8]
    f5e6:	0949      	lsrs	r1, r1, #5
    f5e8:	002b      	movs	r3, r5
    f5ea:	0038      	movs	r0, r7
    f5ec:	4e8c      	ldr	r6, [pc, #560]	; (f820 <LORAWAN_RxDone+0x568>)
    f5ee:	47b0      	blx	r6
    f5f0:	2808      	cmp	r0, #8
    f5f2:	d157      	bne.n	f6a4 <LORAWAN_RxDone+0x3ec>
    f5f4:	232c      	movs	r3, #44	; 0x2c
    f5f6:	782a      	ldrb	r2, [r5, #0]
    f5f8:	4353      	muls	r3, r2
    f5fa:	001a      	movs	r2, r3
    f5fc:	3209      	adds	r2, #9
    f5fe:	32ff      	adds	r2, #255	; 0xff
    f600:	1912      	adds	r2, r2, r4
    f602:	18e4      	adds	r4, r4, r3
    f604:	2301      	movs	r3, #1
    f606:	34fc      	adds	r4, #252	; 0xfc
    f608:	68a5      	ldr	r5, [r4, #8]
    f60a:	9208      	str	r2, [sp, #32]
    f60c:	9307      	str	r3, [sp, #28]
    f60e:	4c85      	ldr	r4, [pc, #532]	; (f824 <LORAWAN_RxDone+0x56c>)
    f610:	0021      	movs	r1, r4
    f612:	6e63      	ldr	r3, [r4, #100]	; 0x64
    f614:	3164      	adds	r1, #100	; 0x64
    f616:	9309      	str	r3, [sp, #36]	; 0x24
    f618:	79fb      	ldrb	r3, [r7, #7]
    f61a:	79ba      	ldrb	r2, [r7, #6]
    f61c:	021b      	lsls	r3, r3, #8
    f61e:	4313      	orrs	r3, r2
    f620:	880a      	ldrh	r2, [r1, #0]
    f622:	4293      	cmp	r3, r2
    f624:	d36d      	bcc.n	f702 <LORAWAN_RxDone+0x44a>
    f626:	0020      	movs	r0, r4
    f628:	30b0      	adds	r0, #176	; 0xb0
    f62a:	8800      	ldrh	r0, [r0, #0]
    f62c:	1a9a      	subs	r2, r3, r2
    f62e:	4e7e      	ldr	r6, [pc, #504]	; (f828 <LORAWAN_RxDone+0x570>)
    f630:	4282      	cmp	r2, r0
    f632:	dd52      	ble.n	f6da <LORAWAN_RxDone+0x422>
    f634:	0022      	movs	r2, r4
    f636:	2101      	movs	r1, #1
    f638:	326c      	adds	r2, #108	; 0x6c
    f63a:	7813      	ldrb	r3, [r2, #0]
    f63c:	438b      	bics	r3, r1
    f63e:	7013      	strb	r3, [r2, #0]
    f640:	0023      	movs	r3, r4
    f642:	33d4      	adds	r3, #212	; 0xd4
    f644:	781b      	ldrb	r3, [r3, #0]
    f646:	428b      	cmp	r3, r1
    f648:	d108      	bne.n	f65c <LORAWAN_RxDone+0x3a4>
    f64a:	0023      	movs	r3, r4
    f64c:	220e      	movs	r2, #14
    f64e:	335c      	adds	r3, #92	; 0x5c
    f650:	781b      	ldrb	r3, [r3, #0]
    f652:	4013      	ands	r3, r2
    f654:	2b06      	cmp	r3, #6
    f656:	d101      	bne.n	f65c <LORAWAN_RxDone+0x3a4>
    f658:	4b74      	ldr	r3, [pc, #464]	; (f82c <LORAWAN_RxDone+0x574>)
    f65a:	4798      	blx	r3
    f65c:	4974      	ldr	r1, [pc, #464]	; (f830 <LORAWAN_RxDone+0x578>)
    f65e:	784a      	ldrb	r2, [r1, #1]
    f660:	780b      	ldrb	r3, [r1, #0]
    f662:	0212      	lsls	r2, r2, #8
    f664:	431a      	orrs	r2, r3
    f666:	788b      	ldrb	r3, [r1, #2]
    f668:	041b      	lsls	r3, r3, #16
    f66a:	431a      	orrs	r2, r3
    f66c:	78cb      	ldrb	r3, [r1, #3]
    f66e:	061b      	lsls	r3, r3, #24
    f670:	4313      	orrs	r3, r2
    f672:	d008      	beq.n	f686 <LORAWAN_RxDone+0x3ce>
    f674:	0022      	movs	r2, r4
    f676:	2120      	movs	r1, #32
    f678:	326c      	adds	r2, #108	; 0x6c
    f67a:	7813      	ldrb	r3, [r2, #0]
    f67c:	2017      	movs	r0, #23
    f67e:	438b      	bics	r3, r1
    f680:	7013      	strb	r3, [r2, #0]
    f682:	4b6c      	ldr	r3, [pc, #432]	; (f834 <LORAWAN_RxDone+0x57c>)
    f684:	4798      	blx	r3
    f686:	2501      	movs	r5, #1
    f688:	345c      	adds	r4, #92	; 0x5c
    f68a:	7863      	ldrb	r3, [r4, #1]
    f68c:	43ab      	bics	r3, r5
    f68e:	7063      	strb	r3, [r4, #1]
    f690:	78a3      	ldrb	r3, [r4, #2]
    f692:	432b      	orrs	r3, r5
    f694:	70a3      	strb	r3, [r4, #2]
    f696:	4b68      	ldr	r3, [pc, #416]	; (f838 <LORAWAN_RxDone+0x580>)
    f698:	4798      	blx	r3
    f69a:	210b      	movs	r1, #11
    f69c:	0028      	movs	r0, r5
    f69e:	47b0      	blx	r6
    f6a0:	200d      	movs	r0, #13
    f6a2:	e74b      	b.n	f53c <LORAWAN_RxDone+0x284>
    f6a4:	220e      	movs	r2, #14
    f6a6:	4b65      	ldr	r3, [pc, #404]	; (f83c <LORAWAN_RxDone+0x584>)
    f6a8:	781b      	ldrb	r3, [r3, #0]
    f6aa:	4013      	ands	r3, r2
    f6ac:	2b0a      	cmp	r3, #10
    f6ae:	d008      	beq.n	f6c2 <LORAWAN_RxDone+0x40a>
    f6b0:	2b06      	cmp	r3, #6
    f6b2:	d001      	beq.n	f6b8 <LORAWAN_RxDone+0x400>
    f6b4:	200a      	movs	r0, #10
    f6b6:	e741      	b.n	f53c <LORAWAN_RxDone+0x284>
    f6b8:	0023      	movs	r3, r4
    f6ba:	33d0      	adds	r3, #208	; 0xd0
    f6bc:	781b      	ldrb	r3, [r3, #0]
    f6be:	2b00      	cmp	r3, #0
    f6c0:	d0f8      	beq.n	f6b4 <LORAWAN_RxDone+0x3fc>
    f6c2:	2220      	movs	r2, #32
    f6c4:	201e      	movs	r0, #30
    f6c6:	346c      	adds	r4, #108	; 0x6c
    f6c8:	7823      	ldrb	r3, [r4, #0]
    f6ca:	4393      	bics	r3, r2
    f6cc:	7023      	strb	r3, [r4, #0]
    f6ce:	4b59      	ldr	r3, [pc, #356]	; (f834 <LORAWAN_RxDone+0x57c>)
    f6d0:	e642      	b.n	f358 <LORAWAN_RxDone+0xa0>
    f6d2:	4b5b      	ldr	r3, [pc, #364]	; (f840 <LORAWAN_RxDone+0x588>)
    f6d4:	9207      	str	r2, [sp, #28]
    f6d6:	9308      	str	r3, [sp, #32]
    f6d8:	e799      	b.n	f60e <LORAWAN_RxDone+0x356>
    f6da:	800b      	strh	r3, [r1, #0]
    f6dc:	2001      	movs	r0, #1
    f6de:	210a      	movs	r1, #10
    f6e0:	47b0      	blx	r6
    f6e2:	4c50      	ldr	r4, [pc, #320]	; (f824 <LORAWAN_RxDone+0x56c>)
    f6e4:	6e61      	ldr	r1, [r4, #100]	; 0x64
    f6e6:	1c4b      	adds	r3, r1, #1
    f6e8:	d13d      	bne.n	f766 <LORAWAN_RxDone+0x4ae>
    f6ea:	2501      	movs	r5, #1
    f6ec:	345c      	adds	r4, #92	; 0x5c
    f6ee:	78a3      	ldrb	r3, [r4, #2]
    f6f0:	432b      	orrs	r3, r5
    f6f2:	70a3      	strb	r3, [r4, #2]
    f6f4:	4b50      	ldr	r3, [pc, #320]	; (f838 <LORAWAN_RxDone+0x580>)
    f6f6:	4798      	blx	r3
    f6f8:	210b      	movs	r1, #11
    f6fa:	0028      	movs	r0, r5
    f6fc:	4b4a      	ldr	r3, [pc, #296]	; (f828 <LORAWAN_RxDone+0x570>)
    f6fe:	4798      	blx	r3
    f700:	e7ce      	b.n	f6a0 <LORAWAN_RxDone+0x3e8>
    f702:	4850      	ldr	r0, [pc, #320]	; (f844 <LORAWAN_RxDone+0x58c>)
    f704:	1a9a      	subs	r2, r3, r2
    f706:	1812      	adds	r2, r2, r0
    f708:	484f      	ldr	r0, [pc, #316]	; (f848 <LORAWAN_RxDone+0x590>)
    f70a:	4282      	cmp	r2, r0
    f70c:	dc09      	bgt.n	f722 <LORAWAN_RxDone+0x46a>
    f70e:	3466      	adds	r4, #102	; 0x66
    f710:	800b      	strh	r3, [r1, #0]
    f712:	8823      	ldrh	r3, [r4, #0]
    f714:	210a      	movs	r1, #10
    f716:	3301      	adds	r3, #1
    f718:	8023      	strh	r3, [r4, #0]
    f71a:	2001      	movs	r0, #1
    f71c:	4b42      	ldr	r3, [pc, #264]	; (f828 <LORAWAN_RxDone+0x570>)
    f71e:	4798      	blx	r3
    f720:	e7df      	b.n	f6e2 <LORAWAN_RxDone+0x42a>
    f722:	0023      	movs	r3, r4
    f724:	33d4      	adds	r3, #212	; 0xd4
    f726:	781b      	ldrb	r3, [r3, #0]
    f728:	2b01      	cmp	r3, #1
    f72a:	d108      	bne.n	f73e <LORAWAN_RxDone+0x486>
    f72c:	0023      	movs	r3, r4
    f72e:	220e      	movs	r2, #14
    f730:	335c      	adds	r3, #92	; 0x5c
    f732:	781b      	ldrb	r3, [r3, #0]
    f734:	4013      	ands	r3, r2
    f736:	2b06      	cmp	r3, #6
    f738:	d101      	bne.n	f73e <LORAWAN_RxDone+0x486>
    f73a:	4b3c      	ldr	r3, [pc, #240]	; (f82c <LORAWAN_RxDone+0x574>)
    f73c:	4798      	blx	r3
    f73e:	493c      	ldr	r1, [pc, #240]	; (f830 <LORAWAN_RxDone+0x578>)
    f740:	784a      	ldrb	r2, [r1, #1]
    f742:	780b      	ldrb	r3, [r1, #0]
    f744:	0212      	lsls	r2, r2, #8
    f746:	431a      	orrs	r2, r3
    f748:	788b      	ldrb	r3, [r1, #2]
    f74a:	041b      	lsls	r3, r3, #16
    f74c:	431a      	orrs	r2, r3
    f74e:	78cb      	ldrb	r3, [r1, #3]
    f750:	061b      	lsls	r3, r3, #24
    f752:	4313      	orrs	r3, r2
    f754:	d100      	bne.n	f758 <LORAWAN_RxDone+0x4a0>
    f756:	e600      	b.n	f35a <LORAWAN_RxDone+0xa2>
    f758:	2220      	movs	r2, #32
    f75a:	346c      	adds	r4, #108	; 0x6c
    f75c:	7823      	ldrb	r3, [r4, #0]
    f75e:	2017      	movs	r0, #23
    f760:	4393      	bics	r3, r2
    f762:	7023      	strb	r3, [r4, #0]
    f764:	e7b3      	b.n	f6ce <LORAWAN_RxDone+0x416>
    f766:	9b05      	ldr	r3, [sp, #20]
    f768:	2001      	movs	r0, #1
    f76a:	3b04      	subs	r3, #4
    f76c:	9306      	str	r3, [sp, #24]
    f76e:	466b      	mov	r3, sp
    f770:	7e1a      	ldrb	r2, [r3, #24]
    f772:	2349      	movs	r3, #73	; 0x49
    f774:	9500      	str	r5, [sp, #0]
    f776:	4d35      	ldr	r5, [pc, #212]	; (f84c <LORAWAN_RxDone+0x594>)
    f778:	47a8      	blx	r5
    f77a:	4e35      	ldr	r6, [pc, #212]	; (f850 <LORAWAN_RxDone+0x598>)
    f77c:	4d35      	ldr	r5, [pc, #212]	; (f854 <LORAWAN_RxDone+0x59c>)
    f77e:	2210      	movs	r2, #16
    f780:	4935      	ldr	r1, [pc, #212]	; (f858 <LORAWAN_RxDone+0x5a0>)
    f782:	0030      	movs	r0, r6
    f784:	47a8      	blx	r5
    f786:	9a06      	ldr	r2, [sp, #24]
    f788:	0039      	movs	r1, r7
    f78a:	4834      	ldr	r0, [pc, #208]	; (f85c <LORAWAN_RxDone+0x5a4>)
    f78c:	47a8      	blx	r5
    f78e:	9b05      	ldr	r3, [sp, #20]
    f790:	0032      	movs	r2, r6
    f792:	330c      	adds	r3, #12
    f794:	b2db      	uxtb	r3, r3
    f796:	4930      	ldr	r1, [pc, #192]	; (f858 <LORAWAN_RxDone+0x5a0>)
    f798:	9808      	ldr	r0, [sp, #32]
    f79a:	4e31      	ldr	r6, [pc, #196]	; (f860 <LORAWAN_RxDone+0x5a8>)
    f79c:	47b0      	blx	r6
    f79e:	2204      	movs	r2, #4
    f7a0:	492d      	ldr	r1, [pc, #180]	; (f858 <LORAWAN_RxDone+0x5a0>)
    f7a2:	a80d      	add	r0, sp, #52	; 0x34
    f7a4:	47a8      	blx	r5
    f7a6:	9b06      	ldr	r3, [sp, #24]
    f7a8:	2204      	movs	r2, #4
    f7aa:	18f9      	adds	r1, r7, r3
    f7ac:	a810      	add	r0, sp, #64	; 0x40
    f7ae:	47a8      	blx	r5
    f7b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    f7b2:	9a10      	ldr	r2, [sp, #64]	; 0x40
    f7b4:	4293      	cmp	r3, r2
    f7b6:	d024      	beq.n	f802 <LORAWAN_RxDone+0x54a>
    f7b8:	0023      	movs	r3, r4
    f7ba:	33d4      	adds	r3, #212	; 0xd4
    f7bc:	781b      	ldrb	r3, [r3, #0]
    f7be:	2b01      	cmp	r3, #1
    f7c0:	d107      	bne.n	f7d2 <LORAWAN_RxDone+0x51a>
    f7c2:	220e      	movs	r2, #14
    f7c4:	345c      	adds	r4, #92	; 0x5c
    f7c6:	7823      	ldrb	r3, [r4, #0]
    f7c8:	4013      	ands	r3, r2
    f7ca:	2b06      	cmp	r3, #6
    f7cc:	d101      	bne.n	f7d2 <LORAWAN_RxDone+0x51a>
    f7ce:	4b17      	ldr	r3, [pc, #92]	; (f82c <LORAWAN_RxDone+0x574>)
    f7d0:	4798      	blx	r3
    f7d2:	4917      	ldr	r1, [pc, #92]	; (f830 <LORAWAN_RxDone+0x578>)
    f7d4:	784a      	ldrb	r2, [r1, #1]
    f7d6:	780b      	ldrb	r3, [r1, #0]
    f7d8:	0212      	lsls	r2, r2, #8
    f7da:	431a      	orrs	r2, r3
    f7dc:	788b      	ldrb	r3, [r1, #2]
    f7de:	041b      	lsls	r3, r3, #16
    f7e0:	431a      	orrs	r2, r3
    f7e2:	78cb      	ldrb	r3, [r1, #3]
    f7e4:	061b      	lsls	r3, r3, #24
    f7e6:	4313      	orrs	r3, r2
    f7e8:	d100      	bne.n	f7ec <LORAWAN_RxDone+0x534>
    f7ea:	e5b6      	b.n	f35a <LORAWAN_RxDone+0xa2>
    f7ec:	4a0d      	ldr	r2, [pc, #52]	; (f824 <LORAWAN_RxDone+0x56c>)
    f7ee:	2020      	movs	r0, #32
    f7f0:	0011      	movs	r1, r2
    f7f2:	316c      	adds	r1, #108	; 0x6c
    f7f4:	780b      	ldrb	r3, [r1, #0]
    f7f6:	4383      	bics	r3, r0
    f7f8:	700b      	strb	r3, [r1, #0]
    f7fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
    f7fc:	3808      	subs	r0, #8
    f7fe:	6653      	str	r3, [r2, #100]	; 0x64
    f800:	e765      	b.n	f6ce <LORAWAN_RxDone+0x416>
    f802:	9b07      	ldr	r3, [sp, #28]
    f804:	2b00      	cmp	r3, #0
    f806:	d02f      	beq.n	f868 <LORAWAN_RxDone+0x5b0>
    f808:	231a      	movs	r3, #26
    f80a:	aa06      	add	r2, sp, #24
    f80c:	189b      	adds	r3, r3, r2
    f80e:	781b      	ldrb	r3, [r3, #0]
    f810:	003a      	movs	r2, r7
    f812:	9905      	ldr	r1, [sp, #20]
    f814:	0038      	movs	r0, r7
    f816:	4c13      	ldr	r4, [pc, #76]	; (f864 <LORAWAN_RxDone+0x5ac>)
    f818:	47a0      	blx	r4
    f81a:	2001      	movs	r0, #1
    f81c:	e68e      	b.n	f53c <LORAWAN_RxDone+0x284>
    f81e:	46c0      	nop			; (mov r8, r8)
    f820:	000108d9 	.word	0x000108d9
    f824:	200021a8 	.word	0x200021a8
    f828:	0000ad0d 	.word	0x0000ad0d
    f82c:	0000cd79 	.word	0x0000cd79
    f830:	2000247c 	.word	0x2000247c
    f834:	0000e05d 	.word	0x0000e05d
    f838:	0000edf1 	.word	0x0000edf1
    f83c:	20002204 	.word	0x20002204
    f840:	200021ad 	.word	0x200021ad
    f844:	0000ffff 	.word	0x0000ffff
    f848:	00003fff 	.word	0x00003fff
    f84c:	0000cce1 	.word	0x0000cce1
    f850:	20002484 	.word	0x20002484
    f854:	00015c7d 	.word	0x00015c7d
    f858:	20000fd2 	.word	0x20000fd2
    f85c:	20002494 	.word	0x20002494
    f860:	000104f9 	.word	0x000104f9
    f864:	0001094d 	.word	0x0001094d
    f868:	466a      	mov	r2, sp
    f86a:	0023      	movs	r3, r4
    f86c:	7f12      	ldrb	r2, [r2, #28]
    f86e:	33bb      	adds	r3, #187	; 0xbb
    f870:	701a      	strb	r2, [r3, #0]
    f872:	797b      	ldrb	r3, [r7, #5]
    f874:	2b7f      	cmp	r3, #127	; 0x7f
    f876:	d908      	bls.n	f88a <LORAWAN_RxDone+0x5d2>
    f878:	2320      	movs	r3, #32
    f87a:	345c      	adds	r4, #92	; 0x5c
    f87c:	7822      	ldrb	r2, [r4, #0]
    f87e:	210b      	movs	r1, #11
    f880:	4313      	orrs	r3, r2
    f882:	7023      	strb	r3, [r4, #0]
    f884:	2001      	movs	r0, #1
    f886:	4bc8      	ldr	r3, [pc, #800]	; (fba8 <LORAWAN_RxDone+0x8f0>)
    f888:	4798      	blx	r3
    f88a:	797b      	ldrb	r3, [r7, #5]
    f88c:	4cc7      	ldr	r4, [pc, #796]	; (fbac <LORAWAN_RxDone+0x8f4>)
    f88e:	06db      	lsls	r3, r3, #27
    f890:	d505      	bpl.n	f89e <LORAWAN_RxDone+0x5e6>
    f892:	0022      	movs	r2, r4
    f894:	2308      	movs	r3, #8
    f896:	326c      	adds	r2, #108	; 0x6c
    f898:	7811      	ldrb	r1, [r2, #0]
    f89a:	430b      	orrs	r3, r1
    f89c:	7013      	strb	r3, [r2, #0]
    f89e:	797b      	ldrb	r3, [r7, #5]
    f8a0:	065b      	lsls	r3, r3, #25
    f8a2:	d505      	bpl.n	f8b0 <LORAWAN_RxDone+0x5f8>
    f8a4:	0022      	movs	r2, r4
    f8a6:	2310      	movs	r3, #16
    f8a8:	326c      	adds	r2, #108	; 0x6c
    f8aa:	7811      	ldrb	r1, [r2, #0]
    f8ac:	430b      	orrs	r3, r1
    f8ae:	7013      	strb	r3, [r2, #0]
    f8b0:	221f      	movs	r2, #31
    f8b2:	783b      	ldrb	r3, [r7, #0]
    f8b4:	4393      	bics	r3, r2
    f8b6:	2ba0      	cmp	r3, #160	; 0xa0
    f8b8:	d105      	bne.n	f8c6 <LORAWAN_RxDone+0x60e>
    f8ba:	0022      	movs	r2, r4
    f8bc:	326c      	adds	r2, #108	; 0x6c
    f8be:	7811      	ldrb	r1, [r2, #0]
    f8c0:	3b9e      	subs	r3, #158	; 0x9e
    f8c2:	430b      	orrs	r3, r1
    f8c4:	7013      	strb	r3, [r2, #0]
    f8c6:	7979      	ldrb	r1, [r7, #5]
    f8c8:	070b      	lsls	r3, r1, #28
    f8ca:	d100      	bne.n	f8ce <LORAWAN_RxDone+0x616>
    f8cc:	e0d0      	b.n	fa70 <LORAWAN_RxDone+0x7b8>
    f8ce:	0709      	lsls	r1, r1, #28
    f8d0:	0f09      	lsrs	r1, r1, #28
    f8d2:	187b      	adds	r3, r7, r1
    f8d4:	7a1b      	ldrb	r3, [r3, #8]
    f8d6:	2b00      	cmp	r3, #0
    f8d8:	d100      	bne.n	f8dc <LORAWAN_RxDone+0x624>
    f8da:	e0a0      	b.n	fa1e <LORAWAN_RxDone+0x766>
    f8dc:	0038      	movs	r0, r7
    f8de:	4bb4      	ldr	r3, [pc, #720]	; (fbb0 <LORAWAN_RxDone+0x8f8>)
    f8e0:	3008      	adds	r0, #8
    f8e2:	4798      	blx	r3
    f8e4:	2301      	movs	r3, #1
    f8e6:	0006      	movs	r6, r0
    f8e8:	9307      	str	r3, [sp, #28]
    f8ea:	7978      	ldrb	r0, [r7, #5]
    f8ec:	9905      	ldr	r1, [sp, #20]
    f8ee:	0702      	lsls	r2, r0, #28
    f8f0:	0f12      	lsrs	r2, r2, #28
    f8f2:	0013      	movs	r3, r2
    f8f4:	330c      	adds	r3, #12
    f8f6:	4299      	cmp	r1, r3
    f8f8:	d100      	bne.n	f8fc <LORAWAN_RxDone+0x644>
    f8fa:	e0e5      	b.n	fac8 <LORAWAN_RxDone+0x810>
    f8fc:	7833      	ldrb	r3, [r6, #0]
    f8fe:	1a89      	subs	r1, r1, r2
    f900:	b2c9      	uxtb	r1, r1
    f902:	9306      	str	r3, [sp, #24]
    f904:	000b      	movs	r3, r1
    f906:	3219      	adds	r2, #25
    f908:	3b0c      	subs	r3, #12
    f90a:	4694      	mov	ip, r2
    f90c:	9a06      	ldr	r2, [sp, #24]
    f90e:	b2db      	uxtb	r3, r3
    f910:	9305      	str	r3, [sp, #20]
    f912:	1c75      	adds	r5, r6, #1
    f914:	4ba5      	ldr	r3, [pc, #660]	; (fbac <LORAWAN_RxDone+0x8f4>)
    f916:	2a00      	cmp	r2, #0
    f918:	d100      	bne.n	f91c <LORAWAN_RxDone+0x664>
    f91a:	e0ac      	b.n	fa76 <LORAWAN_RxDone+0x7be>
    f91c:	681a      	ldr	r2, [r3, #0]
    f91e:	7918      	ldrb	r0, [r3, #4]
    f920:	0a14      	lsrs	r4, r2, #8
    f922:	4662      	mov	r2, ip
    f924:	0600      	lsls	r0, r0, #24
    f926:	4320      	orrs	r0, r4
    f928:	9003      	str	r0, [sp, #12]
    f92a:	9201      	str	r2, [sp, #4]
    f92c:	48a1      	ldr	r0, [pc, #644]	; (fbb4 <LORAWAN_RxDone+0x8fc>)
    f92e:	4aa2      	ldr	r2, [pc, #648]	; (fbb8 <LORAWAN_RxDone+0x900>)
    f930:	9002      	str	r0, [sp, #8]
    f932:	9200      	str	r2, [sp, #0]
    f934:	390d      	subs	r1, #13
    f936:	b2c9      	uxtb	r1, r1
    f938:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    f93a:	2201      	movs	r2, #1
    f93c:	0028      	movs	r0, r5
    f93e:	4c9f      	ldr	r4, [pc, #636]	; (fbbc <LORAWAN_RxDone+0x904>)
    f940:	47a0      	blx	r4
    f942:	4c9a      	ldr	r4, [pc, #616]	; (fbac <LORAWAN_RxDone+0x8f4>)
    f944:	2300      	movs	r3, #0
    f946:	0022      	movs	r2, r4
    f948:	32a2      	adds	r2, #162	; 0xa2
    f94a:	8013      	strh	r3, [r2, #0]
    f94c:	0022      	movs	r2, r4
    f94e:	32cd      	adds	r2, #205	; 0xcd
    f950:	7013      	strb	r3, [r2, #0]
    f952:	0022      	movs	r2, r4
    f954:	2110      	movs	r1, #16
    f956:	326c      	adds	r2, #108	; 0x6c
    f958:	7813      	ldrb	r3, [r2, #0]
    f95a:	438b      	bics	r3, r1
    f95c:	7013      	strb	r3, [r2, #0]
    f95e:	0023      	movs	r3, r4
    f960:	2201      	movs	r2, #1
    f962:	335c      	adds	r3, #92	; 0x5c
    f964:	7859      	ldrb	r1, [r3, #1]
    f966:	430a      	orrs	r2, r1
    f968:	705a      	strb	r2, [r3, #1]
    f96a:	220e      	movs	r2, #14
    f96c:	781b      	ldrb	r3, [r3, #0]
    f96e:	4013      	ands	r3, r2
    f970:	2b06      	cmp	r3, #6
    f972:	d109      	bne.n	f988 <LORAWAN_RxDone+0x6d0>
    f974:	0023      	movs	r3, r4
    f976:	33d4      	adds	r3, #212	; 0xd4
    f978:	781b      	ldrb	r3, [r3, #0]
    f97a:	2b01      	cmp	r3, #1
    f97c:	d104      	bne.n	f988 <LORAWAN_RxDone+0x6d0>
    f97e:	0023      	movs	r3, r4
    f980:	33c5      	adds	r3, #197	; 0xc5
    f982:	7818      	ldrb	r0, [r3, #0]
    f984:	4b8e      	ldr	r3, [pc, #568]	; (fbc0 <LORAWAN_RxDone+0x908>)
    f986:	4798      	blx	r3
    f988:	0025      	movs	r5, r4
    f98a:	2201      	movs	r2, #1
    f98c:	356c      	adds	r5, #108	; 0x6c
    f98e:	782b      	ldrb	r3, [r5, #0]
    f990:	4213      	tst	r3, r2
    f992:	d100      	bne.n	f996 <LORAWAN_RxDone+0x6de>
    f994:	e0da      	b.n	fb4c <LORAWAN_RxDone+0x894>
    f996:	797b      	ldrb	r3, [r7, #5]
    f998:	321f      	adds	r2, #31
    f99a:	4213      	tst	r3, r2
    f99c:	d100      	bne.n	f9a0 <LORAWAN_RxDone+0x6e8>
    f99e:	e0bb      	b.n	fb18 <LORAWAN_RxDone+0x860>
    f9a0:	4b88      	ldr	r3, [pc, #544]	; (fbc4 <LORAWAN_RxDone+0x90c>)
    f9a2:	4798      	blx	r3
    f9a4:	0023      	movs	r3, r4
    f9a6:	2101      	movs	r1, #1
    f9a8:	335c      	adds	r3, #92	; 0x5c
    f9aa:	785a      	ldrb	r2, [r3, #1]
    f9ac:	438a      	bics	r2, r1
    f9ae:	705a      	strb	r2, [r3, #1]
    f9b0:	9a06      	ldr	r2, [sp, #24]
    f9b2:	2a00      	cmp	r2, #0
    f9b4:	d100      	bne.n	f9b8 <LORAWAN_RxDone+0x700>
    f9b6:	e08f      	b.n	fad8 <LORAWAN_RxDone+0x820>
    f9b8:	9a05      	ldr	r2, [sp, #20]
    f9ba:	0031      	movs	r1, r6
    f9bc:	0038      	movs	r0, r7
    f9be:	4b82      	ldr	r3, [pc, #520]	; (fbc8 <LORAWAN_RxDone+0x910>)
    f9c0:	4798      	blx	r3
    f9c2:	4b82      	ldr	r3, [pc, #520]	; (fbcc <LORAWAN_RxDone+0x914>)
    f9c4:	4d79      	ldr	r5, [pc, #484]	; (fbac <LORAWAN_RxDone+0x8f4>)
    f9c6:	781b      	ldrb	r3, [r3, #0]
    f9c8:	06db      	lsls	r3, r3, #27
    f9ca:	d400      	bmi.n	f9ce <LORAWAN_RxDone+0x716>
    f9cc:	e15b      	b.n	fc86 <LORAWAN_RxDone+0x9ce>
    f9ce:	2220      	movs	r2, #32
    f9d0:	4b7f      	ldr	r3, [pc, #508]	; (fbd0 <LORAWAN_RxDone+0x918>)
    f9d2:	781b      	ldrb	r3, [r3, #0]
    f9d4:	401a      	ands	r2, r3
    f9d6:	9205      	str	r2, [sp, #20]
    f9d8:	d000      	beq.n	f9dc <LORAWAN_RxDone+0x724>
    f9da:	e154      	b.n	fc86 <LORAWAN_RxDone+0x9ce>
    f9dc:	320a      	adds	r2, #10
    f9de:	4213      	tst	r3, r2
    f9e0:	d100      	bne.n	f9e4 <LORAWAN_RxDone+0x72c>
    f9e2:	e150      	b.n	fc86 <LORAWAN_RxDone+0x9ce>
    f9e4:	002b      	movs	r3, r5
    f9e6:	33cc      	adds	r3, #204	; 0xcc
    f9e8:	781b      	ldrb	r3, [r3, #0]
    f9ea:	a90f      	add	r1, sp, #60	; 0x3c
    f9ec:	704b      	strb	r3, [r1, #1]
    f9ee:	002e      	movs	r6, r5
    f9f0:	2301      	movs	r3, #1
    f9f2:	36bf      	adds	r6, #191	; 0xbf
    f9f4:	700b      	strb	r3, [r1, #0]
    f9f6:	7833      	ldrb	r3, [r6, #0]
    f9f8:	aa0e      	add	r2, sp, #56	; 0x38
    f9fa:	2030      	movs	r0, #48	; 0x30
    f9fc:	4f75      	ldr	r7, [pc, #468]	; (fbd4 <LORAWAN_RxDone+0x91c>)
    f9fe:	708b      	strb	r3, [r1, #2]
    fa00:	47b8      	blx	r7
    fa02:	9006      	str	r0, [sp, #24]
    fa04:	2808      	cmp	r0, #8
    fa06:	d000      	beq.n	fa0a <LORAWAN_RxDone+0x752>
    fa08:	e0f4      	b.n	fbf4 <LORAWAN_RxDone+0x93c>
    fa0a:	4b73      	ldr	r3, [pc, #460]	; (fbd8 <LORAWAN_RxDone+0x920>)
    fa0c:	9805      	ldr	r0, [sp, #20]
    fa0e:	4798      	blx	r3
    fa10:	4b6f      	ldr	r3, [pc, #444]	; (fbd0 <LORAWAN_RxDone+0x918>)
    fa12:	9a06      	ldr	r2, [sp, #24]
    fa14:	781b      	ldrb	r3, [r3, #0]
    fa16:	4393      	bics	r3, r2
    fa18:	4a6d      	ldr	r2, [pc, #436]	; (fbd0 <LORAWAN_RxDone+0x918>)
    fa1a:	7013      	strb	r3, [r2, #0]
    fa1c:	e6fd      	b.n	f81a <LORAWAN_RxDone+0x562>
    fa1e:	0023      	movs	r3, r4
    fa20:	33d4      	adds	r3, #212	; 0xd4
    fa22:	781b      	ldrb	r3, [r3, #0]
    fa24:	2b01      	cmp	r3, #1
    fa26:	d108      	bne.n	fa3a <LORAWAN_RxDone+0x782>
    fa28:	0023      	movs	r3, r4
    fa2a:	220e      	movs	r2, #14
    fa2c:	335c      	adds	r3, #92	; 0x5c
    fa2e:	781b      	ldrb	r3, [r3, #0]
    fa30:	4013      	ands	r3, r2
    fa32:	2b06      	cmp	r3, #6
    fa34:	d101      	bne.n	fa3a <LORAWAN_RxDone+0x782>
    fa36:	4b69      	ldr	r3, [pc, #420]	; (fbdc <LORAWAN_RxDone+0x924>)
    fa38:	4798      	blx	r3
    fa3a:	4969      	ldr	r1, [pc, #420]	; (fbe0 <LORAWAN_RxDone+0x928>)
    fa3c:	784a      	ldrb	r2, [r1, #1]
    fa3e:	780b      	ldrb	r3, [r1, #0]
    fa40:	0212      	lsls	r2, r2, #8
    fa42:	431a      	orrs	r2, r3
    fa44:	788b      	ldrb	r3, [r1, #2]
    fa46:	041b      	lsls	r3, r3, #16
    fa48:	431a      	orrs	r2, r3
    fa4a:	78cb      	ldrb	r3, [r1, #3]
    fa4c:	061b      	lsls	r3, r3, #24
    fa4e:	4313      	orrs	r3, r2
    fa50:	d008      	beq.n	fa64 <LORAWAN_RxDone+0x7ac>
    fa52:	0022      	movs	r2, r4
    fa54:	2120      	movs	r1, #32
    fa56:	326c      	adds	r2, #108	; 0x6c
    fa58:	7813      	ldrb	r3, [r2, #0]
    fa5a:	201e      	movs	r0, #30
    fa5c:	438b      	bics	r3, r1
    fa5e:	7013      	strb	r3, [r2, #0]
    fa60:	4b60      	ldr	r3, [pc, #384]	; (fbe4 <LORAWAN_RxDone+0x92c>)
    fa62:	4798      	blx	r3
    fa64:	2300      	movs	r3, #0
    fa66:	34b8      	adds	r4, #184	; 0xb8
    fa68:	7023      	strb	r3, [r4, #0]
    fa6a:	4b5f      	ldr	r3, [pc, #380]	; (fbe8 <LORAWAN_RxDone+0x930>)
    fa6c:	4798      	blx	r3
    fa6e:	e6d4      	b.n	f81a <LORAWAN_RxDone+0x562>
    fa70:	003e      	movs	r6, r7
    fa72:	3608      	adds	r6, #8
    fa74:	e739      	b.n	f8ea <LORAWAN_RxDone+0x632>
    fa76:	9a05      	ldr	r2, [sp, #20]
    fa78:	2a00      	cmp	r2, #0
    fa7a:	d029      	beq.n	fad0 <LORAWAN_RxDone+0x818>
    fa7c:	0702      	lsls	r2, r0, #28
    fa7e:	d11d      	bne.n	fabc <LORAWAN_RxDone+0x804>
    fa80:	681a      	ldr	r2, [r3, #0]
    fa82:	390d      	subs	r1, #13
    fa84:	0a10      	lsrs	r0, r2, #8
    fa86:	4662      	mov	r2, ip
    fa88:	b2cc      	uxtb	r4, r1
    fa8a:	7919      	ldrb	r1, [r3, #4]
    fa8c:	9201      	str	r2, [sp, #4]
    fa8e:	0609      	lsls	r1, r1, #24
    fa90:	4301      	orrs	r1, r0
    fa92:	9103      	str	r1, [sp, #12]
    fa94:	4a55      	ldr	r2, [pc, #340]	; (fbec <LORAWAN_RxDone+0x934>)
    fa96:	4947      	ldr	r1, [pc, #284]	; (fbb4 <LORAWAN_RxDone+0x8fc>)
    fa98:	9200      	str	r2, [sp, #0]
    fa9a:	9102      	str	r1, [sp, #8]
    fa9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    fa9e:	2201      	movs	r2, #1
    faa0:	0021      	movs	r1, r4
    faa2:	0028      	movs	r0, r5
    faa4:	4e45      	ldr	r6, [pc, #276]	; (fbbc <LORAWAN_RxDone+0x904>)
    faa6:	47b0      	blx	r6
    faa8:	4b41      	ldr	r3, [pc, #260]	; (fbb0 <LORAWAN_RxDone+0x8f8>)
    faaa:	0021      	movs	r1, r4
    faac:	0028      	movs	r0, r5
    faae:	4798      	blx	r3
    fab0:	9b06      	ldr	r3, [sp, #24]
    fab2:	9e06      	ldr	r6, [sp, #24]
    fab4:	9305      	str	r3, [sp, #20]
    fab6:	2301      	movs	r3, #1
    fab8:	9307      	str	r3, [sp, #28]
    faba:	e742      	b.n	f942 <LORAWAN_RxDone+0x68a>
    fabc:	001a      	movs	r2, r3
    fabe:	32d4      	adds	r2, #212	; 0xd4
    fac0:	7812      	ldrb	r2, [r2, #0]
    fac2:	2a01      	cmp	r2, #1
    fac4:	d1b9      	bne.n	fa3a <LORAWAN_RxDone+0x782>
    fac6:	e7b0      	b.n	fa2a <LORAWAN_RxDone+0x772>
    fac8:	2600      	movs	r6, #0
    faca:	9606      	str	r6, [sp, #24]
    facc:	9605      	str	r6, [sp, #20]
    face:	e738      	b.n	f942 <LORAWAN_RxDone+0x68a>
    fad0:	9b05      	ldr	r3, [sp, #20]
    fad2:	9306      	str	r3, [sp, #24]
    fad4:	001e      	movs	r6, r3
    fad6:	e734      	b.n	f942 <LORAWAN_RxDone+0x68a>
    fad8:	2120      	movs	r1, #32
    fada:	782a      	ldrb	r2, [r5, #0]
    fadc:	438a      	bics	r2, r1
    fade:	702a      	strb	r2, [r5, #0]
    fae0:	0022      	movs	r2, r4
    fae2:	32d4      	adds	r2, #212	; 0xd4
    fae4:	7812      	ldrb	r2, [r2, #0]
    fae6:	2a01      	cmp	r2, #1
    fae8:	d10e      	bne.n	fb08 <LORAWAN_RxDone+0x850>
    faea:	781a      	ldrb	r2, [r3, #0]
    faec:	3912      	subs	r1, #18
    faee:	438a      	bics	r2, r1
    faf0:	701a      	strb	r2, [r3, #0]
    faf2:	23da      	movs	r3, #218	; 0xda
    faf4:	4a2d      	ldr	r2, [pc, #180]	; (fbac <LORAWAN_RxDone+0x8f4>)
    faf6:	005b      	lsls	r3, r3, #1
    faf8:	5cd3      	ldrb	r3, [r2, r3]
    fafa:	2b00      	cmp	r3, #0
    fafc:	d000      	beq.n	fb00 <LORAWAN_RxDone+0x848>
    fafe:	e760      	b.n	f9c2 <LORAWAN_RxDone+0x70a>
    fb00:	2008      	movs	r0, #8
    fb02:	4b38      	ldr	r3, [pc, #224]	; (fbe4 <LORAWAN_RxDone+0x92c>)
    fb04:	4798      	blx	r3
    fb06:	e75c      	b.n	f9c2 <LORAWAN_RxDone+0x70a>
    fb08:	2a04      	cmp	r2, #4
    fb0a:	d1f2      	bne.n	faf2 <LORAWAN_RxDone+0x83a>
    fb0c:	0023      	movs	r3, r4
    fb0e:	33c8      	adds	r3, #200	; 0xc8
    fb10:	7818      	ldrb	r0, [r3, #0]
    fb12:	4b2b      	ldr	r3, [pc, #172]	; (fbc0 <LORAWAN_RxDone+0x908>)
    fb14:	4798      	blx	r3
    fb16:	e7ec      	b.n	faf2 <LORAWAN_RxDone+0x83a>
    fb18:	9b07      	ldr	r3, [sp, #28]
    fb1a:	2b00      	cmp	r3, #0
    fb1c:	d013      	beq.n	fb46 <LORAWAN_RxDone+0x88e>
    fb1e:	0023      	movs	r3, r4
    fb20:	33d4      	adds	r3, #212	; 0xd4
    fb22:	781e      	ldrb	r6, [r3, #0]
    fb24:	2e01      	cmp	r6, #1
    fb26:	d10e      	bne.n	fb46 <LORAWAN_RxDone+0x88e>
    fb28:	4b26      	ldr	r3, [pc, #152]	; (fbc4 <LORAWAN_RxDone+0x90c>)
    fb2a:	4798      	blx	r3
    fb2c:	0022      	movs	r2, r4
    fb2e:	325c      	adds	r2, #92	; 0x5c
    fb30:	7853      	ldrb	r3, [r2, #1]
    fb32:	43b3      	bics	r3, r6
    fb34:	7053      	strb	r3, [r2, #1]
    fb36:	2220      	movs	r2, #32
    fb38:	782b      	ldrb	r3, [r5, #0]
    fb3a:	4393      	bics	r3, r2
    fb3c:	702b      	strb	r3, [r5, #0]
    fb3e:	23da      	movs	r3, #218	; 0xda
    fb40:	005b      	lsls	r3, r3, #1
    fb42:	5ce3      	ldrb	r3, [r4, r3]
    fb44:	e7d9      	b.n	fafa <LORAWAN_RxDone+0x842>
    fb46:	4b2a      	ldr	r3, [pc, #168]	; (fbf0 <LORAWAN_RxDone+0x938>)
    fb48:	4798      	blx	r3
    fb4a:	e73a      	b.n	f9c2 <LORAWAN_RxDone+0x70a>
    fb4c:	9a06      	ldr	r2, [sp, #24]
    fb4e:	2a00      	cmp	r2, #0
    fb50:	d00b      	beq.n	fb6a <LORAWAN_RxDone+0x8b2>
    fb52:	9a05      	ldr	r2, [sp, #20]
    fb54:	0031      	movs	r1, r6
    fb56:	0038      	movs	r0, r7
    fb58:	4b1b      	ldr	r3, [pc, #108]	; (fbc8 <LORAWAN_RxDone+0x910>)
    fb5a:	4798      	blx	r3
    fb5c:	0022      	movs	r2, r4
    fb5e:	2101      	movs	r1, #1
    fb60:	325c      	adds	r2, #92	; 0x5c
    fb62:	7853      	ldrb	r3, [r2, #1]
    fb64:	438b      	bics	r3, r1
    fb66:	7053      	strb	r3, [r2, #1]
    fb68:	e72b      	b.n	f9c2 <LORAWAN_RxDone+0x70a>
    fb6a:	2220      	movs	r2, #32
    fb6c:	4393      	bics	r3, r2
    fb6e:	702b      	strb	r3, [r5, #0]
    fb70:	0023      	movs	r3, r4
    fb72:	33d4      	adds	r3, #212	; 0xd4
    fb74:	781b      	ldrb	r3, [r3, #0]
    fb76:	2b01      	cmp	r3, #1
    fb78:	d10e      	bne.n	fb98 <LORAWAN_RxDone+0x8e0>
    fb7a:	0022      	movs	r2, r4
    fb7c:	210e      	movs	r1, #14
    fb7e:	325c      	adds	r2, #92	; 0x5c
    fb80:	7813      	ldrb	r3, [r2, #0]
    fb82:	438b      	bics	r3, r1
    fb84:	7013      	strb	r3, [r2, #0]
    fb86:	23da      	movs	r3, #218	; 0xda
    fb88:	005b      	lsls	r3, r3, #1
    fb8a:	5ce3      	ldrb	r3, [r4, r3]
    fb8c:	2b00      	cmp	r3, #0
    fb8e:	d1e5      	bne.n	fb5c <LORAWAN_RxDone+0x8a4>
    fb90:	2008      	movs	r0, #8
    fb92:	4b14      	ldr	r3, [pc, #80]	; (fbe4 <LORAWAN_RxDone+0x92c>)
    fb94:	4798      	blx	r3
    fb96:	e7e1      	b.n	fb5c <LORAWAN_RxDone+0x8a4>
    fb98:	2b04      	cmp	r3, #4
    fb9a:	d1f4      	bne.n	fb86 <LORAWAN_RxDone+0x8ce>
    fb9c:	0023      	movs	r3, r4
    fb9e:	33c8      	adds	r3, #200	; 0xc8
    fba0:	7818      	ldrb	r0, [r3, #0]
    fba2:	4b07      	ldr	r3, [pc, #28]	; (fbc0 <LORAWAN_RxDone+0x908>)
    fba4:	4798      	blx	r3
    fba6:	e7ee      	b.n	fb86 <LORAWAN_RxDone+0x8ce>
    fba8:	0000ad0d 	.word	0x0000ad0d
    fbac:	200021a8 	.word	0x200021a8
    fbb0:	0000f021 	.word	0x0000f021
    fbb4:	20002484 	.word	0x20002484
    fbb8:	200021bd 	.word	0x200021bd
    fbbc:	0000dcbd 	.word	0x0000dcbd
    fbc0:	0000bfb9 	.word	0x0000bfb9
    fbc4:	0000d289 	.word	0x0000d289
    fbc8:	0000e119 	.word	0x0000e119
    fbcc:	20002204 	.word	0x20002204
    fbd0:	20002214 	.word	0x20002214
    fbd4:	0000a925 	.word	0x0000a925
    fbd8:	0000cfbd 	.word	0x0000cfbd
    fbdc:	0000cd79 	.word	0x0000cd79
    fbe0:	2000247c 	.word	0x2000247c
    fbe4:	0000e05d 	.word	0x0000e05d
    fbe8:	0000edf1 	.word	0x0000edf1
    fbec:	200021ad 	.word	0x200021ad
    fbf0:	0000d215 	.word	0x0000d215
    fbf4:	35f0      	adds	r5, #240	; 0xf0
    fbf6:	782b      	ldrb	r3, [r5, #0]
    fbf8:	079a      	lsls	r2, r3, #30
    fbfa:	d521      	bpl.n	fc40 <LORAWAN_RxDone+0x988>
    fbfc:	aa10      	add	r2, sp, #64	; 0x40
    fbfe:	0031      	movs	r1, r6
    fc00:	2026      	movs	r0, #38	; 0x26
    fc02:	47b8      	blx	r7
    fc04:	9b10      	ldr	r3, [sp, #64]	; 0x40
    fc06:	1c5a      	adds	r2, r3, #1
    fc08:	d001      	beq.n	fc0e <LORAWAN_RxDone+0x956>
    fc0a:	3314      	adds	r3, #20
    fc0c:	9310      	str	r3, [sp, #64]	; 0x40
    fc0e:	0021      	movs	r1, r4
    fc10:	220e      	movs	r2, #14
    fc12:	315c      	adds	r1, #92	; 0x5c
    fc14:	780b      	ldrb	r3, [r1, #0]
    fc16:	4393      	bics	r3, r2
    fc18:	001a      	movs	r2, r3
    fc1a:	230c      	movs	r3, #12
    fc1c:	4313      	orrs	r3, r2
    fc1e:	700b      	strb	r3, [r1, #0]
    fc20:	23c0      	movs	r3, #192	; 0xc0
    fc22:	33ff      	adds	r3, #255	; 0xff
    fc24:	5ce3      	ldrb	r3, [r4, r3]
    fc26:	9a10      	ldr	r2, [sp, #64]	; 0x40
    fc28:	21fa      	movs	r1, #250	; 0xfa
    fc2a:	1ad3      	subs	r3, r2, r3
    fc2c:	2200      	movs	r2, #0
    fc2e:	0089      	lsls	r1, r1, #2
    fc30:	4359      	muls	r1, r3
    fc32:	34c6      	adds	r4, #198	; 0xc6
    fc34:	4b31      	ldr	r3, [pc, #196]	; (fcfc <LORAWAN_RxDone+0xa44>)
    fc36:	7820      	ldrb	r0, [r4, #0]
    fc38:	9200      	str	r2, [sp, #0]
    fc3a:	4c31      	ldr	r4, [pc, #196]	; (fd00 <LORAWAN_RxDone+0xa48>)
    fc3c:	47a0      	blx	r4
    fc3e:	e5ec      	b.n	f81a <LORAWAN_RxDone+0x562>
    fc40:	075b      	lsls	r3, r3, #29
    fc42:	d400      	bmi.n	fc46 <LORAWAN_RxDone+0x98e>
    fc44:	e5e9      	b.n	f81a <LORAWAN_RxDone+0x562>
    fc46:	aa10      	add	r2, sp, #64	; 0x40
    fc48:	0031      	movs	r1, r6
    fc4a:	2033      	movs	r0, #51	; 0x33
    fc4c:	47b8      	blx	r7
    fc4e:	220e      	movs	r2, #14
    fc50:	4b2c      	ldr	r3, [pc, #176]	; (fd04 <LORAWAN_RxDone+0xa4c>)
    fc52:	781b      	ldrb	r3, [r3, #0]
    fc54:	4393      	bics	r3, r2
    fc56:	001a      	movs	r2, r3
    fc58:	230c      	movs	r3, #12
    fc5a:	4313      	orrs	r3, r2
    fc5c:	4a29      	ldr	r2, [pc, #164]	; (fd04 <LORAWAN_RxDone+0xa4c>)
    fc5e:	7013      	strb	r3, [r2, #0]
    fc60:	9b10      	ldr	r3, [sp, #64]	; 0x40
    fc62:	1c5a      	adds	r2, r3, #1
    fc64:	d001      	beq.n	fc6a <LORAWAN_RxDone+0x9b2>
    fc66:	3301      	adds	r3, #1
    fc68:	9310      	str	r3, [sp, #64]	; 0x40
    fc6a:	23c0      	movs	r3, #192	; 0xc0
    fc6c:	33ff      	adds	r3, #255	; 0xff
    fc6e:	5ce3      	ldrb	r3, [r4, r3]
    fc70:	9a10      	ldr	r2, [sp, #64]	; 0x40
    fc72:	21fa      	movs	r1, #250	; 0xfa
    fc74:	1ad3      	subs	r3, r2, r3
    fc76:	2200      	movs	r2, #0
    fc78:	0089      	lsls	r1, r1, #2
    fc7a:	34c9      	adds	r4, #201	; 0xc9
    fc7c:	4359      	muls	r1, r3
    fc7e:	7820      	ldrb	r0, [r4, #0]
    fc80:	4b21      	ldr	r3, [pc, #132]	; (fd08 <LORAWAN_RxDone+0xa50>)
    fc82:	9200      	str	r2, [sp, #0]
    fc84:	e7d9      	b.n	fc3a <LORAWAN_RxDone+0x982>
    fc86:	35d4      	adds	r5, #212	; 0xd4
    fc88:	782b      	ldrb	r3, [r5, #0]
    fc8a:	2b04      	cmp	r3, #4
    fc8c:	d000      	beq.n	fc90 <LORAWAN_RxDone+0x9d8>
    fc8e:	e5c4      	b.n	f81a <LORAWAN_RxDone+0x562>
    fc90:	0038      	movs	r0, r7
    fc92:	4b1e      	ldr	r3, [pc, #120]	; (fd0c <LORAWAN_RxDone+0xa54>)
    fc94:	4798      	blx	r3
    fc96:	e5c0      	b.n	f81a <LORAWAN_RxDone+0x562>
    fc98:	220e      	movs	r2, #14
    fc9a:	4013      	ands	r3, r2
    fc9c:	2b0a      	cmp	r3, #10
    fc9e:	d008      	beq.n	fcb2 <LORAWAN_RxDone+0x9fa>
    fca0:	2b06      	cmp	r3, #6
    fca2:	d000      	beq.n	fca6 <LORAWAN_RxDone+0x9ee>
    fca4:	e506      	b.n	f6b4 <LORAWAN_RxDone+0x3fc>
    fca6:	0023      	movs	r3, r4
    fca8:	33d0      	adds	r3, #208	; 0xd0
    fcaa:	781b      	ldrb	r3, [r3, #0]
    fcac:	2b00      	cmp	r3, #0
    fcae:	d100      	bne.n	fcb2 <LORAWAN_RxDone+0x9fa>
    fcb0:	e500      	b.n	f6b4 <LORAWAN_RxDone+0x3fc>
    fcb2:	2220      	movs	r2, #32
    fcb4:	346c      	adds	r4, #108	; 0x6c
    fcb6:	7823      	ldrb	r3, [r4, #0]
    fcb8:	2019      	movs	r0, #25
    fcba:	4393      	bics	r3, r2
    fcbc:	7023      	strb	r3, [r4, #0]
    fcbe:	e506      	b.n	f6ce <LORAWAN_RxDone+0x416>
    fcc0:	4913      	ldr	r1, [pc, #76]	; (fd10 <LORAWAN_RxDone+0xa58>)
    fcc2:	784a      	ldrb	r2, [r1, #1]
    fcc4:	780b      	ldrb	r3, [r1, #0]
    fcc6:	0212      	lsls	r2, r2, #8
    fcc8:	431a      	orrs	r2, r3
    fcca:	788b      	ldrb	r3, [r1, #2]
    fccc:	041b      	lsls	r3, r3, #16
    fcce:	431a      	orrs	r2, r3
    fcd0:	78cb      	ldrb	r3, [r1, #3]
    fcd2:	061b      	lsls	r3, r3, #24
    fcd4:	4313      	orrs	r3, r2
    fcd6:	d100      	bne.n	fcda <LORAWAN_RxDone+0xa22>
    fcd8:	e59f      	b.n	f81a <LORAWAN_RxDone+0x562>
    fcda:	4b0e      	ldr	r3, [pc, #56]	; (fd14 <LORAWAN_RxDone+0xa5c>)
    fcdc:	4c0e      	ldr	r4, [pc, #56]	; (fd18 <LORAWAN_RxDone+0xa60>)
    fcde:	781b      	ldrb	r3, [r3, #0]
    fce0:	2b10      	cmp	r3, #16
    fce2:	d105      	bne.n	fcf0 <LORAWAN_RxDone+0xa38>
    fce4:	0001      	movs	r1, r0
    fce6:	2000      	movs	r0, #0
    fce8:	9a05      	ldr	r2, [sp, #20]
    fcea:	3b0c      	subs	r3, #12
    fcec:	47a0      	blx	r4
    fcee:	e594      	b.n	f81a <LORAWAN_RxDone+0x562>
    fcf0:	2300      	movs	r3, #0
    fcf2:	0001      	movs	r1, r0
    fcf4:	9a05      	ldr	r2, [sp, #20]
    fcf6:	0018      	movs	r0, r3
    fcf8:	e7f8      	b.n	fcec <LORAWAN_RxDone+0xa34>
    fcfa:	46c0      	nop			; (mov r8, r8)
    fcfc:	0000d0b1 	.word	0x0000d0b1
    fd00:	0000bcad 	.word	0x0000bcad
    fd04:	20002204 	.word	0x20002204
    fd08:	0000da89 	.word	0x0000da89
    fd0c:	000106d5 	.word	0x000106d5
    fd10:	2000247c 	.word	0x2000247c
    fd14:	20002368 	.word	0x20002368
    fd18:	0000e0c1 	.word	0x0000e0c1

0000fd1c <LorawanSetEdClass>:
    fd1c:	23da      	movs	r3, #218	; 0xda
    fd1e:	b537      	push	{r0, r1, r2, r4, r5, lr}
    fd20:	4d19      	ldr	r5, [pc, #100]	; (fd88 <LorawanSetEdClass+0x6c>)
    fd22:	005b      	lsls	r3, r3, #1
    fd24:	5ceb      	ldrb	r3, [r5, r3]
    fd26:	0004      	movs	r4, r0
    fd28:	2011      	movs	r0, #17
    fd2a:	2b00      	cmp	r3, #0
    fd2c:	d013      	beq.n	fd56 <LorawanSetEdClass+0x3a>
    fd2e:	002b      	movs	r3, r5
    fd30:	33d5      	adds	r3, #213	; 0xd5
    fd32:	781b      	ldrb	r3, [r3, #0]
    fd34:	3807      	subs	r0, #7
    fd36:	4223      	tst	r3, r4
    fd38:	d00d      	beq.n	fd56 <LorawanSetEdClass+0x3a>
    fd3a:	002b      	movs	r3, r5
    fd3c:	33d4      	adds	r3, #212	; 0xd4
    fd3e:	7819      	ldrb	r1, [r3, #0]
    fd40:	428c      	cmp	r4, r1
    fd42:	d007      	beq.n	fd54 <LorawanSetEdClass+0x38>
    fd44:	2901      	cmp	r1, #1
    fd46:	d107      	bne.n	fd58 <LorawanSetEdClass+0x3c>
    fd48:	2c04      	cmp	r4, #4
    fd4a:	d104      	bne.n	fd56 <LorawanSetEdClass+0x3a>
    fd4c:	701c      	strb	r4, [r3, #0]
    fd4e:	2000      	movs	r0, #0
    fd50:	4b0e      	ldr	r3, [pc, #56]	; (fd8c <LorawanSetEdClass+0x70>)
    fd52:	4798      	blx	r3
    fd54:	2008      	movs	r0, #8
    fd56:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    fd58:	2904      	cmp	r1, #4
    fd5a:	d1fc      	bne.n	fd56 <LorawanSetEdClass+0x3a>
    fd5c:	2c01      	cmp	r4, #1
    fd5e:	d1fa      	bne.n	fd56 <LorawanSetEdClass+0x3a>
    fd60:	701c      	strb	r4, [r3, #0]
    fd62:	0021      	movs	r1, r4
    fd64:	4b09      	ldr	r3, [pc, #36]	; (fd8c <LorawanSetEdClass+0x70>)
    fd66:	2000      	movs	r0, #0
    fd68:	4798      	blx	r3
    fd6a:	002a      	movs	r2, r5
    fd6c:	210e      	movs	r1, #14
    fd6e:	325c      	adds	r2, #92	; 0x5c
    fd70:	7813      	ldrb	r3, [r2, #0]
    fd72:	a801      	add	r0, sp, #4
    fd74:	438b      	bics	r3, r1
    fd76:	7013      	strb	r3, [r2, #0]
    fd78:	35fc      	adds	r5, #252	; 0xfc
    fd7a:	4b05      	ldr	r3, [pc, #20]	; (fd90 <LorawanSetEdClass+0x74>)
    fd7c:	7004      	strb	r4, [r0, #0]
    fd7e:	4798      	blx	r3
    fd80:	7828      	ldrb	r0, [r5, #0]
    fd82:	4b04      	ldr	r3, [pc, #16]	; (fd94 <LorawanSetEdClass+0x78>)
    fd84:	4798      	blx	r3
    fd86:	e7e5      	b.n	fd54 <LorawanSetEdClass+0x38>
    fd88:	200021a8 	.word	0x200021a8
    fd8c:	0000ad0d 	.word	0x0000ad0d
    fd90:	000120f5 	.word	0x000120f5
    fd94:	0000bfb9 	.word	0x0000bfb9

0000fd98 <LORAWAN_SetAttr>:
    fd98:	22da      	movs	r2, #218	; 0xda
    fd9a:	b573      	push	{r0, r1, r4, r5, r6, lr}
    fd9c:	4cc0      	ldr	r4, [pc, #768]	; (100a0 <LORAWAN_SetAttr+0x308>)
    fd9e:	0052      	lsls	r2, r2, #1
    fda0:	5ca2      	ldrb	r2, [r4, r2]
    fda2:	000b      	movs	r3, r1
    fda4:	2511      	movs	r5, #17
    fda6:	2a00      	cmp	r2, #0
    fda8:	d04f      	beq.n	fe4a <LORAWAN_SetAttr+0xb2>
    fdaa:	282e      	cmp	r0, #46	; 0x2e
    fdac:	d860      	bhi.n	fe70 <LORAWAN_SetAttr+0xd8>
    fdae:	f002 fe67 	bl	12a80 <__gnu_thumb1_case_uhi>
    fdb2:	002f      	.short	0x002f
    fdb4:	009b007e 	.word	0x009b007e
    fdb8:	00ac00da 	.word	0x00ac00da
    fdbc:	00f800c8 	.word	0x00f800c8
    fdc0:	01310111 	.word	0x01310111
    fdc4:	01490143 	.word	0x01490143
    fdc8:	015e0155 	.word	0x015e0155
    fdcc:	01860181 	.word	0x01860181
    fdd0:	0190018b 	.word	0x0190018b
    fdd4:	019a0195 	.word	0x019a0195
    fdd8:	01a4019f 	.word	0x01a4019f
    fddc:	01ab01c6 	.word	0x01ab01c6
    fde0:	01cf01a8 	.word	0x01cf01a8
    fde4:	01c101cb 	.word	0x01c101cb
    fde8:	01b701bd 	.word	0x01b701bd
    fdec:	005f005f 	.word	0x005f005f
    fdf0:	005f016f 	.word	0x005f016f
    fdf4:	005f005f 	.word	0x005f005f
    fdf8:	005f005f 	.word	0x005f005f
    fdfc:	01d3005f 	.word	0x01d3005f
    fe00:	01d6004e 	.word	0x01d6004e
    fe04:	01e001e4 	.word	0x01e001e4
    fe08:	005f01db 	.word	0x005f01db
    fe0c:	020801e8 	.word	0x020801e8
    fe10:	250a      	movs	r5, #10
    fe12:	2900      	cmp	r1, #0
    fe14:	d019      	beq.n	fe4a <LORAWAN_SetAttr+0xb2>
    fe16:	0020      	movs	r0, r4
    fe18:	2208      	movs	r2, #8
    fe1a:	4ba2      	ldr	r3, [pc, #648]	; (100a4 <LORAWAN_SetAttr+0x30c>)
    fe1c:	303d      	adds	r0, #61	; 0x3d
    fe1e:	4798      	blx	r3
    fe20:	4ea1      	ldr	r6, [pc, #644]	; (100a8 <LORAWAN_SetAttr+0x310>)
    fe22:	2108      	movs	r1, #8
    fe24:	2001      	movs	r0, #1
    fe26:	47b0      	blx	r6
    fe28:	0022      	movs	r2, r4
    fe2a:	32b6      	adds	r2, #182	; 0xb6
    fe2c:	7813      	ldrb	r3, [r2, #0]
    fe2e:	3d09      	subs	r5, #9
    fe30:	432b      	orrs	r3, r5
    fe32:	2109      	movs	r1, #9
    fe34:	0028      	movs	r0, r5
    fe36:	345c      	adds	r4, #92	; 0x5c
    fe38:	7013      	strb	r3, [r2, #0]
    fe3a:	47b0      	blx	r6
    fe3c:	7823      	ldrb	r3, [r4, #0]
    fe3e:	0028      	movs	r0, r5
    fe40:	43ab      	bics	r3, r5
    fe42:	210b      	movs	r1, #11
    fe44:	7023      	strb	r3, [r4, #0]
    fe46:	47b0      	blx	r6
    fe48:	3507      	adds	r5, #7
    fe4a:	0028      	movs	r0, r5
    fe4c:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    fe4e:	0022      	movs	r2, r4
    fe50:	32f0      	adds	r2, #240	; 0xf0
    fe52:	7812      	ldrb	r2, [r2, #0]
    fe54:	250a      	movs	r5, #10
    fe56:	0752      	lsls	r2, r2, #29
    fe58:	d5f7      	bpl.n	fe4a <LORAWAN_SetAttr+0xb2>
    fe5a:	79c9      	ldrb	r1, [r1, #7]
    fe5c:	4a93      	ldr	r2, [pc, #588]	; (100ac <LORAWAN_SetAttr+0x314>)
    fe5e:	2900      	cmp	r1, #0
    fe60:	d111      	bne.n	fe86 <LORAWAN_SetAttr+0xee>
    fe62:	466b      	mov	r3, sp
    fe64:	201d      	movs	r0, #29
    fe66:	7159      	strb	r1, [r3, #5]
    fe68:	4669      	mov	r1, sp
    fe6a:	4790      	blx	r2
    fe6c:	2800      	cmp	r0, #0
    fe6e:	d001      	beq.n	fe74 <LORAWAN_SetAttr+0xdc>
    fe70:	250a      	movs	r5, #10
    fe72:	e7ea      	b.n	fe4a <LORAWAN_SetAttr+0xb2>
    fe74:	0023      	movs	r3, r4
    fe76:	2109      	movs	r1, #9
    fe78:	33f4      	adds	r3, #244	; 0xf4
    fe7a:	34f2      	adds	r4, #242	; 0xf2
    fe7c:	8018      	strh	r0, [r3, #0]
    fe7e:	8020      	strh	r0, [r4, #0]
    fe80:	4b89      	ldr	r3, [pc, #548]	; (100a8 <LORAWAN_SetAttr+0x310>)
    fe82:	4798      	blx	r3
    fe84:	e011      	b.n	feaa <LORAWAN_SetAttr+0x112>
    fe86:	466e      	mov	r6, sp
    fe88:	2502      	movs	r5, #2
    fe8a:	5f59      	ldrsh	r1, [r3, r5]
    fe8c:	8818      	ldrh	r0, [r3, #0]
    fe8e:	889d      	ldrh	r5, [r3, #4]
    fe90:	799b      	ldrb	r3, [r3, #6]
    fe92:	8030      	strh	r0, [r6, #0]
    fe94:	7133      	strb	r3, [r6, #4]
    fe96:	2301      	movs	r3, #1
    fe98:	8071      	strh	r1, [r6, #2]
    fe9a:	201d      	movs	r0, #29
    fe9c:	4669      	mov	r1, sp
    fe9e:	7173      	strb	r3, [r6, #5]
    fea0:	4790      	blx	r2
    fea2:	2800      	cmp	r0, #0
    fea4:	d1e4      	bne.n	fe70 <LORAWAN_SetAttr+0xd8>
    fea6:	34f4      	adds	r4, #244	; 0xf4
    fea8:	8025      	strh	r5, [r4, #0]
    feaa:	2508      	movs	r5, #8
    feac:	e7cd      	b.n	fe4a <LORAWAN_SetAttr+0xb2>
    feae:	250a      	movs	r5, #10
    feb0:	2900      	cmp	r1, #0
    feb2:	d0ca      	beq.n	fe4a <LORAWAN_SetAttr+0xb2>
    feb4:	0020      	movs	r0, r4
    feb6:	2208      	movs	r2, #8
    feb8:	4b7a      	ldr	r3, [pc, #488]	; (100a4 <LORAWAN_SetAttr+0x30c>)
    feba:	3035      	adds	r0, #53	; 0x35
    febc:	4798      	blx	r3
    febe:	2107      	movs	r1, #7
    fec0:	2001      	movs	r0, #1
    fec2:	4d79      	ldr	r5, [pc, #484]	; (100a8 <LORAWAN_SetAttr+0x310>)
    fec4:	47a8      	blx	r5
    fec6:	0022      	movs	r2, r4
    fec8:	2302      	movs	r3, #2
    feca:	32b6      	adds	r2, #182	; 0xb6
    fecc:	7811      	ldrb	r1, [r2, #0]
    fece:	430b      	orrs	r3, r1
    fed0:	7013      	strb	r3, [r2, #0]
    fed2:	2109      	movs	r1, #9
    fed4:	2001      	movs	r0, #1
    fed6:	47a8      	blx	r5
    fed8:	2001      	movs	r0, #1
    feda:	210b      	movs	r1, #11
    fedc:	345c      	adds	r4, #92	; 0x5c
    fede:	7823      	ldrb	r3, [r4, #0]
    fee0:	4383      	bics	r3, r0
    fee2:	7023      	strb	r3, [r4, #0]
    fee4:	47a8      	blx	r5
    fee6:	e7e0      	b.n	feaa <LORAWAN_SetAttr+0x112>
    fee8:	680b      	ldr	r3, [r1, #0]
    feea:	2001      	movs	r0, #1
    feec:	0a19      	lsrs	r1, r3, #8
    feee:	70a1      	strb	r1, [r4, #2]
    fef0:	0c19      	lsrs	r1, r3, #16
    fef2:	7063      	strb	r3, [r4, #1]
    fef4:	70e1      	strb	r1, [r4, #3]
    fef6:	0e1b      	lsrs	r3, r3, #24
    fef8:	2103      	movs	r1, #3
    fefa:	4d6b      	ldr	r5, [pc, #428]	; (100a8 <LORAWAN_SetAttr+0x310>)
    fefc:	7123      	strb	r3, [r4, #4]
    fefe:	47a8      	blx	r5
    ff00:	0022      	movs	r2, r4
    ff02:	32b6      	adds	r2, #182	; 0xb6
    ff04:	7811      	ldrb	r1, [r2, #0]
    ff06:	2304      	movs	r3, #4
    ff08:	e7e1      	b.n	fece <LORAWAN_SetAttr+0x136>
    ff0a:	250a      	movs	r5, #10
    ff0c:	2900      	cmp	r1, #0
    ff0e:	d09c      	beq.n	fe4a <LORAWAN_SetAttr+0xb2>
    ff10:	3506      	adds	r5, #6
    ff12:	002a      	movs	r2, r5
    ff14:	4b63      	ldr	r3, [pc, #396]	; (100a4 <LORAWAN_SetAttr+0x30c>)
    ff16:	1d60      	adds	r0, r4, #5
    ff18:	4798      	blx	r3
    ff1a:	4e63      	ldr	r6, [pc, #396]	; (100a8 <LORAWAN_SetAttr+0x310>)
    ff1c:	2104      	movs	r1, #4
    ff1e:	2001      	movs	r0, #1
    ff20:	47b0      	blx	r6
    ff22:	0023      	movs	r3, r4
    ff24:	33b6      	adds	r3, #182	; 0xb6
    ff26:	781a      	ldrb	r2, [r3, #0]
    ff28:	2109      	movs	r1, #9
    ff2a:	4315      	orrs	r5, r2
    ff2c:	2001      	movs	r0, #1
    ff2e:	701d      	strb	r5, [r3, #0]
    ff30:	47b0      	blx	r6
    ff32:	2001      	movs	r0, #1
    ff34:	345c      	adds	r4, #92	; 0x5c
    ff36:	7823      	ldrb	r3, [r4, #0]
    ff38:	210b      	movs	r1, #11
    ff3a:	4383      	bics	r3, r0
    ff3c:	7023      	strb	r3, [r4, #0]
    ff3e:	47b0      	blx	r6
    ff40:	e7b3      	b.n	feaa <LORAWAN_SetAttr+0x112>
    ff42:	250a      	movs	r5, #10
    ff44:	2900      	cmp	r1, #0
    ff46:	d100      	bne.n	ff4a <LORAWAN_SetAttr+0x1b2>
    ff48:	e77f      	b.n	fe4a <LORAWAN_SetAttr+0xb2>
    ff4a:	0020      	movs	r0, r4
    ff4c:	2210      	movs	r2, #16
    ff4e:	4b55      	ldr	r3, [pc, #340]	; (100a4 <LORAWAN_SetAttr+0x30c>)
    ff50:	3015      	adds	r0, #21
    ff52:	4798      	blx	r3
    ff54:	2105      	movs	r1, #5
    ff56:	2001      	movs	r0, #1
    ff58:	4d53      	ldr	r5, [pc, #332]	; (100a8 <LORAWAN_SetAttr+0x310>)
    ff5a:	47a8      	blx	r5
    ff5c:	0022      	movs	r2, r4
    ff5e:	32b6      	adds	r2, #182	; 0xb6
    ff60:	7811      	ldrb	r1, [r2, #0]
    ff62:	2320      	movs	r3, #32
    ff64:	e7b3      	b.n	fece <LORAWAN_SetAttr+0x136>
    ff66:	250a      	movs	r5, #10
    ff68:	2900      	cmp	r1, #0
    ff6a:	d100      	bne.n	ff6e <LORAWAN_SetAttr+0x1d6>
    ff6c:	e76d      	b.n	fe4a <LORAWAN_SetAttr+0xb2>
    ff6e:	0020      	movs	r0, r4
    ff70:	2210      	movs	r2, #16
    ff72:	4b4c      	ldr	r3, [pc, #304]	; (100a4 <LORAWAN_SetAttr+0x30c>)
    ff74:	3025      	adds	r0, #37	; 0x25
    ff76:	4798      	blx	r3
    ff78:	4e4b      	ldr	r6, [pc, #300]	; (100a8 <LORAWAN_SetAttr+0x310>)
    ff7a:	2106      	movs	r1, #6
    ff7c:	2001      	movs	r0, #1
    ff7e:	47b0      	blx	r6
    ff80:	0022      	movs	r2, r4
    ff82:	32b6      	adds	r2, #182	; 0xb6
    ff84:	7813      	ldrb	r3, [r2, #0]
    ff86:	3d02      	subs	r5, #2
    ff88:	432b      	orrs	r3, r5
    ff8a:	2109      	movs	r1, #9
    ff8c:	2001      	movs	r0, #1
    ff8e:	7013      	strb	r3, [r2, #0]
    ff90:	47b0      	blx	r6
    ff92:	2001      	movs	r0, #1
    ff94:	345c      	adds	r4, #92	; 0x5c
    ff96:	7823      	ldrb	r3, [r4, #0]
    ff98:	210b      	movs	r1, #11
    ff9a:	4383      	bics	r3, r0
    ff9c:	7023      	strb	r3, [r4, #0]
    ff9e:	47b0      	blx	r6
    ffa0:	e753      	b.n	fe4a <LORAWAN_SetAttr+0xb2>
    ffa2:	780b      	ldrb	r3, [r1, #0]
    ffa4:	2001      	movs	r0, #1
    ffa6:	0021      	movs	r1, r4
    ffa8:	2520      	movs	r5, #32
    ffaa:	315c      	adds	r1, #92	; 0x5c
    ffac:	4003      	ands	r3, r0
    ffae:	015a      	lsls	r2, r3, #5
    ffb0:	780b      	ldrb	r3, [r1, #0]
    ffb2:	43ab      	bics	r3, r5
    ffb4:	4313      	orrs	r3, r2
    ffb6:	700b      	strb	r3, [r1, #0]
    ffb8:	0023      	movs	r3, r4
    ffba:	2200      	movs	r2, #0
    ffbc:	33a2      	adds	r3, #162	; 0xa2
    ffbe:	346c      	adds	r4, #108	; 0x6c
    ffc0:	801a      	strh	r2, [r3, #0]
    ffc2:	7823      	ldrb	r3, [r4, #0]
    ffc4:	3210      	adds	r2, #16
    ffc6:	4393      	bics	r3, r2
    ffc8:	7023      	strb	r3, [r4, #0]
    ffca:	210b      	movs	r1, #11
    ffcc:	4b36      	ldr	r3, [pc, #216]	; (100a8 <LORAWAN_SetAttr+0x310>)
    ffce:	4798      	blx	r3
    ffd0:	3d18      	subs	r5, #24
    ffd2:	e73a      	b.n	fe4a <LORAWAN_SetAttr+0xb2>
    ffd4:	466a      	mov	r2, sp
    ffd6:	780b      	ldrb	r3, [r1, #0]
    ffd8:	7013      	strb	r3, [r2, #0]
    ffda:	0022      	movs	r2, r4
    ffdc:	32ca      	adds	r2, #202	; 0xca
    ffde:	7812      	ldrb	r2, [r2, #0]
    ffe0:	429a      	cmp	r2, r3
    ffe2:	d900      	bls.n	ffe6 <LORAWAN_SetAttr+0x24e>
    ffe4:	e744      	b.n	fe70 <LORAWAN_SetAttr+0xd8>
    ffe6:	0022      	movs	r2, r4
    ffe8:	32cb      	adds	r2, #203	; 0xcb
    ffea:	7812      	ldrb	r2, [r2, #0]
    ffec:	429a      	cmp	r2, r3
    ffee:	d200      	bcs.n	fff2 <LORAWAN_SetAttr+0x25a>
    fff0:	e73e      	b.n	fe70 <LORAWAN_SetAttr+0xd8>
    fff2:	4669      	mov	r1, sp
    fff4:	2010      	movs	r0, #16
    fff6:	4b2e      	ldr	r3, [pc, #184]	; (100b0 <LORAWAN_SetAttr+0x318>)
    fff8:	4798      	blx	r3
    fffa:	0005      	movs	r5, r0
    fffc:	2808      	cmp	r0, #8
    fffe:	d000      	beq.n	10002 <LORAWAN_SetAttr+0x26a>
   10000:	e736      	b.n	fe70 <LORAWAN_SetAttr+0xd8>
   10002:	466b      	mov	r3, sp
   10004:	210c      	movs	r1, #12
   10006:	2001      	movs	r0, #1
   10008:	781b      	ldrb	r3, [r3, #0]
   1000a:	34bf      	adds	r4, #191	; 0xbf
   1000c:	7023      	strb	r3, [r4, #0]
   1000e:	4b26      	ldr	r3, [pc, #152]	; (100a8 <LORAWAN_SetAttr+0x310>)
   10010:	4798      	blx	r3
   10012:	e71a      	b.n	fe4a <LORAWAN_SetAttr+0xb2>
   10014:	466a      	mov	r2, sp
   10016:	780b      	ldrb	r3, [r1, #0]
   10018:	201d      	movs	r0, #29
   1001a:	7013      	strb	r3, [r2, #0]
   1001c:	4669      	mov	r1, sp
   1001e:	4b24      	ldr	r3, [pc, #144]	; (100b0 <LORAWAN_SetAttr+0x318>)
   10020:	4798      	blx	r3
   10022:	0005      	movs	r5, r0
   10024:	2808      	cmp	r0, #8
   10026:	d000      	beq.n	1002a <LORAWAN_SetAttr+0x292>
   10028:	e722      	b.n	fe70 <LORAWAN_SetAttr+0xd8>
   1002a:	466b      	mov	r3, sp
   1002c:	781b      	ldrb	r3, [r3, #0]
   1002e:	34c1      	adds	r4, #193	; 0xc1
   10030:	7023      	strb	r3, [r4, #0]
   10032:	210a      	movs	r1, #10
   10034:	2000      	movs	r0, #0
   10036:	e7ea      	b.n	1000e <LORAWAN_SetAttr+0x276>
   10038:	780b      	ldrb	r3, [r1, #0]
   1003a:	2103      	movs	r1, #3
   1003c:	34d7      	adds	r4, #215	; 0xd7
   1003e:	7023      	strb	r3, [r4, #0]
   10040:	2000      	movs	r0, #0
   10042:	e71d      	b.n	fe80 <LORAWAN_SetAttr+0xe8>
   10044:	680b      	ldr	r3, [r1, #0]
   10046:	250a      	movs	r5, #10
   10048:	1c5a      	adds	r2, r3, #1
   1004a:	d100      	bne.n	1004e <LORAWAN_SetAttr+0x2b6>
   1004c:	e6fd      	b.n	fe4a <LORAWAN_SetAttr+0xb2>
   1004e:	2116      	movs	r1, #22
   10050:	2000      	movs	r0, #0
   10052:	6623      	str	r3, [r4, #96]	; 0x60
   10054:	4b14      	ldr	r3, [pc, #80]	; (100a8 <LORAWAN_SetAttr+0x310>)
   10056:	4798      	blx	r3
   10058:	3d02      	subs	r5, #2
   1005a:	e6f6      	b.n	fe4a <LORAWAN_SetAttr+0xb2>
   1005c:	680b      	ldr	r3, [r1, #0]
   1005e:	250a      	movs	r5, #10
   10060:	1c5a      	adds	r2, r3, #1
   10062:	d100      	bne.n	10066 <LORAWAN_SetAttr+0x2ce>
   10064:	e6f1      	b.n	fe4a <LORAWAN_SetAttr+0xb2>
   10066:	6663      	str	r3, [r4, #100]	; 0x64
   10068:	0029      	movs	r1, r5
   1006a:	2001      	movs	r0, #1
   1006c:	e7f2      	b.n	10054 <LORAWAN_SetAttr+0x2bc>
   1006e:	0026      	movs	r6, r4
   10070:	880b      	ldrh	r3, [r1, #0]
   10072:	36a8      	adds	r6, #168	; 0xa8
   10074:	210c      	movs	r1, #12
   10076:	2000      	movs	r0, #0
   10078:	4d0b      	ldr	r5, [pc, #44]	; (100a8 <LORAWAN_SetAttr+0x310>)
   1007a:	8033      	strh	r3, [r6, #0]
   1007c:	47a8      	blx	r5
   1007e:	22fa      	movs	r2, #250	; 0xfa
   10080:	8833      	ldrh	r3, [r6, #0]
   10082:	0092      	lsls	r2, r2, #2
   10084:	189b      	adds	r3, r3, r2
   10086:	34aa      	adds	r4, #170	; 0xaa
   10088:	8023      	strh	r3, [r4, #0]
   1008a:	210d      	movs	r1, #13
   1008c:	2000      	movs	r0, #0
   1008e:	e729      	b.n	fee4 <LORAWAN_SetAttr+0x14c>
   10090:	780b      	ldrb	r3, [r1, #0]
   10092:	250a      	movs	r5, #10
   10094:	2b0f      	cmp	r3, #15
   10096:	d900      	bls.n	1009a <LORAWAN_SetAttr+0x302>
   10098:	e6d7      	b.n	fe4a <LORAWAN_SetAttr+0xb2>
   1009a:	3470      	adds	r4, #112	; 0x70
   1009c:	7023      	strb	r3, [r4, #0]
   1009e:	e7db      	b.n	10058 <LORAWAN_SetAttr+0x2c0>
   100a0:	200021a8 	.word	0x200021a8
   100a4:	00015c7d 	.word	0x00015c7d
   100a8:	0000ad0d 	.word	0x0000ad0d
   100ac:	00010ee1 	.word	0x00010ee1
   100b0:	0000a941 	.word	0x0000a941
   100b4:	880b      	ldrh	r3, [r1, #0]
   100b6:	34ac      	adds	r4, #172	; 0xac
   100b8:	8023      	strh	r3, [r4, #0]
   100ba:	210e      	movs	r1, #14
   100bc:	e7c0      	b.n	10040 <LORAWAN_SetAttr+0x2a8>
   100be:	880b      	ldrh	r3, [r1, #0]
   100c0:	34ae      	adds	r4, #174	; 0xae
   100c2:	8023      	strh	r3, [r4, #0]
   100c4:	210f      	movs	r1, #15
   100c6:	e7bb      	b.n	10040 <LORAWAN_SetAttr+0x2a8>
   100c8:	880b      	ldrh	r3, [r1, #0]
   100ca:	34b0      	adds	r4, #176	; 0xb0
   100cc:	8023      	strh	r3, [r4, #0]
   100ce:	2110      	movs	r1, #16
   100d0:	e7b6      	b.n	10040 <LORAWAN_SetAttr+0x2a8>
   100d2:	780b      	ldrb	r3, [r1, #0]
   100d4:	34b4      	adds	r4, #180	; 0xb4
   100d6:	7023      	strb	r3, [r4, #0]
   100d8:	2112      	movs	r1, #18
   100da:	e7b1      	b.n	10040 <LORAWAN_SetAttr+0x2a8>
   100dc:	780b      	ldrb	r3, [r1, #0]
   100de:	34b5      	adds	r4, #181	; 0xb5
   100e0:	7023      	strb	r3, [r4, #0]
   100e2:	2113      	movs	r1, #19
   100e4:	e7ac      	b.n	10040 <LORAWAN_SetAttr+0x2a8>
   100e6:	880b      	ldrh	r3, [r1, #0]
   100e8:	34b2      	adds	r4, #178	; 0xb2
   100ea:	8023      	strh	r3, [r4, #0]
   100ec:	2111      	movs	r1, #17
   100ee:	e7a7      	b.n	10040 <LORAWAN_SetAttr+0x2a8>
   100f0:	780b      	ldrb	r3, [r1, #0]
   100f2:	34ba      	adds	r4, #186	; 0xba
   100f4:	7023      	strb	r3, [r4, #0]
   100f6:	2115      	movs	r1, #21
   100f8:	e7a2      	b.n	10040 <LORAWAN_SetAttr+0x2a8>
   100fa:	780b      	ldrb	r3, [r1, #0]
   100fc:	34b9      	adds	r4, #185	; 0xb9
   100fe:	7023      	strb	r3, [r4, #0]
   10100:	e6d3      	b.n	feaa <LORAWAN_SetAttr+0x112>
   10102:	780b      	ldrb	r3, [r1, #0]
   10104:	34c0      	adds	r4, #192	; 0xc0
   10106:	e7fa      	b.n	100fe <LORAWAN_SetAttr+0x366>
   10108:	2001      	movs	r0, #1
   1010a:	780b      	ldrb	r3, [r1, #0]
   1010c:	2110      	movs	r1, #16
   1010e:	345c      	adds	r4, #92	; 0x5c
   10110:	4003      	ands	r3, r0
   10112:	011a      	lsls	r2, r3, #4
   10114:	7823      	ldrb	r3, [r4, #0]
   10116:	438b      	bics	r3, r1
   10118:	4313      	orrs	r3, r2
   1011a:	7023      	strb	r3, [r4, #0]
   1011c:	3905      	subs	r1, #5
   1011e:	e6af      	b.n	fe80 <LORAWAN_SetAttr+0xe8>
   10120:	7818      	ldrb	r0, [r3, #0]
   10122:	7909      	ldrb	r1, [r1, #4]
   10124:	4b32      	ldr	r3, [pc, #200]	; (101f0 <LORAWAN_SetAttr+0x458>)
   10126:	4798      	blx	r3
   10128:	0005      	movs	r5, r0
   1012a:	e68e      	b.n	fe4a <LORAWAN_SetAttr+0xb2>
   1012c:	7818      	ldrb	r0, [r3, #0]
   1012e:	7909      	ldrb	r1, [r1, #4]
   10130:	4b30      	ldr	r3, [pc, #192]	; (101f4 <LORAWAN_SetAttr+0x45c>)
   10132:	e7f8      	b.n	10126 <LORAWAN_SetAttr+0x38e>
   10134:	7808      	ldrb	r0, [r1, #0]
   10136:	4b30      	ldr	r3, [pc, #192]	; (101f8 <LORAWAN_SetAttr+0x460>)
   10138:	6849      	ldr	r1, [r1, #4]
   1013a:	4798      	blx	r3
   1013c:	e7f4      	b.n	10128 <LORAWAN_SetAttr+0x390>
   1013e:	7909      	ldrb	r1, [r1, #4]
   10140:	6818      	ldr	r0, [r3, #0]
   10142:	4b2e      	ldr	r3, [pc, #184]	; (101fc <LORAWAN_SetAttr+0x464>)
   10144:	4798      	blx	r3
   10146:	e7ef      	b.n	10128 <LORAWAN_SetAttr+0x390>
   10148:	7808      	ldrb	r0, [r1, #0]
   1014a:	4b2d      	ldr	r3, [pc, #180]	; (10200 <LORAWAN_SetAttr+0x468>)
   1014c:	4798      	blx	r3
   1014e:	e7eb      	b.n	10128 <LORAWAN_SetAttr+0x390>
   10150:	8808      	ldrh	r0, [r1, #0]
   10152:	4b2c      	ldr	r3, [pc, #176]	; (10204 <LORAWAN_SetAttr+0x46c>)
   10154:	4798      	blx	r3
   10156:	e6a8      	b.n	feaa <LORAWAN_SetAttr+0x112>
   10158:	4a2b      	ldr	r2, [pc, #172]	; (10208 <LORAWAN_SetAttr+0x470>)
   1015a:	6011      	str	r1, [r2, #0]
   1015c:	e688      	b.n	fe70 <LORAWAN_SetAttr+0xd8>
   1015e:	7809      	ldrb	r1, [r1, #0]
   10160:	7858      	ldrb	r0, [r3, #1]
   10162:	4b2a      	ldr	r3, [pc, #168]	; (1020c <LORAWAN_SetAttr+0x474>)
   10164:	4798      	blx	r3
   10166:	e7df      	b.n	10128 <LORAWAN_SetAttr+0x390>
   10168:	1c58      	adds	r0, r3, #1
   1016a:	7809      	ldrb	r1, [r1, #0]
   1016c:	4b28      	ldr	r3, [pc, #160]	; (10210 <LORAWAN_SetAttr+0x478>)
   1016e:	4798      	blx	r3
   10170:	e7da      	b.n	10128 <LORAWAN_SetAttr+0x390>
   10172:	1c58      	adds	r0, r3, #1
   10174:	7809      	ldrb	r1, [r1, #0]
   10176:	4b27      	ldr	r3, [pc, #156]	; (10214 <LORAWAN_SetAttr+0x47c>)
   10178:	e7f9      	b.n	1016e <LORAWAN_SetAttr+0x3d6>
   1017a:	6858      	ldr	r0, [r3, #4]
   1017c:	7809      	ldrb	r1, [r1, #0]
   1017e:	4b26      	ldr	r3, [pc, #152]	; (10218 <LORAWAN_SetAttr+0x480>)
   10180:	e7f5      	b.n	1016e <LORAWAN_SetAttr+0x3d6>
   10182:	2300      	movs	r3, #0
   10184:	466a      	mov	r2, sp
   10186:	7809      	ldrb	r1, [r1, #0]
   10188:	7013      	strb	r3, [r2, #0]
   1018a:	4299      	cmp	r1, r3
   1018c:	d014      	beq.n	101b8 <LORAWAN_SetAttr+0x420>
   1018e:	0022      	movs	r2, r4
   10190:	2102      	movs	r1, #2
   10192:	32f0      	adds	r2, #240	; 0xf0
   10194:	7813      	ldrb	r3, [r2, #0]
   10196:	420b      	tst	r3, r1
   10198:	d001      	beq.n	1019e <LORAWAN_SetAttr+0x406>
   1019a:	438b      	bics	r3, r1
   1019c:	7013      	strb	r3, [r2, #0]
   1019e:	2220      	movs	r2, #32
   101a0:	34f0      	adds	r4, #240	; 0xf0
   101a2:	7823      	ldrb	r3, [r4, #0]
   101a4:	4213      	tst	r3, r2
   101a6:	d100      	bne.n	101aa <LORAWAN_SetAttr+0x412>
   101a8:	e67f      	b.n	feaa <LORAWAN_SetAttr+0x112>
   101aa:	4393      	bics	r3, r2
   101ac:	7023      	strb	r3, [r4, #0]
   101ae:	4669      	mov	r1, sp
   101b0:	4b1a      	ldr	r3, [pc, #104]	; (1021c <LORAWAN_SetAttr+0x484>)
   101b2:	2039      	movs	r0, #57	; 0x39
   101b4:	4798      	blx	r3
   101b6:	e678      	b.n	feaa <LORAWAN_SetAttr+0x112>
   101b8:	4a19      	ldr	r2, [pc, #100]	; (10220 <LORAWAN_SetAttr+0x488>)
   101ba:	4b1a      	ldr	r3, [pc, #104]	; (10224 <LORAWAN_SetAttr+0x48c>)
   101bc:	200e      	movs	r0, #14
   101be:	4798      	blx	r3
   101c0:	e673      	b.n	feaa <LORAWAN_SetAttr+0x112>
   101c2:	466b      	mov	r3, sp
   101c4:	780a      	ldrb	r2, [r1, #0]
   101c6:	34f0      	adds	r4, #240	; 0xf0
   101c8:	701a      	strb	r2, [r3, #0]
   101ca:	2320      	movs	r3, #32
   101cc:	2a00      	cmp	r2, #0
   101ce:	d007      	beq.n	101e0 <LORAWAN_SetAttr+0x448>
   101d0:	7822      	ldrb	r2, [r4, #0]
   101d2:	4313      	orrs	r3, r2
   101d4:	7023      	strb	r3, [r4, #0]
   101d6:	4669      	mov	r1, sp
   101d8:	4b10      	ldr	r3, [pc, #64]	; (1021c <LORAWAN_SetAttr+0x484>)
   101da:	2039      	movs	r0, #57	; 0x39
   101dc:	4798      	blx	r3
   101de:	e7a3      	b.n	10128 <LORAWAN_SetAttr+0x390>
   101e0:	7822      	ldrb	r2, [r4, #0]
   101e2:	250a      	movs	r5, #10
   101e4:	421a      	tst	r2, r3
   101e6:	d100      	bne.n	101ea <LORAWAN_SetAttr+0x452>
   101e8:	e62f      	b.n	fe4a <LORAWAN_SetAttr+0xb2>
   101ea:	439a      	bics	r2, r3
   101ec:	7022      	strb	r2, [r4, #0]
   101ee:	e7f2      	b.n	101d6 <LORAWAN_SetAttr+0x43e>
   101f0:	0000f269 	.word	0x0000f269
   101f4:	0000f1f9 	.word	0x0000f1f9
   101f8:	0000e205 	.word	0x0000e205
   101fc:	0000e1c9 	.word	0x0000e1c9
   10200:	0000fd1d 	.word	0x0000fd1d
   10204:	0000d0f5 	.word	0x0000d0f5
   10208:	20002478 	.word	0x20002478
   1020c:	0001086d 	.word	0x0001086d
   10210:	00010a8d 	.word	0x00010a8d
   10214:	00010ae1 	.word	0x00010ae1
   10218:	00010a3d 	.word	0x00010a3d
   1021c:	0000aa4d 	.word	0x0000aa4d
   10220:	20002298 	.word	0x20002298
   10224:	0000a925 	.word	0x0000a925

00010228 <LORAWAN_Reset>:
   10228:	b5f0      	push	{r4, r5, r6, r7, lr}
   1022a:	b087      	sub	sp, #28
   1022c:	ab02      	add	r3, sp, #8
   1022e:	1ddd      	adds	r5, r3, #7
   10230:	23ff      	movs	r3, #255	; 0xff
   10232:	4c7d      	ldr	r4, [pc, #500]	; (10428 <LORAWAN_Reset+0x200>)
   10234:	702b      	strb	r3, [r5, #0]
   10236:	0023      	movs	r3, r4
   10238:	9001      	str	r0, [sp, #4]
   1023a:	33cf      	adds	r3, #207	; 0xcf
   1023c:	781b      	ldrb	r3, [r3, #0]
   1023e:	2b00      	cmp	r3, #0
   10240:	d001      	beq.n	10246 <LORAWAN_Reset+0x1e>
   10242:	4b7a      	ldr	r3, [pc, #488]	; (1042c <LORAWAN_Reset+0x204>)
   10244:	4798      	blx	r3
   10246:	002a      	movs	r2, r5
   10248:	4b79      	ldr	r3, [pc, #484]	; (10430 <LORAWAN_Reset+0x208>)
   1024a:	2100      	movs	r1, #0
   1024c:	2023      	movs	r0, #35	; 0x23
   1024e:	4798      	blx	r3
   10250:	782b      	ldrb	r3, [r5, #0]
   10252:	9a01      	ldr	r2, [sp, #4]
   10254:	4293      	cmp	r3, r2
   10256:	d001      	beq.n	1025c <LORAWAN_Reset+0x34>
   10258:	4b76      	ldr	r3, [pc, #472]	; (10434 <LORAWAN_Reset+0x20c>)
   1025a:	4798      	blx	r3
   1025c:	0021      	movs	r1, r4
   1025e:	2334      	movs	r3, #52	; 0x34
   10260:	31d7      	adds	r1, #215	; 0xd7
   10262:	700b      	strb	r3, [r1, #0]
   10264:	2000      	movs	r0, #0
   10266:	4b74      	ldr	r3, [pc, #464]	; (10438 <LORAWAN_Reset+0x210>)
   10268:	4798      	blx	r3
   1026a:	0023      	movs	r3, r4
   1026c:	2201      	movs	r2, #1
   1026e:	33d4      	adds	r3, #212	; 0xd4
   10270:	701a      	strb	r2, [r3, #0]
   10272:	0023      	movs	r3, r4
   10274:	2205      	movs	r2, #5
   10276:	33d5      	adds	r3, #213	; 0xd5
   10278:	701a      	strb	r2, [r3, #0]
   1027a:	0023      	movs	r3, r4
   1027c:	32fa      	adds	r2, #250	; 0xfa
   1027e:	33bd      	adds	r3, #189	; 0xbd
   10280:	701a      	strb	r2, [r3, #0]
   10282:	0023      	movs	r3, r4
   10284:	2500      	movs	r5, #0
   10286:	33be      	adds	r3, #190	; 0xbe
   10288:	701d      	strb	r5, [r3, #0]
   1028a:	0023      	movs	r3, r4
   1028c:	33a6      	adds	r3, #166	; 0xa6
   1028e:	801d      	strh	r5, [r3, #0]
   10290:	0023      	movs	r3, r4
   10292:	33a4      	adds	r3, #164	; 0xa4
   10294:	801d      	strh	r5, [r3, #0]
   10296:	0023      	movs	r3, r4
   10298:	3370      	adds	r3, #112	; 0x70
   1029a:	701d      	strb	r5, [r3, #0]
   1029c:	0023      	movs	r3, r4
   1029e:	33a2      	adds	r3, #162	; 0xa2
   102a0:	801d      	strh	r5, [r3, #0]
   102a2:	0023      	movs	r3, r4
   102a4:	33cd      	adds	r3, #205	; 0xcd
   102a6:	701d      	strb	r5, [r3, #0]
   102a8:	0023      	movs	r3, r4
   102aa:	33ce      	adds	r3, #206	; 0xce
   102ac:	701d      	strb	r5, [r3, #0]
   102ae:	0023      	movs	r3, r4
   102b0:	3af9      	subs	r2, #249	; 0xf9
   102b2:	33d8      	adds	r3, #216	; 0xd8
   102b4:	601a      	str	r2, [r3, #0]
   102b6:	0023      	movs	r3, r4
   102b8:	33dc      	adds	r3, #220	; 0xdc
   102ba:	601d      	str	r5, [r3, #0]
   102bc:	0023      	movs	r3, r4
   102be:	33f2      	adds	r3, #242	; 0xf2
   102c0:	801d      	strh	r5, [r3, #0]
   102c2:	0023      	movs	r3, r4
   102c4:	33f4      	adds	r3, #244	; 0xf4
   102c6:	801d      	strh	r5, [r3, #0]
   102c8:	320a      	adds	r2, #10
   102ca:	0029      	movs	r1, r5
   102cc:	4b5b      	ldr	r3, [pc, #364]	; (1043c <LORAWAN_Reset+0x214>)
   102ce:	485c      	ldr	r0, [pc, #368]	; (10440 <LORAWAN_Reset+0x218>)
   102d0:	6665      	str	r5, [r4, #100]	; 0x64
   102d2:	6625      	str	r5, [r4, #96]	; 0x60
   102d4:	4798      	blx	r3
   102d6:	23da      	movs	r3, #218	; 0xda
   102d8:	2201      	movs	r2, #1
   102da:	2607      	movs	r6, #7
   102dc:	005b      	lsls	r3, r3, #1
   102de:	54e2      	strb	r2, [r4, r3]
   102e0:	0029      	movs	r1, r5
   102e2:	0032      	movs	r2, r6
   102e4:	4b55      	ldr	r3, [pc, #340]	; (1043c <LORAWAN_Reset+0x214>)
   102e6:	4857      	ldr	r0, [pc, #348]	; (10444 <LORAWAN_Reset+0x21c>)
   102e8:	4798      	blx	r3
   102ea:	0023      	movs	r3, r4
   102ec:	336c      	adds	r3, #108	; 0x6c
   102ee:	801d      	strh	r5, [r3, #0]
   102f0:	0023      	movs	r3, r4
   102f2:	33ba      	adds	r3, #186	; 0xba
   102f4:	701e      	strb	r6, [r3, #0]
   102f6:	0023      	movs	r3, r4
   102f8:	33b9      	adds	r3, #185	; 0xb9
   102fa:	701d      	strb	r5, [r3, #0]
   102fc:	0023      	movs	r3, r4
   102fe:	33bc      	adds	r3, #188	; 0xbc
   10300:	701d      	strb	r5, [r3, #0]
   10302:	0023      	movs	r3, r4
   10304:	33bb      	adds	r3, #187	; 0xbb
   10306:	701d      	strb	r5, [r3, #0]
   10308:	9801      	ldr	r0, [sp, #4]
   1030a:	4b4f      	ldr	r3, [pc, #316]	; (10448 <LORAWAN_Reset+0x220>)
   1030c:	65e5      	str	r5, [r4, #92]	; 0x5c
   1030e:	4798      	blx	r3
   10310:	0007      	movs	r7, r0
   10312:	2808      	cmp	r0, #8
   10314:	d000      	beq.n	10318 <LORAWAN_Reset+0xf0>
   10316:	e085      	b.n	10424 <LORAWAN_Reset+0x1fc>
   10318:	4e4c      	ldr	r6, [pc, #304]	; (1044c <LORAWAN_Reset+0x224>)
   1031a:	4a4d      	ldr	r2, [pc, #308]	; (10450 <LORAWAN_Reset+0x228>)
   1031c:	0029      	movs	r1, r5
   1031e:	47b0      	blx	r6
   10320:	4a4c      	ldr	r2, [pc, #304]	; (10454 <LORAWAN_Reset+0x22c>)
   10322:	0029      	movs	r1, r5
   10324:	200e      	movs	r0, #14
   10326:	47b0      	blx	r6
   10328:	0023      	movs	r3, r4
   1032a:	4a4b      	ldr	r2, [pc, #300]	; (10458 <LORAWAN_Reset+0x230>)
   1032c:	33c0      	adds	r3, #192	; 0xc0
   1032e:	0029      	movs	r1, r5
   10330:	2006      	movs	r0, #6
   10332:	701d      	strb	r5, [r3, #0]
   10334:	47b0      	blx	r6
   10336:	4b49      	ldr	r3, [pc, #292]	; (1045c <LORAWAN_Reset+0x234>)
   10338:	4798      	blx	r3
   1033a:	466b      	mov	r3, sp
   1033c:	791b      	ldrb	r3, [r3, #4]
   1033e:	34d6      	adds	r4, #214	; 0xd6
   10340:	7023      	strb	r3, [r4, #0]
   10342:	0029      	movs	r1, r5
   10344:	4b46      	ldr	r3, [pc, #280]	; (10460 <LORAWAN_Reset+0x238>)
   10346:	0028      	movs	r0, r5
   10348:	4798      	blx	r3
   1034a:	2210      	movs	r2, #16
   1034c:	4b41      	ldr	r3, [pc, #260]	; (10454 <LORAWAN_Reset+0x22c>)
   1034e:	781b      	ldrb	r3, [r3, #0]
   10350:	4213      	tst	r3, r2
   10352:	d006      	beq.n	10362 <LORAWAN_Reset+0x13a>
   10354:	ab02      	add	r3, sp, #8
   10356:	1d99      	adds	r1, r3, #6
   10358:	2301      	movs	r3, #1
   1035a:	0038      	movs	r0, r7
   1035c:	700b      	strb	r3, [r1, #0]
   1035e:	4b36      	ldr	r3, [pc, #216]	; (10438 <LORAWAN_Reset+0x210>)
   10360:	4798      	blx	r3
   10362:	4b40      	ldr	r3, [pc, #256]	; (10464 <LORAWAN_Reset+0x23c>)
   10364:	4940      	ldr	r1, [pc, #256]	; (10468 <LORAWAN_Reset+0x240>)
   10366:	201e      	movs	r0, #30
   10368:	4798      	blx	r3
   1036a:	4c2f      	ldr	r4, [pc, #188]	; (10428 <LORAWAN_Reset+0x200>)
   1036c:	0023      	movs	r3, r4
   1036e:	33f0      	adds	r3, #240	; 0xf0
   10370:	781b      	ldrb	r3, [r3, #0]
   10372:	075b      	lsls	r3, r3, #29
   10374:	d507      	bpl.n	10386 <LORAWAN_Reset+0x15e>
   10376:	2100      	movs	r1, #0
   10378:	aa04      	add	r2, sp, #16
   1037a:	2032      	movs	r0, #50	; 0x32
   1037c:	47b0      	blx	r6
   1037e:	a904      	add	r1, sp, #16
   10380:	2027      	movs	r0, #39	; 0x27
   10382:	4b3a      	ldr	r3, [pc, #232]	; (1046c <LORAWAN_Reset+0x244>)
   10384:	4798      	blx	r3
   10386:	4a3a      	ldr	r2, [pc, #232]	; (10470 <LORAWAN_Reset+0x248>)
   10388:	2100      	movs	r1, #0
   1038a:	2009      	movs	r0, #9
   1038c:	47b0      	blx	r6
   1038e:	4a39      	ldr	r2, [pc, #228]	; (10474 <LORAWAN_Reset+0x24c>)
   10390:	2100      	movs	r1, #0
   10392:	200a      	movs	r0, #10
   10394:	47b0      	blx	r6
   10396:	4a38      	ldr	r2, [pc, #224]	; (10478 <LORAWAN_Reset+0x250>)
   10398:	2100      	movs	r1, #0
   1039a:	2036      	movs	r0, #54	; 0x36
   1039c:	47b0      	blx	r6
   1039e:	ad04      	add	r5, sp, #16
   103a0:	4a36      	ldr	r2, [pc, #216]	; (1047c <LORAWAN_Reset+0x254>)
   103a2:	2100      	movs	r1, #0
   103a4:	2037      	movs	r0, #55	; 0x37
   103a6:	47b0      	blx	r6
   103a8:	002a      	movs	r2, r5
   103aa:	2100      	movs	r1, #0
   103ac:	2014      	movs	r0, #20
   103ae:	47b0      	blx	r6
   103b0:	0023      	movs	r3, r4
   103b2:	782a      	ldrb	r2, [r5, #0]
   103b4:	33ca      	adds	r3, #202	; 0xca
   103b6:	701a      	strb	r2, [r3, #0]
   103b8:	0023      	movs	r3, r4
   103ba:	786a      	ldrb	r2, [r5, #1]
   103bc:	33cb      	adds	r3, #203	; 0xcb
   103be:	701a      	strb	r2, [r3, #0]
   103c0:	0023      	movs	r3, r4
   103c2:	2500      	movs	r5, #0
   103c4:	33b6      	adds	r3, #182	; 0xb6
   103c6:	801d      	strh	r5, [r3, #0]
   103c8:	2245      	movs	r2, #69	; 0x45
   103ca:	0029      	movs	r1, r5
   103cc:	0020      	movs	r0, r4
   103ce:	4b1b      	ldr	r3, [pc, #108]	; (1043c <LORAWAN_Reset+0x214>)
   103d0:	4798      	blx	r3
   103d2:	0023      	movs	r3, r4
   103d4:	22fa      	movs	r2, #250	; 0xfa
   103d6:	33a8      	adds	r3, #168	; 0xa8
   103d8:	0092      	lsls	r2, r2, #2
   103da:	801a      	strh	r2, [r3, #0]
   103dc:	0022      	movs	r2, r4
   103de:	23fa      	movs	r3, #250	; 0xfa
   103e0:	32aa      	adds	r2, #170	; 0xaa
   103e2:	00db      	lsls	r3, r3, #3
   103e4:	8013      	strh	r3, [r2, #0]
   103e6:	0022      	movs	r2, r4
   103e8:	4925      	ldr	r1, [pc, #148]	; (10480 <LORAWAN_Reset+0x258>)
   103ea:	32ac      	adds	r2, #172	; 0xac
   103ec:	8011      	strh	r1, [r2, #0]
   103ee:	0022      	movs	r2, r4
   103f0:	4924      	ldr	r1, [pc, #144]	; (10484 <LORAWAN_Reset+0x25c>)
   103f2:	32ae      	adds	r2, #174	; 0xae
   103f4:	8011      	strh	r1, [r2, #0]
   103f6:	0022      	movs	r2, r4
   103f8:	32b2      	adds	r2, #178	; 0xb2
   103fa:	8013      	strh	r3, [r2, #0]
   103fc:	0023      	movs	r3, r4
   103fe:	2220      	movs	r2, #32
   10400:	33b5      	adds	r3, #181	; 0xb5
   10402:	701a      	strb	r2, [r3, #0]
   10404:	0023      	movs	r3, r4
   10406:	1892      	adds	r2, r2, r2
   10408:	33b4      	adds	r3, #180	; 0xb4
   1040a:	701a      	strb	r2, [r3, #0]
   1040c:	2380      	movs	r3, #128	; 0x80
   1040e:	34b0      	adds	r4, #176	; 0xb0
   10410:	01db      	lsls	r3, r3, #7
   10412:	8023      	strh	r3, [r4, #0]
   10414:	0028      	movs	r0, r5
   10416:	4b1c      	ldr	r3, [pc, #112]	; (10488 <LORAWAN_Reset+0x260>)
   10418:	4798      	blx	r3
   1041a:	4b1c      	ldr	r3, [pc, #112]	; (1048c <LORAWAN_Reset+0x264>)
   1041c:	4798      	blx	r3
   1041e:	0038      	movs	r0, r7
   10420:	b007      	add	sp, #28
   10422:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10424:	270a      	movs	r7, #10
   10426:	e7fa      	b.n	1041e <LORAWAN_Reset+0x1f6>
   10428:	200021a8 	.word	0x200021a8
   1042c:	0000c939 	.word	0x0000c939
   10430:	0000e23d 	.word	0x0000e23d
   10434:	0000ab95 	.word	0x0000ab95
   10438:	00010ee1 	.word	0x00010ee1
   1043c:	00015d01 	.word	0x00015d01
   10440:	20002288 	.word	0x20002288
   10444:	2000235f 	.word	0x2000235f
   10448:	0000aab5 	.word	0x0000aab5
   1044c:	0000a925 	.word	0x0000a925
   10450:	200021f1 	.word	0x200021f1
   10454:	20002298 	.word	0x20002298
   10458:	20002274 	.word	0x20002274
   1045c:	000110fd 	.word	0x000110fd
   10460:	0000ad0d 	.word	0x0000ad0d
   10464:	00010df5 	.word	0x00010df5
   10468:	20002367 	.word	0x20002367
   1046c:	0000fd99 	.word	0x0000fd99
   10470:	200021f6 	.word	0x200021f6
   10474:	200021f2 	.word	0x200021f2
   10478:	20002269 	.word	0x20002269
   1047c:	20002267 	.word	0x20002267
   10480:	00001388 	.word	0x00001388
   10484:	00001770 	.word	0x00001770
   10488:	0000d0f5 	.word	0x0000d0f5
   1048c:	00010825 	.word	0x00010825

00010490 <LORAWAN_ReadyToSleep>:
   10490:	4b08      	ldr	r3, [pc, #32]	; (104b4 <LORAWAN_ReadyToSleep+0x24>)
   10492:	001a      	movs	r2, r3
   10494:	32d4      	adds	r2, #212	; 0xd4
   10496:	7812      	ldrb	r2, [r2, #0]
   10498:	2a01      	cmp	r2, #1
   1049a:	d002      	beq.n	104a2 <LORAWAN_ReadyToSleep+0x12>
   1049c:	2000      	movs	r0, #0
   1049e:	2a04      	cmp	r2, #4
   104a0:	d106      	bne.n	104b0 <LORAWAN_ReadyToSleep+0x20>
   104a2:	335c      	adds	r3, #92	; 0x5c
   104a4:	7818      	ldrb	r0, [r3, #0]
   104a6:	230e      	movs	r3, #14
   104a8:	4018      	ands	r0, r3
   104aa:	4243      	negs	r3, r0
   104ac:	4158      	adcs	r0, r3
   104ae:	b2c0      	uxtb	r0, r0
   104b0:	4770      	bx	lr
   104b2:	46c0      	nop			; (mov r8, r8)
   104b4:	200021a8 	.word	0x200021a8

000104b8 <AESEncodeLoRa>:
   104b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   104ba:	0004      	movs	r4, r0
   104bc:	2210      	movs	r2, #16
   104be:	4668      	mov	r0, sp
   104c0:	4b03      	ldr	r3, [pc, #12]	; (104d0 <AESEncodeLoRa+0x18>)
   104c2:	4798      	blx	r3
   104c4:	4669      	mov	r1, sp
   104c6:	0020      	movs	r0, r4
   104c8:	4b02      	ldr	r3, [pc, #8]	; (104d4 <AESEncodeLoRa+0x1c>)
   104ca:	4798      	blx	r3
   104cc:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
   104ce:	46c0      	nop			; (mov r8, r8)
   104d0:	00015c7d 	.word	0x00015c7d
   104d4:	0000abe1 	.word	0x0000abe1

000104d8 <FillSubKey.constprop.0>:
   104d8:	b530      	push	{r4, r5, lr}
   104da:	2310      	movs	r3, #16
   104dc:	2400      	movs	r4, #0
   104de:	3b01      	subs	r3, #1
   104e0:	b2db      	uxtb	r3, r3
   104e2:	2bff      	cmp	r3, #255	; 0xff
   104e4:	d100      	bne.n	104e8 <FillSubKey.constprop.0+0x10>
   104e6:	bd30      	pop	{r4, r5, pc}
   104e8:	18c5      	adds	r5, r0, r3
   104ea:	782a      	ldrb	r2, [r5, #0]
   104ec:	0052      	lsls	r2, r2, #1
   104ee:	4322      	orrs	r2, r4
   104f0:	54ca      	strb	r2, [r1, r3]
   104f2:	782c      	ldrb	r4, [r5, #0]
   104f4:	09e4      	lsrs	r4, r4, #7
   104f6:	e7f2      	b.n	104de <FillSubKey.constprop.0+0x6>

000104f8 <AESCmac>:
   104f8:	b5f0      	push	{r4, r5, r6, r7, lr}
   104fa:	b09d      	sub	sp, #116	; 0x74
   104fc:	ad18      	add	r5, sp, #96	; 0x60
   104fe:	4c59      	ldr	r4, [pc, #356]	; (10664 <AESCmac+0x16c>)
   10500:	9001      	str	r0, [sp, #4]
   10502:	9103      	str	r1, [sp, #12]
   10504:	9202      	str	r2, [sp, #8]
   10506:	2100      	movs	r1, #0
   10508:	2210      	movs	r2, #16
   1050a:	0028      	movs	r0, r5
   1050c:	001f      	movs	r7, r3
   1050e:	47a0      	blx	r4
   10510:	2387      	movs	r3, #135	; 0x87
   10512:	ae14      	add	r6, sp, #80	; 0x50
   10514:	2210      	movs	r2, #16
   10516:	2100      	movs	r1, #0
   10518:	0030      	movs	r0, r6
   1051a:	73eb      	strb	r3, [r5, #15]
   1051c:	47a0      	blx	r4
   1051e:	9901      	ldr	r1, [sp, #4]
   10520:	0030      	movs	r0, r6
   10522:	4b51      	ldr	r3, [pc, #324]	; (10668 <AESCmac+0x170>)
   10524:	4798      	blx	r3
   10526:	7832      	ldrb	r2, [r6, #0]
   10528:	ac04      	add	r4, sp, #16
   1052a:	4b50      	ldr	r3, [pc, #320]	; (1066c <AESCmac+0x174>)
   1052c:	0021      	movs	r1, r4
   1052e:	0030      	movs	r0, r6
   10530:	2a7f      	cmp	r2, #127	; 0x7f
   10532:	d83e      	bhi.n	105b2 <AESCmac+0xba>
   10534:	4798      	blx	r3
   10536:	ab04      	add	r3, sp, #16
   10538:	781a      	ldrb	r2, [r3, #0]
   1053a:	ac08      	add	r4, sp, #32
   1053c:	4b4b      	ldr	r3, [pc, #300]	; (1066c <AESCmac+0x174>)
   1053e:	0021      	movs	r1, r4
   10540:	a804      	add	r0, sp, #16
   10542:	2a7f      	cmp	r2, #127	; 0x7f
   10544:	d83f      	bhi.n	105c6 <AESCmac+0xce>
   10546:	4798      	blx	r3
   10548:	0039      	movs	r1, r7
   1054a:	310f      	adds	r1, #15
   1054c:	110b      	asrs	r3, r1, #4
   1054e:	d04d      	beq.n	105ec <AESCmac+0xf4>
   10550:	b2db      	uxtb	r3, r3
   10552:	9300      	str	r3, [sp, #0]
   10554:	073b      	lsls	r3, r7, #28
   10556:	d14b      	bne.n	105f0 <AESCmac+0xf8>
   10558:	9b00      	ldr	r3, [sp, #0]
   1055a:	20ff      	movs	r0, #255	; 0xff
   1055c:	1e5a      	subs	r2, r3, #1
   1055e:	0112      	lsls	r2, r2, #4
   10560:	b2d2      	uxtb	r2, r2
   10562:	0013      	movs	r3, r2
   10564:	0100      	lsls	r0, r0, #4
   10566:	4001      	ands	r1, r0
   10568:	ad14      	add	r5, sp, #80	; 0x50
   1056a:	1a98      	subs	r0, r3, r2
   1056c:	b2c0      	uxtb	r0, r0
   1056e:	428b      	cmp	r3, r1
   10570:	db33      	blt.n	105da <AESCmac+0xe2>
   10572:	2210      	movs	r2, #16
   10574:	2100      	movs	r1, #0
   10576:	a80c      	add	r0, sp, #48	; 0x30
   10578:	4b3a      	ldr	r3, [pc, #232]	; (10664 <AESCmac+0x16c>)
   1057a:	4798      	blx	r3
   1057c:	2400      	movs	r4, #0
   1057e:	9b00      	ldr	r3, [sp, #0]
   10580:	3b01      	subs	r3, #1
   10582:	429c      	cmp	r4, r3
   10584:	db57      	blt.n	10636 <AESCmac+0x13e>
   10586:	2400      	movs	r4, #0
   10588:	ad10      	add	r5, sp, #64	; 0x40
   1058a:	a80c      	add	r0, sp, #48	; 0x30
   1058c:	a914      	add	r1, sp, #80	; 0x50
   1058e:	5c23      	ldrb	r3, [r4, r0]
   10590:	5c62      	ldrb	r2, [r4, r1]
   10592:	4053      	eors	r3, r2
   10594:	5563      	strb	r3, [r4, r5]
   10596:	3401      	adds	r4, #1
   10598:	2c10      	cmp	r4, #16
   1059a:	d1f8      	bne.n	1058e <AESCmac+0x96>
   1059c:	9901      	ldr	r1, [sp, #4]
   1059e:	0028      	movs	r0, r5
   105a0:	4b31      	ldr	r3, [pc, #196]	; (10668 <AESCmac+0x170>)
   105a2:	4798      	blx	r3
   105a4:	0022      	movs	r2, r4
   105a6:	0029      	movs	r1, r5
   105a8:	9803      	ldr	r0, [sp, #12]
   105aa:	4b31      	ldr	r3, [pc, #196]	; (10670 <AESCmac+0x178>)
   105ac:	4798      	blx	r3
   105ae:	b01d      	add	sp, #116	; 0x74
   105b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   105b2:	4798      	blx	r3
   105b4:	2300      	movs	r3, #0
   105b6:	5d1a      	ldrb	r2, [r3, r4]
   105b8:	5ce9      	ldrb	r1, [r5, r3]
   105ba:	404a      	eors	r2, r1
   105bc:	551a      	strb	r2, [r3, r4]
   105be:	3301      	adds	r3, #1
   105c0:	2b10      	cmp	r3, #16
   105c2:	d1f8      	bne.n	105b6 <AESCmac+0xbe>
   105c4:	e7b7      	b.n	10536 <AESCmac+0x3e>
   105c6:	4798      	blx	r3
   105c8:	2300      	movs	r3, #0
   105ca:	5d1a      	ldrb	r2, [r3, r4]
   105cc:	5ce9      	ldrb	r1, [r5, r3]
   105ce:	404a      	eors	r2, r1
   105d0:	551a      	strb	r2, [r3, r4]
   105d2:	3301      	adds	r3, #1
   105d4:	2b10      	cmp	r3, #16
   105d6:	d1f8      	bne.n	105ca <AESCmac+0xd2>
   105d8:	e7b6      	b.n	10548 <AESCmac+0x50>
   105da:	9c02      	ldr	r4, [sp, #8]
   105dc:	ae04      	add	r6, sp, #16
   105de:	5ce4      	ldrb	r4, [r4, r3]
   105e0:	5c36      	ldrb	r6, [r6, r0]
   105e2:	3301      	adds	r3, #1
   105e4:	4074      	eors	r4, r6
   105e6:	542c      	strb	r4, [r5, r0]
   105e8:	b2db      	uxtb	r3, r3
   105ea:	e7be      	b.n	1056a <AESCmac+0x72>
   105ec:	2301      	movs	r3, #1
   105ee:	9300      	str	r3, [sp, #0]
   105f0:	2300      	movs	r3, #0
   105f2:	220f      	movs	r2, #15
   105f4:	003e      	movs	r6, r7
   105f6:	001c      	movs	r4, r3
   105f8:	2080      	movs	r0, #128	; 0x80
   105fa:	4396      	bics	r6, r2
   105fc:	4017      	ands	r7, r2
   105fe:	aa18      	add	r2, sp, #96	; 0x60
   10600:	b2d9      	uxtb	r1, r3
   10602:	428f      	cmp	r7, r1
   10604:	d911      	bls.n	1062a <AESCmac+0x132>
   10606:	9902      	ldr	r1, [sp, #8]
   10608:	1989      	adds	r1, r1, r6
   1060a:	5cc9      	ldrb	r1, [r1, r3]
   1060c:	54d1      	strb	r1, [r2, r3]
   1060e:	3301      	adds	r3, #1
   10610:	2b10      	cmp	r3, #16
   10612:	d1f5      	bne.n	10600 <AESCmac+0x108>
   10614:	2300      	movs	r3, #0
   10616:	a914      	add	r1, sp, #80	; 0x50
   10618:	a808      	add	r0, sp, #32
   1061a:	5cea      	ldrb	r2, [r5, r3]
   1061c:	5c1c      	ldrb	r4, [r3, r0]
   1061e:	4062      	eors	r2, r4
   10620:	545a      	strb	r2, [r3, r1]
   10622:	3301      	adds	r3, #1
   10624:	2b10      	cmp	r3, #16
   10626:	d1f8      	bne.n	1061a <AESCmac+0x122>
   10628:	e7a3      	b.n	10572 <AESCmac+0x7a>
   1062a:	428f      	cmp	r7, r1
   1062c:	d101      	bne.n	10632 <AESCmac+0x13a>
   1062e:	54d0      	strb	r0, [r2, r3]
   10630:	e7ed      	b.n	1060e <AESCmac+0x116>
   10632:	54d4      	strb	r4, [r2, r3]
   10634:	e7eb      	b.n	1060e <AESCmac+0x116>
   10636:	2200      	movs	r2, #0
   10638:	9802      	ldr	r0, [sp, #8]
   1063a:	0123      	lsls	r3, r4, #4
   1063c:	a910      	add	r1, sp, #64	; 0x40
   1063e:	18c0      	adds	r0, r0, r3
   10640:	ad0c      	add	r5, sp, #48	; 0x30
   10642:	5c83      	ldrb	r3, [r0, r2]
   10644:	5d56      	ldrb	r6, [r2, r5]
   10646:	4073      	eors	r3, r6
   10648:	5453      	strb	r3, [r2, r1]
   1064a:	3201      	adds	r2, #1
   1064c:	2a10      	cmp	r2, #16
   1064e:	d1f8      	bne.n	10642 <AESCmac+0x14a>
   10650:	4b07      	ldr	r3, [pc, #28]	; (10670 <AESCmac+0x178>)
   10652:	0028      	movs	r0, r5
   10654:	4798      	blx	r3
   10656:	3401      	adds	r4, #1
   10658:	9901      	ldr	r1, [sp, #4]
   1065a:	0028      	movs	r0, r5
   1065c:	4b02      	ldr	r3, [pc, #8]	; (10668 <AESCmac+0x170>)
   1065e:	4798      	blx	r3
   10660:	b2e4      	uxtb	r4, r4
   10662:	e78c      	b.n	1057e <AESCmac+0x86>
   10664:	00015d01 	.word	0x00015d01
   10668:	000104b9 	.word	0x000104b9
   1066c:	000104d9 	.word	0x000104d9
   10670:	00015c7d 	.word	0x00015c7d

00010674 <LorawanClasscUlAckTimerCallback>:
   10674:	2102      	movs	r1, #2
   10676:	4b03      	ldr	r3, [pc, #12]	; (10684 <LorawanClasscUlAckTimerCallback+0x10>)
   10678:	336c      	adds	r3, #108	; 0x6c
   1067a:	781a      	ldrb	r2, [r3, #0]
   1067c:	438a      	bics	r2, r1
   1067e:	701a      	strb	r2, [r3, #0]
   10680:	4770      	bx	lr
   10682:	46c0      	nop			; (mov r8, r8)
   10684:	200021a8 	.word	0x200021a8

00010688 <LorawanClasscValidateSend>:
   10688:	23da      	movs	r3, #218	; 0xda
   1068a:	b510      	push	{r4, lr}
   1068c:	4c0a      	ldr	r4, [pc, #40]	; (106b8 <LorawanClasscValidateSend+0x30>)
   1068e:	005b      	lsls	r3, r3, #1
   10690:	5ce3      	ldrb	r3, [r4, r3]
   10692:	2b00      	cmp	r3, #0
   10694:	d008      	beq.n	106a8 <LorawanClasscValidateSend+0x20>
   10696:	220e      	movs	r2, #14
   10698:	345c      	adds	r4, #92	; 0x5c
   1069a:	7823      	ldrb	r3, [r4, #0]
   1069c:	2008      	movs	r0, #8
   1069e:	4013      	ands	r3, r2
   106a0:	2b02      	cmp	r3, #2
   106a2:	d100      	bne.n	106a6 <LorawanClasscValidateSend+0x1e>
   106a4:	2011      	movs	r0, #17
   106a6:	bd10      	pop	{r4, pc}
   106a8:	0023      	movs	r3, r4
   106aa:	33fc      	adds	r3, #252	; 0xfc
   106ac:	7818      	ldrb	r0, [r3, #0]
   106ae:	4b03      	ldr	r3, [pc, #12]	; (106bc <LorawanClasscValidateSend+0x34>)
   106b0:	4798      	blx	r3
   106b2:	2800      	cmp	r0, #0
   106b4:	d1ef      	bne.n	10696 <LorawanClasscValidateSend+0xe>
   106b6:	e7f5      	b.n	106a4 <LorawanClasscValidateSend+0x1c>
   106b8:	200021a8 	.word	0x200021a8
   106bc:	0000be45 	.word	0x0000be45

000106c0 <LorawanClasscReceiveWindow1Callback>:
   106c0:	2301      	movs	r3, #1
   106c2:	b507      	push	{r0, r1, r2, lr}
   106c4:	a801      	add	r0, sp, #4
   106c6:	7003      	strb	r3, [r0, #0]
   106c8:	4b01      	ldr	r3, [pc, #4]	; (106d0 <LorawanClasscReceiveWindow1Callback+0x10>)
   106ca:	4798      	blx	r3
   106cc:	bd07      	pop	{r0, r1, r2, pc}
   106ce:	46c0      	nop			; (mov r8, r8)
   106d0:	000120f5 	.word	0x000120f5

000106d4 <LorawanClasscRxDone>:
   106d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
   106d6:	221f      	movs	r2, #31
   106d8:	7803      	ldrb	r3, [r0, #0]
   106da:	4c13      	ldr	r4, [pc, #76]	; (10728 <LorawanClasscRxDone+0x54>)
   106dc:	4393      	bics	r3, r2
   106de:	2ba0      	cmp	r3, #160	; 0xa0
   106e0:	d10c      	bne.n	106fc <LorawanClasscRxDone+0x28>
   106e2:	0025      	movs	r5, r4
   106e4:	35fc      	adds	r5, #252	; 0xfc
   106e6:	7828      	ldrb	r0, [r5, #0]
   106e8:	4b10      	ldr	r3, [pc, #64]	; (1072c <LorawanClasscRxDone+0x58>)
   106ea:	4798      	blx	r3
   106ec:	1e02      	subs	r2, r0, #0
   106ee:	d014      	beq.n	1071a <LorawanClasscRxDone+0x46>
   106f0:	0022      	movs	r2, r4
   106f2:	2102      	movs	r1, #2
   106f4:	326c      	adds	r2, #108	; 0x6c
   106f6:	7813      	ldrb	r3, [r2, #0]
   106f8:	438b      	bics	r3, r1
   106fa:	7013      	strb	r3, [r2, #0]
   106fc:	345c      	adds	r4, #92	; 0x5c
   106fe:	7823      	ldrb	r3, [r4, #0]
   10700:	220e      	movs	r2, #14
   10702:	0019      	movs	r1, r3
   10704:	4011      	ands	r1, r2
   10706:	2906      	cmp	r1, #6
   10708:	d103      	bne.n	10712 <LorawanClasscRxDone+0x3e>
   1070a:	4393      	bics	r3, r2
   1070c:	3a04      	subs	r2, #4
   1070e:	4313      	orrs	r3, r2
   10710:	7023      	strb	r3, [r4, #0]
   10712:	2000      	movs	r0, #0
   10714:	4b06      	ldr	r3, [pc, #24]	; (10730 <LorawanClasscRxDone+0x5c>)
   10716:	4798      	blx	r3
   10718:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
   1071a:	7828      	ldrb	r0, [r5, #0]
   1071c:	4b05      	ldr	r3, [pc, #20]	; (10734 <LorawanClasscRxDone+0x60>)
   1071e:	9200      	str	r2, [sp, #0]
   10720:	4905      	ldr	r1, [pc, #20]	; (10738 <LorawanClasscRxDone+0x64>)
   10722:	4d06      	ldr	r5, [pc, #24]	; (1073c <LorawanClasscRxDone+0x68>)
   10724:	47a8      	blx	r5
   10726:	e7e9      	b.n	106fc <LorawanClasscRxDone+0x28>
   10728:	200021a8 	.word	0x200021a8
   1072c:	0000be45 	.word	0x0000be45
   10730:	0000eccd 	.word	0x0000eccd
   10734:	00010675 	.word	0x00010675
   10738:	001e8480 	.word	0x001e8480
   1073c:	0000bcad 	.word	0x0000bcad

00010740 <LorawanClasscTxDone>:
   10740:	b537      	push	{r0, r1, r2, r4, r5, lr}
   10742:	4c1b      	ldr	r4, [pc, #108]	; (107b0 <LorawanClasscTxDone+0x70>)
   10744:	0023      	movs	r3, r4
   10746:	33aa      	adds	r3, #170	; 0xaa
   10748:	881d      	ldrh	r5, [r3, #0]
   1074a:	0023      	movs	r3, r4
   1074c:	336c      	adds	r3, #108	; 0x6c
   1074e:	781b      	ldrb	r3, [r3, #0]
   10750:	07db      	lsls	r3, r3, #31
   10752:	d525      	bpl.n	107a0 <LorawanClasscTxDone+0x60>
   10754:	0023      	movs	r3, r4
   10756:	0022      	movs	r2, r4
   10758:	33ba      	adds	r3, #186	; 0xba
   1075a:	781b      	ldrb	r3, [r3, #0]
   1075c:	32bc      	adds	r2, #188	; 0xbc
   1075e:	3301      	adds	r3, #1
   10760:	7812      	ldrb	r2, [r2, #0]
   10762:	4293      	cmp	r3, r2
   10764:	db07      	blt.n	10776 <LorawanClasscTxDone+0x36>
   10766:	23df      	movs	r3, #223	; 0xdf
   10768:	005b      	lsls	r3, r3, #1
   1076a:	5ce3      	ldrb	r3, [r4, r3]
   1076c:	2b00      	cmp	r3, #0
   1076e:	d002      	beq.n	10776 <LorawanClasscTxDone+0x36>
   10770:	23fa      	movs	r3, #250	; 0xfa
   10772:	00db      	lsls	r3, r3, #3
   10774:	18ed      	adds	r5, r5, r3
   10776:	0023      	movs	r3, r4
   10778:	33fc      	adds	r3, #252	; 0xfc
   1077a:	1945      	adds	r5, r0, r5
   1077c:	7818      	ldrb	r0, [r3, #0]
   1077e:	4b0d      	ldr	r3, [pc, #52]	; (107b4 <LorawanClasscTxDone+0x74>)
   10780:	4798      	blx	r3
   10782:	34c8      	adds	r4, #200	; 0xc8
   10784:	21fa      	movs	r1, #250	; 0xfa
   10786:	7820      	ldrb	r0, [r4, #0]
   10788:	2400      	movs	r4, #0
   1078a:	0089      	lsls	r1, r1, #2
   1078c:	4369      	muls	r1, r5
   1078e:	0022      	movs	r2, r4
   10790:	4d09      	ldr	r5, [pc, #36]	; (107b8 <LorawanClasscTxDone+0x78>)
   10792:	9400      	str	r4, [sp, #0]
   10794:	4b09      	ldr	r3, [pc, #36]	; (107bc <LorawanClasscTxDone+0x7c>)
   10796:	47a8      	blx	r5
   10798:	0020      	movs	r0, r4
   1079a:	4b09      	ldr	r3, [pc, #36]	; (107c0 <LorawanClasscTxDone+0x80>)
   1079c:	4798      	blx	r3
   1079e:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
   107a0:	0023      	movs	r3, r4
   107a2:	0022      	movs	r2, r4
   107a4:	33b9      	adds	r3, #185	; 0xb9
   107a6:	781b      	ldrb	r3, [r3, #0]
   107a8:	32bb      	adds	r2, #187	; 0xbb
   107aa:	3301      	adds	r3, #1
   107ac:	e7d8      	b.n	10760 <LorawanClasscTxDone+0x20>
   107ae:	46c0      	nop			; (mov r8, r8)
   107b0:	200021a8 	.word	0x200021a8
   107b4:	0000bfb9 	.word	0x0000bfb9
   107b8:	0000bcad 	.word	0x0000bcad
   107bc:	0000eb99 	.word	0x0000eb99
   107c0:	0000eccd 	.word	0x0000eccd

000107c4 <LorawanClasscRxTimeout>:
   107c4:	b510      	push	{r4, lr}
   107c6:	4b08      	ldr	r3, [pc, #32]	; (107e8 <LorawanClasscRxTimeout+0x24>)
   107c8:	210e      	movs	r1, #14
   107ca:	335c      	adds	r3, #92	; 0x5c
   107cc:	781a      	ldrb	r2, [r3, #0]
   107ce:	0010      	movs	r0, r2
   107d0:	4008      	ands	r0, r1
   107d2:	2806      	cmp	r0, #6
   107d4:	d106      	bne.n	107e4 <LorawanClasscRxTimeout+0x20>
   107d6:	438a      	bics	r2, r1
   107d8:	3904      	subs	r1, #4
   107da:	430a      	orrs	r2, r1
   107dc:	701a      	strb	r2, [r3, #0]
   107de:	2000      	movs	r0, #0
   107e0:	4b02      	ldr	r3, [pc, #8]	; (107ec <LorawanClasscRxTimeout+0x28>)
   107e2:	4798      	blx	r3
   107e4:	bd10      	pop	{r4, pc}
   107e6:	46c0      	nop			; (mov r8, r8)
   107e8:	200021a8 	.word	0x200021a8
   107ec:	0000eccd 	.word	0x0000eccd

000107f0 <LorawanClasscNotifyAppOnReceive>:
   107f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   107f2:	001f      	movs	r7, r3
   107f4:	4b08      	ldr	r3, [pc, #32]	; (10818 <LorawanClasscNotifyAppOnReceive+0x28>)
   107f6:	0004      	movs	r4, r0
   107f8:	33fc      	adds	r3, #252	; 0xfc
   107fa:	7818      	ldrb	r0, [r3, #0]
   107fc:	4b07      	ldr	r3, [pc, #28]	; (1081c <LorawanClasscNotifyAppOnReceive+0x2c>)
   107fe:	000d      	movs	r5, r1
   10800:	0016      	movs	r6, r2
   10802:	4798      	blx	r3
   10804:	2800      	cmp	r0, #0
   10806:	d105      	bne.n	10814 <LorawanClasscNotifyAppOnReceive+0x24>
   10808:	0020      	movs	r0, r4
   1080a:	003b      	movs	r3, r7
   1080c:	0032      	movs	r2, r6
   1080e:	0029      	movs	r1, r5
   10810:	4c03      	ldr	r4, [pc, #12]	; (10820 <LorawanClasscNotifyAppOnReceive+0x30>)
   10812:	47a0      	blx	r4
   10814:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10816:	46c0      	nop			; (mov r8, r8)
   10818:	200021a8 	.word	0x200021a8
   1081c:	0000be45 	.word	0x0000be45
   10820:	0000e0c1 	.word	0x0000e0c1

00010824 <LorawanMcastInit>:
   10824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10826:	2500      	movs	r5, #0
   10828:	2701      	movs	r7, #1
   1082a:	4b0c      	ldr	r3, [pc, #48]	; (1085c <LorawanMcastInit+0x38>)
   1082c:	4c0c      	ldr	r4, [pc, #48]	; (10860 <LorawanMcastInit+0x3c>)
   1082e:	33ff      	adds	r3, #255	; 0xff
   10830:	705d      	strb	r5, [r3, #1]
   10832:	709d      	strb	r5, [r3, #2]
   10834:	427f      	negs	r7, r7
   10836:	0023      	movs	r3, r4
   10838:	3b14      	subs	r3, #20
   1083a:	601f      	str	r7, [r3, #0]
   1083c:	2210      	movs	r2, #16
   1083e:	2100      	movs	r1, #0
   10840:	0020      	movs	r0, r4
   10842:	4e08      	ldr	r6, [pc, #32]	; (10864 <LorawanMcastInit+0x40>)
   10844:	47b0      	blx	r6
   10846:	0020      	movs	r0, r4
   10848:	2210      	movs	r2, #16
   1084a:	3810      	subs	r0, #16
   1084c:	2100      	movs	r1, #0
   1084e:	47b0      	blx	r6
   10850:	4b05      	ldr	r3, [pc, #20]	; (10868 <LorawanMcastInit+0x44>)
   10852:	6125      	str	r5, [r4, #16]
   10854:	342c      	adds	r4, #44	; 0x2c
   10856:	429c      	cmp	r4, r3
   10858:	d1ed      	bne.n	10836 <LorawanMcastInit+0x12>
   1085a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1085c:	200021a8 	.word	0x200021a8
   10860:	200022c0 	.word	0x200022c0
   10864:	00015d01 	.word	0x00015d01
   10868:	20002370 	.word	0x20002370

0001086c <LorawanMcastEnable>:
   1086c:	0002      	movs	r2, r0
   1086e:	b530      	push	{r4, r5, lr}
   10870:	200a      	movs	r0, #10
   10872:	2903      	cmp	r1, #3
   10874:	d821      	bhi.n	108ba <LorawanMcastEnable+0x4e>
   10876:	4b17      	ldr	r3, [pc, #92]	; (108d4 <LorawanMcastEnable+0x68>)
   10878:	2a00      	cmp	r2, #0
   1087a:	d01f      	beq.n	108bc <LorawanMcastEnable+0x50>
   1087c:	222c      	movs	r2, #44	; 0x2c
   1087e:	434a      	muls	r2, r1
   10880:	189a      	adds	r2, r3, r2
   10882:	3229      	adds	r2, #41	; 0x29
   10884:	32ff      	adds	r2, #255	; 0xff
   10886:	7912      	ldrb	r2, [r2, #4]
   10888:	0754      	lsls	r4, r2, #29
   1088a:	d512      	bpl.n	108b2 <LorawanMcastEnable+0x46>
   1088c:	0794      	lsls	r4, r2, #30
   1088e:	d510      	bpl.n	108b2 <LorawanMcastEnable+0x46>
   10890:	07d2      	lsls	r2, r2, #31
   10892:	0fd2      	lsrs	r2, r2, #31
   10894:	2a01      	cmp	r2, #1
   10896:	d10c      	bne.n	108b2 <LorawanMcastEnable+0x46>
   10898:	001c      	movs	r4, r3
   1089a:	34d4      	adds	r4, #212	; 0xd4
   1089c:	7825      	ldrb	r5, [r4, #0]
   1089e:	2406      	movs	r4, #6
   108a0:	4225      	tst	r5, r4
   108a2:	d006      	beq.n	108b2 <LorawanMcastEnable+0x46>
   108a4:	0018      	movs	r0, r3
   108a6:	408a      	lsls	r2, r1
   108a8:	30ff      	adds	r0, #255	; 0xff
   108aa:	7881      	ldrb	r1, [r0, #2]
   108ac:	430a      	orrs	r2, r1
   108ae:	7082      	strb	r2, [r0, #2]
   108b0:	2008      	movs	r0, #8
   108b2:	33ff      	adds	r3, #255	; 0xff
   108b4:	785a      	ldrb	r2, [r3, #1]
   108b6:	3201      	adds	r2, #1
   108b8:	705a      	strb	r2, [r3, #1]
   108ba:	bd30      	pop	{r4, r5, pc}
   108bc:	2201      	movs	r2, #1
   108be:	408a      	lsls	r2, r1
   108c0:	0011      	movs	r1, r2
   108c2:	33ff      	adds	r3, #255	; 0xff
   108c4:	789a      	ldrb	r2, [r3, #2]
   108c6:	2008      	movs	r0, #8
   108c8:	438a      	bics	r2, r1
   108ca:	709a      	strb	r2, [r3, #2]
   108cc:	785a      	ldrb	r2, [r3, #1]
   108ce:	3a01      	subs	r2, #1
   108d0:	705a      	strb	r2, [r3, #1]
   108d2:	e7f2      	b.n	108ba <LorawanMcastEnable+0x4e>
   108d4:	200021a8 	.word	0x200021a8

000108d8 <LorawanMcastValidateHdr>:
   108d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   108da:	469c      	mov	ip, r3
   108dc:	2400      	movs	r4, #0
   108de:	230a      	movs	r3, #10
   108e0:	4f18      	ldr	r7, [pc, #96]	; (10944 <LorawanMcastValidateHdr+0x6c>)
   108e2:	b2e5      	uxtb	r5, r4
   108e4:	9501      	str	r5, [sp, #4]
   108e6:	4d18      	ldr	r5, [pc, #96]	; (10948 <LorawanMcastValidateHdr+0x70>)
   108e8:	2601      	movs	r6, #1
   108ea:	78ad      	ldrb	r5, [r5, #2]
   108ec:	4125      	asrs	r5, r4
   108ee:	4235      	tst	r5, r6
   108f0:	d023      	beq.n	1093a <LorawanMcastValidateHdr+0x62>
   108f2:	7886      	ldrb	r6, [r0, #2]
   108f4:	7845      	ldrb	r5, [r0, #1]
   108f6:	0236      	lsls	r6, r6, #8
   108f8:	432e      	orrs	r6, r5
   108fa:	78c5      	ldrb	r5, [r0, #3]
   108fc:	042d      	lsls	r5, r5, #16
   108fe:	432e      	orrs	r6, r5
   10900:	7905      	ldrb	r5, [r0, #4]
   10902:	062d      	lsls	r5, r5, #24
   10904:	4335      	orrs	r5, r6
   10906:	262c      	movs	r6, #44	; 0x2c
   10908:	4366      	muls	r6, r4
   1090a:	3605      	adds	r6, #5
   1090c:	36ff      	adds	r6, #255	; 0xff
   1090e:	59be      	ldr	r6, [r7, r6]
   10910:	42b5      	cmp	r5, r6
   10912:	d112      	bne.n	1093a <LorawanMcastValidateHdr+0x62>
   10914:	003d      	movs	r5, r7
   10916:	35d4      	adds	r5, #212	; 0xd4
   10918:	782e      	ldrb	r6, [r5, #0]
   1091a:	2506      	movs	r5, #6
   1091c:	422e      	tst	r6, r5
   1091e:	d00c      	beq.n	1093a <LorawanMcastValidateHdr+0x62>
   10920:	2a00      	cmp	r2, #0
   10922:	d00a      	beq.n	1093a <LorawanMcastValidateHdr+0x62>
   10924:	7946      	ldrb	r6, [r0, #5]
   10926:	3569      	adds	r5, #105	; 0x69
   10928:	422e      	tst	r6, r5
   1092a:	d106      	bne.n	1093a <LorawanMcastValidateHdr+0x62>
   1092c:	2903      	cmp	r1, #3
   1092e:	d104      	bne.n	1093a <LorawanMcastValidateHdr+0x62>
   10930:	466d      	mov	r5, sp
   10932:	4663      	mov	r3, ip
   10934:	792d      	ldrb	r5, [r5, #4]
   10936:	701d      	strb	r5, [r3, #0]
   10938:	2308      	movs	r3, #8
   1093a:	3401      	adds	r4, #1
   1093c:	2c04      	cmp	r4, #4
   1093e:	d1d0      	bne.n	108e2 <LorawanMcastValidateHdr+0xa>
   10940:	0018      	movs	r0, r3
   10942:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   10944:	200021a8 	.word	0x200021a8
   10948:	200022a7 	.word	0x200022a7

0001094c <LorawanMcastProcessPkt>:
   1094c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1094e:	b089      	sub	sp, #36	; 0x24
   10950:	9005      	str	r0, [sp, #20]
   10952:	000c      	movs	r4, r1
   10954:	0015      	movs	r5, r2
   10956:	7991      	ldrb	r1, [r2, #6]
   10958:	79d2      	ldrb	r2, [r2, #7]
   1095a:	4e31      	ldr	r6, [pc, #196]	; (10a20 <LorawanMcastProcessPkt+0xd4>)
   1095c:	0212      	lsls	r2, r2, #8
   1095e:	430a      	orrs	r2, r1
   10960:	212c      	movs	r1, #44	; 0x2c
   10962:	4359      	muls	r1, r3
   10964:	1873      	adds	r3, r6, r1
   10966:	9307      	str	r3, [sp, #28]
   10968:	33fe      	adds	r3, #254	; 0xfe
   1096a:	9106      	str	r1, [sp, #24]
   1096c:	8d59      	ldrh	r1, [r3, #42]	; 0x2a
   1096e:	270a      	movs	r7, #10
   10970:	4291      	cmp	r1, r2
   10972:	d83e      	bhi.n	109f2 <LorawanMcastProcessPkt+0xa6>
   10974:	855a      	strh	r2, [r3, #42]	; 0x2a
   10976:	2105      	movs	r1, #5
   10978:	4b2a      	ldr	r3, [pc, #168]	; (10a24 <LorawanMcastProcessPkt+0xd8>)
   1097a:	2000      	movs	r0, #0
   1097c:	4798      	blx	r3
   1097e:	9a07      	ldr	r2, [sp, #28]
   10980:	0021      	movs	r1, r4
   10982:	32fc      	adds	r2, #252	; 0xfc
   10984:	6893      	ldr	r3, [r2, #8]
   10986:	9805      	ldr	r0, [sp, #20]
   10988:	9303      	str	r3, [sp, #12]
   1098a:	4b27      	ldr	r3, [pc, #156]	; (10a28 <LorawanMcastProcessPkt+0xdc>)
   1098c:	390d      	subs	r1, #13
   1098e:	9302      	str	r3, [sp, #8]
   10990:	2319      	movs	r3, #25
   10992:	9301      	str	r3, [sp, #4]
   10994:	9b06      	ldr	r3, [sp, #24]
   10996:	b2c9      	uxtb	r1, r1
   10998:	3319      	adds	r3, #25
   1099a:	33ff      	adds	r3, #255	; 0xff
   1099c:	199b      	adds	r3, r3, r6
   1099e:	9300      	str	r3, [sp, #0]
   109a0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
   109a2:	4f22      	ldr	r7, [pc, #136]	; (10a2c <LorawanMcastProcessPkt+0xe0>)
   109a4:	2201      	movs	r2, #1
   109a6:	3009      	adds	r0, #9
   109a8:	47b8      	blx	r7
   109aa:	4921      	ldr	r1, [pc, #132]	; (10a30 <LorawanMcastProcessPkt+0xe4>)
   109ac:	2708      	movs	r7, #8
   109ae:	784a      	ldrb	r2, [r1, #1]
   109b0:	780b      	ldrb	r3, [r1, #0]
   109b2:	0212      	lsls	r2, r2, #8
   109b4:	431a      	orrs	r2, r3
   109b6:	788b      	ldrb	r3, [r1, #2]
   109b8:	041b      	lsls	r3, r3, #16
   109ba:	431a      	orrs	r2, r3
   109bc:	78cb      	ldrb	r3, [r1, #3]
   109be:	061b      	lsls	r3, r3, #24
   109c0:	4313      	orrs	r3, r2
   109c2:	d016      	beq.n	109f2 <LorawanMcastProcessPkt+0xa6>
   109c4:	2220      	movs	r2, #32
   109c6:	366c      	adds	r6, #108	; 0x6c
   109c8:	7833      	ldrb	r3, [r6, #0]
   109ca:	9905      	ldr	r1, [sp, #20]
   109cc:	4393      	bics	r3, r2
   109ce:	7033      	strb	r3, [r6, #0]
   109d0:	78ab      	ldrb	r3, [r5, #2]
   109d2:	0022      	movs	r2, r4
   109d4:	40bb      	lsls	r3, r7
   109d6:	7868      	ldrb	r0, [r5, #1]
   109d8:	3a0c      	subs	r2, #12
   109da:	4303      	orrs	r3, r0
   109dc:	78e8      	ldrb	r0, [r5, #3]
   109de:	b2d2      	uxtb	r2, r2
   109e0:	0400      	lsls	r0, r0, #16
   109e2:	4303      	orrs	r3, r0
   109e4:	7928      	ldrb	r0, [r5, #4]
   109e6:	19c9      	adds	r1, r1, r7
   109e8:	0600      	lsls	r0, r0, #24
   109ea:	4318      	orrs	r0, r3
   109ec:	4c11      	ldr	r4, [pc, #68]	; (10a34 <LorawanMcastProcessPkt+0xe8>)
   109ee:	003b      	movs	r3, r7
   109f0:	47a0      	blx	r4
   109f2:	4a0b      	ldr	r2, [pc, #44]	; (10a20 <LorawanMcastProcessPkt+0xd4>)
   109f4:	200e      	movs	r0, #14
   109f6:	0011      	movs	r1, r2
   109f8:	315c      	adds	r1, #92	; 0x5c
   109fa:	780b      	ldrb	r3, [r1, #0]
   109fc:	001c      	movs	r4, r3
   109fe:	4004      	ands	r4, r0
   10a00:	2c06      	cmp	r4, #6
   10a02:	d107      	bne.n	10a14 <LorawanMcastProcessPkt+0xc8>
   10a04:	32d4      	adds	r2, #212	; 0xd4
   10a06:	7812      	ldrb	r2, [r2, #0]
   10a08:	2a04      	cmp	r2, #4
   10a0a:	d103      	bne.n	10a14 <LorawanMcastProcessPkt+0xc8>
   10a0c:	4383      	bics	r3, r0
   10a0e:	3206      	adds	r2, #6
   10a10:	4313      	orrs	r3, r2
   10a12:	700b      	strb	r3, [r1, #0]
   10a14:	2000      	movs	r0, #0
   10a16:	4b08      	ldr	r3, [pc, #32]	; (10a38 <LorawanMcastProcessPkt+0xec>)
   10a18:	4798      	blx	r3
   10a1a:	0038      	movs	r0, r7
   10a1c:	b009      	add	sp, #36	; 0x24
   10a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10a20:	200021a8 	.word	0x200021a8
   10a24:	0000ad0d 	.word	0x0000ad0d
   10a28:	20002484 	.word	0x20002484
   10a2c:	0000dcbd 	.word	0x0000dcbd
   10a30:	2000247c 	.word	0x2000247c
   10a34:	0000e0c1 	.word	0x0000e0c1
   10a38:	0000eccd 	.word	0x0000eccd

00010a3c <LorawanAddMcastAddr>:
   10a3c:	4b11      	ldr	r3, [pc, #68]	; (10a84 <LorawanAddMcastAddr+0x48>)
   10a3e:	b570      	push	{r4, r5, r6, lr}
   10a40:	001a      	movs	r2, r3
   10a42:	325c      	adds	r2, #92	; 0x5c
   10a44:	7812      	ldrb	r2, [r2, #0]
   10a46:	07d2      	lsls	r2, r2, #31
   10a48:	d509      	bpl.n	10a5e <LorawanAddMcastAddr+0x22>
   10a4a:	681a      	ldr	r2, [r3, #0]
   10a4c:	0a15      	lsrs	r5, r2, #8
   10a4e:	791a      	ldrb	r2, [r3, #4]
   10a50:	0612      	lsls	r2, r2, #24
   10a52:	432a      	orrs	r2, r5
   10a54:	4282      	cmp	r2, r0
   10a56:	d102      	bne.n	10a5e <LorawanAddMcastAddr+0x22>
   10a58:	220a      	movs	r2, #10
   10a5a:	2904      	cmp	r1, #4
   10a5c:	d810      	bhi.n	10a80 <LorawanAddMcastAddr+0x44>
   10a5e:	242c      	movs	r4, #44	; 0x2c
   10a60:	434c      	muls	r4, r1
   10a62:	191c      	adds	r4, r3, r4
   10a64:	0023      	movs	r3, r4
   10a66:	33fc      	adds	r3, #252	; 0xfc
   10a68:	6098      	str	r0, [r3, #8]
   10a6a:	2106      	movs	r1, #6
   10a6c:	2000      	movs	r0, #0
   10a6e:	4b06      	ldr	r3, [pc, #24]	; (10a88 <LorawanAddMcastAddr+0x4c>)
   10a70:	4798      	blx	r3
   10a72:	2201      	movs	r2, #1
   10a74:	3429      	adds	r4, #41	; 0x29
   10a76:	34ff      	adds	r4, #255	; 0xff
   10a78:	7921      	ldrb	r1, [r4, #4]
   10a7a:	430a      	orrs	r2, r1
   10a7c:	7122      	strb	r2, [r4, #4]
   10a7e:	2208      	movs	r2, #8
   10a80:	0010      	movs	r0, r2
   10a82:	bd70      	pop	{r4, r5, r6, pc}
   10a84:	200021a8 	.word	0x200021a8
   10a88:	0000ad0d 	.word	0x0000ad0d

00010a8c <LorawanAddMcastAppskey>:
   10a8c:	b570      	push	{r4, r5, r6, lr}
   10a8e:	4c11      	ldr	r4, [pc, #68]	; (10ad4 <LorawanAddMcastAppskey+0x48>)
   10a90:	0006      	movs	r6, r0
   10a92:	0023      	movs	r3, r4
   10a94:	335c      	adds	r3, #92	; 0x5c
   10a96:	781b      	ldrb	r3, [r3, #0]
   10a98:	07db      	lsls	r3, r3, #31
   10a9a:	d504      	bpl.n	10aa6 <LorawanAddMcastAppskey+0x1a>
   10a9c:	2800      	cmp	r0, #0
   10a9e:	d102      	bne.n	10aa6 <LorawanAddMcastAppskey+0x1a>
   10aa0:	200a      	movs	r0, #10
   10aa2:	2904      	cmp	r1, #4
   10aa4:	d815      	bhi.n	10ad2 <LorawanAddMcastAppskey+0x46>
   10aa6:	252c      	movs	r5, #44	; 0x2c
   10aa8:	434d      	muls	r5, r1
   10aaa:	0028      	movs	r0, r5
   10aac:	3019      	adds	r0, #25
   10aae:	30ff      	adds	r0, #255	; 0xff
   10ab0:	2210      	movs	r2, #16
   10ab2:	1820      	adds	r0, r4, r0
   10ab4:	0031      	movs	r1, r6
   10ab6:	4b08      	ldr	r3, [pc, #32]	; (10ad8 <LorawanAddMcastAppskey+0x4c>)
   10ab8:	4798      	blx	r3
   10aba:	4b08      	ldr	r3, [pc, #32]	; (10adc <LorawanAddMcastAppskey+0x50>)
   10abc:	2107      	movs	r1, #7
   10abe:	2000      	movs	r0, #0
   10ac0:	4798      	blx	r3
   10ac2:	2304      	movs	r3, #4
   10ac4:	2008      	movs	r0, #8
   10ac6:	1964      	adds	r4, r4, r5
   10ac8:	3429      	adds	r4, #41	; 0x29
   10aca:	34ff      	adds	r4, #255	; 0xff
   10acc:	7922      	ldrb	r2, [r4, #4]
   10ace:	4313      	orrs	r3, r2
   10ad0:	7123      	strb	r3, [r4, #4]
   10ad2:	bd70      	pop	{r4, r5, r6, pc}
   10ad4:	200021a8 	.word	0x200021a8
   10ad8:	00015c7d 	.word	0x00015c7d
   10adc:	0000ad0d 	.word	0x0000ad0d

00010ae0 <LorawanAddMcastNwkskey>:
   10ae0:	b570      	push	{r4, r5, r6, lr}
   10ae2:	4c11      	ldr	r4, [pc, #68]	; (10b28 <LorawanAddMcastNwkskey+0x48>)
   10ae4:	0006      	movs	r6, r0
   10ae6:	0023      	movs	r3, r4
   10ae8:	335c      	adds	r3, #92	; 0x5c
   10aea:	781b      	ldrb	r3, [r3, #0]
   10aec:	07db      	lsls	r3, r3, #31
   10aee:	d504      	bpl.n	10afa <LorawanAddMcastNwkskey+0x1a>
   10af0:	2800      	cmp	r0, #0
   10af2:	d102      	bne.n	10afa <LorawanAddMcastNwkskey+0x1a>
   10af4:	200a      	movs	r0, #10
   10af6:	2904      	cmp	r1, #4
   10af8:	d815      	bhi.n	10b26 <LorawanAddMcastNwkskey+0x46>
   10afa:	252c      	movs	r5, #44	; 0x2c
   10afc:	434d      	muls	r5, r1
   10afe:	0028      	movs	r0, r5
   10b00:	3009      	adds	r0, #9
   10b02:	30ff      	adds	r0, #255	; 0xff
   10b04:	2210      	movs	r2, #16
   10b06:	1820      	adds	r0, r4, r0
   10b08:	0031      	movs	r1, r6
   10b0a:	4b08      	ldr	r3, [pc, #32]	; (10b2c <LorawanAddMcastNwkskey+0x4c>)
   10b0c:	4798      	blx	r3
   10b0e:	4b08      	ldr	r3, [pc, #32]	; (10b30 <LorawanAddMcastNwkskey+0x50>)
   10b10:	2108      	movs	r1, #8
   10b12:	2000      	movs	r0, #0
   10b14:	4798      	blx	r3
   10b16:	2302      	movs	r3, #2
   10b18:	2008      	movs	r0, #8
   10b1a:	1964      	adds	r4, r4, r5
   10b1c:	3429      	adds	r4, #41	; 0x29
   10b1e:	34ff      	adds	r4, #255	; 0xff
   10b20:	7922      	ldrb	r2, [r4, #4]
   10b22:	4313      	orrs	r3, r2
   10b24:	7123      	strb	r3, [r4, #4]
   10b26:	bd70      	pop	{r4, r5, r6, pc}
   10b28:	200021a8 	.word	0x200021a8
   10b2c:	00015c7d 	.word	0x00015c7d
   10b30:	0000ad0d 	.word	0x0000ad0d

00010b34 <Lorawan_Pds_fid1_CB>:
   10b34:	4b04      	ldr	r3, [pc, #16]	; (10b48 <Lorawan_Pds_fid1_CB+0x14>)
   10b36:	0019      	movs	r1, r3
   10b38:	31fc      	adds	r1, #252	; 0xfc
   10b3a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
   10b3c:	3201      	adds	r2, #1
   10b3e:	62ca      	str	r2, [r1, #44]	; 0x2c
   10b40:	6e1a      	ldr	r2, [r3, #96]	; 0x60
   10b42:	3201      	adds	r2, #1
   10b44:	661a      	str	r2, [r3, #96]	; 0x60
   10b46:	4770      	bx	lr
   10b48:	200021a8 	.word	0x200021a8

00010b4c <Lorawan_Pds_fid2_CB>:
   10b4c:	2171      	movs	r1, #113	; 0x71
   10b4e:	4b06      	ldr	r3, [pc, #24]	; (10b68 <Lorawan_Pds_fid2_CB+0x1c>)
   10b50:	6e5a      	ldr	r2, [r3, #100]	; 0x64
   10b52:	335c      	adds	r3, #92	; 0x5c
   10b54:	3201      	adds	r2, #1
   10b56:	609a      	str	r2, [r3, #8]
   10b58:	781a      	ldrb	r2, [r3, #0]
   10b5a:	400a      	ands	r2, r1
   10b5c:	701a      	strb	r2, [r3, #0]
   10b5e:	785a      	ldrb	r2, [r3, #1]
   10b60:	3970      	subs	r1, #112	; 0x70
   10b62:	438a      	bics	r2, r1
   10b64:	705a      	strb	r2, [r3, #1]
   10b66:	4770      	bx	lr
   10b68:	200021a8 	.word	0x200021a8

00010b6c <LORAWAN_TxHandler>:
   10b6c:	b5f0      	push	{r4, r5, r6, r7, lr}
   10b6e:	b087      	sub	sp, #28
   10b70:	466b      	mov	r3, sp
   10b72:	2501      	movs	r5, #1
   10b74:	4c30      	ldr	r4, [pc, #192]	; (10c38 <LORAWAN_TxHandler+0xcc>)
   10b76:	701d      	strb	r5, [r3, #0]
   10b78:	0023      	movs	r3, r4
   10b7a:	466a      	mov	r2, sp
   10b7c:	33c1      	adds	r3, #193	; 0xc1
   10b7e:	781b      	ldrb	r3, [r3, #0]
   10b80:	4669      	mov	r1, sp
   10b82:	7053      	strb	r3, [r2, #1]
   10b84:	0023      	movs	r3, r4
   10b86:	33bf      	adds	r3, #191	; 0xbf
   10b88:	781b      	ldrb	r3, [r3, #0]
   10b8a:	202f      	movs	r0, #47	; 0x2f
   10b8c:	7093      	strb	r3, [r2, #2]
   10b8e:	aa03      	add	r2, sp, #12
   10b90:	4b2a      	ldr	r3, [pc, #168]	; (10c3c <LORAWAN_TxHandler+0xd0>)
   10b92:	4798      	blx	r3
   10b94:	2808      	cmp	r0, #8
   10b96:	d004      	beq.n	10ba2 <LORAWAN_TxHandler+0x36>
   10b98:	4b29      	ldr	r3, [pc, #164]	; (10c40 <LORAWAN_TxHandler+0xd4>)
   10b9a:	4798      	blx	r3
   10b9c:	2000      	movs	r0, #0
   10b9e:	b007      	add	sp, #28
   10ba0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10ba2:	0023      	movs	r3, r4
   10ba4:	33d4      	adds	r3, #212	; 0xd4
   10ba6:	781b      	ldrb	r3, [r3, #0]
   10ba8:	ae01      	add	r6, sp, #4
   10baa:	2b04      	cmp	r3, #4
   10bac:	d103      	bne.n	10bb6 <LORAWAN_TxHandler+0x4a>
   10bae:	0030      	movs	r0, r6
   10bb0:	4b24      	ldr	r3, [pc, #144]	; (10c44 <LORAWAN_TxHandler+0xd8>)
   10bb2:	7035      	strb	r5, [r6, #0]
   10bb4:	4798      	blx	r3
   10bb6:	4b24      	ldr	r3, [pc, #144]	; (10c48 <LORAWAN_TxHandler+0xdc>)
   10bb8:	9803      	ldr	r0, [sp, #12]
   10bba:	9904      	ldr	r1, [sp, #16]
   10bbc:	9a05      	ldr	r2, [sp, #20]
   10bbe:	4798      	blx	r3
   10bc0:	0023      	movs	r3, r4
   10bc2:	33dc      	adds	r3, #220	; 0xdc
   10bc4:	681d      	ldr	r5, [r3, #0]
   10bc6:	23df      	movs	r3, #223	; 0xdf
   10bc8:	4f20      	ldr	r7, [pc, #128]	; (10c4c <LORAWAN_TxHandler+0xe0>)
   10bca:	005b      	lsls	r3, r3, #1
   10bcc:	2d00      	cmp	r5, #0
   10bce:	d023      	beq.n	10c18 <LORAWAN_TxHandler+0xac>
   10bd0:	2201      	movs	r2, #1
   10bd2:	54e2      	strb	r2, [r4, r3]
   10bd4:	7828      	ldrb	r0, [r5, #0]
   10bd6:	7a2b      	ldrb	r3, [r5, #8]
   10bd8:	1e42      	subs	r2, r0, #1
   10bda:	4190      	sbcs	r0, r2
   10bdc:	7869      	ldrb	r1, [r5, #1]
   10bde:	686a      	ldr	r2, [r5, #4]
   10be0:	b2c0      	uxtb	r0, r0
   10be2:	47b8      	blx	r7
   10be4:	0023      	movs	r3, r4
   10be6:	33a6      	adds	r3, #166	; 0xa6
   10be8:	881b      	ldrh	r3, [r3, #0]
   10bea:	0030      	movs	r0, r6
   10bec:	7033      	strb	r3, [r6, #0]
   10bee:	4b18      	ldr	r3, [pc, #96]	; (10c50 <LORAWAN_TxHandler+0xe4>)
   10bf0:	6073      	str	r3, [r6, #4]
   10bf2:	4b18      	ldr	r3, [pc, #96]	; (10c54 <LORAWAN_TxHandler+0xe8>)
   10bf4:	4798      	blx	r3
   10bf6:	2800      	cmp	r0, #0
   10bf8:	d114      	bne.n	10c24 <LORAWAN_TxHandler+0xb8>
   10bfa:	0021      	movs	r1, r4
   10bfc:	220e      	movs	r2, #14
   10bfe:	315c      	adds	r1, #92	; 0x5c
   10c00:	780b      	ldrb	r3, [r1, #0]
   10c02:	4393      	bics	r3, r2
   10c04:	001a      	movs	r2, r3
   10c06:	2302      	movs	r3, #2
   10c08:	4313      	orrs	r3, r2
   10c0a:	700b      	strb	r3, [r1, #0]
   10c0c:	2208      	movs	r2, #8
   10c0e:	346c      	adds	r4, #108	; 0x6c
   10c10:	7823      	ldrb	r3, [r4, #0]
   10c12:	4393      	bics	r3, r2
   10c14:	7023      	strb	r3, [r4, #0]
   10c16:	e7c1      	b.n	10b9c <LORAWAN_TxHandler+0x30>
   10c18:	54e5      	strb	r5, [r4, r3]
   10c1a:	002a      	movs	r2, r5
   10c1c:	002b      	movs	r3, r5
   10c1e:	0029      	movs	r1, r5
   10c20:	0028      	movs	r0, r5
   10c22:	e7de      	b.n	10be2 <LORAWAN_TxHandler+0x76>
   10c24:	0022      	movs	r2, r4
   10c26:	2120      	movs	r1, #32
   10c28:	326c      	adds	r2, #108	; 0x6c
   10c2a:	7813      	ldrb	r3, [r2, #0]
   10c2c:	438b      	bics	r3, r1
   10c2e:	7013      	strb	r3, [r2, #0]
   10c30:	4b03      	ldr	r3, [pc, #12]	; (10c40 <LORAWAN_TxHandler+0xd4>)
   10c32:	4798      	blx	r3
   10c34:	e7ea      	b.n	10c0c <LORAWAN_TxHandler+0xa0>
   10c36:	46c0      	nop			; (mov r8, r8)
   10c38:	200021a8 	.word	0x200021a8
   10c3c:	0000a925 	.word	0x0000a925
   10c40:	0000e05d 	.word	0x0000e05d
   10c44:	000120f5 	.word	0x000120f5
   10c48:	0000d815 	.word	0x0000d815
   10c4c:	0000dd75 	.word	0x0000dd75
   10c50:	20002379 	.word	0x20002379
   10c54:	00011831 	.word	0x00011831

00010c58 <LORAWAN_JoinReqHandler>:
   10c58:	b530      	push	{r4, r5, lr}
   10c5a:	b087      	sub	sp, #28
   10c5c:	466a      	mov	r2, sp
   10c5e:	2300      	movs	r3, #0
   10c60:	4c2a      	ldr	r4, [pc, #168]	; (10d0c <LORAWAN_JoinReqHandler+0xb4>)
   10c62:	7013      	strb	r3, [r2, #0]
   10c64:	0023      	movs	r3, r4
   10c66:	33c1      	adds	r3, #193	; 0xc1
   10c68:	781b      	ldrb	r3, [r3, #0]
   10c6a:	7053      	strb	r3, [r2, #1]
   10c6c:	0023      	movs	r3, r4
   10c6e:	33bf      	adds	r3, #191	; 0xbf
   10c70:	781b      	ldrb	r3, [r3, #0]
   10c72:	7093      	strb	r3, [r2, #2]
   10c74:	0023      	movs	r3, r4
   10c76:	33f0      	adds	r3, #240	; 0xf0
   10c78:	781b      	ldrb	r3, [r3, #0]
   10c7a:	069b      	lsls	r3, r3, #26
   10c7c:	d511      	bpl.n	10ca2 <LORAWAN_JoinReqHandler+0x4a>
   10c7e:	0023      	movs	r3, r4
   10c80:	334f      	adds	r3, #79	; 0x4f
   10c82:	781a      	ldrb	r2, [r3, #0]
   10c84:	6d23      	ldr	r3, [r4, #80]	; 0x50
   10c86:	021b      	lsls	r3, r3, #8
   10c88:	4313      	orrs	r3, r2
   10c8a:	0022      	movs	r2, r4
   10c8c:	3253      	adds	r2, #83	; 0x53
   10c8e:	7811      	ldrb	r1, [r2, #0]
   10c90:	6d62      	ldr	r2, [r4, #84]	; 0x54
   10c92:	0212      	lsls	r2, r2, #8
   10c94:	430a      	orrs	r2, r1
   10c96:	4313      	orrs	r3, r2
   10c98:	d103      	bne.n	10ca2 <LORAWAN_JoinReqHandler+0x4a>
   10c9a:	0023      	movs	r3, r4
   10c9c:	2201      	movs	r2, #1
   10c9e:	335b      	adds	r3, #91	; 0x5b
   10ca0:	701a      	strb	r2, [r3, #0]
   10ca2:	aa03      	add	r2, sp, #12
   10ca4:	4669      	mov	r1, sp
   10ca6:	202f      	movs	r0, #47	; 0x2f
   10ca8:	4b19      	ldr	r3, [pc, #100]	; (10d10 <LORAWAN_JoinReqHandler+0xb8>)
   10caa:	4798      	blx	r3
   10cac:	2808      	cmp	r0, #8
   10cae:	d004      	beq.n	10cba <LORAWAN_JoinReqHandler+0x62>
   10cb0:	4b18      	ldr	r3, [pc, #96]	; (10d14 <LORAWAN_JoinReqHandler+0xbc>)
   10cb2:	4798      	blx	r3
   10cb4:	2000      	movs	r0, #0
   10cb6:	b007      	add	sp, #28
   10cb8:	bd30      	pop	{r4, r5, pc}
   10cba:	4b17      	ldr	r3, [pc, #92]	; (10d18 <LORAWAN_JoinReqHandler+0xc0>)
   10cbc:	9803      	ldr	r0, [sp, #12]
   10cbe:	9904      	ldr	r1, [sp, #16]
   10cc0:	9a05      	ldr	r2, [sp, #20]
   10cc2:	4798      	blx	r3
   10cc4:	0023      	movs	r3, r4
   10cc6:	33d4      	adds	r3, #212	; 0xd4
   10cc8:	781b      	ldrb	r3, [r3, #0]
   10cca:	ad01      	add	r5, sp, #4
   10ccc:	2b04      	cmp	r3, #4
   10cce:	d104      	bne.n	10cda <LORAWAN_JoinReqHandler+0x82>
   10cd0:	3b03      	subs	r3, #3
   10cd2:	702b      	strb	r3, [r5, #0]
   10cd4:	0028      	movs	r0, r5
   10cd6:	4b11      	ldr	r3, [pc, #68]	; (10d1c <LORAWAN_JoinReqHandler+0xc4>)
   10cd8:	4798      	blx	r3
   10cda:	23df      	movs	r3, #223	; 0xdf
   10cdc:	2200      	movs	r2, #0
   10cde:	005b      	lsls	r3, r3, #1
   10ce0:	54e2      	strb	r2, [r4, r3]
   10ce2:	4b0f      	ldr	r3, [pc, #60]	; (10d20 <LORAWAN_JoinReqHandler+0xc8>)
   10ce4:	4798      	blx	r3
   10ce6:	4b0f      	ldr	r3, [pc, #60]	; (10d24 <LORAWAN_JoinReqHandler+0xcc>)
   10ce8:	7028      	strb	r0, [r5, #0]
   10cea:	606b      	str	r3, [r5, #4]
   10cec:	0028      	movs	r0, r5
   10cee:	4b0e      	ldr	r3, [pc, #56]	; (10d28 <LORAWAN_JoinReqHandler+0xd0>)
   10cf0:	4798      	blx	r3
   10cf2:	2800      	cmp	r0, #0
   10cf4:	d001      	beq.n	10cfa <LORAWAN_JoinReqHandler+0xa2>
   10cf6:	201b      	movs	r0, #27
   10cf8:	e7da      	b.n	10cb0 <LORAWAN_JoinReqHandler+0x58>
   10cfa:	220e      	movs	r2, #14
   10cfc:	345c      	adds	r4, #92	; 0x5c
   10cfe:	7823      	ldrb	r3, [r4, #0]
   10d00:	4393      	bics	r3, r2
   10d02:	001a      	movs	r2, r3
   10d04:	2302      	movs	r3, #2
   10d06:	4313      	orrs	r3, r2
   10d08:	7023      	strb	r3, [r4, #0]
   10d0a:	e7d3      	b.n	10cb4 <LORAWAN_JoinReqHandler+0x5c>
   10d0c:	200021a8 	.word	0x200021a8
   10d10:	0000a925 	.word	0x0000a925
   10d14:	0000d2dd 	.word	0x0000d2dd
   10d18:	0000d815 	.word	0x0000d815
   10d1c:	000120f5 	.word	0x000120f5
   10d20:	0000d68d 	.word	0x0000d68d
   10d24:	20002369 	.word	0x20002369
   10d28:	00011831 	.word	0x00011831

00010d2c <LORAWAN_RxHandler>:
   10d2c:	b513      	push	{r0, r1, r4, lr}
   10d2e:	4b0c      	ldr	r3, [pc, #48]	; (10d60 <LORAWAN_RxHandler+0x34>)
   10d30:	781b      	ldrb	r3, [r3, #0]
   10d32:	2b08      	cmp	r3, #8
   10d34:	d011      	beq.n	10d5a <LORAWAN_RxHandler+0x2e>
   10d36:	2b10      	cmp	r3, #16
   10d38:	d001      	beq.n	10d3e <LORAWAN_RxHandler+0x12>
   10d3a:	2b01      	cmp	r3, #1
   10d3c:	d10b      	bne.n	10d56 <LORAWAN_RxHandler+0x2a>
   10d3e:	466b      	mov	r3, sp
   10d40:	1c9c      	adds	r4, r3, #2
   10d42:	0021      	movs	r1, r4
   10d44:	a801      	add	r0, sp, #4
   10d46:	4b07      	ldr	r3, [pc, #28]	; (10d64 <LORAWAN_RxHandler+0x38>)
   10d48:	4798      	blx	r3
   10d4a:	9801      	ldr	r0, [sp, #4]
   10d4c:	2800      	cmp	r0, #0
   10d4e:	d002      	beq.n	10d56 <LORAWAN_RxHandler+0x2a>
   10d50:	7821      	ldrb	r1, [r4, #0]
   10d52:	4b05      	ldr	r3, [pc, #20]	; (10d68 <LORAWAN_RxHandler+0x3c>)
   10d54:	4798      	blx	r3
   10d56:	2000      	movs	r0, #0
   10d58:	bd16      	pop	{r1, r2, r4, pc}
   10d5a:	4b04      	ldr	r3, [pc, #16]	; (10d6c <LORAWAN_RxHandler+0x40>)
   10d5c:	4798      	blx	r3
   10d5e:	e7fa      	b.n	10d56 <LORAWAN_RxHandler+0x2a>
   10d60:	20002368 	.word	0x20002368
   10d64:	000119ed 	.word	0x000119ed
   10d68:	0000f2b9 	.word	0x0000f2b9
   10d6c:	0000ec29 	.word	0x0000ec29

00010d70 <LORAWAN_PostTask>:
   10d70:	b510      	push	{r4, lr}
   10d72:	4b08      	ldr	r3, [pc, #32]	; (10d94 <LORAWAN_PostTask+0x24>)
   10d74:	0004      	movs	r4, r0
   10d76:	4798      	blx	r3
   10d78:	2201      	movs	r2, #1
   10d7a:	40a2      	lsls	r2, r4
   10d7c:	4906      	ldr	r1, [pc, #24]	; (10d98 <LORAWAN_PostTask+0x28>)
   10d7e:	780b      	ldrb	r3, [r1, #0]
   10d80:	4313      	orrs	r3, r2
   10d82:	b2db      	uxtb	r3, r3
   10d84:	700b      	strb	r3, [r1, #0]
   10d86:	4b05      	ldr	r3, [pc, #20]	; (10d9c <LORAWAN_PostTask+0x2c>)
   10d88:	4798      	blx	r3
   10d8a:	2004      	movs	r0, #4
   10d8c:	4b04      	ldr	r3, [pc, #16]	; (10da0 <LORAWAN_PostTask+0x30>)
   10d8e:	4798      	blx	r3
   10d90:	bd10      	pop	{r4, pc}
   10d92:	46c0      	nop			; (mov r8, r8)
   10d94:	00005629 	.word	0x00005629
   10d98:	20000fe2 	.word	0x20000fe2
   10d9c:	00005635 	.word	0x00005635
   10da0:	0000c2d9 	.word	0x0000c2d9

00010da4 <LORAWAN_TaskHandler>:
   10da4:	b570      	push	{r4, r5, r6, lr}
   10da6:	2601      	movs	r6, #1
   10da8:	4d0e      	ldr	r5, [pc, #56]	; (10de4 <LORAWAN_TaskHandler+0x40>)
   10daa:	e015      	b.n	10dd8 <LORAWAN_TaskHandler+0x34>
   10dac:	2400      	movs	r4, #0
   10dae:	782b      	ldrb	r3, [r5, #0]
   10db0:	4123      	asrs	r3, r4
   10db2:	4233      	tst	r3, r6
   10db4:	d00d      	beq.n	10dd2 <LORAWAN_TaskHandler+0x2e>
   10db6:	4b0c      	ldr	r3, [pc, #48]	; (10de8 <LORAWAN_TaskHandler+0x44>)
   10db8:	4798      	blx	r3
   10dba:	0032      	movs	r2, r6
   10dbc:	40a2      	lsls	r2, r4
   10dbe:	782b      	ldrb	r3, [r5, #0]
   10dc0:	00a4      	lsls	r4, r4, #2
   10dc2:	4393      	bics	r3, r2
   10dc4:	702b      	strb	r3, [r5, #0]
   10dc6:	4b09      	ldr	r3, [pc, #36]	; (10dec <LORAWAN_TaskHandler+0x48>)
   10dc8:	4798      	blx	r3
   10dca:	4b09      	ldr	r3, [pc, #36]	; (10df0 <LORAWAN_TaskHandler+0x4c>)
   10dcc:	58e3      	ldr	r3, [r4, r3]
   10dce:	4798      	blx	r3
   10dd0:	e7ea      	b.n	10da8 <LORAWAN_TaskHandler+0x4>
   10dd2:	3401      	adds	r4, #1
   10dd4:	2c03      	cmp	r4, #3
   10dd6:	d1ea      	bne.n	10dae <LORAWAN_TaskHandler+0xa>
   10dd8:	7828      	ldrb	r0, [r5, #0]
   10dda:	b2c0      	uxtb	r0, r0
   10ddc:	2800      	cmp	r0, #0
   10dde:	d1e5      	bne.n	10dac <LORAWAN_TaskHandler+0x8>
   10de0:	bd70      	pop	{r4, r5, r6, pc}
   10de2:	46c0      	nop			; (mov r8, r8)
   10de4:	20000fe2 	.word	0x20000fe2
   10de8:	00005629 	.word	0x00005629
   10dec:	00005635 	.word	0x00005635
   10df0:	0001dab0 	.word	0x0001dab0

00010df4 <RADIO_GetAttr>:
   10df4:	b510      	push	{r4, lr}
   10df6:	000b      	movs	r3, r1
   10df8:	281f      	cmp	r0, #31
   10dfa:	d900      	bls.n	10dfe <RADIO_GetAttr+0xa>
   10dfc:	e067      	b.n	10ece <RADIO_GetAttr+0xda>
   10dfe:	f001 fe35 	bl	12a6c <__gnu_thumb1_case_uqi>
   10e02:	1410      	.short	0x1410
   10e04:	66201c19 	.word	0x66201c19
   10e08:	312e2a27 	.word	0x312e2a27
   10e0c:	3d3a3734 	.word	0x3d3a3734
   10e10:	46434054 	.word	0x46434054
   10e14:	66245149 	.word	0x66245149
   10e18:	66666659 	.word	0x66666659
   10e1c:	5c666617 	.word	0x5c666617
   10e20:	6360      	.short	0x6360
   10e22:	4a2c      	ldr	r2, [pc, #176]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10e24:	7e12      	ldrb	r2, [r2, #24]
   10e26:	701a      	strb	r2, [r3, #0]
   10e28:	e002      	b.n	10e30 <RADIO_GetAttr+0x3c>
   10e2a:	4a2a      	ldr	r2, [pc, #168]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10e2c:	6812      	ldr	r2, [r2, #0]
   10e2e:	601a      	str	r2, [r3, #0]
   10e30:	2000      	movs	r0, #0
   10e32:	bd10      	pop	{r4, pc}
   10e34:	4a27      	ldr	r2, [pc, #156]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10e36:	6852      	ldr	r2, [r2, #4]
   10e38:	e7f9      	b.n	10e2e <RADIO_GetAttr+0x3a>
   10e3a:	4a26      	ldr	r2, [pc, #152]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10e3c:	8a92      	ldrh	r2, [r2, #20]
   10e3e:	801a      	strh	r2, [r3, #0]
   10e40:	e7f6      	b.n	10e30 <RADIO_GetAttr+0x3c>
   10e42:	4a24      	ldr	r2, [pc, #144]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10e44:	3203      	adds	r2, #3
   10e46:	7fd2      	ldrb	r2, [r2, #31]
   10e48:	e7ed      	b.n	10e26 <RADIO_GetAttr+0x32>
   10e4a:	4a22      	ldr	r2, [pc, #136]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10e4c:	3204      	adds	r2, #4
   10e4e:	e7fa      	b.n	10e46 <RADIO_GetAttr+0x52>
   10e50:	4a20      	ldr	r2, [pc, #128]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10e52:	3206      	adds	r2, #6
   10e54:	e7f7      	b.n	10e46 <RADIO_GetAttr+0x52>
   10e56:	4a1f      	ldr	r2, [pc, #124]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10e58:	3236      	adds	r2, #54	; 0x36
   10e5a:	7812      	ldrb	r2, [r2, #0]
   10e5c:	e7e3      	b.n	10e26 <RADIO_GetAttr+0x32>
   10e5e:	4a1d      	ldr	r2, [pc, #116]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10e60:	3205      	adds	r2, #5
   10e62:	e7f0      	b.n	10e46 <RADIO_GetAttr+0x52>
   10e64:	4a1b      	ldr	r2, [pc, #108]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10e66:	3234      	adds	r2, #52	; 0x34
   10e68:	e7f7      	b.n	10e5a <RADIO_GetAttr+0x66>
   10e6a:	4a1a      	ldr	r2, [pc, #104]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10e6c:	8ad2      	ldrh	r2, [r2, #22]
   10e6e:	e7e6      	b.n	10e3e <RADIO_GetAttr+0x4a>
   10e70:	4a18      	ldr	r2, [pc, #96]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10e72:	3233      	adds	r2, #51	; 0x33
   10e74:	e7f1      	b.n	10e5a <RADIO_GetAttr+0x66>
   10e76:	4a17      	ldr	r2, [pc, #92]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10e78:	68d2      	ldr	r2, [r2, #12]
   10e7a:	e7d8      	b.n	10e2e <RADIO_GetAttr+0x3a>
   10e7c:	4a15      	ldr	r2, [pc, #84]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10e7e:	6892      	ldr	r2, [r2, #8]
   10e80:	e7d5      	b.n	10e2e <RADIO_GetAttr+0x3a>
   10e82:	4a14      	ldr	r2, [pc, #80]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10e84:	3237      	adds	r2, #55	; 0x37
   10e86:	e7e8      	b.n	10e5a <RADIO_GetAttr+0x66>
   10e88:	4a12      	ldr	r2, [pc, #72]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10e8a:	3238      	adds	r2, #56	; 0x38
   10e8c:	e7e5      	b.n	10e5a <RADIO_GetAttr+0x66>
   10e8e:	4a11      	ldr	r2, [pc, #68]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10e90:	3239      	adds	r2, #57	; 0x39
   10e92:	e7e2      	b.n	10e5a <RADIO_GetAttr+0x66>
   10e94:	4a0f      	ldr	r2, [pc, #60]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10e96:	4910      	ldr	r1, [pc, #64]	; (10ed8 <RADIO_GetAttr+0xe4>)
   10e98:	3202      	adds	r2, #2
   10e9a:	7fd2      	ldrb	r2, [r2, #31]
   10e9c:	0018      	movs	r0, r3
   10e9e:	4b0f      	ldr	r3, [pc, #60]	; (10edc <RADIO_GetAttr+0xe8>)
   10ea0:	4798      	blx	r3
   10ea2:	e7c5      	b.n	10e30 <RADIO_GetAttr+0x3c>
   10ea4:	4a0b      	ldr	r2, [pc, #44]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10ea6:	3202      	adds	r2, #2
   10ea8:	e7cd      	b.n	10e46 <RADIO_GetAttr+0x52>
   10eaa:	4a0a      	ldr	r2, [pc, #40]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10eac:	3232      	adds	r2, #50	; 0x32
   10eae:	7812      	ldrb	r2, [r2, #0]
   10eb0:	b252      	sxtb	r2, r2
   10eb2:	e7b8      	b.n	10e26 <RADIO_GetAttr+0x32>
   10eb4:	4a07      	ldr	r2, [pc, #28]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10eb6:	3235      	adds	r2, #53	; 0x35
   10eb8:	e7cf      	b.n	10e5a <RADIO_GetAttr+0x66>
   10eba:	4906      	ldr	r1, [pc, #24]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10ebc:	2206      	movs	r2, #6
   10ebe:	313c      	adds	r1, #60	; 0x3c
   10ec0:	e7ec      	b.n	10e9c <RADIO_GetAttr+0xa8>
   10ec2:	4a04      	ldr	r2, [pc, #16]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10ec4:	3254      	adds	r2, #84	; 0x54
   10ec6:	e7c8      	b.n	10e5a <RADIO_GetAttr+0x66>
   10ec8:	4a02      	ldr	r2, [pc, #8]	; (10ed4 <RADIO_GetAttr+0xe0>)
   10eca:	3256      	adds	r2, #86	; 0x56
   10ecc:	e7ef      	b.n	10eae <RADIO_GetAttr+0xba>
   10ece:	2005      	movs	r0, #5
   10ed0:	e7af      	b.n	10e32 <RADIO_GetAttr+0x3e>
   10ed2:	46c0      	nop			; (mov r8, r8)
   10ed4:	20001fd8 	.word	0x20001fd8
   10ed8:	20001ff1 	.word	0x20001ff1
   10edc:	00015c7d 	.word	0x00015c7d

00010ee0 <RADIO_SetAttr>:
   10ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
   10ee2:	4b77      	ldr	r3, [pc, #476]	; (110c0 <RADIO_SetAttr+0x1e0>)
   10ee4:	b085      	sub	sp, #20
   10ee6:	0006      	movs	r6, r0
   10ee8:	000d      	movs	r5, r1
   10eea:	4798      	blx	r3
   10eec:	2404      	movs	r4, #4
   10eee:	2801      	cmp	r0, #1
   10ef0:	d11a      	bne.n	10f28 <RADIO_SetAttr+0x48>
   10ef2:	2e1d      	cmp	r6, #29
   10ef4:	d900      	bls.n	10ef8 <RADIO_SetAttr+0x18>
   10ef6:	e0e0      	b.n	110ba <RADIO_SetAttr+0x1da>
   10ef8:	0030      	movs	r0, r6
   10efa:	f001 fdb7 	bl	12a6c <__gnu_thumb1_case_uqi>
   10efe:	514d      	.short	0x514d
   10f00:	de6d6965 	.word	0xde6d6965
   10f04:	8f8b8179 	.word	0x8f8b8179
   10f08:	a7a49b97 	.word	0xa7a49b97
   10f0c:	bcb3abde 	.word	0xbcb3abde
   10f10:	de72cdc5 	.word	0xde72cdc5
   10f14:	dededed5 	.word	0xdededed5
   10f18:	18dede0f 	.word	0x18dede0f
   10f1c:	2403      	movs	r4, #3
   10f1e:	2d00      	cmp	r5, #0
   10f20:	d002      	beq.n	10f28 <RADIO_SetAttr+0x48>
   10f22:	4b68      	ldr	r3, [pc, #416]	; (110c4 <RADIO_SetAttr+0x1e4>)
   10f24:	611d      	str	r5, [r3, #16]
   10f26:	2400      	movs	r4, #0
   10f28:	0020      	movs	r0, r4
   10f2a:	b005      	add	sp, #20
   10f2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10f2e:	796e      	ldrb	r6, [r5, #5]
   10f30:	2e00      	cmp	r6, #0
   10f32:	d109      	bne.n	10f48 <RADIO_SetAttr+0x68>
   10f34:	4b63      	ldr	r3, [pc, #396]	; (110c4 <RADIO_SetAttr+0x1e4>)
   10f36:	001a      	movs	r2, r3
   10f38:	649e      	str	r6, [r3, #72]	; 0x48
   10f3a:	879e      	strh	r6, [r3, #60]	; 0x3c
   10f3c:	87de      	strh	r6, [r3, #62]	; 0x3e
   10f3e:	3240      	adds	r2, #64	; 0x40
   10f40:	3341      	adds	r3, #65	; 0x41
   10f42:	7016      	strb	r6, [r2, #0]
   10f44:	701e      	strb	r6, [r3, #0]
   10f46:	e7ee      	b.n	10f26 <RADIO_SetAttr+0x46>
   10f48:	882b      	ldrh	r3, [r5, #0]
   10f4a:	2403      	movs	r4, #3
   10f4c:	9301      	str	r3, [sp, #4]
   10f4e:	2b00      	cmp	r3, #0
   10f50:	d0ea      	beq.n	10f28 <RADIO_SetAttr+0x48>
   10f52:	792f      	ldrb	r7, [r5, #4]
   10f54:	2f00      	cmp	r7, #0
   10f56:	d0e7      	beq.n	10f28 <RADIO_SetAttr+0x48>
   10f58:	20fa      	movs	r0, #250	; 0xfa
   10f5a:	0080      	lsls	r0, r0, #2
   10f5c:	0039      	movs	r1, r7
   10f5e:	4358      	muls	r0, r3
   10f60:	4b59      	ldr	r3, [pc, #356]	; (110c8 <RADIO_SetAttr+0x1e8>)
   10f62:	4798      	blx	r3
   10f64:	4b59      	ldr	r3, [pc, #356]	; (110cc <RADIO_SetAttr+0x1ec>)
   10f66:	4798      	blx	r3
   10f68:	4959      	ldr	r1, [pc, #356]	; (110d0 <RADIO_SetAttr+0x1f0>)
   10f6a:	9002      	str	r0, [sp, #8]
   10f6c:	4b59      	ldr	r3, [pc, #356]	; (110d4 <RADIO_SetAttr+0x1f4>)
   10f6e:	4798      	blx	r3
   10f70:	9003      	str	r0, [sp, #12]
   10f72:	2800      	cmp	r0, #0
   10f74:	d1d8      	bne.n	10f28 <RADIO_SetAttr+0x48>
   10f76:	2302      	movs	r3, #2
   10f78:	5eed      	ldrsh	r5, [r5, r3]
   10f7a:	9802      	ldr	r0, [sp, #8]
   10f7c:	4b56      	ldr	r3, [pc, #344]	; (110d8 <RADIO_SetAttr+0x1f8>)
   10f7e:	4798      	blx	r3
   10f80:	466b      	mov	r3, sp
   10f82:	4c50      	ldr	r4, [pc, #320]	; (110c4 <RADIO_SetAttr+0x1e4>)
   10f84:	889b      	ldrh	r3, [r3, #4]
   10f86:	64a0      	str	r0, [r4, #72]	; 0x48
   10f88:	87a3      	strh	r3, [r4, #60]	; 0x3c
   10f8a:	0023      	movs	r3, r4
   10f8c:	87e5      	strh	r5, [r4, #62]	; 0x3e
   10f8e:	3340      	adds	r3, #64	; 0x40
   10f90:	3441      	adds	r4, #65	; 0x41
   10f92:	701f      	strb	r7, [r3, #0]
   10f94:	7026      	strb	r6, [r4, #0]
   10f96:	e7c6      	b.n	10f26 <RADIO_SetAttr+0x46>
   10f98:	782a      	ldrb	r2, [r5, #0]
   10f9a:	4b4a      	ldr	r3, [pc, #296]	; (110c4 <RADIO_SetAttr+0x1e4>)
   10f9c:	761a      	strb	r2, [r3, #24]
   10f9e:	e7c2      	b.n	10f26 <RADIO_SetAttr+0x46>
   10fa0:	4a4e      	ldr	r2, [pc, #312]	; (110dc <RADIO_SetAttr+0x1fc>)
   10fa2:	682b      	ldr	r3, [r5, #0]
   10fa4:	1899      	adds	r1, r3, r2
   10fa6:	4a4e      	ldr	r2, [pc, #312]	; (110e0 <RADIO_SetAttr+0x200>)
   10fa8:	4291      	cmp	r1, r2
   10faa:	d90a      	bls.n	10fc2 <RADIO_SetAttr+0xe2>
   10fac:	4a4d      	ldr	r2, [pc, #308]	; (110e4 <RADIO_SetAttr+0x204>)
   10fae:	494e      	ldr	r1, [pc, #312]	; (110e8 <RADIO_SetAttr+0x208>)
   10fb0:	189a      	adds	r2, r3, r2
   10fb2:	428a      	cmp	r2, r1
   10fb4:	d905      	bls.n	10fc2 <RADIO_SetAttr+0xe2>
   10fb6:	4a4d      	ldr	r2, [pc, #308]	; (110ec <RADIO_SetAttr+0x20c>)
   10fb8:	494d      	ldr	r1, [pc, #308]	; (110f0 <RADIO_SetAttr+0x210>)
   10fba:	189a      	adds	r2, r3, r2
   10fbc:	2405      	movs	r4, #5
   10fbe:	428a      	cmp	r2, r1
   10fc0:	d8b2      	bhi.n	10f28 <RADIO_SetAttr+0x48>
   10fc2:	4a40      	ldr	r2, [pc, #256]	; (110c4 <RADIO_SetAttr+0x1e4>)
   10fc4:	6013      	str	r3, [r2, #0]
   10fc6:	e7ae      	b.n	10f26 <RADIO_SetAttr+0x46>
   10fc8:	682a      	ldr	r2, [r5, #0]
   10fca:	4b3e      	ldr	r3, [pc, #248]	; (110c4 <RADIO_SetAttr+0x1e4>)
   10fcc:	605a      	str	r2, [r3, #4]
   10fce:	e7aa      	b.n	10f26 <RADIO_SetAttr+0x46>
   10fd0:	882a      	ldrh	r2, [r5, #0]
   10fd2:	4b3c      	ldr	r3, [pc, #240]	; (110c4 <RADIO_SetAttr+0x1e4>)
   10fd4:	829a      	strh	r2, [r3, #20]
   10fd6:	e7a6      	b.n	10f26 <RADIO_SetAttr+0x46>
   10fd8:	4b3a      	ldr	r3, [pc, #232]	; (110c4 <RADIO_SetAttr+0x1e4>)
   10fda:	782a      	ldrb	r2, [r5, #0]
   10fdc:	3303      	adds	r3, #3
   10fde:	77da      	strb	r2, [r3, #31]
   10fe0:	e7a1      	b.n	10f26 <RADIO_SetAttr+0x46>
   10fe2:	782a      	ldrb	r2, [r5, #0]
   10fe4:	2405      	movs	r4, #5
   10fe6:	2a01      	cmp	r2, #1
   10fe8:	d89e      	bhi.n	10f28 <RADIO_SetAttr+0x48>
   10fea:	4b36      	ldr	r3, [pc, #216]	; (110c4 <RADIO_SetAttr+0x1e4>)
   10fec:	3304      	adds	r3, #4
   10fee:	e7f6      	b.n	10fde <RADIO_SetAttr+0xfe>
   10ff0:	782a      	ldrb	r2, [r5, #0]
   10ff2:	2405      	movs	r4, #5
   10ff4:	2a01      	cmp	r2, #1
   10ff6:	d900      	bls.n	10ffa <RADIO_SetAttr+0x11a>
   10ff8:	e796      	b.n	10f28 <RADIO_SetAttr+0x48>
   10ffa:	4b32      	ldr	r3, [pc, #200]	; (110c4 <RADIO_SetAttr+0x1e4>)
   10ffc:	3306      	adds	r3, #6
   10ffe:	e7ee      	b.n	10fde <RADIO_SetAttr+0xfe>
   11000:	782a      	ldrb	r2, [r5, #0]
   11002:	2405      	movs	r4, #5
   11004:	1fd3      	subs	r3, r2, #7
   11006:	2b02      	cmp	r3, #2
   11008:	d900      	bls.n	1100c <RADIO_SetAttr+0x12c>
   1100a:	e78d      	b.n	10f28 <RADIO_SetAttr+0x48>
   1100c:	4b2d      	ldr	r3, [pc, #180]	; (110c4 <RADIO_SetAttr+0x1e4>)
   1100e:	3336      	adds	r3, #54	; 0x36
   11010:	701a      	strb	r2, [r3, #0]
   11012:	e788      	b.n	10f26 <RADIO_SetAttr+0x46>
   11014:	4b2b      	ldr	r3, [pc, #172]	; (110c4 <RADIO_SetAttr+0x1e4>)
   11016:	782a      	ldrb	r2, [r5, #0]
   11018:	3305      	adds	r3, #5
   1101a:	e7e0      	b.n	10fde <RADIO_SetAttr+0xfe>
   1101c:	782a      	ldrb	r2, [r5, #0]
   1101e:	2405      	movs	r4, #5
   11020:	2a01      	cmp	r2, #1
   11022:	d900      	bls.n	11026 <RADIO_SetAttr+0x146>
   11024:	e780      	b.n	10f28 <RADIO_SetAttr+0x48>
   11026:	4b27      	ldr	r3, [pc, #156]	; (110c4 <RADIO_SetAttr+0x1e4>)
   11028:	3334      	adds	r3, #52	; 0x34
   1102a:	e7f1      	b.n	11010 <RADIO_SetAttr+0x130>
   1102c:	882a      	ldrh	r2, [r5, #0]
   1102e:	4b25      	ldr	r3, [pc, #148]	; (110c4 <RADIO_SetAttr+0x1e4>)
   11030:	82da      	strh	r2, [r3, #22]
   11032:	e778      	b.n	10f26 <RADIO_SetAttr+0x46>
   11034:	782a      	ldrb	r2, [r5, #0]
   11036:	2405      	movs	r4, #5
   11038:	1e53      	subs	r3, r2, #1
   1103a:	2b03      	cmp	r3, #3
   1103c:	d900      	bls.n	11040 <RADIO_SetAttr+0x160>
   1103e:	e773      	b.n	10f28 <RADIO_SetAttr+0x48>
   11040:	4b20      	ldr	r3, [pc, #128]	; (110c4 <RADIO_SetAttr+0x1e4>)
   11042:	3333      	adds	r3, #51	; 0x33
   11044:	e7e4      	b.n	11010 <RADIO_SetAttr+0x130>
   11046:	4b1f      	ldr	r3, [pc, #124]	; (110c4 <RADIO_SetAttr+0x1e4>)
   11048:	682a      	ldr	r2, [r5, #0]
   1104a:	60da      	str	r2, [r3, #12]
   1104c:	682a      	ldr	r2, [r5, #0]
   1104e:	4b1d      	ldr	r3, [pc, #116]	; (110c4 <RADIO_SetAttr+0x1e4>)
   11050:	609a      	str	r2, [r3, #8]
   11052:	e768      	b.n	10f26 <RADIO_SetAttr+0x46>
   11054:	782a      	ldrb	r2, [r5, #0]
   11056:	2405      	movs	r4, #5
   11058:	2a03      	cmp	r2, #3
   1105a:	d900      	bls.n	1105e <RADIO_SetAttr+0x17e>
   1105c:	e764      	b.n	10f28 <RADIO_SetAttr+0x48>
   1105e:	4b19      	ldr	r3, [pc, #100]	; (110c4 <RADIO_SetAttr+0x1e4>)
   11060:	3337      	adds	r3, #55	; 0x37
   11062:	e7d5      	b.n	11010 <RADIO_SetAttr+0x130>
   11064:	782a      	ldrb	r2, [r5, #0]
   11066:	2405      	movs	r4, #5
   11068:	1e53      	subs	r3, r2, #1
   1106a:	2b16      	cmp	r3, #22
   1106c:	d900      	bls.n	11070 <RADIO_SetAttr+0x190>
   1106e:	e75b      	b.n	10f28 <RADIO_SetAttr+0x48>
   11070:	4b14      	ldr	r3, [pc, #80]	; (110c4 <RADIO_SetAttr+0x1e4>)
   11072:	3338      	adds	r3, #56	; 0x38
   11074:	e7cc      	b.n	11010 <RADIO_SetAttr+0x130>
   11076:	782a      	ldrb	r2, [r5, #0]
   11078:	2405      	movs	r4, #5
   1107a:	1e53      	subs	r3, r2, #1
   1107c:	2b16      	cmp	r3, #22
   1107e:	d900      	bls.n	11082 <RADIO_SetAttr+0x1a2>
   11080:	e752      	b.n	10f28 <RADIO_SetAttr+0x48>
   11082:	4b10      	ldr	r3, [pc, #64]	; (110c4 <RADIO_SetAttr+0x1e4>)
   11084:	3339      	adds	r3, #57	; 0x39
   11086:	e7c3      	b.n	11010 <RADIO_SetAttr+0x130>
   11088:	4b0e      	ldr	r3, [pc, #56]	; (110c4 <RADIO_SetAttr+0x1e4>)
   1108a:	0029      	movs	r1, r5
   1108c:	3302      	adds	r3, #2
   1108e:	7fda      	ldrb	r2, [r3, #31]
   11090:	4818      	ldr	r0, [pc, #96]	; (110f4 <RADIO_SetAttr+0x214>)
   11092:	4b19      	ldr	r3, [pc, #100]	; (110f8 <RADIO_SetAttr+0x218>)
   11094:	4798      	blx	r3
   11096:	e746      	b.n	10f26 <RADIO_SetAttr+0x46>
   11098:	782b      	ldrb	r3, [r5, #0]
   1109a:	1c1a      	adds	r2, r3, #0
   1109c:	2b08      	cmp	r3, #8
   1109e:	d900      	bls.n	110a2 <RADIO_SetAttr+0x1c2>
   110a0:	2208      	movs	r2, #8
   110a2:	4b08      	ldr	r3, [pc, #32]	; (110c4 <RADIO_SetAttr+0x1e4>)
   110a4:	3302      	adds	r3, #2
   110a6:	e79a      	b.n	10fde <RADIO_SetAttr+0xfe>
   110a8:	2405      	movs	r4, #5
   110aa:	782a      	ldrb	r2, [r5, #0]
   110ac:	1fd3      	subs	r3, r2, #7
   110ae:	42a3      	cmp	r3, r4
   110b0:	d900      	bls.n	110b4 <RADIO_SetAttr+0x1d4>
   110b2:	e739      	b.n	10f28 <RADIO_SetAttr+0x48>
   110b4:	4b03      	ldr	r3, [pc, #12]	; (110c4 <RADIO_SetAttr+0x1e4>)
   110b6:	3335      	adds	r3, #53	; 0x35
   110b8:	e7aa      	b.n	11010 <RADIO_SetAttr+0x130>
   110ba:	2405      	movs	r4, #5
   110bc:	e734      	b.n	10f28 <RADIO_SetAttr+0x48>
   110be:	46c0      	nop			; (mov r8, r8)
   110c0:	00011815 	.word	0x00011815
   110c4:	20001fd8 	.word	0x20001fd8
   110c8:	00012ba9 	.word	0x00012ba9
   110cc:	00013d35 	.word	0x00013d35
   110d0:	43fa0000 	.word	0x43fa0000
   110d4:	00012da5 	.word	0x00012da5
   110d8:	00012e89 	.word	0x00012e89
   110dc:	f7d58bc0 	.word	0xf7d58bc0
   110e0:	0243d580 	.word	0x0243d580
   110e4:	e78fe580 	.word	0xe78fe580
   110e8:	06dac2c0 	.word	0x06dac2c0
   110ec:	cc9eec80 	.word	0xcc9eec80
   110f0:	096ae380 	.word	0x096ae380
   110f4:	20001ff1 	.word	0x20001ff1
   110f8:	00015c7d 	.word	0x00015c7d

000110fc <RADIO_Init>:
   110fc:	b510      	push	{r4, lr}
   110fe:	4b0c      	ldr	r3, [pc, #48]	; (11130 <RADIO_Init+0x34>)
   11100:	4798      	blx	r3
   11102:	4b0c      	ldr	r3, [pc, #48]	; (11134 <RADIO_Init+0x38>)
   11104:	201f      	movs	r0, #31
   11106:	4798      	blx	r3
   11108:	4c0b      	ldr	r4, [pc, #44]	; (11138 <RADIO_Init+0x3c>)
   1110a:	490c      	ldr	r1, [pc, #48]	; (1113c <RADIO_Init+0x40>)
   1110c:	2001      	movs	r0, #1
   1110e:	47a0      	blx	r4
   11110:	490b      	ldr	r1, [pc, #44]	; (11140 <RADIO_Init+0x44>)
   11112:	2002      	movs	r0, #2
   11114:	47a0      	blx	r4
   11116:	490b      	ldr	r1, [pc, #44]	; (11144 <RADIO_Init+0x48>)
   11118:	2004      	movs	r0, #4
   1111a:	47a0      	blx	r4
   1111c:	490a      	ldr	r1, [pc, #40]	; (11148 <RADIO_Init+0x4c>)
   1111e:	2008      	movs	r0, #8
   11120:	47a0      	blx	r4
   11122:	490a      	ldr	r1, [pc, #40]	; (1114c <RADIO_Init+0x50>)
   11124:	2010      	movs	r0, #16
   11126:	47a0      	blx	r4
   11128:	4909      	ldr	r1, [pc, #36]	; (11150 <RADIO_Init+0x54>)
   1112a:	2020      	movs	r0, #32
   1112c:	47a0      	blx	r4
   1112e:	bd10      	pop	{r4, pc}
   11130:	00011f01 	.word	0x00011f01
   11134:	00011821 	.word	0x00011821
   11138:	00005495 	.word	0x00005495
   1113c:	000115ad 	.word	0x000115ad
   11140:	00011625 	.word	0x00011625
   11144:	00011695 	.word	0x00011695
   11148:	000116e5 	.word	0x000116e5
   1114c:	0001170d 	.word	0x0001170d
   11150:	00011735 	.word	0x00011735

00011154 <Radio_WriteFrequency>:
   11154:	b570      	push	{r4, r5, r6, lr}
   11156:	490d      	ldr	r1, [pc, #52]	; (1118c <Radio_WriteFrequency+0x38>)
   11158:	4d0d      	ldr	r5, [pc, #52]	; (11190 <Radio_WriteFrequency+0x3c>)
   1115a:	0006      	movs	r6, r0
   1115c:	47a8      	blx	r5
   1115e:	4b0d      	ldr	r3, [pc, #52]	; (11194 <Radio_WriteFrequency+0x40>)
   11160:	0004      	movs	r4, r0
   11162:	490a      	ldr	r1, [pc, #40]	; (1118c <Radio_WriteFrequency+0x38>)
   11164:	0030      	movs	r0, r6
   11166:	4798      	blx	r3
   11168:	0208      	lsls	r0, r1, #8
   1116a:	4908      	ldr	r1, [pc, #32]	; (1118c <Radio_WriteFrequency+0x38>)
   1116c:	47a8      	blx	r5
   1116e:	0224      	lsls	r4, r4, #8
   11170:	1904      	adds	r4, r0, r4
   11172:	0c21      	lsrs	r1, r4, #16
   11174:	4d08      	ldr	r5, [pc, #32]	; (11198 <Radio_WriteFrequency+0x44>)
   11176:	b2c9      	uxtb	r1, r1
   11178:	2006      	movs	r0, #6
   1117a:	47a8      	blx	r5
   1117c:	0a21      	lsrs	r1, r4, #8
   1117e:	b2c9      	uxtb	r1, r1
   11180:	2007      	movs	r0, #7
   11182:	47a8      	blx	r5
   11184:	b2e1      	uxtb	r1, r4
   11186:	2008      	movs	r0, #8
   11188:	47a8      	blx	r5
   1118a:	bd70      	pop	{r4, r5, r6, pc}
   1118c:	00003d09 	.word	0x00003d09
   11190:	00012a95 	.word	0x00012a95
   11194:	00012ba1 	.word	0x00012ba1
   11198:	000053c1 	.word	0x000053c1

0001119c <Radio_WriteConfiguration>:
   1119c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1119e:	4cb0      	ldr	r4, [pc, #704]	; (11460 <Radio_WriteConfiguration+0x2c4>)
   111a0:	2200      	movs	r2, #0
   111a2:	0023      	movs	r3, r4
   111a4:	b085      	sub	sp, #20
   111a6:	9002      	str	r0, [sp, #8]
   111a8:	3334      	adds	r3, #52	; 0x34
   111aa:	0010      	movs	r0, r2
   111ac:	7819      	ldrb	r1, [r3, #0]
   111ae:	4bad      	ldr	r3, [pc, #692]	; (11464 <Radio_WriteConfiguration+0x2c8>)
   111b0:	4798      	blx	r3
   111b2:	4bad      	ldr	r3, [pc, #692]	; (11468 <Radio_WriteConfiguration+0x2cc>)
   111b4:	6820      	ldr	r0, [r4, #0]
   111b6:	4798      	blx	r3
   111b8:	1ce3      	adds	r3, r4, #3
   111ba:	1d62      	adds	r2, r4, #5
   111bc:	7fdb      	ldrb	r3, [r3, #31]
   111be:	7fd2      	ldrb	r2, [r2, #31]
   111c0:	b25b      	sxtb	r3, r3
   111c2:	4eaa      	ldr	r6, [pc, #680]	; (1146c <Radio_WriteConfiguration+0x2d0>)
   111c4:	4daa      	ldr	r5, [pc, #680]	; (11470 <Radio_WriteConfiguration+0x2d4>)
   111c6:	2a00      	cmp	r2, #0
   111c8:	d000      	beq.n	111cc <Radio_WriteConfiguration+0x30>
   111ca:	e0fc      	b.n	113c6 <Radio_WriteConfiguration+0x22a>
   111cc:	1c1f      	adds	r7, r3, #0
   111ce:	2b0f      	cmp	r3, #15
   111d0:	dc00      	bgt.n	111d4 <Radio_WriteConfiguration+0x38>
   111d2:	e0ec      	b.n	113ae <Radio_WriteConfiguration+0x212>
   111d4:	270f      	movs	r7, #15
   111d6:	b27b      	sxtb	r3, r7
   111d8:	204d      	movs	r0, #77	; 0x4d
   111da:	9301      	str	r3, [sp, #4]
   111dc:	47b0      	blx	r6
   111de:	21f8      	movs	r1, #248	; 0xf8
   111e0:	4008      	ands	r0, r1
   111e2:	39f4      	subs	r1, #244	; 0xf4
   111e4:	4301      	orrs	r1, r0
   111e6:	204d      	movs	r0, #77	; 0x4d
   111e8:	47a8      	blx	r5
   111ea:	b27b      	sxtb	r3, r7
   111ec:	2b00      	cmp	r3, #0
   111ee:	db00      	blt.n	111f2 <Radio_WriteConfiguration+0x56>
   111f0:	e0e4      	b.n	113bc <Radio_WriteConfiguration+0x220>
   111f2:	3703      	adds	r7, #3
   111f4:	b2f9      	uxtb	r1, r7
   111f6:	2720      	movs	r7, #32
   111f8:	4339      	orrs	r1, r7
   111fa:	2009      	movs	r0, #9
   111fc:	47a8      	blx	r5
   111fe:	0023      	movs	r3, r4
   11200:	3334      	adds	r3, #52	; 0x34
   11202:	781f      	ldrb	r7, [r3, #0]
   11204:	2f01      	cmp	r7, #1
   11206:	d000      	beq.n	1120a <Radio_WriteConfiguration+0x6e>
   11208:	e144      	b.n	11494 <Radio_WriteConfiguration+0x2f8>
   1120a:	7e21      	ldrb	r1, [r4, #24]
   1120c:	2039      	movs	r0, #57	; 0x39
   1120e:	47a8      	blx	r5
   11210:	4b98      	ldr	r3, [pc, #608]	; (11474 <Radio_WriteConfiguration+0x2d8>)
   11212:	201d      	movs	r0, #29
   11214:	7819      	ldrb	r1, [r3, #0]
   11216:	0023      	movs	r3, r4
   11218:	3333      	adds	r3, #51	; 0x33
   1121a:	781b      	ldrb	r3, [r3, #0]
   1121c:	0109      	lsls	r1, r1, #4
   1121e:	005b      	lsls	r3, r3, #1
   11220:	4319      	orrs	r1, r3
   11222:	1de3      	adds	r3, r4, #7
   11224:	7fdb      	ldrb	r3, [r3, #31]
   11226:	401f      	ands	r7, r3
   11228:	4339      	orrs	r1, r7
   1122a:	b2c9      	uxtb	r1, r1
   1122c:	47a8      	blx	r5
   1122e:	1d23      	adds	r3, r4, #4
   11230:	7fd9      	ldrb	r1, [r3, #31]
   11232:	2304      	movs	r3, #4
   11234:	0089      	lsls	r1, r1, #2
   11236:	4019      	ands	r1, r3
   11238:	0023      	movs	r3, r4
   1123a:	3335      	adds	r3, #53	; 0x35
   1123c:	781b      	ldrb	r3, [r3, #0]
   1123e:	201e      	movs	r0, #30
   11240:	011b      	lsls	r3, r3, #4
   11242:	4319      	orrs	r1, r3
   11244:	9b02      	ldr	r3, [sp, #8]
   11246:	059b      	lsls	r3, r3, #22
   11248:	0f9b      	lsrs	r3, r3, #30
   1124a:	4319      	orrs	r1, r3
   1124c:	b2c9      	uxtb	r1, r1
   1124e:	47a8      	blx	r5
   11250:	2300      	movs	r3, #0
   11252:	8ae1      	ldrh	r1, [r4, #22]
   11254:	4299      	cmp	r1, r3
   11256:	d011      	beq.n	1127c <Radio_WriteConfiguration+0xe0>
   11258:	4a86      	ldr	r2, [pc, #536]	; (11474 <Radio_WriteConfiguration+0x2d8>)
   1125a:	7812      	ldrb	r2, [r2, #0]
   1125c:	2a08      	cmp	r2, #8
   1125e:	d100      	bne.n	11262 <Radio_WriteConfiguration+0xc6>
   11260:	e0e4      	b.n	1142c <Radio_WriteConfiguration+0x290>
   11262:	2a09      	cmp	r2, #9
   11264:	d100      	bne.n	11268 <Radio_WriteConfiguration+0xcc>
   11266:	e0e3      	b.n	11430 <Radio_WriteConfiguration+0x294>
   11268:	2a07      	cmp	r2, #7
   1126a:	d000      	beq.n	1126e <Radio_WriteConfiguration+0xd2>
   1126c:	e0e3      	b.n	11436 <Radio_WriteConfiguration+0x29a>
   1126e:	337d      	adds	r3, #125	; 0x7d
   11270:	4359      	muls	r1, r3
   11272:	0023      	movs	r3, r4
   11274:	3335      	adds	r3, #53	; 0x35
   11276:	781b      	ldrb	r3, [r3, #0]
   11278:	40d9      	lsrs	r1, r3
   1127a:	000b      	movs	r3, r1
   1127c:	b2d9      	uxtb	r1, r3
   1127e:	2024      	movs	r0, #36	; 0x24
   11280:	4d7b      	ldr	r5, [pc, #492]	; (11470 <Radio_WriteConfiguration+0x2d4>)
   11282:	47a8      	blx	r5
   11284:	466b      	mov	r3, sp
   11286:	201f      	movs	r0, #31
   11288:	7a19      	ldrb	r1, [r3, #8]
   1128a:	47a8      	blx	r5
   1128c:	2026      	movs	r0, #38	; 0x26
   1128e:	47b0      	blx	r6
   11290:	0023      	movs	r3, r4
   11292:	3335      	adds	r3, #53	; 0x35
   11294:	781b      	ldrb	r3, [r3, #0]
   11296:	2b0c      	cmp	r3, #12
   11298:	d105      	bne.n	112a6 <Radio_WriteConfiguration+0x10a>
   1129a:	0023      	movs	r3, r4
   1129c:	3336      	adds	r3, #54	; 0x36
   1129e:	781b      	ldrb	r3, [r3, #0]
   112a0:	3b07      	subs	r3, #7
   112a2:	2b01      	cmp	r3, #1
   112a4:	d906      	bls.n	112b4 <Radio_WriteConfiguration+0x118>
   112a6:	6b62      	ldr	r2, [r4, #52]	; 0x34
   112a8:	4b73      	ldr	r3, [pc, #460]	; (11478 <Radio_WriteConfiguration+0x2dc>)
   112aa:	4013      	ands	r3, r2
   112ac:	4a73      	ldr	r2, [pc, #460]	; (1147c <Radio_WriteConfiguration+0x2e0>)
   112ae:	4293      	cmp	r3, r2
   112b0:	d000      	beq.n	112b4 <Radio_WriteConfiguration+0x118>
   112b2:	e0c2      	b.n	1143a <Radio_WriteConfiguration+0x29e>
   112b4:	2108      	movs	r1, #8
   112b6:	4308      	orrs	r0, r1
   112b8:	b2c0      	uxtb	r0, r0
   112ba:	2104      	movs	r1, #4
   112bc:	4301      	orrs	r1, r0
   112be:	2026      	movs	r0, #38	; 0x26
   112c0:	47a8      	blx	r5
   112c2:	2031      	movs	r0, #49	; 0x31
   112c4:	47b0      	blx	r6
   112c6:	21f8      	movs	r1, #248	; 0xf8
   112c8:	4008      	ands	r0, r1
   112ca:	39f5      	subs	r1, #245	; 0xf5
   112cc:	4301      	orrs	r1, r0
   112ce:	2031      	movs	r0, #49	; 0x31
   112d0:	47a8      	blx	r5
   112d2:	210a      	movs	r1, #10
   112d4:	2037      	movs	r0, #55	; 0x37
   112d6:	47a8      	blx	r5
   112d8:	0023      	movs	r3, r4
   112da:	3331      	adds	r3, #49	; 0x31
   112dc:	781b      	ldrb	r3, [r3, #0]
   112de:	2b12      	cmp	r3, #18
   112e0:	d11e      	bne.n	11320 <Radio_WriteConfiguration+0x184>
   112e2:	0023      	movs	r3, r4
   112e4:	3336      	adds	r3, #54	; 0x36
   112e6:	781b      	ldrb	r3, [r3, #0]
   112e8:	3b07      	subs	r3, #7
   112ea:	2b01      	cmp	r3, #1
   112ec:	d80b      	bhi.n	11306 <Radio_WriteConfiguration+0x16a>
   112ee:	2031      	movs	r0, #49	; 0x31
   112f0:	47b0      	blx	r6
   112f2:	217f      	movs	r1, #127	; 0x7f
   112f4:	4001      	ands	r1, r0
   112f6:	2031      	movs	r0, #49	; 0x31
   112f8:	47a8      	blx	r5
   112fa:	2140      	movs	r1, #64	; 0x40
   112fc:	202f      	movs	r0, #47	; 0x2f
   112fe:	47a8      	blx	r5
   11300:	2100      	movs	r1, #0
   11302:	2030      	movs	r0, #48	; 0x30
   11304:	47a8      	blx	r5
   11306:	0023      	movs	r3, r4
   11308:	3336      	adds	r3, #54	; 0x36
   1130a:	781b      	ldrb	r3, [r3, #0]
   1130c:	2b09      	cmp	r3, #9
   1130e:	d107      	bne.n	11320 <Radio_WriteConfiguration+0x184>
   11310:	2031      	movs	r0, #49	; 0x31
   11312:	47b0      	blx	r6
   11314:	2180      	movs	r1, #128	; 0x80
   11316:	4249      	negs	r1, r1
   11318:	4301      	orrs	r1, r0
   1131a:	b2c9      	uxtb	r1, r1
   1131c:	2031      	movs	r0, #49	; 0x31
   1131e:	47a8      	blx	r5
   11320:	2033      	movs	r0, #51	; 0x33
   11322:	47b0      	blx	r6
   11324:	1da3      	adds	r3, r4, #6
   11326:	7fd9      	ldrb	r1, [r3, #31]
   11328:	2340      	movs	r3, #64	; 0x40
   1132a:	0189      	lsls	r1, r1, #6
   1132c:	4398      	bics	r0, r3
   1132e:	4019      	ands	r1, r3
   11330:	4301      	orrs	r1, r0
   11332:	b2c9      	uxtb	r1, r1
   11334:	2033      	movs	r0, #51	; 0x33
   11336:	47a8      	blx	r5
   11338:	8aa1      	ldrh	r1, [r4, #20]
   1133a:	2020      	movs	r0, #32
   1133c:	0a09      	lsrs	r1, r1, #8
   1133e:	47a8      	blx	r5
   11340:	7d21      	ldrb	r1, [r4, #20]
   11342:	2021      	movs	r0, #33	; 0x21
   11344:	47a8      	blx	r5
   11346:	2100      	movs	r1, #0
   11348:	200d      	movs	r0, #13
   1134a:	47a8      	blx	r5
   1134c:	2100      	movs	r1, #0
   1134e:	200e      	movs	r0, #14
   11350:	47a8      	blx	r5
   11352:	2100      	movs	r1, #0
   11354:	200f      	movs	r0, #15
   11356:	47a8      	blx	r5
   11358:	0023      	movs	r3, r4
   1135a:	3331      	adds	r3, #49	; 0x31
   1135c:	781b      	ldrb	r3, [r3, #0]
   1135e:	2b12      	cmp	r3, #18
   11360:	d120      	bne.n	113a4 <Radio_WriteConfiguration+0x208>
   11362:	0023      	movs	r3, r4
   11364:	3336      	adds	r3, #54	; 0x36
   11366:	781b      	ldrb	r3, [r3, #0]
   11368:	2b09      	cmp	r3, #9
   1136a:	d000      	beq.n	1136e <Radio_WriteConfiguration+0x1d2>
   1136c:	e072      	b.n	11454 <Radio_WriteConfiguration+0x2b8>
   1136e:	4a44      	ldr	r2, [pc, #272]	; (11480 <Radio_WriteConfiguration+0x2e4>)
   11370:	6823      	ldr	r3, [r4, #0]
   11372:	1899      	adds	r1, r3, r2
   11374:	4a43      	ldr	r2, [pc, #268]	; (11484 <Radio_WriteConfiguration+0x2e8>)
   11376:	4291      	cmp	r1, r2
   11378:	d862      	bhi.n	11440 <Radio_WriteConfiguration+0x2a4>
   1137a:	2102      	movs	r1, #2
   1137c:	2036      	movs	r0, #54	; 0x36
   1137e:	47a8      	blx	r5
   11380:	2164      	movs	r1, #100	; 0x64
   11382:	203a      	movs	r0, #58	; 0x3a
   11384:	47a8      	blx	r5
   11386:	0023      	movs	r3, r4
   11388:	3336      	adds	r3, #54	; 0x36
   1138a:	781b      	ldrb	r3, [r3, #0]
   1138c:	2165      	movs	r1, #101	; 0x65
   1138e:	203a      	movs	r0, #58	; 0x3a
   11390:	2b09      	cmp	r3, #9
   11392:	d162      	bne.n	1145a <Radio_WriteConfiguration+0x2be>
   11394:	3406      	adds	r4, #6
   11396:	7fe3      	ldrb	r3, [r4, #31]
   11398:	2b01      	cmp	r3, #1
   1139a:	d15e      	bne.n	1145a <Radio_WriteConfiguration+0x2be>
   1139c:	47a8      	blx	r5
   1139e:	2119      	movs	r1, #25
   113a0:	203b      	movs	r0, #59	; 0x3b
   113a2:	47a8      	blx	r5
   113a4:	21ff      	movs	r1, #255	; 0xff
   113a6:	2012      	movs	r0, #18
   113a8:	47a8      	blx	r5
   113aa:	b005      	add	sp, #20
   113ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
   113ae:	b25b      	sxtb	r3, r3
   113b0:	3303      	adds	r3, #3
   113b2:	db00      	blt.n	113b6 <Radio_WriteConfiguration+0x21a>
   113b4:	e70f      	b.n	111d6 <Radio_WriteConfiguration+0x3a>
   113b6:	4b34      	ldr	r3, [pc, #208]	; (11488 <Radio_WriteConfiguration+0x2ec>)
   113b8:	781f      	ldrb	r7, [r3, #0]
   113ba:	e70c      	b.n	111d6 <Radio_WriteConfiguration+0x3a>
   113bc:	2170      	movs	r1, #112	; 0x70
   113be:	9b01      	ldr	r3, [sp, #4]
   113c0:	4319      	orrs	r1, r3
   113c2:	b2c9      	uxtb	r1, r1
   113c4:	e719      	b.n	111fa <Radio_WriteConfiguration+0x5e>
   113c6:	2b01      	cmp	r3, #1
   113c8:	dd07      	ble.n	113da <Radio_WriteConfiguration+0x23e>
   113ca:	2714      	movs	r7, #20
   113cc:	2b13      	cmp	r3, #19
   113ce:	dc06      	bgt.n	113de <Radio_WriteConfiguration+0x242>
   113d0:	1c1f      	adds	r7, r3, #0
   113d2:	2b11      	cmp	r3, #17
   113d4:	dd02      	ble.n	113dc <Radio_WriteConfiguration+0x240>
   113d6:	2711      	movs	r7, #17
   113d8:	e000      	b.n	113dc <Radio_WriteConfiguration+0x240>
   113da:	2702      	movs	r7, #2
   113dc:	b27f      	sxtb	r7, r7
   113de:	200b      	movs	r0, #11
   113e0:	47b0      	blx	r6
   113e2:	9003      	str	r0, [sp, #12]
   113e4:	204d      	movs	r0, #77	; 0x4d
   113e6:	47b0      	blx	r6
   113e8:	2307      	movs	r3, #7
   113ea:	4398      	bics	r0, r3
   113ec:	b2c1      	uxtb	r1, r0
   113ee:	2f14      	cmp	r7, #20
   113f0:	d112      	bne.n	11418 <Radio_WriteConfiguration+0x27c>
   113f2:	4319      	orrs	r1, r3
   113f4:	9b03      	ldr	r3, [sp, #12]
   113f6:	37cb      	adds	r7, #203	; 0xcb
   113f8:	403b      	ands	r3, r7
   113fa:	001f      	movs	r7, r3
   113fc:	230f      	movs	r3, #15
   113fe:	9301      	str	r3, [sp, #4]
   11400:	204d      	movs	r0, #77	; 0x4d
   11402:	47a8      	blx	r5
   11404:	2180      	movs	r1, #128	; 0x80
   11406:	9b01      	ldr	r3, [sp, #4]
   11408:	4249      	negs	r1, r1
   1140a:	4319      	orrs	r1, r3
   1140c:	b2c9      	uxtb	r1, r1
   1140e:	2009      	movs	r0, #9
   11410:	47a8      	blx	r5
   11412:	0039      	movs	r1, r7
   11414:	200b      	movs	r0, #11
   11416:	e6f1      	b.n	111fc <Radio_WriteConfiguration+0x60>
   11418:	3f02      	subs	r7, #2
   1141a:	b27b      	sxtb	r3, r7
   1141c:	2720      	movs	r7, #32
   1141e:	2004      	movs	r0, #4
   11420:	9301      	str	r3, [sp, #4]
   11422:	9b03      	ldr	r3, [sp, #12]
   11424:	4301      	orrs	r1, r0
   11426:	431f      	orrs	r7, r3
   11428:	b2ff      	uxtb	r7, r7
   1142a:	e7e9      	b.n	11400 <Radio_WriteConfiguration+0x264>
   1142c:	23fa      	movs	r3, #250	; 0xfa
   1142e:	e71f      	b.n	11270 <Radio_WriteConfiguration+0xd4>
   11430:	23fa      	movs	r3, #250	; 0xfa
   11432:	005b      	lsls	r3, r3, #1
   11434:	e71c      	b.n	11270 <Radio_WriteConfiguration+0xd4>
   11436:	0019      	movs	r1, r3
   11438:	e71b      	b.n	11272 <Radio_WriteConfiguration+0xd6>
   1143a:	21f7      	movs	r1, #247	; 0xf7
   1143c:	4008      	ands	r0, r1
   1143e:	e73c      	b.n	112ba <Radio_WriteConfiguration+0x11e>
   11440:	4a12      	ldr	r2, [pc, #72]	; (1148c <Radio_WriteConfiguration+0x2f0>)
   11442:	189b      	adds	r3, r3, r2
   11444:	4a12      	ldr	r2, [pc, #72]	; (11490 <Radio_WriteConfiguration+0x2f4>)
   11446:	4293      	cmp	r3, r2
   11448:	d804      	bhi.n	11454 <Radio_WriteConfiguration+0x2b8>
   1144a:	2102      	movs	r1, #2
   1144c:	2036      	movs	r0, #54	; 0x36
   1144e:	47a8      	blx	r5
   11450:	217f      	movs	r1, #127	; 0x7f
   11452:	e796      	b.n	11382 <Radio_WriteConfiguration+0x1e6>
   11454:	2103      	movs	r1, #3
   11456:	2036      	movs	r0, #54	; 0x36
   11458:	e794      	b.n	11384 <Radio_WriteConfiguration+0x1e8>
   1145a:	47a8      	blx	r5
   1145c:	211d      	movs	r1, #29
   1145e:	e79f      	b.n	113a0 <Radio_WriteConfiguration+0x204>
   11460:	20001fd8 	.word	0x20001fd8
   11464:	0000c311 	.word	0x0000c311
   11468:	00011155 	.word	0x00011155
   1146c:	000053e9 	.word	0x000053e9
   11470:	000053c1 	.word	0x000053c1
   11474:	2000200e 	.word	0x2000200e
   11478:	00ffff00 	.word	0x00ffff00
   1147c:	00070b00 	.word	0x00070b00
   11480:	cc9eec80 	.word	0xcc9eec80
   11484:	096ae380 	.word	0x096ae380
   11488:	0001dabc 	.word	0x0001dabc
   1148c:	e78fe580 	.word	0xe78fe580
   11490:	06dac2c0 	.word	0x06dac2c0
   11494:	6863      	ldr	r3, [r4, #4]
   11496:	492c      	ldr	r1, [pc, #176]	; (11548 <Radio_WriteConfiguration+0x3ac>)
   11498:	0218      	lsls	r0, r3, #8
   1149a:	4b2c      	ldr	r3, [pc, #176]	; (1154c <Radio_WriteConfiguration+0x3b0>)
   1149c:	4798      	blx	r3
   1149e:	0007      	movs	r7, r0
   114a0:	0a01      	lsrs	r1, r0, #8
   114a2:	b2c9      	uxtb	r1, r1
   114a4:	2004      	movs	r0, #4
   114a6:	47a8      	blx	r5
   114a8:	b2f9      	uxtb	r1, r7
   114aa:	2005      	movs	r0, #5
   114ac:	47a8      	blx	r5
   114ae:	4b27      	ldr	r3, [pc, #156]	; (1154c <Radio_WriteConfiguration+0x3b0>)
   114b0:	68a1      	ldr	r1, [r4, #8]
   114b2:	4827      	ldr	r0, [pc, #156]	; (11550 <Radio_WriteConfiguration+0x3b4>)
   114b4:	4798      	blx	r3
   114b6:	0007      	movs	r7, r0
   114b8:	0a01      	lsrs	r1, r0, #8
   114ba:	b2c9      	uxtb	r1, r1
   114bc:	2002      	movs	r0, #2
   114be:	47a8      	blx	r5
   114c0:	b2f9      	uxtb	r1, r7
   114c2:	2003      	movs	r0, #3
   114c4:	47a8      	blx	r5
   114c6:	2100      	movs	r1, #0
   114c8:	205d      	movs	r0, #93	; 0x5d
   114ca:	47a8      	blx	r5
   114cc:	8aa1      	ldrh	r1, [r4, #20]
   114ce:	2025      	movs	r0, #37	; 0x25
   114d0:	0a09      	lsrs	r1, r1, #8
   114d2:	47a8      	blx	r5
   114d4:	7d21      	ldrb	r1, [r4, #20]
   114d6:	2026      	movs	r0, #38	; 0x26
   114d8:	47a8      	blx	r5
   114da:	219e      	movs	r1, #158	; 0x9e
   114dc:	200d      	movs	r0, #13
   114de:	47a8      	blx	r5
   114e0:	21a0      	movs	r1, #160	; 0xa0
   114e2:	2035      	movs	r0, #53	; 0x35
   114e4:	47a8      	blx	r5
   114e6:	200a      	movs	r0, #10
   114e8:	47b0      	blx	r6
   114ea:	0023      	movs	r3, r4
   114ec:	3337      	adds	r3, #55	; 0x37
   114ee:	7819      	ldrb	r1, [r3, #0]
   114f0:	2360      	movs	r3, #96	; 0x60
   114f2:	0149      	lsls	r1, r1, #5
   114f4:	4398      	bics	r0, r3
   114f6:	4301      	orrs	r1, r0
   114f8:	b2c9      	uxtb	r1, r1
   114fa:	200a      	movs	r0, #10
   114fc:	47a8      	blx	r5
   114fe:	1d23      	adds	r3, r4, #4
   11500:	7fdb      	ldrb	r3, [r3, #31]
   11502:	21c0      	movs	r1, #192	; 0xc0
   11504:	2b00      	cmp	r3, #0
   11506:	d000      	beq.n	1150a <Radio_WriteConfiguration+0x36e>
   11508:	3110      	adds	r1, #16
   1150a:	2030      	movs	r0, #48	; 0x30
   1150c:	47a8      	blx	r5
   1150e:	2600      	movs	r6, #0
   11510:	1ca3      	adds	r3, r4, #2
   11512:	7fd9      	ldrb	r1, [r3, #31]
   11514:	428e      	cmp	r6, r1
   11516:	d30d      	bcc.n	11534 <Radio_WriteConfiguration+0x398>
   11518:	2900      	cmp	r1, #0
   1151a:	d003      	beq.n	11524 <Radio_WriteConfiguration+0x388>
   1151c:	2310      	movs	r3, #16
   1151e:	3901      	subs	r1, #1
   11520:	4319      	orrs	r1, r3
   11522:	b2c9      	uxtb	r1, r1
   11524:	2027      	movs	r0, #39	; 0x27
   11526:	47a8      	blx	r5
   11528:	21ff      	movs	r1, #255	; 0xff
   1152a:	203e      	movs	r0, #62	; 0x3e
   1152c:	47a8      	blx	r5
   1152e:	21ff      	movs	r1, #255	; 0xff
   11530:	203f      	movs	r0, #63	; 0x3f
   11532:	e739      	b.n	113a8 <Radio_WriteConfiguration+0x20c>
   11534:	0030      	movs	r0, r6
   11536:	19a3      	adds	r3, r4, r6
   11538:	3028      	adds	r0, #40	; 0x28
   1153a:	7e59      	ldrb	r1, [r3, #25]
   1153c:	b2c0      	uxtb	r0, r0
   1153e:	3601      	adds	r6, #1
   11540:	47a8      	blx	r5
   11542:	b2f6      	uxtb	r6, r6
   11544:	e7e4      	b.n	11510 <Radio_WriteConfiguration+0x374>
   11546:	46c0      	nop			; (mov r8, r8)
   11548:	00003d09 	.word	0x00003d09
   1154c:	00012a95 	.word	0x00012a95
   11550:	01e84800 	.word	0x01e84800

00011554 <RADIO_getMappingAndOpmode>:
   11554:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   11556:	0006      	movs	r6, r0
   11558:	4d06      	ldr	r5, [pc, #24]	; (11574 <RADIO_getMappingAndOpmode+0x20>)
   1155a:	2040      	movs	r0, #64	; 0x40
   1155c:	001f      	movs	r7, r3
   1155e:	0014      	movs	r4, r2
   11560:	9101      	str	r1, [sp, #4]
   11562:	47a8      	blx	r5
   11564:	4004      	ands	r4, r0
   11566:	413c      	asrs	r4, r7
   11568:	2001      	movs	r0, #1
   1156a:	7034      	strb	r4, [r6, #0]
   1156c:	47a8      	blx	r5
   1156e:	9b01      	ldr	r3, [sp, #4]
   11570:	7018      	strb	r0, [r3, #0]
   11572:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
   11574:	000053e9 	.word	0x000053e9

00011578 <RADIO_UnhandledInterrupt.part.0>:
   11578:	b510      	push	{r4, lr}
   1157a:	21ff      	movs	r1, #255	; 0xff
   1157c:	2012      	movs	r0, #18
   1157e:	4b01      	ldr	r3, [pc, #4]	; (11584 <RADIO_UnhandledInterrupt.part.0+0xc>)
   11580:	4798      	blx	r3
   11582:	bd10      	pop	{r4, pc}
   11584:	000053c1 	.word	0x000053c1

00011588 <RADIO_UnhandledInterrupt>:
   11588:	b510      	push	{r4, lr}
   1158a:	2801      	cmp	r0, #1
   1158c:	d102      	bne.n	11594 <RADIO_UnhandledInterrupt+0xc>
   1158e:	4b05      	ldr	r3, [pc, #20]	; (115a4 <RADIO_UnhandledInterrupt+0x1c>)
   11590:	4798      	blx	r3
   11592:	bd10      	pop	{r4, pc}
   11594:	21ff      	movs	r1, #255	; 0xff
   11596:	203e      	movs	r0, #62	; 0x3e
   11598:	4c03      	ldr	r4, [pc, #12]	; (115a8 <RADIO_UnhandledInterrupt+0x20>)
   1159a:	47a0      	blx	r4
   1159c:	21ff      	movs	r1, #255	; 0xff
   1159e:	203f      	movs	r0, #63	; 0x3f
   115a0:	47a0      	blx	r4
   115a2:	e7f6      	b.n	11592 <RADIO_UnhandledInterrupt+0xa>
   115a4:	00011579 	.word	0x00011579
   115a8:	000053c1 	.word	0x000053c1

000115ac <RADIO_DIO0>:
   115ac:	b573      	push	{r0, r1, r4, r5, r6, lr}
   115ae:	466b      	mov	r3, sp
   115b0:	1ddc      	adds	r4, r3, #7
   115b2:	1d9d      	adds	r5, r3, #6
   115b4:	22c0      	movs	r2, #192	; 0xc0
   115b6:	2306      	movs	r3, #6
   115b8:	0028      	movs	r0, r5
   115ba:	0021      	movs	r1, r4
   115bc:	4e12      	ldr	r6, [pc, #72]	; (11608 <RADIO_DIO0+0x5c>)
   115be:	47b0      	blx	r6
   115c0:	7823      	ldrb	r3, [r4, #0]
   115c2:	7828      	ldrb	r0, [r5, #0]
   115c4:	b25a      	sxtb	r2, r3
   115c6:	b2c0      	uxtb	r0, r0
   115c8:	2a00      	cmp	r2, #0
   115ca:	da0b      	bge.n	115e4 <RADIO_DIO0+0x38>
   115cc:	2800      	cmp	r0, #0
   115ce:	d004      	beq.n	115da <RADIO_DIO0+0x2e>
   115d0:	2801      	cmp	r0, #1
   115d2:	d005      	beq.n	115e0 <RADIO_DIO0+0x34>
   115d4:	4b0d      	ldr	r3, [pc, #52]	; (1160c <RADIO_DIO0+0x60>)
   115d6:	4798      	blx	r3
   115d8:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
   115da:	4b0d      	ldr	r3, [pc, #52]	; (11610 <RADIO_DIO0+0x64>)
   115dc:	4798      	blx	r3
   115de:	e7fb      	b.n	115d8 <RADIO_DIO0+0x2c>
   115e0:	4b0c      	ldr	r3, [pc, #48]	; (11614 <RADIO_DIO0+0x68>)
   115e2:	e7fb      	b.n	115dc <RADIO_DIO0+0x30>
   115e4:	2800      	cmp	r0, #0
   115e6:	d10a      	bne.n	115fe <RADIO_DIO0+0x52>
   115e8:	2207      	movs	r2, #7
   115ea:	4013      	ands	r3, r2
   115ec:	7023      	strb	r3, [r4, #0]
   115ee:	2b03      	cmp	r3, #3
   115f0:	d101      	bne.n	115f6 <RADIO_DIO0+0x4a>
   115f2:	4b09      	ldr	r3, [pc, #36]	; (11618 <RADIO_DIO0+0x6c>)
   115f4:	e7f2      	b.n	115dc <RADIO_DIO0+0x30>
   115f6:	2b05      	cmp	r3, #5
   115f8:	d102      	bne.n	11600 <RADIO_DIO0+0x54>
   115fa:	4b08      	ldr	r3, [pc, #32]	; (1161c <RADIO_DIO0+0x70>)
   115fc:	e7ee      	b.n	115dc <RADIO_DIO0+0x30>
   115fe:	2000      	movs	r0, #0
   11600:	4b07      	ldr	r3, [pc, #28]	; (11620 <RADIO_DIO0+0x74>)
   11602:	4798      	blx	r3
   11604:	e7e8      	b.n	115d8 <RADIO_DIO0+0x2c>
   11606:	46c0      	nop			; (mov r8, r8)
   11608:	00011555 	.word	0x00011555
   1160c:	00011579 	.word	0x00011579
   11610:	00011d21 	.word	0x00011d21
   11614:	00011c25 	.word	0x00011c25
   11618:	00011ca1 	.word	0x00011ca1
   1161c:	00011d9d 	.word	0x00011d9d
   11620:	00011589 	.word	0x00011589

00011624 <RADIO_DIO1>:
   11624:	b573      	push	{r0, r1, r4, r5, r6, lr}
   11626:	466b      	mov	r3, sp
   11628:	1ddc      	adds	r4, r3, #7
   1162a:	1d9d      	adds	r5, r3, #6
   1162c:	2230      	movs	r2, #48	; 0x30
   1162e:	2304      	movs	r3, #4
   11630:	0021      	movs	r1, r4
   11632:	0028      	movs	r0, r5
   11634:	4e11      	ldr	r6, [pc, #68]	; (1167c <RADIO_DIO1+0x58>)
   11636:	47b0      	blx	r6
   11638:	7822      	ldrb	r2, [r4, #0]
   1163a:	782b      	ldrb	r3, [r5, #0]
   1163c:	b251      	sxtb	r1, r2
   1163e:	2900      	cmp	r1, #0
   11640:	da0c      	bge.n	1165c <RADIO_DIO1+0x38>
   11642:	b2db      	uxtb	r3, r3
   11644:	2b00      	cmp	r3, #0
   11646:	d004      	beq.n	11652 <RADIO_DIO1+0x2e>
   11648:	2b01      	cmp	r3, #1
   1164a:	d005      	beq.n	11658 <RADIO_DIO1+0x34>
   1164c:	4b0c      	ldr	r3, [pc, #48]	; (11680 <RADIO_DIO1+0x5c>)
   1164e:	4798      	blx	r3
   11650:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
   11652:	4b0c      	ldr	r3, [pc, #48]	; (11684 <RADIO_DIO1+0x60>)
   11654:	4798      	blx	r3
   11656:	e7fb      	b.n	11650 <RADIO_DIO1+0x2c>
   11658:	4b0b      	ldr	r3, [pc, #44]	; (11688 <RADIO_DIO1+0x64>)
   1165a:	e7fb      	b.n	11654 <RADIO_DIO1+0x30>
   1165c:	2107      	movs	r1, #7
   1165e:	b2db      	uxtb	r3, r3
   11660:	400a      	ands	r2, r1
   11662:	7022      	strb	r2, [r4, #0]
   11664:	2b00      	cmp	r3, #0
   11666:	d005      	beq.n	11674 <RADIO_DIO1+0x50>
   11668:	2b01      	cmp	r3, #1
   1166a:	d1f1      	bne.n	11650 <RADIO_DIO1+0x2c>
   1166c:	2a03      	cmp	r2, #3
   1166e:	d1ef      	bne.n	11650 <RADIO_DIO1+0x2c>
   11670:	4b06      	ldr	r3, [pc, #24]	; (1168c <RADIO_DIO1+0x68>)
   11672:	e7ef      	b.n	11654 <RADIO_DIO1+0x30>
   11674:	4b06      	ldr	r3, [pc, #24]	; (11690 <RADIO_DIO1+0x6c>)
   11676:	2a05      	cmp	r2, #5
   11678:	d1ea      	bne.n	11650 <RADIO_DIO1+0x2c>
   1167a:	e7eb      	b.n	11654 <RADIO_DIO1+0x30>
   1167c:	00011555 	.word	0x00011555
   11680:	00011579 	.word	0x00011579
   11684:	00011ba9 	.word	0x00011ba9
   11688:	0000c3f5 	.word	0x0000c3f5
   1168c:	000119d1 	.word	0x000119d1
   11690:	00011935 	.word	0x00011935

00011694 <RADIO_DIO2>:
   11694:	b573      	push	{r0, r1, r4, r5, r6, lr}
   11696:	466b      	mov	r3, sp
   11698:	1ddc      	adds	r4, r3, #7
   1169a:	1d9d      	adds	r5, r3, #6
   1169c:	220c      	movs	r2, #12
   1169e:	2302      	movs	r3, #2
   116a0:	0021      	movs	r1, r4
   116a2:	0028      	movs	r0, r5
   116a4:	4e0b      	ldr	r6, [pc, #44]	; (116d4 <RADIO_DIO2+0x40>)
   116a6:	47b0      	blx	r6
   116a8:	7823      	ldrb	r3, [r4, #0]
   116aa:	782a      	ldrb	r2, [r5, #0]
   116ac:	b259      	sxtb	r1, r3
   116ae:	2900      	cmp	r1, #0
   116b0:	da05      	bge.n	116be <RADIO_DIO2+0x2a>
   116b2:	4b09      	ldr	r3, [pc, #36]	; (116d8 <RADIO_DIO2+0x44>)
   116b4:	2a02      	cmp	r2, #2
   116b6:	d90a      	bls.n	116ce <RADIO_DIO2+0x3a>
   116b8:	4b08      	ldr	r3, [pc, #32]	; (116dc <RADIO_DIO2+0x48>)
   116ba:	4798      	blx	r3
   116bc:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
   116be:	2107      	movs	r1, #7
   116c0:	400b      	ands	r3, r1
   116c2:	7023      	strb	r3, [r4, #0]
   116c4:	2a03      	cmp	r2, #3
   116c6:	d1f9      	bne.n	116bc <RADIO_DIO2+0x28>
   116c8:	2b05      	cmp	r3, #5
   116ca:	d1f7      	bne.n	116bc <RADIO_DIO2+0x28>
   116cc:	4b04      	ldr	r3, [pc, #16]	; (116e0 <RADIO_DIO2+0x4c>)
   116ce:	4798      	blx	r3
   116d0:	e7f4      	b.n	116bc <RADIO_DIO2+0x28>
   116d2:	46c0      	nop			; (mov r8, r8)
   116d4:	00011555 	.word	0x00011555
   116d8:	0000c3f5 	.word	0x0000c3f5
   116dc:	00011579 	.word	0x00011579
   116e0:	00011905 	.word	0x00011905

000116e4 <RADIO_DIO3>:
   116e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
   116e6:	466b      	mov	r3, sp
   116e8:	4668      	mov	r0, sp
   116ea:	1ddc      	adds	r4, r3, #7
   116ec:	2203      	movs	r2, #3
   116ee:	2300      	movs	r3, #0
   116f0:	0021      	movs	r1, r4
   116f2:	3006      	adds	r0, #6
   116f4:	4d03      	ldr	r5, [pc, #12]	; (11704 <RADIO_DIO3+0x20>)
   116f6:	47a8      	blx	r5
   116f8:	7823      	ldrb	r3, [r4, #0]
   116fa:	2b7f      	cmp	r3, #127	; 0x7f
   116fc:	d901      	bls.n	11702 <RADIO_DIO3+0x1e>
   116fe:	4b02      	ldr	r3, [pc, #8]	; (11708 <RADIO_DIO3+0x24>)
   11700:	4798      	blx	r3
   11702:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
   11704:	00011555 	.word	0x00011555
   11708:	00011579 	.word	0x00011579

0001170c <RADIO_DIO4>:
   1170c:	b537      	push	{r0, r1, r2, r4, r5, lr}
   1170e:	466b      	mov	r3, sp
   11710:	4668      	mov	r0, sp
   11712:	1ddc      	adds	r4, r3, #7
   11714:	2306      	movs	r3, #6
   11716:	22c0      	movs	r2, #192	; 0xc0
   11718:	18c0      	adds	r0, r0, r3
   1171a:	0021      	movs	r1, r4
   1171c:	4d03      	ldr	r5, [pc, #12]	; (1172c <RADIO_DIO4+0x20>)
   1171e:	47a8      	blx	r5
   11720:	7823      	ldrb	r3, [r4, #0]
   11722:	2b7f      	cmp	r3, #127	; 0x7f
   11724:	d901      	bls.n	1172a <RADIO_DIO4+0x1e>
   11726:	4b02      	ldr	r3, [pc, #8]	; (11730 <RADIO_DIO4+0x24>)
   11728:	4798      	blx	r3
   1172a:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
   1172c:	00011555 	.word	0x00011555
   11730:	00011579 	.word	0x00011579

00011734 <RADIO_DIO5>:
   11734:	b537      	push	{r0, r1, r2, r4, r5, lr}
   11736:	466b      	mov	r3, sp
   11738:	4668      	mov	r0, sp
   1173a:	1ddc      	adds	r4, r3, #7
   1173c:	2230      	movs	r2, #48	; 0x30
   1173e:	2304      	movs	r3, #4
   11740:	0021      	movs	r1, r4
   11742:	3006      	adds	r0, #6
   11744:	4d03      	ldr	r5, [pc, #12]	; (11754 <RADIO_DIO5+0x20>)
   11746:	47a8      	blx	r5
   11748:	7823      	ldrb	r3, [r4, #0]
   1174a:	2b7f      	cmp	r3, #127	; 0x7f
   1174c:	d901      	bls.n	11752 <RADIO_DIO5+0x1e>
   1174e:	4b02      	ldr	r3, [pc, #8]	; (11758 <RADIO_DIO5+0x24>)
   11750:	4798      	blx	r3
   11752:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
   11754:	00011555 	.word	0x00011555
   11758:	00011579 	.word	0x00011579

0001175c <radioPostTask>:
   1175c:	b510      	push	{r4, lr}
   1175e:	0004      	movs	r4, r0
   11760:	4b05      	ldr	r3, [pc, #20]	; (11778 <radioPostTask+0x1c>)
   11762:	4798      	blx	r3
   11764:	4b05      	ldr	r3, [pc, #20]	; (1177c <radioPostTask+0x20>)
   11766:	8818      	ldrh	r0, [r3, #0]
   11768:	4320      	orrs	r0, r4
   1176a:	8018      	strh	r0, [r3, #0]
   1176c:	4b04      	ldr	r3, [pc, #16]	; (11780 <radioPostTask+0x24>)
   1176e:	4798      	blx	r3
   11770:	2002      	movs	r0, #2
   11772:	4b04      	ldr	r3, [pc, #16]	; (11784 <radioPostTask+0x28>)
   11774:	4798      	blx	r3
   11776:	bd10      	pop	{r4, pc}
   11778:	00005629 	.word	0x00005629
   1177c:	20000fe4 	.word	0x20000fe4
   11780:	00005635 	.word	0x00005635
   11784:	0000c2d9 	.word	0x0000c2d9

00011788 <radioClearTask>:
   11788:	b510      	push	{r4, lr}
   1178a:	0004      	movs	r4, r0
   1178c:	4b04      	ldr	r3, [pc, #16]	; (117a0 <radioClearTask+0x18>)
   1178e:	4798      	blx	r3
   11790:	4a04      	ldr	r2, [pc, #16]	; (117a4 <radioClearTask+0x1c>)
   11792:	8813      	ldrh	r3, [r2, #0]
   11794:	43a3      	bics	r3, r4
   11796:	8013      	strh	r3, [r2, #0]
   11798:	4b03      	ldr	r3, [pc, #12]	; (117a8 <radioClearTask+0x20>)
   1179a:	4798      	blx	r3
   1179c:	bd10      	pop	{r4, pc}
   1179e:	46c0      	nop			; (mov r8, r8)
   117a0:	00005629 	.word	0x00005629
   117a4:	20000fe4 	.word	0x20000fe4
   117a8:	00005635 	.word	0x00005635

000117ac <RADIO_TaskHandler>:
   117ac:	b570      	push	{r4, r5, r6, lr}
   117ae:	2400      	movs	r4, #0
   117b0:	4d10      	ldr	r5, [pc, #64]	; (117f4 <RADIO_TaskHandler+0x48>)
   117b2:	2601      	movs	r6, #1
   117b4:	882b      	ldrh	r3, [r5, #0]
   117b6:	42a3      	cmp	r3, r4
   117b8:	d015      	beq.n	117e6 <RADIO_TaskHandler+0x3a>
   117ba:	882b      	ldrh	r3, [r5, #0]
   117bc:	4123      	asrs	r3, r4
   117be:	4233      	tst	r3, r6
   117c0:	d013      	beq.n	117ea <RADIO_TaskHandler+0x3e>
   117c2:	40a6      	lsls	r6, r4
   117c4:	4b0c      	ldr	r3, [pc, #48]	; (117f8 <RADIO_TaskHandler+0x4c>)
   117c6:	4798      	blx	r3
   117c8:	882b      	ldrh	r3, [r5, #0]
   117ca:	00a4      	lsls	r4, r4, #2
   117cc:	43b3      	bics	r3, r6
   117ce:	802b      	strh	r3, [r5, #0]
   117d0:	4b0a      	ldr	r3, [pc, #40]	; (117fc <RADIO_TaskHandler+0x50>)
   117d2:	4798      	blx	r3
   117d4:	4b0a      	ldr	r3, [pc, #40]	; (11800 <RADIO_TaskHandler+0x54>)
   117d6:	58e3      	ldr	r3, [r4, r3]
   117d8:	4798      	blx	r3
   117da:	882b      	ldrh	r3, [r5, #0]
   117dc:	2b00      	cmp	r3, #0
   117de:	d002      	beq.n	117e6 <RADIO_TaskHandler+0x3a>
   117e0:	2002      	movs	r0, #2
   117e2:	4b08      	ldr	r3, [pc, #32]	; (11804 <RADIO_TaskHandler+0x58>)
   117e4:	4798      	blx	r3
   117e6:	2000      	movs	r0, #0
   117e8:	bd70      	pop	{r4, r5, r6, pc}
   117ea:	3401      	adds	r4, #1
   117ec:	2c05      	cmp	r4, #5
   117ee:	d1e4      	bne.n	117ba <RADIO_TaskHandler+0xe>
   117f0:	e7f9      	b.n	117e6 <RADIO_TaskHandler+0x3a>
   117f2:	46c0      	nop			; (mov r8, r8)
   117f4:	20000fe4 	.word	0x20000fe4
   117f8:	00005629 	.word	0x00005629
   117fc:	00005635 	.word	0x00005635
   11800:	0001dac0 	.word	0x0001dac0
   11804:	0000c2d9 	.word	0x0000c2d9

00011808 <RadioSetState>:
   11808:	4b01      	ldr	r3, [pc, #4]	; (11810 <RadioSetState+0x8>)
   1180a:	7018      	strb	r0, [r3, #0]
   1180c:	4770      	bx	lr
   1180e:	46c0      	nop			; (mov r8, r8)
   11810:	20002597 	.word	0x20002597

00011814 <RADIO_GetState>:
   11814:	4b01      	ldr	r3, [pc, #4]	; (1181c <RADIO_GetState+0x8>)
   11816:	7818      	ldrb	r0, [r3, #0]
   11818:	b2c0      	uxtb	r0, r0
   1181a:	4770      	bx	lr
   1181c:	20002597 	.word	0x20002597

00011820 <RADIO_SetCallbackBitmask>:
   11820:	4a02      	ldr	r2, [pc, #8]	; (1182c <RADIO_SetCallbackBitmask+0xc>)
   11822:	7813      	ldrb	r3, [r2, #0]
   11824:	4318      	orrs	r0, r3
   11826:	7010      	strb	r0, [r2, #0]
   11828:	4770      	bx	lr
   1182a:	46c0      	nop			; (mov r8, r8)
   1182c:	20002596 	.word	0x20002596

00011830 <RADIO_Transmit>:
   11830:	b570      	push	{r4, r5, r6, lr}
   11832:	4d0c      	ldr	r5, [pc, #48]	; (11864 <RADIO_Transmit+0x34>)
   11834:	0006      	movs	r6, r0
   11836:	782b      	ldrb	r3, [r5, #0]
   11838:	2404      	movs	r4, #4
   1183a:	2b01      	cmp	r3, #1
   1183c:	d110      	bne.n	11860 <RADIO_Transmit+0x30>
   1183e:	4b0a      	ldr	r3, [pc, #40]	; (11868 <RADIO_Transmit+0x38>)
   11840:	332f      	adds	r3, #47	; 0x2f
   11842:	7818      	ldrb	r0, [r3, #0]
   11844:	4b09      	ldr	r3, [pc, #36]	; (1186c <RADIO_Transmit+0x3c>)
   11846:	4798      	blx	r3
   11848:	7832      	ldrb	r2, [r6, #0]
   1184a:	4b09      	ldr	r3, [pc, #36]	; (11870 <RADIO_Transmit+0x40>)
   1184c:	0020      	movs	r0, r4
   1184e:	701a      	strb	r2, [r3, #0]
   11850:	4b08      	ldr	r3, [pc, #32]	; (11874 <RADIO_Transmit+0x44>)
   11852:	6872      	ldr	r2, [r6, #4]
   11854:	2400      	movs	r4, #0
   11856:	601a      	str	r2, [r3, #0]
   11858:	2302      	movs	r3, #2
   1185a:	702b      	strb	r3, [r5, #0]
   1185c:	4b06      	ldr	r3, [pc, #24]	; (11878 <RADIO_Transmit+0x48>)
   1185e:	4798      	blx	r3
   11860:	0020      	movs	r0, r4
   11862:	bd70      	pop	{r4, r5, r6, pc}
   11864:	20002597 	.word	0x20002597
   11868:	20001fd8 	.word	0x20001fd8
   1186c:	0000bfb9 	.word	0x0000bfb9
   11870:	20001004 	.word	0x20001004
   11874:	20001000 	.word	0x20001000
   11878:	0001175d 	.word	0x0001175d

0001187c <Radio_FSKTxPayloadHandler>:
   1187c:	b570      	push	{r4, r5, r6, lr}
   1187e:	4b1c      	ldr	r3, [pc, #112]	; (118f0 <Radio_FSKTxPayloadHandler+0x74>)
   11880:	000d      	movs	r5, r1
   11882:	4798      	blx	r3
   11884:	4c1b      	ldr	r4, [pc, #108]	; (118f4 <Radio_FSKTxPayloadHandler+0x78>)
   11886:	3457      	adds	r4, #87	; 0x57
   11888:	7820      	ldrb	r0, [r4, #0]
   1188a:	b2c0      	uxtb	r0, r0
   1188c:	2800      	cmp	r0, #0
   1188e:	d112      	bne.n	118b6 <Radio_FSKTxPayloadHandler+0x3a>
   11890:	2d00      	cmp	r5, #0
   11892:	d007      	beq.n	118a4 <Radio_FSKTxPayloadHandler+0x28>
   11894:	4918      	ldr	r1, [pc, #96]	; (118f8 <Radio_FSKTxPayloadHandler+0x7c>)
   11896:	4b19      	ldr	r3, [pc, #100]	; (118fc <Radio_FSKTxPayloadHandler+0x80>)
   11898:	2d13      	cmp	r5, #19
   1189a:	d806      	bhi.n	118aa <Radio_FSKTxPayloadHandler+0x2e>
   1189c:	002a      	movs	r2, r5
   1189e:	6809      	ldr	r1, [r1, #0]
   118a0:	4798      	blx	r3
   118a2:	7025      	strb	r5, [r4, #0]
   118a4:	4b16      	ldr	r3, [pc, #88]	; (11900 <Radio_FSKTxPayloadHandler+0x84>)
   118a6:	4798      	blx	r3
   118a8:	bd70      	pop	{r4, r5, r6, pc}
   118aa:	2214      	movs	r2, #20
   118ac:	6809      	ldr	r1, [r1, #0]
   118ae:	4798      	blx	r3
   118b0:	2314      	movs	r3, #20
   118b2:	7023      	strb	r3, [r4, #0]
   118b4:	e7f6      	b.n	118a4 <Radio_FSKTxPayloadHandler+0x28>
   118b6:	7823      	ldrb	r3, [r4, #0]
   118b8:	429d      	cmp	r5, r3
   118ba:	d0f3      	beq.n	118a4 <Radio_FSKTxPayloadHandler+0x28>
   118bc:	7822      	ldrb	r2, [r4, #0]
   118be:	480e      	ldr	r0, [pc, #56]	; (118f8 <Radio_FSKTxPayloadHandler+0x7c>)
   118c0:	1aaa      	subs	r2, r5, r2
   118c2:	b2d2      	uxtb	r2, r2
   118c4:	4b0d      	ldr	r3, [pc, #52]	; (118fc <Radio_FSKTxPayloadHandler+0x80>)
   118c6:	2a14      	cmp	r2, #20
   118c8:	d807      	bhi.n	118da <Radio_FSKTxPayloadHandler+0x5e>
   118ca:	7826      	ldrb	r6, [r4, #0]
   118cc:	7822      	ldrb	r2, [r4, #0]
   118ce:	6801      	ldr	r1, [r0, #0]
   118d0:	1aaa      	subs	r2, r5, r2
   118d2:	b2d2      	uxtb	r2, r2
   118d4:	1989      	adds	r1, r1, r6
   118d6:	2000      	movs	r0, #0
   118d8:	e7e2      	b.n	118a0 <Radio_FSKTxPayloadHandler+0x24>
   118da:	7822      	ldrb	r2, [r4, #0]
   118dc:	6801      	ldr	r1, [r0, #0]
   118de:	2000      	movs	r0, #0
   118e0:	1889      	adds	r1, r1, r2
   118e2:	2214      	movs	r2, #20
   118e4:	4798      	blx	r3
   118e6:	7823      	ldrb	r3, [r4, #0]
   118e8:	3314      	adds	r3, #20
   118ea:	b2db      	uxtb	r3, r3
   118ec:	e7e1      	b.n	118b2 <Radio_FSKTxPayloadHandler+0x36>
   118ee:	46c0      	nop			; (mov r8, r8)
   118f0:	000001ad 	.word	0x000001ad
   118f4:	20001fd8 	.word	0x20001fd8
   118f8:	20001000 	.word	0x20001000
   118fc:	00005415 	.word	0x00005415
   11900:	000001ed 	.word	0x000001ed

00011904 <RADIO_FSKSyncAddr>:
   11904:	4b08      	ldr	r3, [pc, #32]	; (11928 <RADIO_FSKSyncAddr+0x24>)
   11906:	b510      	push	{r4, lr}
   11908:	4798      	blx	r3
   1190a:	4b08      	ldr	r3, [pc, #32]	; (1192c <RADIO_FSKSyncAddr+0x28>)
   1190c:	001a      	movs	r2, r3
   1190e:	3234      	adds	r2, #52	; 0x34
   11910:	7812      	ldrb	r2, [r2, #0]
   11912:	2a00      	cmp	r2, #0
   11914:	d104      	bne.n	11920 <RADIO_FSKSyncAddr+0x1c>
   11916:	0019      	movs	r1, r3
   11918:	3357      	adds	r3, #87	; 0x57
   1191a:	312c      	adds	r1, #44	; 0x2c
   1191c:	700a      	strb	r2, [r1, #0]
   1191e:	701a      	strb	r2, [r3, #0]
   11920:	4b03      	ldr	r3, [pc, #12]	; (11930 <RADIO_FSKSyncAddr+0x2c>)
   11922:	4798      	blx	r3
   11924:	bd10      	pop	{r4, pc}
   11926:	46c0      	nop			; (mov r8, r8)
   11928:	000001ad 	.word	0x000001ad
   1192c:	20001fd8 	.word	0x20001fd8
   11930:	000001ed 	.word	0x000001ed

00011934 <RADIO_FSKFifoLevel>:
   11934:	b570      	push	{r4, r5, r6, lr}
   11936:	4b22      	ldr	r3, [pc, #136]	; (119c0 <RADIO_FSKFifoLevel+0x8c>)
   11938:	4798      	blx	r3
   1193a:	4d22      	ldr	r5, [pc, #136]	; (119c4 <RADIO_FSKFifoLevel+0x90>)
   1193c:	002a      	movs	r2, r5
   1193e:	002b      	movs	r3, r5
   11940:	322c      	adds	r2, #44	; 0x2c
   11942:	3357      	adds	r3, #87	; 0x57
   11944:	7810      	ldrb	r0, [r2, #0]
   11946:	7819      	ldrb	r1, [r3, #0]
   11948:	4288      	cmp	r0, r1
   1194a:	d105      	bne.n	11958 <RADIO_FSKFifoLevel+0x24>
   1194c:	7812      	ldrb	r2, [r2, #0]
   1194e:	2a00      	cmp	r2, #0
   11950:	d002      	beq.n	11958 <RADIO_FSKFifoLevel+0x24>
   11952:	781b      	ldrb	r3, [r3, #0]
   11954:	2b00      	cmp	r3, #0
   11956:	d11f      	bne.n	11998 <RADIO_FSKFifoLevel+0x64>
   11958:	0029      	movs	r1, r5
   1195a:	312c      	adds	r1, #44	; 0x2c
   1195c:	7808      	ldrb	r0, [r1, #0]
   1195e:	b2c0      	uxtb	r0, r0
   11960:	2800      	cmp	r0, #0
   11962:	d102      	bne.n	1196a <RADIO_FSKFifoLevel+0x36>
   11964:	2201      	movs	r2, #1
   11966:	4b18      	ldr	r3, [pc, #96]	; (119c8 <RADIO_FSKFifoLevel+0x94>)
   11968:	4798      	blx	r3
   1196a:	002e      	movs	r6, r5
   1196c:	002c      	movs	r4, r5
   1196e:	362c      	adds	r6, #44	; 0x2c
   11970:	3457      	adds	r4, #87	; 0x57
   11972:	7833      	ldrb	r3, [r6, #0]
   11974:	7822      	ldrb	r2, [r4, #0]
   11976:	1a9b      	subs	r3, r3, r2
   11978:	b2db      	uxtb	r3, r3
   1197a:	2b1f      	cmp	r3, #31
   1197c:	d80f      	bhi.n	1199e <RADIO_FSKFifoLevel+0x6a>
   1197e:	7823      	ldrb	r3, [r4, #0]
   11980:	7832      	ldrb	r2, [r6, #0]
   11982:	7821      	ldrb	r1, [r4, #0]
   11984:	2000      	movs	r0, #0
   11986:	1a52      	subs	r2, r2, r1
   11988:	6aa9      	ldr	r1, [r5, #40]	; 0x28
   1198a:	b2d2      	uxtb	r2, r2
   1198c:	18c9      	adds	r1, r1, r3
   1198e:	4b0e      	ldr	r3, [pc, #56]	; (119c8 <RADIO_FSKFifoLevel+0x94>)
   11990:	4798      	blx	r3
   11992:	7833      	ldrb	r3, [r6, #0]
   11994:	b2db      	uxtb	r3, r3
   11996:	7023      	strb	r3, [r4, #0]
   11998:	4b0c      	ldr	r3, [pc, #48]	; (119cc <RADIO_FSKFifoLevel+0x98>)
   1199a:	4798      	blx	r3
   1199c:	bd70      	pop	{r4, r5, r6, pc}
   1199e:	7833      	ldrb	r3, [r6, #0]
   119a0:	7822      	ldrb	r2, [r4, #0]
   119a2:	1a9b      	subs	r3, r3, r2
   119a4:	b2db      	uxtb	r3, r3
   119a6:	2b20      	cmp	r3, #32
   119a8:	d9f6      	bls.n	11998 <RADIO_FSKFifoLevel+0x64>
   119aa:	7823      	ldrb	r3, [r4, #0]
   119ac:	6aa9      	ldr	r1, [r5, #40]	; 0x28
   119ae:	2220      	movs	r2, #32
   119b0:	18c9      	adds	r1, r1, r3
   119b2:	2000      	movs	r0, #0
   119b4:	4b04      	ldr	r3, [pc, #16]	; (119c8 <RADIO_FSKFifoLevel+0x94>)
   119b6:	4798      	blx	r3
   119b8:	7823      	ldrb	r3, [r4, #0]
   119ba:	3320      	adds	r3, #32
   119bc:	e7ea      	b.n	11994 <RADIO_FSKFifoLevel+0x60>
   119be:	46c0      	nop			; (mov r8, r8)
   119c0:	000001ad 	.word	0x000001ad
   119c4:	20001fd8 	.word	0x20001fd8
   119c8:	00005455 	.word	0x00005455
   119cc:	000001ed 	.word	0x000001ed

000119d0 <RADIO_FSKFifoEmpty>:
   119d0:	b510      	push	{r4, lr}
   119d2:	4b03      	ldr	r3, [pc, #12]	; (119e0 <RADIO_FSKFifoEmpty+0x10>)
   119d4:	7819      	ldrb	r1, [r3, #0]
   119d6:	4b03      	ldr	r3, [pc, #12]	; (119e4 <RADIO_FSKFifoEmpty+0x14>)
   119d8:	6818      	ldr	r0, [r3, #0]
   119da:	4b03      	ldr	r3, [pc, #12]	; (119e8 <RADIO_FSKFifoEmpty+0x18>)
   119dc:	4798      	blx	r3
   119de:	bd10      	pop	{r4, pc}
   119e0:	20001004 	.word	0x20001004
   119e4:	20001000 	.word	0x20001000
   119e8:	0001187d 	.word	0x0001187d

000119ec <RADIO_GetData>:
   119ec:	4b03      	ldr	r3, [pc, #12]	; (119fc <RADIO_GetData+0x10>)
   119ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   119f0:	332c      	adds	r3, #44	; 0x2c
   119f2:	6002      	str	r2, [r0, #0]
   119f4:	781b      	ldrb	r3, [r3, #0]
   119f6:	2000      	movs	r0, #0
   119f8:	800b      	strh	r3, [r1, #0]
   119fa:	4770      	bx	lr
   119fc:	20001fd8 	.word	0x20001fd8

00011a00 <Radio_EnableRfControl>:
   11a00:	b510      	push	{r4, lr}
   11a02:	4b08      	ldr	r3, [pc, #32]	; (11a24 <Radio_EnableRfControl+0x24>)
   11a04:	0001      	movs	r1, r0
   11a06:	681a      	ldr	r2, [r3, #0]
   11a08:	4807      	ldr	r0, [pc, #28]	; (11a28 <Radio_EnableRfControl+0x28>)
   11a0a:	4c08      	ldr	r4, [pc, #32]	; (11a2c <Radio_EnableRfControl+0x2c>)
   11a0c:	1812      	adds	r2, r2, r0
   11a0e:	2000      	movs	r0, #0
   11a10:	42a2      	cmp	r2, r4
   11a12:	d804      	bhi.n	11a1e <Radio_EnableRfControl+0x1e>
   11a14:	3305      	adds	r3, #5
   11a16:	7fdb      	ldrb	r3, [r3, #31]
   11a18:	1e58      	subs	r0, r3, #1
   11a1a:	4183      	sbcs	r3, r0
   11a1c:	1c58      	adds	r0, r3, #1
   11a1e:	4b04      	ldr	r3, [pc, #16]	; (11a30 <Radio_EnableRfControl+0x30>)
   11a20:	4798      	blx	r3
   11a22:	bd10      	pop	{r4, pc}
   11a24:	20001fd8 	.word	0x20001fd8
   11a28:	cc9eec80 	.word	0xcc9eec80
   11a2c:	096ae380 	.word	0x096ae380
   11a30:	000054c1 	.word	0x000054c1

00011a34 <RADIO_RxHandler>:
   11a34:	b573      	push	{r0, r1, r4, r5, r6, lr}
   11a36:	4b33      	ldr	r3, [pc, #204]	; (11b04 <RADIO_RxHandler+0xd0>)
   11a38:	2000      	movs	r0, #0
   11a3a:	4798      	blx	r3
   11a3c:	4e32      	ldr	r6, [pc, #200]	; (11b08 <RADIO_RxHandler+0xd4>)
   11a3e:	4b33      	ldr	r3, [pc, #204]	; (11b0c <RADIO_RxHandler+0xd8>)
   11a40:	8830      	ldrh	r0, [r6, #0]
   11a42:	2800      	cmp	r0, #0
   11a44:	d100      	bne.n	11a48 <RADIO_RxHandler+0x14>
   11a46:	3004      	adds	r0, #4
   11a48:	4798      	blx	r3
   11a4a:	4c31      	ldr	r4, [pc, #196]	; (11b10 <RADIO_RxHandler+0xdc>)
   11a4c:	4d31      	ldr	r5, [pc, #196]	; (11b14 <RADIO_RxHandler+0xe0>)
   11a4e:	0023      	movs	r3, r4
   11a50:	3334      	adds	r3, #52	; 0x34
   11a52:	7819      	ldrb	r1, [r3, #0]
   11a54:	2901      	cmp	r1, #1
   11a56:	d122      	bne.n	11a9e <RADIO_RxHandler+0x6a>
   11a58:	2022      	movs	r0, #34	; 0x22
   11a5a:	47a8      	blx	r5
   11a5c:	2100      	movs	r1, #0
   11a5e:	2040      	movs	r0, #64	; 0x40
   11a60:	47a8      	blx	r5
   11a62:	2100      	movs	r1, #0
   11a64:	2041      	movs	r0, #65	; 0x41
   11a66:	47a8      	blx	r5
   11a68:	8832      	ldrh	r2, [r6, #0]
   11a6a:	4b2b      	ldr	r3, [pc, #172]	; (11b18 <RADIO_RxHandler+0xe4>)
   11a6c:	2a00      	cmp	r2, #0
   11a6e:	d131      	bne.n	11ad4 <RADIO_RxHandler+0xa0>
   11a70:	0021      	movs	r1, r4
   11a72:	2005      	movs	r0, #5
   11a74:	3134      	adds	r1, #52	; 0x34
   11a76:	7809      	ldrb	r1, [r1, #0]
   11a78:	4798      	blx	r3
   11a7a:	68e3      	ldr	r3, [r4, #12]
   11a7c:	2b00      	cmp	r3, #0
   11a7e:	d00c      	beq.n	11a9a <RADIO_RxHandler+0x66>
   11a80:	8832      	ldrh	r2, [r6, #0]
   11a82:	2a00      	cmp	r2, #0
   11a84:	d009      	beq.n	11a9a <RADIO_RxHandler+0x66>
   11a86:	21fa      	movs	r1, #250	; 0xfa
   11a88:	2200      	movs	r2, #0
   11a8a:	342f      	adds	r4, #47	; 0x2f
   11a8c:	0089      	lsls	r1, r1, #2
   11a8e:	7820      	ldrb	r0, [r4, #0]
   11a90:	4359      	muls	r1, r3
   11a92:	9200      	str	r2, [sp, #0]
   11a94:	4b21      	ldr	r3, [pc, #132]	; (11b1c <RADIO_RxHandler+0xe8>)
   11a96:	4c22      	ldr	r4, [pc, #136]	; (11b20 <RADIO_RxHandler+0xec>)
   11a98:	47a0      	blx	r4
   11a9a:	2000      	movs	r0, #0
   11a9c:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
   11a9e:	0023      	movs	r3, r4
   11aa0:	3338      	adds	r3, #56	; 0x38
   11aa2:	7819      	ldrb	r1, [r3, #0]
   11aa4:	2012      	movs	r0, #18
   11aa6:	47a8      	blx	r5
   11aa8:	0023      	movs	r3, r4
   11aaa:	3339      	adds	r3, #57	; 0x39
   11aac:	7819      	ldrb	r1, [r3, #0]
   11aae:	2013      	movs	r0, #19
   11ab0:	47a8      	blx	r5
   11ab2:	210c      	movs	r1, #12
   11ab4:	2040      	movs	r0, #64	; 0x40
   11ab6:	47a8      	blx	r5
   11ab8:	2100      	movs	r1, #0
   11aba:	2041      	movs	r0, #65	; 0x41
   11abc:	47a8      	blx	r5
   11abe:	0022      	movs	r2, r4
   11ac0:	2300      	movs	r3, #0
   11ac2:	3256      	adds	r2, #86	; 0x56
   11ac4:	7013      	strb	r3, [r2, #0]
   11ac6:	0022      	movs	r2, r4
   11ac8:	322c      	adds	r2, #44	; 0x2c
   11aca:	7013      	strb	r3, [r2, #0]
   11acc:	0022      	movs	r2, r4
   11ace:	3257      	adds	r2, #87	; 0x57
   11ad0:	7013      	strb	r3, [r2, #0]
   11ad2:	e7c9      	b.n	11a68 <RADIO_RxHandler+0x34>
   11ad4:	0022      	movs	r2, r4
   11ad6:	3234      	adds	r2, #52	; 0x34
   11ad8:	7811      	ldrb	r1, [r2, #0]
   11ada:	2200      	movs	r2, #0
   11adc:	2901      	cmp	r1, #1
   11ade:	d101      	bne.n	11ae4 <RADIO_RxHandler+0xb0>
   11ae0:	2006      	movs	r0, #6
   11ae2:	e7c9      	b.n	11a78 <RADIO_RxHandler+0x44>
   11ae4:	0011      	movs	r1, r2
   11ae6:	2005      	movs	r0, #5
   11ae8:	4798      	blx	r3
   11aea:	21fa      	movs	r1, #250	; 0xfa
   11aec:	8833      	ldrh	r3, [r6, #0]
   11aee:	0089      	lsls	r1, r1, #2
   11af0:	4359      	muls	r1, r3
   11af2:	0023      	movs	r3, r4
   11af4:	2200      	movs	r2, #0
   11af6:	332e      	adds	r3, #46	; 0x2e
   11af8:	7818      	ldrb	r0, [r3, #0]
   11afa:	4d09      	ldr	r5, [pc, #36]	; (11b20 <RADIO_RxHandler+0xec>)
   11afc:	9200      	str	r2, [sp, #0]
   11afe:	4b09      	ldr	r3, [pc, #36]	; (11b24 <RADIO_RxHandler+0xf0>)
   11b00:	47a8      	blx	r5
   11b02:	e7ba      	b.n	11a7a <RADIO_RxHandler+0x46>
   11b04:	00011a01 	.word	0x00011a01
   11b08:	20000ff0 	.word	0x20000ff0
   11b0c:	0001119d 	.word	0x0001119d
   11b10:	20001fd8 	.word	0x20001fd8
   11b14:	000053c1 	.word	0x000053c1
   11b18:	0000c311 	.word	0x0000c311
   11b1c:	00011b5d 	.word	0x00011b5d
   11b20:	0000bcad 	.word	0x0000bcad
   11b24:	00011bed 	.word	0x00011bed

00011b28 <Radio_DisableRfControl>:
   11b28:	b510      	push	{r4, lr}
   11b2a:	4b08      	ldr	r3, [pc, #32]	; (11b4c <Radio_DisableRfControl+0x24>)
   11b2c:	0001      	movs	r1, r0
   11b2e:	681a      	ldr	r2, [r3, #0]
   11b30:	4807      	ldr	r0, [pc, #28]	; (11b50 <Radio_DisableRfControl+0x28>)
   11b32:	4c08      	ldr	r4, [pc, #32]	; (11b54 <Radio_DisableRfControl+0x2c>)
   11b34:	1812      	adds	r2, r2, r0
   11b36:	2000      	movs	r0, #0
   11b38:	42a2      	cmp	r2, r4
   11b3a:	d804      	bhi.n	11b46 <Radio_DisableRfControl+0x1e>
   11b3c:	3305      	adds	r3, #5
   11b3e:	7fdb      	ldrb	r3, [r3, #31]
   11b40:	1e58      	subs	r0, r3, #1
   11b42:	4183      	sbcs	r3, r0
   11b44:	1c58      	adds	r0, r3, #1
   11b46:	4b04      	ldr	r3, [pc, #16]	; (11b58 <Radio_DisableRfControl+0x30>)
   11b48:	4798      	blx	r3
   11b4a:	bd10      	pop	{r4, pc}
   11b4c:	20001fd8 	.word	0x20001fd8
   11b50:	cc9eec80 	.word	0xcc9eec80
   11b54:	096ae380 	.word	0x096ae380
   11b58:	000054d9 	.word	0x000054d9

00011b5c <Radio_WatchdogTimeout>:
   11b5c:	b510      	push	{r4, lr}
   11b5e:	4b0e      	ldr	r3, [pc, #56]	; (11b98 <Radio_WatchdogTimeout+0x3c>)
   11b60:	781a      	ldrb	r2, [r3, #0]
   11b62:	2a04      	cmp	r2, #4
   11b64:	d10b      	bne.n	11b7e <Radio_WatchdogTimeout+0x22>
   11b66:	2320      	movs	r3, #32
   11b68:	4a0c      	ldr	r2, [pc, #48]	; (11b9c <Radio_WatchdogTimeout+0x40>)
   11b6a:	2000      	movs	r0, #0
   11b6c:	8811      	ldrh	r1, [r2, #0]
   11b6e:	430b      	orrs	r3, r1
   11b70:	8013      	strh	r3, [r2, #0]
   11b72:	4b0b      	ldr	r3, [pc, #44]	; (11ba0 <Radio_WatchdogTimeout+0x44>)
   11b74:	4798      	blx	r3
   11b76:	2002      	movs	r0, #2
   11b78:	4b0a      	ldr	r3, [pc, #40]	; (11ba4 <Radio_WatchdogTimeout+0x48>)
   11b7a:	4798      	blx	r3
   11b7c:	bd10      	pop	{r4, pc}
   11b7e:	781b      	ldrb	r3, [r3, #0]
   11b80:	2b02      	cmp	r3, #2
   11b82:	d1fb      	bne.n	11b7c <Radio_WatchdogTimeout+0x20>
   11b84:	4a05      	ldr	r2, [pc, #20]	; (11b9c <Radio_WatchdogTimeout+0x40>)
   11b86:	330e      	adds	r3, #14
   11b88:	8811      	ldrh	r1, [r2, #0]
   11b8a:	2001      	movs	r0, #1
   11b8c:	430b      	orrs	r3, r1
   11b8e:	8013      	strh	r3, [r2, #0]
   11b90:	4b03      	ldr	r3, [pc, #12]	; (11ba0 <Radio_WatchdogTimeout+0x44>)
   11b92:	4798      	blx	r3
   11b94:	2001      	movs	r0, #1
   11b96:	e7ef      	b.n	11b78 <Radio_WatchdogTimeout+0x1c>
   11b98:	20002597 	.word	0x20002597
   11b9c:	20002594 	.word	0x20002594
   11ba0:	00011b29 	.word	0x00011b29
   11ba4:	0001175d 	.word	0x0001175d

00011ba8 <RADIO_RxTimeout>:
   11ba8:	b510      	push	{r4, lr}
   11baa:	4b0a      	ldr	r3, [pc, #40]	; (11bd4 <RADIO_RxTimeout+0x2c>)
   11bac:	332f      	adds	r3, #47	; 0x2f
   11bae:	7818      	ldrb	r0, [r3, #0]
   11bb0:	4b09      	ldr	r3, [pc, #36]	; (11bd8 <RADIO_RxTimeout+0x30>)
   11bb2:	4798      	blx	r3
   11bb4:	2000      	movs	r0, #0
   11bb6:	4b09      	ldr	r3, [pc, #36]	; (11bdc <RADIO_RxTimeout+0x34>)
   11bb8:	4798      	blx	r3
   11bba:	2180      	movs	r1, #128	; 0x80
   11bbc:	2012      	movs	r0, #18
   11bbe:	4b08      	ldr	r3, [pc, #32]	; (11be0 <RADIO_RxTimeout+0x38>)
   11bc0:	4798      	blx	r3
   11bc2:	2340      	movs	r3, #64	; 0x40
   11bc4:	4a07      	ldr	r2, [pc, #28]	; (11be4 <RADIO_RxTimeout+0x3c>)
   11bc6:	2002      	movs	r0, #2
   11bc8:	8811      	ldrh	r1, [r2, #0]
   11bca:	430b      	orrs	r3, r1
   11bcc:	8013      	strh	r3, [r2, #0]
   11bce:	4b06      	ldr	r3, [pc, #24]	; (11be8 <RADIO_RxTimeout+0x40>)
   11bd0:	4798      	blx	r3
   11bd2:	bd10      	pop	{r4, pc}
   11bd4:	20001fd8 	.word	0x20001fd8
   11bd8:	0000bfb9 	.word	0x0000bfb9
   11bdc:	00011b29 	.word	0x00011b29
   11be0:	000053c1 	.word	0x000053c1
   11be4:	20002594 	.word	0x20002594
   11be8:	0001175d 	.word	0x0001175d

00011bec <Radio_RxFSKTimeout>:
   11bec:	b510      	push	{r4, lr}
   11bee:	4b08      	ldr	r3, [pc, #32]	; (11c10 <Radio_RxFSKTimeout+0x24>)
   11bf0:	332f      	adds	r3, #47	; 0x2f
   11bf2:	7818      	ldrb	r0, [r3, #0]
   11bf4:	4b07      	ldr	r3, [pc, #28]	; (11c14 <Radio_RxFSKTimeout+0x28>)
   11bf6:	4798      	blx	r3
   11bf8:	2000      	movs	r0, #0
   11bfa:	4b07      	ldr	r3, [pc, #28]	; (11c18 <Radio_RxFSKTimeout+0x2c>)
   11bfc:	4798      	blx	r3
   11bfe:	2380      	movs	r3, #128	; 0x80
   11c00:	4a06      	ldr	r2, [pc, #24]	; (11c1c <Radio_RxFSKTimeout+0x30>)
   11c02:	2002      	movs	r0, #2
   11c04:	8811      	ldrh	r1, [r2, #0]
   11c06:	430b      	orrs	r3, r1
   11c08:	8013      	strh	r3, [r2, #0]
   11c0a:	4b05      	ldr	r3, [pc, #20]	; (11c20 <Radio_RxFSKTimeout+0x34>)
   11c0c:	4798      	blx	r3
   11c0e:	bd10      	pop	{r4, pc}
   11c10:	20001fd8 	.word	0x20001fd8
   11c14:	0000bfb9 	.word	0x0000bfb9
   11c18:	00011b29 	.word	0x00011b29
   11c1c:	20002594 	.word	0x20002594
   11c20:	0001175d 	.word	0x0001175d

00011c24 <RADIO_TxDone>:
   11c24:	b570      	push	{r4, r5, r6, lr}
   11c26:	4b14      	ldr	r3, [pc, #80]	; (11c78 <RADIO_TxDone+0x54>)
   11c28:	332f      	adds	r3, #47	; 0x2f
   11c2a:	7818      	ldrb	r0, [r3, #0]
   11c2c:	4b13      	ldr	r3, [pc, #76]	; (11c7c <RADIO_TxDone+0x58>)
   11c2e:	4798      	blx	r3
   11c30:	2001      	movs	r0, #1
   11c32:	4b13      	ldr	r3, [pc, #76]	; (11c80 <RADIO_TxDone+0x5c>)
   11c34:	4798      	blx	r3
   11c36:	4b13      	ldr	r3, [pc, #76]	; (11c84 <RADIO_TxDone+0x60>)
   11c38:	2108      	movs	r1, #8
   11c3a:	2012      	movs	r0, #18
   11c3c:	4798      	blx	r3
   11c3e:	4b12      	ldr	r3, [pc, #72]	; (11c88 <RADIO_TxDone+0x64>)
   11c40:	781a      	ldrb	r2, [r3, #0]
   11c42:	4b12      	ldr	r3, [pc, #72]	; (11c8c <RADIO_TxDone+0x68>)
   11c44:	2a02      	cmp	r2, #2
   11c46:	d002      	beq.n	11c4e <RADIO_TxDone+0x2a>
   11c48:	881a      	ldrh	r2, [r3, #0]
   11c4a:	0692      	lsls	r2, r2, #26
   11c4c:	d413      	bmi.n	11c76 <RADIO_TxDone+0x52>
   11c4e:	2001      	movs	r0, #1
   11c50:	881a      	ldrh	r2, [r3, #0]
   11c52:	4302      	orrs	r2, r0
   11c54:	801a      	strh	r2, [r3, #0]
   11c56:	4b0e      	ldr	r3, [pc, #56]	; (11c90 <RADIO_TxDone+0x6c>)
   11c58:	4798      	blx	r3
   11c5a:	4b0e      	ldr	r3, [pc, #56]	; (11c94 <RADIO_TxDone+0x70>)
   11c5c:	4798      	blx	r3
   11c5e:	4c0e      	ldr	r4, [pc, #56]	; (11c98 <RADIO_TxDone+0x74>)
   11c60:	4d0e      	ldr	r5, [pc, #56]	; (11c9c <RADIO_TxDone+0x78>)
   11c62:	6822      	ldr	r2, [r4, #0]
   11c64:	6863      	ldr	r3, [r4, #4]
   11c66:	1a80      	subs	r0, r0, r2
   11c68:	4199      	sbcs	r1, r3
   11c6a:	22fa      	movs	r2, #250	; 0xfa
   11c6c:	2300      	movs	r3, #0
   11c6e:	0092      	lsls	r2, r2, #2
   11c70:	47a8      	blx	r5
   11c72:	6020      	str	r0, [r4, #0]
   11c74:	6061      	str	r1, [r4, #4]
   11c76:	bd70      	pop	{r4, r5, r6, pc}
   11c78:	20001fd8 	.word	0x20001fd8
   11c7c:	0000bfb9 	.word	0x0000bfb9
   11c80:	00011b29 	.word	0x00011b29
   11c84:	000053c1 	.word	0x000053c1
   11c88:	20002597 	.word	0x20002597
   11c8c:	20002594 	.word	0x20002594
   11c90:	0001175d 	.word	0x0001175d
   11c94:	0000bc55 	.word	0x0000bc55
   11c98:	20000ff8 	.word	0x20000ff8
   11c9c:	00012df5 	.word	0x00012df5

00011ca0 <RADIO_FSKPacketSent>:
   11ca0:	b570      	push	{r4, r5, r6, lr}
   11ca2:	4b15      	ldr	r3, [pc, #84]	; (11cf8 <RADIO_FSKPacketSent+0x58>)
   11ca4:	203f      	movs	r0, #63	; 0x3f
   11ca6:	4798      	blx	r3
   11ca8:	0703      	lsls	r3, r0, #28
   11caa:	d524      	bpl.n	11cf6 <RADIO_FSKPacketSent+0x56>
   11cac:	4b13      	ldr	r3, [pc, #76]	; (11cfc <RADIO_FSKPacketSent+0x5c>)
   11cae:	332f      	adds	r3, #47	; 0x2f
   11cb0:	7818      	ldrb	r0, [r3, #0]
   11cb2:	4b13      	ldr	r3, [pc, #76]	; (11d00 <RADIO_FSKPacketSent+0x60>)
   11cb4:	4798      	blx	r3
   11cb6:	4b13      	ldr	r3, [pc, #76]	; (11d04 <RADIO_FSKPacketSent+0x64>)
   11cb8:	2001      	movs	r0, #1
   11cba:	4798      	blx	r3
   11cbc:	4b12      	ldr	r3, [pc, #72]	; (11d08 <RADIO_FSKPacketSent+0x68>)
   11cbe:	4c13      	ldr	r4, [pc, #76]	; (11d0c <RADIO_FSKPacketSent+0x6c>)
   11cc0:	781b      	ldrb	r3, [r3, #0]
   11cc2:	2b02      	cmp	r3, #2
   11cc4:	d002      	beq.n	11ccc <RADIO_FSKPacketSent+0x2c>
   11cc6:	8823      	ldrh	r3, [r4, #0]
   11cc8:	069b      	lsls	r3, r3, #26
   11cca:	d414      	bmi.n	11cf6 <RADIO_FSKPacketSent+0x56>
   11ccc:	4b10      	ldr	r3, [pc, #64]	; (11d10 <RADIO_FSKPacketSent+0x70>)
   11cce:	4798      	blx	r3
   11cd0:	4d10      	ldr	r5, [pc, #64]	; (11d14 <RADIO_FSKPacketSent+0x74>)
   11cd2:	4e11      	ldr	r6, [pc, #68]	; (11d18 <RADIO_FSKPacketSent+0x78>)
   11cd4:	682a      	ldr	r2, [r5, #0]
   11cd6:	686b      	ldr	r3, [r5, #4]
   11cd8:	1a80      	subs	r0, r0, r2
   11cda:	4199      	sbcs	r1, r3
   11cdc:	22fa      	movs	r2, #250	; 0xfa
   11cde:	2300      	movs	r3, #0
   11ce0:	0092      	lsls	r2, r2, #2
   11ce2:	47b0      	blx	r6
   11ce4:	4b0d      	ldr	r3, [pc, #52]	; (11d1c <RADIO_FSKPacketSent+0x7c>)
   11ce6:	6028      	str	r0, [r5, #0]
   11ce8:	6069      	str	r1, [r5, #4]
   11cea:	2001      	movs	r0, #1
   11cec:	4798      	blx	r3
   11cee:	2304      	movs	r3, #4
   11cf0:	8822      	ldrh	r2, [r4, #0]
   11cf2:	4313      	orrs	r3, r2
   11cf4:	8023      	strh	r3, [r4, #0]
   11cf6:	bd70      	pop	{r4, r5, r6, pc}
   11cf8:	000053e9 	.word	0x000053e9
   11cfc:	20001fd8 	.word	0x20001fd8
   11d00:	0000bfb9 	.word	0x0000bfb9
   11d04:	00011b29 	.word	0x00011b29
   11d08:	20002597 	.word	0x20002597
   11d0c:	20002594 	.word	0x20002594
   11d10:	0000bc55 	.word	0x0000bc55
   11d14:	20000ff8 	.word	0x20000ff8
   11d18:	00012df5 	.word	0x00012df5
   11d1c:	0001175d 	.word	0x0001175d

00011d20 <RADIO_RxDone>:
   11d20:	b570      	push	{r4, r5, r6, lr}
   11d22:	2012      	movs	r0, #18
   11d24:	4e16      	ldr	r6, [pc, #88]	; (11d80 <RADIO_RxDone+0x60>)
   11d26:	47b0      	blx	r6
   11d28:	4b16      	ldr	r3, [pc, #88]	; (11d84 <RADIO_RxDone+0x64>)
   11d2a:	0005      	movs	r5, r0
   11d2c:	2170      	movs	r1, #112	; 0x70
   11d2e:	2012      	movs	r0, #18
   11d30:	4798      	blx	r3
   11d32:	2350      	movs	r3, #80	; 0x50
   11d34:	402b      	ands	r3, r5
   11d36:	2b50      	cmp	r3, #80	; 0x50
   11d38:	d119      	bne.n	11d6e <RADIO_RxDone+0x4e>
   11d3a:	4c13      	ldr	r4, [pc, #76]	; (11d88 <RADIO_RxDone+0x68>)
   11d3c:	0023      	movs	r3, r4
   11d3e:	332f      	adds	r3, #47	; 0x2f
   11d40:	7818      	ldrb	r0, [r3, #0]
   11d42:	4b12      	ldr	r3, [pc, #72]	; (11d8c <RADIO_RxDone+0x6c>)
   11d44:	4798      	blx	r3
   11d46:	4b12      	ldr	r3, [pc, #72]	; (11d90 <RADIO_RxDone+0x70>)
   11d48:	2000      	movs	r0, #0
   11d4a:	4798      	blx	r3
   11d4c:	3404      	adds	r4, #4
   11d4e:	201c      	movs	r0, #28
   11d50:	47b0      	blx	r6
   11d52:	7fe2      	ldrb	r2, [r4, #31]
   11d54:	4b0f      	ldr	r3, [pc, #60]	; (11d94 <RADIO_RxDone+0x74>)
   11d56:	4910      	ldr	r1, [pc, #64]	; (11d98 <RADIO_RxDone+0x78>)
   11d58:	2a00      	cmp	r2, #0
   11d5a:	d003      	beq.n	11d64 <RADIO_RxDone+0x44>
   11d5c:	06aa      	lsls	r2, r5, #26
   11d5e:	d407      	bmi.n	11d70 <RADIO_RxDone+0x50>
   11d60:	0642      	lsls	r2, r0, #25
   11d62:	d505      	bpl.n	11d70 <RADIO_RxDone+0x50>
   11d64:	2002      	movs	r0, #2
   11d66:	881a      	ldrh	r2, [r3, #0]
   11d68:	4302      	orrs	r2, r0
   11d6a:	801a      	strh	r2, [r3, #0]
   11d6c:	4788      	blx	r1
   11d6e:	bd70      	pop	{r4, r5, r6, pc}
   11d70:	2280      	movs	r2, #128	; 0x80
   11d72:	8818      	ldrh	r0, [r3, #0]
   11d74:	0052      	lsls	r2, r2, #1
   11d76:	4302      	orrs	r2, r0
   11d78:	801a      	strh	r2, [r3, #0]
   11d7a:	2002      	movs	r0, #2
   11d7c:	e7f6      	b.n	11d6c <RADIO_RxDone+0x4c>
   11d7e:	46c0      	nop			; (mov r8, r8)
   11d80:	000053e9 	.word	0x000053e9
   11d84:	000053c1 	.word	0x000053c1
   11d88:	20001fd8 	.word	0x20001fd8
   11d8c:	0000bfb9 	.word	0x0000bfb9
   11d90:	00011b29 	.word	0x00011b29
   11d94:	20002594 	.word	0x20002594
   11d98:	0001175d 	.word	0x0001175d

00011d9c <RADIO_FSKPayloadReady>:
   11d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11d9e:	203f      	movs	r0, #63	; 0x3f
   11da0:	4b39      	ldr	r3, [pc, #228]	; (11e88 <RADIO_FSKPayloadReady+0xec>)
   11da2:	4798      	blx	r3
   11da4:	0743      	lsls	r3, r0, #29
   11da6:	d559      	bpl.n	11e5c <RADIO_FSKPayloadReady+0xc0>
   11da8:	4c38      	ldr	r4, [pc, #224]	; (11e8c <RADIO_FSKPayloadReady+0xf0>)
   11daa:	4d39      	ldr	r5, [pc, #228]	; (11e90 <RADIO_FSKPayloadReady+0xf4>)
   11dac:	1d23      	adds	r3, r4, #4
   11dae:	7fdb      	ldrb	r3, [r3, #31]
   11db0:	2b01      	cmp	r3, #1
   11db2:	d154      	bne.n	11e5e <RADIO_FSKPayloadReady+0xc2>
   11db4:	2202      	movs	r2, #2
   11db6:	4210      	tst	r0, r2
   11db8:	d048      	beq.n	11e4c <RADIO_FSKPayloadReady+0xb0>
   11dba:	0023      	movs	r3, r4
   11dbc:	332f      	adds	r3, #47	; 0x2f
   11dbe:	7818      	ldrb	r0, [r3, #0]
   11dc0:	4e34      	ldr	r6, [pc, #208]	; (11e94 <RADIO_FSKPayloadReady+0xf8>)
   11dc2:	47b0      	blx	r6
   11dc4:	0023      	movs	r3, r4
   11dc6:	332e      	adds	r3, #46	; 0x2e
   11dc8:	7818      	ldrb	r0, [r3, #0]
   11dca:	47b0      	blx	r6
   11dcc:	4b32      	ldr	r3, [pc, #200]	; (11e98 <RADIO_FSKPayloadReady+0xfc>)
   11dce:	4798      	blx	r3
   11dd0:	0022      	movs	r2, r4
   11dd2:	0023      	movs	r3, r4
   11dd4:	322c      	adds	r2, #44	; 0x2c
   11dd6:	3357      	adds	r3, #87	; 0x57
   11dd8:	7810      	ldrb	r0, [r2, #0]
   11dda:	7819      	ldrb	r1, [r3, #0]
   11ddc:	4288      	cmp	r0, r1
   11dde:	d105      	bne.n	11dec <RADIO_FSKPayloadReady+0x50>
   11de0:	7812      	ldrb	r2, [r2, #0]
   11de2:	2a00      	cmp	r2, #0
   11de4:	d002      	beq.n	11dec <RADIO_FSKPayloadReady+0x50>
   11de6:	781b      	ldrb	r3, [r3, #0]
   11de8:	2b00      	cmp	r3, #0
   11dea:	d118      	bne.n	11e1e <RADIO_FSKPayloadReady+0x82>
   11dec:	0021      	movs	r1, r4
   11dee:	312c      	adds	r1, #44	; 0x2c
   11df0:	7808      	ldrb	r0, [r1, #0]
   11df2:	b2c0      	uxtb	r0, r0
   11df4:	2800      	cmp	r0, #0
   11df6:	d102      	bne.n	11dfe <RADIO_FSKPayloadReady+0x62>
   11df8:	2201      	movs	r2, #1
   11dfa:	4b28      	ldr	r3, [pc, #160]	; (11e9c <RADIO_FSKPayloadReady+0x100>)
   11dfc:	4798      	blx	r3
   11dfe:	0026      	movs	r6, r4
   11e00:	0027      	movs	r7, r4
   11e02:	3657      	adds	r6, #87	; 0x57
   11e04:	7830      	ldrb	r0, [r6, #0]
   11e06:	372c      	adds	r7, #44	; 0x2c
   11e08:	b2c0      	uxtb	r0, r0
   11e0a:	2800      	cmp	r0, #0
   11e0c:	d110      	bne.n	11e30 <RADIO_FSKPayloadReady+0x94>
   11e0e:	783a      	ldrb	r2, [r7, #0]
   11e10:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   11e12:	b2d2      	uxtb	r2, r2
   11e14:	4b21      	ldr	r3, [pc, #132]	; (11e9c <RADIO_FSKPayloadReady+0x100>)
   11e16:	4798      	blx	r3
   11e18:	783b      	ldrb	r3, [r7, #0]
   11e1a:	b2db      	uxtb	r3, r3
   11e1c:	7033      	strb	r3, [r6, #0]
   11e1e:	4b20      	ldr	r3, [pc, #128]	; (11ea0 <RADIO_FSKPayloadReady+0x104>)
   11e20:	4798      	blx	r3
   11e22:	4b20      	ldr	r3, [pc, #128]	; (11ea4 <RADIO_FSKPayloadReady+0x108>)
   11e24:	2000      	movs	r0, #0
   11e26:	4798      	blx	r3
   11e28:	2308      	movs	r3, #8
   11e2a:	882a      	ldrh	r2, [r5, #0]
   11e2c:	4313      	orrs	r3, r2
   11e2e:	e011      	b.n	11e54 <RADIO_FSKPayloadReady+0xb8>
   11e30:	783b      	ldrb	r3, [r7, #0]
   11e32:	7832      	ldrb	r2, [r6, #0]
   11e34:	1a9b      	subs	r3, r3, r2
   11e36:	2b00      	cmp	r3, #0
   11e38:	ddf1      	ble.n	11e1e <RADIO_FSKPayloadReady+0x82>
   11e3a:	7833      	ldrb	r3, [r6, #0]
   11e3c:	783a      	ldrb	r2, [r7, #0]
   11e3e:	7831      	ldrb	r1, [r6, #0]
   11e40:	2000      	movs	r0, #0
   11e42:	1a52      	subs	r2, r2, r1
   11e44:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   11e46:	b2d2      	uxtb	r2, r2
   11e48:	18c9      	adds	r1, r1, r3
   11e4a:	e7e3      	b.n	11e14 <RADIO_FSKPayloadReady+0x78>
   11e4c:	2380      	movs	r3, #128	; 0x80
   11e4e:	8829      	ldrh	r1, [r5, #0]
   11e50:	005b      	lsls	r3, r3, #1
   11e52:	430b      	orrs	r3, r1
   11e54:	802b      	strh	r3, [r5, #0]
   11e56:	2002      	movs	r0, #2
   11e58:	4b13      	ldr	r3, [pc, #76]	; (11ea8 <RADIO_FSKPayloadReady+0x10c>)
   11e5a:	4798      	blx	r3
   11e5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11e5e:	0023      	movs	r3, r4
   11e60:	332f      	adds	r3, #47	; 0x2f
   11e62:	4e0c      	ldr	r6, [pc, #48]	; (11e94 <RADIO_FSKPayloadReady+0xf8>)
   11e64:	7818      	ldrb	r0, [r3, #0]
   11e66:	47b0      	blx	r6
   11e68:	0023      	movs	r3, r4
   11e6a:	332e      	adds	r3, #46	; 0x2e
   11e6c:	7818      	ldrb	r0, [r3, #0]
   11e6e:	47b0      	blx	r6
   11e70:	4e0e      	ldr	r6, [pc, #56]	; (11eac <RADIO_FSKPayloadReady+0x110>)
   11e72:	2201      	movs	r2, #1
   11e74:	0031      	movs	r1, r6
   11e76:	2000      	movs	r0, #0
   11e78:	4f08      	ldr	r7, [pc, #32]	; (11e9c <RADIO_FSKPayloadReady+0x100>)
   11e7a:	47b8      	blx	r7
   11e7c:	7832      	ldrb	r2, [r6, #0]
   11e7e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   11e80:	b2d2      	uxtb	r2, r2
   11e82:	2000      	movs	r0, #0
   11e84:	47b8      	blx	r7
   11e86:	e7cc      	b.n	11e22 <RADIO_FSKPayloadReady+0x86>
   11e88:	000053e9 	.word	0x000053e9
   11e8c:	20001fd8 	.word	0x20001fd8
   11e90:	20002594 	.word	0x20002594
   11e94:	0000bfb9 	.word	0x0000bfb9
   11e98:	000001ad 	.word	0x000001ad
   11e9c:	00005455 	.word	0x00005455
   11ea0:	000001ed 	.word	0x000001ed
   11ea4:	00011b29 	.word	0x00011b29
   11ea8:	0001175d 	.word	0x0001175d
   11eac:	20002004 	.word	0x20002004

00011eb0 <Radio_SetClockInput>:
   11eb0:	b510      	push	{r4, lr}
   11eb2:	4b08      	ldr	r3, [pc, #32]	; (11ed4 <Radio_SetClockInput+0x24>)
   11eb4:	3355      	adds	r3, #85	; 0x55
   11eb6:	781b      	ldrb	r3, [r3, #0]
   11eb8:	2b00      	cmp	r3, #0
   11eba:	d10a      	bne.n	11ed2 <Radio_SetClockInput+0x22>
   11ebc:	4b06      	ldr	r3, [pc, #24]	; (11ed8 <Radio_SetClockInput+0x28>)
   11ebe:	204b      	movs	r0, #75	; 0x4b
   11ec0:	4798      	blx	r3
   11ec2:	2110      	movs	r1, #16
   11ec4:	4301      	orrs	r1, r0
   11ec6:	4b05      	ldr	r3, [pc, #20]	; (11edc <Radio_SetClockInput+0x2c>)
   11ec8:	b2c9      	uxtb	r1, r1
   11eca:	204b      	movs	r0, #75	; 0x4b
   11ecc:	4798      	blx	r3
   11ece:	4b04      	ldr	r3, [pc, #16]	; (11ee0 <Radio_SetClockInput+0x30>)
   11ed0:	4798      	blx	r3
   11ed2:	bd10      	pop	{r4, pc}
   11ed4:	20001fd8 	.word	0x20001fd8
   11ed8:	000053e9 	.word	0x000053e9
   11edc:	000053c1 	.word	0x000053c1
   11ee0:	000054f9 	.word	0x000054f9

00011ee4 <Radio_ResetClockInput>:
   11ee4:	b510      	push	{r4, lr}
   11ee6:	4b04      	ldr	r3, [pc, #16]	; (11ef8 <Radio_ResetClockInput+0x14>)
   11ee8:	3355      	adds	r3, #85	; 0x55
   11eea:	781b      	ldrb	r3, [r3, #0]
   11eec:	2b00      	cmp	r3, #0
   11eee:	d101      	bne.n	11ef4 <Radio_ResetClockInput+0x10>
   11ef0:	4b02      	ldr	r3, [pc, #8]	; (11efc <Radio_ResetClockInput+0x18>)
   11ef2:	4798      	blx	r3
   11ef4:	bd10      	pop	{r4, pc}
   11ef6:	46c0      	nop			; (mov r8, r8)
   11ef8:	20001fd8 	.word	0x20001fd8
   11efc:	00005515 	.word	0x00005515

00011f00 <RADIO_InitDefaultAttributes>:
   11f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11f02:	2501      	movs	r5, #1
   11f04:	4b64      	ldr	r3, [pc, #400]	; (12098 <RADIO_InitDefaultAttributes+0x198>)
   11f06:	4c65      	ldr	r4, [pc, #404]	; (1209c <RADIO_InitDefaultAttributes+0x19c>)
   11f08:	701d      	strb	r5, [r3, #0]
   11f0a:	4b65      	ldr	r3, [pc, #404]	; (120a0 <RADIO_InitDefaultAttributes+0x1a0>)
   11f0c:	2207      	movs	r2, #7
   11f0e:	6023      	str	r3, [r4, #0]
   11f10:	4b64      	ldr	r3, [pc, #400]	; (120a4 <RADIO_InitDefaultAttributes+0x1a4>)
   11f12:	18a1      	adds	r1, r4, r2
   11f14:	6063      	str	r3, [r4, #4]
   11f16:	4b64      	ldr	r3, [pc, #400]	; (120a8 <RADIO_InitDefaultAttributes+0x1a8>)
   11f18:	0027      	movs	r7, r4
   11f1a:	60a3      	str	r3, [r4, #8]
   11f1c:	0023      	movs	r3, r4
   11f1e:	3334      	adds	r3, #52	; 0x34
   11f20:	701d      	strb	r5, [r3, #0]
   11f22:	0023      	movs	r3, r4
   11f24:	3336      	adds	r3, #54	; 0x36
   11f26:	701a      	strb	r2, [r3, #0]
   11f28:	1ce3      	adds	r3, r4, #3
   11f2a:	77dd      	strb	r5, [r3, #31]
   11f2c:	0023      	movs	r3, r4
   11f2e:	3333      	adds	r3, #51	; 0x33
   11f30:	701d      	strb	r5, [r3, #0]
   11f32:	2300      	movs	r3, #0
   11f34:	77cb      	strb	r3, [r1, #31]
   11f36:	2108      	movs	r1, #8
   11f38:	82a1      	strh	r1, [r4, #20]
   11f3a:	0021      	movs	r1, r4
   11f3c:	3135      	adds	r1, #53	; 0x35
   11f3e:	700a      	strb	r2, [r1, #0]
   11f40:	1d22      	adds	r2, r4, #4
   11f42:	77d5      	strb	r5, [r2, #31]
   11f44:	1d62      	adds	r2, r4, #5
   11f46:	77d3      	strb	r3, [r2, #31]
   11f48:	1da2      	adds	r2, r4, #6
   11f4a:	77d3      	strb	r3, [r2, #31]
   11f4c:	2194      	movs	r1, #148	; 0x94
   11f4e:	22c1      	movs	r2, #193	; 0xc1
   11f50:	76a1      	strb	r1, [r4, #26]
   11f52:	7662      	strb	r2, [r4, #25]
   11f54:	76e2      	strb	r2, [r4, #27]
   11f56:	3991      	subs	r1, #145	; 0x91
   11f58:	1ca2      	adds	r2, r4, #2
   11f5a:	77d1      	strb	r1, [r2, #31]
   11f5c:	2234      	movs	r2, #52	; 0x34
   11f5e:	7622      	strb	r2, [r4, #24]
   11f60:	0022      	movs	r2, r4
   11f62:	317d      	adds	r1, #125	; 0x7d
   11f64:	3232      	adds	r2, #50	; 0x32
   11f66:	7011      	strb	r1, [r2, #0]
   11f68:	4a50      	ldr	r2, [pc, #320]	; (120ac <RADIO_InitDefaultAttributes+0x1ac>)
   11f6a:	397e      	subs	r1, #126	; 0x7e
   11f6c:	60e2      	str	r2, [r4, #12]
   11f6e:	0022      	movs	r2, r4
   11f70:	3237      	adds	r2, #55	; 0x37
   11f72:	7011      	strb	r1, [r2, #0]
   11f74:	0022      	movs	r2, r4
   11f76:	3109      	adds	r1, #9
   11f78:	3238      	adds	r2, #56	; 0x38
   11f7a:	7011      	strb	r1, [r2, #0]
   11f7c:	0022      	movs	r2, r4
   11f7e:	3107      	adds	r1, #7
   11f80:	3239      	adds	r2, #57	; 0x39
   11f82:	7011      	strb	r1, [r2, #0]
   11f84:	0022      	movs	r2, r4
   11f86:	322c      	adds	r2, #44	; 0x2c
   11f88:	7013      	strb	r3, [r2, #0]
   11f8a:	4a49      	ldr	r2, [pc, #292]	; (120b0 <RADIO_InitDefaultAttributes+0x1b0>)
   11f8c:	82e3      	strh	r3, [r4, #22]
   11f8e:	62a2      	str	r2, [r4, #40]	; 0x28
   11f90:	0022      	movs	r2, r4
   11f92:	324c      	adds	r2, #76	; 0x4c
   11f94:	8013      	strh	r3, [r2, #0]
   11f96:	0022      	movs	r2, r4
   11f98:	324e      	adds	r2, #78	; 0x4e
   11f9a:	7013      	strb	r3, [r2, #0]
   11f9c:	0022      	movs	r2, r4
   11f9e:	324f      	adds	r2, #79	; 0x4f
   11fa0:	7013      	strb	r3, [r2, #0]
   11fa2:	0022      	movs	r2, r4
   11fa4:	3240      	adds	r2, #64	; 0x40
   11fa6:	7013      	strb	r3, [r2, #0]
   11fa8:	0022      	movs	r2, r4
   11faa:	3241      	adds	r2, #65	; 0x41
   11fac:	7013      	strb	r3, [r2, #0]
   11fae:	0022      	movs	r2, r4
   11fb0:	3254      	adds	r2, #84	; 0x54
   11fb2:	7013      	strb	r3, [r2, #0]
   11fb4:	0022      	movs	r2, r4
   11fb6:	3255      	adds	r2, #85	; 0x55
   11fb8:	7015      	strb	r5, [r2, #0]
   11fba:	0022      	movs	r2, r4
   11fbc:	3257      	adds	r2, #87	; 0x57
   11fbe:	6463      	str	r3, [r4, #68]	; 0x44
   11fc0:	64a3      	str	r3, [r4, #72]	; 0x48
   11fc2:	87a3      	strh	r3, [r4, #60]	; 0x3c
   11fc4:	87e3      	strh	r3, [r4, #62]	; 0x3e
   11fc6:	7013      	strb	r3, [r2, #0]
   11fc8:	3730      	adds	r7, #48	; 0x30
   11fca:	783b      	ldrb	r3, [r7, #0]
   11fcc:	2b00      	cmp	r3, #0
   11fce:	d151      	bne.n	12074 <RADIO_InitDefaultAttributes+0x174>
   11fd0:	4838      	ldr	r0, [pc, #224]	; (120b4 <RADIO_InitDefaultAttributes+0x1b4>)
   11fd2:	4e39      	ldr	r6, [pc, #228]	; (120b8 <RADIO_InitDefaultAttributes+0x1b8>)
   11fd4:	47b0      	blx	r6
   11fd6:	2808      	cmp	r0, #8
   11fd8:	d149      	bne.n	1206e <RADIO_InitDefaultAttributes+0x16e>
   11fda:	4838      	ldr	r0, [pc, #224]	; (120bc <RADIO_InitDefaultAttributes+0x1bc>)
   11fdc:	47b0      	blx	r6
   11fde:	2808      	cmp	r0, #8
   11fe0:	d145      	bne.n	1206e <RADIO_InitDefaultAttributes+0x16e>
   11fe2:	4837      	ldr	r0, [pc, #220]	; (120c0 <RADIO_InitDefaultAttributes+0x1c0>)
   11fe4:	47b0      	blx	r6
   11fe6:	2808      	cmp	r0, #8
   11fe8:	d141      	bne.n	1206e <RADIO_InitDefaultAttributes+0x16e>
   11fea:	4836      	ldr	r0, [pc, #216]	; (120c4 <RADIO_InitDefaultAttributes+0x1c4>)
   11fec:	47b0      	blx	r6
   11fee:	2808      	cmp	r0, #8
   11ff0:	d13d      	bne.n	1206e <RADIO_InitDefaultAttributes+0x16e>
   11ff2:	703d      	strb	r5, [r7, #0]
   11ff4:	4b34      	ldr	r3, [pc, #208]	; (120c8 <RADIO_InitDefaultAttributes+0x1c8>)
   11ff6:	4798      	blx	r3
   11ff8:	4b34      	ldr	r3, [pc, #208]	; (120cc <RADIO_InitDefaultAttributes+0x1cc>)
   11ffa:	4798      	blx	r3
   11ffc:	2800      	cmp	r0, #0
   11ffe:	d107      	bne.n	12010 <RADIO_InitDefaultAttributes+0x110>
   12000:	0023      	movs	r3, r4
   12002:	3355      	adds	r3, #85	; 0x55
   12004:	7018      	strb	r0, [r3, #0]
   12006:	4b32      	ldr	r3, [pc, #200]	; (120d0 <RADIO_InitDefaultAttributes+0x1d0>)
   12008:	4798      	blx	r3
   1200a:	0023      	movs	r3, r4
   1200c:	3354      	adds	r3, #84	; 0x54
   1200e:	7018      	strb	r0, [r3, #0]
   12010:	4b30      	ldr	r3, [pc, #192]	; (120d4 <RADIO_InitDefaultAttributes+0x1d4>)
   12012:	4798      	blx	r3
   12014:	2201      	movs	r2, #1
   12016:	2100      	movs	r1, #0
   12018:	0010      	movs	r0, r2
   1201a:	4f2f      	ldr	r7, [pc, #188]	; (120d8 <RADIO_InitDefaultAttributes+0x1d8>)
   1201c:	47b8      	blx	r7
   1201e:	6820      	ldr	r0, [r4, #0]
   12020:	4b2e      	ldr	r3, [pc, #184]	; (120dc <RADIO_InitDefaultAttributes+0x1dc>)
   12022:	4798      	blx	r3
   12024:	2142      	movs	r1, #66	; 0x42
   12026:	203b      	movs	r0, #59	; 0x3b
   12028:	4d2d      	ldr	r5, [pc, #180]	; (120e0 <RADIO_InitDefaultAttributes+0x1e0>)
   1202a:	47a8      	blx	r5
   1202c:	203b      	movs	r0, #59	; 0x3b
   1202e:	4b2d      	ldr	r3, [pc, #180]	; (120e4 <RADIO_InitDefaultAttributes+0x1e4>)
   12030:	4798      	blx	r3
   12032:	2620      	movs	r6, #32
   12034:	4006      	ands	r6, r0
   12036:	d1f9      	bne.n	1202c <RADIO_InitDefaultAttributes+0x12c>
   12038:	2123      	movs	r1, #35	; 0x23
   1203a:	200c      	movs	r0, #12
   1203c:	47a8      	blx	r5
   1203e:	21aa      	movs	r1, #170	; 0xaa
   12040:	201f      	movs	r0, #31
   12042:	47a8      	blx	r5
   12044:	21ff      	movs	r1, #255	; 0xff
   12046:	2032      	movs	r0, #50	; 0x32
   12048:	47a8      	blx	r5
   1204a:	2140      	movs	r1, #64	; 0x40
   1204c:	2031      	movs	r0, #49	; 0x31
   1204e:	47a8      	blx	r5
   12050:	2201      	movs	r2, #1
   12052:	0030      	movs	r0, r6
   12054:	0011      	movs	r1, r2
   12056:	47b8      	blx	r7
   12058:	21ff      	movs	r1, #255	; 0xff
   1205a:	2023      	movs	r0, #35	; 0x23
   1205c:	47a8      	blx	r5
   1205e:	4b21      	ldr	r3, [pc, #132]	; (120e4 <RADIO_InitDefaultAttributes+0x1e4>)
   12060:	2042      	movs	r0, #66	; 0x42
   12062:	4798      	blx	r3
   12064:	3431      	adds	r4, #49	; 0x31
   12066:	4b20      	ldr	r3, [pc, #128]	; (120e8 <RADIO_InitDefaultAttributes+0x1e8>)
   12068:	7020      	strb	r0, [r4, #0]
   1206a:	4798      	blx	r3
   1206c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1206e:	4b1f      	ldr	r3, [pc, #124]	; (120ec <RADIO_InitDefaultAttributes+0x1ec>)
   12070:	4798      	blx	r3
   12072:	e7bf      	b.n	11ff4 <RADIO_InitDefaultAttributes+0xf4>
   12074:	0023      	movs	r3, r4
   12076:	332d      	adds	r3, #45	; 0x2d
   12078:	4d1d      	ldr	r5, [pc, #116]	; (120f0 <RADIO_InitDefaultAttributes+0x1f0>)
   1207a:	7818      	ldrb	r0, [r3, #0]
   1207c:	47a8      	blx	r5
   1207e:	0023      	movs	r3, r4
   12080:	332e      	adds	r3, #46	; 0x2e
   12082:	7818      	ldrb	r0, [r3, #0]
   12084:	47a8      	blx	r5
   12086:	0023      	movs	r3, r4
   12088:	332f      	adds	r3, #47	; 0x2f
   1208a:	7818      	ldrb	r0, [r3, #0]
   1208c:	47a8      	blx	r5
   1208e:	0023      	movs	r3, r4
   12090:	3350      	adds	r3, #80	; 0x50
   12092:	7818      	ldrb	r0, [r3, #0]
   12094:	47a8      	blx	r5
   12096:	e7ad      	b.n	11ff4 <RADIO_InitDefaultAttributes+0xf4>
   12098:	20002597 	.word	0x20002597
   1209c:	20001fd8 	.word	0x20001fd8
   120a0:	33be27a0 	.word	0x33be27a0
   120a4:	000061a8 	.word	0x000061a8
   120a8:	0000c350 	.word	0x0000c350
   120ac:	00003a98 	.word	0x00003a98
   120b0:	20002494 	.word	0x20002494
   120b4:	20002005 	.word	0x20002005
   120b8:	0000bc79 	.word	0x0000bc79
   120bc:	20002006 	.word	0x20002006
   120c0:	20002007 	.word	0x20002007
   120c4:	20002028 	.word	0x20002028
   120c8:	00005381 	.word	0x00005381
   120cc:	000054f5 	.word	0x000054f5
   120d0:	000054f1 	.word	0x000054f1
   120d4:	00011eb1 	.word	0x00011eb1
   120d8:	0000c311 	.word	0x0000c311
   120dc:	00011155 	.word	0x00011155
   120e0:	000053c1 	.word	0x000053c1
   120e4:	000053e9 	.word	0x000053e9
   120e8:	00011ee5 	.word	0x00011ee5
   120ec:	0000bbbd 	.word	0x0000bbbd
   120f0:	0000bfb9 	.word	0x0000bfb9

000120f4 <RADIO_Receive>:
   120f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   120f6:	7803      	ldrb	r3, [r0, #0]
   120f8:	0006      	movs	r6, r0
   120fa:	4d24      	ldr	r5, [pc, #144]	; (1218c <RADIO_Receive+0x98>)
   120fc:	2b00      	cmp	r3, #0
   120fe:	d11d      	bne.n	1213c <RADIO_Receive+0x48>
   12100:	782b      	ldrb	r3, [r5, #0]
   12102:	2004      	movs	r0, #4
   12104:	2b01      	cmp	r3, #1
   12106:	d118      	bne.n	1213a <RADIO_Receive+0x46>
   12108:	4c21      	ldr	r4, [pc, #132]	; (12190 <RADIO_Receive+0x9c>)
   1210a:	4f22      	ldr	r7, [pc, #136]	; (12194 <RADIO_Receive+0xa0>)
   1210c:	0023      	movs	r3, r4
   1210e:	332f      	adds	r3, #47	; 0x2f
   12110:	7818      	ldrb	r0, [r3, #0]
   12112:	47b8      	blx	r7
   12114:	0023      	movs	r3, r4
   12116:	3334      	adds	r3, #52	; 0x34
   12118:	781b      	ldrb	r3, [r3, #0]
   1211a:	2b00      	cmp	r3, #0
   1211c:	d102      	bne.n	12124 <RADIO_Receive+0x30>
   1211e:	342e      	adds	r4, #46	; 0x2e
   12120:	7820      	ldrb	r0, [r4, #0]
   12122:	47b8      	blx	r7
   12124:	8872      	ldrh	r2, [r6, #2]
   12126:	4b1c      	ldr	r3, [pc, #112]	; (12198 <RADIO_Receive+0xa4>)
   12128:	2008      	movs	r0, #8
   1212a:	801a      	strh	r2, [r3, #0]
   1212c:	2304      	movs	r3, #4
   1212e:	702b      	strb	r3, [r5, #0]
   12130:	4b1a      	ldr	r3, [pc, #104]	; (1219c <RADIO_Receive+0xa8>)
   12132:	4798      	blx	r3
   12134:	4b1a      	ldr	r3, [pc, #104]	; (121a0 <RADIO_Receive+0xac>)
   12136:	4798      	blx	r3
   12138:	2000      	movs	r0, #0
   1213a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1213c:	782b      	ldrb	r3, [r5, #0]
   1213e:	2000      	movs	r0, #0
   12140:	2b01      	cmp	r3, #1
   12142:	d0fa      	beq.n	1213a <RADIO_Receive+0x46>
   12144:	782b      	ldrb	r3, [r5, #0]
   12146:	3003      	adds	r0, #3
   12148:	2b04      	cmp	r3, #4
   1214a:	d1f6      	bne.n	1213a <RADIO_Receive+0x46>
   1214c:	4c10      	ldr	r4, [pc, #64]	; (12190 <RADIO_Receive+0x9c>)
   1214e:	4e11      	ldr	r6, [pc, #68]	; (12194 <RADIO_Receive+0xa0>)
   12150:	0023      	movs	r3, r4
   12152:	332f      	adds	r3, #47	; 0x2f
   12154:	7818      	ldrb	r0, [r3, #0]
   12156:	47b0      	blx	r6
   12158:	0023      	movs	r3, r4
   1215a:	3334      	adds	r3, #52	; 0x34
   1215c:	781b      	ldrb	r3, [r3, #0]
   1215e:	2b00      	cmp	r3, #0
   12160:	d103      	bne.n	1216a <RADIO_Receive+0x76>
   12162:	0023      	movs	r3, r4
   12164:	332e      	adds	r3, #46	; 0x2e
   12166:	7818      	ldrb	r0, [r3, #0]
   12168:	47b0      	blx	r6
   1216a:	2200      	movs	r2, #0
   1216c:	3434      	adds	r4, #52	; 0x34
   1216e:	7821      	ldrb	r1, [r4, #0]
   12170:	0010      	movs	r0, r2
   12172:	4b0c      	ldr	r3, [pc, #48]	; (121a4 <RADIO_Receive+0xb0>)
   12174:	4798      	blx	r3
   12176:	4b0c      	ldr	r3, [pc, #48]	; (121a8 <RADIO_Receive+0xb4>)
   12178:	4798      	blx	r3
   1217a:	2301      	movs	r3, #1
   1217c:	2008      	movs	r0, #8
   1217e:	4c0b      	ldr	r4, [pc, #44]	; (121ac <RADIO_Receive+0xb8>)
   12180:	702b      	strb	r3, [r5, #0]
   12182:	47a0      	blx	r4
   12184:	2002      	movs	r0, #2
   12186:	47a0      	blx	r4
   12188:	e7d6      	b.n	12138 <RADIO_Receive+0x44>
   1218a:	46c0      	nop			; (mov r8, r8)
   1218c:	20002597 	.word	0x20002597
   12190:	20001fd8 	.word	0x20001fd8
   12194:	0000bfb9 	.word	0x0000bfb9
   12198:	20000ff0 	.word	0x20000ff0
   1219c:	0001175d 	.word	0x0001175d
   121a0:	00011eb1 	.word	0x00011eb1
   121a4:	0000c311 	.word	0x0000c311
   121a8:	00011ee5 	.word	0x00011ee5
   121ac:	00011789 	.word	0x00011789

000121b0 <RADIO_TxHandler>:
   121b0:	b5f0      	push	{r4, r5, r6, r7, lr}
   121b2:	4d5d      	ldr	r5, [pc, #372]	; (12328 <RADIO_TxHandler+0x178>)
   121b4:	b087      	sub	sp, #28
   121b6:	47a8      	blx	r5
   121b8:	2001      	movs	r0, #1
   121ba:	4c5c      	ldr	r4, [pc, #368]	; (1232c <RADIO_TxHandler+0x17c>)
   121bc:	47a0      	blx	r4
   121be:	4f5c      	ldr	r7, [pc, #368]	; (12330 <RADIO_TxHandler+0x180>)
   121c0:	003b      	movs	r3, r7
   121c2:	332d      	adds	r3, #45	; 0x2d
   121c4:	7818      	ldrb	r0, [r3, #0]
   121c6:	4b5b      	ldr	r3, [pc, #364]	; (12334 <RADIO_TxHandler+0x184>)
   121c8:	4798      	blx	r3
   121ca:	003b      	movs	r3, r7
   121cc:	3341      	adds	r3, #65	; 0x41
   121ce:	781b      	ldrb	r3, [r3, #0]
   121d0:	2b00      	cmp	r3, #0
   121d2:	d035      	beq.n	12240 <RADIO_TxHandler+0x90>
   121d4:	8fbe      	ldrh	r6, [r7, #60]	; 0x3c
   121d6:	47a8      	blx	r5
   121d8:	2000      	movs	r0, #0
   121da:	47a0      	blx	r4
   121dc:	6838      	ldr	r0, [r7, #0]
   121de:	4b56      	ldr	r3, [pc, #344]	; (12338 <RADIO_TxHandler+0x188>)
   121e0:	4798      	blx	r3
   121e2:	003b      	movs	r3, r7
   121e4:	2400      	movs	r4, #0
   121e6:	334c      	adds	r3, #76	; 0x4c
   121e8:	801c      	strh	r4, [r3, #0]
   121ea:	2201      	movs	r2, #1
   121ec:	0021      	movs	r1, r4
   121ee:	0020      	movs	r0, r4
   121f0:	4b52      	ldr	r3, [pc, #328]	; (1233c <RADIO_TxHandler+0x18c>)
   121f2:	4798      	blx	r3
   121f4:	2109      	movs	r1, #9
   121f6:	2012      	movs	r0, #18
   121f8:	4b51      	ldr	r3, [pc, #324]	; (12340 <RADIO_TxHandler+0x190>)
   121fa:	4798      	blx	r3
   121fc:	2201      	movs	r2, #1
   121fe:	0021      	movs	r1, r4
   12200:	2005      	movs	r0, #5
   12202:	4b4e      	ldr	r3, [pc, #312]	; (1233c <RADIO_TxHandler+0x18c>)
   12204:	4798      	blx	r3
   12206:	4b4f      	ldr	r3, [pc, #316]	; (12344 <RADIO_TxHandler+0x194>)
   12208:	4798      	blx	r3
   1220a:	22fa      	movs	r2, #250	; 0xfa
   1220c:	2300      	movs	r3, #0
   1220e:	0092      	lsls	r2, r2, #2
   12210:	4c4d      	ldr	r4, [pc, #308]	; (12348 <RADIO_TxHandler+0x198>)
   12212:	47a0      	blx	r4
   12214:	4b4d      	ldr	r3, [pc, #308]	; (1234c <RADIO_TxHandler+0x19c>)
   12216:	3601      	adds	r6, #1
   12218:	6018      	str	r0, [r3, #0]
   1221a:	6059      	str	r1, [r3, #4]
   1221c:	b2b6      	uxth	r6, r6
   1221e:	4b49      	ldr	r3, [pc, #292]	; (12344 <RADIO_TxHandler+0x194>)
   12220:	4798      	blx	r3
   12222:	22fa      	movs	r2, #250	; 0xfa
   12224:	2300      	movs	r3, #0
   12226:	0092      	lsls	r2, r2, #2
   12228:	4d47      	ldr	r5, [pc, #284]	; (12348 <RADIO_TxHandler+0x198>)
   1222a:	47a8      	blx	r5
   1222c:	4b47      	ldr	r3, [pc, #284]	; (1234c <RADIO_TxHandler+0x19c>)
   1222e:	2400      	movs	r4, #0
   12230:	681a      	ldr	r2, [r3, #0]
   12232:	685b      	ldr	r3, [r3, #4]
   12234:	1a80      	subs	r0, r0, r2
   12236:	4199      	sbcs	r1, r3
   12238:	428c      	cmp	r4, r1
   1223a:	d101      	bne.n	12240 <RADIO_TxHandler+0x90>
   1223c:	4286      	cmp	r6, r0
   1223e:	d842      	bhi.n	122c6 <RADIO_TxHandler+0x116>
   12240:	4b43      	ldr	r3, [pc, #268]	; (12350 <RADIO_TxHandler+0x1a0>)
   12242:	2004      	movs	r0, #4
   12244:	4798      	blx	r3
   12246:	4b43      	ldr	r3, [pc, #268]	; (12354 <RADIO_TxHandler+0x1a4>)
   12248:	4c3d      	ldr	r4, [pc, #244]	; (12340 <RADIO_TxHandler+0x190>)
   1224a:	781e      	ldrb	r6, [r3, #0]
   1224c:	4d42      	ldr	r5, [pc, #264]	; (12358 <RADIO_TxHandler+0x1a8>)
   1224e:	2e01      	cmp	r6, #1
   12250:	d158      	bne.n	12304 <RADIO_TxHandler+0x154>
   12252:	7829      	ldrb	r1, [r5, #0]
   12254:	2022      	movs	r0, #34	; 0x22
   12256:	47a0      	blx	r4
   12258:	4b40      	ldr	r3, [pc, #256]	; (1235c <RADIO_TxHandler+0x1ac>)
   1225a:	200a      	movs	r0, #10
   1225c:	4798      	blx	r3
   1225e:	21f0      	movs	r1, #240	; 0xf0
   12260:	4008      	ands	r0, r1
   12262:	39e8      	subs	r1, #232	; 0xe8
   12264:	4301      	orrs	r1, r0
   12266:	200a      	movs	r0, #10
   12268:	47a0      	blx	r4
   1226a:	2140      	movs	r1, #64	; 0x40
   1226c:	0008      	movs	r0, r1
   1226e:	47a0      	blx	r4
   12270:	2100      	movs	r1, #0
   12272:	2041      	movs	r0, #65	; 0x41
   12274:	47a0      	blx	r4
   12276:	4b37      	ldr	r3, [pc, #220]	; (12354 <RADIO_TxHandler+0x1a4>)
   12278:	0032      	movs	r2, r6
   1227a:	7819      	ldrb	r1, [r3, #0]
   1227c:	0030      	movs	r0, r6
   1227e:	4b2f      	ldr	r3, [pc, #188]	; (1233c <RADIO_TxHandler+0x18c>)
   12280:	4798      	blx	r3
   12282:	4b37      	ldr	r3, [pc, #220]	; (12360 <RADIO_TxHandler+0x1b0>)
   12284:	782a      	ldrb	r2, [r5, #0]
   12286:	6819      	ldr	r1, [r3, #0]
   12288:	2000      	movs	r0, #0
   1228a:	4b36      	ldr	r3, [pc, #216]	; (12364 <RADIO_TxHandler+0x1b4>)
   1228c:	4798      	blx	r3
   1228e:	003b      	movs	r3, r7
   12290:	3334      	adds	r3, #52	; 0x34
   12292:	7819      	ldrb	r1, [r3, #0]
   12294:	2200      	movs	r2, #0
   12296:	2003      	movs	r0, #3
   12298:	4b28      	ldr	r3, [pc, #160]	; (1233c <RADIO_TxHandler+0x18c>)
   1229a:	4798      	blx	r3
   1229c:	4b29      	ldr	r3, [pc, #164]	; (12344 <RADIO_TxHandler+0x194>)
   1229e:	4798      	blx	r3
   122a0:	4b31      	ldr	r3, [pc, #196]	; (12368 <RADIO_TxHandler+0x1b8>)
   122a2:	6018      	str	r0, [r3, #0]
   122a4:	6059      	str	r1, [r3, #4]
   122a6:	68fb      	ldr	r3, [r7, #12]
   122a8:	2b00      	cmp	r3, #0
   122aa:	d009      	beq.n	122c0 <RADIO_TxHandler+0x110>
   122ac:	21fa      	movs	r1, #250	; 0xfa
   122ae:	2200      	movs	r2, #0
   122b0:	0089      	lsls	r1, r1, #2
   122b2:	372f      	adds	r7, #47	; 0x2f
   122b4:	4359      	muls	r1, r3
   122b6:	7838      	ldrb	r0, [r7, #0]
   122b8:	4b2c      	ldr	r3, [pc, #176]	; (1236c <RADIO_TxHandler+0x1bc>)
   122ba:	9200      	str	r2, [sp, #0]
   122bc:	4c2c      	ldr	r4, [pc, #176]	; (12370 <RADIO_TxHandler+0x1c0>)
   122be:	47a0      	blx	r4
   122c0:	2000      	movs	r0, #0
   122c2:	b007      	add	sp, #28
   122c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   122c6:	4d2b      	ldr	r5, [pc, #172]	; (12374 <RADIO_TxHandler+0x1c4>)
   122c8:	4b2b      	ldr	r3, [pc, #172]	; (12378 <RADIO_TxHandler+0x1c8>)
   122ca:	0028      	movs	r0, r5
   122cc:	4798      	blx	r3
   122ce:	233e      	movs	r3, #62	; 0x3e
   122d0:	5efa      	ldrsh	r2, [r7, r3]
   122d2:	2100      	movs	r1, #0
   122d4:	5e6b      	ldrsh	r3, [r5, r1]
   122d6:	429a      	cmp	r2, r3
   122d8:	daa1      	bge.n	1221e <RADIO_TxHandler+0x6e>
   122da:	0020      	movs	r0, r4
   122dc:	4b27      	ldr	r3, [pc, #156]	; (1237c <RADIO_TxHandler+0x1cc>)
   122de:	4798      	blx	r3
   122e0:	4b27      	ldr	r3, [pc, #156]	; (12380 <RADIO_TxHandler+0x1d0>)
   122e2:	4798      	blx	r3
   122e4:	2307      	movs	r3, #7
   122e6:	2201      	movs	r2, #1
   122e8:	a903      	add	r1, sp, #12
   122ea:	700b      	strb	r3, [r1, #0]
   122ec:	4b25      	ldr	r3, [pc, #148]	; (12384 <RADIO_TxHandler+0x1d4>)
   122ee:	701a      	strb	r2, [r3, #0]
   122f0:	4b25      	ldr	r3, [pc, #148]	; (12388 <RADIO_TxHandler+0x1d8>)
   122f2:	781b      	ldrb	r3, [r3, #0]
   122f4:	079b      	lsls	r3, r3, #30
   122f6:	d5a3      	bpl.n	12240 <RADIO_TxHandler+0x90>
   122f8:	693b      	ldr	r3, [r7, #16]
   122fa:	2b00      	cmp	r3, #0
   122fc:	d0a0      	beq.n	12240 <RADIO_TxHandler+0x90>
   122fe:	2002      	movs	r0, #2
   12300:	4798      	blx	r3
   12302:	e79d      	b.n	12240 <RADIO_TxHandler+0x90>
   12304:	2110      	movs	r1, #16
   12306:	2040      	movs	r0, #64	; 0x40
   12308:	47a0      	blx	r4
   1230a:	2100      	movs	r1, #0
   1230c:	2041      	movs	r0, #65	; 0x41
   1230e:	47a0      	blx	r4
   12310:	003b      	movs	r3, r7
   12312:	2000      	movs	r0, #0
   12314:	3357      	adds	r3, #87	; 0x57
   12316:	7829      	ldrb	r1, [r5, #0]
   12318:	7018      	strb	r0, [r3, #0]
   1231a:	47a0      	blx	r4
   1231c:	4b10      	ldr	r3, [pc, #64]	; (12360 <RADIO_TxHandler+0x1b0>)
   1231e:	7829      	ldrb	r1, [r5, #0]
   12320:	6818      	ldr	r0, [r3, #0]
   12322:	4b1a      	ldr	r3, [pc, #104]	; (1238c <RADIO_TxHandler+0x1dc>)
   12324:	4798      	blx	r3
   12326:	e7b2      	b.n	1228e <RADIO_TxHandler+0xde>
   12328:	00011eb1 	.word	0x00011eb1
   1232c:	00011a01 	.word	0x00011a01
   12330:	20001fd8 	.word	0x20001fd8
   12334:	0000bfb9 	.word	0x0000bfb9
   12338:	00011155 	.word	0x00011155
   1233c:	0000c311 	.word	0x0000c311
   12340:	000053c1 	.word	0x000053c1
   12344:	0000bc55 	.word	0x0000bc55
   12348:	00012df5 	.word	0x00012df5
   1234c:	20000fe8 	.word	0x20000fe8
   12350:	0001119d 	.word	0x0001119d
   12354:	2000200c 	.word	0x2000200c
   12358:	20001004 	.word	0x20001004
   1235c:	000053e9 	.word	0x000053e9
   12360:	20001000 	.word	0x20001000
   12364:	00005415 	.word	0x00005415
   12368:	20000ff8 	.word	0x20000ff8
   1236c:	00011b5d 	.word	0x00011b5d
   12370:	0000bcad 	.word	0x0000bcad
   12374:	20000fe6 	.word	0x20000fe6
   12378:	0000c4d5 	.word	0x0000c4d5
   1237c:	00011b29 	.word	0x00011b29
   12380:	00011ee5 	.word	0x00011ee5
   12384:	20002597 	.word	0x20002597
   12388:	20002596 	.word	0x20002596
   1238c:	0001187d 	.word	0x0001187d

00012390 <RADIO_TxDoneHandler>:
   12390:	b5f0      	push	{r4, r5, r6, r7, lr}
   12392:	4b35      	ldr	r3, [pc, #212]	; (12468 <RADIO_TxDoneHandler+0xd8>)
   12394:	b087      	sub	sp, #28
   12396:	881a      	ldrh	r2, [r3, #0]
   12398:	06d2      	lsls	r2, r2, #27
   1239a:	0fd2      	lsrs	r2, r2, #31
   1239c:	9200      	str	r2, [sp, #0]
   1239e:	466a      	mov	r2, sp
   123a0:	7810      	ldrb	r0, [r2, #0]
   123a2:	881a      	ldrh	r2, [r3, #0]
   123a4:	2801      	cmp	r0, #1
   123a6:	d12b      	bne.n	12400 <RADIO_TxDoneHandler+0x70>
   123a8:	4c30      	ldr	r4, [pc, #192]	; (1246c <RADIO_TxDoneHandler+0xdc>)
   123aa:	2110      	movs	r1, #16
   123ac:	0027      	movs	r7, r4
   123ae:	2500      	movs	r5, #0
   123b0:	438a      	bics	r2, r1
   123b2:	801a      	strh	r2, [r3, #0]
   123b4:	3734      	adds	r7, #52	; 0x34
   123b6:	0002      	movs	r2, r0
   123b8:	7839      	ldrb	r1, [r7, #0]
   123ba:	4b2d      	ldr	r3, [pc, #180]	; (12470 <RADIO_TxDoneHandler+0xe0>)
   123bc:	4798      	blx	r3
   123be:	68e3      	ldr	r3, [r4, #12]
   123c0:	ae03      	add	r6, sp, #12
   123c2:	9304      	str	r3, [sp, #16]
   123c4:	7035      	strb	r5, [r6, #0]
   123c6:	002a      	movs	r2, r5
   123c8:	4b29      	ldr	r3, [pc, #164]	; (12470 <RADIO_TxDoneHandler+0xe0>)
   123ca:	7839      	ldrb	r1, [r7, #0]
   123cc:	0028      	movs	r0, r5
   123ce:	4798      	blx	r3
   123d0:	466a      	mov	r2, sp
   123d2:	4b28      	ldr	r3, [pc, #160]	; (12474 <RADIO_TxDoneHandler+0xe4>)
   123d4:	7812      	ldrb	r2, [r2, #0]
   123d6:	701a      	strb	r2, [r3, #0]
   123d8:	0023      	movs	r3, r4
   123da:	3357      	adds	r3, #87	; 0x57
   123dc:	701d      	strb	r5, [r3, #0]
   123de:	4b26      	ldr	r3, [pc, #152]	; (12478 <RADIO_TxDoneHandler+0xe8>)
   123e0:	781b      	ldrb	r3, [r3, #0]
   123e2:	075b      	lsls	r3, r3, #29
   123e4:	d505      	bpl.n	123f2 <RADIO_TxDoneHandler+0x62>
   123e6:	6923      	ldr	r3, [r4, #16]
   123e8:	42ab      	cmp	r3, r5
   123ea:	d002      	beq.n	123f2 <RADIO_TxDoneHandler+0x62>
   123ec:	0031      	movs	r1, r6
   123ee:	2004      	movs	r0, #4
   123f0:	4798      	blx	r3
   123f2:	4b22      	ldr	r3, [pc, #136]	; (1247c <RADIO_TxDoneHandler+0xec>)
   123f4:	4798      	blx	r3
   123f6:	4b22      	ldr	r3, [pc, #136]	; (12480 <RADIO_TxDoneHandler+0xf0>)
   123f8:	4798      	blx	r3
   123fa:	2000      	movs	r0, #0
   123fc:	b007      	add	sp, #28
   123fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
   12400:	07d2      	lsls	r2, r2, #31
   12402:	d402      	bmi.n	1240a <RADIO_TxDoneHandler+0x7a>
   12404:	881a      	ldrh	r2, [r3, #0]
   12406:	0752      	lsls	r2, r2, #29
   12408:	d527      	bpl.n	1245a <RADIO_TxDoneHandler+0xca>
   1240a:	2601      	movs	r6, #1
   1240c:	2104      	movs	r1, #4
   1240e:	881a      	ldrh	r2, [r3, #0]
   12410:	4f16      	ldr	r7, [pc, #88]	; (1246c <RADIO_TxDoneHandler+0xdc>)
   12412:	43b2      	bics	r2, r6
   12414:	801a      	strh	r2, [r3, #0]
   12416:	881a      	ldrh	r2, [r3, #0]
   12418:	2400      	movs	r4, #0
   1241a:	438a      	bics	r2, r1
   1241c:	801a      	strh	r2, [r3, #0]
   1241e:	4b19      	ldr	r3, [pc, #100]	; (12484 <RADIO_TxDoneHandler+0xf4>)
   12420:	ad03      	add	r5, sp, #12
   12422:	681b      	ldr	r3, [r3, #0]
   12424:	702c      	strb	r4, [r5, #0]
   12426:	9304      	str	r3, [sp, #16]
   12428:	003b      	movs	r3, r7
   1242a:	3334      	adds	r3, #52	; 0x34
   1242c:	7819      	ldrb	r1, [r3, #0]
   1242e:	0022      	movs	r2, r4
   12430:	0020      	movs	r0, r4
   12432:	4b0f      	ldr	r3, [pc, #60]	; (12470 <RADIO_TxDoneHandler+0xe0>)
   12434:	4798      	blx	r3
   12436:	4b14      	ldr	r3, [pc, #80]	; (12488 <RADIO_TxDoneHandler+0xf8>)
   12438:	4798      	blx	r3
   1243a:	4b0e      	ldr	r3, [pc, #56]	; (12474 <RADIO_TxDoneHandler+0xe4>)
   1243c:	701e      	strb	r6, [r3, #0]
   1243e:	003b      	movs	r3, r7
   12440:	3357      	adds	r3, #87	; 0x57
   12442:	701c      	strb	r4, [r3, #0]
   12444:	4b0c      	ldr	r3, [pc, #48]	; (12478 <RADIO_TxDoneHandler+0xe8>)
   12446:	781b      	ldrb	r3, [r3, #0]
   12448:	079b      	lsls	r3, r3, #30
   1244a:	d5d6      	bpl.n	123fa <RADIO_TxDoneHandler+0x6a>
   1244c:	693b      	ldr	r3, [r7, #16]
   1244e:	42a3      	cmp	r3, r4
   12450:	d0d3      	beq.n	123fa <RADIO_TxDoneHandler+0x6a>
   12452:	0029      	movs	r1, r5
   12454:	2002      	movs	r0, #2
   12456:	4798      	blx	r3
   12458:	e7cf      	b.n	123fa <RADIO_TxDoneHandler+0x6a>
   1245a:	881b      	ldrh	r3, [r3, #0]
   1245c:	059b      	lsls	r3, r3, #22
   1245e:	d5cc      	bpl.n	123fa <RADIO_TxDoneHandler+0x6a>
   12460:	4b0a      	ldr	r3, [pc, #40]	; (1248c <RADIO_TxDoneHandler+0xfc>)
   12462:	4798      	blx	r3
   12464:	e7c9      	b.n	123fa <RADIO_TxDoneHandler+0x6a>
   12466:	46c0      	nop			; (mov r8, r8)
   12468:	20002594 	.word	0x20002594
   1246c:	20001fd8 	.word	0x20001fd8
   12470:	0000c311 	.word	0x0000c311
   12474:	20002597 	.word	0x20002597
   12478:	20002596 	.word	0x20002596
   1247c:	00005381 	.word	0x00005381
   12480:	00011f01 	.word	0x00011f01
   12484:	20000ff8 	.word	0x20000ff8
   12488:	00011ee5 	.word	0x00011ee5
   1248c:	00012821 	.word	0x00012821

00012490 <RADIO_RxDoneHandler>:
   12490:	b5f0      	push	{r4, r5, r6, r7, lr}
   12492:	4b95      	ldr	r3, [pc, #596]	; (126e8 <RADIO_RxDoneHandler+0x258>)
   12494:	b085      	sub	sp, #20
   12496:	881c      	ldrh	r4, [r3, #0]
   12498:	881a      	ldrh	r2, [r3, #0]
   1249a:	06a4      	lsls	r4, r4, #26
   1249c:	0fe4      	lsrs	r4, r4, #31
   1249e:	b2e0      	uxtb	r0, r4
   124a0:	2801      	cmp	r0, #1
   124a2:	d126      	bne.n	124f2 <RADIO_RxDoneHandler+0x62>
   124a4:	4d91      	ldr	r5, [pc, #580]	; (126ec <RADIO_RxDoneHandler+0x25c>)
   124a6:	2120      	movs	r1, #32
   124a8:	002e      	movs	r6, r5
   124aa:	438a      	bics	r2, r1
   124ac:	801a      	strh	r2, [r3, #0]
   124ae:	3634      	adds	r6, #52	; 0x34
   124b0:	0002      	movs	r2, r0
   124b2:	7831      	ldrb	r1, [r6, #0]
   124b4:	4f8e      	ldr	r7, [pc, #568]	; (126f0 <RADIO_RxDoneHandler+0x260>)
   124b6:	47b8      	blx	r7
   124b8:	2200      	movs	r2, #0
   124ba:	7831      	ldrb	r1, [r6, #0]
   124bc:	0010      	movs	r0, r2
   124be:	47b8      	blx	r7
   124c0:	4b8c      	ldr	r3, [pc, #560]	; (126f4 <RADIO_RxDoneHandler+0x264>)
   124c2:	4798      	blx	r3
   124c4:	4b8c      	ldr	r3, [pc, #560]	; (126f8 <RADIO_RxDoneHandler+0x268>)
   124c6:	002a      	movs	r2, r5
   124c8:	701c      	strb	r4, [r3, #0]
   124ca:	2300      	movs	r3, #0
   124cc:	322c      	adds	r2, #44	; 0x2c
   124ce:	7013      	strb	r3, [r2, #0]
   124d0:	002a      	movs	r2, r5
   124d2:	a901      	add	r1, sp, #4
   124d4:	3257      	adds	r2, #87	; 0x57
   124d6:	7013      	strb	r3, [r2, #0]
   124d8:	700b      	strb	r3, [r1, #0]
   124da:	4b88      	ldr	r3, [pc, #544]	; (126fc <RADIO_RxDoneHandler+0x26c>)
   124dc:	781b      	ldrb	r3, [r3, #0]
   124de:	071b      	lsls	r3, r3, #28
   124e0:	d504      	bpl.n	124ec <RADIO_RxDoneHandler+0x5c>
   124e2:	692b      	ldr	r3, [r5, #16]
   124e4:	2008      	movs	r0, #8
   124e6:	2b00      	cmp	r3, #0
   124e8:	d000      	beq.n	124ec <RADIO_RxDoneHandler+0x5c>
   124ea:	e084      	b.n	125f6 <RADIO_RxDoneHandler+0x166>
   124ec:	2000      	movs	r0, #0
   124ee:	b005      	add	sp, #20
   124f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   124f2:	0652      	lsls	r2, r2, #25
   124f4:	d402      	bmi.n	124fc <RADIO_RxDoneHandler+0x6c>
   124f6:	881a      	ldrh	r2, [r3, #0]
   124f8:	0612      	lsls	r2, r2, #24
   124fa:	d523      	bpl.n	12544 <RADIO_RxDoneHandler+0xb4>
   124fc:	2140      	movs	r1, #64	; 0x40
   124fe:	881a      	ldrh	r2, [r3, #0]
   12500:	4c7a      	ldr	r4, [pc, #488]	; (126ec <RADIO_RxDoneHandler+0x25c>)
   12502:	438a      	bics	r2, r1
   12504:	801a      	strh	r2, [r3, #0]
   12506:	881a      	ldrh	r2, [r3, #0]
   12508:	1849      	adds	r1, r1, r1
   1250a:	438a      	bics	r2, r1
   1250c:	801a      	strh	r2, [r3, #0]
   1250e:	0023      	movs	r3, r4
   12510:	2200      	movs	r2, #0
   12512:	3334      	adds	r3, #52	; 0x34
   12514:	7819      	ldrb	r1, [r3, #0]
   12516:	0010      	movs	r0, r2
   12518:	4b75      	ldr	r3, [pc, #468]	; (126f0 <RADIO_RxDoneHandler+0x260>)
   1251a:	4798      	blx	r3
   1251c:	4b75      	ldr	r3, [pc, #468]	; (126f4 <RADIO_RxDoneHandler+0x264>)
   1251e:	4798      	blx	r3
   12520:	2201      	movs	r2, #1
   12522:	4b75      	ldr	r3, [pc, #468]	; (126f8 <RADIO_RxDoneHandler+0x268>)
   12524:	a901      	add	r1, sp, #4
   12526:	701a      	strb	r2, [r3, #0]
   12528:	0022      	movs	r2, r4
   1252a:	2300      	movs	r3, #0
   1252c:	322c      	adds	r2, #44	; 0x2c
   1252e:	7013      	strb	r3, [r2, #0]
   12530:	0022      	movs	r2, r4
   12532:	3257      	adds	r2, #87	; 0x57
   12534:	7013      	strb	r3, [r2, #0]
   12536:	700b      	strb	r3, [r1, #0]
   12538:	4b70      	ldr	r3, [pc, #448]	; (126fc <RADIO_RxDoneHandler+0x26c>)
   1253a:	781b      	ldrb	r3, [r3, #0]
   1253c:	071b      	lsls	r3, r3, #28
   1253e:	d5d5      	bpl.n	124ec <RADIO_RxDoneHandler+0x5c>
   12540:	6923      	ldr	r3, [r4, #16]
   12542:	e7cf      	b.n	124e4 <RADIO_RxDoneHandler+0x54>
   12544:	881a      	ldrh	r2, [r3, #0]
   12546:	0792      	lsls	r2, r2, #30
   12548:	d56e      	bpl.n	12628 <RADIO_RxDoneHandler+0x198>
   1254a:	2102      	movs	r1, #2
   1254c:	881a      	ldrh	r2, [r3, #0]
   1254e:	4d6c      	ldr	r5, [pc, #432]	; (12700 <RADIO_RxDoneHandler+0x270>)
   12550:	438a      	bics	r2, r1
   12552:	801a      	strh	r2, [r3, #0]
   12554:	2013      	movs	r0, #19
   12556:	47a8      	blx	r5
   12558:	4c64      	ldr	r4, [pc, #400]	; (126ec <RADIO_RxDoneHandler+0x25c>)
   1255a:	2100      	movs	r1, #0
   1255c:	0026      	movs	r6, r4
   1255e:	362c      	adds	r6, #44	; 0x2c
   12560:	7030      	strb	r0, [r6, #0]
   12562:	4b68      	ldr	r3, [pc, #416]	; (12704 <RADIO_RxDoneHandler+0x274>)
   12564:	200d      	movs	r0, #13
   12566:	4798      	blx	r3
   12568:	7832      	ldrb	r2, [r6, #0]
   1256a:	4b67      	ldr	r3, [pc, #412]	; (12708 <RADIO_RxDoneHandler+0x278>)
   1256c:	b2d2      	uxtb	r2, r2
   1256e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   12570:	2000      	movs	r0, #0
   12572:	4798      	blx	r3
   12574:	2019      	movs	r0, #25
   12576:	47a8      	blx	r5
   12578:	0023      	movs	r3, r4
   1257a:	b240      	sxtb	r0, r0
   1257c:	3332      	adds	r3, #50	; 0x32
   1257e:	2800      	cmp	r0, #0
   12580:	da3b      	bge.n	125fa <RADIO_RxDoneHandler+0x16a>
   12582:	4240      	negs	r0, r0
   12584:	1080      	asrs	r0, r0, #2
   12586:	4240      	negs	r0, r0
   12588:	7018      	strb	r0, [r3, #0]
   1258a:	201a      	movs	r0, #26
   1258c:	47a8      	blx	r5
   1258e:	0022      	movs	r2, r4
   12590:	3232      	adds	r2, #50	; 0x32
   12592:	7812      	ldrb	r2, [r2, #0]
   12594:	b203      	sxth	r3, r0
   12596:	b252      	sxtb	r2, r2
   12598:	4d5c      	ldr	r5, [pc, #368]	; (1270c <RADIO_RxDoneHandler+0x27c>)
   1259a:	2a00      	cmp	r2, #0
   1259c:	da36      	bge.n	1260c <RADIO_RxDoneHandler+0x17c>
   1259e:	6821      	ldr	r1, [r4, #0]
   125a0:	4e5b      	ldr	r6, [pc, #364]	; (12710 <RADIO_RxDoneHandler+0x280>)
   125a2:	198e      	adds	r6, r1, r6
   125a4:	42ae      	cmp	r6, r5
   125a6:	d82a      	bhi.n	125fe <RADIO_RxDoneHandler+0x16e>
   125a8:	3263      	adds	r2, #99	; 0x63
   125aa:	1880      	adds	r0, r0, r2
   125ac:	111b      	asrs	r3, r3, #4
   125ae:	1818      	adds	r0, r3, r0
   125b0:	0023      	movs	r3, r4
   125b2:	3356      	adds	r3, #86	; 0x56
   125b4:	7018      	strb	r0, [r3, #0]
   125b6:	0023      	movs	r3, r4
   125b8:	2200      	movs	r2, #0
   125ba:	3334      	adds	r3, #52	; 0x34
   125bc:	7819      	ldrb	r1, [r3, #0]
   125be:	0010      	movs	r0, r2
   125c0:	4b4b      	ldr	r3, [pc, #300]	; (126f0 <RADIO_RxDoneHandler+0x260>)
   125c2:	4798      	blx	r3
   125c4:	4b4b      	ldr	r3, [pc, #300]	; (126f4 <RADIO_RxDoneHandler+0x264>)
   125c6:	4798      	blx	r3
   125c8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   125ca:	a901      	add	r1, sp, #4
   125cc:	604b      	str	r3, [r1, #4]
   125ce:	0023      	movs	r3, r4
   125d0:	332c      	adds	r3, #44	; 0x2c
   125d2:	781b      	ldrb	r3, [r3, #0]
   125d4:	2201      	movs	r2, #1
   125d6:	720b      	strb	r3, [r1, #8]
   125d8:	2300      	movs	r3, #0
   125da:	700b      	strb	r3, [r1, #0]
   125dc:	4b46      	ldr	r3, [pc, #280]	; (126f8 <RADIO_RxDoneHandler+0x268>)
   125de:	701a      	strb	r2, [r3, #0]
   125e0:	4b46      	ldr	r3, [pc, #280]	; (126fc <RADIO_RxDoneHandler+0x26c>)
   125e2:	7818      	ldrb	r0, [r3, #0]
   125e4:	07c0      	lsls	r0, r0, #31
   125e6:	0fc0      	lsrs	r0, r0, #31
   125e8:	4290      	cmp	r0, r2
   125ea:	d000      	beq.n	125ee <RADIO_RxDoneHandler+0x15e>
   125ec:	e77e      	b.n	124ec <RADIO_RxDoneHandler+0x5c>
   125ee:	6923      	ldr	r3, [r4, #16]
   125f0:	2b00      	cmp	r3, #0
   125f2:	d100      	bne.n	125f6 <RADIO_RxDoneHandler+0x166>
   125f4:	e77a      	b.n	124ec <RADIO_RxDoneHandler+0x5c>
   125f6:	4798      	blx	r3
   125f8:	e778      	b.n	124ec <RADIO_RxDoneHandler+0x5c>
   125fa:	1080      	asrs	r0, r0, #2
   125fc:	e7c4      	b.n	12588 <RADIO_RxDoneHandler+0xf8>
   125fe:	4d45      	ldr	r5, [pc, #276]	; (12714 <RADIO_RxDoneHandler+0x284>)
   12600:	1949      	adds	r1, r1, r5
   12602:	4d45      	ldr	r5, [pc, #276]	; (12718 <RADIO_RxDoneHandler+0x288>)
   12604:	42a9      	cmp	r1, r5
   12606:	d8d6      	bhi.n	125b6 <RADIO_RxDoneHandler+0x126>
   12608:	325c      	adds	r2, #92	; 0x5c
   1260a:	e7ce      	b.n	125aa <RADIO_RxDoneHandler+0x11a>
   1260c:	6822      	ldr	r2, [r4, #0]
   1260e:	4940      	ldr	r1, [pc, #256]	; (12710 <RADIO_RxDoneHandler+0x280>)
   12610:	1851      	adds	r1, r2, r1
   12612:	42a9      	cmp	r1, r5
   12614:	d801      	bhi.n	1261a <RADIO_RxDoneHandler+0x18a>
   12616:	3063      	adds	r0, #99	; 0x63
   12618:	e7c8      	b.n	125ac <RADIO_RxDoneHandler+0x11c>
   1261a:	493e      	ldr	r1, [pc, #248]	; (12714 <RADIO_RxDoneHandler+0x284>)
   1261c:	1852      	adds	r2, r2, r1
   1261e:	493e      	ldr	r1, [pc, #248]	; (12718 <RADIO_RxDoneHandler+0x288>)
   12620:	428a      	cmp	r2, r1
   12622:	d8c8      	bhi.n	125b6 <RADIO_RxDoneHandler+0x126>
   12624:	305c      	adds	r0, #92	; 0x5c
   12626:	e7c1      	b.n	125ac <RADIO_RxDoneHandler+0x11c>
   12628:	881a      	ldrh	r2, [r3, #0]
   1262a:	0712      	lsls	r2, r2, #28
   1262c:	0fd5      	lsrs	r5, r2, #31
   1262e:	2a00      	cmp	r2, #0
   12630:	da27      	bge.n	12682 <RADIO_RxDoneHandler+0x1f2>
   12632:	2108      	movs	r1, #8
   12634:	881a      	ldrh	r2, [r3, #0]
   12636:	4c2d      	ldr	r4, [pc, #180]	; (126ec <RADIO_RxDoneHandler+0x25c>)
   12638:	438a      	bics	r2, r1
   1263a:	801a      	strh	r2, [r3, #0]
   1263c:	0023      	movs	r3, r4
   1263e:	2280      	movs	r2, #128	; 0x80
   12640:	3332      	adds	r3, #50	; 0x32
   12642:	701a      	strb	r2, [r3, #0]
   12644:	0023      	movs	r3, r4
   12646:	2200      	movs	r2, #0
   12648:	3334      	adds	r3, #52	; 0x34
   1264a:	7819      	ldrb	r1, [r3, #0]
   1264c:	0010      	movs	r0, r2
   1264e:	4b28      	ldr	r3, [pc, #160]	; (126f0 <RADIO_RxDoneHandler+0x260>)
   12650:	4798      	blx	r3
   12652:	4b28      	ldr	r3, [pc, #160]	; (126f4 <RADIO_RxDoneHandler+0x264>)
   12654:	4798      	blx	r3
   12656:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   12658:	a901      	add	r1, sp, #4
   1265a:	604b      	str	r3, [r1, #4]
   1265c:	0023      	movs	r3, r4
   1265e:	332c      	adds	r3, #44	; 0x2c
   12660:	781b      	ldrb	r3, [r3, #0]
   12662:	0022      	movs	r2, r4
   12664:	720b      	strb	r3, [r1, #8]
   12666:	2300      	movs	r3, #0
   12668:	3257      	adds	r2, #87	; 0x57
   1266a:	7013      	strb	r3, [r2, #0]
   1266c:	700b      	strb	r3, [r1, #0]
   1266e:	4b22      	ldr	r3, [pc, #136]	; (126f8 <RADIO_RxDoneHandler+0x268>)
   12670:	701d      	strb	r5, [r3, #0]
   12672:	4b22      	ldr	r3, [pc, #136]	; (126fc <RADIO_RxDoneHandler+0x26c>)
   12674:	7818      	ldrb	r0, [r3, #0]
   12676:	07c0      	lsls	r0, r0, #31
   12678:	0fc0      	lsrs	r0, r0, #31
   1267a:	2801      	cmp	r0, #1
   1267c:	d000      	beq.n	12680 <RADIO_RxDoneHandler+0x1f0>
   1267e:	e735      	b.n	124ec <RADIO_RxDoneHandler+0x5c>
   12680:	e7b5      	b.n	125ee <RADIO_RxDoneHandler+0x15e>
   12682:	881a      	ldrh	r2, [r3, #0]
   12684:	05d2      	lsls	r2, r2, #23
   12686:	0fd5      	lsrs	r5, r2, #31
   12688:	2a00      	cmp	r2, #0
   1268a:	db00      	blt.n	1268e <RADIO_RxDoneHandler+0x1fe>
   1268c:	e72e      	b.n	124ec <RADIO_RxDoneHandler+0x5c>
   1268e:	4c17      	ldr	r4, [pc, #92]	; (126ec <RADIO_RxDoneHandler+0x25c>)
   12690:	881a      	ldrh	r2, [r3, #0]
   12692:	0026      	movs	r6, r4
   12694:	4921      	ldr	r1, [pc, #132]	; (1271c <RADIO_RxDoneHandler+0x28c>)
   12696:	362c      	adds	r6, #44	; 0x2c
   12698:	400a      	ands	r2, r1
   1269a:	801a      	strh	r2, [r3, #0]
   1269c:	7832      	ldrb	r2, [r6, #0]
   1269e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   126a0:	b2d2      	uxtb	r2, r2
   126a2:	2000      	movs	r0, #0
   126a4:	4b18      	ldr	r3, [pc, #96]	; (12708 <RADIO_RxDoneHandler+0x278>)
   126a6:	4798      	blx	r3
   126a8:	0023      	movs	r3, r4
   126aa:	2200      	movs	r2, #0
   126ac:	3334      	adds	r3, #52	; 0x34
   126ae:	7819      	ldrb	r1, [r3, #0]
   126b0:	0010      	movs	r0, r2
   126b2:	4b0f      	ldr	r3, [pc, #60]	; (126f0 <RADIO_RxDoneHandler+0x260>)
   126b4:	4798      	blx	r3
   126b6:	4b0f      	ldr	r3, [pc, #60]	; (126f4 <RADIO_RxDoneHandler+0x264>)
   126b8:	4798      	blx	r3
   126ba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   126bc:	a901      	add	r1, sp, #4
   126be:	604b      	str	r3, [r1, #4]
   126c0:	7833      	ldrb	r3, [r6, #0]
   126c2:	0022      	movs	r2, r4
   126c4:	720b      	strb	r3, [r1, #8]
   126c6:	2300      	movs	r3, #0
   126c8:	3257      	adds	r2, #87	; 0x57
   126ca:	7013      	strb	r3, [r2, #0]
   126cc:	700b      	strb	r3, [r1, #0]
   126ce:	4b0a      	ldr	r3, [pc, #40]	; (126f8 <RADIO_RxDoneHandler+0x268>)
   126d0:	701d      	strb	r5, [r3, #0]
   126d2:	4b0a      	ldr	r3, [pc, #40]	; (126fc <RADIO_RxDoneHandler+0x26c>)
   126d4:	781b      	ldrb	r3, [r3, #0]
   126d6:	06db      	lsls	r3, r3, #27
   126d8:	d400      	bmi.n	126dc <RADIO_RxDoneHandler+0x24c>
   126da:	e707      	b.n	124ec <RADIO_RxDoneHandler+0x5c>
   126dc:	6923      	ldr	r3, [r4, #16]
   126de:	2b00      	cmp	r3, #0
   126e0:	d100      	bne.n	126e4 <RADIO_RxDoneHandler+0x254>
   126e2:	e703      	b.n	124ec <RADIO_RxDoneHandler+0x5c>
   126e4:	2010      	movs	r0, #16
   126e6:	e786      	b.n	125f6 <RADIO_RxDoneHandler+0x166>
   126e8:	20002594 	.word	0x20002594
   126ec:	20001fd8 	.word	0x20001fd8
   126f0:	0000c311 	.word	0x0000c311
   126f4:	00011ee5 	.word	0x00011ee5
   126f8:	20002597 	.word	0x20002597
   126fc:	20002596 	.word	0x20002596
   12700:	000053e9 	.word	0x000053e9
   12704:	000053c1 	.word	0x000053c1
   12708:	00005455 	.word	0x00005455
   1270c:	096ae380 	.word	0x096ae380
   12710:	cc9eec80 	.word	0xcc9eec80
   12714:	e78fe580 	.word	0xe78fe580
   12718:	06dac2c0 	.word	0x06dac2c0
   1271c:	fffffeff 	.word	0xfffffeff

00012720 <Radio_LBTScanTimeout>:
   12720:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   12722:	4c1c      	ldr	r4, [pc, #112]	; (12794 <Radio_LBTScanTimeout+0x74>)
   12724:	0025      	movs	r5, r4
   12726:	0023      	movs	r3, r4
   12728:	354f      	adds	r5, #79	; 0x4f
   1272a:	7829      	ldrb	r1, [r5, #0]
   1272c:	3340      	adds	r3, #64	; 0x40
   1272e:	3101      	adds	r1, #1
   12730:	b2c9      	uxtb	r1, r1
   12732:	7029      	strb	r1, [r5, #0]
   12734:	781b      	ldrb	r3, [r3, #0]
   12736:	428b      	cmp	r3, r1
   12738:	d315      	bcc.n	12766 <Radio_LBTScanTimeout+0x46>
   1273a:	260e      	movs	r6, #14
   1273c:	446e      	add	r6, sp
   1273e:	4b16      	ldr	r3, [pc, #88]	; (12798 <Radio_LBTScanTimeout+0x78>)
   12740:	0030      	movs	r0, r6
   12742:	4798      	blx	r3
   12744:	2300      	movs	r3, #0
   12746:	5ef2      	ldrsh	r2, [r6, r3]
   12748:	782b      	ldrb	r3, [r5, #0]
   1274a:	4353      	muls	r3, r2
   1274c:	6c62      	ldr	r2, [r4, #68]	; 0x44
   1274e:	189b      	adds	r3, r3, r2
   12750:	6463      	str	r3, [r4, #68]	; 0x44
   12752:	0023      	movs	r3, r4
   12754:	2200      	movs	r2, #0
   12756:	3350      	adds	r3, #80	; 0x50
   12758:	7818      	ldrb	r0, [r3, #0]
   1275a:	9200      	str	r2, [sp, #0]
   1275c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
   1275e:	4b0f      	ldr	r3, [pc, #60]	; (1279c <Radio_LBTScanTimeout+0x7c>)
   12760:	4c0f      	ldr	r4, [pc, #60]	; (127a0 <Radio_LBTScanTimeout+0x80>)
   12762:	47a0      	blx	r4
   12764:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
   12766:	2380      	movs	r3, #128	; 0x80
   12768:	4a0e      	ldr	r2, [pc, #56]	; (127a4 <Radio_LBTScanTimeout+0x84>)
   1276a:	009b      	lsls	r3, r3, #2
   1276c:	8810      	ldrh	r0, [r2, #0]
   1276e:	4303      	orrs	r3, r0
   12770:	8013      	strh	r3, [r2, #0]
   12772:	6c63      	ldr	r3, [r4, #68]	; 0x44
   12774:	0058      	lsls	r0, r3, #1
   12776:	1e4b      	subs	r3, r1, #1
   12778:	4359      	muls	r1, r3
   1277a:	4b0b      	ldr	r3, [pc, #44]	; (127a8 <Radio_LBTScanTimeout+0x88>)
   1277c:	b289      	uxth	r1, r1
   1277e:	4798      	blx	r3
   12780:	0023      	movs	r3, r4
   12782:	334c      	adds	r3, #76	; 0x4c
   12784:	8018      	strh	r0, [r3, #0]
   12786:	2300      	movs	r3, #0
   12788:	2001      	movs	r0, #1
   1278a:	702b      	strb	r3, [r5, #0]
   1278c:	6463      	str	r3, [r4, #68]	; 0x44
   1278e:	4b07      	ldr	r3, [pc, #28]	; (127ac <Radio_LBTScanTimeout+0x8c>)
   12790:	4798      	blx	r3
   12792:	e7e7      	b.n	12764 <Radio_LBTScanTimeout+0x44>
   12794:	20001fd8 	.word	0x20001fd8
   12798:	0000c4d5 	.word	0x0000c4d5
   1279c:	00012721 	.word	0x00012721
   127a0:	0000bcad 	.word	0x0000bcad
   127a4:	20002594 	.word	0x20002594
   127a8:	00012ba9 	.word	0x00012ba9
   127ac:	0001175d 	.word	0x0001175d

000127b0 <RADIO_ScanHandler>:
   127b0:	b573      	push	{r0, r1, r4, r5, r6, lr}
   127b2:	4b12      	ldr	r3, [pc, #72]	; (127fc <RADIO_ScanHandler+0x4c>)
   127b4:	4798      	blx	r3
   127b6:	2000      	movs	r0, #0
   127b8:	4b11      	ldr	r3, [pc, #68]	; (12800 <RADIO_ScanHandler+0x50>)
   127ba:	4798      	blx	r3
   127bc:	4d11      	ldr	r5, [pc, #68]	; (12804 <RADIO_ScanHandler+0x54>)
   127be:	4b12      	ldr	r3, [pc, #72]	; (12808 <RADIO_ScanHandler+0x58>)
   127c0:	6828      	ldr	r0, [r5, #0]
   127c2:	2400      	movs	r4, #0
   127c4:	4798      	blx	r3
   127c6:	002b      	movs	r3, r5
   127c8:	4e10      	ldr	r6, [pc, #64]	; (1280c <RADIO_ScanHandler+0x5c>)
   127ca:	334c      	adds	r3, #76	; 0x4c
   127cc:	2201      	movs	r2, #1
   127ce:	0021      	movs	r1, r4
   127d0:	0020      	movs	r0, r4
   127d2:	801c      	strh	r4, [r3, #0]
   127d4:	47b0      	blx	r6
   127d6:	4b0e      	ldr	r3, [pc, #56]	; (12810 <RADIO_ScanHandler+0x60>)
   127d8:	2109      	movs	r1, #9
   127da:	2012      	movs	r0, #18
   127dc:	4798      	blx	r3
   127de:	3550      	adds	r5, #80	; 0x50
   127e0:	0022      	movs	r2, r4
   127e2:	0021      	movs	r1, r4
   127e4:	2005      	movs	r0, #5
   127e6:	47b0      	blx	r6
   127e8:	7828      	ldrb	r0, [r5, #0]
   127ea:	4b0a      	ldr	r3, [pc, #40]	; (12814 <RADIO_ScanHandler+0x64>)
   127ec:	4d0a      	ldr	r5, [pc, #40]	; (12818 <RADIO_ScanHandler+0x68>)
   127ee:	9400      	str	r4, [sp, #0]
   127f0:	0022      	movs	r2, r4
   127f2:	490a      	ldr	r1, [pc, #40]	; (1281c <RADIO_ScanHandler+0x6c>)
   127f4:	47a8      	blx	r5
   127f6:	0020      	movs	r0, r4
   127f8:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
   127fa:	46c0      	nop			; (mov r8, r8)
   127fc:	00011eb1 	.word	0x00011eb1
   12800:	00011a01 	.word	0x00011a01
   12804:	20001fd8 	.word	0x20001fd8
   12808:	00011155 	.word	0x00011155
   1280c:	0000c311 	.word	0x0000c311
   12810:	000053c1 	.word	0x000053c1
   12814:	00012721 	.word	0x00012721
   12818:	0000bcad 	.word	0x0000bcad
   1281c:	00002328 	.word	0x00002328

00012820 <radioScanDoneHandler>:
   12820:	b530      	push	{r4, r5, lr}
   12822:	4a18      	ldr	r2, [pc, #96]	; (12884 <radioScanDoneHandler+0x64>)
   12824:	4918      	ldr	r1, [pc, #96]	; (12888 <radioScanDoneHandler+0x68>)
   12826:	8813      	ldrh	r3, [r2, #0]
   12828:	b085      	sub	sp, #20
   1282a:	400b      	ands	r3, r1
   1282c:	8013      	strh	r3, [r2, #0]
   1282e:	2200      	movs	r2, #0
   12830:	4b16      	ldr	r3, [pc, #88]	; (1288c <radioScanDoneHandler+0x6c>)
   12832:	0011      	movs	r1, r2
   12834:	0010      	movs	r0, r2
   12836:	4798      	blx	r3
   12838:	2000      	movs	r0, #0
   1283a:	4b15      	ldr	r3, [pc, #84]	; (12890 <radioScanDoneHandler+0x70>)
   1283c:	4798      	blx	r3
   1283e:	4b15      	ldr	r3, [pc, #84]	; (12894 <radioScanDoneHandler+0x74>)
   12840:	4798      	blx	r3
   12842:	4c15      	ldr	r4, [pc, #84]	; (12898 <radioScanDoneHandler+0x78>)
   12844:	0023      	movs	r3, r4
   12846:	334c      	adds	r3, #76	; 0x4c
   12848:	2100      	movs	r1, #0
   1284a:	5e59      	ldrsh	r1, [r3, r1]
   1284c:	233e      	movs	r3, #62	; 0x3e
   1284e:	5ee2      	ldrsh	r2, [r4, r3]
   12850:	4b12      	ldr	r3, [pc, #72]	; (1289c <radioScanDoneHandler+0x7c>)
   12852:	4291      	cmp	r1, r2
   12854:	da06      	bge.n	12864 <radioScanDoneHandler+0x44>
   12856:	2002      	movs	r0, #2
   12858:	4798      	blx	r3
   1285a:	4b11      	ldr	r3, [pc, #68]	; (128a0 <radioScanDoneHandler+0x80>)
   1285c:	4798      	blx	r3
   1285e:	2000      	movs	r0, #0
   12860:	b005      	add	sp, #20
   12862:	bd30      	pop	{r4, r5, pc}
   12864:	2207      	movs	r2, #7
   12866:	ad01      	add	r5, sp, #4
   12868:	2001      	movs	r0, #1
   1286a:	702a      	strb	r2, [r5, #0]
   1286c:	4798      	blx	r3
   1286e:	4b0d      	ldr	r3, [pc, #52]	; (128a4 <radioScanDoneHandler+0x84>)
   12870:	781b      	ldrb	r3, [r3, #0]
   12872:	079b      	lsls	r3, r3, #30
   12874:	d5f3      	bpl.n	1285e <radioScanDoneHandler+0x3e>
   12876:	6923      	ldr	r3, [r4, #16]
   12878:	2b00      	cmp	r3, #0
   1287a:	d0f0      	beq.n	1285e <radioScanDoneHandler+0x3e>
   1287c:	0029      	movs	r1, r5
   1287e:	2002      	movs	r0, #2
   12880:	4798      	blx	r3
   12882:	e7ec      	b.n	1285e <radioScanDoneHandler+0x3e>
   12884:	20002594 	.word	0x20002594
   12888:	fffffdff 	.word	0xfffffdff
   1288c:	0000c311 	.word	0x0000c311
   12890:	00011b29 	.word	0x00011b29
   12894:	00011ee5 	.word	0x00011ee5
   12898:	20001fd8 	.word	0x20001fd8
   1289c:	00011809 	.word	0x00011809
   128a0:	000121b1 	.word	0x000121b1
   128a4:	20002596 	.word	0x20002596

000128a8 <common_tc_read_count>:
   128a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   128aa:	4b0d      	ldr	r3, [pc, #52]	; (128e0 <common_tc_read_count+0x38>)
   128ac:	4798      	blx	r3
   128ae:	4b0d      	ldr	r3, [pc, #52]	; (128e4 <common_tc_read_count+0x3c>)
   128b0:	781b      	ldrb	r3, [r3, #0]
   128b2:	2b00      	cmp	r3, #0
   128b4:	d00e      	beq.n	128d4 <common_tc_read_count+0x2c>
   128b6:	4b0c      	ldr	r3, [pc, #48]	; (128e8 <common_tc_read_count+0x40>)
   128b8:	781d      	ldrb	r5, [r3, #0]
   128ba:	4b0a      	ldr	r3, [pc, #40]	; (128e4 <common_tc_read_count+0x3c>)
   128bc:	781f      	ldrb	r7, [r3, #0]
   128be:	4c0b      	ldr	r4, [pc, #44]	; (128ec <common_tc_read_count+0x44>)
   128c0:	1c29      	adds	r1, r5, #0
   128c2:	47a0      	blx	r4
   128c4:	1c06      	adds	r6, r0, #0
   128c6:	480a      	ldr	r0, [pc, #40]	; (128f0 <common_tc_read_count+0x48>)
   128c8:	1c29      	adds	r1, r5, #0
   128ca:	47a0      	blx	r4
   128cc:	4378      	muls	r0, r7
   128ce:	1830      	adds	r0, r6, r0
   128d0:	b280      	uxth	r0, r0
   128d2:	e004      	b.n	128de <common_tc_read_count+0x36>
   128d4:	4b04      	ldr	r3, [pc, #16]	; (128e8 <common_tc_read_count+0x40>)
   128d6:	7819      	ldrb	r1, [r3, #0]
   128d8:	4b04      	ldr	r3, [pc, #16]	; (128ec <common_tc_read_count+0x44>)
   128da:	4798      	blx	r3
   128dc:	b280      	uxth	r0, r0
   128de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   128e0:	0000c509 	.word	0x0000c509
   128e4:	20001008 	.word	0x20001008
   128e8:	20002598 	.word	0x20002598
   128ec:	00012ba9 	.word	0x00012ba9
   128f0:	0000ffff 	.word	0x0000ffff

000128f4 <common_tc_compare_stop>:
   128f4:	b508      	push	{r3, lr}
   128f6:	4b05      	ldr	r3, [pc, #20]	; (1290c <common_tc_compare_stop+0x18>)
   128f8:	4798      	blx	r3
   128fa:	4b05      	ldr	r3, [pc, #20]	; (12910 <common_tc_compare_stop+0x1c>)
   128fc:	4798      	blx	r3
   128fe:	4b05      	ldr	r3, [pc, #20]	; (12914 <common_tc_compare_stop+0x20>)
   12900:	2200      	movs	r2, #0
   12902:	605a      	str	r2, [r3, #4]
   12904:	811a      	strh	r2, [r3, #8]
   12906:	4b04      	ldr	r3, [pc, #16]	; (12918 <common_tc_compare_stop+0x24>)
   12908:	4798      	blx	r3
   1290a:	bd08      	pop	{r3, pc}
   1290c:	0000c51d 	.word	0x0000c51d
   12910:	0000c5b9 	.word	0x0000c5b9
   12914:	20001008 	.word	0x20001008
   12918:	0000c5dd 	.word	0x0000c5dd

0001291c <common_tc_overflow_stop>:
   1291c:	b508      	push	{r3, lr}
   1291e:	4b03      	ldr	r3, [pc, #12]	; (1292c <common_tc_overflow_stop+0x10>)
   12920:	4798      	blx	r3
   12922:	2200      	movs	r2, #0
   12924:	4b02      	ldr	r3, [pc, #8]	; (12930 <common_tc_overflow_stop+0x14>)
   12926:	701a      	strb	r2, [r3, #0]
   12928:	bd08      	pop	{r3, pc}
   1292a:	46c0      	nop			; (mov r8, r8)
   1292c:	0000c56d 	.word	0x0000c56d
   12930:	20001008 	.word	0x20001008

00012934 <common_tc_stop>:
   12934:	b508      	push	{r3, lr}
   12936:	4b03      	ldr	r3, [pc, #12]	; (12944 <common_tc_stop+0x10>)
   12938:	4798      	blx	r3
   1293a:	4b03      	ldr	r3, [pc, #12]	; (12948 <common_tc_stop+0x14>)
   1293c:	4798      	blx	r3
   1293e:	4b03      	ldr	r3, [pc, #12]	; (1294c <common_tc_stop+0x18>)
   12940:	4798      	blx	r3
   12942:	bd08      	pop	{r3, pc}
   12944:	000128f5 	.word	0x000128f5
   12948:	0001291d 	.word	0x0001291d
   1294c:	0000c581 	.word	0x0000c581

00012950 <common_tc_delay>:
   12950:	b510      	push	{r4, lr}
   12952:	1c04      	adds	r4, r0, #0
   12954:	4b13      	ldr	r3, [pc, #76]	; (129a4 <common_tc_delay+0x54>)
   12956:	4798      	blx	r3
   12958:	4b13      	ldr	r3, [pc, #76]	; (129a8 <common_tc_delay+0x58>)
   1295a:	781a      	ldrb	r2, [r3, #0]
   1295c:	4362      	muls	r2, r4
   1295e:	1881      	adds	r1, r0, r2
   12960:	4b12      	ldr	r3, [pc, #72]	; (129ac <common_tc_delay+0x5c>)
   12962:	6059      	str	r1, [r3, #4]
   12964:	6859      	ldr	r1, [r3, #4]
   12966:	0c09      	lsrs	r1, r1, #16
   12968:	6059      	str	r1, [r3, #4]
   1296a:	685b      	ldr	r3, [r3, #4]
   1296c:	2b00      	cmp	r3, #0
   1296e:	d007      	beq.n	12980 <common_tc_delay+0x30>
   12970:	4b0e      	ldr	r3, [pc, #56]	; (129ac <common_tc_delay+0x5c>)
   12972:	6859      	ldr	r1, [r3, #4]
   12974:	3201      	adds	r2, #1
   12976:	1880      	adds	r0, r0, r2
   12978:	8118      	strh	r0, [r3, #8]
   1297a:	4b0d      	ldr	r3, [pc, #52]	; (129b0 <common_tc_delay+0x60>)
   1297c:	4798      	blx	r3
   1297e:	e004      	b.n	1298a <common_tc_delay+0x3a>
   12980:	1882      	adds	r2, r0, r2
   12982:	4b0a      	ldr	r3, [pc, #40]	; (129ac <common_tc_delay+0x5c>)
   12984:	811a      	strh	r2, [r3, #8]
   12986:	4b0b      	ldr	r3, [pc, #44]	; (129b4 <common_tc_delay+0x64>)
   12988:	4798      	blx	r3
   1298a:	4b08      	ldr	r3, [pc, #32]	; (129ac <common_tc_delay+0x5c>)
   1298c:	891b      	ldrh	r3, [r3, #8]
   1298e:	2b63      	cmp	r3, #99	; 0x63
   12990:	d802      	bhi.n	12998 <common_tc_delay+0x48>
   12992:	3364      	adds	r3, #100	; 0x64
   12994:	4a05      	ldr	r2, [pc, #20]	; (129ac <common_tc_delay+0x5c>)
   12996:	8113      	strh	r3, [r2, #8]
   12998:	4b04      	ldr	r3, [pc, #16]	; (129ac <common_tc_delay+0x5c>)
   1299a:	8918      	ldrh	r0, [r3, #8]
   1299c:	4b06      	ldr	r3, [pc, #24]	; (129b8 <common_tc_delay+0x68>)
   1299e:	4798      	blx	r3
   129a0:	bd10      	pop	{r4, pc}
   129a2:	46c0      	nop			; (mov r8, r8)
   129a4:	0000c509 	.word	0x0000c509
   129a8:	20002598 	.word	0x20002598
   129ac:	20001008 	.word	0x20001008
   129b0:	0000c51d 	.word	0x0000c51d
   129b4:	0000c531 	.word	0x0000c531
   129b8:	0000c5a1 	.word	0x0000c5a1

000129bc <common_tc_init>:
   129bc:	b508      	push	{r3, lr}
   129be:	2200      	movs	r2, #0
   129c0:	4b03      	ldr	r3, [pc, #12]	; (129d0 <common_tc_init+0x14>)
   129c2:	701a      	strb	r2, [r3, #0]
   129c4:	4b03      	ldr	r3, [pc, #12]	; (129d4 <common_tc_init+0x18>)
   129c6:	4798      	blx	r3
   129c8:	4b03      	ldr	r3, [pc, #12]	; (129d8 <common_tc_init+0x1c>)
   129ca:	7018      	strb	r0, [r3, #0]
   129cc:	bd08      	pop	{r3, pc}
   129ce:	46c0      	nop			; (mov r8, r8)
   129d0:	20001008 	.word	0x20001008
   129d4:	0000c5f5 	.word	0x0000c5f5
   129d8:	20002598 	.word	0x20002598

000129dc <tmr_ovf_callback>:
   129dc:	b508      	push	{r3, lr}
   129de:	4b0e      	ldr	r3, [pc, #56]	; (12a18 <tmr_ovf_callback+0x3c>)
   129e0:	685b      	ldr	r3, [r3, #4]
   129e2:	2b00      	cmp	r3, #0
   129e4:	d007      	beq.n	129f6 <tmr_ovf_callback+0x1a>
   129e6:	4a0c      	ldr	r2, [pc, #48]	; (12a18 <tmr_ovf_callback+0x3c>)
   129e8:	6853      	ldr	r3, [r2, #4]
   129ea:	3b01      	subs	r3, #1
   129ec:	6053      	str	r3, [r2, #4]
   129ee:	2b00      	cmp	r3, #0
   129f0:	d101      	bne.n	129f6 <tmr_ovf_callback+0x1a>
   129f2:	4b0a      	ldr	r3, [pc, #40]	; (12a1c <tmr_ovf_callback+0x40>)
   129f4:	4798      	blx	r3
   129f6:	4a08      	ldr	r2, [pc, #32]	; (12a18 <tmr_ovf_callback+0x3c>)
   129f8:	7813      	ldrb	r3, [r2, #0]
   129fa:	3301      	adds	r3, #1
   129fc:	b2db      	uxtb	r3, r3
   129fe:	7013      	strb	r3, [r2, #0]
   12a00:	4a07      	ldr	r2, [pc, #28]	; (12a20 <tmr_ovf_callback+0x44>)
   12a02:	7812      	ldrb	r2, [r2, #0]
   12a04:	429a      	cmp	r2, r3
   12a06:	d806      	bhi.n	12a16 <tmr_ovf_callback+0x3a>
   12a08:	4b03      	ldr	r3, [pc, #12]	; (12a18 <tmr_ovf_callback+0x3c>)
   12a0a:	2200      	movs	r2, #0
   12a0c:	701a      	strb	r2, [r3, #0]
   12a0e:	68db      	ldr	r3, [r3, #12]
   12a10:	2b00      	cmp	r3, #0
   12a12:	d000      	beq.n	12a16 <tmr_ovf_callback+0x3a>
   12a14:	4798      	blx	r3
   12a16:	bd08      	pop	{r3, pc}
   12a18:	20001008 	.word	0x20001008
   12a1c:	0000c531 	.word	0x0000c531
   12a20:	20002598 	.word	0x20002598

00012a24 <tmr_cca_callback>:
   12a24:	b508      	push	{r3, lr}
   12a26:	4b04      	ldr	r3, [pc, #16]	; (12a38 <tmr_cca_callback+0x14>)
   12a28:	4798      	blx	r3
   12a2a:	4b04      	ldr	r3, [pc, #16]	; (12a3c <tmr_cca_callback+0x18>)
   12a2c:	691b      	ldr	r3, [r3, #16]
   12a2e:	2b00      	cmp	r3, #0
   12a30:	d000      	beq.n	12a34 <tmr_cca_callback+0x10>
   12a32:	4798      	blx	r3
   12a34:	bd08      	pop	{r3, pc}
   12a36:	46c0      	nop			; (mov r8, r8)
   12a38:	0000c51d 	.word	0x0000c51d
   12a3c:	20001008 	.word	0x20001008

00012a40 <set_common_tc_overflow_callback>:
   12a40:	4b01      	ldr	r3, [pc, #4]	; (12a48 <set_common_tc_overflow_callback+0x8>)
   12a42:	60d8      	str	r0, [r3, #12]
   12a44:	4770      	bx	lr
   12a46:	46c0      	nop			; (mov r8, r8)
   12a48:	20001008 	.word	0x20001008

00012a4c <set_common_tc_expiry_callback>:
   12a4c:	4b01      	ldr	r3, [pc, #4]	; (12a54 <set_common_tc_expiry_callback+0x8>)
   12a4e:	6118      	str	r0, [r3, #16]
   12a50:	4770      	bx	lr
   12a52:	46c0      	nop			; (mov r8, r8)
   12a54:	20001008 	.word	0x20001008

00012a58 <__gnu_thumb1_case_sqi>:
   12a58:	b402      	push	{r1}
   12a5a:	4671      	mov	r1, lr
   12a5c:	0849      	lsrs	r1, r1, #1
   12a5e:	0049      	lsls	r1, r1, #1
   12a60:	5609      	ldrsb	r1, [r1, r0]
   12a62:	0049      	lsls	r1, r1, #1
   12a64:	448e      	add	lr, r1
   12a66:	bc02      	pop	{r1}
   12a68:	4770      	bx	lr
   12a6a:	46c0      	nop			; (mov r8, r8)

00012a6c <__gnu_thumb1_case_uqi>:
   12a6c:	b402      	push	{r1}
   12a6e:	4671      	mov	r1, lr
   12a70:	0849      	lsrs	r1, r1, #1
   12a72:	0049      	lsls	r1, r1, #1
   12a74:	5c09      	ldrb	r1, [r1, r0]
   12a76:	0049      	lsls	r1, r1, #1
   12a78:	448e      	add	lr, r1
   12a7a:	bc02      	pop	{r1}
   12a7c:	4770      	bx	lr
   12a7e:	46c0      	nop			; (mov r8, r8)

00012a80 <__gnu_thumb1_case_uhi>:
   12a80:	b403      	push	{r0, r1}
   12a82:	4671      	mov	r1, lr
   12a84:	0849      	lsrs	r1, r1, #1
   12a86:	0040      	lsls	r0, r0, #1
   12a88:	0049      	lsls	r1, r1, #1
   12a8a:	5a09      	ldrh	r1, [r1, r0]
   12a8c:	0049      	lsls	r1, r1, #1
   12a8e:	448e      	add	lr, r1
   12a90:	bc03      	pop	{r0, r1}
   12a92:	4770      	bx	lr

00012a94 <__udivsi3>:
   12a94:	2200      	movs	r2, #0
   12a96:	0843      	lsrs	r3, r0, #1
   12a98:	428b      	cmp	r3, r1
   12a9a:	d374      	bcc.n	12b86 <__udivsi3+0xf2>
   12a9c:	0903      	lsrs	r3, r0, #4
   12a9e:	428b      	cmp	r3, r1
   12aa0:	d35f      	bcc.n	12b62 <__udivsi3+0xce>
   12aa2:	0a03      	lsrs	r3, r0, #8
   12aa4:	428b      	cmp	r3, r1
   12aa6:	d344      	bcc.n	12b32 <__udivsi3+0x9e>
   12aa8:	0b03      	lsrs	r3, r0, #12
   12aaa:	428b      	cmp	r3, r1
   12aac:	d328      	bcc.n	12b00 <__udivsi3+0x6c>
   12aae:	0c03      	lsrs	r3, r0, #16
   12ab0:	428b      	cmp	r3, r1
   12ab2:	d30d      	bcc.n	12ad0 <__udivsi3+0x3c>
   12ab4:	22ff      	movs	r2, #255	; 0xff
   12ab6:	0209      	lsls	r1, r1, #8
   12ab8:	ba12      	rev	r2, r2
   12aba:	0c03      	lsrs	r3, r0, #16
   12abc:	428b      	cmp	r3, r1
   12abe:	d302      	bcc.n	12ac6 <__udivsi3+0x32>
   12ac0:	1212      	asrs	r2, r2, #8
   12ac2:	0209      	lsls	r1, r1, #8
   12ac4:	d065      	beq.n	12b92 <__udivsi3+0xfe>
   12ac6:	0b03      	lsrs	r3, r0, #12
   12ac8:	428b      	cmp	r3, r1
   12aca:	d319      	bcc.n	12b00 <__udivsi3+0x6c>
   12acc:	e000      	b.n	12ad0 <__udivsi3+0x3c>
   12ace:	0a09      	lsrs	r1, r1, #8
   12ad0:	0bc3      	lsrs	r3, r0, #15
   12ad2:	428b      	cmp	r3, r1
   12ad4:	d301      	bcc.n	12ada <__udivsi3+0x46>
   12ad6:	03cb      	lsls	r3, r1, #15
   12ad8:	1ac0      	subs	r0, r0, r3
   12ada:	4152      	adcs	r2, r2
   12adc:	0b83      	lsrs	r3, r0, #14
   12ade:	428b      	cmp	r3, r1
   12ae0:	d301      	bcc.n	12ae6 <__udivsi3+0x52>
   12ae2:	038b      	lsls	r3, r1, #14
   12ae4:	1ac0      	subs	r0, r0, r3
   12ae6:	4152      	adcs	r2, r2
   12ae8:	0b43      	lsrs	r3, r0, #13
   12aea:	428b      	cmp	r3, r1
   12aec:	d301      	bcc.n	12af2 <__udivsi3+0x5e>
   12aee:	034b      	lsls	r3, r1, #13
   12af0:	1ac0      	subs	r0, r0, r3
   12af2:	4152      	adcs	r2, r2
   12af4:	0b03      	lsrs	r3, r0, #12
   12af6:	428b      	cmp	r3, r1
   12af8:	d301      	bcc.n	12afe <__udivsi3+0x6a>
   12afa:	030b      	lsls	r3, r1, #12
   12afc:	1ac0      	subs	r0, r0, r3
   12afe:	4152      	adcs	r2, r2
   12b00:	0ac3      	lsrs	r3, r0, #11
   12b02:	428b      	cmp	r3, r1
   12b04:	d301      	bcc.n	12b0a <__udivsi3+0x76>
   12b06:	02cb      	lsls	r3, r1, #11
   12b08:	1ac0      	subs	r0, r0, r3
   12b0a:	4152      	adcs	r2, r2
   12b0c:	0a83      	lsrs	r3, r0, #10
   12b0e:	428b      	cmp	r3, r1
   12b10:	d301      	bcc.n	12b16 <__udivsi3+0x82>
   12b12:	028b      	lsls	r3, r1, #10
   12b14:	1ac0      	subs	r0, r0, r3
   12b16:	4152      	adcs	r2, r2
   12b18:	0a43      	lsrs	r3, r0, #9
   12b1a:	428b      	cmp	r3, r1
   12b1c:	d301      	bcc.n	12b22 <__udivsi3+0x8e>
   12b1e:	024b      	lsls	r3, r1, #9
   12b20:	1ac0      	subs	r0, r0, r3
   12b22:	4152      	adcs	r2, r2
   12b24:	0a03      	lsrs	r3, r0, #8
   12b26:	428b      	cmp	r3, r1
   12b28:	d301      	bcc.n	12b2e <__udivsi3+0x9a>
   12b2a:	020b      	lsls	r3, r1, #8
   12b2c:	1ac0      	subs	r0, r0, r3
   12b2e:	4152      	adcs	r2, r2
   12b30:	d2cd      	bcs.n	12ace <__udivsi3+0x3a>
   12b32:	09c3      	lsrs	r3, r0, #7
   12b34:	428b      	cmp	r3, r1
   12b36:	d301      	bcc.n	12b3c <__udivsi3+0xa8>
   12b38:	01cb      	lsls	r3, r1, #7
   12b3a:	1ac0      	subs	r0, r0, r3
   12b3c:	4152      	adcs	r2, r2
   12b3e:	0983      	lsrs	r3, r0, #6
   12b40:	428b      	cmp	r3, r1
   12b42:	d301      	bcc.n	12b48 <__udivsi3+0xb4>
   12b44:	018b      	lsls	r3, r1, #6
   12b46:	1ac0      	subs	r0, r0, r3
   12b48:	4152      	adcs	r2, r2
   12b4a:	0943      	lsrs	r3, r0, #5
   12b4c:	428b      	cmp	r3, r1
   12b4e:	d301      	bcc.n	12b54 <__udivsi3+0xc0>
   12b50:	014b      	lsls	r3, r1, #5
   12b52:	1ac0      	subs	r0, r0, r3
   12b54:	4152      	adcs	r2, r2
   12b56:	0903      	lsrs	r3, r0, #4
   12b58:	428b      	cmp	r3, r1
   12b5a:	d301      	bcc.n	12b60 <__udivsi3+0xcc>
   12b5c:	010b      	lsls	r3, r1, #4
   12b5e:	1ac0      	subs	r0, r0, r3
   12b60:	4152      	adcs	r2, r2
   12b62:	08c3      	lsrs	r3, r0, #3
   12b64:	428b      	cmp	r3, r1
   12b66:	d301      	bcc.n	12b6c <__udivsi3+0xd8>
   12b68:	00cb      	lsls	r3, r1, #3
   12b6a:	1ac0      	subs	r0, r0, r3
   12b6c:	4152      	adcs	r2, r2
   12b6e:	0883      	lsrs	r3, r0, #2
   12b70:	428b      	cmp	r3, r1
   12b72:	d301      	bcc.n	12b78 <__udivsi3+0xe4>
   12b74:	008b      	lsls	r3, r1, #2
   12b76:	1ac0      	subs	r0, r0, r3
   12b78:	4152      	adcs	r2, r2
   12b7a:	0843      	lsrs	r3, r0, #1
   12b7c:	428b      	cmp	r3, r1
   12b7e:	d301      	bcc.n	12b84 <__udivsi3+0xf0>
   12b80:	004b      	lsls	r3, r1, #1
   12b82:	1ac0      	subs	r0, r0, r3
   12b84:	4152      	adcs	r2, r2
   12b86:	1a41      	subs	r1, r0, r1
   12b88:	d200      	bcs.n	12b8c <__udivsi3+0xf8>
   12b8a:	4601      	mov	r1, r0
   12b8c:	4152      	adcs	r2, r2
   12b8e:	4610      	mov	r0, r2
   12b90:	4770      	bx	lr
   12b92:	e7ff      	b.n	12b94 <__udivsi3+0x100>
   12b94:	b501      	push	{r0, lr}
   12b96:	2000      	movs	r0, #0
   12b98:	f000 f8f0 	bl	12d7c <__aeabi_idiv0>
   12b9c:	bd02      	pop	{r1, pc}
   12b9e:	46c0      	nop			; (mov r8, r8)

00012ba0 <__aeabi_uidivmod>:
   12ba0:	2900      	cmp	r1, #0
   12ba2:	d0f7      	beq.n	12b94 <__udivsi3+0x100>
   12ba4:	e776      	b.n	12a94 <__udivsi3>
   12ba6:	4770      	bx	lr

00012ba8 <__divsi3>:
   12ba8:	4603      	mov	r3, r0
   12baa:	430b      	orrs	r3, r1
   12bac:	d47f      	bmi.n	12cae <__divsi3+0x106>
   12bae:	2200      	movs	r2, #0
   12bb0:	0843      	lsrs	r3, r0, #1
   12bb2:	428b      	cmp	r3, r1
   12bb4:	d374      	bcc.n	12ca0 <__divsi3+0xf8>
   12bb6:	0903      	lsrs	r3, r0, #4
   12bb8:	428b      	cmp	r3, r1
   12bba:	d35f      	bcc.n	12c7c <__divsi3+0xd4>
   12bbc:	0a03      	lsrs	r3, r0, #8
   12bbe:	428b      	cmp	r3, r1
   12bc0:	d344      	bcc.n	12c4c <__divsi3+0xa4>
   12bc2:	0b03      	lsrs	r3, r0, #12
   12bc4:	428b      	cmp	r3, r1
   12bc6:	d328      	bcc.n	12c1a <__divsi3+0x72>
   12bc8:	0c03      	lsrs	r3, r0, #16
   12bca:	428b      	cmp	r3, r1
   12bcc:	d30d      	bcc.n	12bea <__divsi3+0x42>
   12bce:	22ff      	movs	r2, #255	; 0xff
   12bd0:	0209      	lsls	r1, r1, #8
   12bd2:	ba12      	rev	r2, r2
   12bd4:	0c03      	lsrs	r3, r0, #16
   12bd6:	428b      	cmp	r3, r1
   12bd8:	d302      	bcc.n	12be0 <__divsi3+0x38>
   12bda:	1212      	asrs	r2, r2, #8
   12bdc:	0209      	lsls	r1, r1, #8
   12bde:	d065      	beq.n	12cac <__divsi3+0x104>
   12be0:	0b03      	lsrs	r3, r0, #12
   12be2:	428b      	cmp	r3, r1
   12be4:	d319      	bcc.n	12c1a <__divsi3+0x72>
   12be6:	e000      	b.n	12bea <__divsi3+0x42>
   12be8:	0a09      	lsrs	r1, r1, #8
   12bea:	0bc3      	lsrs	r3, r0, #15
   12bec:	428b      	cmp	r3, r1
   12bee:	d301      	bcc.n	12bf4 <__divsi3+0x4c>
   12bf0:	03cb      	lsls	r3, r1, #15
   12bf2:	1ac0      	subs	r0, r0, r3
   12bf4:	4152      	adcs	r2, r2
   12bf6:	0b83      	lsrs	r3, r0, #14
   12bf8:	428b      	cmp	r3, r1
   12bfa:	d301      	bcc.n	12c00 <__divsi3+0x58>
   12bfc:	038b      	lsls	r3, r1, #14
   12bfe:	1ac0      	subs	r0, r0, r3
   12c00:	4152      	adcs	r2, r2
   12c02:	0b43      	lsrs	r3, r0, #13
   12c04:	428b      	cmp	r3, r1
   12c06:	d301      	bcc.n	12c0c <__divsi3+0x64>
   12c08:	034b      	lsls	r3, r1, #13
   12c0a:	1ac0      	subs	r0, r0, r3
   12c0c:	4152      	adcs	r2, r2
   12c0e:	0b03      	lsrs	r3, r0, #12
   12c10:	428b      	cmp	r3, r1
   12c12:	d301      	bcc.n	12c18 <__divsi3+0x70>
   12c14:	030b      	lsls	r3, r1, #12
   12c16:	1ac0      	subs	r0, r0, r3
   12c18:	4152      	adcs	r2, r2
   12c1a:	0ac3      	lsrs	r3, r0, #11
   12c1c:	428b      	cmp	r3, r1
   12c1e:	d301      	bcc.n	12c24 <__divsi3+0x7c>
   12c20:	02cb      	lsls	r3, r1, #11
   12c22:	1ac0      	subs	r0, r0, r3
   12c24:	4152      	adcs	r2, r2
   12c26:	0a83      	lsrs	r3, r0, #10
   12c28:	428b      	cmp	r3, r1
   12c2a:	d301      	bcc.n	12c30 <__divsi3+0x88>
   12c2c:	028b      	lsls	r3, r1, #10
   12c2e:	1ac0      	subs	r0, r0, r3
   12c30:	4152      	adcs	r2, r2
   12c32:	0a43      	lsrs	r3, r0, #9
   12c34:	428b      	cmp	r3, r1
   12c36:	d301      	bcc.n	12c3c <__divsi3+0x94>
   12c38:	024b      	lsls	r3, r1, #9
   12c3a:	1ac0      	subs	r0, r0, r3
   12c3c:	4152      	adcs	r2, r2
   12c3e:	0a03      	lsrs	r3, r0, #8
   12c40:	428b      	cmp	r3, r1
   12c42:	d301      	bcc.n	12c48 <__divsi3+0xa0>
   12c44:	020b      	lsls	r3, r1, #8
   12c46:	1ac0      	subs	r0, r0, r3
   12c48:	4152      	adcs	r2, r2
   12c4a:	d2cd      	bcs.n	12be8 <__divsi3+0x40>
   12c4c:	09c3      	lsrs	r3, r0, #7
   12c4e:	428b      	cmp	r3, r1
   12c50:	d301      	bcc.n	12c56 <__divsi3+0xae>
   12c52:	01cb      	lsls	r3, r1, #7
   12c54:	1ac0      	subs	r0, r0, r3
   12c56:	4152      	adcs	r2, r2
   12c58:	0983      	lsrs	r3, r0, #6
   12c5a:	428b      	cmp	r3, r1
   12c5c:	d301      	bcc.n	12c62 <__divsi3+0xba>
   12c5e:	018b      	lsls	r3, r1, #6
   12c60:	1ac0      	subs	r0, r0, r3
   12c62:	4152      	adcs	r2, r2
   12c64:	0943      	lsrs	r3, r0, #5
   12c66:	428b      	cmp	r3, r1
   12c68:	d301      	bcc.n	12c6e <__divsi3+0xc6>
   12c6a:	014b      	lsls	r3, r1, #5
   12c6c:	1ac0      	subs	r0, r0, r3
   12c6e:	4152      	adcs	r2, r2
   12c70:	0903      	lsrs	r3, r0, #4
   12c72:	428b      	cmp	r3, r1
   12c74:	d301      	bcc.n	12c7a <__divsi3+0xd2>
   12c76:	010b      	lsls	r3, r1, #4
   12c78:	1ac0      	subs	r0, r0, r3
   12c7a:	4152      	adcs	r2, r2
   12c7c:	08c3      	lsrs	r3, r0, #3
   12c7e:	428b      	cmp	r3, r1
   12c80:	d301      	bcc.n	12c86 <__divsi3+0xde>
   12c82:	00cb      	lsls	r3, r1, #3
   12c84:	1ac0      	subs	r0, r0, r3
   12c86:	4152      	adcs	r2, r2
   12c88:	0883      	lsrs	r3, r0, #2
   12c8a:	428b      	cmp	r3, r1
   12c8c:	d301      	bcc.n	12c92 <__divsi3+0xea>
   12c8e:	008b      	lsls	r3, r1, #2
   12c90:	1ac0      	subs	r0, r0, r3
   12c92:	4152      	adcs	r2, r2
   12c94:	0843      	lsrs	r3, r0, #1
   12c96:	428b      	cmp	r3, r1
   12c98:	d301      	bcc.n	12c9e <__divsi3+0xf6>
   12c9a:	004b      	lsls	r3, r1, #1
   12c9c:	1ac0      	subs	r0, r0, r3
   12c9e:	4152      	adcs	r2, r2
   12ca0:	1a41      	subs	r1, r0, r1
   12ca2:	d200      	bcs.n	12ca6 <__divsi3+0xfe>
   12ca4:	4601      	mov	r1, r0
   12ca6:	4152      	adcs	r2, r2
   12ca8:	4610      	mov	r0, r2
   12caa:	4770      	bx	lr
   12cac:	e05d      	b.n	12d6a <__divsi3+0x1c2>
   12cae:	0fca      	lsrs	r2, r1, #31
   12cb0:	d000      	beq.n	12cb4 <__divsi3+0x10c>
   12cb2:	4249      	negs	r1, r1
   12cb4:	1003      	asrs	r3, r0, #32
   12cb6:	d300      	bcc.n	12cba <__divsi3+0x112>
   12cb8:	4240      	negs	r0, r0
   12cba:	4053      	eors	r3, r2
   12cbc:	2200      	movs	r2, #0
   12cbe:	469c      	mov	ip, r3
   12cc0:	0903      	lsrs	r3, r0, #4
   12cc2:	428b      	cmp	r3, r1
   12cc4:	d32d      	bcc.n	12d22 <__divsi3+0x17a>
   12cc6:	0a03      	lsrs	r3, r0, #8
   12cc8:	428b      	cmp	r3, r1
   12cca:	d312      	bcc.n	12cf2 <__divsi3+0x14a>
   12ccc:	22fc      	movs	r2, #252	; 0xfc
   12cce:	0189      	lsls	r1, r1, #6
   12cd0:	ba12      	rev	r2, r2
   12cd2:	0a03      	lsrs	r3, r0, #8
   12cd4:	428b      	cmp	r3, r1
   12cd6:	d30c      	bcc.n	12cf2 <__divsi3+0x14a>
   12cd8:	0189      	lsls	r1, r1, #6
   12cda:	1192      	asrs	r2, r2, #6
   12cdc:	428b      	cmp	r3, r1
   12cde:	d308      	bcc.n	12cf2 <__divsi3+0x14a>
   12ce0:	0189      	lsls	r1, r1, #6
   12ce2:	1192      	asrs	r2, r2, #6
   12ce4:	428b      	cmp	r3, r1
   12ce6:	d304      	bcc.n	12cf2 <__divsi3+0x14a>
   12ce8:	0189      	lsls	r1, r1, #6
   12cea:	d03a      	beq.n	12d62 <__divsi3+0x1ba>
   12cec:	1192      	asrs	r2, r2, #6
   12cee:	e000      	b.n	12cf2 <__divsi3+0x14a>
   12cf0:	0989      	lsrs	r1, r1, #6
   12cf2:	09c3      	lsrs	r3, r0, #7
   12cf4:	428b      	cmp	r3, r1
   12cf6:	d301      	bcc.n	12cfc <__divsi3+0x154>
   12cf8:	01cb      	lsls	r3, r1, #7
   12cfa:	1ac0      	subs	r0, r0, r3
   12cfc:	4152      	adcs	r2, r2
   12cfe:	0983      	lsrs	r3, r0, #6
   12d00:	428b      	cmp	r3, r1
   12d02:	d301      	bcc.n	12d08 <__divsi3+0x160>
   12d04:	018b      	lsls	r3, r1, #6
   12d06:	1ac0      	subs	r0, r0, r3
   12d08:	4152      	adcs	r2, r2
   12d0a:	0943      	lsrs	r3, r0, #5
   12d0c:	428b      	cmp	r3, r1
   12d0e:	d301      	bcc.n	12d14 <__divsi3+0x16c>
   12d10:	014b      	lsls	r3, r1, #5
   12d12:	1ac0      	subs	r0, r0, r3
   12d14:	4152      	adcs	r2, r2
   12d16:	0903      	lsrs	r3, r0, #4
   12d18:	428b      	cmp	r3, r1
   12d1a:	d301      	bcc.n	12d20 <__divsi3+0x178>
   12d1c:	010b      	lsls	r3, r1, #4
   12d1e:	1ac0      	subs	r0, r0, r3
   12d20:	4152      	adcs	r2, r2
   12d22:	08c3      	lsrs	r3, r0, #3
   12d24:	428b      	cmp	r3, r1
   12d26:	d301      	bcc.n	12d2c <__divsi3+0x184>
   12d28:	00cb      	lsls	r3, r1, #3
   12d2a:	1ac0      	subs	r0, r0, r3
   12d2c:	4152      	adcs	r2, r2
   12d2e:	0883      	lsrs	r3, r0, #2
   12d30:	428b      	cmp	r3, r1
   12d32:	d301      	bcc.n	12d38 <__divsi3+0x190>
   12d34:	008b      	lsls	r3, r1, #2
   12d36:	1ac0      	subs	r0, r0, r3
   12d38:	4152      	adcs	r2, r2
   12d3a:	d2d9      	bcs.n	12cf0 <__divsi3+0x148>
   12d3c:	0843      	lsrs	r3, r0, #1
   12d3e:	428b      	cmp	r3, r1
   12d40:	d301      	bcc.n	12d46 <__divsi3+0x19e>
   12d42:	004b      	lsls	r3, r1, #1
   12d44:	1ac0      	subs	r0, r0, r3
   12d46:	4152      	adcs	r2, r2
   12d48:	1a41      	subs	r1, r0, r1
   12d4a:	d200      	bcs.n	12d4e <__divsi3+0x1a6>
   12d4c:	4601      	mov	r1, r0
   12d4e:	4663      	mov	r3, ip
   12d50:	4152      	adcs	r2, r2
   12d52:	105b      	asrs	r3, r3, #1
   12d54:	4610      	mov	r0, r2
   12d56:	d301      	bcc.n	12d5c <__divsi3+0x1b4>
   12d58:	4240      	negs	r0, r0
   12d5a:	2b00      	cmp	r3, #0
   12d5c:	d500      	bpl.n	12d60 <__divsi3+0x1b8>
   12d5e:	4249      	negs	r1, r1
   12d60:	4770      	bx	lr
   12d62:	4663      	mov	r3, ip
   12d64:	105b      	asrs	r3, r3, #1
   12d66:	d300      	bcc.n	12d6a <__divsi3+0x1c2>
   12d68:	4240      	negs	r0, r0
   12d6a:	b501      	push	{r0, lr}
   12d6c:	2000      	movs	r0, #0
   12d6e:	f000 f805 	bl	12d7c <__aeabi_idiv0>
   12d72:	bd02      	pop	{r1, pc}

00012d74 <__aeabi_idivmod>:
   12d74:	2900      	cmp	r1, #0
   12d76:	d0f8      	beq.n	12d6a <__divsi3+0x1c2>
   12d78:	e716      	b.n	12ba8 <__divsi3>
   12d7a:	4770      	bx	lr

00012d7c <__aeabi_idiv0>:
   12d7c:	4770      	bx	lr
   12d7e:	46c0      	nop			; (mov r8, r8)

00012d80 <__aeabi_cfrcmple>:
   12d80:	4684      	mov	ip, r0
   12d82:	1c08      	adds	r0, r1, #0
   12d84:	4661      	mov	r1, ip
   12d86:	e7ff      	b.n	12d88 <__aeabi_cfcmpeq>

00012d88 <__aeabi_cfcmpeq>:
   12d88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   12d8a:	f000 fcb5 	bl	136f8 <__lesf2>
   12d8e:	2800      	cmp	r0, #0
   12d90:	d401      	bmi.n	12d96 <__aeabi_cfcmpeq+0xe>
   12d92:	2100      	movs	r1, #0
   12d94:	42c8      	cmn	r0, r1
   12d96:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00012d98 <__aeabi_fcmpeq>:
   12d98:	b510      	push	{r4, lr}
   12d9a:	f000 fc47 	bl	1362c <__eqsf2>
   12d9e:	4240      	negs	r0, r0
   12da0:	3001      	adds	r0, #1
   12da2:	bd10      	pop	{r4, pc}

00012da4 <__aeabi_fcmplt>:
   12da4:	b510      	push	{r4, lr}
   12da6:	f000 fca7 	bl	136f8 <__lesf2>
   12daa:	2800      	cmp	r0, #0
   12dac:	db01      	blt.n	12db2 <__aeabi_fcmplt+0xe>
   12dae:	2000      	movs	r0, #0
   12db0:	bd10      	pop	{r4, pc}
   12db2:	2001      	movs	r0, #1
   12db4:	bd10      	pop	{r4, pc}
   12db6:	46c0      	nop			; (mov r8, r8)

00012db8 <__aeabi_fcmple>:
   12db8:	b510      	push	{r4, lr}
   12dba:	f000 fc9d 	bl	136f8 <__lesf2>
   12dbe:	2800      	cmp	r0, #0
   12dc0:	dd01      	ble.n	12dc6 <__aeabi_fcmple+0xe>
   12dc2:	2000      	movs	r0, #0
   12dc4:	bd10      	pop	{r4, pc}
   12dc6:	2001      	movs	r0, #1
   12dc8:	bd10      	pop	{r4, pc}
   12dca:	46c0      	nop			; (mov r8, r8)

00012dcc <__aeabi_fcmpgt>:
   12dcc:	b510      	push	{r4, lr}
   12dce:	f000 fc53 	bl	13678 <__gesf2>
   12dd2:	2800      	cmp	r0, #0
   12dd4:	dc01      	bgt.n	12dda <__aeabi_fcmpgt+0xe>
   12dd6:	2000      	movs	r0, #0
   12dd8:	bd10      	pop	{r4, pc}
   12dda:	2001      	movs	r0, #1
   12ddc:	bd10      	pop	{r4, pc}
   12dde:	46c0      	nop			; (mov r8, r8)

00012de0 <__aeabi_fcmpge>:
   12de0:	b510      	push	{r4, lr}
   12de2:	f000 fc49 	bl	13678 <__gesf2>
   12de6:	2800      	cmp	r0, #0
   12de8:	da01      	bge.n	12dee <__aeabi_fcmpge+0xe>
   12dea:	2000      	movs	r0, #0
   12dec:	bd10      	pop	{r4, pc}
   12dee:	2001      	movs	r0, #1
   12df0:	bd10      	pop	{r4, pc}
   12df2:	46c0      	nop			; (mov r8, r8)

00012df4 <__aeabi_uldivmod>:
   12df4:	2b00      	cmp	r3, #0
   12df6:	d111      	bne.n	12e1c <__aeabi_uldivmod+0x28>
   12df8:	2a00      	cmp	r2, #0
   12dfa:	d10f      	bne.n	12e1c <__aeabi_uldivmod+0x28>
   12dfc:	2900      	cmp	r1, #0
   12dfe:	d100      	bne.n	12e02 <__aeabi_uldivmod+0xe>
   12e00:	2800      	cmp	r0, #0
   12e02:	d002      	beq.n	12e0a <__aeabi_uldivmod+0x16>
   12e04:	2100      	movs	r1, #0
   12e06:	43c9      	mvns	r1, r1
   12e08:	1c08      	adds	r0, r1, #0
   12e0a:	b407      	push	{r0, r1, r2}
   12e0c:	4802      	ldr	r0, [pc, #8]	; (12e18 <__aeabi_uldivmod+0x24>)
   12e0e:	a102      	add	r1, pc, #8	; (adr r1, 12e18 <__aeabi_uldivmod+0x24>)
   12e10:	1840      	adds	r0, r0, r1
   12e12:	9002      	str	r0, [sp, #8]
   12e14:	bd03      	pop	{r0, r1, pc}
   12e16:	46c0      	nop			; (mov r8, r8)
   12e18:	ffffff65 	.word	0xffffff65
   12e1c:	b403      	push	{r0, r1}
   12e1e:	4668      	mov	r0, sp
   12e20:	b501      	push	{r0, lr}
   12e22:	9802      	ldr	r0, [sp, #8]
   12e24:	f000 f868 	bl	12ef8 <__udivmoddi4>
   12e28:	9b01      	ldr	r3, [sp, #4]
   12e2a:	469e      	mov	lr, r3
   12e2c:	b002      	add	sp, #8
   12e2e:	bc0c      	pop	{r2, r3}
   12e30:	4770      	bx	lr
   12e32:	46c0      	nop			; (mov r8, r8)

00012e34 <__aeabi_lmul>:
   12e34:	b5f0      	push	{r4, r5, r6, r7, lr}
   12e36:	46ce      	mov	lr, r9
   12e38:	4647      	mov	r7, r8
   12e3a:	0415      	lsls	r5, r2, #16
   12e3c:	0c2d      	lsrs	r5, r5, #16
   12e3e:	002e      	movs	r6, r5
   12e40:	b580      	push	{r7, lr}
   12e42:	0407      	lsls	r7, r0, #16
   12e44:	0c14      	lsrs	r4, r2, #16
   12e46:	0c3f      	lsrs	r7, r7, #16
   12e48:	4699      	mov	r9, r3
   12e4a:	0c03      	lsrs	r3, r0, #16
   12e4c:	437e      	muls	r6, r7
   12e4e:	435d      	muls	r5, r3
   12e50:	4367      	muls	r7, r4
   12e52:	4363      	muls	r3, r4
   12e54:	197f      	adds	r7, r7, r5
   12e56:	0c34      	lsrs	r4, r6, #16
   12e58:	19e4      	adds	r4, r4, r7
   12e5a:	469c      	mov	ip, r3
   12e5c:	42a5      	cmp	r5, r4
   12e5e:	d903      	bls.n	12e68 <__aeabi_lmul+0x34>
   12e60:	2380      	movs	r3, #128	; 0x80
   12e62:	025b      	lsls	r3, r3, #9
   12e64:	4698      	mov	r8, r3
   12e66:	44c4      	add	ip, r8
   12e68:	464b      	mov	r3, r9
   12e6a:	4351      	muls	r1, r2
   12e6c:	4343      	muls	r3, r0
   12e6e:	0436      	lsls	r6, r6, #16
   12e70:	0c36      	lsrs	r6, r6, #16
   12e72:	0c25      	lsrs	r5, r4, #16
   12e74:	0424      	lsls	r4, r4, #16
   12e76:	4465      	add	r5, ip
   12e78:	19a4      	adds	r4, r4, r6
   12e7a:	1859      	adds	r1, r3, r1
   12e7c:	1949      	adds	r1, r1, r5
   12e7e:	0020      	movs	r0, r4
   12e80:	bc0c      	pop	{r2, r3}
   12e82:	4690      	mov	r8, r2
   12e84:	4699      	mov	r9, r3
   12e86:	bdf0      	pop	{r4, r5, r6, r7, pc}

00012e88 <__aeabi_f2uiz>:
   12e88:	219e      	movs	r1, #158	; 0x9e
   12e8a:	b510      	push	{r4, lr}
   12e8c:	05c9      	lsls	r1, r1, #23
   12e8e:	1c04      	adds	r4, r0, #0
   12e90:	f7ff ffa6 	bl	12de0 <__aeabi_fcmpge>
   12e94:	2800      	cmp	r0, #0
   12e96:	d103      	bne.n	12ea0 <__aeabi_f2uiz+0x18>
   12e98:	1c20      	adds	r0, r4, #0
   12e9a:	f000 ff2b 	bl	13cf4 <__aeabi_f2iz>
   12e9e:	bd10      	pop	{r4, pc}
   12ea0:	219e      	movs	r1, #158	; 0x9e
   12ea2:	1c20      	adds	r0, r4, #0
   12ea4:	05c9      	lsls	r1, r1, #23
   12ea6:	f000 fd89 	bl	139bc <__aeabi_fsub>
   12eaa:	f000 ff23 	bl	13cf4 <__aeabi_f2iz>
   12eae:	2380      	movs	r3, #128	; 0x80
   12eb0:	061b      	lsls	r3, r3, #24
   12eb2:	469c      	mov	ip, r3
   12eb4:	4460      	add	r0, ip
   12eb6:	e7f2      	b.n	12e9e <__aeabi_f2uiz+0x16>

00012eb8 <__aeabi_f2ulz>:
   12eb8:	b570      	push	{r4, r5, r6, lr}
   12eba:	f002 fc59 	bl	15770 <__aeabi_f2d>
   12ebe:	2200      	movs	r2, #0
   12ec0:	4b0b      	ldr	r3, [pc, #44]	; (12ef0 <__aeabi_f2ulz+0x38>)
   12ec2:	000d      	movs	r5, r1
   12ec4:	0004      	movs	r4, r0
   12ec6:	f001 fe0f 	bl	14ae8 <__aeabi_dmul>
   12eca:	f002 fd57 	bl	1597c <__aeabi_d2uiz>
   12ece:	0006      	movs	r6, r0
   12ed0:	f002 fc16 	bl	15700 <__aeabi_ui2d>
   12ed4:	2200      	movs	r2, #0
   12ed6:	4b07      	ldr	r3, [pc, #28]	; (12ef4 <__aeabi_f2ulz+0x3c>)
   12ed8:	f001 fe06 	bl	14ae8 <__aeabi_dmul>
   12edc:	0002      	movs	r2, r0
   12ede:	000b      	movs	r3, r1
   12ee0:	0020      	movs	r0, r4
   12ee2:	0029      	movs	r1, r5
   12ee4:	f002 f880 	bl	14fe8 <__aeabi_dsub>
   12ee8:	f002 fd48 	bl	1597c <__aeabi_d2uiz>
   12eec:	0031      	movs	r1, r6
   12eee:	bd70      	pop	{r4, r5, r6, pc}
   12ef0:	3df00000 	.word	0x3df00000
   12ef4:	41f00000 	.word	0x41f00000

00012ef8 <__udivmoddi4>:
   12ef8:	b5f0      	push	{r4, r5, r6, r7, lr}
   12efa:	4657      	mov	r7, sl
   12efc:	464e      	mov	r6, r9
   12efe:	4645      	mov	r5, r8
   12f00:	46de      	mov	lr, fp
   12f02:	b5e0      	push	{r5, r6, r7, lr}
   12f04:	0004      	movs	r4, r0
   12f06:	b083      	sub	sp, #12
   12f08:	000d      	movs	r5, r1
   12f0a:	4692      	mov	sl, r2
   12f0c:	4699      	mov	r9, r3
   12f0e:	428b      	cmp	r3, r1
   12f10:	d82f      	bhi.n	12f72 <__udivmoddi4+0x7a>
   12f12:	d02c      	beq.n	12f6e <__udivmoddi4+0x76>
   12f14:	4649      	mov	r1, r9
   12f16:	4650      	mov	r0, sl
   12f18:	f002 fd24 	bl	15964 <__clzdi2>
   12f1c:	0029      	movs	r1, r5
   12f1e:	0006      	movs	r6, r0
   12f20:	0020      	movs	r0, r4
   12f22:	f002 fd1f 	bl	15964 <__clzdi2>
   12f26:	1a33      	subs	r3, r6, r0
   12f28:	4698      	mov	r8, r3
   12f2a:	3b20      	subs	r3, #32
   12f2c:	469b      	mov	fp, r3
   12f2e:	d500      	bpl.n	12f32 <__udivmoddi4+0x3a>
   12f30:	e074      	b.n	1301c <__udivmoddi4+0x124>
   12f32:	4653      	mov	r3, sl
   12f34:	465a      	mov	r2, fp
   12f36:	4093      	lsls	r3, r2
   12f38:	001f      	movs	r7, r3
   12f3a:	4653      	mov	r3, sl
   12f3c:	4642      	mov	r2, r8
   12f3e:	4093      	lsls	r3, r2
   12f40:	001e      	movs	r6, r3
   12f42:	42af      	cmp	r7, r5
   12f44:	d829      	bhi.n	12f9a <__udivmoddi4+0xa2>
   12f46:	d026      	beq.n	12f96 <__udivmoddi4+0x9e>
   12f48:	465b      	mov	r3, fp
   12f4a:	1ba4      	subs	r4, r4, r6
   12f4c:	41bd      	sbcs	r5, r7
   12f4e:	2b00      	cmp	r3, #0
   12f50:	da00      	bge.n	12f54 <__udivmoddi4+0x5c>
   12f52:	e079      	b.n	13048 <__udivmoddi4+0x150>
   12f54:	2200      	movs	r2, #0
   12f56:	2300      	movs	r3, #0
   12f58:	9200      	str	r2, [sp, #0]
   12f5a:	9301      	str	r3, [sp, #4]
   12f5c:	2301      	movs	r3, #1
   12f5e:	465a      	mov	r2, fp
   12f60:	4093      	lsls	r3, r2
   12f62:	9301      	str	r3, [sp, #4]
   12f64:	2301      	movs	r3, #1
   12f66:	4642      	mov	r2, r8
   12f68:	4093      	lsls	r3, r2
   12f6a:	9300      	str	r3, [sp, #0]
   12f6c:	e019      	b.n	12fa2 <__udivmoddi4+0xaa>
   12f6e:	4282      	cmp	r2, r0
   12f70:	d9d0      	bls.n	12f14 <__udivmoddi4+0x1c>
   12f72:	2200      	movs	r2, #0
   12f74:	2300      	movs	r3, #0
   12f76:	9200      	str	r2, [sp, #0]
   12f78:	9301      	str	r3, [sp, #4]
   12f7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   12f7c:	2b00      	cmp	r3, #0
   12f7e:	d001      	beq.n	12f84 <__udivmoddi4+0x8c>
   12f80:	601c      	str	r4, [r3, #0]
   12f82:	605d      	str	r5, [r3, #4]
   12f84:	9800      	ldr	r0, [sp, #0]
   12f86:	9901      	ldr	r1, [sp, #4]
   12f88:	b003      	add	sp, #12
   12f8a:	bc3c      	pop	{r2, r3, r4, r5}
   12f8c:	4690      	mov	r8, r2
   12f8e:	4699      	mov	r9, r3
   12f90:	46a2      	mov	sl, r4
   12f92:	46ab      	mov	fp, r5
   12f94:	bdf0      	pop	{r4, r5, r6, r7, pc}
   12f96:	42a3      	cmp	r3, r4
   12f98:	d9d6      	bls.n	12f48 <__udivmoddi4+0x50>
   12f9a:	2200      	movs	r2, #0
   12f9c:	2300      	movs	r3, #0
   12f9e:	9200      	str	r2, [sp, #0]
   12fa0:	9301      	str	r3, [sp, #4]
   12fa2:	4643      	mov	r3, r8
   12fa4:	2b00      	cmp	r3, #0
   12fa6:	d0e8      	beq.n	12f7a <__udivmoddi4+0x82>
   12fa8:	07fb      	lsls	r3, r7, #31
   12faa:	0872      	lsrs	r2, r6, #1
   12fac:	431a      	orrs	r2, r3
   12fae:	4646      	mov	r6, r8
   12fb0:	087b      	lsrs	r3, r7, #1
   12fb2:	e00e      	b.n	12fd2 <__udivmoddi4+0xda>
   12fb4:	42ab      	cmp	r3, r5
   12fb6:	d101      	bne.n	12fbc <__udivmoddi4+0xc4>
   12fb8:	42a2      	cmp	r2, r4
   12fba:	d80c      	bhi.n	12fd6 <__udivmoddi4+0xde>
   12fbc:	1aa4      	subs	r4, r4, r2
   12fbe:	419d      	sbcs	r5, r3
   12fc0:	2001      	movs	r0, #1
   12fc2:	1924      	adds	r4, r4, r4
   12fc4:	416d      	adcs	r5, r5
   12fc6:	2100      	movs	r1, #0
   12fc8:	3e01      	subs	r6, #1
   12fca:	1824      	adds	r4, r4, r0
   12fcc:	414d      	adcs	r5, r1
   12fce:	2e00      	cmp	r6, #0
   12fd0:	d006      	beq.n	12fe0 <__udivmoddi4+0xe8>
   12fd2:	42ab      	cmp	r3, r5
   12fd4:	d9ee      	bls.n	12fb4 <__udivmoddi4+0xbc>
   12fd6:	3e01      	subs	r6, #1
   12fd8:	1924      	adds	r4, r4, r4
   12fda:	416d      	adcs	r5, r5
   12fdc:	2e00      	cmp	r6, #0
   12fde:	d1f8      	bne.n	12fd2 <__udivmoddi4+0xda>
   12fe0:	465b      	mov	r3, fp
   12fe2:	9800      	ldr	r0, [sp, #0]
   12fe4:	9901      	ldr	r1, [sp, #4]
   12fe6:	1900      	adds	r0, r0, r4
   12fe8:	4169      	adcs	r1, r5
   12fea:	2b00      	cmp	r3, #0
   12fec:	db22      	blt.n	13034 <__udivmoddi4+0x13c>
   12fee:	002b      	movs	r3, r5
   12ff0:	465a      	mov	r2, fp
   12ff2:	40d3      	lsrs	r3, r2
   12ff4:	002a      	movs	r2, r5
   12ff6:	4644      	mov	r4, r8
   12ff8:	40e2      	lsrs	r2, r4
   12ffa:	001c      	movs	r4, r3
   12ffc:	465b      	mov	r3, fp
   12ffe:	0015      	movs	r5, r2
   13000:	2b00      	cmp	r3, #0
   13002:	db2c      	blt.n	1305e <__udivmoddi4+0x166>
   13004:	0026      	movs	r6, r4
   13006:	409e      	lsls	r6, r3
   13008:	0033      	movs	r3, r6
   1300a:	0026      	movs	r6, r4
   1300c:	4647      	mov	r7, r8
   1300e:	40be      	lsls	r6, r7
   13010:	0032      	movs	r2, r6
   13012:	1a80      	subs	r0, r0, r2
   13014:	4199      	sbcs	r1, r3
   13016:	9000      	str	r0, [sp, #0]
   13018:	9101      	str	r1, [sp, #4]
   1301a:	e7ae      	b.n	12f7a <__udivmoddi4+0x82>
   1301c:	4642      	mov	r2, r8
   1301e:	2320      	movs	r3, #32
   13020:	1a9b      	subs	r3, r3, r2
   13022:	4652      	mov	r2, sl
   13024:	40da      	lsrs	r2, r3
   13026:	4641      	mov	r1, r8
   13028:	0013      	movs	r3, r2
   1302a:	464a      	mov	r2, r9
   1302c:	408a      	lsls	r2, r1
   1302e:	0017      	movs	r7, r2
   13030:	431f      	orrs	r7, r3
   13032:	e782      	b.n	12f3a <__udivmoddi4+0x42>
   13034:	4642      	mov	r2, r8
   13036:	2320      	movs	r3, #32
   13038:	1a9b      	subs	r3, r3, r2
   1303a:	002a      	movs	r2, r5
   1303c:	4646      	mov	r6, r8
   1303e:	409a      	lsls	r2, r3
   13040:	0023      	movs	r3, r4
   13042:	40f3      	lsrs	r3, r6
   13044:	4313      	orrs	r3, r2
   13046:	e7d5      	b.n	12ff4 <__udivmoddi4+0xfc>
   13048:	4642      	mov	r2, r8
   1304a:	2320      	movs	r3, #32
   1304c:	2100      	movs	r1, #0
   1304e:	1a9b      	subs	r3, r3, r2
   13050:	2200      	movs	r2, #0
   13052:	9100      	str	r1, [sp, #0]
   13054:	9201      	str	r2, [sp, #4]
   13056:	2201      	movs	r2, #1
   13058:	40da      	lsrs	r2, r3
   1305a:	9201      	str	r2, [sp, #4]
   1305c:	e782      	b.n	12f64 <__udivmoddi4+0x6c>
   1305e:	4642      	mov	r2, r8
   13060:	2320      	movs	r3, #32
   13062:	0026      	movs	r6, r4
   13064:	1a9b      	subs	r3, r3, r2
   13066:	40de      	lsrs	r6, r3
   13068:	002f      	movs	r7, r5
   1306a:	46b4      	mov	ip, r6
   1306c:	4097      	lsls	r7, r2
   1306e:	4666      	mov	r6, ip
   13070:	003b      	movs	r3, r7
   13072:	4333      	orrs	r3, r6
   13074:	e7c9      	b.n	1300a <__udivmoddi4+0x112>
   13076:	46c0      	nop			; (mov r8, r8)

00013078 <__aeabi_fadd>:
   13078:	b5f0      	push	{r4, r5, r6, r7, lr}
   1307a:	46c6      	mov	lr, r8
   1307c:	024e      	lsls	r6, r1, #9
   1307e:	0247      	lsls	r7, r0, #9
   13080:	0a76      	lsrs	r6, r6, #9
   13082:	0a7b      	lsrs	r3, r7, #9
   13084:	0044      	lsls	r4, r0, #1
   13086:	0fc5      	lsrs	r5, r0, #31
   13088:	00f7      	lsls	r7, r6, #3
   1308a:	0048      	lsls	r0, r1, #1
   1308c:	4698      	mov	r8, r3
   1308e:	b500      	push	{lr}
   13090:	0e24      	lsrs	r4, r4, #24
   13092:	002a      	movs	r2, r5
   13094:	00db      	lsls	r3, r3, #3
   13096:	0e00      	lsrs	r0, r0, #24
   13098:	0fc9      	lsrs	r1, r1, #31
   1309a:	46bc      	mov	ip, r7
   1309c:	428d      	cmp	r5, r1
   1309e:	d067      	beq.n	13170 <__aeabi_fadd+0xf8>
   130a0:	1a22      	subs	r2, r4, r0
   130a2:	2a00      	cmp	r2, #0
   130a4:	dc00      	bgt.n	130a8 <__aeabi_fadd+0x30>
   130a6:	e0a5      	b.n	131f4 <__aeabi_fadd+0x17c>
   130a8:	2800      	cmp	r0, #0
   130aa:	d13a      	bne.n	13122 <__aeabi_fadd+0xaa>
   130ac:	2f00      	cmp	r7, #0
   130ae:	d100      	bne.n	130b2 <__aeabi_fadd+0x3a>
   130b0:	e093      	b.n	131da <__aeabi_fadd+0x162>
   130b2:	1e51      	subs	r1, r2, #1
   130b4:	2900      	cmp	r1, #0
   130b6:	d000      	beq.n	130ba <__aeabi_fadd+0x42>
   130b8:	e0bc      	b.n	13234 <__aeabi_fadd+0x1bc>
   130ba:	2401      	movs	r4, #1
   130bc:	1bdb      	subs	r3, r3, r7
   130be:	015a      	lsls	r2, r3, #5
   130c0:	d546      	bpl.n	13150 <__aeabi_fadd+0xd8>
   130c2:	019b      	lsls	r3, r3, #6
   130c4:	099e      	lsrs	r6, r3, #6
   130c6:	0030      	movs	r0, r6
   130c8:	f002 fc2e 	bl	15928 <__clzsi2>
   130cc:	3805      	subs	r0, #5
   130ce:	4086      	lsls	r6, r0
   130d0:	4284      	cmp	r4, r0
   130d2:	dd00      	ble.n	130d6 <__aeabi_fadd+0x5e>
   130d4:	e09d      	b.n	13212 <__aeabi_fadd+0x19a>
   130d6:	1b04      	subs	r4, r0, r4
   130d8:	0032      	movs	r2, r6
   130da:	2020      	movs	r0, #32
   130dc:	3401      	adds	r4, #1
   130de:	40e2      	lsrs	r2, r4
   130e0:	1b04      	subs	r4, r0, r4
   130e2:	40a6      	lsls	r6, r4
   130e4:	0033      	movs	r3, r6
   130e6:	1e5e      	subs	r6, r3, #1
   130e8:	41b3      	sbcs	r3, r6
   130ea:	2400      	movs	r4, #0
   130ec:	4313      	orrs	r3, r2
   130ee:	075a      	lsls	r2, r3, #29
   130f0:	d004      	beq.n	130fc <__aeabi_fadd+0x84>
   130f2:	220f      	movs	r2, #15
   130f4:	401a      	ands	r2, r3
   130f6:	2a04      	cmp	r2, #4
   130f8:	d000      	beq.n	130fc <__aeabi_fadd+0x84>
   130fa:	3304      	adds	r3, #4
   130fc:	015a      	lsls	r2, r3, #5
   130fe:	d529      	bpl.n	13154 <__aeabi_fadd+0xdc>
   13100:	3401      	adds	r4, #1
   13102:	2cff      	cmp	r4, #255	; 0xff
   13104:	d100      	bne.n	13108 <__aeabi_fadd+0x90>
   13106:	e081      	b.n	1320c <__aeabi_fadd+0x194>
   13108:	002a      	movs	r2, r5
   1310a:	019b      	lsls	r3, r3, #6
   1310c:	0a5b      	lsrs	r3, r3, #9
   1310e:	b2e4      	uxtb	r4, r4
   13110:	025b      	lsls	r3, r3, #9
   13112:	05e4      	lsls	r4, r4, #23
   13114:	0a58      	lsrs	r0, r3, #9
   13116:	07d2      	lsls	r2, r2, #31
   13118:	4320      	orrs	r0, r4
   1311a:	4310      	orrs	r0, r2
   1311c:	bc04      	pop	{r2}
   1311e:	4690      	mov	r8, r2
   13120:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13122:	2cff      	cmp	r4, #255	; 0xff
   13124:	d0e3      	beq.n	130ee <__aeabi_fadd+0x76>
   13126:	2180      	movs	r1, #128	; 0x80
   13128:	0038      	movs	r0, r7
   1312a:	04c9      	lsls	r1, r1, #19
   1312c:	4308      	orrs	r0, r1
   1312e:	4684      	mov	ip, r0
   13130:	2a1b      	cmp	r2, #27
   13132:	dd00      	ble.n	13136 <__aeabi_fadd+0xbe>
   13134:	e082      	b.n	1323c <__aeabi_fadd+0x1c4>
   13136:	2020      	movs	r0, #32
   13138:	4661      	mov	r1, ip
   1313a:	40d1      	lsrs	r1, r2
   1313c:	1a82      	subs	r2, r0, r2
   1313e:	4660      	mov	r0, ip
   13140:	4090      	lsls	r0, r2
   13142:	0002      	movs	r2, r0
   13144:	1e50      	subs	r0, r2, #1
   13146:	4182      	sbcs	r2, r0
   13148:	430a      	orrs	r2, r1
   1314a:	1a9b      	subs	r3, r3, r2
   1314c:	015a      	lsls	r2, r3, #5
   1314e:	d4b8      	bmi.n	130c2 <__aeabi_fadd+0x4a>
   13150:	075a      	lsls	r2, r3, #29
   13152:	d1ce      	bne.n	130f2 <__aeabi_fadd+0x7a>
   13154:	08de      	lsrs	r6, r3, #3
   13156:	002a      	movs	r2, r5
   13158:	2cff      	cmp	r4, #255	; 0xff
   1315a:	d13a      	bne.n	131d2 <__aeabi_fadd+0x15a>
   1315c:	2e00      	cmp	r6, #0
   1315e:	d100      	bne.n	13162 <__aeabi_fadd+0xea>
   13160:	e0ae      	b.n	132c0 <__aeabi_fadd+0x248>
   13162:	2380      	movs	r3, #128	; 0x80
   13164:	03db      	lsls	r3, r3, #15
   13166:	4333      	orrs	r3, r6
   13168:	025b      	lsls	r3, r3, #9
   1316a:	0a5b      	lsrs	r3, r3, #9
   1316c:	24ff      	movs	r4, #255	; 0xff
   1316e:	e7cf      	b.n	13110 <__aeabi_fadd+0x98>
   13170:	1a21      	subs	r1, r4, r0
   13172:	2900      	cmp	r1, #0
   13174:	dd52      	ble.n	1321c <__aeabi_fadd+0x1a4>
   13176:	2800      	cmp	r0, #0
   13178:	d031      	beq.n	131de <__aeabi_fadd+0x166>
   1317a:	2cff      	cmp	r4, #255	; 0xff
   1317c:	d0b7      	beq.n	130ee <__aeabi_fadd+0x76>
   1317e:	2080      	movs	r0, #128	; 0x80
   13180:	003e      	movs	r6, r7
   13182:	04c0      	lsls	r0, r0, #19
   13184:	4306      	orrs	r6, r0
   13186:	46b4      	mov	ip, r6
   13188:	291b      	cmp	r1, #27
   1318a:	dd00      	ble.n	1318e <__aeabi_fadd+0x116>
   1318c:	e0aa      	b.n	132e4 <__aeabi_fadd+0x26c>
   1318e:	2620      	movs	r6, #32
   13190:	4660      	mov	r0, ip
   13192:	40c8      	lsrs	r0, r1
   13194:	1a71      	subs	r1, r6, r1
   13196:	4666      	mov	r6, ip
   13198:	408e      	lsls	r6, r1
   1319a:	0031      	movs	r1, r6
   1319c:	1e4e      	subs	r6, r1, #1
   1319e:	41b1      	sbcs	r1, r6
   131a0:	4301      	orrs	r1, r0
   131a2:	185b      	adds	r3, r3, r1
   131a4:	0159      	lsls	r1, r3, #5
   131a6:	d5d3      	bpl.n	13150 <__aeabi_fadd+0xd8>
   131a8:	3401      	adds	r4, #1
   131aa:	2cff      	cmp	r4, #255	; 0xff
   131ac:	d100      	bne.n	131b0 <__aeabi_fadd+0x138>
   131ae:	e087      	b.n	132c0 <__aeabi_fadd+0x248>
   131b0:	2201      	movs	r2, #1
   131b2:	4978      	ldr	r1, [pc, #480]	; (13394 <__aeabi_fadd+0x31c>)
   131b4:	401a      	ands	r2, r3
   131b6:	085b      	lsrs	r3, r3, #1
   131b8:	400b      	ands	r3, r1
   131ba:	4313      	orrs	r3, r2
   131bc:	e797      	b.n	130ee <__aeabi_fadd+0x76>
   131be:	2c00      	cmp	r4, #0
   131c0:	d000      	beq.n	131c4 <__aeabi_fadd+0x14c>
   131c2:	e0a7      	b.n	13314 <__aeabi_fadd+0x29c>
   131c4:	2b00      	cmp	r3, #0
   131c6:	d000      	beq.n	131ca <__aeabi_fadd+0x152>
   131c8:	e0b6      	b.n	13338 <__aeabi_fadd+0x2c0>
   131ca:	1e3b      	subs	r3, r7, #0
   131cc:	d162      	bne.n	13294 <__aeabi_fadd+0x21c>
   131ce:	2600      	movs	r6, #0
   131d0:	2200      	movs	r2, #0
   131d2:	0273      	lsls	r3, r6, #9
   131d4:	0a5b      	lsrs	r3, r3, #9
   131d6:	b2e4      	uxtb	r4, r4
   131d8:	e79a      	b.n	13110 <__aeabi_fadd+0x98>
   131da:	0014      	movs	r4, r2
   131dc:	e787      	b.n	130ee <__aeabi_fadd+0x76>
   131de:	2f00      	cmp	r7, #0
   131e0:	d04d      	beq.n	1327e <__aeabi_fadd+0x206>
   131e2:	1e48      	subs	r0, r1, #1
   131e4:	2800      	cmp	r0, #0
   131e6:	d157      	bne.n	13298 <__aeabi_fadd+0x220>
   131e8:	4463      	add	r3, ip
   131ea:	2401      	movs	r4, #1
   131ec:	015a      	lsls	r2, r3, #5
   131ee:	d5af      	bpl.n	13150 <__aeabi_fadd+0xd8>
   131f0:	2402      	movs	r4, #2
   131f2:	e7dd      	b.n	131b0 <__aeabi_fadd+0x138>
   131f4:	2a00      	cmp	r2, #0
   131f6:	d124      	bne.n	13242 <__aeabi_fadd+0x1ca>
   131f8:	1c62      	adds	r2, r4, #1
   131fa:	b2d2      	uxtb	r2, r2
   131fc:	2a01      	cmp	r2, #1
   131fe:	ddde      	ble.n	131be <__aeabi_fadd+0x146>
   13200:	1bde      	subs	r6, r3, r7
   13202:	0172      	lsls	r2, r6, #5
   13204:	d535      	bpl.n	13272 <__aeabi_fadd+0x1fa>
   13206:	1afe      	subs	r6, r7, r3
   13208:	000d      	movs	r5, r1
   1320a:	e75c      	b.n	130c6 <__aeabi_fadd+0x4e>
   1320c:	002a      	movs	r2, r5
   1320e:	2300      	movs	r3, #0
   13210:	e77e      	b.n	13110 <__aeabi_fadd+0x98>
   13212:	0033      	movs	r3, r6
   13214:	4a60      	ldr	r2, [pc, #384]	; (13398 <__aeabi_fadd+0x320>)
   13216:	1a24      	subs	r4, r4, r0
   13218:	4013      	ands	r3, r2
   1321a:	e768      	b.n	130ee <__aeabi_fadd+0x76>
   1321c:	2900      	cmp	r1, #0
   1321e:	d163      	bne.n	132e8 <__aeabi_fadd+0x270>
   13220:	1c61      	adds	r1, r4, #1
   13222:	b2c8      	uxtb	r0, r1
   13224:	2801      	cmp	r0, #1
   13226:	dd4e      	ble.n	132c6 <__aeabi_fadd+0x24e>
   13228:	29ff      	cmp	r1, #255	; 0xff
   1322a:	d049      	beq.n	132c0 <__aeabi_fadd+0x248>
   1322c:	4463      	add	r3, ip
   1322e:	085b      	lsrs	r3, r3, #1
   13230:	000c      	movs	r4, r1
   13232:	e75c      	b.n	130ee <__aeabi_fadd+0x76>
   13234:	2aff      	cmp	r2, #255	; 0xff
   13236:	d041      	beq.n	132bc <__aeabi_fadd+0x244>
   13238:	000a      	movs	r2, r1
   1323a:	e779      	b.n	13130 <__aeabi_fadd+0xb8>
   1323c:	2201      	movs	r2, #1
   1323e:	1a9b      	subs	r3, r3, r2
   13240:	e784      	b.n	1314c <__aeabi_fadd+0xd4>
   13242:	2c00      	cmp	r4, #0
   13244:	d01d      	beq.n	13282 <__aeabi_fadd+0x20a>
   13246:	28ff      	cmp	r0, #255	; 0xff
   13248:	d022      	beq.n	13290 <__aeabi_fadd+0x218>
   1324a:	2480      	movs	r4, #128	; 0x80
   1324c:	04e4      	lsls	r4, r4, #19
   1324e:	4252      	negs	r2, r2
   13250:	4323      	orrs	r3, r4
   13252:	2a1b      	cmp	r2, #27
   13254:	dd00      	ble.n	13258 <__aeabi_fadd+0x1e0>
   13256:	e08a      	b.n	1336e <__aeabi_fadd+0x2f6>
   13258:	001c      	movs	r4, r3
   1325a:	2520      	movs	r5, #32
   1325c:	40d4      	lsrs	r4, r2
   1325e:	1aaa      	subs	r2, r5, r2
   13260:	4093      	lsls	r3, r2
   13262:	1e5a      	subs	r2, r3, #1
   13264:	4193      	sbcs	r3, r2
   13266:	4323      	orrs	r3, r4
   13268:	4662      	mov	r2, ip
   1326a:	0004      	movs	r4, r0
   1326c:	1ad3      	subs	r3, r2, r3
   1326e:	000d      	movs	r5, r1
   13270:	e725      	b.n	130be <__aeabi_fadd+0x46>
   13272:	2e00      	cmp	r6, #0
   13274:	d000      	beq.n	13278 <__aeabi_fadd+0x200>
   13276:	e726      	b.n	130c6 <__aeabi_fadd+0x4e>
   13278:	2200      	movs	r2, #0
   1327a:	2400      	movs	r4, #0
   1327c:	e7a9      	b.n	131d2 <__aeabi_fadd+0x15a>
   1327e:	000c      	movs	r4, r1
   13280:	e735      	b.n	130ee <__aeabi_fadd+0x76>
   13282:	2b00      	cmp	r3, #0
   13284:	d04d      	beq.n	13322 <__aeabi_fadd+0x2aa>
   13286:	43d2      	mvns	r2, r2
   13288:	2a00      	cmp	r2, #0
   1328a:	d0ed      	beq.n	13268 <__aeabi_fadd+0x1f0>
   1328c:	28ff      	cmp	r0, #255	; 0xff
   1328e:	d1e0      	bne.n	13252 <__aeabi_fadd+0x1da>
   13290:	4663      	mov	r3, ip
   13292:	24ff      	movs	r4, #255	; 0xff
   13294:	000d      	movs	r5, r1
   13296:	e72a      	b.n	130ee <__aeabi_fadd+0x76>
   13298:	29ff      	cmp	r1, #255	; 0xff
   1329a:	d00f      	beq.n	132bc <__aeabi_fadd+0x244>
   1329c:	0001      	movs	r1, r0
   1329e:	e773      	b.n	13188 <__aeabi_fadd+0x110>
   132a0:	2b00      	cmp	r3, #0
   132a2:	d061      	beq.n	13368 <__aeabi_fadd+0x2f0>
   132a4:	24ff      	movs	r4, #255	; 0xff
   132a6:	2f00      	cmp	r7, #0
   132a8:	d100      	bne.n	132ac <__aeabi_fadd+0x234>
   132aa:	e720      	b.n	130ee <__aeabi_fadd+0x76>
   132ac:	2280      	movs	r2, #128	; 0x80
   132ae:	4641      	mov	r1, r8
   132b0:	03d2      	lsls	r2, r2, #15
   132b2:	4211      	tst	r1, r2
   132b4:	d002      	beq.n	132bc <__aeabi_fadd+0x244>
   132b6:	4216      	tst	r6, r2
   132b8:	d100      	bne.n	132bc <__aeabi_fadd+0x244>
   132ba:	003b      	movs	r3, r7
   132bc:	24ff      	movs	r4, #255	; 0xff
   132be:	e716      	b.n	130ee <__aeabi_fadd+0x76>
   132c0:	24ff      	movs	r4, #255	; 0xff
   132c2:	2300      	movs	r3, #0
   132c4:	e724      	b.n	13110 <__aeabi_fadd+0x98>
   132c6:	2c00      	cmp	r4, #0
   132c8:	d1ea      	bne.n	132a0 <__aeabi_fadd+0x228>
   132ca:	2b00      	cmp	r3, #0
   132cc:	d058      	beq.n	13380 <__aeabi_fadd+0x308>
   132ce:	2f00      	cmp	r7, #0
   132d0:	d100      	bne.n	132d4 <__aeabi_fadd+0x25c>
   132d2:	e70c      	b.n	130ee <__aeabi_fadd+0x76>
   132d4:	4463      	add	r3, ip
   132d6:	015a      	lsls	r2, r3, #5
   132d8:	d400      	bmi.n	132dc <__aeabi_fadd+0x264>
   132da:	e739      	b.n	13150 <__aeabi_fadd+0xd8>
   132dc:	4a2e      	ldr	r2, [pc, #184]	; (13398 <__aeabi_fadd+0x320>)
   132de:	000c      	movs	r4, r1
   132e0:	4013      	ands	r3, r2
   132e2:	e704      	b.n	130ee <__aeabi_fadd+0x76>
   132e4:	2101      	movs	r1, #1
   132e6:	e75c      	b.n	131a2 <__aeabi_fadd+0x12a>
   132e8:	2c00      	cmp	r4, #0
   132ea:	d11e      	bne.n	1332a <__aeabi_fadd+0x2b2>
   132ec:	2b00      	cmp	r3, #0
   132ee:	d040      	beq.n	13372 <__aeabi_fadd+0x2fa>
   132f0:	43c9      	mvns	r1, r1
   132f2:	2900      	cmp	r1, #0
   132f4:	d00b      	beq.n	1330e <__aeabi_fadd+0x296>
   132f6:	28ff      	cmp	r0, #255	; 0xff
   132f8:	d036      	beq.n	13368 <__aeabi_fadd+0x2f0>
   132fa:	291b      	cmp	r1, #27
   132fc:	dc47      	bgt.n	1338e <__aeabi_fadd+0x316>
   132fe:	001c      	movs	r4, r3
   13300:	2620      	movs	r6, #32
   13302:	40cc      	lsrs	r4, r1
   13304:	1a71      	subs	r1, r6, r1
   13306:	408b      	lsls	r3, r1
   13308:	1e59      	subs	r1, r3, #1
   1330a:	418b      	sbcs	r3, r1
   1330c:	4323      	orrs	r3, r4
   1330e:	4463      	add	r3, ip
   13310:	0004      	movs	r4, r0
   13312:	e747      	b.n	131a4 <__aeabi_fadd+0x12c>
   13314:	2b00      	cmp	r3, #0
   13316:	d118      	bne.n	1334a <__aeabi_fadd+0x2d2>
   13318:	1e3b      	subs	r3, r7, #0
   1331a:	d02d      	beq.n	13378 <__aeabi_fadd+0x300>
   1331c:	000d      	movs	r5, r1
   1331e:	24ff      	movs	r4, #255	; 0xff
   13320:	e6e5      	b.n	130ee <__aeabi_fadd+0x76>
   13322:	003b      	movs	r3, r7
   13324:	0004      	movs	r4, r0
   13326:	000d      	movs	r5, r1
   13328:	e6e1      	b.n	130ee <__aeabi_fadd+0x76>
   1332a:	28ff      	cmp	r0, #255	; 0xff
   1332c:	d01c      	beq.n	13368 <__aeabi_fadd+0x2f0>
   1332e:	2480      	movs	r4, #128	; 0x80
   13330:	04e4      	lsls	r4, r4, #19
   13332:	4249      	negs	r1, r1
   13334:	4323      	orrs	r3, r4
   13336:	e7e0      	b.n	132fa <__aeabi_fadd+0x282>
   13338:	2f00      	cmp	r7, #0
   1333a:	d100      	bne.n	1333e <__aeabi_fadd+0x2c6>
   1333c:	e6d7      	b.n	130ee <__aeabi_fadd+0x76>
   1333e:	1bde      	subs	r6, r3, r7
   13340:	0172      	lsls	r2, r6, #5
   13342:	d51f      	bpl.n	13384 <__aeabi_fadd+0x30c>
   13344:	1afb      	subs	r3, r7, r3
   13346:	000d      	movs	r5, r1
   13348:	e6d1      	b.n	130ee <__aeabi_fadd+0x76>
   1334a:	24ff      	movs	r4, #255	; 0xff
   1334c:	2f00      	cmp	r7, #0
   1334e:	d100      	bne.n	13352 <__aeabi_fadd+0x2da>
   13350:	e6cd      	b.n	130ee <__aeabi_fadd+0x76>
   13352:	2280      	movs	r2, #128	; 0x80
   13354:	4640      	mov	r0, r8
   13356:	03d2      	lsls	r2, r2, #15
   13358:	4210      	tst	r0, r2
   1335a:	d0af      	beq.n	132bc <__aeabi_fadd+0x244>
   1335c:	4216      	tst	r6, r2
   1335e:	d1ad      	bne.n	132bc <__aeabi_fadd+0x244>
   13360:	003b      	movs	r3, r7
   13362:	000d      	movs	r5, r1
   13364:	24ff      	movs	r4, #255	; 0xff
   13366:	e6c2      	b.n	130ee <__aeabi_fadd+0x76>
   13368:	4663      	mov	r3, ip
   1336a:	24ff      	movs	r4, #255	; 0xff
   1336c:	e6bf      	b.n	130ee <__aeabi_fadd+0x76>
   1336e:	2301      	movs	r3, #1
   13370:	e77a      	b.n	13268 <__aeabi_fadd+0x1f0>
   13372:	003b      	movs	r3, r7
   13374:	0004      	movs	r4, r0
   13376:	e6ba      	b.n	130ee <__aeabi_fadd+0x76>
   13378:	2680      	movs	r6, #128	; 0x80
   1337a:	2200      	movs	r2, #0
   1337c:	03f6      	lsls	r6, r6, #15
   1337e:	e6f0      	b.n	13162 <__aeabi_fadd+0xea>
   13380:	003b      	movs	r3, r7
   13382:	e6b4      	b.n	130ee <__aeabi_fadd+0x76>
   13384:	1e33      	subs	r3, r6, #0
   13386:	d000      	beq.n	1338a <__aeabi_fadd+0x312>
   13388:	e6e2      	b.n	13150 <__aeabi_fadd+0xd8>
   1338a:	2200      	movs	r2, #0
   1338c:	e721      	b.n	131d2 <__aeabi_fadd+0x15a>
   1338e:	2301      	movs	r3, #1
   13390:	e7bd      	b.n	1330e <__aeabi_fadd+0x296>
   13392:	46c0      	nop			; (mov r8, r8)
   13394:	7dffffff 	.word	0x7dffffff
   13398:	fbffffff 	.word	0xfbffffff

0001339c <__aeabi_fdiv>:
   1339c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1339e:	4657      	mov	r7, sl
   133a0:	464e      	mov	r6, r9
   133a2:	46de      	mov	lr, fp
   133a4:	4645      	mov	r5, r8
   133a6:	b5e0      	push	{r5, r6, r7, lr}
   133a8:	0244      	lsls	r4, r0, #9
   133aa:	0043      	lsls	r3, r0, #1
   133ac:	0fc6      	lsrs	r6, r0, #31
   133ae:	b083      	sub	sp, #12
   133b0:	1c0f      	adds	r7, r1, #0
   133b2:	0a64      	lsrs	r4, r4, #9
   133b4:	0e1b      	lsrs	r3, r3, #24
   133b6:	46b2      	mov	sl, r6
   133b8:	d053      	beq.n	13462 <__aeabi_fdiv+0xc6>
   133ba:	2bff      	cmp	r3, #255	; 0xff
   133bc:	d027      	beq.n	1340e <__aeabi_fdiv+0x72>
   133be:	2280      	movs	r2, #128	; 0x80
   133c0:	00e4      	lsls	r4, r4, #3
   133c2:	04d2      	lsls	r2, r2, #19
   133c4:	4314      	orrs	r4, r2
   133c6:	227f      	movs	r2, #127	; 0x7f
   133c8:	4252      	negs	r2, r2
   133ca:	4690      	mov	r8, r2
   133cc:	4498      	add	r8, r3
   133ce:	2300      	movs	r3, #0
   133d0:	4699      	mov	r9, r3
   133d2:	469b      	mov	fp, r3
   133d4:	027d      	lsls	r5, r7, #9
   133d6:	0078      	lsls	r0, r7, #1
   133d8:	0ffb      	lsrs	r3, r7, #31
   133da:	0a6d      	lsrs	r5, r5, #9
   133dc:	0e00      	lsrs	r0, r0, #24
   133de:	9300      	str	r3, [sp, #0]
   133e0:	d024      	beq.n	1342c <__aeabi_fdiv+0x90>
   133e2:	28ff      	cmp	r0, #255	; 0xff
   133e4:	d046      	beq.n	13474 <__aeabi_fdiv+0xd8>
   133e6:	2380      	movs	r3, #128	; 0x80
   133e8:	2100      	movs	r1, #0
   133ea:	00ed      	lsls	r5, r5, #3
   133ec:	04db      	lsls	r3, r3, #19
   133ee:	431d      	orrs	r5, r3
   133f0:	387f      	subs	r0, #127	; 0x7f
   133f2:	4647      	mov	r7, r8
   133f4:	1a38      	subs	r0, r7, r0
   133f6:	464f      	mov	r7, r9
   133f8:	430f      	orrs	r7, r1
   133fa:	00bf      	lsls	r7, r7, #2
   133fc:	46b9      	mov	r9, r7
   133fe:	0033      	movs	r3, r6
   13400:	9a00      	ldr	r2, [sp, #0]
   13402:	4f87      	ldr	r7, [pc, #540]	; (13620 <__aeabi_fdiv+0x284>)
   13404:	4053      	eors	r3, r2
   13406:	464a      	mov	r2, r9
   13408:	58ba      	ldr	r2, [r7, r2]
   1340a:	9301      	str	r3, [sp, #4]
   1340c:	4697      	mov	pc, r2
   1340e:	2c00      	cmp	r4, #0
   13410:	d14e      	bne.n	134b0 <__aeabi_fdiv+0x114>
   13412:	2308      	movs	r3, #8
   13414:	4699      	mov	r9, r3
   13416:	33f7      	adds	r3, #247	; 0xf7
   13418:	4698      	mov	r8, r3
   1341a:	3bfd      	subs	r3, #253	; 0xfd
   1341c:	469b      	mov	fp, r3
   1341e:	027d      	lsls	r5, r7, #9
   13420:	0078      	lsls	r0, r7, #1
   13422:	0ffb      	lsrs	r3, r7, #31
   13424:	0a6d      	lsrs	r5, r5, #9
   13426:	0e00      	lsrs	r0, r0, #24
   13428:	9300      	str	r3, [sp, #0]
   1342a:	d1da      	bne.n	133e2 <__aeabi_fdiv+0x46>
   1342c:	2d00      	cmp	r5, #0
   1342e:	d126      	bne.n	1347e <__aeabi_fdiv+0xe2>
   13430:	2000      	movs	r0, #0
   13432:	2101      	movs	r1, #1
   13434:	0033      	movs	r3, r6
   13436:	9a00      	ldr	r2, [sp, #0]
   13438:	4f7a      	ldr	r7, [pc, #488]	; (13624 <__aeabi_fdiv+0x288>)
   1343a:	4053      	eors	r3, r2
   1343c:	4642      	mov	r2, r8
   1343e:	1a10      	subs	r0, r2, r0
   13440:	464a      	mov	r2, r9
   13442:	430a      	orrs	r2, r1
   13444:	0092      	lsls	r2, r2, #2
   13446:	58ba      	ldr	r2, [r7, r2]
   13448:	001d      	movs	r5, r3
   1344a:	4697      	mov	pc, r2
   1344c:	9b00      	ldr	r3, [sp, #0]
   1344e:	002c      	movs	r4, r5
   13450:	469a      	mov	sl, r3
   13452:	468b      	mov	fp, r1
   13454:	465b      	mov	r3, fp
   13456:	2b02      	cmp	r3, #2
   13458:	d131      	bne.n	134be <__aeabi_fdiv+0x122>
   1345a:	4653      	mov	r3, sl
   1345c:	21ff      	movs	r1, #255	; 0xff
   1345e:	2400      	movs	r4, #0
   13460:	e038      	b.n	134d4 <__aeabi_fdiv+0x138>
   13462:	2c00      	cmp	r4, #0
   13464:	d117      	bne.n	13496 <__aeabi_fdiv+0xfa>
   13466:	2304      	movs	r3, #4
   13468:	4699      	mov	r9, r3
   1346a:	2300      	movs	r3, #0
   1346c:	4698      	mov	r8, r3
   1346e:	3301      	adds	r3, #1
   13470:	469b      	mov	fp, r3
   13472:	e7af      	b.n	133d4 <__aeabi_fdiv+0x38>
   13474:	20ff      	movs	r0, #255	; 0xff
   13476:	2d00      	cmp	r5, #0
   13478:	d10b      	bne.n	13492 <__aeabi_fdiv+0xf6>
   1347a:	2102      	movs	r1, #2
   1347c:	e7da      	b.n	13434 <__aeabi_fdiv+0x98>
   1347e:	0028      	movs	r0, r5
   13480:	f002 fa52 	bl	15928 <__clzsi2>
   13484:	1f43      	subs	r3, r0, #5
   13486:	409d      	lsls	r5, r3
   13488:	2376      	movs	r3, #118	; 0x76
   1348a:	425b      	negs	r3, r3
   1348c:	1a18      	subs	r0, r3, r0
   1348e:	2100      	movs	r1, #0
   13490:	e7af      	b.n	133f2 <__aeabi_fdiv+0x56>
   13492:	2103      	movs	r1, #3
   13494:	e7ad      	b.n	133f2 <__aeabi_fdiv+0x56>
   13496:	0020      	movs	r0, r4
   13498:	f002 fa46 	bl	15928 <__clzsi2>
   1349c:	1f43      	subs	r3, r0, #5
   1349e:	409c      	lsls	r4, r3
   134a0:	2376      	movs	r3, #118	; 0x76
   134a2:	425b      	negs	r3, r3
   134a4:	1a1b      	subs	r3, r3, r0
   134a6:	4698      	mov	r8, r3
   134a8:	2300      	movs	r3, #0
   134aa:	4699      	mov	r9, r3
   134ac:	469b      	mov	fp, r3
   134ae:	e791      	b.n	133d4 <__aeabi_fdiv+0x38>
   134b0:	230c      	movs	r3, #12
   134b2:	4699      	mov	r9, r3
   134b4:	33f3      	adds	r3, #243	; 0xf3
   134b6:	4698      	mov	r8, r3
   134b8:	3bfc      	subs	r3, #252	; 0xfc
   134ba:	469b      	mov	fp, r3
   134bc:	e78a      	b.n	133d4 <__aeabi_fdiv+0x38>
   134be:	2b03      	cmp	r3, #3
   134c0:	d100      	bne.n	134c4 <__aeabi_fdiv+0x128>
   134c2:	e0a5      	b.n	13610 <__aeabi_fdiv+0x274>
   134c4:	4655      	mov	r5, sl
   134c6:	2b01      	cmp	r3, #1
   134c8:	d000      	beq.n	134cc <__aeabi_fdiv+0x130>
   134ca:	e081      	b.n	135d0 <__aeabi_fdiv+0x234>
   134cc:	2301      	movs	r3, #1
   134ce:	2100      	movs	r1, #0
   134d0:	2400      	movs	r4, #0
   134d2:	402b      	ands	r3, r5
   134d4:	0264      	lsls	r4, r4, #9
   134d6:	05c9      	lsls	r1, r1, #23
   134d8:	0a60      	lsrs	r0, r4, #9
   134da:	07db      	lsls	r3, r3, #31
   134dc:	4308      	orrs	r0, r1
   134de:	4318      	orrs	r0, r3
   134e0:	b003      	add	sp, #12
   134e2:	bc3c      	pop	{r2, r3, r4, r5}
   134e4:	4690      	mov	r8, r2
   134e6:	4699      	mov	r9, r3
   134e8:	46a2      	mov	sl, r4
   134ea:	46ab      	mov	fp, r5
   134ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
   134ee:	2480      	movs	r4, #128	; 0x80
   134f0:	2300      	movs	r3, #0
   134f2:	03e4      	lsls	r4, r4, #15
   134f4:	21ff      	movs	r1, #255	; 0xff
   134f6:	e7ed      	b.n	134d4 <__aeabi_fdiv+0x138>
   134f8:	21ff      	movs	r1, #255	; 0xff
   134fa:	2400      	movs	r4, #0
   134fc:	e7ea      	b.n	134d4 <__aeabi_fdiv+0x138>
   134fe:	2301      	movs	r3, #1
   13500:	1a59      	subs	r1, r3, r1
   13502:	291b      	cmp	r1, #27
   13504:	dd66      	ble.n	135d4 <__aeabi_fdiv+0x238>
   13506:	9a01      	ldr	r2, [sp, #4]
   13508:	4013      	ands	r3, r2
   1350a:	2100      	movs	r1, #0
   1350c:	2400      	movs	r4, #0
   1350e:	e7e1      	b.n	134d4 <__aeabi_fdiv+0x138>
   13510:	2380      	movs	r3, #128	; 0x80
   13512:	03db      	lsls	r3, r3, #15
   13514:	421c      	tst	r4, r3
   13516:	d038      	beq.n	1358a <__aeabi_fdiv+0x1ee>
   13518:	421d      	tst	r5, r3
   1351a:	d051      	beq.n	135c0 <__aeabi_fdiv+0x224>
   1351c:	431c      	orrs	r4, r3
   1351e:	0264      	lsls	r4, r4, #9
   13520:	0a64      	lsrs	r4, r4, #9
   13522:	0033      	movs	r3, r6
   13524:	21ff      	movs	r1, #255	; 0xff
   13526:	e7d5      	b.n	134d4 <__aeabi_fdiv+0x138>
   13528:	0163      	lsls	r3, r4, #5
   1352a:	016c      	lsls	r4, r5, #5
   1352c:	42a3      	cmp	r3, r4
   1352e:	d23b      	bcs.n	135a8 <__aeabi_fdiv+0x20c>
   13530:	261b      	movs	r6, #27
   13532:	2100      	movs	r1, #0
   13534:	3801      	subs	r0, #1
   13536:	2501      	movs	r5, #1
   13538:	001f      	movs	r7, r3
   1353a:	0049      	lsls	r1, r1, #1
   1353c:	005b      	lsls	r3, r3, #1
   1353e:	2f00      	cmp	r7, #0
   13540:	db01      	blt.n	13546 <__aeabi_fdiv+0x1aa>
   13542:	429c      	cmp	r4, r3
   13544:	d801      	bhi.n	1354a <__aeabi_fdiv+0x1ae>
   13546:	1b1b      	subs	r3, r3, r4
   13548:	4329      	orrs	r1, r5
   1354a:	3e01      	subs	r6, #1
   1354c:	2e00      	cmp	r6, #0
   1354e:	d1f3      	bne.n	13538 <__aeabi_fdiv+0x19c>
   13550:	001c      	movs	r4, r3
   13552:	1e63      	subs	r3, r4, #1
   13554:	419c      	sbcs	r4, r3
   13556:	430c      	orrs	r4, r1
   13558:	0001      	movs	r1, r0
   1355a:	317f      	adds	r1, #127	; 0x7f
   1355c:	2900      	cmp	r1, #0
   1355e:	ddce      	ble.n	134fe <__aeabi_fdiv+0x162>
   13560:	0763      	lsls	r3, r4, #29
   13562:	d004      	beq.n	1356e <__aeabi_fdiv+0x1d2>
   13564:	230f      	movs	r3, #15
   13566:	4023      	ands	r3, r4
   13568:	2b04      	cmp	r3, #4
   1356a:	d000      	beq.n	1356e <__aeabi_fdiv+0x1d2>
   1356c:	3404      	adds	r4, #4
   1356e:	0123      	lsls	r3, r4, #4
   13570:	d503      	bpl.n	1357a <__aeabi_fdiv+0x1de>
   13572:	0001      	movs	r1, r0
   13574:	4b2c      	ldr	r3, [pc, #176]	; (13628 <__aeabi_fdiv+0x28c>)
   13576:	3180      	adds	r1, #128	; 0x80
   13578:	401c      	ands	r4, r3
   1357a:	29fe      	cmp	r1, #254	; 0xfe
   1357c:	dd0d      	ble.n	1359a <__aeabi_fdiv+0x1fe>
   1357e:	2301      	movs	r3, #1
   13580:	9a01      	ldr	r2, [sp, #4]
   13582:	21ff      	movs	r1, #255	; 0xff
   13584:	4013      	ands	r3, r2
   13586:	2400      	movs	r4, #0
   13588:	e7a4      	b.n	134d4 <__aeabi_fdiv+0x138>
   1358a:	2380      	movs	r3, #128	; 0x80
   1358c:	03db      	lsls	r3, r3, #15
   1358e:	431c      	orrs	r4, r3
   13590:	0264      	lsls	r4, r4, #9
   13592:	0a64      	lsrs	r4, r4, #9
   13594:	0033      	movs	r3, r6
   13596:	21ff      	movs	r1, #255	; 0xff
   13598:	e79c      	b.n	134d4 <__aeabi_fdiv+0x138>
   1359a:	2301      	movs	r3, #1
   1359c:	9a01      	ldr	r2, [sp, #4]
   1359e:	01a4      	lsls	r4, r4, #6
   135a0:	0a64      	lsrs	r4, r4, #9
   135a2:	b2c9      	uxtb	r1, r1
   135a4:	4013      	ands	r3, r2
   135a6:	e795      	b.n	134d4 <__aeabi_fdiv+0x138>
   135a8:	1b1b      	subs	r3, r3, r4
   135aa:	261a      	movs	r6, #26
   135ac:	2101      	movs	r1, #1
   135ae:	e7c2      	b.n	13536 <__aeabi_fdiv+0x19a>
   135b0:	9b00      	ldr	r3, [sp, #0]
   135b2:	468b      	mov	fp, r1
   135b4:	469a      	mov	sl, r3
   135b6:	2400      	movs	r4, #0
   135b8:	e74c      	b.n	13454 <__aeabi_fdiv+0xb8>
   135ba:	0263      	lsls	r3, r4, #9
   135bc:	d5e5      	bpl.n	1358a <__aeabi_fdiv+0x1ee>
   135be:	2500      	movs	r5, #0
   135c0:	2480      	movs	r4, #128	; 0x80
   135c2:	03e4      	lsls	r4, r4, #15
   135c4:	432c      	orrs	r4, r5
   135c6:	0264      	lsls	r4, r4, #9
   135c8:	0a64      	lsrs	r4, r4, #9
   135ca:	9b00      	ldr	r3, [sp, #0]
   135cc:	21ff      	movs	r1, #255	; 0xff
   135ce:	e781      	b.n	134d4 <__aeabi_fdiv+0x138>
   135d0:	9501      	str	r5, [sp, #4]
   135d2:	e7c1      	b.n	13558 <__aeabi_fdiv+0x1bc>
   135d4:	0023      	movs	r3, r4
   135d6:	2020      	movs	r0, #32
   135d8:	40cb      	lsrs	r3, r1
   135da:	1a41      	subs	r1, r0, r1
   135dc:	408c      	lsls	r4, r1
   135de:	1e61      	subs	r1, r4, #1
   135e0:	418c      	sbcs	r4, r1
   135e2:	431c      	orrs	r4, r3
   135e4:	0763      	lsls	r3, r4, #29
   135e6:	d004      	beq.n	135f2 <__aeabi_fdiv+0x256>
   135e8:	230f      	movs	r3, #15
   135ea:	4023      	ands	r3, r4
   135ec:	2b04      	cmp	r3, #4
   135ee:	d000      	beq.n	135f2 <__aeabi_fdiv+0x256>
   135f0:	3404      	adds	r4, #4
   135f2:	0163      	lsls	r3, r4, #5
   135f4:	d505      	bpl.n	13602 <__aeabi_fdiv+0x266>
   135f6:	2301      	movs	r3, #1
   135f8:	9a01      	ldr	r2, [sp, #4]
   135fa:	2101      	movs	r1, #1
   135fc:	4013      	ands	r3, r2
   135fe:	2400      	movs	r4, #0
   13600:	e768      	b.n	134d4 <__aeabi_fdiv+0x138>
   13602:	2301      	movs	r3, #1
   13604:	9a01      	ldr	r2, [sp, #4]
   13606:	01a4      	lsls	r4, r4, #6
   13608:	0a64      	lsrs	r4, r4, #9
   1360a:	4013      	ands	r3, r2
   1360c:	2100      	movs	r1, #0
   1360e:	e761      	b.n	134d4 <__aeabi_fdiv+0x138>
   13610:	2380      	movs	r3, #128	; 0x80
   13612:	03db      	lsls	r3, r3, #15
   13614:	431c      	orrs	r4, r3
   13616:	0264      	lsls	r4, r4, #9
   13618:	0a64      	lsrs	r4, r4, #9
   1361a:	4653      	mov	r3, sl
   1361c:	21ff      	movs	r1, #255	; 0xff
   1361e:	e759      	b.n	134d4 <__aeabi_fdiv+0x138>
   13620:	0001dad4 	.word	0x0001dad4
   13624:	0001db14 	.word	0x0001db14
   13628:	f7ffffff 	.word	0xf7ffffff

0001362c <__eqsf2>:
   1362c:	b570      	push	{r4, r5, r6, lr}
   1362e:	0042      	lsls	r2, r0, #1
   13630:	0245      	lsls	r5, r0, #9
   13632:	024e      	lsls	r6, r1, #9
   13634:	004c      	lsls	r4, r1, #1
   13636:	0fc3      	lsrs	r3, r0, #31
   13638:	0a6d      	lsrs	r5, r5, #9
   1363a:	0e12      	lsrs	r2, r2, #24
   1363c:	0a76      	lsrs	r6, r6, #9
   1363e:	0e24      	lsrs	r4, r4, #24
   13640:	0fc9      	lsrs	r1, r1, #31
   13642:	2001      	movs	r0, #1
   13644:	2aff      	cmp	r2, #255	; 0xff
   13646:	d006      	beq.n	13656 <__eqsf2+0x2a>
   13648:	2cff      	cmp	r4, #255	; 0xff
   1364a:	d003      	beq.n	13654 <__eqsf2+0x28>
   1364c:	42a2      	cmp	r2, r4
   1364e:	d101      	bne.n	13654 <__eqsf2+0x28>
   13650:	42b5      	cmp	r5, r6
   13652:	d006      	beq.n	13662 <__eqsf2+0x36>
   13654:	bd70      	pop	{r4, r5, r6, pc}
   13656:	2d00      	cmp	r5, #0
   13658:	d1fc      	bne.n	13654 <__eqsf2+0x28>
   1365a:	2cff      	cmp	r4, #255	; 0xff
   1365c:	d1fa      	bne.n	13654 <__eqsf2+0x28>
   1365e:	2e00      	cmp	r6, #0
   13660:	d1f8      	bne.n	13654 <__eqsf2+0x28>
   13662:	428b      	cmp	r3, r1
   13664:	d006      	beq.n	13674 <__eqsf2+0x48>
   13666:	2001      	movs	r0, #1
   13668:	2a00      	cmp	r2, #0
   1366a:	d1f3      	bne.n	13654 <__eqsf2+0x28>
   1366c:	0028      	movs	r0, r5
   1366e:	1e45      	subs	r5, r0, #1
   13670:	41a8      	sbcs	r0, r5
   13672:	e7ef      	b.n	13654 <__eqsf2+0x28>
   13674:	2000      	movs	r0, #0
   13676:	e7ed      	b.n	13654 <__eqsf2+0x28>

00013678 <__gesf2>:
   13678:	b5f0      	push	{r4, r5, r6, r7, lr}
   1367a:	0042      	lsls	r2, r0, #1
   1367c:	0245      	lsls	r5, r0, #9
   1367e:	024c      	lsls	r4, r1, #9
   13680:	0fc3      	lsrs	r3, r0, #31
   13682:	0048      	lsls	r0, r1, #1
   13684:	0a6d      	lsrs	r5, r5, #9
   13686:	0e12      	lsrs	r2, r2, #24
   13688:	0a64      	lsrs	r4, r4, #9
   1368a:	0e00      	lsrs	r0, r0, #24
   1368c:	0fc9      	lsrs	r1, r1, #31
   1368e:	2aff      	cmp	r2, #255	; 0xff
   13690:	d01e      	beq.n	136d0 <__gesf2+0x58>
   13692:	28ff      	cmp	r0, #255	; 0xff
   13694:	d021      	beq.n	136da <__gesf2+0x62>
   13696:	2a00      	cmp	r2, #0
   13698:	d10a      	bne.n	136b0 <__gesf2+0x38>
   1369a:	426e      	negs	r6, r5
   1369c:	416e      	adcs	r6, r5
   1369e:	b2f6      	uxtb	r6, r6
   136a0:	2800      	cmp	r0, #0
   136a2:	d10f      	bne.n	136c4 <__gesf2+0x4c>
   136a4:	2c00      	cmp	r4, #0
   136a6:	d10d      	bne.n	136c4 <__gesf2+0x4c>
   136a8:	2000      	movs	r0, #0
   136aa:	2d00      	cmp	r5, #0
   136ac:	d009      	beq.n	136c2 <__gesf2+0x4a>
   136ae:	e005      	b.n	136bc <__gesf2+0x44>
   136b0:	2800      	cmp	r0, #0
   136b2:	d101      	bne.n	136b8 <__gesf2+0x40>
   136b4:	2c00      	cmp	r4, #0
   136b6:	d001      	beq.n	136bc <__gesf2+0x44>
   136b8:	428b      	cmp	r3, r1
   136ba:	d011      	beq.n	136e0 <__gesf2+0x68>
   136bc:	2101      	movs	r1, #1
   136be:	4258      	negs	r0, r3
   136c0:	4308      	orrs	r0, r1
   136c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   136c4:	2e00      	cmp	r6, #0
   136c6:	d0f7      	beq.n	136b8 <__gesf2+0x40>
   136c8:	2001      	movs	r0, #1
   136ca:	3901      	subs	r1, #1
   136cc:	4308      	orrs	r0, r1
   136ce:	e7f8      	b.n	136c2 <__gesf2+0x4a>
   136d0:	2d00      	cmp	r5, #0
   136d2:	d0de      	beq.n	13692 <__gesf2+0x1a>
   136d4:	2002      	movs	r0, #2
   136d6:	4240      	negs	r0, r0
   136d8:	e7f3      	b.n	136c2 <__gesf2+0x4a>
   136da:	2c00      	cmp	r4, #0
   136dc:	d0db      	beq.n	13696 <__gesf2+0x1e>
   136de:	e7f9      	b.n	136d4 <__gesf2+0x5c>
   136e0:	4282      	cmp	r2, r0
   136e2:	dceb      	bgt.n	136bc <__gesf2+0x44>
   136e4:	db04      	blt.n	136f0 <__gesf2+0x78>
   136e6:	42a5      	cmp	r5, r4
   136e8:	d8e8      	bhi.n	136bc <__gesf2+0x44>
   136ea:	2000      	movs	r0, #0
   136ec:	42a5      	cmp	r5, r4
   136ee:	d2e8      	bcs.n	136c2 <__gesf2+0x4a>
   136f0:	2101      	movs	r1, #1
   136f2:	1e58      	subs	r0, r3, #1
   136f4:	4308      	orrs	r0, r1
   136f6:	e7e4      	b.n	136c2 <__gesf2+0x4a>

000136f8 <__lesf2>:
   136f8:	b5f0      	push	{r4, r5, r6, r7, lr}
   136fa:	0042      	lsls	r2, r0, #1
   136fc:	024d      	lsls	r5, r1, #9
   136fe:	004c      	lsls	r4, r1, #1
   13700:	0246      	lsls	r6, r0, #9
   13702:	0a76      	lsrs	r6, r6, #9
   13704:	0e12      	lsrs	r2, r2, #24
   13706:	0fc3      	lsrs	r3, r0, #31
   13708:	0a6d      	lsrs	r5, r5, #9
   1370a:	0e24      	lsrs	r4, r4, #24
   1370c:	0fc9      	lsrs	r1, r1, #31
   1370e:	2aff      	cmp	r2, #255	; 0xff
   13710:	d016      	beq.n	13740 <__lesf2+0x48>
   13712:	2cff      	cmp	r4, #255	; 0xff
   13714:	d018      	beq.n	13748 <__lesf2+0x50>
   13716:	2a00      	cmp	r2, #0
   13718:	d10a      	bne.n	13730 <__lesf2+0x38>
   1371a:	4270      	negs	r0, r6
   1371c:	4170      	adcs	r0, r6
   1371e:	b2c0      	uxtb	r0, r0
   13720:	2c00      	cmp	r4, #0
   13722:	d015      	beq.n	13750 <__lesf2+0x58>
   13724:	2800      	cmp	r0, #0
   13726:	d005      	beq.n	13734 <__lesf2+0x3c>
   13728:	2001      	movs	r0, #1
   1372a:	3901      	subs	r1, #1
   1372c:	4308      	orrs	r0, r1
   1372e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13730:	2c00      	cmp	r4, #0
   13732:	d013      	beq.n	1375c <__lesf2+0x64>
   13734:	4299      	cmp	r1, r3
   13736:	d014      	beq.n	13762 <__lesf2+0x6a>
   13738:	2001      	movs	r0, #1
   1373a:	425b      	negs	r3, r3
   1373c:	4318      	orrs	r0, r3
   1373e:	e7f6      	b.n	1372e <__lesf2+0x36>
   13740:	2002      	movs	r0, #2
   13742:	2e00      	cmp	r6, #0
   13744:	d1f3      	bne.n	1372e <__lesf2+0x36>
   13746:	e7e4      	b.n	13712 <__lesf2+0x1a>
   13748:	2002      	movs	r0, #2
   1374a:	2d00      	cmp	r5, #0
   1374c:	d1ef      	bne.n	1372e <__lesf2+0x36>
   1374e:	e7e2      	b.n	13716 <__lesf2+0x1e>
   13750:	2d00      	cmp	r5, #0
   13752:	d1e7      	bne.n	13724 <__lesf2+0x2c>
   13754:	2000      	movs	r0, #0
   13756:	2e00      	cmp	r6, #0
   13758:	d0e9      	beq.n	1372e <__lesf2+0x36>
   1375a:	e7ed      	b.n	13738 <__lesf2+0x40>
   1375c:	2d00      	cmp	r5, #0
   1375e:	d1e9      	bne.n	13734 <__lesf2+0x3c>
   13760:	e7ea      	b.n	13738 <__lesf2+0x40>
   13762:	42a2      	cmp	r2, r4
   13764:	dc06      	bgt.n	13774 <__lesf2+0x7c>
   13766:	dbdf      	blt.n	13728 <__lesf2+0x30>
   13768:	42ae      	cmp	r6, r5
   1376a:	d803      	bhi.n	13774 <__lesf2+0x7c>
   1376c:	2000      	movs	r0, #0
   1376e:	42ae      	cmp	r6, r5
   13770:	d3da      	bcc.n	13728 <__lesf2+0x30>
   13772:	e7dc      	b.n	1372e <__lesf2+0x36>
   13774:	2001      	movs	r0, #1
   13776:	4249      	negs	r1, r1
   13778:	4308      	orrs	r0, r1
   1377a:	e7d8      	b.n	1372e <__lesf2+0x36>

0001377c <__aeabi_fmul>:
   1377c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1377e:	4657      	mov	r7, sl
   13780:	464e      	mov	r6, r9
   13782:	4645      	mov	r5, r8
   13784:	46de      	mov	lr, fp
   13786:	b5e0      	push	{r5, r6, r7, lr}
   13788:	0247      	lsls	r7, r0, #9
   1378a:	0046      	lsls	r6, r0, #1
   1378c:	4688      	mov	r8, r1
   1378e:	0a7f      	lsrs	r7, r7, #9
   13790:	0e36      	lsrs	r6, r6, #24
   13792:	0fc4      	lsrs	r4, r0, #31
   13794:	2e00      	cmp	r6, #0
   13796:	d047      	beq.n	13828 <__aeabi_fmul+0xac>
   13798:	2eff      	cmp	r6, #255	; 0xff
   1379a:	d024      	beq.n	137e6 <__aeabi_fmul+0x6a>
   1379c:	00fb      	lsls	r3, r7, #3
   1379e:	2780      	movs	r7, #128	; 0x80
   137a0:	04ff      	lsls	r7, r7, #19
   137a2:	431f      	orrs	r7, r3
   137a4:	2300      	movs	r3, #0
   137a6:	4699      	mov	r9, r3
   137a8:	469a      	mov	sl, r3
   137aa:	3e7f      	subs	r6, #127	; 0x7f
   137ac:	4643      	mov	r3, r8
   137ae:	025d      	lsls	r5, r3, #9
   137b0:	0058      	lsls	r0, r3, #1
   137b2:	0fdb      	lsrs	r3, r3, #31
   137b4:	0a6d      	lsrs	r5, r5, #9
   137b6:	0e00      	lsrs	r0, r0, #24
   137b8:	4698      	mov	r8, r3
   137ba:	d043      	beq.n	13844 <__aeabi_fmul+0xc8>
   137bc:	28ff      	cmp	r0, #255	; 0xff
   137be:	d03b      	beq.n	13838 <__aeabi_fmul+0xbc>
   137c0:	00eb      	lsls	r3, r5, #3
   137c2:	2580      	movs	r5, #128	; 0x80
   137c4:	2200      	movs	r2, #0
   137c6:	04ed      	lsls	r5, r5, #19
   137c8:	431d      	orrs	r5, r3
   137ca:	387f      	subs	r0, #127	; 0x7f
   137cc:	1836      	adds	r6, r6, r0
   137ce:	1c73      	adds	r3, r6, #1
   137d0:	4641      	mov	r1, r8
   137d2:	469b      	mov	fp, r3
   137d4:	464b      	mov	r3, r9
   137d6:	4061      	eors	r1, r4
   137d8:	4313      	orrs	r3, r2
   137da:	2b0f      	cmp	r3, #15
   137dc:	d864      	bhi.n	138a8 <__aeabi_fmul+0x12c>
   137de:	4875      	ldr	r0, [pc, #468]	; (139b4 <__aeabi_fmul+0x238>)
   137e0:	009b      	lsls	r3, r3, #2
   137e2:	58c3      	ldr	r3, [r0, r3]
   137e4:	469f      	mov	pc, r3
   137e6:	2f00      	cmp	r7, #0
   137e8:	d142      	bne.n	13870 <__aeabi_fmul+0xf4>
   137ea:	2308      	movs	r3, #8
   137ec:	4699      	mov	r9, r3
   137ee:	3b06      	subs	r3, #6
   137f0:	26ff      	movs	r6, #255	; 0xff
   137f2:	469a      	mov	sl, r3
   137f4:	e7da      	b.n	137ac <__aeabi_fmul+0x30>
   137f6:	4641      	mov	r1, r8
   137f8:	2a02      	cmp	r2, #2
   137fa:	d028      	beq.n	1384e <__aeabi_fmul+0xd2>
   137fc:	2a03      	cmp	r2, #3
   137fe:	d100      	bne.n	13802 <__aeabi_fmul+0x86>
   13800:	e0ce      	b.n	139a0 <__aeabi_fmul+0x224>
   13802:	2a01      	cmp	r2, #1
   13804:	d000      	beq.n	13808 <__aeabi_fmul+0x8c>
   13806:	e0ac      	b.n	13962 <__aeabi_fmul+0x1e6>
   13808:	4011      	ands	r1, r2
   1380a:	2000      	movs	r0, #0
   1380c:	2200      	movs	r2, #0
   1380e:	b2cc      	uxtb	r4, r1
   13810:	0240      	lsls	r0, r0, #9
   13812:	05d2      	lsls	r2, r2, #23
   13814:	0a40      	lsrs	r0, r0, #9
   13816:	07e4      	lsls	r4, r4, #31
   13818:	4310      	orrs	r0, r2
   1381a:	4320      	orrs	r0, r4
   1381c:	bc3c      	pop	{r2, r3, r4, r5}
   1381e:	4690      	mov	r8, r2
   13820:	4699      	mov	r9, r3
   13822:	46a2      	mov	sl, r4
   13824:	46ab      	mov	fp, r5
   13826:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   13828:	2f00      	cmp	r7, #0
   1382a:	d115      	bne.n	13858 <__aeabi_fmul+0xdc>
   1382c:	2304      	movs	r3, #4
   1382e:	4699      	mov	r9, r3
   13830:	3b03      	subs	r3, #3
   13832:	2600      	movs	r6, #0
   13834:	469a      	mov	sl, r3
   13836:	e7b9      	b.n	137ac <__aeabi_fmul+0x30>
   13838:	20ff      	movs	r0, #255	; 0xff
   1383a:	2202      	movs	r2, #2
   1383c:	2d00      	cmp	r5, #0
   1383e:	d0c5      	beq.n	137cc <__aeabi_fmul+0x50>
   13840:	2203      	movs	r2, #3
   13842:	e7c3      	b.n	137cc <__aeabi_fmul+0x50>
   13844:	2d00      	cmp	r5, #0
   13846:	d119      	bne.n	1387c <__aeabi_fmul+0x100>
   13848:	2000      	movs	r0, #0
   1384a:	2201      	movs	r2, #1
   1384c:	e7be      	b.n	137cc <__aeabi_fmul+0x50>
   1384e:	2401      	movs	r4, #1
   13850:	22ff      	movs	r2, #255	; 0xff
   13852:	400c      	ands	r4, r1
   13854:	2000      	movs	r0, #0
   13856:	e7db      	b.n	13810 <__aeabi_fmul+0x94>
   13858:	0038      	movs	r0, r7
   1385a:	f002 f865 	bl	15928 <__clzsi2>
   1385e:	2676      	movs	r6, #118	; 0x76
   13860:	1f43      	subs	r3, r0, #5
   13862:	409f      	lsls	r7, r3
   13864:	2300      	movs	r3, #0
   13866:	4276      	negs	r6, r6
   13868:	1a36      	subs	r6, r6, r0
   1386a:	4699      	mov	r9, r3
   1386c:	469a      	mov	sl, r3
   1386e:	e79d      	b.n	137ac <__aeabi_fmul+0x30>
   13870:	230c      	movs	r3, #12
   13872:	4699      	mov	r9, r3
   13874:	3b09      	subs	r3, #9
   13876:	26ff      	movs	r6, #255	; 0xff
   13878:	469a      	mov	sl, r3
   1387a:	e797      	b.n	137ac <__aeabi_fmul+0x30>
   1387c:	0028      	movs	r0, r5
   1387e:	f002 f853 	bl	15928 <__clzsi2>
   13882:	1f43      	subs	r3, r0, #5
   13884:	409d      	lsls	r5, r3
   13886:	2376      	movs	r3, #118	; 0x76
   13888:	425b      	negs	r3, r3
   1388a:	1a18      	subs	r0, r3, r0
   1388c:	2200      	movs	r2, #0
   1388e:	e79d      	b.n	137cc <__aeabi_fmul+0x50>
   13890:	2080      	movs	r0, #128	; 0x80
   13892:	2400      	movs	r4, #0
   13894:	03c0      	lsls	r0, r0, #15
   13896:	22ff      	movs	r2, #255	; 0xff
   13898:	e7ba      	b.n	13810 <__aeabi_fmul+0x94>
   1389a:	003d      	movs	r5, r7
   1389c:	4652      	mov	r2, sl
   1389e:	e7ab      	b.n	137f8 <__aeabi_fmul+0x7c>
   138a0:	003d      	movs	r5, r7
   138a2:	0021      	movs	r1, r4
   138a4:	4652      	mov	r2, sl
   138a6:	e7a7      	b.n	137f8 <__aeabi_fmul+0x7c>
   138a8:	0c3b      	lsrs	r3, r7, #16
   138aa:	469c      	mov	ip, r3
   138ac:	042a      	lsls	r2, r5, #16
   138ae:	0c12      	lsrs	r2, r2, #16
   138b0:	0c2b      	lsrs	r3, r5, #16
   138b2:	0014      	movs	r4, r2
   138b4:	4660      	mov	r0, ip
   138b6:	4665      	mov	r5, ip
   138b8:	043f      	lsls	r7, r7, #16
   138ba:	0c3f      	lsrs	r7, r7, #16
   138bc:	437c      	muls	r4, r7
   138be:	4342      	muls	r2, r0
   138c0:	435d      	muls	r5, r3
   138c2:	437b      	muls	r3, r7
   138c4:	0c27      	lsrs	r7, r4, #16
   138c6:	189b      	adds	r3, r3, r2
   138c8:	18ff      	adds	r7, r7, r3
   138ca:	42ba      	cmp	r2, r7
   138cc:	d903      	bls.n	138d6 <__aeabi_fmul+0x15a>
   138ce:	2380      	movs	r3, #128	; 0x80
   138d0:	025b      	lsls	r3, r3, #9
   138d2:	469c      	mov	ip, r3
   138d4:	4465      	add	r5, ip
   138d6:	0424      	lsls	r4, r4, #16
   138d8:	043a      	lsls	r2, r7, #16
   138da:	0c24      	lsrs	r4, r4, #16
   138dc:	1912      	adds	r2, r2, r4
   138de:	0193      	lsls	r3, r2, #6
   138e0:	1e5c      	subs	r4, r3, #1
   138e2:	41a3      	sbcs	r3, r4
   138e4:	0c3f      	lsrs	r7, r7, #16
   138e6:	0e92      	lsrs	r2, r2, #26
   138e8:	197d      	adds	r5, r7, r5
   138ea:	431a      	orrs	r2, r3
   138ec:	01ad      	lsls	r5, r5, #6
   138ee:	4315      	orrs	r5, r2
   138f0:	012b      	lsls	r3, r5, #4
   138f2:	d504      	bpl.n	138fe <__aeabi_fmul+0x182>
   138f4:	2301      	movs	r3, #1
   138f6:	465e      	mov	r6, fp
   138f8:	086a      	lsrs	r2, r5, #1
   138fa:	401d      	ands	r5, r3
   138fc:	4315      	orrs	r5, r2
   138fe:	0032      	movs	r2, r6
   13900:	327f      	adds	r2, #127	; 0x7f
   13902:	2a00      	cmp	r2, #0
   13904:	dd25      	ble.n	13952 <__aeabi_fmul+0x1d6>
   13906:	076b      	lsls	r3, r5, #29
   13908:	d004      	beq.n	13914 <__aeabi_fmul+0x198>
   1390a:	230f      	movs	r3, #15
   1390c:	402b      	ands	r3, r5
   1390e:	2b04      	cmp	r3, #4
   13910:	d000      	beq.n	13914 <__aeabi_fmul+0x198>
   13912:	3504      	adds	r5, #4
   13914:	012b      	lsls	r3, r5, #4
   13916:	d503      	bpl.n	13920 <__aeabi_fmul+0x1a4>
   13918:	0032      	movs	r2, r6
   1391a:	4b27      	ldr	r3, [pc, #156]	; (139b8 <__aeabi_fmul+0x23c>)
   1391c:	3280      	adds	r2, #128	; 0x80
   1391e:	401d      	ands	r5, r3
   13920:	2afe      	cmp	r2, #254	; 0xfe
   13922:	dc94      	bgt.n	1384e <__aeabi_fmul+0xd2>
   13924:	2401      	movs	r4, #1
   13926:	01a8      	lsls	r0, r5, #6
   13928:	0a40      	lsrs	r0, r0, #9
   1392a:	b2d2      	uxtb	r2, r2
   1392c:	400c      	ands	r4, r1
   1392e:	e76f      	b.n	13810 <__aeabi_fmul+0x94>
   13930:	2080      	movs	r0, #128	; 0x80
   13932:	03c0      	lsls	r0, r0, #15
   13934:	4207      	tst	r7, r0
   13936:	d007      	beq.n	13948 <__aeabi_fmul+0x1cc>
   13938:	4205      	tst	r5, r0
   1393a:	d105      	bne.n	13948 <__aeabi_fmul+0x1cc>
   1393c:	4328      	orrs	r0, r5
   1393e:	0240      	lsls	r0, r0, #9
   13940:	0a40      	lsrs	r0, r0, #9
   13942:	4644      	mov	r4, r8
   13944:	22ff      	movs	r2, #255	; 0xff
   13946:	e763      	b.n	13810 <__aeabi_fmul+0x94>
   13948:	4338      	orrs	r0, r7
   1394a:	0240      	lsls	r0, r0, #9
   1394c:	0a40      	lsrs	r0, r0, #9
   1394e:	22ff      	movs	r2, #255	; 0xff
   13950:	e75e      	b.n	13810 <__aeabi_fmul+0x94>
   13952:	2401      	movs	r4, #1
   13954:	1aa3      	subs	r3, r4, r2
   13956:	2b1b      	cmp	r3, #27
   13958:	dd05      	ble.n	13966 <__aeabi_fmul+0x1ea>
   1395a:	400c      	ands	r4, r1
   1395c:	2200      	movs	r2, #0
   1395e:	2000      	movs	r0, #0
   13960:	e756      	b.n	13810 <__aeabi_fmul+0x94>
   13962:	465e      	mov	r6, fp
   13964:	e7cb      	b.n	138fe <__aeabi_fmul+0x182>
   13966:	002a      	movs	r2, r5
   13968:	2020      	movs	r0, #32
   1396a:	40da      	lsrs	r2, r3
   1396c:	1ac3      	subs	r3, r0, r3
   1396e:	409d      	lsls	r5, r3
   13970:	002b      	movs	r3, r5
   13972:	1e5d      	subs	r5, r3, #1
   13974:	41ab      	sbcs	r3, r5
   13976:	4313      	orrs	r3, r2
   13978:	075a      	lsls	r2, r3, #29
   1397a:	d004      	beq.n	13986 <__aeabi_fmul+0x20a>
   1397c:	220f      	movs	r2, #15
   1397e:	401a      	ands	r2, r3
   13980:	2a04      	cmp	r2, #4
   13982:	d000      	beq.n	13986 <__aeabi_fmul+0x20a>
   13984:	3304      	adds	r3, #4
   13986:	015a      	lsls	r2, r3, #5
   13988:	d504      	bpl.n	13994 <__aeabi_fmul+0x218>
   1398a:	2401      	movs	r4, #1
   1398c:	2201      	movs	r2, #1
   1398e:	400c      	ands	r4, r1
   13990:	2000      	movs	r0, #0
   13992:	e73d      	b.n	13810 <__aeabi_fmul+0x94>
   13994:	2401      	movs	r4, #1
   13996:	019b      	lsls	r3, r3, #6
   13998:	0a58      	lsrs	r0, r3, #9
   1399a:	400c      	ands	r4, r1
   1399c:	2200      	movs	r2, #0
   1399e:	e737      	b.n	13810 <__aeabi_fmul+0x94>
   139a0:	2080      	movs	r0, #128	; 0x80
   139a2:	2401      	movs	r4, #1
   139a4:	03c0      	lsls	r0, r0, #15
   139a6:	4328      	orrs	r0, r5
   139a8:	0240      	lsls	r0, r0, #9
   139aa:	0a40      	lsrs	r0, r0, #9
   139ac:	400c      	ands	r4, r1
   139ae:	22ff      	movs	r2, #255	; 0xff
   139b0:	e72e      	b.n	13810 <__aeabi_fmul+0x94>
   139b2:	46c0      	nop			; (mov r8, r8)
   139b4:	0001db54 	.word	0x0001db54
   139b8:	f7ffffff 	.word	0xf7ffffff

000139bc <__aeabi_fsub>:
   139bc:	b5f0      	push	{r4, r5, r6, r7, lr}
   139be:	464f      	mov	r7, r9
   139c0:	46d6      	mov	lr, sl
   139c2:	4646      	mov	r6, r8
   139c4:	0044      	lsls	r4, r0, #1
   139c6:	b5c0      	push	{r6, r7, lr}
   139c8:	0fc2      	lsrs	r2, r0, #31
   139ca:	0247      	lsls	r7, r0, #9
   139cc:	0248      	lsls	r0, r1, #9
   139ce:	0a40      	lsrs	r0, r0, #9
   139d0:	4684      	mov	ip, r0
   139d2:	4666      	mov	r6, ip
   139d4:	0a7b      	lsrs	r3, r7, #9
   139d6:	0048      	lsls	r0, r1, #1
   139d8:	0fc9      	lsrs	r1, r1, #31
   139da:	469a      	mov	sl, r3
   139dc:	0e24      	lsrs	r4, r4, #24
   139de:	0015      	movs	r5, r2
   139e0:	00db      	lsls	r3, r3, #3
   139e2:	0e00      	lsrs	r0, r0, #24
   139e4:	4689      	mov	r9, r1
   139e6:	00f6      	lsls	r6, r6, #3
   139e8:	28ff      	cmp	r0, #255	; 0xff
   139ea:	d100      	bne.n	139ee <__aeabi_fsub+0x32>
   139ec:	e08f      	b.n	13b0e <__aeabi_fsub+0x152>
   139ee:	2101      	movs	r1, #1
   139f0:	464f      	mov	r7, r9
   139f2:	404f      	eors	r7, r1
   139f4:	0039      	movs	r1, r7
   139f6:	4291      	cmp	r1, r2
   139f8:	d066      	beq.n	13ac8 <__aeabi_fsub+0x10c>
   139fa:	1a22      	subs	r2, r4, r0
   139fc:	2a00      	cmp	r2, #0
   139fe:	dc00      	bgt.n	13a02 <__aeabi_fsub+0x46>
   13a00:	e09d      	b.n	13b3e <__aeabi_fsub+0x182>
   13a02:	2800      	cmp	r0, #0
   13a04:	d13d      	bne.n	13a82 <__aeabi_fsub+0xc6>
   13a06:	2e00      	cmp	r6, #0
   13a08:	d100      	bne.n	13a0c <__aeabi_fsub+0x50>
   13a0a:	e08b      	b.n	13b24 <__aeabi_fsub+0x168>
   13a0c:	1e51      	subs	r1, r2, #1
   13a0e:	2900      	cmp	r1, #0
   13a10:	d000      	beq.n	13a14 <__aeabi_fsub+0x58>
   13a12:	e0b5      	b.n	13b80 <__aeabi_fsub+0x1c4>
   13a14:	2401      	movs	r4, #1
   13a16:	1b9b      	subs	r3, r3, r6
   13a18:	015a      	lsls	r2, r3, #5
   13a1a:	d544      	bpl.n	13aa6 <__aeabi_fsub+0xea>
   13a1c:	019b      	lsls	r3, r3, #6
   13a1e:	099f      	lsrs	r7, r3, #6
   13a20:	0038      	movs	r0, r7
   13a22:	f001 ff81 	bl	15928 <__clzsi2>
   13a26:	3805      	subs	r0, #5
   13a28:	4087      	lsls	r7, r0
   13a2a:	4284      	cmp	r4, r0
   13a2c:	dd00      	ble.n	13a30 <__aeabi_fsub+0x74>
   13a2e:	e096      	b.n	13b5e <__aeabi_fsub+0x1a2>
   13a30:	1b04      	subs	r4, r0, r4
   13a32:	003a      	movs	r2, r7
   13a34:	2020      	movs	r0, #32
   13a36:	3401      	adds	r4, #1
   13a38:	40e2      	lsrs	r2, r4
   13a3a:	1b04      	subs	r4, r0, r4
   13a3c:	40a7      	lsls	r7, r4
   13a3e:	003b      	movs	r3, r7
   13a40:	1e5f      	subs	r7, r3, #1
   13a42:	41bb      	sbcs	r3, r7
   13a44:	2400      	movs	r4, #0
   13a46:	4313      	orrs	r3, r2
   13a48:	075a      	lsls	r2, r3, #29
   13a4a:	d004      	beq.n	13a56 <__aeabi_fsub+0x9a>
   13a4c:	220f      	movs	r2, #15
   13a4e:	401a      	ands	r2, r3
   13a50:	2a04      	cmp	r2, #4
   13a52:	d000      	beq.n	13a56 <__aeabi_fsub+0x9a>
   13a54:	3304      	adds	r3, #4
   13a56:	015a      	lsls	r2, r3, #5
   13a58:	d527      	bpl.n	13aaa <__aeabi_fsub+0xee>
   13a5a:	3401      	adds	r4, #1
   13a5c:	2cff      	cmp	r4, #255	; 0xff
   13a5e:	d100      	bne.n	13a62 <__aeabi_fsub+0xa6>
   13a60:	e079      	b.n	13b56 <__aeabi_fsub+0x19a>
   13a62:	2201      	movs	r2, #1
   13a64:	019b      	lsls	r3, r3, #6
   13a66:	0a5b      	lsrs	r3, r3, #9
   13a68:	b2e4      	uxtb	r4, r4
   13a6a:	402a      	ands	r2, r5
   13a6c:	025b      	lsls	r3, r3, #9
   13a6e:	05e4      	lsls	r4, r4, #23
   13a70:	0a58      	lsrs	r0, r3, #9
   13a72:	07d2      	lsls	r2, r2, #31
   13a74:	4320      	orrs	r0, r4
   13a76:	4310      	orrs	r0, r2
   13a78:	bc1c      	pop	{r2, r3, r4}
   13a7a:	4690      	mov	r8, r2
   13a7c:	4699      	mov	r9, r3
   13a7e:	46a2      	mov	sl, r4
   13a80:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13a82:	2cff      	cmp	r4, #255	; 0xff
   13a84:	d0e0      	beq.n	13a48 <__aeabi_fsub+0x8c>
   13a86:	2180      	movs	r1, #128	; 0x80
   13a88:	04c9      	lsls	r1, r1, #19
   13a8a:	430e      	orrs	r6, r1
   13a8c:	2a1b      	cmp	r2, #27
   13a8e:	dc7b      	bgt.n	13b88 <__aeabi_fsub+0x1cc>
   13a90:	0031      	movs	r1, r6
   13a92:	2020      	movs	r0, #32
   13a94:	40d1      	lsrs	r1, r2
   13a96:	1a82      	subs	r2, r0, r2
   13a98:	4096      	lsls	r6, r2
   13a9a:	1e72      	subs	r2, r6, #1
   13a9c:	4196      	sbcs	r6, r2
   13a9e:	430e      	orrs	r6, r1
   13aa0:	1b9b      	subs	r3, r3, r6
   13aa2:	015a      	lsls	r2, r3, #5
   13aa4:	d4ba      	bmi.n	13a1c <__aeabi_fsub+0x60>
   13aa6:	075a      	lsls	r2, r3, #29
   13aa8:	d1d0      	bne.n	13a4c <__aeabi_fsub+0x90>
   13aaa:	2201      	movs	r2, #1
   13aac:	08df      	lsrs	r7, r3, #3
   13aae:	402a      	ands	r2, r5
   13ab0:	2cff      	cmp	r4, #255	; 0xff
   13ab2:	d133      	bne.n	13b1c <__aeabi_fsub+0x160>
   13ab4:	2f00      	cmp	r7, #0
   13ab6:	d100      	bne.n	13aba <__aeabi_fsub+0xfe>
   13ab8:	e0a8      	b.n	13c0c <__aeabi_fsub+0x250>
   13aba:	2380      	movs	r3, #128	; 0x80
   13abc:	03db      	lsls	r3, r3, #15
   13abe:	433b      	orrs	r3, r7
   13ac0:	025b      	lsls	r3, r3, #9
   13ac2:	0a5b      	lsrs	r3, r3, #9
   13ac4:	24ff      	movs	r4, #255	; 0xff
   13ac6:	e7d1      	b.n	13a6c <__aeabi_fsub+0xb0>
   13ac8:	1a21      	subs	r1, r4, r0
   13aca:	2900      	cmp	r1, #0
   13acc:	dd4c      	ble.n	13b68 <__aeabi_fsub+0x1ac>
   13ace:	2800      	cmp	r0, #0
   13ad0:	d02a      	beq.n	13b28 <__aeabi_fsub+0x16c>
   13ad2:	2cff      	cmp	r4, #255	; 0xff
   13ad4:	d0b8      	beq.n	13a48 <__aeabi_fsub+0x8c>
   13ad6:	2080      	movs	r0, #128	; 0x80
   13ad8:	04c0      	lsls	r0, r0, #19
   13ada:	4306      	orrs	r6, r0
   13adc:	291b      	cmp	r1, #27
   13ade:	dd00      	ble.n	13ae2 <__aeabi_fsub+0x126>
   13ae0:	e0af      	b.n	13c42 <__aeabi_fsub+0x286>
   13ae2:	0030      	movs	r0, r6
   13ae4:	2720      	movs	r7, #32
   13ae6:	40c8      	lsrs	r0, r1
   13ae8:	1a79      	subs	r1, r7, r1
   13aea:	408e      	lsls	r6, r1
   13aec:	1e71      	subs	r1, r6, #1
   13aee:	418e      	sbcs	r6, r1
   13af0:	4306      	orrs	r6, r0
   13af2:	199b      	adds	r3, r3, r6
   13af4:	0159      	lsls	r1, r3, #5
   13af6:	d5d6      	bpl.n	13aa6 <__aeabi_fsub+0xea>
   13af8:	3401      	adds	r4, #1
   13afa:	2cff      	cmp	r4, #255	; 0xff
   13afc:	d100      	bne.n	13b00 <__aeabi_fsub+0x144>
   13afe:	e085      	b.n	13c0c <__aeabi_fsub+0x250>
   13b00:	2201      	movs	r2, #1
   13b02:	497a      	ldr	r1, [pc, #488]	; (13cec <__aeabi_fsub+0x330>)
   13b04:	401a      	ands	r2, r3
   13b06:	085b      	lsrs	r3, r3, #1
   13b08:	400b      	ands	r3, r1
   13b0a:	4313      	orrs	r3, r2
   13b0c:	e79c      	b.n	13a48 <__aeabi_fsub+0x8c>
   13b0e:	2e00      	cmp	r6, #0
   13b10:	d000      	beq.n	13b14 <__aeabi_fsub+0x158>
   13b12:	e770      	b.n	139f6 <__aeabi_fsub+0x3a>
   13b14:	e76b      	b.n	139ee <__aeabi_fsub+0x32>
   13b16:	1e3b      	subs	r3, r7, #0
   13b18:	d1c5      	bne.n	13aa6 <__aeabi_fsub+0xea>
   13b1a:	2200      	movs	r2, #0
   13b1c:	027b      	lsls	r3, r7, #9
   13b1e:	0a5b      	lsrs	r3, r3, #9
   13b20:	b2e4      	uxtb	r4, r4
   13b22:	e7a3      	b.n	13a6c <__aeabi_fsub+0xb0>
   13b24:	0014      	movs	r4, r2
   13b26:	e78f      	b.n	13a48 <__aeabi_fsub+0x8c>
   13b28:	2e00      	cmp	r6, #0
   13b2a:	d04d      	beq.n	13bc8 <__aeabi_fsub+0x20c>
   13b2c:	1e48      	subs	r0, r1, #1
   13b2e:	2800      	cmp	r0, #0
   13b30:	d157      	bne.n	13be2 <__aeabi_fsub+0x226>
   13b32:	199b      	adds	r3, r3, r6
   13b34:	2401      	movs	r4, #1
   13b36:	015a      	lsls	r2, r3, #5
   13b38:	d5b5      	bpl.n	13aa6 <__aeabi_fsub+0xea>
   13b3a:	2402      	movs	r4, #2
   13b3c:	e7e0      	b.n	13b00 <__aeabi_fsub+0x144>
   13b3e:	2a00      	cmp	r2, #0
   13b40:	d125      	bne.n	13b8e <__aeabi_fsub+0x1d2>
   13b42:	1c62      	adds	r2, r4, #1
   13b44:	b2d2      	uxtb	r2, r2
   13b46:	2a01      	cmp	r2, #1
   13b48:	dd72      	ble.n	13c30 <__aeabi_fsub+0x274>
   13b4a:	1b9f      	subs	r7, r3, r6
   13b4c:	017a      	lsls	r2, r7, #5
   13b4e:	d535      	bpl.n	13bbc <__aeabi_fsub+0x200>
   13b50:	1af7      	subs	r7, r6, r3
   13b52:	000d      	movs	r5, r1
   13b54:	e764      	b.n	13a20 <__aeabi_fsub+0x64>
   13b56:	2201      	movs	r2, #1
   13b58:	2300      	movs	r3, #0
   13b5a:	402a      	ands	r2, r5
   13b5c:	e786      	b.n	13a6c <__aeabi_fsub+0xb0>
   13b5e:	003b      	movs	r3, r7
   13b60:	4a63      	ldr	r2, [pc, #396]	; (13cf0 <__aeabi_fsub+0x334>)
   13b62:	1a24      	subs	r4, r4, r0
   13b64:	4013      	ands	r3, r2
   13b66:	e76f      	b.n	13a48 <__aeabi_fsub+0x8c>
   13b68:	2900      	cmp	r1, #0
   13b6a:	d16c      	bne.n	13c46 <__aeabi_fsub+0x28a>
   13b6c:	1c61      	adds	r1, r4, #1
   13b6e:	b2c8      	uxtb	r0, r1
   13b70:	2801      	cmp	r0, #1
   13b72:	dd4e      	ble.n	13c12 <__aeabi_fsub+0x256>
   13b74:	29ff      	cmp	r1, #255	; 0xff
   13b76:	d049      	beq.n	13c0c <__aeabi_fsub+0x250>
   13b78:	199b      	adds	r3, r3, r6
   13b7a:	085b      	lsrs	r3, r3, #1
   13b7c:	000c      	movs	r4, r1
   13b7e:	e763      	b.n	13a48 <__aeabi_fsub+0x8c>
   13b80:	2aff      	cmp	r2, #255	; 0xff
   13b82:	d041      	beq.n	13c08 <__aeabi_fsub+0x24c>
   13b84:	000a      	movs	r2, r1
   13b86:	e781      	b.n	13a8c <__aeabi_fsub+0xd0>
   13b88:	2601      	movs	r6, #1
   13b8a:	1b9b      	subs	r3, r3, r6
   13b8c:	e789      	b.n	13aa2 <__aeabi_fsub+0xe6>
   13b8e:	2c00      	cmp	r4, #0
   13b90:	d01c      	beq.n	13bcc <__aeabi_fsub+0x210>
   13b92:	28ff      	cmp	r0, #255	; 0xff
   13b94:	d021      	beq.n	13bda <__aeabi_fsub+0x21e>
   13b96:	2480      	movs	r4, #128	; 0x80
   13b98:	04e4      	lsls	r4, r4, #19
   13b9a:	4252      	negs	r2, r2
   13b9c:	4323      	orrs	r3, r4
   13b9e:	2a1b      	cmp	r2, #27
   13ba0:	dd00      	ble.n	13ba4 <__aeabi_fsub+0x1e8>
   13ba2:	e096      	b.n	13cd2 <__aeabi_fsub+0x316>
   13ba4:	001c      	movs	r4, r3
   13ba6:	2520      	movs	r5, #32
   13ba8:	40d4      	lsrs	r4, r2
   13baa:	1aaa      	subs	r2, r5, r2
   13bac:	4093      	lsls	r3, r2
   13bae:	1e5a      	subs	r2, r3, #1
   13bb0:	4193      	sbcs	r3, r2
   13bb2:	4323      	orrs	r3, r4
   13bb4:	1af3      	subs	r3, r6, r3
   13bb6:	0004      	movs	r4, r0
   13bb8:	000d      	movs	r5, r1
   13bba:	e72d      	b.n	13a18 <__aeabi_fsub+0x5c>
   13bbc:	2f00      	cmp	r7, #0
   13bbe:	d000      	beq.n	13bc2 <__aeabi_fsub+0x206>
   13bc0:	e72e      	b.n	13a20 <__aeabi_fsub+0x64>
   13bc2:	2200      	movs	r2, #0
   13bc4:	2400      	movs	r4, #0
   13bc6:	e7a9      	b.n	13b1c <__aeabi_fsub+0x160>
   13bc8:	000c      	movs	r4, r1
   13bca:	e73d      	b.n	13a48 <__aeabi_fsub+0x8c>
   13bcc:	2b00      	cmp	r3, #0
   13bce:	d058      	beq.n	13c82 <__aeabi_fsub+0x2c6>
   13bd0:	43d2      	mvns	r2, r2
   13bd2:	2a00      	cmp	r2, #0
   13bd4:	d0ee      	beq.n	13bb4 <__aeabi_fsub+0x1f8>
   13bd6:	28ff      	cmp	r0, #255	; 0xff
   13bd8:	d1e1      	bne.n	13b9e <__aeabi_fsub+0x1e2>
   13bda:	0033      	movs	r3, r6
   13bdc:	24ff      	movs	r4, #255	; 0xff
   13bde:	000d      	movs	r5, r1
   13be0:	e732      	b.n	13a48 <__aeabi_fsub+0x8c>
   13be2:	29ff      	cmp	r1, #255	; 0xff
   13be4:	d010      	beq.n	13c08 <__aeabi_fsub+0x24c>
   13be6:	0001      	movs	r1, r0
   13be8:	e778      	b.n	13adc <__aeabi_fsub+0x120>
   13bea:	2b00      	cmp	r3, #0
   13bec:	d06e      	beq.n	13ccc <__aeabi_fsub+0x310>
   13bee:	24ff      	movs	r4, #255	; 0xff
   13bf0:	2e00      	cmp	r6, #0
   13bf2:	d100      	bne.n	13bf6 <__aeabi_fsub+0x23a>
   13bf4:	e728      	b.n	13a48 <__aeabi_fsub+0x8c>
   13bf6:	2280      	movs	r2, #128	; 0x80
   13bf8:	4651      	mov	r1, sl
   13bfa:	03d2      	lsls	r2, r2, #15
   13bfc:	4211      	tst	r1, r2
   13bfe:	d003      	beq.n	13c08 <__aeabi_fsub+0x24c>
   13c00:	4661      	mov	r1, ip
   13c02:	4211      	tst	r1, r2
   13c04:	d100      	bne.n	13c08 <__aeabi_fsub+0x24c>
   13c06:	0033      	movs	r3, r6
   13c08:	24ff      	movs	r4, #255	; 0xff
   13c0a:	e71d      	b.n	13a48 <__aeabi_fsub+0x8c>
   13c0c:	24ff      	movs	r4, #255	; 0xff
   13c0e:	2300      	movs	r3, #0
   13c10:	e72c      	b.n	13a6c <__aeabi_fsub+0xb0>
   13c12:	2c00      	cmp	r4, #0
   13c14:	d1e9      	bne.n	13bea <__aeabi_fsub+0x22e>
   13c16:	2b00      	cmp	r3, #0
   13c18:	d063      	beq.n	13ce2 <__aeabi_fsub+0x326>
   13c1a:	2e00      	cmp	r6, #0
   13c1c:	d100      	bne.n	13c20 <__aeabi_fsub+0x264>
   13c1e:	e713      	b.n	13a48 <__aeabi_fsub+0x8c>
   13c20:	199b      	adds	r3, r3, r6
   13c22:	015a      	lsls	r2, r3, #5
   13c24:	d400      	bmi.n	13c28 <__aeabi_fsub+0x26c>
   13c26:	e73e      	b.n	13aa6 <__aeabi_fsub+0xea>
   13c28:	4a31      	ldr	r2, [pc, #196]	; (13cf0 <__aeabi_fsub+0x334>)
   13c2a:	000c      	movs	r4, r1
   13c2c:	4013      	ands	r3, r2
   13c2e:	e70b      	b.n	13a48 <__aeabi_fsub+0x8c>
   13c30:	2c00      	cmp	r4, #0
   13c32:	d11e      	bne.n	13c72 <__aeabi_fsub+0x2b6>
   13c34:	2b00      	cmp	r3, #0
   13c36:	d12f      	bne.n	13c98 <__aeabi_fsub+0x2dc>
   13c38:	2e00      	cmp	r6, #0
   13c3a:	d04f      	beq.n	13cdc <__aeabi_fsub+0x320>
   13c3c:	0033      	movs	r3, r6
   13c3e:	000d      	movs	r5, r1
   13c40:	e702      	b.n	13a48 <__aeabi_fsub+0x8c>
   13c42:	2601      	movs	r6, #1
   13c44:	e755      	b.n	13af2 <__aeabi_fsub+0x136>
   13c46:	2c00      	cmp	r4, #0
   13c48:	d11f      	bne.n	13c8a <__aeabi_fsub+0x2ce>
   13c4a:	2b00      	cmp	r3, #0
   13c4c:	d043      	beq.n	13cd6 <__aeabi_fsub+0x31a>
   13c4e:	43c9      	mvns	r1, r1
   13c50:	2900      	cmp	r1, #0
   13c52:	d00b      	beq.n	13c6c <__aeabi_fsub+0x2b0>
   13c54:	28ff      	cmp	r0, #255	; 0xff
   13c56:	d039      	beq.n	13ccc <__aeabi_fsub+0x310>
   13c58:	291b      	cmp	r1, #27
   13c5a:	dc44      	bgt.n	13ce6 <__aeabi_fsub+0x32a>
   13c5c:	001c      	movs	r4, r3
   13c5e:	2720      	movs	r7, #32
   13c60:	40cc      	lsrs	r4, r1
   13c62:	1a79      	subs	r1, r7, r1
   13c64:	408b      	lsls	r3, r1
   13c66:	1e59      	subs	r1, r3, #1
   13c68:	418b      	sbcs	r3, r1
   13c6a:	4323      	orrs	r3, r4
   13c6c:	199b      	adds	r3, r3, r6
   13c6e:	0004      	movs	r4, r0
   13c70:	e740      	b.n	13af4 <__aeabi_fsub+0x138>
   13c72:	2b00      	cmp	r3, #0
   13c74:	d11a      	bne.n	13cac <__aeabi_fsub+0x2f0>
   13c76:	2e00      	cmp	r6, #0
   13c78:	d124      	bne.n	13cc4 <__aeabi_fsub+0x308>
   13c7a:	2780      	movs	r7, #128	; 0x80
   13c7c:	2200      	movs	r2, #0
   13c7e:	03ff      	lsls	r7, r7, #15
   13c80:	e71b      	b.n	13aba <__aeabi_fsub+0xfe>
   13c82:	0033      	movs	r3, r6
   13c84:	0004      	movs	r4, r0
   13c86:	000d      	movs	r5, r1
   13c88:	e6de      	b.n	13a48 <__aeabi_fsub+0x8c>
   13c8a:	28ff      	cmp	r0, #255	; 0xff
   13c8c:	d01e      	beq.n	13ccc <__aeabi_fsub+0x310>
   13c8e:	2480      	movs	r4, #128	; 0x80
   13c90:	04e4      	lsls	r4, r4, #19
   13c92:	4249      	negs	r1, r1
   13c94:	4323      	orrs	r3, r4
   13c96:	e7df      	b.n	13c58 <__aeabi_fsub+0x29c>
   13c98:	2e00      	cmp	r6, #0
   13c9a:	d100      	bne.n	13c9e <__aeabi_fsub+0x2e2>
   13c9c:	e6d4      	b.n	13a48 <__aeabi_fsub+0x8c>
   13c9e:	1b9f      	subs	r7, r3, r6
   13ca0:	017a      	lsls	r2, r7, #5
   13ca2:	d400      	bmi.n	13ca6 <__aeabi_fsub+0x2ea>
   13ca4:	e737      	b.n	13b16 <__aeabi_fsub+0x15a>
   13ca6:	1af3      	subs	r3, r6, r3
   13ca8:	000d      	movs	r5, r1
   13caa:	e6cd      	b.n	13a48 <__aeabi_fsub+0x8c>
   13cac:	24ff      	movs	r4, #255	; 0xff
   13cae:	2e00      	cmp	r6, #0
   13cb0:	d100      	bne.n	13cb4 <__aeabi_fsub+0x2f8>
   13cb2:	e6c9      	b.n	13a48 <__aeabi_fsub+0x8c>
   13cb4:	2280      	movs	r2, #128	; 0x80
   13cb6:	4650      	mov	r0, sl
   13cb8:	03d2      	lsls	r2, r2, #15
   13cba:	4210      	tst	r0, r2
   13cbc:	d0a4      	beq.n	13c08 <__aeabi_fsub+0x24c>
   13cbe:	4660      	mov	r0, ip
   13cc0:	4210      	tst	r0, r2
   13cc2:	d1a1      	bne.n	13c08 <__aeabi_fsub+0x24c>
   13cc4:	0033      	movs	r3, r6
   13cc6:	000d      	movs	r5, r1
   13cc8:	24ff      	movs	r4, #255	; 0xff
   13cca:	e6bd      	b.n	13a48 <__aeabi_fsub+0x8c>
   13ccc:	0033      	movs	r3, r6
   13cce:	24ff      	movs	r4, #255	; 0xff
   13cd0:	e6ba      	b.n	13a48 <__aeabi_fsub+0x8c>
   13cd2:	2301      	movs	r3, #1
   13cd4:	e76e      	b.n	13bb4 <__aeabi_fsub+0x1f8>
   13cd6:	0033      	movs	r3, r6
   13cd8:	0004      	movs	r4, r0
   13cda:	e6b5      	b.n	13a48 <__aeabi_fsub+0x8c>
   13cdc:	2700      	movs	r7, #0
   13cde:	2200      	movs	r2, #0
   13ce0:	e71c      	b.n	13b1c <__aeabi_fsub+0x160>
   13ce2:	0033      	movs	r3, r6
   13ce4:	e6b0      	b.n	13a48 <__aeabi_fsub+0x8c>
   13ce6:	2301      	movs	r3, #1
   13ce8:	e7c0      	b.n	13c6c <__aeabi_fsub+0x2b0>
   13cea:	46c0      	nop			; (mov r8, r8)
   13cec:	7dffffff 	.word	0x7dffffff
   13cf0:	fbffffff 	.word	0xfbffffff

00013cf4 <__aeabi_f2iz>:
   13cf4:	0241      	lsls	r1, r0, #9
   13cf6:	0043      	lsls	r3, r0, #1
   13cf8:	0fc2      	lsrs	r2, r0, #31
   13cfa:	0a49      	lsrs	r1, r1, #9
   13cfc:	0e1b      	lsrs	r3, r3, #24
   13cfe:	2000      	movs	r0, #0
   13d00:	2b7e      	cmp	r3, #126	; 0x7e
   13d02:	dd0d      	ble.n	13d20 <__aeabi_f2iz+0x2c>
   13d04:	2b9d      	cmp	r3, #157	; 0x9d
   13d06:	dc0c      	bgt.n	13d22 <__aeabi_f2iz+0x2e>
   13d08:	2080      	movs	r0, #128	; 0x80
   13d0a:	0400      	lsls	r0, r0, #16
   13d0c:	4301      	orrs	r1, r0
   13d0e:	2b95      	cmp	r3, #149	; 0x95
   13d10:	dc0a      	bgt.n	13d28 <__aeabi_f2iz+0x34>
   13d12:	2096      	movs	r0, #150	; 0x96
   13d14:	1ac3      	subs	r3, r0, r3
   13d16:	40d9      	lsrs	r1, r3
   13d18:	4248      	negs	r0, r1
   13d1a:	2a00      	cmp	r2, #0
   13d1c:	d100      	bne.n	13d20 <__aeabi_f2iz+0x2c>
   13d1e:	0008      	movs	r0, r1
   13d20:	4770      	bx	lr
   13d22:	4b03      	ldr	r3, [pc, #12]	; (13d30 <__aeabi_f2iz+0x3c>)
   13d24:	18d0      	adds	r0, r2, r3
   13d26:	e7fb      	b.n	13d20 <__aeabi_f2iz+0x2c>
   13d28:	3b96      	subs	r3, #150	; 0x96
   13d2a:	4099      	lsls	r1, r3
   13d2c:	e7f4      	b.n	13d18 <__aeabi_f2iz+0x24>
   13d2e:	46c0      	nop			; (mov r8, r8)
   13d30:	7fffffff 	.word	0x7fffffff

00013d34 <__aeabi_i2f>:
   13d34:	b570      	push	{r4, r5, r6, lr}
   13d36:	2800      	cmp	r0, #0
   13d38:	d030      	beq.n	13d9c <__aeabi_i2f+0x68>
   13d3a:	17c3      	asrs	r3, r0, #31
   13d3c:	18c4      	adds	r4, r0, r3
   13d3e:	405c      	eors	r4, r3
   13d40:	0fc5      	lsrs	r5, r0, #31
   13d42:	0020      	movs	r0, r4
   13d44:	f001 fdf0 	bl	15928 <__clzsi2>
   13d48:	239e      	movs	r3, #158	; 0x9e
   13d4a:	1a1b      	subs	r3, r3, r0
   13d4c:	2b96      	cmp	r3, #150	; 0x96
   13d4e:	dc0d      	bgt.n	13d6c <__aeabi_i2f+0x38>
   13d50:	2296      	movs	r2, #150	; 0x96
   13d52:	1ad2      	subs	r2, r2, r3
   13d54:	4094      	lsls	r4, r2
   13d56:	002a      	movs	r2, r5
   13d58:	0264      	lsls	r4, r4, #9
   13d5a:	0a64      	lsrs	r4, r4, #9
   13d5c:	b2db      	uxtb	r3, r3
   13d5e:	0264      	lsls	r4, r4, #9
   13d60:	05db      	lsls	r3, r3, #23
   13d62:	0a60      	lsrs	r0, r4, #9
   13d64:	07d2      	lsls	r2, r2, #31
   13d66:	4318      	orrs	r0, r3
   13d68:	4310      	orrs	r0, r2
   13d6a:	bd70      	pop	{r4, r5, r6, pc}
   13d6c:	2b99      	cmp	r3, #153	; 0x99
   13d6e:	dc19      	bgt.n	13da4 <__aeabi_i2f+0x70>
   13d70:	2299      	movs	r2, #153	; 0x99
   13d72:	1ad2      	subs	r2, r2, r3
   13d74:	2a00      	cmp	r2, #0
   13d76:	dd29      	ble.n	13dcc <__aeabi_i2f+0x98>
   13d78:	4094      	lsls	r4, r2
   13d7a:	0022      	movs	r2, r4
   13d7c:	4c14      	ldr	r4, [pc, #80]	; (13dd0 <__aeabi_i2f+0x9c>)
   13d7e:	4014      	ands	r4, r2
   13d80:	0751      	lsls	r1, r2, #29
   13d82:	d004      	beq.n	13d8e <__aeabi_i2f+0x5a>
   13d84:	210f      	movs	r1, #15
   13d86:	400a      	ands	r2, r1
   13d88:	2a04      	cmp	r2, #4
   13d8a:	d000      	beq.n	13d8e <__aeabi_i2f+0x5a>
   13d8c:	3404      	adds	r4, #4
   13d8e:	0162      	lsls	r2, r4, #5
   13d90:	d413      	bmi.n	13dba <__aeabi_i2f+0x86>
   13d92:	01a4      	lsls	r4, r4, #6
   13d94:	0a64      	lsrs	r4, r4, #9
   13d96:	b2db      	uxtb	r3, r3
   13d98:	002a      	movs	r2, r5
   13d9a:	e7e0      	b.n	13d5e <__aeabi_i2f+0x2a>
   13d9c:	2200      	movs	r2, #0
   13d9e:	2300      	movs	r3, #0
   13da0:	2400      	movs	r4, #0
   13da2:	e7dc      	b.n	13d5e <__aeabi_i2f+0x2a>
   13da4:	2205      	movs	r2, #5
   13da6:	0021      	movs	r1, r4
   13da8:	1a12      	subs	r2, r2, r0
   13daa:	40d1      	lsrs	r1, r2
   13dac:	22b9      	movs	r2, #185	; 0xb9
   13dae:	1ad2      	subs	r2, r2, r3
   13db0:	4094      	lsls	r4, r2
   13db2:	1e62      	subs	r2, r4, #1
   13db4:	4194      	sbcs	r4, r2
   13db6:	430c      	orrs	r4, r1
   13db8:	e7da      	b.n	13d70 <__aeabi_i2f+0x3c>
   13dba:	4b05      	ldr	r3, [pc, #20]	; (13dd0 <__aeabi_i2f+0x9c>)
   13dbc:	002a      	movs	r2, r5
   13dbe:	401c      	ands	r4, r3
   13dc0:	239f      	movs	r3, #159	; 0x9f
   13dc2:	01a4      	lsls	r4, r4, #6
   13dc4:	1a1b      	subs	r3, r3, r0
   13dc6:	0a64      	lsrs	r4, r4, #9
   13dc8:	b2db      	uxtb	r3, r3
   13dca:	e7c8      	b.n	13d5e <__aeabi_i2f+0x2a>
   13dcc:	0022      	movs	r2, r4
   13dce:	e7d5      	b.n	13d7c <__aeabi_i2f+0x48>
   13dd0:	fbffffff 	.word	0xfbffffff

00013dd4 <__aeabi_ui2f>:
   13dd4:	b510      	push	{r4, lr}
   13dd6:	1e04      	subs	r4, r0, #0
   13dd8:	d027      	beq.n	13e2a <__aeabi_ui2f+0x56>
   13dda:	f001 fda5 	bl	15928 <__clzsi2>
   13dde:	239e      	movs	r3, #158	; 0x9e
   13de0:	1a1b      	subs	r3, r3, r0
   13de2:	2b96      	cmp	r3, #150	; 0x96
   13de4:	dc0a      	bgt.n	13dfc <__aeabi_ui2f+0x28>
   13de6:	2296      	movs	r2, #150	; 0x96
   13de8:	1ad2      	subs	r2, r2, r3
   13dea:	4094      	lsls	r4, r2
   13dec:	0264      	lsls	r4, r4, #9
   13dee:	0a64      	lsrs	r4, r4, #9
   13df0:	b2db      	uxtb	r3, r3
   13df2:	0264      	lsls	r4, r4, #9
   13df4:	05db      	lsls	r3, r3, #23
   13df6:	0a60      	lsrs	r0, r4, #9
   13df8:	4318      	orrs	r0, r3
   13dfa:	bd10      	pop	{r4, pc}
   13dfc:	2b99      	cmp	r3, #153	; 0x99
   13dfe:	dc17      	bgt.n	13e30 <__aeabi_ui2f+0x5c>
   13e00:	2299      	movs	r2, #153	; 0x99
   13e02:	1ad2      	subs	r2, r2, r3
   13e04:	2a00      	cmp	r2, #0
   13e06:	dd27      	ble.n	13e58 <__aeabi_ui2f+0x84>
   13e08:	4094      	lsls	r4, r2
   13e0a:	0022      	movs	r2, r4
   13e0c:	4c13      	ldr	r4, [pc, #76]	; (13e5c <__aeabi_ui2f+0x88>)
   13e0e:	4014      	ands	r4, r2
   13e10:	0751      	lsls	r1, r2, #29
   13e12:	d004      	beq.n	13e1e <__aeabi_ui2f+0x4a>
   13e14:	210f      	movs	r1, #15
   13e16:	400a      	ands	r2, r1
   13e18:	2a04      	cmp	r2, #4
   13e1a:	d000      	beq.n	13e1e <__aeabi_ui2f+0x4a>
   13e1c:	3404      	adds	r4, #4
   13e1e:	0162      	lsls	r2, r4, #5
   13e20:	d412      	bmi.n	13e48 <__aeabi_ui2f+0x74>
   13e22:	01a4      	lsls	r4, r4, #6
   13e24:	0a64      	lsrs	r4, r4, #9
   13e26:	b2db      	uxtb	r3, r3
   13e28:	e7e3      	b.n	13df2 <__aeabi_ui2f+0x1e>
   13e2a:	2300      	movs	r3, #0
   13e2c:	2400      	movs	r4, #0
   13e2e:	e7e0      	b.n	13df2 <__aeabi_ui2f+0x1e>
   13e30:	22b9      	movs	r2, #185	; 0xb9
   13e32:	0021      	movs	r1, r4
   13e34:	1ad2      	subs	r2, r2, r3
   13e36:	4091      	lsls	r1, r2
   13e38:	000a      	movs	r2, r1
   13e3a:	1e51      	subs	r1, r2, #1
   13e3c:	418a      	sbcs	r2, r1
   13e3e:	2105      	movs	r1, #5
   13e40:	1a09      	subs	r1, r1, r0
   13e42:	40cc      	lsrs	r4, r1
   13e44:	4314      	orrs	r4, r2
   13e46:	e7db      	b.n	13e00 <__aeabi_ui2f+0x2c>
   13e48:	4b04      	ldr	r3, [pc, #16]	; (13e5c <__aeabi_ui2f+0x88>)
   13e4a:	401c      	ands	r4, r3
   13e4c:	239f      	movs	r3, #159	; 0x9f
   13e4e:	01a4      	lsls	r4, r4, #6
   13e50:	1a1b      	subs	r3, r3, r0
   13e52:	0a64      	lsrs	r4, r4, #9
   13e54:	b2db      	uxtb	r3, r3
   13e56:	e7cc      	b.n	13df2 <__aeabi_ui2f+0x1e>
   13e58:	0022      	movs	r2, r4
   13e5a:	e7d7      	b.n	13e0c <__aeabi_ui2f+0x38>
   13e5c:	fbffffff 	.word	0xfbffffff

00013e60 <__aeabi_dadd>:
   13e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   13e62:	4645      	mov	r5, r8
   13e64:	46de      	mov	lr, fp
   13e66:	4657      	mov	r7, sl
   13e68:	464e      	mov	r6, r9
   13e6a:	030c      	lsls	r4, r1, #12
   13e6c:	b5e0      	push	{r5, r6, r7, lr}
   13e6e:	004e      	lsls	r6, r1, #1
   13e70:	0fc9      	lsrs	r1, r1, #31
   13e72:	4688      	mov	r8, r1
   13e74:	000d      	movs	r5, r1
   13e76:	0a61      	lsrs	r1, r4, #9
   13e78:	0f44      	lsrs	r4, r0, #29
   13e7a:	430c      	orrs	r4, r1
   13e7c:	00c7      	lsls	r7, r0, #3
   13e7e:	0319      	lsls	r1, r3, #12
   13e80:	0058      	lsls	r0, r3, #1
   13e82:	0fdb      	lsrs	r3, r3, #31
   13e84:	469b      	mov	fp, r3
   13e86:	0a4b      	lsrs	r3, r1, #9
   13e88:	0f51      	lsrs	r1, r2, #29
   13e8a:	430b      	orrs	r3, r1
   13e8c:	0d76      	lsrs	r6, r6, #21
   13e8e:	0d40      	lsrs	r0, r0, #21
   13e90:	0019      	movs	r1, r3
   13e92:	00d2      	lsls	r2, r2, #3
   13e94:	45d8      	cmp	r8, fp
   13e96:	d100      	bne.n	13e9a <__aeabi_dadd+0x3a>
   13e98:	e0ae      	b.n	13ff8 <__aeabi_dadd+0x198>
   13e9a:	1a35      	subs	r5, r6, r0
   13e9c:	2d00      	cmp	r5, #0
   13e9e:	dc00      	bgt.n	13ea2 <__aeabi_dadd+0x42>
   13ea0:	e0f6      	b.n	14090 <__aeabi_dadd+0x230>
   13ea2:	2800      	cmp	r0, #0
   13ea4:	d10f      	bne.n	13ec6 <__aeabi_dadd+0x66>
   13ea6:	4313      	orrs	r3, r2
   13ea8:	d100      	bne.n	13eac <__aeabi_dadd+0x4c>
   13eaa:	e0db      	b.n	14064 <__aeabi_dadd+0x204>
   13eac:	1e6b      	subs	r3, r5, #1
   13eae:	2b00      	cmp	r3, #0
   13eb0:	d000      	beq.n	13eb4 <__aeabi_dadd+0x54>
   13eb2:	e137      	b.n	14124 <__aeabi_dadd+0x2c4>
   13eb4:	1aba      	subs	r2, r7, r2
   13eb6:	4297      	cmp	r7, r2
   13eb8:	41bf      	sbcs	r7, r7
   13eba:	1a64      	subs	r4, r4, r1
   13ebc:	427f      	negs	r7, r7
   13ebe:	1be4      	subs	r4, r4, r7
   13ec0:	2601      	movs	r6, #1
   13ec2:	0017      	movs	r7, r2
   13ec4:	e024      	b.n	13f10 <__aeabi_dadd+0xb0>
   13ec6:	4bc6      	ldr	r3, [pc, #792]	; (141e0 <__aeabi_dadd+0x380>)
   13ec8:	429e      	cmp	r6, r3
   13eca:	d04d      	beq.n	13f68 <__aeabi_dadd+0x108>
   13ecc:	2380      	movs	r3, #128	; 0x80
   13ece:	041b      	lsls	r3, r3, #16
   13ed0:	4319      	orrs	r1, r3
   13ed2:	2d38      	cmp	r5, #56	; 0x38
   13ed4:	dd00      	ble.n	13ed8 <__aeabi_dadd+0x78>
   13ed6:	e107      	b.n	140e8 <__aeabi_dadd+0x288>
   13ed8:	2d1f      	cmp	r5, #31
   13eda:	dd00      	ble.n	13ede <__aeabi_dadd+0x7e>
   13edc:	e138      	b.n	14150 <__aeabi_dadd+0x2f0>
   13ede:	2020      	movs	r0, #32
   13ee0:	1b43      	subs	r3, r0, r5
   13ee2:	469a      	mov	sl, r3
   13ee4:	000b      	movs	r3, r1
   13ee6:	4650      	mov	r0, sl
   13ee8:	4083      	lsls	r3, r0
   13eea:	4699      	mov	r9, r3
   13eec:	0013      	movs	r3, r2
   13eee:	4648      	mov	r0, r9
   13ef0:	40eb      	lsrs	r3, r5
   13ef2:	4318      	orrs	r0, r3
   13ef4:	0003      	movs	r3, r0
   13ef6:	4650      	mov	r0, sl
   13ef8:	4082      	lsls	r2, r0
   13efa:	1e50      	subs	r0, r2, #1
   13efc:	4182      	sbcs	r2, r0
   13efe:	40e9      	lsrs	r1, r5
   13f00:	431a      	orrs	r2, r3
   13f02:	1aba      	subs	r2, r7, r2
   13f04:	1a61      	subs	r1, r4, r1
   13f06:	4297      	cmp	r7, r2
   13f08:	41a4      	sbcs	r4, r4
   13f0a:	0017      	movs	r7, r2
   13f0c:	4264      	negs	r4, r4
   13f0e:	1b0c      	subs	r4, r1, r4
   13f10:	0223      	lsls	r3, r4, #8
   13f12:	d562      	bpl.n	13fda <__aeabi_dadd+0x17a>
   13f14:	0264      	lsls	r4, r4, #9
   13f16:	0a65      	lsrs	r5, r4, #9
   13f18:	2d00      	cmp	r5, #0
   13f1a:	d100      	bne.n	13f1e <__aeabi_dadd+0xbe>
   13f1c:	e0df      	b.n	140de <__aeabi_dadd+0x27e>
   13f1e:	0028      	movs	r0, r5
   13f20:	f001 fd02 	bl	15928 <__clzsi2>
   13f24:	0003      	movs	r3, r0
   13f26:	3b08      	subs	r3, #8
   13f28:	2b1f      	cmp	r3, #31
   13f2a:	dd00      	ble.n	13f2e <__aeabi_dadd+0xce>
   13f2c:	e0d2      	b.n	140d4 <__aeabi_dadd+0x274>
   13f2e:	2220      	movs	r2, #32
   13f30:	003c      	movs	r4, r7
   13f32:	1ad2      	subs	r2, r2, r3
   13f34:	409d      	lsls	r5, r3
   13f36:	40d4      	lsrs	r4, r2
   13f38:	409f      	lsls	r7, r3
   13f3a:	4325      	orrs	r5, r4
   13f3c:	429e      	cmp	r6, r3
   13f3e:	dd00      	ble.n	13f42 <__aeabi_dadd+0xe2>
   13f40:	e0c4      	b.n	140cc <__aeabi_dadd+0x26c>
   13f42:	1b9e      	subs	r6, r3, r6
   13f44:	1c73      	adds	r3, r6, #1
   13f46:	2b1f      	cmp	r3, #31
   13f48:	dd00      	ble.n	13f4c <__aeabi_dadd+0xec>
   13f4a:	e0f1      	b.n	14130 <__aeabi_dadd+0x2d0>
   13f4c:	2220      	movs	r2, #32
   13f4e:	0038      	movs	r0, r7
   13f50:	0029      	movs	r1, r5
   13f52:	1ad2      	subs	r2, r2, r3
   13f54:	40d8      	lsrs	r0, r3
   13f56:	4091      	lsls	r1, r2
   13f58:	4097      	lsls	r7, r2
   13f5a:	002c      	movs	r4, r5
   13f5c:	4301      	orrs	r1, r0
   13f5e:	1e78      	subs	r0, r7, #1
   13f60:	4187      	sbcs	r7, r0
   13f62:	40dc      	lsrs	r4, r3
   13f64:	2600      	movs	r6, #0
   13f66:	430f      	orrs	r7, r1
   13f68:	077b      	lsls	r3, r7, #29
   13f6a:	d009      	beq.n	13f80 <__aeabi_dadd+0x120>
   13f6c:	230f      	movs	r3, #15
   13f6e:	403b      	ands	r3, r7
   13f70:	2b04      	cmp	r3, #4
   13f72:	d005      	beq.n	13f80 <__aeabi_dadd+0x120>
   13f74:	1d3b      	adds	r3, r7, #4
   13f76:	42bb      	cmp	r3, r7
   13f78:	41bf      	sbcs	r7, r7
   13f7a:	427f      	negs	r7, r7
   13f7c:	19e4      	adds	r4, r4, r7
   13f7e:	001f      	movs	r7, r3
   13f80:	0223      	lsls	r3, r4, #8
   13f82:	d52c      	bpl.n	13fde <__aeabi_dadd+0x17e>
   13f84:	4b96      	ldr	r3, [pc, #600]	; (141e0 <__aeabi_dadd+0x380>)
   13f86:	3601      	adds	r6, #1
   13f88:	429e      	cmp	r6, r3
   13f8a:	d100      	bne.n	13f8e <__aeabi_dadd+0x12e>
   13f8c:	e09a      	b.n	140c4 <__aeabi_dadd+0x264>
   13f8e:	4645      	mov	r5, r8
   13f90:	4b94      	ldr	r3, [pc, #592]	; (141e4 <__aeabi_dadd+0x384>)
   13f92:	08ff      	lsrs	r7, r7, #3
   13f94:	401c      	ands	r4, r3
   13f96:	0760      	lsls	r0, r4, #29
   13f98:	0576      	lsls	r6, r6, #21
   13f9a:	0264      	lsls	r4, r4, #9
   13f9c:	4307      	orrs	r7, r0
   13f9e:	0b24      	lsrs	r4, r4, #12
   13fa0:	0d76      	lsrs	r6, r6, #21
   13fa2:	2100      	movs	r1, #0
   13fa4:	0324      	lsls	r4, r4, #12
   13fa6:	0b23      	lsrs	r3, r4, #12
   13fa8:	0d0c      	lsrs	r4, r1, #20
   13faa:	4a8f      	ldr	r2, [pc, #572]	; (141e8 <__aeabi_dadd+0x388>)
   13fac:	0524      	lsls	r4, r4, #20
   13fae:	431c      	orrs	r4, r3
   13fb0:	4014      	ands	r4, r2
   13fb2:	0533      	lsls	r3, r6, #20
   13fb4:	4323      	orrs	r3, r4
   13fb6:	005b      	lsls	r3, r3, #1
   13fb8:	07ed      	lsls	r5, r5, #31
   13fba:	085b      	lsrs	r3, r3, #1
   13fbc:	432b      	orrs	r3, r5
   13fbe:	0038      	movs	r0, r7
   13fc0:	0019      	movs	r1, r3
   13fc2:	bc3c      	pop	{r2, r3, r4, r5}
   13fc4:	4690      	mov	r8, r2
   13fc6:	4699      	mov	r9, r3
   13fc8:	46a2      	mov	sl, r4
   13fca:	46ab      	mov	fp, r5
   13fcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   13fce:	4664      	mov	r4, ip
   13fd0:	4304      	orrs	r4, r0
   13fd2:	d100      	bne.n	13fd6 <__aeabi_dadd+0x176>
   13fd4:	e211      	b.n	143fa <__aeabi_dadd+0x59a>
   13fd6:	0004      	movs	r4, r0
   13fd8:	4667      	mov	r7, ip
   13fda:	077b      	lsls	r3, r7, #29
   13fdc:	d1c6      	bne.n	13f6c <__aeabi_dadd+0x10c>
   13fde:	4645      	mov	r5, r8
   13fe0:	0760      	lsls	r0, r4, #29
   13fe2:	08ff      	lsrs	r7, r7, #3
   13fe4:	4307      	orrs	r7, r0
   13fe6:	08e4      	lsrs	r4, r4, #3
   13fe8:	4b7d      	ldr	r3, [pc, #500]	; (141e0 <__aeabi_dadd+0x380>)
   13fea:	429e      	cmp	r6, r3
   13fec:	d030      	beq.n	14050 <__aeabi_dadd+0x1f0>
   13fee:	0324      	lsls	r4, r4, #12
   13ff0:	0576      	lsls	r6, r6, #21
   13ff2:	0b24      	lsrs	r4, r4, #12
   13ff4:	0d76      	lsrs	r6, r6, #21
   13ff6:	e7d4      	b.n	13fa2 <__aeabi_dadd+0x142>
   13ff8:	1a33      	subs	r3, r6, r0
   13ffa:	469a      	mov	sl, r3
   13ffc:	2b00      	cmp	r3, #0
   13ffe:	dd78      	ble.n	140f2 <__aeabi_dadd+0x292>
   14000:	2800      	cmp	r0, #0
   14002:	d031      	beq.n	14068 <__aeabi_dadd+0x208>
   14004:	4876      	ldr	r0, [pc, #472]	; (141e0 <__aeabi_dadd+0x380>)
   14006:	4286      	cmp	r6, r0
   14008:	d0ae      	beq.n	13f68 <__aeabi_dadd+0x108>
   1400a:	2080      	movs	r0, #128	; 0x80
   1400c:	0400      	lsls	r0, r0, #16
   1400e:	4301      	orrs	r1, r0
   14010:	4653      	mov	r3, sl
   14012:	2b38      	cmp	r3, #56	; 0x38
   14014:	dc00      	bgt.n	14018 <__aeabi_dadd+0x1b8>
   14016:	e0e9      	b.n	141ec <__aeabi_dadd+0x38c>
   14018:	430a      	orrs	r2, r1
   1401a:	1e51      	subs	r1, r2, #1
   1401c:	418a      	sbcs	r2, r1
   1401e:	2100      	movs	r1, #0
   14020:	19d2      	adds	r2, r2, r7
   14022:	42ba      	cmp	r2, r7
   14024:	41bf      	sbcs	r7, r7
   14026:	1909      	adds	r1, r1, r4
   14028:	427c      	negs	r4, r7
   1402a:	0017      	movs	r7, r2
   1402c:	190c      	adds	r4, r1, r4
   1402e:	0223      	lsls	r3, r4, #8
   14030:	d5d3      	bpl.n	13fda <__aeabi_dadd+0x17a>
   14032:	4b6b      	ldr	r3, [pc, #428]	; (141e0 <__aeabi_dadd+0x380>)
   14034:	3601      	adds	r6, #1
   14036:	429e      	cmp	r6, r3
   14038:	d100      	bne.n	1403c <__aeabi_dadd+0x1dc>
   1403a:	e13a      	b.n	142b2 <__aeabi_dadd+0x452>
   1403c:	2001      	movs	r0, #1
   1403e:	4b69      	ldr	r3, [pc, #420]	; (141e4 <__aeabi_dadd+0x384>)
   14040:	401c      	ands	r4, r3
   14042:	087b      	lsrs	r3, r7, #1
   14044:	4007      	ands	r7, r0
   14046:	431f      	orrs	r7, r3
   14048:	07e0      	lsls	r0, r4, #31
   1404a:	4307      	orrs	r7, r0
   1404c:	0864      	lsrs	r4, r4, #1
   1404e:	e78b      	b.n	13f68 <__aeabi_dadd+0x108>
   14050:	0023      	movs	r3, r4
   14052:	433b      	orrs	r3, r7
   14054:	d100      	bne.n	14058 <__aeabi_dadd+0x1f8>
   14056:	e1cb      	b.n	143f0 <__aeabi_dadd+0x590>
   14058:	2280      	movs	r2, #128	; 0x80
   1405a:	0312      	lsls	r2, r2, #12
   1405c:	4314      	orrs	r4, r2
   1405e:	0324      	lsls	r4, r4, #12
   14060:	0b24      	lsrs	r4, r4, #12
   14062:	e79e      	b.n	13fa2 <__aeabi_dadd+0x142>
   14064:	002e      	movs	r6, r5
   14066:	e77f      	b.n	13f68 <__aeabi_dadd+0x108>
   14068:	0008      	movs	r0, r1
   1406a:	4310      	orrs	r0, r2
   1406c:	d100      	bne.n	14070 <__aeabi_dadd+0x210>
   1406e:	e0b4      	b.n	141da <__aeabi_dadd+0x37a>
   14070:	1e58      	subs	r0, r3, #1
   14072:	2800      	cmp	r0, #0
   14074:	d000      	beq.n	14078 <__aeabi_dadd+0x218>
   14076:	e0de      	b.n	14236 <__aeabi_dadd+0x3d6>
   14078:	18ba      	adds	r2, r7, r2
   1407a:	42ba      	cmp	r2, r7
   1407c:	419b      	sbcs	r3, r3
   1407e:	1864      	adds	r4, r4, r1
   14080:	425b      	negs	r3, r3
   14082:	18e4      	adds	r4, r4, r3
   14084:	0017      	movs	r7, r2
   14086:	2601      	movs	r6, #1
   14088:	0223      	lsls	r3, r4, #8
   1408a:	d5a6      	bpl.n	13fda <__aeabi_dadd+0x17a>
   1408c:	2602      	movs	r6, #2
   1408e:	e7d5      	b.n	1403c <__aeabi_dadd+0x1dc>
   14090:	2d00      	cmp	r5, #0
   14092:	d16e      	bne.n	14172 <__aeabi_dadd+0x312>
   14094:	1c70      	adds	r0, r6, #1
   14096:	0540      	lsls	r0, r0, #21
   14098:	0d40      	lsrs	r0, r0, #21
   1409a:	2801      	cmp	r0, #1
   1409c:	dc00      	bgt.n	140a0 <__aeabi_dadd+0x240>
   1409e:	e0f9      	b.n	14294 <__aeabi_dadd+0x434>
   140a0:	1ab8      	subs	r0, r7, r2
   140a2:	4684      	mov	ip, r0
   140a4:	4287      	cmp	r7, r0
   140a6:	4180      	sbcs	r0, r0
   140a8:	1ae5      	subs	r5, r4, r3
   140aa:	4240      	negs	r0, r0
   140ac:	1a2d      	subs	r5, r5, r0
   140ae:	0228      	lsls	r0, r5, #8
   140b0:	d400      	bmi.n	140b4 <__aeabi_dadd+0x254>
   140b2:	e089      	b.n	141c8 <__aeabi_dadd+0x368>
   140b4:	1bd7      	subs	r7, r2, r7
   140b6:	42ba      	cmp	r2, r7
   140b8:	4192      	sbcs	r2, r2
   140ba:	1b1c      	subs	r4, r3, r4
   140bc:	4252      	negs	r2, r2
   140be:	1aa5      	subs	r5, r4, r2
   140c0:	46d8      	mov	r8, fp
   140c2:	e729      	b.n	13f18 <__aeabi_dadd+0xb8>
   140c4:	4645      	mov	r5, r8
   140c6:	2400      	movs	r4, #0
   140c8:	2700      	movs	r7, #0
   140ca:	e76a      	b.n	13fa2 <__aeabi_dadd+0x142>
   140cc:	4c45      	ldr	r4, [pc, #276]	; (141e4 <__aeabi_dadd+0x384>)
   140ce:	1af6      	subs	r6, r6, r3
   140d0:	402c      	ands	r4, r5
   140d2:	e749      	b.n	13f68 <__aeabi_dadd+0x108>
   140d4:	003d      	movs	r5, r7
   140d6:	3828      	subs	r0, #40	; 0x28
   140d8:	4085      	lsls	r5, r0
   140da:	2700      	movs	r7, #0
   140dc:	e72e      	b.n	13f3c <__aeabi_dadd+0xdc>
   140de:	0038      	movs	r0, r7
   140e0:	f001 fc22 	bl	15928 <__clzsi2>
   140e4:	3020      	adds	r0, #32
   140e6:	e71d      	b.n	13f24 <__aeabi_dadd+0xc4>
   140e8:	430a      	orrs	r2, r1
   140ea:	1e51      	subs	r1, r2, #1
   140ec:	418a      	sbcs	r2, r1
   140ee:	2100      	movs	r1, #0
   140f0:	e707      	b.n	13f02 <__aeabi_dadd+0xa2>
   140f2:	2b00      	cmp	r3, #0
   140f4:	d000      	beq.n	140f8 <__aeabi_dadd+0x298>
   140f6:	e0f3      	b.n	142e0 <__aeabi_dadd+0x480>
   140f8:	1c70      	adds	r0, r6, #1
   140fa:	0543      	lsls	r3, r0, #21
   140fc:	0d5b      	lsrs	r3, r3, #21
   140fe:	2b01      	cmp	r3, #1
   14100:	dc00      	bgt.n	14104 <__aeabi_dadd+0x2a4>
   14102:	e0ad      	b.n	14260 <__aeabi_dadd+0x400>
   14104:	4b36      	ldr	r3, [pc, #216]	; (141e0 <__aeabi_dadd+0x380>)
   14106:	4298      	cmp	r0, r3
   14108:	d100      	bne.n	1410c <__aeabi_dadd+0x2ac>
   1410a:	e0d1      	b.n	142b0 <__aeabi_dadd+0x450>
   1410c:	18ba      	adds	r2, r7, r2
   1410e:	42ba      	cmp	r2, r7
   14110:	41bf      	sbcs	r7, r7
   14112:	1864      	adds	r4, r4, r1
   14114:	427f      	negs	r7, r7
   14116:	19e4      	adds	r4, r4, r7
   14118:	07e7      	lsls	r7, r4, #31
   1411a:	0852      	lsrs	r2, r2, #1
   1411c:	4317      	orrs	r7, r2
   1411e:	0864      	lsrs	r4, r4, #1
   14120:	0006      	movs	r6, r0
   14122:	e721      	b.n	13f68 <__aeabi_dadd+0x108>
   14124:	482e      	ldr	r0, [pc, #184]	; (141e0 <__aeabi_dadd+0x380>)
   14126:	4285      	cmp	r5, r0
   14128:	d100      	bne.n	1412c <__aeabi_dadd+0x2cc>
   1412a:	e093      	b.n	14254 <__aeabi_dadd+0x3f4>
   1412c:	001d      	movs	r5, r3
   1412e:	e6d0      	b.n	13ed2 <__aeabi_dadd+0x72>
   14130:	0029      	movs	r1, r5
   14132:	3e1f      	subs	r6, #31
   14134:	40f1      	lsrs	r1, r6
   14136:	2b20      	cmp	r3, #32
   14138:	d100      	bne.n	1413c <__aeabi_dadd+0x2dc>
   1413a:	e08d      	b.n	14258 <__aeabi_dadd+0x3f8>
   1413c:	2240      	movs	r2, #64	; 0x40
   1413e:	1ad3      	subs	r3, r2, r3
   14140:	409d      	lsls	r5, r3
   14142:	432f      	orrs	r7, r5
   14144:	1e7d      	subs	r5, r7, #1
   14146:	41af      	sbcs	r7, r5
   14148:	2400      	movs	r4, #0
   1414a:	430f      	orrs	r7, r1
   1414c:	2600      	movs	r6, #0
   1414e:	e744      	b.n	13fda <__aeabi_dadd+0x17a>
   14150:	002b      	movs	r3, r5
   14152:	0008      	movs	r0, r1
   14154:	3b20      	subs	r3, #32
   14156:	40d8      	lsrs	r0, r3
   14158:	0003      	movs	r3, r0
   1415a:	2d20      	cmp	r5, #32
   1415c:	d100      	bne.n	14160 <__aeabi_dadd+0x300>
   1415e:	e07d      	b.n	1425c <__aeabi_dadd+0x3fc>
   14160:	2040      	movs	r0, #64	; 0x40
   14162:	1b45      	subs	r5, r0, r5
   14164:	40a9      	lsls	r1, r5
   14166:	430a      	orrs	r2, r1
   14168:	1e51      	subs	r1, r2, #1
   1416a:	418a      	sbcs	r2, r1
   1416c:	2100      	movs	r1, #0
   1416e:	431a      	orrs	r2, r3
   14170:	e6c7      	b.n	13f02 <__aeabi_dadd+0xa2>
   14172:	2e00      	cmp	r6, #0
   14174:	d050      	beq.n	14218 <__aeabi_dadd+0x3b8>
   14176:	4e1a      	ldr	r6, [pc, #104]	; (141e0 <__aeabi_dadd+0x380>)
   14178:	42b0      	cmp	r0, r6
   1417a:	d057      	beq.n	1422c <__aeabi_dadd+0x3cc>
   1417c:	2680      	movs	r6, #128	; 0x80
   1417e:	426b      	negs	r3, r5
   14180:	4699      	mov	r9, r3
   14182:	0436      	lsls	r6, r6, #16
   14184:	4334      	orrs	r4, r6
   14186:	464b      	mov	r3, r9
   14188:	2b38      	cmp	r3, #56	; 0x38
   1418a:	dd00      	ble.n	1418e <__aeabi_dadd+0x32e>
   1418c:	e0d6      	b.n	1433c <__aeabi_dadd+0x4dc>
   1418e:	2b1f      	cmp	r3, #31
   14190:	dd00      	ble.n	14194 <__aeabi_dadd+0x334>
   14192:	e135      	b.n	14400 <__aeabi_dadd+0x5a0>
   14194:	2620      	movs	r6, #32
   14196:	1af5      	subs	r5, r6, r3
   14198:	0026      	movs	r6, r4
   1419a:	40ae      	lsls	r6, r5
   1419c:	46b2      	mov	sl, r6
   1419e:	003e      	movs	r6, r7
   141a0:	40de      	lsrs	r6, r3
   141a2:	46ac      	mov	ip, r5
   141a4:	0035      	movs	r5, r6
   141a6:	4656      	mov	r6, sl
   141a8:	432e      	orrs	r6, r5
   141aa:	4665      	mov	r5, ip
   141ac:	40af      	lsls	r7, r5
   141ae:	1e7d      	subs	r5, r7, #1
   141b0:	41af      	sbcs	r7, r5
   141b2:	40dc      	lsrs	r4, r3
   141b4:	4337      	orrs	r7, r6
   141b6:	1bd7      	subs	r7, r2, r7
   141b8:	42ba      	cmp	r2, r7
   141ba:	4192      	sbcs	r2, r2
   141bc:	1b0c      	subs	r4, r1, r4
   141be:	4252      	negs	r2, r2
   141c0:	1aa4      	subs	r4, r4, r2
   141c2:	0006      	movs	r6, r0
   141c4:	46d8      	mov	r8, fp
   141c6:	e6a3      	b.n	13f10 <__aeabi_dadd+0xb0>
   141c8:	4664      	mov	r4, ip
   141ca:	4667      	mov	r7, ip
   141cc:	432c      	orrs	r4, r5
   141ce:	d000      	beq.n	141d2 <__aeabi_dadd+0x372>
   141d0:	e6a2      	b.n	13f18 <__aeabi_dadd+0xb8>
   141d2:	2500      	movs	r5, #0
   141d4:	2600      	movs	r6, #0
   141d6:	2700      	movs	r7, #0
   141d8:	e706      	b.n	13fe8 <__aeabi_dadd+0x188>
   141da:	001e      	movs	r6, r3
   141dc:	e6c4      	b.n	13f68 <__aeabi_dadd+0x108>
   141de:	46c0      	nop			; (mov r8, r8)
   141e0:	000007ff 	.word	0x000007ff
   141e4:	ff7fffff 	.word	0xff7fffff
   141e8:	800fffff 	.word	0x800fffff
   141ec:	2b1f      	cmp	r3, #31
   141ee:	dc63      	bgt.n	142b8 <__aeabi_dadd+0x458>
   141f0:	2020      	movs	r0, #32
   141f2:	1ac3      	subs	r3, r0, r3
   141f4:	0008      	movs	r0, r1
   141f6:	4098      	lsls	r0, r3
   141f8:	469c      	mov	ip, r3
   141fa:	4683      	mov	fp, r0
   141fc:	4653      	mov	r3, sl
   141fe:	0010      	movs	r0, r2
   14200:	40d8      	lsrs	r0, r3
   14202:	0003      	movs	r3, r0
   14204:	4658      	mov	r0, fp
   14206:	4318      	orrs	r0, r3
   14208:	4663      	mov	r3, ip
   1420a:	409a      	lsls	r2, r3
   1420c:	1e53      	subs	r3, r2, #1
   1420e:	419a      	sbcs	r2, r3
   14210:	4653      	mov	r3, sl
   14212:	4302      	orrs	r2, r0
   14214:	40d9      	lsrs	r1, r3
   14216:	e703      	b.n	14020 <__aeabi_dadd+0x1c0>
   14218:	0026      	movs	r6, r4
   1421a:	433e      	orrs	r6, r7
   1421c:	d006      	beq.n	1422c <__aeabi_dadd+0x3cc>
   1421e:	43eb      	mvns	r3, r5
   14220:	4699      	mov	r9, r3
   14222:	2b00      	cmp	r3, #0
   14224:	d0c7      	beq.n	141b6 <__aeabi_dadd+0x356>
   14226:	4e94      	ldr	r6, [pc, #592]	; (14478 <__aeabi_dadd+0x618>)
   14228:	42b0      	cmp	r0, r6
   1422a:	d1ac      	bne.n	14186 <__aeabi_dadd+0x326>
   1422c:	000c      	movs	r4, r1
   1422e:	0017      	movs	r7, r2
   14230:	0006      	movs	r6, r0
   14232:	46d8      	mov	r8, fp
   14234:	e698      	b.n	13f68 <__aeabi_dadd+0x108>
   14236:	4b90      	ldr	r3, [pc, #576]	; (14478 <__aeabi_dadd+0x618>)
   14238:	459a      	cmp	sl, r3
   1423a:	d00b      	beq.n	14254 <__aeabi_dadd+0x3f4>
   1423c:	4682      	mov	sl, r0
   1423e:	e6e7      	b.n	14010 <__aeabi_dadd+0x1b0>
   14240:	2800      	cmp	r0, #0
   14242:	d000      	beq.n	14246 <__aeabi_dadd+0x3e6>
   14244:	e09e      	b.n	14384 <__aeabi_dadd+0x524>
   14246:	0018      	movs	r0, r3
   14248:	4310      	orrs	r0, r2
   1424a:	d100      	bne.n	1424e <__aeabi_dadd+0x3ee>
   1424c:	e0e9      	b.n	14422 <__aeabi_dadd+0x5c2>
   1424e:	001c      	movs	r4, r3
   14250:	0017      	movs	r7, r2
   14252:	46d8      	mov	r8, fp
   14254:	4e88      	ldr	r6, [pc, #544]	; (14478 <__aeabi_dadd+0x618>)
   14256:	e687      	b.n	13f68 <__aeabi_dadd+0x108>
   14258:	2500      	movs	r5, #0
   1425a:	e772      	b.n	14142 <__aeabi_dadd+0x2e2>
   1425c:	2100      	movs	r1, #0
   1425e:	e782      	b.n	14166 <__aeabi_dadd+0x306>
   14260:	0023      	movs	r3, r4
   14262:	433b      	orrs	r3, r7
   14264:	2e00      	cmp	r6, #0
   14266:	d000      	beq.n	1426a <__aeabi_dadd+0x40a>
   14268:	e0ab      	b.n	143c2 <__aeabi_dadd+0x562>
   1426a:	2b00      	cmp	r3, #0
   1426c:	d100      	bne.n	14270 <__aeabi_dadd+0x410>
   1426e:	e0e7      	b.n	14440 <__aeabi_dadd+0x5e0>
   14270:	000b      	movs	r3, r1
   14272:	4313      	orrs	r3, r2
   14274:	d100      	bne.n	14278 <__aeabi_dadd+0x418>
   14276:	e677      	b.n	13f68 <__aeabi_dadd+0x108>
   14278:	18ba      	adds	r2, r7, r2
   1427a:	42ba      	cmp	r2, r7
   1427c:	41bf      	sbcs	r7, r7
   1427e:	1864      	adds	r4, r4, r1
   14280:	427f      	negs	r7, r7
   14282:	19e4      	adds	r4, r4, r7
   14284:	0223      	lsls	r3, r4, #8
   14286:	d400      	bmi.n	1428a <__aeabi_dadd+0x42a>
   14288:	e0f2      	b.n	14470 <__aeabi_dadd+0x610>
   1428a:	4b7c      	ldr	r3, [pc, #496]	; (1447c <__aeabi_dadd+0x61c>)
   1428c:	0017      	movs	r7, r2
   1428e:	401c      	ands	r4, r3
   14290:	0006      	movs	r6, r0
   14292:	e669      	b.n	13f68 <__aeabi_dadd+0x108>
   14294:	0020      	movs	r0, r4
   14296:	4338      	orrs	r0, r7
   14298:	2e00      	cmp	r6, #0
   1429a:	d1d1      	bne.n	14240 <__aeabi_dadd+0x3e0>
   1429c:	2800      	cmp	r0, #0
   1429e:	d15b      	bne.n	14358 <__aeabi_dadd+0x4f8>
   142a0:	001c      	movs	r4, r3
   142a2:	4314      	orrs	r4, r2
   142a4:	d100      	bne.n	142a8 <__aeabi_dadd+0x448>
   142a6:	e0a8      	b.n	143fa <__aeabi_dadd+0x59a>
   142a8:	001c      	movs	r4, r3
   142aa:	0017      	movs	r7, r2
   142ac:	46d8      	mov	r8, fp
   142ae:	e65b      	b.n	13f68 <__aeabi_dadd+0x108>
   142b0:	0006      	movs	r6, r0
   142b2:	2400      	movs	r4, #0
   142b4:	2700      	movs	r7, #0
   142b6:	e697      	b.n	13fe8 <__aeabi_dadd+0x188>
   142b8:	4650      	mov	r0, sl
   142ba:	000b      	movs	r3, r1
   142bc:	3820      	subs	r0, #32
   142be:	40c3      	lsrs	r3, r0
   142c0:	4699      	mov	r9, r3
   142c2:	4653      	mov	r3, sl
   142c4:	2b20      	cmp	r3, #32
   142c6:	d100      	bne.n	142ca <__aeabi_dadd+0x46a>
   142c8:	e095      	b.n	143f6 <__aeabi_dadd+0x596>
   142ca:	2340      	movs	r3, #64	; 0x40
   142cc:	4650      	mov	r0, sl
   142ce:	1a1b      	subs	r3, r3, r0
   142d0:	4099      	lsls	r1, r3
   142d2:	430a      	orrs	r2, r1
   142d4:	1e51      	subs	r1, r2, #1
   142d6:	418a      	sbcs	r2, r1
   142d8:	464b      	mov	r3, r9
   142da:	2100      	movs	r1, #0
   142dc:	431a      	orrs	r2, r3
   142de:	e69f      	b.n	14020 <__aeabi_dadd+0x1c0>
   142e0:	2e00      	cmp	r6, #0
   142e2:	d130      	bne.n	14346 <__aeabi_dadd+0x4e6>
   142e4:	0026      	movs	r6, r4
   142e6:	433e      	orrs	r6, r7
   142e8:	d067      	beq.n	143ba <__aeabi_dadd+0x55a>
   142ea:	43db      	mvns	r3, r3
   142ec:	469a      	mov	sl, r3
   142ee:	2b00      	cmp	r3, #0
   142f0:	d01c      	beq.n	1432c <__aeabi_dadd+0x4cc>
   142f2:	4e61      	ldr	r6, [pc, #388]	; (14478 <__aeabi_dadd+0x618>)
   142f4:	42b0      	cmp	r0, r6
   142f6:	d060      	beq.n	143ba <__aeabi_dadd+0x55a>
   142f8:	4653      	mov	r3, sl
   142fa:	2b38      	cmp	r3, #56	; 0x38
   142fc:	dd00      	ble.n	14300 <__aeabi_dadd+0x4a0>
   142fe:	e096      	b.n	1442e <__aeabi_dadd+0x5ce>
   14300:	2b1f      	cmp	r3, #31
   14302:	dd00      	ble.n	14306 <__aeabi_dadd+0x4a6>
   14304:	e09f      	b.n	14446 <__aeabi_dadd+0x5e6>
   14306:	2620      	movs	r6, #32
   14308:	1af3      	subs	r3, r6, r3
   1430a:	0026      	movs	r6, r4
   1430c:	409e      	lsls	r6, r3
   1430e:	469c      	mov	ip, r3
   14310:	46b3      	mov	fp, r6
   14312:	4653      	mov	r3, sl
   14314:	003e      	movs	r6, r7
   14316:	40de      	lsrs	r6, r3
   14318:	0033      	movs	r3, r6
   1431a:	465e      	mov	r6, fp
   1431c:	431e      	orrs	r6, r3
   1431e:	4663      	mov	r3, ip
   14320:	409f      	lsls	r7, r3
   14322:	1e7b      	subs	r3, r7, #1
   14324:	419f      	sbcs	r7, r3
   14326:	4653      	mov	r3, sl
   14328:	40dc      	lsrs	r4, r3
   1432a:	4337      	orrs	r7, r6
   1432c:	18bf      	adds	r7, r7, r2
   1432e:	4297      	cmp	r7, r2
   14330:	4192      	sbcs	r2, r2
   14332:	1864      	adds	r4, r4, r1
   14334:	4252      	negs	r2, r2
   14336:	18a4      	adds	r4, r4, r2
   14338:	0006      	movs	r6, r0
   1433a:	e678      	b.n	1402e <__aeabi_dadd+0x1ce>
   1433c:	4327      	orrs	r7, r4
   1433e:	1e7c      	subs	r4, r7, #1
   14340:	41a7      	sbcs	r7, r4
   14342:	2400      	movs	r4, #0
   14344:	e737      	b.n	141b6 <__aeabi_dadd+0x356>
   14346:	4e4c      	ldr	r6, [pc, #304]	; (14478 <__aeabi_dadd+0x618>)
   14348:	42b0      	cmp	r0, r6
   1434a:	d036      	beq.n	143ba <__aeabi_dadd+0x55a>
   1434c:	2680      	movs	r6, #128	; 0x80
   1434e:	425b      	negs	r3, r3
   14350:	0436      	lsls	r6, r6, #16
   14352:	469a      	mov	sl, r3
   14354:	4334      	orrs	r4, r6
   14356:	e7cf      	b.n	142f8 <__aeabi_dadd+0x498>
   14358:	0018      	movs	r0, r3
   1435a:	4310      	orrs	r0, r2
   1435c:	d100      	bne.n	14360 <__aeabi_dadd+0x500>
   1435e:	e603      	b.n	13f68 <__aeabi_dadd+0x108>
   14360:	1ab8      	subs	r0, r7, r2
   14362:	4684      	mov	ip, r0
   14364:	4567      	cmp	r7, ip
   14366:	41ad      	sbcs	r5, r5
   14368:	1ae0      	subs	r0, r4, r3
   1436a:	426d      	negs	r5, r5
   1436c:	1b40      	subs	r0, r0, r5
   1436e:	0205      	lsls	r5, r0, #8
   14370:	d400      	bmi.n	14374 <__aeabi_dadd+0x514>
   14372:	e62c      	b.n	13fce <__aeabi_dadd+0x16e>
   14374:	1bd7      	subs	r7, r2, r7
   14376:	42ba      	cmp	r2, r7
   14378:	4192      	sbcs	r2, r2
   1437a:	1b1c      	subs	r4, r3, r4
   1437c:	4252      	negs	r2, r2
   1437e:	1aa4      	subs	r4, r4, r2
   14380:	46d8      	mov	r8, fp
   14382:	e5f1      	b.n	13f68 <__aeabi_dadd+0x108>
   14384:	0018      	movs	r0, r3
   14386:	4310      	orrs	r0, r2
   14388:	d100      	bne.n	1438c <__aeabi_dadd+0x52c>
   1438a:	e763      	b.n	14254 <__aeabi_dadd+0x3f4>
   1438c:	08f8      	lsrs	r0, r7, #3
   1438e:	0767      	lsls	r7, r4, #29
   14390:	4307      	orrs	r7, r0
   14392:	2080      	movs	r0, #128	; 0x80
   14394:	08e4      	lsrs	r4, r4, #3
   14396:	0300      	lsls	r0, r0, #12
   14398:	4204      	tst	r4, r0
   1439a:	d008      	beq.n	143ae <__aeabi_dadd+0x54e>
   1439c:	08dd      	lsrs	r5, r3, #3
   1439e:	4205      	tst	r5, r0
   143a0:	d105      	bne.n	143ae <__aeabi_dadd+0x54e>
   143a2:	08d2      	lsrs	r2, r2, #3
   143a4:	0759      	lsls	r1, r3, #29
   143a6:	4311      	orrs	r1, r2
   143a8:	000f      	movs	r7, r1
   143aa:	002c      	movs	r4, r5
   143ac:	46d8      	mov	r8, fp
   143ae:	0f7b      	lsrs	r3, r7, #29
   143b0:	00e4      	lsls	r4, r4, #3
   143b2:	431c      	orrs	r4, r3
   143b4:	00ff      	lsls	r7, r7, #3
   143b6:	4e30      	ldr	r6, [pc, #192]	; (14478 <__aeabi_dadd+0x618>)
   143b8:	e5d6      	b.n	13f68 <__aeabi_dadd+0x108>
   143ba:	000c      	movs	r4, r1
   143bc:	0017      	movs	r7, r2
   143be:	0006      	movs	r6, r0
   143c0:	e5d2      	b.n	13f68 <__aeabi_dadd+0x108>
   143c2:	2b00      	cmp	r3, #0
   143c4:	d038      	beq.n	14438 <__aeabi_dadd+0x5d8>
   143c6:	000b      	movs	r3, r1
   143c8:	4313      	orrs	r3, r2
   143ca:	d100      	bne.n	143ce <__aeabi_dadd+0x56e>
   143cc:	e742      	b.n	14254 <__aeabi_dadd+0x3f4>
   143ce:	08f8      	lsrs	r0, r7, #3
   143d0:	0767      	lsls	r7, r4, #29
   143d2:	4307      	orrs	r7, r0
   143d4:	2080      	movs	r0, #128	; 0x80
   143d6:	08e4      	lsrs	r4, r4, #3
   143d8:	0300      	lsls	r0, r0, #12
   143da:	4204      	tst	r4, r0
   143dc:	d0e7      	beq.n	143ae <__aeabi_dadd+0x54e>
   143de:	08cb      	lsrs	r3, r1, #3
   143e0:	4203      	tst	r3, r0
   143e2:	d1e4      	bne.n	143ae <__aeabi_dadd+0x54e>
   143e4:	08d2      	lsrs	r2, r2, #3
   143e6:	0749      	lsls	r1, r1, #29
   143e8:	4311      	orrs	r1, r2
   143ea:	000f      	movs	r7, r1
   143ec:	001c      	movs	r4, r3
   143ee:	e7de      	b.n	143ae <__aeabi_dadd+0x54e>
   143f0:	2700      	movs	r7, #0
   143f2:	2400      	movs	r4, #0
   143f4:	e5d5      	b.n	13fa2 <__aeabi_dadd+0x142>
   143f6:	2100      	movs	r1, #0
   143f8:	e76b      	b.n	142d2 <__aeabi_dadd+0x472>
   143fa:	2500      	movs	r5, #0
   143fc:	2700      	movs	r7, #0
   143fe:	e5f3      	b.n	13fe8 <__aeabi_dadd+0x188>
   14400:	464e      	mov	r6, r9
   14402:	0025      	movs	r5, r4
   14404:	3e20      	subs	r6, #32
   14406:	40f5      	lsrs	r5, r6
   14408:	464b      	mov	r3, r9
   1440a:	002e      	movs	r6, r5
   1440c:	2b20      	cmp	r3, #32
   1440e:	d02d      	beq.n	1446c <__aeabi_dadd+0x60c>
   14410:	2540      	movs	r5, #64	; 0x40
   14412:	1aed      	subs	r5, r5, r3
   14414:	40ac      	lsls	r4, r5
   14416:	4327      	orrs	r7, r4
   14418:	1e7c      	subs	r4, r7, #1
   1441a:	41a7      	sbcs	r7, r4
   1441c:	2400      	movs	r4, #0
   1441e:	4337      	orrs	r7, r6
   14420:	e6c9      	b.n	141b6 <__aeabi_dadd+0x356>
   14422:	2480      	movs	r4, #128	; 0x80
   14424:	2500      	movs	r5, #0
   14426:	0324      	lsls	r4, r4, #12
   14428:	4e13      	ldr	r6, [pc, #76]	; (14478 <__aeabi_dadd+0x618>)
   1442a:	2700      	movs	r7, #0
   1442c:	e5dc      	b.n	13fe8 <__aeabi_dadd+0x188>
   1442e:	4327      	orrs	r7, r4
   14430:	1e7c      	subs	r4, r7, #1
   14432:	41a7      	sbcs	r7, r4
   14434:	2400      	movs	r4, #0
   14436:	e779      	b.n	1432c <__aeabi_dadd+0x4cc>
   14438:	000c      	movs	r4, r1
   1443a:	0017      	movs	r7, r2
   1443c:	4e0e      	ldr	r6, [pc, #56]	; (14478 <__aeabi_dadd+0x618>)
   1443e:	e593      	b.n	13f68 <__aeabi_dadd+0x108>
   14440:	000c      	movs	r4, r1
   14442:	0017      	movs	r7, r2
   14444:	e590      	b.n	13f68 <__aeabi_dadd+0x108>
   14446:	4656      	mov	r6, sl
   14448:	0023      	movs	r3, r4
   1444a:	3e20      	subs	r6, #32
   1444c:	40f3      	lsrs	r3, r6
   1444e:	4699      	mov	r9, r3
   14450:	4653      	mov	r3, sl
   14452:	2b20      	cmp	r3, #32
   14454:	d00e      	beq.n	14474 <__aeabi_dadd+0x614>
   14456:	2340      	movs	r3, #64	; 0x40
   14458:	4656      	mov	r6, sl
   1445a:	1b9b      	subs	r3, r3, r6
   1445c:	409c      	lsls	r4, r3
   1445e:	4327      	orrs	r7, r4
   14460:	1e7c      	subs	r4, r7, #1
   14462:	41a7      	sbcs	r7, r4
   14464:	464b      	mov	r3, r9
   14466:	2400      	movs	r4, #0
   14468:	431f      	orrs	r7, r3
   1446a:	e75f      	b.n	1432c <__aeabi_dadd+0x4cc>
   1446c:	2400      	movs	r4, #0
   1446e:	e7d2      	b.n	14416 <__aeabi_dadd+0x5b6>
   14470:	0017      	movs	r7, r2
   14472:	e5b2      	b.n	13fda <__aeabi_dadd+0x17a>
   14474:	2400      	movs	r4, #0
   14476:	e7f2      	b.n	1445e <__aeabi_dadd+0x5fe>
   14478:	000007ff 	.word	0x000007ff
   1447c:	ff7fffff 	.word	0xff7fffff

00014480 <__aeabi_ddiv>:
   14480:	b5f0      	push	{r4, r5, r6, r7, lr}
   14482:	4657      	mov	r7, sl
   14484:	4645      	mov	r5, r8
   14486:	46de      	mov	lr, fp
   14488:	464e      	mov	r6, r9
   1448a:	b5e0      	push	{r5, r6, r7, lr}
   1448c:	004c      	lsls	r4, r1, #1
   1448e:	030e      	lsls	r6, r1, #12
   14490:	b087      	sub	sp, #28
   14492:	4683      	mov	fp, r0
   14494:	4692      	mov	sl, r2
   14496:	001d      	movs	r5, r3
   14498:	4680      	mov	r8, r0
   1449a:	0b36      	lsrs	r6, r6, #12
   1449c:	0d64      	lsrs	r4, r4, #21
   1449e:	0fcf      	lsrs	r7, r1, #31
   144a0:	2c00      	cmp	r4, #0
   144a2:	d04f      	beq.n	14544 <__aeabi_ddiv+0xc4>
   144a4:	4b6f      	ldr	r3, [pc, #444]	; (14664 <__aeabi_ddiv+0x1e4>)
   144a6:	429c      	cmp	r4, r3
   144a8:	d035      	beq.n	14516 <__aeabi_ddiv+0x96>
   144aa:	2380      	movs	r3, #128	; 0x80
   144ac:	0f42      	lsrs	r2, r0, #29
   144ae:	041b      	lsls	r3, r3, #16
   144b0:	00f6      	lsls	r6, r6, #3
   144b2:	4313      	orrs	r3, r2
   144b4:	4333      	orrs	r3, r6
   144b6:	4699      	mov	r9, r3
   144b8:	00c3      	lsls	r3, r0, #3
   144ba:	4698      	mov	r8, r3
   144bc:	4b6a      	ldr	r3, [pc, #424]	; (14668 <__aeabi_ddiv+0x1e8>)
   144be:	2600      	movs	r6, #0
   144c0:	469c      	mov	ip, r3
   144c2:	2300      	movs	r3, #0
   144c4:	4464      	add	r4, ip
   144c6:	9303      	str	r3, [sp, #12]
   144c8:	032b      	lsls	r3, r5, #12
   144ca:	0b1b      	lsrs	r3, r3, #12
   144cc:	469b      	mov	fp, r3
   144ce:	006b      	lsls	r3, r5, #1
   144d0:	0fed      	lsrs	r5, r5, #31
   144d2:	4650      	mov	r0, sl
   144d4:	0d5b      	lsrs	r3, r3, #21
   144d6:	9501      	str	r5, [sp, #4]
   144d8:	d05e      	beq.n	14598 <__aeabi_ddiv+0x118>
   144da:	4a62      	ldr	r2, [pc, #392]	; (14664 <__aeabi_ddiv+0x1e4>)
   144dc:	4293      	cmp	r3, r2
   144de:	d053      	beq.n	14588 <__aeabi_ddiv+0x108>
   144e0:	465a      	mov	r2, fp
   144e2:	00d1      	lsls	r1, r2, #3
   144e4:	2280      	movs	r2, #128	; 0x80
   144e6:	0f40      	lsrs	r0, r0, #29
   144e8:	0412      	lsls	r2, r2, #16
   144ea:	4302      	orrs	r2, r0
   144ec:	430a      	orrs	r2, r1
   144ee:	4693      	mov	fp, r2
   144f0:	4652      	mov	r2, sl
   144f2:	00d1      	lsls	r1, r2, #3
   144f4:	4a5c      	ldr	r2, [pc, #368]	; (14668 <__aeabi_ddiv+0x1e8>)
   144f6:	4694      	mov	ip, r2
   144f8:	2200      	movs	r2, #0
   144fa:	4463      	add	r3, ip
   144fc:	0038      	movs	r0, r7
   144fe:	4068      	eors	r0, r5
   14500:	4684      	mov	ip, r0
   14502:	9002      	str	r0, [sp, #8]
   14504:	1ae4      	subs	r4, r4, r3
   14506:	4316      	orrs	r6, r2
   14508:	2e0f      	cmp	r6, #15
   1450a:	d900      	bls.n	1450e <__aeabi_ddiv+0x8e>
   1450c:	e0b4      	b.n	14678 <__aeabi_ddiv+0x1f8>
   1450e:	4b57      	ldr	r3, [pc, #348]	; (1466c <__aeabi_ddiv+0x1ec>)
   14510:	00b6      	lsls	r6, r6, #2
   14512:	599b      	ldr	r3, [r3, r6]
   14514:	469f      	mov	pc, r3
   14516:	0003      	movs	r3, r0
   14518:	4333      	orrs	r3, r6
   1451a:	4699      	mov	r9, r3
   1451c:	d16c      	bne.n	145f8 <__aeabi_ddiv+0x178>
   1451e:	2300      	movs	r3, #0
   14520:	4698      	mov	r8, r3
   14522:	3302      	adds	r3, #2
   14524:	2608      	movs	r6, #8
   14526:	9303      	str	r3, [sp, #12]
   14528:	e7ce      	b.n	144c8 <__aeabi_ddiv+0x48>
   1452a:	46cb      	mov	fp, r9
   1452c:	4641      	mov	r1, r8
   1452e:	9a03      	ldr	r2, [sp, #12]
   14530:	9701      	str	r7, [sp, #4]
   14532:	2a02      	cmp	r2, #2
   14534:	d165      	bne.n	14602 <__aeabi_ddiv+0x182>
   14536:	9b01      	ldr	r3, [sp, #4]
   14538:	4c4a      	ldr	r4, [pc, #296]	; (14664 <__aeabi_ddiv+0x1e4>)
   1453a:	469c      	mov	ip, r3
   1453c:	2300      	movs	r3, #0
   1453e:	2200      	movs	r2, #0
   14540:	4698      	mov	r8, r3
   14542:	e06b      	b.n	1461c <__aeabi_ddiv+0x19c>
   14544:	0003      	movs	r3, r0
   14546:	4333      	orrs	r3, r6
   14548:	4699      	mov	r9, r3
   1454a:	d04e      	beq.n	145ea <__aeabi_ddiv+0x16a>
   1454c:	2e00      	cmp	r6, #0
   1454e:	d100      	bne.n	14552 <__aeabi_ddiv+0xd2>
   14550:	e1bc      	b.n	148cc <__aeabi_ddiv+0x44c>
   14552:	0030      	movs	r0, r6
   14554:	f001 f9e8 	bl	15928 <__clzsi2>
   14558:	0003      	movs	r3, r0
   1455a:	3b0b      	subs	r3, #11
   1455c:	2b1c      	cmp	r3, #28
   1455e:	dd00      	ble.n	14562 <__aeabi_ddiv+0xe2>
   14560:	e1ac      	b.n	148bc <__aeabi_ddiv+0x43c>
   14562:	221d      	movs	r2, #29
   14564:	1ad3      	subs	r3, r2, r3
   14566:	465a      	mov	r2, fp
   14568:	0001      	movs	r1, r0
   1456a:	40da      	lsrs	r2, r3
   1456c:	3908      	subs	r1, #8
   1456e:	408e      	lsls	r6, r1
   14570:	0013      	movs	r3, r2
   14572:	4333      	orrs	r3, r6
   14574:	4699      	mov	r9, r3
   14576:	465b      	mov	r3, fp
   14578:	408b      	lsls	r3, r1
   1457a:	4698      	mov	r8, r3
   1457c:	2300      	movs	r3, #0
   1457e:	4c3c      	ldr	r4, [pc, #240]	; (14670 <__aeabi_ddiv+0x1f0>)
   14580:	2600      	movs	r6, #0
   14582:	1a24      	subs	r4, r4, r0
   14584:	9303      	str	r3, [sp, #12]
   14586:	e79f      	b.n	144c8 <__aeabi_ddiv+0x48>
   14588:	4651      	mov	r1, sl
   1458a:	465a      	mov	r2, fp
   1458c:	4311      	orrs	r1, r2
   1458e:	d129      	bne.n	145e4 <__aeabi_ddiv+0x164>
   14590:	2200      	movs	r2, #0
   14592:	4693      	mov	fp, r2
   14594:	3202      	adds	r2, #2
   14596:	e7b1      	b.n	144fc <__aeabi_ddiv+0x7c>
   14598:	4659      	mov	r1, fp
   1459a:	4301      	orrs	r1, r0
   1459c:	d01e      	beq.n	145dc <__aeabi_ddiv+0x15c>
   1459e:	465b      	mov	r3, fp
   145a0:	2b00      	cmp	r3, #0
   145a2:	d100      	bne.n	145a6 <__aeabi_ddiv+0x126>
   145a4:	e19e      	b.n	148e4 <__aeabi_ddiv+0x464>
   145a6:	4658      	mov	r0, fp
   145a8:	f001 f9be 	bl	15928 <__clzsi2>
   145ac:	0003      	movs	r3, r0
   145ae:	3b0b      	subs	r3, #11
   145b0:	2b1c      	cmp	r3, #28
   145b2:	dd00      	ble.n	145b6 <__aeabi_ddiv+0x136>
   145b4:	e18f      	b.n	148d6 <__aeabi_ddiv+0x456>
   145b6:	0002      	movs	r2, r0
   145b8:	4659      	mov	r1, fp
   145ba:	3a08      	subs	r2, #8
   145bc:	4091      	lsls	r1, r2
   145be:	468b      	mov	fp, r1
   145c0:	211d      	movs	r1, #29
   145c2:	1acb      	subs	r3, r1, r3
   145c4:	4651      	mov	r1, sl
   145c6:	40d9      	lsrs	r1, r3
   145c8:	000b      	movs	r3, r1
   145ca:	4659      	mov	r1, fp
   145cc:	430b      	orrs	r3, r1
   145ce:	4651      	mov	r1, sl
   145d0:	469b      	mov	fp, r3
   145d2:	4091      	lsls	r1, r2
   145d4:	4b26      	ldr	r3, [pc, #152]	; (14670 <__aeabi_ddiv+0x1f0>)
   145d6:	2200      	movs	r2, #0
   145d8:	1a1b      	subs	r3, r3, r0
   145da:	e78f      	b.n	144fc <__aeabi_ddiv+0x7c>
   145dc:	2300      	movs	r3, #0
   145de:	2201      	movs	r2, #1
   145e0:	469b      	mov	fp, r3
   145e2:	e78b      	b.n	144fc <__aeabi_ddiv+0x7c>
   145e4:	4651      	mov	r1, sl
   145e6:	2203      	movs	r2, #3
   145e8:	e788      	b.n	144fc <__aeabi_ddiv+0x7c>
   145ea:	2300      	movs	r3, #0
   145ec:	4698      	mov	r8, r3
   145ee:	3301      	adds	r3, #1
   145f0:	2604      	movs	r6, #4
   145f2:	2400      	movs	r4, #0
   145f4:	9303      	str	r3, [sp, #12]
   145f6:	e767      	b.n	144c8 <__aeabi_ddiv+0x48>
   145f8:	2303      	movs	r3, #3
   145fa:	46b1      	mov	r9, r6
   145fc:	9303      	str	r3, [sp, #12]
   145fe:	260c      	movs	r6, #12
   14600:	e762      	b.n	144c8 <__aeabi_ddiv+0x48>
   14602:	2a03      	cmp	r2, #3
   14604:	d100      	bne.n	14608 <__aeabi_ddiv+0x188>
   14606:	e25c      	b.n	14ac2 <__aeabi_ddiv+0x642>
   14608:	9b01      	ldr	r3, [sp, #4]
   1460a:	2a01      	cmp	r2, #1
   1460c:	d000      	beq.n	14610 <__aeabi_ddiv+0x190>
   1460e:	e1e4      	b.n	149da <__aeabi_ddiv+0x55a>
   14610:	4013      	ands	r3, r2
   14612:	469c      	mov	ip, r3
   14614:	2300      	movs	r3, #0
   14616:	2400      	movs	r4, #0
   14618:	2200      	movs	r2, #0
   1461a:	4698      	mov	r8, r3
   1461c:	2100      	movs	r1, #0
   1461e:	0312      	lsls	r2, r2, #12
   14620:	0b13      	lsrs	r3, r2, #12
   14622:	0d0a      	lsrs	r2, r1, #20
   14624:	0512      	lsls	r2, r2, #20
   14626:	431a      	orrs	r2, r3
   14628:	0523      	lsls	r3, r4, #20
   1462a:	4c12      	ldr	r4, [pc, #72]	; (14674 <__aeabi_ddiv+0x1f4>)
   1462c:	4640      	mov	r0, r8
   1462e:	4022      	ands	r2, r4
   14630:	4313      	orrs	r3, r2
   14632:	4662      	mov	r2, ip
   14634:	005b      	lsls	r3, r3, #1
   14636:	07d2      	lsls	r2, r2, #31
   14638:	085b      	lsrs	r3, r3, #1
   1463a:	4313      	orrs	r3, r2
   1463c:	0019      	movs	r1, r3
   1463e:	b007      	add	sp, #28
   14640:	bc3c      	pop	{r2, r3, r4, r5}
   14642:	4690      	mov	r8, r2
   14644:	4699      	mov	r9, r3
   14646:	46a2      	mov	sl, r4
   14648:	46ab      	mov	fp, r5
   1464a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1464c:	2300      	movs	r3, #0
   1464e:	2280      	movs	r2, #128	; 0x80
   14650:	469c      	mov	ip, r3
   14652:	0312      	lsls	r2, r2, #12
   14654:	4698      	mov	r8, r3
   14656:	4c03      	ldr	r4, [pc, #12]	; (14664 <__aeabi_ddiv+0x1e4>)
   14658:	e7e0      	b.n	1461c <__aeabi_ddiv+0x19c>
   1465a:	2300      	movs	r3, #0
   1465c:	4c01      	ldr	r4, [pc, #4]	; (14664 <__aeabi_ddiv+0x1e4>)
   1465e:	2200      	movs	r2, #0
   14660:	4698      	mov	r8, r3
   14662:	e7db      	b.n	1461c <__aeabi_ddiv+0x19c>
   14664:	000007ff 	.word	0x000007ff
   14668:	fffffc01 	.word	0xfffffc01
   1466c:	0001db94 	.word	0x0001db94
   14670:	fffffc0d 	.word	0xfffffc0d
   14674:	800fffff 	.word	0x800fffff
   14678:	45d9      	cmp	r9, fp
   1467a:	d900      	bls.n	1467e <__aeabi_ddiv+0x1fe>
   1467c:	e139      	b.n	148f2 <__aeabi_ddiv+0x472>
   1467e:	d100      	bne.n	14682 <__aeabi_ddiv+0x202>
   14680:	e134      	b.n	148ec <__aeabi_ddiv+0x46c>
   14682:	2300      	movs	r3, #0
   14684:	4646      	mov	r6, r8
   14686:	464d      	mov	r5, r9
   14688:	469a      	mov	sl, r3
   1468a:	3c01      	subs	r4, #1
   1468c:	465b      	mov	r3, fp
   1468e:	0e0a      	lsrs	r2, r1, #24
   14690:	021b      	lsls	r3, r3, #8
   14692:	431a      	orrs	r2, r3
   14694:	020b      	lsls	r3, r1, #8
   14696:	0c17      	lsrs	r7, r2, #16
   14698:	9303      	str	r3, [sp, #12]
   1469a:	0413      	lsls	r3, r2, #16
   1469c:	0c1b      	lsrs	r3, r3, #16
   1469e:	0039      	movs	r1, r7
   146a0:	0028      	movs	r0, r5
   146a2:	4690      	mov	r8, r2
   146a4:	9301      	str	r3, [sp, #4]
   146a6:	f7fe f9f5 	bl	12a94 <__udivsi3>
   146aa:	0002      	movs	r2, r0
   146ac:	9b01      	ldr	r3, [sp, #4]
   146ae:	4683      	mov	fp, r0
   146b0:	435a      	muls	r2, r3
   146b2:	0028      	movs	r0, r5
   146b4:	0039      	movs	r1, r7
   146b6:	4691      	mov	r9, r2
   146b8:	f7fe fa72 	bl	12ba0 <__aeabi_uidivmod>
   146bc:	0c35      	lsrs	r5, r6, #16
   146be:	0409      	lsls	r1, r1, #16
   146c0:	430d      	orrs	r5, r1
   146c2:	45a9      	cmp	r9, r5
   146c4:	d90d      	bls.n	146e2 <__aeabi_ddiv+0x262>
   146c6:	465b      	mov	r3, fp
   146c8:	4445      	add	r5, r8
   146ca:	3b01      	subs	r3, #1
   146cc:	45a8      	cmp	r8, r5
   146ce:	d900      	bls.n	146d2 <__aeabi_ddiv+0x252>
   146d0:	e13a      	b.n	14948 <__aeabi_ddiv+0x4c8>
   146d2:	45a9      	cmp	r9, r5
   146d4:	d800      	bhi.n	146d8 <__aeabi_ddiv+0x258>
   146d6:	e137      	b.n	14948 <__aeabi_ddiv+0x4c8>
   146d8:	2302      	movs	r3, #2
   146da:	425b      	negs	r3, r3
   146dc:	469c      	mov	ip, r3
   146de:	4445      	add	r5, r8
   146e0:	44e3      	add	fp, ip
   146e2:	464b      	mov	r3, r9
   146e4:	1aeb      	subs	r3, r5, r3
   146e6:	0039      	movs	r1, r7
   146e8:	0018      	movs	r0, r3
   146ea:	9304      	str	r3, [sp, #16]
   146ec:	f7fe f9d2 	bl	12a94 <__udivsi3>
   146f0:	9b01      	ldr	r3, [sp, #4]
   146f2:	0005      	movs	r5, r0
   146f4:	4343      	muls	r3, r0
   146f6:	0039      	movs	r1, r7
   146f8:	9804      	ldr	r0, [sp, #16]
   146fa:	4699      	mov	r9, r3
   146fc:	f7fe fa50 	bl	12ba0 <__aeabi_uidivmod>
   14700:	0433      	lsls	r3, r6, #16
   14702:	0409      	lsls	r1, r1, #16
   14704:	0c1b      	lsrs	r3, r3, #16
   14706:	430b      	orrs	r3, r1
   14708:	4599      	cmp	r9, r3
   1470a:	d909      	bls.n	14720 <__aeabi_ddiv+0x2a0>
   1470c:	4443      	add	r3, r8
   1470e:	1e6a      	subs	r2, r5, #1
   14710:	4598      	cmp	r8, r3
   14712:	d900      	bls.n	14716 <__aeabi_ddiv+0x296>
   14714:	e11a      	b.n	1494c <__aeabi_ddiv+0x4cc>
   14716:	4599      	cmp	r9, r3
   14718:	d800      	bhi.n	1471c <__aeabi_ddiv+0x29c>
   1471a:	e117      	b.n	1494c <__aeabi_ddiv+0x4cc>
   1471c:	3d02      	subs	r5, #2
   1471e:	4443      	add	r3, r8
   14720:	464a      	mov	r2, r9
   14722:	1a9b      	subs	r3, r3, r2
   14724:	465a      	mov	r2, fp
   14726:	0412      	lsls	r2, r2, #16
   14728:	432a      	orrs	r2, r5
   1472a:	9903      	ldr	r1, [sp, #12]
   1472c:	4693      	mov	fp, r2
   1472e:	0c10      	lsrs	r0, r2, #16
   14730:	0c0a      	lsrs	r2, r1, #16
   14732:	4691      	mov	r9, r2
   14734:	0409      	lsls	r1, r1, #16
   14736:	465a      	mov	r2, fp
   14738:	0c09      	lsrs	r1, r1, #16
   1473a:	464e      	mov	r6, r9
   1473c:	000d      	movs	r5, r1
   1473e:	0412      	lsls	r2, r2, #16
   14740:	0c12      	lsrs	r2, r2, #16
   14742:	4345      	muls	r5, r0
   14744:	9105      	str	r1, [sp, #20]
   14746:	4351      	muls	r1, r2
   14748:	4372      	muls	r2, r6
   1474a:	4370      	muls	r0, r6
   1474c:	1952      	adds	r2, r2, r5
   1474e:	0c0e      	lsrs	r6, r1, #16
   14750:	18b2      	adds	r2, r6, r2
   14752:	4295      	cmp	r5, r2
   14754:	d903      	bls.n	1475e <__aeabi_ddiv+0x2de>
   14756:	2580      	movs	r5, #128	; 0x80
   14758:	026d      	lsls	r5, r5, #9
   1475a:	46ac      	mov	ip, r5
   1475c:	4460      	add	r0, ip
   1475e:	0c15      	lsrs	r5, r2, #16
   14760:	0409      	lsls	r1, r1, #16
   14762:	0412      	lsls	r2, r2, #16
   14764:	0c09      	lsrs	r1, r1, #16
   14766:	1828      	adds	r0, r5, r0
   14768:	1852      	adds	r2, r2, r1
   1476a:	4283      	cmp	r3, r0
   1476c:	d200      	bcs.n	14770 <__aeabi_ddiv+0x2f0>
   1476e:	e0ce      	b.n	1490e <__aeabi_ddiv+0x48e>
   14770:	d100      	bne.n	14774 <__aeabi_ddiv+0x2f4>
   14772:	e0c8      	b.n	14906 <__aeabi_ddiv+0x486>
   14774:	1a1d      	subs	r5, r3, r0
   14776:	4653      	mov	r3, sl
   14778:	1a9e      	subs	r6, r3, r2
   1477a:	45b2      	cmp	sl, r6
   1477c:	4192      	sbcs	r2, r2
   1477e:	4252      	negs	r2, r2
   14780:	1aab      	subs	r3, r5, r2
   14782:	469a      	mov	sl, r3
   14784:	4598      	cmp	r8, r3
   14786:	d100      	bne.n	1478a <__aeabi_ddiv+0x30a>
   14788:	e117      	b.n	149ba <__aeabi_ddiv+0x53a>
   1478a:	0039      	movs	r1, r7
   1478c:	0018      	movs	r0, r3
   1478e:	f7fe f981 	bl	12a94 <__udivsi3>
   14792:	9b01      	ldr	r3, [sp, #4]
   14794:	0005      	movs	r5, r0
   14796:	4343      	muls	r3, r0
   14798:	0039      	movs	r1, r7
   1479a:	4650      	mov	r0, sl
   1479c:	9304      	str	r3, [sp, #16]
   1479e:	f7fe f9ff 	bl	12ba0 <__aeabi_uidivmod>
   147a2:	9804      	ldr	r0, [sp, #16]
   147a4:	040b      	lsls	r3, r1, #16
   147a6:	0c31      	lsrs	r1, r6, #16
   147a8:	4319      	orrs	r1, r3
   147aa:	4288      	cmp	r0, r1
   147ac:	d909      	bls.n	147c2 <__aeabi_ddiv+0x342>
   147ae:	4441      	add	r1, r8
   147b0:	1e6b      	subs	r3, r5, #1
   147b2:	4588      	cmp	r8, r1
   147b4:	d900      	bls.n	147b8 <__aeabi_ddiv+0x338>
   147b6:	e107      	b.n	149c8 <__aeabi_ddiv+0x548>
   147b8:	4288      	cmp	r0, r1
   147ba:	d800      	bhi.n	147be <__aeabi_ddiv+0x33e>
   147bc:	e104      	b.n	149c8 <__aeabi_ddiv+0x548>
   147be:	3d02      	subs	r5, #2
   147c0:	4441      	add	r1, r8
   147c2:	9b04      	ldr	r3, [sp, #16]
   147c4:	1acb      	subs	r3, r1, r3
   147c6:	0018      	movs	r0, r3
   147c8:	0039      	movs	r1, r7
   147ca:	9304      	str	r3, [sp, #16]
   147cc:	f7fe f962 	bl	12a94 <__udivsi3>
   147d0:	9b01      	ldr	r3, [sp, #4]
   147d2:	4682      	mov	sl, r0
   147d4:	4343      	muls	r3, r0
   147d6:	0039      	movs	r1, r7
   147d8:	9804      	ldr	r0, [sp, #16]
   147da:	9301      	str	r3, [sp, #4]
   147dc:	f7fe f9e0 	bl	12ba0 <__aeabi_uidivmod>
   147e0:	9801      	ldr	r0, [sp, #4]
   147e2:	040b      	lsls	r3, r1, #16
   147e4:	0431      	lsls	r1, r6, #16
   147e6:	0c09      	lsrs	r1, r1, #16
   147e8:	4319      	orrs	r1, r3
   147ea:	4288      	cmp	r0, r1
   147ec:	d90d      	bls.n	1480a <__aeabi_ddiv+0x38a>
   147ee:	4653      	mov	r3, sl
   147f0:	4441      	add	r1, r8
   147f2:	3b01      	subs	r3, #1
   147f4:	4588      	cmp	r8, r1
   147f6:	d900      	bls.n	147fa <__aeabi_ddiv+0x37a>
   147f8:	e0e8      	b.n	149cc <__aeabi_ddiv+0x54c>
   147fa:	4288      	cmp	r0, r1
   147fc:	d800      	bhi.n	14800 <__aeabi_ddiv+0x380>
   147fe:	e0e5      	b.n	149cc <__aeabi_ddiv+0x54c>
   14800:	2302      	movs	r3, #2
   14802:	425b      	negs	r3, r3
   14804:	469c      	mov	ip, r3
   14806:	4441      	add	r1, r8
   14808:	44e2      	add	sl, ip
   1480a:	9b01      	ldr	r3, [sp, #4]
   1480c:	042d      	lsls	r5, r5, #16
   1480e:	1ace      	subs	r6, r1, r3
   14810:	4651      	mov	r1, sl
   14812:	4329      	orrs	r1, r5
   14814:	9d05      	ldr	r5, [sp, #20]
   14816:	464f      	mov	r7, r9
   14818:	002a      	movs	r2, r5
   1481a:	040b      	lsls	r3, r1, #16
   1481c:	0c08      	lsrs	r0, r1, #16
   1481e:	0c1b      	lsrs	r3, r3, #16
   14820:	435a      	muls	r2, r3
   14822:	4345      	muls	r5, r0
   14824:	437b      	muls	r3, r7
   14826:	4378      	muls	r0, r7
   14828:	195b      	adds	r3, r3, r5
   1482a:	0c17      	lsrs	r7, r2, #16
   1482c:	18fb      	adds	r3, r7, r3
   1482e:	429d      	cmp	r5, r3
   14830:	d903      	bls.n	1483a <__aeabi_ddiv+0x3ba>
   14832:	2580      	movs	r5, #128	; 0x80
   14834:	026d      	lsls	r5, r5, #9
   14836:	46ac      	mov	ip, r5
   14838:	4460      	add	r0, ip
   1483a:	0c1d      	lsrs	r5, r3, #16
   1483c:	0412      	lsls	r2, r2, #16
   1483e:	041b      	lsls	r3, r3, #16
   14840:	0c12      	lsrs	r2, r2, #16
   14842:	1828      	adds	r0, r5, r0
   14844:	189b      	adds	r3, r3, r2
   14846:	4286      	cmp	r6, r0
   14848:	d200      	bcs.n	1484c <__aeabi_ddiv+0x3cc>
   1484a:	e093      	b.n	14974 <__aeabi_ddiv+0x4f4>
   1484c:	d100      	bne.n	14850 <__aeabi_ddiv+0x3d0>
   1484e:	e08e      	b.n	1496e <__aeabi_ddiv+0x4ee>
   14850:	2301      	movs	r3, #1
   14852:	4319      	orrs	r1, r3
   14854:	4ba0      	ldr	r3, [pc, #640]	; (14ad8 <__aeabi_ddiv+0x658>)
   14856:	18e3      	adds	r3, r4, r3
   14858:	2b00      	cmp	r3, #0
   1485a:	dc00      	bgt.n	1485e <__aeabi_ddiv+0x3de>
   1485c:	e099      	b.n	14992 <__aeabi_ddiv+0x512>
   1485e:	074a      	lsls	r2, r1, #29
   14860:	d000      	beq.n	14864 <__aeabi_ddiv+0x3e4>
   14862:	e09e      	b.n	149a2 <__aeabi_ddiv+0x522>
   14864:	465a      	mov	r2, fp
   14866:	01d2      	lsls	r2, r2, #7
   14868:	d506      	bpl.n	14878 <__aeabi_ddiv+0x3f8>
   1486a:	465a      	mov	r2, fp
   1486c:	4b9b      	ldr	r3, [pc, #620]	; (14adc <__aeabi_ddiv+0x65c>)
   1486e:	401a      	ands	r2, r3
   14870:	2380      	movs	r3, #128	; 0x80
   14872:	4693      	mov	fp, r2
   14874:	00db      	lsls	r3, r3, #3
   14876:	18e3      	adds	r3, r4, r3
   14878:	4a99      	ldr	r2, [pc, #612]	; (14ae0 <__aeabi_ddiv+0x660>)
   1487a:	4293      	cmp	r3, r2
   1487c:	dd68      	ble.n	14950 <__aeabi_ddiv+0x4d0>
   1487e:	2301      	movs	r3, #1
   14880:	9a02      	ldr	r2, [sp, #8]
   14882:	4c98      	ldr	r4, [pc, #608]	; (14ae4 <__aeabi_ddiv+0x664>)
   14884:	401a      	ands	r2, r3
   14886:	2300      	movs	r3, #0
   14888:	4694      	mov	ip, r2
   1488a:	4698      	mov	r8, r3
   1488c:	2200      	movs	r2, #0
   1488e:	e6c5      	b.n	1461c <__aeabi_ddiv+0x19c>
   14890:	2280      	movs	r2, #128	; 0x80
   14892:	464b      	mov	r3, r9
   14894:	0312      	lsls	r2, r2, #12
   14896:	4213      	tst	r3, r2
   14898:	d00a      	beq.n	148b0 <__aeabi_ddiv+0x430>
   1489a:	465b      	mov	r3, fp
   1489c:	4213      	tst	r3, r2
   1489e:	d106      	bne.n	148ae <__aeabi_ddiv+0x42e>
   148a0:	431a      	orrs	r2, r3
   148a2:	0312      	lsls	r2, r2, #12
   148a4:	0b12      	lsrs	r2, r2, #12
   148a6:	46ac      	mov	ip, r5
   148a8:	4688      	mov	r8, r1
   148aa:	4c8e      	ldr	r4, [pc, #568]	; (14ae4 <__aeabi_ddiv+0x664>)
   148ac:	e6b6      	b.n	1461c <__aeabi_ddiv+0x19c>
   148ae:	464b      	mov	r3, r9
   148b0:	431a      	orrs	r2, r3
   148b2:	0312      	lsls	r2, r2, #12
   148b4:	0b12      	lsrs	r2, r2, #12
   148b6:	46bc      	mov	ip, r7
   148b8:	4c8a      	ldr	r4, [pc, #552]	; (14ae4 <__aeabi_ddiv+0x664>)
   148ba:	e6af      	b.n	1461c <__aeabi_ddiv+0x19c>
   148bc:	0003      	movs	r3, r0
   148be:	465a      	mov	r2, fp
   148c0:	3b28      	subs	r3, #40	; 0x28
   148c2:	409a      	lsls	r2, r3
   148c4:	2300      	movs	r3, #0
   148c6:	4691      	mov	r9, r2
   148c8:	4698      	mov	r8, r3
   148ca:	e657      	b.n	1457c <__aeabi_ddiv+0xfc>
   148cc:	4658      	mov	r0, fp
   148ce:	f001 f82b 	bl	15928 <__clzsi2>
   148d2:	3020      	adds	r0, #32
   148d4:	e640      	b.n	14558 <__aeabi_ddiv+0xd8>
   148d6:	0003      	movs	r3, r0
   148d8:	4652      	mov	r2, sl
   148da:	3b28      	subs	r3, #40	; 0x28
   148dc:	409a      	lsls	r2, r3
   148de:	2100      	movs	r1, #0
   148e0:	4693      	mov	fp, r2
   148e2:	e677      	b.n	145d4 <__aeabi_ddiv+0x154>
   148e4:	f001 f820 	bl	15928 <__clzsi2>
   148e8:	3020      	adds	r0, #32
   148ea:	e65f      	b.n	145ac <__aeabi_ddiv+0x12c>
   148ec:	4588      	cmp	r8, r1
   148ee:	d200      	bcs.n	148f2 <__aeabi_ddiv+0x472>
   148f0:	e6c7      	b.n	14682 <__aeabi_ddiv+0x202>
   148f2:	464b      	mov	r3, r9
   148f4:	07de      	lsls	r6, r3, #31
   148f6:	085d      	lsrs	r5, r3, #1
   148f8:	4643      	mov	r3, r8
   148fa:	085b      	lsrs	r3, r3, #1
   148fc:	431e      	orrs	r6, r3
   148fe:	4643      	mov	r3, r8
   14900:	07db      	lsls	r3, r3, #31
   14902:	469a      	mov	sl, r3
   14904:	e6c2      	b.n	1468c <__aeabi_ddiv+0x20c>
   14906:	2500      	movs	r5, #0
   14908:	4592      	cmp	sl, r2
   1490a:	d300      	bcc.n	1490e <__aeabi_ddiv+0x48e>
   1490c:	e733      	b.n	14776 <__aeabi_ddiv+0x2f6>
   1490e:	9e03      	ldr	r6, [sp, #12]
   14910:	4659      	mov	r1, fp
   14912:	46b4      	mov	ip, r6
   14914:	44e2      	add	sl, ip
   14916:	45b2      	cmp	sl, r6
   14918:	41ad      	sbcs	r5, r5
   1491a:	426d      	negs	r5, r5
   1491c:	4445      	add	r5, r8
   1491e:	18eb      	adds	r3, r5, r3
   14920:	3901      	subs	r1, #1
   14922:	4598      	cmp	r8, r3
   14924:	d207      	bcs.n	14936 <__aeabi_ddiv+0x4b6>
   14926:	4298      	cmp	r0, r3
   14928:	d900      	bls.n	1492c <__aeabi_ddiv+0x4ac>
   1492a:	e07f      	b.n	14a2c <__aeabi_ddiv+0x5ac>
   1492c:	d100      	bne.n	14930 <__aeabi_ddiv+0x4b0>
   1492e:	e0bc      	b.n	14aaa <__aeabi_ddiv+0x62a>
   14930:	1a1d      	subs	r5, r3, r0
   14932:	468b      	mov	fp, r1
   14934:	e71f      	b.n	14776 <__aeabi_ddiv+0x2f6>
   14936:	4598      	cmp	r8, r3
   14938:	d1fa      	bne.n	14930 <__aeabi_ddiv+0x4b0>
   1493a:	9d03      	ldr	r5, [sp, #12]
   1493c:	4555      	cmp	r5, sl
   1493e:	d9f2      	bls.n	14926 <__aeabi_ddiv+0x4a6>
   14940:	4643      	mov	r3, r8
   14942:	468b      	mov	fp, r1
   14944:	1a1d      	subs	r5, r3, r0
   14946:	e716      	b.n	14776 <__aeabi_ddiv+0x2f6>
   14948:	469b      	mov	fp, r3
   1494a:	e6ca      	b.n	146e2 <__aeabi_ddiv+0x262>
   1494c:	0015      	movs	r5, r2
   1494e:	e6e7      	b.n	14720 <__aeabi_ddiv+0x2a0>
   14950:	465a      	mov	r2, fp
   14952:	08c9      	lsrs	r1, r1, #3
   14954:	0752      	lsls	r2, r2, #29
   14956:	430a      	orrs	r2, r1
   14958:	055b      	lsls	r3, r3, #21
   1495a:	4690      	mov	r8, r2
   1495c:	0d5c      	lsrs	r4, r3, #21
   1495e:	465a      	mov	r2, fp
   14960:	2301      	movs	r3, #1
   14962:	9902      	ldr	r1, [sp, #8]
   14964:	0252      	lsls	r2, r2, #9
   14966:	4019      	ands	r1, r3
   14968:	0b12      	lsrs	r2, r2, #12
   1496a:	468c      	mov	ip, r1
   1496c:	e656      	b.n	1461c <__aeabi_ddiv+0x19c>
   1496e:	2b00      	cmp	r3, #0
   14970:	d100      	bne.n	14974 <__aeabi_ddiv+0x4f4>
   14972:	e76f      	b.n	14854 <__aeabi_ddiv+0x3d4>
   14974:	4446      	add	r6, r8
   14976:	1e4a      	subs	r2, r1, #1
   14978:	45b0      	cmp	r8, r6
   1497a:	d929      	bls.n	149d0 <__aeabi_ddiv+0x550>
   1497c:	0011      	movs	r1, r2
   1497e:	4286      	cmp	r6, r0
   14980:	d000      	beq.n	14984 <__aeabi_ddiv+0x504>
   14982:	e765      	b.n	14850 <__aeabi_ddiv+0x3d0>
   14984:	9a03      	ldr	r2, [sp, #12]
   14986:	4293      	cmp	r3, r2
   14988:	d000      	beq.n	1498c <__aeabi_ddiv+0x50c>
   1498a:	e761      	b.n	14850 <__aeabi_ddiv+0x3d0>
   1498c:	e762      	b.n	14854 <__aeabi_ddiv+0x3d4>
   1498e:	2101      	movs	r1, #1
   14990:	4249      	negs	r1, r1
   14992:	2001      	movs	r0, #1
   14994:	1ac2      	subs	r2, r0, r3
   14996:	2a38      	cmp	r2, #56	; 0x38
   14998:	dd21      	ble.n	149de <__aeabi_ddiv+0x55e>
   1499a:	9b02      	ldr	r3, [sp, #8]
   1499c:	4003      	ands	r3, r0
   1499e:	469c      	mov	ip, r3
   149a0:	e638      	b.n	14614 <__aeabi_ddiv+0x194>
   149a2:	220f      	movs	r2, #15
   149a4:	400a      	ands	r2, r1
   149a6:	2a04      	cmp	r2, #4
   149a8:	d100      	bne.n	149ac <__aeabi_ddiv+0x52c>
   149aa:	e75b      	b.n	14864 <__aeabi_ddiv+0x3e4>
   149ac:	000a      	movs	r2, r1
   149ae:	1d11      	adds	r1, r2, #4
   149b0:	4291      	cmp	r1, r2
   149b2:	4192      	sbcs	r2, r2
   149b4:	4252      	negs	r2, r2
   149b6:	4493      	add	fp, r2
   149b8:	e754      	b.n	14864 <__aeabi_ddiv+0x3e4>
   149ba:	4b47      	ldr	r3, [pc, #284]	; (14ad8 <__aeabi_ddiv+0x658>)
   149bc:	18e3      	adds	r3, r4, r3
   149be:	2b00      	cmp	r3, #0
   149c0:	dde5      	ble.n	1498e <__aeabi_ddiv+0x50e>
   149c2:	2201      	movs	r2, #1
   149c4:	4252      	negs	r2, r2
   149c6:	e7f2      	b.n	149ae <__aeabi_ddiv+0x52e>
   149c8:	001d      	movs	r5, r3
   149ca:	e6fa      	b.n	147c2 <__aeabi_ddiv+0x342>
   149cc:	469a      	mov	sl, r3
   149ce:	e71c      	b.n	1480a <__aeabi_ddiv+0x38a>
   149d0:	42b0      	cmp	r0, r6
   149d2:	d839      	bhi.n	14a48 <__aeabi_ddiv+0x5c8>
   149d4:	d06e      	beq.n	14ab4 <__aeabi_ddiv+0x634>
   149d6:	0011      	movs	r1, r2
   149d8:	e73a      	b.n	14850 <__aeabi_ddiv+0x3d0>
   149da:	9302      	str	r3, [sp, #8]
   149dc:	e73a      	b.n	14854 <__aeabi_ddiv+0x3d4>
   149de:	2a1f      	cmp	r2, #31
   149e0:	dc3c      	bgt.n	14a5c <__aeabi_ddiv+0x5dc>
   149e2:	2320      	movs	r3, #32
   149e4:	1a9b      	subs	r3, r3, r2
   149e6:	000c      	movs	r4, r1
   149e8:	4658      	mov	r0, fp
   149ea:	4099      	lsls	r1, r3
   149ec:	4098      	lsls	r0, r3
   149ee:	1e4b      	subs	r3, r1, #1
   149f0:	4199      	sbcs	r1, r3
   149f2:	465b      	mov	r3, fp
   149f4:	40d4      	lsrs	r4, r2
   149f6:	40d3      	lsrs	r3, r2
   149f8:	4320      	orrs	r0, r4
   149fa:	4308      	orrs	r0, r1
   149fc:	001a      	movs	r2, r3
   149fe:	0743      	lsls	r3, r0, #29
   14a00:	d009      	beq.n	14a16 <__aeabi_ddiv+0x596>
   14a02:	230f      	movs	r3, #15
   14a04:	4003      	ands	r3, r0
   14a06:	2b04      	cmp	r3, #4
   14a08:	d005      	beq.n	14a16 <__aeabi_ddiv+0x596>
   14a0a:	0001      	movs	r1, r0
   14a0c:	1d08      	adds	r0, r1, #4
   14a0e:	4288      	cmp	r0, r1
   14a10:	419b      	sbcs	r3, r3
   14a12:	425b      	negs	r3, r3
   14a14:	18d2      	adds	r2, r2, r3
   14a16:	0213      	lsls	r3, r2, #8
   14a18:	d53a      	bpl.n	14a90 <__aeabi_ddiv+0x610>
   14a1a:	2301      	movs	r3, #1
   14a1c:	9a02      	ldr	r2, [sp, #8]
   14a1e:	2401      	movs	r4, #1
   14a20:	401a      	ands	r2, r3
   14a22:	2300      	movs	r3, #0
   14a24:	4694      	mov	ip, r2
   14a26:	4698      	mov	r8, r3
   14a28:	2200      	movs	r2, #0
   14a2a:	e5f7      	b.n	1461c <__aeabi_ddiv+0x19c>
   14a2c:	2102      	movs	r1, #2
   14a2e:	4249      	negs	r1, r1
   14a30:	468c      	mov	ip, r1
   14a32:	9d03      	ldr	r5, [sp, #12]
   14a34:	44e3      	add	fp, ip
   14a36:	46ac      	mov	ip, r5
   14a38:	44e2      	add	sl, ip
   14a3a:	45aa      	cmp	sl, r5
   14a3c:	41ad      	sbcs	r5, r5
   14a3e:	426d      	negs	r5, r5
   14a40:	4445      	add	r5, r8
   14a42:	18ed      	adds	r5, r5, r3
   14a44:	1a2d      	subs	r5, r5, r0
   14a46:	e696      	b.n	14776 <__aeabi_ddiv+0x2f6>
   14a48:	1e8a      	subs	r2, r1, #2
   14a4a:	9903      	ldr	r1, [sp, #12]
   14a4c:	004d      	lsls	r5, r1, #1
   14a4e:	428d      	cmp	r5, r1
   14a50:	4189      	sbcs	r1, r1
   14a52:	4249      	negs	r1, r1
   14a54:	4441      	add	r1, r8
   14a56:	1876      	adds	r6, r6, r1
   14a58:	9503      	str	r5, [sp, #12]
   14a5a:	e78f      	b.n	1497c <__aeabi_ddiv+0x4fc>
   14a5c:	201f      	movs	r0, #31
   14a5e:	4240      	negs	r0, r0
   14a60:	1ac3      	subs	r3, r0, r3
   14a62:	4658      	mov	r0, fp
   14a64:	40d8      	lsrs	r0, r3
   14a66:	0003      	movs	r3, r0
   14a68:	2a20      	cmp	r2, #32
   14a6a:	d028      	beq.n	14abe <__aeabi_ddiv+0x63e>
   14a6c:	2040      	movs	r0, #64	; 0x40
   14a6e:	465d      	mov	r5, fp
   14a70:	1a82      	subs	r2, r0, r2
   14a72:	4095      	lsls	r5, r2
   14a74:	4329      	orrs	r1, r5
   14a76:	1e4a      	subs	r2, r1, #1
   14a78:	4191      	sbcs	r1, r2
   14a7a:	4319      	orrs	r1, r3
   14a7c:	2307      	movs	r3, #7
   14a7e:	2200      	movs	r2, #0
   14a80:	400b      	ands	r3, r1
   14a82:	d009      	beq.n	14a98 <__aeabi_ddiv+0x618>
   14a84:	230f      	movs	r3, #15
   14a86:	2200      	movs	r2, #0
   14a88:	400b      	ands	r3, r1
   14a8a:	0008      	movs	r0, r1
   14a8c:	2b04      	cmp	r3, #4
   14a8e:	d1bd      	bne.n	14a0c <__aeabi_ddiv+0x58c>
   14a90:	0001      	movs	r1, r0
   14a92:	0753      	lsls	r3, r2, #29
   14a94:	0252      	lsls	r2, r2, #9
   14a96:	0b12      	lsrs	r2, r2, #12
   14a98:	08c9      	lsrs	r1, r1, #3
   14a9a:	4319      	orrs	r1, r3
   14a9c:	2301      	movs	r3, #1
   14a9e:	4688      	mov	r8, r1
   14aa0:	9902      	ldr	r1, [sp, #8]
   14aa2:	2400      	movs	r4, #0
   14aa4:	4019      	ands	r1, r3
   14aa6:	468c      	mov	ip, r1
   14aa8:	e5b8      	b.n	1461c <__aeabi_ddiv+0x19c>
   14aaa:	4552      	cmp	r2, sl
   14aac:	d8be      	bhi.n	14a2c <__aeabi_ddiv+0x5ac>
   14aae:	468b      	mov	fp, r1
   14ab0:	2500      	movs	r5, #0
   14ab2:	e660      	b.n	14776 <__aeabi_ddiv+0x2f6>
   14ab4:	9d03      	ldr	r5, [sp, #12]
   14ab6:	429d      	cmp	r5, r3
   14ab8:	d3c6      	bcc.n	14a48 <__aeabi_ddiv+0x5c8>
   14aba:	0011      	movs	r1, r2
   14abc:	e762      	b.n	14984 <__aeabi_ddiv+0x504>
   14abe:	2500      	movs	r5, #0
   14ac0:	e7d8      	b.n	14a74 <__aeabi_ddiv+0x5f4>
   14ac2:	2280      	movs	r2, #128	; 0x80
   14ac4:	465b      	mov	r3, fp
   14ac6:	0312      	lsls	r2, r2, #12
   14ac8:	431a      	orrs	r2, r3
   14aca:	9b01      	ldr	r3, [sp, #4]
   14acc:	0312      	lsls	r2, r2, #12
   14ace:	0b12      	lsrs	r2, r2, #12
   14ad0:	469c      	mov	ip, r3
   14ad2:	4688      	mov	r8, r1
   14ad4:	4c03      	ldr	r4, [pc, #12]	; (14ae4 <__aeabi_ddiv+0x664>)
   14ad6:	e5a1      	b.n	1461c <__aeabi_ddiv+0x19c>
   14ad8:	000003ff 	.word	0x000003ff
   14adc:	feffffff 	.word	0xfeffffff
   14ae0:	000007fe 	.word	0x000007fe
   14ae4:	000007ff 	.word	0x000007ff

00014ae8 <__aeabi_dmul>:
   14ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
   14aea:	4657      	mov	r7, sl
   14aec:	4645      	mov	r5, r8
   14aee:	46de      	mov	lr, fp
   14af0:	464e      	mov	r6, r9
   14af2:	b5e0      	push	{r5, r6, r7, lr}
   14af4:	030c      	lsls	r4, r1, #12
   14af6:	4698      	mov	r8, r3
   14af8:	004e      	lsls	r6, r1, #1
   14afa:	0b23      	lsrs	r3, r4, #12
   14afc:	b087      	sub	sp, #28
   14afe:	0007      	movs	r7, r0
   14b00:	4692      	mov	sl, r2
   14b02:	469b      	mov	fp, r3
   14b04:	0d76      	lsrs	r6, r6, #21
   14b06:	0fcd      	lsrs	r5, r1, #31
   14b08:	2e00      	cmp	r6, #0
   14b0a:	d06b      	beq.n	14be4 <__aeabi_dmul+0xfc>
   14b0c:	4b6d      	ldr	r3, [pc, #436]	; (14cc4 <__aeabi_dmul+0x1dc>)
   14b0e:	429e      	cmp	r6, r3
   14b10:	d035      	beq.n	14b7e <__aeabi_dmul+0x96>
   14b12:	2480      	movs	r4, #128	; 0x80
   14b14:	465b      	mov	r3, fp
   14b16:	0f42      	lsrs	r2, r0, #29
   14b18:	0424      	lsls	r4, r4, #16
   14b1a:	00db      	lsls	r3, r3, #3
   14b1c:	4314      	orrs	r4, r2
   14b1e:	431c      	orrs	r4, r3
   14b20:	00c3      	lsls	r3, r0, #3
   14b22:	4699      	mov	r9, r3
   14b24:	4b68      	ldr	r3, [pc, #416]	; (14cc8 <__aeabi_dmul+0x1e0>)
   14b26:	46a3      	mov	fp, r4
   14b28:	469c      	mov	ip, r3
   14b2a:	2300      	movs	r3, #0
   14b2c:	2700      	movs	r7, #0
   14b2e:	4466      	add	r6, ip
   14b30:	9302      	str	r3, [sp, #8]
   14b32:	4643      	mov	r3, r8
   14b34:	031c      	lsls	r4, r3, #12
   14b36:	005a      	lsls	r2, r3, #1
   14b38:	0fdb      	lsrs	r3, r3, #31
   14b3a:	4650      	mov	r0, sl
   14b3c:	0b24      	lsrs	r4, r4, #12
   14b3e:	0d52      	lsrs	r2, r2, #21
   14b40:	4698      	mov	r8, r3
   14b42:	d100      	bne.n	14b46 <__aeabi_dmul+0x5e>
   14b44:	e076      	b.n	14c34 <__aeabi_dmul+0x14c>
   14b46:	4b5f      	ldr	r3, [pc, #380]	; (14cc4 <__aeabi_dmul+0x1dc>)
   14b48:	429a      	cmp	r2, r3
   14b4a:	d06d      	beq.n	14c28 <__aeabi_dmul+0x140>
   14b4c:	2380      	movs	r3, #128	; 0x80
   14b4e:	0f41      	lsrs	r1, r0, #29
   14b50:	041b      	lsls	r3, r3, #16
   14b52:	430b      	orrs	r3, r1
   14b54:	495c      	ldr	r1, [pc, #368]	; (14cc8 <__aeabi_dmul+0x1e0>)
   14b56:	00e4      	lsls	r4, r4, #3
   14b58:	468c      	mov	ip, r1
   14b5a:	431c      	orrs	r4, r3
   14b5c:	00c3      	lsls	r3, r0, #3
   14b5e:	2000      	movs	r0, #0
   14b60:	4462      	add	r2, ip
   14b62:	4641      	mov	r1, r8
   14b64:	18b6      	adds	r6, r6, r2
   14b66:	4069      	eors	r1, r5
   14b68:	1c72      	adds	r2, r6, #1
   14b6a:	9101      	str	r1, [sp, #4]
   14b6c:	4694      	mov	ip, r2
   14b6e:	4307      	orrs	r7, r0
   14b70:	2f0f      	cmp	r7, #15
   14b72:	d900      	bls.n	14b76 <__aeabi_dmul+0x8e>
   14b74:	e0b0      	b.n	14cd8 <__aeabi_dmul+0x1f0>
   14b76:	4a55      	ldr	r2, [pc, #340]	; (14ccc <__aeabi_dmul+0x1e4>)
   14b78:	00bf      	lsls	r7, r7, #2
   14b7a:	59d2      	ldr	r2, [r2, r7]
   14b7c:	4697      	mov	pc, r2
   14b7e:	465b      	mov	r3, fp
   14b80:	4303      	orrs	r3, r0
   14b82:	4699      	mov	r9, r3
   14b84:	d000      	beq.n	14b88 <__aeabi_dmul+0xa0>
   14b86:	e087      	b.n	14c98 <__aeabi_dmul+0x1b0>
   14b88:	2300      	movs	r3, #0
   14b8a:	469b      	mov	fp, r3
   14b8c:	3302      	adds	r3, #2
   14b8e:	2708      	movs	r7, #8
   14b90:	9302      	str	r3, [sp, #8]
   14b92:	e7ce      	b.n	14b32 <__aeabi_dmul+0x4a>
   14b94:	4642      	mov	r2, r8
   14b96:	9201      	str	r2, [sp, #4]
   14b98:	2802      	cmp	r0, #2
   14b9a:	d067      	beq.n	14c6c <__aeabi_dmul+0x184>
   14b9c:	2803      	cmp	r0, #3
   14b9e:	d100      	bne.n	14ba2 <__aeabi_dmul+0xba>
   14ba0:	e20e      	b.n	14fc0 <__aeabi_dmul+0x4d8>
   14ba2:	2801      	cmp	r0, #1
   14ba4:	d000      	beq.n	14ba8 <__aeabi_dmul+0xc0>
   14ba6:	e162      	b.n	14e6e <__aeabi_dmul+0x386>
   14ba8:	2300      	movs	r3, #0
   14baa:	2400      	movs	r4, #0
   14bac:	2200      	movs	r2, #0
   14bae:	4699      	mov	r9, r3
   14bb0:	9901      	ldr	r1, [sp, #4]
   14bb2:	4001      	ands	r1, r0
   14bb4:	b2cd      	uxtb	r5, r1
   14bb6:	2100      	movs	r1, #0
   14bb8:	0312      	lsls	r2, r2, #12
   14bba:	0d0b      	lsrs	r3, r1, #20
   14bbc:	0b12      	lsrs	r2, r2, #12
   14bbe:	051b      	lsls	r3, r3, #20
   14bc0:	4313      	orrs	r3, r2
   14bc2:	4a43      	ldr	r2, [pc, #268]	; (14cd0 <__aeabi_dmul+0x1e8>)
   14bc4:	0524      	lsls	r4, r4, #20
   14bc6:	4013      	ands	r3, r2
   14bc8:	431c      	orrs	r4, r3
   14bca:	0064      	lsls	r4, r4, #1
   14bcc:	07ed      	lsls	r5, r5, #31
   14bce:	0864      	lsrs	r4, r4, #1
   14bd0:	432c      	orrs	r4, r5
   14bd2:	4648      	mov	r0, r9
   14bd4:	0021      	movs	r1, r4
   14bd6:	b007      	add	sp, #28
   14bd8:	bc3c      	pop	{r2, r3, r4, r5}
   14bda:	4690      	mov	r8, r2
   14bdc:	4699      	mov	r9, r3
   14bde:	46a2      	mov	sl, r4
   14be0:	46ab      	mov	fp, r5
   14be2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14be4:	4303      	orrs	r3, r0
   14be6:	4699      	mov	r9, r3
   14be8:	d04f      	beq.n	14c8a <__aeabi_dmul+0x1a2>
   14bea:	465b      	mov	r3, fp
   14bec:	2b00      	cmp	r3, #0
   14bee:	d100      	bne.n	14bf2 <__aeabi_dmul+0x10a>
   14bf0:	e189      	b.n	14f06 <__aeabi_dmul+0x41e>
   14bf2:	4658      	mov	r0, fp
   14bf4:	f000 fe98 	bl	15928 <__clzsi2>
   14bf8:	0003      	movs	r3, r0
   14bfa:	3b0b      	subs	r3, #11
   14bfc:	2b1c      	cmp	r3, #28
   14bfe:	dd00      	ble.n	14c02 <__aeabi_dmul+0x11a>
   14c00:	e17a      	b.n	14ef8 <__aeabi_dmul+0x410>
   14c02:	221d      	movs	r2, #29
   14c04:	1ad3      	subs	r3, r2, r3
   14c06:	003a      	movs	r2, r7
   14c08:	0001      	movs	r1, r0
   14c0a:	465c      	mov	r4, fp
   14c0c:	40da      	lsrs	r2, r3
   14c0e:	3908      	subs	r1, #8
   14c10:	408c      	lsls	r4, r1
   14c12:	0013      	movs	r3, r2
   14c14:	408f      	lsls	r7, r1
   14c16:	4323      	orrs	r3, r4
   14c18:	469b      	mov	fp, r3
   14c1a:	46b9      	mov	r9, r7
   14c1c:	2300      	movs	r3, #0
   14c1e:	4e2d      	ldr	r6, [pc, #180]	; (14cd4 <__aeabi_dmul+0x1ec>)
   14c20:	2700      	movs	r7, #0
   14c22:	1a36      	subs	r6, r6, r0
   14c24:	9302      	str	r3, [sp, #8]
   14c26:	e784      	b.n	14b32 <__aeabi_dmul+0x4a>
   14c28:	4653      	mov	r3, sl
   14c2a:	4323      	orrs	r3, r4
   14c2c:	d12a      	bne.n	14c84 <__aeabi_dmul+0x19c>
   14c2e:	2400      	movs	r4, #0
   14c30:	2002      	movs	r0, #2
   14c32:	e796      	b.n	14b62 <__aeabi_dmul+0x7a>
   14c34:	4653      	mov	r3, sl
   14c36:	4323      	orrs	r3, r4
   14c38:	d020      	beq.n	14c7c <__aeabi_dmul+0x194>
   14c3a:	2c00      	cmp	r4, #0
   14c3c:	d100      	bne.n	14c40 <__aeabi_dmul+0x158>
   14c3e:	e157      	b.n	14ef0 <__aeabi_dmul+0x408>
   14c40:	0020      	movs	r0, r4
   14c42:	f000 fe71 	bl	15928 <__clzsi2>
   14c46:	0003      	movs	r3, r0
   14c48:	3b0b      	subs	r3, #11
   14c4a:	2b1c      	cmp	r3, #28
   14c4c:	dd00      	ble.n	14c50 <__aeabi_dmul+0x168>
   14c4e:	e149      	b.n	14ee4 <__aeabi_dmul+0x3fc>
   14c50:	211d      	movs	r1, #29
   14c52:	1acb      	subs	r3, r1, r3
   14c54:	4651      	mov	r1, sl
   14c56:	0002      	movs	r2, r0
   14c58:	40d9      	lsrs	r1, r3
   14c5a:	4653      	mov	r3, sl
   14c5c:	3a08      	subs	r2, #8
   14c5e:	4094      	lsls	r4, r2
   14c60:	4093      	lsls	r3, r2
   14c62:	430c      	orrs	r4, r1
   14c64:	4a1b      	ldr	r2, [pc, #108]	; (14cd4 <__aeabi_dmul+0x1ec>)
   14c66:	1a12      	subs	r2, r2, r0
   14c68:	2000      	movs	r0, #0
   14c6a:	e77a      	b.n	14b62 <__aeabi_dmul+0x7a>
   14c6c:	2501      	movs	r5, #1
   14c6e:	9b01      	ldr	r3, [sp, #4]
   14c70:	4c14      	ldr	r4, [pc, #80]	; (14cc4 <__aeabi_dmul+0x1dc>)
   14c72:	401d      	ands	r5, r3
   14c74:	2300      	movs	r3, #0
   14c76:	2200      	movs	r2, #0
   14c78:	4699      	mov	r9, r3
   14c7a:	e79c      	b.n	14bb6 <__aeabi_dmul+0xce>
   14c7c:	2400      	movs	r4, #0
   14c7e:	2200      	movs	r2, #0
   14c80:	2001      	movs	r0, #1
   14c82:	e76e      	b.n	14b62 <__aeabi_dmul+0x7a>
   14c84:	4653      	mov	r3, sl
   14c86:	2003      	movs	r0, #3
   14c88:	e76b      	b.n	14b62 <__aeabi_dmul+0x7a>
   14c8a:	2300      	movs	r3, #0
   14c8c:	469b      	mov	fp, r3
   14c8e:	3301      	adds	r3, #1
   14c90:	2704      	movs	r7, #4
   14c92:	2600      	movs	r6, #0
   14c94:	9302      	str	r3, [sp, #8]
   14c96:	e74c      	b.n	14b32 <__aeabi_dmul+0x4a>
   14c98:	2303      	movs	r3, #3
   14c9a:	4681      	mov	r9, r0
   14c9c:	270c      	movs	r7, #12
   14c9e:	9302      	str	r3, [sp, #8]
   14ca0:	e747      	b.n	14b32 <__aeabi_dmul+0x4a>
   14ca2:	2280      	movs	r2, #128	; 0x80
   14ca4:	2300      	movs	r3, #0
   14ca6:	2500      	movs	r5, #0
   14ca8:	0312      	lsls	r2, r2, #12
   14caa:	4699      	mov	r9, r3
   14cac:	4c05      	ldr	r4, [pc, #20]	; (14cc4 <__aeabi_dmul+0x1dc>)
   14cae:	e782      	b.n	14bb6 <__aeabi_dmul+0xce>
   14cb0:	465c      	mov	r4, fp
   14cb2:	464b      	mov	r3, r9
   14cb4:	9802      	ldr	r0, [sp, #8]
   14cb6:	e76f      	b.n	14b98 <__aeabi_dmul+0xb0>
   14cb8:	465c      	mov	r4, fp
   14cba:	464b      	mov	r3, r9
   14cbc:	9501      	str	r5, [sp, #4]
   14cbe:	9802      	ldr	r0, [sp, #8]
   14cc0:	e76a      	b.n	14b98 <__aeabi_dmul+0xb0>
   14cc2:	46c0      	nop			; (mov r8, r8)
   14cc4:	000007ff 	.word	0x000007ff
   14cc8:	fffffc01 	.word	0xfffffc01
   14ccc:	0001dbd4 	.word	0x0001dbd4
   14cd0:	800fffff 	.word	0x800fffff
   14cd4:	fffffc0d 	.word	0xfffffc0d
   14cd8:	464a      	mov	r2, r9
   14cda:	4649      	mov	r1, r9
   14cdc:	0c17      	lsrs	r7, r2, #16
   14cde:	0c1a      	lsrs	r2, r3, #16
   14ce0:	041b      	lsls	r3, r3, #16
   14ce2:	0c1b      	lsrs	r3, r3, #16
   14ce4:	0408      	lsls	r0, r1, #16
   14ce6:	0019      	movs	r1, r3
   14ce8:	0c00      	lsrs	r0, r0, #16
   14cea:	4341      	muls	r1, r0
   14cec:	0015      	movs	r5, r2
   14cee:	4688      	mov	r8, r1
   14cf0:	0019      	movs	r1, r3
   14cf2:	437d      	muls	r5, r7
   14cf4:	4379      	muls	r1, r7
   14cf6:	9503      	str	r5, [sp, #12]
   14cf8:	4689      	mov	r9, r1
   14cfa:	0029      	movs	r1, r5
   14cfc:	0015      	movs	r5, r2
   14cfe:	4345      	muls	r5, r0
   14d00:	444d      	add	r5, r9
   14d02:	9502      	str	r5, [sp, #8]
   14d04:	4645      	mov	r5, r8
   14d06:	0c2d      	lsrs	r5, r5, #16
   14d08:	46aa      	mov	sl, r5
   14d0a:	9d02      	ldr	r5, [sp, #8]
   14d0c:	4455      	add	r5, sl
   14d0e:	45a9      	cmp	r9, r5
   14d10:	d906      	bls.n	14d20 <__aeabi_dmul+0x238>
   14d12:	468a      	mov	sl, r1
   14d14:	2180      	movs	r1, #128	; 0x80
   14d16:	0249      	lsls	r1, r1, #9
   14d18:	4689      	mov	r9, r1
   14d1a:	44ca      	add	sl, r9
   14d1c:	4651      	mov	r1, sl
   14d1e:	9103      	str	r1, [sp, #12]
   14d20:	0c29      	lsrs	r1, r5, #16
   14d22:	9104      	str	r1, [sp, #16]
   14d24:	4641      	mov	r1, r8
   14d26:	0409      	lsls	r1, r1, #16
   14d28:	042d      	lsls	r5, r5, #16
   14d2a:	0c09      	lsrs	r1, r1, #16
   14d2c:	4688      	mov	r8, r1
   14d2e:	0029      	movs	r1, r5
   14d30:	0c25      	lsrs	r5, r4, #16
   14d32:	0424      	lsls	r4, r4, #16
   14d34:	4441      	add	r1, r8
   14d36:	0c24      	lsrs	r4, r4, #16
   14d38:	9105      	str	r1, [sp, #20]
   14d3a:	0021      	movs	r1, r4
   14d3c:	4341      	muls	r1, r0
   14d3e:	4688      	mov	r8, r1
   14d40:	0021      	movs	r1, r4
   14d42:	4379      	muls	r1, r7
   14d44:	468a      	mov	sl, r1
   14d46:	4368      	muls	r0, r5
   14d48:	4641      	mov	r1, r8
   14d4a:	4450      	add	r0, sl
   14d4c:	4681      	mov	r9, r0
   14d4e:	0c08      	lsrs	r0, r1, #16
   14d50:	4448      	add	r0, r9
   14d52:	436f      	muls	r7, r5
   14d54:	4582      	cmp	sl, r0
   14d56:	d903      	bls.n	14d60 <__aeabi_dmul+0x278>
   14d58:	2180      	movs	r1, #128	; 0x80
   14d5a:	0249      	lsls	r1, r1, #9
   14d5c:	4689      	mov	r9, r1
   14d5e:	444f      	add	r7, r9
   14d60:	0c01      	lsrs	r1, r0, #16
   14d62:	4689      	mov	r9, r1
   14d64:	0039      	movs	r1, r7
   14d66:	4449      	add	r1, r9
   14d68:	9102      	str	r1, [sp, #8]
   14d6a:	4641      	mov	r1, r8
   14d6c:	040f      	lsls	r7, r1, #16
   14d6e:	9904      	ldr	r1, [sp, #16]
   14d70:	0c3f      	lsrs	r7, r7, #16
   14d72:	4688      	mov	r8, r1
   14d74:	0400      	lsls	r0, r0, #16
   14d76:	19c0      	adds	r0, r0, r7
   14d78:	4480      	add	r8, r0
   14d7a:	4641      	mov	r1, r8
   14d7c:	9104      	str	r1, [sp, #16]
   14d7e:	4659      	mov	r1, fp
   14d80:	0c0f      	lsrs	r7, r1, #16
   14d82:	0409      	lsls	r1, r1, #16
   14d84:	0c09      	lsrs	r1, r1, #16
   14d86:	4688      	mov	r8, r1
   14d88:	4359      	muls	r1, r3
   14d8a:	468a      	mov	sl, r1
   14d8c:	0039      	movs	r1, r7
   14d8e:	4351      	muls	r1, r2
   14d90:	4689      	mov	r9, r1
   14d92:	4641      	mov	r1, r8
   14d94:	434a      	muls	r2, r1
   14d96:	4651      	mov	r1, sl
   14d98:	0c09      	lsrs	r1, r1, #16
   14d9a:	468b      	mov	fp, r1
   14d9c:	437b      	muls	r3, r7
   14d9e:	18d2      	adds	r2, r2, r3
   14da0:	445a      	add	r2, fp
   14da2:	4293      	cmp	r3, r2
   14da4:	d903      	bls.n	14dae <__aeabi_dmul+0x2c6>
   14da6:	2380      	movs	r3, #128	; 0x80
   14da8:	025b      	lsls	r3, r3, #9
   14daa:	469b      	mov	fp, r3
   14dac:	44d9      	add	r9, fp
   14dae:	4651      	mov	r1, sl
   14db0:	0409      	lsls	r1, r1, #16
   14db2:	0c09      	lsrs	r1, r1, #16
   14db4:	468a      	mov	sl, r1
   14db6:	4641      	mov	r1, r8
   14db8:	4361      	muls	r1, r4
   14dba:	437c      	muls	r4, r7
   14dbc:	0c13      	lsrs	r3, r2, #16
   14dbe:	0412      	lsls	r2, r2, #16
   14dc0:	444b      	add	r3, r9
   14dc2:	4452      	add	r2, sl
   14dc4:	46a1      	mov	r9, r4
   14dc6:	468a      	mov	sl, r1
   14dc8:	003c      	movs	r4, r7
   14dca:	4641      	mov	r1, r8
   14dcc:	436c      	muls	r4, r5
   14dce:	434d      	muls	r5, r1
   14dd0:	4651      	mov	r1, sl
   14dd2:	444d      	add	r5, r9
   14dd4:	0c0f      	lsrs	r7, r1, #16
   14dd6:	197d      	adds	r5, r7, r5
   14dd8:	45a9      	cmp	r9, r5
   14dda:	d903      	bls.n	14de4 <__aeabi_dmul+0x2fc>
   14ddc:	2180      	movs	r1, #128	; 0x80
   14dde:	0249      	lsls	r1, r1, #9
   14de0:	4688      	mov	r8, r1
   14de2:	4444      	add	r4, r8
   14de4:	9f04      	ldr	r7, [sp, #16]
   14de6:	9903      	ldr	r1, [sp, #12]
   14de8:	46b8      	mov	r8, r7
   14dea:	4441      	add	r1, r8
   14dec:	468b      	mov	fp, r1
   14dee:	4583      	cmp	fp, r0
   14df0:	4180      	sbcs	r0, r0
   14df2:	4241      	negs	r1, r0
   14df4:	4688      	mov	r8, r1
   14df6:	4651      	mov	r1, sl
   14df8:	0408      	lsls	r0, r1, #16
   14dfa:	042f      	lsls	r7, r5, #16
   14dfc:	0c00      	lsrs	r0, r0, #16
   14dfe:	183f      	adds	r7, r7, r0
   14e00:	4658      	mov	r0, fp
   14e02:	9902      	ldr	r1, [sp, #8]
   14e04:	1810      	adds	r0, r2, r0
   14e06:	4689      	mov	r9, r1
   14e08:	4290      	cmp	r0, r2
   14e0a:	4192      	sbcs	r2, r2
   14e0c:	444f      	add	r7, r9
   14e0e:	46ba      	mov	sl, r7
   14e10:	4252      	negs	r2, r2
   14e12:	4699      	mov	r9, r3
   14e14:	4693      	mov	fp, r2
   14e16:	44c2      	add	sl, r8
   14e18:	44d1      	add	r9, sl
   14e1a:	44cb      	add	fp, r9
   14e1c:	428f      	cmp	r7, r1
   14e1e:	41bf      	sbcs	r7, r7
   14e20:	45c2      	cmp	sl, r8
   14e22:	4189      	sbcs	r1, r1
   14e24:	4599      	cmp	r9, r3
   14e26:	419b      	sbcs	r3, r3
   14e28:	4593      	cmp	fp, r2
   14e2a:	4192      	sbcs	r2, r2
   14e2c:	427f      	negs	r7, r7
   14e2e:	4249      	negs	r1, r1
   14e30:	0c2d      	lsrs	r5, r5, #16
   14e32:	4252      	negs	r2, r2
   14e34:	430f      	orrs	r7, r1
   14e36:	425b      	negs	r3, r3
   14e38:	4313      	orrs	r3, r2
   14e3a:	197f      	adds	r7, r7, r5
   14e3c:	18ff      	adds	r7, r7, r3
   14e3e:	465b      	mov	r3, fp
   14e40:	193c      	adds	r4, r7, r4
   14e42:	0ddb      	lsrs	r3, r3, #23
   14e44:	9a05      	ldr	r2, [sp, #20]
   14e46:	0264      	lsls	r4, r4, #9
   14e48:	431c      	orrs	r4, r3
   14e4a:	0243      	lsls	r3, r0, #9
   14e4c:	4313      	orrs	r3, r2
   14e4e:	1e5d      	subs	r5, r3, #1
   14e50:	41ab      	sbcs	r3, r5
   14e52:	465a      	mov	r2, fp
   14e54:	0dc0      	lsrs	r0, r0, #23
   14e56:	4303      	orrs	r3, r0
   14e58:	0252      	lsls	r2, r2, #9
   14e5a:	4313      	orrs	r3, r2
   14e5c:	01e2      	lsls	r2, r4, #7
   14e5e:	d556      	bpl.n	14f0e <__aeabi_dmul+0x426>
   14e60:	2001      	movs	r0, #1
   14e62:	085a      	lsrs	r2, r3, #1
   14e64:	4003      	ands	r3, r0
   14e66:	4313      	orrs	r3, r2
   14e68:	07e2      	lsls	r2, r4, #31
   14e6a:	4313      	orrs	r3, r2
   14e6c:	0864      	lsrs	r4, r4, #1
   14e6e:	485a      	ldr	r0, [pc, #360]	; (14fd8 <__aeabi_dmul+0x4f0>)
   14e70:	4460      	add	r0, ip
   14e72:	2800      	cmp	r0, #0
   14e74:	dd4d      	ble.n	14f12 <__aeabi_dmul+0x42a>
   14e76:	075a      	lsls	r2, r3, #29
   14e78:	d009      	beq.n	14e8e <__aeabi_dmul+0x3a6>
   14e7a:	220f      	movs	r2, #15
   14e7c:	401a      	ands	r2, r3
   14e7e:	2a04      	cmp	r2, #4
   14e80:	d005      	beq.n	14e8e <__aeabi_dmul+0x3a6>
   14e82:	1d1a      	adds	r2, r3, #4
   14e84:	429a      	cmp	r2, r3
   14e86:	419b      	sbcs	r3, r3
   14e88:	425b      	negs	r3, r3
   14e8a:	18e4      	adds	r4, r4, r3
   14e8c:	0013      	movs	r3, r2
   14e8e:	01e2      	lsls	r2, r4, #7
   14e90:	d504      	bpl.n	14e9c <__aeabi_dmul+0x3b4>
   14e92:	2080      	movs	r0, #128	; 0x80
   14e94:	4a51      	ldr	r2, [pc, #324]	; (14fdc <__aeabi_dmul+0x4f4>)
   14e96:	00c0      	lsls	r0, r0, #3
   14e98:	4014      	ands	r4, r2
   14e9a:	4460      	add	r0, ip
   14e9c:	4a50      	ldr	r2, [pc, #320]	; (14fe0 <__aeabi_dmul+0x4f8>)
   14e9e:	4290      	cmp	r0, r2
   14ea0:	dd00      	ble.n	14ea4 <__aeabi_dmul+0x3bc>
   14ea2:	e6e3      	b.n	14c6c <__aeabi_dmul+0x184>
   14ea4:	2501      	movs	r5, #1
   14ea6:	08db      	lsrs	r3, r3, #3
   14ea8:	0762      	lsls	r2, r4, #29
   14eaa:	431a      	orrs	r2, r3
   14eac:	0264      	lsls	r4, r4, #9
   14eae:	9b01      	ldr	r3, [sp, #4]
   14eb0:	4691      	mov	r9, r2
   14eb2:	0b22      	lsrs	r2, r4, #12
   14eb4:	0544      	lsls	r4, r0, #21
   14eb6:	0d64      	lsrs	r4, r4, #21
   14eb8:	401d      	ands	r5, r3
   14eba:	e67c      	b.n	14bb6 <__aeabi_dmul+0xce>
   14ebc:	2280      	movs	r2, #128	; 0x80
   14ebe:	4659      	mov	r1, fp
   14ec0:	0312      	lsls	r2, r2, #12
   14ec2:	4211      	tst	r1, r2
   14ec4:	d008      	beq.n	14ed8 <__aeabi_dmul+0x3f0>
   14ec6:	4214      	tst	r4, r2
   14ec8:	d106      	bne.n	14ed8 <__aeabi_dmul+0x3f0>
   14eca:	4322      	orrs	r2, r4
   14ecc:	0312      	lsls	r2, r2, #12
   14ece:	0b12      	lsrs	r2, r2, #12
   14ed0:	4645      	mov	r5, r8
   14ed2:	4699      	mov	r9, r3
   14ed4:	4c43      	ldr	r4, [pc, #268]	; (14fe4 <__aeabi_dmul+0x4fc>)
   14ed6:	e66e      	b.n	14bb6 <__aeabi_dmul+0xce>
   14ed8:	465b      	mov	r3, fp
   14eda:	431a      	orrs	r2, r3
   14edc:	0312      	lsls	r2, r2, #12
   14ede:	0b12      	lsrs	r2, r2, #12
   14ee0:	4c40      	ldr	r4, [pc, #256]	; (14fe4 <__aeabi_dmul+0x4fc>)
   14ee2:	e668      	b.n	14bb6 <__aeabi_dmul+0xce>
   14ee4:	0003      	movs	r3, r0
   14ee6:	4654      	mov	r4, sl
   14ee8:	3b28      	subs	r3, #40	; 0x28
   14eea:	409c      	lsls	r4, r3
   14eec:	2300      	movs	r3, #0
   14eee:	e6b9      	b.n	14c64 <__aeabi_dmul+0x17c>
   14ef0:	f000 fd1a 	bl	15928 <__clzsi2>
   14ef4:	3020      	adds	r0, #32
   14ef6:	e6a6      	b.n	14c46 <__aeabi_dmul+0x15e>
   14ef8:	0003      	movs	r3, r0
   14efa:	3b28      	subs	r3, #40	; 0x28
   14efc:	409f      	lsls	r7, r3
   14efe:	2300      	movs	r3, #0
   14f00:	46bb      	mov	fp, r7
   14f02:	4699      	mov	r9, r3
   14f04:	e68a      	b.n	14c1c <__aeabi_dmul+0x134>
   14f06:	f000 fd0f 	bl	15928 <__clzsi2>
   14f0a:	3020      	adds	r0, #32
   14f0c:	e674      	b.n	14bf8 <__aeabi_dmul+0x110>
   14f0e:	46b4      	mov	ip, r6
   14f10:	e7ad      	b.n	14e6e <__aeabi_dmul+0x386>
   14f12:	2501      	movs	r5, #1
   14f14:	1a2a      	subs	r2, r5, r0
   14f16:	2a38      	cmp	r2, #56	; 0x38
   14f18:	dd06      	ble.n	14f28 <__aeabi_dmul+0x440>
   14f1a:	9b01      	ldr	r3, [sp, #4]
   14f1c:	2400      	movs	r4, #0
   14f1e:	401d      	ands	r5, r3
   14f20:	2300      	movs	r3, #0
   14f22:	2200      	movs	r2, #0
   14f24:	4699      	mov	r9, r3
   14f26:	e646      	b.n	14bb6 <__aeabi_dmul+0xce>
   14f28:	2a1f      	cmp	r2, #31
   14f2a:	dc21      	bgt.n	14f70 <__aeabi_dmul+0x488>
   14f2c:	2520      	movs	r5, #32
   14f2e:	0020      	movs	r0, r4
   14f30:	1aad      	subs	r5, r5, r2
   14f32:	001e      	movs	r6, r3
   14f34:	40ab      	lsls	r3, r5
   14f36:	40a8      	lsls	r0, r5
   14f38:	40d6      	lsrs	r6, r2
   14f3a:	1e5d      	subs	r5, r3, #1
   14f3c:	41ab      	sbcs	r3, r5
   14f3e:	4330      	orrs	r0, r6
   14f40:	4318      	orrs	r0, r3
   14f42:	40d4      	lsrs	r4, r2
   14f44:	0743      	lsls	r3, r0, #29
   14f46:	d009      	beq.n	14f5c <__aeabi_dmul+0x474>
   14f48:	230f      	movs	r3, #15
   14f4a:	4003      	ands	r3, r0
   14f4c:	2b04      	cmp	r3, #4
   14f4e:	d005      	beq.n	14f5c <__aeabi_dmul+0x474>
   14f50:	0003      	movs	r3, r0
   14f52:	1d18      	adds	r0, r3, #4
   14f54:	4298      	cmp	r0, r3
   14f56:	419b      	sbcs	r3, r3
   14f58:	425b      	negs	r3, r3
   14f5a:	18e4      	adds	r4, r4, r3
   14f5c:	0223      	lsls	r3, r4, #8
   14f5e:	d521      	bpl.n	14fa4 <__aeabi_dmul+0x4bc>
   14f60:	2501      	movs	r5, #1
   14f62:	9b01      	ldr	r3, [sp, #4]
   14f64:	2401      	movs	r4, #1
   14f66:	401d      	ands	r5, r3
   14f68:	2300      	movs	r3, #0
   14f6a:	2200      	movs	r2, #0
   14f6c:	4699      	mov	r9, r3
   14f6e:	e622      	b.n	14bb6 <__aeabi_dmul+0xce>
   14f70:	251f      	movs	r5, #31
   14f72:	0021      	movs	r1, r4
   14f74:	426d      	negs	r5, r5
   14f76:	1a28      	subs	r0, r5, r0
   14f78:	40c1      	lsrs	r1, r0
   14f7a:	0008      	movs	r0, r1
   14f7c:	2a20      	cmp	r2, #32
   14f7e:	d01d      	beq.n	14fbc <__aeabi_dmul+0x4d4>
   14f80:	355f      	adds	r5, #95	; 0x5f
   14f82:	1aaa      	subs	r2, r5, r2
   14f84:	4094      	lsls	r4, r2
   14f86:	4323      	orrs	r3, r4
   14f88:	1e5c      	subs	r4, r3, #1
   14f8a:	41a3      	sbcs	r3, r4
   14f8c:	2507      	movs	r5, #7
   14f8e:	4303      	orrs	r3, r0
   14f90:	401d      	ands	r5, r3
   14f92:	2200      	movs	r2, #0
   14f94:	2d00      	cmp	r5, #0
   14f96:	d009      	beq.n	14fac <__aeabi_dmul+0x4c4>
   14f98:	220f      	movs	r2, #15
   14f9a:	2400      	movs	r4, #0
   14f9c:	401a      	ands	r2, r3
   14f9e:	0018      	movs	r0, r3
   14fa0:	2a04      	cmp	r2, #4
   14fa2:	d1d6      	bne.n	14f52 <__aeabi_dmul+0x46a>
   14fa4:	0003      	movs	r3, r0
   14fa6:	0765      	lsls	r5, r4, #29
   14fa8:	0264      	lsls	r4, r4, #9
   14faa:	0b22      	lsrs	r2, r4, #12
   14fac:	08db      	lsrs	r3, r3, #3
   14fae:	432b      	orrs	r3, r5
   14fb0:	2501      	movs	r5, #1
   14fb2:	4699      	mov	r9, r3
   14fb4:	9b01      	ldr	r3, [sp, #4]
   14fb6:	2400      	movs	r4, #0
   14fb8:	401d      	ands	r5, r3
   14fba:	e5fc      	b.n	14bb6 <__aeabi_dmul+0xce>
   14fbc:	2400      	movs	r4, #0
   14fbe:	e7e2      	b.n	14f86 <__aeabi_dmul+0x49e>
   14fc0:	2280      	movs	r2, #128	; 0x80
   14fc2:	2501      	movs	r5, #1
   14fc4:	0312      	lsls	r2, r2, #12
   14fc6:	4322      	orrs	r2, r4
   14fc8:	9901      	ldr	r1, [sp, #4]
   14fca:	0312      	lsls	r2, r2, #12
   14fcc:	0b12      	lsrs	r2, r2, #12
   14fce:	400d      	ands	r5, r1
   14fd0:	4699      	mov	r9, r3
   14fd2:	4c04      	ldr	r4, [pc, #16]	; (14fe4 <__aeabi_dmul+0x4fc>)
   14fd4:	e5ef      	b.n	14bb6 <__aeabi_dmul+0xce>
   14fd6:	46c0      	nop			; (mov r8, r8)
   14fd8:	000003ff 	.word	0x000003ff
   14fdc:	feffffff 	.word	0xfeffffff
   14fe0:	000007fe 	.word	0x000007fe
   14fe4:	000007ff 	.word	0x000007ff

00014fe8 <__aeabi_dsub>:
   14fe8:	b5f0      	push	{r4, r5, r6, r7, lr}
   14fea:	4646      	mov	r6, r8
   14fec:	46d6      	mov	lr, sl
   14fee:	464f      	mov	r7, r9
   14ff0:	030c      	lsls	r4, r1, #12
   14ff2:	b5c0      	push	{r6, r7, lr}
   14ff4:	0fcd      	lsrs	r5, r1, #31
   14ff6:	004e      	lsls	r6, r1, #1
   14ff8:	0a61      	lsrs	r1, r4, #9
   14ffa:	0f44      	lsrs	r4, r0, #29
   14ffc:	430c      	orrs	r4, r1
   14ffe:	00c1      	lsls	r1, r0, #3
   15000:	0058      	lsls	r0, r3, #1
   15002:	0d40      	lsrs	r0, r0, #21
   15004:	4684      	mov	ip, r0
   15006:	468a      	mov	sl, r1
   15008:	000f      	movs	r7, r1
   1500a:	0319      	lsls	r1, r3, #12
   1500c:	0f50      	lsrs	r0, r2, #29
   1500e:	0a49      	lsrs	r1, r1, #9
   15010:	4301      	orrs	r1, r0
   15012:	48c6      	ldr	r0, [pc, #792]	; (1532c <__aeabi_dsub+0x344>)
   15014:	0d76      	lsrs	r6, r6, #21
   15016:	46a8      	mov	r8, r5
   15018:	0fdb      	lsrs	r3, r3, #31
   1501a:	00d2      	lsls	r2, r2, #3
   1501c:	4584      	cmp	ip, r0
   1501e:	d100      	bne.n	15022 <__aeabi_dsub+0x3a>
   15020:	e0d8      	b.n	151d4 <__aeabi_dsub+0x1ec>
   15022:	2001      	movs	r0, #1
   15024:	4043      	eors	r3, r0
   15026:	42ab      	cmp	r3, r5
   15028:	d100      	bne.n	1502c <__aeabi_dsub+0x44>
   1502a:	e0a6      	b.n	1517a <__aeabi_dsub+0x192>
   1502c:	4660      	mov	r0, ip
   1502e:	1a35      	subs	r5, r6, r0
   15030:	2d00      	cmp	r5, #0
   15032:	dc00      	bgt.n	15036 <__aeabi_dsub+0x4e>
   15034:	e105      	b.n	15242 <__aeabi_dsub+0x25a>
   15036:	2800      	cmp	r0, #0
   15038:	d110      	bne.n	1505c <__aeabi_dsub+0x74>
   1503a:	000b      	movs	r3, r1
   1503c:	4313      	orrs	r3, r2
   1503e:	d100      	bne.n	15042 <__aeabi_dsub+0x5a>
   15040:	e0d7      	b.n	151f2 <__aeabi_dsub+0x20a>
   15042:	1e6b      	subs	r3, r5, #1
   15044:	2b00      	cmp	r3, #0
   15046:	d000      	beq.n	1504a <__aeabi_dsub+0x62>
   15048:	e14b      	b.n	152e2 <__aeabi_dsub+0x2fa>
   1504a:	4653      	mov	r3, sl
   1504c:	1a9f      	subs	r7, r3, r2
   1504e:	45ba      	cmp	sl, r7
   15050:	4180      	sbcs	r0, r0
   15052:	1a64      	subs	r4, r4, r1
   15054:	4240      	negs	r0, r0
   15056:	1a24      	subs	r4, r4, r0
   15058:	2601      	movs	r6, #1
   1505a:	e01e      	b.n	1509a <__aeabi_dsub+0xb2>
   1505c:	4bb3      	ldr	r3, [pc, #716]	; (1532c <__aeabi_dsub+0x344>)
   1505e:	429e      	cmp	r6, r3
   15060:	d048      	beq.n	150f4 <__aeabi_dsub+0x10c>
   15062:	2380      	movs	r3, #128	; 0x80
   15064:	041b      	lsls	r3, r3, #16
   15066:	4319      	orrs	r1, r3
   15068:	2d38      	cmp	r5, #56	; 0x38
   1506a:	dd00      	ble.n	1506e <__aeabi_dsub+0x86>
   1506c:	e119      	b.n	152a2 <__aeabi_dsub+0x2ba>
   1506e:	2d1f      	cmp	r5, #31
   15070:	dd00      	ble.n	15074 <__aeabi_dsub+0x8c>
   15072:	e14c      	b.n	1530e <__aeabi_dsub+0x326>
   15074:	2320      	movs	r3, #32
   15076:	000f      	movs	r7, r1
   15078:	1b5b      	subs	r3, r3, r5
   1507a:	0010      	movs	r0, r2
   1507c:	409a      	lsls	r2, r3
   1507e:	409f      	lsls	r7, r3
   15080:	40e8      	lsrs	r0, r5
   15082:	1e53      	subs	r3, r2, #1
   15084:	419a      	sbcs	r2, r3
   15086:	40e9      	lsrs	r1, r5
   15088:	4307      	orrs	r7, r0
   1508a:	4317      	orrs	r7, r2
   1508c:	4653      	mov	r3, sl
   1508e:	1bdf      	subs	r7, r3, r7
   15090:	1a61      	subs	r1, r4, r1
   15092:	45ba      	cmp	sl, r7
   15094:	41a4      	sbcs	r4, r4
   15096:	4264      	negs	r4, r4
   15098:	1b0c      	subs	r4, r1, r4
   1509a:	0223      	lsls	r3, r4, #8
   1509c:	d400      	bmi.n	150a0 <__aeabi_dsub+0xb8>
   1509e:	e0c5      	b.n	1522c <__aeabi_dsub+0x244>
   150a0:	0264      	lsls	r4, r4, #9
   150a2:	0a65      	lsrs	r5, r4, #9
   150a4:	2d00      	cmp	r5, #0
   150a6:	d100      	bne.n	150aa <__aeabi_dsub+0xc2>
   150a8:	e0f6      	b.n	15298 <__aeabi_dsub+0x2b0>
   150aa:	0028      	movs	r0, r5
   150ac:	f000 fc3c 	bl	15928 <__clzsi2>
   150b0:	0003      	movs	r3, r0
   150b2:	3b08      	subs	r3, #8
   150b4:	2b1f      	cmp	r3, #31
   150b6:	dd00      	ble.n	150ba <__aeabi_dsub+0xd2>
   150b8:	e0e9      	b.n	1528e <__aeabi_dsub+0x2a6>
   150ba:	2220      	movs	r2, #32
   150bc:	003c      	movs	r4, r7
   150be:	1ad2      	subs	r2, r2, r3
   150c0:	409d      	lsls	r5, r3
   150c2:	40d4      	lsrs	r4, r2
   150c4:	409f      	lsls	r7, r3
   150c6:	4325      	orrs	r5, r4
   150c8:	429e      	cmp	r6, r3
   150ca:	dd00      	ble.n	150ce <__aeabi_dsub+0xe6>
   150cc:	e0db      	b.n	15286 <__aeabi_dsub+0x29e>
   150ce:	1b9e      	subs	r6, r3, r6
   150d0:	1c73      	adds	r3, r6, #1
   150d2:	2b1f      	cmp	r3, #31
   150d4:	dd00      	ble.n	150d8 <__aeabi_dsub+0xf0>
   150d6:	e10a      	b.n	152ee <__aeabi_dsub+0x306>
   150d8:	2220      	movs	r2, #32
   150da:	0038      	movs	r0, r7
   150dc:	1ad2      	subs	r2, r2, r3
   150de:	0029      	movs	r1, r5
   150e0:	4097      	lsls	r7, r2
   150e2:	002c      	movs	r4, r5
   150e4:	4091      	lsls	r1, r2
   150e6:	40d8      	lsrs	r0, r3
   150e8:	1e7a      	subs	r2, r7, #1
   150ea:	4197      	sbcs	r7, r2
   150ec:	40dc      	lsrs	r4, r3
   150ee:	2600      	movs	r6, #0
   150f0:	4301      	orrs	r1, r0
   150f2:	430f      	orrs	r7, r1
   150f4:	077b      	lsls	r3, r7, #29
   150f6:	d009      	beq.n	1510c <__aeabi_dsub+0x124>
   150f8:	230f      	movs	r3, #15
   150fa:	403b      	ands	r3, r7
   150fc:	2b04      	cmp	r3, #4
   150fe:	d005      	beq.n	1510c <__aeabi_dsub+0x124>
   15100:	1d3b      	adds	r3, r7, #4
   15102:	42bb      	cmp	r3, r7
   15104:	41bf      	sbcs	r7, r7
   15106:	427f      	negs	r7, r7
   15108:	19e4      	adds	r4, r4, r7
   1510a:	001f      	movs	r7, r3
   1510c:	0223      	lsls	r3, r4, #8
   1510e:	d525      	bpl.n	1515c <__aeabi_dsub+0x174>
   15110:	4b86      	ldr	r3, [pc, #536]	; (1532c <__aeabi_dsub+0x344>)
   15112:	3601      	adds	r6, #1
   15114:	429e      	cmp	r6, r3
   15116:	d100      	bne.n	1511a <__aeabi_dsub+0x132>
   15118:	e0af      	b.n	1527a <__aeabi_dsub+0x292>
   1511a:	4b85      	ldr	r3, [pc, #532]	; (15330 <__aeabi_dsub+0x348>)
   1511c:	2501      	movs	r5, #1
   1511e:	401c      	ands	r4, r3
   15120:	4643      	mov	r3, r8
   15122:	0762      	lsls	r2, r4, #29
   15124:	08ff      	lsrs	r7, r7, #3
   15126:	0264      	lsls	r4, r4, #9
   15128:	0576      	lsls	r6, r6, #21
   1512a:	4317      	orrs	r7, r2
   1512c:	0b24      	lsrs	r4, r4, #12
   1512e:	0d76      	lsrs	r6, r6, #21
   15130:	401d      	ands	r5, r3
   15132:	2100      	movs	r1, #0
   15134:	0324      	lsls	r4, r4, #12
   15136:	0b23      	lsrs	r3, r4, #12
   15138:	0d0c      	lsrs	r4, r1, #20
   1513a:	4a7e      	ldr	r2, [pc, #504]	; (15334 <__aeabi_dsub+0x34c>)
   1513c:	0524      	lsls	r4, r4, #20
   1513e:	431c      	orrs	r4, r3
   15140:	4014      	ands	r4, r2
   15142:	0533      	lsls	r3, r6, #20
   15144:	4323      	orrs	r3, r4
   15146:	005b      	lsls	r3, r3, #1
   15148:	07ed      	lsls	r5, r5, #31
   1514a:	085b      	lsrs	r3, r3, #1
   1514c:	432b      	orrs	r3, r5
   1514e:	0038      	movs	r0, r7
   15150:	0019      	movs	r1, r3
   15152:	bc1c      	pop	{r2, r3, r4}
   15154:	4690      	mov	r8, r2
   15156:	4699      	mov	r9, r3
   15158:	46a2      	mov	sl, r4
   1515a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1515c:	2501      	movs	r5, #1
   1515e:	4643      	mov	r3, r8
   15160:	0762      	lsls	r2, r4, #29
   15162:	08ff      	lsrs	r7, r7, #3
   15164:	4317      	orrs	r7, r2
   15166:	08e4      	lsrs	r4, r4, #3
   15168:	401d      	ands	r5, r3
   1516a:	4b70      	ldr	r3, [pc, #448]	; (1532c <__aeabi_dsub+0x344>)
   1516c:	429e      	cmp	r6, r3
   1516e:	d036      	beq.n	151de <__aeabi_dsub+0x1f6>
   15170:	0324      	lsls	r4, r4, #12
   15172:	0576      	lsls	r6, r6, #21
   15174:	0b24      	lsrs	r4, r4, #12
   15176:	0d76      	lsrs	r6, r6, #21
   15178:	e7db      	b.n	15132 <__aeabi_dsub+0x14a>
   1517a:	4663      	mov	r3, ip
   1517c:	1af3      	subs	r3, r6, r3
   1517e:	2b00      	cmp	r3, #0
   15180:	dc00      	bgt.n	15184 <__aeabi_dsub+0x19c>
   15182:	e094      	b.n	152ae <__aeabi_dsub+0x2c6>
   15184:	4660      	mov	r0, ip
   15186:	2800      	cmp	r0, #0
   15188:	d035      	beq.n	151f6 <__aeabi_dsub+0x20e>
   1518a:	4868      	ldr	r0, [pc, #416]	; (1532c <__aeabi_dsub+0x344>)
   1518c:	4286      	cmp	r6, r0
   1518e:	d0b1      	beq.n	150f4 <__aeabi_dsub+0x10c>
   15190:	2780      	movs	r7, #128	; 0x80
   15192:	043f      	lsls	r7, r7, #16
   15194:	4339      	orrs	r1, r7
   15196:	2b38      	cmp	r3, #56	; 0x38
   15198:	dc00      	bgt.n	1519c <__aeabi_dsub+0x1b4>
   1519a:	e0fd      	b.n	15398 <__aeabi_dsub+0x3b0>
   1519c:	430a      	orrs	r2, r1
   1519e:	0017      	movs	r7, r2
   151a0:	2100      	movs	r1, #0
   151a2:	1e7a      	subs	r2, r7, #1
   151a4:	4197      	sbcs	r7, r2
   151a6:	4457      	add	r7, sl
   151a8:	4557      	cmp	r7, sl
   151aa:	4180      	sbcs	r0, r0
   151ac:	1909      	adds	r1, r1, r4
   151ae:	4244      	negs	r4, r0
   151b0:	190c      	adds	r4, r1, r4
   151b2:	0223      	lsls	r3, r4, #8
   151b4:	d53a      	bpl.n	1522c <__aeabi_dsub+0x244>
   151b6:	4b5d      	ldr	r3, [pc, #372]	; (1532c <__aeabi_dsub+0x344>)
   151b8:	3601      	adds	r6, #1
   151ba:	429e      	cmp	r6, r3
   151bc:	d100      	bne.n	151c0 <__aeabi_dsub+0x1d8>
   151be:	e14b      	b.n	15458 <__aeabi_dsub+0x470>
   151c0:	2201      	movs	r2, #1
   151c2:	4b5b      	ldr	r3, [pc, #364]	; (15330 <__aeabi_dsub+0x348>)
   151c4:	401c      	ands	r4, r3
   151c6:	087b      	lsrs	r3, r7, #1
   151c8:	4017      	ands	r7, r2
   151ca:	431f      	orrs	r7, r3
   151cc:	07e2      	lsls	r2, r4, #31
   151ce:	4317      	orrs	r7, r2
   151d0:	0864      	lsrs	r4, r4, #1
   151d2:	e78f      	b.n	150f4 <__aeabi_dsub+0x10c>
   151d4:	0008      	movs	r0, r1
   151d6:	4310      	orrs	r0, r2
   151d8:	d000      	beq.n	151dc <__aeabi_dsub+0x1f4>
   151da:	e724      	b.n	15026 <__aeabi_dsub+0x3e>
   151dc:	e721      	b.n	15022 <__aeabi_dsub+0x3a>
   151de:	0023      	movs	r3, r4
   151e0:	433b      	orrs	r3, r7
   151e2:	d100      	bne.n	151e6 <__aeabi_dsub+0x1fe>
   151e4:	e1b9      	b.n	1555a <__aeabi_dsub+0x572>
   151e6:	2280      	movs	r2, #128	; 0x80
   151e8:	0312      	lsls	r2, r2, #12
   151ea:	4314      	orrs	r4, r2
   151ec:	0324      	lsls	r4, r4, #12
   151ee:	0b24      	lsrs	r4, r4, #12
   151f0:	e79f      	b.n	15132 <__aeabi_dsub+0x14a>
   151f2:	002e      	movs	r6, r5
   151f4:	e77e      	b.n	150f4 <__aeabi_dsub+0x10c>
   151f6:	0008      	movs	r0, r1
   151f8:	4310      	orrs	r0, r2
   151fa:	d100      	bne.n	151fe <__aeabi_dsub+0x216>
   151fc:	e0ca      	b.n	15394 <__aeabi_dsub+0x3ac>
   151fe:	1e58      	subs	r0, r3, #1
   15200:	4684      	mov	ip, r0
   15202:	2800      	cmp	r0, #0
   15204:	d000      	beq.n	15208 <__aeabi_dsub+0x220>
   15206:	e0e7      	b.n	153d8 <__aeabi_dsub+0x3f0>
   15208:	4452      	add	r2, sl
   1520a:	4552      	cmp	r2, sl
   1520c:	4180      	sbcs	r0, r0
   1520e:	1864      	adds	r4, r4, r1
   15210:	4240      	negs	r0, r0
   15212:	1824      	adds	r4, r4, r0
   15214:	0017      	movs	r7, r2
   15216:	2601      	movs	r6, #1
   15218:	0223      	lsls	r3, r4, #8
   1521a:	d507      	bpl.n	1522c <__aeabi_dsub+0x244>
   1521c:	2602      	movs	r6, #2
   1521e:	e7cf      	b.n	151c0 <__aeabi_dsub+0x1d8>
   15220:	4664      	mov	r4, ip
   15222:	432c      	orrs	r4, r5
   15224:	d100      	bne.n	15228 <__aeabi_dsub+0x240>
   15226:	e1b3      	b.n	15590 <__aeabi_dsub+0x5a8>
   15228:	002c      	movs	r4, r5
   1522a:	4667      	mov	r7, ip
   1522c:	077b      	lsls	r3, r7, #29
   1522e:	d000      	beq.n	15232 <__aeabi_dsub+0x24a>
   15230:	e762      	b.n	150f8 <__aeabi_dsub+0x110>
   15232:	0763      	lsls	r3, r4, #29
   15234:	08ff      	lsrs	r7, r7, #3
   15236:	431f      	orrs	r7, r3
   15238:	2501      	movs	r5, #1
   1523a:	4643      	mov	r3, r8
   1523c:	08e4      	lsrs	r4, r4, #3
   1523e:	401d      	ands	r5, r3
   15240:	e793      	b.n	1516a <__aeabi_dsub+0x182>
   15242:	2d00      	cmp	r5, #0
   15244:	d178      	bne.n	15338 <__aeabi_dsub+0x350>
   15246:	1c75      	adds	r5, r6, #1
   15248:	056d      	lsls	r5, r5, #21
   1524a:	0d6d      	lsrs	r5, r5, #21
   1524c:	2d01      	cmp	r5, #1
   1524e:	dc00      	bgt.n	15252 <__aeabi_dsub+0x26a>
   15250:	e0f2      	b.n	15438 <__aeabi_dsub+0x450>
   15252:	4650      	mov	r0, sl
   15254:	1a80      	subs	r0, r0, r2
   15256:	4582      	cmp	sl, r0
   15258:	41bf      	sbcs	r7, r7
   1525a:	1a65      	subs	r5, r4, r1
   1525c:	427f      	negs	r7, r7
   1525e:	1bed      	subs	r5, r5, r7
   15260:	4684      	mov	ip, r0
   15262:	0228      	lsls	r0, r5, #8
   15264:	d400      	bmi.n	15268 <__aeabi_dsub+0x280>
   15266:	e08c      	b.n	15382 <__aeabi_dsub+0x39a>
   15268:	4650      	mov	r0, sl
   1526a:	1a17      	subs	r7, r2, r0
   1526c:	42ba      	cmp	r2, r7
   1526e:	4192      	sbcs	r2, r2
   15270:	1b0c      	subs	r4, r1, r4
   15272:	4255      	negs	r5, r2
   15274:	1b65      	subs	r5, r4, r5
   15276:	4698      	mov	r8, r3
   15278:	e714      	b.n	150a4 <__aeabi_dsub+0xbc>
   1527a:	2501      	movs	r5, #1
   1527c:	4643      	mov	r3, r8
   1527e:	2400      	movs	r4, #0
   15280:	401d      	ands	r5, r3
   15282:	2700      	movs	r7, #0
   15284:	e755      	b.n	15132 <__aeabi_dsub+0x14a>
   15286:	4c2a      	ldr	r4, [pc, #168]	; (15330 <__aeabi_dsub+0x348>)
   15288:	1af6      	subs	r6, r6, r3
   1528a:	402c      	ands	r4, r5
   1528c:	e732      	b.n	150f4 <__aeabi_dsub+0x10c>
   1528e:	003d      	movs	r5, r7
   15290:	3828      	subs	r0, #40	; 0x28
   15292:	4085      	lsls	r5, r0
   15294:	2700      	movs	r7, #0
   15296:	e717      	b.n	150c8 <__aeabi_dsub+0xe0>
   15298:	0038      	movs	r0, r7
   1529a:	f000 fb45 	bl	15928 <__clzsi2>
   1529e:	3020      	adds	r0, #32
   152a0:	e706      	b.n	150b0 <__aeabi_dsub+0xc8>
   152a2:	430a      	orrs	r2, r1
   152a4:	0017      	movs	r7, r2
   152a6:	2100      	movs	r1, #0
   152a8:	1e7a      	subs	r2, r7, #1
   152aa:	4197      	sbcs	r7, r2
   152ac:	e6ee      	b.n	1508c <__aeabi_dsub+0xa4>
   152ae:	2b00      	cmp	r3, #0
   152b0:	d000      	beq.n	152b4 <__aeabi_dsub+0x2cc>
   152b2:	e0e5      	b.n	15480 <__aeabi_dsub+0x498>
   152b4:	1c73      	adds	r3, r6, #1
   152b6:	469c      	mov	ip, r3
   152b8:	055b      	lsls	r3, r3, #21
   152ba:	0d5b      	lsrs	r3, r3, #21
   152bc:	2b01      	cmp	r3, #1
   152be:	dc00      	bgt.n	152c2 <__aeabi_dsub+0x2da>
   152c0:	e09f      	b.n	15402 <__aeabi_dsub+0x41a>
   152c2:	4b1a      	ldr	r3, [pc, #104]	; (1532c <__aeabi_dsub+0x344>)
   152c4:	459c      	cmp	ip, r3
   152c6:	d100      	bne.n	152ca <__aeabi_dsub+0x2e2>
   152c8:	e0c5      	b.n	15456 <__aeabi_dsub+0x46e>
   152ca:	4452      	add	r2, sl
   152cc:	4552      	cmp	r2, sl
   152ce:	4180      	sbcs	r0, r0
   152d0:	1864      	adds	r4, r4, r1
   152d2:	4240      	negs	r0, r0
   152d4:	1824      	adds	r4, r4, r0
   152d6:	07e7      	lsls	r7, r4, #31
   152d8:	0852      	lsrs	r2, r2, #1
   152da:	4317      	orrs	r7, r2
   152dc:	0864      	lsrs	r4, r4, #1
   152de:	4666      	mov	r6, ip
   152e0:	e708      	b.n	150f4 <__aeabi_dsub+0x10c>
   152e2:	4812      	ldr	r0, [pc, #72]	; (1532c <__aeabi_dsub+0x344>)
   152e4:	4285      	cmp	r5, r0
   152e6:	d100      	bne.n	152ea <__aeabi_dsub+0x302>
   152e8:	e085      	b.n	153f6 <__aeabi_dsub+0x40e>
   152ea:	001d      	movs	r5, r3
   152ec:	e6bc      	b.n	15068 <__aeabi_dsub+0x80>
   152ee:	0029      	movs	r1, r5
   152f0:	3e1f      	subs	r6, #31
   152f2:	40f1      	lsrs	r1, r6
   152f4:	2b20      	cmp	r3, #32
   152f6:	d100      	bne.n	152fa <__aeabi_dsub+0x312>
   152f8:	e07f      	b.n	153fa <__aeabi_dsub+0x412>
   152fa:	2240      	movs	r2, #64	; 0x40
   152fc:	1ad3      	subs	r3, r2, r3
   152fe:	409d      	lsls	r5, r3
   15300:	432f      	orrs	r7, r5
   15302:	1e7d      	subs	r5, r7, #1
   15304:	41af      	sbcs	r7, r5
   15306:	2400      	movs	r4, #0
   15308:	430f      	orrs	r7, r1
   1530a:	2600      	movs	r6, #0
   1530c:	e78e      	b.n	1522c <__aeabi_dsub+0x244>
   1530e:	002b      	movs	r3, r5
   15310:	000f      	movs	r7, r1
   15312:	3b20      	subs	r3, #32
   15314:	40df      	lsrs	r7, r3
   15316:	2d20      	cmp	r5, #32
   15318:	d071      	beq.n	153fe <__aeabi_dsub+0x416>
   1531a:	2340      	movs	r3, #64	; 0x40
   1531c:	1b5d      	subs	r5, r3, r5
   1531e:	40a9      	lsls	r1, r5
   15320:	430a      	orrs	r2, r1
   15322:	1e51      	subs	r1, r2, #1
   15324:	418a      	sbcs	r2, r1
   15326:	2100      	movs	r1, #0
   15328:	4317      	orrs	r7, r2
   1532a:	e6af      	b.n	1508c <__aeabi_dsub+0xa4>
   1532c:	000007ff 	.word	0x000007ff
   15330:	ff7fffff 	.word	0xff7fffff
   15334:	800fffff 	.word	0x800fffff
   15338:	2e00      	cmp	r6, #0
   1533a:	d03e      	beq.n	153ba <__aeabi_dsub+0x3d2>
   1533c:	4eb3      	ldr	r6, [pc, #716]	; (1560c <__aeabi_dsub+0x624>)
   1533e:	45b4      	cmp	ip, r6
   15340:	d045      	beq.n	153ce <__aeabi_dsub+0x3e6>
   15342:	2680      	movs	r6, #128	; 0x80
   15344:	0436      	lsls	r6, r6, #16
   15346:	426d      	negs	r5, r5
   15348:	4334      	orrs	r4, r6
   1534a:	2d38      	cmp	r5, #56	; 0x38
   1534c:	dd00      	ble.n	15350 <__aeabi_dsub+0x368>
   1534e:	e0a8      	b.n	154a2 <__aeabi_dsub+0x4ba>
   15350:	2d1f      	cmp	r5, #31
   15352:	dd00      	ble.n	15356 <__aeabi_dsub+0x36e>
   15354:	e11f      	b.n	15596 <__aeabi_dsub+0x5ae>
   15356:	2620      	movs	r6, #32
   15358:	0027      	movs	r7, r4
   1535a:	4650      	mov	r0, sl
   1535c:	1b76      	subs	r6, r6, r5
   1535e:	40b7      	lsls	r7, r6
   15360:	40e8      	lsrs	r0, r5
   15362:	4307      	orrs	r7, r0
   15364:	4650      	mov	r0, sl
   15366:	40b0      	lsls	r0, r6
   15368:	1e46      	subs	r6, r0, #1
   1536a:	41b0      	sbcs	r0, r6
   1536c:	40ec      	lsrs	r4, r5
   1536e:	4338      	orrs	r0, r7
   15370:	1a17      	subs	r7, r2, r0
   15372:	42ba      	cmp	r2, r7
   15374:	4192      	sbcs	r2, r2
   15376:	1b0c      	subs	r4, r1, r4
   15378:	4252      	negs	r2, r2
   1537a:	1aa4      	subs	r4, r4, r2
   1537c:	4666      	mov	r6, ip
   1537e:	4698      	mov	r8, r3
   15380:	e68b      	b.n	1509a <__aeabi_dsub+0xb2>
   15382:	4664      	mov	r4, ip
   15384:	4667      	mov	r7, ip
   15386:	432c      	orrs	r4, r5
   15388:	d000      	beq.n	1538c <__aeabi_dsub+0x3a4>
   1538a:	e68b      	b.n	150a4 <__aeabi_dsub+0xbc>
   1538c:	2500      	movs	r5, #0
   1538e:	2600      	movs	r6, #0
   15390:	2700      	movs	r7, #0
   15392:	e6ea      	b.n	1516a <__aeabi_dsub+0x182>
   15394:	001e      	movs	r6, r3
   15396:	e6ad      	b.n	150f4 <__aeabi_dsub+0x10c>
   15398:	2b1f      	cmp	r3, #31
   1539a:	dc60      	bgt.n	1545e <__aeabi_dsub+0x476>
   1539c:	2720      	movs	r7, #32
   1539e:	1af8      	subs	r0, r7, r3
   153a0:	000f      	movs	r7, r1
   153a2:	4684      	mov	ip, r0
   153a4:	4087      	lsls	r7, r0
   153a6:	0010      	movs	r0, r2
   153a8:	40d8      	lsrs	r0, r3
   153aa:	4307      	orrs	r7, r0
   153ac:	4660      	mov	r0, ip
   153ae:	4082      	lsls	r2, r0
   153b0:	1e50      	subs	r0, r2, #1
   153b2:	4182      	sbcs	r2, r0
   153b4:	40d9      	lsrs	r1, r3
   153b6:	4317      	orrs	r7, r2
   153b8:	e6f5      	b.n	151a6 <__aeabi_dsub+0x1be>
   153ba:	0026      	movs	r6, r4
   153bc:	4650      	mov	r0, sl
   153be:	4306      	orrs	r6, r0
   153c0:	d005      	beq.n	153ce <__aeabi_dsub+0x3e6>
   153c2:	43ed      	mvns	r5, r5
   153c4:	2d00      	cmp	r5, #0
   153c6:	d0d3      	beq.n	15370 <__aeabi_dsub+0x388>
   153c8:	4e90      	ldr	r6, [pc, #576]	; (1560c <__aeabi_dsub+0x624>)
   153ca:	45b4      	cmp	ip, r6
   153cc:	d1bd      	bne.n	1534a <__aeabi_dsub+0x362>
   153ce:	000c      	movs	r4, r1
   153d0:	0017      	movs	r7, r2
   153d2:	4666      	mov	r6, ip
   153d4:	4698      	mov	r8, r3
   153d6:	e68d      	b.n	150f4 <__aeabi_dsub+0x10c>
   153d8:	488c      	ldr	r0, [pc, #560]	; (1560c <__aeabi_dsub+0x624>)
   153da:	4283      	cmp	r3, r0
   153dc:	d00b      	beq.n	153f6 <__aeabi_dsub+0x40e>
   153de:	4663      	mov	r3, ip
   153e0:	e6d9      	b.n	15196 <__aeabi_dsub+0x1ae>
   153e2:	2d00      	cmp	r5, #0
   153e4:	d000      	beq.n	153e8 <__aeabi_dsub+0x400>
   153e6:	e096      	b.n	15516 <__aeabi_dsub+0x52e>
   153e8:	0008      	movs	r0, r1
   153ea:	4310      	orrs	r0, r2
   153ec:	d100      	bne.n	153f0 <__aeabi_dsub+0x408>
   153ee:	e0e2      	b.n	155b6 <__aeabi_dsub+0x5ce>
   153f0:	000c      	movs	r4, r1
   153f2:	0017      	movs	r7, r2
   153f4:	4698      	mov	r8, r3
   153f6:	4e85      	ldr	r6, [pc, #532]	; (1560c <__aeabi_dsub+0x624>)
   153f8:	e67c      	b.n	150f4 <__aeabi_dsub+0x10c>
   153fa:	2500      	movs	r5, #0
   153fc:	e780      	b.n	15300 <__aeabi_dsub+0x318>
   153fe:	2100      	movs	r1, #0
   15400:	e78e      	b.n	15320 <__aeabi_dsub+0x338>
   15402:	0023      	movs	r3, r4
   15404:	4650      	mov	r0, sl
   15406:	4303      	orrs	r3, r0
   15408:	2e00      	cmp	r6, #0
   1540a:	d000      	beq.n	1540e <__aeabi_dsub+0x426>
   1540c:	e0a8      	b.n	15560 <__aeabi_dsub+0x578>
   1540e:	2b00      	cmp	r3, #0
   15410:	d100      	bne.n	15414 <__aeabi_dsub+0x42c>
   15412:	e0de      	b.n	155d2 <__aeabi_dsub+0x5ea>
   15414:	000b      	movs	r3, r1
   15416:	4313      	orrs	r3, r2
   15418:	d100      	bne.n	1541c <__aeabi_dsub+0x434>
   1541a:	e66b      	b.n	150f4 <__aeabi_dsub+0x10c>
   1541c:	4452      	add	r2, sl
   1541e:	4552      	cmp	r2, sl
   15420:	4180      	sbcs	r0, r0
   15422:	1864      	adds	r4, r4, r1
   15424:	4240      	negs	r0, r0
   15426:	1824      	adds	r4, r4, r0
   15428:	0017      	movs	r7, r2
   1542a:	0223      	lsls	r3, r4, #8
   1542c:	d400      	bmi.n	15430 <__aeabi_dsub+0x448>
   1542e:	e6fd      	b.n	1522c <__aeabi_dsub+0x244>
   15430:	4b77      	ldr	r3, [pc, #476]	; (15610 <__aeabi_dsub+0x628>)
   15432:	4666      	mov	r6, ip
   15434:	401c      	ands	r4, r3
   15436:	e65d      	b.n	150f4 <__aeabi_dsub+0x10c>
   15438:	0025      	movs	r5, r4
   1543a:	4650      	mov	r0, sl
   1543c:	4305      	orrs	r5, r0
   1543e:	2e00      	cmp	r6, #0
   15440:	d1cf      	bne.n	153e2 <__aeabi_dsub+0x3fa>
   15442:	2d00      	cmp	r5, #0
   15444:	d14f      	bne.n	154e6 <__aeabi_dsub+0x4fe>
   15446:	000c      	movs	r4, r1
   15448:	4314      	orrs	r4, r2
   1544a:	d100      	bne.n	1544e <__aeabi_dsub+0x466>
   1544c:	e0a0      	b.n	15590 <__aeabi_dsub+0x5a8>
   1544e:	000c      	movs	r4, r1
   15450:	0017      	movs	r7, r2
   15452:	4698      	mov	r8, r3
   15454:	e64e      	b.n	150f4 <__aeabi_dsub+0x10c>
   15456:	4666      	mov	r6, ip
   15458:	2400      	movs	r4, #0
   1545a:	2700      	movs	r7, #0
   1545c:	e685      	b.n	1516a <__aeabi_dsub+0x182>
   1545e:	001f      	movs	r7, r3
   15460:	0008      	movs	r0, r1
   15462:	3f20      	subs	r7, #32
   15464:	40f8      	lsrs	r0, r7
   15466:	0007      	movs	r7, r0
   15468:	2b20      	cmp	r3, #32
   1546a:	d100      	bne.n	1546e <__aeabi_dsub+0x486>
   1546c:	e08e      	b.n	1558c <__aeabi_dsub+0x5a4>
   1546e:	2040      	movs	r0, #64	; 0x40
   15470:	1ac3      	subs	r3, r0, r3
   15472:	4099      	lsls	r1, r3
   15474:	430a      	orrs	r2, r1
   15476:	1e51      	subs	r1, r2, #1
   15478:	418a      	sbcs	r2, r1
   1547a:	2100      	movs	r1, #0
   1547c:	4317      	orrs	r7, r2
   1547e:	e692      	b.n	151a6 <__aeabi_dsub+0x1be>
   15480:	2e00      	cmp	r6, #0
   15482:	d114      	bne.n	154ae <__aeabi_dsub+0x4c6>
   15484:	0026      	movs	r6, r4
   15486:	4650      	mov	r0, sl
   15488:	4306      	orrs	r6, r0
   1548a:	d062      	beq.n	15552 <__aeabi_dsub+0x56a>
   1548c:	43db      	mvns	r3, r3
   1548e:	2b00      	cmp	r3, #0
   15490:	d15c      	bne.n	1554c <__aeabi_dsub+0x564>
   15492:	1887      	adds	r7, r0, r2
   15494:	4297      	cmp	r7, r2
   15496:	4192      	sbcs	r2, r2
   15498:	1864      	adds	r4, r4, r1
   1549a:	4252      	negs	r2, r2
   1549c:	18a4      	adds	r4, r4, r2
   1549e:	4666      	mov	r6, ip
   154a0:	e687      	b.n	151b2 <__aeabi_dsub+0x1ca>
   154a2:	4650      	mov	r0, sl
   154a4:	4320      	orrs	r0, r4
   154a6:	1e44      	subs	r4, r0, #1
   154a8:	41a0      	sbcs	r0, r4
   154aa:	2400      	movs	r4, #0
   154ac:	e760      	b.n	15370 <__aeabi_dsub+0x388>
   154ae:	4e57      	ldr	r6, [pc, #348]	; (1560c <__aeabi_dsub+0x624>)
   154b0:	45b4      	cmp	ip, r6
   154b2:	d04e      	beq.n	15552 <__aeabi_dsub+0x56a>
   154b4:	2680      	movs	r6, #128	; 0x80
   154b6:	0436      	lsls	r6, r6, #16
   154b8:	425b      	negs	r3, r3
   154ba:	4334      	orrs	r4, r6
   154bc:	2b38      	cmp	r3, #56	; 0x38
   154be:	dd00      	ble.n	154c2 <__aeabi_dsub+0x4da>
   154c0:	e07f      	b.n	155c2 <__aeabi_dsub+0x5da>
   154c2:	2b1f      	cmp	r3, #31
   154c4:	dd00      	ble.n	154c8 <__aeabi_dsub+0x4e0>
   154c6:	e08b      	b.n	155e0 <__aeabi_dsub+0x5f8>
   154c8:	2620      	movs	r6, #32
   154ca:	0027      	movs	r7, r4
   154cc:	4650      	mov	r0, sl
   154ce:	1af6      	subs	r6, r6, r3
   154d0:	40b7      	lsls	r7, r6
   154d2:	40d8      	lsrs	r0, r3
   154d4:	4307      	orrs	r7, r0
   154d6:	4650      	mov	r0, sl
   154d8:	40b0      	lsls	r0, r6
   154da:	1e46      	subs	r6, r0, #1
   154dc:	41b0      	sbcs	r0, r6
   154de:	4307      	orrs	r7, r0
   154e0:	40dc      	lsrs	r4, r3
   154e2:	18bf      	adds	r7, r7, r2
   154e4:	e7d6      	b.n	15494 <__aeabi_dsub+0x4ac>
   154e6:	000d      	movs	r5, r1
   154e8:	4315      	orrs	r5, r2
   154ea:	d100      	bne.n	154ee <__aeabi_dsub+0x506>
   154ec:	e602      	b.n	150f4 <__aeabi_dsub+0x10c>
   154ee:	4650      	mov	r0, sl
   154f0:	1a80      	subs	r0, r0, r2
   154f2:	4582      	cmp	sl, r0
   154f4:	41bf      	sbcs	r7, r7
   154f6:	1a65      	subs	r5, r4, r1
   154f8:	427f      	negs	r7, r7
   154fa:	1bed      	subs	r5, r5, r7
   154fc:	4684      	mov	ip, r0
   154fe:	0228      	lsls	r0, r5, #8
   15500:	d400      	bmi.n	15504 <__aeabi_dsub+0x51c>
   15502:	e68d      	b.n	15220 <__aeabi_dsub+0x238>
   15504:	4650      	mov	r0, sl
   15506:	1a17      	subs	r7, r2, r0
   15508:	42ba      	cmp	r2, r7
   1550a:	4192      	sbcs	r2, r2
   1550c:	1b0c      	subs	r4, r1, r4
   1550e:	4252      	negs	r2, r2
   15510:	1aa4      	subs	r4, r4, r2
   15512:	4698      	mov	r8, r3
   15514:	e5ee      	b.n	150f4 <__aeabi_dsub+0x10c>
   15516:	000d      	movs	r5, r1
   15518:	4315      	orrs	r5, r2
   1551a:	d100      	bne.n	1551e <__aeabi_dsub+0x536>
   1551c:	e76b      	b.n	153f6 <__aeabi_dsub+0x40e>
   1551e:	4650      	mov	r0, sl
   15520:	0767      	lsls	r7, r4, #29
   15522:	08c0      	lsrs	r0, r0, #3
   15524:	4307      	orrs	r7, r0
   15526:	2080      	movs	r0, #128	; 0x80
   15528:	08e4      	lsrs	r4, r4, #3
   1552a:	0300      	lsls	r0, r0, #12
   1552c:	4204      	tst	r4, r0
   1552e:	d007      	beq.n	15540 <__aeabi_dsub+0x558>
   15530:	08cd      	lsrs	r5, r1, #3
   15532:	4205      	tst	r5, r0
   15534:	d104      	bne.n	15540 <__aeabi_dsub+0x558>
   15536:	002c      	movs	r4, r5
   15538:	4698      	mov	r8, r3
   1553a:	08d7      	lsrs	r7, r2, #3
   1553c:	0749      	lsls	r1, r1, #29
   1553e:	430f      	orrs	r7, r1
   15540:	0f7b      	lsrs	r3, r7, #29
   15542:	00e4      	lsls	r4, r4, #3
   15544:	431c      	orrs	r4, r3
   15546:	00ff      	lsls	r7, r7, #3
   15548:	4e30      	ldr	r6, [pc, #192]	; (1560c <__aeabi_dsub+0x624>)
   1554a:	e5d3      	b.n	150f4 <__aeabi_dsub+0x10c>
   1554c:	4e2f      	ldr	r6, [pc, #188]	; (1560c <__aeabi_dsub+0x624>)
   1554e:	45b4      	cmp	ip, r6
   15550:	d1b4      	bne.n	154bc <__aeabi_dsub+0x4d4>
   15552:	000c      	movs	r4, r1
   15554:	0017      	movs	r7, r2
   15556:	4666      	mov	r6, ip
   15558:	e5cc      	b.n	150f4 <__aeabi_dsub+0x10c>
   1555a:	2700      	movs	r7, #0
   1555c:	2400      	movs	r4, #0
   1555e:	e5e8      	b.n	15132 <__aeabi_dsub+0x14a>
   15560:	2b00      	cmp	r3, #0
   15562:	d039      	beq.n	155d8 <__aeabi_dsub+0x5f0>
   15564:	000b      	movs	r3, r1
   15566:	4313      	orrs	r3, r2
   15568:	d100      	bne.n	1556c <__aeabi_dsub+0x584>
   1556a:	e744      	b.n	153f6 <__aeabi_dsub+0x40e>
   1556c:	08c0      	lsrs	r0, r0, #3
   1556e:	0767      	lsls	r7, r4, #29
   15570:	4307      	orrs	r7, r0
   15572:	2080      	movs	r0, #128	; 0x80
   15574:	08e4      	lsrs	r4, r4, #3
   15576:	0300      	lsls	r0, r0, #12
   15578:	4204      	tst	r4, r0
   1557a:	d0e1      	beq.n	15540 <__aeabi_dsub+0x558>
   1557c:	08cb      	lsrs	r3, r1, #3
   1557e:	4203      	tst	r3, r0
   15580:	d1de      	bne.n	15540 <__aeabi_dsub+0x558>
   15582:	08d7      	lsrs	r7, r2, #3
   15584:	0749      	lsls	r1, r1, #29
   15586:	430f      	orrs	r7, r1
   15588:	001c      	movs	r4, r3
   1558a:	e7d9      	b.n	15540 <__aeabi_dsub+0x558>
   1558c:	2100      	movs	r1, #0
   1558e:	e771      	b.n	15474 <__aeabi_dsub+0x48c>
   15590:	2500      	movs	r5, #0
   15592:	2700      	movs	r7, #0
   15594:	e5e9      	b.n	1516a <__aeabi_dsub+0x182>
   15596:	002e      	movs	r6, r5
   15598:	0027      	movs	r7, r4
   1559a:	3e20      	subs	r6, #32
   1559c:	40f7      	lsrs	r7, r6
   1559e:	2d20      	cmp	r5, #32
   155a0:	d02f      	beq.n	15602 <__aeabi_dsub+0x61a>
   155a2:	2640      	movs	r6, #64	; 0x40
   155a4:	1b75      	subs	r5, r6, r5
   155a6:	40ac      	lsls	r4, r5
   155a8:	4650      	mov	r0, sl
   155aa:	4320      	orrs	r0, r4
   155ac:	1e44      	subs	r4, r0, #1
   155ae:	41a0      	sbcs	r0, r4
   155b0:	2400      	movs	r4, #0
   155b2:	4338      	orrs	r0, r7
   155b4:	e6dc      	b.n	15370 <__aeabi_dsub+0x388>
   155b6:	2480      	movs	r4, #128	; 0x80
   155b8:	2500      	movs	r5, #0
   155ba:	0324      	lsls	r4, r4, #12
   155bc:	4e13      	ldr	r6, [pc, #76]	; (1560c <__aeabi_dsub+0x624>)
   155be:	2700      	movs	r7, #0
   155c0:	e5d3      	b.n	1516a <__aeabi_dsub+0x182>
   155c2:	4650      	mov	r0, sl
   155c4:	4320      	orrs	r0, r4
   155c6:	0007      	movs	r7, r0
   155c8:	1e78      	subs	r0, r7, #1
   155ca:	4187      	sbcs	r7, r0
   155cc:	2400      	movs	r4, #0
   155ce:	18bf      	adds	r7, r7, r2
   155d0:	e760      	b.n	15494 <__aeabi_dsub+0x4ac>
   155d2:	000c      	movs	r4, r1
   155d4:	0017      	movs	r7, r2
   155d6:	e58d      	b.n	150f4 <__aeabi_dsub+0x10c>
   155d8:	000c      	movs	r4, r1
   155da:	0017      	movs	r7, r2
   155dc:	4e0b      	ldr	r6, [pc, #44]	; (1560c <__aeabi_dsub+0x624>)
   155de:	e589      	b.n	150f4 <__aeabi_dsub+0x10c>
   155e0:	001e      	movs	r6, r3
   155e2:	0027      	movs	r7, r4
   155e4:	3e20      	subs	r6, #32
   155e6:	40f7      	lsrs	r7, r6
   155e8:	2b20      	cmp	r3, #32
   155ea:	d00c      	beq.n	15606 <__aeabi_dsub+0x61e>
   155ec:	2640      	movs	r6, #64	; 0x40
   155ee:	1af3      	subs	r3, r6, r3
   155f0:	409c      	lsls	r4, r3
   155f2:	4650      	mov	r0, sl
   155f4:	4320      	orrs	r0, r4
   155f6:	1e44      	subs	r4, r0, #1
   155f8:	41a0      	sbcs	r0, r4
   155fa:	4307      	orrs	r7, r0
   155fc:	2400      	movs	r4, #0
   155fe:	18bf      	adds	r7, r7, r2
   15600:	e748      	b.n	15494 <__aeabi_dsub+0x4ac>
   15602:	2400      	movs	r4, #0
   15604:	e7d0      	b.n	155a8 <__aeabi_dsub+0x5c0>
   15606:	2400      	movs	r4, #0
   15608:	e7f3      	b.n	155f2 <__aeabi_dsub+0x60a>
   1560a:	46c0      	nop			; (mov r8, r8)
   1560c:	000007ff 	.word	0x000007ff
   15610:	ff7fffff 	.word	0xff7fffff

00015614 <__aeabi_d2iz>:
   15614:	b530      	push	{r4, r5, lr}
   15616:	4d13      	ldr	r5, [pc, #76]	; (15664 <__aeabi_d2iz+0x50>)
   15618:	030a      	lsls	r2, r1, #12
   1561a:	004b      	lsls	r3, r1, #1
   1561c:	0b12      	lsrs	r2, r2, #12
   1561e:	0d5b      	lsrs	r3, r3, #21
   15620:	0fc9      	lsrs	r1, r1, #31
   15622:	2400      	movs	r4, #0
   15624:	42ab      	cmp	r3, r5
   15626:	dd10      	ble.n	1564a <__aeabi_d2iz+0x36>
   15628:	4c0f      	ldr	r4, [pc, #60]	; (15668 <__aeabi_d2iz+0x54>)
   1562a:	42a3      	cmp	r3, r4
   1562c:	dc0f      	bgt.n	1564e <__aeabi_d2iz+0x3a>
   1562e:	2480      	movs	r4, #128	; 0x80
   15630:	4d0e      	ldr	r5, [pc, #56]	; (1566c <__aeabi_d2iz+0x58>)
   15632:	0364      	lsls	r4, r4, #13
   15634:	4322      	orrs	r2, r4
   15636:	1aed      	subs	r5, r5, r3
   15638:	2d1f      	cmp	r5, #31
   1563a:	dd0b      	ble.n	15654 <__aeabi_d2iz+0x40>
   1563c:	480c      	ldr	r0, [pc, #48]	; (15670 <__aeabi_d2iz+0x5c>)
   1563e:	1ac3      	subs	r3, r0, r3
   15640:	40da      	lsrs	r2, r3
   15642:	4254      	negs	r4, r2
   15644:	2900      	cmp	r1, #0
   15646:	d100      	bne.n	1564a <__aeabi_d2iz+0x36>
   15648:	0014      	movs	r4, r2
   1564a:	0020      	movs	r0, r4
   1564c:	bd30      	pop	{r4, r5, pc}
   1564e:	4b09      	ldr	r3, [pc, #36]	; (15674 <__aeabi_d2iz+0x60>)
   15650:	18cc      	adds	r4, r1, r3
   15652:	e7fa      	b.n	1564a <__aeabi_d2iz+0x36>
   15654:	4c08      	ldr	r4, [pc, #32]	; (15678 <__aeabi_d2iz+0x64>)
   15656:	40e8      	lsrs	r0, r5
   15658:	46a4      	mov	ip, r4
   1565a:	4463      	add	r3, ip
   1565c:	409a      	lsls	r2, r3
   1565e:	4302      	orrs	r2, r0
   15660:	e7ef      	b.n	15642 <__aeabi_d2iz+0x2e>
   15662:	46c0      	nop			; (mov r8, r8)
   15664:	000003fe 	.word	0x000003fe
   15668:	0000041d 	.word	0x0000041d
   1566c:	00000433 	.word	0x00000433
   15670:	00000413 	.word	0x00000413
   15674:	7fffffff 	.word	0x7fffffff
   15678:	fffffbed 	.word	0xfffffbed

0001567c <__aeabi_i2d>:
   1567c:	b570      	push	{r4, r5, r6, lr}
   1567e:	2800      	cmp	r0, #0
   15680:	d030      	beq.n	156e4 <__aeabi_i2d+0x68>
   15682:	17c3      	asrs	r3, r0, #31
   15684:	18c4      	adds	r4, r0, r3
   15686:	405c      	eors	r4, r3
   15688:	0fc5      	lsrs	r5, r0, #31
   1568a:	0020      	movs	r0, r4
   1568c:	f000 f94c 	bl	15928 <__clzsi2>
   15690:	4b17      	ldr	r3, [pc, #92]	; (156f0 <__aeabi_i2d+0x74>)
   15692:	4a18      	ldr	r2, [pc, #96]	; (156f4 <__aeabi_i2d+0x78>)
   15694:	1a1b      	subs	r3, r3, r0
   15696:	1ad2      	subs	r2, r2, r3
   15698:	2a1f      	cmp	r2, #31
   1569a:	dd18      	ble.n	156ce <__aeabi_i2d+0x52>
   1569c:	4a16      	ldr	r2, [pc, #88]	; (156f8 <__aeabi_i2d+0x7c>)
   1569e:	1ad2      	subs	r2, r2, r3
   156a0:	4094      	lsls	r4, r2
   156a2:	2200      	movs	r2, #0
   156a4:	0324      	lsls	r4, r4, #12
   156a6:	055b      	lsls	r3, r3, #21
   156a8:	0b24      	lsrs	r4, r4, #12
   156aa:	0d5b      	lsrs	r3, r3, #21
   156ac:	2100      	movs	r1, #0
   156ae:	0010      	movs	r0, r2
   156b0:	0324      	lsls	r4, r4, #12
   156b2:	0d0a      	lsrs	r2, r1, #20
   156b4:	0b24      	lsrs	r4, r4, #12
   156b6:	0512      	lsls	r2, r2, #20
   156b8:	4322      	orrs	r2, r4
   156ba:	4c10      	ldr	r4, [pc, #64]	; (156fc <__aeabi_i2d+0x80>)
   156bc:	051b      	lsls	r3, r3, #20
   156be:	4022      	ands	r2, r4
   156c0:	4313      	orrs	r3, r2
   156c2:	005b      	lsls	r3, r3, #1
   156c4:	07ed      	lsls	r5, r5, #31
   156c6:	085b      	lsrs	r3, r3, #1
   156c8:	432b      	orrs	r3, r5
   156ca:	0019      	movs	r1, r3
   156cc:	bd70      	pop	{r4, r5, r6, pc}
   156ce:	0021      	movs	r1, r4
   156d0:	4091      	lsls	r1, r2
   156d2:	000a      	movs	r2, r1
   156d4:	210b      	movs	r1, #11
   156d6:	1a08      	subs	r0, r1, r0
   156d8:	40c4      	lsrs	r4, r0
   156da:	055b      	lsls	r3, r3, #21
   156dc:	0324      	lsls	r4, r4, #12
   156de:	0b24      	lsrs	r4, r4, #12
   156e0:	0d5b      	lsrs	r3, r3, #21
   156e2:	e7e3      	b.n	156ac <__aeabi_i2d+0x30>
   156e4:	2500      	movs	r5, #0
   156e6:	2300      	movs	r3, #0
   156e8:	2400      	movs	r4, #0
   156ea:	2200      	movs	r2, #0
   156ec:	e7de      	b.n	156ac <__aeabi_i2d+0x30>
   156ee:	46c0      	nop			; (mov r8, r8)
   156f0:	0000041e 	.word	0x0000041e
   156f4:	00000433 	.word	0x00000433
   156f8:	00000413 	.word	0x00000413
   156fc:	800fffff 	.word	0x800fffff

00015700 <__aeabi_ui2d>:
   15700:	b510      	push	{r4, lr}
   15702:	1e04      	subs	r4, r0, #0
   15704:	d028      	beq.n	15758 <__aeabi_ui2d+0x58>
   15706:	f000 f90f 	bl	15928 <__clzsi2>
   1570a:	4b15      	ldr	r3, [pc, #84]	; (15760 <__aeabi_ui2d+0x60>)
   1570c:	4a15      	ldr	r2, [pc, #84]	; (15764 <__aeabi_ui2d+0x64>)
   1570e:	1a1b      	subs	r3, r3, r0
   15710:	1ad2      	subs	r2, r2, r3
   15712:	2a1f      	cmp	r2, #31
   15714:	dd15      	ble.n	15742 <__aeabi_ui2d+0x42>
   15716:	4a14      	ldr	r2, [pc, #80]	; (15768 <__aeabi_ui2d+0x68>)
   15718:	1ad2      	subs	r2, r2, r3
   1571a:	4094      	lsls	r4, r2
   1571c:	2200      	movs	r2, #0
   1571e:	0324      	lsls	r4, r4, #12
   15720:	055b      	lsls	r3, r3, #21
   15722:	0b24      	lsrs	r4, r4, #12
   15724:	0d5b      	lsrs	r3, r3, #21
   15726:	2100      	movs	r1, #0
   15728:	0010      	movs	r0, r2
   1572a:	0324      	lsls	r4, r4, #12
   1572c:	0d0a      	lsrs	r2, r1, #20
   1572e:	0b24      	lsrs	r4, r4, #12
   15730:	0512      	lsls	r2, r2, #20
   15732:	4322      	orrs	r2, r4
   15734:	4c0d      	ldr	r4, [pc, #52]	; (1576c <__aeabi_ui2d+0x6c>)
   15736:	051b      	lsls	r3, r3, #20
   15738:	4022      	ands	r2, r4
   1573a:	4313      	orrs	r3, r2
   1573c:	005b      	lsls	r3, r3, #1
   1573e:	0859      	lsrs	r1, r3, #1
   15740:	bd10      	pop	{r4, pc}
   15742:	0021      	movs	r1, r4
   15744:	4091      	lsls	r1, r2
   15746:	000a      	movs	r2, r1
   15748:	210b      	movs	r1, #11
   1574a:	1a08      	subs	r0, r1, r0
   1574c:	40c4      	lsrs	r4, r0
   1574e:	055b      	lsls	r3, r3, #21
   15750:	0324      	lsls	r4, r4, #12
   15752:	0b24      	lsrs	r4, r4, #12
   15754:	0d5b      	lsrs	r3, r3, #21
   15756:	e7e6      	b.n	15726 <__aeabi_ui2d+0x26>
   15758:	2300      	movs	r3, #0
   1575a:	2400      	movs	r4, #0
   1575c:	2200      	movs	r2, #0
   1575e:	e7e2      	b.n	15726 <__aeabi_ui2d+0x26>
   15760:	0000041e 	.word	0x0000041e
   15764:	00000433 	.word	0x00000433
   15768:	00000413 	.word	0x00000413
   1576c:	800fffff 	.word	0x800fffff

00015770 <__aeabi_f2d>:
   15770:	0041      	lsls	r1, r0, #1
   15772:	0e09      	lsrs	r1, r1, #24
   15774:	1c4b      	adds	r3, r1, #1
   15776:	b570      	push	{r4, r5, r6, lr}
   15778:	b2db      	uxtb	r3, r3
   1577a:	0246      	lsls	r6, r0, #9
   1577c:	0a75      	lsrs	r5, r6, #9
   1577e:	0fc4      	lsrs	r4, r0, #31
   15780:	2b01      	cmp	r3, #1
   15782:	dd14      	ble.n	157ae <__aeabi_f2d+0x3e>
   15784:	23e0      	movs	r3, #224	; 0xe0
   15786:	009b      	lsls	r3, r3, #2
   15788:	076d      	lsls	r5, r5, #29
   1578a:	0b36      	lsrs	r6, r6, #12
   1578c:	18cb      	adds	r3, r1, r3
   1578e:	2100      	movs	r1, #0
   15790:	0d0a      	lsrs	r2, r1, #20
   15792:	0028      	movs	r0, r5
   15794:	0512      	lsls	r2, r2, #20
   15796:	4d1c      	ldr	r5, [pc, #112]	; (15808 <__aeabi_f2d+0x98>)
   15798:	4332      	orrs	r2, r6
   1579a:	055b      	lsls	r3, r3, #21
   1579c:	402a      	ands	r2, r5
   1579e:	085b      	lsrs	r3, r3, #1
   157a0:	4313      	orrs	r3, r2
   157a2:	005b      	lsls	r3, r3, #1
   157a4:	07e4      	lsls	r4, r4, #31
   157a6:	085b      	lsrs	r3, r3, #1
   157a8:	4323      	orrs	r3, r4
   157aa:	0019      	movs	r1, r3
   157ac:	bd70      	pop	{r4, r5, r6, pc}
   157ae:	2900      	cmp	r1, #0
   157b0:	d114      	bne.n	157dc <__aeabi_f2d+0x6c>
   157b2:	2d00      	cmp	r5, #0
   157b4:	d01e      	beq.n	157f4 <__aeabi_f2d+0x84>
   157b6:	0028      	movs	r0, r5
   157b8:	f000 f8b6 	bl	15928 <__clzsi2>
   157bc:	280a      	cmp	r0, #10
   157be:	dc1c      	bgt.n	157fa <__aeabi_f2d+0x8a>
   157c0:	230b      	movs	r3, #11
   157c2:	002a      	movs	r2, r5
   157c4:	1a1b      	subs	r3, r3, r0
   157c6:	40da      	lsrs	r2, r3
   157c8:	0003      	movs	r3, r0
   157ca:	3315      	adds	r3, #21
   157cc:	409d      	lsls	r5, r3
   157ce:	4b0f      	ldr	r3, [pc, #60]	; (1580c <__aeabi_f2d+0x9c>)
   157d0:	0312      	lsls	r2, r2, #12
   157d2:	1a1b      	subs	r3, r3, r0
   157d4:	055b      	lsls	r3, r3, #21
   157d6:	0b16      	lsrs	r6, r2, #12
   157d8:	0d5b      	lsrs	r3, r3, #21
   157da:	e7d8      	b.n	1578e <__aeabi_f2d+0x1e>
   157dc:	2d00      	cmp	r5, #0
   157de:	d006      	beq.n	157ee <__aeabi_f2d+0x7e>
   157e0:	0b32      	lsrs	r2, r6, #12
   157e2:	2680      	movs	r6, #128	; 0x80
   157e4:	0336      	lsls	r6, r6, #12
   157e6:	076d      	lsls	r5, r5, #29
   157e8:	4316      	orrs	r6, r2
   157ea:	4b09      	ldr	r3, [pc, #36]	; (15810 <__aeabi_f2d+0xa0>)
   157ec:	e7cf      	b.n	1578e <__aeabi_f2d+0x1e>
   157ee:	4b08      	ldr	r3, [pc, #32]	; (15810 <__aeabi_f2d+0xa0>)
   157f0:	2600      	movs	r6, #0
   157f2:	e7cc      	b.n	1578e <__aeabi_f2d+0x1e>
   157f4:	2300      	movs	r3, #0
   157f6:	2600      	movs	r6, #0
   157f8:	e7c9      	b.n	1578e <__aeabi_f2d+0x1e>
   157fa:	0003      	movs	r3, r0
   157fc:	002a      	movs	r2, r5
   157fe:	3b0b      	subs	r3, #11
   15800:	409a      	lsls	r2, r3
   15802:	2500      	movs	r5, #0
   15804:	e7e3      	b.n	157ce <__aeabi_f2d+0x5e>
   15806:	46c0      	nop			; (mov r8, r8)
   15808:	800fffff 	.word	0x800fffff
   1580c:	00000389 	.word	0x00000389
   15810:	000007ff 	.word	0x000007ff

00015814 <__aeabi_d2f>:
   15814:	b5f0      	push	{r4, r5, r6, r7, lr}
   15816:	004c      	lsls	r4, r1, #1
   15818:	0d64      	lsrs	r4, r4, #21
   1581a:	030b      	lsls	r3, r1, #12
   1581c:	1c62      	adds	r2, r4, #1
   1581e:	0f45      	lsrs	r5, r0, #29
   15820:	0a5b      	lsrs	r3, r3, #9
   15822:	0552      	lsls	r2, r2, #21
   15824:	432b      	orrs	r3, r5
   15826:	0fc9      	lsrs	r1, r1, #31
   15828:	00c5      	lsls	r5, r0, #3
   1582a:	0d52      	lsrs	r2, r2, #21
   1582c:	2a01      	cmp	r2, #1
   1582e:	dd28      	ble.n	15882 <__aeabi_d2f+0x6e>
   15830:	4a3a      	ldr	r2, [pc, #232]	; (1591c <__aeabi_d2f+0x108>)
   15832:	18a6      	adds	r6, r4, r2
   15834:	2efe      	cmp	r6, #254	; 0xfe
   15836:	dc1b      	bgt.n	15870 <__aeabi_d2f+0x5c>
   15838:	2e00      	cmp	r6, #0
   1583a:	dd3e      	ble.n	158ba <__aeabi_d2f+0xa6>
   1583c:	0180      	lsls	r0, r0, #6
   1583e:	0002      	movs	r2, r0
   15840:	1e50      	subs	r0, r2, #1
   15842:	4182      	sbcs	r2, r0
   15844:	0f6d      	lsrs	r5, r5, #29
   15846:	432a      	orrs	r2, r5
   15848:	00db      	lsls	r3, r3, #3
   1584a:	4313      	orrs	r3, r2
   1584c:	075a      	lsls	r2, r3, #29
   1584e:	d004      	beq.n	1585a <__aeabi_d2f+0x46>
   15850:	220f      	movs	r2, #15
   15852:	401a      	ands	r2, r3
   15854:	2a04      	cmp	r2, #4
   15856:	d000      	beq.n	1585a <__aeabi_d2f+0x46>
   15858:	3304      	adds	r3, #4
   1585a:	2280      	movs	r2, #128	; 0x80
   1585c:	04d2      	lsls	r2, r2, #19
   1585e:	401a      	ands	r2, r3
   15860:	d05a      	beq.n	15918 <__aeabi_d2f+0x104>
   15862:	3601      	adds	r6, #1
   15864:	2eff      	cmp	r6, #255	; 0xff
   15866:	d003      	beq.n	15870 <__aeabi_d2f+0x5c>
   15868:	019b      	lsls	r3, r3, #6
   1586a:	0a5b      	lsrs	r3, r3, #9
   1586c:	b2f4      	uxtb	r4, r6
   1586e:	e001      	b.n	15874 <__aeabi_d2f+0x60>
   15870:	24ff      	movs	r4, #255	; 0xff
   15872:	2300      	movs	r3, #0
   15874:	0258      	lsls	r0, r3, #9
   15876:	05e4      	lsls	r4, r4, #23
   15878:	0a40      	lsrs	r0, r0, #9
   1587a:	07c9      	lsls	r1, r1, #31
   1587c:	4320      	orrs	r0, r4
   1587e:	4308      	orrs	r0, r1
   15880:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15882:	2c00      	cmp	r4, #0
   15884:	d007      	beq.n	15896 <__aeabi_d2f+0x82>
   15886:	431d      	orrs	r5, r3
   15888:	d0f2      	beq.n	15870 <__aeabi_d2f+0x5c>
   1588a:	2080      	movs	r0, #128	; 0x80
   1588c:	00db      	lsls	r3, r3, #3
   1588e:	0480      	lsls	r0, r0, #18
   15890:	4303      	orrs	r3, r0
   15892:	26ff      	movs	r6, #255	; 0xff
   15894:	e7da      	b.n	1584c <__aeabi_d2f+0x38>
   15896:	432b      	orrs	r3, r5
   15898:	d003      	beq.n	158a2 <__aeabi_d2f+0x8e>
   1589a:	2305      	movs	r3, #5
   1589c:	08db      	lsrs	r3, r3, #3
   1589e:	2cff      	cmp	r4, #255	; 0xff
   158a0:	d003      	beq.n	158aa <__aeabi_d2f+0x96>
   158a2:	025b      	lsls	r3, r3, #9
   158a4:	0a5b      	lsrs	r3, r3, #9
   158a6:	b2e4      	uxtb	r4, r4
   158a8:	e7e4      	b.n	15874 <__aeabi_d2f+0x60>
   158aa:	2b00      	cmp	r3, #0
   158ac:	d032      	beq.n	15914 <__aeabi_d2f+0x100>
   158ae:	2080      	movs	r0, #128	; 0x80
   158b0:	03c0      	lsls	r0, r0, #15
   158b2:	4303      	orrs	r3, r0
   158b4:	025b      	lsls	r3, r3, #9
   158b6:	0a5b      	lsrs	r3, r3, #9
   158b8:	e7dc      	b.n	15874 <__aeabi_d2f+0x60>
   158ba:	0032      	movs	r2, r6
   158bc:	3217      	adds	r2, #23
   158be:	db14      	blt.n	158ea <__aeabi_d2f+0xd6>
   158c0:	2280      	movs	r2, #128	; 0x80
   158c2:	271e      	movs	r7, #30
   158c4:	0412      	lsls	r2, r2, #16
   158c6:	4313      	orrs	r3, r2
   158c8:	1bbf      	subs	r7, r7, r6
   158ca:	2f1f      	cmp	r7, #31
   158cc:	dc0f      	bgt.n	158ee <__aeabi_d2f+0xda>
   158ce:	4a14      	ldr	r2, [pc, #80]	; (15920 <__aeabi_d2f+0x10c>)
   158d0:	4694      	mov	ip, r2
   158d2:	4464      	add	r4, ip
   158d4:	002a      	movs	r2, r5
   158d6:	40a5      	lsls	r5, r4
   158d8:	002e      	movs	r6, r5
   158da:	40a3      	lsls	r3, r4
   158dc:	1e75      	subs	r5, r6, #1
   158de:	41ae      	sbcs	r6, r5
   158e0:	40fa      	lsrs	r2, r7
   158e2:	4333      	orrs	r3, r6
   158e4:	4313      	orrs	r3, r2
   158e6:	2600      	movs	r6, #0
   158e8:	e7b0      	b.n	1584c <__aeabi_d2f+0x38>
   158ea:	2400      	movs	r4, #0
   158ec:	e7d5      	b.n	1589a <__aeabi_d2f+0x86>
   158ee:	2202      	movs	r2, #2
   158f0:	4252      	negs	r2, r2
   158f2:	1b96      	subs	r6, r2, r6
   158f4:	001a      	movs	r2, r3
   158f6:	40f2      	lsrs	r2, r6
   158f8:	2f20      	cmp	r7, #32
   158fa:	d009      	beq.n	15910 <__aeabi_d2f+0xfc>
   158fc:	4809      	ldr	r0, [pc, #36]	; (15924 <__aeabi_d2f+0x110>)
   158fe:	4684      	mov	ip, r0
   15900:	4464      	add	r4, ip
   15902:	40a3      	lsls	r3, r4
   15904:	432b      	orrs	r3, r5
   15906:	1e5d      	subs	r5, r3, #1
   15908:	41ab      	sbcs	r3, r5
   1590a:	2600      	movs	r6, #0
   1590c:	4313      	orrs	r3, r2
   1590e:	e79d      	b.n	1584c <__aeabi_d2f+0x38>
   15910:	2300      	movs	r3, #0
   15912:	e7f7      	b.n	15904 <__aeabi_d2f+0xf0>
   15914:	2300      	movs	r3, #0
   15916:	e7ad      	b.n	15874 <__aeabi_d2f+0x60>
   15918:	0034      	movs	r4, r6
   1591a:	e7bf      	b.n	1589c <__aeabi_d2f+0x88>
   1591c:	fffffc80 	.word	0xfffffc80
   15920:	fffffc82 	.word	0xfffffc82
   15924:	fffffca2 	.word	0xfffffca2

00015928 <__clzsi2>:
   15928:	211c      	movs	r1, #28
   1592a:	2301      	movs	r3, #1
   1592c:	041b      	lsls	r3, r3, #16
   1592e:	4298      	cmp	r0, r3
   15930:	d301      	bcc.n	15936 <__clzsi2+0xe>
   15932:	0c00      	lsrs	r0, r0, #16
   15934:	3910      	subs	r1, #16
   15936:	0a1b      	lsrs	r3, r3, #8
   15938:	4298      	cmp	r0, r3
   1593a:	d301      	bcc.n	15940 <__clzsi2+0x18>
   1593c:	0a00      	lsrs	r0, r0, #8
   1593e:	3908      	subs	r1, #8
   15940:	091b      	lsrs	r3, r3, #4
   15942:	4298      	cmp	r0, r3
   15944:	d301      	bcc.n	1594a <__clzsi2+0x22>
   15946:	0900      	lsrs	r0, r0, #4
   15948:	3904      	subs	r1, #4
   1594a:	a202      	add	r2, pc, #8	; (adr r2, 15954 <__clzsi2+0x2c>)
   1594c:	5c10      	ldrb	r0, [r2, r0]
   1594e:	1840      	adds	r0, r0, r1
   15950:	4770      	bx	lr
   15952:	46c0      	nop			; (mov r8, r8)
   15954:	02020304 	.word	0x02020304
   15958:	01010101 	.word	0x01010101
	...

00015964 <__clzdi2>:
   15964:	b510      	push	{r4, lr}
   15966:	2900      	cmp	r1, #0
   15968:	d103      	bne.n	15972 <__clzdi2+0xe>
   1596a:	f7ff ffdd 	bl	15928 <__clzsi2>
   1596e:	3020      	adds	r0, #32
   15970:	e002      	b.n	15978 <__clzdi2+0x14>
   15972:	1c08      	adds	r0, r1, #0
   15974:	f7ff ffd8 	bl	15928 <__clzsi2>
   15978:	bd10      	pop	{r4, pc}
   1597a:	46c0      	nop			; (mov r8, r8)

0001597c <__aeabi_d2uiz>:
   1597c:	b570      	push	{r4, r5, r6, lr}
   1597e:	2200      	movs	r2, #0
   15980:	4b0c      	ldr	r3, [pc, #48]	; (159b4 <__aeabi_d2uiz+0x38>)
   15982:	0004      	movs	r4, r0
   15984:	000d      	movs	r5, r1
   15986:	f000 f84b 	bl	15a20 <__aeabi_dcmpge>
   1598a:	2800      	cmp	r0, #0
   1598c:	d104      	bne.n	15998 <__aeabi_d2uiz+0x1c>
   1598e:	0020      	movs	r0, r4
   15990:	0029      	movs	r1, r5
   15992:	f7ff fe3f 	bl	15614 <__aeabi_d2iz>
   15996:	bd70      	pop	{r4, r5, r6, pc}
   15998:	4b06      	ldr	r3, [pc, #24]	; (159b4 <__aeabi_d2uiz+0x38>)
   1599a:	2200      	movs	r2, #0
   1599c:	0020      	movs	r0, r4
   1599e:	0029      	movs	r1, r5
   159a0:	f7ff fb22 	bl	14fe8 <__aeabi_dsub>
   159a4:	f7ff fe36 	bl	15614 <__aeabi_d2iz>
   159a8:	2380      	movs	r3, #128	; 0x80
   159aa:	061b      	lsls	r3, r3, #24
   159ac:	469c      	mov	ip, r3
   159ae:	4460      	add	r0, ip
   159b0:	e7f1      	b.n	15996 <__aeabi_d2uiz+0x1a>
   159b2:	46c0      	nop			; (mov r8, r8)
   159b4:	41e00000 	.word	0x41e00000

000159b8 <__aeabi_cdrcmple>:
   159b8:	4684      	mov	ip, r0
   159ba:	1c10      	adds	r0, r2, #0
   159bc:	4662      	mov	r2, ip
   159be:	468c      	mov	ip, r1
   159c0:	1c19      	adds	r1, r3, #0
   159c2:	4663      	mov	r3, ip
   159c4:	e000      	b.n	159c8 <__aeabi_cdcmpeq>
   159c6:	46c0      	nop			; (mov r8, r8)

000159c8 <__aeabi_cdcmpeq>:
   159c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   159ca:	f000 f8d1 	bl	15b70 <__ledf2>
   159ce:	2800      	cmp	r0, #0
   159d0:	d401      	bmi.n	159d6 <__aeabi_cdcmpeq+0xe>
   159d2:	2100      	movs	r1, #0
   159d4:	42c8      	cmn	r0, r1
   159d6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000159d8 <__aeabi_dcmpeq>:
   159d8:	b510      	push	{r4, lr}
   159da:	f000 f82b 	bl	15a34 <__eqdf2>
   159de:	4240      	negs	r0, r0
   159e0:	3001      	adds	r0, #1
   159e2:	bd10      	pop	{r4, pc}

000159e4 <__aeabi_dcmplt>:
   159e4:	b510      	push	{r4, lr}
   159e6:	f000 f8c3 	bl	15b70 <__ledf2>
   159ea:	2800      	cmp	r0, #0
   159ec:	db01      	blt.n	159f2 <__aeabi_dcmplt+0xe>
   159ee:	2000      	movs	r0, #0
   159f0:	bd10      	pop	{r4, pc}
   159f2:	2001      	movs	r0, #1
   159f4:	bd10      	pop	{r4, pc}
   159f6:	46c0      	nop			; (mov r8, r8)

000159f8 <__aeabi_dcmple>:
   159f8:	b510      	push	{r4, lr}
   159fa:	f000 f8b9 	bl	15b70 <__ledf2>
   159fe:	2800      	cmp	r0, #0
   15a00:	dd01      	ble.n	15a06 <__aeabi_dcmple+0xe>
   15a02:	2000      	movs	r0, #0
   15a04:	bd10      	pop	{r4, pc}
   15a06:	2001      	movs	r0, #1
   15a08:	bd10      	pop	{r4, pc}
   15a0a:	46c0      	nop			; (mov r8, r8)

00015a0c <__aeabi_dcmpgt>:
   15a0c:	b510      	push	{r4, lr}
   15a0e:	f000 f84b 	bl	15aa8 <__gedf2>
   15a12:	2800      	cmp	r0, #0
   15a14:	dc01      	bgt.n	15a1a <__aeabi_dcmpgt+0xe>
   15a16:	2000      	movs	r0, #0
   15a18:	bd10      	pop	{r4, pc}
   15a1a:	2001      	movs	r0, #1
   15a1c:	bd10      	pop	{r4, pc}
   15a1e:	46c0      	nop			; (mov r8, r8)

00015a20 <__aeabi_dcmpge>:
   15a20:	b510      	push	{r4, lr}
   15a22:	f000 f841 	bl	15aa8 <__gedf2>
   15a26:	2800      	cmp	r0, #0
   15a28:	da01      	bge.n	15a2e <__aeabi_dcmpge+0xe>
   15a2a:	2000      	movs	r0, #0
   15a2c:	bd10      	pop	{r4, pc}
   15a2e:	2001      	movs	r0, #1
   15a30:	bd10      	pop	{r4, pc}
   15a32:	46c0      	nop			; (mov r8, r8)

00015a34 <__eqdf2>:
   15a34:	b5f0      	push	{r4, r5, r6, r7, lr}
   15a36:	464f      	mov	r7, r9
   15a38:	4646      	mov	r6, r8
   15a3a:	46d6      	mov	lr, sl
   15a3c:	005c      	lsls	r4, r3, #1
   15a3e:	b5c0      	push	{r6, r7, lr}
   15a40:	031f      	lsls	r7, r3, #12
   15a42:	0fdb      	lsrs	r3, r3, #31
   15a44:	469a      	mov	sl, r3
   15a46:	4b17      	ldr	r3, [pc, #92]	; (15aa4 <__eqdf2+0x70>)
   15a48:	030e      	lsls	r6, r1, #12
   15a4a:	004d      	lsls	r5, r1, #1
   15a4c:	4684      	mov	ip, r0
   15a4e:	4680      	mov	r8, r0
   15a50:	0b36      	lsrs	r6, r6, #12
   15a52:	0d6d      	lsrs	r5, r5, #21
   15a54:	0fc9      	lsrs	r1, r1, #31
   15a56:	4691      	mov	r9, r2
   15a58:	0b3f      	lsrs	r7, r7, #12
   15a5a:	0d64      	lsrs	r4, r4, #21
   15a5c:	2001      	movs	r0, #1
   15a5e:	429d      	cmp	r5, r3
   15a60:	d008      	beq.n	15a74 <__eqdf2+0x40>
   15a62:	429c      	cmp	r4, r3
   15a64:	d001      	beq.n	15a6a <__eqdf2+0x36>
   15a66:	42a5      	cmp	r5, r4
   15a68:	d00b      	beq.n	15a82 <__eqdf2+0x4e>
   15a6a:	bc1c      	pop	{r2, r3, r4}
   15a6c:	4690      	mov	r8, r2
   15a6e:	4699      	mov	r9, r3
   15a70:	46a2      	mov	sl, r4
   15a72:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15a74:	4663      	mov	r3, ip
   15a76:	4333      	orrs	r3, r6
   15a78:	d1f7      	bne.n	15a6a <__eqdf2+0x36>
   15a7a:	42ac      	cmp	r4, r5
   15a7c:	d1f5      	bne.n	15a6a <__eqdf2+0x36>
   15a7e:	433a      	orrs	r2, r7
   15a80:	d1f3      	bne.n	15a6a <__eqdf2+0x36>
   15a82:	2001      	movs	r0, #1
   15a84:	42be      	cmp	r6, r7
   15a86:	d1f0      	bne.n	15a6a <__eqdf2+0x36>
   15a88:	45c8      	cmp	r8, r9
   15a8a:	d1ee      	bne.n	15a6a <__eqdf2+0x36>
   15a8c:	4551      	cmp	r1, sl
   15a8e:	d007      	beq.n	15aa0 <__eqdf2+0x6c>
   15a90:	2d00      	cmp	r5, #0
   15a92:	d1ea      	bne.n	15a6a <__eqdf2+0x36>
   15a94:	4663      	mov	r3, ip
   15a96:	431e      	orrs	r6, r3
   15a98:	0030      	movs	r0, r6
   15a9a:	1e46      	subs	r6, r0, #1
   15a9c:	41b0      	sbcs	r0, r6
   15a9e:	e7e4      	b.n	15a6a <__eqdf2+0x36>
   15aa0:	2000      	movs	r0, #0
   15aa2:	e7e2      	b.n	15a6a <__eqdf2+0x36>
   15aa4:	000007ff 	.word	0x000007ff

00015aa8 <__gedf2>:
   15aa8:	b5f0      	push	{r4, r5, r6, r7, lr}
   15aaa:	4645      	mov	r5, r8
   15aac:	46de      	mov	lr, fp
   15aae:	4657      	mov	r7, sl
   15ab0:	464e      	mov	r6, r9
   15ab2:	b5e0      	push	{r5, r6, r7, lr}
   15ab4:	031f      	lsls	r7, r3, #12
   15ab6:	0b3d      	lsrs	r5, r7, #12
   15ab8:	4f2c      	ldr	r7, [pc, #176]	; (15b6c <__gedf2+0xc4>)
   15aba:	030e      	lsls	r6, r1, #12
   15abc:	004c      	lsls	r4, r1, #1
   15abe:	46ab      	mov	fp, r5
   15ac0:	005d      	lsls	r5, r3, #1
   15ac2:	4684      	mov	ip, r0
   15ac4:	0b36      	lsrs	r6, r6, #12
   15ac6:	0d64      	lsrs	r4, r4, #21
   15ac8:	0fc9      	lsrs	r1, r1, #31
   15aca:	4690      	mov	r8, r2
   15acc:	0d6d      	lsrs	r5, r5, #21
   15ace:	0fdb      	lsrs	r3, r3, #31
   15ad0:	42bc      	cmp	r4, r7
   15ad2:	d02a      	beq.n	15b2a <__gedf2+0x82>
   15ad4:	4f25      	ldr	r7, [pc, #148]	; (15b6c <__gedf2+0xc4>)
   15ad6:	42bd      	cmp	r5, r7
   15ad8:	d02d      	beq.n	15b36 <__gedf2+0x8e>
   15ada:	2c00      	cmp	r4, #0
   15adc:	d10f      	bne.n	15afe <__gedf2+0x56>
   15ade:	4330      	orrs	r0, r6
   15ae0:	0007      	movs	r7, r0
   15ae2:	4681      	mov	r9, r0
   15ae4:	4278      	negs	r0, r7
   15ae6:	4178      	adcs	r0, r7
   15ae8:	b2c0      	uxtb	r0, r0
   15aea:	2d00      	cmp	r5, #0
   15aec:	d117      	bne.n	15b1e <__gedf2+0x76>
   15aee:	465f      	mov	r7, fp
   15af0:	433a      	orrs	r2, r7
   15af2:	d114      	bne.n	15b1e <__gedf2+0x76>
   15af4:	464b      	mov	r3, r9
   15af6:	2000      	movs	r0, #0
   15af8:	2b00      	cmp	r3, #0
   15afa:	d00a      	beq.n	15b12 <__gedf2+0x6a>
   15afc:	e006      	b.n	15b0c <__gedf2+0x64>
   15afe:	2d00      	cmp	r5, #0
   15b00:	d102      	bne.n	15b08 <__gedf2+0x60>
   15b02:	4658      	mov	r0, fp
   15b04:	4302      	orrs	r2, r0
   15b06:	d001      	beq.n	15b0c <__gedf2+0x64>
   15b08:	4299      	cmp	r1, r3
   15b0a:	d018      	beq.n	15b3e <__gedf2+0x96>
   15b0c:	4248      	negs	r0, r1
   15b0e:	2101      	movs	r1, #1
   15b10:	4308      	orrs	r0, r1
   15b12:	bc3c      	pop	{r2, r3, r4, r5}
   15b14:	4690      	mov	r8, r2
   15b16:	4699      	mov	r9, r3
   15b18:	46a2      	mov	sl, r4
   15b1a:	46ab      	mov	fp, r5
   15b1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15b1e:	2800      	cmp	r0, #0
   15b20:	d0f2      	beq.n	15b08 <__gedf2+0x60>
   15b22:	2001      	movs	r0, #1
   15b24:	3b01      	subs	r3, #1
   15b26:	4318      	orrs	r0, r3
   15b28:	e7f3      	b.n	15b12 <__gedf2+0x6a>
   15b2a:	0037      	movs	r7, r6
   15b2c:	4307      	orrs	r7, r0
   15b2e:	d0d1      	beq.n	15ad4 <__gedf2+0x2c>
   15b30:	2002      	movs	r0, #2
   15b32:	4240      	negs	r0, r0
   15b34:	e7ed      	b.n	15b12 <__gedf2+0x6a>
   15b36:	465f      	mov	r7, fp
   15b38:	4317      	orrs	r7, r2
   15b3a:	d0ce      	beq.n	15ada <__gedf2+0x32>
   15b3c:	e7f8      	b.n	15b30 <__gedf2+0x88>
   15b3e:	42ac      	cmp	r4, r5
   15b40:	dce4      	bgt.n	15b0c <__gedf2+0x64>
   15b42:	da03      	bge.n	15b4c <__gedf2+0xa4>
   15b44:	1e48      	subs	r0, r1, #1
   15b46:	2101      	movs	r1, #1
   15b48:	4308      	orrs	r0, r1
   15b4a:	e7e2      	b.n	15b12 <__gedf2+0x6a>
   15b4c:	455e      	cmp	r6, fp
   15b4e:	d8dd      	bhi.n	15b0c <__gedf2+0x64>
   15b50:	d006      	beq.n	15b60 <__gedf2+0xb8>
   15b52:	2000      	movs	r0, #0
   15b54:	455e      	cmp	r6, fp
   15b56:	d2dc      	bcs.n	15b12 <__gedf2+0x6a>
   15b58:	2301      	movs	r3, #1
   15b5a:	1e48      	subs	r0, r1, #1
   15b5c:	4318      	orrs	r0, r3
   15b5e:	e7d8      	b.n	15b12 <__gedf2+0x6a>
   15b60:	45c4      	cmp	ip, r8
   15b62:	d8d3      	bhi.n	15b0c <__gedf2+0x64>
   15b64:	2000      	movs	r0, #0
   15b66:	45c4      	cmp	ip, r8
   15b68:	d3f6      	bcc.n	15b58 <__gedf2+0xb0>
   15b6a:	e7d2      	b.n	15b12 <__gedf2+0x6a>
   15b6c:	000007ff 	.word	0x000007ff

00015b70 <__ledf2>:
   15b70:	b5f0      	push	{r4, r5, r6, r7, lr}
   15b72:	464e      	mov	r6, r9
   15b74:	4645      	mov	r5, r8
   15b76:	46de      	mov	lr, fp
   15b78:	4657      	mov	r7, sl
   15b7a:	005c      	lsls	r4, r3, #1
   15b7c:	b5e0      	push	{r5, r6, r7, lr}
   15b7e:	031f      	lsls	r7, r3, #12
   15b80:	0fdb      	lsrs	r3, r3, #31
   15b82:	4699      	mov	r9, r3
   15b84:	4b2a      	ldr	r3, [pc, #168]	; (15c30 <__ledf2+0xc0>)
   15b86:	030e      	lsls	r6, r1, #12
   15b88:	004d      	lsls	r5, r1, #1
   15b8a:	0fc9      	lsrs	r1, r1, #31
   15b8c:	4684      	mov	ip, r0
   15b8e:	0b36      	lsrs	r6, r6, #12
   15b90:	0d6d      	lsrs	r5, r5, #21
   15b92:	468b      	mov	fp, r1
   15b94:	4690      	mov	r8, r2
   15b96:	0b3f      	lsrs	r7, r7, #12
   15b98:	0d64      	lsrs	r4, r4, #21
   15b9a:	429d      	cmp	r5, r3
   15b9c:	d020      	beq.n	15be0 <__ledf2+0x70>
   15b9e:	4b24      	ldr	r3, [pc, #144]	; (15c30 <__ledf2+0xc0>)
   15ba0:	429c      	cmp	r4, r3
   15ba2:	d022      	beq.n	15bea <__ledf2+0x7a>
   15ba4:	2d00      	cmp	r5, #0
   15ba6:	d112      	bne.n	15bce <__ledf2+0x5e>
   15ba8:	4330      	orrs	r0, r6
   15baa:	4243      	negs	r3, r0
   15bac:	4143      	adcs	r3, r0
   15bae:	b2db      	uxtb	r3, r3
   15bb0:	2c00      	cmp	r4, #0
   15bb2:	d01f      	beq.n	15bf4 <__ledf2+0x84>
   15bb4:	2b00      	cmp	r3, #0
   15bb6:	d00c      	beq.n	15bd2 <__ledf2+0x62>
   15bb8:	464b      	mov	r3, r9
   15bba:	2001      	movs	r0, #1
   15bbc:	3b01      	subs	r3, #1
   15bbe:	4303      	orrs	r3, r0
   15bc0:	0018      	movs	r0, r3
   15bc2:	bc3c      	pop	{r2, r3, r4, r5}
   15bc4:	4690      	mov	r8, r2
   15bc6:	4699      	mov	r9, r3
   15bc8:	46a2      	mov	sl, r4
   15bca:	46ab      	mov	fp, r5
   15bcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15bce:	2c00      	cmp	r4, #0
   15bd0:	d016      	beq.n	15c00 <__ledf2+0x90>
   15bd2:	45cb      	cmp	fp, r9
   15bd4:	d017      	beq.n	15c06 <__ledf2+0x96>
   15bd6:	465b      	mov	r3, fp
   15bd8:	4259      	negs	r1, r3
   15bda:	2301      	movs	r3, #1
   15bdc:	430b      	orrs	r3, r1
   15bde:	e7ef      	b.n	15bc0 <__ledf2+0x50>
   15be0:	0031      	movs	r1, r6
   15be2:	2302      	movs	r3, #2
   15be4:	4301      	orrs	r1, r0
   15be6:	d1eb      	bne.n	15bc0 <__ledf2+0x50>
   15be8:	e7d9      	b.n	15b9e <__ledf2+0x2e>
   15bea:	0039      	movs	r1, r7
   15bec:	2302      	movs	r3, #2
   15bee:	4311      	orrs	r1, r2
   15bf0:	d1e6      	bne.n	15bc0 <__ledf2+0x50>
   15bf2:	e7d7      	b.n	15ba4 <__ledf2+0x34>
   15bf4:	433a      	orrs	r2, r7
   15bf6:	d1dd      	bne.n	15bb4 <__ledf2+0x44>
   15bf8:	2300      	movs	r3, #0
   15bfa:	2800      	cmp	r0, #0
   15bfc:	d0e0      	beq.n	15bc0 <__ledf2+0x50>
   15bfe:	e7ea      	b.n	15bd6 <__ledf2+0x66>
   15c00:	433a      	orrs	r2, r7
   15c02:	d1e6      	bne.n	15bd2 <__ledf2+0x62>
   15c04:	e7e7      	b.n	15bd6 <__ledf2+0x66>
   15c06:	42a5      	cmp	r5, r4
   15c08:	dce5      	bgt.n	15bd6 <__ledf2+0x66>
   15c0a:	db05      	blt.n	15c18 <__ledf2+0xa8>
   15c0c:	42be      	cmp	r6, r7
   15c0e:	d8e2      	bhi.n	15bd6 <__ledf2+0x66>
   15c10:	d007      	beq.n	15c22 <__ledf2+0xb2>
   15c12:	2300      	movs	r3, #0
   15c14:	42be      	cmp	r6, r7
   15c16:	d2d3      	bcs.n	15bc0 <__ledf2+0x50>
   15c18:	4659      	mov	r1, fp
   15c1a:	2301      	movs	r3, #1
   15c1c:	3901      	subs	r1, #1
   15c1e:	430b      	orrs	r3, r1
   15c20:	e7ce      	b.n	15bc0 <__ledf2+0x50>
   15c22:	45c4      	cmp	ip, r8
   15c24:	d8d7      	bhi.n	15bd6 <__ledf2+0x66>
   15c26:	2300      	movs	r3, #0
   15c28:	45c4      	cmp	ip, r8
   15c2a:	d3f5      	bcc.n	15c18 <__ledf2+0xa8>
   15c2c:	e7c8      	b.n	15bc0 <__ledf2+0x50>
   15c2e:	46c0      	nop			; (mov r8, r8)
   15c30:	000007ff 	.word	0x000007ff

00015c34 <__libc_init_array>:
   15c34:	b570      	push	{r4, r5, r6, lr}
   15c36:	4e0d      	ldr	r6, [pc, #52]	; (15c6c <__libc_init_array+0x38>)
   15c38:	4d0d      	ldr	r5, [pc, #52]	; (15c70 <__libc_init_array+0x3c>)
   15c3a:	2400      	movs	r4, #0
   15c3c:	1bad      	subs	r5, r5, r6
   15c3e:	10ad      	asrs	r5, r5, #2
   15c40:	d005      	beq.n	15c4e <__libc_init_array+0x1a>
   15c42:	00a3      	lsls	r3, r4, #2
   15c44:	58f3      	ldr	r3, [r6, r3]
   15c46:	3401      	adds	r4, #1
   15c48:	4798      	blx	r3
   15c4a:	42a5      	cmp	r5, r4
   15c4c:	d1f9      	bne.n	15c42 <__libc_init_array+0xe>
   15c4e:	f008 fa97 	bl	1e180 <_init>
   15c52:	4e08      	ldr	r6, [pc, #32]	; (15c74 <__libc_init_array+0x40>)
   15c54:	4d08      	ldr	r5, [pc, #32]	; (15c78 <__libc_init_array+0x44>)
   15c56:	2400      	movs	r4, #0
   15c58:	1bad      	subs	r5, r5, r6
   15c5a:	10ad      	asrs	r5, r5, #2
   15c5c:	d005      	beq.n	15c6a <__libc_init_array+0x36>
   15c5e:	00a3      	lsls	r3, r4, #2
   15c60:	58f3      	ldr	r3, [r6, r3]
   15c62:	3401      	adds	r4, #1
   15c64:	4798      	blx	r3
   15c66:	42a5      	cmp	r5, r4
   15c68:	d1f9      	bne.n	15c5e <__libc_init_array+0x2a>
   15c6a:	bd70      	pop	{r4, r5, r6, pc}
   15c6c:	0001e18c 	.word	0x0001e18c
   15c70:	0001e18c 	.word	0x0001e18c
   15c74:	0001e18c 	.word	0x0001e18c
   15c78:	0001e194 	.word	0x0001e194

00015c7c <memcpy>:
   15c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
   15c7e:	0005      	movs	r5, r0
   15c80:	2a0f      	cmp	r2, #15
   15c82:	d92f      	bls.n	15ce4 <memcpy+0x68>
   15c84:	000b      	movs	r3, r1
   15c86:	4303      	orrs	r3, r0
   15c88:	079b      	lsls	r3, r3, #30
   15c8a:	d134      	bne.n	15cf6 <memcpy+0x7a>
   15c8c:	0016      	movs	r6, r2
   15c8e:	000c      	movs	r4, r1
   15c90:	0003      	movs	r3, r0
   15c92:	3e10      	subs	r6, #16
   15c94:	0935      	lsrs	r5, r6, #4
   15c96:	3501      	adds	r5, #1
   15c98:	012d      	lsls	r5, r5, #4
   15c9a:	1945      	adds	r5, r0, r5
   15c9c:	6827      	ldr	r7, [r4, #0]
   15c9e:	601f      	str	r7, [r3, #0]
   15ca0:	6867      	ldr	r7, [r4, #4]
   15ca2:	605f      	str	r7, [r3, #4]
   15ca4:	68a7      	ldr	r7, [r4, #8]
   15ca6:	609f      	str	r7, [r3, #8]
   15ca8:	68e7      	ldr	r7, [r4, #12]
   15caa:	3410      	adds	r4, #16
   15cac:	60df      	str	r7, [r3, #12]
   15cae:	3310      	adds	r3, #16
   15cb0:	429d      	cmp	r5, r3
   15cb2:	d1f3      	bne.n	15c9c <memcpy+0x20>
   15cb4:	230f      	movs	r3, #15
   15cb6:	439e      	bics	r6, r3
   15cb8:	3610      	adds	r6, #16
   15cba:	1985      	adds	r5, r0, r6
   15cbc:	1989      	adds	r1, r1, r6
   15cbe:	4013      	ands	r3, r2
   15cc0:	2b03      	cmp	r3, #3
   15cc2:	d91a      	bls.n	15cfa <memcpy+0x7e>
   15cc4:	1f1e      	subs	r6, r3, #4
   15cc6:	2300      	movs	r3, #0
   15cc8:	08b4      	lsrs	r4, r6, #2
   15cca:	3401      	adds	r4, #1
   15ccc:	00a4      	lsls	r4, r4, #2
   15cce:	58cf      	ldr	r7, [r1, r3]
   15cd0:	50ef      	str	r7, [r5, r3]
   15cd2:	3304      	adds	r3, #4
   15cd4:	42a3      	cmp	r3, r4
   15cd6:	d1fa      	bne.n	15cce <memcpy+0x52>
   15cd8:	2403      	movs	r4, #3
   15cda:	43a6      	bics	r6, r4
   15cdc:	1d33      	adds	r3, r6, #4
   15cde:	4022      	ands	r2, r4
   15ce0:	18c9      	adds	r1, r1, r3
   15ce2:	18ed      	adds	r5, r5, r3
   15ce4:	2a00      	cmp	r2, #0
   15ce6:	d005      	beq.n	15cf4 <memcpy+0x78>
   15ce8:	2300      	movs	r3, #0
   15cea:	5ccc      	ldrb	r4, [r1, r3]
   15cec:	54ec      	strb	r4, [r5, r3]
   15cee:	3301      	adds	r3, #1
   15cf0:	4293      	cmp	r3, r2
   15cf2:	d1fa      	bne.n	15cea <memcpy+0x6e>
   15cf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15cf6:	0005      	movs	r5, r0
   15cf8:	e7f6      	b.n	15ce8 <memcpy+0x6c>
   15cfa:	001a      	movs	r2, r3
   15cfc:	e7f2      	b.n	15ce4 <memcpy+0x68>
   15cfe:	46c0      	nop			; (mov r8, r8)

00015d00 <memset>:
   15d00:	b5f0      	push	{r4, r5, r6, r7, lr}
   15d02:	0783      	lsls	r3, r0, #30
   15d04:	d043      	beq.n	15d8e <memset+0x8e>
   15d06:	1e54      	subs	r4, r2, #1
   15d08:	2a00      	cmp	r2, #0
   15d0a:	d03f      	beq.n	15d8c <memset+0x8c>
   15d0c:	b2ce      	uxtb	r6, r1
   15d0e:	0002      	movs	r2, r0
   15d10:	2503      	movs	r5, #3
   15d12:	e002      	b.n	15d1a <memset+0x1a>
   15d14:	001a      	movs	r2, r3
   15d16:	3c01      	subs	r4, #1
   15d18:	d338      	bcc.n	15d8c <memset+0x8c>
   15d1a:	1c53      	adds	r3, r2, #1
   15d1c:	7016      	strb	r6, [r2, #0]
   15d1e:	422b      	tst	r3, r5
   15d20:	d1f8      	bne.n	15d14 <memset+0x14>
   15d22:	2c03      	cmp	r4, #3
   15d24:	d92a      	bls.n	15d7c <memset+0x7c>
   15d26:	22ff      	movs	r2, #255	; 0xff
   15d28:	400a      	ands	r2, r1
   15d2a:	0215      	lsls	r5, r2, #8
   15d2c:	4315      	orrs	r5, r2
   15d2e:	042a      	lsls	r2, r5, #16
   15d30:	4315      	orrs	r5, r2
   15d32:	2c0f      	cmp	r4, #15
   15d34:	d914      	bls.n	15d60 <memset+0x60>
   15d36:	0027      	movs	r7, r4
   15d38:	001a      	movs	r2, r3
   15d3a:	3f10      	subs	r7, #16
   15d3c:	093e      	lsrs	r6, r7, #4
   15d3e:	3601      	adds	r6, #1
   15d40:	0136      	lsls	r6, r6, #4
   15d42:	199e      	adds	r6, r3, r6
   15d44:	6015      	str	r5, [r2, #0]
   15d46:	6055      	str	r5, [r2, #4]
   15d48:	6095      	str	r5, [r2, #8]
   15d4a:	60d5      	str	r5, [r2, #12]
   15d4c:	3210      	adds	r2, #16
   15d4e:	4296      	cmp	r6, r2
   15d50:	d1f8      	bne.n	15d44 <memset+0x44>
   15d52:	220f      	movs	r2, #15
   15d54:	4397      	bics	r7, r2
   15d56:	3710      	adds	r7, #16
   15d58:	19db      	adds	r3, r3, r7
   15d5a:	4014      	ands	r4, r2
   15d5c:	2c03      	cmp	r4, #3
   15d5e:	d90d      	bls.n	15d7c <memset+0x7c>
   15d60:	001a      	movs	r2, r3
   15d62:	1f27      	subs	r7, r4, #4
   15d64:	08be      	lsrs	r6, r7, #2
   15d66:	3601      	adds	r6, #1
   15d68:	00b6      	lsls	r6, r6, #2
   15d6a:	199e      	adds	r6, r3, r6
   15d6c:	c220      	stmia	r2!, {r5}
   15d6e:	42b2      	cmp	r2, r6
   15d70:	d1fc      	bne.n	15d6c <memset+0x6c>
   15d72:	2203      	movs	r2, #3
   15d74:	4397      	bics	r7, r2
   15d76:	3704      	adds	r7, #4
   15d78:	19db      	adds	r3, r3, r7
   15d7a:	4014      	ands	r4, r2
   15d7c:	2c00      	cmp	r4, #0
   15d7e:	d005      	beq.n	15d8c <memset+0x8c>
   15d80:	b2c9      	uxtb	r1, r1
   15d82:	191c      	adds	r4, r3, r4
   15d84:	7019      	strb	r1, [r3, #0]
   15d86:	3301      	adds	r3, #1
   15d88:	429c      	cmp	r4, r3
   15d8a:	d1fb      	bne.n	15d84 <memset+0x84>
   15d8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15d8e:	0014      	movs	r4, r2
   15d90:	0003      	movs	r3, r0
   15d92:	e7c6      	b.n	15d22 <memset+0x22>

00015d94 <printf>:
   15d94:	b40f      	push	{r0, r1, r2, r3}
   15d96:	b500      	push	{lr}
   15d98:	4906      	ldr	r1, [pc, #24]	; (15db4 <printf+0x20>)
   15d9a:	b083      	sub	sp, #12
   15d9c:	ab04      	add	r3, sp, #16
   15d9e:	6808      	ldr	r0, [r1, #0]
   15da0:	cb04      	ldmia	r3!, {r2}
   15da2:	6881      	ldr	r1, [r0, #8]
   15da4:	9301      	str	r3, [sp, #4]
   15da6:	f001 fcd7 	bl	17758 <_vfprintf_r>
   15daa:	b003      	add	sp, #12
   15dac:	bc08      	pop	{r3}
   15dae:	b004      	add	sp, #16
   15db0:	4718      	bx	r3
   15db2:	46c0      	nop			; (mov r8, r8)
   15db4:	20000064 	.word	0x20000064

00015db8 <_puts_r>:
   15db8:	b530      	push	{r4, r5, lr}
   15dba:	0004      	movs	r4, r0
   15dbc:	b089      	sub	sp, #36	; 0x24
   15dbe:	0008      	movs	r0, r1
   15dc0:	000d      	movs	r5, r1
   15dc2:	f000 f993 	bl	160ec <strlen>
   15dc6:	ab04      	add	r3, sp, #16
   15dc8:	4a21      	ldr	r2, [pc, #132]	; (15e50 <_puts_r+0x98>)
   15dca:	9301      	str	r3, [sp, #4]
   15dcc:	2302      	movs	r3, #2
   15dce:	9206      	str	r2, [sp, #24]
   15dd0:	2201      	movs	r2, #1
   15dd2:	9302      	str	r3, [sp, #8]
   15dd4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   15dd6:	9005      	str	r0, [sp, #20]
   15dd8:	3001      	adds	r0, #1
   15dda:	9504      	str	r5, [sp, #16]
   15ddc:	9207      	str	r2, [sp, #28]
   15dde:	9003      	str	r0, [sp, #12]
   15de0:	68a5      	ldr	r5, [r4, #8]
   15de2:	2b00      	cmp	r3, #0
   15de4:	d02f      	beq.n	15e46 <_puts_r+0x8e>
   15de6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   15de8:	07db      	lsls	r3, r3, #31
   15dea:	d424      	bmi.n	15e36 <_puts_r+0x7e>
   15dec:	230c      	movs	r3, #12
   15dee:	5eea      	ldrsh	r2, [r5, r3]
   15df0:	b291      	uxth	r1, r2
   15df2:	058b      	lsls	r3, r1, #22
   15df4:	d51c      	bpl.n	15e30 <_puts_r+0x78>
   15df6:	2380      	movs	r3, #128	; 0x80
   15df8:	019b      	lsls	r3, r3, #6
   15dfa:	4219      	tst	r1, r3
   15dfc:	d105      	bne.n	15e0a <_puts_r+0x52>
   15dfe:	4313      	orrs	r3, r2
   15e00:	81ab      	strh	r3, [r5, #12]
   15e02:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   15e04:	4b13      	ldr	r3, [pc, #76]	; (15e54 <_puts_r+0x9c>)
   15e06:	4013      	ands	r3, r2
   15e08:	666b      	str	r3, [r5, #100]	; 0x64
   15e0a:	0020      	movs	r0, r4
   15e0c:	aa01      	add	r2, sp, #4
   15e0e:	0029      	movs	r1, r5
   15e10:	f004 fbc8 	bl	1a5a4 <__sfvwrite_r>
   15e14:	1e44      	subs	r4, r0, #1
   15e16:	41a0      	sbcs	r0, r4
   15e18:	4244      	negs	r4, r0
   15e1a:	200a      	movs	r0, #10
   15e1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   15e1e:	4304      	orrs	r4, r0
   15e20:	07db      	lsls	r3, r3, #31
   15e22:	d402      	bmi.n	15e2a <_puts_r+0x72>
   15e24:	89ab      	ldrh	r3, [r5, #12]
   15e26:	059b      	lsls	r3, r3, #22
   15e28:	d509      	bpl.n	15e3e <_puts_r+0x86>
   15e2a:	0020      	movs	r0, r4
   15e2c:	b009      	add	sp, #36	; 0x24
   15e2e:	bd30      	pop	{r4, r5, pc}
   15e30:	6da8      	ldr	r0, [r5, #88]	; 0x58
   15e32:	f004 fd81 	bl	1a938 <__retarget_lock_acquire_recursive>
   15e36:	230c      	movs	r3, #12
   15e38:	5eea      	ldrsh	r2, [r5, r3]
   15e3a:	b291      	uxth	r1, r2
   15e3c:	e7db      	b.n	15df6 <_puts_r+0x3e>
   15e3e:	6da8      	ldr	r0, [r5, #88]	; 0x58
   15e40:	f004 fd7c 	bl	1a93c <__retarget_lock_release_recursive>
   15e44:	e7f1      	b.n	15e2a <_puts_r+0x72>
   15e46:	0020      	movs	r0, r4
   15e48:	f004 fa24 	bl	1a294 <__sinit>
   15e4c:	e7cb      	b.n	15de6 <_puts_r+0x2e>
   15e4e:	46c0      	nop			; (mov r8, r8)
   15e50:	0001d170 	.word	0x0001d170
   15e54:	ffffdfff 	.word	0xffffdfff

00015e58 <puts>:
   15e58:	b510      	push	{r4, lr}
   15e5a:	4b03      	ldr	r3, [pc, #12]	; (15e68 <puts+0x10>)
   15e5c:	0001      	movs	r1, r0
   15e5e:	6818      	ldr	r0, [r3, #0]
   15e60:	f7ff ffaa 	bl	15db8 <_puts_r>
   15e64:	bd10      	pop	{r4, pc}
   15e66:	46c0      	nop			; (mov r8, r8)
   15e68:	20000064 	.word	0x20000064

00015e6c <srand>:
   15e6c:	2200      	movs	r2, #0
   15e6e:	4b03      	ldr	r3, [pc, #12]	; (15e7c <srand+0x10>)
   15e70:	681b      	ldr	r3, [r3, #0]
   15e72:	33a8      	adds	r3, #168	; 0xa8
   15e74:	6018      	str	r0, [r3, #0]
   15e76:	605a      	str	r2, [r3, #4]
   15e78:	4770      	bx	lr
   15e7a:	46c0      	nop			; (mov r8, r8)
   15e7c:	20000064 	.word	0x20000064

00015e80 <rand>:
   15e80:	b510      	push	{r4, lr}
   15e82:	4b09      	ldr	r3, [pc, #36]	; (15ea8 <rand+0x28>)
   15e84:	4a09      	ldr	r2, [pc, #36]	; (15eac <rand+0x2c>)
   15e86:	681c      	ldr	r4, [r3, #0]
   15e88:	4b09      	ldr	r3, [pc, #36]	; (15eb0 <rand+0x30>)
   15e8a:	34a8      	adds	r4, #168	; 0xa8
   15e8c:	6820      	ldr	r0, [r4, #0]
   15e8e:	6861      	ldr	r1, [r4, #4]
   15e90:	f7fc ffd0 	bl	12e34 <__aeabi_lmul>
   15e94:	2201      	movs	r2, #1
   15e96:	2300      	movs	r3, #0
   15e98:	1880      	adds	r0, r0, r2
   15e9a:	4159      	adcs	r1, r3
   15e9c:	6020      	str	r0, [r4, #0]
   15e9e:	6061      	str	r1, [r4, #4]
   15ea0:	0048      	lsls	r0, r1, #1
   15ea2:	0840      	lsrs	r0, r0, #1
   15ea4:	bd10      	pop	{r4, pc}
   15ea6:	46c0      	nop			; (mov r8, r8)
   15ea8:	20000064 	.word	0x20000064
   15eac:	4c957f2d 	.word	0x4c957f2d
   15eb0:	5851f42d 	.word	0x5851f42d

00015eb4 <setbuf>:
   15eb4:	424a      	negs	r2, r1
   15eb6:	414a      	adcs	r2, r1
   15eb8:	2380      	movs	r3, #128	; 0x80
   15eba:	b510      	push	{r4, lr}
   15ebc:	0052      	lsls	r2, r2, #1
   15ebe:	00db      	lsls	r3, r3, #3
   15ec0:	f000 f802 	bl	15ec8 <setvbuf>
   15ec4:	bd10      	pop	{r4, pc}
   15ec6:	46c0      	nop			; (mov r8, r8)

00015ec8 <setvbuf>:
   15ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
   15eca:	4647      	mov	r7, r8
   15ecc:	46ce      	mov	lr, r9
   15ece:	b580      	push	{r7, lr}
   15ed0:	001f      	movs	r7, r3
   15ed2:	4b63      	ldr	r3, [pc, #396]	; (16060 <setvbuf+0x198>)
   15ed4:	b083      	sub	sp, #12
   15ed6:	681d      	ldr	r5, [r3, #0]
   15ed8:	0004      	movs	r4, r0
   15eda:	4688      	mov	r8, r1
   15edc:	0016      	movs	r6, r2
   15ede:	2d00      	cmp	r5, #0
   15ee0:	d002      	beq.n	15ee8 <setvbuf+0x20>
   15ee2:	6bab      	ldr	r3, [r5, #56]	; 0x38
   15ee4:	2b00      	cmp	r3, #0
   15ee6:	d066      	beq.n	15fb6 <setvbuf+0xee>
   15ee8:	2e02      	cmp	r6, #2
   15eea:	d005      	beq.n	15ef8 <setvbuf+0x30>
   15eec:	2e01      	cmp	r6, #1
   15eee:	d900      	bls.n	15ef2 <setvbuf+0x2a>
   15ef0:	e0a1      	b.n	16036 <setvbuf+0x16e>
   15ef2:	2f00      	cmp	r7, #0
   15ef4:	da00      	bge.n	15ef8 <setvbuf+0x30>
   15ef6:	e09e      	b.n	16036 <setvbuf+0x16e>
   15ef8:	6e63      	ldr	r3, [r4, #100]	; 0x64
   15efa:	07db      	lsls	r3, r3, #31
   15efc:	d533      	bpl.n	15f66 <setvbuf+0x9e>
   15efe:	0021      	movs	r1, r4
   15f00:	0028      	movs	r0, r5
   15f02:	f004 f96d 	bl	1a1e0 <_fflush_r>
   15f06:	6b21      	ldr	r1, [r4, #48]	; 0x30
   15f08:	2900      	cmp	r1, #0
   15f0a:	d008      	beq.n	15f1e <setvbuf+0x56>
   15f0c:	0023      	movs	r3, r4
   15f0e:	3340      	adds	r3, #64	; 0x40
   15f10:	4299      	cmp	r1, r3
   15f12:	d002      	beq.n	15f1a <setvbuf+0x52>
   15f14:	0028      	movs	r0, r5
   15f16:	f004 fa67 	bl	1a3e8 <_free_r>
   15f1a:	2300      	movs	r3, #0
   15f1c:	6323      	str	r3, [r4, #48]	; 0x30
   15f1e:	2300      	movs	r3, #0
   15f20:	61a3      	str	r3, [r4, #24]
   15f22:	6063      	str	r3, [r4, #4]
   15f24:	220c      	movs	r2, #12
   15f26:	5ea3      	ldrsh	r3, [r4, r2]
   15f28:	061a      	lsls	r2, r3, #24
   15f2a:	d43d      	bmi.n	15fa8 <setvbuf+0xe0>
   15f2c:	4a4d      	ldr	r2, [pc, #308]	; (16064 <setvbuf+0x19c>)
   15f2e:	4013      	ands	r3, r2
   15f30:	81a3      	strh	r3, [r4, #12]
   15f32:	2e02      	cmp	r6, #2
   15f34:	d01e      	beq.n	15f74 <setvbuf+0xac>
   15f36:	ab01      	add	r3, sp, #4
   15f38:	466a      	mov	r2, sp
   15f3a:	0021      	movs	r1, r4
   15f3c:	0028      	movs	r0, r5
   15f3e:	f004 fcff 	bl	1a940 <__swhatbuf_r>
   15f42:	89a3      	ldrh	r3, [r4, #12]
   15f44:	4318      	orrs	r0, r3
   15f46:	81a0      	strh	r0, [r4, #12]
   15f48:	2f00      	cmp	r7, #0
   15f4a:	d138      	bne.n	15fbe <setvbuf+0xf6>
   15f4c:	9f00      	ldr	r7, [sp, #0]
   15f4e:	0038      	movs	r0, r7
   15f50:	f004 fd6e 	bl	1aa30 <malloc>
   15f54:	4680      	mov	r8, r0
   15f56:	2800      	cmp	r0, #0
   15f58:	d100      	bne.n	15f5c <setvbuf+0x94>
   15f5a:	e06f      	b.n	1603c <setvbuf+0x174>
   15f5c:	2280      	movs	r2, #128	; 0x80
   15f5e:	89a3      	ldrh	r3, [r4, #12]
   15f60:	4313      	orrs	r3, r2
   15f62:	81a3      	strh	r3, [r4, #12]
   15f64:	e02e      	b.n	15fc4 <setvbuf+0xfc>
   15f66:	89a3      	ldrh	r3, [r4, #12]
   15f68:	059b      	lsls	r3, r3, #22
   15f6a:	d4c8      	bmi.n	15efe <setvbuf+0x36>
   15f6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   15f6e:	f004 fce3 	bl	1a938 <__retarget_lock_acquire_recursive>
   15f72:	e7c4      	b.n	15efe <setvbuf+0x36>
   15f74:	2500      	movs	r5, #0
   15f76:	2202      	movs	r2, #2
   15f78:	4313      	orrs	r3, r2
   15f7a:	2200      	movs	r2, #0
   15f7c:	60a2      	str	r2, [r4, #8]
   15f7e:	0022      	movs	r2, r4
   15f80:	3243      	adds	r2, #67	; 0x43
   15f82:	6022      	str	r2, [r4, #0]
   15f84:	6122      	str	r2, [r4, #16]
   15f86:	2201      	movs	r2, #1
   15f88:	6e61      	ldr	r1, [r4, #100]	; 0x64
   15f8a:	81a3      	strh	r3, [r4, #12]
   15f8c:	6162      	str	r2, [r4, #20]
   15f8e:	4211      	tst	r1, r2
   15f90:	d104      	bne.n	15f9c <setvbuf+0xd4>
   15f92:	059b      	lsls	r3, r3, #22
   15f94:	d402      	bmi.n	15f9c <setvbuf+0xd4>
   15f96:	6da0      	ldr	r0, [r4, #88]	; 0x58
   15f98:	f004 fcd0 	bl	1a93c <__retarget_lock_release_recursive>
   15f9c:	0028      	movs	r0, r5
   15f9e:	b003      	add	sp, #12
   15fa0:	bc0c      	pop	{r2, r3}
   15fa2:	4690      	mov	r8, r2
   15fa4:	4699      	mov	r9, r3
   15fa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15fa8:	6921      	ldr	r1, [r4, #16]
   15faa:	0028      	movs	r0, r5
   15fac:	f004 fa1c 	bl	1a3e8 <_free_r>
   15fb0:	220c      	movs	r2, #12
   15fb2:	5ea3      	ldrsh	r3, [r4, r2]
   15fb4:	e7ba      	b.n	15f2c <setvbuf+0x64>
   15fb6:	0028      	movs	r0, r5
   15fb8:	f004 f96c 	bl	1a294 <__sinit>
   15fbc:	e794      	b.n	15ee8 <setvbuf+0x20>
   15fbe:	4643      	mov	r3, r8
   15fc0:	2b00      	cmp	r3, #0
   15fc2:	d0c4      	beq.n	15f4e <setvbuf+0x86>
   15fc4:	6bab      	ldr	r3, [r5, #56]	; 0x38
   15fc6:	2b00      	cmp	r3, #0
   15fc8:	d027      	beq.n	1601a <setvbuf+0x152>
   15fca:	9b00      	ldr	r3, [sp, #0]
   15fcc:	429f      	cmp	r7, r3
   15fce:	d02a      	beq.n	16026 <setvbuf+0x15e>
   15fd0:	2380      	movs	r3, #128	; 0x80
   15fd2:	89a2      	ldrh	r2, [r4, #12]
   15fd4:	011b      	lsls	r3, r3, #4
   15fd6:	4313      	orrs	r3, r2
   15fd8:	b21b      	sxth	r3, r3
   15fda:	81a3      	strh	r3, [r4, #12]
   15fdc:	2e01      	cmp	r6, #1
   15fde:	d026      	beq.n	1602e <setvbuf+0x166>
   15fe0:	4642      	mov	r2, r8
   15fe2:	6022      	str	r2, [r4, #0]
   15fe4:	6122      	str	r2, [r4, #16]
   15fe6:	2208      	movs	r2, #8
   15fe8:	b29b      	uxth	r3, r3
   15fea:	6167      	str	r7, [r4, #20]
   15fec:	401a      	ands	r2, r3
   15fee:	d00b      	beq.n	16008 <setvbuf+0x140>
   15ff0:	07da      	lsls	r2, r3, #31
   15ff2:	d510      	bpl.n	16016 <setvbuf+0x14e>
   15ff4:	2200      	movs	r2, #0
   15ff6:	2501      	movs	r5, #1
   15ff8:	60a2      	str	r2, [r4, #8]
   15ffa:	6e62      	ldr	r2, [r4, #100]	; 0x64
   15ffc:	427f      	negs	r7, r7
   15ffe:	61a7      	str	r7, [r4, #24]
   16000:	4015      	ands	r5, r2
   16002:	d0c6      	beq.n	15f92 <setvbuf+0xca>
   16004:	2500      	movs	r5, #0
   16006:	e7c9      	b.n	15f9c <setvbuf+0xd4>
   16008:	60a2      	str	r2, [r4, #8]
   1600a:	2501      	movs	r5, #1
   1600c:	6e62      	ldr	r2, [r4, #100]	; 0x64
   1600e:	4015      	ands	r5, r2
   16010:	d0bf      	beq.n	15f92 <setvbuf+0xca>
   16012:	2500      	movs	r5, #0
   16014:	e7c2      	b.n	15f9c <setvbuf+0xd4>
   16016:	60a7      	str	r7, [r4, #8]
   16018:	e7f7      	b.n	1600a <setvbuf+0x142>
   1601a:	0028      	movs	r0, r5
   1601c:	f004 f93a 	bl	1a294 <__sinit>
   16020:	9b00      	ldr	r3, [sp, #0]
   16022:	429f      	cmp	r7, r3
   16024:	d1d4      	bne.n	15fd0 <setvbuf+0x108>
   16026:	220c      	movs	r2, #12
   16028:	5ea3      	ldrsh	r3, [r4, r2]
   1602a:	2e01      	cmp	r6, #1
   1602c:	d1d8      	bne.n	15fe0 <setvbuf+0x118>
   1602e:	2201      	movs	r2, #1
   16030:	4313      	orrs	r3, r2
   16032:	81a3      	strh	r3, [r4, #12]
   16034:	e7d4      	b.n	15fe0 <setvbuf+0x118>
   16036:	2501      	movs	r5, #1
   16038:	426d      	negs	r5, r5
   1603a:	e7af      	b.n	15f9c <setvbuf+0xd4>
   1603c:	9b00      	ldr	r3, [sp, #0]
   1603e:	4699      	mov	r9, r3
   16040:	42bb      	cmp	r3, r7
   16042:	d005      	beq.n	16050 <setvbuf+0x188>
   16044:	0018      	movs	r0, r3
   16046:	f004 fcf3 	bl	1aa30 <malloc>
   1604a:	4680      	mov	r8, r0
   1604c:	2800      	cmp	r0, #0
   1604e:	d104      	bne.n	1605a <setvbuf+0x192>
   16050:	2501      	movs	r5, #1
   16052:	220c      	movs	r2, #12
   16054:	5ea3      	ldrsh	r3, [r4, r2]
   16056:	426d      	negs	r5, r5
   16058:	e78d      	b.n	15f76 <setvbuf+0xae>
   1605a:	464f      	mov	r7, r9
   1605c:	e77e      	b.n	15f5c <setvbuf+0x94>
   1605e:	46c0      	nop			; (mov r8, r8)
   16060:	20000064 	.word	0x20000064
   16064:	fffff35c 	.word	0xfffff35c

00016068 <snprintf>:
   16068:	b40c      	push	{r2, r3}
   1606a:	b530      	push	{r4, r5, lr}
   1606c:	4b1e      	ldr	r3, [pc, #120]	; (160e8 <snprintf+0x80>)
   1606e:	b09d      	sub	sp, #116	; 0x74
   16070:	681d      	ldr	r5, [r3, #0]
   16072:	2900      	cmp	r1, #0
   16074:	db33      	blt.n	160de <snprintf+0x76>
   16076:	2382      	movs	r3, #130	; 0x82
   16078:	ac02      	add	r4, sp, #8
   1607a:	009b      	lsls	r3, r3, #2
   1607c:	81a3      	strh	r3, [r4, #12]
   1607e:	9002      	str	r0, [sp, #8]
   16080:	6120      	str	r0, [r4, #16]
   16082:	2900      	cmp	r1, #0
   16084:	d012      	beq.n	160ac <snprintf+0x44>
   16086:	2301      	movs	r3, #1
   16088:	3901      	subs	r1, #1
   1608a:	425b      	negs	r3, r3
   1608c:	60a1      	str	r1, [r4, #8]
   1608e:	6161      	str	r1, [r4, #20]
   16090:	81e3      	strh	r3, [r4, #14]
   16092:	9a20      	ldr	r2, [sp, #128]	; 0x80
   16094:	ab21      	add	r3, sp, #132	; 0x84
   16096:	0021      	movs	r1, r4
   16098:	0028      	movs	r0, r5
   1609a:	9301      	str	r3, [sp, #4]
   1609c:	f000 f858 	bl	16150 <_svfprintf_r>
   160a0:	1c43      	adds	r3, r0, #1
   160a2:	db16      	blt.n	160d2 <snprintf+0x6a>
   160a4:	2300      	movs	r3, #0
   160a6:	9a02      	ldr	r2, [sp, #8]
   160a8:	7013      	strb	r3, [r2, #0]
   160aa:	e00d      	b.n	160c8 <snprintf+0x60>
   160ac:	2301      	movs	r3, #1
   160ae:	425b      	negs	r3, r3
   160b0:	60a1      	str	r1, [r4, #8]
   160b2:	6161      	str	r1, [r4, #20]
   160b4:	81e3      	strh	r3, [r4, #14]
   160b6:	9a20      	ldr	r2, [sp, #128]	; 0x80
   160b8:	ab21      	add	r3, sp, #132	; 0x84
   160ba:	0021      	movs	r1, r4
   160bc:	0028      	movs	r0, r5
   160be:	9301      	str	r3, [sp, #4]
   160c0:	f000 f846 	bl	16150 <_svfprintf_r>
   160c4:	1c43      	adds	r3, r0, #1
   160c6:	db07      	blt.n	160d8 <snprintf+0x70>
   160c8:	b01d      	add	sp, #116	; 0x74
   160ca:	bc30      	pop	{r4, r5}
   160cc:	bc08      	pop	{r3}
   160ce:	b002      	add	sp, #8
   160d0:	4718      	bx	r3
   160d2:	238b      	movs	r3, #139	; 0x8b
   160d4:	602b      	str	r3, [r5, #0]
   160d6:	e7e5      	b.n	160a4 <snprintf+0x3c>
   160d8:	238b      	movs	r3, #139	; 0x8b
   160da:	602b      	str	r3, [r5, #0]
   160dc:	e7f4      	b.n	160c8 <snprintf+0x60>
   160de:	238b      	movs	r3, #139	; 0x8b
   160e0:	2001      	movs	r0, #1
   160e2:	602b      	str	r3, [r5, #0]
   160e4:	4240      	negs	r0, r0
   160e6:	e7ef      	b.n	160c8 <snprintf+0x60>
   160e8:	20000064 	.word	0x20000064

000160ec <strlen>:
   160ec:	b510      	push	{r4, lr}
   160ee:	0783      	lsls	r3, r0, #30
   160f0:	d025      	beq.n	1613e <strlen+0x52>
   160f2:	7803      	ldrb	r3, [r0, #0]
   160f4:	2b00      	cmp	r3, #0
   160f6:	d024      	beq.n	16142 <strlen+0x56>
   160f8:	0003      	movs	r3, r0
   160fa:	2103      	movs	r1, #3
   160fc:	e002      	b.n	16104 <strlen+0x18>
   160fe:	781a      	ldrb	r2, [r3, #0]
   16100:	2a00      	cmp	r2, #0
   16102:	d01a      	beq.n	1613a <strlen+0x4e>
   16104:	3301      	adds	r3, #1
   16106:	420b      	tst	r3, r1
   16108:	d1f9      	bne.n	160fe <strlen+0x12>
   1610a:	6819      	ldr	r1, [r3, #0]
   1610c:	4a0e      	ldr	r2, [pc, #56]	; (16148 <strlen+0x5c>)
   1610e:	4c0f      	ldr	r4, [pc, #60]	; (1614c <strlen+0x60>)
   16110:	188a      	adds	r2, r1, r2
   16112:	438a      	bics	r2, r1
   16114:	4222      	tst	r2, r4
   16116:	d106      	bne.n	16126 <strlen+0x3a>
   16118:	3304      	adds	r3, #4
   1611a:	6819      	ldr	r1, [r3, #0]
   1611c:	4a0a      	ldr	r2, [pc, #40]	; (16148 <strlen+0x5c>)
   1611e:	188a      	adds	r2, r1, r2
   16120:	438a      	bics	r2, r1
   16122:	4222      	tst	r2, r4
   16124:	d0f8      	beq.n	16118 <strlen+0x2c>
   16126:	001a      	movs	r2, r3
   16128:	781b      	ldrb	r3, [r3, #0]
   1612a:	2b00      	cmp	r3, #0
   1612c:	d003      	beq.n	16136 <strlen+0x4a>
   1612e:	3201      	adds	r2, #1
   16130:	7811      	ldrb	r1, [r2, #0]
   16132:	2900      	cmp	r1, #0
   16134:	d1fb      	bne.n	1612e <strlen+0x42>
   16136:	1a10      	subs	r0, r2, r0
   16138:	bd10      	pop	{r4, pc}
   1613a:	1a18      	subs	r0, r3, r0
   1613c:	e7fc      	b.n	16138 <strlen+0x4c>
   1613e:	0003      	movs	r3, r0
   16140:	e7e3      	b.n	1610a <strlen+0x1e>
   16142:	2000      	movs	r0, #0
   16144:	e7f8      	b.n	16138 <strlen+0x4c>
   16146:	46c0      	nop			; (mov r8, r8)
   16148:	fefefeff 	.word	0xfefefeff
   1614c:	80808080 	.word	0x80808080

00016150 <_svfprintf_r>:
   16150:	b5f0      	push	{r4, r5, r6, r7, lr}
   16152:	46de      	mov	lr, fp
   16154:	4645      	mov	r5, r8
   16156:	4657      	mov	r7, sl
   16158:	464e      	mov	r6, r9
   1615a:	b5e0      	push	{r5, r6, r7, lr}
   1615c:	b0c3      	sub	sp, #268	; 0x10c
   1615e:	000d      	movs	r5, r1
   16160:	9106      	str	r1, [sp, #24]
   16162:	0014      	movs	r4, r2
   16164:	930f      	str	r3, [sp, #60]	; 0x3c
   16166:	9009      	str	r0, [sp, #36]	; 0x24
   16168:	f004 fbd4 	bl	1a914 <_localeconv_r>
   1616c:	6803      	ldr	r3, [r0, #0]
   1616e:	0018      	movs	r0, r3
   16170:	9319      	str	r3, [sp, #100]	; 0x64
   16172:	f7ff ffbb 	bl	160ec <strlen>
   16176:	9018      	str	r0, [sp, #96]	; 0x60
   16178:	89ab      	ldrh	r3, [r5, #12]
   1617a:	061b      	lsls	r3, r3, #24
   1617c:	d505      	bpl.n	1618a <_svfprintf_r+0x3a>
   1617e:	692b      	ldr	r3, [r5, #16]
   16180:	9307      	str	r3, [sp, #28]
   16182:	2b00      	cmp	r3, #0
   16184:	d101      	bne.n	1618a <_svfprintf_r+0x3a>
   16186:	f001 f863 	bl	17250 <_svfprintf_r+0x1100>
   1618a:	ab32      	add	r3, sp, #200	; 0xc8
   1618c:	9325      	str	r3, [sp, #148]	; 0x94
   1618e:	2300      	movs	r3, #0
   16190:	46a3      	mov	fp, r4
   16192:	af25      	add	r7, sp, #148	; 0x94
   16194:	60bb      	str	r3, [r7, #8]
   16196:	607b      	str	r3, [r7, #4]
   16198:	9314      	str	r3, [sp, #80]	; 0x50
   1619a:	9316      	str	r3, [sp, #88]	; 0x58
   1619c:	9315      	str	r3, [sp, #84]	; 0x54
   1619e:	ae32      	add	r6, sp, #200	; 0xc8
   161a0:	9317      	str	r3, [sp, #92]	; 0x5c
   161a2:	931a      	str	r3, [sp, #104]	; 0x68
   161a4:	930a      	str	r3, [sp, #40]	; 0x28
   161a6:	465b      	mov	r3, fp
   161a8:	781b      	ldrb	r3, [r3, #0]
   161aa:	465c      	mov	r4, fp
   161ac:	2b00      	cmp	r3, #0
   161ae:	d01c      	beq.n	161ea <_svfprintf_r+0x9a>
   161b0:	2b25      	cmp	r3, #37	; 0x25
   161b2:	d102      	bne.n	161ba <_svfprintf_r+0x6a>
   161b4:	e019      	b.n	161ea <_svfprintf_r+0x9a>
   161b6:	2b25      	cmp	r3, #37	; 0x25
   161b8:	d003      	beq.n	161c2 <_svfprintf_r+0x72>
   161ba:	3401      	adds	r4, #1
   161bc:	7823      	ldrb	r3, [r4, #0]
   161be:	2b00      	cmp	r3, #0
   161c0:	d1f9      	bne.n	161b6 <_svfprintf_r+0x66>
   161c2:	465b      	mov	r3, fp
   161c4:	1ae5      	subs	r5, r4, r3
   161c6:	d010      	beq.n	161ea <_svfprintf_r+0x9a>
   161c8:	465b      	mov	r3, fp
   161ca:	6033      	str	r3, [r6, #0]
   161cc:	68bb      	ldr	r3, [r7, #8]
   161ce:	6075      	str	r5, [r6, #4]
   161d0:	195b      	adds	r3, r3, r5
   161d2:	60bb      	str	r3, [r7, #8]
   161d4:	687b      	ldr	r3, [r7, #4]
   161d6:	3301      	adds	r3, #1
   161d8:	607b      	str	r3, [r7, #4]
   161da:	2b07      	cmp	r3, #7
   161dc:	dc2e      	bgt.n	1623c <_svfprintf_r+0xec>
   161de:	3608      	adds	r6, #8
   161e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   161e2:	469c      	mov	ip, r3
   161e4:	44ac      	add	ip, r5
   161e6:	4663      	mov	r3, ip
   161e8:	930a      	str	r3, [sp, #40]	; 0x28
   161ea:	7823      	ldrb	r3, [r4, #0]
   161ec:	2b00      	cmp	r3, #0
   161ee:	d02e      	beq.n	1624e <_svfprintf_r+0xfe>
   161f0:	1c63      	adds	r3, r4, #1
   161f2:	469b      	mov	fp, r3
   161f4:	2300      	movs	r3, #0
   161f6:	aa16      	add	r2, sp, #88	; 0x58
   161f8:	77d3      	strb	r3, [r2, #31]
   161fa:	2201      	movs	r2, #1
   161fc:	4252      	negs	r2, r2
   161fe:	4692      	mov	sl, r2
   16200:	2200      	movs	r2, #0
   16202:	2100      	movs	r1, #0
   16204:	920b      	str	r2, [sp, #44]	; 0x2c
   16206:	3220      	adds	r2, #32
   16208:	4691      	mov	r9, r2
   1620a:	3220      	adds	r2, #32
   1620c:	7863      	ldrb	r3, [r4, #1]
   1620e:	4688      	mov	r8, r1
   16210:	2000      	movs	r0, #0
   16212:	2400      	movs	r4, #0
   16214:	4694      	mov	ip, r2
   16216:	4659      	mov	r1, fp
   16218:	3101      	adds	r1, #1
   1621a:	001a      	movs	r2, r3
   1621c:	3a20      	subs	r2, #32
   1621e:	2a58      	cmp	r2, #88	; 0x58
   16220:	d900      	bls.n	16224 <_svfprintf_r+0xd4>
   16222:	e2fd      	b.n	16820 <_svfprintf_r+0x6d0>
   16224:	4dd7      	ldr	r5, [pc, #860]	; (16584 <_svfprintf_r+0x434>)
   16226:	0092      	lsls	r2, r2, #2
   16228:	58aa      	ldr	r2, [r5, r2]
   1622a:	4697      	mov	pc, r2
   1622c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1622e:	920f      	str	r2, [sp, #60]	; 0x3c
   16230:	425b      	negs	r3, r3
   16232:	930b      	str	r3, [sp, #44]	; 0x2c
   16234:	2304      	movs	r3, #4
   16236:	431c      	orrs	r4, r3
   16238:	780b      	ldrb	r3, [r1, #0]
   1623a:	e7ed      	b.n	16218 <_svfprintf_r+0xc8>
   1623c:	003a      	movs	r2, r7
   1623e:	9906      	ldr	r1, [sp, #24]
   16240:	9809      	ldr	r0, [sp, #36]	; 0x24
   16242:	f005 fccf 	bl	1bbe4 <__ssprint_r>
   16246:	2800      	cmp	r0, #0
   16248:	d109      	bne.n	1625e <_svfprintf_r+0x10e>
   1624a:	ae32      	add	r6, sp, #200	; 0xc8
   1624c:	e7c8      	b.n	161e0 <_svfprintf_r+0x90>
   1624e:	68bb      	ldr	r3, [r7, #8]
   16250:	2b00      	cmp	r3, #0
   16252:	d004      	beq.n	1625e <_svfprintf_r+0x10e>
   16254:	003a      	movs	r2, r7
   16256:	9906      	ldr	r1, [sp, #24]
   16258:	9809      	ldr	r0, [sp, #36]	; 0x24
   1625a:	f005 fcc3 	bl	1bbe4 <__ssprint_r>
   1625e:	9b06      	ldr	r3, [sp, #24]
   16260:	899b      	ldrh	r3, [r3, #12]
   16262:	065b      	lsls	r3, r3, #25
   16264:	d501      	bpl.n	1626a <_svfprintf_r+0x11a>
   16266:	f001 f8ce 	bl	17406 <_svfprintf_r+0x12b6>
   1626a:	980a      	ldr	r0, [sp, #40]	; 0x28
   1626c:	b043      	add	sp, #268	; 0x10c
   1626e:	bc3c      	pop	{r2, r3, r4, r5}
   16270:	4690      	mov	r8, r2
   16272:	4699      	mov	r9, r3
   16274:	46a2      	mov	sl, r4
   16276:	46ab      	mov	fp, r5
   16278:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1627a:	2201      	movs	r2, #1
   1627c:	780b      	ldrb	r3, [r1, #0]
   1627e:	4690      	mov	r8, r2
   16280:	202b      	movs	r0, #43	; 0x2b
   16282:	e7c9      	b.n	16218 <_svfprintf_r+0xc8>
   16284:	1c4b      	adds	r3, r1, #1
   16286:	469b      	mov	fp, r3
   16288:	780b      	ldrb	r3, [r1, #0]
   1628a:	2b2a      	cmp	r3, #42	; 0x2a
   1628c:	d101      	bne.n	16292 <_svfprintf_r+0x142>
   1628e:	f001 fa1b 	bl	176c8 <_svfprintf_r+0x1578>
   16292:	001a      	movs	r2, r3
   16294:	2100      	movs	r1, #0
   16296:	3a30      	subs	r2, #48	; 0x30
   16298:	468a      	mov	sl, r1
   1629a:	4659      	mov	r1, fp
   1629c:	2a09      	cmp	r2, #9
   1629e:	d8bc      	bhi.n	1621a <_svfprintf_r+0xca>
   162a0:	0003      	movs	r3, r0
   162a2:	0011      	movs	r1, r2
   162a4:	4650      	mov	r0, sl
   162a6:	465a      	mov	r2, fp
   162a8:	469a      	mov	sl, r3
   162aa:	46a3      	mov	fp, r4
   162ac:	0083      	lsls	r3, r0, #2
   162ae:	181b      	adds	r3, r3, r0
   162b0:	7814      	ldrb	r4, [r2, #0]
   162b2:	005b      	lsls	r3, r3, #1
   162b4:	1858      	adds	r0, r3, r1
   162b6:	0021      	movs	r1, r4
   162b8:	1c53      	adds	r3, r2, #1
   162ba:	3930      	subs	r1, #48	; 0x30
   162bc:	001a      	movs	r2, r3
   162be:	2909      	cmp	r1, #9
   162c0:	d9f4      	bls.n	162ac <_svfprintf_r+0x15c>
   162c2:	4652      	mov	r2, sl
   162c4:	0019      	movs	r1, r3
   162c6:	4682      	mov	sl, r0
   162c8:	0023      	movs	r3, r4
   162ca:	0010      	movs	r0, r2
   162cc:	465c      	mov	r4, fp
   162ce:	e7a4      	b.n	1621a <_svfprintf_r+0xca>
   162d0:	2380      	movs	r3, #128	; 0x80
   162d2:	431c      	orrs	r4, r3
   162d4:	780b      	ldrb	r3, [r1, #0]
   162d6:	e79f      	b.n	16218 <_svfprintf_r+0xc8>
   162d8:	468b      	mov	fp, r1
   162da:	4641      	mov	r1, r8
   162dc:	9312      	str	r3, [sp, #72]	; 0x48
   162de:	2900      	cmp	r1, #0
   162e0:	d001      	beq.n	162e6 <_svfprintf_r+0x196>
   162e2:	f001 fa1f 	bl	17724 <_svfprintf_r+0x15d4>
   162e6:	2310      	movs	r3, #16
   162e8:	431c      	orrs	r4, r3
   162ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   162ec:	06a3      	lsls	r3, r4, #26
   162ee:	d501      	bpl.n	162f4 <_svfprintf_r+0x1a4>
   162f0:	f000 fe88 	bl	17004 <_svfprintf_r+0xeb4>
   162f4:	06e3      	lsls	r3, r4, #27
   162f6:	d501      	bpl.n	162fc <_svfprintf_r+0x1ac>
   162f8:	f000 fd80 	bl	16dfc <_svfprintf_r+0xcac>
   162fc:	0663      	lsls	r3, r4, #25
   162fe:	d401      	bmi.n	16304 <_svfprintf_r+0x1b4>
   16300:	f000 fd7c 	bl	16dfc <_svfprintf_r+0xcac>
   16304:	2100      	movs	r1, #0
   16306:	5e53      	ldrsh	r3, [r2, r1]
   16308:	930c      	str	r3, [sp, #48]	; 0x30
   1630a:	3204      	adds	r2, #4
   1630c:	17db      	asrs	r3, r3, #31
   1630e:	930d      	str	r3, [sp, #52]	; 0x34
   16310:	920f      	str	r2, [sp, #60]	; 0x3c
   16312:	d501      	bpl.n	16318 <_svfprintf_r+0x1c8>
   16314:	f000 fe86 	bl	17024 <_svfprintf_r+0xed4>
   16318:	990c      	ldr	r1, [sp, #48]	; 0x30
   1631a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   1631c:	0008      	movs	r0, r1
   1631e:	ab16      	add	r3, sp, #88	; 0x58
   16320:	7fdb      	ldrb	r3, [r3, #31]
   16322:	4310      	orrs	r0, r2
   16324:	4698      	mov	r8, r3
   16326:	0002      	movs	r2, r0
   16328:	2301      	movs	r3, #1
   1632a:	4651      	mov	r1, sl
   1632c:	3101      	adds	r1, #1
   1632e:	d100      	bne.n	16332 <_svfprintf_r+0x1e2>
   16330:	e0ff      	b.n	16532 <_svfprintf_r+0x3e2>
   16332:	2180      	movs	r1, #128	; 0x80
   16334:	0020      	movs	r0, r4
   16336:	4388      	bics	r0, r1
   16338:	9008      	str	r0, [sp, #32]
   1633a:	2a00      	cmp	r2, #0
   1633c:	d000      	beq.n	16340 <_svfprintf_r+0x1f0>
   1633e:	e0fc      	b.n	1653a <_svfprintf_r+0x3ea>
   16340:	4652      	mov	r2, sl
   16342:	2a00      	cmp	r2, #0
   16344:	d001      	beq.n	1634a <_svfprintf_r+0x1fa>
   16346:	f000 fc2c 	bl	16ba2 <_svfprintf_r+0xa52>
   1634a:	2b00      	cmp	r3, #0
   1634c:	d001      	beq.n	16352 <_svfprintf_r+0x202>
   1634e:	f000 fd04 	bl	16d5a <_svfprintf_r+0xc0a>
   16352:	2001      	movs	r0, #1
   16354:	ab32      	add	r3, sp, #200	; 0xc8
   16356:	4020      	ands	r0, r4
   16358:	900e      	str	r0, [sp, #56]	; 0x38
   1635a:	9311      	str	r3, [sp, #68]	; 0x44
   1635c:	d008      	beq.n	16370 <_svfprintf_r+0x220>
   1635e:	2327      	movs	r3, #39	; 0x27
   16360:	2130      	movs	r1, #48	; 0x30
   16362:	aa28      	add	r2, sp, #160	; 0xa0
   16364:	54d1      	strb	r1, [r2, r3]
   16366:	aa16      	add	r2, sp, #88	; 0x58
   16368:	4694      	mov	ip, r2
   1636a:	3348      	adds	r3, #72	; 0x48
   1636c:	4463      	add	r3, ip
   1636e:	9311      	str	r3, [sp, #68]	; 0x44
   16370:	4653      	mov	r3, sl
   16372:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   16374:	9307      	str	r3, [sp, #28]
   16376:	4592      	cmp	sl, r2
   16378:	da00      	bge.n	1637c <_svfprintf_r+0x22c>
   1637a:	9207      	str	r2, [sp, #28]
   1637c:	2300      	movs	r3, #0
   1637e:	9313      	str	r3, [sp, #76]	; 0x4c
   16380:	4643      	mov	r3, r8
   16382:	2b00      	cmp	r3, #0
   16384:	d002      	beq.n	1638c <_svfprintf_r+0x23c>
   16386:	9b07      	ldr	r3, [sp, #28]
   16388:	3301      	adds	r3, #1
   1638a:	9307      	str	r3, [sp, #28]
   1638c:	2302      	movs	r3, #2
   1638e:	9a08      	ldr	r2, [sp, #32]
   16390:	401a      	ands	r2, r3
   16392:	4691      	mov	r9, r2
   16394:	d002      	beq.n	1639c <_svfprintf_r+0x24c>
   16396:	9b07      	ldr	r3, [sp, #28]
   16398:	3302      	adds	r3, #2
   1639a:	9307      	str	r3, [sp, #28]
   1639c:	2384      	movs	r3, #132	; 0x84
   1639e:	9a08      	ldr	r2, [sp, #32]
   163a0:	401a      	ands	r2, r3
   163a2:	9210      	str	r2, [sp, #64]	; 0x40
   163a4:	d000      	beq.n	163a8 <_svfprintf_r+0x258>
   163a6:	e24d      	b.n	16844 <_svfprintf_r+0x6f4>
   163a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   163aa:	9a07      	ldr	r2, [sp, #28]
   163ac:	1a9c      	subs	r4, r3, r2
   163ae:	2c00      	cmp	r4, #0
   163b0:	dc00      	bgt.n	163b4 <_svfprintf_r+0x264>
   163b2:	e247      	b.n	16844 <_svfprintf_r+0x6f4>
   163b4:	4974      	ldr	r1, [pc, #464]	; (16588 <_svfprintf_r+0x438>)
   163b6:	68ba      	ldr	r2, [r7, #8]
   163b8:	687b      	ldr	r3, [r7, #4]
   163ba:	4688      	mov	r8, r1
   163bc:	2c10      	cmp	r4, #16
   163be:	dd1f      	ble.n	16400 <_svfprintf_r+0x2b0>
   163c0:	0031      	movs	r1, r6
   163c2:	2510      	movs	r5, #16
   163c4:	4646      	mov	r6, r8
   163c6:	e003      	b.n	163d0 <_svfprintf_r+0x280>
   163c8:	3c10      	subs	r4, #16
   163ca:	3108      	adds	r1, #8
   163cc:	2c10      	cmp	r4, #16
   163ce:	dd15      	ble.n	163fc <_svfprintf_r+0x2ac>
   163d0:	3210      	adds	r2, #16
   163d2:	3301      	adds	r3, #1
   163d4:	600e      	str	r6, [r1, #0]
   163d6:	604d      	str	r5, [r1, #4]
   163d8:	60ba      	str	r2, [r7, #8]
   163da:	607b      	str	r3, [r7, #4]
   163dc:	2b07      	cmp	r3, #7
   163de:	ddf3      	ble.n	163c8 <_svfprintf_r+0x278>
   163e0:	003a      	movs	r2, r7
   163e2:	9906      	ldr	r1, [sp, #24]
   163e4:	9809      	ldr	r0, [sp, #36]	; 0x24
   163e6:	f005 fbfd 	bl	1bbe4 <__ssprint_r>
   163ea:	2800      	cmp	r0, #0
   163ec:	d000      	beq.n	163f0 <_svfprintf_r+0x2a0>
   163ee:	e736      	b.n	1625e <_svfprintf_r+0x10e>
   163f0:	3c10      	subs	r4, #16
   163f2:	68ba      	ldr	r2, [r7, #8]
   163f4:	687b      	ldr	r3, [r7, #4]
   163f6:	a932      	add	r1, sp, #200	; 0xc8
   163f8:	2c10      	cmp	r4, #16
   163fa:	dce9      	bgt.n	163d0 <_svfprintf_r+0x280>
   163fc:	46b0      	mov	r8, r6
   163fe:	000e      	movs	r6, r1
   16400:	4641      	mov	r1, r8
   16402:	6074      	str	r4, [r6, #4]
   16404:	3301      	adds	r3, #1
   16406:	18a4      	adds	r4, r4, r2
   16408:	6031      	str	r1, [r6, #0]
   1640a:	60bc      	str	r4, [r7, #8]
   1640c:	607b      	str	r3, [r7, #4]
   1640e:	2b07      	cmp	r3, #7
   16410:	dd01      	ble.n	16416 <_svfprintf_r+0x2c6>
   16412:	f000 fca8 	bl	16d66 <_svfprintf_r+0xc16>
   16416:	ab16      	add	r3, sp, #88	; 0x58
   16418:	7fdb      	ldrb	r3, [r3, #31]
   1641a:	3608      	adds	r6, #8
   1641c:	4698      	mov	r8, r3
   1641e:	e212      	b.n	16846 <_svfprintf_r+0x6f6>
   16420:	468b      	mov	fp, r1
   16422:	4641      	mov	r1, r8
   16424:	9312      	str	r3, [sp, #72]	; 0x48
   16426:	2900      	cmp	r1, #0
   16428:	d001      	beq.n	1642e <_svfprintf_r+0x2de>
   1642a:	f001 f977 	bl	1771c <_svfprintf_r+0x15cc>
   1642e:	2207      	movs	r2, #7
   16430:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16432:	3307      	adds	r3, #7
   16434:	4393      	bics	r3, r2
   16436:	3201      	adds	r2, #1
   16438:	4694      	mov	ip, r2
   1643a:	449c      	add	ip, r3
   1643c:	4662      	mov	r2, ip
   1643e:	920f      	str	r2, [sp, #60]	; 0x3c
   16440:	681a      	ldr	r2, [r3, #0]
   16442:	9216      	str	r2, [sp, #88]	; 0x58
   16444:	685b      	ldr	r3, [r3, #4]
   16446:	2201      	movs	r2, #1
   16448:	9315      	str	r3, [sp, #84]	; 0x54
   1644a:	9b15      	ldr	r3, [sp, #84]	; 0x54
   1644c:	9d16      	ldr	r5, [sp, #88]	; 0x58
   1644e:	005b      	lsls	r3, r3, #1
   16450:	085b      	lsrs	r3, r3, #1
   16452:	4698      	mov	r8, r3
   16454:	4252      	negs	r2, r2
   16456:	4b4d      	ldr	r3, [pc, #308]	; (1658c <_svfprintf_r+0x43c>)
   16458:	0028      	movs	r0, r5
   1645a:	4641      	mov	r1, r8
   1645c:	f005 ff2e 	bl	1c2bc <__aeabi_dcmpun>
   16460:	2800      	cmp	r0, #0
   16462:	d001      	beq.n	16468 <_svfprintf_r+0x318>
   16464:	f000 fdfd 	bl	17062 <_svfprintf_r+0xf12>
   16468:	2201      	movs	r2, #1
   1646a:	4b48      	ldr	r3, [pc, #288]	; (1658c <_svfprintf_r+0x43c>)
   1646c:	4252      	negs	r2, r2
   1646e:	0028      	movs	r0, r5
   16470:	4641      	mov	r1, r8
   16472:	f7ff fac1 	bl	159f8 <__aeabi_dcmple>
   16476:	2800      	cmp	r0, #0
   16478:	d001      	beq.n	1647e <_svfprintf_r+0x32e>
   1647a:	f000 fdf2 	bl	17062 <_svfprintf_r+0xf12>
   1647e:	2200      	movs	r2, #0
   16480:	2300      	movs	r3, #0
   16482:	9816      	ldr	r0, [sp, #88]	; 0x58
   16484:	9915      	ldr	r1, [sp, #84]	; 0x54
   16486:	f7ff faad 	bl	159e4 <__aeabi_dcmplt>
   1648a:	2800      	cmp	r0, #0
   1648c:	d001      	beq.n	16492 <_svfprintf_r+0x342>
   1648e:	f001 f822 	bl	174d6 <_svfprintf_r+0x1386>
   16492:	ab16      	add	r3, sp, #88	; 0x58
   16494:	7fdb      	ldrb	r3, [r3, #31]
   16496:	4698      	mov	r8, r3
   16498:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1649a:	2b47      	cmp	r3, #71	; 0x47
   1649c:	dd01      	ble.n	164a2 <_svfprintf_r+0x352>
   1649e:	f000 fec7 	bl	17230 <_svfprintf_r+0x10e0>
   164a2:	4b3b      	ldr	r3, [pc, #236]	; (16590 <_svfprintf_r+0x440>)
   164a4:	9311      	str	r3, [sp, #68]	; 0x44
   164a6:	2380      	movs	r3, #128	; 0x80
   164a8:	439c      	bics	r4, r3
   164aa:	3b7d      	subs	r3, #125	; 0x7d
   164ac:	9307      	str	r3, [sp, #28]
   164ae:	930e      	str	r3, [sp, #56]	; 0x38
   164b0:	2300      	movs	r3, #0
   164b2:	9408      	str	r4, [sp, #32]
   164b4:	469a      	mov	sl, r3
   164b6:	9313      	str	r3, [sp, #76]	; 0x4c
   164b8:	e762      	b.n	16380 <_svfprintf_r+0x230>
   164ba:	2200      	movs	r2, #0
   164bc:	3b30      	subs	r3, #48	; 0x30
   164be:	0015      	movs	r5, r2
   164c0:	001a      	movs	r2, r3
   164c2:	0003      	movs	r3, r0
   164c4:	9407      	str	r4, [sp, #28]
   164c6:	0008      	movs	r0, r1
   164c8:	002c      	movs	r4, r5
   164ca:	469b      	mov	fp, r3
   164cc:	00a3      	lsls	r3, r4, #2
   164ce:	191c      	adds	r4, r3, r4
   164d0:	7803      	ldrb	r3, [r0, #0]
   164d2:	0064      	lsls	r4, r4, #1
   164d4:	1914      	adds	r4, r2, r4
   164d6:	001a      	movs	r2, r3
   164d8:	3101      	adds	r1, #1
   164da:	3a30      	subs	r2, #48	; 0x30
   164dc:	0008      	movs	r0, r1
   164de:	2a09      	cmp	r2, #9
   164e0:	d9f4      	bls.n	164cc <_svfprintf_r+0x37c>
   164e2:	940b      	str	r4, [sp, #44]	; 0x2c
   164e4:	4658      	mov	r0, fp
   164e6:	9c07      	ldr	r4, [sp, #28]
   164e8:	e697      	b.n	1621a <_svfprintf_r+0xca>
   164ea:	2308      	movs	r3, #8
   164ec:	431c      	orrs	r4, r3
   164ee:	780b      	ldrb	r3, [r1, #0]
   164f0:	e692      	b.n	16218 <_svfprintf_r+0xc8>
   164f2:	9312      	str	r3, [sp, #72]	; 0x48
   164f4:	2310      	movs	r3, #16
   164f6:	431c      	orrs	r4, r3
   164f8:	468b      	mov	fp, r1
   164fa:	06a3      	lsls	r3, r4, #26
   164fc:	d500      	bpl.n	16500 <_svfprintf_r+0x3b0>
   164fe:	e17b      	b.n	167f8 <_svfprintf_r+0x6a8>
   16500:	06e3      	lsls	r3, r4, #27
   16502:	d501      	bpl.n	16508 <_svfprintf_r+0x3b8>
   16504:	f000 fc7e 	bl	16e04 <_svfprintf_r+0xcb4>
   16508:	0663      	lsls	r3, r4, #25
   1650a:	d401      	bmi.n	16510 <_svfprintf_r+0x3c0>
   1650c:	f000 fc7a 	bl	16e04 <_svfprintf_r+0xcb4>
   16510:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16512:	881a      	ldrh	r2, [r3, #0]
   16514:	920c      	str	r2, [sp, #48]	; 0x30
   16516:	2200      	movs	r2, #0
   16518:	3304      	adds	r3, #4
   1651a:	930f      	str	r3, [sp, #60]	; 0x3c
   1651c:	2300      	movs	r3, #0
   1651e:	920d      	str	r2, [sp, #52]	; 0x34
   16520:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   16522:	2100      	movs	r1, #0
   16524:	a816      	add	r0, sp, #88	; 0x58
   16526:	77c1      	strb	r1, [r0, #31]
   16528:	4688      	mov	r8, r1
   1652a:	4651      	mov	r1, sl
   1652c:	3101      	adds	r1, #1
   1652e:	d000      	beq.n	16532 <_svfprintf_r+0x3e2>
   16530:	e6ff      	b.n	16332 <_svfprintf_r+0x1e2>
   16532:	2a00      	cmp	r2, #0
   16534:	d100      	bne.n	16538 <_svfprintf_r+0x3e8>
   16536:	e335      	b.n	16ba4 <_svfprintf_r+0xa54>
   16538:	9408      	str	r4, [sp, #32]
   1653a:	2b01      	cmp	r3, #1
   1653c:	d100      	bne.n	16540 <_svfprintf_r+0x3f0>
   1653e:	e3e5      	b.n	16d0c <_svfprintf_r+0xbbc>
   16540:	2b02      	cmp	r3, #2
   16542:	d000      	beq.n	16546 <_svfprintf_r+0x3f6>
   16544:	e362      	b.n	16c0c <_svfprintf_r+0xabc>
   16546:	9c17      	ldr	r4, [sp, #92]	; 0x5c
   16548:	200f      	movs	r0, #15
   1654a:	46a1      	mov	r9, r4
   1654c:	46b4      	mov	ip, r6
   1654e:	ab32      	add	r3, sp, #200	; 0xc8
   16550:	0019      	movs	r1, r3
   16552:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   16554:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   16556:	0004      	movs	r4, r0
   16558:	464d      	mov	r5, r9
   1655a:	4014      	ands	r4, r2
   1655c:	5d2c      	ldrb	r4, [r5, r4]
   1655e:	071e      	lsls	r6, r3, #28
   16560:	0915      	lsrs	r5, r2, #4
   16562:	3901      	subs	r1, #1
   16564:	432e      	orrs	r6, r5
   16566:	700c      	strb	r4, [r1, #0]
   16568:	091c      	lsrs	r4, r3, #4
   1656a:	0023      	movs	r3, r4
   1656c:	0034      	movs	r4, r6
   1656e:	0032      	movs	r2, r6
   16570:	431c      	orrs	r4, r3
   16572:	d1f0      	bne.n	16556 <_svfprintf_r+0x406>
   16574:	920c      	str	r2, [sp, #48]	; 0x30
   16576:	930d      	str	r3, [sp, #52]	; 0x34
   16578:	ab32      	add	r3, sp, #200	; 0xc8
   1657a:	1a5b      	subs	r3, r3, r1
   1657c:	9111      	str	r1, [sp, #68]	; 0x44
   1657e:	4666      	mov	r6, ip
   16580:	930e      	str	r3, [sp, #56]	; 0x38
   16582:	e6f5      	b.n	16370 <_svfprintf_r+0x220>
   16584:	0001dc18 	.word	0x0001dc18
   16588:	0001ddbc 	.word	0x0001ddbc
   1658c:	7fefffff 	.word	0x7fefffff
   16590:	0001dd7c 	.word	0x0001dd7c
   16594:	9312      	str	r3, [sp, #72]	; 0x48
   16596:	2310      	movs	r3, #16
   16598:	431c      	orrs	r4, r3
   1659a:	468b      	mov	fp, r1
   1659c:	06a3      	lsls	r3, r4, #26
   1659e:	d500      	bpl.n	165a2 <_svfprintf_r+0x452>
   165a0:	e111      	b.n	167c6 <_svfprintf_r+0x676>
   165a2:	06e3      	lsls	r3, r4, #27
   165a4:	d501      	bpl.n	165aa <_svfprintf_r+0x45a>
   165a6:	f000 fc31 	bl	16e0c <_svfprintf_r+0xcbc>
   165aa:	0663      	lsls	r3, r4, #25
   165ac:	d401      	bmi.n	165b2 <_svfprintf_r+0x462>
   165ae:	f000 fc2d 	bl	16e0c <_svfprintf_r+0xcbc>
   165b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   165b4:	881a      	ldrh	r2, [r3, #0]
   165b6:	920c      	str	r2, [sp, #48]	; 0x30
   165b8:	2200      	movs	r2, #0
   165ba:	3304      	adds	r3, #4
   165bc:	920d      	str	r2, [sp, #52]	; 0x34
   165be:	930f      	str	r3, [sp, #60]	; 0x3c
   165c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   165c2:	2301      	movs	r3, #1
   165c4:	e7ad      	b.n	16522 <_svfprintf_r+0x3d2>
   165c6:	468b      	mov	fp, r1
   165c8:	4641      	mov	r1, r8
   165ca:	9312      	str	r3, [sp, #72]	; 0x48
   165cc:	2900      	cmp	r1, #0
   165ce:	d001      	beq.n	165d4 <_svfprintf_r+0x484>
   165d0:	f001 f890 	bl	176f4 <_svfprintf_r+0x15a4>
   165d4:	4bb8      	ldr	r3, [pc, #736]	; (168b8 <_svfprintf_r+0x768>)
   165d6:	9317      	str	r3, [sp, #92]	; 0x5c
   165d8:	06a3      	lsls	r3, r4, #26
   165da:	d500      	bpl.n	165de <_svfprintf_r+0x48e>
   165dc:	e0ab      	b.n	16736 <_svfprintf_r+0x5e6>
   165de:	06e3      	lsls	r3, r4, #27
   165e0:	d501      	bpl.n	165e6 <_svfprintf_r+0x496>
   165e2:	f000 fc07 	bl	16df4 <_svfprintf_r+0xca4>
   165e6:	0663      	lsls	r3, r4, #25
   165e8:	d401      	bmi.n	165ee <_svfprintf_r+0x49e>
   165ea:	f000 fc03 	bl	16df4 <_svfprintf_r+0xca4>
   165ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   165f0:	881a      	ldrh	r2, [r3, #0]
   165f2:	920c      	str	r2, [sp, #48]	; 0x30
   165f4:	2200      	movs	r2, #0
   165f6:	3304      	adds	r3, #4
   165f8:	920d      	str	r2, [sp, #52]	; 0x34
   165fa:	930f      	str	r3, [sp, #60]	; 0x3c
   165fc:	07e3      	lsls	r3, r4, #31
   165fe:	d400      	bmi.n	16602 <_svfprintf_r+0x4b2>
   16600:	e0a9      	b.n	16756 <_svfprintf_r+0x606>
   16602:	990c      	ldr	r1, [sp, #48]	; 0x30
   16604:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   16606:	000b      	movs	r3, r1
   16608:	4313      	orrs	r3, r2
   1660a:	001a      	movs	r2, r3
   1660c:	2302      	movs	r3, #2
   1660e:	2a00      	cmp	r2, #0
   16610:	d100      	bne.n	16614 <_svfprintf_r+0x4c4>
   16612:	e786      	b.n	16522 <_svfprintf_r+0x3d2>
   16614:	2030      	movs	r0, #48	; 0x30
   16616:	a91e      	add	r1, sp, #120	; 0x78
   16618:	7008      	strb	r0, [r1, #0]
   1661a:	2548      	movs	r5, #72	; 0x48
   1661c:	4668      	mov	r0, sp
   1661e:	1940      	adds	r0, r0, r5
   16620:	7800      	ldrb	r0, [r0, #0]
   16622:	431c      	orrs	r4, r3
   16624:	7048      	strb	r0, [r1, #1]
   16626:	e77c      	b.n	16522 <_svfprintf_r+0x3d2>
   16628:	468b      	mov	fp, r1
   1662a:	4641      	mov	r1, r8
   1662c:	2900      	cmp	r1, #0
   1662e:	d001      	beq.n	16634 <_svfprintf_r+0x4e4>
   16630:	f001 f883 	bl	1773a <_svfprintf_r+0x15ea>
   16634:	06a3      	lsls	r3, r4, #26
   16636:	d501      	bpl.n	1663c <_svfprintf_r+0x4ec>
   16638:	f000 fde9 	bl	1720e <_svfprintf_r+0x10be>
   1663c:	06e3      	lsls	r3, r4, #27
   1663e:	d501      	bpl.n	16644 <_svfprintf_r+0x4f4>
   16640:	f000 fd9b 	bl	1717a <_svfprintf_r+0x102a>
   16644:	0663      	lsls	r3, r4, #25
   16646:	d401      	bmi.n	1664c <_svfprintf_r+0x4fc>
   16648:	f000 fd97 	bl	1717a <_svfprintf_r+0x102a>
   1664c:	4669      	mov	r1, sp
   1664e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16650:	8d09      	ldrh	r1, [r1, #40]	; 0x28
   16652:	681a      	ldr	r2, [r3, #0]
   16654:	3304      	adds	r3, #4
   16656:	9207      	str	r2, [sp, #28]
   16658:	8011      	strh	r1, [r2, #0]
   1665a:	930f      	str	r3, [sp, #60]	; 0x3c
   1665c:	e5a3      	b.n	161a6 <_svfprintf_r+0x56>
   1665e:	464b      	mov	r3, r9
   16660:	431c      	orrs	r4, r3
   16662:	780b      	ldrb	r3, [r1, #0]
   16664:	e5d8      	b.n	16218 <_svfprintf_r+0xc8>
   16666:	9312      	str	r3, [sp, #72]	; 0x48
   16668:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1666a:	468b      	mov	fp, r1
   1666c:	1d1d      	adds	r5, r3, #4
   1666e:	681b      	ldr	r3, [r3, #0]
   16670:	a916      	add	r1, sp, #88	; 0x58
   16672:	001a      	movs	r2, r3
   16674:	9311      	str	r3, [sp, #68]	; 0x44
   16676:	2300      	movs	r3, #0
   16678:	77cb      	strb	r3, [r1, #31]
   1667a:	2a00      	cmp	r2, #0
   1667c:	d101      	bne.n	16682 <_svfprintf_r+0x532>
   1667e:	f000 fefb 	bl	17478 <_svfprintf_r+0x1328>
   16682:	4653      	mov	r3, sl
   16684:	3301      	adds	r3, #1
   16686:	d101      	bne.n	1668c <_svfprintf_r+0x53c>
   16688:	f000 fe38 	bl	172fc <_svfprintf_r+0x11ac>
   1668c:	4652      	mov	r2, sl
   1668e:	2100      	movs	r1, #0
   16690:	9811      	ldr	r0, [sp, #68]	; 0x44
   16692:	f004 fca1 	bl	1afd8 <memchr>
   16696:	2800      	cmp	r0, #0
   16698:	d101      	bne.n	1669e <_svfprintf_r+0x54e>
   1669a:	f000 ff54 	bl	17546 <_svfprintf_r+0x13f6>
   1669e:	9b11      	ldr	r3, [sp, #68]	; 0x44
   166a0:	1ac3      	subs	r3, r0, r3
   166a2:	001a      	movs	r2, r3
   166a4:	930e      	str	r3, [sp, #56]	; 0x38
   166a6:	43db      	mvns	r3, r3
   166a8:	17db      	asrs	r3, r3, #31
   166aa:	401a      	ands	r2, r3
   166ac:	ab16      	add	r3, sp, #88	; 0x58
   166ae:	7fdb      	ldrb	r3, [r3, #31]
   166b0:	9207      	str	r2, [sp, #28]
   166b2:	4698      	mov	r8, r3
   166b4:	2300      	movs	r3, #0
   166b6:	950f      	str	r5, [sp, #60]	; 0x3c
   166b8:	9408      	str	r4, [sp, #32]
   166ba:	469a      	mov	sl, r3
   166bc:	9313      	str	r3, [sp, #76]	; 0x4c
   166be:	e65f      	b.n	16380 <_svfprintf_r+0x230>
   166c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   166c2:	9312      	str	r3, [sp, #72]	; 0x48
   166c4:	6813      	ldr	r3, [r2, #0]
   166c6:	ad28      	add	r5, sp, #160	; 0xa0
   166c8:	9307      	str	r3, [sp, #28]
   166ca:	466b      	mov	r3, sp
   166cc:	7f1b      	ldrb	r3, [r3, #28]
   166ce:	468b      	mov	fp, r1
   166d0:	702b      	strb	r3, [r5, #0]
   166d2:	2300      	movs	r3, #0
   166d4:	a916      	add	r1, sp, #88	; 0x58
   166d6:	77cb      	strb	r3, [r1, #31]
   166d8:	0013      	movs	r3, r2
   166da:	3304      	adds	r3, #4
   166dc:	930f      	str	r3, [sp, #60]	; 0x3c
   166de:	2300      	movs	r3, #0
   166e0:	9408      	str	r4, [sp, #32]
   166e2:	4698      	mov	r8, r3
   166e4:	3301      	adds	r3, #1
   166e6:	9307      	str	r3, [sp, #28]
   166e8:	930e      	str	r3, [sp, #56]	; 0x38
   166ea:	2300      	movs	r3, #0
   166ec:	9511      	str	r5, [sp, #68]	; 0x44
   166ee:	469a      	mov	sl, r3
   166f0:	9313      	str	r3, [sp, #76]	; 0x4c
   166f2:	e64b      	b.n	1638c <_svfprintf_r+0x23c>
   166f4:	468b      	mov	fp, r1
   166f6:	4641      	mov	r1, r8
   166f8:	9312      	str	r3, [sp, #72]	; 0x48
   166fa:	2900      	cmp	r1, #0
   166fc:	d100      	bne.n	16700 <_svfprintf_r+0x5b0>
   166fe:	e5f4      	b.n	162ea <_svfprintf_r+0x19a>
   16700:	ab16      	add	r3, sp, #88	; 0x58
   16702:	77d8      	strb	r0, [r3, #31]
   16704:	e5f1      	b.n	162ea <_svfprintf_r+0x19a>
   16706:	4663      	mov	r3, ip
   16708:	431c      	orrs	r4, r3
   1670a:	780b      	ldrb	r3, [r1, #0]
   1670c:	e584      	b.n	16218 <_svfprintf_r+0xc8>
   1670e:	780b      	ldrb	r3, [r1, #0]
   16710:	2b6c      	cmp	r3, #108	; 0x6c
   16712:	d101      	bne.n	16718 <_svfprintf_r+0x5c8>
   16714:	f000 fd86 	bl	17224 <_svfprintf_r+0x10d4>
   16718:	2210      	movs	r2, #16
   1671a:	4314      	orrs	r4, r2
   1671c:	e57c      	b.n	16218 <_svfprintf_r+0xc8>
   1671e:	468b      	mov	fp, r1
   16720:	4641      	mov	r1, r8
   16722:	9312      	str	r3, [sp, #72]	; 0x48
   16724:	2900      	cmp	r1, #0
   16726:	d001      	beq.n	1672c <_svfprintf_r+0x5dc>
   16728:	f000 ffe8 	bl	176fc <_svfprintf_r+0x15ac>
   1672c:	4b63      	ldr	r3, [pc, #396]	; (168bc <_svfprintf_r+0x76c>)
   1672e:	9317      	str	r3, [sp, #92]	; 0x5c
   16730:	06a3      	lsls	r3, r4, #26
   16732:	d400      	bmi.n	16736 <_svfprintf_r+0x5e6>
   16734:	e753      	b.n	165de <_svfprintf_r+0x48e>
   16736:	2207      	movs	r2, #7
   16738:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1673a:	3307      	adds	r3, #7
   1673c:	4393      	bics	r3, r2
   1673e:	3201      	adds	r2, #1
   16740:	4694      	mov	ip, r2
   16742:	449c      	add	ip, r3
   16744:	4662      	mov	r2, ip
   16746:	920f      	str	r2, [sp, #60]	; 0x3c
   16748:	681a      	ldr	r2, [r3, #0]
   1674a:	685b      	ldr	r3, [r3, #4]
   1674c:	920c      	str	r2, [sp, #48]	; 0x30
   1674e:	930d      	str	r3, [sp, #52]	; 0x34
   16750:	07e3      	lsls	r3, r4, #31
   16752:	d500      	bpl.n	16756 <_svfprintf_r+0x606>
   16754:	e755      	b.n	16602 <_svfprintf_r+0x4b2>
   16756:	990c      	ldr	r1, [sp, #48]	; 0x30
   16758:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   1675a:	0008      	movs	r0, r1
   1675c:	4310      	orrs	r0, r2
   1675e:	2302      	movs	r3, #2
   16760:	0002      	movs	r2, r0
   16762:	e6de      	b.n	16522 <_svfprintf_r+0x3d2>
   16764:	468b      	mov	fp, r1
   16766:	990f      	ldr	r1, [sp, #60]	; 0x3c
   16768:	2230      	movs	r2, #48	; 0x30
   1676a:	680b      	ldr	r3, [r1, #0]
   1676c:	930c      	str	r3, [sp, #48]	; 0x30
   1676e:	2300      	movs	r3, #0
   16770:	930d      	str	r3, [sp, #52]	; 0x34
   16772:	3302      	adds	r3, #2
   16774:	431c      	orrs	r4, r3
   16776:	ab1e      	add	r3, sp, #120	; 0x78
   16778:	701a      	strb	r2, [r3, #0]
   1677a:	3248      	adds	r2, #72	; 0x48
   1677c:	705a      	strb	r2, [r3, #1]
   1677e:	000b      	movs	r3, r1
   16780:	3304      	adds	r3, #4
   16782:	930f      	str	r3, [sp, #60]	; 0x3c
   16784:	4b4d      	ldr	r3, [pc, #308]	; (168bc <_svfprintf_r+0x76c>)
   16786:	9212      	str	r2, [sp, #72]	; 0x48
   16788:	9317      	str	r3, [sp, #92]	; 0x5c
   1678a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   1678c:	2302      	movs	r3, #2
   1678e:	e6c8      	b.n	16522 <_svfprintf_r+0x3d2>
   16790:	2301      	movs	r3, #1
   16792:	431c      	orrs	r4, r3
   16794:	780b      	ldrb	r3, [r1, #0]
   16796:	e53f      	b.n	16218 <_svfprintf_r+0xc8>
   16798:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1679a:	1d1a      	adds	r2, r3, #4
   1679c:	681b      	ldr	r3, [r3, #0]
   1679e:	930b      	str	r3, [sp, #44]	; 0x2c
   167a0:	2b00      	cmp	r3, #0
   167a2:	da00      	bge.n	167a6 <_svfprintf_r+0x656>
   167a4:	e542      	b.n	1622c <_svfprintf_r+0xdc>
   167a6:	780b      	ldrb	r3, [r1, #0]
   167a8:	920f      	str	r2, [sp, #60]	; 0x3c
   167aa:	e535      	b.n	16218 <_svfprintf_r+0xc8>
   167ac:	780b      	ldrb	r3, [r1, #0]
   167ae:	2800      	cmp	r0, #0
   167b0:	d000      	beq.n	167b4 <_svfprintf_r+0x664>
   167b2:	e531      	b.n	16218 <_svfprintf_r+0xc8>
   167b4:	2201      	movs	r2, #1
   167b6:	3020      	adds	r0, #32
   167b8:	4690      	mov	r8, r2
   167ba:	e52d      	b.n	16218 <_svfprintf_r+0xc8>
   167bc:	468b      	mov	fp, r1
   167be:	9312      	str	r3, [sp, #72]	; 0x48
   167c0:	06a3      	lsls	r3, r4, #26
   167c2:	d400      	bmi.n	167c6 <_svfprintf_r+0x676>
   167c4:	e6ed      	b.n	165a2 <_svfprintf_r+0x452>
   167c6:	2207      	movs	r2, #7
   167c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   167ca:	3307      	adds	r3, #7
   167cc:	4393      	bics	r3, r2
   167ce:	3201      	adds	r2, #1
   167d0:	4694      	mov	ip, r2
   167d2:	449c      	add	ip, r3
   167d4:	4662      	mov	r2, ip
   167d6:	920f      	str	r2, [sp, #60]	; 0x3c
   167d8:	681a      	ldr	r2, [r3, #0]
   167da:	685b      	ldr	r3, [r3, #4]
   167dc:	0011      	movs	r1, r2
   167de:	001a      	movs	r2, r3
   167e0:	0008      	movs	r0, r1
   167e2:	4310      	orrs	r0, r2
   167e4:	910c      	str	r1, [sp, #48]	; 0x30
   167e6:	920d      	str	r2, [sp, #52]	; 0x34
   167e8:	2301      	movs	r3, #1
   167ea:	0002      	movs	r2, r0
   167ec:	e699      	b.n	16522 <_svfprintf_r+0x3d2>
   167ee:	468b      	mov	fp, r1
   167f0:	9312      	str	r3, [sp, #72]	; 0x48
   167f2:	06a3      	lsls	r3, r4, #26
   167f4:	d400      	bmi.n	167f8 <_svfprintf_r+0x6a8>
   167f6:	e683      	b.n	16500 <_svfprintf_r+0x3b0>
   167f8:	2207      	movs	r2, #7
   167fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   167fc:	3307      	adds	r3, #7
   167fe:	4393      	bics	r3, r2
   16800:	3201      	adds	r2, #1
   16802:	4694      	mov	ip, r2
   16804:	449c      	add	ip, r3
   16806:	4662      	mov	r2, ip
   16808:	920f      	str	r2, [sp, #60]	; 0x3c
   1680a:	681a      	ldr	r2, [r3, #0]
   1680c:	685b      	ldr	r3, [r3, #4]
   1680e:	0011      	movs	r1, r2
   16810:	001a      	movs	r2, r3
   16812:	0008      	movs	r0, r1
   16814:	4310      	orrs	r0, r2
   16816:	910c      	str	r1, [sp, #48]	; 0x30
   16818:	920d      	str	r2, [sp, #52]	; 0x34
   1681a:	2300      	movs	r3, #0
   1681c:	0002      	movs	r2, r0
   1681e:	e680      	b.n	16522 <_svfprintf_r+0x3d2>
   16820:	468b      	mov	fp, r1
   16822:	4641      	mov	r1, r8
   16824:	9312      	str	r3, [sp, #72]	; 0x48
   16826:	2900      	cmp	r1, #0
   16828:	d001      	beq.n	1682e <_svfprintf_r+0x6de>
   1682a:	f000 ff7f 	bl	1772c <_svfprintf_r+0x15dc>
   1682e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16830:	2b00      	cmp	r3, #0
   16832:	d100      	bne.n	16836 <_svfprintf_r+0x6e6>
   16834:	e50b      	b.n	1624e <_svfprintf_r+0xfe>
   16836:	ad28      	add	r5, sp, #160	; 0xa0
   16838:	702b      	strb	r3, [r5, #0]
   1683a:	2300      	movs	r3, #0
   1683c:	aa16      	add	r2, sp, #88	; 0x58
   1683e:	77d3      	strb	r3, [r2, #31]
   16840:	9408      	str	r4, [sp, #32]
   16842:	e74e      	b.n	166e2 <_svfprintf_r+0x592>
   16844:	68bc      	ldr	r4, [r7, #8]
   16846:	4643      	mov	r3, r8
   16848:	2b00      	cmp	r3, #0
   1684a:	d00f      	beq.n	1686c <_svfprintf_r+0x71c>
   1684c:	aa16      	add	r2, sp, #88	; 0x58
   1684e:	231f      	movs	r3, #31
   16850:	4694      	mov	ip, r2
   16852:	4463      	add	r3, ip
   16854:	6033      	str	r3, [r6, #0]
   16856:	2301      	movs	r3, #1
   16858:	6073      	str	r3, [r6, #4]
   1685a:	687b      	ldr	r3, [r7, #4]
   1685c:	3401      	adds	r4, #1
   1685e:	3301      	adds	r3, #1
   16860:	60bc      	str	r4, [r7, #8]
   16862:	607b      	str	r3, [r7, #4]
   16864:	2b07      	cmp	r3, #7
   16866:	dd00      	ble.n	1686a <_svfprintf_r+0x71a>
   16868:	e1b3      	b.n	16bd2 <_svfprintf_r+0xa82>
   1686a:	3608      	adds	r6, #8
   1686c:	464b      	mov	r3, r9
   1686e:	2b00      	cmp	r3, #0
   16870:	d00c      	beq.n	1688c <_svfprintf_r+0x73c>
   16872:	ab1e      	add	r3, sp, #120	; 0x78
   16874:	6033      	str	r3, [r6, #0]
   16876:	2302      	movs	r3, #2
   16878:	6073      	str	r3, [r6, #4]
   1687a:	687b      	ldr	r3, [r7, #4]
   1687c:	3402      	adds	r4, #2
   1687e:	3301      	adds	r3, #1
   16880:	60bc      	str	r4, [r7, #8]
   16882:	607b      	str	r3, [r7, #4]
   16884:	2b07      	cmp	r3, #7
   16886:	dd00      	ble.n	1688a <_svfprintf_r+0x73a>
   16888:	e1af      	b.n	16bea <_svfprintf_r+0xa9a>
   1688a:	3608      	adds	r6, #8
   1688c:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1688e:	2b80      	cmp	r3, #128	; 0x80
   16890:	d100      	bne.n	16894 <_svfprintf_r+0x744>
   16892:	e120      	b.n	16ad6 <_svfprintf_r+0x986>
   16894:	4653      	mov	r3, sl
   16896:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   16898:	1a9d      	subs	r5, r3, r2
   1689a:	2d00      	cmp	r5, #0
   1689c:	dd3c      	ble.n	16918 <_svfprintf_r+0x7c8>
   1689e:	4a08      	ldr	r2, [pc, #32]	; (168c0 <_svfprintf_r+0x770>)
   168a0:	687b      	ldr	r3, [r7, #4]
   168a2:	4691      	mov	r9, r2
   168a4:	2d10      	cmp	r5, #16
   168a6:	dd2c      	ble.n	16902 <_svfprintf_r+0x7b2>
   168a8:	2210      	movs	r2, #16
   168aa:	0021      	movs	r1, r4
   168ac:	4692      	mov	sl, r2
   168ae:	9c09      	ldr	r4, [sp, #36]	; 0x24
   168b0:	0032      	movs	r2, r6
   168b2:	002e      	movs	r6, r5
   168b4:	464d      	mov	r5, r9
   168b6:	e009      	b.n	168cc <_svfprintf_r+0x77c>
   168b8:	0001dd8c 	.word	0x0001dd8c
   168bc:	0001dda0 	.word	0x0001dda0
   168c0:	0001ddcc 	.word	0x0001ddcc
   168c4:	3e10      	subs	r6, #16
   168c6:	3208      	adds	r2, #8
   168c8:	2e10      	cmp	r6, #16
   168ca:	dd16      	ble.n	168fa <_svfprintf_r+0x7aa>
   168cc:	4650      	mov	r0, sl
   168ce:	3110      	adds	r1, #16
   168d0:	3301      	adds	r3, #1
   168d2:	6015      	str	r5, [r2, #0]
   168d4:	6050      	str	r0, [r2, #4]
   168d6:	60b9      	str	r1, [r7, #8]
   168d8:	607b      	str	r3, [r7, #4]
   168da:	2b07      	cmp	r3, #7
   168dc:	ddf2      	ble.n	168c4 <_svfprintf_r+0x774>
   168de:	003a      	movs	r2, r7
   168e0:	9906      	ldr	r1, [sp, #24]
   168e2:	0020      	movs	r0, r4
   168e4:	f005 f97e 	bl	1bbe4 <__ssprint_r>
   168e8:	2800      	cmp	r0, #0
   168ea:	d000      	beq.n	168ee <_svfprintf_r+0x79e>
   168ec:	e4b7      	b.n	1625e <_svfprintf_r+0x10e>
   168ee:	3e10      	subs	r6, #16
   168f0:	68b9      	ldr	r1, [r7, #8]
   168f2:	687b      	ldr	r3, [r7, #4]
   168f4:	aa32      	add	r2, sp, #200	; 0xc8
   168f6:	2e10      	cmp	r6, #16
   168f8:	dce8      	bgt.n	168cc <_svfprintf_r+0x77c>
   168fa:	46a9      	mov	r9, r5
   168fc:	000c      	movs	r4, r1
   168fe:	0035      	movs	r5, r6
   16900:	0016      	movs	r6, r2
   16902:	464a      	mov	r2, r9
   16904:	1964      	adds	r4, r4, r5
   16906:	3301      	adds	r3, #1
   16908:	6032      	str	r2, [r6, #0]
   1690a:	6075      	str	r5, [r6, #4]
   1690c:	60bc      	str	r4, [r7, #8]
   1690e:	607b      	str	r3, [r7, #4]
   16910:	2b07      	cmp	r3, #7
   16912:	dd00      	ble.n	16916 <_svfprintf_r+0x7c6>
   16914:	e151      	b.n	16bba <_svfprintf_r+0xa6a>
   16916:	3608      	adds	r6, #8
   16918:	9b08      	ldr	r3, [sp, #32]
   1691a:	05db      	lsls	r3, r3, #23
   1691c:	d500      	bpl.n	16920 <_svfprintf_r+0x7d0>
   1691e:	e0b6      	b.n	16a8e <_svfprintf_r+0x93e>
   16920:	9b11      	ldr	r3, [sp, #68]	; 0x44
   16922:	6033      	str	r3, [r6, #0]
   16924:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   16926:	469c      	mov	ip, r3
   16928:	6073      	str	r3, [r6, #4]
   1692a:	687b      	ldr	r3, [r7, #4]
   1692c:	4464      	add	r4, ip
   1692e:	3301      	adds	r3, #1
   16930:	60bc      	str	r4, [r7, #8]
   16932:	607b      	str	r3, [r7, #4]
   16934:	2b07      	cmp	r3, #7
   16936:	dd00      	ble.n	1693a <_svfprintf_r+0x7ea>
   16938:	e09d      	b.n	16a76 <_svfprintf_r+0x926>
   1693a:	3608      	adds	r6, #8
   1693c:	9b08      	ldr	r3, [sp, #32]
   1693e:	075b      	lsls	r3, r3, #29
   16940:	d541      	bpl.n	169c6 <_svfprintf_r+0x876>
   16942:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   16944:	9a07      	ldr	r2, [sp, #28]
   16946:	1a9d      	subs	r5, r3, r2
   16948:	2d00      	cmp	r5, #0
   1694a:	dd3c      	ble.n	169c6 <_svfprintf_r+0x876>
   1694c:	4ac4      	ldr	r2, [pc, #784]	; (16c60 <_svfprintf_r+0xb10>)
   1694e:	687b      	ldr	r3, [r7, #4]
   16950:	4690      	mov	r8, r2
   16952:	2d10      	cmp	r5, #16
   16954:	dd26      	ble.n	169a4 <_svfprintf_r+0x854>
   16956:	2210      	movs	r2, #16
   16958:	0021      	movs	r1, r4
   1695a:	4691      	mov	r9, r2
   1695c:	9c09      	ldr	r4, [sp, #36]	; 0x24
   1695e:	0032      	movs	r2, r6
   16960:	002e      	movs	r6, r5
   16962:	9d06      	ldr	r5, [sp, #24]
   16964:	e003      	b.n	1696e <_svfprintf_r+0x81e>
   16966:	3e10      	subs	r6, #16
   16968:	3208      	adds	r2, #8
   1696a:	2e10      	cmp	r6, #16
   1696c:	dd17      	ble.n	1699e <_svfprintf_r+0x84e>
   1696e:	48bc      	ldr	r0, [pc, #752]	; (16c60 <_svfprintf_r+0xb10>)
   16970:	3110      	adds	r1, #16
   16972:	6010      	str	r0, [r2, #0]
   16974:	4648      	mov	r0, r9
   16976:	3301      	adds	r3, #1
   16978:	6050      	str	r0, [r2, #4]
   1697a:	60b9      	str	r1, [r7, #8]
   1697c:	607b      	str	r3, [r7, #4]
   1697e:	2b07      	cmp	r3, #7
   16980:	ddf1      	ble.n	16966 <_svfprintf_r+0x816>
   16982:	003a      	movs	r2, r7
   16984:	0029      	movs	r1, r5
   16986:	0020      	movs	r0, r4
   16988:	f005 f92c 	bl	1bbe4 <__ssprint_r>
   1698c:	2800      	cmp	r0, #0
   1698e:	d000      	beq.n	16992 <_svfprintf_r+0x842>
   16990:	e465      	b.n	1625e <_svfprintf_r+0x10e>
   16992:	3e10      	subs	r6, #16
   16994:	68b9      	ldr	r1, [r7, #8]
   16996:	687b      	ldr	r3, [r7, #4]
   16998:	aa32      	add	r2, sp, #200	; 0xc8
   1699a:	2e10      	cmp	r6, #16
   1699c:	dce7      	bgt.n	1696e <_svfprintf_r+0x81e>
   1699e:	0035      	movs	r5, r6
   169a0:	000c      	movs	r4, r1
   169a2:	0016      	movs	r6, r2
   169a4:	4642      	mov	r2, r8
   169a6:	1964      	adds	r4, r4, r5
   169a8:	3301      	adds	r3, #1
   169aa:	c624      	stmia	r6!, {r2, r5}
   169ac:	60bc      	str	r4, [r7, #8]
   169ae:	607b      	str	r3, [r7, #4]
   169b0:	2b07      	cmp	r3, #7
   169b2:	dd08      	ble.n	169c6 <_svfprintf_r+0x876>
   169b4:	003a      	movs	r2, r7
   169b6:	9906      	ldr	r1, [sp, #24]
   169b8:	9809      	ldr	r0, [sp, #36]	; 0x24
   169ba:	f005 f913 	bl	1bbe4 <__ssprint_r>
   169be:	2800      	cmp	r0, #0
   169c0:	d000      	beq.n	169c4 <_svfprintf_r+0x874>
   169c2:	e44c      	b.n	1625e <_svfprintf_r+0x10e>
   169c4:	68bc      	ldr	r4, [r7, #8]
   169c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   169c8:	9907      	ldr	r1, [sp, #28]
   169ca:	428b      	cmp	r3, r1
   169cc:	da00      	bge.n	169d0 <_svfprintf_r+0x880>
   169ce:	000b      	movs	r3, r1
   169d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   169d2:	4694      	mov	ip, r2
   169d4:	449c      	add	ip, r3
   169d6:	4663      	mov	r3, ip
   169d8:	930a      	str	r3, [sp, #40]	; 0x28
   169da:	2c00      	cmp	r4, #0
   169dc:	d000      	beq.n	169e0 <_svfprintf_r+0x890>
   169de:	e0d6      	b.n	16b8e <_svfprintf_r+0xa3e>
   169e0:	2300      	movs	r3, #0
   169e2:	ae32      	add	r6, sp, #200	; 0xc8
   169e4:	607b      	str	r3, [r7, #4]
   169e6:	f7ff fbde 	bl	161a6 <_svfprintf_r+0x56>
   169ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
   169ec:	2b01      	cmp	r3, #1
   169ee:	dc00      	bgt.n	169f2 <_svfprintf_r+0x8a2>
   169f0:	e0ae      	b.n	16b50 <_svfprintf_r+0xa00>
   169f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
   169f4:	3401      	adds	r4, #1
   169f6:	6033      	str	r3, [r6, #0]
   169f8:	2301      	movs	r3, #1
   169fa:	6073      	str	r3, [r6, #4]
   169fc:	687b      	ldr	r3, [r7, #4]
   169fe:	60bc      	str	r4, [r7, #8]
   16a00:	3301      	adds	r3, #1
   16a02:	607b      	str	r3, [r7, #4]
   16a04:	2b07      	cmp	r3, #7
   16a06:	dd00      	ble.n	16a0a <_svfprintf_r+0x8ba>
   16a08:	e2df      	b.n	16fca <_svfprintf_r+0xe7a>
   16a0a:	3608      	adds	r6, #8
   16a0c:	9a19      	ldr	r2, [sp, #100]	; 0x64
   16a0e:	3301      	adds	r3, #1
   16a10:	6032      	str	r2, [r6, #0]
   16a12:	9a18      	ldr	r2, [sp, #96]	; 0x60
   16a14:	4698      	mov	r8, r3
   16a16:	4694      	mov	ip, r2
   16a18:	4464      	add	r4, ip
   16a1a:	6072      	str	r2, [r6, #4]
   16a1c:	60bc      	str	r4, [r7, #8]
   16a1e:	607b      	str	r3, [r7, #4]
   16a20:	2b07      	cmp	r3, #7
   16a22:	dd00      	ble.n	16a26 <_svfprintf_r+0x8d6>
   16a24:	e2de      	b.n	16fe4 <_svfprintf_r+0xe94>
   16a26:	3608      	adds	r6, #8
   16a28:	2200      	movs	r2, #0
   16a2a:	2300      	movs	r3, #0
   16a2c:	9816      	ldr	r0, [sp, #88]	; 0x58
   16a2e:	9915      	ldr	r1, [sp, #84]	; 0x54
   16a30:	f7fe ffd2 	bl	159d8 <__aeabi_dcmpeq>
   16a34:	2800      	cmp	r0, #0
   16a36:	d000      	beq.n	16a3a <_svfprintf_r+0x8ea>
   16a38:	e1a4      	b.n	16d84 <_svfprintf_r+0xc34>
   16a3a:	9d11      	ldr	r5, [sp, #68]	; 0x44
   16a3c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16a3e:	3501      	adds	r5, #1
   16a40:	3b01      	subs	r3, #1
   16a42:	6035      	str	r5, [r6, #0]
   16a44:	6073      	str	r3, [r6, #4]
   16a46:	18e4      	adds	r4, r4, r3
   16a48:	2301      	movs	r3, #1
   16a4a:	469c      	mov	ip, r3
   16a4c:	44e0      	add	r8, ip
   16a4e:	4643      	mov	r3, r8
   16a50:	60bc      	str	r4, [r7, #8]
   16a52:	607b      	str	r3, [r7, #4]
   16a54:	2b07      	cmp	r3, #7
   16a56:	dd00      	ble.n	16a5a <_svfprintf_r+0x90a>
   16a58:	e08b      	b.n	16b72 <_svfprintf_r+0xa22>
   16a5a:	3608      	adds	r6, #8
   16a5c:	ab21      	add	r3, sp, #132	; 0x84
   16a5e:	6033      	str	r3, [r6, #0]
   16a60:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   16a62:	469c      	mov	ip, r3
   16a64:	6073      	str	r3, [r6, #4]
   16a66:	4643      	mov	r3, r8
   16a68:	4464      	add	r4, ip
   16a6a:	3301      	adds	r3, #1
   16a6c:	60bc      	str	r4, [r7, #8]
   16a6e:	607b      	str	r3, [r7, #4]
   16a70:	2b07      	cmp	r3, #7
   16a72:	dc00      	bgt.n	16a76 <_svfprintf_r+0x926>
   16a74:	e761      	b.n	1693a <_svfprintf_r+0x7ea>
   16a76:	003a      	movs	r2, r7
   16a78:	9906      	ldr	r1, [sp, #24]
   16a7a:	9809      	ldr	r0, [sp, #36]	; 0x24
   16a7c:	f005 f8b2 	bl	1bbe4 <__ssprint_r>
   16a80:	2800      	cmp	r0, #0
   16a82:	d001      	beq.n	16a88 <_svfprintf_r+0x938>
   16a84:	f7ff fbeb 	bl	1625e <_svfprintf_r+0x10e>
   16a88:	68bc      	ldr	r4, [r7, #8]
   16a8a:	ae32      	add	r6, sp, #200	; 0xc8
   16a8c:	e756      	b.n	1693c <_svfprintf_r+0x7ec>
   16a8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16a90:	2b65      	cmp	r3, #101	; 0x65
   16a92:	ddaa      	ble.n	169ea <_svfprintf_r+0x89a>
   16a94:	2200      	movs	r2, #0
   16a96:	2300      	movs	r3, #0
   16a98:	9816      	ldr	r0, [sp, #88]	; 0x58
   16a9a:	9915      	ldr	r1, [sp, #84]	; 0x54
   16a9c:	f7fe ff9c 	bl	159d8 <__aeabi_dcmpeq>
   16aa0:	2800      	cmp	r0, #0
   16aa2:	d100      	bne.n	16aa6 <_svfprintf_r+0x956>
   16aa4:	e0e2      	b.n	16c6c <_svfprintf_r+0xb1c>
   16aa6:	4b6f      	ldr	r3, [pc, #444]	; (16c64 <_svfprintf_r+0xb14>)
   16aa8:	3401      	adds	r4, #1
   16aaa:	6033      	str	r3, [r6, #0]
   16aac:	2301      	movs	r3, #1
   16aae:	6073      	str	r3, [r6, #4]
   16ab0:	687b      	ldr	r3, [r7, #4]
   16ab2:	60bc      	str	r4, [r7, #8]
   16ab4:	3301      	adds	r3, #1
   16ab6:	607b      	str	r3, [r7, #4]
   16ab8:	2b07      	cmp	r3, #7
   16aba:	dd00      	ble.n	16abe <_svfprintf_r+0x96e>
   16abc:	e366      	b.n	1718c <_svfprintf_r+0x103c>
   16abe:	3608      	adds	r6, #8
   16ac0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   16ac2:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16ac4:	4293      	cmp	r3, r2
   16ac6:	da00      	bge.n	16aca <_svfprintf_r+0x97a>
   16ac8:	e1a4      	b.n	16e14 <_svfprintf_r+0xcc4>
   16aca:	9b08      	ldr	r3, [sp, #32]
   16acc:	07db      	lsls	r3, r3, #31
   16ace:	d500      	bpl.n	16ad2 <_svfprintf_r+0x982>
   16ad0:	e1a0      	b.n	16e14 <_svfprintf_r+0xcc4>
   16ad2:	68bc      	ldr	r4, [r7, #8]
   16ad4:	e732      	b.n	1693c <_svfprintf_r+0x7ec>
   16ad6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   16ad8:	9a07      	ldr	r2, [sp, #28]
   16ada:	1a9d      	subs	r5, r3, r2
   16adc:	2d00      	cmp	r5, #0
   16ade:	dc00      	bgt.n	16ae2 <_svfprintf_r+0x992>
   16ae0:	e6d8      	b.n	16894 <_svfprintf_r+0x744>
   16ae2:	4a61      	ldr	r2, [pc, #388]	; (16c68 <_svfprintf_r+0xb18>)
   16ae4:	687b      	ldr	r3, [r7, #4]
   16ae6:	4691      	mov	r9, r2
   16ae8:	2d10      	cmp	r5, #16
   16aea:	dd25      	ble.n	16b38 <_svfprintf_r+0x9e8>
   16aec:	2210      	movs	r2, #16
   16aee:	0021      	movs	r1, r4
   16af0:	4690      	mov	r8, r2
   16af2:	9c09      	ldr	r4, [sp, #36]	; 0x24
   16af4:	0032      	movs	r2, r6
   16af6:	464e      	mov	r6, r9
   16af8:	e003      	b.n	16b02 <_svfprintf_r+0x9b2>
   16afa:	3d10      	subs	r5, #16
   16afc:	3208      	adds	r2, #8
   16afe:	2d10      	cmp	r5, #16
   16b00:	dd17      	ble.n	16b32 <_svfprintf_r+0x9e2>
   16b02:	4640      	mov	r0, r8
   16b04:	3110      	adds	r1, #16
   16b06:	3301      	adds	r3, #1
   16b08:	6016      	str	r6, [r2, #0]
   16b0a:	6050      	str	r0, [r2, #4]
   16b0c:	60b9      	str	r1, [r7, #8]
   16b0e:	607b      	str	r3, [r7, #4]
   16b10:	2b07      	cmp	r3, #7
   16b12:	ddf2      	ble.n	16afa <_svfprintf_r+0x9aa>
   16b14:	003a      	movs	r2, r7
   16b16:	9906      	ldr	r1, [sp, #24]
   16b18:	0020      	movs	r0, r4
   16b1a:	f005 f863 	bl	1bbe4 <__ssprint_r>
   16b1e:	2800      	cmp	r0, #0
   16b20:	d001      	beq.n	16b26 <_svfprintf_r+0x9d6>
   16b22:	f7ff fb9c 	bl	1625e <_svfprintf_r+0x10e>
   16b26:	3d10      	subs	r5, #16
   16b28:	68b9      	ldr	r1, [r7, #8]
   16b2a:	687b      	ldr	r3, [r7, #4]
   16b2c:	aa32      	add	r2, sp, #200	; 0xc8
   16b2e:	2d10      	cmp	r5, #16
   16b30:	dce7      	bgt.n	16b02 <_svfprintf_r+0x9b2>
   16b32:	46b1      	mov	r9, r6
   16b34:	000c      	movs	r4, r1
   16b36:	0016      	movs	r6, r2
   16b38:	464a      	mov	r2, r9
   16b3a:	1964      	adds	r4, r4, r5
   16b3c:	3301      	adds	r3, #1
   16b3e:	6032      	str	r2, [r6, #0]
   16b40:	6075      	str	r5, [r6, #4]
   16b42:	60bc      	str	r4, [r7, #8]
   16b44:	607b      	str	r3, [r7, #4]
   16b46:	2b07      	cmp	r3, #7
   16b48:	dd00      	ble.n	16b4c <_svfprintf_r+0x9fc>
   16b4a:	e27e      	b.n	1704a <_svfprintf_r+0xefa>
   16b4c:	3608      	adds	r6, #8
   16b4e:	e6a1      	b.n	16894 <_svfprintf_r+0x744>
   16b50:	2301      	movs	r3, #1
   16b52:	9a08      	ldr	r2, [sp, #32]
   16b54:	4213      	tst	r3, r2
   16b56:	d000      	beq.n	16b5a <_svfprintf_r+0xa0a>
   16b58:	e74b      	b.n	169f2 <_svfprintf_r+0x8a2>
   16b5a:	6073      	str	r3, [r6, #4]
   16b5c:	687b      	ldr	r3, [r7, #4]
   16b5e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16b60:	3301      	adds	r3, #1
   16b62:	3401      	adds	r4, #1
   16b64:	6032      	str	r2, [r6, #0]
   16b66:	60bc      	str	r4, [r7, #8]
   16b68:	4698      	mov	r8, r3
   16b6a:	607b      	str	r3, [r7, #4]
   16b6c:	2b07      	cmp	r3, #7
   16b6e:	dc00      	bgt.n	16b72 <_svfprintf_r+0xa22>
   16b70:	e773      	b.n	16a5a <_svfprintf_r+0x90a>
   16b72:	003a      	movs	r2, r7
   16b74:	9906      	ldr	r1, [sp, #24]
   16b76:	9809      	ldr	r0, [sp, #36]	; 0x24
   16b78:	f005 f834 	bl	1bbe4 <__ssprint_r>
   16b7c:	2800      	cmp	r0, #0
   16b7e:	d001      	beq.n	16b84 <_svfprintf_r+0xa34>
   16b80:	f7ff fb6d 	bl	1625e <_svfprintf_r+0x10e>
   16b84:	687b      	ldr	r3, [r7, #4]
   16b86:	68bc      	ldr	r4, [r7, #8]
   16b88:	4698      	mov	r8, r3
   16b8a:	ae32      	add	r6, sp, #200	; 0xc8
   16b8c:	e766      	b.n	16a5c <_svfprintf_r+0x90c>
   16b8e:	003a      	movs	r2, r7
   16b90:	9906      	ldr	r1, [sp, #24]
   16b92:	9809      	ldr	r0, [sp, #36]	; 0x24
   16b94:	f005 f826 	bl	1bbe4 <__ssprint_r>
   16b98:	2800      	cmp	r0, #0
   16b9a:	d100      	bne.n	16b9e <_svfprintf_r+0xa4e>
   16b9c:	e720      	b.n	169e0 <_svfprintf_r+0x890>
   16b9e:	f7ff fb5e 	bl	1625e <_svfprintf_r+0x10e>
   16ba2:	9c08      	ldr	r4, [sp, #32]
   16ba4:	2b01      	cmp	r3, #1
   16ba6:	d100      	bne.n	16baa <_svfprintf_r+0xa5a>
   16ba8:	e184      	b.n	16eb4 <_svfprintf_r+0xd64>
   16baa:	2b02      	cmp	r3, #2
   16bac:	d129      	bne.n	16c02 <_svfprintf_r+0xab2>
   16bae:	9408      	str	r4, [sp, #32]
   16bb0:	2300      	movs	r3, #0
   16bb2:	2400      	movs	r4, #0
   16bb4:	930c      	str	r3, [sp, #48]	; 0x30
   16bb6:	940d      	str	r4, [sp, #52]	; 0x34
   16bb8:	e4c5      	b.n	16546 <_svfprintf_r+0x3f6>
   16bba:	003a      	movs	r2, r7
   16bbc:	9906      	ldr	r1, [sp, #24]
   16bbe:	9809      	ldr	r0, [sp, #36]	; 0x24
   16bc0:	f005 f810 	bl	1bbe4 <__ssprint_r>
   16bc4:	2800      	cmp	r0, #0
   16bc6:	d001      	beq.n	16bcc <_svfprintf_r+0xa7c>
   16bc8:	f7ff fb49 	bl	1625e <_svfprintf_r+0x10e>
   16bcc:	68bc      	ldr	r4, [r7, #8]
   16bce:	ae32      	add	r6, sp, #200	; 0xc8
   16bd0:	e6a2      	b.n	16918 <_svfprintf_r+0x7c8>
   16bd2:	003a      	movs	r2, r7
   16bd4:	9906      	ldr	r1, [sp, #24]
   16bd6:	9809      	ldr	r0, [sp, #36]	; 0x24
   16bd8:	f005 f804 	bl	1bbe4 <__ssprint_r>
   16bdc:	2800      	cmp	r0, #0
   16bde:	d001      	beq.n	16be4 <_svfprintf_r+0xa94>
   16be0:	f7ff fb3d 	bl	1625e <_svfprintf_r+0x10e>
   16be4:	68bc      	ldr	r4, [r7, #8]
   16be6:	ae32      	add	r6, sp, #200	; 0xc8
   16be8:	e640      	b.n	1686c <_svfprintf_r+0x71c>
   16bea:	003a      	movs	r2, r7
   16bec:	9906      	ldr	r1, [sp, #24]
   16bee:	9809      	ldr	r0, [sp, #36]	; 0x24
   16bf0:	f004 fff8 	bl	1bbe4 <__ssprint_r>
   16bf4:	2800      	cmp	r0, #0
   16bf6:	d001      	beq.n	16bfc <_svfprintf_r+0xaac>
   16bf8:	f7ff fb31 	bl	1625e <_svfprintf_r+0x10e>
   16bfc:	68bc      	ldr	r4, [r7, #8]
   16bfe:	ae32      	add	r6, sp, #200	; 0xc8
   16c00:	e644      	b.n	1688c <_svfprintf_r+0x73c>
   16c02:	9408      	str	r4, [sp, #32]
   16c04:	2300      	movs	r3, #0
   16c06:	2400      	movs	r4, #0
   16c08:	930c      	str	r3, [sp, #48]	; 0x30
   16c0a:	940d      	str	r4, [sp, #52]	; 0x34
   16c0c:	980c      	ldr	r0, [sp, #48]	; 0x30
   16c0e:	990d      	ldr	r1, [sp, #52]	; 0x34
   16c10:	465b      	mov	r3, fp
   16c12:	aa32      	add	r2, sp, #200	; 0xc8
   16c14:	9307      	str	r3, [sp, #28]
   16c16:	4691      	mov	r9, r2
   16c18:	46b3      	mov	fp, r6
   16c1a:	e000      	b.n	16c1e <_svfprintf_r+0xace>
   16c1c:	46a1      	mov	r9, r4
   16c1e:	074a      	lsls	r2, r1, #29
   16c20:	4694      	mov	ip, r2
   16c22:	464b      	mov	r3, r9
   16c24:	4665      	mov	r5, ip
   16c26:	1e5c      	subs	r4, r3, #1
   16c28:	08c6      	lsrs	r6, r0, #3
   16c2a:	2307      	movs	r3, #7
   16c2c:	08ca      	lsrs	r2, r1, #3
   16c2e:	4335      	orrs	r5, r6
   16c30:	0011      	movs	r1, r2
   16c32:	002a      	movs	r2, r5
   16c34:	4003      	ands	r3, r0
   16c36:	3330      	adds	r3, #48	; 0x30
   16c38:	7023      	strb	r3, [r4, #0]
   16c3a:	0028      	movs	r0, r5
   16c3c:	430a      	orrs	r2, r1
   16c3e:	d1ed      	bne.n	16c1c <_svfprintf_r+0xacc>
   16c40:	900c      	str	r0, [sp, #48]	; 0x30
   16c42:	910d      	str	r1, [sp, #52]	; 0x34
   16c44:	9907      	ldr	r1, [sp, #28]
   16c46:	465e      	mov	r6, fp
   16c48:	468b      	mov	fp, r1
   16c4a:	9908      	ldr	r1, [sp, #32]
   16c4c:	464a      	mov	r2, r9
   16c4e:	9411      	str	r4, [sp, #68]	; 0x44
   16c50:	07c9      	lsls	r1, r1, #31
   16c52:	d500      	bpl.n	16c56 <_svfprintf_r+0xb06>
   16c54:	e13d      	b.n	16ed2 <_svfprintf_r+0xd82>
   16c56:	ab32      	add	r3, sp, #200	; 0xc8
   16c58:	1b1b      	subs	r3, r3, r4
   16c5a:	930e      	str	r3, [sp, #56]	; 0x38
   16c5c:	f7ff fb88 	bl	16370 <_svfprintf_r+0x220>
   16c60:	0001ddbc 	.word	0x0001ddbc
   16c64:	0001d368 	.word	0x0001d368
   16c68:	0001ddcc 	.word	0x0001ddcc
   16c6c:	981f      	ldr	r0, [sp, #124]	; 0x7c
   16c6e:	2800      	cmp	r0, #0
   16c70:	dc00      	bgt.n	16c74 <_svfprintf_r+0xb24>
   16c72:	e296      	b.n	171a2 <_svfprintf_r+0x1052>
   16c74:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   16c76:	9914      	ldr	r1, [sp, #80]	; 0x50
   16c78:	0013      	movs	r3, r2
   16c7a:	4690      	mov	r8, r2
   16c7c:	428b      	cmp	r3, r1
   16c7e:	dd00      	ble.n	16c82 <_svfprintf_r+0xb32>
   16c80:	4688      	mov	r8, r1
   16c82:	4643      	mov	r3, r8
   16c84:	2b00      	cmp	r3, #0
   16c86:	dd0c      	ble.n	16ca2 <_svfprintf_r+0xb52>
   16c88:	9b11      	ldr	r3, [sp, #68]	; 0x44
   16c8a:	4444      	add	r4, r8
   16c8c:	6033      	str	r3, [r6, #0]
   16c8e:	4643      	mov	r3, r8
   16c90:	6073      	str	r3, [r6, #4]
   16c92:	687b      	ldr	r3, [r7, #4]
   16c94:	60bc      	str	r4, [r7, #8]
   16c96:	3301      	adds	r3, #1
   16c98:	607b      	str	r3, [r7, #4]
   16c9a:	2b07      	cmp	r3, #7
   16c9c:	dd00      	ble.n	16ca0 <_svfprintf_r+0xb50>
   16c9e:	e3b7      	b.n	17410 <_svfprintf_r+0x12c0>
   16ca0:	3608      	adds	r6, #8
   16ca2:	4643      	mov	r3, r8
   16ca4:	43db      	mvns	r3, r3
   16ca6:	4642      	mov	r2, r8
   16ca8:	17db      	asrs	r3, r3, #31
   16caa:	4013      	ands	r3, r2
   16cac:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   16cae:	1ad3      	subs	r3, r2, r3
   16cb0:	4698      	mov	r8, r3
   16cb2:	2b00      	cmp	r3, #0
   16cb4:	dc00      	bgt.n	16cb8 <_svfprintf_r+0xb68>
   16cb6:	e128      	b.n	16f0a <_svfprintf_r+0xdba>
   16cb8:	2b10      	cmp	r3, #16
   16cba:	dc01      	bgt.n	16cc0 <_svfprintf_r+0xb70>
   16cbc:	f000 fce7 	bl	1768e <_svfprintf_r+0x153e>
   16cc0:	4acf      	ldr	r2, [pc, #828]	; (17000 <_svfprintf_r+0xeb0>)
   16cc2:	0021      	movs	r1, r4
   16cc4:	4691      	mov	r9, r2
   16cc6:	2210      	movs	r2, #16
   16cc8:	687b      	ldr	r3, [r7, #4]
   16cca:	4692      	mov	sl, r2
   16ccc:	9d09      	ldr	r5, [sp, #36]	; 0x24
   16cce:	0032      	movs	r2, r6
   16cd0:	464c      	mov	r4, r9
   16cd2:	4646      	mov	r6, r8
   16cd4:	e004      	b.n	16ce0 <_svfprintf_r+0xb90>
   16cd6:	3208      	adds	r2, #8
   16cd8:	3e10      	subs	r6, #16
   16cda:	2e10      	cmp	r6, #16
   16cdc:	dc00      	bgt.n	16ce0 <_svfprintf_r+0xb90>
   16cde:	e104      	b.n	16eea <_svfprintf_r+0xd9a>
   16ce0:	4650      	mov	r0, sl
   16ce2:	3110      	adds	r1, #16
   16ce4:	3301      	adds	r3, #1
   16ce6:	6014      	str	r4, [r2, #0]
   16ce8:	6050      	str	r0, [r2, #4]
   16cea:	60b9      	str	r1, [r7, #8]
   16cec:	607b      	str	r3, [r7, #4]
   16cee:	2b07      	cmp	r3, #7
   16cf0:	ddf1      	ble.n	16cd6 <_svfprintf_r+0xb86>
   16cf2:	003a      	movs	r2, r7
   16cf4:	9906      	ldr	r1, [sp, #24]
   16cf6:	0028      	movs	r0, r5
   16cf8:	f004 ff74 	bl	1bbe4 <__ssprint_r>
   16cfc:	2800      	cmp	r0, #0
   16cfe:	d001      	beq.n	16d04 <_svfprintf_r+0xbb4>
   16d00:	f7ff faad 	bl	1625e <_svfprintf_r+0x10e>
   16d04:	68b9      	ldr	r1, [r7, #8]
   16d06:	687b      	ldr	r3, [r7, #4]
   16d08:	aa32      	add	r2, sp, #200	; 0xc8
   16d0a:	e7e5      	b.n	16cd8 <_svfprintf_r+0xb88>
   16d0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   16d0e:	2b00      	cmp	r3, #0
   16d10:	d100      	bne.n	16d14 <_svfprintf_r+0xbc4>
   16d12:	e0ca      	b.n	16eaa <_svfprintf_r+0xd5a>
   16d14:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   16d16:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   16d18:	ab32      	add	r3, sp, #200	; 0xc8
   16d1a:	46b1      	mov	r9, r6
   16d1c:	001e      	movs	r6, r3
   16d1e:	0020      	movs	r0, r4
   16d20:	0029      	movs	r1, r5
   16d22:	220a      	movs	r2, #10
   16d24:	2300      	movs	r3, #0
   16d26:	f7fc f865 	bl	12df4 <__aeabi_uldivmod>
   16d2a:	3e01      	subs	r6, #1
   16d2c:	3230      	adds	r2, #48	; 0x30
   16d2e:	7032      	strb	r2, [r6, #0]
   16d30:	2300      	movs	r3, #0
   16d32:	0020      	movs	r0, r4
   16d34:	0029      	movs	r1, r5
   16d36:	220a      	movs	r2, #10
   16d38:	f7fc f85c 	bl	12df4 <__aeabi_uldivmod>
   16d3c:	0003      	movs	r3, r0
   16d3e:	0004      	movs	r4, r0
   16d40:	000d      	movs	r5, r1
   16d42:	430b      	orrs	r3, r1
   16d44:	d1eb      	bne.n	16d1e <_svfprintf_r+0xbce>
   16d46:	0032      	movs	r2, r6
   16d48:	ab32      	add	r3, sp, #200	; 0xc8
   16d4a:	1a9b      	subs	r3, r3, r2
   16d4c:	9611      	str	r6, [sp, #68]	; 0x44
   16d4e:	940c      	str	r4, [sp, #48]	; 0x30
   16d50:	950d      	str	r5, [sp, #52]	; 0x34
   16d52:	464e      	mov	r6, r9
   16d54:	930e      	str	r3, [sp, #56]	; 0x38
   16d56:	f7ff fb0b 	bl	16370 <_svfprintf_r+0x220>
   16d5a:	2300      	movs	r3, #0
   16d5c:	930e      	str	r3, [sp, #56]	; 0x38
   16d5e:	ab32      	add	r3, sp, #200	; 0xc8
   16d60:	9311      	str	r3, [sp, #68]	; 0x44
   16d62:	f7ff fb05 	bl	16370 <_svfprintf_r+0x220>
   16d66:	003a      	movs	r2, r7
   16d68:	9906      	ldr	r1, [sp, #24]
   16d6a:	9809      	ldr	r0, [sp, #36]	; 0x24
   16d6c:	f004 ff3a 	bl	1bbe4 <__ssprint_r>
   16d70:	2800      	cmp	r0, #0
   16d72:	d001      	beq.n	16d78 <_svfprintf_r+0xc28>
   16d74:	f7ff fa73 	bl	1625e <_svfprintf_r+0x10e>
   16d78:	ab16      	add	r3, sp, #88	; 0x58
   16d7a:	7fdb      	ldrb	r3, [r3, #31]
   16d7c:	68bc      	ldr	r4, [r7, #8]
   16d7e:	4698      	mov	r8, r3
   16d80:	ae32      	add	r6, sp, #200	; 0xc8
   16d82:	e560      	b.n	16846 <_svfprintf_r+0x6f6>
   16d84:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16d86:	1e5d      	subs	r5, r3, #1
   16d88:	2d00      	cmp	r5, #0
   16d8a:	dc00      	bgt.n	16d8e <_svfprintf_r+0xc3e>
   16d8c:	e666      	b.n	16a5c <_svfprintf_r+0x90c>
   16d8e:	4b9c      	ldr	r3, [pc, #624]	; (17000 <_svfprintf_r+0xeb0>)
   16d90:	4699      	mov	r9, r3
   16d92:	2d10      	cmp	r5, #16
   16d94:	dd29      	ble.n	16dea <_svfprintf_r+0xc9a>
   16d96:	2310      	movs	r3, #16
   16d98:	0032      	movs	r2, r6
   16d9a:	469a      	mov	sl, r3
   16d9c:	002e      	movs	r6, r5
   16d9e:	0021      	movs	r1, r4
   16da0:	4643      	mov	r3, r8
   16da2:	9c09      	ldr	r4, [sp, #36]	; 0x24
   16da4:	464d      	mov	r5, r9
   16da6:	e003      	b.n	16db0 <_svfprintf_r+0xc60>
   16da8:	3e10      	subs	r6, #16
   16daa:	3208      	adds	r2, #8
   16dac:	2e10      	cmp	r6, #16
   16dae:	dd17      	ble.n	16de0 <_svfprintf_r+0xc90>
   16db0:	4650      	mov	r0, sl
   16db2:	3110      	adds	r1, #16
   16db4:	3301      	adds	r3, #1
   16db6:	6015      	str	r5, [r2, #0]
   16db8:	6050      	str	r0, [r2, #4]
   16dba:	60b9      	str	r1, [r7, #8]
   16dbc:	607b      	str	r3, [r7, #4]
   16dbe:	2b07      	cmp	r3, #7
   16dc0:	ddf2      	ble.n	16da8 <_svfprintf_r+0xc58>
   16dc2:	003a      	movs	r2, r7
   16dc4:	9906      	ldr	r1, [sp, #24]
   16dc6:	0020      	movs	r0, r4
   16dc8:	f004 ff0c 	bl	1bbe4 <__ssprint_r>
   16dcc:	2800      	cmp	r0, #0
   16dce:	d001      	beq.n	16dd4 <_svfprintf_r+0xc84>
   16dd0:	f7ff fa45 	bl	1625e <_svfprintf_r+0x10e>
   16dd4:	3e10      	subs	r6, #16
   16dd6:	68b9      	ldr	r1, [r7, #8]
   16dd8:	687b      	ldr	r3, [r7, #4]
   16dda:	aa32      	add	r2, sp, #200	; 0xc8
   16ddc:	2e10      	cmp	r6, #16
   16dde:	dce7      	bgt.n	16db0 <_svfprintf_r+0xc60>
   16de0:	46a9      	mov	r9, r5
   16de2:	000c      	movs	r4, r1
   16de4:	0035      	movs	r5, r6
   16de6:	4698      	mov	r8, r3
   16de8:	0016      	movs	r6, r2
   16dea:	464b      	mov	r3, r9
   16dec:	6075      	str	r5, [r6, #4]
   16dee:	6033      	str	r3, [r6, #0]
   16df0:	1964      	adds	r4, r4, r5
   16df2:	e629      	b.n	16a48 <_svfprintf_r+0x8f8>
   16df4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16df6:	681a      	ldr	r2, [r3, #0]
   16df8:	f7ff fbfb 	bl	165f2 <_svfprintf_r+0x4a2>
   16dfc:	6813      	ldr	r3, [r2, #0]
   16dfe:	9307      	str	r3, [sp, #28]
   16e00:	f7ff fa82 	bl	16308 <_svfprintf_r+0x1b8>
   16e04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16e06:	681a      	ldr	r2, [r3, #0]
   16e08:	f7ff fb84 	bl	16514 <_svfprintf_r+0x3c4>
   16e0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16e0e:	681a      	ldr	r2, [r3, #0]
   16e10:	f7ff fbd1 	bl	165b6 <_svfprintf_r+0x466>
   16e14:	9b19      	ldr	r3, [sp, #100]	; 0x64
   16e16:	68ba      	ldr	r2, [r7, #8]
   16e18:	6033      	str	r3, [r6, #0]
   16e1a:	9b18      	ldr	r3, [sp, #96]	; 0x60
   16e1c:	469c      	mov	ip, r3
   16e1e:	6073      	str	r3, [r6, #4]
   16e20:	687b      	ldr	r3, [r7, #4]
   16e22:	4462      	add	r2, ip
   16e24:	3301      	adds	r3, #1
   16e26:	0014      	movs	r4, r2
   16e28:	60ba      	str	r2, [r7, #8]
   16e2a:	607b      	str	r3, [r7, #4]
   16e2c:	2b07      	cmp	r3, #7
   16e2e:	dd00      	ble.n	16e32 <_svfprintf_r+0xce2>
   16e30:	e202      	b.n	17238 <_svfprintf_r+0x10e8>
   16e32:	3608      	adds	r6, #8
   16e34:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16e36:	1e5d      	subs	r5, r3, #1
   16e38:	2d00      	cmp	r5, #0
   16e3a:	dc00      	bgt.n	16e3e <_svfprintf_r+0xcee>
   16e3c:	e57e      	b.n	1693c <_svfprintf_r+0x7ec>
   16e3e:	4a70      	ldr	r2, [pc, #448]	; (17000 <_svfprintf_r+0xeb0>)
   16e40:	687b      	ldr	r3, [r7, #4]
   16e42:	4691      	mov	r9, r2
   16e44:	2d10      	cmp	r5, #16
   16e46:	dd25      	ble.n	16e94 <_svfprintf_r+0xd44>
   16e48:	2210      	movs	r2, #16
   16e4a:	0021      	movs	r1, r4
   16e4c:	4690      	mov	r8, r2
   16e4e:	9c09      	ldr	r4, [sp, #36]	; 0x24
   16e50:	0032      	movs	r2, r6
   16e52:	002e      	movs	r6, r5
   16e54:	464d      	mov	r5, r9
   16e56:	e003      	b.n	16e60 <_svfprintf_r+0xd10>
   16e58:	3208      	adds	r2, #8
   16e5a:	3e10      	subs	r6, #16
   16e5c:	2e10      	cmp	r6, #16
   16e5e:	dd15      	ble.n	16e8c <_svfprintf_r+0xd3c>
   16e60:	4640      	mov	r0, r8
   16e62:	3110      	adds	r1, #16
   16e64:	3301      	adds	r3, #1
   16e66:	6015      	str	r5, [r2, #0]
   16e68:	6050      	str	r0, [r2, #4]
   16e6a:	60b9      	str	r1, [r7, #8]
   16e6c:	607b      	str	r3, [r7, #4]
   16e6e:	2b07      	cmp	r3, #7
   16e70:	ddf2      	ble.n	16e58 <_svfprintf_r+0xd08>
   16e72:	003a      	movs	r2, r7
   16e74:	9906      	ldr	r1, [sp, #24]
   16e76:	0020      	movs	r0, r4
   16e78:	f004 feb4 	bl	1bbe4 <__ssprint_r>
   16e7c:	2800      	cmp	r0, #0
   16e7e:	d001      	beq.n	16e84 <_svfprintf_r+0xd34>
   16e80:	f7ff f9ed 	bl	1625e <_svfprintf_r+0x10e>
   16e84:	68b9      	ldr	r1, [r7, #8]
   16e86:	687b      	ldr	r3, [r7, #4]
   16e88:	aa32      	add	r2, sp, #200	; 0xc8
   16e8a:	e7e6      	b.n	16e5a <_svfprintf_r+0xd0a>
   16e8c:	46a9      	mov	r9, r5
   16e8e:	000c      	movs	r4, r1
   16e90:	0035      	movs	r5, r6
   16e92:	0016      	movs	r6, r2
   16e94:	464a      	mov	r2, r9
   16e96:	1964      	adds	r4, r4, r5
   16e98:	3301      	adds	r3, #1
   16e9a:	6032      	str	r2, [r6, #0]
   16e9c:	6075      	str	r5, [r6, #4]
   16e9e:	60bc      	str	r4, [r7, #8]
   16ea0:	607b      	str	r3, [r7, #4]
   16ea2:	2b07      	cmp	r3, #7
   16ea4:	dc00      	bgt.n	16ea8 <_svfprintf_r+0xd58>
   16ea6:	e548      	b.n	1693a <_svfprintf_r+0x7ea>
   16ea8:	e5e5      	b.n	16a76 <_svfprintf_r+0x926>
   16eaa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   16eac:	2b09      	cmp	r3, #9
   16eae:	d900      	bls.n	16eb2 <_svfprintf_r+0xd62>
   16eb0:	e730      	b.n	16d14 <_svfprintf_r+0xbc4>
   16eb2:	9c08      	ldr	r4, [sp, #32]
   16eb4:	2227      	movs	r2, #39	; 0x27
   16eb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   16eb8:	a928      	add	r1, sp, #160	; 0xa0
   16eba:	3330      	adds	r3, #48	; 0x30
   16ebc:	548b      	strb	r3, [r1, r2]
   16ebe:	2301      	movs	r3, #1
   16ec0:	aa16      	add	r2, sp, #88	; 0x58
   16ec2:	4694      	mov	ip, r2
   16ec4:	930e      	str	r3, [sp, #56]	; 0x38
   16ec6:	336e      	adds	r3, #110	; 0x6e
   16ec8:	4463      	add	r3, ip
   16eca:	9408      	str	r4, [sp, #32]
   16ecc:	9311      	str	r3, [sp, #68]	; 0x44
   16ece:	f7ff fa4f 	bl	16370 <_svfprintf_r+0x220>
   16ed2:	2b30      	cmp	r3, #48	; 0x30
   16ed4:	d100      	bne.n	16ed8 <_svfprintf_r+0xd88>
   16ed6:	e20b      	b.n	172f0 <_svfprintf_r+0x11a0>
   16ed8:	2330      	movs	r3, #48	; 0x30
   16eda:	3a02      	subs	r2, #2
   16edc:	7013      	strb	r3, [r2, #0]
   16ede:	ab32      	add	r3, sp, #200	; 0xc8
   16ee0:	1a9b      	subs	r3, r3, r2
   16ee2:	930e      	str	r3, [sp, #56]	; 0x38
   16ee4:	9211      	str	r2, [sp, #68]	; 0x44
   16ee6:	f7ff fa43 	bl	16370 <_svfprintf_r+0x220>
   16eea:	46b0      	mov	r8, r6
   16eec:	46a1      	mov	r9, r4
   16eee:	0016      	movs	r6, r2
   16ef0:	000c      	movs	r4, r1
   16ef2:	464a      	mov	r2, r9
   16ef4:	6032      	str	r2, [r6, #0]
   16ef6:	4642      	mov	r2, r8
   16ef8:	4444      	add	r4, r8
   16efa:	3301      	adds	r3, #1
   16efc:	6072      	str	r2, [r6, #4]
   16efe:	60bc      	str	r4, [r7, #8]
   16f00:	607b      	str	r3, [r7, #4]
   16f02:	2b07      	cmp	r3, #7
   16f04:	dd00      	ble.n	16f08 <_svfprintf_r+0xdb8>
   16f06:	e29c      	b.n	17442 <_svfprintf_r+0x12f2>
   16f08:	3608      	adds	r6, #8
   16f0a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   16f0c:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16f0e:	4293      	cmp	r3, r2
   16f10:	db4c      	blt.n	16fac <_svfprintf_r+0xe5c>
   16f12:	9a08      	ldr	r2, [sp, #32]
   16f14:	07d2      	lsls	r2, r2, #31
   16f16:	d449      	bmi.n	16fac <_svfprintf_r+0xe5c>
   16f18:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16f1a:	9913      	ldr	r1, [sp, #76]	; 0x4c
   16f1c:	1ad3      	subs	r3, r2, r3
   16f1e:	1a52      	subs	r2, r2, r1
   16f20:	4690      	mov	r8, r2
   16f22:	429a      	cmp	r2, r3
   16f24:	dd00      	ble.n	16f28 <_svfprintf_r+0xdd8>
   16f26:	4698      	mov	r8, r3
   16f28:	4642      	mov	r2, r8
   16f2a:	2a00      	cmp	r2, #0
   16f2c:	dd0f      	ble.n	16f4e <_svfprintf_r+0xdfe>
   16f2e:	9913      	ldr	r1, [sp, #76]	; 0x4c
   16f30:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16f32:	468c      	mov	ip, r1
   16f34:	4462      	add	r2, ip
   16f36:	6032      	str	r2, [r6, #0]
   16f38:	4642      	mov	r2, r8
   16f3a:	6072      	str	r2, [r6, #4]
   16f3c:	687a      	ldr	r2, [r7, #4]
   16f3e:	4444      	add	r4, r8
   16f40:	3201      	adds	r2, #1
   16f42:	60bc      	str	r4, [r7, #8]
   16f44:	607a      	str	r2, [r7, #4]
   16f46:	2a07      	cmp	r2, #7
   16f48:	dd00      	ble.n	16f4c <_svfprintf_r+0xdfc>
   16f4a:	e286      	b.n	1745a <_svfprintf_r+0x130a>
   16f4c:	3608      	adds	r6, #8
   16f4e:	4642      	mov	r2, r8
   16f50:	43d5      	mvns	r5, r2
   16f52:	17ed      	asrs	r5, r5, #31
   16f54:	4015      	ands	r5, r2
   16f56:	1b5d      	subs	r5, r3, r5
   16f58:	2d00      	cmp	r5, #0
   16f5a:	dc00      	bgt.n	16f5e <_svfprintf_r+0xe0e>
   16f5c:	e4ee      	b.n	1693c <_svfprintf_r+0x7ec>
   16f5e:	4a28      	ldr	r2, [pc, #160]	; (17000 <_svfprintf_r+0xeb0>)
   16f60:	687b      	ldr	r3, [r7, #4]
   16f62:	4691      	mov	r9, r2
   16f64:	2d10      	cmp	r5, #16
   16f66:	dd95      	ble.n	16e94 <_svfprintf_r+0xd44>
   16f68:	2210      	movs	r2, #16
   16f6a:	0021      	movs	r1, r4
   16f6c:	4690      	mov	r8, r2
   16f6e:	9c09      	ldr	r4, [sp, #36]	; 0x24
   16f70:	0032      	movs	r2, r6
   16f72:	002e      	movs	r6, r5
   16f74:	464d      	mov	r5, r9
   16f76:	e003      	b.n	16f80 <_svfprintf_r+0xe30>
   16f78:	3208      	adds	r2, #8
   16f7a:	3e10      	subs	r6, #16
   16f7c:	2e10      	cmp	r6, #16
   16f7e:	dd85      	ble.n	16e8c <_svfprintf_r+0xd3c>
   16f80:	4640      	mov	r0, r8
   16f82:	3110      	adds	r1, #16
   16f84:	3301      	adds	r3, #1
   16f86:	6015      	str	r5, [r2, #0]
   16f88:	6050      	str	r0, [r2, #4]
   16f8a:	60b9      	str	r1, [r7, #8]
   16f8c:	607b      	str	r3, [r7, #4]
   16f8e:	2b07      	cmp	r3, #7
   16f90:	ddf2      	ble.n	16f78 <_svfprintf_r+0xe28>
   16f92:	003a      	movs	r2, r7
   16f94:	9906      	ldr	r1, [sp, #24]
   16f96:	0020      	movs	r0, r4
   16f98:	f004 fe24 	bl	1bbe4 <__ssprint_r>
   16f9c:	2800      	cmp	r0, #0
   16f9e:	d001      	beq.n	16fa4 <_svfprintf_r+0xe54>
   16fa0:	f7ff f95d 	bl	1625e <_svfprintf_r+0x10e>
   16fa4:	68b9      	ldr	r1, [r7, #8]
   16fa6:	687b      	ldr	r3, [r7, #4]
   16fa8:	aa32      	add	r2, sp, #200	; 0xc8
   16faa:	e7e6      	b.n	16f7a <_svfprintf_r+0xe2a>
   16fac:	9a19      	ldr	r2, [sp, #100]	; 0x64
   16fae:	6032      	str	r2, [r6, #0]
   16fb0:	9a18      	ldr	r2, [sp, #96]	; 0x60
   16fb2:	4694      	mov	ip, r2
   16fb4:	6072      	str	r2, [r6, #4]
   16fb6:	687a      	ldr	r2, [r7, #4]
   16fb8:	4464      	add	r4, ip
   16fba:	3201      	adds	r2, #1
   16fbc:	60bc      	str	r4, [r7, #8]
   16fbe:	607a      	str	r2, [r7, #4]
   16fc0:	2a07      	cmp	r2, #7
   16fc2:	dd00      	ble.n	16fc6 <_svfprintf_r+0xe76>
   16fc4:	e230      	b.n	17428 <_svfprintf_r+0x12d8>
   16fc6:	3608      	adds	r6, #8
   16fc8:	e7a6      	b.n	16f18 <_svfprintf_r+0xdc8>
   16fca:	003a      	movs	r2, r7
   16fcc:	9906      	ldr	r1, [sp, #24]
   16fce:	9809      	ldr	r0, [sp, #36]	; 0x24
   16fd0:	f004 fe08 	bl	1bbe4 <__ssprint_r>
   16fd4:	2800      	cmp	r0, #0
   16fd6:	d001      	beq.n	16fdc <_svfprintf_r+0xe8c>
   16fd8:	f7ff f941 	bl	1625e <_svfprintf_r+0x10e>
   16fdc:	68bc      	ldr	r4, [r7, #8]
   16fde:	687b      	ldr	r3, [r7, #4]
   16fe0:	ae32      	add	r6, sp, #200	; 0xc8
   16fe2:	e513      	b.n	16a0c <_svfprintf_r+0x8bc>
   16fe4:	003a      	movs	r2, r7
   16fe6:	9906      	ldr	r1, [sp, #24]
   16fe8:	9809      	ldr	r0, [sp, #36]	; 0x24
   16fea:	f004 fdfb 	bl	1bbe4 <__ssprint_r>
   16fee:	2800      	cmp	r0, #0
   16ff0:	d001      	beq.n	16ff6 <_svfprintf_r+0xea6>
   16ff2:	f7ff f934 	bl	1625e <_svfprintf_r+0x10e>
   16ff6:	687b      	ldr	r3, [r7, #4]
   16ff8:	68bc      	ldr	r4, [r7, #8]
   16ffa:	4698      	mov	r8, r3
   16ffc:	ae32      	add	r6, sp, #200	; 0xc8
   16ffe:	e513      	b.n	16a28 <_svfprintf_r+0x8d8>
   17000:	0001ddcc 	.word	0x0001ddcc
   17004:	2307      	movs	r3, #7
   17006:	3207      	adds	r2, #7
   17008:	439a      	bics	r2, r3
   1700a:	3301      	adds	r3, #1
   1700c:	469c      	mov	ip, r3
   1700e:	4494      	add	ip, r2
   17010:	4663      	mov	r3, ip
   17012:	930f      	str	r3, [sp, #60]	; 0x3c
   17014:	6853      	ldr	r3, [r2, #4]
   17016:	6812      	ldr	r2, [r2, #0]
   17018:	930d      	str	r3, [sp, #52]	; 0x34
   1701a:	920c      	str	r2, [sp, #48]	; 0x30
   1701c:	2b00      	cmp	r3, #0
   1701e:	db01      	blt.n	17024 <_svfprintf_r+0xed4>
   17020:	f7ff f97a 	bl	16318 <_svfprintf_r+0x1c8>
   17024:	980c      	ldr	r0, [sp, #48]	; 0x30
   17026:	990d      	ldr	r1, [sp, #52]	; 0x34
   17028:	2300      	movs	r3, #0
   1702a:	4242      	negs	r2, r0
   1702c:	418b      	sbcs	r3, r1
   1702e:	0011      	movs	r1, r2
   17030:	001a      	movs	r2, r3
   17032:	232d      	movs	r3, #45	; 0x2d
   17034:	a816      	add	r0, sp, #88	; 0x58
   17036:	77c3      	strb	r3, [r0, #31]
   17038:	0008      	movs	r0, r1
   1703a:	4310      	orrs	r0, r2
   1703c:	910c      	str	r1, [sp, #48]	; 0x30
   1703e:	920d      	str	r2, [sp, #52]	; 0x34
   17040:	4698      	mov	r8, r3
   17042:	0002      	movs	r2, r0
   17044:	3b2c      	subs	r3, #44	; 0x2c
   17046:	f7ff f970 	bl	1632a <_svfprintf_r+0x1da>
   1704a:	003a      	movs	r2, r7
   1704c:	9906      	ldr	r1, [sp, #24]
   1704e:	9809      	ldr	r0, [sp, #36]	; 0x24
   17050:	f004 fdc8 	bl	1bbe4 <__ssprint_r>
   17054:	2800      	cmp	r0, #0
   17056:	d001      	beq.n	1705c <_svfprintf_r+0xf0c>
   17058:	f7ff f901 	bl	1625e <_svfprintf_r+0x10e>
   1705c:	68bc      	ldr	r4, [r7, #8]
   1705e:	ae32      	add	r6, sp, #200	; 0xc8
   17060:	e418      	b.n	16894 <_svfprintf_r+0x744>
   17062:	9916      	ldr	r1, [sp, #88]	; 0x58
   17064:	9d15      	ldr	r5, [sp, #84]	; 0x54
   17066:	000a      	movs	r2, r1
   17068:	0008      	movs	r0, r1
   1706a:	002b      	movs	r3, r5
   1706c:	0029      	movs	r1, r5
   1706e:	f005 f925 	bl	1c2bc <__aeabi_dcmpun>
   17072:	2800      	cmp	r0, #0
   17074:	d000      	beq.n	17078 <_svfprintf_r+0xf28>
   17076:	e2e6      	b.n	17646 <_svfprintf_r+0x14f6>
   17078:	4653      	mov	r3, sl
   1707a:	3301      	adds	r3, #1
   1707c:	d100      	bne.n	17080 <_svfprintf_r+0xf30>
   1707e:	e20d      	b.n	1749c <_svfprintf_r+0x134c>
   17080:	2320      	movs	r3, #32
   17082:	9a12      	ldr	r2, [sp, #72]	; 0x48
   17084:	439a      	bics	r2, r3
   17086:	920e      	str	r2, [sp, #56]	; 0x38
   17088:	2a47      	cmp	r2, #71	; 0x47
   1708a:	d100      	bne.n	1708e <_svfprintf_r+0xf3e>
   1708c:	e11c      	b.n	172c8 <_svfprintf_r+0x1178>
   1708e:	2380      	movs	r3, #128	; 0x80
   17090:	005b      	lsls	r3, r3, #1
   17092:	4323      	orrs	r3, r4
   17094:	9308      	str	r3, [sp, #32]
   17096:	9b15      	ldr	r3, [sp, #84]	; 0x54
   17098:	2b00      	cmp	r3, #0
   1709a:	da00      	bge.n	1709e <_svfprintf_r+0xf4e>
   1709c:	e221      	b.n	174e2 <_svfprintf_r+0x1392>
   1709e:	9a16      	ldr	r2, [sp, #88]	; 0x58
   170a0:	9307      	str	r3, [sp, #28]
   170a2:	2300      	movs	r3, #0
   170a4:	4691      	mov	r9, r2
   170a6:	9310      	str	r3, [sp, #64]	; 0x40
   170a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
   170aa:	2b66      	cmp	r3, #102	; 0x66
   170ac:	d100      	bne.n	170b0 <_svfprintf_r+0xf60>
   170ae:	e1fc      	b.n	174aa <_svfprintf_r+0x135a>
   170b0:	2b46      	cmp	r3, #70	; 0x46
   170b2:	d100      	bne.n	170b6 <_svfprintf_r+0xf66>
   170b4:	e0db      	b.n	1726e <_svfprintf_r+0x111e>
   170b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   170b8:	9809      	ldr	r0, [sp, #36]	; 0x24
   170ba:	3a45      	subs	r2, #69	; 0x45
   170bc:	0013      	movs	r3, r2
   170be:	4259      	negs	r1, r3
   170c0:	4159      	adcs	r1, r3
   170c2:	ab20      	add	r3, sp, #128	; 0x80
   170c4:	000d      	movs	r5, r1
   170c6:	9303      	str	r3, [sp, #12]
   170c8:	ab1f      	add	r3, sp, #124	; 0x7c
   170ca:	9302      	str	r3, [sp, #8]
   170cc:	2302      	movs	r3, #2
   170ce:	aa23      	add	r2, sp, #140	; 0x8c
   170d0:	4455      	add	r5, sl
   170d2:	921b      	str	r2, [sp, #108]	; 0x6c
   170d4:	9204      	str	r2, [sp, #16]
   170d6:	9300      	str	r3, [sp, #0]
   170d8:	9501      	str	r5, [sp, #4]
   170da:	9b07      	ldr	r3, [sp, #28]
   170dc:	464a      	mov	r2, r9
   170de:	f002 f813 	bl	19108 <_dtoa_r>
   170e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
   170e4:	9011      	str	r0, [sp, #68]	; 0x44
   170e6:	2b67      	cmp	r3, #103	; 0x67
   170e8:	d000      	beq.n	170ec <_svfprintf_r+0xf9c>
   170ea:	e239      	b.n	17560 <_svfprintf_r+0x1410>
   170ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
   170ee:	4698      	mov	r8, r3
   170f0:	44a8      	add	r8, r5
   170f2:	07e3      	lsls	r3, r4, #31
   170f4:	d400      	bmi.n	170f8 <_svfprintf_r+0xfa8>
   170f6:	e28b      	b.n	17610 <_svfprintf_r+0x14c0>
   170f8:	2300      	movs	r3, #0
   170fa:	2200      	movs	r2, #0
   170fc:	4648      	mov	r0, r9
   170fe:	9907      	ldr	r1, [sp, #28]
   17100:	f7fe fc6a 	bl	159d8 <__aeabi_dcmpeq>
   17104:	4643      	mov	r3, r8
   17106:	2800      	cmp	r0, #0
   17108:	d10a      	bne.n	17120 <_svfprintf_r+0xfd0>
   1710a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   1710c:	4543      	cmp	r3, r8
   1710e:	d207      	bcs.n	17120 <_svfprintf_r+0xfd0>
   17110:	2130      	movs	r1, #48	; 0x30
   17112:	4640      	mov	r0, r8
   17114:	1c5a      	adds	r2, r3, #1
   17116:	9223      	str	r2, [sp, #140]	; 0x8c
   17118:	7019      	strb	r1, [r3, #0]
   1711a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   1711c:	4298      	cmp	r0, r3
   1711e:	d8f9      	bhi.n	17114 <_svfprintf_r+0xfc4>
   17120:	9a11      	ldr	r2, [sp, #68]	; 0x44
   17122:	1a9b      	subs	r3, r3, r2
   17124:	9314      	str	r3, [sp, #80]	; 0x50
   17126:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   17128:	2b47      	cmp	r3, #71	; 0x47
   1712a:	d100      	bne.n	1712e <_svfprintf_r+0xfde>
   1712c:	e0f6      	b.n	1731c <_svfprintf_r+0x11cc>
   1712e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17130:	2b65      	cmp	r3, #101	; 0x65
   17132:	dc00      	bgt.n	17136 <_svfprintf_r+0xfe6>
   17134:	e226      	b.n	17584 <_svfprintf_r+0x1434>
   17136:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17138:	2b66      	cmp	r3, #102	; 0x66
   1713a:	d100      	bne.n	1713e <_svfprintf_r+0xfee>
   1713c:	e1f4      	b.n	17528 <_svfprintf_r+0x13d8>
   1713e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   17140:	9313      	str	r3, [sp, #76]	; 0x4c
   17142:	9b14      	ldr	r3, [sp, #80]	; 0x50
   17144:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   17146:	0019      	movs	r1, r3
   17148:	4291      	cmp	r1, r2
   1714a:	dd00      	ble.n	1714e <_svfprintf_r+0xffe>
   1714c:	e1d4      	b.n	174f8 <_svfprintf_r+0x13a8>
   1714e:	07e3      	lsls	r3, r4, #31
   17150:	d500      	bpl.n	17154 <_svfprintf_r+0x1004>
   17152:	e249      	b.n	175e8 <_svfprintf_r+0x1498>
   17154:	43d3      	mvns	r3, r2
   17156:	17db      	asrs	r3, r3, #31
   17158:	0011      	movs	r1, r2
   1715a:	401a      	ands	r2, r3
   1715c:	2367      	movs	r3, #103	; 0x67
   1715e:	9207      	str	r2, [sp, #28]
   17160:	910e      	str	r1, [sp, #56]	; 0x38
   17162:	9312      	str	r3, [sp, #72]	; 0x48
   17164:	9b10      	ldr	r3, [sp, #64]	; 0x40
   17166:	2b00      	cmp	r3, #0
   17168:	d000      	beq.n	1716c <_svfprintf_r+0x101c>
   1716a:	e0cf      	b.n	1730c <_svfprintf_r+0x11bc>
   1716c:	ab16      	add	r3, sp, #88	; 0x58
   1716e:	7fdb      	ldrb	r3, [r3, #31]
   17170:	4698      	mov	r8, r3
   17172:	2300      	movs	r3, #0
   17174:	469a      	mov	sl, r3
   17176:	f7ff f903 	bl	16380 <_svfprintf_r+0x230>
   1717a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1717c:	990a      	ldr	r1, [sp, #40]	; 0x28
   1717e:	6813      	ldr	r3, [r2, #0]
   17180:	6019      	str	r1, [r3, #0]
   17182:	0013      	movs	r3, r2
   17184:	3304      	adds	r3, #4
   17186:	930f      	str	r3, [sp, #60]	; 0x3c
   17188:	f7ff f80d 	bl	161a6 <_svfprintf_r+0x56>
   1718c:	003a      	movs	r2, r7
   1718e:	9906      	ldr	r1, [sp, #24]
   17190:	9809      	ldr	r0, [sp, #36]	; 0x24
   17192:	f004 fd27 	bl	1bbe4 <__ssprint_r>
   17196:	2800      	cmp	r0, #0
   17198:	d001      	beq.n	1719e <_svfprintf_r+0x104e>
   1719a:	f7ff f860 	bl	1625e <_svfprintf_r+0x10e>
   1719e:	ae32      	add	r6, sp, #200	; 0xc8
   171a0:	e48e      	b.n	16ac0 <_svfprintf_r+0x970>
   171a2:	4bde      	ldr	r3, [pc, #888]	; (1751c <_svfprintf_r+0x13cc>)
   171a4:	3401      	adds	r4, #1
   171a6:	6033      	str	r3, [r6, #0]
   171a8:	2301      	movs	r3, #1
   171aa:	6073      	str	r3, [r6, #4]
   171ac:	687b      	ldr	r3, [r7, #4]
   171ae:	60bc      	str	r4, [r7, #8]
   171b0:	3301      	adds	r3, #1
   171b2:	607b      	str	r3, [r7, #4]
   171b4:	2b07      	cmp	r3, #7
   171b6:	dc7a      	bgt.n	172ae <_svfprintf_r+0x115e>
   171b8:	3608      	adds	r6, #8
   171ba:	2800      	cmp	r0, #0
   171bc:	d107      	bne.n	171ce <_svfprintf_r+0x107e>
   171be:	9b14      	ldr	r3, [sp, #80]	; 0x50
   171c0:	2b00      	cmp	r3, #0
   171c2:	d104      	bne.n	171ce <_svfprintf_r+0x107e>
   171c4:	9b08      	ldr	r3, [sp, #32]
   171c6:	07db      	lsls	r3, r3, #31
   171c8:	d401      	bmi.n	171ce <_svfprintf_r+0x107e>
   171ca:	f7ff fbb7 	bl	1693c <_svfprintf_r+0x7ec>
   171ce:	9b19      	ldr	r3, [sp, #100]	; 0x64
   171d0:	6033      	str	r3, [r6, #0]
   171d2:	9b18      	ldr	r3, [sp, #96]	; 0x60
   171d4:	1919      	adds	r1, r3, r4
   171d6:	6073      	str	r3, [r6, #4]
   171d8:	687b      	ldr	r3, [r7, #4]
   171da:	60b9      	str	r1, [r7, #8]
   171dc:	3301      	adds	r3, #1
   171de:	607b      	str	r3, [r7, #4]
   171e0:	2b07      	cmp	r3, #7
   171e2:	dd00      	ble.n	171e6 <_svfprintf_r+0x1096>
   171e4:	e1f2      	b.n	175cc <_svfprintf_r+0x147c>
   171e6:	0032      	movs	r2, r6
   171e8:	3208      	adds	r2, #8
   171ea:	2800      	cmp	r0, #0
   171ec:	da00      	bge.n	171f0 <_svfprintf_r+0x10a0>
   171ee:	e1cc      	b.n	1758a <_svfprintf_r+0x143a>
   171f0:	9811      	ldr	r0, [sp, #68]	; 0x44
   171f2:	3301      	adds	r3, #1
   171f4:	6010      	str	r0, [r2, #0]
   171f6:	9814      	ldr	r0, [sp, #80]	; 0x50
   171f8:	607b      	str	r3, [r7, #4]
   171fa:	1844      	adds	r4, r0, r1
   171fc:	6050      	str	r0, [r2, #4]
   171fe:	60bc      	str	r4, [r7, #8]
   17200:	2b07      	cmp	r3, #7
   17202:	dd00      	ble.n	17206 <_svfprintf_r+0x10b6>
   17204:	e437      	b.n	16a76 <_svfprintf_r+0x926>
   17206:	3208      	adds	r2, #8
   17208:	0016      	movs	r6, r2
   1720a:	f7ff fb97 	bl	1693c <_svfprintf_r+0x7ec>
   1720e:	990f      	ldr	r1, [sp, #60]	; 0x3c
   17210:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   17212:	680b      	ldr	r3, [r1, #0]
   17214:	601a      	str	r2, [r3, #0]
   17216:	17d2      	asrs	r2, r2, #31
   17218:	605a      	str	r2, [r3, #4]
   1721a:	000b      	movs	r3, r1
   1721c:	3304      	adds	r3, #4
   1721e:	930f      	str	r3, [sp, #60]	; 0x3c
   17220:	f7fe ffc1 	bl	161a6 <_svfprintf_r+0x56>
   17224:	464b      	mov	r3, r9
   17226:	3101      	adds	r1, #1
   17228:	431c      	orrs	r4, r3
   1722a:	780b      	ldrb	r3, [r1, #0]
   1722c:	f7fe fff4 	bl	16218 <_svfprintf_r+0xc8>
   17230:	4bbb      	ldr	r3, [pc, #748]	; (17520 <_svfprintf_r+0x13d0>)
   17232:	9311      	str	r3, [sp, #68]	; 0x44
   17234:	f7ff f937 	bl	164a6 <_svfprintf_r+0x356>
   17238:	003a      	movs	r2, r7
   1723a:	9906      	ldr	r1, [sp, #24]
   1723c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1723e:	f004 fcd1 	bl	1bbe4 <__ssprint_r>
   17242:	2800      	cmp	r0, #0
   17244:	d001      	beq.n	1724a <_svfprintf_r+0x10fa>
   17246:	f7ff f80a 	bl	1625e <_svfprintf_r+0x10e>
   1724a:	68bc      	ldr	r4, [r7, #8]
   1724c:	ae32      	add	r6, sp, #200	; 0xc8
   1724e:	e5f1      	b.n	16e34 <_svfprintf_r+0xce4>
   17250:	2140      	movs	r1, #64	; 0x40
   17252:	9809      	ldr	r0, [sp, #36]	; 0x24
   17254:	f003 fbf6 	bl	1aa44 <_malloc_r>
   17258:	9b06      	ldr	r3, [sp, #24]
   1725a:	6018      	str	r0, [r3, #0]
   1725c:	6118      	str	r0, [r3, #16]
   1725e:	2800      	cmp	r0, #0
   17260:	d100      	bne.n	17264 <_svfprintf_r+0x1114>
   17262:	e24f      	b.n	17704 <_svfprintf_r+0x15b4>
   17264:	2340      	movs	r3, #64	; 0x40
   17266:	9a06      	ldr	r2, [sp, #24]
   17268:	6153      	str	r3, [r2, #20]
   1726a:	f7fe ff8e 	bl	1618a <_svfprintf_r+0x3a>
   1726e:	ab23      	add	r3, sp, #140	; 0x8c
   17270:	931b      	str	r3, [sp, #108]	; 0x6c
   17272:	9304      	str	r3, [sp, #16]
   17274:	ab20      	add	r3, sp, #128	; 0x80
   17276:	9303      	str	r3, [sp, #12]
   17278:	ab1f      	add	r3, sp, #124	; 0x7c
   1727a:	9302      	str	r3, [sp, #8]
   1727c:	4653      	mov	r3, sl
   1727e:	9301      	str	r3, [sp, #4]
   17280:	2303      	movs	r3, #3
   17282:	464a      	mov	r2, r9
   17284:	9300      	str	r3, [sp, #0]
   17286:	9809      	ldr	r0, [sp, #36]	; 0x24
   17288:	9b07      	ldr	r3, [sp, #28]
   1728a:	f001 ff3d 	bl	19108 <_dtoa_r>
   1728e:	4655      	mov	r5, sl
   17290:	9011      	str	r0, [sp, #68]	; 0x44
   17292:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17294:	4698      	mov	r8, r3
   17296:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17298:	44a8      	add	r8, r5
   1729a:	2b46      	cmp	r3, #70	; 0x46
   1729c:	d000      	beq.n	172a0 <_svfprintf_r+0x1150>
   1729e:	e72b      	b.n	170f8 <_svfprintf_r+0xfa8>
   172a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
   172a2:	781b      	ldrb	r3, [r3, #0]
   172a4:	2b30      	cmp	r3, #48	; 0x30
   172a6:	d016      	beq.n	172d6 <_svfprintf_r+0x1186>
   172a8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   172aa:	4498      	add	r8, r3
   172ac:	e724      	b.n	170f8 <_svfprintf_r+0xfa8>
   172ae:	003a      	movs	r2, r7
   172b0:	9906      	ldr	r1, [sp, #24]
   172b2:	9809      	ldr	r0, [sp, #36]	; 0x24
   172b4:	f004 fc96 	bl	1bbe4 <__ssprint_r>
   172b8:	2800      	cmp	r0, #0
   172ba:	d001      	beq.n	172c0 <_svfprintf_r+0x1170>
   172bc:	f7fe ffcf 	bl	1625e <_svfprintf_r+0x10e>
   172c0:	981f      	ldr	r0, [sp, #124]	; 0x7c
   172c2:	68bc      	ldr	r4, [r7, #8]
   172c4:	ae32      	add	r6, sp, #200	; 0xc8
   172c6:	e778      	b.n	171ba <_svfprintf_r+0x106a>
   172c8:	4653      	mov	r3, sl
   172ca:	2b00      	cmp	r3, #0
   172cc:	d000      	beq.n	172d0 <_svfprintf_r+0x1180>
   172ce:	e6de      	b.n	1708e <_svfprintf_r+0xf3e>
   172d0:	3301      	adds	r3, #1
   172d2:	469a      	mov	sl, r3
   172d4:	e6db      	b.n	1708e <_svfprintf_r+0xf3e>
   172d6:	2200      	movs	r2, #0
   172d8:	2300      	movs	r3, #0
   172da:	4648      	mov	r0, r9
   172dc:	9907      	ldr	r1, [sp, #28]
   172de:	f7fe fb7b 	bl	159d8 <__aeabi_dcmpeq>
   172e2:	2800      	cmp	r0, #0
   172e4:	d1e0      	bne.n	172a8 <_svfprintf_r+0x1158>
   172e6:	2301      	movs	r3, #1
   172e8:	1b5b      	subs	r3, r3, r5
   172ea:	931f      	str	r3, [sp, #124]	; 0x7c
   172ec:	4498      	add	r8, r3
   172ee:	e703      	b.n	170f8 <_svfprintf_r+0xfa8>
   172f0:	9a11      	ldr	r2, [sp, #68]	; 0x44
   172f2:	ab32      	add	r3, sp, #200	; 0xc8
   172f4:	1a9b      	subs	r3, r3, r2
   172f6:	930e      	str	r3, [sp, #56]	; 0x38
   172f8:	f7ff f83a 	bl	16370 <_svfprintf_r+0x220>
   172fc:	9811      	ldr	r0, [sp, #68]	; 0x44
   172fe:	f7fe fef5 	bl	160ec <strlen>
   17302:	0002      	movs	r2, r0
   17304:	900e      	str	r0, [sp, #56]	; 0x38
   17306:	0003      	movs	r3, r0
   17308:	f7ff f9cd 	bl	166a6 <_svfprintf_r+0x556>
   1730c:	232d      	movs	r3, #45	; 0x2d
   1730e:	aa16      	add	r2, sp, #88	; 0x58
   17310:	77d3      	strb	r3, [r2, #31]
   17312:	4698      	mov	r8, r3
   17314:	2300      	movs	r3, #0
   17316:	469a      	mov	sl, r3
   17318:	f7ff f835 	bl	16386 <_svfprintf_r+0x236>
   1731c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1731e:	9313      	str	r3, [sp, #76]	; 0x4c
   17320:	1cda      	adds	r2, r3, #3
   17322:	db02      	blt.n	1732a <_svfprintf_r+0x11da>
   17324:	459a      	cmp	sl, r3
   17326:	db00      	blt.n	1732a <_svfprintf_r+0x11da>
   17328:	e70b      	b.n	17142 <_svfprintf_r+0xff2>
   1732a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1732c:	3b02      	subs	r3, #2
   1732e:	9312      	str	r3, [sp, #72]	; 0x48
   17330:	222c      	movs	r2, #44	; 0x2c
   17332:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   17334:	2148      	movs	r1, #72	; 0x48
   17336:	1e5d      	subs	r5, r3, #1
   17338:	ab16      	add	r3, sp, #88	; 0x58
   1733a:	189b      	adds	r3, r3, r2
   1733c:	466a      	mov	r2, sp
   1733e:	1852      	adds	r2, r2, r1
   17340:	7812      	ldrb	r2, [r2, #0]
   17342:	951f      	str	r5, [sp, #124]	; 0x7c
   17344:	701a      	strb	r2, [r3, #0]
   17346:	2d00      	cmp	r5, #0
   17348:	da00      	bge.n	1734c <_svfprintf_r+0x11fc>
   1734a:	e1a4      	b.n	17696 <_svfprintf_r+0x1546>
   1734c:	212d      	movs	r1, #45	; 0x2d
   1734e:	232b      	movs	r3, #43	; 0x2b
   17350:	aa16      	add	r2, sp, #88	; 0x58
   17352:	1852      	adds	r2, r2, r1
   17354:	7013      	strb	r3, [r2, #0]
   17356:	2d09      	cmp	r5, #9
   17358:	dc00      	bgt.n	1735c <_svfprintf_r+0x120c>
   1735a:	e14c      	b.n	175f6 <_svfprintf_r+0x14a6>
   1735c:	aa16      	add	r2, sp, #88	; 0x58
   1735e:	233b      	movs	r3, #59	; 0x3b
   17360:	4694      	mov	ip, r2
   17362:	4463      	add	r3, ip
   17364:	469a      	mov	sl, r3
   17366:	46b1      	mov	r9, r6
   17368:	46a0      	mov	r8, r4
   1736a:	4656      	mov	r6, sl
   1736c:	e000      	b.n	17370 <_svfprintf_r+0x1220>
   1736e:	0026      	movs	r6, r4
   17370:	0028      	movs	r0, r5
   17372:	210a      	movs	r1, #10
   17374:	f7fb fcfe 	bl	12d74 <__aeabi_idivmod>
   17378:	1e74      	subs	r4, r6, #1
   1737a:	3130      	adds	r1, #48	; 0x30
   1737c:	7021      	strb	r1, [r4, #0]
   1737e:	0028      	movs	r0, r5
   17380:	210a      	movs	r1, #10
   17382:	f7fb fc11 	bl	12ba8 <__divsi3>
   17386:	0005      	movs	r5, r0
   17388:	2809      	cmp	r0, #9
   1738a:	dcf0      	bgt.n	1736e <_svfprintf_r+0x121e>
   1738c:	0023      	movs	r3, r4
   1738e:	4644      	mov	r4, r8
   17390:	46b0      	mov	r8, r6
   17392:	464e      	mov	r6, r9
   17394:	4699      	mov	r9, r3
   17396:	0003      	movs	r3, r0
   17398:	3330      	adds	r3, #48	; 0x30
   1739a:	b2d8      	uxtb	r0, r3
   1739c:	4643      	mov	r3, r8
   1739e:	3b02      	subs	r3, #2
   173a0:	7018      	strb	r0, [r3, #0]
   173a2:	459a      	cmp	sl, r3
   173a4:	d800      	bhi.n	173a8 <_svfprintf_r+0x1258>
   173a6:	e1b4      	b.n	17712 <_svfprintf_r+0x15c2>
   173a8:	4642      	mov	r2, r8
   173aa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   173ac:	4645      	mov	r5, r8
   173ae:	1a99      	subs	r1, r3, r2
   173b0:	2301      	movs	r3, #1
   173b2:	3107      	adds	r1, #7
   173b4:	425b      	negs	r3, r3
   173b6:	e001      	b.n	173bc <_svfprintf_r+0x126c>
   173b8:	5ce8      	ldrb	r0, [r5, r3]
   173ba:	3301      	adds	r3, #1
   173bc:	aa21      	add	r2, sp, #132	; 0x84
   173be:	18d2      	adds	r2, r2, r3
   173c0:	70d0      	strb	r0, [r2, #3]
   173c2:	428b      	cmp	r3, r1
   173c4:	d1f8      	bne.n	173b8 <_svfprintf_r+0x1268>
   173c6:	a916      	add	r1, sp, #88	; 0x58
   173c8:	468c      	mov	ip, r1
   173ca:	222e      	movs	r2, #46	; 0x2e
   173cc:	464b      	mov	r3, r9
   173ce:	4462      	add	r2, ip
   173d0:	4694      	mov	ip, r2
   173d2:	1afb      	subs	r3, r7, r3
   173d4:	4463      	add	r3, ip
   173d6:	aa21      	add	r2, sp, #132	; 0x84
   173d8:	9914      	ldr	r1, [sp, #80]	; 0x50
   173da:	1a9b      	subs	r3, r3, r2
   173dc:	469c      	mov	ip, r3
   173de:	000a      	movs	r2, r1
   173e0:	4462      	add	r2, ip
   173e2:	931a      	str	r3, [sp, #104]	; 0x68
   173e4:	920e      	str	r2, [sp, #56]	; 0x38
   173e6:	2901      	cmp	r1, #1
   173e8:	dc00      	bgt.n	173ec <_svfprintf_r+0x129c>
   173ea:	e145      	b.n	17678 <_svfprintf_r+0x1528>
   173ec:	9a18      	ldr	r2, [sp, #96]	; 0x60
   173ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   173f0:	4694      	mov	ip, r2
   173f2:	4463      	add	r3, ip
   173f4:	001a      	movs	r2, r3
   173f6:	930e      	str	r3, [sp, #56]	; 0x38
   173f8:	43db      	mvns	r3, r3
   173fa:	17db      	asrs	r3, r3, #31
   173fc:	401a      	ands	r2, r3
   173fe:	2300      	movs	r3, #0
   17400:	9207      	str	r2, [sp, #28]
   17402:	9313      	str	r3, [sp, #76]	; 0x4c
   17404:	e6ae      	b.n	17164 <_svfprintf_r+0x1014>
   17406:	2301      	movs	r3, #1
   17408:	425b      	negs	r3, r3
   1740a:	930a      	str	r3, [sp, #40]	; 0x28
   1740c:	f7fe ff2d 	bl	1626a <_svfprintf_r+0x11a>
   17410:	003a      	movs	r2, r7
   17412:	9906      	ldr	r1, [sp, #24]
   17414:	9809      	ldr	r0, [sp, #36]	; 0x24
   17416:	f004 fbe5 	bl	1bbe4 <__ssprint_r>
   1741a:	2800      	cmp	r0, #0
   1741c:	d001      	beq.n	17422 <_svfprintf_r+0x12d2>
   1741e:	f7fe ff1e 	bl	1625e <_svfprintf_r+0x10e>
   17422:	68bc      	ldr	r4, [r7, #8]
   17424:	ae32      	add	r6, sp, #200	; 0xc8
   17426:	e43c      	b.n	16ca2 <_svfprintf_r+0xb52>
   17428:	003a      	movs	r2, r7
   1742a:	9906      	ldr	r1, [sp, #24]
   1742c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1742e:	f004 fbd9 	bl	1bbe4 <__ssprint_r>
   17432:	2800      	cmp	r0, #0
   17434:	d001      	beq.n	1743a <_svfprintf_r+0x12ea>
   17436:	f7fe ff12 	bl	1625e <_svfprintf_r+0x10e>
   1743a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1743c:	68bc      	ldr	r4, [r7, #8]
   1743e:	ae32      	add	r6, sp, #200	; 0xc8
   17440:	e56a      	b.n	16f18 <_svfprintf_r+0xdc8>
   17442:	003a      	movs	r2, r7
   17444:	9906      	ldr	r1, [sp, #24]
   17446:	9809      	ldr	r0, [sp, #36]	; 0x24
   17448:	f004 fbcc 	bl	1bbe4 <__ssprint_r>
   1744c:	2800      	cmp	r0, #0
   1744e:	d001      	beq.n	17454 <_svfprintf_r+0x1304>
   17450:	f7fe ff05 	bl	1625e <_svfprintf_r+0x10e>
   17454:	68bc      	ldr	r4, [r7, #8]
   17456:	ae32      	add	r6, sp, #200	; 0xc8
   17458:	e557      	b.n	16f0a <_svfprintf_r+0xdba>
   1745a:	003a      	movs	r2, r7
   1745c:	9906      	ldr	r1, [sp, #24]
   1745e:	9809      	ldr	r0, [sp, #36]	; 0x24
   17460:	f004 fbc0 	bl	1bbe4 <__ssprint_r>
   17464:	2800      	cmp	r0, #0
   17466:	d001      	beq.n	1746c <_svfprintf_r+0x131c>
   17468:	f7fe fef9 	bl	1625e <_svfprintf_r+0x10e>
   1746c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1746e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   17470:	68bc      	ldr	r4, [r7, #8]
   17472:	1a9b      	subs	r3, r3, r2
   17474:	ae32      	add	r6, sp, #200	; 0xc8
   17476:	e56a      	b.n	16f4e <_svfprintf_r+0xdfe>
   17478:	4653      	mov	r3, sl
   1747a:	9307      	str	r3, [sp, #28]
   1747c:	2b06      	cmp	r3, #6
   1747e:	d901      	bls.n	17484 <_svfprintf_r+0x1334>
   17480:	2306      	movs	r3, #6
   17482:	9307      	str	r3, [sp, #28]
   17484:	9b07      	ldr	r3, [sp, #28]
   17486:	950f      	str	r5, [sp, #60]	; 0x3c
   17488:	930e      	str	r3, [sp, #56]	; 0x38
   1748a:	2300      	movs	r3, #0
   1748c:	4698      	mov	r8, r3
   1748e:	469a      	mov	sl, r3
   17490:	9313      	str	r3, [sp, #76]	; 0x4c
   17492:	4b24      	ldr	r3, [pc, #144]	; (17524 <_svfprintf_r+0x13d4>)
   17494:	9408      	str	r4, [sp, #32]
   17496:	9311      	str	r3, [sp, #68]	; 0x44
   17498:	f7fe ff78 	bl	1638c <_svfprintf_r+0x23c>
   1749c:	2320      	movs	r3, #32
   1749e:	9a12      	ldr	r2, [sp, #72]	; 0x48
   174a0:	439a      	bics	r2, r3
   174a2:	3b1a      	subs	r3, #26
   174a4:	920e      	str	r2, [sp, #56]	; 0x38
   174a6:	469a      	mov	sl, r3
   174a8:	e5f1      	b.n	1708e <_svfprintf_r+0xf3e>
   174aa:	ab23      	add	r3, sp, #140	; 0x8c
   174ac:	931b      	str	r3, [sp, #108]	; 0x6c
   174ae:	9304      	str	r3, [sp, #16]
   174b0:	ab20      	add	r3, sp, #128	; 0x80
   174b2:	9303      	str	r3, [sp, #12]
   174b4:	ab1f      	add	r3, sp, #124	; 0x7c
   174b6:	9302      	str	r3, [sp, #8]
   174b8:	4653      	mov	r3, sl
   174ba:	9301      	str	r3, [sp, #4]
   174bc:	2303      	movs	r3, #3
   174be:	464a      	mov	r2, r9
   174c0:	9300      	str	r3, [sp, #0]
   174c2:	9809      	ldr	r0, [sp, #36]	; 0x24
   174c4:	9b07      	ldr	r3, [sp, #28]
   174c6:	f001 fe1f 	bl	19108 <_dtoa_r>
   174ca:	0003      	movs	r3, r0
   174cc:	4453      	add	r3, sl
   174ce:	9011      	str	r0, [sp, #68]	; 0x44
   174d0:	4698      	mov	r8, r3
   174d2:	4655      	mov	r5, sl
   174d4:	e6e4      	b.n	172a0 <_svfprintf_r+0x1150>
   174d6:	232d      	movs	r3, #45	; 0x2d
   174d8:	aa16      	add	r2, sp, #88	; 0x58
   174da:	77d3      	strb	r3, [r2, #31]
   174dc:	4698      	mov	r8, r3
   174de:	f7fe ffdb 	bl	16498 <_svfprintf_r+0x348>
   174e2:	2280      	movs	r2, #128	; 0x80
   174e4:	0612      	lsls	r2, r2, #24
   174e6:	4694      	mov	ip, r2
   174e8:	9b16      	ldr	r3, [sp, #88]	; 0x58
   174ea:	4699      	mov	r9, r3
   174ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
   174ee:	4463      	add	r3, ip
   174f0:	9307      	str	r3, [sp, #28]
   174f2:	232d      	movs	r3, #45	; 0x2d
   174f4:	9310      	str	r3, [sp, #64]	; 0x40
   174f6:	e5d7      	b.n	170a8 <_svfprintf_r+0xf58>
   174f8:	9a18      	ldr	r2, [sp, #96]	; 0x60
   174fa:	9b14      	ldr	r3, [sp, #80]	; 0x50
   174fc:	4694      	mov	ip, r2
   174fe:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   17500:	4463      	add	r3, ip
   17502:	930e      	str	r3, [sp, #56]	; 0x38
   17504:	2a00      	cmp	r2, #0
   17506:	dc00      	bgt.n	1750a <_svfprintf_r+0x13ba>
   17508:	e0ce      	b.n	176a8 <_svfprintf_r+0x1558>
   1750a:	001a      	movs	r2, r3
   1750c:	43db      	mvns	r3, r3
   1750e:	17db      	asrs	r3, r3, #31
   17510:	401a      	ands	r2, r3
   17512:	2367      	movs	r3, #103	; 0x67
   17514:	9207      	str	r2, [sp, #28]
   17516:	9312      	str	r3, [sp, #72]	; 0x48
   17518:	e624      	b.n	17164 <_svfprintf_r+0x1014>
   1751a:	46c0      	nop			; (mov r8, r8)
   1751c:	0001d368 	.word	0x0001d368
   17520:	0001dd80 	.word	0x0001dd80
   17524:	0001ddb4 	.word	0x0001ddb4
   17528:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1752a:	9313      	str	r3, [sp, #76]	; 0x4c
   1752c:	2b00      	cmp	r3, #0
   1752e:	dc00      	bgt.n	17532 <_svfprintf_r+0x13e2>
   17530:	e0d5      	b.n	176de <_svfprintf_r+0x158e>
   17532:	4652      	mov	r2, sl
   17534:	2a00      	cmp	r2, #0
   17536:	d000      	beq.n	1753a <_svfprintf_r+0x13ea>
   17538:	e092      	b.n	17660 <_svfprintf_r+0x1510>
   1753a:	07e2      	lsls	r2, r4, #31
   1753c:	d500      	bpl.n	17540 <_svfprintf_r+0x13f0>
   1753e:	e08f      	b.n	17660 <_svfprintf_r+0x1510>
   17540:	9307      	str	r3, [sp, #28]
   17542:	930e      	str	r3, [sp, #56]	; 0x38
   17544:	e60e      	b.n	17164 <_svfprintf_r+0x1014>
   17546:	ab16      	add	r3, sp, #88	; 0x58
   17548:	7fdb      	ldrb	r3, [r3, #31]
   1754a:	950f      	str	r5, [sp, #60]	; 0x3c
   1754c:	4698      	mov	r8, r3
   1754e:	4653      	mov	r3, sl
   17550:	9307      	str	r3, [sp, #28]
   17552:	930e      	str	r3, [sp, #56]	; 0x38
   17554:	2300      	movs	r3, #0
   17556:	9408      	str	r4, [sp, #32]
   17558:	469a      	mov	sl, r3
   1755a:	9313      	str	r3, [sp, #76]	; 0x4c
   1755c:	f7fe ff10 	bl	16380 <_svfprintf_r+0x230>
   17560:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17562:	4698      	mov	r8, r3
   17564:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17566:	44a8      	add	r8, r5
   17568:	2b47      	cmp	r3, #71	; 0x47
   1756a:	d000      	beq.n	1756e <_svfprintf_r+0x141e>
   1756c:	e5c4      	b.n	170f8 <_svfprintf_r+0xfa8>
   1756e:	07e3      	lsls	r3, r4, #31
   17570:	d500      	bpl.n	17574 <_svfprintf_r+0x1424>
   17572:	e68e      	b.n	17292 <_svfprintf_r+0x1142>
   17574:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   17576:	9a11      	ldr	r2, [sp, #68]	; 0x44
   17578:	1a9b      	subs	r3, r3, r2
   1757a:	9314      	str	r3, [sp, #80]	; 0x50
   1757c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1757e:	2b47      	cmp	r3, #71	; 0x47
   17580:	d100      	bne.n	17584 <_svfprintf_r+0x1434>
   17582:	e6cb      	b.n	1731c <_svfprintf_r+0x11cc>
   17584:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   17586:	9313      	str	r3, [sp, #76]	; 0x4c
   17588:	e6d2      	b.n	17330 <_svfprintf_r+0x11e0>
   1758a:	4244      	negs	r4, r0
   1758c:	3010      	adds	r0, #16
   1758e:	db00      	blt.n	17592 <_svfprintf_r+0x1442>
   17590:	e0d0      	b.n	17734 <_svfprintf_r+0x15e4>
   17592:	486e      	ldr	r0, [pc, #440]	; (1774c <_svfprintf_r+0x15fc>)
   17594:	2610      	movs	r6, #16
   17596:	0005      	movs	r5, r0
   17598:	e003      	b.n	175a2 <_svfprintf_r+0x1452>
   1759a:	3208      	adds	r2, #8
   1759c:	3c10      	subs	r4, #16
   1759e:	2c10      	cmp	r4, #16
   175a0:	dd38      	ble.n	17614 <_svfprintf_r+0x14c4>
   175a2:	3110      	adds	r1, #16
   175a4:	3301      	adds	r3, #1
   175a6:	6015      	str	r5, [r2, #0]
   175a8:	6056      	str	r6, [r2, #4]
   175aa:	60b9      	str	r1, [r7, #8]
   175ac:	607b      	str	r3, [r7, #4]
   175ae:	2b07      	cmp	r3, #7
   175b0:	ddf3      	ble.n	1759a <_svfprintf_r+0x144a>
   175b2:	003a      	movs	r2, r7
   175b4:	9906      	ldr	r1, [sp, #24]
   175b6:	9809      	ldr	r0, [sp, #36]	; 0x24
   175b8:	f004 fb14 	bl	1bbe4 <__ssprint_r>
   175bc:	2800      	cmp	r0, #0
   175be:	d001      	beq.n	175c4 <_svfprintf_r+0x1474>
   175c0:	f7fe fe4d 	bl	1625e <_svfprintf_r+0x10e>
   175c4:	68b9      	ldr	r1, [r7, #8]
   175c6:	687b      	ldr	r3, [r7, #4]
   175c8:	aa32      	add	r2, sp, #200	; 0xc8
   175ca:	e7e7      	b.n	1759c <_svfprintf_r+0x144c>
   175cc:	003a      	movs	r2, r7
   175ce:	9906      	ldr	r1, [sp, #24]
   175d0:	9809      	ldr	r0, [sp, #36]	; 0x24
   175d2:	f004 fb07 	bl	1bbe4 <__ssprint_r>
   175d6:	2800      	cmp	r0, #0
   175d8:	d001      	beq.n	175de <_svfprintf_r+0x148e>
   175da:	f7fe fe40 	bl	1625e <_svfprintf_r+0x10e>
   175de:	981f      	ldr	r0, [sp, #124]	; 0x7c
   175e0:	68b9      	ldr	r1, [r7, #8]
   175e2:	687b      	ldr	r3, [r7, #4]
   175e4:	aa32      	add	r2, sp, #200	; 0xc8
   175e6:	e600      	b.n	171ea <_svfprintf_r+0x109a>
   175e8:	9a18      	ldr	r2, [sp, #96]	; 0x60
   175ea:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   175ec:	4694      	mov	ip, r2
   175ee:	4463      	add	r3, ip
   175f0:	001a      	movs	r2, r3
   175f2:	930e      	str	r3, [sp, #56]	; 0x38
   175f4:	e78a      	b.n	1750c <_svfprintf_r+0x13bc>
   175f6:	212e      	movs	r1, #46	; 0x2e
   175f8:	2330      	movs	r3, #48	; 0x30
   175fa:	aa16      	add	r2, sp, #88	; 0x58
   175fc:	1852      	adds	r2, r2, r1
   175fe:	7013      	strb	r3, [r2, #0]
   17600:	002b      	movs	r3, r5
   17602:	aa16      	add	r2, sp, #88	; 0x58
   17604:	3101      	adds	r1, #1
   17606:	3330      	adds	r3, #48	; 0x30
   17608:	1852      	adds	r2, r2, r1
   1760a:	7013      	strb	r3, [r2, #0]
   1760c:	ab22      	add	r3, sp, #136	; 0x88
   1760e:	e6e2      	b.n	173d6 <_svfprintf_r+0x1286>
   17610:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   17612:	e585      	b.n	17120 <_svfprintf_r+0xfd0>
   17614:	46a9      	mov	r9, r5
   17616:	4648      	mov	r0, r9
   17618:	1909      	adds	r1, r1, r4
   1761a:	3301      	adds	r3, #1
   1761c:	6010      	str	r0, [r2, #0]
   1761e:	6054      	str	r4, [r2, #4]
   17620:	60b9      	str	r1, [r7, #8]
   17622:	3208      	adds	r2, #8
   17624:	607b      	str	r3, [r7, #4]
   17626:	2b07      	cmp	r3, #7
   17628:	dc00      	bgt.n	1762c <_svfprintf_r+0x14dc>
   1762a:	e5e1      	b.n	171f0 <_svfprintf_r+0x10a0>
   1762c:	003a      	movs	r2, r7
   1762e:	9906      	ldr	r1, [sp, #24]
   17630:	9809      	ldr	r0, [sp, #36]	; 0x24
   17632:	f004 fad7 	bl	1bbe4 <__ssprint_r>
   17636:	2800      	cmp	r0, #0
   17638:	d001      	beq.n	1763e <_svfprintf_r+0x14ee>
   1763a:	f7fe fe10 	bl	1625e <_svfprintf_r+0x10e>
   1763e:	68b9      	ldr	r1, [r7, #8]
   17640:	687b      	ldr	r3, [r7, #4]
   17642:	aa32      	add	r2, sp, #200	; 0xc8
   17644:	e5d4      	b.n	171f0 <_svfprintf_r+0x10a0>
   17646:	9b15      	ldr	r3, [sp, #84]	; 0x54
   17648:	2b00      	cmp	r3, #0
   1764a:	db38      	blt.n	176be <_svfprintf_r+0x156e>
   1764c:	ab16      	add	r3, sp, #88	; 0x58
   1764e:	7fdb      	ldrb	r3, [r3, #31]
   17650:	4698      	mov	r8, r3
   17652:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17654:	2b47      	cmp	r3, #71	; 0x47
   17656:	dc2e      	bgt.n	176b6 <_svfprintf_r+0x1566>
   17658:	4b3d      	ldr	r3, [pc, #244]	; (17750 <_svfprintf_r+0x1600>)
   1765a:	9311      	str	r3, [sp, #68]	; 0x44
   1765c:	f7fe ff23 	bl	164a6 <_svfprintf_r+0x356>
   17660:	9a18      	ldr	r2, [sp, #96]	; 0x60
   17662:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   17664:	4694      	mov	ip, r2
   17666:	4463      	add	r3, ip
   17668:	4453      	add	r3, sl
   1766a:	001a      	movs	r2, r3
   1766c:	930e      	str	r3, [sp, #56]	; 0x38
   1766e:	43db      	mvns	r3, r3
   17670:	17db      	asrs	r3, r3, #31
   17672:	401a      	ands	r2, r3
   17674:	9207      	str	r2, [sp, #28]
   17676:	e575      	b.n	17164 <_svfprintf_r+0x1014>
   17678:	2301      	movs	r3, #1
   1767a:	4023      	ands	r3, r4
   1767c:	9313      	str	r3, [sp, #76]	; 0x4c
   1767e:	d000      	beq.n	17682 <_svfprintf_r+0x1532>
   17680:	e6b4      	b.n	173ec <_svfprintf_r+0x129c>
   17682:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   17684:	43d3      	mvns	r3, r2
   17686:	17db      	asrs	r3, r3, #31
   17688:	401a      	ands	r2, r3
   1768a:	9207      	str	r2, [sp, #28]
   1768c:	e56a      	b.n	17164 <_svfprintf_r+0x1014>
   1768e:	4a2f      	ldr	r2, [pc, #188]	; (1774c <_svfprintf_r+0x15fc>)
   17690:	687b      	ldr	r3, [r7, #4]
   17692:	4691      	mov	r9, r2
   17694:	e42d      	b.n	16ef2 <_svfprintf_r+0xda2>
   17696:	2301      	movs	r3, #1
   17698:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   1769a:	391b      	subs	r1, #27
   1769c:	1a9d      	subs	r5, r3, r2
   1769e:	aa16      	add	r2, sp, #88	; 0x58
   176a0:	332c      	adds	r3, #44	; 0x2c
   176a2:	1852      	adds	r2, r2, r1
   176a4:	7013      	strb	r3, [r2, #0]
   176a6:	e656      	b.n	17356 <_svfprintf_r+0x1206>
   176a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   176aa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   176ac:	1a98      	subs	r0, r3, r2
   176ae:	1c43      	adds	r3, r0, #1
   176b0:	001a      	movs	r2, r3
   176b2:	930e      	str	r3, [sp, #56]	; 0x38
   176b4:	e72a      	b.n	1750c <_svfprintf_r+0x13bc>
   176b6:	4b27      	ldr	r3, [pc, #156]	; (17754 <_svfprintf_r+0x1604>)
   176b8:	9311      	str	r3, [sp, #68]	; 0x44
   176ba:	f7fe fef4 	bl	164a6 <_svfprintf_r+0x356>
   176be:	232d      	movs	r3, #45	; 0x2d
   176c0:	aa16      	add	r2, sp, #88	; 0x58
   176c2:	77d3      	strb	r3, [r2, #31]
   176c4:	4698      	mov	r8, r3
   176c6:	e7c4      	b.n	17652 <_svfprintf_r+0x1502>
   176c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   176ca:	1d1a      	adds	r2, r3, #4
   176cc:	681b      	ldr	r3, [r3, #0]
   176ce:	469a      	mov	sl, r3
   176d0:	2b00      	cmp	r3, #0
   176d2:	db36      	blt.n	17742 <_svfprintf_r+0x15f2>
   176d4:	784b      	ldrb	r3, [r1, #1]
   176d6:	920f      	str	r2, [sp, #60]	; 0x3c
   176d8:	4659      	mov	r1, fp
   176da:	f7fe fd9d 	bl	16218 <_svfprintf_r+0xc8>
   176de:	4653      	mov	r3, sl
   176e0:	2b00      	cmp	r3, #0
   176e2:	d101      	bne.n	176e8 <_svfprintf_r+0x1598>
   176e4:	07e3      	lsls	r3, r4, #31
   176e6:	d503      	bpl.n	176f0 <_svfprintf_r+0x15a0>
   176e8:	9b18      	ldr	r3, [sp, #96]	; 0x60
   176ea:	1c58      	adds	r0, r3, #1
   176ec:	0003      	movs	r3, r0
   176ee:	e7bb      	b.n	17668 <_svfprintf_r+0x1518>
   176f0:	2301      	movs	r3, #1
   176f2:	e725      	b.n	17540 <_svfprintf_r+0x13f0>
   176f4:	ab16      	add	r3, sp, #88	; 0x58
   176f6:	77d8      	strb	r0, [r3, #31]
   176f8:	f7fe ff6c 	bl	165d4 <_svfprintf_r+0x484>
   176fc:	ab16      	add	r3, sp, #88	; 0x58
   176fe:	77d8      	strb	r0, [r3, #31]
   17700:	f7ff f814 	bl	1672c <_svfprintf_r+0x5dc>
   17704:	230c      	movs	r3, #12
   17706:	9a09      	ldr	r2, [sp, #36]	; 0x24
   17708:	6013      	str	r3, [r2, #0]
   1770a:	3b0d      	subs	r3, #13
   1770c:	930a      	str	r3, [sp, #40]	; 0x28
   1770e:	f7fe fdac 	bl	1626a <_svfprintf_r+0x11a>
   17712:	aa16      	add	r2, sp, #88	; 0x58
   17714:	232e      	movs	r3, #46	; 0x2e
   17716:	4694      	mov	ip, r2
   17718:	4463      	add	r3, ip
   1771a:	e65c      	b.n	173d6 <_svfprintf_r+0x1286>
   1771c:	ab16      	add	r3, sp, #88	; 0x58
   1771e:	77d8      	strb	r0, [r3, #31]
   17720:	f7fe fe85 	bl	1642e <_svfprintf_r+0x2de>
   17724:	ab16      	add	r3, sp, #88	; 0x58
   17726:	77d8      	strb	r0, [r3, #31]
   17728:	f7fe fddd 	bl	162e6 <_svfprintf_r+0x196>
   1772c:	ab16      	add	r3, sp, #88	; 0x58
   1772e:	77d8      	strb	r0, [r3, #31]
   17730:	f7ff f87d 	bl	1682e <_svfprintf_r+0x6de>
   17734:	4805      	ldr	r0, [pc, #20]	; (1774c <_svfprintf_r+0x15fc>)
   17736:	4681      	mov	r9, r0
   17738:	e76d      	b.n	17616 <_svfprintf_r+0x14c6>
   1773a:	ab16      	add	r3, sp, #88	; 0x58
   1773c:	77d8      	strb	r0, [r3, #31]
   1773e:	f7fe ff79 	bl	16634 <_svfprintf_r+0x4e4>
   17742:	2301      	movs	r3, #1
   17744:	425b      	negs	r3, r3
   17746:	469a      	mov	sl, r3
   17748:	e7c4      	b.n	176d4 <_svfprintf_r+0x1584>
   1774a:	46c0      	nop			; (mov r8, r8)
   1774c:	0001ddcc 	.word	0x0001ddcc
   17750:	0001dd84 	.word	0x0001dd84
   17754:	0001dd88 	.word	0x0001dd88

00017758 <_vfprintf_r>:
   17758:	b5f0      	push	{r4, r5, r6, r7, lr}
   1775a:	46de      	mov	lr, fp
   1775c:	464e      	mov	r6, r9
   1775e:	4645      	mov	r5, r8
   17760:	4657      	mov	r7, sl
   17762:	b5e0      	push	{r5, r6, r7, lr}
   17764:	b0c3      	sub	sp, #268	; 0x10c
   17766:	4689      	mov	r9, r1
   17768:	0014      	movs	r4, r2
   1776a:	001d      	movs	r5, r3
   1776c:	930f      	str	r3, [sp, #60]	; 0x3c
   1776e:	0006      	movs	r6, r0
   17770:	9006      	str	r0, [sp, #24]
   17772:	f003 f8cf 	bl	1a914 <_localeconv_r>
   17776:	6803      	ldr	r3, [r0, #0]
   17778:	0018      	movs	r0, r3
   1777a:	9318      	str	r3, [sp, #96]	; 0x60
   1777c:	f7fe fcb6 	bl	160ec <strlen>
   17780:	9017      	str	r0, [sp, #92]	; 0x5c
   17782:	2e00      	cmp	r6, #0
   17784:	d004      	beq.n	17790 <_vfprintf_r+0x38>
   17786:	6bb3      	ldr	r3, [r6, #56]	; 0x38
   17788:	9307      	str	r3, [sp, #28]
   1778a:	2b00      	cmp	r3, #0
   1778c:	d100      	bne.n	17790 <_vfprintf_r+0x38>
   1778e:	e0a7      	b.n	178e0 <_vfprintf_r+0x188>
   17790:	464b      	mov	r3, r9
   17792:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   17794:	07db      	lsls	r3, r3, #31
   17796:	d478      	bmi.n	1788a <_vfprintf_r+0x132>
   17798:	464b      	mov	r3, r9
   1779a:	210c      	movs	r1, #12
   1779c:	5e59      	ldrsh	r1, [r3, r1]
   1779e:	b28b      	uxth	r3, r1
   177a0:	059a      	lsls	r2, r3, #22
   177a2:	d56e      	bpl.n	17882 <_vfprintf_r+0x12a>
   177a4:	2280      	movs	r2, #128	; 0x80
   177a6:	0192      	lsls	r2, r2, #6
   177a8:	4213      	tst	r3, r2
   177aa:	d109      	bne.n	177c0 <_vfprintf_r+0x68>
   177ac:	430a      	orrs	r2, r1
   177ae:	464b      	mov	r3, r9
   177b0:	4649      	mov	r1, r9
   177b2:	819a      	strh	r2, [r3, #12]
   177b4:	6e49      	ldr	r1, [r1, #100]	; 0x64
   177b6:	4bcc      	ldr	r3, [pc, #816]	; (17ae8 <_vfprintf_r+0x390>)
   177b8:	400b      	ands	r3, r1
   177ba:	4649      	mov	r1, r9
   177bc:	664b      	str	r3, [r1, #100]	; 0x64
   177be:	b293      	uxth	r3, r2
   177c0:	071a      	lsls	r2, r3, #28
   177c2:	d567      	bpl.n	17894 <_vfprintf_r+0x13c>
   177c4:	464a      	mov	r2, r9
   177c6:	6912      	ldr	r2, [r2, #16]
   177c8:	2a00      	cmp	r2, #0
   177ca:	d063      	beq.n	17894 <_vfprintf_r+0x13c>
   177cc:	221a      	movs	r2, #26
   177ce:	401a      	ands	r2, r3
   177d0:	2a0a      	cmp	r2, #10
   177d2:	d100      	bne.n	177d6 <_vfprintf_r+0x7e>
   177d4:	e088      	b.n	178e8 <_vfprintf_r+0x190>
   177d6:	ab32      	add	r3, sp, #200	; 0xc8
   177d8:	9325      	str	r3, [sp, #148]	; 0x94
   177da:	2300      	movs	r3, #0
   177dc:	46cb      	mov	fp, r9
   177de:	af25      	add	r7, sp, #148	; 0x94
   177e0:	60bb      	str	r3, [r7, #8]
   177e2:	607b      	str	r3, [r7, #4]
   177e4:	9407      	str	r4, [sp, #28]
   177e6:	9314      	str	r3, [sp, #80]	; 0x50
   177e8:	9316      	str	r3, [sp, #88]	; 0x58
   177ea:	9315      	str	r3, [sp, #84]	; 0x54
   177ec:	ae32      	add	r6, sp, #200	; 0xc8
   177ee:	9319      	str	r3, [sp, #100]	; 0x64
   177f0:	931a      	str	r3, [sp, #104]	; 0x68
   177f2:	930a      	str	r3, [sp, #40]	; 0x28
   177f4:	9c07      	ldr	r4, [sp, #28]
   177f6:	7823      	ldrb	r3, [r4, #0]
   177f8:	2b00      	cmp	r3, #0
   177fa:	d101      	bne.n	17800 <_vfprintf_r+0xa8>
   177fc:	f000 fd9e 	bl	1833c <_vfprintf_r+0xbe4>
   17800:	2b25      	cmp	r3, #37	; 0x25
   17802:	d103      	bne.n	1780c <_vfprintf_r+0xb4>
   17804:	f000 fd9a 	bl	1833c <_vfprintf_r+0xbe4>
   17808:	2b25      	cmp	r3, #37	; 0x25
   1780a:	d003      	beq.n	17814 <_vfprintf_r+0xbc>
   1780c:	3401      	adds	r4, #1
   1780e:	7823      	ldrb	r3, [r4, #0]
   17810:	2b00      	cmp	r3, #0
   17812:	d1f9      	bne.n	17808 <_vfprintf_r+0xb0>
   17814:	9b07      	ldr	r3, [sp, #28]
   17816:	1ae5      	subs	r5, r4, r3
   17818:	d010      	beq.n	1783c <_vfprintf_r+0xe4>
   1781a:	9b07      	ldr	r3, [sp, #28]
   1781c:	6075      	str	r5, [r6, #4]
   1781e:	6033      	str	r3, [r6, #0]
   17820:	68bb      	ldr	r3, [r7, #8]
   17822:	195b      	adds	r3, r3, r5
   17824:	60bb      	str	r3, [r7, #8]
   17826:	687b      	ldr	r3, [r7, #4]
   17828:	3301      	adds	r3, #1
   1782a:	607b      	str	r3, [r7, #4]
   1782c:	2b07      	cmp	r3, #7
   1782e:	dc4c      	bgt.n	178ca <_vfprintf_r+0x172>
   17830:	3608      	adds	r6, #8
   17832:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   17834:	469c      	mov	ip, r3
   17836:	44ac      	add	ip, r5
   17838:	4663      	mov	r3, ip
   1783a:	930a      	str	r3, [sp, #40]	; 0x28
   1783c:	7823      	ldrb	r3, [r4, #0]
   1783e:	2b00      	cmp	r3, #0
   17840:	d101      	bne.n	17846 <_vfprintf_r+0xee>
   17842:	f000 fc99 	bl	18178 <_vfprintf_r+0xa20>
   17846:	1c63      	adds	r3, r4, #1
   17848:	9307      	str	r3, [sp, #28]
   1784a:	2300      	movs	r3, #0
   1784c:	aa16      	add	r2, sp, #88	; 0x58
   1784e:	77d3      	strb	r3, [r2, #31]
   17850:	2201      	movs	r2, #1
   17852:	4252      	negs	r2, r2
   17854:	4692      	mov	sl, r2
   17856:	2200      	movs	r2, #0
   17858:	920b      	str	r2, [sp, #44]	; 0x2c
   1785a:	3220      	adds	r2, #32
   1785c:	4691      	mov	r9, r2
   1785e:	3220      	adds	r2, #32
   17860:	7863      	ldrb	r3, [r4, #1]
   17862:	2100      	movs	r1, #0
   17864:	2000      	movs	r0, #0
   17866:	2400      	movs	r4, #0
   17868:	4694      	mov	ip, r2
   1786a:	9a07      	ldr	r2, [sp, #28]
   1786c:	3201      	adds	r2, #1
   1786e:	9207      	str	r2, [sp, #28]
   17870:	001a      	movs	r2, r3
   17872:	3a20      	subs	r2, #32
   17874:	2a58      	cmp	r2, #88	; 0x58
   17876:	d900      	bls.n	1787a <_vfprintf_r+0x122>
   17878:	e2e7      	b.n	17e4a <_vfprintf_r+0x6f2>
   1787a:	4d9c      	ldr	r5, [pc, #624]	; (17aec <_vfprintf_r+0x394>)
   1787c:	0092      	lsls	r2, r2, #2
   1787e:	58aa      	ldr	r2, [r5, r2]
   17880:	4697      	mov	pc, r2
   17882:	464b      	mov	r3, r9
   17884:	6d98      	ldr	r0, [r3, #88]	; 0x58
   17886:	f003 f857 	bl	1a938 <__retarget_lock_acquire_recursive>
   1788a:	464b      	mov	r3, r9
   1788c:	210c      	movs	r1, #12
   1788e:	5e59      	ldrsh	r1, [r3, r1]
   17890:	b28b      	uxth	r3, r1
   17892:	e787      	b.n	177a4 <_vfprintf_r+0x4c>
   17894:	4649      	mov	r1, r9
   17896:	9806      	ldr	r0, [sp, #24]
   17898:	f001 fb0e 	bl	18eb8 <__swsetup_r>
   1789c:	464b      	mov	r3, r9
   1789e:	2800      	cmp	r0, #0
   178a0:	d03a      	beq.n	17918 <_vfprintf_r+0x1c0>
   178a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   178a4:	07db      	lsls	r3, r3, #31
   178a6:	d405      	bmi.n	178b4 <_vfprintf_r+0x15c>
   178a8:	464b      	mov	r3, r9
   178aa:	899b      	ldrh	r3, [r3, #12]
   178ac:	059b      	lsls	r3, r3, #22
   178ae:	d401      	bmi.n	178b4 <_vfprintf_r+0x15c>
   178b0:	f000 ffcf 	bl	18852 <_vfprintf_r+0x10fa>
   178b4:	2301      	movs	r3, #1
   178b6:	425b      	negs	r3, r3
   178b8:	930a      	str	r3, [sp, #40]	; 0x28
   178ba:	980a      	ldr	r0, [sp, #40]	; 0x28
   178bc:	b043      	add	sp, #268	; 0x10c
   178be:	bc3c      	pop	{r2, r3, r4, r5}
   178c0:	4690      	mov	r8, r2
   178c2:	4699      	mov	r9, r3
   178c4:	46a2      	mov	sl, r4
   178c6:	46ab      	mov	fp, r5
   178c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   178ca:	003a      	movs	r2, r7
   178cc:	4659      	mov	r1, fp
   178ce:	9806      	ldr	r0, [sp, #24]
   178d0:	f004 fa5a 	bl	1bd88 <__sprint_r>
   178d4:	2800      	cmp	r0, #0
   178d6:	d001      	beq.n	178dc <_vfprintf_r+0x184>
   178d8:	f000 fcce 	bl	18278 <_vfprintf_r+0xb20>
   178dc:	ae32      	add	r6, sp, #200	; 0xc8
   178de:	e7a8      	b.n	17832 <_vfprintf_r+0xda>
   178e0:	9806      	ldr	r0, [sp, #24]
   178e2:	f002 fcd7 	bl	1a294 <__sinit>
   178e6:	e753      	b.n	17790 <_vfprintf_r+0x38>
   178e8:	464a      	mov	r2, r9
   178ea:	210e      	movs	r1, #14
   178ec:	5e52      	ldrsh	r2, [r2, r1]
   178ee:	2a00      	cmp	r2, #0
   178f0:	da00      	bge.n	178f4 <_vfprintf_r+0x19c>
   178f2:	e770      	b.n	177d6 <_vfprintf_r+0x7e>
   178f4:	464a      	mov	r2, r9
   178f6:	6e52      	ldr	r2, [r2, #100]	; 0x64
   178f8:	07d2      	lsls	r2, r2, #31
   178fa:	d405      	bmi.n	17908 <_vfprintf_r+0x1b0>
   178fc:	059b      	lsls	r3, r3, #22
   178fe:	d403      	bmi.n	17908 <_vfprintf_r+0x1b0>
   17900:	464b      	mov	r3, r9
   17902:	6d98      	ldr	r0, [r3, #88]	; 0x58
   17904:	f003 f81a 	bl	1a93c <__retarget_lock_release_recursive>
   17908:	002b      	movs	r3, r5
   1790a:	0022      	movs	r2, r4
   1790c:	4649      	mov	r1, r9
   1790e:	9806      	ldr	r0, [sp, #24]
   17910:	f001 fa8e 	bl	18e30 <__sbprintf>
   17914:	900a      	str	r0, [sp, #40]	; 0x28
   17916:	e7d0      	b.n	178ba <_vfprintf_r+0x162>
   17918:	899b      	ldrh	r3, [r3, #12]
   1791a:	e757      	b.n	177cc <_vfprintf_r+0x74>
   1791c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1791e:	920f      	str	r2, [sp, #60]	; 0x3c
   17920:	425b      	negs	r3, r3
   17922:	930b      	str	r3, [sp, #44]	; 0x2c
   17924:	2304      	movs	r3, #4
   17926:	431c      	orrs	r4, r3
   17928:	9b07      	ldr	r3, [sp, #28]
   1792a:	781b      	ldrb	r3, [r3, #0]
   1792c:	e79d      	b.n	1786a <_vfprintf_r+0x112>
   1792e:	9b07      	ldr	r3, [sp, #28]
   17930:	2101      	movs	r1, #1
   17932:	781b      	ldrb	r3, [r3, #0]
   17934:	202b      	movs	r0, #43	; 0x2b
   17936:	e798      	b.n	1786a <_vfprintf_r+0x112>
   17938:	9b07      	ldr	r3, [sp, #28]
   1793a:	1c5a      	adds	r2, r3, #1
   1793c:	781b      	ldrb	r3, [r3, #0]
   1793e:	4690      	mov	r8, r2
   17940:	2b2a      	cmp	r3, #42	; 0x2a
   17942:	d101      	bne.n	17948 <_vfprintf_r+0x1f0>
   17944:	f001 fa38 	bl	18db8 <_vfprintf_r+0x1660>
   17948:	001a      	movs	r2, r3
   1794a:	2500      	movs	r5, #0
   1794c:	3a30      	subs	r2, #48	; 0x30
   1794e:	46aa      	mov	sl, r5
   17950:	2a09      	cmp	r2, #9
   17952:	d901      	bls.n	17958 <_vfprintf_r+0x200>
   17954:	f001 f96d 	bl	18c32 <_vfprintf_r+0x14da>
   17958:	0025      	movs	r5, r4
   1795a:	4643      	mov	r3, r8
   1795c:	4654      	mov	r4, sl
   1795e:	4688      	mov	r8, r1
   17960:	4682      	mov	sl, r0
   17962:	00a1      	lsls	r1, r4, #2
   17964:	190c      	adds	r4, r1, r4
   17966:	7818      	ldrb	r0, [r3, #0]
   17968:	0064      	lsls	r4, r4, #1
   1796a:	18a4      	adds	r4, r4, r2
   1796c:	0002      	movs	r2, r0
   1796e:	1c59      	adds	r1, r3, #1
   17970:	3a30      	subs	r2, #48	; 0x30
   17972:	000b      	movs	r3, r1
   17974:	2a09      	cmp	r2, #9
   17976:	d9f4      	bls.n	17962 <_vfprintf_r+0x20a>
   17978:	9107      	str	r1, [sp, #28]
   1797a:	0003      	movs	r3, r0
   1797c:	4641      	mov	r1, r8
   1797e:	4650      	mov	r0, sl
   17980:	46a2      	mov	sl, r4
   17982:	002c      	movs	r4, r5
   17984:	e774      	b.n	17870 <_vfprintf_r+0x118>
   17986:	9312      	str	r3, [sp, #72]	; 0x48
   17988:	2900      	cmp	r1, #0
   1798a:	d001      	beq.n	17990 <_vfprintf_r+0x238>
   1798c:	f001 fa2e 	bl	18dec <_vfprintf_r+0x1694>
   17990:	4b57      	ldr	r3, [pc, #348]	; (17af0 <_vfprintf_r+0x398>)
   17992:	9319      	str	r3, [sp, #100]	; 0x64
   17994:	06a3      	lsls	r3, r4, #26
   17996:	d501      	bpl.n	1799c <_vfprintf_r+0x244>
   17998:	f000 fe9a 	bl	186d0 <_vfprintf_r+0xf78>
   1799c:	06e3      	lsls	r3, r4, #27
   1799e:	d501      	bpl.n	179a4 <_vfprintf_r+0x24c>
   179a0:	f000 fd9a 	bl	184d8 <_vfprintf_r+0xd80>
   179a4:	0663      	lsls	r3, r4, #25
   179a6:	d401      	bmi.n	179ac <_vfprintf_r+0x254>
   179a8:	f000 fd96 	bl	184d8 <_vfprintf_r+0xd80>
   179ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   179ae:	881a      	ldrh	r2, [r3, #0]
   179b0:	920c      	str	r2, [sp, #48]	; 0x30
   179b2:	2200      	movs	r2, #0
   179b4:	3304      	adds	r3, #4
   179b6:	920d      	str	r2, [sp, #52]	; 0x34
   179b8:	930f      	str	r3, [sp, #60]	; 0x3c
   179ba:	07e3      	lsls	r3, r4, #31
   179bc:	d401      	bmi.n	179c2 <_vfprintf_r+0x26a>
   179be:	f000 fd76 	bl	184ae <_vfprintf_r+0xd56>
   179c2:	990c      	ldr	r1, [sp, #48]	; 0x30
   179c4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   179c6:	000b      	movs	r3, r1
   179c8:	4313      	orrs	r3, r2
   179ca:	001a      	movs	r2, r3
   179cc:	2302      	movs	r3, #2
   179ce:	2a00      	cmp	r2, #0
   179d0:	d008      	beq.n	179e4 <_vfprintf_r+0x28c>
   179d2:	2030      	movs	r0, #48	; 0x30
   179d4:	a91e      	add	r1, sp, #120	; 0x78
   179d6:	7008      	strb	r0, [r1, #0]
   179d8:	2548      	movs	r5, #72	; 0x48
   179da:	4668      	mov	r0, sp
   179dc:	1940      	adds	r0, r0, r5
   179de:	7800      	ldrb	r0, [r0, #0]
   179e0:	431c      	orrs	r4, r3
   179e2:	7048      	strb	r0, [r1, #1]
   179e4:	2100      	movs	r1, #0
   179e6:	4688      	mov	r8, r1
   179e8:	a816      	add	r0, sp, #88	; 0x58
   179ea:	77c1      	strb	r1, [r0, #31]
   179ec:	4651      	mov	r1, sl
   179ee:	3101      	adds	r1, #1
   179f0:	d100      	bne.n	179f4 <_vfprintf_r+0x29c>
   179f2:	e0e6      	b.n	17bc2 <_vfprintf_r+0x46a>
   179f4:	2180      	movs	r1, #128	; 0x80
   179f6:	0020      	movs	r0, r4
   179f8:	4388      	bics	r0, r1
   179fa:	9009      	str	r0, [sp, #36]	; 0x24
   179fc:	2a00      	cmp	r2, #0
   179fe:	d000      	beq.n	17a02 <_vfprintf_r+0x2aa>
   17a00:	e0e3      	b.n	17bca <_vfprintf_r+0x472>
   17a02:	4652      	mov	r2, sl
   17a04:	2a00      	cmp	r2, #0
   17a06:	d001      	beq.n	17a0c <_vfprintf_r+0x2b4>
   17a08:	f000 fc38 	bl	1827c <_vfprintf_r+0xb24>
   17a0c:	2b00      	cmp	r3, #0
   17a0e:	d001      	beq.n	17a14 <_vfprintf_r+0x2bc>
   17a10:	f000 fd0c 	bl	1842c <_vfprintf_r+0xcd4>
   17a14:	2001      	movs	r0, #1
   17a16:	ab32      	add	r3, sp, #200	; 0xc8
   17a18:	4020      	ands	r0, r4
   17a1a:	900e      	str	r0, [sp, #56]	; 0x38
   17a1c:	9311      	str	r3, [sp, #68]	; 0x44
   17a1e:	d008      	beq.n	17a32 <_vfprintf_r+0x2da>
   17a20:	2327      	movs	r3, #39	; 0x27
   17a22:	2130      	movs	r1, #48	; 0x30
   17a24:	aa28      	add	r2, sp, #160	; 0xa0
   17a26:	54d1      	strb	r1, [r2, r3]
   17a28:	aa16      	add	r2, sp, #88	; 0x58
   17a2a:	4694      	mov	ip, r2
   17a2c:	3348      	adds	r3, #72	; 0x48
   17a2e:	4463      	add	r3, ip
   17a30:	9311      	str	r3, [sp, #68]	; 0x44
   17a32:	4653      	mov	r3, sl
   17a34:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   17a36:	9308      	str	r3, [sp, #32]
   17a38:	4592      	cmp	sl, r2
   17a3a:	da00      	bge.n	17a3e <_vfprintf_r+0x2e6>
   17a3c:	9208      	str	r2, [sp, #32]
   17a3e:	2300      	movs	r3, #0
   17a40:	9313      	str	r3, [sp, #76]	; 0x4c
   17a42:	4643      	mov	r3, r8
   17a44:	2b00      	cmp	r3, #0
   17a46:	d002      	beq.n	17a4e <_vfprintf_r+0x2f6>
   17a48:	9b08      	ldr	r3, [sp, #32]
   17a4a:	3301      	adds	r3, #1
   17a4c:	9308      	str	r3, [sp, #32]
   17a4e:	2302      	movs	r3, #2
   17a50:	9a09      	ldr	r2, [sp, #36]	; 0x24
   17a52:	401a      	ands	r2, r3
   17a54:	4691      	mov	r9, r2
   17a56:	d002      	beq.n	17a5e <_vfprintf_r+0x306>
   17a58:	9b08      	ldr	r3, [sp, #32]
   17a5a:	3302      	adds	r3, #2
   17a5c:	9308      	str	r3, [sp, #32]
   17a5e:	2384      	movs	r3, #132	; 0x84
   17a60:	9a09      	ldr	r2, [sp, #36]	; 0x24
   17a62:	401a      	ands	r2, r3
   17a64:	9210      	str	r2, [sp, #64]	; 0x40
   17a66:	d000      	beq.n	17a6a <_vfprintf_r+0x312>
   17a68:	e207      	b.n	17e7a <_vfprintf_r+0x722>
   17a6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   17a6c:	9a08      	ldr	r2, [sp, #32]
   17a6e:	1a9c      	subs	r4, r3, r2
   17a70:	2c00      	cmp	r4, #0
   17a72:	dc00      	bgt.n	17a76 <_vfprintf_r+0x31e>
   17a74:	e201      	b.n	17e7a <_vfprintf_r+0x722>
   17a76:	491f      	ldr	r1, [pc, #124]	; (17af4 <_vfprintf_r+0x39c>)
   17a78:	68ba      	ldr	r2, [r7, #8]
   17a7a:	687b      	ldr	r3, [r7, #4]
   17a7c:	4688      	mov	r8, r1
   17a7e:	2c10      	cmp	r4, #16
   17a80:	dd21      	ble.n	17ac6 <_vfprintf_r+0x36e>
   17a82:	0031      	movs	r1, r6
   17a84:	2510      	movs	r5, #16
   17a86:	465e      	mov	r6, fp
   17a88:	e003      	b.n	17a92 <_vfprintf_r+0x33a>
   17a8a:	3c10      	subs	r4, #16
   17a8c:	3108      	adds	r1, #8
   17a8e:	2c10      	cmp	r4, #16
   17a90:	dd17      	ble.n	17ac2 <_vfprintf_r+0x36a>
   17a92:	4640      	mov	r0, r8
   17a94:	3210      	adds	r2, #16
   17a96:	3301      	adds	r3, #1
   17a98:	6008      	str	r0, [r1, #0]
   17a9a:	604d      	str	r5, [r1, #4]
   17a9c:	60ba      	str	r2, [r7, #8]
   17a9e:	607b      	str	r3, [r7, #4]
   17aa0:	2b07      	cmp	r3, #7
   17aa2:	ddf2      	ble.n	17a8a <_vfprintf_r+0x332>
   17aa4:	003a      	movs	r2, r7
   17aa6:	0031      	movs	r1, r6
   17aa8:	9806      	ldr	r0, [sp, #24]
   17aaa:	f004 f96d 	bl	1bd88 <__sprint_r>
   17aae:	2800      	cmp	r0, #0
   17ab0:	d001      	beq.n	17ab6 <_vfprintf_r+0x35e>
   17ab2:	f000 fccf 	bl	18454 <_vfprintf_r+0xcfc>
   17ab6:	3c10      	subs	r4, #16
   17ab8:	68ba      	ldr	r2, [r7, #8]
   17aba:	687b      	ldr	r3, [r7, #4]
   17abc:	a932      	add	r1, sp, #200	; 0xc8
   17abe:	2c10      	cmp	r4, #16
   17ac0:	dce7      	bgt.n	17a92 <_vfprintf_r+0x33a>
   17ac2:	46b3      	mov	fp, r6
   17ac4:	000e      	movs	r6, r1
   17ac6:	4641      	mov	r1, r8
   17ac8:	6074      	str	r4, [r6, #4]
   17aca:	3301      	adds	r3, #1
   17acc:	18a4      	adds	r4, r4, r2
   17ace:	6031      	str	r1, [r6, #0]
   17ad0:	60bc      	str	r4, [r7, #8]
   17ad2:	607b      	str	r3, [r7, #4]
   17ad4:	2b07      	cmp	r3, #7
   17ad6:	dd01      	ble.n	17adc <_vfprintf_r+0x384>
   17ad8:	f000 fcae 	bl	18438 <_vfprintf_r+0xce0>
   17adc:	ab16      	add	r3, sp, #88	; 0x58
   17ade:	7fdb      	ldrb	r3, [r3, #31]
   17ae0:	3608      	adds	r6, #8
   17ae2:	4698      	mov	r8, r3
   17ae4:	e1ca      	b.n	17e7c <_vfprintf_r+0x724>
   17ae6:	46c0      	nop			; (mov r8, r8)
   17ae8:	ffffdfff 	.word	0xffffdfff
   17aec:	0001dddc 	.word	0x0001dddc
   17af0:	0001dda0 	.word	0x0001dda0
   17af4:	0001df40 	.word	0x0001df40
   17af8:	2200      	movs	r2, #0
   17afa:	9d07      	ldr	r5, [sp, #28]
   17afc:	3b30      	subs	r3, #48	; 0x30
   17afe:	46a8      	mov	r8, r5
   17b00:	920b      	str	r2, [sp, #44]	; 0x2c
   17b02:	001a      	movs	r2, r3
   17b04:	9408      	str	r4, [sp, #32]
   17b06:	002c      	movs	r4, r5
   17b08:	4655      	mov	r5, sl
   17b0a:	4682      	mov	sl, r0
   17b0c:	4640      	mov	r0, r8
   17b0e:	4688      	mov	r8, r1
   17b10:	0011      	movs	r1, r2
   17b12:	2200      	movs	r2, #0
   17b14:	0093      	lsls	r3, r2, #2
   17b16:	189a      	adds	r2, r3, r2
   17b18:	7803      	ldrb	r3, [r0, #0]
   17b1a:	0052      	lsls	r2, r2, #1
   17b1c:	188a      	adds	r2, r1, r2
   17b1e:	0019      	movs	r1, r3
   17b20:	3401      	adds	r4, #1
   17b22:	3930      	subs	r1, #48	; 0x30
   17b24:	0020      	movs	r0, r4
   17b26:	2909      	cmp	r1, #9
   17b28:	d9f4      	bls.n	17b14 <_vfprintf_r+0x3bc>
   17b2a:	9407      	str	r4, [sp, #28]
   17b2c:	4650      	mov	r0, sl
   17b2e:	9c08      	ldr	r4, [sp, #32]
   17b30:	920b      	str	r2, [sp, #44]	; 0x2c
   17b32:	4641      	mov	r1, r8
   17b34:	46aa      	mov	sl, r5
   17b36:	e69b      	b.n	17870 <_vfprintf_r+0x118>
   17b38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   17b3a:	9312      	str	r3, [sp, #72]	; 0x48
   17b3c:	6813      	ldr	r3, [r2, #0]
   17b3e:	2120      	movs	r1, #32
   17b40:	9308      	str	r3, [sp, #32]
   17b42:	466b      	mov	r3, sp
   17b44:	185b      	adds	r3, r3, r1
   17b46:	781b      	ldrb	r3, [r3, #0]
   17b48:	ad28      	add	r5, sp, #160	; 0xa0
   17b4a:	702b      	strb	r3, [r5, #0]
   17b4c:	2300      	movs	r3, #0
   17b4e:	a916      	add	r1, sp, #88	; 0x58
   17b50:	77cb      	strb	r3, [r1, #31]
   17b52:	0013      	movs	r3, r2
   17b54:	3304      	adds	r3, #4
   17b56:	930f      	str	r3, [sp, #60]	; 0x3c
   17b58:	2300      	movs	r3, #0
   17b5a:	9409      	str	r4, [sp, #36]	; 0x24
   17b5c:	4698      	mov	r8, r3
   17b5e:	3301      	adds	r3, #1
   17b60:	9308      	str	r3, [sp, #32]
   17b62:	930e      	str	r3, [sp, #56]	; 0x38
   17b64:	2300      	movs	r3, #0
   17b66:	9511      	str	r5, [sp, #68]	; 0x44
   17b68:	469a      	mov	sl, r3
   17b6a:	9313      	str	r3, [sp, #76]	; 0x4c
   17b6c:	e76f      	b.n	17a4e <_vfprintf_r+0x2f6>
   17b6e:	9312      	str	r3, [sp, #72]	; 0x48
   17b70:	2900      	cmp	r1, #0
   17b72:	d001      	beq.n	17b78 <_vfprintf_r+0x420>
   17b74:	f001 f94d 	bl	18e12 <_vfprintf_r+0x16ba>
   17b78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   17b7a:	06a3      	lsls	r3, r4, #26
   17b7c:	d501      	bpl.n	17b82 <_vfprintf_r+0x42a>
   17b7e:	f000 fd5a 	bl	18636 <_vfprintf_r+0xede>
   17b82:	06e3      	lsls	r3, r4, #27
   17b84:	d501      	bpl.n	17b8a <_vfprintf_r+0x432>
   17b86:	f000 fcab 	bl	184e0 <_vfprintf_r+0xd88>
   17b8a:	0663      	lsls	r3, r4, #25
   17b8c:	d401      	bmi.n	17b92 <_vfprintf_r+0x43a>
   17b8e:	f000 fca7 	bl	184e0 <_vfprintf_r+0xd88>
   17b92:	2100      	movs	r1, #0
   17b94:	5e53      	ldrsh	r3, [r2, r1]
   17b96:	930c      	str	r3, [sp, #48]	; 0x30
   17b98:	3204      	adds	r2, #4
   17b9a:	17db      	asrs	r3, r3, #31
   17b9c:	930d      	str	r3, [sp, #52]	; 0x34
   17b9e:	920f      	str	r2, [sp, #60]	; 0x3c
   17ba0:	2b00      	cmp	r3, #0
   17ba2:	da01      	bge.n	17ba8 <_vfprintf_r+0x450>
   17ba4:	f000 fdb2 	bl	1870c <_vfprintf_r+0xfb4>
   17ba8:	990c      	ldr	r1, [sp, #48]	; 0x30
   17baa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   17bac:	0008      	movs	r0, r1
   17bae:	4651      	mov	r1, sl
   17bb0:	ab16      	add	r3, sp, #88	; 0x58
   17bb2:	7fdb      	ldrb	r3, [r3, #31]
   17bb4:	4310      	orrs	r0, r2
   17bb6:	4698      	mov	r8, r3
   17bb8:	0002      	movs	r2, r0
   17bba:	2301      	movs	r3, #1
   17bbc:	3101      	adds	r1, #1
   17bbe:	d000      	beq.n	17bc2 <_vfprintf_r+0x46a>
   17bc0:	e718      	b.n	179f4 <_vfprintf_r+0x29c>
   17bc2:	2a00      	cmp	r2, #0
   17bc4:	d100      	bne.n	17bc8 <_vfprintf_r+0x470>
   17bc6:	e35a      	b.n	1827e <_vfprintf_r+0xb26>
   17bc8:	9409      	str	r4, [sp, #36]	; 0x24
   17bca:	2b01      	cmp	r3, #1
   17bcc:	d101      	bne.n	17bd2 <_vfprintf_r+0x47a>
   17bce:	f000 fc06 	bl	183de <_vfprintf_r+0xc86>
   17bd2:	2b02      	cmp	r3, #2
   17bd4:	d000      	beq.n	17bd8 <_vfprintf_r+0x480>
   17bd6:	e380      	b.n	182da <_vfprintf_r+0xb82>
   17bd8:	9c19      	ldr	r4, [sp, #100]	; 0x64
   17bda:	200f      	movs	r0, #15
   17bdc:	46a1      	mov	r9, r4
   17bde:	46b4      	mov	ip, r6
   17be0:	ab32      	add	r3, sp, #200	; 0xc8
   17be2:	0019      	movs	r1, r3
   17be4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   17be6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   17be8:	0004      	movs	r4, r0
   17bea:	464d      	mov	r5, r9
   17bec:	4014      	ands	r4, r2
   17bee:	5d2c      	ldrb	r4, [r5, r4]
   17bf0:	071e      	lsls	r6, r3, #28
   17bf2:	0915      	lsrs	r5, r2, #4
   17bf4:	3901      	subs	r1, #1
   17bf6:	432e      	orrs	r6, r5
   17bf8:	700c      	strb	r4, [r1, #0]
   17bfa:	091c      	lsrs	r4, r3, #4
   17bfc:	0023      	movs	r3, r4
   17bfe:	0034      	movs	r4, r6
   17c00:	0032      	movs	r2, r6
   17c02:	431c      	orrs	r4, r3
   17c04:	d1f0      	bne.n	17be8 <_vfprintf_r+0x490>
   17c06:	920c      	str	r2, [sp, #48]	; 0x30
   17c08:	930d      	str	r3, [sp, #52]	; 0x34
   17c0a:	ab32      	add	r3, sp, #200	; 0xc8
   17c0c:	1a5b      	subs	r3, r3, r1
   17c0e:	9111      	str	r1, [sp, #68]	; 0x44
   17c10:	4666      	mov	r6, ip
   17c12:	930e      	str	r3, [sp, #56]	; 0x38
   17c14:	e70d      	b.n	17a32 <_vfprintf_r+0x2da>
   17c16:	4663      	mov	r3, ip
   17c18:	431c      	orrs	r4, r3
   17c1a:	9b07      	ldr	r3, [sp, #28]
   17c1c:	781b      	ldrb	r3, [r3, #0]
   17c1e:	e624      	b.n	1786a <_vfprintf_r+0x112>
   17c20:	9b07      	ldr	r3, [sp, #28]
   17c22:	781b      	ldrb	r3, [r3, #0]
   17c24:	2b6c      	cmp	r3, #108	; 0x6c
   17c26:	d101      	bne.n	17c2c <_vfprintf_r+0x4d4>
   17c28:	f000 fe8c 	bl	18944 <_vfprintf_r+0x11ec>
   17c2c:	2210      	movs	r2, #16
   17c2e:	4314      	orrs	r4, r2
   17c30:	e61b      	b.n	1786a <_vfprintf_r+0x112>
   17c32:	2900      	cmp	r1, #0
   17c34:	d001      	beq.n	17c3a <_vfprintf_r+0x4e2>
   17c36:	f001 f8d5 	bl	18de4 <_vfprintf_r+0x168c>
   17c3a:	06a3      	lsls	r3, r4, #26
   17c3c:	d501      	bpl.n	17c42 <_vfprintf_r+0x4ea>
   17c3e:	f000 fe76 	bl	1892e <_vfprintf_r+0x11d6>
   17c42:	06e3      	lsls	r3, r4, #27
   17c44:	d500      	bpl.n	17c48 <_vfprintf_r+0x4f0>
   17c46:	e110      	b.n	17e6a <_vfprintf_r+0x712>
   17c48:	0663      	lsls	r3, r4, #25
   17c4a:	d400      	bmi.n	17c4e <_vfprintf_r+0x4f6>
   17c4c:	e10d      	b.n	17e6a <_vfprintf_r+0x712>
   17c4e:	4669      	mov	r1, sp
   17c50:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17c52:	8d09      	ldrh	r1, [r1, #40]	; 0x28
   17c54:	681a      	ldr	r2, [r3, #0]
   17c56:	3304      	adds	r3, #4
   17c58:	9208      	str	r2, [sp, #32]
   17c5a:	8011      	strh	r1, [r2, #0]
   17c5c:	930f      	str	r3, [sp, #60]	; 0x3c
   17c5e:	e5c9      	b.n	177f4 <_vfprintf_r+0x9c>
   17c60:	990f      	ldr	r1, [sp, #60]	; 0x3c
   17c62:	2230      	movs	r2, #48	; 0x30
   17c64:	680b      	ldr	r3, [r1, #0]
   17c66:	930c      	str	r3, [sp, #48]	; 0x30
   17c68:	2300      	movs	r3, #0
   17c6a:	930d      	str	r3, [sp, #52]	; 0x34
   17c6c:	3302      	adds	r3, #2
   17c6e:	431c      	orrs	r4, r3
   17c70:	ab1e      	add	r3, sp, #120	; 0x78
   17c72:	701a      	strb	r2, [r3, #0]
   17c74:	3248      	adds	r2, #72	; 0x48
   17c76:	705a      	strb	r2, [r3, #1]
   17c78:	000b      	movs	r3, r1
   17c7a:	3304      	adds	r3, #4
   17c7c:	930f      	str	r3, [sp, #60]	; 0x3c
   17c7e:	4bc1      	ldr	r3, [pc, #772]	; (17f84 <_vfprintf_r+0x82c>)
   17c80:	9212      	str	r2, [sp, #72]	; 0x48
   17c82:	9319      	str	r3, [sp, #100]	; 0x64
   17c84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   17c86:	2302      	movs	r3, #2
   17c88:	e6ac      	b.n	179e4 <_vfprintf_r+0x28c>
   17c8a:	464b      	mov	r3, r9
   17c8c:	431c      	orrs	r4, r3
   17c8e:	9b07      	ldr	r3, [sp, #28]
   17c90:	781b      	ldrb	r3, [r3, #0]
   17c92:	e5ea      	b.n	1786a <_vfprintf_r+0x112>
   17c94:	9312      	str	r3, [sp, #72]	; 0x48
   17c96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17c98:	a916      	add	r1, sp, #88	; 0x58
   17c9a:	1d1d      	adds	r5, r3, #4
   17c9c:	681b      	ldr	r3, [r3, #0]
   17c9e:	001a      	movs	r2, r3
   17ca0:	9311      	str	r3, [sp, #68]	; 0x44
   17ca2:	2300      	movs	r3, #0
   17ca4:	77cb      	strb	r3, [r1, #31]
   17ca6:	2a00      	cmp	r2, #0
   17ca8:	d101      	bne.n	17cae <_vfprintf_r+0x556>
   17caa:	f000 ff01 	bl	18ab0 <_vfprintf_r+0x1358>
   17cae:	4653      	mov	r3, sl
   17cb0:	3301      	adds	r3, #1
   17cb2:	d101      	bne.n	17cb8 <_vfprintf_r+0x560>
   17cb4:	f000 fe64 	bl	18980 <_vfprintf_r+0x1228>
   17cb8:	4652      	mov	r2, sl
   17cba:	2100      	movs	r1, #0
   17cbc:	9811      	ldr	r0, [sp, #68]	; 0x44
   17cbe:	f003 f98b 	bl	1afd8 <memchr>
   17cc2:	2800      	cmp	r0, #0
   17cc4:	d101      	bne.n	17cca <_vfprintf_r+0x572>
   17cc6:	f000 ff78 	bl	18bba <_vfprintf_r+0x1462>
   17cca:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17ccc:	1ac3      	subs	r3, r0, r3
   17cce:	001a      	movs	r2, r3
   17cd0:	930e      	str	r3, [sp, #56]	; 0x38
   17cd2:	43db      	mvns	r3, r3
   17cd4:	17db      	asrs	r3, r3, #31
   17cd6:	401a      	ands	r2, r3
   17cd8:	ab16      	add	r3, sp, #88	; 0x58
   17cda:	7fdb      	ldrb	r3, [r3, #31]
   17cdc:	9208      	str	r2, [sp, #32]
   17cde:	4698      	mov	r8, r3
   17ce0:	2300      	movs	r3, #0
   17ce2:	950f      	str	r5, [sp, #60]	; 0x3c
   17ce4:	9409      	str	r4, [sp, #36]	; 0x24
   17ce6:	469a      	mov	sl, r3
   17ce8:	9313      	str	r3, [sp, #76]	; 0x4c
   17cea:	e6aa      	b.n	17a42 <_vfprintf_r+0x2ea>
   17cec:	2308      	movs	r3, #8
   17cee:	431c      	orrs	r4, r3
   17cf0:	9b07      	ldr	r3, [sp, #28]
   17cf2:	781b      	ldrb	r3, [r3, #0]
   17cf4:	e5b9      	b.n	1786a <_vfprintf_r+0x112>
   17cf6:	9312      	str	r3, [sp, #72]	; 0x48
   17cf8:	2310      	movs	r3, #16
   17cfa:	431c      	orrs	r4, r3
   17cfc:	06a3      	lsls	r3, r4, #26
   17cfe:	d501      	bpl.n	17d04 <_vfprintf_r+0x5ac>
   17d00:	f000 fca7 	bl	18652 <_vfprintf_r+0xefa>
   17d04:	06e3      	lsls	r3, r4, #27
   17d06:	d500      	bpl.n	17d0a <_vfprintf_r+0x5b2>
   17d08:	e3ee      	b.n	184e8 <_vfprintf_r+0xd90>
   17d0a:	0663      	lsls	r3, r4, #25
   17d0c:	d400      	bmi.n	17d10 <_vfprintf_r+0x5b8>
   17d0e:	e3eb      	b.n	184e8 <_vfprintf_r+0xd90>
   17d10:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17d12:	881a      	ldrh	r2, [r3, #0]
   17d14:	920c      	str	r2, [sp, #48]	; 0x30
   17d16:	2200      	movs	r2, #0
   17d18:	3304      	adds	r3, #4
   17d1a:	920d      	str	r2, [sp, #52]	; 0x34
   17d1c:	930f      	str	r3, [sp, #60]	; 0x3c
   17d1e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   17d20:	2300      	movs	r3, #0
   17d22:	e65f      	b.n	179e4 <_vfprintf_r+0x28c>
   17d24:	9312      	str	r3, [sp, #72]	; 0x48
   17d26:	2310      	movs	r3, #16
   17d28:	431c      	orrs	r4, r3
   17d2a:	06a3      	lsls	r3, r4, #26
   17d2c:	d501      	bpl.n	17d32 <_vfprintf_r+0x5da>
   17d2e:	f000 fcba 	bl	186a6 <_vfprintf_r+0xf4e>
   17d32:	06e3      	lsls	r3, r4, #27
   17d34:	d500      	bpl.n	17d38 <_vfprintf_r+0x5e0>
   17d36:	e3da      	b.n	184ee <_vfprintf_r+0xd96>
   17d38:	0663      	lsls	r3, r4, #25
   17d3a:	d400      	bmi.n	17d3e <_vfprintf_r+0x5e6>
   17d3c:	e3d7      	b.n	184ee <_vfprintf_r+0xd96>
   17d3e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17d40:	881a      	ldrh	r2, [r3, #0]
   17d42:	920c      	str	r2, [sp, #48]	; 0x30
   17d44:	2200      	movs	r2, #0
   17d46:	3304      	adds	r3, #4
   17d48:	920d      	str	r2, [sp, #52]	; 0x34
   17d4a:	930f      	str	r3, [sp, #60]	; 0x3c
   17d4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   17d4e:	2301      	movs	r3, #1
   17d50:	e648      	b.n	179e4 <_vfprintf_r+0x28c>
   17d52:	9312      	str	r3, [sp, #72]	; 0x48
   17d54:	2900      	cmp	r1, #0
   17d56:	d001      	beq.n	17d5c <_vfprintf_r+0x604>
   17d58:	f001 f857 	bl	18e0a <_vfprintf_r+0x16b2>
   17d5c:	4b8a      	ldr	r3, [pc, #552]	; (17f88 <_vfprintf_r+0x830>)
   17d5e:	9319      	str	r3, [sp, #100]	; 0x64
   17d60:	e618      	b.n	17994 <_vfprintf_r+0x23c>
   17d62:	2301      	movs	r3, #1
   17d64:	431c      	orrs	r4, r3
   17d66:	9b07      	ldr	r3, [sp, #28]
   17d68:	781b      	ldrb	r3, [r3, #0]
   17d6a:	e57e      	b.n	1786a <_vfprintf_r+0x112>
   17d6c:	2380      	movs	r3, #128	; 0x80
   17d6e:	431c      	orrs	r4, r3
   17d70:	9b07      	ldr	r3, [sp, #28]
   17d72:	781b      	ldrb	r3, [r3, #0]
   17d74:	e579      	b.n	1786a <_vfprintf_r+0x112>
   17d76:	9b07      	ldr	r3, [sp, #28]
   17d78:	781b      	ldrb	r3, [r3, #0]
   17d7a:	2800      	cmp	r0, #0
   17d7c:	d000      	beq.n	17d80 <_vfprintf_r+0x628>
   17d7e:	e574      	b.n	1786a <_vfprintf_r+0x112>
   17d80:	2101      	movs	r1, #1
   17d82:	3020      	adds	r0, #32
   17d84:	e571      	b.n	1786a <_vfprintf_r+0x112>
   17d86:	9312      	str	r3, [sp, #72]	; 0x48
   17d88:	2900      	cmp	r1, #0
   17d8a:	d001      	beq.n	17d90 <_vfprintf_r+0x638>
   17d8c:	f001 f839 	bl	18e02 <_vfprintf_r+0x16aa>
   17d90:	2207      	movs	r2, #7
   17d92:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17d94:	3307      	adds	r3, #7
   17d96:	4393      	bics	r3, r2
   17d98:	3201      	adds	r2, #1
   17d9a:	4694      	mov	ip, r2
   17d9c:	449c      	add	ip, r3
   17d9e:	4662      	mov	r2, ip
   17da0:	920f      	str	r2, [sp, #60]	; 0x3c
   17da2:	681a      	ldr	r2, [r3, #0]
   17da4:	9216      	str	r2, [sp, #88]	; 0x58
   17da6:	685b      	ldr	r3, [r3, #4]
   17da8:	2201      	movs	r2, #1
   17daa:	9315      	str	r3, [sp, #84]	; 0x54
   17dac:	9b15      	ldr	r3, [sp, #84]	; 0x54
   17dae:	9d16      	ldr	r5, [sp, #88]	; 0x58
   17db0:	005b      	lsls	r3, r3, #1
   17db2:	085b      	lsrs	r3, r3, #1
   17db4:	4698      	mov	r8, r3
   17db6:	4252      	negs	r2, r2
   17db8:	4b74      	ldr	r3, [pc, #464]	; (17f8c <_vfprintf_r+0x834>)
   17dba:	0028      	movs	r0, r5
   17dbc:	4641      	mov	r1, r8
   17dbe:	f004 fa7d 	bl	1c2bc <__aeabi_dcmpun>
   17dc2:	2800      	cmp	r0, #0
   17dc4:	d001      	beq.n	17dca <_vfprintf_r+0x672>
   17dc6:	f000 fcb4 	bl	18732 <_vfprintf_r+0xfda>
   17dca:	2201      	movs	r2, #1
   17dcc:	4b6f      	ldr	r3, [pc, #444]	; (17f8c <_vfprintf_r+0x834>)
   17dce:	4252      	negs	r2, r2
   17dd0:	0028      	movs	r0, r5
   17dd2:	4641      	mov	r1, r8
   17dd4:	f7fd fe10 	bl	159f8 <__aeabi_dcmple>
   17dd8:	2800      	cmp	r0, #0
   17dda:	d001      	beq.n	17de0 <_vfprintf_r+0x688>
   17ddc:	f000 fca9 	bl	18732 <_vfprintf_r+0xfda>
   17de0:	2200      	movs	r2, #0
   17de2:	2300      	movs	r3, #0
   17de4:	9816      	ldr	r0, [sp, #88]	; 0x58
   17de6:	9915      	ldr	r1, [sp, #84]	; 0x54
   17de8:	f7fd fdfc 	bl	159e4 <__aeabi_dcmplt>
   17dec:	2800      	cmp	r0, #0
   17dee:	d001      	beq.n	17df4 <_vfprintf_r+0x69c>
   17df0:	f000 fd55 	bl	1889e <_vfprintf_r+0x1146>
   17df4:	ab16      	add	r3, sp, #88	; 0x58
   17df6:	7fdb      	ldrb	r3, [r3, #31]
   17df8:	4698      	mov	r8, r3
   17dfa:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17dfc:	2b47      	cmp	r3, #71	; 0x47
   17dfe:	dd01      	ble.n	17e04 <_vfprintf_r+0x6ac>
   17e00:	f000 fdb4 	bl	1896c <_vfprintf_r+0x1214>
   17e04:	4b62      	ldr	r3, [pc, #392]	; (17f90 <_vfprintf_r+0x838>)
   17e06:	9311      	str	r3, [sp, #68]	; 0x44
   17e08:	2380      	movs	r3, #128	; 0x80
   17e0a:	439c      	bics	r4, r3
   17e0c:	3b7d      	subs	r3, #125	; 0x7d
   17e0e:	9308      	str	r3, [sp, #32]
   17e10:	930e      	str	r3, [sp, #56]	; 0x38
   17e12:	2300      	movs	r3, #0
   17e14:	9409      	str	r4, [sp, #36]	; 0x24
   17e16:	469a      	mov	sl, r3
   17e18:	9313      	str	r3, [sp, #76]	; 0x4c
   17e1a:	e612      	b.n	17a42 <_vfprintf_r+0x2ea>
   17e1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17e1e:	1d1a      	adds	r2, r3, #4
   17e20:	681b      	ldr	r3, [r3, #0]
   17e22:	930b      	str	r3, [sp, #44]	; 0x2c
   17e24:	2b00      	cmp	r3, #0
   17e26:	da00      	bge.n	17e2a <_vfprintf_r+0x6d2>
   17e28:	e578      	b.n	1791c <_vfprintf_r+0x1c4>
   17e2a:	9b07      	ldr	r3, [sp, #28]
   17e2c:	920f      	str	r2, [sp, #60]	; 0x3c
   17e2e:	781b      	ldrb	r3, [r3, #0]
   17e30:	e51b      	b.n	1786a <_vfprintf_r+0x112>
   17e32:	9312      	str	r3, [sp, #72]	; 0x48
   17e34:	2900      	cmp	r1, #0
   17e36:	d001      	beq.n	17e3c <_vfprintf_r+0x6e4>
   17e38:	f000 ffcc 	bl	18dd4 <_vfprintf_r+0x167c>
   17e3c:	2310      	movs	r3, #16
   17e3e:	431c      	orrs	r4, r3
   17e40:	e69a      	b.n	17b78 <_vfprintf_r+0x420>
   17e42:	9312      	str	r3, [sp, #72]	; 0x48
   17e44:	e771      	b.n	17d2a <_vfprintf_r+0x5d2>
   17e46:	9312      	str	r3, [sp, #72]	; 0x48
   17e48:	e758      	b.n	17cfc <_vfprintf_r+0x5a4>
   17e4a:	9312      	str	r3, [sp, #72]	; 0x48
   17e4c:	2900      	cmp	r1, #0
   17e4e:	d001      	beq.n	17e54 <_vfprintf_r+0x6fc>
   17e50:	f000 ffd3 	bl	18dfa <_vfprintf_r+0x16a2>
   17e54:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17e56:	2b00      	cmp	r3, #0
   17e58:	d100      	bne.n	17e5c <_vfprintf_r+0x704>
   17e5a:	e18d      	b.n	18178 <_vfprintf_r+0xa20>
   17e5c:	ad28      	add	r5, sp, #160	; 0xa0
   17e5e:	702b      	strb	r3, [r5, #0]
   17e60:	2300      	movs	r3, #0
   17e62:	aa16      	add	r2, sp, #88	; 0x58
   17e64:	77d3      	strb	r3, [r2, #31]
   17e66:	9409      	str	r4, [sp, #36]	; 0x24
   17e68:	e678      	b.n	17b5c <_vfprintf_r+0x404>
   17e6a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   17e6c:	990a      	ldr	r1, [sp, #40]	; 0x28
   17e6e:	6813      	ldr	r3, [r2, #0]
   17e70:	6019      	str	r1, [r3, #0]
   17e72:	0013      	movs	r3, r2
   17e74:	3304      	adds	r3, #4
   17e76:	930f      	str	r3, [sp, #60]	; 0x3c
   17e78:	e4bc      	b.n	177f4 <_vfprintf_r+0x9c>
   17e7a:	68bc      	ldr	r4, [r7, #8]
   17e7c:	4643      	mov	r3, r8
   17e7e:	2b00      	cmp	r3, #0
   17e80:	d00f      	beq.n	17ea2 <_vfprintf_r+0x74a>
   17e82:	aa16      	add	r2, sp, #88	; 0x58
   17e84:	231f      	movs	r3, #31
   17e86:	4694      	mov	ip, r2
   17e88:	4463      	add	r3, ip
   17e8a:	6033      	str	r3, [r6, #0]
   17e8c:	2301      	movs	r3, #1
   17e8e:	6073      	str	r3, [r6, #4]
   17e90:	687b      	ldr	r3, [r7, #4]
   17e92:	3401      	adds	r4, #1
   17e94:	3301      	adds	r3, #1
   17e96:	60bc      	str	r4, [r7, #8]
   17e98:	607b      	str	r3, [r7, #4]
   17e9a:	2b07      	cmp	r3, #7
   17e9c:	dd00      	ble.n	17ea0 <_vfprintf_r+0x748>
   17e9e:	e203      	b.n	182a8 <_vfprintf_r+0xb50>
   17ea0:	3608      	adds	r6, #8
   17ea2:	464b      	mov	r3, r9
   17ea4:	2b00      	cmp	r3, #0
   17ea6:	d00c      	beq.n	17ec2 <_vfprintf_r+0x76a>
   17ea8:	ab1e      	add	r3, sp, #120	; 0x78
   17eaa:	6033      	str	r3, [r6, #0]
   17eac:	2302      	movs	r3, #2
   17eae:	6073      	str	r3, [r6, #4]
   17eb0:	687b      	ldr	r3, [r7, #4]
   17eb2:	3402      	adds	r4, #2
   17eb4:	3301      	adds	r3, #1
   17eb6:	60bc      	str	r4, [r7, #8]
   17eb8:	607b      	str	r3, [r7, #4]
   17eba:	2b07      	cmp	r3, #7
   17ebc:	dd00      	ble.n	17ec0 <_vfprintf_r+0x768>
   17ebe:	e1fd      	b.n	182bc <_vfprintf_r+0xb64>
   17ec0:	3608      	adds	r6, #8
   17ec2:	9b10      	ldr	r3, [sp, #64]	; 0x40
   17ec4:	2b80      	cmp	r3, #128	; 0x80
   17ec6:	d100      	bne.n	17eca <_vfprintf_r+0x772>
   17ec8:	e173      	b.n	181b2 <_vfprintf_r+0xa5a>
   17eca:	4653      	mov	r3, sl
   17ecc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   17ece:	1a9d      	subs	r5, r3, r2
   17ed0:	2d00      	cmp	r5, #0
   17ed2:	dd32      	ble.n	17f3a <_vfprintf_r+0x7e2>
   17ed4:	4a2f      	ldr	r2, [pc, #188]	; (17f94 <_vfprintf_r+0x83c>)
   17ed6:	687b      	ldr	r3, [r7, #4]
   17ed8:	4691      	mov	r9, r2
   17eda:	2d10      	cmp	r5, #16
   17edc:	dd22      	ble.n	17f24 <_vfprintf_r+0x7cc>
   17ede:	2210      	movs	r2, #16
   17ee0:	4692      	mov	sl, r2
   17ee2:	0022      	movs	r2, r4
   17ee4:	465c      	mov	r4, fp
   17ee6:	e003      	b.n	17ef0 <_vfprintf_r+0x798>
   17ee8:	3d10      	subs	r5, #16
   17eea:	3608      	adds	r6, #8
   17eec:	2d10      	cmp	r5, #16
   17eee:	dd17      	ble.n	17f20 <_vfprintf_r+0x7c8>
   17ef0:	4649      	mov	r1, r9
   17ef2:	6031      	str	r1, [r6, #0]
   17ef4:	4651      	mov	r1, sl
   17ef6:	3210      	adds	r2, #16
   17ef8:	3301      	adds	r3, #1
   17efa:	6071      	str	r1, [r6, #4]
   17efc:	60ba      	str	r2, [r7, #8]
   17efe:	607b      	str	r3, [r7, #4]
   17f00:	2b07      	cmp	r3, #7
   17f02:	ddf1      	ble.n	17ee8 <_vfprintf_r+0x790>
   17f04:	003a      	movs	r2, r7
   17f06:	0021      	movs	r1, r4
   17f08:	9806      	ldr	r0, [sp, #24]
   17f0a:	f003 ff3d 	bl	1bd88 <__sprint_r>
   17f0e:	2800      	cmp	r0, #0
   17f10:	d000      	beq.n	17f14 <_vfprintf_r+0x7bc>
   17f12:	e18a      	b.n	1822a <_vfprintf_r+0xad2>
   17f14:	3d10      	subs	r5, #16
   17f16:	68ba      	ldr	r2, [r7, #8]
   17f18:	687b      	ldr	r3, [r7, #4]
   17f1a:	ae32      	add	r6, sp, #200	; 0xc8
   17f1c:	2d10      	cmp	r5, #16
   17f1e:	dce7      	bgt.n	17ef0 <_vfprintf_r+0x798>
   17f20:	46a3      	mov	fp, r4
   17f22:	0014      	movs	r4, r2
   17f24:	464a      	mov	r2, r9
   17f26:	1964      	adds	r4, r4, r5
   17f28:	3301      	adds	r3, #1
   17f2a:	6032      	str	r2, [r6, #0]
   17f2c:	6075      	str	r5, [r6, #4]
   17f2e:	60bc      	str	r4, [r7, #8]
   17f30:	607b      	str	r3, [r7, #4]
   17f32:	2b07      	cmp	r3, #7
   17f34:	dd00      	ble.n	17f38 <_vfprintf_r+0x7e0>
   17f36:	e1ad      	b.n	18294 <_vfprintf_r+0xb3c>
   17f38:	3608      	adds	r6, #8
   17f3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   17f3c:	05db      	lsls	r3, r3, #23
   17f3e:	d500      	bpl.n	17f42 <_vfprintf_r+0x7ea>
   17f40:	e0be      	b.n	180c0 <_vfprintf_r+0x968>
   17f42:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17f44:	6033      	str	r3, [r6, #0]
   17f46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   17f48:	469c      	mov	ip, r3
   17f4a:	6073      	str	r3, [r6, #4]
   17f4c:	687b      	ldr	r3, [r7, #4]
   17f4e:	4464      	add	r4, ip
   17f50:	3301      	adds	r3, #1
   17f52:	60bc      	str	r4, [r7, #8]
   17f54:	607b      	str	r3, [r7, #4]
   17f56:	2b07      	cmp	r3, #7
   17f58:	dd00      	ble.n	17f5c <_vfprintf_r+0x804>
   17f5a:	e0a6      	b.n	180aa <_vfprintf_r+0x952>
   17f5c:	3608      	adds	r6, #8
   17f5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   17f60:	075b      	lsls	r3, r3, #29
   17f62:	d54a      	bpl.n	17ffa <_vfprintf_r+0x8a2>
   17f64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   17f66:	9a08      	ldr	r2, [sp, #32]
   17f68:	1a9d      	subs	r5, r3, r2
   17f6a:	2d00      	cmp	r5, #0
   17f6c:	dd45      	ble.n	17ffa <_vfprintf_r+0x8a2>
   17f6e:	4a0a      	ldr	r2, [pc, #40]	; (17f98 <_vfprintf_r+0x840>)
   17f70:	687b      	ldr	r3, [r7, #4]
   17f72:	4690      	mov	r8, r2
   17f74:	2d10      	cmp	r5, #16
   17f76:	dd2f      	ble.n	17fd8 <_vfprintf_r+0x880>
   17f78:	2210      	movs	r2, #16
   17f7a:	4691      	mov	r9, r2
   17f7c:	0022      	movs	r2, r4
   17f7e:	465c      	mov	r4, fp
   17f80:	e010      	b.n	17fa4 <_vfprintf_r+0x84c>
   17f82:	46c0      	nop			; (mov r8, r8)
   17f84:	0001dda0 	.word	0x0001dda0
   17f88:	0001dd8c 	.word	0x0001dd8c
   17f8c:	7fefffff 	.word	0x7fefffff
   17f90:	0001dd7c 	.word	0x0001dd7c
   17f94:	0001df50 	.word	0x0001df50
   17f98:	0001df40 	.word	0x0001df40
   17f9c:	3d10      	subs	r5, #16
   17f9e:	3608      	adds	r6, #8
   17fa0:	2d10      	cmp	r5, #16
   17fa2:	dd17      	ble.n	17fd4 <_vfprintf_r+0x87c>
   17fa4:	49d1      	ldr	r1, [pc, #836]	; (182ec <_vfprintf_r+0xb94>)
   17fa6:	3210      	adds	r2, #16
   17fa8:	6031      	str	r1, [r6, #0]
   17faa:	4649      	mov	r1, r9
   17fac:	3301      	adds	r3, #1
   17fae:	6071      	str	r1, [r6, #4]
   17fb0:	60ba      	str	r2, [r7, #8]
   17fb2:	607b      	str	r3, [r7, #4]
   17fb4:	2b07      	cmp	r3, #7
   17fb6:	ddf1      	ble.n	17f9c <_vfprintf_r+0x844>
   17fb8:	003a      	movs	r2, r7
   17fba:	0021      	movs	r1, r4
   17fbc:	9806      	ldr	r0, [sp, #24]
   17fbe:	f003 fee3 	bl	1bd88 <__sprint_r>
   17fc2:	2800      	cmp	r0, #0
   17fc4:	d000      	beq.n	17fc8 <_vfprintf_r+0x870>
   17fc6:	e130      	b.n	1822a <_vfprintf_r+0xad2>
   17fc8:	3d10      	subs	r5, #16
   17fca:	68ba      	ldr	r2, [r7, #8]
   17fcc:	687b      	ldr	r3, [r7, #4]
   17fce:	ae32      	add	r6, sp, #200	; 0xc8
   17fd0:	2d10      	cmp	r5, #16
   17fd2:	dce7      	bgt.n	17fa4 <_vfprintf_r+0x84c>
   17fd4:	46a3      	mov	fp, r4
   17fd6:	0014      	movs	r4, r2
   17fd8:	4642      	mov	r2, r8
   17fda:	1964      	adds	r4, r4, r5
   17fdc:	3301      	adds	r3, #1
   17fde:	c624      	stmia	r6!, {r2, r5}
   17fe0:	60bc      	str	r4, [r7, #8]
   17fe2:	607b      	str	r3, [r7, #4]
   17fe4:	2b07      	cmp	r3, #7
   17fe6:	dd08      	ble.n	17ffa <_vfprintf_r+0x8a2>
   17fe8:	003a      	movs	r2, r7
   17fea:	4659      	mov	r1, fp
   17fec:	9806      	ldr	r0, [sp, #24]
   17fee:	f003 fecb 	bl	1bd88 <__sprint_r>
   17ff2:	2800      	cmp	r0, #0
   17ff4:	d000      	beq.n	17ff8 <_vfprintf_r+0x8a0>
   17ff6:	e13f      	b.n	18278 <_vfprintf_r+0xb20>
   17ff8:	68bc      	ldr	r4, [r7, #8]
   17ffa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   17ffc:	9908      	ldr	r1, [sp, #32]
   17ffe:	428b      	cmp	r3, r1
   18000:	da00      	bge.n	18004 <_vfprintf_r+0x8ac>
   18002:	000b      	movs	r3, r1
   18004:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   18006:	4694      	mov	ip, r2
   18008:	449c      	add	ip, r3
   1800a:	4663      	mov	r3, ip
   1800c:	930a      	str	r3, [sp, #40]	; 0x28
   1800e:	2c00      	cmp	r4, #0
   18010:	d000      	beq.n	18014 <_vfprintf_r+0x8bc>
   18012:	e129      	b.n	18268 <_vfprintf_r+0xb10>
   18014:	2300      	movs	r3, #0
   18016:	ae32      	add	r6, sp, #200	; 0xc8
   18018:	607b      	str	r3, [r7, #4]
   1801a:	f7ff fbeb 	bl	177f4 <_vfprintf_r+0x9c>
   1801e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   18020:	2b01      	cmp	r3, #1
   18022:	dc00      	bgt.n	18026 <_vfprintf_r+0x8ce>
   18024:	e103      	b.n	1822e <_vfprintf_r+0xad6>
   18026:	9b11      	ldr	r3, [sp, #68]	; 0x44
   18028:	3401      	adds	r4, #1
   1802a:	6033      	str	r3, [r6, #0]
   1802c:	2301      	movs	r3, #1
   1802e:	6073      	str	r3, [r6, #4]
   18030:	687b      	ldr	r3, [r7, #4]
   18032:	60bc      	str	r4, [r7, #8]
   18034:	3301      	adds	r3, #1
   18036:	607b      	str	r3, [r7, #4]
   18038:	2b07      	cmp	r3, #7
   1803a:	dd00      	ble.n	1803e <_vfprintf_r+0x8e6>
   1803c:	e2ef      	b.n	1861e <_vfprintf_r+0xec6>
   1803e:	3608      	adds	r6, #8
   18040:	9a18      	ldr	r2, [sp, #96]	; 0x60
   18042:	3301      	adds	r3, #1
   18044:	6032      	str	r2, [r6, #0]
   18046:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   18048:	4698      	mov	r8, r3
   1804a:	4694      	mov	ip, r2
   1804c:	4464      	add	r4, ip
   1804e:	6072      	str	r2, [r6, #4]
   18050:	60bc      	str	r4, [r7, #8]
   18052:	607b      	str	r3, [r7, #4]
   18054:	2b07      	cmp	r3, #7
   18056:	dd00      	ble.n	1805a <_vfprintf_r+0x902>
   18058:	e318      	b.n	1868c <_vfprintf_r+0xf34>
   1805a:	3608      	adds	r6, #8
   1805c:	2200      	movs	r2, #0
   1805e:	2300      	movs	r3, #0
   18060:	9816      	ldr	r0, [sp, #88]	; 0x58
   18062:	9915      	ldr	r1, [sp, #84]	; 0x54
   18064:	f7fd fcb8 	bl	159d8 <__aeabi_dcmpeq>
   18068:	2800      	cmp	r0, #0
   1806a:	d000      	beq.n	1806e <_vfprintf_r+0x916>
   1806c:	e1f4      	b.n	18458 <_vfprintf_r+0xd00>
   1806e:	9d11      	ldr	r5, [sp, #68]	; 0x44
   18070:	9b14      	ldr	r3, [sp, #80]	; 0x50
   18072:	3501      	adds	r5, #1
   18074:	3b01      	subs	r3, #1
   18076:	6035      	str	r5, [r6, #0]
   18078:	6073      	str	r3, [r6, #4]
   1807a:	18e4      	adds	r4, r4, r3
   1807c:	2301      	movs	r3, #1
   1807e:	469c      	mov	ip, r3
   18080:	44e0      	add	r8, ip
   18082:	4643      	mov	r3, r8
   18084:	60bc      	str	r4, [r7, #8]
   18086:	607b      	str	r3, [r7, #4]
   18088:	2b07      	cmp	r3, #7
   1808a:	dd00      	ble.n	1808e <_vfprintf_r+0x936>
   1808c:	e0e0      	b.n	18250 <_vfprintf_r+0xaf8>
   1808e:	3608      	adds	r6, #8
   18090:	ab21      	add	r3, sp, #132	; 0x84
   18092:	6033      	str	r3, [r6, #0]
   18094:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   18096:	469c      	mov	ip, r3
   18098:	6073      	str	r3, [r6, #4]
   1809a:	4643      	mov	r3, r8
   1809c:	4464      	add	r4, ip
   1809e:	3301      	adds	r3, #1
   180a0:	60bc      	str	r4, [r7, #8]
   180a2:	607b      	str	r3, [r7, #4]
   180a4:	2b07      	cmp	r3, #7
   180a6:	dc00      	bgt.n	180aa <_vfprintf_r+0x952>
   180a8:	e758      	b.n	17f5c <_vfprintf_r+0x804>
   180aa:	003a      	movs	r2, r7
   180ac:	4659      	mov	r1, fp
   180ae:	9806      	ldr	r0, [sp, #24]
   180b0:	f003 fe6a 	bl	1bd88 <__sprint_r>
   180b4:	2800      	cmp	r0, #0
   180b6:	d000      	beq.n	180ba <_vfprintf_r+0x962>
   180b8:	e0de      	b.n	18278 <_vfprintf_r+0xb20>
   180ba:	68bc      	ldr	r4, [r7, #8]
   180bc:	ae32      	add	r6, sp, #200	; 0xc8
   180be:	e74e      	b.n	17f5e <_vfprintf_r+0x806>
   180c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
   180c2:	2b65      	cmp	r3, #101	; 0x65
   180c4:	ddab      	ble.n	1801e <_vfprintf_r+0x8c6>
   180c6:	2200      	movs	r2, #0
   180c8:	2300      	movs	r3, #0
   180ca:	9816      	ldr	r0, [sp, #88]	; 0x58
   180cc:	9915      	ldr	r1, [sp, #84]	; 0x54
   180ce:	f7fd fc83 	bl	159d8 <__aeabi_dcmpeq>
   180d2:	2800      	cmp	r0, #0
   180d4:	d100      	bne.n	180d8 <_vfprintf_r+0x980>
   180d6:	e134      	b.n	18342 <_vfprintf_r+0xbea>
   180d8:	4b85      	ldr	r3, [pc, #532]	; (182f0 <_vfprintf_r+0xb98>)
   180da:	3401      	adds	r4, #1
   180dc:	6033      	str	r3, [r6, #0]
   180de:	2301      	movs	r3, #1
   180e0:	6073      	str	r3, [r6, #4]
   180e2:	687b      	ldr	r3, [r7, #4]
   180e4:	60bc      	str	r4, [r7, #8]
   180e6:	3301      	adds	r3, #1
   180e8:	607b      	str	r3, [r7, #4]
   180ea:	2b07      	cmp	r3, #7
   180ec:	dd00      	ble.n	180f0 <_vfprintf_r+0x998>
   180ee:	e3dc      	b.n	188aa <_vfprintf_r+0x1152>
   180f0:	3608      	adds	r6, #8
   180f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   180f4:	9a14      	ldr	r2, [sp, #80]	; 0x50
   180f6:	4293      	cmp	r3, r2
   180f8:	db03      	blt.n	18102 <_vfprintf_r+0x9aa>
   180fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
   180fc:	07db      	lsls	r3, r3, #31
   180fe:	d400      	bmi.n	18102 <_vfprintf_r+0x9aa>
   18100:	e3b7      	b.n	18872 <_vfprintf_r+0x111a>
   18102:	9b18      	ldr	r3, [sp, #96]	; 0x60
   18104:	68ba      	ldr	r2, [r7, #8]
   18106:	6033      	str	r3, [r6, #0]
   18108:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   1810a:	469c      	mov	ip, r3
   1810c:	6073      	str	r3, [r6, #4]
   1810e:	687b      	ldr	r3, [r7, #4]
   18110:	4462      	add	r2, ip
   18112:	3301      	adds	r3, #1
   18114:	0014      	movs	r4, r2
   18116:	60ba      	str	r2, [r7, #8]
   18118:	607b      	str	r3, [r7, #4]
   1811a:	2b07      	cmp	r3, #7
   1811c:	dd01      	ble.n	18122 <_vfprintf_r+0x9ca>
   1811e:	f000 fc19 	bl	18954 <_vfprintf_r+0x11fc>
   18122:	3608      	adds	r6, #8
   18124:	9b14      	ldr	r3, [sp, #80]	; 0x50
   18126:	1e5d      	subs	r5, r3, #1
   18128:	2d00      	cmp	r5, #0
   1812a:	dc00      	bgt.n	1812e <_vfprintf_r+0x9d6>
   1812c:	e717      	b.n	17f5e <_vfprintf_r+0x806>
   1812e:	4a71      	ldr	r2, [pc, #452]	; (182f4 <_vfprintf_r+0xb9c>)
   18130:	687b      	ldr	r3, [r7, #4]
   18132:	4691      	mov	r9, r2
   18134:	2d10      	cmp	r5, #16
   18136:	dc00      	bgt.n	1813a <_vfprintf_r+0x9e2>
   18138:	e1c3      	b.n	184c2 <_vfprintf_r+0xd6a>
   1813a:	2210      	movs	r2, #16
   1813c:	4690      	mov	r8, r2
   1813e:	0022      	movs	r2, r4
   18140:	464c      	mov	r4, r9
   18142:	46d9      	mov	r9, fp
   18144:	e004      	b.n	18150 <_vfprintf_r+0x9f8>
   18146:	3608      	adds	r6, #8
   18148:	3d10      	subs	r5, #16
   1814a:	2d10      	cmp	r5, #16
   1814c:	dc00      	bgt.n	18150 <_vfprintf_r+0x9f8>
   1814e:	e37c      	b.n	1884a <_vfprintf_r+0x10f2>
   18150:	4641      	mov	r1, r8
   18152:	3210      	adds	r2, #16
   18154:	3301      	adds	r3, #1
   18156:	6034      	str	r4, [r6, #0]
   18158:	6071      	str	r1, [r6, #4]
   1815a:	60ba      	str	r2, [r7, #8]
   1815c:	607b      	str	r3, [r7, #4]
   1815e:	2b07      	cmp	r3, #7
   18160:	ddf1      	ble.n	18146 <_vfprintf_r+0x9ee>
   18162:	003a      	movs	r2, r7
   18164:	4649      	mov	r1, r9
   18166:	9806      	ldr	r0, [sp, #24]
   18168:	f003 fe0e 	bl	1bd88 <__sprint_r>
   1816c:	2800      	cmp	r0, #0
   1816e:	d10b      	bne.n	18188 <_vfprintf_r+0xa30>
   18170:	68ba      	ldr	r2, [r7, #8]
   18172:	687b      	ldr	r3, [r7, #4]
   18174:	ae32      	add	r6, sp, #200	; 0xc8
   18176:	e7e7      	b.n	18148 <_vfprintf_r+0x9f0>
   18178:	68bb      	ldr	r3, [r7, #8]
   1817a:	46d9      	mov	r9, fp
   1817c:	2b00      	cmp	r3, #0
   1817e:	d001      	beq.n	18184 <_vfprintf_r+0xa2c>
   18180:	f000 fd4c 	bl	18c1c <_vfprintf_r+0x14c4>
   18184:	2300      	movs	r3, #0
   18186:	607b      	str	r3, [r7, #4]
   18188:	464b      	mov	r3, r9
   1818a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   1818c:	07db      	lsls	r3, r3, #31
   1818e:	d40d      	bmi.n	181ac <_vfprintf_r+0xa54>
   18190:	464b      	mov	r3, r9
   18192:	899b      	ldrh	r3, [r3, #12]
   18194:	059a      	lsls	r2, r3, #22
   18196:	d505      	bpl.n	181a4 <_vfprintf_r+0xa4c>
   18198:	065b      	lsls	r3, r3, #25
   1819a:	d401      	bmi.n	181a0 <_vfprintf_r+0xa48>
   1819c:	f7ff fb8d 	bl	178ba <_vfprintf_r+0x162>
   181a0:	f7ff fb88 	bl	178b4 <_vfprintf_r+0x15c>
   181a4:	464b      	mov	r3, r9
   181a6:	6d98      	ldr	r0, [r3, #88]	; 0x58
   181a8:	f002 fbc8 	bl	1a93c <__retarget_lock_release_recursive>
   181ac:	464b      	mov	r3, r9
   181ae:	899b      	ldrh	r3, [r3, #12]
   181b0:	e7f2      	b.n	18198 <_vfprintf_r+0xa40>
   181b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   181b4:	9a08      	ldr	r2, [sp, #32]
   181b6:	1a9d      	subs	r5, r3, r2
   181b8:	2d00      	cmp	r5, #0
   181ba:	dc00      	bgt.n	181be <_vfprintf_r+0xa66>
   181bc:	e685      	b.n	17eca <_vfprintf_r+0x772>
   181be:	4a4d      	ldr	r2, [pc, #308]	; (182f4 <_vfprintf_r+0xb9c>)
   181c0:	687b      	ldr	r3, [r7, #4]
   181c2:	4691      	mov	r9, r2
   181c4:	2d10      	cmp	r5, #16
   181c6:	dd24      	ble.n	18212 <_vfprintf_r+0xaba>
   181c8:	2210      	movs	r2, #16
   181ca:	0021      	movs	r1, r4
   181cc:	4690      	mov	r8, r2
   181ce:	465c      	mov	r4, fp
   181d0:	0032      	movs	r2, r6
   181d2:	464e      	mov	r6, r9
   181d4:	e003      	b.n	181de <_vfprintf_r+0xa86>
   181d6:	3d10      	subs	r5, #16
   181d8:	3208      	adds	r2, #8
   181da:	2d10      	cmp	r5, #16
   181dc:	dd15      	ble.n	1820a <_vfprintf_r+0xab2>
   181de:	4640      	mov	r0, r8
   181e0:	3110      	adds	r1, #16
   181e2:	3301      	adds	r3, #1
   181e4:	6016      	str	r6, [r2, #0]
   181e6:	6050      	str	r0, [r2, #4]
   181e8:	60b9      	str	r1, [r7, #8]
   181ea:	607b      	str	r3, [r7, #4]
   181ec:	2b07      	cmp	r3, #7
   181ee:	ddf2      	ble.n	181d6 <_vfprintf_r+0xa7e>
   181f0:	003a      	movs	r2, r7
   181f2:	0021      	movs	r1, r4
   181f4:	9806      	ldr	r0, [sp, #24]
   181f6:	f003 fdc7 	bl	1bd88 <__sprint_r>
   181fa:	2800      	cmp	r0, #0
   181fc:	d115      	bne.n	1822a <_vfprintf_r+0xad2>
   181fe:	3d10      	subs	r5, #16
   18200:	68b9      	ldr	r1, [r7, #8]
   18202:	687b      	ldr	r3, [r7, #4]
   18204:	aa32      	add	r2, sp, #200	; 0xc8
   18206:	2d10      	cmp	r5, #16
   18208:	dce9      	bgt.n	181de <_vfprintf_r+0xa86>
   1820a:	46a3      	mov	fp, r4
   1820c:	46b1      	mov	r9, r6
   1820e:	000c      	movs	r4, r1
   18210:	0016      	movs	r6, r2
   18212:	464a      	mov	r2, r9
   18214:	1964      	adds	r4, r4, r5
   18216:	3301      	adds	r3, #1
   18218:	6032      	str	r2, [r6, #0]
   1821a:	6075      	str	r5, [r6, #4]
   1821c:	60bc      	str	r4, [r7, #8]
   1821e:	607b      	str	r3, [r7, #4]
   18220:	2b07      	cmp	r3, #7
   18222:	dd00      	ble.n	18226 <_vfprintf_r+0xace>
   18224:	e263      	b.n	186ee <_vfprintf_r+0xf96>
   18226:	3608      	adds	r6, #8
   18228:	e64f      	b.n	17eca <_vfprintf_r+0x772>
   1822a:	46a1      	mov	r9, r4
   1822c:	e7ac      	b.n	18188 <_vfprintf_r+0xa30>
   1822e:	2301      	movs	r3, #1
   18230:	9a09      	ldr	r2, [sp, #36]	; 0x24
   18232:	4213      	tst	r3, r2
   18234:	d000      	beq.n	18238 <_vfprintf_r+0xae0>
   18236:	e6f6      	b.n	18026 <_vfprintf_r+0x8ce>
   18238:	6073      	str	r3, [r6, #4]
   1823a:	687b      	ldr	r3, [r7, #4]
   1823c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1823e:	3301      	adds	r3, #1
   18240:	3401      	adds	r4, #1
   18242:	6032      	str	r2, [r6, #0]
   18244:	60bc      	str	r4, [r7, #8]
   18246:	4698      	mov	r8, r3
   18248:	607b      	str	r3, [r7, #4]
   1824a:	2b07      	cmp	r3, #7
   1824c:	dc00      	bgt.n	18250 <_vfprintf_r+0xaf8>
   1824e:	e71e      	b.n	1808e <_vfprintf_r+0x936>
   18250:	003a      	movs	r2, r7
   18252:	4659      	mov	r1, fp
   18254:	9806      	ldr	r0, [sp, #24]
   18256:	f003 fd97 	bl	1bd88 <__sprint_r>
   1825a:	2800      	cmp	r0, #0
   1825c:	d10c      	bne.n	18278 <_vfprintf_r+0xb20>
   1825e:	687b      	ldr	r3, [r7, #4]
   18260:	68bc      	ldr	r4, [r7, #8]
   18262:	4698      	mov	r8, r3
   18264:	ae32      	add	r6, sp, #200	; 0xc8
   18266:	e713      	b.n	18090 <_vfprintf_r+0x938>
   18268:	003a      	movs	r2, r7
   1826a:	4659      	mov	r1, fp
   1826c:	9806      	ldr	r0, [sp, #24]
   1826e:	f003 fd8b 	bl	1bd88 <__sprint_r>
   18272:	2800      	cmp	r0, #0
   18274:	d100      	bne.n	18278 <_vfprintf_r+0xb20>
   18276:	e6cd      	b.n	18014 <_vfprintf_r+0x8bc>
   18278:	46d9      	mov	r9, fp
   1827a:	e785      	b.n	18188 <_vfprintf_r+0xa30>
   1827c:	9c09      	ldr	r4, [sp, #36]	; 0x24
   1827e:	2b01      	cmp	r3, #1
   18280:	d100      	bne.n	18284 <_vfprintf_r+0xb2c>
   18282:	e148      	b.n	18516 <_vfprintf_r+0xdbe>
   18284:	2b02      	cmp	r3, #2
   18286:	d123      	bne.n	182d0 <_vfprintf_r+0xb78>
   18288:	9409      	str	r4, [sp, #36]	; 0x24
   1828a:	2300      	movs	r3, #0
   1828c:	2400      	movs	r4, #0
   1828e:	930c      	str	r3, [sp, #48]	; 0x30
   18290:	940d      	str	r4, [sp, #52]	; 0x34
   18292:	e4a1      	b.n	17bd8 <_vfprintf_r+0x480>
   18294:	003a      	movs	r2, r7
   18296:	4659      	mov	r1, fp
   18298:	9806      	ldr	r0, [sp, #24]
   1829a:	f003 fd75 	bl	1bd88 <__sprint_r>
   1829e:	2800      	cmp	r0, #0
   182a0:	d1ea      	bne.n	18278 <_vfprintf_r+0xb20>
   182a2:	68bc      	ldr	r4, [r7, #8]
   182a4:	ae32      	add	r6, sp, #200	; 0xc8
   182a6:	e648      	b.n	17f3a <_vfprintf_r+0x7e2>
   182a8:	003a      	movs	r2, r7
   182aa:	4659      	mov	r1, fp
   182ac:	9806      	ldr	r0, [sp, #24]
   182ae:	f003 fd6b 	bl	1bd88 <__sprint_r>
   182b2:	2800      	cmp	r0, #0
   182b4:	d1e0      	bne.n	18278 <_vfprintf_r+0xb20>
   182b6:	68bc      	ldr	r4, [r7, #8]
   182b8:	ae32      	add	r6, sp, #200	; 0xc8
   182ba:	e5f2      	b.n	17ea2 <_vfprintf_r+0x74a>
   182bc:	003a      	movs	r2, r7
   182be:	4659      	mov	r1, fp
   182c0:	9806      	ldr	r0, [sp, #24]
   182c2:	f003 fd61 	bl	1bd88 <__sprint_r>
   182c6:	2800      	cmp	r0, #0
   182c8:	d1d6      	bne.n	18278 <_vfprintf_r+0xb20>
   182ca:	68bc      	ldr	r4, [r7, #8]
   182cc:	ae32      	add	r6, sp, #200	; 0xc8
   182ce:	e5f8      	b.n	17ec2 <_vfprintf_r+0x76a>
   182d0:	9409      	str	r4, [sp, #36]	; 0x24
   182d2:	2300      	movs	r3, #0
   182d4:	2400      	movs	r4, #0
   182d6:	930c      	str	r3, [sp, #48]	; 0x30
   182d8:	940d      	str	r4, [sp, #52]	; 0x34
   182da:	980c      	ldr	r0, [sp, #48]	; 0x30
   182dc:	990d      	ldr	r1, [sp, #52]	; 0x34
   182de:	4653      	mov	r3, sl
   182e0:	aa32      	add	r2, sp, #200	; 0xc8
   182e2:	4691      	mov	r9, r2
   182e4:	9308      	str	r3, [sp, #32]
   182e6:	46b2      	mov	sl, r6
   182e8:	e007      	b.n	182fa <_vfprintf_r+0xba2>
   182ea:	46c0      	nop			; (mov r8, r8)
   182ec:	0001df40 	.word	0x0001df40
   182f0:	0001d368 	.word	0x0001d368
   182f4:	0001df50 	.word	0x0001df50
   182f8:	46a1      	mov	r9, r4
   182fa:	074a      	lsls	r2, r1, #29
   182fc:	4694      	mov	ip, r2
   182fe:	464b      	mov	r3, r9
   18300:	4665      	mov	r5, ip
   18302:	1e5c      	subs	r4, r3, #1
   18304:	08c6      	lsrs	r6, r0, #3
   18306:	2307      	movs	r3, #7
   18308:	08ca      	lsrs	r2, r1, #3
   1830a:	4335      	orrs	r5, r6
   1830c:	0011      	movs	r1, r2
   1830e:	002a      	movs	r2, r5
   18310:	4003      	ands	r3, r0
   18312:	3330      	adds	r3, #48	; 0x30
   18314:	7023      	strb	r3, [r4, #0]
   18316:	0028      	movs	r0, r5
   18318:	430a      	orrs	r2, r1
   1831a:	d1ed      	bne.n	182f8 <_vfprintf_r+0xba0>
   1831c:	900c      	str	r0, [sp, #48]	; 0x30
   1831e:	910d      	str	r1, [sp, #52]	; 0x34
   18320:	9908      	ldr	r1, [sp, #32]
   18322:	4656      	mov	r6, sl
   18324:	468a      	mov	sl, r1
   18326:	9909      	ldr	r1, [sp, #36]	; 0x24
   18328:	464a      	mov	r2, r9
   1832a:	9411      	str	r4, [sp, #68]	; 0x44
   1832c:	07c9      	lsls	r1, r1, #31
   1832e:	d500      	bpl.n	18332 <_vfprintf_r+0xbda>
   18330:	e0e0      	b.n	184f4 <_vfprintf_r+0xd9c>
   18332:	ab32      	add	r3, sp, #200	; 0xc8
   18334:	1b1b      	subs	r3, r3, r4
   18336:	930e      	str	r3, [sp, #56]	; 0x38
   18338:	f7ff fb7b 	bl	17a32 <_vfprintf_r+0x2da>
   1833c:	9c07      	ldr	r4, [sp, #28]
   1833e:	f7ff fa7d 	bl	1783c <_vfprintf_r+0xe4>
   18342:	981f      	ldr	r0, [sp, #124]	; 0x7c
   18344:	2800      	cmp	r0, #0
   18346:	dc00      	bgt.n	1834a <_vfprintf_r+0xbf2>
   18348:	e2b9      	b.n	188be <_vfprintf_r+0x1166>
   1834a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   1834c:	9914      	ldr	r1, [sp, #80]	; 0x50
   1834e:	0013      	movs	r3, r2
   18350:	4690      	mov	r8, r2
   18352:	428b      	cmp	r3, r1
   18354:	dd00      	ble.n	18358 <_vfprintf_r+0xc00>
   18356:	4688      	mov	r8, r1
   18358:	4643      	mov	r3, r8
   1835a:	2b00      	cmp	r3, #0
   1835c:	dd0c      	ble.n	18378 <_vfprintf_r+0xc20>
   1835e:	9b11      	ldr	r3, [sp, #68]	; 0x44
   18360:	4444      	add	r4, r8
   18362:	6033      	str	r3, [r6, #0]
   18364:	4643      	mov	r3, r8
   18366:	6073      	str	r3, [r6, #4]
   18368:	687b      	ldr	r3, [r7, #4]
   1836a:	60bc      	str	r4, [r7, #8]
   1836c:	3301      	adds	r3, #1
   1836e:	607b      	str	r3, [r7, #4]
   18370:	2b07      	cmp	r3, #7
   18372:	dd00      	ble.n	18376 <_vfprintf_r+0xc1e>
   18374:	e389      	b.n	18a8a <_vfprintf_r+0x1332>
   18376:	3608      	adds	r6, #8
   18378:	4643      	mov	r3, r8
   1837a:	43db      	mvns	r3, r3
   1837c:	4642      	mov	r2, r8
   1837e:	17db      	asrs	r3, r3, #31
   18380:	4013      	ands	r3, r2
   18382:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   18384:	1ad3      	subs	r3, r2, r3
   18386:	4698      	mov	r8, r3
   18388:	2b00      	cmp	r3, #0
   1838a:	dc00      	bgt.n	1838e <_vfprintf_r+0xc36>
   1838c:	e0eb      	b.n	18566 <_vfprintf_r+0xe0e>
   1838e:	2b10      	cmp	r3, #16
   18390:	dc01      	bgt.n	18396 <_vfprintf_r+0xc3e>
   18392:	f000 fcd9 	bl	18d48 <_vfprintf_r+0x15f0>
   18396:	4adc      	ldr	r2, [pc, #880]	; (18708 <_vfprintf_r+0xfb0>)
   18398:	687b      	ldr	r3, [r7, #4]
   1839a:	4691      	mov	r9, r2
   1839c:	2210      	movs	r2, #16
   1839e:	464d      	mov	r5, r9
   183a0:	4692      	mov	sl, r2
   183a2:	0022      	movs	r2, r4
   183a4:	4644      	mov	r4, r8
   183a6:	46d8      	mov	r8, fp
   183a8:	e004      	b.n	183b4 <_vfprintf_r+0xc5c>
   183aa:	3608      	adds	r6, #8
   183ac:	3c10      	subs	r4, #16
   183ae:	2c10      	cmp	r4, #16
   183b0:	dc00      	bgt.n	183b4 <_vfprintf_r+0xc5c>
   183b2:	e0bf      	b.n	18534 <_vfprintf_r+0xddc>
   183b4:	4651      	mov	r1, sl
   183b6:	3210      	adds	r2, #16
   183b8:	3301      	adds	r3, #1
   183ba:	6035      	str	r5, [r6, #0]
   183bc:	6071      	str	r1, [r6, #4]
   183be:	60ba      	str	r2, [r7, #8]
   183c0:	607b      	str	r3, [r7, #4]
   183c2:	2b07      	cmp	r3, #7
   183c4:	ddf1      	ble.n	183aa <_vfprintf_r+0xc52>
   183c6:	003a      	movs	r2, r7
   183c8:	4641      	mov	r1, r8
   183ca:	9806      	ldr	r0, [sp, #24]
   183cc:	f003 fcdc 	bl	1bd88 <__sprint_r>
   183d0:	2800      	cmp	r0, #0
   183d2:	d000      	beq.n	183d6 <_vfprintf_r+0xc7e>
   183d4:	e3b6      	b.n	18b44 <_vfprintf_r+0x13ec>
   183d6:	68ba      	ldr	r2, [r7, #8]
   183d8:	687b      	ldr	r3, [r7, #4]
   183da:	ae32      	add	r6, sp, #200	; 0xc8
   183dc:	e7e6      	b.n	183ac <_vfprintf_r+0xc54>
   183de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   183e0:	2b00      	cmp	r3, #0
   183e2:	d100      	bne.n	183e6 <_vfprintf_r+0xc8e>
   183e4:	e092      	b.n	1850c <_vfprintf_r+0xdb4>
   183e6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   183e8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   183ea:	ab32      	add	r3, sp, #200	; 0xc8
   183ec:	46b1      	mov	r9, r6
   183ee:	001e      	movs	r6, r3
   183f0:	0020      	movs	r0, r4
   183f2:	0029      	movs	r1, r5
   183f4:	220a      	movs	r2, #10
   183f6:	2300      	movs	r3, #0
   183f8:	f7fa fcfc 	bl	12df4 <__aeabi_uldivmod>
   183fc:	3e01      	subs	r6, #1
   183fe:	3230      	adds	r2, #48	; 0x30
   18400:	7032      	strb	r2, [r6, #0]
   18402:	2300      	movs	r3, #0
   18404:	0020      	movs	r0, r4
   18406:	0029      	movs	r1, r5
   18408:	220a      	movs	r2, #10
   1840a:	f7fa fcf3 	bl	12df4 <__aeabi_uldivmod>
   1840e:	0003      	movs	r3, r0
   18410:	0004      	movs	r4, r0
   18412:	000d      	movs	r5, r1
   18414:	430b      	orrs	r3, r1
   18416:	d1eb      	bne.n	183f0 <_vfprintf_r+0xc98>
   18418:	0032      	movs	r2, r6
   1841a:	ab32      	add	r3, sp, #200	; 0xc8
   1841c:	1a9b      	subs	r3, r3, r2
   1841e:	9611      	str	r6, [sp, #68]	; 0x44
   18420:	940c      	str	r4, [sp, #48]	; 0x30
   18422:	950d      	str	r5, [sp, #52]	; 0x34
   18424:	464e      	mov	r6, r9
   18426:	930e      	str	r3, [sp, #56]	; 0x38
   18428:	f7ff fb03 	bl	17a32 <_vfprintf_r+0x2da>
   1842c:	2300      	movs	r3, #0
   1842e:	930e      	str	r3, [sp, #56]	; 0x38
   18430:	ab32      	add	r3, sp, #200	; 0xc8
   18432:	9311      	str	r3, [sp, #68]	; 0x44
   18434:	f7ff fafd 	bl	17a32 <_vfprintf_r+0x2da>
   18438:	003a      	movs	r2, r7
   1843a:	4659      	mov	r1, fp
   1843c:	9806      	ldr	r0, [sp, #24]
   1843e:	f003 fca3 	bl	1bd88 <__sprint_r>
   18442:	2800      	cmp	r0, #0
   18444:	d000      	beq.n	18448 <_vfprintf_r+0xcf0>
   18446:	e717      	b.n	18278 <_vfprintf_r+0xb20>
   18448:	ab16      	add	r3, sp, #88	; 0x58
   1844a:	7fdb      	ldrb	r3, [r3, #31]
   1844c:	68bc      	ldr	r4, [r7, #8]
   1844e:	4698      	mov	r8, r3
   18450:	ae32      	add	r6, sp, #200	; 0xc8
   18452:	e513      	b.n	17e7c <_vfprintf_r+0x724>
   18454:	46b1      	mov	r9, r6
   18456:	e697      	b.n	18188 <_vfprintf_r+0xa30>
   18458:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1845a:	1e5d      	subs	r5, r3, #1
   1845c:	2d00      	cmp	r5, #0
   1845e:	dc00      	bgt.n	18462 <_vfprintf_r+0xd0a>
   18460:	e616      	b.n	18090 <_vfprintf_r+0x938>
   18462:	4ba9      	ldr	r3, [pc, #676]	; (18708 <_vfprintf_r+0xfb0>)
   18464:	4699      	mov	r9, r3
   18466:	2d10      	cmp	r5, #16
   18468:	dc00      	bgt.n	1846c <_vfprintf_r+0xd14>
   1846a:	e10a      	b.n	18682 <_vfprintf_r+0xf2a>
   1846c:	2310      	movs	r3, #16
   1846e:	0022      	movs	r2, r4
   18470:	469a      	mov	sl, r3
   18472:	465c      	mov	r4, fp
   18474:	4643      	mov	r3, r8
   18476:	e004      	b.n	18482 <_vfprintf_r+0xd2a>
   18478:	3608      	adds	r6, #8
   1847a:	3d10      	subs	r5, #16
   1847c:	2d10      	cmp	r5, #16
   1847e:	dc00      	bgt.n	18482 <_vfprintf_r+0xd2a>
   18480:	e0fc      	b.n	1867c <_vfprintf_r+0xf24>
   18482:	4649      	mov	r1, r9
   18484:	6031      	str	r1, [r6, #0]
   18486:	4651      	mov	r1, sl
   18488:	3210      	adds	r2, #16
   1848a:	3301      	adds	r3, #1
   1848c:	6071      	str	r1, [r6, #4]
   1848e:	60ba      	str	r2, [r7, #8]
   18490:	607b      	str	r3, [r7, #4]
   18492:	2b07      	cmp	r3, #7
   18494:	ddf0      	ble.n	18478 <_vfprintf_r+0xd20>
   18496:	003a      	movs	r2, r7
   18498:	0021      	movs	r1, r4
   1849a:	9806      	ldr	r0, [sp, #24]
   1849c:	f003 fc74 	bl	1bd88 <__sprint_r>
   184a0:	2800      	cmp	r0, #0
   184a2:	d000      	beq.n	184a6 <_vfprintf_r+0xd4e>
   184a4:	e6c1      	b.n	1822a <_vfprintf_r+0xad2>
   184a6:	68ba      	ldr	r2, [r7, #8]
   184a8:	687b      	ldr	r3, [r7, #4]
   184aa:	ae32      	add	r6, sp, #200	; 0xc8
   184ac:	e7e5      	b.n	1847a <_vfprintf_r+0xd22>
   184ae:	990c      	ldr	r1, [sp, #48]	; 0x30
   184b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   184b2:	0008      	movs	r0, r1
   184b4:	4310      	orrs	r0, r2
   184b6:	2302      	movs	r3, #2
   184b8:	0002      	movs	r2, r0
   184ba:	f7ff fa93 	bl	179e4 <_vfprintf_r+0x28c>
   184be:	46a3      	mov	fp, r4
   184c0:	0014      	movs	r4, r2
   184c2:	464a      	mov	r2, r9
   184c4:	1964      	adds	r4, r4, r5
   184c6:	3301      	adds	r3, #1
   184c8:	6032      	str	r2, [r6, #0]
   184ca:	6075      	str	r5, [r6, #4]
   184cc:	60bc      	str	r4, [r7, #8]
   184ce:	607b      	str	r3, [r7, #4]
   184d0:	2b07      	cmp	r3, #7
   184d2:	dc00      	bgt.n	184d6 <_vfprintf_r+0xd7e>
   184d4:	e542      	b.n	17f5c <_vfprintf_r+0x804>
   184d6:	e5e8      	b.n	180aa <_vfprintf_r+0x952>
   184d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   184da:	681a      	ldr	r2, [r3, #0]
   184dc:	f7ff fa68 	bl	179b0 <_vfprintf_r+0x258>
   184e0:	6813      	ldr	r3, [r2, #0]
   184e2:	9308      	str	r3, [sp, #32]
   184e4:	f7ff fb57 	bl	17b96 <_vfprintf_r+0x43e>
   184e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   184ea:	681a      	ldr	r2, [r3, #0]
   184ec:	e412      	b.n	17d14 <_vfprintf_r+0x5bc>
   184ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   184f0:	681a      	ldr	r2, [r3, #0]
   184f2:	e426      	b.n	17d42 <_vfprintf_r+0x5ea>
   184f4:	2b30      	cmp	r3, #48	; 0x30
   184f6:	d100      	bne.n	184fa <_vfprintf_r+0xda2>
   184f8:	e23c      	b.n	18974 <_vfprintf_r+0x121c>
   184fa:	2330      	movs	r3, #48	; 0x30
   184fc:	3a02      	subs	r2, #2
   184fe:	7013      	strb	r3, [r2, #0]
   18500:	ab32      	add	r3, sp, #200	; 0xc8
   18502:	1a9b      	subs	r3, r3, r2
   18504:	930e      	str	r3, [sp, #56]	; 0x38
   18506:	9211      	str	r2, [sp, #68]	; 0x44
   18508:	f7ff fa93 	bl	17a32 <_vfprintf_r+0x2da>
   1850c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1850e:	2b09      	cmp	r3, #9
   18510:	d900      	bls.n	18514 <_vfprintf_r+0xdbc>
   18512:	e768      	b.n	183e6 <_vfprintf_r+0xc8e>
   18514:	9c09      	ldr	r4, [sp, #36]	; 0x24
   18516:	2227      	movs	r2, #39	; 0x27
   18518:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1851a:	a928      	add	r1, sp, #160	; 0xa0
   1851c:	3330      	adds	r3, #48	; 0x30
   1851e:	548b      	strb	r3, [r1, r2]
   18520:	2301      	movs	r3, #1
   18522:	aa16      	add	r2, sp, #88	; 0x58
   18524:	4694      	mov	ip, r2
   18526:	930e      	str	r3, [sp, #56]	; 0x38
   18528:	336e      	adds	r3, #110	; 0x6e
   1852a:	4463      	add	r3, ip
   1852c:	9409      	str	r4, [sp, #36]	; 0x24
   1852e:	9311      	str	r3, [sp, #68]	; 0x44
   18530:	f7ff fa7f 	bl	17a32 <_vfprintf_r+0x2da>
   18534:	46c3      	mov	fp, r8
   18536:	46a9      	mov	r9, r5
   18538:	46a0      	mov	r8, r4
   1853a:	0014      	movs	r4, r2
   1853c:	464a      	mov	r2, r9
   1853e:	6032      	str	r2, [r6, #0]
   18540:	4642      	mov	r2, r8
   18542:	4444      	add	r4, r8
   18544:	3301      	adds	r3, #1
   18546:	6072      	str	r2, [r6, #4]
   18548:	60bc      	str	r4, [r7, #8]
   1854a:	607b      	str	r3, [r7, #4]
   1854c:	2b07      	cmp	r3, #7
   1854e:	dc00      	bgt.n	18552 <_vfprintf_r+0xdfa>
   18550:	e18d      	b.n	1886e <_vfprintf_r+0x1116>
   18552:	003a      	movs	r2, r7
   18554:	4659      	mov	r1, fp
   18556:	9806      	ldr	r0, [sp, #24]
   18558:	f003 fc16 	bl	1bd88 <__sprint_r>
   1855c:	2800      	cmp	r0, #0
   1855e:	d000      	beq.n	18562 <_vfprintf_r+0xe0a>
   18560:	e68a      	b.n	18278 <_vfprintf_r+0xb20>
   18562:	68bc      	ldr	r4, [r7, #8]
   18564:	ae32      	add	r6, sp, #200	; 0xc8
   18566:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   18568:	9a14      	ldr	r2, [sp, #80]	; 0x50
   1856a:	4293      	cmp	r3, r2
   1856c:	db00      	blt.n	18570 <_vfprintf_r+0xe18>
   1856e:	e179      	b.n	18864 <_vfprintf_r+0x110c>
   18570:	9a18      	ldr	r2, [sp, #96]	; 0x60
   18572:	6032      	str	r2, [r6, #0]
   18574:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   18576:	4694      	mov	ip, r2
   18578:	6072      	str	r2, [r6, #4]
   1857a:	687a      	ldr	r2, [r7, #4]
   1857c:	4464      	add	r4, ip
   1857e:	3201      	adds	r2, #1
   18580:	60bc      	str	r4, [r7, #8]
   18582:	607a      	str	r2, [r7, #4]
   18584:	2a07      	cmp	r2, #7
   18586:	dd00      	ble.n	1858a <_vfprintf_r+0xe32>
   18588:	e176      	b.n	18878 <_vfprintf_r+0x1120>
   1858a:	3608      	adds	r6, #8
   1858c:	9a14      	ldr	r2, [sp, #80]	; 0x50
   1858e:	9913      	ldr	r1, [sp, #76]	; 0x4c
   18590:	1ad3      	subs	r3, r2, r3
   18592:	1a52      	subs	r2, r2, r1
   18594:	4690      	mov	r8, r2
   18596:	429a      	cmp	r2, r3
   18598:	dd00      	ble.n	1859c <_vfprintf_r+0xe44>
   1859a:	4698      	mov	r8, r3
   1859c:	4642      	mov	r2, r8
   1859e:	2a00      	cmp	r2, #0
   185a0:	dd0f      	ble.n	185c2 <_vfprintf_r+0xe6a>
   185a2:	9913      	ldr	r1, [sp, #76]	; 0x4c
   185a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
   185a6:	468c      	mov	ip, r1
   185a8:	4462      	add	r2, ip
   185aa:	6032      	str	r2, [r6, #0]
   185ac:	4642      	mov	r2, r8
   185ae:	6072      	str	r2, [r6, #4]
   185b0:	687a      	ldr	r2, [r7, #4]
   185b2:	4444      	add	r4, r8
   185b4:	3201      	adds	r2, #1
   185b6:	60bc      	str	r4, [r7, #8]
   185b8:	607a      	str	r2, [r7, #4]
   185ba:	2a07      	cmp	r2, #7
   185bc:	dd00      	ble.n	185c0 <_vfprintf_r+0xe68>
   185be:	e289      	b.n	18ad4 <_vfprintf_r+0x137c>
   185c0:	3608      	adds	r6, #8
   185c2:	4642      	mov	r2, r8
   185c4:	43d5      	mvns	r5, r2
   185c6:	17ed      	asrs	r5, r5, #31
   185c8:	4015      	ands	r5, r2
   185ca:	1b5d      	subs	r5, r3, r5
   185cc:	2d00      	cmp	r5, #0
   185ce:	dc00      	bgt.n	185d2 <_vfprintf_r+0xe7a>
   185d0:	e4c5      	b.n	17f5e <_vfprintf_r+0x806>
   185d2:	4a4d      	ldr	r2, [pc, #308]	; (18708 <_vfprintf_r+0xfb0>)
   185d4:	687b      	ldr	r3, [r7, #4]
   185d6:	4691      	mov	r9, r2
   185d8:	2d10      	cmp	r5, #16
   185da:	dc00      	bgt.n	185de <_vfprintf_r+0xe86>
   185dc:	e771      	b.n	184c2 <_vfprintf_r+0xd6a>
   185de:	2210      	movs	r2, #16
   185e0:	4690      	mov	r8, r2
   185e2:	0022      	movs	r2, r4
   185e4:	465c      	mov	r4, fp
   185e6:	e004      	b.n	185f2 <_vfprintf_r+0xe9a>
   185e8:	3608      	adds	r6, #8
   185ea:	3d10      	subs	r5, #16
   185ec:	2d10      	cmp	r5, #16
   185ee:	dc00      	bgt.n	185f2 <_vfprintf_r+0xe9a>
   185f0:	e765      	b.n	184be <_vfprintf_r+0xd66>
   185f2:	4649      	mov	r1, r9
   185f4:	6031      	str	r1, [r6, #0]
   185f6:	4641      	mov	r1, r8
   185f8:	3210      	adds	r2, #16
   185fa:	3301      	adds	r3, #1
   185fc:	6071      	str	r1, [r6, #4]
   185fe:	60ba      	str	r2, [r7, #8]
   18600:	607b      	str	r3, [r7, #4]
   18602:	2b07      	cmp	r3, #7
   18604:	ddf0      	ble.n	185e8 <_vfprintf_r+0xe90>
   18606:	003a      	movs	r2, r7
   18608:	0021      	movs	r1, r4
   1860a:	9806      	ldr	r0, [sp, #24]
   1860c:	f003 fbbc 	bl	1bd88 <__sprint_r>
   18610:	2800      	cmp	r0, #0
   18612:	d000      	beq.n	18616 <_vfprintf_r+0xebe>
   18614:	e609      	b.n	1822a <_vfprintf_r+0xad2>
   18616:	68ba      	ldr	r2, [r7, #8]
   18618:	687b      	ldr	r3, [r7, #4]
   1861a:	ae32      	add	r6, sp, #200	; 0xc8
   1861c:	e7e5      	b.n	185ea <_vfprintf_r+0xe92>
   1861e:	003a      	movs	r2, r7
   18620:	4659      	mov	r1, fp
   18622:	9806      	ldr	r0, [sp, #24]
   18624:	f003 fbb0 	bl	1bd88 <__sprint_r>
   18628:	2800      	cmp	r0, #0
   1862a:	d000      	beq.n	1862e <_vfprintf_r+0xed6>
   1862c:	e624      	b.n	18278 <_vfprintf_r+0xb20>
   1862e:	68bc      	ldr	r4, [r7, #8]
   18630:	687b      	ldr	r3, [r7, #4]
   18632:	ae32      	add	r6, sp, #200	; 0xc8
   18634:	e504      	b.n	18040 <_vfprintf_r+0x8e8>
   18636:	2307      	movs	r3, #7
   18638:	3207      	adds	r2, #7
   1863a:	439a      	bics	r2, r3
   1863c:	3301      	adds	r3, #1
   1863e:	469c      	mov	ip, r3
   18640:	4494      	add	ip, r2
   18642:	4663      	mov	r3, ip
   18644:	930f      	str	r3, [sp, #60]	; 0x3c
   18646:	6853      	ldr	r3, [r2, #4]
   18648:	6812      	ldr	r2, [r2, #0]
   1864a:	930d      	str	r3, [sp, #52]	; 0x34
   1864c:	920c      	str	r2, [sp, #48]	; 0x30
   1864e:	f7ff faa7 	bl	17ba0 <_vfprintf_r+0x448>
   18652:	2207      	movs	r2, #7
   18654:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   18656:	3307      	adds	r3, #7
   18658:	4393      	bics	r3, r2
   1865a:	3201      	adds	r2, #1
   1865c:	4694      	mov	ip, r2
   1865e:	449c      	add	ip, r3
   18660:	4662      	mov	r2, ip
   18662:	920f      	str	r2, [sp, #60]	; 0x3c
   18664:	681a      	ldr	r2, [r3, #0]
   18666:	685b      	ldr	r3, [r3, #4]
   18668:	0011      	movs	r1, r2
   1866a:	001a      	movs	r2, r3
   1866c:	0008      	movs	r0, r1
   1866e:	4310      	orrs	r0, r2
   18670:	910c      	str	r1, [sp, #48]	; 0x30
   18672:	920d      	str	r2, [sp, #52]	; 0x34
   18674:	2300      	movs	r3, #0
   18676:	0002      	movs	r2, r0
   18678:	f7ff f9b4 	bl	179e4 <_vfprintf_r+0x28c>
   1867c:	46a3      	mov	fp, r4
   1867e:	4698      	mov	r8, r3
   18680:	0014      	movs	r4, r2
   18682:	464b      	mov	r3, r9
   18684:	6075      	str	r5, [r6, #4]
   18686:	6033      	str	r3, [r6, #0]
   18688:	1964      	adds	r4, r4, r5
   1868a:	e4f7      	b.n	1807c <_vfprintf_r+0x924>
   1868c:	003a      	movs	r2, r7
   1868e:	4659      	mov	r1, fp
   18690:	9806      	ldr	r0, [sp, #24]
   18692:	f003 fb79 	bl	1bd88 <__sprint_r>
   18696:	2800      	cmp	r0, #0
   18698:	d000      	beq.n	1869c <_vfprintf_r+0xf44>
   1869a:	e5ed      	b.n	18278 <_vfprintf_r+0xb20>
   1869c:	687b      	ldr	r3, [r7, #4]
   1869e:	68bc      	ldr	r4, [r7, #8]
   186a0:	4698      	mov	r8, r3
   186a2:	ae32      	add	r6, sp, #200	; 0xc8
   186a4:	e4da      	b.n	1805c <_vfprintf_r+0x904>
   186a6:	2207      	movs	r2, #7
   186a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   186aa:	3307      	adds	r3, #7
   186ac:	4393      	bics	r3, r2
   186ae:	3201      	adds	r2, #1
   186b0:	4694      	mov	ip, r2
   186b2:	449c      	add	ip, r3
   186b4:	4662      	mov	r2, ip
   186b6:	920f      	str	r2, [sp, #60]	; 0x3c
   186b8:	681a      	ldr	r2, [r3, #0]
   186ba:	685b      	ldr	r3, [r3, #4]
   186bc:	0011      	movs	r1, r2
   186be:	001a      	movs	r2, r3
   186c0:	0008      	movs	r0, r1
   186c2:	4310      	orrs	r0, r2
   186c4:	910c      	str	r1, [sp, #48]	; 0x30
   186c6:	920d      	str	r2, [sp, #52]	; 0x34
   186c8:	2301      	movs	r3, #1
   186ca:	0002      	movs	r2, r0
   186cc:	f7ff f98a 	bl	179e4 <_vfprintf_r+0x28c>
   186d0:	2207      	movs	r2, #7
   186d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   186d4:	3307      	adds	r3, #7
   186d6:	4393      	bics	r3, r2
   186d8:	3201      	adds	r2, #1
   186da:	4694      	mov	ip, r2
   186dc:	449c      	add	ip, r3
   186de:	4662      	mov	r2, ip
   186e0:	920f      	str	r2, [sp, #60]	; 0x3c
   186e2:	681a      	ldr	r2, [r3, #0]
   186e4:	685b      	ldr	r3, [r3, #4]
   186e6:	920c      	str	r2, [sp, #48]	; 0x30
   186e8:	930d      	str	r3, [sp, #52]	; 0x34
   186ea:	f7ff f966 	bl	179ba <_vfprintf_r+0x262>
   186ee:	003a      	movs	r2, r7
   186f0:	4659      	mov	r1, fp
   186f2:	9806      	ldr	r0, [sp, #24]
   186f4:	f003 fb48 	bl	1bd88 <__sprint_r>
   186f8:	2800      	cmp	r0, #0
   186fa:	d000      	beq.n	186fe <_vfprintf_r+0xfa6>
   186fc:	e5bc      	b.n	18278 <_vfprintf_r+0xb20>
   186fe:	68bc      	ldr	r4, [r7, #8]
   18700:	ae32      	add	r6, sp, #200	; 0xc8
   18702:	f7ff fbe2 	bl	17eca <_vfprintf_r+0x772>
   18706:	46c0      	nop			; (mov r8, r8)
   18708:	0001df50 	.word	0x0001df50
   1870c:	980c      	ldr	r0, [sp, #48]	; 0x30
   1870e:	990d      	ldr	r1, [sp, #52]	; 0x34
   18710:	2300      	movs	r3, #0
   18712:	4242      	negs	r2, r0
   18714:	418b      	sbcs	r3, r1
   18716:	0011      	movs	r1, r2
   18718:	001a      	movs	r2, r3
   1871a:	232d      	movs	r3, #45	; 0x2d
   1871c:	a816      	add	r0, sp, #88	; 0x58
   1871e:	77c3      	strb	r3, [r0, #31]
   18720:	0008      	movs	r0, r1
   18722:	4310      	orrs	r0, r2
   18724:	910c      	str	r1, [sp, #48]	; 0x30
   18726:	920d      	str	r2, [sp, #52]	; 0x34
   18728:	4698      	mov	r8, r3
   1872a:	0002      	movs	r2, r0
   1872c:	3b2c      	subs	r3, #44	; 0x2c
   1872e:	f7ff f95d 	bl	179ec <_vfprintf_r+0x294>
   18732:	9916      	ldr	r1, [sp, #88]	; 0x58
   18734:	9d15      	ldr	r5, [sp, #84]	; 0x54
   18736:	000a      	movs	r2, r1
   18738:	0008      	movs	r0, r1
   1873a:	002b      	movs	r3, r5
   1873c:	0029      	movs	r1, r5
   1873e:	f003 fdbd 	bl	1c2bc <__aeabi_dcmpun>
   18742:	2800      	cmp	r0, #0
   18744:	d000      	beq.n	18748 <_vfprintf_r+0xff0>
   18746:	e2c6      	b.n	18cd6 <_vfprintf_r+0x157e>
   18748:	4653      	mov	r3, sl
   1874a:	3301      	adds	r3, #1
   1874c:	d100      	bne.n	18750 <_vfprintf_r+0xff8>
   1874e:	e09f      	b.n	18890 <_vfprintf_r+0x1138>
   18750:	2320      	movs	r3, #32
   18752:	9a12      	ldr	r2, [sp, #72]	; 0x48
   18754:	439a      	bics	r2, r3
   18756:	920e      	str	r2, [sp, #56]	; 0x38
   18758:	2a47      	cmp	r2, #71	; 0x47
   1875a:	d100      	bne.n	1875e <_vfprintf_r+0x1006>
   1875c:	e1a1      	b.n	18aa2 <_vfprintf_r+0x134a>
   1875e:	2380      	movs	r3, #128	; 0x80
   18760:	005b      	lsls	r3, r3, #1
   18762:	4323      	orrs	r3, r4
   18764:	9309      	str	r3, [sp, #36]	; 0x24
   18766:	9b15      	ldr	r3, [sp, #84]	; 0x54
   18768:	2b00      	cmp	r3, #0
   1876a:	da00      	bge.n	1876e <_vfprintf_r+0x1016>
   1876c:	e1ed      	b.n	18b4a <_vfprintf_r+0x13f2>
   1876e:	9a16      	ldr	r2, [sp, #88]	; 0x58
   18770:	9308      	str	r3, [sp, #32]
   18772:	2300      	movs	r3, #0
   18774:	4691      	mov	r9, r2
   18776:	9310      	str	r3, [sp, #64]	; 0x40
   18778:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1877a:	2b66      	cmp	r3, #102	; 0x66
   1877c:	d100      	bne.n	18780 <_vfprintf_r+0x1028>
   1877e:	e1b8      	b.n	18af2 <_vfprintf_r+0x139a>
   18780:	2b46      	cmp	r3, #70	; 0x46
   18782:	d100      	bne.n	18786 <_vfprintf_r+0x102e>
   18784:	e237      	b.n	18bf6 <_vfprintf_r+0x149e>
   18786:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   18788:	9806      	ldr	r0, [sp, #24]
   1878a:	3a45      	subs	r2, #69	; 0x45
   1878c:	0013      	movs	r3, r2
   1878e:	4259      	negs	r1, r3
   18790:	4159      	adcs	r1, r3
   18792:	ab20      	add	r3, sp, #128	; 0x80
   18794:	000d      	movs	r5, r1
   18796:	9303      	str	r3, [sp, #12]
   18798:	ab1f      	add	r3, sp, #124	; 0x7c
   1879a:	9302      	str	r3, [sp, #8]
   1879c:	2302      	movs	r3, #2
   1879e:	aa23      	add	r2, sp, #140	; 0x8c
   187a0:	4455      	add	r5, sl
   187a2:	921b      	str	r2, [sp, #108]	; 0x6c
   187a4:	9204      	str	r2, [sp, #16]
   187a6:	9300      	str	r3, [sp, #0]
   187a8:	9501      	str	r5, [sp, #4]
   187aa:	9b08      	ldr	r3, [sp, #32]
   187ac:	464a      	mov	r2, r9
   187ae:	f000 fcab 	bl	19108 <_dtoa_r>
   187b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
   187b4:	9011      	str	r0, [sp, #68]	; 0x44
   187b6:	2b67      	cmp	r3, #103	; 0x67
   187b8:	d000      	beq.n	187bc <_vfprintf_r+0x1064>
   187ba:	e20b      	b.n	18bd4 <_vfprintf_r+0x147c>
   187bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
   187be:	4698      	mov	r8, r3
   187c0:	44a8      	add	r8, r5
   187c2:	07e3      	lsls	r3, r4, #31
   187c4:	d400      	bmi.n	187c8 <_vfprintf_r+0x1070>
   187c6:	e277      	b.n	18cb8 <_vfprintf_r+0x1560>
   187c8:	2300      	movs	r3, #0
   187ca:	2200      	movs	r2, #0
   187cc:	4648      	mov	r0, r9
   187ce:	9908      	ldr	r1, [sp, #32]
   187d0:	f7fd f902 	bl	159d8 <__aeabi_dcmpeq>
   187d4:	4643      	mov	r3, r8
   187d6:	2800      	cmp	r0, #0
   187d8:	d10a      	bne.n	187f0 <_vfprintf_r+0x1098>
   187da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   187dc:	4543      	cmp	r3, r8
   187de:	d207      	bcs.n	187f0 <_vfprintf_r+0x1098>
   187e0:	2130      	movs	r1, #48	; 0x30
   187e2:	4640      	mov	r0, r8
   187e4:	1c5a      	adds	r2, r3, #1
   187e6:	9223      	str	r2, [sp, #140]	; 0x8c
   187e8:	7019      	strb	r1, [r3, #0]
   187ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   187ec:	4298      	cmp	r0, r3
   187ee:	d8f9      	bhi.n	187e4 <_vfprintf_r+0x108c>
   187f0:	9a11      	ldr	r2, [sp, #68]	; 0x44
   187f2:	1a9b      	subs	r3, r3, r2
   187f4:	9314      	str	r3, [sp, #80]	; 0x50
   187f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   187f8:	2b47      	cmp	r3, #71	; 0x47
   187fa:	d100      	bne.n	187fe <_vfprintf_r+0x10a6>
   187fc:	e0d0      	b.n	189a0 <_vfprintf_r+0x1248>
   187fe:	9b12      	ldr	r3, [sp, #72]	; 0x48
   18800:	2b65      	cmp	r3, #101	; 0x65
   18802:	dc00      	bgt.n	18806 <_vfprintf_r+0x10ae>
   18804:	e2d5      	b.n	18db2 <_vfprintf_r+0x165a>
   18806:	9b12      	ldr	r3, [sp, #72]	; 0x48
   18808:	2b66      	cmp	r3, #102	; 0x66
   1880a:	d100      	bne.n	1880e <_vfprintf_r+0x10b6>
   1880c:	e1c6      	b.n	18b9c <_vfprintf_r+0x1444>
   1880e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   18810:	9313      	str	r3, [sp, #76]	; 0x4c
   18812:	9b14      	ldr	r3, [sp, #80]	; 0x50
   18814:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   18816:	0019      	movs	r1, r3
   18818:	4291      	cmp	r1, r2
   1881a:	dd00      	ble.n	1881e <_vfprintf_r+0x10c6>
   1881c:	e1a0      	b.n	18b60 <_vfprintf_r+0x1408>
   1881e:	07e3      	lsls	r3, r4, #31
   18820:	d500      	bpl.n	18824 <_vfprintf_r+0x10cc>
   18822:	e242      	b.n	18caa <_vfprintf_r+0x1552>
   18824:	43d3      	mvns	r3, r2
   18826:	17db      	asrs	r3, r3, #31
   18828:	0011      	movs	r1, r2
   1882a:	401a      	ands	r2, r3
   1882c:	2367      	movs	r3, #103	; 0x67
   1882e:	9208      	str	r2, [sp, #32]
   18830:	910e      	str	r1, [sp, #56]	; 0x38
   18832:	9312      	str	r3, [sp, #72]	; 0x48
   18834:	9b10      	ldr	r3, [sp, #64]	; 0x40
   18836:	2b00      	cmp	r3, #0
   18838:	d000      	beq.n	1883c <_vfprintf_r+0x10e4>
   1883a:	e0a9      	b.n	18990 <_vfprintf_r+0x1238>
   1883c:	ab16      	add	r3, sp, #88	; 0x58
   1883e:	7fdb      	ldrb	r3, [r3, #31]
   18840:	4698      	mov	r8, r3
   18842:	2300      	movs	r3, #0
   18844:	469a      	mov	sl, r3
   18846:	f7ff f8fc 	bl	17a42 <_vfprintf_r+0x2ea>
   1884a:	46cb      	mov	fp, r9
   1884c:	46a1      	mov	r9, r4
   1884e:	0014      	movs	r4, r2
   18850:	e637      	b.n	184c2 <_vfprintf_r+0xd6a>
   18852:	464b      	mov	r3, r9
   18854:	6d98      	ldr	r0, [r3, #88]	; 0x58
   18856:	f002 f871 	bl	1a93c <__retarget_lock_release_recursive>
   1885a:	2301      	movs	r3, #1
   1885c:	425b      	negs	r3, r3
   1885e:	930a      	str	r3, [sp, #40]	; 0x28
   18860:	f7ff f82b 	bl	178ba <_vfprintf_r+0x162>
   18864:	9a09      	ldr	r2, [sp, #36]	; 0x24
   18866:	07d2      	lsls	r2, r2, #31
   18868:	d400      	bmi.n	1886c <_vfprintf_r+0x1114>
   1886a:	e68f      	b.n	1858c <_vfprintf_r+0xe34>
   1886c:	e680      	b.n	18570 <_vfprintf_r+0xe18>
   1886e:	3608      	adds	r6, #8
   18870:	e679      	b.n	18566 <_vfprintf_r+0xe0e>
   18872:	68bc      	ldr	r4, [r7, #8]
   18874:	f7ff fb73 	bl	17f5e <_vfprintf_r+0x806>
   18878:	003a      	movs	r2, r7
   1887a:	4659      	mov	r1, fp
   1887c:	9806      	ldr	r0, [sp, #24]
   1887e:	f003 fa83 	bl	1bd88 <__sprint_r>
   18882:	2800      	cmp	r0, #0
   18884:	d000      	beq.n	18888 <_vfprintf_r+0x1130>
   18886:	e4f7      	b.n	18278 <_vfprintf_r+0xb20>
   18888:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1888a:	68bc      	ldr	r4, [r7, #8]
   1888c:	ae32      	add	r6, sp, #200	; 0xc8
   1888e:	e67d      	b.n	1858c <_vfprintf_r+0xe34>
   18890:	2320      	movs	r3, #32
   18892:	9a12      	ldr	r2, [sp, #72]	; 0x48
   18894:	439a      	bics	r2, r3
   18896:	3b1a      	subs	r3, #26
   18898:	920e      	str	r2, [sp, #56]	; 0x38
   1889a:	469a      	mov	sl, r3
   1889c:	e75f      	b.n	1875e <_vfprintf_r+0x1006>
   1889e:	232d      	movs	r3, #45	; 0x2d
   188a0:	aa16      	add	r2, sp, #88	; 0x58
   188a2:	77d3      	strb	r3, [r2, #31]
   188a4:	4698      	mov	r8, r3
   188a6:	f7ff faa8 	bl	17dfa <_vfprintf_r+0x6a2>
   188aa:	003a      	movs	r2, r7
   188ac:	4659      	mov	r1, fp
   188ae:	9806      	ldr	r0, [sp, #24]
   188b0:	f003 fa6a 	bl	1bd88 <__sprint_r>
   188b4:	2800      	cmp	r0, #0
   188b6:	d000      	beq.n	188ba <_vfprintf_r+0x1162>
   188b8:	e4de      	b.n	18278 <_vfprintf_r+0xb20>
   188ba:	ae32      	add	r6, sp, #200	; 0xc8
   188bc:	e419      	b.n	180f2 <_vfprintf_r+0x99a>
   188be:	4be3      	ldr	r3, [pc, #908]	; (18c4c <_vfprintf_r+0x14f4>)
   188c0:	3401      	adds	r4, #1
   188c2:	6033      	str	r3, [r6, #0]
   188c4:	2301      	movs	r3, #1
   188c6:	6073      	str	r3, [r6, #4]
   188c8:	687b      	ldr	r3, [r7, #4]
   188ca:	60bc      	str	r4, [r7, #8]
   188cc:	3301      	adds	r3, #1
   188ce:	607b      	str	r3, [r7, #4]
   188d0:	2b07      	cmp	r3, #7
   188d2:	dd00      	ble.n	188d6 <_vfprintf_r+0x117e>
   188d4:	e155      	b.n	18b82 <_vfprintf_r+0x142a>
   188d6:	3608      	adds	r6, #8
   188d8:	2800      	cmp	r0, #0
   188da:	d107      	bne.n	188ec <_vfprintf_r+0x1194>
   188dc:	9b14      	ldr	r3, [sp, #80]	; 0x50
   188de:	2b00      	cmp	r3, #0
   188e0:	d104      	bne.n	188ec <_vfprintf_r+0x1194>
   188e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   188e4:	07db      	lsls	r3, r3, #31
   188e6:	d401      	bmi.n	188ec <_vfprintf_r+0x1194>
   188e8:	f7ff fb39 	bl	17f5e <_vfprintf_r+0x806>
   188ec:	9b18      	ldr	r3, [sp, #96]	; 0x60
   188ee:	6033      	str	r3, [r6, #0]
   188f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   188f2:	1919      	adds	r1, r3, r4
   188f4:	6073      	str	r3, [r6, #4]
   188f6:	687b      	ldr	r3, [r7, #4]
   188f8:	60b9      	str	r1, [r7, #8]
   188fa:	3301      	adds	r3, #1
   188fc:	607b      	str	r3, [r7, #4]
   188fe:	2b07      	cmp	r3, #7
   18900:	dd00      	ble.n	18904 <_vfprintf_r+0x11ac>
   18902:	e1c4      	b.n	18c8e <_vfprintf_r+0x1536>
   18904:	0032      	movs	r2, r6
   18906:	3208      	adds	r2, #8
   18908:	2800      	cmp	r0, #0
   1890a:	da00      	bge.n	1890e <_vfprintf_r+0x11b6>
   1890c:	e195      	b.n	18c3a <_vfprintf_r+0x14e2>
   1890e:	9811      	ldr	r0, [sp, #68]	; 0x44
   18910:	3301      	adds	r3, #1
   18912:	6010      	str	r0, [r2, #0]
   18914:	9814      	ldr	r0, [sp, #80]	; 0x50
   18916:	607b      	str	r3, [r7, #4]
   18918:	1844      	adds	r4, r0, r1
   1891a:	6050      	str	r0, [r2, #4]
   1891c:	60bc      	str	r4, [r7, #8]
   1891e:	2b07      	cmp	r3, #7
   18920:	dd01      	ble.n	18926 <_vfprintf_r+0x11ce>
   18922:	f7ff fbc2 	bl	180aa <_vfprintf_r+0x952>
   18926:	3208      	adds	r2, #8
   18928:	0016      	movs	r6, r2
   1892a:	f7ff fb18 	bl	17f5e <_vfprintf_r+0x806>
   1892e:	990f      	ldr	r1, [sp, #60]	; 0x3c
   18930:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   18932:	680b      	ldr	r3, [r1, #0]
   18934:	601a      	str	r2, [r3, #0]
   18936:	17d2      	asrs	r2, r2, #31
   18938:	605a      	str	r2, [r3, #4]
   1893a:	000b      	movs	r3, r1
   1893c:	3304      	adds	r3, #4
   1893e:	930f      	str	r3, [sp, #60]	; 0x3c
   18940:	f7fe ff58 	bl	177f4 <_vfprintf_r+0x9c>
   18944:	464b      	mov	r3, r9
   18946:	9a07      	ldr	r2, [sp, #28]
   18948:	431c      	orrs	r4, r3
   1894a:	3201      	adds	r2, #1
   1894c:	7813      	ldrb	r3, [r2, #0]
   1894e:	9207      	str	r2, [sp, #28]
   18950:	f7fe ff8b 	bl	1786a <_vfprintf_r+0x112>
   18954:	003a      	movs	r2, r7
   18956:	4659      	mov	r1, fp
   18958:	9806      	ldr	r0, [sp, #24]
   1895a:	f003 fa15 	bl	1bd88 <__sprint_r>
   1895e:	2800      	cmp	r0, #0
   18960:	d000      	beq.n	18964 <_vfprintf_r+0x120c>
   18962:	e489      	b.n	18278 <_vfprintf_r+0xb20>
   18964:	68bc      	ldr	r4, [r7, #8]
   18966:	ae32      	add	r6, sp, #200	; 0xc8
   18968:	f7ff fbdc 	bl	18124 <_vfprintf_r+0x9cc>
   1896c:	4bb8      	ldr	r3, [pc, #736]	; (18c50 <_vfprintf_r+0x14f8>)
   1896e:	9311      	str	r3, [sp, #68]	; 0x44
   18970:	f7ff fa4a 	bl	17e08 <_vfprintf_r+0x6b0>
   18974:	9a11      	ldr	r2, [sp, #68]	; 0x44
   18976:	ab32      	add	r3, sp, #200	; 0xc8
   18978:	1a9b      	subs	r3, r3, r2
   1897a:	930e      	str	r3, [sp, #56]	; 0x38
   1897c:	f7ff f859 	bl	17a32 <_vfprintf_r+0x2da>
   18980:	9811      	ldr	r0, [sp, #68]	; 0x44
   18982:	f7fd fbb3 	bl	160ec <strlen>
   18986:	0002      	movs	r2, r0
   18988:	900e      	str	r0, [sp, #56]	; 0x38
   1898a:	0003      	movs	r3, r0
   1898c:	f7ff f9a1 	bl	17cd2 <_vfprintf_r+0x57a>
   18990:	232d      	movs	r3, #45	; 0x2d
   18992:	aa16      	add	r2, sp, #88	; 0x58
   18994:	77d3      	strb	r3, [r2, #31]
   18996:	4698      	mov	r8, r3
   18998:	2300      	movs	r3, #0
   1899a:	469a      	mov	sl, r3
   1899c:	f7ff f854 	bl	17a48 <_vfprintf_r+0x2f0>
   189a0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   189a2:	9313      	str	r3, [sp, #76]	; 0x4c
   189a4:	1cda      	adds	r2, r3, #3
   189a6:	db02      	blt.n	189ae <_vfprintf_r+0x1256>
   189a8:	459a      	cmp	sl, r3
   189aa:	db00      	blt.n	189ae <_vfprintf_r+0x1256>
   189ac:	e731      	b.n	18812 <_vfprintf_r+0x10ba>
   189ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
   189b0:	3b02      	subs	r3, #2
   189b2:	9312      	str	r3, [sp, #72]	; 0x48
   189b4:	222c      	movs	r2, #44	; 0x2c
   189b6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   189b8:	2148      	movs	r1, #72	; 0x48
   189ba:	1e5d      	subs	r5, r3, #1
   189bc:	ab16      	add	r3, sp, #88	; 0x58
   189be:	189b      	adds	r3, r3, r2
   189c0:	466a      	mov	r2, sp
   189c2:	1852      	adds	r2, r2, r1
   189c4:	7812      	ldrb	r2, [r2, #0]
   189c6:	951f      	str	r5, [sp, #124]	; 0x7c
   189c8:	701a      	strb	r2, [r3, #0]
   189ca:	2d00      	cmp	r5, #0
   189cc:	da00      	bge.n	189d0 <_vfprintf_r+0x1278>
   189ce:	e1cb      	b.n	18d68 <_vfprintf_r+0x1610>
   189d0:	212d      	movs	r1, #45	; 0x2d
   189d2:	232b      	movs	r3, #43	; 0x2b
   189d4:	aa16      	add	r2, sp, #88	; 0x58
   189d6:	1852      	adds	r2, r2, r1
   189d8:	7013      	strb	r3, [r2, #0]
   189da:	2d09      	cmp	r5, #9
   189dc:	dc00      	bgt.n	189e0 <_vfprintf_r+0x1288>
   189de:	e16d      	b.n	18cbc <_vfprintf_r+0x1564>
   189e0:	aa16      	add	r2, sp, #88	; 0x58
   189e2:	233b      	movs	r3, #59	; 0x3b
   189e4:	4694      	mov	ip, r2
   189e6:	4463      	add	r3, ip
   189e8:	469a      	mov	sl, r3
   189ea:	46b1      	mov	r9, r6
   189ec:	46a0      	mov	r8, r4
   189ee:	4656      	mov	r6, sl
   189f0:	e000      	b.n	189f4 <_vfprintf_r+0x129c>
   189f2:	0026      	movs	r6, r4
   189f4:	0028      	movs	r0, r5
   189f6:	210a      	movs	r1, #10
   189f8:	f7fa f9bc 	bl	12d74 <__aeabi_idivmod>
   189fc:	1e74      	subs	r4, r6, #1
   189fe:	3130      	adds	r1, #48	; 0x30
   18a00:	7021      	strb	r1, [r4, #0]
   18a02:	0028      	movs	r0, r5
   18a04:	210a      	movs	r1, #10
   18a06:	f7fa f8cf 	bl	12ba8 <__divsi3>
   18a0a:	0005      	movs	r5, r0
   18a0c:	2809      	cmp	r0, #9
   18a0e:	dcf0      	bgt.n	189f2 <_vfprintf_r+0x129a>
   18a10:	0023      	movs	r3, r4
   18a12:	4644      	mov	r4, r8
   18a14:	46b0      	mov	r8, r6
   18a16:	464e      	mov	r6, r9
   18a18:	4699      	mov	r9, r3
   18a1a:	0003      	movs	r3, r0
   18a1c:	3330      	adds	r3, #48	; 0x30
   18a1e:	b2d8      	uxtb	r0, r3
   18a20:	4643      	mov	r3, r8
   18a22:	3b02      	subs	r3, #2
   18a24:	7018      	strb	r0, [r3, #0]
   18a26:	459a      	cmp	sl, r3
   18a28:	d800      	bhi.n	18a2c <_vfprintf_r+0x12d4>
   18a2a:	e1f6      	b.n	18e1a <_vfprintf_r+0x16c2>
   18a2c:	4642      	mov	r2, r8
   18a2e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   18a30:	4645      	mov	r5, r8
   18a32:	1a99      	subs	r1, r3, r2
   18a34:	2301      	movs	r3, #1
   18a36:	3107      	adds	r1, #7
   18a38:	425b      	negs	r3, r3
   18a3a:	e001      	b.n	18a40 <_vfprintf_r+0x12e8>
   18a3c:	5ce8      	ldrb	r0, [r5, r3]
   18a3e:	3301      	adds	r3, #1
   18a40:	aa21      	add	r2, sp, #132	; 0x84
   18a42:	18d2      	adds	r2, r2, r3
   18a44:	70d0      	strb	r0, [r2, #3]
   18a46:	428b      	cmp	r3, r1
   18a48:	d1f8      	bne.n	18a3c <_vfprintf_r+0x12e4>
   18a4a:	a916      	add	r1, sp, #88	; 0x58
   18a4c:	468c      	mov	ip, r1
   18a4e:	222e      	movs	r2, #46	; 0x2e
   18a50:	464b      	mov	r3, r9
   18a52:	4462      	add	r2, ip
   18a54:	4694      	mov	ip, r2
   18a56:	1afb      	subs	r3, r7, r3
   18a58:	4463      	add	r3, ip
   18a5a:	aa21      	add	r2, sp, #132	; 0x84
   18a5c:	9914      	ldr	r1, [sp, #80]	; 0x50
   18a5e:	1a9b      	subs	r3, r3, r2
   18a60:	469c      	mov	ip, r3
   18a62:	000a      	movs	r2, r1
   18a64:	4462      	add	r2, ip
   18a66:	931a      	str	r3, [sp, #104]	; 0x68
   18a68:	920e      	str	r2, [sp, #56]	; 0x38
   18a6a:	2901      	cmp	r1, #1
   18a6c:	dc00      	bgt.n	18a70 <_vfprintf_r+0x1318>
   18a6e:	e170      	b.n	18d52 <_vfprintf_r+0x15fa>
   18a70:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   18a72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   18a74:	4694      	mov	ip, r2
   18a76:	4463      	add	r3, ip
   18a78:	001a      	movs	r2, r3
   18a7a:	930e      	str	r3, [sp, #56]	; 0x38
   18a7c:	43db      	mvns	r3, r3
   18a7e:	17db      	asrs	r3, r3, #31
   18a80:	401a      	ands	r2, r3
   18a82:	2300      	movs	r3, #0
   18a84:	9208      	str	r2, [sp, #32]
   18a86:	9313      	str	r3, [sp, #76]	; 0x4c
   18a88:	e6d4      	b.n	18834 <_vfprintf_r+0x10dc>
   18a8a:	003a      	movs	r2, r7
   18a8c:	4659      	mov	r1, fp
   18a8e:	9806      	ldr	r0, [sp, #24]
   18a90:	f003 f97a 	bl	1bd88 <__sprint_r>
   18a94:	2800      	cmp	r0, #0
   18a96:	d001      	beq.n	18a9c <_vfprintf_r+0x1344>
   18a98:	f7ff fbee 	bl	18278 <_vfprintf_r+0xb20>
   18a9c:	68bc      	ldr	r4, [r7, #8]
   18a9e:	ae32      	add	r6, sp, #200	; 0xc8
   18aa0:	e46a      	b.n	18378 <_vfprintf_r+0xc20>
   18aa2:	4653      	mov	r3, sl
   18aa4:	2b00      	cmp	r3, #0
   18aa6:	d000      	beq.n	18aaa <_vfprintf_r+0x1352>
   18aa8:	e659      	b.n	1875e <_vfprintf_r+0x1006>
   18aaa:	3301      	adds	r3, #1
   18aac:	469a      	mov	sl, r3
   18aae:	e656      	b.n	1875e <_vfprintf_r+0x1006>
   18ab0:	4653      	mov	r3, sl
   18ab2:	9308      	str	r3, [sp, #32]
   18ab4:	2b06      	cmp	r3, #6
   18ab6:	d901      	bls.n	18abc <_vfprintf_r+0x1364>
   18ab8:	2306      	movs	r3, #6
   18aba:	9308      	str	r3, [sp, #32]
   18abc:	9b08      	ldr	r3, [sp, #32]
   18abe:	950f      	str	r5, [sp, #60]	; 0x3c
   18ac0:	930e      	str	r3, [sp, #56]	; 0x38
   18ac2:	2300      	movs	r3, #0
   18ac4:	4698      	mov	r8, r3
   18ac6:	469a      	mov	sl, r3
   18ac8:	9313      	str	r3, [sp, #76]	; 0x4c
   18aca:	4b62      	ldr	r3, [pc, #392]	; (18c54 <_vfprintf_r+0x14fc>)
   18acc:	9409      	str	r4, [sp, #36]	; 0x24
   18ace:	9311      	str	r3, [sp, #68]	; 0x44
   18ad0:	f7fe ffbd 	bl	17a4e <_vfprintf_r+0x2f6>
   18ad4:	003a      	movs	r2, r7
   18ad6:	4659      	mov	r1, fp
   18ad8:	9806      	ldr	r0, [sp, #24]
   18ada:	f003 f955 	bl	1bd88 <__sprint_r>
   18ade:	2800      	cmp	r0, #0
   18ae0:	d001      	beq.n	18ae6 <_vfprintf_r+0x138e>
   18ae2:	f7ff fbc9 	bl	18278 <_vfprintf_r+0xb20>
   18ae6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   18ae8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   18aea:	68bc      	ldr	r4, [r7, #8]
   18aec:	1a9b      	subs	r3, r3, r2
   18aee:	ae32      	add	r6, sp, #200	; 0xc8
   18af0:	e567      	b.n	185c2 <_vfprintf_r+0xe6a>
   18af2:	ab23      	add	r3, sp, #140	; 0x8c
   18af4:	931b      	str	r3, [sp, #108]	; 0x6c
   18af6:	9304      	str	r3, [sp, #16]
   18af8:	ab20      	add	r3, sp, #128	; 0x80
   18afa:	9303      	str	r3, [sp, #12]
   18afc:	ab1f      	add	r3, sp, #124	; 0x7c
   18afe:	9302      	str	r3, [sp, #8]
   18b00:	4653      	mov	r3, sl
   18b02:	9301      	str	r3, [sp, #4]
   18b04:	2303      	movs	r3, #3
   18b06:	464a      	mov	r2, r9
   18b08:	9300      	str	r3, [sp, #0]
   18b0a:	9806      	ldr	r0, [sp, #24]
   18b0c:	9b08      	ldr	r3, [sp, #32]
   18b0e:	f000 fafb 	bl	19108 <_dtoa_r>
   18b12:	0003      	movs	r3, r0
   18b14:	4453      	add	r3, sl
   18b16:	4698      	mov	r8, r3
   18b18:	4655      	mov	r5, sl
   18b1a:	9011      	str	r0, [sp, #68]	; 0x44
   18b1c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   18b1e:	781b      	ldrb	r3, [r3, #0]
   18b20:	2b30      	cmp	r3, #48	; 0x30
   18b22:	d002      	beq.n	18b2a <_vfprintf_r+0x13d2>
   18b24:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   18b26:	4498      	add	r8, r3
   18b28:	e64e      	b.n	187c8 <_vfprintf_r+0x1070>
   18b2a:	2200      	movs	r2, #0
   18b2c:	2300      	movs	r3, #0
   18b2e:	4648      	mov	r0, r9
   18b30:	9908      	ldr	r1, [sp, #32]
   18b32:	f7fc ff51 	bl	159d8 <__aeabi_dcmpeq>
   18b36:	2800      	cmp	r0, #0
   18b38:	d1f4      	bne.n	18b24 <_vfprintf_r+0x13cc>
   18b3a:	2301      	movs	r3, #1
   18b3c:	1b5b      	subs	r3, r3, r5
   18b3e:	931f      	str	r3, [sp, #124]	; 0x7c
   18b40:	4498      	add	r8, r3
   18b42:	e641      	b.n	187c8 <_vfprintf_r+0x1070>
   18b44:	46c1      	mov	r9, r8
   18b46:	f7ff fb1f 	bl	18188 <_vfprintf_r+0xa30>
   18b4a:	2280      	movs	r2, #128	; 0x80
   18b4c:	0612      	lsls	r2, r2, #24
   18b4e:	4694      	mov	ip, r2
   18b50:	9b16      	ldr	r3, [sp, #88]	; 0x58
   18b52:	4699      	mov	r9, r3
   18b54:	9b15      	ldr	r3, [sp, #84]	; 0x54
   18b56:	4463      	add	r3, ip
   18b58:	9308      	str	r3, [sp, #32]
   18b5a:	232d      	movs	r3, #45	; 0x2d
   18b5c:	9310      	str	r3, [sp, #64]	; 0x40
   18b5e:	e60b      	b.n	18778 <_vfprintf_r+0x1020>
   18b60:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   18b62:	9b14      	ldr	r3, [sp, #80]	; 0x50
   18b64:	4694      	mov	ip, r2
   18b66:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   18b68:	4463      	add	r3, ip
   18b6a:	930e      	str	r3, [sp, #56]	; 0x38
   18b6c:	2a00      	cmp	r2, #0
   18b6e:	dc00      	bgt.n	18b72 <_vfprintf_r+0x141a>
   18b70:	e0e3      	b.n	18d3a <_vfprintf_r+0x15e2>
   18b72:	001a      	movs	r2, r3
   18b74:	43db      	mvns	r3, r3
   18b76:	17db      	asrs	r3, r3, #31
   18b78:	401a      	ands	r2, r3
   18b7a:	2367      	movs	r3, #103	; 0x67
   18b7c:	9208      	str	r2, [sp, #32]
   18b7e:	9312      	str	r3, [sp, #72]	; 0x48
   18b80:	e658      	b.n	18834 <_vfprintf_r+0x10dc>
   18b82:	003a      	movs	r2, r7
   18b84:	4659      	mov	r1, fp
   18b86:	9806      	ldr	r0, [sp, #24]
   18b88:	f003 f8fe 	bl	1bd88 <__sprint_r>
   18b8c:	2800      	cmp	r0, #0
   18b8e:	d001      	beq.n	18b94 <_vfprintf_r+0x143c>
   18b90:	f7ff fb72 	bl	18278 <_vfprintf_r+0xb20>
   18b94:	981f      	ldr	r0, [sp, #124]	; 0x7c
   18b96:	68bc      	ldr	r4, [r7, #8]
   18b98:	ae32      	add	r6, sp, #200	; 0xc8
   18b9a:	e69d      	b.n	188d8 <_vfprintf_r+0x1180>
   18b9c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   18b9e:	9313      	str	r3, [sp, #76]	; 0x4c
   18ba0:	2b00      	cmp	r3, #0
   18ba2:	dc00      	bgt.n	18ba6 <_vfprintf_r+0x144e>
   18ba4:	e0f2      	b.n	18d8c <_vfprintf_r+0x1634>
   18ba6:	4652      	mov	r2, sl
   18ba8:	2a00      	cmp	r2, #0
   18baa:	d000      	beq.n	18bae <_vfprintf_r+0x1456>
   18bac:	e0a0      	b.n	18cf0 <_vfprintf_r+0x1598>
   18bae:	07e2      	lsls	r2, r4, #31
   18bb0:	d500      	bpl.n	18bb4 <_vfprintf_r+0x145c>
   18bb2:	e09d      	b.n	18cf0 <_vfprintf_r+0x1598>
   18bb4:	9308      	str	r3, [sp, #32]
   18bb6:	930e      	str	r3, [sp, #56]	; 0x38
   18bb8:	e63c      	b.n	18834 <_vfprintf_r+0x10dc>
   18bba:	ab16      	add	r3, sp, #88	; 0x58
   18bbc:	7fdb      	ldrb	r3, [r3, #31]
   18bbe:	950f      	str	r5, [sp, #60]	; 0x3c
   18bc0:	4698      	mov	r8, r3
   18bc2:	4653      	mov	r3, sl
   18bc4:	9308      	str	r3, [sp, #32]
   18bc6:	930e      	str	r3, [sp, #56]	; 0x38
   18bc8:	2300      	movs	r3, #0
   18bca:	9409      	str	r4, [sp, #36]	; 0x24
   18bcc:	469a      	mov	sl, r3
   18bce:	9313      	str	r3, [sp, #76]	; 0x4c
   18bd0:	f7fe ff37 	bl	17a42 <_vfprintf_r+0x2ea>
   18bd4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   18bd6:	4698      	mov	r8, r3
   18bd8:	9b12      	ldr	r3, [sp, #72]	; 0x48
   18bda:	44a8      	add	r8, r5
   18bdc:	2b47      	cmp	r3, #71	; 0x47
   18bde:	d000      	beq.n	18be2 <_vfprintf_r+0x148a>
   18be0:	e5f2      	b.n	187c8 <_vfprintf_r+0x1070>
   18be2:	07e3      	lsls	r3, r4, #31
   18be4:	d400      	bmi.n	18be8 <_vfprintf_r+0x1490>
   18be6:	e0dc      	b.n	18da2 <_vfprintf_r+0x164a>
   18be8:	9b11      	ldr	r3, [sp, #68]	; 0x44
   18bea:	4698      	mov	r8, r3
   18bec:	9b12      	ldr	r3, [sp, #72]	; 0x48
   18bee:	44a8      	add	r8, r5
   18bf0:	2b46      	cmp	r3, #70	; 0x46
   18bf2:	d093      	beq.n	18b1c <_vfprintf_r+0x13c4>
   18bf4:	e5e8      	b.n	187c8 <_vfprintf_r+0x1070>
   18bf6:	ab23      	add	r3, sp, #140	; 0x8c
   18bf8:	931b      	str	r3, [sp, #108]	; 0x6c
   18bfa:	9304      	str	r3, [sp, #16]
   18bfc:	ab20      	add	r3, sp, #128	; 0x80
   18bfe:	9303      	str	r3, [sp, #12]
   18c00:	ab1f      	add	r3, sp, #124	; 0x7c
   18c02:	9302      	str	r3, [sp, #8]
   18c04:	4653      	mov	r3, sl
   18c06:	9301      	str	r3, [sp, #4]
   18c08:	2303      	movs	r3, #3
   18c0a:	464a      	mov	r2, r9
   18c0c:	9300      	str	r3, [sp, #0]
   18c0e:	9806      	ldr	r0, [sp, #24]
   18c10:	9b08      	ldr	r3, [sp, #32]
   18c12:	f000 fa79 	bl	19108 <_dtoa_r>
   18c16:	4655      	mov	r5, sl
   18c18:	9011      	str	r0, [sp, #68]	; 0x44
   18c1a:	e7e5      	b.n	18be8 <_vfprintf_r+0x1490>
   18c1c:	003a      	movs	r2, r7
   18c1e:	4659      	mov	r1, fp
   18c20:	9806      	ldr	r0, [sp, #24]
   18c22:	f003 f8b1 	bl	1bd88 <__sprint_r>
   18c26:	2800      	cmp	r0, #0
   18c28:	d101      	bne.n	18c2e <_vfprintf_r+0x14d6>
   18c2a:	f7ff faab 	bl	18184 <_vfprintf_r+0xa2c>
   18c2e:	f7ff faab 	bl	18188 <_vfprintf_r+0xa30>
   18c32:	4642      	mov	r2, r8
   18c34:	9207      	str	r2, [sp, #28]
   18c36:	f7fe fe1b 	bl	17870 <_vfprintf_r+0x118>
   18c3a:	4244      	negs	r4, r0
   18c3c:	3010      	adds	r0, #16
   18c3e:	db00      	blt.n	18c42 <_vfprintf_r+0x14ea>
   18c40:	e0d8      	b.n	18df4 <_vfprintf_r+0x169c>
   18c42:	4805      	ldr	r0, [pc, #20]	; (18c58 <_vfprintf_r+0x1500>)
   18c44:	2610      	movs	r6, #16
   18c46:	0005      	movs	r5, r0
   18c48:	e00c      	b.n	18c64 <_vfprintf_r+0x150c>
   18c4a:	46c0      	nop			; (mov r8, r8)
   18c4c:	0001d368 	.word	0x0001d368
   18c50:	0001dd80 	.word	0x0001dd80
   18c54:	0001ddb4 	.word	0x0001ddb4
   18c58:	0001df50 	.word	0x0001df50
   18c5c:	3208      	adds	r2, #8
   18c5e:	3c10      	subs	r4, #16
   18c60:	2c10      	cmp	r4, #16
   18c62:	dd51      	ble.n	18d08 <_vfprintf_r+0x15b0>
   18c64:	3110      	adds	r1, #16
   18c66:	3301      	adds	r3, #1
   18c68:	6015      	str	r5, [r2, #0]
   18c6a:	6056      	str	r6, [r2, #4]
   18c6c:	60b9      	str	r1, [r7, #8]
   18c6e:	607b      	str	r3, [r7, #4]
   18c70:	2b07      	cmp	r3, #7
   18c72:	ddf3      	ble.n	18c5c <_vfprintf_r+0x1504>
   18c74:	003a      	movs	r2, r7
   18c76:	4659      	mov	r1, fp
   18c78:	9806      	ldr	r0, [sp, #24]
   18c7a:	f003 f885 	bl	1bd88 <__sprint_r>
   18c7e:	2800      	cmp	r0, #0
   18c80:	d001      	beq.n	18c86 <_vfprintf_r+0x152e>
   18c82:	f7ff faf9 	bl	18278 <_vfprintf_r+0xb20>
   18c86:	68b9      	ldr	r1, [r7, #8]
   18c88:	687b      	ldr	r3, [r7, #4]
   18c8a:	aa32      	add	r2, sp, #200	; 0xc8
   18c8c:	e7e7      	b.n	18c5e <_vfprintf_r+0x1506>
   18c8e:	003a      	movs	r2, r7
   18c90:	4659      	mov	r1, fp
   18c92:	9806      	ldr	r0, [sp, #24]
   18c94:	f003 f878 	bl	1bd88 <__sprint_r>
   18c98:	2800      	cmp	r0, #0
   18c9a:	d001      	beq.n	18ca0 <_vfprintf_r+0x1548>
   18c9c:	f7ff faec 	bl	18278 <_vfprintf_r+0xb20>
   18ca0:	981f      	ldr	r0, [sp, #124]	; 0x7c
   18ca2:	68b9      	ldr	r1, [r7, #8]
   18ca4:	687b      	ldr	r3, [r7, #4]
   18ca6:	aa32      	add	r2, sp, #200	; 0xc8
   18ca8:	e62e      	b.n	18908 <_vfprintf_r+0x11b0>
   18caa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   18cac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   18cae:	4694      	mov	ip, r2
   18cb0:	4463      	add	r3, ip
   18cb2:	001a      	movs	r2, r3
   18cb4:	930e      	str	r3, [sp, #56]	; 0x38
   18cb6:	e75d      	b.n	18b74 <_vfprintf_r+0x141c>
   18cb8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   18cba:	e599      	b.n	187f0 <_vfprintf_r+0x1098>
   18cbc:	212e      	movs	r1, #46	; 0x2e
   18cbe:	2330      	movs	r3, #48	; 0x30
   18cc0:	aa16      	add	r2, sp, #88	; 0x58
   18cc2:	1852      	adds	r2, r2, r1
   18cc4:	7013      	strb	r3, [r2, #0]
   18cc6:	002b      	movs	r3, r5
   18cc8:	aa16      	add	r2, sp, #88	; 0x58
   18cca:	3101      	adds	r1, #1
   18ccc:	3330      	adds	r3, #48	; 0x30
   18cce:	1852      	adds	r2, r2, r1
   18cd0:	7013      	strb	r3, [r2, #0]
   18cd2:	ab22      	add	r3, sp, #136	; 0x88
   18cd4:	e6c1      	b.n	18a5a <_vfprintf_r+0x1302>
   18cd6:	9b15      	ldr	r3, [sp, #84]	; 0x54
   18cd8:	2b00      	cmp	r3, #0
   18cda:	db52      	blt.n	18d82 <_vfprintf_r+0x162a>
   18cdc:	ab16      	add	r3, sp, #88	; 0x58
   18cde:	7fdb      	ldrb	r3, [r3, #31]
   18ce0:	4698      	mov	r8, r3
   18ce2:	9b12      	ldr	r3, [sp, #72]	; 0x48
   18ce4:	2b47      	cmp	r3, #71	; 0x47
   18ce6:	dc48      	bgt.n	18d7a <_vfprintf_r+0x1622>
   18ce8:	4b4e      	ldr	r3, [pc, #312]	; (18e24 <_vfprintf_r+0x16cc>)
   18cea:	9311      	str	r3, [sp, #68]	; 0x44
   18cec:	f7ff f88c 	bl	17e08 <_vfprintf_r+0x6b0>
   18cf0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   18cf2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   18cf4:	4694      	mov	ip, r2
   18cf6:	4463      	add	r3, ip
   18cf8:	4453      	add	r3, sl
   18cfa:	001a      	movs	r2, r3
   18cfc:	930e      	str	r3, [sp, #56]	; 0x38
   18cfe:	43db      	mvns	r3, r3
   18d00:	17db      	asrs	r3, r3, #31
   18d02:	401a      	ands	r2, r3
   18d04:	9208      	str	r2, [sp, #32]
   18d06:	e595      	b.n	18834 <_vfprintf_r+0x10dc>
   18d08:	46a9      	mov	r9, r5
   18d0a:	4648      	mov	r0, r9
   18d0c:	1909      	adds	r1, r1, r4
   18d0e:	3301      	adds	r3, #1
   18d10:	6010      	str	r0, [r2, #0]
   18d12:	6054      	str	r4, [r2, #4]
   18d14:	60b9      	str	r1, [r7, #8]
   18d16:	3208      	adds	r2, #8
   18d18:	607b      	str	r3, [r7, #4]
   18d1a:	2b07      	cmp	r3, #7
   18d1c:	dc00      	bgt.n	18d20 <_vfprintf_r+0x15c8>
   18d1e:	e5f6      	b.n	1890e <_vfprintf_r+0x11b6>
   18d20:	003a      	movs	r2, r7
   18d22:	4659      	mov	r1, fp
   18d24:	9806      	ldr	r0, [sp, #24]
   18d26:	f003 f82f 	bl	1bd88 <__sprint_r>
   18d2a:	2800      	cmp	r0, #0
   18d2c:	d001      	beq.n	18d32 <_vfprintf_r+0x15da>
   18d2e:	f7ff faa3 	bl	18278 <_vfprintf_r+0xb20>
   18d32:	68b9      	ldr	r1, [r7, #8]
   18d34:	687b      	ldr	r3, [r7, #4]
   18d36:	aa32      	add	r2, sp, #200	; 0xc8
   18d38:	e5e9      	b.n	1890e <_vfprintf_r+0x11b6>
   18d3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   18d3c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   18d3e:	1a98      	subs	r0, r3, r2
   18d40:	1c43      	adds	r3, r0, #1
   18d42:	001a      	movs	r2, r3
   18d44:	930e      	str	r3, [sp, #56]	; 0x38
   18d46:	e715      	b.n	18b74 <_vfprintf_r+0x141c>
   18d48:	4a37      	ldr	r2, [pc, #220]	; (18e28 <_vfprintf_r+0x16d0>)
   18d4a:	687b      	ldr	r3, [r7, #4]
   18d4c:	4691      	mov	r9, r2
   18d4e:	f7ff fbf5 	bl	1853c <_vfprintf_r+0xde4>
   18d52:	2301      	movs	r3, #1
   18d54:	4023      	ands	r3, r4
   18d56:	9313      	str	r3, [sp, #76]	; 0x4c
   18d58:	d000      	beq.n	18d5c <_vfprintf_r+0x1604>
   18d5a:	e689      	b.n	18a70 <_vfprintf_r+0x1318>
   18d5c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   18d5e:	43d3      	mvns	r3, r2
   18d60:	17db      	asrs	r3, r3, #31
   18d62:	401a      	ands	r2, r3
   18d64:	9208      	str	r2, [sp, #32]
   18d66:	e565      	b.n	18834 <_vfprintf_r+0x10dc>
   18d68:	2301      	movs	r3, #1
   18d6a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   18d6c:	391b      	subs	r1, #27
   18d6e:	1a9d      	subs	r5, r3, r2
   18d70:	aa16      	add	r2, sp, #88	; 0x58
   18d72:	332c      	adds	r3, #44	; 0x2c
   18d74:	1852      	adds	r2, r2, r1
   18d76:	7013      	strb	r3, [r2, #0]
   18d78:	e62f      	b.n	189da <_vfprintf_r+0x1282>
   18d7a:	4b2c      	ldr	r3, [pc, #176]	; (18e2c <_vfprintf_r+0x16d4>)
   18d7c:	9311      	str	r3, [sp, #68]	; 0x44
   18d7e:	f7ff f843 	bl	17e08 <_vfprintf_r+0x6b0>
   18d82:	232d      	movs	r3, #45	; 0x2d
   18d84:	aa16      	add	r2, sp, #88	; 0x58
   18d86:	77d3      	strb	r3, [r2, #31]
   18d88:	4698      	mov	r8, r3
   18d8a:	e7aa      	b.n	18ce2 <_vfprintf_r+0x158a>
   18d8c:	4653      	mov	r3, sl
   18d8e:	2b00      	cmp	r3, #0
   18d90:	d101      	bne.n	18d96 <_vfprintf_r+0x163e>
   18d92:	07e3      	lsls	r3, r4, #31
   18d94:	d503      	bpl.n	18d9e <_vfprintf_r+0x1646>
   18d96:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   18d98:	1c58      	adds	r0, r3, #1
   18d9a:	0003      	movs	r3, r0
   18d9c:	e7ac      	b.n	18cf8 <_vfprintf_r+0x15a0>
   18d9e:	2301      	movs	r3, #1
   18da0:	e708      	b.n	18bb4 <_vfprintf_r+0x145c>
   18da2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   18da4:	9a11      	ldr	r2, [sp, #68]	; 0x44
   18da6:	1a9b      	subs	r3, r3, r2
   18da8:	9314      	str	r3, [sp, #80]	; 0x50
   18daa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   18dac:	2b47      	cmp	r3, #71	; 0x47
   18dae:	d100      	bne.n	18db2 <_vfprintf_r+0x165a>
   18db0:	e5f6      	b.n	189a0 <_vfprintf_r+0x1248>
   18db2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   18db4:	9313      	str	r3, [sp, #76]	; 0x4c
   18db6:	e5fd      	b.n	189b4 <_vfprintf_r+0x125c>
   18db8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   18dba:	1d1d      	adds	r5, r3, #4
   18dbc:	681b      	ldr	r3, [r3, #0]
   18dbe:	46a8      	mov	r8, r5
   18dc0:	469a      	mov	sl, r3
   18dc2:	2b00      	cmp	r3, #0
   18dc4:	db0a      	blt.n	18ddc <_vfprintf_r+0x1684>
   18dc6:	4645      	mov	r5, r8
   18dc8:	9b07      	ldr	r3, [sp, #28]
   18dca:	950f      	str	r5, [sp, #60]	; 0x3c
   18dcc:	785b      	ldrb	r3, [r3, #1]
   18dce:	9207      	str	r2, [sp, #28]
   18dd0:	f7fe fd4b 	bl	1786a <_vfprintf_r+0x112>
   18dd4:	ab16      	add	r3, sp, #88	; 0x58
   18dd6:	77d8      	strb	r0, [r3, #31]
   18dd8:	f7ff f830 	bl	17e3c <_vfprintf_r+0x6e4>
   18ddc:	2301      	movs	r3, #1
   18dde:	425b      	negs	r3, r3
   18de0:	469a      	mov	sl, r3
   18de2:	e7f0      	b.n	18dc6 <_vfprintf_r+0x166e>
   18de4:	ab16      	add	r3, sp, #88	; 0x58
   18de6:	77d8      	strb	r0, [r3, #31]
   18de8:	f7fe ff27 	bl	17c3a <_vfprintf_r+0x4e2>
   18dec:	ab16      	add	r3, sp, #88	; 0x58
   18dee:	77d8      	strb	r0, [r3, #31]
   18df0:	f7fe fdce 	bl	17990 <_vfprintf_r+0x238>
   18df4:	480c      	ldr	r0, [pc, #48]	; (18e28 <_vfprintf_r+0x16d0>)
   18df6:	4681      	mov	r9, r0
   18df8:	e787      	b.n	18d0a <_vfprintf_r+0x15b2>
   18dfa:	ab16      	add	r3, sp, #88	; 0x58
   18dfc:	77d8      	strb	r0, [r3, #31]
   18dfe:	f7ff f829 	bl	17e54 <_vfprintf_r+0x6fc>
   18e02:	ab16      	add	r3, sp, #88	; 0x58
   18e04:	77d8      	strb	r0, [r3, #31]
   18e06:	f7fe ffc3 	bl	17d90 <_vfprintf_r+0x638>
   18e0a:	ab16      	add	r3, sp, #88	; 0x58
   18e0c:	77d8      	strb	r0, [r3, #31]
   18e0e:	f7fe ffa5 	bl	17d5c <_vfprintf_r+0x604>
   18e12:	ab16      	add	r3, sp, #88	; 0x58
   18e14:	77d8      	strb	r0, [r3, #31]
   18e16:	f7fe feaf 	bl	17b78 <_vfprintf_r+0x420>
   18e1a:	aa16      	add	r2, sp, #88	; 0x58
   18e1c:	232e      	movs	r3, #46	; 0x2e
   18e1e:	4694      	mov	ip, r2
   18e20:	4463      	add	r3, ip
   18e22:	e61a      	b.n	18a5a <_vfprintf_r+0x1302>
   18e24:	0001dd84 	.word	0x0001dd84
   18e28:	0001df50 	.word	0x0001df50
   18e2c:	0001dd88 	.word	0x0001dd88

00018e30 <__sbprintf>:
   18e30:	b5f0      	push	{r4, r5, r6, r7, lr}
   18e32:	0015      	movs	r5, r2
   18e34:	2202      	movs	r2, #2
   18e36:	4c1e      	ldr	r4, [pc, #120]	; (18eb0 <__sbprintf+0x80>)
   18e38:	001f      	movs	r7, r3
   18e3a:	898b      	ldrh	r3, [r1, #12]
   18e3c:	44a5      	add	sp, r4
   18e3e:	4393      	bics	r3, r2
   18e40:	466a      	mov	r2, sp
   18e42:	8193      	strh	r3, [r2, #12]
   18e44:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   18e46:	0006      	movs	r6, r0
   18e48:	9319      	str	r3, [sp, #100]	; 0x64
   18e4a:	89cb      	ldrh	r3, [r1, #14]
   18e4c:	a816      	add	r0, sp, #88	; 0x58
   18e4e:	81d3      	strh	r3, [r2, #14]
   18e50:	69cb      	ldr	r3, [r1, #28]
   18e52:	000c      	movs	r4, r1
   18e54:	9307      	str	r3, [sp, #28]
   18e56:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   18e58:	9309      	str	r3, [sp, #36]	; 0x24
   18e5a:	ab1a      	add	r3, sp, #104	; 0x68
   18e5c:	9300      	str	r3, [sp, #0]
   18e5e:	9304      	str	r3, [sp, #16]
   18e60:	2380      	movs	r3, #128	; 0x80
   18e62:	00db      	lsls	r3, r3, #3
   18e64:	9302      	str	r3, [sp, #8]
   18e66:	9305      	str	r3, [sp, #20]
   18e68:	2300      	movs	r3, #0
   18e6a:	9306      	str	r3, [sp, #24]
   18e6c:	f001 fd60 	bl	1a930 <__retarget_lock_init_recursive>
   18e70:	002a      	movs	r2, r5
   18e72:	003b      	movs	r3, r7
   18e74:	4669      	mov	r1, sp
   18e76:	0030      	movs	r0, r6
   18e78:	f7fe fc6e 	bl	17758 <_vfprintf_r>
   18e7c:	1e05      	subs	r5, r0, #0
   18e7e:	db05      	blt.n	18e8c <__sbprintf+0x5c>
   18e80:	4669      	mov	r1, sp
   18e82:	0030      	movs	r0, r6
   18e84:	f001 f9ac 	bl	1a1e0 <_fflush_r>
   18e88:	2800      	cmp	r0, #0
   18e8a:	d10e      	bne.n	18eaa <__sbprintf+0x7a>
   18e8c:	466b      	mov	r3, sp
   18e8e:	899b      	ldrh	r3, [r3, #12]
   18e90:	065b      	lsls	r3, r3, #25
   18e92:	d503      	bpl.n	18e9c <__sbprintf+0x6c>
   18e94:	2240      	movs	r2, #64	; 0x40
   18e96:	89a3      	ldrh	r3, [r4, #12]
   18e98:	4313      	orrs	r3, r2
   18e9a:	81a3      	strh	r3, [r4, #12]
   18e9c:	9816      	ldr	r0, [sp, #88]	; 0x58
   18e9e:	f001 fd49 	bl	1a934 <__retarget_lock_close_recursive>
   18ea2:	0028      	movs	r0, r5
   18ea4:	4b03      	ldr	r3, [pc, #12]	; (18eb4 <__sbprintf+0x84>)
   18ea6:	449d      	add	sp, r3
   18ea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   18eaa:	2501      	movs	r5, #1
   18eac:	426d      	negs	r5, r5
   18eae:	e7ed      	b.n	18e8c <__sbprintf+0x5c>
   18eb0:	fffffb94 	.word	0xfffffb94
   18eb4:	0000046c 	.word	0x0000046c

00018eb8 <__swsetup_r>:
   18eb8:	4b33      	ldr	r3, [pc, #204]	; (18f88 <__swsetup_r+0xd0>)
   18eba:	b570      	push	{r4, r5, r6, lr}
   18ebc:	0005      	movs	r5, r0
   18ebe:	6818      	ldr	r0, [r3, #0]
   18ec0:	000c      	movs	r4, r1
   18ec2:	2800      	cmp	r0, #0
   18ec4:	d002      	beq.n	18ecc <__swsetup_r+0x14>
   18ec6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   18ec8:	2b00      	cmp	r3, #0
   18eca:	d03c      	beq.n	18f46 <__swsetup_r+0x8e>
   18ecc:	230c      	movs	r3, #12
   18ece:	5ee2      	ldrsh	r2, [r4, r3]
   18ed0:	b293      	uxth	r3, r2
   18ed2:	0719      	lsls	r1, r3, #28
   18ed4:	d50d      	bpl.n	18ef2 <__swsetup_r+0x3a>
   18ed6:	6921      	ldr	r1, [r4, #16]
   18ed8:	2900      	cmp	r1, #0
   18eda:	d015      	beq.n	18f08 <__swsetup_r+0x50>
   18edc:	07da      	lsls	r2, r3, #31
   18ede:	d521      	bpl.n	18f24 <__swsetup_r+0x6c>
   18ee0:	2300      	movs	r3, #0
   18ee2:	60a3      	str	r3, [r4, #8]
   18ee4:	6963      	ldr	r3, [r4, #20]
   18ee6:	2000      	movs	r0, #0
   18ee8:	425b      	negs	r3, r3
   18eea:	61a3      	str	r3, [r4, #24]
   18eec:	2900      	cmp	r1, #0
   18eee:	d021      	beq.n	18f34 <__swsetup_r+0x7c>
   18ef0:	bd70      	pop	{r4, r5, r6, pc}
   18ef2:	06d9      	lsls	r1, r3, #27
   18ef4:	d53f      	bpl.n	18f76 <__swsetup_r+0xbe>
   18ef6:	075b      	lsls	r3, r3, #29
   18ef8:	d428      	bmi.n	18f4c <__swsetup_r+0x94>
   18efa:	6921      	ldr	r1, [r4, #16]
   18efc:	2308      	movs	r3, #8
   18efe:	4313      	orrs	r3, r2
   18f00:	81a3      	strh	r3, [r4, #12]
   18f02:	b29b      	uxth	r3, r3
   18f04:	2900      	cmp	r1, #0
   18f06:	d1e9      	bne.n	18edc <__swsetup_r+0x24>
   18f08:	22a0      	movs	r2, #160	; 0xa0
   18f0a:	2080      	movs	r0, #128	; 0x80
   18f0c:	0092      	lsls	r2, r2, #2
   18f0e:	0080      	lsls	r0, r0, #2
   18f10:	401a      	ands	r2, r3
   18f12:	4282      	cmp	r2, r0
   18f14:	d0e2      	beq.n	18edc <__swsetup_r+0x24>
   18f16:	0021      	movs	r1, r4
   18f18:	0028      	movs	r0, r5
   18f1a:	f001 fd41 	bl	1a9a0 <__smakebuf_r>
   18f1e:	89a3      	ldrh	r3, [r4, #12]
   18f20:	6921      	ldr	r1, [r4, #16]
   18f22:	e7db      	b.n	18edc <__swsetup_r+0x24>
   18f24:	2200      	movs	r2, #0
   18f26:	079b      	lsls	r3, r3, #30
   18f28:	d400      	bmi.n	18f2c <__swsetup_r+0x74>
   18f2a:	6962      	ldr	r2, [r4, #20]
   18f2c:	60a2      	str	r2, [r4, #8]
   18f2e:	2000      	movs	r0, #0
   18f30:	2900      	cmp	r1, #0
   18f32:	d1dd      	bne.n	18ef0 <__swsetup_r+0x38>
   18f34:	220c      	movs	r2, #12
   18f36:	5ea3      	ldrsh	r3, [r4, r2]
   18f38:	061a      	lsls	r2, r3, #24
   18f3a:	d5d9      	bpl.n	18ef0 <__swsetup_r+0x38>
   18f3c:	2240      	movs	r2, #64	; 0x40
   18f3e:	4313      	orrs	r3, r2
   18f40:	81a3      	strh	r3, [r4, #12]
   18f42:	3801      	subs	r0, #1
   18f44:	e7d4      	b.n	18ef0 <__swsetup_r+0x38>
   18f46:	f001 f9a5 	bl	1a294 <__sinit>
   18f4a:	e7bf      	b.n	18ecc <__swsetup_r+0x14>
   18f4c:	6b21      	ldr	r1, [r4, #48]	; 0x30
   18f4e:	2900      	cmp	r1, #0
   18f50:	d00a      	beq.n	18f68 <__swsetup_r+0xb0>
   18f52:	0023      	movs	r3, r4
   18f54:	3340      	adds	r3, #64	; 0x40
   18f56:	4299      	cmp	r1, r3
   18f58:	d004      	beq.n	18f64 <__swsetup_r+0xac>
   18f5a:	0028      	movs	r0, r5
   18f5c:	f001 fa44 	bl	1a3e8 <_free_r>
   18f60:	230c      	movs	r3, #12
   18f62:	5ee2      	ldrsh	r2, [r4, r3]
   18f64:	2300      	movs	r3, #0
   18f66:	6323      	str	r3, [r4, #48]	; 0x30
   18f68:	2324      	movs	r3, #36	; 0x24
   18f6a:	439a      	bics	r2, r3
   18f6c:	2300      	movs	r3, #0
   18f6e:	6921      	ldr	r1, [r4, #16]
   18f70:	6063      	str	r3, [r4, #4]
   18f72:	6021      	str	r1, [r4, #0]
   18f74:	e7c2      	b.n	18efc <__swsetup_r+0x44>
   18f76:	2309      	movs	r3, #9
   18f78:	602b      	str	r3, [r5, #0]
   18f7a:	2340      	movs	r3, #64	; 0x40
   18f7c:	2001      	movs	r0, #1
   18f7e:	431a      	orrs	r2, r3
   18f80:	81a2      	strh	r2, [r4, #12]
   18f82:	4240      	negs	r0, r0
   18f84:	e7b4      	b.n	18ef0 <__swsetup_r+0x38>
   18f86:	46c0      	nop			; (mov r8, r8)
   18f88:	20000064 	.word	0x20000064

00018f8c <register_fini>:
   18f8c:	4b03      	ldr	r3, [pc, #12]	; (18f9c <register_fini+0x10>)
   18f8e:	b510      	push	{r4, lr}
   18f90:	2b00      	cmp	r3, #0
   18f92:	d002      	beq.n	18f9a <register_fini+0xe>
   18f94:	4802      	ldr	r0, [pc, #8]	; (18fa0 <register_fini+0x14>)
   18f96:	f000 f805 	bl	18fa4 <atexit>
   18f9a:	bd10      	pop	{r4, pc}
   18f9c:	00000000 	.word	0x00000000
   18fa0:	0001a315 	.word	0x0001a315

00018fa4 <atexit>:
   18fa4:	b510      	push	{r4, lr}
   18fa6:	0001      	movs	r1, r0
   18fa8:	2300      	movs	r3, #0
   18faa:	2200      	movs	r2, #0
   18fac:	2000      	movs	r0, #0
   18fae:	f002 ff17 	bl	1bde0 <__register_exitproc>
   18fb2:	bd10      	pop	{r4, pc}

00018fb4 <quorem>:
   18fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
   18fb6:	4645      	mov	r5, r8
   18fb8:	4680      	mov	r8, r0
   18fba:	46de      	mov	lr, fp
   18fbc:	4657      	mov	r7, sl
   18fbe:	464e      	mov	r6, r9
   18fc0:	4642      	mov	r2, r8
   18fc2:	b5e0      	push	{r5, r6, r7, lr}
   18fc4:	690c      	ldr	r4, [r1, #16]
   18fc6:	6912      	ldr	r2, [r2, #16]
   18fc8:	b085      	sub	sp, #20
   18fca:	000b      	movs	r3, r1
   18fcc:	9102      	str	r1, [sp, #8]
   18fce:	2000      	movs	r0, #0
   18fd0:	4294      	cmp	r4, r2
   18fd2:	dd00      	ble.n	18fd6 <quorem+0x22>
   18fd4:	e090      	b.n	190f8 <quorem+0x144>
   18fd6:	2214      	movs	r2, #20
   18fd8:	4694      	mov	ip, r2
   18fda:	4463      	add	r3, ip
   18fdc:	4699      	mov	r9, r3
   18fde:	464a      	mov	r2, r9
   18fe0:	3c01      	subs	r4, #1
   18fe2:	00a3      	lsls	r3, r4, #2
   18fe4:	18d6      	adds	r6, r2, r3
   18fe6:	2214      	movs	r2, #20
   18fe8:	4442      	add	r2, r8
   18fea:	4693      	mov	fp, r2
   18fec:	449b      	add	fp, r3
   18fee:	6833      	ldr	r3, [r6, #0]
   18ff0:	0015      	movs	r5, r2
   18ff2:	1c59      	adds	r1, r3, #1
   18ff4:	465b      	mov	r3, fp
   18ff6:	6818      	ldr	r0, [r3, #0]
   18ff8:	9201      	str	r2, [sp, #4]
   18ffa:	f7f9 fd4b 	bl	12a94 <__udivsi3>
   18ffe:	1e03      	subs	r3, r0, #0
   19000:	9000      	str	r0, [sp, #0]
   19002:	d042      	beq.n	1908a <quorem+0xd6>
   19004:	0029      	movs	r1, r5
   19006:	2700      	movs	r7, #0
   19008:	464d      	mov	r5, r9
   1900a:	2000      	movs	r0, #0
   1900c:	46b1      	mov	r9, r6
   1900e:	46a2      	mov	sl, r4
   19010:	003e      	movs	r6, r7
   19012:	0004      	movs	r4, r0
   19014:	469c      	mov	ip, r3
   19016:	002f      	movs	r7, r5
   19018:	0008      	movs	r0, r1
   1901a:	9503      	str	r5, [sp, #12]
   1901c:	4663      	mov	r3, ip
   1901e:	cf04      	ldmia	r7!, {r2}
   19020:	0415      	lsls	r5, r2, #16
   19022:	0c2d      	lsrs	r5, r5, #16
   19024:	435d      	muls	r5, r3
   19026:	0c12      	lsrs	r2, r2, #16
   19028:	435a      	muls	r2, r3
   1902a:	19ad      	adds	r5, r5, r6
   1902c:	0c2b      	lsrs	r3, r5, #16
   1902e:	18d2      	adds	r2, r2, r3
   19030:	6803      	ldr	r3, [r0, #0]
   19032:	042d      	lsls	r5, r5, #16
   19034:	0419      	lsls	r1, r3, #16
   19036:	0c09      	lsrs	r1, r1, #16
   19038:	1909      	adds	r1, r1, r4
   1903a:	0c16      	lsrs	r6, r2, #16
   1903c:	0c2d      	lsrs	r5, r5, #16
   1903e:	0412      	lsls	r2, r2, #16
   19040:	1b49      	subs	r1, r1, r5
   19042:	0c12      	lsrs	r2, r2, #16
   19044:	0c1b      	lsrs	r3, r3, #16
   19046:	1a9b      	subs	r3, r3, r2
   19048:	140a      	asrs	r2, r1, #16
   1904a:	189b      	adds	r3, r3, r2
   1904c:	0409      	lsls	r1, r1, #16
   1904e:	141c      	asrs	r4, r3, #16
   19050:	0c09      	lsrs	r1, r1, #16
   19052:	041b      	lsls	r3, r3, #16
   19054:	4319      	orrs	r1, r3
   19056:	c002      	stmia	r0!, {r1}
   19058:	45b9      	cmp	r9, r7
   1905a:	d2df      	bcs.n	1901c <quorem+0x68>
   1905c:	9b03      	ldr	r3, [sp, #12]
   1905e:	464e      	mov	r6, r9
   19060:	4699      	mov	r9, r3
   19062:	465b      	mov	r3, fp
   19064:	681b      	ldr	r3, [r3, #0]
   19066:	4654      	mov	r4, sl
   19068:	2b00      	cmp	r3, #0
   1906a:	d10e      	bne.n	1908a <quorem+0xd6>
   1906c:	465b      	mov	r3, fp
   1906e:	9a01      	ldr	r2, [sp, #4]
   19070:	3b04      	subs	r3, #4
   19072:	429a      	cmp	r2, r3
   19074:	d304      	bcc.n	19080 <quorem+0xcc>
   19076:	e006      	b.n	19086 <quorem+0xd2>
   19078:	3b04      	subs	r3, #4
   1907a:	3c01      	subs	r4, #1
   1907c:	429a      	cmp	r2, r3
   1907e:	d202      	bcs.n	19086 <quorem+0xd2>
   19080:	6819      	ldr	r1, [r3, #0]
   19082:	2900      	cmp	r1, #0
   19084:	d0f8      	beq.n	19078 <quorem+0xc4>
   19086:	4643      	mov	r3, r8
   19088:	611c      	str	r4, [r3, #16]
   1908a:	9902      	ldr	r1, [sp, #8]
   1908c:	4640      	mov	r0, r8
   1908e:	f002 fa77 	bl	1b580 <__mcmp>
   19092:	2800      	cmp	r0, #0
   19094:	db2f      	blt.n	190f6 <quorem+0x142>
   19096:	464f      	mov	r7, r9
   19098:	2000      	movs	r0, #0
   1909a:	9b00      	ldr	r3, [sp, #0]
   1909c:	9d01      	ldr	r5, [sp, #4]
   1909e:	3301      	adds	r3, #1
   190a0:	9300      	str	r3, [sp, #0]
   190a2:	682b      	ldr	r3, [r5, #0]
   190a4:	cf02      	ldmia	r7!, {r1}
   190a6:	041a      	lsls	r2, r3, #16
   190a8:	0c12      	lsrs	r2, r2, #16
   190aa:	1810      	adds	r0, r2, r0
   190ac:	040a      	lsls	r2, r1, #16
   190ae:	0c12      	lsrs	r2, r2, #16
   190b0:	1a82      	subs	r2, r0, r2
   190b2:	0c09      	lsrs	r1, r1, #16
   190b4:	0c1b      	lsrs	r3, r3, #16
   190b6:	1a5b      	subs	r3, r3, r1
   190b8:	1411      	asrs	r1, r2, #16
   190ba:	185b      	adds	r3, r3, r1
   190bc:	0412      	lsls	r2, r2, #16
   190be:	1418      	asrs	r0, r3, #16
   190c0:	0c12      	lsrs	r2, r2, #16
   190c2:	041b      	lsls	r3, r3, #16
   190c4:	4313      	orrs	r3, r2
   190c6:	c508      	stmia	r5!, {r3}
   190c8:	42be      	cmp	r6, r7
   190ca:	d2ea      	bcs.n	190a2 <quorem+0xee>
   190cc:	9901      	ldr	r1, [sp, #4]
   190ce:	00a3      	lsls	r3, r4, #2
   190d0:	468c      	mov	ip, r1
   190d2:	4463      	add	r3, ip
   190d4:	681a      	ldr	r2, [r3, #0]
   190d6:	2a00      	cmp	r2, #0
   190d8:	d10d      	bne.n	190f6 <quorem+0x142>
   190da:	3b04      	subs	r3, #4
   190dc:	000a      	movs	r2, r1
   190de:	4299      	cmp	r1, r3
   190e0:	d304      	bcc.n	190ec <quorem+0x138>
   190e2:	e006      	b.n	190f2 <quorem+0x13e>
   190e4:	3b04      	subs	r3, #4
   190e6:	3c01      	subs	r4, #1
   190e8:	429a      	cmp	r2, r3
   190ea:	d202      	bcs.n	190f2 <quorem+0x13e>
   190ec:	6819      	ldr	r1, [r3, #0]
   190ee:	2900      	cmp	r1, #0
   190f0:	d0f8      	beq.n	190e4 <quorem+0x130>
   190f2:	4643      	mov	r3, r8
   190f4:	611c      	str	r4, [r3, #16]
   190f6:	9800      	ldr	r0, [sp, #0]
   190f8:	b005      	add	sp, #20
   190fa:	bc3c      	pop	{r2, r3, r4, r5}
   190fc:	4690      	mov	r8, r2
   190fe:	4699      	mov	r9, r3
   19100:	46a2      	mov	sl, r4
   19102:	46ab      	mov	fp, r5
   19104:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19106:	46c0      	nop			; (mov r8, r8)

00019108 <_dtoa_r>:
   19108:	b5f0      	push	{r4, r5, r6, r7, lr}
   1910a:	4657      	mov	r7, sl
   1910c:	464e      	mov	r6, r9
   1910e:	4645      	mov	r5, r8
   19110:	46de      	mov	lr, fp
   19112:	b5e0      	push	{r5, r6, r7, lr}
   19114:	6c01      	ldr	r1, [r0, #64]	; 0x40
   19116:	b099      	sub	sp, #100	; 0x64
   19118:	4682      	mov	sl, r0
   1911a:	001d      	movs	r5, r3
   1911c:	0016      	movs	r6, r2
   1911e:	001f      	movs	r7, r3
   19120:	2900      	cmp	r1, #0
   19122:	d009      	beq.n	19138 <_dtoa_r+0x30>
   19124:	2301      	movs	r3, #1
   19126:	6c42      	ldr	r2, [r0, #68]	; 0x44
   19128:	4093      	lsls	r3, r2
   1912a:	604a      	str	r2, [r1, #4]
   1912c:	608b      	str	r3, [r1, #8]
   1912e:	f002 f81b 	bl	1b168 <_Bfree>
   19132:	2300      	movs	r3, #0
   19134:	4652      	mov	r2, sl
   19136:	6413      	str	r3, [r2, #64]	; 0x40
   19138:	46b8      	mov	r8, r7
   1913a:	2f00      	cmp	r7, #0
   1913c:	db37      	blt.n	191ae <_dtoa_r+0xa6>
   1913e:	2300      	movs	r3, #0
   19140:	9a25      	ldr	r2, [sp, #148]	; 0x94
   19142:	6013      	str	r3, [r2, #0]
   19144:	4642      	mov	r2, r8
   19146:	4bd6      	ldr	r3, [pc, #856]	; (194a0 <_dtoa_r+0x398>)
   19148:	401a      	ands	r2, r3
   1914a:	429a      	cmp	r2, r3
   1914c:	d018      	beq.n	19180 <_dtoa_r+0x78>
   1914e:	2200      	movs	r2, #0
   19150:	2300      	movs	r3, #0
   19152:	0030      	movs	r0, r6
   19154:	0039      	movs	r1, r7
   19156:	f7fc fc3f 	bl	159d8 <__aeabi_dcmpeq>
   1915a:	2800      	cmp	r0, #0
   1915c:	d02f      	beq.n	191be <_dtoa_r+0xb6>
   1915e:	2301      	movs	r3, #1
   19160:	9a24      	ldr	r2, [sp, #144]	; 0x90
   19162:	6013      	str	r3, [r2, #0]
   19164:	9b26      	ldr	r3, [sp, #152]	; 0x98
   19166:	2b00      	cmp	r3, #0
   19168:	d100      	bne.n	1916c <_dtoa_r+0x64>
   1916a:	e22a      	b.n	195c2 <_dtoa_r+0x4ba>
   1916c:	48cd      	ldr	r0, [pc, #820]	; (194a4 <_dtoa_r+0x39c>)
   1916e:	6018      	str	r0, [r3, #0]
   19170:	3801      	subs	r0, #1
   19172:	b019      	add	sp, #100	; 0x64
   19174:	bc3c      	pop	{r2, r3, r4, r5}
   19176:	4690      	mov	r8, r2
   19178:	4699      	mov	r9, r3
   1917a:	46a2      	mov	sl, r4
   1917c:	46ab      	mov	fp, r5
   1917e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19180:	4bc9      	ldr	r3, [pc, #804]	; (194a8 <_dtoa_r+0x3a0>)
   19182:	9a24      	ldr	r2, [sp, #144]	; 0x90
   19184:	6013      	str	r3, [r2, #0]
   19186:	2e00      	cmp	r6, #0
   19188:	d10b      	bne.n	191a2 <_dtoa_r+0x9a>
   1918a:	4643      	mov	r3, r8
   1918c:	0318      	lsls	r0, r3, #12
   1918e:	d108      	bne.n	191a2 <_dtoa_r+0x9a>
   19190:	9b26      	ldr	r3, [sp, #152]	; 0x98
   19192:	48c6      	ldr	r0, [pc, #792]	; (194ac <_dtoa_r+0x3a4>)
   19194:	2b00      	cmp	r3, #0
   19196:	d0ec      	beq.n	19172 <_dtoa_r+0x6a>
   19198:	0003      	movs	r3, r0
   1919a:	3308      	adds	r3, #8
   1919c:	9a26      	ldr	r2, [sp, #152]	; 0x98
   1919e:	6013      	str	r3, [r2, #0]
   191a0:	e7e7      	b.n	19172 <_dtoa_r+0x6a>
   191a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
   191a4:	48c2      	ldr	r0, [pc, #776]	; (194b0 <_dtoa_r+0x3a8>)
   191a6:	2b00      	cmp	r3, #0
   191a8:	d0e3      	beq.n	19172 <_dtoa_r+0x6a>
   191aa:	1cc3      	adds	r3, r0, #3
   191ac:	e7f6      	b.n	1919c <_dtoa_r+0x94>
   191ae:	2301      	movs	r3, #1
   191b0:	9a25      	ldr	r2, [sp, #148]	; 0x94
   191b2:	0068      	lsls	r0, r5, #1
   191b4:	6013      	str	r3, [r2, #0]
   191b6:	0843      	lsrs	r3, r0, #1
   191b8:	4698      	mov	r8, r3
   191ba:	001f      	movs	r7, r3
   191bc:	e7c2      	b.n	19144 <_dtoa_r+0x3c>
   191be:	ab16      	add	r3, sp, #88	; 0x58
   191c0:	9301      	str	r3, [sp, #4]
   191c2:	ab17      	add	r3, sp, #92	; 0x5c
   191c4:	9300      	str	r3, [sp, #0]
   191c6:	0032      	movs	r2, r6
   191c8:	003b      	movs	r3, r7
   191ca:	4650      	mov	r0, sl
   191cc:	f002 fa8e 	bl	1b6ec <__d2b>
   191d0:	4643      	mov	r3, r8
   191d2:	4683      	mov	fp, r0
   191d4:	0d1a      	lsrs	r2, r3, #20
   191d6:	d100      	bne.n	191da <_dtoa_r+0xd2>
   191d8:	e1d6      	b.n	19588 <_dtoa_r+0x480>
   191da:	033b      	lsls	r3, r7, #12
   191dc:	4cb5      	ldr	r4, [pc, #724]	; (194b4 <_dtoa_r+0x3ac>)
   191de:	0b1b      	lsrs	r3, r3, #12
   191e0:	431c      	orrs	r4, r3
   191e2:	4bb5      	ldr	r3, [pc, #724]	; (194b8 <_dtoa_r+0x3b0>)
   191e4:	0030      	movs	r0, r6
   191e6:	4698      	mov	r8, r3
   191e8:	9b16      	ldr	r3, [sp, #88]	; 0x58
   191ea:	0021      	movs	r1, r4
   191ec:	4699      	mov	r9, r3
   191ee:	2300      	movs	r3, #0
   191f0:	4490      	add	r8, r2
   191f2:	930f      	str	r3, [sp, #60]	; 0x3c
   191f4:	2200      	movs	r2, #0
   191f6:	4bb1      	ldr	r3, [pc, #708]	; (194bc <_dtoa_r+0x3b4>)
   191f8:	f7fb fef6 	bl	14fe8 <__aeabi_dsub>
   191fc:	4ab0      	ldr	r2, [pc, #704]	; (194c0 <_dtoa_r+0x3b8>)
   191fe:	4bb1      	ldr	r3, [pc, #708]	; (194c4 <_dtoa_r+0x3bc>)
   19200:	f7fb fc72 	bl	14ae8 <__aeabi_dmul>
   19204:	4ab0      	ldr	r2, [pc, #704]	; (194c8 <_dtoa_r+0x3c0>)
   19206:	4bb1      	ldr	r3, [pc, #708]	; (194cc <_dtoa_r+0x3c4>)
   19208:	f7fa fe2a 	bl	13e60 <__aeabi_dadd>
   1920c:	0004      	movs	r4, r0
   1920e:	4640      	mov	r0, r8
   19210:	000d      	movs	r5, r1
   19212:	f7fc fa33 	bl	1567c <__aeabi_i2d>
   19216:	4aae      	ldr	r2, [pc, #696]	; (194d0 <_dtoa_r+0x3c8>)
   19218:	4bae      	ldr	r3, [pc, #696]	; (194d4 <_dtoa_r+0x3cc>)
   1921a:	f7fb fc65 	bl	14ae8 <__aeabi_dmul>
   1921e:	0002      	movs	r2, r0
   19220:	000b      	movs	r3, r1
   19222:	0020      	movs	r0, r4
   19224:	0029      	movs	r1, r5
   19226:	f7fa fe1b 	bl	13e60 <__aeabi_dadd>
   1922a:	0004      	movs	r4, r0
   1922c:	000d      	movs	r5, r1
   1922e:	f7fc f9f1 	bl	15614 <__aeabi_d2iz>
   19232:	2200      	movs	r2, #0
   19234:	9003      	str	r0, [sp, #12]
   19236:	2300      	movs	r3, #0
   19238:	0020      	movs	r0, r4
   1923a:	0029      	movs	r1, r5
   1923c:	f7fc fbd2 	bl	159e4 <__aeabi_dcmplt>
   19240:	2800      	cmp	r0, #0
   19242:	d000      	beq.n	19246 <_dtoa_r+0x13e>
   19244:	e2b1      	b.n	197aa <_dtoa_r+0x6a2>
   19246:	2301      	movs	r3, #1
   19248:	9c03      	ldr	r4, [sp, #12]
   1924a:	930c      	str	r3, [sp, #48]	; 0x30
   1924c:	2c16      	cmp	r4, #22
   1924e:	d810      	bhi.n	19272 <_dtoa_r+0x16a>
   19250:	49a1      	ldr	r1, [pc, #644]	; (194d8 <_dtoa_r+0x3d0>)
   19252:	00e3      	lsls	r3, r4, #3
   19254:	18c9      	adds	r1, r1, r3
   19256:	0032      	movs	r2, r6
   19258:	6808      	ldr	r0, [r1, #0]
   1925a:	6849      	ldr	r1, [r1, #4]
   1925c:	003b      	movs	r3, r7
   1925e:	f7fc fbd5 	bl	15a0c <__aeabi_dcmpgt>
   19262:	2800      	cmp	r0, #0
   19264:	d100      	bne.n	19268 <_dtoa_r+0x160>
   19266:	e31d      	b.n	198a4 <_dtoa_r+0x79c>
   19268:	0023      	movs	r3, r4
   1926a:	3b01      	subs	r3, #1
   1926c:	9303      	str	r3, [sp, #12]
   1926e:	2300      	movs	r3, #0
   19270:	930c      	str	r3, [sp, #48]	; 0x30
   19272:	464b      	mov	r3, r9
   19274:	4642      	mov	r2, r8
   19276:	1a9a      	subs	r2, r3, r2
   19278:	2300      	movs	r3, #0
   1927a:	9306      	str	r3, [sp, #24]
   1927c:	0013      	movs	r3, r2
   1927e:	3b01      	subs	r3, #1
   19280:	9304      	str	r3, [sp, #16]
   19282:	d500      	bpl.n	19286 <_dtoa_r+0x17e>
   19284:	e2a1      	b.n	197ca <_dtoa_r+0x6c2>
   19286:	9b03      	ldr	r3, [sp, #12]
   19288:	2b00      	cmp	r3, #0
   1928a:	da00      	bge.n	1928e <_dtoa_r+0x186>
   1928c:	e284      	b.n	19798 <_dtoa_r+0x690>
   1928e:	469c      	mov	ip, r3
   19290:	930d      	str	r3, [sp, #52]	; 0x34
   19292:	2300      	movs	r3, #0
   19294:	9a04      	ldr	r2, [sp, #16]
   19296:	4699      	mov	r9, r3
   19298:	0011      	movs	r1, r2
   1929a:	4461      	add	r1, ip
   1929c:	9104      	str	r1, [sp, #16]
   1929e:	9b22      	ldr	r3, [sp, #136]	; 0x88
   192a0:	2b09      	cmp	r3, #9
   192a2:	d900      	bls.n	192a6 <_dtoa_r+0x19e>
   192a4:	e18f      	b.n	195c6 <_dtoa_r+0x4be>
   192a6:	2401      	movs	r4, #1
   192a8:	2b05      	cmp	r3, #5
   192aa:	dd02      	ble.n	192b2 <_dtoa_r+0x1aa>
   192ac:	2400      	movs	r4, #0
   192ae:	3b04      	subs	r3, #4
   192b0:	9322      	str	r3, [sp, #136]	; 0x88
   192b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
   192b4:	2b03      	cmp	r3, #3
   192b6:	d101      	bne.n	192bc <_dtoa_r+0x1b4>
   192b8:	f000 fcce 	bl	19c58 <_dtoa_r+0xb50>
   192bc:	dc01      	bgt.n	192c2 <_dtoa_r+0x1ba>
   192be:	f000 fc92 	bl	19be6 <_dtoa_r+0xade>
   192c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
   192c4:	2b04      	cmp	r3, #4
   192c6:	d101      	bne.n	192cc <_dtoa_r+0x1c4>
   192c8:	f000 fc40 	bl	19b4c <_dtoa_r+0xa44>
   192cc:	2301      	movs	r3, #1
   192ce:	930b      	str	r3, [sp, #44]	; 0x2c
   192d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
   192d2:	2b05      	cmp	r3, #5
   192d4:	d001      	beq.n	192da <_dtoa_r+0x1d2>
   192d6:	f000 fc8b 	bl	19bf0 <_dtoa_r+0xae8>
   192da:	9a23      	ldr	r2, [sp, #140]	; 0x8c
   192dc:	9b03      	ldr	r3, [sp, #12]
   192de:	4694      	mov	ip, r2
   192e0:	4463      	add	r3, ip
   192e2:	930e      	str	r3, [sp, #56]	; 0x38
   192e4:	3301      	adds	r3, #1
   192e6:	9307      	str	r3, [sp, #28]
   192e8:	1e1d      	subs	r5, r3, #0
   192ea:	dc01      	bgt.n	192f0 <_dtoa_r+0x1e8>
   192ec:	f000 fd49 	bl	19d82 <_dtoa_r+0xc7a>
   192f0:	9b07      	ldr	r3, [sp, #28]
   192f2:	4698      	mov	r8, r3
   192f4:	2300      	movs	r3, #0
   192f6:	4652      	mov	r2, sl
   192f8:	2100      	movs	r1, #0
   192fa:	6453      	str	r3, [r2, #68]	; 0x44
   192fc:	2d17      	cmp	r5, #23
   192fe:	d90a      	bls.n	19316 <_dtoa_r+0x20e>
   19300:	2201      	movs	r2, #1
   19302:	3304      	adds	r3, #4
   19304:	005b      	lsls	r3, r3, #1
   19306:	0018      	movs	r0, r3
   19308:	3014      	adds	r0, #20
   1930a:	0011      	movs	r1, r2
   1930c:	3201      	adds	r2, #1
   1930e:	4285      	cmp	r5, r0
   19310:	d2f8      	bcs.n	19304 <_dtoa_r+0x1fc>
   19312:	4653      	mov	r3, sl
   19314:	6459      	str	r1, [r3, #68]	; 0x44
   19316:	4650      	mov	r0, sl
   19318:	f001 fefe 	bl	1b118 <_Balloc>
   1931c:	4653      	mov	r3, sl
   1931e:	6418      	str	r0, [r3, #64]	; 0x40
   19320:	4643      	mov	r3, r8
   19322:	900a      	str	r0, [sp, #40]	; 0x28
   19324:	2b0e      	cmp	r3, #14
   19326:	d900      	bls.n	1932a <_dtoa_r+0x222>
   19328:	e161      	b.n	195ee <_dtoa_r+0x4e6>
   1932a:	2c00      	cmp	r4, #0
   1932c:	d100      	bne.n	19330 <_dtoa_r+0x228>
   1932e:	e15e      	b.n	195ee <_dtoa_r+0x4e6>
   19330:	9610      	str	r6, [sp, #64]	; 0x40
   19332:	9711      	str	r7, [sp, #68]	; 0x44
   19334:	9e03      	ldr	r6, [sp, #12]
   19336:	2e00      	cmp	r6, #0
   19338:	dc01      	bgt.n	1933e <_dtoa_r+0x236>
   1933a:	f000 fd25 	bl	19d88 <_dtoa_r+0xc80>
   1933e:	0032      	movs	r2, r6
   19340:	210f      	movs	r1, #15
   19342:	4b65      	ldr	r3, [pc, #404]	; (194d8 <_dtoa_r+0x3d0>)
   19344:	400a      	ands	r2, r1
   19346:	00d2      	lsls	r2, r2, #3
   19348:	189b      	adds	r3, r3, r2
   1934a:	1136      	asrs	r6, r6, #4
   1934c:	681c      	ldr	r4, [r3, #0]
   1934e:	685d      	ldr	r5, [r3, #4]
   19350:	06f3      	lsls	r3, r6, #27
   19352:	d401      	bmi.n	19358 <_dtoa_r+0x250>
   19354:	f000 fcca 	bl	19cec <_dtoa_r+0xbe4>
   19358:	4b60      	ldr	r3, [pc, #384]	; (194dc <_dtoa_r+0x3d4>)
   1935a:	400e      	ands	r6, r1
   1935c:	6a1a      	ldr	r2, [r3, #32]
   1935e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   19360:	9810      	ldr	r0, [sp, #64]	; 0x40
   19362:	9911      	ldr	r1, [sp, #68]	; 0x44
   19364:	f7fb f88c 	bl	14480 <__aeabi_ddiv>
   19368:	2303      	movs	r3, #3
   1936a:	4698      	mov	r8, r3
   1936c:	9008      	str	r0, [sp, #32]
   1936e:	9109      	str	r1, [sp, #36]	; 0x24
   19370:	2e00      	cmp	r6, #0
   19372:	d011      	beq.n	19398 <_dtoa_r+0x290>
   19374:	4f59      	ldr	r7, [pc, #356]	; (194dc <_dtoa_r+0x3d4>)
   19376:	2301      	movs	r3, #1
   19378:	4233      	tst	r3, r6
   1937a:	d009      	beq.n	19390 <_dtoa_r+0x288>
   1937c:	469c      	mov	ip, r3
   1937e:	683a      	ldr	r2, [r7, #0]
   19380:	687b      	ldr	r3, [r7, #4]
   19382:	0020      	movs	r0, r4
   19384:	0029      	movs	r1, r5
   19386:	44e0      	add	r8, ip
   19388:	f7fb fbae 	bl	14ae8 <__aeabi_dmul>
   1938c:	0004      	movs	r4, r0
   1938e:	000d      	movs	r5, r1
   19390:	1076      	asrs	r6, r6, #1
   19392:	3708      	adds	r7, #8
   19394:	2e00      	cmp	r6, #0
   19396:	d1ee      	bne.n	19376 <_dtoa_r+0x26e>
   19398:	0022      	movs	r2, r4
   1939a:	9808      	ldr	r0, [sp, #32]
   1939c:	9909      	ldr	r1, [sp, #36]	; 0x24
   1939e:	002b      	movs	r3, r5
   193a0:	f7fb f86e 	bl	14480 <__aeabi_ddiv>
   193a4:	0006      	movs	r6, r0
   193a6:	000f      	movs	r7, r1
   193a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   193aa:	2b00      	cmp	r3, #0
   193ac:	d009      	beq.n	193c2 <_dtoa_r+0x2ba>
   193ae:	2200      	movs	r2, #0
   193b0:	4b40      	ldr	r3, [pc, #256]	; (194b4 <_dtoa_r+0x3ac>)
   193b2:	0030      	movs	r0, r6
   193b4:	0039      	movs	r1, r7
   193b6:	f7fc fb15 	bl	159e4 <__aeabi_dcmplt>
   193ba:	2800      	cmp	r0, #0
   193bc:	d001      	beq.n	193c2 <_dtoa_r+0x2ba>
   193be:	f000 fdc2 	bl	19f46 <_dtoa_r+0xe3e>
   193c2:	4640      	mov	r0, r8
   193c4:	f7fc f95a 	bl	1567c <__aeabi_i2d>
   193c8:	0032      	movs	r2, r6
   193ca:	003b      	movs	r3, r7
   193cc:	f7fb fb8c 	bl	14ae8 <__aeabi_dmul>
   193d0:	2200      	movs	r2, #0
   193d2:	4b43      	ldr	r3, [pc, #268]	; (194e0 <_dtoa_r+0x3d8>)
   193d4:	f7fa fd44 	bl	13e60 <__aeabi_dadd>
   193d8:	4a42      	ldr	r2, [pc, #264]	; (194e4 <_dtoa_r+0x3dc>)
   193da:	000b      	movs	r3, r1
   193dc:	4694      	mov	ip, r2
   193de:	4463      	add	r3, ip
   193e0:	9008      	str	r0, [sp, #32]
   193e2:	9109      	str	r1, [sp, #36]	; 0x24
   193e4:	9309      	str	r3, [sp, #36]	; 0x24
   193e6:	9b07      	ldr	r3, [sp, #28]
   193e8:	2b00      	cmp	r3, #0
   193ea:	d101      	bne.n	193f0 <_dtoa_r+0x2e8>
   193ec:	f000 fc50 	bl	19c90 <_dtoa_r+0xb88>
   193f0:	9b03      	ldr	r3, [sp, #12]
   193f2:	9313      	str	r3, [sp, #76]	; 0x4c
   193f4:	9b07      	ldr	r3, [sp, #28]
   193f6:	9312      	str	r3, [sp, #72]	; 0x48
   193f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   193fa:	2b00      	cmp	r3, #0
   193fc:	d101      	bne.n	19402 <_dtoa_r+0x2fa>
   193fe:	f000 fd1d 	bl	19e3c <_dtoa_r+0xd34>
   19402:	9b12      	ldr	r3, [sp, #72]	; 0x48
   19404:	2000      	movs	r0, #0
   19406:	1e5a      	subs	r2, r3, #1
   19408:	4b33      	ldr	r3, [pc, #204]	; (194d8 <_dtoa_r+0x3d0>)
   1940a:	00d2      	lsls	r2, r2, #3
   1940c:	189b      	adds	r3, r3, r2
   1940e:	681a      	ldr	r2, [r3, #0]
   19410:	685b      	ldr	r3, [r3, #4]
   19412:	4935      	ldr	r1, [pc, #212]	; (194e8 <_dtoa_r+0x3e0>)
   19414:	f7fb f834 	bl	14480 <__aeabi_ddiv>
   19418:	9a08      	ldr	r2, [sp, #32]
   1941a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1941c:	f7fb fde4 	bl	14fe8 <__aeabi_dsub>
   19420:	9008      	str	r0, [sp, #32]
   19422:	9109      	str	r1, [sp, #36]	; 0x24
   19424:	0039      	movs	r1, r7
   19426:	0030      	movs	r0, r6
   19428:	f7fc f8f4 	bl	15614 <__aeabi_d2iz>
   1942c:	0004      	movs	r4, r0
   1942e:	f7fc f925 	bl	1567c <__aeabi_i2d>
   19432:	0002      	movs	r2, r0
   19434:	000b      	movs	r3, r1
   19436:	0030      	movs	r0, r6
   19438:	0039      	movs	r1, r7
   1943a:	f7fb fdd5 	bl	14fe8 <__aeabi_dsub>
   1943e:	0005      	movs	r5, r0
   19440:	000e      	movs	r6, r1
   19442:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   19444:	3430      	adds	r4, #48	; 0x30
   19446:	1c51      	adds	r1, r2, #1
   19448:	b2e7      	uxtb	r7, r4
   1944a:	9114      	str	r1, [sp, #80]	; 0x50
   1944c:	7017      	strb	r7, [r2, #0]
   1944e:	0033      	movs	r3, r6
   19450:	9808      	ldr	r0, [sp, #32]
   19452:	9909      	ldr	r1, [sp, #36]	; 0x24
   19454:	002a      	movs	r2, r5
   19456:	f7fc fad9 	bl	15a0c <__aeabi_dcmpgt>
   1945a:	2800      	cmp	r0, #0
   1945c:	d001      	beq.n	19462 <_dtoa_r+0x35a>
   1945e:	f000 fdfe 	bl	1a05e <_dtoa_r+0xf56>
   19462:	002a      	movs	r2, r5
   19464:	0033      	movs	r3, r6
   19466:	2000      	movs	r0, #0
   19468:	4912      	ldr	r1, [pc, #72]	; (194b4 <_dtoa_r+0x3ac>)
   1946a:	f7fb fdbd 	bl	14fe8 <__aeabi_dsub>
   1946e:	0002      	movs	r2, r0
   19470:	000b      	movs	r3, r1
   19472:	9808      	ldr	r0, [sp, #32]
   19474:	9909      	ldr	r1, [sp, #36]	; 0x24
   19476:	f7fc fac9 	bl	15a0c <__aeabi_dcmpgt>
   1947a:	2800      	cmp	r0, #0
   1947c:	d001      	beq.n	19482 <_dtoa_r+0x37a>
   1947e:	f000 fde7 	bl	1a050 <_dtoa_r+0xf48>
   19482:	9b12      	ldr	r3, [sp, #72]	; 0x48
   19484:	2b01      	cmp	r3, #1
   19486:	d101      	bne.n	1948c <_dtoa_r+0x384>
   19488:	f000 fc78 	bl	19d7c <_dtoa_r+0xc74>
   1948c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1948e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   19490:	4694      	mov	ip, r2
   19492:	4463      	add	r3, ip
   19494:	4698      	mov	r8, r3
   19496:	464b      	mov	r3, r9
   19498:	9312      	str	r3, [sp, #72]	; 0x48
   1949a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1949c:	4699      	mov	r9, r3
   1949e:	e038      	b.n	19512 <_dtoa_r+0x40a>
   194a0:	7ff00000 	.word	0x7ff00000
   194a4:	0001d369 	.word	0x0001d369
   194a8:	0000270f 	.word	0x0000270f
   194ac:	0001df60 	.word	0x0001df60
   194b0:	0001df6c 	.word	0x0001df6c
   194b4:	3ff00000 	.word	0x3ff00000
   194b8:	fffffc01 	.word	0xfffffc01
   194bc:	3ff80000 	.word	0x3ff80000
   194c0:	636f4361 	.word	0x636f4361
   194c4:	3fd287a7 	.word	0x3fd287a7
   194c8:	8b60c8b3 	.word	0x8b60c8b3
   194cc:	3fc68a28 	.word	0x3fc68a28
   194d0:	509f79fb 	.word	0x509f79fb
   194d4:	3fd34413 	.word	0x3fd34413
   194d8:	0001dfa8 	.word	0x0001dfa8
   194dc:	0001df80 	.word	0x0001df80
   194e0:	401c0000 	.word	0x401c0000
   194e4:	fcc00000 	.word	0xfcc00000
   194e8:	3fe00000 	.word	0x3fe00000
   194ec:	002a      	movs	r2, r5
   194ee:	0033      	movs	r3, r6
   194f0:	2000      	movs	r0, #0
   194f2:	49b9      	ldr	r1, [pc, #740]	; (197d8 <_dtoa_r+0x6d0>)
   194f4:	f7fb fd78 	bl	14fe8 <__aeabi_dsub>
   194f8:	9a08      	ldr	r2, [sp, #32]
   194fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
   194fc:	f7fc fa72 	bl	159e4 <__aeabi_dcmplt>
   19500:	2800      	cmp	r0, #0
   19502:	d001      	beq.n	19508 <_dtoa_r+0x400>
   19504:	f000 fd74 	bl	19ff0 <_dtoa_r+0xee8>
   19508:	46a1      	mov	r9, r4
   1950a:	4544      	cmp	r4, r8
   1950c:	d101      	bne.n	19512 <_dtoa_r+0x40a>
   1950e:	f000 fc33 	bl	19d78 <_dtoa_r+0xc70>
   19512:	9808      	ldr	r0, [sp, #32]
   19514:	9909      	ldr	r1, [sp, #36]	; 0x24
   19516:	2200      	movs	r2, #0
   19518:	4bb0      	ldr	r3, [pc, #704]	; (197dc <_dtoa_r+0x6d4>)
   1951a:	f7fb fae5 	bl	14ae8 <__aeabi_dmul>
   1951e:	2200      	movs	r2, #0
   19520:	4bae      	ldr	r3, [pc, #696]	; (197dc <_dtoa_r+0x6d4>)
   19522:	9008      	str	r0, [sp, #32]
   19524:	9109      	str	r1, [sp, #36]	; 0x24
   19526:	0028      	movs	r0, r5
   19528:	0031      	movs	r1, r6
   1952a:	f7fb fadd 	bl	14ae8 <__aeabi_dmul>
   1952e:	000d      	movs	r5, r1
   19530:	0004      	movs	r4, r0
   19532:	f7fc f86f 	bl	15614 <__aeabi_d2iz>
   19536:	0007      	movs	r7, r0
   19538:	f7fc f8a0 	bl	1567c <__aeabi_i2d>
   1953c:	0002      	movs	r2, r0
   1953e:	000b      	movs	r3, r1
   19540:	0020      	movs	r0, r4
   19542:	0029      	movs	r1, r5
   19544:	f7fb fd50 	bl	14fe8 <__aeabi_dsub>
   19548:	464b      	mov	r3, r9
   1954a:	3730      	adds	r7, #48	; 0x30
   1954c:	b2ff      	uxtb	r7, r7
   1954e:	1c5c      	adds	r4, r3, #1
   19550:	701f      	strb	r7, [r3, #0]
   19552:	9a08      	ldr	r2, [sp, #32]
   19554:	9b09      	ldr	r3, [sp, #36]	; 0x24
   19556:	0005      	movs	r5, r0
   19558:	000e      	movs	r6, r1
   1955a:	f7fc fa43 	bl	159e4 <__aeabi_dcmplt>
   1955e:	2800      	cmp	r0, #0
   19560:	d0c4      	beq.n	194ec <_dtoa_r+0x3e4>
   19562:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   19564:	9303      	str	r3, [sp, #12]
   19566:	4659      	mov	r1, fp
   19568:	4650      	mov	r0, sl
   1956a:	f001 fdfd 	bl	1b168 <_Bfree>
   1956e:	2300      	movs	r3, #0
   19570:	7023      	strb	r3, [r4, #0]
   19572:	9b03      	ldr	r3, [sp, #12]
   19574:	9a24      	ldr	r2, [sp, #144]	; 0x90
   19576:	3301      	adds	r3, #1
   19578:	6013      	str	r3, [r2, #0]
   1957a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   1957c:	2b00      	cmp	r3, #0
   1957e:	d100      	bne.n	19582 <_dtoa_r+0x47a>
   19580:	e3a8      	b.n	19cd4 <_dtoa_r+0xbcc>
   19582:	601c      	str	r4, [r3, #0]
   19584:	980a      	ldr	r0, [sp, #40]	; 0x28
   19586:	e5f4      	b.n	19172 <_dtoa_r+0x6a>
   19588:	9b16      	ldr	r3, [sp, #88]	; 0x58
   1958a:	4699      	mov	r9, r3
   1958c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   1958e:	444b      	add	r3, r9
   19590:	001c      	movs	r4, r3
   19592:	4b93      	ldr	r3, [pc, #588]	; (197e0 <_dtoa_r+0x6d8>)
   19594:	18e3      	adds	r3, r4, r3
   19596:	2b20      	cmp	r3, #32
   19598:	dc00      	bgt.n	1959c <_dtoa_r+0x494>
   1959a:	e17e      	b.n	1989a <_dtoa_r+0x792>
   1959c:	0031      	movs	r1, r6
   1959e:	4a91      	ldr	r2, [pc, #580]	; (197e4 <_dtoa_r+0x6dc>)
   195a0:	4640      	mov	r0, r8
   195a2:	18a2      	adds	r2, r4, r2
   195a4:	40d1      	lsrs	r1, r2
   195a6:	000a      	movs	r2, r1
   195a8:	2140      	movs	r1, #64	; 0x40
   195aa:	1acb      	subs	r3, r1, r3
   195ac:	4098      	lsls	r0, r3
   195ae:	4310      	orrs	r0, r2
   195b0:	f7fc f8a6 	bl	15700 <__aeabi_ui2d>
   195b4:	1e63      	subs	r3, r4, #1
   195b6:	4698      	mov	r8, r3
   195b8:	2301      	movs	r3, #1
   195ba:	4d8b      	ldr	r5, [pc, #556]	; (197e8 <_dtoa_r+0x6e0>)
   195bc:	930f      	str	r3, [sp, #60]	; 0x3c
   195be:	1949      	adds	r1, r1, r5
   195c0:	e618      	b.n	191f4 <_dtoa_r+0xec>
   195c2:	488a      	ldr	r0, [pc, #552]	; (197ec <_dtoa_r+0x6e4>)
   195c4:	e5d5      	b.n	19172 <_dtoa_r+0x6a>
   195c6:	2300      	movs	r3, #0
   195c8:	4652      	mov	r2, sl
   195ca:	2100      	movs	r1, #0
   195cc:	6453      	str	r3, [r2, #68]	; 0x44
   195ce:	4650      	mov	r0, sl
   195d0:	f001 fda2 	bl	1b118 <_Balloc>
   195d4:	4653      	mov	r3, sl
   195d6:	6418      	str	r0, [r3, #64]	; 0x40
   195d8:	2301      	movs	r3, #1
   195da:	425b      	negs	r3, r3
   195dc:	9307      	str	r3, [sp, #28]
   195de:	930e      	str	r3, [sp, #56]	; 0x38
   195e0:	3302      	adds	r3, #2
   195e2:	2200      	movs	r2, #0
   195e4:	930b      	str	r3, [sp, #44]	; 0x2c
   195e6:	2300      	movs	r3, #0
   195e8:	900a      	str	r0, [sp, #40]	; 0x28
   195ea:	9223      	str	r2, [sp, #140]	; 0x8c
   195ec:	9322      	str	r3, [sp, #136]	; 0x88
   195ee:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   195f0:	2b00      	cmp	r3, #0
   195f2:	da00      	bge.n	195f6 <_dtoa_r+0x4ee>
   195f4:	e0ab      	b.n	1974e <_dtoa_r+0x646>
   195f6:	9a03      	ldr	r2, [sp, #12]
   195f8:	2a0e      	cmp	r2, #14
   195fa:	dd00      	ble.n	195fe <_dtoa_r+0x4f6>
   195fc:	e0a7      	b.n	1974e <_dtoa_r+0x646>
   195fe:	4b7c      	ldr	r3, [pc, #496]	; (197f0 <_dtoa_r+0x6e8>)
   19600:	00d2      	lsls	r2, r2, #3
   19602:	189b      	adds	r3, r3, r2
   19604:	685c      	ldr	r4, [r3, #4]
   19606:	681b      	ldr	r3, [r3, #0]
   19608:	9304      	str	r3, [sp, #16]
   1960a:	9405      	str	r4, [sp, #20]
   1960c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   1960e:	2b00      	cmp	r3, #0
   19610:	da00      	bge.n	19614 <_dtoa_r+0x50c>
   19612:	e2a7      	b.n	19b64 <_dtoa_r+0xa5c>
   19614:	9c04      	ldr	r4, [sp, #16]
   19616:	9d05      	ldr	r5, [sp, #20]
   19618:	0030      	movs	r0, r6
   1961a:	0022      	movs	r2, r4
   1961c:	002b      	movs	r3, r5
   1961e:	0039      	movs	r1, r7
   19620:	f7fa ff2e 	bl	14480 <__aeabi_ddiv>
   19624:	f7fb fff6 	bl	15614 <__aeabi_d2iz>
   19628:	4680      	mov	r8, r0
   1962a:	f7fc f827 	bl	1567c <__aeabi_i2d>
   1962e:	0022      	movs	r2, r4
   19630:	002b      	movs	r3, r5
   19632:	f7fb fa59 	bl	14ae8 <__aeabi_dmul>
   19636:	0002      	movs	r2, r0
   19638:	000b      	movs	r3, r1
   1963a:	0030      	movs	r0, r6
   1963c:	0039      	movs	r1, r7
   1963e:	f7fb fcd3 	bl	14fe8 <__aeabi_dsub>
   19642:	4643      	mov	r3, r8
   19644:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   19646:	3330      	adds	r3, #48	; 0x30
   19648:	7013      	strb	r3, [r2, #0]
   1964a:	9b07      	ldr	r3, [sp, #28]
   1964c:	0006      	movs	r6, r0
   1964e:	000f      	movs	r7, r1
   19650:	1c54      	adds	r4, r2, #1
   19652:	2b01      	cmp	r3, #1
   19654:	d04e      	beq.n	196f4 <_dtoa_r+0x5ec>
   19656:	2200      	movs	r2, #0
   19658:	4b60      	ldr	r3, [pc, #384]	; (197dc <_dtoa_r+0x6d4>)
   1965a:	f7fb fa45 	bl	14ae8 <__aeabi_dmul>
   1965e:	2200      	movs	r2, #0
   19660:	2300      	movs	r3, #0
   19662:	0006      	movs	r6, r0
   19664:	000f      	movs	r7, r1
   19666:	f7fc f9b7 	bl	159d8 <__aeabi_dcmpeq>
   1966a:	2800      	cmp	r0, #0
   1966c:	d000      	beq.n	19670 <_dtoa_r+0x568>
   1966e:	e77a      	b.n	19566 <_dtoa_r+0x45e>
   19670:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   19672:	9a07      	ldr	r2, [sp, #28]
   19674:	1c9d      	adds	r5, r3, #2
   19676:	469c      	mov	ip, r3
   19678:	465b      	mov	r3, fp
   1967a:	9306      	str	r3, [sp, #24]
   1967c:	4653      	mov	r3, sl
   1967e:	4462      	add	r2, ip
   19680:	46aa      	mov	sl, r5
   19682:	9c04      	ldr	r4, [sp, #16]
   19684:	9d05      	ldr	r5, [sp, #20]
   19686:	4691      	mov	r9, r2
   19688:	9307      	str	r3, [sp, #28]
   1968a:	e00f      	b.n	196ac <_dtoa_r+0x5a4>
   1968c:	2200      	movs	r2, #0
   1968e:	4b53      	ldr	r3, [pc, #332]	; (197dc <_dtoa_r+0x6d4>)
   19690:	f7fb fa2a 	bl	14ae8 <__aeabi_dmul>
   19694:	2301      	movs	r3, #1
   19696:	469c      	mov	ip, r3
   19698:	2200      	movs	r2, #0
   1969a:	2300      	movs	r3, #0
   1969c:	0006      	movs	r6, r0
   1969e:	000f      	movs	r7, r1
   196a0:	44e2      	add	sl, ip
   196a2:	f7fc f999 	bl	159d8 <__aeabi_dcmpeq>
   196a6:	2800      	cmp	r0, #0
   196a8:	d000      	beq.n	196ac <_dtoa_r+0x5a4>
   196aa:	e2d9      	b.n	19c60 <_dtoa_r+0xb58>
   196ac:	0022      	movs	r2, r4
   196ae:	002b      	movs	r3, r5
   196b0:	0030      	movs	r0, r6
   196b2:	0039      	movs	r1, r7
   196b4:	f7fa fee4 	bl	14480 <__aeabi_ddiv>
   196b8:	f7fb ffac 	bl	15614 <__aeabi_d2iz>
   196bc:	4680      	mov	r8, r0
   196be:	f7fb ffdd 	bl	1567c <__aeabi_i2d>
   196c2:	0022      	movs	r2, r4
   196c4:	002b      	movs	r3, r5
   196c6:	f7fb fa0f 	bl	14ae8 <__aeabi_dmul>
   196ca:	0002      	movs	r2, r0
   196cc:	000b      	movs	r3, r1
   196ce:	0030      	movs	r0, r6
   196d0:	0039      	movs	r1, r7
   196d2:	f7fb fc89 	bl	14fe8 <__aeabi_dsub>
   196d6:	4653      	mov	r3, sl
   196d8:	4642      	mov	r2, r8
   196da:	3b01      	subs	r3, #1
   196dc:	3230      	adds	r2, #48	; 0x30
   196de:	0006      	movs	r6, r0
   196e0:	000f      	movs	r7, r1
   196e2:	46d3      	mov	fp, sl
   196e4:	701a      	strb	r2, [r3, #0]
   196e6:	45d1      	cmp	r9, sl
   196e8:	d1d0      	bne.n	1968c <_dtoa_r+0x584>
   196ea:	9b06      	ldr	r3, [sp, #24]
   196ec:	4654      	mov	r4, sl
   196ee:	469b      	mov	fp, r3
   196f0:	9b07      	ldr	r3, [sp, #28]
   196f2:	469a      	mov	sl, r3
   196f4:	0032      	movs	r2, r6
   196f6:	003b      	movs	r3, r7
   196f8:	0030      	movs	r0, r6
   196fa:	0039      	movs	r1, r7
   196fc:	f7fa fbb0 	bl	13e60 <__aeabi_dadd>
   19700:	0006      	movs	r6, r0
   19702:	000f      	movs	r7, r1
   19704:	0002      	movs	r2, r0
   19706:	000b      	movs	r3, r1
   19708:	9804      	ldr	r0, [sp, #16]
   1970a:	9905      	ldr	r1, [sp, #20]
   1970c:	f7fc f96a 	bl	159e4 <__aeabi_dcmplt>
   19710:	2800      	cmp	r0, #0
   19712:	d10c      	bne.n	1972e <_dtoa_r+0x626>
   19714:	9804      	ldr	r0, [sp, #16]
   19716:	9905      	ldr	r1, [sp, #20]
   19718:	0032      	movs	r2, r6
   1971a:	003b      	movs	r3, r7
   1971c:	f7fc f95c 	bl	159d8 <__aeabi_dcmpeq>
   19720:	2800      	cmp	r0, #0
   19722:	d100      	bne.n	19726 <_dtoa_r+0x61e>
   19724:	e71f      	b.n	19566 <_dtoa_r+0x45e>
   19726:	4643      	mov	r3, r8
   19728:	07db      	lsls	r3, r3, #31
   1972a:	d400      	bmi.n	1972e <_dtoa_r+0x626>
   1972c:	e71b      	b.n	19566 <_dtoa_r+0x45e>
   1972e:	1e65      	subs	r5, r4, #1
   19730:	782f      	ldrb	r7, [r5, #0]
   19732:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   19734:	e006      	b.n	19744 <_dtoa_r+0x63c>
   19736:	429d      	cmp	r5, r3
   19738:	d100      	bne.n	1973c <_dtoa_r+0x634>
   1973a:	e351      	b.n	19de0 <_dtoa_r+0xcd8>
   1973c:	3c02      	subs	r4, #2
   1973e:	7827      	ldrb	r7, [r4, #0]
   19740:	002c      	movs	r4, r5
   19742:	3d01      	subs	r5, #1
   19744:	2f39      	cmp	r7, #57	; 0x39
   19746:	d0f6      	beq.n	19736 <_dtoa_r+0x62e>
   19748:	3701      	adds	r7, #1
   1974a:	702f      	strb	r7, [r5, #0]
   1974c:	e70b      	b.n	19566 <_dtoa_r+0x45e>
   1974e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   19750:	2a00      	cmp	r2, #0
   19752:	d04f      	beq.n	197f4 <_dtoa_r+0x6ec>
   19754:	9a22      	ldr	r2, [sp, #136]	; 0x88
   19756:	2a01      	cmp	r2, #1
   19758:	dc00      	bgt.n	1975c <_dtoa_r+0x654>
   1975a:	e22c      	b.n	19bb6 <_dtoa_r+0xaae>
   1975c:	9b07      	ldr	r3, [sp, #28]
   1975e:	1e5c      	subs	r4, r3, #1
   19760:	464b      	mov	r3, r9
   19762:	45a1      	cmp	r9, r4
   19764:	da00      	bge.n	19768 <_dtoa_r+0x660>
   19766:	e2b8      	b.n	19cda <_dtoa_r+0xbd2>
   19768:	1b1c      	subs	r4, r3, r4
   1976a:	9b07      	ldr	r3, [sp, #28]
   1976c:	2b00      	cmp	r3, #0
   1976e:	da00      	bge.n	19772 <_dtoa_r+0x66a>
   19770:	e3d4      	b.n	19f1c <_dtoa_r+0xe14>
   19772:	9b06      	ldr	r3, [sp, #24]
   19774:	9308      	str	r3, [sp, #32]
   19776:	9b07      	ldr	r3, [sp, #28]
   19778:	9a06      	ldr	r2, [sp, #24]
   1977a:	2101      	movs	r1, #1
   1977c:	4694      	mov	ip, r2
   1977e:	449c      	add	ip, r3
   19780:	4662      	mov	r2, ip
   19782:	9206      	str	r2, [sp, #24]
   19784:	9a04      	ldr	r2, [sp, #16]
   19786:	4650      	mov	r0, sl
   19788:	4694      	mov	ip, r2
   1978a:	449c      	add	ip, r3
   1978c:	4663      	mov	r3, ip
   1978e:	9304      	str	r3, [sp, #16]
   19790:	f001 fd82 	bl	1b298 <__i2b>
   19794:	4680      	mov	r8, r0
   19796:	e032      	b.n	197fe <_dtoa_r+0x6f6>
   19798:	9a06      	ldr	r2, [sp, #24]
   1979a:	9b03      	ldr	r3, [sp, #12]
   1979c:	1ad2      	subs	r2, r2, r3
   1979e:	425b      	negs	r3, r3
   197a0:	4699      	mov	r9, r3
   197a2:	2300      	movs	r3, #0
   197a4:	9206      	str	r2, [sp, #24]
   197a6:	930d      	str	r3, [sp, #52]	; 0x34
   197a8:	e579      	b.n	1929e <_dtoa_r+0x196>
   197aa:	9803      	ldr	r0, [sp, #12]
   197ac:	f7fb ff66 	bl	1567c <__aeabi_i2d>
   197b0:	000b      	movs	r3, r1
   197b2:	0002      	movs	r2, r0
   197b4:	0029      	movs	r1, r5
   197b6:	0020      	movs	r0, r4
   197b8:	f7fc f90e 	bl	159d8 <__aeabi_dcmpeq>
   197bc:	0002      	movs	r2, r0
   197be:	4250      	negs	r0, r2
   197c0:	4150      	adcs	r0, r2
   197c2:	9b03      	ldr	r3, [sp, #12]
   197c4:	1a1b      	subs	r3, r3, r0
   197c6:	9303      	str	r3, [sp, #12]
   197c8:	e53d      	b.n	19246 <_dtoa_r+0x13e>
   197ca:	2301      	movs	r3, #1
   197cc:	1a9b      	subs	r3, r3, r2
   197ce:	9306      	str	r3, [sp, #24]
   197d0:	2300      	movs	r3, #0
   197d2:	9304      	str	r3, [sp, #16]
   197d4:	e557      	b.n	19286 <_dtoa_r+0x17e>
   197d6:	46c0      	nop			; (mov r8, r8)
   197d8:	3ff00000 	.word	0x3ff00000
   197dc:	40240000 	.word	0x40240000
   197e0:	00000432 	.word	0x00000432
   197e4:	00000412 	.word	0x00000412
   197e8:	fe100000 	.word	0xfe100000
   197ec:	0001d368 	.word	0x0001d368
   197f0:	0001dfa8 	.word	0x0001dfa8
   197f4:	9b06      	ldr	r3, [sp, #24]
   197f6:	464c      	mov	r4, r9
   197f8:	9308      	str	r3, [sp, #32]
   197fa:	2300      	movs	r3, #0
   197fc:	4698      	mov	r8, r3
   197fe:	9908      	ldr	r1, [sp, #32]
   19800:	1e0b      	subs	r3, r1, #0
   19802:	dd0e      	ble.n	19822 <_dtoa_r+0x71a>
   19804:	9a04      	ldr	r2, [sp, #16]
   19806:	2a00      	cmp	r2, #0
   19808:	dd0b      	ble.n	19822 <_dtoa_r+0x71a>
   1980a:	4293      	cmp	r3, r2
   1980c:	dd00      	ble.n	19810 <_dtoa_r+0x708>
   1980e:	e187      	b.n	19b20 <_dtoa_r+0xa18>
   19810:	9a06      	ldr	r2, [sp, #24]
   19812:	1ad2      	subs	r2, r2, r3
   19814:	9206      	str	r2, [sp, #24]
   19816:	9a08      	ldr	r2, [sp, #32]
   19818:	1ad2      	subs	r2, r2, r3
   1981a:	9208      	str	r2, [sp, #32]
   1981c:	9a04      	ldr	r2, [sp, #16]
   1981e:	1ad3      	subs	r3, r2, r3
   19820:	9304      	str	r3, [sp, #16]
   19822:	464b      	mov	r3, r9
   19824:	2b00      	cmp	r3, #0
   19826:	d01a      	beq.n	1985e <_dtoa_r+0x756>
   19828:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1982a:	2b00      	cmp	r3, #0
   1982c:	d100      	bne.n	19830 <_dtoa_r+0x728>
   1982e:	e1bb      	b.n	19ba8 <_dtoa_r+0xaa0>
   19830:	2c00      	cmp	r4, #0
   19832:	dd10      	ble.n	19856 <_dtoa_r+0x74e>
   19834:	4641      	mov	r1, r8
   19836:	0022      	movs	r2, r4
   19838:	4650      	mov	r0, sl
   1983a:	f001 fde1 	bl	1b400 <__pow5mult>
   1983e:	465a      	mov	r2, fp
   19840:	0001      	movs	r1, r0
   19842:	4680      	mov	r8, r0
   19844:	4650      	mov	r0, sl
   19846:	f001 fd31 	bl	1b2ac <__multiply>
   1984a:	0005      	movs	r5, r0
   1984c:	4659      	mov	r1, fp
   1984e:	4650      	mov	r0, sl
   19850:	f001 fc8a 	bl	1b168 <_Bfree>
   19854:	46ab      	mov	fp, r5
   19856:	464b      	mov	r3, r9
   19858:	1b1a      	subs	r2, r3, r4
   1985a:	d000      	beq.n	1985e <_dtoa_r+0x756>
   1985c:	e1a5      	b.n	19baa <_dtoa_r+0xaa2>
   1985e:	2101      	movs	r1, #1
   19860:	4650      	mov	r0, sl
   19862:	f001 fd19 	bl	1b298 <__i2b>
   19866:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   19868:	4681      	mov	r9, r0
   1986a:	2b00      	cmp	r3, #0
   1986c:	dd1d      	ble.n	198aa <_dtoa_r+0x7a2>
   1986e:	001a      	movs	r2, r3
   19870:	0001      	movs	r1, r0
   19872:	4650      	mov	r0, sl
   19874:	f001 fdc4 	bl	1b400 <__pow5mult>
   19878:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1987a:	4681      	mov	r9, r0
   1987c:	2b01      	cmp	r3, #1
   1987e:	dc00      	bgt.n	19882 <_dtoa_r+0x77a>
   19880:	e150      	b.n	19b24 <_dtoa_r+0xa1c>
   19882:	2400      	movs	r4, #0
   19884:	464b      	mov	r3, r9
   19886:	691b      	ldr	r3, [r3, #16]
   19888:	3303      	adds	r3, #3
   1988a:	009b      	lsls	r3, r3, #2
   1988c:	444b      	add	r3, r9
   1988e:	6858      	ldr	r0, [r3, #4]
   19890:	f001 fcba 	bl	1b208 <__hi0bits>
   19894:	2320      	movs	r3, #32
   19896:	1a1b      	subs	r3, r3, r0
   19898:	e010      	b.n	198bc <_dtoa_r+0x7b4>
   1989a:	2220      	movs	r2, #32
   1989c:	0030      	movs	r0, r6
   1989e:	1ad3      	subs	r3, r2, r3
   198a0:	4098      	lsls	r0, r3
   198a2:	e685      	b.n	195b0 <_dtoa_r+0x4a8>
   198a4:	2300      	movs	r3, #0
   198a6:	930c      	str	r3, [sp, #48]	; 0x30
   198a8:	e4e3      	b.n	19272 <_dtoa_r+0x16a>
   198aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
   198ac:	2400      	movs	r4, #0
   198ae:	2b01      	cmp	r3, #1
   198b0:	dc00      	bgt.n	198b4 <_dtoa_r+0x7ac>
   198b2:	e18b      	b.n	19bcc <_dtoa_r+0xac4>
   198b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   198b6:	2301      	movs	r3, #1
   198b8:	2a00      	cmp	r2, #0
   198ba:	d1e3      	bne.n	19884 <_dtoa_r+0x77c>
   198bc:	9904      	ldr	r1, [sp, #16]
   198be:	201f      	movs	r0, #31
   198c0:	468c      	mov	ip, r1
   198c2:	4463      	add	r3, ip
   198c4:	4018      	ands	r0, r3
   198c6:	d100      	bne.n	198ca <_dtoa_r+0x7c2>
   198c8:	e0ae      	b.n	19a28 <_dtoa_r+0x920>
   198ca:	2320      	movs	r3, #32
   198cc:	1a1b      	subs	r3, r3, r0
   198ce:	2b04      	cmp	r3, #4
   198d0:	dc00      	bgt.n	198d4 <_dtoa_r+0x7cc>
   198d2:	e3cc      	b.n	1a06e <_dtoa_r+0xf66>
   198d4:	231c      	movs	r3, #28
   198d6:	1a18      	subs	r0, r3, r0
   198d8:	9b06      	ldr	r3, [sp, #24]
   198da:	469c      	mov	ip, r3
   198dc:	4484      	add	ip, r0
   198de:	4663      	mov	r3, ip
   198e0:	9306      	str	r3, [sp, #24]
   198e2:	9b08      	ldr	r3, [sp, #32]
   198e4:	469c      	mov	ip, r3
   198e6:	4484      	add	ip, r0
   198e8:	4663      	mov	r3, ip
   198ea:	468c      	mov	ip, r1
   198ec:	4484      	add	ip, r0
   198ee:	9308      	str	r3, [sp, #32]
   198f0:	4663      	mov	r3, ip
   198f2:	9304      	str	r3, [sp, #16]
   198f4:	9b06      	ldr	r3, [sp, #24]
   198f6:	2b00      	cmp	r3, #0
   198f8:	dd05      	ble.n	19906 <_dtoa_r+0x7fe>
   198fa:	4659      	mov	r1, fp
   198fc:	001a      	movs	r2, r3
   198fe:	4650      	mov	r0, sl
   19900:	f001 fdde 	bl	1b4c0 <__lshift>
   19904:	4683      	mov	fp, r0
   19906:	9b04      	ldr	r3, [sp, #16]
   19908:	2b00      	cmp	r3, #0
   1990a:	dd05      	ble.n	19918 <_dtoa_r+0x810>
   1990c:	4649      	mov	r1, r9
   1990e:	001a      	movs	r2, r3
   19910:	4650      	mov	r0, sl
   19912:	f001 fdd5 	bl	1b4c0 <__lshift>
   19916:	4681      	mov	r9, r0
   19918:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1991a:	2b00      	cmp	r3, #0
   1991c:	d000      	beq.n	19920 <_dtoa_r+0x818>
   1991e:	e094      	b.n	19a4a <_dtoa_r+0x942>
   19920:	9b07      	ldr	r3, [sp, #28]
   19922:	2b00      	cmp	r3, #0
   19924:	dc00      	bgt.n	19928 <_dtoa_r+0x820>
   19926:	e175      	b.n	19c14 <_dtoa_r+0xb0c>
   19928:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1992a:	2b00      	cmp	r3, #0
   1992c:	d100      	bne.n	19930 <_dtoa_r+0x828>
   1992e:	e0a6      	b.n	19a7e <_dtoa_r+0x976>
   19930:	9b08      	ldr	r3, [sp, #32]
   19932:	2b00      	cmp	r3, #0
   19934:	dd05      	ble.n	19942 <_dtoa_r+0x83a>
   19936:	4641      	mov	r1, r8
   19938:	001a      	movs	r2, r3
   1993a:	4650      	mov	r0, sl
   1993c:	f001 fdc0 	bl	1b4c0 <__lshift>
   19940:	4680      	mov	r8, r0
   19942:	4643      	mov	r3, r8
   19944:	930c      	str	r3, [sp, #48]	; 0x30
   19946:	2c00      	cmp	r4, #0
   19948:	d000      	beq.n	1994c <_dtoa_r+0x844>
   1994a:	e250      	b.n	19dee <_dtoa_r+0xce6>
   1994c:	9c07      	ldr	r4, [sp, #28]
   1994e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   19950:	3c01      	subs	r4, #1
   19952:	0023      	movs	r3, r4
   19954:	4694      	mov	ip, r2
   19956:	4463      	add	r3, ip
   19958:	9308      	str	r3, [sp, #32]
   1995a:	2301      	movs	r3, #1
   1995c:	4033      	ands	r3, r6
   1995e:	9307      	str	r3, [sp, #28]
   19960:	464b      	mov	r3, r9
   19962:	9306      	str	r3, [sp, #24]
   19964:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   19966:	4657      	mov	r7, sl
   19968:	4645      	mov	r5, r8
   1996a:	465e      	mov	r6, fp
   1996c:	4692      	mov	sl, r2
   1996e:	4698      	mov	r8, r3
   19970:	9b06      	ldr	r3, [sp, #24]
   19972:	0030      	movs	r0, r6
   19974:	0019      	movs	r1, r3
   19976:	4699      	mov	r9, r3
   19978:	f7ff fb1c 	bl	18fb4 <quorem>
   1997c:	0003      	movs	r3, r0
   1997e:	900b      	str	r0, [sp, #44]	; 0x2c
   19980:	3330      	adds	r3, #48	; 0x30
   19982:	0029      	movs	r1, r5
   19984:	0030      	movs	r0, r6
   19986:	9304      	str	r3, [sp, #16]
   19988:	f001 fdfa 	bl	1b580 <__mcmp>
   1998c:	4649      	mov	r1, r9
   1998e:	0004      	movs	r4, r0
   19990:	4642      	mov	r2, r8
   19992:	0038      	movs	r0, r7
   19994:	f001 fe0e 	bl	1b5b4 <__mdiff>
   19998:	68c3      	ldr	r3, [r0, #12]
   1999a:	4681      	mov	r9, r0
   1999c:	2b00      	cmp	r3, #0
   1999e:	d000      	beq.n	199a2 <_dtoa_r+0x89a>
   199a0:	e11e      	b.n	19be0 <_dtoa_r+0xad8>
   199a2:	0001      	movs	r1, r0
   199a4:	0030      	movs	r0, r6
   199a6:	f001 fdeb 	bl	1b580 <__mcmp>
   199aa:	4683      	mov	fp, r0
   199ac:	4649      	mov	r1, r9
   199ae:	0038      	movs	r0, r7
   199b0:	f001 fbda 	bl	1b168 <_Bfree>
   199b4:	465b      	mov	r3, fp
   199b6:	9a22      	ldr	r2, [sp, #136]	; 0x88
   199b8:	4313      	orrs	r3, r2
   199ba:	d103      	bne.n	199c4 <_dtoa_r+0x8bc>
   199bc:	9b07      	ldr	r3, [sp, #28]
   199be:	2b00      	cmp	r3, #0
   199c0:	d100      	bne.n	199c4 <_dtoa_r+0x8bc>
   199c2:	e306      	b.n	19fd2 <_dtoa_r+0xeca>
   199c4:	2c00      	cmp	r4, #0
   199c6:	da00      	bge.n	199ca <_dtoa_r+0x8c2>
   199c8:	e1a8      	b.n	19d1c <_dtoa_r+0xc14>
   199ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
   199cc:	431c      	orrs	r4, r3
   199ce:	d103      	bne.n	199d8 <_dtoa_r+0x8d0>
   199d0:	9b07      	ldr	r3, [sp, #28]
   199d2:	2b00      	cmp	r3, #0
   199d4:	d100      	bne.n	199d8 <_dtoa_r+0x8d0>
   199d6:	e1a1      	b.n	19d1c <_dtoa_r+0xc14>
   199d8:	465b      	mov	r3, fp
   199da:	2b00      	cmp	r3, #0
   199dc:	dd00      	ble.n	199e0 <_dtoa_r+0x8d8>
   199de:	e282      	b.n	19ee6 <_dtoa_r+0xdde>
   199e0:	4669      	mov	r1, sp
   199e2:	4652      	mov	r2, sl
   199e4:	4653      	mov	r3, sl
   199e6:	7c09      	ldrb	r1, [r1, #16]
   199e8:	1c5c      	adds	r4, r3, #1
   199ea:	7011      	strb	r1, [r2, #0]
   199ec:	9a08      	ldr	r2, [sp, #32]
   199ee:	4552      	cmp	r2, sl
   199f0:	d100      	bne.n	199f4 <_dtoa_r+0x8ec>
   199f2:	e28a      	b.n	19f0a <_dtoa_r+0xe02>
   199f4:	0031      	movs	r1, r6
   199f6:	2300      	movs	r3, #0
   199f8:	220a      	movs	r2, #10
   199fa:	0038      	movs	r0, r7
   199fc:	f001 fbbe 	bl	1b17c <__multadd>
   19a00:	2300      	movs	r3, #0
   19a02:	0006      	movs	r6, r0
   19a04:	220a      	movs	r2, #10
   19a06:	0029      	movs	r1, r5
   19a08:	0038      	movs	r0, r7
   19a0a:	4545      	cmp	r5, r8
   19a0c:	d100      	bne.n	19a10 <_dtoa_r+0x908>
   19a0e:	e0e1      	b.n	19bd4 <_dtoa_r+0xacc>
   19a10:	f001 fbb4 	bl	1b17c <__multadd>
   19a14:	4641      	mov	r1, r8
   19a16:	0005      	movs	r5, r0
   19a18:	2300      	movs	r3, #0
   19a1a:	220a      	movs	r2, #10
   19a1c:	0038      	movs	r0, r7
   19a1e:	f001 fbad 	bl	1b17c <__multadd>
   19a22:	46a2      	mov	sl, r4
   19a24:	4680      	mov	r8, r0
   19a26:	e7a3      	b.n	19970 <_dtoa_r+0x868>
   19a28:	201c      	movs	r0, #28
   19a2a:	9b06      	ldr	r3, [sp, #24]
   19a2c:	469c      	mov	ip, r3
   19a2e:	4484      	add	ip, r0
   19a30:	4663      	mov	r3, ip
   19a32:	9306      	str	r3, [sp, #24]
   19a34:	9b08      	ldr	r3, [sp, #32]
   19a36:	469c      	mov	ip, r3
   19a38:	4484      	add	ip, r0
   19a3a:	4663      	mov	r3, ip
   19a3c:	9308      	str	r3, [sp, #32]
   19a3e:	9b04      	ldr	r3, [sp, #16]
   19a40:	469c      	mov	ip, r3
   19a42:	4484      	add	ip, r0
   19a44:	4663      	mov	r3, ip
   19a46:	9304      	str	r3, [sp, #16]
   19a48:	e754      	b.n	198f4 <_dtoa_r+0x7ec>
   19a4a:	4649      	mov	r1, r9
   19a4c:	4658      	mov	r0, fp
   19a4e:	f001 fd97 	bl	1b580 <__mcmp>
   19a52:	2800      	cmp	r0, #0
   19a54:	db00      	blt.n	19a58 <_dtoa_r+0x950>
   19a56:	e763      	b.n	19920 <_dtoa_r+0x818>
   19a58:	9b03      	ldr	r3, [sp, #12]
   19a5a:	4659      	mov	r1, fp
   19a5c:	3b01      	subs	r3, #1
   19a5e:	9303      	str	r3, [sp, #12]
   19a60:	220a      	movs	r2, #10
   19a62:	2300      	movs	r3, #0
   19a64:	4650      	mov	r0, sl
   19a66:	f001 fb89 	bl	1b17c <__multadd>
   19a6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   19a6c:	4683      	mov	fp, r0
   19a6e:	2b00      	cmp	r3, #0
   19a70:	d000      	beq.n	19a74 <_dtoa_r+0x96c>
   19a72:	e2ca      	b.n	1a00a <_dtoa_r+0xf02>
   19a74:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   19a76:	2b00      	cmp	r3, #0
   19a78:	dc00      	bgt.n	19a7c <_dtoa_r+0x974>
   19a7a:	e2d8      	b.n	1a02e <_dtoa_r+0xf26>
   19a7c:	9307      	str	r3, [sp, #28]
   19a7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   19a80:	465d      	mov	r5, fp
   19a82:	2400      	movs	r4, #0
   19a84:	9f07      	ldr	r7, [sp, #28]
   19a86:	469b      	mov	fp, r3
   19a88:	e006      	b.n	19a98 <_dtoa_r+0x990>
   19a8a:	0029      	movs	r1, r5
   19a8c:	2300      	movs	r3, #0
   19a8e:	220a      	movs	r2, #10
   19a90:	4650      	mov	r0, sl
   19a92:	f001 fb73 	bl	1b17c <__multadd>
   19a96:	0005      	movs	r5, r0
   19a98:	4649      	mov	r1, r9
   19a9a:	0028      	movs	r0, r5
   19a9c:	f7ff fa8a 	bl	18fb4 <quorem>
   19aa0:	465b      	mov	r3, fp
   19aa2:	3030      	adds	r0, #48	; 0x30
   19aa4:	5518      	strb	r0, [r3, r4]
   19aa6:	3401      	adds	r4, #1
   19aa8:	42bc      	cmp	r4, r7
   19aaa:	dbee      	blt.n	19a8a <_dtoa_r+0x982>
   19aac:	46ab      	mov	fp, r5
   19aae:	0006      	movs	r6, r0
   19ab0:	9c07      	ldr	r4, [sp, #28]
   19ab2:	2c00      	cmp	r4, #0
   19ab4:	dc00      	bgt.n	19ab8 <_dtoa_r+0x9b0>
   19ab6:	e237      	b.n	19f28 <_dtoa_r+0xe20>
   19ab8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   19aba:	2700      	movs	r7, #0
   19abc:	469c      	mov	ip, r3
   19abe:	4464      	add	r4, ip
   19ac0:	4659      	mov	r1, fp
   19ac2:	2201      	movs	r2, #1
   19ac4:	4650      	mov	r0, sl
   19ac6:	f001 fcfb 	bl	1b4c0 <__lshift>
   19aca:	4649      	mov	r1, r9
   19acc:	4683      	mov	fp, r0
   19ace:	f001 fd57 	bl	1b580 <__mcmp>
   19ad2:	2800      	cmp	r0, #0
   19ad4:	dc00      	bgt.n	19ad8 <_dtoa_r+0x9d0>
   19ad6:	e144      	b.n	19d62 <_dtoa_r+0xc5a>
   19ad8:	1e65      	subs	r5, r4, #1
   19ada:	782b      	ldrb	r3, [r5, #0]
   19adc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   19ade:	e006      	b.n	19aee <_dtoa_r+0x9e6>
   19ae0:	4295      	cmp	r5, r2
   19ae2:	d100      	bne.n	19ae6 <_dtoa_r+0x9de>
   19ae4:	e0b1      	b.n	19c4a <_dtoa_r+0xb42>
   19ae6:	3c02      	subs	r4, #2
   19ae8:	7823      	ldrb	r3, [r4, #0]
   19aea:	002c      	movs	r4, r5
   19aec:	3d01      	subs	r5, #1
   19aee:	2b39      	cmp	r3, #57	; 0x39
   19af0:	d0f6      	beq.n	19ae0 <_dtoa_r+0x9d8>
   19af2:	3301      	adds	r3, #1
   19af4:	702b      	strb	r3, [r5, #0]
   19af6:	4649      	mov	r1, r9
   19af8:	4650      	mov	r0, sl
   19afa:	f001 fb35 	bl	1b168 <_Bfree>
   19afe:	4643      	mov	r3, r8
   19b00:	2b00      	cmp	r3, #0
   19b02:	d100      	bne.n	19b06 <_dtoa_r+0x9fe>
   19b04:	e52f      	b.n	19566 <_dtoa_r+0x45e>
   19b06:	2f00      	cmp	r7, #0
   19b08:	d005      	beq.n	19b16 <_dtoa_r+0xa0e>
   19b0a:	4547      	cmp	r7, r8
   19b0c:	d003      	beq.n	19b16 <_dtoa_r+0xa0e>
   19b0e:	0039      	movs	r1, r7
   19b10:	4650      	mov	r0, sl
   19b12:	f001 fb29 	bl	1b168 <_Bfree>
   19b16:	4641      	mov	r1, r8
   19b18:	4650      	mov	r0, sl
   19b1a:	f001 fb25 	bl	1b168 <_Bfree>
   19b1e:	e522      	b.n	19566 <_dtoa_r+0x45e>
   19b20:	0013      	movs	r3, r2
   19b22:	e675      	b.n	19810 <_dtoa_r+0x708>
   19b24:	2e00      	cmp	r6, #0
   19b26:	d000      	beq.n	19b2a <_dtoa_r+0xa22>
   19b28:	e6ab      	b.n	19882 <_dtoa_r+0x77a>
   19b2a:	033b      	lsls	r3, r7, #12
   19b2c:	2400      	movs	r4, #0
   19b2e:	2b00      	cmp	r3, #0
   19b30:	d000      	beq.n	19b34 <_dtoa_r+0xa2c>
   19b32:	e6bf      	b.n	198b4 <_dtoa_r+0x7ac>
   19b34:	4bba      	ldr	r3, [pc, #744]	; (19e20 <_dtoa_r+0xd18>)
   19b36:	423b      	tst	r3, r7
   19b38:	d100      	bne.n	19b3c <_dtoa_r+0xa34>
   19b3a:	e6bb      	b.n	198b4 <_dtoa_r+0x7ac>
   19b3c:	9b06      	ldr	r3, [sp, #24]
   19b3e:	3401      	adds	r4, #1
   19b40:	3301      	adds	r3, #1
   19b42:	9306      	str	r3, [sp, #24]
   19b44:	9b04      	ldr	r3, [sp, #16]
   19b46:	3301      	adds	r3, #1
   19b48:	9304      	str	r3, [sp, #16]
   19b4a:	e6b3      	b.n	198b4 <_dtoa_r+0x7ac>
   19b4c:	2301      	movs	r3, #1
   19b4e:	930b      	str	r3, [sp, #44]	; 0x2c
   19b50:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   19b52:	2b00      	cmp	r3, #0
   19b54:	dc00      	bgt.n	19b58 <_dtoa_r+0xa50>
   19b56:	e0d1      	b.n	19cfc <_dtoa_r+0xbf4>
   19b58:	001d      	movs	r5, r3
   19b5a:	4698      	mov	r8, r3
   19b5c:	930e      	str	r3, [sp, #56]	; 0x38
   19b5e:	9307      	str	r3, [sp, #28]
   19b60:	f7ff fbc8 	bl	192f4 <_dtoa_r+0x1ec>
   19b64:	9b07      	ldr	r3, [sp, #28]
   19b66:	2b00      	cmp	r3, #0
   19b68:	dd00      	ble.n	19b6c <_dtoa_r+0xa64>
   19b6a:	e553      	b.n	19614 <_dtoa_r+0x50c>
   19b6c:	d000      	beq.n	19b70 <_dtoa_r+0xa68>
   19b6e:	e0ad      	b.n	19ccc <_dtoa_r+0xbc4>
   19b70:	9804      	ldr	r0, [sp, #16]
   19b72:	9905      	ldr	r1, [sp, #20]
   19b74:	2200      	movs	r2, #0
   19b76:	4bab      	ldr	r3, [pc, #684]	; (19e24 <_dtoa_r+0xd1c>)
   19b78:	f7fa ffb6 	bl	14ae8 <__aeabi_dmul>
   19b7c:	003b      	movs	r3, r7
   19b7e:	0032      	movs	r2, r6
   19b80:	f7fb ff4e 	bl	15a20 <__aeabi_dcmpge>
   19b84:	2300      	movs	r3, #0
   19b86:	4699      	mov	r9, r3
   19b88:	4698      	mov	r8, r3
   19b8a:	2800      	cmp	r0, #0
   19b8c:	d055      	beq.n	19c3a <_dtoa_r+0xb32>
   19b8e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   19b90:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   19b92:	43db      	mvns	r3, r3
   19b94:	9303      	str	r3, [sp, #12]
   19b96:	4649      	mov	r1, r9
   19b98:	4650      	mov	r0, sl
   19b9a:	f001 fae5 	bl	1b168 <_Bfree>
   19b9e:	4643      	mov	r3, r8
   19ba0:	2b00      	cmp	r3, #0
   19ba2:	d100      	bne.n	19ba6 <_dtoa_r+0xa9e>
   19ba4:	e4df      	b.n	19566 <_dtoa_r+0x45e>
   19ba6:	e7b6      	b.n	19b16 <_dtoa_r+0xa0e>
   19ba8:	464a      	mov	r2, r9
   19baa:	4659      	mov	r1, fp
   19bac:	4650      	mov	r0, sl
   19bae:	f001 fc27 	bl	1b400 <__pow5mult>
   19bb2:	4683      	mov	fp, r0
   19bb4:	e653      	b.n	1985e <_dtoa_r+0x756>
   19bb6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   19bb8:	2a00      	cmp	r2, #0
   19bba:	d100      	bne.n	19bbe <_dtoa_r+0xab6>
   19bbc:	e1b6      	b.n	19f2c <_dtoa_r+0xe24>
   19bbe:	4a9a      	ldr	r2, [pc, #616]	; (19e28 <_dtoa_r+0xd20>)
   19bc0:	464c      	mov	r4, r9
   19bc2:	4694      	mov	ip, r2
   19bc4:	9a06      	ldr	r2, [sp, #24]
   19bc6:	4463      	add	r3, ip
   19bc8:	9208      	str	r2, [sp, #32]
   19bca:	e5d5      	b.n	19778 <_dtoa_r+0x670>
   19bcc:	2e00      	cmp	r6, #0
   19bce:	d000      	beq.n	19bd2 <_dtoa_r+0xaca>
   19bd0:	e670      	b.n	198b4 <_dtoa_r+0x7ac>
   19bd2:	e7aa      	b.n	19b2a <_dtoa_r+0xa22>
   19bd4:	f001 fad2 	bl	1b17c <__multadd>
   19bd8:	46a2      	mov	sl, r4
   19bda:	0005      	movs	r5, r0
   19bdc:	4680      	mov	r8, r0
   19bde:	e6c7      	b.n	19970 <_dtoa_r+0x868>
   19be0:	2301      	movs	r3, #1
   19be2:	469b      	mov	fp, r3
   19be4:	e6e2      	b.n	199ac <_dtoa_r+0x8a4>
   19be6:	2300      	movs	r3, #0
   19be8:	930b      	str	r3, [sp, #44]	; 0x2c
   19bea:	9b22      	ldr	r3, [sp, #136]	; 0x88
   19bec:	2b02      	cmp	r3, #2
   19bee:	d0af      	beq.n	19b50 <_dtoa_r+0xa48>
   19bf0:	2400      	movs	r4, #0
   19bf2:	4653      	mov	r3, sl
   19bf4:	0021      	movs	r1, r4
   19bf6:	645c      	str	r4, [r3, #68]	; 0x44
   19bf8:	4650      	mov	r0, sl
   19bfa:	f001 fa8d 	bl	1b118 <_Balloc>
   19bfe:	4653      	mov	r3, sl
   19c00:	6418      	str	r0, [r3, #64]	; 0x40
   19c02:	2301      	movs	r3, #1
   19c04:	425b      	negs	r3, r3
   19c06:	9307      	str	r3, [sp, #28]
   19c08:	930e      	str	r3, [sp, #56]	; 0x38
   19c0a:	3302      	adds	r3, #2
   19c0c:	900a      	str	r0, [sp, #40]	; 0x28
   19c0e:	9423      	str	r4, [sp, #140]	; 0x8c
   19c10:	930b      	str	r3, [sp, #44]	; 0x2c
   19c12:	e4ec      	b.n	195ee <_dtoa_r+0x4e6>
   19c14:	9b22      	ldr	r3, [sp, #136]	; 0x88
   19c16:	2b02      	cmp	r3, #2
   19c18:	dc00      	bgt.n	19c1c <_dtoa_r+0xb14>
   19c1a:	e685      	b.n	19928 <_dtoa_r+0x820>
   19c1c:	9b07      	ldr	r3, [sp, #28]
   19c1e:	2b00      	cmp	r3, #0
   19c20:	d1b5      	bne.n	19b8e <_dtoa_r+0xa86>
   19c22:	4649      	mov	r1, r9
   19c24:	2205      	movs	r2, #5
   19c26:	4650      	mov	r0, sl
   19c28:	f001 faa8 	bl	1b17c <__multadd>
   19c2c:	4681      	mov	r9, r0
   19c2e:	0001      	movs	r1, r0
   19c30:	4658      	mov	r0, fp
   19c32:	f001 fca5 	bl	1b580 <__mcmp>
   19c36:	2800      	cmp	r0, #0
   19c38:	dda9      	ble.n	19b8e <_dtoa_r+0xa86>
   19c3a:	2331      	movs	r3, #49	; 0x31
   19c3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   19c3e:	7013      	strb	r3, [r2, #0]
   19c40:	9b03      	ldr	r3, [sp, #12]
   19c42:	1c54      	adds	r4, r2, #1
   19c44:	3301      	adds	r3, #1
   19c46:	9303      	str	r3, [sp, #12]
   19c48:	e7a5      	b.n	19b96 <_dtoa_r+0xa8e>
   19c4a:	9b03      	ldr	r3, [sp, #12]
   19c4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   19c4e:	3301      	adds	r3, #1
   19c50:	9303      	str	r3, [sp, #12]
   19c52:	2331      	movs	r3, #49	; 0x31
   19c54:	7013      	strb	r3, [r2, #0]
   19c56:	e74e      	b.n	19af6 <_dtoa_r+0x9ee>
   19c58:	2300      	movs	r3, #0
   19c5a:	930b      	str	r3, [sp, #44]	; 0x2c
   19c5c:	f7ff fb3d 	bl	192da <_dtoa_r+0x1d2>
   19c60:	9b06      	ldr	r3, [sp, #24]
   19c62:	465c      	mov	r4, fp
   19c64:	469b      	mov	fp, r3
   19c66:	9b07      	ldr	r3, [sp, #28]
   19c68:	469a      	mov	sl, r3
   19c6a:	e47c      	b.n	19566 <_dtoa_r+0x45e>
   19c6c:	4640      	mov	r0, r8
   19c6e:	f7fb fd05 	bl	1567c <__aeabi_i2d>
   19c72:	0032      	movs	r2, r6
   19c74:	003b      	movs	r3, r7
   19c76:	f7fa ff37 	bl	14ae8 <__aeabi_dmul>
   19c7a:	2200      	movs	r2, #0
   19c7c:	4b6b      	ldr	r3, [pc, #428]	; (19e2c <_dtoa_r+0xd24>)
   19c7e:	f7fa f8ef 	bl	13e60 <__aeabi_dadd>
   19c82:	4a6b      	ldr	r2, [pc, #428]	; (19e30 <_dtoa_r+0xd28>)
   19c84:	000b      	movs	r3, r1
   19c86:	4694      	mov	ip, r2
   19c88:	4463      	add	r3, ip
   19c8a:	9008      	str	r0, [sp, #32]
   19c8c:	9109      	str	r1, [sp, #36]	; 0x24
   19c8e:	9309      	str	r3, [sp, #36]	; 0x24
   19c90:	2200      	movs	r2, #0
   19c92:	4b64      	ldr	r3, [pc, #400]	; (19e24 <_dtoa_r+0xd1c>)
   19c94:	0030      	movs	r0, r6
   19c96:	0039      	movs	r1, r7
   19c98:	f7fb f9a6 	bl	14fe8 <__aeabi_dsub>
   19c9c:	9e08      	ldr	r6, [sp, #32]
   19c9e:	9f09      	ldr	r7, [sp, #36]	; 0x24
   19ca0:	0032      	movs	r2, r6
   19ca2:	003b      	movs	r3, r7
   19ca4:	0004      	movs	r4, r0
   19ca6:	000d      	movs	r5, r1
   19ca8:	f7fb feb0 	bl	15a0c <__aeabi_dcmpgt>
   19cac:	2800      	cmp	r0, #0
   19cae:	d000      	beq.n	19cb2 <_dtoa_r+0xbaa>
   19cb0:	e0b2      	b.n	19e18 <_dtoa_r+0xd10>
   19cb2:	2080      	movs	r0, #128	; 0x80
   19cb4:	0600      	lsls	r0, r0, #24
   19cb6:	4684      	mov	ip, r0
   19cb8:	0039      	movs	r1, r7
   19cba:	4461      	add	r1, ip
   19cbc:	000b      	movs	r3, r1
   19cbe:	0032      	movs	r2, r6
   19cc0:	0020      	movs	r0, r4
   19cc2:	0029      	movs	r1, r5
   19cc4:	f7fb fe8e 	bl	159e4 <__aeabi_dcmplt>
   19cc8:	2800      	cmp	r0, #0
   19cca:	d057      	beq.n	19d7c <_dtoa_r+0xc74>
   19ccc:	2300      	movs	r3, #0
   19cce:	4699      	mov	r9, r3
   19cd0:	4698      	mov	r8, r3
   19cd2:	e75c      	b.n	19b8e <_dtoa_r+0xa86>
   19cd4:	980a      	ldr	r0, [sp, #40]	; 0x28
   19cd6:	f7ff fa4c 	bl	19172 <_dtoa_r+0x6a>
   19cda:	1ae2      	subs	r2, r4, r3
   19cdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   19cde:	46a1      	mov	r9, r4
   19ce0:	469c      	mov	ip, r3
   19ce2:	4494      	add	ip, r2
   19ce4:	4663      	mov	r3, ip
   19ce6:	2400      	movs	r4, #0
   19ce8:	930d      	str	r3, [sp, #52]	; 0x34
   19cea:	e53e      	b.n	1976a <_dtoa_r+0x662>
   19cec:	9a10      	ldr	r2, [sp, #64]	; 0x40
   19cee:	9b11      	ldr	r3, [sp, #68]	; 0x44
   19cf0:	9208      	str	r2, [sp, #32]
   19cf2:	9309      	str	r3, [sp, #36]	; 0x24
   19cf4:	2302      	movs	r3, #2
   19cf6:	4698      	mov	r8, r3
   19cf8:	f7ff fb3a 	bl	19370 <_dtoa_r+0x268>
   19cfc:	2300      	movs	r3, #0
   19cfe:	4652      	mov	r2, sl
   19d00:	2100      	movs	r1, #0
   19d02:	6453      	str	r3, [r2, #68]	; 0x44
   19d04:	4650      	mov	r0, sl
   19d06:	f001 fa07 	bl	1b118 <_Balloc>
   19d0a:	4653      	mov	r3, sl
   19d0c:	6418      	str	r0, [r3, #64]	; 0x40
   19d0e:	2301      	movs	r3, #1
   19d10:	900a      	str	r0, [sp, #40]	; 0x28
   19d12:	9307      	str	r3, [sp, #28]
   19d14:	9323      	str	r3, [sp, #140]	; 0x8c
   19d16:	930e      	str	r3, [sp, #56]	; 0x38
   19d18:	f7ff fb07 	bl	1932a <_dtoa_r+0x222>
   19d1c:	4643      	mov	r3, r8
   19d1e:	930c      	str	r3, [sp, #48]	; 0x30
   19d20:	465b      	mov	r3, fp
   19d22:	9a06      	ldr	r2, [sp, #24]
   19d24:	46a8      	mov	r8, r5
   19d26:	46b3      	mov	fp, r6
   19d28:	4655      	mov	r5, sl
   19d2a:	9e04      	ldr	r6, [sp, #16]
   19d2c:	4691      	mov	r9, r2
   19d2e:	46ba      	mov	sl, r7
   19d30:	2b00      	cmp	r3, #0
   19d32:	dd10      	ble.n	19d56 <_dtoa_r+0xc4e>
   19d34:	4659      	mov	r1, fp
   19d36:	2201      	movs	r2, #1
   19d38:	0038      	movs	r0, r7
   19d3a:	f001 fbc1 	bl	1b4c0 <__lshift>
   19d3e:	4649      	mov	r1, r9
   19d40:	4683      	mov	fp, r0
   19d42:	f001 fc1d 	bl	1b580 <__mcmp>
   19d46:	2800      	cmp	r0, #0
   19d48:	dc00      	bgt.n	19d4c <_dtoa_r+0xc44>
   19d4a:	e157      	b.n	19ffc <_dtoa_r+0xef4>
   19d4c:	2e39      	cmp	r6, #57	; 0x39
   19d4e:	d100      	bne.n	19d52 <_dtoa_r+0xc4a>
   19d50:	e122      	b.n	19f98 <_dtoa_r+0xe90>
   19d52:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   19d54:	3631      	adds	r6, #49	; 0x31
   19d56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   19d58:	4647      	mov	r7, r8
   19d5a:	1c6c      	adds	r4, r5, #1
   19d5c:	702e      	strb	r6, [r5, #0]
   19d5e:	4698      	mov	r8, r3
   19d60:	e6c9      	b.n	19af6 <_dtoa_r+0x9ee>
   19d62:	2800      	cmp	r0, #0
   19d64:	d103      	bne.n	19d6e <_dtoa_r+0xc66>
   19d66:	07f3      	lsls	r3, r6, #31
   19d68:	d501      	bpl.n	19d6e <_dtoa_r+0xc66>
   19d6a:	e6b5      	b.n	19ad8 <_dtoa_r+0x9d0>
   19d6c:	001c      	movs	r4, r3
   19d6e:	1e63      	subs	r3, r4, #1
   19d70:	781a      	ldrb	r2, [r3, #0]
   19d72:	2a30      	cmp	r2, #48	; 0x30
   19d74:	d0fa      	beq.n	19d6c <_dtoa_r+0xc64>
   19d76:	e6be      	b.n	19af6 <_dtoa_r+0x9ee>
   19d78:	9b12      	ldr	r3, [sp, #72]	; 0x48
   19d7a:	4699      	mov	r9, r3
   19d7c:	9e10      	ldr	r6, [sp, #64]	; 0x40
   19d7e:	9f11      	ldr	r7, [sp, #68]	; 0x44
   19d80:	e435      	b.n	195ee <_dtoa_r+0x4e6>
   19d82:	2501      	movs	r5, #1
   19d84:	f7ff fab4 	bl	192f0 <_dtoa_r+0x1e8>
   19d88:	9b03      	ldr	r3, [sp, #12]
   19d8a:	2b00      	cmp	r3, #0
   19d8c:	d100      	bne.n	19d90 <_dtoa_r+0xc88>
   19d8e:	e0d4      	b.n	19f3a <_dtoa_r+0xe32>
   19d90:	9810      	ldr	r0, [sp, #64]	; 0x40
   19d92:	9911      	ldr	r1, [sp, #68]	; 0x44
   19d94:	425c      	negs	r4, r3
   19d96:	230f      	movs	r3, #15
   19d98:	4a26      	ldr	r2, [pc, #152]	; (19e34 <_dtoa_r+0xd2c>)
   19d9a:	4023      	ands	r3, r4
   19d9c:	00db      	lsls	r3, r3, #3
   19d9e:	18d3      	adds	r3, r2, r3
   19da0:	681a      	ldr	r2, [r3, #0]
   19da2:	685b      	ldr	r3, [r3, #4]
   19da4:	f7fa fea0 	bl	14ae8 <__aeabi_dmul>
   19da8:	1124      	asrs	r4, r4, #4
   19daa:	0006      	movs	r6, r0
   19dac:	000f      	movs	r7, r1
   19dae:	2c00      	cmp	r4, #0
   19db0:	d100      	bne.n	19db4 <_dtoa_r+0xcac>
   19db2:	e149      	b.n	1a048 <_dtoa_r+0xf40>
   19db4:	2302      	movs	r3, #2
   19db6:	4698      	mov	r8, r3
   19db8:	4d1f      	ldr	r5, [pc, #124]	; (19e38 <_dtoa_r+0xd30>)
   19dba:	2301      	movs	r3, #1
   19dbc:	4223      	tst	r3, r4
   19dbe:	d009      	beq.n	19dd4 <_dtoa_r+0xccc>
   19dc0:	469c      	mov	ip, r3
   19dc2:	682a      	ldr	r2, [r5, #0]
   19dc4:	686b      	ldr	r3, [r5, #4]
   19dc6:	0030      	movs	r0, r6
   19dc8:	0039      	movs	r1, r7
   19dca:	44e0      	add	r8, ip
   19dcc:	f7fa fe8c 	bl	14ae8 <__aeabi_dmul>
   19dd0:	0006      	movs	r6, r0
   19dd2:	000f      	movs	r7, r1
   19dd4:	1064      	asrs	r4, r4, #1
   19dd6:	3508      	adds	r5, #8
   19dd8:	2c00      	cmp	r4, #0
   19dda:	d1ee      	bne.n	19dba <_dtoa_r+0xcb2>
   19ddc:	f7ff fae4 	bl	193a8 <_dtoa_r+0x2a0>
   19de0:	9b03      	ldr	r3, [sp, #12]
   19de2:	2730      	movs	r7, #48	; 0x30
   19de4:	3301      	adds	r3, #1
   19de6:	9303      	str	r3, [sp, #12]
   19de8:	2330      	movs	r3, #48	; 0x30
   19dea:	702b      	strb	r3, [r5, #0]
   19dec:	e4ac      	b.n	19748 <_dtoa_r+0x640>
   19dee:	6859      	ldr	r1, [r3, #4]
   19df0:	4650      	mov	r0, sl
   19df2:	f001 f991 	bl	1b118 <_Balloc>
   19df6:	4643      	mov	r3, r8
   19df8:	4641      	mov	r1, r8
   19dfa:	0004      	movs	r4, r0
   19dfc:	691b      	ldr	r3, [r3, #16]
   19dfe:	310c      	adds	r1, #12
   19e00:	1c9a      	adds	r2, r3, #2
   19e02:	0092      	lsls	r2, r2, #2
   19e04:	300c      	adds	r0, #12
   19e06:	f7fb ff39 	bl	15c7c <memcpy>
   19e0a:	2201      	movs	r2, #1
   19e0c:	0021      	movs	r1, r4
   19e0e:	4650      	mov	r0, sl
   19e10:	f001 fb56 	bl	1b4c0 <__lshift>
   19e14:	900c      	str	r0, [sp, #48]	; 0x30
   19e16:	e599      	b.n	1994c <_dtoa_r+0x844>
   19e18:	2300      	movs	r3, #0
   19e1a:	4699      	mov	r9, r3
   19e1c:	4698      	mov	r8, r3
   19e1e:	e70c      	b.n	19c3a <_dtoa_r+0xb32>
   19e20:	7ff00000 	.word	0x7ff00000
   19e24:	40140000 	.word	0x40140000
   19e28:	00000433 	.word	0x00000433
   19e2c:	401c0000 	.word	0x401c0000
   19e30:	fcc00000 	.word	0xfcc00000
   19e34:	0001dfa8 	.word	0x0001dfa8
   19e38:	0001df80 	.word	0x0001df80
   19e3c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   19e3e:	498f      	ldr	r1, [pc, #572]	; (1a07c <_dtoa_r+0xf74>)
   19e40:	3b01      	subs	r3, #1
   19e42:	00db      	lsls	r3, r3, #3
   19e44:	18c9      	adds	r1, r1, r3
   19e46:	6808      	ldr	r0, [r1, #0]
   19e48:	6849      	ldr	r1, [r1, #4]
   19e4a:	9a08      	ldr	r2, [sp, #32]
   19e4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   19e4e:	f7fa fe4b 	bl	14ae8 <__aeabi_dmul>
   19e52:	9014      	str	r0, [sp, #80]	; 0x50
   19e54:	9115      	str	r1, [sp, #84]	; 0x54
   19e56:	0039      	movs	r1, r7
   19e58:	0030      	movs	r0, r6
   19e5a:	f7fb fbdb 	bl	15614 <__aeabi_d2iz>
   19e5e:	0005      	movs	r5, r0
   19e60:	f7fb fc0c 	bl	1567c <__aeabi_i2d>
   19e64:	0002      	movs	r2, r0
   19e66:	000b      	movs	r3, r1
   19e68:	0030      	movs	r0, r6
   19e6a:	0039      	movs	r1, r7
   19e6c:	f7fb f8bc 	bl	14fe8 <__aeabi_dsub>
   19e70:	9b12      	ldr	r3, [sp, #72]	; 0x48
   19e72:	9008      	str	r0, [sp, #32]
   19e74:	9109      	str	r1, [sp, #36]	; 0x24
   19e76:	990a      	ldr	r1, [sp, #40]	; 0x28
   19e78:	001a      	movs	r2, r3
   19e7a:	468c      	mov	ip, r1
   19e7c:	3530      	adds	r5, #48	; 0x30
   19e7e:	4462      	add	r2, ip
   19e80:	1c4c      	adds	r4, r1, #1
   19e82:	700d      	strb	r5, [r1, #0]
   19e84:	4690      	mov	r8, r2
   19e86:	2b01      	cmp	r3, #1
   19e88:	d01b      	beq.n	19ec2 <_dtoa_r+0xdba>
   19e8a:	9808      	ldr	r0, [sp, #32]
   19e8c:	9909      	ldr	r1, [sp, #36]	; 0x24
   19e8e:	0025      	movs	r5, r4
   19e90:	2200      	movs	r2, #0
   19e92:	4b7b      	ldr	r3, [pc, #492]	; (1a080 <_dtoa_r+0xf78>)
   19e94:	f7fa fe28 	bl	14ae8 <__aeabi_dmul>
   19e98:	000f      	movs	r7, r1
   19e9a:	0006      	movs	r6, r0
   19e9c:	f7fb fbba 	bl	15614 <__aeabi_d2iz>
   19ea0:	0004      	movs	r4, r0
   19ea2:	f7fb fbeb 	bl	1567c <__aeabi_i2d>
   19ea6:	3430      	adds	r4, #48	; 0x30
   19ea8:	0002      	movs	r2, r0
   19eaa:	000b      	movs	r3, r1
   19eac:	0030      	movs	r0, r6
   19eae:	0039      	movs	r1, r7
   19eb0:	f7fb f89a 	bl	14fe8 <__aeabi_dsub>
   19eb4:	702c      	strb	r4, [r5, #0]
   19eb6:	3501      	adds	r5, #1
   19eb8:	45a8      	cmp	r8, r5
   19eba:	d1e9      	bne.n	19e90 <_dtoa_r+0xd88>
   19ebc:	4644      	mov	r4, r8
   19ebe:	9008      	str	r0, [sp, #32]
   19ec0:	9109      	str	r1, [sp, #36]	; 0x24
   19ec2:	9814      	ldr	r0, [sp, #80]	; 0x50
   19ec4:	9915      	ldr	r1, [sp, #84]	; 0x54
   19ec6:	2200      	movs	r2, #0
   19ec8:	4b6e      	ldr	r3, [pc, #440]	; (1a084 <_dtoa_r+0xf7c>)
   19eca:	f7f9 ffc9 	bl	13e60 <__aeabi_dadd>
   19ece:	9a08      	ldr	r2, [sp, #32]
   19ed0:	9b09      	ldr	r3, [sp, #36]	; 0x24
   19ed2:	f7fb fd87 	bl	159e4 <__aeabi_dcmplt>
   19ed6:	2800      	cmp	r0, #0
   19ed8:	d067      	beq.n	19faa <_dtoa_r+0xea2>
   19eda:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   19edc:	1e65      	subs	r5, r4, #1
   19ede:	9303      	str	r3, [sp, #12]
   19ee0:	782f      	ldrb	r7, [r5, #0]
   19ee2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   19ee4:	e42e      	b.n	19744 <_dtoa_r+0x63c>
   19ee6:	4643      	mov	r3, r8
   19ee8:	46b3      	mov	fp, r6
   19eea:	930c      	str	r3, [sp, #48]	; 0x30
   19eec:	9e04      	ldr	r6, [sp, #16]
   19eee:	9b06      	ldr	r3, [sp, #24]
   19ef0:	46a8      	mov	r8, r5
   19ef2:	4699      	mov	r9, r3
   19ef4:	4655      	mov	r5, sl
   19ef6:	46ba      	mov	sl, r7
   19ef8:	2e39      	cmp	r6, #57	; 0x39
   19efa:	d04d      	beq.n	19f98 <_dtoa_r+0xe90>
   19efc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   19efe:	3601      	adds	r6, #1
   19f00:	4647      	mov	r7, r8
   19f02:	1c6c      	adds	r4, r5, #1
   19f04:	702e      	strb	r6, [r5, #0]
   19f06:	4698      	mov	r8, r3
   19f08:	e5f5      	b.n	19af6 <_dtoa_r+0x9ee>
   19f0a:	4642      	mov	r2, r8
   19f0c:	9b06      	ldr	r3, [sp, #24]
   19f0e:	46b3      	mov	fp, r6
   19f10:	46ba      	mov	sl, r7
   19f12:	9e04      	ldr	r6, [sp, #16]
   19f14:	4699      	mov	r9, r3
   19f16:	002f      	movs	r7, r5
   19f18:	4690      	mov	r8, r2
   19f1a:	e5d1      	b.n	19ac0 <_dtoa_r+0x9b8>
   19f1c:	9b06      	ldr	r3, [sp, #24]
   19f1e:	9a07      	ldr	r2, [sp, #28]
   19f20:	1a9b      	subs	r3, r3, r2
   19f22:	9308      	str	r3, [sp, #32]
   19f24:	2300      	movs	r3, #0
   19f26:	e427      	b.n	19778 <_dtoa_r+0x670>
   19f28:	2401      	movs	r4, #1
   19f2a:	e5c5      	b.n	19ab8 <_dtoa_r+0x9b0>
   19f2c:	2336      	movs	r3, #54	; 0x36
   19f2e:	9a16      	ldr	r2, [sp, #88]	; 0x58
   19f30:	464c      	mov	r4, r9
   19f32:	1a9b      	subs	r3, r3, r2
   19f34:	9a06      	ldr	r2, [sp, #24]
   19f36:	9208      	str	r2, [sp, #32]
   19f38:	e41e      	b.n	19778 <_dtoa_r+0x670>
   19f3a:	2302      	movs	r3, #2
   19f3c:	9e10      	ldr	r6, [sp, #64]	; 0x40
   19f3e:	9f11      	ldr	r7, [sp, #68]	; 0x44
   19f40:	4698      	mov	r8, r3
   19f42:	f7ff fa31 	bl	193a8 <_dtoa_r+0x2a0>
   19f46:	9b07      	ldr	r3, [sp, #28]
   19f48:	2b00      	cmp	r3, #0
   19f4a:	d100      	bne.n	19f4e <_dtoa_r+0xe46>
   19f4c:	e68e      	b.n	19c6c <_dtoa_r+0xb64>
   19f4e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   19f50:	2c00      	cmp	r4, #0
   19f52:	dc00      	bgt.n	19f56 <_dtoa_r+0xe4e>
   19f54:	e712      	b.n	19d7c <_dtoa_r+0xc74>
   19f56:	9b03      	ldr	r3, [sp, #12]
   19f58:	2200      	movs	r2, #0
   19f5a:	3b01      	subs	r3, #1
   19f5c:	9313      	str	r3, [sp, #76]	; 0x4c
   19f5e:	0030      	movs	r0, r6
   19f60:	4b47      	ldr	r3, [pc, #284]	; (1a080 <_dtoa_r+0xf78>)
   19f62:	0039      	movs	r1, r7
   19f64:	f7fa fdc0 	bl	14ae8 <__aeabi_dmul>
   19f68:	0006      	movs	r6, r0
   19f6a:	4640      	mov	r0, r8
   19f6c:	000f      	movs	r7, r1
   19f6e:	3001      	adds	r0, #1
   19f70:	f7fb fb84 	bl	1567c <__aeabi_i2d>
   19f74:	0032      	movs	r2, r6
   19f76:	003b      	movs	r3, r7
   19f78:	f7fa fdb6 	bl	14ae8 <__aeabi_dmul>
   19f7c:	2200      	movs	r2, #0
   19f7e:	4b42      	ldr	r3, [pc, #264]	; (1a088 <_dtoa_r+0xf80>)
   19f80:	f7f9 ff6e 	bl	13e60 <__aeabi_dadd>
   19f84:	4a41      	ldr	r2, [pc, #260]	; (1a08c <_dtoa_r+0xf84>)
   19f86:	000b      	movs	r3, r1
   19f88:	4694      	mov	ip, r2
   19f8a:	4463      	add	r3, ip
   19f8c:	9008      	str	r0, [sp, #32]
   19f8e:	9109      	str	r1, [sp, #36]	; 0x24
   19f90:	9412      	str	r4, [sp, #72]	; 0x48
   19f92:	9309      	str	r3, [sp, #36]	; 0x24
   19f94:	f7ff fa30 	bl	193f8 <_dtoa_r+0x2f0>
   19f98:	2339      	movs	r3, #57	; 0x39
   19f9a:	702b      	strb	r3, [r5, #0]
   19f9c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   19f9e:	4647      	mov	r7, r8
   19fa0:	1c6c      	adds	r4, r5, #1
   19fa2:	4698      	mov	r8, r3
   19fa4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   19fa6:	2339      	movs	r3, #57	; 0x39
   19fa8:	e5a1      	b.n	19aee <_dtoa_r+0x9e6>
   19faa:	9a14      	ldr	r2, [sp, #80]	; 0x50
   19fac:	9b15      	ldr	r3, [sp, #84]	; 0x54
   19fae:	2000      	movs	r0, #0
   19fb0:	4934      	ldr	r1, [pc, #208]	; (1a084 <_dtoa_r+0xf7c>)
   19fb2:	f7fb f819 	bl	14fe8 <__aeabi_dsub>
   19fb6:	9a08      	ldr	r2, [sp, #32]
   19fb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
   19fba:	f7fb fd27 	bl	15a0c <__aeabi_dcmpgt>
   19fbe:	2800      	cmp	r0, #0
   19fc0:	d101      	bne.n	19fc6 <_dtoa_r+0xebe>
   19fc2:	e6db      	b.n	19d7c <_dtoa_r+0xc74>
   19fc4:	001c      	movs	r4, r3
   19fc6:	1e63      	subs	r3, r4, #1
   19fc8:	781a      	ldrb	r2, [r3, #0]
   19fca:	2a30      	cmp	r2, #48	; 0x30
   19fcc:	d0fa      	beq.n	19fc4 <_dtoa_r+0xebc>
   19fce:	f7ff fac8 	bl	19562 <_dtoa_r+0x45a>
   19fd2:	4643      	mov	r3, r8
   19fd4:	46b3      	mov	fp, r6
   19fd6:	930c      	str	r3, [sp, #48]	; 0x30
   19fd8:	9e04      	ldr	r6, [sp, #16]
   19fda:	9b06      	ldr	r3, [sp, #24]
   19fdc:	46a8      	mov	r8, r5
   19fde:	4699      	mov	r9, r3
   19fe0:	4655      	mov	r5, sl
   19fe2:	46ba      	mov	sl, r7
   19fe4:	2e39      	cmp	r6, #57	; 0x39
   19fe6:	d0d7      	beq.n	19f98 <_dtoa_r+0xe90>
   19fe8:	2c00      	cmp	r4, #0
   19fea:	dd00      	ble.n	19fee <_dtoa_r+0xee6>
   19fec:	e6b1      	b.n	19d52 <_dtoa_r+0xc4a>
   19fee:	e6b2      	b.n	19d56 <_dtoa_r+0xc4e>
   19ff0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   19ff2:	464d      	mov	r5, r9
   19ff4:	9203      	str	r2, [sp, #12]
   19ff6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   19ff8:	f7ff fba4 	bl	19744 <_dtoa_r+0x63c>
   19ffc:	2800      	cmp	r0, #0
   19ffe:	d000      	beq.n	1a002 <_dtoa_r+0xefa>
   1a000:	e6a9      	b.n	19d56 <_dtoa_r+0xc4e>
   1a002:	07f3      	lsls	r3, r6, #31
   1a004:	d400      	bmi.n	1a008 <_dtoa_r+0xf00>
   1a006:	e6a6      	b.n	19d56 <_dtoa_r+0xc4e>
   1a008:	e6a0      	b.n	19d4c <_dtoa_r+0xc44>
   1a00a:	2300      	movs	r3, #0
   1a00c:	4641      	mov	r1, r8
   1a00e:	220a      	movs	r2, #10
   1a010:	4650      	mov	r0, sl
   1a012:	f001 f8b3 	bl	1b17c <__multadd>
   1a016:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1a018:	4680      	mov	r8, r0
   1a01a:	2b00      	cmp	r3, #0
   1a01c:	dd01      	ble.n	1a022 <_dtoa_r+0xf1a>
   1a01e:	9307      	str	r3, [sp, #28]
   1a020:	e486      	b.n	19930 <_dtoa_r+0x828>
   1a022:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1a024:	2b02      	cmp	r3, #2
   1a026:	dc1f      	bgt.n	1a068 <_dtoa_r+0xf60>
   1a028:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1a02a:	9307      	str	r3, [sp, #28]
   1a02c:	e480      	b.n	19930 <_dtoa_r+0x828>
   1a02e:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1a030:	2b02      	cmp	r3, #2
   1a032:	dc19      	bgt.n	1a068 <_dtoa_r+0xf60>
   1a034:	4649      	mov	r1, r9
   1a036:	f7fe ffbd 	bl	18fb4 <quorem>
   1a03a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1a03c:	3030      	adds	r0, #48	; 0x30
   1a03e:	7018      	strb	r0, [r3, #0]
   1a040:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1a042:	0006      	movs	r6, r0
   1a044:	9307      	str	r3, [sp, #28]
   1a046:	e533      	b.n	19ab0 <_dtoa_r+0x9a8>
   1a048:	2302      	movs	r3, #2
   1a04a:	4698      	mov	r8, r3
   1a04c:	f7ff f9ac 	bl	193a8 <_dtoa_r+0x2a0>
   1a050:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1a052:	9c14      	ldr	r4, [sp, #80]	; 0x50
   1a054:	9303      	str	r3, [sp, #12]
   1a056:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1a058:	001d      	movs	r5, r3
   1a05a:	f7ff fb73 	bl	19744 <_dtoa_r+0x63c>
   1a05e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1a060:	9c14      	ldr	r4, [sp, #80]	; 0x50
   1a062:	9303      	str	r3, [sp, #12]
   1a064:	f7ff fa7f 	bl	19566 <_dtoa_r+0x45e>
   1a068:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1a06a:	9307      	str	r3, [sp, #28]
   1a06c:	e5d6      	b.n	19c1c <_dtoa_r+0xb14>
   1a06e:	2b04      	cmp	r3, #4
   1a070:	d100      	bne.n	1a074 <_dtoa_r+0xf6c>
   1a072:	e43f      	b.n	198f4 <_dtoa_r+0x7ec>
   1a074:	233c      	movs	r3, #60	; 0x3c
   1a076:	1a18      	subs	r0, r3, r0
   1a078:	e4d7      	b.n	19a2a <_dtoa_r+0x922>
   1a07a:	46c0      	nop			; (mov r8, r8)
   1a07c:	0001dfa8 	.word	0x0001dfa8
   1a080:	40240000 	.word	0x40240000
   1a084:	3fe00000 	.word	0x3fe00000
   1a088:	401c0000 	.word	0x401c0000
   1a08c:	fcc00000 	.word	0xfcc00000

0001a090 <__sflush_r>:
   1a090:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a092:	46c6      	mov	lr, r8
   1a094:	b500      	push	{lr}
   1a096:	230c      	movs	r3, #12
   1a098:	5eca      	ldrsh	r2, [r1, r3]
   1a09a:	4680      	mov	r8, r0
   1a09c:	b293      	uxth	r3, r2
   1a09e:	000c      	movs	r4, r1
   1a0a0:	0719      	lsls	r1, r3, #28
   1a0a2:	d440      	bmi.n	1a126 <__sflush_r+0x96>
   1a0a4:	2380      	movs	r3, #128	; 0x80
   1a0a6:	011b      	lsls	r3, r3, #4
   1a0a8:	4313      	orrs	r3, r2
   1a0aa:	6862      	ldr	r2, [r4, #4]
   1a0ac:	81a3      	strh	r3, [r4, #12]
   1a0ae:	2a00      	cmp	r2, #0
   1a0b0:	dc00      	bgt.n	1a0b4 <__sflush_r+0x24>
   1a0b2:	e070      	b.n	1a196 <__sflush_r+0x106>
   1a0b4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   1a0b6:	2e00      	cmp	r6, #0
   1a0b8:	d031      	beq.n	1a11e <__sflush_r+0x8e>
   1a0ba:	4642      	mov	r2, r8
   1a0bc:	4641      	mov	r1, r8
   1a0be:	6815      	ldr	r5, [r2, #0]
   1a0c0:	2200      	movs	r2, #0
   1a0c2:	b29b      	uxth	r3, r3
   1a0c4:	600a      	str	r2, [r1, #0]
   1a0c6:	04da      	lsls	r2, r3, #19
   1a0c8:	d400      	bmi.n	1a0cc <__sflush_r+0x3c>
   1a0ca:	e069      	b.n	1a1a0 <__sflush_r+0x110>
   1a0cc:	6d22      	ldr	r2, [r4, #80]	; 0x50
   1a0ce:	075b      	lsls	r3, r3, #29
   1a0d0:	d506      	bpl.n	1a0e0 <__sflush_r+0x50>
   1a0d2:	6863      	ldr	r3, [r4, #4]
   1a0d4:	1ad2      	subs	r2, r2, r3
   1a0d6:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1a0d8:	2b00      	cmp	r3, #0
   1a0da:	d001      	beq.n	1a0e0 <__sflush_r+0x50>
   1a0dc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   1a0de:	1ad2      	subs	r2, r2, r3
   1a0e0:	2300      	movs	r3, #0
   1a0e2:	69e1      	ldr	r1, [r4, #28]
   1a0e4:	4640      	mov	r0, r8
   1a0e6:	47b0      	blx	r6
   1a0e8:	1c43      	adds	r3, r0, #1
   1a0ea:	d03d      	beq.n	1a168 <__sflush_r+0xd8>
   1a0ec:	89a3      	ldrh	r3, [r4, #12]
   1a0ee:	4a3a      	ldr	r2, [pc, #232]	; (1a1d8 <__sflush_r+0x148>)
   1a0f0:	4013      	ands	r3, r2
   1a0f2:	2200      	movs	r2, #0
   1a0f4:	6062      	str	r2, [r4, #4]
   1a0f6:	6922      	ldr	r2, [r4, #16]
   1a0f8:	b21b      	sxth	r3, r3
   1a0fa:	81a3      	strh	r3, [r4, #12]
   1a0fc:	6022      	str	r2, [r4, #0]
   1a0fe:	04db      	lsls	r3, r3, #19
   1a100:	d447      	bmi.n	1a192 <__sflush_r+0x102>
   1a102:	4643      	mov	r3, r8
   1a104:	6b21      	ldr	r1, [r4, #48]	; 0x30
   1a106:	601d      	str	r5, [r3, #0]
   1a108:	2900      	cmp	r1, #0
   1a10a:	d008      	beq.n	1a11e <__sflush_r+0x8e>
   1a10c:	0023      	movs	r3, r4
   1a10e:	3340      	adds	r3, #64	; 0x40
   1a110:	4299      	cmp	r1, r3
   1a112:	d002      	beq.n	1a11a <__sflush_r+0x8a>
   1a114:	4640      	mov	r0, r8
   1a116:	f000 f967 	bl	1a3e8 <_free_r>
   1a11a:	2300      	movs	r3, #0
   1a11c:	6323      	str	r3, [r4, #48]	; 0x30
   1a11e:	2000      	movs	r0, #0
   1a120:	bc04      	pop	{r2}
   1a122:	4690      	mov	r8, r2
   1a124:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1a126:	6926      	ldr	r6, [r4, #16]
   1a128:	2e00      	cmp	r6, #0
   1a12a:	d0f8      	beq.n	1a11e <__sflush_r+0x8e>
   1a12c:	6822      	ldr	r2, [r4, #0]
   1a12e:	6026      	str	r6, [r4, #0]
   1a130:	1b95      	subs	r5, r2, r6
   1a132:	2200      	movs	r2, #0
   1a134:	079b      	lsls	r3, r3, #30
   1a136:	d100      	bne.n	1a13a <__sflush_r+0xaa>
   1a138:	6962      	ldr	r2, [r4, #20]
   1a13a:	60a2      	str	r2, [r4, #8]
   1a13c:	2d00      	cmp	r5, #0
   1a13e:	dc04      	bgt.n	1a14a <__sflush_r+0xba>
   1a140:	e7ed      	b.n	1a11e <__sflush_r+0x8e>
   1a142:	1836      	adds	r6, r6, r0
   1a144:	1a2d      	subs	r5, r5, r0
   1a146:	2d00      	cmp	r5, #0
   1a148:	dde9      	ble.n	1a11e <__sflush_r+0x8e>
   1a14a:	002b      	movs	r3, r5
   1a14c:	0032      	movs	r2, r6
   1a14e:	69e1      	ldr	r1, [r4, #28]
   1a150:	4640      	mov	r0, r8
   1a152:	6a67      	ldr	r7, [r4, #36]	; 0x24
   1a154:	47b8      	blx	r7
   1a156:	2800      	cmp	r0, #0
   1a158:	dcf3      	bgt.n	1a142 <__sflush_r+0xb2>
   1a15a:	2240      	movs	r2, #64	; 0x40
   1a15c:	2001      	movs	r0, #1
   1a15e:	89a3      	ldrh	r3, [r4, #12]
   1a160:	4240      	negs	r0, r0
   1a162:	4313      	orrs	r3, r2
   1a164:	81a3      	strh	r3, [r4, #12]
   1a166:	e7db      	b.n	1a120 <__sflush_r+0x90>
   1a168:	4643      	mov	r3, r8
   1a16a:	6819      	ldr	r1, [r3, #0]
   1a16c:	291d      	cmp	r1, #29
   1a16e:	d8f4      	bhi.n	1a15a <__sflush_r+0xca>
   1a170:	4b1a      	ldr	r3, [pc, #104]	; (1a1dc <__sflush_r+0x14c>)
   1a172:	2201      	movs	r2, #1
   1a174:	40cb      	lsrs	r3, r1
   1a176:	439a      	bics	r2, r3
   1a178:	d1ef      	bne.n	1a15a <__sflush_r+0xca>
   1a17a:	89a3      	ldrh	r3, [r4, #12]
   1a17c:	4e16      	ldr	r6, [pc, #88]	; (1a1d8 <__sflush_r+0x148>)
   1a17e:	6062      	str	r2, [r4, #4]
   1a180:	4033      	ands	r3, r6
   1a182:	6922      	ldr	r2, [r4, #16]
   1a184:	b21b      	sxth	r3, r3
   1a186:	81a3      	strh	r3, [r4, #12]
   1a188:	6022      	str	r2, [r4, #0]
   1a18a:	04db      	lsls	r3, r3, #19
   1a18c:	d5b9      	bpl.n	1a102 <__sflush_r+0x72>
   1a18e:	2900      	cmp	r1, #0
   1a190:	d1b7      	bne.n	1a102 <__sflush_r+0x72>
   1a192:	6520      	str	r0, [r4, #80]	; 0x50
   1a194:	e7b5      	b.n	1a102 <__sflush_r+0x72>
   1a196:	6be2      	ldr	r2, [r4, #60]	; 0x3c
   1a198:	2a00      	cmp	r2, #0
   1a19a:	dd00      	ble.n	1a19e <__sflush_r+0x10e>
   1a19c:	e78a      	b.n	1a0b4 <__sflush_r+0x24>
   1a19e:	e7be      	b.n	1a11e <__sflush_r+0x8e>
   1a1a0:	2200      	movs	r2, #0
   1a1a2:	2301      	movs	r3, #1
   1a1a4:	69e1      	ldr	r1, [r4, #28]
   1a1a6:	4640      	mov	r0, r8
   1a1a8:	47b0      	blx	r6
   1a1aa:	0002      	movs	r2, r0
   1a1ac:	1c43      	adds	r3, r0, #1
   1a1ae:	d002      	beq.n	1a1b6 <__sflush_r+0x126>
   1a1b0:	89a3      	ldrh	r3, [r4, #12]
   1a1b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   1a1b4:	e78b      	b.n	1a0ce <__sflush_r+0x3e>
   1a1b6:	4643      	mov	r3, r8
   1a1b8:	681b      	ldr	r3, [r3, #0]
   1a1ba:	2b00      	cmp	r3, #0
   1a1bc:	d0f8      	beq.n	1a1b0 <__sflush_r+0x120>
   1a1be:	2b1d      	cmp	r3, #29
   1a1c0:	d001      	beq.n	1a1c6 <__sflush_r+0x136>
   1a1c2:	2b16      	cmp	r3, #22
   1a1c4:	d103      	bne.n	1a1ce <__sflush_r+0x13e>
   1a1c6:	4643      	mov	r3, r8
   1a1c8:	2000      	movs	r0, #0
   1a1ca:	601d      	str	r5, [r3, #0]
   1a1cc:	e7a8      	b.n	1a120 <__sflush_r+0x90>
   1a1ce:	2140      	movs	r1, #64	; 0x40
   1a1d0:	89a3      	ldrh	r3, [r4, #12]
   1a1d2:	430b      	orrs	r3, r1
   1a1d4:	81a3      	strh	r3, [r4, #12]
   1a1d6:	e7a3      	b.n	1a120 <__sflush_r+0x90>
   1a1d8:	fffff7ff 	.word	0xfffff7ff
   1a1dc:	20400001 	.word	0x20400001

0001a1e0 <_fflush_r>:
   1a1e0:	b570      	push	{r4, r5, r6, lr}
   1a1e2:	0005      	movs	r5, r0
   1a1e4:	000c      	movs	r4, r1
   1a1e6:	2800      	cmp	r0, #0
   1a1e8:	d002      	beq.n	1a1f0 <_fflush_r+0x10>
   1a1ea:	6b83      	ldr	r3, [r0, #56]	; 0x38
   1a1ec:	2b00      	cmp	r3, #0
   1a1ee:	d016      	beq.n	1a21e <_fflush_r+0x3e>
   1a1f0:	220c      	movs	r2, #12
   1a1f2:	5ea3      	ldrsh	r3, [r4, r2]
   1a1f4:	2600      	movs	r6, #0
   1a1f6:	2b00      	cmp	r3, #0
   1a1f8:	d00f      	beq.n	1a21a <_fflush_r+0x3a>
   1a1fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
   1a1fc:	07d2      	lsls	r2, r2, #31
   1a1fe:	d401      	bmi.n	1a204 <_fflush_r+0x24>
   1a200:	059b      	lsls	r3, r3, #22
   1a202:	d513      	bpl.n	1a22c <_fflush_r+0x4c>
   1a204:	0021      	movs	r1, r4
   1a206:	0028      	movs	r0, r5
   1a208:	f7ff ff42 	bl	1a090 <__sflush_r>
   1a20c:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1a20e:	0006      	movs	r6, r0
   1a210:	07db      	lsls	r3, r3, #31
   1a212:	d402      	bmi.n	1a21a <_fflush_r+0x3a>
   1a214:	89a3      	ldrh	r3, [r4, #12]
   1a216:	059b      	lsls	r3, r3, #22
   1a218:	d504      	bpl.n	1a224 <_fflush_r+0x44>
   1a21a:	0030      	movs	r0, r6
   1a21c:	bd70      	pop	{r4, r5, r6, pc}
   1a21e:	f000 f839 	bl	1a294 <__sinit>
   1a222:	e7e5      	b.n	1a1f0 <_fflush_r+0x10>
   1a224:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1a226:	f000 fb89 	bl	1a93c <__retarget_lock_release_recursive>
   1a22a:	e7f6      	b.n	1a21a <_fflush_r+0x3a>
   1a22c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1a22e:	f000 fb83 	bl	1a938 <__retarget_lock_acquire_recursive>
   1a232:	e7e7      	b.n	1a204 <_fflush_r+0x24>

0001a234 <_cleanup_r>:
   1a234:	b510      	push	{r4, lr}
   1a236:	4902      	ldr	r1, [pc, #8]	; (1a240 <_cleanup_r+0xc>)
   1a238:	f000 fb36 	bl	1a8a8 <_fwalk_reent>
   1a23c:	bd10      	pop	{r4, pc}
   1a23e:	46c0      	nop			; (mov r8, r8)
   1a240:	0001bf51 	.word	0x0001bf51

0001a244 <std.isra.0>:
   1a244:	2300      	movs	r3, #0
   1a246:	b510      	push	{r4, lr}
   1a248:	0004      	movs	r4, r0
   1a24a:	6003      	str	r3, [r0, #0]
   1a24c:	6043      	str	r3, [r0, #4]
   1a24e:	6083      	str	r3, [r0, #8]
   1a250:	8181      	strh	r1, [r0, #12]
   1a252:	6643      	str	r3, [r0, #100]	; 0x64
   1a254:	81c2      	strh	r2, [r0, #14]
   1a256:	6103      	str	r3, [r0, #16]
   1a258:	6143      	str	r3, [r0, #20]
   1a25a:	6183      	str	r3, [r0, #24]
   1a25c:	2208      	movs	r2, #8
   1a25e:	2100      	movs	r1, #0
   1a260:	305c      	adds	r0, #92	; 0x5c
   1a262:	f7fb fd4d 	bl	15d00 <memset>
   1a266:	0020      	movs	r0, r4
   1a268:	4b06      	ldr	r3, [pc, #24]	; (1a284 <std.isra.0+0x40>)
   1a26a:	61e4      	str	r4, [r4, #28]
   1a26c:	6223      	str	r3, [r4, #32]
   1a26e:	4b06      	ldr	r3, [pc, #24]	; (1a288 <std.isra.0+0x44>)
   1a270:	3058      	adds	r0, #88	; 0x58
   1a272:	6263      	str	r3, [r4, #36]	; 0x24
   1a274:	4b05      	ldr	r3, [pc, #20]	; (1a28c <std.isra.0+0x48>)
   1a276:	62a3      	str	r3, [r4, #40]	; 0x28
   1a278:	4b05      	ldr	r3, [pc, #20]	; (1a290 <std.isra.0+0x4c>)
   1a27a:	62e3      	str	r3, [r4, #44]	; 0x2c
   1a27c:	f000 fb58 	bl	1a930 <__retarget_lock_init_recursive>
   1a280:	bd10      	pop	{r4, pc}
   1a282:	46c0      	nop			; (mov r8, r8)
   1a284:	0001bb49 	.word	0x0001bb49
   1a288:	0001bb71 	.word	0x0001bb71
   1a28c:	0001bbad 	.word	0x0001bbad
   1a290:	0001bbd9 	.word	0x0001bbd9

0001a294 <__sinit>:
   1a294:	b570      	push	{r4, r5, r6, lr}
   1a296:	0004      	movs	r4, r0
   1a298:	4d14      	ldr	r5, [pc, #80]	; (1a2ec <__sinit+0x58>)
   1a29a:	0028      	movs	r0, r5
   1a29c:	f000 fb4c 	bl	1a938 <__retarget_lock_acquire_recursive>
   1a2a0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   1a2a2:	2b00      	cmp	r3, #0
   1a2a4:	d11d      	bne.n	1a2e2 <__sinit+0x4e>
   1a2a6:	4a12      	ldr	r2, [pc, #72]	; (1a2f0 <__sinit+0x5c>)
   1a2a8:	2104      	movs	r1, #4
   1a2aa:	63e2      	str	r2, [r4, #60]	; 0x3c
   1a2ac:	22b8      	movs	r2, #184	; 0xb8
   1a2ae:	0092      	lsls	r2, r2, #2
   1a2b0:	50a3      	str	r3, [r4, r2]
   1a2b2:	23b9      	movs	r3, #185	; 0xb9
   1a2b4:	2203      	movs	r2, #3
   1a2b6:	009b      	lsls	r3, r3, #2
   1a2b8:	50e2      	str	r2, [r4, r3]
   1a2ba:	3308      	adds	r3, #8
   1a2bc:	18e2      	adds	r2, r4, r3
   1a2be:	3b04      	subs	r3, #4
   1a2c0:	50e2      	str	r2, [r4, r3]
   1a2c2:	6860      	ldr	r0, [r4, #4]
   1a2c4:	2200      	movs	r2, #0
   1a2c6:	f7ff ffbd 	bl	1a244 <std.isra.0>
   1a2ca:	2201      	movs	r2, #1
   1a2cc:	2109      	movs	r1, #9
   1a2ce:	68a0      	ldr	r0, [r4, #8]
   1a2d0:	f7ff ffb8 	bl	1a244 <std.isra.0>
   1a2d4:	2202      	movs	r2, #2
   1a2d6:	2112      	movs	r1, #18
   1a2d8:	68e0      	ldr	r0, [r4, #12]
   1a2da:	f7ff ffb3 	bl	1a244 <std.isra.0>
   1a2de:	2301      	movs	r3, #1
   1a2e0:	63a3      	str	r3, [r4, #56]	; 0x38
   1a2e2:	0028      	movs	r0, r5
   1a2e4:	f000 fb2a 	bl	1a93c <__retarget_lock_release_recursive>
   1a2e8:	bd70      	pop	{r4, r5, r6, pc}
   1a2ea:	46c0      	nop			; (mov r8, r8)
   1a2ec:	200025a8 	.word	0x200025a8
   1a2f0:	0001a235 	.word	0x0001a235

0001a2f4 <__sfp_lock_acquire>:
   1a2f4:	b510      	push	{r4, lr}
   1a2f6:	4802      	ldr	r0, [pc, #8]	; (1a300 <__sfp_lock_acquire+0xc>)
   1a2f8:	f000 fb1e 	bl	1a938 <__retarget_lock_acquire_recursive>
   1a2fc:	bd10      	pop	{r4, pc}
   1a2fe:	46c0      	nop			; (mov r8, r8)
   1a300:	200025bc 	.word	0x200025bc

0001a304 <__sfp_lock_release>:
   1a304:	b510      	push	{r4, lr}
   1a306:	4802      	ldr	r0, [pc, #8]	; (1a310 <__sfp_lock_release+0xc>)
   1a308:	f000 fb18 	bl	1a93c <__retarget_lock_release_recursive>
   1a30c:	bd10      	pop	{r4, pc}
   1a30e:	46c0      	nop			; (mov r8, r8)
   1a310:	200025bc 	.word	0x200025bc

0001a314 <__libc_fini_array>:
   1a314:	b570      	push	{r4, r5, r6, lr}
   1a316:	4b09      	ldr	r3, [pc, #36]	; (1a33c <__libc_fini_array+0x28>)
   1a318:	4c09      	ldr	r4, [pc, #36]	; (1a340 <__libc_fini_array+0x2c>)
   1a31a:	1ae4      	subs	r4, r4, r3
   1a31c:	10a4      	asrs	r4, r4, #2
   1a31e:	d009      	beq.n	1a334 <__libc_fini_array+0x20>
   1a320:	4a08      	ldr	r2, [pc, #32]	; (1a344 <__libc_fini_array+0x30>)
   1a322:	18a5      	adds	r5, r4, r2
   1a324:	00ad      	lsls	r5, r5, #2
   1a326:	18ed      	adds	r5, r5, r3
   1a328:	682b      	ldr	r3, [r5, #0]
   1a32a:	3c01      	subs	r4, #1
   1a32c:	4798      	blx	r3
   1a32e:	3d04      	subs	r5, #4
   1a330:	2c00      	cmp	r4, #0
   1a332:	d1f9      	bne.n	1a328 <__libc_fini_array+0x14>
   1a334:	f003 ff2e 	bl	1e194 <_fini>
   1a338:	bd70      	pop	{r4, r5, r6, pc}
   1a33a:	46c0      	nop			; (mov r8, r8)
   1a33c:	0001e1a0 	.word	0x0001e1a0
   1a340:	0001e1a4 	.word	0x0001e1a4
   1a344:	3fffffff 	.word	0x3fffffff

0001a348 <_malloc_trim_r>:
   1a348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a34a:	000c      	movs	r4, r1
   1a34c:	0006      	movs	r6, r0
   1a34e:	f000 fed3 	bl	1b0f8 <__malloc_lock>
   1a352:	4f20      	ldr	r7, [pc, #128]	; (1a3d4 <_malloc_trim_r+0x8c>)
   1a354:	68bb      	ldr	r3, [r7, #8]
   1a356:	685d      	ldr	r5, [r3, #4]
   1a358:	2303      	movs	r3, #3
   1a35a:	439d      	bics	r5, r3
   1a35c:	4b1e      	ldr	r3, [pc, #120]	; (1a3d8 <_malloc_trim_r+0x90>)
   1a35e:	1b2c      	subs	r4, r5, r4
   1a360:	469c      	mov	ip, r3
   1a362:	4464      	add	r4, ip
   1a364:	0b24      	lsrs	r4, r4, #12
   1a366:	4b1d      	ldr	r3, [pc, #116]	; (1a3dc <_malloc_trim_r+0x94>)
   1a368:	3c01      	subs	r4, #1
   1a36a:	0324      	lsls	r4, r4, #12
   1a36c:	429c      	cmp	r4, r3
   1a36e:	dd07      	ble.n	1a380 <_malloc_trim_r+0x38>
   1a370:	2100      	movs	r1, #0
   1a372:	0030      	movs	r0, r6
   1a374:	f001 fbd6 	bl	1bb24 <_sbrk_r>
   1a378:	68bb      	ldr	r3, [r7, #8]
   1a37a:	195b      	adds	r3, r3, r5
   1a37c:	4298      	cmp	r0, r3
   1a37e:	d004      	beq.n	1a38a <_malloc_trim_r+0x42>
   1a380:	0030      	movs	r0, r6
   1a382:	f000 fec1 	bl	1b108 <__malloc_unlock>
   1a386:	2000      	movs	r0, #0
   1a388:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1a38a:	4261      	negs	r1, r4
   1a38c:	0030      	movs	r0, r6
   1a38e:	f001 fbc9 	bl	1bb24 <_sbrk_r>
   1a392:	1c43      	adds	r3, r0, #1
   1a394:	d00d      	beq.n	1a3b2 <_malloc_trim_r+0x6a>
   1a396:	2201      	movs	r2, #1
   1a398:	68bb      	ldr	r3, [r7, #8]
   1a39a:	1b2d      	subs	r5, r5, r4
   1a39c:	4315      	orrs	r5, r2
   1a39e:	605d      	str	r5, [r3, #4]
   1a3a0:	4b0f      	ldr	r3, [pc, #60]	; (1a3e0 <_malloc_trim_r+0x98>)
   1a3a2:	0030      	movs	r0, r6
   1a3a4:	681a      	ldr	r2, [r3, #0]
   1a3a6:	1b14      	subs	r4, r2, r4
   1a3a8:	601c      	str	r4, [r3, #0]
   1a3aa:	f000 fead 	bl	1b108 <__malloc_unlock>
   1a3ae:	2001      	movs	r0, #1
   1a3b0:	e7ea      	b.n	1a388 <_malloc_trim_r+0x40>
   1a3b2:	2100      	movs	r1, #0
   1a3b4:	0030      	movs	r0, r6
   1a3b6:	f001 fbb5 	bl	1bb24 <_sbrk_r>
   1a3ba:	68ba      	ldr	r2, [r7, #8]
   1a3bc:	1a83      	subs	r3, r0, r2
   1a3be:	2b0f      	cmp	r3, #15
   1a3c0:	ddde      	ble.n	1a380 <_malloc_trim_r+0x38>
   1a3c2:	4908      	ldr	r1, [pc, #32]	; (1a3e4 <_malloc_trim_r+0x9c>)
   1a3c4:	6809      	ldr	r1, [r1, #0]
   1a3c6:	1a40      	subs	r0, r0, r1
   1a3c8:	4905      	ldr	r1, [pc, #20]	; (1a3e0 <_malloc_trim_r+0x98>)
   1a3ca:	6008      	str	r0, [r1, #0]
   1a3cc:	2101      	movs	r1, #1
   1a3ce:	430b      	orrs	r3, r1
   1a3d0:	6053      	str	r3, [r2, #4]
   1a3d2:	e7d5      	b.n	1a380 <_malloc_trim_r+0x38>
   1a3d4:	20000600 	.word	0x20000600
   1a3d8:	00000fef 	.word	0x00000fef
   1a3dc:	00000fff 	.word	0x00000fff
   1a3e0:	2000101c 	.word	0x2000101c
   1a3e4:	20000a08 	.word	0x20000a08

0001a3e8 <_free_r>:
   1a3e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a3ea:	0004      	movs	r4, r0
   1a3ec:	1e0d      	subs	r5, r1, #0
   1a3ee:	d03c      	beq.n	1a46a <_free_r+0x82>
   1a3f0:	f000 fe82 	bl	1b0f8 <__malloc_lock>
   1a3f4:	0029      	movs	r1, r5
   1a3f6:	3908      	subs	r1, #8
   1a3f8:	6848      	ldr	r0, [r1, #4]
   1a3fa:	2301      	movs	r3, #1
   1a3fc:	0005      	movs	r5, r0
   1a3fe:	2603      	movs	r6, #3
   1a400:	439d      	bics	r5, r3
   1a402:	194a      	adds	r2, r1, r5
   1a404:	469c      	mov	ip, r3
   1a406:	4f61      	ldr	r7, [pc, #388]	; (1a58c <_free_r+0x1a4>)
   1a408:	6853      	ldr	r3, [r2, #4]
   1a40a:	43b3      	bics	r3, r6
   1a40c:	68be      	ldr	r6, [r7, #8]
   1a40e:	42b2      	cmp	r2, r6
   1a410:	d056      	beq.n	1a4c0 <_free_r+0xd8>
   1a412:	4666      	mov	r6, ip
   1a414:	6053      	str	r3, [r2, #4]
   1a416:	4206      	tst	r6, r0
   1a418:	d10a      	bne.n	1a430 <_free_r+0x48>
   1a41a:	003e      	movs	r6, r7
   1a41c:	6808      	ldr	r0, [r1, #0]
   1a41e:	3608      	adds	r6, #8
   1a420:	1a09      	subs	r1, r1, r0
   1a422:	182d      	adds	r5, r5, r0
   1a424:	6888      	ldr	r0, [r1, #8]
   1a426:	42b0      	cmp	r0, r6
   1a428:	d065      	beq.n	1a4f6 <_free_r+0x10e>
   1a42a:	68ce      	ldr	r6, [r1, #12]
   1a42c:	60c6      	str	r6, [r0, #12]
   1a42e:	60b0      	str	r0, [r6, #8]
   1a430:	2001      	movs	r0, #1
   1a432:	18d6      	adds	r6, r2, r3
   1a434:	6876      	ldr	r6, [r6, #4]
   1a436:	4206      	tst	r6, r0
   1a438:	d033      	beq.n	1a4a2 <_free_r+0xba>
   1a43a:	4b55      	ldr	r3, [pc, #340]	; (1a590 <_free_r+0x1a8>)
   1a43c:	4328      	orrs	r0, r5
   1a43e:	6048      	str	r0, [r1, #4]
   1a440:	514d      	str	r5, [r1, r5]
   1a442:	429d      	cmp	r5, r3
   1a444:	d812      	bhi.n	1a46c <_free_r+0x84>
   1a446:	08ed      	lsrs	r5, r5, #3
   1a448:	3bff      	subs	r3, #255	; 0xff
   1a44a:	10aa      	asrs	r2, r5, #2
   1a44c:	3bff      	subs	r3, #255	; 0xff
   1a44e:	4093      	lsls	r3, r2
   1a450:	687a      	ldr	r2, [r7, #4]
   1a452:	00ed      	lsls	r5, r5, #3
   1a454:	4313      	orrs	r3, r2
   1a456:	607b      	str	r3, [r7, #4]
   1a458:	19ef      	adds	r7, r5, r7
   1a45a:	68bb      	ldr	r3, [r7, #8]
   1a45c:	60cf      	str	r7, [r1, #12]
   1a45e:	608b      	str	r3, [r1, #8]
   1a460:	60b9      	str	r1, [r7, #8]
   1a462:	60d9      	str	r1, [r3, #12]
   1a464:	0020      	movs	r0, r4
   1a466:	f000 fe4f 	bl	1b108 <__malloc_unlock>
   1a46a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1a46c:	0a68      	lsrs	r0, r5, #9
   1a46e:	2804      	cmp	r0, #4
   1a470:	d850      	bhi.n	1a514 <_free_r+0x12c>
   1a472:	09a8      	lsrs	r0, r5, #6
   1a474:	0002      	movs	r2, r0
   1a476:	3039      	adds	r0, #57	; 0x39
   1a478:	3238      	adds	r2, #56	; 0x38
   1a47a:	00c0      	lsls	r0, r0, #3
   1a47c:	1838      	adds	r0, r7, r0
   1a47e:	3808      	subs	r0, #8
   1a480:	6883      	ldr	r3, [r0, #8]
   1a482:	2603      	movs	r6, #3
   1a484:	4298      	cmp	r0, r3
   1a486:	d04c      	beq.n	1a522 <_free_r+0x13a>
   1a488:	685a      	ldr	r2, [r3, #4]
   1a48a:	43b2      	bics	r2, r6
   1a48c:	4295      	cmp	r5, r2
   1a48e:	d230      	bcs.n	1a4f2 <_free_r+0x10a>
   1a490:	689b      	ldr	r3, [r3, #8]
   1a492:	4298      	cmp	r0, r3
   1a494:	d1f8      	bne.n	1a488 <_free_r+0xa0>
   1a496:	68c3      	ldr	r3, [r0, #12]
   1a498:	60cb      	str	r3, [r1, #12]
   1a49a:	6088      	str	r0, [r1, #8]
   1a49c:	6099      	str	r1, [r3, #8]
   1a49e:	60c1      	str	r1, [r0, #12]
   1a4a0:	e7e0      	b.n	1a464 <_free_r+0x7c>
   1a4a2:	18ed      	adds	r5, r5, r3
   1a4a4:	4e3b      	ldr	r6, [pc, #236]	; (1a594 <_free_r+0x1ac>)
   1a4a6:	6893      	ldr	r3, [r2, #8]
   1a4a8:	42b3      	cmp	r3, r6
   1a4aa:	d042      	beq.n	1a532 <_free_r+0x14a>
   1a4ac:	68d2      	ldr	r2, [r2, #12]
   1a4ae:	4328      	orrs	r0, r5
   1a4b0:	60da      	str	r2, [r3, #12]
   1a4b2:	6093      	str	r3, [r2, #8]
   1a4b4:	4b36      	ldr	r3, [pc, #216]	; (1a590 <_free_r+0x1a8>)
   1a4b6:	6048      	str	r0, [r1, #4]
   1a4b8:	514d      	str	r5, [r1, r5]
   1a4ba:	429d      	cmp	r5, r3
   1a4bc:	d8d6      	bhi.n	1a46c <_free_r+0x84>
   1a4be:	e7c2      	b.n	1a446 <_free_r+0x5e>
   1a4c0:	4662      	mov	r2, ip
   1a4c2:	18eb      	adds	r3, r5, r3
   1a4c4:	4202      	tst	r2, r0
   1a4c6:	d106      	bne.n	1a4d6 <_free_r+0xee>
   1a4c8:	680a      	ldr	r2, [r1, #0]
   1a4ca:	1a89      	subs	r1, r1, r2
   1a4cc:	6888      	ldr	r0, [r1, #8]
   1a4ce:	189b      	adds	r3, r3, r2
   1a4d0:	68ca      	ldr	r2, [r1, #12]
   1a4d2:	60c2      	str	r2, [r0, #12]
   1a4d4:	6090      	str	r0, [r2, #8]
   1a4d6:	2201      	movs	r2, #1
   1a4d8:	431a      	orrs	r2, r3
   1a4da:	604a      	str	r2, [r1, #4]
   1a4dc:	4a2e      	ldr	r2, [pc, #184]	; (1a598 <_free_r+0x1b0>)
   1a4de:	60b9      	str	r1, [r7, #8]
   1a4e0:	6812      	ldr	r2, [r2, #0]
   1a4e2:	4293      	cmp	r3, r2
   1a4e4:	d3be      	bcc.n	1a464 <_free_r+0x7c>
   1a4e6:	4b2d      	ldr	r3, [pc, #180]	; (1a59c <_free_r+0x1b4>)
   1a4e8:	0020      	movs	r0, r4
   1a4ea:	6819      	ldr	r1, [r3, #0]
   1a4ec:	f7ff ff2c 	bl	1a348 <_malloc_trim_r>
   1a4f0:	e7b8      	b.n	1a464 <_free_r+0x7c>
   1a4f2:	0018      	movs	r0, r3
   1a4f4:	e7cf      	b.n	1a496 <_free_r+0xae>
   1a4f6:	4666      	mov	r6, ip
   1a4f8:	18d0      	adds	r0, r2, r3
   1a4fa:	6840      	ldr	r0, [r0, #4]
   1a4fc:	4230      	tst	r0, r6
   1a4fe:	d13f      	bne.n	1a580 <_free_r+0x198>
   1a500:	6890      	ldr	r0, [r2, #8]
   1a502:	195d      	adds	r5, r3, r5
   1a504:	68d3      	ldr	r3, [r2, #12]
   1a506:	60c3      	str	r3, [r0, #12]
   1a508:	6098      	str	r0, [r3, #8]
   1a50a:	4663      	mov	r3, ip
   1a50c:	432b      	orrs	r3, r5
   1a50e:	604b      	str	r3, [r1, #4]
   1a510:	514d      	str	r5, [r1, r5]
   1a512:	e7a7      	b.n	1a464 <_free_r+0x7c>
   1a514:	2814      	cmp	r0, #20
   1a516:	d814      	bhi.n	1a542 <_free_r+0x15a>
   1a518:	0002      	movs	r2, r0
   1a51a:	305c      	adds	r0, #92	; 0x5c
   1a51c:	325b      	adds	r2, #91	; 0x5b
   1a51e:	00c0      	lsls	r0, r0, #3
   1a520:	e7ac      	b.n	1a47c <_free_r+0x94>
   1a522:	2301      	movs	r3, #1
   1a524:	1092      	asrs	r2, r2, #2
   1a526:	4093      	lsls	r3, r2
   1a528:	687a      	ldr	r2, [r7, #4]
   1a52a:	4313      	orrs	r3, r2
   1a52c:	607b      	str	r3, [r7, #4]
   1a52e:	0003      	movs	r3, r0
   1a530:	e7b2      	b.n	1a498 <_free_r+0xb0>
   1a532:	4328      	orrs	r0, r5
   1a534:	60d9      	str	r1, [r3, #12]
   1a536:	6099      	str	r1, [r3, #8]
   1a538:	60cb      	str	r3, [r1, #12]
   1a53a:	608b      	str	r3, [r1, #8]
   1a53c:	6048      	str	r0, [r1, #4]
   1a53e:	514d      	str	r5, [r1, r5]
   1a540:	e790      	b.n	1a464 <_free_r+0x7c>
   1a542:	2854      	cmp	r0, #84	; 0x54
   1a544:	d805      	bhi.n	1a552 <_free_r+0x16a>
   1a546:	0b28      	lsrs	r0, r5, #12
   1a548:	0002      	movs	r2, r0
   1a54a:	306f      	adds	r0, #111	; 0x6f
   1a54c:	326e      	adds	r2, #110	; 0x6e
   1a54e:	00c0      	lsls	r0, r0, #3
   1a550:	e794      	b.n	1a47c <_free_r+0x94>
   1a552:	22aa      	movs	r2, #170	; 0xaa
   1a554:	0052      	lsls	r2, r2, #1
   1a556:	4290      	cmp	r0, r2
   1a558:	d805      	bhi.n	1a566 <_free_r+0x17e>
   1a55a:	0be8      	lsrs	r0, r5, #15
   1a55c:	0002      	movs	r2, r0
   1a55e:	3078      	adds	r0, #120	; 0x78
   1a560:	3277      	adds	r2, #119	; 0x77
   1a562:	00c0      	lsls	r0, r0, #3
   1a564:	e78a      	b.n	1a47c <_free_r+0x94>
   1a566:	4a0e      	ldr	r2, [pc, #56]	; (1a5a0 <_free_r+0x1b8>)
   1a568:	4290      	cmp	r0, r2
   1a56a:	d805      	bhi.n	1a578 <_free_r+0x190>
   1a56c:	0ca8      	lsrs	r0, r5, #18
   1a56e:	0002      	movs	r2, r0
   1a570:	307d      	adds	r0, #125	; 0x7d
   1a572:	327c      	adds	r2, #124	; 0x7c
   1a574:	00c0      	lsls	r0, r0, #3
   1a576:	e781      	b.n	1a47c <_free_r+0x94>
   1a578:	20fe      	movs	r0, #254	; 0xfe
   1a57a:	227e      	movs	r2, #126	; 0x7e
   1a57c:	0080      	lsls	r0, r0, #2
   1a57e:	e77d      	b.n	1a47c <_free_r+0x94>
   1a580:	4663      	mov	r3, ip
   1a582:	432b      	orrs	r3, r5
   1a584:	604b      	str	r3, [r1, #4]
   1a586:	6015      	str	r5, [r2, #0]
   1a588:	e76c      	b.n	1a464 <_free_r+0x7c>
   1a58a:	46c0      	nop			; (mov r8, r8)
   1a58c:	20000600 	.word	0x20000600
   1a590:	000001ff 	.word	0x000001ff
   1a594:	20000608 	.word	0x20000608
   1a598:	20000a0c 	.word	0x20000a0c
   1a59c:	2000104c 	.word	0x2000104c
   1a5a0:	00000554 	.word	0x00000554

0001a5a4 <__sfvwrite_r>:
   1a5a4:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a5a6:	464e      	mov	r6, r9
   1a5a8:	46de      	mov	lr, fp
   1a5aa:	4657      	mov	r7, sl
   1a5ac:	4645      	mov	r5, r8
   1a5ae:	b5e0      	push	{r5, r6, r7, lr}
   1a5b0:	6893      	ldr	r3, [r2, #8]
   1a5b2:	b083      	sub	sp, #12
   1a5b4:	9000      	str	r0, [sp, #0]
   1a5b6:	000c      	movs	r4, r1
   1a5b8:	0016      	movs	r6, r2
   1a5ba:	2b00      	cmp	r3, #0
   1a5bc:	d025      	beq.n	1a60a <__sfvwrite_r+0x66>
   1a5be:	898b      	ldrh	r3, [r1, #12]
   1a5c0:	071a      	lsls	r2, r3, #28
   1a5c2:	d52a      	bpl.n	1a61a <__sfvwrite_r+0x76>
   1a5c4:	690a      	ldr	r2, [r1, #16]
   1a5c6:	2a00      	cmp	r2, #0
   1a5c8:	d027      	beq.n	1a61a <__sfvwrite_r+0x76>
   1a5ca:	6832      	ldr	r2, [r6, #0]
   1a5cc:	4693      	mov	fp, r2
   1a5ce:	079a      	lsls	r2, r3, #30
   1a5d0:	d52f      	bpl.n	1a632 <__sfvwrite_r+0x8e>
   1a5d2:	4bb2      	ldr	r3, [pc, #712]	; (1a89c <__sfvwrite_r+0x2f8>)
   1a5d4:	2700      	movs	r7, #0
   1a5d6:	2500      	movs	r5, #0
   1a5d8:	4698      	mov	r8, r3
   1a5da:	46b1      	mov	r9, r6
   1a5dc:	2d00      	cmp	r5, #0
   1a5de:	d100      	bne.n	1a5e2 <__sfvwrite_r+0x3e>
   1a5e0:	e072      	b.n	1a6c8 <__sfvwrite_r+0x124>
   1a5e2:	002b      	movs	r3, r5
   1a5e4:	4545      	cmp	r5, r8
   1a5e6:	d900      	bls.n	1a5ea <__sfvwrite_r+0x46>
   1a5e8:	4bac      	ldr	r3, [pc, #688]	; (1a89c <__sfvwrite_r+0x2f8>)
   1a5ea:	003a      	movs	r2, r7
   1a5ec:	69e1      	ldr	r1, [r4, #28]
   1a5ee:	9800      	ldr	r0, [sp, #0]
   1a5f0:	6a66      	ldr	r6, [r4, #36]	; 0x24
   1a5f2:	47b0      	blx	r6
   1a5f4:	2800      	cmp	r0, #0
   1a5f6:	dc00      	bgt.n	1a5fa <__sfvwrite_r+0x56>
   1a5f8:	e073      	b.n	1a6e2 <__sfvwrite_r+0x13e>
   1a5fa:	464b      	mov	r3, r9
   1a5fc:	689b      	ldr	r3, [r3, #8]
   1a5fe:	183f      	adds	r7, r7, r0
   1a600:	1a2d      	subs	r5, r5, r0
   1a602:	1a18      	subs	r0, r3, r0
   1a604:	464b      	mov	r3, r9
   1a606:	6098      	str	r0, [r3, #8]
   1a608:	d1e8      	bne.n	1a5dc <__sfvwrite_r+0x38>
   1a60a:	2000      	movs	r0, #0
   1a60c:	b003      	add	sp, #12
   1a60e:	bc3c      	pop	{r2, r3, r4, r5}
   1a610:	4690      	mov	r8, r2
   1a612:	4699      	mov	r9, r3
   1a614:	46a2      	mov	sl, r4
   1a616:	46ab      	mov	fp, r5
   1a618:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1a61a:	0021      	movs	r1, r4
   1a61c:	9800      	ldr	r0, [sp, #0]
   1a61e:	f7fe fc4b 	bl	18eb8 <__swsetup_r>
   1a622:	2800      	cmp	r0, #0
   1a624:	d000      	beq.n	1a628 <__sfvwrite_r+0x84>
   1a626:	e130      	b.n	1a88a <__sfvwrite_r+0x2e6>
   1a628:	6832      	ldr	r2, [r6, #0]
   1a62a:	89a3      	ldrh	r3, [r4, #12]
   1a62c:	4693      	mov	fp, r2
   1a62e:	079a      	lsls	r2, r3, #30
   1a630:	d4cf      	bmi.n	1a5d2 <__sfvwrite_r+0x2e>
   1a632:	07da      	lsls	r2, r3, #31
   1a634:	d55d      	bpl.n	1a6f2 <__sfvwrite_r+0x14e>
   1a636:	2300      	movs	r3, #0
   1a638:	2000      	movs	r0, #0
   1a63a:	469a      	mov	sl, r3
   1a63c:	2700      	movs	r7, #0
   1a63e:	001d      	movs	r5, r3
   1a640:	46b1      	mov	r9, r6
   1a642:	e029      	b.n	1a698 <__sfvwrite_r+0xf4>
   1a644:	2800      	cmp	r0, #0
   1a646:	d033      	beq.n	1a6b0 <__sfvwrite_r+0x10c>
   1a648:	46a8      	mov	r8, r5
   1a64a:	42bd      	cmp	r5, r7
   1a64c:	d900      	bls.n	1a650 <__sfvwrite_r+0xac>
   1a64e:	46b8      	mov	r8, r7
   1a650:	6820      	ldr	r0, [r4, #0]
   1a652:	6922      	ldr	r2, [r4, #16]
   1a654:	4646      	mov	r6, r8
   1a656:	6963      	ldr	r3, [r4, #20]
   1a658:	4290      	cmp	r0, r2
   1a65a:	d907      	bls.n	1a66c <__sfvwrite_r+0xc8>
   1a65c:	68a2      	ldr	r2, [r4, #8]
   1a65e:	4694      	mov	ip, r2
   1a660:	449c      	add	ip, r3
   1a662:	4662      	mov	r2, ip
   1a664:	9201      	str	r2, [sp, #4]
   1a666:	45e0      	cmp	r8, ip
   1a668:	dd00      	ble.n	1a66c <__sfvwrite_r+0xc8>
   1a66a:	e0e9      	b.n	1a840 <__sfvwrite_r+0x29c>
   1a66c:	4598      	cmp	r8, r3
   1a66e:	da00      	bge.n	1a672 <__sfvwrite_r+0xce>
   1a670:	e08f      	b.n	1a792 <__sfvwrite_r+0x1ee>
   1a672:	6a66      	ldr	r6, [r4, #36]	; 0x24
   1a674:	4652      	mov	r2, sl
   1a676:	69e1      	ldr	r1, [r4, #28]
   1a678:	9800      	ldr	r0, [sp, #0]
   1a67a:	47b0      	blx	r6
   1a67c:	1e06      	subs	r6, r0, #0
   1a67e:	dd30      	ble.n	1a6e2 <__sfvwrite_r+0x13e>
   1a680:	1bad      	subs	r5, r5, r6
   1a682:	2001      	movs	r0, #1
   1a684:	2d00      	cmp	r5, #0
   1a686:	d026      	beq.n	1a6d6 <__sfvwrite_r+0x132>
   1a688:	464b      	mov	r3, r9
   1a68a:	689b      	ldr	r3, [r3, #8]
   1a68c:	44b2      	add	sl, r6
   1a68e:	1bbf      	subs	r7, r7, r6
   1a690:	1b9e      	subs	r6, r3, r6
   1a692:	464b      	mov	r3, r9
   1a694:	609e      	str	r6, [r3, #8]
   1a696:	d0b8      	beq.n	1a60a <__sfvwrite_r+0x66>
   1a698:	2f00      	cmp	r7, #0
   1a69a:	d1d3      	bne.n	1a644 <__sfvwrite_r+0xa0>
   1a69c:	465b      	mov	r3, fp
   1a69e:	681b      	ldr	r3, [r3, #0]
   1a6a0:	469a      	mov	sl, r3
   1a6a2:	465b      	mov	r3, fp
   1a6a4:	685f      	ldr	r7, [r3, #4]
   1a6a6:	2308      	movs	r3, #8
   1a6a8:	469c      	mov	ip, r3
   1a6aa:	44e3      	add	fp, ip
   1a6ac:	2f00      	cmp	r7, #0
   1a6ae:	d0f5      	beq.n	1a69c <__sfvwrite_r+0xf8>
   1a6b0:	003a      	movs	r2, r7
   1a6b2:	210a      	movs	r1, #10
   1a6b4:	4650      	mov	r0, sl
   1a6b6:	f000 fc8f 	bl	1afd8 <memchr>
   1a6ba:	2800      	cmp	r0, #0
   1a6bc:	d100      	bne.n	1a6c0 <__sfvwrite_r+0x11c>
   1a6be:	e0e2      	b.n	1a886 <__sfvwrite_r+0x2e2>
   1a6c0:	4653      	mov	r3, sl
   1a6c2:	3001      	adds	r0, #1
   1a6c4:	1ac5      	subs	r5, r0, r3
   1a6c6:	e7bf      	b.n	1a648 <__sfvwrite_r+0xa4>
   1a6c8:	465b      	mov	r3, fp
   1a6ca:	681f      	ldr	r7, [r3, #0]
   1a6cc:	685d      	ldr	r5, [r3, #4]
   1a6ce:	2308      	movs	r3, #8
   1a6d0:	469c      	mov	ip, r3
   1a6d2:	44e3      	add	fp, ip
   1a6d4:	e782      	b.n	1a5dc <__sfvwrite_r+0x38>
   1a6d6:	0021      	movs	r1, r4
   1a6d8:	9800      	ldr	r0, [sp, #0]
   1a6da:	f7ff fd81 	bl	1a1e0 <_fflush_r>
   1a6de:	2800      	cmp	r0, #0
   1a6e0:	d0d2      	beq.n	1a688 <__sfvwrite_r+0xe4>
   1a6e2:	220c      	movs	r2, #12
   1a6e4:	5ea3      	ldrsh	r3, [r4, r2]
   1a6e6:	2240      	movs	r2, #64	; 0x40
   1a6e8:	2001      	movs	r0, #1
   1a6ea:	4313      	orrs	r3, r2
   1a6ec:	81a3      	strh	r3, [r4, #12]
   1a6ee:	4240      	negs	r0, r0
   1a6f0:	e78c      	b.n	1a60c <__sfvwrite_r+0x68>
   1a6f2:	2200      	movs	r2, #0
   1a6f4:	4691      	mov	r9, r2
   1a6f6:	464d      	mov	r5, r9
   1a6f8:	2d00      	cmp	r5, #0
   1a6fa:	d023      	beq.n	1a744 <__sfvwrite_r+0x1a0>
   1a6fc:	68a2      	ldr	r2, [r4, #8]
   1a6fe:	4690      	mov	r8, r2
   1a700:	2280      	movs	r2, #128	; 0x80
   1a702:	0092      	lsls	r2, r2, #2
   1a704:	4213      	tst	r3, r2
   1a706:	d026      	beq.n	1a756 <__sfvwrite_r+0x1b2>
   1a708:	46c2      	mov	sl, r8
   1a70a:	4545      	cmp	r5, r8
   1a70c:	d34d      	bcc.n	1a7aa <__sfvwrite_r+0x206>
   1a70e:	2290      	movs	r2, #144	; 0x90
   1a710:	00d2      	lsls	r2, r2, #3
   1a712:	4213      	tst	r3, r2
   1a714:	d14e      	bne.n	1a7b4 <__sfvwrite_r+0x210>
   1a716:	002f      	movs	r7, r5
   1a718:	6820      	ldr	r0, [r4, #0]
   1a71a:	4652      	mov	r2, sl
   1a71c:	4649      	mov	r1, r9
   1a71e:	f000 fc9b 	bl	1b058 <memmove>
   1a722:	4642      	mov	r2, r8
   1a724:	68a3      	ldr	r3, [r4, #8]
   1a726:	1a98      	subs	r0, r3, r2
   1a728:	6823      	ldr	r3, [r4, #0]
   1a72a:	60a0      	str	r0, [r4, #8]
   1a72c:	4453      	add	r3, sl
   1a72e:	6023      	str	r3, [r4, #0]
   1a730:	68b3      	ldr	r3, [r6, #8]
   1a732:	44b9      	add	r9, r7
   1a734:	1bed      	subs	r5, r5, r7
   1a736:	1bdf      	subs	r7, r3, r7
   1a738:	60b7      	str	r7, [r6, #8]
   1a73a:	d100      	bne.n	1a73e <__sfvwrite_r+0x19a>
   1a73c:	e765      	b.n	1a60a <__sfvwrite_r+0x66>
   1a73e:	89a3      	ldrh	r3, [r4, #12]
   1a740:	2d00      	cmp	r5, #0
   1a742:	d1db      	bne.n	1a6fc <__sfvwrite_r+0x158>
   1a744:	465a      	mov	r2, fp
   1a746:	6812      	ldr	r2, [r2, #0]
   1a748:	4691      	mov	r9, r2
   1a74a:	465a      	mov	r2, fp
   1a74c:	6855      	ldr	r5, [r2, #4]
   1a74e:	2208      	movs	r2, #8
   1a750:	4694      	mov	ip, r2
   1a752:	44e3      	add	fp, ip
   1a754:	e7d0      	b.n	1a6f8 <__sfvwrite_r+0x154>
   1a756:	6820      	ldr	r0, [r4, #0]
   1a758:	6923      	ldr	r3, [r4, #16]
   1a75a:	4298      	cmp	r0, r3
   1a75c:	d802      	bhi.n	1a764 <__sfvwrite_r+0x1c0>
   1a75e:	6967      	ldr	r7, [r4, #20]
   1a760:	42bd      	cmp	r5, r7
   1a762:	d259      	bcs.n	1a818 <__sfvwrite_r+0x274>
   1a764:	4647      	mov	r7, r8
   1a766:	42af      	cmp	r7, r5
   1a768:	d900      	bls.n	1a76c <__sfvwrite_r+0x1c8>
   1a76a:	002f      	movs	r7, r5
   1a76c:	003a      	movs	r2, r7
   1a76e:	4649      	mov	r1, r9
   1a770:	f000 fc72 	bl	1b058 <memmove>
   1a774:	68a3      	ldr	r3, [r4, #8]
   1a776:	6822      	ldr	r2, [r4, #0]
   1a778:	1bdb      	subs	r3, r3, r7
   1a77a:	19d2      	adds	r2, r2, r7
   1a77c:	60a3      	str	r3, [r4, #8]
   1a77e:	6022      	str	r2, [r4, #0]
   1a780:	2b00      	cmp	r3, #0
   1a782:	d1d5      	bne.n	1a730 <__sfvwrite_r+0x18c>
   1a784:	0021      	movs	r1, r4
   1a786:	9800      	ldr	r0, [sp, #0]
   1a788:	f7ff fd2a 	bl	1a1e0 <_fflush_r>
   1a78c:	2800      	cmp	r0, #0
   1a78e:	d0cf      	beq.n	1a730 <__sfvwrite_r+0x18c>
   1a790:	e7a7      	b.n	1a6e2 <__sfvwrite_r+0x13e>
   1a792:	4642      	mov	r2, r8
   1a794:	4651      	mov	r1, sl
   1a796:	f000 fc5f 	bl	1b058 <memmove>
   1a79a:	4642      	mov	r2, r8
   1a79c:	68a3      	ldr	r3, [r4, #8]
   1a79e:	1a9b      	subs	r3, r3, r2
   1a7a0:	60a3      	str	r3, [r4, #8]
   1a7a2:	6823      	ldr	r3, [r4, #0]
   1a7a4:	4443      	add	r3, r8
   1a7a6:	6023      	str	r3, [r4, #0]
   1a7a8:	e76a      	b.n	1a680 <__sfvwrite_r+0xdc>
   1a7aa:	46a8      	mov	r8, r5
   1a7ac:	6820      	ldr	r0, [r4, #0]
   1a7ae:	002f      	movs	r7, r5
   1a7b0:	46aa      	mov	sl, r5
   1a7b2:	e7b2      	b.n	1a71a <__sfvwrite_r+0x176>
   1a7b4:	6921      	ldr	r1, [r4, #16]
   1a7b6:	6822      	ldr	r2, [r4, #0]
   1a7b8:	1a52      	subs	r2, r2, r1
   1a7ba:	4692      	mov	sl, r2
   1a7bc:	6962      	ldr	r2, [r4, #20]
   1a7be:	0057      	lsls	r7, r2, #1
   1a7c0:	18bf      	adds	r7, r7, r2
   1a7c2:	0ffa      	lsrs	r2, r7, #31
   1a7c4:	19d7      	adds	r7, r2, r7
   1a7c6:	4652      	mov	r2, sl
   1a7c8:	1c50      	adds	r0, r2, #1
   1a7ca:	107f      	asrs	r7, r7, #1
   1a7cc:	1940      	adds	r0, r0, r5
   1a7ce:	003a      	movs	r2, r7
   1a7d0:	42b8      	cmp	r0, r7
   1a7d2:	d901      	bls.n	1a7d8 <__sfvwrite_r+0x234>
   1a7d4:	0007      	movs	r7, r0
   1a7d6:	0002      	movs	r2, r0
   1a7d8:	055b      	lsls	r3, r3, #21
   1a7da:	d542      	bpl.n	1a862 <__sfvwrite_r+0x2be>
   1a7dc:	0011      	movs	r1, r2
   1a7de:	9800      	ldr	r0, [sp, #0]
   1a7e0:	f000 f930 	bl	1aa44 <_malloc_r>
   1a7e4:	4680      	mov	r8, r0
   1a7e6:	1e03      	subs	r3, r0, #0
   1a7e8:	d052      	beq.n	1a890 <__sfvwrite_r+0x2ec>
   1a7ea:	4652      	mov	r2, sl
   1a7ec:	6921      	ldr	r1, [r4, #16]
   1a7ee:	f7fb fa45 	bl	15c7c <memcpy>
   1a7f2:	89a3      	ldrh	r3, [r4, #12]
   1a7f4:	4a2a      	ldr	r2, [pc, #168]	; (1a8a0 <__sfvwrite_r+0x2fc>)
   1a7f6:	4013      	ands	r3, r2
   1a7f8:	2280      	movs	r2, #128	; 0x80
   1a7fa:	4313      	orrs	r3, r2
   1a7fc:	81a3      	strh	r3, [r4, #12]
   1a7fe:	4643      	mov	r3, r8
   1a800:	4640      	mov	r0, r8
   1a802:	6123      	str	r3, [r4, #16]
   1a804:	4653      	mov	r3, sl
   1a806:	4450      	add	r0, sl
   1a808:	6167      	str	r7, [r4, #20]
   1a80a:	1aff      	subs	r7, r7, r3
   1a80c:	60a7      	str	r7, [r4, #8]
   1a80e:	6020      	str	r0, [r4, #0]
   1a810:	46a8      	mov	r8, r5
   1a812:	002f      	movs	r7, r5
   1a814:	46aa      	mov	sl, r5
   1a816:	e780      	b.n	1a71a <__sfvwrite_r+0x176>
   1a818:	4b22      	ldr	r3, [pc, #136]	; (1a8a4 <__sfvwrite_r+0x300>)
   1a81a:	0028      	movs	r0, r5
   1a81c:	429d      	cmp	r5, r3
   1a81e:	d900      	bls.n	1a822 <__sfvwrite_r+0x27e>
   1a820:	0018      	movs	r0, r3
   1a822:	0039      	movs	r1, r7
   1a824:	f7f8 f9c0 	bl	12ba8 <__divsi3>
   1a828:	003b      	movs	r3, r7
   1a82a:	464a      	mov	r2, r9
   1a82c:	4343      	muls	r3, r0
   1a82e:	69e1      	ldr	r1, [r4, #28]
   1a830:	9800      	ldr	r0, [sp, #0]
   1a832:	6a67      	ldr	r7, [r4, #36]	; 0x24
   1a834:	47b8      	blx	r7
   1a836:	2800      	cmp	r0, #0
   1a838:	dc00      	bgt.n	1a83c <__sfvwrite_r+0x298>
   1a83a:	e752      	b.n	1a6e2 <__sfvwrite_r+0x13e>
   1a83c:	0007      	movs	r7, r0
   1a83e:	e777      	b.n	1a730 <__sfvwrite_r+0x18c>
   1a840:	4666      	mov	r6, ip
   1a842:	4651      	mov	r1, sl
   1a844:	f000 fc08 	bl	1b058 <memmove>
   1a848:	46b4      	mov	ip, r6
   1a84a:	6823      	ldr	r3, [r4, #0]
   1a84c:	0021      	movs	r1, r4
   1a84e:	4463      	add	r3, ip
   1a850:	6023      	str	r3, [r4, #0]
   1a852:	9800      	ldr	r0, [sp, #0]
   1a854:	f7ff fcc4 	bl	1a1e0 <_fflush_r>
   1a858:	2800      	cmp	r0, #0
   1a85a:	d000      	beq.n	1a85e <__sfvwrite_r+0x2ba>
   1a85c:	e741      	b.n	1a6e2 <__sfvwrite_r+0x13e>
   1a85e:	9e01      	ldr	r6, [sp, #4]
   1a860:	e70e      	b.n	1a680 <__sfvwrite_r+0xdc>
   1a862:	9800      	ldr	r0, [sp, #0]
   1a864:	f000 ffa0 	bl	1b7a8 <_realloc_r>
   1a868:	4680      	mov	r8, r0
   1a86a:	2800      	cmp	r0, #0
   1a86c:	d1c7      	bne.n	1a7fe <__sfvwrite_r+0x25a>
   1a86e:	9d00      	ldr	r5, [sp, #0]
   1a870:	6921      	ldr	r1, [r4, #16]
   1a872:	0028      	movs	r0, r5
   1a874:	f7ff fdb8 	bl	1a3e8 <_free_r>
   1a878:	2280      	movs	r2, #128	; 0x80
   1a87a:	89a3      	ldrh	r3, [r4, #12]
   1a87c:	4393      	bics	r3, r2
   1a87e:	3a74      	subs	r2, #116	; 0x74
   1a880:	b21b      	sxth	r3, r3
   1a882:	602a      	str	r2, [r5, #0]
   1a884:	e72f      	b.n	1a6e6 <__sfvwrite_r+0x142>
   1a886:	1c7d      	adds	r5, r7, #1
   1a888:	e6de      	b.n	1a648 <__sfvwrite_r+0xa4>
   1a88a:	2001      	movs	r0, #1
   1a88c:	4240      	negs	r0, r0
   1a88e:	e6bd      	b.n	1a60c <__sfvwrite_r+0x68>
   1a890:	9a00      	ldr	r2, [sp, #0]
   1a892:	330c      	adds	r3, #12
   1a894:	6013      	str	r3, [r2, #0]
   1a896:	220c      	movs	r2, #12
   1a898:	5ea3      	ldrsh	r3, [r4, r2]
   1a89a:	e724      	b.n	1a6e6 <__sfvwrite_r+0x142>
   1a89c:	7ffffc00 	.word	0x7ffffc00
   1a8a0:	fffffb7f 	.word	0xfffffb7f
   1a8a4:	7fffffff 	.word	0x7fffffff

0001a8a8 <_fwalk_reent>:
   1a8a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a8aa:	4647      	mov	r7, r8
   1a8ac:	46ce      	mov	lr, r9
   1a8ae:	b580      	push	{r7, lr}
   1a8b0:	27b8      	movs	r7, #184	; 0xb8
   1a8b2:	4680      	mov	r8, r0
   1a8b4:	00bf      	lsls	r7, r7, #2
   1a8b6:	4447      	add	r7, r8
   1a8b8:	4689      	mov	r9, r1
   1a8ba:	2600      	movs	r6, #0
   1a8bc:	2f00      	cmp	r7, #0
   1a8be:	d014      	beq.n	1a8ea <_fwalk_reent+0x42>
   1a8c0:	687b      	ldr	r3, [r7, #4]
   1a8c2:	68bc      	ldr	r4, [r7, #8]
   1a8c4:	1e5d      	subs	r5, r3, #1
   1a8c6:	d40d      	bmi.n	1a8e4 <_fwalk_reent+0x3c>
   1a8c8:	89a3      	ldrh	r3, [r4, #12]
   1a8ca:	2b01      	cmp	r3, #1
   1a8cc:	d907      	bls.n	1a8de <_fwalk_reent+0x36>
   1a8ce:	220e      	movs	r2, #14
   1a8d0:	5ea3      	ldrsh	r3, [r4, r2]
   1a8d2:	3301      	adds	r3, #1
   1a8d4:	d003      	beq.n	1a8de <_fwalk_reent+0x36>
   1a8d6:	0021      	movs	r1, r4
   1a8d8:	4640      	mov	r0, r8
   1a8da:	47c8      	blx	r9
   1a8dc:	4306      	orrs	r6, r0
   1a8de:	3468      	adds	r4, #104	; 0x68
   1a8e0:	3d01      	subs	r5, #1
   1a8e2:	d2f1      	bcs.n	1a8c8 <_fwalk_reent+0x20>
   1a8e4:	683f      	ldr	r7, [r7, #0]
   1a8e6:	2f00      	cmp	r7, #0
   1a8e8:	d1ea      	bne.n	1a8c0 <_fwalk_reent+0x18>
   1a8ea:	0030      	movs	r0, r6
   1a8ec:	bc0c      	pop	{r2, r3}
   1a8ee:	4690      	mov	r8, r2
   1a8f0:	4699      	mov	r9, r3
   1a8f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001a8f4 <__locale_mb_cur_max>:
   1a8f4:	4b05      	ldr	r3, [pc, #20]	; (1a90c <__locale_mb_cur_max+0x18>)
   1a8f6:	681b      	ldr	r3, [r3, #0]
   1a8f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   1a8fa:	2b00      	cmp	r3, #0
   1a8fc:	d003      	beq.n	1a906 <__locale_mb_cur_max+0x12>
   1a8fe:	2294      	movs	r2, #148	; 0x94
   1a900:	0052      	lsls	r2, r2, #1
   1a902:	5c98      	ldrb	r0, [r3, r2]
   1a904:	4770      	bx	lr
   1a906:	4b02      	ldr	r3, [pc, #8]	; (1a910 <__locale_mb_cur_max+0x1c>)
   1a908:	e7f9      	b.n	1a8fe <__locale_mb_cur_max+0xa>
   1a90a:	46c0      	nop			; (mov r8, r8)
   1a90c:	20000064 	.word	0x20000064
   1a910:	20000494 	.word	0x20000494

0001a914 <_localeconv_r>:
   1a914:	4b04      	ldr	r3, [pc, #16]	; (1a928 <_localeconv_r+0x14>)
   1a916:	681b      	ldr	r3, [r3, #0]
   1a918:	6b58      	ldr	r0, [r3, #52]	; 0x34
   1a91a:	2800      	cmp	r0, #0
   1a91c:	d001      	beq.n	1a922 <_localeconv_r+0xe>
   1a91e:	30f0      	adds	r0, #240	; 0xf0
   1a920:	4770      	bx	lr
   1a922:	4802      	ldr	r0, [pc, #8]	; (1a92c <_localeconv_r+0x18>)
   1a924:	e7fb      	b.n	1a91e <_localeconv_r+0xa>
   1a926:	46c0      	nop			; (mov r8, r8)
   1a928:	20000064 	.word	0x20000064
   1a92c:	20000494 	.word	0x20000494

0001a930 <__retarget_lock_init_recursive>:
   1a930:	4770      	bx	lr
   1a932:	46c0      	nop			; (mov r8, r8)

0001a934 <__retarget_lock_close_recursive>:
   1a934:	4770      	bx	lr
   1a936:	46c0      	nop			; (mov r8, r8)

0001a938 <__retarget_lock_acquire_recursive>:
   1a938:	4770      	bx	lr
   1a93a:	46c0      	nop			; (mov r8, r8)

0001a93c <__retarget_lock_release_recursive>:
   1a93c:	4770      	bx	lr
   1a93e:	46c0      	nop			; (mov r8, r8)

0001a940 <__swhatbuf_r>:
   1a940:	b570      	push	{r4, r5, r6, lr}
   1a942:	000c      	movs	r4, r1
   1a944:	001e      	movs	r6, r3
   1a946:	230e      	movs	r3, #14
   1a948:	5ec9      	ldrsh	r1, [r1, r3]
   1a94a:	b090      	sub	sp, #64	; 0x40
   1a94c:	0015      	movs	r5, r2
   1a94e:	2900      	cmp	r1, #0
   1a950:	db15      	blt.n	1a97e <__swhatbuf_r+0x3e>
   1a952:	aa01      	add	r2, sp, #4
   1a954:	f001 fbdc 	bl	1c110 <_fstat_r>
   1a958:	2800      	cmp	r0, #0
   1a95a:	db10      	blt.n	1a97e <__swhatbuf_r+0x3e>
   1a95c:	22f0      	movs	r2, #240	; 0xf0
   1a95e:	9b02      	ldr	r3, [sp, #8]
   1a960:	0212      	lsls	r2, r2, #8
   1a962:	4013      	ands	r3, r2
   1a964:	4a0d      	ldr	r2, [pc, #52]	; (1a99c <__swhatbuf_r+0x5c>)
   1a966:	2080      	movs	r0, #128	; 0x80
   1a968:	4694      	mov	ip, r2
   1a96a:	4463      	add	r3, ip
   1a96c:	425a      	negs	r2, r3
   1a96e:	4153      	adcs	r3, r2
   1a970:	6033      	str	r3, [r6, #0]
   1a972:	2380      	movs	r3, #128	; 0x80
   1a974:	00db      	lsls	r3, r3, #3
   1a976:	602b      	str	r3, [r5, #0]
   1a978:	0100      	lsls	r0, r0, #4
   1a97a:	b010      	add	sp, #64	; 0x40
   1a97c:	bd70      	pop	{r4, r5, r6, pc}
   1a97e:	2300      	movs	r3, #0
   1a980:	6033      	str	r3, [r6, #0]
   1a982:	89a3      	ldrh	r3, [r4, #12]
   1a984:	061b      	lsls	r3, r3, #24
   1a986:	d503      	bpl.n	1a990 <__swhatbuf_r+0x50>
   1a988:	2340      	movs	r3, #64	; 0x40
   1a98a:	2000      	movs	r0, #0
   1a98c:	602b      	str	r3, [r5, #0]
   1a98e:	e7f4      	b.n	1a97a <__swhatbuf_r+0x3a>
   1a990:	2380      	movs	r3, #128	; 0x80
   1a992:	00db      	lsls	r3, r3, #3
   1a994:	602b      	str	r3, [r5, #0]
   1a996:	2000      	movs	r0, #0
   1a998:	e7ef      	b.n	1a97a <__swhatbuf_r+0x3a>
   1a99a:	46c0      	nop			; (mov r8, r8)
   1a99c:	ffffe000 	.word	0xffffe000

0001a9a0 <__smakebuf_r>:
   1a9a0:	b570      	push	{r4, r5, r6, lr}
   1a9a2:	898b      	ldrh	r3, [r1, #12]
   1a9a4:	b082      	sub	sp, #8
   1a9a6:	0006      	movs	r6, r0
   1a9a8:	000c      	movs	r4, r1
   1a9aa:	079b      	lsls	r3, r3, #30
   1a9ac:	d507      	bpl.n	1a9be <__smakebuf_r+0x1e>
   1a9ae:	0023      	movs	r3, r4
   1a9b0:	3343      	adds	r3, #67	; 0x43
   1a9b2:	6023      	str	r3, [r4, #0]
   1a9b4:	6123      	str	r3, [r4, #16]
   1a9b6:	2301      	movs	r3, #1
   1a9b8:	6163      	str	r3, [r4, #20]
   1a9ba:	b002      	add	sp, #8
   1a9bc:	bd70      	pop	{r4, r5, r6, pc}
   1a9be:	ab01      	add	r3, sp, #4
   1a9c0:	466a      	mov	r2, sp
   1a9c2:	f7ff ffbd 	bl	1a940 <__swhatbuf_r>
   1a9c6:	9900      	ldr	r1, [sp, #0]
   1a9c8:	0005      	movs	r5, r0
   1a9ca:	0030      	movs	r0, r6
   1a9cc:	f000 f83a 	bl	1aa44 <_malloc_r>
   1a9d0:	2800      	cmp	r0, #0
   1a9d2:	d01e      	beq.n	1aa12 <__smakebuf_r+0x72>
   1a9d4:	2280      	movs	r2, #128	; 0x80
   1a9d6:	4b15      	ldr	r3, [pc, #84]	; (1aa2c <__smakebuf_r+0x8c>)
   1a9d8:	63f3      	str	r3, [r6, #60]	; 0x3c
   1a9da:	89a3      	ldrh	r3, [r4, #12]
   1a9dc:	6020      	str	r0, [r4, #0]
   1a9de:	4313      	orrs	r3, r2
   1a9e0:	9a00      	ldr	r2, [sp, #0]
   1a9e2:	b21b      	sxth	r3, r3
   1a9e4:	6162      	str	r2, [r4, #20]
   1a9e6:	9a01      	ldr	r2, [sp, #4]
   1a9e8:	81a3      	strh	r3, [r4, #12]
   1a9ea:	6120      	str	r0, [r4, #16]
   1a9ec:	2a00      	cmp	r2, #0
   1a9ee:	d102      	bne.n	1a9f6 <__smakebuf_r+0x56>
   1a9f0:	432b      	orrs	r3, r5
   1a9f2:	81a3      	strh	r3, [r4, #12]
   1a9f4:	e7e1      	b.n	1a9ba <__smakebuf_r+0x1a>
   1a9f6:	230e      	movs	r3, #14
   1a9f8:	5ee1      	ldrsh	r1, [r4, r3]
   1a9fa:	0030      	movs	r0, r6
   1a9fc:	f001 fb9c 	bl	1c138 <_isatty_r>
   1aa00:	2800      	cmp	r0, #0
   1aa02:	d010      	beq.n	1aa26 <__smakebuf_r+0x86>
   1aa04:	2203      	movs	r2, #3
   1aa06:	89a3      	ldrh	r3, [r4, #12]
   1aa08:	4393      	bics	r3, r2
   1aa0a:	2201      	movs	r2, #1
   1aa0c:	4313      	orrs	r3, r2
   1aa0e:	b21b      	sxth	r3, r3
   1aa10:	e7ee      	b.n	1a9f0 <__smakebuf_r+0x50>
   1aa12:	220c      	movs	r2, #12
   1aa14:	5ea3      	ldrsh	r3, [r4, r2]
   1aa16:	059a      	lsls	r2, r3, #22
   1aa18:	d4cf      	bmi.n	1a9ba <__smakebuf_r+0x1a>
   1aa1a:	2203      	movs	r2, #3
   1aa1c:	4393      	bics	r3, r2
   1aa1e:	2202      	movs	r2, #2
   1aa20:	4313      	orrs	r3, r2
   1aa22:	81a3      	strh	r3, [r4, #12]
   1aa24:	e7c3      	b.n	1a9ae <__smakebuf_r+0xe>
   1aa26:	220c      	movs	r2, #12
   1aa28:	5ea3      	ldrsh	r3, [r4, r2]
   1aa2a:	e7e1      	b.n	1a9f0 <__smakebuf_r+0x50>
   1aa2c:	0001a235 	.word	0x0001a235

0001aa30 <malloc>:
   1aa30:	b510      	push	{r4, lr}
   1aa32:	4b03      	ldr	r3, [pc, #12]	; (1aa40 <malloc+0x10>)
   1aa34:	0001      	movs	r1, r0
   1aa36:	6818      	ldr	r0, [r3, #0]
   1aa38:	f000 f804 	bl	1aa44 <_malloc_r>
   1aa3c:	bd10      	pop	{r4, pc}
   1aa3e:	46c0      	nop			; (mov r8, r8)
   1aa40:	20000064 	.word	0x20000064

0001aa44 <_malloc_r>:
   1aa44:	b5f0      	push	{r4, r5, r6, r7, lr}
   1aa46:	4657      	mov	r7, sl
   1aa48:	4645      	mov	r5, r8
   1aa4a:	46de      	mov	lr, fp
   1aa4c:	464e      	mov	r6, r9
   1aa4e:	b5e0      	push	{r5, r6, r7, lr}
   1aa50:	000d      	movs	r5, r1
   1aa52:	350b      	adds	r5, #11
   1aa54:	b083      	sub	sp, #12
   1aa56:	0007      	movs	r7, r0
   1aa58:	2d16      	cmp	r5, #22
   1aa5a:	d800      	bhi.n	1aa5e <_malloc_r+0x1a>
   1aa5c:	e09f      	b.n	1ab9e <_malloc_r+0x15a>
   1aa5e:	2307      	movs	r3, #7
   1aa60:	439d      	bics	r5, r3
   1aa62:	d500      	bpl.n	1aa66 <_malloc_r+0x22>
   1aa64:	e0c4      	b.n	1abf0 <_malloc_r+0x1ac>
   1aa66:	42a9      	cmp	r1, r5
   1aa68:	d900      	bls.n	1aa6c <_malloc_r+0x28>
   1aa6a:	e0c1      	b.n	1abf0 <_malloc_r+0x1ac>
   1aa6c:	f000 fb44 	bl	1b0f8 <__malloc_lock>
   1aa70:	23f8      	movs	r3, #248	; 0xf8
   1aa72:	33ff      	adds	r3, #255	; 0xff
   1aa74:	429d      	cmp	r5, r3
   1aa76:	d800      	bhi.n	1aa7a <_malloc_r+0x36>
   1aa78:	e28f      	b.n	1af9a <_malloc_r+0x556>
   1aa7a:	0a68      	lsrs	r0, r5, #9
   1aa7c:	d100      	bne.n	1aa80 <_malloc_r+0x3c>
   1aa7e:	e0bb      	b.n	1abf8 <_malloc_r+0x1b4>
   1aa80:	2804      	cmp	r0, #4
   1aa82:	d900      	bls.n	1aa86 <_malloc_r+0x42>
   1aa84:	e162      	b.n	1ad4c <_malloc_r+0x308>
   1aa86:	2338      	movs	r3, #56	; 0x38
   1aa88:	4698      	mov	r8, r3
   1aa8a:	09a8      	lsrs	r0, r5, #6
   1aa8c:	4480      	add	r8, r0
   1aa8e:	3039      	adds	r0, #57	; 0x39
   1aa90:	00c1      	lsls	r1, r0, #3
   1aa92:	4ed2      	ldr	r6, [pc, #840]	; (1addc <_malloc_r+0x398>)
   1aa94:	1871      	adds	r1, r6, r1
   1aa96:	3908      	subs	r1, #8
   1aa98:	68cc      	ldr	r4, [r1, #12]
   1aa9a:	42a1      	cmp	r1, r4
   1aa9c:	d019      	beq.n	1aad2 <_malloc_r+0x8e>
   1aa9e:	2303      	movs	r3, #3
   1aaa0:	6862      	ldr	r2, [r4, #4]
   1aaa2:	439a      	bics	r2, r3
   1aaa4:	0013      	movs	r3, r2
   1aaa6:	1b52      	subs	r2, r2, r5
   1aaa8:	2a0f      	cmp	r2, #15
   1aaaa:	dd00      	ble.n	1aaae <_malloc_r+0x6a>
   1aaac:	e0aa      	b.n	1ac04 <_malloc_r+0x1c0>
   1aaae:	2a00      	cmp	r2, #0
   1aab0:	db00      	blt.n	1aab4 <_malloc_r+0x70>
   1aab2:	e088      	b.n	1abc6 <_malloc_r+0x182>
   1aab4:	2303      	movs	r3, #3
   1aab6:	469c      	mov	ip, r3
   1aab8:	e008      	b.n	1aacc <_malloc_r+0x88>
   1aaba:	4662      	mov	r2, ip
   1aabc:	6863      	ldr	r3, [r4, #4]
   1aabe:	4393      	bics	r3, r2
   1aac0:	1b5a      	subs	r2, r3, r5
   1aac2:	2a0f      	cmp	r2, #15
   1aac4:	dd00      	ble.n	1aac8 <_malloc_r+0x84>
   1aac6:	e09d      	b.n	1ac04 <_malloc_r+0x1c0>
   1aac8:	2a00      	cmp	r2, #0
   1aaca:	da7c      	bge.n	1abc6 <_malloc_r+0x182>
   1aacc:	68e4      	ldr	r4, [r4, #12]
   1aace:	42a1      	cmp	r1, r4
   1aad0:	d1f3      	bne.n	1aaba <_malloc_r+0x76>
   1aad2:	0032      	movs	r2, r6
   1aad4:	6934      	ldr	r4, [r6, #16]
   1aad6:	3208      	adds	r2, #8
   1aad8:	4294      	cmp	r4, r2
   1aada:	d100      	bne.n	1aade <_malloc_r+0x9a>
   1aadc:	e190      	b.n	1ae00 <_malloc_r+0x3bc>
   1aade:	2303      	movs	r3, #3
   1aae0:	6861      	ldr	r1, [r4, #4]
   1aae2:	4399      	bics	r1, r3
   1aae4:	4689      	mov	r9, r1
   1aae6:	1b49      	subs	r1, r1, r5
   1aae8:	290f      	cmp	r1, #15
   1aaea:	dd00      	ble.n	1aaee <_malloc_r+0xaa>
   1aaec:	e162      	b.n	1adb4 <_malloc_r+0x370>
   1aaee:	6172      	str	r2, [r6, #20]
   1aaf0:	6132      	str	r2, [r6, #16]
   1aaf2:	2900      	cmp	r1, #0
   1aaf4:	db00      	blt.n	1aaf8 <_malloc_r+0xb4>
   1aaf6:	e087      	b.n	1ac08 <_malloc_r+0x1c4>
   1aaf8:	4ab9      	ldr	r2, [pc, #740]	; (1ade0 <_malloc_r+0x39c>)
   1aafa:	464b      	mov	r3, r9
   1aafc:	4591      	cmp	r9, r2
   1aafe:	d900      	bls.n	1ab02 <_malloc_r+0xbe>
   1ab00:	e130      	b.n	1ad64 <_malloc_r+0x320>
   1ab02:	08db      	lsrs	r3, r3, #3
   1ab04:	3aff      	subs	r2, #255	; 0xff
   1ab06:	1099      	asrs	r1, r3, #2
   1ab08:	3aff      	subs	r2, #255	; 0xff
   1ab0a:	408a      	lsls	r2, r1
   1ab0c:	00db      	lsls	r3, r3, #3
   1ab0e:	6871      	ldr	r1, [r6, #4]
   1ab10:	199b      	adds	r3, r3, r6
   1ab12:	430a      	orrs	r2, r1
   1ab14:	6899      	ldr	r1, [r3, #8]
   1ab16:	6072      	str	r2, [r6, #4]
   1ab18:	60e3      	str	r3, [r4, #12]
   1ab1a:	60a1      	str	r1, [r4, #8]
   1ab1c:	609c      	str	r4, [r3, #8]
   1ab1e:	0013      	movs	r3, r2
   1ab20:	60cc      	str	r4, [r1, #12]
   1ab22:	2101      	movs	r1, #1
   1ab24:	1082      	asrs	r2, r0, #2
   1ab26:	4091      	lsls	r1, r2
   1ab28:	4299      	cmp	r1, r3
   1ab2a:	d86f      	bhi.n	1ac0c <_malloc_r+0x1c8>
   1ab2c:	420b      	tst	r3, r1
   1ab2e:	d105      	bne.n	1ab3c <_malloc_r+0xf8>
   1ab30:	2203      	movs	r2, #3
   1ab32:	4390      	bics	r0, r2
   1ab34:	0049      	lsls	r1, r1, #1
   1ab36:	3004      	adds	r0, #4
   1ab38:	420b      	tst	r3, r1
   1ab3a:	d0fb      	beq.n	1ab34 <_malloc_r+0xf0>
   1ab3c:	2303      	movs	r3, #3
   1ab3e:	4698      	mov	r8, r3
   1ab40:	00c3      	lsls	r3, r0, #3
   1ab42:	4699      	mov	r9, r3
   1ab44:	44b1      	add	r9, r6
   1ab46:	46cc      	mov	ip, r9
   1ab48:	4682      	mov	sl, r0
   1ab4a:	4663      	mov	r3, ip
   1ab4c:	68dc      	ldr	r4, [r3, #12]
   1ab4e:	45a4      	cmp	ip, r4
   1ab50:	d107      	bne.n	1ab62 <_malloc_r+0x11e>
   1ab52:	e157      	b.n	1ae04 <_malloc_r+0x3c0>
   1ab54:	2a00      	cmp	r2, #0
   1ab56:	db00      	blt.n	1ab5a <_malloc_r+0x116>
   1ab58:	e166      	b.n	1ae28 <_malloc_r+0x3e4>
   1ab5a:	68e4      	ldr	r4, [r4, #12]
   1ab5c:	45a4      	cmp	ip, r4
   1ab5e:	d100      	bne.n	1ab62 <_malloc_r+0x11e>
   1ab60:	e150      	b.n	1ae04 <_malloc_r+0x3c0>
   1ab62:	4642      	mov	r2, r8
   1ab64:	6863      	ldr	r3, [r4, #4]
   1ab66:	4393      	bics	r3, r2
   1ab68:	1b5a      	subs	r2, r3, r5
   1ab6a:	2a0f      	cmp	r2, #15
   1ab6c:	ddf2      	ble.n	1ab54 <_malloc_r+0x110>
   1ab6e:	2001      	movs	r0, #1
   1ab70:	4680      	mov	r8, r0
   1ab72:	1961      	adds	r1, r4, r5
   1ab74:	4305      	orrs	r5, r0
   1ab76:	6065      	str	r5, [r4, #4]
   1ab78:	68a0      	ldr	r0, [r4, #8]
   1ab7a:	68e5      	ldr	r5, [r4, #12]
   1ab7c:	3608      	adds	r6, #8
   1ab7e:	60c5      	str	r5, [r0, #12]
   1ab80:	60a8      	str	r0, [r5, #8]
   1ab82:	4640      	mov	r0, r8
   1ab84:	60f1      	str	r1, [r6, #12]
   1ab86:	60b1      	str	r1, [r6, #8]
   1ab88:	4310      	orrs	r0, r2
   1ab8a:	6048      	str	r0, [r1, #4]
   1ab8c:	60ce      	str	r6, [r1, #12]
   1ab8e:	608e      	str	r6, [r1, #8]
   1ab90:	0038      	movs	r0, r7
   1ab92:	50e2      	str	r2, [r4, r3]
   1ab94:	f000 fab8 	bl	1b108 <__malloc_unlock>
   1ab98:	0020      	movs	r0, r4
   1ab9a:	3008      	adds	r0, #8
   1ab9c:	e021      	b.n	1abe2 <_malloc_r+0x19e>
   1ab9e:	2910      	cmp	r1, #16
   1aba0:	d826      	bhi.n	1abf0 <_malloc_r+0x1ac>
   1aba2:	0038      	movs	r0, r7
   1aba4:	f000 faa8 	bl	1b0f8 <__malloc_lock>
   1aba8:	2510      	movs	r5, #16
   1abaa:	2318      	movs	r3, #24
   1abac:	2002      	movs	r0, #2
   1abae:	4e8b      	ldr	r6, [pc, #556]	; (1addc <_malloc_r+0x398>)
   1abb0:	18f3      	adds	r3, r6, r3
   1abb2:	001a      	movs	r2, r3
   1abb4:	685c      	ldr	r4, [r3, #4]
   1abb6:	3a08      	subs	r2, #8
   1abb8:	4294      	cmp	r4, r2
   1abba:	d100      	bne.n	1abbe <_malloc_r+0x17a>
   1abbc:	e12e      	b.n	1ae1c <_malloc_r+0x3d8>
   1abbe:	2303      	movs	r3, #3
   1abc0:	6862      	ldr	r2, [r4, #4]
   1abc2:	439a      	bics	r2, r3
   1abc4:	0013      	movs	r3, r2
   1abc6:	68e2      	ldr	r2, [r4, #12]
   1abc8:	68a1      	ldr	r1, [r4, #8]
   1abca:	60ca      	str	r2, [r1, #12]
   1abcc:	6091      	str	r1, [r2, #8]
   1abce:	2201      	movs	r2, #1
   1abd0:	18e3      	adds	r3, r4, r3
   1abd2:	6859      	ldr	r1, [r3, #4]
   1abd4:	0038      	movs	r0, r7
   1abd6:	430a      	orrs	r2, r1
   1abd8:	605a      	str	r2, [r3, #4]
   1abda:	f000 fa95 	bl	1b108 <__malloc_unlock>
   1abde:	0020      	movs	r0, r4
   1abe0:	3008      	adds	r0, #8
   1abe2:	b003      	add	sp, #12
   1abe4:	bc3c      	pop	{r2, r3, r4, r5}
   1abe6:	4690      	mov	r8, r2
   1abe8:	4699      	mov	r9, r3
   1abea:	46a2      	mov	sl, r4
   1abec:	46ab      	mov	fp, r5
   1abee:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1abf0:	230c      	movs	r3, #12
   1abf2:	2000      	movs	r0, #0
   1abf4:	603b      	str	r3, [r7, #0]
   1abf6:	e7f4      	b.n	1abe2 <_malloc_r+0x19e>
   1abf8:	2180      	movs	r1, #128	; 0x80
   1abfa:	233f      	movs	r3, #63	; 0x3f
   1abfc:	2040      	movs	r0, #64	; 0x40
   1abfe:	0089      	lsls	r1, r1, #2
   1ac00:	4698      	mov	r8, r3
   1ac02:	e746      	b.n	1aa92 <_malloc_r+0x4e>
   1ac04:	4640      	mov	r0, r8
   1ac06:	e764      	b.n	1aad2 <_malloc_r+0x8e>
   1ac08:	464b      	mov	r3, r9
   1ac0a:	e7e0      	b.n	1abce <_malloc_r+0x18a>
   1ac0c:	2303      	movs	r3, #3
   1ac0e:	68b4      	ldr	r4, [r6, #8]
   1ac10:	6862      	ldr	r2, [r4, #4]
   1ac12:	439a      	bics	r2, r3
   1ac14:	4690      	mov	r8, r2
   1ac16:	42aa      	cmp	r2, r5
   1ac18:	d303      	bcc.n	1ac22 <_malloc_r+0x1de>
   1ac1a:	1b53      	subs	r3, r2, r5
   1ac1c:	2b0f      	cmp	r3, #15
   1ac1e:	dd00      	ble.n	1ac22 <_malloc_r+0x1de>
   1ac20:	e086      	b.n	1ad30 <_malloc_r+0x2ec>
   1ac22:	0023      	movs	r3, r4
   1ac24:	4443      	add	r3, r8
   1ac26:	4a6f      	ldr	r2, [pc, #444]	; (1ade4 <_malloc_r+0x3a0>)
   1ac28:	9301      	str	r3, [sp, #4]
   1ac2a:	4b6f      	ldr	r3, [pc, #444]	; (1ade8 <_malloc_r+0x3a4>)
   1ac2c:	4693      	mov	fp, r2
   1ac2e:	681b      	ldr	r3, [r3, #0]
   1ac30:	6812      	ldr	r2, [r2, #0]
   1ac32:	18eb      	adds	r3, r5, r3
   1ac34:	3201      	adds	r2, #1
   1ac36:	d100      	bne.n	1ac3a <_malloc_r+0x1f6>
   1ac38:	e168      	b.n	1af0c <_malloc_r+0x4c8>
   1ac3a:	4a6c      	ldr	r2, [pc, #432]	; (1adec <_malloc_r+0x3a8>)
   1ac3c:	4694      	mov	ip, r2
   1ac3e:	4463      	add	r3, ip
   1ac40:	0b1b      	lsrs	r3, r3, #12
   1ac42:	031b      	lsls	r3, r3, #12
   1ac44:	9300      	str	r3, [sp, #0]
   1ac46:	9900      	ldr	r1, [sp, #0]
   1ac48:	0038      	movs	r0, r7
   1ac4a:	f000 ff6b 	bl	1bb24 <_sbrk_r>
   1ac4e:	0003      	movs	r3, r0
   1ac50:	4681      	mov	r9, r0
   1ac52:	3301      	adds	r3, #1
   1ac54:	d061      	beq.n	1ad1a <_malloc_r+0x2d6>
   1ac56:	9b01      	ldr	r3, [sp, #4]
   1ac58:	4283      	cmp	r3, r0
   1ac5a:	d900      	bls.n	1ac5e <_malloc_r+0x21a>
   1ac5c:	e0ff      	b.n	1ae5e <_malloc_r+0x41a>
   1ac5e:	4b64      	ldr	r3, [pc, #400]	; (1adf0 <_malloc_r+0x3ac>)
   1ac60:	9a00      	ldr	r2, [sp, #0]
   1ac62:	469a      	mov	sl, r3
   1ac64:	681b      	ldr	r3, [r3, #0]
   1ac66:	469c      	mov	ip, r3
   1ac68:	4653      	mov	r3, sl
   1ac6a:	4462      	add	r2, ip
   1ac6c:	601a      	str	r2, [r3, #0]
   1ac6e:	9b01      	ldr	r3, [sp, #4]
   1ac70:	0011      	movs	r1, r2
   1ac72:	4283      	cmp	r3, r0
   1ac74:	d100      	bne.n	1ac78 <_malloc_r+0x234>
   1ac76:	e155      	b.n	1af24 <_malloc_r+0x4e0>
   1ac78:	465b      	mov	r3, fp
   1ac7a:	681b      	ldr	r3, [r3, #0]
   1ac7c:	3301      	adds	r3, #1
   1ac7e:	d100      	bne.n	1ac82 <_malloc_r+0x23e>
   1ac80:	e16c      	b.n	1af5c <_malloc_r+0x518>
   1ac82:	464b      	mov	r3, r9
   1ac84:	9a01      	ldr	r2, [sp, #4]
   1ac86:	1a9b      	subs	r3, r3, r2
   1ac88:	1859      	adds	r1, r3, r1
   1ac8a:	4653      	mov	r3, sl
   1ac8c:	6019      	str	r1, [r3, #0]
   1ac8e:	2307      	movs	r3, #7
   1ac90:	464a      	mov	r2, r9
   1ac92:	4013      	ands	r3, r2
   1ac94:	d100      	bne.n	1ac98 <_malloc_r+0x254>
   1ac96:	e124      	b.n	1aee2 <_malloc_r+0x49e>
   1ac98:	2108      	movs	r1, #8
   1ac9a:	4689      	mov	r9, r1
   1ac9c:	4955      	ldr	r1, [pc, #340]	; (1adf4 <_malloc_r+0x3b0>)
   1ac9e:	1ad2      	subs	r2, r2, r3
   1aca0:	4491      	add	r9, r2
   1aca2:	1acb      	subs	r3, r1, r3
   1aca4:	9a00      	ldr	r2, [sp, #0]
   1aca6:	0038      	movs	r0, r7
   1aca8:	444a      	add	r2, r9
   1acaa:	0511      	lsls	r1, r2, #20
   1acac:	0d09      	lsrs	r1, r1, #20
   1acae:	1a5b      	subs	r3, r3, r1
   1acb0:	0019      	movs	r1, r3
   1acb2:	469b      	mov	fp, r3
   1acb4:	f000 ff36 	bl	1bb24 <_sbrk_r>
   1acb8:	1c43      	adds	r3, r0, #1
   1acba:	d100      	bne.n	1acbe <_malloc_r+0x27a>
   1acbc:	e142      	b.n	1af44 <_malloc_r+0x500>
   1acbe:	464b      	mov	r3, r9
   1acc0:	1ac0      	subs	r0, r0, r3
   1acc2:	2301      	movs	r3, #1
   1acc4:	4458      	add	r0, fp
   1acc6:	4318      	orrs	r0, r3
   1acc8:	4653      	mov	r3, sl
   1acca:	681b      	ldr	r3, [r3, #0]
   1accc:	445b      	add	r3, fp
   1acce:	0019      	movs	r1, r3
   1acd0:	4653      	mov	r3, sl
   1acd2:	6019      	str	r1, [r3, #0]
   1acd4:	464b      	mov	r3, r9
   1acd6:	60b3      	str	r3, [r6, #8]
   1acd8:	6058      	str	r0, [r3, #4]
   1acda:	42b4      	cmp	r4, r6
   1acdc:	d013      	beq.n	1ad06 <_malloc_r+0x2c2>
   1acde:	4643      	mov	r3, r8
   1ace0:	2b0f      	cmp	r3, #15
   1ace2:	d800      	bhi.n	1ace6 <_malloc_r+0x2a2>
   1ace4:	e0e8      	b.n	1aeb8 <_malloc_r+0x474>
   1ace6:	4643      	mov	r3, r8
   1ace8:	2207      	movs	r2, #7
   1acea:	6860      	ldr	r0, [r4, #4]
   1acec:	3b0c      	subs	r3, #12
   1acee:	4393      	bics	r3, r2
   1acf0:	3a06      	subs	r2, #6
   1acf2:	4002      	ands	r2, r0
   1acf4:	2005      	movs	r0, #5
   1acf6:	431a      	orrs	r2, r3
   1acf8:	6062      	str	r2, [r4, #4]
   1acfa:	18e2      	adds	r2, r4, r3
   1acfc:	6050      	str	r0, [r2, #4]
   1acfe:	6090      	str	r0, [r2, #8]
   1ad00:	2b0f      	cmp	r3, #15
   1ad02:	d900      	bls.n	1ad06 <_malloc_r+0x2c2>
   1ad04:	e122      	b.n	1af4c <_malloc_r+0x508>
   1ad06:	4b3c      	ldr	r3, [pc, #240]	; (1adf8 <_malloc_r+0x3b4>)
   1ad08:	681a      	ldr	r2, [r3, #0]
   1ad0a:	4291      	cmp	r1, r2
   1ad0c:	d900      	bls.n	1ad10 <_malloc_r+0x2cc>
   1ad0e:	6019      	str	r1, [r3, #0]
   1ad10:	4b3a      	ldr	r3, [pc, #232]	; (1adfc <_malloc_r+0x3b8>)
   1ad12:	681a      	ldr	r2, [r3, #0]
   1ad14:	4291      	cmp	r1, r2
   1ad16:	d900      	bls.n	1ad1a <_malloc_r+0x2d6>
   1ad18:	6019      	str	r1, [r3, #0]
   1ad1a:	2303      	movs	r3, #3
   1ad1c:	68b4      	ldr	r4, [r6, #8]
   1ad1e:	6862      	ldr	r2, [r4, #4]
   1ad20:	439a      	bics	r2, r3
   1ad22:	1b53      	subs	r3, r2, r5
   1ad24:	4295      	cmp	r5, r2
   1ad26:	d900      	bls.n	1ad2a <_malloc_r+0x2e6>
   1ad28:	e0c9      	b.n	1aebe <_malloc_r+0x47a>
   1ad2a:	2b0f      	cmp	r3, #15
   1ad2c:	dc00      	bgt.n	1ad30 <_malloc_r+0x2ec>
   1ad2e:	e0c6      	b.n	1aebe <_malloc_r+0x47a>
   1ad30:	2201      	movs	r2, #1
   1ad32:	0029      	movs	r1, r5
   1ad34:	4313      	orrs	r3, r2
   1ad36:	4311      	orrs	r1, r2
   1ad38:	1965      	adds	r5, r4, r5
   1ad3a:	6061      	str	r1, [r4, #4]
   1ad3c:	0038      	movs	r0, r7
   1ad3e:	60b5      	str	r5, [r6, #8]
   1ad40:	606b      	str	r3, [r5, #4]
   1ad42:	f000 f9e1 	bl	1b108 <__malloc_unlock>
   1ad46:	0020      	movs	r0, r4
   1ad48:	3008      	adds	r0, #8
   1ad4a:	e74a      	b.n	1abe2 <_malloc_r+0x19e>
   1ad4c:	2814      	cmp	r0, #20
   1ad4e:	d97a      	bls.n	1ae46 <_malloc_r+0x402>
   1ad50:	2854      	cmp	r0, #84	; 0x54
   1ad52:	d900      	bls.n	1ad56 <_malloc_r+0x312>
   1ad54:	e0ba      	b.n	1aecc <_malloc_r+0x488>
   1ad56:	236e      	movs	r3, #110	; 0x6e
   1ad58:	4698      	mov	r8, r3
   1ad5a:	0b28      	lsrs	r0, r5, #12
   1ad5c:	4480      	add	r8, r0
   1ad5e:	306f      	adds	r0, #111	; 0x6f
   1ad60:	00c1      	lsls	r1, r0, #3
   1ad62:	e696      	b.n	1aa92 <_malloc_r+0x4e>
   1ad64:	0a5a      	lsrs	r2, r3, #9
   1ad66:	2a04      	cmp	r2, #4
   1ad68:	d973      	bls.n	1ae52 <_malloc_r+0x40e>
   1ad6a:	2a14      	cmp	r2, #20
   1ad6c:	d900      	bls.n	1ad70 <_malloc_r+0x32c>
   1ad6e:	e0d0      	b.n	1af12 <_malloc_r+0x4ce>
   1ad70:	0011      	movs	r1, r2
   1ad72:	325c      	adds	r2, #92	; 0x5c
   1ad74:	315b      	adds	r1, #91	; 0x5b
   1ad76:	00d2      	lsls	r2, r2, #3
   1ad78:	2308      	movs	r3, #8
   1ad7a:	425b      	negs	r3, r3
   1ad7c:	469c      	mov	ip, r3
   1ad7e:	18b2      	adds	r2, r6, r2
   1ad80:	4494      	add	ip, r2
   1ad82:	4663      	mov	r3, ip
   1ad84:	689a      	ldr	r2, [r3, #8]
   1ad86:	2303      	movs	r3, #3
   1ad88:	4698      	mov	r8, r3
   1ad8a:	4594      	cmp	ip, r2
   1ad8c:	d100      	bne.n	1ad90 <_malloc_r+0x34c>
   1ad8e:	e0ab      	b.n	1aee8 <_malloc_r+0x4a4>
   1ad90:	4643      	mov	r3, r8
   1ad92:	6851      	ldr	r1, [r2, #4]
   1ad94:	4399      	bics	r1, r3
   1ad96:	4589      	cmp	r9, r1
   1ad98:	d300      	bcc.n	1ad9c <_malloc_r+0x358>
   1ad9a:	e095      	b.n	1aec8 <_malloc_r+0x484>
   1ad9c:	6892      	ldr	r2, [r2, #8]
   1ad9e:	4594      	cmp	ip, r2
   1ada0:	d1f6      	bne.n	1ad90 <_malloc_r+0x34c>
   1ada2:	4663      	mov	r3, ip
   1ada4:	68da      	ldr	r2, [r3, #12]
   1ada6:	6873      	ldr	r3, [r6, #4]
   1ada8:	4661      	mov	r1, ip
   1adaa:	60e2      	str	r2, [r4, #12]
   1adac:	60a1      	str	r1, [r4, #8]
   1adae:	6094      	str	r4, [r2, #8]
   1adb0:	60cc      	str	r4, [r1, #12]
   1adb2:	e6b6      	b.n	1ab22 <_malloc_r+0xde>
   1adb4:	2301      	movs	r3, #1
   1adb6:	1960      	adds	r0, r4, r5
   1adb8:	431d      	orrs	r5, r3
   1adba:	6065      	str	r5, [r4, #4]
   1adbc:	6170      	str	r0, [r6, #20]
   1adbe:	6130      	str	r0, [r6, #16]
   1adc0:	60c2      	str	r2, [r0, #12]
   1adc2:	6082      	str	r2, [r0, #8]
   1adc4:	001a      	movs	r2, r3
   1adc6:	464b      	mov	r3, r9
   1adc8:	430a      	orrs	r2, r1
   1adca:	6042      	str	r2, [r0, #4]
   1adcc:	0038      	movs	r0, r7
   1adce:	50e1      	str	r1, [r4, r3]
   1add0:	f000 f99a 	bl	1b108 <__malloc_unlock>
   1add4:	0020      	movs	r0, r4
   1add6:	3008      	adds	r0, #8
   1add8:	e703      	b.n	1abe2 <_malloc_r+0x19e>
   1adda:	46c0      	nop			; (mov r8, r8)
   1addc:	20000600 	.word	0x20000600
   1ade0:	000001ff 	.word	0x000001ff
   1ade4:	20000a08 	.word	0x20000a08
   1ade8:	2000104c 	.word	0x2000104c
   1adec:	0000100f 	.word	0x0000100f
   1adf0:	2000101c 	.word	0x2000101c
   1adf4:	00001008 	.word	0x00001008
   1adf8:	20001044 	.word	0x20001044
   1adfc:	20001048 	.word	0x20001048
   1ae00:	6873      	ldr	r3, [r6, #4]
   1ae02:	e68e      	b.n	1ab22 <_malloc_r+0xde>
   1ae04:	2308      	movs	r3, #8
   1ae06:	469b      	mov	fp, r3
   1ae08:	3b07      	subs	r3, #7
   1ae0a:	44dc      	add	ip, fp
   1ae0c:	469b      	mov	fp, r3
   1ae0e:	44da      	add	sl, fp
   1ae10:	4643      	mov	r3, r8
   1ae12:	4652      	mov	r2, sl
   1ae14:	4213      	tst	r3, r2
   1ae16:	d000      	beq.n	1ae1a <_malloc_r+0x3d6>
   1ae18:	e697      	b.n	1ab4a <_malloc_r+0x106>
   1ae1a:	e037      	b.n	1ae8c <_malloc_r+0x448>
   1ae1c:	68dc      	ldr	r4, [r3, #12]
   1ae1e:	3002      	adds	r0, #2
   1ae20:	42a3      	cmp	r3, r4
   1ae22:	d100      	bne.n	1ae26 <_malloc_r+0x3e2>
   1ae24:	e655      	b.n	1aad2 <_malloc_r+0x8e>
   1ae26:	e6ca      	b.n	1abbe <_malloc_r+0x17a>
   1ae28:	2201      	movs	r2, #1
   1ae2a:	18e3      	adds	r3, r4, r3
   1ae2c:	6859      	ldr	r1, [r3, #4]
   1ae2e:	0038      	movs	r0, r7
   1ae30:	430a      	orrs	r2, r1
   1ae32:	605a      	str	r2, [r3, #4]
   1ae34:	68e3      	ldr	r3, [r4, #12]
   1ae36:	68a2      	ldr	r2, [r4, #8]
   1ae38:	60d3      	str	r3, [r2, #12]
   1ae3a:	609a      	str	r2, [r3, #8]
   1ae3c:	f000 f964 	bl	1b108 <__malloc_unlock>
   1ae40:	0020      	movs	r0, r4
   1ae42:	3008      	adds	r0, #8
   1ae44:	e6cd      	b.n	1abe2 <_malloc_r+0x19e>
   1ae46:	235b      	movs	r3, #91	; 0x5b
   1ae48:	4698      	mov	r8, r3
   1ae4a:	4480      	add	r8, r0
   1ae4c:	305c      	adds	r0, #92	; 0x5c
   1ae4e:	00c1      	lsls	r1, r0, #3
   1ae50:	e61f      	b.n	1aa92 <_malloc_r+0x4e>
   1ae52:	099a      	lsrs	r2, r3, #6
   1ae54:	0011      	movs	r1, r2
   1ae56:	3239      	adds	r2, #57	; 0x39
   1ae58:	3138      	adds	r1, #56	; 0x38
   1ae5a:	00d2      	lsls	r2, r2, #3
   1ae5c:	e78c      	b.n	1ad78 <_malloc_r+0x334>
   1ae5e:	42b4      	cmp	r4, r6
   1ae60:	d000      	beq.n	1ae64 <_malloc_r+0x420>
   1ae62:	e75a      	b.n	1ad1a <_malloc_r+0x2d6>
   1ae64:	4b4f      	ldr	r3, [pc, #316]	; (1afa4 <_malloc_r+0x560>)
   1ae66:	9a00      	ldr	r2, [sp, #0]
   1ae68:	469a      	mov	sl, r3
   1ae6a:	681b      	ldr	r3, [r3, #0]
   1ae6c:	469c      	mov	ip, r3
   1ae6e:	4653      	mov	r3, sl
   1ae70:	4462      	add	r2, ip
   1ae72:	0011      	movs	r1, r2
   1ae74:	601a      	str	r2, [r3, #0]
   1ae76:	e6ff      	b.n	1ac78 <_malloc_r+0x234>
   1ae78:	2308      	movs	r3, #8
   1ae7a:	425b      	negs	r3, r3
   1ae7c:	469c      	mov	ip, r3
   1ae7e:	44e1      	add	r9, ip
   1ae80:	464b      	mov	r3, r9
   1ae82:	689b      	ldr	r3, [r3, #8]
   1ae84:	3801      	subs	r0, #1
   1ae86:	4599      	cmp	r9, r3
   1ae88:	d000      	beq.n	1ae8c <_malloc_r+0x448>
   1ae8a:	e084      	b.n	1af96 <_malloc_r+0x552>
   1ae8c:	4643      	mov	r3, r8
   1ae8e:	4203      	tst	r3, r0
   1ae90:	d1f2      	bne.n	1ae78 <_malloc_r+0x434>
   1ae92:	6873      	ldr	r3, [r6, #4]
   1ae94:	438b      	bics	r3, r1
   1ae96:	6073      	str	r3, [r6, #4]
   1ae98:	0049      	lsls	r1, r1, #1
   1ae9a:	4299      	cmp	r1, r3
   1ae9c:	d900      	bls.n	1aea0 <_malloc_r+0x45c>
   1ae9e:	e6b5      	b.n	1ac0c <_malloc_r+0x1c8>
   1aea0:	2900      	cmp	r1, #0
   1aea2:	d100      	bne.n	1aea6 <_malloc_r+0x462>
   1aea4:	e6b2      	b.n	1ac0c <_malloc_r+0x1c8>
   1aea6:	4650      	mov	r0, sl
   1aea8:	420b      	tst	r3, r1
   1aeaa:	d000      	beq.n	1aeae <_malloc_r+0x46a>
   1aeac:	e648      	b.n	1ab40 <_malloc_r+0xfc>
   1aeae:	0049      	lsls	r1, r1, #1
   1aeb0:	3004      	adds	r0, #4
   1aeb2:	420b      	tst	r3, r1
   1aeb4:	d0fb      	beq.n	1aeae <_malloc_r+0x46a>
   1aeb6:	e643      	b.n	1ab40 <_malloc_r+0xfc>
   1aeb8:	2301      	movs	r3, #1
   1aeba:	464a      	mov	r2, r9
   1aebc:	6053      	str	r3, [r2, #4]
   1aebe:	0038      	movs	r0, r7
   1aec0:	f000 f922 	bl	1b108 <__malloc_unlock>
   1aec4:	2000      	movs	r0, #0
   1aec6:	e68c      	b.n	1abe2 <_malloc_r+0x19e>
   1aec8:	4694      	mov	ip, r2
   1aeca:	e76a      	b.n	1ada2 <_malloc_r+0x35e>
   1aecc:	23aa      	movs	r3, #170	; 0xaa
   1aece:	005b      	lsls	r3, r3, #1
   1aed0:	4298      	cmp	r0, r3
   1aed2:	d811      	bhi.n	1aef8 <_malloc_r+0x4b4>
   1aed4:	3bdd      	subs	r3, #221	; 0xdd
   1aed6:	4698      	mov	r8, r3
   1aed8:	0be8      	lsrs	r0, r5, #15
   1aeda:	4480      	add	r8, r0
   1aedc:	3078      	adds	r0, #120	; 0x78
   1aede:	00c1      	lsls	r1, r0, #3
   1aee0:	e5d7      	b.n	1aa92 <_malloc_r+0x4e>
   1aee2:	2380      	movs	r3, #128	; 0x80
   1aee4:	015b      	lsls	r3, r3, #5
   1aee6:	e6dd      	b.n	1aca4 <_malloc_r+0x260>
   1aee8:	1089      	asrs	r1, r1, #2
   1aeea:	3b02      	subs	r3, #2
   1aeec:	408b      	lsls	r3, r1
   1aeee:	6872      	ldr	r2, [r6, #4]
   1aef0:	4313      	orrs	r3, r2
   1aef2:	6073      	str	r3, [r6, #4]
   1aef4:	4662      	mov	r2, ip
   1aef6:	e757      	b.n	1ada8 <_malloc_r+0x364>
   1aef8:	4b2b      	ldr	r3, [pc, #172]	; (1afa8 <_malloc_r+0x564>)
   1aefa:	4298      	cmp	r0, r3
   1aefc:	d81c      	bhi.n	1af38 <_malloc_r+0x4f4>
   1aefe:	237c      	movs	r3, #124	; 0x7c
   1af00:	4698      	mov	r8, r3
   1af02:	0ca8      	lsrs	r0, r5, #18
   1af04:	4480      	add	r8, r0
   1af06:	307d      	adds	r0, #125	; 0x7d
   1af08:	00c1      	lsls	r1, r0, #3
   1af0a:	e5c2      	b.n	1aa92 <_malloc_r+0x4e>
   1af0c:	3310      	adds	r3, #16
   1af0e:	9300      	str	r3, [sp, #0]
   1af10:	e699      	b.n	1ac46 <_malloc_r+0x202>
   1af12:	2a54      	cmp	r2, #84	; 0x54
   1af14:	d826      	bhi.n	1af64 <_malloc_r+0x520>
   1af16:	464b      	mov	r3, r9
   1af18:	0b1a      	lsrs	r2, r3, #12
   1af1a:	0011      	movs	r1, r2
   1af1c:	326f      	adds	r2, #111	; 0x6f
   1af1e:	316e      	adds	r1, #110	; 0x6e
   1af20:	00d2      	lsls	r2, r2, #3
   1af22:	e729      	b.n	1ad78 <_malloc_r+0x334>
   1af24:	051b      	lsls	r3, r3, #20
   1af26:	d000      	beq.n	1af2a <_malloc_r+0x4e6>
   1af28:	e6a6      	b.n	1ac78 <_malloc_r+0x234>
   1af2a:	2001      	movs	r0, #1
   1af2c:	9b00      	ldr	r3, [sp, #0]
   1af2e:	68b2      	ldr	r2, [r6, #8]
   1af30:	4443      	add	r3, r8
   1af32:	4303      	orrs	r3, r0
   1af34:	6053      	str	r3, [r2, #4]
   1af36:	e6e6      	b.n	1ad06 <_malloc_r+0x2c2>
   1af38:	21fe      	movs	r1, #254	; 0xfe
   1af3a:	237e      	movs	r3, #126	; 0x7e
   1af3c:	207f      	movs	r0, #127	; 0x7f
   1af3e:	0089      	lsls	r1, r1, #2
   1af40:	4698      	mov	r8, r3
   1af42:	e5a6      	b.n	1aa92 <_malloc_r+0x4e>
   1af44:	2300      	movs	r3, #0
   1af46:	2001      	movs	r0, #1
   1af48:	469b      	mov	fp, r3
   1af4a:	e6bd      	b.n	1acc8 <_malloc_r+0x284>
   1af4c:	0021      	movs	r1, r4
   1af4e:	0038      	movs	r0, r7
   1af50:	3108      	adds	r1, #8
   1af52:	f7ff fa49 	bl	1a3e8 <_free_r>
   1af56:	4653      	mov	r3, sl
   1af58:	6819      	ldr	r1, [r3, #0]
   1af5a:	e6d4      	b.n	1ad06 <_malloc_r+0x2c2>
   1af5c:	465b      	mov	r3, fp
   1af5e:	464a      	mov	r2, r9
   1af60:	601a      	str	r2, [r3, #0]
   1af62:	e694      	b.n	1ac8e <_malloc_r+0x24a>
   1af64:	21aa      	movs	r1, #170	; 0xaa
   1af66:	0049      	lsls	r1, r1, #1
   1af68:	428a      	cmp	r2, r1
   1af6a:	d806      	bhi.n	1af7a <_malloc_r+0x536>
   1af6c:	464b      	mov	r3, r9
   1af6e:	0bda      	lsrs	r2, r3, #15
   1af70:	0011      	movs	r1, r2
   1af72:	3278      	adds	r2, #120	; 0x78
   1af74:	3177      	adds	r1, #119	; 0x77
   1af76:	00d2      	lsls	r2, r2, #3
   1af78:	e6fe      	b.n	1ad78 <_malloc_r+0x334>
   1af7a:	490b      	ldr	r1, [pc, #44]	; (1afa8 <_malloc_r+0x564>)
   1af7c:	428a      	cmp	r2, r1
   1af7e:	d806      	bhi.n	1af8e <_malloc_r+0x54a>
   1af80:	464b      	mov	r3, r9
   1af82:	0c9a      	lsrs	r2, r3, #18
   1af84:	0011      	movs	r1, r2
   1af86:	327d      	adds	r2, #125	; 0x7d
   1af88:	317c      	adds	r1, #124	; 0x7c
   1af8a:	00d2      	lsls	r2, r2, #3
   1af8c:	e6f4      	b.n	1ad78 <_malloc_r+0x334>
   1af8e:	22fe      	movs	r2, #254	; 0xfe
   1af90:	217e      	movs	r1, #126	; 0x7e
   1af92:	0092      	lsls	r2, r2, #2
   1af94:	e6f0      	b.n	1ad78 <_malloc_r+0x334>
   1af96:	6873      	ldr	r3, [r6, #4]
   1af98:	e77e      	b.n	1ae98 <_malloc_r+0x454>
   1af9a:	002b      	movs	r3, r5
   1af9c:	08e8      	lsrs	r0, r5, #3
   1af9e:	3308      	adds	r3, #8
   1afa0:	e605      	b.n	1abae <_malloc_r+0x16a>
   1afa2:	46c0      	nop			; (mov r8, r8)
   1afa4:	2000101c 	.word	0x2000101c
   1afa8:	00000554 	.word	0x00000554

0001afac <__ascii_mbtowc>:
   1afac:	b082      	sub	sp, #8
   1afae:	2900      	cmp	r1, #0
   1afb0:	d00a      	beq.n	1afc8 <__ascii_mbtowc+0x1c>
   1afb2:	2a00      	cmp	r2, #0
   1afb4:	d00b      	beq.n	1afce <__ascii_mbtowc+0x22>
   1afb6:	2b00      	cmp	r3, #0
   1afb8:	d00b      	beq.n	1afd2 <__ascii_mbtowc+0x26>
   1afba:	7813      	ldrb	r3, [r2, #0]
   1afbc:	600b      	str	r3, [r1, #0]
   1afbe:	7810      	ldrb	r0, [r2, #0]
   1afc0:	1e43      	subs	r3, r0, #1
   1afc2:	4198      	sbcs	r0, r3
   1afc4:	b002      	add	sp, #8
   1afc6:	4770      	bx	lr
   1afc8:	a901      	add	r1, sp, #4
   1afca:	2a00      	cmp	r2, #0
   1afcc:	d1f3      	bne.n	1afb6 <__ascii_mbtowc+0xa>
   1afce:	2000      	movs	r0, #0
   1afd0:	e7f8      	b.n	1afc4 <__ascii_mbtowc+0x18>
   1afd2:	2002      	movs	r0, #2
   1afd4:	4240      	negs	r0, r0
   1afd6:	e7f5      	b.n	1afc4 <__ascii_mbtowc+0x18>

0001afd8 <memchr>:
   1afd8:	b570      	push	{r4, r5, r6, lr}
   1afda:	b2cd      	uxtb	r5, r1
   1afdc:	0783      	lsls	r3, r0, #30
   1afde:	d034      	beq.n	1b04a <memchr+0x72>
   1afe0:	1e54      	subs	r4, r2, #1
   1afe2:	2a00      	cmp	r2, #0
   1afe4:	d01b      	beq.n	1b01e <memchr+0x46>
   1afe6:	7803      	ldrb	r3, [r0, #0]
   1afe8:	42ab      	cmp	r3, r5
   1afea:	d019      	beq.n	1b020 <memchr+0x48>
   1afec:	2203      	movs	r2, #3
   1afee:	e004      	b.n	1affa <memchr+0x22>
   1aff0:	3c01      	subs	r4, #1
   1aff2:	d314      	bcc.n	1b01e <memchr+0x46>
   1aff4:	7803      	ldrb	r3, [r0, #0]
   1aff6:	42ab      	cmp	r3, r5
   1aff8:	d012      	beq.n	1b020 <memchr+0x48>
   1affa:	3001      	adds	r0, #1
   1affc:	4210      	tst	r0, r2
   1affe:	d1f7      	bne.n	1aff0 <memchr+0x18>
   1b000:	2c03      	cmp	r4, #3
   1b002:	d80e      	bhi.n	1b022 <memchr+0x4a>
   1b004:	2c00      	cmp	r4, #0
   1b006:	d00a      	beq.n	1b01e <memchr+0x46>
   1b008:	7803      	ldrb	r3, [r0, #0]
   1b00a:	42ab      	cmp	r3, r5
   1b00c:	d008      	beq.n	1b020 <memchr+0x48>
   1b00e:	1904      	adds	r4, r0, r4
   1b010:	e002      	b.n	1b018 <memchr+0x40>
   1b012:	7803      	ldrb	r3, [r0, #0]
   1b014:	42ab      	cmp	r3, r5
   1b016:	d003      	beq.n	1b020 <memchr+0x48>
   1b018:	3001      	adds	r0, #1
   1b01a:	4284      	cmp	r4, r0
   1b01c:	d1f9      	bne.n	1b012 <memchr+0x3a>
   1b01e:	2000      	movs	r0, #0
   1b020:	bd70      	pop	{r4, r5, r6, pc}
   1b022:	22ff      	movs	r2, #255	; 0xff
   1b024:	060b      	lsls	r3, r1, #24
   1b026:	0c1b      	lsrs	r3, r3, #16
   1b028:	4011      	ands	r1, r2
   1b02a:	4319      	orrs	r1, r3
   1b02c:	040b      	lsls	r3, r1, #16
   1b02e:	4e08      	ldr	r6, [pc, #32]	; (1b050 <memchr+0x78>)
   1b030:	4319      	orrs	r1, r3
   1b032:	6803      	ldr	r3, [r0, #0]
   1b034:	4a07      	ldr	r2, [pc, #28]	; (1b054 <memchr+0x7c>)
   1b036:	404b      	eors	r3, r1
   1b038:	189a      	adds	r2, r3, r2
   1b03a:	439a      	bics	r2, r3
   1b03c:	4232      	tst	r2, r6
   1b03e:	d1e3      	bne.n	1b008 <memchr+0x30>
   1b040:	3c04      	subs	r4, #4
   1b042:	3004      	adds	r0, #4
   1b044:	2c03      	cmp	r4, #3
   1b046:	d8f4      	bhi.n	1b032 <memchr+0x5a>
   1b048:	e7dc      	b.n	1b004 <memchr+0x2c>
   1b04a:	0014      	movs	r4, r2
   1b04c:	e7d8      	b.n	1b000 <memchr+0x28>
   1b04e:	46c0      	nop			; (mov r8, r8)
   1b050:	80808080 	.word	0x80808080
   1b054:	fefefeff 	.word	0xfefefeff

0001b058 <memmove>:
   1b058:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b05a:	4288      	cmp	r0, r1
   1b05c:	d90a      	bls.n	1b074 <memmove+0x1c>
   1b05e:	188b      	adds	r3, r1, r2
   1b060:	4298      	cmp	r0, r3
   1b062:	d207      	bcs.n	1b074 <memmove+0x1c>
   1b064:	1e53      	subs	r3, r2, #1
   1b066:	2a00      	cmp	r2, #0
   1b068:	d003      	beq.n	1b072 <memmove+0x1a>
   1b06a:	5cca      	ldrb	r2, [r1, r3]
   1b06c:	54c2      	strb	r2, [r0, r3]
   1b06e:	3b01      	subs	r3, #1
   1b070:	d2fb      	bcs.n	1b06a <memmove+0x12>
   1b072:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1b074:	0005      	movs	r5, r0
   1b076:	2a0f      	cmp	r2, #15
   1b078:	d808      	bhi.n	1b08c <memmove+0x34>
   1b07a:	2a00      	cmp	r2, #0
   1b07c:	d0f9      	beq.n	1b072 <memmove+0x1a>
   1b07e:	2300      	movs	r3, #0
   1b080:	5ccc      	ldrb	r4, [r1, r3]
   1b082:	54ec      	strb	r4, [r5, r3]
   1b084:	3301      	adds	r3, #1
   1b086:	4293      	cmp	r3, r2
   1b088:	d1fa      	bne.n	1b080 <memmove+0x28>
   1b08a:	e7f2      	b.n	1b072 <memmove+0x1a>
   1b08c:	000b      	movs	r3, r1
   1b08e:	4303      	orrs	r3, r0
   1b090:	079b      	lsls	r3, r3, #30
   1b092:	d12d      	bne.n	1b0f0 <memmove+0x98>
   1b094:	0015      	movs	r5, r2
   1b096:	000c      	movs	r4, r1
   1b098:	0003      	movs	r3, r0
   1b09a:	3d10      	subs	r5, #16
   1b09c:	092f      	lsrs	r7, r5, #4
   1b09e:	3701      	adds	r7, #1
   1b0a0:	013f      	lsls	r7, r7, #4
   1b0a2:	19c7      	adds	r7, r0, r7
   1b0a4:	6826      	ldr	r6, [r4, #0]
   1b0a6:	601e      	str	r6, [r3, #0]
   1b0a8:	6866      	ldr	r6, [r4, #4]
   1b0aa:	605e      	str	r6, [r3, #4]
   1b0ac:	68a6      	ldr	r6, [r4, #8]
   1b0ae:	609e      	str	r6, [r3, #8]
   1b0b0:	68e6      	ldr	r6, [r4, #12]
   1b0b2:	3410      	adds	r4, #16
   1b0b4:	60de      	str	r6, [r3, #12]
   1b0b6:	3310      	adds	r3, #16
   1b0b8:	429f      	cmp	r7, r3
   1b0ba:	d1f3      	bne.n	1b0a4 <memmove+0x4c>
   1b0bc:	240f      	movs	r4, #15
   1b0be:	43a5      	bics	r5, r4
   1b0c0:	3510      	adds	r5, #16
   1b0c2:	1949      	adds	r1, r1, r5
   1b0c4:	4014      	ands	r4, r2
   1b0c6:	1945      	adds	r5, r0, r5
   1b0c8:	2c03      	cmp	r4, #3
   1b0ca:	d913      	bls.n	1b0f4 <memmove+0x9c>
   1b0cc:	2300      	movs	r3, #0
   1b0ce:	1f27      	subs	r7, r4, #4
   1b0d0:	08be      	lsrs	r6, r7, #2
   1b0d2:	3601      	adds	r6, #1
   1b0d4:	00b6      	lsls	r6, r6, #2
   1b0d6:	58cc      	ldr	r4, [r1, r3]
   1b0d8:	50ec      	str	r4, [r5, r3]
   1b0da:	3304      	adds	r3, #4
   1b0dc:	42b3      	cmp	r3, r6
   1b0de:	d1fa      	bne.n	1b0d6 <memmove+0x7e>
   1b0e0:	2603      	movs	r6, #3
   1b0e2:	43b7      	bics	r7, r6
   1b0e4:	1d3c      	adds	r4, r7, #4
   1b0e6:	1909      	adds	r1, r1, r4
   1b0e8:	192d      	adds	r5, r5, r4
   1b0ea:	4032      	ands	r2, r6
   1b0ec:	d1c7      	bne.n	1b07e <memmove+0x26>
   1b0ee:	e7c0      	b.n	1b072 <memmove+0x1a>
   1b0f0:	0005      	movs	r5, r0
   1b0f2:	e7c4      	b.n	1b07e <memmove+0x26>
   1b0f4:	0022      	movs	r2, r4
   1b0f6:	e7c0      	b.n	1b07a <memmove+0x22>

0001b0f8 <__malloc_lock>:
   1b0f8:	b510      	push	{r4, lr}
   1b0fa:	4802      	ldr	r0, [pc, #8]	; (1b104 <__malloc_lock+0xc>)
   1b0fc:	f7ff fc1c 	bl	1a938 <__retarget_lock_acquire_recursive>
   1b100:	bd10      	pop	{r4, pc}
   1b102:	46c0      	nop			; (mov r8, r8)
   1b104:	200025ac 	.word	0x200025ac

0001b108 <__malloc_unlock>:
   1b108:	b510      	push	{r4, lr}
   1b10a:	4802      	ldr	r0, [pc, #8]	; (1b114 <__malloc_unlock+0xc>)
   1b10c:	f7ff fc16 	bl	1a93c <__retarget_lock_release_recursive>
   1b110:	bd10      	pop	{r4, pc}
   1b112:	46c0      	nop			; (mov r8, r8)
   1b114:	200025ac 	.word	0x200025ac

0001b118 <_Balloc>:
   1b118:	b570      	push	{r4, r5, r6, lr}
   1b11a:	0004      	movs	r4, r0
   1b11c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
   1b11e:	000d      	movs	r5, r1
   1b120:	2800      	cmp	r0, #0
   1b122:	d00a      	beq.n	1b13a <_Balloc+0x22>
   1b124:	00ab      	lsls	r3, r5, #2
   1b126:	18c3      	adds	r3, r0, r3
   1b128:	6818      	ldr	r0, [r3, #0]
   1b12a:	2800      	cmp	r0, #0
   1b12c:	d00f      	beq.n	1b14e <_Balloc+0x36>
   1b12e:	6802      	ldr	r2, [r0, #0]
   1b130:	601a      	str	r2, [r3, #0]
   1b132:	2300      	movs	r3, #0
   1b134:	6103      	str	r3, [r0, #16]
   1b136:	60c3      	str	r3, [r0, #12]
   1b138:	bd70      	pop	{r4, r5, r6, pc}
   1b13a:	2221      	movs	r2, #33	; 0x21
   1b13c:	2104      	movs	r1, #4
   1b13e:	0020      	movs	r0, r4
   1b140:	f000 fec8 	bl	1bed4 <_calloc_r>
   1b144:	64e0      	str	r0, [r4, #76]	; 0x4c
   1b146:	2800      	cmp	r0, #0
   1b148:	d1ec      	bne.n	1b124 <_Balloc+0xc>
   1b14a:	2000      	movs	r0, #0
   1b14c:	e7f4      	b.n	1b138 <_Balloc+0x20>
   1b14e:	2601      	movs	r6, #1
   1b150:	40ae      	lsls	r6, r5
   1b152:	1d72      	adds	r2, r6, #5
   1b154:	0092      	lsls	r2, r2, #2
   1b156:	2101      	movs	r1, #1
   1b158:	0020      	movs	r0, r4
   1b15a:	f000 febb 	bl	1bed4 <_calloc_r>
   1b15e:	2800      	cmp	r0, #0
   1b160:	d0f3      	beq.n	1b14a <_Balloc+0x32>
   1b162:	6045      	str	r5, [r0, #4]
   1b164:	6086      	str	r6, [r0, #8]
   1b166:	e7e4      	b.n	1b132 <_Balloc+0x1a>

0001b168 <_Bfree>:
   1b168:	2900      	cmp	r1, #0
   1b16a:	d006      	beq.n	1b17a <_Bfree+0x12>
   1b16c:	684b      	ldr	r3, [r1, #4]
   1b16e:	009a      	lsls	r2, r3, #2
   1b170:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   1b172:	189b      	adds	r3, r3, r2
   1b174:	681a      	ldr	r2, [r3, #0]
   1b176:	600a      	str	r2, [r1, #0]
   1b178:	6019      	str	r1, [r3, #0]
   1b17a:	4770      	bx	lr

0001b17c <__multadd>:
   1b17c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1b17e:	46ce      	mov	lr, r9
   1b180:	4647      	mov	r7, r8
   1b182:	4681      	mov	r9, r0
   1b184:	0008      	movs	r0, r1
   1b186:	b580      	push	{r7, lr}
   1b188:	000d      	movs	r5, r1
   1b18a:	690c      	ldr	r4, [r1, #16]
   1b18c:	001f      	movs	r7, r3
   1b18e:	2100      	movs	r1, #0
   1b190:	3014      	adds	r0, #20
   1b192:	6803      	ldr	r3, [r0, #0]
   1b194:	3101      	adds	r1, #1
   1b196:	041e      	lsls	r6, r3, #16
   1b198:	0c36      	lsrs	r6, r6, #16
   1b19a:	4356      	muls	r6, r2
   1b19c:	0c1b      	lsrs	r3, r3, #16
   1b19e:	4353      	muls	r3, r2
   1b1a0:	19f6      	adds	r6, r6, r7
   1b1a2:	0c37      	lsrs	r7, r6, #16
   1b1a4:	19db      	adds	r3, r3, r7
   1b1a6:	0436      	lsls	r6, r6, #16
   1b1a8:	0c1f      	lsrs	r7, r3, #16
   1b1aa:	0c36      	lsrs	r6, r6, #16
   1b1ac:	041b      	lsls	r3, r3, #16
   1b1ae:	199b      	adds	r3, r3, r6
   1b1b0:	c008      	stmia	r0!, {r3}
   1b1b2:	428c      	cmp	r4, r1
   1b1b4:	dced      	bgt.n	1b192 <__multadd+0x16>
   1b1b6:	2f00      	cmp	r7, #0
   1b1b8:	d008      	beq.n	1b1cc <__multadd+0x50>
   1b1ba:	68ab      	ldr	r3, [r5, #8]
   1b1bc:	429c      	cmp	r4, r3
   1b1be:	da0a      	bge.n	1b1d6 <__multadd+0x5a>
   1b1c0:	1d23      	adds	r3, r4, #4
   1b1c2:	009b      	lsls	r3, r3, #2
   1b1c4:	18eb      	adds	r3, r5, r3
   1b1c6:	3401      	adds	r4, #1
   1b1c8:	605f      	str	r7, [r3, #4]
   1b1ca:	612c      	str	r4, [r5, #16]
   1b1cc:	0028      	movs	r0, r5
   1b1ce:	bc0c      	pop	{r2, r3}
   1b1d0:	4690      	mov	r8, r2
   1b1d2:	4699      	mov	r9, r3
   1b1d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1b1d6:	686b      	ldr	r3, [r5, #4]
   1b1d8:	4648      	mov	r0, r9
   1b1da:	1c59      	adds	r1, r3, #1
   1b1dc:	f7ff ff9c 	bl	1b118 <_Balloc>
   1b1e0:	0029      	movs	r1, r5
   1b1e2:	692b      	ldr	r3, [r5, #16]
   1b1e4:	4680      	mov	r8, r0
   1b1e6:	1c9a      	adds	r2, r3, #2
   1b1e8:	0092      	lsls	r2, r2, #2
   1b1ea:	310c      	adds	r1, #12
   1b1ec:	300c      	adds	r0, #12
   1b1ee:	f7fa fd45 	bl	15c7c <memcpy>
   1b1f2:	686b      	ldr	r3, [r5, #4]
   1b1f4:	009a      	lsls	r2, r3, #2
   1b1f6:	464b      	mov	r3, r9
   1b1f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1b1fa:	189b      	adds	r3, r3, r2
   1b1fc:	681a      	ldr	r2, [r3, #0]
   1b1fe:	602a      	str	r2, [r5, #0]
   1b200:	601d      	str	r5, [r3, #0]
   1b202:	4645      	mov	r5, r8
   1b204:	e7dc      	b.n	1b1c0 <__multadd+0x44>
   1b206:	46c0      	nop			; (mov r8, r8)

0001b208 <__hi0bits>:
   1b208:	0003      	movs	r3, r0
   1b20a:	0c02      	lsrs	r2, r0, #16
   1b20c:	2000      	movs	r0, #0
   1b20e:	2a00      	cmp	r2, #0
   1b210:	d101      	bne.n	1b216 <__hi0bits+0xe>
   1b212:	041b      	lsls	r3, r3, #16
   1b214:	3010      	adds	r0, #16
   1b216:	0e1a      	lsrs	r2, r3, #24
   1b218:	d101      	bne.n	1b21e <__hi0bits+0x16>
   1b21a:	3008      	adds	r0, #8
   1b21c:	021b      	lsls	r3, r3, #8
   1b21e:	0f1a      	lsrs	r2, r3, #28
   1b220:	d101      	bne.n	1b226 <__hi0bits+0x1e>
   1b222:	3004      	adds	r0, #4
   1b224:	011b      	lsls	r3, r3, #4
   1b226:	0f9a      	lsrs	r2, r3, #30
   1b228:	d101      	bne.n	1b22e <__hi0bits+0x26>
   1b22a:	3002      	adds	r0, #2
   1b22c:	009b      	lsls	r3, r3, #2
   1b22e:	2b00      	cmp	r3, #0
   1b230:	db03      	blt.n	1b23a <__hi0bits+0x32>
   1b232:	3001      	adds	r0, #1
   1b234:	005b      	lsls	r3, r3, #1
   1b236:	d400      	bmi.n	1b23a <__hi0bits+0x32>
   1b238:	2020      	movs	r0, #32
   1b23a:	4770      	bx	lr

0001b23c <__lo0bits>:
   1b23c:	6803      	ldr	r3, [r0, #0]
   1b23e:	075a      	lsls	r2, r3, #29
   1b240:	d009      	beq.n	1b256 <__lo0bits+0x1a>
   1b242:	2200      	movs	r2, #0
   1b244:	07d9      	lsls	r1, r3, #31
   1b246:	d404      	bmi.n	1b252 <__lo0bits+0x16>
   1b248:	079a      	lsls	r2, r3, #30
   1b24a:	d420      	bmi.n	1b28e <__lo0bits+0x52>
   1b24c:	2202      	movs	r2, #2
   1b24e:	089b      	lsrs	r3, r3, #2
   1b250:	6003      	str	r3, [r0, #0]
   1b252:	0010      	movs	r0, r2
   1b254:	4770      	bx	lr
   1b256:	0419      	lsls	r1, r3, #16
   1b258:	2200      	movs	r2, #0
   1b25a:	2900      	cmp	r1, #0
   1b25c:	d101      	bne.n	1b262 <__lo0bits+0x26>
   1b25e:	0c1b      	lsrs	r3, r3, #16
   1b260:	3210      	adds	r2, #16
   1b262:	21ff      	movs	r1, #255	; 0xff
   1b264:	4219      	tst	r1, r3
   1b266:	d101      	bne.n	1b26c <__lo0bits+0x30>
   1b268:	3208      	adds	r2, #8
   1b26a:	0a1b      	lsrs	r3, r3, #8
   1b26c:	0719      	lsls	r1, r3, #28
   1b26e:	d101      	bne.n	1b274 <__lo0bits+0x38>
   1b270:	3204      	adds	r2, #4
   1b272:	091b      	lsrs	r3, r3, #4
   1b274:	0799      	lsls	r1, r3, #30
   1b276:	d101      	bne.n	1b27c <__lo0bits+0x40>
   1b278:	3202      	adds	r2, #2
   1b27a:	089b      	lsrs	r3, r3, #2
   1b27c:	07d9      	lsls	r1, r3, #31
   1b27e:	d404      	bmi.n	1b28a <__lo0bits+0x4e>
   1b280:	085b      	lsrs	r3, r3, #1
   1b282:	d101      	bne.n	1b288 <__lo0bits+0x4c>
   1b284:	2220      	movs	r2, #32
   1b286:	e7e4      	b.n	1b252 <__lo0bits+0x16>
   1b288:	3201      	adds	r2, #1
   1b28a:	6003      	str	r3, [r0, #0]
   1b28c:	e7e1      	b.n	1b252 <__lo0bits+0x16>
   1b28e:	085b      	lsrs	r3, r3, #1
   1b290:	6003      	str	r3, [r0, #0]
   1b292:	2201      	movs	r2, #1
   1b294:	e7dd      	b.n	1b252 <__lo0bits+0x16>
   1b296:	46c0      	nop			; (mov r8, r8)

0001b298 <__i2b>:
   1b298:	b510      	push	{r4, lr}
   1b29a:	000c      	movs	r4, r1
   1b29c:	2101      	movs	r1, #1
   1b29e:	f7ff ff3b 	bl	1b118 <_Balloc>
   1b2a2:	2301      	movs	r3, #1
   1b2a4:	6144      	str	r4, [r0, #20]
   1b2a6:	6103      	str	r3, [r0, #16]
   1b2a8:	bd10      	pop	{r4, pc}
   1b2aa:	46c0      	nop			; (mov r8, r8)

0001b2ac <__multiply>:
   1b2ac:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b2ae:	4657      	mov	r7, sl
   1b2b0:	464e      	mov	r6, r9
   1b2b2:	4645      	mov	r5, r8
   1b2b4:	46de      	mov	lr, fp
   1b2b6:	b5e0      	push	{r5, r6, r7, lr}
   1b2b8:	6914      	ldr	r4, [r2, #16]
   1b2ba:	690e      	ldr	r6, [r1, #16]
   1b2bc:	b085      	sub	sp, #20
   1b2be:	000f      	movs	r7, r1
   1b2c0:	0015      	movs	r5, r2
   1b2c2:	42a6      	cmp	r6, r4
   1b2c4:	da04      	bge.n	1b2d0 <__multiply+0x24>
   1b2c6:	0033      	movs	r3, r6
   1b2c8:	0017      	movs	r7, r2
   1b2ca:	0026      	movs	r6, r4
   1b2cc:	000d      	movs	r5, r1
   1b2ce:	001c      	movs	r4, r3
   1b2d0:	1933      	adds	r3, r6, r4
   1b2d2:	4698      	mov	r8, r3
   1b2d4:	68bb      	ldr	r3, [r7, #8]
   1b2d6:	6879      	ldr	r1, [r7, #4]
   1b2d8:	4598      	cmp	r8, r3
   1b2da:	dd00      	ble.n	1b2de <__multiply+0x32>
   1b2dc:	3101      	adds	r1, #1
   1b2de:	f7ff ff1b 	bl	1b118 <_Balloc>
   1b2e2:	2214      	movs	r2, #20
   1b2e4:	0003      	movs	r3, r0
   1b2e6:	4694      	mov	ip, r2
   1b2e8:	4463      	add	r3, ip
   1b2ea:	469b      	mov	fp, r3
   1b2ec:	4643      	mov	r3, r8
   1b2ee:	009b      	lsls	r3, r3, #2
   1b2f0:	445b      	add	r3, fp
   1b2f2:	0019      	movs	r1, r3
   1b2f4:	9302      	str	r3, [sp, #8]
   1b2f6:	9003      	str	r0, [sp, #12]
   1b2f8:	465b      	mov	r3, fp
   1b2fa:	2200      	movs	r2, #0
   1b2fc:	458b      	cmp	fp, r1
   1b2fe:	d203      	bcs.n	1b308 <__multiply+0x5c>
   1b300:	9902      	ldr	r1, [sp, #8]
   1b302:	c304      	stmia	r3!, {r2}
   1b304:	4299      	cmp	r1, r3
   1b306:	d8fc      	bhi.n	1b302 <__multiply+0x56>
   1b308:	2314      	movs	r3, #20
   1b30a:	00a4      	lsls	r4, r4, #2
   1b30c:	469a      	mov	sl, r3
   1b30e:	3714      	adds	r7, #20
   1b310:	0023      	movs	r3, r4
   1b312:	46bc      	mov	ip, r7
   1b314:	44aa      	add	sl, r5
   1b316:	00b6      	lsls	r6, r6, #2
   1b318:	4453      	add	r3, sl
   1b31a:	9700      	str	r7, [sp, #0]
   1b31c:	44b4      	add	ip, r6
   1b31e:	9301      	str	r3, [sp, #4]
   1b320:	459a      	cmp	sl, r3
   1b322:	d24f      	bcs.n	1b3c4 <__multiply+0x118>
   1b324:	4653      	mov	r3, sl
   1b326:	681b      	ldr	r3, [r3, #0]
   1b328:	041e      	lsls	r6, r3, #16
   1b32a:	0c36      	lsrs	r6, r6, #16
   1b32c:	d020      	beq.n	1b370 <__multiply+0xc4>
   1b32e:	465c      	mov	r4, fp
   1b330:	2700      	movs	r7, #0
   1b332:	9d00      	ldr	r5, [sp, #0]
   1b334:	0021      	movs	r1, r4
   1b336:	cc08      	ldmia	r4!, {r3}
   1b338:	cd04      	ldmia	r5!, {r2}
   1b33a:	4699      	mov	r9, r3
   1b33c:	4648      	mov	r0, r9
   1b33e:	0413      	lsls	r3, r2, #16
   1b340:	0c1b      	lsrs	r3, r3, #16
   1b342:	4373      	muls	r3, r6
   1b344:	0400      	lsls	r0, r0, #16
   1b346:	0c00      	lsrs	r0, r0, #16
   1b348:	181b      	adds	r3, r3, r0
   1b34a:	19d8      	adds	r0, r3, r7
   1b34c:	0c13      	lsrs	r3, r2, #16
   1b34e:	464a      	mov	r2, r9
   1b350:	4373      	muls	r3, r6
   1b352:	0c12      	lsrs	r2, r2, #16
   1b354:	189b      	adds	r3, r3, r2
   1b356:	0c02      	lsrs	r2, r0, #16
   1b358:	189b      	adds	r3, r3, r2
   1b35a:	0402      	lsls	r2, r0, #16
   1b35c:	0c1f      	lsrs	r7, r3, #16
   1b35e:	0c12      	lsrs	r2, r2, #16
   1b360:	041b      	lsls	r3, r3, #16
   1b362:	4313      	orrs	r3, r2
   1b364:	600b      	str	r3, [r1, #0]
   1b366:	45ac      	cmp	ip, r5
   1b368:	d8e4      	bhi.n	1b334 <__multiply+0x88>
   1b36a:	4653      	mov	r3, sl
   1b36c:	6027      	str	r7, [r4, #0]
   1b36e:	681b      	ldr	r3, [r3, #0]
   1b370:	0c1e      	lsrs	r6, r3, #16
   1b372:	d020      	beq.n	1b3b6 <__multiply+0x10a>
   1b374:	465b      	mov	r3, fp
   1b376:	2100      	movs	r1, #0
   1b378:	681b      	ldr	r3, [r3, #0]
   1b37a:	465c      	mov	r4, fp
   1b37c:	0018      	movs	r0, r3
   1b37e:	000f      	movs	r7, r1
   1b380:	4662      	mov	r2, ip
   1b382:	9d00      	ldr	r5, [sp, #0]
   1b384:	8829      	ldrh	r1, [r5, #0]
   1b386:	0c00      	lsrs	r0, r0, #16
   1b388:	4371      	muls	r1, r6
   1b38a:	1809      	adds	r1, r1, r0
   1b38c:	19c9      	adds	r1, r1, r7
   1b38e:	041b      	lsls	r3, r3, #16
   1b390:	0408      	lsls	r0, r1, #16
   1b392:	0c1b      	lsrs	r3, r3, #16
   1b394:	4303      	orrs	r3, r0
   1b396:	6023      	str	r3, [r4, #0]
   1b398:	cd08      	ldmia	r5!, {r3}
   1b39a:	6860      	ldr	r0, [r4, #4]
   1b39c:	0c1b      	lsrs	r3, r3, #16
   1b39e:	4373      	muls	r3, r6
   1b3a0:	0407      	lsls	r7, r0, #16
   1b3a2:	0c3f      	lsrs	r7, r7, #16
   1b3a4:	19db      	adds	r3, r3, r7
   1b3a6:	0c09      	lsrs	r1, r1, #16
   1b3a8:	185b      	adds	r3, r3, r1
   1b3aa:	0c1f      	lsrs	r7, r3, #16
   1b3ac:	3404      	adds	r4, #4
   1b3ae:	42aa      	cmp	r2, r5
   1b3b0:	d8e8      	bhi.n	1b384 <__multiply+0xd8>
   1b3b2:	4694      	mov	ip, r2
   1b3b4:	6023      	str	r3, [r4, #0]
   1b3b6:	2304      	movs	r3, #4
   1b3b8:	4699      	mov	r9, r3
   1b3ba:	9b01      	ldr	r3, [sp, #4]
   1b3bc:	44ca      	add	sl, r9
   1b3be:	44cb      	add	fp, r9
   1b3c0:	4553      	cmp	r3, sl
   1b3c2:	d8af      	bhi.n	1b324 <__multiply+0x78>
   1b3c4:	4643      	mov	r3, r8
   1b3c6:	2b00      	cmp	r3, #0
   1b3c8:	dd0e      	ble.n	1b3e8 <__multiply+0x13c>
   1b3ca:	9b02      	ldr	r3, [sp, #8]
   1b3cc:	3b04      	subs	r3, #4
   1b3ce:	681a      	ldr	r2, [r3, #0]
   1b3d0:	2a00      	cmp	r2, #0
   1b3d2:	d109      	bne.n	1b3e8 <__multiply+0x13c>
   1b3d4:	4642      	mov	r2, r8
   1b3d6:	e003      	b.n	1b3e0 <__multiply+0x134>
   1b3d8:	3b04      	subs	r3, #4
   1b3da:	6819      	ldr	r1, [r3, #0]
   1b3dc:	2900      	cmp	r1, #0
   1b3de:	d102      	bne.n	1b3e6 <__multiply+0x13a>
   1b3e0:	3a01      	subs	r2, #1
   1b3e2:	2a00      	cmp	r2, #0
   1b3e4:	d1f8      	bne.n	1b3d8 <__multiply+0x12c>
   1b3e6:	4690      	mov	r8, r2
   1b3e8:	9b03      	ldr	r3, [sp, #12]
   1b3ea:	4642      	mov	r2, r8
   1b3ec:	0018      	movs	r0, r3
   1b3ee:	611a      	str	r2, [r3, #16]
   1b3f0:	b005      	add	sp, #20
   1b3f2:	bc3c      	pop	{r2, r3, r4, r5}
   1b3f4:	4690      	mov	r8, r2
   1b3f6:	4699      	mov	r9, r3
   1b3f8:	46a2      	mov	sl, r4
   1b3fa:	46ab      	mov	fp, r5
   1b3fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1b3fe:	46c0      	nop			; (mov r8, r8)

0001b400 <__pow5mult>:
   1b400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1b402:	4647      	mov	r7, r8
   1b404:	46ce      	mov	lr, r9
   1b406:	2303      	movs	r3, #3
   1b408:	b580      	push	{r7, lr}
   1b40a:	4680      	mov	r8, r0
   1b40c:	000f      	movs	r7, r1
   1b40e:	0014      	movs	r4, r2
   1b410:	4013      	ands	r3, r2
   1b412:	d13a      	bne.n	1b48a <__pow5mult+0x8a>
   1b414:	10a4      	asrs	r4, r4, #2
   1b416:	003e      	movs	r6, r7
   1b418:	2c00      	cmp	r4, #0
   1b41a:	d025      	beq.n	1b468 <__pow5mult+0x68>
   1b41c:	4643      	mov	r3, r8
   1b41e:	6c9d      	ldr	r5, [r3, #72]	; 0x48
   1b420:	2d00      	cmp	r5, #0
   1b422:	d03b      	beq.n	1b49c <__pow5mult+0x9c>
   1b424:	003e      	movs	r6, r7
   1b426:	2300      	movs	r3, #0
   1b428:	2701      	movs	r7, #1
   1b42a:	4699      	mov	r9, r3
   1b42c:	4227      	tst	r7, r4
   1b42e:	d107      	bne.n	1b440 <__pow5mult+0x40>
   1b430:	1064      	asrs	r4, r4, #1
   1b432:	d019      	beq.n	1b468 <__pow5mult+0x68>
   1b434:	6828      	ldr	r0, [r5, #0]
   1b436:	2800      	cmp	r0, #0
   1b438:	d01b      	beq.n	1b472 <__pow5mult+0x72>
   1b43a:	0005      	movs	r5, r0
   1b43c:	4227      	tst	r7, r4
   1b43e:	d0f7      	beq.n	1b430 <__pow5mult+0x30>
   1b440:	002a      	movs	r2, r5
   1b442:	0031      	movs	r1, r6
   1b444:	4640      	mov	r0, r8
   1b446:	f7ff ff31 	bl	1b2ac <__multiply>
   1b44a:	2e00      	cmp	r6, #0
   1b44c:	d01b      	beq.n	1b486 <__pow5mult+0x86>
   1b44e:	4642      	mov	r2, r8
   1b450:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
   1b452:	6873      	ldr	r3, [r6, #4]
   1b454:	4694      	mov	ip, r2
   1b456:	009b      	lsls	r3, r3, #2
   1b458:	4463      	add	r3, ip
   1b45a:	681a      	ldr	r2, [r3, #0]
   1b45c:	1064      	asrs	r4, r4, #1
   1b45e:	6032      	str	r2, [r6, #0]
   1b460:	601e      	str	r6, [r3, #0]
   1b462:	0006      	movs	r6, r0
   1b464:	2c00      	cmp	r4, #0
   1b466:	d1e5      	bne.n	1b434 <__pow5mult+0x34>
   1b468:	0030      	movs	r0, r6
   1b46a:	bc0c      	pop	{r2, r3}
   1b46c:	4690      	mov	r8, r2
   1b46e:	4699      	mov	r9, r3
   1b470:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1b472:	002a      	movs	r2, r5
   1b474:	0029      	movs	r1, r5
   1b476:	4640      	mov	r0, r8
   1b478:	f7ff ff18 	bl	1b2ac <__multiply>
   1b47c:	464b      	mov	r3, r9
   1b47e:	6028      	str	r0, [r5, #0]
   1b480:	6003      	str	r3, [r0, #0]
   1b482:	0005      	movs	r5, r0
   1b484:	e7da      	b.n	1b43c <__pow5mult+0x3c>
   1b486:	0006      	movs	r6, r0
   1b488:	e7d2      	b.n	1b430 <__pow5mult+0x30>
   1b48a:	4a0b      	ldr	r2, [pc, #44]	; (1b4b8 <__pow5mult+0xb8>)
   1b48c:	3b01      	subs	r3, #1
   1b48e:	009b      	lsls	r3, r3, #2
   1b490:	589a      	ldr	r2, [r3, r2]
   1b492:	2300      	movs	r3, #0
   1b494:	f7ff fe72 	bl	1b17c <__multadd>
   1b498:	0007      	movs	r7, r0
   1b49a:	e7bb      	b.n	1b414 <__pow5mult+0x14>
   1b49c:	2101      	movs	r1, #1
   1b49e:	4640      	mov	r0, r8
   1b4a0:	f7ff fe3a 	bl	1b118 <_Balloc>
   1b4a4:	4b05      	ldr	r3, [pc, #20]	; (1b4bc <__pow5mult+0xbc>)
   1b4a6:	0005      	movs	r5, r0
   1b4a8:	6143      	str	r3, [r0, #20]
   1b4aa:	2301      	movs	r3, #1
   1b4ac:	6103      	str	r3, [r0, #16]
   1b4ae:	4643      	mov	r3, r8
   1b4b0:	6498      	str	r0, [r3, #72]	; 0x48
   1b4b2:	2300      	movs	r3, #0
   1b4b4:	6003      	str	r3, [r0, #0]
   1b4b6:	e7b5      	b.n	1b424 <__pow5mult+0x24>
   1b4b8:	0001e070 	.word	0x0001e070
   1b4bc:	00000271 	.word	0x00000271

0001b4c0 <__lshift>:
   1b4c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1b4c2:	464e      	mov	r6, r9
   1b4c4:	4645      	mov	r5, r8
   1b4c6:	46de      	mov	lr, fp
   1b4c8:	4657      	mov	r7, sl
   1b4ca:	b5e0      	push	{r5, r6, r7, lr}
   1b4cc:	000e      	movs	r6, r1
   1b4ce:	6933      	ldr	r3, [r6, #16]
   1b4d0:	1154      	asrs	r4, r2, #5
   1b4d2:	4698      	mov	r8, r3
   1b4d4:	44a0      	add	r8, r4
   1b4d6:	4643      	mov	r3, r8
   1b4d8:	1c5d      	adds	r5, r3, #1
   1b4da:	68b3      	ldr	r3, [r6, #8]
   1b4dc:	4683      	mov	fp, r0
   1b4de:	4691      	mov	r9, r2
   1b4e0:	6849      	ldr	r1, [r1, #4]
   1b4e2:	429d      	cmp	r5, r3
   1b4e4:	dd03      	ble.n	1b4ee <__lshift+0x2e>
   1b4e6:	3101      	adds	r1, #1
   1b4e8:	005b      	lsls	r3, r3, #1
   1b4ea:	429d      	cmp	r5, r3
   1b4ec:	dcfb      	bgt.n	1b4e6 <__lshift+0x26>
   1b4ee:	4658      	mov	r0, fp
   1b4f0:	f7ff fe12 	bl	1b118 <_Balloc>
   1b4f4:	0003      	movs	r3, r0
   1b4f6:	4684      	mov	ip, r0
   1b4f8:	3314      	adds	r3, #20
   1b4fa:	2c00      	cmp	r4, #0
   1b4fc:	dd06      	ble.n	1b50c <__lshift+0x4c>
   1b4fe:	2100      	movs	r1, #0
   1b500:	00a4      	lsls	r4, r4, #2
   1b502:	001a      	movs	r2, r3
   1b504:	191b      	adds	r3, r3, r4
   1b506:	c202      	stmia	r2!, {r1}
   1b508:	4293      	cmp	r3, r2
   1b50a:	d1fc      	bne.n	1b506 <__lshift+0x46>
   1b50c:	6932      	ldr	r2, [r6, #16]
   1b50e:	4648      	mov	r0, r9
   1b510:	0097      	lsls	r7, r2, #2
   1b512:	0031      	movs	r1, r6
   1b514:	221f      	movs	r2, #31
   1b516:	3114      	adds	r1, #20
   1b518:	4010      	ands	r0, r2
   1b51a:	19cf      	adds	r7, r1, r7
   1b51c:	4681      	mov	r9, r0
   1b51e:	2800      	cmp	r0, #0
   1b520:	d025      	beq.n	1b56e <__lshift+0xae>
   1b522:	2220      	movs	r2, #32
   1b524:	1a12      	subs	r2, r2, r0
   1b526:	4692      	mov	sl, r2
   1b528:	2200      	movs	r2, #0
   1b52a:	4648      	mov	r0, r9
   1b52c:	680c      	ldr	r4, [r1, #0]
   1b52e:	4084      	lsls	r4, r0
   1b530:	4650      	mov	r0, sl
   1b532:	4314      	orrs	r4, r2
   1b534:	601c      	str	r4, [r3, #0]
   1b536:	c904      	ldmia	r1!, {r2}
   1b538:	3304      	adds	r3, #4
   1b53a:	40c2      	lsrs	r2, r0
   1b53c:	428f      	cmp	r7, r1
   1b53e:	d8f4      	bhi.n	1b52a <__lshift+0x6a>
   1b540:	601a      	str	r2, [r3, #0]
   1b542:	2a00      	cmp	r2, #0
   1b544:	d001      	beq.n	1b54a <__lshift+0x8a>
   1b546:	4645      	mov	r5, r8
   1b548:	3502      	adds	r5, #2
   1b54a:	4663      	mov	r3, ip
   1b54c:	3d01      	subs	r5, #1
   1b54e:	611d      	str	r5, [r3, #16]
   1b550:	6873      	ldr	r3, [r6, #4]
   1b552:	4660      	mov	r0, ip
   1b554:	009a      	lsls	r2, r3, #2
   1b556:	465b      	mov	r3, fp
   1b558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1b55a:	189b      	adds	r3, r3, r2
   1b55c:	681a      	ldr	r2, [r3, #0]
   1b55e:	6032      	str	r2, [r6, #0]
   1b560:	601e      	str	r6, [r3, #0]
   1b562:	bc3c      	pop	{r2, r3, r4, r5}
   1b564:	4690      	mov	r8, r2
   1b566:	4699      	mov	r9, r3
   1b568:	46a2      	mov	sl, r4
   1b56a:	46ab      	mov	fp, r5
   1b56c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1b56e:	c904      	ldmia	r1!, {r2}
   1b570:	c304      	stmia	r3!, {r2}
   1b572:	428f      	cmp	r7, r1
   1b574:	d9e9      	bls.n	1b54a <__lshift+0x8a>
   1b576:	c904      	ldmia	r1!, {r2}
   1b578:	c304      	stmia	r3!, {r2}
   1b57a:	428f      	cmp	r7, r1
   1b57c:	d8f7      	bhi.n	1b56e <__lshift+0xae>
   1b57e:	e7e4      	b.n	1b54a <__lshift+0x8a>

0001b580 <__mcmp>:
   1b580:	690a      	ldr	r2, [r1, #16]
   1b582:	6903      	ldr	r3, [r0, #16]
   1b584:	b530      	push	{r4, r5, lr}
   1b586:	0005      	movs	r5, r0
   1b588:	1a98      	subs	r0, r3, r2
   1b58a:	d111      	bne.n	1b5b0 <__mcmp+0x30>
   1b58c:	0092      	lsls	r2, r2, #2
   1b58e:	3514      	adds	r5, #20
   1b590:	3114      	adds	r1, #20
   1b592:	18ab      	adds	r3, r5, r2
   1b594:	1889      	adds	r1, r1, r2
   1b596:	e001      	b.n	1b59c <__mcmp+0x1c>
   1b598:	429d      	cmp	r5, r3
   1b59a:	d209      	bcs.n	1b5b0 <__mcmp+0x30>
   1b59c:	3b04      	subs	r3, #4
   1b59e:	3904      	subs	r1, #4
   1b5a0:	681c      	ldr	r4, [r3, #0]
   1b5a2:	680a      	ldr	r2, [r1, #0]
   1b5a4:	4294      	cmp	r4, r2
   1b5a6:	d0f7      	beq.n	1b598 <__mcmp+0x18>
   1b5a8:	4294      	cmp	r4, r2
   1b5aa:	4180      	sbcs	r0, r0
   1b5ac:	2201      	movs	r2, #1
   1b5ae:	4310      	orrs	r0, r2
   1b5b0:	bd30      	pop	{r4, r5, pc}
   1b5b2:	46c0      	nop			; (mov r8, r8)

0001b5b4 <__mdiff>:
   1b5b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1b5b6:	4645      	mov	r5, r8
   1b5b8:	46de      	mov	lr, fp
   1b5ba:	4657      	mov	r7, sl
   1b5bc:	464e      	mov	r6, r9
   1b5be:	0014      	movs	r4, r2
   1b5c0:	690b      	ldr	r3, [r1, #16]
   1b5c2:	6912      	ldr	r2, [r2, #16]
   1b5c4:	b5e0      	push	{r5, r6, r7, lr}
   1b5c6:	4688      	mov	r8, r1
   1b5c8:	1a9d      	subs	r5, r3, r2
   1b5ca:	d11a      	bne.n	1b602 <__mdiff+0x4e>
   1b5cc:	000f      	movs	r7, r1
   1b5ce:	2114      	movs	r1, #20
   1b5d0:	468c      	mov	ip, r1
   1b5d2:	0092      	lsls	r2, r2, #2
   1b5d4:	3714      	adds	r7, #20
   1b5d6:	44a4      	add	ip, r4
   1b5d8:	18bb      	adds	r3, r7, r2
   1b5da:	4462      	add	r2, ip
   1b5dc:	e002      	b.n	1b5e4 <__mdiff+0x30>
   1b5de:	429f      	cmp	r7, r3
   1b5e0:	d300      	bcc.n	1b5e4 <__mdiff+0x30>
   1b5e2:	e070      	b.n	1b6c6 <__mdiff+0x112>
   1b5e4:	3b04      	subs	r3, #4
   1b5e6:	3a04      	subs	r2, #4
   1b5e8:	681e      	ldr	r6, [r3, #0]
   1b5ea:	6811      	ldr	r1, [r2, #0]
   1b5ec:	428e      	cmp	r6, r1
   1b5ee:	d0f6      	beq.n	1b5de <__mdiff+0x2a>
   1b5f0:	d300      	bcc.n	1b5f4 <__mdiff+0x40>
   1b5f2:	e071      	b.n	1b6d8 <__mdiff+0x124>
   1b5f4:	4643      	mov	r3, r8
   1b5f6:	003e      	movs	r6, r7
   1b5f8:	46a0      	mov	r8, r4
   1b5fa:	4667      	mov	r7, ip
   1b5fc:	001c      	movs	r4, r3
   1b5fe:	2501      	movs	r5, #1
   1b600:	e006      	b.n	1b610 <__mdiff+0x5c>
   1b602:	2d00      	cmp	r5, #0
   1b604:	db6a      	blt.n	1b6dc <__mdiff+0x128>
   1b606:	4647      	mov	r7, r8
   1b608:	0026      	movs	r6, r4
   1b60a:	2500      	movs	r5, #0
   1b60c:	3714      	adds	r7, #20
   1b60e:	3614      	adds	r6, #20
   1b610:	4643      	mov	r3, r8
   1b612:	6859      	ldr	r1, [r3, #4]
   1b614:	f7ff fd80 	bl	1b118 <_Balloc>
   1b618:	4643      	mov	r3, r8
   1b61a:	4681      	mov	r9, r0
   1b61c:	60c5      	str	r5, [r0, #12]
   1b61e:	6918      	ldr	r0, [r3, #16]
   1b620:	464d      	mov	r5, r9
   1b622:	0083      	lsls	r3, r0, #2
   1b624:	469c      	mov	ip, r3
   1b626:	6923      	ldr	r3, [r4, #16]
   1b628:	44bc      	add	ip, r7
   1b62a:	009b      	lsls	r3, r3, #2
   1b62c:	4698      	mov	r8, r3
   1b62e:	2300      	movs	r3, #0
   1b630:	44b0      	add	r8, r6
   1b632:	3514      	adds	r5, #20
   1b634:	469a      	mov	sl, r3
   1b636:	e000      	b.n	1b63a <__mdiff+0x86>
   1b638:	0027      	movs	r7, r4
   1b63a:	ce04      	ldmia	r6!, {r2}
   1b63c:	003c      	movs	r4, r7
   1b63e:	4693      	mov	fp, r2
   1b640:	4659      	mov	r1, fp
   1b642:	cc08      	ldmia	r4!, {r3}
   1b644:	0409      	lsls	r1, r1, #16
   1b646:	041a      	lsls	r2, r3, #16
   1b648:	0c12      	lsrs	r2, r2, #16
   1b64a:	4452      	add	r2, sl
   1b64c:	0c09      	lsrs	r1, r1, #16
   1b64e:	1a52      	subs	r2, r2, r1
   1b650:	0c19      	lsrs	r1, r3, #16
   1b652:	465b      	mov	r3, fp
   1b654:	0c1b      	lsrs	r3, r3, #16
   1b656:	1acb      	subs	r3, r1, r3
   1b658:	1411      	asrs	r1, r2, #16
   1b65a:	185b      	adds	r3, r3, r1
   1b65c:	0412      	lsls	r2, r2, #16
   1b65e:	1419      	asrs	r1, r3, #16
   1b660:	0c12      	lsrs	r2, r2, #16
   1b662:	041b      	lsls	r3, r3, #16
   1b664:	468a      	mov	sl, r1
   1b666:	4313      	orrs	r3, r2
   1b668:	1d29      	adds	r1, r5, #4
   1b66a:	602b      	str	r3, [r5, #0]
   1b66c:	000d      	movs	r5, r1
   1b66e:	45b0      	cmp	r8, r6
   1b670:	d8e2      	bhi.n	1b638 <__mdiff+0x84>
   1b672:	45a4      	cmp	ip, r4
   1b674:	d916      	bls.n	1b6a4 <__mdiff+0xf0>
   1b676:	cc08      	ldmia	r4!, {r3}
   1b678:	041a      	lsls	r2, r3, #16
   1b67a:	0c12      	lsrs	r2, r2, #16
   1b67c:	4452      	add	r2, sl
   1b67e:	1416      	asrs	r6, r2, #16
   1b680:	0c1b      	lsrs	r3, r3, #16
   1b682:	199b      	adds	r3, r3, r6
   1b684:	0412      	lsls	r2, r2, #16
   1b686:	141e      	asrs	r6, r3, #16
   1b688:	0c12      	lsrs	r2, r2, #16
   1b68a:	041b      	lsls	r3, r3, #16
   1b68c:	4313      	orrs	r3, r2
   1b68e:	46b2      	mov	sl, r6
   1b690:	c508      	stmia	r5!, {r3}
   1b692:	45a4      	cmp	ip, r4
   1b694:	d8ef      	bhi.n	1b676 <__mdiff+0xc2>
   1b696:	4662      	mov	r2, ip
   1b698:	2403      	movs	r4, #3
   1b69a:	1bd2      	subs	r2, r2, r7
   1b69c:	3a05      	subs	r2, #5
   1b69e:	43a2      	bics	r2, r4
   1b6a0:	3204      	adds	r2, #4
   1b6a2:	1889      	adds	r1, r1, r2
   1b6a4:	3904      	subs	r1, #4
   1b6a6:	2b00      	cmp	r3, #0
   1b6a8:	d104      	bne.n	1b6b4 <__mdiff+0x100>
   1b6aa:	3904      	subs	r1, #4
   1b6ac:	680b      	ldr	r3, [r1, #0]
   1b6ae:	3801      	subs	r0, #1
   1b6b0:	2b00      	cmp	r3, #0
   1b6b2:	d0fa      	beq.n	1b6aa <__mdiff+0xf6>
   1b6b4:	464b      	mov	r3, r9
   1b6b6:	6118      	str	r0, [r3, #16]
   1b6b8:	4648      	mov	r0, r9
   1b6ba:	bc3c      	pop	{r2, r3, r4, r5}
   1b6bc:	4690      	mov	r8, r2
   1b6be:	4699      	mov	r9, r3
   1b6c0:	46a2      	mov	sl, r4
   1b6c2:	46ab      	mov	fp, r5
   1b6c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1b6c6:	2100      	movs	r1, #0
   1b6c8:	f7ff fd26 	bl	1b118 <_Balloc>
   1b6cc:	2301      	movs	r3, #1
   1b6ce:	6103      	str	r3, [r0, #16]
   1b6d0:	2300      	movs	r3, #0
   1b6d2:	4681      	mov	r9, r0
   1b6d4:	6143      	str	r3, [r0, #20]
   1b6d6:	e7ef      	b.n	1b6b8 <__mdiff+0x104>
   1b6d8:	4666      	mov	r6, ip
   1b6da:	e799      	b.n	1b610 <__mdiff+0x5c>
   1b6dc:	0027      	movs	r7, r4
   1b6de:	000e      	movs	r6, r1
   1b6e0:	46a0      	mov	r8, r4
   1b6e2:	3714      	adds	r7, #20
   1b6e4:	3614      	adds	r6, #20
   1b6e6:	000c      	movs	r4, r1
   1b6e8:	2501      	movs	r5, #1
   1b6ea:	e791      	b.n	1b610 <__mdiff+0x5c>

0001b6ec <__d2b>:
   1b6ec:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b6ee:	2101      	movs	r1, #1
   1b6f0:	001c      	movs	r4, r3
   1b6f2:	b083      	sub	sp, #12
   1b6f4:	9e08      	ldr	r6, [sp, #32]
   1b6f6:	0015      	movs	r5, r2
   1b6f8:	f7ff fd0e 	bl	1b118 <_Balloc>
   1b6fc:	0323      	lsls	r3, r4, #12
   1b6fe:	0064      	lsls	r4, r4, #1
   1b700:	0007      	movs	r7, r0
   1b702:	0b1b      	lsrs	r3, r3, #12
   1b704:	0d64      	lsrs	r4, r4, #21
   1b706:	d002      	beq.n	1b70e <__d2b+0x22>
   1b708:	2280      	movs	r2, #128	; 0x80
   1b70a:	0352      	lsls	r2, r2, #13
   1b70c:	4313      	orrs	r3, r2
   1b70e:	9301      	str	r3, [sp, #4]
   1b710:	2d00      	cmp	r5, #0
   1b712:	d019      	beq.n	1b748 <__d2b+0x5c>
   1b714:	4668      	mov	r0, sp
   1b716:	9500      	str	r5, [sp, #0]
   1b718:	f7ff fd90 	bl	1b23c <__lo0bits>
   1b71c:	2800      	cmp	r0, #0
   1b71e:	d130      	bne.n	1b782 <__d2b+0x96>
   1b720:	9b00      	ldr	r3, [sp, #0]
   1b722:	617b      	str	r3, [r7, #20]
   1b724:	9b01      	ldr	r3, [sp, #4]
   1b726:	61bb      	str	r3, [r7, #24]
   1b728:	1e5a      	subs	r2, r3, #1
   1b72a:	4193      	sbcs	r3, r2
   1b72c:	1c5d      	adds	r5, r3, #1
   1b72e:	613d      	str	r5, [r7, #16]
   1b730:	2c00      	cmp	r4, #0
   1b732:	d014      	beq.n	1b75e <__d2b+0x72>
   1b734:	4b19      	ldr	r3, [pc, #100]	; (1b79c <__d2b+0xb0>)
   1b736:	469c      	mov	ip, r3
   1b738:	2335      	movs	r3, #53	; 0x35
   1b73a:	4464      	add	r4, ip
   1b73c:	1824      	adds	r4, r4, r0
   1b73e:	1a18      	subs	r0, r3, r0
   1b740:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1b742:	6034      	str	r4, [r6, #0]
   1b744:	6018      	str	r0, [r3, #0]
   1b746:	e019      	b.n	1b77c <__d2b+0x90>
   1b748:	a801      	add	r0, sp, #4
   1b74a:	f7ff fd77 	bl	1b23c <__lo0bits>
   1b74e:	9b01      	ldr	r3, [sp, #4]
   1b750:	3020      	adds	r0, #32
   1b752:	617b      	str	r3, [r7, #20]
   1b754:	2301      	movs	r3, #1
   1b756:	2501      	movs	r5, #1
   1b758:	613b      	str	r3, [r7, #16]
   1b75a:	2c00      	cmp	r4, #0
   1b75c:	d1ea      	bne.n	1b734 <__d2b+0x48>
   1b75e:	4b10      	ldr	r3, [pc, #64]	; (1b7a0 <__d2b+0xb4>)
   1b760:	469c      	mov	ip, r3
   1b762:	4b10      	ldr	r3, [pc, #64]	; (1b7a4 <__d2b+0xb8>)
   1b764:	4460      	add	r0, ip
   1b766:	18eb      	adds	r3, r5, r3
   1b768:	009b      	lsls	r3, r3, #2
   1b76a:	18fb      	adds	r3, r7, r3
   1b76c:	6030      	str	r0, [r6, #0]
   1b76e:	6958      	ldr	r0, [r3, #20]
   1b770:	f7ff fd4a 	bl	1b208 <__hi0bits>
   1b774:	016b      	lsls	r3, r5, #5
   1b776:	1a18      	subs	r0, r3, r0
   1b778:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1b77a:	6018      	str	r0, [r3, #0]
   1b77c:	0038      	movs	r0, r7
   1b77e:	b003      	add	sp, #12
   1b780:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1b782:	9b01      	ldr	r3, [sp, #4]
   1b784:	2220      	movs	r2, #32
   1b786:	0019      	movs	r1, r3
   1b788:	1a12      	subs	r2, r2, r0
   1b78a:	4091      	lsls	r1, r2
   1b78c:	000a      	movs	r2, r1
   1b78e:	40c3      	lsrs	r3, r0
   1b790:	9900      	ldr	r1, [sp, #0]
   1b792:	9301      	str	r3, [sp, #4]
   1b794:	430a      	orrs	r2, r1
   1b796:	617a      	str	r2, [r7, #20]
   1b798:	e7c5      	b.n	1b726 <__d2b+0x3a>
   1b79a:	46c0      	nop			; (mov r8, r8)
   1b79c:	fffffbcd 	.word	0xfffffbcd
   1b7a0:	fffffbce 	.word	0xfffffbce
   1b7a4:	3fffffff 	.word	0x3fffffff

0001b7a8 <_realloc_r>:
   1b7a8:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b7aa:	464e      	mov	r6, r9
   1b7ac:	4645      	mov	r5, r8
   1b7ae:	46de      	mov	lr, fp
   1b7b0:	4657      	mov	r7, sl
   1b7b2:	b5e0      	push	{r5, r6, r7, lr}
   1b7b4:	b085      	sub	sp, #20
   1b7b6:	9001      	str	r0, [sp, #4]
   1b7b8:	000e      	movs	r6, r1
   1b7ba:	0015      	movs	r5, r2
   1b7bc:	2900      	cmp	r1, #0
   1b7be:	d100      	bne.n	1b7c2 <_realloc_r+0x1a>
   1b7c0:	e09e      	b.n	1b900 <_realloc_r+0x158>
   1b7c2:	0037      	movs	r7, r6
   1b7c4:	9801      	ldr	r0, [sp, #4]
   1b7c6:	3f08      	subs	r7, #8
   1b7c8:	f7ff fc96 	bl	1b0f8 <__malloc_lock>
   1b7cc:	687a      	ldr	r2, [r7, #4]
   1b7ce:	2303      	movs	r3, #3
   1b7d0:	0014      	movs	r4, r2
   1b7d2:	439c      	bics	r4, r3
   1b7d4:	002b      	movs	r3, r5
   1b7d6:	330b      	adds	r3, #11
   1b7d8:	46b9      	mov	r9, r7
   1b7da:	2b16      	cmp	r3, #22
   1b7dc:	d847      	bhi.n	1b86e <_realloc_r+0xc6>
   1b7de:	2110      	movs	r1, #16
   1b7e0:	2310      	movs	r3, #16
   1b7e2:	4688      	mov	r8, r1
   1b7e4:	4545      	cmp	r5, r8
   1b7e6:	d846      	bhi.n	1b876 <_realloc_r+0xce>
   1b7e8:	429c      	cmp	r4, r3
   1b7ea:	da49      	bge.n	1b880 <_realloc_r+0xd8>
   1b7ec:	49cc      	ldr	r1, [pc, #816]	; (1bb20 <_realloc_r+0x378>)
   1b7ee:	1938      	adds	r0, r7, r4
   1b7f0:	468b      	mov	fp, r1
   1b7f2:	6889      	ldr	r1, [r1, #8]
   1b7f4:	9002      	str	r0, [sp, #8]
   1b7f6:	4288      	cmp	r0, r1
   1b7f8:	d100      	bne.n	1b7fc <_realloc_r+0x54>
   1b7fa:	e0c2      	b.n	1b982 <_realloc_r+0x1da>
   1b7fc:	2101      	movs	r1, #1
   1b7fe:	468a      	mov	sl, r1
   1b800:	6840      	ldr	r0, [r0, #4]
   1b802:	0001      	movs	r1, r0
   1b804:	9003      	str	r0, [sp, #12]
   1b806:	4650      	mov	r0, sl
   1b808:	4381      	bics	r1, r0
   1b80a:	468c      	mov	ip, r1
   1b80c:	9902      	ldr	r1, [sp, #8]
   1b80e:	468b      	mov	fp, r1
   1b810:	44dc      	add	ip, fp
   1b812:	4661      	mov	r1, ip
   1b814:	6849      	ldr	r1, [r1, #4]
   1b816:	4201      	tst	r1, r0
   1b818:	d04d      	beq.n	1b8b6 <_realloc_r+0x10e>
   1b81a:	4210      	tst	r0, r2
   1b81c:	d100      	bne.n	1b820 <_realloc_r+0x78>
   1b81e:	e0a2      	b.n	1b966 <_realloc_r+0x1be>
   1b820:	0029      	movs	r1, r5
   1b822:	9801      	ldr	r0, [sp, #4]
   1b824:	f7ff f90e 	bl	1aa44 <_malloc_r>
   1b828:	1e05      	subs	r5, r0, #0
   1b82a:	d039      	beq.n	1b8a0 <_realloc_r+0xf8>
   1b82c:	2301      	movs	r3, #1
   1b82e:	0002      	movs	r2, r0
   1b830:	6879      	ldr	r1, [r7, #4]
   1b832:	3a08      	subs	r2, #8
   1b834:	4399      	bics	r1, r3
   1b836:	187f      	adds	r7, r7, r1
   1b838:	42ba      	cmp	r2, r7
   1b83a:	d100      	bne.n	1b83e <_realloc_r+0x96>
   1b83c:	e12e      	b.n	1ba9c <_realloc_r+0x2f4>
   1b83e:	1f22      	subs	r2, r4, #4
   1b840:	2a24      	cmp	r2, #36	; 0x24
   1b842:	d900      	bls.n	1b846 <_realloc_r+0x9e>
   1b844:	e114      	b.n	1ba70 <_realloc_r+0x2c8>
   1b846:	2a13      	cmp	r2, #19
   1b848:	d900      	bls.n	1b84c <_realloc_r+0xa4>
   1b84a:	e0e8      	b.n	1ba1e <_realloc_r+0x276>
   1b84c:	0003      	movs	r3, r0
   1b84e:	0032      	movs	r2, r6
   1b850:	6811      	ldr	r1, [r2, #0]
   1b852:	6019      	str	r1, [r3, #0]
   1b854:	6851      	ldr	r1, [r2, #4]
   1b856:	6059      	str	r1, [r3, #4]
   1b858:	6892      	ldr	r2, [r2, #8]
   1b85a:	609a      	str	r2, [r3, #8]
   1b85c:	9c01      	ldr	r4, [sp, #4]
   1b85e:	0031      	movs	r1, r6
   1b860:	0020      	movs	r0, r4
   1b862:	f7fe fdc1 	bl	1a3e8 <_free_r>
   1b866:	0020      	movs	r0, r4
   1b868:	f7ff fc4e 	bl	1b108 <__malloc_unlock>
   1b86c:	e01b      	b.n	1b8a6 <_realloc_r+0xfe>
   1b86e:	2107      	movs	r1, #7
   1b870:	438b      	bics	r3, r1
   1b872:	4698      	mov	r8, r3
   1b874:	d5b6      	bpl.n	1b7e4 <_realloc_r+0x3c>
   1b876:	230c      	movs	r3, #12
   1b878:	9a01      	ldr	r2, [sp, #4]
   1b87a:	2500      	movs	r5, #0
   1b87c:	6013      	str	r3, [r2, #0]
   1b87e:	e012      	b.n	1b8a6 <_realloc_r+0xfe>
   1b880:	0035      	movs	r5, r6
   1b882:	4643      	mov	r3, r8
   1b884:	1ae3      	subs	r3, r4, r3
   1b886:	2b0f      	cmp	r3, #15
   1b888:	d825      	bhi.n	1b8d6 <_realloc_r+0x12e>
   1b88a:	464b      	mov	r3, r9
   1b88c:	2201      	movs	r2, #1
   1b88e:	4649      	mov	r1, r9
   1b890:	685b      	ldr	r3, [r3, #4]
   1b892:	4013      	ands	r3, r2
   1b894:	4323      	orrs	r3, r4
   1b896:	604b      	str	r3, [r1, #4]
   1b898:	444c      	add	r4, r9
   1b89a:	6863      	ldr	r3, [r4, #4]
   1b89c:	431a      	orrs	r2, r3
   1b89e:	6062      	str	r2, [r4, #4]
   1b8a0:	9801      	ldr	r0, [sp, #4]
   1b8a2:	f7ff fc31 	bl	1b108 <__malloc_unlock>
   1b8a6:	0028      	movs	r0, r5
   1b8a8:	b005      	add	sp, #20
   1b8aa:	bc3c      	pop	{r2, r3, r4, r5}
   1b8ac:	4690      	mov	r8, r2
   1b8ae:	4699      	mov	r9, r3
   1b8b0:	46a2      	mov	sl, r4
   1b8b2:	46ab      	mov	fp, r5
   1b8b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1b8b6:	2103      	movs	r1, #3
   1b8b8:	9803      	ldr	r0, [sp, #12]
   1b8ba:	468c      	mov	ip, r1
   1b8bc:	4388      	bics	r0, r1
   1b8be:	1821      	adds	r1, r4, r0
   1b8c0:	468b      	mov	fp, r1
   1b8c2:	4299      	cmp	r1, r3
   1b8c4:	db21      	blt.n	1b90a <_realloc_r+0x162>
   1b8c6:	9a02      	ldr	r2, [sp, #8]
   1b8c8:	0035      	movs	r5, r6
   1b8ca:	68d3      	ldr	r3, [r2, #12]
   1b8cc:	6892      	ldr	r2, [r2, #8]
   1b8ce:	465c      	mov	r4, fp
   1b8d0:	60d3      	str	r3, [r2, #12]
   1b8d2:	609a      	str	r2, [r3, #8]
   1b8d4:	e7d5      	b.n	1b882 <_realloc_r+0xda>
   1b8d6:	464a      	mov	r2, r9
   1b8d8:	2001      	movs	r0, #1
   1b8da:	4646      	mov	r6, r8
   1b8dc:	6852      	ldr	r2, [r2, #4]
   1b8de:	4649      	mov	r1, r9
   1b8e0:	4002      	ands	r2, r0
   1b8e2:	4332      	orrs	r2, r6
   1b8e4:	464e      	mov	r6, r9
   1b8e6:	4441      	add	r1, r8
   1b8e8:	4303      	orrs	r3, r0
   1b8ea:	6072      	str	r2, [r6, #4]
   1b8ec:	444c      	add	r4, r9
   1b8ee:	604b      	str	r3, [r1, #4]
   1b8f0:	6863      	ldr	r3, [r4, #4]
   1b8f2:	3108      	adds	r1, #8
   1b8f4:	4318      	orrs	r0, r3
   1b8f6:	6060      	str	r0, [r4, #4]
   1b8f8:	9801      	ldr	r0, [sp, #4]
   1b8fa:	f7fe fd75 	bl	1a3e8 <_free_r>
   1b8fe:	e7cf      	b.n	1b8a0 <_realloc_r+0xf8>
   1b900:	0011      	movs	r1, r2
   1b902:	f7ff f89f 	bl	1aa44 <_malloc_r>
   1b906:	0005      	movs	r5, r0
   1b908:	e7cd      	b.n	1b8a6 <_realloc_r+0xfe>
   1b90a:	4651      	mov	r1, sl
   1b90c:	4211      	tst	r1, r2
   1b90e:	d000      	beq.n	1b912 <_realloc_r+0x16a>
   1b910:	e786      	b.n	1b820 <_realloc_r+0x78>
   1b912:	4661      	mov	r1, ip
   1b914:	683a      	ldr	r2, [r7, #0]
   1b916:	1aba      	subs	r2, r7, r2
   1b918:	4692      	mov	sl, r2
   1b91a:	6852      	ldr	r2, [r2, #4]
   1b91c:	438a      	bics	r2, r1
   1b91e:	1880      	adds	r0, r0, r2
   1b920:	4683      	mov	fp, r0
   1b922:	44a3      	add	fp, r4
   1b924:	459b      	cmp	fp, r3
   1b926:	db26      	blt.n	1b976 <_realloc_r+0x1ce>
   1b928:	9a02      	ldr	r2, [sp, #8]
   1b92a:	68d3      	ldr	r3, [r2, #12]
   1b92c:	6892      	ldr	r2, [r2, #8]
   1b92e:	60d3      	str	r3, [r2, #12]
   1b930:	609a      	str	r2, [r3, #8]
   1b932:	4653      	mov	r3, sl
   1b934:	4652      	mov	r2, sl
   1b936:	4655      	mov	r5, sl
   1b938:	6892      	ldr	r2, [r2, #8]
   1b93a:	68db      	ldr	r3, [r3, #12]
   1b93c:	3508      	adds	r5, #8
   1b93e:	60d3      	str	r3, [r2, #12]
   1b940:	609a      	str	r2, [r3, #8]
   1b942:	1f22      	subs	r2, r4, #4
   1b944:	2a24      	cmp	r2, #36	; 0x24
   1b946:	d900      	bls.n	1b94a <_realloc_r+0x1a2>
   1b948:	e096      	b.n	1ba78 <_realloc_r+0x2d0>
   1b94a:	2a13      	cmp	r2, #19
   1b94c:	d972      	bls.n	1ba34 <_realloc_r+0x28c>
   1b94e:	4653      	mov	r3, sl
   1b950:	6831      	ldr	r1, [r6, #0]
   1b952:	6099      	str	r1, [r3, #8]
   1b954:	6871      	ldr	r1, [r6, #4]
   1b956:	60d9      	str	r1, [r3, #12]
   1b958:	2a1b      	cmp	r2, #27
   1b95a:	d900      	bls.n	1b95e <_realloc_r+0x1b6>
   1b95c:	e0a4      	b.n	1baa8 <_realloc_r+0x300>
   1b95e:	0032      	movs	r2, r6
   1b960:	3310      	adds	r3, #16
   1b962:	3208      	adds	r2, #8
   1b964:	e068      	b.n	1ba38 <_realloc_r+0x290>
   1b966:	683a      	ldr	r2, [r7, #0]
   1b968:	1aba      	subs	r2, r7, r2
   1b96a:	4692      	mov	sl, r2
   1b96c:	4651      	mov	r1, sl
   1b96e:	2203      	movs	r2, #3
   1b970:	6849      	ldr	r1, [r1, #4]
   1b972:	4391      	bics	r1, r2
   1b974:	000a      	movs	r2, r1
   1b976:	4693      	mov	fp, r2
   1b978:	44a3      	add	fp, r4
   1b97a:	459b      	cmp	fp, r3
   1b97c:	da00      	bge.n	1b980 <_realloc_r+0x1d8>
   1b97e:	e74f      	b.n	1b820 <_realloc_r+0x78>
   1b980:	e7d7      	b.n	1b932 <_realloc_r+0x18a>
   1b982:	2003      	movs	r0, #3
   1b984:	9902      	ldr	r1, [sp, #8]
   1b986:	4684      	mov	ip, r0
   1b988:	6849      	ldr	r1, [r1, #4]
   1b98a:	4381      	bics	r1, r0
   1b98c:	4640      	mov	r0, r8
   1b98e:	1909      	adds	r1, r1, r4
   1b990:	3010      	adds	r0, #16
   1b992:	9002      	str	r0, [sp, #8]
   1b994:	4281      	cmp	r1, r0
   1b996:	da58      	bge.n	1ba4a <_realloc_r+0x2a2>
   1b998:	07d2      	lsls	r2, r2, #31
   1b99a:	d500      	bpl.n	1b99e <_realloc_r+0x1f6>
   1b99c:	e740      	b.n	1b820 <_realloc_r+0x78>
   1b99e:	4660      	mov	r0, ip
   1b9a0:	683a      	ldr	r2, [r7, #0]
   1b9a2:	1aba      	subs	r2, r7, r2
   1b9a4:	4692      	mov	sl, r2
   1b9a6:	6852      	ldr	r2, [r2, #4]
   1b9a8:	4382      	bics	r2, r0
   1b9aa:	9802      	ldr	r0, [sp, #8]
   1b9ac:	1851      	adds	r1, r2, r1
   1b9ae:	9103      	str	r1, [sp, #12]
   1b9b0:	4288      	cmp	r0, r1
   1b9b2:	dce0      	bgt.n	1b976 <_realloc_r+0x1ce>
   1b9b4:	4653      	mov	r3, sl
   1b9b6:	4652      	mov	r2, sl
   1b9b8:	4655      	mov	r5, sl
   1b9ba:	6892      	ldr	r2, [r2, #8]
   1b9bc:	68db      	ldr	r3, [r3, #12]
   1b9be:	3508      	adds	r5, #8
   1b9c0:	60d3      	str	r3, [r2, #12]
   1b9c2:	609a      	str	r2, [r3, #8]
   1b9c4:	1f22      	subs	r2, r4, #4
   1b9c6:	2a24      	cmp	r2, #36	; 0x24
   1b9c8:	d900      	bls.n	1b9cc <_realloc_r+0x224>
   1b9ca:	e08e      	b.n	1baea <_realloc_r+0x342>
   1b9cc:	2a13      	cmp	r2, #19
   1b9ce:	d800      	bhi.n	1b9d2 <_realloc_r+0x22a>
   1b9d0:	e088      	b.n	1bae4 <_realloc_r+0x33c>
   1b9d2:	4653      	mov	r3, sl
   1b9d4:	6831      	ldr	r1, [r6, #0]
   1b9d6:	6099      	str	r1, [r3, #8]
   1b9d8:	6871      	ldr	r1, [r6, #4]
   1b9da:	60d9      	str	r1, [r3, #12]
   1b9dc:	2a1b      	cmp	r2, #27
   1b9de:	d900      	bls.n	1b9e2 <_realloc_r+0x23a>
   1b9e0:	e088      	b.n	1baf4 <_realloc_r+0x34c>
   1b9e2:	0032      	movs	r2, r6
   1b9e4:	3310      	adds	r3, #16
   1b9e6:	3208      	adds	r2, #8
   1b9e8:	6811      	ldr	r1, [r2, #0]
   1b9ea:	6019      	str	r1, [r3, #0]
   1b9ec:	6851      	ldr	r1, [r2, #4]
   1b9ee:	6059      	str	r1, [r3, #4]
   1b9f0:	6892      	ldr	r2, [r2, #8]
   1b9f2:	609a      	str	r2, [r3, #8]
   1b9f4:	4651      	mov	r1, sl
   1b9f6:	465b      	mov	r3, fp
   1b9f8:	4642      	mov	r2, r8
   1b9fa:	4441      	add	r1, r8
   1b9fc:	6099      	str	r1, [r3, #8]
   1b9fe:	9b03      	ldr	r3, [sp, #12]
   1ba00:	9801      	ldr	r0, [sp, #4]
   1ba02:	1a9a      	subs	r2, r3, r2
   1ba04:	2301      	movs	r3, #1
   1ba06:	431a      	orrs	r2, r3
   1ba08:	604a      	str	r2, [r1, #4]
   1ba0a:	4652      	mov	r2, sl
   1ba0c:	6852      	ldr	r2, [r2, #4]
   1ba0e:	4013      	ands	r3, r2
   1ba10:	4642      	mov	r2, r8
   1ba12:	4313      	orrs	r3, r2
   1ba14:	4652      	mov	r2, sl
   1ba16:	6053      	str	r3, [r2, #4]
   1ba18:	f7ff fb76 	bl	1b108 <__malloc_unlock>
   1ba1c:	e743      	b.n	1b8a6 <_realloc_r+0xfe>
   1ba1e:	6833      	ldr	r3, [r6, #0]
   1ba20:	6003      	str	r3, [r0, #0]
   1ba22:	6873      	ldr	r3, [r6, #4]
   1ba24:	6043      	str	r3, [r0, #4]
   1ba26:	2a1b      	cmp	r2, #27
   1ba28:	d82d      	bhi.n	1ba86 <_realloc_r+0x2de>
   1ba2a:	0003      	movs	r3, r0
   1ba2c:	0032      	movs	r2, r6
   1ba2e:	3308      	adds	r3, #8
   1ba30:	3208      	adds	r2, #8
   1ba32:	e70d      	b.n	1b850 <_realloc_r+0xa8>
   1ba34:	002b      	movs	r3, r5
   1ba36:	0032      	movs	r2, r6
   1ba38:	6811      	ldr	r1, [r2, #0]
   1ba3a:	465c      	mov	r4, fp
   1ba3c:	6019      	str	r1, [r3, #0]
   1ba3e:	6851      	ldr	r1, [r2, #4]
   1ba40:	46d1      	mov	r9, sl
   1ba42:	6059      	str	r1, [r3, #4]
   1ba44:	6892      	ldr	r2, [r2, #8]
   1ba46:	609a      	str	r2, [r3, #8]
   1ba48:	e71b      	b.n	1b882 <_realloc_r+0xda>
   1ba4a:	4643      	mov	r3, r8
   1ba4c:	18fa      	adds	r2, r7, r3
   1ba4e:	465b      	mov	r3, fp
   1ba50:	609a      	str	r2, [r3, #8]
   1ba52:	4643      	mov	r3, r8
   1ba54:	1ac9      	subs	r1, r1, r3
   1ba56:	2301      	movs	r3, #1
   1ba58:	4319      	orrs	r1, r3
   1ba5a:	6051      	str	r1, [r2, #4]
   1ba5c:	687a      	ldr	r2, [r7, #4]
   1ba5e:	9801      	ldr	r0, [sp, #4]
   1ba60:	4013      	ands	r3, r2
   1ba62:	4642      	mov	r2, r8
   1ba64:	4313      	orrs	r3, r2
   1ba66:	607b      	str	r3, [r7, #4]
   1ba68:	f7ff fb4e 	bl	1b108 <__malloc_unlock>
   1ba6c:	0035      	movs	r5, r6
   1ba6e:	e71a      	b.n	1b8a6 <_realloc_r+0xfe>
   1ba70:	0031      	movs	r1, r6
   1ba72:	f7ff faf1 	bl	1b058 <memmove>
   1ba76:	e6f1      	b.n	1b85c <_realloc_r+0xb4>
   1ba78:	0031      	movs	r1, r6
   1ba7a:	0028      	movs	r0, r5
   1ba7c:	f7ff faec 	bl	1b058 <memmove>
   1ba80:	465c      	mov	r4, fp
   1ba82:	46d1      	mov	r9, sl
   1ba84:	e6fd      	b.n	1b882 <_realloc_r+0xda>
   1ba86:	68b3      	ldr	r3, [r6, #8]
   1ba88:	6083      	str	r3, [r0, #8]
   1ba8a:	68f3      	ldr	r3, [r6, #12]
   1ba8c:	60c3      	str	r3, [r0, #12]
   1ba8e:	2a24      	cmp	r2, #36	; 0x24
   1ba90:	d015      	beq.n	1babe <_realloc_r+0x316>
   1ba92:	0003      	movs	r3, r0
   1ba94:	0032      	movs	r2, r6
   1ba96:	3310      	adds	r3, #16
   1ba98:	3210      	adds	r2, #16
   1ba9a:	e6d9      	b.n	1b850 <_realloc_r+0xa8>
   1ba9c:	6853      	ldr	r3, [r2, #4]
   1ba9e:	2203      	movs	r2, #3
   1baa0:	4393      	bics	r3, r2
   1baa2:	18e4      	adds	r4, r4, r3
   1baa4:	0035      	movs	r5, r6
   1baa6:	e6ec      	b.n	1b882 <_realloc_r+0xda>
   1baa8:	4653      	mov	r3, sl
   1baaa:	68b1      	ldr	r1, [r6, #8]
   1baac:	6119      	str	r1, [r3, #16]
   1baae:	68f1      	ldr	r1, [r6, #12]
   1bab0:	6159      	str	r1, [r3, #20]
   1bab2:	2a24      	cmp	r2, #36	; 0x24
   1bab4:	d00c      	beq.n	1bad0 <_realloc_r+0x328>
   1bab6:	0032      	movs	r2, r6
   1bab8:	3318      	adds	r3, #24
   1baba:	3210      	adds	r2, #16
   1babc:	e7bc      	b.n	1ba38 <_realloc_r+0x290>
   1babe:	6933      	ldr	r3, [r6, #16]
   1bac0:	0032      	movs	r2, r6
   1bac2:	6103      	str	r3, [r0, #16]
   1bac4:	0003      	movs	r3, r0
   1bac6:	6971      	ldr	r1, [r6, #20]
   1bac8:	3318      	adds	r3, #24
   1baca:	3218      	adds	r2, #24
   1bacc:	6141      	str	r1, [r0, #20]
   1bace:	e6bf      	b.n	1b850 <_realloc_r+0xa8>
   1bad0:	4653      	mov	r3, sl
   1bad2:	6932      	ldr	r2, [r6, #16]
   1bad4:	4651      	mov	r1, sl
   1bad6:	619a      	str	r2, [r3, #24]
   1bad8:	0032      	movs	r2, r6
   1bada:	6970      	ldr	r0, [r6, #20]
   1badc:	3320      	adds	r3, #32
   1bade:	3218      	adds	r2, #24
   1bae0:	61c8      	str	r0, [r1, #28]
   1bae2:	e7a9      	b.n	1ba38 <_realloc_r+0x290>
   1bae4:	002b      	movs	r3, r5
   1bae6:	0032      	movs	r2, r6
   1bae8:	e77e      	b.n	1b9e8 <_realloc_r+0x240>
   1baea:	0031      	movs	r1, r6
   1baec:	0028      	movs	r0, r5
   1baee:	f7ff fab3 	bl	1b058 <memmove>
   1baf2:	e77f      	b.n	1b9f4 <_realloc_r+0x24c>
   1baf4:	4653      	mov	r3, sl
   1baf6:	68b1      	ldr	r1, [r6, #8]
   1baf8:	6119      	str	r1, [r3, #16]
   1bafa:	68f1      	ldr	r1, [r6, #12]
   1bafc:	6159      	str	r1, [r3, #20]
   1bafe:	2a24      	cmp	r2, #36	; 0x24
   1bb00:	d003      	beq.n	1bb0a <_realloc_r+0x362>
   1bb02:	0032      	movs	r2, r6
   1bb04:	3318      	adds	r3, #24
   1bb06:	3210      	adds	r2, #16
   1bb08:	e76e      	b.n	1b9e8 <_realloc_r+0x240>
   1bb0a:	4653      	mov	r3, sl
   1bb0c:	6932      	ldr	r2, [r6, #16]
   1bb0e:	4651      	mov	r1, sl
   1bb10:	619a      	str	r2, [r3, #24]
   1bb12:	0032      	movs	r2, r6
   1bb14:	6970      	ldr	r0, [r6, #20]
   1bb16:	3320      	adds	r3, #32
   1bb18:	3218      	adds	r2, #24
   1bb1a:	61c8      	str	r0, [r1, #28]
   1bb1c:	e764      	b.n	1b9e8 <_realloc_r+0x240>
   1bb1e:	46c0      	nop			; (mov r8, r8)
   1bb20:	20000600 	.word	0x20000600

0001bb24 <_sbrk_r>:
   1bb24:	2300      	movs	r3, #0
   1bb26:	b570      	push	{r4, r5, r6, lr}
   1bb28:	4c06      	ldr	r4, [pc, #24]	; (1bb44 <_sbrk_r+0x20>)
   1bb2a:	0005      	movs	r5, r0
   1bb2c:	0008      	movs	r0, r1
   1bb2e:	6023      	str	r3, [r4, #0]
   1bb30:	f7e7 ff98 	bl	3a64 <_sbrk>
   1bb34:	1c43      	adds	r3, r0, #1
   1bb36:	d000      	beq.n	1bb3a <_sbrk_r+0x16>
   1bb38:	bd70      	pop	{r4, r5, r6, pc}
   1bb3a:	6823      	ldr	r3, [r4, #0]
   1bb3c:	2b00      	cmp	r3, #0
   1bb3e:	d0fb      	beq.n	1bb38 <_sbrk_r+0x14>
   1bb40:	602b      	str	r3, [r5, #0]
   1bb42:	e7f9      	b.n	1bb38 <_sbrk_r+0x14>
   1bb44:	200025c0 	.word	0x200025c0

0001bb48 <__sread>:
   1bb48:	b570      	push	{r4, r5, r6, lr}
   1bb4a:	000c      	movs	r4, r1
   1bb4c:	250e      	movs	r5, #14
   1bb4e:	5f49      	ldrsh	r1, [r1, r5]
   1bb50:	f000 fb18 	bl	1c184 <_read_r>
   1bb54:	2800      	cmp	r0, #0
   1bb56:	db03      	blt.n	1bb60 <__sread+0x18>
   1bb58:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1bb5a:	181b      	adds	r3, r3, r0
   1bb5c:	6523      	str	r3, [r4, #80]	; 0x50
   1bb5e:	bd70      	pop	{r4, r5, r6, pc}
   1bb60:	89a3      	ldrh	r3, [r4, #12]
   1bb62:	4a02      	ldr	r2, [pc, #8]	; (1bb6c <__sread+0x24>)
   1bb64:	4013      	ands	r3, r2
   1bb66:	81a3      	strh	r3, [r4, #12]
   1bb68:	e7f9      	b.n	1bb5e <__sread+0x16>
   1bb6a:	46c0      	nop			; (mov r8, r8)
   1bb6c:	ffffefff 	.word	0xffffefff

0001bb70 <__swrite>:
   1bb70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1bb72:	0016      	movs	r6, r2
   1bb74:	001f      	movs	r7, r3
   1bb76:	220c      	movs	r2, #12
   1bb78:	5e8b      	ldrsh	r3, [r1, r2]
   1bb7a:	0005      	movs	r5, r0
   1bb7c:	000c      	movs	r4, r1
   1bb7e:	05da      	lsls	r2, r3, #23
   1bb80:	d507      	bpl.n	1bb92 <__swrite+0x22>
   1bb82:	230e      	movs	r3, #14
   1bb84:	5ec9      	ldrsh	r1, [r1, r3]
   1bb86:	2200      	movs	r2, #0
   1bb88:	2302      	movs	r3, #2
   1bb8a:	f000 fae7 	bl	1c15c <_lseek_r>
   1bb8e:	220c      	movs	r2, #12
   1bb90:	5ea3      	ldrsh	r3, [r4, r2]
   1bb92:	4a05      	ldr	r2, [pc, #20]	; (1bba8 <__swrite+0x38>)
   1bb94:	0028      	movs	r0, r5
   1bb96:	4013      	ands	r3, r2
   1bb98:	81a3      	strh	r3, [r4, #12]
   1bb9a:	0032      	movs	r2, r6
   1bb9c:	230e      	movs	r3, #14
   1bb9e:	5ee1      	ldrsh	r1, [r4, r3]
   1bba0:	003b      	movs	r3, r7
   1bba2:	f000 f909 	bl	1bdb8 <_write_r>
   1bba6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1bba8:	ffffefff 	.word	0xffffefff

0001bbac <__sseek>:
   1bbac:	b570      	push	{r4, r5, r6, lr}
   1bbae:	000c      	movs	r4, r1
   1bbb0:	250e      	movs	r5, #14
   1bbb2:	5f49      	ldrsh	r1, [r1, r5]
   1bbb4:	f000 fad2 	bl	1c15c <_lseek_r>
   1bbb8:	1c43      	adds	r3, r0, #1
   1bbba:	d006      	beq.n	1bbca <__sseek+0x1e>
   1bbbc:	2380      	movs	r3, #128	; 0x80
   1bbbe:	89a2      	ldrh	r2, [r4, #12]
   1bbc0:	015b      	lsls	r3, r3, #5
   1bbc2:	4313      	orrs	r3, r2
   1bbc4:	81a3      	strh	r3, [r4, #12]
   1bbc6:	6520      	str	r0, [r4, #80]	; 0x50
   1bbc8:	bd70      	pop	{r4, r5, r6, pc}
   1bbca:	89a3      	ldrh	r3, [r4, #12]
   1bbcc:	4a01      	ldr	r2, [pc, #4]	; (1bbd4 <__sseek+0x28>)
   1bbce:	4013      	ands	r3, r2
   1bbd0:	81a3      	strh	r3, [r4, #12]
   1bbd2:	e7f9      	b.n	1bbc8 <__sseek+0x1c>
   1bbd4:	ffffefff 	.word	0xffffefff

0001bbd8 <__sclose>:
   1bbd8:	b510      	push	{r4, lr}
   1bbda:	230e      	movs	r3, #14
   1bbdc:	5ec9      	ldrsh	r1, [r1, r3]
   1bbde:	f000 f9a5 	bl	1bf2c <_close_r>
   1bbe2:	bd10      	pop	{r4, pc}

0001bbe4 <__ssprint_r>:
   1bbe4:	b5f0      	push	{r4, r5, r6, r7, lr}
   1bbe6:	4657      	mov	r7, sl
   1bbe8:	464e      	mov	r6, r9
   1bbea:	46de      	mov	lr, fp
   1bbec:	4645      	mov	r5, r8
   1bbee:	b5e0      	push	{r5, r6, r7, lr}
   1bbf0:	6893      	ldr	r3, [r2, #8]
   1bbf2:	b083      	sub	sp, #12
   1bbf4:	9001      	str	r0, [sp, #4]
   1bbf6:	000e      	movs	r6, r1
   1bbf8:	4692      	mov	sl, r2
   1bbfa:	2b00      	cmp	r3, #0
   1bbfc:	d070      	beq.n	1bce0 <__ssprint_r+0xfc>
   1bbfe:	688d      	ldr	r5, [r1, #8]
   1bc00:	6813      	ldr	r3, [r2, #0]
   1bc02:	002c      	movs	r4, r5
   1bc04:	6808      	ldr	r0, [r1, #0]
   1bc06:	001d      	movs	r5, r3
   1bc08:	e046      	b.n	1bc98 <__ssprint_r+0xb4>
   1bc0a:	2290      	movs	r2, #144	; 0x90
   1bc0c:	89b3      	ldrh	r3, [r6, #12]
   1bc0e:	00d2      	lsls	r2, r2, #3
   1bc10:	4213      	tst	r3, r2
   1bc12:	d030      	beq.n	1bc76 <__ssprint_r+0x92>
   1bc14:	6931      	ldr	r1, [r6, #16]
   1bc16:	1a42      	subs	r2, r0, r1
   1bc18:	4693      	mov	fp, r2
   1bc1a:	6970      	ldr	r0, [r6, #20]
   1bc1c:	0042      	lsls	r2, r0, #1
   1bc1e:	1812      	adds	r2, r2, r0
   1bc20:	0fd0      	lsrs	r0, r2, #31
   1bc22:	1882      	adds	r2, r0, r2
   1bc24:	1052      	asrs	r2, r2, #1
   1bc26:	4690      	mov	r8, r2
   1bc28:	465a      	mov	r2, fp
   1bc2a:	1c50      	adds	r0, r2, #1
   1bc2c:	19c0      	adds	r0, r0, r7
   1bc2e:	4642      	mov	r2, r8
   1bc30:	4540      	cmp	r0, r8
   1bc32:	d901      	bls.n	1bc38 <__ssprint_r+0x54>
   1bc34:	4680      	mov	r8, r0
   1bc36:	0002      	movs	r2, r0
   1bc38:	2080      	movs	r0, #128	; 0x80
   1bc3a:	00c0      	lsls	r0, r0, #3
   1bc3c:	4203      	tst	r3, r0
   1bc3e:	d038      	beq.n	1bcb2 <__ssprint_r+0xce>
   1bc40:	0011      	movs	r1, r2
   1bc42:	9801      	ldr	r0, [sp, #4]
   1bc44:	f7fe fefe 	bl	1aa44 <_malloc_r>
   1bc48:	1e04      	subs	r4, r0, #0
   1bc4a:	d054      	beq.n	1bcf6 <__ssprint_r+0x112>
   1bc4c:	465a      	mov	r2, fp
   1bc4e:	6931      	ldr	r1, [r6, #16]
   1bc50:	f7fa f814 	bl	15c7c <memcpy>
   1bc54:	89b3      	ldrh	r3, [r6, #12]
   1bc56:	4a2a      	ldr	r2, [pc, #168]	; (1bd00 <__ssprint_r+0x11c>)
   1bc58:	4013      	ands	r3, r2
   1bc5a:	2280      	movs	r2, #128	; 0x80
   1bc5c:	4313      	orrs	r3, r2
   1bc5e:	81b3      	strh	r3, [r6, #12]
   1bc60:	4643      	mov	r3, r8
   1bc62:	0020      	movs	r0, r4
   1bc64:	465a      	mov	r2, fp
   1bc66:	6134      	str	r4, [r6, #16]
   1bc68:	46b8      	mov	r8, r7
   1bc6a:	003c      	movs	r4, r7
   1bc6c:	4458      	add	r0, fp
   1bc6e:	6173      	str	r3, [r6, #20]
   1bc70:	1a9b      	subs	r3, r3, r2
   1bc72:	6030      	str	r0, [r6, #0]
   1bc74:	60b3      	str	r3, [r6, #8]
   1bc76:	4642      	mov	r2, r8
   1bc78:	4649      	mov	r1, r9
   1bc7a:	f7ff f9ed 	bl	1b058 <memmove>
   1bc7e:	68b3      	ldr	r3, [r6, #8]
   1bc80:	1b1c      	subs	r4, r3, r4
   1bc82:	6833      	ldr	r3, [r6, #0]
   1bc84:	60b4      	str	r4, [r6, #8]
   1bc86:	4443      	add	r3, r8
   1bc88:	6033      	str	r3, [r6, #0]
   1bc8a:	0018      	movs	r0, r3
   1bc8c:	4653      	mov	r3, sl
   1bc8e:	689b      	ldr	r3, [r3, #8]
   1bc90:	1bdf      	subs	r7, r3, r7
   1bc92:	4653      	mov	r3, sl
   1bc94:	609f      	str	r7, [r3, #8]
   1bc96:	d023      	beq.n	1bce0 <__ssprint_r+0xfc>
   1bc98:	686f      	ldr	r7, [r5, #4]
   1bc9a:	002b      	movs	r3, r5
   1bc9c:	3508      	adds	r5, #8
   1bc9e:	2f00      	cmp	r7, #0
   1bca0:	d0fa      	beq.n	1bc98 <__ssprint_r+0xb4>
   1bca2:	681b      	ldr	r3, [r3, #0]
   1bca4:	46a0      	mov	r8, r4
   1bca6:	4699      	mov	r9, r3
   1bca8:	42a7      	cmp	r7, r4
   1bcaa:	d2ae      	bcs.n	1bc0a <__ssprint_r+0x26>
   1bcac:	003c      	movs	r4, r7
   1bcae:	46b8      	mov	r8, r7
   1bcb0:	e7e1      	b.n	1bc76 <__ssprint_r+0x92>
   1bcb2:	9801      	ldr	r0, [sp, #4]
   1bcb4:	f7ff fd78 	bl	1b7a8 <_realloc_r>
   1bcb8:	1e04      	subs	r4, r0, #0
   1bcba:	d1d1      	bne.n	1bc60 <__ssprint_r+0x7c>
   1bcbc:	9c01      	ldr	r4, [sp, #4]
   1bcbe:	6931      	ldr	r1, [r6, #16]
   1bcc0:	0020      	movs	r0, r4
   1bcc2:	f7fe fb91 	bl	1a3e8 <_free_r>
   1bcc6:	230c      	movs	r3, #12
   1bcc8:	6023      	str	r3, [r4, #0]
   1bcca:	2240      	movs	r2, #64	; 0x40
   1bccc:	89b3      	ldrh	r3, [r6, #12]
   1bcce:	2001      	movs	r0, #1
   1bcd0:	4313      	orrs	r3, r2
   1bcd2:	81b3      	strh	r3, [r6, #12]
   1bcd4:	4652      	mov	r2, sl
   1bcd6:	2300      	movs	r3, #0
   1bcd8:	4240      	negs	r0, r0
   1bcda:	6093      	str	r3, [r2, #8]
   1bcdc:	6053      	str	r3, [r2, #4]
   1bcde:	e003      	b.n	1bce8 <__ssprint_r+0x104>
   1bce0:	2300      	movs	r3, #0
   1bce2:	4652      	mov	r2, sl
   1bce4:	2000      	movs	r0, #0
   1bce6:	6053      	str	r3, [r2, #4]
   1bce8:	b003      	add	sp, #12
   1bcea:	bc3c      	pop	{r2, r3, r4, r5}
   1bcec:	4690      	mov	r8, r2
   1bcee:	4699      	mov	r9, r3
   1bcf0:	46a2      	mov	sl, r4
   1bcf2:	46ab      	mov	fp, r5
   1bcf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1bcf6:	230c      	movs	r3, #12
   1bcf8:	9a01      	ldr	r2, [sp, #4]
   1bcfa:	6013      	str	r3, [r2, #0]
   1bcfc:	e7e5      	b.n	1bcca <__ssprint_r+0xe6>
   1bcfe:	46c0      	nop			; (mov r8, r8)
   1bd00:	fffffb7f 	.word	0xfffffb7f

0001bd04 <__sprint_r.part.0>:
   1bd04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1bd06:	464e      	mov	r6, r9
   1bd08:	4645      	mov	r5, r8
   1bd0a:	46de      	mov	lr, fp
   1bd0c:	4657      	mov	r7, sl
   1bd0e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   1bd10:	b5e0      	push	{r5, r6, r7, lr}
   1bd12:	4680      	mov	r8, r0
   1bd14:	000e      	movs	r6, r1
   1bd16:	4691      	mov	r9, r2
   1bd18:	049b      	lsls	r3, r3, #18
   1bd1a:	d531      	bpl.n	1bd80 <__sprint_r.part.0+0x7c>
   1bd1c:	6813      	ldr	r3, [r2, #0]
   1bd1e:	469a      	mov	sl, r3
   1bd20:	6893      	ldr	r3, [r2, #8]
   1bd22:	2b00      	cmp	r3, #0
   1bd24:	d02a      	beq.n	1bd7c <__sprint_r.part.0+0x78>
   1bd26:	4652      	mov	r2, sl
   1bd28:	6852      	ldr	r2, [r2, #4]
   1bd2a:	2500      	movs	r5, #0
   1bd2c:	4693      	mov	fp, r2
   1bd2e:	0897      	lsrs	r7, r2, #2
   1bd30:	4652      	mov	r2, sl
   1bd32:	6814      	ldr	r4, [r2, #0]
   1bd34:	d104      	bne.n	1bd40 <__sprint_r.part.0+0x3c>
   1bd36:	e016      	b.n	1bd66 <__sprint_r.part.0+0x62>
   1bd38:	3501      	adds	r5, #1
   1bd3a:	3404      	adds	r4, #4
   1bd3c:	42af      	cmp	r7, r5
   1bd3e:	d010      	beq.n	1bd62 <__sprint_r.part.0+0x5e>
   1bd40:	0032      	movs	r2, r6
   1bd42:	6821      	ldr	r1, [r4, #0]
   1bd44:	4640      	mov	r0, r8
   1bd46:	f000 f9b5 	bl	1c0b4 <_fputwc_r>
   1bd4a:	1c43      	adds	r3, r0, #1
   1bd4c:	d1f4      	bne.n	1bd38 <__sprint_r.part.0+0x34>
   1bd4e:	464a      	mov	r2, r9
   1bd50:	2300      	movs	r3, #0
   1bd52:	6093      	str	r3, [r2, #8]
   1bd54:	6053      	str	r3, [r2, #4]
   1bd56:	bc3c      	pop	{r2, r3, r4, r5}
   1bd58:	4690      	mov	r8, r2
   1bd5a:	4699      	mov	r9, r3
   1bd5c:	46a2      	mov	sl, r4
   1bd5e:	46ab      	mov	fp, r5
   1bd60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1bd62:	464b      	mov	r3, r9
   1bd64:	689b      	ldr	r3, [r3, #8]
   1bd66:	465a      	mov	r2, fp
   1bd68:	2103      	movs	r1, #3
   1bd6a:	438a      	bics	r2, r1
   1bd6c:	1a9b      	subs	r3, r3, r2
   1bd6e:	464a      	mov	r2, r9
   1bd70:	6093      	str	r3, [r2, #8]
   1bd72:	2208      	movs	r2, #8
   1bd74:	4694      	mov	ip, r2
   1bd76:	44e2      	add	sl, ip
   1bd78:	2b00      	cmp	r3, #0
   1bd7a:	d1d4      	bne.n	1bd26 <__sprint_r.part.0+0x22>
   1bd7c:	2000      	movs	r0, #0
   1bd7e:	e7e6      	b.n	1bd4e <__sprint_r.part.0+0x4a>
   1bd80:	f7fe fc10 	bl	1a5a4 <__sfvwrite_r>
   1bd84:	e7e3      	b.n	1bd4e <__sprint_r.part.0+0x4a>
   1bd86:	46c0      	nop			; (mov r8, r8)

0001bd88 <__sprint_r>:
   1bd88:	6893      	ldr	r3, [r2, #8]
   1bd8a:	b510      	push	{r4, lr}
   1bd8c:	2b00      	cmp	r3, #0
   1bd8e:	d002      	beq.n	1bd96 <__sprint_r+0xe>
   1bd90:	f7ff ffb8 	bl	1bd04 <__sprint_r.part.0>
   1bd94:	bd10      	pop	{r4, pc}
   1bd96:	6053      	str	r3, [r2, #4]
   1bd98:	2000      	movs	r0, #0
   1bd9a:	e7fb      	b.n	1bd94 <__sprint_r+0xc>

0001bd9c <__ascii_wctomb>:
   1bd9c:	2900      	cmp	r1, #0
   1bd9e:	d004      	beq.n	1bdaa <__ascii_wctomb+0xe>
   1bda0:	2aff      	cmp	r2, #255	; 0xff
   1bda2:	d804      	bhi.n	1bdae <__ascii_wctomb+0x12>
   1bda4:	2001      	movs	r0, #1
   1bda6:	700a      	strb	r2, [r1, #0]
   1bda8:	4770      	bx	lr
   1bdaa:	2000      	movs	r0, #0
   1bdac:	e7fc      	b.n	1bda8 <__ascii_wctomb+0xc>
   1bdae:	238a      	movs	r3, #138	; 0x8a
   1bdb0:	6003      	str	r3, [r0, #0]
   1bdb2:	2001      	movs	r0, #1
   1bdb4:	4240      	negs	r0, r0
   1bdb6:	e7f7      	b.n	1bda8 <__ascii_wctomb+0xc>

0001bdb8 <_write_r>:
   1bdb8:	b570      	push	{r4, r5, r6, lr}
   1bdba:	0005      	movs	r5, r0
   1bdbc:	0008      	movs	r0, r1
   1bdbe:	0011      	movs	r1, r2
   1bdc0:	2200      	movs	r2, #0
   1bdc2:	4c06      	ldr	r4, [pc, #24]	; (1bddc <_write_r+0x24>)
   1bdc4:	6022      	str	r2, [r4, #0]
   1bdc6:	001a      	movs	r2, r3
   1bdc8:	f7e7 fe24 	bl	3a14 <_write>
   1bdcc:	1c43      	adds	r3, r0, #1
   1bdce:	d000      	beq.n	1bdd2 <_write_r+0x1a>
   1bdd0:	bd70      	pop	{r4, r5, r6, pc}
   1bdd2:	6823      	ldr	r3, [r4, #0]
   1bdd4:	2b00      	cmp	r3, #0
   1bdd6:	d0fb      	beq.n	1bdd0 <_write_r+0x18>
   1bdd8:	602b      	str	r3, [r5, #0]
   1bdda:	e7f9      	b.n	1bdd0 <_write_r+0x18>
   1bddc:	200025c0 	.word	0x200025c0

0001bde0 <__register_exitproc>:
   1bde0:	b5f0      	push	{r4, r5, r6, r7, lr}
   1bde2:	464e      	mov	r6, r9
   1bde4:	4645      	mov	r5, r8
   1bde6:	46de      	mov	lr, fp
   1bde8:	4657      	mov	r7, sl
   1bdea:	b5e0      	push	{r5, r6, r7, lr}
   1bdec:	4d36      	ldr	r5, [pc, #216]	; (1bec8 <__register_exitproc+0xe8>)
   1bdee:	b083      	sub	sp, #12
   1bdf0:	0006      	movs	r6, r0
   1bdf2:	6828      	ldr	r0, [r5, #0]
   1bdf4:	4698      	mov	r8, r3
   1bdf6:	000f      	movs	r7, r1
   1bdf8:	4691      	mov	r9, r2
   1bdfa:	f7fe fd9d 	bl	1a938 <__retarget_lock_acquire_recursive>
   1bdfe:	4b33      	ldr	r3, [pc, #204]	; (1becc <__register_exitproc+0xec>)
   1be00:	681c      	ldr	r4, [r3, #0]
   1be02:	23a4      	movs	r3, #164	; 0xa4
   1be04:	005b      	lsls	r3, r3, #1
   1be06:	58e0      	ldr	r0, [r4, r3]
   1be08:	2800      	cmp	r0, #0
   1be0a:	d052      	beq.n	1beb2 <__register_exitproc+0xd2>
   1be0c:	6843      	ldr	r3, [r0, #4]
   1be0e:	2b1f      	cmp	r3, #31
   1be10:	dc13      	bgt.n	1be3a <__register_exitproc+0x5a>
   1be12:	1c5a      	adds	r2, r3, #1
   1be14:	9201      	str	r2, [sp, #4]
   1be16:	2e00      	cmp	r6, #0
   1be18:	d128      	bne.n	1be6c <__register_exitproc+0x8c>
   1be1a:	9a01      	ldr	r2, [sp, #4]
   1be1c:	3302      	adds	r3, #2
   1be1e:	009b      	lsls	r3, r3, #2
   1be20:	6042      	str	r2, [r0, #4]
   1be22:	501f      	str	r7, [r3, r0]
   1be24:	6828      	ldr	r0, [r5, #0]
   1be26:	f7fe fd89 	bl	1a93c <__retarget_lock_release_recursive>
   1be2a:	2000      	movs	r0, #0
   1be2c:	b003      	add	sp, #12
   1be2e:	bc3c      	pop	{r2, r3, r4, r5}
   1be30:	4690      	mov	r8, r2
   1be32:	4699      	mov	r9, r3
   1be34:	46a2      	mov	sl, r4
   1be36:	46ab      	mov	fp, r5
   1be38:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1be3a:	4b25      	ldr	r3, [pc, #148]	; (1bed0 <__register_exitproc+0xf0>)
   1be3c:	2b00      	cmp	r3, #0
   1be3e:	d03d      	beq.n	1bebc <__register_exitproc+0xdc>
   1be40:	20c8      	movs	r0, #200	; 0xc8
   1be42:	0040      	lsls	r0, r0, #1
   1be44:	f7fe fdf4 	bl	1aa30 <malloc>
   1be48:	2800      	cmp	r0, #0
   1be4a:	d037      	beq.n	1bebc <__register_exitproc+0xdc>
   1be4c:	22a4      	movs	r2, #164	; 0xa4
   1be4e:	2300      	movs	r3, #0
   1be50:	0052      	lsls	r2, r2, #1
   1be52:	58a1      	ldr	r1, [r4, r2]
   1be54:	6043      	str	r3, [r0, #4]
   1be56:	6001      	str	r1, [r0, #0]
   1be58:	50a0      	str	r0, [r4, r2]
   1be5a:	3240      	adds	r2, #64	; 0x40
   1be5c:	5083      	str	r3, [r0, r2]
   1be5e:	3204      	adds	r2, #4
   1be60:	5083      	str	r3, [r0, r2]
   1be62:	3301      	adds	r3, #1
   1be64:	9301      	str	r3, [sp, #4]
   1be66:	2300      	movs	r3, #0
   1be68:	2e00      	cmp	r6, #0
   1be6a:	d0d6      	beq.n	1be1a <__register_exitproc+0x3a>
   1be6c:	009a      	lsls	r2, r3, #2
   1be6e:	4692      	mov	sl, r2
   1be70:	4482      	add	sl, r0
   1be72:	464a      	mov	r2, r9
   1be74:	2188      	movs	r1, #136	; 0x88
   1be76:	4654      	mov	r4, sl
   1be78:	5062      	str	r2, [r4, r1]
   1be7a:	22c4      	movs	r2, #196	; 0xc4
   1be7c:	0052      	lsls	r2, r2, #1
   1be7e:	4691      	mov	r9, r2
   1be80:	4481      	add	r9, r0
   1be82:	464a      	mov	r2, r9
   1be84:	3987      	subs	r1, #135	; 0x87
   1be86:	4099      	lsls	r1, r3
   1be88:	6812      	ldr	r2, [r2, #0]
   1be8a:	468b      	mov	fp, r1
   1be8c:	430a      	orrs	r2, r1
   1be8e:	4694      	mov	ip, r2
   1be90:	464a      	mov	r2, r9
   1be92:	4661      	mov	r1, ip
   1be94:	6011      	str	r1, [r2, #0]
   1be96:	2284      	movs	r2, #132	; 0x84
   1be98:	4641      	mov	r1, r8
   1be9a:	0052      	lsls	r2, r2, #1
   1be9c:	50a1      	str	r1, [r4, r2]
   1be9e:	2e02      	cmp	r6, #2
   1bea0:	d1bb      	bne.n	1be1a <__register_exitproc+0x3a>
   1bea2:	0002      	movs	r2, r0
   1bea4:	465c      	mov	r4, fp
   1bea6:	328d      	adds	r2, #141	; 0x8d
   1bea8:	32ff      	adds	r2, #255	; 0xff
   1beaa:	6811      	ldr	r1, [r2, #0]
   1beac:	430c      	orrs	r4, r1
   1beae:	6014      	str	r4, [r2, #0]
   1beb0:	e7b3      	b.n	1be1a <__register_exitproc+0x3a>
   1beb2:	0020      	movs	r0, r4
   1beb4:	304d      	adds	r0, #77	; 0x4d
   1beb6:	30ff      	adds	r0, #255	; 0xff
   1beb8:	50e0      	str	r0, [r4, r3]
   1beba:	e7a7      	b.n	1be0c <__register_exitproc+0x2c>
   1bebc:	6828      	ldr	r0, [r5, #0]
   1bebe:	f7fe fd3d 	bl	1a93c <__retarget_lock_release_recursive>
   1bec2:	2001      	movs	r0, #1
   1bec4:	4240      	negs	r0, r0
   1bec6:	e7b1      	b.n	1be2c <__register_exitproc+0x4c>
   1bec8:	20000490 	.word	0x20000490
   1becc:	0001dc14 	.word	0x0001dc14
   1bed0:	0001aa31 	.word	0x0001aa31

0001bed4 <_calloc_r>:
   1bed4:	b510      	push	{r4, lr}
   1bed6:	4351      	muls	r1, r2
   1bed8:	f7fe fdb4 	bl	1aa44 <_malloc_r>
   1bedc:	1e04      	subs	r4, r0, #0
   1bede:	d01c      	beq.n	1bf1a <_calloc_r+0x46>
   1bee0:	0003      	movs	r3, r0
   1bee2:	3b08      	subs	r3, #8
   1bee4:	685a      	ldr	r2, [r3, #4]
   1bee6:	2303      	movs	r3, #3
   1bee8:	439a      	bics	r2, r3
   1beea:	3a04      	subs	r2, #4
   1beec:	2a24      	cmp	r2, #36	; 0x24
   1beee:	d816      	bhi.n	1bf1e <_calloc_r+0x4a>
   1bef0:	0003      	movs	r3, r0
   1bef2:	2a13      	cmp	r2, #19
   1bef4:	d90d      	bls.n	1bf12 <_calloc_r+0x3e>
   1bef6:	2100      	movs	r1, #0
   1bef8:	3308      	adds	r3, #8
   1befa:	6001      	str	r1, [r0, #0]
   1befc:	6041      	str	r1, [r0, #4]
   1befe:	2a1b      	cmp	r2, #27
   1bf00:	d907      	bls.n	1bf12 <_calloc_r+0x3e>
   1bf02:	6081      	str	r1, [r0, #8]
   1bf04:	60c1      	str	r1, [r0, #12]
   1bf06:	2a24      	cmp	r2, #36	; 0x24
   1bf08:	d10d      	bne.n	1bf26 <_calloc_r+0x52>
   1bf0a:	0003      	movs	r3, r0
   1bf0c:	6101      	str	r1, [r0, #16]
   1bf0e:	3318      	adds	r3, #24
   1bf10:	6141      	str	r1, [r0, #20]
   1bf12:	2200      	movs	r2, #0
   1bf14:	601a      	str	r2, [r3, #0]
   1bf16:	605a      	str	r2, [r3, #4]
   1bf18:	609a      	str	r2, [r3, #8]
   1bf1a:	0020      	movs	r0, r4
   1bf1c:	bd10      	pop	{r4, pc}
   1bf1e:	2100      	movs	r1, #0
   1bf20:	f7f9 feee 	bl	15d00 <memset>
   1bf24:	e7f9      	b.n	1bf1a <_calloc_r+0x46>
   1bf26:	0003      	movs	r3, r0
   1bf28:	3310      	adds	r3, #16
   1bf2a:	e7f2      	b.n	1bf12 <_calloc_r+0x3e>

0001bf2c <_close_r>:
   1bf2c:	2300      	movs	r3, #0
   1bf2e:	b570      	push	{r4, r5, r6, lr}
   1bf30:	4c06      	ldr	r4, [pc, #24]	; (1bf4c <_close_r+0x20>)
   1bf32:	0005      	movs	r5, r0
   1bf34:	0008      	movs	r0, r1
   1bf36:	6023      	str	r3, [r4, #0]
   1bf38:	f7e7 fda6 	bl	3a88 <_close>
   1bf3c:	1c43      	adds	r3, r0, #1
   1bf3e:	d000      	beq.n	1bf42 <_close_r+0x16>
   1bf40:	bd70      	pop	{r4, r5, r6, pc}
   1bf42:	6823      	ldr	r3, [r4, #0]
   1bf44:	2b00      	cmp	r3, #0
   1bf46:	d0fb      	beq.n	1bf40 <_close_r+0x14>
   1bf48:	602b      	str	r3, [r5, #0]
   1bf4a:	e7f9      	b.n	1bf40 <_close_r+0x14>
   1bf4c:	200025c0 	.word	0x200025c0

0001bf50 <_fclose_r>:
   1bf50:	b570      	push	{r4, r5, r6, lr}
   1bf52:	0005      	movs	r5, r0
   1bf54:	1e0c      	subs	r4, r1, #0
   1bf56:	d040      	beq.n	1bfda <_fclose_r+0x8a>
   1bf58:	2800      	cmp	r0, #0
   1bf5a:	d002      	beq.n	1bf62 <_fclose_r+0x12>
   1bf5c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   1bf5e:	2b00      	cmp	r3, #0
   1bf60:	d03e      	beq.n	1bfe0 <_fclose_r+0x90>
   1bf62:	2601      	movs	r6, #1
   1bf64:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1bf66:	4233      	tst	r3, r6
   1bf68:	d133      	bne.n	1bfd2 <_fclose_r+0x82>
   1bf6a:	89a3      	ldrh	r3, [r4, #12]
   1bf6c:	059b      	lsls	r3, r3, #22
   1bf6e:	d543      	bpl.n	1bff8 <_fclose_r+0xa8>
   1bf70:	0021      	movs	r1, r4
   1bf72:	0028      	movs	r0, r5
   1bf74:	f7fe f88c 	bl	1a090 <__sflush_r>
   1bf78:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   1bf7a:	0006      	movs	r6, r0
   1bf7c:	2b00      	cmp	r3, #0
   1bf7e:	d004      	beq.n	1bf8a <_fclose_r+0x3a>
   1bf80:	69e1      	ldr	r1, [r4, #28]
   1bf82:	0028      	movs	r0, r5
   1bf84:	4798      	blx	r3
   1bf86:	2800      	cmp	r0, #0
   1bf88:	db44      	blt.n	1c014 <_fclose_r+0xc4>
   1bf8a:	89a3      	ldrh	r3, [r4, #12]
   1bf8c:	061b      	lsls	r3, r3, #24
   1bf8e:	d42a      	bmi.n	1bfe6 <_fclose_r+0x96>
   1bf90:	6b21      	ldr	r1, [r4, #48]	; 0x30
   1bf92:	2900      	cmp	r1, #0
   1bf94:	d008      	beq.n	1bfa8 <_fclose_r+0x58>
   1bf96:	0023      	movs	r3, r4
   1bf98:	3340      	adds	r3, #64	; 0x40
   1bf9a:	4299      	cmp	r1, r3
   1bf9c:	d002      	beq.n	1bfa4 <_fclose_r+0x54>
   1bf9e:	0028      	movs	r0, r5
   1bfa0:	f7fe fa22 	bl	1a3e8 <_free_r>
   1bfa4:	2300      	movs	r3, #0
   1bfa6:	6323      	str	r3, [r4, #48]	; 0x30
   1bfa8:	6c61      	ldr	r1, [r4, #68]	; 0x44
   1bfaa:	2900      	cmp	r1, #0
   1bfac:	d004      	beq.n	1bfb8 <_fclose_r+0x68>
   1bfae:	0028      	movs	r0, r5
   1bfb0:	f7fe fa1a 	bl	1a3e8 <_free_r>
   1bfb4:	2300      	movs	r3, #0
   1bfb6:	6463      	str	r3, [r4, #68]	; 0x44
   1bfb8:	f7fe f99c 	bl	1a2f4 <__sfp_lock_acquire>
   1bfbc:	2300      	movs	r3, #0
   1bfbe:	81a3      	strh	r3, [r4, #12]
   1bfc0:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1bfc2:	07db      	lsls	r3, r3, #31
   1bfc4:	d514      	bpl.n	1bff0 <_fclose_r+0xa0>
   1bfc6:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1bfc8:	f7fe fcb4 	bl	1a934 <__retarget_lock_close_recursive>
   1bfcc:	f7fe f99a 	bl	1a304 <__sfp_lock_release>
   1bfd0:	e004      	b.n	1bfdc <_fclose_r+0x8c>
   1bfd2:	220c      	movs	r2, #12
   1bfd4:	5ea3      	ldrsh	r3, [r4, r2]
   1bfd6:	2b00      	cmp	r3, #0
   1bfd8:	d1ca      	bne.n	1bf70 <_fclose_r+0x20>
   1bfda:	2600      	movs	r6, #0
   1bfdc:	0030      	movs	r0, r6
   1bfde:	bd70      	pop	{r4, r5, r6, pc}
   1bfe0:	f7fe f958 	bl	1a294 <__sinit>
   1bfe4:	e7bd      	b.n	1bf62 <_fclose_r+0x12>
   1bfe6:	6921      	ldr	r1, [r4, #16]
   1bfe8:	0028      	movs	r0, r5
   1bfea:	f7fe f9fd 	bl	1a3e8 <_free_r>
   1bfee:	e7cf      	b.n	1bf90 <_fclose_r+0x40>
   1bff0:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1bff2:	f7fe fca3 	bl	1a93c <__retarget_lock_release_recursive>
   1bff6:	e7e6      	b.n	1bfc6 <_fclose_r+0x76>
   1bff8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1bffa:	f7fe fc9d 	bl	1a938 <__retarget_lock_acquire_recursive>
   1bffe:	220c      	movs	r2, #12
   1c000:	5ea3      	ldrsh	r3, [r4, r2]
   1c002:	2b00      	cmp	r3, #0
   1c004:	d1b4      	bne.n	1bf70 <_fclose_r+0x20>
   1c006:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1c008:	401e      	ands	r6, r3
   1c00a:	d1e6      	bne.n	1bfda <_fclose_r+0x8a>
   1c00c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1c00e:	f7fe fc95 	bl	1a93c <__retarget_lock_release_recursive>
   1c012:	e7e3      	b.n	1bfdc <_fclose_r+0x8c>
   1c014:	2601      	movs	r6, #1
   1c016:	4276      	negs	r6, r6
   1c018:	e7b7      	b.n	1bf8a <_fclose_r+0x3a>
   1c01a:	46c0      	nop			; (mov r8, r8)

0001c01c <__fputwc>:
   1c01c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1c01e:	46ce      	mov	lr, r9
   1c020:	4647      	mov	r7, r8
   1c022:	b580      	push	{r7, lr}
   1c024:	b085      	sub	sp, #20
   1c026:	4680      	mov	r8, r0
   1c028:	4689      	mov	r9, r1
   1c02a:	0014      	movs	r4, r2
   1c02c:	f7fe fc62 	bl	1a8f4 <__locale_mb_cur_max>
   1c030:	2801      	cmp	r0, #1
   1c032:	d031      	beq.n	1c098 <__fputwc+0x7c>
   1c034:	0023      	movs	r3, r4
   1c036:	af03      	add	r7, sp, #12
   1c038:	335c      	adds	r3, #92	; 0x5c
   1c03a:	464a      	mov	r2, r9
   1c03c:	0039      	movs	r1, r7
   1c03e:	4640      	mov	r0, r8
   1c040:	f000 f912 	bl	1c268 <_wcrtomb_r>
   1c044:	0006      	movs	r6, r0
   1c046:	1c43      	adds	r3, r0, #1
   1c048:	d021      	beq.n	1c08e <__fputwc+0x72>
   1c04a:	2800      	cmp	r0, #0
   1c04c:	d030      	beq.n	1c0b0 <__fputwc+0x94>
   1c04e:	7839      	ldrb	r1, [r7, #0]
   1c050:	2500      	movs	r5, #0
   1c052:	e007      	b.n	1c064 <__fputwc+0x48>
   1c054:	6823      	ldr	r3, [r4, #0]
   1c056:	1c5a      	adds	r2, r3, #1
   1c058:	6022      	str	r2, [r4, #0]
   1c05a:	7019      	strb	r1, [r3, #0]
   1c05c:	3501      	adds	r5, #1
   1c05e:	42b5      	cmp	r5, r6
   1c060:	d226      	bcs.n	1c0b0 <__fputwc+0x94>
   1c062:	5d79      	ldrb	r1, [r7, r5]
   1c064:	68a3      	ldr	r3, [r4, #8]
   1c066:	3b01      	subs	r3, #1
   1c068:	60a3      	str	r3, [r4, #8]
   1c06a:	2b00      	cmp	r3, #0
   1c06c:	daf2      	bge.n	1c054 <__fputwc+0x38>
   1c06e:	69a2      	ldr	r2, [r4, #24]
   1c070:	4293      	cmp	r3, r2
   1c072:	db01      	blt.n	1c078 <__fputwc+0x5c>
   1c074:	290a      	cmp	r1, #10
   1c076:	d1ed      	bne.n	1c054 <__fputwc+0x38>
   1c078:	0022      	movs	r2, r4
   1c07a:	4640      	mov	r0, r8
   1c07c:	f000 f896 	bl	1c1ac <__swbuf_r>
   1c080:	1c43      	adds	r3, r0, #1
   1c082:	d1eb      	bne.n	1c05c <__fputwc+0x40>
   1c084:	b005      	add	sp, #20
   1c086:	bc0c      	pop	{r2, r3}
   1c088:	4690      	mov	r8, r2
   1c08a:	4699      	mov	r9, r3
   1c08c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1c08e:	2240      	movs	r2, #64	; 0x40
   1c090:	89a3      	ldrh	r3, [r4, #12]
   1c092:	4313      	orrs	r3, r2
   1c094:	81a3      	strh	r3, [r4, #12]
   1c096:	e7f5      	b.n	1c084 <__fputwc+0x68>
   1c098:	464b      	mov	r3, r9
   1c09a:	3b01      	subs	r3, #1
   1c09c:	2bfe      	cmp	r3, #254	; 0xfe
   1c09e:	d8c9      	bhi.n	1c034 <__fputwc+0x18>
   1c0a0:	466a      	mov	r2, sp
   1c0a2:	464b      	mov	r3, r9
   1c0a4:	71d3      	strb	r3, [r2, #7]
   1c0a6:	79d1      	ldrb	r1, [r2, #7]
   1c0a8:	af03      	add	r7, sp, #12
   1c0aa:	7039      	strb	r1, [r7, #0]
   1c0ac:	2601      	movs	r6, #1
   1c0ae:	e7cf      	b.n	1c050 <__fputwc+0x34>
   1c0b0:	4648      	mov	r0, r9
   1c0b2:	e7e7      	b.n	1c084 <__fputwc+0x68>

0001c0b4 <_fputwc_r>:
   1c0b4:	6e53      	ldr	r3, [r2, #100]	; 0x64
   1c0b6:	b570      	push	{r4, r5, r6, lr}
   1c0b8:	0005      	movs	r5, r0
   1c0ba:	000e      	movs	r6, r1
   1c0bc:	0014      	movs	r4, r2
   1c0be:	07db      	lsls	r3, r3, #31
   1c0c0:	d41e      	bmi.n	1c100 <_fputwc_r+0x4c>
   1c0c2:	230c      	movs	r3, #12
   1c0c4:	5ed2      	ldrsh	r2, [r2, r3]
   1c0c6:	b291      	uxth	r1, r2
   1c0c8:	058b      	lsls	r3, r1, #22
   1c0ca:	d516      	bpl.n	1c0fa <_fputwc_r+0x46>
   1c0cc:	2380      	movs	r3, #128	; 0x80
   1c0ce:	019b      	lsls	r3, r3, #6
   1c0d0:	4219      	tst	r1, r3
   1c0d2:	d104      	bne.n	1c0de <_fputwc_r+0x2a>
   1c0d4:	431a      	orrs	r2, r3
   1c0d6:	81a2      	strh	r2, [r4, #12]
   1c0d8:	6e62      	ldr	r2, [r4, #100]	; 0x64
   1c0da:	4313      	orrs	r3, r2
   1c0dc:	6663      	str	r3, [r4, #100]	; 0x64
   1c0de:	0028      	movs	r0, r5
   1c0e0:	0022      	movs	r2, r4
   1c0e2:	0031      	movs	r1, r6
   1c0e4:	f7ff ff9a 	bl	1c01c <__fputwc>
   1c0e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1c0ea:	0005      	movs	r5, r0
   1c0ec:	07db      	lsls	r3, r3, #31
   1c0ee:	d402      	bmi.n	1c0f6 <_fputwc_r+0x42>
   1c0f0:	89a3      	ldrh	r3, [r4, #12]
   1c0f2:	059b      	lsls	r3, r3, #22
   1c0f4:	d508      	bpl.n	1c108 <_fputwc_r+0x54>
   1c0f6:	0028      	movs	r0, r5
   1c0f8:	bd70      	pop	{r4, r5, r6, pc}
   1c0fa:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1c0fc:	f7fe fc1c 	bl	1a938 <__retarget_lock_acquire_recursive>
   1c100:	230c      	movs	r3, #12
   1c102:	5ee2      	ldrsh	r2, [r4, r3]
   1c104:	b291      	uxth	r1, r2
   1c106:	e7e1      	b.n	1c0cc <_fputwc_r+0x18>
   1c108:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1c10a:	f7fe fc17 	bl	1a93c <__retarget_lock_release_recursive>
   1c10e:	e7f2      	b.n	1c0f6 <_fputwc_r+0x42>

0001c110 <_fstat_r>:
   1c110:	2300      	movs	r3, #0
   1c112:	b570      	push	{r4, r5, r6, lr}
   1c114:	4c07      	ldr	r4, [pc, #28]	; (1c134 <_fstat_r+0x24>)
   1c116:	0005      	movs	r5, r0
   1c118:	0008      	movs	r0, r1
   1c11a:	0011      	movs	r1, r2
   1c11c:	6023      	str	r3, [r4, #0]
   1c11e:	f7e7 fcb6 	bl	3a8e <_fstat>
   1c122:	1c43      	adds	r3, r0, #1
   1c124:	d000      	beq.n	1c128 <_fstat_r+0x18>
   1c126:	bd70      	pop	{r4, r5, r6, pc}
   1c128:	6823      	ldr	r3, [r4, #0]
   1c12a:	2b00      	cmp	r3, #0
   1c12c:	d0fb      	beq.n	1c126 <_fstat_r+0x16>
   1c12e:	602b      	str	r3, [r5, #0]
   1c130:	e7f9      	b.n	1c126 <_fstat_r+0x16>
   1c132:	46c0      	nop			; (mov r8, r8)
   1c134:	200025c0 	.word	0x200025c0

0001c138 <_isatty_r>:
   1c138:	2300      	movs	r3, #0
   1c13a:	b570      	push	{r4, r5, r6, lr}
   1c13c:	4c06      	ldr	r4, [pc, #24]	; (1c158 <_isatty_r+0x20>)
   1c13e:	0005      	movs	r5, r0
   1c140:	0008      	movs	r0, r1
   1c142:	6023      	str	r3, [r4, #0]
   1c144:	f7e7 fca8 	bl	3a98 <_isatty>
   1c148:	1c43      	adds	r3, r0, #1
   1c14a:	d000      	beq.n	1c14e <_isatty_r+0x16>
   1c14c:	bd70      	pop	{r4, r5, r6, pc}
   1c14e:	6823      	ldr	r3, [r4, #0]
   1c150:	2b00      	cmp	r3, #0
   1c152:	d0fb      	beq.n	1c14c <_isatty_r+0x14>
   1c154:	602b      	str	r3, [r5, #0]
   1c156:	e7f9      	b.n	1c14c <_isatty_r+0x14>
   1c158:	200025c0 	.word	0x200025c0

0001c15c <_lseek_r>:
   1c15c:	b570      	push	{r4, r5, r6, lr}
   1c15e:	0005      	movs	r5, r0
   1c160:	0008      	movs	r0, r1
   1c162:	0011      	movs	r1, r2
   1c164:	2200      	movs	r2, #0
   1c166:	4c06      	ldr	r4, [pc, #24]	; (1c180 <_lseek_r+0x24>)
   1c168:	6022      	str	r2, [r4, #0]
   1c16a:	001a      	movs	r2, r3
   1c16c:	f7e7 fc96 	bl	3a9c <_lseek>
   1c170:	1c43      	adds	r3, r0, #1
   1c172:	d000      	beq.n	1c176 <_lseek_r+0x1a>
   1c174:	bd70      	pop	{r4, r5, r6, pc}
   1c176:	6823      	ldr	r3, [r4, #0]
   1c178:	2b00      	cmp	r3, #0
   1c17a:	d0fb      	beq.n	1c174 <_lseek_r+0x18>
   1c17c:	602b      	str	r3, [r5, #0]
   1c17e:	e7f9      	b.n	1c174 <_lseek_r+0x18>
   1c180:	200025c0 	.word	0x200025c0

0001c184 <_read_r>:
   1c184:	b570      	push	{r4, r5, r6, lr}
   1c186:	0005      	movs	r5, r0
   1c188:	0008      	movs	r0, r1
   1c18a:	0011      	movs	r1, r2
   1c18c:	2200      	movs	r2, #0
   1c18e:	4c06      	ldr	r4, [pc, #24]	; (1c1a8 <_read_r+0x24>)
   1c190:	6022      	str	r2, [r4, #0]
   1c192:	001a      	movs	r2, r3
   1c194:	f7e7 fc1c 	bl	39d0 <_read>
   1c198:	1c43      	adds	r3, r0, #1
   1c19a:	d000      	beq.n	1c19e <_read_r+0x1a>
   1c19c:	bd70      	pop	{r4, r5, r6, pc}
   1c19e:	6823      	ldr	r3, [r4, #0]
   1c1a0:	2b00      	cmp	r3, #0
   1c1a2:	d0fb      	beq.n	1c19c <_read_r+0x18>
   1c1a4:	602b      	str	r3, [r5, #0]
   1c1a6:	e7f9      	b.n	1c19c <_read_r+0x18>
   1c1a8:	200025c0 	.word	0x200025c0

0001c1ac <__swbuf_r>:
   1c1ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1c1ae:	0006      	movs	r6, r0
   1c1b0:	000d      	movs	r5, r1
   1c1b2:	0014      	movs	r4, r2
   1c1b4:	2800      	cmp	r0, #0
   1c1b6:	d002      	beq.n	1c1be <__swbuf_r+0x12>
   1c1b8:	6b83      	ldr	r3, [r0, #56]	; 0x38
   1c1ba:	2b00      	cmp	r3, #0
   1c1bc:	d04e      	beq.n	1c25c <__swbuf_r+0xb0>
   1c1be:	69a3      	ldr	r3, [r4, #24]
   1c1c0:	60a3      	str	r3, [r4, #8]
   1c1c2:	230c      	movs	r3, #12
   1c1c4:	5ee0      	ldrsh	r0, [r4, r3]
   1c1c6:	b281      	uxth	r1, r0
   1c1c8:	070b      	lsls	r3, r1, #28
   1c1ca:	d53c      	bpl.n	1c246 <__swbuf_r+0x9a>
   1c1cc:	6923      	ldr	r3, [r4, #16]
   1c1ce:	2b00      	cmp	r3, #0
   1c1d0:	d039      	beq.n	1c246 <__swbuf_r+0x9a>
   1c1d2:	22ff      	movs	r2, #255	; 0xff
   1c1d4:	b2ef      	uxtb	r7, r5
   1c1d6:	4015      	ands	r5, r2
   1c1d8:	2280      	movs	r2, #128	; 0x80
   1c1da:	0192      	lsls	r2, r2, #6
   1c1dc:	4211      	tst	r1, r2
   1c1de:	d015      	beq.n	1c20c <__swbuf_r+0x60>
   1c1e0:	6822      	ldr	r2, [r4, #0]
   1c1e2:	6961      	ldr	r1, [r4, #20]
   1c1e4:	1ad3      	subs	r3, r2, r3
   1c1e6:	428b      	cmp	r3, r1
   1c1e8:	da1b      	bge.n	1c222 <__swbuf_r+0x76>
   1c1ea:	3301      	adds	r3, #1
   1c1ec:	68a1      	ldr	r1, [r4, #8]
   1c1ee:	3901      	subs	r1, #1
   1c1f0:	60a1      	str	r1, [r4, #8]
   1c1f2:	1c51      	adds	r1, r2, #1
   1c1f4:	6021      	str	r1, [r4, #0]
   1c1f6:	7017      	strb	r7, [r2, #0]
   1c1f8:	6962      	ldr	r2, [r4, #20]
   1c1fa:	429a      	cmp	r2, r3
   1c1fc:	d01a      	beq.n	1c234 <__swbuf_r+0x88>
   1c1fe:	89a3      	ldrh	r3, [r4, #12]
   1c200:	07db      	lsls	r3, r3, #31
   1c202:	d501      	bpl.n	1c208 <__swbuf_r+0x5c>
   1c204:	2d0a      	cmp	r5, #10
   1c206:	d015      	beq.n	1c234 <__swbuf_r+0x88>
   1c208:	0028      	movs	r0, r5
   1c20a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1c20c:	4302      	orrs	r2, r0
   1c20e:	6e61      	ldr	r1, [r4, #100]	; 0x64
   1c210:	81a2      	strh	r2, [r4, #12]
   1c212:	4a14      	ldr	r2, [pc, #80]	; (1c264 <__swbuf_r+0xb8>)
   1c214:	400a      	ands	r2, r1
   1c216:	6662      	str	r2, [r4, #100]	; 0x64
   1c218:	6961      	ldr	r1, [r4, #20]
   1c21a:	6822      	ldr	r2, [r4, #0]
   1c21c:	1ad3      	subs	r3, r2, r3
   1c21e:	428b      	cmp	r3, r1
   1c220:	dbe3      	blt.n	1c1ea <__swbuf_r+0x3e>
   1c222:	0021      	movs	r1, r4
   1c224:	0030      	movs	r0, r6
   1c226:	f7fd ffdb 	bl	1a1e0 <_fflush_r>
   1c22a:	2800      	cmp	r0, #0
   1c22c:	d108      	bne.n	1c240 <__swbuf_r+0x94>
   1c22e:	6822      	ldr	r2, [r4, #0]
   1c230:	2301      	movs	r3, #1
   1c232:	e7db      	b.n	1c1ec <__swbuf_r+0x40>
   1c234:	0021      	movs	r1, r4
   1c236:	0030      	movs	r0, r6
   1c238:	f7fd ffd2 	bl	1a1e0 <_fflush_r>
   1c23c:	2800      	cmp	r0, #0
   1c23e:	d0e3      	beq.n	1c208 <__swbuf_r+0x5c>
   1c240:	2501      	movs	r5, #1
   1c242:	426d      	negs	r5, r5
   1c244:	e7e0      	b.n	1c208 <__swbuf_r+0x5c>
   1c246:	0021      	movs	r1, r4
   1c248:	0030      	movs	r0, r6
   1c24a:	f7fc fe35 	bl	18eb8 <__swsetup_r>
   1c24e:	2800      	cmp	r0, #0
   1c250:	d1f6      	bne.n	1c240 <__swbuf_r+0x94>
   1c252:	230c      	movs	r3, #12
   1c254:	5ee0      	ldrsh	r0, [r4, r3]
   1c256:	6923      	ldr	r3, [r4, #16]
   1c258:	b281      	uxth	r1, r0
   1c25a:	e7ba      	b.n	1c1d2 <__swbuf_r+0x26>
   1c25c:	f7fe f81a 	bl	1a294 <__sinit>
   1c260:	e7ad      	b.n	1c1be <__swbuf_r+0x12>
   1c262:	46c0      	nop			; (mov r8, r8)
   1c264:	ffffdfff 	.word	0xffffdfff

0001c268 <_wcrtomb_r>:
   1c268:	b570      	push	{r4, r5, r6, lr}
   1c26a:	001d      	movs	r5, r3
   1c26c:	4b11      	ldr	r3, [pc, #68]	; (1c2b4 <_wcrtomb_r+0x4c>)
   1c26e:	b084      	sub	sp, #16
   1c270:	681b      	ldr	r3, [r3, #0]
   1c272:	0004      	movs	r4, r0
   1c274:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   1c276:	2900      	cmp	r1, #0
   1c278:	d00e      	beq.n	1c298 <_wcrtomb_r+0x30>
   1c27a:	2b00      	cmp	r3, #0
   1c27c:	d016      	beq.n	1c2ac <_wcrtomb_r+0x44>
   1c27e:	20e0      	movs	r0, #224	; 0xe0
   1c280:	581e      	ldr	r6, [r3, r0]
   1c282:	002b      	movs	r3, r5
   1c284:	0020      	movs	r0, r4
   1c286:	47b0      	blx	r6
   1c288:	1c43      	adds	r3, r0, #1
   1c28a:	d103      	bne.n	1c294 <_wcrtomb_r+0x2c>
   1c28c:	2300      	movs	r3, #0
   1c28e:	602b      	str	r3, [r5, #0]
   1c290:	338a      	adds	r3, #138	; 0x8a
   1c292:	6023      	str	r3, [r4, #0]
   1c294:	b004      	add	sp, #16
   1c296:	bd70      	pop	{r4, r5, r6, pc}
   1c298:	2b00      	cmp	r3, #0
   1c29a:	d009      	beq.n	1c2b0 <_wcrtomb_r+0x48>
   1c29c:	22e0      	movs	r2, #224	; 0xe0
   1c29e:	a901      	add	r1, sp, #4
   1c2a0:	589e      	ldr	r6, [r3, r2]
   1c2a2:	0020      	movs	r0, r4
   1c2a4:	002b      	movs	r3, r5
   1c2a6:	2200      	movs	r2, #0
   1c2a8:	47b0      	blx	r6
   1c2aa:	e7ed      	b.n	1c288 <_wcrtomb_r+0x20>
   1c2ac:	4b02      	ldr	r3, [pc, #8]	; (1c2b8 <_wcrtomb_r+0x50>)
   1c2ae:	e7e6      	b.n	1c27e <_wcrtomb_r+0x16>
   1c2b0:	4b01      	ldr	r3, [pc, #4]	; (1c2b8 <_wcrtomb_r+0x50>)
   1c2b2:	e7f3      	b.n	1c29c <_wcrtomb_r+0x34>
   1c2b4:	20000064 	.word	0x20000064
   1c2b8:	20000494 	.word	0x20000494

0001c2bc <__aeabi_dcmpun>:
   1c2bc:	b570      	push	{r4, r5, r6, lr}
   1c2be:	4e0e      	ldr	r6, [pc, #56]	; (1c2f8 <__aeabi_dcmpun+0x3c>)
   1c2c0:	030d      	lsls	r5, r1, #12
   1c2c2:	031c      	lsls	r4, r3, #12
   1c2c4:	0049      	lsls	r1, r1, #1
   1c2c6:	005b      	lsls	r3, r3, #1
   1c2c8:	0b2d      	lsrs	r5, r5, #12
   1c2ca:	0d49      	lsrs	r1, r1, #21
   1c2cc:	0b24      	lsrs	r4, r4, #12
   1c2ce:	0d5b      	lsrs	r3, r3, #21
   1c2d0:	42b1      	cmp	r1, r6
   1c2d2:	d004      	beq.n	1c2de <__aeabi_dcmpun+0x22>
   1c2d4:	4908      	ldr	r1, [pc, #32]	; (1c2f8 <__aeabi_dcmpun+0x3c>)
   1c2d6:	2000      	movs	r0, #0
   1c2d8:	428b      	cmp	r3, r1
   1c2da:	d008      	beq.n	1c2ee <__aeabi_dcmpun+0x32>
   1c2dc:	bd70      	pop	{r4, r5, r6, pc}
   1c2de:	4305      	orrs	r5, r0
   1c2e0:	2001      	movs	r0, #1
   1c2e2:	2d00      	cmp	r5, #0
   1c2e4:	d1fa      	bne.n	1c2dc <__aeabi_dcmpun+0x20>
   1c2e6:	4904      	ldr	r1, [pc, #16]	; (1c2f8 <__aeabi_dcmpun+0x3c>)
   1c2e8:	2000      	movs	r0, #0
   1c2ea:	428b      	cmp	r3, r1
   1c2ec:	d1f6      	bne.n	1c2dc <__aeabi_dcmpun+0x20>
   1c2ee:	4314      	orrs	r4, r2
   1c2f0:	0020      	movs	r0, r4
   1c2f2:	1e44      	subs	r4, r0, #1
   1c2f4:	41a0      	sbcs	r0, r4
   1c2f6:	e7f1      	b.n	1c2dc <__aeabi_dcmpun+0x20>
   1c2f8:	000007ff 	.word	0x000007ff
   1c2fc:	0000060c 	.word	0x0000060c
   1c300:	00000856 	.word	0x00000856
   1c304:	00000856 	.word	0x00000856
   1c308:	00000856 	.word	0x00000856
   1c30c:	00000856 	.word	0x00000856
   1c310:	00000856 	.word	0x00000856
   1c314:	00000856 	.word	0x00000856
   1c318:	00000856 	.word	0x00000856
   1c31c:	00000856 	.word	0x00000856
   1c320:	00000856 	.word	0x00000856
   1c324:	00000856 	.word	0x00000856
   1c328:	00000856 	.word	0x00000856
   1c32c:	00000856 	.word	0x00000856
   1c330:	00000856 	.word	0x00000856
   1c334:	00000856 	.word	0x00000856
   1c338:	00000856 	.word	0x00000856
   1c33c:	000005f4 	.word	0x000005f4
   1c340:	00000856 	.word	0x00000856
   1c344:	00000856 	.word	0x00000856
   1c348:	00000856 	.word	0x00000856
   1c34c:	00000856 	.word	0x00000856
   1c350:	00000856 	.word	0x00000856
   1c354:	00000856 	.word	0x00000856
   1c358:	00000856 	.word	0x00000856
   1c35c:	00000856 	.word	0x00000856
   1c360:	00000856 	.word	0x00000856
   1c364:	00000856 	.word	0x00000856
   1c368:	00000856 	.word	0x00000856
   1c36c:	00000856 	.word	0x00000856
   1c370:	00000856 	.word	0x00000856
   1c374:	00000856 	.word	0x00000856
   1c378:	00000856 	.word	0x00000856
   1c37c:	00000604 	.word	0x00000604
   1c380:	00000856 	.word	0x00000856
   1c384:	00000856 	.word	0x00000856
   1c388:	00000856 	.word	0x00000856
   1c38c:	00000856 	.word	0x00000856
   1c390:	00000856 	.word	0x00000856
   1c394:	00000856 	.word	0x00000856
   1c398:	00000856 	.word	0x00000856
   1c39c:	00000856 	.word	0x00000856
   1c3a0:	00000856 	.word	0x00000856
   1c3a4:	00000856 	.word	0x00000856
   1c3a8:	00000856 	.word	0x00000856
   1c3ac:	00000856 	.word	0x00000856
   1c3b0:	00000856 	.word	0x00000856
   1c3b4:	00000856 	.word	0x00000856
   1c3b8:	00000856 	.word	0x00000856
   1c3bc:	000005fc 	.word	0x000005fc
   1c3c0:	00000614 	.word	0x00000614
   1c3c4:	000005dc 	.word	0x000005dc
   1c3c8:	000005ec 	.word	0x000005ec
   1c3cc:	000005e4 	.word	0x000005e4
   1c3d0:	0000ffff 	.word	0x0000ffff
   1c3d4:	0000ffff 	.word	0x0000ffff
   1c3d8:	00000004 	.word	0x00000004
   1c3dc:	00000005 	.word	0x00000005
   1c3e0:	00000006 	.word	0x00000006
   1c3e4:	00000007 	.word	0x00000007
   1c3e8:	00000020 	.word	0x00000020
   1c3ec:	0000ffff 	.word	0x0000ffff
   1c3f0:	00000022 	.word	0x00000022
   1c3f4:	00000023 	.word	0x00000023
   1c3f8:	0000ffff 	.word	0x0000ffff
   1c3fc:	0000ffff 	.word	0x0000ffff
   1c400:	0000ffff 	.word	0x0000ffff
   1c404:	0000ffff 	.word	0x0000ffff
   1c408:	00000008 	.word	0x00000008
   1c40c:	00000009 	.word	0x00000009
   1c410:	0000000a 	.word	0x0000000a
   1c414:	0000000b 	.word	0x0000000b
   1c418:	0000ffff 	.word	0x0000ffff
   1c41c:	0000ffff 	.word	0x0000ffff
   1c420:	0000ffff 	.word	0x0000ffff
   1c424:	0000ffff 	.word	0x0000ffff
   1c428:	00000e2a 	.word	0x00000e2a
   1c42c:	00000e2a 	.word	0x00000e2a
   1c430:	00000e06 	.word	0x00000e06
   1c434:	00000e2a 	.word	0x00000e2a
   1c438:	00000e06 	.word	0x00000e06
   1c43c:	00000dec 	.word	0x00000dec
   1c440:	00000dec 	.word	0x00000dec
   1c444:	00000e2a 	.word	0x00000e2a
   1c448:	00000e2a 	.word	0x00000e2a
   1c44c:	00000e2a 	.word	0x00000e2a
   1c450:	00000e2a 	.word	0x00000e2a
   1c454:	00000e2a 	.word	0x00000e2a
   1c458:	00000e2a 	.word	0x00000e2a
   1c45c:	00000e2a 	.word	0x00000e2a
   1c460:	00000e2a 	.word	0x00000e2a
   1c464:	00000e2a 	.word	0x00000e2a
   1c468:	00000e2a 	.word	0x00000e2a
   1c46c:	00000e2a 	.word	0x00000e2a
   1c470:	00000e2a 	.word	0x00000e2a
   1c474:	00000e2a 	.word	0x00000e2a
   1c478:	00000e2a 	.word	0x00000e2a
   1c47c:	00000e2a 	.word	0x00000e2a
   1c480:	00000e2a 	.word	0x00000e2a
   1c484:	00000e2a 	.word	0x00000e2a
   1c488:	00000e2a 	.word	0x00000e2a
   1c48c:	00000e2a 	.word	0x00000e2a
   1c490:	00000e06 	.word	0x00000e06
   1c494:	00000e2a 	.word	0x00000e2a
   1c498:	00000e06 	.word	0x00000e06
   1c49c:	00000e2a 	.word	0x00000e2a
   1c4a0:	00000e2a 	.word	0x00000e2a
   1c4a4:	00000e2a 	.word	0x00000e2a
   1c4a8:	00000e2a 	.word	0x00000e2a
   1c4ac:	00000e2a 	.word	0x00000e2a
   1c4b0:	00000e2a 	.word	0x00000e2a
   1c4b4:	00000e2a 	.word	0x00000e2a
   1c4b8:	00000e2a 	.word	0x00000e2a
   1c4bc:	00000e2a 	.word	0x00000e2a
   1c4c0:	00000e2a 	.word	0x00000e2a
   1c4c4:	00000e2a 	.word	0x00000e2a
   1c4c8:	00000e2a 	.word	0x00000e2a
   1c4cc:	00000e2a 	.word	0x00000e2a
   1c4d0:	00000e2a 	.word	0x00000e2a
   1c4d4:	00000e2a 	.word	0x00000e2a
   1c4d8:	00000e2a 	.word	0x00000e2a
   1c4dc:	00000e2a 	.word	0x00000e2a
   1c4e0:	00000e2a 	.word	0x00000e2a
   1c4e4:	00000e2a 	.word	0x00000e2a
   1c4e8:	00000e2a 	.word	0x00000e2a
   1c4ec:	00000e2a 	.word	0x00000e2a
   1c4f0:	00000e2a 	.word	0x00000e2a
   1c4f4:	00000e2a 	.word	0x00000e2a
   1c4f8:	00000e2a 	.word	0x00000e2a
   1c4fc:	00000e2a 	.word	0x00000e2a
   1c500:	00000e2a 	.word	0x00000e2a
   1c504:	00000e2a 	.word	0x00000e2a
   1c508:	00000e2a 	.word	0x00000e2a
   1c50c:	00000e2a 	.word	0x00000e2a
   1c510:	00000e2a 	.word	0x00000e2a
   1c514:	00000e2a 	.word	0x00000e2a
   1c518:	00000e2a 	.word	0x00000e2a
   1c51c:	00000e2a 	.word	0x00000e2a
   1c520:	00000e2a 	.word	0x00000e2a
   1c524:	00000e2a 	.word	0x00000e2a
   1c528:	00000e06 	.word	0x00000e06
   1c52c:	00000e06 	.word	0x00000e06
   1c530:	00000e0e 	.word	0x00000e0e
   1c534:	00000e0e 	.word	0x00000e0e
   1c538:	00000e0e 	.word	0x00000e0e
   1c53c:	00000e0e 	.word	0x00000e0e
   1c540:	42000000 	.word	0x42000000
   1c544:	42000400 	.word	0x42000400
   1c548:	42000800 	.word	0x42000800
   1c54c:	42000c00 	.word	0x42000c00
   1c550:	42001000 	.word	0x42001000
   1c554:	43000400 	.word	0x43000400
   1c558:	00002bc6 	.word	0x00002bc6
   1c55c:	00002bc2 	.word	0x00002bc2
   1c560:	00002bc2 	.word	0x00002bc2
   1c564:	00002c28 	.word	0x00002c28
   1c568:	00002c28 	.word	0x00002c28
   1c56c:	00002bdc 	.word	0x00002bdc
   1c570:	00002bcc 	.word	0x00002bcc
   1c574:	00002be2 	.word	0x00002be2
   1c578:	00002c16 	.word	0x00002c16
   1c57c:	00002dcc 	.word	0x00002dcc
   1c580:	00002dac 	.word	0x00002dac
   1c584:	00002dac 	.word	0x00002dac
   1c588:	00002e46 	.word	0x00002e46
   1c58c:	00002dbe 	.word	0x00002dbe
   1c590:	00002dda 	.word	0x00002dda
   1c594:	00002db0 	.word	0x00002db0
   1c598:	00002de8 	.word	0x00002de8
   1c59c:	00002e2a 	.word	0x00002e2a
   1c5a0:	00002e84 	.word	0x00002e84
   1c5a4:	00002ec6 	.word	0x00002ec6
   1c5a8:	00002ec6 	.word	0x00002ec6
   1c5ac:	00002ec6 	.word	0x00002ec6
   1c5b0:	00002e76 	.word	0x00002e76
   1c5b4:	00002e92 	.word	0x00002e92
   1c5b8:	00002e68 	.word	0x00002e68
   1c5bc:	00002ea0 	.word	0x00002ea0
   1c5c0:	00002eb6 	.word	0x00002eb6
   1c5c4:	0000366e 	.word	0x0000366e
   1c5c8:	00003764 	.word	0x00003764
   1c5cc:	0000376e 	.word	0x0000376e
   1c5d0:	00003778 	.word	0x00003778
   1c5d4:	00003782 	.word	0x00003782
   1c5d8:	000037b4 	.word	0x000037b4
   1c5dc:	000037be 	.word	0x000037be
   1c5e0:	000037c8 	.word	0x000037c8
   1c5e4:	000037d2 	.word	0x000037d2
   1c5e8:	000037dc 	.word	0x000037dc
   1c5ec:	42002000 	.word	0x42002000
   1c5f0:	42002400 	.word	0x42002400
   1c5f4:	42002800 	.word	0x42002800
   1c5f8:	42002c00 	.word	0x42002c00
   1c5fc:	43000800 	.word	0x43000800
   1c600:	00000002 	.word	0x00000002
   1c604:	00000100 	.word	0x00000100
   1c608:	00000002 	.word	0x00000002
   1c60c:	00000200 	.word	0x00000200
   1c610:	00000002 	.word	0x00000002
   1c614:	00000400 	.word	0x00000400
   1c618:	00000002 	.word	0x00000002
   1c61c:	00000800 	.word	0x00000800
   1c620:	00000003 	.word	0x00000003
   1c624:	00000004 	.word	0x00000004
   1c628:	00004030 	.word	0x00004030
   1c62c:	00003f68 	.word	0x00003f68
   1c630:	00003f70 	.word	0x00003f70
   1c634:	00003f78 	.word	0x00003f78
   1c638:	00003f80 	.word	0x00003f80
   1c63c:	00003f88 	.word	0x00003f88
   1c640:	00003f90 	.word	0x00003f90
   1c644:	00003f98 	.word	0x00003f98
   1c648:	00003f04 	.word	0x00003f04
   1c64c:	00003fa0 	.word	0x00003fa0
   1c650:	00003fa8 	.word	0x00003fa8
   1c654:	00003fb0 	.word	0x00003fb0
   1c658:	00003fb8 	.word	0x00003fb8
   1c65c:	00003fc0 	.word	0x00003fc0
   1c660:	00003fc8 	.word	0x00003fc8
   1c664:	00003fd0 	.word	0x00003fd0
   1c668:	00003fd8 	.word	0x00003fd8
   1c66c:	00003fe0 	.word	0x00003fe0
   1c670:	00003fe8 	.word	0x00003fe8
   1c674:	00003ff0 	.word	0x00003ff0
   1c678:	00003ff8 	.word	0x00003ff8
   1c67c:	00004000 	.word	0x00004000
   1c680:	00004030 	.word	0x00004030
   1c684:	00004008 	.word	0x00004008
   1c688:	00004010 	.word	0x00004010
   1c68c:	00004018 	.word	0x00004018
   1c690:	00004020 	.word	0x00004020
   1c694:	00004030 	.word	0x00004030
   1c698:	00004030 	.word	0x00004030
   1c69c:	00004030 	.word	0x00004030
   1c6a0:	00004028 	.word	0x00004028
   1c6a4:	0000406c 	.word	0x0000406c
   1c6a8:	00004074 	.word	0x00004074
   1c6ac:	0000407c 	.word	0x0000407c
   1c6b0:	00004084 	.word	0x00004084
   1c6b4:	0000408c 	.word	0x0000408c
   1c6b8:	0000409c 	.word	0x0000409c
   1c6bc:	000040a4 	.word	0x000040a4
   1c6c0:	000040ac 	.word	0x000040ac
   1c6c4:	00004048 	.word	0x00004048
   1c6c8:	000040b4 	.word	0x000040b4
   1c6cc:	000040bc 	.word	0x000040bc
   1c6d0:	000040c4 	.word	0x000040c4
   1c6d4:	000040cc 	.word	0x000040cc
   1c6d8:	000040d4 	.word	0x000040d4
   1c6dc:	000040dc 	.word	0x000040dc
   1c6e0:	000040e4 	.word	0x000040e4
   1c6e4:	000040ec 	.word	0x000040ec
   1c6e8:	000040f4 	.word	0x000040f4
   1c6ec:	000040fc 	.word	0x000040fc
   1c6f0:	00004104 	.word	0x00004104
   1c6f4:	0000410c 	.word	0x0000410c
   1c6f8:	00004114 	.word	0x00004114
   1c6fc:	00004144 	.word	0x00004144
   1c700:	0000411c 	.word	0x0000411c
   1c704:	00004124 	.word	0x00004124
   1c708:	0000412c 	.word	0x0000412c
   1c70c:	00004134 	.word	0x00004134
   1c710:	00004094 	.word	0x00004094
   1c714:	00004144 	.word	0x00004144
   1c718:	00004144 	.word	0x00004144
   1c71c:	0000413c 	.word	0x0000413c
   1c720:	0000495c 	.word	0x0000495c
   1c724:	0000496c 	.word	0x0000496c
   1c728:	00004974 	.word	0x00004974
   1c72c:	0000497c 	.word	0x0000497c
   1c730:	00004984 	.word	0x00004984
   1c734:	0000498c 	.word	0x0000498c
   1c738:	00004994 	.word	0x00004994
   1c73c:	0000499c 	.word	0x0000499c
   1c740:	000049a4 	.word	0x000049a4
   1c744:	00004964 	.word	0x00004964
   1c748:	000049bc 	.word	0x000049bc
   1c74c:	000049b4 	.word	0x000049b4
   1c750:	000049bc 	.word	0x000049bc
   1c754:	000049ac 	.word	0x000049ac
   1c758:	20434441 	.word	0x20434441
   1c75c:	6c6c6143 	.word	0x6c6c6143
   1c760:	6b636162 	.word	0x6b636162
   1c764:	0d212121 	.word	0x0d212121
   1c768:	00000000 	.word	0x00000000

0001c76c <appTaskHandlers>:
   1c76c:	00004245 00004af5 6c730a0d 5f706565     EB...J....sleep_
   1c77c:	25206b6f 6d20646c 000a0d73              ok %ld ms...

0001c788 <bandStrings>:
   1c788:	0001d330 0001d344 0001cc58 0001d34c     0...D...X...L...
   1c798:	0001d354 0001d35c 0001d364 0001d36c     T...\...d...l...
   1c7a8:	0001d374 0001d380                       t.......

0001c7b0 <demoMcastAppsKey>:
   1c7b0:	16157e2b a6d2ae28 16157e2b a6d2ae28     +~..(...+~..(...

0001c7c0 <demoMcastNwksKey>:
   1c7c0:	27268f3c b7e3bf39 992608bc 4d50d01a     <.&'9.....&...PM
   1c7d0:	2e2e6425 00000000 202a2a2a 65636552     %d......*** Rece
   1c7e0:	64657669 204c4420 61746144 2a2a2a20     ived DL Data ***
   1c7f0:	00000d0a 6172460a 5220656d 69656365     .....Frame Recei
   1c800:	20646576 70207461 2074726f 0d0a6425     ved at port %d..
   1c810:	00000000 6172460a 4c20656d 74676e65     .....Frame Lengt
   1c820:	202d2068 0d0a6425 00000000 6464410a     h - %d.......Add
   1c830:	73736572 30202d20 786c2578 00000d0a     ress - 0x%lx....
   1c840:	7961500a 64616f6c 0000203a 00007825     .Payload: ..%x..
   1c850:	2a2a0a0d 2a2a2a2a 2a2a2a2a 2a2a2a2a     ..**************
   1c860:	2a2a2a2a 2a2a2a2a 0d2a2a2a 00000000     ***********.....
   1c870:	65636552 64657669 4b434120 726f6620     Received ACK for
   1c880:	6e6f4320 6d726966 64206465 0d617461      Confirmed data.
   1c890:	00000000 41520d0a 5f4f4944 445f4f4e     ......RADIO_NO_D
   1c8a0:	20415441 00000d0a 41520d0a 5f4f4944     ATA ......RADIO_
   1c8b0:	41544144 5a49535f 0d0a2045 00000000     DATA_SIZE ......
   1c8c0:	41520d0a 5f4f4944 41564e49 5f44494c     ..RADIO_INVALID_
   1c8d0:	20514552 00000d0a 41520d0a 5f4f4944     REQ ......RADIO_
   1c8e0:	59535542 000d0a20 41520d0a 5f4f4944     BUSY .....RADIO_
   1c8f0:	5f54554f 525f464f 45474e41 000d0a20     OUT_OF_RANGE ...
   1c900:	41520d0a 5f4f4944 55534e55 524f5050     ..RADIO_UNSUPPOR
   1c910:	5f444554 52545441 000d0a20 41520d0a     TED_ATTR .....RA
   1c920:	5f4f4944 4e414843 5f4c454e 59535542     DIO_CHANNEL_BUSY
   1c930:	000d0a20 574e0d0a 4f4e5f4b 4f4a5f54      .....NWK_NOT_JO
   1c940:	44454e49 000d0a20 4e490d0a 494c4156     INED .....INVALI
   1c950:	41505f44 454d4152 20524554 00000d0a     D_PARAMETER ....
   1c960:	454b0d0a 4e5f5359 495f544f 4954494e     ..KEYS_NOT_INITI
   1c970:	5a494c41 0a204445 0000000d 49530d0a     ALIZED .......SI
   1c980:	544e454c 4d4d495f 41494445 594c4554     LENT_IMMEDIATELY
   1c990:	5443415f 0a455649 0000000d 43460d0a     _ACTIVE.......FC
   1c9a0:	5f52544e 4f525245 45525f52 4e494f4a     NTR_ERROR_REJOIN
   1c9b0:	45454e5f 20444544 00000d0a 4e490d0a     _NEEDED ......IN
   1c9c0:	494c4156 55425f44 52454646 4e454c5f     VALID_BUFFER_LEN
   1c9d0:	20485447 00000d0a 414d0d0a 41505f43     GTH ......MAC_PA
   1c9e0:	44455355 0d0a2020 00000000 4f4e0d0a     USED  ........NO
   1c9f0:	4148435f 4c454e4e 4f465f53 20444e55     _CHANNELS_FOUND 
   1ca00:	00000d0a 55420d0a 0d0a5953 00000000     ......BUSY......
   1ca10:	4f4e0d0a 4b43415f 000d0a20 4c410d0a     ..NO_ACK .....AL
   1ca20:	44414552 4f4a2059 4e494e49 53492047     READY JOINING IS
   1ca30:	204e4920 474f5250 53534552 000d0a20      IN PROGRESS ...
   1ca40:	45520d0a 52554f53 555f4543 4156414e     ..RESOURCE_UNAVA
   1ca50:	42414c49 0a20454c 0000000d 4e490d0a     ILABLE .......IN
   1ca60:	494c4156 45525f44 53455551 0d0a2054     VALID_REQUEST ..
   1ca70:	00000000 43460d0a 5f52544e 4f525245     ......FCNTR_ERRO
   1ca80:	0d0a2052 00000000 494d0d0a 52455f43     R ........MIC_ER
   1ca90:	20524f52 00000d0a 4e490d0a 494c4156     ROR ......INVALI
   1caa0:	544d5f44 20455059 00000d0a 434d0d0a     D_MTYPE ......MC
   1cab0:	5f545341 5f524448 41564e49 2044494c     AST_HDR_INVALID 
   1cac0:	00000d0a 4e490d0a 494c4156 41505f44     ......INVALID_PA
   1cad0:	54454b43 000d0a20 4e4b4e55 204e574f     CKET ...UNKNOWN 
   1cae0:	4f525245 000d0a52 6e617254 73696d73     ERROR...Transmis
   1caf0:	6e6f6973 63755320 73736563 0000000d     sion Success....
   1cb00:	2078540a 656d6954 0a74756f 0000000d     .Tx Timeout.....
   1cb10:	4e550d0a 574f4e4b 5245204e 0a524f52     ..UNKNOWN ERROR.
   1cb20:	0000000d 2a2a0d0a 2a2a2a2a 2a2a2a2a     ......**********
   1cb30:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1cb40:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1cb50:	2a2a2a2a 0a2a2a2a 0000000d 696f4a0a     *******......Joi
   1cb60:	676e696e 63755320 73736563 0a6c7566     ning Successful.
   1cb70:	0000000d 7665440a 72646441 7830203a     .....DevAddr: 0x
   1cb80:	0a786c25 0000000d 6464410a 73736572     %lx......Address
   1cb90:	6e6f6320 63696c66 65622074 65657774      conflict betwee
   1cba0:	6544206e 65636976 64644120 73736572     n Device Address
   1cbb0:	646e6120 6c754d20 61636974 67207473      and Multicast g
   1cbc0:	70756f72 64646120 73736572 00000d0a     roup address....
   1cbd0:	6f4e200a 65724620 68432065 656e6e61     . No Free Channe
   1cbe0:	6f66206c 00646e75 696f4a0a 676e696e     l found..Joining
   1cbf0:	6e654420 0a646569 0000000d 2a2a0d0a      Denied.......**
   1cc00:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1cc10:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1cc20:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1cc30:	2a2a2a2a 000d0a2a 65726957 7373656c     *****...Wireless
   1cc40:	6e655320 20726f73 7774654e 206b726f      Sensor Network 
   1cc50:	6f6d6544 0000000d 3139414e 00000035     Demo....NA915...
   1cc60:	65520a0d 6e6f6967 62206c61 20646e61     ..Regional band 
   1cc70:	656c6573 64657463 20736920 0a0d7325     selected is %s..
   1cc80:	00000000 2e310a0d 6e655320 6f4a2064     ......1. Send Jo
   1cc90:	52206e69 65757165 000d7473 53202e32     in Request..2. S
   1cca0:	20646e65 61746144 0000000d 53202e33     end Data....3. S
   1ccb0:	7065656c 0000000d 4d202e34 206e6961     leep....4. Main 
   1ccc0:	756e654d 0000000d 6e450a0d 20726574     Menu......Enter 
   1ccd0:	72756f79 6f686320 3a656369 00000020     your choice: ...
   1cce0:	6f727245 54532072 20455441 65746e45     Error STATE Ente
   1ccf0:	0d646572 00000000 2a0d0a0a 2a2a2a2a     red........*****
   1cd00:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1cd10:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1cd20:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1cd30:	0d0a2a2a 00000000 5f534c4d 5f4b4453     **......MLS_SDK_
   1cd40:	5f305f31 00325f50 694d0d0a 636f7263     1_0_P_2...Microc
   1cd50:	20706968 61526f4c 204e4157 63617453     hip LoRaWAN Stac
   1cd60:	7325206b 00000a0d 6e490a0d 2d207469     k %s......Init -
   1cd70:	63755320 73736563 0d6c7566 00000000      Successful.....
   1cd80:	7473614c 6e6f6320 75676966 20646572     Last configured 
   1cd90:	69676552 6c616e6f 6e616220 73252064     Regional band %s
   1cda0:	00000a0d 73657250 6e612073 656b2079     ....Press any ke
   1cdb0:	6f742079 61686320 2065676e 646e6162     y to change band
   1cdc0:	43200a0d 69746e6f 6e69756e 6e692067     .. Continuing in
   1cdd0:	20732520 00206e69 696f4a0a 6170206e      %s in ..Join pa
   1cde0:	656d6172 73726574 696e6920 6c616974     rameters initial
   1cdf0:	74617a69 206e6f69 6c696166 0d0a6465     ization failed..
   1ce00:	00000000 736e550a 6f707075 64657472     .....Unsupported
   1ce10:	76654420 20656369 65707954 00000d0a      Device Type....
   1ce20:	696f4a0a 6552206e 73657571 65532074     .Join Request Se
   1ce30:	6620746e 2520726f 000d0a73 2a2a2a0a     nt for %s....***
   1ce40:	2a2a2a2a 2a2a2a2a 2a2a2a2a 6c707041     ************Appl
   1ce50:	74616369 206e6f69 666e6f43 72756769     ication Configur
   1ce60:	6f697461 2a2a2a6e 2a2a2a2a 2a2a2a2a     ation***********
   1ce70:	2a2a2a2a 00000d0a 7665440a 65707954     ****.....DevType
   1ce80:	00203a20 53414c43 0a412053 0000000d      : .CLASS A.....
   1ce90:	53414c43 0a432053 0000000d 7463410a     CLASS C......Act
   1cea0:	74617669 546e6f69 20657079 0000203a     ivationType : ..
   1ceb0:	4141544f 00000d0a 6172540a 696d736e     OTAA.....Transmi
   1cec0:	6f697373 7954206e 2d206570 00000020     ssion Type - ...
   1ced0:	4f434e55 5249464e 0a44454d 0000000d     UNCONFIRMED.....
   1cee0:	6f50460a 2d207472 0a642520 0000000d     .FPort - %d.....
   1cef0:	2a2a2a0a 2a2a2a2a 2a2a2a2a 2a2a2a2a     .***************
   1cf00:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1cf10:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1cf20:	2a2a2a2a 2a2a2a2a 00000d0a 00007830     ********....0x..
   1cf30:	78323025 00000000 726f6c0a 6e617761     %02x.....lorawan
   1cf40:	6375735f 73736563 00000d0a 726f6c0a     _success.....lor
   1cf50:	6e617761 6174735f 3a206574 61747320     awan_state : sta
   1cf60:	425f6b63 0a797375 0000000d 7665640a     ck_Busy......dev
   1cf70:	5f656369 5f746f6e 6e696f6a 745f6465     ice_not_joined_t
   1cf80:	656e5f6f 726f7774 000d0a6b 766e690a     o_network....inv
   1cf90:	64696c61 7261705f 74656d61 0d0a7265     alid_parameter..
   1cfa0:	00000000 79656b0a 6f6e5f73 6e695f74     .....keys_not_in
   1cfb0:	61697469 657a696c 000d0a64 6c69730a     itialized....sil
   1cfc0:	5f746e65 656d6d69 74616964 5f796c65     ent_immediately_
   1cfd0:	69746361 0d0a6576 00000000 6172660a     active.......fra
   1cfe0:	6f63656d 65746e75 72655f72 5f726f72     mecounter_error_
   1cff0:	6f6a6572 6e5f6e69 65646565 000d0a64     rejoin_needed...
   1d000:	766e690a 64696c61 6675625f 5f726566     .invalid_buffer_
   1d010:	676e656c 0d0a6874 00000000 43414d0a     length.......MAC
   1d020:	7561705f 0a646573 0000000d 5f6f6e0a     _paused......no_
   1d030:	65657266 6168635f 6c656e6e 6f665f73     free_channels_fo
   1d040:	0a646e75 0000000d 7165720a 74736575     und......request
   1d050:	766e695f 64696c61 00000d0a 6572700a     _invalid.....pre
   1d060:	6f6a5f76 725f6e69 65757165 695f7473     v_join_request_i
   1d070:	72705f6e 6572676f 0d0a7373 00000000     n_progress......
   1d080:	7165720a 74736575 6961665f 2064656c     .request_failed 
   1d090:	0d0a6425 00000000 44500a0d 65525f53     %d........PDS_Re
   1d0a0:	726f7473 6f697461 6174536e 3a737574     storationStatus:
   1d0b0:	63755320 73736563 0000000d 6e696f6a      Success....join
   1d0c0:	74617453 203a7375 6e696f4a 000d6465     Status: Joined..
   1d0d0:	6e696f4a 74617453 3a207375 6e654420     JoinStatus : Den
   1d0e0:	0d646569 00000000 646e6142 7325203a     ied.....Band: %s
   1d0f0:	00000a0d 74736552 7461726f 206e6f69     ....Restoration 
   1d100:	6c696166 000d6465 746c6f56 20656761     failed..Voltage 
   1d110:	6f636552 64656472 25202d20 000a0d64     Recorded - %d...
   1d120:	6d65540a 61726570 65727574 0000203a     .Temperature: ..
   1d130:	66312e25 2e252f43 0a466631 00000000     %.1fC/%.1fF.....
   1d140:	66312e25 2043f820 25202f20 2066312e     %.1f .C  / %.1f 
   1d150:	0a0d46f8 00000000 74746142 20797265     .F......Battery 
   1d160:	746c6f76 20656761 66322e25 0d205620     voltage %.2f V .
   1d170:	0000000a 2078540a 61746144 6e655320     .....Tx Data Sen
   1d180:	000d2074 2a2a2a0a 2a2a2a2a 2a2a2a2a     t ...***********
   1d190:	2a2a2a2a 2a2a2a2a 696f4a2a 6150206e     *********Join Pa
   1d1a0:	656d6172 73726574 2a2a2a2a 2a2a2a2a     rameters********
   1d1b0:	2a2a2a2a 2a2a2a2a 2a2a2a2a 00000d0a     ************....
   1d1c0:	7070410a 73736553 4b6e6f69 3a207965     .AppSessionKey :
   1d1d0:	00000020 6b774e0a 73736553 4b6e6f69      ....NwkSessionK
   1d1e0:	3a207965 00000020 7665440a 20495545     ey : ....DevEUI 
   1d1f0:	0000203a 7070410a 20495545 0000203a     : ...AppEUI : ..
   1d200:	7070410a 2079654b 0000203a 2a2a2a0a     .AppKey : ...***
   1d210:	2a2a2a2a 2a2a2a2a 2a2a2a2a 746c754d     ************Mult
   1d220:	73616369 61502074 656d6172 73726574     icast Parameters
   1d230:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1d240:	2a2a2a2a 00000d0a 61634d0a 70417473     ****.....McastAp
   1d250:	73655370 6e6f6973 2079654b 0000203a     pSessionKey : ..
   1d260:	61634d0a 774e7473 7365536b 6e6f6973     .McastNwkSession
   1d270:	2079654b 0000203a 61634d0a 72477473     Key : ...McastGr
   1d280:	4170756f 20726464 7830203a 0a786c25     oupAddr : 0x%lx.
   1d290:	0000000d 61634d0a 72477473 4170756f     .....McastGroupA
   1d2a0:	53726464 75746174 203a2073 6c696146     ddrStatus : Fail
   1d2b0:	0d0a6465 00000000 6c754d0a 61636974     ed.......Multica
   1d2c0:	74537473 73757461 45203a20 6c62616e     stStatus : Enabl
   1d2d0:	0d0a6465 00000000 6c754d0a 61636974     ed.......Multica
   1d2e0:	74537473 73757461 46203a20 656c6961     stStatus : Faile
   1d2f0:	000d0a64 2a2a2a0a 2a2a2a2a 2a2a2a2a     d....***********
   1d300:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1d310:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1d320:	2a2a2a2a 2a2a2a2a 2a2a2a2a 000d0a2a     *************...
   1d330:	74636146 4479726f 75616665 6552746c     FactoryDefaultRe
   1d340:	00746573 36385545 00000038 31395541     set.EU868...AU91
   1d350:	00000035 32395341 00000033 394e504a     5...AS923...JPN9
   1d360:	00003332 3239524b 00000030 38444e49     23..KR920...IND8
   1d370:	00003536 61656c43 44502072 00000053     65..Clear PDS...
   1d380:	65736552 6f422074 00647261 7473614c     Reset Board.Last
   1d390:	73657220 63207465 65737561 0000203a      reset cause: ..
   1d3a0:	74737953 52206d65 74657365 71655220     System Reset Req
   1d3b0:	74736575 0000000d 63746157 676f6468     uest....Watchdog
   1d3c0:	73655220 000d7465 65747845 6c616e72      Reset..External
   1d3d0:	73655220 000d7465 776f7242 754f206e      Reset..Brown Ou
   1d3e0:	33332074 74654420 6f746365 65522072     t 33 Detector Re
   1d3f0:	0d746573 00000000 776f7242 754f206e     set.....Brown Ou
   1d400:	32312074 74654420 6f746365 65522072     t 12 Detector Re
   1d410:	0d746573 00000000 65776f50 6e4f2d72     set.....Power-On
   1d420:	73655220 000d7465                        Reset..

0001d428 <AdvChannels923>:
   1d428:	3706ea00 3706ea00 ff100100 3709f740     ...7...7....@..7
   1d438:	3709f740 ff100100                       @..7....

0001d440 <DefaultChannels923>:
   1d440:	50015001                                .P.P

0001d444 <DefaultDrParamsAS>:
   1d444:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1d454:	0b33000e 01070ac6 3573001a 010709c2     ..3.......s5....
   1d464:	7df20031 010708be f2f20053 010707bc     1..}....S.......
   1d474:	f2f2003c 010807f1 f2f20064 000a00ce     <.......d.......

0001d484 <SubBandDutyCycle923>:
   1d484:	00000064                                d...

0001d488 <SubBandParams923>:
   1d488:	35c36d80 37502800 00000000              .m.5.(P7....

0001d494 <pds_reg_as_item_list>:
   1d494:	20001bcf 00200004 20001bef 25c00104     ... .. .... ...%
   1d4a4:	20001b7a ea010204                       z.. ....

0001d4ac <DefaultChannels915AU>:
   1d4ac:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1d4bc:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1d4cc:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1d4dc:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1d4ec:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1d4fc:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1d50c:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1d51c:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1d52c:	66016601 66016601 66016601 66016601     .f.f.f.f.f.f.f.f

0001d53c <DefaultDrParamsAU>:
   1d53c:	00330008 01070cdf 0033000b 01070bce     ..3.......3.....
   1d54c:	00330012 01070ac6 0073001c 010709c2     ..3.......s.....
   1d55c:	00f2003d 010708be 00f20053 010707bc     =.......S.......
   1d56c:	00f2003d 010908be 00000000 010a0000     =...............
   1d57c:	00350007 01090c0c 00810005 01090b06     ..5.............
   1d58c:	00f20007 01090a01 00f2000c 010909fe     ................
   1d59c:	00f20016 010908fc 00f2002a 010907fc     ........*.......

0001d5ac <pds_reg_au_item_list>:
   1d5ac:	20001bff 00900008 20001ca3 95010108     ... ....... ....

0001d5bc <AdvChannels433>:
   1d5bc:	19d1b9d8 19d1b9d8 ff0c0101 19d4c718     ................
   1d5cc:	19d4c718 ff0c0101 19d7d458 19d7d458     ........X...X...
   1d5dc:	ff0c0101                                ....

0001d5e0 <AdvChannels868>:
   1d5e0:	33be27a0 33be27a0 ff100101 33c134e0     .'.3.'.3.....4.3
   1d5f0:	33c134e0 ff100101 33c44220 33c44220     .4.3.... B.3 B.3
   1d600:	ff100101                                ....

0001d604 <DefaultChannels433>:
   1d604:	50015001 00005001                       .P.P.P..

0001d60c <DefaultChannels868>:
   1d60c:	50015001 00005001                       .P.P.P..

0001d614 <DefaultDrparamsEU>:
   1d614:	00330008 01070cdf 0033000b 01070bd3     ..3.......3.....
   1d624:	00330017 01070acc 0073001c 010709c2     ..3.......s.....
   1d634:	00f2003d 010708be 00f20053 010707bc     =.......S.......
   1d644:	00f2003c 010807f1 00f20064 000a00ce     <.......d.......

0001d654 <SubBandDutyCycle868>:
   1d654:	006403e8 03e80064 0064000a              ..d.d.....d.

0001d660 <SubBandParams433>:
   1d660:	19cf0e40 19ea8580 00000000              @...........

0001d66c <SubBandParams868>:
   1d66c:	337055c0 338eda40 00000000 338eda41     .Up3@..3....A..3
   1d67c:	33bca100 00000000 33bca101 33c5c8c0     ...3.......3...3
   1d68c:	00000000 33c74f60 33cef080 00000000     ....`O.3...3....
   1d69c:	33d1fdc0 33d5ce50 00000000 33d691a0     ...3P..3.......3
   1d6ac:	33db2580 00000000                       .%.3....

0001d6b4 <pds_reg_eu868_fid1_item_list>:
   1d6b4:	20001bcf 00200003                       ... .. .

0001d6bc <pds_reg_eu868_fid2_item_list>:
   1d6bc:	20001bef 00c0000b                       ... ....

0001d6c4 <AdvChannels865>:
   1d6c4:	338fce64 338fce64 ff1e0100 3394fe84     d..3d..3.......3
   1d6d4:	3394fe84 ff1e0100 339de1e8 339de1e8     ...3.......3...3
   1d6e4:	ff1e0100                                ....

0001d6e8 <DefaultChannels865>:
   1d6e8:	50015001 00005001                       .P.P.P..

0001d6f0 <DefaultDrParamsIN>:
   1d6f0:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1d700:	0033000e 01070ac6 0073001a 010709c2     ..3.......s.....
   1d710:	00f20031 010708be 00f20053 010707bc     1.......S.......
   1d720:	00000000 010a0000 00f20008 000a00fe     ................

0001d730 <pds_reg_ind_item_list>:
   1d730:	20001bcf 00200006 20001bef 25c00106     ... .. .... ...%

0001d740 <AdvChannels923JP>:
   1d740:	3706ea00 3706ea00 ff100100 3709f740     ...7...7....@..7
   1d750:	3709f740 ff100100                       @..7....

0001d758 <DefaultChannels923JP>:
   1d758:	50015001                                .P.P

0001d75c <DefaultDrParamsJP>:
   1d75c:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1d76c:	0b33000e 01070ac6 3573001a 010709c2     ..3.......s5....
   1d77c:	7df20031 010708be f2f20053 010707bc     1..}....S.......
   1d78c:	f2f2003c 010807f1 f2f20064 000a00ce     <.......d.......

0001d79c <SubBandDutyCycleJP923>:
   1d79c:	00000064                                d...

0001d7a0 <SubBandParamsJP923>:
   1d7a0:	36d61600 37502800 00000000              ...6.(P7....

0001d7ac <pds_reg_jpn_fid1_item_list>:
   1d7ac:	20001bcf 00200007 20001bef 25c00107     ... .. .... ...%

0001d7bc <AdvChannels920KR>:
   1d7bc:	36f62120 36f62120 ff0e0100 36f92e60      !.6 !.6....`..6
   1d7cc:	36f92e60 ff0e0100 36fc3ba0 36fc3ba0     `..6.....;.6.;.6
   1d7dc:	ff0e0100                                ....

0001d7e0 <DefaultChannels920KR>:
   1d7e0:	50015001 00005001                       .P.P.P..

0001d7e8 <DefaultDrParamsKR>:
   1d7e8:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1d7f8:	0033000e 01070ac6 0073001a 010709c2     ..3.......s.....
   1d808:	00f20031 010708be 00f20053 010707bc     1.......S.......

0001d818 <pds_reg_kr_fid1_item_list>:
   1d818:	20001bcf 00200005 20001bef 25c00105     ... .. .... ...%

0001d828 <DefaultChannels915>:
   1d828:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1d838:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1d848:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1d858:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1d868:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1d878:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1d888:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1d898:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1d8a8:	44014401 44014401 44014401 44014401     .D.D.D.D.D.D.D.D

0001d8b8 <DefaultDrParamsNA>:
   1d8b8:	000b0012 01070ac6 00350005 01070906     ..........5.....
   1d8c8:	007d0007 01070801 00f2000c 010707fe     ..}.............
   1d8d8:	00f20016 010908fc 00000000 010a0000     ................
   1d8e8:	00000000 010a0000 00000000 010a0000     ................
   1d8f8:	00350023 01090cd5 00810007 01090b06     #.5.............
   1d908:	00f20007 01090a01 00f2000c 010909fe     ................
   1d918:	00f20016 010908fc 00f2002a 010907fc     ........*.......

0001d928 <pds_reg_na_item_list>:
   1d928:	20001bff 00900002 20001ca3 95010102     ... ....... ....
   1d938:	0000778c 0000778c 0000778c 0000778c     .w...w...w...w..
   1d948:	000077f2 00007858 0000780a 000077f2     .w..Xx...x...w..

0001d958 <taskHandlers>:
   1d958:	0000bfa9 000117ad 00010da5 0000b295     ................
   1d968:	00004525                                %E..

0001d96c <tc_interrupt_vectors.13444>:
   1d96c:	14131211 c194c115                                .....

0001d971 <FskSyncWordBuff>:
   1d971:	01c194c1                                         ...

0001d974 <macEndDevCmdReplyLen>:
   1d974:	02010201 01010203 0c0a0802                       .........

0001d97d <maxEIRPTable>:
   1d97d:	0d0c0a08 1412100e 1b1a1815 24211e1d     ..............!$
   1d98d:	7e000000                                         ...

0001d990 <pds_mac_fid1_item_list>:
   1d990:	2000227e 00010000 2000227c 06010100     ~". ....|". ....
   1d9a0:	20002210 0c040200 2000227f 15010300     .". .....". ....
   1d9b0:	20002280 1b040400 200022d0 24040500     .". .....". ...$
   1d9c0:	200022ac 2d040600 200022c0 36100700     .". ...-.". ...6
   1d9d0:	200022b0 4b100800 2000229a 60040900     .". ...K.". ...`
   1d9e0:	20002269 69010b00 20002218 6f010a00     i". ...i.". ...o
   1d9f0:	20002250 75020c00 20002252 7c020d00     P". ...uR". ...|
   1da00:	20002254 83020e00 20002256 8a020f00     T". ....V". ....
   1da10:	20002258 91021000 2000225a 98021100     X". ....Z". ....
   1da20:	2000225c 9f011200 2000225d a5011300     \". ....]". ....
   1da30:	20002262 b1011500 20002261 ab011400     b". ....a". ....
   1da40:	20002208 b7041600                       .". ....

0001da48 <pds_mac_fid2_item_list>:
   1da48:	200021f2 00050001 20002276 0a010101     .!. ....v". ....
   1da58:	200021a8 10010201 200021a9 16040301     .!. .....!. ....
   1da68:	200021ad 1f100401 200021bd 34100501     .!. .....!. ...4
   1da78:	200021cd 49100601 200021dd 5e080701     .!. ...I.!. ...^
   1da88:	200021e5 6b080801 2000225e 78020901     .!. ...k^". ...x
   1da98:	2000220c 7f040a01 20002204 88040b01     .". .....". ....
   1daa8:	20002267 91010c01                       g". ....

0001dab0 <lorawanHandlers>:
   1dab0:	00010c59 00010b6d 00010d2d 000000fd     Y...m...-.......

0001dac0 <radioTaskHandlers>:
   1dac0:	00012391 00012491 000121b1 00011a35     .#...$...!..5...
   1dad0:	000127b1 00013528 000134f8 0001350a     .'..(5...4...5..
   1dae0:	0001344c 0001350a 000134ee 0001350a     L4...5...4...5..
   1daf0:	0001344c 000134f8 000134f8 000134ee     L4...4...4...4..
   1db00:	0001344c 00013454 00013454 00013454     L4..T4..T4..T4..
   1db10:	00013510 000134f8 000134f8 000134cc     .5...4...4...4..
   1db20:	000135b0 000134cc 000134ee 000134cc     .5...4...4...4..
   1db30:	000135b0 000134f8 000134f8 000134ee     .5...4...4...4..
   1db40:	000135b0 00013454 00013454 00013454     .5..T4..T4..T4..
   1db50:	000135ba 000138a8 000137f8 000137f8     .5...8...7...7..
   1db60:	000137f6 0001389a 0001389a 00013890     .7...8...8...8..
   1db70:	000137f6 0001389a 00013890 0001389a     .7...8...8...8..
   1db80:	000137f6 000138a0 000138a0 000138a0     .7...8...8...8..
   1db90:	00013930 00014678 0001465a 00014614     09..xF..ZF...F..
   1dba0:	00014532 00014614 0001464c 00014614     2E...F..LF...F..
   1dbb0:	00014532 0001465a 0001465a 0001464c     2E..ZF..ZF..LF..
   1dbc0:	00014532 0001452a 0001452a 0001452a     2E..*E..*E..*E..
   1dbd0:	00014890 00014cd8 00014b98 00014b98     .H...L...K...K..
   1dbe0:	00014b94 00014cb0 00014cb0 00014ca2     .K...L...L...L..
   1dbf0:	00014b94 00014cb0 00014ca2 00014cb0     .K...L...L...L..
   1dc00:	00014b94 00014cb8 00014cb8 00014cb8     .K...L...L...L..
   1dc10:	00014ebc                                .N..

0001dc14 <_global_impure_ptr>:
   1dc14:	20000068 000167ac 00016820 00016820     h.. .g.. h.. h..
   1dc24:	00016790 00016820 00016820 00016820     .g.. h.. h.. h..
   1dc34:	00016820 00016820 00016820 00016798      h.. h.. h...g..
   1dc44:	0001627a 00016820 00016234 00016284     zb.. h..4b...b..
   1dc54:	00016820 000162d0 000164ba 000164ba      h...b...d...d..
   1dc64:	000164ba 000164ba 000164ba 000164ba     .d...d...d...d..
   1dc74:	000164ba 000164ba 000164ba 00016820     .d...d...d.. h..
   1dc84:	00016820 00016820 00016820 00016820      h.. h.. h.. h..
   1dc94:	00016820 00016820 00016820 00016820      h.. h.. h.. h..
   1dca4:	00016820 000162d8 00016420 00016820      h...b.. d.. h..
   1dcb4:	00016420 00016820 00016820 00016820      d.. h.. h.. h..
   1dcc4:	00016820 000164ea 00016820 00016820      h...d.. h.. h..
   1dcd4:	000164f2 00016820 00016820 00016820     .d.. h.. h.. h..
   1dce4:	00016820 00016820 00016594 00016820      h.. h...e.. h..
   1dcf4:	00016820 000165c6 00016820 00016820      h...e.. h.. h..
   1dd04:	00016820 00016820 00016820 00016820      h.. h.. h.. h..
   1dd14:	00016820 00016820 00016820 00016820      h.. h.. h.. h..
   1dd24:	000166c0 000166f4 00016420 00016420     .f...f.. d.. d..
   1dd34:	00016420 00016706 000166f4 00016820      d...g...f.. h..
   1dd44:	00016820 0001670e 00016820 00016628      h...g.. h..(f..
   1dd54:	000167ee 00016764 0001665e 00016820     .g..dg..^f.. h..
   1dd64:	00016666 00016820 000167bc 00016820     ff.. h...g.. h..
   1dd74:	00016820 0001671e 00464e49 00666e69      h...g..INF.inf.
   1dd84:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
   1dd94:	42413938 46454443 00000000 33323130     89ABCDEF....0123
   1dda4:	37363534 62613938 66656463 00000000     456789abcdef....
   1ddb4:	6c756e28 0000296c                       (null)..

0001ddbc <blanks.7223>:
   1ddbc:	20202020 20202020 20202020 20202020                     

0001ddcc <zeroes.7224>:
   1ddcc:	30303030 30303030 30303030 30303030     0000000000000000
   1dddc:	00017d76 00017e4a 00017e4a 00017d62     v}..J~..J~..b}..
   1ddec:	00017e4a 00017e4a 00017e4a 00017e4a     J~..J~..J~..J~..
   1ddfc:	00017e4a 00017e4a 00017e1c 0001792e     J~..J~...~...y..
   1de0c:	00017e4a 00017924 00017938 00017e4a     J~..$y..8y..J~..
   1de1c:	00017d6c 00017af8 00017af8 00017af8     l}...z...z...z..
   1de2c:	00017af8 00017af8 00017af8 00017af8     .z...z...z...z..
   1de3c:	00017af8 00017af8 00017e4a 00017e4a     .z...z..J~..J~..
   1de4c:	00017e4a 00017e4a 00017e4a 00017e4a     J~..J~..J~..J~..
   1de5c:	00017e4a 00017e4a 00017e4a 00017e4a     J~..J~..J~..J~..
   1de6c:	00017e32 00017d86 00017e4a 00017d86     2~...}..J~...}..
   1de7c:	00017e4a 00017e4a 00017e4a 00017e4a     J~..J~..J~..J~..
   1de8c:	00017cec 00017e4a 00017e4a 00017cf6     .|..J~..J~...|..
   1de9c:	00017e4a 00017e4a 00017e4a 00017e4a     J~..J~..J~..J~..
   1deac:	00017e4a 00017d24 00017e4a 00017e4a     J~..$}..J~..J~..
   1debc:	00017d52 00017e4a 00017e4a 00017e4a     R}..J~..J~..J~..
   1decc:	00017e4a 00017e4a 00017e4a 00017e4a     J~..J~..J~..J~..
   1dedc:	00017e4a 00017e4a 00017e4a 00017b38     J~..J~..J~..8{..
   1deec:	00017b6e 00017d86 00017d86 00017d86     n{...}...}...}..
   1defc:	00017c16 00017b6e 00017e4a 00017e4a     .|..n{..J~..J~..
   1df0c:	00017c20 00017e4a 00017c32 00017e46      |..J~..2|..F~..
   1df1c:	00017c60 00017c8a 00017e4a 00017c94     `|...|..J~...|..
   1df2c:	00017e4a 00017e42 00017e4a 00017e4a     J~..B~..J~..J~..
   1df3c:	00017986                                .y..

0001df40 <blanks.7238>:
   1df40:	20202020 20202020 20202020 20202020                     

0001df50 <zeroes.7239>:
   1df50:	30303030 30303030 30303030 30303030     0000000000000000
   1df60:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
   1df70:	00000043 49534f50 00000058 0000002e     C...POSIX.......

0001df80 <__mprec_bigtens>:
   1df80:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   1df90:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   1dfa0:	7f73bf3c 75154fdd                       <.s..O.u

0001dfa8 <__mprec_tens>:
   1dfa8:	00000000 3ff00000 00000000 40240000     .......?......$@
   1dfb8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   1dfc8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   1dfd8:	00000000 412e8480 00000000 416312d0     .......A......cA
   1dfe8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   1dff8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   1e008:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   1e018:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   1e028:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   1e038:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   1e048:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   1e058:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   1e068:	79d99db4 44ea7843                       ...yCx.D

0001e070 <p05.6055>:
   1e070:	00000005 00000019 0000007d              ........}...

0001e07c <_ctype_>:
   1e07c:	20202000 20202020 28282020 20282828     .         ((((( 
   1e08c:	20202020 20202020 20202020 20202020                     
   1e09c:	10108820 10101010 10101010 10101010      ...............
   1e0ac:	04040410 04040404 10040404 10101010     ................
   1e0bc:	41411010 41414141 01010101 01010101     ..AAAAAA........
   1e0cc:	01010101 01010101 01010101 10101010     ................
   1e0dc:	42421010 42424242 02020202 02020202     ..BBBBBB........
   1e0ec:	02020202 02020202 02020202 10101010     ................
   1e0fc:	00000020 00000000 00000000 00000000      ...............
	...

0001e180 <_init>:
   1e180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1e182:	46c0      	nop			; (mov r8, r8)
   1e184:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1e186:	bc08      	pop	{r3}
   1e188:	469e      	mov	lr, r3
   1e18a:	4770      	bx	lr

0001e18c <__init_array_start>:
   1e18c:	00018f8d 	.word	0x00018f8d

0001e190 <__frame_dummy_init_array_entry>:
   1e190:	000000dd                                ....

0001e194 <_fini>:
   1e194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1e196:	46c0      	nop			; (mov r8, r8)
   1e198:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1e19a:	bc08      	pop	{r3}
   1e19c:	469e      	mov	lr, r3
   1e19e:	4770      	bx	lr

0001e1a0 <__fini_array_start>:
   1e1a0:	000000b5 	.word	0x000000b5
